<?xml version='1.0' encoding='UTF-8' standalone='no'?>
<section xmlns="http://docbook.org/ns/docbook" version="5.0" xmlns:xlink="http://www.w3.org/1999/xlink" xml:id="_stm32f103xb_8h" xml:lang="en-US">
<title>Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xb.h File Reference</title>
<indexterm><primary>Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xb.h</primary></indexterm>
<para>

<para>CMSIS Cortex-M3 Device Peripheral Access Layer Header File. This file contains all the peripheral register&apos;s definitions, bits definitions and memory mapping for STM32F1xx devices. 
<literallayout>&#160;&#xa;</literallayout>
 </para>
 
</para>
<programlisting>#include &quot;core_cm3.h&quot;
#include &quot;system_stm32f1xx.h&quot;
#include &lt;stdint.h&gt;
</programlisting><simplesect>
    <title>Data Structures    </title>
        <itemizedlist>
            <listitem><para>struct <link linkend="_struct_a_d_c___type_def">ADC_TypeDef</link></para>

<para>Analog to Digital Converter 
<literallayout>&#160;&#xa;</literallayout>
 </para>
</listitem>
            <listitem><para>struct <link linkend="_struct_a_d_c___common___type_def">ADC_Common_TypeDef</link></para>
</listitem>
            <listitem><para>struct <link linkend="_struct_b_k_p___type_def">BKP_TypeDef</link></para>

<para>Backup Registers 
<literallayout>&#160;&#xa;</literallayout>
 </para>
</listitem>
            <listitem><para>struct <link linkend="_struct_c_a_n___tx_mail_box___type_def">CAN_TxMailBox_TypeDef</link></para>

<para>Controller Area Network TxMailBox. </para>
</listitem>
            <listitem><para>struct <link linkend="_struct_c_a_n___f_i_f_o_mail_box___type_def">CAN_FIFOMailBox_TypeDef</link></para>

<para>Controller Area Network FIFOMailBox. </para>
</listitem>
            <listitem><para>struct <link linkend="_struct_c_a_n___filter_register___type_def">CAN_FilterRegister_TypeDef</link></para>

<para>Controller Area Network FilterRegister. </para>
</listitem>
            <listitem><para>struct <link linkend="_struct_c_a_n___type_def">CAN_TypeDef</link></para>

<para>Controller Area Network. </para>
</listitem>
            <listitem><para>struct <link linkend="_struct_c_r_c___type_def">CRC_TypeDef</link></para>

<para>CRC calculation unit. </para>
</listitem>
            <listitem><para>struct <link linkend="_struct_d_b_g_m_c_u___type_def">DBGMCU_TypeDef</link></para>

<para>Debug MCU. </para>
</listitem>
            <listitem><para>struct <link linkend="_struct_d_m_a___channel___type_def">DMA_Channel_TypeDef</link></para>

<para>DMA Controller. </para>
</listitem>
            <listitem><para>struct <link linkend="_struct_d_m_a___type_def">DMA_TypeDef</link></para>
</listitem>
            <listitem><para>struct <link linkend="_struct_e_x_t_i___type_def">EXTI_TypeDef</link></para>

<para>External Interrupt/Event Controller. </para>
</listitem>
            <listitem><para>struct <link linkend="_struct_f_l_a_s_h___type_def">FLASH_TypeDef</link></para>

<para>FLASH Registers. </para>
</listitem>
            <listitem><para>struct <link linkend="_struct_o_b___type_def">OB_TypeDef</link></para>

<para>Option Bytes Registers. </para>
</listitem>
            <listitem><para>struct <link linkend="_struct_g_p_i_o___type_def">GPIO_TypeDef</link></para>

<para>General Purpose I/O. </para>
</listitem>
            <listitem><para>struct <link linkend="_struct_a_f_i_o___type_def">AFIO_TypeDef</link></para>

<para>Alternate Function I/O. </para>
</listitem>
            <listitem><para>struct <link linkend="_struct_i2_c___type_def">I2C_TypeDef</link></para>

<para>Inter Integrated Circuit Interface. </para>
</listitem>
            <listitem><para>struct <link linkend="_struct_i_w_d_g___type_def">IWDG_TypeDef</link></para>

<para>Independent WATCHDOG. </para>
</listitem>
            <listitem><para>struct <link linkend="_struct_p_w_r___type_def">PWR_TypeDef</link></para>

<para>Power Control. </para>
</listitem>
            <listitem><para>struct <link linkend="_struct_r_c_c___type_def">RCC_TypeDef</link></para>

<para>Reset and Clock Control. </para>
</listitem>
            <listitem><para>struct <link linkend="_struct_r_t_c___type_def">RTC_TypeDef</link></para>

<para>Real-Time Clock. </para>
</listitem>
            <listitem><para>struct <link linkend="_struct_s_p_i___type_def">SPI_TypeDef</link></para>

<para>Serial Peripheral Interface. </para>
</listitem>
            <listitem><para>struct <link linkend="_struct_t_i_m___type_def">TIM_TypeDef</link></para>

<para>TIM Timers. </para>
</listitem>
            <listitem><para>struct <link linkend="_struct_u_s_a_r_t___type_def">USART_TypeDef</link></para>

<para>Universal Synchronous Asynchronous Receiver Transmitter. </para>
</listitem>
            <listitem><para>struct <link linkend="_struct_u_s_b___type_def">USB_TypeDef</link></para>

<para>Universal Serial Bus Full Speed Device. </para>
</listitem>
            <listitem><para>struct <link linkend="_struct_w_w_d_g___type_def">WWDG_TypeDef</link></para>

<para>Window WATCHDOG. </para>
</listitem>
        </itemizedlist>
</simplesect>
<simplesect>
    <title>Macros    </title>
        <itemizedlist>
            <listitem><para>#define <link linkend="_group___configuration__section__for___c_m_s_i_s_1gac6a3f185c4640e06443c18b3c8d93f53">__CM3_REV</link>   0x0200U</para>

<para>Configuration of the Cortex-M3 Processor and Core Peripherals. </para>
</listitem>
            <listitem><para>#define <link linkend="_group___configuration__section__for___c_m_s_i_s_1ga4127d1b31aaf336fab3d7329d117f448">__MPU_PRESENT</link>   0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___configuration__section__for___c_m_s_i_s_1gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</link>   4U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___configuration__section__for___c_m_s_i_s_1gab58771b4ec03f9bdddc84770f7c95c68">__Vendor_SysTickConfig</link>   0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__memory__map_1ga23a9099a5f8fc9c6e253c0eecb2be8db">FLASH_BASE</link>   0x08000000UL</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__memory__map_1ga443a2786535d83e32dfdc2b29e379332">FLASH_BANK1_END</link>   0x0801FFFFUL</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__memory__map_1ga05e8f3d2e5868754a7cd88614955aecc">SRAM_BASE</link>   0x20000000UL</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__memory__map_1ga9171f49478fa86d932f89e78e73b88b0">PERIPH_BASE</link>   0x40000000UL</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__memory__map_1gad3548b6e2f017f39d399358f3ac98454">SRAM_BB_BASE</link>   0x22000000UL</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__memory__map_1gaed7efc100877000845c236ccdc9e144a">PERIPH_BB_BASE</link>   0x42000000UL</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">APB1PERIPH_BASE</emphasis>   <link linkend="_group___peripheral__memory__map_1ga9171f49478fa86d932f89e78e73b88b0">PERIPH_BASE</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">APB2PERIPH_BASE</emphasis>   (<link linkend="_group___peripheral__memory__map_1ga9171f49478fa86d932f89e78e73b88b0">PERIPH_BASE</link> + 0x00010000UL)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">AHBPERIPH_BASE</emphasis>   (<link linkend="_group___peripheral__memory__map_1ga9171f49478fa86d932f89e78e73b88b0">PERIPH_BASE</link> + 0x00020000UL)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">TIM2_BASE</emphasis>   (APB1PERIPH_BASE + 0x00000000UL)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">TIM3_BASE</emphasis>   (APB1PERIPH_BASE + 0x00000400UL)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">TIM4_BASE</emphasis>   (APB1PERIPH_BASE + 0x00000800UL)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RTC_BASE</emphasis>   (APB1PERIPH_BASE + 0x00002800UL)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">WWDG_BASE</emphasis>   (APB1PERIPH_BASE + 0x00002C00UL)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">IWDG_BASE</emphasis>   (APB1PERIPH_BASE + 0x00003000UL)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">SPI2_BASE</emphasis>   (APB1PERIPH_BASE + 0x00003800UL)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">USART2_BASE</emphasis>   (APB1PERIPH_BASE + 0x00004400UL)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">USART3_BASE</emphasis>   (APB1PERIPH_BASE + 0x00004800UL)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">I2C1_BASE</emphasis>   (APB1PERIPH_BASE + 0x00005400UL)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">I2C2_BASE</emphasis>   (APB1PERIPH_BASE + 0x00005800UL)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN1_BASE</emphasis>   (APB1PERIPH_BASE + 0x00006400UL)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">BKP_BASE</emphasis>   (APB1PERIPH_BASE + 0x00006C00UL)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">PWR_BASE</emphasis>   (APB1PERIPH_BASE + 0x00007000UL)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">AFIO_BASE</emphasis>   (APB2PERIPH_BASE + 0x00000000UL)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">EXTI_BASE</emphasis>   (APB2PERIPH_BASE + 0x00000400UL)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIOA_BASE</emphasis>   (APB2PERIPH_BASE + 0x00000800UL)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIOB_BASE</emphasis>   (APB2PERIPH_BASE + 0x00000C00UL)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIOC_BASE</emphasis>   (APB2PERIPH_BASE + 0x00001000UL)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIOD_BASE</emphasis>   (APB2PERIPH_BASE + 0x00001400UL)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIOE_BASE</emphasis>   (APB2PERIPH_BASE + 0x00001800UL)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ADC1_BASE</emphasis>   (APB2PERIPH_BASE + 0x00002400UL)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ADC2_BASE</emphasis>   (APB2PERIPH_BASE + 0x00002800UL)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">TIM1_BASE</emphasis>   (APB2PERIPH_BASE + 0x00002C00UL)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">SPI1_BASE</emphasis>   (APB2PERIPH_BASE + 0x00003000UL)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">USART1_BASE</emphasis>   (APB2PERIPH_BASE + 0x00003800UL)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DMA1_BASE</emphasis>   (AHBPERIPH_BASE + 0x00000000UL)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DMA1_Channel1_BASE</emphasis>   (AHBPERIPH_BASE + 0x00000008UL)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DMA1_Channel2_BASE</emphasis>   (AHBPERIPH_BASE + 0x0000001CUL)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DMA1_Channel3_BASE</emphasis>   (AHBPERIPH_BASE + 0x00000030UL)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DMA1_Channel4_BASE</emphasis>   (AHBPERIPH_BASE + 0x00000044UL)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DMA1_Channel5_BASE</emphasis>   (AHBPERIPH_BASE + 0x00000058UL)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DMA1_Channel6_BASE</emphasis>   (AHBPERIPH_BASE + 0x0000006CUL)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DMA1_Channel7_BASE</emphasis>   (AHBPERIPH_BASE + 0x00000080UL)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_BASE</emphasis>   (AHBPERIPH_BASE + 0x00001000UL)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CRC_BASE</emphasis>   (AHBPERIPH_BASE + 0x00003000UL)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__memory__map_1ga8e21f4845015730c5731763169ec0e9b">FLASH_R_BASE</link>   (AHBPERIPH_BASE + 0x00002000UL)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__memory__map_1ga776d985f2d4d40b588ef6ca9d573af78">FLASHSIZE_BASE</link>   0x1FFFF7E0UL</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__memory__map_1ga664eda42b83c919b153b07b23348be67">UID_BASE</link>   0x1FFFF7E8UL</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__memory__map_1gab5b5fb155f9ee15dfb6d757da1adc926">OB_BASE</link>   0x1FFFF800UL</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__memory__map_1ga4adaf4fd82ccc3a538f1f27a70cdbbef">DBGMCU_BASE</link>   0xE0042000UL</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__memory__map_1gaa6c4cbed4ddbb3ecd77de93fab2a2e04">USB_BASE</link>   (APB1PERIPH_BASE + 0x00005C00UL)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__memory__map_1gaf992dfdd5707568c5cb5506e2347e808">USB_PMAADDR</link>   (APB1PERIPH_BASE + 0x00006000UL)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">TIM2</emphasis>   ((<link linkend="_struct_t_i_m___type_def">TIM_TypeDef</link> *)TIM2_BASE)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">TIM3</emphasis>   ((<link linkend="_struct_t_i_m___type_def">TIM_TypeDef</link> *)TIM3_BASE)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">TIM4</emphasis>   ((<link linkend="_struct_t_i_m___type_def">TIM_TypeDef</link> *)TIM4_BASE)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RTC</emphasis>   ((<link linkend="_struct_r_t_c___type_def">RTC_TypeDef</link> *)RTC_BASE)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">WWDG</emphasis>   ((<link linkend="_struct_w_w_d_g___type_def">WWDG_TypeDef</link> *)WWDG_BASE)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">IWDG</emphasis>   ((<link linkend="_struct_i_w_d_g___type_def">IWDG_TypeDef</link> *)IWDG_BASE)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">SPI2</emphasis>   ((<link linkend="_struct_s_p_i___type_def">SPI_TypeDef</link> *)SPI2_BASE)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">USART2</emphasis>   ((<link linkend="_struct_u_s_a_r_t___type_def">USART_TypeDef</link> *)USART2_BASE)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">USART3</emphasis>   ((<link linkend="_struct_u_s_a_r_t___type_def">USART_TypeDef</link> *)USART3_BASE)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">I2C1</emphasis>   ((<link linkend="_struct_i2_c___type_def">I2C_TypeDef</link> *)I2C1_BASE)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">I2C2</emphasis>   ((<link linkend="_struct_i2_c___type_def">I2C_TypeDef</link> *)I2C2_BASE)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">USB</emphasis>   ((<link linkend="_struct_u_s_b___type_def">USB_TypeDef</link> *)<link linkend="_group___peripheral__memory__map_1gaa6c4cbed4ddbb3ecd77de93fab2a2e04">USB_BASE</link>)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN1</emphasis>   ((<link linkend="_struct_c_a_n___type_def">CAN_TypeDef</link> *)CAN1_BASE)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">BKP</emphasis>   ((<link linkend="_struct_b_k_p___type_def">BKP_TypeDef</link> *)BKP_BASE)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">PWR</emphasis>   ((<link linkend="_struct_p_w_r___type_def">PWR_TypeDef</link> *)PWR_BASE)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">AFIO</emphasis>   ((<link linkend="_struct_a_f_i_o___type_def">AFIO_TypeDef</link> *)AFIO_BASE)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">EXTI</emphasis>   ((<link linkend="_struct_e_x_t_i___type_def">EXTI_TypeDef</link> *)EXTI_BASE)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIOA</emphasis>   ((<link linkend="_struct_g_p_i_o___type_def">GPIO_TypeDef</link> *)GPIOA_BASE)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIOB</emphasis>   ((<link linkend="_struct_g_p_i_o___type_def">GPIO_TypeDef</link> *)GPIOB_BASE)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIOC</emphasis>   ((<link linkend="_struct_g_p_i_o___type_def">GPIO_TypeDef</link> *)GPIOC_BASE)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIOD</emphasis>   ((<link linkend="_struct_g_p_i_o___type_def">GPIO_TypeDef</link> *)GPIOD_BASE)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIOE</emphasis>   ((<link linkend="_struct_g_p_i_o___type_def">GPIO_TypeDef</link> *)GPIOE_BASE)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ADC1</emphasis>   ((<link linkend="_struct_a_d_c___type_def">ADC_TypeDef</link> *)ADC1_BASE)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ADC2</emphasis>   ((<link linkend="_struct_a_d_c___type_def">ADC_TypeDef</link> *)ADC2_BASE)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ADC12_COMMON</emphasis>   ((<link linkend="_struct_a_d_c___common___type_def">ADC_Common_TypeDef</link> *)ADC1_BASE)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">TIM1</emphasis>   ((<link linkend="_struct_t_i_m___type_def">TIM_TypeDef</link> *)TIM1_BASE)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">SPI1</emphasis>   ((<link linkend="_struct_s_p_i___type_def">SPI_TypeDef</link> *)SPI1_BASE)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">USART1</emphasis>   ((<link linkend="_struct_u_s_a_r_t___type_def">USART_TypeDef</link> *)USART1_BASE)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DMA1</emphasis>   ((<link linkend="_struct_d_m_a___type_def">DMA_TypeDef</link> *)DMA1_BASE)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DMA1_Channel1</emphasis>   ((<link linkend="_struct_d_m_a___channel___type_def">DMA_Channel_TypeDef</link> *)DMA1_Channel1_BASE)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DMA1_Channel2</emphasis>   ((<link linkend="_struct_d_m_a___channel___type_def">DMA_Channel_TypeDef</link> *)DMA1_Channel2_BASE)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DMA1_Channel3</emphasis>   ((<link linkend="_struct_d_m_a___channel___type_def">DMA_Channel_TypeDef</link> *)DMA1_Channel3_BASE)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DMA1_Channel4</emphasis>   ((<link linkend="_struct_d_m_a___channel___type_def">DMA_Channel_TypeDef</link> *)DMA1_Channel4_BASE)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DMA1_Channel5</emphasis>   ((<link linkend="_struct_d_m_a___channel___type_def">DMA_Channel_TypeDef</link> *)DMA1_Channel5_BASE)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DMA1_Channel6</emphasis>   ((<link linkend="_struct_d_m_a___channel___type_def">DMA_Channel_TypeDef</link> *)DMA1_Channel6_BASE)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DMA1_Channel7</emphasis>   ((<link linkend="_struct_d_m_a___channel___type_def">DMA_Channel_TypeDef</link> *)DMA1_Channel7_BASE)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC</emphasis>   ((<link linkend="_struct_r_c_c___type_def">RCC_TypeDef</link> *)RCC_BASE)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CRC</emphasis>   ((<link linkend="_struct_c_r_c___type_def">CRC_TypeDef</link> *)CRC_BASE)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">FLASH</emphasis>   ((<link linkend="_struct_f_l_a_s_h___type_def">FLASH_TypeDef</link> *)<link linkend="_group___peripheral__memory__map_1ga8e21f4845015730c5731763169ec0e9b">FLASH_R_BASE</link>)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">OB</emphasis>   ((<link linkend="_struct_o_b___type_def">OB_TypeDef</link> *)<link linkend="_group___peripheral__memory__map_1gab5b5fb155f9ee15dfb6d757da1adc926">OB_BASE</link>)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DBGMCU</emphasis>   ((<link linkend="_struct_d_b_g_m_c_u___type_def">DBGMCU_TypeDef</link> *)<link linkend="_group___peripheral__memory__map_1ga4adaf4fd82ccc3a538f1f27a70cdbbef">DBGMCU_BASE</link>)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CRC_DR_DR_Pos</emphasis>   (0U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gadd43c14689d281daa4e9a32bf8ec89e1">CRC_DR_DR_Msk</link>   (0xFFFFFFFFUL &lt;&lt; CRC_DR_DR_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2bf4701d3b15924e657942ce3caa4105">CRC_DR_DR</link>   <link linkend="_group___peripheral___registers___bits___definition_1gadd43c14689d281daa4e9a32bf8ec89e1">CRC_DR_DR_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CRC_IDR_IDR_Pos</emphasis>   (0U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga306789258d5416a44e545aa2ad6b2f7a">CRC_IDR_IDR_Msk</link>   (0xFFUL &lt;&lt; CRC_IDR_IDR_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae9a0feb3cf1d8c5871e663ca4a174cc0">CRC_IDR_IDR</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga306789258d5416a44e545aa2ad6b2f7a">CRC_IDR_IDR_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CRC_CR_RESET_Pos</emphasis>   (0U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga04d46dadb6b31660c4ef0af2b00053f5">CRC_CR_RESET_Msk</link>   (0x1UL &lt;&lt; CRC_CR_RESET_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7d57481fb891a0964b40f721354c56d7">CRC_CR_RESET</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga04d46dadb6b31660c4ef0af2b00053f5">CRC_CR_RESET_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">PWR_CR_LPDS_Pos</emphasis>   (0U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga15a3e5d29f5816a97918b938fe9882d8">PWR_CR_LPDS_Msk</link>   (0x1UL &lt;&lt; PWR_CR_LPDS_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3aeb8d6f2539b0a3a4b851aeba0eea66">PWR_CR_LPDS</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga15a3e5d29f5816a97918b938fe9882d8">PWR_CR_LPDS_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">PWR_CR_PDDS_Pos</emphasis>   (1U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabc8e1dc6252707c24412500e6695fd05">PWR_CR_PDDS_Msk</link>   (0x1UL &lt;&lt; PWR_CR_PDDS_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8c8075e98772470804c9e3fe74984115">PWR_CR_PDDS</link>   <link linkend="_group___peripheral___registers___bits___definition_1gabc8e1dc6252707c24412500e6695fd05">PWR_CR_PDDS_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">PWR_CR_CWUF_Pos</emphasis>   (2U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0b3f54b99913b0d6413df2b3d2e4790a">PWR_CR_CWUF_Msk</link>   (0x1UL &lt;&lt; PWR_CR_CWUF_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3928de64f633b84770b1cfecea702fa7">PWR_CR_CWUF</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga0b3f54b99913b0d6413df2b3d2e4790a">PWR_CR_CWUF_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">PWR_CR_CSBF_Pos</emphasis>   (3U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8e25040e042ac06128a8cd5f858d8912">PWR_CR_CSBF_Msk</link>   (0x1UL &lt;&lt; PWR_CR_CSBF_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab44484cacc35c80cf82eb011d6cbe13a">PWR_CR_CSBF</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga8e25040e042ac06128a8cd5f858d8912">PWR_CR_CSBF_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">PWR_CR_PVDE_Pos</emphasis>   (4U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1f556d56181a41dc59ba75be574155ad">PWR_CR_PVDE_Msk</link>   (0x1UL &lt;&lt; PWR_CR_PVDE_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga05d5c39759e69a294c0ab9bea8f142e5">PWR_CR_PVDE</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga1f556d56181a41dc59ba75be574155ad">PWR_CR_PVDE_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">PWR_CR_PLS_Pos</emphasis>   (5U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5c4e8550b3c0d62156604ce5cdb659a7">PWR_CR_PLS_Msk</link>   (0x7UL &lt;&lt; PWR_CR_PLS_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac73c24d43953c7598e42acdd4c4e7435">PWR_CR_PLS</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga5c4e8550b3c0d62156604ce5cdb659a7">PWR_CR_PLS_Msk</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gacef447510818c468c202e3b4991ea08e">PWR_CR_PLS_0</link>   (0x1UL &lt;&lt; PWR_CR_PLS_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafcd19d78943514a2f695a39b45594623">PWR_CR_PLS_1</link>   (0x2UL &lt;&lt; PWR_CR_PLS_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1a8986ee557f443d4a8eebf68026bd52">PWR_CR_PLS_2</link>   (0x4UL &lt;&lt; PWR_CR_PLS_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gacb6b904b20d7e4fff958c75748861216">PWR_CR_PLS_LEV0</link>   0x00000000U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga15b71263f73f0c4e53ca91fc8d096818">PWR_CR_PLS_LEV1</link>   0x00000020U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2ea128abc2fc4252b53d09ca2850e69e">PWR_CR_PLS_LEV2</link>   0x00000040U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9c1782980a2fb12de80058729a74f174">PWR_CR_PLS_LEV3</link>   0x00000060U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0fe79f097ea6c30a4ccf69ed3e177f85">PWR_CR_PLS_LEV4</link>   0x00000080U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga326781d09a07b4d215424fbbae11b7b2">PWR_CR_PLS_LEV5</link>   0x000000A0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaaff17e9c7fe7d837523b1e9a2f4e9baf">PWR_CR_PLS_LEV6</link>   0x000000C0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga95e3b301b5470ae94d32c53a9fbdfc8b">PWR_CR_PLS_LEV7</link>   0x000000E0U</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">PWR_CR_PLS_2V2</emphasis>   <link linkend="_group___peripheral___registers___bits___definition_1gacb6b904b20d7e4fff958c75748861216">PWR_CR_PLS_LEV0</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">PWR_CR_PLS_2V3</emphasis>   <link linkend="_group___peripheral___registers___bits___definition_1ga15b71263f73f0c4e53ca91fc8d096818">PWR_CR_PLS_LEV1</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">PWR_CR_PLS_2V4</emphasis>   <link linkend="_group___peripheral___registers___bits___definition_1ga2ea128abc2fc4252b53d09ca2850e69e">PWR_CR_PLS_LEV2</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">PWR_CR_PLS_2V5</emphasis>   <link linkend="_group___peripheral___registers___bits___definition_1ga9c1782980a2fb12de80058729a74f174">PWR_CR_PLS_LEV3</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">PWR_CR_PLS_2V6</emphasis>   <link linkend="_group___peripheral___registers___bits___definition_1ga0fe79f097ea6c30a4ccf69ed3e177f85">PWR_CR_PLS_LEV4</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">PWR_CR_PLS_2V7</emphasis>   <link linkend="_group___peripheral___registers___bits___definition_1ga326781d09a07b4d215424fbbae11b7b2">PWR_CR_PLS_LEV5</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">PWR_CR_PLS_2V8</emphasis>   <link linkend="_group___peripheral___registers___bits___definition_1gaaff17e9c7fe7d837523b1e9a2f4e9baf">PWR_CR_PLS_LEV6</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">PWR_CR_PLS_2V9</emphasis>   <link linkend="_group___peripheral___registers___bits___definition_1ga95e3b301b5470ae94d32c53a9fbdfc8b">PWR_CR_PLS_LEV7</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">PWR_CR_DBP_Pos</emphasis>   (8U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae4dc0f910dd014d87bdb0259f89de5f8">PWR_CR_DBP_Msk</link>   (0x1UL &lt;&lt; PWR_CR_DBP_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf5c65ab845794ef48f09faa2ee44f718">PWR_CR_DBP</link>   <link linkend="_group___peripheral___registers___bits___definition_1gae4dc0f910dd014d87bdb0259f89de5f8">PWR_CR_DBP_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">PWR_CSR_WUF_Pos</emphasis>   (0U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga506641083e85de1202465b9be1712c24">PWR_CSR_WUF_Msk</link>   (0x1UL &lt;&lt; PWR_CSR_WUF_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9465bb7ad9ca936688344e2a077539e6">PWR_CSR_WUF</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga506641083e85de1202465b9be1712c24">PWR_CSR_WUF_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">PWR_CSR_SBF_Pos</emphasis>   (1U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab46cab51c4455b5ab8264684e0ca5783">PWR_CSR_SBF_Msk</link>   (0x1UL &lt;&lt; PWR_CSR_SBF_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab4fd42f153660593cad6f4fe22ff76bb">PWR_CSR_SBF</link>   <link linkend="_group___peripheral___registers___bits___definition_1gab46cab51c4455b5ab8264684e0ca5783">PWR_CSR_SBF_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">PWR_CSR_PVDO_Pos</emphasis>   (2U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4c27c44a96fdf582f2b25d00666a9548">PWR_CSR_PVDO_Msk</link>   (0x1UL &lt;&lt; PWR_CSR_PVDO_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3535ce181895cc00afeb28dcac68d04c">PWR_CSR_PVDO</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga4c27c44a96fdf582f2b25d00666a9548">PWR_CSR_PVDO_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">PWR_CSR_EWUP_Pos</emphasis>   (8U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac0b862445449f084acf74d1105f687da">PWR_CSR_EWUP_Msk</link>   (0x1UL &lt;&lt; PWR_CSR_EWUP_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7ac8c15a08bbee754ea720b0d4a4f580">PWR_CSR_EWUP</link>   <link linkend="_group___peripheral___registers___bits___definition_1gac0b862445449f084acf74d1105f687da">PWR_CSR_EWUP_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">BKP_DR1_D_Pos</emphasis>   (0U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7cd7ecf44c301889d805c0bbd3ba9364">BKP_DR1_D_Msk</link>   (0xFFFFUL &lt;&lt; BKP_DR1_D_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf93fe6fb7fdba26550964903c65e6a76">BKP_DR1_D</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga7cd7ecf44c301889d805c0bbd3ba9364">BKP_DR1_D_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">BKP_DR2_D_Pos</emphasis>   (0U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9761ad76eb2bc954dc18a8c20881801c">BKP_DR2_D_Msk</link>   (0xFFFFUL &lt;&lt; BKP_DR2_D_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad5bf0698730c611befa365d9af1e9d69">BKP_DR2_D</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga9761ad76eb2bc954dc18a8c20881801c">BKP_DR2_D_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">BKP_DR3_D_Pos</emphasis>   (0U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0ec01ea6870a76e8787cfbed5b3d4bfd">BKP_DR3_D_Msk</link>   (0xFFFFUL &lt;&lt; BKP_DR3_D_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga20eceb252f64fe20e458e998935d1aa8">BKP_DR3_D</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga0ec01ea6870a76e8787cfbed5b3d4bfd">BKP_DR3_D_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">BKP_DR4_D_Pos</emphasis>   (0U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0431a06c570c4cdf1d183c1f6e87879d">BKP_DR4_D_Msk</link>   (0xFFFFUL &lt;&lt; BKP_DR4_D_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga28d8d13d7e78c9963fbd4efbfc176c55">BKP_DR4_D</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga0431a06c570c4cdf1d183c1f6e87879d">BKP_DR4_D_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">BKP_DR5_D_Pos</emphasis>   (0U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9a3d38da792db9528f374fcccd34ad19">BKP_DR5_D_Msk</link>   (0xFFFFUL &lt;&lt; BKP_DR5_D_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9fb21f36a74563bffacf9a47ec0b6cf3">BKP_DR5_D</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga9a3d38da792db9528f374fcccd34ad19">BKP_DR5_D_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">BKP_DR6_D_Pos</emphasis>   (0U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga04530c9a24f1c434284ad722e6502cdc">BKP_DR6_D_Msk</link>   (0xFFFFUL &lt;&lt; BKP_DR6_D_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga38085c3926abbf483ba60ef9495eb8db">BKP_DR6_D</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga04530c9a24f1c434284ad722e6502cdc">BKP_DR6_D_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">BKP_DR7_D_Pos</emphasis>   (0U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8f6576bb517f250085d3287168fd1df8">BKP_DR7_D_Msk</link>   (0xFFFFUL &lt;&lt; BKP_DR7_D_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6e99b1b85bf33bf9f6ce79c3a30ae03b">BKP_DR7_D</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga8f6576bb517f250085d3287168fd1df8">BKP_DR7_D_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">BKP_DR8_D_Pos</emphasis>   (0U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad219b20783e4883262d64470dfa6f0ea">BKP_DR8_D_Msk</link>   (0xFFFFUL &lt;&lt; BKP_DR8_D_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga95495c00cbbaf0495fb42be0ca7ce633">BKP_DR8_D</link>   <link linkend="_group___peripheral___registers___bits___definition_1gad219b20783e4883262d64470dfa6f0ea">BKP_DR8_D_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">BKP_DR9_D_Pos</emphasis>   (0U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gacc7296183435aef8135348f9c8f042ab">BKP_DR9_D_Msk</link>   (0xFFFFUL &lt;&lt; BKP_DR9_D_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4f5a18517f79bedaa6576a295285c0ad">BKP_DR9_D</link>   <link linkend="_group___peripheral___registers___bits___definition_1gacc7296183435aef8135348f9c8f042ab">BKP_DR9_D_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">BKP_DR10_D_Pos</emphasis>   (0U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa758a621b6453814df4e8e9d3b4466b1">BKP_DR10_D_Msk</link>   (0xFFFFUL &lt;&lt; BKP_DR10_D_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2feea44d20bbb9e0f20a3b774c8935c2">BKP_DR10_D</link>   <link linkend="_group___peripheral___registers___bits___definition_1gaa758a621b6453814df4e8e9d3b4466b1">BKP_DR10_D_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RTC_BKP_NUMBER</emphasis>   10</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">BKP_RTCCR_CAL_Pos</emphasis>   (0U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7ecee89779a7eb707ce00cadabe4cced">BKP_RTCCR_CAL_Msk</link>   (0x7FUL &lt;&lt; BKP_RTCCR_CAL_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4f2eeeef42c2f7a59d28a9d5eb4c6857">BKP_RTCCR_CAL</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga7ecee89779a7eb707ce00cadabe4cced">BKP_RTCCR_CAL_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">BKP_RTCCR_CCO_Pos</emphasis>   (7U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad630fd985ef8822ceaab7b830b58e773">BKP_RTCCR_CCO_Msk</link>   (0x1UL &lt;&lt; BKP_RTCCR_CCO_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga639d569ffd9211519b910c1e6304f7b3">BKP_RTCCR_CCO</link>   <link linkend="_group___peripheral___registers___bits___definition_1gad630fd985ef8822ceaab7b830b58e773">BKP_RTCCR_CCO_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">BKP_RTCCR_ASOE_Pos</emphasis>   (8U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga16ad0803b61c7dd9f7b298a5898a6b5d">BKP_RTCCR_ASOE_Msk</link>   (0x1UL &lt;&lt; BKP_RTCCR_ASOE_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga924692225ba4db945660687fe47f50b4">BKP_RTCCR_ASOE</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga16ad0803b61c7dd9f7b298a5898a6b5d">BKP_RTCCR_ASOE_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">BKP_RTCCR_ASOS_Pos</emphasis>   (9U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gadf8b4b67ab4f083cd783ec8da328c544">BKP_RTCCR_ASOS_Msk</link>   (0x1UL &lt;&lt; BKP_RTCCR_ASOS_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8d017e8f3c09696cd74e170a95966be4">BKP_RTCCR_ASOS</link>   <link linkend="_group___peripheral___registers___bits___definition_1gadf8b4b67ab4f083cd783ec8da328c544">BKP_RTCCR_ASOS_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">BKP_CR_TPE_Pos</emphasis>   (0U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga602bbd214a7de36b79a5b8cb3ac73b20">BKP_CR_TPE_Msk</link>   (0x1UL &lt;&lt; BKP_CR_TPE_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gadbb835fd9fbe4d74e598d15de3c12e63">BKP_CR_TPE</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga602bbd214a7de36b79a5b8cb3ac73b20">BKP_CR_TPE_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">BKP_CR_TPAL_Pos</emphasis>   (1U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2133a32b202737c7e10d5b406e2ad68e">BKP_CR_TPAL_Msk</link>   (0x1UL &lt;&lt; BKP_CR_TPAL_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga28cd1469212463d8a772b0b67543d320">BKP_CR_TPAL</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga2133a32b202737c7e10d5b406e2ad68e">BKP_CR_TPAL_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">BKP_CSR_CTE_Pos</emphasis>   (0U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf4849eaefa0e7d739ab17c88479037a5">BKP_CSR_CTE_Msk</link>   (0x1UL &lt;&lt; BKP_CSR_CTE_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad8cec91d3c30db07961227bcea5c5452">BKP_CSR_CTE</link>   <link linkend="_group___peripheral___registers___bits___definition_1gaf4849eaefa0e7d739ab17c88479037a5">BKP_CSR_CTE_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">BKP_CSR_CTI_Pos</emphasis>   (1U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7a87b045ce11df1218eedfe8d0d0ca02">BKP_CSR_CTI_Msk</link>   (0x1UL &lt;&lt; BKP_CSR_CTI_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad7dc97ae504ef58fb2137c1fdd02fc4e">BKP_CSR_CTI</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga7a87b045ce11df1218eedfe8d0d0ca02">BKP_CSR_CTI_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">BKP_CSR_TPIE_Pos</emphasis>   (2U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga580ab6245136d5092a75de43a9a44956">BKP_CSR_TPIE_Msk</link>   (0x1UL &lt;&lt; BKP_CSR_TPIE_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga38baaf48576f4b3ab209369e04d468ad">BKP_CSR_TPIE</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga580ab6245136d5092a75de43a9a44956">BKP_CSR_TPIE_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">BKP_CSR_TEF_Pos</emphasis>   (8U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga36cb6d0b713c1d4cfc362e8ad05847c4">BKP_CSR_TEF_Msk</link>   (0x1UL &lt;&lt; BKP_CSR_TEF_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga71a05fe4e45b0dc0b1f970e51085678d">BKP_CSR_TEF</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga36cb6d0b713c1d4cfc362e8ad05847c4">BKP_CSR_TEF_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">BKP_CSR_TIF_Pos</emphasis>   (9U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga16719e39d941977d4e16370059e7a858">BKP_CSR_TIF_Msk</link>   (0x1UL &lt;&lt; BKP_CSR_TIF_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3a8317e460ec3e18c78869beacd0bac8">BKP_CSR_TIF</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga16719e39d941977d4e16370059e7a858">BKP_CSR_TIF_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_CR_HSION_Pos</emphasis>   (0U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga21adcb31640b6407baff549c0e7d1af0">RCC_CR_HSION_Msk</link>   (0x1UL &lt;&lt; RCC_CR_HSION_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf4fcacf94a97f7d49a70e089b39cf474">RCC_CR_HSION</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga21adcb31640b6407baff549c0e7d1af0">RCC_CR_HSION_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_CR_HSIRDY_Pos</emphasis>   (1U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga55c613573a83b8399c228dca39063947">RCC_CR_HSIRDY_Msk</link>   (0x1UL &lt;&lt; RCC_CR_HSIRDY_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9dbac3f2bc04f04ebafe1e66ae3fcf0d">RCC_CR_HSIRDY</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga55c613573a83b8399c228dca39063947">RCC_CR_HSIRDY_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_CR_HSITRIM_Pos</emphasis>   (3U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga47c875ded980268c8d87803fde1d3add">RCC_CR_HSITRIM_Msk</link>   (0x1FUL &lt;&lt; RCC_CR_HSITRIM_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5cb4397b2095c31660a01b748386aa70">RCC_CR_HSITRIM</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga47c875ded980268c8d87803fde1d3add">RCC_CR_HSITRIM_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_CR_HSICAL_Pos</emphasis>   (8U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6b0cd0084e6349428abdb91755f0a3d3">RCC_CR_HSICAL_Msk</link>   (0xFFUL &lt;&lt; RCC_CR_HSICAL_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga67ae770db9851f14ad7c14a693f0f6d3">RCC_CR_HSICAL</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga6b0cd0084e6349428abdb91755f0a3d3">RCC_CR_HSICAL_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_CR_HSEON_Pos</emphasis>   (16U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga71f5167bea85df0b393de9d3846ea8d1">RCC_CR_HSEON_Msk</link>   (0x1UL &lt;&lt; RCC_CR_HSEON_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gadb8228c9020595b4cf9995137b8c9a7d">RCC_CR_HSEON</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga71f5167bea85df0b393de9d3846ea8d1">RCC_CR_HSEON_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_CR_HSERDY_Pos</emphasis>   (17U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga993e8ee50d7049e18ec9ee1e5ddcaa64">RCC_CR_HSERDY_Msk</link>   (0x1UL &lt;&lt; RCC_CR_HSERDY_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga86a34e00182c83409d89ff566cb02cc4">RCC_CR_HSERDY</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga993e8ee50d7049e18ec9ee1e5ddcaa64">RCC_CR_HSERDY_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_CR_HSEBYP_Pos</emphasis>   (18U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac04d2021b54bf9a1b66578c67a436b45">RCC_CR_HSEBYP_Msk</link>   (0x1UL &lt;&lt; RCC_CR_HSEBYP_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa3288090671af5a959aae4d7f7696d55">RCC_CR_HSEBYP</link>   <link linkend="_group___peripheral___registers___bits___definition_1gac04d2021b54bf9a1b66578c67a436b45">RCC_CR_HSEBYP_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_CR_CSSON_Pos</emphasis>   (19U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaaf02f4983b7cd9e1b664729cf6abb1f5">RCC_CR_CSSON_Msk</link>   (0x1UL &lt;&lt; RCC_CR_CSSON_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gacc05308869ad055e1e6f2c32d738aecd">RCC_CR_CSSON</link>   <link linkend="_group___peripheral___registers___bits___definition_1gaaf02f4983b7cd9e1b664729cf6abb1f5">RCC_CR_CSSON_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_CR_PLLON_Pos</emphasis>   (24U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga60dd7c471ec3ba4587e0cecdc8238f87">RCC_CR_PLLON_Msk</link>   (0x1UL &lt;&lt; RCC_CR_PLLON_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad0e73d5b0a4883e074d40029b49ee47e">RCC_CR_PLLON</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga60dd7c471ec3ba4587e0cecdc8238f87">RCC_CR_PLLON_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_CR_PLLRDY_Pos</emphasis>   (25U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga237ae9216a3ae5c1f6833a52995413df">RCC_CR_PLLRDY_Msk</link>   (0x1UL &lt;&lt; RCC_CR_PLLRDY_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafa12d7ac6a7f0f91d066aeb2c6071888">RCC_CR_PLLRDY</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga237ae9216a3ae5c1f6833a52995413df">RCC_CR_PLLRDY_Msk</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0cf9dd749ab13a3b9d55308e24f60160">RCC_CFGR_SW_Pos</link>   (0U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga06ad7777386bbf5555ef8b02939197aa">RCC_CFGR_SW_Msk</link>   (0x3UL &lt;&lt; <link linkend="_group___peripheral___registers___bits___definition_1ga0cf9dd749ab13a3b9d55308e24f60160">RCC_CFGR_SW_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0eea5e5f7743a7e8995b8beeb18355c1">RCC_CFGR_SW</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga06ad7777386bbf5555ef8b02939197aa">RCC_CFGR_SW_Msk</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga99f08d86fd41824058a7fdf817f7e2fd">RCC_CFGR_SW_0</link>   (0x1UL &lt;&lt; <link linkend="_group___peripheral___registers___bits___definition_1ga0cf9dd749ab13a3b9d55308e24f60160">RCC_CFGR_SW_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga72d51cb5d66ee1aa4d2c6f14796a072f">RCC_CFGR_SW_1</link>   (0x2UL &lt;&lt; <link linkend="_group___peripheral___registers___bits___definition_1ga0cf9dd749ab13a3b9d55308e24f60160">RCC_CFGR_SW_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gacbac8bae4f0808b3c3a5185aa10081fb">RCC_CFGR_SW_HSI</link>   0x00000000U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafb563f217242d969f4355d0818fde705">RCC_CFGR_SW_HSE</link>   0x00000001U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga87389cacb2eaf53730da13a2a33cd487">RCC_CFGR_SW_PLL</link>   0x00000002U</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_CFGR_SWS_Pos</emphasis>   (2U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaef0b6cd7629c047bcc4ac3e88d920e25">RCC_CFGR_SWS_Msk</link>   (0x3UL &lt;&lt; RCC_CFGR_SWS_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga15bf2269500dc97e137315f44aa015c9">RCC_CFGR_SWS</link>   <link linkend="_group___peripheral___registers___bits___definition_1gaef0b6cd7629c047bcc4ac3e88d920e25">RCC_CFGR_SWS_Msk</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1eae59112c51def51979e31e8695b39f">RCC_CFGR_SWS_0</link>   (0x1UL &lt;&lt; RCC_CFGR_SWS_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaad3a5718999d7259f216137a23c2a379">RCC_CFGR_SWS_1</link>   (0x2UL &lt;&lt; RCC_CFGR_SWS_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6764639cf221e1ebc0b5448dcaed590a">RCC_CFGR_SWS_HSI</link>   0x00000000U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae09a0202f441c1a43e69c62331d50a08">RCC_CFGR_SWS_HSE</link>   0x00000004U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2c67e2279804a83ef24438267d9d4a6c">RCC_CFGR_SWS_PLL</link>   0x00000008U</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_CFGR_HPRE_Pos</emphasis>   (4U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga65804e0ce7ec3204e9a56bb848428460">RCC_CFGR_HPRE_Msk</link>   (0xFUL &lt;&lt; RCC_CFGR_HPRE_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafe10e66938644ee8054a2426ff23efea">RCC_CFGR_HPRE</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga65804e0ce7ec3204e9a56bb848428460">RCC_CFGR_HPRE_Msk</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga88ece6ca270b3ecf6f63bf20893bc172">RCC_CFGR_HPRE_0</link>   (0x1UL &lt;&lt; RCC_CFGR_HPRE_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gacbdd3a02814178ba02b8ebbaccd91599">RCC_CFGR_HPRE_1</link>   (0x2UL &lt;&lt; RCC_CFGR_HPRE_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gadac734bddb507eed4a62a0af4cef74a3">RCC_CFGR_HPRE_2</link>   (0x4UL &lt;&lt; RCC_CFGR_HPRE_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5a1180512cc5f3dde7895040a9037286">RCC_CFGR_HPRE_3</link>   (0x8UL &lt;&lt; RCC_CFGR_HPRE_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2b7d7f29b09a49c31404fc0d44645c84">RCC_CFGR_HPRE_DIV1</link>   0x00000000U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa9eeb5e38e53e79b08a4ac438497ebea">RCC_CFGR_HPRE_DIV2</link>   0x00000080U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaffe860867ae4b1b6d28473ded1546d91">RCC_CFGR_HPRE_DIV4</link>   0x00000090U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaca71d6b42bdb83b5ff5320578869a058">RCC_CFGR_HPRE_DIV8</link>   0x000000A0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3806da4f1afc9e5be0fca001c8c57815">RCC_CFGR_HPRE_DIV16</link>   0x000000B0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1caeba8dc2b4c0bb11be600e983e3370">RCC_CFGR_HPRE_DIV64</link>   0x000000C0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga280da821f0da1bec1f4c0e132ddf8eab">RCC_CFGR_HPRE_DIV128</link>   0x000000D0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga089930cedd5b2cb201e717438f29d25b">RCC_CFGR_HPRE_DIV256</link>   0x000000E0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae5088dcbaefc55d4b6693e9b1e595ed0">RCC_CFGR_HPRE_DIV512</link>   0x000000F0U</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_CFGR_PPRE1_Pos</emphasis>   (8U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga48842716ad7c2280b8ddbac071cdc773">RCC_CFGR_PPRE1_Msk</link>   (0x7UL &lt;&lt; RCC_CFGR_PPRE1_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga50b2423a5fea74a47b9eb8ab51869412">RCC_CFGR_PPRE1</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga48842716ad7c2280b8ddbac071cdc773">RCC_CFGR_PPRE1_Msk</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2d37c20686faa340a77021117f5908b7">RCC_CFGR_PPRE1_0</link>   (0x1UL &lt;&lt; RCC_CFGR_PPRE1_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad41049f8a28fdced6bb4d9267845ffa2">RCC_CFGR_PPRE1_1</link>   (0x2UL &lt;&lt; RCC_CFGR_PPRE1_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5fcb524f6ca203ddff1862c124d4f89f">RCC_CFGR_PPRE1_2</link>   (0x4UL &lt;&lt; RCC_CFGR_PPRE1_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac8f6562bb2ecf65055a2f42cbb48ef11">RCC_CFGR_PPRE1_DIV1</link>   0x00000000U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf832ad6844c907d9bb37c1536defcb0d">RCC_CFGR_PPRE1_DIV2</link>   0x00000400U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0e340725f46e9462d9b02a079b9fa8ae">RCC_CFGR_PPRE1_DIV4</link>   0x00000500U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9ddd6d657837e1971bb86e3bf1c15e72">RCC_CFGR_PPRE1_DIV8</link>   0x00000600U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5c38ba326bde7c7a18c4f7f2aacf823f">RCC_CFGR_PPRE1_DIV16</link>   0x00000700U</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_CFGR_PPRE2_Pos</emphasis>   (11U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga489e055e843ee5090c0174bbb9af9a67">RCC_CFGR_PPRE2_Msk</link>   (0x7UL &lt;&lt; RCC_CFGR_PPRE2_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad61bd4f9f345ba41806813b0bfff1311">RCC_CFGR_PPRE2</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga489e055e843ee5090c0174bbb9af9a67">RCC_CFGR_PPRE2_Msk</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga82ca63155494ed59eb5e34bec1e5f4e9">RCC_CFGR_PPRE2_0</link>   (0x1UL &lt;&lt; RCC_CFGR_PPRE2_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafdb19c9e76fe8e8a7c991714c92e937f">RCC_CFGR_PPRE2_1</link>   (0x2UL &lt;&lt; RCC_CFGR_PPRE2_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9adc802687eab5b6ece99a20793219db">RCC_CFGR_PPRE2_2</link>   (0x4UL &lt;&lt; RCC_CFGR_PPRE2_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga247aebf1999a38ea07785558d277bb1a">RCC_CFGR_PPRE2_DIV1</link>   0x00000000U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga99d9c91eaad122460d324a71cc939d1b">RCC_CFGR_PPRE2_DIV2</link>   0x00002000U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4340fc3fc52eca36eb302959fbecb715">RCC_CFGR_PPRE2_DIV4</link>   0x00002800U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga412b382a1134e0ee5614e0f4bcf97552">RCC_CFGR_PPRE2_DIV8</link>   0x00003000U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaece3ee58d4138f7452733bfa1ad37eb9">RCC_CFGR_PPRE2_DIV16</link>   0x00003800U</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_CFGR_ADCPRE_Pos</emphasis>   (14U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafcb43af90ef56b4020935071a5d82a64">RCC_CFGR_ADCPRE_Msk</link>   (0x3UL &lt;&lt; RCC_CFGR_ADCPRE_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga970436533d6ba9f1cb8ac840476093fb">RCC_CFGR_ADCPRE</link>   <link linkend="_group___peripheral___registers___bits___definition_1gafcb43af90ef56b4020935071a5d82a64">RCC_CFGR_ADCPRE_Msk</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7c74a8025b95975be34bee12dc470c48">RCC_CFGR_ADCPRE_0</link>   (0x1UL &lt;&lt; RCC_CFGR_ADCPRE_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga81b5aa588027e12ad1483885db4db3a8">RCC_CFGR_ADCPRE_1</link>   (0x2UL &lt;&lt; RCC_CFGR_ADCPRE_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9514a85f55de77d1c7d7be1f2f1f9665">RCC_CFGR_ADCPRE_DIV2</link>   0x00000000U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga748ba0a0bbb1ad1fe7e4e00f40695402">RCC_CFGR_ADCPRE_DIV4</link>   0x00004000U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8337d95f8480d74072e817540a333b6c">RCC_CFGR_ADCPRE_DIV6</link>   0x00008000U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7898d2e86664877dc43fbc2421a16347">RCC_CFGR_ADCPRE_DIV8</link>   0x0000C000U</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_CFGR_PLLSRC_Pos</emphasis>   (16U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga084925eb0aca8d042bbd80e71c73246b">RCC_CFGR_PLLSRC_Msk</link>   (0x1UL &lt;&lt; RCC_CFGR_PLLSRC_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaba4a5dbbd286f07a97f5aa6e6f3f6a57">RCC_CFGR_PLLSRC</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga084925eb0aca8d042bbd80e71c73246b">RCC_CFGR_PLLSRC_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_CFGR_PLLXTPRE_Pos</emphasis>   (17U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad5d2aec39e3d96338c036054a7f8e55a">RCC_CFGR_PLLXTPRE_Msk</link>   (0x1UL &lt;&lt; RCC_CFGR_PLLXTPRE_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga39cb6bd06fb93eed1e2fe9da0297810a">RCC_CFGR_PLLXTPRE</link>   <link linkend="_group___peripheral___registers___bits___definition_1gad5d2aec39e3d96338c036054a7f8e55a">RCC_CFGR_PLLXTPRE_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_CFGR_PLLMULL_Pos</emphasis>   (18U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4c8e486249d37ffec565a1db2bd4f488">RCC_CFGR_PLLMULL_Msk</link>   (0xFUL &lt;&lt; RCC_CFGR_PLLMULL_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9735c088436b547fff3baae2bbaa0426">RCC_CFGR_PLLMULL</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga4c8e486249d37ffec565a1db2bd4f488">RCC_CFGR_PLLMULL_Msk</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafb6ca064b9e67d2b5b9b432e34784af5">RCC_CFGR_PLLMULL_0</link>   (0x1UL &lt;&lt; RCC_CFGR_PLLMULL_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga81c7cc1ebda470255592844cbd05ee1c">RCC_CFGR_PLLMULL_1</link>   (0x2UL &lt;&lt; RCC_CFGR_PLLMULL_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab26410b868aa7b07921560f91852a791">RCC_CFGR_PLLMULL_2</link>   (0x4UL &lt;&lt; RCC_CFGR_PLLMULL_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gacce99349c21265ea13b8fe3c9bcda130">RCC_CFGR_PLLMULL_3</link>   (0x8UL &lt;&lt; RCC_CFGR_PLLMULL_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga59b5fd80bf935fe93794603e8ce0236c">RCC_CFGR_PLLXTPRE_HSE</link>   0x00000000U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga180cde8fba603992d102c51cc415073e">RCC_CFGR_PLLXTPRE_HSE_DIV2</link>   0x00020000U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa19a3c7d27836012150a86fd9c950cdf">RCC_CFGR_PLLMULL2</link>   0x00000000U</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_CFGR_PLLMULL3_Pos</emphasis>   (18U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga61376db32a9bb6b4607b4081113ebf45">RCC_CFGR_PLLMULL3_Msk</link>   (0x1UL &lt;&lt; RCC_CFGR_PLLMULL3_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaeb4c410e818f5a68d58a723e7355e6e8">RCC_CFGR_PLLMULL3</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga61376db32a9bb6b4607b4081113ebf45">RCC_CFGR_PLLMULL3_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_CFGR_PLLMULL4_Pos</emphasis>   (19U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6ff05ab077b58db3c1b9018b26d970ec">RCC_CFGR_PLLMULL4_Msk</link>   (0x1UL &lt;&lt; RCC_CFGR_PLLMULL4_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6066f758a13c7686d1dc709ac0a7d976">RCC_CFGR_PLLMULL4</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga6ff05ab077b58db3c1b9018b26d970ec">RCC_CFGR_PLLMULL4_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_CFGR_PLLMULL5_Pos</emphasis>   (18U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf69c19c2b47d698eaef0016dc86f5805">RCC_CFGR_PLLMULL5_Msk</link>   (0x3UL &lt;&lt; RCC_CFGR_PLLMULL5_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf2290e27c9c1b64d2dd076652db40a68">RCC_CFGR_PLLMULL5</link>   <link linkend="_group___peripheral___registers___bits___definition_1gaf69c19c2b47d698eaef0016dc86f5805">RCC_CFGR_PLLMULL5_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_CFGR_PLLMULL6_Pos</emphasis>   (20U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4572366ac2c658b59a26361877ebe5a6">RCC_CFGR_PLLMULL6_Msk</link>   (0x1UL &lt;&lt; RCC_CFGR_PLLMULL6_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5ea3b717fd226bc6ff5a78b711c051eb">RCC_CFGR_PLLMULL6</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga4572366ac2c658b59a26361877ebe5a6">RCC_CFGR_PLLMULL6_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_CFGR_PLLMULL7_Pos</emphasis>   (18U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac65a3a76eb1487a9c45160f07673543f">RCC_CFGR_PLLMULL7_Msk</link>   (0x5UL &lt;&lt; RCC_CFGR_PLLMULL7_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6ff8d8dcf3876d1c85657680a64c1696">RCC_CFGR_PLLMULL7</link>   <link linkend="_group___peripheral___registers___bits___definition_1gac65a3a76eb1487a9c45160f07673543f">RCC_CFGR_PLLMULL7_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_CFGR_PLLMULL8_Pos</emphasis>   (19U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaae822110b7f4ddbe677315e1d9047c65">RCC_CFGR_PLLMULL8_Msk</link>   (0x3UL &lt;&lt; RCC_CFGR_PLLMULL8_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga95d6580b1595ff2d5c3383218370cfca">RCC_CFGR_PLLMULL8</link>   <link linkend="_group___peripheral___registers___bits___definition_1gaae822110b7f4ddbe677315e1d9047c65">RCC_CFGR_PLLMULL8_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_CFGR_PLLMULL9_Pos</emphasis>   (18U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2f708c16ec7bf00892c0df1c85cb437b">RCC_CFGR_PLLMULL9_Msk</link>   (0x7UL &lt;&lt; RCC_CFGR_PLLMULL9_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga384c396ec051b958c9a5781c13faf7e5">RCC_CFGR_PLLMULL9</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga2f708c16ec7bf00892c0df1c85cb437b">RCC_CFGR_PLLMULL9_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_CFGR_PLLMULL10_Pos</emphasis>   (21U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga45dfab8c0caf6ab1945a7f742cc449c2">RCC_CFGR_PLLMULL10_Msk</link>   (0x1UL &lt;&lt; RCC_CFGR_PLLMULL10_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae07bb87d09d30874a5eebb32510f647f">RCC_CFGR_PLLMULL10</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga45dfab8c0caf6ab1945a7f742cc449c2">RCC_CFGR_PLLMULL10_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_CFGR_PLLMULL11_Pos</emphasis>   (18U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0646b4c63e2dfb41096410e8e2c8cab8">RCC_CFGR_PLLMULL11_Msk</link>   (0x9UL &lt;&lt; RCC_CFGR_PLLMULL11_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad338c178459b97d617398dca92b2a699">RCC_CFGR_PLLMULL11</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga0646b4c63e2dfb41096410e8e2c8cab8">RCC_CFGR_PLLMULL11_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_CFGR_PLLMULL12_Pos</emphasis>   (19U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac5fcc07d6725594c750c967669c424c0">RCC_CFGR_PLLMULL12_Msk</link>   (0x5UL &lt;&lt; RCC_CFGR_PLLMULL12_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga79000f4e48edc56ee6ff315b64dcbfa5">RCC_CFGR_PLLMULL12</link>   <link linkend="_group___peripheral___registers___bits___definition_1gac5fcc07d6725594c750c967669c424c0">RCC_CFGR_PLLMULL12_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_CFGR_PLLMULL13_Pos</emphasis>   (18U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2ffa03bc154699144543110d46d6a322">RCC_CFGR_PLLMULL13_Msk</link>   (0xBUL &lt;&lt; RCC_CFGR_PLLMULL13_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga647a6f3d6de31737ca95de9db3925274">RCC_CFGR_PLLMULL13</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga2ffa03bc154699144543110d46d6a322">RCC_CFGR_PLLMULL13_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_CFGR_PLLMULL14_Pos</emphasis>   (20U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf47b43d519f3194836b96434e26cc0d2">RCC_CFGR_PLLMULL14_Msk</link>   (0x3UL &lt;&lt; RCC_CFGR_PLLMULL14_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9ffe33153aa4ffd2fe43439a6d2eaf5c">RCC_CFGR_PLLMULL14</link>   <link linkend="_group___peripheral___registers___bits___definition_1gaf47b43d519f3194836b96434e26cc0d2">RCC_CFGR_PLLMULL14_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_CFGR_PLLMULL15_Pos</emphasis>   (18U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf4811a283a2a26f6929ecd9f86f51b93">RCC_CFGR_PLLMULL15_Msk</link>   (0xDUL &lt;&lt; RCC_CFGR_PLLMULL15_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa9afaf1b82cb9c1e9c8b34c5b77b3f17">RCC_CFGR_PLLMULL15</link>   <link linkend="_group___peripheral___registers___bits___definition_1gaf4811a283a2a26f6929ecd9f86f51b93">RCC_CFGR_PLLMULL15_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_CFGR_PLLMULL16_Pos</emphasis>   (19U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga21fc8ce2709718db2300481439e1de93">RCC_CFGR_PLLMULL16_Msk</link>   (0x7UL &lt;&lt; RCC_CFGR_PLLMULL16_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaecd78b92c36f3a3aafc6cc8fbf90a7e7">RCC_CFGR_PLLMULL16</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga21fc8ce2709718db2300481439e1de93">RCC_CFGR_PLLMULL16_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_CFGR_USBPRE_Pos</emphasis>   (22U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga25a158e2967e324592b41219c60b2792">RCC_CFGR_USBPRE_Msk</link>   (0x1UL &lt;&lt; RCC_CFGR_USBPRE_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gade6d5077566e1bf81dd47156743dd05e">RCC_CFGR_USBPRE</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga25a158e2967e324592b41219c60b2792">RCC_CFGR_USBPRE_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_CFGR_MCO_Pos</emphasis>   (24U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga094e2368e960d1ce0d46a76a0d4cf736">RCC_CFGR_MCO_Msk</link>   (0x7UL &lt;&lt; RCC_CFGR_MCO_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf2d7212d83114d355736613e6dc1dbde">RCC_CFGR_MCO</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga094e2368e960d1ce0d46a76a0d4cf736">RCC_CFGR_MCO_Msk</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7147402d137ccaa1c8608fcb1d3d2e01">RCC_CFGR_MCO_0</link>   (0x1UL &lt;&lt; RCC_CFGR_MCO_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa6ec148346aa17c67aafebcb616dd57b">RCC_CFGR_MCO_1</link>   (0x2UL &lt;&lt; RCC_CFGR_MCO_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaad02d5012ff73e9c839b909887ffde7f">RCC_CFGR_MCO_2</link>   (0x4UL &lt;&lt; RCC_CFGR_MCO_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab345908eef02b3029dd78be58baa0c8d">RCC_CFGR_MCO_NOCLOCK</link>   0x00000000U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaecf3b078108fdaf7e66d15ae71ec4181">RCC_CFGR_MCO_SYSCLK</link>   0x04000000U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga91f0ac507b8c4e5d443c107d934cfdb1">RCC_CFGR_MCO_HSI</link>   0x05000000U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga183179f1b1763f38ae88f2d8d90acd70">RCC_CFGR_MCO_HSE</link>   0x06000000U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf501b78192ef13a7016e1f2089c9f8a3">RCC_CFGR_MCO_PLLCLK_DIV2</link>   0x07000000U</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_CFGR_MCOSEL</emphasis>   <link linkend="_group___peripheral___registers___bits___definition_1gaf2d7212d83114d355736613e6dc1dbde">RCC_CFGR_MCO</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_CFGR_MCOSEL_0</emphasis>   <link linkend="_group___peripheral___registers___bits___definition_1ga7147402d137ccaa1c8608fcb1d3d2e01">RCC_CFGR_MCO_0</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_CFGR_MCOSEL_1</emphasis>   <link linkend="_group___peripheral___registers___bits___definition_1gaa6ec148346aa17c67aafebcb616dd57b">RCC_CFGR_MCO_1</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_CFGR_MCOSEL_2</emphasis>   <link linkend="_group___peripheral___registers___bits___definition_1gaad02d5012ff73e9c839b909887ffde7f">RCC_CFGR_MCO_2</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_CFGR_MCOSEL_NOCLOCK</emphasis>   <link linkend="_group___peripheral___registers___bits___definition_1gab345908eef02b3029dd78be58baa0c8d">RCC_CFGR_MCO_NOCLOCK</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_CFGR_MCOSEL_SYSCLK</emphasis>   <link linkend="_group___peripheral___registers___bits___definition_1gaecf3b078108fdaf7e66d15ae71ec4181">RCC_CFGR_MCO_SYSCLK</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_CFGR_MCOSEL_HSI</emphasis>   <link linkend="_group___peripheral___registers___bits___definition_1ga91f0ac507b8c4e5d443c107d934cfdb1">RCC_CFGR_MCO_HSI</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_CFGR_MCOSEL_HSE</emphasis>   <link linkend="_group___peripheral___registers___bits___definition_1ga183179f1b1763f38ae88f2d8d90acd70">RCC_CFGR_MCO_HSE</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa65442d202aed917e45ca56bf2e85809">RCC_CFGR_MCOSEL_PLL_DIV2</link>   <link linkend="_group___peripheral___registers___bits___definition_1gaf501b78192ef13a7016e1f2089c9f8a3">RCC_CFGR_MCO_PLLCLK_DIV2</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_CIR_LSIRDYF_Pos</emphasis>   (0U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac2542dd9dbe634971278d2f4e24c3091">RCC_CIR_LSIRDYF_Msk</link>   (0x1UL &lt;&lt; RCC_CIR_LSIRDYF_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gacb94ccfe6a212f020e732d1dd787a6fb">RCC_CIR_LSIRDYF</link>   <link linkend="_group___peripheral___registers___bits___definition_1gac2542dd9dbe634971278d2f4e24c3091">RCC_CIR_LSIRDYF_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_CIR_LSERDYF_Pos</emphasis>   (1U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga58e246b3d87483bf3ca4a55d470acf4f">RCC_CIR_LSERDYF_Msk</link>   (0x1UL &lt;&lt; RCC_CIR_LSERDYF_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabfc100e7ae673dfcec7be79af0d91dfe">RCC_CIR_LSERDYF</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga58e246b3d87483bf3ca4a55d470acf4f">RCC_CIR_LSERDYF_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_CIR_HSIRDYF_Pos</emphasis>   (2U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8c72d692b99c4539982fea718b2ba8a6">RCC_CIR_HSIRDYF_Msk</link>   (0x1UL &lt;&lt; RCC_CIR_HSIRDYF_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad38877547c4cbbb94659d5726f377163">RCC_CIR_HSIRDYF</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga8c72d692b99c4539982fea718b2ba8a6">RCC_CIR_HSIRDYF_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_CIR_HSERDYF_Pos</emphasis>   (3U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1cbcd4b04177bd2420126b0de418de2e">RCC_CIR_HSERDYF_Msk</link>   (0x1UL &lt;&lt; RCC_CIR_HSERDYF_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga11ea196450aac9ac35e283a66afc3da6">RCC_CIR_HSERDYF</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga1cbcd4b04177bd2420126b0de418de2e">RCC_CIR_HSERDYF_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_CIR_PLLRDYF_Pos</emphasis>   (4U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga88d53f154b50703f3ab18f017b7ace1c">RCC_CIR_PLLRDYF_Msk</link>   (0x1UL &lt;&lt; RCC_CIR_PLLRDYF_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0f007895a17e668f22f7b8b24ca90aec">RCC_CIR_PLLRDYF</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga88d53f154b50703f3ab18f017b7ace1c">RCC_CIR_PLLRDYF_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_CIR_CSSF_Pos</emphasis>   (7U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8eb3ec455be7a5e4ffbe0abc9e2a77eb">RCC_CIR_CSSF_Msk</link>   (0x1UL &lt;&lt; RCC_CIR_CSSF_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad66b719e4061294de35af58cc27aba7f">RCC_CIR_CSSF</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga8eb3ec455be7a5e4ffbe0abc9e2a77eb">RCC_CIR_CSSF_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_CIR_LSIRDYIE_Pos</emphasis>   (8U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7ba1782e2e14efd1bd9feabf1608fd5a">RCC_CIR_LSIRDYIE_Msk</link>   (0x1UL &lt;&lt; RCC_CIR_LSIRDYIE_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga872ba937149a7372138df06f8188ab56">RCC_CIR_LSIRDYIE</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga7ba1782e2e14efd1bd9feabf1608fd5a">RCC_CIR_LSIRDYIE_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_CIR_LSERDYIE_Pos</emphasis>   (9U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga24446323cbae3ab353f248d23655b822">RCC_CIR_LSERDYIE_Msk</link>   (0x1UL &lt;&lt; RCC_CIR_LSERDYIE_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6a0ad2672c9ba1b26012cbc6d423dff8">RCC_CIR_LSERDYIE</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga24446323cbae3ab353f248d23655b822">RCC_CIR_LSERDYIE_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_CIR_HSIRDYIE_Pos</emphasis>   (10U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac7aeb42d0a5ef8e7bac1876e0689814e">RCC_CIR_HSIRDYIE_Msk</link>   (0x1UL &lt;&lt; RCC_CIR_HSIRDYIE_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac714351a6f9dab4741354fb017638580">RCC_CIR_HSIRDYIE</link>   <link linkend="_group___peripheral___registers___bits___definition_1gac7aeb42d0a5ef8e7bac1876e0689814e">RCC_CIR_HSIRDYIE_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_CIR_HSERDYIE_Pos</emphasis>   (11U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2f6db5519f1bbb1d42ee0f43367e7fd9">RCC_CIR_HSERDYIE_Msk</link>   (0x1UL &lt;&lt; RCC_CIR_HSERDYIE_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5492f9b58600cf66616eb931b48b3c11">RCC_CIR_HSERDYIE</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga2f6db5519f1bbb1d42ee0f43367e7fd9">RCC_CIR_HSERDYIE_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_CIR_PLLRDYIE_Pos</emphasis>   (12U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6fdb478ae8c7d99d780c78bb68830dd5">RCC_CIR_PLLRDYIE_Msk</link>   (0x1UL &lt;&lt; RCC_CIR_PLLRDYIE_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1b70927cab2ba9cf82d1620cf88b0f95">RCC_CIR_PLLRDYIE</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga6fdb478ae8c7d99d780c78bb68830dd5">RCC_CIR_PLLRDYIE_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_CIR_LSIRDYC_Pos</emphasis>   (16U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga11edf191b118ca860e0eca011f113ad9">RCC_CIR_LSIRDYC_Msk</link>   (0x1UL &lt;&lt; RCC_CIR_LSIRDYC_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga982989563f1a95c89bf7f4a25d99f704">RCC_CIR_LSIRDYC</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga11edf191b118ca860e0eca011f113ad9">RCC_CIR_LSIRDYC_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_CIR_LSERDYC_Pos</emphasis>   (17U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaba1367e36a992aae85f9e8f9921e9426">RCC_CIR_LSERDYC_Msk</link>   (0x1UL &lt;&lt; RCC_CIR_LSERDYC_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga144b5147f3a8d0bfda04618e301986aa">RCC_CIR_LSERDYC</link>   <link linkend="_group___peripheral___registers___bits___definition_1gaba1367e36a992aae85f9e8f9921e9426">RCC_CIR_LSERDYC_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_CIR_HSIRDYC_Pos</emphasis>   (18U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga657cffa4be41e26f7b5383719dd7781a">RCC_CIR_HSIRDYC_Msk</link>   (0x1UL &lt;&lt; RCC_CIR_HSIRDYC_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad1b58377908e5c31a684747d0a80ecb2">RCC_CIR_HSIRDYC</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga657cffa4be41e26f7b5383719dd7781a">RCC_CIR_HSIRDYC_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_CIR_HSERDYC_Pos</emphasis>   (19U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2211dd40005f6152d0e8258d380a6713">RCC_CIR_HSERDYC_Msk</link>   (0x1UL &lt;&lt; RCC_CIR_HSERDYC_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9464e8188d717902990b467a9396d238">RCC_CIR_HSERDYC</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga2211dd40005f6152d0e8258d380a6713">RCC_CIR_HSERDYC_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_CIR_PLLRDYC_Pos</emphasis>   (20U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1ee90d2a5649fe386ba87eeead64ada1">RCC_CIR_PLLRDYC_Msk</link>   (0x1UL &lt;&lt; RCC_CIR_PLLRDYC_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga245af864b194f0c2b2389ea1ee49a396">RCC_CIR_PLLRDYC</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga1ee90d2a5649fe386ba87eeead64ada1">RCC_CIR_PLLRDYC_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_CIR_CSSC_Pos</emphasis>   (23U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga66a9cf76bbf90f432815527965cb5c3e">RCC_CIR_CSSC_Msk</link>   (0x1UL &lt;&lt; RCC_CIR_CSSC_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga46edb2b9568f002feba7b4312ed92c1f">RCC_CIR_CSSC</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga66a9cf76bbf90f432815527965cb5c3e">RCC_CIR_CSSC_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_APB2RSTR_AFIORST_Pos</emphasis>   (0U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0d246e99064bac1df1715a67191f7fb0">RCC_APB2RSTR_AFIORST_Msk</link>   (0x1UL &lt;&lt; RCC_APB2RSTR_AFIORST_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga54c01f7eac4d00d2011162116931a165">RCC_APB2RSTR_AFIORST</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga0d246e99064bac1df1715a67191f7fb0">RCC_APB2RSTR_AFIORST_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_APB2RSTR_IOPARST_Pos</emphasis>   (2U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga28f8cbb8d7bbfe50c5de3726139120da">RCC_APB2RSTR_IOPARST_Msk</link>   (0x1UL &lt;&lt; RCC_APB2RSTR_IOPARST_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga364c5d4966543fe7fa3ef02e1d6c9bde">RCC_APB2RSTR_IOPARST</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga28f8cbb8d7bbfe50c5de3726139120da">RCC_APB2RSTR_IOPARST_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_APB2RSTR_IOPBRST_Pos</emphasis>   (3U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8bbccd3b480c9ce3dc03199fbdfd5dac">RCC_APB2RSTR_IOPBRST_Msk</link>   (0x1UL &lt;&lt; RCC_APB2RSTR_IOPBRST_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga86b613f6af828f006926a59d2000c4d8">RCC_APB2RSTR_IOPBRST</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga8bbccd3b480c9ce3dc03199fbdfd5dac">RCC_APB2RSTR_IOPBRST_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_APB2RSTR_IOPCRST_Pos</emphasis>   (4U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4182faecc4093aea136be8c0ac4dc9d0">RCC_APB2RSTR_IOPCRST_Msk</link>   (0x1UL &lt;&lt; RCC_APB2RSTR_IOPCRST_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2db2325306703e2f20b6ea2658b79ae9">RCC_APB2RSTR_IOPCRST</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga4182faecc4093aea136be8c0ac4dc9d0">RCC_APB2RSTR_IOPCRST_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_APB2RSTR_IOPDRST_Pos</emphasis>   (5U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4a1e07f654c34e6ad07c18a84ac4f24b">RCC_APB2RSTR_IOPDRST_Msk</link>   (0x1UL &lt;&lt; RCC_APB2RSTR_IOPDRST_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga206daa5c302d774247f217d6eec788df">RCC_APB2RSTR_IOPDRST</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga4a1e07f654c34e6ad07c18a84ac4f24b">RCC_APB2RSTR_IOPDRST_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_APB2RSTR_ADC1RST_Pos</emphasis>   (9U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga34292524fae537377642201a554849ac">RCC_APB2RSTR_ADC1RST_Msk</link>   (0x1UL &lt;&lt; RCC_APB2RSTR_ADC1RST_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7b818d0d9747621c936ad16c93a4956a">RCC_APB2RSTR_ADC1RST</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga34292524fae537377642201a554849ac">RCC_APB2RSTR_ADC1RST_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_APB2RSTR_ADC2RST_Pos</emphasis>   (10U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gadea398b88035103e9db1ff3736686a93">RCC_APB2RSTR_ADC2RST_Msk</link>   (0x1UL &lt;&lt; RCC_APB2RSTR_ADC2RST_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga080ce46887825380c2c3aa902f31c3ae">RCC_APB2RSTR_ADC2RST</link>   <link linkend="_group___peripheral___registers___bits___definition_1gadea398b88035103e9db1ff3736686a93">RCC_APB2RSTR_ADC2RST_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_APB2RSTR_TIM1RST_Pos</emphasis>   (11U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6fc9f88241816d51a87a8b4a537c5a2e">RCC_APB2RSTR_TIM1RST_Msk</link>   (0x1UL &lt;&lt; RCC_APB2RSTR_TIM1RST_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5bd060cbefaef05487963bbd6c48d7c6">RCC_APB2RSTR_TIM1RST</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga6fc9f88241816d51a87a8b4a537c5a2e">RCC_APB2RSTR_TIM1RST_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_APB2RSTR_SPI1RST_Pos</emphasis>   (12U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4fb7fb16a3052da4a7d11cbdbe838689">RCC_APB2RSTR_SPI1RST_Msk</link>   (0x1UL &lt;&lt; RCC_APB2RSTR_SPI1RST_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga345f05d3508a9fd5128208761feb29fb">RCC_APB2RSTR_SPI1RST</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga4fb7fb16a3052da4a7d11cbdbe838689">RCC_APB2RSTR_SPI1RST_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_APB2RSTR_USART1RST_Pos</emphasis>   (14U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga49f18e05ca4a63d5b8fe937eb8613005">RCC_APB2RSTR_USART1RST_Msk</link>   (0x1UL &lt;&lt; RCC_APB2RSTR_USART1RST_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae7ae8e338b3b42ad037e9e5b6eeb2c41">RCC_APB2RSTR_USART1RST</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga49f18e05ca4a63d5b8fe937eb8613005">RCC_APB2RSTR_USART1RST_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_APB2RSTR_IOPERST_Pos</emphasis>   (6U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa7d5b8fe1bd62d4f8878c55c546d56f2">RCC_APB2RSTR_IOPERST_Msk</link>   (0x1UL &lt;&lt; RCC_APB2RSTR_IOPERST_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga881a72d9654ea036eabb104279b8d5e8">RCC_APB2RSTR_IOPERST</link>   <link linkend="_group___peripheral___registers___bits___definition_1gaa7d5b8fe1bd62d4f8878c55c546d56f2">RCC_APB2RSTR_IOPERST_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_APB1RSTR_TIM2RST_Pos</emphasis>   (0U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf4b0f4bc33ed5d6d5806e5074349bedb">RCC_APB1RSTR_TIM2RST_Msk</link>   (0x1UL &lt;&lt; RCC_APB1RSTR_TIM2RST_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga51ca4659706d0e00333d4abff049dc0d">RCC_APB1RSTR_TIM2RST</link>   <link linkend="_group___peripheral___registers___bits___definition_1gaf4b0f4bc33ed5d6d5806e5074349bedb">RCC_APB1RSTR_TIM2RST_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_APB1RSTR_TIM3RST_Pos</emphasis>   (1U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6f1a098d575d81ac443b3d6f837a09e1">RCC_APB1RSTR_TIM3RST_Msk</link>   (0x1UL &lt;&lt; RCC_APB1RSTR_TIM3RST_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8680c562fd372b494a160594525d7ce9">RCC_APB1RSTR_TIM3RST</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga6f1a098d575d81ac443b3d6f837a09e1">RCC_APB1RSTR_TIM3RST_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_APB1RSTR_WWDGRST_Pos</emphasis>   (11U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga919c04abb655aa94b244dcebbf647748">RCC_APB1RSTR_WWDGRST_Msk</link>   (0x1UL &lt;&lt; RCC_APB1RSTR_WWDGRST_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0d2591ac0655a8798f4c16cef97e6f94">RCC_APB1RSTR_WWDGRST</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga919c04abb655aa94b244dcebbf647748">RCC_APB1RSTR_WWDGRST_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_APB1RSTR_USART2RST_Pos</emphasis>   (17U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0beb24842078f8a070ba7f96ca579f43">RCC_APB1RSTR_USART2RST_Msk</link>   (0x1UL &lt;&lt; RCC_APB1RSTR_USART2RST_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga195c39f08384ca1fa13b53a31d65d0a5">RCC_APB1RSTR_USART2RST</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga0beb24842078f8a070ba7f96ca579f43">RCC_APB1RSTR_USART2RST_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_APB1RSTR_I2C1RST_Pos</emphasis>   (21U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga95fda0adab6e9d4daa6417c17d905214">RCC_APB1RSTR_I2C1RST_Msk</link>   (0x1UL &lt;&lt; RCC_APB1RSTR_I2C1RST_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gadcd25346a7d7b0009090adfbca899b93">RCC_APB1RSTR_I2C1RST</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga95fda0adab6e9d4daa6417c17d905214">RCC_APB1RSTR_I2C1RST_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_APB1RSTR_CAN1RST_Pos</emphasis>   (25U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga91aa2d3e18674c6f02c7112da9a2e30c">RCC_APB1RSTR_CAN1RST_Msk</link>   (0x1UL &lt;&lt; RCC_APB1RSTR_CAN1RST_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga23f9a8bfc02baedd992d13e489234242">RCC_APB1RSTR_CAN1RST</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga91aa2d3e18674c6f02c7112da9a2e30c">RCC_APB1RSTR_CAN1RST_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_APB1RSTR_BKPRST_Pos</emphasis>   (27U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3cc874892d9a40fe90a10ba587a2d103">RCC_APB1RSTR_BKPRST_Msk</link>   (0x1UL &lt;&lt; RCC_APB1RSTR_BKPRST_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3d90a520513e93163dd96058874ba7b0">RCC_APB1RSTR_BKPRST</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga3cc874892d9a40fe90a10ba587a2d103">RCC_APB1RSTR_BKPRST_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_APB1RSTR_PWRRST_Pos</emphasis>   (28U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabe9ed6c6cee6df40b16793fe7479ea7a">RCC_APB1RSTR_PWRRST_Msk</link>   (0x1UL &lt;&lt; RCC_APB1RSTR_PWRRST_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga274d8cb48f0e89831efabea66d64af2a">RCC_APB1RSTR_PWRRST</link>   <link linkend="_group___peripheral___registers___bits___definition_1gabe9ed6c6cee6df40b16793fe7479ea7a">RCC_APB1RSTR_PWRRST_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_APB1RSTR_TIM4RST_Pos</emphasis>   (2U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa1adc26ee7ca9aeb6316ca372633c95e">RCC_APB1RSTR_TIM4RST_Msk</link>   (0x1UL &lt;&lt; RCC_APB1RSTR_TIM4RST_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6a720364de988965b6d2f91ed6519570">RCC_APB1RSTR_TIM4RST</link>   <link linkend="_group___peripheral___registers___bits___definition_1gaa1adc26ee7ca9aeb6316ca372633c95e">RCC_APB1RSTR_TIM4RST_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_APB1RSTR_SPI2RST_Pos</emphasis>   (14U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae378c28cf590c56f5487bd92705d6d54">RCC_APB1RSTR_SPI2RST_Msk</link>   (0x1UL &lt;&lt; RCC_APB1RSTR_SPI2RST_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0a6289a35547cf0d5300706f9baa18ea">RCC_APB1RSTR_SPI2RST</link>   <link linkend="_group___peripheral___registers___bits___definition_1gae378c28cf590c56f5487bd92705d6d54">RCC_APB1RSTR_SPI2RST_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_APB1RSTR_USART3RST_Pos</emphasis>   (18U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaafe9da843ef3eb19c556b8eeed4e56bf">RCC_APB1RSTR_USART3RST_Msk</link>   (0x1UL &lt;&lt; RCC_APB1RSTR_USART3RST_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga766478ebdcbb647eb3f32962543bd194">RCC_APB1RSTR_USART3RST</link>   <link linkend="_group___peripheral___registers___bits___definition_1gaafe9da843ef3eb19c556b8eeed4e56bf">RCC_APB1RSTR_USART3RST_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_APB1RSTR_I2C2RST_Pos</emphasis>   (22U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga914a46fcb3b028610d9badb471c82bd3">RCC_APB1RSTR_I2C2RST_Msk</link>   (0x1UL &lt;&lt; RCC_APB1RSTR_I2C2RST_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga412d59407e5dad43cf8ae1ea6f8bc5c3">RCC_APB1RSTR_I2C2RST</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga914a46fcb3b028610d9badb471c82bd3">RCC_APB1RSTR_I2C2RST_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_APB1RSTR_USBRST_Pos</emphasis>   (23U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf411975dd1ae41f730652fdb39c1940c">RCC_APB1RSTR_USBRST_Msk</link>   (0x1UL &lt;&lt; RCC_APB1RSTR_USBRST_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga51baa4f973f66eb9781d690fa061f97f">RCC_APB1RSTR_USBRST</link>   <link linkend="_group___peripheral___registers___bits___definition_1gaf411975dd1ae41f730652fdb39c1940c">RCC_APB1RSTR_USBRST_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_AHBENR_DMA1EN_Pos</emphasis>   (0U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4f0587aa806e1f7f144d8e89390ca5b7">RCC_AHBENR_DMA1EN_Msk</link>   (0x1UL &lt;&lt; RCC_AHBENR_DMA1EN_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac8c3053f1ce37c9f643f0e31471927ea">RCC_AHBENR_DMA1EN</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga4f0587aa806e1f7f144d8e89390ca5b7">RCC_AHBENR_DMA1EN_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_AHBENR_SRAMEN_Pos</emphasis>   (2U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabcd256e51209c342f43825eb102c4eff">RCC_AHBENR_SRAMEN_Msk</link>   (0x1UL &lt;&lt; RCC_AHBENR_SRAMEN_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga295a704767cb94ee624cbc4dd4c4cd9a">RCC_AHBENR_SRAMEN</link>   <link linkend="_group___peripheral___registers___bits___definition_1gabcd256e51209c342f43825eb102c4eff">RCC_AHBENR_SRAMEN_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_AHBENR_FLITFEN_Pos</emphasis>   (4U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0265ba319e11b43218c1c676d5ad51b9">RCC_AHBENR_FLITFEN_Msk</link>   (0x1UL &lt;&lt; RCC_AHBENR_FLITFEN_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga67a12de126652d191a1bc2c114c3395a">RCC_AHBENR_FLITFEN</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga0265ba319e11b43218c1c676d5ad51b9">RCC_AHBENR_FLITFEN_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_AHBENR_CRCEN_Pos</emphasis>   (6U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad82a037ec42681f23b2d2e5148e6c3e0">RCC_AHBENR_CRCEN_Msk</link>   (0x1UL &lt;&lt; RCC_AHBENR_CRCEN_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gade3ee302bf659a2bfbf75e1a00630242">RCC_AHBENR_CRCEN</link>   <link linkend="_group___peripheral___registers___bits___definition_1gad82a037ec42681f23b2d2e5148e6c3e0">RCC_AHBENR_CRCEN_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_APB2ENR_AFIOEN_Pos</emphasis>   (0U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga866c1a2db1438e1e11ae01b8fbe91998">RCC_APB2ENR_AFIOEN_Msk</link>   (0x1UL &lt;&lt; RCC_APB2ENR_AFIOEN_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf67d9fc402ce254dd914525bee7361a6">RCC_APB2ENR_AFIOEN</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga866c1a2db1438e1e11ae01b8fbe91998">RCC_APB2ENR_AFIOEN_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_APB2ENR_IOPAEN_Pos</emphasis>   (2U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1dd52815fa4f8e5be60988edbd8dc816">RCC_APB2ENR_IOPAEN_Msk</link>   (0x1UL &lt;&lt; RCC_APB2ENR_IOPAEN_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad7b860fbeb386425bd7d4ef00ce17c27">RCC_APB2ENR_IOPAEN</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga1dd52815fa4f8e5be60988edbd8dc816">RCC_APB2ENR_IOPAEN_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_APB2ENR_IOPBEN_Pos</emphasis>   (3U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaaf5ec66ddf581682e54701e94cc64447">RCC_APB2ENR_IOPBEN_Msk</link>   (0x1UL &lt;&lt; RCC_APB2ENR_IOPBEN_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa9ba85777143e752841c2e6a6977deb9">RCC_APB2ENR_IOPBEN</link>   <link linkend="_group___peripheral___registers___bits___definition_1gaaf5ec66ddf581682e54701e94cc64447">RCC_APB2ENR_IOPBEN_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_APB2ENR_IOPCEN_Pos</emphasis>   (4U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad41a481831c91b281408f5ffb1ea432b">RCC_APB2ENR_IOPCEN_Msk</link>   (0x1UL &lt;&lt; RCC_APB2ENR_IOPCEN_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga443ef1518a62fa7ecee3f1386b545d8c">RCC_APB2ENR_IOPCEN</link>   <link linkend="_group___peripheral___registers___bits___definition_1gad41a481831c91b281408f5ffb1ea432b">RCC_APB2ENR_IOPCEN_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_APB2ENR_IOPDEN_Pos</emphasis>   (5U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga93c63cc515e4e510c23bd0b4a00b0d12">RCC_APB2ENR_IOPDEN_Msk</link>   (0x1UL &lt;&lt; RCC_APB2ENR_IOPDEN_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga778a0ac70714122cf143a6b7b275cc83">RCC_APB2ENR_IOPDEN</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga93c63cc515e4e510c23bd0b4a00b0d12">RCC_APB2ENR_IOPDEN_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_APB2ENR_ADC1EN_Pos</emphasis>   (9U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga11c50e2378b7a8d15c9a2eb89f561efe">RCC_APB2ENR_ADC1EN_Msk</link>   (0x1UL &lt;&lt; RCC_APB2ENR_ADC1EN_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga57b9f50cb96a2e4ceba37728b4a32a42">RCC_APB2ENR_ADC1EN</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga11c50e2378b7a8d15c9a2eb89f561efe">RCC_APB2ENR_ADC1EN_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_APB2ENR_ADC2EN_Pos</emphasis>   (10U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga55e486391860d774ac8613c6848b62de">RCC_APB2ENR_ADC2EN_Msk</link>   (0x1UL &lt;&lt; RCC_APB2ENR_ADC2EN_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga11a9732e1cef24f107e815caecdbb445">RCC_APB2ENR_ADC2EN</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga55e486391860d774ac8613c6848b62de">RCC_APB2ENR_ADC2EN_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_APB2ENR_TIM1EN_Pos</emphasis>   (11U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1216bf89d48094b55a4abcc859b037fa">RCC_APB2ENR_TIM1EN_Msk</link>   (0x1UL &lt;&lt; RCC_APB2ENR_TIM1EN_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga25852ad4ebc09edc724814de967816bc">RCC_APB2ENR_TIM1EN</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga1216bf89d48094b55a4abcc859b037fa">RCC_APB2ENR_TIM1EN_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_APB2ENR_SPI1EN_Pos</emphasis>   (12U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaefba87e52830d0d82cd94eb11089aa1b">RCC_APB2ENR_SPI1EN_Msk</link>   (0x1UL &lt;&lt; RCC_APB2ENR_SPI1EN_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae08a3510371b9234eb96369c91d3552f">RCC_APB2ENR_SPI1EN</link>   <link linkend="_group___peripheral___registers___bits___definition_1gaefba87e52830d0d82cd94eb11089aa1b">RCC_APB2ENR_SPI1EN_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_APB2ENR_USART1EN_Pos</emphasis>   (14U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6a185f9bf1e72599fc7d2e02716ee40b">RCC_APB2ENR_USART1EN_Msk</link>   (0x1UL &lt;&lt; RCC_APB2ENR_USART1EN_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4666bb90842e8134b32e6a34a0f165f3">RCC_APB2ENR_USART1EN</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga6a185f9bf1e72599fc7d2e02716ee40b">RCC_APB2ENR_USART1EN_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_APB2ENR_IOPEEN_Pos</emphasis>   (6U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad3ce36682f13ae9ff00113cb586b9df3">RCC_APB2ENR_IOPEEN_Msk</link>   (0x1UL &lt;&lt; RCC_APB2ENR_IOPEEN_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae6193d7181f2f19656f08d40182b6f9d">RCC_APB2ENR_IOPEEN</link>   <link linkend="_group___peripheral___registers___bits___definition_1gad3ce36682f13ae9ff00113cb586b9df3">RCC_APB2ENR_IOPEEN_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_APB1ENR_TIM2EN_Pos</emphasis>   (0U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7ed542e8a186c731ad3221c61b4aa81a">RCC_APB1ENR_TIM2EN_Msk</link>   (0x1UL &lt;&lt; RCC_APB1ENR_TIM2EN_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gacd3966a4d6ae47f06b3c095eaf26a610">RCC_APB1ENR_TIM2EN</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga7ed542e8a186c731ad3221c61b4aa81a">RCC_APB1ENR_TIM2EN_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_APB1ENR_TIM3EN_Pos</emphasis>   (1U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga39d58d377cd38e5685344b7d9a88ce1c">RCC_APB1ENR_TIM3EN_Msk</link>   (0x1UL &lt;&lt; RCC_APB1ENR_TIM3EN_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga75bfa33eb00ee30c6e22f7ceea464ac7">RCC_APB1ENR_TIM3EN</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga39d58d377cd38e5685344b7d9a88ce1c">RCC_APB1ENR_TIM3EN_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_APB1ENR_WWDGEN_Pos</emphasis>   (11U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga09ad274a2f953fdb7c7ce0e6d69e8798">RCC_APB1ENR_WWDGEN_Msk</link>   (0x1UL &lt;&lt; RCC_APB1ENR_WWDGEN_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf712b922ee776a972d2efa3da0ea4733">RCC_APB1ENR_WWDGEN</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga09ad274a2f953fdb7c7ce0e6d69e8798">RCC_APB1ENR_WWDGEN_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_APB1ENR_USART2EN_Pos</emphasis>   (17U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga510e179108a8914b0830b1ff30951caf">RCC_APB1ENR_USART2EN_Msk</link>   (0x1UL &lt;&lt; RCC_APB1ENR_USART2EN_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab840af4f735ec36419d61c7db3cfa00d">RCC_APB1ENR_USART2EN</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga510e179108a8914b0830b1ff30951caf">RCC_APB1ENR_USART2EN_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_APB1ENR_I2C1EN_Pos</emphasis>   (21U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2b2a4e92cb0eba09a147ee9770195eee">RCC_APB1ENR_I2C1EN_Msk</link>   (0x1UL &lt;&lt; RCC_APB1ENR_I2C1EN_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5ca3afe0c517702b2d1366b692c8db0e">RCC_APB1ENR_I2C1EN</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga2b2a4e92cb0eba09a147ee9770195eee">RCC_APB1ENR_I2C1EN_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_APB1ENR_CAN1EN_Pos</emphasis>   (25U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8adf13f0648b09c215dfd69d3ef933b5">RCC_APB1ENR_CAN1EN_Msk</link>   (0x1UL &lt;&lt; RCC_APB1ENR_CAN1EN_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga66b5172158cf0170d29091064ea63a29">RCC_APB1ENR_CAN1EN</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga8adf13f0648b09c215dfd69d3ef933b5">RCC_APB1ENR_CAN1EN_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_APB1ENR_BKPEN_Pos</emphasis>   (27U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5db52cc6e4f6e01f5811dec9847dfc95">RCC_APB1ENR_BKPEN_Msk</link>   (0x1UL &lt;&lt; RCC_APB1ENR_BKPEN_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad32a0efcb7062b8ffbf77865951d2a54">RCC_APB1ENR_BKPEN</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga5db52cc6e4f6e01f5811dec9847dfc95">RCC_APB1ENR_BKPEN_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_APB1ENR_PWREN_Pos</emphasis>   (28U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4ba08580eae539419497cdd62c530bad">RCC_APB1ENR_PWREN_Msk</link>   (0x1UL &lt;&lt; RCC_APB1ENR_PWREN_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5c19997ccd28464b80a7c3325da0ca60">RCC_APB1ENR_PWREN</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga4ba08580eae539419497cdd62c530bad">RCC_APB1ENR_PWREN_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_APB1ENR_TIM4EN_Pos</emphasis>   (2U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaef489da1fe7bd776d2fc27eb689fd9c4">RCC_APB1ENR_TIM4EN_Msk</link>   (0x1UL &lt;&lt; RCC_APB1ENR_TIM4EN_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad4fbbf6b1beeec92c7d80e9e05bd1461">RCC_APB1ENR_TIM4EN</link>   <link linkend="_group___peripheral___registers___bits___definition_1gaef489da1fe7bd776d2fc27eb689fd9c4">RCC_APB1ENR_TIM4EN_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_APB1ENR_SPI2EN_Pos</emphasis>   (14U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5fd0ff191b4b6253b499258e4625cc65">RCC_APB1ENR_SPI2EN_Msk</link>   (0x1UL &lt;&lt; RCC_APB1ENR_SPI2EN_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafdce64692c44bf95efbf2fed054e59be">RCC_APB1ENR_SPI2EN</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga5fd0ff191b4b6253b499258e4625cc65">RCC_APB1ENR_SPI2EN_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_APB1ENR_USART3EN_Pos</emphasis>   (18U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac98f52fa1ae42a405334a2cc84f993b2">RCC_APB1ENR_USART3EN_Msk</link>   (0x1UL &lt;&lt; RCC_APB1ENR_USART3EN_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8033e0312aea02ae7eb2d57da13e8298">RCC_APB1ENR_USART3EN</link>   <link linkend="_group___peripheral___registers___bits___definition_1gac98f52fa1ae42a405334a2cc84f993b2">RCC_APB1ENR_USART3EN_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_APB1ENR_I2C2EN_Pos</emphasis>   (22U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gadb344f4fbe0d1286860e8c47f73339ce">RCC_APB1ENR_I2C2EN_Msk</link>   (0x1UL &lt;&lt; RCC_APB1ENR_I2C2EN_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafd7d1c3c7dbe20aea87a694ae15840f6">RCC_APB1ENR_I2C2EN</link>   <link linkend="_group___peripheral___registers___bits___definition_1gadb344f4fbe0d1286860e8c47f73339ce">RCC_APB1ENR_I2C2EN_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_APB1ENR_USBEN_Pos</emphasis>   (23U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga99a0c352aef5c3d72339c965d137f06d">RCC_APB1ENR_USBEN_Msk</link>   (0x1UL &lt;&lt; RCC_APB1ENR_USBEN_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga563ec3f13e60adc91bc8741c5cc8184f">RCC_APB1ENR_USBEN</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga99a0c352aef5c3d72339c965d137f06d">RCC_APB1ENR_USBEN_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_BDCR_LSEON_Pos</emphasis>   (0U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga85556465021c4272f4788d52251b29f4">RCC_BDCR_LSEON_Msk</link>   (0x1UL &lt;&lt; RCC_BDCR_LSEON_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga00145f8814cb9a5b180d76499d97aead">RCC_BDCR_LSEON</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga85556465021c4272f4788d52251b29f4">RCC_BDCR_LSEON_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_BDCR_LSERDY_Pos</emphasis>   (1U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga35093bcccacfeda073a2fb815687549c">RCC_BDCR_LSERDY_Msk</link>   (0x1UL &lt;&lt; RCC_BDCR_LSERDY_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaafca81172ed857ce6b94582fcaada87c">RCC_BDCR_LSERDY</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga35093bcccacfeda073a2fb815687549c">RCC_BDCR_LSERDY_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_BDCR_LSEBYP_Pos</emphasis>   (2U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7e5eba5220ddabddf14901a8d44abaf2">RCC_BDCR_LSEBYP_Msk</link>   (0x1UL &lt;&lt; RCC_BDCR_LSEBYP_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga542dffd7f8dc4da5401b54d822a22af0">RCC_BDCR_LSEBYP</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga7e5eba5220ddabddf14901a8d44abaf2">RCC_BDCR_LSEBYP_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_BDCR_RTCSEL_Pos</emphasis>   (8U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga57377b1880634589201dfe8887287e0e">RCC_BDCR_RTCSEL_Msk</link>   (0x3UL &lt;&lt; RCC_BDCR_RTCSEL_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabe30dbd38f6456990ee641648bc05d40">RCC_BDCR_RTCSEL</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga57377b1880634589201dfe8887287e0e">RCC_BDCR_RTCSEL_Msk</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6701d58e40e4c16e9be49436fcbe23d0">RCC_BDCR_RTCSEL_0</link>   (0x1UL &lt;&lt; RCC_BDCR_RTCSEL_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaac4e378027f3293ec520ed6d18c633f4">RCC_BDCR_RTCSEL_1</link>   (0x2UL &lt;&lt; RCC_BDCR_RTCSEL_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf9c65ae31ae9175346857b1ace10645c">RCC_BDCR_RTCSEL_NOCLOCK</link>   0x00000000U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga07f6cd2e581dabf6d442145603033205">RCC_BDCR_RTCSEL_LSE</link>   0x00000100U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga66773d3ffb98fb0c7a72e39a224f1cfd">RCC_BDCR_RTCSEL_LSI</link>   0x00000200U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac9db61bfa161573b4225c147d4ea0c3e">RCC_BDCR_RTCSEL_HSE</link>   0x00000300U</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_BDCR_RTCEN_Pos</emphasis>   (15U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad4b2e482dc6f5c75861f08de8057d1e2">RCC_BDCR_RTCEN_Msk</link>   (0x1UL &lt;&lt; RCC_BDCR_RTCEN_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga79ea6f2df75f09b17df9582037ed6a53">RCC_BDCR_RTCEN</link>   <link linkend="_group___peripheral___registers___bits___definition_1gad4b2e482dc6f5c75861f08de8057d1e2">RCC_BDCR_RTCEN_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_BDCR_BDRST_Pos</emphasis>   (16U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0a3b3c81018daa0d5b80480a86bc7a17">RCC_BDCR_BDRST_Msk</link>   (0x1UL &lt;&lt; RCC_BDCR_BDRST_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2b85b3ab656dfa2809b15e6e530c17a2">RCC_BDCR_BDRST</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga0a3b3c81018daa0d5b80480a86bc7a17">RCC_BDCR_BDRST_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_CSR_LSION_Pos</emphasis>   (0U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabe63b332158f8886948205ff9edcf248">RCC_CSR_LSION_Msk</link>   (0x1UL &lt;&lt; RCC_CSR_LSION_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga803cbf97bda1ebaf9afee2a3c9f0851b">RCC_CSR_LSION</link>   <link linkend="_group___peripheral___registers___bits___definition_1gabe63b332158f8886948205ff9edcf248">RCC_CSR_LSION_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_CSR_LSIRDY_Pos</emphasis>   (1U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga49a5c93576efd3e5d284351db6125373">RCC_CSR_LSIRDY_Msk</link>   (0x1UL &lt;&lt; RCC_CSR_LSIRDY_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab569110e757aee573ebf9ad80812e8bb">RCC_CSR_LSIRDY</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga49a5c93576efd3e5d284351db6125373">RCC_CSR_LSIRDY_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_CSR_RMVF_Pos</emphasis>   (24U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga82a7f8a2897bcc1313d58389fc18ad4c">RCC_CSR_RMVF_Msk</link>   (0x1UL &lt;&lt; RCC_CSR_RMVF_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafc26c5996b14005a70afbeaa29aae716">RCC_CSR_RMVF</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga82a7f8a2897bcc1313d58389fc18ad4c">RCC_CSR_RMVF_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_CSR_PINRSTF_Pos</emphasis>   (26U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga13e888e00c5b2226b70179c6c69b77a6">RCC_CSR_PINRSTF_Msk</link>   (0x1UL &lt;&lt; RCC_CSR_PINRSTF_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4e26d2902d11e638cd0b702332f53ab1">RCC_CSR_PINRSTF</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga13e888e00c5b2226b70179c6c69b77a6">RCC_CSR_PINRSTF_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_CSR_PORRSTF_Pos</emphasis>   (27U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6ea00bd02372ecbc60c5fa71a37dc8dd">RCC_CSR_PORRSTF_Msk</link>   (0x1UL &lt;&lt; RCC_CSR_PORRSTF_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga837e2d7e2395ac45ebe2aea95ecde9bf">RCC_CSR_PORRSTF</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga6ea00bd02372ecbc60c5fa71a37dc8dd">RCC_CSR_PORRSTF_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_CSR_SFTRSTF_Pos</emphasis>   (28U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7217efb6cbdb6fbf39721fe496249225">RCC_CSR_SFTRSTF_Msk</link>   (0x1UL &lt;&lt; RCC_CSR_SFTRSTF_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga16e89534934436ee8958440882b71e6f">RCC_CSR_SFTRSTF</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga7217efb6cbdb6fbf39721fe496249225">RCC_CSR_SFTRSTF_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_CSR_IWDGRSTF_Pos</emphasis>   (29U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabb81cb1777e6e846b6199b64132bcb97">RCC_CSR_IWDGRSTF_Msk</link>   (0x1UL &lt;&lt; RCC_CSR_IWDGRSTF_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga22a7079ba87dd7acd5ed7fe7b704e85f">RCC_CSR_IWDGRSTF</link>   <link linkend="_group___peripheral___registers___bits___definition_1gabb81cb1777e6e846b6199b64132bcb97">RCC_CSR_IWDGRSTF_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_CSR_WWDGRSTF_Pos</emphasis>   (30U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6d9afc0a5d27d08ef63dde9f0a39514d">RCC_CSR_WWDGRSTF_Msk</link>   (0x1UL &lt;&lt; RCC_CSR_WWDGRSTF_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gacabd7bbde7e78c9c8f5fd46e34771826">RCC_CSR_WWDGRSTF</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga6d9afc0a5d27d08ef63dde9f0a39514d">RCC_CSR_WWDGRSTF_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_CSR_LPWRRSTF_Pos</emphasis>   (31U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8b42e835fb77d45779cdf4d22a0ea22a">RCC_CSR_LPWRRSTF_Msk</link>   (0x1UL &lt;&lt; RCC_CSR_LPWRRSTF_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga675455250b91f125d52f5d347c2c0fbf">RCC_CSR_LPWRRSTF</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga8b42e835fb77d45779cdf4d22a0ea22a">RCC_CSR_LPWRRSTF_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_CRL_MODE_Pos</emphasis>   (0U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6fa2e5bf263c8b736f8b35321646d82d">GPIO_CRL_MODE_Msk</link>   (0x33333333UL &lt;&lt; GPIO_CRL_MODE_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga423aaaebb1846603eaf2b91f7d2b9fa1">GPIO_CRL_MODE</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga6fa2e5bf263c8b736f8b35321646d82d">GPIO_CRL_MODE_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_CRL_MODE0_Pos</emphasis>   (0U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga132fabfaea805979edf71f385110b718">GPIO_CRL_MODE0_Msk</link>   (0x3UL &lt;&lt; GPIO_CRL_MODE0_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2cdd3f5cad389fbe7c96458fb115035b">GPIO_CRL_MODE0</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga132fabfaea805979edf71f385110b718">GPIO_CRL_MODE0_Msk</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1facefbe58e0198f424d1e4487af72f6">GPIO_CRL_MODE0_0</link>   (0x1UL &lt;&lt; GPIO_CRL_MODE0_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8e03107c8dbdeb512d612bb52d88014e">GPIO_CRL_MODE0_1</link>   (0x2UL &lt;&lt; GPIO_CRL_MODE0_Pos)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_CRL_MODE1_Pos</emphasis>   (4U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaff7c74b810f2500360f05aa54bcf0e4c">GPIO_CRL_MODE1_Msk</link>   (0x3UL &lt;&lt; GPIO_CRL_MODE1_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3ba5b9f5ed5a0ed429893f9cf0425328">GPIO_CRL_MODE1</link>   <link linkend="_group___peripheral___registers___bits___definition_1gaff7c74b810f2500360f05aa54bcf0e4c">GPIO_CRL_MODE1_Msk</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae58972b411ad8d1f9ac4de980bde84d6">GPIO_CRL_MODE1_0</link>   (0x1UL &lt;&lt; GPIO_CRL_MODE1_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga321825c44a1d436fa483fdf363791ebc">GPIO_CRL_MODE1_1</link>   (0x2UL &lt;&lt; GPIO_CRL_MODE1_Pos)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_CRL_MODE2_Pos</emphasis>   (8U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab2c8c11d16ac55d957734990a53658a1">GPIO_CRL_MODE2_Msk</link>   (0x3UL &lt;&lt; GPIO_CRL_MODE2_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga97a6c37c1f5fc8e89ae2cb017c4f545b">GPIO_CRL_MODE2</link>   <link linkend="_group___peripheral___registers___bits___definition_1gab2c8c11d16ac55d957734990a53658a1">GPIO_CRL_MODE2_Msk</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1acdc817f1d3a0ceedbe13f4ce625a2d">GPIO_CRL_MODE2_0</link>   (0x1UL &lt;&lt; GPIO_CRL_MODE2_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5ed274efc4fbcb5a6b9e733fc23f6343">GPIO_CRL_MODE2_1</link>   (0x2UL &lt;&lt; GPIO_CRL_MODE2_Pos)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_CRL_MODE3_Pos</emphasis>   (12U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad4428b5434fb5348cadd1f1fa4cc8dd2">GPIO_CRL_MODE3_Msk</link>   (0x3UL &lt;&lt; GPIO_CRL_MODE3_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac4f6e7d1dcc681e79e3ec70f3c13dff7">GPIO_CRL_MODE3</link>   <link linkend="_group___peripheral___registers___bits___definition_1gad4428b5434fb5348cadd1f1fa4cc8dd2">GPIO_CRL_MODE3_Msk</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7894b794fc3568954dcd0bf4ce97f291">GPIO_CRL_MODE3_0</link>   (0x1UL &lt;&lt; GPIO_CRL_MODE3_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae2e0d4d691512704d52c9a4d94921a37">GPIO_CRL_MODE3_1</link>   (0x2UL &lt;&lt; GPIO_CRL_MODE3_Pos)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_CRL_MODE4_Pos</emphasis>   (16U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0072858a88bdc67d3fdfc1997191f080">GPIO_CRL_MODE4_Msk</link>   (0x3UL &lt;&lt; GPIO_CRL_MODE4_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga88c0d876b6305cbf60ec6b3add96658b">GPIO_CRL_MODE4</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga0072858a88bdc67d3fdfc1997191f080">GPIO_CRL_MODE4_Msk</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae110cd4ac6cc9ad00eec9089ab08a43e">GPIO_CRL_MODE4_0</link>   (0x1UL &lt;&lt; GPIO_CRL_MODE4_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga78534f019846a3c2a541c346798a480b">GPIO_CRL_MODE4_1</link>   (0x2UL &lt;&lt; GPIO_CRL_MODE4_Pos)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_CRL_MODE5_Pos</emphasis>   (20U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf0d1dee3e39614ca647c80bf553fa706">GPIO_CRL_MODE5_Msk</link>   (0x3UL &lt;&lt; GPIO_CRL_MODE5_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6baa7197a06e539323e0d551a19500d9">GPIO_CRL_MODE5</link>   <link linkend="_group___peripheral___registers___bits___definition_1gaf0d1dee3e39614ca647c80bf553fa706">GPIO_CRL_MODE5_Msk</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4264ac5999e94bb3807ea2078fa2b7a6">GPIO_CRL_MODE5_0</link>   (0x1UL &lt;&lt; GPIO_CRL_MODE5_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga13de7f1f4a2b6db8afc28785e30d32c7">GPIO_CRL_MODE5_1</link>   (0x2UL &lt;&lt; GPIO_CRL_MODE5_Pos)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_CRL_MODE6_Pos</emphasis>   (24U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab1e952d61b2edd4145727ad12dcb86d5">GPIO_CRL_MODE6_Msk</link>   (0x3UL &lt;&lt; GPIO_CRL_MODE6_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4b353c5507b6cc8575a89a4f445dafd6">GPIO_CRL_MODE6</link>   <link linkend="_group___peripheral___registers___bits___definition_1gab1e952d61b2edd4145727ad12dcb86d5">GPIO_CRL_MODE6_Msk</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaeda9df54fcfbcb8ee978785b08b0b0e6">GPIO_CRL_MODE6_0</link>   (0x1UL &lt;&lt; GPIO_CRL_MODE6_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9c5ba2cfc5febb76210d8cc10a815cd0">GPIO_CRL_MODE6_1</link>   (0x2UL &lt;&lt; GPIO_CRL_MODE6_Pos)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_CRL_MODE7_Pos</emphasis>   (28U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga75ec386c59ac0fec4c1a1ba4baab76f7">GPIO_CRL_MODE7_Msk</link>   (0x3UL &lt;&lt; GPIO_CRL_MODE7_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9050a4d57b9ed8190d730a98bdf4d3f1">GPIO_CRL_MODE7</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga75ec386c59ac0fec4c1a1ba4baab76f7">GPIO_CRL_MODE7_Msk</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga441dd58c2652fdd2787c827165a7f052">GPIO_CRL_MODE7_0</link>   (0x1UL &lt;&lt; GPIO_CRL_MODE7_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae043168c37d4a1c133a9da8cdd94080e">GPIO_CRL_MODE7_1</link>   (0x2UL &lt;&lt; GPIO_CRL_MODE7_Pos)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_CRL_CNF_Pos</emphasis>   (2U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabc88618f3328133e78e317e4db4313c9">GPIO_CRL_CNF_Msk</link>   (0x33333333UL &lt;&lt; GPIO_CRL_CNF_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4b71e50e58307256aad81040c855f66c">GPIO_CRL_CNF</link>   <link linkend="_group___peripheral___registers___bits___definition_1gabc88618f3328133e78e317e4db4313c9">GPIO_CRL_CNF_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_CRL_CNF0_Pos</emphasis>   (2U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabc9cbd19c91a1068a1f74c2540e71eb7">GPIO_CRL_CNF0_Msk</link>   (0x3UL &lt;&lt; GPIO_CRL_CNF0_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga58c66290c450d7078597125c0e127903">GPIO_CRL_CNF0</link>   <link linkend="_group___peripheral___registers___bits___definition_1gabc9cbd19c91a1068a1f74c2540e71eb7">GPIO_CRL_CNF0_Msk</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0bf8a6e162d564a0f69b580d417acae8">GPIO_CRL_CNF0_0</link>   (0x1UL &lt;&lt; GPIO_CRL_CNF0_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5291190c37de6ae57e06e8586a393a59">GPIO_CRL_CNF0_1</link>   (0x2UL &lt;&lt; GPIO_CRL_CNF0_Pos)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_CRL_CNF1_Pos</emphasis>   (6U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad251c6d089c1d071debb47c6cdc26fe1">GPIO_CRL_CNF1_Msk</link>   (0x3UL &lt;&lt; GPIO_CRL_CNF1_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf9ca2d3a0f7587608aba569acde3317b">GPIO_CRL_CNF1</link>   <link linkend="_group___peripheral___registers___bits___definition_1gad251c6d089c1d071debb47c6cdc26fe1">GPIO_CRL_CNF1_Msk</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7a3173c39ee01b0389024f8612469cf2">GPIO_CRL_CNF1_0</link>   (0x1UL &lt;&lt; GPIO_CRL_CNF1_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga32d35220984bf84c5eaae064e3defc3a">GPIO_CRL_CNF1_1</link>   (0x2UL &lt;&lt; GPIO_CRL_CNF1_Pos)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_CRL_CNF2_Pos</emphasis>   (10U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9e6bf2530a5ae3624f31c26014cad8ac">GPIO_CRL_CNF2_Msk</link>   (0x3UL &lt;&lt; GPIO_CRL_CNF2_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga63db6056280880a85b6103195d6d43ac">GPIO_CRL_CNF2</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga9e6bf2530a5ae3624f31c26014cad8ac">GPIO_CRL_CNF2_Msk</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad5a2a2770e852c94f4b75c4ca0e6a89e">GPIO_CRL_CNF2_0</link>   (0x1UL &lt;&lt; GPIO_CRL_CNF2_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaae7c1604bc9d187e8d339385b6be7c05">GPIO_CRL_CNF2_1</link>   (0x2UL &lt;&lt; GPIO_CRL_CNF2_Pos)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_CRL_CNF3_Pos</emphasis>   (14U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga72b9064fc9213ebb914f6834f7e07486">GPIO_CRL_CNF3_Msk</link>   (0x3UL &lt;&lt; GPIO_CRL_CNF3_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5b201ed339a417f4a6b16c75ad473ff2">GPIO_CRL_CNF3</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga72b9064fc9213ebb914f6834f7e07486">GPIO_CRL_CNF3_Msk</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab8ee38d349593c64ca11c3b901289fd6">GPIO_CRL_CNF3_0</link>   (0x1UL &lt;&lt; GPIO_CRL_CNF3_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3fc2aa63cf9d1e41e90e83686efac0be">GPIO_CRL_CNF3_1</link>   (0x2UL &lt;&lt; GPIO_CRL_CNF3_Pos)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_CRL_CNF4_Pos</emphasis>   (18U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa5c2061f18c8cc445431cd9acd930e64">GPIO_CRL_CNF4_Msk</link>   (0x3UL &lt;&lt; GPIO_CRL_CNF4_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad2ae25542ecc928b5be2efa02cb65a7d">GPIO_CRL_CNF4</link>   <link linkend="_group___peripheral___registers___bits___definition_1gaa5c2061f18c8cc445431cd9acd930e64">GPIO_CRL_CNF4_Msk</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7c8e19f954197c54c587df29aad5047e">GPIO_CRL_CNF4_0</link>   (0x1UL &lt;&lt; GPIO_CRL_CNF4_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6cabe5a2a5ee896d7abf4471d48b4591">GPIO_CRL_CNF4_1</link>   (0x2UL &lt;&lt; GPIO_CRL_CNF4_Pos)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_CRL_CNF5_Pos</emphasis>   (22U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae9de481861cc382ed41ccd508ed2f7f2">GPIO_CRL_CNF5_Msk</link>   (0x3UL &lt;&lt; GPIO_CRL_CNF5_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga36bc3cc93deb6d6223f5868e73b70115">GPIO_CRL_CNF5</link>   <link linkend="_group___peripheral___registers___bits___definition_1gae9de481861cc382ed41ccd508ed2f7f2">GPIO_CRL_CNF5_Msk</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad5aa19ce2af8682762cccaa141ec2949">GPIO_CRL_CNF5_0</link>   (0x1UL &lt;&lt; GPIO_CRL_CNF5_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gadae9d028c9c08feab521de69344ef2bb">GPIO_CRL_CNF5_1</link>   (0x2UL &lt;&lt; GPIO_CRL_CNF5_Pos)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_CRL_CNF6_Pos</emphasis>   (26U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf07c89b8ef1ad0a1425f2718be658186">GPIO_CRL_CNF6_Msk</link>   (0x3UL &lt;&lt; GPIO_CRL_CNF6_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab14aa5957aba048d58b8eecf7afd331a">GPIO_CRL_CNF6</link>   <link linkend="_group___peripheral___registers___bits___definition_1gaf07c89b8ef1ad0a1425f2718be658186">GPIO_CRL_CNF6_Msk</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga363316a6d179a6b19f7742e6e976f30c">GPIO_CRL_CNF6_0</link>   (0x1UL &lt;&lt; GPIO_CRL_CNF6_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0b03c0d4a3e05113f0e9315bffd522f6">GPIO_CRL_CNF6_1</link>   (0x2UL &lt;&lt; GPIO_CRL_CNF6_Pos)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_CRL_CNF7_Pos</emphasis>   (30U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3d2e936450936c4ee9b528447e8dc55d">GPIO_CRL_CNF7_Msk</link>   (0x3UL &lt;&lt; GPIO_CRL_CNF7_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7ce116816638e3ef36b5a94e2fad38dd">GPIO_CRL_CNF7</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga3d2e936450936c4ee9b528447e8dc55d">GPIO_CRL_CNF7_Msk</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab9a0556440a284e54f5d6f94e4fabed6">GPIO_CRL_CNF7_0</link>   (0x1UL &lt;&lt; GPIO_CRL_CNF7_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabb42794f5eb4dfef4df5bb9e73275347">GPIO_CRL_CNF7_1</link>   (0x2UL &lt;&lt; GPIO_CRL_CNF7_Pos)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_CRH_MODE_Pos</emphasis>   (0U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaef1599423c6a60c3f5c6995f8a753e8d">GPIO_CRH_MODE_Msk</link>   (0x33333333UL &lt;&lt; GPIO_CRH_MODE_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac114257ba9f8d812b8a18da30e4b9e07">GPIO_CRH_MODE</link>   <link linkend="_group___peripheral___registers___bits___definition_1gaef1599423c6a60c3f5c6995f8a753e8d">GPIO_CRH_MODE_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_CRH_MODE8_Pos</emphasis>   (0U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3b60cef78d0e834f4d7c2a599a098d23">GPIO_CRH_MODE8_Msk</link>   (0x3UL &lt;&lt; GPIO_CRH_MODE8_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga989e5974697fe08359d1bcd9f76624a1">GPIO_CRH_MODE8</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga3b60cef78d0e834f4d7c2a599a098d23">GPIO_CRH_MODE8_Msk</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga52b1bd12a10cafb51a9e4090f2826b78">GPIO_CRH_MODE8_0</link>   (0x1UL &lt;&lt; GPIO_CRH_MODE8_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3756f19dcfb0be9f377d1335b716d8b6">GPIO_CRH_MODE8_1</link>   (0x2UL &lt;&lt; GPIO_CRH_MODE8_Pos)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_CRH_MODE9_Pos</emphasis>   (4U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3a24cf280346fb4973ddaece098cb1fa">GPIO_CRH_MODE9_Msk</link>   (0x3UL &lt;&lt; GPIO_CRH_MODE9_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga950066b5b6fc68f7373bbcdd70ed28e1">GPIO_CRH_MODE9</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga3a24cf280346fb4973ddaece098cb1fa">GPIO_CRH_MODE9_Msk</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9bd8c2c6db28e9905cb7a9b8798e7b56">GPIO_CRH_MODE9_0</link>   (0x1UL &lt;&lt; GPIO_CRH_MODE9_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7ea120b509cb127a36ccd5658b1f88b1">GPIO_CRH_MODE9_1</link>   (0x2UL &lt;&lt; GPIO_CRH_MODE9_Pos)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_CRH_MODE10_Pos</emphasis>   (8U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaad6f7aa6467359cc8b3623c14094000c">GPIO_CRH_MODE10_Msk</link>   (0x3UL &lt;&lt; GPIO_CRH_MODE10_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1ac3791e8f42fa3d53d9d0f122feb76b">GPIO_CRH_MODE10</link>   <link linkend="_group___peripheral___registers___bits___definition_1gaad6f7aa6467359cc8b3623c14094000c">GPIO_CRH_MODE10_Msk</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad0ffaef25716156e25dc268af778969a">GPIO_CRH_MODE10_0</link>   (0x1UL &lt;&lt; GPIO_CRH_MODE10_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga331c724df71676215d0090c9123628cd">GPIO_CRH_MODE10_1</link>   (0x2UL &lt;&lt; GPIO_CRH_MODE10_Pos)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_CRH_MODE11_Pos</emphasis>   (12U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga02f84ab16e815b1a3714a136a2459ebf">GPIO_CRH_MODE11_Msk</link>   (0x3UL &lt;&lt; GPIO_CRH_MODE11_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae99de91066740ee08d4a1f1e5bd3ee69">GPIO_CRH_MODE11</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga02f84ab16e815b1a3714a136a2459ebf">GPIO_CRH_MODE11_Msk</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5933c89958d25223e8b88b00a4dc522a">GPIO_CRH_MODE11_0</link>   (0x1UL &lt;&lt; GPIO_CRH_MODE11_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga52a6803a7c23e649416cb25942e0d113">GPIO_CRH_MODE11_1</link>   (0x2UL &lt;&lt; GPIO_CRH_MODE11_Pos)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_CRH_MODE12_Pos</emphasis>   (16U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7ecd2c2ef115659f898991b98baa4616">GPIO_CRH_MODE12_Msk</link>   (0x3UL &lt;&lt; GPIO_CRH_MODE12_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9282af7b7fa56285cc805784ba0126dd">GPIO_CRH_MODE12</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga7ecd2c2ef115659f898991b98baa4616">GPIO_CRH_MODE12_Msk</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga20adb71ffdd8dad9f2ae2b1e42b4809c">GPIO_CRH_MODE12_0</link>   (0x1UL &lt;&lt; GPIO_CRH_MODE12_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6fd15ab3ae38aa1ad96c6361c5c24531">GPIO_CRH_MODE12_1</link>   (0x2UL &lt;&lt; GPIO_CRH_MODE12_Pos)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_CRH_MODE13_Pos</emphasis>   (20U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf901581d2167f43d915499b73710510e">GPIO_CRH_MODE13_Msk</link>   (0x3UL &lt;&lt; GPIO_CRH_MODE13_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4b20c047a004488b23e24d581935146c">GPIO_CRH_MODE13</link>   <link linkend="_group___peripheral___registers___bits___definition_1gaf901581d2167f43d915499b73710510e">GPIO_CRH_MODE13_Msk</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabcd514c53d9095c26b47e5206b734c24">GPIO_CRH_MODE13_0</link>   (0x1UL &lt;&lt; GPIO_CRH_MODE13_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8a07c5b52a5caa565c8eb8988c2f5b9c">GPIO_CRH_MODE13_1</link>   (0x2UL &lt;&lt; GPIO_CRH_MODE13_Pos)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_CRH_MODE14_Pos</emphasis>   (24U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0368c081247da0e3a02cc9cc125b0c6c">GPIO_CRH_MODE14_Msk</link>   (0x3UL &lt;&lt; GPIO_CRH_MODE14_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga167bc46193971870fa4f3717f04e8299">GPIO_CRH_MODE14</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga0368c081247da0e3a02cc9cc125b0c6c">GPIO_CRH_MODE14_Msk</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac343dc334e140a60b4e46332c733336b">GPIO_CRH_MODE14_0</link>   (0x1UL &lt;&lt; GPIO_CRH_MODE14_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga15154111d901547358f87c767958e3a2">GPIO_CRH_MODE14_1</link>   (0x2UL &lt;&lt; GPIO_CRH_MODE14_Pos)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_CRH_MODE15_Pos</emphasis>   (28U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8c3b037913676040dd9157a9c36ec07c">GPIO_CRH_MODE15_Msk</link>   (0x3UL &lt;&lt; GPIO_CRH_MODE15_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafa7713e0cfe0e94c8435e4a537e77f14">GPIO_CRH_MODE15</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga8c3b037913676040dd9157a9c36ec07c">GPIO_CRH_MODE15_Msk</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0f79bf2c41499678dcba5a72eb4183e1">GPIO_CRH_MODE15_0</link>   (0x1UL &lt;&lt; GPIO_CRH_MODE15_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaebad3a6ac2874e7cd38cba27369da7d8">GPIO_CRH_MODE15_1</link>   (0x2UL &lt;&lt; GPIO_CRH_MODE15_Pos)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_CRH_CNF_Pos</emphasis>   (2U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad05e15957a91d6c54b7c8e6d92b80c0d">GPIO_CRH_CNF_Msk</link>   (0x33333333UL &lt;&lt; GPIO_CRH_CNF_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga59019c41cf8244eab80bb023686c68a2">GPIO_CRH_CNF</link>   <link linkend="_group___peripheral___registers___bits___definition_1gad05e15957a91d6c54b7c8e6d92b80c0d">GPIO_CRH_CNF_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_CRH_CNF8_Pos</emphasis>   (2U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4c8e0d0b5cfcde1dad4e273064817a12">GPIO_CRH_CNF8_Msk</link>   (0x3UL &lt;&lt; GPIO_CRH_CNF8_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gace87ab29a8ba8aa75ed31f2482d93a16">GPIO_CRH_CNF8</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga4c8e0d0b5cfcde1dad4e273064817a12">GPIO_CRH_CNF8_Msk</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga76f35602ac8a9be36425faf6d68ecafb">GPIO_CRH_CNF8_0</link>   (0x1UL &lt;&lt; GPIO_CRH_CNF8_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5e200a5a3b500ef22782e2a6267a2a63">GPIO_CRH_CNF8_1</link>   (0x2UL &lt;&lt; GPIO_CRH_CNF8_Pos)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_CRH_CNF9_Pos</emphasis>   (6U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae278a9ce06ae29dc98a2b3900f95f9b5">GPIO_CRH_CNF9_Msk</link>   (0x3UL &lt;&lt; GPIO_CRH_CNF9_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa1884160084a2e83912cdd1ef9ee8378">GPIO_CRH_CNF9</link>   <link linkend="_group___peripheral___registers___bits___definition_1gae278a9ce06ae29dc98a2b3900f95f9b5">GPIO_CRH_CNF9_Msk</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac8152db5db71a40d79ae2a01cc826f9d">GPIO_CRH_CNF9_0</link>   (0x1UL &lt;&lt; GPIO_CRH_CNF9_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4db7c6d54edcef8a714417c426966ad0">GPIO_CRH_CNF9_1</link>   (0x2UL &lt;&lt; GPIO_CRH_CNF9_Pos)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_CRH_CNF10_Pos</emphasis>   (10U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf7ad1816e395fa0f8f768da657b58dfa">GPIO_CRH_CNF10_Msk</link>   (0x3UL &lt;&lt; GPIO_CRH_CNF10_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafd9d14adc37b5e47c9c62f2ad7f5d800">GPIO_CRH_CNF10</link>   <link linkend="_group___peripheral___registers___bits___definition_1gaf7ad1816e395fa0f8f768da657b58dfa">GPIO_CRH_CNF10_Msk</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga36572f76f92f081a7353689019c560fb">GPIO_CRH_CNF10_0</link>   (0x1UL &lt;&lt; GPIO_CRH_CNF10_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1878a0c7076953418f89ef3986eefa4a">GPIO_CRH_CNF10_1</link>   (0x2UL &lt;&lt; GPIO_CRH_CNF10_Pos)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_CRH_CNF11_Pos</emphasis>   (14U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac58bb8bc1d900adb6de7a6bd0a7d3d4e">GPIO_CRH_CNF11_Msk</link>   (0x3UL &lt;&lt; GPIO_CRH_CNF11_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafdda3fcbd9a508bdfc2133bca746a563">GPIO_CRH_CNF11</link>   <link linkend="_group___peripheral___registers___bits___definition_1gac58bb8bc1d900adb6de7a6bd0a7d3d4e">GPIO_CRH_CNF11_Msk</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4b4db43bf530fbc40071bc55afdb8a12">GPIO_CRH_CNF11_0</link>   (0x1UL &lt;&lt; GPIO_CRH_CNF11_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga611063f86356e4bb141166e9714d09a6">GPIO_CRH_CNF11_1</link>   (0x2UL &lt;&lt; GPIO_CRH_CNF11_Pos)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_CRH_CNF12_Pos</emphasis>   (18U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga14a1d0c066b3a72410dbd6c3c884bf7a">GPIO_CRH_CNF12_Msk</link>   (0x3UL &lt;&lt; GPIO_CRH_CNF12_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7df966bbe464e265539646deca04f936">GPIO_CRH_CNF12</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga14a1d0c066b3a72410dbd6c3c884bf7a">GPIO_CRH_CNF12_Msk</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa088520031f81f5d31377a438154160b">GPIO_CRH_CNF12_0</link>   (0x1UL &lt;&lt; GPIO_CRH_CNF12_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga96f2bdaf714b96bb2ff0fca5828ad328">GPIO_CRH_CNF12_1</link>   (0x2UL &lt;&lt; GPIO_CRH_CNF12_Pos)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_CRH_CNF13_Pos</emphasis>   (22U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac31b390c4f5eb8e02f2140ea21166167">GPIO_CRH_CNF13_Msk</link>   (0x3UL &lt;&lt; GPIO_CRH_CNF13_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaeaf717ae90411d43f184214af6ba48c1">GPIO_CRH_CNF13</link>   <link linkend="_group___peripheral___registers___bits___definition_1gac31b390c4f5eb8e02f2140ea21166167">GPIO_CRH_CNF13_Msk</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafd4f7c84833863dc528f4ebfdf2033ee">GPIO_CRH_CNF13_0</link>   (0x1UL &lt;&lt; GPIO_CRH_CNF13_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4087c56a3b179f61cb2bb207236bbc0e">GPIO_CRH_CNF13_1</link>   (0x2UL &lt;&lt; GPIO_CRH_CNF13_Pos)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_CRH_CNF14_Pos</emphasis>   (26U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2c896de2a0cd1869c72358e5d2443ba1">GPIO_CRH_CNF14_Msk</link>   (0x3UL &lt;&lt; GPIO_CRH_CNF14_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga675b06b78f03c59517257ed709d0714a">GPIO_CRH_CNF14</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga2c896de2a0cd1869c72358e5d2443ba1">GPIO_CRH_CNF14_Msk</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa9c3bc0232af0e0ae1e4146320048109">GPIO_CRH_CNF14_0</link>   (0x1UL &lt;&lt; GPIO_CRH_CNF14_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga39b7deb9a6f017ac1f554dae003c3d6b">GPIO_CRH_CNF14_1</link>   (0x2UL &lt;&lt; GPIO_CRH_CNF14_Pos)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_CRH_CNF15_Pos</emphasis>   (30U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga260d1ea031d666d3c1bc468341cde94e">GPIO_CRH_CNF15_Msk</link>   (0x3UL &lt;&lt; GPIO_CRH_CNF15_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga778bedf9e530d780496a427f3f7239a9">GPIO_CRH_CNF15</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga260d1ea031d666d3c1bc468341cde94e">GPIO_CRH_CNF15_Msk</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga76f6ebf102a5788df027573b13a6438c">GPIO_CRH_CNF15_0</link>   (0x1UL &lt;&lt; GPIO_CRH_CNF15_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafd696e9e854d83886aa713bcad9fcf8d">GPIO_CRH_CNF15_1</link>   (0x2UL &lt;&lt; GPIO_CRH_CNF15_Pos)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_IDR_IDR0_Pos</emphasis>   (0U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7c6126890b5aeab8cbbd2eef3ed02d2b">GPIO_IDR_IDR0_Msk</link>   (0x1UL &lt;&lt; GPIO_IDR_IDR0_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac7a850e3aa5c1543380ef3ac4136cc11">GPIO_IDR_IDR0</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga7c6126890b5aeab8cbbd2eef3ed02d2b">GPIO_IDR_IDR0_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_IDR_IDR1_Pos</emphasis>   (1U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gacb44a930b5d50f7997cffd82bab2cefd">GPIO_IDR_IDR1_Msk</link>   (0x1UL &lt;&lt; GPIO_IDR_IDR1_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaba8fd128cd05bfd794c8cdcde0881019">GPIO_IDR_IDR1</link>   <link linkend="_group___peripheral___registers___bits___definition_1gacb44a930b5d50f7997cffd82bab2cefd">GPIO_IDR_IDR1_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_IDR_IDR2_Pos</emphasis>   (2U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga90f1d49ead39291678771a4728a90c87">GPIO_IDR_IDR2_Msk</link>   (0x1UL &lt;&lt; GPIO_IDR_IDR2_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae9784fabf7bbd2ebdb5f7e2630234fb4">GPIO_IDR_IDR2</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga90f1d49ead39291678771a4728a90c87">GPIO_IDR_IDR2_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_IDR_IDR3_Pos</emphasis>   (3U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1e7990d25f3c1fe3794a656f3e79f912">GPIO_IDR_IDR3_Msk</link>   (0x1UL &lt;&lt; GPIO_IDR_IDR3_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0a6d373ac7af05410cfbc4d35d996ca8">GPIO_IDR_IDR3</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga1e7990d25f3c1fe3794a656f3e79f912">GPIO_IDR_IDR3_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_IDR_IDR4_Pos</emphasis>   (4U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga55b79c9f6762dd52a8bbca66922eb467">GPIO_IDR_IDR4_Msk</link>   (0x1UL &lt;&lt; GPIO_IDR_IDR4_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga478dccec7de2abcbd927ed6923ef32c7">GPIO_IDR_IDR4</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga55b79c9f6762dd52a8bbca66922eb467">GPIO_IDR_IDR4_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_IDR_IDR5_Pos</emphasis>   (5U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga998a7e17867940e973831507a2354d20">GPIO_IDR_IDR5_Msk</link>   (0x1UL &lt;&lt; GPIO_IDR_IDR5_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac20a373bc5a5869e3ce5c87a26cc5c26">GPIO_IDR_IDR5</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga998a7e17867940e973831507a2354d20">GPIO_IDR_IDR5_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_IDR_IDR6_Pos</emphasis>   (6U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gacdb240233ede91721760e31577fd1720">GPIO_IDR_IDR6_Msk</link>   (0x1UL &lt;&lt; GPIO_IDR_IDR6_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9c647c0fa98de3db7abe16149e56b912">GPIO_IDR_IDR6</link>   <link linkend="_group___peripheral___registers___bits___definition_1gacdb240233ede91721760e31577fd1720">GPIO_IDR_IDR6_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_IDR_IDR7_Pos</emphasis>   (7U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gacb0f666318cd340a247610bed05ae4d9">GPIO_IDR_IDR7_Msk</link>   (0x1UL &lt;&lt; GPIO_IDR_IDR7_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga21781c5e4e74462c4d48b0619f3735f2">GPIO_IDR_IDR7</link>   <link linkend="_group___peripheral___registers___bits___definition_1gacb0f666318cd340a247610bed05ae4d9">GPIO_IDR_IDR7_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_IDR_IDR8_Pos</emphasis>   (8U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac96f8870df831c7e52214579960d2e76">GPIO_IDR_IDR8_Msk</link>   (0x1UL &lt;&lt; GPIO_IDR_IDR8_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae6cd32d3b32f70f4d0e7a7635fb22969">GPIO_IDR_IDR8</link>   <link linkend="_group___peripheral___registers___bits___definition_1gac96f8870df831c7e52214579960d2e76">GPIO_IDR_IDR8_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_IDR_IDR9_Pos</emphasis>   (9U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5811b3901a07d5c0dd82eba9d77a4776">GPIO_IDR_IDR9_Msk</link>   (0x1UL &lt;&lt; GPIO_IDR_IDR9_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2c804c5fca2b891e63c691872c440253">GPIO_IDR_IDR9</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga5811b3901a07d5c0dd82eba9d77a4776">GPIO_IDR_IDR9_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_IDR_IDR10_Pos</emphasis>   (10U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga17c9d55aebfe3018e4a1e2de436288cc">GPIO_IDR_IDR10_Msk</link>   (0x1UL &lt;&lt; GPIO_IDR_IDR10_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa7d58438899588f2a4eeeb7d1f9607d9">GPIO_IDR_IDR10</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga17c9d55aebfe3018e4a1e2de436288cc">GPIO_IDR_IDR10_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_IDR_IDR11_Pos</emphasis>   (11U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga433546dec84034ba065ac52d74bb6fbd">GPIO_IDR_IDR11_Msk</link>   (0x1UL &lt;&lt; GPIO_IDR_IDR11_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4b8c6e2fcd0bf5b5284008e1b4d72fb8">GPIO_IDR_IDR11</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga433546dec84034ba065ac52d74bb6fbd">GPIO_IDR_IDR11_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_IDR_IDR12_Pos</emphasis>   (12U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae16949cae6f855c65a5e04c7216d3444">GPIO_IDR_IDR12_Msk</link>   (0x1UL &lt;&lt; GPIO_IDR_IDR12_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga56777a4d0c73a16970b2b7d7ca7dda18">GPIO_IDR_IDR12</link>   <link linkend="_group___peripheral___registers___bits___definition_1gae16949cae6f855c65a5e04c7216d3444">GPIO_IDR_IDR12_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_IDR_IDR13_Pos</emphasis>   (13U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4cbffeef66cdaae344155eaeca70320a">GPIO_IDR_IDR13_Msk</link>   (0x1UL &lt;&lt; GPIO_IDR_IDR13_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga45d488afaf42e3a447b274f73486ad00">GPIO_IDR_IDR13</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga4cbffeef66cdaae344155eaeca70320a">GPIO_IDR_IDR13_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_IDR_IDR14_Pos</emphasis>   (14U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1564a630ba876dd42e7c2fee4bc966b5">GPIO_IDR_IDR14_Msk</link>   (0x1UL &lt;&lt; GPIO_IDR_IDR14_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga811118b05ed3aff70264813823a69851">GPIO_IDR_IDR14</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga1564a630ba876dd42e7c2fee4bc966b5">GPIO_IDR_IDR14_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_IDR_IDR15_Pos</emphasis>   (15U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaccfc347ff1a3d4e3cc02aa998c4808c2">GPIO_IDR_IDR15_Msk</link>   (0x1UL &lt;&lt; GPIO_IDR_IDR15_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabccccbeaa1672daedf0837b60dfd5b45">GPIO_IDR_IDR15</link>   <link linkend="_group___peripheral___registers___bits___definition_1gaccfc347ff1a3d4e3cc02aa998c4808c2">GPIO_IDR_IDR15_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_ODR_ODR0_Pos</emphasis>   (0U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga86832854a0820703fc8453d01251a7e9">GPIO_ODR_ODR0_Msk</link>   (0x1UL &lt;&lt; GPIO_ODR_ODR0_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3fdb4b0764d21e748916ea683a9c2d51">GPIO_ODR_ODR0</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga86832854a0820703fc8453d01251a7e9">GPIO_ODR_ODR0_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_ODR_ODR1_Pos</emphasis>   (1U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga56e28fdd05c04844d619ced2811eab9c">GPIO_ODR_ODR1_Msk</link>   (0x1UL &lt;&lt; GPIO_ODR_ODR1_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga410ccbcd45e0c2a52f4785bf931f447e">GPIO_ODR_ODR1</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga56e28fdd05c04844d619ced2811eab9c">GPIO_ODR_ODR1_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_ODR_ODR2_Pos</emphasis>   (2U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab557c6ed90e11ad9d8e22581fca7b2fa">GPIO_ODR_ODR2_Msk</link>   (0x1UL &lt;&lt; GPIO_ODR_ODR2_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa7065029983e1d4b3e5d29c39c806fcb">GPIO_ODR_ODR2</link>   <link linkend="_group___peripheral___registers___bits___definition_1gab557c6ed90e11ad9d8e22581fca7b2fa">GPIO_ODR_ODR2_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_ODR_ODR3_Pos</emphasis>   (3U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga552ca3821965f6b84b2d7cc30bfd5c6e">GPIO_ODR_ODR3_Msk</link>   (0x1UL &lt;&lt; GPIO_ODR_ODR3_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae76bac33647c09342ce6aa992546f7a2">GPIO_ODR_ODR3</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga552ca3821965f6b84b2d7cc30bfd5c6e">GPIO_ODR_ODR3_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_ODR_ODR4_Pos</emphasis>   (4U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga50ffcbaebd619ee9544caeeb53a10cf5">GPIO_ODR_ODR4_Msk</link>   (0x1UL &lt;&lt; GPIO_ODR_ODR4_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafa23bde84b70b480e5348394cee5d8f2">GPIO_ODR_ODR4</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga50ffcbaebd619ee9544caeeb53a10cf5">GPIO_ODR_ODR4_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_ODR_ODR5_Pos</emphasis>   (5U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga88baea9566892905b1e7d6a8fc56d72b">GPIO_ODR_ODR5_Msk</link>   (0x1UL &lt;&lt; GPIO_ODR_ODR5_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad3a874859723b3e8fe7ce1a68afa9afd">GPIO_ODR_ODR5</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga88baea9566892905b1e7d6a8fc56d72b">GPIO_ODR_ODR5_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_ODR_ODR6_Pos</emphasis>   (6U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7969bba3f76136a4eb36b93c3c57a2ac">GPIO_ODR_ODR6_Msk</link>   (0x1UL &lt;&lt; GPIO_ODR_ODR6_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga00ae0b0c4bc32f9b21b1bc1cea174230">GPIO_ODR_ODR6</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga7969bba3f76136a4eb36b93c3c57a2ac">GPIO_ODR_ODR6_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_ODR_ODR7_Pos</emphasis>   (7U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae15455f87ddc270adf3a4c78a86914a9">GPIO_ODR_ODR7_Msk</link>   (0x1UL &lt;&lt; GPIO_ODR_ODR7_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga12b634cee6d6e10f6cf464e28e164b3c">GPIO_ODR_ODR7</link>   <link linkend="_group___peripheral___registers___bits___definition_1gae15455f87ddc270adf3a4c78a86914a9">GPIO_ODR_ODR7_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_ODR_ODR8_Pos</emphasis>   (8U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab5d88e5b90d62123c58c7f6184333dbb">GPIO_ODR_ODR8_Msk</link>   (0x1UL &lt;&lt; GPIO_ODR_ODR8_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9280b6d2fc7b12bd6fe91e82b9feb377">GPIO_ODR_ODR8</link>   <link linkend="_group___peripheral___registers___bits___definition_1gab5d88e5b90d62123c58c7f6184333dbb">GPIO_ODR_ODR8_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_ODR_ODR9_Pos</emphasis>   (9U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3ca64313254328a88f0a939729a157da">GPIO_ODR_ODR9_Msk</link>   (0x1UL &lt;&lt; GPIO_ODR_ODR9_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2ec739eff617930cb7c60ef7aab6ba58">GPIO_ODR_ODR9</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga3ca64313254328a88f0a939729a157da">GPIO_ODR_ODR9_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_ODR_ODR10_Pos</emphasis>   (10U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga92fa96d774e0fee675cdf4a5e1dba053">GPIO_ODR_ODR10_Msk</link>   (0x1UL &lt;&lt; GPIO_ODR_ODR10_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab32f8a517f25bcae7b60330523ff878a">GPIO_ODR_ODR10</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga92fa96d774e0fee675cdf4a5e1dba053">GPIO_ODR_ODR10_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_ODR_ODR11_Pos</emphasis>   (11U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga65e00ad1fd7023f5da6d9f45f463ddde">GPIO_ODR_ODR11_Msk</link>   (0x1UL &lt;&lt; GPIO_ODR_ODR11_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3133087355e6c2f73db21065f74b8254">GPIO_ODR_ODR11</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga65e00ad1fd7023f5da6d9f45f463ddde">GPIO_ODR_ODR11_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_ODR_ODR12_Pos</emphasis>   (12U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3616189c6f0cdfe32c697f1214f50374">GPIO_ODR_ODR12_Msk</link>   (0x1UL &lt;&lt; GPIO_ODR_ODR12_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf62ec1e54fb8b76bd2f31aa4c32852f0">GPIO_ODR_ODR12</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga3616189c6f0cdfe32c697f1214f50374">GPIO_ODR_ODR12_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_ODR_ODR13_Pos</emphasis>   (13U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga11f2a74b034ad616b93d5047532b6252">GPIO_ODR_ODR13_Msk</link>   (0x1UL &lt;&lt; GPIO_ODR_ODR13_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae15416db0d5f54d03e101d7a84bafd0d">GPIO_ODR_ODR13</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga11f2a74b034ad616b93d5047532b6252">GPIO_ODR_ODR13_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_ODR_ODR14_Pos</emphasis>   (14U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9d89c4fa2adcfc544b3774527e1d929f">GPIO_ODR_ODR14_Msk</link>   (0x1UL &lt;&lt; GPIO_ODR_ODR14_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga93c550f614a85b6f7889559010c4f0b3">GPIO_ODR_ODR14</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga9d89c4fa2adcfc544b3774527e1d929f">GPIO_ODR_ODR14_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_ODR_ODR15_Pos</emphasis>   (15U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6fbe6b159f923428c70d4ae0c28999b0">GPIO_ODR_ODR15_Msk</link>   (0x1UL &lt;&lt; GPIO_ODR_ODR15_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf788434fb27537f1a3f508b1cedbfbab">GPIO_ODR_ODR15</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga6fbe6b159f923428c70d4ae0c28999b0">GPIO_ODR_ODR15_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_BSRR_BS0_Pos</emphasis>   (0U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga758aadb3c036759a162542216f98fcbc">GPIO_BSRR_BS0_Msk</link>   (0x1UL &lt;&lt; GPIO_BSRR_BS0_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4bdfbe2a618de42c420de923b2f8507d">GPIO_BSRR_BS0</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga758aadb3c036759a162542216f98fcbc">GPIO_BSRR_BS0_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_BSRR_BS1_Pos</emphasis>   (1U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga875bc62855425da548fa2f68d3be0f49">GPIO_BSRR_BS1_Msk</link>   (0x1UL &lt;&lt; GPIO_BSRR_BS1_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga316604d9223fee0c0591b58bd42b5f51">GPIO_BSRR_BS1</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga875bc62855425da548fa2f68d3be0f49">GPIO_BSRR_BS1_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_BSRR_BS2_Pos</emphasis>   (2U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf0d718587115b4b07190c9ade21789ac">GPIO_BSRR_BS2_Msk</link>   (0x1UL &lt;&lt; GPIO_BSRR_BS2_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gacc89617a25217236b94eec1fd93891cb">GPIO_BSRR_BS2</link>   <link linkend="_group___peripheral___registers___bits___definition_1gaf0d718587115b4b07190c9ade21789ac">GPIO_BSRR_BS2_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_BSRR_BS3_Pos</emphasis>   (3U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab8d8114b4db83d01096d0337750d3099">GPIO_BSRR_BS3_Msk</link>   (0x1UL &lt;&lt; GPIO_BSRR_BS3_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga79e5ac9ace2d797ecfcc3d633c7ca52f">GPIO_BSRR_BS3</link>   <link linkend="_group___peripheral___registers___bits___definition_1gab8d8114b4db83d01096d0337750d3099">GPIO_BSRR_BS3_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_BSRR_BS4_Pos</emphasis>   (4U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0331d270ba3fe6bad1f3353ed09194bf">GPIO_BSRR_BS4_Msk</link>   (0x1UL &lt;&lt; GPIO_BSRR_BS4_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga692f3966c5260fd55f3bb09829f69e75">GPIO_BSRR_BS4</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga0331d270ba3fe6bad1f3353ed09194bf">GPIO_BSRR_BS4_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_BSRR_BS5_Pos</emphasis>   (5U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga502f44e296cddc2c4099ab7e7e9b11d8">GPIO_BSRR_BS5_Msk</link>   (0x1UL &lt;&lt; GPIO_BSRR_BS5_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5ea824455e136eee60ec17f42dabab0b">GPIO_BSRR_BS5</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga502f44e296cddc2c4099ab7e7e9b11d8">GPIO_BSRR_BS5_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_BSRR_BS6_Pos</emphasis>   (6U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab8d6a22635cfd41987e341af34b87a63">GPIO_BSRR_BS6_Msk</link>   (0x1UL &lt;&lt; GPIO_BSRR_BS6_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga69b3333e39824fde00bc36b181de3929">GPIO_BSRR_BS6</link>   <link linkend="_group___peripheral___registers___bits___definition_1gab8d6a22635cfd41987e341af34b87a63">GPIO_BSRR_BS6_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_BSRR_BS7_Pos</emphasis>   (7U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga635b08b445669748e8fadbcb0d2481e6">GPIO_BSRR_BS7_Msk</link>   (0x1UL &lt;&lt; GPIO_BSRR_BS7_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf9836771d1c021b9b7350fd3c3d544b0">GPIO_BSRR_BS7</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga635b08b445669748e8fadbcb0d2481e6">GPIO_BSRR_BS7_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_BSRR_BS8_Pos</emphasis>   (8U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga765d016146d30e6112499598959a948a">GPIO_BSRR_BS8_Msk</link>   (0x1UL &lt;&lt; GPIO_BSRR_BS8_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2c295b6482aa91ef51198e570166f60f">GPIO_BSRR_BS8</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga765d016146d30e6112499598959a948a">GPIO_BSRR_BS8_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_BSRR_BS9_Pos</emphasis>   (9U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5e1f12d75678bb5d295b8f77d5db15a0">GPIO_BSRR_BS9_Msk</link>   (0x1UL &lt;&lt; GPIO_BSRR_BS9_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga49258fbb201ec8e332b248bbd0370b07">GPIO_BSRR_BS9</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga5e1f12d75678bb5d295b8f77d5db15a0">GPIO_BSRR_BS9_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_BSRR_BS10_Pos</emphasis>   (10U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2a8f9979581623c5ee8a3b16be563cd1">GPIO_BSRR_BS10_Msk</link>   (0x1UL &lt;&lt; GPIO_BSRR_BS10_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gadbe42933da56edaa62f89d6fb5093b32">GPIO_BSRR_BS10</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga2a8f9979581623c5ee8a3b16be563cd1">GPIO_BSRR_BS10_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_BSRR_BS11_Pos</emphasis>   (11U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5d224601eb9ec2476451efe136693769">GPIO_BSRR_BS11_Msk</link>   (0x1UL &lt;&lt; GPIO_BSRR_BS11_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga71b06aba868da67827335c823cde772c">GPIO_BSRR_BS11</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga5d224601eb9ec2476451efe136693769">GPIO_BSRR_BS11_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_BSRR_BS12_Pos</emphasis>   (12U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8cc01661d2dec2e9dd4b02528e271393">GPIO_BSRR_BS12_Msk</link>   (0x1UL &lt;&lt; GPIO_BSRR_BS12_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga34dec3bc91096fccb3339f2d6d181846">GPIO_BSRR_BS12</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga8cc01661d2dec2e9dd4b02528e271393">GPIO_BSRR_BS12_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_BSRR_BS13_Pos</emphasis>   (13U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaed57c94725261a35387ef04c9675cdbe">GPIO_BSRR_BS13_Msk</link>   (0x1UL &lt;&lt; GPIO_BSRR_BS13_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1ea853befe5a2a238f0e0fe5d6c41b9c">GPIO_BSRR_BS13</link>   <link linkend="_group___peripheral___registers___bits___definition_1gaed57c94725261a35387ef04c9675cdbe">GPIO_BSRR_BS13_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_BSRR_BS14_Pos</emphasis>   (14U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaeaaedec226989e8048f5cbde2de6c1c5">GPIO_BSRR_BS14_Msk</link>   (0x1UL &lt;&lt; GPIO_BSRR_BS14_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga24e32d8f8af43a171ed1a4c7eb202d17">GPIO_BSRR_BS14</link>   <link linkend="_group___peripheral___registers___bits___definition_1gaeaaedec226989e8048f5cbde2de6c1c5">GPIO_BSRR_BS14_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_BSRR_BS15_Pos</emphasis>   (15U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab40b26153e5c50ae45ebc6deb06cc0fb">GPIO_BSRR_BS15_Msk</link>   (0x1UL &lt;&lt; GPIO_BSRR_BS15_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad8427fb5c9074e51fbf27480a6a65a80">GPIO_BSRR_BS15</link>   <link linkend="_group___peripheral___registers___bits___definition_1gab40b26153e5c50ae45ebc6deb06cc0fb">GPIO_BSRR_BS15_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_BSRR_BR0_Pos</emphasis>   (16U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac6ca69cbc7e23bf313dda10288ce21f5">GPIO_BSRR_BR0_Msk</link>   (0x1UL &lt;&lt; GPIO_BSRR_BR0_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga44316fb208a551d63550ab435a65faaf">GPIO_BSRR_BR0</link>   <link linkend="_group___peripheral___registers___bits___definition_1gac6ca69cbc7e23bf313dda10288ce21f5">GPIO_BSRR_BR0_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_BSRR_BR1_Pos</emphasis>   (17U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac9890be2a151b0b31119eba03b36b9df">GPIO_BSRR_BR1_Msk</link>   (0x1UL &lt;&lt; GPIO_BSRR_BR1_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga855ce6a1019d453bd1fbe9f61b5531b8">GPIO_BSRR_BR1</link>   <link linkend="_group___peripheral___registers___bits___definition_1gac9890be2a151b0b31119eba03b36b9df">GPIO_BSRR_BR1_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_BSRR_BR2_Pos</emphasis>   (18U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaca8d1db9b985749bcdcc4f83d80e25b1">GPIO_BSRR_BR2_Msk</link>   (0x1UL &lt;&lt; GPIO_BSRR_BR2_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7ac2103861a8ab0c8c8fed5e3bf7db0a">GPIO_BSRR_BR2</link>   <link linkend="_group___peripheral___registers___bits___definition_1gaca8d1db9b985749bcdcc4f83d80e25b1">GPIO_BSRR_BR2_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_BSRR_BR3_Pos</emphasis>   (19U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad7045c8361aeed94f72ed591c604d1f1">GPIO_BSRR_BR3_Msk</link>   (0x1UL &lt;&lt; GPIO_BSRR_BR3_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf256a26094e33026f7f575f04d0e05c9">GPIO_BSRR_BR3</link>   <link linkend="_group___peripheral___registers___bits___definition_1gad7045c8361aeed94f72ed591c604d1f1">GPIO_BSRR_BR3_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_BSRR_BR4_Pos</emphasis>   (20U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga94341de3b04731a0df5c530c572dad7f">GPIO_BSRR_BR4_Msk</link>   (0x1UL &lt;&lt; GPIO_BSRR_BR4_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac84f66118397bb661ad9edfdd50432f0">GPIO_BSRR_BR4</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga94341de3b04731a0df5c530c572dad7f">GPIO_BSRR_BR4_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_BSRR_BR5_Pos</emphasis>   (21U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4d366ba8f09d9211e25c5e76b56a91af">GPIO_BSRR_BR5_Msk</link>   (0x1UL &lt;&lt; GPIO_BSRR_BR5_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga09a777f006ef68641e80110f20117a8d">GPIO_BSRR_BR5</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga4d366ba8f09d9211e25c5e76b56a91af">GPIO_BSRR_BR5_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_BSRR_BR6_Pos</emphasis>   (22U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga354a942cded8f779316613b5a73b71ad">GPIO_BSRR_BR6_Msk</link>   (0x1UL &lt;&lt; GPIO_BSRR_BR6_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8695c8bfcc32bda2806805339db1e8ce">GPIO_BSRR_BR6</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga354a942cded8f779316613b5a73b71ad">GPIO_BSRR_BR6_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_BSRR_BR7_Pos</emphasis>   (23U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6b90d1d54ad1a0def096663cfe9cbd74">GPIO_BSRR_BR7_Msk</link>   (0x1UL &lt;&lt; GPIO_BSRR_BR7_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaba577e8f2650976f219ad7ad93244f8a">GPIO_BSRR_BR7</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga6b90d1d54ad1a0def096663cfe9cbd74">GPIO_BSRR_BR7_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_BSRR_BR8_Pos</emphasis>   (24U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5460b708647c1a9f742c0ff0d5bcb17b">GPIO_BSRR_BR8_Msk</link>   (0x1UL &lt;&lt; GPIO_BSRR_BR8_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaaedbc146cc7659d51bc5f472d3a405ee">GPIO_BSRR_BR8</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga5460b708647c1a9f742c0ff0d5bcb17b">GPIO_BSRR_BR8_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_BSRR_BR9_Pos</emphasis>   (25U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4aa6d3943ec6a8d96dd855f436ab8e19">GPIO_BSRR_BR9_Msk</link>   (0x1UL &lt;&lt; GPIO_BSRR_BR9_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa3e0c779115c59cb98e021ede5605df3">GPIO_BSRR_BR9</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga4aa6d3943ec6a8d96dd855f436ab8e19">GPIO_BSRR_BR9_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_BSRR_BR10_Pos</emphasis>   (26U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae3f93f6e94ae0d842e5b0cda9ba6a1cd">GPIO_BSRR_BR10_Msk</link>   (0x1UL &lt;&lt; GPIO_BSRR_BR10_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga98581ac23be9f4fa003686d2ea523a81">GPIO_BSRR_BR10</link>   <link linkend="_group___peripheral___registers___bits___definition_1gae3f93f6e94ae0d842e5b0cda9ba6a1cd">GPIO_BSRR_BR10_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_BSRR_BR11_Pos</emphasis>   (27U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9f483f67fbc5614c010aa147e9ce6b3f">GPIO_BSRR_BR11_Msk</link>   (0x1UL &lt;&lt; GPIO_BSRR_BR11_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gacedacd6c3e840a8172269cac3dbb550b">GPIO_BSRR_BR11</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga9f483f67fbc5614c010aa147e9ce6b3f">GPIO_BSRR_BR11_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_BSRR_BR12_Pos</emphasis>   (28U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa10f5ee9aeb2eefb25fd195e472c0de8">GPIO_BSRR_BR12_Msk</link>   (0x1UL &lt;&lt; GPIO_BSRR_BR12_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4622e78de418b59cd4199928801b6958">GPIO_BSRR_BR12</link>   <link linkend="_group___peripheral___registers___bits___definition_1gaa10f5ee9aeb2eefb25fd195e472c0de8">GPIO_BSRR_BR12_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_BSRR_BR13_Pos</emphasis>   (29U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7d000805bb6f4ad68ec73159df771422">GPIO_BSRR_BR13_Msk</link>   (0x1UL &lt;&lt; GPIO_BSRR_BR13_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga292c1d0172620e0454ccc36f91f0c6ea">GPIO_BSRR_BR13</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga7d000805bb6f4ad68ec73159df771422">GPIO_BSRR_BR13_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_BSRR_BR14_Pos</emphasis>   (30U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1ad1816ec382b6ef6e952cef1408933f">GPIO_BSRR_BR14_Msk</link>   (0x1UL &lt;&lt; GPIO_BSRR_BR14_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga32477ac5ab4f5c7257ca332bb691b7cf">GPIO_BSRR_BR14</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga1ad1816ec382b6ef6e952cef1408933f">GPIO_BSRR_BR14_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_BSRR_BR15_Pos</emphasis>   (31U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf8c00dff452eea9a285e36a81c5abd79">GPIO_BSRR_BR15_Msk</link>   (0x1UL &lt;&lt; GPIO_BSRR_BR15_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3c6d612adeaae9b26d0ea4af74ffe1cd">GPIO_BSRR_BR15</link>   <link linkend="_group___peripheral___registers___bits___definition_1gaf8c00dff452eea9a285e36a81c5abd79">GPIO_BSRR_BR15_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_BRR_BR0_Pos</emphasis>   (0U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab8094099cbec15df24976405da11376f">GPIO_BRR_BR0_Msk</link>   (0x1UL &lt;&lt; GPIO_BRR_BR0_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad8acd11feb4223a7ca438effb3d926fc">GPIO_BRR_BR0</link>   <link linkend="_group___peripheral___registers___bits___definition_1gab8094099cbec15df24976405da11376f">GPIO_BRR_BR0_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_BRR_BR1_Pos</emphasis>   (1U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad742debac1d7e18afd61fda41eda1454">GPIO_BRR_BR1_Msk</link>   (0x1UL &lt;&lt; GPIO_BRR_BR1_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga68f94e96c502467ad528983494cb6645">GPIO_BRR_BR1</link>   <link linkend="_group___peripheral___registers___bits___definition_1gad742debac1d7e18afd61fda41eda1454">GPIO_BRR_BR1_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_BRR_BR2_Pos</emphasis>   (2U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga91d9b343fe4038316557b5665ad90895">GPIO_BRR_BR2_Msk</link>   (0x1UL &lt;&lt; GPIO_BRR_BR2_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaeebe4dddede0f14e00885b70c09bbd09">GPIO_BRR_BR2</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga91d9b343fe4038316557b5665ad90895">GPIO_BRR_BR2_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_BRR_BR3_Pos</emphasis>   (3U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga59b86cdd805087a6aa27886a1c8f3f64">GPIO_BRR_BR3_Msk</link>   (0x1UL &lt;&lt; GPIO_BRR_BR3_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga95b3047fcdfe9269f5a94b6412ec6a3c">GPIO_BRR_BR3</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga59b86cdd805087a6aa27886a1c8f3f64">GPIO_BRR_BR3_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_BRR_BR4_Pos</emphasis>   (4U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga84709afb9f2b311db9916987f5b62803">GPIO_BRR_BR4_Msk</link>   (0x1UL &lt;&lt; GPIO_BRR_BR4_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8fc7d79f0103f892f8c3a87d8038525a">GPIO_BRR_BR4</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga84709afb9f2b311db9916987f5b62803">GPIO_BRR_BR4_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_BRR_BR5_Pos</emphasis>   (5U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga50fd21ca329283e8f79675f8195d6a7e">GPIO_BRR_BR5_Msk</link>   (0x1UL &lt;&lt; GPIO_BRR_BR5_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6cc7663eaa1496185041af93b4ff808b">GPIO_BRR_BR5</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga50fd21ca329283e8f79675f8195d6a7e">GPIO_BRR_BR5_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_BRR_BR6_Pos</emphasis>   (6U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae29f8525d511f39db8b6ac9efbae9ecc">GPIO_BRR_BR6_Msk</link>   (0x1UL &lt;&lt; GPIO_BRR_BR6_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafa84d5cb9d0a0a945389ad0fef07eb2a">GPIO_BRR_BR6</link>   <link linkend="_group___peripheral___registers___bits___definition_1gae29f8525d511f39db8b6ac9efbae9ecc">GPIO_BRR_BR6_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_BRR_BR7_Pos</emphasis>   (7U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae40c636136e51fffad265559938cb9f0">GPIO_BRR_BR7_Msk</link>   (0x1UL &lt;&lt; GPIO_BRR_BR7_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5110afe1f5bda4fde7983b447ce162c4">GPIO_BRR_BR7</link>   <link linkend="_group___peripheral___registers___bits___definition_1gae40c636136e51fffad265559938cb9f0">GPIO_BRR_BR7_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_BRR_BR8_Pos</emphasis>   (8U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab9cd1191844e03a1aa271bd08e608e77">GPIO_BRR_BR8_Msk</link>   (0x1UL &lt;&lt; GPIO_BRR_BR8_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae1560a3457fcec47c6f1871cf225557e">GPIO_BRR_BR8</link>   <link linkend="_group___peripheral___registers___bits___definition_1gab9cd1191844e03a1aa271bd08e608e77">GPIO_BRR_BR8_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_BRR_BR9_Pos</emphasis>   (9U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0621db455e4164529a8e632bb413055d">GPIO_BRR_BR9_Msk</link>   (0x1UL &lt;&lt; GPIO_BRR_BR9_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga248ac798aa8fdd42573fa6ff4762ba58">GPIO_BRR_BR9</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga0621db455e4164529a8e632bb413055d">GPIO_BRR_BR9_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_BRR_BR10_Pos</emphasis>   (10U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga079add3e90617726dd8748c74abaf023">GPIO_BRR_BR10_Msk</link>   (0x1UL &lt;&lt; GPIO_BRR_BR10_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8fe20398333e9f7e5c247e0bcfcd1d31">GPIO_BRR_BR10</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga079add3e90617726dd8748c74abaf023">GPIO_BRR_BR10_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_BRR_BR11_Pos</emphasis>   (11U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaad2be9a16fb6670ebb3492795bf6866a">GPIO_BRR_BR11_Msk</link>   (0x1UL &lt;&lt; GPIO_BRR_BR11_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac65c4bf495800254168edce220f12294">GPIO_BRR_BR11</link>   <link linkend="_group___peripheral___registers___bits___definition_1gaad2be9a16fb6670ebb3492795bf6866a">GPIO_BRR_BR11_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_BRR_BR12_Pos</emphasis>   (12U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaed3507b082d551500536f8c0c3929dca">GPIO_BRR_BR12_Msk</link>   (0x1UL &lt;&lt; GPIO_BRR_BR12_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga443c4943581f7590d706b183fb47250e">GPIO_BRR_BR12</link>   <link linkend="_group___peripheral___registers___bits___definition_1gaed3507b082d551500536f8c0c3929dca">GPIO_BRR_BR12_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_BRR_BR13_Pos</emphasis>   (13U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga53217d2a5609f35d6b029a5e1eaf2e5f">GPIO_BRR_BR13_Msk</link>   (0x1UL &lt;&lt; GPIO_BRR_BR13_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga41f1e586a459fe54089921daed6b99cc">GPIO_BRR_BR13</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga53217d2a5609f35d6b029a5e1eaf2e5f">GPIO_BRR_BR13_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_BRR_BR14_Pos</emphasis>   (14U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga239abb28695da394a23f119ddd5aa724">GPIO_BRR_BR14_Msk</link>   (0x1UL &lt;&lt; GPIO_BRR_BR14_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4a77aa07922b7541f1e1c936a6651713">GPIO_BRR_BR14</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga239abb28695da394a23f119ddd5aa724">GPIO_BRR_BR14_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_BRR_BR15_Pos</emphasis>   (15U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga032413396d570a1f3041385e84ab009e">GPIO_BRR_BR15_Msk</link>   (0x1UL &lt;&lt; GPIO_BRR_BR15_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab2ab1e0d0902e871836ae13d70c566df">GPIO_BRR_BR15</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga032413396d570a1f3041385e84ab009e">GPIO_BRR_BR15_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_LCKR_LCK0_Pos</emphasis>   (0U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8b01ced29f1324ec2711a784f35504dd">GPIO_LCKR_LCK0_Msk</link>   (0x1UL &lt;&lt; GPIO_LCKR_LCK0_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf6ae6b6d787a6af758bfde54b6ae934f">GPIO_LCKR_LCK0</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga8b01ced29f1324ec2711a784f35504dd">GPIO_LCKR_LCK0_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_LCKR_LCK1_Pos</emphasis>   (1U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4780ec15743062227ad0808efb16d633">GPIO_LCKR_LCK1_Msk</link>   (0x1UL &lt;&lt; GPIO_LCKR_LCK1_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga627d088ded79e6da761eaa880582372a">GPIO_LCKR_LCK1</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga4780ec15743062227ad0808efb16d633">GPIO_LCKR_LCK1_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_LCKR_LCK2_Pos</emphasis>   (2U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabc8315e9687b2a21a55a2abe39d42fdf">GPIO_LCKR_LCK2_Msk</link>   (0x1UL &lt;&lt; GPIO_LCKR_LCK2_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac5a17a7348d45dbe2b2ea41a0908d7de">GPIO_LCKR_LCK2</link>   <link linkend="_group___peripheral___registers___bits___definition_1gabc8315e9687b2a21a55a2abe39d42fdf">GPIO_LCKR_LCK2_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_LCKR_LCK3_Pos</emphasis>   (3U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7f2a02d88e51b603d4b80078ccf691e0">GPIO_LCKR_LCK3_Msk</link>   (0x1UL &lt;&lt; GPIO_LCKR_LCK3_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1597c1b50d32ed0229c38811656ba402">GPIO_LCKR_LCK3</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga7f2a02d88e51b603d4b80078ccf691e0">GPIO_LCKR_LCK3_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_LCKR_LCK4_Pos</emphasis>   (4U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac6c6dff29eb48ca0a5f6da2bc0bf3639">GPIO_LCKR_LCK4_Msk</link>   (0x1UL &lt;&lt; GPIO_LCKR_LCK4_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga723577475747d2405d86b1ab28767cb5">GPIO_LCKR_LCK4</link>   <link linkend="_group___peripheral___registers___bits___definition_1gac6c6dff29eb48ca0a5f6da2bc0bf3639">GPIO_LCKR_LCK4_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_LCKR_LCK5_Pos</emphasis>   (5U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gacc6ac7aca22480f300049102d2b1c4be">GPIO_LCKR_LCK5_Msk</link>   (0x1UL &lt;&lt; GPIO_LCKR_LCK5_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7c2446bfe50cbd04617496c30eda6c18">GPIO_LCKR_LCK5</link>   <link linkend="_group___peripheral___registers___bits___definition_1gacc6ac7aca22480f300049102d2b1c4be">GPIO_LCKR_LCK5_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_LCKR_LCK6_Pos</emphasis>   (6U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga083a590c26723e38ae5d7fd77e23809c">GPIO_LCKR_LCK6_Msk</link>   (0x1UL &lt;&lt; GPIO_LCKR_LCK6_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga606249f4cc3ac14cf8133b76f3c7edd7">GPIO_LCKR_LCK6</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga083a590c26723e38ae5d7fd77e23809c">GPIO_LCKR_LCK6_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_LCKR_LCK7_Pos</emphasis>   (7U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5b322ee1833e0c7d369127406b5ea90e">GPIO_LCKR_LCK7_Msk</link>   (0x1UL &lt;&lt; GPIO_LCKR_LCK7_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf998da536594af780718084cee0d22a4">GPIO_LCKR_LCK7</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga5b322ee1833e0c7d369127406b5ea90e">GPIO_LCKR_LCK7_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_LCKR_LCK8_Pos</emphasis>   (8U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa0e44a9155de4980cdb0f8c4d3afc43e">GPIO_LCKR_LCK8_Msk</link>   (0x1UL &lt;&lt; GPIO_LCKR_LCK8_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab00a81afcf4d92f6f5644724803b7404">GPIO_LCKR_LCK8</link>   <link linkend="_group___peripheral___registers___bits___definition_1gaa0e44a9155de4980cdb0f8c4d3afc43e">GPIO_LCKR_LCK8_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_LCKR_LCK9_Pos</emphasis>   (9U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga551c1ad8749c8ddb6785c06c1461338f">GPIO_LCKR_LCK9_Msk</link>   (0x1UL &lt;&lt; GPIO_LCKR_LCK9_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab9aa0442c88bc17eaf07c55dd84910ea">GPIO_LCKR_LCK9</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga551c1ad8749c8ddb6785c06c1461338f">GPIO_LCKR_LCK9_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_LCKR_LCK10_Pos</emphasis>   (10U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1373c9d71b76f466fd817823e64e7aae">GPIO_LCKR_LCK10_Msk</link>   (0x1UL &lt;&lt; GPIO_LCKR_LCK10_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaae055f5848967c7929f47e848b2ed812">GPIO_LCKR_LCK10</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga1373c9d71b76f466fd817823e64e7aae">GPIO_LCKR_LCK10_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_LCKR_LCK11_Pos</emphasis>   (11U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1aea84ab5cf33a4b62cdb3af4a819bde">GPIO_LCKR_LCK11_Msk</link>   (0x1UL &lt;&lt; GPIO_LCKR_LCK11_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4de971426a1248621733a9b78ef552ab">GPIO_LCKR_LCK11</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga1aea84ab5cf33a4b62cdb3af4a819bde">GPIO_LCKR_LCK11_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_LCKR_LCK12_Pos</emphasis>   (12U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf21271b45020769396b2980a02a4c309">GPIO_LCKR_LCK12_Msk</link>   (0x1UL &lt;&lt; GPIO_LCKR_LCK12_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga38e8685790aea3fb09194683d1f58508">GPIO_LCKR_LCK12</link>   <link linkend="_group___peripheral___registers___bits___definition_1gaf21271b45020769396b2980a02a4c309">GPIO_LCKR_LCK12_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_LCKR_LCK13_Pos</emphasis>   (13U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga64171a6f566fed1f9ea7418d6a00871c">GPIO_LCKR_LCK13_Msk</link>   (0x1UL &lt;&lt; GPIO_LCKR_LCK13_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae0279fa554731160a9115c21d95312a5">GPIO_LCKR_LCK13</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga64171a6f566fed1f9ea7418d6a00871c">GPIO_LCKR_LCK13_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_LCKR_LCK14_Pos</emphasis>   (14U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac42b591ea761bd0ee23287ff8d508714">GPIO_LCKR_LCK14_Msk</link>   (0x1UL &lt;&lt; GPIO_LCKR_LCK14_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8bf290cecb54b6b68ac42a544b87dcee">GPIO_LCKR_LCK14</link>   <link linkend="_group___peripheral___registers___bits___definition_1gac42b591ea761bd0ee23287ff8d508714">GPIO_LCKR_LCK14_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_LCKR_LCK15_Pos</emphasis>   (15U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3841ea86b5a8200485ab90c2c6511cec">GPIO_LCKR_LCK15_Msk</link>   (0x1UL &lt;&lt; GPIO_LCKR_LCK15_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga47c3114c8cd603d8aee022d0b426bf04">GPIO_LCKR_LCK15</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga3841ea86b5a8200485ab90c2c6511cec">GPIO_LCKR_LCK15_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">GPIO_LCKR_LCKK_Pos</emphasis>   (16U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9312bf35ddbae593f8e94b3ea7dce9b5">GPIO_LCKR_LCKK_Msk</link>   (0x1UL &lt;&lt; GPIO_LCKR_LCKK_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafa2a83bf31ef76ee3857c7cb0a90c4d9">GPIO_LCKR_LCKK</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga9312bf35ddbae593f8e94b3ea7dce9b5">GPIO_LCKR_LCKK_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">AFIO_EVCR_PIN_Pos</emphasis>   (0U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad2447cf7b2096e2446fbe762c4b1eb39">AFIO_EVCR_PIN_Msk</link>   (0xFUL &lt;&lt; AFIO_EVCR_PIN_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad5154879c54283130c286f53ba7ba676">AFIO_EVCR_PIN</link>   <link linkend="_group___peripheral___registers___bits___definition_1gad2447cf7b2096e2446fbe762c4b1eb39">AFIO_EVCR_PIN_Msk</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9277107f232c9726e5e16080610916b8">AFIO_EVCR_PIN_0</link>   (0x1UL &lt;&lt; AFIO_EVCR_PIN_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa7bdaf9c0f54e75fc88a4c8cc4cfb005">AFIO_EVCR_PIN_1</link>   (0x2UL &lt;&lt; AFIO_EVCR_PIN_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae3a7db6ae50a43056fe97a1b3b2cc163">AFIO_EVCR_PIN_2</link>   (0x4UL &lt;&lt; AFIO_EVCR_PIN_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga007202fece2abe8e0d458fd989c9729c">AFIO_EVCR_PIN_3</link>   (0x8UL &lt;&lt; AFIO_EVCR_PIN_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafc55b0764100c312652f8439c76ead93">AFIO_EVCR_PIN_PX0</link>   0x00000000U</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">AFIO_EVCR_PIN_PX1_Pos</emphasis>   (0U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4efba804a166a7871ded2fa361de0705">AFIO_EVCR_PIN_PX1_Msk</link>   (0x1UL &lt;&lt; AFIO_EVCR_PIN_PX1_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1837985898c39579fb8e2d08a536abc9">AFIO_EVCR_PIN_PX1</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga4efba804a166a7871ded2fa361de0705">AFIO_EVCR_PIN_PX1_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">AFIO_EVCR_PIN_PX2_Pos</emphasis>   (1U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6da20ed2500f903a2793077470b432ad">AFIO_EVCR_PIN_PX2_Msk</link>   (0x1UL &lt;&lt; AFIO_EVCR_PIN_PX2_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaefeb8141d1a950490ba1546475a800f7">AFIO_EVCR_PIN_PX2</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga6da20ed2500f903a2793077470b432ad">AFIO_EVCR_PIN_PX2_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">AFIO_EVCR_PIN_PX3_Pos</emphasis>   (0U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga98707f0e4ec7020355d90ba601c11967">AFIO_EVCR_PIN_PX3_Msk</link>   (0x3UL &lt;&lt; AFIO_EVCR_PIN_PX3_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf5f9ed9c7b281ab90977e12567642227">AFIO_EVCR_PIN_PX3</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga98707f0e4ec7020355d90ba601c11967">AFIO_EVCR_PIN_PX3_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">AFIO_EVCR_PIN_PX4_Pos</emphasis>   (2U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaed1d9395036c39c3ed89a275b1831703">AFIO_EVCR_PIN_PX4_Msk</link>   (0x1UL &lt;&lt; AFIO_EVCR_PIN_PX4_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga581b5d39100696da09b2ff97a99972da">AFIO_EVCR_PIN_PX4</link>   <link linkend="_group___peripheral___registers___bits___definition_1gaed1d9395036c39c3ed89a275b1831703">AFIO_EVCR_PIN_PX4_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">AFIO_EVCR_PIN_PX5_Pos</emphasis>   (0U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga30e9925700950ceb0f71576ed950f657">AFIO_EVCR_PIN_PX5_Msk</link>   (0x5UL &lt;&lt; AFIO_EVCR_PIN_PX5_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8ad484dafff8764ce9ce9d594dd5a013">AFIO_EVCR_PIN_PX5</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga30e9925700950ceb0f71576ed950f657">AFIO_EVCR_PIN_PX5_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">AFIO_EVCR_PIN_PX6_Pos</emphasis>   (1U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga98fc53ba87a002b41e769ff38cc3d0cf">AFIO_EVCR_PIN_PX6_Msk</link>   (0x3UL &lt;&lt; AFIO_EVCR_PIN_PX6_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2f3145a544acb1f90a7282ec5a29c157">AFIO_EVCR_PIN_PX6</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga98fc53ba87a002b41e769ff38cc3d0cf">AFIO_EVCR_PIN_PX6_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">AFIO_EVCR_PIN_PX7_Pos</emphasis>   (0U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga15158799ae6d5c6686538c670684103f">AFIO_EVCR_PIN_PX7_Msk</link>   (0x7UL &lt;&lt; AFIO_EVCR_PIN_PX7_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0a96447627679aea8f50ae5c69ad8cf4">AFIO_EVCR_PIN_PX7</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga15158799ae6d5c6686538c670684103f">AFIO_EVCR_PIN_PX7_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">AFIO_EVCR_PIN_PX8_Pos</emphasis>   (3U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga175f58aa5b129732c4b232cf1af15a40">AFIO_EVCR_PIN_PX8_Msk</link>   (0x1UL &lt;&lt; AFIO_EVCR_PIN_PX8_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga08e94e6d3f024d5cb985c77c726ffc2b">AFIO_EVCR_PIN_PX8</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga175f58aa5b129732c4b232cf1af15a40">AFIO_EVCR_PIN_PX8_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">AFIO_EVCR_PIN_PX9_Pos</emphasis>   (0U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf9ae270a522f47444e2a158783ae856d">AFIO_EVCR_PIN_PX9_Msk</link>   (0x9UL &lt;&lt; AFIO_EVCR_PIN_PX9_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga02d0b8d6c4a728bb5149eae7f21bb1df">AFIO_EVCR_PIN_PX9</link>   <link linkend="_group___peripheral___registers___bits___definition_1gaf9ae270a522f47444e2a158783ae856d">AFIO_EVCR_PIN_PX9_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">AFIO_EVCR_PIN_PX10_Pos</emphasis>   (1U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad91fa3a912a890bdc789aba974457060">AFIO_EVCR_PIN_PX10_Msk</link>   (0x5UL &lt;&lt; AFIO_EVCR_PIN_PX10_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1b6f2cc7e47f2a227bab6776f6e56744">AFIO_EVCR_PIN_PX10</link>   <link linkend="_group___peripheral___registers___bits___definition_1gad91fa3a912a890bdc789aba974457060">AFIO_EVCR_PIN_PX10_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">AFIO_EVCR_PIN_PX11_Pos</emphasis>   (0U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafcdb82237c00ca3a0f51a08132395974">AFIO_EVCR_PIN_PX11_Msk</link>   (0xBUL &lt;&lt; AFIO_EVCR_PIN_PX11_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4bbd72a869b61e23731639501e73102e">AFIO_EVCR_PIN_PX11</link>   <link linkend="_group___peripheral___registers___bits___definition_1gafcdb82237c00ca3a0f51a08132395974">AFIO_EVCR_PIN_PX11_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">AFIO_EVCR_PIN_PX12_Pos</emphasis>   (2U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5a0fabadfcb6aaecf827f585b919887c">AFIO_EVCR_PIN_PX12_Msk</link>   (0x3UL &lt;&lt; AFIO_EVCR_PIN_PX12_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6f9a1344125a2fad10cf831cafcb6dd8">AFIO_EVCR_PIN_PX12</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga5a0fabadfcb6aaecf827f585b919887c">AFIO_EVCR_PIN_PX12_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">AFIO_EVCR_PIN_PX13_Pos</emphasis>   (0U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaed278d0c1bf15d4050a8df8a56574aea">AFIO_EVCR_PIN_PX13_Msk</link>   (0xDUL &lt;&lt; AFIO_EVCR_PIN_PX13_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga62196f78a13b996b3bcd998ce80998b6">AFIO_EVCR_PIN_PX13</link>   <link linkend="_group___peripheral___registers___bits___definition_1gaed278d0c1bf15d4050a8df8a56574aea">AFIO_EVCR_PIN_PX13_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">AFIO_EVCR_PIN_PX14_Pos</emphasis>   (1U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf8b1cb9a44d5d9a005845c6c72fdfbea">AFIO_EVCR_PIN_PX14_Msk</link>   (0x7UL &lt;&lt; AFIO_EVCR_PIN_PX14_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gadb3233497ca8b69f9ee6be98ac1a5643">AFIO_EVCR_PIN_PX14</link>   <link linkend="_group___peripheral___registers___bits___definition_1gaf8b1cb9a44d5d9a005845c6c72fdfbea">AFIO_EVCR_PIN_PX14_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">AFIO_EVCR_PIN_PX15_Pos</emphasis>   (0U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga95ee2febbc0232ed118588a8c688db62">AFIO_EVCR_PIN_PX15_Msk</link>   (0xFUL &lt;&lt; AFIO_EVCR_PIN_PX15_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab02338e562caabecfd265882afbccfe9">AFIO_EVCR_PIN_PX15</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga95ee2febbc0232ed118588a8c688db62">AFIO_EVCR_PIN_PX15_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">AFIO_EVCR_PORT_Pos</emphasis>   (4U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9cc9ebeb12f639cdcc693b8ed55c6ea2">AFIO_EVCR_PORT_Msk</link>   (0x7UL &lt;&lt; AFIO_EVCR_PORT_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga97ba7af1c959102bbff96b902d3f58a6">AFIO_EVCR_PORT</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga9cc9ebeb12f639cdcc693b8ed55c6ea2">AFIO_EVCR_PORT_Msk</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2d7cf20c0b2f74b4fd76f906a3a364c6">AFIO_EVCR_PORT_0</link>   (0x1UL &lt;&lt; AFIO_EVCR_PORT_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga54ae24882fae05bd41cf2511ce60c5fb">AFIO_EVCR_PORT_1</link>   (0x2UL &lt;&lt; AFIO_EVCR_PORT_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab8bfa404b43ccf576e906a81f7421684">AFIO_EVCR_PORT_2</link>   (0x4UL &lt;&lt; AFIO_EVCR_PORT_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4a85c353b94b1e9d22dd67088b1ac4d3">AFIO_EVCR_PORT_PA</link>   0x00000000</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">AFIO_EVCR_PORT_PB_Pos</emphasis>   (4U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0ffcc3d273babf9adaa6975a960f03b7">AFIO_EVCR_PORT_PB_Msk</link>   (0x1UL &lt;&lt; AFIO_EVCR_PORT_PB_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad2d0d2c1f1c046bdf055bb99465592ef">AFIO_EVCR_PORT_PB</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga0ffcc3d273babf9adaa6975a960f03b7">AFIO_EVCR_PORT_PB_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">AFIO_EVCR_PORT_PC_Pos</emphasis>   (5U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0e430bc7c93ef22c78023dc75de883c3">AFIO_EVCR_PORT_PC_Msk</link>   (0x1UL &lt;&lt; AFIO_EVCR_PORT_PC_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga15241a60ec90040d0bb2d1b8c4c6b77f">AFIO_EVCR_PORT_PC</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga0e430bc7c93ef22c78023dc75de883c3">AFIO_EVCR_PORT_PC_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">AFIO_EVCR_PORT_PD_Pos</emphasis>   (4U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga607c6dc209285a381ce22b80e7fe61fc">AFIO_EVCR_PORT_PD_Msk</link>   (0x3UL &lt;&lt; AFIO_EVCR_PORT_PD_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga45b10610230c14d7cc6a7fe15dabfc7d">AFIO_EVCR_PORT_PD</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga607c6dc209285a381ce22b80e7fe61fc">AFIO_EVCR_PORT_PD_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">AFIO_EVCR_PORT_PE_Pos</emphasis>   (6U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae1a855076e541e4f56208213358ff308">AFIO_EVCR_PORT_PE_Msk</link>   (0x1UL &lt;&lt; AFIO_EVCR_PORT_PE_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab4931a15c9784e7b7d0e678271cba75a">AFIO_EVCR_PORT_PE</link>   <link linkend="_group___peripheral___registers___bits___definition_1gae1a855076e541e4f56208213358ff308">AFIO_EVCR_PORT_PE_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">AFIO_EVCR_EVOE_Pos</emphasis>   (7U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2361f79ea5153f75d344d7b922eaca80">AFIO_EVCR_EVOE_Msk</link>   (0x1UL &lt;&lt; AFIO_EVCR_EVOE_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5a24af5abfbcc69a979fe2d4410dad79">AFIO_EVCR_EVOE</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga2361f79ea5153f75d344d7b922eaca80">AFIO_EVCR_EVOE_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">AFIO_MAPR_SPI1_REMAP_Pos</emphasis>   (0U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga99d5307df613c32315ac905e4c05cf94">AFIO_MAPR_SPI1_REMAP_Msk</link>   (0x1UL &lt;&lt; AFIO_MAPR_SPI1_REMAP_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1ffdcd52f5810284a6306fc57daa8f1d">AFIO_MAPR_SPI1_REMAP</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga99d5307df613c32315ac905e4c05cf94">AFIO_MAPR_SPI1_REMAP_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">AFIO_MAPR_I2C1_REMAP_Pos</emphasis>   (1U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3c31d50a52448754c984b4119ccd0ae3">AFIO_MAPR_I2C1_REMAP_Msk</link>   (0x1UL &lt;&lt; AFIO_MAPR_I2C1_REMAP_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaede0612a4efdce1e60bc23f6ec00d29a">AFIO_MAPR_I2C1_REMAP</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga3c31d50a52448754c984b4119ccd0ae3">AFIO_MAPR_I2C1_REMAP_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">AFIO_MAPR_USART1_REMAP_Pos</emphasis>   (2U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2e65c976aae6984bfdefb09cb3e50b0a">AFIO_MAPR_USART1_REMAP_Msk</link>   (0x1UL &lt;&lt; AFIO_MAPR_USART1_REMAP_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga87539744f607522422b3d5db6d94bd41">AFIO_MAPR_USART1_REMAP</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga2e65c976aae6984bfdefb09cb3e50b0a">AFIO_MAPR_USART1_REMAP_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">AFIO_MAPR_USART2_REMAP_Pos</emphasis>   (3U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4081216af2dc82a2bb4a3fabc322b6e6">AFIO_MAPR_USART2_REMAP_Msk</link>   (0x1UL &lt;&lt; AFIO_MAPR_USART2_REMAP_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga439c8d7670cfef18450ff624d19ec525">AFIO_MAPR_USART2_REMAP</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga4081216af2dc82a2bb4a3fabc322b6e6">AFIO_MAPR_USART2_REMAP_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">AFIO_MAPR_USART3_REMAP_Pos</emphasis>   (4U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga522ece5adc07e8c876834d1d93ee1aff">AFIO_MAPR_USART3_REMAP_Msk</link>   (0x3UL &lt;&lt; AFIO_MAPR_USART3_REMAP_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0bc80459b8258134a4691f6e9462d4a4">AFIO_MAPR_USART3_REMAP</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga522ece5adc07e8c876834d1d93ee1aff">AFIO_MAPR_USART3_REMAP_Msk</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaff4a18ac076aecb5aabb1a1baeda9eed">AFIO_MAPR_USART3_REMAP_0</link>   (0x1UL &lt;&lt; AFIO_MAPR_USART3_REMAP_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga781b790e3aa34b9eb6d3f074247bd605">AFIO_MAPR_USART3_REMAP_1</link>   (0x2UL &lt;&lt; AFIO_MAPR_USART3_REMAP_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3073257d802e1b73df5185ea8d463151">AFIO_MAPR_USART3_REMAP_NOREMAP</link>   0x00000000U</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">AFIO_MAPR_USART3_REMAP_PARTIALREMAP_Pos</emphasis>   (4U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaaaca8d2e026eb3493c3a046a0b47ebc7">AFIO_MAPR_USART3_REMAP_PARTIALREMAP_Msk</link>   (0x1UL &lt;&lt; AFIO_MAPR_USART3_REMAP_PARTIALREMAP_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5c6210874efbd3f2b6a56993ecbf6a28">AFIO_MAPR_USART3_REMAP_PARTIALREMAP</link>   <link linkend="_group___peripheral___registers___bits___definition_1gaaaca8d2e026eb3493c3a046a0b47ebc7">AFIO_MAPR_USART3_REMAP_PARTIALREMAP_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">AFIO_MAPR_USART3_REMAP_FULLREMAP_Pos</emphasis>   (4U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6d83da9435998f48ec69edb226df17cc">AFIO_MAPR_USART3_REMAP_FULLREMAP_Msk</link>   (0x3UL &lt;&lt; AFIO_MAPR_USART3_REMAP_FULLREMAP_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7c76f3731fc0fc0004c4d294bc3db3dd">AFIO_MAPR_USART3_REMAP_FULLREMAP</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga6d83da9435998f48ec69edb226df17cc">AFIO_MAPR_USART3_REMAP_FULLREMAP_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">AFIO_MAPR_TIM1_REMAP_Pos</emphasis>   (6U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga21867c27e706b3233d6c13ccf859d092">AFIO_MAPR_TIM1_REMAP_Msk</link>   (0x3UL &lt;&lt; AFIO_MAPR_TIM1_REMAP_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1527de28449dc06823fc55f6f1d6e61a">AFIO_MAPR_TIM1_REMAP</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga21867c27e706b3233d6c13ccf859d092">AFIO_MAPR_TIM1_REMAP_Msk</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga56d3ea77b2c5be3c0d672471413a1a2b">AFIO_MAPR_TIM1_REMAP_0</link>   (0x1UL &lt;&lt; AFIO_MAPR_TIM1_REMAP_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga53ca0d06046364087ee6df50a7031979">AFIO_MAPR_TIM1_REMAP_1</link>   (0x2UL &lt;&lt; AFIO_MAPR_TIM1_REMAP_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1be8a2b8fa5d1c3c77709c888ce496fa">AFIO_MAPR_TIM1_REMAP_NOREMAP</link>   0x00000000U</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">AFIO_MAPR_TIM1_REMAP_PARTIALREMAP_Pos</emphasis>   (6U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1bac7bb0efcfc99b7ee93285212d442f">AFIO_MAPR_TIM1_REMAP_PARTIALREMAP_Msk</link>   (0x1UL &lt;&lt; AFIO_MAPR_TIM1_REMAP_PARTIALREMAP_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabf3ca4f106bd35297b1d760b6cbd2408">AFIO_MAPR_TIM1_REMAP_PARTIALREMAP</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga1bac7bb0efcfc99b7ee93285212d442f">AFIO_MAPR_TIM1_REMAP_PARTIALREMAP_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">AFIO_MAPR_TIM1_REMAP_FULLREMAP_Pos</emphasis>   (6U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga78f065b2652a023c940bbc3cf94c963b">AFIO_MAPR_TIM1_REMAP_FULLREMAP_Msk</link>   (0x3UL &lt;&lt; AFIO_MAPR_TIM1_REMAP_FULLREMAP_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa097f744cd0b50f5c89f41d05ae36592">AFIO_MAPR_TIM1_REMAP_FULLREMAP</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga78f065b2652a023c940bbc3cf94c963b">AFIO_MAPR_TIM1_REMAP_FULLREMAP_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">AFIO_MAPR_TIM2_REMAP_Pos</emphasis>   (8U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac09d1449c9ea1ca487c0ee049ec7fe1d">AFIO_MAPR_TIM2_REMAP_Msk</link>   (0x3UL &lt;&lt; AFIO_MAPR_TIM2_REMAP_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaeb47d9a129138a6f5c7fe5a213c52e8b">AFIO_MAPR_TIM2_REMAP</link>   <link linkend="_group___peripheral___registers___bits___definition_1gac09d1449c9ea1ca487c0ee049ec7fe1d">AFIO_MAPR_TIM2_REMAP_Msk</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7f21bc99a43b999cd3f8c639f13ab1c5">AFIO_MAPR_TIM2_REMAP_0</link>   (0x1UL &lt;&lt; AFIO_MAPR_TIM2_REMAP_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1a712a528988a5b0f5bff444a407553b">AFIO_MAPR_TIM2_REMAP_1</link>   (0x2UL &lt;&lt; AFIO_MAPR_TIM2_REMAP_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0d1037409791928fe7dcd1e683901edc">AFIO_MAPR_TIM2_REMAP_NOREMAP</link>   0x00000000U</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">AFIO_MAPR_TIM2_REMAP_PARTIALREMAP1_Pos</emphasis>   (8U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae72d4b3df638c5d8fe16b951a557742c">AFIO_MAPR_TIM2_REMAP_PARTIALREMAP1_Msk</link>   (0x1UL &lt;&lt; AFIO_MAPR_TIM2_REMAP_PARTIALREMAP1_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga67298a8506ff100041c5a2a8e4d6658a">AFIO_MAPR_TIM2_REMAP_PARTIALREMAP1</link>   <link linkend="_group___peripheral___registers___bits___definition_1gae72d4b3df638c5d8fe16b951a557742c">AFIO_MAPR_TIM2_REMAP_PARTIALREMAP1_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">AFIO_MAPR_TIM2_REMAP_PARTIALREMAP2_Pos</emphasis>   (9U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2d0a3d85f0485ca7cad2ceff5c658d87">AFIO_MAPR_TIM2_REMAP_PARTIALREMAP2_Msk</link>   (0x1UL &lt;&lt; AFIO_MAPR_TIM2_REMAP_PARTIALREMAP2_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga45e2ec28f1d1a368540c5c94515663df">AFIO_MAPR_TIM2_REMAP_PARTIALREMAP2</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga2d0a3d85f0485ca7cad2ceff5c658d87">AFIO_MAPR_TIM2_REMAP_PARTIALREMAP2_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">AFIO_MAPR_TIM2_REMAP_FULLREMAP_Pos</emphasis>   (8U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf90903e2ee8a1704cb5c6204a614455e">AFIO_MAPR_TIM2_REMAP_FULLREMAP_Msk</link>   (0x3UL &lt;&lt; AFIO_MAPR_TIM2_REMAP_FULLREMAP_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5a4088220b588dea4f70aae5211d6691">AFIO_MAPR_TIM2_REMAP_FULLREMAP</link>   <link linkend="_group___peripheral___registers___bits___definition_1gaf90903e2ee8a1704cb5c6204a614455e">AFIO_MAPR_TIM2_REMAP_FULLREMAP_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">AFIO_MAPR_TIM3_REMAP_Pos</emphasis>   (10U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga47f0541a2a74d4fdecb903eddb5089a1">AFIO_MAPR_TIM3_REMAP_Msk</link>   (0x3UL &lt;&lt; AFIO_MAPR_TIM3_REMAP_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3ad0b1bfc0ee21ba6cc32116da16368c">AFIO_MAPR_TIM3_REMAP</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga47f0541a2a74d4fdecb903eddb5089a1">AFIO_MAPR_TIM3_REMAP_Msk</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0501b9b6b85406a025c404747a1067f8">AFIO_MAPR_TIM3_REMAP_0</link>   (0x1UL &lt;&lt; AFIO_MAPR_TIM3_REMAP_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6e3eb1d1173f390df521b427d0c54be2">AFIO_MAPR_TIM3_REMAP_1</link>   (0x2UL &lt;&lt; AFIO_MAPR_TIM3_REMAP_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8ef4aa05c5514947de224ca62a438e38">AFIO_MAPR_TIM3_REMAP_NOREMAP</link>   0x00000000U</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">AFIO_MAPR_TIM3_REMAP_PARTIALREMAP_Pos</emphasis>   (11U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaedcf32ec8559e3541ba8bf5929e4d3ef">AFIO_MAPR_TIM3_REMAP_PARTIALREMAP_Msk</link>   (0x1UL &lt;&lt; AFIO_MAPR_TIM3_REMAP_PARTIALREMAP_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafaf86fec6b88d4db406144faa3eef76c">AFIO_MAPR_TIM3_REMAP_PARTIALREMAP</link>   <link linkend="_group___peripheral___registers___bits___definition_1gaedcf32ec8559e3541ba8bf5929e4d3ef">AFIO_MAPR_TIM3_REMAP_PARTIALREMAP_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">AFIO_MAPR_TIM3_REMAP_FULLREMAP_Pos</emphasis>   (10U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaca6c29b91a0553cb725989bfb963b9ad">AFIO_MAPR_TIM3_REMAP_FULLREMAP_Msk</link>   (0x3UL &lt;&lt; AFIO_MAPR_TIM3_REMAP_FULLREMAP_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac236354751e4aaa674e87c886e6bbc71">AFIO_MAPR_TIM3_REMAP_FULLREMAP</link>   <link linkend="_group___peripheral___registers___bits___definition_1gaca6c29b91a0553cb725989bfb963b9ad">AFIO_MAPR_TIM3_REMAP_FULLREMAP_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">AFIO_MAPR_TIM4_REMAP_Pos</emphasis>   (12U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga21e755b0d467ea3393e1fa15b918a5d1">AFIO_MAPR_TIM4_REMAP_Msk</link>   (0x1UL &lt;&lt; AFIO_MAPR_TIM4_REMAP_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga31d7ee2e14938f50f559a79fc514f277">AFIO_MAPR_TIM4_REMAP</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga21e755b0d467ea3393e1fa15b918a5d1">AFIO_MAPR_TIM4_REMAP_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">AFIO_MAPR_CAN_REMAP_Pos</emphasis>   (13U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa1530b7a444c81cee0784756c95b18a0">AFIO_MAPR_CAN_REMAP_Msk</link>   (0x3UL &lt;&lt; AFIO_MAPR_CAN_REMAP_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7c0210373a681217cc316f7ccab5fb77">AFIO_MAPR_CAN_REMAP</link>   <link linkend="_group___peripheral___registers___bits___definition_1gaa1530b7a444c81cee0784756c95b18a0">AFIO_MAPR_CAN_REMAP_Msk</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9290b8c7f674c3dcca54b5b40d738df2">AFIO_MAPR_CAN_REMAP_0</link>   (0x1UL &lt;&lt; AFIO_MAPR_CAN_REMAP_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaabc7e19a7d0c1aae60e08497ba6d5c4e">AFIO_MAPR_CAN_REMAP_1</link>   (0x2UL &lt;&lt; AFIO_MAPR_CAN_REMAP_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3d6ae85049da0f941d954910c8672481">AFIO_MAPR_CAN_REMAP_REMAP1</link>   0x00000000U</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">AFIO_MAPR_CAN_REMAP_REMAP2_Pos</emphasis>   (14U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7e5f16fcd86e94f8d5b854e99aeaba9a">AFIO_MAPR_CAN_REMAP_REMAP2_Msk</link>   (0x1UL &lt;&lt; AFIO_MAPR_CAN_REMAP_REMAP2_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac33e26189f9cf68be38f3f0f9d1f4201">AFIO_MAPR_CAN_REMAP_REMAP2</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga7e5f16fcd86e94f8d5b854e99aeaba9a">AFIO_MAPR_CAN_REMAP_REMAP2_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">AFIO_MAPR_CAN_REMAP_REMAP3_Pos</emphasis>   (13U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaba967922ba56969e29f95f280f858643">AFIO_MAPR_CAN_REMAP_REMAP3_Msk</link>   (0x3UL &lt;&lt; AFIO_MAPR_CAN_REMAP_REMAP3_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa059a9ae5ba460f32854a588242e5176">AFIO_MAPR_CAN_REMAP_REMAP3</link>   <link linkend="_group___peripheral___registers___bits___definition_1gaba967922ba56969e29f95f280f858643">AFIO_MAPR_CAN_REMAP_REMAP3_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">AFIO_MAPR_PD01_REMAP_Pos</emphasis>   (15U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9a8f5c745fc42e6df5c49594eca11b4e">AFIO_MAPR_PD01_REMAP_Msk</link>   (0x1UL &lt;&lt; AFIO_MAPR_PD01_REMAP_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3b8e420451eba867183a37b1e0f82112">AFIO_MAPR_PD01_REMAP</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga9a8f5c745fc42e6df5c49594eca11b4e">AFIO_MAPR_PD01_REMAP_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">AFIO_MAPR_SWJ_CFG_Pos</emphasis>   (24U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0c997a67567a035937dc9e5ce6ad9424">AFIO_MAPR_SWJ_CFG_Msk</link>   (0x7UL &lt;&lt; AFIO_MAPR_SWJ_CFG_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1ab89d25a214b239fd90eb466776d4ec">AFIO_MAPR_SWJ_CFG</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga0c997a67567a035937dc9e5ce6ad9424">AFIO_MAPR_SWJ_CFG_Msk</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaac25c0cecfaaabfb66fd2b3cf0d1d172">AFIO_MAPR_SWJ_CFG_0</link>   (0x1UL &lt;&lt; AFIO_MAPR_SWJ_CFG_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac16a858449fec652f1d7ed83494e7361">AFIO_MAPR_SWJ_CFG_1</link>   (0x2UL &lt;&lt; AFIO_MAPR_SWJ_CFG_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga824bd6de9f5032f1f1e3d22ce63e3b68">AFIO_MAPR_SWJ_CFG_2</link>   (0x4UL &lt;&lt; AFIO_MAPR_SWJ_CFG_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa25695b91d03cf103d3025d959f466d8">AFIO_MAPR_SWJ_CFG_RESET</link>   0x00000000U</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">AFIO_MAPR_SWJ_CFG_NOJNTRST_Pos</emphasis>   (24U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac7b92f64a649bc03f5dd38daa52dc065">AFIO_MAPR_SWJ_CFG_NOJNTRST_Msk</link>   (0x1UL &lt;&lt; AFIO_MAPR_SWJ_CFG_NOJNTRST_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaff8c11cc7f50c04dc5f5f4913030d67b">AFIO_MAPR_SWJ_CFG_NOJNTRST</link>   <link linkend="_group___peripheral___registers___bits___definition_1gac7b92f64a649bc03f5dd38daa52dc065">AFIO_MAPR_SWJ_CFG_NOJNTRST_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">AFIO_MAPR_SWJ_CFG_JTAGDISABLE_Pos</emphasis>   (25U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga315246856a9975d1bf9478c1650d8e2d">AFIO_MAPR_SWJ_CFG_JTAGDISABLE_Msk</link>   (0x1UL &lt;&lt; AFIO_MAPR_SWJ_CFG_JTAGDISABLE_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad40f243c5ded60dbba9853f5e3c32e04">AFIO_MAPR_SWJ_CFG_JTAGDISABLE</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga315246856a9975d1bf9478c1650d8e2d">AFIO_MAPR_SWJ_CFG_JTAGDISABLE_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">AFIO_MAPR_SWJ_CFG_DISABLE_Pos</emphasis>   (26U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0d144d092ea5555e4be7d12b29822e90">AFIO_MAPR_SWJ_CFG_DISABLE_Msk</link>   (0x1UL &lt;&lt; AFIO_MAPR_SWJ_CFG_DISABLE_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga23584e8819d890dc3de4ffa54146898e">AFIO_MAPR_SWJ_CFG_DISABLE</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga0d144d092ea5555e4be7d12b29822e90">AFIO_MAPR_SWJ_CFG_DISABLE_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">AFIO_EXTICR1_EXTI0_Pos</emphasis>   (0U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1b23cf676a6b8f351242be80ffc9a2e3">AFIO_EXTICR1_EXTI0_Msk</link>   (0xFUL &lt;&lt; AFIO_EXTICR1_EXTI0_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4a76d7ae8d4926338a6be22ef31b311d">AFIO_EXTICR1_EXTI0</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga1b23cf676a6b8f351242be80ffc9a2e3">AFIO_EXTICR1_EXTI0_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">AFIO_EXTICR1_EXTI1_Pos</emphasis>   (4U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga742cb1800b4485a6cbbb55b0f317d3ff">AFIO_EXTICR1_EXTI1_Msk</link>   (0xFUL &lt;&lt; AFIO_EXTICR1_EXTI1_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaccbb32b96a712c94b42bce4e6a4ddfcf">AFIO_EXTICR1_EXTI1</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga742cb1800b4485a6cbbb55b0f317d3ff">AFIO_EXTICR1_EXTI1_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">AFIO_EXTICR1_EXTI2_Pos</emphasis>   (8U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4cd5f4093c9939b867eee45ea7b39690">AFIO_EXTICR1_EXTI2_Msk</link>   (0xFUL &lt;&lt; AFIO_EXTICR1_EXTI2_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf3ebc91bd269ac45cb6391187bcf7539">AFIO_EXTICR1_EXTI2</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga4cd5f4093c9939b867eee45ea7b39690">AFIO_EXTICR1_EXTI2_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">AFIO_EXTICR1_EXTI3_Pos</emphasis>   (12U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa635878b391b1f764bf0895584e885a9">AFIO_EXTICR1_EXTI3_Msk</link>   (0xFUL &lt;&lt; AFIO_EXTICR1_EXTI3_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabfd03f564c8f57caf98c316539fc0417">AFIO_EXTICR1_EXTI3</link>   <link linkend="_group___peripheral___registers___bits___definition_1gaa635878b391b1f764bf0895584e885a9">AFIO_EXTICR1_EXTI3_Msk</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gadabd0f90ffee34a14d6a1f000ae2eaa4">AFIO_EXTICR1_EXTI0_PA</link>   0x00000000U</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">AFIO_EXTICR1_EXTI0_PB_Pos</emphasis>   (0U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad298bf64d016cf9a6853d55f06891fa5">AFIO_EXTICR1_EXTI0_PB_Msk</link>   (0x1UL &lt;&lt; AFIO_EXTICR1_EXTI0_PB_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaad6bdf8b97cf50ed00d8dd4e8ee7ea8e">AFIO_EXTICR1_EXTI0_PB</link>   <link linkend="_group___peripheral___registers___bits___definition_1gad298bf64d016cf9a6853d55f06891fa5">AFIO_EXTICR1_EXTI0_PB_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">AFIO_EXTICR1_EXTI0_PC_Pos</emphasis>   (1U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0a901798ec29954997816994c71b1b75">AFIO_EXTICR1_EXTI0_PC_Msk</link>   (0x1UL &lt;&lt; AFIO_EXTICR1_EXTI0_PC_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6bdcac7c0d6ef7acd5f32467fa018568">AFIO_EXTICR1_EXTI0_PC</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga0a901798ec29954997816994c71b1b75">AFIO_EXTICR1_EXTI0_PC_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">AFIO_EXTICR1_EXTI0_PD_Pos</emphasis>   (0U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaafc7c26ff63bfbaf304de2ee9d0b901d">AFIO_EXTICR1_EXTI0_PD_Msk</link>   (0x3UL &lt;&lt; AFIO_EXTICR1_EXTI0_PD_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga92350544b7f821599e31dc8aa559af40">AFIO_EXTICR1_EXTI0_PD</link>   <link linkend="_group___peripheral___registers___bits___definition_1gaafc7c26ff63bfbaf304de2ee9d0b901d">AFIO_EXTICR1_EXTI0_PD_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">AFIO_EXTICR1_EXTI0_PE_Pos</emphasis>   (2U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae59735b5d1e87fd23d740d6ea1089c1c">AFIO_EXTICR1_EXTI0_PE_Msk</link>   (0x1UL &lt;&lt; AFIO_EXTICR1_EXTI0_PE_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga05586b1f5c510dd5a49b84d1826582dc">AFIO_EXTICR1_EXTI0_PE</link>   <link linkend="_group___peripheral___registers___bits___definition_1gae59735b5d1e87fd23d740d6ea1089c1c">AFIO_EXTICR1_EXTI0_PE_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">AFIO_EXTICR1_EXTI0_PF_Pos</emphasis>   (0U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaeca6c35ea5a551aee1c9d6712bbf910d">AFIO_EXTICR1_EXTI0_PF_Msk</link>   (0x5UL &lt;&lt; AFIO_EXTICR1_EXTI0_PF_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga28d9081b7bdfa6201f4325f9378816f0">AFIO_EXTICR1_EXTI0_PF</link>   <link linkend="_group___peripheral___registers___bits___definition_1gaeca6c35ea5a551aee1c9d6712bbf910d">AFIO_EXTICR1_EXTI0_PF_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">AFIO_EXTICR1_EXTI0_PG_Pos</emphasis>   (1U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5de01a2a5ef809fd6425960dc5bce4b2">AFIO_EXTICR1_EXTI0_PG_Msk</link>   (0x3UL &lt;&lt; AFIO_EXTICR1_EXTI0_PG_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2f2eb1d39f2eabb3d6f0f7eaec1645f5">AFIO_EXTICR1_EXTI0_PG</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga5de01a2a5ef809fd6425960dc5bce4b2">AFIO_EXTICR1_EXTI0_PG_Msk</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab3a7d9c289eaf89afa117634e212cfc4">AFIO_EXTICR1_EXTI1_PA</link>   0x00000000U</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">AFIO_EXTICR1_EXTI1_PB_Pos</emphasis>   (4U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0875047113c271fa919a1a6a655e3259">AFIO_EXTICR1_EXTI1_PB_Msk</link>   (0x1UL &lt;&lt; AFIO_EXTICR1_EXTI1_PB_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafcca06b23b4ec1fdb91a45cc873becc6">AFIO_EXTICR1_EXTI1_PB</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga0875047113c271fa919a1a6a655e3259">AFIO_EXTICR1_EXTI1_PB_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">AFIO_EXTICR1_EXTI1_PC_Pos</emphasis>   (5U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf758f31066fb7c89404dd476e676f9c0">AFIO_EXTICR1_EXTI1_PC_Msk</link>   (0x1UL &lt;&lt; AFIO_EXTICR1_EXTI1_PC_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga65af4023576cc741299122a64ae1b383">AFIO_EXTICR1_EXTI1_PC</link>   <link linkend="_group___peripheral___registers___bits___definition_1gaf758f31066fb7c89404dd476e676f9c0">AFIO_EXTICR1_EXTI1_PC_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">AFIO_EXTICR1_EXTI1_PD_Pos</emphasis>   (4U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae4d2f3e5f3f29b151e6cf182d927e688">AFIO_EXTICR1_EXTI1_PD_Msk</link>   (0x3UL &lt;&lt; AFIO_EXTICR1_EXTI1_PD_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga15bf0d1d0725edac1ad4eb396e6175bb">AFIO_EXTICR1_EXTI1_PD</link>   <link linkend="_group___peripheral___registers___bits___definition_1gae4d2f3e5f3f29b151e6cf182d927e688">AFIO_EXTICR1_EXTI1_PD_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">AFIO_EXTICR1_EXTI1_PE_Pos</emphasis>   (6U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae8037b9f0944349ab66effe81e7334f2">AFIO_EXTICR1_EXTI1_PE_Msk</link>   (0x1UL &lt;&lt; AFIO_EXTICR1_EXTI1_PE_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3fe1509dc09a6f87fb35b4373749a98f">AFIO_EXTICR1_EXTI1_PE</link>   <link linkend="_group___peripheral___registers___bits___definition_1gae8037b9f0944349ab66effe81e7334f2">AFIO_EXTICR1_EXTI1_PE_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">AFIO_EXTICR1_EXTI1_PF_Pos</emphasis>   (4U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae0e1f3b334667b9672569ef1258e0941">AFIO_EXTICR1_EXTI1_PF_Msk</link>   (0x5UL &lt;&lt; AFIO_EXTICR1_EXTI1_PF_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga011af6e4d078b341cf9e0a449a363a50">AFIO_EXTICR1_EXTI1_PF</link>   <link linkend="_group___peripheral___registers___bits___definition_1gae0e1f3b334667b9672569ef1258e0941">AFIO_EXTICR1_EXTI1_PF_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">AFIO_EXTICR1_EXTI1_PG_Pos</emphasis>   (5U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9aa9b0e2bd7db52fb393fbd768506126">AFIO_EXTICR1_EXTI1_PG_Msk</link>   (0x3UL &lt;&lt; AFIO_EXTICR1_EXTI1_PG_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac84f332aaa2762958523d2bfa143692f">AFIO_EXTICR1_EXTI1_PG</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga9aa9b0e2bd7db52fb393fbd768506126">AFIO_EXTICR1_EXTI1_PG_Msk</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5d7b7b9307dea62bace42fe51133ca7e">AFIO_EXTICR1_EXTI2_PA</link>   0x00000000U</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">AFIO_EXTICR1_EXTI2_PB_Pos</emphasis>   (8U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3eaf691e472e48f707da6680fc54aa44">AFIO_EXTICR1_EXTI2_PB_Msk</link>   (0x1UL &lt;&lt; AFIO_EXTICR1_EXTI2_PB_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad510aa89b9819d17e63b7573fc4aa646">AFIO_EXTICR1_EXTI2_PB</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga3eaf691e472e48f707da6680fc54aa44">AFIO_EXTICR1_EXTI2_PB_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">AFIO_EXTICR1_EXTI2_PC_Pos</emphasis>   (9U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa6c092e717aa3a2933ea0755bb0d871e">AFIO_EXTICR1_EXTI2_PC_Msk</link>   (0x1UL &lt;&lt; AFIO_EXTICR1_EXTI2_PC_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf344e3fb3d2317acb4605eb26fc01a86">AFIO_EXTICR1_EXTI2_PC</link>   <link linkend="_group___peripheral___registers___bits___definition_1gaa6c092e717aa3a2933ea0755bb0d871e">AFIO_EXTICR1_EXTI2_PC_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">AFIO_EXTICR1_EXTI2_PD_Pos</emphasis>   (8U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad923f79daaceb442228f3195bc6b32f5">AFIO_EXTICR1_EXTI2_PD_Msk</link>   (0x3UL &lt;&lt; AFIO_EXTICR1_EXTI2_PD_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac80da160b943d018c9dc1116d372ebce">AFIO_EXTICR1_EXTI2_PD</link>   <link linkend="_group___peripheral___registers___bits___definition_1gad923f79daaceb442228f3195bc6b32f5">AFIO_EXTICR1_EXTI2_PD_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">AFIO_EXTICR1_EXTI2_PE_Pos</emphasis>   (10U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga18e4c72503f5cb966329d8e78a76f492">AFIO_EXTICR1_EXTI2_PE_Msk</link>   (0x1UL &lt;&lt; AFIO_EXTICR1_EXTI2_PE_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga15e0e6550f443ec1bbd9692626635880">AFIO_EXTICR1_EXTI2_PE</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga18e4c72503f5cb966329d8e78a76f492">AFIO_EXTICR1_EXTI2_PE_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">AFIO_EXTICR1_EXTI2_PF_Pos</emphasis>   (8U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga108aa71de3d88d8635b68dda490eae35">AFIO_EXTICR1_EXTI2_PF_Msk</link>   (0x5UL &lt;&lt; AFIO_EXTICR1_EXTI2_PF_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae082912de2c081a8c32324b2ef4658d8">AFIO_EXTICR1_EXTI2_PF</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga108aa71de3d88d8635b68dda490eae35">AFIO_EXTICR1_EXTI2_PF_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">AFIO_EXTICR1_EXTI2_PG_Pos</emphasis>   (9U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3b3b0f2dd7ed1e578f47a15a4a9e04f5">AFIO_EXTICR1_EXTI2_PG_Msk</link>   (0x3UL &lt;&lt; AFIO_EXTICR1_EXTI2_PG_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga77b87e4b3280d7a7d4c462adafedfcd6">AFIO_EXTICR1_EXTI2_PG</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga3b3b0f2dd7ed1e578f47a15a4a9e04f5">AFIO_EXTICR1_EXTI2_PG_Msk</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga997512c89370ea344a2bcd5c93bd58f5">AFIO_EXTICR1_EXTI3_PA</link>   0x00000000U</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">AFIO_EXTICR1_EXTI3_PB_Pos</emphasis>   (12U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaeffa9f8f90cefb843aa9ff30c4357b7d">AFIO_EXTICR1_EXTI3_PB_Msk</link>   (0x1UL &lt;&lt; AFIO_EXTICR1_EXTI3_PB_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac29af6af53fe4ef204e27297b01f67c2">AFIO_EXTICR1_EXTI3_PB</link>   <link linkend="_group___peripheral___registers___bits___definition_1gaeffa9f8f90cefb843aa9ff30c4357b7d">AFIO_EXTICR1_EXTI3_PB_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">AFIO_EXTICR1_EXTI3_PC_Pos</emphasis>   (13U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabcc218e6c1e2d3fc9811ed8207908be9">AFIO_EXTICR1_EXTI3_PC_Msk</link>   (0x1UL &lt;&lt; AFIO_EXTICR1_EXTI3_PC_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4debafaa8694c4065cd9e24a248cb52e">AFIO_EXTICR1_EXTI3_PC</link>   <link linkend="_group___peripheral___registers___bits___definition_1gabcc218e6c1e2d3fc9811ed8207908be9">AFIO_EXTICR1_EXTI3_PC_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">AFIO_EXTICR1_EXTI3_PD_Pos</emphasis>   (12U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gadc2c9b8150b2fead53944141db9b8f0c">AFIO_EXTICR1_EXTI3_PD_Msk</link>   (0x3UL &lt;&lt; AFIO_EXTICR1_EXTI3_PD_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9452bca38bfe641a4fc2050b617671eb">AFIO_EXTICR1_EXTI3_PD</link>   <link linkend="_group___peripheral___registers___bits___definition_1gadc2c9b8150b2fead53944141db9b8f0c">AFIO_EXTICR1_EXTI3_PD_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">AFIO_EXTICR1_EXTI3_PE_Pos</emphasis>   (14U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5e80f710c97c576345e314d74e3f2031">AFIO_EXTICR1_EXTI3_PE_Msk</link>   (0x1UL &lt;&lt; AFIO_EXTICR1_EXTI3_PE_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5e651df29896772fe9f3853489ee6f2a">AFIO_EXTICR1_EXTI3_PE</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga5e80f710c97c576345e314d74e3f2031">AFIO_EXTICR1_EXTI3_PE_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">AFIO_EXTICR1_EXTI3_PF_Pos</emphasis>   (12U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga249503810d76a4b81d9a4094382b9eec">AFIO_EXTICR1_EXTI3_PF_Msk</link>   (0x5UL &lt;&lt; AFIO_EXTICR1_EXTI3_PF_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad54b3ead5fdcdfaa75a70ddd75de76ad">AFIO_EXTICR1_EXTI3_PF</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga249503810d76a4b81d9a4094382b9eec">AFIO_EXTICR1_EXTI3_PF_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">AFIO_EXTICR1_EXTI3_PG_Pos</emphasis>   (13U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2ef1c17918a05efacfb1f95c6bebf520">AFIO_EXTICR1_EXTI3_PG_Msk</link>   (0x3UL &lt;&lt; AFIO_EXTICR1_EXTI3_PG_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga238ec09330b1f3f3413cd94799fe01c2">AFIO_EXTICR1_EXTI3_PG</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga2ef1c17918a05efacfb1f95c6bebf520">AFIO_EXTICR1_EXTI3_PG_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">AFIO_EXTICR2_EXTI4_Pos</emphasis>   (0U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gace5bcfaa995e08d1d540483d0abc7f90">AFIO_EXTICR2_EXTI4_Msk</link>   (0xFUL &lt;&lt; AFIO_EXTICR2_EXTI4_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga33b4ac98df898c047cf7f7bba7345c2c">AFIO_EXTICR2_EXTI4</link>   <link linkend="_group___peripheral___registers___bits___definition_1gace5bcfaa995e08d1d540483d0abc7f90">AFIO_EXTICR2_EXTI4_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">AFIO_EXTICR2_EXTI5_Pos</emphasis>   (4U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0426889a62f79f7debe250dbdbae0902">AFIO_EXTICR2_EXTI5_Msk</link>   (0xFUL &lt;&lt; AFIO_EXTICR2_EXTI5_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad9377dc8598bf60ee3380119c290434a">AFIO_EXTICR2_EXTI5</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga0426889a62f79f7debe250dbdbae0902">AFIO_EXTICR2_EXTI5_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">AFIO_EXTICR2_EXTI6_Pos</emphasis>   (8U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa2a7b2cadda6a000797fd7f3dd8d57e2">AFIO_EXTICR2_EXTI6_Msk</link>   (0xFUL &lt;&lt; AFIO_EXTICR2_EXTI6_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7317f7e229e75fef4e83e4c22c43909b">AFIO_EXTICR2_EXTI6</link>   <link linkend="_group___peripheral___registers___bits___definition_1gaa2a7b2cadda6a000797fd7f3dd8d57e2">AFIO_EXTICR2_EXTI6_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">AFIO_EXTICR2_EXTI7_Pos</emphasis>   (12U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga243f3289554f032bcc00baf2708cf753">AFIO_EXTICR2_EXTI7_Msk</link>   (0xFUL &lt;&lt; AFIO_EXTICR2_EXTI7_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga212e4d4cfe884b2c8ccffb6078252cf0">AFIO_EXTICR2_EXTI7</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga243f3289554f032bcc00baf2708cf753">AFIO_EXTICR2_EXTI7_Msk</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae09cf2c0e2b506bdd041f55bdb40b21e">AFIO_EXTICR2_EXTI4_PA</link>   0x00000000U</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">AFIO_EXTICR2_EXTI4_PB_Pos</emphasis>   (0U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa789c68ab8141920a65dfcbba471a75e">AFIO_EXTICR2_EXTI4_PB_Msk</link>   (0x1UL &lt;&lt; AFIO_EXTICR2_EXTI4_PB_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5389cf9203b09f15d3b849d722285172">AFIO_EXTICR2_EXTI4_PB</link>   <link linkend="_group___peripheral___registers___bits___definition_1gaa789c68ab8141920a65dfcbba471a75e">AFIO_EXTICR2_EXTI4_PB_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">AFIO_EXTICR2_EXTI4_PC_Pos</emphasis>   (1U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga466ab3668f2527ee772be15ff604e947">AFIO_EXTICR2_EXTI4_PC_Msk</link>   (0x1UL &lt;&lt; AFIO_EXTICR2_EXTI4_PC_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6865341c5319938ce60eac3333799f6a">AFIO_EXTICR2_EXTI4_PC</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga466ab3668f2527ee772be15ff604e947">AFIO_EXTICR2_EXTI4_PC_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">AFIO_EXTICR2_EXTI4_PD_Pos</emphasis>   (0U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5f721c2f8199e3c2c481ddd5efa31ad2">AFIO_EXTICR2_EXTI4_PD_Msk</link>   (0x3UL &lt;&lt; AFIO_EXTICR2_EXTI4_PD_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad10a38a25ea2f1c66a620faf5c1a838d">AFIO_EXTICR2_EXTI4_PD</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga5f721c2f8199e3c2c481ddd5efa31ad2">AFIO_EXTICR2_EXTI4_PD_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">AFIO_EXTICR2_EXTI4_PE_Pos</emphasis>   (2U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad714dd15bf467db9d75e2c0778c21cb5">AFIO_EXTICR2_EXTI4_PE_Msk</link>   (0x1UL &lt;&lt; AFIO_EXTICR2_EXTI4_PE_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa0f754184b299727c682ebee9f1fbe1e">AFIO_EXTICR2_EXTI4_PE</link>   <link linkend="_group___peripheral___registers___bits___definition_1gad714dd15bf467db9d75e2c0778c21cb5">AFIO_EXTICR2_EXTI4_PE_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">AFIO_EXTICR2_EXTI4_PF_Pos</emphasis>   (0U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga82cc0ee606164cc0cc5a95a95ebcda03">AFIO_EXTICR2_EXTI4_PF_Msk</link>   (0x5UL &lt;&lt; AFIO_EXTICR2_EXTI4_PF_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga060cdc770e394f184301ce634a8f640d">AFIO_EXTICR2_EXTI4_PF</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga82cc0ee606164cc0cc5a95a95ebcda03">AFIO_EXTICR2_EXTI4_PF_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">AFIO_EXTICR2_EXTI4_PG_Pos</emphasis>   (1U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaedc41f95050dcbf5736f4913ad11effd">AFIO_EXTICR2_EXTI4_PG_Msk</link>   (0x3UL &lt;&lt; AFIO_EXTICR2_EXTI4_PG_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1be03ef7c34728481526524399c98b1a">AFIO_EXTICR2_EXTI4_PG</link>   <link linkend="_group___peripheral___registers___bits___definition_1gaedc41f95050dcbf5736f4913ad11effd">AFIO_EXTICR2_EXTI4_PG_Msk</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gadc989656f3311661f081e3b64ce97300">AFIO_EXTICR2_EXTI5_PA</link>   0x00000000U</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">AFIO_EXTICR2_EXTI5_PB_Pos</emphasis>   (4U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9f6940fefde7e096cfd2180f4fc8a256">AFIO_EXTICR2_EXTI5_PB_Msk</link>   (0x1UL &lt;&lt; AFIO_EXTICR2_EXTI5_PB_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga413820e35ed4ee872607877ad95677cb">AFIO_EXTICR2_EXTI5_PB</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga9f6940fefde7e096cfd2180f4fc8a256">AFIO_EXTICR2_EXTI5_PB_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">AFIO_EXTICR2_EXTI5_PC_Pos</emphasis>   (5U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa77c39e874901a606dbe325952187266">AFIO_EXTICR2_EXTI5_PC_Msk</link>   (0x1UL &lt;&lt; AFIO_EXTICR2_EXTI5_PC_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabf7865926d5956e9475cc0c066b04422">AFIO_EXTICR2_EXTI5_PC</link>   <link linkend="_group___peripheral___registers___bits___definition_1gaa77c39e874901a606dbe325952187266">AFIO_EXTICR2_EXTI5_PC_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">AFIO_EXTICR2_EXTI5_PD_Pos</emphasis>   (4U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9b2d57234616b6b2c411e7ac439a6343">AFIO_EXTICR2_EXTI5_PD_Msk</link>   (0x3UL &lt;&lt; AFIO_EXTICR2_EXTI5_PD_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4f6c7510dab484cee8fbff2706b1f71e">AFIO_EXTICR2_EXTI5_PD</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga9b2d57234616b6b2c411e7ac439a6343">AFIO_EXTICR2_EXTI5_PD_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">AFIO_EXTICR2_EXTI5_PE_Pos</emphasis>   (6U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga83975441bb5b69ebb02684452321723a">AFIO_EXTICR2_EXTI5_PE_Msk</link>   (0x1UL &lt;&lt; AFIO_EXTICR2_EXTI5_PE_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gadefc651261fc971d87182091bafd6e58">AFIO_EXTICR2_EXTI5_PE</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga83975441bb5b69ebb02684452321723a">AFIO_EXTICR2_EXTI5_PE_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">AFIO_EXTICR2_EXTI5_PF_Pos</emphasis>   (4U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4a503bcf2c83eae2b46d501190f15ee5">AFIO_EXTICR2_EXTI5_PF_Msk</link>   (0x5UL &lt;&lt; AFIO_EXTICR2_EXTI5_PF_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac64326ef24af7db6c187ac94c42815a9">AFIO_EXTICR2_EXTI5_PF</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga4a503bcf2c83eae2b46d501190f15ee5">AFIO_EXTICR2_EXTI5_PF_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">AFIO_EXTICR2_EXTI5_PG_Pos</emphasis>   (5U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga40d75774f8e0ed76cac3b7247b87336c">AFIO_EXTICR2_EXTI5_PG_Msk</link>   (0x3UL &lt;&lt; AFIO_EXTICR2_EXTI5_PG_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga19f0f00e4481514764ac4184c60cea0c">AFIO_EXTICR2_EXTI5_PG</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga40d75774f8e0ed76cac3b7247b87336c">AFIO_EXTICR2_EXTI5_PG_Msk</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga972dc06c372f38c996d93ef7a1c1f85e">AFIO_EXTICR2_EXTI6_PA</link>   0x00000000U</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">AFIO_EXTICR2_EXTI6_PB_Pos</emphasis>   (8U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa3e0c9b5dd1f448427334fd21e1e573b">AFIO_EXTICR2_EXTI6_PB_Msk</link>   (0x1UL &lt;&lt; AFIO_EXTICR2_EXTI6_PB_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf2995275d7c77d46e8bd137aa82ef716">AFIO_EXTICR2_EXTI6_PB</link>   <link linkend="_group___peripheral___registers___bits___definition_1gaa3e0c9b5dd1f448427334fd21e1e573b">AFIO_EXTICR2_EXTI6_PB_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">AFIO_EXTICR2_EXTI6_PC_Pos</emphasis>   (9U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga24fb736c6d048c77c3a6759a129f3dde">AFIO_EXTICR2_EXTI6_PC_Msk</link>   (0x1UL &lt;&lt; AFIO_EXTICR2_EXTI6_PC_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5a8ed5d0e9e0fcc0338df5a67917b63b">AFIO_EXTICR2_EXTI6_PC</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga24fb736c6d048c77c3a6759a129f3dde">AFIO_EXTICR2_EXTI6_PC_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">AFIO_EXTICR2_EXTI6_PD_Pos</emphasis>   (8U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga84ee87aa08173333ca959a76c5a48e94">AFIO_EXTICR2_EXTI6_PD_Msk</link>   (0x3UL &lt;&lt; AFIO_EXTICR2_EXTI6_PD_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7821358b1f796f98cbbe50a65bca0f72">AFIO_EXTICR2_EXTI6_PD</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga84ee87aa08173333ca959a76c5a48e94">AFIO_EXTICR2_EXTI6_PD_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">AFIO_EXTICR2_EXTI6_PE_Pos</emphasis>   (10U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3ae45db80e5d448abf2d75c5ab629b53">AFIO_EXTICR2_EXTI6_PE_Msk</link>   (0x1UL &lt;&lt; AFIO_EXTICR2_EXTI6_PE_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga93a5b1e7d9deec1a54595a66f7af3669">AFIO_EXTICR2_EXTI6_PE</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga3ae45db80e5d448abf2d75c5ab629b53">AFIO_EXTICR2_EXTI6_PE_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">AFIO_EXTICR2_EXTI6_PF_Pos</emphasis>   (8U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0ea50d33aaeb29f6f04d15c61ac6455d">AFIO_EXTICR2_EXTI6_PF_Msk</link>   (0x5UL &lt;&lt; AFIO_EXTICR2_EXTI6_PF_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga75490e845a33ab81645bc1806e3c68d9">AFIO_EXTICR2_EXTI6_PF</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga0ea50d33aaeb29f6f04d15c61ac6455d">AFIO_EXTICR2_EXTI6_PF_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">AFIO_EXTICR2_EXTI6_PG_Pos</emphasis>   (9U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga36ce1a1620ad8b8e5e4660f1ca0e7636">AFIO_EXTICR2_EXTI6_PG_Msk</link>   (0x3UL &lt;&lt; AFIO_EXTICR2_EXTI6_PG_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad3f90dbce0f5d20e2649a1cbdab95ec7">AFIO_EXTICR2_EXTI6_PG</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga36ce1a1620ad8b8e5e4660f1ca0e7636">AFIO_EXTICR2_EXTI6_PG_Msk</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2d447f7884e518e9d7799ad2d6d55405">AFIO_EXTICR2_EXTI7_PA</link>   0x00000000U</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">AFIO_EXTICR2_EXTI7_PB_Pos</emphasis>   (12U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7944c7056aef0213f8f31bf7350e5e11">AFIO_EXTICR2_EXTI7_PB_Msk</link>   (0x1UL &lt;&lt; AFIO_EXTICR2_EXTI7_PB_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gadc1080e69a26838459bb949862d4ae79">AFIO_EXTICR2_EXTI7_PB</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga7944c7056aef0213f8f31bf7350e5e11">AFIO_EXTICR2_EXTI7_PB_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">AFIO_EXTICR2_EXTI7_PC_Pos</emphasis>   (13U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga097abe481073659e473c1d2e8b4403fd">AFIO_EXTICR2_EXTI7_PC_Msk</link>   (0x1UL &lt;&lt; AFIO_EXTICR2_EXTI7_PC_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae15ae0750d0d996c309c2c5e25dd6f9e">AFIO_EXTICR2_EXTI7_PC</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga097abe481073659e473c1d2e8b4403fd">AFIO_EXTICR2_EXTI7_PC_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">AFIO_EXTICR2_EXTI7_PD_Pos</emphasis>   (12U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga509aa47669322c61511e97b703c00c71">AFIO_EXTICR2_EXTI7_PD_Msk</link>   (0x3UL &lt;&lt; AFIO_EXTICR2_EXTI7_PD_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga38c86aa9bd6e7c670e691a6ca43da769">AFIO_EXTICR2_EXTI7_PD</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga509aa47669322c61511e97b703c00c71">AFIO_EXTICR2_EXTI7_PD_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">AFIO_EXTICR2_EXTI7_PE_Pos</emphasis>   (14U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf424a0ecbb1e87f2a4da18ccfbb2044b">AFIO_EXTICR2_EXTI7_PE_Msk</link>   (0x1UL &lt;&lt; AFIO_EXTICR2_EXTI7_PE_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga11e713516450ef91615f044070000cc5">AFIO_EXTICR2_EXTI7_PE</link>   <link linkend="_group___peripheral___registers___bits___definition_1gaf424a0ecbb1e87f2a4da18ccfbb2044b">AFIO_EXTICR2_EXTI7_PE_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">AFIO_EXTICR2_EXTI7_PF_Pos</emphasis>   (12U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga96540cf78c8342b8aa7bf8243b31feb8">AFIO_EXTICR2_EXTI7_PF_Msk</link>   (0x5UL &lt;&lt; AFIO_EXTICR2_EXTI7_PF_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga02247fbb913c2011b640615fbd40aa02">AFIO_EXTICR2_EXTI7_PF</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga96540cf78c8342b8aa7bf8243b31feb8">AFIO_EXTICR2_EXTI7_PF_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">AFIO_EXTICR2_EXTI7_PG_Pos</emphasis>   (13U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa0fb916e48a9a398c98f04b0716741a0">AFIO_EXTICR2_EXTI7_PG_Msk</link>   (0x3UL &lt;&lt; AFIO_EXTICR2_EXTI7_PG_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac85a8ce70fcfb95396b4c9b073588dea">AFIO_EXTICR2_EXTI7_PG</link>   <link linkend="_group___peripheral___registers___bits___definition_1gaa0fb916e48a9a398c98f04b0716741a0">AFIO_EXTICR2_EXTI7_PG_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">AFIO_EXTICR3_EXTI8_Pos</emphasis>   (0U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab9a5d046954f07913fff80f7f91250fa">AFIO_EXTICR3_EXTI8_Msk</link>   (0xFUL &lt;&lt; AFIO_EXTICR3_EXTI8_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad884eb6b39aeaf19ff10cc2a9b797f42">AFIO_EXTICR3_EXTI8</link>   <link linkend="_group___peripheral___registers___bits___definition_1gab9a5d046954f07913fff80f7f91250fa">AFIO_EXTICR3_EXTI8_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">AFIO_EXTICR3_EXTI9_Pos</emphasis>   (4U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga34c85179a344af89f56d52cc073b4417">AFIO_EXTICR3_EXTI9_Msk</link>   (0xFUL &lt;&lt; AFIO_EXTICR3_EXTI9_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3c0d0d9202bb87d664f03fbe6c3c4fee">AFIO_EXTICR3_EXTI9</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga34c85179a344af89f56d52cc073b4417">AFIO_EXTICR3_EXTI9_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">AFIO_EXTICR3_EXTI10_Pos</emphasis>   (8U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga15d068b7ec76eaa58f2024d2015a9970">AFIO_EXTICR3_EXTI10_Msk</link>   (0xFUL &lt;&lt; AFIO_EXTICR3_EXTI10_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga92257f1951dcd4c3788e060151fc0f9a">AFIO_EXTICR3_EXTI10</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga15d068b7ec76eaa58f2024d2015a9970">AFIO_EXTICR3_EXTI10_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">AFIO_EXTICR3_EXTI11_Pos</emphasis>   (12U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga27b37e19c74fe376e13096bdc7f6d1d9">AFIO_EXTICR3_EXTI11_Msk</link>   (0xFUL &lt;&lt; AFIO_EXTICR3_EXTI11_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1a093114602f8b27cf3a8ad641d1c7a2">AFIO_EXTICR3_EXTI11</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga27b37e19c74fe376e13096bdc7f6d1d9">AFIO_EXTICR3_EXTI11_Msk</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga526d9d45feb9aac4b24f1d59fa4c5ee8">AFIO_EXTICR3_EXTI8_PA</link>   0x00000000U</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">AFIO_EXTICR3_EXTI8_PB_Pos</emphasis>   (0U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9644fb8e8288bc9b645f86c36364fc6b">AFIO_EXTICR3_EXTI8_PB_Msk</link>   (0x1UL &lt;&lt; AFIO_EXTICR3_EXTI8_PB_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga45c438d1e706eb5b3ae511bea340be86">AFIO_EXTICR3_EXTI8_PB</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga9644fb8e8288bc9b645f86c36364fc6b">AFIO_EXTICR3_EXTI8_PB_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">AFIO_EXTICR3_EXTI8_PC_Pos</emphasis>   (1U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4eeff72f50651968d5b49af9f3b91e45">AFIO_EXTICR3_EXTI8_PC_Msk</link>   (0x1UL &lt;&lt; AFIO_EXTICR3_EXTI8_PC_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac883bc8858f41cb30b4f3e21e7a57365">AFIO_EXTICR3_EXTI8_PC</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga4eeff72f50651968d5b49af9f3b91e45">AFIO_EXTICR3_EXTI8_PC_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">AFIO_EXTICR3_EXTI8_PD_Pos</emphasis>   (0U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3a1ba3fb99aab161d0994a04e986e74d">AFIO_EXTICR3_EXTI8_PD_Msk</link>   (0x3UL &lt;&lt; AFIO_EXTICR3_EXTI8_PD_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf9309b5f34e93238a0e581dbfdca8e48">AFIO_EXTICR3_EXTI8_PD</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga3a1ba3fb99aab161d0994a04e986e74d">AFIO_EXTICR3_EXTI8_PD_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">AFIO_EXTICR3_EXTI8_PE_Pos</emphasis>   (2U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad32317e9dd7dbf35b486600f7a8128a5">AFIO_EXTICR3_EXTI8_PE_Msk</link>   (0x1UL &lt;&lt; AFIO_EXTICR3_EXTI8_PE_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae5f4de9204eef03aaf55b51fbdb0b208">AFIO_EXTICR3_EXTI8_PE</link>   <link linkend="_group___peripheral___registers___bits___definition_1gad32317e9dd7dbf35b486600f7a8128a5">AFIO_EXTICR3_EXTI8_PE_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">AFIO_EXTICR3_EXTI8_PF_Pos</emphasis>   (0U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad3df71df88790842fd2a9aee447b74e8">AFIO_EXTICR3_EXTI8_PF_Msk</link>   (0x5UL &lt;&lt; AFIO_EXTICR3_EXTI8_PF_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf1e38476095ce5f28c2915d6b9094dd9">AFIO_EXTICR3_EXTI8_PF</link>   <link linkend="_group___peripheral___registers___bits___definition_1gad3df71df88790842fd2a9aee447b74e8">AFIO_EXTICR3_EXTI8_PF_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">AFIO_EXTICR3_EXTI8_PG_Pos</emphasis>   (1U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab341cdd456a29c4806d961d309a1289b">AFIO_EXTICR3_EXTI8_PG_Msk</link>   (0x3UL &lt;&lt; AFIO_EXTICR3_EXTI8_PG_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga17aca2794a6b4e5de3d611c1fa56f607">AFIO_EXTICR3_EXTI8_PG</link>   <link linkend="_group___peripheral___registers___bits___definition_1gab341cdd456a29c4806d961d309a1289b">AFIO_EXTICR3_EXTI8_PG_Msk</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafb41e2364549947ff3cc5dbabbb44b8b">AFIO_EXTICR3_EXTI9_PA</link>   0x00000000U</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">AFIO_EXTICR3_EXTI9_PB_Pos</emphasis>   (4U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0544a02084fe4784a48267405717a071">AFIO_EXTICR3_EXTI9_PB_Msk</link>   (0x1UL &lt;&lt; AFIO_EXTICR3_EXTI9_PB_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaca9f3a38dac41c2f33267f1e7d4c6464">AFIO_EXTICR3_EXTI9_PB</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga0544a02084fe4784a48267405717a071">AFIO_EXTICR3_EXTI9_PB_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">AFIO_EXTICR3_EXTI9_PC_Pos</emphasis>   (5U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga03bf199dd61405446480dcdfe264404d">AFIO_EXTICR3_EXTI9_PC_Msk</link>   (0x1UL &lt;&lt; AFIO_EXTICR3_EXTI9_PC_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3b24f72385c49b4660b8ace02ed1ebb6">AFIO_EXTICR3_EXTI9_PC</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga03bf199dd61405446480dcdfe264404d">AFIO_EXTICR3_EXTI9_PC_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">AFIO_EXTICR3_EXTI9_PD_Pos</emphasis>   (4U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga87bd12dbba5d23c8498c0f2299a391c3">AFIO_EXTICR3_EXTI9_PD_Msk</link>   (0x3UL &lt;&lt; AFIO_EXTICR3_EXTI9_PD_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8d3171a6649fd87f8b69a7d322862458">AFIO_EXTICR3_EXTI9_PD</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga87bd12dbba5d23c8498c0f2299a391c3">AFIO_EXTICR3_EXTI9_PD_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">AFIO_EXTICR3_EXTI9_PE_Pos</emphasis>   (6U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga17b792d1a3ef191ad9d5830521a83109">AFIO_EXTICR3_EXTI9_PE_Msk</link>   (0x1UL &lt;&lt; AFIO_EXTICR3_EXTI9_PE_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafbcff98c1a74db03ae59b55ac23b1f3f">AFIO_EXTICR3_EXTI9_PE</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga17b792d1a3ef191ad9d5830521a83109">AFIO_EXTICR3_EXTI9_PE_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">AFIO_EXTICR3_EXTI9_PF_Pos</emphasis>   (4U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad13e43fec050e79a56b1c645e9062e65">AFIO_EXTICR3_EXTI9_PF_Msk</link>   (0x5UL &lt;&lt; AFIO_EXTICR3_EXTI9_PF_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae0bc2fed193eedf53ae10679366bc0a7">AFIO_EXTICR3_EXTI9_PF</link>   <link linkend="_group___peripheral___registers___bits___definition_1gad13e43fec050e79a56b1c645e9062e65">AFIO_EXTICR3_EXTI9_PF_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">AFIO_EXTICR3_EXTI9_PG_Pos</emphasis>   (5U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae3f081223a081dc94eafe4599bdc4dde">AFIO_EXTICR3_EXTI9_PG_Msk</link>   (0x3UL &lt;&lt; AFIO_EXTICR3_EXTI9_PG_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga192508b7d86b6811f53f19a536c2d12c">AFIO_EXTICR3_EXTI9_PG</link>   <link linkend="_group___peripheral___registers___bits___definition_1gae3f081223a081dc94eafe4599bdc4dde">AFIO_EXTICR3_EXTI9_PG_Msk</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga27a139540b2db607b4fd61bcba167b1d">AFIO_EXTICR3_EXTI10_PA</link>   0x00000000U</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">AFIO_EXTICR3_EXTI10_PB_Pos</emphasis>   (8U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9a94f94bd9df8ed5e0d08a07a1bef36b">AFIO_EXTICR3_EXTI10_PB_Msk</link>   (0x1UL &lt;&lt; AFIO_EXTICR3_EXTI10_PB_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabaccb0d21cdfac29d44e044f80bfd551">AFIO_EXTICR3_EXTI10_PB</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga9a94f94bd9df8ed5e0d08a07a1bef36b">AFIO_EXTICR3_EXTI10_PB_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">AFIO_EXTICR3_EXTI10_PC_Pos</emphasis>   (9U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab0c8fcf47a7de876a46d875fc0d3dcc9">AFIO_EXTICR3_EXTI10_PC_Msk</link>   (0x1UL &lt;&lt; AFIO_EXTICR3_EXTI10_PC_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga82d32aa776a2a0610d06ea925f083f3c">AFIO_EXTICR3_EXTI10_PC</link>   <link linkend="_group___peripheral___registers___bits___definition_1gab0c8fcf47a7de876a46d875fc0d3dcc9">AFIO_EXTICR3_EXTI10_PC_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">AFIO_EXTICR3_EXTI10_PD_Pos</emphasis>   (8U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga574820c1cb07324b7a16fcd550661754">AFIO_EXTICR3_EXTI10_PD_Msk</link>   (0x3UL &lt;&lt; AFIO_EXTICR3_EXTI10_PD_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga793a4b7d1f5ca55e1cc58385c6dc6e24">AFIO_EXTICR3_EXTI10_PD</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga574820c1cb07324b7a16fcd550661754">AFIO_EXTICR3_EXTI10_PD_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">AFIO_EXTICR3_EXTI10_PE_Pos</emphasis>   (10U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gadf5e4811f1bf60a41badf8ee43c7df7d">AFIO_EXTICR3_EXTI10_PE_Msk</link>   (0x1UL &lt;&lt; AFIO_EXTICR3_EXTI10_PE_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga96ff27d348b606c08277c7ac8f382fb5">AFIO_EXTICR3_EXTI10_PE</link>   <link linkend="_group___peripheral___registers___bits___definition_1gadf5e4811f1bf60a41badf8ee43c7df7d">AFIO_EXTICR3_EXTI10_PE_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">AFIO_EXTICR3_EXTI10_PF_Pos</emphasis>   (8U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga90108019822d08f65c939f9017b56a0c">AFIO_EXTICR3_EXTI10_PF_Msk</link>   (0x5UL &lt;&lt; AFIO_EXTICR3_EXTI10_PF_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab734158e98246df055e1a5dbaffe7059">AFIO_EXTICR3_EXTI10_PF</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga90108019822d08f65c939f9017b56a0c">AFIO_EXTICR3_EXTI10_PF_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">AFIO_EXTICR3_EXTI10_PG_Pos</emphasis>   (9U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga22e48e7834bd876e1dc1b2f986178151">AFIO_EXTICR3_EXTI10_PG_Msk</link>   (0x3UL &lt;&lt; AFIO_EXTICR3_EXTI10_PG_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga858b106b9e67f1c59c96259a5973f70f">AFIO_EXTICR3_EXTI10_PG</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga22e48e7834bd876e1dc1b2f986178151">AFIO_EXTICR3_EXTI10_PG_Msk</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga113fe92dc8f073fc04f6ba13fcccc435">AFIO_EXTICR3_EXTI11_PA</link>   0x00000000U</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">AFIO_EXTICR3_EXTI11_PB_Pos</emphasis>   (12U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0180d73b4d054b4ece4c6d40b48685df">AFIO_EXTICR3_EXTI11_PB_Msk</link>   (0x1UL &lt;&lt; AFIO_EXTICR3_EXTI11_PB_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga68ced8ddefa2584cb540197a681ae3aa">AFIO_EXTICR3_EXTI11_PB</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga0180d73b4d054b4ece4c6d40b48685df">AFIO_EXTICR3_EXTI11_PB_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">AFIO_EXTICR3_EXTI11_PC_Pos</emphasis>   (13U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga15101581868c3d4ca67ca3e53bc1dc30">AFIO_EXTICR3_EXTI11_PC_Msk</link>   (0x1UL &lt;&lt; AFIO_EXTICR3_EXTI11_PC_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gadb0b957f573e9058d46707823f76544b">AFIO_EXTICR3_EXTI11_PC</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga15101581868c3d4ca67ca3e53bc1dc30">AFIO_EXTICR3_EXTI11_PC_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">AFIO_EXTICR3_EXTI11_PD_Pos</emphasis>   (12U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5532e5961d53180c65ecc70e80b6397c">AFIO_EXTICR3_EXTI11_PD_Msk</link>   (0x3UL &lt;&lt; AFIO_EXTICR3_EXTI11_PD_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac2efedaa9393277d5bc9b0819081089f">AFIO_EXTICR3_EXTI11_PD</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga5532e5961d53180c65ecc70e80b6397c">AFIO_EXTICR3_EXTI11_PD_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">AFIO_EXTICR3_EXTI11_PE_Pos</emphasis>   (14U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga03714bafd92f04c89e6fc03a6511684f">AFIO_EXTICR3_EXTI11_PE_Msk</link>   (0x1UL &lt;&lt; AFIO_EXTICR3_EXTI11_PE_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaac39cba62bb1789a26357c9f2a8ced07">AFIO_EXTICR3_EXTI11_PE</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga03714bafd92f04c89e6fc03a6511684f">AFIO_EXTICR3_EXTI11_PE_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">AFIO_EXTICR3_EXTI11_PF_Pos</emphasis>   (12U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga978ee755f6c32c7fa58e3716f34da2e9">AFIO_EXTICR3_EXTI11_PF_Msk</link>   (0x5UL &lt;&lt; AFIO_EXTICR3_EXTI11_PF_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0c64cb7d1d35ed9cca38017c22f11b74">AFIO_EXTICR3_EXTI11_PF</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga978ee755f6c32c7fa58e3716f34da2e9">AFIO_EXTICR3_EXTI11_PF_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">AFIO_EXTICR3_EXTI11_PG_Pos</emphasis>   (13U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga61f9246abdcec1161d1286d68158a01d">AFIO_EXTICR3_EXTI11_PG_Msk</link>   (0x3UL &lt;&lt; AFIO_EXTICR3_EXTI11_PG_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5f8ae9550ea87d19f0a079e97781ede6">AFIO_EXTICR3_EXTI11_PG</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga61f9246abdcec1161d1286d68158a01d">AFIO_EXTICR3_EXTI11_PG_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">AFIO_EXTICR4_EXTI12_Pos</emphasis>   (0U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2a174623c5939a460537efc47c984cd1">AFIO_EXTICR4_EXTI12_Msk</link>   (0xFUL &lt;&lt; AFIO_EXTICR4_EXTI12_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8bf4c6bc347fbcfe165f77022e8f62de">AFIO_EXTICR4_EXTI12</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga2a174623c5939a460537efc47c984cd1">AFIO_EXTICR4_EXTI12_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">AFIO_EXTICR4_EXTI13_Pos</emphasis>   (4U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga365e2b7c518c8ae95cbae9a2591f4c62">AFIO_EXTICR4_EXTI13_Msk</link>   (0xFUL &lt;&lt; AFIO_EXTICR4_EXTI13_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae1c3212d1a9bac9406b3f551d1ae11e2">AFIO_EXTICR4_EXTI13</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga365e2b7c518c8ae95cbae9a2591f4c62">AFIO_EXTICR4_EXTI13_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">AFIO_EXTICR4_EXTI14_Pos</emphasis>   (8U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga57625bb6df4f4fa41035bc24966fbe1c">AFIO_EXTICR4_EXTI14_Msk</link>   (0xFUL &lt;&lt; AFIO_EXTICR4_EXTI14_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga118a1c525ee97874729cf90d6c24bd88">AFIO_EXTICR4_EXTI14</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga57625bb6df4f4fa41035bc24966fbe1c">AFIO_EXTICR4_EXTI14_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">AFIO_EXTICR4_EXTI15_Pos</emphasis>   (12U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf8629da9086b8d439e84335964dd2167">AFIO_EXTICR4_EXTI15_Msk</link>   (0xFUL &lt;&lt; AFIO_EXTICR4_EXTI15_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9915ab8c0c791aa21024509fa2c4dcae">AFIO_EXTICR4_EXTI15</link>   <link linkend="_group___peripheral___registers___bits___definition_1gaf8629da9086b8d439e84335964dd2167">AFIO_EXTICR4_EXTI15_Msk</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab14150cfe378ed40761843c901b55424">AFIO_EXTICR4_EXTI12_PA</link>   0x00000000U</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">AFIO_EXTICR4_EXTI12_PB_Pos</emphasis>   (0U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga87e2c9ca8c2b3c8679749b7fd5edde3b">AFIO_EXTICR4_EXTI12_PB_Msk</link>   (0x1UL &lt;&lt; AFIO_EXTICR4_EXTI12_PB_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0372dff2ea38e52dc120abae0a9f614b">AFIO_EXTICR4_EXTI12_PB</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga87e2c9ca8c2b3c8679749b7fd5edde3b">AFIO_EXTICR4_EXTI12_PB_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">AFIO_EXTICR4_EXTI12_PC_Pos</emphasis>   (1U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7e19bea430c420293bd2c4282087881d">AFIO_EXTICR4_EXTI12_PC_Msk</link>   (0x1UL &lt;&lt; AFIO_EXTICR4_EXTI12_PC_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4e2751b2064faf2a8486dc8ebc3df06b">AFIO_EXTICR4_EXTI12_PC</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga7e19bea430c420293bd2c4282087881d">AFIO_EXTICR4_EXTI12_PC_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">AFIO_EXTICR4_EXTI12_PD_Pos</emphasis>   (0U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga52db843f810202092f1b098b1a22de13">AFIO_EXTICR4_EXTI12_PD_Msk</link>   (0x3UL &lt;&lt; AFIO_EXTICR4_EXTI12_PD_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac49a8808676089ab81b76917fbdb83e2">AFIO_EXTICR4_EXTI12_PD</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga52db843f810202092f1b098b1a22de13">AFIO_EXTICR4_EXTI12_PD_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">AFIO_EXTICR4_EXTI12_PE_Pos</emphasis>   (2U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga089ccc09a7c8f9f560218c84e3745dad">AFIO_EXTICR4_EXTI12_PE_Msk</link>   (0x1UL &lt;&lt; AFIO_EXTICR4_EXTI12_PE_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga12c1dc0c5b0511a08df176e59ac54c62">AFIO_EXTICR4_EXTI12_PE</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga089ccc09a7c8f9f560218c84e3745dad">AFIO_EXTICR4_EXTI12_PE_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">AFIO_EXTICR4_EXTI12_PF_Pos</emphasis>   (0U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga288062b9cee149390649a65aaf8099dd">AFIO_EXTICR4_EXTI12_PF_Msk</link>   (0x5UL &lt;&lt; AFIO_EXTICR4_EXTI12_PF_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa2dcade1e8a16f4f56d24efa0fd9c266">AFIO_EXTICR4_EXTI12_PF</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga288062b9cee149390649a65aaf8099dd">AFIO_EXTICR4_EXTI12_PF_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">AFIO_EXTICR4_EXTI12_PG_Pos</emphasis>   (1U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4d484f5c6c789c15d3ffc03c848fa246">AFIO_EXTICR4_EXTI12_PG_Msk</link>   (0x3UL &lt;&lt; AFIO_EXTICR4_EXTI12_PG_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga350b1cf171fa08e0d2e9b01f4e81b3d2">AFIO_EXTICR4_EXTI12_PG</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga4d484f5c6c789c15d3ffc03c848fa246">AFIO_EXTICR4_EXTI12_PG_Msk</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaef099d495c88bf713d4f1df6d1e757f8">AFIO_EXTICR4_EXTI13_PA</link>   0x00000000U</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">AFIO_EXTICR4_EXTI13_PB_Pos</emphasis>   (4U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga243ebfdf74c491303b2719e9aef5b90f">AFIO_EXTICR4_EXTI13_PB_Msk</link>   (0x1UL &lt;&lt; AFIO_EXTICR4_EXTI13_PB_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae27c1cded5adf9c8d86937cfcba79772">AFIO_EXTICR4_EXTI13_PB</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga243ebfdf74c491303b2719e9aef5b90f">AFIO_EXTICR4_EXTI13_PB_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">AFIO_EXTICR4_EXTI13_PC_Pos</emphasis>   (5U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga98e457031bd832249bc547a5a701b6a2">AFIO_EXTICR4_EXTI13_PC_Msk</link>   (0x1UL &lt;&lt; AFIO_EXTICR4_EXTI13_PC_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga725c50feb4fd0a4e88ac48966ece7ec8">AFIO_EXTICR4_EXTI13_PC</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga98e457031bd832249bc547a5a701b6a2">AFIO_EXTICR4_EXTI13_PC_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">AFIO_EXTICR4_EXTI13_PD_Pos</emphasis>   (4U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga36f4ae07bd13493a5ac6acc1b05b4083">AFIO_EXTICR4_EXTI13_PD_Msk</link>   (0x3UL &lt;&lt; AFIO_EXTICR4_EXTI13_PD_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga96adabf5909e205280cb845d1e4a9be3">AFIO_EXTICR4_EXTI13_PD</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga36f4ae07bd13493a5ac6acc1b05b4083">AFIO_EXTICR4_EXTI13_PD_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">AFIO_EXTICR4_EXTI13_PE_Pos</emphasis>   (6U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga351f82f8ba3e9d34b552e2be39e50d53">AFIO_EXTICR4_EXTI13_PE_Msk</link>   (0x1UL &lt;&lt; AFIO_EXTICR4_EXTI13_PE_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga932d092952f72aa7d12021ccfa0aa124">AFIO_EXTICR4_EXTI13_PE</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga351f82f8ba3e9d34b552e2be39e50d53">AFIO_EXTICR4_EXTI13_PE_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">AFIO_EXTICR4_EXTI13_PF_Pos</emphasis>   (4U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab673bf0a13362fdbd4b16ece6e0af19d">AFIO_EXTICR4_EXTI13_PF_Msk</link>   (0x5UL &lt;&lt; AFIO_EXTICR4_EXTI13_PF_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga964eb37a1deb6e7270b5a758c5178962">AFIO_EXTICR4_EXTI13_PF</link>   <link linkend="_group___peripheral___registers___bits___definition_1gab673bf0a13362fdbd4b16ece6e0af19d">AFIO_EXTICR4_EXTI13_PF_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">AFIO_EXTICR4_EXTI13_PG_Pos</emphasis>   (5U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga01dabe4482450f90410ee020910c3496">AFIO_EXTICR4_EXTI13_PG_Msk</link>   (0x3UL &lt;&lt; AFIO_EXTICR4_EXTI13_PG_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaef0c520aabf853685d41ed2cb803ea74">AFIO_EXTICR4_EXTI13_PG</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga01dabe4482450f90410ee020910c3496">AFIO_EXTICR4_EXTI13_PG_Msk</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4a0b67834bf0f920169b07dacb4ea275">AFIO_EXTICR4_EXTI14_PA</link>   0x00000000U</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">AFIO_EXTICR4_EXTI14_PB_Pos</emphasis>   (8U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9b06e1bf5cfeb94b132ca24eaec8741c">AFIO_EXTICR4_EXTI14_PB_Msk</link>   (0x1UL &lt;&lt; AFIO_EXTICR4_EXTI14_PB_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0722a6e78dec2d4feb9e30e9e1d209b2">AFIO_EXTICR4_EXTI14_PB</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga9b06e1bf5cfeb94b132ca24eaec8741c">AFIO_EXTICR4_EXTI14_PB_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">AFIO_EXTICR4_EXTI14_PC_Pos</emphasis>   (9U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa3575c49e4dcc0df4c2299ec8a8578ee">AFIO_EXTICR4_EXTI14_PC_Msk</link>   (0x1UL &lt;&lt; AFIO_EXTICR4_EXTI14_PC_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7e046a51a11685706f585ea9fcb28aae">AFIO_EXTICR4_EXTI14_PC</link>   <link linkend="_group___peripheral___registers___bits___definition_1gaa3575c49e4dcc0df4c2299ec8a8578ee">AFIO_EXTICR4_EXTI14_PC_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">AFIO_EXTICR4_EXTI14_PD_Pos</emphasis>   (8U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7e0db73f61470e64c2cb454f7c7242d1">AFIO_EXTICR4_EXTI14_PD_Msk</link>   (0x3UL &lt;&lt; AFIO_EXTICR4_EXTI14_PD_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9afe1bae8ab7d5309b0c0ceb45d5ec1b">AFIO_EXTICR4_EXTI14_PD</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga7e0db73f61470e64c2cb454f7c7242d1">AFIO_EXTICR4_EXTI14_PD_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">AFIO_EXTICR4_EXTI14_PE_Pos</emphasis>   (10U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf15a8b6dd6eeb014c99e4576e2883a7d">AFIO_EXTICR4_EXTI14_PE_Msk</link>   (0x1UL &lt;&lt; AFIO_EXTICR4_EXTI14_PE_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad71f26e3edb8046ead49160a37c4bf80">AFIO_EXTICR4_EXTI14_PE</link>   <link linkend="_group___peripheral___registers___bits___definition_1gaf15a8b6dd6eeb014c99e4576e2883a7d">AFIO_EXTICR4_EXTI14_PE_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">AFIO_EXTICR4_EXTI14_PF_Pos</emphasis>   (8U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaecf28a29f35899e3ad9ada7d113ba3f6">AFIO_EXTICR4_EXTI14_PF_Msk</link>   (0x5UL &lt;&lt; AFIO_EXTICR4_EXTI14_PF_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga20127ce8264ecd09815d25d48e813d41">AFIO_EXTICR4_EXTI14_PF</link>   <link linkend="_group___peripheral___registers___bits___definition_1gaecf28a29f35899e3ad9ada7d113ba3f6">AFIO_EXTICR4_EXTI14_PF_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">AFIO_EXTICR4_EXTI14_PG_Pos</emphasis>   (9U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga182f83205d70baa9f65be443faa2b390">AFIO_EXTICR4_EXTI14_PG_Msk</link>   (0x3UL &lt;&lt; AFIO_EXTICR4_EXTI14_PG_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae5f36f1af63d61f11841db5dda73348f">AFIO_EXTICR4_EXTI14_PG</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga182f83205d70baa9f65be443faa2b390">AFIO_EXTICR4_EXTI14_PG_Msk</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa1523da936a40d9d9ef6aba6d47154c5">AFIO_EXTICR4_EXTI15_PA</link>   0x00000000U</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">AFIO_EXTICR4_EXTI15_PB_Pos</emphasis>   (12U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga774216bd25ef9575f85129f68f11505d">AFIO_EXTICR4_EXTI15_PB_Msk</link>   (0x1UL &lt;&lt; AFIO_EXTICR4_EXTI15_PB_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gade31635e0f311f643cf6ad8a6920a7a8">AFIO_EXTICR4_EXTI15_PB</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga774216bd25ef9575f85129f68f11505d">AFIO_EXTICR4_EXTI15_PB_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">AFIO_EXTICR4_EXTI15_PC_Pos</emphasis>   (13U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6e6ffdd5f6dd17dda67132e3aa29d383">AFIO_EXTICR4_EXTI15_PC_Msk</link>   (0x1UL &lt;&lt; AFIO_EXTICR4_EXTI15_PC_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga73739a4bd90e11b9c24110728fd703c1">AFIO_EXTICR4_EXTI15_PC</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga6e6ffdd5f6dd17dda67132e3aa29d383">AFIO_EXTICR4_EXTI15_PC_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">AFIO_EXTICR4_EXTI15_PD_Pos</emphasis>   (12U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga792b3c55a956f3cc65a4267f42b555ef">AFIO_EXTICR4_EXTI15_PD_Msk</link>   (0x3UL &lt;&lt; AFIO_EXTICR4_EXTI15_PD_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga003d045f398ab5a524140ff7faf79bdd">AFIO_EXTICR4_EXTI15_PD</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga792b3c55a956f3cc65a4267f42b555ef">AFIO_EXTICR4_EXTI15_PD_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">AFIO_EXTICR4_EXTI15_PE_Pos</emphasis>   (14U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab12b115eeb86f9f9313cdab732a4c9ed">AFIO_EXTICR4_EXTI15_PE_Msk</link>   (0x1UL &lt;&lt; AFIO_EXTICR4_EXTI15_PE_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4c536a6071be05fa17f6b543cc67fd15">AFIO_EXTICR4_EXTI15_PE</link>   <link linkend="_group___peripheral___registers___bits___definition_1gab12b115eeb86f9f9313cdab732a4c9ed">AFIO_EXTICR4_EXTI15_PE_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">AFIO_EXTICR4_EXTI15_PF_Pos</emphasis>   (12U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0385ba7080dc7fa1e78646d30f26cbe6">AFIO_EXTICR4_EXTI15_PF_Msk</link>   (0x5UL &lt;&lt; AFIO_EXTICR4_EXTI15_PF_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad5dfd5b21357b531d31a5009bce6422d">AFIO_EXTICR4_EXTI15_PF</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga0385ba7080dc7fa1e78646d30f26cbe6">AFIO_EXTICR4_EXTI15_PF_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">AFIO_EXTICR4_EXTI15_PG_Pos</emphasis>   (13U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga65f03a345fd2ead54a856fd5059e9f75">AFIO_EXTICR4_EXTI15_PG_Msk</link>   (0x3UL &lt;&lt; AFIO_EXTICR4_EXTI15_PG_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8cf568bebe87be1e8a7e1206658a50b3">AFIO_EXTICR4_EXTI15_PG</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga65f03a345fd2ead54a856fd5059e9f75">AFIO_EXTICR4_EXTI15_PG_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">EXTI_IMR_MR0_Pos</emphasis>   (0U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaaf1117a400c80d740d3dbb7fbea0f8ce">EXTI_IMR_MR0_Msk</link>   (0x1UL &lt;&lt; EXTI_IMR_MR0_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad03b2ba6cde99065627fccabd54ac097">EXTI_IMR_MR0</link>   <link linkend="_group___peripheral___registers___bits___definition_1gaaf1117a400c80d740d3dbb7fbea0f8ce">EXTI_IMR_MR0_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">EXTI_IMR_MR1_Pos</emphasis>   (1U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gacadc6566dd71406d2d516785c4b776bd">EXTI_IMR_MR1_Msk</link>   (0x1UL &lt;&lt; EXTI_IMR_MR1_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaaaf3f9a86c620149893db38c83f8ba58">EXTI_IMR_MR1</link>   <link linkend="_group___peripheral___registers___bits___definition_1gacadc6566dd71406d2d516785c4b776bd">EXTI_IMR_MR1_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">EXTI_IMR_MR2_Pos</emphasis>   (2U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga183b9b9663a6aeec66f0238abbbf282f">EXTI_IMR_MR2_Msk</link>   (0x1UL &lt;&lt; EXTI_IMR_MR2_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga71604d1c29973c5e2bf69c8e94e89f67">EXTI_IMR_MR2</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga183b9b9663a6aeec66f0238abbbf282f">EXTI_IMR_MR2_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">EXTI_IMR_MR3_Pos</emphasis>   (3U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9f6badc25c27d6185c0e560454384a90">EXTI_IMR_MR3_Msk</link>   (0x1UL &lt;&lt; EXTI_IMR_MR3_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5edd42f9b2129c18cfa3c3598dcd1134">EXTI_IMR_MR3</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga9f6badc25c27d6185c0e560454384a90">EXTI_IMR_MR3_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">EXTI_IMR_MR4_Pos</emphasis>   (4U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga64dbc3def48abe258dd1e1ecce481086">EXTI_IMR_MR4_Msk</link>   (0x1UL &lt;&lt; EXTI_IMR_MR4_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga23e920ad334439cd2ad4d683054914e3">EXTI_IMR_MR4</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga64dbc3def48abe258dd1e1ecce481086">EXTI_IMR_MR4_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">EXTI_IMR_MR5_Pos</emphasis>   (5U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga18ca0d16b43ed78d36f52dd5ab0c21c2">EXTI_IMR_MR5_Msk</link>   (0x1UL &lt;&lt; EXTI_IMR_MR5_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7cd3c5a2e4c4cb9b81e8965fcbf1c3a5">EXTI_IMR_MR5</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga18ca0d16b43ed78d36f52dd5ab0c21c2">EXTI_IMR_MR5_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">EXTI_IMR_MR6_Pos</emphasis>   (6U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6dcc5b70b0a599e944d99f53ac071e1a">EXTI_IMR_MR6_Msk</link>   (0x1UL &lt;&lt; EXTI_IMR_MR6_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5533c8ec796e3bbc9dc4474376056e06">EXTI_IMR_MR6</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga6dcc5b70b0a599e944d99f53ac071e1a">EXTI_IMR_MR6_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">EXTI_IMR_MR7_Pos</emphasis>   (7U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae41e117f93d5e426758ee40bd7d45755">EXTI_IMR_MR7_Msk</link>   (0x1UL &lt;&lt; EXTI_IMR_MR7_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab620165d3fea1c564fcf1016805a1a8e">EXTI_IMR_MR7</link>   <link linkend="_group___peripheral___registers___bits___definition_1gae41e117f93d5e426758ee40bd7d45755">EXTI_IMR_MR7_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">EXTI_IMR_MR8_Pos</emphasis>   (8U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga02a618dd052d47d30cadf578ee58e416">EXTI_IMR_MR8_Msk</link>   (0x1UL &lt;&lt; EXTI_IMR_MR8_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga88e8b274e4398fdcb1c68da2b6320d5b">EXTI_IMR_MR8</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga02a618dd052d47d30cadf578ee58e416">EXTI_IMR_MR8_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">EXTI_IMR_MR9_Pos</emphasis>   (9U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7433c8c28acd006d4a71e803f6d95de3">EXTI_IMR_MR9_Msk</link>   (0x1UL &lt;&lt; EXTI_IMR_MR9_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf4d177dcf33bb9a34f8590ec509746e8">EXTI_IMR_MR9</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga7433c8c28acd006d4a71e803f6d95de3">EXTI_IMR_MR9_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">EXTI_IMR_MR10_Pos</emphasis>   (10U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga530c1c2659363a1edaba4af52c7e6a7d">EXTI_IMR_MR10_Msk</link>   (0x1UL &lt;&lt; EXTI_IMR_MR10_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5fd7db9a1ce82c152ca7bc6fddf31366">EXTI_IMR_MR10</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga530c1c2659363a1edaba4af52c7e6a7d">EXTI_IMR_MR10_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">EXTI_IMR_MR11_Pos</emphasis>   (11U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga25a00372781fec24bbabb7d2aeca82bd">EXTI_IMR_MR11_Msk</link>   (0x1UL &lt;&lt; EXTI_IMR_MR11_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga68cfe8fe938fcb0fc6925bf493ccfaa7">EXTI_IMR_MR11</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga25a00372781fec24bbabb7d2aeca82bd">EXTI_IMR_MR11_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">EXTI_IMR_MR12_Pos</emphasis>   (12U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7c26fd0b40d6d66aec7cc5fff86f6720">EXTI_IMR_MR12_Msk</link>   (0x1UL &lt;&lt; EXTI_IMR_MR12_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad21caf923d2083fb106852493667c16e">EXTI_IMR_MR12</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga7c26fd0b40d6d66aec7cc5fff86f6720">EXTI_IMR_MR12_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">EXTI_IMR_MR13_Pos</emphasis>   (13U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gadf4095ebf9c75696a62d7bead70cc5cc">EXTI_IMR_MR13_Msk</link>   (0x1UL &lt;&lt; EXTI_IMR_MR13_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5e1938a063c48d7d6504cb32f7965c0e">EXTI_IMR_MR13</link>   <link linkend="_group___peripheral___registers___bits___definition_1gadf4095ebf9c75696a62d7bead70cc5cc">EXTI_IMR_MR13_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">EXTI_IMR_MR14_Pos</emphasis>   (14U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga052609a42da3b6c6895f006e50c12ab6">EXTI_IMR_MR14_Msk</link>   (0x1UL &lt;&lt; EXTI_IMR_MR14_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab8827cee06670f256bc8f6301bea9cab">EXTI_IMR_MR14</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga052609a42da3b6c6895f006e50c12ab6">EXTI_IMR_MR14_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">EXTI_IMR_MR15_Pos</emphasis>   (15U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga27011a5c7488ed0273c821804ef6a27b">EXTI_IMR_MR15_Msk</link>   (0x1UL &lt;&lt; EXTI_IMR_MR15_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga88d9990be7f8f9e530a9f930a365fa44">EXTI_IMR_MR15</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga27011a5c7488ed0273c821804ef6a27b">EXTI_IMR_MR15_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">EXTI_IMR_MR16_Pos</emphasis>   (16U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga155179198c3735dd1e35baf733f1542e">EXTI_IMR_MR16_Msk</link>   (0x1UL &lt;&lt; EXTI_IMR_MR16_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7419f78ed9044bdd237b452ef49e1b7f">EXTI_IMR_MR16</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga155179198c3735dd1e35baf733f1542e">EXTI_IMR_MR16_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">EXTI_IMR_MR17_Pos</emphasis>   (17U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad6eb3bf08d4a51133e62dd719f2e48b8">EXTI_IMR_MR17_Msk</link>   (0x1UL &lt;&lt; EXTI_IMR_MR17_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4489fa85d1552b8f40faed93483a5d35">EXTI_IMR_MR17</link>   <link linkend="_group___peripheral___registers___bits___definition_1gad6eb3bf08d4a51133e62dd719f2e48b8">EXTI_IMR_MR17_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">EXTI_IMR_MR18_Pos</emphasis>   (18U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga52a2709f4f9d2ccb8d63c36958517b26">EXTI_IMR_MR18_Msk</link>   (0x1UL &lt;&lt; EXTI_IMR_MR18_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga05e16f2cda40cca58a45458cc44d510f">EXTI_IMR_MR18</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga52a2709f4f9d2ccb8d63c36958517b26">EXTI_IMR_MR18_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">EXTI_IMR_IM0</emphasis>   <link linkend="_group___peripheral___registers___bits___definition_1gad03b2ba6cde99065627fccabd54ac097">EXTI_IMR_MR0</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">EXTI_IMR_IM1</emphasis>   <link linkend="_group___peripheral___registers___bits___definition_1gaaaf3f9a86c620149893db38c83f8ba58">EXTI_IMR_MR1</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">EXTI_IMR_IM2</emphasis>   <link linkend="_group___peripheral___registers___bits___definition_1ga71604d1c29973c5e2bf69c8e94e89f67">EXTI_IMR_MR2</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">EXTI_IMR_IM3</emphasis>   <link linkend="_group___peripheral___registers___bits___definition_1ga5edd42f9b2129c18cfa3c3598dcd1134">EXTI_IMR_MR3</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">EXTI_IMR_IM4</emphasis>   <link linkend="_group___peripheral___registers___bits___definition_1ga23e920ad334439cd2ad4d683054914e3">EXTI_IMR_MR4</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">EXTI_IMR_IM5</emphasis>   <link linkend="_group___peripheral___registers___bits___definition_1ga7cd3c5a2e4c4cb9b81e8965fcbf1c3a5">EXTI_IMR_MR5</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">EXTI_IMR_IM6</emphasis>   <link linkend="_group___peripheral___registers___bits___definition_1ga5533c8ec796e3bbc9dc4474376056e06">EXTI_IMR_MR6</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">EXTI_IMR_IM7</emphasis>   <link linkend="_group___peripheral___registers___bits___definition_1gab620165d3fea1c564fcf1016805a1a8e">EXTI_IMR_MR7</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">EXTI_IMR_IM8</emphasis>   <link linkend="_group___peripheral___registers___bits___definition_1ga88e8b274e4398fdcb1c68da2b6320d5b">EXTI_IMR_MR8</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">EXTI_IMR_IM9</emphasis>   <link linkend="_group___peripheral___registers___bits___definition_1gaf4d177dcf33bb9a34f8590ec509746e8">EXTI_IMR_MR9</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">EXTI_IMR_IM10</emphasis>   <link linkend="_group___peripheral___registers___bits___definition_1ga5fd7db9a1ce82c152ca7bc6fddf31366">EXTI_IMR_MR10</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">EXTI_IMR_IM11</emphasis>   <link linkend="_group___peripheral___registers___bits___definition_1ga68cfe8fe938fcb0fc6925bf493ccfaa7">EXTI_IMR_MR11</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">EXTI_IMR_IM12</emphasis>   <link linkend="_group___peripheral___registers___bits___definition_1gad21caf923d2083fb106852493667c16e">EXTI_IMR_MR12</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">EXTI_IMR_IM13</emphasis>   <link linkend="_group___peripheral___registers___bits___definition_1ga5e1938a063c48d7d6504cb32f7965c0e">EXTI_IMR_MR13</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">EXTI_IMR_IM14</emphasis>   <link linkend="_group___peripheral___registers___bits___definition_1gab8827cee06670f256bc8f6301bea9cab">EXTI_IMR_MR14</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">EXTI_IMR_IM15</emphasis>   <link linkend="_group___peripheral___registers___bits___definition_1ga88d9990be7f8f9e530a9f930a365fa44">EXTI_IMR_MR15</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">EXTI_IMR_IM16</emphasis>   <link linkend="_group___peripheral___registers___bits___definition_1ga7419f78ed9044bdd237b452ef49e1b7f">EXTI_IMR_MR16</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">EXTI_IMR_IM17</emphasis>   <link linkend="_group___peripheral___registers___bits___definition_1ga4489fa85d1552b8f40faed93483a5d35">EXTI_IMR_MR17</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">EXTI_IMR_IM18</emphasis>   <link linkend="_group___peripheral___registers___bits___definition_1ga05e16f2cda40cca58a45458cc44d510f">EXTI_IMR_MR18</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae4f23236f2d0bb9ed886556064714c50">EXTI_IMR_IM</link>   0x0007FFFFU</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">EXTI_EMR_MR0_Pos</emphasis>   (0U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga016c23b6c1164758878753e14201fdbc">EXTI_EMR_MR0_Msk</link>   (0x1UL &lt;&lt; EXTI_EMR_MR0_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga515c0dc6d2472e06a89e4bb19725e8f3">EXTI_EMR_MR0</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga016c23b6c1164758878753e14201fdbc">EXTI_EMR_MR0_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">EXTI_EMR_MR1_Pos</emphasis>   (1U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa419f81a443fd7eac16ac340c971dc63">EXTI_EMR_MR1_Msk</link>   (0x1UL &lt;&lt; EXTI_EMR_MR1_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6d88e7c10e5985fa425ea7ab4fe4c3e5">EXTI_EMR_MR1</link>   <link linkend="_group___peripheral___registers___bits___definition_1gaa419f81a443fd7eac16ac340c971dc63">EXTI_EMR_MR1_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">EXTI_EMR_MR2_Pos</emphasis>   (2U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga546cba14a3e8a8172d5652e670ac9ed3">EXTI_EMR_MR2_Msk</link>   (0x1UL &lt;&lt; EXTI_EMR_MR2_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga460d5d4c0b53bcc04d5804e1204ded21">EXTI_EMR_MR2</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga546cba14a3e8a8172d5652e670ac9ed3">EXTI_EMR_MR2_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">EXTI_EMR_MR3_Pos</emphasis>   (3U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga14290334e49a34a93a3ce229bd5ecf74">EXTI_EMR_MR3_Msk</link>   (0x1UL &lt;&lt; EXTI_EMR_MR3_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga73944983ce5a6bde9dc172b4f483898c">EXTI_EMR_MR3</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga14290334e49a34a93a3ce229bd5ecf74">EXTI_EMR_MR3_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">EXTI_EMR_MR4_Pos</emphasis>   (4U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga478ee1f30cf0d4ef71d512507fcb9cb7">EXTI_EMR_MR4_Msk</link>   (0x1UL &lt;&lt; EXTI_EMR_MR4_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab80f809ead83e747677a31c80c6aae03">EXTI_EMR_MR4</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga478ee1f30cf0d4ef71d512507fcb9cb7">EXTI_EMR_MR4_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">EXTI_EMR_MR5_Pos</emphasis>   (5U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3e60a767b0307626c3cd4cbd01d10304">EXTI_EMR_MR5_Msk</link>   (0x1UL &lt;&lt; EXTI_EMR_MR5_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga65976f75b703f740dea3562ba3b8db59">EXTI_EMR_MR5</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga3e60a767b0307626c3cd4cbd01d10304">EXTI_EMR_MR5_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">EXTI_EMR_MR6_Pos</emphasis>   (6U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9ca40f93d86d921adecd19479b7ab5c6">EXTI_EMR_MR6_Msk</link>   (0x1UL &lt;&lt; EXTI_EMR_MR6_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaea480bd932cd1fa0904f5eb1caee9a12">EXTI_EMR_MR6</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga9ca40f93d86d921adecd19479b7ab5c6">EXTI_EMR_MR6_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">EXTI_EMR_MR7_Pos</emphasis>   (7U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gace6755a5d4b361648f0b2c76a0b32282">EXTI_EMR_MR7_Msk</link>   (0x1UL &lt;&lt; EXTI_EMR_MR7_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gadbb27ff8664928994ef96f87052d14be">EXTI_EMR_MR7</link>   <link linkend="_group___peripheral___registers___bits___definition_1gace6755a5d4b361648f0b2c76a0b32282">EXTI_EMR_MR7_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">EXTI_EMR_MR8_Pos</emphasis>   (8U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga00700896523030015c081b6caa3b72b5">EXTI_EMR_MR8_Msk</link>   (0x1UL &lt;&lt; EXTI_EMR_MR8_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4ed4b371da871ffd0cc12ee00147282f">EXTI_EMR_MR8</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga00700896523030015c081b6caa3b72b5">EXTI_EMR_MR8_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">EXTI_EMR_MR9_Pos</emphasis>   (9U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga47c54d6a078dcc8b9aec22e327785fdd">EXTI_EMR_MR9_Msk</link>   (0x1UL &lt;&lt; EXTI_EMR_MR9_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga109af342179fff1fccfdde582834867a">EXTI_EMR_MR9</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga47c54d6a078dcc8b9aec22e327785fdd">EXTI_EMR_MR9_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">EXTI_EMR_MR10_Pos</emphasis>   (10U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3ef7af204b6807cb09f10a11f774889e">EXTI_EMR_MR10_Msk</link>   (0x1UL &lt;&lt; EXTI_EMR_MR10_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf342d34ed1b8e4aa916bf49e30c2a234">EXTI_EMR_MR10</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga3ef7af204b6807cb09f10a11f774889e">EXTI_EMR_MR10_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">EXTI_EMR_MR11_Pos</emphasis>   (11U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabb1a0c32eb56c845232f07d6e1498633">EXTI_EMR_MR11_Msk</link>   (0x1UL &lt;&lt; EXTI_EMR_MR11_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9ec516af1de770c82c3c9c458cbc0172">EXTI_EMR_MR11</link>   <link linkend="_group___peripheral___registers___bits___definition_1gabb1a0c32eb56c845232f07d6e1498633">EXTI_EMR_MR11_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">EXTI_EMR_MR12_Pos</emphasis>   (12U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga988ba6ff638ee9d2bc8a2dec8ef8ea32">EXTI_EMR_MR12_Msk</link>   (0x1UL &lt;&lt; EXTI_EMR_MR12_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga15732553e5b0de9f58180a0b024d4cad">EXTI_EMR_MR12</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga988ba6ff638ee9d2bc8a2dec8ef8ea32">EXTI_EMR_MR12_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">EXTI_EMR_MR13_Pos</emphasis>   (13U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga06991d09dc3fd7373da2375b7e196452">EXTI_EMR_MR13_Msk</link>   (0x1UL &lt;&lt; EXTI_EMR_MR13_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9fd2ec6472e46869956acb28f5e1b55f">EXTI_EMR_MR13</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga06991d09dc3fd7373da2375b7e196452">EXTI_EMR_MR13_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">EXTI_EMR_MR14_Pos</emphasis>   (14U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga56cd35406916f89cc00f5c4c153f7f3b">EXTI_EMR_MR14_Msk</link>   (0x1UL &lt;&lt; EXTI_EMR_MR14_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaecf5890ea71eea034ec1cd9e96284f89">EXTI_EMR_MR14</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga56cd35406916f89cc00f5c4c153f7f3b">EXTI_EMR_MR14_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">EXTI_EMR_MR15_Pos</emphasis>   (15U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaaa1778406979e6566a10b085f1146a28">EXTI_EMR_MR15_Msk</link>   (0x1UL &lt;&lt; EXTI_EMR_MR15_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7a7bacc32351a36aefcd5614abc76ae3">EXTI_EMR_MR15</link>   <link linkend="_group___peripheral___registers___bits___definition_1gaaa1778406979e6566a10b085f1146a28">EXTI_EMR_MR15_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">EXTI_EMR_MR16_Pos</emphasis>   (16U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3cb43eaaa268ddc9d407c5edcfb05ff4">EXTI_EMR_MR16_Msk</link>   (0x1UL &lt;&lt; EXTI_EMR_MR16_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga34b1a6934265da759bc061f73d5d1374">EXTI_EMR_MR16</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga3cb43eaaa268ddc9d407c5edcfb05ff4">EXTI_EMR_MR16_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">EXTI_EMR_MR17_Pos</emphasis>   (17U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga889175528233c464f6c0a5f8a901a06d">EXTI_EMR_MR17_Msk</link>   (0x1UL &lt;&lt; EXTI_EMR_MR17_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6a30aa20cf475eecf7e15171e83035e4">EXTI_EMR_MR17</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga889175528233c464f6c0a5f8a901a06d">EXTI_EMR_MR17_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">EXTI_EMR_MR18_Pos</emphasis>   (18U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3e6e89686fa4e8fe58365b684331f398">EXTI_EMR_MR18_Msk</link>   (0x1UL &lt;&lt; EXTI_EMR_MR18_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga25eee729b57b4c78a0613c184fc539e5">EXTI_EMR_MR18</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga3e6e89686fa4e8fe58365b684331f398">EXTI_EMR_MR18_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">EXTI_EMR_EM0</emphasis>   <link linkend="_group___peripheral___registers___bits___definition_1ga515c0dc6d2472e06a89e4bb19725e8f3">EXTI_EMR_MR0</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">EXTI_EMR_EM1</emphasis>   <link linkend="_group___peripheral___registers___bits___definition_1ga6d88e7c10e5985fa425ea7ab4fe4c3e5">EXTI_EMR_MR1</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">EXTI_EMR_EM2</emphasis>   <link linkend="_group___peripheral___registers___bits___definition_1ga460d5d4c0b53bcc04d5804e1204ded21">EXTI_EMR_MR2</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">EXTI_EMR_EM3</emphasis>   <link linkend="_group___peripheral___registers___bits___definition_1ga73944983ce5a6bde9dc172b4f483898c">EXTI_EMR_MR3</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">EXTI_EMR_EM4</emphasis>   <link linkend="_group___peripheral___registers___bits___definition_1gab80f809ead83e747677a31c80c6aae03">EXTI_EMR_MR4</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">EXTI_EMR_EM5</emphasis>   <link linkend="_group___peripheral___registers___bits___definition_1ga65976f75b703f740dea3562ba3b8db59">EXTI_EMR_MR5</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">EXTI_EMR_EM6</emphasis>   <link linkend="_group___peripheral___registers___bits___definition_1gaea480bd932cd1fa0904f5eb1caee9a12">EXTI_EMR_MR6</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">EXTI_EMR_EM7</emphasis>   <link linkend="_group___peripheral___registers___bits___definition_1gadbb27ff8664928994ef96f87052d14be">EXTI_EMR_MR7</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">EXTI_EMR_EM8</emphasis>   <link linkend="_group___peripheral___registers___bits___definition_1ga4ed4b371da871ffd0cc12ee00147282f">EXTI_EMR_MR8</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">EXTI_EMR_EM9</emphasis>   <link linkend="_group___peripheral___registers___bits___definition_1ga109af342179fff1fccfdde582834867a">EXTI_EMR_MR9</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">EXTI_EMR_EM10</emphasis>   <link linkend="_group___peripheral___registers___bits___definition_1gaf342d34ed1b8e4aa916bf49e30c2a234">EXTI_EMR_MR10</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">EXTI_EMR_EM11</emphasis>   <link linkend="_group___peripheral___registers___bits___definition_1ga9ec516af1de770c82c3c9c458cbc0172">EXTI_EMR_MR11</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">EXTI_EMR_EM12</emphasis>   <link linkend="_group___peripheral___registers___bits___definition_1ga15732553e5b0de9f58180a0b024d4cad">EXTI_EMR_MR12</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">EXTI_EMR_EM13</emphasis>   <link linkend="_group___peripheral___registers___bits___definition_1ga9fd2ec6472e46869956acb28f5e1b55f">EXTI_EMR_MR13</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">EXTI_EMR_EM14</emphasis>   <link linkend="_group___peripheral___registers___bits___definition_1gaecf5890ea71eea034ec1cd9e96284f89">EXTI_EMR_MR14</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">EXTI_EMR_EM15</emphasis>   <link linkend="_group___peripheral___registers___bits___definition_1ga7a7bacc32351a36aefcd5614abc76ae3">EXTI_EMR_MR15</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">EXTI_EMR_EM16</emphasis>   <link linkend="_group___peripheral___registers___bits___definition_1ga34b1a6934265da759bc061f73d5d1374">EXTI_EMR_MR16</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">EXTI_EMR_EM17</emphasis>   <link linkend="_group___peripheral___registers___bits___definition_1ga6a30aa20cf475eecf7e15171e83035e4">EXTI_EMR_MR17</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">EXTI_EMR_EM18</emphasis>   <link linkend="_group___peripheral___registers___bits___definition_1ga25eee729b57b4c78a0613c184fc539e5">EXTI_EMR_MR18</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">EXTI_RTSR_TR0_Pos</emphasis>   (0U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2b3f74a67ed2871290e5cee5ec27e487">EXTI_RTSR_TR0_Msk</link>   (0x1UL &lt;&lt; EXTI_RTSR_TR0_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gadb1823a87cd797a6066681a3256cecc6">EXTI_RTSR_TR0</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga2b3f74a67ed2871290e5cee5ec27e487">EXTI_RTSR_TR0_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">EXTI_RTSR_TR1_Pos</emphasis>   (1U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga57ba4871b93492e5e8c846f2833f9da1">EXTI_RTSR_TR1_Msk</link>   (0x1UL &lt;&lt; EXTI_RTSR_TR1_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1c42cc3763c52d1061b32219fc441566">EXTI_RTSR_TR1</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga57ba4871b93492e5e8c846f2833f9da1">EXTI_RTSR_TR1_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">EXTI_RTSR_TR2_Pos</emphasis>   (2U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gadbecd9a805326155030f357bc2d70046">EXTI_RTSR_TR2_Msk</link>   (0x1UL &lt;&lt; EXTI_RTSR_TR2_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1c073b519f09b130e4ab4039823e290c">EXTI_RTSR_TR2</link>   <link linkend="_group___peripheral___registers___bits___definition_1gadbecd9a805326155030f357bc2d70046">EXTI_RTSR_TR2_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">EXTI_RTSR_TR3_Pos</emphasis>   (3U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga560d856b177ddb7b90e101caf3ce66be">EXTI_RTSR_TR3_Msk</link>   (0x1UL &lt;&lt; EXTI_RTSR_TR3_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga090f295579a774c215585a55e5066b11">EXTI_RTSR_TR3</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga560d856b177ddb7b90e101caf3ce66be">EXTI_RTSR_TR3_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">EXTI_RTSR_TR4_Pos</emphasis>   (4U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga795eff3140a1d0c0e1fcfc03b2fa5860">EXTI_RTSR_TR4_Msk</link>   (0x1UL &lt;&lt; EXTI_RTSR_TR4_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabce4722e99e3f44d40bfb6afb63444cc">EXTI_RTSR_TR4</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga795eff3140a1d0c0e1fcfc03b2fa5860">EXTI_RTSR_TR4_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">EXTI_RTSR_TR5_Pos</emphasis>   (5U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga65a7c4c35c85b3e922e1df8447dd8e6d">EXTI_RTSR_TR5_Msk</link>   (0x1UL &lt;&lt; EXTI_RTSR_TR5_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac57b970ebc88f7bb015119ece9dd32de">EXTI_RTSR_TR5</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga65a7c4c35c85b3e922e1df8447dd8e6d">EXTI_RTSR_TR5_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">EXTI_RTSR_TR6_Pos</emphasis>   (6U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga85d1a629b7cde96375b82803c46cfcb4">EXTI_RTSR_TR6_Msk</link>   (0x1UL &lt;&lt; EXTI_RTSR_TR6_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaccc2212ce653d34cf48446ae0a68bed6">EXTI_RTSR_TR6</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga85d1a629b7cde96375b82803c46cfcb4">EXTI_RTSR_TR6_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">EXTI_RTSR_TR7_Pos</emphasis>   (7U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gadbc9d6a9f75fdff045e4806edad97b47">EXTI_RTSR_TR7_Msk</link>   (0x1UL &lt;&lt; EXTI_RTSR_TR7_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad380a0bc59524f4a0846a0b91d3c65c1">EXTI_RTSR_TR7</link>   <link linkend="_group___peripheral___registers___bits___definition_1gadbc9d6a9f75fdff045e4806edad97b47">EXTI_RTSR_TR7_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">EXTI_RTSR_TR8_Pos</emphasis>   (8U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga16c3b77b33079caf74151ade9fbc3b82">EXTI_RTSR_TR8_Msk</link>   (0x1UL &lt;&lt; EXTI_RTSR_TR8_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga26cd6a5115b0bbe113f39545bff1ee39">EXTI_RTSR_TR8</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga16c3b77b33079caf74151ade9fbc3b82">EXTI_RTSR_TR8_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">EXTI_RTSR_TR9_Pos</emphasis>   (9U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga394b28a010f7937178112dd11c7edf7b">EXTI_RTSR_TR9_Msk</link>   (0x1UL &lt;&lt; EXTI_RTSR_TR9_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3127246b2db3571b00c6af2453941d17">EXTI_RTSR_TR9</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga394b28a010f7937178112dd11c7edf7b">EXTI_RTSR_TR9_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">EXTI_RTSR_TR10_Pos</emphasis>   (10U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga12717df4fef207dd689f240bbb23cedf">EXTI_RTSR_TR10_Msk</link>   (0x1UL &lt;&lt; EXTI_RTSR_TR10_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa29df7ddbd067889992eb60ecddce0e4">EXTI_RTSR_TR10</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga12717df4fef207dd689f240bbb23cedf">EXTI_RTSR_TR10_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">EXTI_RTSR_TR11_Pos</emphasis>   (11U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga36a3f679be0d89926b127c4b293111e2">EXTI_RTSR_TR11_Msk</link>   (0x1UL &lt;&lt; EXTI_RTSR_TR11_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8cf7a92cdb61b3f8cf6eec9513317ab7">EXTI_RTSR_TR11</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga36a3f679be0d89926b127c4b293111e2">EXTI_RTSR_TR11_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">EXTI_RTSR_TR12_Pos</emphasis>   (12U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab4507125ae8a435b97fe643f73e6492e">EXTI_RTSR_TR12_Msk</link>   (0x1UL &lt;&lt; EXTI_RTSR_TR12_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0423be12bfb13f34eec9656d6d274e04">EXTI_RTSR_TR12</link>   <link linkend="_group___peripheral___registers___bits___definition_1gab4507125ae8a435b97fe643f73e6492e">EXTI_RTSR_TR12_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">EXTI_RTSR_TR13_Pos</emphasis>   (13U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga799f99b4edc9604b38ab1f12e0cf9cae">EXTI_RTSR_TR13_Msk</link>   (0x1UL &lt;&lt; EXTI_RTSR_TR13_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5d5ef451fd76dc0fa9c76d7c520d8f12">EXTI_RTSR_TR13</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga799f99b4edc9604b38ab1f12e0cf9cae">EXTI_RTSR_TR13_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">EXTI_RTSR_TR14_Pos</emphasis>   (14U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga42533490cce0d8d3ff55a2d6ad8c24ee">EXTI_RTSR_TR14_Msk</link>   (0x1UL &lt;&lt; EXTI_RTSR_TR14_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga95b0d883fa0fbc49105bda5596463cda">EXTI_RTSR_TR14</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga42533490cce0d8d3ff55a2d6ad8c24ee">EXTI_RTSR_TR14_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">EXTI_RTSR_TR15_Pos</emphasis>   (15U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3ffbcdf64f7de2427560316706ddc8c1">EXTI_RTSR_TR15_Msk</link>   (0x1UL &lt;&lt; EXTI_RTSR_TR15_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4fe54b09102a18676829c0bafb0aead2">EXTI_RTSR_TR15</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga3ffbcdf64f7de2427560316706ddc8c1">EXTI_RTSR_TR15_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">EXTI_RTSR_TR16_Pos</emphasis>   (16U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad883a3a53902664492c684a6dd435d33">EXTI_RTSR_TR16_Msk</link>   (0x1UL &lt;&lt; EXTI_RTSR_TR16_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae8e4fb52990f0fa3fb9bed5b74f1a589">EXTI_RTSR_TR16</link>   <link linkend="_group___peripheral___registers___bits___definition_1gad883a3a53902664492c684a6dd435d33">EXTI_RTSR_TR16_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">EXTI_RTSR_TR17_Pos</emphasis>   (17U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga42283a804716a4de1910afd032b87681">EXTI_RTSR_TR17_Msk</link>   (0x1UL &lt;&lt; EXTI_RTSR_TR17_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad0a8fcb63516a4ed0d91b556f696f806">EXTI_RTSR_TR17</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga42283a804716a4de1910afd032b87681">EXTI_RTSR_TR17_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">EXTI_RTSR_TR18_Pos</emphasis>   (18U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga708076360f04650ae4bfdd6695caa617">EXTI_RTSR_TR18_Msk</link>   (0x1UL &lt;&lt; EXTI_RTSR_TR18_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaca4223b8c4bc8726ac96ec64837f7b62">EXTI_RTSR_TR18</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga708076360f04650ae4bfdd6695caa617">EXTI_RTSR_TR18_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">EXTI_RTSR_RT0</emphasis>   <link linkend="_group___peripheral___registers___bits___definition_1gadb1823a87cd797a6066681a3256cecc6">EXTI_RTSR_TR0</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">EXTI_RTSR_RT1</emphasis>   <link linkend="_group___peripheral___registers___bits___definition_1ga1c42cc3763c52d1061b32219fc441566">EXTI_RTSR_TR1</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">EXTI_RTSR_RT2</emphasis>   <link linkend="_group___peripheral___registers___bits___definition_1ga1c073b519f09b130e4ab4039823e290c">EXTI_RTSR_TR2</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">EXTI_RTSR_RT3</emphasis>   <link linkend="_group___peripheral___registers___bits___definition_1ga090f295579a774c215585a55e5066b11">EXTI_RTSR_TR3</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">EXTI_RTSR_RT4</emphasis>   <link linkend="_group___peripheral___registers___bits___definition_1gabce4722e99e3f44d40bfb6afb63444cc">EXTI_RTSR_TR4</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">EXTI_RTSR_RT5</emphasis>   <link linkend="_group___peripheral___registers___bits___definition_1gac57b970ebc88f7bb015119ece9dd32de">EXTI_RTSR_TR5</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">EXTI_RTSR_RT6</emphasis>   <link linkend="_group___peripheral___registers___bits___definition_1gaccc2212ce653d34cf48446ae0a68bed6">EXTI_RTSR_TR6</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">EXTI_RTSR_RT7</emphasis>   <link linkend="_group___peripheral___registers___bits___definition_1gad380a0bc59524f4a0846a0b91d3c65c1">EXTI_RTSR_TR7</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">EXTI_RTSR_RT8</emphasis>   <link linkend="_group___peripheral___registers___bits___definition_1ga26cd6a5115b0bbe113f39545bff1ee39">EXTI_RTSR_TR8</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">EXTI_RTSR_RT9</emphasis>   <link linkend="_group___peripheral___registers___bits___definition_1ga3127246b2db3571b00c6af2453941d17">EXTI_RTSR_TR9</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">EXTI_RTSR_RT10</emphasis>   <link linkend="_group___peripheral___registers___bits___definition_1gaa29df7ddbd067889992eb60ecddce0e4">EXTI_RTSR_TR10</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">EXTI_RTSR_RT11</emphasis>   <link linkend="_group___peripheral___registers___bits___definition_1ga8cf7a92cdb61b3f8cf6eec9513317ab7">EXTI_RTSR_TR11</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">EXTI_RTSR_RT12</emphasis>   <link linkend="_group___peripheral___registers___bits___definition_1ga0423be12bfb13f34eec9656d6d274e04">EXTI_RTSR_TR12</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">EXTI_RTSR_RT13</emphasis>   <link linkend="_group___peripheral___registers___bits___definition_1ga5d5ef451fd76dc0fa9c76d7c520d8f12">EXTI_RTSR_TR13</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">EXTI_RTSR_RT14</emphasis>   <link linkend="_group___peripheral___registers___bits___definition_1ga95b0d883fa0fbc49105bda5596463cda">EXTI_RTSR_TR14</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">EXTI_RTSR_RT15</emphasis>   <link linkend="_group___peripheral___registers___bits___definition_1ga4fe54b09102a18676829c0bafb0aead2">EXTI_RTSR_TR15</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">EXTI_RTSR_RT16</emphasis>   <link linkend="_group___peripheral___registers___bits___definition_1gae8e4fb52990f0fa3fb9bed5b74f1a589">EXTI_RTSR_TR16</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">EXTI_RTSR_RT17</emphasis>   <link linkend="_group___peripheral___registers___bits___definition_1gad0a8fcb63516a4ed0d91b556f696f806">EXTI_RTSR_TR17</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">EXTI_RTSR_RT18</emphasis>   <link linkend="_group___peripheral___registers___bits___definition_1gaca4223b8c4bc8726ac96ec64837f7b62">EXTI_RTSR_TR18</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">EXTI_FTSR_TR0_Pos</emphasis>   (0U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6fd5afa140faff4e562142dc289387cc">EXTI_FTSR_TR0_Msk</link>   (0x1UL &lt;&lt; EXTI_FTSR_TR0_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gacfb6fa5ae3fcaf08aec6d86c3bfefa4c">EXTI_FTSR_TR0</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga6fd5afa140faff4e562142dc289387cc">EXTI_FTSR_TR0_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">EXTI_FTSR_TR1_Pos</emphasis>   (1U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga01090491a062f3b8b4a80b0b66690ce8">EXTI_FTSR_TR1_Msk</link>   (0x1UL &lt;&lt; EXTI_FTSR_TR1_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac287be3bd3bad84aed48603dbe8bd4ed">EXTI_FTSR_TR1</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga01090491a062f3b8b4a80b0b66690ce8">EXTI_FTSR_TR1_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">EXTI_FTSR_TR2_Pos</emphasis>   (2U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga71bfd75475e3d65a3bee0a4ccd41e0e3">EXTI_FTSR_TR2_Msk</link>   (0x1UL &lt;&lt; EXTI_FTSR_TR2_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9c4503803cbe1933cd35519cfc809041">EXTI_FTSR_TR2</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga71bfd75475e3d65a3bee0a4ccd41e0e3">EXTI_FTSR_TR2_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">EXTI_FTSR_TR3_Pos</emphasis>   (3U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga71b35fe3af253035fe6c7a8702ef8e5e">EXTI_FTSR_TR3_Msk</link>   (0x1UL &lt;&lt; EXTI_FTSR_TR3_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga23593d2b8a9ec0147bab28765af30e1f">EXTI_FTSR_TR3</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga71b35fe3af253035fe6c7a8702ef8e5e">EXTI_FTSR_TR3_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">EXTI_FTSR_TR4_Pos</emphasis>   (4U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabecb16c1706cb6cad8ec0a8e06ac2475">EXTI_FTSR_TR4_Msk</link>   (0x1UL &lt;&lt; EXTI_FTSR_TR4_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa77211bfa8f4d77cf373296954dad6b2">EXTI_FTSR_TR4</link>   <link linkend="_group___peripheral___registers___bits___definition_1gabecb16c1706cb6cad8ec0a8e06ac2475">EXTI_FTSR_TR4_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">EXTI_FTSR_TR5_Pos</emphasis>   (5U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafeffba32b6b0854a232493dc2e2634d4">EXTI_FTSR_TR5_Msk</link>   (0x1UL &lt;&lt; EXTI_FTSR_TR5_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga903f9b080c5971dd5d7935e5b87886e2">EXTI_FTSR_TR5</link>   <link linkend="_group___peripheral___registers___bits___definition_1gafeffba32b6b0854a232493dc2e2634d4">EXTI_FTSR_TR5_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">EXTI_FTSR_TR6_Pos</emphasis>   (6U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa6590e0e011792337a19831a0ea2df2c">EXTI_FTSR_TR6_Msk</link>   (0x1UL &lt;&lt; EXTI_FTSR_TR6_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae8527cce22f69e02a08ed67a67f8e5ca">EXTI_FTSR_TR6</link>   <link linkend="_group___peripheral___registers___bits___definition_1gaa6590e0e011792337a19831a0ea2df2c">EXTI_FTSR_TR6_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">EXTI_FTSR_TR7_Pos</emphasis>   (7U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0d1347ed594a5d5bb5e0a69f31cbfb20">EXTI_FTSR_TR7_Msk</link>   (0x1UL &lt;&lt; EXTI_FTSR_TR7_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf408315e497b902922a9bf40a4c6f567">EXTI_FTSR_TR7</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga0d1347ed594a5d5bb5e0a69f31cbfb20">EXTI_FTSR_TR7_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">EXTI_FTSR_TR8_Pos</emphasis>   (8U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf0b6b9ab34a5724cebedd0ccbf1ad65e">EXTI_FTSR_TR8_Msk</link>   (0x1UL &lt;&lt; EXTI_FTSR_TR8_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga00f1bded4d121e21116627b8e80784fc">EXTI_FTSR_TR8</link>   <link linkend="_group___peripheral___registers___bits___definition_1gaf0b6b9ab34a5724cebedd0ccbf1ad65e">EXTI_FTSR_TR8_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">EXTI_FTSR_TR9_Pos</emphasis>   (9U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga898047db88343aeac8c05f39c4bc63e0">EXTI_FTSR_TR9_Msk</link>   (0x1UL &lt;&lt; EXTI_FTSR_TR9_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga89f0c4de2b6acb75302d206b697f83ef">EXTI_FTSR_TR9</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga898047db88343aeac8c05f39c4bc63e0">EXTI_FTSR_TR9_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">EXTI_FTSR_TR10_Pos</emphasis>   (10U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8e6991a6c2f7e8fd99992d7623a31093">EXTI_FTSR_TR10_Msk</link>   (0x1UL &lt;&lt; EXTI_FTSR_TR10_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac9a2b80699a213f0d2b03658f21ad643">EXTI_FTSR_TR10</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga8e6991a6c2f7e8fd99992d7623a31093">EXTI_FTSR_TR10_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">EXTI_FTSR_TR11_Pos</emphasis>   (11U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac985e7db4d6a853c4411544878fd0551">EXTI_FTSR_TR11_Msk</link>   (0x1UL &lt;&lt; EXTI_FTSR_TR11_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6c74d4d520406a14c517784cdd5fc6ef">EXTI_FTSR_TR11</link>   <link linkend="_group___peripheral___registers___bits___definition_1gac985e7db4d6a853c4411544878fd0551">EXTI_FTSR_TR11_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">EXTI_FTSR_TR12_Pos</emphasis>   (12U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3f1c99fa4436d7a5fad4632366db4462">EXTI_FTSR_TR12_Msk</link>   (0x1UL &lt;&lt; EXTI_FTSR_TR12_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3992511ec1785bdf107873b139d74245">EXTI_FTSR_TR12</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga3f1c99fa4436d7a5fad4632366db4462">EXTI_FTSR_TR12_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">EXTI_FTSR_TR13_Pos</emphasis>   (13U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga89275d329ff466aee9a8b226376eb9b7">EXTI_FTSR_TR13_Msk</link>   (0x1UL &lt;&lt; EXTI_FTSR_TR13_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0714519a1edcba4695f92f1bba70e825">EXTI_FTSR_TR13</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga89275d329ff466aee9a8b226376eb9b7">EXTI_FTSR_TR13_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">EXTI_FTSR_TR14_Pos</emphasis>   (14U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4e2e56c2bfea3a94e5bc8905b5008dd0">EXTI_FTSR_TR14_Msk</link>   (0x1UL &lt;&lt; EXTI_FTSR_TR14_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5b92577e64a95ef2069f1a56176d35ff">EXTI_FTSR_TR14</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga4e2e56c2bfea3a94e5bc8905b5008dd0">EXTI_FTSR_TR14_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">EXTI_FTSR_TR15_Pos</emphasis>   (15U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7b78c01259464833376dbc4755fefc21">EXTI_FTSR_TR15_Msk</link>   (0x1UL &lt;&lt; EXTI_FTSR_TR15_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2a6cc515f13ffe1a3620d06fa08addc7">EXTI_FTSR_TR15</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga7b78c01259464833376dbc4755fefc21">EXTI_FTSR_TR15_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">EXTI_FTSR_TR16_Pos</emphasis>   (16U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad43c9167b3d4af750254db5efaf97aa4">EXTI_FTSR_TR16_Msk</link>   (0x1UL &lt;&lt; EXTI_FTSR_TR16_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa1b4b850094ccc48790a1e4616ceebd2">EXTI_FTSR_TR16</link>   <link linkend="_group___peripheral___registers___bits___definition_1gad43c9167b3d4af750254db5efaf97aa4">EXTI_FTSR_TR16_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">EXTI_FTSR_TR17_Pos</emphasis>   (17U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3170e25ad439045d2372d1e052cea88c">EXTI_FTSR_TR17_Msk</link>   (0x1UL &lt;&lt; EXTI_FTSR_TR17_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga009e618c9563b3a8dcaec493006115c7">EXTI_FTSR_TR17</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga3170e25ad439045d2372d1e052cea88c">EXTI_FTSR_TR17_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">EXTI_FTSR_TR18_Pos</emphasis>   (18U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac793e138d33f0b8106662bb5783b0eaf">EXTI_FTSR_TR18_Msk</link>   (0x1UL &lt;&lt; EXTI_FTSR_TR18_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga405285cdc474ee20085b17ef1f61517e">EXTI_FTSR_TR18</link>   <link linkend="_group___peripheral___registers___bits___definition_1gac793e138d33f0b8106662bb5783b0eaf">EXTI_FTSR_TR18_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">EXTI_FTSR_FT0</emphasis>   <link linkend="_group___peripheral___registers___bits___definition_1gacfb6fa5ae3fcaf08aec6d86c3bfefa4c">EXTI_FTSR_TR0</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">EXTI_FTSR_FT1</emphasis>   <link linkend="_group___peripheral___registers___bits___definition_1gac287be3bd3bad84aed48603dbe8bd4ed">EXTI_FTSR_TR1</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">EXTI_FTSR_FT2</emphasis>   <link linkend="_group___peripheral___registers___bits___definition_1ga9c4503803cbe1933cd35519cfc809041">EXTI_FTSR_TR2</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">EXTI_FTSR_FT3</emphasis>   <link linkend="_group___peripheral___registers___bits___definition_1ga23593d2b8a9ec0147bab28765af30e1f">EXTI_FTSR_TR3</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">EXTI_FTSR_FT4</emphasis>   <link linkend="_group___peripheral___registers___bits___definition_1gaa77211bfa8f4d77cf373296954dad6b2">EXTI_FTSR_TR4</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">EXTI_FTSR_FT5</emphasis>   <link linkend="_group___peripheral___registers___bits___definition_1ga903f9b080c5971dd5d7935e5b87886e2">EXTI_FTSR_TR5</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">EXTI_FTSR_FT6</emphasis>   <link linkend="_group___peripheral___registers___bits___definition_1gae8527cce22f69e02a08ed67a67f8e5ca">EXTI_FTSR_TR6</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">EXTI_FTSR_FT7</emphasis>   <link linkend="_group___peripheral___registers___bits___definition_1gaf408315e497b902922a9bf40a4c6f567">EXTI_FTSR_TR7</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">EXTI_FTSR_FT8</emphasis>   <link linkend="_group___peripheral___registers___bits___definition_1ga00f1bded4d121e21116627b8e80784fc">EXTI_FTSR_TR8</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">EXTI_FTSR_FT9</emphasis>   <link linkend="_group___peripheral___registers___bits___definition_1ga89f0c4de2b6acb75302d206b697f83ef">EXTI_FTSR_TR9</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">EXTI_FTSR_FT10</emphasis>   <link linkend="_group___peripheral___registers___bits___definition_1gac9a2b80699a213f0d2b03658f21ad643">EXTI_FTSR_TR10</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">EXTI_FTSR_FT11</emphasis>   <link linkend="_group___peripheral___registers___bits___definition_1ga6c74d4d520406a14c517784cdd5fc6ef">EXTI_FTSR_TR11</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">EXTI_FTSR_FT12</emphasis>   <link linkend="_group___peripheral___registers___bits___definition_1ga3992511ec1785bdf107873b139d74245">EXTI_FTSR_TR12</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">EXTI_FTSR_FT13</emphasis>   <link linkend="_group___peripheral___registers___bits___definition_1ga0714519a1edcba4695f92f1bba70e825">EXTI_FTSR_TR13</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">EXTI_FTSR_FT14</emphasis>   <link linkend="_group___peripheral___registers___bits___definition_1ga5b92577e64a95ef2069f1a56176d35ff">EXTI_FTSR_TR14</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">EXTI_FTSR_FT15</emphasis>   <link linkend="_group___peripheral___registers___bits___definition_1ga2a6cc515f13ffe1a3620d06fa08addc7">EXTI_FTSR_TR15</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">EXTI_FTSR_FT16</emphasis>   <link linkend="_group___peripheral___registers___bits___definition_1gaa1b4b850094ccc48790a1e4616ceebd2">EXTI_FTSR_TR16</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">EXTI_FTSR_FT17</emphasis>   <link linkend="_group___peripheral___registers___bits___definition_1ga009e618c9563b3a8dcaec493006115c7">EXTI_FTSR_TR17</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">EXTI_FTSR_FT18</emphasis>   <link linkend="_group___peripheral___registers___bits___definition_1ga405285cdc474ee20085b17ef1f61517e">EXTI_FTSR_TR18</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">EXTI_SWIER_SWIER0_Pos</emphasis>   (0U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaded47468bc0aade2a8c36333d64a3fc7">EXTI_SWIER_SWIER0_Msk</link>   (0x1UL &lt;&lt; EXTI_SWIER_SWIER0_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa6df16d2e8010a2897888a4acf19cee3">EXTI_SWIER_SWIER0</link>   <link linkend="_group___peripheral___registers___bits___definition_1gaded47468bc0aade2a8c36333d64a3fc7">EXTI_SWIER_SWIER0_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">EXTI_SWIER_SWIER1_Pos</emphasis>   (1U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga43b28416d9efdd9464c175f594ff0490">EXTI_SWIER_SWIER1_Msk</link>   (0x1UL &lt;&lt; EXTI_SWIER_SWIER1_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaeb0c3fa5a03204d743ae92ff925421ae">EXTI_SWIER_SWIER1</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga43b28416d9efdd9464c175f594ff0490">EXTI_SWIER_SWIER1_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">EXTI_SWIER_SWIER2_Pos</emphasis>   (2U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga701fc135a83a7a43ca6a977fa51087e1">EXTI_SWIER_SWIER2_Msk</link>   (0x1UL &lt;&lt; EXTI_SWIER_SWIER2_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6bea1dbaf71e830dd357135524166f4c">EXTI_SWIER_SWIER2</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga701fc135a83a7a43ca6a977fa51087e1">EXTI_SWIER_SWIER2_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">EXTI_SWIER_SWIER3_Pos</emphasis>   (3U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf1adab50a513d2ffc1c7ec8c245bb4ce">EXTI_SWIER_SWIER3_Msk</link>   (0x1UL &lt;&lt; EXTI_SWIER_SWIER3_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga37395ac6729647ab5ee1fa4ca086c08a">EXTI_SWIER_SWIER3</link>   <link linkend="_group___peripheral___registers___bits___definition_1gaf1adab50a513d2ffc1c7ec8c245bb4ce">EXTI_SWIER_SWIER3_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">EXTI_SWIER_SWIER4_Pos</emphasis>   (4U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0cb85edd29e2bbdbb0ec3021c8f80e72">EXTI_SWIER_SWIER4_Msk</link>   (0x1UL &lt;&lt; EXTI_SWIER_SWIER4_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab051808f7a1ed9aaf43a3df90fc6a575">EXTI_SWIER_SWIER4</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga0cb85edd29e2bbdbb0ec3021c8f80e72">EXTI_SWIER_SWIER4_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">EXTI_SWIER_SWIER5_Pos</emphasis>   (5U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab9bb6ac1da4531f229770893e8803226">EXTI_SWIER_SWIER5_Msk</link>   (0x1UL &lt;&lt; EXTI_SWIER_SWIER5_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa5b4ace22acacac13ce106b2063a3977">EXTI_SWIER_SWIER5</link>   <link linkend="_group___peripheral___registers___bits___definition_1gab9bb6ac1da4531f229770893e8803226">EXTI_SWIER_SWIER5_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">EXTI_SWIER_SWIER6_Pos</emphasis>   (6U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga820d4fc8485a8c681dd9deddccf85c64">EXTI_SWIER_SWIER6_Msk</link>   (0x1UL &lt;&lt; EXTI_SWIER_SWIER6_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad8ad0142288597993852e4cf350f61ed">EXTI_SWIER_SWIER6</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga820d4fc8485a8c681dd9deddccf85c64">EXTI_SWIER_SWIER6_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">EXTI_SWIER_SWIER7_Pos</emphasis>   (7U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac444748417965f0a263e4a3f99c81c22">EXTI_SWIER_SWIER7_Msk</link>   (0x1UL &lt;&lt; EXTI_SWIER_SWIER7_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabdf8eab3e32cc03ca71f519a9111e28f">EXTI_SWIER_SWIER7</link>   <link linkend="_group___peripheral___registers___bits___definition_1gac444748417965f0a263e4a3f99c81c22">EXTI_SWIER_SWIER7_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">EXTI_SWIER_SWIER8_Pos</emphasis>   (8U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga584d2b8877c26e45231b2194baba055a">EXTI_SWIER_SWIER8_Msk</link>   (0x1UL &lt;&lt; EXTI_SWIER_SWIER8_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5e83a373926804449d500b115e9090ce">EXTI_SWIER_SWIER8</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga584d2b8877c26e45231b2194baba055a">EXTI_SWIER_SWIER8_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">EXTI_SWIER_SWIER9_Pos</emphasis>   (9U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2b275083074cfd7a32fc9af85b56509b">EXTI_SWIER_SWIER9_Msk</link>   (0x1UL &lt;&lt; EXTI_SWIER_SWIER9_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab102aa929ffe463ffe9f2db651704a61">EXTI_SWIER_SWIER9</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga2b275083074cfd7a32fc9af85b56509b">EXTI_SWIER_SWIER9_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">EXTI_SWIER_SWIER10_Pos</emphasis>   (10U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga64deb2466771c956d1e912ea09166925">EXTI_SWIER_SWIER10_Msk</link>   (0x1UL &lt;&lt; EXTI_SWIER_SWIER10_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae9d8691936b6cd80ff8e18c0bfe271d7">EXTI_SWIER_SWIER10</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga64deb2466771c956d1e912ea09166925">EXTI_SWIER_SWIER10_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">EXTI_SWIER_SWIER11_Pos</emphasis>   (11U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaace4933cca50b04988d34d48c7b659c3">EXTI_SWIER_SWIER11_Msk</link>   (0x1UL &lt;&lt; EXTI_SWIER_SWIER11_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7ab9fea9935608ec8ee7fb1e1ae049e7">EXTI_SWIER_SWIER11</link>   <link linkend="_group___peripheral___registers___bits___definition_1gaace4933cca50b04988d34d48c7b659c3">EXTI_SWIER_SWIER11_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">EXTI_SWIER_SWIER12_Pos</emphasis>   (12U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7d4daf940040b81b93f70afed1ec62e1">EXTI_SWIER_SWIER12_Msk</link>   (0x1UL &lt;&lt; EXTI_SWIER_SWIER12_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5d67869db50c848f57633ebf00566539">EXTI_SWIER_SWIER12</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga7d4daf940040b81b93f70afed1ec62e1">EXTI_SWIER_SWIER12_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">EXTI_SWIER_SWIER13_Pos</emphasis>   (13U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafa747f781753f3db0d1731ce24ad4ddd">EXTI_SWIER_SWIER13_Msk</link>   (0x1UL &lt;&lt; EXTI_SWIER_SWIER13_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga930a1d03fe3c32bd65a336ccee418826">EXTI_SWIER_SWIER13</link>   <link linkend="_group___peripheral___registers___bits___definition_1gafa747f781753f3db0d1731ce24ad4ddd">EXTI_SWIER_SWIER13_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">EXTI_SWIER_SWIER14_Pos</emphasis>   (14U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga405d264956ba9e06788545e2ad87413e">EXTI_SWIER_SWIER14_Msk</link>   (0x1UL &lt;&lt; EXTI_SWIER_SWIER14_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad5d645db667cd63d1a9b91963c543a4b">EXTI_SWIER_SWIER14</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga405d264956ba9e06788545e2ad87413e">EXTI_SWIER_SWIER14_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">EXTI_SWIER_SWIER15_Pos</emphasis>   (15U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga677582734fb712a69ae2d6fb3a3329b6">EXTI_SWIER_SWIER15_Msk</link>   (0x1UL &lt;&lt; EXTI_SWIER_SWIER15_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0b9e64d5a1779371fa4678713ab18e08">EXTI_SWIER_SWIER15</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga677582734fb712a69ae2d6fb3a3329b6">EXTI_SWIER_SWIER15_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">EXTI_SWIER_SWIER16_Pos</emphasis>   (16U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0c201ce487fab3e1b835a718ee9f11bf">EXTI_SWIER_SWIER16_Msk</link>   (0x1UL &lt;&lt; EXTI_SWIER_SWIER16_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga55b528743b11f4ab93ae97ee2e639b5b">EXTI_SWIER_SWIER16</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga0c201ce487fab3e1b835a718ee9f11bf">EXTI_SWIER_SWIER16_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">EXTI_SWIER_SWIER17_Pos</emphasis>   (17U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga46bf902143efb4e89c7e20de1ed4f108">EXTI_SWIER_SWIER17_Msk</link>   (0x1UL &lt;&lt; EXTI_SWIER_SWIER17_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0da944251419887af3a87c86080fb455">EXTI_SWIER_SWIER17</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga46bf902143efb4e89c7e20de1ed4f108">EXTI_SWIER_SWIER17_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">EXTI_SWIER_SWIER18_Pos</emphasis>   (18U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9db116e94a090f461d8551591f829002">EXTI_SWIER_SWIER18_Msk</link>   (0x1UL &lt;&lt; EXTI_SWIER_SWIER18_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab07aefbb7a8a18c9338b49d3b10ff068">EXTI_SWIER_SWIER18</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga9db116e94a090f461d8551591f829002">EXTI_SWIER_SWIER18_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">EXTI_SWIER_SWI0</emphasis>   <link linkend="_group___peripheral___registers___bits___definition_1gaa6df16d2e8010a2897888a4acf19cee3">EXTI_SWIER_SWIER0</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">EXTI_SWIER_SWI1</emphasis>   <link linkend="_group___peripheral___registers___bits___definition_1gaeb0c3fa5a03204d743ae92ff925421ae">EXTI_SWIER_SWIER1</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">EXTI_SWIER_SWI2</emphasis>   <link linkend="_group___peripheral___registers___bits___definition_1ga6bea1dbaf71e830dd357135524166f4c">EXTI_SWIER_SWIER2</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">EXTI_SWIER_SWI3</emphasis>   <link linkend="_group___peripheral___registers___bits___definition_1ga37395ac6729647ab5ee1fa4ca086c08a">EXTI_SWIER_SWIER3</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">EXTI_SWIER_SWI4</emphasis>   <link linkend="_group___peripheral___registers___bits___definition_1gab051808f7a1ed9aaf43a3df90fc6a575">EXTI_SWIER_SWIER4</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">EXTI_SWIER_SWI5</emphasis>   <link linkend="_group___peripheral___registers___bits___definition_1gaa5b4ace22acacac13ce106b2063a3977">EXTI_SWIER_SWIER5</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">EXTI_SWIER_SWI6</emphasis>   <link linkend="_group___peripheral___registers___bits___definition_1gad8ad0142288597993852e4cf350f61ed">EXTI_SWIER_SWIER6</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">EXTI_SWIER_SWI7</emphasis>   <link linkend="_group___peripheral___registers___bits___definition_1gabdf8eab3e32cc03ca71f519a9111e28f">EXTI_SWIER_SWIER7</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">EXTI_SWIER_SWI8</emphasis>   <link linkend="_group___peripheral___registers___bits___definition_1ga5e83a373926804449d500b115e9090ce">EXTI_SWIER_SWIER8</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">EXTI_SWIER_SWI9</emphasis>   <link linkend="_group___peripheral___registers___bits___definition_1gab102aa929ffe463ffe9f2db651704a61">EXTI_SWIER_SWIER9</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">EXTI_SWIER_SWI10</emphasis>   <link linkend="_group___peripheral___registers___bits___definition_1gae9d8691936b6cd80ff8e18c0bfe271d7">EXTI_SWIER_SWIER10</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">EXTI_SWIER_SWI11</emphasis>   <link linkend="_group___peripheral___registers___bits___definition_1ga7ab9fea9935608ec8ee7fb1e1ae049e7">EXTI_SWIER_SWIER11</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">EXTI_SWIER_SWI12</emphasis>   <link linkend="_group___peripheral___registers___bits___definition_1ga5d67869db50c848f57633ebf00566539">EXTI_SWIER_SWIER12</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">EXTI_SWIER_SWI13</emphasis>   <link linkend="_group___peripheral___registers___bits___definition_1ga930a1d03fe3c32bd65a336ccee418826">EXTI_SWIER_SWIER13</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">EXTI_SWIER_SWI14</emphasis>   <link linkend="_group___peripheral___registers___bits___definition_1gad5d645db667cd63d1a9b91963c543a4b">EXTI_SWIER_SWIER14</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">EXTI_SWIER_SWI15</emphasis>   <link linkend="_group___peripheral___registers___bits___definition_1ga0b9e64d5a1779371fa4678713ab18e08">EXTI_SWIER_SWIER15</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">EXTI_SWIER_SWI16</emphasis>   <link linkend="_group___peripheral___registers___bits___definition_1ga55b528743b11f4ab93ae97ee2e639b5b">EXTI_SWIER_SWIER16</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">EXTI_SWIER_SWI17</emphasis>   <link linkend="_group___peripheral___registers___bits___definition_1ga0da944251419887af3a87c86080fb455">EXTI_SWIER_SWIER17</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">EXTI_SWIER_SWI18</emphasis>   <link linkend="_group___peripheral___registers___bits___definition_1gab07aefbb7a8a18c9338b49d3b10ff068">EXTI_SWIER_SWIER18</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">EXTI_PR_PR0_Pos</emphasis>   (0U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6e52c51a9d888231a788288e42bb8596">EXTI_PR_PR0_Msk</link>   (0x1UL &lt;&lt; EXTI_PR_PR0_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6da1c8a465606de1f90a74d369fbf25a">EXTI_PR_PR0</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga6e52c51a9d888231a788288e42bb8596">EXTI_PR_PR0_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">EXTI_PR_PR1_Pos</emphasis>   (1U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa0ea95730ba8514076cc76945a01d850">EXTI_PR_PR1_Msk</link>   (0x1UL &lt;&lt; EXTI_PR_PR1_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4b9b5f97edeccf442998a65b19e77f25">EXTI_PR_PR1</link>   <link linkend="_group___peripheral___registers___bits___definition_1gaa0ea95730ba8514076cc76945a01d850">EXTI_PR_PR1_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">EXTI_PR_PR2_Pos</emphasis>   (2U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa105697635cbab9ccf5f96efc9feec0d">EXTI_PR_PR2_Msk</link>   (0x1UL &lt;&lt; EXTI_PR_PR2_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga085d2105381752a0aadc9be5a93ea665">EXTI_PR_PR2</link>   <link linkend="_group___peripheral___registers___bits___definition_1gaa105697635cbab9ccf5f96efc9feec0d">EXTI_PR_PR2_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">EXTI_PR_PR3_Pos</emphasis>   (3U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gacbe8a3ee648b4cf47f51e435b8644cee">EXTI_PR_PR3_Msk</link>   (0x1UL &lt;&lt; EXTI_PR_PR3_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga064dab3e0d5689b92125713100555ce0">EXTI_PR_PR3</link>   <link linkend="_group___peripheral___registers___bits___definition_1gacbe8a3ee648b4cf47f51e435b8644cee">EXTI_PR_PR3_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">EXTI_PR_PR4_Pos</emphasis>   (4U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9465307df267001826deb47a946dab61">EXTI_PR_PR4_Msk</link>   (0x1UL &lt;&lt; EXTI_PR_PR4_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga14f73b3693b3353a006d360cb8fd2ddc">EXTI_PR_PR4</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga9465307df267001826deb47a946dab61">EXTI_PR_PR4_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">EXTI_PR_PR5_Pos</emphasis>   (5U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7b096f7d09eed26b05531f8b0dbe239c">EXTI_PR_PR5_Msk</link>   (0x1UL &lt;&lt; EXTI_PR_PR5_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga319e167fa6e112061997d9a8d79f02f8">EXTI_PR_PR5</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga7b096f7d09eed26b05531f8b0dbe239c">EXTI_PR_PR5_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">EXTI_PR_PR6_Pos</emphasis>   (6U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae216f090307338513e0c48b792ff4380">EXTI_PR_PR6_Msk</link>   (0x1UL &lt;&lt; EXTI_PR_PR6_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf6f47cd1f602692258985784ed5e8e76">EXTI_PR_PR6</link>   <link linkend="_group___peripheral___registers___bits___definition_1gae216f090307338513e0c48b792ff4380">EXTI_PR_PR6_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">EXTI_PR_PR7_Pos</emphasis>   (7U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga81bf1c350de28d01e9d252a2a7907a1c">EXTI_PR_PR7_Msk</link>   (0x1UL &lt;&lt; EXTI_PR_PR7_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa17ea7e3fb89e98fd6a232f453fcff9e">EXTI_PR_PR7</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga81bf1c350de28d01e9d252a2a7907a1c">EXTI_PR_PR7_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">EXTI_PR_PR8_Pos</emphasis>   (8U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabf15f6df00912ea82ed99154c1824543">EXTI_PR_PR8_Msk</link>   (0x1UL &lt;&lt; EXTI_PR_PR8_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa82e0dcb4961a32a9b7ebdf30493156d">EXTI_PR_PR8</link>   <link linkend="_group___peripheral___registers___bits___definition_1gabf15f6df00912ea82ed99154c1824543">EXTI_PR_PR8_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">EXTI_PR_PR9_Pos</emphasis>   (9U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf5c48dd0cba2bfc3f1cbae965d145019">EXTI_PR_PR9_Msk</link>   (0x1UL &lt;&lt; EXTI_PR_PR9_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2fcc64f03d79af531febc077f45c48eb">EXTI_PR_PR9</link>   <link linkend="_group___peripheral___registers___bits___definition_1gaf5c48dd0cba2bfc3f1cbae965d145019">EXTI_PR_PR9_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">EXTI_PR_PR10_Pos</emphasis>   (10U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga19900075592fba3fc4a6641c5a44a4b4">EXTI_PR_PR10_Msk</link>   (0x1UL &lt;&lt; EXTI_PR_PR10_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1ef8e9c691b95763007ed228e98fa108">EXTI_PR_PR10</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga19900075592fba3fc4a6641c5a44a4b4">EXTI_PR_PR10_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">EXTI_PR_PR11_Pos</emphasis>   (11U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga80e7dba5b45bb3fa090607a33ea4b4b7">EXTI_PR_PR11_Msk</link>   (0x1UL &lt;&lt; EXTI_PR_PR11_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga144f1a41abb7b87a1619c15ba5fb548b">EXTI_PR_PR11</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga80e7dba5b45bb3fa090607a33ea4b4b7">EXTI_PR_PR11_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">EXTI_PR_PR12_Pos</emphasis>   (12U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0a607029be3ca6159090afbf66b84d88">EXTI_PR_PR12_Msk</link>   (0x1UL &lt;&lt; EXTI_PR_PR12_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae1a68025056b8c84bb13635af5e2a07c">EXTI_PR_PR12</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga0a607029be3ca6159090afbf66b84d88">EXTI_PR_PR12_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">EXTI_PR_PR13_Pos</emphasis>   (13U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga46b3cd3e008be5d766a085378dbde61e">EXTI_PR_PR13_Msk</link>   (0x1UL &lt;&lt; EXTI_PR_PR13_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3471c79d5b19813785387504a1a5f0c4">EXTI_PR_PR13</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga46b3cd3e008be5d766a085378dbde61e">EXTI_PR_PR13_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">EXTI_PR_PR14_Pos</emphasis>   (14U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga845983f32b8eccfafede2ece6a9371a1">EXTI_PR_PR14_Msk</link>   (0x1UL &lt;&lt; EXTI_PR_PR14_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae5396ec2dbbee9d7585224fa12273598">EXTI_PR_PR14</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga845983f32b8eccfafede2ece6a9371a1">EXTI_PR_PR14_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">EXTI_PR_PR15_Pos</emphasis>   (15U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac665a7df31dbb829ee5e8c92b35d1e94">EXTI_PR_PR15_Msk</link>   (0x1UL &lt;&lt; EXTI_PR_PR15_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga149f9d9d6c1aab867734b59db1117c41">EXTI_PR_PR15</link>   <link linkend="_group___peripheral___registers___bits___definition_1gac665a7df31dbb829ee5e8c92b35d1e94">EXTI_PR_PR15_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">EXTI_PR_PR16_Pos</emphasis>   (16U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1577079526c7f1959e2e0c6c3dd8a4e4">EXTI_PR_PR16_Msk</link>   (0x1UL &lt;&lt; EXTI_PR_PR16_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa47e5b07d5a407198e09f05262f18bba">EXTI_PR_PR16</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga1577079526c7f1959e2e0c6c3dd8a4e4">EXTI_PR_PR16_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">EXTI_PR_PR17_Pos</emphasis>   (17U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga60b0021b076cb2e50a546abdc74ff497">EXTI_PR_PR17_Msk</link>   (0x1UL &lt;&lt; EXTI_PR_PR17_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gadbc7d82eb61e2adf0a955ef0cc97690f">EXTI_PR_PR17</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga60b0021b076cb2e50a546abdc74ff497">EXTI_PR_PR17_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">EXTI_PR_PR18_Pos</emphasis>   (18U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga09184330e3d3e7839d58dec6b07c284a">EXTI_PR_PR18_Msk</link>   (0x1UL &lt;&lt; EXTI_PR_PR18_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga541810a93fbf4cdd9b39f2717f37240d">EXTI_PR_PR18</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga09184330e3d3e7839d58dec6b07c284a">EXTI_PR_PR18_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">EXTI_PR_PIF0</emphasis>   <link linkend="_group___peripheral___registers___bits___definition_1ga6da1c8a465606de1f90a74d369fbf25a">EXTI_PR_PR0</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">EXTI_PR_PIF1</emphasis>   <link linkend="_group___peripheral___registers___bits___definition_1ga4b9b5f97edeccf442998a65b19e77f25">EXTI_PR_PR1</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">EXTI_PR_PIF2</emphasis>   <link linkend="_group___peripheral___registers___bits___definition_1ga085d2105381752a0aadc9be5a93ea665">EXTI_PR_PR2</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">EXTI_PR_PIF3</emphasis>   <link linkend="_group___peripheral___registers___bits___definition_1ga064dab3e0d5689b92125713100555ce0">EXTI_PR_PR3</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">EXTI_PR_PIF4</emphasis>   <link linkend="_group___peripheral___registers___bits___definition_1ga14f73b3693b3353a006d360cb8fd2ddc">EXTI_PR_PR4</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">EXTI_PR_PIF5</emphasis>   <link linkend="_group___peripheral___registers___bits___definition_1ga319e167fa6e112061997d9a8d79f02f8">EXTI_PR_PR5</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">EXTI_PR_PIF6</emphasis>   <link linkend="_group___peripheral___registers___bits___definition_1gaf6f47cd1f602692258985784ed5e8e76">EXTI_PR_PR6</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">EXTI_PR_PIF7</emphasis>   <link linkend="_group___peripheral___registers___bits___definition_1gaa17ea7e3fb89e98fd6a232f453fcff9e">EXTI_PR_PR7</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">EXTI_PR_PIF8</emphasis>   <link linkend="_group___peripheral___registers___bits___definition_1gaa82e0dcb4961a32a9b7ebdf30493156d">EXTI_PR_PR8</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">EXTI_PR_PIF9</emphasis>   <link linkend="_group___peripheral___registers___bits___definition_1ga2fcc64f03d79af531febc077f45c48eb">EXTI_PR_PR9</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">EXTI_PR_PIF10</emphasis>   <link linkend="_group___peripheral___registers___bits___definition_1ga1ef8e9c691b95763007ed228e98fa108">EXTI_PR_PR10</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">EXTI_PR_PIF11</emphasis>   <link linkend="_group___peripheral___registers___bits___definition_1ga144f1a41abb7b87a1619c15ba5fb548b">EXTI_PR_PR11</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">EXTI_PR_PIF12</emphasis>   <link linkend="_group___peripheral___registers___bits___definition_1gae1a68025056b8c84bb13635af5e2a07c">EXTI_PR_PR12</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">EXTI_PR_PIF13</emphasis>   <link linkend="_group___peripheral___registers___bits___definition_1ga3471c79d5b19813785387504a1a5f0c4">EXTI_PR_PR13</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">EXTI_PR_PIF14</emphasis>   <link linkend="_group___peripheral___registers___bits___definition_1gae5396ec2dbbee9d7585224fa12273598">EXTI_PR_PR14</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">EXTI_PR_PIF15</emphasis>   <link linkend="_group___peripheral___registers___bits___definition_1ga149f9d9d6c1aab867734b59db1117c41">EXTI_PR_PR15</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">EXTI_PR_PIF16</emphasis>   <link linkend="_group___peripheral___registers___bits___definition_1gaa47e5b07d5a407198e09f05262f18bba">EXTI_PR_PR16</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">EXTI_PR_PIF17</emphasis>   <link linkend="_group___peripheral___registers___bits___definition_1gadbc7d82eb61e2adf0a955ef0cc97690f">EXTI_PR_PR17</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">EXTI_PR_PIF18</emphasis>   <link linkend="_group___peripheral___registers___bits___definition_1ga541810a93fbf4cdd9b39f2717f37240d">EXTI_PR_PR18</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DMA_ISR_GIF1_Pos</emphasis>   (0U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0b7fb0e497398daa1cc4d02ada0eae4d">DMA_ISR_GIF1_Msk</link>   (0x1UL &lt;&lt; DMA_ISR_GIF1_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3475228c998897d0f408a4c5da066186">DMA_ISR_GIF1</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga0b7fb0e497398daa1cc4d02ada0eae4d">DMA_ISR_GIF1_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DMA_ISR_TCIF1_Pos</emphasis>   (1U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga29314e2049064fc12ddbd114b0f2cbcb">DMA_ISR_TCIF1_Msk</link>   (0x1UL &lt;&lt; DMA_ISR_TCIF1_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1a1522414af27c7fff2cc27edac1d680">DMA_ISR_TCIF1</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga29314e2049064fc12ddbd114b0f2cbcb">DMA_ISR_TCIF1_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DMA_ISR_HTIF1_Pos</emphasis>   (2U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga31cf7d467ec0d235311f50e8d8162295">DMA_ISR_HTIF1_Msk</link>   (0x1UL &lt;&lt; DMA_ISR_HTIF1_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5f83359698adf05854b55705f78d8a5c">DMA_ISR_HTIF1</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga31cf7d467ec0d235311f50e8d8162295">DMA_ISR_HTIF1_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DMA_ISR_TEIF1_Pos</emphasis>   (3U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8c5ca21ac0d204814ea8a873071ecfc8">DMA_ISR_TEIF1_Msk</link>   (0x1UL &lt;&lt; DMA_ISR_TEIF1_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga26bfd55e965445ae253a5c5fa8f1769a">DMA_ISR_TEIF1</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga8c5ca21ac0d204814ea8a873071ecfc8">DMA_ISR_TEIF1_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DMA_ISR_GIF2_Pos</emphasis>   (4U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9ac75a526c8aac9bdfaf3db0290f0781">DMA_ISR_GIF2_Msk</link>   (0x1UL &lt;&lt; DMA_ISR_GIF2_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga44fa823dbb15b829621961efc60d6a95">DMA_ISR_GIF2</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga9ac75a526c8aac9bdfaf3db0290f0781">DMA_ISR_GIF2_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DMA_ISR_TCIF2_Pos</emphasis>   (5U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2cba5cd2bbdf76f4206143c0c18e61d6">DMA_ISR_TCIF2_Msk</link>   (0x1UL &lt;&lt; DMA_ISR_TCIF2_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga631741eb4843eda3578808a3d8b527b2">DMA_ISR_TCIF2</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga2cba5cd2bbdf76f4206143c0c18e61d6">DMA_ISR_TCIF2_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DMA_ISR_HTIF2_Pos</emphasis>   (6U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2c9ae1424366d705993a2de8cdbf3400">DMA_ISR_HTIF2_Msk</link>   (0x1UL &lt;&lt; DMA_ISR_HTIF2_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8ee1947aef188f437f37d3ff444f8646">DMA_ISR_HTIF2</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga2c9ae1424366d705993a2de8cdbf3400">DMA_ISR_HTIF2_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DMA_ISR_TEIF2_Pos</emphasis>   (7U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa50a2f5189928f8033af127152c40bd2">DMA_ISR_TEIF2_Msk</link>   (0x1UL &lt;&lt; DMA_ISR_TEIF2_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5bcd07efcadd5fef598edec1cca70e38">DMA_ISR_TEIF2</link>   <link linkend="_group___peripheral___registers___bits___definition_1gaa50a2f5189928f8033af127152c40bd2">DMA_ISR_TEIF2_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DMA_ISR_GIF3_Pos</emphasis>   (8U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga888129f3fae78a9763597f14b7a48a71">DMA_ISR_GIF3_Msk</link>   (0x1UL &lt;&lt; DMA_ISR_GIF3_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gacb0bd8fb0e580688c5cf617b618bbc17">DMA_ISR_GIF3</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga888129f3fae78a9763597f14b7a48a71">DMA_ISR_GIF3_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DMA_ISR_TCIF3_Pos</emphasis>   (9U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga434871909597255878953a0e27b1a432">DMA_ISR_TCIF3_Msk</link>   (0x1UL &lt;&lt; DMA_ISR_TCIF3_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga28664595df654d9d8052fb6f9cc48495">DMA_ISR_TCIF3</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga434871909597255878953a0e27b1a432">DMA_ISR_TCIF3_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DMA_ISR_HTIF3_Pos</emphasis>   (10U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga40a268abeee7a69bc3ee0f1f0a420fc0">DMA_ISR_HTIF3_Msk</link>   (0x1UL &lt;&lt; DMA_ISR_HTIF3_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga53bb9a00737c52faffaaa91ff08b34a1">DMA_ISR_HTIF3</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga40a268abeee7a69bc3ee0f1f0a420fc0">DMA_ISR_HTIF3_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DMA_ISR_TEIF3_Pos</emphasis>   (11U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad915d8bae703b9a1cd7a9a4ed4fd4389">DMA_ISR_TEIF3_Msk</link>   (0x1UL &lt;&lt; DMA_ISR_TEIF3_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa624379143a2535d7a60d87d59834d10">DMA_ISR_TEIF3</link>   <link linkend="_group___peripheral___registers___bits___definition_1gad915d8bae703b9a1cd7a9a4ed4fd4389">DMA_ISR_TEIF3_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DMA_ISR_GIF4_Pos</emphasis>   (12U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1229ea1ac5c5284e8549f50019a6d7a9">DMA_ISR_GIF4_Msk</link>   (0x1UL &lt;&lt; DMA_ISR_GIF4_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf4f69823d44810c353af1f0a89eaf180">DMA_ISR_GIF4</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga1229ea1ac5c5284e8549f50019a6d7a9">DMA_ISR_GIF4_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DMA_ISR_TCIF4_Pos</emphasis>   (13U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga542e49d2553c1157e974dea31e518512">DMA_ISR_TCIF4_Msk</link>   (0x1UL &lt;&lt; DMA_ISR_TCIF4_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad7d4e46949a35cf037a303bd65a0c87a">DMA_ISR_TCIF4</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga542e49d2553c1157e974dea31e518512">DMA_ISR_TCIF4_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DMA_ISR_HTIF4_Pos</emphasis>   (14U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa109d5a133cd65d183be685a163647d6">DMA_ISR_HTIF4_Msk</link>   (0x1UL &lt;&lt; DMA_ISR_HTIF4_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga684cf326c770f1ab21c604a5f62907ad">DMA_ISR_HTIF4</link>   <link linkend="_group___peripheral___registers___bits___definition_1gaa109d5a133cd65d183be685a163647d6">DMA_ISR_HTIF4_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DMA_ISR_TEIF4_Pos</emphasis>   (15U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4e569fd8008285c7aa126ddf890c54f4">DMA_ISR_TEIF4_Msk</link>   (0x1UL &lt;&lt; DMA_ISR_TEIF4_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga12fcc1471918f3e7b293b2d825177253">DMA_ISR_TEIF4</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga4e569fd8008285c7aa126ddf890c54f4">DMA_ISR_TEIF4_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DMA_ISR_GIF5_Pos</emphasis>   (16U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga169d06cc9417604632ffa031928f358c">DMA_ISR_GIF5_Msk</link>   (0x1UL &lt;&lt; DMA_ISR_GIF5_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga83d4d9cba635d1e33e3477b773379cfd">DMA_ISR_GIF5</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga169d06cc9417604632ffa031928f358c">DMA_ISR_GIF5_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DMA_ISR_TCIF5_Pos</emphasis>   (17U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga473fad688ae2575d0b4ab15264175f8e">DMA_ISR_TCIF5_Msk</link>   (0x1UL &lt;&lt; DMA_ISR_TCIF5_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5ea57d09f13edbd6ad8afe9465e0fa70">DMA_ISR_TCIF5</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga473fad688ae2575d0b4ab15264175f8e">DMA_ISR_TCIF5_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DMA_ISR_HTIF5_Pos</emphasis>   (18U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2b0a9aa745af883265f25aa38cfe7fc4">DMA_ISR_HTIF5_Msk</link>   (0x1UL &lt;&lt; DMA_ISR_HTIF5_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3d1f2b8c82b1e20b4311af8ca9576736">DMA_ISR_HTIF5</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga2b0a9aa745af883265f25aa38cfe7fc4">DMA_ISR_HTIF5_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DMA_ISR_TEIF5_Pos</emphasis>   (19U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab126644e992e1bef28e92be896ed1fa1">DMA_ISR_TEIF5_Msk</link>   (0x1UL &lt;&lt; DMA_ISR_TEIF5_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga42f9b12c4c80cbb7cd0f94f139c73de3">DMA_ISR_TEIF5</link>   <link linkend="_group___peripheral___registers___bits___definition_1gab126644e992e1bef28e92be896ed1fa1">DMA_ISR_TEIF5_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DMA_ISR_GIF6_Pos</emphasis>   (20U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabf020c2884b4b0cdb989a03444bfc73e">DMA_ISR_GIF6_Msk</link>   (0x1UL &lt;&lt; DMA_ISR_GIF6_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac55f4836aa8e6cfc9bdcadfabf65b5d8">DMA_ISR_GIF6</link>   <link linkend="_group___peripheral___registers___bits___definition_1gabf020c2884b4b0cdb989a03444bfc73e">DMA_ISR_GIF6_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DMA_ISR_TCIF6_Pos</emphasis>   (21U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8bbc2f4cd53304a1205bd7ee0815bb62">DMA_ISR_TCIF6_Msk</link>   (0x1UL &lt;&lt; DMA_ISR_TCIF6_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2d76395cf6c6ef50e05c96d7ae723058">DMA_ISR_TCIF6</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga8bbc2f4cd53304a1205bd7ee0815bb62">DMA_ISR_TCIF6_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DMA_ISR_HTIF6_Pos</emphasis>   (22U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac0a1c7f7eb939ef3c23e5bbf3df6dd90">DMA_ISR_HTIF6_Msk</link>   (0x1UL &lt;&lt; DMA_ISR_HTIF6_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga41b6d9787aeff76a51581d9488b4604f">DMA_ISR_HTIF6</link>   <link linkend="_group___peripheral___registers___bits___definition_1gac0a1c7f7eb939ef3c23e5bbf3df6dd90">DMA_ISR_HTIF6_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DMA_ISR_TEIF6_Pos</emphasis>   (23U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gadddb0950434096cb39a761f9cc2f1f1e">DMA_ISR_TEIF6_Msk</link>   (0x1UL &lt;&lt; DMA_ISR_TEIF6_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae47d914969922381708ae06c1c71123a">DMA_ISR_TEIF6</link>   <link linkend="_group___peripheral___registers___bits___definition_1gadddb0950434096cb39a761f9cc2f1f1e">DMA_ISR_TEIF6_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DMA_ISR_GIF7_Pos</emphasis>   (24U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaddf1e2d659efe7036b98c32743da70fb">DMA_ISR_GIF7_Msk</link>   (0x1UL &lt;&lt; DMA_ISR_GIF7_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga86f178e879b2d8ceeea351e4750272dd">DMA_ISR_GIF7</link>   <link linkend="_group___peripheral___registers___bits___definition_1gaddf1e2d659efe7036b98c32743da70fb">DMA_ISR_GIF7_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DMA_ISR_TCIF7_Pos</emphasis>   (25U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga16a70e344cc5c4ef3973c0aabec11a02">DMA_ISR_TCIF7_Msk</link>   (0x1UL &lt;&lt; DMA_ISR_TCIF7_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4528af54928542c09502c01827418732">DMA_ISR_TCIF7</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga16a70e344cc5c4ef3973c0aabec11a02">DMA_ISR_TCIF7_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DMA_ISR_HTIF7_Pos</emphasis>   (26U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaea5b77f87a8292a16891e424759e92da">DMA_ISR_HTIF7_Msk</link>   (0x1UL &lt;&lt; DMA_ISR_HTIF7_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga769016c2b0bf22ff3ad6967b3dc0e2bb">DMA_ISR_HTIF7</link>   <link linkend="_group___peripheral___registers___bits___definition_1gaea5b77f87a8292a16891e424759e92da">DMA_ISR_HTIF7_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DMA_ISR_TEIF7_Pos</emphasis>   (27U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaaf0c9b3644d220947be34de82ae99cde">DMA_ISR_TEIF7_Msk</link>   (0x1UL &lt;&lt; DMA_ISR_TEIF7_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf8333b3c78b7d0a07bd4b1e91e902b31">DMA_ISR_TEIF7</link>   <link linkend="_group___peripheral___registers___bits___definition_1gaaf0c9b3644d220947be34de82ae99cde">DMA_ISR_TEIF7_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DMA_IFCR_CGIF1_Pos</emphasis>   (0U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaafca81339ca59945af094e77a64b662a">DMA_IFCR_CGIF1_Msk</link>   (0x1UL &lt;&lt; DMA_IFCR_CGIF1_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga75ad797334d9fb70750ace14b16e0122">DMA_IFCR_CGIF1</link>   <link linkend="_group___peripheral___registers___bits___definition_1gaafca81339ca59945af094e77a64b662a">DMA_IFCR_CGIF1_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DMA_IFCR_CTCIF1_Pos</emphasis>   (1U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad220bbe162cb8ddb8e73cbb535546893">DMA_IFCR_CTCIF1_Msk</link>   (0x1UL &lt;&lt; DMA_IFCR_CTCIF1_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga60085fa798cf77f80365839e7d88c8f1">DMA_IFCR_CTCIF1</link>   <link linkend="_group___peripheral___registers___bits___definition_1gad220bbe162cb8ddb8e73cbb535546893">DMA_IFCR_CTCIF1_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DMA_IFCR_CHTIF1_Pos</emphasis>   (2U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga93362ac1d0ec5c893aa665656f3833c4">DMA_IFCR_CHTIF1_Msk</link>   (0x1UL &lt;&lt; DMA_IFCR_CHTIF1_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga66e9aa2475130fbf63db304ceea019eb">DMA_IFCR_CHTIF1</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga93362ac1d0ec5c893aa665656f3833c4">DMA_IFCR_CHTIF1_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DMA_IFCR_CTEIF1_Pos</emphasis>   (3U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac4f46e33af7bcd81267658ad0887f2b5">DMA_IFCR_CTEIF1_Msk</link>   (0x1UL &lt;&lt; DMA_IFCR_CTEIF1_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga989699cace2fa87efa867b825c1deb29">DMA_IFCR_CTEIF1</link>   <link linkend="_group___peripheral___registers___bits___definition_1gac4f46e33af7bcd81267658ad0887f2b5">DMA_IFCR_CTEIF1_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DMA_IFCR_CGIF2_Pos</emphasis>   (4U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga71192de2619477e600004737575fdadd">DMA_IFCR_CGIF2_Msk</link>   (0x1UL &lt;&lt; DMA_IFCR_CGIF2_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab907e446bbf1e1400dc5fdbd929d0e5f">DMA_IFCR_CGIF2</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga71192de2619477e600004737575fdadd">DMA_IFCR_CGIF2_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DMA_IFCR_CTCIF2_Pos</emphasis>   (5U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6c49b9f3a3f134f771e34ee9dbf54b6a">DMA_IFCR_CTCIF2_Msk</link>   (0x1UL &lt;&lt; DMA_IFCR_CTCIF2_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8505b947a04834750e164dc320dfae09">DMA_IFCR_CTCIF2</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga6c49b9f3a3f134f771e34ee9dbf54b6a">DMA_IFCR_CTCIF2_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DMA_IFCR_CHTIF2_Pos</emphasis>   (6U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab2526b7323a7b8b1e57b0a2d421ade04">DMA_IFCR_CHTIF2_Msk</link>   (0x1UL &lt;&lt; DMA_IFCR_CHTIF2_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3e769c78024a22b4d1f528ce03ccc760">DMA_IFCR_CHTIF2</link>   <link linkend="_group___peripheral___registers___bits___definition_1gab2526b7323a7b8b1e57b0a2d421ade04">DMA_IFCR_CHTIF2_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DMA_IFCR_CTEIF2_Pos</emphasis>   (7U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4739de2a7cb002b64c620a8c96fac104">DMA_IFCR_CTEIF2_Msk</link>   (0x1UL &lt;&lt; DMA_IFCR_CTEIF2_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4abb0afb7dbe362c150bf80c4c751a67">DMA_IFCR_CTEIF2</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga4739de2a7cb002b64c620a8c96fac104">DMA_IFCR_CTEIF2_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DMA_IFCR_CGIF3_Pos</emphasis>   (8U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga629d1c4d7f7168ce1f41f76461033705">DMA_IFCR_CGIF3_Msk</link>   (0x1UL &lt;&lt; DMA_IFCR_CGIF3_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0d98e88c334091e20e931372646a6b0d">DMA_IFCR_CGIF3</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga629d1c4d7f7168ce1f41f76461033705">DMA_IFCR_CGIF3_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DMA_IFCR_CTCIF3_Pos</emphasis>   (9U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2127474579593af9d87b1407265d2fe0">DMA_IFCR_CTCIF3_Msk</link>   (0x1UL &lt;&lt; DMA_IFCR_CTCIF3_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaccb4c0c5e0f2e01dec12ba366b83cb4d">DMA_IFCR_CTCIF3</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga2127474579593af9d87b1407265d2fe0">DMA_IFCR_CTCIF3_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DMA_IFCR_CHTIF3_Pos</emphasis>   (10U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab3e461cfd535f48d2d99f0c824966d6f">DMA_IFCR_CHTIF3_Msk</link>   (0x1UL &lt;&lt; DMA_IFCR_CHTIF3_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2dea86ca2ec8aa945b840f2c1866e1f6">DMA_IFCR_CHTIF3</link>   <link linkend="_group___peripheral___registers___bits___definition_1gab3e461cfd535f48d2d99f0c824966d6f">DMA_IFCR_CHTIF3_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DMA_IFCR_CTEIF3_Pos</emphasis>   (11U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga28803defcca6317abbaeccc5605cf8b3">DMA_IFCR_CTEIF3_Msk</link>   (0x1UL &lt;&lt; DMA_IFCR_CTEIF3_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga59bad79f1ae37b69b048834808e8d067">DMA_IFCR_CTEIF3</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga28803defcca6317abbaeccc5605cf8b3">DMA_IFCR_CTEIF3_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DMA_IFCR_CGIF4_Pos</emphasis>   (12U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga559688e76f9ea0d0097398dfc1675e87">DMA_IFCR_CGIF4_Msk</link>   (0x1UL &lt;&lt; DMA_IFCR_CGIF4_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga73d22139e4567c89e2afcb4aef71104c">DMA_IFCR_CGIF4</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga559688e76f9ea0d0097398dfc1675e87">DMA_IFCR_CGIF4_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DMA_IFCR_CTCIF4_Pos</emphasis>   (13U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8d5a73a1c30d08e5d638983c71a7a11c">DMA_IFCR_CTCIF4_Msk</link>   (0x1UL &lt;&lt; DMA_IFCR_CTCIF4_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga34b431fd4e034f8333e44594712f75eb">DMA_IFCR_CTCIF4</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga8d5a73a1c30d08e5d638983c71a7a11c">DMA_IFCR_CTCIF4_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DMA_IFCR_CHTIF4_Pos</emphasis>   (14U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9f626bff6ed0977787a137db9e5bf8f3">DMA_IFCR_CHTIF4_Msk</link>   (0x1UL &lt;&lt; DMA_IFCR_CHTIF4_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga950664b81ec2d4d843f89ef102107d7b">DMA_IFCR_CHTIF4</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga9f626bff6ed0977787a137db9e5bf8f3">DMA_IFCR_CHTIF4_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DMA_IFCR_CTEIF4_Pos</emphasis>   (15U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4822afffc3effe5915ef34bd2b63a544">DMA_IFCR_CTEIF4_Msk</link>   (0x1UL &lt;&lt; DMA_IFCR_CTEIF4_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6fdda8f7f2507c1d3988c7310a35d46c">DMA_IFCR_CTEIF4</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga4822afffc3effe5915ef34bd2b63a544">DMA_IFCR_CTEIF4_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DMA_IFCR_CGIF5_Pos</emphasis>   (16U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabbcd140135e230eb7269bc76765d382a">DMA_IFCR_CGIF5_Msk</link>   (0x1UL &lt;&lt; DMA_IFCR_CGIF5_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga943245d2a8300854d53fd07bb957a6fc">DMA_IFCR_CGIF5</link>   <link linkend="_group___peripheral___registers___bits___definition_1gabbcd140135e230eb7269bc76765d382a">DMA_IFCR_CGIF5_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DMA_IFCR_CTCIF5_Pos</emphasis>   (17U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6f172003a70896fc632ee13e577bc684">DMA_IFCR_CTCIF5_Msk</link>   (0x1UL &lt;&lt; DMA_IFCR_CTCIF5_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaae4c7d1d10beb535aec39de9a8bdc327">DMA_IFCR_CTCIF5</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga6f172003a70896fc632ee13e577bc684">DMA_IFCR_CTCIF5_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DMA_IFCR_CHTIF5_Pos</emphasis>   (18U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5ead1ae728d11546c609a4b3258a43cd">DMA_IFCR_CHTIF5_Msk</link>   (0x1UL &lt;&lt; DMA_IFCR_CHTIF5_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3c23c727a4dbbc45a356c8418299275d">DMA_IFCR_CHTIF5</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga5ead1ae728d11546c609a4b3258a43cd">DMA_IFCR_CHTIF5_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DMA_IFCR_CTEIF5_Pos</emphasis>   (19U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9f2c3111dd90e84f62722510e32697e4">DMA_IFCR_CTEIF5_Msk</link>   (0x1UL &lt;&lt; DMA_IFCR_CTEIF5_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6ec6326d337a773b4ced9d8a680c05a9">DMA_IFCR_CTEIF5</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga9f2c3111dd90e84f62722510e32697e4">DMA_IFCR_CTEIF5_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DMA_IFCR_CGIF6_Pos</emphasis>   (20U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0f1c47744a404b385329674a94579b4d">DMA_IFCR_CGIF6_Msk</link>   (0x1UL &lt;&lt; DMA_IFCR_CGIF6_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7fc61098c5cf9a7d53ddcb155e34c984">DMA_IFCR_CGIF6</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga0f1c47744a404b385329674a94579b4d">DMA_IFCR_CGIF6_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DMA_IFCR_CTCIF6_Pos</emphasis>   (21U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5a0a844b994d2de4e44b2666d3ee4020">DMA_IFCR_CTCIF6_Msk</link>   (0x1UL &lt;&lt; DMA_IFCR_CTCIF6_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac3dca486df2f235aac8f3975f5f4ab75">DMA_IFCR_CTCIF6</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga5a0a844b994d2de4e44b2666d3ee4020">DMA_IFCR_CTCIF6_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DMA_IFCR_CHTIF6_Pos</emphasis>   (22U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2b1313e55a28937bdd073af20eb2d3cb">DMA_IFCR_CHTIF6_Msk</link>   (0x1UL &lt;&lt; DMA_IFCR_CHTIF6_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae67273db02ffd8f2bfe0a5c93e9282a4">DMA_IFCR_CHTIF6</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga2b1313e55a28937bdd073af20eb2d3cb">DMA_IFCR_CHTIF6_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DMA_IFCR_CTEIF6_Pos</emphasis>   (23U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa47f9c6315d0d006a4e8ea49508114c0">DMA_IFCR_CTEIF6_Msk</link>   (0x1UL &lt;&lt; DMA_IFCR_CTEIF6_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1e523c5cbf5594ffe8540c317bce6933">DMA_IFCR_CTEIF6</link>   <link linkend="_group___peripheral___registers___bits___definition_1gaa47f9c6315d0d006a4e8ea49508114c0">DMA_IFCR_CTEIF6_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DMA_IFCR_CGIF7_Pos</emphasis>   (24U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6efd58f74d49c8fa034d52a38f5649ed">DMA_IFCR_CGIF7_Msk</link>   (0x1UL &lt;&lt; DMA_IFCR_CGIF7_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaad9f01dfeb289156448f5a5a0ad54099">DMA_IFCR_CGIF7</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga6efd58f74d49c8fa034d52a38f5649ed">DMA_IFCR_CGIF7_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DMA_IFCR_CTCIF7_Pos</emphasis>   (25U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga50594831aa1c987fae982c611a9e15fc">DMA_IFCR_CTCIF7_Msk</link>   (0x1UL &lt;&lt; DMA_IFCR_CTCIF7_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac26181e8c2bd1fddc1e774cb7b621e5b">DMA_IFCR_CTCIF7</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga50594831aa1c987fae982c611a9e15fc">DMA_IFCR_CTCIF7_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DMA_IFCR_CHTIF7_Pos</emphasis>   (26U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga394b27f69e703bd1dc9a9f33a37a990d">DMA_IFCR_CHTIF7_Msk</link>   (0x1UL &lt;&lt; DMA_IFCR_CHTIF7_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa7378f7a26730bfd5c950b7c7efb9272">DMA_IFCR_CHTIF7</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga394b27f69e703bd1dc9a9f33a37a990d">DMA_IFCR_CHTIF7_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DMA_IFCR_CTEIF7_Pos</emphasis>   (27U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga85a126a30edb722263251fe5d0ceae6c">DMA_IFCR_CTEIF7_Msk</link>   (0x1UL &lt;&lt; DMA_IFCR_CTEIF7_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4076bf1ed67fb39d4a0175e5943d5f2d">DMA_IFCR_CTEIF7</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga85a126a30edb722263251fe5d0ceae6c">DMA_IFCR_CTEIF7_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DMA_CCR_EN_Pos</emphasis>   (0U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6c98f3e087f4c044397cfd2d7e5ce7af">DMA_CCR_EN_Msk</link>   (0x1UL &lt;&lt; DMA_CCR_EN_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gababa3817d21a78079be76bc26b2c10f2">DMA_CCR_EN</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga6c98f3e087f4c044397cfd2d7e5ce7af">DMA_CCR_EN_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DMA_CCR_TCIE_Pos</emphasis>   (1U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaef79d2345bc6bf22d465e0c8ef3592e0">DMA_CCR_TCIE_Msk</link>   (0x1UL &lt;&lt; DMA_CCR_TCIE_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaaba9cd82cab0cca23de038e946f81c6a">DMA_CCR_TCIE</link>   <link linkend="_group___peripheral___registers___bits___definition_1gaef79d2345bc6bf22d465e0c8ef3592e0">DMA_CCR_TCIE_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DMA_CCR_HTIE_Pos</emphasis>   (2U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0cf0cff13434afd29515a971b42a37f6">DMA_CCR_HTIE_Msk</link>   (0x1UL &lt;&lt; DMA_CCR_HTIE_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0f0fae31377ab1d33e36cead97b1811b">DMA_CCR_HTIE</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga0cf0cff13434afd29515a971b42a37f6">DMA_CCR_HTIE_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DMA_CCR_TEIE_Pos</emphasis>   (3U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga72b604ae976f8a76fd8bec74cf8a740f">DMA_CCR_TEIE_Msk</link>   (0x1UL &lt;&lt; DMA_CCR_TEIE_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3dd2204c9046500140e3c720fb5a415f">DMA_CCR_TEIE</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga72b604ae976f8a76fd8bec74cf8a740f">DMA_CCR_TEIE_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DMA_CCR_DIR_Pos</emphasis>   (4U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8e5dcfd5d097dbde187a6685bb211c26">DMA_CCR_DIR_Msk</link>   (0x1UL &lt;&lt; DMA_CCR_DIR_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8f1ece172cf3c3e696b86d401d7345a2">DMA_CCR_DIR</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga8e5dcfd5d097dbde187a6685bb211c26">DMA_CCR_DIR_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DMA_CCR_CIRC_Pos</emphasis>   (5U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae193971f396ec153ee7b0548a3c48b43">DMA_CCR_CIRC_Msk</link>   (0x1UL &lt;&lt; DMA_CCR_CIRC_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga445471396e741418bcd6f63404f4052c">DMA_CCR_CIRC</link>   <link linkend="_group___peripheral___registers___bits___definition_1gae193971f396ec153ee7b0548a3c48b43">DMA_CCR_CIRC_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DMA_CCR_PINC_Pos</emphasis>   (6U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5b94c11e212ec0d02a1c318909033437">DMA_CCR_PINC_Msk</link>   (0x1UL &lt;&lt; DMA_CCR_PINC_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga028cb96357bd24868a74ee1134a35b7e">DMA_CCR_PINC</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga5b94c11e212ec0d02a1c318909033437">DMA_CCR_PINC_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DMA_CCR_MINC_Pos</emphasis>   (7U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabb2ca356e4f635c16849392655d3b9dd">DMA_CCR_MINC_Msk</link>   (0x1UL &lt;&lt; DMA_CCR_MINC_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa189138f534283d876f654ec9474987e">DMA_CCR_MINC</link>   <link linkend="_group___peripheral___registers___bits___definition_1gabb2ca356e4f635c16849392655d3b9dd">DMA_CCR_MINC_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DMA_CCR_PSIZE_Pos</emphasis>   (8U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gadae59fa854e52290fc47acef7ddd6f8d">DMA_CCR_PSIZE_Msk</link>   (0x3UL &lt;&lt; DMA_CCR_PSIZE_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1a8d824b9bff520523fccfbe57b07516">DMA_CCR_PSIZE</link>   <link linkend="_group___peripheral___registers___bits___definition_1gadae59fa854e52290fc47acef7ddd6f8d">DMA_CCR_PSIZE_Msk</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4b3726c7d0fd3b00e33637f163c79128">DMA_CCR_PSIZE_0</link>   (0x1UL &lt;&lt; DMA_CCR_PSIZE_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8e8d8786f16dda2bef035ba2df15b69d">DMA_CCR_PSIZE_1</link>   (0x2UL &lt;&lt; DMA_CCR_PSIZE_Pos)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DMA_CCR_MSIZE_Pos</emphasis>   (10U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa3c808385ecd238b095a02d85298c9f6">DMA_CCR_MSIZE_Msk</link>   (0x3UL &lt;&lt; DMA_CCR_MSIZE_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga492495253fe3f05ea83dd3c3dbb5dddf">DMA_CCR_MSIZE</link>   <link linkend="_group___peripheral___registers___bits___definition_1gaa3c808385ecd238b095a02d85298c9f6">DMA_CCR_MSIZE_Msk</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga600d3f8200fc42ea6e1c7c8abbd327ad">DMA_CCR_MSIZE_0</link>   (0x1UL &lt;&lt; DMA_CCR_MSIZE_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga60b9958fbde96f69160ca7edf92d4c27">DMA_CCR_MSIZE_1</link>   (0x2UL &lt;&lt; DMA_CCR_MSIZE_Pos)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DMA_CCR_PL_Pos</emphasis>   (12U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga58ab0dfa59b749016e1c6a40e0c8d831">DMA_CCR_PL_Msk</link>   (0x3UL &lt;&lt; DMA_CCR_PL_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga97726688157629243aa59bb60e33c284">DMA_CCR_PL</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga58ab0dfa59b749016e1c6a40e0c8d831">DMA_CCR_PL_Msk</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa935d7f115297c5e9e10a62efd065247">DMA_CCR_PL_0</link>   (0x1UL &lt;&lt; DMA_CCR_PL_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga82819927445c9617409bb08e09dc4cd8">DMA_CCR_PL_1</link>   (0x2UL &lt;&lt; DMA_CCR_PL_Pos)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DMA_CCR_MEM2MEM_Pos</emphasis>   (14U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga97140fa074f33a93bcbd77519b5eb383">DMA_CCR_MEM2MEM_Msk</link>   (0x1UL &lt;&lt; DMA_CCR_MEM2MEM_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5c87a41026384e25fe2312d03af76215">DMA_CCR_MEM2MEM</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga97140fa074f33a93bcbd77519b5eb383">DMA_CCR_MEM2MEM_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DMA_CNDTR_NDT_Pos</emphasis>   (0U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga40fb27883d05db94d55f910f05d5c430">DMA_CNDTR_NDT_Msk</link>   (0xFFFFUL &lt;&lt; DMA_CNDTR_NDT_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad42c0abbace3b816e7669e27b3676d2a">DMA_CNDTR_NDT</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga40fb27883d05db94d55f910f05d5c430">DMA_CNDTR_NDT_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DMA_CPAR_PA_Pos</emphasis>   (0U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac27c56cf129fefefab11773b3f40100a">DMA_CPAR_PA_Msk</link>   (0xFFFFFFFFUL &lt;&lt; DMA_CPAR_PA_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa3f5ad05ab0a37eb49692c4d77730eb1">DMA_CPAR_PA</link>   <link linkend="_group___peripheral___registers___bits___definition_1gac27c56cf129fefefab11773b3f40100a">DMA_CPAR_PA_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DMA_CMAR_MA_Pos</emphasis>   (0U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga586545e18a7bb57d01798ae3376cf6af">DMA_CMAR_MA_Msk</link>   (0xFFFFFFFFUL &lt;&lt; DMA_CMAR_MA_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaacd9100e19b17a0641359cd158ea0cb7">DMA_CMAR_MA</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga586545e18a7bb57d01798ae3376cf6af">DMA_CMAR_MA_Msk</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4e2d417bccd8d576e16729c3e5a25cb8">ADC_MULTIMODE_SUPPORT</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ADC_SR_AWD_Pos</emphasis>   (0U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad1f5cef448ce47b4bf2e3d71ed7debf3">ADC_SR_AWD_Msk</link>   (0x1UL &lt;&lt; ADC_SR_AWD_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8b7f27694281e4cad956da567e5583b2">ADC_SR_AWD</link>   <link linkend="_group___peripheral___registers___bits___definition_1gad1f5cef448ce47b4bf2e3d71ed7debf3">ADC_SR_AWD_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ADC_SR_EOS_Pos</emphasis>   (1U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa83983f594f483307900f86f7f7090bc">ADC_SR_EOS_Msk</link>   (0x1UL &lt;&lt; ADC_SR_EOS_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5e9fee0a4023d7ae180a3ff20e4598e4">ADC_SR_EOS</link>   <link linkend="_group___peripheral___registers___bits___definition_1gaa83983f594f483307900f86f7f7090bc">ADC_SR_EOS_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ADC_SR_JEOS_Pos</emphasis>   (2U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga58053440de474b1af00450dd46d161ca">ADC_SR_JEOS_Msk</link>   (0x1UL &lt;&lt; ADC_SR_JEOS_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaec1b74ebc2dc55907f978d32d77980ed">ADC_SR_JEOS</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga58053440de474b1af00450dd46d161ca">ADC_SR_JEOS_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ADC_SR_JSTRT_Pos</emphasis>   (3U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga72dec61b0a9eaf8380b4ba19e8bd3750">ADC_SR_JSTRT_Msk</link>   (0x1UL &lt;&lt; ADC_SR_JSTRT_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7340a01ffec051c06e80a037eee58a14">ADC_SR_JSTRT</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga72dec61b0a9eaf8380b4ba19e8bd3750">ADC_SR_JSTRT_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ADC_SR_STRT_Pos</emphasis>   (4U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaabffe4cd9e85d28f2e29d16acf305c48">ADC_SR_STRT_Msk</link>   (0x1UL &lt;&lt; ADC_SR_STRT_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga45eb11ad986d8220cde9fa47a91ed222">ADC_SR_STRT</link>   <link linkend="_group___peripheral___registers___bits___definition_1gaabffe4cd9e85d28f2e29d16acf305c48">ADC_SR_STRT_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ADC_SR_EOC</emphasis>   (<link linkend="_group___peripheral___registers___bits___definition_1ga5e9fee0a4023d7ae180a3ff20e4598e4">ADC_SR_EOS</link>)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ADC_SR_JEOC</emphasis>   (<link linkend="_group___peripheral___registers___bits___definition_1gaec1b74ebc2dc55907f978d32d77980ed">ADC_SR_JEOS</link>)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ADC_CR1_AWDCH_Pos</emphasis>   (0U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0cc3a347eb0150e7f476f67df64e2276">ADC_CR1_AWDCH_Msk</link>   (0x1FUL &lt;&lt; ADC_CR1_AWDCH_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad8bb755c7059bb2d4f5e2e999d2a2677">ADC_CR1_AWDCH</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga0cc3a347eb0150e7f476f67df64e2276">ADC_CR1_AWDCH_Msk</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga18725d77c35c173cdb5bdab658d9dace">ADC_CR1_AWDCH_0</link>   (0x01UL &lt;&lt; ADC_CR1_AWDCH_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafcd37244d74db7c9a34a4f08b94301ae">ADC_CR1_AWDCH_1</link>   (0x02UL &lt;&lt; ADC_CR1_AWDCH_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga625eebdc95937325cad90a151853f5a0">ADC_CR1_AWDCH_2</link>   (0x04UL &lt;&lt; ADC_CR1_AWDCH_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafb768d4aafbabc114d4650cf962392ec">ADC_CR1_AWDCH_3</link>   (0x08UL &lt;&lt; ADC_CR1_AWDCH_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf37f3c0d7c72192803d0772e076cf8ee">ADC_CR1_AWDCH_4</link>   (0x10UL &lt;&lt; ADC_CR1_AWDCH_Pos)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ADC_CR1_EOSIE_Pos</emphasis>   (5U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaeb8400c871d28240705ab3c5411e0ecd">ADC_CR1_EOSIE_Msk</link>   (0x1UL &lt;&lt; ADC_CR1_EOSIE_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9e1494e4756b880e596444163ae00933">ADC_CR1_EOSIE</link>   <link linkend="_group___peripheral___registers___bits___definition_1gaeb8400c871d28240705ab3c5411e0ecd">ADC_CR1_EOSIE_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ADC_CR1_AWDIE_Pos</emphasis>   (6U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga34c5eb25f1b9dc807fabc06c90fe9df6">ADC_CR1_AWDIE_Msk</link>   (0x1UL &lt;&lt; ADC_CR1_AWDIE_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gacd44f86b189696d5a3780342516de722">ADC_CR1_AWDIE</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga34c5eb25f1b9dc807fabc06c90fe9df6">ADC_CR1_AWDIE_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ADC_CR1_JEOSIE_Pos</emphasis>   (7U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga769ee97424840b20c26726877432df92">ADC_CR1_JEOSIE_Msk</link>   (0x1UL &lt;&lt; ADC_CR1_JEOSIE_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga902897b3a7b1cf30db9551f0cf3ca37a">ADC_CR1_JEOSIE</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga769ee97424840b20c26726877432df92">ADC_CR1_JEOSIE_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ADC_CR1_SCAN_Pos</emphasis>   (8U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3ae87fc99e54856233fe19c05947821d">ADC_CR1_SCAN_Msk</link>   (0x1UL &lt;&lt; ADC_CR1_SCAN_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaaeab75ece0c73dd97e8f21911ed22d06">ADC_CR1_SCAN</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga3ae87fc99e54856233fe19c05947821d">ADC_CR1_SCAN_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ADC_CR1_AWDSGL_Pos</emphasis>   (9U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2a58382bba04769e4baef8f36390f648">ADC_CR1_AWDSGL_Msk</link>   (0x1UL &lt;&lt; ADC_CR1_AWDSGL_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5c9fc31f19c04033dfa98e982519c451">ADC_CR1_AWDSGL</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga2a58382bba04769e4baef8f36390f648">ADC_CR1_AWDSGL_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ADC_CR1_JAUTO_Pos</emphasis>   (10U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7cfa0d38cd6dfd5ed09673558ccadacf">ADC_CR1_JAUTO_Msk</link>   (0x1UL &lt;&lt; ADC_CR1_JAUTO_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6353cb0d564410358b3a086dd0241f8c">ADC_CR1_JAUTO</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga7cfa0d38cd6dfd5ed09673558ccadacf">ADC_CR1_JAUTO_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ADC_CR1_DISCEN_Pos</emphasis>   (11U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad69e1c5ba0421fe9b33109a3789be1a5">ADC_CR1_DISCEN_Msk</link>   (0x1UL &lt;&lt; ADC_CR1_DISCEN_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabd690297fc73fca40d797f4c90800b9a">ADC_CR1_DISCEN</link>   <link linkend="_group___peripheral___registers___bits___definition_1gad69e1c5ba0421fe9b33109a3789be1a5">ADC_CR1_DISCEN_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ADC_CR1_JDISCEN_Pos</emphasis>   (12U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaae5059f8684f70119fff571d8c79bbaf">ADC_CR1_JDISCEN_Msk</link>   (0x1UL &lt;&lt; ADC_CR1_JDISCEN_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gacd06a2840346bf45ff335707db0b6e30">ADC_CR1_JDISCEN</link>   <link linkend="_group___peripheral___registers___bits___definition_1gaae5059f8684f70119fff571d8c79bbaf">ADC_CR1_JDISCEN_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ADC_CR1_DISCNUM_Pos</emphasis>   (13U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafee42b4ef0f4cb5b0ab45fc78f3e27f9">ADC_CR1_DISCNUM_Msk</link>   (0x7UL &lt;&lt; ADC_CR1_DISCNUM_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaeaa416a291023449ae82e7ef39844075">ADC_CR1_DISCNUM</link>   <link linkend="_group___peripheral___registers___bits___definition_1gafee42b4ef0f4cb5b0ab45fc78f3e27f9">ADC_CR1_DISCNUM_Msk</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga59ff81db7def261f0e84d5dbb6cca1ce">ADC_CR1_DISCNUM_0</link>   (0x1UL &lt;&lt; ADC_CR1_DISCNUM_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga39940d3611126052f4f748934c629ebf">ADC_CR1_DISCNUM_1</link>   (0x2UL &lt;&lt; ADC_CR1_DISCNUM_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab73d5fdf276f5ef3965afdda78ac9e1e">ADC_CR1_DISCNUM_2</link>   (0x4UL &lt;&lt; ADC_CR1_DISCNUM_Pos)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ADC_CR1_DUALMOD_Pos</emphasis>   (16U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga430b2640190dd08f41dc4319722c341c">ADC_CR1_DUALMOD_Msk</link>   (0xFUL &lt;&lt; ADC_CR1_DUALMOD_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa5a1a3b2c42e51fcd50a46f82d0b0843">ADC_CR1_DUALMOD</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga430b2640190dd08f41dc4319722c341c">ADC_CR1_DUALMOD_Msk</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0eb566ea4be6f0ee17cd1ecbd08b7e26">ADC_CR1_DUALMOD_0</link>   (0x1UL &lt;&lt; ADC_CR1_DUALMOD_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab94ba8607512ac7c76ec2e3b661bc367">ADC_CR1_DUALMOD_1</link>   (0x2UL &lt;&lt; ADC_CR1_DUALMOD_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae8fd02b7e150e14f6cc505a568f58c35">ADC_CR1_DUALMOD_2</link>   (0x4UL &lt;&lt; ADC_CR1_DUALMOD_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga32d91e3b7dc8310b260b114a1e01596d">ADC_CR1_DUALMOD_3</link>   (0x8UL &lt;&lt; ADC_CR1_DUALMOD_Pos)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ADC_CR1_JAWDEN_Pos</emphasis>   (22U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga29a30d56ef1ba75b52db631e367b13bb">ADC_CR1_JAWDEN_Msk</link>   (0x1UL &lt;&lt; ADC_CR1_JAWDEN_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4886de74bcd3a1e545094089f76fd0b3">ADC_CR1_JAWDEN</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga29a30d56ef1ba75b52db631e367b13bb">ADC_CR1_JAWDEN_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ADC_CR1_AWDEN_Pos</emphasis>   (23U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga815cfd0e3ad3eed4424caf312550da16">ADC_CR1_AWDEN_Msk</link>   (0x1UL &lt;&lt; ADC_CR1_AWDEN_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6e006d43fcb9fe1306745c95a1bdd651">ADC_CR1_AWDEN</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga815cfd0e3ad3eed4424caf312550da16">ADC_CR1_AWDEN_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ADC_CR1_EOCIE</emphasis>   (<link linkend="_group___peripheral___registers___bits___definition_1ga9e1494e4756b880e596444163ae00933">ADC_CR1_EOSIE</link>)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ADC_CR1_JEOCIE</emphasis>   (<link linkend="_group___peripheral___registers___bits___definition_1ga902897b3a7b1cf30db9551f0cf3ca37a">ADC_CR1_JEOSIE</link>)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ADC_CR2_ADON_Pos</emphasis>   (0U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga523c9c51b9eefe42cc33dec9dbcd7091">ADC_CR2_ADON_Msk</link>   (0x1UL &lt;&lt; ADC_CR2_ADON_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga89b646f092b052d8488d2016f6290f0e">ADC_CR2_ADON</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga523c9c51b9eefe42cc33dec9dbcd7091">ADC_CR2_ADON_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ADC_CR2_CONT_Pos</emphasis>   (1U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga69a1c4bf40a36bd05804f1083f745914">ADC_CR2_CONT_Msk</link>   (0x1UL &lt;&lt; ADC_CR2_CONT_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga49bb71a868c9d88a0f7bbe48918b2140">ADC_CR2_CONT</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga69a1c4bf40a36bd05804f1083f745914">ADC_CR2_CONT_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ADC_CR2_CAL_Pos</emphasis>   (2U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga565a8e7b7dc3f8e3d8af82279d0c6694">ADC_CR2_CAL_Msk</link>   (0x1UL &lt;&lt; ADC_CR2_CAL_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2932a0004cf17558c1445f79baac54a1">ADC_CR2_CAL</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga565a8e7b7dc3f8e3d8af82279d0c6694">ADC_CR2_CAL_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ADC_CR2_RSTCAL_Pos</emphasis>   (3U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga489d61acf9279943e431c2ac2a5a08cb">ADC_CR2_RSTCAL_Msk</link>   (0x1UL &lt;&lt; ADC_CR2_RSTCAL_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga76a91ece4a71450541ef2637fdcdfdea">ADC_CR2_RSTCAL</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga489d61acf9279943e431c2ac2a5a08cb">ADC_CR2_RSTCAL_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ADC_CR2_DMA_Pos</emphasis>   (8U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad9bfa1dd15f4531ef79131a4a2810342">ADC_CR2_DMA_Msk</link>   (0x1UL &lt;&lt; ADC_CR2_DMA_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga017309ac4b532bc8c607388f4e2cbbec">ADC_CR2_DMA</link>   <link linkend="_group___peripheral___registers___bits___definition_1gad9bfa1dd15f4531ef79131a4a2810342">ADC_CR2_DMA_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ADC_CR2_ALIGN_Pos</emphasis>   (11U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gada0bca3543546c0f5c893a4a99a4ddcc">ADC_CR2_ALIGN_Msk</link>   (0x1UL &lt;&lt; ADC_CR2_ALIGN_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf5950b5a7438a447584f6dd86c343362">ADC_CR2_ALIGN</link>   <link linkend="_group___peripheral___registers___bits___definition_1gada0bca3543546c0f5c893a4a99a4ddcc">ADC_CR2_ALIGN_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ADC_CR2_JEXTSEL_Pos</emphasis>   (12U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga57147ca3b182775bc6708bd7edad0a8d">ADC_CR2_JEXTSEL_Msk</link>   (0x7UL &lt;&lt; ADC_CR2_JEXTSEL_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaab3aa5d0e2a4b77960ec8f3b425a3eac">ADC_CR2_JEXTSEL</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga57147ca3b182775bc6708bd7edad0a8d">ADC_CR2_JEXTSEL_Msk</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa70c1f30e2101e2177ce564440203ba3">ADC_CR2_JEXTSEL_0</link>   (0x1UL &lt;&lt; ADC_CR2_JEXTSEL_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga99fa4a240d34ce231d6d0543bac7fd9b">ADC_CR2_JEXTSEL_1</link>   (0x2UL &lt;&lt; ADC_CR2_JEXTSEL_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga571bb97f950181fedbc0d4756482713d">ADC_CR2_JEXTSEL_2</link>   (0x4UL &lt;&lt; ADC_CR2_JEXTSEL_Pos)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ADC_CR2_JEXTTRIG_Pos</emphasis>   (15U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga42f922c57e54862b21d797e26c2f6f69">ADC_CR2_JEXTTRIG_Msk</link>   (0x1UL &lt;&lt; ADC_CR2_JEXTTRIG_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa17af96980f14bc008357812c13bc4b3">ADC_CR2_JEXTTRIG</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga42f922c57e54862b21d797e26c2f6f69">ADC_CR2_JEXTTRIG_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ADC_CR2_EXTSEL_Pos</emphasis>   (17U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaef4979d74537d34ce18573d072e33408">ADC_CR2_EXTSEL_Msk</link>   (0x7UL &lt;&lt; ADC_CR2_EXTSEL_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6d1054d6cd017e305cf6e8a864ce96c8">ADC_CR2_EXTSEL</link>   <link linkend="_group___peripheral___registers___bits___definition_1gaef4979d74537d34ce18573d072e33408">ADC_CR2_EXTSEL_Msk</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9410c7fd93f6d0b157ede745ee269d7b">ADC_CR2_EXTSEL_0</link>   (0x1UL &lt;&lt; ADC_CR2_EXTSEL_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5a6725419743a8d01b4a223609952893">ADC_CR2_EXTSEL_1</link>   (0x2UL &lt;&lt; ADC_CR2_EXTSEL_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5c2322988b5fff19d012d9179d412ad0">ADC_CR2_EXTSEL_2</link>   (0x4UL &lt;&lt; ADC_CR2_EXTSEL_Pos)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ADC_CR2_EXTTRIG_Pos</emphasis>   (20U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab4cc2b1ad6b745305898bcc7148a5ce5">ADC_CR2_EXTTRIG_Msk</link>   (0x1UL &lt;&lt; ADC_CR2_EXTTRIG_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1c0cfed2e6b3dfe7a8794b29822e314c">ADC_CR2_EXTTRIG</link>   <link linkend="_group___peripheral___registers___bits___definition_1gab4cc2b1ad6b745305898bcc7148a5ce5">ADC_CR2_EXTTRIG_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ADC_CR2_JSWSTART_Pos</emphasis>   (21U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac1555cd00a88accf874a2bda2c0ac8d4">ADC_CR2_JSWSTART_Msk</link>   (0x1UL &lt;&lt; ADC_CR2_JSWSTART_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac12fe8a6cc24eef2ed2e1f1525855678">ADC_CR2_JSWSTART</link>   <link linkend="_group___peripheral___registers___bits___definition_1gac1555cd00a88accf874a2bda2c0ac8d4">ADC_CR2_JSWSTART_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ADC_CR2_SWSTART_Pos</emphasis>   (22U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa5c16a177295208be4bed45f350c315e">ADC_CR2_SWSTART_Msk</link>   (0x1UL &lt;&lt; ADC_CR2_SWSTART_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5eae65bad1a6c975e1911eb5ba117468">ADC_CR2_SWSTART</link>   <link linkend="_group___peripheral___registers___bits___definition_1gaa5c16a177295208be4bed45f350c315e">ADC_CR2_SWSTART_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ADC_CR2_TSVREFE_Pos</emphasis>   (23U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gacb06a01ac943519a8eb1ef26f8a28713">ADC_CR2_TSVREFE_Msk</link>   (0x1UL &lt;&lt; ADC_CR2_TSVREFE_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae97d1f61aa9d8c2279557f18e7303308">ADC_CR2_TSVREFE</link>   <link linkend="_group___peripheral___registers___bits___definition_1gacb06a01ac943519a8eb1ef26f8a28713">ADC_CR2_TSVREFE_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ADC_SMPR1_SMP10_Pos</emphasis>   (0U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa436e3f99d6260a7c0d93c2c7b9e06e0">ADC_SMPR1_SMP10_Msk</link>   (0x7UL &lt;&lt; ADC_SMPR1_SMP10_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga32242a2c2156a012a7343bcb43d490d0">ADC_SMPR1_SMP10</link>   <link linkend="_group___peripheral___registers___bits___definition_1gaa436e3f99d6260a7c0d93c2c7b9e06e0">ADC_SMPR1_SMP10_Msk</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8a8996c53042759f01e966fb00351ebf">ADC_SMPR1_SMP10_0</link>   (0x1UL &lt;&lt; ADC_SMPR1_SMP10_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga42b96f058436c8bdcfabe1e08c7edd61">ADC_SMPR1_SMP10_1</link>   (0x2UL &lt;&lt; ADC_SMPR1_SMP10_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga289d89b4d92d7f685a8e44aeb9ddcded">ADC_SMPR1_SMP10_2</link>   (0x4UL &lt;&lt; ADC_SMPR1_SMP10_Pos)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ADC_SMPR1_SMP11_Pos</emphasis>   (3U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2bed6ca83db1864feb7eb926d8228c85">ADC_SMPR1_SMP11_Msk</link>   (0x7UL &lt;&lt; ADC_SMPR1_SMP11_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4c74d559f2a70a2e8c807b7bcaccd800">ADC_SMPR1_SMP11</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga2bed6ca83db1864feb7eb926d8228c85">ADC_SMPR1_SMP11_Msk</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga60780d613953f48a2dfc8debce72fb28">ADC_SMPR1_SMP11_0</link>   (0x1UL &lt;&lt; ADC_SMPR1_SMP11_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa61e1dbafcae3e1c8eae4320a6e5ec5d">ADC_SMPR1_SMP11_1</link>   (0x2UL &lt;&lt; ADC_SMPR1_SMP11_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga93a876a9a6d90cd30456433b7e38c3f2">ADC_SMPR1_SMP11_2</link>   (0x4UL &lt;&lt; ADC_SMPR1_SMP11_Pos)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ADC_SMPR1_SMP12_Pos</emphasis>   (6U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae18d279a21d7ce940d6969500a25a13b">ADC_SMPR1_SMP12_Msk</link>   (0x7UL &lt;&lt; ADC_SMPR1_SMP12_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga433b5a7d944666fb7abed3b107c352fc">ADC_SMPR1_SMP12</link>   <link linkend="_group___peripheral___registers___bits___definition_1gae18d279a21d7ce940d6969500a25a13b">ADC_SMPR1_SMP12_Msk</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaaaac6ae97c00276d7472bc92a9edd6e2">ADC_SMPR1_SMP12_0</link>   (0x1UL &lt;&lt; ADC_SMPR1_SMP12_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6020f9d742e15650ad919aaccaf2ff6c">ADC_SMPR1_SMP12_1</link>   (0x2UL &lt;&lt; ADC_SMPR1_SMP12_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gadb59adb544d416e91ea0c12d4f39ccc9">ADC_SMPR1_SMP12_2</link>   (0x4UL &lt;&lt; ADC_SMPR1_SMP12_Pos)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ADC_SMPR1_SMP13_Pos</emphasis>   (9U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa0b2a1ff66bccc991c783ceca1d69cfd">ADC_SMPR1_SMP13_Msk</link>   (0x7UL &lt;&lt; ADC_SMPR1_SMP13_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2df120cd93a177ea17946a656259129e">ADC_SMPR1_SMP13</link>   <link linkend="_group___peripheral___registers___bits___definition_1gaa0b2a1ff66bccc991c783ceca1d69cfd">ADC_SMPR1_SMP13_Msk</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga49e7444d6cf630eccfd52fb4155bd553">ADC_SMPR1_SMP13_0</link>   (0x1UL &lt;&lt; ADC_SMPR1_SMP13_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad5d5ad9d8d08feaee18d1f2d8d6787a1">ADC_SMPR1_SMP13_1</link>   (0x2UL &lt;&lt; ADC_SMPR1_SMP13_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac4cd285d46485136deb6223377d0b17c">ADC_SMPR1_SMP13_2</link>   (0x4UL &lt;&lt; ADC_SMPR1_SMP13_Pos)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ADC_SMPR1_SMP14_Pos</emphasis>   (12U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga410946d711bfd8069e7eb95d6d83e832">ADC_SMPR1_SMP14_Msk</link>   (0x7UL &lt;&lt; ADC_SMPR1_SMP14_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab1574fc02a40f22fc751073e02ebb781">ADC_SMPR1_SMP14</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga410946d711bfd8069e7eb95d6d83e832">ADC_SMPR1_SMP14_Msk</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9243898272b1d27018c971eecfa57f78">ADC_SMPR1_SMP14_0</link>   (0x1UL &lt;&lt; ADC_SMPR1_SMP14_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1016b8ca359247491a2a0a5d77aa1c22">ADC_SMPR1_SMP14_1</link>   (0x2UL &lt;&lt; ADC_SMPR1_SMP14_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8e658a8b72bac244bf919a874690e49e">ADC_SMPR1_SMP14_2</link>   (0x4UL &lt;&lt; ADC_SMPR1_SMP14_Pos)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ADC_SMPR1_SMP15_Pos</emphasis>   (15U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2bd307278f68d42fad28c9a549cee495">ADC_SMPR1_SMP15_Msk</link>   (0x7UL &lt;&lt; ADC_SMPR1_SMP15_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5ae0043ad863f7710834217bc82c8ecf">ADC_SMPR1_SMP15</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga2bd307278f68d42fad28c9a549cee495">ADC_SMPR1_SMP15_Msk</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac5f8e555f5ece2ee632dd9d6c60d9584">ADC_SMPR1_SMP15_0</link>   (0x1UL &lt;&lt; ADC_SMPR1_SMP15_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab978e10b7dcfe6c1b88dd4fef50498ac">ADC_SMPR1_SMP15_1</link>   (0x2UL &lt;&lt; ADC_SMPR1_SMP15_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga045285e1c5ab9ae570e37fe627b0e117">ADC_SMPR1_SMP15_2</link>   (0x4UL &lt;&lt; ADC_SMPR1_SMP15_Pos)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ADC_SMPR1_SMP16_Pos</emphasis>   (18U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabbf22b25f0b78dab59b1f8d2e1bbceeb">ADC_SMPR1_SMP16_Msk</link>   (0x7UL &lt;&lt; ADC_SMPR1_SMP16_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2925d05347e46e9c6a970214fa76bbec">ADC_SMPR1_SMP16</link>   <link linkend="_group___peripheral___registers___bits___definition_1gabbf22b25f0b78dab59b1f8d2e1bbceeb">ADC_SMPR1_SMP16_Msk</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae1a7d0ef695bd2017bcda3949f0134be">ADC_SMPR1_SMP16_0</link>   (0x1UL &lt;&lt; ADC_SMPR1_SMP16_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga793ff2f46f51e1d485a9bd728687bf15">ADC_SMPR1_SMP16_1</link>   (0x2UL &lt;&lt; ADC_SMPR1_SMP16_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gade321fdbf74f830e54951ccfca285686">ADC_SMPR1_SMP16_2</link>   (0x4UL &lt;&lt; ADC_SMPR1_SMP16_Pos)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ADC_SMPR1_SMP17_Pos</emphasis>   (21U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac9ca754667b1437b01fb0da560d36e10">ADC_SMPR1_SMP17_Msk</link>   (0x7UL &lt;&lt; ADC_SMPR1_SMP17_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9867370ecef7b99c32b8ecb44ad9e581">ADC_SMPR1_SMP17</link>   <link linkend="_group___peripheral___registers___bits___definition_1gac9ca754667b1437b01fb0da560d36e10">ADC_SMPR1_SMP17_Msk</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga42b004d74f288cb191bfc6a327f94480">ADC_SMPR1_SMP17_0</link>   (0x1UL &lt;&lt; ADC_SMPR1_SMP17_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3ac4c21586d6a353c208a5175906ecc1">ADC_SMPR1_SMP17_1</link>   (0x2UL &lt;&lt; ADC_SMPR1_SMP17_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac81ceec799a7da2def4f33339bd5e273">ADC_SMPR1_SMP17_2</link>   (0x4UL &lt;&lt; ADC_SMPR1_SMP17_Pos)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ADC_SMPR2_SMP0_Pos</emphasis>   (0U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa46fc7c440c9969355b4fd542b9a6447">ADC_SMPR2_SMP0_Msk</link>   (0x7UL &lt;&lt; ADC_SMPR2_SMP0_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5a13b3c652e5759e2d8bc7e38889bc5e">ADC_SMPR2_SMP0</link>   <link linkend="_group___peripheral___registers___bits___definition_1gaa46fc7c440c9969355b4fd542b9a6447">ADC_SMPR2_SMP0_Msk</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1bde59fce56980a59a3dfdb0da7ebe0c">ADC_SMPR2_SMP0_0</link>   (0x1UL &lt;&lt; ADC_SMPR2_SMP0_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1d5b6e025d8e70767914c144793b93e6">ADC_SMPR2_SMP0_1</link>   (0x2UL &lt;&lt; ADC_SMPR2_SMP0_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga361de56c56c45834fc837df349f155dc">ADC_SMPR2_SMP0_2</link>   (0x4UL &lt;&lt; ADC_SMPR2_SMP0_Pos)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ADC_SMPR2_SMP1_Pos</emphasis>   (3U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga39b8904a2aa672a622471712507c39c7">ADC_SMPR2_SMP1_Msk</link>   (0x7UL &lt;&lt; ADC_SMPR2_SMP1_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5b85dd0b1708cdf1bf403b07ad51da36">ADC_SMPR2_SMP1</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga39b8904a2aa672a622471712507c39c7">ADC_SMPR2_SMP1_Msk</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaaa99de1a2d2bbe8921353114d03cb7f6">ADC_SMPR2_SMP1_0</link>   (0x1UL &lt;&lt; ADC_SMPR2_SMP1_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf6ceb41e5e3cb6ae7da28070bc0b07d2">ADC_SMPR2_SMP1_1</link>   (0x2UL &lt;&lt; ADC_SMPR2_SMP1_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8b9efc8f9488d389301c4a6f9ef4427a">ADC_SMPR2_SMP1_2</link>   (0x4UL &lt;&lt; ADC_SMPR2_SMP1_Pos)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ADC_SMPR2_SMP2_Pos</emphasis>   (6U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf47f3ef6dad5ad4ab6a70f7256cce7bf">ADC_SMPR2_SMP2_Msk</link>   (0x7UL &lt;&lt; ADC_SMPR2_SMP2_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaea6e1e298372596bcdcdf93e763b3683">ADC_SMPR2_SMP2</link>   <link linkend="_group___peripheral___registers___bits___definition_1gaf47f3ef6dad5ad4ab6a70f7256cce7bf">ADC_SMPR2_SMP2_Msk</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga97e2ac0d4d8afb3aa0b4c09c8fa1d018">ADC_SMPR2_SMP2_0</link>   (0x1UL &lt;&lt; ADC_SMPR2_SMP2_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga83fe79e3e10b689a209dc5a724f89199">ADC_SMPR2_SMP2_1</link>   (0x2UL &lt;&lt; ADC_SMPR2_SMP2_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad580d376e0a0bcb34183a6d6735b3122">ADC_SMPR2_SMP2_2</link>   (0x4UL &lt;&lt; ADC_SMPR2_SMP2_Pos)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ADC_SMPR2_SMP3_Pos</emphasis>   (9U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga305cad42f0aae469c0f63a79de6bbf2a">ADC_SMPR2_SMP3_Msk</link>   (0x7UL &lt;&lt; ADC_SMPR2_SMP3_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga081c3d61e5311a11cb046d56630e1fd0">ADC_SMPR2_SMP3</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga305cad42f0aae469c0f63a79de6bbf2a">ADC_SMPR2_SMP3_Msk</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa1679a42f67ca4b9b9496dd6000fec01">ADC_SMPR2_SMP3_0</link>   (0x1UL &lt;&lt; ADC_SMPR2_SMP3_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1bf92b0a67dcec9b3c325d58e7e517b0">ADC_SMPR2_SMP3_1</link>   (0x2UL &lt;&lt; ADC_SMPR2_SMP3_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga40682268fa8534bd369eb64a329bdf46">ADC_SMPR2_SMP3_2</link>   (0x4UL &lt;&lt; ADC_SMPR2_SMP3_Pos)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ADC_SMPR2_SMP4_Pos</emphasis>   (12U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga41d006fba68f1e84ff3bd0ec21f61233">ADC_SMPR2_SMP4_Msk</link>   (0x7UL &lt;&lt; ADC_SMPR2_SMP4_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaeab838fcf0aace87b2163b96d208bb64">ADC_SMPR2_SMP4</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga41d006fba68f1e84ff3bd0ec21f61233">ADC_SMPR2_SMP4_Msk</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae4123bce64dc4f1831f992b09d6db4f2">ADC_SMPR2_SMP4_0</link>   (0x1UL &lt;&lt; ADC_SMPR2_SMP4_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad3edf57b459804d17d5a588dd446c763">ADC_SMPR2_SMP4_1</link>   (0x2UL &lt;&lt; ADC_SMPR2_SMP4_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac2a2fd74311c4ffcaed4a8d1a3be2245">ADC_SMPR2_SMP4_2</link>   (0x4UL &lt;&lt; ADC_SMPR2_SMP4_Pos)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ADC_SMPR2_SMP5_Pos</emphasis>   (15U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9b8b4a18f347d72459aa84fd6a2629a8">ADC_SMPR2_SMP5_Msk</link>   (0x7UL &lt;&lt; ADC_SMPR2_SMP5_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9500281fa740994b9cfa6a7df8227849">ADC_SMPR2_SMP5</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga9b8b4a18f347d72459aa84fd6a2629a8">ADC_SMPR2_SMP5_Msk</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga22dd2b1695a4e7a4b1d4ec2b8e244ffc">ADC_SMPR2_SMP5_0</link>   (0x1UL &lt;&lt; ADC_SMPR2_SMP5_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab4de4f6c62646be62d0710dc46eb5e88">ADC_SMPR2_SMP5_1</link>   (0x2UL &lt;&lt; ADC_SMPR2_SMP5_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6c19081d82f2c6478c6aefc207778e1e">ADC_SMPR2_SMP5_2</link>   (0x4UL &lt;&lt; ADC_SMPR2_SMP5_Pos)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ADC_SMPR2_SMP6_Pos</emphasis>   (18U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga63b337299939afb7336f2579bd3a727c">ADC_SMPR2_SMP6_Msk</link>   (0x7UL &lt;&lt; ADC_SMPR2_SMP6_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga64cd99c27d07298913541dbdc31aa8ae">ADC_SMPR2_SMP6</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga63b337299939afb7336f2579bd3a727c">ADC_SMPR2_SMP6_Msk</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gadbebc0a7f368e5846408d768603d9b44">ADC_SMPR2_SMP6_0</link>   (0x1UL &lt;&lt; ADC_SMPR2_SMP6_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga27f59166864f7cd0a5e8e6b4450e72d3">ADC_SMPR2_SMP6_1</link>   (0x2UL &lt;&lt; ADC_SMPR2_SMP6_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4139fac7e8ba3e604e35ba906880f909">ADC_SMPR2_SMP6_2</link>   (0x4UL &lt;&lt; ADC_SMPR2_SMP6_Pos)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ADC_SMPR2_SMP7_Pos</emphasis>   (21U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8f8b7b73b7ac647dd48d114f683afc55">ADC_SMPR2_SMP7_Msk</link>   (0x7UL &lt;&lt; ADC_SMPR2_SMP7_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6ec6ee971fc8b2d1890858df94a5c500">ADC_SMPR2_SMP7</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga8f8b7b73b7ac647dd48d114f683afc55">ADC_SMPR2_SMP7_Msk</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6f30003c59ab6c232d73aa446c77651a">ADC_SMPR2_SMP7_0</link>   (0x1UL &lt;&lt; ADC_SMPR2_SMP7_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0c8708fc97082257b43fa4534c721068">ADC_SMPR2_SMP7_1</link>   (0x2UL &lt;&lt; ADC_SMPR2_SMP7_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2e42897bdc25951a73bac060a7a065ca">ADC_SMPR2_SMP7_2</link>   (0x4UL &lt;&lt; ADC_SMPR2_SMP7_Pos)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ADC_SMPR2_SMP8_Pos</emphasis>   (24U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0390786a9cb491305c18fe615acfd13f">ADC_SMPR2_SMP8_Msk</link>   (0x7UL &lt;&lt; ADC_SMPR2_SMP8_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0695c289e658b772070a7f29797e9cc3">ADC_SMPR2_SMP8</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga0390786a9cb491305c18fe615acfd13f">ADC_SMPR2_SMP8_Msk</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab5f1d2290107eda2dfee33810779b0f6">ADC_SMPR2_SMP8_0</link>   (0x1UL &lt;&lt; ADC_SMPR2_SMP8_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabb9ce9d71f989bad0ed686caf4dd5250">ADC_SMPR2_SMP8_1</link>   (0x2UL &lt;&lt; ADC_SMPR2_SMP8_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3756c6141f55c60da0bcd4d599e7d60d">ADC_SMPR2_SMP8_2</link>   (0x4UL &lt;&lt; ADC_SMPR2_SMP8_Pos)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ADC_SMPR2_SMP9_Pos</emphasis>   (27U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1b124d3d088448db3cd97db242b125cf">ADC_SMPR2_SMP9_Msk</link>   (0x7UL &lt;&lt; ADC_SMPR2_SMP9_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5348f83daaa38060702d7b9cfe2e4005">ADC_SMPR2_SMP9</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga1b124d3d088448db3cd97db242b125cf">ADC_SMPR2_SMP9_Msk</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga892f18c89fbaafc74b7d67db74b41423">ADC_SMPR2_SMP9_0</link>   (0x1UL &lt;&lt; ADC_SMPR2_SMP9_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3a6949e61c5845a7ff2331b64cb579bc">ADC_SMPR2_SMP9_1</link>   (0x2UL &lt;&lt; ADC_SMPR2_SMP9_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga070135017850599b1e19766c6aa31cd1">ADC_SMPR2_SMP9_2</link>   (0x4UL &lt;&lt; ADC_SMPR2_SMP9_Pos)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ADC_JOFR1_JOFFSET1_Pos</emphasis>   (0U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4aeb01e5e14a55e3de62770ff3b3d0fd">ADC_JOFR1_JOFFSET1_Msk</link>   (0xFFFUL &lt;&lt; ADC_JOFR1_JOFFSET1_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad76f97130b391455094605a6c803026c">ADC_JOFR1_JOFFSET1</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga4aeb01e5e14a55e3de62770ff3b3d0fd">ADC_JOFR1_JOFFSET1_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ADC_JOFR2_JOFFSET2_Pos</emphasis>   (0U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga21ef3d2ed0de640e567ecefb4c902df4">ADC_JOFR2_JOFFSET2_Msk</link>   (0xFFFUL &lt;&lt; ADC_JOFR2_JOFFSET2_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1b15a9e9ce10303e233059c1de6d956c">ADC_JOFR2_JOFFSET2</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga21ef3d2ed0de640e567ecefb4c902df4">ADC_JOFR2_JOFFSET2_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ADC_JOFR3_JOFFSET3_Pos</emphasis>   (0U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8e742777e82d2e3a58f789f7785fa530">ADC_JOFR3_JOFFSET3_Msk</link>   (0xFFFUL &lt;&lt; ADC_JOFR3_JOFFSET3_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga743e4c3a7cefc1a193146e77791c3985">ADC_JOFR3_JOFFSET3</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga8e742777e82d2e3a58f789f7785fa530">ADC_JOFR3_JOFFSET3_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ADC_JOFR4_JOFFSET4_Pos</emphasis>   (0U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga983eba37929e630bc6bec3c1ab411db5">ADC_JOFR4_JOFFSET4_Msk</link>   (0xFFFUL &lt;&lt; ADC_JOFR4_JOFFSET4_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gada0937f2f6a64bd6b7531ad553471b8d">ADC_JOFR4_JOFFSET4</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga983eba37929e630bc6bec3c1ab411db5">ADC_JOFR4_JOFFSET4_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ADC_HTR_HT_Pos</emphasis>   (0U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9097907041c9d3893ab46b359ade4b00">ADC_HTR_HT_Msk</link>   (0xFFFUL &lt;&lt; ADC_HTR_HT_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad685f031174465e636ef75a5bd7b637d">ADC_HTR_HT</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga9097907041c9d3893ab46b359ade4b00">ADC_HTR_HT_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ADC_LTR_LT_Pos</emphasis>   (0U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad1c59cf6098c3ba86d00ff2eabbee680">ADC_LTR_LT_Msk</link>   (0xFFFUL &lt;&lt; ADC_LTR_LT_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac7ac18b970378acf726f04ae68232c24">ADC_LTR_LT</link>   <link linkend="_group___peripheral___registers___bits___definition_1gad1c59cf6098c3ba86d00ff2eabbee680">ADC_LTR_LT_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ADC_SQR1_SQ13_Pos</emphasis>   (0U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga08e9c7dc59718bbfbf1a3db4eba22f86">ADC_SQR1_SQ13_Msk</link>   (0x1FUL &lt;&lt; ADC_SQR1_SQ13_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1ae1998c0dd11275958e7347a92852fc">ADC_SQR1_SQ13</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga08e9c7dc59718bbfbf1a3db4eba22f86">ADC_SQR1_SQ13_Msk</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga40d24ddd458198e7731d5abf9d15fc08">ADC_SQR1_SQ13_0</link>   (0x01UL &lt;&lt; ADC_SQR1_SQ13_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaccdca8b0f3cab9f62ae2ffbb9c30546f">ADC_SQR1_SQ13_1</link>   (0x02UL &lt;&lt; ADC_SQR1_SQ13_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga37e8723bfdc43da0b86e40a49b78c9ad">ADC_SQR1_SQ13_2</link>   (0x04UL &lt;&lt; ADC_SQR1_SQ13_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga412374f7ce1f62ee187c819391898778">ADC_SQR1_SQ13_3</link>   (0x08UL &lt;&lt; ADC_SQR1_SQ13_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga05ca5e303f844f512c9a9cb5df9a1028">ADC_SQR1_SQ13_4</link>   (0x10UL &lt;&lt; ADC_SQR1_SQ13_Pos)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ADC_SQR1_SQ14_Pos</emphasis>   (5U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac16eaf610307245433e59aee05bfe254">ADC_SQR1_SQ14_Msk</link>   (0x1FUL &lt;&lt; ADC_SQR1_SQ14_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab0251199146cb3d0d2c1c0608fbca585">ADC_SQR1_SQ14</link>   <link linkend="_group___peripheral___registers___bits___definition_1gac16eaf610307245433e59aee05bfe254">ADC_SQR1_SQ14_Msk</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gacde3a6d9e94aa1c2399e335911fd6212">ADC_SQR1_SQ14_0</link>   (0x01UL &lt;&lt; ADC_SQR1_SQ14_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1bc61e4d3ea200e1fc3e9d621ebbd2b4">ADC_SQR1_SQ14_1</link>   (0x02UL &lt;&lt; ADC_SQR1_SQ14_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaeea616e444521cd58c5d8d574c47ccf0">ADC_SQR1_SQ14_2</link>   (0x04UL &lt;&lt; ADC_SQR1_SQ14_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0e0c9439633fb5c67c8f2138c9d2efae">ADC_SQR1_SQ14_3</link>   (0x08UL &lt;&lt; ADC_SQR1_SQ14_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaea22b4dd0fbb26d2a0babbc483778b0e">ADC_SQR1_SQ14_4</link>   (0x10UL &lt;&lt; ADC_SQR1_SQ14_Pos)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ADC_SQR1_SQ15_Pos</emphasis>   (10U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2dcdc56b5476a5cbed60e74735574831">ADC_SQR1_SQ15_Msk</link>   (0x1FUL &lt;&lt; ADC_SQR1_SQ15_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga23222c591c6d926f7a741bc9346f1d8f">ADC_SQR1_SQ15</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga2dcdc56b5476a5cbed60e74735574831">ADC_SQR1_SQ15_Msk</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gacbfbc70f67ce1d8f227e17a7f19c123b">ADC_SQR1_SQ15_0</link>   (0x01UL &lt;&lt; ADC_SQR1_SQ15_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac00e343ff0dd8f1f29e897148e3e070a">ADC_SQR1_SQ15_1</link>   (0x02UL &lt;&lt; ADC_SQR1_SQ15_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab63443b0c5a2eca60a8c9714f6f31c03">ADC_SQR1_SQ15_2</link>   (0x04UL &lt;&lt; ADC_SQR1_SQ15_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gadf676d45ba227a2dc641b2afadfa7852">ADC_SQR1_SQ15_3</link>   (0x08UL &lt;&lt; ADC_SQR1_SQ15_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7dbc07d0904f60abcc15827ccab1a8c2">ADC_SQR1_SQ15_4</link>   (0x10UL &lt;&lt; ADC_SQR1_SQ15_Pos)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ADC_SQR1_SQ16_Pos</emphasis>   (15U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabddb795f3c7a42aba72d3961e19cc7fc">ADC_SQR1_SQ16_Msk</link>   (0x1FUL &lt;&lt; ADC_SQR1_SQ16_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafecb33099669a080cede6ce0236389e7">ADC_SQR1_SQ16</link>   <link linkend="_group___peripheral___registers___bits___definition_1gabddb795f3c7a42aba72d3961e19cc7fc">ADC_SQR1_SQ16_Msk</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3404d0bf04b8561bf93455d968b77ea9">ADC_SQR1_SQ16_0</link>   (0x01UL &lt;&lt; ADC_SQR1_SQ16_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7ea6af777051f14be5cf166dd4ae69d1">ADC_SQR1_SQ16_1</link>   (0x02UL &lt;&lt; ADC_SQR1_SQ16_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf59e4a113346ac3daf6829c3321444f5">ADC_SQR1_SQ16_2</link>   (0x04UL &lt;&lt; ADC_SQR1_SQ16_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6052517e5fcab3f58c42b59fb3ffee55">ADC_SQR1_SQ16_3</link>   (0x08UL &lt;&lt; ADC_SQR1_SQ16_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7af851b5898b4421958e7a100602c8cd">ADC_SQR1_SQ16_4</link>   (0x10UL &lt;&lt; ADC_SQR1_SQ16_Pos)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ADC_SQR1_L_Pos</emphasis>   (20U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac11490606e7ecc26985deed271f7ff57">ADC_SQR1_L_Msk</link>   (0xFUL &lt;&lt; ADC_SQR1_L_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae68a19a18d72f6d87c6f2b8cc8bfc6dc">ADC_SQR1_L</link>   <link linkend="_group___peripheral___registers___bits___definition_1gac11490606e7ecc26985deed271f7ff57">ADC_SQR1_L_Msk</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga00ec56fbf232492ec12c954e27d03c6c">ADC_SQR1_L_0</link>   (0x1UL &lt;&lt; ADC_SQR1_L_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga52708c6570da08c295603e5b52461ecd">ADC_SQR1_L_1</link>   (0x2UL &lt;&lt; ADC_SQR1_L_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8b914eeb128157c4acf6f6b9a4be5558">ADC_SQR1_L_2</link>   (0x4UL &lt;&lt; ADC_SQR1_L_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaffdd34daa55da53d18055417ae895c47">ADC_SQR1_L_3</link>   (0x8UL &lt;&lt; ADC_SQR1_L_Pos)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ADC_SQR2_SQ7_Pos</emphasis>   (0U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaee89c65015de91a4fc92b922bcef81fe">ADC_SQR2_SQ7_Msk</link>   (0x1FUL &lt;&lt; ADC_SQR2_SQ7_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa9f66f702fc124040956117f20ef8df4">ADC_SQR2_SQ7</link>   <link linkend="_group___peripheral___registers___bits___definition_1gaee89c65015de91a4fc92b922bcef81fe">ADC_SQR2_SQ7_Msk</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga12bbc822c10582a80f7e20a11038ce96">ADC_SQR2_SQ7_0</link>   (0x01UL &lt;&lt; ADC_SQR2_SQ7_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3d0d7daf3b6db6ff4fa382495f6127c6">ADC_SQR2_SQ7_1</link>   (0x02UL &lt;&lt; ADC_SQR2_SQ7_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga74bda24f18a95261661a944cecf45a52">ADC_SQR2_SQ7_2</link>   (0x04UL &lt;&lt; ADC_SQR2_SQ7_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2697675d008dda4e6a4905fc0f8d22af">ADC_SQR2_SQ7_3</link>   (0x08UL &lt;&lt; ADC_SQR2_SQ7_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2c46dd0f30ef85094ca0cde2e8c00dac">ADC_SQR2_SQ7_4</link>   (0x10UL &lt;&lt; ADC_SQR2_SQ7_Pos)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ADC_SQR2_SQ8_Pos</emphasis>   (5U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9152be162b9262d76b7a59b4c0f25956">ADC_SQR2_SQ8_Msk</link>   (0x1FUL &lt;&lt; ADC_SQR2_SQ8_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga308ec58a8d20dcb3a348c30c332a0a8e">ADC_SQR2_SQ8</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga9152be162b9262d76b7a59b4c0f25956">ADC_SQR2_SQ8_Msk</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga858717a28d6c26612ad4ced46863ba13">ADC_SQR2_SQ8_0</link>   (0x01UL &lt;&lt; ADC_SQR2_SQ8_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2d06168a43b4845409f2fb9193ee474a">ADC_SQR2_SQ8_1</link>   (0x02UL &lt;&lt; ADC_SQR2_SQ8_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa5eaea65d6719a8199639ec30bb8a07b">ADC_SQR2_SQ8_2</link>   (0x04UL &lt;&lt; ADC_SQR2_SQ8_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga23e22da18926dd107adc69282a445412">ADC_SQR2_SQ8_3</link>   (0x08UL &lt;&lt; ADC_SQR2_SQ8_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gacadd092f31f37bb129065be175673c63">ADC_SQR2_SQ8_4</link>   (0x10UL &lt;&lt; ADC_SQR2_SQ8_Pos)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ADC_SQR2_SQ9_Pos</emphasis>   (10U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga03bc5dff92603b8e5dfe5ac87552f40a">ADC_SQR2_SQ9_Msk</link>   (0x1FUL &lt;&lt; ADC_SQR2_SQ9_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf5d91ecfc3d40cc6b1960544e526eb91">ADC_SQR2_SQ9</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga03bc5dff92603b8e5dfe5ac87552f40a">ADC_SQR2_SQ9_Msk</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gace032949b436d9af8a20ea10a349d55b">ADC_SQR2_SQ9_0</link>   (0x01UL &lt;&lt; ADC_SQR2_SQ9_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5cf43f1c5de0e73d6159fabc3681b891">ADC_SQR2_SQ9_1</link>   (0x02UL &lt;&lt; ADC_SQR2_SQ9_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3389c07a9de242151ffa434908fee39d">ADC_SQR2_SQ9_2</link>   (0x04UL &lt;&lt; ADC_SQR2_SQ9_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga13f30540b9f2d33640ea7d9652dc3c71">ADC_SQR2_SQ9_3</link>   (0x08UL &lt;&lt; ADC_SQR2_SQ9_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga910e5bda9852d49117b76b0d9f420ef2">ADC_SQR2_SQ9_4</link>   (0x10UL &lt;&lt; ADC_SQR2_SQ9_Pos)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ADC_SQR2_SQ10_Pos</emphasis>   (15U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8a438cb8cfa6116018759eca4d2c2fbb">ADC_SQR2_SQ10_Msk</link>   (0x1FUL &lt;&lt; ADC_SQR2_SQ10_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga22e474b65f217ac21137b1d3f3cbb6bb">ADC_SQR2_SQ10</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga8a438cb8cfa6116018759eca4d2c2fbb">ADC_SQR2_SQ10_Msk</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab5a36056dbfce703d22387432ac12262">ADC_SQR2_SQ10_0</link>   (0x01UL &lt;&lt; ADC_SQR2_SQ10_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga09a1de734fe67156af26edf3b8a61044">ADC_SQR2_SQ10_1</link>   (0x02UL &lt;&lt; ADC_SQR2_SQ10_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3b1d6ad0a40e7171d40a964b361d1eb9">ADC_SQR2_SQ10_2</link>   (0x04UL &lt;&lt; ADC_SQR2_SQ10_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga24d63e60eabad897aa9b19dbe56da71e">ADC_SQR2_SQ10_3</link>   (0x08UL &lt;&lt; ADC_SQR2_SQ10_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7df899f74116e6cb3205af2767840cfb">ADC_SQR2_SQ10_4</link>   (0x10UL &lt;&lt; ADC_SQR2_SQ10_Pos)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ADC_SQR2_SQ11_Pos</emphasis>   (20U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0f72a350259ac99fdcda7a97eb6fe2a8">ADC_SQR2_SQ11_Msk</link>   (0x1FUL &lt;&lt; ADC_SQR2_SQ11_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7bf491b9c1542fb0d0b83fc96166362e">ADC_SQR2_SQ11</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga0f72a350259ac99fdcda7a97eb6fe2a8">ADC_SQR2_SQ11_Msk</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5bc91fec2ef468c5d39d19beda9ecd3e">ADC_SQR2_SQ11_0</link>   (0x01UL &lt;&lt; ADC_SQR2_SQ11_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3e142789d2bd0584480e923754544ff5">ADC_SQR2_SQ11_1</link>   (0x02UL &lt;&lt; ADC_SQR2_SQ11_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad6b844fe698c16437e91c9e05a367a4c">ADC_SQR2_SQ11_2</link>   (0x04UL &lt;&lt; ADC_SQR2_SQ11_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1a8127191e3c48f4e0952bdb5e196225">ADC_SQR2_SQ11_3</link>   (0x08UL &lt;&lt; ADC_SQR2_SQ11_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5e8a39f645505ef84cb94bbc8d21b8e0">ADC_SQR2_SQ11_4</link>   (0x10UL &lt;&lt; ADC_SQR2_SQ11_Pos)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ADC_SQR2_SQ12_Pos</emphasis>   (25U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3a8e8248a0fe8bbf43de3e6f06984a85">ADC_SQR2_SQ12_Msk</link>   (0x1FUL &lt;&lt; ADC_SQR2_SQ12_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8731660b1710e63d5423cd31c11be184">ADC_SQR2_SQ12</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga3a8e8248a0fe8bbf43de3e6f06984a85">ADC_SQR2_SQ12_Msk</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5b2da909e54f8f6f61bf2bd2cd3e93e0">ADC_SQR2_SQ12_0</link>   (0x01UL &lt;&lt; ADC_SQR2_SQ12_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab5930c4a07d594aa23bc868526b42601">ADC_SQR2_SQ12_1</link>   (0x02UL &lt;&lt; ADC_SQR2_SQ12_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga377805a21e7da2a66a3913a77bcc1e66">ADC_SQR2_SQ12_2</link>   (0x04UL &lt;&lt; ADC_SQR2_SQ12_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2e3b45cac9aeb68d33b31a0914692857">ADC_SQR2_SQ12_3</link>   (0x08UL &lt;&lt; ADC_SQR2_SQ12_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6043d31a6cb9bd7c1542c3d41eb296c7">ADC_SQR2_SQ12_4</link>   (0x10UL &lt;&lt; ADC_SQR2_SQ12_Pos)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ADC_SQR3_SQ1_Pos</emphasis>   (0U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga158e02c01bc2ee902ff9d4ca8c767184">ADC_SQR3_SQ1_Msk</link>   (0x1FUL &lt;&lt; ADC_SQR3_SQ1_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga52491114e8394648559004f3bae718d9">ADC_SQR3_SQ1</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga158e02c01bc2ee902ff9d4ca8c767184">ADC_SQR3_SQ1_Msk</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga53d3bb1c8bb48c7bcb0f7409db69f7b4">ADC_SQR3_SQ1_0</link>   (0x01UL &lt;&lt; ADC_SQR3_SQ1_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaddb9af3a3b23a103fbc34c4f422fd2af">ADC_SQR3_SQ1_1</link>   (0x02UL &lt;&lt; ADC_SQR3_SQ1_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gadf591f43a15c0c2c5afae2598b8f2afc">ADC_SQR3_SQ1_2</link>   (0x04UL &lt;&lt; ADC_SQR3_SQ1_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga05cfde0ef0e6a8dd6311f5cd7a806556">ADC_SQR3_SQ1_3</link>   (0x08UL &lt;&lt; ADC_SQR3_SQ1_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9981512f99a6c41ce107a9428d9cfdd0">ADC_SQR3_SQ1_4</link>   (0x10UL &lt;&lt; ADC_SQR3_SQ1_Pos)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ADC_SQR3_SQ2_Pos</emphasis>   (5U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1e5a7d30b953796355d6e134aefa7fc3">ADC_SQR3_SQ2_Msk</link>   (0x1FUL &lt;&lt; ADC_SQR3_SQ2_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga60637fb25c099f8da72a8a36211f7a8c">ADC_SQR3_SQ2</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga1e5a7d30b953796355d6e134aefa7fc3">ADC_SQR3_SQ2_Msk</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaede0302eb64f023913c7a9e588d77937">ADC_SQR3_SQ2_0</link>   (0x01UL &lt;&lt; ADC_SQR3_SQ2_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga158ab7429a864634a46c81fdb51d7508">ADC_SQR3_SQ2_1</link>   (0x02UL &lt;&lt; ADC_SQR3_SQ2_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae729e21d590271c59c0d653300d5581c">ADC_SQR3_SQ2_2</link>   (0x04UL &lt;&lt; ADC_SQR3_SQ2_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf65c33275178a8777fa8fed8a01f7389">ADC_SQR3_SQ2_3</link>   (0x08UL &lt;&lt; ADC_SQR3_SQ2_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga990aeb689b7cc8f0bebb3dd6af7b27a6">ADC_SQR3_SQ2_4</link>   (0x10UL &lt;&lt; ADC_SQR3_SQ2_Pos)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ADC_SQR3_SQ3_Pos</emphasis>   (10U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaea87ead7a01cad5a05b3212eb1b5ce35">ADC_SQR3_SQ3_Msk</link>   (0x1FUL &lt;&lt; ADC_SQR3_SQ3_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga601f21b7c1e571fb8c5ff310aca021e1">ADC_SQR3_SQ3</link>   <link linkend="_group___peripheral___registers___bits___definition_1gaea87ead7a01cad5a05b3212eb1b5ce35">ADC_SQR3_SQ3_Msk</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7fd2c154b5852cb08ce60b4adfa36313">ADC_SQR3_SQ3_0</link>   (0x01UL &lt;&lt; ADC_SQR3_SQ3_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga214580377dd3a424ad819f14f6b025d4">ADC_SQR3_SQ3_1</link>   (0x02UL &lt;&lt; ADC_SQR3_SQ3_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabae2353b109c9cda2a176ea1f44db4fe">ADC_SQR3_SQ3_2</link>   (0x04UL &lt;&lt; ADC_SQR3_SQ3_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7d2f00d3372bd1d64bf4eb2271277ab0">ADC_SQR3_SQ3_3</link>   (0x08UL &lt;&lt; ADC_SQR3_SQ3_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5279e505b1a59b223f30e5be139d5042">ADC_SQR3_SQ3_4</link>   (0x10UL &lt;&lt; ADC_SQR3_SQ3_Pos)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ADC_SQR3_SQ4_Pos</emphasis>   (15U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2f6ee00d27c507e9b088b1f6b825ab55">ADC_SQR3_SQ4_Msk</link>   (0x1FUL &lt;&lt; ADC_SQR3_SQ4_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3fc43f70bb3c67c639678b91d852390b">ADC_SQR3_SQ4</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga2f6ee00d27c507e9b088b1f6b825ab55">ADC_SQR3_SQ4_Msk</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab2a501b20cf758a7353efcb3f95a3a93">ADC_SQR3_SQ4_0</link>   (0x01UL &lt;&lt; ADC_SQR3_SQ4_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaffafa27fd561e4c7d419e3f665d80f2c">ADC_SQR3_SQ4_1</link>   (0x02UL &lt;&lt; ADC_SQR3_SQ4_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad0251fa70e400ee74f442d8fba2b1afb">ADC_SQR3_SQ4_2</link>   (0x04UL &lt;&lt; ADC_SQR3_SQ4_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3dc48c3c6b304517261486d8a63637ae">ADC_SQR3_SQ4_3</link>   (0x08UL &lt;&lt; ADC_SQR3_SQ4_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafe23b9e640df96ca84eab4b6b4f44083">ADC_SQR3_SQ4_4</link>   (0x10UL &lt;&lt; ADC_SQR3_SQ4_Pos)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ADC_SQR3_SQ5_Pos</emphasis>   (20U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaade1e4985264c9bc583a6803cc54e7cf">ADC_SQR3_SQ5_Msk</link>   (0x1FUL &lt;&lt; ADC_SQR3_SQ5_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaae841d68049442e4568b86322ed4be6f">ADC_SQR3_SQ5</link>   <link linkend="_group___peripheral___registers___bits___definition_1gaade1e4985264c9bc583a6803cc54e7cf">ADC_SQR3_SQ5_Msk</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa1de9fc24755b715c700c6442f4a396b">ADC_SQR3_SQ5_0</link>   (0x01UL &lt;&lt; ADC_SQR3_SQ5_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3f704feb58eecb39bc7f199577064172">ADC_SQR3_SQ5_1</link>   (0x02UL &lt;&lt; ADC_SQR3_SQ5_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga88a7994f637a75d105cc5975b154c373">ADC_SQR3_SQ5_2</link>   (0x04UL &lt;&lt; ADC_SQR3_SQ5_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga31c6fce8f01e75c68124124061f67f0e">ADC_SQR3_SQ5_3</link>   (0x08UL &lt;&lt; ADC_SQR3_SQ5_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6b0cad694c068ea8874b6504bd6ae885">ADC_SQR3_SQ5_4</link>   (0x10UL &lt;&lt; ADC_SQR3_SQ5_Pos)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ADC_SQR3_SQ6_Pos</emphasis>   (25U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab01b48333516c485500fcf186f861bf3">ADC_SQR3_SQ6_Msk</link>   (0x1FUL &lt;&lt; ADC_SQR3_SQ6_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga723792274b16b342d16d6a02fce74ba6">ADC_SQR3_SQ6</link>   <link linkend="_group___peripheral___registers___bits___definition_1gab01b48333516c485500fcf186f861bf3">ADC_SQR3_SQ6_Msk</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga91b8b5293abd0601c543c13a0b53b335">ADC_SQR3_SQ6_0</link>   (0x01UL &lt;&lt; ADC_SQR3_SQ6_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab29847362a613b43eeeda6db758d781e">ADC_SQR3_SQ6_1</link>   (0x02UL &lt;&lt; ADC_SQR3_SQ6_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa92c8ea1bfb42ed80622770ae2dc41ab">ADC_SQR3_SQ6_2</link>   (0x04UL &lt;&lt; ADC_SQR3_SQ6_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaed2d7edb11fb84b02c175acff305a922">ADC_SQR3_SQ6_3</link>   (0x08UL &lt;&lt; ADC_SQR3_SQ6_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga78f9e51811549a6797ecfe1468def4ff">ADC_SQR3_SQ6_4</link>   (0x10UL &lt;&lt; ADC_SQR3_SQ6_Pos)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ADC_JSQR_JSQ1_Pos</emphasis>   (0U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3d51f520a176b598792f5019ef4e1f7e">ADC_JSQR_JSQ1_Msk</link>   (0x1FUL &lt;&lt; ADC_JSQR_JSQ1_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad7fa15dfe51b084b36cb5df2fbf44bb2">ADC_JSQR_JSQ1</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga3d51f520a176b598792f5019ef4e1f7e">ADC_JSQR_JSQ1_Msk</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf3ea38b080462c4571524b5fcbfed292">ADC_JSQR_JSQ1_0</link>   (0x01UL &lt;&lt; ADC_JSQR_JSQ1_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabae36d7655fb1dce11e60ffa8e57b509">ADC_JSQR_JSQ1_1</link>   (0x02UL &lt;&lt; ADC_JSQR_JSQ1_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad3e7a96d33f640444b40b70e9ee28671">ADC_JSQR_JSQ1_2</link>   (0x04UL &lt;&lt; ADC_JSQR_JSQ1_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6066a6aef47f317a5df0c9bbf59121fb">ADC_JSQR_JSQ1_3</link>   (0x08UL &lt;&lt; ADC_JSQR_JSQ1_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf2c4baf98380a477cebb01be3e8f0594">ADC_JSQR_JSQ1_4</link>   (0x10UL &lt;&lt; ADC_JSQR_JSQ1_Pos)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ADC_JSQR_JSQ2_Pos</emphasis>   (5U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1fb22b426f041225a2383fbb9a014c74">ADC_JSQR_JSQ2_Msk</link>   (0x1FUL &lt;&lt; ADC_JSQR_JSQ2_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3e8446a5857e5379cff8cadf822e15d4">ADC_JSQR_JSQ2</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga1fb22b426f041225a2383fbb9a014c74">ADC_JSQR_JSQ2_Msk</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaabf0889d056b56e4a113142b3694166d">ADC_JSQR_JSQ2_0</link>   (0x01UL &lt;&lt; ADC_JSQR_JSQ2_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga048f97e9e332adb21eca27b647af1378">ADC_JSQR_JSQ2_1</link>   (0x02UL &lt;&lt; ADC_JSQR_JSQ2_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga18bee187ed94e73b16eeea7501394581">ADC_JSQR_JSQ2_2</link>   (0x04UL &lt;&lt; ADC_JSQR_JSQ2_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga78b031d11b56e49b2c28c1a79136b48a">ADC_JSQR_JSQ2_3</link>   (0x08UL &lt;&lt; ADC_JSQR_JSQ2_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga064d6ccde30a22430c658b8efc431e59">ADC_JSQR_JSQ2_4</link>   (0x10UL &lt;&lt; ADC_JSQR_JSQ2_Pos)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ADC_JSQR_JSQ3_Pos</emphasis>   (10U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4b87c9c110f68556c6d266cd9808165b">ADC_JSQR_JSQ3_Msk</link>   (0x1FUL &lt;&lt; ADC_JSQR_JSQ3_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae2fbdc1b854a54c4288402c2d3a7fca9">ADC_JSQR_JSQ3</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga4b87c9c110f68556c6d266cd9808165b">ADC_JSQR_JSQ3_Msk</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga12fbc27c3543f23125f632dfa60fdc98">ADC_JSQR_JSQ3_0</link>   (0x01UL &lt;&lt; ADC_JSQR_JSQ3_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga169ec7d371e3ee897b73c3ad84b6ed32">ADC_JSQR_JSQ3_1</link>   (0x02UL &lt;&lt; ADC_JSQR_JSQ3_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga693542d5a536304f364476589ba0bec9">ADC_JSQR_JSQ3_2</link>   (0x04UL &lt;&lt; ADC_JSQR_JSQ3_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga139ddd01c0faf219dca844477453149e">ADC_JSQR_JSQ3_3</link>   (0x08UL &lt;&lt; ADC_JSQR_JSQ3_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac1452b8cf4acc90fb522d90751043aac">ADC_JSQR_JSQ3_4</link>   (0x10UL &lt;&lt; ADC_JSQR_JSQ3_Pos)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ADC_JSQR_JSQ4_Pos</emphasis>   (15U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa3c43ea620dd89338b58bf89feab30fd">ADC_JSQR_JSQ4_Msk</link>   (0x1FUL &lt;&lt; ADC_JSQR_JSQ4_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga39a279051ef198ee34cad73743b996f4">ADC_JSQR_JSQ4</link>   <link linkend="_group___peripheral___registers___bits___definition_1gaa3c43ea620dd89338b58bf89feab30fd">ADC_JSQR_JSQ4_Msk</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga13e250d329673c02f7a0d24d25e83649">ADC_JSQR_JSQ4_0</link>   (0x01UL &lt;&lt; ADC_JSQR_JSQ4_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga30dad81d708c35136e2da4e96cfe07b7">ADC_JSQR_JSQ4_1</link>   (0x02UL &lt;&lt; ADC_JSQR_JSQ4_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6ceab97acb95b31cb7448c9da38fc11a">ADC_JSQR_JSQ4_2</link>   (0x04UL &lt;&lt; ADC_JSQR_JSQ4_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga52f6571e7efed6a0f72df19c66d3c917">ADC_JSQR_JSQ4_3</link>   (0x08UL &lt;&lt; ADC_JSQR_JSQ4_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaede3a17ef541039943d9dcd85df223ca">ADC_JSQR_JSQ4_4</link>   (0x10UL &lt;&lt; ADC_JSQR_JSQ4_Pos)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ADC_JSQR_JL_Pos</emphasis>   (20U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga11fbbdaa929d9ecf3054aaaed0285b05">ADC_JSQR_JL_Msk</link>   (0x3UL &lt;&lt; ADC_JSQR_JL_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa624d1fe34014b88873e2dfa91f79232">ADC_JSQR_JL</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga11fbbdaa929d9ecf3054aaaed0285b05">ADC_JSQR_JL_Msk</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga117a6719241f20dbd765bc34f9ffcd58">ADC_JSQR_JL_0</link>   (0x1UL &lt;&lt; ADC_JSQR_JL_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1f82ef3b6e6350b9e52e622daeaa3e6e">ADC_JSQR_JL_1</link>   (0x2UL &lt;&lt; ADC_JSQR_JL_Pos)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ADC_JDR1_JDATA_Pos</emphasis>   (0U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6440d03419f23870bf5bf1a38a57c79d">ADC_JDR1_JDATA_Msk</link>   (0xFFFFUL &lt;&lt; ADC_JDR1_JDATA_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad02fcd8fd97b2f7d70a5a04fed60b558">ADC_JDR1_JDATA</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga6440d03419f23870bf5bf1a38a57c79d">ADC_JDR1_JDATA_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ADC_JDR2_JDATA_Pos</emphasis>   (0U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad0ff8b95da1c11baf16aa35dd8672670">ADC_JDR2_JDATA_Msk</link>   (0xFFFFUL &lt;&lt; ADC_JDR2_JDATA_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9fbd8801b9c60269ca477062985a08e8">ADC_JDR2_JDATA</link>   <link linkend="_group___peripheral___registers___bits___definition_1gad0ff8b95da1c11baf16aa35dd8672670">ADC_JDR2_JDATA_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ADC_JDR3_JDATA_Pos</emphasis>   (0U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaee0994ddf4fa21f7e6cedc0c3d599683">ADC_JDR3_JDATA_Msk</link>   (0xFFFFUL &lt;&lt; ADC_JDR3_JDATA_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaae84e9e5928bb9ed1aef6c83089fb5ef">ADC_JDR3_JDATA</link>   <link linkend="_group___peripheral___registers___bits___definition_1gaee0994ddf4fa21f7e6cedc0c3d599683">ADC_JDR3_JDATA_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ADC_JDR4_JDATA_Pos</emphasis>   (0U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad42adbc5ae1c70cdc1926642fcc2baef">ADC_JDR4_JDATA_Msk</link>   (0xFFFFUL &lt;&lt; ADC_JDR4_JDATA_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga48d8fafdad1fb1bb0f761fd833e7b0c1">ADC_JDR4_JDATA</link>   <link linkend="_group___peripheral___registers___bits___definition_1gad42adbc5ae1c70cdc1926642fcc2baef">ADC_JDR4_JDATA_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ADC_DR_DATA_Pos</emphasis>   (0U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga85ec9cca38cafd77f3d56fdf80f84eb7">ADC_DR_DATA_Msk</link>   (0xFFFFUL &lt;&lt; ADC_DR_DATA_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gada596183c4087696c486546e88176038">ADC_DR_DATA</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga85ec9cca38cafd77f3d56fdf80f84eb7">ADC_DR_DATA_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ADC_DR_ADC2DATA_Pos</emphasis>   (16U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga86da874944121326b9f268295d8ce9b9">ADC_DR_ADC2DATA_Msk</link>   (0xFFFFUL &lt;&lt; ADC_DR_ADC2DATA_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga67c396288ac97bfab2d37017bd536b98">ADC_DR_ADC2DATA</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga86da874944121326b9f268295d8ce9b9">ADC_DR_ADC2DATA_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">TIM_CR1_CEN_Pos</emphasis>   (0U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab39f58b244f6d1eb12be39b714e434e5">TIM_CR1_CEN_Msk</link>   (0x1UL &lt;&lt; TIM_CR1_CEN_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga93d86355e5e3b399ed45e1ca83abed2a">TIM_CR1_CEN</link>   <link linkend="_group___peripheral___registers___bits___definition_1gab39f58b244f6d1eb12be39b714e434e5">TIM_CR1_CEN_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">TIM_CR1_UDIS_Pos</emphasis>   (1U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab930af301c357d666089faef3fe38982">TIM_CR1_UDIS_Msk</link>   (0x1UL &lt;&lt; TIM_CR1_UDIS_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa4f2a9f0cf7b60e3c623af451f141f3c">TIM_CR1_UDIS</link>   <link linkend="_group___peripheral___registers___bits___definition_1gab930af301c357d666089faef3fe38982">TIM_CR1_UDIS_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">TIM_CR1_URS_Pos</emphasis>   (2U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga86b7788d2996e1a0b729c23f6c01df18">TIM_CR1_URS_Msk</link>   (0x1UL &lt;&lt; TIM_CR1_URS_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga06c997c2c23e8bef7ca07579762c113b">TIM_CR1_URS</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga86b7788d2996e1a0b729c23f6c01df18">TIM_CR1_URS_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">TIM_CR1_OPM_Pos</emphasis>   (3U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6fbbf98af8ecd146d7eae1874c0f115a">TIM_CR1_OPM_Msk</link>   (0x1UL &lt;&lt; TIM_CR1_OPM_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6d3d1488296350af6d36fbbf71905d29">TIM_CR1_OPM</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga6fbbf98af8ecd146d7eae1874c0f115a">TIM_CR1_OPM_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">TIM_CR1_DIR_Pos</emphasis>   (4U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad5f92c5c62905feea73880ccbf6836aa">TIM_CR1_DIR_Msk</link>   (0x1UL &lt;&lt; TIM_CR1_DIR_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gacea10770904af189f3aaeb97b45722aa">TIM_CR1_DIR</link>   <link linkend="_group___peripheral___registers___bits___definition_1gad5f92c5c62905feea73880ccbf6836aa">TIM_CR1_DIR_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">TIM_CR1_CMS_Pos</emphasis>   (5U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaee4916455eb6d08d131dd9ae5b8013ee">TIM_CR1_CMS_Msk</link>   (0x3UL &lt;&lt; TIM_CR1_CMS_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga352b3c389bde13dd6049de0afdd874f1">TIM_CR1_CMS</link>   <link linkend="_group___peripheral___registers___bits___definition_1gaee4916455eb6d08d131dd9ae5b8013ee">TIM_CR1_CMS_Msk</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga83ca6f7810aba73dc8c12f22092d97a2">TIM_CR1_CMS_0</link>   (0x1UL &lt;&lt; TIM_CR1_CMS_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab3ee4adcde3c001d3b97d2eae1730ea9">TIM_CR1_CMS_1</link>   (0x2UL &lt;&lt; TIM_CR1_CMS_Pos)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">TIM_CR1_ARPE_Pos</emphasis>   (7U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4e508ecc8ac453c2999b2ca7885f24a8">TIM_CR1_ARPE_Msk</link>   (0x1UL &lt;&lt; TIM_CR1_ARPE_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4a3ad409f6b147cdcbafbfe29102f3fd">TIM_CR1_ARPE</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga4e508ecc8ac453c2999b2ca7885f24a8">TIM_CR1_ARPE_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">TIM_CR1_CKD_Pos</emphasis>   (8U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0894ca61f67f8ce59882c5a9645f68bd">TIM_CR1_CKD_Msk</link>   (0x3UL &lt;&lt; TIM_CR1_CKD_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gacacc4ff7e5b75fd2e4e6b672ccd33a72">TIM_CR1_CKD</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga0894ca61f67f8ce59882c5a9645f68bd">TIM_CR1_CKD_Msk</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga458d536d82aa3db7d227b0f00b36808f">TIM_CR1_CKD_0</link>   (0x1UL &lt;&lt; TIM_CR1_CKD_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7ff2d6c2c350e8b719a8ad49c9a6bcbe">TIM_CR1_CKD_1</link>   (0x2UL &lt;&lt; TIM_CR1_CKD_Pos)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">TIM_CR2_CCPC_Pos</emphasis>   (0U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2ccf78eb52ea83a81ed28e4815860df9">TIM_CR2_CCPC_Msk</link>   (0x1UL &lt;&lt; TIM_CR2_CCPC_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaae22c9c1197107d6fa629f419a29541e">TIM_CR2_CCPC</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga2ccf78eb52ea83a81ed28e4815860df9">TIM_CR2_CCPC_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">TIM_CR2_CCUS_Pos</emphasis>   (2U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaac9908b05b59b90ba3e42124e7ad4347">TIM_CR2_CCUS_Msk</link>   (0x1UL &lt;&lt; TIM_CR2_CCUS_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf0328c1339b2b1633ef7a8db4c02d0d5">TIM_CR2_CCUS</link>   <link linkend="_group___peripheral___registers___bits___definition_1gaac9908b05b59b90ba3e42124e7ad4347">TIM_CR2_CCUS_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">TIM_CR2_CCDS_Pos</emphasis>   (3U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga57abe8dfa0dc138ec4c9f4b0dd72299b">TIM_CR2_CCDS_Msk</link>   (0x1UL &lt;&lt; TIM_CR2_CCDS_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gade656832d3ec303a2a7a422638dd560e">TIM_CR2_CCDS</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga57abe8dfa0dc138ec4c9f4b0dd72299b">TIM_CR2_CCDS_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">TIM_CR2_MMS_Pos</emphasis>   (4U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8f6c31bf38844218cb8c8ee98aef46c4">TIM_CR2_MMS_Msk</link>   (0x7UL &lt;&lt; TIM_CR2_MMS_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaaa6987d980e5c4c71c7d0faa1eb97a45">TIM_CR2_MMS</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga8f6c31bf38844218cb8c8ee98aef46c4">TIM_CR2_MMS_Msk</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf3e55308e84106d6501201e66bd46ab6">TIM_CR2_MMS_0</link>   (0x1UL &lt;&lt; TIM_CR2_MMS_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4b1036929b0a4ba5bd5cced9b8e0f4c3">TIM_CR2_MMS_1</link>   (0x2UL &lt;&lt; TIM_CR2_MMS_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gacb74a815afdd856d51cfcf1ddf3fce6a">TIM_CR2_MMS_2</link>   (0x4UL &lt;&lt; TIM_CR2_MMS_Pos)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">TIM_CR2_TI1S_Pos</emphasis>   (7U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5aef7ed878a1f55f901cfdb25d3842ed">TIM_CR2_TI1S_Msk</link>   (0x1UL &lt;&lt; TIM_CR2_TI1S_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad07504497b70af628fa1aee8fe7ef63c">TIM_CR2_TI1S</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga5aef7ed878a1f55f901cfdb25d3842ed">TIM_CR2_TI1S_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">TIM_CR2_OIS1_Pos</emphasis>   (8U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2a08d73020c32fdaa4cc403f234792b1">TIM_CR2_OIS1_Msk</link>   (0x1UL &lt;&lt; TIM_CR2_OIS1_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga31b26bf058f88d771c33aff85ec89358">TIM_CR2_OIS1</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga2a08d73020c32fdaa4cc403f234792b1">TIM_CR2_OIS1_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">TIM_CR2_OIS1N_Pos</emphasis>   (9U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga146f505a2802837aa5799069416206bc">TIM_CR2_OIS1N_Msk</link>   (0x1UL &lt;&lt; TIM_CR2_OIS1N_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae61f8d54923999fffb6db381e81f2b69">TIM_CR2_OIS1N</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga146f505a2802837aa5799069416206bc">TIM_CR2_OIS1N_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">TIM_CR2_OIS2_Pos</emphasis>   (10U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaeb2bd7f9b2666aa8205981e1c7ddb446">TIM_CR2_OIS2_Msk</link>   (0x1UL &lt;&lt; TIM_CR2_OIS2_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga61467648a433bd887683b9a4760021fa">TIM_CR2_OIS2</link>   <link linkend="_group___peripheral___registers___bits___definition_1gaeb2bd7f9b2666aa8205981e1c7ddb446">TIM_CR2_OIS2_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">TIM_CR2_OIS2N_Pos</emphasis>   (11U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga831140b7e39cda6b158041797be1ed37">TIM_CR2_OIS2N_Msk</link>   (0x1UL &lt;&lt; TIM_CR2_OIS2N_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga769146db660b832f3ef26f892b567bd4">TIM_CR2_OIS2N</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga831140b7e39cda6b158041797be1ed37">TIM_CR2_OIS2N_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">TIM_CR2_OIS3_Pos</emphasis>   (12U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4d5376e0d45eef0125cf133db5a7189a">TIM_CR2_OIS3_Msk</link>   (0x1UL &lt;&lt; TIM_CR2_OIS3_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad974d7c91edf6f1bd47e892b3b6f7565">TIM_CR2_OIS3</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga4d5376e0d45eef0125cf133db5a7189a">TIM_CR2_OIS3_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">TIM_CR2_OIS3N_Pos</emphasis>   (13U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad1c25a6a16e1d0e6e3ae26eac52d8e08">TIM_CR2_OIS3N_Msk</link>   (0x1UL &lt;&lt; TIM_CR2_OIS3N_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga20fb9b62a7e8d114fbd180abd9f8ceae">TIM_CR2_OIS3N</link>   <link linkend="_group___peripheral___registers___bits___definition_1gad1c25a6a16e1d0e6e3ae26eac52d8e08">TIM_CR2_OIS3N_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">TIM_CR2_OIS4_Pos</emphasis>   (14U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8644bc052bc6251ddf877b79a2ef6f48">TIM_CR2_OIS4_Msk</link>   (0x1UL &lt;&lt; TIM_CR2_OIS4_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad644f2f4b26e46587abedc8d3164e56e">TIM_CR2_OIS4</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga8644bc052bc6251ddf877b79a2ef6f48">TIM_CR2_OIS4_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">TIM_SMCR_SMS_Pos</emphasis>   (0U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga34db507d082a38eb597b9a27bb659ace">TIM_SMCR_SMS_Msk</link>   (0x7UL &lt;&lt; TIM_SMCR_SMS_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae92349731a6107e0f3a251b44a67c7ea">TIM_SMCR_SMS</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga34db507d082a38eb597b9a27bb659ace">TIM_SMCR_SMS_Msk</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7d1ebece401aeb12abd466d2eafa78b2">TIM_SMCR_SMS_0</link>   (0x1UL &lt;&lt; TIM_SMCR_SMS_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa980a3121ab6cda5a4a42b959da8421e">TIM_SMCR_SMS_1</link>   (0x2UL &lt;&lt; TIM_SMCR_SMS_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga63847fc3c71f582403e6301b1229c3ed">TIM_SMCR_SMS_2</link>   (0x4UL &lt;&lt; TIM_SMCR_SMS_Pos)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">TIM_SMCR_TS_Pos</emphasis>   (4U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2aa1e898f53a002c3bddaa336e8888b1">TIM_SMCR_TS_Msk</link>   (0x7UL &lt;&lt; TIM_SMCR_TS_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8680e719bca2b672d850504220ae51fc">TIM_SMCR_TS</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga2aa1e898f53a002c3bddaa336e8888b1">TIM_SMCR_TS_Msk</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8d1f040f9259acb3c2fba7b0c7eb3d96">TIM_SMCR_TS_0</link>   (0x1UL &lt;&lt; TIM_SMCR_TS_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gacb82212fcc89166a43ff97542da9182d">TIM_SMCR_TS_1</link>   (0x2UL &lt;&lt; TIM_SMCR_TS_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gacf0dbaf4a2ec8759f283f82a958ef6a8">TIM_SMCR_TS_2</link>   (0x4UL &lt;&lt; TIM_SMCR_TS_Pos)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">TIM_SMCR_MSM_Pos</emphasis>   (7U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafba3fb13f79aeb124c0f496bef33e4b2">TIM_SMCR_MSM_Msk</link>   (0x1UL &lt;&lt; TIM_SMCR_MSM_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga52101db4ca2c7b3003f1b16a49b2032c">TIM_SMCR_MSM</link>   <link linkend="_group___peripheral___registers___bits___definition_1gafba3fb13f79aeb124c0f496bef33e4b2">TIM_SMCR_MSM_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">TIM_SMCR_ETF_Pos</emphasis>   (8U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga423e64cbb40275055b1b92a6d3ab0a12">TIM_SMCR_ETF_Msk</link>   (0xFUL &lt;&lt; TIM_SMCR_ETF_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae2ed8b32d9eb8eea251bd1dac4f34668">TIM_SMCR_ETF</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga423e64cbb40275055b1b92a6d3ab0a12">TIM_SMCR_ETF_Msk</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga43745c2894cfc1e5ee619ac85d8d5a62">TIM_SMCR_ETF_0</link>   (0x1UL &lt;&lt; TIM_SMCR_ETF_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga661e6cce23553cf0ad3a60d8573b9a2c">TIM_SMCR_ETF_1</link>   (0x2UL &lt;&lt; TIM_SMCR_ETF_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafb5528381fb64ffbcc719de478391ae2">TIM_SMCR_ETF_2</link>   (0x4UL &lt;&lt; TIM_SMCR_ETF_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6082700946fc61a6f9d6209e258fcc14">TIM_SMCR_ETF_3</link>   (0x8UL &lt;&lt; TIM_SMCR_ETF_Pos)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">TIM_SMCR_ETPS_Pos</emphasis>   (12U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab319df2e386dc55f421f20a7f4c8a5d4">TIM_SMCR_ETPS_Msk</link>   (0x3UL &lt;&lt; TIM_SMCR_ETPS_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0ebb9e631876435e276211d88e797386">TIM_SMCR_ETPS</link>   <link linkend="_group___peripheral___registers___bits___definition_1gab319df2e386dc55f421f20a7f4c8a5d4">TIM_SMCR_ETPS_Msk</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga00b43cd09557a69ed10471ed76b228d8">TIM_SMCR_ETPS_0</link>   (0x1UL &lt;&lt; TIM_SMCR_ETPS_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabf12f04862dbc92ca238d1518b27b16b">TIM_SMCR_ETPS_1</link>   (0x2UL &lt;&lt; TIM_SMCR_ETPS_Pos)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">TIM_SMCR_ECE_Pos</emphasis>   (14U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7322ee5f5ebf6e9c70b7ffe4afe1fa3d">TIM_SMCR_ECE_Msk</link>   (0x1UL &lt;&lt; TIM_SMCR_ECE_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga331a1d5f39d5f47b5409054e693fc651">TIM_SMCR_ECE</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga7322ee5f5ebf6e9c70b7ffe4afe1fa3d">TIM_SMCR_ECE_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">TIM_SMCR_ETP_Pos</emphasis>   (15U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga77f8984e6ac3422454b0a586a2b973e3">TIM_SMCR_ETP_Msk</link>   (0x1UL &lt;&lt; TIM_SMCR_ETP_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2a5f335c3d7a4f82d1e91dc1511e3322">TIM_SMCR_ETP</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga77f8984e6ac3422454b0a586a2b973e3">TIM_SMCR_ETP_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">TIM_DIER_UIE_Pos</emphasis>   (0U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab47c8f36981860ff345f922f6ba02662">TIM_DIER_UIE_Msk</link>   (0x1UL &lt;&lt; TIM_DIER_UIE_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5c6d3e0495e6c06da4bdd0ad8995a32b">TIM_DIER_UIE</link>   <link linkend="_group___peripheral___registers___bits___definition_1gab47c8f36981860ff345f922f6ba02662">TIM_DIER_UIE_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">TIM_DIER_CC1IE_Pos</emphasis>   (1U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9cdfb1dc6e58a5f1ba2e4379b02f8be7">TIM_DIER_CC1IE_Msk</link>   (0x1UL &lt;&lt; TIM_DIER_CC1IE_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1ba7f7ca97eeaf6cc23cd6765c6bf678">TIM_DIER_CC1IE</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga9cdfb1dc6e58a5f1ba2e4379b02f8be7">TIM_DIER_CC1IE_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">TIM_DIER_CC2IE_Pos</emphasis>   (2U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5db58d01a8e92e3403fb44ecc09e5e5e">TIM_DIER_CC2IE_Msk</link>   (0x1UL &lt;&lt; TIM_DIER_CC2IE_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga757c59b690770adebf33e20d3d9dec15">TIM_DIER_CC2IE</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga5db58d01a8e92e3403fb44ecc09e5e5e">TIM_DIER_CC2IE_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">TIM_DIER_CC3IE_Pos</emphasis>   (3U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga78bd5f90a0f2d2d34132ef5568e18779">TIM_DIER_CC3IE_Msk</link>   (0x1UL &lt;&lt; TIM_DIER_CC3IE_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4edf003f04bcf250bddf5ed284201c2e">TIM_DIER_CC3IE</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga78bd5f90a0f2d2d34132ef5568e18779">TIM_DIER_CC3IE_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">TIM_DIER_CC4IE_Pos</emphasis>   (4U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga66b5230621c6d2f44c44ff672a07ffaf">TIM_DIER_CC4IE_Msk</link>   (0x1UL &lt;&lt; TIM_DIER_CC4IE_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6ad0f562a014572793b49fe87184338b">TIM_DIER_CC4IE</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga66b5230621c6d2f44c44ff672a07ffaf">TIM_DIER_CC4IE_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">TIM_DIER_COMIE_Pos</emphasis>   (5U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabe9af339214666b3251fff9598277b1f">TIM_DIER_COMIE_Msk</link>   (0x1UL &lt;&lt; TIM_DIER_COMIE_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gade8a374e04740aac1ece248b868522fe">TIM_DIER_COMIE</link>   <link linkend="_group___peripheral___registers___bits___definition_1gabe9af339214666b3251fff9598277b1f">TIM_DIER_COMIE_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">TIM_DIER_TIE_Pos</emphasis>   (6U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gadf3e781c907ca4774fae5c089e445f5a">TIM_DIER_TIE_Msk</link>   (0x1UL &lt;&lt; TIM_DIER_TIE_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa755fef2c4e96c63f2ea1cd9a32f956a">TIM_DIER_TIE</link>   <link linkend="_group___peripheral___registers___bits___definition_1gadf3e781c907ca4774fae5c089e445f5a">TIM_DIER_TIE_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">TIM_DIER_BIE_Pos</emphasis>   (7U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad054244795a6fcd3bc1ff35e4c651982">TIM_DIER_BIE_Msk</link>   (0x1UL &lt;&lt; TIM_DIER_BIE_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1fcb0d6d9fb7486a5901032fd81aef6a">TIM_DIER_BIE</link>   <link linkend="_group___peripheral___registers___bits___definition_1gad054244795a6fcd3bc1ff35e4c651982">TIM_DIER_BIE_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">TIM_DIER_UDE_Pos</emphasis>   (8U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga66544291fb58960e9f4018509a4dee09">TIM_DIER_UDE_Msk</link>   (0x1UL &lt;&lt; TIM_DIER_UDE_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab9f47792b1c2f123464a2955f445c811">TIM_DIER_UDE</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga66544291fb58960e9f4018509a4dee09">TIM_DIER_UDE_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">TIM_DIER_CC1DE_Pos</emphasis>   (9U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga40247fa7b772b644df2754b599e71e22">TIM_DIER_CC1DE_Msk</link>   (0x1UL &lt;&lt; TIM_DIER_CC1DE_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae181bb16ec916aba8ba86f58f745fdfd">TIM_DIER_CC1DE</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga40247fa7b772b644df2754b599e71e22">TIM_DIER_CC1DE_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">TIM_DIER_CC2DE_Pos</emphasis>   (10U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga74a3a6d017bcc45df793e9b1d19c013d">TIM_DIER_CC2DE_Msk</link>   (0x1UL &lt;&lt; TIM_DIER_CC2DE_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga58f97064991095b28c91028ca3cca28e">TIM_DIER_CC2DE</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga74a3a6d017bcc45df793e9b1d19c013d">TIM_DIER_CC2DE_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">TIM_DIER_CC3DE_Pos</emphasis>   (11U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gade4d3ce6b292c28e2fd7c9e9bd8f6ab6">TIM_DIER_CC3DE_Msk</link>   (0x1UL &lt;&lt; TIM_DIER_CC3DE_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1567bff5dc0564b26a8b3cff1f0fe0a4">TIM_DIER_CC3DE</link>   <link linkend="_group___peripheral___registers___bits___definition_1gade4d3ce6b292c28e2fd7c9e9bd8f6ab6">TIM_DIER_CC3DE_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">TIM_DIER_CC4DE_Pos</emphasis>   (12U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad81dbfb6c7c8907ec2debd892b48e9ba">TIM_DIER_CC4DE_Msk</link>   (0x1UL &lt;&lt; TIM_DIER_CC4DE_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaaba034412c54fa07024e516492748614">TIM_DIER_CC4DE</link>   <link linkend="_group___peripheral___registers___bits___definition_1gad81dbfb6c7c8907ec2debd892b48e9ba">TIM_DIER_CC4DE_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">TIM_DIER_COMDE_Pos</emphasis>   (13U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9ed00410aeabe33fef5feebbaec1a0a6">TIM_DIER_COMDE_Msk</link>   (0x1UL &lt;&lt; TIM_DIER_COMDE_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga79c3fab9d33de953a0a7f7d6516c73bc">TIM_DIER_COMDE</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga9ed00410aeabe33fef5feebbaec1a0a6">TIM_DIER_COMDE_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">TIM_DIER_TDE_Pos</emphasis>   (14U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gadbd5aee3b64fd928be288ae86b4fa020">TIM_DIER_TDE_Msk</link>   (0x1UL &lt;&lt; TIM_DIER_TDE_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5a752d4295f100708df9b8be5a7f439d">TIM_DIER_TDE</link>   <link linkend="_group___peripheral___registers___bits___definition_1gadbd5aee3b64fd928be288ae86b4fa020">TIM_DIER_TDE_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">TIM_SR_UIF_Pos</emphasis>   (0U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7a713154f9408c97cd7b193f23affab2">TIM_SR_UIF_Msk</link>   (0x1UL &lt;&lt; TIM_SR_UIF_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac8c03fabc10654d2a3f76ea40fcdbde6">TIM_SR_UIF</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga7a713154f9408c97cd7b193f23affab2">TIM_SR_UIF_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">TIM_SR_CC1IF_Pos</emphasis>   (1U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2ce1be8a563567338d87977ddc0aa2c5">TIM_SR_CC1IF_Msk</link>   (0x1UL &lt;&lt; TIM_SR_CC1IF_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga449a61344a97608d85384c29f003c0e9">TIM_SR_CC1IF</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga2ce1be8a563567338d87977ddc0aa2c5">TIM_SR_CC1IF_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">TIM_SR_CC2IF_Pos</emphasis>   (2U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac970c8ac8779185ba8f313e280c40902">TIM_SR_CC2IF_Msk</link>   (0x1UL &lt;&lt; TIM_SR_CC2IF_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga25a48bf099467169aa50464fbf462bd8">TIM_SR_CC2IF</link>   <link linkend="_group___peripheral___registers___bits___definition_1gac970c8ac8779185ba8f313e280c40902">TIM_SR_CC2IF_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">TIM_SR_CC3IF_Pos</emphasis>   (3U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga77b2e69acc55c8d12f789fc5bf9a5f54">TIM_SR_CC3IF_Msk</link>   (0x1UL &lt;&lt; TIM_SR_CC3IF_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad3cf234a1059c0a04799e88382cdc0f2">TIM_SR_CC3IF</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga77b2e69acc55c8d12f789fc5bf9a5f54">TIM_SR_CC3IF_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">TIM_SR_CC4IF_Pos</emphasis>   (4U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga62087fa2c5fa8166d6b4be7e32c60442">TIM_SR_CC4IF_Msk</link>   (0x1UL &lt;&lt; TIM_SR_CC4IF_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gacade8a06303bf216bfb03140c7e16cac">TIM_SR_CC4IF</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga62087fa2c5fa8166d6b4be7e32c60442">TIM_SR_CC4IF_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">TIM_SR_COMIF_Pos</emphasis>   (5U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8af1c1f93eee747aaa7fdc3a5aeb5337">TIM_SR_COMIF_Msk</link>   (0x1UL &lt;&lt; TIM_SR_COMIF_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga91775c029171c4585e9cca6ebf1cd57a">TIM_SR_COMIF</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga8af1c1f93eee747aaa7fdc3a5aeb5337">TIM_SR_COMIF_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">TIM_SR_TIF_Pos</emphasis>   (6U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6ad9bed9cae745d41a987675821b202a">TIM_SR_TIF_Msk</link>   (0x1UL &lt;&lt; TIM_SR_TIF_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7c8b16f3ced6ec03e9001276b134846e">TIM_SR_TIF</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga6ad9bed9cae745d41a987675821b202a">TIM_SR_TIF_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">TIM_SR_BIF_Pos</emphasis>   (7U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga778093c3983d94f88d6da49de96c9826">TIM_SR_BIF_Msk</link>   (0x1UL &lt;&lt; TIM_SR_BIF_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6d52cd5a57c9a26b0d993c93d9875097">TIM_SR_BIF</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga778093c3983d94f88d6da49de96c9826">TIM_SR_BIF_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">TIM_SR_CC1OF_Pos</emphasis>   (9U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae38020b672e525cf31f3a21a01ee680f">TIM_SR_CC1OF_Msk</link>   (0x1UL &lt;&lt; TIM_SR_CC1OF_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga819c4b27f8fa99b537c4407521f9780c">TIM_SR_CC1OF</link>   <link linkend="_group___peripheral___registers___bits___definition_1gae38020b672e525cf31f3a21a01ee680f">TIM_SR_CC1OF_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">TIM_SR_CC2OF_Pos</emphasis>   (10U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga772886dce929789865cf7053728488d4">TIM_SR_CC2OF_Msk</link>   (0x1UL &lt;&lt; TIM_SR_CC2OF_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3b7798da5863d559ea9a642af6658050">TIM_SR_CC2OF</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga772886dce929789865cf7053728488d4">TIM_SR_CC2OF_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">TIM_SR_CC3OF_Pos</emphasis>   (11U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga36d466016b806136b3e0251363e7e38d">TIM_SR_CC3OF_Msk</link>   (0x1UL &lt;&lt; TIM_SR_CC3OF_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf7a2d4c831eb641ba082156e41d03358">TIM_SR_CC3OF</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga36d466016b806136b3e0251363e7e38d">TIM_SR_CC3OF_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">TIM_SR_CC4OF_Pos</emphasis>   (12U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga36421d430d4fd0d34d02444b5da804b5">TIM_SR_CC4OF_Msk</link>   (0x1UL &lt;&lt; TIM_SR_CC4OF_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga81ba979e8309b66808e06e4de34bc740">TIM_SR_CC4OF</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga36421d430d4fd0d34d02444b5da804b5">TIM_SR_CC4OF_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">TIM_EGR_UG_Pos</emphasis>   (0U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5ff315da1492025d608eb2c71e1e4462">TIM_EGR_UG_Msk</link>   (0x1UL &lt;&lt; TIM_EGR_UG_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga16f52a8e9aad153223405b965566ae91">TIM_EGR_UG</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga5ff315da1492025d608eb2c71e1e4462">TIM_EGR_UG_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">TIM_EGR_CC1G_Pos</emphasis>   (1U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaba7a2fa9e7341df84a32cf5d54e61ad3">TIM_EGR_CC1G_Msk</link>   (0x1UL &lt;&lt; TIM_EGR_CC1G_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0a1318609761df5de5213e9e75b5aa6a">TIM_EGR_CC1G</link>   <link linkend="_group___peripheral___registers___bits___definition_1gaba7a2fa9e7341df84a32cf5d54e61ad3">TIM_EGR_CC1G_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">TIM_EGR_CC2G_Pos</emphasis>   (2U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gacfa4c983163836490441a78e7bf89b67">TIM_EGR_CC2G_Msk</link>   (0x1UL &lt;&lt; TIM_EGR_CC2G_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5423de00e86aeb8a4657a509af485055">TIM_EGR_CC2G</link>   <link linkend="_group___peripheral___registers___bits___definition_1gacfa4c983163836490441a78e7bf89b67">TIM_EGR_CC2G_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">TIM_EGR_CC3G_Pos</emphasis>   (3U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab73c2e5ea59b860e342d2ea5f99ff672">TIM_EGR_CC3G_Msk</link>   (0x1UL &lt;&lt; TIM_EGR_CC3G_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga064d2030abccc099ded418fd81d6aa07">TIM_EGR_CC3G</link>   <link linkend="_group___peripheral___registers___bits___definition_1gab73c2e5ea59b860e342d2ea5f99ff672">TIM_EGR_CC3G_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">TIM_EGR_CC4G_Pos</emphasis>   (4U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8ae87478438e43366db04ac05db1db0e">TIM_EGR_CC4G_Msk</link>   (0x1UL &lt;&lt; TIM_EGR_CC4G_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1c4e5555dd3be8ab1e631d1053f4a305">TIM_EGR_CC4G</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga8ae87478438e43366db04ac05db1db0e">TIM_EGR_CC4G_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">TIM_EGR_COMG_Pos</emphasis>   (5U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab04646da2ee78ff6e2d4c483c8050d20">TIM_EGR_COMG_Msk</link>   (0x1UL &lt;&lt; TIM_EGR_COMG_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gadb06f8bb364307695c7d6a028391de7b">TIM_EGR_COMG</link>   <link linkend="_group___peripheral___registers___bits___definition_1gab04646da2ee78ff6e2d4c483c8050d20">TIM_EGR_COMG_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">TIM_EGR_TG_Pos</emphasis>   (6U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaedb01f674152f674c87c21b6147963d5">TIM_EGR_TG_Msk</link>   (0x1UL &lt;&lt; TIM_EGR_TG_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2eabface433d6adaa2dee3df49852585">TIM_EGR_TG</link>   <link linkend="_group___peripheral___registers___bits___definition_1gaedb01f674152f674c87c21b6147963d5">TIM_EGR_TG_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">TIM_EGR_BG_Pos</emphasis>   (7U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3cbac05839c59f31bd13664890685941">TIM_EGR_BG_Msk</link>   (0x1UL &lt;&lt; TIM_EGR_BG_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga08c5635a0ac0ce5618485319a4fa0f18">TIM_EGR_BG</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga3cbac05839c59f31bd13664890685941">TIM_EGR_BG_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">TIM_CCMR1_CC1S_Pos</emphasis>   (0U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae45972a14def2a4e25e20a688e535b80">TIM_CCMR1_CC1S_Msk</link>   (0x3UL &lt;&lt; TIM_CCMR1_CC1S_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga95291df1eaf532c5c996d176648938eb">TIM_CCMR1_CC1S</link>   <link linkend="_group___peripheral___registers___bits___definition_1gae45972a14def2a4e25e20a688e535b80">TIM_CCMR1_CC1S_Msk</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1e4968b5500d58d1aebce888da31eb5d">TIM_CCMR1_CC1S_0</link>   (0x1UL &lt;&lt; TIM_CCMR1_CC1S_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga299207b757f31c9c02471ab5f4f59dbe">TIM_CCMR1_CC1S_1</link>   (0x2UL &lt;&lt; TIM_CCMR1_CC1S_Pos)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">TIM_CCMR1_OC1FE_Pos</emphasis>   (2U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaae9383afb4e7ea68c9254f69461ec626">TIM_CCMR1_OC1FE_Msk</link>   (0x1UL &lt;&lt; TIM_CCMR1_OC1FE_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab9c5878e85ce02c22d8a374deebd1b6e">TIM_CCMR1_OC1FE</link>   <link linkend="_group___peripheral___registers___bits___definition_1gaae9383afb4e7ea68c9254f69461ec626">TIM_CCMR1_OC1FE_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">TIM_CCMR1_OC1PE_Pos</emphasis>   (3U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad6ad2b511f62760051b61edc1d666b02">TIM_CCMR1_OC1PE_Msk</link>   (0x1UL &lt;&lt; TIM_CCMR1_OC1PE_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1aa54ddf87a4b339881a8d5368ec80eb">TIM_CCMR1_OC1PE</link>   <link linkend="_group___peripheral___registers___bits___definition_1gad6ad2b511f62760051b61edc1d666b02">TIM_CCMR1_OC1PE_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">TIM_CCMR1_OC1M_Pos</emphasis>   (4U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga45e26a7685848c6cd8572038f06ceab1">TIM_CCMR1_OC1M_Msk</link>   (0x7UL &lt;&lt; TIM_CCMR1_OC1M_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6ddb3dc889733e71d812baa3873cb13b">TIM_CCMR1_OC1M</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga45e26a7685848c6cd8572038f06ceab1">TIM_CCMR1_OC1M_Msk</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga410a4752a98081bad8ab3f72b28e7c5f">TIM_CCMR1_OC1M_0</link>   (0x1UL &lt;&lt; TIM_CCMR1_OC1M_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8b5f6ec25063483641d6dc065d96d2b5">TIM_CCMR1_OC1M_1</link>   (0x2UL &lt;&lt; TIM_CCMR1_OC1M_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac024f6b9972b940925ab5786ee38701b">TIM_CCMR1_OC1M_2</link>   (0x4UL &lt;&lt; TIM_CCMR1_OC1M_Pos)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">TIM_CCMR1_OC1CE_Pos</emphasis>   (7U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga574f991bc328a80c9b44224e9a74d045">TIM_CCMR1_OC1CE_Msk</link>   (0x1UL &lt;&lt; TIM_CCMR1_OC1CE_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8f44c50cf9928d2afab014e2ca29baba">TIM_CCMR1_OC1CE</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga574f991bc328a80c9b44224e9a74d045">TIM_CCMR1_OC1CE_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">TIM_CCMR1_CC2S_Pos</emphasis>   (8U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1df8354fa71992fddecba93c6309c7f3">TIM_CCMR1_CC2S_Msk</link>   (0x3UL &lt;&lt; TIM_CCMR1_CC2S_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gacdb0986b78bea5b53ea61e4ddd667cbf">TIM_CCMR1_CC2S</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga1df8354fa71992fddecba93c6309c7f3">TIM_CCMR1_CC2S_Msk</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga52bb0e50c11c35dcf42aeff7f1c22874">TIM_CCMR1_CC2S_0</link>   (0x1UL &lt;&lt; TIM_CCMR1_CC2S_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga78303c37fdbe0be80f5fc7d21e9eba45">TIM_CCMR1_CC2S_1</link>   (0x2UL &lt;&lt; TIM_CCMR1_CC2S_Pos)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">TIM_CCMR1_OC2FE_Pos</emphasis>   (10U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga376f7fd88a0dc62039e03bbc2fdd9569">TIM_CCMR1_OC2FE_Msk</link>   (0x1UL &lt;&lt; TIM_CCMR1_OC2FE_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3bf610cf77c3c6c936ce7c4f85992e6c">TIM_CCMR1_OC2FE</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga376f7fd88a0dc62039e03bbc2fdd9569">TIM_CCMR1_OC2FE_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">TIM_CCMR1_OC2PE_Pos</emphasis>   (11U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga664936de978a62b290fe7da4c2b1c395">TIM_CCMR1_OC2PE_Msk</link>   (0x1UL &lt;&lt; TIM_CCMR1_OC2PE_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabddbf508732039730125ab3e87e9d370">TIM_CCMR1_OC2PE</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga664936de978a62b290fe7da4c2b1c395">TIM_CCMR1_OC2PE_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">TIM_CCMR1_OC2M_Pos</emphasis>   (12U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7082e88c67576a8ce483e0534b0ae8cb">TIM_CCMR1_OC2M_Msk</link>   (0x7UL &lt;&lt; TIM_CCMR1_OC2M_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2326bafe64ba2ebdde908d66219eaa6f">TIM_CCMR1_OC2M</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga7082e88c67576a8ce483e0534b0ae8cb">TIM_CCMR1_OC2M_Msk</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gadbb68b91da16ffd509a6c7a2a397083c">TIM_CCMR1_OC2M_0</link>   (0x1UL &lt;&lt; TIM_CCMR1_OC2M_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaedb673b7e2c016191579de704eb842e4">TIM_CCMR1_OC2M_1</link>   (0x2UL &lt;&lt; TIM_CCMR1_OC2M_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad039a41e5fe97ddf904a0f9f95eb539e">TIM_CCMR1_OC2M_2</link>   (0x4UL &lt;&lt; TIM_CCMR1_OC2M_Pos)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">TIM_CCMR1_OC2CE_Pos</emphasis>   (15U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3c788cd4e4e8549585b21e050bf91de5">TIM_CCMR1_OC2CE_Msk</link>   (0x1UL &lt;&lt; TIM_CCMR1_OC2CE_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga19a8dd4ea04d262ec4e97b5c7a8677a5">TIM_CCMR1_OC2CE</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga3c788cd4e4e8549585b21e050bf91de5">TIM_CCMR1_OC2CE_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">TIM_CCMR1_IC1PSC_Pos</emphasis>   (2U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0a7ca2ec3b7bc576b7883702a45823d2">TIM_CCMR1_IC1PSC_Msk</link>   (0x3UL &lt;&lt; TIM_CCMR1_IC1PSC_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab46b7186665f5308cd2ca52acfb63e72">TIM_CCMR1_IC1PSC</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga0a7ca2ec3b7bc576b7883702a45823d2">TIM_CCMR1_IC1PSC_Msk</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga05673358a44aeaa56daefca67341b29d">TIM_CCMR1_IC1PSC_0</link>   (0x1UL &lt;&lt; TIM_CCMR1_IC1PSC_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf42b75da9b2f127dca98b6ca616f7add">TIM_CCMR1_IC1PSC_1</link>   (0x2UL &lt;&lt; TIM_CCMR1_IC1PSC_Pos)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">TIM_CCMR1_IC1F_Pos</emphasis>   (4U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gade8750e792254e281c4999de3fbf9e13">TIM_CCMR1_IC1F_Msk</link>   (0xFUL &lt;&lt; TIM_CCMR1_IC1F_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab0ee123675d8b8f98b5a6eeeccf37912">TIM_CCMR1_IC1F</link>   <link linkend="_group___peripheral___registers___bits___definition_1gade8750e792254e281c4999de3fbf9e13">TIM_CCMR1_IC1F_Msk</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7dde4afee556d2d8d22885f191da65a6">TIM_CCMR1_IC1F_0</link>   (0x1UL &lt;&lt; TIM_CCMR1_IC1F_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga201491465e6864088210bccb8491be84">TIM_CCMR1_IC1F_1</link>   (0x2UL &lt;&lt; TIM_CCMR1_IC1F_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabaa55ab1e0109b055cabef579c32d67b">TIM_CCMR1_IC1F_2</link>   (0x4UL &lt;&lt; TIM_CCMR1_IC1F_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga23da95530eb6d6451c7c9e451a580f42">TIM_CCMR1_IC1F_3</link>   (0x8UL &lt;&lt; TIM_CCMR1_IC1F_Pos)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">TIM_CCMR1_IC2PSC_Pos</emphasis>   (10U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafa7570c3a71156c52b0d95b4199f5d3e">TIM_CCMR1_IC2PSC_Msk</link>   (0x3UL &lt;&lt; TIM_CCMR1_IC2PSC_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5e8e704f9ce5742f45e15e3b3126aa9d">TIM_CCMR1_IC2PSC</link>   <link linkend="_group___peripheral___registers___bits___definition_1gafa7570c3a71156c52b0d95b4199f5d3e">TIM_CCMR1_IC2PSC_Msk</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga39206b27b5b1c5941b2a14ee8e2f1223">TIM_CCMR1_IC2PSC_0</link>   (0x1UL &lt;&lt; TIM_CCMR1_IC2PSC_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae861d74943f3c045421f9fdc8b966841">TIM_CCMR1_IC2PSC_1</link>   (0x2UL &lt;&lt; TIM_CCMR1_IC2PSC_Pos)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">TIM_CCMR1_IC2F_Pos</emphasis>   (12U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4b1456053707716ae50feded2a118887">TIM_CCMR1_IC2F_Msk</link>   (0xFUL &lt;&lt; TIM_CCMR1_IC2F_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2b942752d686c23323880ff576e7dffb">TIM_CCMR1_IC2F</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga4b1456053707716ae50feded2a118887">TIM_CCMR1_IC2F_Msk</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5d75acd7072f28844074702683d8493f">TIM_CCMR1_IC2F_0</link>   (0x1UL &lt;&lt; TIM_CCMR1_IC2F_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga40e49318b54b16bda6fd7feea7c9a7dd">TIM_CCMR1_IC2F_1</link>   (0x2UL &lt;&lt; TIM_CCMR1_IC2F_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga932148c784f5cbee4dfcafcbadaf0107">TIM_CCMR1_IC2F_2</link>   (0x4UL &lt;&lt; TIM_CCMR1_IC2F_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafece48b6f595ef9717d523fa23cea1e8">TIM_CCMR1_IC2F_3</link>   (0x8UL &lt;&lt; TIM_CCMR1_IC2F_Pos)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">TIM_CCMR2_CC3S_Pos</emphasis>   (0U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac236d456c1635745129611f040e50392">TIM_CCMR2_CC3S_Msk</link>   (0x3UL &lt;&lt; TIM_CCMR2_CC3S_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2eabcc7e322b02c9c406b3ff70308260">TIM_CCMR2_CC3S</link>   <link linkend="_group___peripheral___registers___bits___definition_1gac236d456c1635745129611f040e50392">TIM_CCMR2_CC3S_Msk</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga68c04aea2e89f1e89bd323d6d6e5e6c0">TIM_CCMR2_CC3S_0</link>   (0x1UL &lt;&lt; TIM_CCMR2_CC3S_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4bed6648aad6e8d16196246b355452dc">TIM_CCMR2_CC3S_1</link>   (0x2UL &lt;&lt; TIM_CCMR2_CC3S_Pos)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">TIM_CCMR2_OC3FE_Pos</emphasis>   (2U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaef7fdd716098d6370d1fbef9ec6de226">TIM_CCMR2_OC3FE_Msk</link>   (0x1UL &lt;&lt; TIM_CCMR2_OC3FE_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae6d8d2847058747ce23a648668ce4dba">TIM_CCMR2_OC3FE</link>   <link linkend="_group___peripheral___registers___bits___definition_1gaef7fdd716098d6370d1fbef9ec6de226">TIM_CCMR2_OC3FE_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">TIM_CCMR2_OC3PE_Pos</emphasis>   (3U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga340c7064a44bc7478982f5ef7a7655f9">TIM_CCMR2_OC3PE_Msk</link>   (0x1UL &lt;&lt; TIM_CCMR2_OC3PE_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga276fd2250d2b085b73ef51cb4c099d24">TIM_CCMR2_OC3PE</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga340c7064a44bc7478982f5ef7a7655f9">TIM_CCMR2_OC3PE_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">TIM_CCMR2_OC3M_Pos</emphasis>   (4U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8e306d8b3f5f98f8bfb6002dc2a7ff06">TIM_CCMR2_OC3M_Msk</link>   (0x7UL &lt;&lt; TIM_CCMR2_OC3M_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga52095cae524adb237339bfee92e8168a">TIM_CCMR2_OC3M</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga8e306d8b3f5f98f8bfb6002dc2a7ff06">TIM_CCMR2_OC3M_Msk</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga899b26ffa9c5f30f143306b8598a537f">TIM_CCMR2_OC3M_0</link>   (0x1UL &lt;&lt; TIM_CCMR2_OC3M_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga91476ae2cc3449facafcad82569e14f8">TIM_CCMR2_OC3M_1</link>   (0x2UL &lt;&lt; TIM_CCMR2_OC3M_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga20394da7afcada6c3fc455b05004cff5">TIM_CCMR2_OC3M_2</link>   (0x4UL &lt;&lt; TIM_CCMR2_OC3M_Pos)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">TIM_CCMR2_OC3CE_Pos</emphasis>   (7U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga040e81b609666fec1f0476346bb8b942">TIM_CCMR2_OC3CE_Msk</link>   (0x1UL &lt;&lt; TIM_CCMR2_OC3CE_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4209d414df704ce96c54abb2ea2df66a">TIM_CCMR2_OC3CE</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga040e81b609666fec1f0476346bb8b942">TIM_CCMR2_OC3CE_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">TIM_CCMR2_CC4S_Pos</emphasis>   (8U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga66957133f2ac46cacb14834a6ad46b9b">TIM_CCMR2_CC4S_Msk</link>   (0x3UL &lt;&lt; TIM_CCMR2_CC4S_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga294e216b50edd1c2f891143e1f971048">TIM_CCMR2_CC4S</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga66957133f2ac46cacb14834a6ad46b9b">TIM_CCMR2_CC4S_Msk</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabebaa6bffd90b32563bd0fc1ff4a9499">TIM_CCMR2_CC4S_0</link>   (0x1UL &lt;&lt; TIM_CCMR2_CC4S_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6386ec77a3a451954325a1512d44f893">TIM_CCMR2_CC4S_1</link>   (0x2UL &lt;&lt; TIM_CCMR2_CC4S_Pos)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">TIM_CCMR2_OC4FE_Pos</emphasis>   (10U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga01f0c4e1d96b5dde5af64ea95b2c3880">TIM_CCMR2_OC4FE_Msk</link>   (0x1UL &lt;&lt; TIM_CCMR2_OC4FE_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga70dc197250c2699d470aea1a7a42ad57">TIM_CCMR2_OC4FE</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga01f0c4e1d96b5dde5af64ea95b2c3880">TIM_CCMR2_OC4FE_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">TIM_CCMR2_OC4PE_Pos</emphasis>   (11U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga28c07cee007c349ef4ba4a954b341ff4">TIM_CCMR2_OC4PE_Msk</link>   (0x1UL &lt;&lt; TIM_CCMR2_OC4PE_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3e951cd3f6593e321cf79b662a1deaaa">TIM_CCMR2_OC4PE</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga28c07cee007c349ef4ba4a954b341ff4">TIM_CCMR2_OC4PE_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">TIM_CCMR2_OC4M_Pos</emphasis>   (12U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0ffb46fed2d65aab83a895d8f791f84f">TIM_CCMR2_OC4M_Msk</link>   (0x7UL &lt;&lt; TIM_CCMR2_OC4M_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gacbed61ff3ba57c7fe6d3386ce3b7af2b">TIM_CCMR2_OC4M</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga0ffb46fed2d65aab83a895d8f791f84f">TIM_CCMR2_OC4M_Msk</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad866f52cce9ce32e3c0d181007b82de5">TIM_CCMR2_OC4M_0</link>   (0x1UL &lt;&lt; TIM_CCMR2_OC4M_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafd97b1c86dd4953f3382fea317d165af">TIM_CCMR2_OC4M_1</link>   (0x2UL &lt;&lt; TIM_CCMR2_OC4M_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga431e5cdc0f3dc02fa5a54aa5193ddbab">TIM_CCMR2_OC4M_2</link>   (0x4UL &lt;&lt; TIM_CCMR2_OC4M_Pos)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">TIM_CCMR2_OC4CE_Pos</emphasis>   (15U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3a3897ea2b9197cbc75507df645faefc">TIM_CCMR2_OC4CE_Msk</link>   (0x1UL &lt;&lt; TIM_CCMR2_OC4CE_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1447dfe94bdd234382bb1f43307ea5c3">TIM_CCMR2_OC4CE</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga3a3897ea2b9197cbc75507df645faefc">TIM_CCMR2_OC4CE_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">TIM_CCMR2_IC3PSC_Pos</emphasis>   (2U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabec127dfbd39286e7467a88e42b0e2a2">TIM_CCMR2_IC3PSC_Msk</link>   (0x3UL &lt;&lt; TIM_CCMR2_IC3PSC_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafc3d11f2e968752bc9ec7131c986c3a6">TIM_CCMR2_IC3PSC</link>   <link linkend="_group___peripheral___registers___bits___definition_1gabec127dfbd39286e7467a88e42b0e2a2">TIM_CCMR2_IC3PSC_Msk</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga588513395cbf8be6f4749c140fbf811c">TIM_CCMR2_IC3PSC_0</link>   (0x1UL &lt;&lt; TIM_CCMR2_IC3PSC_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gacd27b9bdcc161c90dc1712074a66f29d">TIM_CCMR2_IC3PSC_1</link>   (0x2UL &lt;&lt; TIM_CCMR2_IC3PSC_Pos)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">TIM_CCMR2_IC3F_Pos</emphasis>   (4U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaac13900fc61a22d5b43f579e5854fa2c">TIM_CCMR2_IC3F_Msk</link>   (0xFUL &lt;&lt; TIM_CCMR2_IC3F_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad218af6bd1de72891e1b85d582b766cd">TIM_CCMR2_IC3F</link>   <link linkend="_group___peripheral___registers___bits___definition_1gaac13900fc61a22d5b43f579e5854fa2c">TIM_CCMR2_IC3F_Msk</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga31d5450ebc9ac6ea833a2b341ceea061">TIM_CCMR2_IC3F_0</link>   (0x1UL &lt;&lt; TIM_CCMR2_IC3F_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga26f92a3f831685d6df7ab69e68181849">TIM_CCMR2_IC3F_1</link>   (0x2UL &lt;&lt; TIM_CCMR2_IC3F_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5e7d7a3c2686a6e31adc1adf2ce65df9">TIM_CCMR2_IC3F_2</link>   (0x4UL &lt;&lt; TIM_CCMR2_IC3F_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9696c3da027f2b292d077f1ab4cdd14b">TIM_CCMR2_IC3F_3</link>   (0x8UL &lt;&lt; TIM_CCMR2_IC3F_Pos)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">TIM_CCMR2_IC4PSC_Pos</emphasis>   (10U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga289328a0304739b4459fa74978be5aa4">TIM_CCMR2_IC4PSC_Msk</link>   (0x3UL &lt;&lt; TIM_CCMR2_IC4PSC_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6fd7591e2de10272f7fafb08cdd1b7b0">TIM_CCMR2_IC4PSC</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga289328a0304739b4459fa74978be5aa4">TIM_CCMR2_IC4PSC_Msk</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga80f7d206409bc551eab06819e17451e4">TIM_CCMR2_IC4PSC_0</link>   (0x1UL &lt;&lt; TIM_CCMR2_IC4PSC_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf6690f5e98e02addd5e75643767c6d66">TIM_CCMR2_IC4PSC_1</link>   (0x2UL &lt;&lt; TIM_CCMR2_IC4PSC_Pos)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">TIM_CCMR2_IC4F_Pos</emphasis>   (12U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa9f59cf5cc82d482d733a365cc7d887c">TIM_CCMR2_IC4F_Msk</link>   (0xFUL &lt;&lt; TIM_CCMR2_IC4F_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad51653fd06a591294d432385e794a19e">TIM_CCMR2_IC4F</link>   <link linkend="_group___peripheral___registers___bits___definition_1gaa9f59cf5cc82d482d733a365cc7d887c">TIM_CCMR2_IC4F_Msk</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7d5fc8b9a6ea27582cb6c25f9654888c">TIM_CCMR2_IC4F_0</link>   (0x1UL &lt;&lt; TIM_CCMR2_IC4F_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac4dcc1562c0c017493e4ee6b32354e85">TIM_CCMR2_IC4F_1</link>   (0x2UL &lt;&lt; TIM_CCMR2_IC4F_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2b96de7db8b71ac7e414f247b871a53c">TIM_CCMR2_IC4F_2</link>   (0x4UL &lt;&lt; TIM_CCMR2_IC4F_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga25d0f55e5b751f2caed6a943f5682a09">TIM_CCMR2_IC4F_3</link>   (0x8UL &lt;&lt; TIM_CCMR2_IC4F_Pos)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">TIM_CCER_CC1E_Pos</emphasis>   (0U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga871be5249ffb7666a32f4e2e60e50a8c">TIM_CCER_CC1E_Msk</link>   (0x1UL &lt;&lt; TIM_CCER_CC1E_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3f494b9881e7b97bb2d79f7ad4e79937">TIM_CCER_CC1E</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga871be5249ffb7666a32f4e2e60e50a8c">TIM_CCER_CC1E_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">TIM_CCER_CC1P_Pos</emphasis>   (1U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3006ecce72e486321261536ae385732f">TIM_CCER_CC1P_Msk</link>   (0x1UL &lt;&lt; TIM_CCER_CC1P_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0ca0aedba14241caff739afb3c3ee291">TIM_CCER_CC1P</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga3006ecce72e486321261536ae385732f">TIM_CCER_CC1P_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">TIM_CCER_CC1NE_Pos</emphasis>   (2U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6f84300589fc23c7ad7c688b77adffd6">TIM_CCER_CC1NE_Msk</link>   (0x1UL &lt;&lt; TIM_CCER_CC1NE_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga813056b3f90a13c4432aeba55f28957e">TIM_CCER_CC1NE</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga6f84300589fc23c7ad7c688b77adffd6">TIM_CCER_CC1NE_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">TIM_CCER_CC1NP_Pos</emphasis>   (3U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga22ca6b2d577776a67d48e9a7e1863700">TIM_CCER_CC1NP_Msk</link>   (0x1UL &lt;&lt; TIM_CCER_CC1NP_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga403fc501d4d8de6cabee6b07acb81a36">TIM_CCER_CC1NP</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga22ca6b2d577776a67d48e9a7e1863700">TIM_CCER_CC1NP_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">TIM_CCER_CC2E_Pos</emphasis>   (4U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga91010bed31fbd01d7013fe9be759b215">TIM_CCER_CC2E_Msk</link>   (0x1UL &lt;&lt; TIM_CCER_CC2E_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga76392a4d63674cd0db0a55762458f16c">TIM_CCER_CC2E</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga91010bed31fbd01d7013fe9be759b215">TIM_CCER_CC2E_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">TIM_CCER_CC2P_Pos</emphasis>   (5U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga95f10f70479dce9444a304a58dfa52e1">TIM_CCER_CC2P_Msk</link>   (0x1UL &lt;&lt; TIM_CCER_CC2P_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3136c6e776c6066509d298b6a9b34912">TIM_CCER_CC2P</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga95f10f70479dce9444a304a58dfa52e1">TIM_CCER_CC2P_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">TIM_CCER_CC2NE_Pos</emphasis>   (6U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga395e49f88082d5e2144801c98047e03b">TIM_CCER_CC2NE_Msk</link>   (0x1UL &lt;&lt; TIM_CCER_CC2NE_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6a784649120eddec31998f34323d4156">TIM_CCER_CC2NE</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga395e49f88082d5e2144801c98047e03b">TIM_CCER_CC2NE_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">TIM_CCER_CC2NP_Pos</emphasis>   (7U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1b294ed91060a15ee77651cd8e688e70">TIM_CCER_CC2NP_Msk</link>   (0x1UL &lt;&lt; TIM_CCER_CC2NP_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga387de559d8b16b16f3934fddd2aa969f">TIM_CCER_CC2NP</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga1b294ed91060a15ee77651cd8e688e70">TIM_CCER_CC2NP_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">TIM_CCER_CC3E_Pos</emphasis>   (8U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga800a18a966d63d71dfc6cf7e3c18ca08">TIM_CCER_CC3E_Msk</link>   (0x1UL &lt;&lt; TIM_CCER_CC3E_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1da114e666b61f09cf25f50cdaa7f81f">TIM_CCER_CC3E</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga800a18a966d63d71dfc6cf7e3c18ca08">TIM_CCER_CC3E_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">TIM_CCER_CC3P_Pos</emphasis>   (9U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga647aadf30c1f4c7850a025bce9e264a6">TIM_CCER_CC3P_Msk</link>   (0x1UL &lt;&lt; TIM_CCER_CC3P_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6220a5cd34c7a7a39e10c854aa00d2e5">TIM_CCER_CC3P</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga647aadf30c1f4c7850a025bce9e264a6">TIM_CCER_CC3P_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">TIM_CCER_CC3NE_Pos</emphasis>   (10U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga34cbf30b58b4fa02ddc7c1bab93420b3">TIM_CCER_CC3NE_Msk</link>   (0x1UL &lt;&lt; TIM_CCER_CC3NE_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad46cce61d3bd83b64257ba75e54ee1aa">TIM_CCER_CC3NE</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga34cbf30b58b4fa02ddc7c1bab93420b3">TIM_CCER_CC3NE_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">TIM_CCER_CC3NP_Pos</emphasis>   (11U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga013c6bc2ba905dea2713cdef67f39c6f">TIM_CCER_CC3NP_Msk</link>   (0x1UL &lt;&lt; TIM_CCER_CC3NP_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4029686d3307111d3f9f4400e29e4521">TIM_CCER_CC3NP</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga013c6bc2ba905dea2713cdef67f39c6f">TIM_CCER_CC3NP_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">TIM_CCER_CC4E_Pos</emphasis>   (12U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae8f00da3ce9a145e9c7c0ece18706d05">TIM_CCER_CC4E_Msk</link>   (0x1UL &lt;&lt; TIM_CCER_CC4E_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga940b041ab5975311f42f26d314a4b621">TIM_CCER_CC4E</link>   <link linkend="_group___peripheral___registers___bits___definition_1gae8f00da3ce9a145e9c7c0ece18706d05">TIM_CCER_CC4E_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">TIM_CCER_CC4P_Pos</emphasis>   (13U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga22962f81c9abfc88ae30f50b5592d3a7">TIM_CCER_CC4P_Msk</link>   (0x1UL &lt;&lt; TIM_CCER_CC4P_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3faf23dc47e1b0877352d7f5a00f72e1">TIM_CCER_CC4P</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga22962f81c9abfc88ae30f50b5592d3a7">TIM_CCER_CC4P_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">TIM_CNT_CNT_Pos</emphasis>   (0U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac54bb0107f222981fe8c8416af521fd0">TIM_CNT_CNT_Msk</link>   (0xFFFFFFFFUL &lt;&lt; TIM_CNT_CNT_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8bc45c0315de82c1c3a38a243bcd00fc">TIM_CNT_CNT</link>   <link linkend="_group___peripheral___registers___bits___definition_1gac54bb0107f222981fe8c8416af521fd0">TIM_CNT_CNT_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">TIM_PSC_PSC_Pos</emphasis>   (0U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gacff3a421342fafac2e25421084bd85df">TIM_PSC_PSC_Msk</link>   (0xFFFFUL &lt;&lt; TIM_PSC_PSC_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaefb85e4000ddab0ada67c5964810da35">TIM_PSC_PSC</link>   <link linkend="_group___peripheral___registers___bits___definition_1gacff3a421342fafac2e25421084bd85df">TIM_PSC_PSC_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">TIM_ARR_ARR_Pos</emphasis>   (0U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga166174bde137aa84aec495eef6907ed3">TIM_ARR_ARR_Msk</link>   (0xFFFFFFFFUL &lt;&lt; TIM_ARR_ARR_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gace50256fdecc38f641050a4a3266e4d9">TIM_ARR_ARR</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga166174bde137aa84aec495eef6907ed3">TIM_ARR_ARR_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">TIM_RCR_REP_Pos</emphasis>   (0U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga06e8380ec8ac6138f401fa53833978fc">TIM_RCR_REP_Msk</link>   (0xFFUL &lt;&lt; TIM_RCR_REP_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gadcef8f28580e36cdfda3be1f7561afc7">TIM_RCR_REP</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga06e8380ec8ac6138f401fa53833978fc">TIM_RCR_REP_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">TIM_CCR1_CCR1_Pos</emphasis>   (0U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1052d30a540b5332d39cc9e1e23587bb">TIM_CCR1_CCR1_Msk</link>   (0xFFFFUL &lt;&lt; TIM_CCR1_CCR1_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac927cc11eff415210dcf94657d8dfbe0">TIM_CCR1_CCR1</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga1052d30a540b5332d39cc9e1e23587bb">TIM_CCR1_CCR1_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">TIM_CCR2_CCR2_Pos</emphasis>   (0U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab4ef3300e4399d1b036c2e28061d9dd1">TIM_CCR2_CCR2_Msk</link>   (0xFFFFUL &lt;&lt; TIM_CCR2_CCR2_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga751e5efd90bdd1fd5f38609f3f5762ba">TIM_CCR2_CCR2</link>   <link linkend="_group___peripheral___registers___bits___definition_1gab4ef3300e4399d1b036c2e28061d9dd1">TIM_CCR2_CCR2_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">TIM_CCR3_CCR3_Pos</emphasis>   (0U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3983e861f1f4418bf3df69d263550024">TIM_CCR3_CCR3_Msk</link>   (0xFFFFUL &lt;&lt; TIM_CCR3_CCR3_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4e85064d37d387851e95c5c1f35315a1">TIM_CCR3_CCR3</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga3983e861f1f4418bf3df69d263550024">TIM_CCR3_CCR3_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">TIM_CCR4_CCR4_Pos</emphasis>   (0U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2e2e10599fa35e837f604584c742551f">TIM_CCR4_CCR4_Msk</link>   (0xFFFFUL &lt;&lt; TIM_CCR4_CCR4_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga15c9dd67a6701b5498926ae536773eca">TIM_CCR4_CCR4</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga2e2e10599fa35e837f604584c742551f">TIM_CCR4_CCR4_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">TIM_BDTR_DTG_Pos</emphasis>   (0U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2c52bd0a743ce97111f4f7210f4f0875">TIM_BDTR_DTG_Msk</link>   (0xFFUL &lt;&lt; TIM_BDTR_DTG_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabcf985e9c78f15e1e44b2bc4d2bafc67">TIM_BDTR_DTG</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga2c52bd0a743ce97111f4f7210f4f0875">TIM_BDTR_DTG_Msk</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4b575cca31b0e22ef1d5b842aa162bfc">TIM_BDTR_DTG_0</link>   (0x01UL &lt;&lt; TIM_BDTR_DTG_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0f33ae1e9b7847a60032a60d0cc7f81d">TIM_BDTR_DTG_1</link>   (0x02UL &lt;&lt; TIM_BDTR_DTG_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2f06a132eba960bd6cc972e3580d537c">TIM_BDTR_DTG_2</link>   (0x04UL &lt;&lt; TIM_BDTR_DTG_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae7868643a65285fc7132f040c8950f43">TIM_BDTR_DTG_3</link>   (0x08UL &lt;&lt; TIM_BDTR_DTG_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga503b44e30a5fb77c34630d1faca70213">TIM_BDTR_DTG_4</link>   (0x10UL &lt;&lt; TIM_BDTR_DTG_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga83a12ecb0a8dd21bc164d9a345ea564f">TIM_BDTR_DTG_5</link>   (0x20UL &lt;&lt; TIM_BDTR_DTG_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf7d418cbd0db89991522cb6be34a017e">TIM_BDTR_DTG_6</link>   (0x40UL &lt;&lt; TIM_BDTR_DTG_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac945c8bcf5567912a88eb2acee53c45b">TIM_BDTR_DTG_7</link>   (0x80UL &lt;&lt; TIM_BDTR_DTG_Pos)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">TIM_BDTR_LOCK_Pos</emphasis>   (8U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga31c7b82190b30d879c3c7b3a46b9ab82">TIM_BDTR_LOCK_Msk</link>   (0x3UL &lt;&lt; TIM_BDTR_LOCK_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7e4215d17f0548dfcf0b15fe4d0f4651">TIM_BDTR_LOCK</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga31c7b82190b30d879c3c7b3a46b9ab82">TIM_BDTR_LOCK_Msk</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabbd1736c8172e7cd098bb591264b07bf">TIM_BDTR_LOCK_0</link>   (0x1UL &lt;&lt; TIM_BDTR_LOCK_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga756df80ff8c34399435f52dca18e6eee">TIM_BDTR_LOCK_1</link>   (0x2UL &lt;&lt; TIM_BDTR_LOCK_Pos)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">TIM_BDTR_OSSI_Pos</emphasis>   (10U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga05ff8c5f843f6587554de55163a0f420">TIM_BDTR_OSSI_Msk</link>   (0x1UL &lt;&lt; TIM_BDTR_OSSI_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab1cf04e70ccf3d4aba5afcf2496a411a">TIM_BDTR_OSSI</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga05ff8c5f843f6587554de55163a0f420">TIM_BDTR_OSSI_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">TIM_BDTR_OSSR_Pos</emphasis>   (11U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga396c60115df4f4f217ae3b2df15d130c">TIM_BDTR_OSSR_Msk</link>   (0x1UL &lt;&lt; TIM_BDTR_OSSR_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf9435f36d53c6be1107e57ab6a82c16e">TIM_BDTR_OSSR</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga396c60115df4f4f217ae3b2df15d130c">TIM_BDTR_OSSR_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">TIM_BDTR_BKE_Pos</emphasis>   (12U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2272c6e4c575623c1f46f482cd957415">TIM_BDTR_BKE_Msk</link>   (0x1UL &lt;&lt; TIM_BDTR_BKE_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga74250b040dd9fd9c09dcc54cdd6d86d8">TIM_BDTR_BKE</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga2272c6e4c575623c1f46f482cd957415">TIM_BDTR_BKE_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">TIM_BDTR_BKP_Pos</emphasis>   (13U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga101b7d11ccc8db986ee394ec26167130">TIM_BDTR_BKP_Msk</link>   (0x1UL &lt;&lt; TIM_BDTR_BKP_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3247abbbf0d00260be051d176d88020e">TIM_BDTR_BKP</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga101b7d11ccc8db986ee394ec26167130">TIM_BDTR_BKP_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">TIM_BDTR_AOE_Pos</emphasis>   (14U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa9f2a293cb57e4e53908ff3968b44eda">TIM_BDTR_AOE_Msk</link>   (0x1UL &lt;&lt; TIM_BDTR_AOE_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga59f15008050f91fa3ecc9eaaa971a509">TIM_BDTR_AOE</link>   <link linkend="_group___peripheral___registers___bits___definition_1gaa9f2a293cb57e4e53908ff3968b44eda">TIM_BDTR_AOE_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">TIM_BDTR_MOE_Pos</emphasis>   (15U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaead4c63fdacf9c85e3c997275649aa8e">TIM_BDTR_MOE_Msk</link>   (0x1UL &lt;&lt; TIM_BDTR_MOE_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga277a096614829feba2d0a4fbb7d3dffc">TIM_BDTR_MOE</link>   <link linkend="_group___peripheral___registers___bits___definition_1gaead4c63fdacf9c85e3c997275649aa8e">TIM_BDTR_MOE_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">TIM_DCR_DBA_Pos</emphasis>   (0U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga603bd90bfdd7e08fb4c749c926ae8d0d">TIM_DCR_DBA_Msk</link>   (0x1FUL &lt;&lt; TIM_DCR_DBA_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabf9051ecac123cd89f9d2a835e4cde2e">TIM_DCR_DBA</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga603bd90bfdd7e08fb4c749c926ae8d0d">TIM_DCR_DBA_Msk</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaaaf610e5fe4bb4b10736242df3b62bba">TIM_DCR_DBA_0</link>   (0x01UL &lt;&lt; TIM_DCR_DBA_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9a0185643c163930e30f0a1cf5fe364e">TIM_DCR_DBA_1</link>   (0x02UL &lt;&lt; TIM_DCR_DBA_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaaa5a89b93b97b0968a7d5563a18ab9d1">TIM_DCR_DBA_2</link>   (0x04UL &lt;&lt; TIM_DCR_DBA_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga105f44ff18cbbd4ff4d60368c9184430">TIM_DCR_DBA_3</link>   (0x08UL &lt;&lt; TIM_DCR_DBA_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabe1bc4b6dd7265dee2857f23d835b2dc">TIM_DCR_DBA_4</link>   (0x10UL &lt;&lt; TIM_DCR_DBA_Pos)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">TIM_DCR_DBL_Pos</emphasis>   (8U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga19d5bc5ed6177c1603a35d52918e5068">TIM_DCR_DBL_Msk</link>   (0x1FUL &lt;&lt; TIM_DCR_DBL_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab9e197a78484567d4c6093c28265f3eb">TIM_DCR_DBL</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga19d5bc5ed6177c1603a35d52918e5068">TIM_DCR_DBL_Msk</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga677195c0b4892bb6717564c0528126a9">TIM_DCR_DBL_0</link>   (0x01UL &lt;&lt; TIM_DCR_DBL_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad427ba987877e491f7a2be60e320dbea">TIM_DCR_DBL_1</link>   (0x02UL &lt;&lt; TIM_DCR_DBL_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga369926f2a8ca5cf635ded9bb4619189c">TIM_DCR_DBL_2</link>   (0x04UL &lt;&lt; TIM_DCR_DBL_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7f1ec849c41d1abd46c528a4ac378c03">TIM_DCR_DBL_3</link>   (0x08UL &lt;&lt; TIM_DCR_DBL_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga607d7b87b1b4bf167aabad36f922a8f9">TIM_DCR_DBL_4</link>   (0x10UL &lt;&lt; TIM_DCR_DBL_Pos)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">TIM_DMAR_DMAB_Pos</emphasis>   (0U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa5d6d71391fa416ce5c1aa65e459d92a">TIM_DMAR_DMAB_Msk</link>   (0xFFFFUL &lt;&lt; TIM_DMAR_DMAB_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1afa2fc02bcd75c15122c4eb87d6cf83">TIM_DMAR_DMAB</link>   <link linkend="_group___peripheral___registers___bits___definition_1gaa5d6d71391fa416ce5c1aa65e459d92a">TIM_DMAR_DMAB_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RTC_CRH_SECIE_Pos</emphasis>   (0U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf28751e702925b8e8ccd4f6bf3d2e166">RTC_CRH_SECIE_Msk</link>   (0x1UL &lt;&lt; RTC_CRH_SECIE_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8dd52d261f99a969d9841a4426152b85">RTC_CRH_SECIE</link>   <link linkend="_group___peripheral___registers___bits___definition_1gaf28751e702925b8e8ccd4f6bf3d2e166">RTC_CRH_SECIE_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RTC_CRH_ALRIE_Pos</emphasis>   (1U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6bcc003b59ad4107da988259843b6857">RTC_CRH_ALRIE_Msk</link>   (0x1UL &lt;&lt; RTC_CRH_ALRIE_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga990a6b449f70249a1a4baf19f64617d9">RTC_CRH_ALRIE</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga6bcc003b59ad4107da988259843b6857">RTC_CRH_ALRIE_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RTC_CRH_OWIE_Pos</emphasis>   (2U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gacb8fd3b77de4e1639b8399e6720f4372">RTC_CRH_OWIE_Msk</link>   (0x1UL &lt;&lt; RTC_CRH_OWIE_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga04e23d339e15dbf883dbedb054cd1706">RTC_CRH_OWIE</link>   <link linkend="_group___peripheral___registers___bits___definition_1gacb8fd3b77de4e1639b8399e6720f4372">RTC_CRH_OWIE_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RTC_CRL_SECF_Pos</emphasis>   (0U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga00e2ee5e53415603fd3655467f8d55f4">RTC_CRL_SECF_Msk</link>   (0x1UL &lt;&lt; RTC_CRL_SECF_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2c039206fc5c1506aba666387c5d34c8">RTC_CRL_SECF</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga00e2ee5e53415603fd3655467f8d55f4">RTC_CRL_SECF_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RTC_CRL_ALRF_Pos</emphasis>   (1U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaeadcf5503119d74291c6b3846116b0be">RTC_CRL_ALRF_Msk</link>   (0x1UL &lt;&lt; RTC_CRL_ALRF_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaca9bce7cb58e637876d1154710305563">RTC_CRL_ALRF</link>   <link linkend="_group___peripheral___registers___bits___definition_1gaeadcf5503119d74291c6b3846116b0be">RTC_CRL_ALRF_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RTC_CRL_OWF_Pos</emphasis>   (2U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga73056d0f8d14bc026015d8558f78d9b8">RTC_CRL_OWF_Msk</link>   (0x1UL &lt;&lt; RTC_CRL_OWF_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad801db5fbfc407b1959647765076b299">RTC_CRL_OWF</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga73056d0f8d14bc026015d8558f78d9b8">RTC_CRL_OWF_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RTC_CRL_RSF_Pos</emphasis>   (3U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1eac8ac9e667edc15f7ac88332fecadc">RTC_CRL_RSF_Msk</link>   (0x1UL &lt;&lt; RTC_CRL_RSF_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae6fefe3020ad4d61b54a516e8a65f30d">RTC_CRL_RSF</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga1eac8ac9e667edc15f7ac88332fecadc">RTC_CRL_RSF_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RTC_CRL_CNF_Pos</emphasis>   (4U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2ea5aafc46b95045c2b8029c61377a35">RTC_CRL_CNF_Msk</link>   (0x1UL &lt;&lt; RTC_CRL_CNF_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3829687c89579c020665c19b8937a820">RTC_CRL_CNF</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga2ea5aafc46b95045c2b8029c61377a35">RTC_CRL_CNF_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RTC_CRL_RTOFF_Pos</emphasis>   (5U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6ceea4e8f90a361b541f820795cdd1a4">RTC_CRL_RTOFF_Msk</link>   (0x1UL &lt;&lt; RTC_CRL_RTOFF_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6bc57b1110a53b82e4445c4770203fe8">RTC_CRL_RTOFF</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga6ceea4e8f90a361b541f820795cdd1a4">RTC_CRL_RTOFF_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RTC_PRLH_PRL_Pos</emphasis>   (0U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga217278056613ef09609b3068cbe8c75c">RTC_PRLH_PRL_Msk</link>   (0xFUL &lt;&lt; RTC_PRLH_PRL_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5209d66a77da940d9a187bbaf73dc8a0">RTC_PRLH_PRL</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga217278056613ef09609b3068cbe8c75c">RTC_PRLH_PRL_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RTC_PRLL_PRL_Pos</emphasis>   (0U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga84c1e694ac730f48584e62b12fcf8b83">RTC_PRLL_PRL_Msk</link>   (0xFFFFUL &lt;&lt; RTC_PRLL_PRL_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac1cd2db7134d6b3e21477ed466dd4d7c">RTC_PRLL_PRL</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga84c1e694ac730f48584e62b12fcf8b83">RTC_PRLL_PRL_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RTC_DIVH_RTC_DIV_Pos</emphasis>   (0U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf261fd554a09c56da99a268974fc4699">RTC_DIVH_RTC_DIV_Msk</link>   (0xFUL &lt;&lt; RTC_DIVH_RTC_DIV_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae88e723f16ec20925d0bc545428a6670">RTC_DIVH_RTC_DIV</link>   <link linkend="_group___peripheral___registers___bits___definition_1gaf261fd554a09c56da99a268974fc4699">RTC_DIVH_RTC_DIV_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RTC_DIVL_RTC_DIV_Pos</emphasis>   (0U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8256780dab5675e402dcddd9f9964e47">RTC_DIVL_RTC_DIV_Msk</link>   (0xFFFFUL &lt;&lt; RTC_DIVL_RTC_DIV_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabe06c3de2b371556e207e5079feb9afd">RTC_DIVL_RTC_DIV</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga8256780dab5675e402dcddd9f9964e47">RTC_DIVL_RTC_DIV_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RTC_CNTH_RTC_CNT_Pos</emphasis>   (0U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf82f559aef7f95bffdfc109e2a24b7f3">RTC_CNTH_RTC_CNT_Msk</link>   (0xFFFFUL &lt;&lt; RTC_CNTH_RTC_CNT_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga256cb0c8e461f345df89d77dae7c31a9">RTC_CNTH_RTC_CNT</link>   <link linkend="_group___peripheral___registers___bits___definition_1gaf82f559aef7f95bffdfc109e2a24b7f3">RTC_CNTH_RTC_CNT_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RTC_CNTL_RTC_CNT_Pos</emphasis>   (0U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7411f46055acffb5d1be7657e659b2d3">RTC_CNTL_RTC_CNT_Msk</link>   (0xFFFFUL &lt;&lt; RTC_CNTL_RTC_CNT_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa079440c3cb1b864f226231f11664e5e">RTC_CNTL_RTC_CNT</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga7411f46055acffb5d1be7657e659b2d3">RTC_CNTL_RTC_CNT_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RTC_ALRH_RTC_ALR_Pos</emphasis>   (0U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga098eff3647ed181c7e791d634b361e5d">RTC_ALRH_RTC_ALR_Msk</link>   (0xFFFFUL &lt;&lt; RTC_ALRH_RTC_ALR_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2c6fab9b1d06bb3f26eb038a1d7e55f5">RTC_ALRH_RTC_ALR</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga098eff3647ed181c7e791d634b361e5d">RTC_ALRH_RTC_ALR_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RTC_ALRL_RTC_ALR_Pos</emphasis>   (0U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa3a6592e40389e9d81a122b153751e4c">RTC_ALRL_RTC_ALR_Msk</link>   (0xFFFFUL &lt;&lt; RTC_ALRL_RTC_ALR_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga27e762953f42cf0a323a4372cd780c22">RTC_ALRL_RTC_ALR</link>   <link linkend="_group___peripheral___registers___bits___definition_1gaa3a6592e40389e9d81a122b153751e4c">RTC_ALRL_RTC_ALR_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">IWDG_KR_KEY_Pos</emphasis>   (0U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4ccb19a688f8e5b1c41626d3718db07e">IWDG_KR_KEY_Msk</link>   (0xFFFFUL &lt;&lt; IWDG_KR_KEY_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga957f7d5f8a0ec1a6956a7f05cfbd97c2">IWDG_KR_KEY</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga4ccb19a688f8e5b1c41626d3718db07e">IWDG_KR_KEY_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">IWDG_PR_PR_Pos</emphasis>   (0U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga75390b0bbc7eb3073a88536fe7f1c5ff">IWDG_PR_PR_Msk</link>   (0x7UL &lt;&lt; IWDG_PR_PR_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4de39c5672f17d326fceb5adc9adc090">IWDG_PR_PR</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga75390b0bbc7eb3073a88536fe7f1c5ff">IWDG_PR_PR_Msk</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9b727e7882603df1684cbf230520ca76">IWDG_PR_PR_0</link>   (0x1UL &lt;&lt; IWDG_PR_PR_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafba2551b90c68d95c736a116224b473e">IWDG_PR_PR_1</link>   (0x2UL &lt;&lt; IWDG_PR_PR_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga55a1d7fde4e3e724a8644652ba9bb2b9">IWDG_PR_PR_2</link>   (0x4UL &lt;&lt; IWDG_PR_PR_Pos)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">IWDG_RLR_RL_Pos</emphasis>   (0U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga797562ce090da2d4b6576ba3ec62ad12">IWDG_RLR_RL_Msk</link>   (0xFFFUL &lt;&lt; IWDG_RLR_RL_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga87024bbb19f26def4c4c1510b22d3033">IWDG_RLR_RL</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga797562ce090da2d4b6576ba3ec62ad12">IWDG_RLR_RL_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">IWDG_SR_PVU_Pos</emphasis>   (0U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7e966837f97df9cde2383682f0234a96">IWDG_SR_PVU_Msk</link>   (0x1UL &lt;&lt; IWDG_SR_PVU_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga269bd5618ba773d32275b93be004c554">IWDG_SR_PVU</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga7e966837f97df9cde2383682f0234a96">IWDG_SR_PVU_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">IWDG_SR_RVU_Pos</emphasis>   (1U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab984dca55296c6bc7aef24d356909c28">IWDG_SR_RVU_Msk</link>   (0x1UL &lt;&lt; IWDG_SR_RVU_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gadffb8339e556a3b10120b15f0dacc232">IWDG_SR_RVU</link>   <link linkend="_group___peripheral___registers___bits___definition_1gab984dca55296c6bc7aef24d356909c28">IWDG_SR_RVU_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">WWDG_CR_T_Pos</emphasis>   (0U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa8676c7d294b92a9ea0d0f1b088308ed">WWDG_CR_T_Msk</link>   (0x7FUL &lt;&lt; WWDG_CR_T_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga400774feb33ed7544d57d6a0a76e0f70">WWDG_CR_T</link>   <link linkend="_group___peripheral___registers___bits___definition_1gaa8676c7d294b92a9ea0d0f1b088308ed">WWDG_CR_T_Msk</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga305c0da4633020b9696d64a1785fa29c">WWDG_CR_T_0</link>   (0x01UL &lt;&lt; WWDG_CR_T_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga44e5ea3baea1e37b0446e56e910c3409">WWDG_CR_T_1</link>   (0x02UL &lt;&lt; WWDG_CR_T_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga67e7b9fa1867ecd6a9dd4b28381e4229">WWDG_CR_T_2</link>   (0x04UL &lt;&lt; WWDG_CR_T_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga64ede5bff80b5b979a44d073205f5930">WWDG_CR_T_3</link>   (0x08UL &lt;&lt; WWDG_CR_T_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabbc9c4a71473ceb1fde58a1d6054a7fe">WWDG_CR_T_4</link>   (0x10UL &lt;&lt; WWDG_CR_T_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9f41b8c9b91c0632521373203bcb5b64">WWDG_CR_T_5</link>   (0x20UL &lt;&lt; WWDG_CR_T_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8abc0d44e390aabc2c7f787f2ed0b632">WWDG_CR_T_6</link>   (0x40UL &lt;&lt; WWDG_CR_T_Pos)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">WWDG_CR_T0</emphasis>   <link linkend="_group___peripheral___registers___bits___definition_1ga305c0da4633020b9696d64a1785fa29c">WWDG_CR_T_0</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">WWDG_CR_T1</emphasis>   <link linkend="_group___peripheral___registers___bits___definition_1ga44e5ea3baea1e37b0446e56e910c3409">WWDG_CR_T_1</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">WWDG_CR_T2</emphasis>   <link linkend="_group___peripheral___registers___bits___definition_1ga67e7b9fa1867ecd6a9dd4b28381e4229">WWDG_CR_T_2</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">WWDG_CR_T3</emphasis>   <link linkend="_group___peripheral___registers___bits___definition_1ga64ede5bff80b5b979a44d073205f5930">WWDG_CR_T_3</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">WWDG_CR_T4</emphasis>   <link linkend="_group___peripheral___registers___bits___definition_1gabbc9c4a71473ceb1fde58a1d6054a7fe">WWDG_CR_T_4</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">WWDG_CR_T5</emphasis>   <link linkend="_group___peripheral___registers___bits___definition_1ga9f41b8c9b91c0632521373203bcb5b64">WWDG_CR_T_5</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">WWDG_CR_T6</emphasis>   <link linkend="_group___peripheral___registers___bits___definition_1ga8abc0d44e390aabc2c7f787f2ed0b632">WWDG_CR_T_6</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">WWDG_CR_WDGA_Pos</emphasis>   (7U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga06bd586be3859790f803c1275ea52390">WWDG_CR_WDGA_Msk</link>   (0x1UL &lt;&lt; WWDG_CR_WDGA_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab647e9997b8b8e67de72af1aaea3f52f">WWDG_CR_WDGA</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga06bd586be3859790f803c1275ea52390">WWDG_CR_WDGA_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">WWDG_CFR_W_Pos</emphasis>   (0U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3aed21af49014ce535798f9beead136d">WWDG_CFR_W_Msk</link>   (0x7FUL &lt;&lt; WWDG_CFR_W_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabfbb9991bd6a3699399ca569c71fe8c9">WWDG_CFR_W</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga3aed21af49014ce535798f9beead136d">WWDG_CFR_W_Msk</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga26f4016f9990c2657acdf7521233d16d">WWDG_CFR_W_0</link>   (0x01UL &lt;&lt; WWDG_CFR_W_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga546410b3ec62e976c0f590cf9f216bb3">WWDG_CFR_W_1</link>   (0x02UL &lt;&lt; WWDG_CFR_W_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac3de841283deaea061d977392805211d">WWDG_CFR_W_2</link>   (0x04UL &lt;&lt; WWDG_CFR_W_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0394248f2a4e4b6ba6c28024fa961a99">WWDG_CFR_W_3</link>   (0x08UL &lt;&lt; WWDG_CFR_W_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga25594b7ced3e1277b636caf02416a4e7">WWDG_CFR_W_4</link>   (0x10UL &lt;&lt; WWDG_CFR_W_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7e730800b000f6fe3be5ea43a6e29cf9">WWDG_CFR_W_5</link>   (0x20UL &lt;&lt; WWDG_CFR_W_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9fc25f8d5c23a76d364c1cb5d7518a17">WWDG_CFR_W_6</link>   (0x40UL &lt;&lt; WWDG_CFR_W_Pos)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">WWDG_CFR_W0</emphasis>   <link linkend="_group___peripheral___registers___bits___definition_1ga26f4016f9990c2657acdf7521233d16d">WWDG_CFR_W_0</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">WWDG_CFR_W1</emphasis>   <link linkend="_group___peripheral___registers___bits___definition_1ga546410b3ec62e976c0f590cf9f216bb3">WWDG_CFR_W_1</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">WWDG_CFR_W2</emphasis>   <link linkend="_group___peripheral___registers___bits___definition_1gac3de841283deaea061d977392805211d">WWDG_CFR_W_2</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">WWDG_CFR_W3</emphasis>   <link linkend="_group___peripheral___registers___bits___definition_1ga0394248f2a4e4b6ba6c28024fa961a99">WWDG_CFR_W_3</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">WWDG_CFR_W4</emphasis>   <link linkend="_group___peripheral___registers___bits___definition_1ga25594b7ced3e1277b636caf02416a4e7">WWDG_CFR_W_4</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">WWDG_CFR_W5</emphasis>   <link linkend="_group___peripheral___registers___bits___definition_1ga7e730800b000f6fe3be5ea43a6e29cf9">WWDG_CFR_W_5</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">WWDG_CFR_W6</emphasis>   <link linkend="_group___peripheral___registers___bits___definition_1ga9fc25f8d5c23a76d364c1cb5d7518a17">WWDG_CFR_W_6</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">WWDG_CFR_WDGTB_Pos</emphasis>   (7U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga627018d443463abccf249b1b848e2b64">WWDG_CFR_WDGTB_Msk</link>   (0x3UL &lt;&lt; WWDG_CFR_WDGTB_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga067b1d8238f1d5613481aba71a946638">WWDG_CFR_WDGTB</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga627018d443463abccf249b1b848e2b64">WWDG_CFR_WDGTB_Msk</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaab94b761166186987f91d342a5f79695">WWDG_CFR_WDGTB_0</link>   (0x1UL &lt;&lt; WWDG_CFR_WDGTB_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9120ceb094ab327ec766a06fc66ef401">WWDG_CFR_WDGTB_1</link>   (0x2UL &lt;&lt; WWDG_CFR_WDGTB_Pos)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">WWDG_CFR_WDGTB0</emphasis>   <link linkend="_group___peripheral___registers___bits___definition_1gaab94b761166186987f91d342a5f79695">WWDG_CFR_WDGTB_0</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">WWDG_CFR_WDGTB1</emphasis>   <link linkend="_group___peripheral___registers___bits___definition_1ga9120ceb094ab327ec766a06fc66ef401">WWDG_CFR_WDGTB_1</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">WWDG_CFR_EWI_Pos</emphasis>   (9U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaca4ed7e970421b1b4b4b0f94e3296117">WWDG_CFR_EWI_Msk</link>   (0x1UL &lt;&lt; WWDG_CFR_EWI_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga931941dc5d795502371ac5dd8fbac1e9">WWDG_CFR_EWI</link>   <link linkend="_group___peripheral___registers___bits___definition_1gaca4ed7e970421b1b4b4b0f94e3296117">WWDG_CFR_EWI_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">WWDG_SR_EWIF_Pos</emphasis>   (0U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga284cdb5e7c17598a03a9a0790dd7508c">WWDG_SR_EWIF_Msk</link>   (0x1UL &lt;&lt; WWDG_SR_EWIF_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga96cf9ddd91b6079c5aceef6f3e857b69">WWDG_SR_EWIF</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga284cdb5e7c17598a03a9a0790dd7508c">WWDG_SR_EWIF_Msk</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad434eeb02a8823100fa7ba8580cfd952">USB_EP0R</link>   <link linkend="_group___peripheral__memory__map_1gaa6c4cbed4ddbb3ecd77de93fab2a2e04">USB_BASE</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1a96c0e9412e89039136a0b10fa59307">USB_EP1R</link>   (<link linkend="_group___peripheral__memory__map_1gaa6c4cbed4ddbb3ecd77de93fab2a2e04">USB_BASE</link> + 0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gacbcc8339607f939322e1300c1e0c0ae4">USB_EP2R</link>   (<link linkend="_group___peripheral__memory__map_1gaa6c4cbed4ddbb3ecd77de93fab2a2e04">USB_BASE</link> + 0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4b32a4853877d93b18882db7af3820e2">USB_EP3R</link>   (<link linkend="_group___peripheral__memory__map_1gaa6c4cbed4ddbb3ecd77de93fab2a2e04">USB_BASE</link> + 0x0000000C)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga68d67b84647007953ea2a74c988198e2">USB_EP4R</link>   (<link linkend="_group___peripheral__memory__map_1gaa6c4cbed4ddbb3ecd77de93fab2a2e04">USB_BASE</link> + 0x00000010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9fcf8722242954ad6a66bb2c7f80c21b">USB_EP5R</link>   (<link linkend="_group___peripheral__memory__map_1gaa6c4cbed4ddbb3ecd77de93fab2a2e04">USB_BASE</link> + 0x00000014)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga12f1eb20865b02ec7ff86e63cdcd9592">USB_EP6R</link>   (<link linkend="_group___peripheral__memory__map_1gaa6c4cbed4ddbb3ecd77de93fab2a2e04">USB_BASE</link> + 0x00000018)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga430f6d23a755b5db38f5d8634b7deada">USB_EP7R</link>   (<link linkend="_group___peripheral__memory__map_1gaa6c4cbed4ddbb3ecd77de93fab2a2e04">USB_BASE</link> + 0x0000001C)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">USB_EP_CTR_RX_Pos</emphasis>   (15U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4aa2d62dae603b7f7da3416fc3e5c270">USB_EP_CTR_RX_Msk</link>   (0x1UL &lt;&lt; USB_EP_CTR_RX_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaab6cc205ecfc51c2fbc530ee90fe2f0d">USB_EP_CTR_RX</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga4aa2d62dae603b7f7da3416fc3e5c270">USB_EP_CTR_RX_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">USB_EP_DTOG_RX_Pos</emphasis>   (14U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaaf126145b3834eb5101c2f3898cb7e7f">USB_EP_DTOG_RX_Msk</link>   (0x1UL &lt;&lt; USB_EP_DTOG_RX_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9d536830ca5bf3f9c1cdf462cce190a8">USB_EP_DTOG_RX</link>   <link linkend="_group___peripheral___registers___bits___definition_1gaaf126145b3834eb5101c2f3898cb7e7f">USB_EP_DTOG_RX_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">USB_EPRX_STAT_Pos</emphasis>   (12U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8c148871595b6c11eab4d459e9eb6615">USB_EPRX_STAT_Msk</link>   (0x3UL &lt;&lt; USB_EPRX_STAT_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8adf3cd0b3eaca5eb9939769451707e2">USB_EPRX_STAT</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga8c148871595b6c11eab4d459e9eb6615">USB_EPRX_STAT_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">USB_EP_SETUP_Pos</emphasis>   (11U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5b92c9508b6a342f25e52fe2745dc588">USB_EP_SETUP_Msk</link>   (0x1UL &lt;&lt; USB_EP_SETUP_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3aa529fb3ed5f1db7e47d2b38a592873">USB_EP_SETUP</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga5b92c9508b6a342f25e52fe2745dc588">USB_EP_SETUP_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">USB_EP_T_FIELD_Pos</emphasis>   (9U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaed89db6de1cc7b9906313d536a8e5a8a">USB_EP_T_FIELD_Msk</link>   (0x3UL &lt;&lt; USB_EP_T_FIELD_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga73dec65ff359fac0e385539a8d7beb66">USB_EP_T_FIELD</link>   <link linkend="_group___peripheral___registers___bits___definition_1gaed89db6de1cc7b9906313d536a8e5a8a">USB_EP_T_FIELD_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">USB_EP_KIND_Pos</emphasis>   (8U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9655534f6b8cd22e37992b459d35cba0">USB_EP_KIND_Msk</link>   (0x1UL &lt;&lt; USB_EP_KIND_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf841b5618e3e5f1fd02093e58dc91a7c">USB_EP_KIND</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga9655534f6b8cd22e37992b459d35cba0">USB_EP_KIND_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">USB_EP_CTR_TX_Pos</emphasis>   (7U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga83b445a1245a07106268b67bc814f43b">USB_EP_CTR_TX_Msk</link>   (0x1UL &lt;&lt; USB_EP_CTR_TX_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6975fe92ee5c652bc0665b04e2eff07e">USB_EP_CTR_TX</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga83b445a1245a07106268b67bc814f43b">USB_EP_CTR_TX_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">USB_EP_DTOG_TX_Pos</emphasis>   (6U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga045703eba198c8b8d828efdb6253a8bb">USB_EP_DTOG_TX_Msk</link>   (0x1UL &lt;&lt; USB_EP_DTOG_TX_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga08898338fa030d2b0ba781ba718b9e6f">USB_EP_DTOG_TX</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga045703eba198c8b8d828efdb6253a8bb">USB_EP_DTOG_TX_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">USB_EPTX_STAT_Pos</emphasis>   (4U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaaf56f39e3b0bfc82d815f8b94b8d7df8">USB_EPTX_STAT_Msk</link>   (0x3UL &lt;&lt; USB_EPTX_STAT_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga846f5dd6f595075c0fd9189331fc090e">USB_EPTX_STAT</link>   <link linkend="_group___peripheral___registers___bits___definition_1gaaf56f39e3b0bfc82d815f8b94b8d7df8">USB_EPTX_STAT_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">USB_EPADDR_FIELD_Pos</emphasis>   (0U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga57a3209ba840408a38f4d79e4ab16b27">USB_EPADDR_FIELD_Msk</link>   (0xFUL &lt;&lt; USB_EPADDR_FIELD_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga881e0a0a9cb32eb3f9975fe0b5b577e1">USB_EPADDR_FIELD</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga57a3209ba840408a38f4d79e4ab16b27">USB_EPADDR_FIELD_Msk</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gadb58a6f5ba8710ef9f1b1970f9e81156">USB_EPREG_MASK</link>   (<link linkend="_group___peripheral___registers___bits___definition_1gaab6cc205ecfc51c2fbc530ee90fe2f0d">USB_EP_CTR_RX</link>|<link linkend="_group___peripheral___registers___bits___definition_1ga3aa529fb3ed5f1db7e47d2b38a592873">USB_EP_SETUP</link>|<link linkend="_group___peripheral___registers___bits___definition_1ga73dec65ff359fac0e385539a8d7beb66">USB_EP_T_FIELD</link>|<link linkend="_group___peripheral___registers___bits___definition_1gaf841b5618e3e5f1fd02093e58dc91a7c">USB_EP_KIND</link>|<link linkend="_group___peripheral___registers___bits___definition_1ga6975fe92ee5c652bc0665b04e2eff07e">USB_EP_CTR_TX</link>|<link linkend="_group___peripheral___registers___bits___definition_1ga881e0a0a9cb32eb3f9975fe0b5b577e1">USB_EPADDR_FIELD</link>)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">USB_EP_TYPE_MASK_Pos</emphasis>   (9U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaefc17be54496316530ab4523ebcac929">USB_EP_TYPE_MASK_Msk</link>   (0x3UL &lt;&lt; USB_EP_TYPE_MASK_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0990fd5e1046bb06f9d84bfe81ffa49f">USB_EP_TYPE_MASK</link>   <link linkend="_group___peripheral___registers___bits___definition_1gaefc17be54496316530ab4523ebcac929">USB_EP_TYPE_MASK_Msk</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4bb6534247e1a0ac44e2eeb5b3a6934f">USB_EP_BULK</link>   0x00000000U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac0c33c0c20c57a68596e55b00a6302b7">USB_EP_CONTROL</link>   0x00000200U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa2defbb9d8ba5374954dfcd55afdc45b">USB_EP_ISOCHRONOUS</link>   0x00000400U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf51a3af3807dd55e340c1ddbc3f2d352">USB_EP_INTERRUPT</link>   0x00000600U</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">USB_EP_T_MASK</emphasis>   (~<link linkend="_group___peripheral___registers___bits___definition_1ga73dec65ff359fac0e385539a8d7beb66">USB_EP_T_FIELD</link> &amp; <link linkend="_group___peripheral___registers___bits___definition_1gadb58a6f5ba8710ef9f1b1970f9e81156">USB_EPREG_MASK</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga30320016064387ec4bbfb359009d528a">USB_EPKIND_MASK</link>   (~<link linkend="_group___peripheral___registers___bits___definition_1gaf841b5618e3e5f1fd02093e58dc91a7c">USB_EP_KIND</link> &amp; <link linkend="_group___peripheral___registers___bits___definition_1gadb58a6f5ba8710ef9f1b1970f9e81156">USB_EPREG_MASK</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8d0f23898f2be6e6b63e855adbbbfcb2">USB_EP_TX_DIS</link>   0x00000000U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab289fb344cf4105d80d942e2816206bc">USB_EP_TX_STALL</link>   0x00000010U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad2329b1b850bdfb41318ddd4bebd4950">USB_EP_TX_NAK</link>   0x00000020U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga11a9ddeb7f81251b6f2d0925276c6a70">USB_EP_TX_VALID</link>   0x00000030U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad667dfa506d6f6378cbcd533ed021464">USB_EPTX_DTOG1</link>   0x00000010U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga38f1aed9f3f2828fae6ac5ce05ea4037">USB_EPTX_DTOG2</link>   0x00000020U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8bf9f25a70dca84ec8fd665fc9477d76">USB_EPTX_DTOGMASK</link>   (<link linkend="_group___peripheral___registers___bits___definition_1ga846f5dd6f595075c0fd9189331fc090e">USB_EPTX_STAT</link>|<link linkend="_group___peripheral___registers___bits___definition_1gadb58a6f5ba8710ef9f1b1970f9e81156">USB_EPREG_MASK</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafe3c8c80d9b7e43cdc4cf73a689e469c">USB_EP_RX_DIS</link>   0x00000000U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4cc6c48637bea26ef78fc17d30be5ba6">USB_EP_RX_STALL</link>   0x00001000U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab2c3fbf5e0967184721faa13308967d9">USB_EP_RX_NAK</link>   0x00002000U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaad864bbce320889427dd9d96c0efcabf">USB_EP_RX_VALID</link>   0x00003000U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2ae4d9c869227d23681be7248d6b30ce">USB_EPRX_DTOG1</link>   0x00001000U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8d21ead5b2a61b36b0346eee04c4cf86">USB_EPRX_DTOG2</link>   0x00002000U</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">USB_EPRX_DTOGMASK</emphasis>   (<link linkend="_group___peripheral___registers___bits___definition_1ga8adf3cd0b3eaca5eb9939769451707e2">USB_EPRX_STAT</link>|<link linkend="_group___peripheral___registers___bits___definition_1gadb58a6f5ba8710ef9f1b1970f9e81156">USB_EPREG_MASK</link>)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">USB_EP0R_EA_Pos</emphasis>   (0U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0ed668bd499093f90ed10b9f6a1e98b8">USB_EP0R_EA_Msk</link>   (0xFUL &lt;&lt; USB_EP0R_EA_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae3b67942accae8b35e4f00d92945b223">USB_EP0R_EA</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga0ed668bd499093f90ed10b9f6a1e98b8">USB_EP0R_EA_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">USB_EP0R_STAT_TX_Pos</emphasis>   (4U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga91f7ecf9daafeafffc1edb19abd14419">USB_EP0R_STAT_TX_Msk</link>   (0x3UL &lt;&lt; USB_EP0R_STAT_TX_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga862576f20495c01e326a65cc0c112a57">USB_EP0R_STAT_TX</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga91f7ecf9daafeafffc1edb19abd14419">USB_EP0R_STAT_TX_Msk</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga919b04e2492db0466720a7168694d3b4">USB_EP0R_STAT_TX_0</link>   (0x1UL &lt;&lt; USB_EP0R_STAT_TX_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga36a0a17f3ca6007ab54c75287c3c1d12">USB_EP0R_STAT_TX_1</link>   (0x2UL &lt;&lt; USB_EP0R_STAT_TX_Pos)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">USB_EP0R_DTOG_TX_Pos</emphasis>   (6U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gacf797451ed1f6ee2472e8a67e15bb236">USB_EP0R_DTOG_TX_Msk</link>   (0x1UL &lt;&lt; USB_EP0R_DTOG_TX_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac929aa81564d7eafc42a47a521c21092">USB_EP0R_DTOG_TX</link>   <link linkend="_group___peripheral___registers___bits___definition_1gacf797451ed1f6ee2472e8a67e15bb236">USB_EP0R_DTOG_TX_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">USB_EP0R_CTR_TX_Pos</emphasis>   (7U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac82d009445c5ebb10e5976d6a1c74ef1">USB_EP0R_CTR_TX_Msk</link>   (0x1UL &lt;&lt; USB_EP0R_CTR_TX_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4a4e367bf70fe158bc233b2360cc6460">USB_EP0R_CTR_TX</link>   <link linkend="_group___peripheral___registers___bits___definition_1gac82d009445c5ebb10e5976d6a1c74ef1">USB_EP0R_CTR_TX_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">USB_EP0R_EP_KIND_Pos</emphasis>   (8U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaed5bc0f0d08519c6ca97b958f529a7c4">USB_EP0R_EP_KIND_Msk</link>   (0x1UL &lt;&lt; USB_EP0R_EP_KIND_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf2589d948496337123baa2e93a63f440">USB_EP0R_EP_KIND</link>   <link linkend="_group___peripheral___registers___bits___definition_1gaed5bc0f0d08519c6ca97b958f529a7c4">USB_EP0R_EP_KIND_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">USB_EP0R_EP_TYPE_Pos</emphasis>   (9U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga77b6047174a34df1e0cff5986b62faad">USB_EP0R_EP_TYPE_Msk</link>   (0x3UL &lt;&lt; USB_EP0R_EP_TYPE_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga25d066c87ce1f2dbf47eb69a858a1ca6">USB_EP0R_EP_TYPE</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga77b6047174a34df1e0cff5986b62faad">USB_EP0R_EP_TYPE_Msk</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga186c25e6f0ae006d8de549a8b1b064b4">USB_EP0R_EP_TYPE_0</link>   (0x1UL &lt;&lt; USB_EP0R_EP_TYPE_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaba9cc9e33a37333cc8e66fe898c891a5">USB_EP0R_EP_TYPE_1</link>   (0x2UL &lt;&lt; USB_EP0R_EP_TYPE_Pos)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">USB_EP0R_SETUP_Pos</emphasis>   (11U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad87384d55c29dd3e408a4520c072570c">USB_EP0R_SETUP_Msk</link>   (0x1UL &lt;&lt; USB_EP0R_SETUP_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac48254a5caf1609d76013d3b1936293e">USB_EP0R_SETUP</link>   <link linkend="_group___peripheral___registers___bits___definition_1gad87384d55c29dd3e408a4520c072570c">USB_EP0R_SETUP_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">USB_EP0R_STAT_RX_Pos</emphasis>   (12U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6555f6ab6cdfd095add78a042c88f6a8">USB_EP0R_STAT_RX_Msk</link>   (0x3UL &lt;&lt; USB_EP0R_STAT_RX_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac6734066538fd757f47f0efb9ad7ca14">USB_EP0R_STAT_RX</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga6555f6ab6cdfd095add78a042c88f6a8">USB_EP0R_STAT_RX_Msk</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf02d4ffe4917e7e0d2700799427c4f08">USB_EP0R_STAT_RX_0</link>   (0x1UL &lt;&lt; USB_EP0R_STAT_RX_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3639d1306965e7bae933109d0b2a2690">USB_EP0R_STAT_RX_1</link>   (0x2UL &lt;&lt; USB_EP0R_STAT_RX_Pos)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">USB_EP0R_DTOG_RX_Pos</emphasis>   (14U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga194581f2b020adf86d48de4e5d242db1">USB_EP0R_DTOG_RX_Msk</link>   (0x1UL &lt;&lt; USB_EP0R_DTOG_RX_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6435c568d9d0360237121ac23815be7c">USB_EP0R_DTOG_RX</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga194581f2b020adf86d48de4e5d242db1">USB_EP0R_DTOG_RX_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">USB_EP0R_CTR_RX_Pos</emphasis>   (15U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae5e2ed52e2d3920f99a86c8a31a61586">USB_EP0R_CTR_RX_Msk</link>   (0x1UL &lt;&lt; USB_EP0R_CTR_RX_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaae90a903ea5f0b585499692fddd0696f">USB_EP0R_CTR_RX</link>   <link linkend="_group___peripheral___registers___bits___definition_1gae5e2ed52e2d3920f99a86c8a31a61586">USB_EP0R_CTR_RX_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">USB_EP1R_EA_Pos</emphasis>   (0U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae4637409fe319cc8c0807eda0cdd102d">USB_EP1R_EA_Msk</link>   (0xFUL &lt;&lt; USB_EP1R_EA_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga61bfd17ec724c408a2fb89499949892b">USB_EP1R_EA</link>   <link linkend="_group___peripheral___registers___bits___definition_1gae4637409fe319cc8c0807eda0cdd102d">USB_EP1R_EA_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">USB_EP1R_STAT_TX_Pos</emphasis>   (4U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga14ace5779f8fd92f95c447f9b8e25d7f">USB_EP1R_STAT_TX_Msk</link>   (0x3UL &lt;&lt; USB_EP1R_STAT_TX_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4365d763bcc7ec722cea3daad40c5e72">USB_EP1R_STAT_TX</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga14ace5779f8fd92f95c447f9b8e25d7f">USB_EP1R_STAT_TX_Msk</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga07ebc48561a0c72e0912aead4bfbb524">USB_EP1R_STAT_TX_0</link>   (0x1UL &lt;&lt; USB_EP1R_STAT_TX_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7b8c1dc47238a31ff9141be84af85b3c">USB_EP1R_STAT_TX_1</link>   (0x2UL &lt;&lt; USB_EP1R_STAT_TX_Pos)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">USB_EP1R_DTOG_TX_Pos</emphasis>   (6U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga840c4e4908c198718be7826ff34c4a9a">USB_EP1R_DTOG_TX_Msk</link>   (0x1UL &lt;&lt; USB_EP1R_DTOG_TX_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaef4e3d8503c38d4b4b13a4505dd19977">USB_EP1R_DTOG_TX</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga840c4e4908c198718be7826ff34c4a9a">USB_EP1R_DTOG_TX_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">USB_EP1R_CTR_TX_Pos</emphasis>   (7U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4742ba8ae66e75f36cdbb59a1529789c">USB_EP1R_CTR_TX_Msk</link>   (0x1UL &lt;&lt; USB_EP1R_CTR_TX_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaaf2ede79abfcf2fb75f22124fbab4f6c">USB_EP1R_CTR_TX</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga4742ba8ae66e75f36cdbb59a1529789c">USB_EP1R_CTR_TX_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">USB_EP1R_EP_KIND_Pos</emphasis>   (8U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafcd0ae5ab72937b0d1a1682d1931f73d">USB_EP1R_EP_KIND_Msk</link>   (0x1UL &lt;&lt; USB_EP1R_EP_KIND_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga936b9ec917ee6fb7bd187e319d2abdd3">USB_EP1R_EP_KIND</link>   <link linkend="_group___peripheral___registers___bits___definition_1gafcd0ae5ab72937b0d1a1682d1931f73d">USB_EP1R_EP_KIND_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">USB_EP1R_EP_TYPE_Pos</emphasis>   (9U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf28380738a3e37031f07950cf8d5d7ba">USB_EP1R_EP_TYPE_Msk</link>   (0x3UL &lt;&lt; USB_EP1R_EP_TYPE_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2a77c1bb653218eb77c8bc7b730a559b">USB_EP1R_EP_TYPE</link>   <link linkend="_group___peripheral___registers___bits___definition_1gaf28380738a3e37031f07950cf8d5d7ba">USB_EP1R_EP_TYPE_Msk</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga17f830c11fd819376d53c3d566809816">USB_EP1R_EP_TYPE_0</link>   (0x1UL &lt;&lt; USB_EP1R_EP_TYPE_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac907cd092feda721460e04fbeb04a234">USB_EP1R_EP_TYPE_1</link>   (0x2UL &lt;&lt; USB_EP1R_EP_TYPE_Pos)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">USB_EP1R_SETUP_Pos</emphasis>   (11U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga042a98c109283e701dafc46268fc4d6c">USB_EP1R_SETUP_Msk</link>   (0x1UL &lt;&lt; USB_EP1R_SETUP_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga53eff2fff5357ba65cb4b0d412ee8716">USB_EP1R_SETUP</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga042a98c109283e701dafc46268fc4d6c">USB_EP1R_SETUP_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">USB_EP1R_STAT_RX_Pos</emphasis>   (12U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6b8f18871efe527c503504398dedf5b5">USB_EP1R_STAT_RX_Msk</link>   (0x3UL &lt;&lt; USB_EP1R_STAT_RX_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0cef1455ce114d301ac3abe67e286cc8">USB_EP1R_STAT_RX</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga6b8f18871efe527c503504398dedf5b5">USB_EP1R_STAT_RX_Msk</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga79e7aa9bc85d3bc00776a607ddae3b4b">USB_EP1R_STAT_RX_0</link>   (0x1UL &lt;&lt; USB_EP1R_STAT_RX_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4e2b70ba0e02883b5625d716551707e2">USB_EP1R_STAT_RX_1</link>   (0x2UL &lt;&lt; USB_EP1R_STAT_RX_Pos)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">USB_EP1R_DTOG_RX_Pos</emphasis>   (14U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3f512a13e194c85e66a86763918103e2">USB_EP1R_DTOG_RX_Msk</link>   (0x1UL &lt;&lt; USB_EP1R_DTOG_RX_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4afe4e239397c4d8b8907684918bdddf">USB_EP1R_DTOG_RX</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga3f512a13e194c85e66a86763918103e2">USB_EP1R_DTOG_RX_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">USB_EP1R_CTR_RX_Pos</emphasis>   (15U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7d3a4fb07536f670aabaceecc9972872">USB_EP1R_CTR_RX_Msk</link>   (0x1UL &lt;&lt; USB_EP1R_CTR_RX_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac95bae64df91e841f74220a851bfb30f">USB_EP1R_CTR_RX</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga7d3a4fb07536f670aabaceecc9972872">USB_EP1R_CTR_RX_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">USB_EP2R_EA_Pos</emphasis>   (0U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga323f59f0b555173f15586f12fcd06e1e">USB_EP2R_EA_Msk</link>   (0xFUL &lt;&lt; USB_EP2R_EA_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaffc4382ff093763783047c432fe09a12">USB_EP2R_EA</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga323f59f0b555173f15586f12fcd06e1e">USB_EP2R_EA_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">USB_EP2R_STAT_TX_Pos</emphasis>   (4U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gade376d7c77c0337fe8ac8f221df9532e">USB_EP2R_STAT_TX_Msk</link>   (0x3UL &lt;&lt; USB_EP2R_STAT_TX_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga72f1f93adc3349b90a2945a01cad0919">USB_EP2R_STAT_TX</link>   <link linkend="_group___peripheral___registers___bits___definition_1gade376d7c77c0337fe8ac8f221df9532e">USB_EP2R_STAT_TX_Msk</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabadb70a506a9cf0b55eb068b3ac0b00f">USB_EP2R_STAT_TX_0</link>   (0x1UL &lt;&lt; USB_EP2R_STAT_TX_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae90b53c11f221d755ea4580d5f1c1272">USB_EP2R_STAT_TX_1</link>   (0x2UL &lt;&lt; USB_EP2R_STAT_TX_Pos)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">USB_EP2R_DTOG_TX_Pos</emphasis>   (6U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab93a8ce69df0ae59ab411310e88c5776">USB_EP2R_DTOG_TX_Msk</link>   (0x1UL &lt;&lt; USB_EP2R_DTOG_TX_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa05c1c21c954c62f693262b673150938">USB_EP2R_DTOG_TX</link>   <link linkend="_group___peripheral___registers___bits___definition_1gab93a8ce69df0ae59ab411310e88c5776">USB_EP2R_DTOG_TX_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">USB_EP2R_CTR_TX_Pos</emphasis>   (7U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9ea423647b74dfe915961f85ecc09b41">USB_EP2R_CTR_TX_Msk</link>   (0x1UL &lt;&lt; USB_EP2R_CTR_TX_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7edfd23fc4691ebdb71644f473d6d135">USB_EP2R_CTR_TX</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga9ea423647b74dfe915961f85ecc09b41">USB_EP2R_CTR_TX_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">USB_EP2R_EP_KIND_Pos</emphasis>   (8U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9d488e9e2828d82a0664b27bd99dc4d8">USB_EP2R_EP_KIND_Msk</link>   (0x1UL &lt;&lt; USB_EP2R_EP_KIND_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac7584ca4756416b5bc6d033f4c1696ec">USB_EP2R_EP_KIND</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga9d488e9e2828d82a0664b27bd99dc4d8">USB_EP2R_EP_KIND_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">USB_EP2R_EP_TYPE_Pos</emphasis>   (9U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0952f2849b9db07907c6f4d12ab8848b">USB_EP2R_EP_TYPE_Msk</link>   (0x3UL &lt;&lt; USB_EP2R_EP_TYPE_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0e42c6e450ff133d48721cfd674e2f6b">USB_EP2R_EP_TYPE</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga0952f2849b9db07907c6f4d12ab8848b">USB_EP2R_EP_TYPE_Msk</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga543a5d09d3c3b2abcc16d793a0c71367">USB_EP2R_EP_TYPE_0</link>   (0x1UL &lt;&lt; USB_EP2R_EP_TYPE_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gacd2fd604944ab1664f86e65652af1164">USB_EP2R_EP_TYPE_1</link>   (0x2UL &lt;&lt; USB_EP2R_EP_TYPE_Pos)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">USB_EP2R_SETUP_Pos</emphasis>   (11U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac0f82b4692937d0e1a0693b0abb5d951">USB_EP2R_SETUP_Msk</link>   (0x1UL &lt;&lt; USB_EP2R_SETUP_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga437b0f44882cc16d5828198bd488056f">USB_EP2R_SETUP</link>   <link linkend="_group___peripheral___registers___bits___definition_1gac0f82b4692937d0e1a0693b0abb5d951">USB_EP2R_SETUP_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">USB_EP2R_STAT_RX_Pos</emphasis>   (12U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1b59059dc6f5e8f3db887d13a079951d">USB_EP2R_STAT_RX_Msk</link>   (0x3UL &lt;&lt; USB_EP2R_STAT_RX_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga497ea16b0ed9e0992e4c896032304df8">USB_EP2R_STAT_RX</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga1b59059dc6f5e8f3db887d13a079951d">USB_EP2R_STAT_RX_Msk</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7a3f003cf99146d6e081937528b55414">USB_EP2R_STAT_RX_0</link>   (0x1UL &lt;&lt; USB_EP2R_STAT_RX_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga79fbc5adeb91de8cebc00420a8dbf973">USB_EP2R_STAT_RX_1</link>   (0x2UL &lt;&lt; USB_EP2R_STAT_RX_Pos)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">USB_EP2R_DTOG_RX_Pos</emphasis>   (14U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga60c17006b25e83236b9a8974fe777da1">USB_EP2R_DTOG_RX_Msk</link>   (0x1UL &lt;&lt; USB_EP2R_DTOG_RX_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga326b63c254cb1c8ebc398344cb02d1d8">USB_EP2R_DTOG_RX</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga60c17006b25e83236b9a8974fe777da1">USB_EP2R_DTOG_RX_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">USB_EP2R_CTR_RX_Pos</emphasis>   (15U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2a4e3d4f4775554d178a919deb19a234">USB_EP2R_CTR_RX_Msk</link>   (0x1UL &lt;&lt; USB_EP2R_CTR_RX_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa01818d183df56ba169b41f9cb92693e">USB_EP2R_CTR_RX</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga2a4e3d4f4775554d178a919deb19a234">USB_EP2R_CTR_RX_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">USB_EP3R_EA_Pos</emphasis>   (0U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa7a11afc490c0c999563ee6069a44001">USB_EP3R_EA_Msk</link>   (0xFUL &lt;&lt; USB_EP3R_EA_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8103ec24894479d4215ea1f73a1def2d">USB_EP3R_EA</link>   <link linkend="_group___peripheral___registers___bits___definition_1gaa7a11afc490c0c999563ee6069a44001">USB_EP3R_EA_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">USB_EP3R_STAT_TX_Pos</emphasis>   (4U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaefd5cba08c6774cdb2b0369e367b9505">USB_EP3R_STAT_TX_Msk</link>   (0x3UL &lt;&lt; USB_EP3R_STAT_TX_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga43442a705ddb3716213aeed77cb2c202">USB_EP3R_STAT_TX</link>   <link linkend="_group___peripheral___registers___bits___definition_1gaefd5cba08c6774cdb2b0369e367b9505">USB_EP3R_STAT_TX_Msk</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7c150a6637cf9cf296644d0444295902">USB_EP3R_STAT_TX_0</link>   (0x1UL &lt;&lt; USB_EP3R_STAT_TX_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa3c0a133713e0f757e8747b2991351c9">USB_EP3R_STAT_TX_1</link>   (0x2UL &lt;&lt; USB_EP3R_STAT_TX_Pos)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">USB_EP3R_DTOG_TX_Pos</emphasis>   (6U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0ed3416e0c0f00b2f9425961b67817f0">USB_EP3R_DTOG_TX_Msk</link>   (0x1UL &lt;&lt; USB_EP3R_DTOG_TX_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga83a06d117379ef703154fa597a16a153">USB_EP3R_DTOG_TX</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga0ed3416e0c0f00b2f9425961b67817f0">USB_EP3R_DTOG_TX_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">USB_EP3R_CTR_TX_Pos</emphasis>   (7U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaeee2e4e2404d3a8a0edfd2cae4b94cf9">USB_EP3R_CTR_TX_Msk</link>   (0x1UL &lt;&lt; USB_EP3R_CTR_TX_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga72e92978d1718ed42354990dda6aade6">USB_EP3R_CTR_TX</link>   <link linkend="_group___peripheral___registers___bits___definition_1gaeee2e4e2404d3a8a0edfd2cae4b94cf9">USB_EP3R_CTR_TX_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">USB_EP3R_EP_KIND_Pos</emphasis>   (8U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2f0127acc03d05db5038360342cc2088">USB_EP3R_EP_KIND_Msk</link>   (0x1UL &lt;&lt; USB_EP3R_EP_KIND_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga77d4af5f3ff4983a17615aa6ba5d28a2">USB_EP3R_EP_KIND</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga2f0127acc03d05db5038360342cc2088">USB_EP3R_EP_KIND_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">USB_EP3R_EP_TYPE_Pos</emphasis>   (9U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabfd3a8ac9b5d89a5bdae3ad41e123af9">USB_EP3R_EP_TYPE_Msk</link>   (0x3UL &lt;&lt; USB_EP3R_EP_TYPE_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac551f5a107469c923c8e8e89c707d280">USB_EP3R_EP_TYPE</link>   <link linkend="_group___peripheral___registers___bits___definition_1gabfd3a8ac9b5d89a5bdae3ad41e123af9">USB_EP3R_EP_TYPE_Msk</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gadfd48b4b976c45806d032ce78a5f76d3">USB_EP3R_EP_TYPE_0</link>   (0x1UL &lt;&lt; USB_EP3R_EP_TYPE_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaaa2bc881917c5d7809842c32f49d8a0f">USB_EP3R_EP_TYPE_1</link>   (0x2UL &lt;&lt; USB_EP3R_EP_TYPE_Pos)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">USB_EP3R_SETUP_Pos</emphasis>   (11U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab8e7316db268c955d5cb125a7494afdd">USB_EP3R_SETUP_Msk</link>   (0x1UL &lt;&lt; USB_EP3R_SETUP_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabcc3dd0a7eb110e4bfaf6120a1ce4d68">USB_EP3R_SETUP</link>   <link linkend="_group___peripheral___registers___bits___definition_1gab8e7316db268c955d5cb125a7494afdd">USB_EP3R_SETUP_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">USB_EP3R_STAT_RX_Pos</emphasis>   (12U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac02c8419302a143037452375fbf243a7">USB_EP3R_STAT_RX_Msk</link>   (0x3UL &lt;&lt; USB_EP3R_STAT_RX_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gacea3f225ef6c9d9a4689f93a8de2cf19">USB_EP3R_STAT_RX</link>   <link linkend="_group___peripheral___registers___bits___definition_1gac02c8419302a143037452375fbf243a7">USB_EP3R_STAT_RX_Msk</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga910b585e43e597a50f2e526faa648ee2">USB_EP3R_STAT_RX_0</link>   (0x1UL &lt;&lt; USB_EP3R_STAT_RX_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9766d9c6cfb0bdd7e408d06d26d6b801">USB_EP3R_STAT_RX_1</link>   (0x2UL &lt;&lt; USB_EP3R_STAT_RX_Pos)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">USB_EP3R_DTOG_RX_Pos</emphasis>   (14U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gadb79e98ab0ec5800acfbfaaf9dedaf5d">USB_EP3R_DTOG_RX_Msk</link>   (0x1UL &lt;&lt; USB_EP3R_DTOG_RX_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad3c2a17608b681cb8e787e18ce2dc1ac">USB_EP3R_DTOG_RX</link>   <link linkend="_group___peripheral___registers___bits___definition_1gadb79e98ab0ec5800acfbfaaf9dedaf5d">USB_EP3R_DTOG_RX_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">USB_EP3R_CTR_RX_Pos</emphasis>   (15U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3f161fa1f27ce8250fd3d6c772d752e7">USB_EP3R_CTR_RX_Msk</link>   (0x1UL &lt;&lt; USB_EP3R_CTR_RX_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga21d65ea974a9dd9cc481de80c11d3675">USB_EP3R_CTR_RX</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga3f161fa1f27ce8250fd3d6c772d752e7">USB_EP3R_CTR_RX_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">USB_EP4R_EA_Pos</emphasis>   (0U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa8dbe17550fef431b1e4983de52ba237">USB_EP4R_EA_Msk</link>   (0xFUL &lt;&lt; USB_EP4R_EA_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab8d0f2c5284ca348cc99e3e5c4294668">USB_EP4R_EA</link>   <link linkend="_group___peripheral___registers___bits___definition_1gaa8dbe17550fef431b1e4983de52ba237">USB_EP4R_EA_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">USB_EP4R_STAT_TX_Pos</emphasis>   (4U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1ff67556b18db6a9e172295fffb3c786">USB_EP4R_STAT_TX_Msk</link>   (0x3UL &lt;&lt; USB_EP4R_STAT_TX_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaacf811e41751fefda5d9077cad2ba60b">USB_EP4R_STAT_TX</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga1ff67556b18db6a9e172295fffb3c786">USB_EP4R_STAT_TX_Msk</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5e6b3c1e98e1413500545da080595e46">USB_EP4R_STAT_TX_0</link>   (0x1UL &lt;&lt; USB_EP4R_STAT_TX_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga67bbda2420d5fdb9f8892ed5c9e68549">USB_EP4R_STAT_TX_1</link>   (0x2UL &lt;&lt; USB_EP4R_STAT_TX_Pos)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">USB_EP4R_DTOG_TX_Pos</emphasis>   (6U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga67ea622ab9e2741dea91acc640c747b7">USB_EP4R_DTOG_TX_Msk</link>   (0x1UL &lt;&lt; USB_EP4R_DTOG_TX_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga29acf144e69977a5cf0ca9374f79cb27">USB_EP4R_DTOG_TX</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga67ea622ab9e2741dea91acc640c747b7">USB_EP4R_DTOG_TX_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">USB_EP4R_CTR_TX_Pos</emphasis>   (7U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga901797d5e8ab2e6ec1116b6d726adaf3">USB_EP4R_CTR_TX_Msk</link>   (0x1UL &lt;&lt; USB_EP4R_CTR_TX_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad9454e43b3d9813ddc09475ab09855ca">USB_EP4R_CTR_TX</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga901797d5e8ab2e6ec1116b6d726adaf3">USB_EP4R_CTR_TX_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">USB_EP4R_EP_KIND_Pos</emphasis>   (8U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6bc15b2f072ef0edf95138d236c4be3a">USB_EP4R_EP_KIND_Msk</link>   (0x1UL &lt;&lt; USB_EP4R_EP_KIND_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab2a9a454cb564b08e3bb62359d4092f9">USB_EP4R_EP_KIND</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga6bc15b2f072ef0edf95138d236c4be3a">USB_EP4R_EP_KIND_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">USB_EP4R_EP_TYPE_Pos</emphasis>   (9U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac226300b1f95f83e18c40e347a1f0f8d">USB_EP4R_EP_TYPE_Msk</link>   (0x3UL &lt;&lt; USB_EP4R_EP_TYPE_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad1044c4ac3997a06e29a1681b922d702">USB_EP4R_EP_TYPE</link>   <link linkend="_group___peripheral___registers___bits___definition_1gac226300b1f95f83e18c40e347a1f0f8d">USB_EP4R_EP_TYPE_Msk</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gacafaf594d7356d1a4d971d32a41722d2">USB_EP4R_EP_TYPE_0</link>   (0x1UL &lt;&lt; USB_EP4R_EP_TYPE_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaff26b871511d2ab485af97d52f1f0623">USB_EP4R_EP_TYPE_1</link>   (0x2UL &lt;&lt; USB_EP4R_EP_TYPE_Pos)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">USB_EP4R_SETUP_Pos</emphasis>   (11U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa45107377224d580cedbce97531fc61b">USB_EP4R_SETUP_Msk</link>   (0x1UL &lt;&lt; USB_EP4R_SETUP_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad7087793d622a63056920f112fca7615">USB_EP4R_SETUP</link>   <link linkend="_group___peripheral___registers___bits___definition_1gaa45107377224d580cedbce97531fc61b">USB_EP4R_SETUP_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">USB_EP4R_STAT_RX_Pos</emphasis>   (12U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga49c9df33c04562b4a591c3e6b986497c">USB_EP4R_STAT_RX_Msk</link>   (0x3UL &lt;&lt; USB_EP4R_STAT_RX_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab0512a877b5b5705f0fcf9b9a30bc597">USB_EP4R_STAT_RX</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga49c9df33c04562b4a591c3e6b986497c">USB_EP4R_STAT_RX_Msk</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga36a7fcb65f04cb50ad4c6a02de4d0731">USB_EP4R_STAT_RX_0</link>   (0x1UL &lt;&lt; USB_EP4R_STAT_RX_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga52086da3ad4981cef263854bdde59846">USB_EP4R_STAT_RX_1</link>   (0x2UL &lt;&lt; USB_EP4R_STAT_RX_Pos)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">USB_EP4R_DTOG_RX_Pos</emphasis>   (14U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf0833a415c85a7a6d93e9a777fc15e28">USB_EP4R_DTOG_RX_Msk</link>   (0x1UL &lt;&lt; USB_EP4R_DTOG_RX_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac166ef194c7f31377a4f17958f7639cf">USB_EP4R_DTOG_RX</link>   <link linkend="_group___peripheral___registers___bits___definition_1gaf0833a415c85a7a6d93e9a777fc15e28">USB_EP4R_DTOG_RX_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">USB_EP4R_CTR_RX_Pos</emphasis>   (15U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga458144dca9fd5f6a70bbc2c55e582786">USB_EP4R_CTR_RX_Msk</link>   (0x1UL &lt;&lt; USB_EP4R_CTR_RX_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga14f2784a645fc6e657035150b6a3d9d7">USB_EP4R_CTR_RX</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga458144dca9fd5f6a70bbc2c55e582786">USB_EP4R_CTR_RX_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">USB_EP5R_EA_Pos</emphasis>   (0U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac24b5d84bb837bd1b3c4a1c6a0d5b9c9">USB_EP5R_EA_Msk</link>   (0xFUL &lt;&lt; USB_EP5R_EA_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad14f464f2f9fb4191c28cf62c1562b40">USB_EP5R_EA</link>   <link linkend="_group___peripheral___registers___bits___definition_1gac24b5d84bb837bd1b3c4a1c6a0d5b9c9">USB_EP5R_EA_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">USB_EP5R_STAT_TX_Pos</emphasis>   (4U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3f099daea63dd541c59a4df2860805a5">USB_EP5R_STAT_TX_Msk</link>   (0x3UL &lt;&lt; USB_EP5R_STAT_TX_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1a66a56092148b1468f7739d966a88e6">USB_EP5R_STAT_TX</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga3f099daea63dd541c59a4df2860805a5">USB_EP5R_STAT_TX_Msk</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga40a56951790502a094b0ca005f059d04">USB_EP5R_STAT_TX_0</link>   (0x1UL &lt;&lt; USB_EP5R_STAT_TX_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga562ee96f7835677e479a8b0e3e4fff3a">USB_EP5R_STAT_TX_1</link>   (0x2UL &lt;&lt; USB_EP5R_STAT_TX_Pos)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">USB_EP5R_DTOG_TX_Pos</emphasis>   (6U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0db6e0e7bd178af76ebd49e2dd60d395">USB_EP5R_DTOG_TX_Msk</link>   (0x1UL &lt;&lt; USB_EP5R_DTOG_TX_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga55a4774972a2264a41dc414fcc63fa49">USB_EP5R_DTOG_TX</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga0db6e0e7bd178af76ebd49e2dd60d395">USB_EP5R_DTOG_TX_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">USB_EP5R_CTR_TX_Pos</emphasis>   (7U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6eab2656784b974b35876554a21795f2">USB_EP5R_CTR_TX_Msk</link>   (0x1UL &lt;&lt; USB_EP5R_CTR_TX_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3458aa82347b2509fe87e1b372c79d24">USB_EP5R_CTR_TX</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga6eab2656784b974b35876554a21795f2">USB_EP5R_CTR_TX_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">USB_EP5R_EP_KIND_Pos</emphasis>   (8U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1753146edf6a3bf4fea833a3475b6ff4">USB_EP5R_EP_KIND_Msk</link>   (0x1UL &lt;&lt; USB_EP5R_EP_KIND_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga41083108d46af2976d56c78bb3d2ac2d">USB_EP5R_EP_KIND</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga1753146edf6a3bf4fea833a3475b6ff4">USB_EP5R_EP_KIND_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">USB_EP5R_EP_TYPE_Pos</emphasis>   (9U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gacc67dcdc6df32e105f2bf439769f0211">USB_EP5R_EP_TYPE_Msk</link>   (0x3UL &lt;&lt; USB_EP5R_EP_TYPE_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga53060d1aa68286e5cd9896d54a47b297">USB_EP5R_EP_TYPE</link>   <link linkend="_group___peripheral___registers___bits___definition_1gacc67dcdc6df32e105f2bf439769f0211">USB_EP5R_EP_TYPE_Msk</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga08ae60a01bef3a95d1ba57dbbc6ec2b6">USB_EP5R_EP_TYPE_0</link>   (0x1UL &lt;&lt; USB_EP5R_EP_TYPE_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga42091c492178dd4d3855df3d94c78ff9">USB_EP5R_EP_TYPE_1</link>   (0x2UL &lt;&lt; USB_EP5R_EP_TYPE_Pos)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">USB_EP5R_SETUP_Pos</emphasis>   (11U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga67687c66f2d88509fee752834b282182">USB_EP5R_SETUP_Msk</link>   (0x1UL &lt;&lt; USB_EP5R_SETUP_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf3f5e59be6b6ec7e7b4350df7bde1c3e">USB_EP5R_SETUP</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga67687c66f2d88509fee752834b282182">USB_EP5R_SETUP_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">USB_EP5R_STAT_RX_Pos</emphasis>   (12U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga00efd271f1225bb22b9ac658e8a6f88e">USB_EP5R_STAT_RX_Msk</link>   (0x3UL &lt;&lt; USB_EP5R_STAT_RX_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaae708de938ec30cdb7d69dcb67d7b88d">USB_EP5R_STAT_RX</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga00efd271f1225bb22b9ac658e8a6f88e">USB_EP5R_STAT_RX_Msk</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3b412c07cfdd1de667d8d5a87b75edf0">USB_EP5R_STAT_RX_0</link>   (0x1UL &lt;&lt; USB_EP5R_STAT_RX_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1bc6885776f3f10c9b60b425a7160e02">USB_EP5R_STAT_RX_1</link>   (0x2UL &lt;&lt; USB_EP5R_STAT_RX_Pos)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">USB_EP5R_DTOG_RX_Pos</emphasis>   (14U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga276a7bd5efe9747fbf65f14f446a5219">USB_EP5R_DTOG_RX_Msk</link>   (0x1UL &lt;&lt; USB_EP5R_DTOG_RX_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7ef8b07bce336d51ce1e38c9eba6a4d4">USB_EP5R_DTOG_RX</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga276a7bd5efe9747fbf65f14f446a5219">USB_EP5R_DTOG_RX_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">USB_EP5R_CTR_RX_Pos</emphasis>   (15U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa2cce2dc4ff7825124beae3c9c4ce27a">USB_EP5R_CTR_RX_Msk</link>   (0x1UL &lt;&lt; USB_EP5R_CTR_RX_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga69b154f94e7c1c8f90a654181439fc25">USB_EP5R_CTR_RX</link>   <link linkend="_group___peripheral___registers___bits___definition_1gaa2cce2dc4ff7825124beae3c9c4ce27a">USB_EP5R_CTR_RX_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">USB_EP6R_EA_Pos</emphasis>   (0U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0eca0d1af255e8b8f0c142e5e2f96a10">USB_EP6R_EA_Msk</link>   (0xFUL &lt;&lt; USB_EP6R_EA_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab580a153e80a29d9a9e3bf092e3f9b18">USB_EP6R_EA</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga0eca0d1af255e8b8f0c142e5e2f96a10">USB_EP6R_EA_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">USB_EP6R_STAT_TX_Pos</emphasis>   (4U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga304e9ddb71f434affbc9db2591c4499d">USB_EP6R_STAT_TX_Msk</link>   (0x3UL &lt;&lt; USB_EP6R_STAT_TX_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga28dfec5b19802ed681ff9b61f31a3b6f">USB_EP6R_STAT_TX</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga304e9ddb71f434affbc9db2591c4499d">USB_EP6R_STAT_TX_Msk</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1e4603d6adc29d8c5f424dae1624752e">USB_EP6R_STAT_TX_0</link>   (0x1UL &lt;&lt; USB_EP6R_STAT_TX_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac6cc32a6857d84de8c378718adbf01d2">USB_EP6R_STAT_TX_1</link>   (0x2UL &lt;&lt; USB_EP6R_STAT_TX_Pos)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">USB_EP6R_DTOG_TX_Pos</emphasis>   (6U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa46adfca0b9c87518c9f3eebc1185de8">USB_EP6R_DTOG_TX_Msk</link>   (0x1UL &lt;&lt; USB_EP6R_DTOG_TX_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga856ec5e4b02785b27b947bfd3ea2347c">USB_EP6R_DTOG_TX</link>   <link linkend="_group___peripheral___registers___bits___definition_1gaa46adfca0b9c87518c9f3eebc1185de8">USB_EP6R_DTOG_TX_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">USB_EP6R_CTR_TX_Pos</emphasis>   (7U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gacff6bdc71b81437584352d9405fa6cbd">USB_EP6R_CTR_TX_Msk</link>   (0x1UL &lt;&lt; USB_EP6R_CTR_TX_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1b40906a07a144c1e85befee6a52f8ae">USB_EP6R_CTR_TX</link>   <link linkend="_group___peripheral___registers___bits___definition_1gacff6bdc71b81437584352d9405fa6cbd">USB_EP6R_CTR_TX_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">USB_EP6R_EP_KIND_Pos</emphasis>   (8U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaca8720482a0f5153079130fad4b5994e">USB_EP6R_EP_KIND_Msk</link>   (0x1UL &lt;&lt; USB_EP6R_EP_KIND_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga38ccd0cc4d5fbfa074145bdc8b5f4364">USB_EP6R_EP_KIND</link>   <link linkend="_group___peripheral___registers___bits___definition_1gaca8720482a0f5153079130fad4b5994e">USB_EP6R_EP_KIND_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">USB_EP6R_EP_TYPE_Pos</emphasis>   (9U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3ee882ea9c9c14bbc66549fddcb9d023">USB_EP6R_EP_TYPE_Msk</link>   (0x3UL &lt;&lt; USB_EP6R_EP_TYPE_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa2f3826ba70579298c3c65e04d906034">USB_EP6R_EP_TYPE</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga3ee882ea9c9c14bbc66549fddcb9d023">USB_EP6R_EP_TYPE_Msk</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf594c2e471ad52d40258609f41391744">USB_EP6R_EP_TYPE_0</link>   (0x1UL &lt;&lt; USB_EP6R_EP_TYPE_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga44020d31623bb3926810aa2ac37d6b1f">USB_EP6R_EP_TYPE_1</link>   (0x2UL &lt;&lt; USB_EP6R_EP_TYPE_Pos)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">USB_EP6R_SETUP_Pos</emphasis>   (11U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga50f87975b927ef8b361a8a17e3141146">USB_EP6R_SETUP_Msk</link>   (0x1UL &lt;&lt; USB_EP6R_SETUP_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa457c6b4828efcdd0776701d5674b18a">USB_EP6R_SETUP</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga50f87975b927ef8b361a8a17e3141146">USB_EP6R_SETUP_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">USB_EP6R_STAT_RX_Pos</emphasis>   (12U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa5b10885ba8e62364e79c334f0c518be">USB_EP6R_STAT_RX_Msk</link>   (0x3UL &lt;&lt; USB_EP6R_STAT_RX_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga716323a13ae3dcf191477adaf541c543">USB_EP6R_STAT_RX</link>   <link linkend="_group___peripheral___registers___bits___definition_1gaa5b10885ba8e62364e79c334f0c518be">USB_EP6R_STAT_RX_Msk</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga892f49ced775693aaef2a4a1dc587356">USB_EP6R_STAT_RX_0</link>   (0x1UL &lt;&lt; USB_EP6R_STAT_RX_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8c92886f22d28a575c5af29c8cfd0333">USB_EP6R_STAT_RX_1</link>   (0x2UL &lt;&lt; USB_EP6R_STAT_RX_Pos)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">USB_EP6R_DTOG_RX_Pos</emphasis>   (14U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7f57a3aa7d8d4c6e3379cf2c3c884afa">USB_EP6R_DTOG_RX_Msk</link>   (0x1UL &lt;&lt; USB_EP6R_DTOG_RX_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4f5529ee2b7f146c5fe8f1211c6d654a">USB_EP6R_DTOG_RX</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga7f57a3aa7d8d4c6e3379cf2c3c884afa">USB_EP6R_DTOG_RX_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">USB_EP6R_CTR_RX_Pos</emphasis>   (15U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad70022817074d7c94e6857913dbd22da">USB_EP6R_CTR_RX_Msk</link>   (0x1UL &lt;&lt; USB_EP6R_CTR_RX_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac33fef6492f76bfd9226e50690c2aeb9">USB_EP6R_CTR_RX</link>   <link linkend="_group___peripheral___registers___bits___definition_1gad70022817074d7c94e6857913dbd22da">USB_EP6R_CTR_RX_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">USB_EP7R_EA_Pos</emphasis>   (0U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa820915a069ec788b906acb05a9aec09">USB_EP7R_EA_Msk</link>   (0xFUL &lt;&lt; USB_EP7R_EA_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7d3552066cff58ccb5d14e6544376bf2">USB_EP7R_EA</link>   <link linkend="_group___peripheral___registers___bits___definition_1gaa820915a069ec788b906acb05a9aec09">USB_EP7R_EA_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">USB_EP7R_STAT_TX_Pos</emphasis>   (4U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5294f5dabc3d76c76332dc80b8ba9f40">USB_EP7R_STAT_TX_Msk</link>   (0x3UL &lt;&lt; USB_EP7R_STAT_TX_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa54931d69b103edd1645da14aa95cd2f">USB_EP7R_STAT_TX</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga5294f5dabc3d76c76332dc80b8ba9f40">USB_EP7R_STAT_TX_Msk</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga82501bdb4d24970c55d1665419f0fd08">USB_EP7R_STAT_TX_0</link>   (0x1UL &lt;&lt; USB_EP7R_STAT_TX_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga52da5e2f3fe1ef908d1cab542453e439">USB_EP7R_STAT_TX_1</link>   (0x2UL &lt;&lt; USB_EP7R_STAT_TX_Pos)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">USB_EP7R_DTOG_TX_Pos</emphasis>   (6U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga83d941e8f8d8e2f35b19a5df529cdc92">USB_EP7R_DTOG_TX_Msk</link>   (0x1UL &lt;&lt; USB_EP7R_DTOG_TX_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf6314cddfd8f778397052c4cfb7a564e">USB_EP7R_DTOG_TX</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga83d941e8f8d8e2f35b19a5df529cdc92">USB_EP7R_DTOG_TX_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">USB_EP7R_CTR_TX_Pos</emphasis>   (7U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7c65c691811f05e6e0dd62e1dcd834ae">USB_EP7R_CTR_TX_Msk</link>   (0x1UL &lt;&lt; USB_EP7R_CTR_TX_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2c66ffcbfaa2ef979d04c608f16d61b1">USB_EP7R_CTR_TX</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga7c65c691811f05e6e0dd62e1dcd834ae">USB_EP7R_CTR_TX_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">USB_EP7R_EP_KIND_Pos</emphasis>   (8U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabffb225e2c289b9e8f48236173e2e4ae">USB_EP7R_EP_KIND_Msk</link>   (0x1UL &lt;&lt; USB_EP7R_EP_KIND_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4f45620f93bc35cdc97f49c2296c4c5a">USB_EP7R_EP_KIND</link>   <link linkend="_group___peripheral___registers___bits___definition_1gabffb225e2c289b9e8f48236173e2e4ae">USB_EP7R_EP_KIND_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">USB_EP7R_EP_TYPE_Pos</emphasis>   (9U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa1f0674abbfa687f9952bc9ef29b93ae">USB_EP7R_EP_TYPE_Msk</link>   (0x3UL &lt;&lt; USB_EP7R_EP_TYPE_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8008f19cb9807a33e251ede8634bba92">USB_EP7R_EP_TYPE</link>   <link linkend="_group___peripheral___registers___bits___definition_1gaa1f0674abbfa687f9952bc9ef29b93ae">USB_EP7R_EP_TYPE_Msk</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad35be686df9d41fe31b97dcbbb4121ac">USB_EP7R_EP_TYPE_0</link>   (0x1UL &lt;&lt; USB_EP7R_EP_TYPE_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa71ac160279048c68a8fa9dc9418b68f">USB_EP7R_EP_TYPE_1</link>   (0x2UL &lt;&lt; USB_EP7R_EP_TYPE_Pos)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">USB_EP7R_SETUP_Pos</emphasis>   (11U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6616333f169bc606e4cfb49fdb9317d5">USB_EP7R_SETUP_Msk</link>   (0x1UL &lt;&lt; USB_EP7R_SETUP_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab6542407d1b4fc193be57fef798f5b40">USB_EP7R_SETUP</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga6616333f169bc606e4cfb49fdb9317d5">USB_EP7R_SETUP_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">USB_EP7R_STAT_RX_Pos</emphasis>   (12U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5bf9468edd02d8cb751751ae8fc0594b">USB_EP7R_STAT_RX_Msk</link>   (0x3UL &lt;&lt; USB_EP7R_STAT_RX_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1a6297f8f4d92d046da5f5ed0b7df8bf">USB_EP7R_STAT_RX</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga5bf9468edd02d8cb751751ae8fc0594b">USB_EP7R_STAT_RX_Msk</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab1c69e0a08464ae204eeda0d32a0e5cf">USB_EP7R_STAT_RX_0</link>   (0x1UL &lt;&lt; USB_EP7R_STAT_RX_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga28a0b7a215abd309bd235b94e7105d0e">USB_EP7R_STAT_RX_1</link>   (0x2UL &lt;&lt; USB_EP7R_STAT_RX_Pos)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">USB_EP7R_DTOG_RX_Pos</emphasis>   (14U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1b8ba792f37284aec0434c34979a4bf2">USB_EP7R_DTOG_RX_Msk</link>   (0x1UL &lt;&lt; USB_EP7R_DTOG_RX_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf3cf359b15d3ae41c1687b8adc92bd4b">USB_EP7R_DTOG_RX</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga1b8ba792f37284aec0434c34979a4bf2">USB_EP7R_DTOG_RX_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">USB_EP7R_CTR_RX_Pos</emphasis>   (15U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa8184ec0571ebca6d5d5b498be738961">USB_EP7R_CTR_RX_Msk</link>   (0x1UL &lt;&lt; USB_EP7R_CTR_RX_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga57462394edc3a3da2f06671ec5532500">USB_EP7R_CTR_RX</link>   <link linkend="_group___peripheral___registers___bits___definition_1gaa8184ec0571ebca6d5d5b498be738961">USB_EP7R_CTR_RX_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">USB_CNTR_FRES_Pos</emphasis>   (0U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1ebff7a3e60df8d9f7c893a55be46ece">USB_CNTR_FRES_Msk</link>   (0x1UL &lt;&lt; USB_CNTR_FRES_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga36c68275445560edf0ccb7aa76bc769f">USB_CNTR_FRES</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga1ebff7a3e60df8d9f7c893a55be46ece">USB_CNTR_FRES_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">USB_CNTR_PDWN_Pos</emphasis>   (1U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaec9e45c309fd383641e6f7bf1b41e962">USB_CNTR_PDWN_Msk</link>   (0x1UL &lt;&lt; USB_CNTR_PDWN_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2829af32a785e947b469b2bb0702ac8d">USB_CNTR_PDWN</link>   <link linkend="_group___peripheral___registers___bits___definition_1gaec9e45c309fd383641e6f7bf1b41e962">USB_CNTR_PDWN_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">USB_CNTR_LP_MODE_Pos</emphasis>   (2U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae32b50248b963a2760db7f83c38b81eb">USB_CNTR_LP_MODE_Msk</link>   (0x1UL &lt;&lt; USB_CNTR_LP_MODE_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1f1470b7921ac311a949ec100cf0228a">USB_CNTR_LP_MODE</link>   <link linkend="_group___peripheral___registers___bits___definition_1gae32b50248b963a2760db7f83c38b81eb">USB_CNTR_LP_MODE_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">USB_CNTR_FSUSP_Pos</emphasis>   (3U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga04676ba76c4d2d7e95670f4c77d564d4">USB_CNTR_FSUSP_Msk</link>   (0x1UL &lt;&lt; USB_CNTR_FSUSP_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaec679add6d4151c3b39e43a33e05466a">USB_CNTR_FSUSP</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga04676ba76c4d2d7e95670f4c77d564d4">USB_CNTR_FSUSP_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">USB_CNTR_RESUME_Pos</emphasis>   (4U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab7f627232ffe86ff701849c8ac503090">USB_CNTR_RESUME_Msk</link>   (0x1UL &lt;&lt; USB_CNTR_RESUME_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4dfc6611f4a04fd70dbe993d81d421e3">USB_CNTR_RESUME</link>   <link linkend="_group___peripheral___registers___bits___definition_1gab7f627232ffe86ff701849c8ac503090">USB_CNTR_RESUME_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">USB_CNTR_ESOFM_Pos</emphasis>   (8U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gadd7beeec89742035434cf798da2b3c6f">USB_CNTR_ESOFM_Msk</link>   (0x1UL &lt;&lt; USB_CNTR_ESOFM_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga71fe7bddc1d39bf24e1bca420210f31c">USB_CNTR_ESOFM</link>   <link linkend="_group___peripheral___registers___bits___definition_1gadd7beeec89742035434cf798da2b3c6f">USB_CNTR_ESOFM_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">USB_CNTR_SOFM_Pos</emphasis>   (9U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3017d45a3ae9de7488932d7a25d6740e">USB_CNTR_SOFM_Msk</link>   (0x1UL &lt;&lt; USB_CNTR_SOFM_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae21d26a7822bae0b6cc512782a75d44e">USB_CNTR_SOFM</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga3017d45a3ae9de7488932d7a25d6740e">USB_CNTR_SOFM_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">USB_CNTR_RESETM_Pos</emphasis>   (10U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga389154ae5b4b5bba2a62f2d4825f3bae">USB_CNTR_RESETM_Msk</link>   (0x1UL &lt;&lt; USB_CNTR_RESETM_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4542414ab68ac0a722f9f3853b5c7a84">USB_CNTR_RESETM</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga389154ae5b4b5bba2a62f2d4825f3bae">USB_CNTR_RESETM_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">USB_CNTR_SUSPM_Pos</emphasis>   (11U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9cc96d8f3c452067ba0a34c6c0f47cac">USB_CNTR_SUSPM_Msk</link>   (0x1UL &lt;&lt; USB_CNTR_SUSPM_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0ae46eb0e83618bc7267543b7e6beaea">USB_CNTR_SUSPM</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga9cc96d8f3c452067ba0a34c6c0f47cac">USB_CNTR_SUSPM_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">USB_CNTR_WKUPM_Pos</emphasis>   (12U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6c962bf051824785892d988a53856b35">USB_CNTR_WKUPM_Msk</link>   (0x1UL &lt;&lt; USB_CNTR_WKUPM_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa88ca8d955846272e2541b8e13f29343">USB_CNTR_WKUPM</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga6c962bf051824785892d988a53856b35">USB_CNTR_WKUPM_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">USB_CNTR_ERRM_Pos</emphasis>   (13U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf034e5240c074d79ff451f1de4df3399">USB_CNTR_ERRM_Msk</link>   (0x1UL &lt;&lt; USB_CNTR_ERRM_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa5f7187f084256a9445a3cac84b11cb5">USB_CNTR_ERRM</link>   <link linkend="_group___peripheral___registers___bits___definition_1gaf034e5240c074d79ff451f1de4df3399">USB_CNTR_ERRM_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">USB_CNTR_PMAOVRM_Pos</emphasis>   (14U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3c54f744bffbe1057061604ac2ea66d9">USB_CNTR_PMAOVRM_Msk</link>   (0x1UL &lt;&lt; USB_CNTR_PMAOVRM_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaaf2a125a2e5bc4362faa7be62f6dafc6">USB_CNTR_PMAOVRM</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga3c54f744bffbe1057061604ac2ea66d9">USB_CNTR_PMAOVRM_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">USB_CNTR_CTRM_Pos</emphasis>   (15U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2ccccc402b658d5e47a7b8790c1caeb6">USB_CNTR_CTRM_Msk</link>   (0x1UL &lt;&lt; USB_CNTR_CTRM_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf00ba2990a5f24fb0e05802d82f24abc">USB_CNTR_CTRM</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga2ccccc402b658d5e47a7b8790c1caeb6">USB_CNTR_CTRM_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">USB_ISTR_EP_ID_Pos</emphasis>   (0U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab452db7f0dec62553a248f4b9dbdb0d9">USB_ISTR_EP_ID_Msk</link>   (0xFUL &lt;&lt; USB_ISTR_EP_ID_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7aaa1c2bc97b02f8eac69a9a565ad73f">USB_ISTR_EP_ID</link>   <link linkend="_group___peripheral___registers___bits___definition_1gab452db7f0dec62553a248f4b9dbdb0d9">USB_ISTR_EP_ID_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">USB_ISTR_DIR_Pos</emphasis>   (4U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga93ca676381b09e94f28032360ae6044b">USB_ISTR_DIR_Msk</link>   (0x1UL &lt;&lt; USB_ISTR_DIR_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga81c3cbe7072f6821b808037365962a93">USB_ISTR_DIR</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga93ca676381b09e94f28032360ae6044b">USB_ISTR_DIR_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">USB_ISTR_ESOF_Pos</emphasis>   (8U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae33f17e5fc1d13de7d7a6cbeb6849d08">USB_ISTR_ESOF_Msk</link>   (0x1UL &lt;&lt; USB_ISTR_ESOF_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7b163b7bdc25b4f0671ec2c79cf10c88">USB_ISTR_ESOF</link>   <link linkend="_group___peripheral___registers___bits___definition_1gae33f17e5fc1d13de7d7a6cbeb6849d08">USB_ISTR_ESOF_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">USB_ISTR_SOF_Pos</emphasis>   (9U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1b526515db1e9fb33fbfb5ab2972288a">USB_ISTR_SOF_Msk</link>   (0x1UL &lt;&lt; USB_ISTR_SOF_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga91395f98d9e70d3addcfa2aaca531529">USB_ISTR_SOF</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga1b526515db1e9fb33fbfb5ab2972288a">USB_ISTR_SOF_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">USB_ISTR_RESET_Pos</emphasis>   (10U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6af55f037e43577003f862acc79f401b">USB_ISTR_RESET_Msk</link>   (0x1UL &lt;&lt; USB_ISTR_RESET_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga937fa6afcc3a8fa3b3597ac81b39216b">USB_ISTR_RESET</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga6af55f037e43577003f862acc79f401b">USB_ISTR_RESET_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">USB_ISTR_SUSP_Pos</emphasis>   (11U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga91f625d7d784c2754a5603331248209f">USB_ISTR_SUSP_Msk</link>   (0x1UL &lt;&lt; USB_ISTR_SUSP_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa4853d529d9326e3d24ef5fd2861b7d1">USB_ISTR_SUSP</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga91f625d7d784c2754a5603331248209f">USB_ISTR_SUSP_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">USB_ISTR_WKUP_Pos</emphasis>   (12U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4052f8ad7cc0257f2ba0b513ca6e4e9d">USB_ISTR_WKUP_Msk</link>   (0x1UL &lt;&lt; USB_ISTR_WKUP_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga84e13c7c106d028a20a8af0244f66532">USB_ISTR_WKUP</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga4052f8ad7cc0257f2ba0b513ca6e4e9d">USB_ISTR_WKUP_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">USB_ISTR_ERR_Pos</emphasis>   (13U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2a9bf30e71643d9168490a27c7cf1461">USB_ISTR_ERR_Msk</link>   (0x1UL &lt;&lt; USB_ISTR_ERR_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga50875e0075a050305a676eadcf6a5c3a">USB_ISTR_ERR</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga2a9bf30e71643d9168490a27c7cf1461">USB_ISTR_ERR_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">USB_ISTR_PMAOVR_Pos</emphasis>   (14U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga42d321de9f200f1b73032d24a0c001c8">USB_ISTR_PMAOVR_Msk</link>   (0x1UL &lt;&lt; USB_ISTR_PMAOVR_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa4581fce2e7008ea4be136cdfc3936e0">USB_ISTR_PMAOVR</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga42d321de9f200f1b73032d24a0c001c8">USB_ISTR_PMAOVR_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">USB_ISTR_CTR_Pos</emphasis>   (15U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa63b06671927d47c05d92142d8b7008f">USB_ISTR_CTR_Msk</link>   (0x1UL &lt;&lt; USB_ISTR_CTR_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf7f60ffd5846c9e50d93ae095290c575">USB_ISTR_CTR</link>   <link linkend="_group___peripheral___registers___bits___definition_1gaa63b06671927d47c05d92142d8b7008f">USB_ISTR_CTR_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">USB_FNR_FN_Pos</emphasis>   (0U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab8bc71a74e75a45947d5af191edbaa6d">USB_FNR_FN_Msk</link>   (0x7FFUL &lt;&lt; USB_FNR_FN_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5d3be7ef58e1f59a72987d64aa5659b7">USB_FNR_FN</link>   <link linkend="_group___peripheral___registers___bits___definition_1gab8bc71a74e75a45947d5af191edbaa6d">USB_FNR_FN_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">USB_FNR_LSOF_Pos</emphasis>   (11U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga516f8ab52f122807f5984d3bab6871f5">USB_FNR_LSOF_Msk</link>   (0x3UL &lt;&lt; USB_FNR_LSOF_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2ea5d4b642e7fb5143bbc4e87c1bcf77">USB_FNR_LSOF</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga516f8ab52f122807f5984d3bab6871f5">USB_FNR_LSOF_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">USB_FNR_LCK_Pos</emphasis>   (13U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga40d4d7d783ae9484f61c76f834bddcc0">USB_FNR_LCK_Msk</link>   (0x1UL &lt;&lt; USB_FNR_LCK_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa1a3b491dc96066d1123013fad4d2212">USB_FNR_LCK</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga40d4d7d783ae9484f61c76f834bddcc0">USB_FNR_LCK_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">USB_FNR_RXDM_Pos</emphasis>   (14U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafa612be471a264709a7a6503ede0ce2e">USB_FNR_RXDM_Msk</link>   (0x1UL &lt;&lt; USB_FNR_RXDM_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga111fda8e4479562f1de1891f33e795e2">USB_FNR_RXDM</link>   <link linkend="_group___peripheral___registers___bits___definition_1gafa612be471a264709a7a6503ede0ce2e">USB_FNR_RXDM_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">USB_FNR_RXDP_Pos</emphasis>   (15U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga526811c0f067f81e759d7c13f7b7affb">USB_FNR_RXDP_Msk</link>   (0x1UL &lt;&lt; USB_FNR_RXDP_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaac5d46bbb39223fc1b5fda13cfa8f933">USB_FNR_RXDP</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga526811c0f067f81e759d7c13f7b7affb">USB_FNR_RXDP_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">USB_DADDR_ADD_Pos</emphasis>   (0U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1bdb74665184caec6cdb7bbdec683dc4">USB_DADDR_ADD_Msk</link>   (0x7FUL &lt;&lt; USB_DADDR_ADD_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaabcd696a8caca19577208704a7e42052">USB_DADDR_ADD</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga1bdb74665184caec6cdb7bbdec683dc4">USB_DADDR_ADD_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">USB_DADDR_ADD0_Pos</emphasis>   (0U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8aa3ce1775a8de76e3b72ae275eac3ad">USB_DADDR_ADD0_Msk</link>   (0x1UL &lt;&lt; USB_DADDR_ADD0_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1ce88073eb71108badb92a5c78f64ef7">USB_DADDR_ADD0</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga8aa3ce1775a8de76e3b72ae275eac3ad">USB_DADDR_ADD0_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">USB_DADDR_ADD1_Pos</emphasis>   (1U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaac9ee88f8401e46d0ce034201aff3323">USB_DADDR_ADD1_Msk</link>   (0x1UL &lt;&lt; USB_DADDR_ADD1_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga77cba15bd7622f022c8ecf9c23996cda">USB_DADDR_ADD1</link>   <link linkend="_group___peripheral___registers___bits___definition_1gaac9ee88f8401e46d0ce034201aff3323">USB_DADDR_ADD1_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">USB_DADDR_ADD2_Pos</emphasis>   (2U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac0d68df5d145b45a9771d7b6e2fec2a9">USB_DADDR_ADD2_Msk</link>   (0x1UL &lt;&lt; USB_DADDR_ADD2_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga13884e03fce0c07a3d69a55bf12134f9">USB_DADDR_ADD2</link>   <link linkend="_group___peripheral___registers___bits___definition_1gac0d68df5d145b45a9771d7b6e2fec2a9">USB_DADDR_ADD2_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">USB_DADDR_ADD3_Pos</emphasis>   (3U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac37db774a54da25f251990e33f211da8">USB_DADDR_ADD3_Msk</link>   (0x1UL &lt;&lt; USB_DADDR_ADD3_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac29a04a09ac0fab54a52b088baf23020">USB_DADDR_ADD3</link>   <link linkend="_group___peripheral___registers___bits___definition_1gac37db774a54da25f251990e33f211da8">USB_DADDR_ADD3_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">USB_DADDR_ADD4_Pos</emphasis>   (4U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0394b7675b151bec783b35f3672ee05b">USB_DADDR_ADD4_Msk</link>   (0x1UL &lt;&lt; USB_DADDR_ADD4_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6215ffd761b5a28b9f43b872341d16b6">USB_DADDR_ADD4</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga0394b7675b151bec783b35f3672ee05b">USB_DADDR_ADD4_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">USB_DADDR_ADD5_Pos</emphasis>   (5U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaed3b82de8cedd7696e58d8622e1cdb98">USB_DADDR_ADD5_Msk</link>   (0x1UL &lt;&lt; USB_DADDR_ADD5_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5cdad478022df6c623e3b30a730e299e">USB_DADDR_ADD5</link>   <link linkend="_group___peripheral___registers___bits___definition_1gaed3b82de8cedd7696e58d8622e1cdb98">USB_DADDR_ADD5_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">USB_DADDR_ADD6_Pos</emphasis>   (6U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga73beadccb507134a44a87cb7cfb4c070">USB_DADDR_ADD6_Msk</link>   (0x1UL &lt;&lt; USB_DADDR_ADD6_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gade8dd96de36c30a85715f117b924d47c">USB_DADDR_ADD6</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga73beadccb507134a44a87cb7cfb4c070">USB_DADDR_ADD6_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">USB_DADDR_EF_Pos</emphasis>   (7U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae7217b51c2cb8268119e6f588f012775">USB_DADDR_EF_Msk</link>   (0x1UL &lt;&lt; USB_DADDR_EF_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gadf6ef86b3dba82f6bd83c6ae7d02645a">USB_DADDR_EF</link>   <link linkend="_group___peripheral___registers___bits___definition_1gae7217b51c2cb8268119e6f588f012775">USB_DADDR_EF_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">USB_BTABLE_BTABLE_Pos</emphasis>   (3U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0c08e0438db5a78821942a721d17f651">USB_BTABLE_BTABLE_Msk</link>   (0x1FFFUL &lt;&lt; USB_BTABLE_BTABLE_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga36f0fc4eae4218739ae19da47d529829">USB_BTABLE_BTABLE</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga0c08e0438db5a78821942a721d17f651">USB_BTABLE_BTABLE_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">USB_ADDR0_TX_ADDR0_TX_Pos</emphasis>   (1U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1cd2e0d353809b77f426afd0aa146c29">USB_ADDR0_TX_ADDR0_TX_Msk</link>   (0x7FFFUL &lt;&lt; USB_ADDR0_TX_ADDR0_TX_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae45ee53c334b9a5b7a76c6a67a8cb5b9">USB_ADDR0_TX_ADDR0_TX</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga1cd2e0d353809b77f426afd0aa146c29">USB_ADDR0_TX_ADDR0_TX_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">USB_ADDR1_TX_ADDR1_TX_Pos</emphasis>   (1U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga694099b1e846b60d7782971c19f92c49">USB_ADDR1_TX_ADDR1_TX_Msk</link>   (0x7FFFUL &lt;&lt; USB_ADDR1_TX_ADDR1_TX_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3a69f827b92180ac727ef2b71053ffe9">USB_ADDR1_TX_ADDR1_TX</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga694099b1e846b60d7782971c19f92c49">USB_ADDR1_TX_ADDR1_TX_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">USB_ADDR2_TX_ADDR2_TX_Pos</emphasis>   (1U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga36d61334f02c8f8080bcb5e13fe915b1">USB_ADDR2_TX_ADDR2_TX_Msk</link>   (0x7FFFUL &lt;&lt; USB_ADDR2_TX_ADDR2_TX_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3e5882d2f9c800f802d512460f64cc27">USB_ADDR2_TX_ADDR2_TX</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga36d61334f02c8f8080bcb5e13fe915b1">USB_ADDR2_TX_ADDR2_TX_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">USB_ADDR3_TX_ADDR3_TX_Pos</emphasis>   (1U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9811f5f2b00086183d5a23ec1431874f">USB_ADDR3_TX_ADDR3_TX_Msk</link>   (0x7FFFUL &lt;&lt; USB_ADDR3_TX_ADDR3_TX_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab1b688d42257abdcc81b89db80a2ff92">USB_ADDR3_TX_ADDR3_TX</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga9811f5f2b00086183d5a23ec1431874f">USB_ADDR3_TX_ADDR3_TX_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">USB_ADDR4_TX_ADDR4_TX_Pos</emphasis>   (1U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gadc17522b679ca1acd78c009ecad493d3">USB_ADDR4_TX_ADDR4_TX_Msk</link>   (0x7FFFUL &lt;&lt; USB_ADDR4_TX_ADDR4_TX_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga83f5b7d19cee8505299d4878ccc5575e">USB_ADDR4_TX_ADDR4_TX</link>   <link linkend="_group___peripheral___registers___bits___definition_1gadc17522b679ca1acd78c009ecad493d3">USB_ADDR4_TX_ADDR4_TX_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">USB_ADDR5_TX_ADDR5_TX_Pos</emphasis>   (1U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga82fdf6dabc27fd4e306869f5d3983dcc">USB_ADDR5_TX_ADDR5_TX_Msk</link>   (0x7FFFUL &lt;&lt; USB_ADDR5_TX_ADDR5_TX_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga87638ae40365a8baf258baeccb812129">USB_ADDR5_TX_ADDR5_TX</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga82fdf6dabc27fd4e306869f5d3983dcc">USB_ADDR5_TX_ADDR5_TX_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">USB_ADDR6_TX_ADDR6_TX_Pos</emphasis>   (1U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafe5c5e456905a74b32d583b0b99f08a9">USB_ADDR6_TX_ADDR6_TX_Msk</link>   (0x7FFFUL &lt;&lt; USB_ADDR6_TX_ADDR6_TX_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1083183ce6a94d63d89476d2578f17d7">USB_ADDR6_TX_ADDR6_TX</link>   <link linkend="_group___peripheral___registers___bits___definition_1gafe5c5e456905a74b32d583b0b99f08a9">USB_ADDR6_TX_ADDR6_TX_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">USB_ADDR7_TX_ADDR7_TX_Pos</emphasis>   (1U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2c33f91660c9d5768db05e684e3faa5a">USB_ADDR7_TX_ADDR7_TX_Msk</link>   (0x7FFFUL &lt;&lt; USB_ADDR7_TX_ADDR7_TX_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga058df52c30718664b5d445d549305904">USB_ADDR7_TX_ADDR7_TX</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga2c33f91660c9d5768db05e684e3faa5a">USB_ADDR7_TX_ADDR7_TX_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">USB_COUNT0_TX_COUNT0_TX_Pos</emphasis>   (0U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga05fff10a882a434901d85f68eea433b6">USB_COUNT0_TX_COUNT0_TX_Msk</link>   (0x3FFUL &lt;&lt; USB_COUNT0_TX_COUNT0_TX_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6466be66a32084aa426aeeca5ef74611">USB_COUNT0_TX_COUNT0_TX</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga05fff10a882a434901d85f68eea433b6">USB_COUNT0_TX_COUNT0_TX_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">USB_COUNT1_TX_COUNT1_TX_Pos</emphasis>   (0U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae425b7e7eb5dfa5792b261eb702f6de3">USB_COUNT1_TX_COUNT1_TX_Msk</link>   (0x3FFUL &lt;&lt; USB_COUNT1_TX_COUNT1_TX_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabe051d0cb7517877860a5a38e5e31373">USB_COUNT1_TX_COUNT1_TX</link>   <link linkend="_group___peripheral___registers___bits___definition_1gae425b7e7eb5dfa5792b261eb702f6de3">USB_COUNT1_TX_COUNT1_TX_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">USB_COUNT2_TX_COUNT2_TX_Pos</emphasis>   (0U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gade1c69a966c2a54889342ffa52262673">USB_COUNT2_TX_COUNT2_TX_Msk</link>   (0x3FFUL &lt;&lt; USB_COUNT2_TX_COUNT2_TX_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga43a846405c7a0852212ddc1f517a6138">USB_COUNT2_TX_COUNT2_TX</link>   <link linkend="_group___peripheral___registers___bits___definition_1gade1c69a966c2a54889342ffa52262673">USB_COUNT2_TX_COUNT2_TX_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">USB_COUNT3_TX_COUNT3_TX_Pos</emphasis>   (0U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga29d8c8971bffd809df10276ea897a7a9">USB_COUNT3_TX_COUNT3_TX_Msk</link>   (0x3FFUL &lt;&lt; USB_COUNT3_TX_COUNT3_TX_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0b61342117bb4f9b3d638dfb564c7d1f">USB_COUNT3_TX_COUNT3_TX</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga29d8c8971bffd809df10276ea897a7a9">USB_COUNT3_TX_COUNT3_TX_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">USB_COUNT4_TX_COUNT4_TX_Pos</emphasis>   (0U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga22953bf527a1e00703d0e09256b55c28">USB_COUNT4_TX_COUNT4_TX_Msk</link>   (0x3FFUL &lt;&lt; USB_COUNT4_TX_COUNT4_TX_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga799bcab3d651b3c536783fc28d45deb2">USB_COUNT4_TX_COUNT4_TX</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga22953bf527a1e00703d0e09256b55c28">USB_COUNT4_TX_COUNT4_TX_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">USB_COUNT5_TX_COUNT5_TX_Pos</emphasis>   (0U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9a9b826240b4167c1b3d9a4aad965753">USB_COUNT5_TX_COUNT5_TX_Msk</link>   (0x3FFUL &lt;&lt; USB_COUNT5_TX_COUNT5_TX_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaaa522aa2e3452118989393fa7559516e">USB_COUNT5_TX_COUNT5_TX</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga9a9b826240b4167c1b3d9a4aad965753">USB_COUNT5_TX_COUNT5_TX_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">USB_COUNT6_TX_COUNT6_TX_Pos</emphasis>   (0U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga06acd0828c94ac7beff198b515d4405e">USB_COUNT6_TX_COUNT6_TX_Msk</link>   (0x3FFUL &lt;&lt; USB_COUNT6_TX_COUNT6_TX_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab5336a8af382a4f44bd02ff947ae5208">USB_COUNT6_TX_COUNT6_TX</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga06acd0828c94ac7beff198b515d4405e">USB_COUNT6_TX_COUNT6_TX_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">USB_COUNT7_TX_COUNT7_TX_Pos</emphasis>   (0U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga27874527883cd3cffa2433756ef9dc7b">USB_COUNT7_TX_COUNT7_TX_Msk</link>   (0x3FFUL &lt;&lt; USB_COUNT7_TX_COUNT7_TX_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5902b57e1a62b4184f390b268aeb39a4">USB_COUNT7_TX_COUNT7_TX</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga27874527883cd3cffa2433756ef9dc7b">USB_COUNT7_TX_COUNT7_TX_Msk</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8e05d74911c3f2f4b1cddcb38460614c">USB_COUNT0_TX_0_COUNT0_TX_0</link>   0x000003FFU</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga66b03301f59b970f09fff74d2a791cf9">USB_COUNT0_TX_1_COUNT0_TX_1</link>   0x03FF0000U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3a8a1a09e0f6db50066db6392ad29ada">USB_COUNT1_TX_0_COUNT1_TX_0</link>   0x000003FFU</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4f97f69dd4118bdd98b6c61348a3897b">USB_COUNT1_TX_1_COUNT1_TX_1</link>   0x03FF0000U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga01ceedf8b93ee2c7db35dd48f7d5829a">USB_COUNT2_TX_0_COUNT2_TX_0</link>   0x000003FFU</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5704e964fed758eb96b09997c19abad5">USB_COUNT2_TX_1_COUNT2_TX_1</link>   0x03FF0000U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga23ab40e0542ae1c6ddd21d9610c7414e">USB_COUNT3_TX_0_COUNT3_TX_0</link>   0x000003FFU</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2a7d9d78950ebdf3ca4a6eaa7dd6b909">USB_COUNT3_TX_1_COUNT3_TX_1</link>   0x03FF0000U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac6c7e3c3111a01a49b24a6023deb2a27">USB_COUNT4_TX_0_COUNT4_TX_0</link>   0x000003FFU</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga497d72946c17156a3c4e5fab4f04bbcb">USB_COUNT4_TX_1_COUNT4_TX_1</link>   0x03FF0000U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabd2ce8e3c7946944039c8da300fa9f4f">USB_COUNT5_TX_0_COUNT5_TX_0</link>   0x000003FFU</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga903de2a6593e8623df0265a3aa7d2c3f">USB_COUNT5_TX_1_COUNT5_TX_1</link>   0x03FF0000U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga557e5d43b7249340751c6d1739c8c329">USB_COUNT6_TX_0_COUNT6_TX_0</link>   0x000003FFU</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad3d9b88dad4428712bf8f65d8ae989ba">USB_COUNT6_TX_1_COUNT6_TX_1</link>   0x03FF0000U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga626d9c1b9d1d457cc24b0f41657e60de">USB_COUNT7_TX_0_COUNT7_TX_0</link>   0x000003FFU</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0114e69ac70c1cf101121af0db3fe128">USB_COUNT7_TX_1_COUNT7_TX_1</link>   0x03FF0000U</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">USB_ADDR0_RX_ADDR0_RX_Pos</emphasis>   (1U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga08b1703edc346f5b4c52a75c1e6a63ff">USB_ADDR0_RX_ADDR0_RX_Msk</link>   (0x7FFFUL &lt;&lt; USB_ADDR0_RX_ADDR0_RX_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaee2b98ee0d9a41d8836f8580e863ca11">USB_ADDR0_RX_ADDR0_RX</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga08b1703edc346f5b4c52a75c1e6a63ff">USB_ADDR0_RX_ADDR0_RX_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">USB_ADDR1_RX_ADDR1_RX_Pos</emphasis>   (1U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafa21128fad85e7b2d13f4c224d53e566">USB_ADDR1_RX_ADDR1_RX_Msk</link>   (0x7FFFUL &lt;&lt; USB_ADDR1_RX_ADDR1_RX_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8f6f7121f0fcf86c1f6cb40320c9fce3">USB_ADDR1_RX_ADDR1_RX</link>   <link linkend="_group___peripheral___registers___bits___definition_1gafa21128fad85e7b2d13f4c224d53e566">USB_ADDR1_RX_ADDR1_RX_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">USB_ADDR2_RX_ADDR2_RX_Pos</emphasis>   (1U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1d606ac260d6205ec423c7c3939607b5">USB_ADDR2_RX_ADDR2_RX_Msk</link>   (0x7FFFUL &lt;&lt; USB_ADDR2_RX_ADDR2_RX_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4ce92de63cc930b0686aa703451670e7">USB_ADDR2_RX_ADDR2_RX</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga1d606ac260d6205ec423c7c3939607b5">USB_ADDR2_RX_ADDR2_RX_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">USB_ADDR3_RX_ADDR3_RX_Pos</emphasis>   (1U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1e8f20a9e0076f405952d16f73b2495f">USB_ADDR3_RX_ADDR3_RX_Msk</link>   (0x7FFFUL &lt;&lt; USB_ADDR3_RX_ADDR3_RX_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5c912baa8640f44ffdad020a9cf3eda7">USB_ADDR3_RX_ADDR3_RX</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga1e8f20a9e0076f405952d16f73b2495f">USB_ADDR3_RX_ADDR3_RX_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">USB_ADDR4_RX_ADDR4_RX_Pos</emphasis>   (1U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga71f9fee2db48605506f710a56e7d7b53">USB_ADDR4_RX_ADDR4_RX_Msk</link>   (0x7FFFUL &lt;&lt; USB_ADDR4_RX_ADDR4_RX_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1a18d4c41c96e4d6030040017e5749c5">USB_ADDR4_RX_ADDR4_RX</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga71f9fee2db48605506f710a56e7d7b53">USB_ADDR4_RX_ADDR4_RX_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">USB_ADDR5_RX_ADDR5_RX_Pos</emphasis>   (1U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8a12d683c7b8a24e7585e5dca9a0fceb">USB_ADDR5_RX_ADDR5_RX_Msk</link>   (0x7FFFUL &lt;&lt; USB_ADDR5_RX_ADDR5_RX_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gacd684a969affde01213327484282ad85">USB_ADDR5_RX_ADDR5_RX</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga8a12d683c7b8a24e7585e5dca9a0fceb">USB_ADDR5_RX_ADDR5_RX_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">USB_ADDR6_RX_ADDR6_RX_Pos</emphasis>   (1U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5cfc0723f6cbd8f4b22cacd5988ede61">USB_ADDR6_RX_ADDR6_RX_Msk</link>   (0x7FFFUL &lt;&lt; USB_ADDR6_RX_ADDR6_RX_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8fc7d1677761257a68f9fbdd9f0cfea6">USB_ADDR6_RX_ADDR6_RX</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga5cfc0723f6cbd8f4b22cacd5988ede61">USB_ADDR6_RX_ADDR6_RX_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">USB_ADDR7_RX_ADDR7_RX_Pos</emphasis>   (1U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf6704f3c117f2fb50b56d4ffd0ea4cbc">USB_ADDR7_RX_ADDR7_RX_Msk</link>   (0x7FFFUL &lt;&lt; USB_ADDR7_RX_ADDR7_RX_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga54a15bf0bc533eb9b0f9277287b40006">USB_ADDR7_RX_ADDR7_RX</link>   <link linkend="_group___peripheral___registers___bits___definition_1gaf6704f3c117f2fb50b56d4ffd0ea4cbc">USB_ADDR7_RX_ADDR7_RX_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">USB_COUNT0_RX_COUNT0_RX_Pos</emphasis>   (0U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6d09f9c8c66155cfbc83723aef5f7d1c">USB_COUNT0_RX_COUNT0_RX_Msk</link>   (0x3FFUL &lt;&lt; USB_COUNT0_RX_COUNT0_RX_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga88b8f138bd79d878fd6bc75781b31e3d">USB_COUNT0_RX_COUNT0_RX</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga6d09f9c8c66155cfbc83723aef5f7d1c">USB_COUNT0_RX_COUNT0_RX_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">USB_COUNT0_RX_NUM_BLOCK_Pos</emphasis>   (10U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga063a87d12c002ca51a68700ba1504872">USB_COUNT0_RX_NUM_BLOCK_Msk</link>   (0x1FUL &lt;&lt; USB_COUNT0_RX_NUM_BLOCK_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf16db460f896a78fecb0a08268b722cb">USB_COUNT0_RX_NUM_BLOCK</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga063a87d12c002ca51a68700ba1504872">USB_COUNT0_RX_NUM_BLOCK_Msk</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4e9f21700e6a42c1da83c03b3a171c6a">USB_COUNT0_RX_NUM_BLOCK_0</link>   (0x01UL &lt;&lt; USB_COUNT0_RX_NUM_BLOCK_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7ae8fd5c6023a7ca3055b4e1b6dface0">USB_COUNT0_RX_NUM_BLOCK_1</link>   (0x02UL &lt;&lt; USB_COUNT0_RX_NUM_BLOCK_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gace62d96a61d74274875079d890a9d505">USB_COUNT0_RX_NUM_BLOCK_2</link>   (0x04UL &lt;&lt; USB_COUNT0_RX_NUM_BLOCK_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf8df50dc4c9e28592e9571abab3be48c">USB_COUNT0_RX_NUM_BLOCK_3</link>   (0x08UL &lt;&lt; USB_COUNT0_RX_NUM_BLOCK_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8598416841142daa1bd67e7d111a5443">USB_COUNT0_RX_NUM_BLOCK_4</link>   (0x10UL &lt;&lt; USB_COUNT0_RX_NUM_BLOCK_Pos)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">USB_COUNT0_RX_BLSIZE_Pos</emphasis>   (15U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9fdf147a63c16e920e3816b43fce070c">USB_COUNT0_RX_BLSIZE_Msk</link>   (0x1UL &lt;&lt; USB_COUNT0_RX_BLSIZE_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga58c255da617493dfc6a1ad5368683e90">USB_COUNT0_RX_BLSIZE</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga9fdf147a63c16e920e3816b43fce070c">USB_COUNT0_RX_BLSIZE_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">USB_COUNT1_RX_COUNT1_RX_Pos</emphasis>   (0U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9b2d78b6dafeed888d24d6b4d249b77d">USB_COUNT1_RX_COUNT1_RX_Msk</link>   (0x3FFUL &lt;&lt; USB_COUNT1_RX_COUNT1_RX_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad111b8464ce99b4eafce3627f3f6290a">USB_COUNT1_RX_COUNT1_RX</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga9b2d78b6dafeed888d24d6b4d249b77d">USB_COUNT1_RX_COUNT1_RX_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">USB_COUNT1_RX_NUM_BLOCK_Pos</emphasis>   (10U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3553d2c7c5826ffc6e106bb46faec064">USB_COUNT1_RX_NUM_BLOCK_Msk</link>   (0x1FUL &lt;&lt; USB_COUNT1_RX_NUM_BLOCK_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4ab1be6d4747c02c471043d8e54bb217">USB_COUNT1_RX_NUM_BLOCK</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga3553d2c7c5826ffc6e106bb46faec064">USB_COUNT1_RX_NUM_BLOCK_Msk</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gacb6ed54fd59e77e756bad640d49c69cc">USB_COUNT1_RX_NUM_BLOCK_0</link>   (0x01UL &lt;&lt; USB_COUNT1_RX_NUM_BLOCK_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga790c6f6b1abb553b10c72f3004d9446d">USB_COUNT1_RX_NUM_BLOCK_1</link>   (0x02UL &lt;&lt; USB_COUNT1_RX_NUM_BLOCK_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaaa42d8c47d90f4262eb6f156b2cfaf7c">USB_COUNT1_RX_NUM_BLOCK_2</link>   (0x04UL &lt;&lt; USB_COUNT1_RX_NUM_BLOCK_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga681a6d2ddd4de93d7cf1a573d1901351">USB_COUNT1_RX_NUM_BLOCK_3</link>   (0x08UL &lt;&lt; USB_COUNT1_RX_NUM_BLOCK_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae0650bffd6e1c4fa53614884f036cd85">USB_COUNT1_RX_NUM_BLOCK_4</link>   (0x10UL &lt;&lt; USB_COUNT1_RX_NUM_BLOCK_Pos)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">USB_COUNT1_RX_BLSIZE_Pos</emphasis>   (15U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad250969c952a2e528ba6e78ae044d07a">USB_COUNT1_RX_BLSIZE_Msk</link>   (0x1UL &lt;&lt; USB_COUNT1_RX_BLSIZE_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf24d9a6da5f07f6e2d315877c5fb0925">USB_COUNT1_RX_BLSIZE</link>   <link linkend="_group___peripheral___registers___bits___definition_1gad250969c952a2e528ba6e78ae044d07a">USB_COUNT1_RX_BLSIZE_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">USB_COUNT2_RX_COUNT2_RX_Pos</emphasis>   (0U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga33b93fc627fd5bb8a669c48dd101105b">USB_COUNT2_RX_COUNT2_RX_Msk</link>   (0x3FFUL &lt;&lt; USB_COUNT2_RX_COUNT2_RX_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga91afa91a2ee7defcdf8d1ba838b73807">USB_COUNT2_RX_COUNT2_RX</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga33b93fc627fd5bb8a669c48dd101105b">USB_COUNT2_RX_COUNT2_RX_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">USB_COUNT2_RX_NUM_BLOCK_Pos</emphasis>   (10U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2a1c6666d25b39f2caf38b34f7476bef">USB_COUNT2_RX_NUM_BLOCK_Msk</link>   (0x1FUL &lt;&lt; USB_COUNT2_RX_NUM_BLOCK_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1902896254353e9344b99390c9443000">USB_COUNT2_RX_NUM_BLOCK</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga2a1c6666d25b39f2caf38b34f7476bef">USB_COUNT2_RX_NUM_BLOCK_Msk</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaab5bad5394270a8023743caef811f8d0">USB_COUNT2_RX_NUM_BLOCK_0</link>   (0x01UL &lt;&lt; USB_COUNT2_RX_NUM_BLOCK_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga30874750b9a8b3a1234dd9e75d80a141">USB_COUNT2_RX_NUM_BLOCK_1</link>   (0x02UL &lt;&lt; USB_COUNT2_RX_NUM_BLOCK_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5b60b2edd03d164ca17f45d2c45bd866">USB_COUNT2_RX_NUM_BLOCK_2</link>   (0x04UL &lt;&lt; USB_COUNT2_RX_NUM_BLOCK_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa9dffc0dd597466cff67431ff448acbc">USB_COUNT2_RX_NUM_BLOCK_3</link>   (0x08UL &lt;&lt; USB_COUNT2_RX_NUM_BLOCK_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2cd2741b81e7c3962b75be28af6a35f6">USB_COUNT2_RX_NUM_BLOCK_4</link>   (0x10UL &lt;&lt; USB_COUNT2_RX_NUM_BLOCK_Pos)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">USB_COUNT2_RX_BLSIZE_Pos</emphasis>   (15U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga96fca9466bc28074077a7ff55cc98c16">USB_COUNT2_RX_BLSIZE_Msk</link>   (0x1UL &lt;&lt; USB_COUNT2_RX_BLSIZE_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8133ed1eea2001d225d3d67ae3c6d295">USB_COUNT2_RX_BLSIZE</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga96fca9466bc28074077a7ff55cc98c16">USB_COUNT2_RX_BLSIZE_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">USB_COUNT3_RX_COUNT3_RX_Pos</emphasis>   (0U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf25943b049fc9adcb71b6aa23085c4f6">USB_COUNT3_RX_COUNT3_RX_Msk</link>   (0x3FFUL &lt;&lt; USB_COUNT3_RX_COUNT3_RX_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae601b49c9405e0bb464eb3e277159df7">USB_COUNT3_RX_COUNT3_RX</link>   <link linkend="_group___peripheral___registers___bits___definition_1gaf25943b049fc9adcb71b6aa23085c4f6">USB_COUNT3_RX_COUNT3_RX_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">USB_COUNT3_RX_NUM_BLOCK_Pos</emphasis>   (10U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4c46440bf6dae4fa19a130192f5c37f2">USB_COUNT3_RX_NUM_BLOCK_Msk</link>   (0x1FUL &lt;&lt; USB_COUNT3_RX_NUM_BLOCK_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga695b15f680c6f8555949762243c9b0a7">USB_COUNT3_RX_NUM_BLOCK</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga4c46440bf6dae4fa19a130192f5c37f2">USB_COUNT3_RX_NUM_BLOCK_Msk</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa6d0f75680d4cfd19385b9c6bdceaa66">USB_COUNT3_RX_NUM_BLOCK_0</link>   (0x01UL &lt;&lt; USB_COUNT3_RX_NUM_BLOCK_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0013e71026d28f4a9b8ebb2a3e517227">USB_COUNT3_RX_NUM_BLOCK_1</link>   (0x02UL &lt;&lt; USB_COUNT3_RX_NUM_BLOCK_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gada52f2f25530d758c807ee6ba0e57231">USB_COUNT3_RX_NUM_BLOCK_2</link>   (0x04UL &lt;&lt; USB_COUNT3_RX_NUM_BLOCK_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gacdf31fea84640d7fbe1adb6e655e669d">USB_COUNT3_RX_NUM_BLOCK_3</link>   (0x08UL &lt;&lt; USB_COUNT3_RX_NUM_BLOCK_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga97e3089882278553b8f339e87bfb6241">USB_COUNT3_RX_NUM_BLOCK_4</link>   (0x10UL &lt;&lt; USB_COUNT3_RX_NUM_BLOCK_Pos)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">USB_COUNT3_RX_BLSIZE_Pos</emphasis>   (15U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga896c4c14f23bcb4ae53e13b9acb29f3d">USB_COUNT3_RX_BLSIZE_Msk</link>   (0x1UL &lt;&lt; USB_COUNT3_RX_BLSIZE_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2ea88c4bc2909e5acc57d07df0d695c2">USB_COUNT3_RX_BLSIZE</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga896c4c14f23bcb4ae53e13b9acb29f3d">USB_COUNT3_RX_BLSIZE_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">USB_COUNT4_RX_COUNT4_RX_Pos</emphasis>   (0U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6973f6be7e77105b80f3e13a00ae3b05">USB_COUNT4_RX_COUNT4_RX_Msk</link>   (0x3FFUL &lt;&lt; USB_COUNT4_RX_COUNT4_RX_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga009652e83a062c259d733ae599a4eaae">USB_COUNT4_RX_COUNT4_RX</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga6973f6be7e77105b80f3e13a00ae3b05">USB_COUNT4_RX_COUNT4_RX_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">USB_COUNT4_RX_NUM_BLOCK_Pos</emphasis>   (10U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab98255ee4e70f4c2a8abbc365d54a011">USB_COUNT4_RX_NUM_BLOCK_Msk</link>   (0x1FUL &lt;&lt; USB_COUNT4_RX_NUM_BLOCK_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga13a044c52a7d4be49f4d2d7ae4608384">USB_COUNT4_RX_NUM_BLOCK</link>   <link linkend="_group___peripheral___registers___bits___definition_1gab98255ee4e70f4c2a8abbc365d54a011">USB_COUNT4_RX_NUM_BLOCK_Msk</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7410cb901e0b33303b76443b23c5512c">USB_COUNT4_RX_NUM_BLOCK_0</link>   (0x01UL &lt;&lt; USB_COUNT4_RX_NUM_BLOCK_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga44c381cb684c140dfab2cb611eb8480d">USB_COUNT4_RX_NUM_BLOCK_1</link>   (0x02UL &lt;&lt; USB_COUNT4_RX_NUM_BLOCK_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1fd9e641148320c33274dc03a36bbbb6">USB_COUNT4_RX_NUM_BLOCK_2</link>   (0x04UL &lt;&lt; USB_COUNT4_RX_NUM_BLOCK_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaeaaf2ec212c84d7210afbbeff64e2dba">USB_COUNT4_RX_NUM_BLOCK_3</link>   (0x08UL &lt;&lt; USB_COUNT4_RX_NUM_BLOCK_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga166cf86b8b0997653df6a3c6469dbf5d">USB_COUNT4_RX_NUM_BLOCK_4</link>   (0x10UL &lt;&lt; USB_COUNT4_RX_NUM_BLOCK_Pos)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">USB_COUNT4_RX_BLSIZE_Pos</emphasis>   (15U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3d66e904eb6de47db510a49f7ff535b2">USB_COUNT4_RX_BLSIZE_Msk</link>   (0x1UL &lt;&lt; USB_COUNT4_RX_BLSIZE_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabb387270d441cbcacf45ccbbed7d2a61">USB_COUNT4_RX_BLSIZE</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga3d66e904eb6de47db510a49f7ff535b2">USB_COUNT4_RX_BLSIZE_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">USB_COUNT5_RX_COUNT5_RX_Pos</emphasis>   (0U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3505433c16bc6b39d68d56ff71e96376">USB_COUNT5_RX_COUNT5_RX_Msk</link>   (0x3FFUL &lt;&lt; USB_COUNT5_RX_COUNT5_RX_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac6d5932d0ea6fd0cd6f6a4a2f728abba">USB_COUNT5_RX_COUNT5_RX</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga3505433c16bc6b39d68d56ff71e96376">USB_COUNT5_RX_COUNT5_RX_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">USB_COUNT5_RX_NUM_BLOCK_Pos</emphasis>   (10U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga228e978a8caa06c2269171ba52709b5f">USB_COUNT5_RX_NUM_BLOCK_Msk</link>   (0x1FUL &lt;&lt; USB_COUNT5_RX_NUM_BLOCK_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1f344dca8655341d8926797f3537c689">USB_COUNT5_RX_NUM_BLOCK</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga228e978a8caa06c2269171ba52709b5f">USB_COUNT5_RX_NUM_BLOCK_Msk</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab8dddaf43acc52251aad974a51b65fe2">USB_COUNT5_RX_NUM_BLOCK_0</link>   (0x01UL &lt;&lt; USB_COUNT5_RX_NUM_BLOCK_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad3c671b0d9ade6209c05911faf87bae8">USB_COUNT5_RX_NUM_BLOCK_1</link>   (0x02UL &lt;&lt; USB_COUNT5_RX_NUM_BLOCK_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6e799bdd938d11cab9a3e102ed78fd99">USB_COUNT5_RX_NUM_BLOCK_2</link>   (0x04UL &lt;&lt; USB_COUNT5_RX_NUM_BLOCK_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2c34e5ad0c5f961f4cec16fdf9db4340">USB_COUNT5_RX_NUM_BLOCK_3</link>   (0x08UL &lt;&lt; USB_COUNT5_RX_NUM_BLOCK_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga54cbef96667d9c2f7e82439bd07610c2">USB_COUNT5_RX_NUM_BLOCK_4</link>   (0x10UL &lt;&lt; USB_COUNT5_RX_NUM_BLOCK_Pos)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">USB_COUNT5_RX_BLSIZE_Pos</emphasis>   (15U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga36b722878d18ede41d9e90f4603081a1">USB_COUNT5_RX_BLSIZE_Msk</link>   (0x1UL &lt;&lt; USB_COUNT5_RX_BLSIZE_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2b21a5926cbbc55f725e2716ea9b7285">USB_COUNT5_RX_BLSIZE</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga36b722878d18ede41d9e90f4603081a1">USB_COUNT5_RX_BLSIZE_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">USB_COUNT6_RX_COUNT6_RX_Pos</emphasis>   (0U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga78106fac9b11c95043415128a32223b5">USB_COUNT6_RX_COUNT6_RX_Msk</link>   (0x3FFUL &lt;&lt; USB_COUNT6_RX_COUNT6_RX_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0d9459e0a3d09d92824e687b25dfb3d6">USB_COUNT6_RX_COUNT6_RX</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga78106fac9b11c95043415128a32223b5">USB_COUNT6_RX_COUNT6_RX_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">USB_COUNT6_RX_NUM_BLOCK_Pos</emphasis>   (10U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga77be9171c6e229fded4fc77612ba841b">USB_COUNT6_RX_NUM_BLOCK_Msk</link>   (0x1FUL &lt;&lt; USB_COUNT6_RX_NUM_BLOCK_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3b10eabb1a809d4dbac50b911375f8ac">USB_COUNT6_RX_NUM_BLOCK</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga77be9171c6e229fded4fc77612ba841b">USB_COUNT6_RX_NUM_BLOCK_Msk</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0bb0fc6c7402a8ad5857e7691be53cb9">USB_COUNT6_RX_NUM_BLOCK_0</link>   (0x01UL &lt;&lt; USB_COUNT6_RX_NUM_BLOCK_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9580b86793273d583a6cd07e54ea5ccb">USB_COUNT6_RX_NUM_BLOCK_1</link>   (0x02UL &lt;&lt; USB_COUNT6_RX_NUM_BLOCK_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga91eab0bf0cdbf7223c1ebc96d5f0e79a">USB_COUNT6_RX_NUM_BLOCK_2</link>   (0x04UL &lt;&lt; USB_COUNT6_RX_NUM_BLOCK_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7792b0da10d5e581b9e9231145bbd04f">USB_COUNT6_RX_NUM_BLOCK_3</link>   (0x08UL &lt;&lt; USB_COUNT6_RX_NUM_BLOCK_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafc3ccda8ec7f383d0c27f426c7f83ed6">USB_COUNT6_RX_NUM_BLOCK_4</link>   (0x10UL &lt;&lt; USB_COUNT6_RX_NUM_BLOCK_Pos)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">USB_COUNT6_RX_BLSIZE_Pos</emphasis>   (15U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2eb817f417ad93f4f4dbb6bf5ef898de">USB_COUNT6_RX_BLSIZE_Msk</link>   (0x1UL &lt;&lt; USB_COUNT6_RX_BLSIZE_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf1e34be42a892ec8f0b988b44da37b94">USB_COUNT6_RX_BLSIZE</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga2eb817f417ad93f4f4dbb6bf5ef898de">USB_COUNT6_RX_BLSIZE_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">USB_COUNT7_RX_COUNT7_RX_Pos</emphasis>   (0U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaea21f1d7484fb737a9bbe09e0ae02b59">USB_COUNT7_RX_COUNT7_RX_Msk</link>   (0x3FFUL &lt;&lt; USB_COUNT7_RX_COUNT7_RX_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga180febe3d2c719fb8ef109f9a3a8fe8d">USB_COUNT7_RX_COUNT7_RX</link>   <link linkend="_group___peripheral___registers___bits___definition_1gaea21f1d7484fb737a9bbe09e0ae02b59">USB_COUNT7_RX_COUNT7_RX_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">USB_COUNT7_RX_NUM_BLOCK_Pos</emphasis>   (10U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga447bc1f1dce9befa4dc1465dfcdcd6e9">USB_COUNT7_RX_NUM_BLOCK_Msk</link>   (0x1FUL &lt;&lt; USB_COUNT7_RX_NUM_BLOCK_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gacd49ea7e0ca6bf9cc57ac1be7f9f7ac4">USB_COUNT7_RX_NUM_BLOCK</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga447bc1f1dce9befa4dc1465dfcdcd6e9">USB_COUNT7_RX_NUM_BLOCK_Msk</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gacc8f0fd2141ec00e10d01e04f24cee21">USB_COUNT7_RX_NUM_BLOCK_0</link>   (0x01UL &lt;&lt; USB_COUNT7_RX_NUM_BLOCK_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga908809b30f09108564c4518a2cc25be4">USB_COUNT7_RX_NUM_BLOCK_1</link>   (0x02UL &lt;&lt; USB_COUNT7_RX_NUM_BLOCK_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga236e1b6a97d604e4a2b2ec6f9228524e">USB_COUNT7_RX_NUM_BLOCK_2</link>   (0x04UL &lt;&lt; USB_COUNT7_RX_NUM_BLOCK_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga140528868074ec157520690a019eea52">USB_COUNT7_RX_NUM_BLOCK_3</link>   (0x08UL &lt;&lt; USB_COUNT7_RX_NUM_BLOCK_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga961582548acbf74eb4c2b19d8e172bdf">USB_COUNT7_RX_NUM_BLOCK_4</link>   (0x10UL &lt;&lt; USB_COUNT7_RX_NUM_BLOCK_Pos)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">USB_COUNT7_RX_BLSIZE_Pos</emphasis>   (15U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga86bfa9d4ec16c10b2dd86230d32b35ad">USB_COUNT7_RX_BLSIZE_Msk</link>   (0x1UL &lt;&lt; USB_COUNT7_RX_BLSIZE_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gacf97183e1c68fbd42f79f5f85d6edb61">USB_COUNT7_RX_BLSIZE</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga86bfa9d4ec16c10b2dd86230d32b35ad">USB_COUNT7_RX_BLSIZE_Msk</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabd0a98aea86fdfacc1cfe9cadad7ee07">USB_COUNT0_RX_0_COUNT0_RX_0</link>   0x000003FFU</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabb82ead106e311e0c84619fa34587bcd">USB_COUNT0_RX_0_NUM_BLOCK_0</link>   0x00007C00U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga506b3fb239fbb87afa7d2efb1f2a2ce7">USB_COUNT0_RX_0_NUM_BLOCK_0_0</link>   0x00000400U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga29484bb25ef911e36e082cdc4f5a0fa4">USB_COUNT0_RX_0_NUM_BLOCK_0_1</link>   0x00000800U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gadcc8d932a7d2487102ed799ac702e555">USB_COUNT0_RX_0_NUM_BLOCK_0_2</link>   0x00001000U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf76b3ced5cc0ccfea96d770f0149f219">USB_COUNT0_RX_0_NUM_BLOCK_0_3</link>   0x00002000U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga449760d8d9d094c5c19bf18c3e46a689">USB_COUNT0_RX_0_NUM_BLOCK_0_4</link>   0x00004000U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaeefaa008964bdd59f0ed9ddf4cd2ed2e">USB_COUNT0_RX_0_BLSIZE_0</link>   0x00008000U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae8f135196c703a71f4e326d01bf1a0c7">USB_COUNT0_RX_1_COUNT0_RX_1</link>   0x03FF0000U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga05050fce6b3909c5895758a441d280ed">USB_COUNT0_RX_1_NUM_BLOCK_1</link>   0x7C000000U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7daa0d84fff66a85cc3f92d77cbbc767">USB_COUNT0_RX_1_NUM_BLOCK_1_0</link>   0x04000000U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga77b11974ba84ca452333b84de23a683d">USB_COUNT0_RX_1_NUM_BLOCK_1_1</link>   0x08000000U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga784adbc265dd5ba53a298d1cc2ee50ab">USB_COUNT0_RX_1_NUM_BLOCK_1_2</link>   0x10000000U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga42e21d2a0bf4043ca49f13bd502386f2">USB_COUNT0_RX_1_NUM_BLOCK_1_3</link>   0x20000000U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3031e3c73a24634493bdadcb1ae024b9">USB_COUNT0_RX_1_NUM_BLOCK_1_4</link>   0x40000000U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa5c46a3ac9c5283e9a3ee59ba06d2e94">USB_COUNT0_RX_1_BLSIZE_1</link>   0x80000000U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad806854db64e804920a3005cad144e33">USB_COUNT1_RX_0_COUNT1_RX_0</link>   0x000003FFU</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga142a1df236a2d80950df352a5cd8ab49">USB_COUNT1_RX_0_NUM_BLOCK_0</link>   0x00007C00U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0518f94c4361d4124217e6a65a868b00">USB_COUNT1_RX_0_NUM_BLOCK_0_0</link>   0x00000400U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1a2eaf3f44c1fae9411f562e5824a7b9">USB_COUNT1_RX_0_NUM_BLOCK_0_1</link>   0x00000800U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf8496248f78af8e025722724b505c2d3">USB_COUNT1_RX_0_NUM_BLOCK_0_2</link>   0x00001000U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga91af9576d467858984f67791a248e6e7">USB_COUNT1_RX_0_NUM_BLOCK_0_3</link>   0x00002000U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gacf75af61fa3d097673e3962d5328759d">USB_COUNT1_RX_0_NUM_BLOCK_0_4</link>   0x00004000U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gadebc7a5b54043adb49da9b9e51e00d39">USB_COUNT1_RX_0_BLSIZE_0</link>   0x00008000U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad02d00bc945a618aeace5e452c4ba253">USB_COUNT1_RX_1_COUNT1_RX_1</link>   0x03FF0000U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga548b49b414b09518b7d53aa8d909dd3e">USB_COUNT1_RX_1_NUM_BLOCK_1</link>   0x7C000000U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga40fd3bcecfad1f9e86d62e9821f5b975">USB_COUNT1_RX_1_NUM_BLOCK_1_0</link>   0x04000000U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf02e58910d5f8eb1b19747de91644f36">USB_COUNT1_RX_1_NUM_BLOCK_1_1</link>   0x08000000U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gacd017cd17e28cfa3e91b20f1ef6fce80">USB_COUNT1_RX_1_NUM_BLOCK_1_2</link>   0x10000000U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6a344c7f66f4b101c7791d5fcc4b9387">USB_COUNT1_RX_1_NUM_BLOCK_1_3</link>   0x20000000U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf9e0aee385a54249b15731e1e2bc0ebb">USB_COUNT1_RX_1_NUM_BLOCK_1_4</link>   0x40000000U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4fb7ab13751b1bb20927f93407e78d65">USB_COUNT1_RX_1_BLSIZE_1</link>   0x80000000U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad29fa5a39578290c4559d812c68751a6">USB_COUNT2_RX_0_COUNT2_RX_0</link>   0x000003FFU</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga51249f809be2ee225513613e6b8189dd">USB_COUNT2_RX_0_NUM_BLOCK_0</link>   0x00007C00U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gace1831486761d9efda4d1bb44899cb62">USB_COUNT2_RX_0_NUM_BLOCK_0_0</link>   0x00000400U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6ae2d71c7457670bc3e73864f6652e34">USB_COUNT2_RX_0_NUM_BLOCK_0_1</link>   0x00000800U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9510ae0cc724af72c3b6abe96438613c">USB_COUNT2_RX_0_NUM_BLOCK_0_2</link>   0x00001000U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab703e72c99a86356fc94975661ee3dfa">USB_COUNT2_RX_0_NUM_BLOCK_0_3</link>   0x00002000U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0348126db3c9e40f3ed4eb77d256fd4f">USB_COUNT2_RX_0_NUM_BLOCK_0_4</link>   0x00004000U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga89ed7be1ce46ae7952d51d38618d7a82">USB_COUNT2_RX_0_BLSIZE_0</link>   0x00008000U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaaa3a9d85f8530c4249512470bf14a09a">USB_COUNT2_RX_1_COUNT2_RX_1</link>   0x03FF0000U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9f6d2a2f6909cbf3543629548ba51fc2">USB_COUNT2_RX_1_NUM_BLOCK_1</link>   0x7C000000U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6b0998980832f7ef957bec3547d041d8">USB_COUNT2_RX_1_NUM_BLOCK_1_0</link>   0x04000000U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga224166bbab0f16a95962d3c1e704e14e">USB_COUNT2_RX_1_NUM_BLOCK_1_1</link>   0x08000000U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7b53c6be129906d7d63d9b88384e7ed2">USB_COUNT2_RX_1_NUM_BLOCK_1_2</link>   0x10000000U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga50c773e3a2503f6c5e3e88b2d56f1d1d">USB_COUNT2_RX_1_NUM_BLOCK_1_3</link>   0x20000000U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabb0cf76c39101eab6b9bd733c1f33716">USB_COUNT2_RX_1_NUM_BLOCK_1_4</link>   0x40000000U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf8e9c03223bb6f8e2977672a33e67510">USB_COUNT2_RX_1_BLSIZE_1</link>   0x80000000U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga35f86e7dd0bdaa14454613ce773b36be">USB_COUNT3_RX_0_COUNT3_RX_0</link>   0x000003FFU</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf80e5e92027d75c9c2e7bae05304759a">USB_COUNT3_RX_0_NUM_BLOCK_0</link>   0x00007C00U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad7a399d2c4a6677ccf3f7388f0ec1af5">USB_COUNT3_RX_0_NUM_BLOCK_0_0</link>   0x00000400U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga364d64e94330be32c1d29f7b4da2d84f">USB_COUNT3_RX_0_NUM_BLOCK_0_1</link>   0x00000800U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga88c90043536e912ad1d906b736b12eb2">USB_COUNT3_RX_0_NUM_BLOCK_0_2</link>   0x00001000U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga02813cf6149e593a06e76366a574f5bb">USB_COUNT3_RX_0_NUM_BLOCK_0_3</link>   0x00002000U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8636cbba20c6dd1d0d47dab9ae9bad04">USB_COUNT3_RX_0_NUM_BLOCK_0_4</link>   0x00004000U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga95ab0273f7e420e1c718fb591d44142f">USB_COUNT3_RX_0_BLSIZE_0</link>   0x00008000U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac983eb2e53866d74ea8c7423294e27f0">USB_COUNT3_RX_1_COUNT3_RX_1</link>   0x03FF0000U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab3dc8cad5df5e048f6ce420926dfa3a7">USB_COUNT3_RX_1_NUM_BLOCK_1</link>   0x7C000000U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga58b72ae69111227f1cae04168c721aaa">USB_COUNT3_RX_1_NUM_BLOCK_1_0</link>   0x04000000U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf2712471ea0c1eac0fa900568205daa9">USB_COUNT3_RX_1_NUM_BLOCK_1_1</link>   0x08000000U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0b56366bb66ae13c62492efa9cd087a0">USB_COUNT3_RX_1_NUM_BLOCK_1_2</link>   0x10000000U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga921481514c0bda9e887de808998ed359">USB_COUNT3_RX_1_NUM_BLOCK_1_3</link>   0x20000000U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gadfc2bc433f3b457cac18bb781ab3c254">USB_COUNT3_RX_1_NUM_BLOCK_1_4</link>   0x40000000U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga292e02c41e73a31a9670c91271700031">USB_COUNT3_RX_1_BLSIZE_1</link>   0x80000000U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac3e118f03aff3fef293d7a1a29a77952">USB_COUNT4_RX_0_COUNT4_RX_0</link>   0x000003FFU</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga66145d20783f563b08b083b220863ff7">USB_COUNT4_RX_0_NUM_BLOCK_0</link>   0x00007C00U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa4c31be1adf15d7d9cc85befdaf68b89">USB_COUNT4_RX_0_NUM_BLOCK_0_0</link>   0x00000400U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaeb598992bac6e703dd91fde8e618771b">USB_COUNT4_RX_0_NUM_BLOCK_0_1</link>   0x00000800U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gacda75878ba97e8cb6f55f9eec73c16d1">USB_COUNT4_RX_0_NUM_BLOCK_0_2</link>   0x00001000U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafa3ba819eb08c96e36961cf27dd5047b">USB_COUNT4_RX_0_NUM_BLOCK_0_3</link>   0x00002000U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga33f27fc34dcbb6bcfbcdc57cc1145ee9">USB_COUNT4_RX_0_NUM_BLOCK_0_4</link>   0x00004000U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab637abe54b3de44707513cde5bcb8424">USB_COUNT4_RX_0_BLSIZE_0</link>   0x00008000U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga341680c85474ae283122dbfda527f7eb">USB_COUNT4_RX_1_COUNT4_RX_1</link>   0x03FF0000U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga311a144c7f2f97a7a8a07e60fddc539e">USB_COUNT4_RX_1_NUM_BLOCK_1</link>   0x7C000000U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab75df097c1a96dec6eda7aaee267d007">USB_COUNT4_RX_1_NUM_BLOCK_1_0</link>   0x04000000U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gacf386033654fc3d717fee3125998874f">USB_COUNT4_RX_1_NUM_BLOCK_1_1</link>   0x08000000U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa192016d2af94ffbc4e2527911782e64">USB_COUNT4_RX_1_NUM_BLOCK_1_2</link>   0x10000000U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5fdfeb4ecc9bc9209d52050799053a4e">USB_COUNT4_RX_1_NUM_BLOCK_1_3</link>   0x20000000U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6fa689a90257ee009b2fcf8fdd892853">USB_COUNT4_RX_1_NUM_BLOCK_1_4</link>   0x40000000U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga552fd27d3768fe7bfa860b97e9d1321d">USB_COUNT4_RX_1_BLSIZE_1</link>   0x80000000U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0d891204b7a783b7a0f48758e9bc3801">USB_COUNT5_RX_0_COUNT5_RX_0</link>   0x000003FFU</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8e3189bb99916c8f1de960f195c64204">USB_COUNT5_RX_0_NUM_BLOCK_0</link>   0x00007C00U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3f8960839d232792e5f03018573ac166">USB_COUNT5_RX_0_NUM_BLOCK_0_0</link>   0x00000400U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7f4045ebc4e99ca0a87904934c609f94">USB_COUNT5_RX_0_NUM_BLOCK_0_1</link>   0x00000800U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae6b0476f026153dd0ce4b1b3958ec68f">USB_COUNT5_RX_0_NUM_BLOCK_0_2</link>   0x00001000U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf685080c4ad7960cdc491bab14646219">USB_COUNT5_RX_0_NUM_BLOCK_0_3</link>   0x00002000U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9074f5cc42e2ff6281f4122815edccd5">USB_COUNT5_RX_0_NUM_BLOCK_0_4</link>   0x00004000U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafedf3bc905d24c1a183464de1eb37d0e">USB_COUNT5_RX_0_BLSIZE_0</link>   0x00008000U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9c36cc476f3adadd448e0513b6bf39c6">USB_COUNT5_RX_1_COUNT5_RX_1</link>   0x03FF0000U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga55c2f8f6a6433e61264d950139824c03">USB_COUNT5_RX_1_NUM_BLOCK_1</link>   0x7C000000U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac154eb9b4430398a9f6cec73735cf696">USB_COUNT5_RX_1_NUM_BLOCK_1_0</link>   0x04000000U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9c0407a2d6f64e51a9bf29a1f73eee55">USB_COUNT5_RX_1_NUM_BLOCK_1_1</link>   0x08000000U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga64f0457e141894a4285f2aff5e523861">USB_COUNT5_RX_1_NUM_BLOCK_1_2</link>   0x10000000U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6ce90baf290473b81235f97c4a418ab2">USB_COUNT5_RX_1_NUM_BLOCK_1_3</link>   0x20000000U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0af1794e0b7503d7f0122d9f5d11b1d7">USB_COUNT5_RX_1_NUM_BLOCK_1_4</link>   0x40000000U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1bc337769fdfdae8dbca3859e6c73dce">USB_COUNT5_RX_1_BLSIZE_1</link>   0x80000000U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1314f10984417f05b9e25252a21a9bd9">USB_COUNT6_RX_0_COUNT6_RX_0</link>   0x000003FFU</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa72c65778170a0351203fedff5fbb6d4">USB_COUNT6_RX_0_NUM_BLOCK_0</link>   0x00007C00U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaae3c43ca573b0f3075486a96d3f83bff">USB_COUNT6_RX_0_NUM_BLOCK_0_0</link>   0x00000400U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9955b4c33f02416fed3ed6162311e5ad">USB_COUNT6_RX_0_NUM_BLOCK_0_1</link>   0x00000800U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga42a43edac299903129ec17cfe823f7a1">USB_COUNT6_RX_0_NUM_BLOCK_0_2</link>   0x00001000U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0d368e0d6c069f261402e886162da67e">USB_COUNT6_RX_0_NUM_BLOCK_0_3</link>   0x00002000U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaeb5277d3cc2e53537cf7fb6c53c8fafa">USB_COUNT6_RX_0_NUM_BLOCK_0_4</link>   0x00004000U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafb1bd8accdbf73d1461531d23ca1bc5c">USB_COUNT6_RX_0_BLSIZE_0</link>   0x00008000U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac865707698b11877beb6186db91e45d6">USB_COUNT6_RX_1_COUNT6_RX_1</link>   0x03FF0000U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga45ce1f6227038549f4a52f979f82ee81">USB_COUNT6_RX_1_NUM_BLOCK_1</link>   0x7C000000U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0554791da2f68333d97599361c7b5992">USB_COUNT6_RX_1_NUM_BLOCK_1_0</link>   0x04000000U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac946eecdd872c11b3ac1ef0f7ebaa225">USB_COUNT6_RX_1_NUM_BLOCK_1_1</link>   0x08000000U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf58afc8b1560c1ffae4e98f43eea1b14">USB_COUNT6_RX_1_NUM_BLOCK_1_2</link>   0x10000000U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7076eee4a7fb33d3bdbb328c8f19ecbc">USB_COUNT6_RX_1_NUM_BLOCK_1_3</link>   0x20000000U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga051bf5ecf7ebf29cebcda705be29aab6">USB_COUNT6_RX_1_NUM_BLOCK_1_4</link>   0x40000000U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga95e60cccbd4eb561d4b3415f483f9d82">USB_COUNT6_RX_1_BLSIZE_1</link>   0x80000000U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad1ea08477bbfbdebb3e018687800cbd9">USB_COUNT7_RX_0_COUNT7_RX_0</link>   0x000003FFU</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga41fa51030416044612addae0b6553f99">USB_COUNT7_RX_0_NUM_BLOCK_0</link>   0x00007C00U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac5a8f7f4b9208d685a5298d03fee6fa0">USB_COUNT7_RX_0_NUM_BLOCK_0_0</link>   0x00000400U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3aab70fc0d9fd8bd091e6757f672251f">USB_COUNT7_RX_0_NUM_BLOCK_0_1</link>   0x00000800U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2f5f362f5ee77b5ec03a025aeaba0e79">USB_COUNT7_RX_0_NUM_BLOCK_0_2</link>   0x00001000U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga256fb30d499aec4ac5b3466dda535dbd">USB_COUNT7_RX_0_NUM_BLOCK_0_3</link>   0x00002000U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8855ec0bd405f30270cecf5f8368cf3b">USB_COUNT7_RX_0_NUM_BLOCK_0_4</link>   0x00004000U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0931f0ac0d4e96fdfb5b49ecd7f513be">USB_COUNT7_RX_0_BLSIZE_0</link>   0x00008000U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae5cc32a38662dbefcd8d1ddd5e7c9f8d">USB_COUNT7_RX_1_COUNT7_RX_1</link>   0x03FF0000U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga987278b8b59704e6ff1458d6448b0ab9">USB_COUNT7_RX_1_NUM_BLOCK_1</link>   0x7C000000U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad559fd55f00344b85c0adcf4457b0b07">USB_COUNT7_RX_1_NUM_BLOCK_1_0</link>   0x04000000U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gacf85d83040fdce1d47c2bb4bd1a1af97">USB_COUNT7_RX_1_NUM_BLOCK_1_1</link>   0x08000000U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3b2119f2d24e00121f40a20de6114094">USB_COUNT7_RX_1_NUM_BLOCK_1_2</link>   0x10000000U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0c340bb4814868819551a054e43636a3">USB_COUNT7_RX_1_NUM_BLOCK_1_3</link>   0x20000000U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4424fb27d6dd5fc0af3e9e45893cbb4a">USB_COUNT7_RX_1_NUM_BLOCK_1_4</link>   0x40000000U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0c83c047d53c5609b057b673205b84ff">USB_COUNT7_RX_1_BLSIZE_1</link>   0x80000000U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5bcdd01eb82046959b22b3d254073c22">CAN_MCR_INRQ_Pos</link>   (0U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf7afc4335014982a4cfac31de0cdbebc">CAN_MCR_INRQ_Msk</link>   (0x1UL &lt;&lt; <link linkend="_group___peripheral___registers___bits___definition_1ga5bcdd01eb82046959b22b3d254073c22">CAN_MCR_INRQ_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0cf12be5661908dbe38aa14cd4c3a356">CAN_MCR_INRQ</link>   <link linkend="_group___peripheral___registers___bits___definition_1gaf7afc4335014982a4cfac31de0cdbebc">CAN_MCR_INRQ_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_MCR_SLEEP_Pos</emphasis>   (1U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac4181676e5d50d29f09805be441efc9b">CAN_MCR_SLEEP_Msk</link>   (0x1UL &lt;&lt; CAN_MCR_SLEEP_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gadf9602dfb2f95b481b6e642b95991176">CAN_MCR_SLEEP</link>   <link linkend="_group___peripheral___registers___bits___definition_1gac4181676e5d50d29f09805be441efc9b">CAN_MCR_SLEEP_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_MCR_TXFP_Pos</emphasis>   (2U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gacc1c0efc56b72fa75b6e25d773ada7d2">CAN_MCR_TXFP_Msk</link>   (0x1UL &lt;&lt; CAN_MCR_TXFP_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga35e7e66f9cd8cb6efa6a80367d2294a9">CAN_MCR_TXFP</link>   <link linkend="_group___peripheral___registers___bits___definition_1gacc1c0efc56b72fa75b6e25d773ada7d2">CAN_MCR_TXFP_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_MCR_RFLM_Pos</emphasis>   (3U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5ff5789ccbdf18976ec76ab44cd798e0">CAN_MCR_RFLM_Msk</link>   (0x1UL &lt;&lt; CAN_MCR_RFLM_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga501125ff257a7d02c35a0d6dcbaa2ba8">CAN_MCR_RFLM</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga5ff5789ccbdf18976ec76ab44cd798e0">CAN_MCR_RFLM_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_MCR_NART_Pos</emphasis>   (4U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4f03d5006b20e144bec0f3739345bc60">CAN_MCR_NART_Msk</link>   (0x1UL &lt;&lt; CAN_MCR_NART_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2774f04e286942d36a5b6135c8028049">CAN_MCR_NART</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga4f03d5006b20e144bec0f3739345bc60">CAN_MCR_NART_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_MCR_AWUM_Pos</emphasis>   (5U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5a62120fa01d4bb366f02555ddd6a0d4">CAN_MCR_AWUM_Msk</link>   (0x1UL &lt;&lt; CAN_MCR_AWUM_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa2745f1a565c3f2ec5b16612d1fd66e0">CAN_MCR_AWUM</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga5a62120fa01d4bb366f02555ddd6a0d4">CAN_MCR_AWUM_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_MCR_ABOM_Pos</emphasis>   (6U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaeb5d923de1437f1c441b540c74c6ebd9">CAN_MCR_ABOM_Msk</link>   (0x1UL &lt;&lt; CAN_MCR_ABOM_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad7aff5c0a3ead7f937849ab66eba7490">CAN_MCR_ABOM</link>   <link linkend="_group___peripheral___registers___bits___definition_1gaeb5d923de1437f1c441b540c74c6ebd9">CAN_MCR_ABOM_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_MCR_TTCM_Pos</emphasis>   (7U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2a53a37c946b05dbafc5b7392d5163a3">CAN_MCR_TTCM_Msk</link>   (0x1UL &lt;&lt; CAN_MCR_TTCM_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga32b2eda9cad8a969c5d2349bd1d853bb">CAN_MCR_TTCM</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga2a53a37c946b05dbafc5b7392d5163a3">CAN_MCR_TTCM_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_MCR_RESET_Pos</emphasis>   (15U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafa6c92ebbf496383e92f30301169b1b7">CAN_MCR_RESET_Msk</link>   (0x1UL &lt;&lt; CAN_MCR_RESET_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga410fdbad37a9dbda508b8c437277e79f">CAN_MCR_RESET</link>   <link linkend="_group___peripheral___registers___bits___definition_1gafa6c92ebbf496383e92f30301169b1b7">CAN_MCR_RESET_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_MCR_DBF_Pos</emphasis>   (16U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7284f1c36b5a1422050a8204ff673557">CAN_MCR_DBF_Msk</link>   (0x1UL &lt;&lt; CAN_MCR_DBF_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf74445921cdd9df3e44b6b9ba8f67491">CAN_MCR_DBF</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga7284f1c36b5a1422050a8204ff673557">CAN_MCR_DBF_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_MSR_INAK_Pos</emphasis>   (0U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac65998a2ace7015bb67d9a4a64e4fba5">CAN_MSR_INAK_Msk</link>   (0x1UL &lt;&lt; CAN_MSR_INAK_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2871cee90ebecb760bab16e9c039b682">CAN_MSR_INAK</link>   <link linkend="_group___peripheral___registers___bits___definition_1gac65998a2ace7015bb67d9a4a64e4fba5">CAN_MSR_INAK_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_MSR_SLAK_Pos</emphasis>   (1U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga81eeee3e575f4bd0cf494ad946b11a90">CAN_MSR_SLAK_Msk</link>   (0x1UL &lt;&lt; CAN_MSR_SLAK_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf1611badb362f0fd9047af965509f074">CAN_MSR_SLAK</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga81eeee3e575f4bd0cf494ad946b11a90">CAN_MSR_SLAK_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_MSR_ERRI_Pos</emphasis>   (2U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8a189bb7f091383b4cbc858f14cf1dbc">CAN_MSR_ERRI_Msk</link>   (0x1UL &lt;&lt; CAN_MSR_ERRI_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9c424768e9e963402f37cb95ae87a1ae">CAN_MSR_ERRI</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga8a189bb7f091383b4cbc858f14cf1dbc">CAN_MSR_ERRI_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_MSR_WKUI_Pos</emphasis>   (3U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaad3ddd5d76a1f1e9af5926464efff245">CAN_MSR_WKUI_Msk</link>   (0x1UL &lt;&lt; CAN_MSR_WKUI_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0f4c753b96d21c5001b39ad5b08519fc">CAN_MSR_WKUI</link>   <link linkend="_group___peripheral___registers___bits___definition_1gaad3ddd5d76a1f1e9af5926464efff245">CAN_MSR_WKUI_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_MSR_SLAKI_Pos</emphasis>   (4U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5373a083dae43a5491e9bc91d9478dd5">CAN_MSR_SLAKI_Msk</link>   (0x1UL &lt;&lt; CAN_MSR_SLAKI_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga47ab62ae123c791de27ad05dde5bee91">CAN_MSR_SLAKI</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga5373a083dae43a5491e9bc91d9478dd5">CAN_MSR_SLAKI_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_MSR_TXM_Pos</emphasis>   (8U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9ef1d9966b0022bbbeef87229714ec59">CAN_MSR_TXM_Msk</link>   (0x1UL &lt;&lt; CAN_MSR_TXM_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga651580d35b658e90ea831cb13b8a8988">CAN_MSR_TXM</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga9ef1d9966b0022bbbeef87229714ec59">CAN_MSR_TXM_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_MSR_RXM_Pos</emphasis>   (9U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8eec1fe9e0ab8545330e597a28d9035d">CAN_MSR_RXM_Msk</link>   (0x1UL &lt;&lt; CAN_MSR_RXM_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga67f8e1140b0304930d5b4f2a041a7884">CAN_MSR_RXM</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga8eec1fe9e0ab8545330e597a28d9035d">CAN_MSR_RXM_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_MSR_SAMP_Pos</emphasis>   (10U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga092ef8e336f9e5bf5121d0a5c28606cb">CAN_MSR_SAMP_Msk</link>   (0x1UL &lt;&lt; CAN_MSR_SAMP_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf68038824bb78c4a5c4dee1730848f69">CAN_MSR_SAMP</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga092ef8e336f9e5bf5121d0a5c28606cb">CAN_MSR_SAMP_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_MSR_RX_Pos</emphasis>   (11U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga453cbc8d18bbadf9be9ec9b7987f1dc4">CAN_MSR_RX_Msk</link>   (0x1UL &lt;&lt; CAN_MSR_RX_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6564a1d2f23f246053188a454264eb4b">CAN_MSR_RX</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga453cbc8d18bbadf9be9ec9b7987f1dc4">CAN_MSR_RX_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_TSR_RQCP0_Pos</emphasis>   (0U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2d71df41ef791745448cbd0aaaad6e38">CAN_TSR_RQCP0_Msk</link>   (0x1UL &lt;&lt; CAN_TSR_RQCP0_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4a4809b8908618df57e6393cc7fe0f52">CAN_TSR_RQCP0</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga2d71df41ef791745448cbd0aaaad6e38">CAN_TSR_RQCP0_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_TSR_TXOK0_Pos</emphasis>   (1U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga13bd0e217ec398f9ac7c605b03eaa566">CAN_TSR_TXOK0_Msk</link>   (0x1UL &lt;&lt; CAN_TSR_TXOK0_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaacedb237b31d29aef7f38475e9a6b297">CAN_TSR_TXOK0</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga13bd0e217ec398f9ac7c605b03eaa566">CAN_TSR_TXOK0_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_TSR_ALST0_Pos</emphasis>   (2U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9d2ee6ceab2eab0f30a108d406855c7e">CAN_TSR_ALST0_Msk</link>   (0x1UL &lt;&lt; CAN_TSR_ALST0_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9b94ea5001d70a26ec32d9dc6ff76e47">CAN_TSR_ALST0</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga9d2ee6ceab2eab0f30a108d406855c7e">CAN_TSR_ALST0_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_TSR_TERR0_Pos</emphasis>   (3U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga58999cde45dd10f2f351be5cc8ec1a8b">CAN_TSR_TERR0_Msk</link>   (0x1UL &lt;&lt; CAN_TSR_TERR0_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga805d2dab5b1d4618492b1cf2a3f5e1e0">CAN_TSR_TERR0</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga58999cde45dd10f2f351be5cc8ec1a8b">CAN_TSR_TERR0_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_TSR_ABRQ0_Pos</emphasis>   (7U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa78f950ccfd5a5a906c03de00a311047">CAN_TSR_ABRQ0_Msk</link>   (0x1UL &lt;&lt; CAN_TSR_ABRQ0_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafdac6b87a303b0d0ec9b0d94a54ae31f">CAN_TSR_ABRQ0</link>   <link linkend="_group___peripheral___registers___bits___definition_1gaa78f950ccfd5a5a906c03de00a311047">CAN_TSR_ABRQ0_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_TSR_RQCP1_Pos</emphasis>   (8U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga27fdee112d3e6e2b5f6bad6c9d95cb2b">CAN_TSR_RQCP1_Msk</link>   (0x1UL &lt;&lt; CAN_TSR_RQCP1_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabd3118dec59c3a45d2f262b090699538">CAN_TSR_RQCP1</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga27fdee112d3e6e2b5f6bad6c9d95cb2b">CAN_TSR_RQCP1_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_TSR_TXOK1_Pos</emphasis>   (9U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5d08d43b83ebfa8f93c1ac842ccb1e31">CAN_TSR_TXOK1_Msk</link>   (0x1UL &lt;&lt; CAN_TSR_TXOK1_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaea918e510c5471b1ac797350b7950151">CAN_TSR_TXOK1</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga5d08d43b83ebfa8f93c1ac842ccb1e31">CAN_TSR_TXOK1_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_TSR_ALST1_Pos</emphasis>   (10U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9ffcef1919cf06d2874bff8879d69c23">CAN_TSR_ALST1_Msk</link>   (0x1UL &lt;&lt; CAN_TSR_ALST1_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7a34d996177f23148c9b4cd6b0a80529">CAN_TSR_ALST1</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga9ffcef1919cf06d2874bff8879d69c23">CAN_TSR_ALST1_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_TSR_TERR1_Pos</emphasis>   (11U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5cd5d4653c34defa63b29c42292358dd">CAN_TSR_TERR1_Msk</link>   (0x1UL &lt;&lt; CAN_TSR_TERR1_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9b01eca562bdb60e5416840fca47fff6">CAN_TSR_TERR1</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga5cd5d4653c34defa63b29c42292358dd">CAN_TSR_TERR1_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_TSR_ABRQ1_Pos</emphasis>   (15U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gadca8d9c91c9b53a361a07cea552fe847">CAN_TSR_ABRQ1_Msk</link>   (0x1UL &lt;&lt; CAN_TSR_ABRQ1_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4c44a4e585b3ab1c37a6c2c28c90d6cd">CAN_TSR_ABRQ1</link>   <link linkend="_group___peripheral___registers___bits___definition_1gadca8d9c91c9b53a361a07cea552fe847">CAN_TSR_ABRQ1_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_TSR_RQCP2_Pos</emphasis>   (16U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8137af39f29d789c1794527149da1e70">CAN_TSR_RQCP2_Msk</link>   (0x1UL &lt;&lt; CAN_TSR_RQCP2_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3cf9e83cec96164f1dadf4e43411ebf0">CAN_TSR_RQCP2</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga8137af39f29d789c1794527149da1e70">CAN_TSR_RQCP2_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_TSR_TXOK2_Pos</emphasis>   (17U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab26c50058879d92619cbc4bef2e9d492">CAN_TSR_TXOK2_Msk</link>   (0x1UL &lt;&lt; CAN_TSR_TXOK2_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga782c591bb204d751b470dd53a37d240e">CAN_TSR_TXOK2</link>   <link linkend="_group___peripheral___registers___bits___definition_1gab26c50058879d92619cbc4bef2e9d492">CAN_TSR_TXOK2_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_TSR_ALST2_Pos</emphasis>   (18U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac5a24da79f81578dafc2126d5f731d4a">CAN_TSR_ALST2_Msk</link>   (0x1UL &lt;&lt; CAN_TSR_ALST2_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga75db1172038ebd72db1ed2fedc6108ff">CAN_TSR_ALST2</link>   <link linkend="_group___peripheral___registers___bits___definition_1gac5a24da79f81578dafc2126d5f731d4a">CAN_TSR_ALST2_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_TSR_TERR2_Pos</emphasis>   (19U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabd1cf1551625e3972c4942983a394acc">CAN_TSR_TERR2_Msk</link>   (0x1UL &lt;&lt; CAN_TSR_TERR2_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga26a85626eb26bf99413ba80c676d0af8">CAN_TSR_TERR2</link>   <link linkend="_group___peripheral___registers___bits___definition_1gabd1cf1551625e3972c4942983a394acc">CAN_TSR_TERR2_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_TSR_ABRQ2_Pos</emphasis>   (23U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafba8518081068f7375284a1e07873417">CAN_TSR_ABRQ2_Msk</link>   (0x1UL &lt;&lt; CAN_TSR_ABRQ2_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2a3b7e4be7cebb35ad66cb85b82901bb">CAN_TSR_ABRQ2</link>   <link linkend="_group___peripheral___registers___bits___definition_1gafba8518081068f7375284a1e07873417">CAN_TSR_ABRQ2_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_TSR_CODE_Pos</emphasis>   (24U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga13f9f007576f8a12578052bdbd224681">CAN_TSR_CODE_Msk</link>   (0x3UL &lt;&lt; CAN_TSR_CODE_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac00145ea43822f362f3d473bba62fa13">CAN_TSR_CODE</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga13f9f007576f8a12578052bdbd224681">CAN_TSR_CODE_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_TSR_TME_Pos</emphasis>   (26U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga635aef2e8090ae256c1251a3a1736965">CAN_TSR_TME_Msk</link>   (0x7UL &lt;&lt; CAN_TSR_TME_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga61ab11e97b42c5210109516e30af9b05">CAN_TSR_TME</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga635aef2e8090ae256c1251a3a1736965">CAN_TSR_TME_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_TSR_TME0_Pos</emphasis>   (26U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga440056199033e966155a795be606acdc">CAN_TSR_TME0_Msk</link>   (0x1UL &lt;&lt; CAN_TSR_TME0_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad7500e491fe82e67ed5d40759e8a50f0">CAN_TSR_TME0</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga440056199033e966155a795be606acdc">CAN_TSR_TME0_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_TSR_TME1_Pos</emphasis>   (27U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga39fa95bef47ce6b3631b924d25556454">CAN_TSR_TME1_Msk</link>   (0x1UL &lt;&lt; CAN_TSR_TME1_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5ba2b51def4b1683fd050e43045306ea">CAN_TSR_TME1</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga39fa95bef47ce6b3631b924d25556454">CAN_TSR_TME1_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_TSR_TME2_Pos</emphasis>   (28U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4977ccde238489d3291b2fe91434c713">CAN_TSR_TME2_Msk</link>   (0x1UL &lt;&lt; CAN_TSR_TME2_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf6523fac51d3aed2e36de4c2f07c2a21">CAN_TSR_TME2</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga4977ccde238489d3291b2fe91434c713">CAN_TSR_TME2_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_TSR_LOW_Pos</emphasis>   (29U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gacd34530d99bc8ff61a5e6ce04caf7d67">CAN_TSR_LOW_Msk</link>   (0x7UL &lt;&lt; CAN_TSR_LOW_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga96c6453caa447cc4a9961d6ee5dea74e">CAN_TSR_LOW</link>   <link linkend="_group___peripheral___registers___bits___definition_1gacd34530d99bc8ff61a5e6ce04caf7d67">CAN_TSR_LOW_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_TSR_LOW0_Pos</emphasis>   (29U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0ae04ec8ef32d4f5aa583628114cb54e">CAN_TSR_LOW0_Msk</link>   (0x1UL &lt;&lt; CAN_TSR_LOW0_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga79ff582efea1d7be2d1de7a1fd1a2b65">CAN_TSR_LOW0</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga0ae04ec8ef32d4f5aa583628114cb54e">CAN_TSR_LOW0_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_TSR_LOW1_Pos</emphasis>   (30U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4b5f0c70b09a3395c07d6b2287210b7d">CAN_TSR_LOW1_Msk</link>   (0x1UL &lt;&lt; CAN_TSR_LOW1_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac1e550c2e6a5f8425322f9943fd7c7ed">CAN_TSR_LOW1</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga4b5f0c70b09a3395c07d6b2287210b7d">CAN_TSR_LOW1_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_TSR_LOW2_Pos</emphasis>   (31U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga987f19b94125300653186bb50bb43ca6">CAN_TSR_LOW2_Msk</link>   (0x1UL &lt;&lt; CAN_TSR_LOW2_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gadd1db2c2ce76b732fdb71df65fb8124f">CAN_TSR_LOW2</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga987f19b94125300653186bb50bb43ca6">CAN_TSR_LOW2_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_RF0R_FMP0_Pos</emphasis>   (0U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad74fc3f4e266805779daf7f69194bd97">CAN_RF0R_FMP0_Msk</link>   (0x3UL &lt;&lt; CAN_RF0R_FMP0_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9e23f3d7947e58531524d77b5c4741cc">CAN_RF0R_FMP0</link>   <link linkend="_group___peripheral___registers___bits___definition_1gad74fc3f4e266805779daf7f69194bd97">CAN_RF0R_FMP0_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_RF0R_FULL0_Pos</emphasis>   (3U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga27305e8a2d6f381b6d0ff05d6d0c74ba">CAN_RF0R_FULL0_Msk</link>   (0x1UL &lt;&lt; CAN_RF0R_FULL0_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae934674f6e22a758e430f32cfc386d70">CAN_RF0R_FULL0</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga27305e8a2d6f381b6d0ff05d6d0c74ba">CAN_RF0R_FULL0_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_RF0R_FOVR0_Pos</emphasis>   (4U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa0699f23293ca0bc417c7c1a343f53ba">CAN_RF0R_FOVR0_Msk</link>   (0x1UL &lt;&lt; CAN_RF0R_FOVR0_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2a3d15b3abab8199c16e26a3dffdc8b8">CAN_RF0R_FOVR0</link>   <link linkend="_group___peripheral___registers___bits___definition_1gaa0699f23293ca0bc417c7c1a343f53ba">CAN_RF0R_FOVR0_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_RF0R_RFOM0_Pos</emphasis>   (5U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae3c768b2f6a6c8b8b434991528110467">CAN_RF0R_RFOM0_Msk</link>   (0x1UL &lt;&lt; CAN_RF0R_RFOM0_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga74d2db4b9b7d52712e47557dcc61964d">CAN_RF0R_RFOM0</link>   <link linkend="_group___peripheral___registers___bits___definition_1gae3c768b2f6a6c8b8b434991528110467">CAN_RF0R_RFOM0_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_RF1R_FMP1_Pos</emphasis>   (0U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2b08002573d35c943f136ab6c667f363">CAN_RF1R_FMP1_Msk</link>   (0x3UL &lt;&lt; CAN_RF1R_FMP1_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8f9254d05043df6f21bf96234a03f72f">CAN_RF1R_FMP1</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga2b08002573d35c943f136ab6c667f363">CAN_RF1R_FMP1_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_RF1R_FULL1_Pos</emphasis>   (3U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae0ac244ab1c525913bfcc3d03b9ab06f">CAN_RF1R_FULL1_Msk</link>   (0x1UL &lt;&lt; CAN_RF1R_FULL1_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabdaa12fe4d14254cc4a6a4de749a7d0a">CAN_RF1R_FULL1</link>   <link linkend="_group___peripheral___registers___bits___definition_1gae0ac244ab1c525913bfcc3d03b9ab06f">CAN_RF1R_FULL1_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_RF1R_FOVR1_Pos</emphasis>   (4U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gacee8c5b572eb85447912dcbc62aac97c">CAN_RF1R_FOVR1_Msk</link>   (0x1UL &lt;&lt; CAN_RF1R_FOVR1_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab5eeaabd4db3825bc53d860aca8d7590">CAN_RF1R_FOVR1</link>   <link linkend="_group___peripheral___registers___bits___definition_1gacee8c5b572eb85447912dcbc62aac97c">CAN_RF1R_FOVR1_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_RF1R_RFOM1_Pos</emphasis>   (5U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaec98a01deaf5464a0ba9052a028bf483">CAN_RF1R_RFOM1_Msk</link>   (0x1UL &lt;&lt; CAN_RF1R_RFOM1_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6930f860de4a90e3344e63fbc209b9ab">CAN_RF1R_RFOM1</link>   <link linkend="_group___peripheral___registers___bits___definition_1gaec98a01deaf5464a0ba9052a028bf483">CAN_RF1R_RFOM1_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_IER_TMEIE_Pos</emphasis>   (0U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac38696874c8fbbd05b6413ac11746d6b">CAN_IER_TMEIE_Msk</link>   (0x1UL &lt;&lt; CAN_IER_TMEIE_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafe027af7acd051f5a52db78608a36e26">CAN_IER_TMEIE</link>   <link linkend="_group___peripheral___registers___bits___definition_1gac38696874c8fbbd05b6413ac11746d6b">CAN_IER_TMEIE_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_IER_FMPIE0_Pos</emphasis>   (1U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6885c5945dc4db64d46aa83bd8367e83">CAN_IER_FMPIE0_Msk</link>   (0x1UL &lt;&lt; CAN_IER_FMPIE0_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga59eecd1bb7d1d0e17422a26ae89cf39d">CAN_IER_FMPIE0</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga6885c5945dc4db64d46aa83bd8367e83">CAN_IER_FMPIE0_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_IER_FFIE0_Pos</emphasis>   (2U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8885a2f34117d17dfb78fb78fb18b7a7">CAN_IER_FFIE0_Msk</link>   (0x1UL &lt;&lt; CAN_IER_FFIE0_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf926ae29d98a8b72ef48f001fda07fc3">CAN_IER_FFIE0</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga8885a2f34117d17dfb78fb78fb18b7a7">CAN_IER_FFIE0_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_IER_FOVIE0_Pos</emphasis>   (3U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7859520258dfc8c61eca8da04ff180f9">CAN_IER_FOVIE0_Msk</link>   (0x1UL &lt;&lt; CAN_IER_FOVIE0_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0c423699fdcd2ddddb3046a368505679">CAN_IER_FOVIE0</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga7859520258dfc8c61eca8da04ff180f9">CAN_IER_FOVIE0_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_IER_FMPIE1_Pos</emphasis>   (4U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac66a68cb8bc52e699f9d83673515c3b9">CAN_IER_FMPIE1_Msk</link>   (0x1UL &lt;&lt; CAN_IER_FMPIE1_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4b8492d1b8ce13fead7869a0e4ef39ed">CAN_IER_FMPIE1</link>   <link linkend="_group___peripheral___registers___bits___definition_1gac66a68cb8bc52e699f9d83673515c3b9">CAN_IER_FMPIE1_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_IER_FFIE1_Pos</emphasis>   (5U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga20cba05b98222a9ce8bf5b5804c78ead">CAN_IER_FFIE1_Msk</link>   (0x1UL &lt;&lt; CAN_IER_FFIE1_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf5a7e9d13e8d96bef2ac1972520b1c4f">CAN_IER_FFIE1</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga20cba05b98222a9ce8bf5b5804c78ead">CAN_IER_FFIE1_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_IER_FOVIE1_Pos</emphasis>   (6U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0256723529d4c2adf64c0f5b6da56e7a">CAN_IER_FOVIE1_Msk</link>   (0x1UL &lt;&lt; CAN_IER_FOVIE1_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3734d9bf5cd08ff219b2d8c2f8300dbf">CAN_IER_FOVIE1</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga0256723529d4c2adf64c0f5b6da56e7a">CAN_IER_FOVIE1_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_IER_EWGIE_Pos</emphasis>   (8U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac15046ca7a384201773a9dfeb03deabc">CAN_IER_EWGIE_Msk</link>   (0x1UL &lt;&lt; CAN_IER_EWGIE_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa80103eca53d74a2b047f761336918e3">CAN_IER_EWGIE</link>   <link linkend="_group___peripheral___registers___bits___definition_1gac15046ca7a384201773a9dfeb03deabc">CAN_IER_EWGIE_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_IER_EPVIE_Pos</emphasis>   (9U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gababf833052c2a6ffbd6ce2aa5960a61b">CAN_IER_EPVIE_Msk</link>   (0x1UL &lt;&lt; CAN_IER_EPVIE_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9e3307992cabee858287305a64e5031b">CAN_IER_EPVIE</link>   <link linkend="_group___peripheral___registers___bits___definition_1gababf833052c2a6ffbd6ce2aa5960a61b">CAN_IER_EPVIE_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_IER_BOFIE_Pos</emphasis>   (10U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga748f02d794157dc9684f6c15096d4e75">CAN_IER_BOFIE_Msk</link>   (0x1UL &lt;&lt; CAN_IER_BOFIE_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7d953fd5b625af04f95f5414259769ef">CAN_IER_BOFIE</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga748f02d794157dc9684f6c15096d4e75">CAN_IER_BOFIE_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_IER_LECIE_Pos</emphasis>   (11U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga386f61a3f7ef21600969ef0c936e255c">CAN_IER_LECIE_Msk</link>   (0x1UL &lt;&lt; CAN_IER_LECIE_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga81514ecf1b6596e9930906779c4bdf39">CAN_IER_LECIE</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga386f61a3f7ef21600969ef0c936e255c">CAN_IER_LECIE_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_IER_ERRIE_Pos</emphasis>   (15U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3df7133242e3ff1636bb946649faa8d0">CAN_IER_ERRIE_Msk</link>   (0x1UL &lt;&lt; CAN_IER_ERRIE_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga962968c3ee1f70c714a5b12442369d9a">CAN_IER_ERRIE</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga3df7133242e3ff1636bb946649faa8d0">CAN_IER_ERRIE_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_IER_WKUIE_Pos</emphasis>   (16U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga181d122c65769851c2cc82f4bd764d80">CAN_IER_WKUIE_Msk</link>   (0x1UL &lt;&lt; CAN_IER_WKUIE_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga37f3438e80288c1791de27042df9838e">CAN_IER_WKUIE</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga181d122c65769851c2cc82f4bd764d80">CAN_IER_WKUIE_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_IER_SLKIE_Pos</emphasis>   (17U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf34b93be0df4cfdaad8dbb99f4fa1bc7">CAN_IER_SLKIE_Msk</link>   (0x1UL &lt;&lt; CAN_IER_SLKIE_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga82389b79f21410f5d5f6bef38d192812">CAN_IER_SLKIE</link>   <link linkend="_group___peripheral___registers___bits___definition_1gaf34b93be0df4cfdaad8dbb99f4fa1bc7">CAN_IER_SLKIE_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_ESR_EWGF_Pos</emphasis>   (0U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaace0e3b331bea3a3f35a3bdf88a40b86">CAN_ESR_EWGF_Msk</link>   (0x1UL &lt;&lt; CAN_ESR_EWGF_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2c0c02829fb41ac2a1b1852c19931de8">CAN_ESR_EWGF</link>   <link linkend="_group___peripheral___registers___bits___definition_1gaace0e3b331bea3a3f35a3bdf88a40b86">CAN_ESR_EWGF_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_ESR_EPVF_Pos</emphasis>   (1U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab80e2d629b9aaf329dee50e9e4ee4a3e">CAN_ESR_EPVF_Msk</link>   (0x1UL &lt;&lt; CAN_ESR_EPVF_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga633c961d528cbf8093b0e05e92225ff0">CAN_ESR_EPVF</link>   <link linkend="_group___peripheral___registers___bits___definition_1gab80e2d629b9aaf329dee50e9e4ee4a3e">CAN_ESR_EPVF_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_ESR_BOFF_Pos</emphasis>   (2U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa6607245f6b97f83691b9f9d9a3cf592">CAN_ESR_BOFF_Msk</link>   (0x1UL &lt;&lt; CAN_ESR_BOFF_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga619d49f67f1835a7efc457205fea1225">CAN_ESR_BOFF</link>   <link linkend="_group___peripheral___registers___bits___definition_1gaa6607245f6b97f83691b9f9d9a3cf592">CAN_ESR_BOFF_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_ESR_LEC_Pos</emphasis>   (4U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad88ad0a905fbbe60fa2900f2cec42f5c">CAN_ESR_LEC_Msk</link>   (0x7UL &lt;&lt; CAN_ESR_LEC_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab9f86741dd89034900e300499ae2272e">CAN_ESR_LEC</link>   <link linkend="_group___peripheral___registers___bits___definition_1gad88ad0a905fbbe60fa2900f2cec42f5c">CAN_ESR_LEC_Msk</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga054ebb41578d890d4d9dffb4828f02e7">CAN_ESR_LEC_0</link>   (0x1UL &lt;&lt; CAN_ESR_LEC_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae570e9ba39dbe11808db929392250cf4">CAN_ESR_LEC_1</link>   (0x2UL &lt;&lt; CAN_ESR_LEC_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4998e7bfd002999413c68107911c6e8c">CAN_ESR_LEC_2</link>   (0x4UL &lt;&lt; CAN_ESR_LEC_Pos)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_ESR_TEC_Pos</emphasis>   (16U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga56c7759712292904bf0d15c2d968bbad">CAN_ESR_TEC_Msk</link>   (0xFFUL &lt;&lt; CAN_ESR_TEC_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae3de2080f48cc851c20d920acfd1737d">CAN_ESR_TEC</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga56c7759712292904bf0d15c2d968bbad">CAN_ESR_TEC_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_ESR_REC_Pos</emphasis>   (24U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0143dc7eea1099168ef7fef24192949e">CAN_ESR_REC_Msk</link>   (0xFFUL &lt;&lt; CAN_ESR_REC_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0df5b2ea3f419182e9bd885f55ee5dc9">CAN_ESR_REC</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga0143dc7eea1099168ef7fef24192949e">CAN_ESR_REC_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_BTR_BRP_Pos</emphasis>   (0U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad530ac34faa377b770d56624f009934d">CAN_BTR_BRP_Msk</link>   (0x3FFUL &lt;&lt; CAN_BTR_BRP_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga96a5522b4c06551856f7185bdd448b02">CAN_BTR_BRP</link>   <link linkend="_group___peripheral___registers___bits___definition_1gad530ac34faa377b770d56624f009934d">CAN_BTR_BRP_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_BTR_TS1_Pos</emphasis>   (16U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf97266c03c918c7ff4a0d90b9f80b4f2">CAN_BTR_TS1_Msk</link>   (0xFUL &lt;&lt; CAN_BTR_TS1_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4d7ae8f06f8fbbf5dcfbbbb887057be9">CAN_BTR_TS1</link>   <link linkend="_group___peripheral___registers___bits___definition_1gaf97266c03c918c7ff4a0d90b9f80b4f2">CAN_BTR_TS1_Msk</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga164ffd2240a76982894ce41143a12d82">CAN_BTR_TS1_0</link>   (0x1UL &lt;&lt; CAN_BTR_TS1_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae4365204ebb29eb5595027a4ee9c5f0d">CAN_BTR_TS1_1</link>   (0x2UL &lt;&lt; CAN_BTR_TS1_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga43dc43f11ee173cf07f77aa6e41f1275">CAN_BTR_TS1_2</link>   (0x4UL &lt;&lt; CAN_BTR_TS1_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7a5cd639329fe3eef8cde846247a4be9">CAN_BTR_TS1_3</link>   (0x8UL &lt;&lt; CAN_BTR_TS1_Pos)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_BTR_TS2_Pos</emphasis>   (20U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf7c657a3c97363915a9d739defa0f516">CAN_BTR_TS2_Msk</link>   (0x7UL &lt;&lt; CAN_BTR_TS2_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac006aa2ab26c50227ccaa18e0a79bff3">CAN_BTR_TS2</link>   <link linkend="_group___peripheral___registers___bits___definition_1gaf7c657a3c97363915a9d739defa0f516">CAN_BTR_TS2_Msk</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaee307fe50e8d3cfdc9513da803808880">CAN_BTR_TS2_0</link>   (0x1UL &lt;&lt; CAN_BTR_TS2_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga33265730e1d25198d9fb4347bdce8019">CAN_BTR_TS2_1</link>   (0x2UL &lt;&lt; CAN_BTR_TS2_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaac4720d91283fc1fc74c1f0baaa8a3da">CAN_BTR_TS2_2</link>   (0x4UL &lt;&lt; CAN_BTR_TS2_Pos)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_BTR_SJW_Pos</emphasis>   (24U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaddf7f2fb84354e7e4756bdc25569d6cc">CAN_BTR_SJW_Msk</link>   (0x3UL &lt;&lt; CAN_BTR_SJW_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga04c8b91ddacdcbb779bae42398c94cf2">CAN_BTR_SJW</link>   <link linkend="_group___peripheral___registers___bits___definition_1gaddf7f2fb84354e7e4756bdc25569d6cc">CAN_BTR_SJW_Msk</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga08ae9e8258ef5c241733f6d58eb2a4e4">CAN_BTR_SJW_0</link>   (0x1UL &lt;&lt; CAN_BTR_SJW_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8178f0abe0f854f4503ded1ad1adb531">CAN_BTR_SJW_1</link>   (0x2UL &lt;&lt; CAN_BTR_SJW_Pos)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_BTR_LBKM_Pos</emphasis>   (30U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa32a82ff55c8008f4c0a1e16c0492d6c">CAN_BTR_LBKM_Msk</link>   (0x1UL &lt;&lt; CAN_BTR_LBKM_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac6c0a81d8dcde61a1f2772232f5343b8">CAN_BTR_LBKM</link>   <link linkend="_group___peripheral___registers___bits___definition_1gaa32a82ff55c8008f4c0a1e16c0492d6c">CAN_BTR_LBKM_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_BTR_SILM_Pos</emphasis>   (31U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8a7f4e5e22b9959994c790ac9c7f03d3">CAN_BTR_SILM_Msk</link>   (0x1UL &lt;&lt; CAN_BTR_SILM_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa36bc23e833190cbee9b8cf5cf49159d">CAN_BTR_SILM</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga8a7f4e5e22b9959994c790ac9c7f03d3">CAN_BTR_SILM_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_TI0R_TXRQ_Pos</emphasis>   (0U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga53cf2d76df5b85e7363ca6fb45e71c4a">CAN_TI0R_TXRQ_Msk</link>   (0x1UL &lt;&lt; CAN_TI0R_TXRQ_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7b79cbb7ebb7f3419aa6ac04bd76899a">CAN_TI0R_TXRQ</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga53cf2d76df5b85e7363ca6fb45e71c4a">CAN_TI0R_TXRQ_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_TI0R_RTR_Pos</emphasis>   (1U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab713759c47fadc25119dd265c413f771">CAN_TI0R_RTR_Msk</link>   (0x1UL &lt;&lt; CAN_TI0R_RTR_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad5556f2ceb5b71b8afa76a18a31cbb6a">CAN_TI0R_RTR</link>   <link linkend="_group___peripheral___registers___bits___definition_1gab713759c47fadc25119dd265c413f771">CAN_TI0R_RTR_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_TI0R_IDE_Pos</emphasis>   (2U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga080d97de6d25618d06b2d0a453c692b6">CAN_TI0R_IDE_Msk</link>   (0x1UL &lt;&lt; CAN_TI0R_IDE_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga06f761a877f8ad39f878284f69119c0b">CAN_TI0R_IDE</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga080d97de6d25618d06b2d0a453c692b6">CAN_TI0R_IDE_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_TI0R_EXID_Pos</emphasis>   (3U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2138165e39efac11d31381e1d7c72bfa">CAN_TI0R_EXID_Msk</link>   (0x3FFFFUL &lt;&lt; CAN_TI0R_EXID_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga894df6ad0d2976fe643dcb77052672f5">CAN_TI0R_EXID</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga2138165e39efac11d31381e1d7c72bfa">CAN_TI0R_EXID_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_TI0R_STID_Pos</emphasis>   (21U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad4b180d9e1ecf00b104d18670496a8db">CAN_TI0R_STID_Msk</link>   (0x7FFUL &lt;&lt; CAN_TI0R_STID_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4d3b5882e1f9f76f5cfebffb5bc2f717">CAN_TI0R_STID</link>   <link linkend="_group___peripheral___registers___bits___definition_1gad4b180d9e1ecf00b104d18670496a8db">CAN_TI0R_STID_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_TDT0R_DLC_Pos</emphasis>   (0U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga06a3a47edaaf175482a18feccbce3a61">CAN_TDT0R_DLC_Msk</link>   (0xFUL &lt;&lt; CAN_TDT0R_DLC_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gacf812eaee11f12863773b3f8e95ae6e2">CAN_TDT0R_DLC</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga06a3a47edaaf175482a18feccbce3a61">CAN_TDT0R_DLC_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_TDT0R_TGT_Pos</emphasis>   (8U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga394785c0a3d16b48d7bbcc524d2821a3">CAN_TDT0R_TGT_Msk</link>   (0x1UL &lt;&lt; CAN_TDT0R_TGT_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad2d329960b527a62fab099a084bfa906">CAN_TDT0R_TGT</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga394785c0a3d16b48d7bbcc524d2821a3">CAN_TDT0R_TGT_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_TDT0R_TIME_Pos</emphasis>   (16U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga544adf091e79aa36d9d7a6e47bafcb41">CAN_TDT0R_TIME_Msk</link>   (0xFFFFUL &lt;&lt; CAN_TDT0R_TIME_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga104ba91151bf88edd44593b1690b879a">CAN_TDT0R_TIME</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga544adf091e79aa36d9d7a6e47bafcb41">CAN_TDT0R_TIME_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_TDL0R_DATA0_Pos</emphasis>   (0U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga21c0f147ab22439d7677e400651302c4">CAN_TDL0R_DATA0_Msk</link>   (0xFFUL &lt;&lt; CAN_TDL0R_DATA0_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gadec3350607b41410ddb6e00a71a4384e">CAN_TDL0R_DATA0</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga21c0f147ab22439d7677e400651302c4">CAN_TDL0R_DATA0_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_TDL0R_DATA1_Pos</emphasis>   (8U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae03b879d3e573023038e211ea211ae9f">CAN_TDL0R_DATA1_Msk</link>   (0xFFUL &lt;&lt; CAN_TDL0R_DATA1_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1cd20d218027e7432178c67414475830">CAN_TDL0R_DATA1</link>   <link linkend="_group___peripheral___registers___bits___definition_1gae03b879d3e573023038e211ea211ae9f">CAN_TDL0R_DATA1_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_TDL0R_DATA2_Pos</emphasis>   (16U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gadcc788dc5db08c074c7026e60d3af7cb">CAN_TDL0R_DATA2_Msk</link>   (0xFFUL &lt;&lt; CAN_TDL0R_DATA2_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa04384f0a7c5026c91a33a005c755d68">CAN_TDL0R_DATA2</link>   <link linkend="_group___peripheral___registers___bits___definition_1gadcc788dc5db08c074c7026e60d3af7cb">CAN_TDL0R_DATA2_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_TDL0R_DATA3_Pos</emphasis>   (24U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga782c6f20d550a56c15fe265a75105255">CAN_TDL0R_DATA3_Msk</link>   (0xFFUL &lt;&lt; CAN_TDL0R_DATA3_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga283a1bfa52851ea4ee45f45817985752">CAN_TDL0R_DATA3</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga782c6f20d550a56c15fe265a75105255">CAN_TDL0R_DATA3_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_TDH0R_DATA4_Pos</emphasis>   (0U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2389e6393c4c90eac09ecadd67e77203">CAN_TDH0R_DATA4_Msk</link>   (0xFFUL &lt;&lt; CAN_TDH0R_DATA4_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0114ae75b33f978ca7825f7bcd836982">CAN_TDH0R_DATA4</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga2389e6393c4c90eac09ecadd67e77203">CAN_TDH0R_DATA4_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_TDH0R_DATA5_Pos</emphasis>   (8U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gadeaa64cd95a54957ee402f9edbd62411">CAN_TDH0R_DATA5_Msk</link>   (0xFFUL &lt;&lt; CAN_TDH0R_DATA5_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf5b6a0742ac1bcd5ef0408cb0f92ef75">CAN_TDH0R_DATA5</link>   <link linkend="_group___peripheral___registers___bits___definition_1gadeaa64cd95a54957ee402f9edbd62411">CAN_TDH0R_DATA5_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_TDH0R_DATA6_Pos</emphasis>   (16U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga80deb2e84b16aa300ba4b6dad03ced70">CAN_TDH0R_DATA6_Msk</link>   (0xFFUL &lt;&lt; CAN_TDH0R_DATA6_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac8ea7090da55c7cc9993235efa1c4a02">CAN_TDH0R_DATA6</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga80deb2e84b16aa300ba4b6dad03ced70">CAN_TDH0R_DATA6_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_TDH0R_DATA7_Pos</emphasis>   (24U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad14d21df0b2b694450b769b900c1161e">CAN_TDH0R_DATA7_Msk</link>   (0xFFUL &lt;&lt; CAN_TDH0R_DATA7_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6021a4045fbfd71817bf9aec6cbc731c">CAN_TDH0R_DATA7</link>   <link linkend="_group___peripheral___registers___bits___definition_1gad14d21df0b2b694450b769b900c1161e">CAN_TDH0R_DATA7_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_TI1R_TXRQ_Pos</emphasis>   (0U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga89f8f9283cb55ff6427db96afb6ad799">CAN_TI1R_TXRQ_Msk</link>   (0x1UL &lt;&lt; CAN_TI1R_TXRQ_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0adf4a08415673753fafedf463f93bee">CAN_TI1R_TXRQ</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga89f8f9283cb55ff6427db96afb6ad799">CAN_TI1R_TXRQ_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_TI1R_RTR_Pos</emphasis>   (1U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2f27bd0f65fe4d7afe69a92c28bef94e">CAN_TI1R_RTR_Msk</link>   (0x1UL &lt;&lt; CAN_TI1R_RTR_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga476cde56b1a2a13cde8477d5178ba34b">CAN_TI1R_RTR</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga2f27bd0f65fe4d7afe69a92c28bef94e">CAN_TI1R_RTR_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_TI1R_IDE_Pos</emphasis>   (2U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga20f905ac8ef34db338cd9b9e94ea7216">CAN_TI1R_IDE_Msk</link>   (0x1UL &lt;&lt; CAN_TI1R_IDE_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8f338f3e295b7b512ed865b3f9a8d6de">CAN_TI1R_IDE</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga20f905ac8ef34db338cd9b9e94ea7216">CAN_TI1R_IDE_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_TI1R_EXID_Pos</emphasis>   (3U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8ba8b24afd72b47c403129c09a6f295f">CAN_TI1R_EXID_Msk</link>   (0x3FFFFUL &lt;&lt; CAN_TI1R_EXID_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6c660943fa3c70c4974c2dacd3e4ca2e">CAN_TI1R_EXID</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga8ba8b24afd72b47c403129c09a6f295f">CAN_TI1R_EXID_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_TI1R_STID_Pos</emphasis>   (21U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2fb9bb620f8051f9059d78eb2fd09cd9">CAN_TI1R_STID_Msk</link>   (0x7FFUL &lt;&lt; CAN_TI1R_STID_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga842071768c2f8f5eae11a764a77dd0dd">CAN_TI1R_STID</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga2fb9bb620f8051f9059d78eb2fd09cd9">CAN_TI1R_STID_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_TDT1R_DLC_Pos</emphasis>   (0U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga78cb2a08e7abfd8105acee53c2fe6957">CAN_TDT1R_DLC_Msk</link>   (0xFUL &lt;&lt; CAN_TDT1R_DLC_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga68ef8b6cb43a80d29c5fc318a67acd3b">CAN_TDT1R_DLC</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga78cb2a08e7abfd8105acee53c2fe6957">CAN_TDT1R_DLC_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_TDT1R_TGT_Pos</emphasis>   (8U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga36274682f7c568c18db742816468f08d">CAN_TDT1R_TGT_Msk</link>   (0x1UL &lt;&lt; CAN_TDT1R_TGT_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga35757787e6481553885fdf4fd2738c4b">CAN_TDT1R_TGT</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga36274682f7c568c18db742816468f08d">CAN_TDT1R_TGT_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_TDT1R_TIME_Pos</emphasis>   (16U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga96a341aceed7cefa4f144685b047b5aa">CAN_TDT1R_TIME_Msk</link>   (0xFFFFUL &lt;&lt; CAN_TDT1R_TIME_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad28ac334a59a6679c362611d65666910">CAN_TDT1R_TIME</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga96a341aceed7cefa4f144685b047b5aa">CAN_TDT1R_TIME_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_TDL1R_DATA0_Pos</emphasis>   (0U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga16520ea88ace96a458b0818d3e4d5cf2">CAN_TDL1R_DATA0_Msk</link>   (0xFFUL &lt;&lt; CAN_TDL1R_DATA0_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga21abc05257bcdfa47fc824b4d806a105">CAN_TDL1R_DATA0</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga16520ea88ace96a458b0818d3e4d5cf2">CAN_TDL1R_DATA0_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_TDL1R_DATA1_Pos</emphasis>   (8U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga22d121d05d7faac3231ab8b0cc3fd4e2">CAN_TDL1R_DATA1_Msk</link>   (0xFFUL &lt;&lt; CAN_TDL1R_DATA1_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0bf459dee1be706b38141722be67e4ab">CAN_TDL1R_DATA1</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga22d121d05d7faac3231ab8b0cc3fd4e2">CAN_TDL1R_DATA1_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_TDL1R_DATA2_Pos</emphasis>   (16U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga06359cf64606bd479a4a5e074c5e70ac">CAN_TDL1R_DATA2_Msk</link>   (0xFFUL &lt;&lt; CAN_TDL1R_DATA2_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaeb92a65c225432fab0daa30808d5065c">CAN_TDL1R_DATA2</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga06359cf64606bd479a4a5e074c5e70ac">CAN_TDL1R_DATA2_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_TDL1R_DATA3_Pos</emphasis>   (24U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga17d98be9066ebe1cf701052043be89bc">CAN_TDL1R_DATA3_Msk</link>   (0xFFUL &lt;&lt; CAN_TDL1R_DATA3_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga482506faa59360c6a48aa9bc55a024c4">CAN_TDL1R_DATA3</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga17d98be9066ebe1cf701052043be89bc">CAN_TDL1R_DATA3_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_TDH1R_DATA4_Pos</emphasis>   (0U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga44d94c7419786e7bba7ec0a1b35395cb">CAN_TDH1R_DATA4_Msk</link>   (0xFFUL &lt;&lt; CAN_TDH1R_DATA4_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga41c3f19eea0d63211f643833da984c90">CAN_TDH1R_DATA4</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga44d94c7419786e7bba7ec0a1b35395cb">CAN_TDH1R_DATA4_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_TDH1R_DATA5_Pos</emphasis>   (8U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa946d8a10e5f952a5c4eda78228042af">CAN_TDH1R_DATA5_Msk</link>   (0xFFUL &lt;&lt; CAN_TDH1R_DATA5_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga35cbe73d2ce87b6aaf19510818610d16">CAN_TDH1R_DATA5</link>   <link linkend="_group___peripheral___registers___bits___definition_1gaa946d8a10e5f952a5c4eda78228042af">CAN_TDH1R_DATA5_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_TDH1R_DATA6_Pos</emphasis>   (16U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaff0a58abbdfa5e21213dbc2f82935250">CAN_TDH1R_DATA6_Msk</link>   (0xFFUL &lt;&lt; CAN_TDH1R_DATA6_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1b731ca095cbad8e56ba4147c14d7128">CAN_TDH1R_DATA6</link>   <link linkend="_group___peripheral___registers___bits___definition_1gaff0a58abbdfa5e21213dbc2f82935250">CAN_TDH1R_DATA6_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_TDH1R_DATA7_Pos</emphasis>   (24U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga625d5b8e464b8dfc789e4191f55444cf">CAN_TDH1R_DATA7_Msk</link>   (0xFFUL &lt;&lt; CAN_TDH1R_DATA7_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaec56ce4aba46e836d44e2c034a9ed817">CAN_TDH1R_DATA7</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga625d5b8e464b8dfc789e4191f55444cf">CAN_TDH1R_DATA7_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_TI2R_TXRQ_Pos</emphasis>   (0U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga76f8681c59cc25db5a1089ecfc20a2ce">CAN_TI2R_TXRQ_Msk</link>   (0x1UL &lt;&lt; CAN_TI2R_TXRQ_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab4edd8438a684e353c497f80cb37365f">CAN_TI2R_TXRQ</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga76f8681c59cc25db5a1089ecfc20a2ce">CAN_TI2R_TXRQ_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_TI2R_RTR_Pos</emphasis>   (1U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafe417e434f32c25426c52b68fb763c9f">CAN_TI2R_RTR_Msk</link>   (0x1UL &lt;&lt; CAN_TI2R_RTR_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga980cfab3daebb05da35b6166a051385d">CAN_TI2R_RTR</link>   <link linkend="_group___peripheral___registers___bits___definition_1gafe417e434f32c25426c52b68fb763c9f">CAN_TI2R_RTR_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_TI2R_IDE_Pos</emphasis>   (2U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab5048adf1f603ea5d5170f3f9bcb92b4">CAN_TI2R_IDE_Msk</link>   (0x1UL &lt;&lt; CAN_TI2R_IDE_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac1d888a2225c77452f73bf66fb0e1b78">CAN_TI2R_IDE</link>   <link linkend="_group___peripheral___registers___bits___definition_1gab5048adf1f603ea5d5170f3f9bcb92b4">CAN_TI2R_IDE_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_TI2R_EXID_Pos</emphasis>   (3U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gade10da0694545f61f922cc3679f719d1">CAN_TI2R_EXID_Msk</link>   (0x3FFFFUL &lt;&lt; CAN_TI2R_EXID_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae62678bd1dc39aae5a153e9c9b3c3f3b">CAN_TI2R_EXID</link>   <link linkend="_group___peripheral___registers___bits___definition_1gade10da0694545f61f922cc3679f719d1">CAN_TI2R_EXID_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_TI2R_STID_Pos</emphasis>   (21U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga78165cdc898ec9184cf14df3d1940a46">CAN_TI2R_STID_Msk</link>   (0x7FFUL &lt;&lt; CAN_TI2R_STID_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga41c8bd734dd29caa40d34ced3981443a">CAN_TI2R_STID</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga78165cdc898ec9184cf14df3d1940a46">CAN_TI2R_STID_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_TDT2R_DLC_Pos</emphasis>   (0U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga63e75710f89ae715962fd2e2c5465edb">CAN_TDT2R_DLC_Msk</link>   (0xFUL &lt;&lt; CAN_TDT2R_DLC_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga52898eb9fa3bcf0b8086220971af49f5">CAN_TDT2R_DLC</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga63e75710f89ae715962fd2e2c5465edb">CAN_TDT2R_DLC_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_TDT2R_TGT_Pos</emphasis>   (8U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga01d388232664bf958d0396c19e39c815">CAN_TDT2R_TGT_Msk</link>   (0x1UL &lt;&lt; CAN_TDT2R_TGT_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4c51b43d309b56e8a64724ef1517033e">CAN_TDT2R_TGT</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga01d388232664bf958d0396c19e39c815">CAN_TDT2R_TGT_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_TDT2R_TIME_Pos</emphasis>   (16U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9585327a9b756069b9a3ee0727e35f19">CAN_TDT2R_TIME_Msk</link>   (0xFFFFUL &lt;&lt; CAN_TDT2R_TIME_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga508aea584f7c81700b485916a13431fa">CAN_TDT2R_TIME</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga9585327a9b756069b9a3ee0727e35f19">CAN_TDT2R_TIME_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_TDL2R_DATA0_Pos</emphasis>   (0U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad9d44c13085429bc76007fa3aff31964">CAN_TDL2R_DATA0_Msk</link>   (0xFFUL &lt;&lt; CAN_TDL2R_DATA0_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7a9852d0f6058c19f0e678228ea14a21">CAN_TDL2R_DATA0</link>   <link linkend="_group___peripheral___registers___bits___definition_1gad9d44c13085429bc76007fa3aff31964">CAN_TDL2R_DATA0_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_TDL2R_DATA1_Pos</emphasis>   (8U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac9e6c39a9c27791be19e6cde5f8c45c7">CAN_TDL2R_DATA1_Msk</link>   (0xFFUL &lt;&lt; CAN_TDL2R_DATA1_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad5be1bcda68f562be669184b30727be1">CAN_TDL2R_DATA1</link>   <link linkend="_group___peripheral___registers___bits___definition_1gac9e6c39a9c27791be19e6cde5f8c45c7">CAN_TDL2R_DATA1_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_TDL2R_DATA2_Pos</emphasis>   (16U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4dae494d814d7c4c5785066ffc203f11">CAN_TDL2R_DATA2_Msk</link>   (0xFFUL &lt;&lt; CAN_TDL2R_DATA2_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga62cd5e7f3e98fe5b247998d39ebdd6fb">CAN_TDL2R_DATA2</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga4dae494d814d7c4c5785066ffc203f11">CAN_TDL2R_DATA2_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_TDL2R_DATA3_Pos</emphasis>   (24U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9551d67aa378b224e317e4f298ccd195">CAN_TDL2R_DATA3_Msk</link>   (0xFFUL &lt;&lt; CAN_TDL2R_DATA3_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3d76ed3982f13fb34a54d62f0caa3fa2">CAN_TDL2R_DATA3</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga9551d67aa378b224e317e4f298ccd195">CAN_TDL2R_DATA3_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_TDH2R_DATA4_Pos</emphasis>   (0U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae061c8ed2699c7a7be546e5825946c60">CAN_TDH2R_DATA4_Msk</link>   (0xFFUL &lt;&lt; CAN_TDH2R_DATA4_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga23a93a13da2f302ecd2f0c462065428d">CAN_TDH2R_DATA4</link>   <link linkend="_group___peripheral___registers___bits___definition_1gae061c8ed2699c7a7be546e5825946c60">CAN_TDH2R_DATA4_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_TDH2R_DATA5_Pos</emphasis>   (8U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf5ace2c6eb67c621bf571e285b76b007">CAN_TDH2R_DATA5_Msk</link>   (0xFFUL &lt;&lt; CAN_TDH2R_DATA5_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab9f372328c8d1e4fe2503d45aed50fb6">CAN_TDH2R_DATA5</link>   <link linkend="_group___peripheral___registers___bits___definition_1gaf5ace2c6eb67c621bf571e285b76b007">CAN_TDH2R_DATA5_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_TDH2R_DATA6_Pos</emphasis>   (16U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga621fec630f1758b3f11a2e52e62fa970">CAN_TDH2R_DATA6_Msk</link>   (0xFFUL &lt;&lt; CAN_TDH2R_DATA6_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae96248bcf102a3c6f39f72cdcf8e4fe5">CAN_TDH2R_DATA6</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga621fec630f1758b3f11a2e52e62fa970">CAN_TDH2R_DATA6_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_TDH2R_DATA7_Pos</emphasis>   (24U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaee62fccda69811932555a125bce78606">CAN_TDH2R_DATA7_Msk</link>   (0xFFUL &lt;&lt; CAN_TDH2R_DATA7_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga895341b943e4b01938857b84a0b0dbda">CAN_TDH2R_DATA7</link>   <link linkend="_group___peripheral___registers___bits___definition_1gaee62fccda69811932555a125bce78606">CAN_TDH2R_DATA7_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_RI0R_RTR_Pos</emphasis>   (1U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga833387b84a95443455bffb4a6390b7b9">CAN_RI0R_RTR_Msk</link>   (0x1UL &lt;&lt; CAN_RI0R_RTR_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga41f4780b822a42834bf1927eb92b4fba">CAN_RI0R_RTR</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga833387b84a95443455bffb4a6390b7b9">CAN_RI0R_RTR_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_RI0R_IDE_Pos</emphasis>   (2U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga80f4b044d79d1e751d54a604b637c26c">CAN_RI0R_IDE_Msk</link>   (0x1UL &lt;&lt; CAN_RI0R_IDE_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga688074182caafff289c921548bc9afca">CAN_RI0R_IDE</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga80f4b044d79d1e751d54a604b637c26c">CAN_RI0R_IDE_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_RI0R_EXID_Pos</emphasis>   (3U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gacf95ca68eadd026273958ef22678dc37">CAN_RI0R_EXID_Msk</link>   (0x3FFFFUL &lt;&lt; CAN_RI0R_EXID_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4d81487e8b340810e3193cd8f1386240">CAN_RI0R_EXID</link>   <link linkend="_group___peripheral___registers___bits___definition_1gacf95ca68eadd026273958ef22678dc37">CAN_RI0R_EXID_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_RI0R_STID_Pos</emphasis>   (21U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga02a63ecf925c0930d317bdbf439e9486">CAN_RI0R_STID_Msk</link>   (0x7FFUL &lt;&lt; CAN_RI0R_STID_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga101aa355c83b8c7d068f02b7dcc5b98f">CAN_RI0R_STID</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga02a63ecf925c0930d317bdbf439e9486">CAN_RI0R_STID_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_RDT0R_DLC_Pos</emphasis>   (0U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gace43bd7d7388fd3cf4c33142d62ef541">CAN_RDT0R_DLC_Msk</link>   (0xFUL &lt;&lt; CAN_RDT0R_DLC_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga17ca0af4afd89e6a1c43ffd1430359b7">CAN_RDT0R_DLC</link>   <link linkend="_group___peripheral___registers___bits___definition_1gace43bd7d7388fd3cf4c33142d62ef541">CAN_RDT0R_DLC_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_RDT0R_FMI_Pos</emphasis>   (8U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9bafb8a31e8370f9d068a1acfe30e222">CAN_RDT0R_FMI_Msk</link>   (0xFFUL &lt;&lt; CAN_RDT0R_FMI_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5081739b6e21e033b95e68af9331a6d1">CAN_RDT0R_FMI</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga9bafb8a31e8370f9d068a1acfe30e222">CAN_RDT0R_FMI_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_RDT0R_TIME_Pos</emphasis>   (16U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafcf8581ecb0c6b9bf464155b93f1003a">CAN_RDT0R_TIME_Msk</link>   (0xFFFFUL &lt;&lt; CAN_RDT0R_TIME_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae20b7a72690033591eeda7a511ac4a2e">CAN_RDT0R_TIME</link>   <link linkend="_group___peripheral___registers___bits___definition_1gafcf8581ecb0c6b9bf464155b93f1003a">CAN_RDT0R_TIME_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_RDL0R_DATA0_Pos</emphasis>   (0U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga15f91b45288700ef7858e998d598ea21">CAN_RDL0R_DATA0_Msk</link>   (0xFFUL &lt;&lt; CAN_RDL0R_DATA0_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga44313106efc3a5a65633168a2ad1928d">CAN_RDL0R_DATA0</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga15f91b45288700ef7858e998d598ea21">CAN_RDL0R_DATA0_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_RDL0R_DATA1_Pos</emphasis>   (8U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga86f144804d9b849f9bf589f9d0d53b4c">CAN_RDL0R_DATA1_Msk</link>   (0xFFUL &lt;&lt; CAN_RDL0R_DATA1_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga73d4025ce501af78db93761e8b8c3b9e">CAN_RDL0R_DATA1</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga86f144804d9b849f9bf589f9d0d53b4c">CAN_RDL0R_DATA1_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_RDL0R_DATA2_Pos</emphasis>   (16U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga75e00e47c6f9bab7a6602af43e7d9d4d">CAN_RDL0R_DATA2_Msk</link>   (0xFFUL &lt;&lt; CAN_RDL0R_DATA2_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga52b3c31ad72881e11a4d3cae073a0df8">CAN_RDL0R_DATA2</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga75e00e47c6f9bab7a6602af43e7d9d4d">CAN_RDL0R_DATA2_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_RDL0R_DATA3_Pos</emphasis>   (24U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa0b46bd6794046d7c70d8db43a5c5524">CAN_RDL0R_DATA3_Msk</link>   (0xFFUL &lt;&lt; CAN_RDL0R_DATA3_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad637a53ae780998f95f2bb570d5cd05a">CAN_RDL0R_DATA3</link>   <link linkend="_group___peripheral___registers___bits___definition_1gaa0b46bd6794046d7c70d8db43a5c5524">CAN_RDL0R_DATA3_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_RDH0R_DATA4_Pos</emphasis>   (0U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga043ce7187baa93bc909445ec56a283b1">CAN_RDH0R_DATA4_Msk</link>   (0xFFUL &lt;&lt; CAN_RDH0R_DATA4_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4dc7309c31cda93d05bb1fe1c923646c">CAN_RDH0R_DATA4</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga043ce7187baa93bc909445ec56a283b1">CAN_RDH0R_DATA4_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_RDH0R_DATA5_Pos</emphasis>   (8U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1a76bc6ca34c282e8d5e6d80de4d2ae6">CAN_RDH0R_DATA5_Msk</link>   (0xFFUL &lt;&lt; CAN_RDH0R_DATA5_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga577eba5ab3a66283f5c0837e91f1776a">CAN_RDH0R_DATA5</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga1a76bc6ca34c282e8d5e6d80de4d2ae6">CAN_RDH0R_DATA5_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_RDH0R_DATA6_Pos</emphasis>   (16U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5ea6c132f074602725c9d14d4a66826c">CAN_RDH0R_DATA6_Msk</link>   (0xFFUL &lt;&lt; CAN_RDH0R_DATA6_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga27a0bd49dc24e59b776ad5a00aabb97b">CAN_RDH0R_DATA6</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga5ea6c132f074602725c9d14d4a66826c">CAN_RDH0R_DATA6_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_RDH0R_DATA7_Pos</emphasis>   (24U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga167fa92520367130afbb5e929ff8b542">CAN_RDH0R_DATA7_Msk</link>   (0xFFUL &lt;&lt; CAN_RDH0R_DATA7_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga243b8a3632812b2f8c7b447ed635ce5f">CAN_RDH0R_DATA7</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga167fa92520367130afbb5e929ff8b542">CAN_RDH0R_DATA7_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_RI1R_RTR_Pos</emphasis>   (1U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2e9658541637a4332c1ccf67b34a8fb9">CAN_RI1R_RTR_Msk</link>   (0x1UL &lt;&lt; CAN_RI1R_RTR_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafbd0ecd9579a339bffb95ea3b7c9f1e8">CAN_RI1R_RTR</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga2e9658541637a4332c1ccf67b34a8fb9">CAN_RI1R_RTR_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_RI1R_IDE_Pos</emphasis>   (2U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga68b6e874a467bca60ef46e3ffb30f098">CAN_RI1R_IDE_Msk</link>   (0x1UL &lt;&lt; CAN_RI1R_IDE_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8dcedeb4250767a66a4d60c67e367cf8">CAN_RI1R_IDE</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga68b6e874a467bca60ef46e3ffb30f098">CAN_RI1R_IDE_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_RI1R_EXID_Pos</emphasis>   (3U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1f8b1261a02cdc318caab37e7cff0f5f">CAN_RI1R_EXID_Msk</link>   (0x3FFFFUL &lt;&lt; CAN_RI1R_EXID_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2ca45b282f2582c91450d4e1204121cf">CAN_RI1R_EXID</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga1f8b1261a02cdc318caab37e7cff0f5f">CAN_RI1R_EXID_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_RI1R_STID_Pos</emphasis>   (21U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga27b4d8511b43ff7f56e18c15c6b260e0">CAN_RI1R_STID_Msk</link>   (0x7FFUL &lt;&lt; CAN_RI1R_STID_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7f3c3aab0f24533821188d14901b3980">CAN_RI1R_STID</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga27b4d8511b43ff7f56e18c15c6b260e0">CAN_RI1R_STID_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_RDT1R_DLC_Pos</emphasis>   (0U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa33d633807f57ecc34d45c20e704a330">CAN_RDT1R_DLC_Msk</link>   (0xFUL &lt;&lt; CAN_RDT1R_DLC_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga964b0fa7c70a24a74165c57b3486aae8">CAN_RDT1R_DLC</link>   <link linkend="_group___peripheral___registers___bits___definition_1gaa33d633807f57ecc34d45c20e704a330">CAN_RDT1R_DLC_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_RDT1R_FMI_Pos</emphasis>   (8U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga41ca9a71d5f237de7e4d758b2b5850b5">CAN_RDT1R_FMI_Msk</link>   (0xFFUL &lt;&lt; CAN_RDT1R_FMI_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf7f72aec91130a20e3a855e78eabb48b">CAN_RDT1R_FMI</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga41ca9a71d5f237de7e4d758b2b5850b5">CAN_RDT1R_FMI_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_RDT1R_TIME_Pos</emphasis>   (16U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga22e450deb1ed7a778b47b4cebad44f42">CAN_RDT1R_TIME_Msk</link>   (0xFFFFUL &lt;&lt; CAN_RDT1R_TIME_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac112cba5a4cd0b541c1150263132c68a">CAN_RDT1R_TIME</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga22e450deb1ed7a778b47b4cebad44f42">CAN_RDT1R_TIME_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_RDL1R_DATA0_Pos</emphasis>   (0U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3d11f01bf6ac61f279f5227e5cfa87ac">CAN_RDL1R_DATA0_Msk</link>   (0xFFUL &lt;&lt; CAN_RDL1R_DATA0_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1e399fed282a5aac0b25b059fcf04020">CAN_RDL1R_DATA0</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga3d11f01bf6ac61f279f5227e5cfa87ac">CAN_RDL1R_DATA0_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_RDL1R_DATA1_Pos</emphasis>   (8U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2754a3d3971d890a60306c923f4c027d">CAN_RDL1R_DATA1_Msk</link>   (0xFFUL &lt;&lt; CAN_RDL1R_DATA1_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga27ec34e08f87e8836f32bbfed52e860a">CAN_RDL1R_DATA1</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga2754a3d3971d890a60306c923f4c027d">CAN_RDL1R_DATA1_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_RDL1R_DATA2_Pos</emphasis>   (16U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae5ea71525f58798512e56b01db47f6d5">CAN_RDL1R_DATA2_Msk</link>   (0xFFUL &lt;&lt; CAN_RDL1R_DATA2_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaea34eded40932d364743969643a598c4">CAN_RDL1R_DATA2</link>   <link linkend="_group___peripheral___registers___bits___definition_1gae5ea71525f58798512e56b01db47f6d5">CAN_RDL1R_DATA2_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_RDL1R_DATA3_Pos</emphasis>   (24U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga02684a0300f1d9e9c803b5afefb193fc">CAN_RDL1R_DATA3_Msk</link>   (0xFFUL &lt;&lt; CAN_RDL1R_DATA3_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga80bfe3e724b28e8d2a5b7ac4393212cf">CAN_RDL1R_DATA3</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga02684a0300f1d9e9c803b5afefb193fc">CAN_RDL1R_DATA3_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_RDH1R_DATA4_Pos</emphasis>   (0U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0e0ca00fb558f95f4f692d5f7b90d157">CAN_RDH1R_DATA4_Msk</link>   (0xFFUL &lt;&lt; CAN_RDH1R_DATA4_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafc2a55c1b5195cf043ef33e79d736255">CAN_RDH1R_DATA4</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga0e0ca00fb558f95f4f692d5f7b90d157">CAN_RDH1R_DATA4_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_RDH1R_DATA5_Pos</emphasis>   (8U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga247617fd1c2c8daa148b3ed059f0603a">CAN_RDH1R_DATA5_Msk</link>   (0xFFUL &lt;&lt; CAN_RDH1R_DATA5_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga81d25a1ea5ad28e7db4a2adbb8a651ad">CAN_RDH1R_DATA5</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga247617fd1c2c8daa148b3ed059f0603a">CAN_RDH1R_DATA5_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_RDH1R_DATA6_Pos</emphasis>   (16U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5eeec37fc704ce7cf1c9ef92f6d87635">CAN_RDH1R_DATA6_Msk</link>   (0xFFUL &lt;&lt; CAN_RDH1R_DATA6_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga39212ea40388510bde1931f7b3a064ae">CAN_RDH1R_DATA6</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga5eeec37fc704ce7cf1c9ef92f6d87635">CAN_RDH1R_DATA6_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_RDH1R_DATA7_Pos</emphasis>   (24U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad9e7a5ddb046143d3ca7c85ddb9c94c0">CAN_RDH1R_DATA7_Msk</link>   (0xFFUL &lt;&lt; CAN_RDH1R_DATA7_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafdfbb90b5ef2ac1e7f23a5f15c0287eb">CAN_RDH1R_DATA7</link>   <link linkend="_group___peripheral___registers___bits___definition_1gad9e7a5ddb046143d3ca7c85ddb9c94c0">CAN_RDH1R_DATA7_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_FMR_FINIT_Pos</emphasis>   (0U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga99a8549f1c1784779e00b257c216102d">CAN_FMR_FINIT_Msk</link>   (0x1UL &lt;&lt; CAN_FMR_FINIT_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5eb5b835ee11a78bd391b9d1049f2549">CAN_FMR_FINIT</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga99a8549f1c1784779e00b257c216102d">CAN_FMR_FINIT_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_FMR_CAN2SB_Pos</emphasis>   (8U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga92c82386fd3904c98b94f78cfb9570d2">CAN_FMR_CAN2SB_Msk</link>   (0x3FUL &lt;&lt; CAN_FMR_CAN2SB_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3753c67c075a4508104d112ef9047f21">CAN_FMR_CAN2SB</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga92c82386fd3904c98b94f78cfb9570d2">CAN_FMR_CAN2SB_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_FM1R_FBM_Pos</emphasis>   (0U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga97376a7949c1758c1f294cc9a85cbe8c">CAN_FM1R_FBM_Msk</link>   (0x3FFFUL &lt;&lt; CAN_FM1R_FBM_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga481099e17a895e92cfbcfca617d52860">CAN_FM1R_FBM</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga97376a7949c1758c1f294cc9a85cbe8c">CAN_FM1R_FBM_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_FM1R_FBM0_Pos</emphasis>   (0U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga19e1fd75a24ae366d58b0a18e15f38bf">CAN_FM1R_FBM0_Msk</link>   (0x1UL &lt;&lt; CAN_FM1R_FBM0_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2d95ff05ed6ef9a38e9af9c0d3db3687">CAN_FM1R_FBM0</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga19e1fd75a24ae366d58b0a18e15f38bf">CAN_FM1R_FBM0_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_FM1R_FBM1_Pos</emphasis>   (1U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad57540467b1e1e98c24df335d72b6715">CAN_FM1R_FBM1_Msk</link>   (0x1UL &lt;&lt; CAN_FM1R_FBM1_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac2839d73344a7601aa22b5ed3fc0e5d1">CAN_FM1R_FBM1</link>   <link linkend="_group___peripheral___registers___bits___definition_1gad57540467b1e1e98c24df335d72b6715">CAN_FM1R_FBM1_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_FM1R_FBM2_Pos</emphasis>   (2U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab036323d5ff180c94cb011bda0e93738">CAN_FM1R_FBM2_Msk</link>   (0x1UL &lt;&lt; CAN_FM1R_FBM2_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7ba7963ac4eb5b936c444258c13f8940">CAN_FM1R_FBM2</link>   <link linkend="_group___peripheral___registers___bits___definition_1gab036323d5ff180c94cb011bda0e93738">CAN_FM1R_FBM2_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_FM1R_FBM3_Pos</emphasis>   (3U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8514f94421b8d4665c84a5e09ea814b6">CAN_FM1R_FBM3_Msk</link>   (0x1UL &lt;&lt; CAN_FM1R_FBM3_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2d129b27c2af41ae39e606e802a53386">CAN_FM1R_FBM3</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga8514f94421b8d4665c84a5e09ea814b6">CAN_FM1R_FBM3_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_FM1R_FBM4_Pos</emphasis>   (4U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3bca8d2dab6ca215db7dfe45702c9c88">CAN_FM1R_FBM4_Msk</link>   (0x1UL &lt;&lt; CAN_FM1R_FBM4_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf0c94e5f4dcceea510fc72b86128aff3">CAN_FM1R_FBM4</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga3bca8d2dab6ca215db7dfe45702c9c88">CAN_FM1R_FBM4_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_FM1R_FBM5_Pos</emphasis>   (5U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad8534298a873d6eeba40f67ccd8e44dc">CAN_FM1R_FBM5_Msk</link>   (0x1UL &lt;&lt; CAN_FM1R_FBM5_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2d7fb7c366544a1ef7a85481d3e6325d">CAN_FM1R_FBM5</link>   <link linkend="_group___peripheral___registers___bits___definition_1gad8534298a873d6eeba40f67ccd8e44dc">CAN_FM1R_FBM5_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_FM1R_FBM6_Pos</emphasis>   (6U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6e635abf1f1fda09814600ac218b25a5">CAN_FM1R_FBM6_Msk</link>   (0x1UL &lt;&lt; CAN_FM1R_FBM6_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3ff70e74447679a0d1cde1aa69ea2db1">CAN_FM1R_FBM6</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga6e635abf1f1fda09814600ac218b25a5">CAN_FM1R_FBM6_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_FM1R_FBM7_Pos</emphasis>   (7U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0e697f5e347652a49756219c13e6cc89">CAN_FM1R_FBM7_Msk</link>   (0x1UL &lt;&lt; CAN_FM1R_FBM7_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga657fc12fd334bc626b2eb53fb03457b0">CAN_FM1R_FBM7</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga0e697f5e347652a49756219c13e6cc89">CAN_FM1R_FBM7_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_FM1R_FBM8_Pos</emphasis>   (8U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1b3e86a2ff5df79cb0d1fc1d09da5309">CAN_FM1R_FBM8_Msk</link>   (0x1UL &lt;&lt; CAN_FM1R_FBM8_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab6bc390ed9a658014fd09fd1073e3037">CAN_FM1R_FBM8</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga1b3e86a2ff5df79cb0d1fc1d09da5309">CAN_FM1R_FBM8_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_FM1R_FBM9_Pos</emphasis>   (9U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac9787e28f4d47535624b593b042e7aef">CAN_FM1R_FBM9_Msk</link>   (0x1UL &lt;&lt; CAN_FM1R_FBM9_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga375758246b99234dda725b7c64daff32">CAN_FM1R_FBM9</link>   <link linkend="_group___peripheral___registers___bits___definition_1gac9787e28f4d47535624b593b042e7aef">CAN_FM1R_FBM9_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_FM1R_FBM10_Pos</emphasis>   (10U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaeb10a1a029fdb320217c7443225df7f8">CAN_FM1R_FBM10_Msk</link>   (0x1UL &lt;&lt; CAN_FM1R_FBM10_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0a98c6bde07c570463b6c0e32c0f6805">CAN_FM1R_FBM10</link>   <link linkend="_group___peripheral___registers___bits___definition_1gaeb10a1a029fdb320217c7443225df7f8">CAN_FM1R_FBM10_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_FM1R_FBM11_Pos</emphasis>   (11U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaaa8a7616c4e1d6b08a96a629877107ad">CAN_FM1R_FBM11_Msk</link>   (0x1UL &lt;&lt; CAN_FM1R_FBM11_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab88796333c19954176ef77208cae4964">CAN_FM1R_FBM11</link>   <link linkend="_group___peripheral___registers___bits___definition_1gaaa8a7616c4e1d6b08a96a629877107ad">CAN_FM1R_FBM11_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_FM1R_FBM12_Pos</emphasis>   (12U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae8b7c4c9581b2f876fe0cdf0bba3edaf">CAN_FM1R_FBM12_Msk</link>   (0x1UL &lt;&lt; CAN_FM1R_FBM12_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga858eaac0a8e23c03e13e5c1736bf9842">CAN_FM1R_FBM12</link>   <link linkend="_group___peripheral___registers___bits___definition_1gae8b7c4c9581b2f876fe0cdf0bba3edaf">CAN_FM1R_FBM12_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_FM1R_FBM13_Pos</emphasis>   (13U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga13e0f2dc1023e882b4f2392c68444858">CAN_FM1R_FBM13_Msk</link>   (0x1UL &lt;&lt; CAN_FM1R_FBM13_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf03b553802edd3ae23b70e97228b6dcc">CAN_FM1R_FBM13</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga13e0f2dc1023e882b4f2392c68444858">CAN_FM1R_FBM13_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_FS1R_FSC_Pos</emphasis>   (0U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2f5fd354abb81f726d16ba3df34d75d2">CAN_FS1R_FSC_Msk</link>   (0x3FFFUL &lt;&lt; CAN_FS1R_FSC_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab41471f35878bcdff72d9cd05acf4714">CAN_FS1R_FSC</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga2f5fd354abb81f726d16ba3df34d75d2">CAN_FS1R_FSC_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_FS1R_FSC0_Pos</emphasis>   (0U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga521e7ed67be2a02528c2dd393abf8980">CAN_FS1R_FSC0_Msk</link>   (0x1UL &lt;&lt; CAN_FS1R_FSC0_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaab5ea9e0ed17df35894fff7828c89cad">CAN_FS1R_FSC0</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga521e7ed67be2a02528c2dd393abf8980">CAN_FS1R_FSC0_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_FS1R_FSC1_Pos</emphasis>   (1U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1084aab8cb7c0fa2ebb1d54c8b1e5aec">CAN_FS1R_FSC1_Msk</link>   (0x1UL &lt;&lt; CAN_FS1R_FSC1_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga83304e93d2e75c1cd8bfe7c2ec30c1c8">CAN_FS1R_FSC1</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga1084aab8cb7c0fa2ebb1d54c8b1e5aec">CAN_FS1R_FSC1_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_FS1R_FSC2_Pos</emphasis>   (2U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab5c2bf5abff8b81f574f616837e91391">CAN_FS1R_FSC2_Msk</link>   (0x1UL &lt;&lt; CAN_FS1R_FSC2_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0ba1fa61fcf851188a6f16323dda1358">CAN_FS1R_FSC2</link>   <link linkend="_group___peripheral___registers___bits___definition_1gab5c2bf5abff8b81f574f616837e91391">CAN_FS1R_FSC2_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_FS1R_FSC3_Pos</emphasis>   (3U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8783da3e87efcfa99529dc7f6d3e9b8e">CAN_FS1R_FSC3_Msk</link>   (0x1UL &lt;&lt; CAN_FS1R_FSC3_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf2175f52f4308c088458f9e54a1f1354">CAN_FS1R_FSC3</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga8783da3e87efcfa99529dc7f6d3e9b8e">CAN_FS1R_FSC3_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_FS1R_FSC4_Pos</emphasis>   (4U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga31ca51fc93d252a1a57a65ebf4163c46">CAN_FS1R_FSC4_Msk</link>   (0x1UL &lt;&lt; CAN_FS1R_FSC4_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga791ac090d6a8f2c79cd72f9072aef30f">CAN_FS1R_FSC4</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga31ca51fc93d252a1a57a65ebf4163c46">CAN_FS1R_FSC4_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_FS1R_FSC5_Pos</emphasis>   (5U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9f3efc361a57e98dc7fd35b9ad6db3f3">CAN_FS1R_FSC5_Msk</link>   (0x1UL &lt;&lt; CAN_FS1R_FSC5_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gadb4ef2030ec70a4635ca4ac38cca76cb">CAN_FS1R_FSC5</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga9f3efc361a57e98dc7fd35b9ad6db3f3">CAN_FS1R_FSC5_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_FS1R_FSC6_Pos</emphasis>   (6U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2a42808ce8e7e8c94c7a1748bc42b256">CAN_FS1R_FSC6_Msk</link>   (0x1UL &lt;&lt; CAN_FS1R_FSC6_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf015be41f803007b9d0b2f3371e3621b">CAN_FS1R_FSC6</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga2a42808ce8e7e8c94c7a1748bc42b256">CAN_FS1R_FSC6_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_FS1R_FSC7_Pos</emphasis>   (7U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga68d4a45e6f9068e4c7ed2af48eeb9e16">CAN_FS1R_FSC7_Msk</link>   (0x1UL &lt;&lt; CAN_FS1R_FSC7_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga206d175417e2c787b44b0734708a5c9a">CAN_FS1R_FSC7</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga68d4a45e6f9068e4c7ed2af48eeb9e16">CAN_FS1R_FSC7_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_FS1R_FSC8_Pos</emphasis>   (8U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab90fee6d415260e5eb61df78ff0bbc3d">CAN_FS1R_FSC8_Msk</link>   (0x1UL &lt;&lt; CAN_FS1R_FSC8_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7209f008874dadf147cb5357ee46c226">CAN_FS1R_FSC8</link>   <link linkend="_group___peripheral___registers___bits___definition_1gab90fee6d415260e5eb61df78ff0bbc3d">CAN_FS1R_FSC8_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_FS1R_FSC9_Pos</emphasis>   (9U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5fb2cac86c92bee0c7d29a1ee401aaa0">CAN_FS1R_FSC9_Msk</link>   (0x1UL &lt;&lt; CAN_FS1R_FSC9_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga58b4d8fa56d898ad6bf66ba8a4e098eb">CAN_FS1R_FSC9</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga5fb2cac86c92bee0c7d29a1ee401aaa0">CAN_FS1R_FSC9_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_FS1R_FSC10_Pos</emphasis>   (10U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae4915e6d23184afe98e5669b2575bfad">CAN_FS1R_FSC10_Msk</link>   (0x1UL &lt;&lt; CAN_FS1R_FSC10_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga93162a66091ffd4829ed8265f53fe977">CAN_FS1R_FSC10</link>   <link linkend="_group___peripheral___registers___bits___definition_1gae4915e6d23184afe98e5669b2575bfad">CAN_FS1R_FSC10_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_FS1R_FSC11_Pos</emphasis>   (11U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga17d1cabb7f95d9e773867888654ea3b0">CAN_FS1R_FSC11_Msk</link>   (0x1UL &lt;&lt; CAN_FS1R_FSC11_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf2e0bf399ea9175123c95c7010ef527d">CAN_FS1R_FSC11</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga17d1cabb7f95d9e773867888654ea3b0">CAN_FS1R_FSC11_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_FS1R_FSC12_Pos</emphasis>   (12U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad12de017f6c66c2b893b34d99c36c031">CAN_FS1R_FSC12_Msk</link>   (0x1UL &lt;&lt; CAN_FS1R_FSC12_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga89ea9e9c914052e2aecab16d57f2569d">CAN_FS1R_FSC12</link>   <link linkend="_group___peripheral___registers___bits___definition_1gad12de017f6c66c2b893b34d99c36c031">CAN_FS1R_FSC12_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_FS1R_FSC13_Pos</emphasis>   (13U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga325adfc64e83297e5feb842002f09142">CAN_FS1R_FSC13_Msk</link>   (0x1UL &lt;&lt; CAN_FS1R_FSC13_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf2df1f2a554fc014529da34620739bc4">CAN_FS1R_FSC13</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga325adfc64e83297e5feb842002f09142">CAN_FS1R_FSC13_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_FFA1R_FFA_Pos</emphasis>   (0U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9d6813f166c5bc78b7ceabcaf544202e">CAN_FFA1R_FFA_Msk</link>   (0x3FFFUL &lt;&lt; CAN_FFA1R_FFA_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga16fa4bf13579d29b57f7602489d043fe">CAN_FFA1R_FFA</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga9d6813f166c5bc78b7ceabcaf544202e">CAN_FFA1R_FFA_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_FFA1R_FFA0_Pos</emphasis>   (0U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga63a732f91a0c26a9e29151486e2af798">CAN_FFA1R_FFA0_Msk</link>   (0x1UL &lt;&lt; CAN_FFA1R_FFA0_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4b1a0f95bac4fed1a801da0cdbf2a833">CAN_FFA1R_FFA0</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga63a732f91a0c26a9e29151486e2af798">CAN_FFA1R_FFA0_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_FFA1R_FFA1_Pos</emphasis>   (1U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga692f0c606853b771a99e052cd0fe0995">CAN_FFA1R_FFA1_Msk</link>   (0x1UL &lt;&lt; CAN_FFA1R_FFA1_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaba35e135e17431de861e57b550421386">CAN_FFA1R_FFA1</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga692f0c606853b771a99e052cd0fe0995">CAN_FFA1R_FFA1_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_FFA1R_FFA2_Pos</emphasis>   (2U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga197d8ba6187ed4b6842505ae99104992">CAN_FFA1R_FFA2_Msk</link>   (0x1UL &lt;&lt; CAN_FFA1R_FFA2_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5b64393197f5cd0bd6e4853828a98065">CAN_FFA1R_FFA2</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga197d8ba6187ed4b6842505ae99104992">CAN_FFA1R_FFA2_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_FFA1R_FFA3_Pos</emphasis>   (3U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae6c1a5ee723cd899b098e277386d86a4">CAN_FFA1R_FFA3_Msk</link>   (0x1UL &lt;&lt; CAN_FFA1R_FFA3_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga111ce1e4500e2c0f543128dddbe941e9">CAN_FFA1R_FFA3</link>   <link linkend="_group___peripheral___registers___bits___definition_1gae6c1a5ee723cd899b098e277386d86a4">CAN_FFA1R_FFA3_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_FFA1R_FFA4_Pos</emphasis>   (4U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9d03c010394020f6172d2fceba9e02ea">CAN_FFA1R_FFA4_Msk</link>   (0x1UL &lt;&lt; CAN_FFA1R_FFA4_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8a824c777e7fea25f580bc313ed2ece6">CAN_FFA1R_FFA4</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga9d03c010394020f6172d2fceba9e02ea">CAN_FFA1R_FFA4_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_FFA1R_FFA5_Pos</emphasis>   (5U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga51918688a8985d110c995bf441a4f763">CAN_FFA1R_FFA5_Msk</link>   (0x1UL &lt;&lt; CAN_FFA1R_FFA5_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabd571c9c746225e9b856ce3a46c3bb2f">CAN_FFA1R_FFA5</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga51918688a8985d110c995bf441a4f763">CAN_FFA1R_FFA5_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_FFA1R_FFA6_Pos</emphasis>   (6U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga01b319af3e2f1b59d544501192e24b68">CAN_FFA1R_FFA6_Msk</link>   (0x1UL &lt;&lt; CAN_FFA1R_FFA6_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab2afec157fe9684f1fa4b4401500f035">CAN_FFA1R_FFA6</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga01b319af3e2f1b59d544501192e24b68">CAN_FFA1R_FFA6_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_FFA1R_FFA7_Pos</emphasis>   (7U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga62ff14edc65346f9e08e9f259a7fd45a">CAN_FFA1R_FFA7_Msk</link>   (0x1UL &lt;&lt; CAN_FFA1R_FFA7_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2d70e150cfd4866ea6b0a264ad45f51b">CAN_FFA1R_FFA7</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga62ff14edc65346f9e08e9f259a7fd45a">CAN_FFA1R_FFA7_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_FFA1R_FFA8_Pos</emphasis>   (8U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga141132dbc9c5d5a0a125c8aae363445b">CAN_FFA1R_FFA8_Msk</link>   (0x1UL &lt;&lt; CAN_FFA1R_FFA8_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafa802583aa70aadeb46366ff98eccaf1">CAN_FFA1R_FFA8</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga141132dbc9c5d5a0a125c8aae363445b">CAN_FFA1R_FFA8_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_FFA1R_FFA9_Pos</emphasis>   (9U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3270aaea7647ea2c5ccbaf747ceffb5b">CAN_FFA1R_FFA9_Msk</link>   (0x1UL &lt;&lt; CAN_FFA1R_FFA9_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6ee7da4c7e42fa7576d965c4bf94c089">CAN_FFA1R_FFA9</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga3270aaea7647ea2c5ccbaf747ceffb5b">CAN_FFA1R_FFA9_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_FFA1R_FFA10_Pos</emphasis>   (10U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7ac746965c32524f17be780be809bf29">CAN_FFA1R_FFA10_Msk</link>   (0x1UL &lt;&lt; CAN_FFA1R_FFA10_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8ac0384eab9b0cfdb491a960279fc438">CAN_FFA1R_FFA10</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga7ac746965c32524f17be780be809bf29">CAN_FFA1R_FFA10_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_FFA1R_FFA11_Pos</emphasis>   (11U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab5fec989f32c99595a73b0910dc92787">CAN_FFA1R_FFA11_Msk</link>   (0x1UL &lt;&lt; CAN_FFA1R_FFA11_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaacd7e79ab503ec5143b5848edac71817">CAN_FFA1R_FFA11</link>   <link linkend="_group___peripheral___registers___bits___definition_1gab5fec989f32c99595a73b0910dc92787">CAN_FFA1R_FFA11_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_FFA1R_FFA12_Pos</emphasis>   (12U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0e3859f0d8f9b1a52beaa72de195222b">CAN_FFA1R_FFA12_Msk</link>   (0x1UL &lt;&lt; CAN_FFA1R_FFA12_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7873f1526050f5e666c22fb6a7e68b65">CAN_FFA1R_FFA12</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga0e3859f0d8f9b1a52beaa72de195222b">CAN_FFA1R_FFA12_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_FFA1R_FFA13_Pos</emphasis>   (13U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2ff3bf3a563646cf44a6dacfa1652cb0">CAN_FFA1R_FFA13_Msk</link>   (0x1UL &lt;&lt; CAN_FFA1R_FFA13_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac74339b69a2e6f67df9b6e136089c0ee">CAN_FFA1R_FFA13</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga2ff3bf3a563646cf44a6dacfa1652cb0">CAN_FFA1R_FFA13_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_FA1R_FACT_Pos</emphasis>   (0U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2f05941c6d7ad0294283a20dc4307a56">CAN_FA1R_FACT_Msk</link>   (0x3FFFUL &lt;&lt; CAN_FA1R_FACT_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa571445875b08a9514e1d1b410a93ebd">CAN_FA1R_FACT</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga2f05941c6d7ad0294283a20dc4307a56">CAN_FA1R_FACT_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_FA1R_FACT0_Pos</emphasis>   (0U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabc33c5308d541004ba2961a7d0527278">CAN_FA1R_FACT0_Msk</link>   (0x1UL &lt;&lt; CAN_FA1R_FACT0_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab3ec1e2f9b9ccf2b4869cdf7c7328e60">CAN_FA1R_FACT0</link>   <link linkend="_group___peripheral___registers___bits___definition_1gabc33c5308d541004ba2961a7d0527278">CAN_FA1R_FACT0_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_FA1R_FACT1_Pos</emphasis>   (1U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga10ee3a44fa9dc10a77c9a0668a19ddab">CAN_FA1R_FACT1_Msk</link>   (0x1UL &lt;&lt; CAN_FA1R_FACT1_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2457026460aecb52dba7ea17237b4dbe">CAN_FA1R_FACT1</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga10ee3a44fa9dc10a77c9a0668a19ddab">CAN_FA1R_FACT1_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_FA1R_FACT2_Pos</emphasis>   (2U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaafc57ac18afd7bd0eb14e84dbc265a83">CAN_FA1R_FACT2_Msk</link>   (0x1UL &lt;&lt; CAN_FA1R_FACT2_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga66354c26d0252cc86729365b315a69ee">CAN_FA1R_FACT2</link>   <link linkend="_group___peripheral___registers___bits___definition_1gaafc57ac18afd7bd0eb14e84dbc265a83">CAN_FA1R_FACT2_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_FA1R_FACT3_Pos</emphasis>   (3U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4b9b6a83d65b39753f8208f45d0d72ce">CAN_FA1R_FACT3_Msk</link>   (0x1UL &lt;&lt; CAN_FA1R_FACT3_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga087dc5f2bdfe084eb98d2a0d06a29f1d">CAN_FA1R_FACT3</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga4b9b6a83d65b39753f8208f45d0d72ce">CAN_FA1R_FACT3_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_FA1R_FACT4_Pos</emphasis>   (4U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga562dc354461029230ead72878c01ba30">CAN_FA1R_FACT4_Msk</link>   (0x1UL &lt;&lt; CAN_FA1R_FACT4_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6c46367b7e5ea831e34ba4cf824a63da">CAN_FA1R_FACT4</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga562dc354461029230ead72878c01ba30">CAN_FA1R_FACT4_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_FA1R_FACT5_Pos</emphasis>   (5U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabe67ef97c9d6b04fcad49eccad2ce8a1">CAN_FA1R_FACT5_Msk</link>   (0x1UL &lt;&lt; CAN_FA1R_FACT5_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga548238c7babf34116fdb44b4575e2664">CAN_FA1R_FACT5</link>   <link linkend="_group___peripheral___registers___bits___definition_1gabe67ef97c9d6b04fcad49eccad2ce8a1">CAN_FA1R_FACT5_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_FA1R_FACT6_Pos</emphasis>   (6U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab13ad536db58592d5b4f2beb9c4f0469">CAN_FA1R_FACT6_Msk</link>   (0x1UL &lt;&lt; CAN_FA1R_FACT6_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae403370a70f9ea2b6f9b449cafa6a91c">CAN_FA1R_FACT6</link>   <link linkend="_group___peripheral___registers___bits___definition_1gab13ad536db58592d5b4f2beb9c4f0469">CAN_FA1R_FACT6_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_FA1R_FACT7_Pos</emphasis>   (7U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga32a9fa687af9f4bc3800be29ee32a3e6">CAN_FA1R_FACT7_Msk</link>   (0x1UL &lt;&lt; CAN_FA1R_FACT7_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga33e9f4334cf3bf9e7e30d5edf278a02b">CAN_FA1R_FACT7</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga32a9fa687af9f4bc3800be29ee32a3e6">CAN_FA1R_FACT7_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_FA1R_FACT8_Pos</emphasis>   (8U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9addaf5198f1b165bb8a1c5abe8c9a1f">CAN_FA1R_FACT8_Msk</link>   (0x1UL &lt;&lt; CAN_FA1R_FACT8_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0ccbdd2932828bfa1d68777cb595f12e">CAN_FA1R_FACT8</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga9addaf5198f1b165bb8a1c5abe8c9a1f">CAN_FA1R_FACT8_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_FA1R_FACT9_Pos</emphasis>   (9U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9cb920b1dd24719e2fe959bc9fa27b2c">CAN_FA1R_FACT9_Msk</link>   (0x1UL &lt;&lt; CAN_FA1R_FACT9_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf8e4011791e551feeae33c47ef2b6a6a">CAN_FA1R_FACT9</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga9cb920b1dd24719e2fe959bc9fa27b2c">CAN_FA1R_FACT9_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_FA1R_FACT10_Pos</emphasis>   (10U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafff61cabd030366925d3f3608cd81ec4">CAN_FA1R_FACT10_Msk</link>   (0x1UL &lt;&lt; CAN_FA1R_FACT10_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga19696d8b702b33eafe7f18aa0c6c1955">CAN_FA1R_FACT10</link>   <link linkend="_group___peripheral___registers___bits___definition_1gafff61cabd030366925d3f3608cd81ec4">CAN_FA1R_FACT10_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_FA1R_FACT11_Pos</emphasis>   (11U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad043d708a8b891182f6f36217bba8a70">CAN_FA1R_FACT11_Msk</link>   (0x1UL &lt;&lt; CAN_FA1R_FACT11_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga89e5e3ccd4250ad2360b91ef51248a66">CAN_FA1R_FACT11</link>   <link linkend="_group___peripheral___registers___bits___definition_1gad043d708a8b891182f6f36217bba8a70">CAN_FA1R_FACT11_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_FA1R_FACT12_Pos</emphasis>   (12U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad7de851ce57bd07d4913bd409dee3f51">CAN_FA1R_FACT12_Msk</link>   (0x1UL &lt;&lt; CAN_FA1R_FACT12_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae78ec392640f05b20a7c6877983588ae">CAN_FA1R_FACT12</link>   <link linkend="_group___peripheral___registers___bits___definition_1gad7de851ce57bd07d4913bd409dee3f51">CAN_FA1R_FACT12_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_FA1R_FACT13_Pos</emphasis>   (13U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5fc2cc6acea1e2a86083f9f0d5ce05c0">CAN_FA1R_FACT13_Msk</link>   (0x1UL &lt;&lt; CAN_FA1R_FACT13_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa722eeef87f8a3f58ebfcb531645cc05">CAN_FA1R_FACT13</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga5fc2cc6acea1e2a86083f9f0d5ce05c0">CAN_FA1R_FACT13_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F0R1_FB0_Pos</emphasis>   (0U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf41ce0d3efb93360593d51fc1507ef37">CAN_F0R1_FB0_Msk</link>   (0x1UL &lt;&lt; CAN_F0R1_FB0_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga38014ea45b62975627f8e222390f6819">CAN_F0R1_FB0</link>   <link linkend="_group___peripheral___registers___bits___definition_1gaf41ce0d3efb93360593d51fc1507ef37">CAN_F0R1_FB0_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F0R1_FB1_Pos</emphasis>   (1U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaaf16111eec26fa5058aeac0945c0a481">CAN_F0R1_FB1_Msk</link>   (0x1UL &lt;&lt; CAN_F0R1_FB1_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9e01c05df79304035c7aab1c7295bf3f">CAN_F0R1_FB1</link>   <link linkend="_group___peripheral___registers___bits___definition_1gaaf16111eec26fa5058aeac0945c0a481">CAN_F0R1_FB1_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F0R1_FB2_Pos</emphasis>   (2U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga269a36e254bdc397d46b7b04b25cf58c">CAN_F0R1_FB2_Msk</link>   (0x1UL &lt;&lt; CAN_F0R1_FB2_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga083282146d4db7f757fef86cf302eded">CAN_F0R1_FB2</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga269a36e254bdc397d46b7b04b25cf58c">CAN_F0R1_FB2_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F0R1_FB3_Pos</emphasis>   (3U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad40133f8c3bdff4edac51999e63eb616">CAN_F0R1_FB3_Msk</link>   (0x1UL &lt;&lt; CAN_F0R1_FB3_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae4a1adc2e4e550a38649a2bfd3662680">CAN_F0R1_FB3</link>   <link linkend="_group___peripheral___registers___bits___definition_1gad40133f8c3bdff4edac51999e63eb616">CAN_F0R1_FB3_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F0R1_FB4_Pos</emphasis>   (4U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac5be6df46bddda042bca88f23939d6cf">CAN_F0R1_FB4_Msk</link>   (0x1UL &lt;&lt; CAN_F0R1_FB4_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa0bfa15bf30fefb21f351228cde87981">CAN_F0R1_FB4</link>   <link linkend="_group___peripheral___registers___bits___definition_1gac5be6df46bddda042bca88f23939d6cf">CAN_F0R1_FB4_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F0R1_FB5_Pos</emphasis>   (5U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae0d0c4979d148b7aadf88999d127a8e4">CAN_F0R1_FB5_Msk</link>   (0x1UL &lt;&lt; CAN_F0R1_FB5_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5381c154ba89611bf4381657305ecb85">CAN_F0R1_FB5</link>   <link linkend="_group___peripheral___registers___bits___definition_1gae0d0c4979d148b7aadf88999d127a8e4">CAN_F0R1_FB5_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F0R1_FB6_Pos</emphasis>   (6U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga559e44745ca384b08f8e3d370539e2a4">CAN_F0R1_FB6_Msk</link>   (0x1UL &lt;&lt; CAN_F0R1_FB6_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae224160853946732608f00ad008a6b1a">CAN_F0R1_FB6</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga559e44745ca384b08f8e3d370539e2a4">CAN_F0R1_FB6_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F0R1_FB7_Pos</emphasis>   (7U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6d0b187d74d01d2d7a9e0946287a523f">CAN_F0R1_FB7_Msk</link>   (0x1UL &lt;&lt; CAN_F0R1_FB7_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa0c44034b5f42fa8250dbb8e46bc83eb">CAN_F0R1_FB7</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga6d0b187d74d01d2d7a9e0946287a523f">CAN_F0R1_FB7_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F0R1_FB8_Pos</emphasis>   (8U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae373e9d2f9a170895ffab6051243a0f6">CAN_F0R1_FB8_Msk</link>   (0x1UL &lt;&lt; CAN_F0R1_FB8_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga465e092af3e73882f9eaffad13f36dea">CAN_F0R1_FB8</link>   <link linkend="_group___peripheral___registers___bits___definition_1gae373e9d2f9a170895ffab6051243a0f6">CAN_F0R1_FB8_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F0R1_FB9_Pos</emphasis>   (9U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4ac0f1442cbee02cb21fca28b5fc61f6">CAN_F0R1_FB9_Msk</link>   (0x1UL &lt;&lt; CAN_F0R1_FB9_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad1cb7ff6d513fec365eb5a830c3746f0">CAN_F0R1_FB9</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga4ac0f1442cbee02cb21fca28b5fc61f6">CAN_F0R1_FB9_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F0R1_FB10_Pos</emphasis>   (10U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabcb7c073dbc77461d7519a85f6377a08">CAN_F0R1_FB10_Msk</link>   (0x1UL &lt;&lt; CAN_F0R1_FB10_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6b8a688856ca6b53417948f79932534d">CAN_F0R1_FB10</link>   <link linkend="_group___peripheral___registers___bits___definition_1gabcb7c073dbc77461d7519a85f6377a08">CAN_F0R1_FB10_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F0R1_FB11_Pos</emphasis>   (11U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8f982ab6a096e4421079c592b6791d47">CAN_F0R1_FB11_Msk</link>   (0x1UL &lt;&lt; CAN_F0R1_FB11_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga72b81011a2d626ac398a387c89055935">CAN_F0R1_FB11</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga8f982ab6a096e4421079c592b6791d47">CAN_F0R1_FB11_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F0R1_FB12_Pos</emphasis>   (12U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac70bfdc26446118697edbcd2d95b7676">CAN_F0R1_FB12_Msk</link>   (0x1UL &lt;&lt; CAN_F0R1_FB12_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac178a6710aeb6c58f725dd7f00af5d5a">CAN_F0R1_FB12</link>   <link linkend="_group___peripheral___registers___bits___definition_1gac70bfdc26446118697edbcd2d95b7676">CAN_F0R1_FB12_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F0R1_FB13_Pos</emphasis>   (13U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad67a5fe07e6f9e3b3330ad2a46d69d98">CAN_F0R1_FB13_Msk</link>   (0x1UL &lt;&lt; CAN_F0R1_FB13_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8aee1182bef65da056242c4ed49dd0ef">CAN_F0R1_FB13</link>   <link linkend="_group___peripheral___registers___bits___definition_1gad67a5fe07e6f9e3b3330ad2a46d69d98">CAN_F0R1_FB13_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F0R1_FB14_Pos</emphasis>   (14U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac932d38da89bcc4fe8cde14ebb59a29e">CAN_F0R1_FB14_Msk</link>   (0x1UL &lt;&lt; CAN_F0R1_FB14_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafe16c95f454da44949977e4225590658">CAN_F0R1_FB14</link>   <link linkend="_group___peripheral___registers___bits___definition_1gac932d38da89bcc4fe8cde14ebb59a29e">CAN_F0R1_FB14_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F0R1_FB15_Pos</emphasis>   (15U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga71b253d3185e16b606150fee2a19760d">CAN_F0R1_FB15_Msk</link>   (0x1UL &lt;&lt; CAN_F0R1_FB15_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabb07dca9fddf64a3476f25f227e33e1f">CAN_F0R1_FB15</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga71b253d3185e16b606150fee2a19760d">CAN_F0R1_FB15_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F0R1_FB16_Pos</emphasis>   (16U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab87631b267fd39cfee4d253a3d7295b2">CAN_F0R1_FB16_Msk</link>   (0x1UL &lt;&lt; CAN_F0R1_FB16_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf019423a4b07e564dfe917b859e68e80">CAN_F0R1_FB16</link>   <link linkend="_group___peripheral___registers___bits___definition_1gab87631b267fd39cfee4d253a3d7295b2">CAN_F0R1_FB16_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F0R1_FB17_Pos</emphasis>   (17U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa35416758e3db5bceaff708bdbe5bdc0">CAN_F0R1_FB17_Msk</link>   (0x1UL &lt;&lt; CAN_F0R1_FB17_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6ee508d40637a9d558d2ab85753395bd">CAN_F0R1_FB17</link>   <link linkend="_group___peripheral___registers___bits___definition_1gaa35416758e3db5bceaff708bdbe5bdc0">CAN_F0R1_FB17_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F0R1_FB18_Pos</emphasis>   (18U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac1a49c7f4d13a4e4b4038caaea711391">CAN_F0R1_FB18_Msk</link>   (0x1UL &lt;&lt; CAN_F0R1_FB18_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga827a459cd51a193d571a16e1d38fac22">CAN_F0R1_FB18</link>   <link linkend="_group___peripheral___registers___bits___definition_1gac1a49c7f4d13a4e4b4038caaea711391">CAN_F0R1_FB18_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F0R1_FB19_Pos</emphasis>   (19U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga75a34023fcd221fc010aaa51065d59dc">CAN_F0R1_FB19_Msk</link>   (0x1UL &lt;&lt; CAN_F0R1_FB19_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1ecfbfd6f5e129d690f1cb62ee344d78">CAN_F0R1_FB19</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga75a34023fcd221fc010aaa51065d59dc">CAN_F0R1_FB19_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F0R1_FB20_Pos</emphasis>   (20U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga574954093b93f62bcfa5cd31e366c2e8">CAN_F0R1_FB20_Msk</link>   (0x1UL &lt;&lt; CAN_F0R1_FB20_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3a0568e276f245e1f167e673a1f5b92e">CAN_F0R1_FB20</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga574954093b93f62bcfa5cd31e366c2e8">CAN_F0R1_FB20_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F0R1_FB21_Pos</emphasis>   (21U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga41cb6ebc16634fc1a187d536575f47dc">CAN_F0R1_FB21_Msk</link>   (0x1UL &lt;&lt; CAN_F0R1_FB21_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabb71599bae1e35e750524708ac5824f1">CAN_F0R1_FB21</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga41cb6ebc16634fc1a187d536575f47dc">CAN_F0R1_FB21_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F0R1_FB22_Pos</emphasis>   (22U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga56eff75e99dbbdd3e4ffe99ae98cd769">CAN_F0R1_FB22_Msk</link>   (0x1UL &lt;&lt; CAN_F0R1_FB22_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7589f9a62f9f5406934266820a265f3a">CAN_F0R1_FB22</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga56eff75e99dbbdd3e4ffe99ae98cd769">CAN_F0R1_FB22_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F0R1_FB23_Pos</emphasis>   (23U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga95d558afd743b97060008ebad600c249">CAN_F0R1_FB23_Msk</link>   (0x1UL &lt;&lt; CAN_F0R1_FB23_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7a0db2ff3fcf3ecd929d61e548905685">CAN_F0R1_FB23</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga95d558afd743b97060008ebad600c249">CAN_F0R1_FB23_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F0R1_FB24_Pos</emphasis>   (24U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga05249fde15f0ea5a4447a370ba33f344">CAN_F0R1_FB24_Msk</link>   (0x1UL &lt;&lt; CAN_F0R1_FB24_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2161321c3b0857a9ca07bc45ac9cd1be">CAN_F0R1_FB24</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga05249fde15f0ea5a4447a370ba33f344">CAN_F0R1_FB24_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F0R1_FB25_Pos</emphasis>   (25U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae2e99f0edf1d250d640fda6790e5f8e7">CAN_F0R1_FB25_Msk</link>   (0x1UL &lt;&lt; CAN_F0R1_FB25_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa85c1d5ccfd6241059822a3aadc1053d">CAN_F0R1_FB25</link>   <link linkend="_group___peripheral___registers___bits___definition_1gae2e99f0edf1d250d640fda6790e5f8e7">CAN_F0R1_FB25_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F0R1_FB26_Pos</emphasis>   (26U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5d00a7d84706b341bf587c7f329ddf88">CAN_F0R1_FB26_Msk</link>   (0x1UL &lt;&lt; CAN_F0R1_FB26_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2d82ba565f065b4dec733d002c02498b">CAN_F0R1_FB26</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga5d00a7d84706b341bf587c7f329ddf88">CAN_F0R1_FB26_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F0R1_FB27_Pos</emphasis>   (27U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf334329b9d4faf3443e12317303b45d6">CAN_F0R1_FB27_Msk</link>   (0x1UL &lt;&lt; CAN_F0R1_FB27_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga199d63d7155cb5212982d4902e31e70c">CAN_F0R1_FB27</link>   <link linkend="_group___peripheral___registers___bits___definition_1gaf334329b9d4faf3443e12317303b45d6">CAN_F0R1_FB27_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F0R1_FB28_Pos</emphasis>   (28U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaeb63f1377b7f9dfd87c3ef59a5977ee3">CAN_F0R1_FB28_Msk</link>   (0x1UL &lt;&lt; CAN_F0R1_FB28_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac82d92ad6fb51b340e8a52da903e1009">CAN_F0R1_FB28</link>   <link linkend="_group___peripheral___registers___bits___definition_1gaeb63f1377b7f9dfd87c3ef59a5977ee3">CAN_F0R1_FB28_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F0R1_FB29_Pos</emphasis>   (29U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabe7e2b3d7caf0ff01c856374d60f8345">CAN_F0R1_FB29_Msk</link>   (0x1UL &lt;&lt; CAN_F0R1_FB29_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaaa0a651933135336bc14baa3e0a56ab1">CAN_F0R1_FB29</link>   <link linkend="_group___peripheral___registers___bits___definition_1gabe7e2b3d7caf0ff01c856374d60f8345">CAN_F0R1_FB29_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F0R1_FB30_Pos</emphasis>   (30U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa9766eac13c78b86a31cd64e0d6bea0d">CAN_F0R1_FB30_Msk</link>   (0x1UL &lt;&lt; CAN_F0R1_FB30_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaad2a1d8bb83dfcd9f13d25e8ed098b54">CAN_F0R1_FB30</link>   <link linkend="_group___peripheral___registers___bits___definition_1gaa9766eac13c78b86a31cd64e0d6bea0d">CAN_F0R1_FB30_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F0R1_FB31_Pos</emphasis>   (31U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5e5e5a0416bc721a85eb46e256c35262">CAN_F0R1_FB31_Msk</link>   (0x1UL &lt;&lt; CAN_F0R1_FB31_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6c9745bc78a65538cbe0fb0d09911554">CAN_F0R1_FB31</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga5e5e5a0416bc721a85eb46e256c35262">CAN_F0R1_FB31_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F1R1_FB0_Pos</emphasis>   (0U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7196f5a41c5a7692fa31249177a70de5">CAN_F1R1_FB0_Msk</link>   (0x1UL &lt;&lt; CAN_F1R1_FB0_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf74bbd84aff2eb3891f6f6d0c418793c">CAN_F1R1_FB0</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga7196f5a41c5a7692fa31249177a70de5">CAN_F1R1_FB0_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F1R1_FB1_Pos</emphasis>   (1U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa957dafcd250c1c36d38a0da7a94d0b6">CAN_F1R1_FB1_Msk</link>   (0x1UL &lt;&lt; CAN_F1R1_FB1_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa2cb33663f4220e5a0d416cbddcec193">CAN_F1R1_FB1</link>   <link linkend="_group___peripheral___registers___bits___definition_1gaa957dafcd250c1c36d38a0da7a94d0b6">CAN_F1R1_FB1_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F1R1_FB2_Pos</emphasis>   (2U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab76348b5edccc3dff80131b8c8c66d91">CAN_F1R1_FB2_Msk</link>   (0x1UL &lt;&lt; CAN_F1R1_FB2_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga86d75200e9ead1afbe88add086ac4bb4">CAN_F1R1_FB2</link>   <link linkend="_group___peripheral___registers___bits___definition_1gab76348b5edccc3dff80131b8c8c66d91">CAN_F1R1_FB2_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F1R1_FB3_Pos</emphasis>   (3U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga489dfc442d364861f5f985aae7651179">CAN_F1R1_FB3_Msk</link>   (0x1UL &lt;&lt; CAN_F1R1_FB3_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa4dbe3b567fca94f5d5e4c877e0383d4">CAN_F1R1_FB3</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga489dfc442d364861f5f985aae7651179">CAN_F1R1_FB3_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F1R1_FB4_Pos</emphasis>   (4U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga48fba4b8013f5aa76ca9008eb1942423">CAN_F1R1_FB4_Msk</link>   (0x1UL &lt;&lt; CAN_F1R1_FB4_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab74c1e5fba0af06b783289d56a8d743a">CAN_F1R1_FB4</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga48fba4b8013f5aa76ca9008eb1942423">CAN_F1R1_FB4_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F1R1_FB5_Pos</emphasis>   (5U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga13b02c35ea2380f0f839784fc618090a">CAN_F1R1_FB5_Msk</link>   (0x1UL &lt;&lt; CAN_F1R1_FB5_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga163dda15630c6f057bac420a8cb393d8">CAN_F1R1_FB5</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga13b02c35ea2380f0f839784fc618090a">CAN_F1R1_FB5_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F1R1_FB6_Pos</emphasis>   (6U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gacbe821726bd0ab42de7eb6ba9b497e56">CAN_F1R1_FB6_Msk</link>   (0x1UL &lt;&lt; CAN_F1R1_FB6_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gadd27041e24d500c940abed9aaa53910d">CAN_F1R1_FB6</link>   <link linkend="_group___peripheral___registers___bits___definition_1gacbe821726bd0ab42de7eb6ba9b497e56">CAN_F1R1_FB6_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F1R1_FB7_Pos</emphasis>   (7U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga655b773dfa0dfe1e62cd8560a8dcb150">CAN_F1R1_FB7_Msk</link>   (0x1UL &lt;&lt; CAN_F1R1_FB7_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaadfffc15f309b85cc3abd7439ea4b8c6">CAN_F1R1_FB7</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga655b773dfa0dfe1e62cd8560a8dcb150">CAN_F1R1_FB7_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F1R1_FB8_Pos</emphasis>   (8U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa1dd516a1cf52c63b64b028d7528da7b">CAN_F1R1_FB8_Msk</link>   (0x1UL &lt;&lt; CAN_F1R1_FB8_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gadf2588b13464de27f12768d33a75d2ba">CAN_F1R1_FB8</link>   <link linkend="_group___peripheral___registers___bits___definition_1gaa1dd516a1cf52c63b64b028d7528da7b">CAN_F1R1_FB8_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F1R1_FB9_Pos</emphasis>   (9U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4645154d1f265dee267626ae43e35eae">CAN_F1R1_FB9_Msk</link>   (0x1UL &lt;&lt; CAN_F1R1_FB9_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga979839e5c63f94eb294a09b74f5c09bf">CAN_F1R1_FB9</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga4645154d1f265dee267626ae43e35eae">CAN_F1R1_FB9_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F1R1_FB10_Pos</emphasis>   (10U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0dbe75098babb0ad9de21a966115c4cb">CAN_F1R1_FB10_Msk</link>   (0x1UL &lt;&lt; CAN_F1R1_FB10_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7f049fa606d557a8a468747c6d285357">CAN_F1R1_FB10</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga0dbe75098babb0ad9de21a966115c4cb">CAN_F1R1_FB10_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F1R1_FB11_Pos</emphasis>   (11U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5b5ea83ec6fdbcc28d0f2c907276bec9">CAN_F1R1_FB11_Msk</link>   (0x1UL &lt;&lt; CAN_F1R1_FB11_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga43409866ee9e6ea1712f50679a4bb212">CAN_F1R1_FB11</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga5b5ea83ec6fdbcc28d0f2c907276bec9">CAN_F1R1_FB11_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F1R1_FB12_Pos</emphasis>   (12U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gadd728a049ed7528b585dd56bd4e1d2cd">CAN_F1R1_FB12_Msk</link>   (0x1UL &lt;&lt; CAN_F1R1_FB12_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3f86fb2f2080f513d8392d389cdaa1fd">CAN_F1R1_FB12</link>   <link linkend="_group___peripheral___registers___bits___definition_1gadd728a049ed7528b585dd56bd4e1d2cd">CAN_F1R1_FB12_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F1R1_FB13_Pos</emphasis>   (13U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabf67d90e15499f16cb9903c75ffa2cdd">CAN_F1R1_FB13_Msk</link>   (0x1UL &lt;&lt; CAN_F1R1_FB13_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2c1b7aeeb196a6564b2b3f049590520e">CAN_F1R1_FB13</link>   <link linkend="_group___peripheral___registers___bits___definition_1gabf67d90e15499f16cb9903c75ffa2cdd">CAN_F1R1_FB13_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F1R1_FB14_Pos</emphasis>   (14U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5dd92e83b650c454a58a4e5bb0a2bae0">CAN_F1R1_FB14_Msk</link>   (0x1UL &lt;&lt; CAN_F1R1_FB14_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga45bad406315318f9cecb0c783ac7218d">CAN_F1R1_FB14</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga5dd92e83b650c454a58a4e5bb0a2bae0">CAN_F1R1_FB14_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F1R1_FB15_Pos</emphasis>   (15U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga303d03c806b2cd4ae51703db085ff55b">CAN_F1R1_FB15_Msk</link>   (0x1UL &lt;&lt; CAN_F1R1_FB15_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9b105deaf668c0e04950be0de975bcde">CAN_F1R1_FB15</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga303d03c806b2cd4ae51703db085ff55b">CAN_F1R1_FB15_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F1R1_FB16_Pos</emphasis>   (16U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabd648d6b54d04ac636e7536a08d11ebb">CAN_F1R1_FB16_Msk</link>   (0x1UL &lt;&lt; CAN_F1R1_FB16_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga84fabcf9736d7ef78587ff63cb6b1373">CAN_F1R1_FB16</link>   <link linkend="_group___peripheral___registers___bits___definition_1gabd648d6b54d04ac636e7536a08d11ebb">CAN_F1R1_FB16_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F1R1_FB17_Pos</emphasis>   (17U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga48d839533fbd0dcc34aee11644d5f849">CAN_F1R1_FB17_Msk</link>   (0x1UL &lt;&lt; CAN_F1R1_FB17_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga966d41aca2269fd8cb6830dbbd176140">CAN_F1R1_FB17</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga48d839533fbd0dcc34aee11644d5f849">CAN_F1R1_FB17_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F1R1_FB18_Pos</emphasis>   (18U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab67914799f407244afdbf1ade349dbf3">CAN_F1R1_FB18_Msk</link>   (0x1UL &lt;&lt; CAN_F1R1_FB18_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9a53cd0cf8722dc63b8ff26d4b0fa0f7">CAN_F1R1_FB18</link>   <link linkend="_group___peripheral___registers___bits___definition_1gab67914799f407244afdbf1ade349dbf3">CAN_F1R1_FB18_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F1R1_FB19_Pos</emphasis>   (19U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7e0c47dda83f3ce3f3e5b18f3fb93b35">CAN_F1R1_FB19_Msk</link>   (0x1UL &lt;&lt; CAN_F1R1_FB19_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3fb64b2b59f73045b3ead12ab1211b4b">CAN_F1R1_FB19</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga7e0c47dda83f3ce3f3e5b18f3fb93b35">CAN_F1R1_FB19_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F1R1_FB20_Pos</emphasis>   (20U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga122f1435ff77893cee8ec0d39fbfb178">CAN_F1R1_FB20_Msk</link>   (0x1UL &lt;&lt; CAN_F1R1_FB20_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad558faeeeaf748bdface31d4bd3ed5b6">CAN_F1R1_FB20</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga122f1435ff77893cee8ec0d39fbfb178">CAN_F1R1_FB20_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F1R1_FB21_Pos</emphasis>   (21U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7164f10425d3caf734b284f3bc3b5449">CAN_F1R1_FB21_Msk</link>   (0x1UL &lt;&lt; CAN_F1R1_FB21_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab16bc53f206b1f318e5fe8c248294fec">CAN_F1R1_FB21</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga7164f10425d3caf734b284f3bc3b5449">CAN_F1R1_FB21_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F1R1_FB22_Pos</emphasis>   (22U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3ddbed5a2b9531b528d32857123af10a">CAN_F1R1_FB22_Msk</link>   (0x1UL &lt;&lt; CAN_F1R1_FB22_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga42841c82744146dc70e8e679b5904e02">CAN_F1R1_FB22</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga3ddbed5a2b9531b528d32857123af10a">CAN_F1R1_FB22_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F1R1_FB23_Pos</emphasis>   (23U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaccc01c86ecce551ede43bfeafbbbb384">CAN_F1R1_FB23_Msk</link>   (0x1UL &lt;&lt; CAN_F1R1_FB23_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad1f961b642e42faaaf495c9ec099c128">CAN_F1R1_FB23</link>   <link linkend="_group___peripheral___registers___bits___definition_1gaccc01c86ecce551ede43bfeafbbbb384">CAN_F1R1_FB23_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F1R1_FB24_Pos</emphasis>   (24U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9660622aa2fe3253f7b29e7591462002">CAN_F1R1_FB24_Msk</link>   (0x1UL &lt;&lt; CAN_F1R1_FB24_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga96670686c71a15631ec2f772973dd7d5">CAN_F1R1_FB24</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga9660622aa2fe3253f7b29e7591462002">CAN_F1R1_FB24_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F1R1_FB25_Pos</emphasis>   (25U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad0f80f8443876e5a992b6b320f19d537">CAN_F1R1_FB25_Msk</link>   (0x1UL &lt;&lt; CAN_F1R1_FB25_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa2d8b1a30c3a6ae1f75369abc445ab7d">CAN_F1R1_FB25</link>   <link linkend="_group___peripheral___registers___bits___definition_1gad0f80f8443876e5a992b6b320f19d537">CAN_F1R1_FB25_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F1R1_FB26_Pos</emphasis>   (26U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad90d82d2f8485e7e9a530992ac4a84e0">CAN_F1R1_FB26_Msk</link>   (0x1UL &lt;&lt; CAN_F1R1_FB26_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf027c958889ab93acfb1b86988269874">CAN_F1R1_FB26</link>   <link linkend="_group___peripheral___registers___bits___definition_1gad90d82d2f8485e7e9a530992ac4a84e0">CAN_F1R1_FB26_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F1R1_FB27_Pos</emphasis>   (27U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1dd73fe9a0c9c29fcb103e241ed3c4af">CAN_F1R1_FB27_Msk</link>   (0x1UL &lt;&lt; CAN_F1R1_FB27_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga32400e283bc0037da21f0c913bb860b6">CAN_F1R1_FB27</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga1dd73fe9a0c9c29fcb103e241ed3c4af">CAN_F1R1_FB27_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F1R1_FB28_Pos</emphasis>   (28U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae1bc410d11b14bfa426de7b7977bee14">CAN_F1R1_FB28_Msk</link>   (0x1UL &lt;&lt; CAN_F1R1_FB28_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gadb0467d664f27b3ca8ef4ad220593c46">CAN_F1R1_FB28</link>   <link linkend="_group___peripheral___registers___bits___definition_1gae1bc410d11b14bfa426de7b7977bee14">CAN_F1R1_FB28_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F1R1_FB29_Pos</emphasis>   (29U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac48a223c7f7282dc22db7c2e0d557f35">CAN_F1R1_FB29_Msk</link>   (0x1UL &lt;&lt; CAN_F1R1_FB29_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1c3e3090ab67a54830be208a628efd8f">CAN_F1R1_FB29</link>   <link linkend="_group___peripheral___registers___bits___definition_1gac48a223c7f7282dc22db7c2e0d557f35">CAN_F1R1_FB29_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F1R1_FB30_Pos</emphasis>   (30U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf45ba201e41f2fd71cda39c7010f65e0">CAN_F1R1_FB30_Msk</link>   (0x1UL &lt;&lt; CAN_F1R1_FB30_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga85034e026be1af5e45e5d15537449e6d">CAN_F1R1_FB30</link>   <link linkend="_group___peripheral___registers___bits___definition_1gaf45ba201e41f2fd71cda39c7010f65e0">CAN_F1R1_FB30_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F1R1_FB31_Pos</emphasis>   (31U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac1345bf0889997c6316180e9754c3e18">CAN_F1R1_FB31_Msk</link>   (0x1UL &lt;&lt; CAN_F1R1_FB31_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6ddfc083d58a190057fb67e4eb31136b">CAN_F1R1_FB31</link>   <link linkend="_group___peripheral___registers___bits___definition_1gac1345bf0889997c6316180e9754c3e18">CAN_F1R1_FB31_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F2R1_FB0_Pos</emphasis>   (0U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac32a7356281dd4bfe7825df1f7cf2cb9">CAN_F2R1_FB0_Msk</link>   (0x1UL &lt;&lt; CAN_F2R1_FB0_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf17f4c3e553020ee893415796bd29d84">CAN_F2R1_FB0</link>   <link linkend="_group___peripheral___registers___bits___definition_1gac32a7356281dd4bfe7825df1f7cf2cb9">CAN_F2R1_FB0_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F2R1_FB1_Pos</emphasis>   (1U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga63a45584a55de290532b6835fadf480a">CAN_F2R1_FB1_Msk</link>   (0x1UL &lt;&lt; CAN_F2R1_FB1_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae97de172023462e5f40d4b420209809b">CAN_F2R1_FB1</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga63a45584a55de290532b6835fadf480a">CAN_F2R1_FB1_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F2R1_FB2_Pos</emphasis>   (2U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga42aa2e179dd31d2ef7373acb814223f2">CAN_F2R1_FB2_Msk</link>   (0x1UL &lt;&lt; CAN_F2R1_FB2_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga23008ac61893eb6a65ab9041c53a84ee">CAN_F2R1_FB2</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga42aa2e179dd31d2ef7373acb814223f2">CAN_F2R1_FB2_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F2R1_FB3_Pos</emphasis>   (3U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafc7f6fc0a5744d9f9246ae814dde3a00">CAN_F2R1_FB3_Msk</link>   (0x1UL &lt;&lt; CAN_F2R1_FB3_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad559580b386d0c621a6bf7292c706e36">CAN_F2R1_FB3</link>   <link linkend="_group___peripheral___registers___bits___definition_1gafc7f6fc0a5744d9f9246ae814dde3a00">CAN_F2R1_FB3_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F2R1_FB4_Pos</emphasis>   (4U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7555733c5e81d91c22ef16a2954e58a0">CAN_F2R1_FB4_Msk</link>   (0x1UL &lt;&lt; CAN_F2R1_FB4_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0e52ca421788d68f3edb9a52434374dd">CAN_F2R1_FB4</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga7555733c5e81d91c22ef16a2954e58a0">CAN_F2R1_FB4_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F2R1_FB5_Pos</emphasis>   (5U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3302502cfe80c87773630dbb3fe8eab1">CAN_F2R1_FB5_Msk</link>   (0x1UL &lt;&lt; CAN_F2R1_FB5_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga96a97a9711a0a53a7ee18907e95d8887">CAN_F2R1_FB5</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga3302502cfe80c87773630dbb3fe8eab1">CAN_F2R1_FB5_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F2R1_FB6_Pos</emphasis>   (6U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1c22e704c9d4404892df4086290e68ec">CAN_F2R1_FB6_Msk</link>   (0x1UL &lt;&lt; CAN_F2R1_FB6_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6f73f1bd0d3246f27d7a91a620fb3cc7">CAN_F2R1_FB6</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga1c22e704c9d4404892df4086290e68ec">CAN_F2R1_FB6_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F2R1_FB7_Pos</emphasis>   (7U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga569ec796b80a5c48de939b628a2368d8">CAN_F2R1_FB7_Msk</link>   (0x1UL &lt;&lt; CAN_F2R1_FB7_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga72bf4a6050af614eb1ac85c76feb95cc">CAN_F2R1_FB7</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga569ec796b80a5c48de939b628a2368d8">CAN_F2R1_FB7_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F2R1_FB8_Pos</emphasis>   (8U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gacc5dd0d405b5a0e37c5a7b44e3ddb27d">CAN_F2R1_FB8_Msk</link>   (0x1UL &lt;&lt; CAN_F2R1_FB8_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad484c083bc2023deda5840facc549908">CAN_F2R1_FB8</link>   <link linkend="_group___peripheral___registers___bits___definition_1gacc5dd0d405b5a0e37c5a7b44e3ddb27d">CAN_F2R1_FB8_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F2R1_FB9_Pos</emphasis>   (9U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6c52c1e2532edd862c9480c22ee72340">CAN_F2R1_FB9_Msk</link>   (0x1UL &lt;&lt; CAN_F2R1_FB9_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0d0e05e4824f05e2cf12b3d0a0b7f319">CAN_F2R1_FB9</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga6c52c1e2532edd862c9480c22ee72340">CAN_F2R1_FB9_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F2R1_FB10_Pos</emphasis>   (10U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae64a55a94cadc65b398bd15569223715">CAN_F2R1_FB10_Msk</link>   (0x1UL &lt;&lt; CAN_F2R1_FB10_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga022da7a86e8174aff1054eb1aef2c73c">CAN_F2R1_FB10</link>   <link linkend="_group___peripheral___registers___bits___definition_1gae64a55a94cadc65b398bd15569223715">CAN_F2R1_FB10_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F2R1_FB11_Pos</emphasis>   (11U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaaeac622ae5a702f2f5ca04eb6d07ba57">CAN_F2R1_FB11_Msk</link>   (0x1UL &lt;&lt; CAN_F2R1_FB11_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaedf715fa1ef43c8461408944e4aecec7">CAN_F2R1_FB11</link>   <link linkend="_group___peripheral___registers___bits___definition_1gaaeac622ae5a702f2f5ca04eb6d07ba57">CAN_F2R1_FB11_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F2R1_FB12_Pos</emphasis>   (12U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6dae1f468ba956371b53f200658cb93e">CAN_F2R1_FB12_Msk</link>   (0x1UL &lt;&lt; CAN_F2R1_FB12_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga47960a79c582cbc9bfef85c411a2be94">CAN_F2R1_FB12</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga6dae1f468ba956371b53f200658cb93e">CAN_F2R1_FB12_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F2R1_FB13_Pos</emphasis>   (13U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga82190e04cc99936f1670f81b3e3306d5">CAN_F2R1_FB13_Msk</link>   (0x1UL &lt;&lt; CAN_F2R1_FB13_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae8c6e3cf3a4d1e9d722e820a3a0c1b6a">CAN_F2R1_FB13</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga82190e04cc99936f1670f81b3e3306d5">CAN_F2R1_FB13_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F2R1_FB14_Pos</emphasis>   (14U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae6722c1954e4dc9dce4931ca68545afd">CAN_F2R1_FB14_Msk</link>   (0x1UL &lt;&lt; CAN_F2R1_FB14_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga421a366074fb422686461a92abd1259e">CAN_F2R1_FB14</link>   <link linkend="_group___peripheral___registers___bits___definition_1gae6722c1954e4dc9dce4931ca68545afd">CAN_F2R1_FB14_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F2R1_FB15_Pos</emphasis>   (15U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3f6b097d716445b57eb181592d9543c7">CAN_F2R1_FB15_Msk</link>   (0x1UL &lt;&lt; CAN_F2R1_FB15_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga178a0308db954b97818401be1f28a990">CAN_F2R1_FB15</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga3f6b097d716445b57eb181592d9543c7">CAN_F2R1_FB15_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F2R1_FB16_Pos</emphasis>   (16U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0d3c41f4d8ac19d40bc8ce0a6c4bf7bf">CAN_F2R1_FB16_Msk</link>   (0x1UL &lt;&lt; CAN_F2R1_FB16_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab60aef7e45f8d12777032321a33cdb38">CAN_F2R1_FB16</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga0d3c41f4d8ac19d40bc8ce0a6c4bf7bf">CAN_F2R1_FB16_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F2R1_FB17_Pos</emphasis>   (17U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa515e5239f2fb3f7669106b0a42ce00b">CAN_F2R1_FB17_Msk</link>   (0x1UL &lt;&lt; CAN_F2R1_FB17_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0483dac5b6986246a3ba106fbeb8e3bd">CAN_F2R1_FB17</link>   <link linkend="_group___peripheral___registers___bits___definition_1gaa515e5239f2fb3f7669106b0a42ce00b">CAN_F2R1_FB17_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F2R1_FB18_Pos</emphasis>   (18U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7132daf6ddf622a30b31b0dc82b77bcf">CAN_F2R1_FB18_Msk</link>   (0x1UL &lt;&lt; CAN_F2R1_FB18_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga259b472c9c9f158e1701c8b8d5a940b9">CAN_F2R1_FB18</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga7132daf6ddf622a30b31b0dc82b77bcf">CAN_F2R1_FB18_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F2R1_FB19_Pos</emphasis>   (19U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga55a8f0a1951ca9c9e8cdbac39f64ec6e">CAN_F2R1_FB19_Msk</link>   (0x1UL &lt;&lt; CAN_F2R1_FB19_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga23db612c79422bee815e437d6aaf5a6c">CAN_F2R1_FB19</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga55a8f0a1951ca9c9e8cdbac39f64ec6e">CAN_F2R1_FB19_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F2R1_FB20_Pos</emphasis>   (20U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga58042a29bd588ca97015f8de46239641">CAN_F2R1_FB20_Msk</link>   (0x1UL &lt;&lt; CAN_F2R1_FB20_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaef9a469e877bfa29f4edb66730c43d43">CAN_F2R1_FB20</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga58042a29bd588ca97015f8de46239641">CAN_F2R1_FB20_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F2R1_FB21_Pos</emphasis>   (21U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad6e2ea1ce258fc480fb8b2b12a885c9f">CAN_F2R1_FB21_Msk</link>   (0x1UL &lt;&lt; CAN_F2R1_FB21_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4edc4a54cc13f63afe8dbe3aa37776a5">CAN_F2R1_FB21</link>   <link linkend="_group___peripheral___registers___bits___definition_1gad6e2ea1ce258fc480fb8b2b12a885c9f">CAN_F2R1_FB21_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F2R1_FB22_Pos</emphasis>   (22U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gacc6ff16cdc9d4b088573f668d99747af">CAN_F2R1_FB22_Msk</link>   (0x1UL &lt;&lt; CAN_F2R1_FB22_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga169f5fb3dd35ae2b048c8c05c3e202d7">CAN_F2R1_FB22</link>   <link linkend="_group___peripheral___registers___bits___definition_1gacc6ff16cdc9d4b088573f668d99747af">CAN_F2R1_FB22_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F2R1_FB23_Pos</emphasis>   (23U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad9dd3a87b66e7f305670c551b67bff47">CAN_F2R1_FB23_Msk</link>   (0x1UL &lt;&lt; CAN_F2R1_FB23_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0073b206235b3c33a9b831e5027e3bf0">CAN_F2R1_FB23</link>   <link linkend="_group___peripheral___registers___bits___definition_1gad9dd3a87b66e7f305670c551b67bff47">CAN_F2R1_FB23_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F2R1_FB24_Pos</emphasis>   (24U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga353eaadcd9e7a6ffd389c81f75e5b860">CAN_F2R1_FB24_Msk</link>   (0x1UL &lt;&lt; CAN_F2R1_FB24_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga459caea38417d17c042e52ba38eb3c1b">CAN_F2R1_FB24</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga353eaadcd9e7a6ffd389c81f75e5b860">CAN_F2R1_FB24_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F2R1_FB25_Pos</emphasis>   (25U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6516de993c142d8a23cc647e9b06ecd2">CAN_F2R1_FB25_Msk</link>   (0x1UL &lt;&lt; CAN_F2R1_FB25_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae0da8cd8657f6e67f1d86fc9f695bb4e">CAN_F2R1_FB25</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga6516de993c142d8a23cc647e9b06ecd2">CAN_F2R1_FB25_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F2R1_FB26_Pos</emphasis>   (26U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga14b6583d5cb48decd72eb2bee4113c48">CAN_F2R1_FB26_Msk</link>   (0x1UL &lt;&lt; CAN_F2R1_FB26_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga80c9ae7f2eca3db813737c49d49f2b08">CAN_F2R1_FB26</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga14b6583d5cb48decd72eb2bee4113c48">CAN_F2R1_FB26_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F2R1_FB27_Pos</emphasis>   (27U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga14b6942aff7b854ed29d7bb8affba388">CAN_F2R1_FB27_Msk</link>   (0x1UL &lt;&lt; CAN_F2R1_FB27_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1d6b6c109e359e3d2a07e6626c2b4aff">CAN_F2R1_FB27</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga14b6942aff7b854ed29d7bb8affba388">CAN_F2R1_FB27_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F2R1_FB28_Pos</emphasis>   (28U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab6d262f3000a3723269b53cf0c4f3ad2">CAN_F2R1_FB28_Msk</link>   (0x1UL &lt;&lt; CAN_F2R1_FB28_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3c4d05997d8930291c8ab2bb19545714">CAN_F2R1_FB28</link>   <link linkend="_group___peripheral___registers___bits___definition_1gab6d262f3000a3723269b53cf0c4f3ad2">CAN_F2R1_FB28_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F2R1_FB29_Pos</emphasis>   (29U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7dc1ecaa773500c32c41363b2dff8e72">CAN_F2R1_FB29_Msk</link>   (0x1UL &lt;&lt; CAN_F2R1_FB29_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad5431f98aafd2a7f8158a335d65ebea1">CAN_F2R1_FB29</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga7dc1ecaa773500c32c41363b2dff8e72">CAN_F2R1_FB29_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F2R1_FB30_Pos</emphasis>   (30U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga317461fc99abac5a1b3c44487499d315">CAN_F2R1_FB30_Msk</link>   (0x1UL &lt;&lt; CAN_F2R1_FB30_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad79345a758898023543bd5384be09758">CAN_F2R1_FB30</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga317461fc99abac5a1b3c44487499d315">CAN_F2R1_FB30_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F2R1_FB31_Pos</emphasis>   (31U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4ef1c89364eec52f78811d7a8e40d0b4">CAN_F2R1_FB31_Msk</link>   (0x1UL &lt;&lt; CAN_F2R1_FB31_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaada8442f47c1fffb00c13e404d036122">CAN_F2R1_FB31</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga4ef1c89364eec52f78811d7a8e40d0b4">CAN_F2R1_FB31_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F3R1_FB0_Pos</emphasis>   (0U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1c1d5628f543d31326f122516ae8d36c">CAN_F3R1_FB0_Msk</link>   (0x1UL &lt;&lt; CAN_F3R1_FB0_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6bc065319a9862c1f5ca7326b790ef53">CAN_F3R1_FB0</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga1c1d5628f543d31326f122516ae8d36c">CAN_F3R1_FB0_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F3R1_FB1_Pos</emphasis>   (1U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad4654a2f7909715abd47c047c550d2ca">CAN_F3R1_FB1_Msk</link>   (0x1UL &lt;&lt; CAN_F3R1_FB1_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga42e636521c72a20aa8380fe4fe150b91">CAN_F3R1_FB1</link>   <link linkend="_group___peripheral___registers___bits___definition_1gad4654a2f7909715abd47c047c550d2ca">CAN_F3R1_FB1_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F3R1_FB2_Pos</emphasis>   (2U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga06d554341693c4f1e9cb5ec2d90c74ca">CAN_F3R1_FB2_Msk</link>   (0x1UL &lt;&lt; CAN_F3R1_FB2_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga217f5b77e4fefb2d1135187ee2b5bbf2">CAN_F3R1_FB2</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga06d554341693c4f1e9cb5ec2d90c74ca">CAN_F3R1_FB2_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F3R1_FB3_Pos</emphasis>   (3U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga496aa97ec5c7995b3a6da8e9b33c660e">CAN_F3R1_FB3_Msk</link>   (0x1UL &lt;&lt; CAN_F3R1_FB3_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7693dcf6c0011bbeb19e0413a5ce1f56">CAN_F3R1_FB3</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga496aa97ec5c7995b3a6da8e9b33c660e">CAN_F3R1_FB3_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F3R1_FB4_Pos</emphasis>   (4U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga62eb0d7464f228fd13f2d567e66b0225">CAN_F3R1_FB4_Msk</link>   (0x1UL &lt;&lt; CAN_F3R1_FB4_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0bffde5d3e1e2e75f4facc98903620f7">CAN_F3R1_FB4</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga62eb0d7464f228fd13f2d567e66b0225">CAN_F3R1_FB4_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F3R1_FB5_Pos</emphasis>   (5U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6e25fcc0e53a3e2d271e06f8985a1e98">CAN_F3R1_FB5_Msk</link>   (0x1UL &lt;&lt; CAN_F3R1_FB5_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga30ccdfd3676f314e749cc205ffcfe1cf">CAN_F3R1_FB5</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga6e25fcc0e53a3e2d271e06f8985a1e98">CAN_F3R1_FB5_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F3R1_FB6_Pos</emphasis>   (6U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1fa5eeffce32825d18dd6ae540691a43">CAN_F3R1_FB6_Msk</link>   (0x1UL &lt;&lt; CAN_F3R1_FB6_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2b2aa80397b4961a33b41303aa348ea1">CAN_F3R1_FB6</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga1fa5eeffce32825d18dd6ae540691a43">CAN_F3R1_FB6_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F3R1_FB7_Pos</emphasis>   (7U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8f51e4b529f2c096fb6fec2b6d7df1f5">CAN_F3R1_FB7_Msk</link>   (0x1UL &lt;&lt; CAN_F3R1_FB7_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7b7072c9b829c7df660eb2dea05ee8d8">CAN_F3R1_FB7</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga8f51e4b529f2c096fb6fec2b6d7df1f5">CAN_F3R1_FB7_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F3R1_FB8_Pos</emphasis>   (8U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafa223fb562425adcb7022b2b5e6f0da6">CAN_F3R1_FB8_Msk</link>   (0x1UL &lt;&lt; CAN_F3R1_FB8_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad016208d1aa9008aaba9a887a1e8b6fa">CAN_F3R1_FB8</link>   <link linkend="_group___peripheral___registers___bits___definition_1gafa223fb562425adcb7022b2b5e6f0da6">CAN_F3R1_FB8_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F3R1_FB9_Pos</emphasis>   (9U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga900e4c0c595155e852cbc17fda96e9ee">CAN_F3R1_FB9_Msk</link>   (0x1UL &lt;&lt; CAN_F3R1_FB9_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad4f4f0d2b56860e36f7777ab397e8609">CAN_F3R1_FB9</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga900e4c0c595155e852cbc17fda96e9ee">CAN_F3R1_FB9_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F3R1_FB10_Pos</emphasis>   (10U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8a3ae8c895b853d340ff7a133870164a">CAN_F3R1_FB10_Msk</link>   (0x1UL &lt;&lt; CAN_F3R1_FB10_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gadcfc2559b456c3af3804a22e0fb5c50d">CAN_F3R1_FB10</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga8a3ae8c895b853d340ff7a133870164a">CAN_F3R1_FB10_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F3R1_FB11_Pos</emphasis>   (11U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga68222a41a14bb43bc6d2f0fc4dee1e0f">CAN_F3R1_FB11_Msk</link>   (0x1UL &lt;&lt; CAN_F3R1_FB11_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7df8031e3a2f661b45fdbde58a26c6b6">CAN_F3R1_FB11</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga68222a41a14bb43bc6d2f0fc4dee1e0f">CAN_F3R1_FB11_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F3R1_FB12_Pos</emphasis>   (12U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaec2bac1777b3ebef8b3a22d22514a4b2">CAN_F3R1_FB12_Msk</link>   (0x1UL &lt;&lt; CAN_F3R1_FB12_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6c6baa9ac6a1cdd55c2d51ee40cf8f2d">CAN_F3R1_FB12</link>   <link linkend="_group___peripheral___registers___bits___definition_1gaec2bac1777b3ebef8b3a22d22514a4b2">CAN_F3R1_FB12_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F3R1_FB13_Pos</emphasis>   (13U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga47f4c6942bebdcb179b5092520842e91">CAN_F3R1_FB13_Msk</link>   (0x1UL &lt;&lt; CAN_F3R1_FB13_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga95fc8c778ffa6deac5a202985fdd98ae">CAN_F3R1_FB13</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga47f4c6942bebdcb179b5092520842e91">CAN_F3R1_FB13_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F3R1_FB14_Pos</emphasis>   (14U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf3cbf7b6b28dce1e65f4377273b060b7">CAN_F3R1_FB14_Msk</link>   (0x1UL &lt;&lt; CAN_F3R1_FB14_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0c4a4998f2ddc12771da116b1c20d765">CAN_F3R1_FB14</link>   <link linkend="_group___peripheral___registers___bits___definition_1gaf3cbf7b6b28dce1e65f4377273b060b7">CAN_F3R1_FB14_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F3R1_FB15_Pos</emphasis>   (15U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3d5afdf5c983489b0bcd8029a6e1c45a">CAN_F3R1_FB15_Msk</link>   (0x1UL &lt;&lt; CAN_F3R1_FB15_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5fb6157fc48147e6c74ed348d156bfa1">CAN_F3R1_FB15</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga3d5afdf5c983489b0bcd8029a6e1c45a">CAN_F3R1_FB15_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F3R1_FB16_Pos</emphasis>   (16U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaadc1997d8f970761e068263b8aa9f439">CAN_F3R1_FB16_Msk</link>   (0x1UL &lt;&lt; CAN_F3R1_FB16_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaadcf2a14e752519bf8a90129fb9d42b1">CAN_F3R1_FB16</link>   <link linkend="_group___peripheral___registers___bits___definition_1gaadc1997d8f970761e068263b8aa9f439">CAN_F3R1_FB16_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F3R1_FB17_Pos</emphasis>   (17U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8221248c305454dd5071679742a56383">CAN_F3R1_FB17_Msk</link>   (0x1UL &lt;&lt; CAN_F3R1_FB17_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga47c5296c991b481548302478df85e477">CAN_F3R1_FB17</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga8221248c305454dd5071679742a56383">CAN_F3R1_FB17_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F3R1_FB18_Pos</emphasis>   (18U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad84e18a8d220d1dbf071afcbe969b976">CAN_F3R1_FB18_Msk</link>   (0x1UL &lt;&lt; CAN_F3R1_FB18_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga657b8cda94fd736a4831ab4086ae746f">CAN_F3R1_FB18</link>   <link linkend="_group___peripheral___registers___bits___definition_1gad84e18a8d220d1dbf071afcbe969b976">CAN_F3R1_FB18_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F3R1_FB19_Pos</emphasis>   (19U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa3806303c3cfe2dcee6e3409eb1492b6">CAN_F3R1_FB19_Msk</link>   (0x1UL &lt;&lt; CAN_F3R1_FB19_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga435edc4b2055ac2d1c3ce616a9c1b236">CAN_F3R1_FB19</link>   <link linkend="_group___peripheral___registers___bits___definition_1gaa3806303c3cfe2dcee6e3409eb1492b6">CAN_F3R1_FB19_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F3R1_FB20_Pos</emphasis>   (20U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga05e8b9d7e4cdc6856c6ad61d15fae9f2">CAN_F3R1_FB20_Msk</link>   (0x1UL &lt;&lt; CAN_F3R1_FB20_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaaa508de7087eb832ecaf353a4b6821ef">CAN_F3R1_FB20</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga05e8b9d7e4cdc6856c6ad61d15fae9f2">CAN_F3R1_FB20_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F3R1_FB21_Pos</emphasis>   (21U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae1c6bf19e9356adcb47a75895b653025">CAN_F3R1_FB21_Msk</link>   (0x1UL &lt;&lt; CAN_F3R1_FB21_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga643ceb9293665b8307e63ae0e1700d91">CAN_F3R1_FB21</link>   <link linkend="_group___peripheral___registers___bits___definition_1gae1c6bf19e9356adcb47a75895b653025">CAN_F3R1_FB21_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F3R1_FB22_Pos</emphasis>   (22U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga12f9cc55362b508457dae2a22f3577b9">CAN_F3R1_FB22_Msk</link>   (0x1UL &lt;&lt; CAN_F3R1_FB22_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga91f5887e884fcf423d680798f4e372bb">CAN_F3R1_FB22</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga12f9cc55362b508457dae2a22f3577b9">CAN_F3R1_FB22_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F3R1_FB23_Pos</emphasis>   (23U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga53b384413c96686c5b6d955edf3605e7">CAN_F3R1_FB23_Msk</link>   (0x1UL &lt;&lt; CAN_F3R1_FB23_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6adc9c7706f39f7c33760fe6b8c5d17e">CAN_F3R1_FB23</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga53b384413c96686c5b6d955edf3605e7">CAN_F3R1_FB23_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F3R1_FB24_Pos</emphasis>   (24U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga84c095337bdce797f169006a2b79ecda">CAN_F3R1_FB24_Msk</link>   (0x1UL &lt;&lt; CAN_F3R1_FB24_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad7581186f0241f6db9f63a0a0db22919">CAN_F3R1_FB24</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga84c095337bdce797f169006a2b79ecda">CAN_F3R1_FB24_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F3R1_FB25_Pos</emphasis>   (25U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad411d7ebb23972f68d8d3622a89de73e">CAN_F3R1_FB25_Msk</link>   (0x1UL &lt;&lt; CAN_F3R1_FB25_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga43b4c084e802398ad265ceb69cfd7519">CAN_F3R1_FB25</link>   <link linkend="_group___peripheral___registers___bits___definition_1gad411d7ebb23972f68d8d3622a89de73e">CAN_F3R1_FB25_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F3R1_FB26_Pos</emphasis>   (26U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga56aa4a1d23228828e880810e6d644054">CAN_F3R1_FB26_Msk</link>   (0x1UL &lt;&lt; CAN_F3R1_FB26_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gade732503a8d41e3f1bb338a2a8103bd2">CAN_F3R1_FB26</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga56aa4a1d23228828e880810e6d644054">CAN_F3R1_FB26_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F3R1_FB27_Pos</emphasis>   (27U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8a14d8e964a880b27705af96225917cb">CAN_F3R1_FB27_Msk</link>   (0x1UL &lt;&lt; CAN_F3R1_FB27_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7539a7f651425a757a549205544e508c">CAN_F3R1_FB27</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga8a14d8e964a880b27705af96225917cb">CAN_F3R1_FB27_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F3R1_FB28_Pos</emphasis>   (28U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga62dea0d389306d34595416ca334c7bf1">CAN_F3R1_FB28_Msk</link>   (0x1UL &lt;&lt; CAN_F3R1_FB28_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1ec25e4ba3ebaf53780e2b8da63e4a3b">CAN_F3R1_FB28</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga62dea0d389306d34595416ca334c7bf1">CAN_F3R1_FB28_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F3R1_FB29_Pos</emphasis>   (29U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga04da25e051a24c10b8d59f6a87818fb0">CAN_F3R1_FB29_Msk</link>   (0x1UL &lt;&lt; CAN_F3R1_FB29_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae8268be8b5477f813c165e851acd41a2">CAN_F3R1_FB29</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga04da25e051a24c10b8d59f6a87818fb0">CAN_F3R1_FB29_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F3R1_FB30_Pos</emphasis>   (30U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gadc9b888a2c0f23588c4f79d7e1545c61">CAN_F3R1_FB30_Msk</link>   (0x1UL &lt;&lt; CAN_F3R1_FB30_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga494ad7f35d8552b8494379916a987074">CAN_F3R1_FB30</link>   <link linkend="_group___peripheral___registers___bits___definition_1gadc9b888a2c0f23588c4f79d7e1545c61">CAN_F3R1_FB30_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F3R1_FB31_Pos</emphasis>   (31U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaaf5486013f92f3646e9ac903676b6743">CAN_F3R1_FB31_Msk</link>   (0x1UL &lt;&lt; CAN_F3R1_FB31_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga15bbe0d2d24dc95e10156c2541feb4c4">CAN_F3R1_FB31</link>   <link linkend="_group___peripheral___registers___bits___definition_1gaaf5486013f92f3646e9ac903676b6743">CAN_F3R1_FB31_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F4R1_FB0_Pos</emphasis>   (0U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7988e6a122cc6084ea40df4b66de5f0f">CAN_F4R1_FB0_Msk</link>   (0x1UL &lt;&lt; CAN_F4R1_FB0_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0eb0d4d21c082c8381271ab146431993">CAN_F4R1_FB0</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga7988e6a122cc6084ea40df4b66de5f0f">CAN_F4R1_FB0_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F4R1_FB1_Pos</emphasis>   (1U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa88382bdd2a166258413d39fbb436050">CAN_F4R1_FB1_Msk</link>   (0x1UL &lt;&lt; CAN_F4R1_FB1_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga91922c78bf92f051b8e8abbf9cc1f6e9">CAN_F4R1_FB1</link>   <link linkend="_group___peripheral___registers___bits___definition_1gaa88382bdd2a166258413d39fbb436050">CAN_F4R1_FB1_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F4R1_FB2_Pos</emphasis>   (2U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf6564dfdae0be64785df0d766aa5c149">CAN_F4R1_FB2_Msk</link>   (0x1UL &lt;&lt; CAN_F4R1_FB2_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae56f77f869114e69525353f96004f955">CAN_F4R1_FB2</link>   <link linkend="_group___peripheral___registers___bits___definition_1gaf6564dfdae0be64785df0d766aa5c149">CAN_F4R1_FB2_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F4R1_FB3_Pos</emphasis>   (3U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga786fe254e7a86a2ac517ea453f78e120">CAN_F4R1_FB3_Msk</link>   (0x1UL &lt;&lt; CAN_F4R1_FB3_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga951a8213e55b01ecedcef870c85841e7">CAN_F4R1_FB3</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga786fe254e7a86a2ac517ea453f78e120">CAN_F4R1_FB3_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F4R1_FB4_Pos</emphasis>   (4U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabd92184f0f30164e14b07a7a4e5208a2">CAN_F4R1_FB4_Msk</link>   (0x1UL &lt;&lt; CAN_F4R1_FB4_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga453f90cdd0b520b7d65e19af3868d4ec">CAN_F4R1_FB4</link>   <link linkend="_group___peripheral___registers___bits___definition_1gabd92184f0f30164e14b07a7a4e5208a2">CAN_F4R1_FB4_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F4R1_FB5_Pos</emphasis>   (5U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4a8707829180a6a5ea26822a408facce">CAN_F4R1_FB5_Msk</link>   (0x1UL &lt;&lt; CAN_F4R1_FB5_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gace348ba56c1f9676e5b605a6fe0cd52e">CAN_F4R1_FB5</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga4a8707829180a6a5ea26822a408facce">CAN_F4R1_FB5_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F4R1_FB6_Pos</emphasis>   (6U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga270fa51a92450225b554f19353f38f0e">CAN_F4R1_FB6_Msk</link>   (0x1UL &lt;&lt; CAN_F4R1_FB6_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae99d36b50a16c38b2006fdba4683ddd9">CAN_F4R1_FB6</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga270fa51a92450225b554f19353f38f0e">CAN_F4R1_FB6_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F4R1_FB7_Pos</emphasis>   (7U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga474765e4a523545019ad84e02c9af69c">CAN_F4R1_FB7_Msk</link>   (0x1UL &lt;&lt; CAN_F4R1_FB7_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5d61ae4af9acc61476493b640cfb4745">CAN_F4R1_FB7</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga474765e4a523545019ad84e02c9af69c">CAN_F4R1_FB7_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F4R1_FB8_Pos</emphasis>   (8U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa256896c733d9155ab9c60d6f2d58a3b">CAN_F4R1_FB8_Msk</link>   (0x1UL &lt;&lt; CAN_F4R1_FB8_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga89ded00ec0b6c0918b019457d6cf43f5">CAN_F4R1_FB8</link>   <link linkend="_group___peripheral___registers___bits___definition_1gaa256896c733d9155ab9c60d6f2d58a3b">CAN_F4R1_FB8_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F4R1_FB9_Pos</emphasis>   (9U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4fdff1d01f74ad524f97bd3a138e6c4d">CAN_F4R1_FB9_Msk</link>   (0x1UL &lt;&lt; CAN_F4R1_FB9_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac658a1ced873fd9dff54833d8c413536">CAN_F4R1_FB9</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga4fdff1d01f74ad524f97bd3a138e6c4d">CAN_F4R1_FB9_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F4R1_FB10_Pos</emphasis>   (10U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2d5e8f2c67a528aa361922158ae8eb92">CAN_F4R1_FB10_Msk</link>   (0x1UL &lt;&lt; CAN_F4R1_FB10_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad06bc748776a78f008895be9e0cc7a1d">CAN_F4R1_FB10</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga2d5e8f2c67a528aa361922158ae8eb92">CAN_F4R1_FB10_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F4R1_FB11_Pos</emphasis>   (11U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga50cb96e2d638c18f5ce23bed3342f39d">CAN_F4R1_FB11_Msk</link>   (0x1UL &lt;&lt; CAN_F4R1_FB11_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf612f239dcf45bd933136a5c8c5909f9">CAN_F4R1_FB11</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga50cb96e2d638c18f5ce23bed3342f39d">CAN_F4R1_FB11_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F4R1_FB12_Pos</emphasis>   (12U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga613094782d73b0e3e5272eff72f04d42">CAN_F4R1_FB12_Msk</link>   (0x1UL &lt;&lt; CAN_F4R1_FB12_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6dc611a52acf6dfa1df7ebf867bc7e2f">CAN_F4R1_FB12</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga613094782d73b0e3e5272eff72f04d42">CAN_F4R1_FB12_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F4R1_FB13_Pos</emphasis>   (13U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga07c564a28ae0d2958891d26110e4c411">CAN_F4R1_FB13_Msk</link>   (0x1UL &lt;&lt; CAN_F4R1_FB13_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1736bc2808a37aa82358fe1c36c963a6">CAN_F4R1_FB13</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga07c564a28ae0d2958891d26110e4c411">CAN_F4R1_FB13_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F4R1_FB14_Pos</emphasis>   (14U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3c7d95aae3c918a4c446ecd57f876383">CAN_F4R1_FB14_Msk</link>   (0x1UL &lt;&lt; CAN_F4R1_FB14_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7d7ec466bbf196a41f6da2a7b506675d">CAN_F4R1_FB14</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga3c7d95aae3c918a4c446ecd57f876383">CAN_F4R1_FB14_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F4R1_FB15_Pos</emphasis>   (15U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf226c102853cbf2918931586573641bf">CAN_F4R1_FB15_Msk</link>   (0x1UL &lt;&lt; CAN_F4R1_FB15_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad30ff7e7b0c0f7e56821ecbcd6fcc23c">CAN_F4R1_FB15</link>   <link linkend="_group___peripheral___registers___bits___definition_1gaf226c102853cbf2918931586573641bf">CAN_F4R1_FB15_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F4R1_FB16_Pos</emphasis>   (16U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5885429c36cad6e1bae78efccc6f4c59">CAN_F4R1_FB16_Msk</link>   (0x1UL &lt;&lt; CAN_F4R1_FB16_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga199bd29b6f3ff56150a9dcd71c8ea13f">CAN_F4R1_FB16</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga5885429c36cad6e1bae78efccc6f4c59">CAN_F4R1_FB16_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F4R1_FB17_Pos</emphasis>   (17U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafa31c54bcaf590c65c626253362949c8">CAN_F4R1_FB17_Msk</link>   (0x1UL &lt;&lt; CAN_F4R1_FB17_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga893837534cbc7a043fa995de4619e2da">CAN_F4R1_FB17</link>   <link linkend="_group___peripheral___registers___bits___definition_1gafa31c54bcaf590c65c626253362949c8">CAN_F4R1_FB17_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F4R1_FB18_Pos</emphasis>   (18U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6d6925aa9feee56fba36b3a4e399c2d8">CAN_F4R1_FB18_Msk</link>   (0x1UL &lt;&lt; CAN_F4R1_FB18_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga551e80c41958417cbcf1d0c53e4947a3">CAN_F4R1_FB18</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga6d6925aa9feee56fba36b3a4e399c2d8">CAN_F4R1_FB18_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F4R1_FB19_Pos</emphasis>   (19U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaebb1f9e546b4c8bb2bcb3d6e9a1f0949">CAN_F4R1_FB19_Msk</link>   (0x1UL &lt;&lt; CAN_F4R1_FB19_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga80d9a946bd39dae4b0a862cf21f262ed">CAN_F4R1_FB19</link>   <link linkend="_group___peripheral___registers___bits___definition_1gaebb1f9e546b4c8bb2bcb3d6e9a1f0949">CAN_F4R1_FB19_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F4R1_FB20_Pos</emphasis>   (20U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga119fbe324a31a61a0b5aa989658cf15d">CAN_F4R1_FB20_Msk</link>   (0x1UL &lt;&lt; CAN_F4R1_FB20_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5646609987ce174cf3b94bb4538172f4">CAN_F4R1_FB20</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga119fbe324a31a61a0b5aa989658cf15d">CAN_F4R1_FB20_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F4R1_FB21_Pos</emphasis>   (21U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa57165c0d07048b0024f56e0febdaccd">CAN_F4R1_FB21_Msk</link>   (0x1UL &lt;&lt; CAN_F4R1_FB21_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga356faa77de97c61e9b5f6b763173a987">CAN_F4R1_FB21</link>   <link linkend="_group___peripheral___registers___bits___definition_1gaa57165c0d07048b0024f56e0febdaccd">CAN_F4R1_FB21_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F4R1_FB22_Pos</emphasis>   (22U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga91bdc8395c27e8e23092b3f9784b7994">CAN_F4R1_FB22_Msk</link>   (0x1UL &lt;&lt; CAN_F4R1_FB22_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac6b246b3df35cc1db06e8c809137562f">CAN_F4R1_FB22</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga91bdc8395c27e8e23092b3f9784b7994">CAN_F4R1_FB22_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F4R1_FB23_Pos</emphasis>   (23U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac32276ab0a34c8ae46eee73ad1f208d7">CAN_F4R1_FB23_Msk</link>   (0x1UL &lt;&lt; CAN_F4R1_FB23_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4882da3ee5be3aed3d5eb46923859674">CAN_F4R1_FB23</link>   <link linkend="_group___peripheral___registers___bits___definition_1gac32276ab0a34c8ae46eee73ad1f208d7">CAN_F4R1_FB23_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F4R1_FB24_Pos</emphasis>   (24U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4e1033412ffe01f17f87d0287af5bd70">CAN_F4R1_FB24_Msk</link>   (0x1UL &lt;&lt; CAN_F4R1_FB24_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1e178aa8c6f98a866aaae511b9da86c8">CAN_F4R1_FB24</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga4e1033412ffe01f17f87d0287af5bd70">CAN_F4R1_FB24_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F4R1_FB25_Pos</emphasis>   (25U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9d8fcea6cb9dd0d6240208ed38acecdc">CAN_F4R1_FB25_Msk</link>   (0x1UL &lt;&lt; CAN_F4R1_FB25_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9a5ca327060530761d71362d39b2d364">CAN_F4R1_FB25</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga9d8fcea6cb9dd0d6240208ed38acecdc">CAN_F4R1_FB25_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F4R1_FB26_Pos</emphasis>   (26U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae2abd932d950db3d7aafbb9af2639a57">CAN_F4R1_FB26_Msk</link>   (0x1UL &lt;&lt; CAN_F4R1_FB26_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaeabe4836aed74af4adba72b2c7684a6e">CAN_F4R1_FB26</link>   <link linkend="_group___peripheral___registers___bits___definition_1gae2abd932d950db3d7aafbb9af2639a57">CAN_F4R1_FB26_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F4R1_FB27_Pos</emphasis>   (27U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac34b9b4abc8d9196ce7aab200c99787c">CAN_F4R1_FB27_Msk</link>   (0x1UL &lt;&lt; CAN_F4R1_FB27_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaaa8e7d74919e74723f7df71357cc994a">CAN_F4R1_FB27</link>   <link linkend="_group___peripheral___registers___bits___definition_1gac34b9b4abc8d9196ce7aab200c99787c">CAN_F4R1_FB27_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F4R1_FB28_Pos</emphasis>   (28U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga008f59ed84fb846c36803d37e52c09d0">CAN_F4R1_FB28_Msk</link>   (0x1UL &lt;&lt; CAN_F4R1_FB28_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6e2b2b9bd5b397e58d57fb379546110b">CAN_F4R1_FB28</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga008f59ed84fb846c36803d37e52c09d0">CAN_F4R1_FB28_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F4R1_FB29_Pos</emphasis>   (29U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gacd6c2fc9688b65bda0ca6b9e18e0c072">CAN_F4R1_FB29_Msk</link>   (0x1UL &lt;&lt; CAN_F4R1_FB29_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaeb165ede225dc35a825647e5efcab437">CAN_F4R1_FB29</link>   <link linkend="_group___peripheral___registers___bits___definition_1gacd6c2fc9688b65bda0ca6b9e18e0c072">CAN_F4R1_FB29_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F4R1_FB30_Pos</emphasis>   (30U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2012557ac8ac7ddd510c1dd771062dc2">CAN_F4R1_FB30_Msk</link>   (0x1UL &lt;&lt; CAN_F4R1_FB30_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7898b1f422424fd7fc0896b908748e7c">CAN_F4R1_FB30</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga2012557ac8ac7ddd510c1dd771062dc2">CAN_F4R1_FB30_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F4R1_FB31_Pos</emphasis>   (31U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafe91e1b46bc8af15c5d727b81e51bfdb">CAN_F4R1_FB31_Msk</link>   (0x1UL &lt;&lt; CAN_F4R1_FB31_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga92d7e6a44e87911e9cc14f6bff854fa2">CAN_F4R1_FB31</link>   <link linkend="_group___peripheral___registers___bits___definition_1gafe91e1b46bc8af15c5d727b81e51bfdb">CAN_F4R1_FB31_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F5R1_FB0_Pos</emphasis>   (0U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga18f8312b10016a8ad987ceaa48f7a67f">CAN_F5R1_FB0_Msk</link>   (0x1UL &lt;&lt; CAN_F5R1_FB0_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5cdf98e317662e286ad2a3344ee516df">CAN_F5R1_FB0</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga18f8312b10016a8ad987ceaa48f7a67f">CAN_F5R1_FB0_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F5R1_FB1_Pos</emphasis>   (1U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4421f59236d1bd77fadc2e093c988466">CAN_F5R1_FB1_Msk</link>   (0x1UL &lt;&lt; CAN_F5R1_FB1_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaac814c424ed2ccc11645da6e62f3fb81">CAN_F5R1_FB1</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga4421f59236d1bd77fadc2e093c988466">CAN_F5R1_FB1_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F5R1_FB2_Pos</emphasis>   (2U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga39beb5641b129903d6d43a152b9b1fc2">CAN_F5R1_FB2_Msk</link>   (0x1UL &lt;&lt; CAN_F5R1_FB2_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4b0af1936dd43bd319614e3298fd28d1">CAN_F5R1_FB2</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga39beb5641b129903d6d43a152b9b1fc2">CAN_F5R1_FB2_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F5R1_FB3_Pos</emphasis>   (3U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8c30456c58159fc9c8b5fc705a897c4b">CAN_F5R1_FB3_Msk</link>   (0x1UL &lt;&lt; CAN_F5R1_FB3_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga013f84e3f3f0e148d3a9a071ccbf6738">CAN_F5R1_FB3</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga8c30456c58159fc9c8b5fc705a897c4b">CAN_F5R1_FB3_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F5R1_FB4_Pos</emphasis>   (4U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaecdbb3ad483c253075f585fb453e6fb8">CAN_F5R1_FB4_Msk</link>   (0x1UL &lt;&lt; CAN_F5R1_FB4_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7cfc330921811d76ed6476d6935e84e7">CAN_F5R1_FB4</link>   <link linkend="_group___peripheral___registers___bits___definition_1gaecdbb3ad483c253075f585fb453e6fb8">CAN_F5R1_FB4_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F5R1_FB5_Pos</emphasis>   (5U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafa323c7e6521417879450a4d5996e256">CAN_F5R1_FB5_Msk</link>   (0x1UL &lt;&lt; CAN_F5R1_FB5_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf9aebaa8e61198240c1564ce73acb1d2">CAN_F5R1_FB5</link>   <link linkend="_group___peripheral___registers___bits___definition_1gafa323c7e6521417879450a4d5996e256">CAN_F5R1_FB5_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F5R1_FB6_Pos</emphasis>   (6U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa7e09b9fe8aeb61f4253d15d6bd808f0">CAN_F5R1_FB6_Msk</link>   (0x1UL &lt;&lt; CAN_F5R1_FB6_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gadea331fb6273fda80a8f5a3dc8eaf6f4">CAN_F5R1_FB6</link>   <link linkend="_group___peripheral___registers___bits___definition_1gaa7e09b9fe8aeb61f4253d15d6bd808f0">CAN_F5R1_FB6_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F5R1_FB7_Pos</emphasis>   (7U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa8ddbee4662088695a19791d9754f060">CAN_F5R1_FB7_Msk</link>   (0x1UL &lt;&lt; CAN_F5R1_FB7_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafc7dfaacfba6a42a17b16281f690f952">CAN_F5R1_FB7</link>   <link linkend="_group___peripheral___registers___bits___definition_1gaa8ddbee4662088695a19791d9754f060">CAN_F5R1_FB7_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F5R1_FB8_Pos</emphasis>   (8U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3b80299e85591ee7bb2669dfbd7beced">CAN_F5R1_FB8_Msk</link>   (0x1UL &lt;&lt; CAN_F5R1_FB8_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaba0938e0f55773406fd59c2a0bd7c46e">CAN_F5R1_FB8</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga3b80299e85591ee7bb2669dfbd7beced">CAN_F5R1_FB8_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F5R1_FB9_Pos</emphasis>   (9U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad909d1a8817b8daf42ad0ebd18551ae8">CAN_F5R1_FB9_Msk</link>   (0x1UL &lt;&lt; CAN_F5R1_FB9_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9715c4445159d0068172309092e574e3">CAN_F5R1_FB9</link>   <link linkend="_group___peripheral___registers___bits___definition_1gad909d1a8817b8daf42ad0ebd18551ae8">CAN_F5R1_FB9_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F5R1_FB10_Pos</emphasis>   (10U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1eba02afe3b8e8f8eebaa38b8499604c">CAN_F5R1_FB10_Msk</link>   (0x1UL &lt;&lt; CAN_F5R1_FB10_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae7de15e73395473569a447023dae53c4">CAN_F5R1_FB10</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga1eba02afe3b8e8f8eebaa38b8499604c">CAN_F5R1_FB10_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F5R1_FB11_Pos</emphasis>   (11U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae735eeb78cc75daa1870ea4d2141e40e">CAN_F5R1_FB11_Msk</link>   (0x1UL &lt;&lt; CAN_F5R1_FB11_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga39b60e0befdf681694bc4123b4b7f7bd">CAN_F5R1_FB11</link>   <link linkend="_group___peripheral___registers___bits___definition_1gae735eeb78cc75daa1870ea4d2141e40e">CAN_F5R1_FB11_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F5R1_FB12_Pos</emphasis>   (12U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafa57169fb0310c42945b03d791c2f54b">CAN_F5R1_FB12_Msk</link>   (0x1UL &lt;&lt; CAN_F5R1_FB12_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0bc4598d0d603c802b7140f967d84e5c">CAN_F5R1_FB12</link>   <link linkend="_group___peripheral___registers___bits___definition_1gafa57169fb0310c42945b03d791c2f54b">CAN_F5R1_FB12_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F5R1_FB13_Pos</emphasis>   (13U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga65f520a74c377435d6bbbaf002bd72bf">CAN_F5R1_FB13_Msk</link>   (0x1UL &lt;&lt; CAN_F5R1_FB13_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac8b4439ac4bc79ff74d21060ff533b12">CAN_F5R1_FB13</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga65f520a74c377435d6bbbaf002bd72bf">CAN_F5R1_FB13_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F5R1_FB14_Pos</emphasis>   (14U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga35a677ded1b04b0ba090b33e4558f658">CAN_F5R1_FB14_Msk</link>   (0x1UL &lt;&lt; CAN_F5R1_FB14_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0d117ee64d9c1673f22f12f24bd481a4">CAN_F5R1_FB14</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga35a677ded1b04b0ba090b33e4558f658">CAN_F5R1_FB14_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F5R1_FB15_Pos</emphasis>   (15U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gacfe4d49efd13e228ed872dbe7f8b5a6c">CAN_F5R1_FB15_Msk</link>   (0x1UL &lt;&lt; CAN_F5R1_FB15_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf761c448bf29c4d93f4c2a75981fa049">CAN_F5R1_FB15</link>   <link linkend="_group___peripheral___registers___bits___definition_1gacfe4d49efd13e228ed872dbe7f8b5a6c">CAN_F5R1_FB15_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F5R1_FB16_Pos</emphasis>   (16U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6533312fc17838e6d13acb30b3920cb6">CAN_F5R1_FB16_Msk</link>   (0x1UL &lt;&lt; CAN_F5R1_FB16_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga87543e5b7c48580ca9925402ab6ca5a7">CAN_F5R1_FB16</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga6533312fc17838e6d13acb30b3920cb6">CAN_F5R1_FB16_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F5R1_FB17_Pos</emphasis>   (17U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac6f582e0d54bfd7467f6feed9834672a">CAN_F5R1_FB17_Msk</link>   (0x1UL &lt;&lt; CAN_F5R1_FB17_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9b9c39ec4649cd68a540c88c3c64d506">CAN_F5R1_FB17</link>   <link linkend="_group___peripheral___registers___bits___definition_1gac6f582e0d54bfd7467f6feed9834672a">CAN_F5R1_FB17_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F5R1_FB18_Pos</emphasis>   (18U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga241cc69a215db80ad1e1028462f05400">CAN_F5R1_FB18_Msk</link>   (0x1UL &lt;&lt; CAN_F5R1_FB18_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4992301536d388de215273769708b843">CAN_F5R1_FB18</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga241cc69a215db80ad1e1028462f05400">CAN_F5R1_FB18_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F5R1_FB19_Pos</emphasis>   (19U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1ce1dc2e2a4b715e83aeee7419bb9640">CAN_F5R1_FB19_Msk</link>   (0x1UL &lt;&lt; CAN_F5R1_FB19_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab21c0b793d7aff03497a95d5c6528ab2">CAN_F5R1_FB19</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga1ce1dc2e2a4b715e83aeee7419bb9640">CAN_F5R1_FB19_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F5R1_FB20_Pos</emphasis>   (20U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf0c7bd885ecb532509cd74d87eef62dc">CAN_F5R1_FB20_Msk</link>   (0x1UL &lt;&lt; CAN_F5R1_FB20_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf1c4c5d06a9da5f853aaede3470b07f4">CAN_F5R1_FB20</link>   <link linkend="_group___peripheral___registers___bits___definition_1gaf0c7bd885ecb532509cd74d87eef62dc">CAN_F5R1_FB20_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F5R1_FB21_Pos</emphasis>   (21U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga481485aaa4f39fcdbc5e687452e08cab">CAN_F5R1_FB21_Msk</link>   (0x1UL &lt;&lt; CAN_F5R1_FB21_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga91214f1f7dbb4b75b0c425624640fd76">CAN_F5R1_FB21</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga481485aaa4f39fcdbc5e687452e08cab">CAN_F5R1_FB21_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F5R1_FB22_Pos</emphasis>   (22U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4629b22e7deeac3e00278086311c7494">CAN_F5R1_FB22_Msk</link>   (0x1UL &lt;&lt; CAN_F5R1_FB22_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1b24151a68c59fe0f3aa15e498fdc739">CAN_F5R1_FB22</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga4629b22e7deeac3e00278086311c7494">CAN_F5R1_FB22_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F5R1_FB23_Pos</emphasis>   (23U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9a285e060706ab40c834d30f23584f21">CAN_F5R1_FB23_Msk</link>   (0x1UL &lt;&lt; CAN_F5R1_FB23_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gadea89ef2e5c3dafae174b671c8e083d2">CAN_F5R1_FB23</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga9a285e060706ab40c834d30f23584f21">CAN_F5R1_FB23_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F5R1_FB24_Pos</emphasis>   (24U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaafb36d512d79bbf393fd07152d0128b3">CAN_F5R1_FB24_Msk</link>   (0x1UL &lt;&lt; CAN_F5R1_FB24_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2acccf9ab5708116cd888f2d65da54cc">CAN_F5R1_FB24</link>   <link linkend="_group___peripheral___registers___bits___definition_1gaafb36d512d79bbf393fd07152d0128b3">CAN_F5R1_FB24_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F5R1_FB25_Pos</emphasis>   (25U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaad908c2a3a6d777350aa5a7c926523d4">CAN_F5R1_FB25_Msk</link>   (0x1UL &lt;&lt; CAN_F5R1_FB25_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3c0b9425117a2409b61032a9c746c2b5">CAN_F5R1_FB25</link>   <link linkend="_group___peripheral___registers___bits___definition_1gaad908c2a3a6d777350aa5a7c926523d4">CAN_F5R1_FB25_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F5R1_FB26_Pos</emphasis>   (26U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab9d0db33c0e7a81c01f442cd914348b7">CAN_F5R1_FB26_Msk</link>   (0x1UL &lt;&lt; CAN_F5R1_FB26_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0a0d31d96e75ea32299e78845f584632">CAN_F5R1_FB26</link>   <link linkend="_group___peripheral___registers___bits___definition_1gab9d0db33c0e7a81c01f442cd914348b7">CAN_F5R1_FB26_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F5R1_FB27_Pos</emphasis>   (27U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaffa42eeb73609e01712771d123cf5d9b">CAN_F5R1_FB27_Msk</link>   (0x1UL &lt;&lt; CAN_F5R1_FB27_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gade5db4ad8b19580b895356fff66bb6be">CAN_F5R1_FB27</link>   <link linkend="_group___peripheral___registers___bits___definition_1gaffa42eeb73609e01712771d123cf5d9b">CAN_F5R1_FB27_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F5R1_FB28_Pos</emphasis>   (28U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa88a15489fa10cf7d251f7faa5955ba5">CAN_F5R1_FB28_Msk</link>   (0x1UL &lt;&lt; CAN_F5R1_FB28_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4acec834c3eaf55af5e745d6988ddc1e">CAN_F5R1_FB28</link>   <link linkend="_group___peripheral___registers___bits___definition_1gaa88a15489fa10cf7d251f7faa5955ba5">CAN_F5R1_FB28_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F5R1_FB29_Pos</emphasis>   (29U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8c619cf4d0662ee07d2621300d0a22e0">CAN_F5R1_FB29_Msk</link>   (0x1UL &lt;&lt; CAN_F5R1_FB29_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga923a0086ada8e09a9202338b588f27d1">CAN_F5R1_FB29</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga8c619cf4d0662ee07d2621300d0a22e0">CAN_F5R1_FB29_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F5R1_FB30_Pos</emphasis>   (30U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad45b2c10d0637cb1279cfdaccd186e11">CAN_F5R1_FB30_Msk</link>   (0x1UL &lt;&lt; CAN_F5R1_FB30_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga840d2b3f751753e9d21b2e23506e6995">CAN_F5R1_FB30</link>   <link linkend="_group___peripheral___registers___bits___definition_1gad45b2c10d0637cb1279cfdaccd186e11">CAN_F5R1_FB30_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F5R1_FB31_Pos</emphasis>   (31U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3cca1e8863cc27c3c8afb9d7cee55fe5">CAN_F5R1_FB31_Msk</link>   (0x1UL &lt;&lt; CAN_F5R1_FB31_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac8d28066798958e5730a95353690bcd0">CAN_F5R1_FB31</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga3cca1e8863cc27c3c8afb9d7cee55fe5">CAN_F5R1_FB31_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F6R1_FB0_Pos</emphasis>   (0U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8aaf448c354a5a325c540df29f7af6ad">CAN_F6R1_FB0_Msk</link>   (0x1UL &lt;&lt; CAN_F6R1_FB0_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gacb57fe42259bd37deffe11eded640c76">CAN_F6R1_FB0</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga8aaf448c354a5a325c540df29f7af6ad">CAN_F6R1_FB0_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F6R1_FB1_Pos</emphasis>   (1U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae3154b0f8cb4e1e230e37da1e696659f">CAN_F6R1_FB1_Msk</link>   (0x1UL &lt;&lt; CAN_F6R1_FB1_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1de288e28d5547106645ecc5b0c47f2a">CAN_F6R1_FB1</link>   <link linkend="_group___peripheral___registers___bits___definition_1gae3154b0f8cb4e1e230e37da1e696659f">CAN_F6R1_FB1_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F6R1_FB2_Pos</emphasis>   (2U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5c19eddf607d2cf5941d3b6807ff89cd">CAN_F6R1_FB2_Msk</link>   (0x1UL &lt;&lt; CAN_F6R1_FB2_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaaa8662caaa28aee37b2689f55400b75c">CAN_F6R1_FB2</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga5c19eddf607d2cf5941d3b6807ff89cd">CAN_F6R1_FB2_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F6R1_FB3_Pos</emphasis>   (3U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaec1656844d8617834262a5b6e24936bd">CAN_F6R1_FB3_Msk</link>   (0x1UL &lt;&lt; CAN_F6R1_FB3_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae4ccedde67989fcbaa84cae9cae4b1eb">CAN_F6R1_FB3</link>   <link linkend="_group___peripheral___registers___bits___definition_1gaec1656844d8617834262a5b6e24936bd">CAN_F6R1_FB3_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F6R1_FB4_Pos</emphasis>   (4U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga53a812ea22c8f0cfb484edc70dd19d6b">CAN_F6R1_FB4_Msk</link>   (0x1UL &lt;&lt; CAN_F6R1_FB4_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga45b063b3c14fd27bd63c03f878ac6cfc">CAN_F6R1_FB4</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga53a812ea22c8f0cfb484edc70dd19d6b">CAN_F6R1_FB4_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F6R1_FB5_Pos</emphasis>   (5U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9afe1da36ff17919dc17466458f924a2">CAN_F6R1_FB5_Msk</link>   (0x1UL &lt;&lt; CAN_F6R1_FB5_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga32f8566fab72dec6d52ad7262e67cbcc">CAN_F6R1_FB5</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga9afe1da36ff17919dc17466458f924a2">CAN_F6R1_FB5_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F6R1_FB6_Pos</emphasis>   (6U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gacd31d2b1806cf454d51d956eb339d096">CAN_F6R1_FB6_Msk</link>   (0x1UL &lt;&lt; CAN_F6R1_FB6_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8636ecdacc3ca05d69e66737b7f2e7cf">CAN_F6R1_FB6</link>   <link linkend="_group___peripheral___registers___bits___definition_1gacd31d2b1806cf454d51d956eb339d096">CAN_F6R1_FB6_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F6R1_FB7_Pos</emphasis>   (7U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga87b36413ac64900c2398a530bbe647a6">CAN_F6R1_FB7_Msk</link>   (0x1UL &lt;&lt; CAN_F6R1_FB7_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gadb555ddab4853625c9b48b24e88d0dd8">CAN_F6R1_FB7</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga87b36413ac64900c2398a530bbe647a6">CAN_F6R1_FB7_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F6R1_FB8_Pos</emphasis>   (8U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga45055999ce3c93c3f0e13f6a5fa1da30">CAN_F6R1_FB8_Msk</link>   (0x1UL &lt;&lt; CAN_F6R1_FB8_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa1e7ca2d014d77152ff0e6bbb8d5fb63">CAN_F6R1_FB8</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga45055999ce3c93c3f0e13f6a5fa1da30">CAN_F6R1_FB8_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F6R1_FB9_Pos</emphasis>   (9U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac1904252fa35eca764e319ae3d124caa">CAN_F6R1_FB9_Msk</link>   (0x1UL &lt;&lt; CAN_F6R1_FB9_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafe4dc5e57c209eb4d3c5ed94b3a2e897">CAN_F6R1_FB9</link>   <link linkend="_group___peripheral___registers___bits___definition_1gac1904252fa35eca764e319ae3d124caa">CAN_F6R1_FB9_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F6R1_FB10_Pos</emphasis>   (10U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0a103dac7595c91ff96149735c5ce964">CAN_F6R1_FB10_Msk</link>   (0x1UL &lt;&lt; CAN_F6R1_FB10_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa63ca9ec114f553d68e0b0d38ae57ff0">CAN_F6R1_FB10</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga0a103dac7595c91ff96149735c5ce964">CAN_F6R1_FB10_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F6R1_FB11_Pos</emphasis>   (11U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf418fcb1f3c27715523268e65cacab77">CAN_F6R1_FB11_Msk</link>   (0x1UL &lt;&lt; CAN_F6R1_FB11_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gadf3394a2675a7cb30556a40cc5b77c08">CAN_F6R1_FB11</link>   <link linkend="_group___peripheral___registers___bits___definition_1gaf418fcb1f3c27715523268e65cacab77">CAN_F6R1_FB11_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F6R1_FB12_Pos</emphasis>   (12U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf975da091767c6f1106d725426874602">CAN_F6R1_FB12_Msk</link>   (0x1UL &lt;&lt; CAN_F6R1_FB12_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae9c9c04edb492e48619de926196ab695">CAN_F6R1_FB12</link>   <link linkend="_group___peripheral___registers___bits___definition_1gaf975da091767c6f1106d725426874602">CAN_F6R1_FB12_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F6R1_FB13_Pos</emphasis>   (13U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf024ad0a5286c193a57e761ae8dd78ab">CAN_F6R1_FB13_Msk</link>   (0x1UL &lt;&lt; CAN_F6R1_FB13_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga070e91897e07ae11a9d2f60ff31e196a">CAN_F6R1_FB13</link>   <link linkend="_group___peripheral___registers___bits___definition_1gaf024ad0a5286c193a57e761ae8dd78ab">CAN_F6R1_FB13_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F6R1_FB14_Pos</emphasis>   (14U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2dcc33648e9130b7b12dd082032e1e02">CAN_F6R1_FB14_Msk</link>   (0x1UL &lt;&lt; CAN_F6R1_FB14_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3479321a85f1f55e24a1b56d13226a22">CAN_F6R1_FB14</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga2dcc33648e9130b7b12dd082032e1e02">CAN_F6R1_FB14_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F6R1_FB15_Pos</emphasis>   (15U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad577265745548ad4066ee66d7db968f5">CAN_F6R1_FB15_Msk</link>   (0x1UL &lt;&lt; CAN_F6R1_FB15_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9a998a2b37fde5207b286a58c115a9e8">CAN_F6R1_FB15</link>   <link linkend="_group___peripheral___registers___bits___definition_1gad577265745548ad4066ee66d7db968f5">CAN_F6R1_FB15_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F6R1_FB16_Pos</emphasis>   (16U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaba4c35e9c340e717ba471e6913120bac">CAN_F6R1_FB16_Msk</link>   (0x1UL &lt;&lt; CAN_F6R1_FB16_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga891ad3d341cee397d49fc982c509f7d5">CAN_F6R1_FB16</link>   <link linkend="_group___peripheral___registers___bits___definition_1gaba4c35e9c340e717ba471e6913120bac">CAN_F6R1_FB16_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F6R1_FB17_Pos</emphasis>   (17U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4b71b0660dd705a9ebe22c2e768e4172">CAN_F6R1_FB17_Msk</link>   (0x1UL &lt;&lt; CAN_F6R1_FB17_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac4a70606f1b07a6bbb5ae4fe8ad374e5">CAN_F6R1_FB17</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga4b71b0660dd705a9ebe22c2e768e4172">CAN_F6R1_FB17_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F6R1_FB18_Pos</emphasis>   (18U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga42fa5a606d58f2a30da9a58581178127">CAN_F6R1_FB18_Msk</link>   (0x1UL &lt;&lt; CAN_F6R1_FB18_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1542ea54030e3052c8991b249cd0e504">CAN_F6R1_FB18</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga42fa5a606d58f2a30da9a58581178127">CAN_F6R1_FB18_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F6R1_FB19_Pos</emphasis>   (19U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga433c7e51a79cc95f7aa5593c5d347dfc">CAN_F6R1_FB19_Msk</link>   (0x1UL &lt;&lt; CAN_F6R1_FB19_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1e1a7c680bcfc57c6cc521cbaa0749d6">CAN_F6R1_FB19</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga433c7e51a79cc95f7aa5593c5d347dfc">CAN_F6R1_FB19_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F6R1_FB20_Pos</emphasis>   (20U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6b843a11577d4891e11238810c01ccea">CAN_F6R1_FB20_Msk</link>   (0x1UL &lt;&lt; CAN_F6R1_FB20_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6fba31d938ab3492c8855c26bebfbef2">CAN_F6R1_FB20</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga6b843a11577d4891e11238810c01ccea">CAN_F6R1_FB20_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F6R1_FB21_Pos</emphasis>   (21U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab49834ceca6245c6bed6b011c37cb51c">CAN_F6R1_FB21_Msk</link>   (0x1UL &lt;&lt; CAN_F6R1_FB21_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga556f3b08cee839e038109e604e5bba4c">CAN_F6R1_FB21</link>   <link linkend="_group___peripheral___registers___bits___definition_1gab49834ceca6245c6bed6b011c37cb51c">CAN_F6R1_FB21_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F6R1_FB22_Pos</emphasis>   (22U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabbd32cd4a51845ae3257bec44dea5f36">CAN_F6R1_FB22_Msk</link>   (0x1UL &lt;&lt; CAN_F6R1_FB22_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafdc41162219ed6f5be1b5ae7ba328754">CAN_F6R1_FB22</link>   <link linkend="_group___peripheral___registers___bits___definition_1gabbd32cd4a51845ae3257bec44dea5f36">CAN_F6R1_FB22_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F6R1_FB23_Pos</emphasis>   (23U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga601aa03929a9eed61e4191a049c75fb8">CAN_F6R1_FB23_Msk</link>   (0x1UL &lt;&lt; CAN_F6R1_FB23_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga89f4fd5c28d2fd7475081b39b2b358c6">CAN_F6R1_FB23</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga601aa03929a9eed61e4191a049c75fb8">CAN_F6R1_FB23_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F6R1_FB24_Pos</emphasis>   (24U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2707b11422d80fcc55e5759c7d7a3983">CAN_F6R1_FB24_Msk</link>   (0x1UL &lt;&lt; CAN_F6R1_FB24_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac5eb9d0f3cad0eeea398f2ba5fd83cf2">CAN_F6R1_FB24</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga2707b11422d80fcc55e5759c7d7a3983">CAN_F6R1_FB24_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F6R1_FB25_Pos</emphasis>   (25U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga50ed60d8e8930a207039da6873a403b4">CAN_F6R1_FB25_Msk</link>   (0x1UL &lt;&lt; CAN_F6R1_FB25_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa3fa46e9d1fafcb3eb1189d6d43692cd">CAN_F6R1_FB25</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga50ed60d8e8930a207039da6873a403b4">CAN_F6R1_FB25_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F6R1_FB26_Pos</emphasis>   (26U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae2202fe7314b833d290f25a0e5234169">CAN_F6R1_FB26_Msk</link>   (0x1UL &lt;&lt; CAN_F6R1_FB26_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab9168b4d12ddb654b397ce3ffb66af4c">CAN_F6R1_FB26</link>   <link linkend="_group___peripheral___registers___bits___definition_1gae2202fe7314b833d290f25a0e5234169">CAN_F6R1_FB26_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F6R1_FB27_Pos</emphasis>   (27U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga45b34d58ea8416ea9ccdadd87259d810">CAN_F6R1_FB27_Msk</link>   (0x1UL &lt;&lt; CAN_F6R1_FB27_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga610fdf301fb1cff5af38f83b4e0c81b1">CAN_F6R1_FB27</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga45b34d58ea8416ea9ccdadd87259d810">CAN_F6R1_FB27_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F6R1_FB28_Pos</emphasis>   (28U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab87f159252e6a934b1ecfb6082d8ac50">CAN_F6R1_FB28_Msk</link>   (0x1UL &lt;&lt; CAN_F6R1_FB28_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8a3e033aae51ff31b75fb801599232f5">CAN_F6R1_FB28</link>   <link linkend="_group___peripheral___registers___bits___definition_1gab87f159252e6a934b1ecfb6082d8ac50">CAN_F6R1_FB28_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F6R1_FB29_Pos</emphasis>   (29U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga87baee8a9cefd8158caf141f29881051">CAN_F6R1_FB29_Msk</link>   (0x1UL &lt;&lt; CAN_F6R1_FB29_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga868ae6fc3bbe273b44d250791a80df58">CAN_F6R1_FB29</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga87baee8a9cefd8158caf141f29881051">CAN_F6R1_FB29_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F6R1_FB30_Pos</emphasis>   (30U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabdec0e767a520aa7bcffac3e5652181b">CAN_F6R1_FB30_Msk</link>   (0x1UL &lt;&lt; CAN_F6R1_FB30_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafe08696e215f9e8f1605e60e4817dd8b">CAN_F6R1_FB30</link>   <link linkend="_group___peripheral___registers___bits___definition_1gabdec0e767a520aa7bcffac3e5652181b">CAN_F6R1_FB30_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F6R1_FB31_Pos</emphasis>   (31U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8f2f09b2ada8e9ea6e28a7abe6dfd678">CAN_F6R1_FB31_Msk</link>   (0x1UL &lt;&lt; CAN_F6R1_FB31_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga69b2dffd9969ff8658b45a7a2bb1c5ee">CAN_F6R1_FB31</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga8f2f09b2ada8e9ea6e28a7abe6dfd678">CAN_F6R1_FB31_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F7R1_FB0_Pos</emphasis>   (0U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad19ad30a6bd063074a8e787ce24f7d3f">CAN_F7R1_FB0_Msk</link>   (0x1UL &lt;&lt; CAN_F7R1_FB0_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2217bcc5b82de25751d3984884b0e0c1">CAN_F7R1_FB0</link>   <link linkend="_group___peripheral___registers___bits___definition_1gad19ad30a6bd063074a8e787ce24f7d3f">CAN_F7R1_FB0_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F7R1_FB1_Pos</emphasis>   (1U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab83bdd3955b202a00602bff176ab3cd8">CAN_F7R1_FB1_Msk</link>   (0x1UL &lt;&lt; CAN_F7R1_FB1_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf71cbdd5cbe109fde119adb86d64f0a7">CAN_F7R1_FB1</link>   <link linkend="_group___peripheral___registers___bits___definition_1gab83bdd3955b202a00602bff176ab3cd8">CAN_F7R1_FB1_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F7R1_FB2_Pos</emphasis>   (2U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaffbf82ffead59ec0190dec25b9c8c621">CAN_F7R1_FB2_Msk</link>   (0x1UL &lt;&lt; CAN_F7R1_FB2_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa0a7a004058a6b10b5cb3374eb82dd1d">CAN_F7R1_FB2</link>   <link linkend="_group___peripheral___registers___bits___definition_1gaffbf82ffead59ec0190dec25b9c8c621">CAN_F7R1_FB2_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F7R1_FB3_Pos</emphasis>   (3U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab477aa17c626cac52ef965f21579dc69">CAN_F7R1_FB3_Msk</link>   (0x1UL &lt;&lt; CAN_F7R1_FB3_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2224329373b490c8dd4f0c148ef58997">CAN_F7R1_FB3</link>   <link linkend="_group___peripheral___registers___bits___definition_1gab477aa17c626cac52ef965f21579dc69">CAN_F7R1_FB3_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F7R1_FB4_Pos</emphasis>   (4U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4e6552b734a4618cff826b853d8e5ac7">CAN_F7R1_FB4_Msk</link>   (0x1UL &lt;&lt; CAN_F7R1_FB4_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad3574ea4882319ac08e0df065bdd3566">CAN_F7R1_FB4</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga4e6552b734a4618cff826b853d8e5ac7">CAN_F7R1_FB4_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F7R1_FB5_Pos</emphasis>   (5U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad4b90d78121983740c8d803352b68cef">CAN_F7R1_FB5_Msk</link>   (0x1UL &lt;&lt; CAN_F7R1_FB5_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga76f63e712a9a57dacab2874dd695254d">CAN_F7R1_FB5</link>   <link linkend="_group___peripheral___registers___bits___definition_1gad4b90d78121983740c8d803352b68cef">CAN_F7R1_FB5_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F7R1_FB6_Pos</emphasis>   (6U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0e3a549c7bf229dda892b600b320b4e0">CAN_F7R1_FB6_Msk</link>   (0x1UL &lt;&lt; CAN_F7R1_FB6_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga22d969f17f8a25a63cb056ee2cb622d3">CAN_F7R1_FB6</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga0e3a549c7bf229dda892b600b320b4e0">CAN_F7R1_FB6_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F7R1_FB7_Pos</emphasis>   (7U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafb8ad36251e272dd1487dfec8f4b6cfd">CAN_F7R1_FB7_Msk</link>   (0x1UL &lt;&lt; CAN_F7R1_FB7_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaae89ec51b51c83c108880e361caf17ac">CAN_F7R1_FB7</link>   <link linkend="_group___peripheral___registers___bits___definition_1gafb8ad36251e272dd1487dfec8f4b6cfd">CAN_F7R1_FB7_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F7R1_FB8_Pos</emphasis>   (8U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad2be453e8e7320b77bc242044038ab02">CAN_F7R1_FB8_Msk</link>   (0x1UL &lt;&lt; CAN_F7R1_FB8_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga67fca99c67cab6713605e14d96a9df62">CAN_F7R1_FB8</link>   <link linkend="_group___peripheral___registers___bits___definition_1gad2be453e8e7320b77bc242044038ab02">CAN_F7R1_FB8_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F7R1_FB9_Pos</emphasis>   (9U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga271c074cc3a12f895a531d0cfb29a883">CAN_F7R1_FB9_Msk</link>   (0x1UL &lt;&lt; CAN_F7R1_FB9_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaacd1ef8f0870bc5a5422a6bedbb61d40">CAN_F7R1_FB9</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga271c074cc3a12f895a531d0cfb29a883">CAN_F7R1_FB9_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F7R1_FB10_Pos</emphasis>   (10U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad708e8bc52c416ee38bc5bb93822a877">CAN_F7R1_FB10_Msk</link>   (0x1UL &lt;&lt; CAN_F7R1_FB10_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf56408d9914f566396d64609830e2d4f">CAN_F7R1_FB10</link>   <link linkend="_group___peripheral___registers___bits___definition_1gad708e8bc52c416ee38bc5bb93822a877">CAN_F7R1_FB10_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F7R1_FB11_Pos</emphasis>   (11U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad8fa9afddd282899c92a7647e6f1eb8e">CAN_F7R1_FB11_Msk</link>   (0x1UL &lt;&lt; CAN_F7R1_FB11_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga65947100832111c7fb427d1982f801eb">CAN_F7R1_FB11</link>   <link linkend="_group___peripheral___registers___bits___definition_1gad8fa9afddd282899c92a7647e6f1eb8e">CAN_F7R1_FB11_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F7R1_FB12_Pos</emphasis>   (12U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad694f31ad366db83ec659c93fb75db7f">CAN_F7R1_FB12_Msk</link>   (0x1UL &lt;&lt; CAN_F7R1_FB12_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga175ed9cdbbf756ec76b9c6fb1f69adff">CAN_F7R1_FB12</link>   <link linkend="_group___peripheral___registers___bits___definition_1gad694f31ad366db83ec659c93fb75db7f">CAN_F7R1_FB12_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F7R1_FB13_Pos</emphasis>   (13U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafc73cd4c1973c6d575b12ef8a34aefdf">CAN_F7R1_FB13_Msk</link>   (0x1UL &lt;&lt; CAN_F7R1_FB13_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga91af48b8cd11f119d257311dcf2cc291">CAN_F7R1_FB13</link>   <link linkend="_group___peripheral___registers___bits___definition_1gafc73cd4c1973c6d575b12ef8a34aefdf">CAN_F7R1_FB13_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F7R1_FB14_Pos</emphasis>   (14U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa51f245c33277eb5e09db8b8302e2df6">CAN_F7R1_FB14_Msk</link>   (0x1UL &lt;&lt; CAN_F7R1_FB14_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7108bc449a6e328748dd8d2209b83753">CAN_F7R1_FB14</link>   <link linkend="_group___peripheral___registers___bits___definition_1gaa51f245c33277eb5e09db8b8302e2df6">CAN_F7R1_FB14_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F7R1_FB15_Pos</emphasis>   (15U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3dd14c5855dfe51bc8a1a44266d1c925">CAN_F7R1_FB15_Msk</link>   (0x1UL &lt;&lt; CAN_F7R1_FB15_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gacc47acac1bb59603f58d9aef661d9334">CAN_F7R1_FB15</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga3dd14c5855dfe51bc8a1a44266d1c925">CAN_F7R1_FB15_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F7R1_FB16_Pos</emphasis>   (16U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafc661e05b2422313bf88f39f049ce53e">CAN_F7R1_FB16_Msk</link>   (0x1UL &lt;&lt; CAN_F7R1_FB16_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7b07b4ebfaac9e60d6042b1bff98ec33">CAN_F7R1_FB16</link>   <link linkend="_group___peripheral___registers___bits___definition_1gafc661e05b2422313bf88f39f049ce53e">CAN_F7R1_FB16_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F7R1_FB17_Pos</emphasis>   (17U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga58a27e2e7fd333f0aba9fbd5919e260d">CAN_F7R1_FB17_Msk</link>   (0x1UL &lt;&lt; CAN_F7R1_FB17_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad3328e95d8ae911adc0e5dd4128f8161">CAN_F7R1_FB17</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga58a27e2e7fd333f0aba9fbd5919e260d">CAN_F7R1_FB17_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F7R1_FB18_Pos</emphasis>   (18U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga278e31f437817faa9cad12cc69e3112b">CAN_F7R1_FB18_Msk</link>   (0x1UL &lt;&lt; CAN_F7R1_FB18_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga473e4917f35772cd08b06e166d6e475e">CAN_F7R1_FB18</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga278e31f437817faa9cad12cc69e3112b">CAN_F7R1_FB18_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F7R1_FB19_Pos</emphasis>   (19U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf1422787fd4beb2c5679f45908214fd6">CAN_F7R1_FB19_Msk</link>   (0x1UL &lt;&lt; CAN_F7R1_FB19_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf40a4dd0979fb7ffba4b4192fe6dde5f">CAN_F7R1_FB19</link>   <link linkend="_group___peripheral___registers___bits___definition_1gaf1422787fd4beb2c5679f45908214fd6">CAN_F7R1_FB19_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F7R1_FB20_Pos</emphasis>   (20U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad71fb64ea19cf98ac384fed6babe5fdc">CAN_F7R1_FB20_Msk</link>   (0x1UL &lt;&lt; CAN_F7R1_FB20_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5854aa102655334a6242e43c0b25aede">CAN_F7R1_FB20</link>   <link linkend="_group___peripheral___registers___bits___definition_1gad71fb64ea19cf98ac384fed6babe5fdc">CAN_F7R1_FB20_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F7R1_FB21_Pos</emphasis>   (21U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5c1d29a629499734298ff81b9892cb0a">CAN_F7R1_FB21_Msk</link>   (0x1UL &lt;&lt; CAN_F7R1_FB21_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga505dbdeaf89d103795046fb689b81664">CAN_F7R1_FB21</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga5c1d29a629499734298ff81b9892cb0a">CAN_F7R1_FB21_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F7R1_FB22_Pos</emphasis>   (22U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4535f6c9da894cc9ef7a6ba6f6bc6525">CAN_F7R1_FB22_Msk</link>   (0x1UL &lt;&lt; CAN_F7R1_FB22_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga692f7a0bbc73be14e9d554394dceb176">CAN_F7R1_FB22</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga4535f6c9da894cc9ef7a6ba6f6bc6525">CAN_F7R1_FB22_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F7R1_FB23_Pos</emphasis>   (23U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga14b9c180bade4dad957697b4f5b4354f">CAN_F7R1_FB23_Msk</link>   (0x1UL &lt;&lt; CAN_F7R1_FB23_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5a93f243e7acf3f749f2b6ec8ae7bc5f">CAN_F7R1_FB23</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga14b9c180bade4dad957697b4f5b4354f">CAN_F7R1_FB23_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F7R1_FB24_Pos</emphasis>   (24U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga347cad693a28b872fe402439c9548f35">CAN_F7R1_FB24_Msk</link>   (0x1UL &lt;&lt; CAN_F7R1_FB24_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga68815c969c231268a63c8809a55bc866">CAN_F7R1_FB24</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga347cad693a28b872fe402439c9548f35">CAN_F7R1_FB24_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F7R1_FB25_Pos</emphasis>   (25U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2aefee2f7b7c851315fd09a2ef4df5ed">CAN_F7R1_FB25_Msk</link>   (0x1UL &lt;&lt; CAN_F7R1_FB25_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7055881b4a6d9fe51e8dcfb99a546139">CAN_F7R1_FB25</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga2aefee2f7b7c851315fd09a2ef4df5ed">CAN_F7R1_FB25_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F7R1_FB26_Pos</emphasis>   (26U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8ae7335a105fc044215160bdafda2485">CAN_F7R1_FB26_Msk</link>   (0x1UL &lt;&lt; CAN_F7R1_FB26_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga19ab918d9499635e8199a143833c6fdb">CAN_F7R1_FB26</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga8ae7335a105fc044215160bdafda2485">CAN_F7R1_FB26_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F7R1_FB27_Pos</emphasis>   (27U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf1f9cbef574790752e5579402adbfcf9">CAN_F7R1_FB27_Msk</link>   (0x1UL &lt;&lt; CAN_F7R1_FB27_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8360f2a2ba21a1b2f361d4330026edfd">CAN_F7R1_FB27</link>   <link linkend="_group___peripheral___registers___bits___definition_1gaf1f9cbef574790752e5579402adbfcf9">CAN_F7R1_FB27_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F7R1_FB28_Pos</emphasis>   (28U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab5accb398c1b8d49f33264729b9248ba">CAN_F7R1_FB28_Msk</link>   (0x1UL &lt;&lt; CAN_F7R1_FB28_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga681e922052442801310265bab7356fc4">CAN_F7R1_FB28</link>   <link linkend="_group___peripheral___registers___bits___definition_1gab5accb398c1b8d49f33264729b9248ba">CAN_F7R1_FB28_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F7R1_FB29_Pos</emphasis>   (29U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaed2a0882ce4432f84db55f3f699cbd93">CAN_F7R1_FB29_Msk</link>   (0x1UL &lt;&lt; CAN_F7R1_FB29_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab12aa3a716a85bf96a1496ecaeae0cec">CAN_F7R1_FB29</link>   <link linkend="_group___peripheral___registers___bits___definition_1gaed2a0882ce4432f84db55f3f699cbd93">CAN_F7R1_FB29_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F7R1_FB30_Pos</emphasis>   (30U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga63bedd413e3ab8e91f9d779ef40e45b5">CAN_F7R1_FB30_Msk</link>   (0x1UL &lt;&lt; CAN_F7R1_FB30_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6774583920f7cd42976daa4cf389eff3">CAN_F7R1_FB30</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga63bedd413e3ab8e91f9d779ef40e45b5">CAN_F7R1_FB30_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F7R1_FB31_Pos</emphasis>   (31U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa85d8f6af8cfade40eaef271291512ef">CAN_F7R1_FB31_Msk</link>   (0x1UL &lt;&lt; CAN_F7R1_FB31_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9990b9fd20bbe0ff114acace0cb47ad7">CAN_F7R1_FB31</link>   <link linkend="_group___peripheral___registers___bits___definition_1gaa85d8f6af8cfade40eaef271291512ef">CAN_F7R1_FB31_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F8R1_FB0_Pos</emphasis>   (0U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga43a1537e2aeed84464aed2c398cb24c5">CAN_F8R1_FB0_Msk</link>   (0x1UL &lt;&lt; CAN_F8R1_FB0_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga13cd870005a4712c3a8b9675a962c642">CAN_F8R1_FB0</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga43a1537e2aeed84464aed2c398cb24c5">CAN_F8R1_FB0_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F8R1_FB1_Pos</emphasis>   (1U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga136ab0937c4919934d7dc1185d3c4064">CAN_F8R1_FB1_Msk</link>   (0x1UL &lt;&lt; CAN_F8R1_FB1_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga49082d55960382ded8b2f7235dd3b33d">CAN_F8R1_FB1</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga136ab0937c4919934d7dc1185d3c4064">CAN_F8R1_FB1_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F8R1_FB2_Pos</emphasis>   (2U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab9fac3bd96ed91e471081a51b6b08ca3">CAN_F8R1_FB2_Msk</link>   (0x1UL &lt;&lt; CAN_F8R1_FB2_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafdb99f376b40d3933ce6a28ad31f496a">CAN_F8R1_FB2</link>   <link linkend="_group___peripheral___registers___bits___definition_1gab9fac3bd96ed91e471081a51b6b08ca3">CAN_F8R1_FB2_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F8R1_FB3_Pos</emphasis>   (3U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa5b9c8ec036840da8f0b04aaa715d031">CAN_F8R1_FB3_Msk</link>   (0x1UL &lt;&lt; CAN_F8R1_FB3_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2cd97fc37fa6ffadbb7af4f9ddf1d014">CAN_F8R1_FB3</link>   <link linkend="_group___peripheral___registers___bits___definition_1gaa5b9c8ec036840da8f0b04aaa715d031">CAN_F8R1_FB3_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F8R1_FB4_Pos</emphasis>   (4U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab9829df8a13336ccf61d59be6c282d52">CAN_F8R1_FB4_Msk</link>   (0x1UL &lt;&lt; CAN_F8R1_FB4_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5842614b55172086992fc085955168d7">CAN_F8R1_FB4</link>   <link linkend="_group___peripheral___registers___bits___definition_1gab9829df8a13336ccf61d59be6c282d52">CAN_F8R1_FB4_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F8R1_FB5_Pos</emphasis>   (5U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga70d67631dbfe1a1f15fb712df7cca4d8">CAN_F8R1_FB5_Msk</link>   (0x1UL &lt;&lt; CAN_F8R1_FB5_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga373c77cab88912e816a6e12195bd3205">CAN_F8R1_FB5</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga70d67631dbfe1a1f15fb712df7cca4d8">CAN_F8R1_FB5_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F8R1_FB6_Pos</emphasis>   (6U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf1d9da45066db64dcc7b6d6ea9d8d3f8">CAN_F8R1_FB6_Msk</link>   (0x1UL &lt;&lt; CAN_F8R1_FB6_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5937607627dd44c4fb79f9063534e2b1">CAN_F8R1_FB6</link>   <link linkend="_group___peripheral___registers___bits___definition_1gaf1d9da45066db64dcc7b6d6ea9d8d3f8">CAN_F8R1_FB6_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F8R1_FB7_Pos</emphasis>   (7U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga14a2fe60539e333588226dbc4de4fffa">CAN_F8R1_FB7_Msk</link>   (0x1UL &lt;&lt; CAN_F8R1_FB7_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5b6765194a47f1a6d7dfbf78e0b4139c">CAN_F8R1_FB7</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga14a2fe60539e333588226dbc4de4fffa">CAN_F8R1_FB7_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F8R1_FB8_Pos</emphasis>   (8U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3f57e77aa8ea032bc07463d82e451e1b">CAN_F8R1_FB8_Msk</link>   (0x1UL &lt;&lt; CAN_F8R1_FB8_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa79159b413994d12b593cc4f1b23d1fa">CAN_F8R1_FB8</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga3f57e77aa8ea032bc07463d82e451e1b">CAN_F8R1_FB8_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F8R1_FB9_Pos</emphasis>   (9U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab30a05da2419398ee1eb3cc0d0c468f3">CAN_F8R1_FB9_Msk</link>   (0x1UL &lt;&lt; CAN_F8R1_FB9_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2b959e903cdac33f5da71aa5c7477a0d">CAN_F8R1_FB9</link>   <link linkend="_group___peripheral___registers___bits___definition_1gab30a05da2419398ee1eb3cc0d0c468f3">CAN_F8R1_FB9_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F8R1_FB10_Pos</emphasis>   (10U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga250ae96856872467bd01177a14cbd757">CAN_F8R1_FB10_Msk</link>   (0x1UL &lt;&lt; CAN_F8R1_FB10_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab5de7f304ca7bfcb9e78c9c2d346d300">CAN_F8R1_FB10</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga250ae96856872467bd01177a14cbd757">CAN_F8R1_FB10_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F8R1_FB11_Pos</emphasis>   (11U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8f936dea8e23ad47f01a690e3144442c">CAN_F8R1_FB11_Msk</link>   (0x1UL &lt;&lt; CAN_F8R1_FB11_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0d5a19fa7032ef2b68e2feebd0db15e6">CAN_F8R1_FB11</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga8f936dea8e23ad47f01a690e3144442c">CAN_F8R1_FB11_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F8R1_FB12_Pos</emphasis>   (12U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad340588e0f2e4424892bf86a3df02297">CAN_F8R1_FB12_Msk</link>   (0x1UL &lt;&lt; CAN_F8R1_FB12_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga943a685663474ed7aa509eaccbda2ffb">CAN_F8R1_FB12</link>   <link linkend="_group___peripheral___registers___bits___definition_1gad340588e0f2e4424892bf86a3df02297">CAN_F8R1_FB12_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F8R1_FB13_Pos</emphasis>   (13U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga38c0634095cd3178f8b2836d6855d3f3">CAN_F8R1_FB13_Msk</link>   (0x1UL &lt;&lt; CAN_F8R1_FB13_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga668cb8a75c4166b5287a09ba98c8ec70">CAN_F8R1_FB13</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga38c0634095cd3178f8b2836d6855d3f3">CAN_F8R1_FB13_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F8R1_FB14_Pos</emphasis>   (14U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaac0c83e006384165f5d1cb982728cc50">CAN_F8R1_FB14_Msk</link>   (0x1UL &lt;&lt; CAN_F8R1_FB14_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga84727d6a0fdcb2870529d7a371a0b660">CAN_F8R1_FB14</link>   <link linkend="_group___peripheral___registers___bits___definition_1gaac0c83e006384165f5d1cb982728cc50">CAN_F8R1_FB14_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F8R1_FB15_Pos</emphasis>   (15U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga42f23b1489ef4904d4f0a629f4fff1da">CAN_F8R1_FB15_Msk</link>   (0x1UL &lt;&lt; CAN_F8R1_FB15_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9eb9c851eb03c49bc02f686aee490a28">CAN_F8R1_FB15</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga42f23b1489ef4904d4f0a629f4fff1da">CAN_F8R1_FB15_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F8R1_FB16_Pos</emphasis>   (16U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga98a05e0a87d907888aed8f07c72d00f9">CAN_F8R1_FB16_Msk</link>   (0x1UL &lt;&lt; CAN_F8R1_FB16_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4ccc46770c70da8546bbbcf492bcdd95">CAN_F8R1_FB16</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga98a05e0a87d907888aed8f07c72d00f9">CAN_F8R1_FB16_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F8R1_FB17_Pos</emphasis>   (17U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0b5980d9a8107fa12b63f1ee0abe74cd">CAN_F8R1_FB17_Msk</link>   (0x1UL &lt;&lt; CAN_F8R1_FB17_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf24b0628e89b2c27cb9e13b0492876eb">CAN_F8R1_FB17</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga0b5980d9a8107fa12b63f1ee0abe74cd">CAN_F8R1_FB17_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F8R1_FB18_Pos</emphasis>   (18U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae850211d9876f0063e13b5610cf8ac65">CAN_F8R1_FB18_Msk</link>   (0x1UL &lt;&lt; CAN_F8R1_FB18_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga36b946c123c3c3f1cdbd1272db24c58b">CAN_F8R1_FB18</link>   <link linkend="_group___peripheral___registers___bits___definition_1gae850211d9876f0063e13b5610cf8ac65">CAN_F8R1_FB18_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F8R1_FB19_Pos</emphasis>   (19U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga666296673c08dd22ca95dab553d430ef">CAN_F8R1_FB19_Msk</link>   (0x1UL &lt;&lt; CAN_F8R1_FB19_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab91129b8b7746111a31a968c1f1a8b19">CAN_F8R1_FB19</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga666296673c08dd22ca95dab553d430ef">CAN_F8R1_FB19_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F8R1_FB20_Pos</emphasis>   (20U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga82b241f62e465fede05a749af4f6d46d">CAN_F8R1_FB20_Msk</link>   (0x1UL &lt;&lt; CAN_F8R1_FB20_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga19663b29868ae926896961451768d748">CAN_F8R1_FB20</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga82b241f62e465fede05a749af4f6d46d">CAN_F8R1_FB20_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F8R1_FB21_Pos</emphasis>   (21U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga894777fbc3a4cfc64d779ee1bb28447a">CAN_F8R1_FB21_Msk</link>   (0x1UL &lt;&lt; CAN_F8R1_FB21_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga19d8c89621a78de5177481d217bb5033">CAN_F8R1_FB21</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga894777fbc3a4cfc64d779ee1bb28447a">CAN_F8R1_FB21_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F8R1_FB22_Pos</emphasis>   (22U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga95a971879dd5369d39b1b5a2d55af7f2">CAN_F8R1_FB22_Msk</link>   (0x1UL &lt;&lt; CAN_F8R1_FB22_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab265fadfeb8674b869264ad25bedcac4">CAN_F8R1_FB22</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga95a971879dd5369d39b1b5a2d55af7f2">CAN_F8R1_FB22_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F8R1_FB23_Pos</emphasis>   (23U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7c136499422980d6a619619b67024115">CAN_F8R1_FB23_Msk</link>   (0x1UL &lt;&lt; CAN_F8R1_FB23_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga102fdb92fecd6aa86e5dbd2fea2b2e79">CAN_F8R1_FB23</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga7c136499422980d6a619619b67024115">CAN_F8R1_FB23_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F8R1_FB24_Pos</emphasis>   (24U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad5cb63c9cc186f5a6a188e50e9440b71">CAN_F8R1_FB24_Msk</link>   (0x1UL &lt;&lt; CAN_F8R1_FB24_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0b73f4ab4941e6d920e75f7197ed025b">CAN_F8R1_FB24</link>   <link linkend="_group___peripheral___registers___bits___definition_1gad5cb63c9cc186f5a6a188e50e9440b71">CAN_F8R1_FB24_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F8R1_FB25_Pos</emphasis>   (25U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad66fb66d8e41424f6a5df8645e889aed">CAN_F8R1_FB25_Msk</link>   (0x1UL &lt;&lt; CAN_F8R1_FB25_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9d72a1b4728fa13d4a2a3f7478f8398b">CAN_F8R1_FB25</link>   <link linkend="_group___peripheral___registers___bits___definition_1gad66fb66d8e41424f6a5df8645e889aed">CAN_F8R1_FB25_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F8R1_FB26_Pos</emphasis>   (26U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4e4ac7b030b72119e7ff52cd7ed2c22b">CAN_F8R1_FB26_Msk</link>   (0x1UL &lt;&lt; CAN_F8R1_FB26_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5826d272442cf9b69336172a039bc439">CAN_F8R1_FB26</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga4e4ac7b030b72119e7ff52cd7ed2c22b">CAN_F8R1_FB26_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F8R1_FB27_Pos</emphasis>   (27U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga36df86343d04760bb4fef8b027e668d6">CAN_F8R1_FB27_Msk</link>   (0x1UL &lt;&lt; CAN_F8R1_FB27_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gacdb656881f89c0da122383403a816ce1">CAN_F8R1_FB27</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga36df86343d04760bb4fef8b027e668d6">CAN_F8R1_FB27_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F8R1_FB28_Pos</emphasis>   (28U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga647ae349a353febc85e2d06384798e35">CAN_F8R1_FB28_Msk</link>   (0x1UL &lt;&lt; CAN_F8R1_FB28_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2d8c536aab73553ff1913ba806be351c">CAN_F8R1_FB28</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga647ae349a353febc85e2d06384798e35">CAN_F8R1_FB28_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F8R1_FB29_Pos</emphasis>   (29U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaaddb3d32fc778601342a863d0a6612f5">CAN_F8R1_FB29_Msk</link>   (0x1UL &lt;&lt; CAN_F8R1_FB29_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8fb8328cdbf23c9982b769bd39a24113">CAN_F8R1_FB29</link>   <link linkend="_group___peripheral___registers___bits___definition_1gaaddb3d32fc778601342a863d0a6612f5">CAN_F8R1_FB29_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F8R1_FB30_Pos</emphasis>   (30U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae8cfc8c264df5fef0511b3cd66e459c3">CAN_F8R1_FB30_Msk</link>   (0x1UL &lt;&lt; CAN_F8R1_FB30_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga78861665c78657330f9fcfc17283529f">CAN_F8R1_FB30</link>   <link linkend="_group___peripheral___registers___bits___definition_1gae8cfc8c264df5fef0511b3cd66e459c3">CAN_F8R1_FB30_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F8R1_FB31_Pos</emphasis>   (31U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gacf1306a969e63813c78f15304cfeef9d">CAN_F8R1_FB31_Msk</link>   (0x1UL &lt;&lt; CAN_F8R1_FB31_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6b2fa38175302b2d91f2b45ae16c5db7">CAN_F8R1_FB31</link>   <link linkend="_group___peripheral___registers___bits___definition_1gacf1306a969e63813c78f15304cfeef9d">CAN_F8R1_FB31_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F9R1_FB0_Pos</emphasis>   (0U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaedc0e0cbb432679fb469888559cd8ba0">CAN_F9R1_FB0_Msk</link>   (0x1UL &lt;&lt; CAN_F9R1_FB0_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga930a17d830cb9a95a79531dac2220785">CAN_F9R1_FB0</link>   <link linkend="_group___peripheral___registers___bits___definition_1gaedc0e0cbb432679fb469888559cd8ba0">CAN_F9R1_FB0_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F9R1_FB1_Pos</emphasis>   (1U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga311d13b8b6763e76d9c889e49c7f5254">CAN_F9R1_FB1_Msk</link>   (0x1UL &lt;&lt; CAN_F9R1_FB1_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8671eac978ebea75e6345adbcdf78026">CAN_F9R1_FB1</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga311d13b8b6763e76d9c889e49c7f5254">CAN_F9R1_FB1_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F9R1_FB2_Pos</emphasis>   (2U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac66033af8f1d5f936090a464ef6af680">CAN_F9R1_FB2_Msk</link>   (0x1UL &lt;&lt; CAN_F9R1_FB2_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaee3585fb5ee4081dffeb2a2dda1ce72f">CAN_F9R1_FB2</link>   <link linkend="_group___peripheral___registers___bits___definition_1gac66033af8f1d5f936090a464ef6af680">CAN_F9R1_FB2_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F9R1_FB3_Pos</emphasis>   (3U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4bfd9933c0a4fb97ece209b9fcdfa794">CAN_F9R1_FB3_Msk</link>   (0x1UL &lt;&lt; CAN_F9R1_FB3_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga807e831fafa69e9df65618de855ea186">CAN_F9R1_FB3</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga4bfd9933c0a4fb97ece209b9fcdfa794">CAN_F9R1_FB3_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F9R1_FB4_Pos</emphasis>   (4U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga362251d468d76c64459afc82f84acd06">CAN_F9R1_FB4_Msk</link>   (0x1UL &lt;&lt; CAN_F9R1_FB4_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaddce646e28626a508b2f98c4f35148b3">CAN_F9R1_FB4</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga362251d468d76c64459afc82f84acd06">CAN_F9R1_FB4_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F9R1_FB5_Pos</emphasis>   (5U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9af391a698294bbcfd73e13d7bc3d45f">CAN_F9R1_FB5_Msk</link>   (0x1UL &lt;&lt; CAN_F9R1_FB5_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9ea72662e0243714ace5c0b48e7912f6">CAN_F9R1_FB5</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga9af391a698294bbcfd73e13d7bc3d45f">CAN_F9R1_FB5_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F9R1_FB6_Pos</emphasis>   (6U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gadf73980f9d3a6a660ab4b0742b849827">CAN_F9R1_FB6_Msk</link>   (0x1UL &lt;&lt; CAN_F9R1_FB6_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6b08ddbc0bed91c6a1933e6485ded5e2">CAN_F9R1_FB6</link>   <link linkend="_group___peripheral___registers___bits___definition_1gadf73980f9d3a6a660ab4b0742b849827">CAN_F9R1_FB6_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F9R1_FB7_Pos</emphasis>   (7U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga93cc25aaf5401c7a3e16cb4609ee0e07">CAN_F9R1_FB7_Msk</link>   (0x1UL &lt;&lt; CAN_F9R1_FB7_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae21fd9c8c790d4bc229c7ccb6d99dd36">CAN_F9R1_FB7</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga93cc25aaf5401c7a3e16cb4609ee0e07">CAN_F9R1_FB7_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F9R1_FB8_Pos</emphasis>   (8U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaba01d797a4d055fe0a1af549c3fb4734">CAN_F9R1_FB8_Msk</link>   (0x1UL &lt;&lt; CAN_F9R1_FB8_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gadf1a8f02576caccfddc12f2ead734762">CAN_F9R1_FB8</link>   <link linkend="_group___peripheral___registers___bits___definition_1gaba01d797a4d055fe0a1af549c3fb4734">CAN_F9R1_FB8_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F9R1_FB9_Pos</emphasis>   (9U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac2e7a7ac6a91de762e00f6ccbde5c982">CAN_F9R1_FB9_Msk</link>   (0x1UL &lt;&lt; CAN_F9R1_FB9_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga80a2594aaa275fd88225927e7115085b">CAN_F9R1_FB9</link>   <link linkend="_group___peripheral___registers___bits___definition_1gac2e7a7ac6a91de762e00f6ccbde5c982">CAN_F9R1_FB9_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F9R1_FB10_Pos</emphasis>   (10U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabd756a032170c40a6e99e78c1c52eb95">CAN_F9R1_FB10_Msk</link>   (0x1UL &lt;&lt; CAN_F9R1_FB10_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3db445a3214057317d84269116c9a3de">CAN_F9R1_FB10</link>   <link linkend="_group___peripheral___registers___bits___definition_1gabd756a032170c40a6e99e78c1c52eb95">CAN_F9R1_FB10_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F9R1_FB11_Pos</emphasis>   (11U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7239e8ffb07b9aea8013fec8dded9153">CAN_F9R1_FB11_Msk</link>   (0x1UL &lt;&lt; CAN_F9R1_FB11_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gadf09c1d038af593122315a878c15f608">CAN_F9R1_FB11</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga7239e8ffb07b9aea8013fec8dded9153">CAN_F9R1_FB11_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F9R1_FB12_Pos</emphasis>   (12U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad7fdb5f76ff7140ead344e774d2a7624">CAN_F9R1_FB12_Msk</link>   (0x1UL &lt;&lt; CAN_F9R1_FB12_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga12b2a29143ddf47eb1eddf76f9289cb9">CAN_F9R1_FB12</link>   <link linkend="_group___peripheral___registers___bits___definition_1gad7fdb5f76ff7140ead344e774d2a7624">CAN_F9R1_FB12_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F9R1_FB13_Pos</emphasis>   (13U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga156dc983e417d37a94dd165f5d3d2f93">CAN_F9R1_FB13_Msk</link>   (0x1UL &lt;&lt; CAN_F9R1_FB13_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga691bc907b71c30dffdf246c95240ac9b">CAN_F9R1_FB13</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga156dc983e417d37a94dd165f5d3d2f93">CAN_F9R1_FB13_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F9R1_FB14_Pos</emphasis>   (14U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga396a55b76a656a8592faa6c6910dbb40">CAN_F9R1_FB14_Msk</link>   (0x1UL &lt;&lt; CAN_F9R1_FB14_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf8669ceaa46f5aecada88accedfb4dbb">CAN_F9R1_FB14</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga396a55b76a656a8592faa6c6910dbb40">CAN_F9R1_FB14_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F9R1_FB15_Pos</emphasis>   (15U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gadd456c2656ca51201b43ed9831d24d4d">CAN_F9R1_FB15_Msk</link>   (0x1UL &lt;&lt; CAN_F9R1_FB15_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga35e8769a1e21c4cf3714667e07201804">CAN_F9R1_FB15</link>   <link linkend="_group___peripheral___registers___bits___definition_1gadd456c2656ca51201b43ed9831d24d4d">CAN_F9R1_FB15_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F9R1_FB16_Pos</emphasis>   (16U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9fc59d106067ea2d6a18fd5f08ba2767">CAN_F9R1_FB16_Msk</link>   (0x1UL &lt;&lt; CAN_F9R1_FB16_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad7060a1863aa5b08ce8469001d46c630">CAN_F9R1_FB16</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga9fc59d106067ea2d6a18fd5f08ba2767">CAN_F9R1_FB16_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F9R1_FB17_Pos</emphasis>   (17U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf4ff327faa1fe85083a3ef4f071e86e9">CAN_F9R1_FB17_Msk</link>   (0x1UL &lt;&lt; CAN_F9R1_FB17_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gacf015fb7231bd315f82948019dcfc725">CAN_F9R1_FB17</link>   <link linkend="_group___peripheral___registers___bits___definition_1gaf4ff327faa1fe85083a3ef4f071e86e9">CAN_F9R1_FB17_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F9R1_FB18_Pos</emphasis>   (18U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1580585e09b20a6bc206c033139649a6">CAN_F9R1_FB18_Msk</link>   (0x1UL &lt;&lt; CAN_F9R1_FB18_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga02c06b01abb3414394747a7cf8eac888">CAN_F9R1_FB18</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga1580585e09b20a6bc206c033139649a6">CAN_F9R1_FB18_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F9R1_FB19_Pos</emphasis>   (19U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa356b4a420c19ac07bfa409d55e53adc">CAN_F9R1_FB19_Msk</link>   (0x1UL &lt;&lt; CAN_F9R1_FB19_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga99a1a20417252e33a4817c0530745239">CAN_F9R1_FB19</link>   <link linkend="_group___peripheral___registers___bits___definition_1gaa356b4a420c19ac07bfa409d55e53adc">CAN_F9R1_FB19_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F9R1_FB20_Pos</emphasis>   (20U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8f43ec3ddec319e7dfbda3b44c7c2df4">CAN_F9R1_FB20_Msk</link>   (0x1UL &lt;&lt; CAN_F9R1_FB20_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga09c0f503e2ef85b3b6332ccbca7b0251">CAN_F9R1_FB20</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga8f43ec3ddec319e7dfbda3b44c7c2df4">CAN_F9R1_FB20_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F9R1_FB21_Pos</emphasis>   (21U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8a5361a1933b142476427e60fc3f9c72">CAN_F9R1_FB21_Msk</link>   (0x1UL &lt;&lt; CAN_F9R1_FB21_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gacab12d06dee3d6dad5fd7c56c23c70d1">CAN_F9R1_FB21</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga8a5361a1933b142476427e60fc3f9c72">CAN_F9R1_FB21_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F9R1_FB22_Pos</emphasis>   (22U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga55a508f12177632ba51a7ddc551ed9e2">CAN_F9R1_FB22_Msk</link>   (0x1UL &lt;&lt; CAN_F9R1_FB22_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5c72a8d17db1de69086f19579b169c04">CAN_F9R1_FB22</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga55a508f12177632ba51a7ddc551ed9e2">CAN_F9R1_FB22_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F9R1_FB23_Pos</emphasis>   (23U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga65ef341230d8345ce5e8176674f9f745">CAN_F9R1_FB23_Msk</link>   (0x1UL &lt;&lt; CAN_F9R1_FB23_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4bb3ba674ec6c82ed108f6c0bfb2f854">CAN_F9R1_FB23</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga65ef341230d8345ce5e8176674f9f745">CAN_F9R1_FB23_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F9R1_FB24_Pos</emphasis>   (24U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga309068d091fa9bd5abd28c709efb96c8">CAN_F9R1_FB24_Msk</link>   (0x1UL &lt;&lt; CAN_F9R1_FB24_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaba13bd7fa1e4c2eaef3de31d933cbc10">CAN_F9R1_FB24</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga309068d091fa9bd5abd28c709efb96c8">CAN_F9R1_FB24_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F9R1_FB25_Pos</emphasis>   (25U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac97a1bd116fc0f32a29c4c3006d0330d">CAN_F9R1_FB25_Msk</link>   (0x1UL &lt;&lt; CAN_F9R1_FB25_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa72247fe16d8f777c26726063fa43536">CAN_F9R1_FB25</link>   <link linkend="_group___peripheral___registers___bits___definition_1gac97a1bd116fc0f32a29c4c3006d0330d">CAN_F9R1_FB25_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F9R1_FB26_Pos</emphasis>   (26U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9ed19ac97bbe1e8d109a31af97ac183c">CAN_F9R1_FB26_Msk</link>   (0x1UL &lt;&lt; CAN_F9R1_FB26_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga32d7c1678449ff8f4e4b6f548ba85be4">CAN_F9R1_FB26</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga9ed19ac97bbe1e8d109a31af97ac183c">CAN_F9R1_FB26_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F9R1_FB27_Pos</emphasis>   (27U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3bfa05da1393f001376725caac1a5cb1">CAN_F9R1_FB27_Msk</link>   (0x1UL &lt;&lt; CAN_F9R1_FB27_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga678d4a0a39b379db5c2e0285782c686f">CAN_F9R1_FB27</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga3bfa05da1393f001376725caac1a5cb1">CAN_F9R1_FB27_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F9R1_FB28_Pos</emphasis>   (28U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaab301858f2e91edd141441ebf4be606b">CAN_F9R1_FB28_Msk</link>   (0x1UL &lt;&lt; CAN_F9R1_FB28_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6033aa5f4d140dc48ddb4a777583163c">CAN_F9R1_FB28</link>   <link linkend="_group___peripheral___registers___bits___definition_1gaab301858f2e91edd141441ebf4be606b">CAN_F9R1_FB28_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F9R1_FB29_Pos</emphasis>   (29U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac23f3b612ef426adf60238083766f4a8">CAN_F9R1_FB29_Msk</link>   (0x1UL &lt;&lt; CAN_F9R1_FB29_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9fda159c684d7361094da1883473b544">CAN_F9R1_FB29</link>   <link linkend="_group___peripheral___registers___bits___definition_1gac23f3b612ef426adf60238083766f4a8">CAN_F9R1_FB29_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F9R1_FB30_Pos</emphasis>   (30U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0799e2743ca085ddc2d3557c81d4fb5a">CAN_F9R1_FB30_Msk</link>   (0x1UL &lt;&lt; CAN_F9R1_FB30_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga83cf4080564c51a0123b97840576c0ab">CAN_F9R1_FB30</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga0799e2743ca085ddc2d3557c81d4fb5a">CAN_F9R1_FB30_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F9R1_FB31_Pos</emphasis>   (31U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac69d0815a7cd9bf18de74375fea92676">CAN_F9R1_FB31_Msk</link>   (0x1UL &lt;&lt; CAN_F9R1_FB31_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga127c155bc5c5236f04cfdcf96ff66cc5">CAN_F9R1_FB31</link>   <link linkend="_group___peripheral___registers___bits___definition_1gac69d0815a7cd9bf18de74375fea92676">CAN_F9R1_FB31_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F10R1_FB0_Pos</emphasis>   (0U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7a05b74c330bf04f1f6f3ae982306f57">CAN_F10R1_FB0_Msk</link>   (0x1UL &lt;&lt; CAN_F10R1_FB0_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1d5b5b7bc147da430d9c8fbe03679ca3">CAN_F10R1_FB0</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga7a05b74c330bf04f1f6f3ae982306f57">CAN_F10R1_FB0_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F10R1_FB1_Pos</emphasis>   (1U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaccc10e15c593cf151539aaf626131cd6">CAN_F10R1_FB1_Msk</link>   (0x1UL &lt;&lt; CAN_F10R1_FB1_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3ed7be0180fd7096f10cfde27261ecc9">CAN_F10R1_FB1</link>   <link linkend="_group___peripheral___registers___bits___definition_1gaccc10e15c593cf151539aaf626131cd6">CAN_F10R1_FB1_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F10R1_FB2_Pos</emphasis>   (2U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3cc815403ff9f3643971ecd50b8e1c0a">CAN_F10R1_FB2_Msk</link>   (0x1UL &lt;&lt; CAN_F10R1_FB2_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad099442eb6b71912a81d1f6fccbaec0a">CAN_F10R1_FB2</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga3cc815403ff9f3643971ecd50b8e1c0a">CAN_F10R1_FB2_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F10R1_FB3_Pos</emphasis>   (3U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabc1db4c0b25f68a6bd3c6cbb2d2c82ee">CAN_F10R1_FB3_Msk</link>   (0x1UL &lt;&lt; CAN_F10R1_FB3_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4024c53b7b0cec550baed99ae92e3465">CAN_F10R1_FB3</link>   <link linkend="_group___peripheral___registers___bits___definition_1gabc1db4c0b25f68a6bd3c6cbb2d2c82ee">CAN_F10R1_FB3_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F10R1_FB4_Pos</emphasis>   (4U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad91329ef7b3229b4f06f31c8fbaa8507">CAN_F10R1_FB4_Msk</link>   (0x1UL &lt;&lt; CAN_F10R1_FB4_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1859eaac9ae1220c752218e5ad526179">CAN_F10R1_FB4</link>   <link linkend="_group___peripheral___registers___bits___definition_1gad91329ef7b3229b4f06f31c8fbaa8507">CAN_F10R1_FB4_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F10R1_FB5_Pos</emphasis>   (5U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gadf7af08619a0d22a111e253c1059024d">CAN_F10R1_FB5_Msk</link>   (0x1UL &lt;&lt; CAN_F10R1_FB5_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5683dc25f0aae9a802a5f57c88bec856">CAN_F10R1_FB5</link>   <link linkend="_group___peripheral___registers___bits___definition_1gadf7af08619a0d22a111e253c1059024d">CAN_F10R1_FB5_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F10R1_FB6_Pos</emphasis>   (6U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9fcb5577636b7acc70f13f92cbfa3f9a">CAN_F10R1_FB6_Msk</link>   (0x1UL &lt;&lt; CAN_F10R1_FB6_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae83dd9ce8a2c7917e278ce4755f8f43e">CAN_F10R1_FB6</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga9fcb5577636b7acc70f13f92cbfa3f9a">CAN_F10R1_FB6_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F10R1_FB7_Pos</emphasis>   (7U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga557466eedc11bcfb78333511b3465921">CAN_F10R1_FB7_Msk</link>   (0x1UL &lt;&lt; CAN_F10R1_FB7_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga93ad070c9f5abca3c9b9095e3a13db9c">CAN_F10R1_FB7</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga557466eedc11bcfb78333511b3465921">CAN_F10R1_FB7_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F10R1_FB8_Pos</emphasis>   (8U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga451e0f30e41e5216fb223e52bdadce7a">CAN_F10R1_FB8_Msk</link>   (0x1UL &lt;&lt; CAN_F10R1_FB8_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gadd32db3ffec3536cd842e17c34c210d9">CAN_F10R1_FB8</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga451e0f30e41e5216fb223e52bdadce7a">CAN_F10R1_FB8_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F10R1_FB9_Pos</emphasis>   (9U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga434ad62e086a866ca425960236216d34">CAN_F10R1_FB9_Msk</link>   (0x1UL &lt;&lt; CAN_F10R1_FB9_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga85673ce7a92ae8ca9a13ed2fb5574a76">CAN_F10R1_FB9</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga434ad62e086a866ca425960236216d34">CAN_F10R1_FB9_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F10R1_FB10_Pos</emphasis>   (10U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga159afb7939de25a56d4a7c72e3669b8c">CAN_F10R1_FB10_Msk</link>   (0x1UL &lt;&lt; CAN_F10R1_FB10_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6d525825fe4bfc1d4ffccc21ab89a3fa">CAN_F10R1_FB10</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga159afb7939de25a56d4a7c72e3669b8c">CAN_F10R1_FB10_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F10R1_FB11_Pos</emphasis>   (11U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa37f47760352e40a33327441fa44917a">CAN_F10R1_FB11_Msk</link>   (0x1UL &lt;&lt; CAN_F10R1_FB11_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga33336e283eeee9b77f1f289d77f2304e">CAN_F10R1_FB11</link>   <link linkend="_group___peripheral___registers___bits___definition_1gaa37f47760352e40a33327441fa44917a">CAN_F10R1_FB11_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F10R1_FB12_Pos</emphasis>   (12U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6456e18d6659ec3437ab1b5c84b60681">CAN_F10R1_FB12_Msk</link>   (0x1UL &lt;&lt; CAN_F10R1_FB12_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gadf74ee01e72b3de69d6e8fcc092f7461">CAN_F10R1_FB12</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga6456e18d6659ec3437ab1b5c84b60681">CAN_F10R1_FB12_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F10R1_FB13_Pos</emphasis>   (13U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1f0b809ab8b05e662982533d29d34196">CAN_F10R1_FB13_Msk</link>   (0x1UL &lt;&lt; CAN_F10R1_FB13_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8ee416ff22b47bb289bab34afbc74f19">CAN_F10R1_FB13</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga1f0b809ab8b05e662982533d29d34196">CAN_F10R1_FB13_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F10R1_FB14_Pos</emphasis>   (14U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae1553e078a11eeb8d8ea8c0e0448b4d0">CAN_F10R1_FB14_Msk</link>   (0x1UL &lt;&lt; CAN_F10R1_FB14_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga97a8d8586c64910b0f6c09fef44c4ea7">CAN_F10R1_FB14</link>   <link linkend="_group___peripheral___registers___bits___definition_1gae1553e078a11eeb8d8ea8c0e0448b4d0">CAN_F10R1_FB14_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F10R1_FB15_Pos</emphasis>   (15U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga372ca9243e9a38085b93d717f05b885a">CAN_F10R1_FB15_Msk</link>   (0x1UL &lt;&lt; CAN_F10R1_FB15_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab9e8e43adc56ba1e593b97e062c79075">CAN_F10R1_FB15</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga372ca9243e9a38085b93d717f05b885a">CAN_F10R1_FB15_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F10R1_FB16_Pos</emphasis>   (16U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga90ecfd894be7f8a4d1eb0cbfe995f7a8">CAN_F10R1_FB16_Msk</link>   (0x1UL &lt;&lt; CAN_F10R1_FB16_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa64a0b16c073b51cb5e90b94c638fd95">CAN_F10R1_FB16</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga90ecfd894be7f8a4d1eb0cbfe995f7a8">CAN_F10R1_FB16_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F10R1_FB17_Pos</emphasis>   (17U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4d4bfbfb134e99de69fe63974eae0eba">CAN_F10R1_FB17_Msk</link>   (0x1UL &lt;&lt; CAN_F10R1_FB17_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga65f5cc396cfcf3bad71a71326e64f7d9">CAN_F10R1_FB17</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga4d4bfbfb134e99de69fe63974eae0eba">CAN_F10R1_FB17_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F10R1_FB18_Pos</emphasis>   (18U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga59843c48e4723e0d3cb389b8dc31e95a">CAN_F10R1_FB18_Msk</link>   (0x1UL &lt;&lt; CAN_F10R1_FB18_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga424940f535aa9a1520e25df53673d01f">CAN_F10R1_FB18</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga59843c48e4723e0d3cb389b8dc31e95a">CAN_F10R1_FB18_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F10R1_FB19_Pos</emphasis>   (19U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga028e9c16a75cfe1a4209db5761793d65">CAN_F10R1_FB19_Msk</link>   (0x1UL &lt;&lt; CAN_F10R1_FB19_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga166a4035770c58147d583c3dc571d10a">CAN_F10R1_FB19</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga028e9c16a75cfe1a4209db5761793d65">CAN_F10R1_FB19_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F10R1_FB20_Pos</emphasis>   (20U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0d3e3967b90e93cdf5d2dff50ccd6467">CAN_F10R1_FB20_Msk</link>   (0x1UL &lt;&lt; CAN_F10R1_FB20_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga302214ece439e8913b47949bd07d118a">CAN_F10R1_FB20</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga0d3e3967b90e93cdf5d2dff50ccd6467">CAN_F10R1_FB20_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F10R1_FB21_Pos</emphasis>   (21U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4f7d08dc1418dc7260c85dcd41c3f2f7">CAN_F10R1_FB21_Msk</link>   (0x1UL &lt;&lt; CAN_F10R1_FB21_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad9abe6ae1dcb2bd140e7e28d37fd8abb">CAN_F10R1_FB21</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga4f7d08dc1418dc7260c85dcd41c3f2f7">CAN_F10R1_FB21_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F10R1_FB22_Pos</emphasis>   (22U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga33f696dbd8db5370eb9701e521227e2e">CAN_F10R1_FB22_Msk</link>   (0x1UL &lt;&lt; CAN_F10R1_FB22_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga99063956b41c4dcf6c78cc29305b1cd1">CAN_F10R1_FB22</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga33f696dbd8db5370eb9701e521227e2e">CAN_F10R1_FB22_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F10R1_FB23_Pos</emphasis>   (23U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab4b78077f4a9d949debb3c345fcc8203">CAN_F10R1_FB23_Msk</link>   (0x1UL &lt;&lt; CAN_F10R1_FB23_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga81ae64786c3a83bdd21cf72c560c7c1e">CAN_F10R1_FB23</link>   <link linkend="_group___peripheral___registers___bits___definition_1gab4b78077f4a9d949debb3c345fcc8203">CAN_F10R1_FB23_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F10R1_FB24_Pos</emphasis>   (24U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gadaa800d4dbab113869136419067683b7">CAN_F10R1_FB24_Msk</link>   (0x1UL &lt;&lt; CAN_F10R1_FB24_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0f9083faf8395701c892814694b45d2c">CAN_F10R1_FB24</link>   <link linkend="_group___peripheral___registers___bits___definition_1gadaa800d4dbab113869136419067683b7">CAN_F10R1_FB24_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F10R1_FB25_Pos</emphasis>   (25U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab2755b753aff086d43feba71cc367da2">CAN_F10R1_FB25_Msk</link>   (0x1UL &lt;&lt; CAN_F10R1_FB25_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaaeb6942affe306b407940fdf01534e4a">CAN_F10R1_FB25</link>   <link linkend="_group___peripheral___registers___bits___definition_1gab2755b753aff086d43feba71cc367da2">CAN_F10R1_FB25_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F10R1_FB26_Pos</emphasis>   (26U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaea7c4b309760f303d4bbd9ef507673d9">CAN_F10R1_FB26_Msk</link>   (0x1UL &lt;&lt; CAN_F10R1_FB26_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1e4ee946a9614316f666852bc266c1f7">CAN_F10R1_FB26</link>   <link linkend="_group___peripheral___registers___bits___definition_1gaea7c4b309760f303d4bbd9ef507673d9">CAN_F10R1_FB26_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F10R1_FB27_Pos</emphasis>   (27U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga713459bb360bab56e68cd562bcc86992">CAN_F10R1_FB27_Msk</link>   (0x1UL &lt;&lt; CAN_F10R1_FB27_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga99153cddc8fc7e846fcc44383936541f">CAN_F10R1_FB27</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga713459bb360bab56e68cd562bcc86992">CAN_F10R1_FB27_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F10R1_FB28_Pos</emphasis>   (28U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga904044b84be51c67151570af41280109">CAN_F10R1_FB28_Msk</link>   (0x1UL &lt;&lt; CAN_F10R1_FB28_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0e2ba1740577246368e60d94fd3d7c69">CAN_F10R1_FB28</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga904044b84be51c67151570af41280109">CAN_F10R1_FB28_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F10R1_FB29_Pos</emphasis>   (29U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabb9254a4f5e458db48b99024ee4dcf28">CAN_F10R1_FB29_Msk</link>   (0x1UL &lt;&lt; CAN_F10R1_FB29_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaca062686821fba26a0e5e5b0a6c5b855">CAN_F10R1_FB29</link>   <link linkend="_group___peripheral___registers___bits___definition_1gabb9254a4f5e458db48b99024ee4dcf28">CAN_F10R1_FB29_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F10R1_FB30_Pos</emphasis>   (30U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gadc17c37afd6e8048e5561cc76204de98">CAN_F10R1_FB30_Msk</link>   (0x1UL &lt;&lt; CAN_F10R1_FB30_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8981f420ef4c8fe1976a09f27a9c13f1">CAN_F10R1_FB30</link>   <link linkend="_group___peripheral___registers___bits___definition_1gadc17c37afd6e8048e5561cc76204de98">CAN_F10R1_FB30_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F10R1_FB31_Pos</emphasis>   (31U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa0010aac3ddd9cb356328c22fcab2fd9">CAN_F10R1_FB31_Msk</link>   (0x1UL &lt;&lt; CAN_F10R1_FB31_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0424bf38917058b166a8bfd861d22b40">CAN_F10R1_FB31</link>   <link linkend="_group___peripheral___registers___bits___definition_1gaa0010aac3ddd9cb356328c22fcab2fd9">CAN_F10R1_FB31_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F11R1_FB0_Pos</emphasis>   (0U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga29cf61e4385aa30fbdff533d51bdd612">CAN_F11R1_FB0_Msk</link>   (0x1UL &lt;&lt; CAN_F11R1_FB0_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad059cc9b2fe5634b9330b44c37dadf06">CAN_F11R1_FB0</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga29cf61e4385aa30fbdff533d51bdd612">CAN_F11R1_FB0_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F11R1_FB1_Pos</emphasis>   (1U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1e4ad3f7a5ffa1fd9136447924950ea6">CAN_F11R1_FB1_Msk</link>   (0x1UL &lt;&lt; CAN_F11R1_FB1_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad74b116cda63fcd1a662c4de835616e7">CAN_F11R1_FB1</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga1e4ad3f7a5ffa1fd9136447924950ea6">CAN_F11R1_FB1_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F11R1_FB2_Pos</emphasis>   (2U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5614e1e331777400a4903b74f3398d1c">CAN_F11R1_FB2_Msk</link>   (0x1UL &lt;&lt; CAN_F11R1_FB2_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4e05bb0c2a5bdcebb974f7dd409724bc">CAN_F11R1_FB2</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga5614e1e331777400a4903b74f3398d1c">CAN_F11R1_FB2_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F11R1_FB3_Pos</emphasis>   (3U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3cf6f2e8167bd44d1f02ff8de4574d4d">CAN_F11R1_FB3_Msk</link>   (0x1UL &lt;&lt; CAN_F11R1_FB3_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa17242aed4365034dc660ef9e8b9f1bf">CAN_F11R1_FB3</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga3cf6f2e8167bd44d1f02ff8de4574d4d">CAN_F11R1_FB3_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F11R1_FB4_Pos</emphasis>   (4U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1ab99e31bdf86aaad8ba7d6ad75ba7dc">CAN_F11R1_FB4_Msk</link>   (0x1UL &lt;&lt; CAN_F11R1_FB4_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga450dbed19882423d70ed7606aada2453">CAN_F11R1_FB4</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga1ab99e31bdf86aaad8ba7d6ad75ba7dc">CAN_F11R1_FB4_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F11R1_FB5_Pos</emphasis>   (5U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga554f40a4480434bf6e3633e52d45e6bd">CAN_F11R1_FB5_Msk</link>   (0x1UL &lt;&lt; CAN_F11R1_FB5_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad7ace73f2d3db1e2a1e55257d210fa04">CAN_F11R1_FB5</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga554f40a4480434bf6e3633e52d45e6bd">CAN_F11R1_FB5_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F11R1_FB6_Pos</emphasis>   (6U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4aed14b088705fde497369d39675369e">CAN_F11R1_FB6_Msk</link>   (0x1UL &lt;&lt; CAN_F11R1_FB6_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1459d395a3b08a948c3f5002e0914516">CAN_F11R1_FB6</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga4aed14b088705fde497369d39675369e">CAN_F11R1_FB6_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F11R1_FB7_Pos</emphasis>   (7U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8580e565ee4bc7966aa7c515d6fab446">CAN_F11R1_FB7_Msk</link>   (0x1UL &lt;&lt; CAN_F11R1_FB7_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga30fc2236c2a18b7cb6e493fad36d8efe">CAN_F11R1_FB7</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga8580e565ee4bc7966aa7c515d6fab446">CAN_F11R1_FB7_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F11R1_FB8_Pos</emphasis>   (8U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga639a8dc5a46ee8b2a380ac7978fb0672">CAN_F11R1_FB8_Msk</link>   (0x1UL &lt;&lt; CAN_F11R1_FB8_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga74ab4a6f6b5a751acda410e0c39b87af">CAN_F11R1_FB8</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga639a8dc5a46ee8b2a380ac7978fb0672">CAN_F11R1_FB8_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F11R1_FB9_Pos</emphasis>   (9U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0cd49481651b80f8fdcf08efd0e07f8c">CAN_F11R1_FB9_Msk</link>   (0x1UL &lt;&lt; CAN_F11R1_FB9_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4e69f7001534264fd027371fa188ac52">CAN_F11R1_FB9</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga0cd49481651b80f8fdcf08efd0e07f8c">CAN_F11R1_FB9_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F11R1_FB10_Pos</emphasis>   (10U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab7cb55bd09dade7046aa52361411fb68">CAN_F11R1_FB10_Msk</link>   (0x1UL &lt;&lt; CAN_F11R1_FB10_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1e858dd29f741910c8ed8c512cae81b1">CAN_F11R1_FB10</link>   <link linkend="_group___peripheral___registers___bits___definition_1gab7cb55bd09dade7046aa52361411fb68">CAN_F11R1_FB10_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F11R1_FB11_Pos</emphasis>   (11U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6235ef02d18d862d4018aa9d3f2612bd">CAN_F11R1_FB11_Msk</link>   (0x1UL &lt;&lt; CAN_F11R1_FB11_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf6ba167c6cd5bc080065430e24c3a866">CAN_F11R1_FB11</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga6235ef02d18d862d4018aa9d3f2612bd">CAN_F11R1_FB11_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F11R1_FB12_Pos</emphasis>   (12U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga488ce892527f6e05b74c72d3540e86e9">CAN_F11R1_FB12_Msk</link>   (0x1UL &lt;&lt; CAN_F11R1_FB12_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4629ab1e8632c82f3fb2648a574963b1">CAN_F11R1_FB12</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga488ce892527f6e05b74c72d3540e86e9">CAN_F11R1_FB12_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F11R1_FB13_Pos</emphasis>   (13U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga34726d941ba918d973035cdfd4956f22">CAN_F11R1_FB13_Msk</link>   (0x1UL &lt;&lt; CAN_F11R1_FB13_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga833c408a165cc4ac87a242c08d4ba9b9">CAN_F11R1_FB13</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga34726d941ba918d973035cdfd4956f22">CAN_F11R1_FB13_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F11R1_FB14_Pos</emphasis>   (14U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0a261d1beaaa14ef8021eaa305b4cdf6">CAN_F11R1_FB14_Msk</link>   (0x1UL &lt;&lt; CAN_F11R1_FB14_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabfecd6bbe1a15cd341942d1840b476cc">CAN_F11R1_FB14</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga0a261d1beaaa14ef8021eaa305b4cdf6">CAN_F11R1_FB14_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F11R1_FB15_Pos</emphasis>   (15U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaddc324a22f00abfe9bcf15478238eeda">CAN_F11R1_FB15_Msk</link>   (0x1UL &lt;&lt; CAN_F11R1_FB15_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf50e1747d1d9369b7b22c5d591ae82b9">CAN_F11R1_FB15</link>   <link linkend="_group___peripheral___registers___bits___definition_1gaddc324a22f00abfe9bcf15478238eeda">CAN_F11R1_FB15_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F11R1_FB16_Pos</emphasis>   (16U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga67cc7cf7f00a9e32c2bd48dcd4941eeb">CAN_F11R1_FB16_Msk</link>   (0x1UL &lt;&lt; CAN_F11R1_FB16_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga603d63333a621594a15696cb03f59eeb">CAN_F11R1_FB16</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga67cc7cf7f00a9e32c2bd48dcd4941eeb">CAN_F11R1_FB16_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F11R1_FB17_Pos</emphasis>   (17U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5442d8600f85b1f2efb8cd2a0a9ec764">CAN_F11R1_FB17_Msk</link>   (0x1UL &lt;&lt; CAN_F11R1_FB17_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gadb361a00177e6aa2ee19aa5a2d1781aa">CAN_F11R1_FB17</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga5442d8600f85b1f2efb8cd2a0a9ec764">CAN_F11R1_FB17_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F11R1_FB18_Pos</emphasis>   (18U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga882ce3ab193542e376fb5f6d4f497a46">CAN_F11R1_FB18_Msk</link>   (0x1UL &lt;&lt; CAN_F11R1_FB18_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf111110e0f5dbda31962f7732e3480c7">CAN_F11R1_FB18</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga882ce3ab193542e376fb5f6d4f497a46">CAN_F11R1_FB18_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F11R1_FB19_Pos</emphasis>   (19U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3d345cf87d73bed1e41d1fdd1da16378">CAN_F11R1_FB19_Msk</link>   (0x1UL &lt;&lt; CAN_F11R1_FB19_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabf2c4828b07b2b315d27b382818de285">CAN_F11R1_FB19</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga3d345cf87d73bed1e41d1fdd1da16378">CAN_F11R1_FB19_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F11R1_FB20_Pos</emphasis>   (20U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad7955a656970b266f1398cdfc4bdb6cb">CAN_F11R1_FB20_Msk</link>   (0x1UL &lt;&lt; CAN_F11R1_FB20_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5afa52941bb68a03ec9804b817d5a90e">CAN_F11R1_FB20</link>   <link linkend="_group___peripheral___registers___bits___definition_1gad7955a656970b266f1398cdfc4bdb6cb">CAN_F11R1_FB20_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F11R1_FB21_Pos</emphasis>   (21U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0a5b2c12419c4cff708970be601ad3e2">CAN_F11R1_FB21_Msk</link>   (0x1UL &lt;&lt; CAN_F11R1_FB21_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac042471dbcb1a32ce161f38a144ac5aa">CAN_F11R1_FB21</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga0a5b2c12419c4cff708970be601ad3e2">CAN_F11R1_FB21_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F11R1_FB22_Pos</emphasis>   (22U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5ad2a3cd3442663331b96444d1ed798e">CAN_F11R1_FB22_Msk</link>   (0x1UL &lt;&lt; CAN_F11R1_FB22_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaac46f233c9692cb2a2e246daf6547a38">CAN_F11R1_FB22</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga5ad2a3cd3442663331b96444d1ed798e">CAN_F11R1_FB22_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F11R1_FB23_Pos</emphasis>   (23U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0869365b6223739ccb3b62cfadd9f1db">CAN_F11R1_FB23_Msk</link>   (0x1UL &lt;&lt; CAN_F11R1_FB23_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab8b379e3832482f2b18f01713d3338d5">CAN_F11R1_FB23</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga0869365b6223739ccb3b62cfadd9f1db">CAN_F11R1_FB23_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F11R1_FB24_Pos</emphasis>   (24U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4ed24f7ad9ae64b130e3e2ce65cf5d04">CAN_F11R1_FB24_Msk</link>   (0x1UL &lt;&lt; CAN_F11R1_FB24_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga60eabd8db9ec6b439d60dbc2374ce84d">CAN_F11R1_FB24</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga4ed24f7ad9ae64b130e3e2ce65cf5d04">CAN_F11R1_FB24_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F11R1_FB25_Pos</emphasis>   (25U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9c2fdd934f06f41139da93cf271c9e5b">CAN_F11R1_FB25_Msk</link>   (0x1UL &lt;&lt; CAN_F11R1_FB25_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga351a183cfab10d3daab415c85cc16203">CAN_F11R1_FB25</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga9c2fdd934f06f41139da93cf271c9e5b">CAN_F11R1_FB25_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F11R1_FB26_Pos</emphasis>   (26U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga547f899b4aaa6323c75dc4660cc6dd4e">CAN_F11R1_FB26_Msk</link>   (0x1UL &lt;&lt; CAN_F11R1_FB26_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabb854a85c7a575a45cdade37efb4edee">CAN_F11R1_FB26</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga547f899b4aaa6323c75dc4660cc6dd4e">CAN_F11R1_FB26_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F11R1_FB27_Pos</emphasis>   (27U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5499db54e781ed6a09c987857d851e4b">CAN_F11R1_FB27_Msk</link>   (0x1UL &lt;&lt; CAN_F11R1_FB27_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga131776c359f81500d3d2a97535d7e718">CAN_F11R1_FB27</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga5499db54e781ed6a09c987857d851e4b">CAN_F11R1_FB27_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F11R1_FB28_Pos</emphasis>   (28U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga80b8ed435fa7866580be0ec7cfada3ce">CAN_F11R1_FB28_Msk</link>   (0x1UL &lt;&lt; CAN_F11R1_FB28_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga680d7e4c7ebc431a8c72c00e9f110563">CAN_F11R1_FB28</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga80b8ed435fa7866580be0ec7cfada3ce">CAN_F11R1_FB28_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F11R1_FB29_Pos</emphasis>   (29U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2fa11c1e2e43d9234f768ca5f3db3521">CAN_F11R1_FB29_Msk</link>   (0x1UL &lt;&lt; CAN_F11R1_FB29_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9c1fa00ee18804c169541d18995dc3c1">CAN_F11R1_FB29</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga2fa11c1e2e43d9234f768ca5f3db3521">CAN_F11R1_FB29_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F11R1_FB30_Pos</emphasis>   (30U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga665b624ef9be8a7b67fd0d0c8a2cc28d">CAN_F11R1_FB30_Msk</link>   (0x1UL &lt;&lt; CAN_F11R1_FB30_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaec35d8d1097816c5ef8e28ff61469669">CAN_F11R1_FB30</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga665b624ef9be8a7b67fd0d0c8a2cc28d">CAN_F11R1_FB30_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F11R1_FB31_Pos</emphasis>   (31U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafb79224e74be4064c186c1fd8f430b3f">CAN_F11R1_FB31_Msk</link>   (0x1UL &lt;&lt; CAN_F11R1_FB31_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga96180b8c64aabd33f016fb97ba152f07">CAN_F11R1_FB31</link>   <link linkend="_group___peripheral___registers___bits___definition_1gafb79224e74be4064c186c1fd8f430b3f">CAN_F11R1_FB31_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F12R1_FB0_Pos</emphasis>   (0U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga493ad4f71737d83380a81e3df1fafca6">CAN_F12R1_FB0_Msk</link>   (0x1UL &lt;&lt; CAN_F12R1_FB0_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaccbe3637fb55f28496ca7f692a69f6ca">CAN_F12R1_FB0</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga493ad4f71737d83380a81e3df1fafca6">CAN_F12R1_FB0_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F12R1_FB1_Pos</emphasis>   (1U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2a4cc96e515fe07094a824e27ad4d925">CAN_F12R1_FB1_Msk</link>   (0x1UL &lt;&lt; CAN_F12R1_FB1_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae625d21947ae82cc3509b06363ad0635">CAN_F12R1_FB1</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga2a4cc96e515fe07094a824e27ad4d925">CAN_F12R1_FB1_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F12R1_FB2_Pos</emphasis>   (2U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6c8d6c0e2c177e40ff60568beffac86b">CAN_F12R1_FB2_Msk</link>   (0x1UL &lt;&lt; CAN_F12R1_FB2_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9de7cc313f2b6b16a564b13b1bc30157">CAN_F12R1_FB2</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga6c8d6c0e2c177e40ff60568beffac86b">CAN_F12R1_FB2_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F12R1_FB3_Pos</emphasis>   (3U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga34c79794004930e3de57c8417f7c5d6d">CAN_F12R1_FB3_Msk</link>   (0x1UL &lt;&lt; CAN_F12R1_FB3_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac039cc1ce2281cf10be62cbc44748f5f">CAN_F12R1_FB3</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga34c79794004930e3de57c8417f7c5d6d">CAN_F12R1_FB3_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F12R1_FB4_Pos</emphasis>   (4U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga93b358c5c72ac735e4c7c802287f9903">CAN_F12R1_FB4_Msk</link>   (0x1UL &lt;&lt; CAN_F12R1_FB4_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabc3a35b6f6b3a46c176398ec322fd6fb">CAN_F12R1_FB4</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga93b358c5c72ac735e4c7c802287f9903">CAN_F12R1_FB4_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F12R1_FB5_Pos</emphasis>   (5U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9cc058f703f84921bf889c9ce3c000d0">CAN_F12R1_FB5_Msk</link>   (0x1UL &lt;&lt; CAN_F12R1_FB5_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4d005c10fe75169336104c3155294000">CAN_F12R1_FB5</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga9cc058f703f84921bf889c9ce3c000d0">CAN_F12R1_FB5_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F12R1_FB6_Pos</emphasis>   (6U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga86849d0bdcd7b03a0770c9fb4e1c0cf8">CAN_F12R1_FB6_Msk</link>   (0x1UL &lt;&lt; CAN_F12R1_FB6_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga51256bfed734a95da3e7880e279432bf">CAN_F12R1_FB6</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga86849d0bdcd7b03a0770c9fb4e1c0cf8">CAN_F12R1_FB6_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F12R1_FB7_Pos</emphasis>   (7U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabd7e08cb6960016b6a352bd8353733dd">CAN_F12R1_FB7_Msk</link>   (0x1UL &lt;&lt; CAN_F12R1_FB7_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2c967f124b03968372d801e1393fa209">CAN_F12R1_FB7</link>   <link linkend="_group___peripheral___registers___bits___definition_1gabd7e08cb6960016b6a352bd8353733dd">CAN_F12R1_FB7_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F12R1_FB8_Pos</emphasis>   (8U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad138ae340d080c7b69b9dfe0814234f6">CAN_F12R1_FB8_Msk</link>   (0x1UL &lt;&lt; CAN_F12R1_FB8_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga592f9953deeb56888144c72060d04e24">CAN_F12R1_FB8</link>   <link linkend="_group___peripheral___registers___bits___definition_1gad138ae340d080c7b69b9dfe0814234f6">CAN_F12R1_FB8_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F12R1_FB9_Pos</emphasis>   (9U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gadb0713b2abf45e4c66dfc0c2f4aa902c">CAN_F12R1_FB9_Msk</link>   (0x1UL &lt;&lt; CAN_F12R1_FB9_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4d1613eac2aaeafda711cf3308ccd44c">CAN_F12R1_FB9</link>   <link linkend="_group___peripheral___registers___bits___definition_1gadb0713b2abf45e4c66dfc0c2f4aa902c">CAN_F12R1_FB9_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F12R1_FB10_Pos</emphasis>   (10U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3becedeec4964364eb6a6ca51af6c7a7">CAN_F12R1_FB10_Msk</link>   (0x1UL &lt;&lt; CAN_F12R1_FB10_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1b8594ab0c5d9124accd2d6ca85cf4bd">CAN_F12R1_FB10</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga3becedeec4964364eb6a6ca51af6c7a7">CAN_F12R1_FB10_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F12R1_FB11_Pos</emphasis>   (11U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0ab33464326b0107849ae73eb2d74649">CAN_F12R1_FB11_Msk</link>   (0x1UL &lt;&lt; CAN_F12R1_FB11_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4025ed76892f23e5a63d0d8ac6a2be5f">CAN_F12R1_FB11</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga0ab33464326b0107849ae73eb2d74649">CAN_F12R1_FB11_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F12R1_FB12_Pos</emphasis>   (12U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac55c96f63d9cb2115cf779e2108cd2c2">CAN_F12R1_FB12_Msk</link>   (0x1UL &lt;&lt; CAN_F12R1_FB12_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6e2e318cc14828c118bd40d982922e14">CAN_F12R1_FB12</link>   <link linkend="_group___peripheral___registers___bits___definition_1gac55c96f63d9cb2115cf779e2108cd2c2">CAN_F12R1_FB12_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F12R1_FB13_Pos</emphasis>   (13U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf6754922701ae479453231e3082f5995">CAN_F12R1_FB13_Msk</link>   (0x1UL &lt;&lt; CAN_F12R1_FB13_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4e0ff698b5e9f3f99a421166611b041d">CAN_F12R1_FB13</link>   <link linkend="_group___peripheral___registers___bits___definition_1gaf6754922701ae479453231e3082f5995">CAN_F12R1_FB13_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F12R1_FB14_Pos</emphasis>   (14U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga40af5057b396387a1162d0091b2d826e">CAN_F12R1_FB14_Msk</link>   (0x1UL &lt;&lt; CAN_F12R1_FB14_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6b0666538a7646ddc0fcd882a261f5d9">CAN_F12R1_FB14</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga40af5057b396387a1162d0091b2d826e">CAN_F12R1_FB14_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F12R1_FB15_Pos</emphasis>   (15U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae4a4f362ed99f3b71078c88c720f7603">CAN_F12R1_FB15_Msk</link>   (0x1UL &lt;&lt; CAN_F12R1_FB15_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga846d84b3d53e305b093198379f442528">CAN_F12R1_FB15</link>   <link linkend="_group___peripheral___registers___bits___definition_1gae4a4f362ed99f3b71078c88c720f7603">CAN_F12R1_FB15_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F12R1_FB16_Pos</emphasis>   (16U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga44038ad11ff535489420a521d43090cd">CAN_F12R1_FB16_Msk</link>   (0x1UL &lt;&lt; CAN_F12R1_FB16_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad7940c0898c2ef1d9f829bf1b6b5fcf3">CAN_F12R1_FB16</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga44038ad11ff535489420a521d43090cd">CAN_F12R1_FB16_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F12R1_FB17_Pos</emphasis>   (17U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab1462a6bf5fd7f197bf4fc6b40f3531e">CAN_F12R1_FB17_Msk</link>   (0x1UL &lt;&lt; CAN_F12R1_FB17_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6bdc7bd4dbad1f8e3bb622343bd7c522">CAN_F12R1_FB17</link>   <link linkend="_group___peripheral___registers___bits___definition_1gab1462a6bf5fd7f197bf4fc6b40f3531e">CAN_F12R1_FB17_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F12R1_FB18_Pos</emphasis>   (18U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1ded4d9316004285d4c49d62eb48cce6">CAN_F12R1_FB18_Msk</link>   (0x1UL &lt;&lt; CAN_F12R1_FB18_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7c870a6fbae41b4f1c6d66ab690789d6">CAN_F12R1_FB18</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga1ded4d9316004285d4c49d62eb48cce6">CAN_F12R1_FB18_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F12R1_FB19_Pos</emphasis>   (19U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga38b5a9bb84c7973eb3aee9bcc751a402">CAN_F12R1_FB19_Msk</link>   (0x1UL &lt;&lt; CAN_F12R1_FB19_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga09e179b38460e47b81616c46a5f356f8">CAN_F12R1_FB19</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga38b5a9bb84c7973eb3aee9bcc751a402">CAN_F12R1_FB19_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F12R1_FB20_Pos</emphasis>   (20U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga33e4aaef17496cf40db364d4c7ead7d5">CAN_F12R1_FB20_Msk</link>   (0x1UL &lt;&lt; CAN_F12R1_FB20_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad42e298d4d97c98cc5149bc552a598fa">CAN_F12R1_FB20</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga33e4aaef17496cf40db364d4c7ead7d5">CAN_F12R1_FB20_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F12R1_FB21_Pos</emphasis>   (21U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga776befd35d22caa64a1754b75134f2a6">CAN_F12R1_FB21_Msk</link>   (0x1UL &lt;&lt; CAN_F12R1_FB21_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga318e2a6ae62d5172dcdb45e011d5e0c4">CAN_F12R1_FB21</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga776befd35d22caa64a1754b75134f2a6">CAN_F12R1_FB21_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F12R1_FB22_Pos</emphasis>   (22U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2d5b00cf1faf748d52633ee2a1989b49">CAN_F12R1_FB22_Msk</link>   (0x1UL &lt;&lt; CAN_F12R1_FB22_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga90e95cb0020289335acd5d7f4b62a880">CAN_F12R1_FB22</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga2d5b00cf1faf748d52633ee2a1989b49">CAN_F12R1_FB22_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F12R1_FB23_Pos</emphasis>   (23U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaaa9c58f403ed9bfc19a23aff1960065e">CAN_F12R1_FB23_Msk</link>   (0x1UL &lt;&lt; CAN_F12R1_FB23_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2e2720e18fdff00c9fb75d5136e485dc">CAN_F12R1_FB23</link>   <link linkend="_group___peripheral___registers___bits___definition_1gaaa9c58f403ed9bfc19a23aff1960065e">CAN_F12R1_FB23_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F12R1_FB24_Pos</emphasis>   (24U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7efaf0ba941dc22a8a322e75d6495237">CAN_F12R1_FB24_Msk</link>   (0x1UL &lt;&lt; CAN_F12R1_FB24_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae4a87123ae5ff76992162152fbb4c92a">CAN_F12R1_FB24</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga7efaf0ba941dc22a8a322e75d6495237">CAN_F12R1_FB24_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F12R1_FB25_Pos</emphasis>   (25U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga495bdfd934bc40aeabfcb0454e47a2c7">CAN_F12R1_FB25_Msk</link>   (0x1UL &lt;&lt; CAN_F12R1_FB25_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9582717e16455f97c7dff65f7beadd6e">CAN_F12R1_FB25</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga495bdfd934bc40aeabfcb0454e47a2c7">CAN_F12R1_FB25_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F12R1_FB26_Pos</emphasis>   (26U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga26edbc0aad33ae916a2c765f8a463023">CAN_F12R1_FB26_Msk</link>   (0x1UL &lt;&lt; CAN_F12R1_FB26_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf15e362beb5a3b733c08c8c2ab81efcb">CAN_F12R1_FB26</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga26edbc0aad33ae916a2c765f8a463023">CAN_F12R1_FB26_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F12R1_FB27_Pos</emphasis>   (27U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabb051023923964df52386c58e0ee26ed">CAN_F12R1_FB27_Msk</link>   (0x1UL &lt;&lt; CAN_F12R1_FB27_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3d600a7a39c7069c216db511d3a5d866">CAN_F12R1_FB27</link>   <link linkend="_group___peripheral___registers___bits___definition_1gabb051023923964df52386c58e0ee26ed">CAN_F12R1_FB27_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F12R1_FB28_Pos</emphasis>   (28U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8e1bbde0fef2e2dab933da257a3afd66">CAN_F12R1_FB28_Msk</link>   (0x1UL &lt;&lt; CAN_F12R1_FB28_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab9a6addc248c6db2118d1ce6e049d331">CAN_F12R1_FB28</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga8e1bbde0fef2e2dab933da257a3afd66">CAN_F12R1_FB28_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F12R1_FB29_Pos</emphasis>   (29U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9d988431331cf581558317c045e1117b">CAN_F12R1_FB29_Msk</link>   (0x1UL &lt;&lt; CAN_F12R1_FB29_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga31d3a46845cd9ca6670472aae2aa2ebe">CAN_F12R1_FB29</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga9d988431331cf581558317c045e1117b">CAN_F12R1_FB29_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F12R1_FB30_Pos</emphasis>   (30U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga03b733b7cb7755ebe4678bf011a490f5">CAN_F12R1_FB30_Msk</link>   (0x1UL &lt;&lt; CAN_F12R1_FB30_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa06596dcbb545fbeea2ec20f629d9555">CAN_F12R1_FB30</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga03b733b7cb7755ebe4678bf011a490f5">CAN_F12R1_FB30_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F12R1_FB31_Pos</emphasis>   (31U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga47ce05849eef3967db74c9dcab8d936e">CAN_F12R1_FB31_Msk</link>   (0x1UL &lt;&lt; CAN_F12R1_FB31_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac441b11b1be9b3608b9a09c2b8069722">CAN_F12R1_FB31</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga47ce05849eef3967db74c9dcab8d936e">CAN_F12R1_FB31_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F13R1_FB0_Pos</emphasis>   (0U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae0775804606cd66638da3f6ba1b3b493">CAN_F13R1_FB0_Msk</link>   (0x1UL &lt;&lt; CAN_F13R1_FB0_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa20d063950ad122a1965527a17d93c37">CAN_F13R1_FB0</link>   <link linkend="_group___peripheral___registers___bits___definition_1gae0775804606cd66638da3f6ba1b3b493">CAN_F13R1_FB0_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F13R1_FB1_Pos</emphasis>   (1U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5af825390c54a3a65aac39d6a998ca48">CAN_F13R1_FB1_Msk</link>   (0x1UL &lt;&lt; CAN_F13R1_FB1_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf60decd61c8a8dc9e4342de8ad67ea76">CAN_F13R1_FB1</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga5af825390c54a3a65aac39d6a998ca48">CAN_F13R1_FB1_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F13R1_FB2_Pos</emphasis>   (2U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga34ca97bf95c63ac91fe0bbf664f96c5a">CAN_F13R1_FB2_Msk</link>   (0x1UL &lt;&lt; CAN_F13R1_FB2_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7863b3af06385d0e9037c57a5d2091e2">CAN_F13R1_FB2</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga34ca97bf95c63ac91fe0bbf664f96c5a">CAN_F13R1_FB2_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F13R1_FB3_Pos</emphasis>   (3U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf217b9312083ea4fee7d1e808d6abb84">CAN_F13R1_FB3_Msk</link>   (0x1UL &lt;&lt; CAN_F13R1_FB3_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga043282b30813ce88dbdb320936ff6aca">CAN_F13R1_FB3</link>   <link linkend="_group___peripheral___registers___bits___definition_1gaf217b9312083ea4fee7d1e808d6abb84">CAN_F13R1_FB3_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F13R1_FB4_Pos</emphasis>   (4U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga325e27d4b7557c9da7685eaaefdd9bbe">CAN_F13R1_FB4_Msk</link>   (0x1UL &lt;&lt; CAN_F13R1_FB4_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3bbc9e9866f20d9d2f3cea1c6777c673">CAN_F13R1_FB4</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga325e27d4b7557c9da7685eaaefdd9bbe">CAN_F13R1_FB4_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F13R1_FB5_Pos</emphasis>   (5U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga53dda4ae54ad09328863f96688745173">CAN_F13R1_FB5_Msk</link>   (0x1UL &lt;&lt; CAN_F13R1_FB5_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga885b36e017b013ab6deedd91d9ac2c66">CAN_F13R1_FB5</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga53dda4ae54ad09328863f96688745173">CAN_F13R1_FB5_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F13R1_FB6_Pos</emphasis>   (6U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaae396c50fbe96dbdd418620ffd2fa5b4">CAN_F13R1_FB6_Msk</link>   (0x1UL &lt;&lt; CAN_F13R1_FB6_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa389b53582e5cacf326fff4512626d68">CAN_F13R1_FB6</link>   <link linkend="_group___peripheral___registers___bits___definition_1gaae396c50fbe96dbdd418620ffd2fa5b4">CAN_F13R1_FB6_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F13R1_FB7_Pos</emphasis>   (7U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad0a54488273ee23a74dfe0a0deca7d7d">CAN_F13R1_FB7_Msk</link>   (0x1UL &lt;&lt; CAN_F13R1_FB7_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad09b75feeda08b16962db7da6a32dc9b">CAN_F13R1_FB7</link>   <link linkend="_group___peripheral___registers___bits___definition_1gad0a54488273ee23a74dfe0a0deca7d7d">CAN_F13R1_FB7_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F13R1_FB8_Pos</emphasis>   (8U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad8c2421189d009e0b2630cf53f0caaf1">CAN_F13R1_FB8_Msk</link>   (0x1UL &lt;&lt; CAN_F13R1_FB8_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaaba75675c019979882ecd8c6ef82d7a4">CAN_F13R1_FB8</link>   <link linkend="_group___peripheral___registers___bits___definition_1gad8c2421189d009e0b2630cf53f0caaf1">CAN_F13R1_FB8_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F13R1_FB9_Pos</emphasis>   (9U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa365ae887f59e0e1684a5ed96fb50042">CAN_F13R1_FB9_Msk</link>   (0x1UL &lt;&lt; CAN_F13R1_FB9_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac579473f666edec0e0fcce278b642a9d">CAN_F13R1_FB9</link>   <link linkend="_group___peripheral___registers___bits___definition_1gaa365ae887f59e0e1684a5ed96fb50042">CAN_F13R1_FB9_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F13R1_FB10_Pos</emphasis>   (10U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2439f107e699d239c00b630979ba87e1">CAN_F13R1_FB10_Msk</link>   (0x1UL &lt;&lt; CAN_F13R1_FB10_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga14640c225c434428ef1870f462eb9bbd">CAN_F13R1_FB10</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga2439f107e699d239c00b630979ba87e1">CAN_F13R1_FB10_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F13R1_FB11_Pos</emphasis>   (11U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9103107051eb07e5ae903489b76eb2c4">CAN_F13R1_FB11_Msk</link>   (0x1UL &lt;&lt; CAN_F13R1_FB11_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7d8c9f5879cc4e31fe2e63f82febbc69">CAN_F13R1_FB11</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga9103107051eb07e5ae903489b76eb2c4">CAN_F13R1_FB11_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F13R1_FB12_Pos</emphasis>   (12U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9dabd107a2de9ccd6461da5926e4d4e4">CAN_F13R1_FB12_Msk</link>   (0x1UL &lt;&lt; CAN_F13R1_FB12_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8e0e3cfe033bb34f62312cfe47d1b84a">CAN_F13R1_FB12</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga9dabd107a2de9ccd6461da5926e4d4e4">CAN_F13R1_FB12_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F13R1_FB13_Pos</emphasis>   (13U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1db0ef6756bc958994e6fc702ce75b81">CAN_F13R1_FB13_Msk</link>   (0x1UL &lt;&lt; CAN_F13R1_FB13_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga93d91a28c1ffca3f72f10e0b44040791">CAN_F13R1_FB13</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga1db0ef6756bc958994e6fc702ce75b81">CAN_F13R1_FB13_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F13R1_FB14_Pos</emphasis>   (14U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1412e4fcd6edb251cf356694de9f3f42">CAN_F13R1_FB14_Msk</link>   (0x1UL &lt;&lt; CAN_F13R1_FB14_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga355b438a5abccec89e13bdd00206b36f">CAN_F13R1_FB14</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga1412e4fcd6edb251cf356694de9f3f42">CAN_F13R1_FB14_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F13R1_FB15_Pos</emphasis>   (15U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0cc8b54a2836661fdd482c004556cba1">CAN_F13R1_FB15_Msk</link>   (0x1UL &lt;&lt; CAN_F13R1_FB15_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga89b23d147d2c040eb2317633b3ef46da">CAN_F13R1_FB15</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga0cc8b54a2836661fdd482c004556cba1">CAN_F13R1_FB15_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F13R1_FB16_Pos</emphasis>   (16U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7d570ecd25032c69017c3c117f0aebdf">CAN_F13R1_FB16_Msk</link>   (0x1UL &lt;&lt; CAN_F13R1_FB16_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga81d184cd46306fe24b46087a90e8f8f2">CAN_F13R1_FB16</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga7d570ecd25032c69017c3c117f0aebdf">CAN_F13R1_FB16_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F13R1_FB17_Pos</emphasis>   (17U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaef2321a184dc8aa13baef70a5cb6193f">CAN_F13R1_FB17_Msk</link>   (0x1UL &lt;&lt; CAN_F13R1_FB17_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga151a0e903046edc92bddcd0ef4a23449">CAN_F13R1_FB17</link>   <link linkend="_group___peripheral___registers___bits___definition_1gaef2321a184dc8aa13baef70a5cb6193f">CAN_F13R1_FB17_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F13R1_FB18_Pos</emphasis>   (18U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae27c24ba203819e140dfddb8bc05c473">CAN_F13R1_FB18_Msk</link>   (0x1UL &lt;&lt; CAN_F13R1_FB18_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9e95e6d0d060fb2cfdf31e1b5fdfe3de">CAN_F13R1_FB18</link>   <link linkend="_group___peripheral___registers___bits___definition_1gae27c24ba203819e140dfddb8bc05c473">CAN_F13R1_FB18_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F13R1_FB19_Pos</emphasis>   (19U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga471095d382cce78017304b5db76f7a04">CAN_F13R1_FB19_Msk</link>   (0x1UL &lt;&lt; CAN_F13R1_FB19_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1e0fb1cf032c57f954dd2679a05f8115">CAN_F13R1_FB19</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga471095d382cce78017304b5db76f7a04">CAN_F13R1_FB19_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F13R1_FB20_Pos</emphasis>   (20U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5c097cf8909e3cc7825d9500a891be52">CAN_F13R1_FB20_Msk</link>   (0x1UL &lt;&lt; CAN_F13R1_FB20_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaeb775bb1ded6a8f55f2a0849bec2eeac">CAN_F13R1_FB20</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga5c097cf8909e3cc7825d9500a891be52">CAN_F13R1_FB20_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F13R1_FB21_Pos</emphasis>   (21U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3523d0b622d476255e22d07d76831a75">CAN_F13R1_FB21_Msk</link>   (0x1UL &lt;&lt; CAN_F13R1_FB21_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8743dfb60255d98911ea66605efd3b2f">CAN_F13R1_FB21</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga3523d0b622d476255e22d07d76831a75">CAN_F13R1_FB21_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F13R1_FB22_Pos</emphasis>   (22U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae50e71fdf75fcc3e59b95b855d3bf30a">CAN_F13R1_FB22_Msk</link>   (0x1UL &lt;&lt; CAN_F13R1_FB22_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga54b067c38f3be3ad6041ea12fec15700">CAN_F13R1_FB22</link>   <link linkend="_group___peripheral___registers___bits___definition_1gae50e71fdf75fcc3e59b95b855d3bf30a">CAN_F13R1_FB22_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F13R1_FB23_Pos</emphasis>   (23U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga45b6b1f5126bfa15739a086d6734cfd5">CAN_F13R1_FB23_Msk</link>   (0x1UL &lt;&lt; CAN_F13R1_FB23_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga00fe1942d9a8767a76f139bd74eafea0">CAN_F13R1_FB23</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga45b6b1f5126bfa15739a086d6734cfd5">CAN_F13R1_FB23_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F13R1_FB24_Pos</emphasis>   (24U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga710ae584f88078c05820eede3729b65c">CAN_F13R1_FB24_Msk</link>   (0x1UL &lt;&lt; CAN_F13R1_FB24_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga05db1c0a2e6e051d616b59f386dc7b1e">CAN_F13R1_FB24</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga710ae584f88078c05820eede3729b65c">CAN_F13R1_FB24_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F13R1_FB25_Pos</emphasis>   (25U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0f2580d7250fa56c7a1e25f9d282c942">CAN_F13R1_FB25_Msk</link>   (0x1UL &lt;&lt; CAN_F13R1_FB25_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga66dd0da9fd8ef27b30f1ad56a9982caf">CAN_F13R1_FB25</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga0f2580d7250fa56c7a1e25f9d282c942">CAN_F13R1_FB25_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F13R1_FB26_Pos</emphasis>   (26U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafdd8f8b38bc3d56b97c8909c7dbb7560">CAN_F13R1_FB26_Msk</link>   (0x1UL &lt;&lt; CAN_F13R1_FB26_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf3b8381bc6ce5ab107cc1a92e565387a">CAN_F13R1_FB26</link>   <link linkend="_group___peripheral___registers___bits___definition_1gafdd8f8b38bc3d56b97c8909c7dbb7560">CAN_F13R1_FB26_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F13R1_FB27_Pos</emphasis>   (27U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafc69c07f91f2c9d6b85c3f26532fad1f">CAN_F13R1_FB27_Msk</link>   (0x1UL &lt;&lt; CAN_F13R1_FB27_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga91c99de5ae099ecdee50ebd62e552df5">CAN_F13R1_FB27</link>   <link linkend="_group___peripheral___registers___bits___definition_1gafc69c07f91f2c9d6b85c3f26532fad1f">CAN_F13R1_FB27_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F13R1_FB28_Pos</emphasis>   (28U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1dd7a2e1000f7df336489982291d76d8">CAN_F13R1_FB28_Msk</link>   (0x1UL &lt;&lt; CAN_F13R1_FB28_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga83713f9e2c3c90f001ab378d9ca1f488">CAN_F13R1_FB28</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga1dd7a2e1000f7df336489982291d76d8">CAN_F13R1_FB28_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F13R1_FB29_Pos</emphasis>   (29U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3ed837627ac02698016cdf0439782fec">CAN_F13R1_FB29_Msk</link>   (0x1UL &lt;&lt; CAN_F13R1_FB29_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga050fb1e9555d0d24f81682e194677684">CAN_F13R1_FB29</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga3ed837627ac02698016cdf0439782fec">CAN_F13R1_FB29_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F13R1_FB30_Pos</emphasis>   (30U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6e7f63726fd4dffa870717dbf3079be8">CAN_F13R1_FB30_Msk</link>   (0x1UL &lt;&lt; CAN_F13R1_FB30_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga761164856a25bc246396c7c82fdeb447">CAN_F13R1_FB30</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga6e7f63726fd4dffa870717dbf3079be8">CAN_F13R1_FB30_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F13R1_FB31_Pos</emphasis>   (31U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad950a42557716b1e66d0e675d4ed0388">CAN_F13R1_FB31_Msk</link>   (0x1UL &lt;&lt; CAN_F13R1_FB31_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1a750d71e94876d2f6e73a0e8b7217b2">CAN_F13R1_FB31</link>   <link linkend="_group___peripheral___registers___bits___definition_1gad950a42557716b1e66d0e675d4ed0388">CAN_F13R1_FB31_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F0R2_FB0_Pos</emphasis>   (0U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa061083b9a300dcb531acbb0ca426943">CAN_F0R2_FB0_Msk</link>   (0x1UL &lt;&lt; CAN_F0R2_FB0_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga34282ddec559ecea4b613f2430334237">CAN_F0R2_FB0</link>   <link linkend="_group___peripheral___registers___bits___definition_1gaa061083b9a300dcb531acbb0ca426943">CAN_F0R2_FB0_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F0R2_FB1_Pos</emphasis>   (1U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga95c94101334ccda880f2c3a2e9e35803">CAN_F0R2_FB1_Msk</link>   (0x1UL &lt;&lt; CAN_F0R2_FB1_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6f23fc3814e0eb6af35c01e22c5dc6a7">CAN_F0R2_FB1</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga95c94101334ccda880f2c3a2e9e35803">CAN_F0R2_FB1_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F0R2_FB2_Pos</emphasis>   (2U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga81d454ef34d31e40aeecb2da25e5004d">CAN_F0R2_FB2_Msk</link>   (0x1UL &lt;&lt; CAN_F0R2_FB2_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga82ee32b6ec44d763b4364fa032d3439c">CAN_F0R2_FB2</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga81d454ef34d31e40aeecb2da25e5004d">CAN_F0R2_FB2_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F0R2_FB3_Pos</emphasis>   (3U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga526563dd72eb6023c8c6b70ed3eef49f">CAN_F0R2_FB3_Msk</link>   (0x1UL &lt;&lt; CAN_F0R2_FB3_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7867b1d377088c63cdcc615932101997">CAN_F0R2_FB3</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga526563dd72eb6023c8c6b70ed3eef49f">CAN_F0R2_FB3_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F0R2_FB4_Pos</emphasis>   (4U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3e2ad8285cf2dbc13f19cde26aa841ee">CAN_F0R2_FB4_Msk</link>   (0x1UL &lt;&lt; CAN_F0R2_FB4_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga37fc5c9115eb669f1ac493b1c7296250">CAN_F0R2_FB4</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga3e2ad8285cf2dbc13f19cde26aa841ee">CAN_F0R2_FB4_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F0R2_FB5_Pos</emphasis>   (5U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae572f8b4bb3bfa4dca31b1d4b189c277">CAN_F0R2_FB5_Msk</link>   (0x1UL &lt;&lt; CAN_F0R2_FB5_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae04b27aad09a3027f20a4eb48884c463">CAN_F0R2_FB5</link>   <link linkend="_group___peripheral___registers___bits___definition_1gae572f8b4bb3bfa4dca31b1d4b189c277">CAN_F0R2_FB5_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F0R2_FB6_Pos</emphasis>   (6U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1d86d510a3fa0f7bb396b2535ff7412f">CAN_F0R2_FB6_Msk</link>   (0x1UL &lt;&lt; CAN_F0R2_FB6_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae58d87c9513c11593041c3d43b955e8b">CAN_F0R2_FB6</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga1d86d510a3fa0f7bb396b2535ff7412f">CAN_F0R2_FB6_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F0R2_FB7_Pos</emphasis>   (7U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga931a307d0830015fa4494ed6a34e3fb5">CAN_F0R2_FB7_Msk</link>   (0x1UL &lt;&lt; CAN_F0R2_FB7_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga03a6328d408b8015bb472c76f96a4dd8">CAN_F0R2_FB7</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga931a307d0830015fa4494ed6a34e3fb5">CAN_F0R2_FB7_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F0R2_FB8_Pos</emphasis>   (8U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4f123f65007d2d150da67e5114b8354f">CAN_F0R2_FB8_Msk</link>   (0x1UL &lt;&lt; CAN_F0R2_FB8_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga92fd1acf48665f966b670a0457456deb">CAN_F0R2_FB8</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga4f123f65007d2d150da67e5114b8354f">CAN_F0R2_FB8_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F0R2_FB9_Pos</emphasis>   (9U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga31eeb8ac004bb1a829c442474a019b05">CAN_F0R2_FB9_Msk</link>   (0x1UL &lt;&lt; CAN_F0R2_FB9_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa853cff5493c4e857b7bb1ad28678ed4">CAN_F0R2_FB9</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga31eeb8ac004bb1a829c442474a019b05">CAN_F0R2_FB9_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F0R2_FB10_Pos</emphasis>   (10U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gadb8eae7e6372cafdfbb97cee0d3a5906">CAN_F0R2_FB10_Msk</link>   (0x1UL &lt;&lt; CAN_F0R2_FB10_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa43bba65dd777c71e07130fde3fa6216">CAN_F0R2_FB10</link>   <link linkend="_group___peripheral___registers___bits___definition_1gadb8eae7e6372cafdfbb97cee0d3a5906">CAN_F0R2_FB10_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F0R2_FB11_Pos</emphasis>   (11U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga15c19ccbf1f927445c99e0075e4743f4">CAN_F0R2_FB11_Msk</link>   (0x1UL &lt;&lt; CAN_F0R2_FB11_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9077b9c35c6721d2a0e090a42af0eaaf">CAN_F0R2_FB11</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga15c19ccbf1f927445c99e0075e4743f4">CAN_F0R2_FB11_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F0R2_FB12_Pos</emphasis>   (12U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaec6f3f414927987a2409f6a4fcee1950">CAN_F0R2_FB12_Msk</link>   (0x1UL &lt;&lt; CAN_F0R2_FB12_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga23af8df7d4e843a6e196b1542421ef45">CAN_F0R2_FB12</link>   <link linkend="_group___peripheral___registers___bits___definition_1gaec6f3f414927987a2409f6a4fcee1950">CAN_F0R2_FB12_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F0R2_FB13_Pos</emphasis>   (13U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0f965255e5ae450386165052ebc91266">CAN_F0R2_FB13_Msk</link>   (0x1UL &lt;&lt; CAN_F0R2_FB13_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0fe7776af3adce7d203aeb16d55d86d4">CAN_F0R2_FB13</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga0f965255e5ae450386165052ebc91266">CAN_F0R2_FB13_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F0R2_FB14_Pos</emphasis>   (14U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga541cda96227f171eeaef984ec3f3bfde">CAN_F0R2_FB14_Msk</link>   (0x1UL &lt;&lt; CAN_F0R2_FB14_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga81168efb90a776e44a96d1fe5e3b88c3">CAN_F0R2_FB14</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga541cda96227f171eeaef984ec3f3bfde">CAN_F0R2_FB14_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F0R2_FB15_Pos</emphasis>   (15U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9ec4acee70dd0bad3bcfb650e47f99b5">CAN_F0R2_FB15_Msk</link>   (0x1UL &lt;&lt; CAN_F0R2_FB15_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae9708e7cde70a19e8e8fa33291e1b9d5">CAN_F0R2_FB15</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga9ec4acee70dd0bad3bcfb650e47f99b5">CAN_F0R2_FB15_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F0R2_FB16_Pos</emphasis>   (16U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaae046a3f26c0161e3c40dc1bc568db3b">CAN_F0R2_FB16_Msk</link>   (0x1UL &lt;&lt; CAN_F0R2_FB16_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab2f2154c3030cebcfc3f1e4aed74fbf1">CAN_F0R2_FB16</link>   <link linkend="_group___peripheral___registers___bits___definition_1gaae046a3f26c0161e3c40dc1bc568db3b">CAN_F0R2_FB16_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F0R2_FB17_Pos</emphasis>   (17U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga06f28b2b9fdaaba93dd8268b5567a8ad">CAN_F0R2_FB17_Msk</link>   (0x1UL &lt;&lt; CAN_F0R2_FB17_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae87c14b75911aa0a9d0349d02d342711">CAN_F0R2_FB17</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga06f28b2b9fdaaba93dd8268b5567a8ad">CAN_F0R2_FB17_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F0R2_FB18_Pos</emphasis>   (18U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga134eae58ad5e99cc09201e3f806390b2">CAN_F0R2_FB18_Msk</link>   (0x1UL &lt;&lt; CAN_F0R2_FB18_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6fd7859cfc05300f68b175f520ddc31e">CAN_F0R2_FB18</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga134eae58ad5e99cc09201e3f806390b2">CAN_F0R2_FB18_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F0R2_FB19_Pos</emphasis>   (19U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2288da969d823cf883f0a11d0e66db51">CAN_F0R2_FB19_Msk</link>   (0x1UL &lt;&lt; CAN_F0R2_FB19_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaaea36db8fcada46357137efeea256457">CAN_F0R2_FB19</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga2288da969d823cf883f0a11d0e66db51">CAN_F0R2_FB19_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F0R2_FB20_Pos</emphasis>   (20U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5e695a429859e9c143330c5cf6ad3229">CAN_F0R2_FB20_Msk</link>   (0x1UL &lt;&lt; CAN_F0R2_FB20_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga57872dcfea1f8a56170640842edf9c1a">CAN_F0R2_FB20</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga5e695a429859e9c143330c5cf6ad3229">CAN_F0R2_FB20_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F0R2_FB21_Pos</emphasis>   (21U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9b4a66ffe52286fd25f6bb36fa2e6f21">CAN_F0R2_FB21_Msk</link>   (0x1UL &lt;&lt; CAN_F0R2_FB21_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gacc01e7f26d0e85da93ca78d0d71a4fed">CAN_F0R2_FB21</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga9b4a66ffe52286fd25f6bb36fa2e6f21">CAN_F0R2_FB21_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F0R2_FB22_Pos</emphasis>   (22U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6d02ac9f9a07b7c47059c84a2b0782ee">CAN_F0R2_FB22_Msk</link>   (0x1UL &lt;&lt; CAN_F0R2_FB22_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga07d8c3c8c3eb3c97b5979388c548e2fc">CAN_F0R2_FB22</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga6d02ac9f9a07b7c47059c84a2b0782ee">CAN_F0R2_FB22_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F0R2_FB23_Pos</emphasis>   (23U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8cd190536d4b825b086f682b40886f7f">CAN_F0R2_FB23_Msk</link>   (0x1UL &lt;&lt; CAN_F0R2_FB23_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gade31bd75624afeaef9b5ab45a5057db9">CAN_F0R2_FB23</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga8cd190536d4b825b086f682b40886f7f">CAN_F0R2_FB23_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F0R2_FB24_Pos</emphasis>   (24U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga49d6929299df0a13244f0e7958eb711a">CAN_F0R2_FB24_Msk</link>   (0x1UL &lt;&lt; CAN_F0R2_FB24_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa78ff8fcfe0f14655aaf94ecc92d7532">CAN_F0R2_FB24</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga49d6929299df0a13244f0e7958eb711a">CAN_F0R2_FB24_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F0R2_FB25_Pos</emphasis>   (25U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaaf6e6acb5b23357732909d4bec0eb95e">CAN_F0R2_FB25_Msk</link>   (0x1UL &lt;&lt; CAN_F0R2_FB25_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaad577ebd9a8cedd1b8b13d5a41d2fbab">CAN_F0R2_FB25</link>   <link linkend="_group___peripheral___registers___bits___definition_1gaaf6e6acb5b23357732909d4bec0eb95e">CAN_F0R2_FB25_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F0R2_FB26_Pos</emphasis>   (26U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab0c77950c4ec1c45ab5c4c2936186d36">CAN_F0R2_FB26_Msk</link>   (0x1UL &lt;&lt; CAN_F0R2_FB26_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab814105bcd2a2c636c26197b21ead2b0">CAN_F0R2_FB26</link>   <link linkend="_group___peripheral___registers___bits___definition_1gab0c77950c4ec1c45ab5c4c2936186d36">CAN_F0R2_FB26_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F0R2_FB27_Pos</emphasis>   (27U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga47a37ea3a0bc9d4232ee89f18782ff53">CAN_F0R2_FB27_Msk</link>   (0x1UL &lt;&lt; CAN_F0R2_FB27_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaea82daeaa71ecddb187613df9517e51c">CAN_F0R2_FB27</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga47a37ea3a0bc9d4232ee89f18782ff53">CAN_F0R2_FB27_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F0R2_FB28_Pos</emphasis>   (28U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gadfb99d019f1abf788685338176fa8595">CAN_F0R2_FB28_Msk</link>   (0x1UL &lt;&lt; CAN_F0R2_FB28_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaef5036edf5bd310e5e06f3ea5cb818a2">CAN_F0R2_FB28</link>   <link linkend="_group___peripheral___registers___bits___definition_1gadfb99d019f1abf788685338176fa8595">CAN_F0R2_FB28_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F0R2_FB29_Pos</emphasis>   (29U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga875a0587956149206e0df84242e5c38a">CAN_F0R2_FB29_Msk</link>   (0x1UL &lt;&lt; CAN_F0R2_FB29_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa0c2db96ddbcfa1b838c283e20ca554b">CAN_F0R2_FB29</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga875a0587956149206e0df84242e5c38a">CAN_F0R2_FB29_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F0R2_FB30_Pos</emphasis>   (30U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4ee59bc46345bde430c9ecf20c8df7a2">CAN_F0R2_FB30_Msk</link>   (0x1UL &lt;&lt; CAN_F0R2_FB30_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5afb46a2d4ccb3f28e8579b26e2b2e2e">CAN_F0R2_FB30</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga4ee59bc46345bde430c9ecf20c8df7a2">CAN_F0R2_FB30_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F0R2_FB31_Pos</emphasis>   (31U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga90f146c0436009e8b77597db4f06dc88">CAN_F0R2_FB31_Msk</link>   (0x1UL &lt;&lt; CAN_F0R2_FB31_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1ace83e798931f35c123507e1ef59fbb">CAN_F0R2_FB31</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga90f146c0436009e8b77597db4f06dc88">CAN_F0R2_FB31_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F1R2_FB0_Pos</emphasis>   (0U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac37390e12fa87a072599d57c581f82b1">CAN_F1R2_FB0_Msk</link>   (0x1UL &lt;&lt; CAN_F1R2_FB0_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7ea3c5d8ab8962d9cd0e2b067167d3d4">CAN_F1R2_FB0</link>   <link linkend="_group___peripheral___registers___bits___definition_1gac37390e12fa87a072599d57c581f82b1">CAN_F1R2_FB0_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F1R2_FB1_Pos</emphasis>   (1U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4f4652769a8b81aefaa5acbaddc83e47">CAN_F1R2_FB1_Msk</link>   (0x1UL &lt;&lt; CAN_F1R2_FB1_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gacfa5449488e7330d8f11f75fcf3e75cd">CAN_F1R2_FB1</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga4f4652769a8b81aefaa5acbaddc83e47">CAN_F1R2_FB1_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F1R2_FB2_Pos</emphasis>   (2U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga550988821dc17b71e58d745367d552fb">CAN_F1R2_FB2_Msk</link>   (0x1UL &lt;&lt; CAN_F1R2_FB2_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafe49a3e224459f1bd9b3279ebfa8803b">CAN_F1R2_FB2</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga550988821dc17b71e58d745367d552fb">CAN_F1R2_FB2_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F1R2_FB3_Pos</emphasis>   (3U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad52c7978074227730285d698cdcb15c7">CAN_F1R2_FB3_Msk</link>   (0x1UL &lt;&lt; CAN_F1R2_FB3_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga77cf2217ec29e2043bada827249dedd5">CAN_F1R2_FB3</link>   <link linkend="_group___peripheral___registers___bits___definition_1gad52c7978074227730285d698cdcb15c7">CAN_F1R2_FB3_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F1R2_FB4_Pos</emphasis>   (4U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab404d9e8cd80526beb5b83ea62236c40">CAN_F1R2_FB4_Msk</link>   (0x1UL &lt;&lt; CAN_F1R2_FB4_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf35643f0148ed0f93e3ba52e95a4cf6b">CAN_F1R2_FB4</link>   <link linkend="_group___peripheral___registers___bits___definition_1gab404d9e8cd80526beb5b83ea62236c40">CAN_F1R2_FB4_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F1R2_FB5_Pos</emphasis>   (5U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3210b70ca25333f077035c8178683b3c">CAN_F1R2_FB5_Msk</link>   (0x1UL &lt;&lt; CAN_F1R2_FB5_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae08798adabd9cc0fb2b07eaff6444878">CAN_F1R2_FB5</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga3210b70ca25333f077035c8178683b3c">CAN_F1R2_FB5_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F1R2_FB6_Pos</emphasis>   (6U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab840206e4408eeadf35ca5ce492121b7">CAN_F1R2_FB6_Msk</link>   (0x1UL &lt;&lt; CAN_F1R2_FB6_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga06659c9a418d7f4a8729d87bc397be23">CAN_F1R2_FB6</link>   <link linkend="_group___peripheral___registers___bits___definition_1gab840206e4408eeadf35ca5ce492121b7">CAN_F1R2_FB6_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F1R2_FB7_Pos</emphasis>   (7U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga93f9f5471e1a8abd2ca55fe5a4cf120f">CAN_F1R2_FB7_Msk</link>   (0x1UL &lt;&lt; CAN_F1R2_FB7_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga36bb9ca8dadd6714052f8d31cb01cb7b">CAN_F1R2_FB7</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga93f9f5471e1a8abd2ca55fe5a4cf120f">CAN_F1R2_FB7_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F1R2_FB8_Pos</emphasis>   (8U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gade520b46b08abd462743828dfdb211e1">CAN_F1R2_FB8_Msk</link>   (0x1UL &lt;&lt; CAN_F1R2_FB8_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2d400044261146be3deb722d9cf3d5c1">CAN_F1R2_FB8</link>   <link linkend="_group___peripheral___registers___bits___definition_1gade520b46b08abd462743828dfdb211e1">CAN_F1R2_FB8_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F1R2_FB9_Pos</emphasis>   (9U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga28e355feec329b328d200ea79a3c4e73">CAN_F1R2_FB9_Msk</link>   (0x1UL &lt;&lt; CAN_F1R2_FB9_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab3e5769ea8faaed16c6cb2ce979d28a9">CAN_F1R2_FB9</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga28e355feec329b328d200ea79a3c4e73">CAN_F1R2_FB9_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F1R2_FB10_Pos</emphasis>   (10U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac4fa9a6d11d4066ce8cbed7772e5c4c1">CAN_F1R2_FB10_Msk</link>   (0x1UL &lt;&lt; CAN_F1R2_FB10_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga915236a6b5081c2c30bd4d49144bc463">CAN_F1R2_FB10</link>   <link linkend="_group___peripheral___registers___bits___definition_1gac4fa9a6d11d4066ce8cbed7772e5c4c1">CAN_F1R2_FB10_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F1R2_FB11_Pos</emphasis>   (11U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa1aef88c920add1bcec693ba43f890cf">CAN_F1R2_FB11_Msk</link>   (0x1UL &lt;&lt; CAN_F1R2_FB11_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabf1aa2e62d4eede199196f81795d309c">CAN_F1R2_FB11</link>   <link linkend="_group___peripheral___registers___bits___definition_1gaa1aef88c920add1bcec693ba43f890cf">CAN_F1R2_FB11_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F1R2_FB12_Pos</emphasis>   (12U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4486004019a70c1c41822611cfbc24a7">CAN_F1R2_FB12_Msk</link>   (0x1UL &lt;&lt; CAN_F1R2_FB12_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7db0ae3dcaab35e4c496c8a800b5c994">CAN_F1R2_FB12</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga4486004019a70c1c41822611cfbc24a7">CAN_F1R2_FB12_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F1R2_FB13_Pos</emphasis>   (13U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga32ef2954ebc503eaf6c44eb4ec9a593e">CAN_F1R2_FB13_Msk</link>   (0x1UL &lt;&lt; CAN_F1R2_FB13_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga02cdb71c56a5d9994ecd2dee668c7184">CAN_F1R2_FB13</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga32ef2954ebc503eaf6c44eb4ec9a593e">CAN_F1R2_FB13_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F1R2_FB14_Pos</emphasis>   (14U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gace28daab139f94dc2ed7e388fd1b9b59">CAN_F1R2_FB14_Msk</link>   (0x1UL &lt;&lt; CAN_F1R2_FB14_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac66691ca840db6c861460d311a942a87">CAN_F1R2_FB14</link>   <link linkend="_group___peripheral___registers___bits___definition_1gace28daab139f94dc2ed7e388fd1b9b59">CAN_F1R2_FB14_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F1R2_FB15_Pos</emphasis>   (15U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gadbb0a0b5dd87d593fc1cf8b9269bf365">CAN_F1R2_FB15_Msk</link>   (0x1UL &lt;&lt; CAN_F1R2_FB15_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabcdd57022e26859db1f81f2df08c8725">CAN_F1R2_FB15</link>   <link linkend="_group___peripheral___registers___bits___definition_1gadbb0a0b5dd87d593fc1cf8b9269bf365">CAN_F1R2_FB15_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F1R2_FB16_Pos</emphasis>   (16U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga427c05edd87c70fb5bfede3ece583106">CAN_F1R2_FB16_Msk</link>   (0x1UL &lt;&lt; CAN_F1R2_FB16_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga211795b36769a0b87044f0d82a7a72b1">CAN_F1R2_FB16</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga427c05edd87c70fb5bfede3ece583106">CAN_F1R2_FB16_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F1R2_FB17_Pos</emphasis>   (17U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4e7423c9dd0740125ba2dc7a9068c449">CAN_F1R2_FB17_Msk</link>   (0x1UL &lt;&lt; CAN_F1R2_FB17_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabc8c427731f33c76fad0873bb29a4b4c">CAN_F1R2_FB17</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga4e7423c9dd0740125ba2dc7a9068c449">CAN_F1R2_FB17_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F1R2_FB18_Pos</emphasis>   (18U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gadcea3b8cd42bcc687c67e62a0ccf7471">CAN_F1R2_FB18_Msk</link>   (0x1UL &lt;&lt; CAN_F1R2_FB18_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga10a3e6be9968b8007562e7afe6b3b342">CAN_F1R2_FB18</link>   <link linkend="_group___peripheral___registers___bits___definition_1gadcea3b8cd42bcc687c67e62a0ccf7471">CAN_F1R2_FB18_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F1R2_FB19_Pos</emphasis>   (19U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae3e119637508ebc998e04873befdea02">CAN_F1R2_FB19_Msk</link>   (0x1UL &lt;&lt; CAN_F1R2_FB19_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4aac6ab4bd4cdeecbe621adf1d11b95a">CAN_F1R2_FB19</link>   <link linkend="_group___peripheral___registers___bits___definition_1gae3e119637508ebc998e04873befdea02">CAN_F1R2_FB19_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F1R2_FB20_Pos</emphasis>   (20U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6adb312018dfbe719072be0d6444b62a">CAN_F1R2_FB20_Msk</link>   (0x1UL &lt;&lt; CAN_F1R2_FB20_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga30140ced3da0d0a526c4f4f5881987c1">CAN_F1R2_FB20</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga6adb312018dfbe719072be0d6444b62a">CAN_F1R2_FB20_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F1R2_FB21_Pos</emphasis>   (21U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga23a75816e8e01c5c9a90d7b2afa4716f">CAN_F1R2_FB21_Msk</link>   (0x1UL &lt;&lt; CAN_F1R2_FB21_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga49f36aec2e851ed18c5a382a0708bbcb">CAN_F1R2_FB21</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga23a75816e8e01c5c9a90d7b2afa4716f">CAN_F1R2_FB21_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F1R2_FB22_Pos</emphasis>   (22U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gace263ed2b1dcb26232c8be718c733490">CAN_F1R2_FB22_Msk</link>   (0x1UL &lt;&lt; CAN_F1R2_FB22_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga99ccab06a8a97616a2fc3e026f36351d">CAN_F1R2_FB22</link>   <link linkend="_group___peripheral___registers___bits___definition_1gace263ed2b1dcb26232c8be718c733490">CAN_F1R2_FB22_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F1R2_FB23_Pos</emphasis>   (23U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga15089c114f7120bd834ecddd74795989">CAN_F1R2_FB23_Msk</link>   (0x1UL &lt;&lt; CAN_F1R2_FB23_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaaa408889ff6478d6558d4c53c9114bde">CAN_F1R2_FB23</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga15089c114f7120bd834ecddd74795989">CAN_F1R2_FB23_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F1R2_FB24_Pos</emphasis>   (24U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga256936e5e1dc313a5846bcdb38746940">CAN_F1R2_FB24_Msk</link>   (0x1UL &lt;&lt; CAN_F1R2_FB24_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga032dd8dc11aa9013cc0e824e31932951">CAN_F1R2_FB24</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga256936e5e1dc313a5846bcdb38746940">CAN_F1R2_FB24_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F1R2_FB25_Pos</emphasis>   (25U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8861d429f3e5a4cf24015dd24d1035a2">CAN_F1R2_FB25_Msk</link>   (0x1UL &lt;&lt; CAN_F1R2_FB25_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga76f29020524ec6403a40de4e260a2ea8">CAN_F1R2_FB25</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga8861d429f3e5a4cf24015dd24d1035a2">CAN_F1R2_FB25_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F1R2_FB26_Pos</emphasis>   (26U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaaca03affd919dc4618d7e47f545714fe">CAN_F1R2_FB26_Msk</link>   (0x1UL &lt;&lt; CAN_F1R2_FB26_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0bb51cd27fea671be51a59ce7a83008e">CAN_F1R2_FB26</link>   <link linkend="_group___peripheral___registers___bits___definition_1gaaca03affd919dc4618d7e47f545714fe">CAN_F1R2_FB26_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F1R2_FB27_Pos</emphasis>   (27U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4685d281238d461eb78b7f846411f6f3">CAN_F1R2_FB27_Msk</link>   (0x1UL &lt;&lt; CAN_F1R2_FB27_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga085c38b511aa4895b6c939a06070c916">CAN_F1R2_FB27</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga4685d281238d461eb78b7f846411f6f3">CAN_F1R2_FB27_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F1R2_FB28_Pos</emphasis>   (28U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2a6e9dc7e9d061ce75e04aceae3cfd6b">CAN_F1R2_FB28_Msk</link>   (0x1UL &lt;&lt; CAN_F1R2_FB28_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabe299378c771da8d7d8e72a6f6e41f7f">CAN_F1R2_FB28</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga2a6e9dc7e9d061ce75e04aceae3cfd6b">CAN_F1R2_FB28_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F1R2_FB29_Pos</emphasis>   (29U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7fee7c49b899c8af5ae4b60d47461ea2">CAN_F1R2_FB29_Msk</link>   (0x1UL &lt;&lt; CAN_F1R2_FB29_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaabc8bef79b09bcfcb0df6ba467ed906b">CAN_F1R2_FB29</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga7fee7c49b899c8af5ae4b60d47461ea2">CAN_F1R2_FB29_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F1R2_FB30_Pos</emphasis>   (30U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab87ec718cd11264085752c85b44e6ef3">CAN_F1R2_FB30_Msk</link>   (0x1UL &lt;&lt; CAN_F1R2_FB30_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabc4aba2c95f27229987d9eb4cda9890c">CAN_F1R2_FB30</link>   <link linkend="_group___peripheral___registers___bits___definition_1gab87ec718cd11264085752c85b44e6ef3">CAN_F1R2_FB30_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F1R2_FB31_Pos</emphasis>   (31U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9cebad85393ecc2a9214f9788b77c676">CAN_F1R2_FB31_Msk</link>   (0x1UL &lt;&lt; CAN_F1R2_FB31_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga21cbfc217d67062d265753964c871065">CAN_F1R2_FB31</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga9cebad85393ecc2a9214f9788b77c676">CAN_F1R2_FB31_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F2R2_FB0_Pos</emphasis>   (0U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf4399948716780ec8c4dd96270469843">CAN_F2R2_FB0_Msk</link>   (0x1UL &lt;&lt; CAN_F2R2_FB0_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga36964e4bf6aa10467b3d95781da56814">CAN_F2R2_FB0</link>   <link linkend="_group___peripheral___registers___bits___definition_1gaf4399948716780ec8c4dd96270469843">CAN_F2R2_FB0_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F2R2_FB1_Pos</emphasis>   (1U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad77d91c1c72f554e0e99650a3f47e737">CAN_F2R2_FB1_Msk</link>   (0x1UL &lt;&lt; CAN_F2R2_FB1_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0d0541eb1a4f8ae0afe429ac0757de6a">CAN_F2R2_FB1</link>   <link linkend="_group___peripheral___registers___bits___definition_1gad77d91c1c72f554e0e99650a3f47e737">CAN_F2R2_FB1_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F2R2_FB2_Pos</emphasis>   (2U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga96dff14e0209cd48bf0c29dc53ede26b">CAN_F2R2_FB2_Msk</link>   (0x1UL &lt;&lt; CAN_F2R2_FB2_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga14fd5aff8767df509b396190ddf7fa28">CAN_F2R2_FB2</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga96dff14e0209cd48bf0c29dc53ede26b">CAN_F2R2_FB2_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F2R2_FB3_Pos</emphasis>   (3U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4f3b7ec530ba7d4f3effd0c42ab49ca9">CAN_F2R2_FB3_Msk</link>   (0x1UL &lt;&lt; CAN_F2R2_FB3_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7283e2a71983078144fa9a8e5ae563a9">CAN_F2R2_FB3</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga4f3b7ec530ba7d4f3effd0c42ab49ca9">CAN_F2R2_FB3_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F2R2_FB4_Pos</emphasis>   (4U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafbcaf819adc61da902e94fc549c5eca7">CAN_F2R2_FB4_Msk</link>   (0x1UL &lt;&lt; CAN_F2R2_FB4_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaeba1324d32b084c477a0ece7b904a4cd">CAN_F2R2_FB4</link>   <link linkend="_group___peripheral___registers___bits___definition_1gafbcaf819adc61da902e94fc549c5eca7">CAN_F2R2_FB4_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F2R2_FB5_Pos</emphasis>   (5U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafb028302ad008b6326533727d4fb75b0">CAN_F2R2_FB5_Msk</link>   (0x1UL &lt;&lt; CAN_F2R2_FB5_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1a367cf9f2f7e604e9f5e30b5ed30779">CAN_F2R2_FB5</link>   <link linkend="_group___peripheral___registers___bits___definition_1gafb028302ad008b6326533727d4fb75b0">CAN_F2R2_FB5_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F2R2_FB6_Pos</emphasis>   (6U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8d23fc25f4bfb50a6f590e31e11c4838">CAN_F2R2_FB6_Msk</link>   (0x1UL &lt;&lt; CAN_F2R2_FB6_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6b92ac9785e2f7c890130e9b7d792c79">CAN_F2R2_FB6</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga8d23fc25f4bfb50a6f590e31e11c4838">CAN_F2R2_FB6_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F2R2_FB7_Pos</emphasis>   (7U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga42c27ede1b3c0ad55b1d3ceeb774abbd">CAN_F2R2_FB7_Msk</link>   (0x1UL &lt;&lt; CAN_F2R2_FB7_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac969a33d20353d5cd7fb317f5fa71138">CAN_F2R2_FB7</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga42c27ede1b3c0ad55b1d3ceeb774abbd">CAN_F2R2_FB7_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F2R2_FB8_Pos</emphasis>   (8U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaace122156ecd18b6abea1a5f23e1cfce">CAN_F2R2_FB8_Msk</link>   (0x1UL &lt;&lt; CAN_F2R2_FB8_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafeaac84fa5eec0173c531e9940327f86">CAN_F2R2_FB8</link>   <link linkend="_group___peripheral___registers___bits___definition_1gaace122156ecd18b6abea1a5f23e1cfce">CAN_F2R2_FB8_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F2R2_FB9_Pos</emphasis>   (9U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga95a5442d9fc437bc2acdf878279cf7c6">CAN_F2R2_FB9_Msk</link>   (0x1UL &lt;&lt; CAN_F2R2_FB9_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga532413ea309fa031e65397a5b31ac92c">CAN_F2R2_FB9</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga95a5442d9fc437bc2acdf878279cf7c6">CAN_F2R2_FB9_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F2R2_FB10_Pos</emphasis>   (10U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaebf3a00b21dc2a665b2e8e7b99cefaae">CAN_F2R2_FB10_Msk</link>   (0x1UL &lt;&lt; CAN_F2R2_FB10_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga360e02860472400a9000ef2fc8ba7bb1">CAN_F2R2_FB10</link>   <link linkend="_group___peripheral___registers___bits___definition_1gaebf3a00b21dc2a665b2e8e7b99cefaae">CAN_F2R2_FB10_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F2R2_FB11_Pos</emphasis>   (11U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gadb77bebe0b062fe55efc6304cf8840b4">CAN_F2R2_FB11_Msk</link>   (0x1UL &lt;&lt; CAN_F2R2_FB11_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4c917a5b5e1a010229caaa5b3a41d7a6">CAN_F2R2_FB11</link>   <link linkend="_group___peripheral___registers___bits___definition_1gadb77bebe0b062fe55efc6304cf8840b4">CAN_F2R2_FB11_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F2R2_FB12_Pos</emphasis>   (12U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga04dd0cb91d888b98351e33516a4547e1">CAN_F2R2_FB12_Msk</link>   (0x1UL &lt;&lt; CAN_F2R2_FB12_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0956873246e63b41c0a640bc8d117319">CAN_F2R2_FB12</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga04dd0cb91d888b98351e33516a4547e1">CAN_F2R2_FB12_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F2R2_FB13_Pos</emphasis>   (13U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7f6af8fc2890a6b457435f0ab29908e4">CAN_F2R2_FB13_Msk</link>   (0x1UL &lt;&lt; CAN_F2R2_FB13_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga53202218de27d073d577c27427fe0cbe">CAN_F2R2_FB13</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga7f6af8fc2890a6b457435f0ab29908e4">CAN_F2R2_FB13_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F2R2_FB14_Pos</emphasis>   (14U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac7f01b289ae8ae3eecedd8a29ddc1eb1">CAN_F2R2_FB14_Msk</link>   (0x1UL &lt;&lt; CAN_F2R2_FB14_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga960a1ffd4b153168494d91df69e30742">CAN_F2R2_FB14</link>   <link linkend="_group___peripheral___registers___bits___definition_1gac7f01b289ae8ae3eecedd8a29ddc1eb1">CAN_F2R2_FB14_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F2R2_FB15_Pos</emphasis>   (15U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1c79b4445a4d0eb87b2121d58c73d9bc">CAN_F2R2_FB15_Msk</link>   (0x1UL &lt;&lt; CAN_F2R2_FB15_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafc81e9ab9ab926d1ca30c5b6060a126b">CAN_F2R2_FB15</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga1c79b4445a4d0eb87b2121d58c73d9bc">CAN_F2R2_FB15_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F2R2_FB16_Pos</emphasis>   (16U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3ae7788f7206aca6e83ba0cd081af5b2">CAN_F2R2_FB16_Msk</link>   (0x1UL &lt;&lt; CAN_F2R2_FB16_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa5f9a5279398454a3a2493b3e1783f52">CAN_F2R2_FB16</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga3ae7788f7206aca6e83ba0cd081af5b2">CAN_F2R2_FB16_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F2R2_FB17_Pos</emphasis>   (17U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa0d302da92dc7ff48bfb3935a739c56f">CAN_F2R2_FB17_Msk</link>   (0x1UL &lt;&lt; CAN_F2R2_FB17_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0275ec7527a223a33289118f9e0a2edd">CAN_F2R2_FB17</link>   <link linkend="_group___peripheral___registers___bits___definition_1gaa0d302da92dc7ff48bfb3935a739c56f">CAN_F2R2_FB17_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F2R2_FB18_Pos</emphasis>   (18U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7ee8abd5207088cb6f59a3fd5af3b89a">CAN_F2R2_FB18_Msk</link>   (0x1UL &lt;&lt; CAN_F2R2_FB18_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga34028a240868ca7dd365ce98e31e84ca">CAN_F2R2_FB18</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga7ee8abd5207088cb6f59a3fd5af3b89a">CAN_F2R2_FB18_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F2R2_FB19_Pos</emphasis>   (19U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab6ad53d41a895d341e102901c2e4113b">CAN_F2R2_FB19_Msk</link>   (0x1UL &lt;&lt; CAN_F2R2_FB19_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga807cfa122b6c74d85fdab233dd9ed502">CAN_F2R2_FB19</link>   <link linkend="_group___peripheral___registers___bits___definition_1gab6ad53d41a895d341e102901c2e4113b">CAN_F2R2_FB19_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F2R2_FB20_Pos</emphasis>   (20U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae6b747f768a440c5e8fe08febc1d0683">CAN_F2R2_FB20_Msk</link>   (0x1UL &lt;&lt; CAN_F2R2_FB20_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1187f1ab7514c90af34b44eff80858fa">CAN_F2R2_FB20</link>   <link linkend="_group___peripheral___registers___bits___definition_1gae6b747f768a440c5e8fe08febc1d0683">CAN_F2R2_FB20_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F2R2_FB21_Pos</emphasis>   (21U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafc046157f775cb1a2c5b2b90aa15d745">CAN_F2R2_FB21_Msk</link>   (0x1UL &lt;&lt; CAN_F2R2_FB21_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gacecb18e779a44989b724901f6c2af84f">CAN_F2R2_FB21</link>   <link linkend="_group___peripheral___registers___bits___definition_1gafc046157f775cb1a2c5b2b90aa15d745">CAN_F2R2_FB21_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F2R2_FB22_Pos</emphasis>   (22U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga23fdd1fa55e6729712aad51a2ce62834">CAN_F2R2_FB22_Msk</link>   (0x1UL &lt;&lt; CAN_F2R2_FB22_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3f2a6017895d8d139dcbc3d0e6e69e69">CAN_F2R2_FB22</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga23fdd1fa55e6729712aad51a2ce62834">CAN_F2R2_FB22_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F2R2_FB23_Pos</emphasis>   (23U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4508040a17ba6d514e9c5db40131a196">CAN_F2R2_FB23_Msk</link>   (0x1UL &lt;&lt; CAN_F2R2_FB23_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaceff2f283cbd4935ec5d45ceaa18efe0">CAN_F2R2_FB23</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga4508040a17ba6d514e9c5db40131a196">CAN_F2R2_FB23_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F2R2_FB24_Pos</emphasis>   (24U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae17fde946459dc3fc90da9e8809d6d05">CAN_F2R2_FB24_Msk</link>   (0x1UL &lt;&lt; CAN_F2R2_FB24_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3086667a209f91ed6d6b496b83111044">CAN_F2R2_FB24</link>   <link linkend="_group___peripheral___registers___bits___definition_1gae17fde946459dc3fc90da9e8809d6d05">CAN_F2R2_FB24_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F2R2_FB25_Pos</emphasis>   (25U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga03da1089ea38abbe1093471a67a971fa">CAN_F2R2_FB25_Msk</link>   (0x1UL &lt;&lt; CAN_F2R2_FB25_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5c8c7b240bb0dd2a3ec8b6c4c25af7ba">CAN_F2R2_FB25</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga03da1089ea38abbe1093471a67a971fa">CAN_F2R2_FB25_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F2R2_FB26_Pos</emphasis>   (26U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gacef46477e39c33367b4cc071c1e3fc69">CAN_F2R2_FB26_Msk</link>   (0x1UL &lt;&lt; CAN_F2R2_FB26_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga51498379a1e3b81a83bf8d164c4f7e5e">CAN_F2R2_FB26</link>   <link linkend="_group___peripheral___registers___bits___definition_1gacef46477e39c33367b4cc071c1e3fc69">CAN_F2R2_FB26_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F2R2_FB27_Pos</emphasis>   (27U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga833458f427d74480b7a400ace687432e">CAN_F2R2_FB27_Msk</link>   (0x1UL &lt;&lt; CAN_F2R2_FB27_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa1f78e7c530a3ef26d44b9353fa9ee36">CAN_F2R2_FB27</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga833458f427d74480b7a400ace687432e">CAN_F2R2_FB27_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F2R2_FB28_Pos</emphasis>   (28U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafc909d367700acef6e2bf8954fcbed1c">CAN_F2R2_FB28_Msk</link>   (0x1UL &lt;&lt; CAN_F2R2_FB28_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7e30d0e50fca346ca8cb427a6c85f9dc">CAN_F2R2_FB28</link>   <link linkend="_group___peripheral___registers___bits___definition_1gafc909d367700acef6e2bf8954fcbed1c">CAN_F2R2_FB28_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F2R2_FB29_Pos</emphasis>   (29U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac030b2a517b48686820ece2c433e2f13">CAN_F2R2_FB29_Msk</link>   (0x1UL &lt;&lt; CAN_F2R2_FB29_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga77586d252cad5a0a866b1d9deb6835ba">CAN_F2R2_FB29</link>   <link linkend="_group___peripheral___registers___bits___definition_1gac030b2a517b48686820ece2c433e2f13">CAN_F2R2_FB29_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F2R2_FB30_Pos</emphasis>   (30U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1fbf050f9c8c01df6dd11938eb663221">CAN_F2R2_FB30_Msk</link>   (0x1UL &lt;&lt; CAN_F2R2_FB30_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6a10903e507b35b7425b3ae98a8c6800">CAN_F2R2_FB30</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga1fbf050f9c8c01df6dd11938eb663221">CAN_F2R2_FB30_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F2R2_FB31_Pos</emphasis>   (31U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga38b5f7d56afc77679c64cc8559c9637c">CAN_F2R2_FB31_Msk</link>   (0x1UL &lt;&lt; CAN_F2R2_FB31_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac34bca92730b6f7cd0de8af1a2d0014f">CAN_F2R2_FB31</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga38b5f7d56afc77679c64cc8559c9637c">CAN_F2R2_FB31_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F3R2_FB0_Pos</emphasis>   (0U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa00bc043a80895a2364fdb9e51b3c110">CAN_F3R2_FB0_Msk</link>   (0x1UL &lt;&lt; CAN_F3R2_FB0_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga46730b7e64aa771087b6c9d5deb273e1">CAN_F3R2_FB0</link>   <link linkend="_group___peripheral___registers___bits___definition_1gaa00bc043a80895a2364fdb9e51b3c110">CAN_F3R2_FB0_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F3R2_FB1_Pos</emphasis>   (1U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa9f4626256cd6e806d02f8ddd1abc6d6">CAN_F3R2_FB1_Msk</link>   (0x1UL &lt;&lt; CAN_F3R2_FB1_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaeb12b61624912b90382a4ad95281e7f4">CAN_F3R2_FB1</link>   <link linkend="_group___peripheral___registers___bits___definition_1gaa9f4626256cd6e806d02f8ddd1abc6d6">CAN_F3R2_FB1_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F3R2_FB2_Pos</emphasis>   (2U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9d2e95083cd9cba8a5e1dea50a2647b5">CAN_F3R2_FB2_Msk</link>   (0x1UL &lt;&lt; CAN_F3R2_FB2_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6621759dddc575c01f5bbaab43d1f04e">CAN_F3R2_FB2</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga9d2e95083cd9cba8a5e1dea50a2647b5">CAN_F3R2_FB2_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F3R2_FB3_Pos</emphasis>   (3U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa1586ad1b9e7dc5ea9060b11c91c64df">CAN_F3R2_FB3_Msk</link>   (0x1UL &lt;&lt; CAN_F3R2_FB3_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga29d052fc2597171767d8cf5d72388ad5">CAN_F3R2_FB3</link>   <link linkend="_group___peripheral___registers___bits___definition_1gaa1586ad1b9e7dc5ea9060b11c91c64df">CAN_F3R2_FB3_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F3R2_FB4_Pos</emphasis>   (4U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6e602cc571c125a4b0a37ef41a35944b">CAN_F3R2_FB4_Msk</link>   (0x1UL &lt;&lt; CAN_F3R2_FB4_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga731e9949d77054ba176340652083ad46">CAN_F3R2_FB4</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga6e602cc571c125a4b0a37ef41a35944b">CAN_F3R2_FB4_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F3R2_FB5_Pos</emphasis>   (5U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafb8c785ed06bbd1d49756b36134e7acb">CAN_F3R2_FB5_Msk</link>   (0x1UL &lt;&lt; CAN_F3R2_FB5_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga93c52f51fe9eefe7f0cf094522a592b6">CAN_F3R2_FB5</link>   <link linkend="_group___peripheral___registers___bits___definition_1gafb8c785ed06bbd1d49756b36134e7acb">CAN_F3R2_FB5_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F3R2_FB6_Pos</emphasis>   (6U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaaf8497045acac1d2e6704dcefa92d3b0">CAN_F3R2_FB6_Msk</link>   (0x1UL &lt;&lt; CAN_F3R2_FB6_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad675c2d3f72d8bc42e0f3088ddbcc3c9">CAN_F3R2_FB6</link>   <link linkend="_group___peripheral___registers___bits___definition_1gaaf8497045acac1d2e6704dcefa92d3b0">CAN_F3R2_FB6_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F3R2_FB7_Pos</emphasis>   (7U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga655169f5704760518f05c635259c7177">CAN_F3R2_FB7_Msk</link>   (0x1UL &lt;&lt; CAN_F3R2_FB7_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1734cf6a5a72d403cd043eb704246c85">CAN_F3R2_FB7</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga655169f5704760518f05c635259c7177">CAN_F3R2_FB7_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F3R2_FB8_Pos</emphasis>   (8U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafad82eee295a8a2858712b7a8e78b2a0">CAN_F3R2_FB8_Msk</link>   (0x1UL &lt;&lt; CAN_F3R2_FB8_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga97d82554ce38567e44cd87ed99175928">CAN_F3R2_FB8</link>   <link linkend="_group___peripheral___registers___bits___definition_1gafad82eee295a8a2858712b7a8e78b2a0">CAN_F3R2_FB8_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F3R2_FB9_Pos</emphasis>   (9U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga13711889ff55a6b01f7141db5f702c7a">CAN_F3R2_FB9_Msk</link>   (0x1UL &lt;&lt; CAN_F3R2_FB9_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga505f85fadba4397e6d9a241bbc9229bc">CAN_F3R2_FB9</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga13711889ff55a6b01f7141db5f702c7a">CAN_F3R2_FB9_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F3R2_FB10_Pos</emphasis>   (10U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafbdde33568809be7611190d6b1b81012">CAN_F3R2_FB10_Msk</link>   (0x1UL &lt;&lt; CAN_F3R2_FB10_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabb635843951fb42ffeb776d8564d7e14">CAN_F3R2_FB10</link>   <link linkend="_group___peripheral___registers___bits___definition_1gafbdde33568809be7611190d6b1b81012">CAN_F3R2_FB10_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F3R2_FB11_Pos</emphasis>   (11U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaaed31d50f1d71f70a49a880e2c743663">CAN_F3R2_FB11_Msk</link>   (0x1UL &lt;&lt; CAN_F3R2_FB11_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5db557239646008004286de15847ced4">CAN_F3R2_FB11</link>   <link linkend="_group___peripheral___registers___bits___definition_1gaaed31d50f1d71f70a49a880e2c743663">CAN_F3R2_FB11_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F3R2_FB12_Pos</emphasis>   (12U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga66fcb0196d04b5e606b1c4a2287a3f36">CAN_F3R2_FB12_Msk</link>   (0x1UL &lt;&lt; CAN_F3R2_FB12_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga118b2044dae4c93c66aaa4f28c5b695c">CAN_F3R2_FB12</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga66fcb0196d04b5e606b1c4a2287a3f36">CAN_F3R2_FB12_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F3R2_FB13_Pos</emphasis>   (13U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae7c0fc4c6e615f3274c846c5f63319bb">CAN_F3R2_FB13_Msk</link>   (0x1UL &lt;&lt; CAN_F3R2_FB13_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8c041a2b8162a8055a1894d0a0b3d682">CAN_F3R2_FB13</link>   <link linkend="_group___peripheral___registers___bits___definition_1gae7c0fc4c6e615f3274c846c5f63319bb">CAN_F3R2_FB13_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F3R2_FB14_Pos</emphasis>   (14U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7318a2aa45622bb3ff2067b295c89839">CAN_F3R2_FB14_Msk</link>   (0x1UL &lt;&lt; CAN_F3R2_FB14_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafb6e0947fcb7594d12dcbca38d60c9f8">CAN_F3R2_FB14</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga7318a2aa45622bb3ff2067b295c89839">CAN_F3R2_FB14_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F3R2_FB15_Pos</emphasis>   (15U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gacdf5ab40d21a35f3bd2330139043b4c6">CAN_F3R2_FB15_Msk</link>   (0x1UL &lt;&lt; CAN_F3R2_FB15_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1dae8addc6fa59e824e1a67fc8c91ddd">CAN_F3R2_FB15</link>   <link linkend="_group___peripheral___registers___bits___definition_1gacdf5ab40d21a35f3bd2330139043b4c6">CAN_F3R2_FB15_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F3R2_FB16_Pos</emphasis>   (16U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae505ba19e3d139a3e51aa661927c2f79">CAN_F3R2_FB16_Msk</link>   (0x1UL &lt;&lt; CAN_F3R2_FB16_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga992795c5e0b3b8a8c5d4d6e9eceb7366">CAN_F3R2_FB16</link>   <link linkend="_group___peripheral___registers___bits___definition_1gae505ba19e3d139a3e51aa661927c2f79">CAN_F3R2_FB16_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F3R2_FB17_Pos</emphasis>   (17U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga45fcd762f60b60e56fe4bd937ac7950b">CAN_F3R2_FB17_Msk</link>   (0x1UL &lt;&lt; CAN_F3R2_FB17_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1637eff70416eb85d5d2a54e1f5d412e">CAN_F3R2_FB17</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga45fcd762f60b60e56fe4bd937ac7950b">CAN_F3R2_FB17_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F3R2_FB18_Pos</emphasis>   (18U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga347cadef74e15229097c45f255cdeb8e">CAN_F3R2_FB18_Msk</link>   (0x1UL &lt;&lt; CAN_F3R2_FB18_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7bbfdfa29b84ea60e67d41f775c6ffc6">CAN_F3R2_FB18</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga347cadef74e15229097c45f255cdeb8e">CAN_F3R2_FB18_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F3R2_FB19_Pos</emphasis>   (19U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga31404c72668cd4b409b16a1335a73dae">CAN_F3R2_FB19_Msk</link>   (0x1UL &lt;&lt; CAN_F3R2_FB19_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga827747e8cc66e4dcd22498c59e45c776">CAN_F3R2_FB19</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga31404c72668cd4b409b16a1335a73dae">CAN_F3R2_FB19_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F3R2_FB20_Pos</emphasis>   (20U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafd69af5b3822a2a480bb9041a8011074">CAN_F3R2_FB20_Msk</link>   (0x1UL &lt;&lt; CAN_F3R2_FB20_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabe0bb6919615ec6311e8c39f62bca618">CAN_F3R2_FB20</link>   <link linkend="_group___peripheral___registers___bits___definition_1gafd69af5b3822a2a480bb9041a8011074">CAN_F3R2_FB20_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F3R2_FB21_Pos</emphasis>   (21U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab102b108170e7865f895d7ca6c40f12e">CAN_F3R2_FB21_Msk</link>   (0x1UL &lt;&lt; CAN_F3R2_FB21_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3c3e4716d3e52ec99451a942dceb59de">CAN_F3R2_FB21</link>   <link linkend="_group___peripheral___registers___bits___definition_1gab102b108170e7865f895d7ca6c40f12e">CAN_F3R2_FB21_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F3R2_FB22_Pos</emphasis>   (22U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga22a42411bd3d2c7a7dc3e41bd40777ae">CAN_F3R2_FB22_Msk</link>   (0x1UL &lt;&lt; CAN_F3R2_FB22_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaffefb44a948d36dcd94248f63aa68d2b">CAN_F3R2_FB22</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga22a42411bd3d2c7a7dc3e41bd40777ae">CAN_F3R2_FB22_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F3R2_FB23_Pos</emphasis>   (23U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf5cae3507194258095f48d348f1307b0">CAN_F3R2_FB23_Msk</link>   (0x1UL &lt;&lt; CAN_F3R2_FB23_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga79ce25d44a38f520b4a93384d6f5ac40">CAN_F3R2_FB23</link>   <link linkend="_group___peripheral___registers___bits___definition_1gaf5cae3507194258095f48d348f1307b0">CAN_F3R2_FB23_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F3R2_FB24_Pos</emphasis>   (24U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9218c367ef6f00e60b093f3f23a7a0b9">CAN_F3R2_FB24_Msk</link>   (0x1UL &lt;&lt; CAN_F3R2_FB24_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3fe1ced752dc811f9418181275c8c3fe">CAN_F3R2_FB24</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga9218c367ef6f00e60b093f3f23a7a0b9">CAN_F3R2_FB24_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F3R2_FB25_Pos</emphasis>   (25U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3f46cde0b8517ab5b9625a614ea3d922">CAN_F3R2_FB25_Msk</link>   (0x1UL &lt;&lt; CAN_F3R2_FB25_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9fb2f469246193f6fc9e4ade42192d28">CAN_F3R2_FB25</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga3f46cde0b8517ab5b9625a614ea3d922">CAN_F3R2_FB25_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F3R2_FB26_Pos</emphasis>   (26U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab13acbfad9a6174945e4b814d2b3e5a8">CAN_F3R2_FB26_Msk</link>   (0x1UL &lt;&lt; CAN_F3R2_FB26_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaae85be7f7d7a9ddb8a60edb30d2a5727">CAN_F3R2_FB26</link>   <link linkend="_group___peripheral___registers___bits___definition_1gab13acbfad9a6174945e4b814d2b3e5a8">CAN_F3R2_FB26_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F3R2_FB27_Pos</emphasis>   (27U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaeb6f5115c365c1103bfb0c2e447de450">CAN_F3R2_FB27_Msk</link>   (0x1UL &lt;&lt; CAN_F3R2_FB27_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga850c21b26100c68b9cb57608c0249543">CAN_F3R2_FB27</link>   <link linkend="_group___peripheral___registers___bits___definition_1gaeb6f5115c365c1103bfb0c2e447de450">CAN_F3R2_FB27_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F3R2_FB28_Pos</emphasis>   (28U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga969752803fe126111b3cd5149859c94e">CAN_F3R2_FB28_Msk</link>   (0x1UL &lt;&lt; CAN_F3R2_FB28_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga82ec6ad2ad1b6115496adcb3e66fae25">CAN_F3R2_FB28</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga969752803fe126111b3cd5149859c94e">CAN_F3R2_FB28_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F3R2_FB29_Pos</emphasis>   (29U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga83e06415202aa98552793b9fa28ee9a7">CAN_F3R2_FB29_Msk</link>   (0x1UL &lt;&lt; CAN_F3R2_FB29_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf4fa34cc998edfdd1b3db93395ee6500">CAN_F3R2_FB29</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga83e06415202aa98552793b9fa28ee9a7">CAN_F3R2_FB29_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F3R2_FB30_Pos</emphasis>   (30U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga367133e3ee7501aef9513944565cea6f">CAN_F3R2_FB30_Msk</link>   (0x1UL &lt;&lt; CAN_F3R2_FB30_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7f4fea5ecec28e7f47647067b75cb24e">CAN_F3R2_FB30</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga367133e3ee7501aef9513944565cea6f">CAN_F3R2_FB30_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F3R2_FB31_Pos</emphasis>   (31U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga994e84701ba2b7c21cdc7392a46e9d80">CAN_F3R2_FB31_Msk</link>   (0x1UL &lt;&lt; CAN_F3R2_FB31_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga58a154f4d0cb787f23429b3f7cf70fd6">CAN_F3R2_FB31</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga994e84701ba2b7c21cdc7392a46e9d80">CAN_F3R2_FB31_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F4R2_FB0_Pos</emphasis>   (0U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0f9048515e8f37041f6aff9999aff569">CAN_F4R2_FB0_Msk</link>   (0x1UL &lt;&lt; CAN_F4R2_FB0_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga97250d3eed2504846f39c50dce71c9d0">CAN_F4R2_FB0</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga0f9048515e8f37041f6aff9999aff569">CAN_F4R2_FB0_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F4R2_FB1_Pos</emphasis>   (1U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga63b07509549c3a1b2559040dd01c9a0e">CAN_F4R2_FB1_Msk</link>   (0x1UL &lt;&lt; CAN_F4R2_FB1_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga145e11678ee6062df5164894ad8f80b1">CAN_F4R2_FB1</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga63b07509549c3a1b2559040dd01c9a0e">CAN_F4R2_FB1_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F4R2_FB2_Pos</emphasis>   (2U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5f84ea90801ae445733a36c8f10ec608">CAN_F4R2_FB2_Msk</link>   (0x1UL &lt;&lt; CAN_F4R2_FB2_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9d19193baf5412ec2e38822d062196b8">CAN_F4R2_FB2</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga5f84ea90801ae445733a36c8f10ec608">CAN_F4R2_FB2_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F4R2_FB3_Pos</emphasis>   (3U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4c4fe680c0484c7757d15d939a50e8b1">CAN_F4R2_FB3_Msk</link>   (0x1UL &lt;&lt; CAN_F4R2_FB3_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga94b8b1428b640932aced6446f8b41f83">CAN_F4R2_FB3</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga4c4fe680c0484c7757d15d939a50e8b1">CAN_F4R2_FB3_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F4R2_FB4_Pos</emphasis>   (4U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga91056080450f8e5f68b3120ed7b609fb">CAN_F4R2_FB4_Msk</link>   (0x1UL &lt;&lt; CAN_F4R2_FB4_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga93164ec00412eb5eed168e8a30557f25">CAN_F4R2_FB4</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga91056080450f8e5f68b3120ed7b609fb">CAN_F4R2_FB4_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F4R2_FB5_Pos</emphasis>   (5U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga96484b04cb3e058e3f70b722713990dc">CAN_F4R2_FB5_Msk</link>   (0x1UL &lt;&lt; CAN_F4R2_FB5_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga04e44c5a14e44c20f3b81044a915db13">CAN_F4R2_FB5</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga96484b04cb3e058e3f70b722713990dc">CAN_F4R2_FB5_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F4R2_FB6_Pos</emphasis>   (6U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gacde7359de773b8b427dddca91f99a3c2">CAN_F4R2_FB6_Msk</link>   (0x1UL &lt;&lt; CAN_F4R2_FB6_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga37e57dec99c33f462a2dbb6273df2f57">CAN_F4R2_FB6</link>   <link linkend="_group___peripheral___registers___bits___definition_1gacde7359de773b8b427dddca91f99a3c2">CAN_F4R2_FB6_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F4R2_FB7_Pos</emphasis>   (7U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga87bfab19292dba8c2e7c6f6d366f1490">CAN_F4R2_FB7_Msk</link>   (0x1UL &lt;&lt; CAN_F4R2_FB7_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf6c7d3ec0375e356192583142f7fccca">CAN_F4R2_FB7</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga87bfab19292dba8c2e7c6f6d366f1490">CAN_F4R2_FB7_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F4R2_FB8_Pos</emphasis>   (8U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad82667269e283535191eb3439f4ad6a2">CAN_F4R2_FB8_Msk</link>   (0x1UL &lt;&lt; CAN_F4R2_FB8_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad33f7d788aea161826a86bc2c5567450">CAN_F4R2_FB8</link>   <link linkend="_group___peripheral___registers___bits___definition_1gad82667269e283535191eb3439f4ad6a2">CAN_F4R2_FB8_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F4R2_FB9_Pos</emphasis>   (9U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae060ee50f1193b9e8a2b2ad84789eed7">CAN_F4R2_FB9_Msk</link>   (0x1UL &lt;&lt; CAN_F4R2_FB9_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaab998448b0bd20ff6384c26ad9e6baaf">CAN_F4R2_FB9</link>   <link linkend="_group___peripheral___registers___bits___definition_1gae060ee50f1193b9e8a2b2ad84789eed7">CAN_F4R2_FB9_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F4R2_FB10_Pos</emphasis>   (10U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3152ad433d216935b86e5014dd69626e">CAN_F4R2_FB10_Msk</link>   (0x1UL &lt;&lt; CAN_F4R2_FB10_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad8794112fcbb0dca0c7d0316ac8725e8">CAN_F4R2_FB10</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga3152ad433d216935b86e5014dd69626e">CAN_F4R2_FB10_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F4R2_FB11_Pos</emphasis>   (11U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaabc14b1315fea6d9b3948d9f00f07de7">CAN_F4R2_FB11_Msk</link>   (0x1UL &lt;&lt; CAN_F4R2_FB11_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0d22e782a9ca087f99ab9f53b2626aed">CAN_F4R2_FB11</link>   <link linkend="_group___peripheral___registers___bits___definition_1gaabc14b1315fea6d9b3948d9f00f07de7">CAN_F4R2_FB11_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F4R2_FB12_Pos</emphasis>   (12U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa8d1eae74bfd099a0512f44a4bd928c9">CAN_F4R2_FB12_Msk</link>   (0x1UL &lt;&lt; CAN_F4R2_FB12_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaaa8d5c2635a62bdfa6e3a5a12b127fc8">CAN_F4R2_FB12</link>   <link linkend="_group___peripheral___registers___bits___definition_1gaa8d1eae74bfd099a0512f44a4bd928c9">CAN_F4R2_FB12_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F4R2_FB13_Pos</emphasis>   (13U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6ad9d3c7bbf0cf276350b00a04b43c37">CAN_F4R2_FB13_Msk</link>   (0x1UL &lt;&lt; CAN_F4R2_FB13_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad491689799985f0c8f17b270cd8873c4">CAN_F4R2_FB13</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga6ad9d3c7bbf0cf276350b00a04b43c37">CAN_F4R2_FB13_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F4R2_FB14_Pos</emphasis>   (14U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga31079d3271fc34363eed112cb9a3ed23">CAN_F4R2_FB14_Msk</link>   (0x1UL &lt;&lt; CAN_F4R2_FB14_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab1b80d40d87204de4687735de852f47f">CAN_F4R2_FB14</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga31079d3271fc34363eed112cb9a3ed23">CAN_F4R2_FB14_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F4R2_FB15_Pos</emphasis>   (15U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gacd57e61b87f3e1e9632ad2075732fa5a">CAN_F4R2_FB15_Msk</link>   (0x1UL &lt;&lt; CAN_F4R2_FB15_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0994b341ba8a73b950f01d83d012780d">CAN_F4R2_FB15</link>   <link linkend="_group___peripheral___registers___bits___definition_1gacd57e61b87f3e1e9632ad2075732fa5a">CAN_F4R2_FB15_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F4R2_FB16_Pos</emphasis>   (16U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac24f6b4c83f05dfbd05e15c128ad6fbf">CAN_F4R2_FB16_Msk</link>   (0x1UL &lt;&lt; CAN_F4R2_FB16_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6ae8b77d791ba7403618989a77e62922">CAN_F4R2_FB16</link>   <link linkend="_group___peripheral___registers___bits___definition_1gac24f6b4c83f05dfbd05e15c128ad6fbf">CAN_F4R2_FB16_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F4R2_FB17_Pos</emphasis>   (17U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga973be88ab5b27952acbdb24e0b817d78">CAN_F4R2_FB17_Msk</link>   (0x1UL &lt;&lt; CAN_F4R2_FB17_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabc116988117a7e7fabc722855351d257">CAN_F4R2_FB17</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga973be88ab5b27952acbdb24e0b817d78">CAN_F4R2_FB17_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F4R2_FB18_Pos</emphasis>   (18U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf85749ab4396b250aac41526571cecf3">CAN_F4R2_FB18_Msk</link>   (0x1UL &lt;&lt; CAN_F4R2_FB18_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga07b1fc6ee0dc4cc892d69ed496b59007">CAN_F4R2_FB18</link>   <link linkend="_group___peripheral___registers___bits___definition_1gaf85749ab4396b250aac41526571cecf3">CAN_F4R2_FB18_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F4R2_FB19_Pos</emphasis>   (19U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab74002038e0de0bebc00117c89343be6">CAN_F4R2_FB19_Msk</link>   (0x1UL &lt;&lt; CAN_F4R2_FB19_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa58785812f0d3e73a657426b81f0b78b">CAN_F4R2_FB19</link>   <link linkend="_group___peripheral___registers___bits___definition_1gab74002038e0de0bebc00117c89343be6">CAN_F4R2_FB19_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F4R2_FB20_Pos</emphasis>   (20U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga814015c75ef6ae829af165ba84aa7692">CAN_F4R2_FB20_Msk</link>   (0x1UL &lt;&lt; CAN_F4R2_FB20_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga363da353073d7ee6421cf171688ef52b">CAN_F4R2_FB20</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga814015c75ef6ae829af165ba84aa7692">CAN_F4R2_FB20_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F4R2_FB21_Pos</emphasis>   (21U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac7d83298755e6833a20617ab15f8712d">CAN_F4R2_FB21_Msk</link>   (0x1UL &lt;&lt; CAN_F4R2_FB21_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4f22695359aa9a1b07763aef44a9a1c4">CAN_F4R2_FB21</link>   <link linkend="_group___peripheral___registers___bits___definition_1gac7d83298755e6833a20617ab15f8712d">CAN_F4R2_FB21_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F4R2_FB22_Pos</emphasis>   (22U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac94ecf7d43f6a018320c3d25bc9b46c2">CAN_F4R2_FB22_Msk</link>   (0x1UL &lt;&lt; CAN_F4R2_FB22_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac0f8c1ef382225198407474f2b7fa073">CAN_F4R2_FB22</link>   <link linkend="_group___peripheral___registers___bits___definition_1gac94ecf7d43f6a018320c3d25bc9b46c2">CAN_F4R2_FB22_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F4R2_FB23_Pos</emphasis>   (23U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga55e657b91bf8789bccd4f52b8f865b2d">CAN_F4R2_FB23_Msk</link>   (0x1UL &lt;&lt; CAN_F4R2_FB23_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9476c54044db3182ee789e9df1d1aa19">CAN_F4R2_FB23</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga55e657b91bf8789bccd4f52b8f865b2d">CAN_F4R2_FB23_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F4R2_FB24_Pos</emphasis>   (24U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1696522c0eecd85f864be345e40a29ea">CAN_F4R2_FB24_Msk</link>   (0x1UL &lt;&lt; CAN_F4R2_FB24_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga73158a3669d2ef96db84e4f196d040bf">CAN_F4R2_FB24</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga1696522c0eecd85f864be345e40a29ea">CAN_F4R2_FB24_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F4R2_FB25_Pos</emphasis>   (25U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga92bfc25c457c753a6e6635781a348471">CAN_F4R2_FB25_Msk</link>   (0x1UL &lt;&lt; CAN_F4R2_FB25_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga17d36fcf8e08c76597a7b2c05e831f98">CAN_F4R2_FB25</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga92bfc25c457c753a6e6635781a348471">CAN_F4R2_FB25_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F4R2_FB26_Pos</emphasis>   (26U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga03b9b82299251b22f45b8ead71dc2675">CAN_F4R2_FB26_Msk</link>   (0x1UL &lt;&lt; CAN_F4R2_FB26_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa683635426f418ead45032c25e0179ee">CAN_F4R2_FB26</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga03b9b82299251b22f45b8ead71dc2675">CAN_F4R2_FB26_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F4R2_FB27_Pos</emphasis>   (27U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad9295be11108120ae840e8c0f12f0ed5">CAN_F4R2_FB27_Msk</link>   (0x1UL &lt;&lt; CAN_F4R2_FB27_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga23c77145ea84805a785b49c0a7f31774">CAN_F4R2_FB27</link>   <link linkend="_group___peripheral___registers___bits___definition_1gad9295be11108120ae840e8c0f12f0ed5">CAN_F4R2_FB27_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F4R2_FB28_Pos</emphasis>   (28U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad9d7545d55253cd33e9bc8a186692071">CAN_F4R2_FB28_Msk</link>   (0x1UL &lt;&lt; CAN_F4R2_FB28_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga18492e954ec07174a1b140104062f941">CAN_F4R2_FB28</link>   <link linkend="_group___peripheral___registers___bits___definition_1gad9d7545d55253cd33e9bc8a186692071">CAN_F4R2_FB28_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F4R2_FB29_Pos</emphasis>   (29U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9db3158da58bb55ec0b8e038214bf57c">CAN_F4R2_FB29_Msk</link>   (0x1UL &lt;&lt; CAN_F4R2_FB29_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaaf94626a8450c20e241ad6298660ec23">CAN_F4R2_FB29</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga9db3158da58bb55ec0b8e038214bf57c">CAN_F4R2_FB29_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F4R2_FB30_Pos</emphasis>   (30U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga172377c09e98ed68359ffe7bb49f556c">CAN_F4R2_FB30_Msk</link>   (0x1UL &lt;&lt; CAN_F4R2_FB30_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4d7da9aa234705aff3ddc9845b1589d4">CAN_F4R2_FB30</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga172377c09e98ed68359ffe7bb49f556c">CAN_F4R2_FB30_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F4R2_FB31_Pos</emphasis>   (31U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1a9da9f03b531cb1019a2a401e9177d6">CAN_F4R2_FB31_Msk</link>   (0x1UL &lt;&lt; CAN_F4R2_FB31_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga70293ff8a71e353d84a3da134eb427d9">CAN_F4R2_FB31</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga1a9da9f03b531cb1019a2a401e9177d6">CAN_F4R2_FB31_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F5R2_FB0_Pos</emphasis>   (0U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab01f1756425341377c80a011da4cfcb1">CAN_F5R2_FB0_Msk</link>   (0x1UL &lt;&lt; CAN_F5R2_FB0_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga17b264aaa84a3c6ab5a35014eb5dfb09">CAN_F5R2_FB0</link>   <link linkend="_group___peripheral___registers___bits___definition_1gab01f1756425341377c80a011da4cfcb1">CAN_F5R2_FB0_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F5R2_FB1_Pos</emphasis>   (1U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa669537bb8f8adf60f0d40d76f5d9fb9">CAN_F5R2_FB1_Msk</link>   (0x1UL &lt;&lt; CAN_F5R2_FB1_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa871f5bc692996efc8c1bad1d08b43c5">CAN_F5R2_FB1</link>   <link linkend="_group___peripheral___registers___bits___definition_1gaa669537bb8f8adf60f0d40d76f5d9fb9">CAN_F5R2_FB1_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F5R2_FB2_Pos</emphasis>   (2U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa81eadbcd56cc52d9c0b7435ba5b40e9">CAN_F5R2_FB2_Msk</link>   (0x1UL &lt;&lt; CAN_F5R2_FB2_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf44a72156023a5889a1c22d77e188e2e">CAN_F5R2_FB2</link>   <link linkend="_group___peripheral___registers___bits___definition_1gaa81eadbcd56cc52d9c0b7435ba5b40e9">CAN_F5R2_FB2_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F5R2_FB3_Pos</emphasis>   (3U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4271ce693ee149054334055f32083514">CAN_F5R2_FB3_Msk</link>   (0x1UL &lt;&lt; CAN_F5R2_FB3_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3d8828885a79299bc65c2011f71240e2">CAN_F5R2_FB3</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga4271ce693ee149054334055f32083514">CAN_F5R2_FB3_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F5R2_FB4_Pos</emphasis>   (4U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac4dd49575e4657b373fd5cdc67067e0d">CAN_F5R2_FB4_Msk</link>   (0x1UL &lt;&lt; CAN_F5R2_FB4_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gadfa978108927c827e3021499a20d0372">CAN_F5R2_FB4</link>   <link linkend="_group___peripheral___registers___bits___definition_1gac4dd49575e4657b373fd5cdc67067e0d">CAN_F5R2_FB4_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F5R2_FB5_Pos</emphasis>   (5U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac14329fcf8b7c680e02b7967e8cb98ea">CAN_F5R2_FB5_Msk</link>   (0x1UL &lt;&lt; CAN_F5R2_FB5_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf3b3c48011935170a9bd120b724030fe">CAN_F5R2_FB5</link>   <link linkend="_group___peripheral___registers___bits___definition_1gac14329fcf8b7c680e02b7967e8cb98ea">CAN_F5R2_FB5_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F5R2_FB6_Pos</emphasis>   (6U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga119d967c2b9dff5291f892ed55650722">CAN_F5R2_FB6_Msk</link>   (0x1UL &lt;&lt; CAN_F5R2_FB6_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga56cf7f6d0bf48847f3d8f72777774e58">CAN_F5R2_FB6</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga119d967c2b9dff5291f892ed55650722">CAN_F5R2_FB6_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F5R2_FB7_Pos</emphasis>   (7U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae72af802de3283727835678b4d783b7e">CAN_F5R2_FB7_Msk</link>   (0x1UL &lt;&lt; CAN_F5R2_FB7_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2cb8a5551d90c8d79b09b4d82f3f59c2">CAN_F5R2_FB7</link>   <link linkend="_group___peripheral___registers___bits___definition_1gae72af802de3283727835678b4d783b7e">CAN_F5R2_FB7_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F5R2_FB8_Pos</emphasis>   (8U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa770d4e9ecd17918854fc97a3d96bdfd">CAN_F5R2_FB8_Msk</link>   (0x1UL &lt;&lt; CAN_F5R2_FB8_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga423b7b77bfd5dd6791f1b1dd16e9807a">CAN_F5R2_FB8</link>   <link linkend="_group___peripheral___registers___bits___definition_1gaa770d4e9ecd17918854fc97a3d96bdfd">CAN_F5R2_FB8_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F5R2_FB9_Pos</emphasis>   (9U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab4d4e4451476d46716de06cef008beb1">CAN_F5R2_FB9_Msk</link>   (0x1UL &lt;&lt; CAN_F5R2_FB9_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9c50420a128a70341e63ad23b0bedba5">CAN_F5R2_FB9</link>   <link linkend="_group___peripheral___registers___bits___definition_1gab4d4e4451476d46716de06cef008beb1">CAN_F5R2_FB9_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F5R2_FB10_Pos</emphasis>   (10U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga860f7fadc560b00fe1878226c9a847be">CAN_F5R2_FB10_Msk</link>   (0x1UL &lt;&lt; CAN_F5R2_FB10_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga392844657c800d2e16e7916ed5fb9891">CAN_F5R2_FB10</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga860f7fadc560b00fe1878226c9a847be">CAN_F5R2_FB10_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F5R2_FB11_Pos</emphasis>   (11U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab3cf1650e026cc5bb83c111dc8e9ce5e">CAN_F5R2_FB11_Msk</link>   (0x1UL &lt;&lt; CAN_F5R2_FB11_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabb35a3bbc447c46929643115490e250d">CAN_F5R2_FB11</link>   <link linkend="_group___peripheral___registers___bits___definition_1gab3cf1650e026cc5bb83c111dc8e9ce5e">CAN_F5R2_FB11_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F5R2_FB12_Pos</emphasis>   (12U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaed02925c42bc722b25c350bc00ec815f">CAN_F5R2_FB12_Msk</link>   (0x1UL &lt;&lt; CAN_F5R2_FB12_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga974bae58f9819eee0377d709c985bcbe">CAN_F5R2_FB12</link>   <link linkend="_group___peripheral___registers___bits___definition_1gaed02925c42bc722b25c350bc00ec815f">CAN_F5R2_FB12_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F5R2_FB13_Pos</emphasis>   (13U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf6a2dbe8f45f7a844a2dd0dcf07786d6">CAN_F5R2_FB13_Msk</link>   (0x1UL &lt;&lt; CAN_F5R2_FB13_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2823bb25e138cc52d11b154456947ab7">CAN_F5R2_FB13</link>   <link linkend="_group___peripheral___registers___bits___definition_1gaf6a2dbe8f45f7a844a2dd0dcf07786d6">CAN_F5R2_FB13_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F5R2_FB14_Pos</emphasis>   (14U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac6d471b7cf1edcabeba6eb8af6a2ca83">CAN_F5R2_FB14_Msk</link>   (0x1UL &lt;&lt; CAN_F5R2_FB14_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga98cf223bdcc1a106f7573b57f836f9ed">CAN_F5R2_FB14</link>   <link linkend="_group___peripheral___registers___bits___definition_1gac6d471b7cf1edcabeba6eb8af6a2ca83">CAN_F5R2_FB14_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F5R2_FB15_Pos</emphasis>   (15U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab3dde50a6686b9be1d26d3d855e85f7c">CAN_F5R2_FB15_Msk</link>   (0x1UL &lt;&lt; CAN_F5R2_FB15_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga26bfd14720495dd180f1524f2fdb3743">CAN_F5R2_FB15</link>   <link linkend="_group___peripheral___registers___bits___definition_1gab3dde50a6686b9be1d26d3d855e85f7c">CAN_F5R2_FB15_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F5R2_FB16_Pos</emphasis>   (16U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0ee326307cb31cf3cc82c36765a14f5f">CAN_F5R2_FB16_Msk</link>   (0x1UL &lt;&lt; CAN_F5R2_FB16_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga41b457c721dc855d05b2f353c22a83a7">CAN_F5R2_FB16</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga0ee326307cb31cf3cc82c36765a14f5f">CAN_F5R2_FB16_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F5R2_FB17_Pos</emphasis>   (17U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae4d64f35fb861a436083a675a4d55087">CAN_F5R2_FB17_Msk</link>   (0x1UL &lt;&lt; CAN_F5R2_FB17_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1bc89534aaf3f810a2151b04b0086717">CAN_F5R2_FB17</link>   <link linkend="_group___peripheral___registers___bits___definition_1gae4d64f35fb861a436083a675a4d55087">CAN_F5R2_FB17_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F5R2_FB18_Pos</emphasis>   (18U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae05e7364c82e1f610e927785ec039d6a">CAN_F5R2_FB18_Msk</link>   (0x1UL &lt;&lt; CAN_F5R2_FB18_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga070940536728fad3c0e5336926131b4b">CAN_F5R2_FB18</link>   <link linkend="_group___peripheral___registers___bits___definition_1gae05e7364c82e1f610e927785ec039d6a">CAN_F5R2_FB18_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F5R2_FB19_Pos</emphasis>   (19U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac707fb2bec18e9152234fc5c58b5cbc9">CAN_F5R2_FB19_Msk</link>   (0x1UL &lt;&lt; CAN_F5R2_FB19_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaddf2e4aa8107150a86d37ce03a0e1c0e">CAN_F5R2_FB19</link>   <link linkend="_group___peripheral___registers___bits___definition_1gac707fb2bec18e9152234fc5c58b5cbc9">CAN_F5R2_FB19_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F5R2_FB20_Pos</emphasis>   (20U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga543013c958dcfd0719772fcea3ec7442">CAN_F5R2_FB20_Msk</link>   (0x1UL &lt;&lt; CAN_F5R2_FB20_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1788704faad47f1d45017df41a35f053">CAN_F5R2_FB20</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga543013c958dcfd0719772fcea3ec7442">CAN_F5R2_FB20_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F5R2_FB21_Pos</emphasis>   (21U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab64136662c15ae221d5a0c1a5dd54b08">CAN_F5R2_FB21_Msk</link>   (0x1UL &lt;&lt; CAN_F5R2_FB21_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga11c4aeffb6646643c412e19e6f5cc015">CAN_F5R2_FB21</link>   <link linkend="_group___peripheral___registers___bits___definition_1gab64136662c15ae221d5a0c1a5dd54b08">CAN_F5R2_FB21_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F5R2_FB22_Pos</emphasis>   (22U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga61b1a77cc46c59213948b974f622090d">CAN_F5R2_FB22_Msk</link>   (0x1UL &lt;&lt; CAN_F5R2_FB22_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaef348c2d37f96f5e5324368f90c80d42">CAN_F5R2_FB22</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga61b1a77cc46c59213948b974f622090d">CAN_F5R2_FB22_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F5R2_FB23_Pos</emphasis>   (23U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga99c053ca550685ca82a4068cb35dcf1e">CAN_F5R2_FB23_Msk</link>   (0x1UL &lt;&lt; CAN_F5R2_FB23_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga398d842cfcb2d441d999e1407fc54f83">CAN_F5R2_FB23</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga99c053ca550685ca82a4068cb35dcf1e">CAN_F5R2_FB23_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F5R2_FB24_Pos</emphasis>   (24U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga95a78f8f2aa15cad8513b89355533e9c">CAN_F5R2_FB24_Msk</link>   (0x1UL &lt;&lt; CAN_F5R2_FB24_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6575f8d4d154e2e8342b3f88352a9d52">CAN_F5R2_FB24</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga95a78f8f2aa15cad8513b89355533e9c">CAN_F5R2_FB24_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F5R2_FB25_Pos</emphasis>   (25U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga008957461f388566b56639ecbc17cebb">CAN_F5R2_FB25_Msk</link>   (0x1UL &lt;&lt; CAN_F5R2_FB25_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae9e6ad77b1d8ac7303e920658aceb354">CAN_F5R2_FB25</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga008957461f388566b56639ecbc17cebb">CAN_F5R2_FB25_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F5R2_FB26_Pos</emphasis>   (26U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga933f9591f9dd20f70ba06053f261fac2">CAN_F5R2_FB26_Msk</link>   (0x1UL &lt;&lt; CAN_F5R2_FB26_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga911ade78e30d1a037d35dda5eb7cbd4b">CAN_F5R2_FB26</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga933f9591f9dd20f70ba06053f261fac2">CAN_F5R2_FB26_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F5R2_FB27_Pos</emphasis>   (27U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gadb9d77aef830c128d7c7582c5b05799b">CAN_F5R2_FB27_Msk</link>   (0x1UL &lt;&lt; CAN_F5R2_FB27_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga49542b9334bc4917e25d6808c78787d1">CAN_F5R2_FB27</link>   <link linkend="_group___peripheral___registers___bits___definition_1gadb9d77aef830c128d7c7582c5b05799b">CAN_F5R2_FB27_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F5R2_FB28_Pos</emphasis>   (28U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga28c9aaa77d535cf3323afecae54f2014">CAN_F5R2_FB28_Msk</link>   (0x1UL &lt;&lt; CAN_F5R2_FB28_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga255da64f4a66ff888f6633d6e51658c6">CAN_F5R2_FB28</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga28c9aaa77d535cf3323afecae54f2014">CAN_F5R2_FB28_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F5R2_FB29_Pos</emphasis>   (29U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae3a0ff1fd4b5ea4e84e5ef7c11553ac6">CAN_F5R2_FB29_Msk</link>   (0x1UL &lt;&lt; CAN_F5R2_FB29_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8335d23f9fd156f40dc7fd63ba6783cb">CAN_F5R2_FB29</link>   <link linkend="_group___peripheral___registers___bits___definition_1gae3a0ff1fd4b5ea4e84e5ef7c11553ac6">CAN_F5R2_FB29_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F5R2_FB30_Pos</emphasis>   (30U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae3d4abd59ef329e2a4cdacd80450b71e">CAN_F5R2_FB30_Msk</link>   (0x1UL &lt;&lt; CAN_F5R2_FB30_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf81786b7519b39f705729de2c55e4faa">CAN_F5R2_FB30</link>   <link linkend="_group___peripheral___registers___bits___definition_1gae3d4abd59ef329e2a4cdacd80450b71e">CAN_F5R2_FB30_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F5R2_FB31_Pos</emphasis>   (31U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga872287cb1dc75d841a74fef1df7d04c4">CAN_F5R2_FB31_Msk</link>   (0x1UL &lt;&lt; CAN_F5R2_FB31_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4f7122b0ad8cb4fc1797d0dbecbb4a05">CAN_F5R2_FB31</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga872287cb1dc75d841a74fef1df7d04c4">CAN_F5R2_FB31_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F6R2_FB0_Pos</emphasis>   (0U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3f57610bbf8a5efd029417aae54d4bbb">CAN_F6R2_FB0_Msk</link>   (0x1UL &lt;&lt; CAN_F6R2_FB0_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga71ad6452660daed3d6c436533a25efc2">CAN_F6R2_FB0</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga3f57610bbf8a5efd029417aae54d4bbb">CAN_F6R2_FB0_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F6R2_FB1_Pos</emphasis>   (1U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6b30db0682c6a7847de91680b2532808">CAN_F6R2_FB1_Msk</link>   (0x1UL &lt;&lt; CAN_F6R2_FB1_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac9e24abd8d2f0775661415b6565f4f6d">CAN_F6R2_FB1</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga6b30db0682c6a7847de91680b2532808">CAN_F6R2_FB1_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F6R2_FB2_Pos</emphasis>   (2U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa901630470057df2e214f14994a714aa">CAN_F6R2_FB2_Msk</link>   (0x1UL &lt;&lt; CAN_F6R2_FB2_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf6dc3f6ce4dde435743aadbe17cc78b9">CAN_F6R2_FB2</link>   <link linkend="_group___peripheral___registers___bits___definition_1gaa901630470057df2e214f14994a714aa">CAN_F6R2_FB2_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F6R2_FB3_Pos</emphasis>   (3U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa0d1bbfb93db519a92310ca7074289e7">CAN_F6R2_FB3_Msk</link>   (0x1UL &lt;&lt; CAN_F6R2_FB3_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae1f5163490dffe1f4d7c635458359c2f">CAN_F6R2_FB3</link>   <link linkend="_group___peripheral___registers___bits___definition_1gaa0d1bbfb93db519a92310ca7074289e7">CAN_F6R2_FB3_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F6R2_FB4_Pos</emphasis>   (4U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga747c01d82b012765a96bf20ae2d1e614">CAN_F6R2_FB4_Msk</link>   (0x1UL &lt;&lt; CAN_F6R2_FB4_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga89e9191d214d05f4d90fbcd38daa73e1">CAN_F6R2_FB4</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga747c01d82b012765a96bf20ae2d1e614">CAN_F6R2_FB4_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F6R2_FB5_Pos</emphasis>   (5U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga731205c17b0265b0aed17e7335d665f1">CAN_F6R2_FB5_Msk</link>   (0x1UL &lt;&lt; CAN_F6R2_FB5_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga97d29588281c546d98e09760cc5ef593">CAN_F6R2_FB5</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga731205c17b0265b0aed17e7335d665f1">CAN_F6R2_FB5_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F6R2_FB6_Pos</emphasis>   (6U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab107baf898c53eca495a0cec40383c4a">CAN_F6R2_FB6_Msk</link>   (0x1UL &lt;&lt; CAN_F6R2_FB6_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga53f5717aca9932255049b133661765bf">CAN_F6R2_FB6</link>   <link linkend="_group___peripheral___registers___bits___definition_1gab107baf898c53eca495a0cec40383c4a">CAN_F6R2_FB6_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F6R2_FB7_Pos</emphasis>   (7U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gacec3cbdfadb57b83f4a10629f5ff93a6">CAN_F6R2_FB7_Msk</link>   (0x1UL &lt;&lt; CAN_F6R2_FB7_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7ec93958e936379d891bc3450dba3d1d">CAN_F6R2_FB7</link>   <link linkend="_group___peripheral___registers___bits___definition_1gacec3cbdfadb57b83f4a10629f5ff93a6">CAN_F6R2_FB7_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F6R2_FB8_Pos</emphasis>   (8U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaecb8cf6a22127fde7bbef7da331362fa">CAN_F6R2_FB8_Msk</link>   (0x1UL &lt;&lt; CAN_F6R2_FB8_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8f97c7eb9d6e69d589db38d745ae321c">CAN_F6R2_FB8</link>   <link linkend="_group___peripheral___registers___bits___definition_1gaecb8cf6a22127fde7bbef7da331362fa">CAN_F6R2_FB8_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F6R2_FB9_Pos</emphasis>   (9U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1625345e2205b59ee47e4522833a023f">CAN_F6R2_FB9_Msk</link>   (0x1UL &lt;&lt; CAN_F6R2_FB9_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga372ebb5d42d147d41688f7c0fcf467d2">CAN_F6R2_FB9</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga1625345e2205b59ee47e4522833a023f">CAN_F6R2_FB9_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F6R2_FB10_Pos</emphasis>   (10U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf6ee3ac5a1ecd2c3e5a1805bbcfe6611">CAN_F6R2_FB10_Msk</link>   (0x1UL &lt;&lt; CAN_F6R2_FB10_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga47baa2c9c05c7c422a49994b8f80016f">CAN_F6R2_FB10</link>   <link linkend="_group___peripheral___registers___bits___definition_1gaf6ee3ac5a1ecd2c3e5a1805bbcfe6611">CAN_F6R2_FB10_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F6R2_FB11_Pos</emphasis>   (11U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaacbaa9f91a1fc5474ecf6e149dbd309d">CAN_F6R2_FB11_Msk</link>   (0x1UL &lt;&lt; CAN_F6R2_FB11_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga55d7665b118e98586c2a9b1900ce7292">CAN_F6R2_FB11</link>   <link linkend="_group___peripheral___registers___bits___definition_1gaacbaa9f91a1fc5474ecf6e149dbd309d">CAN_F6R2_FB11_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F6R2_FB12_Pos</emphasis>   (12U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf7899cda2b27c9f78f33a3050f975a22">CAN_F6R2_FB12_Msk</link>   (0x1UL &lt;&lt; CAN_F6R2_FB12_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5095a203d07244e75dd6deca125b4468">CAN_F6R2_FB12</link>   <link linkend="_group___peripheral___registers___bits___definition_1gaf7899cda2b27c9f78f33a3050f975a22">CAN_F6R2_FB12_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F6R2_FB13_Pos</emphasis>   (13U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae07a6c5c781e5f858d27a824a3228ad6">CAN_F6R2_FB13_Msk</link>   (0x1UL &lt;&lt; CAN_F6R2_FB13_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga533dbb10e8fce9aa6ec23573fb49c339">CAN_F6R2_FB13</link>   <link linkend="_group___peripheral___registers___bits___definition_1gae07a6c5c781e5f858d27a824a3228ad6">CAN_F6R2_FB13_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F6R2_FB14_Pos</emphasis>   (14U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gada5ad2ab34322414451520650bf405b8">CAN_F6R2_FB14_Msk</link>   (0x1UL &lt;&lt; CAN_F6R2_FB14_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8b95be922291e534609302c0c833f1f7">CAN_F6R2_FB14</link>   <link linkend="_group___peripheral___registers___bits___definition_1gada5ad2ab34322414451520650bf405b8">CAN_F6R2_FB14_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F6R2_FB15_Pos</emphasis>   (15U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8109424b373ae93010f98f0c7ad80e5c">CAN_F6R2_FB15_Msk</link>   (0x1UL &lt;&lt; CAN_F6R2_FB15_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga17301d50c7b6ad30ffc05ee2c63f6171">CAN_F6R2_FB15</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga8109424b373ae93010f98f0c7ad80e5c">CAN_F6R2_FB15_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F6R2_FB16_Pos</emphasis>   (16U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf5a59865040cac5815a6a4099e72e0e4">CAN_F6R2_FB16_Msk</link>   (0x1UL &lt;&lt; CAN_F6R2_FB16_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf23dfb03247544122ed01472b8a31b4d">CAN_F6R2_FB16</link>   <link linkend="_group___peripheral___registers___bits___definition_1gaf5a59865040cac5815a6a4099e72e0e4">CAN_F6R2_FB16_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F6R2_FB17_Pos</emphasis>   (17U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gadd1ca2f91f8ea1af952b18ebd27dc725">CAN_F6R2_FB17_Msk</link>   (0x1UL &lt;&lt; CAN_F6R2_FB17_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gadf8d35fbfa677fc446da68f4043b633e">CAN_F6R2_FB17</link>   <link linkend="_group___peripheral___registers___bits___definition_1gadd1ca2f91f8ea1af952b18ebd27dc725">CAN_F6R2_FB17_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F6R2_FB18_Pos</emphasis>   (18U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa3c4bcd69ad9af4bd97c63269e95278a">CAN_F6R2_FB18_Msk</link>   (0x1UL &lt;&lt; CAN_F6R2_FB18_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6c81a1972ec8d87421c6113bb9747c3e">CAN_F6R2_FB18</link>   <link linkend="_group___peripheral___registers___bits___definition_1gaa3c4bcd69ad9af4bd97c63269e95278a">CAN_F6R2_FB18_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F6R2_FB19_Pos</emphasis>   (19U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8b19c8600e4c828eab5759dae7cf2fc5">CAN_F6R2_FB19_Msk</link>   (0x1UL &lt;&lt; CAN_F6R2_FB19_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga11ea1bd4bae8b27a5fd73d210eb83d39">CAN_F6R2_FB19</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga8b19c8600e4c828eab5759dae7cf2fc5">CAN_F6R2_FB19_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F6R2_FB20_Pos</emphasis>   (20U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga21e7a0134b94773f327e99d20877707b">CAN_F6R2_FB20_Msk</link>   (0x1UL &lt;&lt; CAN_F6R2_FB20_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4c48dcd1ac5e23827813ed695bdff0d1">CAN_F6R2_FB20</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga21e7a0134b94773f327e99d20877707b">CAN_F6R2_FB20_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F6R2_FB21_Pos</emphasis>   (21U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga049c4c90a51a7370af5575dd2ce43b25">CAN_F6R2_FB21_Msk</link>   (0x1UL &lt;&lt; CAN_F6R2_FB21_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gacd115d29d9f0a8fddc13a32c013af26b">CAN_F6R2_FB21</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga049c4c90a51a7370af5575dd2ce43b25">CAN_F6R2_FB21_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F6R2_FB22_Pos</emphasis>   (22U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga70456f1faf630198eb6a6aa9d014465b">CAN_F6R2_FB22_Msk</link>   (0x1UL &lt;&lt; CAN_F6R2_FB22_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa3f116b2e31dd40bcdd6617fee83907e">CAN_F6R2_FB22</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga70456f1faf630198eb6a6aa9d014465b">CAN_F6R2_FB22_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F6R2_FB23_Pos</emphasis>   (23U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1523937cea2319fb9c692056b8599861">CAN_F6R2_FB23_Msk</link>   (0x1UL &lt;&lt; CAN_F6R2_FB23_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga090da76d2d9379dbfc54f7c3fcf69fe4">CAN_F6R2_FB23</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga1523937cea2319fb9c692056b8599861">CAN_F6R2_FB23_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F6R2_FB24_Pos</emphasis>   (24U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1b080d0ae18594e56bc64fa67e298d6d">CAN_F6R2_FB24_Msk</link>   (0x1UL &lt;&lt; CAN_F6R2_FB24_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae9c8a59a8065400f4a75be49a78e2a9e">CAN_F6R2_FB24</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga1b080d0ae18594e56bc64fa67e298d6d">CAN_F6R2_FB24_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F6R2_FB25_Pos</emphasis>   (25U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gacb8abbda99bc68f0dcfe984ee985bd5d">CAN_F6R2_FB25_Msk</link>   (0x1UL &lt;&lt; CAN_F6R2_FB25_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3854a1a11c72e64d3c4722494f463421">CAN_F6R2_FB25</link>   <link linkend="_group___peripheral___registers___bits___definition_1gacb8abbda99bc68f0dcfe984ee985bd5d">CAN_F6R2_FB25_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F6R2_FB26_Pos</emphasis>   (26U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab5cf38e7dad669f04679189c848749f3">CAN_F6R2_FB26_Msk</link>   (0x1UL &lt;&lt; CAN_F6R2_FB26_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7b5ceb9d7ae0c6e34490b8d8659919c9">CAN_F6R2_FB26</link>   <link linkend="_group___peripheral___registers___bits___definition_1gab5cf38e7dad669f04679189c848749f3">CAN_F6R2_FB26_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F6R2_FB27_Pos</emphasis>   (27U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga607397b46ace68583b5b13f6d6f23cb7">CAN_F6R2_FB27_Msk</link>   (0x1UL &lt;&lt; CAN_F6R2_FB27_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac01a4accedd624ceccf8f8976a043177">CAN_F6R2_FB27</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga607397b46ace68583b5b13f6d6f23cb7">CAN_F6R2_FB27_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F6R2_FB28_Pos</emphasis>   (28U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaed265f9447716d0d3bc7dad1a295630c">CAN_F6R2_FB28_Msk</link>   (0x1UL &lt;&lt; CAN_F6R2_FB28_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gacc2d754207055a5a87696eb1bb7d8cae">CAN_F6R2_FB28</link>   <link linkend="_group___peripheral___registers___bits___definition_1gaed265f9447716d0d3bc7dad1a295630c">CAN_F6R2_FB28_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F6R2_FB29_Pos</emphasis>   (29U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga61e13bb0d4c0c6e131e3989c5a5d88b0">CAN_F6R2_FB29_Msk</link>   (0x1UL &lt;&lt; CAN_F6R2_FB29_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga471631ee112af3bde77d848c22d743ef">CAN_F6R2_FB29</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga61e13bb0d4c0c6e131e3989c5a5d88b0">CAN_F6R2_FB29_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F6R2_FB30_Pos</emphasis>   (30U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9ef6901cea91b3ea9b40c0d40980f554">CAN_F6R2_FB30_Msk</link>   (0x1UL &lt;&lt; CAN_F6R2_FB30_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9574ec7dddcea6b80368778c01f62598">CAN_F6R2_FB30</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga9ef6901cea91b3ea9b40c0d40980f554">CAN_F6R2_FB30_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F6R2_FB31_Pos</emphasis>   (31U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaaf6098323e8ea2d82b3dd9b355977d6b">CAN_F6R2_FB31_Msk</link>   (0x1UL &lt;&lt; CAN_F6R2_FB31_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga64bcb159347ad8e2a2609ce89ed030df">CAN_F6R2_FB31</link>   <link linkend="_group___peripheral___registers___bits___definition_1gaaf6098323e8ea2d82b3dd9b355977d6b">CAN_F6R2_FB31_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F7R2_FB0_Pos</emphasis>   (0U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa7e6ac71d87a53fb60da7f7d7bb4a31c">CAN_F7R2_FB0_Msk</link>   (0x1UL &lt;&lt; CAN_F7R2_FB0_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaec0803330590bf9aba9d09342034b2c1">CAN_F7R2_FB0</link>   <link linkend="_group___peripheral___registers___bits___definition_1gaa7e6ac71d87a53fb60da7f7d7bb4a31c">CAN_F7R2_FB0_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F7R2_FB1_Pos</emphasis>   (1U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac046be844d45ddd93b750c2b3fdeffb5">CAN_F7R2_FB1_Msk</link>   (0x1UL &lt;&lt; CAN_F7R2_FB1_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8c633d4cbfdf79f09ae1df5e75c98439">CAN_F7R2_FB1</link>   <link linkend="_group___peripheral___registers___bits___definition_1gac046be844d45ddd93b750c2b3fdeffb5">CAN_F7R2_FB1_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F7R2_FB2_Pos</emphasis>   (2U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae222910542a55154e8b02affd43c1bb1">CAN_F7R2_FB2_Msk</link>   (0x1UL &lt;&lt; CAN_F7R2_FB2_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga31a0c4ece8b73760ad295344b8558ddb">CAN_F7R2_FB2</link>   <link linkend="_group___peripheral___registers___bits___definition_1gae222910542a55154e8b02affd43c1bb1">CAN_F7R2_FB2_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F7R2_FB3_Pos</emphasis>   (3U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf47bc62b248184ab11796b147fd12fa4">CAN_F7R2_FB3_Msk</link>   (0x1UL &lt;&lt; CAN_F7R2_FB3_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafe2fc15309540b87538ea3e8460d8d11">CAN_F7R2_FB3</link>   <link linkend="_group___peripheral___registers___bits___definition_1gaf47bc62b248184ab11796b147fd12fa4">CAN_F7R2_FB3_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F7R2_FB4_Pos</emphasis>   (4U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6532dbd923dbc1ae43394d64065b01f9">CAN_F7R2_FB4_Msk</link>   (0x1UL &lt;&lt; CAN_F7R2_FB4_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac81d4c021f4579021ddf9485472a84f5">CAN_F7R2_FB4</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga6532dbd923dbc1ae43394d64065b01f9">CAN_F7R2_FB4_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F7R2_FB5_Pos</emphasis>   (5U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga791664168f6ee37eea4331bf0f17f878">CAN_F7R2_FB5_Msk</link>   (0x1UL &lt;&lt; CAN_F7R2_FB5_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5dd6a00bb403a3e19e66c68f5ee308e2">CAN_F7R2_FB5</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga791664168f6ee37eea4331bf0f17f878">CAN_F7R2_FB5_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F7R2_FB6_Pos</emphasis>   (6U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4f12b37158633c7274a01feacbf342c6">CAN_F7R2_FB6_Msk</link>   (0x1UL &lt;&lt; CAN_F7R2_FB6_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9b5eaf37458d0426fd7f847775fd41e9">CAN_F7R2_FB6</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga4f12b37158633c7274a01feacbf342c6">CAN_F7R2_FB6_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F7R2_FB7_Pos</emphasis>   (7U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae323bdff49096a4afee6dec3d9d9aebd">CAN_F7R2_FB7_Msk</link>   (0x1UL &lt;&lt; CAN_F7R2_FB7_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga780440ce173cde12fd117b519419424c">CAN_F7R2_FB7</link>   <link linkend="_group___peripheral___registers___bits___definition_1gae323bdff49096a4afee6dec3d9d9aebd">CAN_F7R2_FB7_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F7R2_FB8_Pos</emphasis>   (8U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5ec8c5b0a88b30a17f9afb284bcc95c1">CAN_F7R2_FB8_Msk</link>   (0x1UL &lt;&lt; CAN_F7R2_FB8_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga99ae0e27d14b42fef4551d83ee88b4ac">CAN_F7R2_FB8</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga5ec8c5b0a88b30a17f9afb284bcc95c1">CAN_F7R2_FB8_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F7R2_FB9_Pos</emphasis>   (9U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaaf18ed7d215a3e4a3ebbca297626877c">CAN_F7R2_FB9_Msk</link>   (0x1UL &lt;&lt; CAN_F7R2_FB9_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gace90c0624446480421fac233739413dc">CAN_F7R2_FB9</link>   <link linkend="_group___peripheral___registers___bits___definition_1gaaf18ed7d215a3e4a3ebbca297626877c">CAN_F7R2_FB9_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F7R2_FB10_Pos</emphasis>   (10U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga81766a9d745aeadd4ba0a34d3ded18e7">CAN_F7R2_FB10_Msk</link>   (0x1UL &lt;&lt; CAN_F7R2_FB10_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaae60d566699df87580584ed496681562">CAN_F7R2_FB10</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga81766a9d745aeadd4ba0a34d3ded18e7">CAN_F7R2_FB10_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F7R2_FB11_Pos</emphasis>   (11U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga33730db505f710ba327f8c6c1f04da4f">CAN_F7R2_FB11_Msk</link>   (0x1UL &lt;&lt; CAN_F7R2_FB11_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6325b37cc369b92b2334e482dbe3bf06">CAN_F7R2_FB11</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga33730db505f710ba327f8c6c1f04da4f">CAN_F7R2_FB11_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F7R2_FB12_Pos</emphasis>   (12U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga02c278c9bfd9314c34ac6da260c08403">CAN_F7R2_FB12_Msk</link>   (0x1UL &lt;&lt; CAN_F7R2_FB12_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gace846d293ac11d535ee2aad17cf099bc">CAN_F7R2_FB12</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga02c278c9bfd9314c34ac6da260c08403">CAN_F7R2_FB12_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F7R2_FB13_Pos</emphasis>   (13U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga40fec0160eec943f81f05ad9d48ce9b2">CAN_F7R2_FB13_Msk</link>   (0x1UL &lt;&lt; CAN_F7R2_FB13_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga91b26397a75fc4c0124e84903d31221e">CAN_F7R2_FB13</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga40fec0160eec943f81f05ad9d48ce9b2">CAN_F7R2_FB13_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F7R2_FB14_Pos</emphasis>   (14U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga906faed52246a867bbe9675b588c2fe0">CAN_F7R2_FB14_Msk</link>   (0x1UL &lt;&lt; CAN_F7R2_FB14_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gada2e01c05c216ba6ff4756d043297c0e">CAN_F7R2_FB14</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga906faed52246a867bbe9675b588c2fe0">CAN_F7R2_FB14_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F7R2_FB15_Pos</emphasis>   (15U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gacf54c82654d230ba010300b9b879f606">CAN_F7R2_FB15_Msk</link>   (0x1UL &lt;&lt; CAN_F7R2_FB15_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaeef08aa6565ff24bd9863b4b8a9c2ff5">CAN_F7R2_FB15</link>   <link linkend="_group___peripheral___registers___bits___definition_1gacf54c82654d230ba010300b9b879f606">CAN_F7R2_FB15_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F7R2_FB16_Pos</emphasis>   (16U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac23ba211219c2ece524f3867e2b1cc4e">CAN_F7R2_FB16_Msk</link>   (0x1UL &lt;&lt; CAN_F7R2_FB16_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga16c3ccb033b9541b57c338b9737f18dd">CAN_F7R2_FB16</link>   <link linkend="_group___peripheral___registers___bits___definition_1gac23ba211219c2ece524f3867e2b1cc4e">CAN_F7R2_FB16_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F7R2_FB17_Pos</emphasis>   (17U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga714ba087c8c662749a5e1db9f82af81d">CAN_F7R2_FB17_Msk</link>   (0x1UL &lt;&lt; CAN_F7R2_FB17_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad898ca382f57efb1842884d46217245c">CAN_F7R2_FB17</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga714ba087c8c662749a5e1db9f82af81d">CAN_F7R2_FB17_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F7R2_FB18_Pos</emphasis>   (18U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga228a38b1060b3ff498d35aed4e128917">CAN_F7R2_FB18_Msk</link>   (0x1UL &lt;&lt; CAN_F7R2_FB18_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf419938e132cc1a0bf59a6c058e2c7c5">CAN_F7R2_FB18</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga228a38b1060b3ff498d35aed4e128917">CAN_F7R2_FB18_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F7R2_FB19_Pos</emphasis>   (19U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa4893f06f2a927a5e1a38e9faf3edb90">CAN_F7R2_FB19_Msk</link>   (0x1UL &lt;&lt; CAN_F7R2_FB19_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae991abb6f2e64443be7e39633f192aba">CAN_F7R2_FB19</link>   <link linkend="_group___peripheral___registers___bits___definition_1gaa4893f06f2a927a5e1a38e9faf3edb90">CAN_F7R2_FB19_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F7R2_FB20_Pos</emphasis>   (20U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9074bda7aca4edf2e11e8125a57cbc5a">CAN_F7R2_FB20_Msk</link>   (0x1UL &lt;&lt; CAN_F7R2_FB20_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3738a42e2767c928de21a2f784ce6bce">CAN_F7R2_FB20</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga9074bda7aca4edf2e11e8125a57cbc5a">CAN_F7R2_FB20_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F7R2_FB21_Pos</emphasis>   (21U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa8dacdf1e167c8a3f7509e4ddf5757e1">CAN_F7R2_FB21_Msk</link>   (0x1UL &lt;&lt; CAN_F7R2_FB21_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae5cb252582e6b7bd706b37447f71d6cd">CAN_F7R2_FB21</link>   <link linkend="_group___peripheral___registers___bits___definition_1gaa8dacdf1e167c8a3f7509e4ddf5757e1">CAN_F7R2_FB21_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F7R2_FB22_Pos</emphasis>   (22U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad37f85aab2fa384e5d0643b17eae8440">CAN_F7R2_FB22_Msk</link>   (0x1UL &lt;&lt; CAN_F7R2_FB22_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae616e53b9d961571eea4ff2df31f8399">CAN_F7R2_FB22</link>   <link linkend="_group___peripheral___registers___bits___definition_1gad37f85aab2fa384e5d0643b17eae8440">CAN_F7R2_FB22_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F7R2_FB23_Pos</emphasis>   (23U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad01aed48c87877406fcd8a0da994b8b6">CAN_F7R2_FB23_Msk</link>   (0x1UL &lt;&lt; CAN_F7R2_FB23_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab2049c9bb27af3cde01334b1901aa417">CAN_F7R2_FB23</link>   <link linkend="_group___peripheral___registers___bits___definition_1gad01aed48c87877406fcd8a0da994b8b6">CAN_F7R2_FB23_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F7R2_FB24_Pos</emphasis>   (24U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3274b8fc32c7104c1ae6015fe725c63b">CAN_F7R2_FB24_Msk</link>   (0x1UL &lt;&lt; CAN_F7R2_FB24_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8e69c2fd32e2c523c9e939df825fc605">CAN_F7R2_FB24</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga3274b8fc32c7104c1ae6015fe725c63b">CAN_F7R2_FB24_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F7R2_FB25_Pos</emphasis>   (25U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9ee9ad1b18fe010798526b61b23773b7">CAN_F7R2_FB25_Msk</link>   (0x1UL &lt;&lt; CAN_F7R2_FB25_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga659cc84b9186e279c37e88b94e1c9829">CAN_F7R2_FB25</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga9ee9ad1b18fe010798526b61b23773b7">CAN_F7R2_FB25_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F7R2_FB26_Pos</emphasis>   (26U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga649a2979cf8c968b94a82ade9eb7aa77">CAN_F7R2_FB26_Msk</link>   (0x1UL &lt;&lt; CAN_F7R2_FB26_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga43c9da5ad4c2d261858f73b779cc3dae">CAN_F7R2_FB26</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga649a2979cf8c968b94a82ade9eb7aa77">CAN_F7R2_FB26_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F7R2_FB27_Pos</emphasis>   (27U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga005b8dfa3d1f6eb19c33deed337fab12">CAN_F7R2_FB27_Msk</link>   (0x1UL &lt;&lt; CAN_F7R2_FB27_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0a1ea8d66ada6cea7268fba151c00d91">CAN_F7R2_FB27</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga005b8dfa3d1f6eb19c33deed337fab12">CAN_F7R2_FB27_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F7R2_FB28_Pos</emphasis>   (28U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gadaa906c94d6d83a7a5c1d8645e814fa3">CAN_F7R2_FB28_Msk</link>   (0x1UL &lt;&lt; CAN_F7R2_FB28_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabbd6032652515423412ad73b8a004bbb">CAN_F7R2_FB28</link>   <link linkend="_group___peripheral___registers___bits___definition_1gadaa906c94d6d83a7a5c1d8645e814fa3">CAN_F7R2_FB28_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F7R2_FB29_Pos</emphasis>   (29U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabd1f2f87a2de3ef977b9f042559110f7">CAN_F7R2_FB29_Msk</link>   (0x1UL &lt;&lt; CAN_F7R2_FB29_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3a991a0bb5a81748b091d6b96c59fc37">CAN_F7R2_FB29</link>   <link linkend="_group___peripheral___registers___bits___definition_1gabd1f2f87a2de3ef977b9f042559110f7">CAN_F7R2_FB29_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F7R2_FB30_Pos</emphasis>   (30U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac67c413d3294aa6762edf76c05352d13">CAN_F7R2_FB30_Msk</link>   (0x1UL &lt;&lt; CAN_F7R2_FB30_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaedae5e816af0dd734311bf44be7571f2">CAN_F7R2_FB30</link>   <link linkend="_group___peripheral___registers___bits___definition_1gac67c413d3294aa6762edf76c05352d13">CAN_F7R2_FB30_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F7R2_FB31_Pos</emphasis>   (31U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0d0df32a1bad3f616506614c53de9a18">CAN_F7R2_FB31_Msk</link>   (0x1UL &lt;&lt; CAN_F7R2_FB31_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2f88a239b8a39ff3343b1cfe70b06139">CAN_F7R2_FB31</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga0d0df32a1bad3f616506614c53de9a18">CAN_F7R2_FB31_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F8R2_FB0_Pos</emphasis>   (0U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8a5424a898996971be642271b0cb305d">CAN_F8R2_FB0_Msk</link>   (0x1UL &lt;&lt; CAN_F8R2_FB0_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3cfe399fb494ff6ab1d5b91258c42764">CAN_F8R2_FB0</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga8a5424a898996971be642271b0cb305d">CAN_F8R2_FB0_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F8R2_FB1_Pos</emphasis>   (1U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad4bdeb68c24f386e0181eb04937cf109">CAN_F8R2_FB1_Msk</link>   (0x1UL &lt;&lt; CAN_F8R2_FB1_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9ca04b514b4d6a3b19619932513b8953">CAN_F8R2_FB1</link>   <link linkend="_group___peripheral___registers___bits___definition_1gad4bdeb68c24f386e0181eb04937cf109">CAN_F8R2_FB1_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F8R2_FB2_Pos</emphasis>   (2U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad180babb8dfebb2d725c57d12ee6c434">CAN_F8R2_FB2_Msk</link>   (0x1UL &lt;&lt; CAN_F8R2_FB2_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac4c3c099bf7db702b7bf5f71cddaaec2">CAN_F8R2_FB2</link>   <link linkend="_group___peripheral___registers___bits___definition_1gad180babb8dfebb2d725c57d12ee6c434">CAN_F8R2_FB2_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F8R2_FB3_Pos</emphasis>   (3U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4b411230765103ce07b48d181683a8ff">CAN_F8R2_FB3_Msk</link>   (0x1UL &lt;&lt; CAN_F8R2_FB3_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae1e53037e7f7171d8a7358590f0e7420">CAN_F8R2_FB3</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga4b411230765103ce07b48d181683a8ff">CAN_F8R2_FB3_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F8R2_FB4_Pos</emphasis>   (4U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6f5f223e200cbe85d62785c1c1411780">CAN_F8R2_FB4_Msk</link>   (0x1UL &lt;&lt; CAN_F8R2_FB4_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga51e2af45725e06538c4d09ad07296316">CAN_F8R2_FB4</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga6f5f223e200cbe85d62785c1c1411780">CAN_F8R2_FB4_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F8R2_FB5_Pos</emphasis>   (5U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga715b276f569abd0659cef3d6041ca97f">CAN_F8R2_FB5_Msk</link>   (0x1UL &lt;&lt; CAN_F8R2_FB5_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2ee5e9d68190f0d41a5b8603d1933922">CAN_F8R2_FB5</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga715b276f569abd0659cef3d6041ca97f">CAN_F8R2_FB5_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F8R2_FB6_Pos</emphasis>   (6U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3bc83f8b713c699af6c4a058d97a0212">CAN_F8R2_FB6_Msk</link>   (0x1UL &lt;&lt; CAN_F8R2_FB6_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga66c636150cfad43a32652dba3ded8383">CAN_F8R2_FB6</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga3bc83f8b713c699af6c4a058d97a0212">CAN_F8R2_FB6_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F8R2_FB7_Pos</emphasis>   (7U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1b34be24a3201f24c3c5fb3e4518496a">CAN_F8R2_FB7_Msk</link>   (0x1UL &lt;&lt; CAN_F8R2_FB7_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0fc81a4ee32f76ce3a6fdbb3fc49425c">CAN_F8R2_FB7</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga1b34be24a3201f24c3c5fb3e4518496a">CAN_F8R2_FB7_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F8R2_FB8_Pos</emphasis>   (8U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga246521830f06fc6e78fa76e3460c0c90">CAN_F8R2_FB8_Msk</link>   (0x1UL &lt;&lt; CAN_F8R2_FB8_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga68a36336242e8259c779f1c8f4544737">CAN_F8R2_FB8</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga246521830f06fc6e78fa76e3460c0c90">CAN_F8R2_FB8_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F8R2_FB9_Pos</emphasis>   (9U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga109bccb45d80c850a1753d91810b17e6">CAN_F8R2_FB9_Msk</link>   (0x1UL &lt;&lt; CAN_F8R2_FB9_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad0014717b3c4c65afb7542308980803d">CAN_F8R2_FB9</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga109bccb45d80c850a1753d91810b17e6">CAN_F8R2_FB9_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F8R2_FB10_Pos</emphasis>   (10U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab4781d01da4573f59d5bf3d87e3f55c3">CAN_F8R2_FB10_Msk</link>   (0x1UL &lt;&lt; CAN_F8R2_FB10_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga315a7e30b95c05db01b7f56f4d825e62">CAN_F8R2_FB10</link>   <link linkend="_group___peripheral___registers___bits___definition_1gab4781d01da4573f59d5bf3d87e3f55c3">CAN_F8R2_FB10_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F8R2_FB11_Pos</emphasis>   (11U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga34eab8d93d53237b1f29ca2989602250">CAN_F8R2_FB11_Msk</link>   (0x1UL &lt;&lt; CAN_F8R2_FB11_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga353aad2279bf6b72bd861f6c79253635">CAN_F8R2_FB11</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga34eab8d93d53237b1f29ca2989602250">CAN_F8R2_FB11_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F8R2_FB12_Pos</emphasis>   (12U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaee44ebdb7cb153d4776813386c72d379">CAN_F8R2_FB12_Msk</link>   (0x1UL &lt;&lt; CAN_F8R2_FB12_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga25193c4b44d05db08ba40f0e0f2c45e1">CAN_F8R2_FB12</link>   <link linkend="_group___peripheral___registers___bits___definition_1gaee44ebdb7cb153d4776813386c72d379">CAN_F8R2_FB12_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F8R2_FB13_Pos</emphasis>   (13U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6a533bc42a75cb20b6d2225af3259335">CAN_F8R2_FB13_Msk</link>   (0x1UL &lt;&lt; CAN_F8R2_FB13_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4469bfc90525f84d9d04d3a4996997e6">CAN_F8R2_FB13</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga6a533bc42a75cb20b6d2225af3259335">CAN_F8R2_FB13_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F8R2_FB14_Pos</emphasis>   (14U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf5d8dd791898a26610ad5c99e04c7b85">CAN_F8R2_FB14_Msk</link>   (0x1UL &lt;&lt; CAN_F8R2_FB14_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3b17ebf3dd1e53d8417f955ebcf743b3">CAN_F8R2_FB14</link>   <link linkend="_group___peripheral___registers___bits___definition_1gaf5d8dd791898a26610ad5c99e04c7b85">CAN_F8R2_FB14_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F8R2_FB15_Pos</emphasis>   (15U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab9a10d9b3c535b4c04f30d1976a74003">CAN_F8R2_FB15_Msk</link>   (0x1UL &lt;&lt; CAN_F8R2_FB15_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6db6c2262434fc76213a441d8ce2edf1">CAN_F8R2_FB15</link>   <link linkend="_group___peripheral___registers___bits___definition_1gab9a10d9b3c535b4c04f30d1976a74003">CAN_F8R2_FB15_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F8R2_FB16_Pos</emphasis>   (16U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga79a44278629e098fdeefef5c6e699a21">CAN_F8R2_FB16_Msk</link>   (0x1UL &lt;&lt; CAN_F8R2_FB16_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8a1e1e9aa84af36845402d19236c1214">CAN_F8R2_FB16</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga79a44278629e098fdeefef5c6e699a21">CAN_F8R2_FB16_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F8R2_FB17_Pos</emphasis>   (17U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga743f3fc9128154a5e10a49378b39dde0">CAN_F8R2_FB17_Msk</link>   (0x1UL &lt;&lt; CAN_F8R2_FB17_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae0a9ee665444a6b42e98e0f988d1ba7a">CAN_F8R2_FB17</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga743f3fc9128154a5e10a49378b39dde0">CAN_F8R2_FB17_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F8R2_FB18_Pos</emphasis>   (18U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6355102db61d562b19aea995401360f5">CAN_F8R2_FB18_Msk</link>   (0x1UL &lt;&lt; CAN_F8R2_FB18_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga16cde37565a3d3ec3a8c41013df6f6f1">CAN_F8R2_FB18</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga6355102db61d562b19aea995401360f5">CAN_F8R2_FB18_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F8R2_FB19_Pos</emphasis>   (19U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7fd103af2e8859f67477580800625162">CAN_F8R2_FB19_Msk</link>   (0x1UL &lt;&lt; CAN_F8R2_FB19_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga57ca000fea3be225ddf5f295437b6e36">CAN_F8R2_FB19</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga7fd103af2e8859f67477580800625162">CAN_F8R2_FB19_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F8R2_FB20_Pos</emphasis>   (20U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac32a8af72eea61e6976bb97fdff7fe51">CAN_F8R2_FB20_Msk</link>   (0x1UL &lt;&lt; CAN_F8R2_FB20_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad60ee9ebdce23be6d2adca113ca918e8">CAN_F8R2_FB20</link>   <link linkend="_group___peripheral___registers___bits___definition_1gac32a8af72eea61e6976bb97fdff7fe51">CAN_F8R2_FB20_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F8R2_FB21_Pos</emphasis>   (21U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga47bb6e52fcfdf43778db13faf53a6591">CAN_F8R2_FB21_Msk</link>   (0x1UL &lt;&lt; CAN_F8R2_FB21_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae186c9794783eb47b460532801afe43a">CAN_F8R2_FB21</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga47bb6e52fcfdf43778db13faf53a6591">CAN_F8R2_FB21_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F8R2_FB22_Pos</emphasis>   (22U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1d5d496538d2bf3157c80523c0c5fb45">CAN_F8R2_FB22_Msk</link>   (0x1UL &lt;&lt; CAN_F8R2_FB22_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga106a5e5b8ae8d683fcec85b076688f34">CAN_F8R2_FB22</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga1d5d496538d2bf3157c80523c0c5fb45">CAN_F8R2_FB22_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F8R2_FB23_Pos</emphasis>   (23U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa768932cd5eef5a2ee54bfe8a0ac41ea">CAN_F8R2_FB23_Msk</link>   (0x1UL &lt;&lt; CAN_F8R2_FB23_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1643a77c219a9b2706f438c5123bccc8">CAN_F8R2_FB23</link>   <link linkend="_group___peripheral___registers___bits___definition_1gaa768932cd5eef5a2ee54bfe8a0ac41ea">CAN_F8R2_FB23_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F8R2_FB24_Pos</emphasis>   (24U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0989578ce3e5a1a533853538f3b649ff">CAN_F8R2_FB24_Msk</link>   (0x1UL &lt;&lt; CAN_F8R2_FB24_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab21aa6ed09bed09347e07dbcbd0e9e93">CAN_F8R2_FB24</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga0989578ce3e5a1a533853538f3b649ff">CAN_F8R2_FB24_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F8R2_FB25_Pos</emphasis>   (25U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab5a4af539b9ed1e260226c5a2f4c8242">CAN_F8R2_FB25_Msk</link>   (0x1UL &lt;&lt; CAN_F8R2_FB25_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab8267e4cdc484abd75634469f9b255c5">CAN_F8R2_FB25</link>   <link linkend="_group___peripheral___registers___bits___definition_1gab5a4af539b9ed1e260226c5a2f4c8242">CAN_F8R2_FB25_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F8R2_FB26_Pos</emphasis>   (26U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2d064f4e04559c8ceeb38759b0332381">CAN_F8R2_FB26_Msk</link>   (0x1UL &lt;&lt; CAN_F8R2_FB26_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga697d286473e81666c91f28e853aab4ad">CAN_F8R2_FB26</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga2d064f4e04559c8ceeb38759b0332381">CAN_F8R2_FB26_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F8R2_FB27_Pos</emphasis>   (27U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga11bcaf39d0176157117636c373492ded">CAN_F8R2_FB27_Msk</link>   (0x1UL &lt;&lt; CAN_F8R2_FB27_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga295c26638700a849ee3c6504caf6ceab">CAN_F8R2_FB27</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga11bcaf39d0176157117636c373492ded">CAN_F8R2_FB27_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F8R2_FB28_Pos</emphasis>   (28U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2b60416465405bc628ede32f1ca22221">CAN_F8R2_FB28_Msk</link>   (0x1UL &lt;&lt; CAN_F8R2_FB28_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0f8469008983b405bfc5855258f4f6e6">CAN_F8R2_FB28</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga2b60416465405bc628ede32f1ca22221">CAN_F8R2_FB28_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F8R2_FB29_Pos</emphasis>   (29U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae62518d43230d7fe0907da3068092020">CAN_F8R2_FB29_Msk</link>   (0x1UL &lt;&lt; CAN_F8R2_FB29_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad18d894a75ebe73c0185d905cfb81dbf">CAN_F8R2_FB29</link>   <link linkend="_group___peripheral___registers___bits___definition_1gae62518d43230d7fe0907da3068092020">CAN_F8R2_FB29_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F8R2_FB30_Pos</emphasis>   (30U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf1cd28b7dd676bb4df664b0f4c886dba">CAN_F8R2_FB30_Msk</link>   (0x1UL &lt;&lt; CAN_F8R2_FB30_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaccdf92a69572b56641ddd2967c034a7a">CAN_F8R2_FB30</link>   <link linkend="_group___peripheral___registers___bits___definition_1gaf1cd28b7dd676bb4df664b0f4c886dba">CAN_F8R2_FB30_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F8R2_FB31_Pos</emphasis>   (31U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3cdbb1cd26bdd6c1690ac3b208a27898">CAN_F8R2_FB31_Msk</link>   (0x1UL &lt;&lt; CAN_F8R2_FB31_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0636c9c9fd84e5e8d12e78f236f2a56c">CAN_F8R2_FB31</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga3cdbb1cd26bdd6c1690ac3b208a27898">CAN_F8R2_FB31_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F9R2_FB0_Pos</emphasis>   (0U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga47309fd6134f2abe4e3b1b496093d9be">CAN_F9R2_FB0_Msk</link>   (0x1UL &lt;&lt; CAN_F9R2_FB0_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa1209cec0d1199b7f74bb2e2b1cca424">CAN_F9R2_FB0</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga47309fd6134f2abe4e3b1b496093d9be">CAN_F9R2_FB0_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F9R2_FB1_Pos</emphasis>   (1U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gadfe55444ba47900acdea02a8e64db98b">CAN_F9R2_FB1_Msk</link>   (0x1UL &lt;&lt; CAN_F9R2_FB1_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9fd983be0f74b7f183261f21cd2f6910">CAN_F9R2_FB1</link>   <link linkend="_group___peripheral___registers___bits___definition_1gadfe55444ba47900acdea02a8e64db98b">CAN_F9R2_FB1_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F9R2_FB2_Pos</emphasis>   (2U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5e3aeaa699aed8591a458dbdb8fd3358">CAN_F9R2_FB2_Msk</link>   (0x1UL &lt;&lt; CAN_F9R2_FB2_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2e363da951c1191e733a8bc603cda3f5">CAN_F9R2_FB2</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga5e3aeaa699aed8591a458dbdb8fd3358">CAN_F9R2_FB2_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F9R2_FB3_Pos</emphasis>   (3U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac9bf0ad567bc6a89528616adb3d30cc0">CAN_F9R2_FB3_Msk</link>   (0x1UL &lt;&lt; CAN_F9R2_FB3_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabab5a59d405ae1684853988e95ab9844">CAN_F9R2_FB3</link>   <link linkend="_group___peripheral___registers___bits___definition_1gac9bf0ad567bc6a89528616adb3d30cc0">CAN_F9R2_FB3_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F9R2_FB4_Pos</emphasis>   (4U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5010d303de1ed187fcf3d663cc5b7b3a">CAN_F9R2_FB4_Msk</link>   (0x1UL &lt;&lt; CAN_F9R2_FB4_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4b5b46878001f43618c726b3429e4b50">CAN_F9R2_FB4</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga5010d303de1ed187fcf3d663cc5b7b3a">CAN_F9R2_FB4_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F9R2_FB5_Pos</emphasis>   (5U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga596e424fe2e4186174d148aeef611074">CAN_F9R2_FB5_Msk</link>   (0x1UL &lt;&lt; CAN_F9R2_FB5_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga582895a48cfeb8d7ecf6c9757ba0aa39">CAN_F9R2_FB5</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga596e424fe2e4186174d148aeef611074">CAN_F9R2_FB5_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F9R2_FB6_Pos</emphasis>   (6U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga652ee4940983c9766b517598ad270e1f">CAN_F9R2_FB6_Msk</link>   (0x1UL &lt;&lt; CAN_F9R2_FB6_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafe18a44ac1a9c4cf2a6e94bb946af17f">CAN_F9R2_FB6</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga652ee4940983c9766b517598ad270e1f">CAN_F9R2_FB6_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F9R2_FB7_Pos</emphasis>   (7U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaed416d6141752c65110daae0c617859a">CAN_F9R2_FB7_Msk</link>   (0x1UL &lt;&lt; CAN_F9R2_FB7_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae497ffa0ef246a52e57a394fa57e616d">CAN_F9R2_FB7</link>   <link linkend="_group___peripheral___registers___bits___definition_1gaed416d6141752c65110daae0c617859a">CAN_F9R2_FB7_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F9R2_FB8_Pos</emphasis>   (8U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad301a470b47c85751c573fc3579d91a9">CAN_F9R2_FB8_Msk</link>   (0x1UL &lt;&lt; CAN_F9R2_FB8_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4eedc431183ceae7240d11afc05bacfa">CAN_F9R2_FB8</link>   <link linkend="_group___peripheral___registers___bits___definition_1gad301a470b47c85751c573fc3579d91a9">CAN_F9R2_FB8_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F9R2_FB9_Pos</emphasis>   (9U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa912a018c3cc0adcbeacd61b6e5871a6">CAN_F9R2_FB9_Msk</link>   (0x1UL &lt;&lt; CAN_F9R2_FB9_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga71d1294050a77f52ecd4b00568cd7477">CAN_F9R2_FB9</link>   <link linkend="_group___peripheral___registers___bits___definition_1gaa912a018c3cc0adcbeacd61b6e5871a6">CAN_F9R2_FB9_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F9R2_FB10_Pos</emphasis>   (10U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf0f169b5d13d9d6d69d89d99c8451ebd">CAN_F9R2_FB10_Msk</link>   (0x1UL &lt;&lt; CAN_F9R2_FB10_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5adc0ffeba391461d887f5d176a9b5bd">CAN_F9R2_FB10</link>   <link linkend="_group___peripheral___registers___bits___definition_1gaf0f169b5d13d9d6d69d89d99c8451ebd">CAN_F9R2_FB10_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F9R2_FB11_Pos</emphasis>   (11U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5b87e7eba6f9fbe4a1e390599703e4ea">CAN_F9R2_FB11_Msk</link>   (0x1UL &lt;&lt; CAN_F9R2_FB11_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga989f1dea5a35e78b08649ac699955563">CAN_F9R2_FB11</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga5b87e7eba6f9fbe4a1e390599703e4ea">CAN_F9R2_FB11_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F9R2_FB12_Pos</emphasis>   (12U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9b961aa158542f370fd755e37e3ebbf7">CAN_F9R2_FB12_Msk</link>   (0x1UL &lt;&lt; CAN_F9R2_FB12_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0b71e1b7db02ef8c5853534921b33aee">CAN_F9R2_FB12</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga9b961aa158542f370fd755e37e3ebbf7">CAN_F9R2_FB12_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F9R2_FB13_Pos</emphasis>   (13U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga01e88250b1d9d44f23df2ddc46397574">CAN_F9R2_FB13_Msk</link>   (0x1UL &lt;&lt; CAN_F9R2_FB13_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga48cff2713910823bbf9c8aeb399d6695">CAN_F9R2_FB13</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga01e88250b1d9d44f23df2ddc46397574">CAN_F9R2_FB13_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F9R2_FB14_Pos</emphasis>   (14U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa2659b21a47fe2b7475163ef583622c7">CAN_F9R2_FB14_Msk</link>   (0x1UL &lt;&lt; CAN_F9R2_FB14_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab9e0057c4eb0f7238d2ec98ae0702ff3">CAN_F9R2_FB14</link>   <link linkend="_group___peripheral___registers___bits___definition_1gaa2659b21a47fe2b7475163ef583622c7">CAN_F9R2_FB14_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F9R2_FB15_Pos</emphasis>   (15U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga034e40bc2fcebd32d4d77b2b38c68dda">CAN_F9R2_FB15_Msk</link>   (0x1UL &lt;&lt; CAN_F9R2_FB15_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gacc16f71c9ee3bc56be17f7488c1df807">CAN_F9R2_FB15</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga034e40bc2fcebd32d4d77b2b38c68dda">CAN_F9R2_FB15_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F9R2_FB16_Pos</emphasis>   (16U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gacae78b5a3198b22b6590676496caa801">CAN_F9R2_FB16_Msk</link>   (0x1UL &lt;&lt; CAN_F9R2_FB16_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3909a33262113171b7d4dc11fcf8c3b1">CAN_F9R2_FB16</link>   <link linkend="_group___peripheral___registers___bits___definition_1gacae78b5a3198b22b6590676496caa801">CAN_F9R2_FB16_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F9R2_FB17_Pos</emphasis>   (17U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga30db50cc21514e923c0bf91374491e91">CAN_F9R2_FB17_Msk</link>   (0x1UL &lt;&lt; CAN_F9R2_FB17_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8cead3f8d10075aa34c9446859356e2d">CAN_F9R2_FB17</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga30db50cc21514e923c0bf91374491e91">CAN_F9R2_FB17_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F9R2_FB18_Pos</emphasis>   (18U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac07c3cc02fa2a02058063f3fed95f97c">CAN_F9R2_FB18_Msk</link>   (0x1UL &lt;&lt; CAN_F9R2_FB18_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf7730d43a2cf07a1568ed738a4f69692">CAN_F9R2_FB18</link>   <link linkend="_group___peripheral___registers___bits___definition_1gac07c3cc02fa2a02058063f3fed95f97c">CAN_F9R2_FB18_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F9R2_FB19_Pos</emphasis>   (19U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga280fd7273494894b41cf8b3e05a94423">CAN_F9R2_FB19_Msk</link>   (0x1UL &lt;&lt; CAN_F9R2_FB19_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6b2f5ba8403cbd679694cf9665e2690f">CAN_F9R2_FB19</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga280fd7273494894b41cf8b3e05a94423">CAN_F9R2_FB19_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F9R2_FB20_Pos</emphasis>   (20U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5ebf7e69a5cbb23be0d72df90d938455">CAN_F9R2_FB20_Msk</link>   (0x1UL &lt;&lt; CAN_F9R2_FB20_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaca5a17ed59696ed0572b80767c4bef81">CAN_F9R2_FB20</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga5ebf7e69a5cbb23be0d72df90d938455">CAN_F9R2_FB20_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F9R2_FB21_Pos</emphasis>   (21U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga29e80a00a8a175f05ccec5b2465f707f">CAN_F9R2_FB21_Msk</link>   (0x1UL &lt;&lt; CAN_F9R2_FB21_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac318672024cefb98843d473cbb2d46b2">CAN_F9R2_FB21</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga29e80a00a8a175f05ccec5b2465f707f">CAN_F9R2_FB21_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F9R2_FB22_Pos</emphasis>   (22U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaae2e762f3d91189614712c5f708c13ec">CAN_F9R2_FB22_Msk</link>   (0x1UL &lt;&lt; CAN_F9R2_FB22_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3523d55c8cf0a308fea4837b00f89abb">CAN_F9R2_FB22</link>   <link linkend="_group___peripheral___registers___bits___definition_1gaae2e762f3d91189614712c5f708c13ec">CAN_F9R2_FB22_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F9R2_FB23_Pos</emphasis>   (23U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6411880c098bbbe9e746ae660f1d3643">CAN_F9R2_FB23_Msk</link>   (0x1UL &lt;&lt; CAN_F9R2_FB23_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga21d8d812323030dd39f417318c36b8dc">CAN_F9R2_FB23</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga6411880c098bbbe9e746ae660f1d3643">CAN_F9R2_FB23_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F9R2_FB24_Pos</emphasis>   (24U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9112971db909b1bf0bd272c687ca44ba">CAN_F9R2_FB24_Msk</link>   (0x1UL &lt;&lt; CAN_F9R2_FB24_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga065bba6dde8a5b81b42c2618204bf0be">CAN_F9R2_FB24</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga9112971db909b1bf0bd272c687ca44ba">CAN_F9R2_FB24_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F9R2_FB25_Pos</emphasis>   (25U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0a276cb2e015ee7b075eec7a16686ac3">CAN_F9R2_FB25_Msk</link>   (0x1UL &lt;&lt; CAN_F9R2_FB25_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gade5290535026c192f7e94a4cb98e48b4">CAN_F9R2_FB25</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga0a276cb2e015ee7b075eec7a16686ac3">CAN_F9R2_FB25_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F9R2_FB26_Pos</emphasis>   (26U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga664cbbe2443064efe7fb3129550c226b">CAN_F9R2_FB26_Msk</link>   (0x1UL &lt;&lt; CAN_F9R2_FB26_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaac7e7544d60c3084da344ee20ab6a760">CAN_F9R2_FB26</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga664cbbe2443064efe7fb3129550c226b">CAN_F9R2_FB26_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F9R2_FB27_Pos</emphasis>   (27U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga21473aad3bbd0a024b0e714c9bbf4e47">CAN_F9R2_FB27_Msk</link>   (0x1UL &lt;&lt; CAN_F9R2_FB27_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae965845f1e45d1f45831be60829e63bc">CAN_F9R2_FB27</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga21473aad3bbd0a024b0e714c9bbf4e47">CAN_F9R2_FB27_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F9R2_FB28_Pos</emphasis>   (28U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga23124d9ac50f080e32aebae3449ee1a0">CAN_F9R2_FB28_Msk</link>   (0x1UL &lt;&lt; CAN_F9R2_FB28_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga63bbecf009bf6bd61dc9e8fe0603da73">CAN_F9R2_FB28</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga23124d9ac50f080e32aebae3449ee1a0">CAN_F9R2_FB28_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F9R2_FB29_Pos</emphasis>   (29U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5c149f89a9b7f6a847fc01fe55304dd2">CAN_F9R2_FB29_Msk</link>   (0x1UL &lt;&lt; CAN_F9R2_FB29_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga834cf606ef4b69b0c459b8cb9e836a9b">CAN_F9R2_FB29</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga5c149f89a9b7f6a847fc01fe55304dd2">CAN_F9R2_FB29_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F9R2_FB30_Pos</emphasis>   (30U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga76d278d95612c8049d4ade5a1a30fabe">CAN_F9R2_FB30_Msk</link>   (0x1UL &lt;&lt; CAN_F9R2_FB30_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9c833e07b7a842ba7425291f628c9a11">CAN_F9R2_FB30</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga76d278d95612c8049d4ade5a1a30fabe">CAN_F9R2_FB30_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F9R2_FB31_Pos</emphasis>   (31U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3863b24c5580c3f1dcf4dcfccb08796f">CAN_F9R2_FB31_Msk</link>   (0x1UL &lt;&lt; CAN_F9R2_FB31_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga18ef7c7bae75406a267e6a333c549a9f">CAN_F9R2_FB31</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga3863b24c5580c3f1dcf4dcfccb08796f">CAN_F9R2_FB31_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F10R2_FB0_Pos</emphasis>   (0U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac774a841f16adc00aaa2ec9fc7e19fcb">CAN_F10R2_FB0_Msk</link>   (0x1UL &lt;&lt; CAN_F10R2_FB0_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga616898121d5befed0eb5ab61492872f2">CAN_F10R2_FB0</link>   <link linkend="_group___peripheral___registers___bits___definition_1gac774a841f16adc00aaa2ec9fc7e19fcb">CAN_F10R2_FB0_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F10R2_FB1_Pos</emphasis>   (1U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6a4ed750a26abda88304eac5be92b6a5">CAN_F10R2_FB1_Msk</link>   (0x1UL &lt;&lt; CAN_F10R2_FB1_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa24b6ba1e723098e55e4affc793558c5">CAN_F10R2_FB1</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga6a4ed750a26abda88304eac5be92b6a5">CAN_F10R2_FB1_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F10R2_FB2_Pos</emphasis>   (2U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf87f405ddb1abb90958df292c6fc0a4a">CAN_F10R2_FB2_Msk</link>   (0x1UL &lt;&lt; CAN_F10R2_FB2_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1b7fc9db4e77e216f37bf088d7b7703c">CAN_F10R2_FB2</link>   <link linkend="_group___peripheral___registers___bits___definition_1gaf87f405ddb1abb90958df292c6fc0a4a">CAN_F10R2_FB2_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F10R2_FB3_Pos</emphasis>   (3U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0fd1293748da16cb1139224b528082c4">CAN_F10R2_FB3_Msk</link>   (0x1UL &lt;&lt; CAN_F10R2_FB3_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2348cdfff622628147e2c1df0a35363c">CAN_F10R2_FB3</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga0fd1293748da16cb1139224b528082c4">CAN_F10R2_FB3_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F10R2_FB4_Pos</emphasis>   (4U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga445fedfbaf84b454483c73e6b72bedfe">CAN_F10R2_FB4_Msk</link>   (0x1UL &lt;&lt; CAN_F10R2_FB4_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaebde0ea1e0aaf38fdcf1584e9c9b2063">CAN_F10R2_FB4</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga445fedfbaf84b454483c73e6b72bedfe">CAN_F10R2_FB4_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F10R2_FB5_Pos</emphasis>   (5U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga26b37e77455ba2d98eee41464c2fe039">CAN_F10R2_FB5_Msk</link>   (0x1UL &lt;&lt; CAN_F10R2_FB5_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3b5b32b71c86c6dc7040b3044be61af7">CAN_F10R2_FB5</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga26b37e77455ba2d98eee41464c2fe039">CAN_F10R2_FB5_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F10R2_FB6_Pos</emphasis>   (6U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga42f57e8c16bb81bb9291c5ebb4a04b1a">CAN_F10R2_FB6_Msk</link>   (0x1UL &lt;&lt; CAN_F10R2_FB6_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9df7daa799c7c73d9a56de5f92285aca">CAN_F10R2_FB6</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga42f57e8c16bb81bb9291c5ebb4a04b1a">CAN_F10R2_FB6_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F10R2_FB7_Pos</emphasis>   (7U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac6d86237a0fff09a8f49360d47f28d05">CAN_F10R2_FB7_Msk</link>   (0x1UL &lt;&lt; CAN_F10R2_FB7_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaed755173b9d4375b40d73cab90396adc">CAN_F10R2_FB7</link>   <link linkend="_group___peripheral___registers___bits___definition_1gac6d86237a0fff09a8f49360d47f28d05">CAN_F10R2_FB7_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F10R2_FB8_Pos</emphasis>   (8U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad459c18ab4e613bb142e5c1f78691bb8">CAN_F10R2_FB8_Msk</link>   (0x1UL &lt;&lt; CAN_F10R2_FB8_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8a8d08fea6e7307f6d1d602e113a6d27">CAN_F10R2_FB8</link>   <link linkend="_group___peripheral___registers___bits___definition_1gad459c18ab4e613bb142e5c1f78691bb8">CAN_F10R2_FB8_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F10R2_FB9_Pos</emphasis>   (9U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae5ac6067a7226de096a846276a7770e9">CAN_F10R2_FB9_Msk</link>   (0x1UL &lt;&lt; CAN_F10R2_FB9_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6aecdda55a484aa0e96c89f5d0f42aba">CAN_F10R2_FB9</link>   <link linkend="_group___peripheral___registers___bits___definition_1gae5ac6067a7226de096a846276a7770e9">CAN_F10R2_FB9_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F10R2_FB10_Pos</emphasis>   (10U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2bb490d175c5c7ea273dc5a2ed089028">CAN_F10R2_FB10_Msk</link>   (0x1UL &lt;&lt; CAN_F10R2_FB10_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4da658bf0a044b327c5efcc592e0ebe1">CAN_F10R2_FB10</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga2bb490d175c5c7ea273dc5a2ed089028">CAN_F10R2_FB10_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F10R2_FB11_Pos</emphasis>   (11U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga898eafb1c345981f1feaa3e1750f7c32">CAN_F10R2_FB11_Msk</link>   (0x1UL &lt;&lt; CAN_F10R2_FB11_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae6ec91db97da763ae1da98ef3a3f7fea">CAN_F10R2_FB11</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga898eafb1c345981f1feaa3e1750f7c32">CAN_F10R2_FB11_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F10R2_FB12_Pos</emphasis>   (12U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae0d87b23898f43c4c310c9e9098e78b9">CAN_F10R2_FB12_Msk</link>   (0x1UL &lt;&lt; CAN_F10R2_FB12_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga62bba82d177602a29448acf481a7f691">CAN_F10R2_FB12</link>   <link linkend="_group___peripheral___registers___bits___definition_1gae0d87b23898f43c4c310c9e9098e78b9">CAN_F10R2_FB12_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F10R2_FB13_Pos</emphasis>   (13U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad7044a16f8b7a80cfaeaca7c1c8b244f">CAN_F10R2_FB13_Msk</link>   (0x1UL &lt;&lt; CAN_F10R2_FB13_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6ce79aa37f7a175695fb910f986b7d81">CAN_F10R2_FB13</link>   <link linkend="_group___peripheral___registers___bits___definition_1gad7044a16f8b7a80cfaeaca7c1c8b244f">CAN_F10R2_FB13_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F10R2_FB14_Pos</emphasis>   (14U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaccaaa620579ebfb8e1d78f1c3a0960c8">CAN_F10R2_FB14_Msk</link>   (0x1UL &lt;&lt; CAN_F10R2_FB14_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gadf31488587e33ea32b60a5c21f3e3aff">CAN_F10R2_FB14</link>   <link linkend="_group___peripheral___registers___bits___definition_1gaccaaa620579ebfb8e1d78f1c3a0960c8">CAN_F10R2_FB14_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F10R2_FB15_Pos</emphasis>   (15U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad44ba649751e52a75f36d5279ae51668">CAN_F10R2_FB15_Msk</link>   (0x1UL &lt;&lt; CAN_F10R2_FB15_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad8c7c289c07afb023bb3eedfe4d5a9b1">CAN_F10R2_FB15</link>   <link linkend="_group___peripheral___registers___bits___definition_1gad44ba649751e52a75f36d5279ae51668">CAN_F10R2_FB15_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F10R2_FB16_Pos</emphasis>   (16U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4b8427af5b1aa6b8275902848c766a6a">CAN_F10R2_FB16_Msk</link>   (0x1UL &lt;&lt; CAN_F10R2_FB16_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga74258ab493246fefc21ddc475dcfda4a">CAN_F10R2_FB16</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga4b8427af5b1aa6b8275902848c766a6a">CAN_F10R2_FB16_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F10R2_FB17_Pos</emphasis>   (17U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3bc510b54127fe09c9fc93d265f197fd">CAN_F10R2_FB17_Msk</link>   (0x1UL &lt;&lt; CAN_F10R2_FB17_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabcf9f2daaa27f340a8cd4e64533f5caf">CAN_F10R2_FB17</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga3bc510b54127fe09c9fc93d265f197fd">CAN_F10R2_FB17_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F10R2_FB18_Pos</emphasis>   (18U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga15818be97fc1df403386e5fa3791f02f">CAN_F10R2_FB18_Msk</link>   (0x1UL &lt;&lt; CAN_F10R2_FB18_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2b8ad53931f4cb3bebb3f557d8686066">CAN_F10R2_FB18</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga15818be97fc1df403386e5fa3791f02f">CAN_F10R2_FB18_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F10R2_FB19_Pos</emphasis>   (19U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabdc7ed5a571a970931be36e0883c9821">CAN_F10R2_FB19_Msk</link>   (0x1UL &lt;&lt; CAN_F10R2_FB19_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9f0b00c508bddf59fd290091e738a340">CAN_F10R2_FB19</link>   <link linkend="_group___peripheral___registers___bits___definition_1gabdc7ed5a571a970931be36e0883c9821">CAN_F10R2_FB19_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F10R2_FB20_Pos</emphasis>   (20U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga31df60197cdd2e5914c14a7dd75e026b">CAN_F10R2_FB20_Msk</link>   (0x1UL &lt;&lt; CAN_F10R2_FB20_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gadb9db852d4bf1332f748a0cfc0063364">CAN_F10R2_FB20</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga31df60197cdd2e5914c14a7dd75e026b">CAN_F10R2_FB20_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F10R2_FB21_Pos</emphasis>   (21U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga19dd43ea7d9942f810f2d93169ff5ca6">CAN_F10R2_FB21_Msk</link>   (0x1UL &lt;&lt; CAN_F10R2_FB21_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga616164fcd20341e4eed5b10a8fd2837c">CAN_F10R2_FB21</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga19dd43ea7d9942f810f2d93169ff5ca6">CAN_F10R2_FB21_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F10R2_FB22_Pos</emphasis>   (22U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gace06a38396f56ff90887b648c8683acc">CAN_F10R2_FB22_Msk</link>   (0x1UL &lt;&lt; CAN_F10R2_FB22_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae70893925ea53547e9ce780c0480587b">CAN_F10R2_FB22</link>   <link linkend="_group___peripheral___registers___bits___definition_1gace06a38396f56ff90887b648c8683acc">CAN_F10R2_FB22_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F10R2_FB23_Pos</emphasis>   (23U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2806783fb4a13314098d247596f8ac9c">CAN_F10R2_FB23_Msk</link>   (0x1UL &lt;&lt; CAN_F10R2_FB23_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaed74e80c74c6c5e12d26abbc0d923787">CAN_F10R2_FB23</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga2806783fb4a13314098d247596f8ac9c">CAN_F10R2_FB23_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F10R2_FB24_Pos</emphasis>   (24U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad57d7ec2281a4b5a7ecd3db7a80110ba">CAN_F10R2_FB24_Msk</link>   (0x1UL &lt;&lt; CAN_F10R2_FB24_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaecb5b90d073107f3c5612379aaffa7ce">CAN_F10R2_FB24</link>   <link linkend="_group___peripheral___registers___bits___definition_1gad57d7ec2281a4b5a7ecd3db7a80110ba">CAN_F10R2_FB24_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F10R2_FB25_Pos</emphasis>   (25U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9b18d4f50852e67f214d2c885ab1d96b">CAN_F10R2_FB25_Msk</link>   (0x1UL &lt;&lt; CAN_F10R2_FB25_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga678702522f87f63edfcad21194be3c53">CAN_F10R2_FB25</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga9b18d4f50852e67f214d2c885ab1d96b">CAN_F10R2_FB25_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F10R2_FB26_Pos</emphasis>   (26U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac022d750541154d1c25ae0b342ff3c8d">CAN_F10R2_FB26_Msk</link>   (0x1UL &lt;&lt; CAN_F10R2_FB26_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf4523c34e7f333636fade643b895b8f5">CAN_F10R2_FB26</link>   <link linkend="_group___peripheral___registers___bits___definition_1gac022d750541154d1c25ae0b342ff3c8d">CAN_F10R2_FB26_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F10R2_FB27_Pos</emphasis>   (27U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga441739ed3bdd065bee7417d50afc96ab">CAN_F10R2_FB27_Msk</link>   (0x1UL &lt;&lt; CAN_F10R2_FB27_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gacf0e55fcb496970abe8fea481561f886">CAN_F10R2_FB27</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga441739ed3bdd065bee7417d50afc96ab">CAN_F10R2_FB27_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F10R2_FB28_Pos</emphasis>   (28U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga906bacdcf21c6bffaa9d45fa6746f80e">CAN_F10R2_FB28_Msk</link>   (0x1UL &lt;&lt; CAN_F10R2_FB28_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4e4683223d46d60897b2c46b02addec5">CAN_F10R2_FB28</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga906bacdcf21c6bffaa9d45fa6746f80e">CAN_F10R2_FB28_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F10R2_FB29_Pos</emphasis>   (29U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafe8c560adab03768e49cad994a71cccb">CAN_F10R2_FB29_Msk</link>   (0x1UL &lt;&lt; CAN_F10R2_FB29_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6df50371abf968f0638faf7e0bf76cc8">CAN_F10R2_FB29</link>   <link linkend="_group___peripheral___registers___bits___definition_1gafe8c560adab03768e49cad994a71cccb">CAN_F10R2_FB29_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F10R2_FB30_Pos</emphasis>   (30U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9d7ed61987ecdd8236e5236edc35946f">CAN_F10R2_FB30_Msk</link>   (0x1UL &lt;&lt; CAN_F10R2_FB30_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab294aa73a3fdfc60672b206bd57a1e08">CAN_F10R2_FB30</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga9d7ed61987ecdd8236e5236edc35946f">CAN_F10R2_FB30_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F10R2_FB31_Pos</emphasis>   (31U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6278728b6cc74ad7d4bc41d6014839f3">CAN_F10R2_FB31_Msk</link>   (0x1UL &lt;&lt; CAN_F10R2_FB31_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2de1906dc4119b37b29bbe25e3e6dbe0">CAN_F10R2_FB31</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga6278728b6cc74ad7d4bc41d6014839f3">CAN_F10R2_FB31_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F11R2_FB0_Pos</emphasis>   (0U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga756b9a7f35ddb243019a737cc9c5d4aa">CAN_F11R2_FB0_Msk</link>   (0x1UL &lt;&lt; CAN_F11R2_FB0_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gacad6560088b586891d446952bbd8fbbe">CAN_F11R2_FB0</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga756b9a7f35ddb243019a737cc9c5d4aa">CAN_F11R2_FB0_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F11R2_FB1_Pos</emphasis>   (1U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga73175a30063e3781dd1b5ee2b9ff5c7c">CAN_F11R2_FB1_Msk</link>   (0x1UL &lt;&lt; CAN_F11R2_FB1_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac81bc667cb0c63aa0448f6e0eb1d105d">CAN_F11R2_FB1</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga73175a30063e3781dd1b5ee2b9ff5c7c">CAN_F11R2_FB1_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F11R2_FB2_Pos</emphasis>   (2U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga43042d452e6efb4e24fecc0ef71f0b53">CAN_F11R2_FB2_Msk</link>   (0x1UL &lt;&lt; CAN_F11R2_FB2_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8dab8868637d6d6fb707b6a37a5989b5">CAN_F11R2_FB2</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga43042d452e6efb4e24fecc0ef71f0b53">CAN_F11R2_FB2_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F11R2_FB3_Pos</emphasis>   (3U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga603a033a522647ec072b27204f411c27">CAN_F11R2_FB3_Msk</link>   (0x1UL &lt;&lt; CAN_F11R2_FB3_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga559246cfa4658a5adaa282e4a3b35dd5">CAN_F11R2_FB3</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga603a033a522647ec072b27204f411c27">CAN_F11R2_FB3_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F11R2_FB4_Pos</emphasis>   (4U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf7f3cc6f8734688ffd55f0eae6d8a3e1">CAN_F11R2_FB4_Msk</link>   (0x1UL &lt;&lt; CAN_F11R2_FB4_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga499aebdfc0c14b9c399698e28fde3e50">CAN_F11R2_FB4</link>   <link linkend="_group___peripheral___registers___bits___definition_1gaf7f3cc6f8734688ffd55f0eae6d8a3e1">CAN_F11R2_FB4_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F11R2_FB5_Pos</emphasis>   (5U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga100d5a8929cac40dc2d8d6bfaf2effb0">CAN_F11R2_FB5_Msk</link>   (0x1UL &lt;&lt; CAN_F11R2_FB5_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1613d097fe5b7107ff36f97a9263bd38">CAN_F11R2_FB5</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga100d5a8929cac40dc2d8d6bfaf2effb0">CAN_F11R2_FB5_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F11R2_FB6_Pos</emphasis>   (6U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab2541f8510aa2f59dd2b2cfbf1bc99c1">CAN_F11R2_FB6_Msk</link>   (0x1UL &lt;&lt; CAN_F11R2_FB6_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9db1830185822d66619059a644d86ffe">CAN_F11R2_FB6</link>   <link linkend="_group___peripheral___registers___bits___definition_1gab2541f8510aa2f59dd2b2cfbf1bc99c1">CAN_F11R2_FB6_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F11R2_FB7_Pos</emphasis>   (7U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2739365d7644847c2b2e9424b5361782">CAN_F11R2_FB7_Msk</link>   (0x1UL &lt;&lt; CAN_F11R2_FB7_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab35bedade0c9f71455abfbbac2edee14">CAN_F11R2_FB7</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga2739365d7644847c2b2e9424b5361782">CAN_F11R2_FB7_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F11R2_FB8_Pos</emphasis>   (8U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7159e2db436359c52f6db1dda067a7c2">CAN_F11R2_FB8_Msk</link>   (0x1UL &lt;&lt; CAN_F11R2_FB8_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac79ac007ffed536eedddffdd2615c5f7">CAN_F11R2_FB8</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga7159e2db436359c52f6db1dda067a7c2">CAN_F11R2_FB8_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F11R2_FB9_Pos</emphasis>   (9U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad2d8d29dcf8047b47275915562036f6e">CAN_F11R2_FB9_Msk</link>   (0x1UL &lt;&lt; CAN_F11R2_FB9_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad5900c2273c405ce35b9bd52b189c102">CAN_F11R2_FB9</link>   <link linkend="_group___peripheral___registers___bits___definition_1gad2d8d29dcf8047b47275915562036f6e">CAN_F11R2_FB9_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F11R2_FB10_Pos</emphasis>   (10U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3d867bbf2aeec0751fb8d9bc028a3e20">CAN_F11R2_FB10_Msk</link>   (0x1UL &lt;&lt; CAN_F11R2_FB10_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9dad5ea347a6a928997a0a1c149369ce">CAN_F11R2_FB10</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga3d867bbf2aeec0751fb8d9bc028a3e20">CAN_F11R2_FB10_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F11R2_FB11_Pos</emphasis>   (11U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6f02c0270c8560877a6849dc3ec12734">CAN_F11R2_FB11_Msk</link>   (0x1UL &lt;&lt; CAN_F11R2_FB11_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9285109080a523012f27b3bdbabc6949">CAN_F11R2_FB11</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga6f02c0270c8560877a6849dc3ec12734">CAN_F11R2_FB11_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F11R2_FB12_Pos</emphasis>   (12U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7f27deb61d7cecd98a3707baeee44c33">CAN_F11R2_FB12_Msk</link>   (0x1UL &lt;&lt; CAN_F11R2_FB12_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga65cdf759738f8b0cb8c4c3231453aad8">CAN_F11R2_FB12</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga7f27deb61d7cecd98a3707baeee44c33">CAN_F11R2_FB12_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F11R2_FB13_Pos</emphasis>   (13U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4e89abf41152c9c443eec298c3c4ee0a">CAN_F11R2_FB13_Msk</link>   (0x1UL &lt;&lt; CAN_F11R2_FB13_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga24a40efa6debcdcfef0f7ab6d8b3eb04">CAN_F11R2_FB13</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga4e89abf41152c9c443eec298c3c4ee0a">CAN_F11R2_FB13_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F11R2_FB14_Pos</emphasis>   (14U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf385990b78e0ad2903adf8ca5d31592d">CAN_F11R2_FB14_Msk</link>   (0x1UL &lt;&lt; CAN_F11R2_FB14_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa923634a3432436c4c84e65be1fd39d6">CAN_F11R2_FB14</link>   <link linkend="_group___peripheral___registers___bits___definition_1gaf385990b78e0ad2903adf8ca5d31592d">CAN_F11R2_FB14_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F11R2_FB15_Pos</emphasis>   (15U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac617eb6a2c9da89608e9a1fd20bedb05">CAN_F11R2_FB15_Msk</link>   (0x1UL &lt;&lt; CAN_F11R2_FB15_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga65bae4ee01f83fe051acee8ee4c8a10e">CAN_F11R2_FB15</link>   <link linkend="_group___peripheral___registers___bits___definition_1gac617eb6a2c9da89608e9a1fd20bedb05">CAN_F11R2_FB15_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F11R2_FB16_Pos</emphasis>   (16U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2f7a12de16318eca8c069f7a4a107ba4">CAN_F11R2_FB16_Msk</link>   (0x1UL &lt;&lt; CAN_F11R2_FB16_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7b6762f3642ce7a06fff58270ac9f53f">CAN_F11R2_FB16</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga2f7a12de16318eca8c069f7a4a107ba4">CAN_F11R2_FB16_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F11R2_FB17_Pos</emphasis>   (17U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6194082f1b79eacc5490d6c4571f2993">CAN_F11R2_FB17_Msk</link>   (0x1UL &lt;&lt; CAN_F11R2_FB17_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga69c7d6a41708543278980035b64bd31b">CAN_F11R2_FB17</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga6194082f1b79eacc5490d6c4571f2993">CAN_F11R2_FB17_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F11R2_FB18_Pos</emphasis>   (18U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga578e9b0b0fc78522d232926aa5a474b4">CAN_F11R2_FB18_Msk</link>   (0x1UL &lt;&lt; CAN_F11R2_FB18_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga88d6d67020cbc5a4d5f0b7c5dc488aa6">CAN_F11R2_FB18</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga578e9b0b0fc78522d232926aa5a474b4">CAN_F11R2_FB18_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F11R2_FB19_Pos</emphasis>   (19U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4aa7935ffacb2eb500c03e6f297c9abf">CAN_F11R2_FB19_Msk</link>   (0x1UL &lt;&lt; CAN_F11R2_FB19_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga07f4a8d606f2063be35b52e1fc5e4b58">CAN_F11R2_FB19</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga4aa7935ffacb2eb500c03e6f297c9abf">CAN_F11R2_FB19_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F11R2_FB20_Pos</emphasis>   (20U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaecca1f88d1ccfd94c942c1dba195f566">CAN_F11R2_FB20_Msk</link>   (0x1UL &lt;&lt; CAN_F11R2_FB20_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga58c6e5b0076c31b7bee1c9aea94e11fb">CAN_F11R2_FB20</link>   <link linkend="_group___peripheral___registers___bits___definition_1gaecca1f88d1ccfd94c942c1dba195f566">CAN_F11R2_FB20_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F11R2_FB21_Pos</emphasis>   (21U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga26b076a8a45e423f12d66b72888a62c1">CAN_F11R2_FB21_Msk</link>   (0x1UL &lt;&lt; CAN_F11R2_FB21_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga93bf815d462dc3a40725f73e107e11f5">CAN_F11R2_FB21</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga26b076a8a45e423f12d66b72888a62c1">CAN_F11R2_FB21_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F11R2_FB22_Pos</emphasis>   (22U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga69a3601ecccef7d68dceacf69694f57c">CAN_F11R2_FB22_Msk</link>   (0x1UL &lt;&lt; CAN_F11R2_FB22_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaeebe934727476f5fde11c888c424c417">CAN_F11R2_FB22</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga69a3601ecccef7d68dceacf69694f57c">CAN_F11R2_FB22_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F11R2_FB23_Pos</emphasis>   (23U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9acb53490837c29f03538f37e92ab7b0">CAN_F11R2_FB23_Msk</link>   (0x1UL &lt;&lt; CAN_F11R2_FB23_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8324877e56a61c15119f2ebf929894cc">CAN_F11R2_FB23</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga9acb53490837c29f03538f37e92ab7b0">CAN_F11R2_FB23_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F11R2_FB24_Pos</emphasis>   (24U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga54d08ee868e97a722b5e25b145581435">CAN_F11R2_FB24_Msk</link>   (0x1UL &lt;&lt; CAN_F11R2_FB24_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gadfd994c36da11529ac494df973b5759c">CAN_F11R2_FB24</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga54d08ee868e97a722b5e25b145581435">CAN_F11R2_FB24_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F11R2_FB25_Pos</emphasis>   (25U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1e9aaac92b7b5c524dfd488651f66d1b">CAN_F11R2_FB25_Msk</link>   (0x1UL &lt;&lt; CAN_F11R2_FB25_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8f3e9d272b625f7d6269057aee5d7761">CAN_F11R2_FB25</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga1e9aaac92b7b5c524dfd488651f66d1b">CAN_F11R2_FB25_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F11R2_FB26_Pos</emphasis>   (26U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga769efd27c8d450433589d3a59e4b49b7">CAN_F11R2_FB26_Msk</link>   (0x1UL &lt;&lt; CAN_F11R2_FB26_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5da4d794a9797d14536197679b7b2b14">CAN_F11R2_FB26</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga769efd27c8d450433589d3a59e4b49b7">CAN_F11R2_FB26_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F11R2_FB27_Pos</emphasis>   (27U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga38daca04f9249b41d451122bfcb63b2d">CAN_F11R2_FB27_Msk</link>   (0x1UL &lt;&lt; CAN_F11R2_FB27_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad9b9a815f36e7c2929f4313ca424c83a">CAN_F11R2_FB27</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga38daca04f9249b41d451122bfcb63b2d">CAN_F11R2_FB27_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F11R2_FB28_Pos</emphasis>   (28U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gadb214fcb4208a4d5db09465c5260d5e4">CAN_F11R2_FB28_Msk</link>   (0x1UL &lt;&lt; CAN_F11R2_FB28_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf162471f4c070d13fa409d44467373fc">CAN_F11R2_FB28</link>   <link linkend="_group___peripheral___registers___bits___definition_1gadb214fcb4208a4d5db09465c5260d5e4">CAN_F11R2_FB28_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F11R2_FB29_Pos</emphasis>   (29U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga10d6ff5e482dc1d88d0f39a0e2329427">CAN_F11R2_FB29_Msk</link>   (0x1UL &lt;&lt; CAN_F11R2_FB29_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2c301fd37e3fa27d3bd28a1f3f553e77">CAN_F11R2_FB29</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga10d6ff5e482dc1d88d0f39a0e2329427">CAN_F11R2_FB29_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F11R2_FB30_Pos</emphasis>   (30U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7be4778f941b5287fcc39a5ce3724e71">CAN_F11R2_FB30_Msk</link>   (0x1UL &lt;&lt; CAN_F11R2_FB30_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2bdc4ba1d0e44ba4d7a03cfd3197b687">CAN_F11R2_FB30</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga7be4778f941b5287fcc39a5ce3724e71">CAN_F11R2_FB30_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F11R2_FB31_Pos</emphasis>   (31U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4f08f45859f87d045ab080dd511302bd">CAN_F11R2_FB31_Msk</link>   (0x1UL &lt;&lt; CAN_F11R2_FB31_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6525c1ff364a229c9ea1b353b11be8c3">CAN_F11R2_FB31</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga4f08f45859f87d045ab080dd511302bd">CAN_F11R2_FB31_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F12R2_FB0_Pos</emphasis>   (0U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab8707c57f295a01f74ba15708f138c27">CAN_F12R2_FB0_Msk</link>   (0x1UL &lt;&lt; CAN_F12R2_FB0_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac5fd095552b3108c685514e78e43e52d">CAN_F12R2_FB0</link>   <link linkend="_group___peripheral___registers___bits___definition_1gab8707c57f295a01f74ba15708f138c27">CAN_F12R2_FB0_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F12R2_FB1_Pos</emphasis>   (1U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9c445b90087e01550b4d69a41d01920b">CAN_F12R2_FB1_Msk</link>   (0x1UL &lt;&lt; CAN_F12R2_FB1_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga450e88e19b2e478e73cbc5eef74a72d2">CAN_F12R2_FB1</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga9c445b90087e01550b4d69a41d01920b">CAN_F12R2_FB1_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F12R2_FB2_Pos</emphasis>   (2U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae07ef8899e2a3d28d760dfd1ecc26534">CAN_F12R2_FB2_Msk</link>   (0x1UL &lt;&lt; CAN_F12R2_FB2_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga17875db304b98c38e627f7d7db339136">CAN_F12R2_FB2</link>   <link linkend="_group___peripheral___registers___bits___definition_1gae07ef8899e2a3d28d760dfd1ecc26534">CAN_F12R2_FB2_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F12R2_FB3_Pos</emphasis>   (3U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5918b1d48e5c6e30363e5f5274428f6f">CAN_F12R2_FB3_Msk</link>   (0x1UL &lt;&lt; CAN_F12R2_FB3_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2960fee8bc56574e1b51975da7d2f041">CAN_F12R2_FB3</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga5918b1d48e5c6e30363e5f5274428f6f">CAN_F12R2_FB3_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F12R2_FB4_Pos</emphasis>   (4U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7278ef3ee9707ed890c9fe0e6100898e">CAN_F12R2_FB4_Msk</link>   (0x1UL &lt;&lt; CAN_F12R2_FB4_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6b3b6f518fae0cb1123aa187138d90b6">CAN_F12R2_FB4</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga7278ef3ee9707ed890c9fe0e6100898e">CAN_F12R2_FB4_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F12R2_FB5_Pos</emphasis>   (5U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9db42645316b7d12f6761201dde5266e">CAN_F12R2_FB5_Msk</link>   (0x1UL &lt;&lt; CAN_F12R2_FB5_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga39cedc414fa80ef987825daf32e11ac4">CAN_F12R2_FB5</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga9db42645316b7d12f6761201dde5266e">CAN_F12R2_FB5_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F12R2_FB6_Pos</emphasis>   (6U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga105d22692de0996a549d7381117a9343">CAN_F12R2_FB6_Msk</link>   (0x1UL &lt;&lt; CAN_F12R2_FB6_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga10aa07474c2e7cf7f2845d0d2b2bd383">CAN_F12R2_FB6</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga105d22692de0996a549d7381117a9343">CAN_F12R2_FB6_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F12R2_FB7_Pos</emphasis>   (7U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7ef9a09cde9defbbef26f0fdb18e2eab">CAN_F12R2_FB7_Msk</link>   (0x1UL &lt;&lt; CAN_F12R2_FB7_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga227ef5f36f6e03969cd952d62a3bc0a9">CAN_F12R2_FB7</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga7ef9a09cde9defbbef26f0fdb18e2eab">CAN_F12R2_FB7_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F12R2_FB8_Pos</emphasis>   (8U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga997778eae60bd7c86e4ac5f512cf37d1">CAN_F12R2_FB8_Msk</link>   (0x1UL &lt;&lt; CAN_F12R2_FB8_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7a946c991cee617b322ff9a372af3512">CAN_F12R2_FB8</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga997778eae60bd7c86e4ac5f512cf37d1">CAN_F12R2_FB8_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F12R2_FB9_Pos</emphasis>   (9U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0d597dd76bca430d66ce6cdc1dab0039">CAN_F12R2_FB9_Msk</link>   (0x1UL &lt;&lt; CAN_F12R2_FB9_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad0ab582743e96fcd36662a9434b875bd">CAN_F12R2_FB9</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga0d597dd76bca430d66ce6cdc1dab0039">CAN_F12R2_FB9_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F12R2_FB10_Pos</emphasis>   (10U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab2fe14171ea2823a2cc42bd77f8285f5">CAN_F12R2_FB10_Msk</link>   (0x1UL &lt;&lt; CAN_F12R2_FB10_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga854c2b7108e33d263cc8269648f8bbbe">CAN_F12R2_FB10</link>   <link linkend="_group___peripheral___registers___bits___definition_1gab2fe14171ea2823a2cc42bd77f8285f5">CAN_F12R2_FB10_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F12R2_FB11_Pos</emphasis>   (11U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf995048a494eef63803ad6d1ee208669">CAN_F12R2_FB11_Msk</link>   (0x1UL &lt;&lt; CAN_F12R2_FB11_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2ed3de0039e458bac5530d08c2e9af51">CAN_F12R2_FB11</link>   <link linkend="_group___peripheral___registers___bits___definition_1gaf995048a494eef63803ad6d1ee208669">CAN_F12R2_FB11_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F12R2_FB12_Pos</emphasis>   (12U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2b1c705252d4dda9fc1e08a83bf44014">CAN_F12R2_FB12_Msk</link>   (0x1UL &lt;&lt; CAN_F12R2_FB12_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gadad0db6fe916794156f773e98b524b07">CAN_F12R2_FB12</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga2b1c705252d4dda9fc1e08a83bf44014">CAN_F12R2_FB12_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F12R2_FB13_Pos</emphasis>   (13U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8a5720bd6028451390e7e09643a959eb">CAN_F12R2_FB13_Msk</link>   (0x1UL &lt;&lt; CAN_F12R2_FB13_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa7a50bd0de8b4e85d9e90c1f48ef7bc8">CAN_F12R2_FB13</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga8a5720bd6028451390e7e09643a959eb">CAN_F12R2_FB13_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F12R2_FB14_Pos</emphasis>   (14U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaac46f9e9d46f1bebfa7abcb094e87536">CAN_F12R2_FB14_Msk</link>   (0x1UL &lt;&lt; CAN_F12R2_FB14_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2c5558cc37c62c5570a5e2716e30ed99">CAN_F12R2_FB14</link>   <link linkend="_group___peripheral___registers___bits___definition_1gaac46f9e9d46f1bebfa7abcb094e87536">CAN_F12R2_FB14_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F12R2_FB15_Pos</emphasis>   (15U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1114ed600ca719c7df01b6e0ebd1b46e">CAN_F12R2_FB15_Msk</link>   (0x1UL &lt;&lt; CAN_F12R2_FB15_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9fa511d56f90a2ee10e44e56e378f7ed">CAN_F12R2_FB15</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga1114ed600ca719c7df01b6e0ebd1b46e">CAN_F12R2_FB15_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F12R2_FB16_Pos</emphasis>   (16U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga94b484b519e43973af447f5f39fa9ea6">CAN_F12R2_FB16_Msk</link>   (0x1UL &lt;&lt; CAN_F12R2_FB16_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga77ae08ea078773a1aecbf74e89dc2a5d">CAN_F12R2_FB16</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga94b484b519e43973af447f5f39fa9ea6">CAN_F12R2_FB16_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F12R2_FB17_Pos</emphasis>   (17U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0a2460e4afab4b8dc064ffc0342f4d9d">CAN_F12R2_FB17_Msk</link>   (0x1UL &lt;&lt; CAN_F12R2_FB17_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3a94ac3d4ba5c16a98fc04144ae3bb86">CAN_F12R2_FB17</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga0a2460e4afab4b8dc064ffc0342f4d9d">CAN_F12R2_FB17_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F12R2_FB18_Pos</emphasis>   (18U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae63f4ec2056e1d8cee09e7582dd0cc4f">CAN_F12R2_FB18_Msk</link>   (0x1UL &lt;&lt; CAN_F12R2_FB18_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae9070c9b9eec5dea6b5c4cdbaa1d5918">CAN_F12R2_FB18</link>   <link linkend="_group___peripheral___registers___bits___definition_1gae63f4ec2056e1d8cee09e7582dd0cc4f">CAN_F12R2_FB18_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F12R2_FB19_Pos</emphasis>   (19U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga17513f0a12a63dd49ef869f7f69c89b0">CAN_F12R2_FB19_Msk</link>   (0x1UL &lt;&lt; CAN_F12R2_FB19_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga758cacc8b96577bb3663da1fae36040b">CAN_F12R2_FB19</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga17513f0a12a63dd49ef869f7f69c89b0">CAN_F12R2_FB19_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F12R2_FB20_Pos</emphasis>   (20U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga98344bb2606581ffe2826c660c129f8b">CAN_F12R2_FB20_Msk</link>   (0x1UL &lt;&lt; CAN_F12R2_FB20_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga80db4704807d6df4aaee2eebfcf5210a">CAN_F12R2_FB20</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga98344bb2606581ffe2826c660c129f8b">CAN_F12R2_FB20_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F12R2_FB21_Pos</emphasis>   (21U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga27369d641bde06fff00068460db1fad7">CAN_F12R2_FB21_Msk</link>   (0x1UL &lt;&lt; CAN_F12R2_FB21_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac3d3fb3a9b4b6b90139024bef933bc3d">CAN_F12R2_FB21</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga27369d641bde06fff00068460db1fad7">CAN_F12R2_FB21_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F12R2_FB22_Pos</emphasis>   (22U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0293d477ec5d1c58228b05da05d5ab9a">CAN_F12R2_FB22_Msk</link>   (0x1UL &lt;&lt; CAN_F12R2_FB22_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga24e87973f51235e81195d84f78489cb0">CAN_F12R2_FB22</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga0293d477ec5d1c58228b05da05d5ab9a">CAN_F12R2_FB22_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F12R2_FB23_Pos</emphasis>   (23U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9bb02cff06985ebc935cd0c71033e309">CAN_F12R2_FB23_Msk</link>   (0x1UL &lt;&lt; CAN_F12R2_FB23_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4e917f2a362569d86a75a34eddce636c">CAN_F12R2_FB23</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga9bb02cff06985ebc935cd0c71033e309">CAN_F12R2_FB23_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F12R2_FB24_Pos</emphasis>   (24U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae5942038c40cb69a4523cf59d41addaf">CAN_F12R2_FB24_Msk</link>   (0x1UL &lt;&lt; CAN_F12R2_FB24_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad6e5f2c5de8981fbfc152926fc8fb057">CAN_F12R2_FB24</link>   <link linkend="_group___peripheral___registers___bits___definition_1gae5942038c40cb69a4523cf59d41addaf">CAN_F12R2_FB24_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F12R2_FB25_Pos</emphasis>   (25U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab77c232170c49225690370bd7b94cc34">CAN_F12R2_FB25_Msk</link>   (0x1UL &lt;&lt; CAN_F12R2_FB25_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaaad1149501e8f926a247aa532405c0b9">CAN_F12R2_FB25</link>   <link linkend="_group___peripheral___registers___bits___definition_1gab77c232170c49225690370bd7b94cc34">CAN_F12R2_FB25_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F12R2_FB26_Pos</emphasis>   (26U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga051ec82cb86668c1907e9091bf7db162">CAN_F12R2_FB26_Msk</link>   (0x1UL &lt;&lt; CAN_F12R2_FB26_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga53538969afd7e43cc7fed4c400ab6f5a">CAN_F12R2_FB26</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga051ec82cb86668c1907e9091bf7db162">CAN_F12R2_FB26_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F12R2_FB27_Pos</emphasis>   (27U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae1eb6cc6be0e68041cb7e72b9ef73e22">CAN_F12R2_FB27_Msk</link>   (0x1UL &lt;&lt; CAN_F12R2_FB27_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga74e04fa5d17a7cc7687c0ca40dd571ce">CAN_F12R2_FB27</link>   <link linkend="_group___peripheral___registers___bits___definition_1gae1eb6cc6be0e68041cb7e72b9ef73e22">CAN_F12R2_FB27_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F12R2_FB28_Pos</emphasis>   (28U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2c63cc29f569c165a9b93cb0cb2d7557">CAN_F12R2_FB28_Msk</link>   (0x1UL &lt;&lt; CAN_F12R2_FB28_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gadc1d97354c1649fa5ddc46f4271297d9">CAN_F12R2_FB28</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga2c63cc29f569c165a9b93cb0cb2d7557">CAN_F12R2_FB28_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F12R2_FB29_Pos</emphasis>   (29U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa58b7118e577b7ea51f92ed3d6a86a56">CAN_F12R2_FB29_Msk</link>   (0x1UL &lt;&lt; CAN_F12R2_FB29_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga71b870003e469dcb24979e835a2f81a4">CAN_F12R2_FB29</link>   <link linkend="_group___peripheral___registers___bits___definition_1gaa58b7118e577b7ea51f92ed3d6a86a56">CAN_F12R2_FB29_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F12R2_FB30_Pos</emphasis>   (30U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1fe16c8a9c44110d181e931e96458cee">CAN_F12R2_FB30_Msk</link>   (0x1UL &lt;&lt; CAN_F12R2_FB30_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2894b732a9683d32620fb90b06ba9f62">CAN_F12R2_FB30</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga1fe16c8a9c44110d181e931e96458cee">CAN_F12R2_FB30_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F12R2_FB31_Pos</emphasis>   (31U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga677ce6a45ad5da29fbe4b3674294c356">CAN_F12R2_FB31_Msk</link>   (0x1UL &lt;&lt; CAN_F12R2_FB31_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab11cddebcb4e1ab70b7222a999d0c58a">CAN_F12R2_FB31</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga677ce6a45ad5da29fbe4b3674294c356">CAN_F12R2_FB31_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F13R2_FB0_Pos</emphasis>   (0U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5829958d09421fd61fcf0b77d51d2da9">CAN_F13R2_FB0_Msk</link>   (0x1UL &lt;&lt; CAN_F13R2_FB0_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0b6865be0c757b49a250a537d73ae85e">CAN_F13R2_FB0</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga5829958d09421fd61fcf0b77d51d2da9">CAN_F13R2_FB0_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F13R2_FB1_Pos</emphasis>   (1U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5d158b5eebb1632e54e5be5d97c8ac26">CAN_F13R2_FB1_Msk</link>   (0x1UL &lt;&lt; CAN_F13R2_FB1_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf18df9b2fd549b8991fdd9f8f94e7cbb">CAN_F13R2_FB1</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga5d158b5eebb1632e54e5be5d97c8ac26">CAN_F13R2_FB1_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F13R2_FB2_Pos</emphasis>   (2U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4433c9b9f1466001eaf2305aa5abcf88">CAN_F13R2_FB2_Msk</link>   (0x1UL &lt;&lt; CAN_F13R2_FB2_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga034e8f5b7675ce34eb2792531c7e174d">CAN_F13R2_FB2</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga4433c9b9f1466001eaf2305aa5abcf88">CAN_F13R2_FB2_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F13R2_FB3_Pos</emphasis>   (3U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaab05ac64cc9be63004a672f439a7ab70">CAN_F13R2_FB3_Msk</link>   (0x1UL &lt;&lt; CAN_F13R2_FB3_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf19767c0892dffb6eff8c5a3b0e254f5">CAN_F13R2_FB3</link>   <link linkend="_group___peripheral___registers___bits___definition_1gaab05ac64cc9be63004a672f439a7ab70">CAN_F13R2_FB3_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F13R2_FB4_Pos</emphasis>   (4U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0b936b6b027a2936ab21bd3f46c830aa">CAN_F13R2_FB4_Msk</link>   (0x1UL &lt;&lt; CAN_F13R2_FB4_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad03b0ab4d686a1ad858f1ba4b679fff9">CAN_F13R2_FB4</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga0b936b6b027a2936ab21bd3f46c830aa">CAN_F13R2_FB4_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F13R2_FB5_Pos</emphasis>   (5U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaff4ab0ef27b2b9cc09019b73f3cffed1">CAN_F13R2_FB5_Msk</link>   (0x1UL &lt;&lt; CAN_F13R2_FB5_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8e37522978ae2e88c27f5604c5517d42">CAN_F13R2_FB5</link>   <link linkend="_group___peripheral___registers___bits___definition_1gaff4ab0ef27b2b9cc09019b73f3cffed1">CAN_F13R2_FB5_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F13R2_FB6_Pos</emphasis>   (6U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf96e3c22df9a1af249c91056375c24dc">CAN_F13R2_FB6_Msk</link>   (0x1UL &lt;&lt; CAN_F13R2_FB6_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2bf6fff2ca4adf6e093a13b2db77adbb">CAN_F13R2_FB6</link>   <link linkend="_group___peripheral___registers___bits___definition_1gaf96e3c22df9a1af249c91056375c24dc">CAN_F13R2_FB6_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F13R2_FB7_Pos</emphasis>   (7U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2d3accaea73cb0bb14c61c8327adff66">CAN_F13R2_FB7_Msk</link>   (0x1UL &lt;&lt; CAN_F13R2_FB7_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabca970c306c9c9b576ef3424f686f324">CAN_F13R2_FB7</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga2d3accaea73cb0bb14c61c8327adff66">CAN_F13R2_FB7_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F13R2_FB8_Pos</emphasis>   (8U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5134cad65b0825f53f4f4e78f0c8e11c">CAN_F13R2_FB8_Msk</link>   (0x1UL &lt;&lt; CAN_F13R2_FB8_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae44e1d120c773c9dc26f418acf3cb6de">CAN_F13R2_FB8</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga5134cad65b0825f53f4f4e78f0c8e11c">CAN_F13R2_FB8_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F13R2_FB9_Pos</emphasis>   (9U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf13c3a79fcb1bc2bb884dcda8e10ffd0">CAN_F13R2_FB9_Msk</link>   (0x1UL &lt;&lt; CAN_F13R2_FB9_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga891d1d97e1a57c4cfa1a714b61b083eb">CAN_F13R2_FB9</link>   <link linkend="_group___peripheral___registers___bits___definition_1gaf13c3a79fcb1bc2bb884dcda8e10ffd0">CAN_F13R2_FB9_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F13R2_FB10_Pos</emphasis>   (10U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7ad8207a0741ab38136b3b5c3b1d3d91">CAN_F13R2_FB10_Msk</link>   (0x1UL &lt;&lt; CAN_F13R2_FB10_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafb4be9c1da46b251c43c0aafe7b04497">CAN_F13R2_FB10</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga7ad8207a0741ab38136b3b5c3b1d3d91">CAN_F13R2_FB10_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F13R2_FB11_Pos</emphasis>   (11U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga001860328be3ee22113d0c10f4d3cf23">CAN_F13R2_FB11_Msk</link>   (0x1UL &lt;&lt; CAN_F13R2_FB11_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga47f5215de00574378a489f90eb11eff4">CAN_F13R2_FB11</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga001860328be3ee22113d0c10f4d3cf23">CAN_F13R2_FB11_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F13R2_FB12_Pos</emphasis>   (12U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gadd232459994d381a778abd4aa43bbb70">CAN_F13R2_FB12_Msk</link>   (0x1UL &lt;&lt; CAN_F13R2_FB12_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac3bbd5350aeb18966e2a40e2dc4223e3">CAN_F13R2_FB12</link>   <link linkend="_group___peripheral___registers___bits___definition_1gadd232459994d381a778abd4aa43bbb70">CAN_F13R2_FB12_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F13R2_FB13_Pos</emphasis>   (13U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga078d3a3cfba178ef1d8b0499e04326e1">CAN_F13R2_FB13_Msk</link>   (0x1UL &lt;&lt; CAN_F13R2_FB13_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab2d97199e363dd56cd9a455aec75ef1c">CAN_F13R2_FB13</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga078d3a3cfba178ef1d8b0499e04326e1">CAN_F13R2_FB13_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F13R2_FB14_Pos</emphasis>   (14U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga47b3e370df1a4ec6f8a69cd648a823cb">CAN_F13R2_FB14_Msk</link>   (0x1UL &lt;&lt; CAN_F13R2_FB14_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0731f4e60125130bebf88d33fd4ae3ca">CAN_F13R2_FB14</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga47b3e370df1a4ec6f8a69cd648a823cb">CAN_F13R2_FB14_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F13R2_FB15_Pos</emphasis>   (15U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga760672a8bb29f0054fbef52bc3b71c0a">CAN_F13R2_FB15_Msk</link>   (0x1UL &lt;&lt; CAN_F13R2_FB15_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1683c0cc3b3143a919f4dd59243eba9f">CAN_F13R2_FB15</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga760672a8bb29f0054fbef52bc3b71c0a">CAN_F13R2_FB15_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F13R2_FB16_Pos</emphasis>   (16U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2ce486f2da389ec7cf80e6d102b7bc56">CAN_F13R2_FB16_Msk</link>   (0x1UL &lt;&lt; CAN_F13R2_FB16_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad2ed74a0929c6d397c14f49f114f13bf">CAN_F13R2_FB16</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga2ce486f2da389ec7cf80e6d102b7bc56">CAN_F13R2_FB16_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F13R2_FB17_Pos</emphasis>   (17U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9d552599612053845141e0db3c89ca86">CAN_F13R2_FB17_Msk</link>   (0x1UL &lt;&lt; CAN_F13R2_FB17_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafde6cdff22bf29d31b5be1b309fe4dde">CAN_F13R2_FB17</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga9d552599612053845141e0db3c89ca86">CAN_F13R2_FB17_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F13R2_FB18_Pos</emphasis>   (18U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga34fcf71e30ba700e1b975c6273a99de5">CAN_F13R2_FB18_Msk</link>   (0x1UL &lt;&lt; CAN_F13R2_FB18_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabb873fa1c32fbf6c5a2f3be93ba2f2e6">CAN_F13R2_FB18</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga34fcf71e30ba700e1b975c6273a99de5">CAN_F13R2_FB18_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F13R2_FB19_Pos</emphasis>   (19U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa5b5c1ede34327d024575f334f3895b7">CAN_F13R2_FB19_Msk</link>   (0x1UL &lt;&lt; CAN_F13R2_FB19_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf82a4dfd4d3c7a13232479be997ed1f9">CAN_F13R2_FB19</link>   <link linkend="_group___peripheral___registers___bits___definition_1gaa5b5c1ede34327d024575f334f3895b7">CAN_F13R2_FB19_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F13R2_FB20_Pos</emphasis>   (20U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaae823f61c39d0a97b05947308792e122">CAN_F13R2_FB20_Msk</link>   (0x1UL &lt;&lt; CAN_F13R2_FB20_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa7bf4384e44f002392339a71bc9c912c">CAN_F13R2_FB20</link>   <link linkend="_group___peripheral___registers___bits___definition_1gaae823f61c39d0a97b05947308792e122">CAN_F13R2_FB20_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F13R2_FB21_Pos</emphasis>   (21U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabea7b7f481ba0bc31d2909460e0bc54e">CAN_F13R2_FB21_Msk</link>   (0x1UL &lt;&lt; CAN_F13R2_FB21_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa7023986be02dd8f736e04e658844061">CAN_F13R2_FB21</link>   <link linkend="_group___peripheral___registers___bits___definition_1gabea7b7f481ba0bc31d2909460e0bc54e">CAN_F13R2_FB21_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F13R2_FB22_Pos</emphasis>   (22U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga66fb2f382a4967515fa63a8454131fb9">CAN_F13R2_FB22_Msk</link>   (0x1UL &lt;&lt; CAN_F13R2_FB22_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafd059121f2a882342a409ebef8a96999">CAN_F13R2_FB22</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga66fb2f382a4967515fa63a8454131fb9">CAN_F13R2_FB22_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F13R2_FB23_Pos</emphasis>   (23U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2bee64a9c633df1a34f5435406103085">CAN_F13R2_FB23_Msk</link>   (0x1UL &lt;&lt; CAN_F13R2_FB23_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5ef57f88bf1e6e34b0096013278926c0">CAN_F13R2_FB23</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga2bee64a9c633df1a34f5435406103085">CAN_F13R2_FB23_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F13R2_FB24_Pos</emphasis>   (24U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0b4176f0f14ef22173c436763a6c483e">CAN_F13R2_FB24_Msk</link>   (0x1UL &lt;&lt; CAN_F13R2_FB24_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4847de9f5b54fc5ce00e0fba69564d2d">CAN_F13R2_FB24</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga0b4176f0f14ef22173c436763a6c483e">CAN_F13R2_FB24_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F13R2_FB25_Pos</emphasis>   (25U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad55a497a172eeaeb711d04f5cc81f411">CAN_F13R2_FB25_Msk</link>   (0x1UL &lt;&lt; CAN_F13R2_FB25_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2c415fa87c556bd8a4fc0f680d25f160">CAN_F13R2_FB25</link>   <link linkend="_group___peripheral___registers___bits___definition_1gad55a497a172eeaeb711d04f5cc81f411">CAN_F13R2_FB25_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F13R2_FB26_Pos</emphasis>   (26U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga117bfac3184445e41ca1709495cd1603">CAN_F13R2_FB26_Msk</link>   (0x1UL &lt;&lt; CAN_F13R2_FB26_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga20487222c41a08fe68b9ce58dfd52fff">CAN_F13R2_FB26</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga117bfac3184445e41ca1709495cd1603">CAN_F13R2_FB26_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F13R2_FB27_Pos</emphasis>   (27U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2716a8a28de7a05f7f448d6b581928fe">CAN_F13R2_FB27_Msk</link>   (0x1UL &lt;&lt; CAN_F13R2_FB27_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa0d5ca021778a6e84fd3c0ad8981255d">CAN_F13R2_FB27</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga2716a8a28de7a05f7f448d6b581928fe">CAN_F13R2_FB27_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F13R2_FB28_Pos</emphasis>   (28U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabf9c86580fedab6d11c0e935e787fd31">CAN_F13R2_FB28_Msk</link>   (0x1UL &lt;&lt; CAN_F13R2_FB28_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2f0c8c09be20a14f29ab46d53dd712ba">CAN_F13R2_FB28</link>   <link linkend="_group___peripheral___registers___bits___definition_1gabf9c86580fedab6d11c0e935e787fd31">CAN_F13R2_FB28_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F13R2_FB29_Pos</emphasis>   (29U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabed854c540fda686a9c51d21cf45cff3">CAN_F13R2_FB29_Msk</link>   (0x1UL &lt;&lt; CAN_F13R2_FB29_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga26161b84a5fc507f959b620c8e380703">CAN_F13R2_FB29</link>   <link linkend="_group___peripheral___registers___bits___definition_1gabed854c540fda686a9c51d21cf45cff3">CAN_F13R2_FB29_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F13R2_FB30_Pos</emphasis>   (30U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga812a202cba22a21b94811b815cc57611">CAN_F13R2_FB30_Msk</link>   (0x1UL &lt;&lt; CAN_F13R2_FB30_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1e753550a0a8547c7f64346e22925012">CAN_F13R2_FB30</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga812a202cba22a21b94811b815cc57611">CAN_F13R2_FB30_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN_F13R2_FB31_Pos</emphasis>   (31U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6eceafce3dabadee19db4afd0e0884d6">CAN_F13R2_FB31_Msk</link>   (0x1UL &lt;&lt; CAN_F13R2_FB31_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga305ac04b1c5198a4f82c78c570ce7f97">CAN_F13R2_FB31</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga6eceafce3dabadee19db4afd0e0884d6">CAN_F13R2_FB31_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">SPI_CR1_CPHA_Pos</emphasis>   (0U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga07233629d8982af09168080501d30522">SPI_CR1_CPHA_Msk</link>   (0x1UL &lt;&lt; SPI_CR1_CPHA_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga97602d8ded14bbd2c1deadaf308755a3">SPI_CR1_CPHA</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga07233629d8982af09168080501d30522">SPI_CR1_CPHA_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">SPI_CR1_CPOL_Pos</emphasis>   (1U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga95caab18b821909a9547771f9316e2b0">SPI_CR1_CPOL_Msk</link>   (0x1UL &lt;&lt; SPI_CR1_CPOL_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2616a10f5118cdc68fbdf0582481e124">SPI_CR1_CPOL</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga95caab18b821909a9547771f9316e2b0">SPI_CR1_CPOL_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">SPI_CR1_MSTR_Pos</emphasis>   (2U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab94621170d4ce16d6e7f2310461df97d">SPI_CR1_MSTR_Msk</link>   (0x1UL &lt;&lt; SPI_CR1_MSTR_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5b3b6ae107fc37bf18e14506298d7a55">SPI_CR1_MSTR</link>   <link linkend="_group___peripheral___registers___bits___definition_1gab94621170d4ce16d6e7f2310461df97d">SPI_CR1_MSTR_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">SPI_CR1_BR_Pos</emphasis>   (3U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaec378749f03998b5d2769c3d83deef23">SPI_CR1_BR_Msk</link>   (0x7UL &lt;&lt; SPI_CR1_BR_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga261af22667719a32b3ce566c1e261936">SPI_CR1_BR</link>   <link linkend="_group___peripheral___registers___bits___definition_1gaec378749f03998b5d2769c3d83deef23">SPI_CR1_BR_Msk</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa364b123cf797044094cc229330ce321">SPI_CR1_BR_0</link>   (0x1UL &lt;&lt; SPI_CR1_BR_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga45e93d18c8966964ed1926d5ca87ef46">SPI_CR1_BR_1</link>   (0x2UL &lt;&lt; SPI_CR1_BR_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga28b823d564e9d90150bcc6744b4ed622">SPI_CR1_BR_2</link>   (0x4UL &lt;&lt; SPI_CR1_BR_Pos)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">SPI_CR1_SPE_Pos</emphasis>   (6U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5cf4679f3fe8cfa50ecbac5b45d084bb">SPI_CR1_SPE_Msk</link>   (0x1UL &lt;&lt; SPI_CR1_SPE_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac5a646d978d3b98eb7c6a5d95d75c3f9">SPI_CR1_SPE</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga5cf4679f3fe8cfa50ecbac5b45d084bb">SPI_CR1_SPE_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">SPI_CR1_LSBFIRST_Pos</emphasis>   (7U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gadfc0bbf312eaf7e0a5bbe54fdcc2f12e">SPI_CR1_LSBFIRST_Msk</link>   (0x1UL &lt;&lt; SPI_CR1_LSBFIRST_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab929e9d5ddbb66f229c501ab18d0e6e8">SPI_CR1_LSBFIRST</link>   <link linkend="_group___peripheral___registers___bits___definition_1gadfc0bbf312eaf7e0a5bbe54fdcc2f12e">SPI_CR1_LSBFIRST_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">SPI_CR1_SSI_Pos</emphasis>   (8U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf0bfe153c59ffd52199d4b37e3287f89">SPI_CR1_SSI_Msk</link>   (0x1UL &lt;&lt; SPI_CR1_SSI_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5f154374b58c0234f82ea326cb303a1e">SPI_CR1_SSI</link>   <link linkend="_group___peripheral___registers___bits___definition_1gaf0bfe153c59ffd52199d4b37e3287f89">SPI_CR1_SSI_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">SPI_CR1_SSM_Pos</emphasis>   (9U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga43417092a8ed735def35b386a251a7bb">SPI_CR1_SSM_Msk</link>   (0x1UL &lt;&lt; SPI_CR1_SSM_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0e236047e05106cf1ba7929766311382">SPI_CR1_SSM</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga43417092a8ed735def35b386a251a7bb">SPI_CR1_SSM_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">SPI_CR1_RXONLY_Pos</emphasis>   (10U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga02d6321808ed988c60d703e062d58b64">SPI_CR1_RXONLY_Msk</link>   (0x1UL &lt;&lt; SPI_CR1_RXONLY_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9ffecf774b84a8cdc11ab1f931791883">SPI_CR1_RXONLY</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga02d6321808ed988c60d703e062d58b64">SPI_CR1_RXONLY_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">SPI_CR1_DFF_Pos</emphasis>   (11U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3a87fe55ac0f85e207a58fcd73610f46">SPI_CR1_DFF_Msk</link>   (0x1UL &lt;&lt; SPI_CR1_DFF_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3ffabea0de695a19198d906bf6a1d9fd">SPI_CR1_DFF</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga3a87fe55ac0f85e207a58fcd73610f46">SPI_CR1_DFF_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">SPI_CR1_CRCNEXT_Pos</emphasis>   (12U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaebbf9ed4a9723901f5414654f151d816">SPI_CR1_CRCNEXT_Msk</link>   (0x1UL &lt;&lt; SPI_CR1_CRCNEXT_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga57072f13c2e54c12186ae8c5fdecb250">SPI_CR1_CRCNEXT</link>   <link linkend="_group___peripheral___registers___bits___definition_1gaebbf9ed4a9723901f5414654f151d816">SPI_CR1_CRCNEXT_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">SPI_CR1_CRCEN_Pos</emphasis>   (13U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2a5a712f31c65ea8ee829377edc5ede3">SPI_CR1_CRCEN_Msk</link>   (0x1UL &lt;&lt; SPI_CR1_CRCEN_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac9339b7c6466f09ad26c26b3bb81c51b">SPI_CR1_CRCEN</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga2a5a712f31c65ea8ee829377edc5ede3">SPI_CR1_CRCEN_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">SPI_CR1_BIDIOE_Pos</emphasis>   (14U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5bcee503ed5669187bb980faf90d57ca">SPI_CR1_BIDIOE_Msk</link>   (0x1UL &lt;&lt; SPI_CR1_BIDIOE_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga378953916b7701bd49f063c0366b703f">SPI_CR1_BIDIOE</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga5bcee503ed5669187bb980faf90d57ca">SPI_CR1_BIDIOE_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">SPI_CR1_BIDIMODE_Pos</emphasis>   (15U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae2c9301aa73d6795e9739f8d12d42c15">SPI_CR1_BIDIMODE_Msk</link>   (0x1UL &lt;&lt; SPI_CR1_BIDIMODE_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga43608d3c2959fc9ca64398d61cbf484e">SPI_CR1_BIDIMODE</link>   <link linkend="_group___peripheral___registers___bits___definition_1gae2c9301aa73d6795e9739f8d12d42c15">SPI_CR1_BIDIMODE_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">SPI_CR2_RXDMAEN_Pos</emphasis>   (0U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae038c9a5d545c01038bf6628492cdc6e">SPI_CR2_RXDMAEN_Msk</link>   (0x1UL &lt;&lt; SPI_CR2_RXDMAEN_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf23c590d98279634af05550702a806da">SPI_CR2_RXDMAEN</link>   <link linkend="_group___peripheral___registers___bits___definition_1gae038c9a5d545c01038bf6628492cdc6e">SPI_CR2_RXDMAEN_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">SPI_CR2_TXDMAEN_Pos</emphasis>   (1U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga884bb8bbd8b60cea7b7fb11a23231678">SPI_CR2_TXDMAEN_Msk</link>   (0x1UL &lt;&lt; SPI_CR2_TXDMAEN_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3eee671793983a3bd669c9173b2ce210">SPI_CR2_TXDMAEN</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga884bb8bbd8b60cea7b7fb11a23231678">SPI_CR2_TXDMAEN_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">SPI_CR2_SSOE_Pos</emphasis>   (2U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4de245d8ff3e31709fd9a665e58f15c1">SPI_CR2_SSOE_Msk</link>   (0x1UL &lt;&lt; SPI_CR2_SSOE_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae94612b95395eff626f5f3d7d28352dd">SPI_CR2_SSOE</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga4de245d8ff3e31709fd9a665e58f15c1">SPI_CR2_SSOE_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">SPI_CR2_ERRIE_Pos</emphasis>   (5U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0fb21a03a7b4e7bd38520e2909063c92">SPI_CR2_ERRIE_Msk</link>   (0x1UL &lt;&lt; SPI_CR2_ERRIE_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf18705567de7ab52a62e5ef3ba27418b">SPI_CR2_ERRIE</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga0fb21a03a7b4e7bd38520e2909063c92">SPI_CR2_ERRIE_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">SPI_CR2_RXNEIE_Pos</emphasis>   (6U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3ad371f3900a415251ab34cd186d9a44">SPI_CR2_RXNEIE_Msk</link>   (0x1UL &lt;&lt; SPI_CR2_RXNEIE_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa7d4c37fbbcced7f2a0421e6ffd103ea">SPI_CR2_RXNEIE</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga3ad371f3900a415251ab34cd186d9a44">SPI_CR2_RXNEIE_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">SPI_CR2_TXEIE_Pos</emphasis>   (7U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga64d3cd4fd2b7dca5e43332a3e2a36641">SPI_CR2_TXEIE_Msk</link>   (0x1UL &lt;&lt; SPI_CR2_TXEIE_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga23f683a1252ccaf625cae1a978989b2c">SPI_CR2_TXEIE</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga64d3cd4fd2b7dca5e43332a3e2a36641">SPI_CR2_TXEIE_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">SPI_SR_RXNE_Pos</emphasis>   (0U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga85e7198d3d1f577cae637c8295e7691e">SPI_SR_RXNE_Msk</link>   (0x1UL &lt;&lt; SPI_SR_RXNE_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga40e14de547aa06864abcd4b0422d8b48">SPI_SR_RXNE</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga85e7198d3d1f577cae637c8295e7691e">SPI_SR_RXNE_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">SPI_SR_TXE_Pos</emphasis>   (1U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaee9564d438c48424c767347324a2eb03">SPI_SR_TXE_Msk</link>   (0x1UL &lt;&lt; SPI_SR_TXE_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5bd5d21816947fcb25ccae7d3bf8eb2c">SPI_SR_TXE</link>   <link linkend="_group___peripheral___registers___bits___definition_1gaee9564d438c48424c767347324a2eb03">SPI_SR_TXE_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">SPI_SR_CHSIDE_Pos</emphasis>   (2U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga226666adbdbd46974bcc4a05772bbfc4">SPI_SR_CHSIDE_Msk</link>   (0x1UL &lt;&lt; SPI_SR_CHSIDE_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga81bd052f0b2e819ddd6bb16c2292a2de">SPI_SR_CHSIDE</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga226666adbdbd46974bcc4a05772bbfc4">SPI_SR_CHSIDE_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">SPI_SR_UDR_Pos</emphasis>   (3U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1ceaae6d492b8b844ff2b83e3251d28e">SPI_SR_UDR_Msk</link>   (0x1UL &lt;&lt; SPI_SR_UDR_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga13d3292e963499c0e9a36869909229e6">SPI_SR_UDR</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga1ceaae6d492b8b844ff2b83e3251d28e">SPI_SR_UDR_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">SPI_SR_CRCERR_Pos</emphasis>   (4U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad4f508924f9e531136bf0d4fadb68d48">SPI_SR_CRCERR_Msk</link>   (0x1UL &lt;&lt; SPI_SR_CRCERR_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga69e543fa9584fd636032a3ee735f750b">SPI_SR_CRCERR</link>   <link linkend="_group___peripheral___registers___bits___definition_1gad4f508924f9e531136bf0d4fadb68d48">SPI_SR_CRCERR_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">SPI_SR_MODF_Pos</emphasis>   (5U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3db9b07f317546b9f724067956b07e9c">SPI_SR_MODF_Msk</link>   (0x1UL &lt;&lt; SPI_SR_MODF_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabaa043349833dc7b8138969c64f63adf">SPI_SR_MODF</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga3db9b07f317546b9f724067956b07e9c">SPI_SR_MODF_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">SPI_SR_OVR_Pos</emphasis>   (6U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga73daf0783ad13468420bbf4d05e150dd">SPI_SR_OVR_Msk</link>   (0x1UL &lt;&lt; SPI_SR_OVR_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa8d902302c5eb81ce4a57029de281232">SPI_SR_OVR</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga73daf0783ad13468420bbf4d05e150dd">SPI_SR_OVR_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">SPI_SR_BSY_Pos</emphasis>   (7U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafcecff7ba1632cf4035a83dd588c4421">SPI_SR_BSY_Msk</link>   (0x1UL &lt;&lt; SPI_SR_BSY_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa3498df67729ae048dc5f315ef7c16bf">SPI_SR_BSY</link>   <link linkend="_group___peripheral___registers___bits___definition_1gafcecff7ba1632cf4035a83dd588c4421">SPI_SR_BSY_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">SPI_DR_DR_Pos</emphasis>   (0U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf50021b52352481a497f21c72c33e966">SPI_DR_DR_Msk</link>   (0xFFFFUL &lt;&lt; SPI_DR_DR_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa4da7d7f05a28d1aaa52ec557e55e1ad">SPI_DR_DR</link>   <link linkend="_group___peripheral___registers___bits___definition_1gaf50021b52352481a497f21c72c33e966">SPI_DR_DR_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">SPI_CRCPR_CRCPOLY_Pos</emphasis>   (0U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga67c234978a817dee4fc561201b3ef056">SPI_CRCPR_CRCPOLY_Msk</link>   (0xFFFFUL &lt;&lt; SPI_CRCPR_CRCPOLY_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae968658ab837800723eafcc21af10247">SPI_CRCPR_CRCPOLY</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga67c234978a817dee4fc561201b3ef056">SPI_CRCPR_CRCPOLY_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">SPI_RXCRCR_RXCRC_Pos</emphasis>   (0U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3318f05b5d1bebf96434ae4bc88e46da">SPI_RXCRCR_RXCRC_Msk</link>   (0xFFFFUL &lt;&lt; SPI_RXCRCR_RXCRC_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3a01a578c2c7bb4e587a8f1610843181">SPI_RXCRCR_RXCRC</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga3318f05b5d1bebf96434ae4bc88e46da">SPI_RXCRCR_RXCRC_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">SPI_TXCRCR_TXCRC_Pos</emphasis>   (0U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaca1f646ca0bb6ae44744956b39b0702d">SPI_TXCRCR_TXCRC_Msk</link>   (0xFFFFUL &lt;&lt; SPI_TXCRCR_TXCRC_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1c69dc721e89e40056999b64572dff09">SPI_TXCRCR_TXCRC</link>   <link linkend="_group___peripheral___registers___bits___definition_1gaca1f646ca0bb6ae44744956b39b0702d">SPI_TXCRCR_TXCRC_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">SPI_I2SCFGR_I2SMOD_Pos</emphasis>   (11U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa67cab1dd9189de25a0aec2cce90479a">SPI_I2SCFGR_I2SMOD_Msk</link>   (0x1UL &lt;&lt; SPI_I2SCFGR_I2SMOD_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae99763414b3c2f11fcfecb1f93eb6701">SPI_I2SCFGR_I2SMOD</link>   <link linkend="_group___peripheral___registers___bits___definition_1gaa67cab1dd9189de25a0aec2cce90479a">SPI_I2SCFGR_I2SMOD_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">I2C_CR1_PE_Pos</emphasis>   (0U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga641d1563a97f92a4c5e20dcdd0756986">I2C_CR1_PE_Msk</link>   (0x1UL &lt;&lt; I2C_CR1_PE_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga953b0d38414808db79da116842ed3262">I2C_CR1_PE</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga641d1563a97f92a4c5e20dcdd0756986">I2C_CR1_PE_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">I2C_CR1_SMBUS_Pos</emphasis>   (1U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gadf62afbb725efae2aa5a18c7841cfc51">I2C_CR1_SMBUS_Msk</link>   (0x1UL &lt;&lt; I2C_CR1_SMBUS_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4cfee7b020a49bd037fa7cf27c796abc">I2C_CR1_SMBUS</link>   <link linkend="_group___peripheral___registers___bits___definition_1gadf62afbb725efae2aa5a18c7841cfc51">I2C_CR1_SMBUS_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">I2C_CR1_SMBTYPE_Pos</emphasis>   (3U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga67a812813bce3b9996dec37eff310945">I2C_CR1_SMBTYPE_Msk</link>   (0x1UL &lt;&lt; I2C_CR1_SMBTYPE_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga001198ff898802888edf58f56d5371c9">I2C_CR1_SMBTYPE</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga67a812813bce3b9996dec37eff310945">I2C_CR1_SMBTYPE_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">I2C_CR1_ENARP_Pos</emphasis>   (4U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga608ec88f391d4617d8d196acf88ae4c3">I2C_CR1_ENARP_Msk</link>   (0x1UL &lt;&lt; I2C_CR1_ENARP_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4598185d9092edfbf943464bcbb342ac">I2C_CR1_ENARP</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga608ec88f391d4617d8d196acf88ae4c3">I2C_CR1_ENARP_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">I2C_CR1_ENPEC_Pos</emphasis>   (5U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga047dbff196b5cc2e0ca679cf09daad7d">I2C_CR1_ENPEC_Msk</link>   (0x1UL &lt;&lt; I2C_CR1_ENPEC_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga40d2eb849f9d55e6298035b61e84ca42">I2C_CR1_ENPEC</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga047dbff196b5cc2e0ca679cf09daad7d">I2C_CR1_ENPEC_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">I2C_CR1_ENGC_Pos</emphasis>   (6U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7eff07d7a774d45f0c0b853be70b1a06">I2C_CR1_ENGC_Msk</link>   (0x1UL &lt;&lt; I2C_CR1_ENGC_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1d8c219193b11f8507d7b85831d14912">I2C_CR1_ENGC</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga7eff07d7a774d45f0c0b853be70b1a06">I2C_CR1_ENGC_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">I2C_CR1_NOSTRETCH_Pos</emphasis>   (7U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1e4eb2525f0444cc6320f96cc6c01804">I2C_CR1_NOSTRETCH_Msk</link>   (0x1UL &lt;&lt; I2C_CR1_NOSTRETCH_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga197aaca79f64e832af3a0a0864c2a08c">I2C_CR1_NOSTRETCH</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga1e4eb2525f0444cc6320f96cc6c01804">I2C_CR1_NOSTRETCH_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">I2C_CR1_START_Pos</emphasis>   (8U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga20183fa72a3acfb6eb7cd333569af62b">I2C_CR1_START_Msk</link>   (0x1UL &lt;&lt; I2C_CR1_START_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2ca7f18dd5bc1130dbefae4ff8736143">I2C_CR1_START</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga20183fa72a3acfb6eb7cd333569af62b">I2C_CR1_START_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">I2C_CR1_STOP_Pos</emphasis>   (9U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac560445dddd085e2ec78b6c38d290893">I2C_CR1_STOP_Msk</link>   (0x1UL &lt;&lt; I2C_CR1_STOP_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gace70293f3dfa24d448b600fc58e45223">I2C_CR1_STOP</link>   <link linkend="_group___peripheral___registers___bits___definition_1gac560445dddd085e2ec78b6c38d290893">I2C_CR1_STOP_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">I2C_CR1_ACK_Pos</emphasis>   (10U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga901752f0d8d57314c1bf5841b4d15927">I2C_CR1_ACK_Msk</link>   (0x1UL &lt;&lt; I2C_CR1_ACK_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf933b105259a4bc46a957576adb8d96d">I2C_CR1_ACK</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga901752f0d8d57314c1bf5841b4d15927">I2C_CR1_ACK_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">I2C_CR1_POS_Pos</emphasis>   (11U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga44cbb4dfe0bace0e0f63516352cdd686">I2C_CR1_POS_Msk</link>   (0x1UL &lt;&lt; I2C_CR1_POS_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga34721958229a5983f2e95dfeaa8e55c3">I2C_CR1_POS</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga44cbb4dfe0bace0e0f63516352cdd686">I2C_CR1_POS_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">I2C_CR1_PEC_Pos</emphasis>   (12U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad603ba46a4c90d87755bc21032343a8e">I2C_CR1_PEC_Msk</link>   (0x1UL &lt;&lt; I2C_CR1_PEC_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab4d0119253d93a106b5ca704e5020c12">I2C_CR1_PEC</link>   <link linkend="_group___peripheral___registers___bits___definition_1gad603ba46a4c90d87755bc21032343a8e">I2C_CR1_PEC_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">I2C_CR1_ALERT_Pos</emphasis>   (13U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2c1f4432707ef457508aa265173d3ce6">I2C_CR1_ALERT_Msk</link>   (0x1UL &lt;&lt; I2C_CR1_ALERT_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga56729ccf93c5d9f5b5b05002e3a2323c">I2C_CR1_ALERT</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga2c1f4432707ef457508aa265173d3ce6">I2C_CR1_ALERT_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">I2C_CR1_SWRST_Pos</emphasis>   (15U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga87f58f075ab791157d5a7f73d61ea4a0">I2C_CR1_SWRST_Msk</link>   (0x1UL &lt;&lt; I2C_CR1_SWRST_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8dc661ef13da02e5bcb943f2003d576d">I2C_CR1_SWRST</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga87f58f075ab791157d5a7f73d61ea4a0">I2C_CR1_SWRST_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">I2C_CR2_FREQ_Pos</emphasis>   (0U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga409296c2e8ff17ef7633266fad88d5ea">I2C_CR2_FREQ_Msk</link>   (0x3FUL &lt;&lt; I2C_CR2_FREQ_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga293fbe15ed5fd1fc95915bd6437859e7">I2C_CR2_FREQ</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga409296c2e8ff17ef7633266fad88d5ea">I2C_CR2_FREQ_Msk</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga09d944f5260f40a0eb714d41859e0d23">I2C_CR2_FREQ_0</link>   (0x01UL &lt;&lt; I2C_CR2_FREQ_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga25ab0ef2a7795e3326900b277479d89c">I2C_CR2_FREQ_1</link>   (0x02UL &lt;&lt; I2C_CR2_FREQ_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga657af5a02534cc900cbddc260319d845">I2C_CR2_FREQ_2</link>   (0x04UL &lt;&lt; I2C_CR2_FREQ_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga655214f8327fd1322998c9d8bffe308d">I2C_CR2_FREQ_3</link>   (0x08UL &lt;&lt; I2C_CR2_FREQ_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3382a7262743bc824985af7339449386">I2C_CR2_FREQ_4</link>   (0x10UL &lt;&lt; I2C_CR2_FREQ_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad3b1a2b777fcf158c9e4264485682a20">I2C_CR2_FREQ_5</link>   (0x20UL &lt;&lt; I2C_CR2_FREQ_Pos)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">I2C_CR2_ITERREN_Pos</emphasis>   (8U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3cbb0dde5e57765d211af8595a728029">I2C_CR2_ITERREN_Msk</link>   (0x1UL &lt;&lt; I2C_CR2_ITERREN_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6f14ae48e4609c2b3645211234cba974">I2C_CR2_ITERREN</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga3cbb0dde5e57765d211af8595a728029">I2C_CR2_ITERREN_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">I2C_CR2_ITEVTEN_Pos</emphasis>   (9U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac4a4a92cd2663c4e4e690fe5f66a1706">I2C_CR2_ITEVTEN_Msk</link>   (0x1UL &lt;&lt; I2C_CR2_ITEVTEN_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3b1ebaf8173090ec469b055b98e585d2">I2C_CR2_ITEVTEN</link>   <link linkend="_group___peripheral___registers___bits___definition_1gac4a4a92cd2663c4e4e690fe5f66a1706">I2C_CR2_ITEVTEN_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">I2C_CR2_ITBUFEN_Pos</emphasis>   (10U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga765fa0272f4a94eed64fba9b3cdac713">I2C_CR2_ITBUFEN_Msk</link>   (0x1UL &lt;&lt; I2C_CR2_ITBUFEN_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2efbe5d96ed0ce447a45a62e8317a68a">I2C_CR2_ITBUFEN</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga765fa0272f4a94eed64fba9b3cdac713">I2C_CR2_ITBUFEN_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">I2C_CR2_DMAEN_Pos</emphasis>   (11U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2987290a42860b8700c2dcfb8eaef399">I2C_CR2_DMAEN_Msk</link>   (0x1UL &lt;&lt; I2C_CR2_DMAEN_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gadb81d5c91486b873bd0bf279a4ffcf69">I2C_CR2_DMAEN</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga2987290a42860b8700c2dcfb8eaef399">I2C_CR2_DMAEN_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">I2C_CR2_LAST_Pos</emphasis>   (12U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2c9c22f3c0a1abb70e0255c765b30382">I2C_CR2_LAST_Msk</link>   (0x1UL &lt;&lt; I2C_CR2_LAST_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6a0955008cbabbb6b726ba0b4f8da609">I2C_CR2_LAST</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga2c9c22f3c0a1abb70e0255c765b30382">I2C_CR2_LAST_Msk</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8250616a993a5f2bb04cd0f116005864">I2C_OAR1_ADD1_7</link>   0x000000FEU</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab8141dcd63a8429a64d488cc78ef3ec1">I2C_OAR1_ADD8_9</link>   0x00000300U</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">I2C_OAR1_ADD0_Pos</emphasis>   (0U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga315ebd53e115b321f02d945a5a485356">I2C_OAR1_ADD0_Msk</link>   (0x1UL &lt;&lt; I2C_OAR1_ADD0_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8b7c20c81f79d17921718412b8fca6d7">I2C_OAR1_ADD0</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga315ebd53e115b321f02d945a5a485356">I2C_OAR1_ADD0_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">I2C_OAR1_ADD1_Pos</emphasis>   (1U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaedbc5009a53817d14a5b61b81abe47eb">I2C_OAR1_ADD1_Msk</link>   (0x1UL &lt;&lt; I2C_OAR1_ADD1_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga499a61f0013c5c6fe38b848901f58769">I2C_OAR1_ADD1</link>   <link linkend="_group___peripheral___registers___bits___definition_1gaedbc5009a53817d14a5b61b81abe47eb">I2C_OAR1_ADD1_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">I2C_OAR1_ADD2_Pos</emphasis>   (2U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga74d6b1ee8556d79db1f804871576381e">I2C_OAR1_ADD2_Msk</link>   (0x1UL &lt;&lt; I2C_OAR1_ADD2_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab44a263e36a7f34d922ff124aebd99c3">I2C_OAR1_ADD2</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga74d6b1ee8556d79db1f804871576381e">I2C_OAR1_ADD2_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">I2C_OAR1_ADD3_Pos</emphasis>   (3U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3bd895166f6d0f2b1fe5bdb245495e7c">I2C_OAR1_ADD3_Msk</link>   (0x1UL &lt;&lt; I2C_OAR1_ADD3_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9584dca3b1b414a63cf7ba75e557155b">I2C_OAR1_ADD3</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga3bd895166f6d0f2b1fe5bdb245495e7c">I2C_OAR1_ADD3_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">I2C_OAR1_ADD4_Pos</emphasis>   (4U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3261bcc4b1d94f2800cc78d26ef6a638">I2C_OAR1_ADD4_Msk</link>   (0x1UL &lt;&lt; I2C_OAR1_ADD4_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga110b915b907f4bf29ff03da1f077bd97">I2C_OAR1_ADD4</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga3261bcc4b1d94f2800cc78d26ef6a638">I2C_OAR1_ADD4_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">I2C_OAR1_ADD5_Pos</emphasis>   (5U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga078a30f84550430baa5ea4ce4b424afd">I2C_OAR1_ADD5_Msk</link>   (0x1UL &lt;&lt; I2C_OAR1_ADD5_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0856dee2657cf0a04d79084da86988ca">I2C_OAR1_ADD5</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga078a30f84550430baa5ea4ce4b424afd">I2C_OAR1_ADD5_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">I2C_OAR1_ADD6_Pos</emphasis>   (6U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga708c99b9b7c44311be6a91fa01e2603d">I2C_OAR1_ADD6_Msk</link>   (0x1UL &lt;&lt; I2C_OAR1_ADD6_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5507af6154f60125dadc4654f57776ca">I2C_OAR1_ADD6</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga708c99b9b7c44311be6a91fa01e2603d">I2C_OAR1_ADD6_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">I2C_OAR1_ADD7_Pos</emphasis>   (7U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6c9645decd676803bd6a1cb9e5cca0f8">I2C_OAR1_ADD7_Msk</link>   (0x1UL &lt;&lt; I2C_OAR1_ADD7_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaca710515f0aac5abdac02a630e09097c">I2C_OAR1_ADD7</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga6c9645decd676803bd6a1cb9e5cca0f8">I2C_OAR1_ADD7_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">I2C_OAR1_ADD8_Pos</emphasis>   (8U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga484398bbd79662011f8fb6467c127d65">I2C_OAR1_ADD8_Msk</link>   (0x1UL &lt;&lt; I2C_OAR1_ADD8_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab945eba8b842a253cc64cce722537264">I2C_OAR1_ADD8</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga484398bbd79662011f8fb6467c127d65">I2C_OAR1_ADD8_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">I2C_OAR1_ADD9_Pos</emphasis>   (9U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaaf1cdf0196ac2b11475fbf7078a852a2">I2C_OAR1_ADD9_Msk</link>   (0x1UL &lt;&lt; I2C_OAR1_ADD9_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga10cf2dfc6b1ed55413be06acca413430">I2C_OAR1_ADD9</link>   <link linkend="_group___peripheral___registers___bits___definition_1gaaf1cdf0196ac2b11475fbf7078a852a2">I2C_OAR1_ADD9_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">I2C_OAR1_ADDMODE_Pos</emphasis>   (15U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga465856ef24302471bd5562be5f4d8418">I2C_OAR1_ADDMODE_Msk</link>   (0x1UL &lt;&lt; I2C_OAR1_ADDMODE_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7d8df80cd27313c896e887aae81fa639">I2C_OAR1_ADDMODE</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga465856ef24302471bd5562be5f4d8418">I2C_OAR1_ADDMODE_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">I2C_OAR2_ENDUAL_Pos</emphasis>   (0U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga28fa608f2cec586e6bdb98ae510022d9">I2C_OAR2_ENDUAL_Msk</link>   (0x1UL &lt;&lt; I2C_OAR2_ENDUAL_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab83ed1ee64439cb2734a708445f37e94">I2C_OAR2_ENDUAL</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga28fa608f2cec586e6bdb98ae510022d9">I2C_OAR2_ENDUAL_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">I2C_OAR2_ADD2_Pos</emphasis>   (1U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga18d179042a15bdc94dd4477b990082c5">I2C_OAR2_ADD2_Msk</link>   (0x7FUL &lt;&lt; I2C_OAR2_ADD2_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gadd3d8fd1de1f16d051efb52dd3d657c4">I2C_OAR2_ADD2</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga18d179042a15bdc94dd4477b990082c5">I2C_OAR2_ADD2_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">I2C_DR_DR_Pos</emphasis>   (0U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2b487d8e08e84b2ef59c6de0e92316b1">I2C_DR_DR_Msk</link>   (0xFFUL &lt;&lt; I2C_DR_DR_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac43021a4a7f79672d27c36a469b301d5">I2C_DR_DR</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga2b487d8e08e84b2ef59c6de0e92316b1">I2C_DR_DR_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">I2C_SR1_SB_Pos</emphasis>   (0U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab9d2227f20b51eda4af2fb9e9dd4f6df">I2C_SR1_SB_Msk</link>   (0x1UL &lt;&lt; I2C_SR1_SB_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6935c920da59d755d0cf834548a70ec4">I2C_SR1_SB</link>   <link linkend="_group___peripheral___registers___bits___definition_1gab9d2227f20b51eda4af2fb9e9dd4f6df">I2C_SR1_SB_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">I2C_SR1_ADDR_Pos</emphasis>   (1U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga387882c1ac38b5af80a88ac6c5c8961f">I2C_SR1_ADDR_Msk</link>   (0x1UL &lt;&lt; I2C_SR1_ADDR_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3db361a4d9dd84b187085a11d933b45d">I2C_SR1_ADDR</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga387882c1ac38b5af80a88ac6c5c8961f">I2C_SR1_ADDR_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">I2C_SR1_BTF_Pos</emphasis>   (2U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9da3a67ef386eb3c7fc5be2016a1f0b1">I2C_SR1_BTF_Msk</link>   (0x1UL &lt;&lt; I2C_SR1_BTF_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafb279f85d78cfe5abd3eeb0b40a65ab1">I2C_SR1_BTF</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga9da3a67ef386eb3c7fc5be2016a1f0b1">I2C_SR1_BTF_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">I2C_SR1_ADD10_Pos</emphasis>   (3U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabc01a4be991adeeffbdf18b5767ea30b">I2C_SR1_ADD10_Msk</link>   (0x1UL &lt;&lt; I2C_SR1_ADD10_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6faaa55a1e48aa7c1f2b69669901445d">I2C_SR1_ADD10</link>   <link linkend="_group___peripheral___registers___bits___definition_1gabc01a4be991adeeffbdf18b5767ea30b">I2C_SR1_ADD10_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">I2C_SR1_STOPF_Pos</emphasis>   (4U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad1679ebac13f8ad5aad54acd446f70e4">I2C_SR1_STOPF_Msk</link>   (0x1UL &lt;&lt; I2C_SR1_STOPF_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaafcea4cdbe2f6da31566c897fa893a7c">I2C_SR1_STOPF</link>   <link linkend="_group___peripheral___registers___bits___definition_1gad1679ebac13f8ad5aad54acd446f70e4">I2C_SR1_STOPF_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">I2C_SR1_RXNE_Pos</emphasis>   (6U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gacf56d0f5cc9b333a2d287baf96e1ca62">I2C_SR1_RXNE_Msk</link>   (0x1UL &lt;&lt; I2C_SR1_RXNE_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf6ebe33c992611bc2e25bbb01c1441a5">I2C_SR1_RXNE</link>   <link linkend="_group___peripheral___registers___bits___definition_1gacf56d0f5cc9b333a2d287baf96e1ca62">I2C_SR1_RXNE_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">I2C_SR1_TXE_Pos</emphasis>   (7U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga835a04e1e2c43a4462b9b5cd04b2b4ea">I2C_SR1_TXE_Msk</link>   (0x1UL &lt;&lt; I2C_SR1_TXE_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafdc4da49c163910203255e384591b6f7">I2C_SR1_TXE</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga835a04e1e2c43a4462b9b5cd04b2b4ea">I2C_SR1_TXE_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">I2C_SR1_BERR_Pos</emphasis>   (8U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga591f9c02dd6c1b393f295ddd9be5f28d">I2C_SR1_BERR_Msk</link>   (0x1UL &lt;&lt; I2C_SR1_BERR_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1d12990c90ab0757dcfea150ea50b227">I2C_SR1_BERR</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga591f9c02dd6c1b393f295ddd9be5f28d">I2C_SR1_BERR_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">I2C_SR1_ARLO_Pos</emphasis>   (9U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7859c854cc27fefc075eb3a6d67410da">I2C_SR1_ARLO_Msk</link>   (0x1UL &lt;&lt; I2C_SR1_ARLO_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gacbc52f6ec6172c71d8b026a22c2f69d2">I2C_SR1_ARLO</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga7859c854cc27fefc075eb3a6d67410da">I2C_SR1_ARLO_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">I2C_SR1_AF_Pos</emphasis>   (10U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae64af2b76c8fc655547f07d0eda3c8d6">I2C_SR1_AF_Msk</link>   (0x1UL &lt;&lt; I2C_SR1_AF_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga62aa2496d4b3955214a16a7bd998fd88">I2C_SR1_AF</link>   <link linkend="_group___peripheral___registers___bits___definition_1gae64af2b76c8fc655547f07d0eda3c8d6">I2C_SR1_AF_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">I2C_SR1_OVR_Pos</emphasis>   (11U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaeca6c423a2a9d7495c35517b3cc9a9b8">I2C_SR1_OVR_Msk</link>   (0x1UL &lt;&lt; I2C_SR1_OVR_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad42d2435d2e64bf710c701c9b17adfb4">I2C_SR1_OVR</link>   <link linkend="_group___peripheral___registers___bits___definition_1gaeca6c423a2a9d7495c35517b3cc9a9b8">I2C_SR1_OVR_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">I2C_SR1_PECERR_Pos</emphasis>   (12U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaafd640f94fa388e27d4747c5eb8fc938">I2C_SR1_PECERR_Msk</link>   (0x1UL &lt;&lt; I2C_SR1_PECERR_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4b2976279024e832e53ad12796a7bb71">I2C_SR1_PECERR</link>   <link linkend="_group___peripheral___registers___bits___definition_1gaafd640f94fa388e27d4747c5eb8fc938">I2C_SR1_PECERR_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">I2C_SR1_TIMEOUT_Pos</emphasis>   (14U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7c0209188a2791eddad0c143ac7f9416">I2C_SR1_TIMEOUT_Msk</link>   (0x1UL &lt;&lt; I2C_SR1_TIMEOUT_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaef3a1e4921d7c509d1b639c67882c4c9">I2C_SR1_TIMEOUT</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga7c0209188a2791eddad0c143ac7f9416">I2C_SR1_TIMEOUT_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">I2C_SR1_SMBALERT_Pos</emphasis>   (15U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga617464b325a3649c9a36ad80386558b6">I2C_SR1_SMBALERT_Msk</link>   (0x1UL &lt;&lt; I2C_SR1_SMBALERT_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8df36c38deb8791d0ac3cb5881298c1c">I2C_SR1_SMBALERT</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga617464b325a3649c9a36ad80386558b6">I2C_SR1_SMBALERT_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">I2C_SR2_MSL_Pos</emphasis>   (0U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad723df35fcda84431aefaace405b62b2">I2C_SR2_MSL_Msk</link>   (0x1UL &lt;&lt; I2C_SR2_MSL_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga75cc361adf0e72e33d6771ebfa17b52d">I2C_SR2_MSL</link>   <link linkend="_group___peripheral___registers___bits___definition_1gad723df35fcda84431aefaace405b62b2">I2C_SR2_MSL_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">I2C_SR2_BUSY_Pos</emphasis>   (1U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga43693f4a5b2f232a145eee42f26a1110">I2C_SR2_BUSY_Msk</link>   (0x1UL &lt;&lt; I2C_SR2_BUSY_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3b1e75a82da73ae2873cff1cd27c3179">I2C_SR2_BUSY</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga43693f4a5b2f232a145eee42f26a1110">I2C_SR2_BUSY_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">I2C_SR2_TRA_Pos</emphasis>   (2U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga260f5bfa56cd55a6e25ae1585fc1381e">I2C_SR2_TRA_Msk</link>   (0x1UL &lt;&lt; I2C_SR2_TRA_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga288b20416b42a79e591aa80d9a690fca">I2C_SR2_TRA</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga260f5bfa56cd55a6e25ae1585fc1381e">I2C_SR2_TRA_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">I2C_SR2_GENCALL_Pos</emphasis>   (4U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gada42e3c3d8e62bfab1117a382def5383">I2C_SR2_GENCALL_Msk</link>   (0x1UL &lt;&lt; I2C_SR2_GENCALL_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf3aeb79cbe04f7ec1e3c2615921c4fab">I2C_SR2_GENCALL</link>   <link linkend="_group___peripheral___registers___bits___definition_1gada42e3c3d8e62bfab1117a382def5383">I2C_SR2_GENCALL_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">I2C_SR2_SMBDEFAULT_Pos</emphasis>   (5U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa390034d42a7873287b68e9ae3935a26">I2C_SR2_SMBDEFAULT_Msk</link>   (0x1UL &lt;&lt; I2C_SR2_SMBDEFAULT_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafcf50334903013177a8c6f4e36b8d6fe">I2C_SR2_SMBDEFAULT</link>   <link linkend="_group___peripheral___registers___bits___definition_1gaa390034d42a7873287b68e9ae3935a26">I2C_SR2_SMBDEFAULT_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">I2C_SR2_SMBHOST_Pos</emphasis>   (6U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6bd5daae1a83a7a62584be9f601ec52d">I2C_SR2_SMBHOST_Msk</link>   (0x1UL &lt;&lt; I2C_SR2_SMBHOST_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa07cf3e404f9f57e98d1ba3793079c80">I2C_SR2_SMBHOST</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga6bd5daae1a83a7a62584be9f601ec52d">I2C_SR2_SMBHOST_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">I2C_SR2_DUALF_Pos</emphasis>   (7U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga338ddbff50ca2b01dacc4b8e93014f30">I2C_SR2_DUALF_Msk</link>   (0x1UL &lt;&lt; I2C_SR2_DUALF_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga79a6a21835e06d9bc48009f4269b7798">I2C_SR2_DUALF</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga338ddbff50ca2b01dacc4b8e93014f30">I2C_SR2_DUALF_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">I2C_SR2_PEC_Pos</emphasis>   (8U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5a9dceb742f98aa0f27e5ae8dc427a88">I2C_SR2_PEC_Msk</link>   (0xFFUL &lt;&lt; I2C_SR2_PEC_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4a4fd5d9c9e2593be920d19a5f6ae732">I2C_SR2_PEC</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga5a9dceb742f98aa0f27e5ae8dc427a88">I2C_SR2_PEC_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">I2C_CCR_CCR_Pos</emphasis>   (0U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf3f68b672f4ff2fa9a6ba3e79e9e302b">I2C_CCR_CCR_Msk</link>   (0xFFFUL &lt;&lt; I2C_CCR_CCR_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5c8cb2bd83dd7dbdcf6ca4bbf4a841de">I2C_CCR_CCR</link>   <link linkend="_group___peripheral___registers___bits___definition_1gaf3f68b672f4ff2fa9a6ba3e79e9e302b">I2C_CCR_CCR_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">I2C_CCR_DUTY_Pos</emphasis>   (14U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7e91ff511dab94ae774aaa9c3052fbc6">I2C_CCR_DUTY_Msk</link>   (0x1UL &lt;&lt; I2C_CCR_DUTY_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga851c8a6b598d54c1a805b1632a4078e5">I2C_CCR_DUTY</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga7e91ff511dab94ae774aaa9c3052fbc6">I2C_CCR_DUTY_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">I2C_CCR_FS_Pos</emphasis>   (15U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1823d70e520da08c5b40320ed2f8331e">I2C_CCR_FS_Msk</link>   (0x1UL &lt;&lt; I2C_CCR_FS_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaea64e5d7eba609ac9a84964bc0bc2def">I2C_CCR_FS</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga1823d70e520da08c5b40320ed2f8331e">I2C_CCR_FS_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">I2C_TRISE_TRISE_Pos</emphasis>   (0U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8a3152b3f16c453126cc1cef41b765fe">I2C_TRISE_TRISE_Msk</link>   (0x3FUL &lt;&lt; I2C_TRISE_TRISE_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaff77a39aba630647af62dc7f1a5dc218">I2C_TRISE_TRISE</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga8a3152b3f16c453126cc1cef41b765fe">I2C_TRISE_TRISE_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">USART_SR_PE_Pos</emphasis>   (0U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga83b7f81b87e70796a8cffaae0eb9ba9a">USART_SR_PE_Msk</link>   (0x1UL &lt;&lt; USART_SR_PE_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac88be3484245af8c1b271ae5c1b97a14">USART_SR_PE</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga83b7f81b87e70796a8cffaae0eb9ba9a">USART_SR_PE_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">USART_SR_FE_Pos</emphasis>   (1U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad3050686c973903a8821196e0a7166f3">USART_SR_FE_Msk</link>   (0x1UL &lt;&lt; USART_SR_FE_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9eb6fd3f820bd12e0b5a981de1894804">USART_SR_FE</link>   <link linkend="_group___peripheral___registers___bits___definition_1gad3050686c973903a8821196e0a7166f3">USART_SR_FE_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">USART_SR_NE_Pos</emphasis>   (2U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4150c4eff1939e0c1c474dce82ed76bf">USART_SR_NE_Msk</link>   (0x1UL &lt;&lt; USART_SR_NE_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8938468c5666a8305ade6d80d467c572">USART_SR_NE</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga4150c4eff1939e0c1c474dce82ed76bf">USART_SR_NE_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">USART_SR_ORE_Pos</emphasis>   (3U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga654b0cd0fb1fdf02de8f1af223eca9d5">USART_SR_ORE_Msk</link>   (0x1UL &lt;&lt; USART_SR_ORE_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4560fc7a60df4bdf402fc7219ae7b558">USART_SR_ORE</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga654b0cd0fb1fdf02de8f1af223eca9d5">USART_SR_ORE_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">USART_SR_IDLE_Pos</emphasis>   (4U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae2b2420f9c84d2adbb47dce8d0e65497">USART_SR_IDLE_Msk</link>   (0x1UL &lt;&lt; USART_SR_IDLE_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga336fa8c9965ce18c10972ac80ded611f">USART_SR_IDLE</link>   <link linkend="_group___peripheral___registers___bits___definition_1gae2b2420f9c84d2adbb47dce8d0e65497">USART_SR_IDLE_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">USART_SR_RXNE_Pos</emphasis>   (5U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga64611f0aa4ba3dcafb6d934e831279e9">USART_SR_RXNE_Msk</link>   (0x1UL &lt;&lt; USART_SR_RXNE_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa0c99e2bb265b3d58a91aca7a93f7836">USART_SR_RXNE</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga64611f0aa4ba3dcafb6d934e831279e9">USART_SR_RXNE_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">USART_SR_TC_Pos</emphasis>   (6U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga972584d838f708691ef3c153ad8233ac">USART_SR_TC_Msk</link>   (0x1UL &lt;&lt; USART_SR_TC_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga76229b05ac37a5a688e6ba45851a29f1">USART_SR_TC</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga972584d838f708691ef3c153ad8233ac">USART_SR_TC_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">USART_SR_TXE_Pos</emphasis>   (7U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabe75a9021a84919f6c1ea3e3c08a23e0">USART_SR_TXE_Msk</link>   (0x1UL &lt;&lt; USART_SR_TXE_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga65e9cddf0890113d405342f1d8b5b980">USART_SR_TXE</link>   <link linkend="_group___peripheral___registers___bits___definition_1gabe75a9021a84919f6c1ea3e3c08a23e0">USART_SR_TXE_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">USART_SR_LBD_Pos</emphasis>   (8U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga233a2963e3a24a14f98865224183d93d">USART_SR_LBD_Msk</link>   (0x1UL &lt;&lt; USART_SR_LBD_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5b868b59576f42421226d35628c6b628">USART_SR_LBD</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga233a2963e3a24a14f98865224183d93d">USART_SR_LBD_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">USART_SR_CTS_Pos</emphasis>   (9U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4d241b440c4595aac4bdf1ffee9c22f9">USART_SR_CTS_Msk</link>   (0x1UL &lt;&lt; USART_SR_CTS_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9250ae2793db0541e6c4bb8837424541">USART_SR_CTS</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga4d241b440c4595aac4bdf1ffee9c22f9">USART_SR_CTS_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">USART_DR_DR_Pos</emphasis>   (0U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga911912bd628fd1fc33a1d8819d27e81f">USART_DR_DR_Msk</link>   (0x1FFUL &lt;&lt; USART_DR_DR_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad84ad1e1d0202b41021e2d6e40486bff">USART_DR_DR</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga911912bd628fd1fc33a1d8819d27e81f">USART_DR_DR_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">USART_BRR_DIV_Fraction_Pos</emphasis>   (0U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1cc35155a1120da23f3fc72cb26b4aea">USART_BRR_DIV_Fraction_Msk</link>   (0xFUL &lt;&lt; USART_BRR_DIV_Fraction_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9dfae31be4ec2c8a3b0905eff30c7046">USART_BRR_DIV_Fraction</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga1cc35155a1120da23f3fc72cb26b4aea">USART_BRR_DIV_Fraction_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">USART_BRR_DIV_Mantissa_Pos</emphasis>   (4U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gace4259fb84cf5a9096ad62cd2453d28e">USART_BRR_DIV_Mantissa_Msk</link>   (0xFFFUL &lt;&lt; USART_BRR_DIV_Mantissa_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga60cfa3802798306b86231f828ed2e71e">USART_BRR_DIV_Mantissa</link>   <link linkend="_group___peripheral___registers___bits___definition_1gace4259fb84cf5a9096ad62cd2453d28e">USART_BRR_DIV_Mantissa_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">USART_CR1_SBK_Pos</emphasis>   (0U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4f06150e7efb4ee5858a0863c0af36e1">USART_CR1_SBK_Msk</link>   (0x1UL &lt;&lt; USART_CR1_SBK_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac457c519baa28359ab7959fbe0c5cda1">USART_CR1_SBK</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga4f06150e7efb4ee5858a0863c0af36e1">USART_CR1_SBK_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">USART_CR1_RWU_Pos</emphasis>   (1U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8e0cafa55c289e39145287325f9d7cf4">USART_CR1_RWU_Msk</link>   (0x1UL &lt;&lt; USART_CR1_RWU_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa7d61ab5a4e2beaa3f591c56bd15a27b">USART_CR1_RWU</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga8e0cafa55c289e39145287325f9d7cf4">USART_CR1_RWU_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">USART_CR1_RE_Pos</emphasis>   (2U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga625927bbfd40ce911de7183cae92e682">USART_CR1_RE_Msk</link>   (0x1UL &lt;&lt; USART_CR1_RE_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gada0d5d407a22264de847bc1b40a17aeb">USART_CR1_RE</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga625927bbfd40ce911de7183cae92e682">USART_CR1_RE_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">USART_CR1_TE_Pos</emphasis>   (3U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0c5e02008c2fde7c5f0070d94ee77bce">USART_CR1_TE_Msk</link>   (0x1UL &lt;&lt; USART_CR1_TE_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gade7f090b04fd78b755b43357ecaa9622">USART_CR1_TE</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga0c5e02008c2fde7c5f0070d94ee77bce">USART_CR1_TE_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">USART_CR1_IDLEIE_Pos</emphasis>   (4U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8ad37a38ae2c8a059a922f5b33c5c2aa">USART_CR1_IDLEIE_Msk</link>   (0x1UL &lt;&lt; USART_CR1_IDLEIE_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5221d09eebd12445a20f221bf98066f8">USART_CR1_IDLEIE</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga8ad37a38ae2c8a059a922f5b33c5c2aa">USART_CR1_IDLEIE_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">USART_CR1_RXNEIE_Pos</emphasis>   (5U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac2e4ba1ab97599cbf7f182d2cfc80543">USART_CR1_RXNEIE_Msk</link>   (0x1UL &lt;&lt; USART_CR1_RXNEIE_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga91118f867adfdb2e805beea86666de04">USART_CR1_RXNEIE</link>   <link linkend="_group___peripheral___registers___bits___definition_1gac2e4ba1ab97599cbf7f182d2cfc80543">USART_CR1_RXNEIE_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">USART_CR1_TCIE_Pos</emphasis>   (6U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad3ff7666f8e81e2cf6d40bebaf0a84b7">USART_CR1_TCIE_Msk</link>   (0x1UL &lt;&lt; USART_CR1_TCIE_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa17130690a1ca95b972429eb64d4254e">USART_CR1_TCIE</link>   <link linkend="_group___peripheral___registers___bits___definition_1gad3ff7666f8e81e2cf6d40bebaf0a84b7">USART_CR1_TCIE_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">USART_CR1_TXEIE_Pos</emphasis>   (7U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga65436dd25155a36250ee090dd940caa5">USART_CR1_TXEIE_Msk</link>   (0x1UL &lt;&lt; USART_CR1_TXEIE_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga70422871d15f974b464365e7fe1877e9">USART_CR1_TXEIE</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga65436dd25155a36250ee090dd940caa5">USART_CR1_TXEIE_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">USART_CR1_PEIE_Pos</emphasis>   (8U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad99fb4719a46d6d1d423d7ffe7ce06e1">USART_CR1_PEIE_Msk</link>   (0x1UL &lt;&lt; USART_CR1_PEIE_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga27405d413b6d355ccdb076d52fef6875">USART_CR1_PEIE</link>   <link linkend="_group___peripheral___registers___bits___definition_1gad99fb4719a46d6d1d423d7ffe7ce06e1">USART_CR1_PEIE_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">USART_CR1_PS_Pos</emphasis>   (9U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga08638afebc30caad3337f1faac6d904e">USART_CR1_PS_Msk</link>   (0x1UL &lt;&lt; USART_CR1_PS_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2e159d36ab2c93a2c1942df60e9eebbe">USART_CR1_PS</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga08638afebc30caad3337f1faac6d904e">USART_CR1_PS_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">USART_CR1_PCE_Pos</emphasis>   (10U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga60894c2937928b5ca83fe73e60e1c9c1">USART_CR1_PCE_Msk</link>   (0x1UL &lt;&lt; USART_CR1_PCE_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga60f8fcf084f9a8514efafb617c70b074">USART_CR1_PCE</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga60894c2937928b5ca83fe73e60e1c9c1">USART_CR1_PCE_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">USART_CR1_WAKE_Pos</emphasis>   (11U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab0bc41f3a11fced743f19684211eacd6">USART_CR1_WAKE_Msk</link>   (0x1UL &lt;&lt; USART_CR1_WAKE_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad831dfc169fcf14b7284984dbecf322d">USART_CR1_WAKE</link>   <link linkend="_group___peripheral___registers___bits___definition_1gab0bc41f3a11fced743f19684211eacd6">USART_CR1_WAKE_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">USART_CR1_M_Pos</emphasis>   (12U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3b5f5bc798207f9cc9e54ab080637634">USART_CR1_M_Msk</link>   (0x1UL &lt;&lt; USART_CR1_M_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga95f0288b9c6aaeca7cb6550a2e6833e2">USART_CR1_M</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga3b5f5bc798207f9cc9e54ab080637634">USART_CR1_M_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">USART_CR1_UE_Pos</emphasis>   (13U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab8b32c050e6d9482a819e0107ceb9f83">USART_CR1_UE_Msk</link>   (0x1UL &lt;&lt; USART_CR1_UE_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2bb650676aaae4a5203f372d497d5947">USART_CR1_UE</link>   <link linkend="_group___peripheral___registers___bits___definition_1gab8b32c050e6d9482a819e0107ceb9f83">USART_CR1_UE_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">USART_CR2_ADD_Pos</emphasis>   (0U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad7ee87cc9cdc865b0f5a61af0c26ec28">USART_CR2_ADD_Msk</link>   (0xFUL &lt;&lt; USART_CR2_ADD_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3ee77fac25142271ad56d49685e518b3">USART_CR2_ADD</link>   <link linkend="_group___peripheral___registers___bits___definition_1gad7ee87cc9cdc865b0f5a61af0c26ec28">USART_CR2_ADD_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">USART_CR2_LBDL_Pos</emphasis>   (5U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad8d54a2e633ef8dda121c9d5670a5de5">USART_CR2_LBDL_Msk</link>   (0x1UL &lt;&lt; USART_CR2_LBDL_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7f9bc41700717fd93548e0e95b6072ed">USART_CR2_LBDL</link>   <link linkend="_group___peripheral___registers___bits___definition_1gad8d54a2e633ef8dda121c9d5670a5de5">USART_CR2_LBDL_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">USART_CR2_LBDIE_Pos</emphasis>   (6U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad55383a0b8d928fd50c18c62faf44a7b">USART_CR2_LBDIE_Msk</link>   (0x1UL &lt;&lt; USART_CR2_LBDIE_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa02ef5d22553f028ea48e5d9f08192b4">USART_CR2_LBDIE</link>   <link linkend="_group___peripheral___registers___bits___definition_1gad55383a0b8d928fd50c18c62faf44a7b">USART_CR2_LBDIE_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">USART_CR2_LBCL_Pos</emphasis>   (8U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3d515f33359c44365712bfbcf34c7e94">USART_CR2_LBCL_Msk</link>   (0x1UL &lt;&lt; USART_CR2_LBCL_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4a62e93ae7864e89622bdd92508b615e">USART_CR2_LBCL</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga3d515f33359c44365712bfbcf34c7e94">USART_CR2_LBCL_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">USART_CR2_CPHA_Pos</emphasis>   (9U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga65c8198c5780edaa8ef67706d7d1ea34">USART_CR2_CPHA_Msk</link>   (0x1UL &lt;&lt; USART_CR2_CPHA_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga362976ce813e58310399d113d2cf09cb">USART_CR2_CPHA</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga65c8198c5780edaa8ef67706d7d1ea34">USART_CR2_CPHA_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">USART_CR2_CPOL_Pos</emphasis>   (10U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga182e2b837ab775c53868a37a1e4eb05a">USART_CR2_CPOL_Msk</link>   (0x1UL &lt;&lt; USART_CR2_CPOL_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafbb4336ac93d94d4e78f9fb7b3a0dc68">USART_CR2_CPOL</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga182e2b837ab775c53868a37a1e4eb05a">USART_CR2_CPOL_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">USART_CR2_CLKEN_Pos</emphasis>   (11U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2f6a20180f8b2ad531009b33ecec1ed2">USART_CR2_CLKEN_Msk</link>   (0x1UL &lt;&lt; USART_CR2_CLKEN_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga42a396cde02ffa0c4d3fd9817b6af853">USART_CR2_CLKEN</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga2f6a20180f8b2ad531009b33ecec1ed2">USART_CR2_CLKEN_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">USART_CR2_STOP_Pos</emphasis>   (12U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf73b228efa85f04a6b9a42e01b7f916c">USART_CR2_STOP_Msk</link>   (0x3UL &lt;&lt; USART_CR2_STOP_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf993e483318ebcecffd18649de766dc6">USART_CR2_STOP</link>   <link linkend="_group___peripheral___registers___bits___definition_1gaf73b228efa85f04a6b9a42e01b7f916c">USART_CR2_STOP_Msk</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaee6ee01c6e5325b378b2209ef20d0a61">USART_CR2_STOP_0</link>   (0x1UL &lt;&lt; USART_CR2_STOP_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2b24d14f0e5d1c76c878b08aad44d02b">USART_CR2_STOP_1</link>   (0x2UL &lt;&lt; USART_CR2_STOP_Pos)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">USART_CR2_LINEN_Pos</emphasis>   (14U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga500c59de0f57986002b962dc9bccfbe8">USART_CR2_LINEN_Msk</link>   (0x1UL &lt;&lt; USART_CR2_LINEN_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac8931efa62c29d92f5c0ec5a05f907ef">USART_CR2_LINEN</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga500c59de0f57986002b962dc9bccfbe8">USART_CR2_LINEN_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">USART_CR3_EIE_Pos</emphasis>   (0U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaac0414669386ae8dd26b993ddf96d7b0">USART_CR3_EIE_Msk</link>   (0x1UL &lt;&lt; USART_CR3_EIE_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaaed1a39c551b1641128f81893ff558d0">USART_CR3_EIE</link>   <link linkend="_group___peripheral___registers___bits___definition_1gaac0414669386ae8dd26b993ddf96d7b0">USART_CR3_EIE_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">USART_CR3_IREN_Pos</emphasis>   (1U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad3c0575491453dbd478d5a3413ac759c">USART_CR3_IREN_Msk</link>   (0x1UL &lt;&lt; USART_CR3_IREN_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga31c66373bfbae7724c836ac63b8411dd">USART_CR3_IREN</link>   <link linkend="_group___peripheral___registers___bits___definition_1gad3c0575491453dbd478d5a3413ac759c">USART_CR3_IREN_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">USART_CR3_IRLP_Pos</emphasis>   (2U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga67262b96751aebc3a04d3a6d46213633">USART_CR3_IRLP_Msk</link>   (0x1UL &lt;&lt; USART_CR3_IRLP_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga22af8d399f1adda62e31186f0309af80">USART_CR3_IRLP</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga67262b96751aebc3a04d3a6d46213633">USART_CR3_IRLP_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">USART_CR3_HDSEL_Pos</emphasis>   (3U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5553c10996ceb918244202407347848d">USART_CR3_HDSEL_Msk</link>   (0x1UL &lt;&lt; USART_CR3_HDSEL_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac71129810fab0b46d91161a39e3f8d01">USART_CR3_HDSEL</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga5553c10996ceb918244202407347848d">USART_CR3_HDSEL_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">USART_CR3_NACK_Pos</emphasis>   (4U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga214ed21d5354e7a14f013fd4954e4d3a">USART_CR3_NACK_Msk</link>   (0x1UL &lt;&lt; USART_CR3_NACK_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3f3b70b2ee9ff0b59e952fd7ab04373c">USART_CR3_NACK</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga214ed21d5354e7a14f013fd4954e4d3a">USART_CR3_NACK_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">USART_CR3_SCEN_Pos</emphasis>   (5U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaff592b0d891ba78201de2e08cd9305b8">USART_CR3_SCEN_Msk</link>   (0x1UL &lt;&lt; USART_CR3_SCEN_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9180b9249a26988f71d4bb2b0c3eec27">USART_CR3_SCEN</link>   <link linkend="_group___peripheral___registers___bits___definition_1gaff592b0d891ba78201de2e08cd9305b8">USART_CR3_SCEN_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">USART_CR3_DMAR_Pos</emphasis>   (6U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4dd0232a385ce9760635c92556c3eadf">USART_CR3_DMAR_Msk</link>   (0x1UL &lt;&lt; USART_CR3_DMAR_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaff130f15493c765353ec2fd605667c5a">USART_CR3_DMAR</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga4dd0232a385ce9760635c92556c3eadf">USART_CR3_DMAR_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">USART_CR3_DMAT_Pos</emphasis>   (7U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga114a52251ccd0dae87055bbd336add29">USART_CR3_DMAT_Msk</link>   (0x1UL &lt;&lt; USART_CR3_DMAT_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5bb515d3814d448f84e2c98bf44f3993">USART_CR3_DMAT</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga114a52251ccd0dae87055bbd336add29">USART_CR3_DMAT_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">USART_CR3_RTSE_Pos</emphasis>   (8U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae20cda51a847495ad5f32c5f5c252152">USART_CR3_RTSE_Msk</link>   (0x1UL &lt;&lt; USART_CR3_RTSE_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7c5d6fcd84a4728cda578a0339b4cac2">USART_CR3_RTSE</link>   <link linkend="_group___peripheral___registers___bits___definition_1gae20cda51a847495ad5f32c5f5c252152">USART_CR3_RTSE_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">USART_CR3_CTSE_Pos</emphasis>   (9U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga97e4c254d292233d827a898bda170fa4">USART_CR3_CTSE_Msk</link>   (0x1UL &lt;&lt; USART_CR3_CTSE_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa125f026b1ca2d76eab48b191baed265">USART_CR3_CTSE</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga97e4c254d292233d827a898bda170fa4">USART_CR3_CTSE_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">USART_CR3_CTSIE_Pos</emphasis>   (10U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8ca77aa980a93f5b35bf318c20f500cc">USART_CR3_CTSIE_Msk</link>   (0x1UL &lt;&lt; USART_CR3_CTSIE_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga636d5ec2e9556949fc68d13ad45a1e90">USART_CR3_CTSIE</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga8ca77aa980a93f5b35bf318c20f500cc">USART_CR3_CTSIE_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">USART_GTPR_PSC_Pos</emphasis>   (0U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga742100366bd139204afb3402a052a588">USART_GTPR_PSC_Msk</link>   (0xFFUL &lt;&lt; USART_GTPR_PSC_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa0b423f0f4baf7d510ea70477e5c9203">USART_GTPR_PSC</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga742100366bd139204afb3402a052a588">USART_GTPR_PSC_Msk</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2c49c90d83a0e3746b56b2a0a3b0ddcb">USART_GTPR_PSC_0</link>   (0x01UL &lt;&lt; USART_GTPR_PSC_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8eab5000ab993991d0da8ffbd386c92b">USART_GTPR_PSC_1</link>   (0x02UL &lt;&lt; USART_GTPR_PSC_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9d74604b6e1ab08a45ea4fe6b3f6b5cd">USART_GTPR_PSC_2</link>   (0x04UL &lt;&lt; USART_GTPR_PSC_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1b6b237fcac675f8f047c4ff64248486">USART_GTPR_PSC_3</link>   (0x08UL &lt;&lt; USART_GTPR_PSC_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad1c0e92df8edb974008b3d37d12f655a">USART_GTPR_PSC_4</link>   (0x10UL &lt;&lt; USART_GTPR_PSC_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga12dda4877432bc181c9684b0830b1b7b">USART_GTPR_PSC_5</link>   (0x20UL &lt;&lt; USART_GTPR_PSC_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga045e834b03e7a06b2005a13923af424a">USART_GTPR_PSC_6</link>   (0x40UL &lt;&lt; USART_GTPR_PSC_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad3da67d3c9c3abf436098a86477d2dfc">USART_GTPR_PSC_7</link>   (0x80UL &lt;&lt; USART_GTPR_PSC_Pos)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">USART_GTPR_GT_Pos</emphasis>   (8U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaddc06fc01cf5031610706007672f2780">USART_GTPR_GT_Msk</link>   (0xFFUL &lt;&lt; USART_GTPR_GT_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8e927fad0bfa430f54007e158e01f43b">USART_GTPR_GT</link>   <link linkend="_group___peripheral___registers___bits___definition_1gaddc06fc01cf5031610706007672f2780">USART_GTPR_GT_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DBGMCU_IDCODE_DEV_ID_Pos</emphasis>   (0U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabf18661126fecb64b8c7d7d4e590fb33">DBGMCU_IDCODE_DEV_ID_Msk</link>   (0xFFFUL &lt;&lt; DBGMCU_IDCODE_DEV_ID_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafd961fcddc40341a817a9ec85b7c80ac">DBGMCU_IDCODE_DEV_ID</link>   <link linkend="_group___peripheral___registers___bits___definition_1gabf18661126fecb64b8c7d7d4e590fb33">DBGMCU_IDCODE_DEV_ID_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DBGMCU_IDCODE_REV_ID_Pos</emphasis>   (16U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0d92c620aed9b19c7e8d9d12f743b258">DBGMCU_IDCODE_REV_ID_Msk</link>   (0xFFFFUL &lt;&lt; DBGMCU_IDCODE_REV_ID_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga887eb26364a8693355024ca203323165">DBGMCU_IDCODE_REV_ID</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga0d92c620aed9b19c7e8d9d12f743b258">DBGMCU_IDCODE_REV_ID_Msk</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga223ec71b13697d1d94ac910d74dda1a4">DBGMCU_IDCODE_REV_ID_0</link>   (0x0001UL &lt;&lt; DBGMCU_IDCODE_REV_ID_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2c43be5f3bf427d9e5c5cb53c71c56c5">DBGMCU_IDCODE_REV_ID_1</link>   (0x0002UL &lt;&lt; DBGMCU_IDCODE_REV_ID_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafd0c09bab9658d492fadbb6d8e926ead">DBGMCU_IDCODE_REV_ID_2</link>   (0x0004UL &lt;&lt; DBGMCU_IDCODE_REV_ID_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1591e5e3e0ac1cf9a677e4ee7de14736">DBGMCU_IDCODE_REV_ID_3</link>   (0x0008UL &lt;&lt; DBGMCU_IDCODE_REV_ID_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae6c2934497d6e9611d0f0de63705a45d">DBGMCU_IDCODE_REV_ID_4</link>   (0x0010UL &lt;&lt; DBGMCU_IDCODE_REV_ID_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2c2b20d6c7ba5ec12ed0aa8aacade921">DBGMCU_IDCODE_REV_ID_5</link>   (0x0020UL &lt;&lt; DBGMCU_IDCODE_REV_ID_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga777e36bfca8dbb754b1407be5d0f712b">DBGMCU_IDCODE_REV_ID_6</link>   (0x0040UL &lt;&lt; DBGMCU_IDCODE_REV_ID_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7ebea4db4ccddeeacfecb181ec8763e3">DBGMCU_IDCODE_REV_ID_7</link>   (0x0080UL &lt;&lt; DBGMCU_IDCODE_REV_ID_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1fb637a05555ad0cf9f1308184822c0a">DBGMCU_IDCODE_REV_ID_8</link>   (0x0100UL &lt;&lt; DBGMCU_IDCODE_REV_ID_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf24a517f96a59284e5b7c27c521050f7">DBGMCU_IDCODE_REV_ID_9</link>   (0x0200UL &lt;&lt; DBGMCU_IDCODE_REV_ID_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0770975f537cee88759c533cce1985c7">DBGMCU_IDCODE_REV_ID_10</link>   (0x0400UL &lt;&lt; DBGMCU_IDCODE_REV_ID_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga217da836fc3089b44a9d9c3daff40c75">DBGMCU_IDCODE_REV_ID_11</link>   (0x0800UL &lt;&lt; DBGMCU_IDCODE_REV_ID_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae27909354dd0b18756072ab3a3939e91">DBGMCU_IDCODE_REV_ID_12</link>   (0x1000UL &lt;&lt; DBGMCU_IDCODE_REV_ID_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga300efe7db3358b63a83133901ab507ac">DBGMCU_IDCODE_REV_ID_13</link>   (0x2000UL &lt;&lt; DBGMCU_IDCODE_REV_ID_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf7664e599c06b8f00398d9c84deec607">DBGMCU_IDCODE_REV_ID_14</link>   (0x4000UL &lt;&lt; DBGMCU_IDCODE_REV_ID_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga027015a672a0e61e0b8494b2f3d04c74">DBGMCU_IDCODE_REV_ID_15</link>   (0x8000UL &lt;&lt; DBGMCU_IDCODE_REV_ID_Pos)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DBGMCU_CR_DBG_SLEEP_Pos</emphasis>   (0U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga127e0531bc305bb460fd2417106bee61">DBGMCU_CR_DBG_SLEEP_Msk</link>   (0x1UL &lt;&lt; DBGMCU_CR_DBG_SLEEP_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga037c80fe1d7308cee68245715ef6cd9a">DBGMCU_CR_DBG_SLEEP</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga127e0531bc305bb460fd2417106bee61">DBGMCU_CR_DBG_SLEEP_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DBGMCU_CR_DBG_STOP_Pos</emphasis>   (1U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga71cd122085cdadba462f9e251ac35349">DBGMCU_CR_DBG_STOP_Msk</link>   (0x1UL &lt;&lt; DBGMCU_CR_DBG_STOP_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf511f21a8de5b0b66c862915eee8bf75">DBGMCU_CR_DBG_STOP</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga71cd122085cdadba462f9e251ac35349">DBGMCU_CR_DBG_STOP_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DBGMCU_CR_DBG_STANDBY_Pos</emphasis>   (2U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga52e9a797b04f9577456af2499f5bd9ff">DBGMCU_CR_DBG_STANDBY_Msk</link>   (0x1UL &lt;&lt; DBGMCU_CR_DBG_STANDBY_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga107a9396d63c892a8e614897c9d0b132">DBGMCU_CR_DBG_STANDBY</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga52e9a797b04f9577456af2499f5bd9ff">DBGMCU_CR_DBG_STANDBY_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DBGMCU_CR_TRACE_IOEN_Pos</emphasis>   (5U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga18007dc2c11d41a5dc449e37cb8c0c56">DBGMCU_CR_TRACE_IOEN_Msk</link>   (0x1UL &lt;&lt; DBGMCU_CR_TRACE_IOEN_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9034b6eb9d4dceadffc6a1d1959056c9">DBGMCU_CR_TRACE_IOEN</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga18007dc2c11d41a5dc449e37cb8c0c56">DBGMCU_CR_TRACE_IOEN_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DBGMCU_CR_TRACE_MODE_Pos</emphasis>   (6U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad641a08b344645d47a0789ffa25d7079">DBGMCU_CR_TRACE_MODE_Msk</link>   (0x3UL &lt;&lt; DBGMCU_CR_TRACE_MODE_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa1395189e10bdbc37bce9ea480e22d10">DBGMCU_CR_TRACE_MODE</link>   <link linkend="_group___peripheral___registers___bits___definition_1gad641a08b344645d47a0789ffa25d7079">DBGMCU_CR_TRACE_MODE_Msk</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2d41a4027853783633d929a43f8d6d85">DBGMCU_CR_TRACE_MODE_0</link>   (0x1UL &lt;&lt; DBGMCU_CR_TRACE_MODE_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7ba3a830051b53d43d850768242c503e">DBGMCU_CR_TRACE_MODE_1</link>   (0x2UL &lt;&lt; DBGMCU_CR_TRACE_MODE_Pos)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DBGMCU_CR_DBG_IWDG_STOP_Pos</emphasis>   (8U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga88f3dfaadbb5595332ed05635fdbec38">DBGMCU_CR_DBG_IWDG_STOP_Msk</link>   (0x1UL &lt;&lt; DBGMCU_CR_DBG_IWDG_STOP_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga06e02885e11d05135dd967b33fad68f1">DBGMCU_CR_DBG_IWDG_STOP</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga88f3dfaadbb5595332ed05635fdbec38">DBGMCU_CR_DBG_IWDG_STOP_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DBGMCU_CR_DBG_WWDG_STOP_Pos</emphasis>   (9U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga12c54ba904e47d16e3d48db0eef585f1">DBGMCU_CR_DBG_WWDG_STOP_Msk</link>   (0x1UL &lt;&lt; DBGMCU_CR_DBG_WWDG_STOP_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga626bea771c7fdb87e515685104d3a562">DBGMCU_CR_DBG_WWDG_STOP</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga12c54ba904e47d16e3d48db0eef585f1">DBGMCU_CR_DBG_WWDG_STOP_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DBGMCU_CR_DBG_TIM1_STOP_Pos</emphasis>   (10U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3a1b2ae8287b26f496acc2ea211967bc">DBGMCU_CR_DBG_TIM1_STOP_Msk</link>   (0x1UL &lt;&lt; DBGMCU_CR_DBG_TIM1_STOP_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5a786a8fa8a1c85e30265e76cdea814d">DBGMCU_CR_DBG_TIM1_STOP</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga3a1b2ae8287b26f496acc2ea211967bc">DBGMCU_CR_DBG_TIM1_STOP_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DBGMCU_CR_DBG_TIM2_STOP_Pos</emphasis>   (11U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga04fa26e4c86ccf19e811a6ebed5a9edb">DBGMCU_CR_DBG_TIM2_STOP_Msk</link>   (0x1UL &lt;&lt; DBGMCU_CR_DBG_TIM2_STOP_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaaa1ee73c14e640c4e97041a9ce3e221a">DBGMCU_CR_DBG_TIM2_STOP</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga04fa26e4c86ccf19e811a6ebed5a9edb">DBGMCU_CR_DBG_TIM2_STOP_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DBGMCU_CR_DBG_TIM3_STOP_Pos</emphasis>   (12U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga67be668166494a35fa6ee3f92097c524">DBGMCU_CR_DBG_TIM3_STOP_Msk</link>   (0x1UL &lt;&lt; DBGMCU_CR_DBG_TIM3_STOP_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac6801756368b597301f4098b69bce4e7">DBGMCU_CR_DBG_TIM3_STOP</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga67be668166494a35fa6ee3f92097c524">DBGMCU_CR_DBG_TIM3_STOP_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DBGMCU_CR_DBG_TIM4_STOP_Pos</emphasis>   (13U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga39fac14b7b1ff887817427caa41bc71b">DBGMCU_CR_DBG_TIM4_STOP_Msk</link>   (0x1UL &lt;&lt; DBGMCU_CR_DBG_TIM4_STOP_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7d562f812de81b99c6701d74812818fa">DBGMCU_CR_DBG_TIM4_STOP</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga39fac14b7b1ff887817427caa41bc71b">DBGMCU_CR_DBG_TIM4_STOP_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DBGMCU_CR_DBG_CAN1_STOP_Pos</emphasis>   (14U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga07e9c0f01ceacf5ff5f8844182f3ae2e">DBGMCU_CR_DBG_CAN1_STOP_Msk</link>   (0x1UL &lt;&lt; DBGMCU_CR_DBG_CAN1_STOP_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac503a3c7cb5acef966dc5b0b645944eb">DBGMCU_CR_DBG_CAN1_STOP</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga07e9c0f01ceacf5ff5f8844182f3ae2e">DBGMCU_CR_DBG_CAN1_STOP_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DBGMCU_CR_DBG_I2C1_SMBUS_TIMEOUT_Pos</emphasis>   (15U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf618d6a2043fc66cc946ccd8cc7502d2">DBGMCU_CR_DBG_I2C1_SMBUS_TIMEOUT_Msk</link>   (0x1UL &lt;&lt; DBGMCU_CR_DBG_I2C1_SMBUS_TIMEOUT_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga74c71dedb4221750d7e3d8237c8b7846">DBGMCU_CR_DBG_I2C1_SMBUS_TIMEOUT</link>   <link linkend="_group___peripheral___registers___bits___definition_1gaf618d6a2043fc66cc946ccd8cc7502d2">DBGMCU_CR_DBG_I2C1_SMBUS_TIMEOUT_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DBGMCU_CR_DBG_I2C2_SMBUS_TIMEOUT_Pos</emphasis>   (16U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac5256ff6dfdc31a123f98c129fee34e5">DBGMCU_CR_DBG_I2C2_SMBUS_TIMEOUT_Msk</link>   (0x1UL &lt;&lt; DBGMCU_CR_DBG_I2C2_SMBUS_TIMEOUT_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac13c4459ef41174c5f40b7f3f96bc075">DBGMCU_CR_DBG_I2C2_SMBUS_TIMEOUT</link>   <link linkend="_group___peripheral___registers___bits___definition_1gac5256ff6dfdc31a123f98c129fee34e5">DBGMCU_CR_DBG_I2C2_SMBUS_TIMEOUT_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">FLASH_ACR_LATENCY_Pos</emphasis>   (0U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabdcd07c55bf5197e31d5ad9ab61747a3">FLASH_ACR_LATENCY_Msk</link>   (0x7UL &lt;&lt; FLASH_ACR_LATENCY_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaef5e44cbb084160a6004ca9951ec7318">FLASH_ACR_LATENCY</link>   <link linkend="_group___peripheral___registers___bits___definition_1gabdcd07c55bf5197e31d5ad9ab61747a3">FLASH_ACR_LATENCY_Msk</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6560c1d58df18c8740d70591bf7bc1ad">FLASH_ACR_LATENCY_0</link>   (0x1UL &lt;&lt; FLASH_ACR_LATENCY_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga85155f5d3f34ebe83989513793498c72">FLASH_ACR_LATENCY_1</link>   (0x2UL &lt;&lt; FLASH_ACR_LATENCY_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga61b5089d0c86db787ebef496c9057918">FLASH_ACR_LATENCY_2</link>   (0x4UL &lt;&lt; FLASH_ACR_LATENCY_Pos)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">FLASH_ACR_HLFCYA_Pos</emphasis>   (3U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga00bf52999edda76e8f32f679d55b5887">FLASH_ACR_HLFCYA_Msk</link>   (0x1UL &lt;&lt; FLASH_ACR_HLFCYA_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6e66d0fa94c019e9c27a3d79e8228cd9">FLASH_ACR_HLFCYA</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga00bf52999edda76e8f32f679d55b5887">FLASH_ACR_HLFCYA_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">FLASH_ACR_PRFTBE_Pos</emphasis>   (4U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1640c1d9ecb35a7fdadfed6549f24bf9">FLASH_ACR_PRFTBE_Msk</link>   (0x1UL &lt;&lt; FLASH_ACR_PRFTBE_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5285ab198307213dce0629f9b7c6fc86">FLASH_ACR_PRFTBE</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga1640c1d9ecb35a7fdadfed6549f24bf9">FLASH_ACR_PRFTBE_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">FLASH_ACR_PRFTBS_Pos</emphasis>   (5U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga340d43b152f1f3fd9b357ffc7f73932a">FLASH_ACR_PRFTBS_Msk</link>   (0x1UL &lt;&lt; FLASH_ACR_PRFTBS_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1e73d25ffe7e7a258a873e1fbef17445">FLASH_ACR_PRFTBS</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga340d43b152f1f3fd9b357ffc7f73932a">FLASH_ACR_PRFTBS_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">FLASH_KEYR_FKEYR_Pos</emphasis>   (0U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga33eb12d541927bf107399dbf42bcb86e">FLASH_KEYR_FKEYR_Msk</link>   (0xFFFFFFFFUL &lt;&lt; FLASH_KEYR_FKEYR_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8a55ea632082aac5b60c62cc0eb0d556">FLASH_KEYR_FKEYR</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga33eb12d541927bf107399dbf42bcb86e">FLASH_KEYR_FKEYR_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RDP_KEY_Pos</emphasis>   (0U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaaae69b26ac6777a82165e4d36022c460">RDP_KEY_Msk</link>   (0xA5UL &lt;&lt; RDP_KEY_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae497135e5528d69274bf8daf7f077f23">RDP_KEY</link>   <link linkend="_group___peripheral___registers___bits___definition_1gaaae69b26ac6777a82165e4d36022c460">RDP_KEY_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">FLASH_KEY1_Pos</emphasis>   (0U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga537fb8ad6ef7109b9bf1149f46abd338">FLASH_KEY1_Msk</link>   (0x45670123UL &lt;&lt; FLASH_KEY1_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafd77e7bf91765d891ce63e2f0084b019">FLASH_KEY1</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga537fb8ad6ef7109b9bf1149f46abd338">FLASH_KEY1_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">FLASH_KEY2_Pos</emphasis>   (0U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa93ad44e0f998a855f5bed0caabf57dd">FLASH_KEY2_Msk</link>   (0xCDEF89ABUL &lt;&lt; FLASH_KEY2_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaee83d0f557e158da52f4a205db6b60a7">FLASH_KEY2</link>   <link linkend="_group___peripheral___registers___bits___definition_1gaa93ad44e0f998a855f5bed0caabf57dd">FLASH_KEY2_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">FLASH_OPTKEYR_OPTKEYR_Pos</emphasis>   (0U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad7c988b5f6c428e1e58e99a0a45172ff">FLASH_OPTKEYR_OPTKEYR_Msk</link>   (0xFFFFFFFFUL &lt;&lt; FLASH_OPTKEYR_OPTKEYR_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8b8c555ae65817c33733f3bbbacf111d">FLASH_OPTKEYR_OPTKEYR</link>   <link linkend="_group___peripheral___registers___bits___definition_1gad7c988b5f6c428e1e58e99a0a45172ff">FLASH_OPTKEYR_OPTKEYR_Msk</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1630c4f338daf2741daa1273f657164f">FLASH_OPTKEY1</link>   <link linkend="_group___peripheral___registers___bits___definition_1gafd77e7bf91765d891ce63e2f0084b019">FLASH_KEY1</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae0da3085d59cf73089bfb1a2b9d9367d">FLASH_OPTKEY2</link>   <link linkend="_group___peripheral___registers___bits___definition_1gaee83d0f557e158da52f4a205db6b60a7">FLASH_KEY2</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">FLASH_SR_BSY_Pos</emphasis>   (0U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3564806c8fbd6e0b6ddde539c3e37045">FLASH_SR_BSY_Msk</link>   (0x1UL &lt;&lt; FLASH_SR_BSY_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4b86181a96fd2f1cc3828e9d8d83d368">FLASH_SR_BSY</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga3564806c8fbd6e0b6ddde539c3e37045">FLASH_SR_BSY_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">FLASH_SR_PGERR_Pos</emphasis>   (2U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9a81dd644b636f16716399010e646714">FLASH_SR_PGERR_Msk</link>   (0x1UL &lt;&lt; FLASH_SR_PGERR_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga60f40ca765714598a62aa216a5ccd8e4">FLASH_SR_PGERR</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga9a81dd644b636f16716399010e646714">FLASH_SR_PGERR_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">FLASH_SR_WRPRTERR_Pos</emphasis>   (4U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4e08ec1f30003524a295eaeac30426a7">FLASH_SR_WRPRTERR_Msk</link>   (0x1UL &lt;&lt; FLASH_SR_WRPRTERR_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2e403606e5ac23cb07701aeebc1f73e5">FLASH_SR_WRPRTERR</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga4e08ec1f30003524a295eaeac30426a7">FLASH_SR_WRPRTERR_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">FLASH_SR_EOP_Pos</emphasis>   (5U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga386f68b5d2c3622b29811577932360ed">FLASH_SR_EOP_Msk</link>   (0x1UL &lt;&lt; FLASH_SR_EOP_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae1301c6b487cfefa247c54a576a0c12b">FLASH_SR_EOP</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga386f68b5d2c3622b29811577932360ed">FLASH_SR_EOP_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">FLASH_CR_PG_Pos</emphasis>   (0U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8bc468bdb6b58e9db0f91752dea96b1a">FLASH_CR_PG_Msk</link>   (0x1UL &lt;&lt; FLASH_CR_PG_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga47754b39bd7a7c79c251d6376f97f661">FLASH_CR_PG</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga8bc468bdb6b58e9db0f91752dea96b1a">FLASH_CR_PG_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">FLASH_CR_PER_Pos</emphasis>   (1U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5ebb9718882d5ced359b67417421da6b">FLASH_CR_PER_Msk</link>   (0x1UL &lt;&lt; FLASH_CR_PER_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad845355ade49d56cf70ad0ff09595a23">FLASH_CR_PER</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga5ebb9718882d5ced359b67417421da6b">FLASH_CR_PER_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">FLASH_CR_MER_Pos</emphasis>   (2U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3f1b8b67a6173c11f950347f09e63888">FLASH_CR_MER_Msk</link>   (0x1UL &lt;&lt; FLASH_CR_MER_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4a287aa5a625125301306a02fb69c53a">FLASH_CR_MER</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga3f1b8b67a6173c11f950347f09e63888">FLASH_CR_MER_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">FLASH_CR_OPTPG_Pos</emphasis>   (4U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga25a94f4bf8453aae2d98d3e4465b5195">FLASH_CR_OPTPG_Msk</link>   (0x1UL &lt;&lt; FLASH_CR_OPTPG_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6736a5478a87f35a6a0cb66d8784a5ab">FLASH_CR_OPTPG</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga25a94f4bf8453aae2d98d3e4465b5195">FLASH_CR_OPTPG_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">FLASH_CR_OPTER_Pos</emphasis>   (5U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2c77052daf608eb7d7f6cedfd3c996ef">FLASH_CR_OPTER_Msk</link>   (0x1UL &lt;&lt; FLASH_CR_OPTER_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga19fbf5dc4339b1ec8630675f03ad6fe0">FLASH_CR_OPTER</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga2c77052daf608eb7d7f6cedfd3c996ef">FLASH_CR_OPTER_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">FLASH_CR_STRT_Pos</emphasis>   (6U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1ce773f84ec7782c408a8d9cef09f496">FLASH_CR_STRT_Msk</link>   (0x1UL &lt;&lt; FLASH_CR_STRT_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafe4dd28134f93f52b1d4ec5b36a99864">FLASH_CR_STRT</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga1ce773f84ec7782c408a8d9cef09f496">FLASH_CR_STRT_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">FLASH_CR_LOCK_Pos</emphasis>   (7U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7954a2bc4dd25495e8c164454817a966">FLASH_CR_LOCK_Msk</link>   (0x1UL &lt;&lt; FLASH_CR_LOCK_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab25f1fa4127fa015361b61a6f3180784">FLASH_CR_LOCK</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga7954a2bc4dd25495e8c164454817a966">FLASH_CR_LOCK_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">FLASH_CR_OPTWRE_Pos</emphasis>   (9U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaff4a5e6297b7507e1b62419d3a623390">FLASH_CR_OPTWRE_Msk</link>   (0x1UL &lt;&lt; FLASH_CR_OPTWRE_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga27d44bc9617cc430de9413b385dfe0c3">FLASH_CR_OPTWRE</link>   <link linkend="_group___peripheral___registers___bits___definition_1gaff4a5e6297b7507e1b62419d3a623390">FLASH_CR_OPTWRE_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">FLASH_CR_ERRIE_Pos</emphasis>   (10U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac9f1e535996ab89de1ca07a32a11e526">FLASH_CR_ERRIE_Msk</link>   (0x1UL &lt;&lt; FLASH_CR_ERRIE_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga930897cecdaa9dbef8c640b84acbd8c2">FLASH_CR_ERRIE</link>   <link linkend="_group___peripheral___registers___bits___definition_1gac9f1e535996ab89de1ca07a32a11e526">FLASH_CR_ERRIE_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">FLASH_CR_EOPIE_Pos</emphasis>   (12U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab0866e1ddcbf0e7a895ca9a4794db4bd">FLASH_CR_EOPIE_Msk</link>   (0x1UL &lt;&lt; FLASH_CR_EOPIE_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab9e69856f654ec430a42791a34799db0">FLASH_CR_EOPIE</link>   <link linkend="_group___peripheral___registers___bits___definition_1gab0866e1ddcbf0e7a895ca9a4794db4bd">FLASH_CR_EOPIE_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">FLASH_AR_FAR_Pos</emphasis>   (0U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaffd9ac121eb59edceae2f53fcd6d291b">FLASH_AR_FAR_Msk</link>   (0xFFFFFFFFUL &lt;&lt; FLASH_AR_FAR_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaafc00fde8118ce03602d00d34a80fec4">FLASH_AR_FAR</link>   <link linkend="_group___peripheral___registers___bits___definition_1gaffd9ac121eb59edceae2f53fcd6d291b">FLASH_AR_FAR_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">FLASH_OBR_OPTERR_Pos</emphasis>   (0U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga63c9d7ff5a6f5c5807cdf9b0ea6c9de1">FLASH_OBR_OPTERR_Msk</link>   (0x1UL &lt;&lt; FLASH_OBR_OPTERR_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab52c27d6657bd72f1860fa25a1faf8e3">FLASH_OBR_OPTERR</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga63c9d7ff5a6f5c5807cdf9b0ea6c9de1">FLASH_OBR_OPTERR_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">FLASH_OBR_RDPRT_Pos</emphasis>   (1U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga592fe4d6a31168c065178c9fd45b2bd8">FLASH_OBR_RDPRT_Msk</link>   (0x1UL &lt;&lt; FLASH_OBR_RDPRT_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga052763d6c2daf0a422577a6c8a0be977">FLASH_OBR_RDPRT</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga592fe4d6a31168c065178c9fd45b2bd8">FLASH_OBR_RDPRT_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">FLASH_OBR_IWDG_SW_Pos</emphasis>   (2U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7ce987133feb2311067ac98fec8e126e">FLASH_OBR_IWDG_SW_Msk</link>   (0x1UL &lt;&lt; FLASH_OBR_IWDG_SW_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaecbb0d905783c45eedfcc51230f9226b">FLASH_OBR_IWDG_SW</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga7ce987133feb2311067ac98fec8e126e">FLASH_OBR_IWDG_SW_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">FLASH_OBR_nRST_STOP_Pos</emphasis>   (3U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad1e122c9fc8103644e310bef58ed57fb">FLASH_OBR_nRST_STOP_Msk</link>   (0x1UL &lt;&lt; FLASH_OBR_nRST_STOP_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8e84d6c706420de2335619043a06760d">FLASH_OBR_nRST_STOP</link>   <link linkend="_group___peripheral___registers___bits___definition_1gad1e122c9fc8103644e310bef58ed57fb">FLASH_OBR_nRST_STOP_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">FLASH_OBR_nRST_STDBY_Pos</emphasis>   (4U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaddbf2bf2e4c6cab17c7eb7f226184f98">FLASH_OBR_nRST_STDBY_Msk</link>   (0x1UL &lt;&lt; FLASH_OBR_nRST_STDBY_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3d863a776a1d5a136e267bac209f6a85">FLASH_OBR_nRST_STDBY</link>   <link linkend="_group___peripheral___registers___bits___definition_1gaddbf2bf2e4c6cab17c7eb7f226184f98">FLASH_OBR_nRST_STDBY_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">FLASH_OBR_USER_Pos</emphasis>   (2U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8e68fa3437ad3429abe48f86782967e1">FLASH_OBR_USER_Msk</link>   (0x7UL &lt;&lt; FLASH_OBR_USER_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1585552c59923cb1e1979cdfdc77b991">FLASH_OBR_USER</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga8e68fa3437ad3429abe48f86782967e1">FLASH_OBR_USER_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">FLASH_OBR_DATA0_Pos</emphasis>   (10U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabdc8395646781a1dac3c37e3410310e8">FLASH_OBR_DATA0_Msk</link>   (0xFFUL &lt;&lt; FLASH_OBR_DATA0_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9380684d6fc14b681adf7eb97964c0bf">FLASH_OBR_DATA0</link>   <link linkend="_group___peripheral___registers___bits___definition_1gabdc8395646781a1dac3c37e3410310e8">FLASH_OBR_DATA0_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">FLASH_OBR_DATA1_Pos</emphasis>   (18U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga758a49a002547e2d7536c7f6249347e6">FLASH_OBR_DATA1_Msk</link>   (0xFFUL &lt;&lt; FLASH_OBR_DATA1_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae48a097cfc60d888756d3fda266d87c9">FLASH_OBR_DATA1</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga758a49a002547e2d7536c7f6249347e6">FLASH_OBR_DATA1_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">FLASH_WRPR_WRP_Pos</emphasis>   (0U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9ccbeafd9e71de3e99373fef601eacd2">FLASH_WRPR_WRP_Msk</link>   (0xFFFFFFFFUL &lt;&lt; FLASH_WRPR_WRP_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1d3842e780ec47c1127de0ed4a93821d">FLASH_WRPR_WRP</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga9ccbeafd9e71de3e99373fef601eacd2">FLASH_WRPR_WRP_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">FLASH_RDP_RDP_Pos</emphasis>   (0U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1afabbb941e194f9db3e1ff365432fd8">FLASH_RDP_RDP_Msk</link>   (0xFFUL &lt;&lt; FLASH_RDP_RDP_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaebd716ae96657c56919fe5047cc0d65d">FLASH_RDP_RDP</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga1afabbb941e194f9db3e1ff365432fd8">FLASH_RDP_RDP_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">FLASH_RDP_nRDP_Pos</emphasis>   (8U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7ecea2b92a7fc17580e71e16c735f850">FLASH_RDP_nRDP_Msk</link>   (0xFFUL &lt;&lt; FLASH_RDP_nRDP_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1145e521145389b9072e85252e54ca3d">FLASH_RDP_nRDP</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga7ecea2b92a7fc17580e71e16c735f850">FLASH_RDP_nRDP_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">FLASH_USER_USER_Pos</emphasis>   (16U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac302a075c1d89be311421063c0844e95">FLASH_USER_USER_Msk</link>   (0xFFUL &lt;&lt; FLASH_USER_USER_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaab0317a3e9f0e692213011164fb0d2de">FLASH_USER_USER</link>   <link linkend="_group___peripheral___registers___bits___definition_1gac302a075c1d89be311421063c0844e95">FLASH_USER_USER_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">FLASH_USER_nUSER_Pos</emphasis>   (24U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac324dec4382df4641ffcd048253cc829">FLASH_USER_nUSER_Msk</link>   (0xFFUL &lt;&lt; FLASH_USER_nUSER_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6f0334d45dfeb5ab7fd84311ddd0379e">FLASH_USER_nUSER</link>   <link linkend="_group___peripheral___registers___bits___definition_1gac324dec4382df4641ffcd048253cc829">FLASH_USER_nUSER_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">FLASH_DATA0_DATA0_Pos</emphasis>   (0U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga023b616921dce0fd1181810a911646ef">FLASH_DATA0_DATA0_Msk</link>   (0xFFUL &lt;&lt; FLASH_DATA0_DATA0_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga56179fa514ee5fa01267bcdc8a6695e5">FLASH_DATA0_DATA0</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga023b616921dce0fd1181810a911646ef">FLASH_DATA0_DATA0_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">FLASH_DATA0_nDATA0_Pos</emphasis>   (8U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga597ef27b0138fe150cef04fd7c986bf3">FLASH_DATA0_nDATA0_Msk</link>   (0xFFUL &lt;&lt; FLASH_DATA0_nDATA0_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga00a2e88c10868d2c044a8010b12019e8">FLASH_DATA0_nDATA0</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga597ef27b0138fe150cef04fd7c986bf3">FLASH_DATA0_nDATA0_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">FLASH_DATA1_DATA1_Pos</emphasis>   (16U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa26b4a2f158852398788f3d8c7b707ee">FLASH_DATA1_DATA1_Msk</link>   (0xFFUL &lt;&lt; FLASH_DATA1_DATA1_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9c7747463ef29d4d2638db99b2eb17af">FLASH_DATA1_DATA1</link>   <link linkend="_group___peripheral___registers___bits___definition_1gaa26b4a2f158852398788f3d8c7b707ee">FLASH_DATA1_DATA1_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">FLASH_DATA1_nDATA1_Pos</emphasis>   (24U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga79c77df1c2fb140340a5342c97c25776">FLASH_DATA1_nDATA1_Msk</link>   (0xFFUL &lt;&lt; FLASH_DATA1_nDATA1_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab7f6704e3cbf43d8385d61656111f5e8">FLASH_DATA1_nDATA1</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga79c77df1c2fb140340a5342c97c25776">FLASH_DATA1_nDATA1_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">FLASH_WRP0_WRP0_Pos</emphasis>   (0U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gacbf4334a7b9a979e3bb14b4f50e868bc">FLASH_WRP0_WRP0_Msk</link>   (0xFFUL &lt;&lt; FLASH_WRP0_WRP0_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa956fef145edf00d54046e44305a005a">FLASH_WRP0_WRP0</link>   <link linkend="_group___peripheral___registers___bits___definition_1gacbf4334a7b9a979e3bb14b4f50e868bc">FLASH_WRP0_WRP0_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">FLASH_WRP0_nWRP0_Pos</emphasis>   (8U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0569c06e656e1357d42d9548ef266659">FLASH_WRP0_nWRP0_Msk</link>   (0xFFUL &lt;&lt; FLASH_WRP0_nWRP0_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaff06814ffdd40e0f41b8abfb58a94533">FLASH_WRP0_nWRP0</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga0569c06e656e1357d42d9548ef266659">FLASH_WRP0_nWRP0_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">FLASH_WRP1_WRP1_Pos</emphasis>   (16U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad659f7ae0ed4af971ed842034f8ce477">FLASH_WRP1_WRP1_Msk</link>   (0xFFUL &lt;&lt; FLASH_WRP1_WRP1_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae6e79cb6593a9aac4cf4ac87903502bb">FLASH_WRP1_WRP1</link>   <link linkend="_group___peripheral___registers___bits___definition_1gad659f7ae0ed4af971ed842034f8ce477">FLASH_WRP1_WRP1_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">FLASH_WRP1_nWRP1_Pos</emphasis>   (24U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0309fc356e1fe51f5248c135ff210616">FLASH_WRP1_nWRP1_Msk</link>   (0xFFUL &lt;&lt; FLASH_WRP1_nWRP1_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4b856e9d7bb136f77c185cdf7a778810">FLASH_WRP1_nWRP1</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga0309fc356e1fe51f5248c135ff210616">FLASH_WRP1_nWRP1_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">FLASH_WRP2_WRP2_Pos</emphasis>   (0U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1a7d4b7848ac97481f69e4a858deccb1">FLASH_WRP2_WRP2_Msk</link>   (0xFFUL &lt;&lt; FLASH_WRP2_WRP2_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1e05a6cccc474ddd580c89ca35fab8f6">FLASH_WRP2_WRP2</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga1a7d4b7848ac97481f69e4a858deccb1">FLASH_WRP2_WRP2_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">FLASH_WRP2_nWRP2_Pos</emphasis>   (8U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7bb79ff11fc9b683416c6e22e9113de6">FLASH_WRP2_nWRP2_Msk</link>   (0xFFUL &lt;&lt; FLASH_WRP2_nWRP2_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab31b050ba2b32d47ba500a9b2968790f">FLASH_WRP2_nWRP2</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga7bb79ff11fc9b683416c6e22e9113de6">FLASH_WRP2_nWRP2_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">FLASH_WRP3_WRP3_Pos</emphasis>   (16U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gadd271fa8d3ab0764af8d9627533dcd78">FLASH_WRP3_WRP3_Msk</link>   (0xFFUL &lt;&lt; FLASH_WRP3_WRP3_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5c60a5c1b02b5edb3e4ad04de3dea4c1">FLASH_WRP3_WRP3</link>   <link linkend="_group___peripheral___registers___bits___definition_1gadd271fa8d3ab0764af8d9627533dcd78">FLASH_WRP3_WRP3_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">FLASH_WRP3_nWRP3_Pos</emphasis>   (24U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1be17257a1adddb9adf4975e75425170">FLASH_WRP3_nWRP3_Msk</link>   (0xFFUL &lt;&lt; FLASH_WRP3_nWRP3_Pos)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga73b1ae40a4a63c467a202d505afd0beb">FLASH_WRP3_nWRP3</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga1be17257a1adddb9adf4975e75425170">FLASH_WRP3_nWRP3_Msk</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">IS_ADC_ALL_INSTANCE</emphasis>(INSTANCE)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">IS_ADC_COMMON_INSTANCE</emphasis>(INSTANCE)   ((INSTANCE) == ADC12_COMMON)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">IS_ADC_MULTIMODE_MASTER_INSTANCE</emphasis>(INSTANCE)   ((INSTANCE) == ADC1)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">IS_ADC_DMA_CAPABILITY_INSTANCE</emphasis>(INSTANCE)   ((INSTANCE) == ADC1)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">IS_CAN_ALL_INSTANCE</emphasis>(INSTANCE)   ((INSTANCE) == CAN1)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">IS_CRC_ALL_INSTANCE</emphasis>(INSTANCE)   ((INSTANCE) == CRC)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">IS_DMA_ALL_INSTANCE</emphasis>(INSTANCE)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">IS_GPIO_ALL_INSTANCE</emphasis>(INSTANCE)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">IS_GPIO_AF_INSTANCE</emphasis>(INSTANCE)   IS_GPIO_ALL_INSTANCE(INSTANCE)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">IS_GPIO_LOCK_INSTANCE</emphasis>(INSTANCE)   IS_GPIO_ALL_INSTANCE(INSTANCE)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">IS_I2C_ALL_INSTANCE</emphasis>(INSTANCE)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">IS_SMBUS_ALL_INSTANCE</emphasis>   IS_I2C_ALL_INSTANCE</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">IS_IWDG_ALL_INSTANCE</emphasis>(INSTANCE)   ((INSTANCE) == IWDG)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">IS_SPI_ALL_INSTANCE</emphasis>(INSTANCE)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">IS_TIM_INSTANCE</emphasis>(INSTANCE)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">IS_TIM_ADVANCED_INSTANCE</emphasis>(INSTANCE)   ((INSTANCE) == TIM1)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">IS_TIM_CC1_INSTANCE</emphasis>(INSTANCE)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">IS_TIM_CC2_INSTANCE</emphasis>(INSTANCE)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">IS_TIM_CC3_INSTANCE</emphasis>(INSTANCE)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">IS_TIM_CC4_INSTANCE</emphasis>(INSTANCE)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE</emphasis>(INSTANCE)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">IS_TIM_CLOCKSOURCE_ETRMODE2_INSTANCE</emphasis>(INSTANCE)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">IS_TIM_CLOCKSOURCE_TIX_INSTANCE</emphasis>(INSTANCE)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">IS_TIM_CLOCKSOURCE_ITRX_INSTANCE</emphasis>(INSTANCE)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">IS_TIM_OCXREF_CLEAR_INSTANCE</emphasis>(INSTANCE)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">IS_TIM_ENCODER_INTERFACE_INSTANCE</emphasis>(INSTANCE)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">IS_TIM_XOR_INSTANCE</emphasis>(INSTANCE)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">IS_TIM_MASTER_INSTANCE</emphasis>(INSTANCE)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">IS_TIM_SLAVE_INSTANCE</emphasis>(INSTANCE)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">IS_TIM_SYNCHRO_INSTANCE</emphasis>(INSTANCE)   IS_TIM_MASTER_INSTANCE(INSTANCE)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">IS_TIM_DMABURST_INSTANCE</emphasis>(INSTANCE)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">IS_TIM_BREAK_INSTANCE</emphasis>(INSTANCE)     ((INSTANCE) == TIM1)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">IS_TIM_CCX_INSTANCE</emphasis>(INSTANCE,  CHANNEL)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">IS_TIM_CCXN_INSTANCE</emphasis>(INSTANCE,  CHANNEL)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">IS_TIM_COUNTER_MODE_SELECT_INSTANCE</emphasis>(INSTANCE)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">IS_TIM_REPETITION_COUNTER_INSTANCE</emphasis>(INSTANCE)     ((INSTANCE) == TIM1)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">IS_TIM_CLOCK_DIVISION_INSTANCE</emphasis>(INSTANCE)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">IS_TIM_DMA_INSTANCE</emphasis>(INSTANCE)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">IS_TIM_DMA_CC_INSTANCE</emphasis>(INSTANCE)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">IS_TIM_COMMUTATION_EVENT_INSTANCE</emphasis>(INSTANCE)     ((INSTANCE) == TIM1)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">IS_TIM_ETR_INSTANCE</emphasis>(INSTANCE)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">IS_TIM_HALL_SENSOR_INTERFACE_INSTANCE</emphasis>(INSTANCE)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">IS_TIM_32B_COUNTER_INSTANCE</emphasis>(INSTANCE)   0U</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">IS_USART_INSTANCE</emphasis>(INSTANCE)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">IS_UART_INSTANCE</emphasis>(INSTANCE)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">IS_UART_HALFDUPLEX_INSTANCE</emphasis>(INSTANCE)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">IS_UART_LIN_INSTANCE</emphasis>(INSTANCE)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">IS_UART_HWFLOW_INSTANCE</emphasis>(INSTANCE)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">IS_SMARTCARD_INSTANCE</emphasis>(INSTANCE)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">IS_IRDA_INSTANCE</emphasis>(INSTANCE)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">IS_UART_MULTIPROCESSOR_INSTANCE</emphasis>(INSTANCE)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">IS_UART_DMA_INSTANCE</emphasis>(INSTANCE)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">IS_RTC_ALL_INSTANCE</emphasis>(INSTANCE)   ((INSTANCE) == RTC)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">IS_WWDG_ALL_INSTANCE</emphasis>(INSTANCE)   ((INSTANCE) == WWDG)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">IS_PCD_ALL_INSTANCE</emphasis>(INSTANCE)   ((INSTANCE) == USB)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_HSE_MIN</emphasis>   4000000U</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_HSE_MAX</emphasis>   16000000U</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">RCC_MAX_FREQUENCY</emphasis>   72000000U</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ADC1_IRQn</emphasis>   <link linkend="_group___peripheral__interrupt__number__definition_1gga7e1129cd8a196f4284d41db3e82ad5c8a19cf421347f52d547d370887640c158a">ADC1_2_IRQn</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">TIM1_BRK_TIM9_IRQn</emphasis>   <link linkend="_group___peripheral__interrupt__number__definition_1gga7e1129cd8a196f4284d41db3e82ad5c8a53b88408ead2373e64f39fd0c79fa88f">TIM1_BRK_IRQn</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">TIM9_IRQn</emphasis>   <link linkend="_group___peripheral__interrupt__number__definition_1gga7e1129cd8a196f4284d41db3e82ad5c8a53b88408ead2373e64f39fd0c79fa88f">TIM1_BRK_IRQn</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">TIM1_BRK_TIM15_IRQn</emphasis>   <link linkend="_group___peripheral__interrupt__number__definition_1gga7e1129cd8a196f4284d41db3e82ad5c8a53b88408ead2373e64f39fd0c79fa88f">TIM1_BRK_IRQn</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">TIM11_IRQn</emphasis>   <link linkend="_group___peripheral__interrupt__number__definition_1gga7e1129cd8a196f4284d41db3e82ad5c8ac50e91f8ec34b86d84dec304e2b61a6c">TIM1_TRG_COM_IRQn</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">TIM1_TRG_COM_TIM11_IRQn</emphasis>   <link linkend="_group___peripheral__interrupt__number__definition_1gga7e1129cd8a196f4284d41db3e82ad5c8ac50e91f8ec34b86d84dec304e2b61a6c">TIM1_TRG_COM_IRQn</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">TIM1_TRG_COM_TIM17_IRQn</emphasis>   <link linkend="_group___peripheral__interrupt__number__definition_1gga7e1129cd8a196f4284d41db3e82ad5c8ac50e91f8ec34b86d84dec304e2b61a6c">TIM1_TRG_COM_IRQn</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">TIM10_IRQn</emphasis>   <link linkend="_group___peripheral__interrupt__number__definition_1gga7e1129cd8a196f4284d41db3e82ad5c8a78ef1a20c5b8e93cb17bf90afc0c5bd9">TIM1_UP_IRQn</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">TIM1_UP_TIM10_IRQn</emphasis>   <link linkend="_group___peripheral__interrupt__number__definition_1gga7e1129cd8a196f4284d41db3e82ad5c8a78ef1a20c5b8e93cb17bf90afc0c5bd9">TIM1_UP_IRQn</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">TIM1_UP_TIM16_IRQn</emphasis>   <link linkend="_group___peripheral__interrupt__number__definition_1gga7e1129cd8a196f4284d41db3e82ad5c8a78ef1a20c5b8e93cb17bf90afc0c5bd9">TIM1_UP_IRQn</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">OTG_FS_WKUP_IRQn</emphasis>   <link linkend="_group___peripheral__interrupt__number__definition_1gga7e1129cd8a196f4284d41db3e82ad5c8a2ad262973688511beafcd1312ce78357">USBWakeUp_IRQn</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CEC_IRQn</emphasis>   <link linkend="_group___peripheral__interrupt__number__definition_1gga7e1129cd8a196f4284d41db3e82ad5c8a2ad262973688511beafcd1312ce78357">USBWakeUp_IRQn</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN1_TX_IRQn</emphasis>   <link linkend="_group___peripheral__interrupt__number__definition_1gga7e1129cd8a196f4284d41db3e82ad5c8a6baa609f83561f41f7715ff14eeb7d0f">USB_HP_CAN1_TX_IRQn</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">USB_HP_IRQn</emphasis>   <link linkend="_group___peripheral__interrupt__number__definition_1gga7e1129cd8a196f4284d41db3e82ad5c8a6baa609f83561f41f7715ff14eeb7d0f">USB_HP_CAN1_TX_IRQn</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">USB_LP_IRQn</emphasis>   <link linkend="_group___peripheral__interrupt__number__definition_1gga7e1129cd8a196f4284d41db3e82ad5c8a44d80f3b50a6e2526b806ddc87c4ce86">USB_LP_CAN1_RX0_IRQn</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN1_RX0_IRQn</emphasis>   <link linkend="_group___peripheral__interrupt__number__definition_1gga7e1129cd8a196f4284d41db3e82ad5c8a44d80f3b50a6e2526b806ddc87c4ce86">USB_LP_CAN1_RX0_IRQn</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">ADC1_IRQHandler</emphasis>   ADC1_2_IRQHandler</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">TIM1_BRK_TIM9_IRQHandler</emphasis>   TIM1_BRK_IRQHandler</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">TIM9_IRQHandler</emphasis>   TIM1_BRK_IRQHandler</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">TIM1_BRK_TIM15_IRQHandler</emphasis>   TIM1_BRK_IRQHandler</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">TIM11_IRQHandler</emphasis>   TIM1_TRG_COM_IRQHandler</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">TIM1_TRG_COM_TIM11_IRQHandler</emphasis>   TIM1_TRG_COM_IRQHandler</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">TIM1_TRG_COM_TIM17_IRQHandler</emphasis>   TIM1_TRG_COM_IRQHandler</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">TIM10_IRQHandler</emphasis>   TIM1_UP_IRQHandler</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">TIM1_UP_TIM10_IRQHandler</emphasis>   TIM1_UP_IRQHandler</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">TIM1_UP_TIM16_IRQHandler</emphasis>   TIM1_UP_IRQHandler</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">OTG_FS_WKUP_IRQHandler</emphasis>   USBWakeUp_IRQHandler</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CEC_IRQHandler</emphasis>   USBWakeUp_IRQHandler</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN1_TX_IRQHandler</emphasis>   USB_HP_CAN1_TX_IRQHandler</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">USB_HP_IRQHandler</emphasis>   USB_HP_CAN1_TX_IRQHandler</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">USB_LP_IRQHandler</emphasis>   <link linkend="_stm32f1xx__it_8c_1af57bde854fa2b396f29664995a502b19">USB_LP_CAN1_RX0_IRQHandler</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">CAN1_RX0_IRQHandler</emphasis>   <link linkend="_stm32f1xx__it_8c_1af57bde854fa2b396f29664995a502b19">USB_LP_CAN1_RX0_IRQHandler</link></para>
</listitem>
        </itemizedlist>
</simplesect>
<simplesect>
    <title>Enumerations    </title>
        <itemizedlist>
            <listitem><para>enum <link linkend="_group___peripheral__interrupt__number__definition_1ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</link> { 
<link linkend="_group___peripheral__interrupt__number__definition_1gga7e1129cd8a196f4284d41db3e82ad5c8ade177d9c70c89e084093024b932a4e30">NonMaskableInt_IRQn</link> = -14
, <link linkend="_group___peripheral__interrupt__number__definition_1gga7e1129cd8a196f4284d41db3e82ad5c8ab1a222a34a32f0ef5ac65e714efc1f85">HardFault_IRQn</link> = -13
, <link linkend="_group___peripheral__interrupt__number__definition_1gga7e1129cd8a196f4284d41db3e82ad5c8a33ff1cf7098de65d61b6354fee6cd5aa">MemoryManagement_IRQn</link> = -12
, <link linkend="_group___peripheral__interrupt__number__definition_1gga7e1129cd8a196f4284d41db3e82ad5c8a8693500eff174f16119e96234fee73af">BusFault_IRQn</link> = -11
, 
<link linkend="_group___peripheral__interrupt__number__definition_1gga7e1129cd8a196f4284d41db3e82ad5c8a6895237c9443601ac832efa635dd8bbf">UsageFault_IRQn</link> = -10
, <link linkend="_group___peripheral__interrupt__number__definition_1gga7e1129cd8a196f4284d41db3e82ad5c8a4ce820b3cc6cf3a796b41aadc0cf1237">SVCall_IRQn</link> = -5
, <link linkend="_group___peripheral__interrupt__number__definition_1gga7e1129cd8a196f4284d41db3e82ad5c8a8e033fcef7aed98a31c60a7de206722c">DebugMonitor_IRQn</link> = -4
, <link linkend="_group___peripheral__interrupt__number__definition_1gga7e1129cd8a196f4284d41db3e82ad5c8a03c3cc89984928816d81793fc7bce4a2">PendSV_IRQn</link> = -2
, 
<link linkend="_group___peripheral__interrupt__number__definition_1gga7e1129cd8a196f4284d41db3e82ad5c8a6dbff8f8543325f3474cbae2446776e7">SysTick_IRQn</link> = -1
, <link linkend="_group___peripheral__interrupt__number__definition_1gga7e1129cd8a196f4284d41db3e82ad5c8a971089d7566ef902dfa0c80ac3a8fd52">WWDG_IRQn</link> = 0
, <link linkend="_group___peripheral__interrupt__number__definition_1gga7e1129cd8a196f4284d41db3e82ad5c8ab0b51ffcc4dcf5661141b79c8e5bd924">PVD_IRQn</link> = 1
, <link linkend="_group___peripheral__interrupt__number__definition_1gga7e1129cd8a196f4284d41db3e82ad5c8a285d93ad54a43d831dc4955299c5b862">TAMPER_IRQn</link> = 2
, 
<link linkend="_group___peripheral__interrupt__number__definition_1gga7e1129cd8a196f4284d41db3e82ad5c8adcc0f2770f7f57f75fac3d8bcac0e858">RTC_IRQn</link> = 3
, <link linkend="_group___peripheral__interrupt__number__definition_1gga7e1129cd8a196f4284d41db3e82ad5c8a91b73963ce243a1d031576d49e137fab">FLASH_IRQn</link> = 4
, <link linkend="_group___peripheral__interrupt__number__definition_1gga7e1129cd8a196f4284d41db3e82ad5c8a5710b22392997bac63daa5c999730f77">RCC_IRQn</link> = 5
, <link linkend="_group___peripheral__interrupt__number__definition_1gga7e1129cd8a196f4284d41db3e82ad5c8ab6aa6f87d26bbc6cf99b067b8d75c2f7">EXTI0_IRQn</link> = 6
, 
<link linkend="_group___peripheral__interrupt__number__definition_1gga7e1129cd8a196f4284d41db3e82ad5c8ae4badcdecdb94eb10129c4c0577c5e19">EXTI1_IRQn</link> = 7
, <link linkend="_group___peripheral__interrupt__number__definition_1gga7e1129cd8a196f4284d41db3e82ad5c8a082cb3f7839069a0715fd76c7eacbbc9">EXTI2_IRQn</link> = 8
, <link linkend="_group___peripheral__interrupt__number__definition_1gga7e1129cd8a196f4284d41db3e82ad5c8add889c84ba5de466ced209069e05d602">EXTI3_IRQn</link> = 9
, <link linkend="_group___peripheral__interrupt__number__definition_1gga7e1129cd8a196f4284d41db3e82ad5c8ab70a40106ca4486770df5d2072d9ac0e">EXTI4_IRQn</link> = 10
, 
<link linkend="_group___peripheral__interrupt__number__definition_1gga7e1129cd8a196f4284d41db3e82ad5c8a3ccf41a34f494246c67d3239afa9c97f">DMA1_Channel1_IRQn</link> = 11
, <link linkend="_group___peripheral__interrupt__number__definition_1gga7e1129cd8a196f4284d41db3e82ad5c8a1c7824eed187b747bcf8a3b4cd22c8fc">DMA1_Channel2_IRQn</link> = 12
, <link linkend="_group___peripheral__interrupt__number__definition_1gga7e1129cd8a196f4284d41db3e82ad5c8a3d575a484e3cb668a42e6f9074112d23">DMA1_Channel3_IRQn</link> = 13
, <link linkend="_group___peripheral__interrupt__number__definition_1gga7e1129cd8a196f4284d41db3e82ad5c8ae36905d55d7cbb8ffb2de44c9b88bb31">DMA1_Channel4_IRQn</link> = 14
, 
<link linkend="_group___peripheral__interrupt__number__definition_1gga7e1129cd8a196f4284d41db3e82ad5c8abf98e4379328f74686524faa05bf6177">DMA1_Channel5_IRQn</link> = 15
, <link linkend="_group___peripheral__interrupt__number__definition_1gga7e1129cd8a196f4284d41db3e82ad5c8aab3710849c919f2327eaa001d9e2a7a0">DMA1_Channel6_IRQn</link> = 16
, <link linkend="_group___peripheral__interrupt__number__definition_1gga7e1129cd8a196f4284d41db3e82ad5c8a6617c3c1d75470b8bfcc48f82ff38fd1">DMA1_Channel7_IRQn</link> = 17
, <link linkend="_group___peripheral__interrupt__number__definition_1gga7e1129cd8a196f4284d41db3e82ad5c8a19cf421347f52d547d370887640c158a">ADC1_2_IRQn</link> = 18
, 
<link linkend="_group___peripheral__interrupt__number__definition_1gga7e1129cd8a196f4284d41db3e82ad5c8a6baa609f83561f41f7715ff14eeb7d0f">USB_HP_CAN1_TX_IRQn</link> = 19
, <link linkend="_group___peripheral__interrupt__number__definition_1gga7e1129cd8a196f4284d41db3e82ad5c8a44d80f3b50a6e2526b806ddc87c4ce86">USB_LP_CAN1_RX0_IRQn</link> = 20
, <link linkend="_group___peripheral__interrupt__number__definition_1gga7e1129cd8a196f4284d41db3e82ad5c8af71ef06c4f9ff0e1691c21ff3670acd4">CAN1_RX1_IRQn</link> = 21
, <link linkend="_group___peripheral__interrupt__number__definition_1gga7e1129cd8a196f4284d41db3e82ad5c8a0f5f129d88a5606a378811e43039e274">CAN1_SCE_IRQn</link> = 22
, 
<link linkend="_group___peripheral__interrupt__number__definition_1gga7e1129cd8a196f4284d41db3e82ad5c8aa3aa50e0353871985facf62d055faa52">EXTI9_5_IRQn</link> = 23
, <link linkend="_group___peripheral__interrupt__number__definition_1gga7e1129cd8a196f4284d41db3e82ad5c8a53b88408ead2373e64f39fd0c79fa88f">TIM1_BRK_IRQn</link> = 24
, <link linkend="_group___peripheral__interrupt__number__definition_1gga7e1129cd8a196f4284d41db3e82ad5c8a78ef1a20c5b8e93cb17bf90afc0c5bd9">TIM1_UP_IRQn</link> = 25
, <link linkend="_group___peripheral__interrupt__number__definition_1gga7e1129cd8a196f4284d41db3e82ad5c8ac50e91f8ec34b86d84dec304e2b61a6c">TIM1_TRG_COM_IRQn</link> = 26
, 
<link linkend="_group___peripheral__interrupt__number__definition_1gga7e1129cd8a196f4284d41db3e82ad5c8af312f0a21f600f9b286427e50c549ca9">TIM1_CC_IRQn</link> = 27
, <link linkend="_group___peripheral__interrupt__number__definition_1gga7e1129cd8a196f4284d41db3e82ad5c8a3a4e2095a926e4095d3c846eb1c98afa">TIM2_IRQn</link> = 28
, <link linkend="_group___peripheral__interrupt__number__definition_1gga7e1129cd8a196f4284d41db3e82ad5c8a985574288f66e2a00e97387424a9a2d8">TIM3_IRQn</link> = 29
, <link linkend="_group___peripheral__interrupt__number__definition_1gga7e1129cd8a196f4284d41db3e82ad5c8a368b899ca740b9ae0d75841f3abf68c4">TIM4_IRQn</link> = 30
, 
<link linkend="_group___peripheral__interrupt__number__definition_1gga7e1129cd8a196f4284d41db3e82ad5c8a9852dbbe8c014e716ce7e03a7b809751">I2C1_EV_IRQn</link> = 31
, <link linkend="_group___peripheral__interrupt__number__definition_1gga7e1129cd8a196f4284d41db3e82ad5c8a2ec363869f4488782dc10a60abce3b34">I2C1_ER_IRQn</link> = 32
, <link linkend="_group___peripheral__interrupt__number__definition_1gga7e1129cd8a196f4284d41db3e82ad5c8a3020193786527c47d2e4d8c92ceee804">I2C2_EV_IRQn</link> = 33
, <link linkend="_group___peripheral__interrupt__number__definition_1gga7e1129cd8a196f4284d41db3e82ad5c8a60c35f2d48d512bd6818bc9fef7053d7">I2C2_ER_IRQn</link> = 34
, 
<link linkend="_group___peripheral__interrupt__number__definition_1gga7e1129cd8a196f4284d41db3e82ad5c8aacdff1a9c42582ed663214cbe62c1174">SPI1_IRQn</link> = 35
, <link linkend="_group___peripheral__interrupt__number__definition_1gga7e1129cd8a196f4284d41db3e82ad5c8a505fbd4ccf7c2a14c8b76dc9e58f7ede">SPI2_IRQn</link> = 36
, <link linkend="_group___peripheral__interrupt__number__definition_1gga7e1129cd8a196f4284d41db3e82ad5c8ad97cb163e1f678367e37c50d54d161ab">USART1_IRQn</link> = 37
, <link linkend="_group___peripheral__interrupt__number__definition_1gga7e1129cd8a196f4284d41db3e82ad5c8a3f9c48714d0e5baaba6613343f0da68e">USART2_IRQn</link> = 38
, 
<link linkend="_group___peripheral__interrupt__number__definition_1gga7e1129cd8a196f4284d41db3e82ad5c8afb13802afc1f5fdf5c90e73ee99e5ff3">USART3_IRQn</link> = 39
, <link linkend="_group___peripheral__interrupt__number__definition_1gga7e1129cd8a196f4284d41db3e82ad5c8a9fb0ad0c850234d1983fafdb17378e2f">EXTI15_10_IRQn</link> = 40
, <link linkend="_group___peripheral__interrupt__number__definition_1gga7e1129cd8a196f4284d41db3e82ad5c8afe09d6563a21a1540f658163a76a3b37">RTC_Alarm_IRQn</link> = 41
, <link linkend="_group___peripheral__interrupt__number__definition_1gga7e1129cd8a196f4284d41db3e82ad5c8a2ad262973688511beafcd1312ce78357">USBWakeUp_IRQn</link> = 42
 }</para>

<para>STM32F10x Interrupt Number Definition, according to the selected device in <link linkend="_group___library__configuration__section">Library_configuration_section</link>. </para>
</listitem>
        </itemizedlist>
</simplesect>
<section>
<title>Detailed Description</title>

<para>CMSIS Cortex-M3 Device Peripheral Access Layer Header File. This file contains all the peripheral register&apos;s definitions, bits definitions and memory mapping for STM32F1xx devices. 
<literallayout>&#160;&#xa;</literallayout>
 </para>

<para><formalpara><title>Author</title>

<para>MCD Application Team</para>
</formalpara>
This file contains:<itemizedlist>
<listitem>
<para>Data structures and the address mapping for all peripherals</para>
</listitem><listitem>
<para>Peripheral&apos;s registers declarations and bits definition</para>
</listitem><listitem>
<para>Macros to access peripherals registers hardware</para>
</listitem></itemizedlist>
</para>

<para><caution><title>Attention</title>

<para></para>
</caution>
<formalpara><title><informaltable frame='none'><tgroup cols='1'><colspec align='center'/><tbody><row><entry align='center'>&#169; Copyright (c) 2017 STMicroelectronics. All rights reserved.</entry></row></tbody></tgroup></informaltable></title></formalpara>
</para>

<para>This software component is licensed by ST under BSD 3-Clause license, the &quot;License&quot;; You may not use this file except in compliance with the License. You may obtain a copy of the License at: opensource.org/licenses/BSD-3-Clause </para>
</section>
</section>
