<?xml version="1.0" encoding="UTF-8"?>
<deploy
 date="2018.09.12.11:37:05"
 outputDirectory="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/">
 <perimeter>
  <parameter
     name="AUTO_GENERATION_ID"
     type="Integer"
     defaultValue="0"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_UNIQUE_ID"
     type="String"
     defaultValue=""
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_FAMILY"
     type="String"
     defaultValue="Stratix IV"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE"
     type="String"
     defaultValue="EP4SGX230KF40C2"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_SPEEDGRADE"
     type="String"
     defaultValue="2"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK100_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK100_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK100_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK200_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK200_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK200_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK50_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK50_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK50_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <interface name="clk100" kind="clock" start="0">
   <property name="clockRate" value="100000000" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="clk100_clk" direction="input" role="clk" width="1" />
  </interface>
  <interface name="clk200" kind="clock" start="0">
   <property name="clockRate" value="200000000" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="clk200_clk" direction="input" role="clk" width="1" />
  </interface>
  <interface name="clk50" kind="clock" start="0">
   <property name="clockRate" value="50000000" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="clk50_clk" direction="input" role="clk" width="1" />
  </interface>
  <interface name="comm_a_conduit_end" kind="conduit" start="0">
   <property name="associatedClock" value="clk100" />
   <property name="associatedReset" value="" />
   <port
       name="comm_a_conduit_end_spw_si_signal"
       direction="input"
       role="spw_si_signal"
       width="1" />
   <port
       name="comm_a_conduit_end_spw_di_signal"
       direction="input"
       role="spw_di_signal"
       width="1" />
   <port
       name="comm_a_conduit_end_spw_do_signal"
       direction="output"
       role="spw_do_signal"
       width="1" />
   <port
       name="comm_a_conduit_end_spw_so_signal"
       direction="output"
       role="spw_so_signal"
       width="1" />
  </interface>
  <interface name="rst" kind="reset" start="0">
   <property name="associatedClock" value="" />
   <property name="synchronousEdges" value="NONE" />
   <port name="rst_reset_n" direction="input" role="reset_n" width="1" />
  </interface>
  <interface name="timer_1ms_external_port" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="timer_1ms_external_port_export"
       direction="output"
       role="export"
       width="1" />
  </interface>
  <interface name="timer_1us_external_port" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="timer_1us_external_port_export"
       direction="output"
       role="export"
       width="1" />
  </interface>
 </perimeter>
 <entity
   path=""
   parameterizationKey="MebX_Qsys_Project_Burst:1.0:AUTO_CLK100_CLOCK_DOMAIN=-1,AUTO_CLK100_CLOCK_RATE=-1,AUTO_CLK100_RESET_DOMAIN=-1,AUTO_CLK200_CLOCK_DOMAIN=-1,AUTO_CLK200_CLOCK_RATE=-1,AUTO_CLK200_RESET_DOMAIN=-1,AUTO_CLK50_CLOCK_DOMAIN=-1,AUTO_CLK50_CLOCK_RATE=-1,AUTO_CLK50_RESET_DOMAIN=-1,AUTO_DEVICE=EP4SGX230KF40C2,AUTO_DEVICE_FAMILY=Stratix IV,AUTO_DEVICE_SPEEDGRADE=2,AUTO_GENERATION_ID=1536762999,AUTO_UNIQUE_ID=(Communication_Module:1.4:)(Pattern_Generator:1.0:)(clock_source:16.1:clockFrequency=100000000,clockFrequencyKnown=true,inputClockFrequency=0,resetSynchronousEdges=NONE)(clock_source:16.1:clockFrequency=200000000,clockFrequencyKnown=true,inputClockFrequency=0,resetSynchronousEdges=NONE)(clock_source:16.1:clockFrequency=50000000,clockFrequencyKnown=true,inputClockFrequency=0,resetSynchronousEdges=NONE)(altera_avalon_mm_clock_crossing_bridge:16.1:ADDRESS_UNITS=SYMBOLS,ADDRESS_WIDTH=32,AUTO_ADDRESS_WIDTH=6,BURSTCOUNT_WIDTH=1,COMMAND_FIFO_DEPTH=4,DATA_WIDTH=32,HDL_ADDR_WIDTH=6,MASTER_SYNC_DEPTH=2,MAX_BURST_SIZE=1,RESPONSE_FIFO_DEPTH=4,SLAVE_SYNC_DEPTH=2,SYMBOL_WIDTH=8,SYSINFO_ADDR_WIDTH=6,USE_AUTO_ADDRESS_WIDTH=1)(altera_avalon_onchip_memory2:16.1:allowInSystemMemoryContentEditor=false,autoInitializationFileName=MebX_Qsys_Project_Burst_descriptor_memory,blockType=AUTO,copyInitFile=false,dataWidth=32,dataWidth2=32,derived_enableDiffWidth=false,derived_gui_ram_block_type=Automatic,derived_init_file_name=MebX_Qsys_Project_Burst_descriptor_memory.hex,derived_is_hardcopy=false,derived_set_addr_width=9,derived_set_addr_width2=9,derived_set_data_width=32,derived_set_data_width2=32,derived_singleClockOperation=false,deviceFamily=Stratix IV,deviceFeatures=ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 1 DSP_SHIFTER_BLOCK 1 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 0 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 1 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 1 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 1 HARDCOPY 0 HAS_18_BIT_MULTS 1 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 1 HAS_ADVANCED_IO_INVERTED_CORNER 1 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 1 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 1 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 1 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 1 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 0 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 0 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 1 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 1 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 1 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 1 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 1 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 1 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 1 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 1 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PDN_MODEL_STATUS 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 1 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 1 HAS_POWER_BINNING_LIMITS_DATA 0 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 1 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 0 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 0 HAS_SYNTHESIS_ON_ATOMS 0 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 1 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 1 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 1 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 1 HAS_USE_FITTER_INFO_SUPPORT 0 HAS_VCCPD_POWER_RAIL 1 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 0 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_BARE_DIE 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_LOW_POWER_PART 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 1 M10K_MEMORY 0 M144K_MEMORY 1 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 1 MLAB_MEMORY 1 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 1 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 1 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 1 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 1 TRANSCEIVER_6G_BLOCK 1 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 0 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 1 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 1 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1,dualPort=false,ecc_enabled=false,enPRInitMode=false,enableDiffWidth=false,initMemContent=true,initializationFileName=onchip_mem.hex,instanceID=NONE,memorySize=2048,readDuringWriteMode=DONT_CARE,resetrequest_enabled=true,simAllowMRAMContentsFile=false,simMemInitOnlyFilename=0,singleClockOperation=false,slave1Latency=1,slave2Latency=1,useNonDefaultInitFile=false,useShallowMemBlocks=false,writable=true)(altera_msgdma:16.1:AUTO_DESCRIPTOR_READ_MASTER_ADDRESS_MAP=,AUTO_DESCRIPTOR_READ_MASTER_ADDRESS_WIDTH=AddressWidth = -1,AUTO_DESCRIPTOR_WRITE_MASTER_ADDRESS_MAP=,AUTO_DESCRIPTOR_WRITE_MASTER_ADDRESS_WIDTH=AddressWidth = -1,AUTO_DEVICE=EP4SGX230KF40C2,AUTO_DEVICE_FAMILY=Stratix IV,AUTO_DEVICE_SPEEDGRADE=2,AUTO_MM_READ_ADDRESS_MAP=&lt;address-map&gt;&lt;slave name=&apos;Pattern_Generator_A.avalon_mm_data_slave&apos; start=&apos;0x0&apos; end=&apos;0x20000000&apos; /&gt;&lt;slave name=&apos;Communication_Module_A.avalon_mm_data_slave&apos; start=&apos;0x20000000&apos; end=&apos;0x40000000&apos; /&gt;&lt;/address-map&gt;,AUTO_MM_READ_ADDRESS_WIDTH=AddressWidth = 30,AUTO_MM_WRITE_ADDRESS_MAP=&lt;address-map&gt;&lt;slave name=&apos;Communication_Module_A.avalon_mm_data_slave&apos; start=&apos;0x20000000&apos; end=&apos;0x40000000&apos; /&gt;&lt;/address-map&gt;,AUTO_MM_WRITE_ADDRESS_WIDTH=AddressWidth = 30,BURST_ENABLE=1,BURST_WRAPPING_SUPPORT=0,CHANNEL_ENABLE=0,CHANNEL_ENABLE_DERIVED=0,CHANNEL_WIDTH=8,DATA_FIFO_DEPTH=64,DATA_WIDTH=64,DESCRIPTOR_FIFO_DEPTH=32,ENHANCED_FEATURES=1,ERROR_ENABLE=0,ERROR_ENABLE_DERIVED=0,ERROR_WIDTH=8,EXPOSE_ST_PORT=0,FIX_ADDRESS_WIDTH=64,MAX_BURST_COUNT=16,MAX_BYTE=67108864,MAX_STRIDE=1,MODE=0,PACKET_ENABLE=0,PACKET_ENABLE_DERIVED=0,PREFETCHER_DATA_WIDTH=32,PREFETCHER_ENABLE=0,PREFETCHER_MAX_READ_BURST_COUNT=2,PREFETCHER_READ_BURST_ENABLE=0,PROGRAMMABLE_BURST_ENABLE=0,RESPONSE_PORT=2,STRIDE_ENABLE=0,STRIDE_ENABLE_DERIVED=0,TRANSFER_TYPE=Aligned Accesses,USE_FIX_ADDRESS_WIDTH=1(altera_clock_bridge:16.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:16.1:ACTIVE_LOW_RESET=1,AUTO_CLK_CLOCK_RATE=0,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(modular_sgdma_dispatcher:16.1:BURST_ENABLE=1,BURST_WRAPPING_SUPPORT=0,CSR_ADDRESS_WIDTH=3,DATA_FIFO_DEPTH=64,DATA_WIDTH=64,DESCRIPTOR_BYTEENABLE_WIDTH=32,DESCRIPTOR_FIFO_DEPTH=32,DESCRIPTOR_INTERFACE=0,DESCRIPTOR_WIDTH=256,ENHANCED_FEATURES=1,GUI_RESPONSE_PORT=2,MAX_BURST_COUNT=16,MAX_BYTE=67108864,MAX_STRIDE=1,MODE=0,PREFETCHER_USE_CASE=0,PROGRAMMABLE_BURST_ENABLE=0,RESPONSE_PORT=2,STRIDE_ENABLE=0,TRANSFER_TYPE=Aligned Accesses)(dma_read_master:16.1:ADDRESS_WIDTH=64,AUTO_ADDRESS_WIDTH=30,BURST_ENABLE=1,BURST_WRAPPING_SUPPORT=0,BYTE_ENABLE_WIDTH=8,BYTE_ENABLE_WIDTH_LOG2=3,CHANNEL_ENABLE=0,CHANNEL_WIDTH=8,DATA_WIDTH=64,ERROR_ENABLE=0,ERROR_WIDTH=8,FIFO_DEPTH=64,FIFO_DEPTH_LOG2=6,FIFO_SPEED_OPTIMIZATION=1,FIX_ADDRESS_WIDTH=64,GUI_BURST_WRAPPING_SUPPORT=0,GUI_MAX_BURST_COUNT=16,GUI_PROGRAMMABLE_BURST_ENABLE=0,GUI_STRIDE_WIDTH=1,LENGTH_WIDTH=27,MAX_BURST_COUNT=16,MAX_BURST_COUNT_WIDTH=5,NUMBER_OF_SYMBOLS=8,NUMBER_OF_SYMBOLS_LOG2=3,ONLY_FULL_ACCESS_ENABLE=0,PACKET_ENABLE=0,PROGRAMMABLE_BURST_ENABLE=0,STRIDE_ENABLE=0,STRIDE_WIDTH=1,SYMBOL_WIDTH=8,TRANSFER_TYPE=Aligned Accesses,UNALIGNED_ACCESSES_ENABLE=0,USE_FIX_ADDRESS_WIDTH=1)(dma_write_master:16.1:ACTUAL_BYTES_TRANSFERRED_WIDTH=32,ADDRESS_WIDTH=64,AUTO_ADDRESS_WIDTH=30,BURST_ENABLE=1,BURST_WRAPPING_SUPPORT=0,BYTE_ENABLE_WIDTH=8,BYTE_ENABLE_WIDTH_LOG2=3,DATA_WIDTH=64,ERROR_ENABLE=0,ERROR_WIDTH=8,FIFO_DEPTH=64,FIFO_DEPTH_LOG2=6,FIFO_SPEED_OPTIMIZATION=1,FIX_ADDRESS_WIDTH=64,GUI_BURST_WRAPPING_SUPPORT=0,GUI_MAX_BURST_COUNT=16,GUI_PROGRAMMABLE_BURST_ENABLE=0,GUI_STRIDE_WIDTH=1,LENGTH_WIDTH=27,MAX_BURST_COUNT=16,MAX_BURST_COUNT_WIDTH=5,NUMBER_OF_SYMBOLS=8,NUMBER_OF_SYMBOLS_LOG2=3,ONLY_FULL_ACCESS_ENABLE=0,PACKET_ENABLE=0,PROGRAMMABLE_BURST_ENABLE=0,STRIDE_ENABLE=0,STRIDE_WIDTH=1,SYMBOL_WIDTH=8,TRANSFER_TYPE=Aligned Accesses,UNALIGNED_ACCESSES_ENABLE=0,USE_FIX_ADDRESS_WIDTH=1)(clock:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:))(altera_avalon_jtag_uart:16.1:allowMultipleConnections=false,avalonSpec=2.0,clkFreq=100000000,enableInteractiveInput=false,enableInteractiveOutput=false,hubInstanceID=0,legacySignalAllow=false,readBufferDepth=64,readIRQThreshold=8,simInputCharacterStream=,simInteractiveOptions=NO_INTERACTIVE_WINDOWS,useRegistersForReadBuffer=false,useRegistersForWriteBuffer=false,useRelativePathForSimFile=false,writeBufferDepth=64,writeIRQThreshold=8)(altera_nios2_gen2:16.1:AUTO_CLK_CLOCK_DOMAIN=1,AUTO_CLK_RESET_DOMAIN=1,AUTO_DEVICE=EP4SGX230KF40C2,AUTO_DEVICE_SPEEDGRADE=2,bht_ramBlockType=Automatic,breakAbsoluteAddr=18878496,breakOffset=32,breakSlave=None,breakSlave_derived=nios2_gen2_0.debug_mem_slave,cdx_enabled=false,clockFrequency=100000000,cpuArchRev=1,cpuID=0,cpuReset=false,customInstSlavesSystemInfo=&lt;info/&gt;,customInstSlavesSystemInfo_nios_a=&lt;info/&gt;,customInstSlavesSystemInfo_nios_b=&lt;info/&gt;,customInstSlavesSystemInfo_nios_c=&lt;info/&gt;,dataAddrWidth=25,dataMasterHighPerformanceAddrWidth=1,dataMasterHighPerformanceMapParam=,dataSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;timer_1us.s1&apos; start=&apos;0x0&apos; end=&apos;0x20&apos; type=&apos;altera_avalon_timer.s1&apos; /&gt;&lt;slave name=&apos;timer_1ms.s1&apos; start=&apos;0x20&apos; end=&apos;0x40&apos; type=&apos;altera_avalon_timer.s1&apos; /&gt;&lt;slave name=&apos;onchip_memory.s1&apos; start=&apos;0x1100000&apos; end=&apos;0x11FA000&apos; type=&apos;altera_avalon_onchip_memory2.s1&apos; /&gt;&lt;slave name=&apos;descriptor_memory.s1&apos; start=&apos;0x1200800&apos; end=&apos;0x1201000&apos; type=&apos;altera_avalon_onchip_memory2.s1&apos; /&gt;&lt;slave name=&apos;nios2_gen2_0.debug_mem_slave&apos; start=&apos;0x1201000&apos; end=&apos;0x1201800&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;slave name=&apos;Communication_Module_A.avalon_mm_registers_slave&apos; start=&apos;0x1201800&apos; end=&apos;0x1201C00&apos; type=&apos;Communication_Module.avalon_mm_registers_slave&apos; /&gt;&lt;slave name=&apos;Pattern_Generator_A.avalon_mm_registers_slave&apos; start=&apos;0x1201C00&apos; end=&apos;0x1202000&apos; type=&apos;Pattern_Generator.avalon_mm_registers_slave&apos; /&gt;&lt;slave name=&apos;dma_DDR_M.descriptor_slave&apos; start=&apos;0x1202000&apos; end=&apos;0x1202020&apos; type=&apos;altera_msgdma.descriptor_slave&apos; /&gt;&lt;slave name=&apos;dma_DDR_M.csr&apos; start=&apos;0x1202020&apos; end=&apos;0x1202040&apos; type=&apos;altera_msgdma.csr&apos; /&gt;&lt;slave name=&apos;sysid_qsys.control_slave&apos; start=&apos;0x1202040&apos; end=&apos;0x1202048&apos; type=&apos;altera_avalon_sysid_qsys.control_slave&apos; /&gt;&lt;slave name=&apos;jtag_uart_0.avalon_jtag_slave&apos; start=&apos;0x1202048&apos; end=&apos;0x1202050&apos; type=&apos;altera_avalon_jtag_uart.avalon_jtag_slave&apos; /&gt;&lt;/address-map&gt;,data_master_high_performance_paddr_base=0,data_master_high_performance_paddr_size=0,data_master_paddr_base=0,data_master_paddr_size=0,dcache_bursts=false,dcache_bursts_derived=false,dcache_lineSize_derived=32,dcache_numTCDM=0,dcache_ramBlockType=Automatic,dcache_size=0,dcache_size_derived=0,dcache_tagramBlockType=Automatic,dcache_victim_buf_impl=ram,debug_OCIOnchipTrace=_128,debug_assignJtagInstanceID=false,debug_datatrace=false,debug_datatrigger=0,debug_debugReqSignals=false,debug_enabled=true,debug_hwbreakpoint=2,debug_insttrace=false,debug_jtagInstanceID=0,debug_offchiptrace=false,debug_onchiptrace=false,debug_traceStorage=onchip_trace,debug_traceType=none,debug_triggerArming=true,deviceFamilyName=Stratix IV,deviceFeaturesSystemInfo=ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 1 DSP_SHIFTER_BLOCK 1 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 0 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 1 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 1 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 1 HARDCOPY 0 HAS_18_BIT_MULTS 1 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 1 HAS_ADVANCED_IO_INVERTED_CORNER 1 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 1 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 1 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 1 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 1 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 0 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 0 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 1 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 1 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 1 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 1 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 1 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 1 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 1 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 1 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PDN_MODEL_STATUS 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 1 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 1 HAS_POWER_BINNING_LIMITS_DATA 0 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 1 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 0 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 0 HAS_SYNTHESIS_ON_ATOMS 0 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 1 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 1 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 1 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 1 HAS_USE_FITTER_INFO_SUPPORT 0 HAS_VCCPD_POWER_RAIL 1 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 0 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_BARE_DIE 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_LOW_POWER_PART 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 1 M10K_MEMORY 0 M144K_MEMORY 1 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 1 MLAB_MEMORY 1 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 1 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 1 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 1 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 1 TRANSCEIVER_6G_BLOCK 1 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 0 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 1 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 1 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1,dividerType=srt2,exceptionAbsoluteAddr=17825824,exceptionOffset=32,exceptionSlave=onchip_memory.s1,faAddrWidth=1,faSlaveMapParam=,fa_cache_line=2,fa_cache_linesize=0,flash_instruction_master_paddr_base=0,flash_instruction_master_paddr_size=0,icache_burstType=Sequential,icache_numTCIM=0,icache_ramBlockType=Automatic,icache_size=4096,icache_tagramBlockType=Automatic,impl=Fast,instAddrWidth=25,instSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;onchip_memory.s1&apos; start=&apos;0x1100000&apos; end=&apos;0x11FA000&apos; type=&apos;altera_avalon_onchip_memory2.s1&apos; /&gt;&lt;slave name=&apos;nios2_gen2_0.debug_mem_slave&apos; start=&apos;0x1201000&apos; end=&apos;0x1201800&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;/address-map&gt;,instructionMasterHighPerformanceAddrWidth=1,instructionMasterHighPerformanceMapParam=,instruction_master_high_performance_paddr_base=0,instruction_master_high_performance_paddr_size=0,instruction_master_paddr_base=0,instruction_master_paddr_size=0,internalIrqMaskSystemInfo=412,io_regionbase=0,io_regionsize=0,master_addr_map=false,mmu_TLBMissExcAbsAddr=0,mmu_TLBMissExcOffset=0,mmu_TLBMissExcSlave=None,mmu_autoAssignTlbPtrSz=true,mmu_enabled=false,mmu_processIDNumBits=8,mmu_ramBlockType=Automatic,mmu_tlbNumWays=16,mmu_tlbPtrSz=7,mmu_udtlbNumEntries=6,mmu_uitlbNumEntries=4,mpu_enabled=false,mpu_minDataRegionSize=12,mpu_minInstRegionSize=12,mpu_numOfDataRegion=8,mpu_numOfInstRegion=8,mpu_useLimit=false,mpx_enabled=false,mul_32_impl=2,mul_64_impl=1,mul_shift_choice=1,multiplierType=mul_fast64,ocimem_ramBlockType=Automatic,ocimem_ramInit=false,regfile_ramBlockType=Automatic,register_file_por=false,resetAbsoluteAddr=17825792,resetOffset=0,resetSlave=onchip_memory.s1,resetrequest_enabled=true,setting_HBreakTest=false,setting_HDLSimCachesCleared=true,setting_activateMonitors=true,setting_activateTestEndChecker=false,setting_activateTrace=false,setting_allow_break_inst=false,setting_alwaysEncrypt=true,setting_asic_add_scan_mode_input=false,setting_asic_enabled=false,setting_asic_synopsys_translate_on_off=false,setting_asic_third_party_synthesis=false,setting_avalonDebugPortPresent=false,setting_bhtPtrSz=8,setting_bigEndian=false,setting_bit31BypassDCache=false,setting_branchpredictiontype=Dynamic,setting_breakslaveoveride=false,setting_clearXBitsLDNonBypass=true,setting_dc_ecc_present=true,setting_disable_tmr_inj=false,setting_disableocitrace=false,setting_dtcm_ecc_present=true,setting_ecc_present=false,setting_ecc_sim_test_ports=false,setting_exportHostDebugPort=false,setting_exportPCB=false,setting_export_large_RAMs=false,setting_exportdebuginfo=false,setting_exportvectors=false,setting_fast_register_read=false,setting_ic_ecc_present=true,setting_interruptControllerType=Internal,setting_ioregionBypassDCache=false,setting_itcm_ecc_present=true,setting_mmu_ecc_present=true,setting_oci_export_jtag_signals=false,setting_oci_version=1,setting_preciseIllegalMemAccessException=false,setting_removeRAMinit=false,setting_rf_ecc_present=true,setting_shadowRegisterSets=0,setting_showInternalSettings=false,setting_showUnpublishedSettings=false,setting_support31bitdcachebypass=false,setting_tmr_output_disable=false,setting_usedesignware=false,shift_rot_impl=1,shifterType=fast_le_shift,stratix_dspblock_shift_mul=false,tightlyCoupledDataMaster0AddrWidth=1,tightlyCoupledDataMaster0MapParam=,tightlyCoupledDataMaster1AddrWidth=1,tightlyCoupledDataMaster1MapParam=,tightlyCoupledDataMaster2AddrWidth=1,tightlyCoupledDataMaster2MapParam=,tightlyCoupledDataMaster3AddrWidth=1,tightlyCoupledDataMaster3MapParam=,tightlyCoupledInstructionMaster0AddrWidth=1,tightlyCoupledInstructionMaster0MapParam=,tightlyCoupledInstructionMaster1AddrWidth=1,tightlyCoupledInstructionMaster1MapParam=,tightlyCoupledInstructionMaster2AddrWidth=1,tightlyCoupledInstructionMaster2MapParam=,tightlyCoupledInstructionMaster3AddrWidth=1,tightlyCoupledInstructionMaster3MapParam=,tightly_coupled_data_master_0_paddr_base=0,tightly_coupled_data_master_0_paddr_size=0,tightly_coupled_data_master_1_paddr_base=0,tightly_coupled_data_master_1_paddr_size=0,tightly_coupled_data_master_2_paddr_base=0,tightly_coupled_data_master_2_paddr_size=0,tightly_coupled_data_master_3_paddr_base=0,tightly_coupled_data_master_3_paddr_size=0,tightly_coupled_instruction_master_0_paddr_base=0,tightly_coupled_instruction_master_0_paddr_size=0,tightly_coupled_instruction_master_1_paddr_base=0,tightly_coupled_instruction_master_1_paddr_size=0,tightly_coupled_instruction_master_2_paddr_base=0,tightly_coupled_instruction_master_2_paddr_size=0,tightly_coupled_instruction_master_3_paddr_base=0,tightly_coupled_instruction_master_3_paddr_size=0,tmr_enabled=false,tracefilename=,translate_off= &quot;synthesis translate_off&quot; ,translate_on= &quot;synthesis translate_on&quot;  ,userDefinedSettings=(altera_clock_bridge:16.1:DERIVED_CLOCK_RATE=100000000,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:16.1:ACTIVE_LOW_RESET=1,AUTO_CLK_CLOCK_RATE=100000000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=1)(altera_nios2_gen2_unit:16.1:bht_ramBlockType=Automatic,breakAbsoluteAddr=18878496,breakOffset=32,breakSlave=None,breakSlave_derived=nios2_gen2_0.debug_mem_slave,cdx_enabled=false,clockFrequency=100000000,cpuArchRev=1,cpuID=0,cpuReset=false,cpu_name=cpu,customInstSlavesSystemInfo=&lt;info/&gt;,dataAddrWidth=25,dataMasterHighPerformanceAddrWidth=1,dataMasterHighPerformanceMapParam=,dataSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;timer_1us.s1&apos; start=&apos;0x0&apos; end=&apos;0x20&apos; type=&apos;altera_avalon_timer.s1&apos; /&gt;&lt;slave name=&apos;timer_1ms.s1&apos; start=&apos;0x20&apos; end=&apos;0x40&apos; type=&apos;altera_avalon_timer.s1&apos; /&gt;&lt;slave name=&apos;onchip_memory.s1&apos; start=&apos;0x1100000&apos; end=&apos;0x11FA000&apos; type=&apos;altera_avalon_onchip_memory2.s1&apos; /&gt;&lt;slave name=&apos;descriptor_memory.s1&apos; start=&apos;0x1200800&apos; end=&apos;0x1201000&apos; type=&apos;altera_avalon_onchip_memory2.s1&apos; /&gt;&lt;slave name=&apos;nios2_gen2_0.debug_mem_slave&apos; start=&apos;0x1201000&apos; end=&apos;0x1201800&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;slave name=&apos;Communication_Module_A.avalon_mm_registers_slave&apos; start=&apos;0x1201800&apos; end=&apos;0x1201C00&apos; type=&apos;Communication_Module.avalon_mm_registers_slave&apos; /&gt;&lt;slave name=&apos;Pattern_Generator_A.avalon_mm_registers_slave&apos; start=&apos;0x1201C00&apos; end=&apos;0x1202000&apos; type=&apos;Pattern_Generator.avalon_mm_registers_slave&apos; /&gt;&lt;slave name=&apos;dma_DDR_M.descriptor_slave&apos; start=&apos;0x1202000&apos; end=&apos;0x1202020&apos; type=&apos;altera_msgdma.descriptor_slave&apos; /&gt;&lt;slave name=&apos;dma_DDR_M.csr&apos; start=&apos;0x1202020&apos; end=&apos;0x1202040&apos; type=&apos;altera_msgdma.csr&apos; /&gt;&lt;slave name=&apos;sysid_qsys.control_slave&apos; start=&apos;0x1202040&apos; end=&apos;0x1202048&apos; type=&apos;altera_avalon_sysid_qsys.control_slave&apos; /&gt;&lt;slave name=&apos;jtag_uart_0.avalon_jtag_slave&apos; start=&apos;0x1202048&apos; end=&apos;0x1202050&apos; type=&apos;altera_avalon_jtag_uart.avalon_jtag_slave&apos; /&gt;&lt;/address-map&gt;,data_master_high_performance_paddr_base=0,data_master_high_performance_paddr_top=0,data_master_paddr_base=0,data_master_paddr_top=0,dcache_bursts=false,dcache_bursts_derived=false,dcache_lineSize_derived=32,dcache_numTCDM=0,dcache_ramBlockType=Automatic,dcache_size=0,dcache_size_derived=0,dcache_tagramBlockType=Automatic,dcache_victim_buf_impl=ram,debug_OCIOnchipTrace=_128,debug_assignJtagInstanceID=false,debug_datatrace=false,debug_datatrigger=0,debug_debugReqSignals=false,debug_enabled=true,debug_hwbreakpoint=2,debug_insttrace=false,debug_jtagInstanceID=0,debug_offchiptrace=false,debug_onchiptrace=false,debug_traceStorage=onchip_trace,debug_traceType=none,debug_triggerArming=true,deviceFamilyName=Stratix IV,deviceFeaturesSystemInfo=ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 1 DSP_SHIFTER_BLOCK 1 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 0 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 1 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 1 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 1 HARDCOPY 0 HAS_18_BIT_MULTS 1 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 1 HAS_ADVANCED_IO_INVERTED_CORNER 1 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 1 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 1 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 1 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 1 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 0 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 0 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 1 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 1 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 1 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 1 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 1 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 1 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 1 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 1 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PDN_MODEL_STATUS 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 1 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 1 HAS_POWER_BINNING_LIMITS_DATA 0 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 1 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 0 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 0 HAS_SYNTHESIS_ON_ATOMS 0 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 1 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 1 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 1 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 1 HAS_USE_FITTER_INFO_SUPPORT 0 HAS_VCCPD_POWER_RAIL 1 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 0 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_BARE_DIE 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_LOW_POWER_PART 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 1 M10K_MEMORY 0 M144K_MEMORY 1 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 1 MLAB_MEMORY 1 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 1 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 1 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 1 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 1 TRANSCEIVER_6G_BLOCK 1 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 0 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 1 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 1 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1,dividerType=srt2,exceptionAbsoluteAddr=17825824,exceptionOffset=32,exceptionSlave=onchip_memory.s1,faAddrWidth=1,faSlaveMapParam=,fa_cache_line=2,fa_cache_linesize=0,flash_instruction_master_paddr_base=0,flash_instruction_master_paddr_top=0,icache_burstType=Sequential,icache_numTCIM=0,icache_ramBlockType=Automatic,icache_size=4096,icache_tagramBlockType=Automatic,impl=Fast,instAddrWidth=25,instSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;onchip_memory.s1&apos; start=&apos;0x1100000&apos; end=&apos;0x11FA000&apos; type=&apos;altera_avalon_onchip_memory2.s1&apos; /&gt;&lt;slave name=&apos;nios2_gen2_0.debug_mem_slave&apos; start=&apos;0x1201000&apos; end=&apos;0x1201800&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;/address-map&gt;,instructionMasterHighPerformanceAddrWidth=1,instructionMasterHighPerformanceMapParam=,instruction_master_high_performance_paddr_base=0,instruction_master_high_performance_paddr_top=0,instruction_master_paddr_base=0,instruction_master_paddr_top=0,internalIrqMaskSystemInfo=412,io_regionbase=0,io_regionsize=0,master_addr_map=false,mmu_TLBMissExcAbsAddr=0,mmu_TLBMissExcOffset=0,mmu_TLBMissExcSlave=None,mmu_autoAssignTlbPtrSz=true,mmu_enabled=false,mmu_processIDNumBits=8,mmu_ramBlockType=Automatic,mmu_tlbNumWays=16,mmu_tlbPtrSz=7,mmu_udtlbNumEntries=6,mmu_uitlbNumEntries=4,mpu_enabled=false,mpu_minDataRegionSize=12,mpu_minInstRegionSize=12,mpu_numOfDataRegion=8,mpu_numOfInstRegion=8,mpu_useLimit=false,mpx_enabled=false,multiplierType=mul_fast64,ocimem_ramBlockType=Automatic,ocimem_ramInit=false,regfile_ramBlockType=Automatic,register_file_por=false,resetAbsoluteAddr=17825792,resetOffset=0,resetSlave=onchip_memory.s1,resetrequest_enabled=true,setting_HBreakTest=false,setting_HDLSimCachesCleared=true,setting_activateMonitors=true,setting_activateTestEndChecker=false,setting_activateTrace=false,setting_allow_break_inst=false,setting_alwaysEncrypt=true,setting_asic_add_scan_mode_input=false,setting_asic_enabled=false,setting_asic_synopsys_translate_on_off=false,setting_asic_third_party_synthesis=false,setting_avalonDebugPortPresent=false,setting_bhtPtrSz=8,setting_bigEndian=false,setting_bit31BypassDCache=false,setting_branchPredictionType=Dynamic,setting_breakslaveoveride=false,setting_clearXBitsLDNonBypass=true,setting_dc_ecc_present=true,setting_disableocitrace=false,setting_dtcm_ecc_present=true,setting_ecc_present=false,setting_ecc_sim_test_ports=false,setting_exportPCB=false,setting_export_large_RAMs=false,setting_exportdebuginfo=false,setting_exportvectors=false,setting_fast_register_read=false,setting_ic_ecc_present=true,setting_interruptControllerType=Internal,setting_ioregionBypassDCache=false,setting_itcm_ecc_present=true,setting_mmu_ecc_present=true,setting_oci_export_jtag_signals=false,setting_oci_version=1,setting_preciseIllegalMemAccessException=false,setting_removeRAMinit=false,setting_rf_ecc_present=true,setting_shadowRegisterSets=0,setting_showInternalSettings=false,setting_showUnpublishedSettings=false,setting_support31bitdcachebypass=false,setting_usedesignware=false,shifterType=fast_le_shift,stratix_dspblock_shift_mul=false,tightlyCoupledDataMaster0AddrWidth=1,tightlyCoupledDataMaster0MapParam=,tightlyCoupledDataMaster1AddrWidth=1,tightlyCoupledDataMaster1MapParam=,tightlyCoupledDataMaster2AddrWidth=1,tightlyCoupledDataMaster2MapParam=,tightlyCoupledDataMaster3AddrWidth=1,tightlyCoupledDataMaster3MapParam=,tightlyCoupledInstructionMaster0AddrWidth=1,tightlyCoupledInstructionMaster0MapParam=,tightlyCoupledInstructionMaster1AddrWidth=1,tightlyCoupledInstructionMaster1MapParam=,tightlyCoupledInstructionMaster2AddrWidth=1,tightlyCoupledInstructionMaster2MapParam=,tightlyCoupledInstructionMaster3AddrWidth=1,tightlyCoupledInstructionMaster3MapParam=,tightly_coupled_data_master_0_paddr_base=0,tightly_coupled_data_master_0_paddr_top=0,tightly_coupled_data_master_1_paddr_base=0,tightly_coupled_data_master_1_paddr_top=0,tightly_coupled_data_master_2_paddr_base=0,tightly_coupled_data_master_2_paddr_top=0,tightly_coupled_data_master_3_paddr_base=0,tightly_coupled_data_master_3_paddr_top=0,tightly_coupled_instruction_master_0_paddr_base=0,tightly_coupled_instruction_master_0_paddr_top=0,tightly_coupled_instruction_master_1_paddr_base=0,tightly_coupled_instruction_master_1_paddr_top=0,tightly_coupled_instruction_master_2_paddr_base=0,tightly_coupled_instruction_master_2_paddr_top=0,tightly_coupled_instruction_master_3_paddr_base=0,tightly_coupled_instruction_master_3_paddr_top=0,tmr_enabled=false,tracefilename=,translate_off= &quot;synthesis translate_off&quot; ,translate_on= &quot;synthesis translate_on&quot;  ,userDefinedSettings=)(clock:16.1:)(clock:16.1:)(reset:16.1:))(altera_avalon_onchip_memory2:16.1:allowInSystemMemoryContentEditor=false,autoInitializationFileName=MebX_Qsys_Project_Burst_onchip_memory,blockType=M9K,copyInitFile=false,dataWidth=32,dataWidth2=32,derived_enableDiffWidth=false,derived_gui_ram_block_type=M9K,derived_init_file_name=MebX_Qsys_Project_Burst_onchip_memory.hex,derived_is_hardcopy=false,derived_set_addr_width=18,derived_set_addr_width2=18,derived_set_data_width=32,derived_set_data_width2=32,derived_singleClockOperation=false,deviceFamily=Stratix IV,deviceFeatures=ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 1 DSP_SHIFTER_BLOCK 1 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 0 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 1 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 1 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 1 HARDCOPY 0 HAS_18_BIT_MULTS 1 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 1 HAS_ADVANCED_IO_INVERTED_CORNER 1 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 1 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 1 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 1 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 1 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 0 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 0 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 1 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 1 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 1 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 1 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 1 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 1 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 1 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 1 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PDN_MODEL_STATUS 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 1 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 1 HAS_POWER_BINNING_LIMITS_DATA 0 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 1 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 0 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 0 HAS_SYNTHESIS_ON_ATOMS 0 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 1 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 1 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 1 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 1 HAS_USE_FITTER_INFO_SUPPORT 0 HAS_VCCPD_POWER_RAIL 1 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 0 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_BARE_DIE 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_LOW_POWER_PART 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 1 M10K_MEMORY 0 M144K_MEMORY 1 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 1 MLAB_MEMORY 1 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 1 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 1 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 1 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 1 TRANSCEIVER_6G_BLOCK 1 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 0 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 1 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 1 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1,dualPort=false,ecc_enabled=false,enPRInitMode=false,enableDiffWidth=false,initMemContent=false,initializationFileName=onchip_mem.hex,instanceID=NONE,memorySize=1024000,readDuringWriteMode=DONT_CARE,resetrequest_enabled=true,simAllowMRAMContentsFile=false,simMemInitOnlyFilename=0,singleClockOperation=false,slave1Latency=1,slave2Latency=1,useNonDefaultInitFile=false,useShallowMemBlocks=false,writable=true)(altera_avalon_sysid_qsys:16.1:id=0,timestamp=1536762999)(altera_avalon_timer:16.1:alwaysRun=true,counterSize=32,fixedPeriod=false,loadValue=49999,mult=0.001,period=1,periodUnits=MSEC,periodUnitsString=ms,resetOutput=false,slave_address_width=3,snapshot=true,systemFrequency=50000000,ticksPerSec=1000.0,timeoutPulseOutput=true,timerPreset=CUSTOM,valueInSecond=0.001,watchdogPulse=2)(altera_avalon_timer:16.1:alwaysRun=true,counterSize=32,fixedPeriod=false,loadValue=49,mult=1.0E-6,period=1,periodUnits=USEC,periodUnitsString=us,resetOutput=false,slave_address_width=3,snapshot=true,systemFrequency=50000000,ticksPerSec=1000000.0,timeoutPulseOutput=true,timerPreset=CUSTOM,valueInSecond=1.0E-6,watchdogPulse=2)(avalon:16.1:arbitrationPriority=1,baseAddress=0x01202048,defaultConnection=false)(avalon:16.1:arbitrationPriority=1,baseAddress=0x01201c00,defaultConnection=false)(avalon:16.1:arbitrationPriority=1,baseAddress=0x01201800,defaultConnection=false)(avalon:16.1:arbitrationPriority=1,baseAddress=0x01202040,defaultConnection=false)(avalon:16.1:arbitrationPriority=1,baseAddress=0x01202020,defaultConnection=false)(avalon:16.1:arbitrationPriority=1,baseAddress=0x01201000,defaultConnection=false)(avalon:16.1:arbitrationPriority=1,baseAddress=0x01202000,defaultConnection=false)(avalon:16.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon:16.1:arbitrationPriority=1,baseAddress=0x01100000,defaultConnection=false)(avalon:16.1:arbitrationPriority=1,baseAddress=0x01200800,defaultConnection=false)(avalon:16.1:arbitrationPriority=1,baseAddress=0x01201000,defaultConnection=false)(avalon:16.1:arbitrationPriority=1,baseAddress=0x01100000,defaultConnection=false)(avalon:16.1:arbitrationPriority=1,baseAddress=0x0020,defaultConnection=false)(avalon:16.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon:16.1:arbitrationPriority=1,baseAddress=0x20000000,defaultConnection=false)(avalon:16.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon:16.1:arbitrationPriority=1,baseAddress=0x20000000,defaultConnection=false)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(interrupt:16.1:irqNumber=7)(interrupt:16.1:irqNumber=8)(interrupt:16.1:irqNumber=2)(interrupt:16.1:irqNumber=3)(interrupt:16.1:irqNumber=4)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)"
   instancePathKey="MebX_Qsys_Project_Burst"
   kind="MebX_Qsys_Project_Burst"
   version="1.0"
   name="MebX_Qsys_Project_Burst">
  <parameter name="AUTO_CLK100_CLOCK_DOMAIN" value="-1" />
  <parameter name="AUTO_CLK100_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_CLK100_RESET_DOMAIN" value="-1" />
  <parameter name="AUTO_GENERATION_ID" value="1536762999" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Stratix IV" />
  <parameter name="AUTO_CLK50_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_UNIQUE_ID" value="" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="2" />
  <parameter name="AUTO_CLK200_CLOCK_DOMAIN" value="-1" />
  <parameter name="AUTO_DEVICE" value="EP4SGX230KF40C2" />
  <parameter name="AUTO_CLK200_RESET_DOMAIN" value="-1" />
  <parameter name="AUTO_CLK50_CLOCK_DOMAIN" value="-1" />
  <parameter name="AUTO_CLK50_RESET_DOMAIN" value="-1" />
  <parameter name="AUTO_CLK200_CLOCK_RATE" value="-1" />
  <generatedFiles>
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/MebX_Qsys_Project_Burst.vhd"
       type="VHDL" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/mebx_qsys_project_burst_rst_controller.vhd"
       type="VHDL" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/mebx_qsys_project_burst_rst_controller_001.vhd"
       type="VHDL" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/mebx_qsys_project_burst_rst_controller_002.vhd"
       type="VHDL" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/SPWC_MM_REGISTERS_PKG.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/SPWC_RX_DATA_DC_FIFO_PKG.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/SPWC_TX_DATA_DC_FIFO_PKG.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/spwc_dc_data_fifo.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/SPWC_DATA_DC_FIFO_INSTANTIATION.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/SPWC_BUS_CONTROLLER_PKG.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/SPWC_RX_BUS_CONTROLLER.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/SPWC_TX_BUS_CONTROLLER.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/spwpkg.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/spwlink.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/spwram.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/spwrecv.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/spwrecvfront_fast.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/spwrecvfront_generic.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/spwxmit.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/spwxmit_fast.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/streamtest.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/syncdff.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/spwstream.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/SPWC_CODEC_PKG.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/SPWC_CODEC.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/spw_backdoor_dc_fifo.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/SPWC_CODEC_LOOPBACK.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/spwc_clk100_codec_commands_dc_fifo.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/spwc_clk200_codec_commands_dc_fifo.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/SPWC_CODEC_CONTROLLER.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/SPWC_TOPFILE.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/TRAN_MM_REGISTERS_PKG.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/TRAN_BURST_REGISTERS_PKG.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/TRAN_AVS_DATA_SC_FIFO_PKG.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/tran_avs_sc_fifo.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/TRAN_AVS_DATA_SC_FIFO_INSTANTIATION.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/AVS_CONTROLLER_PKG.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/AVS_RX_CONTROLLER.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/AVS_TX_CONTROLLER.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/TRAN_BUS_SC_FIFO_PKG.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/tran_bus_sc_fifo.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/TRAN_BUS_SC_FIFO_INSTANTIATION.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/TRAN_BUS_CONTROLLER_PKG.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/TRAN_RX_BUS_CONTROLLER.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/TRAN_TX_BUS_CONTROLLER.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/TRAN_RX_INTERFACE_CONTROLLER.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/TRAN_TX_INTERFACE_CONTROLLER.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/TRAN_TOPFILE.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/COMM_MM_REGISTERS_PKG.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/COMM_BURST_REGISTERS_PKG.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/COMM_AVS_CONTROLLER_PKG.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/COMM_AVALON_MM_PKG.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/COMM_AVALON_BURST_PKG.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/COMM_PIPELINE_FIFO_PKG.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/comm_pipeline_sc_fifo.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/COMM_AVALON_MM_READ.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/COMM_AVALON_MM_WRITE.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/COMM_AVALON_BURST_READ.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/COMM_AVALON_BURST_WRITE.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/COMM_BUS_CONTROLLER_PKG.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/COMM_RX_BUS_CONTROLLER.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/COMM_TX_BUS_CONTROLLER.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/COMM_TOPFILE.vhd"
       type="VHDL"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/PGEN_AVALON_MM_PKG.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/PGEN_MM_REGISTERS_PKG.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/PGEN_AVALON_BURST_PKG.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/PGEN_BURST_REGISTERS_PKG.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/PGEN_PIPELINE_FIFO_PKG.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/PGEN_CONTROLLER_PKG.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/PGEN_PATTERN_PKG.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/PGEN_DATA_FIFO_PKG.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/PGEN_AVALON_MM_READ.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/PGEN_AVALON_MM_WRITE.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/pipeline_sc_fifo.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/PGEN_AVALON_BURST_READ.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/data_sc_fifo.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/PGEN_CONTROLLER.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/PGEN_TOPFILE.vhd"
       type="VHDL"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/altera_avalon_dc_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/altera_std_synchronizer_nocut.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/altera_avalon_dc_fifo.sdc"
       type="SDC"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/MebX_Qsys_Project_Burst_descriptor_memory.hex"
       type="HEX"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/MebX_Qsys_Project_Burst_descriptor_memory.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/MebX_Qsys_Project_Burst_dma_DDR_M.v"
       type="VERILOG" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/dispatcher.v"
       type="VERILOG"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/descriptor_buffers.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/csr_block.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/response_block.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/fifo_with_byteenables.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/read_signal_breakout.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/write_signal_breakout.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/read_master.v"
       type="VERILOG"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/MM_to_ST_Adapter.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/read_burst_control.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/write_master.v"
       type="VERILOG"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/byte_enable_generator.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/ST_to_MM_Adapter.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/write_burst_control.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/MebX_Qsys_Project_Burst_jtag_uart_0.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/MebX_Qsys_Project_Burst_nios2_gen2_0.v"
       type="VERILOG" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/MebX_Qsys_Project_Burst_nios2_gen2_0_cpu.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/MebX_Qsys_Project_Burst_nios2_gen2_0_cpu.sdc"
       type="SDC"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/MebX_Qsys_Project_Burst_nios2_gen2_0_cpu.v"
       type="VERILOG_ENCRYPT"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/MebX_Qsys_Project_Burst_nios2_gen2_0_cpu_bht_ram.mif"
       type="MIF"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/MebX_Qsys_Project_Burst_nios2_gen2_0_cpu_debug_slave_sysclk.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/MebX_Qsys_Project_Burst_nios2_gen2_0_cpu_debug_slave_tck.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/MebX_Qsys_Project_Burst_nios2_gen2_0_cpu_debug_slave_wrapper.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/MebX_Qsys_Project_Burst_nios2_gen2_0_cpu_ic_tag_ram.mif"
       type="MIF"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/MebX_Qsys_Project_Burst_nios2_gen2_0_cpu_mult_cell.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/MebX_Qsys_Project_Burst_nios2_gen2_0_cpu_ociram_default_contents.mif"
       type="MIF"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/MebX_Qsys_Project_Burst_nios2_gen2_0_cpu_rf_ram_a.mif"
       type="MIF"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/MebX_Qsys_Project_Burst_nios2_gen2_0_cpu_rf_ram_b.mif"
       type="MIF"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/MebX_Qsys_Project_Burst_nios2_gen2_0_cpu_test_bench.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/MebX_Qsys_Project_Burst_onchip_memory.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/MebX_Qsys_Project_Burst_sysid_qsys.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/MebX_Qsys_Project_Burst_timer_1ms.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/MebX_Qsys_Project_Burst_timer_1us.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/MebX_Qsys_Project_Burst_mm_interconnect_0.v"
       type="VERILOG" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/altera_merlin_master_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/altera_merlin_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/altera_merlin_master_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/altera_merlin_slave_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/MebX_Qsys_Project_Burst_mm_interconnect_0_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/MebX_Qsys_Project_Burst_mm_interconnect_0_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/MebX_Qsys_Project_Burst_mm_interconnect_0_router_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/MebX_Qsys_Project_Burst_mm_interconnect_0_router_007.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/MebX_Qsys_Project_Burst_mm_interconnect_0_router_008.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/altera_merlin_traffic_limiter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/altera_merlin_reorder_memory.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/altera_merlin_burst_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/altera_merlin_burst_adapter_new.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/altera_incr_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/altera_wrap_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/altera_default_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/altera_merlin_address_alignment.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/altera_avalon_st_pipeline_stage.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/MebX_Qsys_Project_Burst_mm_interconnect_0_cmd_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/MebX_Qsys_Project_Burst_mm_interconnect_0_cmd_demux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/MebX_Qsys_Project_Burst_mm_interconnect_0_cmd_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/MebX_Qsys_Project_Burst_mm_interconnect_0_cmd_mux_005.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/MebX_Qsys_Project_Burst_mm_interconnect_0_rsp_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/MebX_Qsys_Project_Burst_mm_interconnect_0_rsp_demux_005.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/MebX_Qsys_Project_Burst_mm_interconnect_0_rsp_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/MebX_Qsys_Project_Burst_mm_interconnect_0_rsp_mux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/altera_merlin_width_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/altera_merlin_address_alignment.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/MebX_Qsys_Project_Burst_mm_interconnect_0_avalon_st_adapter.v"
       type="VERILOG" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/MebX_Qsys_Project_Burst_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/MebX_Qsys_Project_Burst_mm_interconnect_0_avalon_st_adapter_006.v"
       type="VERILOG" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/MebX_Qsys_Project_Burst_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/MebX_Qsys_Project_Burst_mm_interconnect_1.v"
       type="VERILOG" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/MebX_Qsys_Project_Burst_mm_interconnect_1_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/MebX_Qsys_Project_Burst_mm_interconnect_1_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/MebX_Qsys_Project_Burst_mm_interconnect_1_cmd_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/MebX_Qsys_Project_Burst_mm_interconnect_1_cmd_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/MebX_Qsys_Project_Burst_mm_interconnect_1_rsp_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/MebX_Qsys_Project_Burst_mm_interconnect_1_rsp_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/MebX_Qsys_Project_Burst_mm_interconnect_2.v"
       type="VERILOG" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/MebX_Qsys_Project_Burst_mm_interconnect_2_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/MebX_Qsys_Project_Burst_mm_interconnect_2_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/MebX_Qsys_Project_Burst_mm_interconnect_2_router_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/MebX_Qsys_Project_Burst_mm_interconnect_2_router_003.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/MebX_Qsys_Project_Burst_mm_interconnect_2_cmd_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/MebX_Qsys_Project_Burst_mm_interconnect_2_cmd_demux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/MebX_Qsys_Project_Burst_mm_interconnect_2_cmd_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/MebX_Qsys_Project_Burst_mm_interconnect_2_cmd_mux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/MebX_Qsys_Project_Burst_mm_interconnect_2_rsp_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/MebX_Qsys_Project_Burst_mm_interconnect_2_rsp_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/MebX_Qsys_Project_Burst_mm_interconnect_2_rsp_mux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/MebX_Qsys_Project_Burst_mm_interconnect_2_avalon_st_adapter.v"
       type="VERILOG" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/MebX_Qsys_Project_Burst_mm_interconnect_2_avalon_st_adapter_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/MebX_Qsys_Project_Burst_irq_mapper.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/altera_irq_clock_crosser.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/altera_reset_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/altera_reset_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/altera_reset_controller.sdc"
       type="SDC"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst.qsys" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Hardware_Project/Avalon/Communication_Module_hw.tcl" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Hardware_Project/Avalon/Pattern_Generator_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_avalon_mm_clock_crossing_bridge/altera_avalon_mm_clock_crossing_bridge_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/altera_avalon_onchip_memory2_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/altera_msgdma/top/altera_msgdma_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/altera_msgdma/dispatcher/dispatcher_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/altera_msgdma/read_master/read_master_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/altera_msgdma/write_master/write_master_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/altera_avalon_jtag_uart_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/nios2_ip/altera_nios2_gen2/altera_nios2_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/nios2_ip/altera_nios2_gen2/altera_nios2_unit_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/altera_avalon_onchip_memory2_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/sopc_builder_ip/altera_avalon_sysid_qsys/altera_avalon_sysid_qsys_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/sopc_builder_ip/altera_avalon_timer/altera_avalon_timer_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/sopc_builder_ip/altera_avalon_timer/altera_avalon_timer_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_traffic_limiter/altera_merlin_traffic_limiter_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_burst_adapter/altera_merlin_burst_adapter_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_traffic_limiter/altera_merlin_traffic_limiter_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_traffic_limiter/altera_merlin_traffic_limiter_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_irq_mapper/altera_irq_mapper_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_irq_clock_crosser/altera_irq_clock_crosser_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
  </childSourceFiles>
  <messages>
   <message level="Debug" culprit="MebX_Qsys_Project_Burst">queue size: 0 starting:MebX_Qsys_Project_Burst "MebX_Qsys_Project_Burst"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>14</b> modules, <b>50</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>12</b> modules, <b>31</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_translator_transform"><![CDATA[After transform: <b>24</b> modules, <b>68</b> connections]]></message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces nios2_gen2_0.data_master and nios2_gen2_0_data_master_translator.avalon_anti_master_0</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces nios2_gen2_0.instruction_master and nios2_gen2_0_instruction_master_translator.avalon_anti_master_0</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces jtag_uart_0_avalon_jtag_slave_translator.avalon_anti_slave_0 and jtag_uart_0.avalon_jtag_slave</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces Pattern_Generator_A_avalon_mm_registers_slave_translator.avalon_anti_slave_0 and Pattern_Generator_A.avalon_mm_registers_slave</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces Communication_Module_A_avalon_mm_registers_slave_translator.avalon_anti_slave_0 and Communication_Module_A.avalon_mm_registers_slave</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces sysid_qsys_control_slave_translator.avalon_anti_slave_0 and sysid_qsys.control_slave</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces dma_DDR_M_csr_translator.avalon_anti_slave_0 and dma_DDR_M.csr</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces nios2_gen2_0_debug_mem_slave_translator.avalon_anti_slave_0 and nios2_gen2_0.debug_mem_slave</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces dma_DDR_M_descriptor_slave_translator.avalon_anti_slave_0 and dma_DDR_M.descriptor_slave</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces clock_bridge_afi_50_s0_translator.avalon_anti_slave_0 and clock_bridge_afi_50.s0</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces onchip_memory_s1_translator.avalon_anti_slave_0 and onchip_memory.s1</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces descriptor_memory_s1_translator.avalon_anti_slave_0 and descriptor_memory.s1</message>
   <message level="Debug" culprit="merlin_domain_transform"><![CDATA[After transform: <b>48</b> modules, <b>196</b> connections]]></message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_router_transform"><![CDATA[After transform: <b>60</b> modules, <b>233</b> connections]]></message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_traffic_limiter_transform"><![CDATA[After transform: <b>61</b> modules, <b>237</b> connections]]></message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_burst_transform"><![CDATA[After transform: <b>63</b> modules, <b>243</b> connections]]></message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_network_to_switch_transform"><![CDATA[After transform: <b>86</b> modules, <b>292</b> connections]]></message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_width_transform"><![CDATA[After transform: <b>88</b> modules, <b>298</b> connections]]></message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug" culprit="limiter_update_transform"><![CDATA[After transform: <b>88</b> modules, <b>299</b> connections]]></message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_clock_and_reset_bridge_transform"><![CDATA[After transform: <b>92</b> modules, <b>388</b> connections]]></message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>15</b> modules, <b>55</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>4</b> modules, <b>8</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_translator_transform"><![CDATA[After transform: <b>7</b> modules, <b>17</b> connections]]></message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces clock_bridge_afi_50.m0 and clock_bridge_afi_50_m0_translator.avalon_anti_master_0</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces timer_1ms_s1_translator.avalon_anti_slave_0 and timer_1ms.s1</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces timer_1us_s1_translator.avalon_anti_slave_0 and timer_1us.s1</message>
   <message level="Debug" culprit="merlin_domain_transform"><![CDATA[After transform: <b>13</b> modules, <b>46</b> connections]]></message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_router_transform"><![CDATA[After transform: <b>16</b> modules, <b>55</b> connections]]></message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_traffic_limiter_transform"><![CDATA[After transform: <b>17</b> modules, <b>59</b> connections]]></message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_network_to_switch_transform"><![CDATA[After transform: <b>22</b> modules, <b>69</b> connections]]></message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug" culprit="limiter_update_transform"><![CDATA[After transform: <b>22</b> modules, <b>70</b> connections]]></message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_clock_and_reset_bridge_transform"><![CDATA[After transform: <b>24</b> modules, <b>93</b> connections]]></message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>16</b> modules, <b>58</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>5</b> modules, <b>9</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_translator_transform"><![CDATA[After transform: <b>9</b> modules, <b>21</b> connections]]></message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces dma_DDR_M.mm_read and dma_DDR_M_mm_read_translator.avalon_anti_master_0</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces dma_DDR_M.mm_write and dma_DDR_M_mm_write_translator.avalon_anti_master_0</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces Communication_Module_A_avalon_mm_data_slave_translator.avalon_anti_slave_0 and Communication_Module_A.avalon_mm_data_slave</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces Pattern_Generator_A_avalon_mm_data_slave_translator.avalon_anti_slave_0 and Pattern_Generator_A.avalon_mm_data_slave</message>
   <message level="Debug" culprit="merlin_domain_transform"><![CDATA[After transform: <b>16</b> modules, <b>56</b> connections]]></message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_router_transform"><![CDATA[After transform: <b>20</b> modules, <b>68</b> connections]]></message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_traffic_limiter_transform"><![CDATA[After transform: <b>21</b> modules, <b>72</b> connections]]></message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_network_to_switch_transform"><![CDATA[After transform: <b>28</b> modules, <b>86</b> connections]]></message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug" culprit="limiter_update_transform"><![CDATA[After transform: <b>28</b> modules, <b>87</b> connections]]></message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_clock_and_reset_bridge_transform"><![CDATA[After transform: <b>30</b> modules, <b>115</b> connections]]></message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>17</b> modules, <b>61</b> connections]]></message>
   <message level="Debug" culprit="merlin_mm_transform"><![CDATA[After transform: <b>17</b> modules, <b>61</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_interrupt_mapper_transform"><![CDATA[After transform: <b>18</b> modules, <b>64</b> connections]]></message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_interrupt_sync_transform"><![CDATA[After transform: <b>20</b> modules, <b>74</b> connections]]></message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="reset_adaptation_transform"><![CDATA[After transform: <b>27</b> modules, <b>97</b> connections]]></message>
   <message level="Debug" culprit="MebX_Qsys_Project_Burst"><![CDATA["<b>MebX_Qsys_Project_Burst</b>" reuses <b>Communication_Module</b> "<b>submodules/comm_component_ent</b>"]]></message>
   <message level="Debug" culprit="MebX_Qsys_Project_Burst"><![CDATA["<b>MebX_Qsys_Project_Burst</b>" reuses <b>Pattern_Generator</b> "<b>submodules/pgen_component_ent</b>"]]></message>
   <message level="Debug" culprit="MebX_Qsys_Project_Burst"><![CDATA["<b>MebX_Qsys_Project_Burst</b>" reuses <b>altera_avalon_mm_clock_crossing_bridge</b> "<b>submodules/altera_avalon_mm_clock_crossing_bridge</b>"]]></message>
   <message level="Debug" culprit="MebX_Qsys_Project_Burst"><![CDATA["<b>MebX_Qsys_Project_Burst</b>" reuses <b>altera_avalon_onchip_memory2</b> "<b>submodules/MebX_Qsys_Project_Burst_descriptor_memory</b>"]]></message>
   <message level="Debug" culprit="MebX_Qsys_Project_Burst"><![CDATA["<b>MebX_Qsys_Project_Burst</b>" reuses <b>altera_msgdma</b> "<b>submodules/MebX_Qsys_Project_Burst_dma_DDR_M</b>"]]></message>
   <message level="Debug" culprit="MebX_Qsys_Project_Burst"><![CDATA["<b>MebX_Qsys_Project_Burst</b>" reuses <b>altera_avalon_jtag_uart</b> "<b>submodules/MebX_Qsys_Project_Burst_jtag_uart_0</b>"]]></message>
   <message level="Debug" culprit="MebX_Qsys_Project_Burst"><![CDATA["<b>MebX_Qsys_Project_Burst</b>" reuses <b>altera_nios2_gen2</b> "<b>submodules/MebX_Qsys_Project_Burst_nios2_gen2_0</b>"]]></message>
   <message level="Debug" culprit="MebX_Qsys_Project_Burst"><![CDATA["<b>MebX_Qsys_Project_Burst</b>" reuses <b>altera_avalon_onchip_memory2</b> "<b>submodules/MebX_Qsys_Project_Burst_onchip_memory</b>"]]></message>
   <message level="Debug" culprit="MebX_Qsys_Project_Burst"><![CDATA["<b>MebX_Qsys_Project_Burst</b>" reuses <b>altera_avalon_sysid_qsys</b> "<b>submodules/MebX_Qsys_Project_Burst_sysid_qsys</b>"]]></message>
   <message level="Debug" culprit="MebX_Qsys_Project_Burst"><![CDATA["<b>MebX_Qsys_Project_Burst</b>" reuses <b>altera_avalon_timer</b> "<b>submodules/MebX_Qsys_Project_Burst_timer_1ms</b>"]]></message>
   <message level="Debug" culprit="MebX_Qsys_Project_Burst"><![CDATA["<b>MebX_Qsys_Project_Burst</b>" reuses <b>altera_avalon_timer</b> "<b>submodules/MebX_Qsys_Project_Burst_timer_1us</b>"]]></message>
   <message level="Debug" culprit="MebX_Qsys_Project_Burst"><![CDATA["<b>MebX_Qsys_Project_Burst</b>" reuses <b>altera_mm_interconnect</b> "<b>submodules/MebX_Qsys_Project_Burst_mm_interconnect_0</b>"]]></message>
   <message level="Debug" culprit="MebX_Qsys_Project_Burst"><![CDATA["<b>MebX_Qsys_Project_Burst</b>" reuses <b>altera_mm_interconnect</b> "<b>submodules/MebX_Qsys_Project_Burst_mm_interconnect_1</b>"]]></message>
   <message level="Debug" culprit="MebX_Qsys_Project_Burst"><![CDATA["<b>MebX_Qsys_Project_Burst</b>" reuses <b>altera_mm_interconnect</b> "<b>submodules/MebX_Qsys_Project_Burst_mm_interconnect_2</b>"]]></message>
   <message level="Debug" culprit="MebX_Qsys_Project_Burst"><![CDATA["<b>MebX_Qsys_Project_Burst</b>" reuses <b>altera_irq_mapper</b> "<b>submodules/MebX_Qsys_Project_Burst_irq_mapper</b>"]]></message>
   <message level="Debug" culprit="MebX_Qsys_Project_Burst"><![CDATA["<b>MebX_Qsys_Project_Burst</b>" reuses <b>altera_irq_clock_crosser</b> "<b>submodules/altera_irq_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="MebX_Qsys_Project_Burst"><![CDATA["<b>MebX_Qsys_Project_Burst</b>" reuses <b>altera_irq_clock_crosser</b> "<b>submodules/altera_irq_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="MebX_Qsys_Project_Burst"><![CDATA["<b>MebX_Qsys_Project_Burst</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Debug" culprit="MebX_Qsys_Project_Burst"><![CDATA["<b>MebX_Qsys_Project_Burst</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Debug" culprit="MebX_Qsys_Project_Burst"><![CDATA["<b>MebX_Qsys_Project_Burst</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Debug" culprit="MebX_Qsys_Project_Burst"><![CDATA["<b>MebX_Qsys_Project_Burst</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Debug" culprit="MebX_Qsys_Project_Burst"><![CDATA["<b>MebX_Qsys_Project_Burst</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Debug" culprit="MebX_Qsys_Project_Burst"><![CDATA["<b>MebX_Qsys_Project_Burst</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Debug" culprit="MebX_Qsys_Project_Burst"><![CDATA["<b>MebX_Qsys_Project_Burst</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Debug" culprit="MebX_Qsys_Project_Burst">queue size: 23 starting:Communication_Module "submodules/comm_component_ent"</message>
   <message level="Info" culprit="Communication_Module_A"><![CDATA["<b>MebX_Qsys_Project_Burst</b>" instantiated <b>Communication_Module</b> "<b>Communication_Module_A</b>"]]></message>
   <message level="Debug" culprit="MebX_Qsys_Project_Burst">queue size: 22 starting:Pattern_Generator "submodules/pgen_component_ent"</message>
   <message level="Info" culprit="Pattern_Generator_A"><![CDATA["<b>MebX_Qsys_Project_Burst</b>" instantiated <b>Pattern_Generator</b> "<b>Pattern_Generator_A</b>"]]></message>
   <message level="Debug" culprit="MebX_Qsys_Project_Burst">queue size: 21 starting:altera_avalon_mm_clock_crossing_bridge "submodules/altera_avalon_mm_clock_crossing_bridge"</message>
   <message level="Info" culprit="clock_bridge_afi_50"><![CDATA["<b>MebX_Qsys_Project_Burst</b>" instantiated <b>altera_avalon_mm_clock_crossing_bridge</b> "<b>clock_bridge_afi_50</b>"]]></message>
   <message level="Debug" culprit="MebX_Qsys_Project_Burst">queue size: 20 starting:altera_avalon_onchip_memory2 "submodules/MebX_Qsys_Project_Burst_descriptor_memory"</message>
   <message level="Info" culprit="descriptor_memory">Starting RTL generation for module 'MebX_Qsys_Project_Burst_descriptor_memory'</message>
   <message level="Info" culprit="descriptor_memory">  Generation command is [exec C:/intelfpga/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/16.1/quartus/bin64/perl/lib -I C:/intelfpga/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/16.1/quartus/sopc_builder/bin -I C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=MebX_Qsys_Project_Burst_descriptor_memory --dir=C:/Users/rfranca/AppData/Local/Temp/alt7786_4658228646896632272.dir/0124_descriptor_memory_gen/ --quartus_dir=C:/intelfpga/16.1/quartus --verilog --config=C:/Users/rfranca/AppData/Local/Temp/alt7786_4658228646896632272.dir/0124_descriptor_memory_gen//MebX_Qsys_Project_Burst_descriptor_memory_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="descriptor_memory">Done RTL generation for module 'MebX_Qsys_Project_Burst_descriptor_memory'</message>
   <message level="Info" culprit="descriptor_memory"><![CDATA["<b>MebX_Qsys_Project_Burst</b>" instantiated <b>altera_avalon_onchip_memory2</b> "<b>descriptor_memory</b>"]]></message>
   <message level="Debug" culprit="MebX_Qsys_Project_Burst">queue size: 19 starting:altera_msgdma "submodules/MebX_Qsys_Project_Burst_dma_DDR_M"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>5</b> modules, <b>12</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="dma_DDR_M"><![CDATA["<b>dma_DDR_M</b>" reuses <b>modular_sgdma_dispatcher</b> "<b>submodules/dispatcher</b>"]]></message>
   <message level="Debug" culprit="dma_DDR_M"><![CDATA["<b>dma_DDR_M</b>" reuses <b>dma_read_master</b> "<b>submodules/read_master</b>"]]></message>
   <message level="Debug" culprit="dma_DDR_M"><![CDATA["<b>dma_DDR_M</b>" reuses <b>dma_write_master</b> "<b>submodules/write_master</b>"]]></message>
   <message level="Info" culprit="dma_DDR_M"><![CDATA["<b>MebX_Qsys_Project_Burst</b>" instantiated <b>altera_msgdma</b> "<b>dma_DDR_M</b>"]]></message>
   <message level="Debug" culprit="MebX_Qsys_Project_Burst">queue size: 134 starting:modular_sgdma_dispatcher "submodules/dispatcher"</message>
   <message level="Info" culprit="dispatcher_internal"><![CDATA["<b>dma_DDR_M</b>" instantiated <b>modular_sgdma_dispatcher</b> "<b>dispatcher_internal</b>"]]></message>
   <message level="Debug" culprit="MebX_Qsys_Project_Burst">queue size: 133 starting:dma_read_master "submodules/read_master"</message>
   <message level="Info" culprit="read_mstr_internal"><![CDATA["<b>dma_DDR_M</b>" instantiated <b>dma_read_master</b> "<b>read_mstr_internal</b>"]]></message>
   <message level="Debug" culprit="MebX_Qsys_Project_Burst">queue size: 132 starting:dma_write_master "submodules/write_master"</message>
   <message level="Info" culprit="write_mstr_internal"><![CDATA["<b>dma_DDR_M</b>" instantiated <b>dma_write_master</b> "<b>write_mstr_internal</b>"]]></message>
   <message level="Debug" culprit="MebX_Qsys_Project_Burst">queue size: 21 starting:altera_avalon_jtag_uart "submodules/MebX_Qsys_Project_Burst_jtag_uart_0"</message>
   <message level="Info" culprit="jtag_uart_0">Starting RTL generation for module 'MebX_Qsys_Project_Burst_jtag_uart_0'</message>
   <message level="Info" culprit="jtag_uart_0">  Generation command is [exec C:/intelfpga/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/16.1/quartus/bin64/perl/lib -I C:/intelfpga/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/16.1/quartus/sopc_builder/bin -I C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=MebX_Qsys_Project_Burst_jtag_uart_0 --dir=C:/Users/rfranca/AppData/Local/Temp/alt7786_4658228646896632272.dir/0125_jtag_uart_0_gen/ --quartus_dir=C:/intelfpga/16.1/quartus --verilog --config=C:/Users/rfranca/AppData/Local/Temp/alt7786_4658228646896632272.dir/0125_jtag_uart_0_gen//MebX_Qsys_Project_Burst_jtag_uart_0_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="jtag_uart_0">Done RTL generation for module 'MebX_Qsys_Project_Burst_jtag_uart_0'</message>
   <message level="Info" culprit="jtag_uart_0"><![CDATA["<b>MebX_Qsys_Project_Burst</b>" instantiated <b>altera_avalon_jtag_uart</b> "<b>jtag_uart_0</b>"]]></message>
   <message level="Debug" culprit="MebX_Qsys_Project_Burst">queue size: 20 starting:altera_nios2_gen2 "submodules/MebX_Qsys_Project_Burst_nios2_gen2_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="nios2_gen2_0"><![CDATA["<b>nios2_gen2_0</b>" reuses <b>altera_nios2_gen2_unit</b> "<b>submodules/MebX_Qsys_Project_Burst_nios2_gen2_0_cpu</b>"]]></message>
   <message level="Info" culprit="nios2_gen2_0"><![CDATA["<b>MebX_Qsys_Project_Burst</b>" instantiated <b>altera_nios2_gen2</b> "<b>nios2_gen2_0</b>"]]></message>
   <message level="Debug" culprit="MebX_Qsys_Project_Burst">queue size: 131 starting:altera_nios2_gen2_unit "submodules/MebX_Qsys_Project_Burst_nios2_gen2_0_cpu"</message>
   <message level="Info" culprit="cpu">Starting RTL generation for module 'MebX_Qsys_Project_Burst_nios2_gen2_0_cpu'</message>
   <message level="Info" culprit="cpu">  Generation command is [exec C:/intelFPGA/16.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA/16.1/quartus/bin64//perl/lib -I C:/intelfpga/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/16.1/quartus/sopc_builder/bin -I C:/intelfpga/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=MebX_Qsys_Project_Burst_nios2_gen2_0_cpu --dir=C:/Users/rfranca/AppData/Local/Temp/alt7786_4658228646896632272.dir/0136_cpu_gen/ --quartus_bindir=C:/intelFPGA/16.1/quartus/bin64/ --verilog --config=C:/Users/rfranca/AppData/Local/Temp/alt7786_4658228646896632272.dir/0136_cpu_gen//MebX_Qsys_Project_Burst_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="cpu"># 2018.09.12 11:36:57 (*) Starting Nios II generation</message>
   <message level="Info" culprit="cpu"># 2018.09.12 11:36:57 (*)   Checking for plaintext license.</message>
   <message level="Info" culprit="cpu"># 2018.09.12 11:36:58 (*)   Plaintext license not found.</message>
   <message level="Info" culprit="cpu"># 2018.09.12 11:36:58 (*)   Checking for encrypted license (non-evaluation).</message>
   <message level="Info" culprit="cpu"># 2018.09.12 11:36:59 (*)   Encrypted license found.  SOF will not be time-limited.</message>
   <message level="Info" culprit="cpu"># 2018.09.12 11:36:59 (*)   Elaborating CPU configuration settings</message>
   <message level="Info" culprit="cpu"># 2018.09.12 11:36:59 (*)   Creating all objects for CPU</message>
   <message level="Info" culprit="cpu"># 2018.09.12 11:36:59 (*)     Testbench</message>
   <message level="Info" culprit="cpu"># 2018.09.12 11:36:59 (*)     Instruction decoding</message>
   <message level="Info" culprit="cpu"># 2018.09.12 11:36:59 (*)       Instruction fields</message>
   <message level="Info" culprit="cpu"># 2018.09.12 11:36:59 (*)       Instruction decodes</message>
   <message level="Info" culprit="cpu"># 2018.09.12 11:37:00 (*)       Signals for RTL simulation waveforms</message>
   <message level="Info" culprit="cpu"># 2018.09.12 11:37:00 (*)       Instruction controls</message>
   <message level="Info" culprit="cpu"># 2018.09.12 11:37:00 (*)     Pipeline frontend</message>
   <message level="Info" culprit="cpu"># 2018.09.12 11:37:00 (*)     Pipeline backend</message>
   <message level="Info" culprit="cpu"># 2018.09.12 11:37:02 (*)   Generating RTL from CPU objects</message>
   <message level="Info" culprit="cpu"># 2018.09.12 11:37:03 (*)   Creating encrypted RTL</message>
   <message level="Info" culprit="cpu"># 2018.09.12 11:37:04 (*) Done Nios II generation</message>
   <message level="Info" culprit="cpu">Done RTL generation for module 'MebX_Qsys_Project_Burst_nios2_gen2_0_cpu'</message>
   <message level="Info" culprit="cpu"><![CDATA["<b>nios2_gen2_0</b>" instantiated <b>altera_nios2_gen2_unit</b> "<b>cpu</b>"]]></message>
   <message level="Debug" culprit="MebX_Qsys_Project_Burst">queue size: 20 starting:altera_avalon_onchip_memory2 "submodules/MebX_Qsys_Project_Burst_onchip_memory"</message>
   <message level="Info" culprit="onchip_memory">Starting RTL generation for module 'MebX_Qsys_Project_Burst_onchip_memory'</message>
   <message level="Info" culprit="onchip_memory">  Generation command is [exec C:/intelfpga/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/16.1/quartus/bin64/perl/lib -I C:/intelfpga/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/16.1/quartus/sopc_builder/bin -I C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=MebX_Qsys_Project_Burst_onchip_memory --dir=C:/Users/rfranca/AppData/Local/Temp/alt7786_4658228646896632272.dir/0126_onchip_memory_gen/ --quartus_dir=C:/intelfpga/16.1/quartus --verilog --config=C:/Users/rfranca/AppData/Local/Temp/alt7786_4658228646896632272.dir/0126_onchip_memory_gen//MebX_Qsys_Project_Burst_onchip_memory_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="onchip_memory">Done RTL generation for module 'MebX_Qsys_Project_Burst_onchip_memory'</message>
   <message level="Info" culprit="onchip_memory"><![CDATA["<b>MebX_Qsys_Project_Burst</b>" instantiated <b>altera_avalon_onchip_memory2</b> "<b>onchip_memory</b>"]]></message>
   <message level="Debug" culprit="MebX_Qsys_Project_Burst">queue size: 19 starting:altera_avalon_sysid_qsys "submodules/MebX_Qsys_Project_Burst_sysid_qsys"</message>
   <message level="Info" culprit="sysid_qsys"><![CDATA["<b>MebX_Qsys_Project_Burst</b>" instantiated <b>altera_avalon_sysid_qsys</b> "<b>sysid_qsys</b>"]]></message>
   <message level="Debug" culprit="MebX_Qsys_Project_Burst">queue size: 18 starting:altera_avalon_timer "submodules/MebX_Qsys_Project_Burst_timer_1ms"</message>
   <message level="Info" culprit="timer_1ms">Starting RTL generation for module 'MebX_Qsys_Project_Burst_timer_1ms'</message>
   <message level="Info" culprit="timer_1ms">  Generation command is [exec C:/intelFPGA/16.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA/16.1/quartus/bin64//perl/lib -I C:/intelfpga/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/16.1/quartus/sopc_builder/bin -I C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=MebX_Qsys_Project_Burst_timer_1ms --dir=C:/Users/rfranca/AppData/Local/Temp/alt7786_4658228646896632272.dir/0128_timer_1ms_gen/ --quartus_dir=C:/intelfpga/16.1/quartus --verilog --config=C:/Users/rfranca/AppData/Local/Temp/alt7786_4658228646896632272.dir/0128_timer_1ms_gen//MebX_Qsys_Project_Burst_timer_1ms_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="timer_1ms">Done RTL generation for module 'MebX_Qsys_Project_Burst_timer_1ms'</message>
   <message level="Info" culprit="timer_1ms"><![CDATA["<b>MebX_Qsys_Project_Burst</b>" instantiated <b>altera_avalon_timer</b> "<b>timer_1ms</b>"]]></message>
   <message level="Debug" culprit="MebX_Qsys_Project_Burst">queue size: 17 starting:altera_avalon_timer "submodules/MebX_Qsys_Project_Burst_timer_1us"</message>
   <message level="Info" culprit="timer_1us">Starting RTL generation for module 'MebX_Qsys_Project_Burst_timer_1us'</message>
   <message level="Info" culprit="timer_1us">  Generation command is [exec C:/intelFPGA/16.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA/16.1/quartus/bin64//perl/lib -I C:/intelfpga/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/16.1/quartus/sopc_builder/bin -I C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=MebX_Qsys_Project_Burst_timer_1us --dir=C:/Users/rfranca/AppData/Local/Temp/alt7786_4658228646896632272.dir/0129_timer_1us_gen/ --quartus_dir=C:/intelfpga/16.1/quartus --verilog --config=C:/Users/rfranca/AppData/Local/Temp/alt7786_4658228646896632272.dir/0129_timer_1us_gen//MebX_Qsys_Project_Burst_timer_1us_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="timer_1us">Done RTL generation for module 'MebX_Qsys_Project_Burst_timer_1us'</message>
   <message level="Info" culprit="timer_1us"><![CDATA["<b>MebX_Qsys_Project_Burst</b>" instantiated <b>altera_avalon_timer</b> "<b>timer_1us</b>"]]></message>
   <message level="Debug" culprit="MebX_Qsys_Project_Burst">queue size: 16 starting:altera_mm_interconnect "submodules/MebX_Qsys_Project_Burst_mm_interconnect_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>80</b> modules, <b>265</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>80</b> modules, <b>265</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>80</b> modules, <b>265</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>80</b> modules, <b>265</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>80</b> modules, <b>265</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>80</b> modules, <b>265</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>80</b> modules, <b>265</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>80</b> modules, <b>265</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>80</b> modules, <b>265</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>80</b> modules, <b>265</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>80</b> modules, <b>265</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>80</b> modules, <b>265</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>80</b> modules, <b>265</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter.error_adapter_0">Timing: ELA:1/0.005s</message>
   <message level="Debug" culprit="avalon_st_adapter">Timing: COM:3/0.009s/0.010s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_001">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_001.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.error_adapter_0">Timing: ELA:1/0.004s</message>
   <message level="Debug" culprit="avalon_st_adapter_001">Timing: COM:3/0.009s/0.009s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_002">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_002.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_002.rst_bridge_0">Timing: ELA:2/0.001s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_002.error_adapter_0">Timing: ELA:1/0.005s</message>
   <message level="Debug" culprit="avalon_st_adapter_002">Timing: COM:3/0.013s/0.023s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_003">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_003.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_003.rst_bridge_0">Timing: ELA:2/0.001s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_003.error_adapter_0">Timing: ELA:1/0.004s</message>
   <message level="Debug" culprit="avalon_st_adapter_003">Timing: COM:3/0.009s/0.010s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_004">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_004.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_004.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_004.error_adapter_0">Timing: ELA:1/0.006s</message>
   <message level="Debug" culprit="avalon_st_adapter_004">Timing: COM:3/0.009s/0.010s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_005">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_005.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_005.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_005.error_adapter_0">Timing: ELA:1/0.005s</message>
   <message level="Debug" culprit="avalon_st_adapter_005">Timing: COM:3/0.008s/0.009s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_006">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_006.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_006.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_006.error_adapter_0">Timing: ELA:1/0.004s</message>
   <message level="Debug" culprit="avalon_st_adapter_006">Timing: COM:3/0.008s/0.009s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_007">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_007.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_007.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_007.error_adapter_0">Timing: ELA:1/0.004s</message>
   <message level="Debug" culprit="avalon_st_adapter_007">Timing: COM:3/0.008s/0.009s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_008">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_008.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_008.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_008.error_adapter_0">Timing: ELA:1/0.005s</message>
   <message level="Debug" culprit="avalon_st_adapter_008">Timing: COM:3/0.008s/0.009s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_009">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_009.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_009.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_009.error_adapter_0">Timing: ELA:1/0.005s</message>
   <message level="Debug" culprit="avalon_st_adapter_009">Timing: COM:3/0.013s/0.021s</message>
   <message
       level="Debug"
       culprit="com_altera_sopcmodel_transforms_avalonst_AvalonStreamingTransform"><![CDATA[After transform: <b>90</b> modules, <b>295</b> connections]]></message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/MebX_Qsys_Project_Burst_mm_interconnect_0_router</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/MebX_Qsys_Project_Burst_mm_interconnect_0_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/MebX_Qsys_Project_Burst_mm_interconnect_0_router_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/MebX_Qsys_Project_Burst_mm_interconnect_0_router_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/MebX_Qsys_Project_Burst_mm_interconnect_0_router_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/MebX_Qsys_Project_Burst_mm_interconnect_0_router_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/MebX_Qsys_Project_Burst_mm_interconnect_0_router_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/MebX_Qsys_Project_Burst_mm_interconnect_0_router_007</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/MebX_Qsys_Project_Burst_mm_interconnect_0_router_008</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/MebX_Qsys_Project_Burst_mm_interconnect_0_router_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/MebX_Qsys_Project_Burst_mm_interconnect_0_router_007</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/MebX_Qsys_Project_Burst_mm_interconnect_0_router_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_traffic_limiter</b> "<b>submodules/altera_merlin_traffic_limiter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_burst_adapter</b> "<b>submodules/altera_merlin_burst_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_burst_adapter</b> "<b>submodules/altera_merlin_burst_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/MebX_Qsys_Project_Burst_mm_interconnect_0_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/MebX_Qsys_Project_Burst_mm_interconnect_0_cmd_demux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/MebX_Qsys_Project_Burst_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/MebX_Qsys_Project_Burst_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/MebX_Qsys_Project_Burst_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/MebX_Qsys_Project_Burst_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/MebX_Qsys_Project_Burst_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/MebX_Qsys_Project_Burst_mm_interconnect_0_cmd_mux_005</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/MebX_Qsys_Project_Burst_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/MebX_Qsys_Project_Burst_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/MebX_Qsys_Project_Burst_mm_interconnect_0_cmd_mux_005</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/MebX_Qsys_Project_Burst_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/MebX_Qsys_Project_Burst_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/MebX_Qsys_Project_Burst_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/MebX_Qsys_Project_Burst_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/MebX_Qsys_Project_Burst_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/MebX_Qsys_Project_Burst_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/MebX_Qsys_Project_Burst_mm_interconnect_0_rsp_demux_005</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/MebX_Qsys_Project_Burst_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/MebX_Qsys_Project_Burst_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/MebX_Qsys_Project_Burst_mm_interconnect_0_rsp_demux_005</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/MebX_Qsys_Project_Burst_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/MebX_Qsys_Project_Burst_mm_interconnect_0_rsp_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/MebX_Qsys_Project_Burst_mm_interconnect_0_rsp_mux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/MebX_Qsys_Project_Burst_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/MebX_Qsys_Project_Burst_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/MebX_Qsys_Project_Burst_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/MebX_Qsys_Project_Burst_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/MebX_Qsys_Project_Burst_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/MebX_Qsys_Project_Burst_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/MebX_Qsys_Project_Burst_mm_interconnect_0_avalon_st_adapter_006</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/MebX_Qsys_Project_Burst_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/MebX_Qsys_Project_Burst_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/MebX_Qsys_Project_Burst_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Info" culprit="mm_interconnect_0"><![CDATA["<b>MebX_Qsys_Project_Burst</b>" instantiated <b>altera_mm_interconnect</b> "<b>mm_interconnect_0</b>"]]></message>
   <message level="Debug" culprit="MebX_Qsys_Project_Burst">queue size: 130 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="nios2_gen2_0_data_master_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>nios2_gen2_0_data_master_translator</b>"]]></message>
   <message level="Debug" culprit="MebX_Qsys_Project_Burst">queue size: 128 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="jtag_uart_0_avalon_jtag_slave_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>jtag_uart_0_avalon_jtag_slave_translator</b>"]]></message>
   <message level="Debug" culprit="MebX_Qsys_Project_Burst">queue size: 118 starting:altera_merlin_master_agent "submodules/altera_merlin_master_agent"</message>
   <message level="Info" culprit="nios2_gen2_0_data_master_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_agent</b> "<b>nios2_gen2_0_data_master_agent</b>"]]></message>
   <message level="Debug" culprit="MebX_Qsys_Project_Burst">queue size: 116 starting:altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"</message>
   <message level="Info" culprit="jtag_uart_0_avalon_jtag_slave_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_agent</b> "<b>jtag_uart_0_avalon_jtag_slave_agent</b>"]]></message>
   <message level="Debug" culprit="MebX_Qsys_Project_Burst">queue size: 115 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo</b>"]]></message>
   <message level="Debug" culprit="MebX_Qsys_Project_Burst">queue size: 95 starting:altera_merlin_router "submodules/MebX_Qsys_Project_Burst_mm_interconnect_0_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
   <message level="Debug" culprit="MebX_Qsys_Project_Burst">queue size: 94 starting:altera_merlin_router "submodules/MebX_Qsys_Project_Burst_mm_interconnect_0_router_001"</message>
   <message level="Info" culprit="router_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_001</b>"]]></message>
   <message level="Debug" culprit="MebX_Qsys_Project_Burst">queue size: 93 starting:altera_merlin_router "submodules/MebX_Qsys_Project_Burst_mm_interconnect_0_router_002"</message>
   <message level="Info" culprit="router_002"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_002</b>"]]></message>
   <message level="Debug" culprit="MebX_Qsys_Project_Burst">queue size: 88 starting:altera_merlin_router "submodules/MebX_Qsys_Project_Burst_mm_interconnect_0_router_007"</message>
   <message level="Info" culprit="router_007"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_007</b>"]]></message>
   <message level="Debug" culprit="MebX_Qsys_Project_Burst">queue size: 87 starting:altera_merlin_router "submodules/MebX_Qsys_Project_Burst_mm_interconnect_0_router_008"</message>
   <message level="Info" culprit="router_008"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_008</b>"]]></message>
   <message level="Debug" culprit="MebX_Qsys_Project_Burst">queue size: 83 starting:altera_merlin_traffic_limiter "submodules/altera_merlin_traffic_limiter"</message>
   <message level="Info" culprit="nios2_gen2_0_instruction_master_limiter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_traffic_limiter</b> "<b>nios2_gen2_0_instruction_master_limiter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/altera_avalon_sc_fifo.v</b>]]></message>
   <message level="Debug" culprit="MebX_Qsys_Project_Burst">queue size: 82 starting:altera_merlin_burst_adapter "submodules/altera_merlin_burst_adapter"</message>
   <message level="Info" culprit="nios2_gen2_0_debug_mem_slave_burst_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_burst_adapter</b> "<b>nios2_gen2_0_debug_mem_slave_burst_adapter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
   <message level="Debug" culprit="MebX_Qsys_Project_Burst">queue size: 80 starting:altera_merlin_demultiplexer "submodules/MebX_Qsys_Project_Burst_mm_interconnect_0_cmd_demux"</message>
   <message level="Info" culprit="cmd_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"]]></message>
   <message level="Debug" culprit="MebX_Qsys_Project_Burst">queue size: 79 starting:altera_merlin_demultiplexer "submodules/MebX_Qsys_Project_Burst_mm_interconnect_0_cmd_demux_001"</message>
   <message level="Info" culprit="cmd_demux_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux_001</b>"]]></message>
   <message level="Debug" culprit="MebX_Qsys_Project_Burst">queue size: 78 starting:altera_merlin_multiplexer "submodules/MebX_Qsys_Project_Burst_mm_interconnect_0_cmd_mux"</message>
   <message level="Info" culprit="cmd_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"]]></message>
   <message level="Debug" culprit="MebX_Qsys_Project_Burst">queue size: 73 starting:altera_merlin_multiplexer "submodules/MebX_Qsys_Project_Burst_mm_interconnect_0_cmd_mux_005"</message>
   <message level="Info" culprit="cmd_mux_005"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux_005</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="MebX_Qsys_Project_Burst">queue size: 68 starting:altera_merlin_demultiplexer "submodules/MebX_Qsys_Project_Burst_mm_interconnect_0_rsp_demux"</message>
   <message level="Info" culprit="rsp_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux</b>"]]></message>
   <message level="Debug" culprit="MebX_Qsys_Project_Burst">queue size: 63 starting:altera_merlin_demultiplexer "submodules/MebX_Qsys_Project_Burst_mm_interconnect_0_rsp_demux_005"</message>
   <message level="Info" culprit="rsp_demux_005"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux_005</b>"]]></message>
   <message level="Debug" culprit="MebX_Qsys_Project_Burst">queue size: 58 starting:altera_merlin_multiplexer "submodules/MebX_Qsys_Project_Burst_mm_interconnect_0_rsp_mux"</message>
   <message level="Info" culprit="rsp_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="MebX_Qsys_Project_Burst">queue size: 57 starting:altera_merlin_multiplexer "submodules/MebX_Qsys_Project_Burst_mm_interconnect_0_rsp_mux_001"</message>
   <message level="Info" culprit="rsp_mux_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux_001</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="MebX_Qsys_Project_Burst">queue size: 56 starting:altera_merlin_width_adapter "submodules/altera_merlin_width_adapter"</message>
   <message level="Info" culprit="dma_DDR_M_descriptor_slave_cmd_width_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_width_adapter</b> "<b>dma_DDR_M_descriptor_slave_cmd_width_adapter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/altera_merlin_address_alignment.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/altera_merlin_burst_uncompressor.sv</b>]]></message>
   <message level="Debug" culprit="MebX_Qsys_Project_Burst">queue size: 54 starting:altera_avalon_st_adapter "submodules/MebX_Qsys_Project_Burst_mm_interconnect_0_avalon_st_adapter"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter"><![CDATA["<b>avalon_st_adapter</b>" reuses <b>error_adapter</b> "<b>submodules/MebX_Qsys_Project_Burst_mm_interconnect_0_avalon_st_adapter_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="MebX_Qsys_Project_Burst">queue size: 2 starting:error_adapter "submodules/MebX_Qsys_Project_Burst_mm_interconnect_0_avalon_st_adapter_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
   <message level="Debug" culprit="MebX_Qsys_Project_Burst">queue size: 49 starting:altera_avalon_st_adapter "submodules/MebX_Qsys_Project_Burst_mm_interconnect_0_avalon_st_adapter_006"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter_006"><![CDATA["<b>avalon_st_adapter_006</b>" reuses <b>error_adapter</b> "<b>submodules/MebX_Qsys_Project_Burst_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter_006"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter_006</b>"]]></message>
   <message level="Debug" culprit="MebX_Qsys_Project_Burst">queue size: 1 starting:error_adapter "submodules/MebX_Qsys_Project_Burst_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter_006</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
   <message level="Debug" culprit="MebX_Qsys_Project_Burst">queue size: 101 starting:altera_mm_interconnect "submodules/MebX_Qsys_Project_Burst_mm_interconnect_1"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>20</b> modules, <b>62</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>20</b> modules, <b>62</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>20</b> modules, <b>62</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>20</b> modules, <b>62</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter.error_adapter_0">Timing: ELA:1/0.004s</message>
   <message level="Debug" culprit="avalon_st_adapter">Timing: COM:3/0.008s/0.009s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_001">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_001.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.rst_bridge_0">Timing: ELA:2/0.001s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.error_adapter_0">Timing: ELA:1/0.004s</message>
   <message level="Debug" culprit="avalon_st_adapter_001">Timing: COM:3/0.013s/0.022s</message>
   <message
       level="Debug"
       culprit="com_altera_sopcmodel_transforms_avalonst_AvalonStreamingTransform"><![CDATA[After transform: <b>22</b> modules, <b>68</b> connections]]></message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_router</b> "<b>submodules/MebX_Qsys_Project_Burst_mm_interconnect_1_router</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_router</b> "<b>submodules/MebX_Qsys_Project_Burst_mm_interconnect_1_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_router</b> "<b>submodules/MebX_Qsys_Project_Burst_mm_interconnect_1_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_traffic_limiter</b> "<b>submodules/altera_merlin_traffic_limiter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/MebX_Qsys_Project_Burst_mm_interconnect_1_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/MebX_Qsys_Project_Burst_mm_interconnect_1_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/MebX_Qsys_Project_Burst_mm_interconnect_1_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/MebX_Qsys_Project_Burst_mm_interconnect_1_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/MebX_Qsys_Project_Burst_mm_interconnect_1_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/MebX_Qsys_Project_Burst_mm_interconnect_1_rsp_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/MebX_Qsys_Project_Burst_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/MebX_Qsys_Project_Burst_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Info" culprit="mm_interconnect_1"><![CDATA["<b>MebX_Qsys_Project_Burst</b>" instantiated <b>altera_mm_interconnect</b> "<b>mm_interconnect_1</b>"]]></message>
   <message level="Debug" culprit="MebX_Qsys_Project_Burst">queue size: 130 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="nios2_gen2_0_data_master_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>nios2_gen2_0_data_master_translator</b>"]]></message>
   <message level="Debug" culprit="MebX_Qsys_Project_Burst">queue size: 128 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="jtag_uart_0_avalon_jtag_slave_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>jtag_uart_0_avalon_jtag_slave_translator</b>"]]></message>
   <message level="Debug" culprit="MebX_Qsys_Project_Burst">queue size: 118 starting:altera_merlin_master_agent "submodules/altera_merlin_master_agent"</message>
   <message level="Info" culprit="nios2_gen2_0_data_master_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_agent</b> "<b>nios2_gen2_0_data_master_agent</b>"]]></message>
   <message level="Debug" culprit="MebX_Qsys_Project_Burst">queue size: 116 starting:altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"</message>
   <message level="Info" culprit="jtag_uart_0_avalon_jtag_slave_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_agent</b> "<b>jtag_uart_0_avalon_jtag_slave_agent</b>"]]></message>
   <message level="Debug" culprit="MebX_Qsys_Project_Burst">queue size: 115 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo</b>"]]></message>
   <message level="Debug" culprit="MebX_Qsys_Project_Burst">queue size: 38 starting:altera_merlin_router "submodules/MebX_Qsys_Project_Burst_mm_interconnect_1_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
   <message level="Debug" culprit="MebX_Qsys_Project_Burst">queue size: 37 starting:altera_merlin_router "submodules/MebX_Qsys_Project_Burst_mm_interconnect_1_router_001"</message>
   <message level="Info" culprit="router_001"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_router</b> "<b>router_001</b>"]]></message>
   <message level="Debug" culprit="MebX_Qsys_Project_Burst">queue size: 83 starting:altera_merlin_traffic_limiter "submodules/altera_merlin_traffic_limiter"</message>
   <message level="Info" culprit="nios2_gen2_0_instruction_master_limiter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_traffic_limiter</b> "<b>nios2_gen2_0_instruction_master_limiter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/altera_avalon_sc_fifo.v</b>]]></message>
   <message level="Debug" culprit="MebX_Qsys_Project_Burst">queue size: 34 starting:altera_merlin_demultiplexer "submodules/MebX_Qsys_Project_Burst_mm_interconnect_1_cmd_demux"</message>
   <message level="Info" culprit="cmd_demux"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"]]></message>
   <message level="Debug" culprit="MebX_Qsys_Project_Burst">queue size: 33 starting:altera_merlin_multiplexer "submodules/MebX_Qsys_Project_Burst_mm_interconnect_1_cmd_mux"</message>
   <message level="Info" culprit="cmd_mux"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="MebX_Qsys_Project_Burst">queue size: 31 starting:altera_merlin_demultiplexer "submodules/MebX_Qsys_Project_Burst_mm_interconnect_1_rsp_demux"</message>
   <message level="Info" culprit="rsp_demux"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux</b>"]]></message>
   <message level="Debug" culprit="MebX_Qsys_Project_Burst">queue size: 29 starting:altera_merlin_multiplexer "submodules/MebX_Qsys_Project_Burst_mm_interconnect_1_rsp_mux"</message>
   <message level="Info" culprit="rsp_mux"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="MebX_Qsys_Project_Burst">queue size: 54 starting:altera_avalon_st_adapter "submodules/MebX_Qsys_Project_Burst_mm_interconnect_0_avalon_st_adapter"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter"><![CDATA["<b>avalon_st_adapter</b>" reuses <b>error_adapter</b> "<b>submodules/MebX_Qsys_Project_Burst_mm_interconnect_0_avalon_st_adapter_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="MebX_Qsys_Project_Burst">queue size: 2 starting:error_adapter "submodules/MebX_Qsys_Project_Burst_mm_interconnect_0_avalon_st_adapter_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
   <message level="Debug" culprit="MebX_Qsys_Project_Burst">queue size: 120 starting:altera_mm_interconnect "submodules/MebX_Qsys_Project_Burst_mm_interconnect_2"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>25</b> modules, <b>78</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>25</b> modules, <b>78</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>25</b> modules, <b>78</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>25</b> modules, <b>78</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>25</b> modules, <b>78</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter.error_adapter_0">Timing: ELA:1/0.004s</message>
   <message level="Debug" culprit="avalon_st_adapter">Timing: COM:3/0.007s/0.008s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_001">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_001.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.error_adapter_0">Timing: ELA:1/0.004s</message>
   <message level="Debug" culprit="avalon_st_adapter_001">Timing: COM:3/0.008s/0.009s</message>
   <message
       level="Debug"
       culprit="com_altera_sopcmodel_transforms_avalonst_AvalonStreamingTransform"><![CDATA[After transform: <b>27</b> modules, <b>84</b> connections]]></message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_router</b> "<b>submodules/MebX_Qsys_Project_Burst_mm_interconnect_2_router</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_router</b> "<b>submodules/MebX_Qsys_Project_Burst_mm_interconnect_2_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_router</b> "<b>submodules/MebX_Qsys_Project_Burst_mm_interconnect_2_router_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_router</b> "<b>submodules/MebX_Qsys_Project_Burst_mm_interconnect_2_router_003</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_traffic_limiter</b> "<b>submodules/altera_merlin_traffic_limiter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/MebX_Qsys_Project_Burst_mm_interconnect_2_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/MebX_Qsys_Project_Burst_mm_interconnect_2_cmd_demux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/MebX_Qsys_Project_Burst_mm_interconnect_2_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/MebX_Qsys_Project_Burst_mm_interconnect_2_cmd_mux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/MebX_Qsys_Project_Burst_mm_interconnect_2_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/MebX_Qsys_Project_Burst_mm_interconnect_2_cmd_demux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/MebX_Qsys_Project_Burst_mm_interconnect_2_rsp_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/MebX_Qsys_Project_Burst_mm_interconnect_2_rsp_mux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/MebX_Qsys_Project_Burst_mm_interconnect_2_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/MebX_Qsys_Project_Burst_mm_interconnect_2_avalon_st_adapter</b>"]]></message>
   <message level="Info" culprit="mm_interconnect_2"><![CDATA["<b>MebX_Qsys_Project_Burst</b>" instantiated <b>altera_mm_interconnect</b> "<b>mm_interconnect_2</b>"]]></message>
   <message level="Debug" culprit="MebX_Qsys_Project_Burst">queue size: 130 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="nios2_gen2_0_data_master_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>nios2_gen2_0_data_master_translator</b>"]]></message>
   <message level="Debug" culprit="MebX_Qsys_Project_Burst">queue size: 128 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="jtag_uart_0_avalon_jtag_slave_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>jtag_uart_0_avalon_jtag_slave_translator</b>"]]></message>
   <message level="Debug" culprit="MebX_Qsys_Project_Burst">queue size: 118 starting:altera_merlin_master_agent "submodules/altera_merlin_master_agent"</message>
   <message level="Info" culprit="nios2_gen2_0_data_master_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_agent</b> "<b>nios2_gen2_0_data_master_agent</b>"]]></message>
   <message level="Debug" culprit="MebX_Qsys_Project_Burst">queue size: 116 starting:altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"</message>
   <message level="Info" culprit="jtag_uart_0_avalon_jtag_slave_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_agent</b> "<b>jtag_uart_0_avalon_jtag_slave_agent</b>"]]></message>
   <message level="Debug" culprit="MebX_Qsys_Project_Burst">queue size: 115 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo</b>"]]></message>
   <message level="Debug" culprit="MebX_Qsys_Project_Burst">queue size: 16 starting:altera_merlin_router "submodules/MebX_Qsys_Project_Burst_mm_interconnect_2_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_2</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
   <message level="Debug" culprit="MebX_Qsys_Project_Burst">queue size: 15 starting:altera_merlin_router "submodules/MebX_Qsys_Project_Burst_mm_interconnect_2_router_001"</message>
   <message level="Info" culprit="router_001"><![CDATA["<b>mm_interconnect_2</b>" instantiated <b>altera_merlin_router</b> "<b>router_001</b>"]]></message>
   <message level="Debug" culprit="MebX_Qsys_Project_Burst">queue size: 14 starting:altera_merlin_router "submodules/MebX_Qsys_Project_Burst_mm_interconnect_2_router_002"</message>
   <message level="Info" culprit="router_002"><![CDATA["<b>mm_interconnect_2</b>" instantiated <b>altera_merlin_router</b> "<b>router_002</b>"]]></message>
   <message level="Debug" culprit="MebX_Qsys_Project_Burst">queue size: 13 starting:altera_merlin_router "submodules/MebX_Qsys_Project_Burst_mm_interconnect_2_router_003"</message>
   <message level="Info" culprit="router_003"><![CDATA["<b>mm_interconnect_2</b>" instantiated <b>altera_merlin_router</b> "<b>router_003</b>"]]></message>
   <message level="Debug" culprit="MebX_Qsys_Project_Burst">queue size: 83 starting:altera_merlin_traffic_limiter "submodules/altera_merlin_traffic_limiter"</message>
   <message level="Info" culprit="nios2_gen2_0_instruction_master_limiter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_traffic_limiter</b> "<b>nios2_gen2_0_instruction_master_limiter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/altera_avalon_sc_fifo.v</b>]]></message>
   <message level="Debug" culprit="MebX_Qsys_Project_Burst">queue size: 11 starting:altera_merlin_demultiplexer "submodules/MebX_Qsys_Project_Burst_mm_interconnect_2_cmd_demux"</message>
   <message level="Info" culprit="cmd_demux"><![CDATA["<b>mm_interconnect_2</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"]]></message>
   <message level="Debug" culprit="MebX_Qsys_Project_Burst">queue size: 10 starting:altera_merlin_demultiplexer "submodules/MebX_Qsys_Project_Burst_mm_interconnect_2_cmd_demux_001"</message>
   <message level="Info" culprit="cmd_demux_001"><![CDATA["<b>mm_interconnect_2</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux_001</b>"]]></message>
   <message level="Debug" culprit="MebX_Qsys_Project_Burst">queue size: 9 starting:altera_merlin_multiplexer "submodules/MebX_Qsys_Project_Burst_mm_interconnect_2_cmd_mux"</message>
   <message level="Info" culprit="cmd_mux"><![CDATA["<b>mm_interconnect_2</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="MebX_Qsys_Project_Burst">queue size: 8 starting:altera_merlin_multiplexer "submodules/MebX_Qsys_Project_Burst_mm_interconnect_2_cmd_mux_001"</message>
   <message level="Info" culprit="cmd_mux_001"><![CDATA["<b>mm_interconnect_2</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux_001</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="MebX_Qsys_Project_Burst">queue size: 7 starting:altera_merlin_demultiplexer "submodules/MebX_Qsys_Project_Burst_mm_interconnect_2_rsp_demux"</message>
   <message level="Info" culprit="rsp_demux"><![CDATA["<b>mm_interconnect_2</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux</b>"]]></message>
   <message level="Debug" culprit="MebX_Qsys_Project_Burst">queue size: 5 starting:altera_merlin_multiplexer "submodules/MebX_Qsys_Project_Burst_mm_interconnect_2_rsp_mux"</message>
   <message level="Info" culprit="rsp_mux"><![CDATA["<b>mm_interconnect_2</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="MebX_Qsys_Project_Burst">queue size: 4 starting:altera_merlin_multiplexer "submodules/MebX_Qsys_Project_Burst_mm_interconnect_2_rsp_mux_001"</message>
   <message level="Info" culprit="rsp_mux_001"><![CDATA["<b>mm_interconnect_2</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux_001</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="MebX_Qsys_Project_Burst">queue size: 3 starting:altera_avalon_st_adapter "submodules/MebX_Qsys_Project_Burst_mm_interconnect_2_avalon_st_adapter"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter"><![CDATA["<b>avalon_st_adapter</b>" reuses <b>error_adapter</b> "<b>submodules/MebX_Qsys_Project_Burst_mm_interconnect_2_avalon_st_adapter_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter"><![CDATA["<b>mm_interconnect_2</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="MebX_Qsys_Project_Burst">queue size: 0 starting:error_adapter "submodules/MebX_Qsys_Project_Burst_mm_interconnect_2_avalon_st_adapter_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
   <message level="Debug" culprit="MebX_Qsys_Project_Burst">queue size: 144 starting:altera_irq_mapper "submodules/MebX_Qsys_Project_Burst_irq_mapper"</message>
   <message level="Info" culprit="irq_mapper"><![CDATA["<b>MebX_Qsys_Project_Burst</b>" instantiated <b>altera_irq_mapper</b> "<b>irq_mapper</b>"]]></message>
   <message level="Debug" culprit="MebX_Qsys_Project_Burst">queue size: 143 starting:altera_irq_clock_crosser "submodules/altera_irq_clock_crosser"</message>
   <message level="Info" culprit="irq_synchronizer"><![CDATA["<b>MebX_Qsys_Project_Burst</b>" instantiated <b>altera_irq_clock_crosser</b> "<b>irq_synchronizer</b>"]]></message>
   <message level="Debug" culprit="MebX_Qsys_Project_Burst">queue size: 141 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>MebX_Qsys_Project_Burst</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="Communication_Module:1.4:"
   instancePathKey="MebX_Qsys_Project_Burst:.:Communication_Module_A"
   kind="Communication_Module"
   version="1.4"
   name="comm_component_ent">
  <generatedFiles>
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/SPWC_MM_REGISTERS_PKG.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/SPWC_RX_DATA_DC_FIFO_PKG.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/SPWC_TX_DATA_DC_FIFO_PKG.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/spwc_dc_data_fifo.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/SPWC_DATA_DC_FIFO_INSTANTIATION.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/SPWC_BUS_CONTROLLER_PKG.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/SPWC_RX_BUS_CONTROLLER.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/SPWC_TX_BUS_CONTROLLER.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/spwpkg.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/spwlink.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/spwram.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/spwrecv.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/spwrecvfront_fast.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/spwrecvfront_generic.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/spwxmit.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/spwxmit_fast.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/streamtest.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/syncdff.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/spwstream.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/SPWC_CODEC_PKG.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/SPWC_CODEC.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/spw_backdoor_dc_fifo.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/SPWC_CODEC_LOOPBACK.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/spwc_clk100_codec_commands_dc_fifo.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/spwc_clk200_codec_commands_dc_fifo.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/SPWC_CODEC_CONTROLLER.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/SPWC_TOPFILE.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/TRAN_MM_REGISTERS_PKG.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/TRAN_BURST_REGISTERS_PKG.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/TRAN_AVS_DATA_SC_FIFO_PKG.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/tran_avs_sc_fifo.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/TRAN_AVS_DATA_SC_FIFO_INSTANTIATION.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/AVS_CONTROLLER_PKG.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/AVS_RX_CONTROLLER.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/AVS_TX_CONTROLLER.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/TRAN_BUS_SC_FIFO_PKG.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/tran_bus_sc_fifo.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/TRAN_BUS_SC_FIFO_INSTANTIATION.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/TRAN_BUS_CONTROLLER_PKG.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/TRAN_RX_BUS_CONTROLLER.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/TRAN_TX_BUS_CONTROLLER.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/TRAN_RX_INTERFACE_CONTROLLER.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/TRAN_TX_INTERFACE_CONTROLLER.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/TRAN_TOPFILE.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/COMM_MM_REGISTERS_PKG.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/COMM_BURST_REGISTERS_PKG.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/COMM_AVS_CONTROLLER_PKG.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/COMM_AVALON_MM_PKG.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/COMM_AVALON_BURST_PKG.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/COMM_PIPELINE_FIFO_PKG.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/comm_pipeline_sc_fifo.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/COMM_AVALON_MM_READ.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/COMM_AVALON_MM_WRITE.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/COMM_AVALON_BURST_READ.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/COMM_AVALON_BURST_WRITE.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/COMM_BUS_CONTROLLER_PKG.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/COMM_RX_BUS_CONTROLLER.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/COMM_TX_BUS_CONTROLLER.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/COMM_TOPFILE.vhd"
       type="VHDL"
       attributes="TOP_LEVEL_FILE" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Hardware_Project/Avalon/Communication_Module_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="MebX_Qsys_Project_Burst" as="Communication_Module_A" />
  <messages>
   <message level="Debug" culprit="MebX_Qsys_Project_Burst">queue size: 23 starting:Communication_Module "submodules/comm_component_ent"</message>
   <message level="Info" culprit="Communication_Module_A"><![CDATA["<b>MebX_Qsys_Project_Burst</b>" instantiated <b>Communication_Module</b> "<b>Communication_Module_A</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="Pattern_Generator:1.0:"
   instancePathKey="MebX_Qsys_Project_Burst:.:Pattern_Generator_A"
   kind="Pattern_Generator"
   version="1.0"
   name="pgen_component_ent">
  <generatedFiles>
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/PGEN_AVALON_MM_PKG.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/PGEN_MM_REGISTERS_PKG.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/PGEN_AVALON_BURST_PKG.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/PGEN_BURST_REGISTERS_PKG.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/PGEN_PIPELINE_FIFO_PKG.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/PGEN_CONTROLLER_PKG.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/PGEN_PATTERN_PKG.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/PGEN_DATA_FIFO_PKG.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/PGEN_AVALON_MM_READ.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/PGEN_AVALON_MM_WRITE.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/pipeline_sc_fifo.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/PGEN_AVALON_BURST_READ.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/data_sc_fifo.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/PGEN_CONTROLLER.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/PGEN_TOPFILE.vhd"
       type="VHDL"
       attributes="TOP_LEVEL_FILE" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Hardware_Project/Avalon/Pattern_Generator_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="MebX_Qsys_Project_Burst" as="Pattern_Generator_A" />
  <messages>
   <message level="Debug" culprit="MebX_Qsys_Project_Burst">queue size: 22 starting:Pattern_Generator "submodules/pgen_component_ent"</message>
   <message level="Info" culprit="Pattern_Generator_A"><![CDATA["<b>MebX_Qsys_Project_Burst</b>" instantiated <b>Pattern_Generator</b> "<b>Pattern_Generator_A</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_mm_clock_crossing_bridge:16.1:ADDRESS_UNITS=SYMBOLS,ADDRESS_WIDTH=32,AUTO_ADDRESS_WIDTH=6,BURSTCOUNT_WIDTH=1,COMMAND_FIFO_DEPTH=4,DATA_WIDTH=32,HDL_ADDR_WIDTH=6,MASTER_SYNC_DEPTH=2,MAX_BURST_SIZE=1,RESPONSE_FIFO_DEPTH=4,SLAVE_SYNC_DEPTH=2,SYMBOL_WIDTH=8,SYSINFO_ADDR_WIDTH=6,USE_AUTO_ADDRESS_WIDTH=1"
   instancePathKey="MebX_Qsys_Project_Burst:.:clock_bridge_afi_50"
   kind="altera_avalon_mm_clock_crossing_bridge"
   version="16.1"
   name="altera_avalon_mm_clock_crossing_bridge">
  <parameter name="MAX_BURST_SIZE" value="1" />
  <generatedFiles>
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/altera_avalon_dc_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/altera_std_synchronizer_nocut.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/altera_avalon_dc_fifo.sdc"
       type="SDC"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_avalon_mm_clock_crossing_bridge/altera_avalon_mm_clock_crossing_bridge_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="MebX_Qsys_Project_Burst" as="clock_bridge_afi_50" />
  <messages>
   <message level="Debug" culprit="MebX_Qsys_Project_Burst">queue size: 21 starting:altera_avalon_mm_clock_crossing_bridge "submodules/altera_avalon_mm_clock_crossing_bridge"</message>
   <message level="Info" culprit="clock_bridge_afi_50"><![CDATA["<b>MebX_Qsys_Project_Burst</b>" instantiated <b>altera_avalon_mm_clock_crossing_bridge</b> "<b>clock_bridge_afi_50</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_onchip_memory2:16.1:allowInSystemMemoryContentEditor=false,autoInitializationFileName=MebX_Qsys_Project_Burst_descriptor_memory,blockType=AUTO,copyInitFile=false,dataWidth=32,dataWidth2=32,derived_enableDiffWidth=false,derived_gui_ram_block_type=Automatic,derived_init_file_name=MebX_Qsys_Project_Burst_descriptor_memory.hex,derived_is_hardcopy=false,derived_set_addr_width=9,derived_set_addr_width2=9,derived_set_data_width=32,derived_set_data_width2=32,derived_singleClockOperation=false,deviceFamily=Stratix IV,deviceFeatures=ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 1 DSP_SHIFTER_BLOCK 1 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 0 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 1 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 1 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 1 HARDCOPY 0 HAS_18_BIT_MULTS 1 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 1 HAS_ADVANCED_IO_INVERTED_CORNER 1 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 1 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 1 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 1 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 1 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 0 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 0 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 1 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 1 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 1 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 1 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 1 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 1 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 1 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 1 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PDN_MODEL_STATUS 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 1 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 1 HAS_POWER_BINNING_LIMITS_DATA 0 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 1 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 0 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 0 HAS_SYNTHESIS_ON_ATOMS 0 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 1 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 1 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 1 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 1 HAS_USE_FITTER_INFO_SUPPORT 0 HAS_VCCPD_POWER_RAIL 1 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 0 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_BARE_DIE 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_LOW_POWER_PART 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 1 M10K_MEMORY 0 M144K_MEMORY 1 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 1 MLAB_MEMORY 1 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 1 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 1 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 1 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 1 TRANSCEIVER_6G_BLOCK 1 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 0 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 1 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 1 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1,dualPort=false,ecc_enabled=false,enPRInitMode=false,enableDiffWidth=false,initMemContent=true,initializationFileName=onchip_mem.hex,instanceID=NONE,memorySize=2048,readDuringWriteMode=DONT_CARE,resetrequest_enabled=true,simAllowMRAMContentsFile=false,simMemInitOnlyFilename=0,singleClockOperation=false,slave1Latency=1,slave2Latency=1,useNonDefaultInitFile=false,useShallowMemBlocks=false,writable=true"
   instancePathKey="MebX_Qsys_Project_Burst:.:descriptor_memory"
   kind="altera_avalon_onchip_memory2"
   version="16.1"
   name="MebX_Qsys_Project_Burst_descriptor_memory">
  <parameter name="derived_singleClockOperation" value="false" />
  <parameter name="derived_is_hardcopy" value="false" />
  <parameter
     name="deviceFeatures"
     value="ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 1 DSP_SHIFTER_BLOCK 1 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 0 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 1 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 1 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 1 HARDCOPY 0 HAS_18_BIT_MULTS 1 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 1 HAS_ADVANCED_IO_INVERTED_CORNER 1 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 1 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 1 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 1 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 1 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 0 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 0 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 1 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 1 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 1 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 1 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 1 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 1 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 1 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 1 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PDN_MODEL_STATUS 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 1 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 1 HAS_POWER_BINNING_LIMITS_DATA 0 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 1 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 0 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 0 HAS_SYNTHESIS_ON_ATOMS 0 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 1 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 1 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 1 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 1 HAS_USE_FITTER_INFO_SUPPORT 0 HAS_VCCPD_POWER_RAIL 1 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 0 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_BARE_DIE 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_LOW_POWER_PART 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 1 M10K_MEMORY 0 M144K_MEMORY 1 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 1 MLAB_MEMORY 1 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 1 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 1 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 1 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 1 TRANSCEIVER_6G_BLOCK 1 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 0 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 1 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 1 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1" />
  <parameter
     name="autoInitializationFileName"
     value="MebX_Qsys_Project_Burst_descriptor_memory" />
  <parameter name="derived_gui_ram_block_type" value="Automatic" />
  <parameter name="enPRInitMode" value="false" />
  <parameter name="useShallowMemBlocks" value="false" />
  <parameter name="writable" value="true" />
  <parameter name="dualPort" value="false" />
  <parameter name="derived_set_addr_width2" value="9" />
  <parameter name="dataWidth" value="32" />
  <parameter name="allowInSystemMemoryContentEditor" value="false" />
  <parameter name="derived_set_addr_width" value="9" />
  <parameter
     name="derived_init_file_name"
     value="MebX_Qsys_Project_Burst_descriptor_memory.hex" />
  <parameter name="initializationFileName" value="onchip_mem.hex" />
  <parameter name="singleClockOperation" value="false" />
  <parameter name="derived_set_data_width2" value="32" />
  <parameter name="readDuringWriteMode" value="DONT_CARE" />
  <parameter name="blockType" value="AUTO" />
  <parameter name="derived_enableDiffWidth" value="false" />
  <parameter name="useNonDefaultInitFile" value="false" />
  <parameter name="resetrequest_enabled" value="true" />
  <parameter name="simMemInitOnlyFilename" value="0" />
  <parameter name="copyInitFile" value="false" />
  <parameter name="deviceFamily" value="Stratix IV" />
  <parameter name="simAllowMRAMContentsFile" value="false" />
  <parameter name="ecc_enabled" value="false" />
  <parameter name="derived_set_data_width" value="32" />
  <parameter name="instanceID" value="NONE" />
  <parameter name="memorySize" value="2048" />
  <parameter name="dataWidth2" value="32" />
  <parameter name="enableDiffWidth" value="false" />
  <parameter name="initMemContent" value="true" />
  <parameter name="slave1Latency" value="1" />
  <parameter name="slave2Latency" value="1" />
  <generatedFiles>
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/MebX_Qsys_Project_Burst_descriptor_memory.hex"
       type="HEX"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/MebX_Qsys_Project_Burst_descriptor_memory.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga/16.1/ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/altera_avalon_onchip_memory2_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="MebX_Qsys_Project_Burst" as="descriptor_memory" />
  <messages>
   <message level="Debug" culprit="MebX_Qsys_Project_Burst">queue size: 20 starting:altera_avalon_onchip_memory2 "submodules/MebX_Qsys_Project_Burst_descriptor_memory"</message>
   <message level="Info" culprit="descriptor_memory">Starting RTL generation for module 'MebX_Qsys_Project_Burst_descriptor_memory'</message>
   <message level="Info" culprit="descriptor_memory">  Generation command is [exec C:/intelfpga/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/16.1/quartus/bin64/perl/lib -I C:/intelfpga/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/16.1/quartus/sopc_builder/bin -I C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=MebX_Qsys_Project_Burst_descriptor_memory --dir=C:/Users/rfranca/AppData/Local/Temp/alt7786_4658228646896632272.dir/0124_descriptor_memory_gen/ --quartus_dir=C:/intelfpga/16.1/quartus --verilog --config=C:/Users/rfranca/AppData/Local/Temp/alt7786_4658228646896632272.dir/0124_descriptor_memory_gen//MebX_Qsys_Project_Burst_descriptor_memory_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="descriptor_memory">Done RTL generation for module 'MebX_Qsys_Project_Burst_descriptor_memory'</message>
   <message level="Info" culprit="descriptor_memory"><![CDATA["<b>MebX_Qsys_Project_Burst</b>" instantiated <b>altera_avalon_onchip_memory2</b> "<b>descriptor_memory</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_msgdma:16.1:AUTO_DESCRIPTOR_READ_MASTER_ADDRESS_MAP=,AUTO_DESCRIPTOR_READ_MASTER_ADDRESS_WIDTH=AddressWidth = -1,AUTO_DESCRIPTOR_WRITE_MASTER_ADDRESS_MAP=,AUTO_DESCRIPTOR_WRITE_MASTER_ADDRESS_WIDTH=AddressWidth = -1,AUTO_DEVICE=EP4SGX230KF40C2,AUTO_DEVICE_FAMILY=Stratix IV,AUTO_DEVICE_SPEEDGRADE=2,AUTO_MM_READ_ADDRESS_MAP=&lt;address-map&gt;&lt;slave name=&apos;Pattern_Generator_A.avalon_mm_data_slave&apos; start=&apos;0x0&apos; end=&apos;0x20000000&apos; /&gt;&lt;slave name=&apos;Communication_Module_A.avalon_mm_data_slave&apos; start=&apos;0x20000000&apos; end=&apos;0x40000000&apos; /&gt;&lt;/address-map&gt;,AUTO_MM_READ_ADDRESS_WIDTH=AddressWidth = 30,AUTO_MM_WRITE_ADDRESS_MAP=&lt;address-map&gt;&lt;slave name=&apos;Communication_Module_A.avalon_mm_data_slave&apos; start=&apos;0x20000000&apos; end=&apos;0x40000000&apos; /&gt;&lt;/address-map&gt;,AUTO_MM_WRITE_ADDRESS_WIDTH=AddressWidth = 30,BURST_ENABLE=1,BURST_WRAPPING_SUPPORT=0,CHANNEL_ENABLE=0,CHANNEL_ENABLE_DERIVED=0,CHANNEL_WIDTH=8,DATA_FIFO_DEPTH=64,DATA_WIDTH=64,DESCRIPTOR_FIFO_DEPTH=32,ENHANCED_FEATURES=1,ERROR_ENABLE=0,ERROR_ENABLE_DERIVED=0,ERROR_WIDTH=8,EXPOSE_ST_PORT=0,FIX_ADDRESS_WIDTH=64,MAX_BURST_COUNT=16,MAX_BYTE=67108864,MAX_STRIDE=1,MODE=0,PACKET_ENABLE=0,PACKET_ENABLE_DERIVED=0,PREFETCHER_DATA_WIDTH=32,PREFETCHER_ENABLE=0,PREFETCHER_MAX_READ_BURST_COUNT=2,PREFETCHER_READ_BURST_ENABLE=0,PROGRAMMABLE_BURST_ENABLE=0,RESPONSE_PORT=2,STRIDE_ENABLE=0,STRIDE_ENABLE_DERIVED=0,TRANSFER_TYPE=Aligned Accesses,USE_FIX_ADDRESS_WIDTH=1(altera_clock_bridge:16.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:16.1:ACTIVE_LOW_RESET=1,AUTO_CLK_CLOCK_RATE=0,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(modular_sgdma_dispatcher:16.1:BURST_ENABLE=1,BURST_WRAPPING_SUPPORT=0,CSR_ADDRESS_WIDTH=3,DATA_FIFO_DEPTH=64,DATA_WIDTH=64,DESCRIPTOR_BYTEENABLE_WIDTH=32,DESCRIPTOR_FIFO_DEPTH=32,DESCRIPTOR_INTERFACE=0,DESCRIPTOR_WIDTH=256,ENHANCED_FEATURES=1,GUI_RESPONSE_PORT=2,MAX_BURST_COUNT=16,MAX_BYTE=67108864,MAX_STRIDE=1,MODE=0,PREFETCHER_USE_CASE=0,PROGRAMMABLE_BURST_ENABLE=0,RESPONSE_PORT=2,STRIDE_ENABLE=0,TRANSFER_TYPE=Aligned Accesses)(dma_read_master:16.1:ADDRESS_WIDTH=64,AUTO_ADDRESS_WIDTH=30,BURST_ENABLE=1,BURST_WRAPPING_SUPPORT=0,BYTE_ENABLE_WIDTH=8,BYTE_ENABLE_WIDTH_LOG2=3,CHANNEL_ENABLE=0,CHANNEL_WIDTH=8,DATA_WIDTH=64,ERROR_ENABLE=0,ERROR_WIDTH=8,FIFO_DEPTH=64,FIFO_DEPTH_LOG2=6,FIFO_SPEED_OPTIMIZATION=1,FIX_ADDRESS_WIDTH=64,GUI_BURST_WRAPPING_SUPPORT=0,GUI_MAX_BURST_COUNT=16,GUI_PROGRAMMABLE_BURST_ENABLE=0,GUI_STRIDE_WIDTH=1,LENGTH_WIDTH=27,MAX_BURST_COUNT=16,MAX_BURST_COUNT_WIDTH=5,NUMBER_OF_SYMBOLS=8,NUMBER_OF_SYMBOLS_LOG2=3,ONLY_FULL_ACCESS_ENABLE=0,PACKET_ENABLE=0,PROGRAMMABLE_BURST_ENABLE=0,STRIDE_ENABLE=0,STRIDE_WIDTH=1,SYMBOL_WIDTH=8,TRANSFER_TYPE=Aligned Accesses,UNALIGNED_ACCESSES_ENABLE=0,USE_FIX_ADDRESS_WIDTH=1)(dma_write_master:16.1:ACTUAL_BYTES_TRANSFERRED_WIDTH=32,ADDRESS_WIDTH=64,AUTO_ADDRESS_WIDTH=30,BURST_ENABLE=1,BURST_WRAPPING_SUPPORT=0,BYTE_ENABLE_WIDTH=8,BYTE_ENABLE_WIDTH_LOG2=3,DATA_WIDTH=64,ERROR_ENABLE=0,ERROR_WIDTH=8,FIFO_DEPTH=64,FIFO_DEPTH_LOG2=6,FIFO_SPEED_OPTIMIZATION=1,FIX_ADDRESS_WIDTH=64,GUI_BURST_WRAPPING_SUPPORT=0,GUI_MAX_BURST_COUNT=16,GUI_PROGRAMMABLE_BURST_ENABLE=0,GUI_STRIDE_WIDTH=1,LENGTH_WIDTH=27,MAX_BURST_COUNT=16,MAX_BURST_COUNT_WIDTH=5,NUMBER_OF_SYMBOLS=8,NUMBER_OF_SYMBOLS_LOG2=3,ONLY_FULL_ACCESS_ENABLE=0,PACKET_ENABLE=0,PROGRAMMABLE_BURST_ENABLE=0,STRIDE_ENABLE=0,STRIDE_WIDTH=1,SYMBOL_WIDTH=8,TRANSFER_TYPE=Aligned Accesses,UNALIGNED_ACCESSES_ENABLE=0,USE_FIX_ADDRESS_WIDTH=1)(clock:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)"
   instancePathKey="MebX_Qsys_Project_Burst:.:dma_DDR_M"
   kind="altera_msgdma"
   version="16.1"
   name="MebX_Qsys_Project_Burst_dma_DDR_M">
  <parameter name="MAX_STRIDE" value="1" />
  <parameter name="PACKET_ENABLE" value="0" />
  <parameter name="ERROR_ENABLE" value="0" />
  <parameter name="CHANNEL_ENABLE_DERIVED" value="0" />
  <parameter name="MODE" value="0" />
  <parameter name="STRIDE_ENABLE" value="0" />
  <parameter name="AUTO_DESCRIPTOR_READ_MASTER_ADDRESS_MAP" value="" />
  <parameter name="RESPONSE_PORT" value="2" />
  <parameter name="BURST_ENABLE" value="1" />
  <parameter name="FIX_ADDRESS_WIDTH" value="64" />
  <parameter name="AUTO_MM_READ_ADDRESS_WIDTH" value="AddressWidth = 30" />
  <parameter name="DATA_WIDTH" value="64" />
  <parameter name="PREFETCHER_READ_BURST_ENABLE" value="0" />
  <parameter name="AUTO_MM_WRITE_ADDRESS_WIDTH" value="AddressWidth = 30" />
  <parameter name="ERROR_WIDTH" value="8" />
  <parameter name="MAX_BYTE" value="67108864" />
  <parameter name="PREFETCHER_ENABLE" value="0" />
  <parameter name="ERROR_ENABLE_DERIVED" value="0" />
  <parameter name="PREFETCHER_MAX_READ_BURST_COUNT" value="2" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Stratix IV" />
  <parameter name="DATA_FIFO_DEPTH" value="64" />
  <parameter name="CHANNEL_WIDTH" value="8" />
  <parameter
     name="AUTO_DESCRIPTOR_READ_MASTER_ADDRESS_WIDTH"
     value="AddressWidth = -1" />
  <parameter name="USE_FIX_ADDRESS_WIDTH" value="1" />
  <parameter name="DESCRIPTOR_FIFO_DEPTH" value="32" />
  <parameter name="CHANNEL_ENABLE" value="0" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="2" />
  <parameter name="ENHANCED_FEATURES" value="1" />
  <parameter name="EXPOSE_ST_PORT" value="0" />
  <parameter name="PACKET_ENABLE_DERIVED" value="0" />
  <parameter name="PREFETCHER_DATA_WIDTH" value="32" />
  <parameter name="BURST_WRAPPING_SUPPORT" value="0" />
  <parameter name="AUTO_DEVICE" value="EP4SGX230KF40C2" />
  <parameter
     name="AUTO_MM_READ_ADDRESS_MAP"
     value="&lt;address-map&gt;&lt;slave name=&apos;Pattern_Generator_A.avalon_mm_data_slave&apos; start=&apos;0x0&apos; end=&apos;0x20000000&apos; /&gt;&lt;slave name=&apos;Communication_Module_A.avalon_mm_data_slave&apos; start=&apos;0x20000000&apos; end=&apos;0x40000000&apos; /&gt;&lt;/address-map&gt;" />
  <parameter name="AUTO_DESCRIPTOR_WRITE_MASTER_ADDRESS_MAP" value="" />
  <parameter name="TRANSFER_TYPE" value="Aligned Accesses" />
  <parameter name="PROGRAMMABLE_BURST_ENABLE" value="0" />
  <parameter
     name="AUTO_DESCRIPTOR_WRITE_MASTER_ADDRESS_WIDTH"
     value="AddressWidth = -1" />
  <parameter name="MAX_BURST_COUNT" value="16" />
  <parameter name="STRIDE_ENABLE_DERIVED" value="0" />
  <parameter
     name="AUTO_MM_WRITE_ADDRESS_MAP"
     value="&lt;address-map&gt;&lt;slave name=&apos;Communication_Module_A.avalon_mm_data_slave&apos; start=&apos;0x20000000&apos; end=&apos;0x40000000&apos; /&gt;&lt;/address-map&gt;" />
  <generatedFiles>
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/MebX_Qsys_Project_Burst_dma_DDR_M.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/dispatcher.v"
       type="VERILOG"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/descriptor_buffers.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/csr_block.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/response_block.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/fifo_with_byteenables.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/read_signal_breakout.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/write_signal_breakout.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/read_master.v"
       type="VERILOG"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/MM_to_ST_Adapter.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/read_burst_control.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/write_master.v"
       type="VERILOG"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/byte_enable_generator.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/ST_to_MM_Adapter.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/write_burst_control.v"
       type="VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelfpga/16.1/ip/altera/altera_msgdma/top/altera_msgdma_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/intelfpga/16.1/ip/altera/altera_msgdma/dispatcher/dispatcher_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/altera_msgdma/read_master/read_master_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/altera_msgdma/write_master/write_master_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="MebX_Qsys_Project_Burst" as="dma_DDR_M" />
  <messages>
   <message level="Debug" culprit="MebX_Qsys_Project_Burst">queue size: 19 starting:altera_msgdma "submodules/MebX_Qsys_Project_Burst_dma_DDR_M"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>5</b> modules, <b>12</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="dma_DDR_M"><![CDATA["<b>dma_DDR_M</b>" reuses <b>modular_sgdma_dispatcher</b> "<b>submodules/dispatcher</b>"]]></message>
   <message level="Debug" culprit="dma_DDR_M"><![CDATA["<b>dma_DDR_M</b>" reuses <b>dma_read_master</b> "<b>submodules/read_master</b>"]]></message>
   <message level="Debug" culprit="dma_DDR_M"><![CDATA["<b>dma_DDR_M</b>" reuses <b>dma_write_master</b> "<b>submodules/write_master</b>"]]></message>
   <message level="Info" culprit="dma_DDR_M"><![CDATA["<b>MebX_Qsys_Project_Burst</b>" instantiated <b>altera_msgdma</b> "<b>dma_DDR_M</b>"]]></message>
   <message level="Debug" culprit="MebX_Qsys_Project_Burst">queue size: 134 starting:modular_sgdma_dispatcher "submodules/dispatcher"</message>
   <message level="Info" culprit="dispatcher_internal"><![CDATA["<b>dma_DDR_M</b>" instantiated <b>modular_sgdma_dispatcher</b> "<b>dispatcher_internal</b>"]]></message>
   <message level="Debug" culprit="MebX_Qsys_Project_Burst">queue size: 133 starting:dma_read_master "submodules/read_master"</message>
   <message level="Info" culprit="read_mstr_internal"><![CDATA["<b>dma_DDR_M</b>" instantiated <b>dma_read_master</b> "<b>read_mstr_internal</b>"]]></message>
   <message level="Debug" culprit="MebX_Qsys_Project_Burst">queue size: 132 starting:dma_write_master "submodules/write_master"</message>
   <message level="Info" culprit="write_mstr_internal"><![CDATA["<b>dma_DDR_M</b>" instantiated <b>dma_write_master</b> "<b>write_mstr_internal</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_jtag_uart:16.1:allowMultipleConnections=false,avalonSpec=2.0,clkFreq=100000000,enableInteractiveInput=false,enableInteractiveOutput=false,hubInstanceID=0,legacySignalAllow=false,readBufferDepth=64,readIRQThreshold=8,simInputCharacterStream=,simInteractiveOptions=NO_INTERACTIVE_WINDOWS,useRegistersForReadBuffer=false,useRegistersForWriteBuffer=false,useRelativePathForSimFile=false,writeBufferDepth=64,writeIRQThreshold=8"
   instancePathKey="MebX_Qsys_Project_Burst:.:jtag_uart_0"
   kind="altera_avalon_jtag_uart"
   version="16.1"
   name="MebX_Qsys_Project_Burst_jtag_uart_0">
  <parameter name="readBufferDepth" value="64" />
  <parameter name="clkFreq" value="100000000" />
  <parameter name="useRelativePathForSimFile" value="false" />
  <parameter name="hubInstanceID" value="0" />
  <parameter name="enableInteractiveInput" value="false" />
  <parameter name="avalonSpec" value="2.0" />
  <parameter name="simInputCharacterStream" value="" />
  <parameter name="readIRQThreshold" value="8" />
  <parameter name="useRegistersForWriteBuffer" value="false" />
  <parameter name="useRegistersForReadBuffer" value="false" />
  <parameter name="simInteractiveOptions" value="NO_INTERACTIVE_WINDOWS" />
  <parameter name="enableInteractiveOutput" value="false" />
  <parameter name="writeIRQThreshold" value="8" />
  <parameter name="writeBufferDepth" value="64" />
  <parameter name="allowMultipleConnections" value="false" />
  <parameter name="legacySignalAllow" value="false" />
  <generatedFiles>
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/MebX_Qsys_Project_Burst_jtag_uart_0.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga/16.1/ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/altera_avalon_jtag_uart_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="MebX_Qsys_Project_Burst" as="jtag_uart_0" />
  <messages>
   <message level="Debug" culprit="MebX_Qsys_Project_Burst">queue size: 21 starting:altera_avalon_jtag_uart "submodules/MebX_Qsys_Project_Burst_jtag_uart_0"</message>
   <message level="Info" culprit="jtag_uart_0">Starting RTL generation for module 'MebX_Qsys_Project_Burst_jtag_uart_0'</message>
   <message level="Info" culprit="jtag_uart_0">  Generation command is [exec C:/intelfpga/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/16.1/quartus/bin64/perl/lib -I C:/intelfpga/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/16.1/quartus/sopc_builder/bin -I C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=MebX_Qsys_Project_Burst_jtag_uart_0 --dir=C:/Users/rfranca/AppData/Local/Temp/alt7786_4658228646896632272.dir/0125_jtag_uart_0_gen/ --quartus_dir=C:/intelfpga/16.1/quartus --verilog --config=C:/Users/rfranca/AppData/Local/Temp/alt7786_4658228646896632272.dir/0125_jtag_uart_0_gen//MebX_Qsys_Project_Burst_jtag_uart_0_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="jtag_uart_0">Done RTL generation for module 'MebX_Qsys_Project_Burst_jtag_uart_0'</message>
   <message level="Info" culprit="jtag_uart_0"><![CDATA["<b>MebX_Qsys_Project_Burst</b>" instantiated <b>altera_avalon_jtag_uart</b> "<b>jtag_uart_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_nios2_gen2:16.1:AUTO_CLK_CLOCK_DOMAIN=1,AUTO_CLK_RESET_DOMAIN=1,AUTO_DEVICE=EP4SGX230KF40C2,AUTO_DEVICE_SPEEDGRADE=2,bht_ramBlockType=Automatic,breakAbsoluteAddr=18878496,breakOffset=32,breakSlave=None,breakSlave_derived=nios2_gen2_0.debug_mem_slave,cdx_enabled=false,clockFrequency=100000000,cpuArchRev=1,cpuID=0,cpuReset=false,customInstSlavesSystemInfo=&lt;info/&gt;,customInstSlavesSystemInfo_nios_a=&lt;info/&gt;,customInstSlavesSystemInfo_nios_b=&lt;info/&gt;,customInstSlavesSystemInfo_nios_c=&lt;info/&gt;,dataAddrWidth=25,dataMasterHighPerformanceAddrWidth=1,dataMasterHighPerformanceMapParam=,dataSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;timer_1us.s1&apos; start=&apos;0x0&apos; end=&apos;0x20&apos; type=&apos;altera_avalon_timer.s1&apos; /&gt;&lt;slave name=&apos;timer_1ms.s1&apos; start=&apos;0x20&apos; end=&apos;0x40&apos; type=&apos;altera_avalon_timer.s1&apos; /&gt;&lt;slave name=&apos;onchip_memory.s1&apos; start=&apos;0x1100000&apos; end=&apos;0x11FA000&apos; type=&apos;altera_avalon_onchip_memory2.s1&apos; /&gt;&lt;slave name=&apos;descriptor_memory.s1&apos; start=&apos;0x1200800&apos; end=&apos;0x1201000&apos; type=&apos;altera_avalon_onchip_memory2.s1&apos; /&gt;&lt;slave name=&apos;nios2_gen2_0.debug_mem_slave&apos; start=&apos;0x1201000&apos; end=&apos;0x1201800&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;slave name=&apos;Communication_Module_A.avalon_mm_registers_slave&apos; start=&apos;0x1201800&apos; end=&apos;0x1201C00&apos; type=&apos;Communication_Module.avalon_mm_registers_slave&apos; /&gt;&lt;slave name=&apos;Pattern_Generator_A.avalon_mm_registers_slave&apos; start=&apos;0x1201C00&apos; end=&apos;0x1202000&apos; type=&apos;Pattern_Generator.avalon_mm_registers_slave&apos; /&gt;&lt;slave name=&apos;dma_DDR_M.descriptor_slave&apos; start=&apos;0x1202000&apos; end=&apos;0x1202020&apos; type=&apos;altera_msgdma.descriptor_slave&apos; /&gt;&lt;slave name=&apos;dma_DDR_M.csr&apos; start=&apos;0x1202020&apos; end=&apos;0x1202040&apos; type=&apos;altera_msgdma.csr&apos; /&gt;&lt;slave name=&apos;sysid_qsys.control_slave&apos; start=&apos;0x1202040&apos; end=&apos;0x1202048&apos; type=&apos;altera_avalon_sysid_qsys.control_slave&apos; /&gt;&lt;slave name=&apos;jtag_uart_0.avalon_jtag_slave&apos; start=&apos;0x1202048&apos; end=&apos;0x1202050&apos; type=&apos;altera_avalon_jtag_uart.avalon_jtag_slave&apos; /&gt;&lt;/address-map&gt;,data_master_high_performance_paddr_base=0,data_master_high_performance_paddr_size=0,data_master_paddr_base=0,data_master_paddr_size=0,dcache_bursts=false,dcache_bursts_derived=false,dcache_lineSize_derived=32,dcache_numTCDM=0,dcache_ramBlockType=Automatic,dcache_size=0,dcache_size_derived=0,dcache_tagramBlockType=Automatic,dcache_victim_buf_impl=ram,debug_OCIOnchipTrace=_128,debug_assignJtagInstanceID=false,debug_datatrace=false,debug_datatrigger=0,debug_debugReqSignals=false,debug_enabled=true,debug_hwbreakpoint=2,debug_insttrace=false,debug_jtagInstanceID=0,debug_offchiptrace=false,debug_onchiptrace=false,debug_traceStorage=onchip_trace,debug_traceType=none,debug_triggerArming=true,deviceFamilyName=Stratix IV,deviceFeaturesSystemInfo=ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 1 DSP_SHIFTER_BLOCK 1 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 0 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 1 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 1 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 1 HARDCOPY 0 HAS_18_BIT_MULTS 1 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 1 HAS_ADVANCED_IO_INVERTED_CORNER 1 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 1 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 1 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 1 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 1 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 0 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 0 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 1 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 1 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 1 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 1 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 1 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 1 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 1 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 1 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PDN_MODEL_STATUS 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 1 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 1 HAS_POWER_BINNING_LIMITS_DATA 0 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 1 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 0 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 0 HAS_SYNTHESIS_ON_ATOMS 0 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 1 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 1 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 1 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 1 HAS_USE_FITTER_INFO_SUPPORT 0 HAS_VCCPD_POWER_RAIL 1 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 0 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_BARE_DIE 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_LOW_POWER_PART 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 1 M10K_MEMORY 0 M144K_MEMORY 1 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 1 MLAB_MEMORY 1 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 1 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 1 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 1 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 1 TRANSCEIVER_6G_BLOCK 1 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 0 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 1 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 1 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1,dividerType=srt2,exceptionAbsoluteAddr=17825824,exceptionOffset=32,exceptionSlave=onchip_memory.s1,faAddrWidth=1,faSlaveMapParam=,fa_cache_line=2,fa_cache_linesize=0,flash_instruction_master_paddr_base=0,flash_instruction_master_paddr_size=0,icache_burstType=Sequential,icache_numTCIM=0,icache_ramBlockType=Automatic,icache_size=4096,icache_tagramBlockType=Automatic,impl=Fast,instAddrWidth=25,instSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;onchip_memory.s1&apos; start=&apos;0x1100000&apos; end=&apos;0x11FA000&apos; type=&apos;altera_avalon_onchip_memory2.s1&apos; /&gt;&lt;slave name=&apos;nios2_gen2_0.debug_mem_slave&apos; start=&apos;0x1201000&apos; end=&apos;0x1201800&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;/address-map&gt;,instructionMasterHighPerformanceAddrWidth=1,instructionMasterHighPerformanceMapParam=,instruction_master_high_performance_paddr_base=0,instruction_master_high_performance_paddr_size=0,instruction_master_paddr_base=0,instruction_master_paddr_size=0,internalIrqMaskSystemInfo=412,io_regionbase=0,io_regionsize=0,master_addr_map=false,mmu_TLBMissExcAbsAddr=0,mmu_TLBMissExcOffset=0,mmu_TLBMissExcSlave=None,mmu_autoAssignTlbPtrSz=true,mmu_enabled=false,mmu_processIDNumBits=8,mmu_ramBlockType=Automatic,mmu_tlbNumWays=16,mmu_tlbPtrSz=7,mmu_udtlbNumEntries=6,mmu_uitlbNumEntries=4,mpu_enabled=false,mpu_minDataRegionSize=12,mpu_minInstRegionSize=12,mpu_numOfDataRegion=8,mpu_numOfInstRegion=8,mpu_useLimit=false,mpx_enabled=false,mul_32_impl=2,mul_64_impl=1,mul_shift_choice=1,multiplierType=mul_fast64,ocimem_ramBlockType=Automatic,ocimem_ramInit=false,regfile_ramBlockType=Automatic,register_file_por=false,resetAbsoluteAddr=17825792,resetOffset=0,resetSlave=onchip_memory.s1,resetrequest_enabled=true,setting_HBreakTest=false,setting_HDLSimCachesCleared=true,setting_activateMonitors=true,setting_activateTestEndChecker=false,setting_activateTrace=false,setting_allow_break_inst=false,setting_alwaysEncrypt=true,setting_asic_add_scan_mode_input=false,setting_asic_enabled=false,setting_asic_synopsys_translate_on_off=false,setting_asic_third_party_synthesis=false,setting_avalonDebugPortPresent=false,setting_bhtPtrSz=8,setting_bigEndian=false,setting_bit31BypassDCache=false,setting_branchpredictiontype=Dynamic,setting_breakslaveoveride=false,setting_clearXBitsLDNonBypass=true,setting_dc_ecc_present=true,setting_disable_tmr_inj=false,setting_disableocitrace=false,setting_dtcm_ecc_present=true,setting_ecc_present=false,setting_ecc_sim_test_ports=false,setting_exportHostDebugPort=false,setting_exportPCB=false,setting_export_large_RAMs=false,setting_exportdebuginfo=false,setting_exportvectors=false,setting_fast_register_read=false,setting_ic_ecc_present=true,setting_interruptControllerType=Internal,setting_ioregionBypassDCache=false,setting_itcm_ecc_present=true,setting_mmu_ecc_present=true,setting_oci_export_jtag_signals=false,setting_oci_version=1,setting_preciseIllegalMemAccessException=false,setting_removeRAMinit=false,setting_rf_ecc_present=true,setting_shadowRegisterSets=0,setting_showInternalSettings=false,setting_showUnpublishedSettings=false,setting_support31bitdcachebypass=false,setting_tmr_output_disable=false,setting_usedesignware=false,shift_rot_impl=1,shifterType=fast_le_shift,stratix_dspblock_shift_mul=false,tightlyCoupledDataMaster0AddrWidth=1,tightlyCoupledDataMaster0MapParam=,tightlyCoupledDataMaster1AddrWidth=1,tightlyCoupledDataMaster1MapParam=,tightlyCoupledDataMaster2AddrWidth=1,tightlyCoupledDataMaster2MapParam=,tightlyCoupledDataMaster3AddrWidth=1,tightlyCoupledDataMaster3MapParam=,tightlyCoupledInstructionMaster0AddrWidth=1,tightlyCoupledInstructionMaster0MapParam=,tightlyCoupledInstructionMaster1AddrWidth=1,tightlyCoupledInstructionMaster1MapParam=,tightlyCoupledInstructionMaster2AddrWidth=1,tightlyCoupledInstructionMaster2MapParam=,tightlyCoupledInstructionMaster3AddrWidth=1,tightlyCoupledInstructionMaster3MapParam=,tightly_coupled_data_master_0_paddr_base=0,tightly_coupled_data_master_0_paddr_size=0,tightly_coupled_data_master_1_paddr_base=0,tightly_coupled_data_master_1_paddr_size=0,tightly_coupled_data_master_2_paddr_base=0,tightly_coupled_data_master_2_paddr_size=0,tightly_coupled_data_master_3_paddr_base=0,tightly_coupled_data_master_3_paddr_size=0,tightly_coupled_instruction_master_0_paddr_base=0,tightly_coupled_instruction_master_0_paddr_size=0,tightly_coupled_instruction_master_1_paddr_base=0,tightly_coupled_instruction_master_1_paddr_size=0,tightly_coupled_instruction_master_2_paddr_base=0,tightly_coupled_instruction_master_2_paddr_size=0,tightly_coupled_instruction_master_3_paddr_base=0,tightly_coupled_instruction_master_3_paddr_size=0,tmr_enabled=false,tracefilename=,translate_off= &quot;synthesis translate_off&quot; ,translate_on= &quot;synthesis translate_on&quot;  ,userDefinedSettings=(altera_clock_bridge:16.1:DERIVED_CLOCK_RATE=100000000,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:16.1:ACTIVE_LOW_RESET=1,AUTO_CLK_CLOCK_RATE=100000000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=1)(altera_nios2_gen2_unit:16.1:bht_ramBlockType=Automatic,breakAbsoluteAddr=18878496,breakOffset=32,breakSlave=None,breakSlave_derived=nios2_gen2_0.debug_mem_slave,cdx_enabled=false,clockFrequency=100000000,cpuArchRev=1,cpuID=0,cpuReset=false,cpu_name=cpu,customInstSlavesSystemInfo=&lt;info/&gt;,dataAddrWidth=25,dataMasterHighPerformanceAddrWidth=1,dataMasterHighPerformanceMapParam=,dataSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;timer_1us.s1&apos; start=&apos;0x0&apos; end=&apos;0x20&apos; type=&apos;altera_avalon_timer.s1&apos; /&gt;&lt;slave name=&apos;timer_1ms.s1&apos; start=&apos;0x20&apos; end=&apos;0x40&apos; type=&apos;altera_avalon_timer.s1&apos; /&gt;&lt;slave name=&apos;onchip_memory.s1&apos; start=&apos;0x1100000&apos; end=&apos;0x11FA000&apos; type=&apos;altera_avalon_onchip_memory2.s1&apos; /&gt;&lt;slave name=&apos;descriptor_memory.s1&apos; start=&apos;0x1200800&apos; end=&apos;0x1201000&apos; type=&apos;altera_avalon_onchip_memory2.s1&apos; /&gt;&lt;slave name=&apos;nios2_gen2_0.debug_mem_slave&apos; start=&apos;0x1201000&apos; end=&apos;0x1201800&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;slave name=&apos;Communication_Module_A.avalon_mm_registers_slave&apos; start=&apos;0x1201800&apos; end=&apos;0x1201C00&apos; type=&apos;Communication_Module.avalon_mm_registers_slave&apos; /&gt;&lt;slave name=&apos;Pattern_Generator_A.avalon_mm_registers_slave&apos; start=&apos;0x1201C00&apos; end=&apos;0x1202000&apos; type=&apos;Pattern_Generator.avalon_mm_registers_slave&apos; /&gt;&lt;slave name=&apos;dma_DDR_M.descriptor_slave&apos; start=&apos;0x1202000&apos; end=&apos;0x1202020&apos; type=&apos;altera_msgdma.descriptor_slave&apos; /&gt;&lt;slave name=&apos;dma_DDR_M.csr&apos; start=&apos;0x1202020&apos; end=&apos;0x1202040&apos; type=&apos;altera_msgdma.csr&apos; /&gt;&lt;slave name=&apos;sysid_qsys.control_slave&apos; start=&apos;0x1202040&apos; end=&apos;0x1202048&apos; type=&apos;altera_avalon_sysid_qsys.control_slave&apos; /&gt;&lt;slave name=&apos;jtag_uart_0.avalon_jtag_slave&apos; start=&apos;0x1202048&apos; end=&apos;0x1202050&apos; type=&apos;altera_avalon_jtag_uart.avalon_jtag_slave&apos; /&gt;&lt;/address-map&gt;,data_master_high_performance_paddr_base=0,data_master_high_performance_paddr_top=0,data_master_paddr_base=0,data_master_paddr_top=0,dcache_bursts=false,dcache_bursts_derived=false,dcache_lineSize_derived=32,dcache_numTCDM=0,dcache_ramBlockType=Automatic,dcache_size=0,dcache_size_derived=0,dcache_tagramBlockType=Automatic,dcache_victim_buf_impl=ram,debug_OCIOnchipTrace=_128,debug_assignJtagInstanceID=false,debug_datatrace=false,debug_datatrigger=0,debug_debugReqSignals=false,debug_enabled=true,debug_hwbreakpoint=2,debug_insttrace=false,debug_jtagInstanceID=0,debug_offchiptrace=false,debug_onchiptrace=false,debug_traceStorage=onchip_trace,debug_traceType=none,debug_triggerArming=true,deviceFamilyName=Stratix IV,deviceFeaturesSystemInfo=ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 1 DSP_SHIFTER_BLOCK 1 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 0 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 1 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 1 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 1 HARDCOPY 0 HAS_18_BIT_MULTS 1 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 1 HAS_ADVANCED_IO_INVERTED_CORNER 1 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 1 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 1 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 1 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 1 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 0 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 0 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 1 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 1 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 1 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 1 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 1 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 1 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 1 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 1 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PDN_MODEL_STATUS 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 1 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 1 HAS_POWER_BINNING_LIMITS_DATA 0 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 1 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 0 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 0 HAS_SYNTHESIS_ON_ATOMS 0 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 1 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 1 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 1 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 1 HAS_USE_FITTER_INFO_SUPPORT 0 HAS_VCCPD_POWER_RAIL 1 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 0 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_BARE_DIE 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_LOW_POWER_PART 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 1 M10K_MEMORY 0 M144K_MEMORY 1 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 1 MLAB_MEMORY 1 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 1 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 1 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 1 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 1 TRANSCEIVER_6G_BLOCK 1 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 0 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 1 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 1 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1,dividerType=srt2,exceptionAbsoluteAddr=17825824,exceptionOffset=32,exceptionSlave=onchip_memory.s1,faAddrWidth=1,faSlaveMapParam=,fa_cache_line=2,fa_cache_linesize=0,flash_instruction_master_paddr_base=0,flash_instruction_master_paddr_top=0,icache_burstType=Sequential,icache_numTCIM=0,icache_ramBlockType=Automatic,icache_size=4096,icache_tagramBlockType=Automatic,impl=Fast,instAddrWidth=25,instSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;onchip_memory.s1&apos; start=&apos;0x1100000&apos; end=&apos;0x11FA000&apos; type=&apos;altera_avalon_onchip_memory2.s1&apos; /&gt;&lt;slave name=&apos;nios2_gen2_0.debug_mem_slave&apos; start=&apos;0x1201000&apos; end=&apos;0x1201800&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;/address-map&gt;,instructionMasterHighPerformanceAddrWidth=1,instructionMasterHighPerformanceMapParam=,instruction_master_high_performance_paddr_base=0,instruction_master_high_performance_paddr_top=0,instruction_master_paddr_base=0,instruction_master_paddr_top=0,internalIrqMaskSystemInfo=412,io_regionbase=0,io_regionsize=0,master_addr_map=false,mmu_TLBMissExcAbsAddr=0,mmu_TLBMissExcOffset=0,mmu_TLBMissExcSlave=None,mmu_autoAssignTlbPtrSz=true,mmu_enabled=false,mmu_processIDNumBits=8,mmu_ramBlockType=Automatic,mmu_tlbNumWays=16,mmu_tlbPtrSz=7,mmu_udtlbNumEntries=6,mmu_uitlbNumEntries=4,mpu_enabled=false,mpu_minDataRegionSize=12,mpu_minInstRegionSize=12,mpu_numOfDataRegion=8,mpu_numOfInstRegion=8,mpu_useLimit=false,mpx_enabled=false,multiplierType=mul_fast64,ocimem_ramBlockType=Automatic,ocimem_ramInit=false,regfile_ramBlockType=Automatic,register_file_por=false,resetAbsoluteAddr=17825792,resetOffset=0,resetSlave=onchip_memory.s1,resetrequest_enabled=true,setting_HBreakTest=false,setting_HDLSimCachesCleared=true,setting_activateMonitors=true,setting_activateTestEndChecker=false,setting_activateTrace=false,setting_allow_break_inst=false,setting_alwaysEncrypt=true,setting_asic_add_scan_mode_input=false,setting_asic_enabled=false,setting_asic_synopsys_translate_on_off=false,setting_asic_third_party_synthesis=false,setting_avalonDebugPortPresent=false,setting_bhtPtrSz=8,setting_bigEndian=false,setting_bit31BypassDCache=false,setting_branchPredictionType=Dynamic,setting_breakslaveoveride=false,setting_clearXBitsLDNonBypass=true,setting_dc_ecc_present=true,setting_disableocitrace=false,setting_dtcm_ecc_present=true,setting_ecc_present=false,setting_ecc_sim_test_ports=false,setting_exportPCB=false,setting_export_large_RAMs=false,setting_exportdebuginfo=false,setting_exportvectors=false,setting_fast_register_read=false,setting_ic_ecc_present=true,setting_interruptControllerType=Internal,setting_ioregionBypassDCache=false,setting_itcm_ecc_present=true,setting_mmu_ecc_present=true,setting_oci_export_jtag_signals=false,setting_oci_version=1,setting_preciseIllegalMemAccessException=false,setting_removeRAMinit=false,setting_rf_ecc_present=true,setting_shadowRegisterSets=0,setting_showInternalSettings=false,setting_showUnpublishedSettings=false,setting_support31bitdcachebypass=false,setting_usedesignware=false,shifterType=fast_le_shift,stratix_dspblock_shift_mul=false,tightlyCoupledDataMaster0AddrWidth=1,tightlyCoupledDataMaster0MapParam=,tightlyCoupledDataMaster1AddrWidth=1,tightlyCoupledDataMaster1MapParam=,tightlyCoupledDataMaster2AddrWidth=1,tightlyCoupledDataMaster2MapParam=,tightlyCoupledDataMaster3AddrWidth=1,tightlyCoupledDataMaster3MapParam=,tightlyCoupledInstructionMaster0AddrWidth=1,tightlyCoupledInstructionMaster0MapParam=,tightlyCoupledInstructionMaster1AddrWidth=1,tightlyCoupledInstructionMaster1MapParam=,tightlyCoupledInstructionMaster2AddrWidth=1,tightlyCoupledInstructionMaster2MapParam=,tightlyCoupledInstructionMaster3AddrWidth=1,tightlyCoupledInstructionMaster3MapParam=,tightly_coupled_data_master_0_paddr_base=0,tightly_coupled_data_master_0_paddr_top=0,tightly_coupled_data_master_1_paddr_base=0,tightly_coupled_data_master_1_paddr_top=0,tightly_coupled_data_master_2_paddr_base=0,tightly_coupled_data_master_2_paddr_top=0,tightly_coupled_data_master_3_paddr_base=0,tightly_coupled_data_master_3_paddr_top=0,tightly_coupled_instruction_master_0_paddr_base=0,tightly_coupled_instruction_master_0_paddr_top=0,tightly_coupled_instruction_master_1_paddr_base=0,tightly_coupled_instruction_master_1_paddr_top=0,tightly_coupled_instruction_master_2_paddr_base=0,tightly_coupled_instruction_master_2_paddr_top=0,tightly_coupled_instruction_master_3_paddr_base=0,tightly_coupled_instruction_master_3_paddr_top=0,tmr_enabled=false,tracefilename=,translate_off= &quot;synthesis translate_off&quot; ,translate_on= &quot;synthesis translate_on&quot;  ,userDefinedSettings=)(clock:16.1:)(clock:16.1:)(reset:16.1:)"
   instancePathKey="MebX_Qsys_Project_Burst:.:nios2_gen2_0"
   kind="altera_nios2_gen2"
   version="16.1"
   name="MebX_Qsys_Project_Burst_nios2_gen2_0">
  <parameter name="mpx_enabled" value="false" />
  <parameter name="ocimem_ramBlockType" value="Automatic" />
  <parameter name="dcache_victim_buf_impl" value="ram" />
  <parameter name="setting_exportPCB" value="false" />
  <parameter name="setting_ic_ecc_present" value="true" />
  <parameter name="dcache_size_derived" value="0" />
  <parameter name="mmu_udtlbNumEntries" value="6" />
  <parameter
     name="deviceFeaturesSystemInfo"
     value="ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 1 DSP_SHIFTER_BLOCK 1 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 0 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 1 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 1 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 1 HARDCOPY 0 HAS_18_BIT_MULTS 1 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 1 HAS_ADVANCED_IO_INVERTED_CORNER 1 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 1 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 1 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 1 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 1 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 0 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 0 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 1 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 1 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 1 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 1 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 1 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 1 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 1 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 1 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PDN_MODEL_STATUS 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 1 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 1 HAS_POWER_BINNING_LIMITS_DATA 0 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 1 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 0 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 0 HAS_SYNTHESIS_ON_ATOMS 0 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 1 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 1 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 1 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 1 HAS_USE_FITTER_INFO_SUPPORT 0 HAS_VCCPD_POWER_RAIL 1 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 0 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_BARE_DIE 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_LOW_POWER_PART 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 1 M10K_MEMORY 0 M144K_MEMORY 1 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 1 MLAB_MEMORY 1 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 1 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 1 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 1 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 1 TRANSCEIVER_6G_BLOCK 1 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 0 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 1 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 1 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1" />
  <parameter name="bht_ramBlockType" value="Automatic" />
  <parameter name="mmu_TLBMissExcSlave" value="None" />
  <parameter name="impl" value="Fast" />
  <parameter name="setting_branchpredictiontype" value="Dynamic" />
  <parameter name="tightly_coupled_instruction_master_0_paddr_size" value="0" />
  <parameter name="breakOffset" value="32" />
  <parameter name="setting_activateTrace" value="false" />
  <parameter name="debug_offchiptrace" value="false" />
  <parameter name="setting_avalonDebugPortPresent" value="false" />
  <parameter name="dcache_numTCDM" value="0" />
  <parameter name="setting_tmr_output_disable" value="false" />
  <parameter name="tightlyCoupledInstructionMaster0AddrWidth" value="1" />
  <parameter name="tightly_coupled_data_master_2_paddr_base" value="0" />
  <parameter name="debug_debugReqSignals" value="false" />
  <parameter name="AUTO_DEVICE" value="EP4SGX230KF40C2" />
  <parameter name="instruction_master_high_performance_paddr_size" value="0" />
  <parameter name="tightly_coupled_instruction_master_2_paddr_base" value="0" />
  <parameter name="mmu_processIDNumBits" value="8" />
  <parameter name="debug_onchiptrace" value="false" />
  <parameter name="setting_rf_ecc_present" value="true" />
  <parameter name="ocimem_ramInit" value="false" />
  <parameter name="internalIrqMaskSystemInfo" value="412" />
  <parameter name="tightly_coupled_data_master_0_paddr_size" value="0" />
  <parameter name="exceptionAbsoluteAddr" value="17825824" />
  <parameter name="icache_size" value="4096" />
  <parameter
     name="dataSlaveMapParam"
     value="&lt;address-map&gt;&lt;slave name=&apos;timer_1us.s1&apos; start=&apos;0x0&apos; end=&apos;0x20&apos; type=&apos;altera_avalon_timer.s1&apos; /&gt;&lt;slave name=&apos;timer_1ms.s1&apos; start=&apos;0x20&apos; end=&apos;0x40&apos; type=&apos;altera_avalon_timer.s1&apos; /&gt;&lt;slave name=&apos;onchip_memory.s1&apos; start=&apos;0x1100000&apos; end=&apos;0x11FA000&apos; type=&apos;altera_avalon_onchip_memory2.s1&apos; /&gt;&lt;slave name=&apos;descriptor_memory.s1&apos; start=&apos;0x1200800&apos; end=&apos;0x1201000&apos; type=&apos;altera_avalon_onchip_memory2.s1&apos; /&gt;&lt;slave name=&apos;nios2_gen2_0.debug_mem_slave&apos; start=&apos;0x1201000&apos; end=&apos;0x1201800&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;slave name=&apos;Communication_Module_A.avalon_mm_registers_slave&apos; start=&apos;0x1201800&apos; end=&apos;0x1201C00&apos; type=&apos;Communication_Module.avalon_mm_registers_slave&apos; /&gt;&lt;slave name=&apos;Pattern_Generator_A.avalon_mm_registers_slave&apos; start=&apos;0x1201C00&apos; end=&apos;0x1202000&apos; type=&apos;Pattern_Generator.avalon_mm_registers_slave&apos; /&gt;&lt;slave name=&apos;dma_DDR_M.descriptor_slave&apos; start=&apos;0x1202000&apos; end=&apos;0x1202020&apos; type=&apos;altera_msgdma.descriptor_slave&apos; /&gt;&lt;slave name=&apos;dma_DDR_M.csr&apos; start=&apos;0x1202020&apos; end=&apos;0x1202040&apos; type=&apos;altera_msgdma.csr&apos; /&gt;&lt;slave name=&apos;sysid_qsys.control_slave&apos; start=&apos;0x1202040&apos; end=&apos;0x1202048&apos; type=&apos;altera_avalon_sysid_qsys.control_slave&apos; /&gt;&lt;slave name=&apos;jtag_uart_0.avalon_jtag_slave&apos; start=&apos;0x1202048&apos; end=&apos;0x1202050&apos; type=&apos;altera_avalon_jtag_uart.avalon_jtag_slave&apos; /&gt;&lt;/address-map&gt;" />
  <parameter name="mpu_enabled" value="false" />
  <parameter name="flash_instruction_master_paddr_size" value="0" />
  <parameter name="setting_ecc_present" value="false" />
  <parameter name="stratix_dspblock_shift_mul" value="false" />
  <parameter name="shift_rot_impl" value="1" />
  <parameter name="setting_ioregionBypassDCache" value="false" />
  <parameter name="register_file_por" value="false" />
  <parameter name="faAddrWidth" value="1" />
  <parameter name="tightlyCoupledInstructionMaster2MapParam" value="" />
  <parameter name="resetrequest_enabled" value="true" />
  <parameter name="exceptionSlave" value="onchip_memory.s1" />
  <parameter name="debug_triggerArming" value="true" />
  <parameter name="debug_OCIOnchipTrace" value="_128" />
  <parameter name="dataAddrWidth" value="25" />
  <parameter name="setting_bit31BypassDCache" value="false" />
  <parameter name="instAddrWidth" value="25" />
  <parameter name="io_regionbase" value="0" />
  <parameter name="mul_32_impl" value="2" />
  <parameter name="translate_on" value=" &quot;synthesis translate_on&quot;  " />
  <parameter name="tightly_coupled_instruction_master_1_paddr_base" value="0" />
  <parameter name="mmu_autoAssignTlbPtrSz" value="true" />
  <parameter name="instruction_master_paddr_base" value="0" />
  <parameter name="userDefinedSettings" value="" />
  <parameter name="mul_64_impl" value="1" />
  <parameter name="clockFrequency" value="100000000" />
  <parameter name="resetOffset" value="0" />
  <parameter name="dcache_ramBlockType" value="Automatic" />
  <parameter name="dataMasterHighPerformanceAddrWidth" value="1" />
  <parameter name="mul_shift_choice" value="1" />
  <parameter name="tightlyCoupledDataMaster2MapParam" value="" />
  <parameter name="tightlyCoupledInstructionMaster2AddrWidth" value="1" />
  <parameter name="tightly_coupled_data_master_1_paddr_size" value="0" />
  <parameter name="setting_asic_third_party_synthesis" value="false" />
  <parameter name="mpu_minInstRegionSize" value="12" />
  <parameter name="setting_exportdebuginfo" value="false" />
  <parameter name="mmu_tlbPtrSz" value="7" />
  <parameter name="resetSlave" value="onchip_memory.s1" />
  <parameter name="dcache_bursts_derived" value="false" />
  <parameter name="multiplierType" value="mul_fast64" />
  <parameter name="debug_traceStorage" value="onchip_trace" />
  <parameter name="setting_preciseIllegalMemAccessException" value="false" />
  <parameter name="fa_cache_linesize" value="0" />
  <parameter name="data_master_paddr_size" value="0" />
  <parameter name="setting_HBreakTest" value="false" />
  <parameter name="setting_disableocitrace" value="false" />
  <parameter name="tightlyCoupledInstructionMaster1AddrWidth" value="1" />
  <parameter name="setting_showInternalSettings" value="false" />
  <parameter name="instructionMasterHighPerformanceMapParam" value="" />
  <parameter name="tightly_coupled_instruction_master_3_paddr_base" value="0" />
  <parameter name="debug_datatrigger" value="0" />
  <parameter name="tightlyCoupledDataMaster2AddrWidth" value="1" />
  <parameter name="debug_enabled" value="true" />
  <parameter name="setting_export_large_RAMs" value="false" />
  <parameter name="setting_dc_ecc_present" value="true" />
  <parameter name="dividerType" value="srt2" />
  <parameter name="setting_exportvectors" value="false" />
  <parameter name="breakSlave_derived" value="nios2_gen2_0.debug_mem_slave" />
  <parameter name="tightly_coupled_data_master_0_paddr_base" value="0" />
  <parameter name="mmu_ramBlockType" value="Automatic" />
  <parameter name="cdx_enabled" value="false" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="2" />
  <parameter name="customInstSlavesSystemInfo" value="&lt;info/&gt;" />
  <parameter name="tracefilename" value="" />
  <parameter name="instructionMasterHighPerformanceAddrWidth" value="1" />
  <parameter name="tightly_coupled_instruction_master_2_paddr_size" value="0" />
  <parameter name="setting_oci_version" value="1" />
  <parameter name="icache_burstType" value="Sequential" />
  <parameter name="data_master_high_performance_paddr_size" value="0" />
  <parameter name="setting_disable_tmr_inj" value="false" />
  <parameter name="instruction_master_high_performance_paddr_base" value="0" />
  <parameter name="tightly_coupled_instruction_master_3_paddr_size" value="0" />
  <parameter name="regfile_ramBlockType" value="Automatic" />
  <parameter name="dcache_size" value="0" />
  <parameter name="breakSlave" value="None" />
  <parameter name="exceptionOffset" value="32" />
  <parameter name="tightlyCoupledDataMaster0MapParam" value="" />
  <parameter name="tightlyCoupledInstructionMaster1MapParam" value="" />
  <parameter name="breakAbsoluteAddr" value="18878496" />
  <parameter name="setting_ecc_sim_test_ports" value="false" />
  <parameter name="setting_showUnpublishedSettings" value="false" />
  <parameter name="master_addr_map" value="false" />
  <parameter name="tightlyCoupledDataMaster3AddrWidth" value="1" />
  <parameter name="resetAbsoluteAddr" value="17825792" />
  <parameter name="cpuArchRev" value="1" />
  <parameter name="setting_dtcm_ecc_present" value="true" />
  <parameter name="customInstSlavesSystemInfo_nios_c" value="&lt;info/&gt;" />
  <parameter name="customInstSlavesSystemInfo_nios_b" value="&lt;info/&gt;" />
  <parameter name="customInstSlavesSystemInfo_nios_a" value="&lt;info/&gt;" />
  <parameter name="setting_interruptControllerType" value="Internal" />
  <parameter name="dcache_tagramBlockType" value="Automatic" />
  <parameter name="debug_insttrace" value="false" />
  <parameter name="setting_itcm_ecc_present" value="true" />
  <parameter name="tightly_coupled_instruction_master_0_paddr_base" value="0" />
  <parameter name="mmu_TLBMissExcAbsAddr" value="0" />
  <parameter name="mpu_useLimit" value="false" />
  <parameter name="icache_numTCIM" value="0" />
  <parameter name="setting_usedesignware" value="false" />
  <parameter name="tightlyCoupledDataMaster3MapParam" value="" />
  <parameter name="instruction_master_paddr_size" value="0" />
  <parameter name="mmu_TLBMissExcOffset" value="0" />
  <parameter name="mmu_enabled" value="false" />
  <parameter name="mmu_uitlbNumEntries" value="4" />
  <parameter name="tightlyCoupledDataMaster1AddrWidth" value="1" />
  <parameter name="setting_activateTestEndChecker" value="false" />
  <parameter name="cpuID" value="0" />
  <parameter name="tightly_coupled_data_master_2_paddr_size" value="0" />
  <parameter name="setting_asic_enabled" value="false" />
  <parameter name="setting_HDLSimCachesCleared" value="true" />
  <parameter name="setting_asic_add_scan_mode_input" value="false" />
  <parameter name="setting_shadowRegisterSets" value="0" />
  <parameter name="tightly_coupled_data_master_3_paddr_size" value="0" />
  <parameter name="icache_ramBlockType" value="Automatic" />
  <parameter name="faSlaveMapParam" value="" />
  <parameter name="setting_clearXBitsLDNonBypass" value="true" />
  <parameter name="tightlyCoupledDataMaster0AddrWidth" value="1" />
  <parameter name="fa_cache_line" value="2" />
  <parameter name="debug_assignJtagInstanceID" value="false" />
  <parameter name="setting_activateMonitors" value="true" />
  <parameter name="AUTO_CLK_RESET_DOMAIN" value="1" />
  <parameter name="setting_allow_break_inst" value="false" />
  <parameter name="io_regionsize" value="0" />
  <parameter name="tightly_coupled_data_master_3_paddr_base" value="0" />
  <parameter name="translate_off" value=" &quot;synthesis translate_off&quot; " />
  <parameter name="mpu_numOfInstRegion" value="8" />
  <parameter name="flash_instruction_master_paddr_base" value="0" />
  <parameter name="cpuReset" value="false" />
  <parameter name="setting_removeRAMinit" value="false" />
  <parameter name="icache_tagramBlockType" value="Automatic" />
  <parameter name="setting_mmu_ecc_present" value="true" />
  <parameter name="AUTO_CLK_CLOCK_DOMAIN" value="1" />
  <parameter name="debug_datatrace" value="false" />
  <parameter name="debug_hwbreakpoint" value="2" />
  <parameter name="tightlyCoupledInstructionMaster3MapParam" value="" />
  <parameter name="dataMasterHighPerformanceMapParam" value="" />
  <parameter name="setting_bigEndian" value="false" />
  <parameter name="mpu_minDataRegionSize" value="12" />
  <parameter name="tightly_coupled_data_master_1_paddr_base" value="0" />
  <parameter name="debug_jtagInstanceID" value="0" />
  <parameter name="setting_breakslaveoveride" value="false" />
  <parameter name="debug_traceType" value="none" />
  <parameter name="setting_alwaysEncrypt" value="true" />
  <parameter name="setting_oci_export_jtag_signals" value="false" />
  <parameter name="dcache_lineSize_derived" value="32" />
  <parameter name="deviceFamilyName" value="Stratix IV" />
  <parameter name="tightlyCoupledDataMaster1MapParam" value="" />
  <parameter name="setting_support31bitdcachebypass" value="false" />
  <parameter
     name="instSlaveMapParam"
     value="&lt;address-map&gt;&lt;slave name=&apos;onchip_memory.s1&apos; start=&apos;0x1100000&apos; end=&apos;0x11FA000&apos; type=&apos;altera_avalon_onchip_memory2.s1&apos; /&gt;&lt;slave name=&apos;nios2_gen2_0.debug_mem_slave&apos; start=&apos;0x1201000&apos; end=&apos;0x1201800&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;/address-map&gt;" />
  <parameter name="setting_bhtPtrSz" value="8" />
  <parameter name="setting_exportHostDebugPort" value="false" />
  <parameter name="tmr_enabled" value="false" />
  <parameter name="data_master_paddr_base" value="0" />
  <parameter name="tightlyCoupledInstructionMaster3AddrWidth" value="1" />
  <parameter name="mpu_numOfDataRegion" value="8" />
  <parameter name="data_master_high_performance_paddr_base" value="0" />
  <parameter name="tightly_coupled_instruction_master_1_paddr_size" value="0" />
  <parameter name="tightlyCoupledInstructionMaster0MapParam" value="" />
  <parameter name="dcache_bursts" value="false" />
  <parameter name="setting_asic_synopsys_translate_on_off" value="false" />
  <parameter name="setting_fast_register_read" value="false" />
  <parameter name="mmu_tlbNumWays" value="16" />
  <parameter name="shifterType" value="fast_le_shift" />
  <generatedFiles>
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/MebX_Qsys_Project_Burst_nios2_gen2_0.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/MebX_Qsys_Project_Burst_nios2_gen2_0_cpu.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/MebX_Qsys_Project_Burst_nios2_gen2_0_cpu.sdc"
       type="SDC"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/MebX_Qsys_Project_Burst_nios2_gen2_0_cpu.v"
       type="VERILOG_ENCRYPT"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/MebX_Qsys_Project_Burst_nios2_gen2_0_cpu_bht_ram.mif"
       type="MIF"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/MebX_Qsys_Project_Burst_nios2_gen2_0_cpu_debug_slave_sysclk.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/MebX_Qsys_Project_Burst_nios2_gen2_0_cpu_debug_slave_tck.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/MebX_Qsys_Project_Burst_nios2_gen2_0_cpu_debug_slave_wrapper.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/MebX_Qsys_Project_Burst_nios2_gen2_0_cpu_ic_tag_ram.mif"
       type="MIF"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/MebX_Qsys_Project_Burst_nios2_gen2_0_cpu_mult_cell.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/MebX_Qsys_Project_Burst_nios2_gen2_0_cpu_ociram_default_contents.mif"
       type="MIF"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/MebX_Qsys_Project_Burst_nios2_gen2_0_cpu_rf_ram_a.mif"
       type="MIF"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/MebX_Qsys_Project_Burst_nios2_gen2_0_cpu_rf_ram_b.mif"
       type="MIF"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/MebX_Qsys_Project_Burst_nios2_gen2_0_cpu_test_bench.v"
       type="VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelfpga/16.1/ip/altera/nios2_ip/altera_nios2_gen2/altera_nios2_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/intelfpga/16.1/ip/altera/nios2_ip/altera_nios2_gen2/altera_nios2_unit_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="MebX_Qsys_Project_Burst" as="nios2_gen2_0" />
  <messages>
   <message level="Debug" culprit="MebX_Qsys_Project_Burst">queue size: 20 starting:altera_nios2_gen2 "submodules/MebX_Qsys_Project_Burst_nios2_gen2_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="nios2_gen2_0"><![CDATA["<b>nios2_gen2_0</b>" reuses <b>altera_nios2_gen2_unit</b> "<b>submodules/MebX_Qsys_Project_Burst_nios2_gen2_0_cpu</b>"]]></message>
   <message level="Info" culprit="nios2_gen2_0"><![CDATA["<b>MebX_Qsys_Project_Burst</b>" instantiated <b>altera_nios2_gen2</b> "<b>nios2_gen2_0</b>"]]></message>
   <message level="Debug" culprit="MebX_Qsys_Project_Burst">queue size: 131 starting:altera_nios2_gen2_unit "submodules/MebX_Qsys_Project_Burst_nios2_gen2_0_cpu"</message>
   <message level="Info" culprit="cpu">Starting RTL generation for module 'MebX_Qsys_Project_Burst_nios2_gen2_0_cpu'</message>
   <message level="Info" culprit="cpu">  Generation command is [exec C:/intelFPGA/16.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA/16.1/quartus/bin64//perl/lib -I C:/intelfpga/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/16.1/quartus/sopc_builder/bin -I C:/intelfpga/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=MebX_Qsys_Project_Burst_nios2_gen2_0_cpu --dir=C:/Users/rfranca/AppData/Local/Temp/alt7786_4658228646896632272.dir/0136_cpu_gen/ --quartus_bindir=C:/intelFPGA/16.1/quartus/bin64/ --verilog --config=C:/Users/rfranca/AppData/Local/Temp/alt7786_4658228646896632272.dir/0136_cpu_gen//MebX_Qsys_Project_Burst_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="cpu"># 2018.09.12 11:36:57 (*) Starting Nios II generation</message>
   <message level="Info" culprit="cpu"># 2018.09.12 11:36:57 (*)   Checking for plaintext license.</message>
   <message level="Info" culprit="cpu"># 2018.09.12 11:36:58 (*)   Plaintext license not found.</message>
   <message level="Info" culprit="cpu"># 2018.09.12 11:36:58 (*)   Checking for encrypted license (non-evaluation).</message>
   <message level="Info" culprit="cpu"># 2018.09.12 11:36:59 (*)   Encrypted license found.  SOF will not be time-limited.</message>
   <message level="Info" culprit="cpu"># 2018.09.12 11:36:59 (*)   Elaborating CPU configuration settings</message>
   <message level="Info" culprit="cpu"># 2018.09.12 11:36:59 (*)   Creating all objects for CPU</message>
   <message level="Info" culprit="cpu"># 2018.09.12 11:36:59 (*)     Testbench</message>
   <message level="Info" culprit="cpu"># 2018.09.12 11:36:59 (*)     Instruction decoding</message>
   <message level="Info" culprit="cpu"># 2018.09.12 11:36:59 (*)       Instruction fields</message>
   <message level="Info" culprit="cpu"># 2018.09.12 11:36:59 (*)       Instruction decodes</message>
   <message level="Info" culprit="cpu"># 2018.09.12 11:37:00 (*)       Signals for RTL simulation waveforms</message>
   <message level="Info" culprit="cpu"># 2018.09.12 11:37:00 (*)       Instruction controls</message>
   <message level="Info" culprit="cpu"># 2018.09.12 11:37:00 (*)     Pipeline frontend</message>
   <message level="Info" culprit="cpu"># 2018.09.12 11:37:00 (*)     Pipeline backend</message>
   <message level="Info" culprit="cpu"># 2018.09.12 11:37:02 (*)   Generating RTL from CPU objects</message>
   <message level="Info" culprit="cpu"># 2018.09.12 11:37:03 (*)   Creating encrypted RTL</message>
   <message level="Info" culprit="cpu"># 2018.09.12 11:37:04 (*) Done Nios II generation</message>
   <message level="Info" culprit="cpu">Done RTL generation for module 'MebX_Qsys_Project_Burst_nios2_gen2_0_cpu'</message>
   <message level="Info" culprit="cpu"><![CDATA["<b>nios2_gen2_0</b>" instantiated <b>altera_nios2_gen2_unit</b> "<b>cpu</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_onchip_memory2:16.1:allowInSystemMemoryContentEditor=false,autoInitializationFileName=MebX_Qsys_Project_Burst_onchip_memory,blockType=M9K,copyInitFile=false,dataWidth=32,dataWidth2=32,derived_enableDiffWidth=false,derived_gui_ram_block_type=M9K,derived_init_file_name=MebX_Qsys_Project_Burst_onchip_memory.hex,derived_is_hardcopy=false,derived_set_addr_width=18,derived_set_addr_width2=18,derived_set_data_width=32,derived_set_data_width2=32,derived_singleClockOperation=false,deviceFamily=Stratix IV,deviceFeatures=ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 1 DSP_SHIFTER_BLOCK 1 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 0 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 1 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 1 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 1 HARDCOPY 0 HAS_18_BIT_MULTS 1 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 1 HAS_ADVANCED_IO_INVERTED_CORNER 1 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 1 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 1 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 1 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 1 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 0 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 0 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 1 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 1 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 1 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 1 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 1 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 1 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 1 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 1 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PDN_MODEL_STATUS 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 1 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 1 HAS_POWER_BINNING_LIMITS_DATA 0 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 1 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 0 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 0 HAS_SYNTHESIS_ON_ATOMS 0 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 1 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 1 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 1 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 1 HAS_USE_FITTER_INFO_SUPPORT 0 HAS_VCCPD_POWER_RAIL 1 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 0 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_BARE_DIE 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_LOW_POWER_PART 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 1 M10K_MEMORY 0 M144K_MEMORY 1 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 1 MLAB_MEMORY 1 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 1 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 1 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 1 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 1 TRANSCEIVER_6G_BLOCK 1 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 0 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 1 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 1 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1,dualPort=false,ecc_enabled=false,enPRInitMode=false,enableDiffWidth=false,initMemContent=false,initializationFileName=onchip_mem.hex,instanceID=NONE,memorySize=1024000,readDuringWriteMode=DONT_CARE,resetrequest_enabled=true,simAllowMRAMContentsFile=false,simMemInitOnlyFilename=0,singleClockOperation=false,slave1Latency=1,slave2Latency=1,useNonDefaultInitFile=false,useShallowMemBlocks=false,writable=true"
   instancePathKey="MebX_Qsys_Project_Burst:.:onchip_memory"
   kind="altera_avalon_onchip_memory2"
   version="16.1"
   name="MebX_Qsys_Project_Burst_onchip_memory">
  <parameter name="derived_singleClockOperation" value="false" />
  <parameter name="derived_is_hardcopy" value="false" />
  <parameter
     name="deviceFeatures"
     value="ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 1 DSP_SHIFTER_BLOCK 1 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 0 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 1 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 1 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 1 HARDCOPY 0 HAS_18_BIT_MULTS 1 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 1 HAS_ADVANCED_IO_INVERTED_CORNER 1 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 1 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 1 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 1 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 1 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 0 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 0 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 1 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 1 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 1 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 1 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 1 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 1 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 1 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 1 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PDN_MODEL_STATUS 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 1 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 1 HAS_POWER_BINNING_LIMITS_DATA 0 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 1 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 0 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 0 HAS_SYNTHESIS_ON_ATOMS 0 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 1 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 1 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 1 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 1 HAS_USE_FITTER_INFO_SUPPORT 0 HAS_VCCPD_POWER_RAIL 1 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 0 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_BARE_DIE 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_LOW_POWER_PART 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 1 M10K_MEMORY 0 M144K_MEMORY 1 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 1 MLAB_MEMORY 1 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 1 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 1 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 1 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 1 TRANSCEIVER_6G_BLOCK 1 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 0 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 1 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 1 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1" />
  <parameter
     name="autoInitializationFileName"
     value="MebX_Qsys_Project_Burst_onchip_memory" />
  <parameter name="derived_gui_ram_block_type" value="M9K" />
  <parameter name="enPRInitMode" value="false" />
  <parameter name="useShallowMemBlocks" value="false" />
  <parameter name="writable" value="true" />
  <parameter name="dualPort" value="false" />
  <parameter name="derived_set_addr_width2" value="18" />
  <parameter name="dataWidth" value="32" />
  <parameter name="allowInSystemMemoryContentEditor" value="false" />
  <parameter name="derived_set_addr_width" value="18" />
  <parameter
     name="derived_init_file_name"
     value="MebX_Qsys_Project_Burst_onchip_memory.hex" />
  <parameter name="initializationFileName" value="onchip_mem.hex" />
  <parameter name="singleClockOperation" value="false" />
  <parameter name="derived_set_data_width2" value="32" />
  <parameter name="readDuringWriteMode" value="DONT_CARE" />
  <parameter name="blockType" value="M9K" />
  <parameter name="derived_enableDiffWidth" value="false" />
  <parameter name="useNonDefaultInitFile" value="false" />
  <parameter name="resetrequest_enabled" value="true" />
  <parameter name="simMemInitOnlyFilename" value="0" />
  <parameter name="copyInitFile" value="false" />
  <parameter name="deviceFamily" value="Stratix IV" />
  <parameter name="simAllowMRAMContentsFile" value="false" />
  <parameter name="ecc_enabled" value="false" />
  <parameter name="derived_set_data_width" value="32" />
  <parameter name="instanceID" value="NONE" />
  <parameter name="memorySize" value="1024000" />
  <parameter name="dataWidth2" value="32" />
  <parameter name="enableDiffWidth" value="false" />
  <parameter name="initMemContent" value="false" />
  <parameter name="slave1Latency" value="1" />
  <parameter name="slave2Latency" value="1" />
  <generatedFiles>
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/MebX_Qsys_Project_Burst_onchip_memory.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga/16.1/ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/altera_avalon_onchip_memory2_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="MebX_Qsys_Project_Burst" as="onchip_memory" />
  <messages>
   <message level="Debug" culprit="MebX_Qsys_Project_Burst">queue size: 20 starting:altera_avalon_onchip_memory2 "submodules/MebX_Qsys_Project_Burst_onchip_memory"</message>
   <message level="Info" culprit="onchip_memory">Starting RTL generation for module 'MebX_Qsys_Project_Burst_onchip_memory'</message>
   <message level="Info" culprit="onchip_memory">  Generation command is [exec C:/intelfpga/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/16.1/quartus/bin64/perl/lib -I C:/intelfpga/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/16.1/quartus/sopc_builder/bin -I C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=MebX_Qsys_Project_Burst_onchip_memory --dir=C:/Users/rfranca/AppData/Local/Temp/alt7786_4658228646896632272.dir/0126_onchip_memory_gen/ --quartus_dir=C:/intelfpga/16.1/quartus --verilog --config=C:/Users/rfranca/AppData/Local/Temp/alt7786_4658228646896632272.dir/0126_onchip_memory_gen//MebX_Qsys_Project_Burst_onchip_memory_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="onchip_memory">Done RTL generation for module 'MebX_Qsys_Project_Burst_onchip_memory'</message>
   <message level="Info" culprit="onchip_memory"><![CDATA["<b>MebX_Qsys_Project_Burst</b>" instantiated <b>altera_avalon_onchip_memory2</b> "<b>onchip_memory</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_sysid_qsys:16.1:id=0,timestamp=1536762999"
   instancePathKey="MebX_Qsys_Project_Burst:.:sysid_qsys"
   kind="altera_avalon_sysid_qsys"
   version="16.1"
   name="MebX_Qsys_Project_Burst_sysid_qsys">
  <parameter name="id" value="0" />
  <parameter name="timestamp" value="1536762999" />
  <generatedFiles>
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/MebX_Qsys_Project_Burst_sysid_qsys.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga/16.1/ip/altera/sopc_builder_ip/altera_avalon_sysid_qsys/altera_avalon_sysid_qsys_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="MebX_Qsys_Project_Burst" as="sysid_qsys" />
  <messages>
   <message level="Debug" culprit="MebX_Qsys_Project_Burst">queue size: 19 starting:altera_avalon_sysid_qsys "submodules/MebX_Qsys_Project_Burst_sysid_qsys"</message>
   <message level="Info" culprit="sysid_qsys"><![CDATA["<b>MebX_Qsys_Project_Burst</b>" instantiated <b>altera_avalon_sysid_qsys</b> "<b>sysid_qsys</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_timer:16.1:alwaysRun=true,counterSize=32,fixedPeriod=false,loadValue=49999,mult=0.001,period=1,periodUnits=MSEC,periodUnitsString=ms,resetOutput=false,slave_address_width=3,snapshot=true,systemFrequency=50000000,ticksPerSec=1000.0,timeoutPulseOutput=true,timerPreset=CUSTOM,valueInSecond=0.001,watchdogPulse=2"
   instancePathKey="MebX_Qsys_Project_Burst:.:timer_1ms"
   kind="altera_avalon_timer"
   version="16.1"
   name="MebX_Qsys_Project_Burst_timer_1ms">
  <parameter name="loadValue" value="49999" />
  <parameter name="timeoutPulseOutput" value="true" />
  <parameter name="period" value="1" />
  <parameter name="periodUnitsString" value="ms" />
  <parameter name="mult" value="0.001" />
  <parameter name="ticksPerSec" value="1000.0" />
  <parameter name="systemFrequency" value="50000000" />
  <parameter name="alwaysRun" value="true" />
  <parameter name="valueInSecond" value="0.001" />
  <parameter name="fixedPeriod" value="false" />
  <parameter name="counterSize" value="32" />
  <parameter name="periodUnits" value="MSEC" />
  <parameter name="watchdogPulse" value="2" />
  <parameter name="slave_address_width" value="3" />
  <parameter name="resetOutput" value="false" />
  <parameter name="snapshot" value="true" />
  <parameter name="timerPreset" value="CUSTOM" />
  <generatedFiles>
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/MebX_Qsys_Project_Burst_timer_1ms.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga/16.1/ip/altera/sopc_builder_ip/altera_avalon_timer/altera_avalon_timer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="MebX_Qsys_Project_Burst" as="timer_1ms" />
  <messages>
   <message level="Debug" culprit="MebX_Qsys_Project_Burst">queue size: 18 starting:altera_avalon_timer "submodules/MebX_Qsys_Project_Burst_timer_1ms"</message>
   <message level="Info" culprit="timer_1ms">Starting RTL generation for module 'MebX_Qsys_Project_Burst_timer_1ms'</message>
   <message level="Info" culprit="timer_1ms">  Generation command is [exec C:/intelFPGA/16.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA/16.1/quartus/bin64//perl/lib -I C:/intelfpga/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/16.1/quartus/sopc_builder/bin -I C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=MebX_Qsys_Project_Burst_timer_1ms --dir=C:/Users/rfranca/AppData/Local/Temp/alt7786_4658228646896632272.dir/0128_timer_1ms_gen/ --quartus_dir=C:/intelfpga/16.1/quartus --verilog --config=C:/Users/rfranca/AppData/Local/Temp/alt7786_4658228646896632272.dir/0128_timer_1ms_gen//MebX_Qsys_Project_Burst_timer_1ms_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="timer_1ms">Done RTL generation for module 'MebX_Qsys_Project_Burst_timer_1ms'</message>
   <message level="Info" culprit="timer_1ms"><![CDATA["<b>MebX_Qsys_Project_Burst</b>" instantiated <b>altera_avalon_timer</b> "<b>timer_1ms</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_timer:16.1:alwaysRun=true,counterSize=32,fixedPeriod=false,loadValue=49,mult=1.0E-6,period=1,periodUnits=USEC,periodUnitsString=us,resetOutput=false,slave_address_width=3,snapshot=true,systemFrequency=50000000,ticksPerSec=1000000.0,timeoutPulseOutput=true,timerPreset=CUSTOM,valueInSecond=1.0E-6,watchdogPulse=2"
   instancePathKey="MebX_Qsys_Project_Burst:.:timer_1us"
   kind="altera_avalon_timer"
   version="16.1"
   name="MebX_Qsys_Project_Burst_timer_1us">
  <parameter name="loadValue" value="49" />
  <parameter name="timeoutPulseOutput" value="true" />
  <parameter name="period" value="1" />
  <parameter name="periodUnitsString" value="us" />
  <parameter name="mult" value="1.0E-6" />
  <parameter name="ticksPerSec" value="1000000.0" />
  <parameter name="systemFrequency" value="50000000" />
  <parameter name="alwaysRun" value="true" />
  <parameter name="valueInSecond" value="1.0E-6" />
  <parameter name="fixedPeriod" value="false" />
  <parameter name="counterSize" value="32" />
  <parameter name="periodUnits" value="USEC" />
  <parameter name="watchdogPulse" value="2" />
  <parameter name="slave_address_width" value="3" />
  <parameter name="resetOutput" value="false" />
  <parameter name="snapshot" value="true" />
  <parameter name="timerPreset" value="CUSTOM" />
  <generatedFiles>
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/MebX_Qsys_Project_Burst_timer_1us.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga/16.1/ip/altera/sopc_builder_ip/altera_avalon_timer/altera_avalon_timer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="MebX_Qsys_Project_Burst" as="timer_1us" />
  <messages>
   <message level="Debug" culprit="MebX_Qsys_Project_Burst">queue size: 17 starting:altera_avalon_timer "submodules/MebX_Qsys_Project_Burst_timer_1us"</message>
   <message level="Info" culprit="timer_1us">Starting RTL generation for module 'MebX_Qsys_Project_Burst_timer_1us'</message>
   <message level="Info" culprit="timer_1us">  Generation command is [exec C:/intelFPGA/16.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA/16.1/quartus/bin64//perl/lib -I C:/intelfpga/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/16.1/quartus/sopc_builder/bin -I C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=MebX_Qsys_Project_Burst_timer_1us --dir=C:/Users/rfranca/AppData/Local/Temp/alt7786_4658228646896632272.dir/0129_timer_1us_gen/ --quartus_dir=C:/intelfpga/16.1/quartus --verilog --config=C:/Users/rfranca/AppData/Local/Temp/alt7786_4658228646896632272.dir/0129_timer_1us_gen//MebX_Qsys_Project_Burst_timer_1us_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="timer_1us">Done RTL generation for module 'MebX_Qsys_Project_Burst_timer_1us'</message>
   <message level="Info" culprit="timer_1us"><![CDATA["<b>MebX_Qsys_Project_Burst</b>" instantiated <b>altera_avalon_timer</b> "<b>timer_1us</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_mm_interconnect:16.1:AUTO_DEVICE=EP4SGX230KF40C2,AUTO_DEVICE_FAMILY=Stratix IV,AUTO_DEVICE_SPEEDGRADE=,COMPOSE_CONTENTS=add_instance {nios2_gen2_0_data_master_translator} {altera_merlin_master_translator};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {AV_ADDRESS_W} {25};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {AV_DATA_W} {32};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {UAV_ADDRESS_W} {25};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {AV_READLATENCY} {0};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {USE_READDATA} {1};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {USE_READ} {1};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {USE_WRITE} {1};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {USE_ADDRESS} {1};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {USE_DEBUGACCESS} {1};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {USE_CLKEN} {0};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {USE_LOCK} {0};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {AV_BURSTBOUNDARIES} {1};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {SYNC_RESET} {0};add_instance {nios2_gen2_0_instruction_master_translator} {altera_merlin_master_translator};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {AV_ADDRESS_W} {25};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {AV_DATA_W} {32};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {AV_BURSTCOUNT_W} {4};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {UAV_ADDRESS_W} {25};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {UAV_BURSTCOUNT_W} {6};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {AV_READLATENCY} {0};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {USE_READDATA} {1};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {USE_WRITEDATA} {0};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {USE_READ} {1};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {USE_WRITE} {0};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {USE_ADDRESS} {1};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {USE_CLKEN} {0};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {USE_LOCK} {0};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {AV_CONSTANT_BURST_BEHAVIOR} {1};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {AV_LINEWRAPBURSTS} {1};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {SYNC_RESET} {0};add_instance {jtag_uart_0_avalon_jtag_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_ADDRESS_W} {1};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_DATA_W} {32};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {UAV_DATA_W} {32};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {UAV_ADDRESS_W} {25};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_READLATENCY} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {USE_READDATA} {1};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {USE_READ} {1};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {USE_WRITE} {1};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {USE_ADDRESS} {1};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {Pattern_Generator_A_avalon_mm_registers_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_registers_slave_translator} {AV_ADDRESS_W} {8};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_registers_slave_translator} {AV_DATA_W} {32};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_registers_slave_translator} {UAV_DATA_W} {32};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_registers_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_registers_slave_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_registers_slave_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_registers_slave_translator} {UAV_ADDRESS_W} {25};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_registers_slave_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_registers_slave_translator} {AV_READLATENCY} {0};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_registers_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_registers_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_registers_slave_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_registers_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_registers_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_registers_slave_translator} {USE_READDATA} {1};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_registers_slave_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_registers_slave_translator} {USE_READ} {1};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_registers_slave_translator} {USE_WRITE} {1};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_registers_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_registers_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_registers_slave_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_registers_slave_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_registers_slave_translator} {USE_ADDRESS} {1};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_registers_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_registers_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_registers_slave_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_registers_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_registers_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_registers_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_registers_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_registers_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_registers_slave_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_registers_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_registers_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_registers_slave_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_registers_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_registers_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_registers_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_registers_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_registers_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_registers_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_registers_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_registers_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_registers_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_registers_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_registers_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_registers_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_registers_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_registers_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_registers_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_registers_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_registers_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_registers_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {Communication_Module_A_avalon_mm_registers_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {Communication_Module_A_avalon_mm_registers_slave_translator} {AV_ADDRESS_W} {8};set_instance_parameter_value {Communication_Module_A_avalon_mm_registers_slave_translator} {AV_DATA_W} {32};set_instance_parameter_value {Communication_Module_A_avalon_mm_registers_slave_translator} {UAV_DATA_W} {32};set_instance_parameter_value {Communication_Module_A_avalon_mm_registers_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {Communication_Module_A_avalon_mm_registers_slave_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {Communication_Module_A_avalon_mm_registers_slave_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {Communication_Module_A_avalon_mm_registers_slave_translator} {UAV_ADDRESS_W} {25};set_instance_parameter_value {Communication_Module_A_avalon_mm_registers_slave_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {Communication_Module_A_avalon_mm_registers_slave_translator} {AV_READLATENCY} {0};set_instance_parameter_value {Communication_Module_A_avalon_mm_registers_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {Communication_Module_A_avalon_mm_registers_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {Communication_Module_A_avalon_mm_registers_slave_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {Communication_Module_A_avalon_mm_registers_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {Communication_Module_A_avalon_mm_registers_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {Communication_Module_A_avalon_mm_registers_slave_translator} {USE_READDATA} {1};set_instance_parameter_value {Communication_Module_A_avalon_mm_registers_slave_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {Communication_Module_A_avalon_mm_registers_slave_translator} {USE_READ} {1};set_instance_parameter_value {Communication_Module_A_avalon_mm_registers_slave_translator} {USE_WRITE} {1};set_instance_parameter_value {Communication_Module_A_avalon_mm_registers_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {Communication_Module_A_avalon_mm_registers_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {Communication_Module_A_avalon_mm_registers_slave_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {Communication_Module_A_avalon_mm_registers_slave_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {Communication_Module_A_avalon_mm_registers_slave_translator} {USE_ADDRESS} {1};set_instance_parameter_value {Communication_Module_A_avalon_mm_registers_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {Communication_Module_A_avalon_mm_registers_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {Communication_Module_A_avalon_mm_registers_slave_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {Communication_Module_A_avalon_mm_registers_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {Communication_Module_A_avalon_mm_registers_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {Communication_Module_A_avalon_mm_registers_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {Communication_Module_A_avalon_mm_registers_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {Communication_Module_A_avalon_mm_registers_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {Communication_Module_A_avalon_mm_registers_slave_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {Communication_Module_A_avalon_mm_registers_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {Communication_Module_A_avalon_mm_registers_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {Communication_Module_A_avalon_mm_registers_slave_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {Communication_Module_A_avalon_mm_registers_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {Communication_Module_A_avalon_mm_registers_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {Communication_Module_A_avalon_mm_registers_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {Communication_Module_A_avalon_mm_registers_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {Communication_Module_A_avalon_mm_registers_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {Communication_Module_A_avalon_mm_registers_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {Communication_Module_A_avalon_mm_registers_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {Communication_Module_A_avalon_mm_registers_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {Communication_Module_A_avalon_mm_registers_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {Communication_Module_A_avalon_mm_registers_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {Communication_Module_A_avalon_mm_registers_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {Communication_Module_A_avalon_mm_registers_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {Communication_Module_A_avalon_mm_registers_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {Communication_Module_A_avalon_mm_registers_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {Communication_Module_A_avalon_mm_registers_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {Communication_Module_A_avalon_mm_registers_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {Communication_Module_A_avalon_mm_registers_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {Communication_Module_A_avalon_mm_registers_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {sysid_qsys_control_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {sysid_qsys_control_slave_translator} {AV_ADDRESS_W} {1};set_instance_parameter_value {sysid_qsys_control_slave_translator} {AV_DATA_W} {32};set_instance_parameter_value {sysid_qsys_control_slave_translator} {UAV_DATA_W} {32};set_instance_parameter_value {sysid_qsys_control_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {sysid_qsys_control_slave_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {sysid_qsys_control_slave_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {sysid_qsys_control_slave_translator} {UAV_ADDRESS_W} {25};set_instance_parameter_value {sysid_qsys_control_slave_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {sysid_qsys_control_slave_translator} {AV_READLATENCY} {0};set_instance_parameter_value {sysid_qsys_control_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {sysid_qsys_control_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {sysid_qsys_control_slave_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {sysid_qsys_control_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {sysid_qsys_control_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {sysid_qsys_control_slave_translator} {USE_READDATA} {1};set_instance_parameter_value {sysid_qsys_control_slave_translator} {USE_WRITEDATA} {0};set_instance_parameter_value {sysid_qsys_control_slave_translator} {USE_READ} {0};set_instance_parameter_value {sysid_qsys_control_slave_translator} {USE_WRITE} {0};set_instance_parameter_value {sysid_qsys_control_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {sysid_qsys_control_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {sysid_qsys_control_slave_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {sysid_qsys_control_slave_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {sysid_qsys_control_slave_translator} {USE_ADDRESS} {1};set_instance_parameter_value {sysid_qsys_control_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {sysid_qsys_control_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {sysid_qsys_control_slave_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {sysid_qsys_control_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {sysid_qsys_control_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {sysid_qsys_control_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {sysid_qsys_control_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {sysid_qsys_control_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {sysid_qsys_control_slave_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {sysid_qsys_control_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {sysid_qsys_control_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {sysid_qsys_control_slave_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {sysid_qsys_control_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {sysid_qsys_control_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {sysid_qsys_control_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sysid_qsys_control_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sysid_qsys_control_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {sysid_qsys_control_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {sysid_qsys_control_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {sysid_qsys_control_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {sysid_qsys_control_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {sysid_qsys_control_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {sysid_qsys_control_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {sysid_qsys_control_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {sysid_qsys_control_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {sysid_qsys_control_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {sysid_qsys_control_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {sysid_qsys_control_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {sysid_qsys_control_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {sysid_qsys_control_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {dma_DDR_M_csr_translator} {altera_merlin_slave_translator};set_instance_parameter_value {dma_DDR_M_csr_translator} {AV_ADDRESS_W} {3};set_instance_parameter_value {dma_DDR_M_csr_translator} {AV_DATA_W} {32};set_instance_parameter_value {dma_DDR_M_csr_translator} {UAV_DATA_W} {32};set_instance_parameter_value {dma_DDR_M_csr_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {dma_DDR_M_csr_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {dma_DDR_M_csr_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {dma_DDR_M_csr_translator} {UAV_ADDRESS_W} {25};set_instance_parameter_value {dma_DDR_M_csr_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {dma_DDR_M_csr_translator} {AV_READLATENCY} {1};set_instance_parameter_value {dma_DDR_M_csr_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {dma_DDR_M_csr_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {dma_DDR_M_csr_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {dma_DDR_M_csr_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {dma_DDR_M_csr_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {dma_DDR_M_csr_translator} {USE_READDATA} {1};set_instance_parameter_value {dma_DDR_M_csr_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {dma_DDR_M_csr_translator} {USE_READ} {1};set_instance_parameter_value {dma_DDR_M_csr_translator} {USE_WRITE} {1};set_instance_parameter_value {dma_DDR_M_csr_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {dma_DDR_M_csr_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {dma_DDR_M_csr_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {dma_DDR_M_csr_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {dma_DDR_M_csr_translator} {USE_ADDRESS} {1};set_instance_parameter_value {dma_DDR_M_csr_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {dma_DDR_M_csr_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {dma_DDR_M_csr_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {dma_DDR_M_csr_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {dma_DDR_M_csr_translator} {USE_LOCK} {0};set_instance_parameter_value {dma_DDR_M_csr_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {dma_DDR_M_csr_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {dma_DDR_M_csr_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {dma_DDR_M_csr_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {dma_DDR_M_csr_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {dma_DDR_M_csr_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {dma_DDR_M_csr_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {dma_DDR_M_csr_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {dma_DDR_M_csr_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {dma_DDR_M_csr_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {dma_DDR_M_csr_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {dma_DDR_M_csr_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {dma_DDR_M_csr_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {dma_DDR_M_csr_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {dma_DDR_M_csr_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {dma_DDR_M_csr_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {dma_DDR_M_csr_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {dma_DDR_M_csr_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {dma_DDR_M_csr_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {dma_DDR_M_csr_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {dma_DDR_M_csr_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {dma_DDR_M_csr_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {dma_DDR_M_csr_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {dma_DDR_M_csr_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {dma_DDR_M_csr_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {nios2_gen2_0_debug_mem_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {AV_ADDRESS_W} {9};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {AV_DATA_W} {32};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {UAV_DATA_W} {32};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {UAV_ADDRESS_W} {25};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {AV_READLATENCY} {0};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {USE_READDATA} {1};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {USE_READ} {1};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {USE_WRITE} {1};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {USE_ADDRESS} {1};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {USE_DEBUGACCESS} {1};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {1};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {dma_DDR_M_descriptor_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {dma_DDR_M_descriptor_slave_translator} {AV_ADDRESS_W} {1};set_instance_parameter_value {dma_DDR_M_descriptor_slave_translator} {AV_DATA_W} {256};set_instance_parameter_value {dma_DDR_M_descriptor_slave_translator} {UAV_DATA_W} {256};set_instance_parameter_value {dma_DDR_M_descriptor_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {dma_DDR_M_descriptor_slave_translator} {AV_BYTEENABLE_W} {32};set_instance_parameter_value {dma_DDR_M_descriptor_slave_translator} {UAV_BYTEENABLE_W} {32};set_instance_parameter_value {dma_DDR_M_descriptor_slave_translator} {UAV_ADDRESS_W} {25};set_instance_parameter_value {dma_DDR_M_descriptor_slave_translator} {UAV_BURSTCOUNT_W} {6};set_instance_parameter_value {dma_DDR_M_descriptor_slave_translator} {AV_READLATENCY} {0};set_instance_parameter_value {dma_DDR_M_descriptor_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {dma_DDR_M_descriptor_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {dma_DDR_M_descriptor_slave_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {dma_DDR_M_descriptor_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {dma_DDR_M_descriptor_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {dma_DDR_M_descriptor_slave_translator} {USE_READDATA} {0};set_instance_parameter_value {dma_DDR_M_descriptor_slave_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {dma_DDR_M_descriptor_slave_translator} {USE_READ} {0};set_instance_parameter_value {dma_DDR_M_descriptor_slave_translator} {USE_WRITE} {1};set_instance_parameter_value {dma_DDR_M_descriptor_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {dma_DDR_M_descriptor_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {dma_DDR_M_descriptor_slave_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {dma_DDR_M_descriptor_slave_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {dma_DDR_M_descriptor_slave_translator} {USE_ADDRESS} {0};set_instance_parameter_value {dma_DDR_M_descriptor_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {dma_DDR_M_descriptor_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {dma_DDR_M_descriptor_slave_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {dma_DDR_M_descriptor_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {dma_DDR_M_descriptor_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {dma_DDR_M_descriptor_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {dma_DDR_M_descriptor_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {dma_DDR_M_descriptor_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {dma_DDR_M_descriptor_slave_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {dma_DDR_M_descriptor_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {dma_DDR_M_descriptor_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {dma_DDR_M_descriptor_slave_translator} {AV_SYMBOLS_PER_WORD} {32};set_instance_parameter_value {dma_DDR_M_descriptor_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {dma_DDR_M_descriptor_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {dma_DDR_M_descriptor_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {dma_DDR_M_descriptor_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {dma_DDR_M_descriptor_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {dma_DDR_M_descriptor_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {dma_DDR_M_descriptor_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {dma_DDR_M_descriptor_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {dma_DDR_M_descriptor_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {dma_DDR_M_descriptor_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {dma_DDR_M_descriptor_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {dma_DDR_M_descriptor_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {dma_DDR_M_descriptor_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {dma_DDR_M_descriptor_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {dma_DDR_M_descriptor_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {dma_DDR_M_descriptor_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {dma_DDR_M_descriptor_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {dma_DDR_M_descriptor_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {clock_bridge_afi_50_s0_translator} {altera_merlin_slave_translator};set_instance_parameter_value {clock_bridge_afi_50_s0_translator} {AV_ADDRESS_W} {6};set_instance_parameter_value {clock_bridge_afi_50_s0_translator} {AV_DATA_W} {32};set_instance_parameter_value {clock_bridge_afi_50_s0_translator} {UAV_DATA_W} {32};set_instance_parameter_value {clock_bridge_afi_50_s0_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {clock_bridge_afi_50_s0_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {clock_bridge_afi_50_s0_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {clock_bridge_afi_50_s0_translator} {UAV_ADDRESS_W} {25};set_instance_parameter_value {clock_bridge_afi_50_s0_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {clock_bridge_afi_50_s0_translator} {AV_READLATENCY} {0};set_instance_parameter_value {clock_bridge_afi_50_s0_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {clock_bridge_afi_50_s0_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {clock_bridge_afi_50_s0_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {clock_bridge_afi_50_s0_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {clock_bridge_afi_50_s0_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {clock_bridge_afi_50_s0_translator} {USE_READDATA} {1};set_instance_parameter_value {clock_bridge_afi_50_s0_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {clock_bridge_afi_50_s0_translator} {USE_READ} {1};set_instance_parameter_value {clock_bridge_afi_50_s0_translator} {USE_WRITE} {1};set_instance_parameter_value {clock_bridge_afi_50_s0_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {clock_bridge_afi_50_s0_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {clock_bridge_afi_50_s0_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {clock_bridge_afi_50_s0_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {clock_bridge_afi_50_s0_translator} {USE_ADDRESS} {1};set_instance_parameter_value {clock_bridge_afi_50_s0_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {clock_bridge_afi_50_s0_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {clock_bridge_afi_50_s0_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {clock_bridge_afi_50_s0_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {clock_bridge_afi_50_s0_translator} {USE_LOCK} {0};set_instance_parameter_value {clock_bridge_afi_50_s0_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {clock_bridge_afi_50_s0_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {clock_bridge_afi_50_s0_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {clock_bridge_afi_50_s0_translator} {USE_DEBUGACCESS} {1};set_instance_parameter_value {clock_bridge_afi_50_s0_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {clock_bridge_afi_50_s0_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {clock_bridge_afi_50_s0_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {clock_bridge_afi_50_s0_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {clock_bridge_afi_50_s0_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {clock_bridge_afi_50_s0_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {clock_bridge_afi_50_s0_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {clock_bridge_afi_50_s0_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {clock_bridge_afi_50_s0_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {clock_bridge_afi_50_s0_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {8};set_instance_parameter_value {clock_bridge_afi_50_s0_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {clock_bridge_afi_50_s0_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {clock_bridge_afi_50_s0_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {clock_bridge_afi_50_s0_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {clock_bridge_afi_50_s0_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {clock_bridge_afi_50_s0_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {clock_bridge_afi_50_s0_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {clock_bridge_afi_50_s0_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {clock_bridge_afi_50_s0_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {clock_bridge_afi_50_s0_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {clock_bridge_afi_50_s0_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {onchip_memory_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {onchip_memory_s1_translator} {AV_ADDRESS_W} {18};set_instance_parameter_value {onchip_memory_s1_translator} {AV_DATA_W} {32};set_instance_parameter_value {onchip_memory_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {onchip_memory_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {onchip_memory_s1_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {onchip_memory_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {onchip_memory_s1_translator} {UAV_ADDRESS_W} {25};set_instance_parameter_value {onchip_memory_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {onchip_memory_s1_translator} {AV_READLATENCY} {1};set_instance_parameter_value {onchip_memory_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {onchip_memory_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {onchip_memory_s1_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {onchip_memory_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {onchip_memory_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {onchip_memory_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {onchip_memory_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {onchip_memory_s1_translator} {USE_READ} {0};set_instance_parameter_value {onchip_memory_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {onchip_memory_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {onchip_memory_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {onchip_memory_s1_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {onchip_memory_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {onchip_memory_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {onchip_memory_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {onchip_memory_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {onchip_memory_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {onchip_memory_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {onchip_memory_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {onchip_memory_s1_translator} {USE_AV_CLKEN} {1};set_instance_parameter_value {onchip_memory_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {onchip_memory_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {onchip_memory_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {onchip_memory_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {onchip_memory_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {onchip_memory_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {onchip_memory_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {onchip_memory_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {onchip_memory_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {onchip_memory_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {onchip_memory_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {onchip_memory_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {onchip_memory_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {onchip_memory_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {onchip_memory_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {onchip_memory_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {onchip_memory_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {onchip_memory_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {onchip_memory_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {onchip_memory_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {onchip_memory_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {onchip_memory_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {onchip_memory_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {onchip_memory_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {descriptor_memory_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {descriptor_memory_s1_translator} {AV_ADDRESS_W} {9};set_instance_parameter_value {descriptor_memory_s1_translator} {AV_DATA_W} {32};set_instance_parameter_value {descriptor_memory_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {descriptor_memory_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {descriptor_memory_s1_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {descriptor_memory_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {descriptor_memory_s1_translator} {UAV_ADDRESS_W} {25};set_instance_parameter_value {descriptor_memory_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {descriptor_memory_s1_translator} {AV_READLATENCY} {1};set_instance_parameter_value {descriptor_memory_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {descriptor_memory_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {descriptor_memory_s1_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {descriptor_memory_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {descriptor_memory_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {descriptor_memory_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {descriptor_memory_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {descriptor_memory_s1_translator} {USE_READ} {0};set_instance_parameter_value {descriptor_memory_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {descriptor_memory_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {descriptor_memory_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {descriptor_memory_s1_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {descriptor_memory_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {descriptor_memory_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {descriptor_memory_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {descriptor_memory_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {descriptor_memory_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {descriptor_memory_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {descriptor_memory_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {descriptor_memory_s1_translator} {USE_AV_CLKEN} {1};set_instance_parameter_value {descriptor_memory_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {descriptor_memory_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {descriptor_memory_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {descriptor_memory_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {descriptor_memory_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {descriptor_memory_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {descriptor_memory_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {descriptor_memory_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {descriptor_memory_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {descriptor_memory_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {descriptor_memory_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {descriptor_memory_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {descriptor_memory_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {descriptor_memory_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {descriptor_memory_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {descriptor_memory_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {descriptor_memory_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {descriptor_memory_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {descriptor_memory_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {descriptor_memory_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {descriptor_memory_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {descriptor_memory_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {descriptor_memory_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {descriptor_memory_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {nios2_gen2_0_data_master_agent} {altera_merlin_master_agent};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {PKT_ORI_BURST_SIZE_H} {109};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {PKT_ORI_BURST_SIZE_L} {107};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {PKT_RESPONSE_STATUS_H} {106};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {PKT_RESPONSE_STATUS_L} {105};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {PKT_QOS_H} {88};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {PKT_QOS_L} {88};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {PKT_DATA_SIDEBAND_H} {86};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {PKT_DATA_SIDEBAND_L} {86};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {PKT_ADDR_SIDEBAND_H} {85};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {PKT_ADDR_SIDEBAND_L} {85};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {PKT_BURST_TYPE_H} {84};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {PKT_BURST_TYPE_L} {83};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {PKT_CACHE_H} {104};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {PKT_CACHE_L} {101};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {PKT_THREAD_ID_H} {97};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {PKT_THREAD_ID_L} {97};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {PKT_BURST_SIZE_H} {82};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {PKT_BURST_SIZE_L} {80};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {PKT_TRANS_EXCLUSIVE} {66};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {PKT_TRANS_LOCK} {65};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {PKT_BEGIN_BURST} {87};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {PKT_PROTECTION_H} {100};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {PKT_PROTECTION_L} {98};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {PKT_BURSTWRAP_H} {79};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {PKT_BURSTWRAP_L} {74};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {PKT_BYTE_CNT_H} {73};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {PKT_BYTE_CNT_L} {67};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {PKT_ADDR_H} {60};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {PKT_TRANS_COMPRESSED_READ} {61};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {PKT_TRANS_POSTED} {62};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {PKT_TRANS_WRITE} {63};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {PKT_TRANS_READ} {64};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {PKT_DATA_H} {31};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {PKT_DATA_L} {0};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {PKT_SRC_ID_H} {92};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {PKT_SRC_ID_L} {89};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {PKT_DEST_ID_H} {96};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {PKT_DEST_ID_L} {93};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {ST_DATA_W} {110};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {ST_CHANNEL_W} {10};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {AV_BURSTBOUNDARIES} {1};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:74) byte_cnt(73:67) trans_exclusive(66) trans_lock(65) trans_read(64) trans_write(63) trans_posted(62) trans_compressed_read(61) addr(60:36) byteen(35:32) data(31:0)};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;6&quot;
   name=&quot;jtag_uart_0_avalon_jtag_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000001202048&quot;
   end=&quot;0x00000000001202050&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;Pattern_Generator_A_avalon_mm_registers_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000001201c00&quot;
   end=&quot;0x00000000001202000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;Communication_Module_A_avalon_mm_registers_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000001201800&quot;
   end=&quot;0x00000000001201c00&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;9&quot;
   name=&quot;sysid_qsys_control_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000001202040&quot;
   end=&quot;0x00000000001202048&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;4&quot;
   name=&quot;dma_DDR_M_csr_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000001202020&quot;
   end=&quot;0x00000000001202040&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;7&quot;
   name=&quot;nios2_gen2_0_debug_mem_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000001201000&quot;
   end=&quot;0x00000000001201800&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;5&quot;
   name=&quot;dma_DDR_M_descriptor_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000001202000&quot;
   end=&quot;0x00000000001202020&quot;
   responds=&quot;0&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;2&quot;
   name=&quot;clock_bridge_afi_50_s0_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000000000040&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;8&quot;
   name=&quot;onchip_memory_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000001100000&quot;
   end=&quot;0x00000000001200000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;3&quot;
   name=&quot;descriptor_memory_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000001200800&quot;
   end=&quot;0x00000000001201000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {SUPPRESS_0_BYTEEN_RSP} {1};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {ID} {0};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {BURSTWRAP_VALUE} {63};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {CACHE_VALUE} {0};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {USE_WRITERESPONSE} {0};add_instance {nios2_gen2_0_instruction_master_agent} {altera_merlin_master_agent};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {PKT_ORI_BURST_SIZE_H} {109};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {PKT_ORI_BURST_SIZE_L} {107};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {PKT_RESPONSE_STATUS_H} {106};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {PKT_RESPONSE_STATUS_L} {105};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {PKT_QOS_H} {88};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {PKT_QOS_L} {88};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {PKT_DATA_SIDEBAND_H} {86};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {PKT_DATA_SIDEBAND_L} {86};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {PKT_ADDR_SIDEBAND_H} {85};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {PKT_ADDR_SIDEBAND_L} {85};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {PKT_BURST_TYPE_H} {84};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {PKT_BURST_TYPE_L} {83};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {PKT_CACHE_H} {104};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {PKT_CACHE_L} {101};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {PKT_THREAD_ID_H} {97};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {PKT_THREAD_ID_L} {97};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {PKT_BURST_SIZE_H} {82};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {PKT_BURST_SIZE_L} {80};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {PKT_TRANS_EXCLUSIVE} {66};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {PKT_TRANS_LOCK} {65};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {PKT_BEGIN_BURST} {87};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {PKT_PROTECTION_H} {100};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {PKT_PROTECTION_L} {98};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {PKT_BURSTWRAP_H} {79};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {PKT_BURSTWRAP_L} {74};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {PKT_BYTE_CNT_H} {73};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {PKT_BYTE_CNT_L} {67};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {PKT_ADDR_H} {60};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {PKT_TRANS_COMPRESSED_READ} {61};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {PKT_TRANS_POSTED} {62};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {PKT_TRANS_WRITE} {63};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {PKT_TRANS_READ} {64};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {PKT_DATA_H} {31};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {PKT_DATA_L} {0};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {PKT_SRC_ID_H} {92};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {PKT_SRC_ID_L} {89};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {PKT_DEST_ID_H} {96};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {PKT_DEST_ID_L} {93};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {ST_DATA_W} {110};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {ST_CHANNEL_W} {10};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {AV_BURSTCOUNT_W} {6};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {AV_LINEWRAPBURSTS} {1};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:74) byte_cnt(73:67) trans_exclusive(66) trans_lock(65) trans_read(64) trans_write(63) trans_posted(62) trans_compressed_read(61) addr(60:36) byteen(35:32) data(31:0)};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;8&quot;
   name=&quot;onchip_memory_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000001100000&quot;
   end=&quot;0x00000000001200000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;7&quot;
   name=&quot;nios2_gen2_0_debug_mem_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000001201000&quot;
   end=&quot;0x00000000001201800&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {SUPPRESS_0_BYTEEN_RSP} {1};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {ID} {1};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {BURSTWRAP_VALUE} {31};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {CACHE_VALUE} {0};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {USE_WRITERESPONSE} {0};add_instance {jtag_uart_0_avalon_jtag_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_ORI_BURST_SIZE_H} {109};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_ORI_BURST_SIZE_L} {107};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_RESPONSE_STATUS_H} {106};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_RESPONSE_STATUS_L} {105};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_BURST_SIZE_H} {82};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_BURST_SIZE_L} {80};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_TRANS_LOCK} {65};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_BEGIN_BURST} {87};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_PROTECTION_H} {100};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_PROTECTION_L} {98};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_BURSTWRAP_H} {79};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_BURSTWRAP_L} {74};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_BYTE_CNT_H} {73};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_BYTE_CNT_L} {67};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_ADDR_H} {60};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_TRANS_COMPRESSED_READ} {61};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_TRANS_POSTED} {62};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_TRANS_WRITE} {63};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_TRANS_READ} {64};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_DATA_H} {31};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_SRC_ID_H} {92};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_SRC_ID_L} {89};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_DEST_ID_H} {96};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_DEST_ID_L} {93};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {ST_CHANNEL_W} {10};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {ST_DATA_W} {110};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:74) byte_cnt(73:67) trans_exclusive(66) trans_lock(65) trans_read(64) trans_write(63) trans_posted(62) trans_compressed_read(61) addr(60:36) byteen(35:32) data(31:0)};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {MAX_BURSTWRAP} {63};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {ID} {6};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {ECC_ENABLE} {0};add_instance {jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {111};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {Pattern_Generator_A_avalon_mm_registers_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_registers_slave_agent} {PKT_ORI_BURST_SIZE_H} {109};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_registers_slave_agent} {PKT_ORI_BURST_SIZE_L} {107};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_registers_slave_agent} {PKT_RESPONSE_STATUS_H} {106};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_registers_slave_agent} {PKT_RESPONSE_STATUS_L} {105};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_registers_slave_agent} {PKT_BURST_SIZE_H} {82};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_registers_slave_agent} {PKT_BURST_SIZE_L} {80};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_registers_slave_agent} {PKT_TRANS_LOCK} {65};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_registers_slave_agent} {PKT_BEGIN_BURST} {87};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_registers_slave_agent} {PKT_PROTECTION_H} {100};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_registers_slave_agent} {PKT_PROTECTION_L} {98};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_registers_slave_agent} {PKT_BURSTWRAP_H} {79};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_registers_slave_agent} {PKT_BURSTWRAP_L} {74};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_registers_slave_agent} {PKT_BYTE_CNT_H} {73};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_registers_slave_agent} {PKT_BYTE_CNT_L} {67};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_registers_slave_agent} {PKT_ADDR_H} {60};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_registers_slave_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_registers_slave_agent} {PKT_TRANS_COMPRESSED_READ} {61};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_registers_slave_agent} {PKT_TRANS_POSTED} {62};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_registers_slave_agent} {PKT_TRANS_WRITE} {63};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_registers_slave_agent} {PKT_TRANS_READ} {64};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_registers_slave_agent} {PKT_DATA_H} {31};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_registers_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_registers_slave_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_registers_slave_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_registers_slave_agent} {PKT_SRC_ID_H} {92};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_registers_slave_agent} {PKT_SRC_ID_L} {89};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_registers_slave_agent} {PKT_DEST_ID_H} {96};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_registers_slave_agent} {PKT_DEST_ID_L} {93};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_registers_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_registers_slave_agent} {ST_CHANNEL_W} {10};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_registers_slave_agent} {ST_DATA_W} {110};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_registers_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_registers_slave_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_registers_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_registers_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:74) byte_cnt(73:67) trans_exclusive(66) trans_lock(65) trans_read(64) trans_write(63) trans_posted(62) trans_compressed_read(61) addr(60:36) byteen(35:32) data(31:0)};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_registers_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_registers_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_registers_slave_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_registers_slave_agent} {MAX_BURSTWRAP} {63};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_registers_slave_agent} {ID} {1};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_registers_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_registers_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_registers_slave_agent} {ECC_ENABLE} {0};add_instance {Pattern_Generator_A_avalon_mm_registers_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_registers_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_registers_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {111};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_registers_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_registers_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_registers_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_registers_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_registers_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_registers_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_registers_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_registers_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_registers_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_registers_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_registers_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_registers_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {Communication_Module_A_avalon_mm_registers_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {Communication_Module_A_avalon_mm_registers_slave_agent} {PKT_ORI_BURST_SIZE_H} {109};set_instance_parameter_value {Communication_Module_A_avalon_mm_registers_slave_agent} {PKT_ORI_BURST_SIZE_L} {107};set_instance_parameter_value {Communication_Module_A_avalon_mm_registers_slave_agent} {PKT_RESPONSE_STATUS_H} {106};set_instance_parameter_value {Communication_Module_A_avalon_mm_registers_slave_agent} {PKT_RESPONSE_STATUS_L} {105};set_instance_parameter_value {Communication_Module_A_avalon_mm_registers_slave_agent} {PKT_BURST_SIZE_H} {82};set_instance_parameter_value {Communication_Module_A_avalon_mm_registers_slave_agent} {PKT_BURST_SIZE_L} {80};set_instance_parameter_value {Communication_Module_A_avalon_mm_registers_slave_agent} {PKT_TRANS_LOCK} {65};set_instance_parameter_value {Communication_Module_A_avalon_mm_registers_slave_agent} {PKT_BEGIN_BURST} {87};set_instance_parameter_value {Communication_Module_A_avalon_mm_registers_slave_agent} {PKT_PROTECTION_H} {100};set_instance_parameter_value {Communication_Module_A_avalon_mm_registers_slave_agent} {PKT_PROTECTION_L} {98};set_instance_parameter_value {Communication_Module_A_avalon_mm_registers_slave_agent} {PKT_BURSTWRAP_H} {79};set_instance_parameter_value {Communication_Module_A_avalon_mm_registers_slave_agent} {PKT_BURSTWRAP_L} {74};set_instance_parameter_value {Communication_Module_A_avalon_mm_registers_slave_agent} {PKT_BYTE_CNT_H} {73};set_instance_parameter_value {Communication_Module_A_avalon_mm_registers_slave_agent} {PKT_BYTE_CNT_L} {67};set_instance_parameter_value {Communication_Module_A_avalon_mm_registers_slave_agent} {PKT_ADDR_H} {60};set_instance_parameter_value {Communication_Module_A_avalon_mm_registers_slave_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {Communication_Module_A_avalon_mm_registers_slave_agent} {PKT_TRANS_COMPRESSED_READ} {61};set_instance_parameter_value {Communication_Module_A_avalon_mm_registers_slave_agent} {PKT_TRANS_POSTED} {62};set_instance_parameter_value {Communication_Module_A_avalon_mm_registers_slave_agent} {PKT_TRANS_WRITE} {63};set_instance_parameter_value {Communication_Module_A_avalon_mm_registers_slave_agent} {PKT_TRANS_READ} {64};set_instance_parameter_value {Communication_Module_A_avalon_mm_registers_slave_agent} {PKT_DATA_H} {31};set_instance_parameter_value {Communication_Module_A_avalon_mm_registers_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {Communication_Module_A_avalon_mm_registers_slave_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {Communication_Module_A_avalon_mm_registers_slave_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {Communication_Module_A_avalon_mm_registers_slave_agent} {PKT_SRC_ID_H} {92};set_instance_parameter_value {Communication_Module_A_avalon_mm_registers_slave_agent} {PKT_SRC_ID_L} {89};set_instance_parameter_value {Communication_Module_A_avalon_mm_registers_slave_agent} {PKT_DEST_ID_H} {96};set_instance_parameter_value {Communication_Module_A_avalon_mm_registers_slave_agent} {PKT_DEST_ID_L} {93};set_instance_parameter_value {Communication_Module_A_avalon_mm_registers_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {Communication_Module_A_avalon_mm_registers_slave_agent} {ST_CHANNEL_W} {10};set_instance_parameter_value {Communication_Module_A_avalon_mm_registers_slave_agent} {ST_DATA_W} {110};set_instance_parameter_value {Communication_Module_A_avalon_mm_registers_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {Communication_Module_A_avalon_mm_registers_slave_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {Communication_Module_A_avalon_mm_registers_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {Communication_Module_A_avalon_mm_registers_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:74) byte_cnt(73:67) trans_exclusive(66) trans_lock(65) trans_read(64) trans_write(63) trans_posted(62) trans_compressed_read(61) addr(60:36) byteen(35:32) data(31:0)};set_instance_parameter_value {Communication_Module_A_avalon_mm_registers_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {Communication_Module_A_avalon_mm_registers_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {Communication_Module_A_avalon_mm_registers_slave_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {Communication_Module_A_avalon_mm_registers_slave_agent} {MAX_BURSTWRAP} {63};set_instance_parameter_value {Communication_Module_A_avalon_mm_registers_slave_agent} {ID} {0};set_instance_parameter_value {Communication_Module_A_avalon_mm_registers_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {Communication_Module_A_avalon_mm_registers_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {Communication_Module_A_avalon_mm_registers_slave_agent} {ECC_ENABLE} {0};add_instance {Communication_Module_A_avalon_mm_registers_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {Communication_Module_A_avalon_mm_registers_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {Communication_Module_A_avalon_mm_registers_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {111};set_instance_parameter_value {Communication_Module_A_avalon_mm_registers_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {Communication_Module_A_avalon_mm_registers_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {Communication_Module_A_avalon_mm_registers_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {Communication_Module_A_avalon_mm_registers_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {Communication_Module_A_avalon_mm_registers_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {Communication_Module_A_avalon_mm_registers_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {Communication_Module_A_avalon_mm_registers_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {Communication_Module_A_avalon_mm_registers_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {Communication_Module_A_avalon_mm_registers_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {Communication_Module_A_avalon_mm_registers_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {Communication_Module_A_avalon_mm_registers_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {Communication_Module_A_avalon_mm_registers_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {sysid_qsys_control_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {sysid_qsys_control_slave_agent} {PKT_ORI_BURST_SIZE_H} {109};set_instance_parameter_value {sysid_qsys_control_slave_agent} {PKT_ORI_BURST_SIZE_L} {107};set_instance_parameter_value {sysid_qsys_control_slave_agent} {PKT_RESPONSE_STATUS_H} {106};set_instance_parameter_value {sysid_qsys_control_slave_agent} {PKT_RESPONSE_STATUS_L} {105};set_instance_parameter_value {sysid_qsys_control_slave_agent} {PKT_BURST_SIZE_H} {82};set_instance_parameter_value {sysid_qsys_control_slave_agent} {PKT_BURST_SIZE_L} {80};set_instance_parameter_value {sysid_qsys_control_slave_agent} {PKT_TRANS_LOCK} {65};set_instance_parameter_value {sysid_qsys_control_slave_agent} {PKT_BEGIN_BURST} {87};set_instance_parameter_value {sysid_qsys_control_slave_agent} {PKT_PROTECTION_H} {100};set_instance_parameter_value {sysid_qsys_control_slave_agent} {PKT_PROTECTION_L} {98};set_instance_parameter_value {sysid_qsys_control_slave_agent} {PKT_BURSTWRAP_H} {79};set_instance_parameter_value {sysid_qsys_control_slave_agent} {PKT_BURSTWRAP_L} {74};set_instance_parameter_value {sysid_qsys_control_slave_agent} {PKT_BYTE_CNT_H} {73};set_instance_parameter_value {sysid_qsys_control_slave_agent} {PKT_BYTE_CNT_L} {67};set_instance_parameter_value {sysid_qsys_control_slave_agent} {PKT_ADDR_H} {60};set_instance_parameter_value {sysid_qsys_control_slave_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {sysid_qsys_control_slave_agent} {PKT_TRANS_COMPRESSED_READ} {61};set_instance_parameter_value {sysid_qsys_control_slave_agent} {PKT_TRANS_POSTED} {62};set_instance_parameter_value {sysid_qsys_control_slave_agent} {PKT_TRANS_WRITE} {63};set_instance_parameter_value {sysid_qsys_control_slave_agent} {PKT_TRANS_READ} {64};set_instance_parameter_value {sysid_qsys_control_slave_agent} {PKT_DATA_H} {31};set_instance_parameter_value {sysid_qsys_control_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {sysid_qsys_control_slave_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {sysid_qsys_control_slave_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {sysid_qsys_control_slave_agent} {PKT_SRC_ID_H} {92};set_instance_parameter_value {sysid_qsys_control_slave_agent} {PKT_SRC_ID_L} {89};set_instance_parameter_value {sysid_qsys_control_slave_agent} {PKT_DEST_ID_H} {96};set_instance_parameter_value {sysid_qsys_control_slave_agent} {PKT_DEST_ID_L} {93};set_instance_parameter_value {sysid_qsys_control_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {sysid_qsys_control_slave_agent} {ST_CHANNEL_W} {10};set_instance_parameter_value {sysid_qsys_control_slave_agent} {ST_DATA_W} {110};set_instance_parameter_value {sysid_qsys_control_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {sysid_qsys_control_slave_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {sysid_qsys_control_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {sysid_qsys_control_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:74) byte_cnt(73:67) trans_exclusive(66) trans_lock(65) trans_read(64) trans_write(63) trans_posted(62) trans_compressed_read(61) addr(60:36) byteen(35:32) data(31:0)};set_instance_parameter_value {sysid_qsys_control_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {sysid_qsys_control_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {sysid_qsys_control_slave_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {sysid_qsys_control_slave_agent} {MAX_BURSTWRAP} {63};set_instance_parameter_value {sysid_qsys_control_slave_agent} {ID} {9};set_instance_parameter_value {sysid_qsys_control_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {sysid_qsys_control_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {sysid_qsys_control_slave_agent} {ECC_ENABLE} {0};add_instance {sysid_qsys_control_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {sysid_qsys_control_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {sysid_qsys_control_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {111};set_instance_parameter_value {sysid_qsys_control_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {sysid_qsys_control_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {sysid_qsys_control_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {sysid_qsys_control_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {sysid_qsys_control_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {sysid_qsys_control_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {sysid_qsys_control_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {sysid_qsys_control_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {sysid_qsys_control_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {sysid_qsys_control_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {sysid_qsys_control_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {sysid_qsys_control_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {dma_DDR_M_csr_agent} {altera_merlin_slave_agent};set_instance_parameter_value {dma_DDR_M_csr_agent} {PKT_ORI_BURST_SIZE_H} {109};set_instance_parameter_value {dma_DDR_M_csr_agent} {PKT_ORI_BURST_SIZE_L} {107};set_instance_parameter_value {dma_DDR_M_csr_agent} {PKT_RESPONSE_STATUS_H} {106};set_instance_parameter_value {dma_DDR_M_csr_agent} {PKT_RESPONSE_STATUS_L} {105};set_instance_parameter_value {dma_DDR_M_csr_agent} {PKT_BURST_SIZE_H} {82};set_instance_parameter_value {dma_DDR_M_csr_agent} {PKT_BURST_SIZE_L} {80};set_instance_parameter_value {dma_DDR_M_csr_agent} {PKT_TRANS_LOCK} {65};set_instance_parameter_value {dma_DDR_M_csr_agent} {PKT_BEGIN_BURST} {87};set_instance_parameter_value {dma_DDR_M_csr_agent} {PKT_PROTECTION_H} {100};set_instance_parameter_value {dma_DDR_M_csr_agent} {PKT_PROTECTION_L} {98};set_instance_parameter_value {dma_DDR_M_csr_agent} {PKT_BURSTWRAP_H} {79};set_instance_parameter_value {dma_DDR_M_csr_agent} {PKT_BURSTWRAP_L} {74};set_instance_parameter_value {dma_DDR_M_csr_agent} {PKT_BYTE_CNT_H} {73};set_instance_parameter_value {dma_DDR_M_csr_agent} {PKT_BYTE_CNT_L} {67};set_instance_parameter_value {dma_DDR_M_csr_agent} {PKT_ADDR_H} {60};set_instance_parameter_value {dma_DDR_M_csr_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {dma_DDR_M_csr_agent} {PKT_TRANS_COMPRESSED_READ} {61};set_instance_parameter_value {dma_DDR_M_csr_agent} {PKT_TRANS_POSTED} {62};set_instance_parameter_value {dma_DDR_M_csr_agent} {PKT_TRANS_WRITE} {63};set_instance_parameter_value {dma_DDR_M_csr_agent} {PKT_TRANS_READ} {64};set_instance_parameter_value {dma_DDR_M_csr_agent} {PKT_DATA_H} {31};set_instance_parameter_value {dma_DDR_M_csr_agent} {PKT_DATA_L} {0};set_instance_parameter_value {dma_DDR_M_csr_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {dma_DDR_M_csr_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {dma_DDR_M_csr_agent} {PKT_SRC_ID_H} {92};set_instance_parameter_value {dma_DDR_M_csr_agent} {PKT_SRC_ID_L} {89};set_instance_parameter_value {dma_DDR_M_csr_agent} {PKT_DEST_ID_H} {96};set_instance_parameter_value {dma_DDR_M_csr_agent} {PKT_DEST_ID_L} {93};set_instance_parameter_value {dma_DDR_M_csr_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {dma_DDR_M_csr_agent} {ST_CHANNEL_W} {10};set_instance_parameter_value {dma_DDR_M_csr_agent} {ST_DATA_W} {110};set_instance_parameter_value {dma_DDR_M_csr_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {dma_DDR_M_csr_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {dma_DDR_M_csr_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {dma_DDR_M_csr_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:74) byte_cnt(73:67) trans_exclusive(66) trans_lock(65) trans_read(64) trans_write(63) trans_posted(62) trans_compressed_read(61) addr(60:36) byteen(35:32) data(31:0)};set_instance_parameter_value {dma_DDR_M_csr_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {dma_DDR_M_csr_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {dma_DDR_M_csr_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {dma_DDR_M_csr_agent} {MAX_BURSTWRAP} {63};set_instance_parameter_value {dma_DDR_M_csr_agent} {ID} {4};set_instance_parameter_value {dma_DDR_M_csr_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {dma_DDR_M_csr_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {dma_DDR_M_csr_agent} {ECC_ENABLE} {0};add_instance {dma_DDR_M_csr_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {dma_DDR_M_csr_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {dma_DDR_M_csr_agent_rsp_fifo} {BITS_PER_SYMBOL} {111};set_instance_parameter_value {dma_DDR_M_csr_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {dma_DDR_M_csr_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {dma_DDR_M_csr_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {dma_DDR_M_csr_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {dma_DDR_M_csr_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {dma_DDR_M_csr_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {dma_DDR_M_csr_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {dma_DDR_M_csr_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {dma_DDR_M_csr_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {dma_DDR_M_csr_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {dma_DDR_M_csr_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {dma_DDR_M_csr_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {nios2_gen2_0_debug_mem_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent} {PKT_ORI_BURST_SIZE_H} {109};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent} {PKT_ORI_BURST_SIZE_L} {107};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent} {PKT_RESPONSE_STATUS_H} {106};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent} {PKT_RESPONSE_STATUS_L} {105};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent} {PKT_BURST_SIZE_H} {82};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent} {PKT_BURST_SIZE_L} {80};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent} {PKT_TRANS_LOCK} {65};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent} {PKT_BEGIN_BURST} {87};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent} {PKT_PROTECTION_H} {100};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent} {PKT_PROTECTION_L} {98};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent} {PKT_BURSTWRAP_H} {79};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent} {PKT_BURSTWRAP_L} {74};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent} {PKT_BYTE_CNT_H} {73};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent} {PKT_BYTE_CNT_L} {67};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent} {PKT_ADDR_H} {60};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent} {PKT_TRANS_COMPRESSED_READ} {61};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent} {PKT_TRANS_POSTED} {62};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent} {PKT_TRANS_WRITE} {63};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent} {PKT_TRANS_READ} {64};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent} {PKT_DATA_H} {31};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent} {PKT_SRC_ID_H} {92};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent} {PKT_SRC_ID_L} {89};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent} {PKT_DEST_ID_H} {96};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent} {PKT_DEST_ID_L} {93};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent} {ST_CHANNEL_W} {10};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent} {ST_DATA_W} {110};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:74) byte_cnt(73:67) trans_exclusive(66) trans_lock(65) trans_read(64) trans_write(63) trans_posted(62) trans_compressed_read(61) addr(60:36) byteen(35:32) data(31:0)};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent} {MAX_BURSTWRAP} {63};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent} {ID} {7};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent} {ECC_ENABLE} {0};add_instance {nios2_gen2_0_debug_mem_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {111};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {dma_DDR_M_descriptor_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {dma_DDR_M_descriptor_slave_agent} {PKT_ORI_BURST_SIZE_H} {361};set_instance_parameter_value {dma_DDR_M_descriptor_slave_agent} {PKT_ORI_BURST_SIZE_L} {359};set_instance_parameter_value {dma_DDR_M_descriptor_slave_agent} {PKT_RESPONSE_STATUS_H} {358};set_instance_parameter_value {dma_DDR_M_descriptor_slave_agent} {PKT_RESPONSE_STATUS_L} {357};set_instance_parameter_value {dma_DDR_M_descriptor_slave_agent} {PKT_BURST_SIZE_H} {334};set_instance_parameter_value {dma_DDR_M_descriptor_slave_agent} {PKT_BURST_SIZE_L} {332};set_instance_parameter_value {dma_DDR_M_descriptor_slave_agent} {PKT_TRANS_LOCK} {317};set_instance_parameter_value {dma_DDR_M_descriptor_slave_agent} {PKT_BEGIN_BURST} {339};set_instance_parameter_value {dma_DDR_M_descriptor_slave_agent} {PKT_PROTECTION_H} {352};set_instance_parameter_value {dma_DDR_M_descriptor_slave_agent} {PKT_PROTECTION_L} {350};set_instance_parameter_value {dma_DDR_M_descriptor_slave_agent} {PKT_BURSTWRAP_H} {331};set_instance_parameter_value {dma_DDR_M_descriptor_slave_agent} {PKT_BURSTWRAP_L} {326};set_instance_parameter_value {dma_DDR_M_descriptor_slave_agent} {PKT_BYTE_CNT_H} {325};set_instance_parameter_value {dma_DDR_M_descriptor_slave_agent} {PKT_BYTE_CNT_L} {319};set_instance_parameter_value {dma_DDR_M_descriptor_slave_agent} {PKT_ADDR_H} {312};set_instance_parameter_value {dma_DDR_M_descriptor_slave_agent} {PKT_ADDR_L} {288};set_instance_parameter_value {dma_DDR_M_descriptor_slave_agent} {PKT_TRANS_COMPRESSED_READ} {313};set_instance_parameter_value {dma_DDR_M_descriptor_slave_agent} {PKT_TRANS_POSTED} {314};set_instance_parameter_value {dma_DDR_M_descriptor_slave_agent} {PKT_TRANS_WRITE} {315};set_instance_parameter_value {dma_DDR_M_descriptor_slave_agent} {PKT_TRANS_READ} {316};set_instance_parameter_value {dma_DDR_M_descriptor_slave_agent} {PKT_DATA_H} {255};set_instance_parameter_value {dma_DDR_M_descriptor_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {dma_DDR_M_descriptor_slave_agent} {PKT_BYTEEN_H} {287};set_instance_parameter_value {dma_DDR_M_descriptor_slave_agent} {PKT_BYTEEN_L} {256};set_instance_parameter_value {dma_DDR_M_descriptor_slave_agent} {PKT_SRC_ID_H} {344};set_instance_parameter_value {dma_DDR_M_descriptor_slave_agent} {PKT_SRC_ID_L} {341};set_instance_parameter_value {dma_DDR_M_descriptor_slave_agent} {PKT_DEST_ID_H} {348};set_instance_parameter_value {dma_DDR_M_descriptor_slave_agent} {PKT_DEST_ID_L} {345};set_instance_parameter_value {dma_DDR_M_descriptor_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {dma_DDR_M_descriptor_slave_agent} {ST_CHANNEL_W} {10};set_instance_parameter_value {dma_DDR_M_descriptor_slave_agent} {ST_DATA_W} {362};set_instance_parameter_value {dma_DDR_M_descriptor_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {dma_DDR_M_descriptor_slave_agent} {AVS_BURSTCOUNT_W} {6};set_instance_parameter_value {dma_DDR_M_descriptor_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {dma_DDR_M_descriptor_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(361:359) response_status(358:357) cache(356:353) protection(352:350) thread_id(349) dest_id(348:345) src_id(344:341) qos(340) begin_burst(339) data_sideband(338) addr_sideband(337) burst_type(336:335) burst_size(334:332) burstwrap(331:326) byte_cnt(325:319) trans_exclusive(318) trans_lock(317) trans_read(316) trans_write(315) trans_posted(314) trans_compressed_read(313) addr(312:288) byteen(287:256) data(255:0)};set_instance_parameter_value {dma_DDR_M_descriptor_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {dma_DDR_M_descriptor_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {dma_DDR_M_descriptor_slave_agent} {MAX_BYTE_CNT} {32};set_instance_parameter_value {dma_DDR_M_descriptor_slave_agent} {MAX_BURSTWRAP} {63};set_instance_parameter_value {dma_DDR_M_descriptor_slave_agent} {ID} {5};set_instance_parameter_value {dma_DDR_M_descriptor_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {dma_DDR_M_descriptor_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {dma_DDR_M_descriptor_slave_agent} {ECC_ENABLE} {0};add_instance {dma_DDR_M_descriptor_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {dma_DDR_M_descriptor_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {dma_DDR_M_descriptor_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {363};set_instance_parameter_value {dma_DDR_M_descriptor_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {dma_DDR_M_descriptor_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {dma_DDR_M_descriptor_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {dma_DDR_M_descriptor_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {dma_DDR_M_descriptor_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {dma_DDR_M_descriptor_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {dma_DDR_M_descriptor_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {dma_DDR_M_descriptor_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {dma_DDR_M_descriptor_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {dma_DDR_M_descriptor_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {dma_DDR_M_descriptor_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {dma_DDR_M_descriptor_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {dma_DDR_M_descriptor_slave_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {dma_DDR_M_descriptor_slave_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {dma_DDR_M_descriptor_slave_agent_rdata_fifo} {BITS_PER_SYMBOL} {258};set_instance_parameter_value {dma_DDR_M_descriptor_slave_agent_rdata_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {dma_DDR_M_descriptor_slave_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {dma_DDR_M_descriptor_slave_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {dma_DDR_M_descriptor_slave_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {dma_DDR_M_descriptor_slave_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {dma_DDR_M_descriptor_slave_agent_rdata_fifo} {EMPTY_LATENCY} {0};set_instance_parameter_value {dma_DDR_M_descriptor_slave_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {dma_DDR_M_descriptor_slave_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {dma_DDR_M_descriptor_slave_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {dma_DDR_M_descriptor_slave_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {dma_DDR_M_descriptor_slave_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {dma_DDR_M_descriptor_slave_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {clock_bridge_afi_50_s0_agent} {altera_merlin_slave_agent};set_instance_parameter_value {clock_bridge_afi_50_s0_agent} {PKT_ORI_BURST_SIZE_H} {109};set_instance_parameter_value {clock_bridge_afi_50_s0_agent} {PKT_ORI_BURST_SIZE_L} {107};set_instance_parameter_value {clock_bridge_afi_50_s0_agent} {PKT_RESPONSE_STATUS_H} {106};set_instance_parameter_value {clock_bridge_afi_50_s0_agent} {PKT_RESPONSE_STATUS_L} {105};set_instance_parameter_value {clock_bridge_afi_50_s0_agent} {PKT_BURST_SIZE_H} {82};set_instance_parameter_value {clock_bridge_afi_50_s0_agent} {PKT_BURST_SIZE_L} {80};set_instance_parameter_value {clock_bridge_afi_50_s0_agent} {PKT_TRANS_LOCK} {65};set_instance_parameter_value {clock_bridge_afi_50_s0_agent} {PKT_BEGIN_BURST} {87};set_instance_parameter_value {clock_bridge_afi_50_s0_agent} {PKT_PROTECTION_H} {100};set_instance_parameter_value {clock_bridge_afi_50_s0_agent} {PKT_PROTECTION_L} {98};set_instance_parameter_value {clock_bridge_afi_50_s0_agent} {PKT_BURSTWRAP_H} {79};set_instance_parameter_value {clock_bridge_afi_50_s0_agent} {PKT_BURSTWRAP_L} {74};set_instance_parameter_value {clock_bridge_afi_50_s0_agent} {PKT_BYTE_CNT_H} {73};set_instance_parameter_value {clock_bridge_afi_50_s0_agent} {PKT_BYTE_CNT_L} {67};set_instance_parameter_value {clock_bridge_afi_50_s0_agent} {PKT_ADDR_H} {60};set_instance_parameter_value {clock_bridge_afi_50_s0_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {clock_bridge_afi_50_s0_agent} {PKT_TRANS_COMPRESSED_READ} {61};set_instance_parameter_value {clock_bridge_afi_50_s0_agent} {PKT_TRANS_POSTED} {62};set_instance_parameter_value {clock_bridge_afi_50_s0_agent} {PKT_TRANS_WRITE} {63};set_instance_parameter_value {clock_bridge_afi_50_s0_agent} {PKT_TRANS_READ} {64};set_instance_parameter_value {clock_bridge_afi_50_s0_agent} {PKT_DATA_H} {31};set_instance_parameter_value {clock_bridge_afi_50_s0_agent} {PKT_DATA_L} {0};set_instance_parameter_value {clock_bridge_afi_50_s0_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {clock_bridge_afi_50_s0_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {clock_bridge_afi_50_s0_agent} {PKT_SRC_ID_H} {92};set_instance_parameter_value {clock_bridge_afi_50_s0_agent} {PKT_SRC_ID_L} {89};set_instance_parameter_value {clock_bridge_afi_50_s0_agent} {PKT_DEST_ID_H} {96};set_instance_parameter_value {clock_bridge_afi_50_s0_agent} {PKT_DEST_ID_L} {93};set_instance_parameter_value {clock_bridge_afi_50_s0_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {clock_bridge_afi_50_s0_agent} {ST_CHANNEL_W} {10};set_instance_parameter_value {clock_bridge_afi_50_s0_agent} {ST_DATA_W} {110};set_instance_parameter_value {clock_bridge_afi_50_s0_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {clock_bridge_afi_50_s0_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {clock_bridge_afi_50_s0_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {clock_bridge_afi_50_s0_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:74) byte_cnt(73:67) trans_exclusive(66) trans_lock(65) trans_read(64) trans_write(63) trans_posted(62) trans_compressed_read(61) addr(60:36) byteen(35:32) data(31:0)};set_instance_parameter_value {clock_bridge_afi_50_s0_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {clock_bridge_afi_50_s0_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {clock_bridge_afi_50_s0_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {clock_bridge_afi_50_s0_agent} {MAX_BURSTWRAP} {63};set_instance_parameter_value {clock_bridge_afi_50_s0_agent} {ID} {2};set_instance_parameter_value {clock_bridge_afi_50_s0_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {clock_bridge_afi_50_s0_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {clock_bridge_afi_50_s0_agent} {ECC_ENABLE} {0};add_instance {clock_bridge_afi_50_s0_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {clock_bridge_afi_50_s0_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {clock_bridge_afi_50_s0_agent_rsp_fifo} {BITS_PER_SYMBOL} {111};set_instance_parameter_value {clock_bridge_afi_50_s0_agent_rsp_fifo} {FIFO_DEPTH} {9};set_instance_parameter_value {clock_bridge_afi_50_s0_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {clock_bridge_afi_50_s0_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {clock_bridge_afi_50_s0_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {clock_bridge_afi_50_s0_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {clock_bridge_afi_50_s0_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {clock_bridge_afi_50_s0_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {clock_bridge_afi_50_s0_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {clock_bridge_afi_50_s0_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {clock_bridge_afi_50_s0_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {clock_bridge_afi_50_s0_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {clock_bridge_afi_50_s0_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {onchip_memory_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {onchip_memory_s1_agent} {PKT_ORI_BURST_SIZE_H} {109};set_instance_parameter_value {onchip_memory_s1_agent} {PKT_ORI_BURST_SIZE_L} {107};set_instance_parameter_value {onchip_memory_s1_agent} {PKT_RESPONSE_STATUS_H} {106};set_instance_parameter_value {onchip_memory_s1_agent} {PKT_RESPONSE_STATUS_L} {105};set_instance_parameter_value {onchip_memory_s1_agent} {PKT_BURST_SIZE_H} {82};set_instance_parameter_value {onchip_memory_s1_agent} {PKT_BURST_SIZE_L} {80};set_instance_parameter_value {onchip_memory_s1_agent} {PKT_TRANS_LOCK} {65};set_instance_parameter_value {onchip_memory_s1_agent} {PKT_BEGIN_BURST} {87};set_instance_parameter_value {onchip_memory_s1_agent} {PKT_PROTECTION_H} {100};set_instance_parameter_value {onchip_memory_s1_agent} {PKT_PROTECTION_L} {98};set_instance_parameter_value {onchip_memory_s1_agent} {PKT_BURSTWRAP_H} {79};set_instance_parameter_value {onchip_memory_s1_agent} {PKT_BURSTWRAP_L} {74};set_instance_parameter_value {onchip_memory_s1_agent} {PKT_BYTE_CNT_H} {73};set_instance_parameter_value {onchip_memory_s1_agent} {PKT_BYTE_CNT_L} {67};set_instance_parameter_value {onchip_memory_s1_agent} {PKT_ADDR_H} {60};set_instance_parameter_value {onchip_memory_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {onchip_memory_s1_agent} {PKT_TRANS_COMPRESSED_READ} {61};set_instance_parameter_value {onchip_memory_s1_agent} {PKT_TRANS_POSTED} {62};set_instance_parameter_value {onchip_memory_s1_agent} {PKT_TRANS_WRITE} {63};set_instance_parameter_value {onchip_memory_s1_agent} {PKT_TRANS_READ} {64};set_instance_parameter_value {onchip_memory_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {onchip_memory_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {onchip_memory_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {onchip_memory_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {onchip_memory_s1_agent} {PKT_SRC_ID_H} {92};set_instance_parameter_value {onchip_memory_s1_agent} {PKT_SRC_ID_L} {89};set_instance_parameter_value {onchip_memory_s1_agent} {PKT_DEST_ID_H} {96};set_instance_parameter_value {onchip_memory_s1_agent} {PKT_DEST_ID_L} {93};set_instance_parameter_value {onchip_memory_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {onchip_memory_s1_agent} {ST_CHANNEL_W} {10};set_instance_parameter_value {onchip_memory_s1_agent} {ST_DATA_W} {110};set_instance_parameter_value {onchip_memory_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {onchip_memory_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {onchip_memory_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {onchip_memory_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:74) byte_cnt(73:67) trans_exclusive(66) trans_lock(65) trans_read(64) trans_write(63) trans_posted(62) trans_compressed_read(61) addr(60:36) byteen(35:32) data(31:0)};set_instance_parameter_value {onchip_memory_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {onchip_memory_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {onchip_memory_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {onchip_memory_s1_agent} {MAX_BURSTWRAP} {63};set_instance_parameter_value {onchip_memory_s1_agent} {ID} {8};set_instance_parameter_value {onchip_memory_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {onchip_memory_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {onchip_memory_s1_agent} {ECC_ENABLE} {0};add_instance {onchip_memory_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {onchip_memory_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {onchip_memory_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {111};set_instance_parameter_value {onchip_memory_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {onchip_memory_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {onchip_memory_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {onchip_memory_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {onchip_memory_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {onchip_memory_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {onchip_memory_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {onchip_memory_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {onchip_memory_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {onchip_memory_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {onchip_memory_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {onchip_memory_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {descriptor_memory_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {descriptor_memory_s1_agent} {PKT_ORI_BURST_SIZE_H} {109};set_instance_parameter_value {descriptor_memory_s1_agent} {PKT_ORI_BURST_SIZE_L} {107};set_instance_parameter_value {descriptor_memory_s1_agent} {PKT_RESPONSE_STATUS_H} {106};set_instance_parameter_value {descriptor_memory_s1_agent} {PKT_RESPONSE_STATUS_L} {105};set_instance_parameter_value {descriptor_memory_s1_agent} {PKT_BURST_SIZE_H} {82};set_instance_parameter_value {descriptor_memory_s1_agent} {PKT_BURST_SIZE_L} {80};set_instance_parameter_value {descriptor_memory_s1_agent} {PKT_TRANS_LOCK} {65};set_instance_parameter_value {descriptor_memory_s1_agent} {PKT_BEGIN_BURST} {87};set_instance_parameter_value {descriptor_memory_s1_agent} {PKT_PROTECTION_H} {100};set_instance_parameter_value {descriptor_memory_s1_agent} {PKT_PROTECTION_L} {98};set_instance_parameter_value {descriptor_memory_s1_agent} {PKT_BURSTWRAP_H} {79};set_instance_parameter_value {descriptor_memory_s1_agent} {PKT_BURSTWRAP_L} {74};set_instance_parameter_value {descriptor_memory_s1_agent} {PKT_BYTE_CNT_H} {73};set_instance_parameter_value {descriptor_memory_s1_agent} {PKT_BYTE_CNT_L} {67};set_instance_parameter_value {descriptor_memory_s1_agent} {PKT_ADDR_H} {60};set_instance_parameter_value {descriptor_memory_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {descriptor_memory_s1_agent} {PKT_TRANS_COMPRESSED_READ} {61};set_instance_parameter_value {descriptor_memory_s1_agent} {PKT_TRANS_POSTED} {62};set_instance_parameter_value {descriptor_memory_s1_agent} {PKT_TRANS_WRITE} {63};set_instance_parameter_value {descriptor_memory_s1_agent} {PKT_TRANS_READ} {64};set_instance_parameter_value {descriptor_memory_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {descriptor_memory_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {descriptor_memory_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {descriptor_memory_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {descriptor_memory_s1_agent} {PKT_SRC_ID_H} {92};set_instance_parameter_value {descriptor_memory_s1_agent} {PKT_SRC_ID_L} {89};set_instance_parameter_value {descriptor_memory_s1_agent} {PKT_DEST_ID_H} {96};set_instance_parameter_value {descriptor_memory_s1_agent} {PKT_DEST_ID_L} {93};set_instance_parameter_value {descriptor_memory_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {descriptor_memory_s1_agent} {ST_CHANNEL_W} {10};set_instance_parameter_value {descriptor_memory_s1_agent} {ST_DATA_W} {110};set_instance_parameter_value {descriptor_memory_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {descriptor_memory_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {descriptor_memory_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {descriptor_memory_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:74) byte_cnt(73:67) trans_exclusive(66) trans_lock(65) trans_read(64) trans_write(63) trans_posted(62) trans_compressed_read(61) addr(60:36) byteen(35:32) data(31:0)};set_instance_parameter_value {descriptor_memory_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {descriptor_memory_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {descriptor_memory_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {descriptor_memory_s1_agent} {MAX_BURSTWRAP} {63};set_instance_parameter_value {descriptor_memory_s1_agent} {ID} {3};set_instance_parameter_value {descriptor_memory_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {descriptor_memory_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {descriptor_memory_s1_agent} {ECC_ENABLE} {0};add_instance {descriptor_memory_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {descriptor_memory_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {descriptor_memory_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {111};set_instance_parameter_value {descriptor_memory_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {descriptor_memory_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {descriptor_memory_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {descriptor_memory_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {descriptor_memory_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {descriptor_memory_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {descriptor_memory_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {descriptor_memory_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {descriptor_memory_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {descriptor_memory_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {descriptor_memory_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {descriptor_memory_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {router} {altera_merlin_router};set_instance_parameter_value {router} {DESTINATION_ID} {2 8 3 7 0 1 5 4 9 6 };set_instance_parameter_value {router} {CHANNEL_ID} {0010000000 0100000000 1000000000 0000100000 0000000100 0000000010 0001000000 0000010000 0000001000 0000000001 };set_instance_parameter_value {router} {TYPE_OF_TRANSACTION} {both both both both both both write both read both };set_instance_parameter_value {router} {START_ADDRESS} {0x0 0x1100000 0x1200800 0x1201000 0x1201800 0x1201c00 0x1202000 0x1202020 0x1202040 0x1202048 };set_instance_parameter_value {router} {END_ADDRESS} {0x40 0x1200000 0x1201000 0x1201800 0x1201c00 0x1202000 0x1202020 0x1202040 0x1202048 0x1202050 };set_instance_parameter_value {router} {NON_SECURED_TAG} {1 1 1 1 1 1 1 1 1 1 };set_instance_parameter_value {router} {SECURED_RANGE_PAIRS} {0 0 0 0 0 0 0 0 0 0 };set_instance_parameter_value {router} {SECURED_RANGE_LIST} {0 0 0 0 0 0 0 0 0 0 };set_instance_parameter_value {router} {SPAN_OFFSET} {};set_instance_parameter_value {router} {PKT_ADDR_H} {60};set_instance_parameter_value {router} {PKT_ADDR_L} {36};set_instance_parameter_value {router} {PKT_PROTECTION_H} {100};set_instance_parameter_value {router} {PKT_PROTECTION_L} {98};set_instance_parameter_value {router} {PKT_DEST_ID_H} {96};set_instance_parameter_value {router} {PKT_DEST_ID_L} {93};set_instance_parameter_value {router} {PKT_TRANS_WRITE} {63};set_instance_parameter_value {router} {PKT_TRANS_READ} {64};set_instance_parameter_value {router} {ST_DATA_W} {110};set_instance_parameter_value {router} {ST_CHANNEL_W} {10};set_instance_parameter_value {router} {DECODER_TYPE} {0};set_instance_parameter_value {router} {DEFAULT_CHANNEL} {8};set_instance_parameter_value {router} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_DESTID} {8};set_instance_parameter_value {router} {MERLIN_PACKET_FORMAT} {ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:74) byte_cnt(73:67) trans_exclusive(66) trans_lock(65) trans_read(64) trans_write(63) trans_posted(62) trans_compressed_read(61) addr(60:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router} {MEMORY_ALIASING_DECODE} {0};add_instance {router_001} {altera_merlin_router};set_instance_parameter_value {router_001} {DESTINATION_ID} {8 7 };set_instance_parameter_value {router_001} {CHANNEL_ID} {10 01 };set_instance_parameter_value {router_001} {TYPE_OF_TRANSACTION} {both both };set_instance_parameter_value {router_001} {START_ADDRESS} {0x1100000 0x1201000 };set_instance_parameter_value {router_001} {END_ADDRESS} {0x1200000 0x1201800 };set_instance_parameter_value {router_001} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_001} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_001} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_001} {SPAN_OFFSET} {};set_instance_parameter_value {router_001} {PKT_ADDR_H} {60};set_instance_parameter_value {router_001} {PKT_ADDR_L} {36};set_instance_parameter_value {router_001} {PKT_PROTECTION_H} {100};set_instance_parameter_value {router_001} {PKT_PROTECTION_L} {98};set_instance_parameter_value {router_001} {PKT_DEST_ID_H} {96};set_instance_parameter_value {router_001} {PKT_DEST_ID_L} {93};set_instance_parameter_value {router_001} {PKT_TRANS_WRITE} {63};set_instance_parameter_value {router_001} {PKT_TRANS_READ} {64};set_instance_parameter_value {router_001} {ST_DATA_W} {110};set_instance_parameter_value {router_001} {ST_CHANNEL_W} {10};set_instance_parameter_value {router_001} {DECODER_TYPE} {0};set_instance_parameter_value {router_001} {DEFAULT_CHANNEL} {1};set_instance_parameter_value {router_001} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_DESTID} {8};set_instance_parameter_value {router_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:74) byte_cnt(73:67) trans_exclusive(66) trans_lock(65) trans_read(64) trans_write(63) trans_posted(62) trans_compressed_read(61) addr(60:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_001} {MEMORY_ALIASING_DECODE} {0};add_instance {router_002} {altera_merlin_router};set_instance_parameter_value {router_002} {DESTINATION_ID} {0 };set_instance_parameter_value {router_002} {CHANNEL_ID} {1 };set_instance_parameter_value {router_002} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_002} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_002} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_002} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_002} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_002} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_002} {SPAN_OFFSET} {};set_instance_parameter_value {router_002} {PKT_ADDR_H} {60};set_instance_parameter_value {router_002} {PKT_ADDR_L} {36};set_instance_parameter_value {router_002} {PKT_PROTECTION_H} {100};set_instance_parameter_value {router_002} {PKT_PROTECTION_L} {98};set_instance_parameter_value {router_002} {PKT_DEST_ID_H} {96};set_instance_parameter_value {router_002} {PKT_DEST_ID_L} {93};set_instance_parameter_value {router_002} {PKT_TRANS_WRITE} {63};set_instance_parameter_value {router_002} {PKT_TRANS_READ} {64};set_instance_parameter_value {router_002} {ST_DATA_W} {110};set_instance_parameter_value {router_002} {ST_CHANNEL_W} {10};set_instance_parameter_value {router_002} {DECODER_TYPE} {1};set_instance_parameter_value {router_002} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_002} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:74) byte_cnt(73:67) trans_exclusive(66) trans_lock(65) trans_read(64) trans_write(63) trans_posted(62) trans_compressed_read(61) addr(60:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_002} {MEMORY_ALIASING_DECODE} {0};add_instance {router_003} {altera_merlin_router};set_instance_parameter_value {router_003} {DESTINATION_ID} {0 };set_instance_parameter_value {router_003} {CHANNEL_ID} {1 };set_instance_parameter_value {router_003} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_003} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_003} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_003} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_003} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_003} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_003} {SPAN_OFFSET} {};set_instance_parameter_value {router_003} {PKT_ADDR_H} {60};set_instance_parameter_value {router_003} {PKT_ADDR_L} {36};set_instance_parameter_value {router_003} {PKT_PROTECTION_H} {100};set_instance_parameter_value {router_003} {PKT_PROTECTION_L} {98};set_instance_parameter_value {router_003} {PKT_DEST_ID_H} {96};set_instance_parameter_value {router_003} {PKT_DEST_ID_L} {93};set_instance_parameter_value {router_003} {PKT_TRANS_WRITE} {63};set_instance_parameter_value {router_003} {PKT_TRANS_READ} {64};set_instance_parameter_value {router_003} {ST_DATA_W} {110};set_instance_parameter_value {router_003} {ST_CHANNEL_W} {10};set_instance_parameter_value {router_003} {DECODER_TYPE} {1};set_instance_parameter_value {router_003} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_003} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_003} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_003} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:74) byte_cnt(73:67) trans_exclusive(66) trans_lock(65) trans_read(64) trans_write(63) trans_posted(62) trans_compressed_read(61) addr(60:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_003} {MEMORY_ALIASING_DECODE} {0};add_instance {router_004} {altera_merlin_router};set_instance_parameter_value {router_004} {DESTINATION_ID} {0 };set_instance_parameter_value {router_004} {CHANNEL_ID} {1 };set_instance_parameter_value {router_004} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_004} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_004} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_004} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_004} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_004} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_004} {SPAN_OFFSET} {};set_instance_parameter_value {router_004} {PKT_ADDR_H} {60};set_instance_parameter_value {router_004} {PKT_ADDR_L} {36};set_instance_parameter_value {router_004} {PKT_PROTECTION_H} {100};set_instance_parameter_value {router_004} {PKT_PROTECTION_L} {98};set_instance_parameter_value {router_004} {PKT_DEST_ID_H} {96};set_instance_parameter_value {router_004} {PKT_DEST_ID_L} {93};set_instance_parameter_value {router_004} {PKT_TRANS_WRITE} {63};set_instance_parameter_value {router_004} {PKT_TRANS_READ} {64};set_instance_parameter_value {router_004} {ST_DATA_W} {110};set_instance_parameter_value {router_004} {ST_CHANNEL_W} {10};set_instance_parameter_value {router_004} {DECODER_TYPE} {1};set_instance_parameter_value {router_004} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_004} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_004} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_004} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_004} {MERLIN_PACKET_FORMAT} {ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:74) byte_cnt(73:67) trans_exclusive(66) trans_lock(65) trans_read(64) trans_write(63) trans_posted(62) trans_compressed_read(61) addr(60:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_004} {MEMORY_ALIASING_DECODE} {0};add_instance {router_005} {altera_merlin_router};set_instance_parameter_value {router_005} {DESTINATION_ID} {0 };set_instance_parameter_value {router_005} {CHANNEL_ID} {1 };set_instance_parameter_value {router_005} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_005} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_005} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_005} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_005} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_005} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_005} {SPAN_OFFSET} {};set_instance_parameter_value {router_005} {PKT_ADDR_H} {60};set_instance_parameter_value {router_005} {PKT_ADDR_L} {36};set_instance_parameter_value {router_005} {PKT_PROTECTION_H} {100};set_instance_parameter_value {router_005} {PKT_PROTECTION_L} {98};set_instance_parameter_value {router_005} {PKT_DEST_ID_H} {96};set_instance_parameter_value {router_005} {PKT_DEST_ID_L} {93};set_instance_parameter_value {router_005} {PKT_TRANS_WRITE} {63};set_instance_parameter_value {router_005} {PKT_TRANS_READ} {64};set_instance_parameter_value {router_005} {ST_DATA_W} {110};set_instance_parameter_value {router_005} {ST_CHANNEL_W} {10};set_instance_parameter_value {router_005} {DECODER_TYPE} {1};set_instance_parameter_value {router_005} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_005} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_005} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_005} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_005} {MERLIN_PACKET_FORMAT} {ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:74) byte_cnt(73:67) trans_exclusive(66) trans_lock(65) trans_read(64) trans_write(63) trans_posted(62) trans_compressed_read(61) addr(60:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_005} {MEMORY_ALIASING_DECODE} {0};add_instance {router_006} {altera_merlin_router};set_instance_parameter_value {router_006} {DESTINATION_ID} {0 };set_instance_parameter_value {router_006} {CHANNEL_ID} {1 };set_instance_parameter_value {router_006} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_006} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_006} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_006} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_006} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_006} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_006} {SPAN_OFFSET} {};set_instance_parameter_value {router_006} {PKT_ADDR_H} {60};set_instance_parameter_value {router_006} {PKT_ADDR_L} {36};set_instance_parameter_value {router_006} {PKT_PROTECTION_H} {100};set_instance_parameter_value {router_006} {PKT_PROTECTION_L} {98};set_instance_parameter_value {router_006} {PKT_DEST_ID_H} {96};set_instance_parameter_value {router_006} {PKT_DEST_ID_L} {93};set_instance_parameter_value {router_006} {PKT_TRANS_WRITE} {63};set_instance_parameter_value {router_006} {PKT_TRANS_READ} {64};set_instance_parameter_value {router_006} {ST_DATA_W} {110};set_instance_parameter_value {router_006} {ST_CHANNEL_W} {10};set_instance_parameter_value {router_006} {DECODER_TYPE} {1};set_instance_parameter_value {router_006} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_006} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_006} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_006} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_006} {MERLIN_PACKET_FORMAT} {ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:74) byte_cnt(73:67) trans_exclusive(66) trans_lock(65) trans_read(64) trans_write(63) trans_posted(62) trans_compressed_read(61) addr(60:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_006} {MEMORY_ALIASING_DECODE} {0};add_instance {router_007} {altera_merlin_router};set_instance_parameter_value {router_007} {DESTINATION_ID} {0 1 };set_instance_parameter_value {router_007} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_007} {TYPE_OF_TRANSACTION} {both read };set_instance_parameter_value {router_007} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_007} {END_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_007} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_007} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_007} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_007} {SPAN_OFFSET} {};set_instance_parameter_value {router_007} {PKT_ADDR_H} {60};set_instance_parameter_value {router_007} {PKT_ADDR_L} {36};set_instance_parameter_value {router_007} {PKT_PROTECTION_H} {100};set_instance_parameter_value {router_007} {PKT_PROTECTION_L} {98};set_instance_parameter_value {router_007} {PKT_DEST_ID_H} {96};set_instance_parameter_value {router_007} {PKT_DEST_ID_L} {93};set_instance_parameter_value {router_007} {PKT_TRANS_WRITE} {63};set_instance_parameter_value {router_007} {PKT_TRANS_READ} {64};set_instance_parameter_value {router_007} {ST_DATA_W} {110};set_instance_parameter_value {router_007} {ST_CHANNEL_W} {10};set_instance_parameter_value {router_007} {DECODER_TYPE} {1};set_instance_parameter_value {router_007} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_007} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_007} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_007} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_007} {MERLIN_PACKET_FORMAT} {ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:74) byte_cnt(73:67) trans_exclusive(66) trans_lock(65) trans_read(64) trans_write(63) trans_posted(62) trans_compressed_read(61) addr(60:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_007} {MEMORY_ALIASING_DECODE} {0};add_instance {router_008} {altera_merlin_router};set_instance_parameter_value {router_008} {DESTINATION_ID} {0 };set_instance_parameter_value {router_008} {CHANNEL_ID} {1 };set_instance_parameter_value {router_008} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_008} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_008} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_008} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_008} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_008} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_008} {SPAN_OFFSET} {};set_instance_parameter_value {router_008} {PKT_ADDR_H} {312};set_instance_parameter_value {router_008} {PKT_ADDR_L} {288};set_instance_parameter_value {router_008} {PKT_PROTECTION_H} {352};set_instance_parameter_value {router_008} {PKT_PROTECTION_L} {350};set_instance_parameter_value {router_008} {PKT_DEST_ID_H} {348};set_instance_parameter_value {router_008} {PKT_DEST_ID_L} {345};set_instance_parameter_value {router_008} {PKT_TRANS_WRITE} {315};set_instance_parameter_value {router_008} {PKT_TRANS_READ} {316};set_instance_parameter_value {router_008} {ST_DATA_W} {362};set_instance_parameter_value {router_008} {ST_CHANNEL_W} {10};set_instance_parameter_value {router_008} {DECODER_TYPE} {1};set_instance_parameter_value {router_008} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_008} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_008} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_008} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_008} {MERLIN_PACKET_FORMAT} {ori_burst_size(361:359) response_status(358:357) cache(356:353) protection(352:350) thread_id(349) dest_id(348:345) src_id(344:341) qos(340) begin_burst(339) data_sideband(338) addr_sideband(337) burst_type(336:335) burst_size(334:332) burstwrap(331:326) byte_cnt(325:319) trans_exclusive(318) trans_lock(317) trans_read(316) trans_write(315) trans_posted(314) trans_compressed_read(313) addr(312:288) byteen(287:256) data(255:0)};set_instance_parameter_value {router_008} {MEMORY_ALIASING_DECODE} {0};add_instance {router_009} {altera_merlin_router};set_instance_parameter_value {router_009} {DESTINATION_ID} {0 };set_instance_parameter_value {router_009} {CHANNEL_ID} {1 };set_instance_parameter_value {router_009} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_009} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_009} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_009} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_009} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_009} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_009} {SPAN_OFFSET} {};set_instance_parameter_value {router_009} {PKT_ADDR_H} {60};set_instance_parameter_value {router_009} {PKT_ADDR_L} {36};set_instance_parameter_value {router_009} {PKT_PROTECTION_H} {100};set_instance_parameter_value {router_009} {PKT_PROTECTION_L} {98};set_instance_parameter_value {router_009} {PKT_DEST_ID_H} {96};set_instance_parameter_value {router_009} {PKT_DEST_ID_L} {93};set_instance_parameter_value {router_009} {PKT_TRANS_WRITE} {63};set_instance_parameter_value {router_009} {PKT_TRANS_READ} {64};set_instance_parameter_value {router_009} {ST_DATA_W} {110};set_instance_parameter_value {router_009} {ST_CHANNEL_W} {10};set_instance_parameter_value {router_009} {DECODER_TYPE} {1};set_instance_parameter_value {router_009} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_009} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_009} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_009} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_009} {MERLIN_PACKET_FORMAT} {ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:74) byte_cnt(73:67) trans_exclusive(66) trans_lock(65) trans_read(64) trans_write(63) trans_posted(62) trans_compressed_read(61) addr(60:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_009} {MEMORY_ALIASING_DECODE} {0};add_instance {router_010} {altera_merlin_router};set_instance_parameter_value {router_010} {DESTINATION_ID} {0 1 };set_instance_parameter_value {router_010} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_010} {TYPE_OF_TRANSACTION} {both read };set_instance_parameter_value {router_010} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_010} {END_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_010} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_010} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_010} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_010} {SPAN_OFFSET} {};set_instance_parameter_value {router_010} {PKT_ADDR_H} {60};set_instance_parameter_value {router_010} {PKT_ADDR_L} {36};set_instance_parameter_value {router_010} {PKT_PROTECTION_H} {100};set_instance_parameter_value {router_010} {PKT_PROTECTION_L} {98};set_instance_parameter_value {router_010} {PKT_DEST_ID_H} {96};set_instance_parameter_value {router_010} {PKT_DEST_ID_L} {93};set_instance_parameter_value {router_010} {PKT_TRANS_WRITE} {63};set_instance_parameter_value {router_010} {PKT_TRANS_READ} {64};set_instance_parameter_value {router_010} {ST_DATA_W} {110};set_instance_parameter_value {router_010} {ST_CHANNEL_W} {10};set_instance_parameter_value {router_010} {DECODER_TYPE} {1};set_instance_parameter_value {router_010} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_010} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_010} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_010} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_010} {MERLIN_PACKET_FORMAT} {ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:74) byte_cnt(73:67) trans_exclusive(66) trans_lock(65) trans_read(64) trans_write(63) trans_posted(62) trans_compressed_read(61) addr(60:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_010} {MEMORY_ALIASING_DECODE} {0};add_instance {router_011} {altera_merlin_router};set_instance_parameter_value {router_011} {DESTINATION_ID} {0 };set_instance_parameter_value {router_011} {CHANNEL_ID} {1 };set_instance_parameter_value {router_011} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_011} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_011} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_011} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_011} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_011} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_011} {SPAN_OFFSET} {};set_instance_parameter_value {router_011} {PKT_ADDR_H} {60};set_instance_parameter_value {router_011} {PKT_ADDR_L} {36};set_instance_parameter_value {router_011} {PKT_PROTECTION_H} {100};set_instance_parameter_value {router_011} {PKT_PROTECTION_L} {98};set_instance_parameter_value {router_011} {PKT_DEST_ID_H} {96};set_instance_parameter_value {router_011} {PKT_DEST_ID_L} {93};set_instance_parameter_value {router_011} {PKT_TRANS_WRITE} {63};set_instance_parameter_value {router_011} {PKT_TRANS_READ} {64};set_instance_parameter_value {router_011} {ST_DATA_W} {110};set_instance_parameter_value {router_011} {ST_CHANNEL_W} {10};set_instance_parameter_value {router_011} {DECODER_TYPE} {1};set_instance_parameter_value {router_011} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_011} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_011} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_011} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_011} {MERLIN_PACKET_FORMAT} {ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:74) byte_cnt(73:67) trans_exclusive(66) trans_lock(65) trans_read(64) trans_write(63) trans_posted(62) trans_compressed_read(61) addr(60:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_011} {MEMORY_ALIASING_DECODE} {0};add_instance {nios2_gen2_0_instruction_master_limiter} {altera_merlin_traffic_limiter};set_instance_parameter_value {nios2_gen2_0_instruction_master_limiter} {PKT_DEST_ID_H} {96};set_instance_parameter_value {nios2_gen2_0_instruction_master_limiter} {PKT_DEST_ID_L} {93};set_instance_parameter_value {nios2_gen2_0_instruction_master_limiter} {PKT_SRC_ID_H} {92};set_instance_parameter_value {nios2_gen2_0_instruction_master_limiter} {PKT_SRC_ID_L} {89};set_instance_parameter_value {nios2_gen2_0_instruction_master_limiter} {PKT_BYTE_CNT_H} {73};set_instance_parameter_value {nios2_gen2_0_instruction_master_limiter} {PKT_BYTE_CNT_L} {67};set_instance_parameter_value {nios2_gen2_0_instruction_master_limiter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {nios2_gen2_0_instruction_master_limiter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {nios2_gen2_0_instruction_master_limiter} {PKT_TRANS_POSTED} {62};set_instance_parameter_value {nios2_gen2_0_instruction_master_limiter} {PKT_TRANS_WRITE} {63};set_instance_parameter_value {nios2_gen2_0_instruction_master_limiter} {PKT_THREAD_ID_H} {97};set_instance_parameter_value {nios2_gen2_0_instruction_master_limiter} {PKT_THREAD_ID_L} {97};set_instance_parameter_value {nios2_gen2_0_instruction_master_limiter} {MAX_BURST_LENGTH} {8};set_instance_parameter_value {nios2_gen2_0_instruction_master_limiter} {MAX_OUTSTANDING_RESPONSES} {3};set_instance_parameter_value {nios2_gen2_0_instruction_master_limiter} {PIPELINED} {0};set_instance_parameter_value {nios2_gen2_0_instruction_master_limiter} {ST_DATA_W} {110};set_instance_parameter_value {nios2_gen2_0_instruction_master_limiter} {ST_CHANNEL_W} {10};set_instance_parameter_value {nios2_gen2_0_instruction_master_limiter} {VALID_WIDTH} {10};set_instance_parameter_value {nios2_gen2_0_instruction_master_limiter} {ENFORCE_ORDER} {1};set_instance_parameter_value {nios2_gen2_0_instruction_master_limiter} {PREVENT_HAZARDS} {0};set_instance_parameter_value {nios2_gen2_0_instruction_master_limiter} {SUPPORTS_POSTED_WRITES} {1};set_instance_parameter_value {nios2_gen2_0_instruction_master_limiter} {SUPPORTS_NONPOSTED_WRITES} {0};set_instance_parameter_value {nios2_gen2_0_instruction_master_limiter} {MERLIN_PACKET_FORMAT} {ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:74) byte_cnt(73:67) trans_exclusive(66) trans_lock(65) trans_read(64) trans_write(63) trans_posted(62) trans_compressed_read(61) addr(60:36) byteen(35:32) data(31:0)};set_instance_parameter_value {nios2_gen2_0_instruction_master_limiter} {REORDER} {0};add_instance {nios2_gen2_0_debug_mem_slave_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_burst_adapter} {PKT_ADDR_H} {60};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_burst_adapter} {PKT_ADDR_L} {36};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_burst_adapter} {PKT_BEGIN_BURST} {87};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_burst_adapter} {PKT_BYTE_CNT_H} {73};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_burst_adapter} {PKT_BYTE_CNT_L} {67};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_burst_adapter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_burst_adapter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_burst_adapter} {PKT_BURST_SIZE_H} {82};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_burst_adapter} {PKT_BURST_SIZE_L} {80};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_burst_adapter} {PKT_BURST_TYPE_H} {84};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_burst_adapter} {PKT_BURST_TYPE_L} {83};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_burst_adapter} {PKT_BURSTWRAP_H} {79};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_burst_adapter} {PKT_BURSTWRAP_L} {74};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {61};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_burst_adapter} {PKT_TRANS_WRITE} {63};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_burst_adapter} {PKT_TRANS_READ} {64};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_burst_adapter} {IN_NARROW_SIZE} {0};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_burst_adapter} {ST_DATA_W} {110};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_burst_adapter} {ST_CHANNEL_W} {10};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_burst_adapter} {OUT_BYTE_CNT_H} {69};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_burst_adapter} {OUT_BURSTWRAP_H} {79};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_burst_adapter} {MERLIN_PACKET_FORMAT} {ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:74) byte_cnt(73:67) trans_exclusive(66) trans_lock(65) trans_read(64) trans_write(63) trans_posted(62) trans_compressed_read(61) addr(60:36) byteen(35:32) data(31:0)};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_burst_adapter} {COMPRESSED_READ_SUPPORT} {1};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_burst_adapter} {BURSTWRAP_CONST_MASK} {31};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_burst_adapter} {BURSTWRAP_CONST_VALUE} {31};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_burst_adapter} {ADAPTER_VERSION} {13.1};add_instance {onchip_memory_s1_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {onchip_memory_s1_burst_adapter} {PKT_ADDR_H} {60};set_instance_parameter_value {onchip_memory_s1_burst_adapter} {PKT_ADDR_L} {36};set_instance_parameter_value {onchip_memory_s1_burst_adapter} {PKT_BEGIN_BURST} {87};set_instance_parameter_value {onchip_memory_s1_burst_adapter} {PKT_BYTE_CNT_H} {73};set_instance_parameter_value {onchip_memory_s1_burst_adapter} {PKT_BYTE_CNT_L} {67};set_instance_parameter_value {onchip_memory_s1_burst_adapter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {onchip_memory_s1_burst_adapter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {onchip_memory_s1_burst_adapter} {PKT_BURST_SIZE_H} {82};set_instance_parameter_value {onchip_memory_s1_burst_adapter} {PKT_BURST_SIZE_L} {80};set_instance_parameter_value {onchip_memory_s1_burst_adapter} {PKT_BURST_TYPE_H} {84};set_instance_parameter_value {onchip_memory_s1_burst_adapter} {PKT_BURST_TYPE_L} {83};set_instance_parameter_value {onchip_memory_s1_burst_adapter} {PKT_BURSTWRAP_H} {79};set_instance_parameter_value {onchip_memory_s1_burst_adapter} {PKT_BURSTWRAP_L} {74};set_instance_parameter_value {onchip_memory_s1_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {61};set_instance_parameter_value {onchip_memory_s1_burst_adapter} {PKT_TRANS_WRITE} {63};set_instance_parameter_value {onchip_memory_s1_burst_adapter} {PKT_TRANS_READ} {64};set_instance_parameter_value {onchip_memory_s1_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {onchip_memory_s1_burst_adapter} {IN_NARROW_SIZE} {0};set_instance_parameter_value {onchip_memory_s1_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {onchip_memory_s1_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {onchip_memory_s1_burst_adapter} {ST_DATA_W} {110};set_instance_parameter_value {onchip_memory_s1_burst_adapter} {ST_CHANNEL_W} {10};set_instance_parameter_value {onchip_memory_s1_burst_adapter} {OUT_BYTE_CNT_H} {69};set_instance_parameter_value {onchip_memory_s1_burst_adapter} {OUT_BURSTWRAP_H} {79};set_instance_parameter_value {onchip_memory_s1_burst_adapter} {MERLIN_PACKET_FORMAT} {ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:74) byte_cnt(73:67) trans_exclusive(66) trans_lock(65) trans_read(64) trans_write(63) trans_posted(62) trans_compressed_read(61) addr(60:36) byteen(35:32) data(31:0)};set_instance_parameter_value {onchip_memory_s1_burst_adapter} {COMPRESSED_READ_SUPPORT} {1};set_instance_parameter_value {onchip_memory_s1_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {onchip_memory_s1_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {onchip_memory_s1_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {onchip_memory_s1_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {onchip_memory_s1_burst_adapter} {BURSTWRAP_CONST_MASK} {31};set_instance_parameter_value {onchip_memory_s1_burst_adapter} {BURSTWRAP_CONST_VALUE} {31};set_instance_parameter_value {onchip_memory_s1_burst_adapter} {ADAPTER_VERSION} {13.1};add_instance {cmd_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux} {ST_DATA_W} {110};set_instance_parameter_value {cmd_demux} {ST_CHANNEL_W} {10};set_instance_parameter_value {cmd_demux} {NUM_OUTPUTS} {10};set_instance_parameter_value {cmd_demux} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:74) byte_cnt(73:67) trans_exclusive(66) trans_lock(65) trans_read(64) trans_write(63) trans_posted(62) trans_compressed_read(61) addr(60:36) byteen(35:32) data(31:0)};add_instance {cmd_demux_001} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux_001} {ST_DATA_W} {110};set_instance_parameter_value {cmd_demux_001} {ST_CHANNEL_W} {10};set_instance_parameter_value {cmd_demux_001} {NUM_OUTPUTS} {2};set_instance_parameter_value {cmd_demux_001} {VALID_WIDTH} {10};set_instance_parameter_value {cmd_demux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:74) byte_cnt(73:67) trans_exclusive(66) trans_lock(65) trans_read(64) trans_write(63) trans_posted(62) trans_compressed_read(61) addr(60:36) byteen(35:32) data(31:0)};add_instance {cmd_mux} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux} {ST_DATA_W} {110};set_instance_parameter_value {cmd_mux} {ST_CHANNEL_W} {10};set_instance_parameter_value {cmd_mux} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux} {PKT_TRANS_LOCK} {65};set_instance_parameter_value {cmd_mux} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:74) byte_cnt(73:67) trans_exclusive(66) trans_lock(65) trans_read(64) trans_write(63) trans_posted(62) trans_compressed_read(61) addr(60:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_001} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_001} {ST_DATA_W} {110};set_instance_parameter_value {cmd_mux_001} {ST_CHANNEL_W} {10};set_instance_parameter_value {cmd_mux_001} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_001} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_001} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_001} {PKT_TRANS_LOCK} {65};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:74) byte_cnt(73:67) trans_exclusive(66) trans_lock(65) trans_read(64) trans_write(63) trans_posted(62) trans_compressed_read(61) addr(60:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_002} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_002} {ST_DATA_W} {110};set_instance_parameter_value {cmd_mux_002} {ST_CHANNEL_W} {10};set_instance_parameter_value {cmd_mux_002} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_002} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_002} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_002} {PKT_TRANS_LOCK} {65};set_instance_parameter_value {cmd_mux_002} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_002} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:74) byte_cnt(73:67) trans_exclusive(66) trans_lock(65) trans_read(64) trans_write(63) trans_posted(62) trans_compressed_read(61) addr(60:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_003} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_003} {ST_DATA_W} {110};set_instance_parameter_value {cmd_mux_003} {ST_CHANNEL_W} {10};set_instance_parameter_value {cmd_mux_003} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_003} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_003} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_003} {PKT_TRANS_LOCK} {65};set_instance_parameter_value {cmd_mux_003} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_003} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:74) byte_cnt(73:67) trans_exclusive(66) trans_lock(65) trans_read(64) trans_write(63) trans_posted(62) trans_compressed_read(61) addr(60:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_004} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_004} {ST_DATA_W} {110};set_instance_parameter_value {cmd_mux_004} {ST_CHANNEL_W} {10};set_instance_parameter_value {cmd_mux_004} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_004} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_004} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_004} {PKT_TRANS_LOCK} {65};set_instance_parameter_value {cmd_mux_004} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_004} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_004} {MERLIN_PACKET_FORMAT} {ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:74) byte_cnt(73:67) trans_exclusive(66) trans_lock(65) trans_read(64) trans_write(63) trans_posted(62) trans_compressed_read(61) addr(60:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_005} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_005} {ST_DATA_W} {110};set_instance_parameter_value {cmd_mux_005} {ST_CHANNEL_W} {10};set_instance_parameter_value {cmd_mux_005} {NUM_INPUTS} {2};set_instance_parameter_value {cmd_mux_005} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_005} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_005} {PKT_TRANS_LOCK} {65};set_instance_parameter_value {cmd_mux_005} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_005} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {cmd_mux_005} {MERLIN_PACKET_FORMAT} {ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:74) byte_cnt(73:67) trans_exclusive(66) trans_lock(65) trans_read(64) trans_write(63) trans_posted(62) trans_compressed_read(61) addr(60:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_006} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_006} {ST_DATA_W} {110};set_instance_parameter_value {cmd_mux_006} {ST_CHANNEL_W} {10};set_instance_parameter_value {cmd_mux_006} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_006} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_006} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_006} {PKT_TRANS_LOCK} {65};set_instance_parameter_value {cmd_mux_006} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_006} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_006} {MERLIN_PACKET_FORMAT} {ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:74) byte_cnt(73:67) trans_exclusive(66) trans_lock(65) trans_read(64) trans_write(63) trans_posted(62) trans_compressed_read(61) addr(60:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_007} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_007} {ST_DATA_W} {110};set_instance_parameter_value {cmd_mux_007} {ST_CHANNEL_W} {10};set_instance_parameter_value {cmd_mux_007} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_007} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_007} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_007} {PKT_TRANS_LOCK} {65};set_instance_parameter_value {cmd_mux_007} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_007} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_007} {MERLIN_PACKET_FORMAT} {ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:74) byte_cnt(73:67) trans_exclusive(66) trans_lock(65) trans_read(64) trans_write(63) trans_posted(62) trans_compressed_read(61) addr(60:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_008} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_008} {ST_DATA_W} {110};set_instance_parameter_value {cmd_mux_008} {ST_CHANNEL_W} {10};set_instance_parameter_value {cmd_mux_008} {NUM_INPUTS} {2};set_instance_parameter_value {cmd_mux_008} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_008} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_008} {PKT_TRANS_LOCK} {65};set_instance_parameter_value {cmd_mux_008} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_008} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {cmd_mux_008} {MERLIN_PACKET_FORMAT} {ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:74) byte_cnt(73:67) trans_exclusive(66) trans_lock(65) trans_read(64) trans_write(63) trans_posted(62) trans_compressed_read(61) addr(60:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_009} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_009} {ST_DATA_W} {110};set_instance_parameter_value {cmd_mux_009} {ST_CHANNEL_W} {10};set_instance_parameter_value {cmd_mux_009} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_009} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_009} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_009} {PKT_TRANS_LOCK} {65};set_instance_parameter_value {cmd_mux_009} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_009} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_009} {MERLIN_PACKET_FORMAT} {ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:74) byte_cnt(73:67) trans_exclusive(66) trans_lock(65) trans_read(64) trans_write(63) trans_posted(62) trans_compressed_read(61) addr(60:36) byteen(35:32) data(31:0)};add_instance {rsp_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux} {ST_DATA_W} {110};set_instance_parameter_value {rsp_demux} {ST_CHANNEL_W} {10};set_instance_parameter_value {rsp_demux} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:74) byte_cnt(73:67) trans_exclusive(66) trans_lock(65) trans_read(64) trans_write(63) trans_posted(62) trans_compressed_read(61) addr(60:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_001} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_001} {ST_DATA_W} {110};set_instance_parameter_value {rsp_demux_001} {ST_CHANNEL_W} {10};set_instance_parameter_value {rsp_demux_001} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_001} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:74) byte_cnt(73:67) trans_exclusive(66) trans_lock(65) trans_read(64) trans_write(63) trans_posted(62) trans_compressed_read(61) addr(60:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_002} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_002} {ST_DATA_W} {110};set_instance_parameter_value {rsp_demux_002} {ST_CHANNEL_W} {10};set_instance_parameter_value {rsp_demux_002} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_002} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:74) byte_cnt(73:67) trans_exclusive(66) trans_lock(65) trans_read(64) trans_write(63) trans_posted(62) trans_compressed_read(61) addr(60:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_003} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_003} {ST_DATA_W} {110};set_instance_parameter_value {rsp_demux_003} {ST_CHANNEL_W} {10};set_instance_parameter_value {rsp_demux_003} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_003} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:74) byte_cnt(73:67) trans_exclusive(66) trans_lock(65) trans_read(64) trans_write(63) trans_posted(62) trans_compressed_read(61) addr(60:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_004} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_004} {ST_DATA_W} {110};set_instance_parameter_value {rsp_demux_004} {ST_CHANNEL_W} {10};set_instance_parameter_value {rsp_demux_004} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_004} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_004} {MERLIN_PACKET_FORMAT} {ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:74) byte_cnt(73:67) trans_exclusive(66) trans_lock(65) trans_read(64) trans_write(63) trans_posted(62) trans_compressed_read(61) addr(60:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_005} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_005} {ST_DATA_W} {110};set_instance_parameter_value {rsp_demux_005} {ST_CHANNEL_W} {10};set_instance_parameter_value {rsp_demux_005} {NUM_OUTPUTS} {2};set_instance_parameter_value {rsp_demux_005} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_005} {MERLIN_PACKET_FORMAT} {ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:74) byte_cnt(73:67) trans_exclusive(66) trans_lock(65) trans_read(64) trans_write(63) trans_posted(62) trans_compressed_read(61) addr(60:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_006} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_006} {ST_DATA_W} {110};set_instance_parameter_value {rsp_demux_006} {ST_CHANNEL_W} {10};set_instance_parameter_value {rsp_demux_006} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_006} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_006} {MERLIN_PACKET_FORMAT} {ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:74) byte_cnt(73:67) trans_exclusive(66) trans_lock(65) trans_read(64) trans_write(63) trans_posted(62) trans_compressed_read(61) addr(60:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_007} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_007} {ST_DATA_W} {110};set_instance_parameter_value {rsp_demux_007} {ST_CHANNEL_W} {10};set_instance_parameter_value {rsp_demux_007} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_007} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_007} {MERLIN_PACKET_FORMAT} {ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:74) byte_cnt(73:67) trans_exclusive(66) trans_lock(65) trans_read(64) trans_write(63) trans_posted(62) trans_compressed_read(61) addr(60:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_008} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_008} {ST_DATA_W} {110};set_instance_parameter_value {rsp_demux_008} {ST_CHANNEL_W} {10};set_instance_parameter_value {rsp_demux_008} {NUM_OUTPUTS} {2};set_instance_parameter_value {rsp_demux_008} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_008} {MERLIN_PACKET_FORMAT} {ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:74) byte_cnt(73:67) trans_exclusive(66) trans_lock(65) trans_read(64) trans_write(63) trans_posted(62) trans_compressed_read(61) addr(60:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_009} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_009} {ST_DATA_W} {110};set_instance_parameter_value {rsp_demux_009} {ST_CHANNEL_W} {10};set_instance_parameter_value {rsp_demux_009} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_009} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_009} {MERLIN_PACKET_FORMAT} {ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:74) byte_cnt(73:67) trans_exclusive(66) trans_lock(65) trans_read(64) trans_write(63) trans_posted(62) trans_compressed_read(61) addr(60:36) byteen(35:32) data(31:0)};add_instance {rsp_mux} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux} {ST_DATA_W} {110};set_instance_parameter_value {rsp_mux} {ST_CHANNEL_W} {10};set_instance_parameter_value {rsp_mux} {NUM_INPUTS} {10};set_instance_parameter_value {rsp_mux} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux} {PKT_TRANS_LOCK} {65};set_instance_parameter_value {rsp_mux} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux} {ARBITRATION_SHARES} {1 1 1 1 1 1 1 1 1 1 };set_instance_parameter_value {rsp_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:74) byte_cnt(73:67) trans_exclusive(66) trans_lock(65) trans_read(64) trans_write(63) trans_posted(62) trans_compressed_read(61) addr(60:36) byteen(35:32) data(31:0)};add_instance {rsp_mux_001} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux_001} {ST_DATA_W} {110};set_instance_parameter_value {rsp_mux_001} {ST_CHANNEL_W} {10};set_instance_parameter_value {rsp_mux_001} {NUM_INPUTS} {2};set_instance_parameter_value {rsp_mux_001} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux_001} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux_001} {PKT_TRANS_LOCK} {65};set_instance_parameter_value {rsp_mux_001} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux_001} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {rsp_mux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:74) byte_cnt(73:67) trans_exclusive(66) trans_lock(65) trans_read(64) trans_write(63) trans_posted(62) trans_compressed_read(61) addr(60:36) byteen(35:32) data(31:0)};add_instance {dma_DDR_M_descriptor_slave_cmd_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {dma_DDR_M_descriptor_slave_cmd_width_adapter} {IN_PKT_ADDR_H} {60};set_instance_parameter_value {dma_DDR_M_descriptor_slave_cmd_width_adapter} {IN_PKT_ADDR_L} {36};set_instance_parameter_value {dma_DDR_M_descriptor_slave_cmd_width_adapter} {IN_PKT_DATA_H} {31};set_instance_parameter_value {dma_DDR_M_descriptor_slave_cmd_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {dma_DDR_M_descriptor_slave_cmd_width_adapter} {IN_PKT_BYTEEN_H} {35};set_instance_parameter_value {dma_DDR_M_descriptor_slave_cmd_width_adapter} {IN_PKT_BYTEEN_L} {32};set_instance_parameter_value {dma_DDR_M_descriptor_slave_cmd_width_adapter} {IN_PKT_BYTE_CNT_H} {73};set_instance_parameter_value {dma_DDR_M_descriptor_slave_cmd_width_adapter} {IN_PKT_BYTE_CNT_L} {67};set_instance_parameter_value {dma_DDR_M_descriptor_slave_cmd_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {61};set_instance_parameter_value {dma_DDR_M_descriptor_slave_cmd_width_adapter} {IN_PKT_TRANS_WRITE} {63};set_instance_parameter_value {dma_DDR_M_descriptor_slave_cmd_width_adapter} {IN_PKT_BURSTWRAP_H} {79};set_instance_parameter_value {dma_DDR_M_descriptor_slave_cmd_width_adapter} {IN_PKT_BURSTWRAP_L} {74};set_instance_parameter_value {dma_DDR_M_descriptor_slave_cmd_width_adapter} {IN_PKT_BURST_SIZE_H} {82};set_instance_parameter_value {dma_DDR_M_descriptor_slave_cmd_width_adapter} {IN_PKT_BURST_SIZE_L} {80};set_instance_parameter_value {dma_DDR_M_descriptor_slave_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {106};set_instance_parameter_value {dma_DDR_M_descriptor_slave_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {105};set_instance_parameter_value {dma_DDR_M_descriptor_slave_cmd_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {66};set_instance_parameter_value {dma_DDR_M_descriptor_slave_cmd_width_adapter} {IN_PKT_BURST_TYPE_H} {84};set_instance_parameter_value {dma_DDR_M_descriptor_slave_cmd_width_adapter} {IN_PKT_BURST_TYPE_L} {83};set_instance_parameter_value {dma_DDR_M_descriptor_slave_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {107};set_instance_parameter_value {dma_DDR_M_descriptor_slave_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {109};set_instance_parameter_value {dma_DDR_M_descriptor_slave_cmd_width_adapter} {IN_ST_DATA_W} {110};set_instance_parameter_value {dma_DDR_M_descriptor_slave_cmd_width_adapter} {OUT_PKT_ADDR_H} {312};set_instance_parameter_value {dma_DDR_M_descriptor_slave_cmd_width_adapter} {OUT_PKT_ADDR_L} {288};set_instance_parameter_value {dma_DDR_M_descriptor_slave_cmd_width_adapter} {OUT_PKT_DATA_H} {255};set_instance_parameter_value {dma_DDR_M_descriptor_slave_cmd_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {dma_DDR_M_descriptor_slave_cmd_width_adapter} {OUT_PKT_BYTEEN_H} {287};set_instance_parameter_value {dma_DDR_M_descriptor_slave_cmd_width_adapter} {OUT_PKT_BYTEEN_L} {256};set_instance_parameter_value {dma_DDR_M_descriptor_slave_cmd_width_adapter} {OUT_PKT_BYTE_CNT_H} {325};set_instance_parameter_value {dma_DDR_M_descriptor_slave_cmd_width_adapter} {OUT_PKT_BYTE_CNT_L} {319};set_instance_parameter_value {dma_DDR_M_descriptor_slave_cmd_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {313};set_instance_parameter_value {dma_DDR_M_descriptor_slave_cmd_width_adapter} {OUT_PKT_BURST_SIZE_H} {334};set_instance_parameter_value {dma_DDR_M_descriptor_slave_cmd_width_adapter} {OUT_PKT_BURST_SIZE_L} {332};set_instance_parameter_value {dma_DDR_M_descriptor_slave_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {358};set_instance_parameter_value {dma_DDR_M_descriptor_slave_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {357};set_instance_parameter_value {dma_DDR_M_descriptor_slave_cmd_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {318};set_instance_parameter_value {dma_DDR_M_descriptor_slave_cmd_width_adapter} {OUT_PKT_BURST_TYPE_H} {336};set_instance_parameter_value {dma_DDR_M_descriptor_slave_cmd_width_adapter} {OUT_PKT_BURST_TYPE_L} {335};set_instance_parameter_value {dma_DDR_M_descriptor_slave_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {359};set_instance_parameter_value {dma_DDR_M_descriptor_slave_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {361};set_instance_parameter_value {dma_DDR_M_descriptor_slave_cmd_width_adapter} {OUT_ST_DATA_W} {362};set_instance_parameter_value {dma_DDR_M_descriptor_slave_cmd_width_adapter} {ST_CHANNEL_W} {10};set_instance_parameter_value {dma_DDR_M_descriptor_slave_cmd_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {dma_DDR_M_descriptor_slave_cmd_width_adapter} {RESPONSE_PATH} {0};set_instance_parameter_value {dma_DDR_M_descriptor_slave_cmd_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {dma_DDR_M_descriptor_slave_cmd_width_adapter} {PACKING} {1};set_instance_parameter_value {dma_DDR_M_descriptor_slave_cmd_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:74) byte_cnt(73:67) trans_exclusive(66) trans_lock(65) trans_read(64) trans_write(63) trans_posted(62) trans_compressed_read(61) addr(60:36) byteen(35:32) data(31:0)};set_instance_parameter_value {dma_DDR_M_descriptor_slave_cmd_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(361:359) response_status(358:357) cache(356:353) protection(352:350) thread_id(349) dest_id(348:345) src_id(344:341) qos(340) begin_burst(339) data_sideband(338) addr_sideband(337) burst_type(336:335) burst_size(334:332) burstwrap(331:326) byte_cnt(325:319) trans_exclusive(318) trans_lock(317) trans_read(316) trans_write(315) trans_posted(314) trans_compressed_read(313) addr(312:288) byteen(287:256) data(255:0)};set_instance_parameter_value {dma_DDR_M_descriptor_slave_cmd_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {dma_DDR_M_descriptor_slave_cmd_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {dma_DDR_M_descriptor_slave_rsp_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {dma_DDR_M_descriptor_slave_rsp_width_adapter} {IN_PKT_ADDR_H} {312};set_instance_parameter_value {dma_DDR_M_descriptor_slave_rsp_width_adapter} {IN_PKT_ADDR_L} {288};set_instance_parameter_value {dma_DDR_M_descriptor_slave_rsp_width_adapter} {IN_PKT_DATA_H} {255};set_instance_parameter_value {dma_DDR_M_descriptor_slave_rsp_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {dma_DDR_M_descriptor_slave_rsp_width_adapter} {IN_PKT_BYTEEN_H} {287};set_instance_parameter_value {dma_DDR_M_descriptor_slave_rsp_width_adapter} {IN_PKT_BYTEEN_L} {256};set_instance_parameter_value {dma_DDR_M_descriptor_slave_rsp_width_adapter} {IN_PKT_BYTE_CNT_H} {325};set_instance_parameter_value {dma_DDR_M_descriptor_slave_rsp_width_adapter} {IN_PKT_BYTE_CNT_L} {319};set_instance_parameter_value {dma_DDR_M_descriptor_slave_rsp_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {313};set_instance_parameter_value {dma_DDR_M_descriptor_slave_rsp_width_adapter} {IN_PKT_TRANS_WRITE} {315};set_instance_parameter_value {dma_DDR_M_descriptor_slave_rsp_width_adapter} {IN_PKT_BURSTWRAP_H} {331};set_instance_parameter_value {dma_DDR_M_descriptor_slave_rsp_width_adapter} {IN_PKT_BURSTWRAP_L} {326};set_instance_parameter_value {dma_DDR_M_descriptor_slave_rsp_width_adapter} {IN_PKT_BURST_SIZE_H} {334};set_instance_parameter_value {dma_DDR_M_descriptor_slave_rsp_width_adapter} {IN_PKT_BURST_SIZE_L} {332};set_instance_parameter_value {dma_DDR_M_descriptor_slave_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {358};set_instance_parameter_value {dma_DDR_M_descriptor_slave_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {357};set_instance_parameter_value {dma_DDR_M_descriptor_slave_rsp_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {318};set_instance_parameter_value {dma_DDR_M_descriptor_slave_rsp_width_adapter} {IN_PKT_BURST_TYPE_H} {336};set_instance_parameter_value {dma_DDR_M_descriptor_slave_rsp_width_adapter} {IN_PKT_BURST_TYPE_L} {335};set_instance_parameter_value {dma_DDR_M_descriptor_slave_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {359};set_instance_parameter_value {dma_DDR_M_descriptor_slave_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {361};set_instance_parameter_value {dma_DDR_M_descriptor_slave_rsp_width_adapter} {IN_ST_DATA_W} {362};set_instance_parameter_value {dma_DDR_M_descriptor_slave_rsp_width_adapter} {OUT_PKT_ADDR_H} {60};set_instance_parameter_value {dma_DDR_M_descriptor_slave_rsp_width_adapter} {OUT_PKT_ADDR_L} {36};set_instance_parameter_value {dma_DDR_M_descriptor_slave_rsp_width_adapter} {OUT_PKT_DATA_H} {31};set_instance_parameter_value {dma_DDR_M_descriptor_slave_rsp_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {dma_DDR_M_descriptor_slave_rsp_width_adapter} {OUT_PKT_BYTEEN_H} {35};set_instance_parameter_value {dma_DDR_M_descriptor_slave_rsp_width_adapter} {OUT_PKT_BYTEEN_L} {32};set_instance_parameter_value {dma_DDR_M_descriptor_slave_rsp_width_adapter} {OUT_PKT_BYTE_CNT_H} {73};set_instance_parameter_value {dma_DDR_M_descriptor_slave_rsp_width_adapter} {OUT_PKT_BYTE_CNT_L} {67};set_instance_parameter_value {dma_DDR_M_descriptor_slave_rsp_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {61};set_instance_parameter_value {dma_DDR_M_descriptor_slave_rsp_width_adapter} {OUT_PKT_BURST_SIZE_H} {82};set_instance_parameter_value {dma_DDR_M_descriptor_slave_rsp_width_adapter} {OUT_PKT_BURST_SIZE_L} {80};set_instance_parameter_value {dma_DDR_M_descriptor_slave_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {106};set_instance_parameter_value {dma_DDR_M_descriptor_slave_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {105};set_instance_parameter_value {dma_DDR_M_descriptor_slave_rsp_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {66};set_instance_parameter_value {dma_DDR_M_descriptor_slave_rsp_width_adapter} {OUT_PKT_BURST_TYPE_H} {84};set_instance_parameter_value {dma_DDR_M_descriptor_slave_rsp_width_adapter} {OUT_PKT_BURST_TYPE_L} {83};set_instance_parameter_value {dma_DDR_M_descriptor_slave_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {107};set_instance_parameter_value {dma_DDR_M_descriptor_slave_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {109};set_instance_parameter_value {dma_DDR_M_descriptor_slave_rsp_width_adapter} {OUT_ST_DATA_W} {110};set_instance_parameter_value {dma_DDR_M_descriptor_slave_rsp_width_adapter} {ST_CHANNEL_W} {10};set_instance_parameter_value {dma_DDR_M_descriptor_slave_rsp_width_adapter} {OPTIMIZE_FOR_RSP} {1};set_instance_parameter_value {dma_DDR_M_descriptor_slave_rsp_width_adapter} {RESPONSE_PATH} {1};set_instance_parameter_value {dma_DDR_M_descriptor_slave_rsp_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {dma_DDR_M_descriptor_slave_rsp_width_adapter} {PACKING} {1};set_instance_parameter_value {dma_DDR_M_descriptor_slave_rsp_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(361:359) response_status(358:357) cache(356:353) protection(352:350) thread_id(349) dest_id(348:345) src_id(344:341) qos(340) begin_burst(339) data_sideband(338) addr_sideband(337) burst_type(336:335) burst_size(334:332) burstwrap(331:326) byte_cnt(325:319) trans_exclusive(318) trans_lock(317) trans_read(316) trans_write(315) trans_posted(314) trans_compressed_read(313) addr(312:288) byteen(287:256) data(255:0)};set_instance_parameter_value {dma_DDR_M_descriptor_slave_rsp_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:74) byte_cnt(73:67) trans_exclusive(66) trans_lock(65) trans_read(64) trans_write(63) trans_posted(62) trans_compressed_read(61) addr(60:36) byteen(35:32) data(31:0)};set_instance_parameter_value {dma_DDR_M_descriptor_slave_rsp_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {dma_DDR_M_descriptor_slave_rsp_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {nios2_gen2_0_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {nios2_gen2_0_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {nios2_gen2_0_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {nios2_gen2_0_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {nios2_gen2_0_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {jtag_uart_0_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {jtag_uart_0_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {jtag_uart_0_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {jtag_uart_0_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {jtag_uart_0_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {descriptor_memory_reset1_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {descriptor_memory_reset1_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {descriptor_memory_reset1_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {descriptor_memory_reset1_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {descriptor_memory_reset1_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {clk_100_clk_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {clk_100_clk_clock_bridge} {EXPLICIT_CLOCK_RATE} {100000000};set_instance_parameter_value {clk_100_clk_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_connection {nios2_gen2_0_data_master_translator.avalon_universal_master_0} {nios2_gen2_0_data_master_agent.av} {avalon};set_connection_parameter_value {nios2_gen2_0_data_master_translator.avalon_universal_master_0/nios2_gen2_0_data_master_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {nios2_gen2_0_data_master_translator.avalon_universal_master_0/nios2_gen2_0_data_master_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {nios2_gen2_0_data_master_translator.avalon_universal_master_0/nios2_gen2_0_data_master_agent.av} {defaultConnection} {false};add_connection {rsp_mux.src} {nios2_gen2_0_data_master_agent.rp} {avalon_streaming};preview_set_connection_tag {rsp_mux.src/nios2_gen2_0_data_master_agent.rp} {qsys_mm.response};add_connection {nios2_gen2_0_instruction_master_translator.avalon_universal_master_0} {nios2_gen2_0_instruction_master_agent.av} {avalon};set_connection_parameter_value {nios2_gen2_0_instruction_master_translator.avalon_universal_master_0/nios2_gen2_0_instruction_master_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {nios2_gen2_0_instruction_master_translator.avalon_universal_master_0/nios2_gen2_0_instruction_master_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {nios2_gen2_0_instruction_master_translator.avalon_universal_master_0/nios2_gen2_0_instruction_master_agent.av} {defaultConnection} {false};add_connection {jtag_uart_0_avalon_jtag_slave_agent.m0} {jtag_uart_0_avalon_jtag_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {jtag_uart_0_avalon_jtag_slave_agent.m0/jtag_uart_0_avalon_jtag_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {jtag_uart_0_avalon_jtag_slave_agent.m0/jtag_uart_0_avalon_jtag_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {jtag_uart_0_avalon_jtag_slave_agent.m0/jtag_uart_0_avalon_jtag_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {jtag_uart_0_avalon_jtag_slave_agent.rf_source} {jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo.out} {jtag_uart_0_avalon_jtag_slave_agent.rf_sink} {avalon_streaming};add_connection {jtag_uart_0_avalon_jtag_slave_agent.rdata_fifo_src} {jtag_uart_0_avalon_jtag_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux.src} {jtag_uart_0_avalon_jtag_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux.src/jtag_uart_0_avalon_jtag_slave_agent.cp} {qsys_mm.command};add_connection {Pattern_Generator_A_avalon_mm_registers_slave_agent.m0} {Pattern_Generator_A_avalon_mm_registers_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {Pattern_Generator_A_avalon_mm_registers_slave_agent.m0/Pattern_Generator_A_avalon_mm_registers_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {Pattern_Generator_A_avalon_mm_registers_slave_agent.m0/Pattern_Generator_A_avalon_mm_registers_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {Pattern_Generator_A_avalon_mm_registers_slave_agent.m0/Pattern_Generator_A_avalon_mm_registers_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {Pattern_Generator_A_avalon_mm_registers_slave_agent.rf_source} {Pattern_Generator_A_avalon_mm_registers_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {Pattern_Generator_A_avalon_mm_registers_slave_agent_rsp_fifo.out} {Pattern_Generator_A_avalon_mm_registers_slave_agent.rf_sink} {avalon_streaming};add_connection {Pattern_Generator_A_avalon_mm_registers_slave_agent.rdata_fifo_src} {Pattern_Generator_A_avalon_mm_registers_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_001.src} {Pattern_Generator_A_avalon_mm_registers_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_001.src/Pattern_Generator_A_avalon_mm_registers_slave_agent.cp} {qsys_mm.command};add_connection {Communication_Module_A_avalon_mm_registers_slave_agent.m0} {Communication_Module_A_avalon_mm_registers_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {Communication_Module_A_avalon_mm_registers_slave_agent.m0/Communication_Module_A_avalon_mm_registers_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {Communication_Module_A_avalon_mm_registers_slave_agent.m0/Communication_Module_A_avalon_mm_registers_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {Communication_Module_A_avalon_mm_registers_slave_agent.m0/Communication_Module_A_avalon_mm_registers_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {Communication_Module_A_avalon_mm_registers_slave_agent.rf_source} {Communication_Module_A_avalon_mm_registers_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {Communication_Module_A_avalon_mm_registers_slave_agent_rsp_fifo.out} {Communication_Module_A_avalon_mm_registers_slave_agent.rf_sink} {avalon_streaming};add_connection {Communication_Module_A_avalon_mm_registers_slave_agent.rdata_fifo_src} {Communication_Module_A_avalon_mm_registers_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_002.src} {Communication_Module_A_avalon_mm_registers_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_002.src/Communication_Module_A_avalon_mm_registers_slave_agent.cp} {qsys_mm.command};add_connection {sysid_qsys_control_slave_agent.m0} {sysid_qsys_control_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {sysid_qsys_control_slave_agent.m0/sysid_qsys_control_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {sysid_qsys_control_slave_agent.m0/sysid_qsys_control_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {sysid_qsys_control_slave_agent.m0/sysid_qsys_control_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {sysid_qsys_control_slave_agent.rf_source} {sysid_qsys_control_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {sysid_qsys_control_slave_agent_rsp_fifo.out} {sysid_qsys_control_slave_agent.rf_sink} {avalon_streaming};add_connection {sysid_qsys_control_slave_agent.rdata_fifo_src} {sysid_qsys_control_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_003.src} {sysid_qsys_control_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_003.src/sysid_qsys_control_slave_agent.cp} {qsys_mm.command};add_connection {dma_DDR_M_csr_agent.m0} {dma_DDR_M_csr_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {dma_DDR_M_csr_agent.m0/dma_DDR_M_csr_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {dma_DDR_M_csr_agent.m0/dma_DDR_M_csr_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {dma_DDR_M_csr_agent.m0/dma_DDR_M_csr_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {dma_DDR_M_csr_agent.rf_source} {dma_DDR_M_csr_agent_rsp_fifo.in} {avalon_streaming};add_connection {dma_DDR_M_csr_agent_rsp_fifo.out} {dma_DDR_M_csr_agent.rf_sink} {avalon_streaming};add_connection {dma_DDR_M_csr_agent.rdata_fifo_src} {dma_DDR_M_csr_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_004.src} {dma_DDR_M_csr_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_004.src/dma_DDR_M_csr_agent.cp} {qsys_mm.command};add_connection {nios2_gen2_0_debug_mem_slave_agent.m0} {nios2_gen2_0_debug_mem_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {nios2_gen2_0_debug_mem_slave_agent.m0/nios2_gen2_0_debug_mem_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {nios2_gen2_0_debug_mem_slave_agent.m0/nios2_gen2_0_debug_mem_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {nios2_gen2_0_debug_mem_slave_agent.m0/nios2_gen2_0_debug_mem_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {nios2_gen2_0_debug_mem_slave_agent.rf_source} {nios2_gen2_0_debug_mem_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {nios2_gen2_0_debug_mem_slave_agent_rsp_fifo.out} {nios2_gen2_0_debug_mem_slave_agent.rf_sink} {avalon_streaming};add_connection {nios2_gen2_0_debug_mem_slave_agent.rdata_fifo_src} {nios2_gen2_0_debug_mem_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {dma_DDR_M_descriptor_slave_agent.m0} {dma_DDR_M_descriptor_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {dma_DDR_M_descriptor_slave_agent.m0/dma_DDR_M_descriptor_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {dma_DDR_M_descriptor_slave_agent.m0/dma_DDR_M_descriptor_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {dma_DDR_M_descriptor_slave_agent.m0/dma_DDR_M_descriptor_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {dma_DDR_M_descriptor_slave_agent.rf_source} {dma_DDR_M_descriptor_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {dma_DDR_M_descriptor_slave_agent_rsp_fifo.out} {dma_DDR_M_descriptor_slave_agent.rf_sink} {avalon_streaming};add_connection {dma_DDR_M_descriptor_slave_agent.rdata_fifo_src} {dma_DDR_M_descriptor_slave_agent_rdata_fifo.in} {avalon_streaming};add_connection {dma_DDR_M_descriptor_slave_agent_rdata_fifo.out} {dma_DDR_M_descriptor_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {clock_bridge_afi_50_s0_agent.m0} {clock_bridge_afi_50_s0_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {clock_bridge_afi_50_s0_agent.m0/clock_bridge_afi_50_s0_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {clock_bridge_afi_50_s0_agent.m0/clock_bridge_afi_50_s0_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {clock_bridge_afi_50_s0_agent.m0/clock_bridge_afi_50_s0_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {clock_bridge_afi_50_s0_agent.rf_source} {clock_bridge_afi_50_s0_agent_rsp_fifo.in} {avalon_streaming};add_connection {clock_bridge_afi_50_s0_agent_rsp_fifo.out} {clock_bridge_afi_50_s0_agent.rf_sink} {avalon_streaming};add_connection {clock_bridge_afi_50_s0_agent.rdata_fifo_src} {clock_bridge_afi_50_s0_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_007.src} {clock_bridge_afi_50_s0_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_007.src/clock_bridge_afi_50_s0_agent.cp} {qsys_mm.command};add_connection {onchip_memory_s1_agent.m0} {onchip_memory_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {onchip_memory_s1_agent.m0/onchip_memory_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {onchip_memory_s1_agent.m0/onchip_memory_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {onchip_memory_s1_agent.m0/onchip_memory_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {onchip_memory_s1_agent.rf_source} {onchip_memory_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {onchip_memory_s1_agent_rsp_fifo.out} {onchip_memory_s1_agent.rf_sink} {avalon_streaming};add_connection {onchip_memory_s1_agent.rdata_fifo_src} {onchip_memory_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {descriptor_memory_s1_agent.m0} {descriptor_memory_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {descriptor_memory_s1_agent.m0/descriptor_memory_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {descriptor_memory_s1_agent.m0/descriptor_memory_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {descriptor_memory_s1_agent.m0/descriptor_memory_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {descriptor_memory_s1_agent.rf_source} {descriptor_memory_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {descriptor_memory_s1_agent_rsp_fifo.out} {descriptor_memory_s1_agent.rf_sink} {avalon_streaming};add_connection {descriptor_memory_s1_agent.rdata_fifo_src} {descriptor_memory_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_009.src} {descriptor_memory_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_009.src/descriptor_memory_s1_agent.cp} {qsys_mm.command};add_connection {nios2_gen2_0_data_master_agent.cp} {router.sink} {avalon_streaming};preview_set_connection_tag {nios2_gen2_0_data_master_agent.cp/router.sink} {qsys_mm.command};add_connection {router.src} {cmd_demux.sink} {avalon_streaming};preview_set_connection_tag {router.src/cmd_demux.sink} {qsys_mm.command};add_connection {nios2_gen2_0_instruction_master_agent.cp} {router_001.sink} {avalon_streaming};preview_set_connection_tag {nios2_gen2_0_instruction_master_agent.cp/router_001.sink} {qsys_mm.command};add_connection {jtag_uart_0_avalon_jtag_slave_agent.rp} {router_002.sink} {avalon_streaming};preview_set_connection_tag {jtag_uart_0_avalon_jtag_slave_agent.rp/router_002.sink} {qsys_mm.response};add_connection {router_002.src} {rsp_demux.sink} {avalon_streaming};preview_set_connection_tag {router_002.src/rsp_demux.sink} {qsys_mm.response};add_connection {Pattern_Generator_A_avalon_mm_registers_slave_agent.rp} {router_003.sink} {avalon_streaming};preview_set_connection_tag {Pattern_Generator_A_avalon_mm_registers_slave_agent.rp/router_003.sink} {qsys_mm.response};add_connection {router_003.src} {rsp_demux_001.sink} {avalon_streaming};preview_set_connection_tag {router_003.src/rsp_demux_001.sink} {qsys_mm.response};add_connection {Communication_Module_A_avalon_mm_registers_slave_agent.rp} {router_004.sink} {avalon_streaming};preview_set_connection_tag {Communication_Module_A_avalon_mm_registers_slave_agent.rp/router_004.sink} {qsys_mm.response};add_connection {router_004.src} {rsp_demux_002.sink} {avalon_streaming};preview_set_connection_tag {router_004.src/rsp_demux_002.sink} {qsys_mm.response};add_connection {sysid_qsys_control_slave_agent.rp} {router_005.sink} {avalon_streaming};preview_set_connection_tag {sysid_qsys_control_slave_agent.rp/router_005.sink} {qsys_mm.response};add_connection {router_005.src} {rsp_demux_003.sink} {avalon_streaming};preview_set_connection_tag {router_005.src/rsp_demux_003.sink} {qsys_mm.response};add_connection {dma_DDR_M_csr_agent.rp} {router_006.sink} {avalon_streaming};preview_set_connection_tag {dma_DDR_M_csr_agent.rp/router_006.sink} {qsys_mm.response};add_connection {router_006.src} {rsp_demux_004.sink} {avalon_streaming};preview_set_connection_tag {router_006.src/rsp_demux_004.sink} {qsys_mm.response};add_connection {nios2_gen2_0_debug_mem_slave_agent.rp} {router_007.sink} {avalon_streaming};preview_set_connection_tag {nios2_gen2_0_debug_mem_slave_agent.rp/router_007.sink} {qsys_mm.response};add_connection {router_007.src} {rsp_demux_005.sink} {avalon_streaming};preview_set_connection_tag {router_007.src/rsp_demux_005.sink} {qsys_mm.response};add_connection {dma_DDR_M_descriptor_slave_agent.rp} {router_008.sink} {avalon_streaming};preview_set_connection_tag {dma_DDR_M_descriptor_slave_agent.rp/router_008.sink} {qsys_mm.response};add_connection {clock_bridge_afi_50_s0_agent.rp} {router_009.sink} {avalon_streaming};preview_set_connection_tag {clock_bridge_afi_50_s0_agent.rp/router_009.sink} {qsys_mm.response};add_connection {router_009.src} {rsp_demux_007.sink} {avalon_streaming};preview_set_connection_tag {router_009.src/rsp_demux_007.sink} {qsys_mm.response};add_connection {onchip_memory_s1_agent.rp} {router_010.sink} {avalon_streaming};preview_set_connection_tag {onchip_memory_s1_agent.rp/router_010.sink} {qsys_mm.response};add_connection {router_010.src} {rsp_demux_008.sink} {avalon_streaming};preview_set_connection_tag {router_010.src/rsp_demux_008.sink} {qsys_mm.response};add_connection {descriptor_memory_s1_agent.rp} {router_011.sink} {avalon_streaming};preview_set_connection_tag {descriptor_memory_s1_agent.rp/router_011.sink} {qsys_mm.response};add_connection {router_011.src} {rsp_demux_009.sink} {avalon_streaming};preview_set_connection_tag {router_011.src/rsp_demux_009.sink} {qsys_mm.response};add_connection {router_001.src} {nios2_gen2_0_instruction_master_limiter.cmd_sink} {avalon_streaming};preview_set_connection_tag {router_001.src/nios2_gen2_0_instruction_master_limiter.cmd_sink} {qsys_mm.command};add_connection {nios2_gen2_0_instruction_master_limiter.cmd_src} {cmd_demux_001.sink} {avalon_streaming};preview_set_connection_tag {nios2_gen2_0_instruction_master_limiter.cmd_src/cmd_demux_001.sink} {qsys_mm.command};add_connection {rsp_mux_001.src} {nios2_gen2_0_instruction_master_limiter.rsp_sink} {avalon_streaming};preview_set_connection_tag {rsp_mux_001.src/nios2_gen2_0_instruction_master_limiter.rsp_sink} {qsys_mm.response};add_connection {nios2_gen2_0_instruction_master_limiter.rsp_src} {nios2_gen2_0_instruction_master_agent.rp} {avalon_streaming};preview_set_connection_tag {nios2_gen2_0_instruction_master_limiter.rsp_src/nios2_gen2_0_instruction_master_agent.rp} {qsys_mm.response};add_connection {cmd_mux_005.src} {nios2_gen2_0_debug_mem_slave_burst_adapter.sink0} {avalon_streaming};preview_set_connection_tag {cmd_mux_005.src/nios2_gen2_0_debug_mem_slave_burst_adapter.sink0} {qsys_mm.command};add_connection {nios2_gen2_0_debug_mem_slave_burst_adapter.source0} {nios2_gen2_0_debug_mem_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {nios2_gen2_0_debug_mem_slave_burst_adapter.source0/nios2_gen2_0_debug_mem_slave_agent.cp} {qsys_mm.command};add_connection {cmd_mux_008.src} {onchip_memory_s1_burst_adapter.sink0} {avalon_streaming};preview_set_connection_tag {cmd_mux_008.src/onchip_memory_s1_burst_adapter.sink0} {qsys_mm.command};add_connection {onchip_memory_s1_burst_adapter.source0} {onchip_memory_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {onchip_memory_s1_burst_adapter.source0/onchip_memory_s1_agent.cp} {qsys_mm.command};add_connection {cmd_demux.src0} {cmd_mux.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.command};add_connection {cmd_demux.src1} {cmd_mux_001.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src1/cmd_mux_001.sink0} {qsys_mm.command};add_connection {cmd_demux.src2} {cmd_mux_002.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src2/cmd_mux_002.sink0} {qsys_mm.command};add_connection {cmd_demux.src3} {cmd_mux_003.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src3/cmd_mux_003.sink0} {qsys_mm.command};add_connection {cmd_demux.src4} {cmd_mux_004.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src4/cmd_mux_004.sink0} {qsys_mm.command};add_connection {cmd_demux.src5} {cmd_mux_005.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src5/cmd_mux_005.sink0} {qsys_mm.command};add_connection {cmd_demux.src6} {cmd_mux_006.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src6/cmd_mux_006.sink0} {qsys_mm.command};add_connection {cmd_demux.src7} {cmd_mux_007.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src7/cmd_mux_007.sink0} {qsys_mm.command};add_connection {cmd_demux.src8} {cmd_mux_008.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src8/cmd_mux_008.sink0} {qsys_mm.command};add_connection {cmd_demux.src9} {cmd_mux_009.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src9/cmd_mux_009.sink0} {qsys_mm.command};add_connection {cmd_demux_001.src0} {cmd_mux_005.sink1} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src0/cmd_mux_005.sink1} {qsys_mm.command};add_connection {cmd_demux_001.src1} {cmd_mux_008.sink1} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src1/cmd_mux_008.sink1} {qsys_mm.command};add_connection {rsp_demux.src0} {rsp_mux.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.response};add_connection {rsp_demux_001.src0} {rsp_mux.sink1} {avalon_streaming};preview_set_connection_tag {rsp_demux_001.src0/rsp_mux.sink1} {qsys_mm.response};add_connection {rsp_demux_002.src0} {rsp_mux.sink2} {avalon_streaming};preview_set_connection_tag {rsp_demux_002.src0/rsp_mux.sink2} {qsys_mm.response};add_connection {rsp_demux_003.src0} {rsp_mux.sink3} {avalon_streaming};preview_set_connection_tag {rsp_demux_003.src0/rsp_mux.sink3} {qsys_mm.response};add_connection {rsp_demux_004.src0} {rsp_mux.sink4} {avalon_streaming};preview_set_connection_tag {rsp_demux_004.src0/rsp_mux.sink4} {qsys_mm.response};add_connection {rsp_demux_005.src0} {rsp_mux.sink5} {avalon_streaming};preview_set_connection_tag {rsp_demux_005.src0/rsp_mux.sink5} {qsys_mm.response};add_connection {rsp_demux_005.src1} {rsp_mux_001.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux_005.src1/rsp_mux_001.sink0} {qsys_mm.response};add_connection {rsp_demux_006.src0} {rsp_mux.sink6} {avalon_streaming};preview_set_connection_tag {rsp_demux_006.src0/rsp_mux.sink6} {qsys_mm.response};add_connection {rsp_demux_007.src0} {rsp_mux.sink7} {avalon_streaming};preview_set_connection_tag {rsp_demux_007.src0/rsp_mux.sink7} {qsys_mm.response};add_connection {rsp_demux_008.src0} {rsp_mux.sink8} {avalon_streaming};preview_set_connection_tag {rsp_demux_008.src0/rsp_mux.sink8} {qsys_mm.response};add_connection {rsp_demux_008.src1} {rsp_mux_001.sink1} {avalon_streaming};preview_set_connection_tag {rsp_demux_008.src1/rsp_mux_001.sink1} {qsys_mm.response};add_connection {rsp_demux_009.src0} {rsp_mux.sink9} {avalon_streaming};preview_set_connection_tag {rsp_demux_009.src0/rsp_mux.sink9} {qsys_mm.response};add_connection {cmd_mux_006.src} {dma_DDR_M_descriptor_slave_cmd_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {cmd_mux_006.src/dma_DDR_M_descriptor_slave_cmd_width_adapter.sink} {qsys_mm.command};add_connection {dma_DDR_M_descriptor_slave_cmd_width_adapter.src} {dma_DDR_M_descriptor_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {dma_DDR_M_descriptor_slave_cmd_width_adapter.src/dma_DDR_M_descriptor_slave_agent.cp} {qsys_mm.command};add_connection {router_008.src} {dma_DDR_M_descriptor_slave_rsp_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {router_008.src/dma_DDR_M_descriptor_slave_rsp_width_adapter.sink} {qsys_mm.response};add_connection {dma_DDR_M_descriptor_slave_rsp_width_adapter.src} {rsp_demux_006.sink} {avalon_streaming};preview_set_connection_tag {dma_DDR_M_descriptor_slave_rsp_width_adapter.src/rsp_demux_006.sink} {qsys_mm.response};add_connection {nios2_gen2_0_instruction_master_limiter.cmd_valid} {cmd_demux_001.sink_valid} {avalon_streaming};add_connection {nios2_gen2_0_reset_reset_bridge.out_reset} {nios2_gen2_0_data_master_translator.reset} {reset};add_connection {nios2_gen2_0_reset_reset_bridge.out_reset} {nios2_gen2_0_instruction_master_translator.reset} {reset};add_connection {nios2_gen2_0_reset_reset_bridge.out_reset} {nios2_gen2_0_debug_mem_slave_translator.reset} {reset};add_connection {nios2_gen2_0_reset_reset_bridge.out_reset} {nios2_gen2_0_data_master_agent.clk_reset} {reset};add_connection {nios2_gen2_0_reset_reset_bridge.out_reset} {nios2_gen2_0_instruction_master_agent.clk_reset} {reset};add_connection {nios2_gen2_0_reset_reset_bridge.out_reset} {nios2_gen2_0_debug_mem_slave_agent.clk_reset} {reset};add_connection {nios2_gen2_0_reset_reset_bridge.out_reset} {nios2_gen2_0_debug_mem_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {nios2_gen2_0_reset_reset_bridge.out_reset} {router.clk_reset} {reset};add_connection {nios2_gen2_0_reset_reset_bridge.out_reset} {router_001.clk_reset} {reset};add_connection {nios2_gen2_0_reset_reset_bridge.out_reset} {router_007.clk_reset} {reset};add_connection {nios2_gen2_0_reset_reset_bridge.out_reset} {nios2_gen2_0_instruction_master_limiter.clk_reset} {reset};add_connection {nios2_gen2_0_reset_reset_bridge.out_reset} {nios2_gen2_0_debug_mem_slave_burst_adapter.cr0_reset} {reset};add_connection {nios2_gen2_0_reset_reset_bridge.out_reset} {cmd_demux.clk_reset} {reset};add_connection {nios2_gen2_0_reset_reset_bridge.out_reset} {cmd_demux_001.clk_reset} {reset};add_connection {nios2_gen2_0_reset_reset_bridge.out_reset} {cmd_mux_005.clk_reset} {reset};add_connection {nios2_gen2_0_reset_reset_bridge.out_reset} {rsp_demux_005.clk_reset} {reset};add_connection {nios2_gen2_0_reset_reset_bridge.out_reset} {rsp_mux.clk_reset} {reset};add_connection {nios2_gen2_0_reset_reset_bridge.out_reset} {rsp_mux_001.clk_reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {jtag_uart_0_avalon_jtag_slave_translator.reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {Pattern_Generator_A_avalon_mm_registers_slave_translator.reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {Communication_Module_A_avalon_mm_registers_slave_translator.reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {sysid_qsys_control_slave_translator.reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {dma_DDR_M_csr_translator.reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {dma_DDR_M_descriptor_slave_translator.reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {clock_bridge_afi_50_s0_translator.reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {onchip_memory_s1_translator.reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {jtag_uart_0_avalon_jtag_slave_agent.clk_reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {Pattern_Generator_A_avalon_mm_registers_slave_agent.clk_reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {Pattern_Generator_A_avalon_mm_registers_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {Communication_Module_A_avalon_mm_registers_slave_agent.clk_reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {Communication_Module_A_avalon_mm_registers_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {sysid_qsys_control_slave_agent.clk_reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {sysid_qsys_control_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {dma_DDR_M_csr_agent.clk_reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {dma_DDR_M_csr_agent_rsp_fifo.clk_reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {dma_DDR_M_descriptor_slave_agent.clk_reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {dma_DDR_M_descriptor_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {dma_DDR_M_descriptor_slave_agent_rdata_fifo.clk_reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {clock_bridge_afi_50_s0_agent.clk_reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {clock_bridge_afi_50_s0_agent_rsp_fifo.clk_reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {onchip_memory_s1_agent.clk_reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {onchip_memory_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {router_002.clk_reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {router_003.clk_reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {router_004.clk_reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {router_005.clk_reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {router_006.clk_reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {router_008.clk_reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {router_009.clk_reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {router_010.clk_reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {onchip_memory_s1_burst_adapter.cr0_reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {cmd_mux.clk_reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {cmd_mux_001.clk_reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {cmd_mux_002.clk_reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {cmd_mux_003.clk_reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {cmd_mux_004.clk_reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {cmd_mux_006.clk_reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {cmd_mux_007.clk_reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {cmd_mux_008.clk_reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {rsp_demux.clk_reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {rsp_demux_001.clk_reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {rsp_demux_002.clk_reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {rsp_demux_003.clk_reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {rsp_demux_004.clk_reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {rsp_demux_006.clk_reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {rsp_demux_007.clk_reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {rsp_demux_008.clk_reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {dma_DDR_M_descriptor_slave_cmd_width_adapter.clk_reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {dma_DDR_M_descriptor_slave_rsp_width_adapter.clk_reset} {reset};add_connection {descriptor_memory_reset1_reset_bridge.out_reset} {descriptor_memory_s1_translator.reset} {reset};add_connection {descriptor_memory_reset1_reset_bridge.out_reset} {descriptor_memory_s1_agent.clk_reset} {reset};add_connection {descriptor_memory_reset1_reset_bridge.out_reset} {descriptor_memory_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {descriptor_memory_reset1_reset_bridge.out_reset} {router_011.clk_reset} {reset};add_connection {descriptor_memory_reset1_reset_bridge.out_reset} {cmd_mux_009.clk_reset} {reset};add_connection {descriptor_memory_reset1_reset_bridge.out_reset} {rsp_demux_009.clk_reset} {reset};add_connection {clk_100_clk_clock_bridge.out_clk} {nios2_gen2_0_data_master_translator.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {nios2_gen2_0_instruction_master_translator.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {jtag_uart_0_avalon_jtag_slave_translator.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {Pattern_Generator_A_avalon_mm_registers_slave_translator.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {Communication_Module_A_avalon_mm_registers_slave_translator.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {sysid_qsys_control_slave_translator.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {dma_DDR_M_csr_translator.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {nios2_gen2_0_debug_mem_slave_translator.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {dma_DDR_M_descriptor_slave_translator.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {clock_bridge_afi_50_s0_translator.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {onchip_memory_s1_translator.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {descriptor_memory_s1_translator.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {nios2_gen2_0_data_master_agent.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {nios2_gen2_0_instruction_master_agent.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {jtag_uart_0_avalon_jtag_slave_agent.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {Pattern_Generator_A_avalon_mm_registers_slave_agent.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {Pattern_Generator_A_avalon_mm_registers_slave_agent_rsp_fifo.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {Communication_Module_A_avalon_mm_registers_slave_agent.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {Communication_Module_A_avalon_mm_registers_slave_agent_rsp_fifo.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {sysid_qsys_control_slave_agent.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {sysid_qsys_control_slave_agent_rsp_fifo.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {dma_DDR_M_csr_agent.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {dma_DDR_M_csr_agent_rsp_fifo.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {nios2_gen2_0_debug_mem_slave_agent.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {nios2_gen2_0_debug_mem_slave_agent_rsp_fifo.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {dma_DDR_M_descriptor_slave_agent.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {dma_DDR_M_descriptor_slave_agent_rsp_fifo.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {dma_DDR_M_descriptor_slave_agent_rdata_fifo.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {clock_bridge_afi_50_s0_agent.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {clock_bridge_afi_50_s0_agent_rsp_fifo.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {onchip_memory_s1_agent.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {onchip_memory_s1_agent_rsp_fifo.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {descriptor_memory_s1_agent.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {descriptor_memory_s1_agent_rsp_fifo.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {router.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {router_001.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {router_002.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {router_003.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {router_004.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {router_005.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {router_006.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {router_007.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {router_008.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {router_009.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {router_010.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {router_011.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {nios2_gen2_0_instruction_master_limiter.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {nios2_gen2_0_debug_mem_slave_burst_adapter.cr0} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {onchip_memory_s1_burst_adapter.cr0} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {cmd_demux.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {rsp_mux.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {cmd_demux_001.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {rsp_mux_001.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {cmd_mux.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {rsp_demux.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {cmd_mux_001.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {rsp_demux_001.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {cmd_mux_002.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {rsp_demux_002.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {cmd_mux_003.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {rsp_demux_003.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {cmd_mux_004.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {rsp_demux_004.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {cmd_mux_005.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {rsp_demux_005.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {cmd_mux_006.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {rsp_demux_006.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {cmd_mux_007.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {rsp_demux_007.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {cmd_mux_008.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {rsp_demux_008.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {cmd_mux_009.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {rsp_demux_009.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {dma_DDR_M_descriptor_slave_cmd_width_adapter.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {dma_DDR_M_descriptor_slave_rsp_width_adapter.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {nios2_gen2_0_reset_reset_bridge.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {jtag_uart_0_reset_reset_bridge.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {descriptor_memory_reset1_reset_bridge.clk} {clock};add_interface {clk_100_clk} {clock} {slave};set_interface_property {clk_100_clk} {EXPORT_OF} {clk_100_clk_clock_bridge.in_clk};add_interface {descriptor_memory_reset1_reset_bridge_in_reset} {reset} {slave};set_interface_property {descriptor_memory_reset1_reset_bridge_in_reset} {EXPORT_OF} {descriptor_memory_reset1_reset_bridge.in_reset};add_interface {jtag_uart_0_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {jtag_uart_0_reset_reset_bridge_in_reset} {EXPORT_OF} {jtag_uart_0_reset_reset_bridge.in_reset};add_interface {nios2_gen2_0_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {nios2_gen2_0_reset_reset_bridge_in_reset} {EXPORT_OF} {nios2_gen2_0_reset_reset_bridge.in_reset};add_interface {nios2_gen2_0_data_master} {avalon} {slave};set_interface_property {nios2_gen2_0_data_master} {EXPORT_OF} {nios2_gen2_0_data_master_translator.avalon_anti_master_0};add_interface {nios2_gen2_0_instruction_master} {avalon} {slave};set_interface_property {nios2_gen2_0_instruction_master} {EXPORT_OF} {nios2_gen2_0_instruction_master_translator.avalon_anti_master_0};add_interface {clock_bridge_afi_50_s0} {avalon} {master};set_interface_property {clock_bridge_afi_50_s0} {EXPORT_OF} {clock_bridge_afi_50_s0_translator.avalon_anti_slave_0};add_interface {Communication_Module_A_avalon_mm_registers_slave} {avalon} {master};set_interface_property {Communication_Module_A_avalon_mm_registers_slave} {EXPORT_OF} {Communication_Module_A_avalon_mm_registers_slave_translator.avalon_anti_slave_0};add_interface {descriptor_memory_s1} {avalon} {master};set_interface_property {descriptor_memory_s1} {EXPORT_OF} {descriptor_memory_s1_translator.avalon_anti_slave_0};add_interface {dma_DDR_M_csr} {avalon} {master};set_interface_property {dma_DDR_M_csr} {EXPORT_OF} {dma_DDR_M_csr_translator.avalon_anti_slave_0};add_interface {dma_DDR_M_descriptor_slave} {avalon} {master};set_interface_property {dma_DDR_M_descriptor_slave} {EXPORT_OF} {dma_DDR_M_descriptor_slave_translator.avalon_anti_slave_0};add_interface {jtag_uart_0_avalon_jtag_slave} {avalon} {master};set_interface_property {jtag_uart_0_avalon_jtag_slave} {EXPORT_OF} {jtag_uart_0_avalon_jtag_slave_translator.avalon_anti_slave_0};add_interface {nios2_gen2_0_debug_mem_slave} {avalon} {master};set_interface_property {nios2_gen2_0_debug_mem_slave} {EXPORT_OF} {nios2_gen2_0_debug_mem_slave_translator.avalon_anti_slave_0};add_interface {onchip_memory_s1} {avalon} {master};set_interface_property {onchip_memory_s1} {EXPORT_OF} {onchip_memory_s1_translator.avalon_anti_slave_0};add_interface {Pattern_Generator_A_avalon_mm_registers_slave} {avalon} {master};set_interface_property {Pattern_Generator_A_avalon_mm_registers_slave} {EXPORT_OF} {Pattern_Generator_A_avalon_mm_registers_slave_translator.avalon_anti_slave_0};add_interface {sysid_qsys_control_slave} {avalon} {master};set_interface_property {sysid_qsys_control_slave} {EXPORT_OF} {sysid_qsys_control_slave_translator.avalon_anti_slave_0};set_module_assignment {interconnect_id.Communication_Module_A.avalon_mm_registers_slave} {0};set_module_assignment {interconnect_id.Pattern_Generator_A.avalon_mm_registers_slave} {1};set_module_assignment {interconnect_id.clock_bridge_afi_50.s0} {2};set_module_assignment {interconnect_id.descriptor_memory.s1} {3};set_module_assignment {interconnect_id.dma_DDR_M.csr} {4};set_module_assignment {interconnect_id.dma_DDR_M.descriptor_slave} {5};set_module_assignment {interconnect_id.jtag_uart_0.avalon_jtag_slave} {6};set_module_assignment {interconnect_id.nios2_gen2_0.data_master} {0};set_module_assignment {interconnect_id.nios2_gen2_0.debug_mem_slave} {7};set_module_assignment {interconnect_id.nios2_gen2_0.instruction_master} {1};set_module_assignment {interconnect_id.onchip_memory.s1} {8};set_module_assignment {interconnect_id.sysid_qsys.control_slave} {9};(altera_merlin_master_translator:16.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=25,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=1,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=64,AV_READLATENCY=0,AV_READ_WAIT=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_SETUP_WAIT=0,AV_SYMBOLS_PER_WORD=4,AV_WRITE_WAIT=0,SYNC_RESET=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=25,UAV_BURSTCOUNT_W=3,UAV_CONSTANT_BURST_BEHAVIOR=0,USE_ADDRESS=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_CLKEN=0,USE_DEBUGACCESS=1,USE_LOCK=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_master_translator:16.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=25,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=4,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=1,AV_DATA_HOLD=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=1,AV_MAX_PENDING_READ_TRANSACTIONS=64,AV_READLATENCY=0,AV_READ_WAIT=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_SETUP_WAIT=0,AV_SYMBOLS_PER_WORD=4,AV_WRITE_WAIT=0,SYNC_RESET=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=25,UAV_BURSTCOUNT_W=6,UAV_CONSTANT_BURST_BEHAVIOR=0,USE_ADDRESS=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=1,USE_BYTEENABLE=0,USE_CHIPSELECT=0,USE_CLKEN=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_WAITREQUEST=1,USE_WRITE=0,USE_WRITEDATA=0,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:16.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=1,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=1,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=100000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=25,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=1,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:16.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=8,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=100000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=25,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:16.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=8,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=100000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=25,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:16.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=1,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=100000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=25,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=0,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=0,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=0,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:16.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=3,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=1,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=100000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=25,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:16.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=9,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=1,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=100000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=25,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_DEBUGACCESS=1,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:16.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=1,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=32,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=256,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=32,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=100000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=25,UAV_BURSTCOUNT_W=6,UAV_BYTEENABLE_W=32,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=256,USE_ADDRESS=0,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=0,USE_READDATA=0,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:16.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=6,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=8,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=0,AV_READ_WAIT_CYCLES=0,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=100000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=25,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=1,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_DEBUGACCESS=1,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:16.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=18,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=1,AV_READ_WAIT=0,AV_READ_WAIT_CYCLES=0,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=100000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=25,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=1,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=0,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:16.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=9,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=1,AV_READ_WAIT=0,AV_READ_WAIT_CYCLES=0,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=100000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=25,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=1,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=0,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_master_agent:16.1:ADDR_MAP=&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;6&quot;
   name=&quot;jtag_uart_0_avalon_jtag_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000001202048&quot;
   end=&quot;0x00000000001202050&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;Pattern_Generator_A_avalon_mm_registers_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000001201c00&quot;
   end=&quot;0x00000000001202000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;Communication_Module_A_avalon_mm_registers_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000001201800&quot;
   end=&quot;0x00000000001201c00&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;9&quot;
   name=&quot;sysid_qsys_control_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000001202040&quot;
   end=&quot;0x00000000001202048&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;4&quot;
   name=&quot;dma_DDR_M_csr_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000001202020&quot;
   end=&quot;0x00000000001202040&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;7&quot;
   name=&quot;nios2_gen2_0_debug_mem_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000001201000&quot;
   end=&quot;0x00000000001201800&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;5&quot;
   name=&quot;dma_DDR_M_descriptor_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000001202000&quot;
   end=&quot;0x00000000001202020&quot;
   responds=&quot;0&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;2&quot;
   name=&quot;clock_bridge_afi_50_s0_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000000000040&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;8&quot;
   name=&quot;onchip_memory_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000001100000&quot;
   end=&quot;0x00000000001200000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;3&quot;
   name=&quot;descriptor_memory_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000001200800&quot;
   end=&quot;0x00000000001201000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
,AV_BURSTBOUNDARIES=1,AV_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,BURSTWRAP_VALUE=63,CACHE_VALUE=0,ID=0,MERLIN_PACKET_FORMAT=ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:74) byte_cnt(73:67) trans_exclusive(66) trans_lock(65) trans_read(64) trans_write(63) trans_posted(62) trans_compressed_read(61) addr(60:36) byteen(35:32) data(31:0),PKT_ADDR_H=60,PKT_ADDR_L=36,PKT_ADDR_SIDEBAND_H=85,PKT_ADDR_SIDEBAND_L=85,PKT_BEGIN_BURST=87,PKT_BURSTWRAP_H=79,PKT_BURSTWRAP_L=74,PKT_BURST_SIZE_H=82,PKT_BURST_SIZE_L=80,PKT_BURST_TYPE_H=84,PKT_BURST_TYPE_L=83,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=73,PKT_BYTE_CNT_L=67,PKT_CACHE_H=104,PKT_CACHE_L=101,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DATA_SIDEBAND_H=86,PKT_DATA_SIDEBAND_L=86,PKT_DEST_ID_H=96,PKT_DEST_ID_L=93,PKT_ORI_BURST_SIZE_H=109,PKT_ORI_BURST_SIZE_L=107,PKT_PROTECTION_H=100,PKT_PROTECTION_L=98,PKT_QOS_H=88,PKT_QOS_L=88,PKT_RESPONSE_STATUS_H=106,PKT_RESPONSE_STATUS_L=105,PKT_SRC_ID_H=92,PKT_SRC_ID_L=89,PKT_THREAD_ID_H=97,PKT_THREAD_ID_L=97,PKT_TRANS_COMPRESSED_READ=61,PKT_TRANS_EXCLUSIVE=66,PKT_TRANS_LOCK=65,PKT_TRANS_POSTED=62,PKT_TRANS_READ=64,PKT_TRANS_WRITE=63,SECURE_ACCESS_BIT=1,ST_CHANNEL_W=10,ST_DATA_W=110,SUPPRESS_0_BYTEEN_RSP=1,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_merlin_master_agent:16.1:ADDR_MAP=&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;8&quot;
   name=&quot;onchip_memory_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000001100000&quot;
   end=&quot;0x00000000001200000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;7&quot;
   name=&quot;nios2_gen2_0_debug_mem_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000001201000&quot;
   end=&quot;0x00000000001201800&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_W=6,AV_LINEWRAPBURSTS=1,BURSTWRAP_VALUE=31,CACHE_VALUE=0,ID=1,MERLIN_PACKET_FORMAT=ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:74) byte_cnt(73:67) trans_exclusive(66) trans_lock(65) trans_read(64) trans_write(63) trans_posted(62) trans_compressed_read(61) addr(60:36) byteen(35:32) data(31:0),PKT_ADDR_H=60,PKT_ADDR_L=36,PKT_ADDR_SIDEBAND_H=85,PKT_ADDR_SIDEBAND_L=85,PKT_BEGIN_BURST=87,PKT_BURSTWRAP_H=79,PKT_BURSTWRAP_L=74,PKT_BURST_SIZE_H=82,PKT_BURST_SIZE_L=80,PKT_BURST_TYPE_H=84,PKT_BURST_TYPE_L=83,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=73,PKT_BYTE_CNT_L=67,PKT_CACHE_H=104,PKT_CACHE_L=101,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DATA_SIDEBAND_H=86,PKT_DATA_SIDEBAND_L=86,PKT_DEST_ID_H=96,PKT_DEST_ID_L=93,PKT_ORI_BURST_SIZE_H=109,PKT_ORI_BURST_SIZE_L=107,PKT_PROTECTION_H=100,PKT_PROTECTION_L=98,PKT_QOS_H=88,PKT_QOS_L=88,PKT_RESPONSE_STATUS_H=106,PKT_RESPONSE_STATUS_L=105,PKT_SRC_ID_H=92,PKT_SRC_ID_L=89,PKT_THREAD_ID_H=97,PKT_THREAD_ID_L=97,PKT_TRANS_COMPRESSED_READ=61,PKT_TRANS_EXCLUSIVE=66,PKT_TRANS_LOCK=65,PKT_TRANS_POSTED=62,PKT_TRANS_READ=64,PKT_TRANS_WRITE=63,SECURE_ACCESS_BIT=1,ST_CHANNEL_W=10,ST_DATA_W=110,SUPPRESS_0_BYTEEN_RSP=1,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_merlin_slave_agent:16.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=6,MAX_BURSTWRAP=63,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:74) byte_cnt(73:67) trans_exclusive(66) trans_lock(65) trans_read(64) trans_write(63) trans_posted(62) trans_compressed_read(61) addr(60:36) byteen(35:32) data(31:0),PKT_ADDR_H=60,PKT_ADDR_L=36,PKT_BEGIN_BURST=87,PKT_BURSTWRAP_H=79,PKT_BURSTWRAP_L=74,PKT_BURST_SIZE_H=82,PKT_BURST_SIZE_L=80,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=73,PKT_BYTE_CNT_L=67,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=96,PKT_DEST_ID_L=93,PKT_ORI_BURST_SIZE_H=109,PKT_ORI_BURST_SIZE_L=107,PKT_PROTECTION_H=100,PKT_PROTECTION_L=98,PKT_RESPONSE_STATUS_H=106,PKT_RESPONSE_STATUS_L=105,PKT_SRC_ID_H=92,PKT_SRC_ID_L=89,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=61,PKT_TRANS_LOCK=65,PKT_TRANS_POSTED=62,PKT_TRANS_READ=64,PKT_TRANS_WRITE=63,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=10,ST_DATA_W=110,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:16.1:BITS_PER_SYMBOL=111,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:16.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=1,MAX_BURSTWRAP=63,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:74) byte_cnt(73:67) trans_exclusive(66) trans_lock(65) trans_read(64) trans_write(63) trans_posted(62) trans_compressed_read(61) addr(60:36) byteen(35:32) data(31:0),PKT_ADDR_H=60,PKT_ADDR_L=36,PKT_BEGIN_BURST=87,PKT_BURSTWRAP_H=79,PKT_BURSTWRAP_L=74,PKT_BURST_SIZE_H=82,PKT_BURST_SIZE_L=80,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=73,PKT_BYTE_CNT_L=67,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=96,PKT_DEST_ID_L=93,PKT_ORI_BURST_SIZE_H=109,PKT_ORI_BURST_SIZE_L=107,PKT_PROTECTION_H=100,PKT_PROTECTION_L=98,PKT_RESPONSE_STATUS_H=106,PKT_RESPONSE_STATUS_L=105,PKT_SRC_ID_H=92,PKT_SRC_ID_L=89,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=61,PKT_TRANS_LOCK=65,PKT_TRANS_POSTED=62,PKT_TRANS_READ=64,PKT_TRANS_WRITE=63,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=10,ST_DATA_W=110,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:16.1:BITS_PER_SYMBOL=111,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:16.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=0,MAX_BURSTWRAP=63,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:74) byte_cnt(73:67) trans_exclusive(66) trans_lock(65) trans_read(64) trans_write(63) trans_posted(62) trans_compressed_read(61) addr(60:36) byteen(35:32) data(31:0),PKT_ADDR_H=60,PKT_ADDR_L=36,PKT_BEGIN_BURST=87,PKT_BURSTWRAP_H=79,PKT_BURSTWRAP_L=74,PKT_BURST_SIZE_H=82,PKT_BURST_SIZE_L=80,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=73,PKT_BYTE_CNT_L=67,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=96,PKT_DEST_ID_L=93,PKT_ORI_BURST_SIZE_H=109,PKT_ORI_BURST_SIZE_L=107,PKT_PROTECTION_H=100,PKT_PROTECTION_L=98,PKT_RESPONSE_STATUS_H=106,PKT_RESPONSE_STATUS_L=105,PKT_SRC_ID_H=92,PKT_SRC_ID_L=89,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=61,PKT_TRANS_LOCK=65,PKT_TRANS_POSTED=62,PKT_TRANS_READ=64,PKT_TRANS_WRITE=63,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=10,ST_DATA_W=110,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:16.1:BITS_PER_SYMBOL=111,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:16.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=9,MAX_BURSTWRAP=63,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:74) byte_cnt(73:67) trans_exclusive(66) trans_lock(65) trans_read(64) trans_write(63) trans_posted(62) trans_compressed_read(61) addr(60:36) byteen(35:32) data(31:0),PKT_ADDR_H=60,PKT_ADDR_L=36,PKT_BEGIN_BURST=87,PKT_BURSTWRAP_H=79,PKT_BURSTWRAP_L=74,PKT_BURST_SIZE_H=82,PKT_BURST_SIZE_L=80,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=73,PKT_BYTE_CNT_L=67,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=96,PKT_DEST_ID_L=93,PKT_ORI_BURST_SIZE_H=109,PKT_ORI_BURST_SIZE_L=107,PKT_PROTECTION_H=100,PKT_PROTECTION_L=98,PKT_RESPONSE_STATUS_H=106,PKT_RESPONSE_STATUS_L=105,PKT_SRC_ID_H=92,PKT_SRC_ID_L=89,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=61,PKT_TRANS_LOCK=65,PKT_TRANS_POSTED=62,PKT_TRANS_READ=64,PKT_TRANS_WRITE=63,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=10,ST_DATA_W=110,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:16.1:BITS_PER_SYMBOL=111,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:16.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=4,MAX_BURSTWRAP=63,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:74) byte_cnt(73:67) trans_exclusive(66) trans_lock(65) trans_read(64) trans_write(63) trans_posted(62) trans_compressed_read(61) addr(60:36) byteen(35:32) data(31:0),PKT_ADDR_H=60,PKT_ADDR_L=36,PKT_BEGIN_BURST=87,PKT_BURSTWRAP_H=79,PKT_BURSTWRAP_L=74,PKT_BURST_SIZE_H=82,PKT_BURST_SIZE_L=80,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=73,PKT_BYTE_CNT_L=67,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=96,PKT_DEST_ID_L=93,PKT_ORI_BURST_SIZE_H=109,PKT_ORI_BURST_SIZE_L=107,PKT_PROTECTION_H=100,PKT_PROTECTION_L=98,PKT_RESPONSE_STATUS_H=106,PKT_RESPONSE_STATUS_L=105,PKT_SRC_ID_H=92,PKT_SRC_ID_L=89,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=61,PKT_TRANS_LOCK=65,PKT_TRANS_POSTED=62,PKT_TRANS_READ=64,PKT_TRANS_WRITE=63,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=10,ST_DATA_W=110,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:16.1:BITS_PER_SYMBOL=111,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:16.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=7,MAX_BURSTWRAP=63,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:74) byte_cnt(73:67) trans_exclusive(66) trans_lock(65) trans_read(64) trans_write(63) trans_posted(62) trans_compressed_read(61) addr(60:36) byteen(35:32) data(31:0),PKT_ADDR_H=60,PKT_ADDR_L=36,PKT_BEGIN_BURST=87,PKT_BURSTWRAP_H=79,PKT_BURSTWRAP_L=74,PKT_BURST_SIZE_H=82,PKT_BURST_SIZE_L=80,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=73,PKT_BYTE_CNT_L=67,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=96,PKT_DEST_ID_L=93,PKT_ORI_BURST_SIZE_H=109,PKT_ORI_BURST_SIZE_L=107,PKT_PROTECTION_H=100,PKT_PROTECTION_L=98,PKT_RESPONSE_STATUS_H=106,PKT_RESPONSE_STATUS_L=105,PKT_SRC_ID_H=92,PKT_SRC_ID_L=89,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=61,PKT_TRANS_LOCK=65,PKT_TRANS_POSTED=62,PKT_TRANS_READ=64,PKT_TRANS_WRITE=63,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=10,ST_DATA_W=110,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:16.1:BITS_PER_SYMBOL=111,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:16.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=6,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=5,MAX_BURSTWRAP=63,MAX_BYTE_CNT=32,MERLIN_PACKET_FORMAT=ori_burst_size(361:359) response_status(358:357) cache(356:353) protection(352:350) thread_id(349) dest_id(348:345) src_id(344:341) qos(340) begin_burst(339) data_sideband(338) addr_sideband(337) burst_type(336:335) burst_size(334:332) burstwrap(331:326) byte_cnt(325:319) trans_exclusive(318) trans_lock(317) trans_read(316) trans_write(315) trans_posted(314) trans_compressed_read(313) addr(312:288) byteen(287:256) data(255:0),PKT_ADDR_H=312,PKT_ADDR_L=288,PKT_BEGIN_BURST=339,PKT_BURSTWRAP_H=331,PKT_BURSTWRAP_L=326,PKT_BURST_SIZE_H=334,PKT_BURST_SIZE_L=332,PKT_BYTEEN_H=287,PKT_BYTEEN_L=256,PKT_BYTE_CNT_H=325,PKT_BYTE_CNT_L=319,PKT_DATA_H=255,PKT_DATA_L=0,PKT_DEST_ID_H=348,PKT_DEST_ID_L=345,PKT_ORI_BURST_SIZE_H=361,PKT_ORI_BURST_SIZE_L=359,PKT_PROTECTION_H=352,PKT_PROTECTION_L=350,PKT_RESPONSE_STATUS_H=358,PKT_RESPONSE_STATUS_L=357,PKT_SRC_ID_H=344,PKT_SRC_ID_L=341,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=313,PKT_TRANS_LOCK=317,PKT_TRANS_POSTED=314,PKT_TRANS_READ=316,PKT_TRANS_WRITE=315,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=10,ST_DATA_W=362,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:16.1:BITS_PER_SYMBOL=363,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_avalon_sc_fifo:16.1:BITS_PER_SYMBOL=258,CHANNEL_WIDTH=0,EMPTY_LATENCY=0,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=0,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:16.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=2,MAX_BURSTWRAP=63,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:74) byte_cnt(73:67) trans_exclusive(66) trans_lock(65) trans_read(64) trans_write(63) trans_posted(62) trans_compressed_read(61) addr(60:36) byteen(35:32) data(31:0),PKT_ADDR_H=60,PKT_ADDR_L=36,PKT_BEGIN_BURST=87,PKT_BURSTWRAP_H=79,PKT_BURSTWRAP_L=74,PKT_BURST_SIZE_H=82,PKT_BURST_SIZE_L=80,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=73,PKT_BYTE_CNT_L=67,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=96,PKT_DEST_ID_L=93,PKT_ORI_BURST_SIZE_H=109,PKT_ORI_BURST_SIZE_L=107,PKT_PROTECTION_H=100,PKT_PROTECTION_L=98,PKT_RESPONSE_STATUS_H=106,PKT_RESPONSE_STATUS_L=105,PKT_SRC_ID_H=92,PKT_SRC_ID_L=89,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=61,PKT_TRANS_LOCK=65,PKT_TRANS_POSTED=62,PKT_TRANS_READ=64,PKT_TRANS_WRITE=63,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=10,ST_DATA_W=110,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:16.1:BITS_PER_SYMBOL=111,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=9,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:16.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=8,MAX_BURSTWRAP=63,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:74) byte_cnt(73:67) trans_exclusive(66) trans_lock(65) trans_read(64) trans_write(63) trans_posted(62) trans_compressed_read(61) addr(60:36) byteen(35:32) data(31:0),PKT_ADDR_H=60,PKT_ADDR_L=36,PKT_BEGIN_BURST=87,PKT_BURSTWRAP_H=79,PKT_BURSTWRAP_L=74,PKT_BURST_SIZE_H=82,PKT_BURST_SIZE_L=80,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=73,PKT_BYTE_CNT_L=67,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=96,PKT_DEST_ID_L=93,PKT_ORI_BURST_SIZE_H=109,PKT_ORI_BURST_SIZE_L=107,PKT_PROTECTION_H=100,PKT_PROTECTION_L=98,PKT_RESPONSE_STATUS_H=106,PKT_RESPONSE_STATUS_L=105,PKT_SRC_ID_H=92,PKT_SRC_ID_L=89,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=61,PKT_TRANS_LOCK=65,PKT_TRANS_POSTED=62,PKT_TRANS_READ=64,PKT_TRANS_WRITE=63,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=10,ST_DATA_W=110,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:16.1:BITS_PER_SYMBOL=111,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:16.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=3,MAX_BURSTWRAP=63,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:74) byte_cnt(73:67) trans_exclusive(66) trans_lock(65) trans_read(64) trans_write(63) trans_posted(62) trans_compressed_read(61) addr(60:36) byteen(35:32) data(31:0),PKT_ADDR_H=60,PKT_ADDR_L=36,PKT_BEGIN_BURST=87,PKT_BURSTWRAP_H=79,PKT_BURSTWRAP_L=74,PKT_BURST_SIZE_H=82,PKT_BURST_SIZE_L=80,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=73,PKT_BYTE_CNT_L=67,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=96,PKT_DEST_ID_L=93,PKT_ORI_BURST_SIZE_H=109,PKT_ORI_BURST_SIZE_L=107,PKT_PROTECTION_H=100,PKT_PROTECTION_L=98,PKT_RESPONSE_STATUS_H=106,PKT_RESPONSE_STATUS_L=105,PKT_SRC_ID_H=92,PKT_SRC_ID_L=89,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=61,PKT_TRANS_LOCK=65,PKT_TRANS_POSTED=62,PKT_TRANS_READ=64,PKT_TRANS_WRITE=63,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=10,ST_DATA_W=110,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:16.1:BITS_PER_SYMBOL=111,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_router:16.1:CHANNEL_ID=0010000000,0100000000,1000000000,0000100000,0000000100,0000000010,0001000000,0000010000,0000001000,0000000001,DECODER_TYPE=0,DEFAULT_CHANNEL=8,DEFAULT_DESTID=8,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=2,8,3,7,0,1,5,4,9,6,END_ADDRESS=0x40,0x1200000,0x1201000,0x1201800,0x1201c00,0x1202000,0x1202020,0x1202040,0x1202048,0x1202050,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:74) byte_cnt(73:67) trans_exclusive(66) trans_lock(65) trans_read(64) trans_write(63) trans_posted(62) trans_compressed_read(61) addr(60:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,1,1,1,1,1,1,1,1,PKT_ADDR_H=60,PKT_ADDR_L=36,PKT_DEST_ID_H=96,PKT_DEST_ID_L=93,PKT_PROTECTION_H=100,PKT_PROTECTION_L=98,PKT_TRANS_READ=64,PKT_TRANS_WRITE=63,SECURED_RANGE_LIST=0,0,0,0,0,0,0,0,0,0,SECURED_RANGE_PAIRS=0,0,0,0,0,0,0,0,0,0,SLAVES_INFO=2:0010000000:0x0:0x40:both:1:0:0:1,8:0100000000:0x1100000:0x1200000:both:1:0:0:1,3:1000000000:0x1200800:0x1201000:both:1:0:0:1,7:0000100000:0x1201000:0x1201800:both:1:0:0:1,0:0000000100:0x1201800:0x1201c00:both:1:0:0:1,1:0000000010:0x1201c00:0x1202000:both:1:0:0:1,5:0001000000:0x1202000:0x1202020:write:1:0:0:1,4:0000010000:0x1202020:0x1202040:both:1:0:0:1,9:0000001000:0x1202040:0x1202048:read:1:0:0:1,6:0000000001:0x1202048:0x1202050:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x1100000,0x1200800,0x1201000,0x1201800,0x1201c00,0x1202000,0x1202020,0x1202040,0x1202048,ST_CHANNEL_W=10,ST_DATA_W=110,TYPE_OF_TRANSACTION=both,both,both,both,both,both,write,both,read,both)(altera_merlin_router:16.1:CHANNEL_ID=10,01,DECODER_TYPE=0,DEFAULT_CHANNEL=1,DEFAULT_DESTID=8,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=8,7,END_ADDRESS=0x1200000,0x1201800,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:74) byte_cnt(73:67) trans_exclusive(66) trans_lock(65) trans_read(64) trans_write(63) trans_posted(62) trans_compressed_read(61) addr(60:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,PKT_ADDR_H=60,PKT_ADDR_L=36,PKT_DEST_ID_H=96,PKT_DEST_ID_L=93,PKT_PROTECTION_H=100,PKT_PROTECTION_L=98,PKT_TRANS_READ=64,PKT_TRANS_WRITE=63,SECURED_RANGE_LIST=0,0,SECURED_RANGE_PAIRS=0,0,SLAVES_INFO=8:10:0x1100000:0x1200000:both:1:0:0:1,7:01:0x1201000:0x1201800:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x1100000,0x1201000,ST_CHANNEL_W=10,ST_DATA_W=110,TYPE_OF_TRANSACTION=both,both)(altera_merlin_router:16.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:74) byte_cnt(73:67) trans_exclusive(66) trans_lock(65) trans_read(64) trans_write(63) trans_posted(62) trans_compressed_read(61) addr(60:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=60,PKT_ADDR_L=36,PKT_DEST_ID_H=96,PKT_DEST_ID_L=93,PKT_PROTECTION_H=100,PKT_PROTECTION_L=98,PKT_TRANS_READ=64,PKT_TRANS_WRITE=63,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=10,ST_DATA_W=110,TYPE_OF_TRANSACTION=both)(altera_merlin_router:16.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:74) byte_cnt(73:67) trans_exclusive(66) trans_lock(65) trans_read(64) trans_write(63) trans_posted(62) trans_compressed_read(61) addr(60:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=60,PKT_ADDR_L=36,PKT_DEST_ID_H=96,PKT_DEST_ID_L=93,PKT_PROTECTION_H=100,PKT_PROTECTION_L=98,PKT_TRANS_READ=64,PKT_TRANS_WRITE=63,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=10,ST_DATA_W=110,TYPE_OF_TRANSACTION=both)(altera_merlin_router:16.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:74) byte_cnt(73:67) trans_exclusive(66) trans_lock(65) trans_read(64) trans_write(63) trans_posted(62) trans_compressed_read(61) addr(60:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=60,PKT_ADDR_L=36,PKT_DEST_ID_H=96,PKT_DEST_ID_L=93,PKT_PROTECTION_H=100,PKT_PROTECTION_L=98,PKT_TRANS_READ=64,PKT_TRANS_WRITE=63,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=10,ST_DATA_W=110,TYPE_OF_TRANSACTION=both)(altera_merlin_router:16.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:74) byte_cnt(73:67) trans_exclusive(66) trans_lock(65) trans_read(64) trans_write(63) trans_posted(62) trans_compressed_read(61) addr(60:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=60,PKT_ADDR_L=36,PKT_DEST_ID_H=96,PKT_DEST_ID_L=93,PKT_PROTECTION_H=100,PKT_PROTECTION_L=98,PKT_TRANS_READ=64,PKT_TRANS_WRITE=63,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=10,ST_DATA_W=110,TYPE_OF_TRANSACTION=both)(altera_merlin_router:16.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:74) byte_cnt(73:67) trans_exclusive(66) trans_lock(65) trans_read(64) trans_write(63) trans_posted(62) trans_compressed_read(61) addr(60:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=60,PKT_ADDR_L=36,PKT_DEST_ID_H=96,PKT_DEST_ID_L=93,PKT_PROTECTION_H=100,PKT_PROTECTION_L=98,PKT_TRANS_READ=64,PKT_TRANS_WRITE=63,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=10,ST_DATA_W=110,TYPE_OF_TRANSACTION=both)(altera_merlin_router:16.1:CHANNEL_ID=01,10,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,1,END_ADDRESS=0x0,0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:74) byte_cnt(73:67) trans_exclusive(66) trans_lock(65) trans_read(64) trans_write(63) trans_posted(62) trans_compressed_read(61) addr(60:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,PKT_ADDR_H=60,PKT_ADDR_L=36,PKT_DEST_ID_H=96,PKT_DEST_ID_L=93,PKT_PROTECTION_H=100,PKT_PROTECTION_L=98,PKT_TRANS_READ=64,PKT_TRANS_WRITE=63,SECURED_RANGE_LIST=0,0,SECURED_RANGE_PAIRS=0,0,SLAVES_INFO=0:01:0x0:0x0:both:1:0:0:1,1:10:0x0:0x0:read:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x0,ST_CHANNEL_W=10,ST_DATA_W=110,TYPE_OF_TRANSACTION=both,read)(altera_merlin_router:16.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(361:359) response_status(358:357) cache(356:353) protection(352:350) thread_id(349) dest_id(348:345) src_id(344:341) qos(340) begin_burst(339) data_sideband(338) addr_sideband(337) burst_type(336:335) burst_size(334:332) burstwrap(331:326) byte_cnt(325:319) trans_exclusive(318) trans_lock(317) trans_read(316) trans_write(315) trans_posted(314) trans_compressed_read(313) addr(312:288) byteen(287:256) data(255:0),NON_SECURED_TAG=1,PKT_ADDR_H=312,PKT_ADDR_L=288,PKT_DEST_ID_H=348,PKT_DEST_ID_L=345,PKT_PROTECTION_H=352,PKT_PROTECTION_L=350,PKT_TRANS_READ=316,PKT_TRANS_WRITE=315,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=10,ST_DATA_W=362,TYPE_OF_TRANSACTION=both)(altera_merlin_router:16.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:74) byte_cnt(73:67) trans_exclusive(66) trans_lock(65) trans_read(64) trans_write(63) trans_posted(62) trans_compressed_read(61) addr(60:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=60,PKT_ADDR_L=36,PKT_DEST_ID_H=96,PKT_DEST_ID_L=93,PKT_PROTECTION_H=100,PKT_PROTECTION_L=98,PKT_TRANS_READ=64,PKT_TRANS_WRITE=63,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=10,ST_DATA_W=110,TYPE_OF_TRANSACTION=both)(altera_merlin_router:16.1:CHANNEL_ID=01,10,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,1,END_ADDRESS=0x0,0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:74) byte_cnt(73:67) trans_exclusive(66) trans_lock(65) trans_read(64) trans_write(63) trans_posted(62) trans_compressed_read(61) addr(60:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,PKT_ADDR_H=60,PKT_ADDR_L=36,PKT_DEST_ID_H=96,PKT_DEST_ID_L=93,PKT_PROTECTION_H=100,PKT_PROTECTION_L=98,PKT_TRANS_READ=64,PKT_TRANS_WRITE=63,SECURED_RANGE_LIST=0,0,SECURED_RANGE_PAIRS=0,0,SLAVES_INFO=0:01:0x0:0x0:both:1:0:0:1,1:10:0x0:0x0:read:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x0,ST_CHANNEL_W=10,ST_DATA_W=110,TYPE_OF_TRANSACTION=both,read)(altera_merlin_router:16.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:74) byte_cnt(73:67) trans_exclusive(66) trans_lock(65) trans_read(64) trans_write(63) trans_posted(62) trans_compressed_read(61) addr(60:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=60,PKT_ADDR_L=36,PKT_DEST_ID_H=96,PKT_DEST_ID_L=93,PKT_PROTECTION_H=100,PKT_PROTECTION_L=98,PKT_TRANS_READ=64,PKT_TRANS_WRITE=63,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=10,ST_DATA_W=110,TYPE_OF_TRANSACTION=both)(altera_merlin_traffic_limiter:16.1:ENFORCE_ORDER=1,MAX_BURST_LENGTH=8,MAX_OUTSTANDING_RESPONSES=3,MERLIN_PACKET_FORMAT=ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:74) byte_cnt(73:67) trans_exclusive(66) trans_lock(65) trans_read(64) trans_write(63) trans_posted(62) trans_compressed_read(61) addr(60:36) byteen(35:32) data(31:0),PIPELINED=0,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=73,PKT_BYTE_CNT_L=67,PKT_DEST_ID_H=96,PKT_DEST_ID_L=93,PKT_SRC_ID_H=92,PKT_SRC_ID_L=89,PKT_THREAD_ID_H=97,PKT_THREAD_ID_L=97,PKT_TRANS_POSTED=62,PKT_TRANS_WRITE=63,PREVENT_HAZARDS=0,REORDER=0,ST_CHANNEL_W=10,ST_DATA_W=110,SUPPORTS_NONPOSTED_WRITES=0,SUPPORTS_POSTED_WRITES=1,VALID_WIDTH=10)(altera_merlin_burst_adapter:16.1:ADAPTER_VERSION=13.1,BURSTWRAP_CONST_MASK=31,BURSTWRAP_CONST_VALUE=31,BYTEENABLE_SYNTHESIS=1,COMPRESSED_READ_SUPPORT=1,INCOMPLETE_WRAP_SUPPORT=0,IN_NARROW_SIZE=0,MERLIN_PACKET_FORMAT=ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:74) byte_cnt(73:67) trans_exclusive(66) trans_lock(65) trans_read(64) trans_write(63) trans_posted(62) trans_compressed_read(61) addr(60:36) byteen(35:32) data(31:0),NO_WRAP_SUPPORT=0,OUT_BURSTWRAP_H=79,OUT_BYTE_CNT_H=69,OUT_COMPLETE_WRAP=0,OUT_FIXED=0,OUT_NARROW_SIZE=0,PIPE_INPUTS=0,PKT_ADDR_H=60,PKT_ADDR_L=36,PKT_BEGIN_BURST=87,PKT_BURSTWRAP_H=79,PKT_BURSTWRAP_L=74,PKT_BURST_SIZE_H=82,PKT_BURST_SIZE_L=80,PKT_BURST_TYPE_H=84,PKT_BURST_TYPE_L=83,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=73,PKT_BYTE_CNT_L=67,PKT_TRANS_COMPRESSED_READ=61,PKT_TRANS_READ=64,PKT_TRANS_WRITE=63,ST_CHANNEL_W=10,ST_DATA_W=110)(altera_merlin_burst_adapter:16.1:ADAPTER_VERSION=13.1,BURSTWRAP_CONST_MASK=31,BURSTWRAP_CONST_VALUE=31,BYTEENABLE_SYNTHESIS=1,COMPRESSED_READ_SUPPORT=1,INCOMPLETE_WRAP_SUPPORT=0,IN_NARROW_SIZE=0,MERLIN_PACKET_FORMAT=ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:74) byte_cnt(73:67) trans_exclusive(66) trans_lock(65) trans_read(64) trans_write(63) trans_posted(62) trans_compressed_read(61) addr(60:36) byteen(35:32) data(31:0),NO_WRAP_SUPPORT=0,OUT_BURSTWRAP_H=79,OUT_BYTE_CNT_H=69,OUT_COMPLETE_WRAP=0,OUT_FIXED=0,OUT_NARROW_SIZE=0,PIPE_INPUTS=0,PKT_ADDR_H=60,PKT_ADDR_L=36,PKT_BEGIN_BURST=87,PKT_BURSTWRAP_H=79,PKT_BURSTWRAP_L=74,PKT_BURST_SIZE_H=82,PKT_BURST_SIZE_L=80,PKT_BURST_TYPE_H=84,PKT_BURST_TYPE_L=83,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=73,PKT_BYTE_CNT_L=67,PKT_TRANS_COMPRESSED_READ=61,PKT_TRANS_READ=64,PKT_TRANS_WRITE=63,ST_CHANNEL_W=10,ST_DATA_W=110)(altera_merlin_demultiplexer:16.1:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=Stratix IV,MERLIN_PACKET_FORMAT=ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:74) byte_cnt(73:67) trans_exclusive(66) trans_lock(65) trans_read(64) trans_write(63) trans_posted(62) trans_compressed_read(61) addr(60:36) byteen(35:32) data(31:0),NUM_OUTPUTS=10,ST_CHANNEL_W=10,ST_DATA_W=110,VALID_WIDTH=1)(altera_merlin_demultiplexer:16.1:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=Stratix IV,MERLIN_PACKET_FORMAT=ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:74) byte_cnt(73:67) trans_exclusive(66) trans_lock(65) trans_read(64) trans_write(63) trans_posted(62) trans_compressed_read(61) addr(60:36) byteen(35:32) data(31:0),NUM_OUTPUTS=2,ST_CHANNEL_W=10,ST_DATA_W=110,VALID_WIDTH=10)(altera_merlin_multiplexer:16.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:74) byte_cnt(73:67) trans_exclusive(66) trans_lock(65) trans_read(64) trans_write(63) trans_posted(62) trans_compressed_read(61) addr(60:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=65,ST_CHANNEL_W=10,ST_DATA_W=110,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:16.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:74) byte_cnt(73:67) trans_exclusive(66) trans_lock(65) trans_read(64) trans_write(63) trans_posted(62) trans_compressed_read(61) addr(60:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=65,ST_CHANNEL_W=10,ST_DATA_W=110,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:16.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:74) byte_cnt(73:67) trans_exclusive(66) trans_lock(65) trans_read(64) trans_write(63) trans_posted(62) trans_compressed_read(61) addr(60:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=65,ST_CHANNEL_W=10,ST_DATA_W=110,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:16.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:74) byte_cnt(73:67) trans_exclusive(66) trans_lock(65) trans_read(64) trans_write(63) trans_posted(62) trans_compressed_read(61) addr(60:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=65,ST_CHANNEL_W=10,ST_DATA_W=110,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:16.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:74) byte_cnt(73:67) trans_exclusive(66) trans_lock(65) trans_read(64) trans_write(63) trans_posted(62) trans_compressed_read(61) addr(60:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=65,ST_CHANNEL_W=10,ST_DATA_W=110,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:16.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,1,MERLIN_PACKET_FORMAT=ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:74) byte_cnt(73:67) trans_exclusive(66) trans_lock(65) trans_read(64) trans_write(63) trans_posted(62) trans_compressed_read(61) addr(60:36) byteen(35:32) data(31:0),NUM_INPUTS=2,PIPELINE_ARB=1,PKT_TRANS_LOCK=65,ST_CHANNEL_W=10,ST_DATA_W=110,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:16.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:74) byte_cnt(73:67) trans_exclusive(66) trans_lock(65) trans_read(64) trans_write(63) trans_posted(62) trans_compressed_read(61) addr(60:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=65,ST_CHANNEL_W=10,ST_DATA_W=110,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:16.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:74) byte_cnt(73:67) trans_exclusive(66) trans_lock(65) trans_read(64) trans_write(63) trans_posted(62) trans_compressed_read(61) addr(60:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=65,ST_CHANNEL_W=10,ST_DATA_W=110,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:16.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,1,MERLIN_PACKET_FORMAT=ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:74) byte_cnt(73:67) trans_exclusive(66) trans_lock(65) trans_read(64) trans_write(63) trans_posted(62) trans_compressed_read(61) addr(60:36) byteen(35:32) data(31:0),NUM_INPUTS=2,PIPELINE_ARB=1,PKT_TRANS_LOCK=65,ST_CHANNEL_W=10,ST_DATA_W=110,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:16.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:74) byte_cnt(73:67) trans_exclusive(66) trans_lock(65) trans_read(64) trans_write(63) trans_posted(62) trans_compressed_read(61) addr(60:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=65,ST_CHANNEL_W=10,ST_DATA_W=110,USE_EXTERNAL_ARB=0)(altera_merlin_demultiplexer:16.1:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=Stratix IV,MERLIN_PACKET_FORMAT=ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:74) byte_cnt(73:67) trans_exclusive(66) trans_lock(65) trans_read(64) trans_write(63) trans_posted(62) trans_compressed_read(61) addr(60:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=10,ST_DATA_W=110,VALID_WIDTH=1)(altera_merlin_demultiplexer:16.1:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=Stratix IV,MERLIN_PACKET_FORMAT=ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:74) byte_cnt(73:67) trans_exclusive(66) trans_lock(65) trans_read(64) trans_write(63) trans_posted(62) trans_compressed_read(61) addr(60:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=10,ST_DATA_W=110,VALID_WIDTH=1)(altera_merlin_demultiplexer:16.1:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=Stratix IV,MERLIN_PACKET_FORMAT=ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:74) byte_cnt(73:67) trans_exclusive(66) trans_lock(65) trans_read(64) trans_write(63) trans_posted(62) trans_compressed_read(61) addr(60:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=10,ST_DATA_W=110,VALID_WIDTH=1)(altera_merlin_demultiplexer:16.1:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=Stratix IV,MERLIN_PACKET_FORMAT=ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:74) byte_cnt(73:67) trans_exclusive(66) trans_lock(65) trans_read(64) trans_write(63) trans_posted(62) trans_compressed_read(61) addr(60:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=10,ST_DATA_W=110,VALID_WIDTH=1)(altera_merlin_demultiplexer:16.1:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=Stratix IV,MERLIN_PACKET_FORMAT=ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:74) byte_cnt(73:67) trans_exclusive(66) trans_lock(65) trans_read(64) trans_write(63) trans_posted(62) trans_compressed_read(61) addr(60:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=10,ST_DATA_W=110,VALID_WIDTH=1)(altera_merlin_demultiplexer:16.1:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=Stratix IV,MERLIN_PACKET_FORMAT=ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:74) byte_cnt(73:67) trans_exclusive(66) trans_lock(65) trans_read(64) trans_write(63) trans_posted(62) trans_compressed_read(61) addr(60:36) byteen(35:32) data(31:0),NUM_OUTPUTS=2,ST_CHANNEL_W=10,ST_DATA_W=110,VALID_WIDTH=1)(altera_merlin_demultiplexer:16.1:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=Stratix IV,MERLIN_PACKET_FORMAT=ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:74) byte_cnt(73:67) trans_exclusive(66) trans_lock(65) trans_read(64) trans_write(63) trans_posted(62) trans_compressed_read(61) addr(60:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=10,ST_DATA_W=110,VALID_WIDTH=1)(altera_merlin_demultiplexer:16.1:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=Stratix IV,MERLIN_PACKET_FORMAT=ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:74) byte_cnt(73:67) trans_exclusive(66) trans_lock(65) trans_read(64) trans_write(63) trans_posted(62) trans_compressed_read(61) addr(60:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=10,ST_DATA_W=110,VALID_WIDTH=1)(altera_merlin_demultiplexer:16.1:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=Stratix IV,MERLIN_PACKET_FORMAT=ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:74) byte_cnt(73:67) trans_exclusive(66) trans_lock(65) trans_read(64) trans_write(63) trans_posted(62) trans_compressed_read(61) addr(60:36) byteen(35:32) data(31:0),NUM_OUTPUTS=2,ST_CHANNEL_W=10,ST_DATA_W=110,VALID_WIDTH=1)(altera_merlin_demultiplexer:16.1:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=Stratix IV,MERLIN_PACKET_FORMAT=ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:74) byte_cnt(73:67) trans_exclusive(66) trans_lock(65) trans_read(64) trans_write(63) trans_posted(62) trans_compressed_read(61) addr(60:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=10,ST_DATA_W=110,VALID_WIDTH=1)(altera_merlin_multiplexer:16.1:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,1,1,1,1,1,1,1,1,1,MERLIN_PACKET_FORMAT=ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:74) byte_cnt(73:67) trans_exclusive(66) trans_lock(65) trans_read(64) trans_write(63) trans_posted(62) trans_compressed_read(61) addr(60:36) byteen(35:32) data(31:0),NUM_INPUTS=10,PIPELINE_ARB=0,PKT_TRANS_LOCK=65,ST_CHANNEL_W=10,ST_DATA_W=110,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:16.1:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,1,MERLIN_PACKET_FORMAT=ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:74) byte_cnt(73:67) trans_exclusive(66) trans_lock(65) trans_read(64) trans_write(63) trans_posted(62) trans_compressed_read(61) addr(60:36) byteen(35:32) data(31:0),NUM_INPUTS=2,PIPELINE_ARB=0,PKT_TRANS_LOCK=65,ST_CHANNEL_W=10,ST_DATA_W=110,USE_EXTERNAL_ARB=0)(altera_merlin_width_adapter:16.1:COMMAND_SIZE_W=3,CONSTANT_BURST_SIZE=1,ENABLE_ADDRESS_ALIGNMENT=0,IN_MERLIN_PACKET_FORMAT=ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:74) byte_cnt(73:67) trans_exclusive(66) trans_lock(65) trans_read(64) trans_write(63) trans_posted(62) trans_compressed_read(61) addr(60:36) byteen(35:32) data(31:0),IN_PKT_ADDR_H=60,IN_PKT_ADDR_L=36,IN_PKT_BURSTWRAP_H=79,IN_PKT_BURSTWRAP_L=74,IN_PKT_BURST_SIZE_H=82,IN_PKT_BURST_SIZE_L=80,IN_PKT_BURST_TYPE_H=84,IN_PKT_BURST_TYPE_L=83,IN_PKT_BYTEEN_H=35,IN_PKT_BYTEEN_L=32,IN_PKT_BYTE_CNT_H=73,IN_PKT_BYTE_CNT_L=67,IN_PKT_DATA_H=31,IN_PKT_DATA_L=0,IN_PKT_ORI_BURST_SIZE_H=109,IN_PKT_ORI_BURST_SIZE_L=107,IN_PKT_RESPONSE_STATUS_H=106,IN_PKT_RESPONSE_STATUS_L=105,IN_PKT_TRANS_COMPRESSED_READ=61,IN_PKT_TRANS_EXCLUSIVE=66,IN_PKT_TRANS_WRITE=63,IN_ST_DATA_W=110,OPTIMIZE_FOR_RSP=0,OUT_MERLIN_PACKET_FORMAT=ori_burst_size(361:359) response_status(358:357) cache(356:353) protection(352:350) thread_id(349) dest_id(348:345) src_id(344:341) qos(340) begin_burst(339) data_sideband(338) addr_sideband(337) burst_type(336:335) burst_size(334:332) burstwrap(331:326) byte_cnt(325:319) trans_exclusive(318) trans_lock(317) trans_read(316) trans_write(315) trans_posted(314) trans_compressed_read(313) addr(312:288) byteen(287:256) data(255:0),OUT_PKT_ADDR_H=312,OUT_PKT_ADDR_L=288,OUT_PKT_BURST_SIZE_H=334,OUT_PKT_BURST_SIZE_L=332,OUT_PKT_BURST_TYPE_H=336,OUT_PKT_BURST_TYPE_L=335,OUT_PKT_BYTEEN_H=287,OUT_PKT_BYTEEN_L=256,OUT_PKT_BYTE_CNT_H=325,OUT_PKT_BYTE_CNT_L=319,OUT_PKT_DATA_H=255,OUT_PKT_DATA_L=0,OUT_PKT_ORI_BURST_SIZE_H=361,OUT_PKT_ORI_BURST_SIZE_L=359,OUT_PKT_RESPONSE_STATUS_H=358,OUT_PKT_RESPONSE_STATUS_L=357,OUT_PKT_TRANS_COMPRESSED_READ=313,OUT_PKT_TRANS_EXCLUSIVE=318,OUT_ST_DATA_W=362,PACKING=1,RESPONSE_PATH=0,ST_CHANNEL_W=10)(altera_merlin_width_adapter:16.1:COMMAND_SIZE_W=3,CONSTANT_BURST_SIZE=1,ENABLE_ADDRESS_ALIGNMENT=0,IN_MERLIN_PACKET_FORMAT=ori_burst_size(361:359) response_status(358:357) cache(356:353) protection(352:350) thread_id(349) dest_id(348:345) src_id(344:341) qos(340) begin_burst(339) data_sideband(338) addr_sideband(337) burst_type(336:335) burst_size(334:332) burstwrap(331:326) byte_cnt(325:319) trans_exclusive(318) trans_lock(317) trans_read(316) trans_write(315) trans_posted(314) trans_compressed_read(313) addr(312:288) byteen(287:256) data(255:0),IN_PKT_ADDR_H=312,IN_PKT_ADDR_L=288,IN_PKT_BURSTWRAP_H=331,IN_PKT_BURSTWRAP_L=326,IN_PKT_BURST_SIZE_H=334,IN_PKT_BURST_SIZE_L=332,IN_PKT_BURST_TYPE_H=336,IN_PKT_BURST_TYPE_L=335,IN_PKT_BYTEEN_H=287,IN_PKT_BYTEEN_L=256,IN_PKT_BYTE_CNT_H=325,IN_PKT_BYTE_CNT_L=319,IN_PKT_DATA_H=255,IN_PKT_DATA_L=0,IN_PKT_ORI_BURST_SIZE_H=361,IN_PKT_ORI_BURST_SIZE_L=359,IN_PKT_RESPONSE_STATUS_H=358,IN_PKT_RESPONSE_STATUS_L=357,IN_PKT_TRANS_COMPRESSED_READ=313,IN_PKT_TRANS_EXCLUSIVE=318,IN_PKT_TRANS_WRITE=315,IN_ST_DATA_W=362,OPTIMIZE_FOR_RSP=1,OUT_MERLIN_PACKET_FORMAT=ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:74) byte_cnt(73:67) trans_exclusive(66) trans_lock(65) trans_read(64) trans_write(63) trans_posted(62) trans_compressed_read(61) addr(60:36) byteen(35:32) data(31:0),OUT_PKT_ADDR_H=60,OUT_PKT_ADDR_L=36,OUT_PKT_BURST_SIZE_H=82,OUT_PKT_BURST_SIZE_L=80,OUT_PKT_BURST_TYPE_H=84,OUT_PKT_BURST_TYPE_L=83,OUT_PKT_BYTEEN_H=35,OUT_PKT_BYTEEN_L=32,OUT_PKT_BYTE_CNT_H=73,OUT_PKT_BYTE_CNT_L=67,OUT_PKT_DATA_H=31,OUT_PKT_DATA_L=0,OUT_PKT_ORI_BURST_SIZE_H=109,OUT_PKT_ORI_BURST_SIZE_L=107,OUT_PKT_RESPONSE_STATUS_H=106,OUT_PKT_RESPONSE_STATUS_L=105,OUT_PKT_TRANS_COMPRESSED_READ=61,OUT_PKT_TRANS_EXCLUSIVE=66,OUT_ST_DATA_W=110,PACKING=1,RESPONSE_PATH=1,ST_CHANNEL_W=10)(altera_reset_bridge:16.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=100000000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(altera_reset_bridge:16.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=100000000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(altera_reset_bridge:16.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=100000000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(altera_clock_bridge:16.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=100000000,NUM_CLOCK_OUTPUTS=1)(avalon:16.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:16.1:)(avalon:16.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon:16.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon:16.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon:16.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon:16.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon:16.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon:16.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon:16.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon:16.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon:16.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon:16.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)"
   instancePathKey="MebX_Qsys_Project_Burst:.:mm_interconnect_0"
   kind="altera_mm_interconnect"
   version="16.1"
   name="MebX_Qsys_Project_Burst_mm_interconnect_0">
  <parameter name="AUTO_DEVICE" value="EP4SGX230KF40C2" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Stratix IV" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="" />
  <parameter
     name="COMPOSE_CONTENTS"
     value="add_instance {nios2_gen2_0_data_master_translator} {altera_merlin_master_translator};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {AV_ADDRESS_W} {25};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {AV_DATA_W} {32};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {UAV_ADDRESS_W} {25};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {AV_READLATENCY} {0};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {USE_READDATA} {1};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {USE_READ} {1};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {USE_WRITE} {1};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {USE_ADDRESS} {1};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {USE_DEBUGACCESS} {1};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {USE_CLKEN} {0};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {USE_LOCK} {0};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {AV_BURSTBOUNDARIES} {1};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {SYNC_RESET} {0};add_instance {nios2_gen2_0_instruction_master_translator} {altera_merlin_master_translator};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {AV_ADDRESS_W} {25};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {AV_DATA_W} {32};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {AV_BURSTCOUNT_W} {4};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {UAV_ADDRESS_W} {25};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {UAV_BURSTCOUNT_W} {6};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {AV_READLATENCY} {0};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {USE_READDATA} {1};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {USE_WRITEDATA} {0};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {USE_READ} {1};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {USE_WRITE} {0};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {USE_ADDRESS} {1};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {USE_CLKEN} {0};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {USE_LOCK} {0};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {AV_CONSTANT_BURST_BEHAVIOR} {1};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {AV_LINEWRAPBURSTS} {1};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {SYNC_RESET} {0};add_instance {jtag_uart_0_avalon_jtag_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_ADDRESS_W} {1};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_DATA_W} {32};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {UAV_DATA_W} {32};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {UAV_ADDRESS_W} {25};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_READLATENCY} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {USE_READDATA} {1};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {USE_READ} {1};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {USE_WRITE} {1};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {USE_ADDRESS} {1};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {Pattern_Generator_A_avalon_mm_registers_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_registers_slave_translator} {AV_ADDRESS_W} {8};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_registers_slave_translator} {AV_DATA_W} {32};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_registers_slave_translator} {UAV_DATA_W} {32};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_registers_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_registers_slave_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_registers_slave_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_registers_slave_translator} {UAV_ADDRESS_W} {25};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_registers_slave_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_registers_slave_translator} {AV_READLATENCY} {0};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_registers_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_registers_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_registers_slave_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_registers_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_registers_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_registers_slave_translator} {USE_READDATA} {1};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_registers_slave_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_registers_slave_translator} {USE_READ} {1};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_registers_slave_translator} {USE_WRITE} {1};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_registers_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_registers_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_registers_slave_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_registers_slave_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_registers_slave_translator} {USE_ADDRESS} {1};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_registers_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_registers_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_registers_slave_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_registers_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_registers_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_registers_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_registers_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_registers_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_registers_slave_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_registers_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_registers_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_registers_slave_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_registers_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_registers_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_registers_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_registers_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_registers_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_registers_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_registers_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_registers_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_registers_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_registers_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_registers_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_registers_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_registers_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_registers_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_registers_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_registers_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_registers_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_registers_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {Communication_Module_A_avalon_mm_registers_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {Communication_Module_A_avalon_mm_registers_slave_translator} {AV_ADDRESS_W} {8};set_instance_parameter_value {Communication_Module_A_avalon_mm_registers_slave_translator} {AV_DATA_W} {32};set_instance_parameter_value {Communication_Module_A_avalon_mm_registers_slave_translator} {UAV_DATA_W} {32};set_instance_parameter_value {Communication_Module_A_avalon_mm_registers_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {Communication_Module_A_avalon_mm_registers_slave_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {Communication_Module_A_avalon_mm_registers_slave_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {Communication_Module_A_avalon_mm_registers_slave_translator} {UAV_ADDRESS_W} {25};set_instance_parameter_value {Communication_Module_A_avalon_mm_registers_slave_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {Communication_Module_A_avalon_mm_registers_slave_translator} {AV_READLATENCY} {0};set_instance_parameter_value {Communication_Module_A_avalon_mm_registers_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {Communication_Module_A_avalon_mm_registers_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {Communication_Module_A_avalon_mm_registers_slave_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {Communication_Module_A_avalon_mm_registers_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {Communication_Module_A_avalon_mm_registers_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {Communication_Module_A_avalon_mm_registers_slave_translator} {USE_READDATA} {1};set_instance_parameter_value {Communication_Module_A_avalon_mm_registers_slave_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {Communication_Module_A_avalon_mm_registers_slave_translator} {USE_READ} {1};set_instance_parameter_value {Communication_Module_A_avalon_mm_registers_slave_translator} {USE_WRITE} {1};set_instance_parameter_value {Communication_Module_A_avalon_mm_registers_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {Communication_Module_A_avalon_mm_registers_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {Communication_Module_A_avalon_mm_registers_slave_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {Communication_Module_A_avalon_mm_registers_slave_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {Communication_Module_A_avalon_mm_registers_slave_translator} {USE_ADDRESS} {1};set_instance_parameter_value {Communication_Module_A_avalon_mm_registers_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {Communication_Module_A_avalon_mm_registers_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {Communication_Module_A_avalon_mm_registers_slave_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {Communication_Module_A_avalon_mm_registers_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {Communication_Module_A_avalon_mm_registers_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {Communication_Module_A_avalon_mm_registers_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {Communication_Module_A_avalon_mm_registers_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {Communication_Module_A_avalon_mm_registers_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {Communication_Module_A_avalon_mm_registers_slave_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {Communication_Module_A_avalon_mm_registers_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {Communication_Module_A_avalon_mm_registers_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {Communication_Module_A_avalon_mm_registers_slave_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {Communication_Module_A_avalon_mm_registers_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {Communication_Module_A_avalon_mm_registers_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {Communication_Module_A_avalon_mm_registers_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {Communication_Module_A_avalon_mm_registers_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {Communication_Module_A_avalon_mm_registers_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {Communication_Module_A_avalon_mm_registers_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {Communication_Module_A_avalon_mm_registers_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {Communication_Module_A_avalon_mm_registers_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {Communication_Module_A_avalon_mm_registers_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {Communication_Module_A_avalon_mm_registers_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {Communication_Module_A_avalon_mm_registers_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {Communication_Module_A_avalon_mm_registers_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {Communication_Module_A_avalon_mm_registers_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {Communication_Module_A_avalon_mm_registers_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {Communication_Module_A_avalon_mm_registers_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {Communication_Module_A_avalon_mm_registers_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {Communication_Module_A_avalon_mm_registers_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {Communication_Module_A_avalon_mm_registers_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {sysid_qsys_control_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {sysid_qsys_control_slave_translator} {AV_ADDRESS_W} {1};set_instance_parameter_value {sysid_qsys_control_slave_translator} {AV_DATA_W} {32};set_instance_parameter_value {sysid_qsys_control_slave_translator} {UAV_DATA_W} {32};set_instance_parameter_value {sysid_qsys_control_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {sysid_qsys_control_slave_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {sysid_qsys_control_slave_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {sysid_qsys_control_slave_translator} {UAV_ADDRESS_W} {25};set_instance_parameter_value {sysid_qsys_control_slave_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {sysid_qsys_control_slave_translator} {AV_READLATENCY} {0};set_instance_parameter_value {sysid_qsys_control_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {sysid_qsys_control_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {sysid_qsys_control_slave_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {sysid_qsys_control_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {sysid_qsys_control_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {sysid_qsys_control_slave_translator} {USE_READDATA} {1};set_instance_parameter_value {sysid_qsys_control_slave_translator} {USE_WRITEDATA} {0};set_instance_parameter_value {sysid_qsys_control_slave_translator} {USE_READ} {0};set_instance_parameter_value {sysid_qsys_control_slave_translator} {USE_WRITE} {0};set_instance_parameter_value {sysid_qsys_control_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {sysid_qsys_control_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {sysid_qsys_control_slave_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {sysid_qsys_control_slave_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {sysid_qsys_control_slave_translator} {USE_ADDRESS} {1};set_instance_parameter_value {sysid_qsys_control_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {sysid_qsys_control_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {sysid_qsys_control_slave_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {sysid_qsys_control_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {sysid_qsys_control_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {sysid_qsys_control_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {sysid_qsys_control_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {sysid_qsys_control_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {sysid_qsys_control_slave_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {sysid_qsys_control_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {sysid_qsys_control_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {sysid_qsys_control_slave_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {sysid_qsys_control_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {sysid_qsys_control_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {sysid_qsys_control_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sysid_qsys_control_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sysid_qsys_control_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {sysid_qsys_control_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {sysid_qsys_control_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {sysid_qsys_control_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {sysid_qsys_control_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {sysid_qsys_control_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {sysid_qsys_control_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {sysid_qsys_control_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {sysid_qsys_control_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {sysid_qsys_control_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {sysid_qsys_control_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {sysid_qsys_control_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {sysid_qsys_control_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {sysid_qsys_control_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {dma_DDR_M_csr_translator} {altera_merlin_slave_translator};set_instance_parameter_value {dma_DDR_M_csr_translator} {AV_ADDRESS_W} {3};set_instance_parameter_value {dma_DDR_M_csr_translator} {AV_DATA_W} {32};set_instance_parameter_value {dma_DDR_M_csr_translator} {UAV_DATA_W} {32};set_instance_parameter_value {dma_DDR_M_csr_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {dma_DDR_M_csr_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {dma_DDR_M_csr_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {dma_DDR_M_csr_translator} {UAV_ADDRESS_W} {25};set_instance_parameter_value {dma_DDR_M_csr_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {dma_DDR_M_csr_translator} {AV_READLATENCY} {1};set_instance_parameter_value {dma_DDR_M_csr_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {dma_DDR_M_csr_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {dma_DDR_M_csr_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {dma_DDR_M_csr_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {dma_DDR_M_csr_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {dma_DDR_M_csr_translator} {USE_READDATA} {1};set_instance_parameter_value {dma_DDR_M_csr_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {dma_DDR_M_csr_translator} {USE_READ} {1};set_instance_parameter_value {dma_DDR_M_csr_translator} {USE_WRITE} {1};set_instance_parameter_value {dma_DDR_M_csr_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {dma_DDR_M_csr_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {dma_DDR_M_csr_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {dma_DDR_M_csr_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {dma_DDR_M_csr_translator} {USE_ADDRESS} {1};set_instance_parameter_value {dma_DDR_M_csr_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {dma_DDR_M_csr_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {dma_DDR_M_csr_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {dma_DDR_M_csr_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {dma_DDR_M_csr_translator} {USE_LOCK} {0};set_instance_parameter_value {dma_DDR_M_csr_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {dma_DDR_M_csr_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {dma_DDR_M_csr_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {dma_DDR_M_csr_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {dma_DDR_M_csr_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {dma_DDR_M_csr_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {dma_DDR_M_csr_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {dma_DDR_M_csr_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {dma_DDR_M_csr_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {dma_DDR_M_csr_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {dma_DDR_M_csr_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {dma_DDR_M_csr_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {dma_DDR_M_csr_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {dma_DDR_M_csr_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {dma_DDR_M_csr_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {dma_DDR_M_csr_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {dma_DDR_M_csr_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {dma_DDR_M_csr_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {dma_DDR_M_csr_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {dma_DDR_M_csr_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {dma_DDR_M_csr_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {dma_DDR_M_csr_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {dma_DDR_M_csr_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {dma_DDR_M_csr_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {dma_DDR_M_csr_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {nios2_gen2_0_debug_mem_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {AV_ADDRESS_W} {9};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {AV_DATA_W} {32};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {UAV_DATA_W} {32};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {UAV_ADDRESS_W} {25};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {AV_READLATENCY} {0};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {USE_READDATA} {1};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {USE_READ} {1};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {USE_WRITE} {1};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {USE_ADDRESS} {1};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {USE_DEBUGACCESS} {1};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {1};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {dma_DDR_M_descriptor_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {dma_DDR_M_descriptor_slave_translator} {AV_ADDRESS_W} {1};set_instance_parameter_value {dma_DDR_M_descriptor_slave_translator} {AV_DATA_W} {256};set_instance_parameter_value {dma_DDR_M_descriptor_slave_translator} {UAV_DATA_W} {256};set_instance_parameter_value {dma_DDR_M_descriptor_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {dma_DDR_M_descriptor_slave_translator} {AV_BYTEENABLE_W} {32};set_instance_parameter_value {dma_DDR_M_descriptor_slave_translator} {UAV_BYTEENABLE_W} {32};set_instance_parameter_value {dma_DDR_M_descriptor_slave_translator} {UAV_ADDRESS_W} {25};set_instance_parameter_value {dma_DDR_M_descriptor_slave_translator} {UAV_BURSTCOUNT_W} {6};set_instance_parameter_value {dma_DDR_M_descriptor_slave_translator} {AV_READLATENCY} {0};set_instance_parameter_value {dma_DDR_M_descriptor_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {dma_DDR_M_descriptor_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {dma_DDR_M_descriptor_slave_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {dma_DDR_M_descriptor_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {dma_DDR_M_descriptor_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {dma_DDR_M_descriptor_slave_translator} {USE_READDATA} {0};set_instance_parameter_value {dma_DDR_M_descriptor_slave_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {dma_DDR_M_descriptor_slave_translator} {USE_READ} {0};set_instance_parameter_value {dma_DDR_M_descriptor_slave_translator} {USE_WRITE} {1};set_instance_parameter_value {dma_DDR_M_descriptor_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {dma_DDR_M_descriptor_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {dma_DDR_M_descriptor_slave_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {dma_DDR_M_descriptor_slave_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {dma_DDR_M_descriptor_slave_translator} {USE_ADDRESS} {0};set_instance_parameter_value {dma_DDR_M_descriptor_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {dma_DDR_M_descriptor_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {dma_DDR_M_descriptor_slave_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {dma_DDR_M_descriptor_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {dma_DDR_M_descriptor_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {dma_DDR_M_descriptor_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {dma_DDR_M_descriptor_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {dma_DDR_M_descriptor_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {dma_DDR_M_descriptor_slave_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {dma_DDR_M_descriptor_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {dma_DDR_M_descriptor_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {dma_DDR_M_descriptor_slave_translator} {AV_SYMBOLS_PER_WORD} {32};set_instance_parameter_value {dma_DDR_M_descriptor_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {dma_DDR_M_descriptor_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {dma_DDR_M_descriptor_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {dma_DDR_M_descriptor_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {dma_DDR_M_descriptor_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {dma_DDR_M_descriptor_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {dma_DDR_M_descriptor_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {dma_DDR_M_descriptor_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {dma_DDR_M_descriptor_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {dma_DDR_M_descriptor_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {dma_DDR_M_descriptor_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {dma_DDR_M_descriptor_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {dma_DDR_M_descriptor_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {dma_DDR_M_descriptor_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {dma_DDR_M_descriptor_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {dma_DDR_M_descriptor_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {dma_DDR_M_descriptor_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {dma_DDR_M_descriptor_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {clock_bridge_afi_50_s0_translator} {altera_merlin_slave_translator};set_instance_parameter_value {clock_bridge_afi_50_s0_translator} {AV_ADDRESS_W} {6};set_instance_parameter_value {clock_bridge_afi_50_s0_translator} {AV_DATA_W} {32};set_instance_parameter_value {clock_bridge_afi_50_s0_translator} {UAV_DATA_W} {32};set_instance_parameter_value {clock_bridge_afi_50_s0_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {clock_bridge_afi_50_s0_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {clock_bridge_afi_50_s0_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {clock_bridge_afi_50_s0_translator} {UAV_ADDRESS_W} {25};set_instance_parameter_value {clock_bridge_afi_50_s0_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {clock_bridge_afi_50_s0_translator} {AV_READLATENCY} {0};set_instance_parameter_value {clock_bridge_afi_50_s0_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {clock_bridge_afi_50_s0_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {clock_bridge_afi_50_s0_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {clock_bridge_afi_50_s0_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {clock_bridge_afi_50_s0_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {clock_bridge_afi_50_s0_translator} {USE_READDATA} {1};set_instance_parameter_value {clock_bridge_afi_50_s0_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {clock_bridge_afi_50_s0_translator} {USE_READ} {1};set_instance_parameter_value {clock_bridge_afi_50_s0_translator} {USE_WRITE} {1};set_instance_parameter_value {clock_bridge_afi_50_s0_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {clock_bridge_afi_50_s0_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {clock_bridge_afi_50_s0_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {clock_bridge_afi_50_s0_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {clock_bridge_afi_50_s0_translator} {USE_ADDRESS} {1};set_instance_parameter_value {clock_bridge_afi_50_s0_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {clock_bridge_afi_50_s0_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {clock_bridge_afi_50_s0_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {clock_bridge_afi_50_s0_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {clock_bridge_afi_50_s0_translator} {USE_LOCK} {0};set_instance_parameter_value {clock_bridge_afi_50_s0_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {clock_bridge_afi_50_s0_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {clock_bridge_afi_50_s0_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {clock_bridge_afi_50_s0_translator} {USE_DEBUGACCESS} {1};set_instance_parameter_value {clock_bridge_afi_50_s0_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {clock_bridge_afi_50_s0_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {clock_bridge_afi_50_s0_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {clock_bridge_afi_50_s0_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {clock_bridge_afi_50_s0_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {clock_bridge_afi_50_s0_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {clock_bridge_afi_50_s0_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {clock_bridge_afi_50_s0_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {clock_bridge_afi_50_s0_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {clock_bridge_afi_50_s0_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {8};set_instance_parameter_value {clock_bridge_afi_50_s0_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {clock_bridge_afi_50_s0_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {clock_bridge_afi_50_s0_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {clock_bridge_afi_50_s0_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {clock_bridge_afi_50_s0_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {clock_bridge_afi_50_s0_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {clock_bridge_afi_50_s0_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {clock_bridge_afi_50_s0_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {clock_bridge_afi_50_s0_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {clock_bridge_afi_50_s0_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {clock_bridge_afi_50_s0_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {onchip_memory_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {onchip_memory_s1_translator} {AV_ADDRESS_W} {18};set_instance_parameter_value {onchip_memory_s1_translator} {AV_DATA_W} {32};set_instance_parameter_value {onchip_memory_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {onchip_memory_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {onchip_memory_s1_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {onchip_memory_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {onchip_memory_s1_translator} {UAV_ADDRESS_W} {25};set_instance_parameter_value {onchip_memory_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {onchip_memory_s1_translator} {AV_READLATENCY} {1};set_instance_parameter_value {onchip_memory_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {onchip_memory_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {onchip_memory_s1_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {onchip_memory_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {onchip_memory_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {onchip_memory_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {onchip_memory_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {onchip_memory_s1_translator} {USE_READ} {0};set_instance_parameter_value {onchip_memory_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {onchip_memory_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {onchip_memory_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {onchip_memory_s1_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {onchip_memory_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {onchip_memory_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {onchip_memory_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {onchip_memory_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {onchip_memory_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {onchip_memory_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {onchip_memory_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {onchip_memory_s1_translator} {USE_AV_CLKEN} {1};set_instance_parameter_value {onchip_memory_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {onchip_memory_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {onchip_memory_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {onchip_memory_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {onchip_memory_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {onchip_memory_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {onchip_memory_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {onchip_memory_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {onchip_memory_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {onchip_memory_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {onchip_memory_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {onchip_memory_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {onchip_memory_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {onchip_memory_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {onchip_memory_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {onchip_memory_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {onchip_memory_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {onchip_memory_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {onchip_memory_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {onchip_memory_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {onchip_memory_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {onchip_memory_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {onchip_memory_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {onchip_memory_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {descriptor_memory_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {descriptor_memory_s1_translator} {AV_ADDRESS_W} {9};set_instance_parameter_value {descriptor_memory_s1_translator} {AV_DATA_W} {32};set_instance_parameter_value {descriptor_memory_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {descriptor_memory_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {descriptor_memory_s1_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {descriptor_memory_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {descriptor_memory_s1_translator} {UAV_ADDRESS_W} {25};set_instance_parameter_value {descriptor_memory_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {descriptor_memory_s1_translator} {AV_READLATENCY} {1};set_instance_parameter_value {descriptor_memory_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {descriptor_memory_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {descriptor_memory_s1_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {descriptor_memory_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {descriptor_memory_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {descriptor_memory_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {descriptor_memory_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {descriptor_memory_s1_translator} {USE_READ} {0};set_instance_parameter_value {descriptor_memory_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {descriptor_memory_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {descriptor_memory_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {descriptor_memory_s1_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {descriptor_memory_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {descriptor_memory_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {descriptor_memory_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {descriptor_memory_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {descriptor_memory_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {descriptor_memory_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {descriptor_memory_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {descriptor_memory_s1_translator} {USE_AV_CLKEN} {1};set_instance_parameter_value {descriptor_memory_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {descriptor_memory_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {descriptor_memory_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {descriptor_memory_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {descriptor_memory_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {descriptor_memory_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {descriptor_memory_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {descriptor_memory_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {descriptor_memory_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {descriptor_memory_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {descriptor_memory_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {descriptor_memory_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {descriptor_memory_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {descriptor_memory_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {descriptor_memory_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {descriptor_memory_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {descriptor_memory_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {descriptor_memory_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {descriptor_memory_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {descriptor_memory_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {descriptor_memory_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {descriptor_memory_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {descriptor_memory_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {descriptor_memory_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {nios2_gen2_0_data_master_agent} {altera_merlin_master_agent};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {PKT_ORI_BURST_SIZE_H} {109};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {PKT_ORI_BURST_SIZE_L} {107};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {PKT_RESPONSE_STATUS_H} {106};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {PKT_RESPONSE_STATUS_L} {105};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {PKT_QOS_H} {88};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {PKT_QOS_L} {88};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {PKT_DATA_SIDEBAND_H} {86};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {PKT_DATA_SIDEBAND_L} {86};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {PKT_ADDR_SIDEBAND_H} {85};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {PKT_ADDR_SIDEBAND_L} {85};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {PKT_BURST_TYPE_H} {84};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {PKT_BURST_TYPE_L} {83};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {PKT_CACHE_H} {104};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {PKT_CACHE_L} {101};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {PKT_THREAD_ID_H} {97};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {PKT_THREAD_ID_L} {97};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {PKT_BURST_SIZE_H} {82};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {PKT_BURST_SIZE_L} {80};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {PKT_TRANS_EXCLUSIVE} {66};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {PKT_TRANS_LOCK} {65};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {PKT_BEGIN_BURST} {87};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {PKT_PROTECTION_H} {100};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {PKT_PROTECTION_L} {98};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {PKT_BURSTWRAP_H} {79};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {PKT_BURSTWRAP_L} {74};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {PKT_BYTE_CNT_H} {73};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {PKT_BYTE_CNT_L} {67};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {PKT_ADDR_H} {60};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {PKT_TRANS_COMPRESSED_READ} {61};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {PKT_TRANS_POSTED} {62};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {PKT_TRANS_WRITE} {63};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {PKT_TRANS_READ} {64};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {PKT_DATA_H} {31};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {PKT_DATA_L} {0};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {PKT_SRC_ID_H} {92};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {PKT_SRC_ID_L} {89};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {PKT_DEST_ID_H} {96};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {PKT_DEST_ID_L} {93};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {ST_DATA_W} {110};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {ST_CHANNEL_W} {10};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {AV_BURSTBOUNDARIES} {1};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:74) byte_cnt(73:67) trans_exclusive(66) trans_lock(65) trans_read(64) trans_write(63) trans_posted(62) trans_compressed_read(61) addr(60:36) byteen(35:32) data(31:0)};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;6&quot;
   name=&quot;jtag_uart_0_avalon_jtag_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000001202048&quot;
   end=&quot;0x00000000001202050&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;Pattern_Generator_A_avalon_mm_registers_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000001201c00&quot;
   end=&quot;0x00000000001202000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;Communication_Module_A_avalon_mm_registers_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000001201800&quot;
   end=&quot;0x00000000001201c00&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;9&quot;
   name=&quot;sysid_qsys_control_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000001202040&quot;
   end=&quot;0x00000000001202048&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;4&quot;
   name=&quot;dma_DDR_M_csr_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000001202020&quot;
   end=&quot;0x00000000001202040&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;7&quot;
   name=&quot;nios2_gen2_0_debug_mem_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000001201000&quot;
   end=&quot;0x00000000001201800&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;5&quot;
   name=&quot;dma_DDR_M_descriptor_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000001202000&quot;
   end=&quot;0x00000000001202020&quot;
   responds=&quot;0&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;2&quot;
   name=&quot;clock_bridge_afi_50_s0_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000000000040&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;8&quot;
   name=&quot;onchip_memory_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000001100000&quot;
   end=&quot;0x00000000001200000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;3&quot;
   name=&quot;descriptor_memory_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000001200800&quot;
   end=&quot;0x00000000001201000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {SUPPRESS_0_BYTEEN_RSP} {1};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {ID} {0};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {BURSTWRAP_VALUE} {63};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {CACHE_VALUE} {0};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {USE_WRITERESPONSE} {0};add_instance {nios2_gen2_0_instruction_master_agent} {altera_merlin_master_agent};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {PKT_ORI_BURST_SIZE_H} {109};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {PKT_ORI_BURST_SIZE_L} {107};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {PKT_RESPONSE_STATUS_H} {106};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {PKT_RESPONSE_STATUS_L} {105};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {PKT_QOS_H} {88};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {PKT_QOS_L} {88};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {PKT_DATA_SIDEBAND_H} {86};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {PKT_DATA_SIDEBAND_L} {86};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {PKT_ADDR_SIDEBAND_H} {85};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {PKT_ADDR_SIDEBAND_L} {85};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {PKT_BURST_TYPE_H} {84};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {PKT_BURST_TYPE_L} {83};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {PKT_CACHE_H} {104};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {PKT_CACHE_L} {101};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {PKT_THREAD_ID_H} {97};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {PKT_THREAD_ID_L} {97};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {PKT_BURST_SIZE_H} {82};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {PKT_BURST_SIZE_L} {80};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {PKT_TRANS_EXCLUSIVE} {66};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {PKT_TRANS_LOCK} {65};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {PKT_BEGIN_BURST} {87};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {PKT_PROTECTION_H} {100};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {PKT_PROTECTION_L} {98};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {PKT_BURSTWRAP_H} {79};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {PKT_BURSTWRAP_L} {74};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {PKT_BYTE_CNT_H} {73};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {PKT_BYTE_CNT_L} {67};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {PKT_ADDR_H} {60};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {PKT_TRANS_COMPRESSED_READ} {61};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {PKT_TRANS_POSTED} {62};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {PKT_TRANS_WRITE} {63};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {PKT_TRANS_READ} {64};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {PKT_DATA_H} {31};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {PKT_DATA_L} {0};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {PKT_SRC_ID_H} {92};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {PKT_SRC_ID_L} {89};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {PKT_DEST_ID_H} {96};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {PKT_DEST_ID_L} {93};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {ST_DATA_W} {110};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {ST_CHANNEL_W} {10};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {AV_BURSTCOUNT_W} {6};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {AV_LINEWRAPBURSTS} {1};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:74) byte_cnt(73:67) trans_exclusive(66) trans_lock(65) trans_read(64) trans_write(63) trans_posted(62) trans_compressed_read(61) addr(60:36) byteen(35:32) data(31:0)};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;8&quot;
   name=&quot;onchip_memory_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000001100000&quot;
   end=&quot;0x00000000001200000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;7&quot;
   name=&quot;nios2_gen2_0_debug_mem_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000001201000&quot;
   end=&quot;0x00000000001201800&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {SUPPRESS_0_BYTEEN_RSP} {1};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {ID} {1};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {BURSTWRAP_VALUE} {31};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {CACHE_VALUE} {0};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {USE_WRITERESPONSE} {0};add_instance {jtag_uart_0_avalon_jtag_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_ORI_BURST_SIZE_H} {109};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_ORI_BURST_SIZE_L} {107};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_RESPONSE_STATUS_H} {106};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_RESPONSE_STATUS_L} {105};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_BURST_SIZE_H} {82};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_BURST_SIZE_L} {80};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_TRANS_LOCK} {65};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_BEGIN_BURST} {87};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_PROTECTION_H} {100};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_PROTECTION_L} {98};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_BURSTWRAP_H} {79};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_BURSTWRAP_L} {74};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_BYTE_CNT_H} {73};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_BYTE_CNT_L} {67};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_ADDR_H} {60};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_TRANS_COMPRESSED_READ} {61};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_TRANS_POSTED} {62};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_TRANS_WRITE} {63};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_TRANS_READ} {64};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_DATA_H} {31};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_SRC_ID_H} {92};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_SRC_ID_L} {89};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_DEST_ID_H} {96};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_DEST_ID_L} {93};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {ST_CHANNEL_W} {10};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {ST_DATA_W} {110};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:74) byte_cnt(73:67) trans_exclusive(66) trans_lock(65) trans_read(64) trans_write(63) trans_posted(62) trans_compressed_read(61) addr(60:36) byteen(35:32) data(31:0)};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {MAX_BURSTWRAP} {63};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {ID} {6};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {ECC_ENABLE} {0};add_instance {jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {111};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {Pattern_Generator_A_avalon_mm_registers_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_registers_slave_agent} {PKT_ORI_BURST_SIZE_H} {109};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_registers_slave_agent} {PKT_ORI_BURST_SIZE_L} {107};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_registers_slave_agent} {PKT_RESPONSE_STATUS_H} {106};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_registers_slave_agent} {PKT_RESPONSE_STATUS_L} {105};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_registers_slave_agent} {PKT_BURST_SIZE_H} {82};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_registers_slave_agent} {PKT_BURST_SIZE_L} {80};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_registers_slave_agent} {PKT_TRANS_LOCK} {65};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_registers_slave_agent} {PKT_BEGIN_BURST} {87};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_registers_slave_agent} {PKT_PROTECTION_H} {100};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_registers_slave_agent} {PKT_PROTECTION_L} {98};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_registers_slave_agent} {PKT_BURSTWRAP_H} {79};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_registers_slave_agent} {PKT_BURSTWRAP_L} {74};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_registers_slave_agent} {PKT_BYTE_CNT_H} {73};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_registers_slave_agent} {PKT_BYTE_CNT_L} {67};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_registers_slave_agent} {PKT_ADDR_H} {60};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_registers_slave_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_registers_slave_agent} {PKT_TRANS_COMPRESSED_READ} {61};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_registers_slave_agent} {PKT_TRANS_POSTED} {62};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_registers_slave_agent} {PKT_TRANS_WRITE} {63};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_registers_slave_agent} {PKT_TRANS_READ} {64};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_registers_slave_agent} {PKT_DATA_H} {31};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_registers_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_registers_slave_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_registers_slave_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_registers_slave_agent} {PKT_SRC_ID_H} {92};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_registers_slave_agent} {PKT_SRC_ID_L} {89};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_registers_slave_agent} {PKT_DEST_ID_H} {96};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_registers_slave_agent} {PKT_DEST_ID_L} {93};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_registers_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_registers_slave_agent} {ST_CHANNEL_W} {10};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_registers_slave_agent} {ST_DATA_W} {110};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_registers_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_registers_slave_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_registers_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_registers_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:74) byte_cnt(73:67) trans_exclusive(66) trans_lock(65) trans_read(64) trans_write(63) trans_posted(62) trans_compressed_read(61) addr(60:36) byteen(35:32) data(31:0)};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_registers_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_registers_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_registers_slave_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_registers_slave_agent} {MAX_BURSTWRAP} {63};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_registers_slave_agent} {ID} {1};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_registers_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_registers_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_registers_slave_agent} {ECC_ENABLE} {0};add_instance {Pattern_Generator_A_avalon_mm_registers_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_registers_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_registers_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {111};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_registers_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_registers_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_registers_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_registers_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_registers_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_registers_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_registers_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_registers_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_registers_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_registers_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_registers_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_registers_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {Communication_Module_A_avalon_mm_registers_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {Communication_Module_A_avalon_mm_registers_slave_agent} {PKT_ORI_BURST_SIZE_H} {109};set_instance_parameter_value {Communication_Module_A_avalon_mm_registers_slave_agent} {PKT_ORI_BURST_SIZE_L} {107};set_instance_parameter_value {Communication_Module_A_avalon_mm_registers_slave_agent} {PKT_RESPONSE_STATUS_H} {106};set_instance_parameter_value {Communication_Module_A_avalon_mm_registers_slave_agent} {PKT_RESPONSE_STATUS_L} {105};set_instance_parameter_value {Communication_Module_A_avalon_mm_registers_slave_agent} {PKT_BURST_SIZE_H} {82};set_instance_parameter_value {Communication_Module_A_avalon_mm_registers_slave_agent} {PKT_BURST_SIZE_L} {80};set_instance_parameter_value {Communication_Module_A_avalon_mm_registers_slave_agent} {PKT_TRANS_LOCK} {65};set_instance_parameter_value {Communication_Module_A_avalon_mm_registers_slave_agent} {PKT_BEGIN_BURST} {87};set_instance_parameter_value {Communication_Module_A_avalon_mm_registers_slave_agent} {PKT_PROTECTION_H} {100};set_instance_parameter_value {Communication_Module_A_avalon_mm_registers_slave_agent} {PKT_PROTECTION_L} {98};set_instance_parameter_value {Communication_Module_A_avalon_mm_registers_slave_agent} {PKT_BURSTWRAP_H} {79};set_instance_parameter_value {Communication_Module_A_avalon_mm_registers_slave_agent} {PKT_BURSTWRAP_L} {74};set_instance_parameter_value {Communication_Module_A_avalon_mm_registers_slave_agent} {PKT_BYTE_CNT_H} {73};set_instance_parameter_value {Communication_Module_A_avalon_mm_registers_slave_agent} {PKT_BYTE_CNT_L} {67};set_instance_parameter_value {Communication_Module_A_avalon_mm_registers_slave_agent} {PKT_ADDR_H} {60};set_instance_parameter_value {Communication_Module_A_avalon_mm_registers_slave_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {Communication_Module_A_avalon_mm_registers_slave_agent} {PKT_TRANS_COMPRESSED_READ} {61};set_instance_parameter_value {Communication_Module_A_avalon_mm_registers_slave_agent} {PKT_TRANS_POSTED} {62};set_instance_parameter_value {Communication_Module_A_avalon_mm_registers_slave_agent} {PKT_TRANS_WRITE} {63};set_instance_parameter_value {Communication_Module_A_avalon_mm_registers_slave_agent} {PKT_TRANS_READ} {64};set_instance_parameter_value {Communication_Module_A_avalon_mm_registers_slave_agent} {PKT_DATA_H} {31};set_instance_parameter_value {Communication_Module_A_avalon_mm_registers_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {Communication_Module_A_avalon_mm_registers_slave_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {Communication_Module_A_avalon_mm_registers_slave_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {Communication_Module_A_avalon_mm_registers_slave_agent} {PKT_SRC_ID_H} {92};set_instance_parameter_value {Communication_Module_A_avalon_mm_registers_slave_agent} {PKT_SRC_ID_L} {89};set_instance_parameter_value {Communication_Module_A_avalon_mm_registers_slave_agent} {PKT_DEST_ID_H} {96};set_instance_parameter_value {Communication_Module_A_avalon_mm_registers_slave_agent} {PKT_DEST_ID_L} {93};set_instance_parameter_value {Communication_Module_A_avalon_mm_registers_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {Communication_Module_A_avalon_mm_registers_slave_agent} {ST_CHANNEL_W} {10};set_instance_parameter_value {Communication_Module_A_avalon_mm_registers_slave_agent} {ST_DATA_W} {110};set_instance_parameter_value {Communication_Module_A_avalon_mm_registers_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {Communication_Module_A_avalon_mm_registers_slave_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {Communication_Module_A_avalon_mm_registers_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {Communication_Module_A_avalon_mm_registers_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:74) byte_cnt(73:67) trans_exclusive(66) trans_lock(65) trans_read(64) trans_write(63) trans_posted(62) trans_compressed_read(61) addr(60:36) byteen(35:32) data(31:0)};set_instance_parameter_value {Communication_Module_A_avalon_mm_registers_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {Communication_Module_A_avalon_mm_registers_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {Communication_Module_A_avalon_mm_registers_slave_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {Communication_Module_A_avalon_mm_registers_slave_agent} {MAX_BURSTWRAP} {63};set_instance_parameter_value {Communication_Module_A_avalon_mm_registers_slave_agent} {ID} {0};set_instance_parameter_value {Communication_Module_A_avalon_mm_registers_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {Communication_Module_A_avalon_mm_registers_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {Communication_Module_A_avalon_mm_registers_slave_agent} {ECC_ENABLE} {0};add_instance {Communication_Module_A_avalon_mm_registers_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {Communication_Module_A_avalon_mm_registers_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {Communication_Module_A_avalon_mm_registers_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {111};set_instance_parameter_value {Communication_Module_A_avalon_mm_registers_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {Communication_Module_A_avalon_mm_registers_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {Communication_Module_A_avalon_mm_registers_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {Communication_Module_A_avalon_mm_registers_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {Communication_Module_A_avalon_mm_registers_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {Communication_Module_A_avalon_mm_registers_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {Communication_Module_A_avalon_mm_registers_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {Communication_Module_A_avalon_mm_registers_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {Communication_Module_A_avalon_mm_registers_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {Communication_Module_A_avalon_mm_registers_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {Communication_Module_A_avalon_mm_registers_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {Communication_Module_A_avalon_mm_registers_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {sysid_qsys_control_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {sysid_qsys_control_slave_agent} {PKT_ORI_BURST_SIZE_H} {109};set_instance_parameter_value {sysid_qsys_control_slave_agent} {PKT_ORI_BURST_SIZE_L} {107};set_instance_parameter_value {sysid_qsys_control_slave_agent} {PKT_RESPONSE_STATUS_H} {106};set_instance_parameter_value {sysid_qsys_control_slave_agent} {PKT_RESPONSE_STATUS_L} {105};set_instance_parameter_value {sysid_qsys_control_slave_agent} {PKT_BURST_SIZE_H} {82};set_instance_parameter_value {sysid_qsys_control_slave_agent} {PKT_BURST_SIZE_L} {80};set_instance_parameter_value {sysid_qsys_control_slave_agent} {PKT_TRANS_LOCK} {65};set_instance_parameter_value {sysid_qsys_control_slave_agent} {PKT_BEGIN_BURST} {87};set_instance_parameter_value {sysid_qsys_control_slave_agent} {PKT_PROTECTION_H} {100};set_instance_parameter_value {sysid_qsys_control_slave_agent} {PKT_PROTECTION_L} {98};set_instance_parameter_value {sysid_qsys_control_slave_agent} {PKT_BURSTWRAP_H} {79};set_instance_parameter_value {sysid_qsys_control_slave_agent} {PKT_BURSTWRAP_L} {74};set_instance_parameter_value {sysid_qsys_control_slave_agent} {PKT_BYTE_CNT_H} {73};set_instance_parameter_value {sysid_qsys_control_slave_agent} {PKT_BYTE_CNT_L} {67};set_instance_parameter_value {sysid_qsys_control_slave_agent} {PKT_ADDR_H} {60};set_instance_parameter_value {sysid_qsys_control_slave_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {sysid_qsys_control_slave_agent} {PKT_TRANS_COMPRESSED_READ} {61};set_instance_parameter_value {sysid_qsys_control_slave_agent} {PKT_TRANS_POSTED} {62};set_instance_parameter_value {sysid_qsys_control_slave_agent} {PKT_TRANS_WRITE} {63};set_instance_parameter_value {sysid_qsys_control_slave_agent} {PKT_TRANS_READ} {64};set_instance_parameter_value {sysid_qsys_control_slave_agent} {PKT_DATA_H} {31};set_instance_parameter_value {sysid_qsys_control_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {sysid_qsys_control_slave_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {sysid_qsys_control_slave_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {sysid_qsys_control_slave_agent} {PKT_SRC_ID_H} {92};set_instance_parameter_value {sysid_qsys_control_slave_agent} {PKT_SRC_ID_L} {89};set_instance_parameter_value {sysid_qsys_control_slave_agent} {PKT_DEST_ID_H} {96};set_instance_parameter_value {sysid_qsys_control_slave_agent} {PKT_DEST_ID_L} {93};set_instance_parameter_value {sysid_qsys_control_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {sysid_qsys_control_slave_agent} {ST_CHANNEL_W} {10};set_instance_parameter_value {sysid_qsys_control_slave_agent} {ST_DATA_W} {110};set_instance_parameter_value {sysid_qsys_control_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {sysid_qsys_control_slave_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {sysid_qsys_control_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {sysid_qsys_control_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:74) byte_cnt(73:67) trans_exclusive(66) trans_lock(65) trans_read(64) trans_write(63) trans_posted(62) trans_compressed_read(61) addr(60:36) byteen(35:32) data(31:0)};set_instance_parameter_value {sysid_qsys_control_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {sysid_qsys_control_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {sysid_qsys_control_slave_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {sysid_qsys_control_slave_agent} {MAX_BURSTWRAP} {63};set_instance_parameter_value {sysid_qsys_control_slave_agent} {ID} {9};set_instance_parameter_value {sysid_qsys_control_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {sysid_qsys_control_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {sysid_qsys_control_slave_agent} {ECC_ENABLE} {0};add_instance {sysid_qsys_control_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {sysid_qsys_control_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {sysid_qsys_control_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {111};set_instance_parameter_value {sysid_qsys_control_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {sysid_qsys_control_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {sysid_qsys_control_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {sysid_qsys_control_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {sysid_qsys_control_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {sysid_qsys_control_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {sysid_qsys_control_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {sysid_qsys_control_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {sysid_qsys_control_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {sysid_qsys_control_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {sysid_qsys_control_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {sysid_qsys_control_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {dma_DDR_M_csr_agent} {altera_merlin_slave_agent};set_instance_parameter_value {dma_DDR_M_csr_agent} {PKT_ORI_BURST_SIZE_H} {109};set_instance_parameter_value {dma_DDR_M_csr_agent} {PKT_ORI_BURST_SIZE_L} {107};set_instance_parameter_value {dma_DDR_M_csr_agent} {PKT_RESPONSE_STATUS_H} {106};set_instance_parameter_value {dma_DDR_M_csr_agent} {PKT_RESPONSE_STATUS_L} {105};set_instance_parameter_value {dma_DDR_M_csr_agent} {PKT_BURST_SIZE_H} {82};set_instance_parameter_value {dma_DDR_M_csr_agent} {PKT_BURST_SIZE_L} {80};set_instance_parameter_value {dma_DDR_M_csr_agent} {PKT_TRANS_LOCK} {65};set_instance_parameter_value {dma_DDR_M_csr_agent} {PKT_BEGIN_BURST} {87};set_instance_parameter_value {dma_DDR_M_csr_agent} {PKT_PROTECTION_H} {100};set_instance_parameter_value {dma_DDR_M_csr_agent} {PKT_PROTECTION_L} {98};set_instance_parameter_value {dma_DDR_M_csr_agent} {PKT_BURSTWRAP_H} {79};set_instance_parameter_value {dma_DDR_M_csr_agent} {PKT_BURSTWRAP_L} {74};set_instance_parameter_value {dma_DDR_M_csr_agent} {PKT_BYTE_CNT_H} {73};set_instance_parameter_value {dma_DDR_M_csr_agent} {PKT_BYTE_CNT_L} {67};set_instance_parameter_value {dma_DDR_M_csr_agent} {PKT_ADDR_H} {60};set_instance_parameter_value {dma_DDR_M_csr_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {dma_DDR_M_csr_agent} {PKT_TRANS_COMPRESSED_READ} {61};set_instance_parameter_value {dma_DDR_M_csr_agent} {PKT_TRANS_POSTED} {62};set_instance_parameter_value {dma_DDR_M_csr_agent} {PKT_TRANS_WRITE} {63};set_instance_parameter_value {dma_DDR_M_csr_agent} {PKT_TRANS_READ} {64};set_instance_parameter_value {dma_DDR_M_csr_agent} {PKT_DATA_H} {31};set_instance_parameter_value {dma_DDR_M_csr_agent} {PKT_DATA_L} {0};set_instance_parameter_value {dma_DDR_M_csr_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {dma_DDR_M_csr_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {dma_DDR_M_csr_agent} {PKT_SRC_ID_H} {92};set_instance_parameter_value {dma_DDR_M_csr_agent} {PKT_SRC_ID_L} {89};set_instance_parameter_value {dma_DDR_M_csr_agent} {PKT_DEST_ID_H} {96};set_instance_parameter_value {dma_DDR_M_csr_agent} {PKT_DEST_ID_L} {93};set_instance_parameter_value {dma_DDR_M_csr_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {dma_DDR_M_csr_agent} {ST_CHANNEL_W} {10};set_instance_parameter_value {dma_DDR_M_csr_agent} {ST_DATA_W} {110};set_instance_parameter_value {dma_DDR_M_csr_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {dma_DDR_M_csr_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {dma_DDR_M_csr_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {dma_DDR_M_csr_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:74) byte_cnt(73:67) trans_exclusive(66) trans_lock(65) trans_read(64) trans_write(63) trans_posted(62) trans_compressed_read(61) addr(60:36) byteen(35:32) data(31:0)};set_instance_parameter_value {dma_DDR_M_csr_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {dma_DDR_M_csr_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {dma_DDR_M_csr_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {dma_DDR_M_csr_agent} {MAX_BURSTWRAP} {63};set_instance_parameter_value {dma_DDR_M_csr_agent} {ID} {4};set_instance_parameter_value {dma_DDR_M_csr_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {dma_DDR_M_csr_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {dma_DDR_M_csr_agent} {ECC_ENABLE} {0};add_instance {dma_DDR_M_csr_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {dma_DDR_M_csr_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {dma_DDR_M_csr_agent_rsp_fifo} {BITS_PER_SYMBOL} {111};set_instance_parameter_value {dma_DDR_M_csr_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {dma_DDR_M_csr_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {dma_DDR_M_csr_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {dma_DDR_M_csr_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {dma_DDR_M_csr_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {dma_DDR_M_csr_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {dma_DDR_M_csr_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {dma_DDR_M_csr_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {dma_DDR_M_csr_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {dma_DDR_M_csr_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {dma_DDR_M_csr_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {dma_DDR_M_csr_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {nios2_gen2_0_debug_mem_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent} {PKT_ORI_BURST_SIZE_H} {109};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent} {PKT_ORI_BURST_SIZE_L} {107};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent} {PKT_RESPONSE_STATUS_H} {106};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent} {PKT_RESPONSE_STATUS_L} {105};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent} {PKT_BURST_SIZE_H} {82};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent} {PKT_BURST_SIZE_L} {80};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent} {PKT_TRANS_LOCK} {65};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent} {PKT_BEGIN_BURST} {87};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent} {PKT_PROTECTION_H} {100};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent} {PKT_PROTECTION_L} {98};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent} {PKT_BURSTWRAP_H} {79};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent} {PKT_BURSTWRAP_L} {74};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent} {PKT_BYTE_CNT_H} {73};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent} {PKT_BYTE_CNT_L} {67};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent} {PKT_ADDR_H} {60};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent} {PKT_TRANS_COMPRESSED_READ} {61};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent} {PKT_TRANS_POSTED} {62};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent} {PKT_TRANS_WRITE} {63};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent} {PKT_TRANS_READ} {64};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent} {PKT_DATA_H} {31};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent} {PKT_SRC_ID_H} {92};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent} {PKT_SRC_ID_L} {89};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent} {PKT_DEST_ID_H} {96};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent} {PKT_DEST_ID_L} {93};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent} {ST_CHANNEL_W} {10};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent} {ST_DATA_W} {110};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:74) byte_cnt(73:67) trans_exclusive(66) trans_lock(65) trans_read(64) trans_write(63) trans_posted(62) trans_compressed_read(61) addr(60:36) byteen(35:32) data(31:0)};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent} {MAX_BURSTWRAP} {63};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent} {ID} {7};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent} {ECC_ENABLE} {0};add_instance {nios2_gen2_0_debug_mem_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {111};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {dma_DDR_M_descriptor_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {dma_DDR_M_descriptor_slave_agent} {PKT_ORI_BURST_SIZE_H} {361};set_instance_parameter_value {dma_DDR_M_descriptor_slave_agent} {PKT_ORI_BURST_SIZE_L} {359};set_instance_parameter_value {dma_DDR_M_descriptor_slave_agent} {PKT_RESPONSE_STATUS_H} {358};set_instance_parameter_value {dma_DDR_M_descriptor_slave_agent} {PKT_RESPONSE_STATUS_L} {357};set_instance_parameter_value {dma_DDR_M_descriptor_slave_agent} {PKT_BURST_SIZE_H} {334};set_instance_parameter_value {dma_DDR_M_descriptor_slave_agent} {PKT_BURST_SIZE_L} {332};set_instance_parameter_value {dma_DDR_M_descriptor_slave_agent} {PKT_TRANS_LOCK} {317};set_instance_parameter_value {dma_DDR_M_descriptor_slave_agent} {PKT_BEGIN_BURST} {339};set_instance_parameter_value {dma_DDR_M_descriptor_slave_agent} {PKT_PROTECTION_H} {352};set_instance_parameter_value {dma_DDR_M_descriptor_slave_agent} {PKT_PROTECTION_L} {350};set_instance_parameter_value {dma_DDR_M_descriptor_slave_agent} {PKT_BURSTWRAP_H} {331};set_instance_parameter_value {dma_DDR_M_descriptor_slave_agent} {PKT_BURSTWRAP_L} {326};set_instance_parameter_value {dma_DDR_M_descriptor_slave_agent} {PKT_BYTE_CNT_H} {325};set_instance_parameter_value {dma_DDR_M_descriptor_slave_agent} {PKT_BYTE_CNT_L} {319};set_instance_parameter_value {dma_DDR_M_descriptor_slave_agent} {PKT_ADDR_H} {312};set_instance_parameter_value {dma_DDR_M_descriptor_slave_agent} {PKT_ADDR_L} {288};set_instance_parameter_value {dma_DDR_M_descriptor_slave_agent} {PKT_TRANS_COMPRESSED_READ} {313};set_instance_parameter_value {dma_DDR_M_descriptor_slave_agent} {PKT_TRANS_POSTED} {314};set_instance_parameter_value {dma_DDR_M_descriptor_slave_agent} {PKT_TRANS_WRITE} {315};set_instance_parameter_value {dma_DDR_M_descriptor_slave_agent} {PKT_TRANS_READ} {316};set_instance_parameter_value {dma_DDR_M_descriptor_slave_agent} {PKT_DATA_H} {255};set_instance_parameter_value {dma_DDR_M_descriptor_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {dma_DDR_M_descriptor_slave_agent} {PKT_BYTEEN_H} {287};set_instance_parameter_value {dma_DDR_M_descriptor_slave_agent} {PKT_BYTEEN_L} {256};set_instance_parameter_value {dma_DDR_M_descriptor_slave_agent} {PKT_SRC_ID_H} {344};set_instance_parameter_value {dma_DDR_M_descriptor_slave_agent} {PKT_SRC_ID_L} {341};set_instance_parameter_value {dma_DDR_M_descriptor_slave_agent} {PKT_DEST_ID_H} {348};set_instance_parameter_value {dma_DDR_M_descriptor_slave_agent} {PKT_DEST_ID_L} {345};set_instance_parameter_value {dma_DDR_M_descriptor_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {dma_DDR_M_descriptor_slave_agent} {ST_CHANNEL_W} {10};set_instance_parameter_value {dma_DDR_M_descriptor_slave_agent} {ST_DATA_W} {362};set_instance_parameter_value {dma_DDR_M_descriptor_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {dma_DDR_M_descriptor_slave_agent} {AVS_BURSTCOUNT_W} {6};set_instance_parameter_value {dma_DDR_M_descriptor_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {dma_DDR_M_descriptor_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(361:359) response_status(358:357) cache(356:353) protection(352:350) thread_id(349) dest_id(348:345) src_id(344:341) qos(340) begin_burst(339) data_sideband(338) addr_sideband(337) burst_type(336:335) burst_size(334:332) burstwrap(331:326) byte_cnt(325:319) trans_exclusive(318) trans_lock(317) trans_read(316) trans_write(315) trans_posted(314) trans_compressed_read(313) addr(312:288) byteen(287:256) data(255:0)};set_instance_parameter_value {dma_DDR_M_descriptor_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {dma_DDR_M_descriptor_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {dma_DDR_M_descriptor_slave_agent} {MAX_BYTE_CNT} {32};set_instance_parameter_value {dma_DDR_M_descriptor_slave_agent} {MAX_BURSTWRAP} {63};set_instance_parameter_value {dma_DDR_M_descriptor_slave_agent} {ID} {5};set_instance_parameter_value {dma_DDR_M_descriptor_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {dma_DDR_M_descriptor_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {dma_DDR_M_descriptor_slave_agent} {ECC_ENABLE} {0};add_instance {dma_DDR_M_descriptor_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {dma_DDR_M_descriptor_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {dma_DDR_M_descriptor_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {363};set_instance_parameter_value {dma_DDR_M_descriptor_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {dma_DDR_M_descriptor_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {dma_DDR_M_descriptor_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {dma_DDR_M_descriptor_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {dma_DDR_M_descriptor_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {dma_DDR_M_descriptor_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {dma_DDR_M_descriptor_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {dma_DDR_M_descriptor_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {dma_DDR_M_descriptor_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {dma_DDR_M_descriptor_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {dma_DDR_M_descriptor_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {dma_DDR_M_descriptor_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {dma_DDR_M_descriptor_slave_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {dma_DDR_M_descriptor_slave_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {dma_DDR_M_descriptor_slave_agent_rdata_fifo} {BITS_PER_SYMBOL} {258};set_instance_parameter_value {dma_DDR_M_descriptor_slave_agent_rdata_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {dma_DDR_M_descriptor_slave_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {dma_DDR_M_descriptor_slave_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {dma_DDR_M_descriptor_slave_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {dma_DDR_M_descriptor_slave_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {dma_DDR_M_descriptor_slave_agent_rdata_fifo} {EMPTY_LATENCY} {0};set_instance_parameter_value {dma_DDR_M_descriptor_slave_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {dma_DDR_M_descriptor_slave_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {dma_DDR_M_descriptor_slave_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {dma_DDR_M_descriptor_slave_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {dma_DDR_M_descriptor_slave_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {dma_DDR_M_descriptor_slave_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {clock_bridge_afi_50_s0_agent} {altera_merlin_slave_agent};set_instance_parameter_value {clock_bridge_afi_50_s0_agent} {PKT_ORI_BURST_SIZE_H} {109};set_instance_parameter_value {clock_bridge_afi_50_s0_agent} {PKT_ORI_BURST_SIZE_L} {107};set_instance_parameter_value {clock_bridge_afi_50_s0_agent} {PKT_RESPONSE_STATUS_H} {106};set_instance_parameter_value {clock_bridge_afi_50_s0_agent} {PKT_RESPONSE_STATUS_L} {105};set_instance_parameter_value {clock_bridge_afi_50_s0_agent} {PKT_BURST_SIZE_H} {82};set_instance_parameter_value {clock_bridge_afi_50_s0_agent} {PKT_BURST_SIZE_L} {80};set_instance_parameter_value {clock_bridge_afi_50_s0_agent} {PKT_TRANS_LOCK} {65};set_instance_parameter_value {clock_bridge_afi_50_s0_agent} {PKT_BEGIN_BURST} {87};set_instance_parameter_value {clock_bridge_afi_50_s0_agent} {PKT_PROTECTION_H} {100};set_instance_parameter_value {clock_bridge_afi_50_s0_agent} {PKT_PROTECTION_L} {98};set_instance_parameter_value {clock_bridge_afi_50_s0_agent} {PKT_BURSTWRAP_H} {79};set_instance_parameter_value {clock_bridge_afi_50_s0_agent} {PKT_BURSTWRAP_L} {74};set_instance_parameter_value {clock_bridge_afi_50_s0_agent} {PKT_BYTE_CNT_H} {73};set_instance_parameter_value {clock_bridge_afi_50_s0_agent} {PKT_BYTE_CNT_L} {67};set_instance_parameter_value {clock_bridge_afi_50_s0_agent} {PKT_ADDR_H} {60};set_instance_parameter_value {clock_bridge_afi_50_s0_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {clock_bridge_afi_50_s0_agent} {PKT_TRANS_COMPRESSED_READ} {61};set_instance_parameter_value {clock_bridge_afi_50_s0_agent} {PKT_TRANS_POSTED} {62};set_instance_parameter_value {clock_bridge_afi_50_s0_agent} {PKT_TRANS_WRITE} {63};set_instance_parameter_value {clock_bridge_afi_50_s0_agent} {PKT_TRANS_READ} {64};set_instance_parameter_value {clock_bridge_afi_50_s0_agent} {PKT_DATA_H} {31};set_instance_parameter_value {clock_bridge_afi_50_s0_agent} {PKT_DATA_L} {0};set_instance_parameter_value {clock_bridge_afi_50_s0_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {clock_bridge_afi_50_s0_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {clock_bridge_afi_50_s0_agent} {PKT_SRC_ID_H} {92};set_instance_parameter_value {clock_bridge_afi_50_s0_agent} {PKT_SRC_ID_L} {89};set_instance_parameter_value {clock_bridge_afi_50_s0_agent} {PKT_DEST_ID_H} {96};set_instance_parameter_value {clock_bridge_afi_50_s0_agent} {PKT_DEST_ID_L} {93};set_instance_parameter_value {clock_bridge_afi_50_s0_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {clock_bridge_afi_50_s0_agent} {ST_CHANNEL_W} {10};set_instance_parameter_value {clock_bridge_afi_50_s0_agent} {ST_DATA_W} {110};set_instance_parameter_value {clock_bridge_afi_50_s0_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {clock_bridge_afi_50_s0_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {clock_bridge_afi_50_s0_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {clock_bridge_afi_50_s0_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:74) byte_cnt(73:67) trans_exclusive(66) trans_lock(65) trans_read(64) trans_write(63) trans_posted(62) trans_compressed_read(61) addr(60:36) byteen(35:32) data(31:0)};set_instance_parameter_value {clock_bridge_afi_50_s0_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {clock_bridge_afi_50_s0_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {clock_bridge_afi_50_s0_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {clock_bridge_afi_50_s0_agent} {MAX_BURSTWRAP} {63};set_instance_parameter_value {clock_bridge_afi_50_s0_agent} {ID} {2};set_instance_parameter_value {clock_bridge_afi_50_s0_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {clock_bridge_afi_50_s0_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {clock_bridge_afi_50_s0_agent} {ECC_ENABLE} {0};add_instance {clock_bridge_afi_50_s0_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {clock_bridge_afi_50_s0_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {clock_bridge_afi_50_s0_agent_rsp_fifo} {BITS_PER_SYMBOL} {111};set_instance_parameter_value {clock_bridge_afi_50_s0_agent_rsp_fifo} {FIFO_DEPTH} {9};set_instance_parameter_value {clock_bridge_afi_50_s0_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {clock_bridge_afi_50_s0_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {clock_bridge_afi_50_s0_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {clock_bridge_afi_50_s0_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {clock_bridge_afi_50_s0_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {clock_bridge_afi_50_s0_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {clock_bridge_afi_50_s0_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {clock_bridge_afi_50_s0_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {clock_bridge_afi_50_s0_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {clock_bridge_afi_50_s0_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {clock_bridge_afi_50_s0_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {onchip_memory_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {onchip_memory_s1_agent} {PKT_ORI_BURST_SIZE_H} {109};set_instance_parameter_value {onchip_memory_s1_agent} {PKT_ORI_BURST_SIZE_L} {107};set_instance_parameter_value {onchip_memory_s1_agent} {PKT_RESPONSE_STATUS_H} {106};set_instance_parameter_value {onchip_memory_s1_agent} {PKT_RESPONSE_STATUS_L} {105};set_instance_parameter_value {onchip_memory_s1_agent} {PKT_BURST_SIZE_H} {82};set_instance_parameter_value {onchip_memory_s1_agent} {PKT_BURST_SIZE_L} {80};set_instance_parameter_value {onchip_memory_s1_agent} {PKT_TRANS_LOCK} {65};set_instance_parameter_value {onchip_memory_s1_agent} {PKT_BEGIN_BURST} {87};set_instance_parameter_value {onchip_memory_s1_agent} {PKT_PROTECTION_H} {100};set_instance_parameter_value {onchip_memory_s1_agent} {PKT_PROTECTION_L} {98};set_instance_parameter_value {onchip_memory_s1_agent} {PKT_BURSTWRAP_H} {79};set_instance_parameter_value {onchip_memory_s1_agent} {PKT_BURSTWRAP_L} {74};set_instance_parameter_value {onchip_memory_s1_agent} {PKT_BYTE_CNT_H} {73};set_instance_parameter_value {onchip_memory_s1_agent} {PKT_BYTE_CNT_L} {67};set_instance_parameter_value {onchip_memory_s1_agent} {PKT_ADDR_H} {60};set_instance_parameter_value {onchip_memory_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {onchip_memory_s1_agent} {PKT_TRANS_COMPRESSED_READ} {61};set_instance_parameter_value {onchip_memory_s1_agent} {PKT_TRANS_POSTED} {62};set_instance_parameter_value {onchip_memory_s1_agent} {PKT_TRANS_WRITE} {63};set_instance_parameter_value {onchip_memory_s1_agent} {PKT_TRANS_READ} {64};set_instance_parameter_value {onchip_memory_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {onchip_memory_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {onchip_memory_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {onchip_memory_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {onchip_memory_s1_agent} {PKT_SRC_ID_H} {92};set_instance_parameter_value {onchip_memory_s1_agent} {PKT_SRC_ID_L} {89};set_instance_parameter_value {onchip_memory_s1_agent} {PKT_DEST_ID_H} {96};set_instance_parameter_value {onchip_memory_s1_agent} {PKT_DEST_ID_L} {93};set_instance_parameter_value {onchip_memory_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {onchip_memory_s1_agent} {ST_CHANNEL_W} {10};set_instance_parameter_value {onchip_memory_s1_agent} {ST_DATA_W} {110};set_instance_parameter_value {onchip_memory_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {onchip_memory_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {onchip_memory_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {onchip_memory_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:74) byte_cnt(73:67) trans_exclusive(66) trans_lock(65) trans_read(64) trans_write(63) trans_posted(62) trans_compressed_read(61) addr(60:36) byteen(35:32) data(31:0)};set_instance_parameter_value {onchip_memory_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {onchip_memory_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {onchip_memory_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {onchip_memory_s1_agent} {MAX_BURSTWRAP} {63};set_instance_parameter_value {onchip_memory_s1_agent} {ID} {8};set_instance_parameter_value {onchip_memory_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {onchip_memory_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {onchip_memory_s1_agent} {ECC_ENABLE} {0};add_instance {onchip_memory_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {onchip_memory_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {onchip_memory_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {111};set_instance_parameter_value {onchip_memory_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {onchip_memory_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {onchip_memory_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {onchip_memory_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {onchip_memory_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {onchip_memory_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {onchip_memory_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {onchip_memory_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {onchip_memory_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {onchip_memory_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {onchip_memory_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {onchip_memory_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {descriptor_memory_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {descriptor_memory_s1_agent} {PKT_ORI_BURST_SIZE_H} {109};set_instance_parameter_value {descriptor_memory_s1_agent} {PKT_ORI_BURST_SIZE_L} {107};set_instance_parameter_value {descriptor_memory_s1_agent} {PKT_RESPONSE_STATUS_H} {106};set_instance_parameter_value {descriptor_memory_s1_agent} {PKT_RESPONSE_STATUS_L} {105};set_instance_parameter_value {descriptor_memory_s1_agent} {PKT_BURST_SIZE_H} {82};set_instance_parameter_value {descriptor_memory_s1_agent} {PKT_BURST_SIZE_L} {80};set_instance_parameter_value {descriptor_memory_s1_agent} {PKT_TRANS_LOCK} {65};set_instance_parameter_value {descriptor_memory_s1_agent} {PKT_BEGIN_BURST} {87};set_instance_parameter_value {descriptor_memory_s1_agent} {PKT_PROTECTION_H} {100};set_instance_parameter_value {descriptor_memory_s1_agent} {PKT_PROTECTION_L} {98};set_instance_parameter_value {descriptor_memory_s1_agent} {PKT_BURSTWRAP_H} {79};set_instance_parameter_value {descriptor_memory_s1_agent} {PKT_BURSTWRAP_L} {74};set_instance_parameter_value {descriptor_memory_s1_agent} {PKT_BYTE_CNT_H} {73};set_instance_parameter_value {descriptor_memory_s1_agent} {PKT_BYTE_CNT_L} {67};set_instance_parameter_value {descriptor_memory_s1_agent} {PKT_ADDR_H} {60};set_instance_parameter_value {descriptor_memory_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {descriptor_memory_s1_agent} {PKT_TRANS_COMPRESSED_READ} {61};set_instance_parameter_value {descriptor_memory_s1_agent} {PKT_TRANS_POSTED} {62};set_instance_parameter_value {descriptor_memory_s1_agent} {PKT_TRANS_WRITE} {63};set_instance_parameter_value {descriptor_memory_s1_agent} {PKT_TRANS_READ} {64};set_instance_parameter_value {descriptor_memory_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {descriptor_memory_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {descriptor_memory_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {descriptor_memory_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {descriptor_memory_s1_agent} {PKT_SRC_ID_H} {92};set_instance_parameter_value {descriptor_memory_s1_agent} {PKT_SRC_ID_L} {89};set_instance_parameter_value {descriptor_memory_s1_agent} {PKT_DEST_ID_H} {96};set_instance_parameter_value {descriptor_memory_s1_agent} {PKT_DEST_ID_L} {93};set_instance_parameter_value {descriptor_memory_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {descriptor_memory_s1_agent} {ST_CHANNEL_W} {10};set_instance_parameter_value {descriptor_memory_s1_agent} {ST_DATA_W} {110};set_instance_parameter_value {descriptor_memory_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {descriptor_memory_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {descriptor_memory_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {descriptor_memory_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:74) byte_cnt(73:67) trans_exclusive(66) trans_lock(65) trans_read(64) trans_write(63) trans_posted(62) trans_compressed_read(61) addr(60:36) byteen(35:32) data(31:0)};set_instance_parameter_value {descriptor_memory_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {descriptor_memory_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {descriptor_memory_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {descriptor_memory_s1_agent} {MAX_BURSTWRAP} {63};set_instance_parameter_value {descriptor_memory_s1_agent} {ID} {3};set_instance_parameter_value {descriptor_memory_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {descriptor_memory_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {descriptor_memory_s1_agent} {ECC_ENABLE} {0};add_instance {descriptor_memory_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {descriptor_memory_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {descriptor_memory_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {111};set_instance_parameter_value {descriptor_memory_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {descriptor_memory_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {descriptor_memory_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {descriptor_memory_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {descriptor_memory_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {descriptor_memory_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {descriptor_memory_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {descriptor_memory_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {descriptor_memory_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {descriptor_memory_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {descriptor_memory_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {descriptor_memory_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {router} {altera_merlin_router};set_instance_parameter_value {router} {DESTINATION_ID} {2 8 3 7 0 1 5 4 9 6 };set_instance_parameter_value {router} {CHANNEL_ID} {0010000000 0100000000 1000000000 0000100000 0000000100 0000000010 0001000000 0000010000 0000001000 0000000001 };set_instance_parameter_value {router} {TYPE_OF_TRANSACTION} {both both both both both both write both read both };set_instance_parameter_value {router} {START_ADDRESS} {0x0 0x1100000 0x1200800 0x1201000 0x1201800 0x1201c00 0x1202000 0x1202020 0x1202040 0x1202048 };set_instance_parameter_value {router} {END_ADDRESS} {0x40 0x1200000 0x1201000 0x1201800 0x1201c00 0x1202000 0x1202020 0x1202040 0x1202048 0x1202050 };set_instance_parameter_value {router} {NON_SECURED_TAG} {1 1 1 1 1 1 1 1 1 1 };set_instance_parameter_value {router} {SECURED_RANGE_PAIRS} {0 0 0 0 0 0 0 0 0 0 };set_instance_parameter_value {router} {SECURED_RANGE_LIST} {0 0 0 0 0 0 0 0 0 0 };set_instance_parameter_value {router} {SPAN_OFFSET} {};set_instance_parameter_value {router} {PKT_ADDR_H} {60};set_instance_parameter_value {router} {PKT_ADDR_L} {36};set_instance_parameter_value {router} {PKT_PROTECTION_H} {100};set_instance_parameter_value {router} {PKT_PROTECTION_L} {98};set_instance_parameter_value {router} {PKT_DEST_ID_H} {96};set_instance_parameter_value {router} {PKT_DEST_ID_L} {93};set_instance_parameter_value {router} {PKT_TRANS_WRITE} {63};set_instance_parameter_value {router} {PKT_TRANS_READ} {64};set_instance_parameter_value {router} {ST_DATA_W} {110};set_instance_parameter_value {router} {ST_CHANNEL_W} {10};set_instance_parameter_value {router} {DECODER_TYPE} {0};set_instance_parameter_value {router} {DEFAULT_CHANNEL} {8};set_instance_parameter_value {router} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_DESTID} {8};set_instance_parameter_value {router} {MERLIN_PACKET_FORMAT} {ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:74) byte_cnt(73:67) trans_exclusive(66) trans_lock(65) trans_read(64) trans_write(63) trans_posted(62) trans_compressed_read(61) addr(60:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router} {MEMORY_ALIASING_DECODE} {0};add_instance {router_001} {altera_merlin_router};set_instance_parameter_value {router_001} {DESTINATION_ID} {8 7 };set_instance_parameter_value {router_001} {CHANNEL_ID} {10 01 };set_instance_parameter_value {router_001} {TYPE_OF_TRANSACTION} {both both };set_instance_parameter_value {router_001} {START_ADDRESS} {0x1100000 0x1201000 };set_instance_parameter_value {router_001} {END_ADDRESS} {0x1200000 0x1201800 };set_instance_parameter_value {router_001} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_001} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_001} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_001} {SPAN_OFFSET} {};set_instance_parameter_value {router_001} {PKT_ADDR_H} {60};set_instance_parameter_value {router_001} {PKT_ADDR_L} {36};set_instance_parameter_value {router_001} {PKT_PROTECTION_H} {100};set_instance_parameter_value {router_001} {PKT_PROTECTION_L} {98};set_instance_parameter_value {router_001} {PKT_DEST_ID_H} {96};set_instance_parameter_value {router_001} {PKT_DEST_ID_L} {93};set_instance_parameter_value {router_001} {PKT_TRANS_WRITE} {63};set_instance_parameter_value {router_001} {PKT_TRANS_READ} {64};set_instance_parameter_value {router_001} {ST_DATA_W} {110};set_instance_parameter_value {router_001} {ST_CHANNEL_W} {10};set_instance_parameter_value {router_001} {DECODER_TYPE} {0};set_instance_parameter_value {router_001} {DEFAULT_CHANNEL} {1};set_instance_parameter_value {router_001} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_DESTID} {8};set_instance_parameter_value {router_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:74) byte_cnt(73:67) trans_exclusive(66) trans_lock(65) trans_read(64) trans_write(63) trans_posted(62) trans_compressed_read(61) addr(60:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_001} {MEMORY_ALIASING_DECODE} {0};add_instance {router_002} {altera_merlin_router};set_instance_parameter_value {router_002} {DESTINATION_ID} {0 };set_instance_parameter_value {router_002} {CHANNEL_ID} {1 };set_instance_parameter_value {router_002} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_002} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_002} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_002} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_002} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_002} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_002} {SPAN_OFFSET} {};set_instance_parameter_value {router_002} {PKT_ADDR_H} {60};set_instance_parameter_value {router_002} {PKT_ADDR_L} {36};set_instance_parameter_value {router_002} {PKT_PROTECTION_H} {100};set_instance_parameter_value {router_002} {PKT_PROTECTION_L} {98};set_instance_parameter_value {router_002} {PKT_DEST_ID_H} {96};set_instance_parameter_value {router_002} {PKT_DEST_ID_L} {93};set_instance_parameter_value {router_002} {PKT_TRANS_WRITE} {63};set_instance_parameter_value {router_002} {PKT_TRANS_READ} {64};set_instance_parameter_value {router_002} {ST_DATA_W} {110};set_instance_parameter_value {router_002} {ST_CHANNEL_W} {10};set_instance_parameter_value {router_002} {DECODER_TYPE} {1};set_instance_parameter_value {router_002} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_002} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:74) byte_cnt(73:67) trans_exclusive(66) trans_lock(65) trans_read(64) trans_write(63) trans_posted(62) trans_compressed_read(61) addr(60:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_002} {MEMORY_ALIASING_DECODE} {0};add_instance {router_003} {altera_merlin_router};set_instance_parameter_value {router_003} {DESTINATION_ID} {0 };set_instance_parameter_value {router_003} {CHANNEL_ID} {1 };set_instance_parameter_value {router_003} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_003} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_003} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_003} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_003} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_003} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_003} {SPAN_OFFSET} {};set_instance_parameter_value {router_003} {PKT_ADDR_H} {60};set_instance_parameter_value {router_003} {PKT_ADDR_L} {36};set_instance_parameter_value {router_003} {PKT_PROTECTION_H} {100};set_instance_parameter_value {router_003} {PKT_PROTECTION_L} {98};set_instance_parameter_value {router_003} {PKT_DEST_ID_H} {96};set_instance_parameter_value {router_003} {PKT_DEST_ID_L} {93};set_instance_parameter_value {router_003} {PKT_TRANS_WRITE} {63};set_instance_parameter_value {router_003} {PKT_TRANS_READ} {64};set_instance_parameter_value {router_003} {ST_DATA_W} {110};set_instance_parameter_value {router_003} {ST_CHANNEL_W} {10};set_instance_parameter_value {router_003} {DECODER_TYPE} {1};set_instance_parameter_value {router_003} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_003} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_003} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_003} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:74) byte_cnt(73:67) trans_exclusive(66) trans_lock(65) trans_read(64) trans_write(63) trans_posted(62) trans_compressed_read(61) addr(60:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_003} {MEMORY_ALIASING_DECODE} {0};add_instance {router_004} {altera_merlin_router};set_instance_parameter_value {router_004} {DESTINATION_ID} {0 };set_instance_parameter_value {router_004} {CHANNEL_ID} {1 };set_instance_parameter_value {router_004} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_004} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_004} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_004} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_004} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_004} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_004} {SPAN_OFFSET} {};set_instance_parameter_value {router_004} {PKT_ADDR_H} {60};set_instance_parameter_value {router_004} {PKT_ADDR_L} {36};set_instance_parameter_value {router_004} {PKT_PROTECTION_H} {100};set_instance_parameter_value {router_004} {PKT_PROTECTION_L} {98};set_instance_parameter_value {router_004} {PKT_DEST_ID_H} {96};set_instance_parameter_value {router_004} {PKT_DEST_ID_L} {93};set_instance_parameter_value {router_004} {PKT_TRANS_WRITE} {63};set_instance_parameter_value {router_004} {PKT_TRANS_READ} {64};set_instance_parameter_value {router_004} {ST_DATA_W} {110};set_instance_parameter_value {router_004} {ST_CHANNEL_W} {10};set_instance_parameter_value {router_004} {DECODER_TYPE} {1};set_instance_parameter_value {router_004} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_004} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_004} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_004} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_004} {MERLIN_PACKET_FORMAT} {ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:74) byte_cnt(73:67) trans_exclusive(66) trans_lock(65) trans_read(64) trans_write(63) trans_posted(62) trans_compressed_read(61) addr(60:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_004} {MEMORY_ALIASING_DECODE} {0};add_instance {router_005} {altera_merlin_router};set_instance_parameter_value {router_005} {DESTINATION_ID} {0 };set_instance_parameter_value {router_005} {CHANNEL_ID} {1 };set_instance_parameter_value {router_005} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_005} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_005} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_005} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_005} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_005} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_005} {SPAN_OFFSET} {};set_instance_parameter_value {router_005} {PKT_ADDR_H} {60};set_instance_parameter_value {router_005} {PKT_ADDR_L} {36};set_instance_parameter_value {router_005} {PKT_PROTECTION_H} {100};set_instance_parameter_value {router_005} {PKT_PROTECTION_L} {98};set_instance_parameter_value {router_005} {PKT_DEST_ID_H} {96};set_instance_parameter_value {router_005} {PKT_DEST_ID_L} {93};set_instance_parameter_value {router_005} {PKT_TRANS_WRITE} {63};set_instance_parameter_value {router_005} {PKT_TRANS_READ} {64};set_instance_parameter_value {router_005} {ST_DATA_W} {110};set_instance_parameter_value {router_005} {ST_CHANNEL_W} {10};set_instance_parameter_value {router_005} {DECODER_TYPE} {1};set_instance_parameter_value {router_005} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_005} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_005} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_005} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_005} {MERLIN_PACKET_FORMAT} {ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:74) byte_cnt(73:67) trans_exclusive(66) trans_lock(65) trans_read(64) trans_write(63) trans_posted(62) trans_compressed_read(61) addr(60:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_005} {MEMORY_ALIASING_DECODE} {0};add_instance {router_006} {altera_merlin_router};set_instance_parameter_value {router_006} {DESTINATION_ID} {0 };set_instance_parameter_value {router_006} {CHANNEL_ID} {1 };set_instance_parameter_value {router_006} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_006} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_006} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_006} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_006} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_006} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_006} {SPAN_OFFSET} {};set_instance_parameter_value {router_006} {PKT_ADDR_H} {60};set_instance_parameter_value {router_006} {PKT_ADDR_L} {36};set_instance_parameter_value {router_006} {PKT_PROTECTION_H} {100};set_instance_parameter_value {router_006} {PKT_PROTECTION_L} {98};set_instance_parameter_value {router_006} {PKT_DEST_ID_H} {96};set_instance_parameter_value {router_006} {PKT_DEST_ID_L} {93};set_instance_parameter_value {router_006} {PKT_TRANS_WRITE} {63};set_instance_parameter_value {router_006} {PKT_TRANS_READ} {64};set_instance_parameter_value {router_006} {ST_DATA_W} {110};set_instance_parameter_value {router_006} {ST_CHANNEL_W} {10};set_instance_parameter_value {router_006} {DECODER_TYPE} {1};set_instance_parameter_value {router_006} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_006} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_006} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_006} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_006} {MERLIN_PACKET_FORMAT} {ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:74) byte_cnt(73:67) trans_exclusive(66) trans_lock(65) trans_read(64) trans_write(63) trans_posted(62) trans_compressed_read(61) addr(60:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_006} {MEMORY_ALIASING_DECODE} {0};add_instance {router_007} {altera_merlin_router};set_instance_parameter_value {router_007} {DESTINATION_ID} {0 1 };set_instance_parameter_value {router_007} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_007} {TYPE_OF_TRANSACTION} {both read };set_instance_parameter_value {router_007} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_007} {END_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_007} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_007} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_007} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_007} {SPAN_OFFSET} {};set_instance_parameter_value {router_007} {PKT_ADDR_H} {60};set_instance_parameter_value {router_007} {PKT_ADDR_L} {36};set_instance_parameter_value {router_007} {PKT_PROTECTION_H} {100};set_instance_parameter_value {router_007} {PKT_PROTECTION_L} {98};set_instance_parameter_value {router_007} {PKT_DEST_ID_H} {96};set_instance_parameter_value {router_007} {PKT_DEST_ID_L} {93};set_instance_parameter_value {router_007} {PKT_TRANS_WRITE} {63};set_instance_parameter_value {router_007} {PKT_TRANS_READ} {64};set_instance_parameter_value {router_007} {ST_DATA_W} {110};set_instance_parameter_value {router_007} {ST_CHANNEL_W} {10};set_instance_parameter_value {router_007} {DECODER_TYPE} {1};set_instance_parameter_value {router_007} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_007} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_007} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_007} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_007} {MERLIN_PACKET_FORMAT} {ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:74) byte_cnt(73:67) trans_exclusive(66) trans_lock(65) trans_read(64) trans_write(63) trans_posted(62) trans_compressed_read(61) addr(60:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_007} {MEMORY_ALIASING_DECODE} {0};add_instance {router_008} {altera_merlin_router};set_instance_parameter_value {router_008} {DESTINATION_ID} {0 };set_instance_parameter_value {router_008} {CHANNEL_ID} {1 };set_instance_parameter_value {router_008} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_008} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_008} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_008} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_008} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_008} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_008} {SPAN_OFFSET} {};set_instance_parameter_value {router_008} {PKT_ADDR_H} {312};set_instance_parameter_value {router_008} {PKT_ADDR_L} {288};set_instance_parameter_value {router_008} {PKT_PROTECTION_H} {352};set_instance_parameter_value {router_008} {PKT_PROTECTION_L} {350};set_instance_parameter_value {router_008} {PKT_DEST_ID_H} {348};set_instance_parameter_value {router_008} {PKT_DEST_ID_L} {345};set_instance_parameter_value {router_008} {PKT_TRANS_WRITE} {315};set_instance_parameter_value {router_008} {PKT_TRANS_READ} {316};set_instance_parameter_value {router_008} {ST_DATA_W} {362};set_instance_parameter_value {router_008} {ST_CHANNEL_W} {10};set_instance_parameter_value {router_008} {DECODER_TYPE} {1};set_instance_parameter_value {router_008} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_008} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_008} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_008} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_008} {MERLIN_PACKET_FORMAT} {ori_burst_size(361:359) response_status(358:357) cache(356:353) protection(352:350) thread_id(349) dest_id(348:345) src_id(344:341) qos(340) begin_burst(339) data_sideband(338) addr_sideband(337) burst_type(336:335) burst_size(334:332) burstwrap(331:326) byte_cnt(325:319) trans_exclusive(318) trans_lock(317) trans_read(316) trans_write(315) trans_posted(314) trans_compressed_read(313) addr(312:288) byteen(287:256) data(255:0)};set_instance_parameter_value {router_008} {MEMORY_ALIASING_DECODE} {0};add_instance {router_009} {altera_merlin_router};set_instance_parameter_value {router_009} {DESTINATION_ID} {0 };set_instance_parameter_value {router_009} {CHANNEL_ID} {1 };set_instance_parameter_value {router_009} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_009} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_009} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_009} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_009} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_009} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_009} {SPAN_OFFSET} {};set_instance_parameter_value {router_009} {PKT_ADDR_H} {60};set_instance_parameter_value {router_009} {PKT_ADDR_L} {36};set_instance_parameter_value {router_009} {PKT_PROTECTION_H} {100};set_instance_parameter_value {router_009} {PKT_PROTECTION_L} {98};set_instance_parameter_value {router_009} {PKT_DEST_ID_H} {96};set_instance_parameter_value {router_009} {PKT_DEST_ID_L} {93};set_instance_parameter_value {router_009} {PKT_TRANS_WRITE} {63};set_instance_parameter_value {router_009} {PKT_TRANS_READ} {64};set_instance_parameter_value {router_009} {ST_DATA_W} {110};set_instance_parameter_value {router_009} {ST_CHANNEL_W} {10};set_instance_parameter_value {router_009} {DECODER_TYPE} {1};set_instance_parameter_value {router_009} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_009} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_009} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_009} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_009} {MERLIN_PACKET_FORMAT} {ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:74) byte_cnt(73:67) trans_exclusive(66) trans_lock(65) trans_read(64) trans_write(63) trans_posted(62) trans_compressed_read(61) addr(60:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_009} {MEMORY_ALIASING_DECODE} {0};add_instance {router_010} {altera_merlin_router};set_instance_parameter_value {router_010} {DESTINATION_ID} {0 1 };set_instance_parameter_value {router_010} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_010} {TYPE_OF_TRANSACTION} {both read };set_instance_parameter_value {router_010} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_010} {END_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_010} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_010} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_010} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_010} {SPAN_OFFSET} {};set_instance_parameter_value {router_010} {PKT_ADDR_H} {60};set_instance_parameter_value {router_010} {PKT_ADDR_L} {36};set_instance_parameter_value {router_010} {PKT_PROTECTION_H} {100};set_instance_parameter_value {router_010} {PKT_PROTECTION_L} {98};set_instance_parameter_value {router_010} {PKT_DEST_ID_H} {96};set_instance_parameter_value {router_010} {PKT_DEST_ID_L} {93};set_instance_parameter_value {router_010} {PKT_TRANS_WRITE} {63};set_instance_parameter_value {router_010} {PKT_TRANS_READ} {64};set_instance_parameter_value {router_010} {ST_DATA_W} {110};set_instance_parameter_value {router_010} {ST_CHANNEL_W} {10};set_instance_parameter_value {router_010} {DECODER_TYPE} {1};set_instance_parameter_value {router_010} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_010} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_010} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_010} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_010} {MERLIN_PACKET_FORMAT} {ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:74) byte_cnt(73:67) trans_exclusive(66) trans_lock(65) trans_read(64) trans_write(63) trans_posted(62) trans_compressed_read(61) addr(60:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_010} {MEMORY_ALIASING_DECODE} {0};add_instance {router_011} {altera_merlin_router};set_instance_parameter_value {router_011} {DESTINATION_ID} {0 };set_instance_parameter_value {router_011} {CHANNEL_ID} {1 };set_instance_parameter_value {router_011} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_011} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_011} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_011} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_011} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_011} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_011} {SPAN_OFFSET} {};set_instance_parameter_value {router_011} {PKT_ADDR_H} {60};set_instance_parameter_value {router_011} {PKT_ADDR_L} {36};set_instance_parameter_value {router_011} {PKT_PROTECTION_H} {100};set_instance_parameter_value {router_011} {PKT_PROTECTION_L} {98};set_instance_parameter_value {router_011} {PKT_DEST_ID_H} {96};set_instance_parameter_value {router_011} {PKT_DEST_ID_L} {93};set_instance_parameter_value {router_011} {PKT_TRANS_WRITE} {63};set_instance_parameter_value {router_011} {PKT_TRANS_READ} {64};set_instance_parameter_value {router_011} {ST_DATA_W} {110};set_instance_parameter_value {router_011} {ST_CHANNEL_W} {10};set_instance_parameter_value {router_011} {DECODER_TYPE} {1};set_instance_parameter_value {router_011} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_011} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_011} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_011} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_011} {MERLIN_PACKET_FORMAT} {ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:74) byte_cnt(73:67) trans_exclusive(66) trans_lock(65) trans_read(64) trans_write(63) trans_posted(62) trans_compressed_read(61) addr(60:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_011} {MEMORY_ALIASING_DECODE} {0};add_instance {nios2_gen2_0_instruction_master_limiter} {altera_merlin_traffic_limiter};set_instance_parameter_value {nios2_gen2_0_instruction_master_limiter} {PKT_DEST_ID_H} {96};set_instance_parameter_value {nios2_gen2_0_instruction_master_limiter} {PKT_DEST_ID_L} {93};set_instance_parameter_value {nios2_gen2_0_instruction_master_limiter} {PKT_SRC_ID_H} {92};set_instance_parameter_value {nios2_gen2_0_instruction_master_limiter} {PKT_SRC_ID_L} {89};set_instance_parameter_value {nios2_gen2_0_instruction_master_limiter} {PKT_BYTE_CNT_H} {73};set_instance_parameter_value {nios2_gen2_0_instruction_master_limiter} {PKT_BYTE_CNT_L} {67};set_instance_parameter_value {nios2_gen2_0_instruction_master_limiter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {nios2_gen2_0_instruction_master_limiter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {nios2_gen2_0_instruction_master_limiter} {PKT_TRANS_POSTED} {62};set_instance_parameter_value {nios2_gen2_0_instruction_master_limiter} {PKT_TRANS_WRITE} {63};set_instance_parameter_value {nios2_gen2_0_instruction_master_limiter} {PKT_THREAD_ID_H} {97};set_instance_parameter_value {nios2_gen2_0_instruction_master_limiter} {PKT_THREAD_ID_L} {97};set_instance_parameter_value {nios2_gen2_0_instruction_master_limiter} {MAX_BURST_LENGTH} {8};set_instance_parameter_value {nios2_gen2_0_instruction_master_limiter} {MAX_OUTSTANDING_RESPONSES} {3};set_instance_parameter_value {nios2_gen2_0_instruction_master_limiter} {PIPELINED} {0};set_instance_parameter_value {nios2_gen2_0_instruction_master_limiter} {ST_DATA_W} {110};set_instance_parameter_value {nios2_gen2_0_instruction_master_limiter} {ST_CHANNEL_W} {10};set_instance_parameter_value {nios2_gen2_0_instruction_master_limiter} {VALID_WIDTH} {10};set_instance_parameter_value {nios2_gen2_0_instruction_master_limiter} {ENFORCE_ORDER} {1};set_instance_parameter_value {nios2_gen2_0_instruction_master_limiter} {PREVENT_HAZARDS} {0};set_instance_parameter_value {nios2_gen2_0_instruction_master_limiter} {SUPPORTS_POSTED_WRITES} {1};set_instance_parameter_value {nios2_gen2_0_instruction_master_limiter} {SUPPORTS_NONPOSTED_WRITES} {0};set_instance_parameter_value {nios2_gen2_0_instruction_master_limiter} {MERLIN_PACKET_FORMAT} {ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:74) byte_cnt(73:67) trans_exclusive(66) trans_lock(65) trans_read(64) trans_write(63) trans_posted(62) trans_compressed_read(61) addr(60:36) byteen(35:32) data(31:0)};set_instance_parameter_value {nios2_gen2_0_instruction_master_limiter} {REORDER} {0};add_instance {nios2_gen2_0_debug_mem_slave_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_burst_adapter} {PKT_ADDR_H} {60};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_burst_adapter} {PKT_ADDR_L} {36};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_burst_adapter} {PKT_BEGIN_BURST} {87};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_burst_adapter} {PKT_BYTE_CNT_H} {73};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_burst_adapter} {PKT_BYTE_CNT_L} {67};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_burst_adapter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_burst_adapter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_burst_adapter} {PKT_BURST_SIZE_H} {82};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_burst_adapter} {PKT_BURST_SIZE_L} {80};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_burst_adapter} {PKT_BURST_TYPE_H} {84};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_burst_adapter} {PKT_BURST_TYPE_L} {83};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_burst_adapter} {PKT_BURSTWRAP_H} {79};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_burst_adapter} {PKT_BURSTWRAP_L} {74};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {61};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_burst_adapter} {PKT_TRANS_WRITE} {63};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_burst_adapter} {PKT_TRANS_READ} {64};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_burst_adapter} {IN_NARROW_SIZE} {0};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_burst_adapter} {ST_DATA_W} {110};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_burst_adapter} {ST_CHANNEL_W} {10};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_burst_adapter} {OUT_BYTE_CNT_H} {69};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_burst_adapter} {OUT_BURSTWRAP_H} {79};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_burst_adapter} {MERLIN_PACKET_FORMAT} {ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:74) byte_cnt(73:67) trans_exclusive(66) trans_lock(65) trans_read(64) trans_write(63) trans_posted(62) trans_compressed_read(61) addr(60:36) byteen(35:32) data(31:0)};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_burst_adapter} {COMPRESSED_READ_SUPPORT} {1};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_burst_adapter} {BURSTWRAP_CONST_MASK} {31};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_burst_adapter} {BURSTWRAP_CONST_VALUE} {31};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_burst_adapter} {ADAPTER_VERSION} {13.1};add_instance {onchip_memory_s1_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {onchip_memory_s1_burst_adapter} {PKT_ADDR_H} {60};set_instance_parameter_value {onchip_memory_s1_burst_adapter} {PKT_ADDR_L} {36};set_instance_parameter_value {onchip_memory_s1_burst_adapter} {PKT_BEGIN_BURST} {87};set_instance_parameter_value {onchip_memory_s1_burst_adapter} {PKT_BYTE_CNT_H} {73};set_instance_parameter_value {onchip_memory_s1_burst_adapter} {PKT_BYTE_CNT_L} {67};set_instance_parameter_value {onchip_memory_s1_burst_adapter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {onchip_memory_s1_burst_adapter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {onchip_memory_s1_burst_adapter} {PKT_BURST_SIZE_H} {82};set_instance_parameter_value {onchip_memory_s1_burst_adapter} {PKT_BURST_SIZE_L} {80};set_instance_parameter_value {onchip_memory_s1_burst_adapter} {PKT_BURST_TYPE_H} {84};set_instance_parameter_value {onchip_memory_s1_burst_adapter} {PKT_BURST_TYPE_L} {83};set_instance_parameter_value {onchip_memory_s1_burst_adapter} {PKT_BURSTWRAP_H} {79};set_instance_parameter_value {onchip_memory_s1_burst_adapter} {PKT_BURSTWRAP_L} {74};set_instance_parameter_value {onchip_memory_s1_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {61};set_instance_parameter_value {onchip_memory_s1_burst_adapter} {PKT_TRANS_WRITE} {63};set_instance_parameter_value {onchip_memory_s1_burst_adapter} {PKT_TRANS_READ} {64};set_instance_parameter_value {onchip_memory_s1_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {onchip_memory_s1_burst_adapter} {IN_NARROW_SIZE} {0};set_instance_parameter_value {onchip_memory_s1_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {onchip_memory_s1_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {onchip_memory_s1_burst_adapter} {ST_DATA_W} {110};set_instance_parameter_value {onchip_memory_s1_burst_adapter} {ST_CHANNEL_W} {10};set_instance_parameter_value {onchip_memory_s1_burst_adapter} {OUT_BYTE_CNT_H} {69};set_instance_parameter_value {onchip_memory_s1_burst_adapter} {OUT_BURSTWRAP_H} {79};set_instance_parameter_value {onchip_memory_s1_burst_adapter} {MERLIN_PACKET_FORMAT} {ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:74) byte_cnt(73:67) trans_exclusive(66) trans_lock(65) trans_read(64) trans_write(63) trans_posted(62) trans_compressed_read(61) addr(60:36) byteen(35:32) data(31:0)};set_instance_parameter_value {onchip_memory_s1_burst_adapter} {COMPRESSED_READ_SUPPORT} {1};set_instance_parameter_value {onchip_memory_s1_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {onchip_memory_s1_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {onchip_memory_s1_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {onchip_memory_s1_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {onchip_memory_s1_burst_adapter} {BURSTWRAP_CONST_MASK} {31};set_instance_parameter_value {onchip_memory_s1_burst_adapter} {BURSTWRAP_CONST_VALUE} {31};set_instance_parameter_value {onchip_memory_s1_burst_adapter} {ADAPTER_VERSION} {13.1};add_instance {cmd_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux} {ST_DATA_W} {110};set_instance_parameter_value {cmd_demux} {ST_CHANNEL_W} {10};set_instance_parameter_value {cmd_demux} {NUM_OUTPUTS} {10};set_instance_parameter_value {cmd_demux} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:74) byte_cnt(73:67) trans_exclusive(66) trans_lock(65) trans_read(64) trans_write(63) trans_posted(62) trans_compressed_read(61) addr(60:36) byteen(35:32) data(31:0)};add_instance {cmd_demux_001} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux_001} {ST_DATA_W} {110};set_instance_parameter_value {cmd_demux_001} {ST_CHANNEL_W} {10};set_instance_parameter_value {cmd_demux_001} {NUM_OUTPUTS} {2};set_instance_parameter_value {cmd_demux_001} {VALID_WIDTH} {10};set_instance_parameter_value {cmd_demux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:74) byte_cnt(73:67) trans_exclusive(66) trans_lock(65) trans_read(64) trans_write(63) trans_posted(62) trans_compressed_read(61) addr(60:36) byteen(35:32) data(31:0)};add_instance {cmd_mux} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux} {ST_DATA_W} {110};set_instance_parameter_value {cmd_mux} {ST_CHANNEL_W} {10};set_instance_parameter_value {cmd_mux} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux} {PKT_TRANS_LOCK} {65};set_instance_parameter_value {cmd_mux} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:74) byte_cnt(73:67) trans_exclusive(66) trans_lock(65) trans_read(64) trans_write(63) trans_posted(62) trans_compressed_read(61) addr(60:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_001} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_001} {ST_DATA_W} {110};set_instance_parameter_value {cmd_mux_001} {ST_CHANNEL_W} {10};set_instance_parameter_value {cmd_mux_001} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_001} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_001} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_001} {PKT_TRANS_LOCK} {65};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:74) byte_cnt(73:67) trans_exclusive(66) trans_lock(65) trans_read(64) trans_write(63) trans_posted(62) trans_compressed_read(61) addr(60:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_002} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_002} {ST_DATA_W} {110};set_instance_parameter_value {cmd_mux_002} {ST_CHANNEL_W} {10};set_instance_parameter_value {cmd_mux_002} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_002} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_002} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_002} {PKT_TRANS_LOCK} {65};set_instance_parameter_value {cmd_mux_002} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_002} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:74) byte_cnt(73:67) trans_exclusive(66) trans_lock(65) trans_read(64) trans_write(63) trans_posted(62) trans_compressed_read(61) addr(60:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_003} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_003} {ST_DATA_W} {110};set_instance_parameter_value {cmd_mux_003} {ST_CHANNEL_W} {10};set_instance_parameter_value {cmd_mux_003} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_003} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_003} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_003} {PKT_TRANS_LOCK} {65};set_instance_parameter_value {cmd_mux_003} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_003} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:74) byte_cnt(73:67) trans_exclusive(66) trans_lock(65) trans_read(64) trans_write(63) trans_posted(62) trans_compressed_read(61) addr(60:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_004} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_004} {ST_DATA_W} {110};set_instance_parameter_value {cmd_mux_004} {ST_CHANNEL_W} {10};set_instance_parameter_value {cmd_mux_004} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_004} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_004} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_004} {PKT_TRANS_LOCK} {65};set_instance_parameter_value {cmd_mux_004} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_004} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_004} {MERLIN_PACKET_FORMAT} {ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:74) byte_cnt(73:67) trans_exclusive(66) trans_lock(65) trans_read(64) trans_write(63) trans_posted(62) trans_compressed_read(61) addr(60:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_005} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_005} {ST_DATA_W} {110};set_instance_parameter_value {cmd_mux_005} {ST_CHANNEL_W} {10};set_instance_parameter_value {cmd_mux_005} {NUM_INPUTS} {2};set_instance_parameter_value {cmd_mux_005} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_005} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_005} {PKT_TRANS_LOCK} {65};set_instance_parameter_value {cmd_mux_005} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_005} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {cmd_mux_005} {MERLIN_PACKET_FORMAT} {ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:74) byte_cnt(73:67) trans_exclusive(66) trans_lock(65) trans_read(64) trans_write(63) trans_posted(62) trans_compressed_read(61) addr(60:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_006} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_006} {ST_DATA_W} {110};set_instance_parameter_value {cmd_mux_006} {ST_CHANNEL_W} {10};set_instance_parameter_value {cmd_mux_006} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_006} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_006} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_006} {PKT_TRANS_LOCK} {65};set_instance_parameter_value {cmd_mux_006} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_006} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_006} {MERLIN_PACKET_FORMAT} {ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:74) byte_cnt(73:67) trans_exclusive(66) trans_lock(65) trans_read(64) trans_write(63) trans_posted(62) trans_compressed_read(61) addr(60:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_007} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_007} {ST_DATA_W} {110};set_instance_parameter_value {cmd_mux_007} {ST_CHANNEL_W} {10};set_instance_parameter_value {cmd_mux_007} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_007} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_007} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_007} {PKT_TRANS_LOCK} {65};set_instance_parameter_value {cmd_mux_007} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_007} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_007} {MERLIN_PACKET_FORMAT} {ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:74) byte_cnt(73:67) trans_exclusive(66) trans_lock(65) trans_read(64) trans_write(63) trans_posted(62) trans_compressed_read(61) addr(60:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_008} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_008} {ST_DATA_W} {110};set_instance_parameter_value {cmd_mux_008} {ST_CHANNEL_W} {10};set_instance_parameter_value {cmd_mux_008} {NUM_INPUTS} {2};set_instance_parameter_value {cmd_mux_008} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_008} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_008} {PKT_TRANS_LOCK} {65};set_instance_parameter_value {cmd_mux_008} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_008} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {cmd_mux_008} {MERLIN_PACKET_FORMAT} {ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:74) byte_cnt(73:67) trans_exclusive(66) trans_lock(65) trans_read(64) trans_write(63) trans_posted(62) trans_compressed_read(61) addr(60:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_009} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_009} {ST_DATA_W} {110};set_instance_parameter_value {cmd_mux_009} {ST_CHANNEL_W} {10};set_instance_parameter_value {cmd_mux_009} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_009} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_009} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_009} {PKT_TRANS_LOCK} {65};set_instance_parameter_value {cmd_mux_009} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_009} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_009} {MERLIN_PACKET_FORMAT} {ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:74) byte_cnt(73:67) trans_exclusive(66) trans_lock(65) trans_read(64) trans_write(63) trans_posted(62) trans_compressed_read(61) addr(60:36) byteen(35:32) data(31:0)};add_instance {rsp_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux} {ST_DATA_W} {110};set_instance_parameter_value {rsp_demux} {ST_CHANNEL_W} {10};set_instance_parameter_value {rsp_demux} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:74) byte_cnt(73:67) trans_exclusive(66) trans_lock(65) trans_read(64) trans_write(63) trans_posted(62) trans_compressed_read(61) addr(60:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_001} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_001} {ST_DATA_W} {110};set_instance_parameter_value {rsp_demux_001} {ST_CHANNEL_W} {10};set_instance_parameter_value {rsp_demux_001} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_001} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:74) byte_cnt(73:67) trans_exclusive(66) trans_lock(65) trans_read(64) trans_write(63) trans_posted(62) trans_compressed_read(61) addr(60:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_002} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_002} {ST_DATA_W} {110};set_instance_parameter_value {rsp_demux_002} {ST_CHANNEL_W} {10};set_instance_parameter_value {rsp_demux_002} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_002} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:74) byte_cnt(73:67) trans_exclusive(66) trans_lock(65) trans_read(64) trans_write(63) trans_posted(62) trans_compressed_read(61) addr(60:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_003} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_003} {ST_DATA_W} {110};set_instance_parameter_value {rsp_demux_003} {ST_CHANNEL_W} {10};set_instance_parameter_value {rsp_demux_003} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_003} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:74) byte_cnt(73:67) trans_exclusive(66) trans_lock(65) trans_read(64) trans_write(63) trans_posted(62) trans_compressed_read(61) addr(60:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_004} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_004} {ST_DATA_W} {110};set_instance_parameter_value {rsp_demux_004} {ST_CHANNEL_W} {10};set_instance_parameter_value {rsp_demux_004} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_004} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_004} {MERLIN_PACKET_FORMAT} {ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:74) byte_cnt(73:67) trans_exclusive(66) trans_lock(65) trans_read(64) trans_write(63) trans_posted(62) trans_compressed_read(61) addr(60:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_005} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_005} {ST_DATA_W} {110};set_instance_parameter_value {rsp_demux_005} {ST_CHANNEL_W} {10};set_instance_parameter_value {rsp_demux_005} {NUM_OUTPUTS} {2};set_instance_parameter_value {rsp_demux_005} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_005} {MERLIN_PACKET_FORMAT} {ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:74) byte_cnt(73:67) trans_exclusive(66) trans_lock(65) trans_read(64) trans_write(63) trans_posted(62) trans_compressed_read(61) addr(60:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_006} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_006} {ST_DATA_W} {110};set_instance_parameter_value {rsp_demux_006} {ST_CHANNEL_W} {10};set_instance_parameter_value {rsp_demux_006} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_006} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_006} {MERLIN_PACKET_FORMAT} {ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:74) byte_cnt(73:67) trans_exclusive(66) trans_lock(65) trans_read(64) trans_write(63) trans_posted(62) trans_compressed_read(61) addr(60:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_007} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_007} {ST_DATA_W} {110};set_instance_parameter_value {rsp_demux_007} {ST_CHANNEL_W} {10};set_instance_parameter_value {rsp_demux_007} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_007} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_007} {MERLIN_PACKET_FORMAT} {ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:74) byte_cnt(73:67) trans_exclusive(66) trans_lock(65) trans_read(64) trans_write(63) trans_posted(62) trans_compressed_read(61) addr(60:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_008} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_008} {ST_DATA_W} {110};set_instance_parameter_value {rsp_demux_008} {ST_CHANNEL_W} {10};set_instance_parameter_value {rsp_demux_008} {NUM_OUTPUTS} {2};set_instance_parameter_value {rsp_demux_008} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_008} {MERLIN_PACKET_FORMAT} {ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:74) byte_cnt(73:67) trans_exclusive(66) trans_lock(65) trans_read(64) trans_write(63) trans_posted(62) trans_compressed_read(61) addr(60:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_009} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_009} {ST_DATA_W} {110};set_instance_parameter_value {rsp_demux_009} {ST_CHANNEL_W} {10};set_instance_parameter_value {rsp_demux_009} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_009} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_009} {MERLIN_PACKET_FORMAT} {ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:74) byte_cnt(73:67) trans_exclusive(66) trans_lock(65) trans_read(64) trans_write(63) trans_posted(62) trans_compressed_read(61) addr(60:36) byteen(35:32) data(31:0)};add_instance {rsp_mux} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux} {ST_DATA_W} {110};set_instance_parameter_value {rsp_mux} {ST_CHANNEL_W} {10};set_instance_parameter_value {rsp_mux} {NUM_INPUTS} {10};set_instance_parameter_value {rsp_mux} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux} {PKT_TRANS_LOCK} {65};set_instance_parameter_value {rsp_mux} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux} {ARBITRATION_SHARES} {1 1 1 1 1 1 1 1 1 1 };set_instance_parameter_value {rsp_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:74) byte_cnt(73:67) trans_exclusive(66) trans_lock(65) trans_read(64) trans_write(63) trans_posted(62) trans_compressed_read(61) addr(60:36) byteen(35:32) data(31:0)};add_instance {rsp_mux_001} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux_001} {ST_DATA_W} {110};set_instance_parameter_value {rsp_mux_001} {ST_CHANNEL_W} {10};set_instance_parameter_value {rsp_mux_001} {NUM_INPUTS} {2};set_instance_parameter_value {rsp_mux_001} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux_001} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux_001} {PKT_TRANS_LOCK} {65};set_instance_parameter_value {rsp_mux_001} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux_001} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {rsp_mux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:74) byte_cnt(73:67) trans_exclusive(66) trans_lock(65) trans_read(64) trans_write(63) trans_posted(62) trans_compressed_read(61) addr(60:36) byteen(35:32) data(31:0)};add_instance {dma_DDR_M_descriptor_slave_cmd_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {dma_DDR_M_descriptor_slave_cmd_width_adapter} {IN_PKT_ADDR_H} {60};set_instance_parameter_value {dma_DDR_M_descriptor_slave_cmd_width_adapter} {IN_PKT_ADDR_L} {36};set_instance_parameter_value {dma_DDR_M_descriptor_slave_cmd_width_adapter} {IN_PKT_DATA_H} {31};set_instance_parameter_value {dma_DDR_M_descriptor_slave_cmd_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {dma_DDR_M_descriptor_slave_cmd_width_adapter} {IN_PKT_BYTEEN_H} {35};set_instance_parameter_value {dma_DDR_M_descriptor_slave_cmd_width_adapter} {IN_PKT_BYTEEN_L} {32};set_instance_parameter_value {dma_DDR_M_descriptor_slave_cmd_width_adapter} {IN_PKT_BYTE_CNT_H} {73};set_instance_parameter_value {dma_DDR_M_descriptor_slave_cmd_width_adapter} {IN_PKT_BYTE_CNT_L} {67};set_instance_parameter_value {dma_DDR_M_descriptor_slave_cmd_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {61};set_instance_parameter_value {dma_DDR_M_descriptor_slave_cmd_width_adapter} {IN_PKT_TRANS_WRITE} {63};set_instance_parameter_value {dma_DDR_M_descriptor_slave_cmd_width_adapter} {IN_PKT_BURSTWRAP_H} {79};set_instance_parameter_value {dma_DDR_M_descriptor_slave_cmd_width_adapter} {IN_PKT_BURSTWRAP_L} {74};set_instance_parameter_value {dma_DDR_M_descriptor_slave_cmd_width_adapter} {IN_PKT_BURST_SIZE_H} {82};set_instance_parameter_value {dma_DDR_M_descriptor_slave_cmd_width_adapter} {IN_PKT_BURST_SIZE_L} {80};set_instance_parameter_value {dma_DDR_M_descriptor_slave_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {106};set_instance_parameter_value {dma_DDR_M_descriptor_slave_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {105};set_instance_parameter_value {dma_DDR_M_descriptor_slave_cmd_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {66};set_instance_parameter_value {dma_DDR_M_descriptor_slave_cmd_width_adapter} {IN_PKT_BURST_TYPE_H} {84};set_instance_parameter_value {dma_DDR_M_descriptor_slave_cmd_width_adapter} {IN_PKT_BURST_TYPE_L} {83};set_instance_parameter_value {dma_DDR_M_descriptor_slave_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {107};set_instance_parameter_value {dma_DDR_M_descriptor_slave_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {109};set_instance_parameter_value {dma_DDR_M_descriptor_slave_cmd_width_adapter} {IN_ST_DATA_W} {110};set_instance_parameter_value {dma_DDR_M_descriptor_slave_cmd_width_adapter} {OUT_PKT_ADDR_H} {312};set_instance_parameter_value {dma_DDR_M_descriptor_slave_cmd_width_adapter} {OUT_PKT_ADDR_L} {288};set_instance_parameter_value {dma_DDR_M_descriptor_slave_cmd_width_adapter} {OUT_PKT_DATA_H} {255};set_instance_parameter_value {dma_DDR_M_descriptor_slave_cmd_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {dma_DDR_M_descriptor_slave_cmd_width_adapter} {OUT_PKT_BYTEEN_H} {287};set_instance_parameter_value {dma_DDR_M_descriptor_slave_cmd_width_adapter} {OUT_PKT_BYTEEN_L} {256};set_instance_parameter_value {dma_DDR_M_descriptor_slave_cmd_width_adapter} {OUT_PKT_BYTE_CNT_H} {325};set_instance_parameter_value {dma_DDR_M_descriptor_slave_cmd_width_adapter} {OUT_PKT_BYTE_CNT_L} {319};set_instance_parameter_value {dma_DDR_M_descriptor_slave_cmd_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {313};set_instance_parameter_value {dma_DDR_M_descriptor_slave_cmd_width_adapter} {OUT_PKT_BURST_SIZE_H} {334};set_instance_parameter_value {dma_DDR_M_descriptor_slave_cmd_width_adapter} {OUT_PKT_BURST_SIZE_L} {332};set_instance_parameter_value {dma_DDR_M_descriptor_slave_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {358};set_instance_parameter_value {dma_DDR_M_descriptor_slave_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {357};set_instance_parameter_value {dma_DDR_M_descriptor_slave_cmd_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {318};set_instance_parameter_value {dma_DDR_M_descriptor_slave_cmd_width_adapter} {OUT_PKT_BURST_TYPE_H} {336};set_instance_parameter_value {dma_DDR_M_descriptor_slave_cmd_width_adapter} {OUT_PKT_BURST_TYPE_L} {335};set_instance_parameter_value {dma_DDR_M_descriptor_slave_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {359};set_instance_parameter_value {dma_DDR_M_descriptor_slave_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {361};set_instance_parameter_value {dma_DDR_M_descriptor_slave_cmd_width_adapter} {OUT_ST_DATA_W} {362};set_instance_parameter_value {dma_DDR_M_descriptor_slave_cmd_width_adapter} {ST_CHANNEL_W} {10};set_instance_parameter_value {dma_DDR_M_descriptor_slave_cmd_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {dma_DDR_M_descriptor_slave_cmd_width_adapter} {RESPONSE_PATH} {0};set_instance_parameter_value {dma_DDR_M_descriptor_slave_cmd_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {dma_DDR_M_descriptor_slave_cmd_width_adapter} {PACKING} {1};set_instance_parameter_value {dma_DDR_M_descriptor_slave_cmd_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:74) byte_cnt(73:67) trans_exclusive(66) trans_lock(65) trans_read(64) trans_write(63) trans_posted(62) trans_compressed_read(61) addr(60:36) byteen(35:32) data(31:0)};set_instance_parameter_value {dma_DDR_M_descriptor_slave_cmd_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(361:359) response_status(358:357) cache(356:353) protection(352:350) thread_id(349) dest_id(348:345) src_id(344:341) qos(340) begin_burst(339) data_sideband(338) addr_sideband(337) burst_type(336:335) burst_size(334:332) burstwrap(331:326) byte_cnt(325:319) trans_exclusive(318) trans_lock(317) trans_read(316) trans_write(315) trans_posted(314) trans_compressed_read(313) addr(312:288) byteen(287:256) data(255:0)};set_instance_parameter_value {dma_DDR_M_descriptor_slave_cmd_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {dma_DDR_M_descriptor_slave_cmd_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {dma_DDR_M_descriptor_slave_rsp_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {dma_DDR_M_descriptor_slave_rsp_width_adapter} {IN_PKT_ADDR_H} {312};set_instance_parameter_value {dma_DDR_M_descriptor_slave_rsp_width_adapter} {IN_PKT_ADDR_L} {288};set_instance_parameter_value {dma_DDR_M_descriptor_slave_rsp_width_adapter} {IN_PKT_DATA_H} {255};set_instance_parameter_value {dma_DDR_M_descriptor_slave_rsp_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {dma_DDR_M_descriptor_slave_rsp_width_adapter} {IN_PKT_BYTEEN_H} {287};set_instance_parameter_value {dma_DDR_M_descriptor_slave_rsp_width_adapter} {IN_PKT_BYTEEN_L} {256};set_instance_parameter_value {dma_DDR_M_descriptor_slave_rsp_width_adapter} {IN_PKT_BYTE_CNT_H} {325};set_instance_parameter_value {dma_DDR_M_descriptor_slave_rsp_width_adapter} {IN_PKT_BYTE_CNT_L} {319};set_instance_parameter_value {dma_DDR_M_descriptor_slave_rsp_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {313};set_instance_parameter_value {dma_DDR_M_descriptor_slave_rsp_width_adapter} {IN_PKT_TRANS_WRITE} {315};set_instance_parameter_value {dma_DDR_M_descriptor_slave_rsp_width_adapter} {IN_PKT_BURSTWRAP_H} {331};set_instance_parameter_value {dma_DDR_M_descriptor_slave_rsp_width_adapter} {IN_PKT_BURSTWRAP_L} {326};set_instance_parameter_value {dma_DDR_M_descriptor_slave_rsp_width_adapter} {IN_PKT_BURST_SIZE_H} {334};set_instance_parameter_value {dma_DDR_M_descriptor_slave_rsp_width_adapter} {IN_PKT_BURST_SIZE_L} {332};set_instance_parameter_value {dma_DDR_M_descriptor_slave_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {358};set_instance_parameter_value {dma_DDR_M_descriptor_slave_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {357};set_instance_parameter_value {dma_DDR_M_descriptor_slave_rsp_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {318};set_instance_parameter_value {dma_DDR_M_descriptor_slave_rsp_width_adapter} {IN_PKT_BURST_TYPE_H} {336};set_instance_parameter_value {dma_DDR_M_descriptor_slave_rsp_width_adapter} {IN_PKT_BURST_TYPE_L} {335};set_instance_parameter_value {dma_DDR_M_descriptor_slave_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {359};set_instance_parameter_value {dma_DDR_M_descriptor_slave_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {361};set_instance_parameter_value {dma_DDR_M_descriptor_slave_rsp_width_adapter} {IN_ST_DATA_W} {362};set_instance_parameter_value {dma_DDR_M_descriptor_slave_rsp_width_adapter} {OUT_PKT_ADDR_H} {60};set_instance_parameter_value {dma_DDR_M_descriptor_slave_rsp_width_adapter} {OUT_PKT_ADDR_L} {36};set_instance_parameter_value {dma_DDR_M_descriptor_slave_rsp_width_adapter} {OUT_PKT_DATA_H} {31};set_instance_parameter_value {dma_DDR_M_descriptor_slave_rsp_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {dma_DDR_M_descriptor_slave_rsp_width_adapter} {OUT_PKT_BYTEEN_H} {35};set_instance_parameter_value {dma_DDR_M_descriptor_slave_rsp_width_adapter} {OUT_PKT_BYTEEN_L} {32};set_instance_parameter_value {dma_DDR_M_descriptor_slave_rsp_width_adapter} {OUT_PKT_BYTE_CNT_H} {73};set_instance_parameter_value {dma_DDR_M_descriptor_slave_rsp_width_adapter} {OUT_PKT_BYTE_CNT_L} {67};set_instance_parameter_value {dma_DDR_M_descriptor_slave_rsp_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {61};set_instance_parameter_value {dma_DDR_M_descriptor_slave_rsp_width_adapter} {OUT_PKT_BURST_SIZE_H} {82};set_instance_parameter_value {dma_DDR_M_descriptor_slave_rsp_width_adapter} {OUT_PKT_BURST_SIZE_L} {80};set_instance_parameter_value {dma_DDR_M_descriptor_slave_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {106};set_instance_parameter_value {dma_DDR_M_descriptor_slave_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {105};set_instance_parameter_value {dma_DDR_M_descriptor_slave_rsp_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {66};set_instance_parameter_value {dma_DDR_M_descriptor_slave_rsp_width_adapter} {OUT_PKT_BURST_TYPE_H} {84};set_instance_parameter_value {dma_DDR_M_descriptor_slave_rsp_width_adapter} {OUT_PKT_BURST_TYPE_L} {83};set_instance_parameter_value {dma_DDR_M_descriptor_slave_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {107};set_instance_parameter_value {dma_DDR_M_descriptor_slave_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {109};set_instance_parameter_value {dma_DDR_M_descriptor_slave_rsp_width_adapter} {OUT_ST_DATA_W} {110};set_instance_parameter_value {dma_DDR_M_descriptor_slave_rsp_width_adapter} {ST_CHANNEL_W} {10};set_instance_parameter_value {dma_DDR_M_descriptor_slave_rsp_width_adapter} {OPTIMIZE_FOR_RSP} {1};set_instance_parameter_value {dma_DDR_M_descriptor_slave_rsp_width_adapter} {RESPONSE_PATH} {1};set_instance_parameter_value {dma_DDR_M_descriptor_slave_rsp_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {dma_DDR_M_descriptor_slave_rsp_width_adapter} {PACKING} {1};set_instance_parameter_value {dma_DDR_M_descriptor_slave_rsp_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(361:359) response_status(358:357) cache(356:353) protection(352:350) thread_id(349) dest_id(348:345) src_id(344:341) qos(340) begin_burst(339) data_sideband(338) addr_sideband(337) burst_type(336:335) burst_size(334:332) burstwrap(331:326) byte_cnt(325:319) trans_exclusive(318) trans_lock(317) trans_read(316) trans_write(315) trans_posted(314) trans_compressed_read(313) addr(312:288) byteen(287:256) data(255:0)};set_instance_parameter_value {dma_DDR_M_descriptor_slave_rsp_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:74) byte_cnt(73:67) trans_exclusive(66) trans_lock(65) trans_read(64) trans_write(63) trans_posted(62) trans_compressed_read(61) addr(60:36) byteen(35:32) data(31:0)};set_instance_parameter_value {dma_DDR_M_descriptor_slave_rsp_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {dma_DDR_M_descriptor_slave_rsp_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {nios2_gen2_0_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {nios2_gen2_0_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {nios2_gen2_0_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {nios2_gen2_0_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {nios2_gen2_0_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {jtag_uart_0_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {jtag_uart_0_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {jtag_uart_0_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {jtag_uart_0_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {jtag_uart_0_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {descriptor_memory_reset1_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {descriptor_memory_reset1_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {descriptor_memory_reset1_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {descriptor_memory_reset1_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {descriptor_memory_reset1_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {clk_100_clk_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {clk_100_clk_clock_bridge} {EXPLICIT_CLOCK_RATE} {100000000};set_instance_parameter_value {clk_100_clk_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_connection {nios2_gen2_0_data_master_translator.avalon_universal_master_0} {nios2_gen2_0_data_master_agent.av} {avalon};set_connection_parameter_value {nios2_gen2_0_data_master_translator.avalon_universal_master_0/nios2_gen2_0_data_master_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {nios2_gen2_0_data_master_translator.avalon_universal_master_0/nios2_gen2_0_data_master_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {nios2_gen2_0_data_master_translator.avalon_universal_master_0/nios2_gen2_0_data_master_agent.av} {defaultConnection} {false};add_connection {rsp_mux.src} {nios2_gen2_0_data_master_agent.rp} {avalon_streaming};preview_set_connection_tag {rsp_mux.src/nios2_gen2_0_data_master_agent.rp} {qsys_mm.response};add_connection {nios2_gen2_0_instruction_master_translator.avalon_universal_master_0} {nios2_gen2_0_instruction_master_agent.av} {avalon};set_connection_parameter_value {nios2_gen2_0_instruction_master_translator.avalon_universal_master_0/nios2_gen2_0_instruction_master_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {nios2_gen2_0_instruction_master_translator.avalon_universal_master_0/nios2_gen2_0_instruction_master_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {nios2_gen2_0_instruction_master_translator.avalon_universal_master_0/nios2_gen2_0_instruction_master_agent.av} {defaultConnection} {false};add_connection {jtag_uart_0_avalon_jtag_slave_agent.m0} {jtag_uart_0_avalon_jtag_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {jtag_uart_0_avalon_jtag_slave_agent.m0/jtag_uart_0_avalon_jtag_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {jtag_uart_0_avalon_jtag_slave_agent.m0/jtag_uart_0_avalon_jtag_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {jtag_uart_0_avalon_jtag_slave_agent.m0/jtag_uart_0_avalon_jtag_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {jtag_uart_0_avalon_jtag_slave_agent.rf_source} {jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo.out} {jtag_uart_0_avalon_jtag_slave_agent.rf_sink} {avalon_streaming};add_connection {jtag_uart_0_avalon_jtag_slave_agent.rdata_fifo_src} {jtag_uart_0_avalon_jtag_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux.src} {jtag_uart_0_avalon_jtag_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux.src/jtag_uart_0_avalon_jtag_slave_agent.cp} {qsys_mm.command};add_connection {Pattern_Generator_A_avalon_mm_registers_slave_agent.m0} {Pattern_Generator_A_avalon_mm_registers_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {Pattern_Generator_A_avalon_mm_registers_slave_agent.m0/Pattern_Generator_A_avalon_mm_registers_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {Pattern_Generator_A_avalon_mm_registers_slave_agent.m0/Pattern_Generator_A_avalon_mm_registers_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {Pattern_Generator_A_avalon_mm_registers_slave_agent.m0/Pattern_Generator_A_avalon_mm_registers_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {Pattern_Generator_A_avalon_mm_registers_slave_agent.rf_source} {Pattern_Generator_A_avalon_mm_registers_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {Pattern_Generator_A_avalon_mm_registers_slave_agent_rsp_fifo.out} {Pattern_Generator_A_avalon_mm_registers_slave_agent.rf_sink} {avalon_streaming};add_connection {Pattern_Generator_A_avalon_mm_registers_slave_agent.rdata_fifo_src} {Pattern_Generator_A_avalon_mm_registers_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_001.src} {Pattern_Generator_A_avalon_mm_registers_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_001.src/Pattern_Generator_A_avalon_mm_registers_slave_agent.cp} {qsys_mm.command};add_connection {Communication_Module_A_avalon_mm_registers_slave_agent.m0} {Communication_Module_A_avalon_mm_registers_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {Communication_Module_A_avalon_mm_registers_slave_agent.m0/Communication_Module_A_avalon_mm_registers_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {Communication_Module_A_avalon_mm_registers_slave_agent.m0/Communication_Module_A_avalon_mm_registers_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {Communication_Module_A_avalon_mm_registers_slave_agent.m0/Communication_Module_A_avalon_mm_registers_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {Communication_Module_A_avalon_mm_registers_slave_agent.rf_source} {Communication_Module_A_avalon_mm_registers_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {Communication_Module_A_avalon_mm_registers_slave_agent_rsp_fifo.out} {Communication_Module_A_avalon_mm_registers_slave_agent.rf_sink} {avalon_streaming};add_connection {Communication_Module_A_avalon_mm_registers_slave_agent.rdata_fifo_src} {Communication_Module_A_avalon_mm_registers_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_002.src} {Communication_Module_A_avalon_mm_registers_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_002.src/Communication_Module_A_avalon_mm_registers_slave_agent.cp} {qsys_mm.command};add_connection {sysid_qsys_control_slave_agent.m0} {sysid_qsys_control_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {sysid_qsys_control_slave_agent.m0/sysid_qsys_control_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {sysid_qsys_control_slave_agent.m0/sysid_qsys_control_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {sysid_qsys_control_slave_agent.m0/sysid_qsys_control_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {sysid_qsys_control_slave_agent.rf_source} {sysid_qsys_control_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {sysid_qsys_control_slave_agent_rsp_fifo.out} {sysid_qsys_control_slave_agent.rf_sink} {avalon_streaming};add_connection {sysid_qsys_control_slave_agent.rdata_fifo_src} {sysid_qsys_control_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_003.src} {sysid_qsys_control_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_003.src/sysid_qsys_control_slave_agent.cp} {qsys_mm.command};add_connection {dma_DDR_M_csr_agent.m0} {dma_DDR_M_csr_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {dma_DDR_M_csr_agent.m0/dma_DDR_M_csr_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {dma_DDR_M_csr_agent.m0/dma_DDR_M_csr_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {dma_DDR_M_csr_agent.m0/dma_DDR_M_csr_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {dma_DDR_M_csr_agent.rf_source} {dma_DDR_M_csr_agent_rsp_fifo.in} {avalon_streaming};add_connection {dma_DDR_M_csr_agent_rsp_fifo.out} {dma_DDR_M_csr_agent.rf_sink} {avalon_streaming};add_connection {dma_DDR_M_csr_agent.rdata_fifo_src} {dma_DDR_M_csr_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_004.src} {dma_DDR_M_csr_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_004.src/dma_DDR_M_csr_agent.cp} {qsys_mm.command};add_connection {nios2_gen2_0_debug_mem_slave_agent.m0} {nios2_gen2_0_debug_mem_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {nios2_gen2_0_debug_mem_slave_agent.m0/nios2_gen2_0_debug_mem_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {nios2_gen2_0_debug_mem_slave_agent.m0/nios2_gen2_0_debug_mem_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {nios2_gen2_0_debug_mem_slave_agent.m0/nios2_gen2_0_debug_mem_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {nios2_gen2_0_debug_mem_slave_agent.rf_source} {nios2_gen2_0_debug_mem_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {nios2_gen2_0_debug_mem_slave_agent_rsp_fifo.out} {nios2_gen2_0_debug_mem_slave_agent.rf_sink} {avalon_streaming};add_connection {nios2_gen2_0_debug_mem_slave_agent.rdata_fifo_src} {nios2_gen2_0_debug_mem_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {dma_DDR_M_descriptor_slave_agent.m0} {dma_DDR_M_descriptor_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {dma_DDR_M_descriptor_slave_agent.m0/dma_DDR_M_descriptor_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {dma_DDR_M_descriptor_slave_agent.m0/dma_DDR_M_descriptor_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {dma_DDR_M_descriptor_slave_agent.m0/dma_DDR_M_descriptor_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {dma_DDR_M_descriptor_slave_agent.rf_source} {dma_DDR_M_descriptor_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {dma_DDR_M_descriptor_slave_agent_rsp_fifo.out} {dma_DDR_M_descriptor_slave_agent.rf_sink} {avalon_streaming};add_connection {dma_DDR_M_descriptor_slave_agent.rdata_fifo_src} {dma_DDR_M_descriptor_slave_agent_rdata_fifo.in} {avalon_streaming};add_connection {dma_DDR_M_descriptor_slave_agent_rdata_fifo.out} {dma_DDR_M_descriptor_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {clock_bridge_afi_50_s0_agent.m0} {clock_bridge_afi_50_s0_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {clock_bridge_afi_50_s0_agent.m0/clock_bridge_afi_50_s0_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {clock_bridge_afi_50_s0_agent.m0/clock_bridge_afi_50_s0_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {clock_bridge_afi_50_s0_agent.m0/clock_bridge_afi_50_s0_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {clock_bridge_afi_50_s0_agent.rf_source} {clock_bridge_afi_50_s0_agent_rsp_fifo.in} {avalon_streaming};add_connection {clock_bridge_afi_50_s0_agent_rsp_fifo.out} {clock_bridge_afi_50_s0_agent.rf_sink} {avalon_streaming};add_connection {clock_bridge_afi_50_s0_agent.rdata_fifo_src} {clock_bridge_afi_50_s0_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_007.src} {clock_bridge_afi_50_s0_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_007.src/clock_bridge_afi_50_s0_agent.cp} {qsys_mm.command};add_connection {onchip_memory_s1_agent.m0} {onchip_memory_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {onchip_memory_s1_agent.m0/onchip_memory_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {onchip_memory_s1_agent.m0/onchip_memory_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {onchip_memory_s1_agent.m0/onchip_memory_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {onchip_memory_s1_agent.rf_source} {onchip_memory_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {onchip_memory_s1_agent_rsp_fifo.out} {onchip_memory_s1_agent.rf_sink} {avalon_streaming};add_connection {onchip_memory_s1_agent.rdata_fifo_src} {onchip_memory_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {descriptor_memory_s1_agent.m0} {descriptor_memory_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {descriptor_memory_s1_agent.m0/descriptor_memory_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {descriptor_memory_s1_agent.m0/descriptor_memory_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {descriptor_memory_s1_agent.m0/descriptor_memory_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {descriptor_memory_s1_agent.rf_source} {descriptor_memory_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {descriptor_memory_s1_agent_rsp_fifo.out} {descriptor_memory_s1_agent.rf_sink} {avalon_streaming};add_connection {descriptor_memory_s1_agent.rdata_fifo_src} {descriptor_memory_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_009.src} {descriptor_memory_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_009.src/descriptor_memory_s1_agent.cp} {qsys_mm.command};add_connection {nios2_gen2_0_data_master_agent.cp} {router.sink} {avalon_streaming};preview_set_connection_tag {nios2_gen2_0_data_master_agent.cp/router.sink} {qsys_mm.command};add_connection {router.src} {cmd_demux.sink} {avalon_streaming};preview_set_connection_tag {router.src/cmd_demux.sink} {qsys_mm.command};add_connection {nios2_gen2_0_instruction_master_agent.cp} {router_001.sink} {avalon_streaming};preview_set_connection_tag {nios2_gen2_0_instruction_master_agent.cp/router_001.sink} {qsys_mm.command};add_connection {jtag_uart_0_avalon_jtag_slave_agent.rp} {router_002.sink} {avalon_streaming};preview_set_connection_tag {jtag_uart_0_avalon_jtag_slave_agent.rp/router_002.sink} {qsys_mm.response};add_connection {router_002.src} {rsp_demux.sink} {avalon_streaming};preview_set_connection_tag {router_002.src/rsp_demux.sink} {qsys_mm.response};add_connection {Pattern_Generator_A_avalon_mm_registers_slave_agent.rp} {router_003.sink} {avalon_streaming};preview_set_connection_tag {Pattern_Generator_A_avalon_mm_registers_slave_agent.rp/router_003.sink} {qsys_mm.response};add_connection {router_003.src} {rsp_demux_001.sink} {avalon_streaming};preview_set_connection_tag {router_003.src/rsp_demux_001.sink} {qsys_mm.response};add_connection {Communication_Module_A_avalon_mm_registers_slave_agent.rp} {router_004.sink} {avalon_streaming};preview_set_connection_tag {Communication_Module_A_avalon_mm_registers_slave_agent.rp/router_004.sink} {qsys_mm.response};add_connection {router_004.src} {rsp_demux_002.sink} {avalon_streaming};preview_set_connection_tag {router_004.src/rsp_demux_002.sink} {qsys_mm.response};add_connection {sysid_qsys_control_slave_agent.rp} {router_005.sink} {avalon_streaming};preview_set_connection_tag {sysid_qsys_control_slave_agent.rp/router_005.sink} {qsys_mm.response};add_connection {router_005.src} {rsp_demux_003.sink} {avalon_streaming};preview_set_connection_tag {router_005.src/rsp_demux_003.sink} {qsys_mm.response};add_connection {dma_DDR_M_csr_agent.rp} {router_006.sink} {avalon_streaming};preview_set_connection_tag {dma_DDR_M_csr_agent.rp/router_006.sink} {qsys_mm.response};add_connection {router_006.src} {rsp_demux_004.sink} {avalon_streaming};preview_set_connection_tag {router_006.src/rsp_demux_004.sink} {qsys_mm.response};add_connection {nios2_gen2_0_debug_mem_slave_agent.rp} {router_007.sink} {avalon_streaming};preview_set_connection_tag {nios2_gen2_0_debug_mem_slave_agent.rp/router_007.sink} {qsys_mm.response};add_connection {router_007.src} {rsp_demux_005.sink} {avalon_streaming};preview_set_connection_tag {router_007.src/rsp_demux_005.sink} {qsys_mm.response};add_connection {dma_DDR_M_descriptor_slave_agent.rp} {router_008.sink} {avalon_streaming};preview_set_connection_tag {dma_DDR_M_descriptor_slave_agent.rp/router_008.sink} {qsys_mm.response};add_connection {clock_bridge_afi_50_s0_agent.rp} {router_009.sink} {avalon_streaming};preview_set_connection_tag {clock_bridge_afi_50_s0_agent.rp/router_009.sink} {qsys_mm.response};add_connection {router_009.src} {rsp_demux_007.sink} {avalon_streaming};preview_set_connection_tag {router_009.src/rsp_demux_007.sink} {qsys_mm.response};add_connection {onchip_memory_s1_agent.rp} {router_010.sink} {avalon_streaming};preview_set_connection_tag {onchip_memory_s1_agent.rp/router_010.sink} {qsys_mm.response};add_connection {router_010.src} {rsp_demux_008.sink} {avalon_streaming};preview_set_connection_tag {router_010.src/rsp_demux_008.sink} {qsys_mm.response};add_connection {descriptor_memory_s1_agent.rp} {router_011.sink} {avalon_streaming};preview_set_connection_tag {descriptor_memory_s1_agent.rp/router_011.sink} {qsys_mm.response};add_connection {router_011.src} {rsp_demux_009.sink} {avalon_streaming};preview_set_connection_tag {router_011.src/rsp_demux_009.sink} {qsys_mm.response};add_connection {router_001.src} {nios2_gen2_0_instruction_master_limiter.cmd_sink} {avalon_streaming};preview_set_connection_tag {router_001.src/nios2_gen2_0_instruction_master_limiter.cmd_sink} {qsys_mm.command};add_connection {nios2_gen2_0_instruction_master_limiter.cmd_src} {cmd_demux_001.sink} {avalon_streaming};preview_set_connection_tag {nios2_gen2_0_instruction_master_limiter.cmd_src/cmd_demux_001.sink} {qsys_mm.command};add_connection {rsp_mux_001.src} {nios2_gen2_0_instruction_master_limiter.rsp_sink} {avalon_streaming};preview_set_connection_tag {rsp_mux_001.src/nios2_gen2_0_instruction_master_limiter.rsp_sink} {qsys_mm.response};add_connection {nios2_gen2_0_instruction_master_limiter.rsp_src} {nios2_gen2_0_instruction_master_agent.rp} {avalon_streaming};preview_set_connection_tag {nios2_gen2_0_instruction_master_limiter.rsp_src/nios2_gen2_0_instruction_master_agent.rp} {qsys_mm.response};add_connection {cmd_mux_005.src} {nios2_gen2_0_debug_mem_slave_burst_adapter.sink0} {avalon_streaming};preview_set_connection_tag {cmd_mux_005.src/nios2_gen2_0_debug_mem_slave_burst_adapter.sink0} {qsys_mm.command};add_connection {nios2_gen2_0_debug_mem_slave_burst_adapter.source0} {nios2_gen2_0_debug_mem_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {nios2_gen2_0_debug_mem_slave_burst_adapter.source0/nios2_gen2_0_debug_mem_slave_agent.cp} {qsys_mm.command};add_connection {cmd_mux_008.src} {onchip_memory_s1_burst_adapter.sink0} {avalon_streaming};preview_set_connection_tag {cmd_mux_008.src/onchip_memory_s1_burst_adapter.sink0} {qsys_mm.command};add_connection {onchip_memory_s1_burst_adapter.source0} {onchip_memory_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {onchip_memory_s1_burst_adapter.source0/onchip_memory_s1_agent.cp} {qsys_mm.command};add_connection {cmd_demux.src0} {cmd_mux.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.command};add_connection {cmd_demux.src1} {cmd_mux_001.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src1/cmd_mux_001.sink0} {qsys_mm.command};add_connection {cmd_demux.src2} {cmd_mux_002.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src2/cmd_mux_002.sink0} {qsys_mm.command};add_connection {cmd_demux.src3} {cmd_mux_003.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src3/cmd_mux_003.sink0} {qsys_mm.command};add_connection {cmd_demux.src4} {cmd_mux_004.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src4/cmd_mux_004.sink0} {qsys_mm.command};add_connection {cmd_demux.src5} {cmd_mux_005.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src5/cmd_mux_005.sink0} {qsys_mm.command};add_connection {cmd_demux.src6} {cmd_mux_006.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src6/cmd_mux_006.sink0} {qsys_mm.command};add_connection {cmd_demux.src7} {cmd_mux_007.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src7/cmd_mux_007.sink0} {qsys_mm.command};add_connection {cmd_demux.src8} {cmd_mux_008.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src8/cmd_mux_008.sink0} {qsys_mm.command};add_connection {cmd_demux.src9} {cmd_mux_009.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src9/cmd_mux_009.sink0} {qsys_mm.command};add_connection {cmd_demux_001.src0} {cmd_mux_005.sink1} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src0/cmd_mux_005.sink1} {qsys_mm.command};add_connection {cmd_demux_001.src1} {cmd_mux_008.sink1} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src1/cmd_mux_008.sink1} {qsys_mm.command};add_connection {rsp_demux.src0} {rsp_mux.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.response};add_connection {rsp_demux_001.src0} {rsp_mux.sink1} {avalon_streaming};preview_set_connection_tag {rsp_demux_001.src0/rsp_mux.sink1} {qsys_mm.response};add_connection {rsp_demux_002.src0} {rsp_mux.sink2} {avalon_streaming};preview_set_connection_tag {rsp_demux_002.src0/rsp_mux.sink2} {qsys_mm.response};add_connection {rsp_demux_003.src0} {rsp_mux.sink3} {avalon_streaming};preview_set_connection_tag {rsp_demux_003.src0/rsp_mux.sink3} {qsys_mm.response};add_connection {rsp_demux_004.src0} {rsp_mux.sink4} {avalon_streaming};preview_set_connection_tag {rsp_demux_004.src0/rsp_mux.sink4} {qsys_mm.response};add_connection {rsp_demux_005.src0} {rsp_mux.sink5} {avalon_streaming};preview_set_connection_tag {rsp_demux_005.src0/rsp_mux.sink5} {qsys_mm.response};add_connection {rsp_demux_005.src1} {rsp_mux_001.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux_005.src1/rsp_mux_001.sink0} {qsys_mm.response};add_connection {rsp_demux_006.src0} {rsp_mux.sink6} {avalon_streaming};preview_set_connection_tag {rsp_demux_006.src0/rsp_mux.sink6} {qsys_mm.response};add_connection {rsp_demux_007.src0} {rsp_mux.sink7} {avalon_streaming};preview_set_connection_tag {rsp_demux_007.src0/rsp_mux.sink7} {qsys_mm.response};add_connection {rsp_demux_008.src0} {rsp_mux.sink8} {avalon_streaming};preview_set_connection_tag {rsp_demux_008.src0/rsp_mux.sink8} {qsys_mm.response};add_connection {rsp_demux_008.src1} {rsp_mux_001.sink1} {avalon_streaming};preview_set_connection_tag {rsp_demux_008.src1/rsp_mux_001.sink1} {qsys_mm.response};add_connection {rsp_demux_009.src0} {rsp_mux.sink9} {avalon_streaming};preview_set_connection_tag {rsp_demux_009.src0/rsp_mux.sink9} {qsys_mm.response};add_connection {cmd_mux_006.src} {dma_DDR_M_descriptor_slave_cmd_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {cmd_mux_006.src/dma_DDR_M_descriptor_slave_cmd_width_adapter.sink} {qsys_mm.command};add_connection {dma_DDR_M_descriptor_slave_cmd_width_adapter.src} {dma_DDR_M_descriptor_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {dma_DDR_M_descriptor_slave_cmd_width_adapter.src/dma_DDR_M_descriptor_slave_agent.cp} {qsys_mm.command};add_connection {router_008.src} {dma_DDR_M_descriptor_slave_rsp_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {router_008.src/dma_DDR_M_descriptor_slave_rsp_width_adapter.sink} {qsys_mm.response};add_connection {dma_DDR_M_descriptor_slave_rsp_width_adapter.src} {rsp_demux_006.sink} {avalon_streaming};preview_set_connection_tag {dma_DDR_M_descriptor_slave_rsp_width_adapter.src/rsp_demux_006.sink} {qsys_mm.response};add_connection {nios2_gen2_0_instruction_master_limiter.cmd_valid} {cmd_demux_001.sink_valid} {avalon_streaming};add_connection {nios2_gen2_0_reset_reset_bridge.out_reset} {nios2_gen2_0_data_master_translator.reset} {reset};add_connection {nios2_gen2_0_reset_reset_bridge.out_reset} {nios2_gen2_0_instruction_master_translator.reset} {reset};add_connection {nios2_gen2_0_reset_reset_bridge.out_reset} {nios2_gen2_0_debug_mem_slave_translator.reset} {reset};add_connection {nios2_gen2_0_reset_reset_bridge.out_reset} {nios2_gen2_0_data_master_agent.clk_reset} {reset};add_connection {nios2_gen2_0_reset_reset_bridge.out_reset} {nios2_gen2_0_instruction_master_agent.clk_reset} {reset};add_connection {nios2_gen2_0_reset_reset_bridge.out_reset} {nios2_gen2_0_debug_mem_slave_agent.clk_reset} {reset};add_connection {nios2_gen2_0_reset_reset_bridge.out_reset} {nios2_gen2_0_debug_mem_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {nios2_gen2_0_reset_reset_bridge.out_reset} {router.clk_reset} {reset};add_connection {nios2_gen2_0_reset_reset_bridge.out_reset} {router_001.clk_reset} {reset};add_connection {nios2_gen2_0_reset_reset_bridge.out_reset} {router_007.clk_reset} {reset};add_connection {nios2_gen2_0_reset_reset_bridge.out_reset} {nios2_gen2_0_instruction_master_limiter.clk_reset} {reset};add_connection {nios2_gen2_0_reset_reset_bridge.out_reset} {nios2_gen2_0_debug_mem_slave_burst_adapter.cr0_reset} {reset};add_connection {nios2_gen2_0_reset_reset_bridge.out_reset} {cmd_demux.clk_reset} {reset};add_connection {nios2_gen2_0_reset_reset_bridge.out_reset} {cmd_demux_001.clk_reset} {reset};add_connection {nios2_gen2_0_reset_reset_bridge.out_reset} {cmd_mux_005.clk_reset} {reset};add_connection {nios2_gen2_0_reset_reset_bridge.out_reset} {rsp_demux_005.clk_reset} {reset};add_connection {nios2_gen2_0_reset_reset_bridge.out_reset} {rsp_mux.clk_reset} {reset};add_connection {nios2_gen2_0_reset_reset_bridge.out_reset} {rsp_mux_001.clk_reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {jtag_uart_0_avalon_jtag_slave_translator.reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {Pattern_Generator_A_avalon_mm_registers_slave_translator.reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {Communication_Module_A_avalon_mm_registers_slave_translator.reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {sysid_qsys_control_slave_translator.reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {dma_DDR_M_csr_translator.reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {dma_DDR_M_descriptor_slave_translator.reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {clock_bridge_afi_50_s0_translator.reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {onchip_memory_s1_translator.reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {jtag_uart_0_avalon_jtag_slave_agent.clk_reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {Pattern_Generator_A_avalon_mm_registers_slave_agent.clk_reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {Pattern_Generator_A_avalon_mm_registers_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {Communication_Module_A_avalon_mm_registers_slave_agent.clk_reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {Communication_Module_A_avalon_mm_registers_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {sysid_qsys_control_slave_agent.clk_reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {sysid_qsys_control_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {dma_DDR_M_csr_agent.clk_reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {dma_DDR_M_csr_agent_rsp_fifo.clk_reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {dma_DDR_M_descriptor_slave_agent.clk_reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {dma_DDR_M_descriptor_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {dma_DDR_M_descriptor_slave_agent_rdata_fifo.clk_reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {clock_bridge_afi_50_s0_agent.clk_reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {clock_bridge_afi_50_s0_agent_rsp_fifo.clk_reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {onchip_memory_s1_agent.clk_reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {onchip_memory_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {router_002.clk_reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {router_003.clk_reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {router_004.clk_reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {router_005.clk_reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {router_006.clk_reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {router_008.clk_reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {router_009.clk_reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {router_010.clk_reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {onchip_memory_s1_burst_adapter.cr0_reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {cmd_mux.clk_reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {cmd_mux_001.clk_reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {cmd_mux_002.clk_reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {cmd_mux_003.clk_reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {cmd_mux_004.clk_reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {cmd_mux_006.clk_reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {cmd_mux_007.clk_reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {cmd_mux_008.clk_reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {rsp_demux.clk_reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {rsp_demux_001.clk_reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {rsp_demux_002.clk_reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {rsp_demux_003.clk_reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {rsp_demux_004.clk_reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {rsp_demux_006.clk_reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {rsp_demux_007.clk_reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {rsp_demux_008.clk_reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {dma_DDR_M_descriptor_slave_cmd_width_adapter.clk_reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {dma_DDR_M_descriptor_slave_rsp_width_adapter.clk_reset} {reset};add_connection {descriptor_memory_reset1_reset_bridge.out_reset} {descriptor_memory_s1_translator.reset} {reset};add_connection {descriptor_memory_reset1_reset_bridge.out_reset} {descriptor_memory_s1_agent.clk_reset} {reset};add_connection {descriptor_memory_reset1_reset_bridge.out_reset} {descriptor_memory_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {descriptor_memory_reset1_reset_bridge.out_reset} {router_011.clk_reset} {reset};add_connection {descriptor_memory_reset1_reset_bridge.out_reset} {cmd_mux_009.clk_reset} {reset};add_connection {descriptor_memory_reset1_reset_bridge.out_reset} {rsp_demux_009.clk_reset} {reset};add_connection {clk_100_clk_clock_bridge.out_clk} {nios2_gen2_0_data_master_translator.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {nios2_gen2_0_instruction_master_translator.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {jtag_uart_0_avalon_jtag_slave_translator.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {Pattern_Generator_A_avalon_mm_registers_slave_translator.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {Communication_Module_A_avalon_mm_registers_slave_translator.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {sysid_qsys_control_slave_translator.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {dma_DDR_M_csr_translator.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {nios2_gen2_0_debug_mem_slave_translator.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {dma_DDR_M_descriptor_slave_translator.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {clock_bridge_afi_50_s0_translator.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {onchip_memory_s1_translator.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {descriptor_memory_s1_translator.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {nios2_gen2_0_data_master_agent.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {nios2_gen2_0_instruction_master_agent.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {jtag_uart_0_avalon_jtag_slave_agent.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {Pattern_Generator_A_avalon_mm_registers_slave_agent.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {Pattern_Generator_A_avalon_mm_registers_slave_agent_rsp_fifo.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {Communication_Module_A_avalon_mm_registers_slave_agent.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {Communication_Module_A_avalon_mm_registers_slave_agent_rsp_fifo.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {sysid_qsys_control_slave_agent.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {sysid_qsys_control_slave_agent_rsp_fifo.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {dma_DDR_M_csr_agent.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {dma_DDR_M_csr_agent_rsp_fifo.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {nios2_gen2_0_debug_mem_slave_agent.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {nios2_gen2_0_debug_mem_slave_agent_rsp_fifo.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {dma_DDR_M_descriptor_slave_agent.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {dma_DDR_M_descriptor_slave_agent_rsp_fifo.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {dma_DDR_M_descriptor_slave_agent_rdata_fifo.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {clock_bridge_afi_50_s0_agent.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {clock_bridge_afi_50_s0_agent_rsp_fifo.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {onchip_memory_s1_agent.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {onchip_memory_s1_agent_rsp_fifo.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {descriptor_memory_s1_agent.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {descriptor_memory_s1_agent_rsp_fifo.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {router.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {router_001.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {router_002.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {router_003.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {router_004.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {router_005.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {router_006.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {router_007.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {router_008.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {router_009.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {router_010.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {router_011.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {nios2_gen2_0_instruction_master_limiter.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {nios2_gen2_0_debug_mem_slave_burst_adapter.cr0} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {onchip_memory_s1_burst_adapter.cr0} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {cmd_demux.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {rsp_mux.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {cmd_demux_001.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {rsp_mux_001.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {cmd_mux.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {rsp_demux.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {cmd_mux_001.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {rsp_demux_001.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {cmd_mux_002.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {rsp_demux_002.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {cmd_mux_003.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {rsp_demux_003.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {cmd_mux_004.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {rsp_demux_004.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {cmd_mux_005.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {rsp_demux_005.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {cmd_mux_006.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {rsp_demux_006.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {cmd_mux_007.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {rsp_demux_007.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {cmd_mux_008.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {rsp_demux_008.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {cmd_mux_009.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {rsp_demux_009.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {dma_DDR_M_descriptor_slave_cmd_width_adapter.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {dma_DDR_M_descriptor_slave_rsp_width_adapter.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {nios2_gen2_0_reset_reset_bridge.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {jtag_uart_0_reset_reset_bridge.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {descriptor_memory_reset1_reset_bridge.clk} {clock};add_interface {clk_100_clk} {clock} {slave};set_interface_property {clk_100_clk} {EXPORT_OF} {clk_100_clk_clock_bridge.in_clk};add_interface {descriptor_memory_reset1_reset_bridge_in_reset} {reset} {slave};set_interface_property {descriptor_memory_reset1_reset_bridge_in_reset} {EXPORT_OF} {descriptor_memory_reset1_reset_bridge.in_reset};add_interface {jtag_uart_0_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {jtag_uart_0_reset_reset_bridge_in_reset} {EXPORT_OF} {jtag_uart_0_reset_reset_bridge.in_reset};add_interface {nios2_gen2_0_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {nios2_gen2_0_reset_reset_bridge_in_reset} {EXPORT_OF} {nios2_gen2_0_reset_reset_bridge.in_reset};add_interface {nios2_gen2_0_data_master} {avalon} {slave};set_interface_property {nios2_gen2_0_data_master} {EXPORT_OF} {nios2_gen2_0_data_master_translator.avalon_anti_master_0};add_interface {nios2_gen2_0_instruction_master} {avalon} {slave};set_interface_property {nios2_gen2_0_instruction_master} {EXPORT_OF} {nios2_gen2_0_instruction_master_translator.avalon_anti_master_0};add_interface {clock_bridge_afi_50_s0} {avalon} {master};set_interface_property {clock_bridge_afi_50_s0} {EXPORT_OF} {clock_bridge_afi_50_s0_translator.avalon_anti_slave_0};add_interface {Communication_Module_A_avalon_mm_registers_slave} {avalon} {master};set_interface_property {Communication_Module_A_avalon_mm_registers_slave} {EXPORT_OF} {Communication_Module_A_avalon_mm_registers_slave_translator.avalon_anti_slave_0};add_interface {descriptor_memory_s1} {avalon} {master};set_interface_property {descriptor_memory_s1} {EXPORT_OF} {descriptor_memory_s1_translator.avalon_anti_slave_0};add_interface {dma_DDR_M_csr} {avalon} {master};set_interface_property {dma_DDR_M_csr} {EXPORT_OF} {dma_DDR_M_csr_translator.avalon_anti_slave_0};add_interface {dma_DDR_M_descriptor_slave} {avalon} {master};set_interface_property {dma_DDR_M_descriptor_slave} {EXPORT_OF} {dma_DDR_M_descriptor_slave_translator.avalon_anti_slave_0};add_interface {jtag_uart_0_avalon_jtag_slave} {avalon} {master};set_interface_property {jtag_uart_0_avalon_jtag_slave} {EXPORT_OF} {jtag_uart_0_avalon_jtag_slave_translator.avalon_anti_slave_0};add_interface {nios2_gen2_0_debug_mem_slave} {avalon} {master};set_interface_property {nios2_gen2_0_debug_mem_slave} {EXPORT_OF} {nios2_gen2_0_debug_mem_slave_translator.avalon_anti_slave_0};add_interface {onchip_memory_s1} {avalon} {master};set_interface_property {onchip_memory_s1} {EXPORT_OF} {onchip_memory_s1_translator.avalon_anti_slave_0};add_interface {Pattern_Generator_A_avalon_mm_registers_slave} {avalon} {master};set_interface_property {Pattern_Generator_A_avalon_mm_registers_slave} {EXPORT_OF} {Pattern_Generator_A_avalon_mm_registers_slave_translator.avalon_anti_slave_0};add_interface {sysid_qsys_control_slave} {avalon} {master};set_interface_property {sysid_qsys_control_slave} {EXPORT_OF} {sysid_qsys_control_slave_translator.avalon_anti_slave_0};set_module_assignment {interconnect_id.Communication_Module_A.avalon_mm_registers_slave} {0};set_module_assignment {interconnect_id.Pattern_Generator_A.avalon_mm_registers_slave} {1};set_module_assignment {interconnect_id.clock_bridge_afi_50.s0} {2};set_module_assignment {interconnect_id.descriptor_memory.s1} {3};set_module_assignment {interconnect_id.dma_DDR_M.csr} {4};set_module_assignment {interconnect_id.dma_DDR_M.descriptor_slave} {5};set_module_assignment {interconnect_id.jtag_uart_0.avalon_jtag_slave} {6};set_module_assignment {interconnect_id.nios2_gen2_0.data_master} {0};set_module_assignment {interconnect_id.nios2_gen2_0.debug_mem_slave} {7};set_module_assignment {interconnect_id.nios2_gen2_0.instruction_master} {1};set_module_assignment {interconnect_id.onchip_memory.s1} {8};set_module_assignment {interconnect_id.sysid_qsys.control_slave} {9};" />
  <generatedFiles>
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/MebX_Qsys_Project_Burst_mm_interconnect_0.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/altera_merlin_master_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/altera_merlin_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/altera_merlin_master_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/altera_merlin_slave_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/MebX_Qsys_Project_Burst_mm_interconnect_0_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/MebX_Qsys_Project_Burst_mm_interconnect_0_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/MebX_Qsys_Project_Burst_mm_interconnect_0_router_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/MebX_Qsys_Project_Burst_mm_interconnect_0_router_007.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/MebX_Qsys_Project_Burst_mm_interconnect_0_router_008.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/altera_merlin_traffic_limiter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/altera_merlin_reorder_memory.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/altera_merlin_burst_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/altera_merlin_burst_adapter_new.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/altera_incr_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/altera_wrap_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/altera_default_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/altera_merlin_address_alignment.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/altera_avalon_st_pipeline_stage.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/MebX_Qsys_Project_Burst_mm_interconnect_0_cmd_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/MebX_Qsys_Project_Burst_mm_interconnect_0_cmd_demux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/MebX_Qsys_Project_Burst_mm_interconnect_0_cmd_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/MebX_Qsys_Project_Burst_mm_interconnect_0_cmd_mux_005.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/MebX_Qsys_Project_Burst_mm_interconnect_0_rsp_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/MebX_Qsys_Project_Burst_mm_interconnect_0_rsp_demux_005.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/MebX_Qsys_Project_Burst_mm_interconnect_0_rsp_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/MebX_Qsys_Project_Burst_mm_interconnect_0_rsp_mux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/altera_merlin_width_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/altera_merlin_address_alignment.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/MebX_Qsys_Project_Burst_mm_interconnect_0_avalon_st_adapter.v"
       type="VERILOG" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/MebX_Qsys_Project_Burst_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/MebX_Qsys_Project_Burst_mm_interconnect_0_avalon_st_adapter_006.v"
       type="VERILOG" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/MebX_Qsys_Project_Burst_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_traffic_limiter/altera_merlin_traffic_limiter_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_burst_adapter/altera_merlin_burst_adapter_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="MebX_Qsys_Project_Burst" as="mm_interconnect_0" />
  <messages>
   <message level="Debug" culprit="MebX_Qsys_Project_Burst">queue size: 16 starting:altera_mm_interconnect "submodules/MebX_Qsys_Project_Burst_mm_interconnect_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>80</b> modules, <b>265</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>80</b> modules, <b>265</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>80</b> modules, <b>265</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>80</b> modules, <b>265</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>80</b> modules, <b>265</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>80</b> modules, <b>265</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>80</b> modules, <b>265</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>80</b> modules, <b>265</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>80</b> modules, <b>265</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>80</b> modules, <b>265</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>80</b> modules, <b>265</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>80</b> modules, <b>265</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>80</b> modules, <b>265</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter.error_adapter_0">Timing: ELA:1/0.005s</message>
   <message level="Debug" culprit="avalon_st_adapter">Timing: COM:3/0.009s/0.010s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_001">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_001.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.error_adapter_0">Timing: ELA:1/0.004s</message>
   <message level="Debug" culprit="avalon_st_adapter_001">Timing: COM:3/0.009s/0.009s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_002">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_002.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_002.rst_bridge_0">Timing: ELA:2/0.001s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_002.error_adapter_0">Timing: ELA:1/0.005s</message>
   <message level="Debug" culprit="avalon_st_adapter_002">Timing: COM:3/0.013s/0.023s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_003">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_003.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_003.rst_bridge_0">Timing: ELA:2/0.001s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_003.error_adapter_0">Timing: ELA:1/0.004s</message>
   <message level="Debug" culprit="avalon_st_adapter_003">Timing: COM:3/0.009s/0.010s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_004">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_004.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_004.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_004.error_adapter_0">Timing: ELA:1/0.006s</message>
   <message level="Debug" culprit="avalon_st_adapter_004">Timing: COM:3/0.009s/0.010s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_005">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_005.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_005.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_005.error_adapter_0">Timing: ELA:1/0.005s</message>
   <message level="Debug" culprit="avalon_st_adapter_005">Timing: COM:3/0.008s/0.009s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_006">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_006.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_006.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_006.error_adapter_0">Timing: ELA:1/0.004s</message>
   <message level="Debug" culprit="avalon_st_adapter_006">Timing: COM:3/0.008s/0.009s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_007">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_007.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_007.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_007.error_adapter_0">Timing: ELA:1/0.004s</message>
   <message level="Debug" culprit="avalon_st_adapter_007">Timing: COM:3/0.008s/0.009s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_008">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_008.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_008.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_008.error_adapter_0">Timing: ELA:1/0.005s</message>
   <message level="Debug" culprit="avalon_st_adapter_008">Timing: COM:3/0.008s/0.009s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_009">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_009.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_009.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_009.error_adapter_0">Timing: ELA:1/0.005s</message>
   <message level="Debug" culprit="avalon_st_adapter_009">Timing: COM:3/0.013s/0.021s</message>
   <message
       level="Debug"
       culprit="com_altera_sopcmodel_transforms_avalonst_AvalonStreamingTransform"><![CDATA[After transform: <b>90</b> modules, <b>295</b> connections]]></message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/MebX_Qsys_Project_Burst_mm_interconnect_0_router</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/MebX_Qsys_Project_Burst_mm_interconnect_0_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/MebX_Qsys_Project_Burst_mm_interconnect_0_router_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/MebX_Qsys_Project_Burst_mm_interconnect_0_router_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/MebX_Qsys_Project_Burst_mm_interconnect_0_router_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/MebX_Qsys_Project_Burst_mm_interconnect_0_router_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/MebX_Qsys_Project_Burst_mm_interconnect_0_router_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/MebX_Qsys_Project_Burst_mm_interconnect_0_router_007</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/MebX_Qsys_Project_Burst_mm_interconnect_0_router_008</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/MebX_Qsys_Project_Burst_mm_interconnect_0_router_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/MebX_Qsys_Project_Burst_mm_interconnect_0_router_007</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/MebX_Qsys_Project_Burst_mm_interconnect_0_router_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_traffic_limiter</b> "<b>submodules/altera_merlin_traffic_limiter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_burst_adapter</b> "<b>submodules/altera_merlin_burst_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_burst_adapter</b> "<b>submodules/altera_merlin_burst_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/MebX_Qsys_Project_Burst_mm_interconnect_0_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/MebX_Qsys_Project_Burst_mm_interconnect_0_cmd_demux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/MebX_Qsys_Project_Burst_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/MebX_Qsys_Project_Burst_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/MebX_Qsys_Project_Burst_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/MebX_Qsys_Project_Burst_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/MebX_Qsys_Project_Burst_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/MebX_Qsys_Project_Burst_mm_interconnect_0_cmd_mux_005</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/MebX_Qsys_Project_Burst_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/MebX_Qsys_Project_Burst_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/MebX_Qsys_Project_Burst_mm_interconnect_0_cmd_mux_005</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/MebX_Qsys_Project_Burst_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/MebX_Qsys_Project_Burst_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/MebX_Qsys_Project_Burst_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/MebX_Qsys_Project_Burst_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/MebX_Qsys_Project_Burst_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/MebX_Qsys_Project_Burst_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/MebX_Qsys_Project_Burst_mm_interconnect_0_rsp_demux_005</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/MebX_Qsys_Project_Burst_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/MebX_Qsys_Project_Burst_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/MebX_Qsys_Project_Burst_mm_interconnect_0_rsp_demux_005</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/MebX_Qsys_Project_Burst_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/MebX_Qsys_Project_Burst_mm_interconnect_0_rsp_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/MebX_Qsys_Project_Burst_mm_interconnect_0_rsp_mux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/MebX_Qsys_Project_Burst_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/MebX_Qsys_Project_Burst_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/MebX_Qsys_Project_Burst_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/MebX_Qsys_Project_Burst_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/MebX_Qsys_Project_Burst_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/MebX_Qsys_Project_Burst_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/MebX_Qsys_Project_Burst_mm_interconnect_0_avalon_st_adapter_006</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/MebX_Qsys_Project_Burst_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/MebX_Qsys_Project_Burst_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/MebX_Qsys_Project_Burst_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Info" culprit="mm_interconnect_0"><![CDATA["<b>MebX_Qsys_Project_Burst</b>" instantiated <b>altera_mm_interconnect</b> "<b>mm_interconnect_0</b>"]]></message>
   <message level="Debug" culprit="MebX_Qsys_Project_Burst">queue size: 130 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="nios2_gen2_0_data_master_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>nios2_gen2_0_data_master_translator</b>"]]></message>
   <message level="Debug" culprit="MebX_Qsys_Project_Burst">queue size: 128 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="jtag_uart_0_avalon_jtag_slave_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>jtag_uart_0_avalon_jtag_slave_translator</b>"]]></message>
   <message level="Debug" culprit="MebX_Qsys_Project_Burst">queue size: 118 starting:altera_merlin_master_agent "submodules/altera_merlin_master_agent"</message>
   <message level="Info" culprit="nios2_gen2_0_data_master_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_agent</b> "<b>nios2_gen2_0_data_master_agent</b>"]]></message>
   <message level="Debug" culprit="MebX_Qsys_Project_Burst">queue size: 116 starting:altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"</message>
   <message level="Info" culprit="jtag_uart_0_avalon_jtag_slave_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_agent</b> "<b>jtag_uart_0_avalon_jtag_slave_agent</b>"]]></message>
   <message level="Debug" culprit="MebX_Qsys_Project_Burst">queue size: 115 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo</b>"]]></message>
   <message level="Debug" culprit="MebX_Qsys_Project_Burst">queue size: 95 starting:altera_merlin_router "submodules/MebX_Qsys_Project_Burst_mm_interconnect_0_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
   <message level="Debug" culprit="MebX_Qsys_Project_Burst">queue size: 94 starting:altera_merlin_router "submodules/MebX_Qsys_Project_Burst_mm_interconnect_0_router_001"</message>
   <message level="Info" culprit="router_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_001</b>"]]></message>
   <message level="Debug" culprit="MebX_Qsys_Project_Burst">queue size: 93 starting:altera_merlin_router "submodules/MebX_Qsys_Project_Burst_mm_interconnect_0_router_002"</message>
   <message level="Info" culprit="router_002"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_002</b>"]]></message>
   <message level="Debug" culprit="MebX_Qsys_Project_Burst">queue size: 88 starting:altera_merlin_router "submodules/MebX_Qsys_Project_Burst_mm_interconnect_0_router_007"</message>
   <message level="Info" culprit="router_007"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_007</b>"]]></message>
   <message level="Debug" culprit="MebX_Qsys_Project_Burst">queue size: 87 starting:altera_merlin_router "submodules/MebX_Qsys_Project_Burst_mm_interconnect_0_router_008"</message>
   <message level="Info" culprit="router_008"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_008</b>"]]></message>
   <message level="Debug" culprit="MebX_Qsys_Project_Burst">queue size: 83 starting:altera_merlin_traffic_limiter "submodules/altera_merlin_traffic_limiter"</message>
   <message level="Info" culprit="nios2_gen2_0_instruction_master_limiter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_traffic_limiter</b> "<b>nios2_gen2_0_instruction_master_limiter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/altera_avalon_sc_fifo.v</b>]]></message>
   <message level="Debug" culprit="MebX_Qsys_Project_Burst">queue size: 82 starting:altera_merlin_burst_adapter "submodules/altera_merlin_burst_adapter"</message>
   <message level="Info" culprit="nios2_gen2_0_debug_mem_slave_burst_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_burst_adapter</b> "<b>nios2_gen2_0_debug_mem_slave_burst_adapter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
   <message level="Debug" culprit="MebX_Qsys_Project_Burst">queue size: 80 starting:altera_merlin_demultiplexer "submodules/MebX_Qsys_Project_Burst_mm_interconnect_0_cmd_demux"</message>
   <message level="Info" culprit="cmd_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"]]></message>
   <message level="Debug" culprit="MebX_Qsys_Project_Burst">queue size: 79 starting:altera_merlin_demultiplexer "submodules/MebX_Qsys_Project_Burst_mm_interconnect_0_cmd_demux_001"</message>
   <message level="Info" culprit="cmd_demux_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux_001</b>"]]></message>
   <message level="Debug" culprit="MebX_Qsys_Project_Burst">queue size: 78 starting:altera_merlin_multiplexer "submodules/MebX_Qsys_Project_Burst_mm_interconnect_0_cmd_mux"</message>
   <message level="Info" culprit="cmd_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"]]></message>
   <message level="Debug" culprit="MebX_Qsys_Project_Burst">queue size: 73 starting:altera_merlin_multiplexer "submodules/MebX_Qsys_Project_Burst_mm_interconnect_0_cmd_mux_005"</message>
   <message level="Info" culprit="cmd_mux_005"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux_005</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="MebX_Qsys_Project_Burst">queue size: 68 starting:altera_merlin_demultiplexer "submodules/MebX_Qsys_Project_Burst_mm_interconnect_0_rsp_demux"</message>
   <message level="Info" culprit="rsp_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux</b>"]]></message>
   <message level="Debug" culprit="MebX_Qsys_Project_Burst">queue size: 63 starting:altera_merlin_demultiplexer "submodules/MebX_Qsys_Project_Burst_mm_interconnect_0_rsp_demux_005"</message>
   <message level="Info" culprit="rsp_demux_005"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux_005</b>"]]></message>
   <message level="Debug" culprit="MebX_Qsys_Project_Burst">queue size: 58 starting:altera_merlin_multiplexer "submodules/MebX_Qsys_Project_Burst_mm_interconnect_0_rsp_mux"</message>
   <message level="Info" culprit="rsp_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="MebX_Qsys_Project_Burst">queue size: 57 starting:altera_merlin_multiplexer "submodules/MebX_Qsys_Project_Burst_mm_interconnect_0_rsp_mux_001"</message>
   <message level="Info" culprit="rsp_mux_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux_001</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="MebX_Qsys_Project_Burst">queue size: 56 starting:altera_merlin_width_adapter "submodules/altera_merlin_width_adapter"</message>
   <message level="Info" culprit="dma_DDR_M_descriptor_slave_cmd_width_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_width_adapter</b> "<b>dma_DDR_M_descriptor_slave_cmd_width_adapter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/altera_merlin_address_alignment.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/altera_merlin_burst_uncompressor.sv</b>]]></message>
   <message level="Debug" culprit="MebX_Qsys_Project_Burst">queue size: 54 starting:altera_avalon_st_adapter "submodules/MebX_Qsys_Project_Burst_mm_interconnect_0_avalon_st_adapter"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter"><![CDATA["<b>avalon_st_adapter</b>" reuses <b>error_adapter</b> "<b>submodules/MebX_Qsys_Project_Burst_mm_interconnect_0_avalon_st_adapter_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="MebX_Qsys_Project_Burst">queue size: 2 starting:error_adapter "submodules/MebX_Qsys_Project_Burst_mm_interconnect_0_avalon_st_adapter_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
   <message level="Debug" culprit="MebX_Qsys_Project_Burst">queue size: 49 starting:altera_avalon_st_adapter "submodules/MebX_Qsys_Project_Burst_mm_interconnect_0_avalon_st_adapter_006"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter_006"><![CDATA["<b>avalon_st_adapter_006</b>" reuses <b>error_adapter</b> "<b>submodules/MebX_Qsys_Project_Burst_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter_006"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter_006</b>"]]></message>
   <message level="Debug" culprit="MebX_Qsys_Project_Burst">queue size: 1 starting:error_adapter "submodules/MebX_Qsys_Project_Burst_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter_006</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_mm_interconnect:16.1:AUTO_DEVICE=EP4SGX230KF40C2,AUTO_DEVICE_FAMILY=Stratix IV,AUTO_DEVICE_SPEEDGRADE=,COMPOSE_CONTENTS=add_instance {clock_bridge_afi_50_m0_translator} {altera_merlin_master_translator};set_instance_parameter_value {clock_bridge_afi_50_m0_translator} {AV_ADDRESS_W} {6};set_instance_parameter_value {clock_bridge_afi_50_m0_translator} {AV_DATA_W} {32};set_instance_parameter_value {clock_bridge_afi_50_m0_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {clock_bridge_afi_50_m0_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {clock_bridge_afi_50_m0_translator} {UAV_ADDRESS_W} {6};set_instance_parameter_value {clock_bridge_afi_50_m0_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {clock_bridge_afi_50_m0_translator} {AV_READLATENCY} {0};set_instance_parameter_value {clock_bridge_afi_50_m0_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {clock_bridge_afi_50_m0_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {clock_bridge_afi_50_m0_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {clock_bridge_afi_50_m0_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {clock_bridge_afi_50_m0_translator} {USE_READDATA} {1};set_instance_parameter_value {clock_bridge_afi_50_m0_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {clock_bridge_afi_50_m0_translator} {USE_READ} {1};set_instance_parameter_value {clock_bridge_afi_50_m0_translator} {USE_WRITE} {1};set_instance_parameter_value {clock_bridge_afi_50_m0_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {clock_bridge_afi_50_m0_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {clock_bridge_afi_50_m0_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {clock_bridge_afi_50_m0_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {clock_bridge_afi_50_m0_translator} {USE_ADDRESS} {1};set_instance_parameter_value {clock_bridge_afi_50_m0_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {clock_bridge_afi_50_m0_translator} {USE_DEBUGACCESS} {1};set_instance_parameter_value {clock_bridge_afi_50_m0_translator} {USE_CLKEN} {0};set_instance_parameter_value {clock_bridge_afi_50_m0_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {clock_bridge_afi_50_m0_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {clock_bridge_afi_50_m0_translator} {USE_LOCK} {0};set_instance_parameter_value {clock_bridge_afi_50_m0_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {clock_bridge_afi_50_m0_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {clock_bridge_afi_50_m0_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {clock_bridge_afi_50_m0_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {clock_bridge_afi_50_m0_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {clock_bridge_afi_50_m0_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {clock_bridge_afi_50_m0_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {clock_bridge_afi_50_m0_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {clock_bridge_afi_50_m0_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {clock_bridge_afi_50_m0_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {clock_bridge_afi_50_m0_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {clock_bridge_afi_50_m0_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {clock_bridge_afi_50_m0_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {clock_bridge_afi_50_m0_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {clock_bridge_afi_50_m0_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {clock_bridge_afi_50_m0_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {clock_bridge_afi_50_m0_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {clock_bridge_afi_50_m0_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {clock_bridge_afi_50_m0_translator} {SYNC_RESET} {0};add_instance {timer_1ms_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {timer_1ms_s1_translator} {AV_ADDRESS_W} {3};set_instance_parameter_value {timer_1ms_s1_translator} {AV_DATA_W} {16};set_instance_parameter_value {timer_1ms_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {timer_1ms_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {timer_1ms_s1_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {timer_1ms_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {timer_1ms_s1_translator} {UAV_ADDRESS_W} {6};set_instance_parameter_value {timer_1ms_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {timer_1ms_s1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {timer_1ms_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {timer_1ms_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {timer_1ms_s1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {timer_1ms_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {timer_1ms_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {timer_1ms_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {timer_1ms_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {timer_1ms_s1_translator} {USE_READ} {0};set_instance_parameter_value {timer_1ms_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {timer_1ms_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {timer_1ms_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {timer_1ms_s1_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {timer_1ms_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {timer_1ms_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {timer_1ms_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {timer_1ms_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {timer_1ms_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {timer_1ms_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {timer_1ms_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {timer_1ms_s1_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {timer_1ms_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {timer_1ms_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {timer_1ms_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {timer_1ms_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {timer_1ms_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {timer_1ms_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {timer_1ms_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {timer_1ms_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {timer_1ms_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {timer_1ms_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {timer_1ms_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {timer_1ms_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {timer_1ms_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {timer_1ms_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {timer_1ms_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {timer_1ms_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {timer_1ms_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {timer_1ms_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {timer_1ms_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {timer_1ms_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {timer_1ms_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {timer_1ms_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {timer_1ms_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {timer_1ms_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {timer_1us_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {timer_1us_s1_translator} {AV_ADDRESS_W} {3};set_instance_parameter_value {timer_1us_s1_translator} {AV_DATA_W} {16};set_instance_parameter_value {timer_1us_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {timer_1us_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {timer_1us_s1_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {timer_1us_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {timer_1us_s1_translator} {UAV_ADDRESS_W} {6};set_instance_parameter_value {timer_1us_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {timer_1us_s1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {timer_1us_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {timer_1us_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {timer_1us_s1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {timer_1us_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {timer_1us_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {timer_1us_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {timer_1us_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {timer_1us_s1_translator} {USE_READ} {0};set_instance_parameter_value {timer_1us_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {timer_1us_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {timer_1us_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {timer_1us_s1_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {timer_1us_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {timer_1us_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {timer_1us_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {timer_1us_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {timer_1us_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {timer_1us_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {timer_1us_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {timer_1us_s1_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {timer_1us_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {timer_1us_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {timer_1us_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {timer_1us_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {timer_1us_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {timer_1us_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {timer_1us_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {timer_1us_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {timer_1us_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {timer_1us_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {timer_1us_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {timer_1us_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {timer_1us_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {timer_1us_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {timer_1us_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {timer_1us_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {timer_1us_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {timer_1us_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {timer_1us_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {timer_1us_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {timer_1us_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {timer_1us_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {timer_1us_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {timer_1us_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {clock_bridge_afi_50_m0_agent} {altera_merlin_master_agent};set_instance_parameter_value {clock_bridge_afi_50_m0_agent} {PKT_ORI_BURST_SIZE_H} {75};set_instance_parameter_value {clock_bridge_afi_50_m0_agent} {PKT_ORI_BURST_SIZE_L} {73};set_instance_parameter_value {clock_bridge_afi_50_m0_agent} {PKT_RESPONSE_STATUS_H} {72};set_instance_parameter_value {clock_bridge_afi_50_m0_agent} {PKT_RESPONSE_STATUS_L} {71};set_instance_parameter_value {clock_bridge_afi_50_m0_agent} {PKT_QOS_H} {60};set_instance_parameter_value {clock_bridge_afi_50_m0_agent} {PKT_QOS_L} {60};set_instance_parameter_value {clock_bridge_afi_50_m0_agent} {PKT_DATA_SIDEBAND_H} {58};set_instance_parameter_value {clock_bridge_afi_50_m0_agent} {PKT_DATA_SIDEBAND_L} {58};set_instance_parameter_value {clock_bridge_afi_50_m0_agent} {PKT_ADDR_SIDEBAND_H} {57};set_instance_parameter_value {clock_bridge_afi_50_m0_agent} {PKT_ADDR_SIDEBAND_L} {57};set_instance_parameter_value {clock_bridge_afi_50_m0_agent} {PKT_BURST_TYPE_H} {56};set_instance_parameter_value {clock_bridge_afi_50_m0_agent} {PKT_BURST_TYPE_L} {55};set_instance_parameter_value {clock_bridge_afi_50_m0_agent} {PKT_CACHE_H} {70};set_instance_parameter_value {clock_bridge_afi_50_m0_agent} {PKT_CACHE_L} {67};set_instance_parameter_value {clock_bridge_afi_50_m0_agent} {PKT_THREAD_ID_H} {63};set_instance_parameter_value {clock_bridge_afi_50_m0_agent} {PKT_THREAD_ID_L} {63};set_instance_parameter_value {clock_bridge_afi_50_m0_agent} {PKT_BURST_SIZE_H} {54};set_instance_parameter_value {clock_bridge_afi_50_m0_agent} {PKT_BURST_SIZE_L} {52};set_instance_parameter_value {clock_bridge_afi_50_m0_agent} {PKT_TRANS_EXCLUSIVE} {47};set_instance_parameter_value {clock_bridge_afi_50_m0_agent} {PKT_TRANS_LOCK} {46};set_instance_parameter_value {clock_bridge_afi_50_m0_agent} {PKT_BEGIN_BURST} {59};set_instance_parameter_value {clock_bridge_afi_50_m0_agent} {PKT_PROTECTION_H} {66};set_instance_parameter_value {clock_bridge_afi_50_m0_agent} {PKT_PROTECTION_L} {64};set_instance_parameter_value {clock_bridge_afi_50_m0_agent} {PKT_BURSTWRAP_H} {51};set_instance_parameter_value {clock_bridge_afi_50_m0_agent} {PKT_BURSTWRAP_L} {51};set_instance_parameter_value {clock_bridge_afi_50_m0_agent} {PKT_BYTE_CNT_H} {50};set_instance_parameter_value {clock_bridge_afi_50_m0_agent} {PKT_BYTE_CNT_L} {48};set_instance_parameter_value {clock_bridge_afi_50_m0_agent} {PKT_ADDR_H} {41};set_instance_parameter_value {clock_bridge_afi_50_m0_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {clock_bridge_afi_50_m0_agent} {PKT_TRANS_COMPRESSED_READ} {42};set_instance_parameter_value {clock_bridge_afi_50_m0_agent} {PKT_TRANS_POSTED} {43};set_instance_parameter_value {clock_bridge_afi_50_m0_agent} {PKT_TRANS_WRITE} {44};set_instance_parameter_value {clock_bridge_afi_50_m0_agent} {PKT_TRANS_READ} {45};set_instance_parameter_value {clock_bridge_afi_50_m0_agent} {PKT_DATA_H} {31};set_instance_parameter_value {clock_bridge_afi_50_m0_agent} {PKT_DATA_L} {0};set_instance_parameter_value {clock_bridge_afi_50_m0_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {clock_bridge_afi_50_m0_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {clock_bridge_afi_50_m0_agent} {PKT_SRC_ID_H} {61};set_instance_parameter_value {clock_bridge_afi_50_m0_agent} {PKT_SRC_ID_L} {61};set_instance_parameter_value {clock_bridge_afi_50_m0_agent} {PKT_DEST_ID_H} {62};set_instance_parameter_value {clock_bridge_afi_50_m0_agent} {PKT_DEST_ID_L} {62};set_instance_parameter_value {clock_bridge_afi_50_m0_agent} {ST_DATA_W} {76};set_instance_parameter_value {clock_bridge_afi_50_m0_agent} {ST_CHANNEL_W} {2};set_instance_parameter_value {clock_bridge_afi_50_m0_agent} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {clock_bridge_afi_50_m0_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {clock_bridge_afi_50_m0_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {clock_bridge_afi_50_m0_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(75:73) response_status(72:71) cache(70:67) protection(66:64) thread_id(63) dest_id(62) src_id(61) qos(60) begin_burst(59) data_sideband(58) addr_sideband(57) burst_type(56:55) burst_size(54:52) burstwrap(51) byte_cnt(50:48) trans_exclusive(47) trans_lock(46) trans_read(45) trans_write(44) trans_posted(43) trans_compressed_read(42) addr(41:36) byteen(35:32) data(31:0)};set_instance_parameter_value {clock_bridge_afi_50_m0_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;timer_1ms_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000020&quot;
   end=&quot;0x00000000000000040&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;timer_1us_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000000000020&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {clock_bridge_afi_50_m0_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {clock_bridge_afi_50_m0_agent} {ID} {0};set_instance_parameter_value {clock_bridge_afi_50_m0_agent} {BURSTWRAP_VALUE} {1};set_instance_parameter_value {clock_bridge_afi_50_m0_agent} {CACHE_VALUE} {0};set_instance_parameter_value {clock_bridge_afi_50_m0_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {clock_bridge_afi_50_m0_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {clock_bridge_afi_50_m0_agent} {USE_WRITERESPONSE} {0};add_instance {timer_1ms_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {timer_1ms_s1_agent} {PKT_ORI_BURST_SIZE_H} {75};set_instance_parameter_value {timer_1ms_s1_agent} {PKT_ORI_BURST_SIZE_L} {73};set_instance_parameter_value {timer_1ms_s1_agent} {PKT_RESPONSE_STATUS_H} {72};set_instance_parameter_value {timer_1ms_s1_agent} {PKT_RESPONSE_STATUS_L} {71};set_instance_parameter_value {timer_1ms_s1_agent} {PKT_BURST_SIZE_H} {54};set_instance_parameter_value {timer_1ms_s1_agent} {PKT_BURST_SIZE_L} {52};set_instance_parameter_value {timer_1ms_s1_agent} {PKT_TRANS_LOCK} {46};set_instance_parameter_value {timer_1ms_s1_agent} {PKT_BEGIN_BURST} {59};set_instance_parameter_value {timer_1ms_s1_agent} {PKT_PROTECTION_H} {66};set_instance_parameter_value {timer_1ms_s1_agent} {PKT_PROTECTION_L} {64};set_instance_parameter_value {timer_1ms_s1_agent} {PKT_BURSTWRAP_H} {51};set_instance_parameter_value {timer_1ms_s1_agent} {PKT_BURSTWRAP_L} {51};set_instance_parameter_value {timer_1ms_s1_agent} {PKT_BYTE_CNT_H} {50};set_instance_parameter_value {timer_1ms_s1_agent} {PKT_BYTE_CNT_L} {48};set_instance_parameter_value {timer_1ms_s1_agent} {PKT_ADDR_H} {41};set_instance_parameter_value {timer_1ms_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {timer_1ms_s1_agent} {PKT_TRANS_COMPRESSED_READ} {42};set_instance_parameter_value {timer_1ms_s1_agent} {PKT_TRANS_POSTED} {43};set_instance_parameter_value {timer_1ms_s1_agent} {PKT_TRANS_WRITE} {44};set_instance_parameter_value {timer_1ms_s1_agent} {PKT_TRANS_READ} {45};set_instance_parameter_value {timer_1ms_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {timer_1ms_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {timer_1ms_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {timer_1ms_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {timer_1ms_s1_agent} {PKT_SRC_ID_H} {61};set_instance_parameter_value {timer_1ms_s1_agent} {PKT_SRC_ID_L} {61};set_instance_parameter_value {timer_1ms_s1_agent} {PKT_DEST_ID_H} {62};set_instance_parameter_value {timer_1ms_s1_agent} {PKT_DEST_ID_L} {62};set_instance_parameter_value {timer_1ms_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {timer_1ms_s1_agent} {ST_CHANNEL_W} {2};set_instance_parameter_value {timer_1ms_s1_agent} {ST_DATA_W} {76};set_instance_parameter_value {timer_1ms_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {timer_1ms_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {timer_1ms_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {timer_1ms_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(75:73) response_status(72:71) cache(70:67) protection(66:64) thread_id(63) dest_id(62) src_id(61) qos(60) begin_burst(59) data_sideband(58) addr_sideband(57) burst_type(56:55) burst_size(54:52) burstwrap(51) byte_cnt(50:48) trans_exclusive(47) trans_lock(46) trans_read(45) trans_write(44) trans_posted(43) trans_compressed_read(42) addr(41:36) byteen(35:32) data(31:0)};set_instance_parameter_value {timer_1ms_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {timer_1ms_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {timer_1ms_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {timer_1ms_s1_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {timer_1ms_s1_agent} {ID} {0};set_instance_parameter_value {timer_1ms_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {timer_1ms_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {timer_1ms_s1_agent} {ECC_ENABLE} {0};add_instance {timer_1ms_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {timer_1ms_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {timer_1ms_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {77};set_instance_parameter_value {timer_1ms_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {timer_1ms_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {timer_1ms_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {timer_1ms_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {timer_1ms_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {timer_1ms_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {timer_1ms_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {timer_1ms_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {timer_1ms_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {timer_1ms_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {timer_1ms_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {timer_1ms_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {timer_1us_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {timer_1us_s1_agent} {PKT_ORI_BURST_SIZE_H} {75};set_instance_parameter_value {timer_1us_s1_agent} {PKT_ORI_BURST_SIZE_L} {73};set_instance_parameter_value {timer_1us_s1_agent} {PKT_RESPONSE_STATUS_H} {72};set_instance_parameter_value {timer_1us_s1_agent} {PKT_RESPONSE_STATUS_L} {71};set_instance_parameter_value {timer_1us_s1_agent} {PKT_BURST_SIZE_H} {54};set_instance_parameter_value {timer_1us_s1_agent} {PKT_BURST_SIZE_L} {52};set_instance_parameter_value {timer_1us_s1_agent} {PKT_TRANS_LOCK} {46};set_instance_parameter_value {timer_1us_s1_agent} {PKT_BEGIN_BURST} {59};set_instance_parameter_value {timer_1us_s1_agent} {PKT_PROTECTION_H} {66};set_instance_parameter_value {timer_1us_s1_agent} {PKT_PROTECTION_L} {64};set_instance_parameter_value {timer_1us_s1_agent} {PKT_BURSTWRAP_H} {51};set_instance_parameter_value {timer_1us_s1_agent} {PKT_BURSTWRAP_L} {51};set_instance_parameter_value {timer_1us_s1_agent} {PKT_BYTE_CNT_H} {50};set_instance_parameter_value {timer_1us_s1_agent} {PKT_BYTE_CNT_L} {48};set_instance_parameter_value {timer_1us_s1_agent} {PKT_ADDR_H} {41};set_instance_parameter_value {timer_1us_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {timer_1us_s1_agent} {PKT_TRANS_COMPRESSED_READ} {42};set_instance_parameter_value {timer_1us_s1_agent} {PKT_TRANS_POSTED} {43};set_instance_parameter_value {timer_1us_s1_agent} {PKT_TRANS_WRITE} {44};set_instance_parameter_value {timer_1us_s1_agent} {PKT_TRANS_READ} {45};set_instance_parameter_value {timer_1us_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {timer_1us_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {timer_1us_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {timer_1us_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {timer_1us_s1_agent} {PKT_SRC_ID_H} {61};set_instance_parameter_value {timer_1us_s1_agent} {PKT_SRC_ID_L} {61};set_instance_parameter_value {timer_1us_s1_agent} {PKT_DEST_ID_H} {62};set_instance_parameter_value {timer_1us_s1_agent} {PKT_DEST_ID_L} {62};set_instance_parameter_value {timer_1us_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {timer_1us_s1_agent} {ST_CHANNEL_W} {2};set_instance_parameter_value {timer_1us_s1_agent} {ST_DATA_W} {76};set_instance_parameter_value {timer_1us_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {timer_1us_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {timer_1us_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {timer_1us_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(75:73) response_status(72:71) cache(70:67) protection(66:64) thread_id(63) dest_id(62) src_id(61) qos(60) begin_burst(59) data_sideband(58) addr_sideband(57) burst_type(56:55) burst_size(54:52) burstwrap(51) byte_cnt(50:48) trans_exclusive(47) trans_lock(46) trans_read(45) trans_write(44) trans_posted(43) trans_compressed_read(42) addr(41:36) byteen(35:32) data(31:0)};set_instance_parameter_value {timer_1us_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {timer_1us_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {timer_1us_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {timer_1us_s1_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {timer_1us_s1_agent} {ID} {1};set_instance_parameter_value {timer_1us_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {timer_1us_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {timer_1us_s1_agent} {ECC_ENABLE} {0};add_instance {timer_1us_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {timer_1us_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {timer_1us_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {77};set_instance_parameter_value {timer_1us_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {timer_1us_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {timer_1us_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {timer_1us_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {timer_1us_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {timer_1us_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {timer_1us_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {timer_1us_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {timer_1us_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {timer_1us_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {timer_1us_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {timer_1us_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {router} {altera_merlin_router};set_instance_parameter_value {router} {DESTINATION_ID} {1 0 };set_instance_parameter_value {router} {CHANNEL_ID} {10 01 };set_instance_parameter_value {router} {TYPE_OF_TRANSACTION} {both both };set_instance_parameter_value {router} {START_ADDRESS} {0x0 0x20 };set_instance_parameter_value {router} {END_ADDRESS} {0x20 0x40 };set_instance_parameter_value {router} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router} {SPAN_OFFSET} {};set_instance_parameter_value {router} {PKT_ADDR_H} {41};set_instance_parameter_value {router} {PKT_ADDR_L} {36};set_instance_parameter_value {router} {PKT_PROTECTION_H} {66};set_instance_parameter_value {router} {PKT_PROTECTION_L} {64};set_instance_parameter_value {router} {PKT_DEST_ID_H} {62};set_instance_parameter_value {router} {PKT_DEST_ID_L} {62};set_instance_parameter_value {router} {PKT_TRANS_WRITE} {44};set_instance_parameter_value {router} {PKT_TRANS_READ} {45};set_instance_parameter_value {router} {ST_DATA_W} {76};set_instance_parameter_value {router} {ST_CHANNEL_W} {2};set_instance_parameter_value {router} {DECODER_TYPE} {0};set_instance_parameter_value {router} {DEFAULT_CHANNEL} {1};set_instance_parameter_value {router} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_DESTID} {1};set_instance_parameter_value {router} {MERLIN_PACKET_FORMAT} {ori_burst_size(75:73) response_status(72:71) cache(70:67) protection(66:64) thread_id(63) dest_id(62) src_id(61) qos(60) begin_burst(59) data_sideband(58) addr_sideband(57) burst_type(56:55) burst_size(54:52) burstwrap(51) byte_cnt(50:48) trans_exclusive(47) trans_lock(46) trans_read(45) trans_write(44) trans_posted(43) trans_compressed_read(42) addr(41:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router} {MEMORY_ALIASING_DECODE} {0};add_instance {router_001} {altera_merlin_router};set_instance_parameter_value {router_001} {DESTINATION_ID} {0 };set_instance_parameter_value {router_001} {CHANNEL_ID} {1 };set_instance_parameter_value {router_001} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_001} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_001} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_001} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_001} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_001} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_001} {SPAN_OFFSET} {};set_instance_parameter_value {router_001} {PKT_ADDR_H} {41};set_instance_parameter_value {router_001} {PKT_ADDR_L} {36};set_instance_parameter_value {router_001} {PKT_PROTECTION_H} {66};set_instance_parameter_value {router_001} {PKT_PROTECTION_L} {64};set_instance_parameter_value {router_001} {PKT_DEST_ID_H} {62};set_instance_parameter_value {router_001} {PKT_DEST_ID_L} {62};set_instance_parameter_value {router_001} {PKT_TRANS_WRITE} {44};set_instance_parameter_value {router_001} {PKT_TRANS_READ} {45};set_instance_parameter_value {router_001} {ST_DATA_W} {76};set_instance_parameter_value {router_001} {ST_CHANNEL_W} {2};set_instance_parameter_value {router_001} {DECODER_TYPE} {1};set_instance_parameter_value {router_001} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_001} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(75:73) response_status(72:71) cache(70:67) protection(66:64) thread_id(63) dest_id(62) src_id(61) qos(60) begin_burst(59) data_sideband(58) addr_sideband(57) burst_type(56:55) burst_size(54:52) burstwrap(51) byte_cnt(50:48) trans_exclusive(47) trans_lock(46) trans_read(45) trans_write(44) trans_posted(43) trans_compressed_read(42) addr(41:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_001} {MEMORY_ALIASING_DECODE} {0};add_instance {router_002} {altera_merlin_router};set_instance_parameter_value {router_002} {DESTINATION_ID} {0 };set_instance_parameter_value {router_002} {CHANNEL_ID} {1 };set_instance_parameter_value {router_002} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_002} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_002} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_002} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_002} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_002} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_002} {SPAN_OFFSET} {};set_instance_parameter_value {router_002} {PKT_ADDR_H} {41};set_instance_parameter_value {router_002} {PKT_ADDR_L} {36};set_instance_parameter_value {router_002} {PKT_PROTECTION_H} {66};set_instance_parameter_value {router_002} {PKT_PROTECTION_L} {64};set_instance_parameter_value {router_002} {PKT_DEST_ID_H} {62};set_instance_parameter_value {router_002} {PKT_DEST_ID_L} {62};set_instance_parameter_value {router_002} {PKT_TRANS_WRITE} {44};set_instance_parameter_value {router_002} {PKT_TRANS_READ} {45};set_instance_parameter_value {router_002} {ST_DATA_W} {76};set_instance_parameter_value {router_002} {ST_CHANNEL_W} {2};set_instance_parameter_value {router_002} {DECODER_TYPE} {1};set_instance_parameter_value {router_002} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_002} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(75:73) response_status(72:71) cache(70:67) protection(66:64) thread_id(63) dest_id(62) src_id(61) qos(60) begin_burst(59) data_sideband(58) addr_sideband(57) burst_type(56:55) burst_size(54:52) burstwrap(51) byte_cnt(50:48) trans_exclusive(47) trans_lock(46) trans_read(45) trans_write(44) trans_posted(43) trans_compressed_read(42) addr(41:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_002} {MEMORY_ALIASING_DECODE} {0};add_instance {clock_bridge_afi_50_m0_limiter} {altera_merlin_traffic_limiter};set_instance_parameter_value {clock_bridge_afi_50_m0_limiter} {PKT_DEST_ID_H} {62};set_instance_parameter_value {clock_bridge_afi_50_m0_limiter} {PKT_DEST_ID_L} {62};set_instance_parameter_value {clock_bridge_afi_50_m0_limiter} {PKT_SRC_ID_H} {61};set_instance_parameter_value {clock_bridge_afi_50_m0_limiter} {PKT_SRC_ID_L} {61};set_instance_parameter_value {clock_bridge_afi_50_m0_limiter} {PKT_BYTE_CNT_H} {50};set_instance_parameter_value {clock_bridge_afi_50_m0_limiter} {PKT_BYTE_CNT_L} {48};set_instance_parameter_value {clock_bridge_afi_50_m0_limiter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {clock_bridge_afi_50_m0_limiter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {clock_bridge_afi_50_m0_limiter} {PKT_TRANS_POSTED} {43};set_instance_parameter_value {clock_bridge_afi_50_m0_limiter} {PKT_TRANS_WRITE} {44};set_instance_parameter_value {clock_bridge_afi_50_m0_limiter} {PKT_THREAD_ID_H} {63};set_instance_parameter_value {clock_bridge_afi_50_m0_limiter} {PKT_THREAD_ID_L} {63};set_instance_parameter_value {clock_bridge_afi_50_m0_limiter} {MAX_BURST_LENGTH} {1};set_instance_parameter_value {clock_bridge_afi_50_m0_limiter} {MAX_OUTSTANDING_RESPONSES} {1};set_instance_parameter_value {clock_bridge_afi_50_m0_limiter} {PIPELINED} {0};set_instance_parameter_value {clock_bridge_afi_50_m0_limiter} {ST_DATA_W} {76};set_instance_parameter_value {clock_bridge_afi_50_m0_limiter} {ST_CHANNEL_W} {2};set_instance_parameter_value {clock_bridge_afi_50_m0_limiter} {VALID_WIDTH} {2};set_instance_parameter_value {clock_bridge_afi_50_m0_limiter} {ENFORCE_ORDER} {1};set_instance_parameter_value {clock_bridge_afi_50_m0_limiter} {PREVENT_HAZARDS} {0};set_instance_parameter_value {clock_bridge_afi_50_m0_limiter} {SUPPORTS_POSTED_WRITES} {1};set_instance_parameter_value {clock_bridge_afi_50_m0_limiter} {SUPPORTS_NONPOSTED_WRITES} {0};set_instance_parameter_value {clock_bridge_afi_50_m0_limiter} {MERLIN_PACKET_FORMAT} {ori_burst_size(75:73) response_status(72:71) cache(70:67) protection(66:64) thread_id(63) dest_id(62) src_id(61) qos(60) begin_burst(59) data_sideband(58) addr_sideband(57) burst_type(56:55) burst_size(54:52) burstwrap(51) byte_cnt(50:48) trans_exclusive(47) trans_lock(46) trans_read(45) trans_write(44) trans_posted(43) trans_compressed_read(42) addr(41:36) byteen(35:32) data(31:0)};set_instance_parameter_value {clock_bridge_afi_50_m0_limiter} {REORDER} {0};add_instance {cmd_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux} {ST_DATA_W} {76};set_instance_parameter_value {cmd_demux} {ST_CHANNEL_W} {2};set_instance_parameter_value {cmd_demux} {NUM_OUTPUTS} {2};set_instance_parameter_value {cmd_demux} {VALID_WIDTH} {2};set_instance_parameter_value {cmd_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(75:73) response_status(72:71) cache(70:67) protection(66:64) thread_id(63) dest_id(62) src_id(61) qos(60) begin_burst(59) data_sideband(58) addr_sideband(57) burst_type(56:55) burst_size(54:52) burstwrap(51) byte_cnt(50:48) trans_exclusive(47) trans_lock(46) trans_read(45) trans_write(44) trans_posted(43) trans_compressed_read(42) addr(41:36) byteen(35:32) data(31:0)};add_instance {cmd_mux} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux} {ST_DATA_W} {76};set_instance_parameter_value {cmd_mux} {ST_CHANNEL_W} {2};set_instance_parameter_value {cmd_mux} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux} {PKT_TRANS_LOCK} {46};set_instance_parameter_value {cmd_mux} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(75:73) response_status(72:71) cache(70:67) protection(66:64) thread_id(63) dest_id(62) src_id(61) qos(60) begin_burst(59) data_sideband(58) addr_sideband(57) burst_type(56:55) burst_size(54:52) burstwrap(51) byte_cnt(50:48) trans_exclusive(47) trans_lock(46) trans_read(45) trans_write(44) trans_posted(43) trans_compressed_read(42) addr(41:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_001} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_001} {ST_DATA_W} {76};set_instance_parameter_value {cmd_mux_001} {ST_CHANNEL_W} {2};set_instance_parameter_value {cmd_mux_001} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_001} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_001} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_001} {PKT_TRANS_LOCK} {46};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(75:73) response_status(72:71) cache(70:67) protection(66:64) thread_id(63) dest_id(62) src_id(61) qos(60) begin_burst(59) data_sideband(58) addr_sideband(57) burst_type(56:55) burst_size(54:52) burstwrap(51) byte_cnt(50:48) trans_exclusive(47) trans_lock(46) trans_read(45) trans_write(44) trans_posted(43) trans_compressed_read(42) addr(41:36) byteen(35:32) data(31:0)};add_instance {rsp_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux} {ST_DATA_W} {76};set_instance_parameter_value {rsp_demux} {ST_CHANNEL_W} {2};set_instance_parameter_value {rsp_demux} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(75:73) response_status(72:71) cache(70:67) protection(66:64) thread_id(63) dest_id(62) src_id(61) qos(60) begin_burst(59) data_sideband(58) addr_sideband(57) burst_type(56:55) burst_size(54:52) burstwrap(51) byte_cnt(50:48) trans_exclusive(47) trans_lock(46) trans_read(45) trans_write(44) trans_posted(43) trans_compressed_read(42) addr(41:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_001} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_001} {ST_DATA_W} {76};set_instance_parameter_value {rsp_demux_001} {ST_CHANNEL_W} {2};set_instance_parameter_value {rsp_demux_001} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_001} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(75:73) response_status(72:71) cache(70:67) protection(66:64) thread_id(63) dest_id(62) src_id(61) qos(60) begin_burst(59) data_sideband(58) addr_sideband(57) burst_type(56:55) burst_size(54:52) burstwrap(51) byte_cnt(50:48) trans_exclusive(47) trans_lock(46) trans_read(45) trans_write(44) trans_posted(43) trans_compressed_read(42) addr(41:36) byteen(35:32) data(31:0)};add_instance {rsp_mux} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux} {ST_DATA_W} {76};set_instance_parameter_value {rsp_mux} {ST_CHANNEL_W} {2};set_instance_parameter_value {rsp_mux} {NUM_INPUTS} {2};set_instance_parameter_value {rsp_mux} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux} {PKT_TRANS_LOCK} {46};set_instance_parameter_value {rsp_mux} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {rsp_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(75:73) response_status(72:71) cache(70:67) protection(66:64) thread_id(63) dest_id(62) src_id(61) qos(60) begin_burst(59) data_sideband(58) addr_sideband(57) burst_type(56:55) burst_size(54:52) burstwrap(51) byte_cnt(50:48) trans_exclusive(47) trans_lock(46) trans_read(45) trans_write(44) trans_posted(43) trans_compressed_read(42) addr(41:36) byteen(35:32) data(31:0)};add_instance {clock_bridge_afi_50_m0_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {clock_bridge_afi_50_m0_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {clock_bridge_afi_50_m0_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {clock_bridge_afi_50_m0_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {clock_bridge_afi_50_m0_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {clk_50_clk_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {clk_50_clk_clock_bridge} {EXPLICIT_CLOCK_RATE} {50000000};set_instance_parameter_value {clk_50_clk_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_connection {clock_bridge_afi_50_m0_translator.avalon_universal_master_0} {clock_bridge_afi_50_m0_agent.av} {avalon};set_connection_parameter_value {clock_bridge_afi_50_m0_translator.avalon_universal_master_0/clock_bridge_afi_50_m0_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {clock_bridge_afi_50_m0_translator.avalon_universal_master_0/clock_bridge_afi_50_m0_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {clock_bridge_afi_50_m0_translator.avalon_universal_master_0/clock_bridge_afi_50_m0_agent.av} {defaultConnection} {false};add_connection {timer_1ms_s1_agent.m0} {timer_1ms_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {timer_1ms_s1_agent.m0/timer_1ms_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {timer_1ms_s1_agent.m0/timer_1ms_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {timer_1ms_s1_agent.m0/timer_1ms_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {timer_1ms_s1_agent.rf_source} {timer_1ms_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {timer_1ms_s1_agent_rsp_fifo.out} {timer_1ms_s1_agent.rf_sink} {avalon_streaming};add_connection {timer_1ms_s1_agent.rdata_fifo_src} {timer_1ms_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux.src} {timer_1ms_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux.src/timer_1ms_s1_agent.cp} {qsys_mm.command};add_connection {timer_1us_s1_agent.m0} {timer_1us_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {timer_1us_s1_agent.m0/timer_1us_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {timer_1us_s1_agent.m0/timer_1us_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {timer_1us_s1_agent.m0/timer_1us_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {timer_1us_s1_agent.rf_source} {timer_1us_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {timer_1us_s1_agent_rsp_fifo.out} {timer_1us_s1_agent.rf_sink} {avalon_streaming};add_connection {timer_1us_s1_agent.rdata_fifo_src} {timer_1us_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_001.src} {timer_1us_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_001.src/timer_1us_s1_agent.cp} {qsys_mm.command};add_connection {clock_bridge_afi_50_m0_agent.cp} {router.sink} {avalon_streaming};preview_set_connection_tag {clock_bridge_afi_50_m0_agent.cp/router.sink} {qsys_mm.command};add_connection {timer_1ms_s1_agent.rp} {router_001.sink} {avalon_streaming};preview_set_connection_tag {timer_1ms_s1_agent.rp/router_001.sink} {qsys_mm.response};add_connection {router_001.src} {rsp_demux.sink} {avalon_streaming};preview_set_connection_tag {router_001.src/rsp_demux.sink} {qsys_mm.response};add_connection {timer_1us_s1_agent.rp} {router_002.sink} {avalon_streaming};preview_set_connection_tag {timer_1us_s1_agent.rp/router_002.sink} {qsys_mm.response};add_connection {router_002.src} {rsp_demux_001.sink} {avalon_streaming};preview_set_connection_tag {router_002.src/rsp_demux_001.sink} {qsys_mm.response};add_connection {router.src} {clock_bridge_afi_50_m0_limiter.cmd_sink} {avalon_streaming};preview_set_connection_tag {router.src/clock_bridge_afi_50_m0_limiter.cmd_sink} {qsys_mm.command};add_connection {clock_bridge_afi_50_m0_limiter.cmd_src} {cmd_demux.sink} {avalon_streaming};preview_set_connection_tag {clock_bridge_afi_50_m0_limiter.cmd_src/cmd_demux.sink} {qsys_mm.command};add_connection {rsp_mux.src} {clock_bridge_afi_50_m0_limiter.rsp_sink} {avalon_streaming};preview_set_connection_tag {rsp_mux.src/clock_bridge_afi_50_m0_limiter.rsp_sink} {qsys_mm.response};add_connection {clock_bridge_afi_50_m0_limiter.rsp_src} {clock_bridge_afi_50_m0_agent.rp} {avalon_streaming};preview_set_connection_tag {clock_bridge_afi_50_m0_limiter.rsp_src/clock_bridge_afi_50_m0_agent.rp} {qsys_mm.response};add_connection {cmd_demux.src0} {cmd_mux.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.command};add_connection {cmd_demux.src1} {cmd_mux_001.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src1/cmd_mux_001.sink0} {qsys_mm.command};add_connection {rsp_demux.src0} {rsp_mux.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.response};add_connection {rsp_demux_001.src0} {rsp_mux.sink1} {avalon_streaming};preview_set_connection_tag {rsp_demux_001.src0/rsp_mux.sink1} {qsys_mm.response};add_connection {clock_bridge_afi_50_m0_limiter.cmd_valid} {cmd_demux.sink_valid} {avalon_streaming};add_connection {clock_bridge_afi_50_m0_reset_reset_bridge.out_reset} {clock_bridge_afi_50_m0_translator.reset} {reset};add_connection {clock_bridge_afi_50_m0_reset_reset_bridge.out_reset} {timer_1ms_s1_translator.reset} {reset};add_connection {clock_bridge_afi_50_m0_reset_reset_bridge.out_reset} {timer_1us_s1_translator.reset} {reset};add_connection {clock_bridge_afi_50_m0_reset_reset_bridge.out_reset} {clock_bridge_afi_50_m0_agent.clk_reset} {reset};add_connection {clock_bridge_afi_50_m0_reset_reset_bridge.out_reset} {timer_1ms_s1_agent.clk_reset} {reset};add_connection {clock_bridge_afi_50_m0_reset_reset_bridge.out_reset} {timer_1ms_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {clock_bridge_afi_50_m0_reset_reset_bridge.out_reset} {timer_1us_s1_agent.clk_reset} {reset};add_connection {clock_bridge_afi_50_m0_reset_reset_bridge.out_reset} {timer_1us_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {clock_bridge_afi_50_m0_reset_reset_bridge.out_reset} {router.clk_reset} {reset};add_connection {clock_bridge_afi_50_m0_reset_reset_bridge.out_reset} {router_001.clk_reset} {reset};add_connection {clock_bridge_afi_50_m0_reset_reset_bridge.out_reset} {router_002.clk_reset} {reset};add_connection {clock_bridge_afi_50_m0_reset_reset_bridge.out_reset} {clock_bridge_afi_50_m0_limiter.clk_reset} {reset};add_connection {clock_bridge_afi_50_m0_reset_reset_bridge.out_reset} {cmd_demux.clk_reset} {reset};add_connection {clock_bridge_afi_50_m0_reset_reset_bridge.out_reset} {cmd_mux.clk_reset} {reset};add_connection {clock_bridge_afi_50_m0_reset_reset_bridge.out_reset} {cmd_mux_001.clk_reset} {reset};add_connection {clock_bridge_afi_50_m0_reset_reset_bridge.out_reset} {rsp_demux.clk_reset} {reset};add_connection {clock_bridge_afi_50_m0_reset_reset_bridge.out_reset} {rsp_demux_001.clk_reset} {reset};add_connection {clock_bridge_afi_50_m0_reset_reset_bridge.out_reset} {rsp_mux.clk_reset} {reset};add_connection {clk_50_clk_clock_bridge.out_clk} {clock_bridge_afi_50_m0_translator.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {timer_1ms_s1_translator.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {timer_1us_s1_translator.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {clock_bridge_afi_50_m0_agent.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {timer_1ms_s1_agent.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {timer_1ms_s1_agent_rsp_fifo.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {timer_1us_s1_agent.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {timer_1us_s1_agent_rsp_fifo.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {router.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {router_001.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {router_002.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {clock_bridge_afi_50_m0_limiter.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {cmd_demux.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {rsp_mux.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {cmd_mux.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {rsp_demux.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {cmd_mux_001.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {rsp_demux_001.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {clock_bridge_afi_50_m0_reset_reset_bridge.clk} {clock};add_interface {clk_50_clk} {clock} {slave};set_interface_property {clk_50_clk} {EXPORT_OF} {clk_50_clk_clock_bridge.in_clk};add_interface {clock_bridge_afi_50_m0_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {clock_bridge_afi_50_m0_reset_reset_bridge_in_reset} {EXPORT_OF} {clock_bridge_afi_50_m0_reset_reset_bridge.in_reset};add_interface {clock_bridge_afi_50_m0} {avalon} {slave};set_interface_property {clock_bridge_afi_50_m0} {EXPORT_OF} {clock_bridge_afi_50_m0_translator.avalon_anti_master_0};add_interface {timer_1ms_s1} {avalon} {master};set_interface_property {timer_1ms_s1} {EXPORT_OF} {timer_1ms_s1_translator.avalon_anti_slave_0};add_interface {timer_1us_s1} {avalon} {master};set_interface_property {timer_1us_s1} {EXPORT_OF} {timer_1us_s1_translator.avalon_anti_slave_0};set_module_assignment {interconnect_id.clock_bridge_afi_50.m0} {0};set_module_assignment {interconnect_id.timer_1ms.s1} {0};set_module_assignment {interconnect_id.timer_1us.s1} {1};(altera_merlin_master_translator:16.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=6,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=64,AV_READLATENCY=0,AV_READ_WAIT=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_SETUP_WAIT=0,AV_SYMBOLS_PER_WORD=4,AV_WRITE_WAIT=0,SYNC_RESET=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=6,UAV_BURSTCOUNT_W=3,UAV_CONSTANT_BURST_BEHAVIOR=0,USE_ADDRESS=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=1,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_CLKEN=0,USE_DEBUGACCESS=1,USE_LOCK=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:16.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=3,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=1,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=16,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=50000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=6,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=1,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=0,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:16.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=3,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=1,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=16,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=50000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=6,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=1,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=0,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_master_agent:16.1:ADDR_MAP=&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;timer_1ms_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000020&quot;
   end=&quot;0x00000000000000040&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;timer_1us_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000000000020&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,BURSTWRAP_VALUE=1,CACHE_VALUE=0,ID=0,MERLIN_PACKET_FORMAT=ori_burst_size(75:73) response_status(72:71) cache(70:67) protection(66:64) thread_id(63) dest_id(62) src_id(61) qos(60) begin_burst(59) data_sideband(58) addr_sideband(57) burst_type(56:55) burst_size(54:52) burstwrap(51) byte_cnt(50:48) trans_exclusive(47) trans_lock(46) trans_read(45) trans_write(44) trans_posted(43) trans_compressed_read(42) addr(41:36) byteen(35:32) data(31:0),PKT_ADDR_H=41,PKT_ADDR_L=36,PKT_ADDR_SIDEBAND_H=57,PKT_ADDR_SIDEBAND_L=57,PKT_BEGIN_BURST=59,PKT_BURSTWRAP_H=51,PKT_BURSTWRAP_L=51,PKT_BURST_SIZE_H=54,PKT_BURST_SIZE_L=52,PKT_BURST_TYPE_H=56,PKT_BURST_TYPE_L=55,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=50,PKT_BYTE_CNT_L=48,PKT_CACHE_H=70,PKT_CACHE_L=67,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DATA_SIDEBAND_H=58,PKT_DATA_SIDEBAND_L=58,PKT_DEST_ID_H=62,PKT_DEST_ID_L=62,PKT_ORI_BURST_SIZE_H=75,PKT_ORI_BURST_SIZE_L=73,PKT_PROTECTION_H=66,PKT_PROTECTION_L=64,PKT_QOS_H=60,PKT_QOS_L=60,PKT_RESPONSE_STATUS_H=72,PKT_RESPONSE_STATUS_L=71,PKT_SRC_ID_H=61,PKT_SRC_ID_L=61,PKT_THREAD_ID_H=63,PKT_THREAD_ID_L=63,PKT_TRANS_COMPRESSED_READ=42,PKT_TRANS_EXCLUSIVE=47,PKT_TRANS_LOCK=46,PKT_TRANS_POSTED=43,PKT_TRANS_READ=45,PKT_TRANS_WRITE=44,SECURE_ACCESS_BIT=1,ST_CHANNEL_W=2,ST_DATA_W=76,SUPPRESS_0_BYTEEN_RSP=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_merlin_slave_agent:16.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=0,MAX_BURSTWRAP=1,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(75:73) response_status(72:71) cache(70:67) protection(66:64) thread_id(63) dest_id(62) src_id(61) qos(60) begin_burst(59) data_sideband(58) addr_sideband(57) burst_type(56:55) burst_size(54:52) burstwrap(51) byte_cnt(50:48) trans_exclusive(47) trans_lock(46) trans_read(45) trans_write(44) trans_posted(43) trans_compressed_read(42) addr(41:36) byteen(35:32) data(31:0),PKT_ADDR_H=41,PKT_ADDR_L=36,PKT_BEGIN_BURST=59,PKT_BURSTWRAP_H=51,PKT_BURSTWRAP_L=51,PKT_BURST_SIZE_H=54,PKT_BURST_SIZE_L=52,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=50,PKT_BYTE_CNT_L=48,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=62,PKT_DEST_ID_L=62,PKT_ORI_BURST_SIZE_H=75,PKT_ORI_BURST_SIZE_L=73,PKT_PROTECTION_H=66,PKT_PROTECTION_L=64,PKT_RESPONSE_STATUS_H=72,PKT_RESPONSE_STATUS_L=71,PKT_SRC_ID_H=61,PKT_SRC_ID_L=61,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=42,PKT_TRANS_LOCK=46,PKT_TRANS_POSTED=43,PKT_TRANS_READ=45,PKT_TRANS_WRITE=44,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=2,ST_DATA_W=76,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:16.1:BITS_PER_SYMBOL=77,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:16.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=1,MAX_BURSTWRAP=1,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(75:73) response_status(72:71) cache(70:67) protection(66:64) thread_id(63) dest_id(62) src_id(61) qos(60) begin_burst(59) data_sideband(58) addr_sideband(57) burst_type(56:55) burst_size(54:52) burstwrap(51) byte_cnt(50:48) trans_exclusive(47) trans_lock(46) trans_read(45) trans_write(44) trans_posted(43) trans_compressed_read(42) addr(41:36) byteen(35:32) data(31:0),PKT_ADDR_H=41,PKT_ADDR_L=36,PKT_BEGIN_BURST=59,PKT_BURSTWRAP_H=51,PKT_BURSTWRAP_L=51,PKT_BURST_SIZE_H=54,PKT_BURST_SIZE_L=52,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=50,PKT_BYTE_CNT_L=48,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=62,PKT_DEST_ID_L=62,PKT_ORI_BURST_SIZE_H=75,PKT_ORI_BURST_SIZE_L=73,PKT_PROTECTION_H=66,PKT_PROTECTION_L=64,PKT_RESPONSE_STATUS_H=72,PKT_RESPONSE_STATUS_L=71,PKT_SRC_ID_H=61,PKT_SRC_ID_L=61,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=42,PKT_TRANS_LOCK=46,PKT_TRANS_POSTED=43,PKT_TRANS_READ=45,PKT_TRANS_WRITE=44,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=2,ST_DATA_W=76,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:16.1:BITS_PER_SYMBOL=77,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_router:16.1:CHANNEL_ID=10,01,DECODER_TYPE=0,DEFAULT_CHANNEL=1,DEFAULT_DESTID=1,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=1,0,END_ADDRESS=0x20,0x40,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(75:73) response_status(72:71) cache(70:67) protection(66:64) thread_id(63) dest_id(62) src_id(61) qos(60) begin_burst(59) data_sideband(58) addr_sideband(57) burst_type(56:55) burst_size(54:52) burstwrap(51) byte_cnt(50:48) trans_exclusive(47) trans_lock(46) trans_read(45) trans_write(44) trans_posted(43) trans_compressed_read(42) addr(41:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,PKT_ADDR_H=41,PKT_ADDR_L=36,PKT_DEST_ID_H=62,PKT_DEST_ID_L=62,PKT_PROTECTION_H=66,PKT_PROTECTION_L=64,PKT_TRANS_READ=45,PKT_TRANS_WRITE=44,SECURED_RANGE_LIST=0,0,SECURED_RANGE_PAIRS=0,0,SLAVES_INFO=1:10:0x0:0x20:both:1:0:0:1,0:01:0x20:0x40:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x20,ST_CHANNEL_W=2,ST_DATA_W=76,TYPE_OF_TRANSACTION=both,both)(altera_merlin_router:16.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(75:73) response_status(72:71) cache(70:67) protection(66:64) thread_id(63) dest_id(62) src_id(61) qos(60) begin_burst(59) data_sideband(58) addr_sideband(57) burst_type(56:55) burst_size(54:52) burstwrap(51) byte_cnt(50:48) trans_exclusive(47) trans_lock(46) trans_read(45) trans_write(44) trans_posted(43) trans_compressed_read(42) addr(41:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=41,PKT_ADDR_L=36,PKT_DEST_ID_H=62,PKT_DEST_ID_L=62,PKT_PROTECTION_H=66,PKT_PROTECTION_L=64,PKT_TRANS_READ=45,PKT_TRANS_WRITE=44,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=2,ST_DATA_W=76,TYPE_OF_TRANSACTION=both)(altera_merlin_router:16.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(75:73) response_status(72:71) cache(70:67) protection(66:64) thread_id(63) dest_id(62) src_id(61) qos(60) begin_burst(59) data_sideband(58) addr_sideband(57) burst_type(56:55) burst_size(54:52) burstwrap(51) byte_cnt(50:48) trans_exclusive(47) trans_lock(46) trans_read(45) trans_write(44) trans_posted(43) trans_compressed_read(42) addr(41:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=41,PKT_ADDR_L=36,PKT_DEST_ID_H=62,PKT_DEST_ID_L=62,PKT_PROTECTION_H=66,PKT_PROTECTION_L=64,PKT_TRANS_READ=45,PKT_TRANS_WRITE=44,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=2,ST_DATA_W=76,TYPE_OF_TRANSACTION=both)(altera_merlin_traffic_limiter:16.1:ENFORCE_ORDER=1,MAX_BURST_LENGTH=1,MAX_OUTSTANDING_RESPONSES=1,MERLIN_PACKET_FORMAT=ori_burst_size(75:73) response_status(72:71) cache(70:67) protection(66:64) thread_id(63) dest_id(62) src_id(61) qos(60) begin_burst(59) data_sideband(58) addr_sideband(57) burst_type(56:55) burst_size(54:52) burstwrap(51) byte_cnt(50:48) trans_exclusive(47) trans_lock(46) trans_read(45) trans_write(44) trans_posted(43) trans_compressed_read(42) addr(41:36) byteen(35:32) data(31:0),PIPELINED=0,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=50,PKT_BYTE_CNT_L=48,PKT_DEST_ID_H=62,PKT_DEST_ID_L=62,PKT_SRC_ID_H=61,PKT_SRC_ID_L=61,PKT_THREAD_ID_H=63,PKT_THREAD_ID_L=63,PKT_TRANS_POSTED=43,PKT_TRANS_WRITE=44,PREVENT_HAZARDS=0,REORDER=0,ST_CHANNEL_W=2,ST_DATA_W=76,SUPPORTS_NONPOSTED_WRITES=0,SUPPORTS_POSTED_WRITES=1,VALID_WIDTH=2)(altera_merlin_demultiplexer:16.1:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Stratix IV,MERLIN_PACKET_FORMAT=ori_burst_size(75:73) response_status(72:71) cache(70:67) protection(66:64) thread_id(63) dest_id(62) src_id(61) qos(60) begin_burst(59) data_sideband(58) addr_sideband(57) burst_type(56:55) burst_size(54:52) burstwrap(51) byte_cnt(50:48) trans_exclusive(47) trans_lock(46) trans_read(45) trans_write(44) trans_posted(43) trans_compressed_read(42) addr(41:36) byteen(35:32) data(31:0),NUM_OUTPUTS=2,ST_CHANNEL_W=2,ST_DATA_W=76,VALID_WIDTH=2)(altera_merlin_multiplexer:16.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(75:73) response_status(72:71) cache(70:67) protection(66:64) thread_id(63) dest_id(62) src_id(61) qos(60) begin_burst(59) data_sideband(58) addr_sideband(57) burst_type(56:55) burst_size(54:52) burstwrap(51) byte_cnt(50:48) trans_exclusive(47) trans_lock(46) trans_read(45) trans_write(44) trans_posted(43) trans_compressed_read(42) addr(41:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=46,ST_CHANNEL_W=2,ST_DATA_W=76,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:16.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(75:73) response_status(72:71) cache(70:67) protection(66:64) thread_id(63) dest_id(62) src_id(61) qos(60) begin_burst(59) data_sideband(58) addr_sideband(57) burst_type(56:55) burst_size(54:52) burstwrap(51) byte_cnt(50:48) trans_exclusive(47) trans_lock(46) trans_read(45) trans_write(44) trans_posted(43) trans_compressed_read(42) addr(41:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=46,ST_CHANNEL_W=2,ST_DATA_W=76,USE_EXTERNAL_ARB=0)(altera_merlin_demultiplexer:16.1:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Stratix IV,MERLIN_PACKET_FORMAT=ori_burst_size(75:73) response_status(72:71) cache(70:67) protection(66:64) thread_id(63) dest_id(62) src_id(61) qos(60) begin_burst(59) data_sideband(58) addr_sideband(57) burst_type(56:55) burst_size(54:52) burstwrap(51) byte_cnt(50:48) trans_exclusive(47) trans_lock(46) trans_read(45) trans_write(44) trans_posted(43) trans_compressed_read(42) addr(41:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=2,ST_DATA_W=76,VALID_WIDTH=1)(altera_merlin_demultiplexer:16.1:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Stratix IV,MERLIN_PACKET_FORMAT=ori_burst_size(75:73) response_status(72:71) cache(70:67) protection(66:64) thread_id(63) dest_id(62) src_id(61) qos(60) begin_burst(59) data_sideband(58) addr_sideband(57) burst_type(56:55) burst_size(54:52) burstwrap(51) byte_cnt(50:48) trans_exclusive(47) trans_lock(46) trans_read(45) trans_write(44) trans_posted(43) trans_compressed_read(42) addr(41:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=2,ST_DATA_W=76,VALID_WIDTH=1)(altera_merlin_multiplexer:16.1:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,1,MERLIN_PACKET_FORMAT=ori_burst_size(75:73) response_status(72:71) cache(70:67) protection(66:64) thread_id(63) dest_id(62) src_id(61) qos(60) begin_burst(59) data_sideband(58) addr_sideband(57) burst_type(56:55) burst_size(54:52) burstwrap(51) byte_cnt(50:48) trans_exclusive(47) trans_lock(46) trans_read(45) trans_write(44) trans_posted(43) trans_compressed_read(42) addr(41:36) byteen(35:32) data(31:0),NUM_INPUTS=2,PIPELINE_ARB=0,PKT_TRANS_LOCK=46,ST_CHANNEL_W=2,ST_DATA_W=76,USE_EXTERNAL_ARB=0)(altera_reset_bridge:16.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=50000000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(altera_clock_bridge:16.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=50000000,NUM_CLOCK_OUTPUTS=1)(avalon:16.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon:16.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon:16.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)"
   instancePathKey="MebX_Qsys_Project_Burst:.:mm_interconnect_1"
   kind="altera_mm_interconnect"
   version="16.1"
   name="MebX_Qsys_Project_Burst_mm_interconnect_1">
  <parameter name="AUTO_DEVICE" value="EP4SGX230KF40C2" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Stratix IV" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="" />
  <parameter
     name="COMPOSE_CONTENTS"
     value="add_instance {clock_bridge_afi_50_m0_translator} {altera_merlin_master_translator};set_instance_parameter_value {clock_bridge_afi_50_m0_translator} {AV_ADDRESS_W} {6};set_instance_parameter_value {clock_bridge_afi_50_m0_translator} {AV_DATA_W} {32};set_instance_parameter_value {clock_bridge_afi_50_m0_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {clock_bridge_afi_50_m0_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {clock_bridge_afi_50_m0_translator} {UAV_ADDRESS_W} {6};set_instance_parameter_value {clock_bridge_afi_50_m0_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {clock_bridge_afi_50_m0_translator} {AV_READLATENCY} {0};set_instance_parameter_value {clock_bridge_afi_50_m0_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {clock_bridge_afi_50_m0_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {clock_bridge_afi_50_m0_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {clock_bridge_afi_50_m0_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {clock_bridge_afi_50_m0_translator} {USE_READDATA} {1};set_instance_parameter_value {clock_bridge_afi_50_m0_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {clock_bridge_afi_50_m0_translator} {USE_READ} {1};set_instance_parameter_value {clock_bridge_afi_50_m0_translator} {USE_WRITE} {1};set_instance_parameter_value {clock_bridge_afi_50_m0_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {clock_bridge_afi_50_m0_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {clock_bridge_afi_50_m0_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {clock_bridge_afi_50_m0_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {clock_bridge_afi_50_m0_translator} {USE_ADDRESS} {1};set_instance_parameter_value {clock_bridge_afi_50_m0_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {clock_bridge_afi_50_m0_translator} {USE_DEBUGACCESS} {1};set_instance_parameter_value {clock_bridge_afi_50_m0_translator} {USE_CLKEN} {0};set_instance_parameter_value {clock_bridge_afi_50_m0_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {clock_bridge_afi_50_m0_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {clock_bridge_afi_50_m0_translator} {USE_LOCK} {0};set_instance_parameter_value {clock_bridge_afi_50_m0_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {clock_bridge_afi_50_m0_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {clock_bridge_afi_50_m0_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {clock_bridge_afi_50_m0_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {clock_bridge_afi_50_m0_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {clock_bridge_afi_50_m0_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {clock_bridge_afi_50_m0_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {clock_bridge_afi_50_m0_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {clock_bridge_afi_50_m0_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {clock_bridge_afi_50_m0_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {clock_bridge_afi_50_m0_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {clock_bridge_afi_50_m0_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {clock_bridge_afi_50_m0_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {clock_bridge_afi_50_m0_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {clock_bridge_afi_50_m0_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {clock_bridge_afi_50_m0_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {clock_bridge_afi_50_m0_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {clock_bridge_afi_50_m0_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {clock_bridge_afi_50_m0_translator} {SYNC_RESET} {0};add_instance {timer_1ms_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {timer_1ms_s1_translator} {AV_ADDRESS_W} {3};set_instance_parameter_value {timer_1ms_s1_translator} {AV_DATA_W} {16};set_instance_parameter_value {timer_1ms_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {timer_1ms_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {timer_1ms_s1_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {timer_1ms_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {timer_1ms_s1_translator} {UAV_ADDRESS_W} {6};set_instance_parameter_value {timer_1ms_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {timer_1ms_s1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {timer_1ms_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {timer_1ms_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {timer_1ms_s1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {timer_1ms_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {timer_1ms_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {timer_1ms_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {timer_1ms_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {timer_1ms_s1_translator} {USE_READ} {0};set_instance_parameter_value {timer_1ms_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {timer_1ms_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {timer_1ms_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {timer_1ms_s1_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {timer_1ms_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {timer_1ms_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {timer_1ms_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {timer_1ms_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {timer_1ms_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {timer_1ms_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {timer_1ms_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {timer_1ms_s1_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {timer_1ms_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {timer_1ms_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {timer_1ms_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {timer_1ms_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {timer_1ms_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {timer_1ms_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {timer_1ms_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {timer_1ms_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {timer_1ms_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {timer_1ms_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {timer_1ms_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {timer_1ms_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {timer_1ms_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {timer_1ms_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {timer_1ms_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {timer_1ms_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {timer_1ms_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {timer_1ms_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {timer_1ms_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {timer_1ms_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {timer_1ms_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {timer_1ms_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {timer_1ms_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {timer_1ms_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {timer_1us_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {timer_1us_s1_translator} {AV_ADDRESS_W} {3};set_instance_parameter_value {timer_1us_s1_translator} {AV_DATA_W} {16};set_instance_parameter_value {timer_1us_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {timer_1us_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {timer_1us_s1_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {timer_1us_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {timer_1us_s1_translator} {UAV_ADDRESS_W} {6};set_instance_parameter_value {timer_1us_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {timer_1us_s1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {timer_1us_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {timer_1us_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {timer_1us_s1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {timer_1us_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {timer_1us_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {timer_1us_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {timer_1us_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {timer_1us_s1_translator} {USE_READ} {0};set_instance_parameter_value {timer_1us_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {timer_1us_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {timer_1us_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {timer_1us_s1_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {timer_1us_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {timer_1us_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {timer_1us_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {timer_1us_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {timer_1us_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {timer_1us_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {timer_1us_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {timer_1us_s1_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {timer_1us_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {timer_1us_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {timer_1us_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {timer_1us_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {timer_1us_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {timer_1us_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {timer_1us_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {timer_1us_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {timer_1us_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {timer_1us_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {timer_1us_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {timer_1us_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {timer_1us_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {timer_1us_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {timer_1us_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {timer_1us_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {timer_1us_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {timer_1us_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {timer_1us_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {timer_1us_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {timer_1us_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {timer_1us_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {timer_1us_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {timer_1us_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {clock_bridge_afi_50_m0_agent} {altera_merlin_master_agent};set_instance_parameter_value {clock_bridge_afi_50_m0_agent} {PKT_ORI_BURST_SIZE_H} {75};set_instance_parameter_value {clock_bridge_afi_50_m0_agent} {PKT_ORI_BURST_SIZE_L} {73};set_instance_parameter_value {clock_bridge_afi_50_m0_agent} {PKT_RESPONSE_STATUS_H} {72};set_instance_parameter_value {clock_bridge_afi_50_m0_agent} {PKT_RESPONSE_STATUS_L} {71};set_instance_parameter_value {clock_bridge_afi_50_m0_agent} {PKT_QOS_H} {60};set_instance_parameter_value {clock_bridge_afi_50_m0_agent} {PKT_QOS_L} {60};set_instance_parameter_value {clock_bridge_afi_50_m0_agent} {PKT_DATA_SIDEBAND_H} {58};set_instance_parameter_value {clock_bridge_afi_50_m0_agent} {PKT_DATA_SIDEBAND_L} {58};set_instance_parameter_value {clock_bridge_afi_50_m0_agent} {PKT_ADDR_SIDEBAND_H} {57};set_instance_parameter_value {clock_bridge_afi_50_m0_agent} {PKT_ADDR_SIDEBAND_L} {57};set_instance_parameter_value {clock_bridge_afi_50_m0_agent} {PKT_BURST_TYPE_H} {56};set_instance_parameter_value {clock_bridge_afi_50_m0_agent} {PKT_BURST_TYPE_L} {55};set_instance_parameter_value {clock_bridge_afi_50_m0_agent} {PKT_CACHE_H} {70};set_instance_parameter_value {clock_bridge_afi_50_m0_agent} {PKT_CACHE_L} {67};set_instance_parameter_value {clock_bridge_afi_50_m0_agent} {PKT_THREAD_ID_H} {63};set_instance_parameter_value {clock_bridge_afi_50_m0_agent} {PKT_THREAD_ID_L} {63};set_instance_parameter_value {clock_bridge_afi_50_m0_agent} {PKT_BURST_SIZE_H} {54};set_instance_parameter_value {clock_bridge_afi_50_m0_agent} {PKT_BURST_SIZE_L} {52};set_instance_parameter_value {clock_bridge_afi_50_m0_agent} {PKT_TRANS_EXCLUSIVE} {47};set_instance_parameter_value {clock_bridge_afi_50_m0_agent} {PKT_TRANS_LOCK} {46};set_instance_parameter_value {clock_bridge_afi_50_m0_agent} {PKT_BEGIN_BURST} {59};set_instance_parameter_value {clock_bridge_afi_50_m0_agent} {PKT_PROTECTION_H} {66};set_instance_parameter_value {clock_bridge_afi_50_m0_agent} {PKT_PROTECTION_L} {64};set_instance_parameter_value {clock_bridge_afi_50_m0_agent} {PKT_BURSTWRAP_H} {51};set_instance_parameter_value {clock_bridge_afi_50_m0_agent} {PKT_BURSTWRAP_L} {51};set_instance_parameter_value {clock_bridge_afi_50_m0_agent} {PKT_BYTE_CNT_H} {50};set_instance_parameter_value {clock_bridge_afi_50_m0_agent} {PKT_BYTE_CNT_L} {48};set_instance_parameter_value {clock_bridge_afi_50_m0_agent} {PKT_ADDR_H} {41};set_instance_parameter_value {clock_bridge_afi_50_m0_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {clock_bridge_afi_50_m0_agent} {PKT_TRANS_COMPRESSED_READ} {42};set_instance_parameter_value {clock_bridge_afi_50_m0_agent} {PKT_TRANS_POSTED} {43};set_instance_parameter_value {clock_bridge_afi_50_m0_agent} {PKT_TRANS_WRITE} {44};set_instance_parameter_value {clock_bridge_afi_50_m0_agent} {PKT_TRANS_READ} {45};set_instance_parameter_value {clock_bridge_afi_50_m0_agent} {PKT_DATA_H} {31};set_instance_parameter_value {clock_bridge_afi_50_m0_agent} {PKT_DATA_L} {0};set_instance_parameter_value {clock_bridge_afi_50_m0_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {clock_bridge_afi_50_m0_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {clock_bridge_afi_50_m0_agent} {PKT_SRC_ID_H} {61};set_instance_parameter_value {clock_bridge_afi_50_m0_agent} {PKT_SRC_ID_L} {61};set_instance_parameter_value {clock_bridge_afi_50_m0_agent} {PKT_DEST_ID_H} {62};set_instance_parameter_value {clock_bridge_afi_50_m0_agent} {PKT_DEST_ID_L} {62};set_instance_parameter_value {clock_bridge_afi_50_m0_agent} {ST_DATA_W} {76};set_instance_parameter_value {clock_bridge_afi_50_m0_agent} {ST_CHANNEL_W} {2};set_instance_parameter_value {clock_bridge_afi_50_m0_agent} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {clock_bridge_afi_50_m0_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {clock_bridge_afi_50_m0_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {clock_bridge_afi_50_m0_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(75:73) response_status(72:71) cache(70:67) protection(66:64) thread_id(63) dest_id(62) src_id(61) qos(60) begin_burst(59) data_sideband(58) addr_sideband(57) burst_type(56:55) burst_size(54:52) burstwrap(51) byte_cnt(50:48) trans_exclusive(47) trans_lock(46) trans_read(45) trans_write(44) trans_posted(43) trans_compressed_read(42) addr(41:36) byteen(35:32) data(31:0)};set_instance_parameter_value {clock_bridge_afi_50_m0_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;timer_1ms_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000020&quot;
   end=&quot;0x00000000000000040&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;timer_1us_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000000000020&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {clock_bridge_afi_50_m0_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {clock_bridge_afi_50_m0_agent} {ID} {0};set_instance_parameter_value {clock_bridge_afi_50_m0_agent} {BURSTWRAP_VALUE} {1};set_instance_parameter_value {clock_bridge_afi_50_m0_agent} {CACHE_VALUE} {0};set_instance_parameter_value {clock_bridge_afi_50_m0_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {clock_bridge_afi_50_m0_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {clock_bridge_afi_50_m0_agent} {USE_WRITERESPONSE} {0};add_instance {timer_1ms_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {timer_1ms_s1_agent} {PKT_ORI_BURST_SIZE_H} {75};set_instance_parameter_value {timer_1ms_s1_agent} {PKT_ORI_BURST_SIZE_L} {73};set_instance_parameter_value {timer_1ms_s1_agent} {PKT_RESPONSE_STATUS_H} {72};set_instance_parameter_value {timer_1ms_s1_agent} {PKT_RESPONSE_STATUS_L} {71};set_instance_parameter_value {timer_1ms_s1_agent} {PKT_BURST_SIZE_H} {54};set_instance_parameter_value {timer_1ms_s1_agent} {PKT_BURST_SIZE_L} {52};set_instance_parameter_value {timer_1ms_s1_agent} {PKT_TRANS_LOCK} {46};set_instance_parameter_value {timer_1ms_s1_agent} {PKT_BEGIN_BURST} {59};set_instance_parameter_value {timer_1ms_s1_agent} {PKT_PROTECTION_H} {66};set_instance_parameter_value {timer_1ms_s1_agent} {PKT_PROTECTION_L} {64};set_instance_parameter_value {timer_1ms_s1_agent} {PKT_BURSTWRAP_H} {51};set_instance_parameter_value {timer_1ms_s1_agent} {PKT_BURSTWRAP_L} {51};set_instance_parameter_value {timer_1ms_s1_agent} {PKT_BYTE_CNT_H} {50};set_instance_parameter_value {timer_1ms_s1_agent} {PKT_BYTE_CNT_L} {48};set_instance_parameter_value {timer_1ms_s1_agent} {PKT_ADDR_H} {41};set_instance_parameter_value {timer_1ms_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {timer_1ms_s1_agent} {PKT_TRANS_COMPRESSED_READ} {42};set_instance_parameter_value {timer_1ms_s1_agent} {PKT_TRANS_POSTED} {43};set_instance_parameter_value {timer_1ms_s1_agent} {PKT_TRANS_WRITE} {44};set_instance_parameter_value {timer_1ms_s1_agent} {PKT_TRANS_READ} {45};set_instance_parameter_value {timer_1ms_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {timer_1ms_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {timer_1ms_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {timer_1ms_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {timer_1ms_s1_agent} {PKT_SRC_ID_H} {61};set_instance_parameter_value {timer_1ms_s1_agent} {PKT_SRC_ID_L} {61};set_instance_parameter_value {timer_1ms_s1_agent} {PKT_DEST_ID_H} {62};set_instance_parameter_value {timer_1ms_s1_agent} {PKT_DEST_ID_L} {62};set_instance_parameter_value {timer_1ms_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {timer_1ms_s1_agent} {ST_CHANNEL_W} {2};set_instance_parameter_value {timer_1ms_s1_agent} {ST_DATA_W} {76};set_instance_parameter_value {timer_1ms_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {timer_1ms_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {timer_1ms_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {timer_1ms_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(75:73) response_status(72:71) cache(70:67) protection(66:64) thread_id(63) dest_id(62) src_id(61) qos(60) begin_burst(59) data_sideband(58) addr_sideband(57) burst_type(56:55) burst_size(54:52) burstwrap(51) byte_cnt(50:48) trans_exclusive(47) trans_lock(46) trans_read(45) trans_write(44) trans_posted(43) trans_compressed_read(42) addr(41:36) byteen(35:32) data(31:0)};set_instance_parameter_value {timer_1ms_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {timer_1ms_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {timer_1ms_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {timer_1ms_s1_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {timer_1ms_s1_agent} {ID} {0};set_instance_parameter_value {timer_1ms_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {timer_1ms_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {timer_1ms_s1_agent} {ECC_ENABLE} {0};add_instance {timer_1ms_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {timer_1ms_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {timer_1ms_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {77};set_instance_parameter_value {timer_1ms_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {timer_1ms_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {timer_1ms_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {timer_1ms_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {timer_1ms_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {timer_1ms_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {timer_1ms_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {timer_1ms_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {timer_1ms_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {timer_1ms_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {timer_1ms_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {timer_1ms_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {timer_1us_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {timer_1us_s1_agent} {PKT_ORI_BURST_SIZE_H} {75};set_instance_parameter_value {timer_1us_s1_agent} {PKT_ORI_BURST_SIZE_L} {73};set_instance_parameter_value {timer_1us_s1_agent} {PKT_RESPONSE_STATUS_H} {72};set_instance_parameter_value {timer_1us_s1_agent} {PKT_RESPONSE_STATUS_L} {71};set_instance_parameter_value {timer_1us_s1_agent} {PKT_BURST_SIZE_H} {54};set_instance_parameter_value {timer_1us_s1_agent} {PKT_BURST_SIZE_L} {52};set_instance_parameter_value {timer_1us_s1_agent} {PKT_TRANS_LOCK} {46};set_instance_parameter_value {timer_1us_s1_agent} {PKT_BEGIN_BURST} {59};set_instance_parameter_value {timer_1us_s1_agent} {PKT_PROTECTION_H} {66};set_instance_parameter_value {timer_1us_s1_agent} {PKT_PROTECTION_L} {64};set_instance_parameter_value {timer_1us_s1_agent} {PKT_BURSTWRAP_H} {51};set_instance_parameter_value {timer_1us_s1_agent} {PKT_BURSTWRAP_L} {51};set_instance_parameter_value {timer_1us_s1_agent} {PKT_BYTE_CNT_H} {50};set_instance_parameter_value {timer_1us_s1_agent} {PKT_BYTE_CNT_L} {48};set_instance_parameter_value {timer_1us_s1_agent} {PKT_ADDR_H} {41};set_instance_parameter_value {timer_1us_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {timer_1us_s1_agent} {PKT_TRANS_COMPRESSED_READ} {42};set_instance_parameter_value {timer_1us_s1_agent} {PKT_TRANS_POSTED} {43};set_instance_parameter_value {timer_1us_s1_agent} {PKT_TRANS_WRITE} {44};set_instance_parameter_value {timer_1us_s1_agent} {PKT_TRANS_READ} {45};set_instance_parameter_value {timer_1us_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {timer_1us_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {timer_1us_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {timer_1us_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {timer_1us_s1_agent} {PKT_SRC_ID_H} {61};set_instance_parameter_value {timer_1us_s1_agent} {PKT_SRC_ID_L} {61};set_instance_parameter_value {timer_1us_s1_agent} {PKT_DEST_ID_H} {62};set_instance_parameter_value {timer_1us_s1_agent} {PKT_DEST_ID_L} {62};set_instance_parameter_value {timer_1us_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {timer_1us_s1_agent} {ST_CHANNEL_W} {2};set_instance_parameter_value {timer_1us_s1_agent} {ST_DATA_W} {76};set_instance_parameter_value {timer_1us_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {timer_1us_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {timer_1us_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {timer_1us_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(75:73) response_status(72:71) cache(70:67) protection(66:64) thread_id(63) dest_id(62) src_id(61) qos(60) begin_burst(59) data_sideband(58) addr_sideband(57) burst_type(56:55) burst_size(54:52) burstwrap(51) byte_cnt(50:48) trans_exclusive(47) trans_lock(46) trans_read(45) trans_write(44) trans_posted(43) trans_compressed_read(42) addr(41:36) byteen(35:32) data(31:0)};set_instance_parameter_value {timer_1us_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {timer_1us_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {timer_1us_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {timer_1us_s1_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {timer_1us_s1_agent} {ID} {1};set_instance_parameter_value {timer_1us_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {timer_1us_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {timer_1us_s1_agent} {ECC_ENABLE} {0};add_instance {timer_1us_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {timer_1us_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {timer_1us_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {77};set_instance_parameter_value {timer_1us_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {timer_1us_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {timer_1us_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {timer_1us_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {timer_1us_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {timer_1us_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {timer_1us_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {timer_1us_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {timer_1us_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {timer_1us_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {timer_1us_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {timer_1us_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {router} {altera_merlin_router};set_instance_parameter_value {router} {DESTINATION_ID} {1 0 };set_instance_parameter_value {router} {CHANNEL_ID} {10 01 };set_instance_parameter_value {router} {TYPE_OF_TRANSACTION} {both both };set_instance_parameter_value {router} {START_ADDRESS} {0x0 0x20 };set_instance_parameter_value {router} {END_ADDRESS} {0x20 0x40 };set_instance_parameter_value {router} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router} {SPAN_OFFSET} {};set_instance_parameter_value {router} {PKT_ADDR_H} {41};set_instance_parameter_value {router} {PKT_ADDR_L} {36};set_instance_parameter_value {router} {PKT_PROTECTION_H} {66};set_instance_parameter_value {router} {PKT_PROTECTION_L} {64};set_instance_parameter_value {router} {PKT_DEST_ID_H} {62};set_instance_parameter_value {router} {PKT_DEST_ID_L} {62};set_instance_parameter_value {router} {PKT_TRANS_WRITE} {44};set_instance_parameter_value {router} {PKT_TRANS_READ} {45};set_instance_parameter_value {router} {ST_DATA_W} {76};set_instance_parameter_value {router} {ST_CHANNEL_W} {2};set_instance_parameter_value {router} {DECODER_TYPE} {0};set_instance_parameter_value {router} {DEFAULT_CHANNEL} {1};set_instance_parameter_value {router} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_DESTID} {1};set_instance_parameter_value {router} {MERLIN_PACKET_FORMAT} {ori_burst_size(75:73) response_status(72:71) cache(70:67) protection(66:64) thread_id(63) dest_id(62) src_id(61) qos(60) begin_burst(59) data_sideband(58) addr_sideband(57) burst_type(56:55) burst_size(54:52) burstwrap(51) byte_cnt(50:48) trans_exclusive(47) trans_lock(46) trans_read(45) trans_write(44) trans_posted(43) trans_compressed_read(42) addr(41:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router} {MEMORY_ALIASING_DECODE} {0};add_instance {router_001} {altera_merlin_router};set_instance_parameter_value {router_001} {DESTINATION_ID} {0 };set_instance_parameter_value {router_001} {CHANNEL_ID} {1 };set_instance_parameter_value {router_001} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_001} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_001} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_001} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_001} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_001} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_001} {SPAN_OFFSET} {};set_instance_parameter_value {router_001} {PKT_ADDR_H} {41};set_instance_parameter_value {router_001} {PKT_ADDR_L} {36};set_instance_parameter_value {router_001} {PKT_PROTECTION_H} {66};set_instance_parameter_value {router_001} {PKT_PROTECTION_L} {64};set_instance_parameter_value {router_001} {PKT_DEST_ID_H} {62};set_instance_parameter_value {router_001} {PKT_DEST_ID_L} {62};set_instance_parameter_value {router_001} {PKT_TRANS_WRITE} {44};set_instance_parameter_value {router_001} {PKT_TRANS_READ} {45};set_instance_parameter_value {router_001} {ST_DATA_W} {76};set_instance_parameter_value {router_001} {ST_CHANNEL_W} {2};set_instance_parameter_value {router_001} {DECODER_TYPE} {1};set_instance_parameter_value {router_001} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_001} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(75:73) response_status(72:71) cache(70:67) protection(66:64) thread_id(63) dest_id(62) src_id(61) qos(60) begin_burst(59) data_sideband(58) addr_sideband(57) burst_type(56:55) burst_size(54:52) burstwrap(51) byte_cnt(50:48) trans_exclusive(47) trans_lock(46) trans_read(45) trans_write(44) trans_posted(43) trans_compressed_read(42) addr(41:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_001} {MEMORY_ALIASING_DECODE} {0};add_instance {router_002} {altera_merlin_router};set_instance_parameter_value {router_002} {DESTINATION_ID} {0 };set_instance_parameter_value {router_002} {CHANNEL_ID} {1 };set_instance_parameter_value {router_002} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_002} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_002} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_002} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_002} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_002} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_002} {SPAN_OFFSET} {};set_instance_parameter_value {router_002} {PKT_ADDR_H} {41};set_instance_parameter_value {router_002} {PKT_ADDR_L} {36};set_instance_parameter_value {router_002} {PKT_PROTECTION_H} {66};set_instance_parameter_value {router_002} {PKT_PROTECTION_L} {64};set_instance_parameter_value {router_002} {PKT_DEST_ID_H} {62};set_instance_parameter_value {router_002} {PKT_DEST_ID_L} {62};set_instance_parameter_value {router_002} {PKT_TRANS_WRITE} {44};set_instance_parameter_value {router_002} {PKT_TRANS_READ} {45};set_instance_parameter_value {router_002} {ST_DATA_W} {76};set_instance_parameter_value {router_002} {ST_CHANNEL_W} {2};set_instance_parameter_value {router_002} {DECODER_TYPE} {1};set_instance_parameter_value {router_002} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_002} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(75:73) response_status(72:71) cache(70:67) protection(66:64) thread_id(63) dest_id(62) src_id(61) qos(60) begin_burst(59) data_sideband(58) addr_sideband(57) burst_type(56:55) burst_size(54:52) burstwrap(51) byte_cnt(50:48) trans_exclusive(47) trans_lock(46) trans_read(45) trans_write(44) trans_posted(43) trans_compressed_read(42) addr(41:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_002} {MEMORY_ALIASING_DECODE} {0};add_instance {clock_bridge_afi_50_m0_limiter} {altera_merlin_traffic_limiter};set_instance_parameter_value {clock_bridge_afi_50_m0_limiter} {PKT_DEST_ID_H} {62};set_instance_parameter_value {clock_bridge_afi_50_m0_limiter} {PKT_DEST_ID_L} {62};set_instance_parameter_value {clock_bridge_afi_50_m0_limiter} {PKT_SRC_ID_H} {61};set_instance_parameter_value {clock_bridge_afi_50_m0_limiter} {PKT_SRC_ID_L} {61};set_instance_parameter_value {clock_bridge_afi_50_m0_limiter} {PKT_BYTE_CNT_H} {50};set_instance_parameter_value {clock_bridge_afi_50_m0_limiter} {PKT_BYTE_CNT_L} {48};set_instance_parameter_value {clock_bridge_afi_50_m0_limiter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {clock_bridge_afi_50_m0_limiter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {clock_bridge_afi_50_m0_limiter} {PKT_TRANS_POSTED} {43};set_instance_parameter_value {clock_bridge_afi_50_m0_limiter} {PKT_TRANS_WRITE} {44};set_instance_parameter_value {clock_bridge_afi_50_m0_limiter} {PKT_THREAD_ID_H} {63};set_instance_parameter_value {clock_bridge_afi_50_m0_limiter} {PKT_THREAD_ID_L} {63};set_instance_parameter_value {clock_bridge_afi_50_m0_limiter} {MAX_BURST_LENGTH} {1};set_instance_parameter_value {clock_bridge_afi_50_m0_limiter} {MAX_OUTSTANDING_RESPONSES} {1};set_instance_parameter_value {clock_bridge_afi_50_m0_limiter} {PIPELINED} {0};set_instance_parameter_value {clock_bridge_afi_50_m0_limiter} {ST_DATA_W} {76};set_instance_parameter_value {clock_bridge_afi_50_m0_limiter} {ST_CHANNEL_W} {2};set_instance_parameter_value {clock_bridge_afi_50_m0_limiter} {VALID_WIDTH} {2};set_instance_parameter_value {clock_bridge_afi_50_m0_limiter} {ENFORCE_ORDER} {1};set_instance_parameter_value {clock_bridge_afi_50_m0_limiter} {PREVENT_HAZARDS} {0};set_instance_parameter_value {clock_bridge_afi_50_m0_limiter} {SUPPORTS_POSTED_WRITES} {1};set_instance_parameter_value {clock_bridge_afi_50_m0_limiter} {SUPPORTS_NONPOSTED_WRITES} {0};set_instance_parameter_value {clock_bridge_afi_50_m0_limiter} {MERLIN_PACKET_FORMAT} {ori_burst_size(75:73) response_status(72:71) cache(70:67) protection(66:64) thread_id(63) dest_id(62) src_id(61) qos(60) begin_burst(59) data_sideband(58) addr_sideband(57) burst_type(56:55) burst_size(54:52) burstwrap(51) byte_cnt(50:48) trans_exclusive(47) trans_lock(46) trans_read(45) trans_write(44) trans_posted(43) trans_compressed_read(42) addr(41:36) byteen(35:32) data(31:0)};set_instance_parameter_value {clock_bridge_afi_50_m0_limiter} {REORDER} {0};add_instance {cmd_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux} {ST_DATA_W} {76};set_instance_parameter_value {cmd_demux} {ST_CHANNEL_W} {2};set_instance_parameter_value {cmd_demux} {NUM_OUTPUTS} {2};set_instance_parameter_value {cmd_demux} {VALID_WIDTH} {2};set_instance_parameter_value {cmd_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(75:73) response_status(72:71) cache(70:67) protection(66:64) thread_id(63) dest_id(62) src_id(61) qos(60) begin_burst(59) data_sideband(58) addr_sideband(57) burst_type(56:55) burst_size(54:52) burstwrap(51) byte_cnt(50:48) trans_exclusive(47) trans_lock(46) trans_read(45) trans_write(44) trans_posted(43) trans_compressed_read(42) addr(41:36) byteen(35:32) data(31:0)};add_instance {cmd_mux} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux} {ST_DATA_W} {76};set_instance_parameter_value {cmd_mux} {ST_CHANNEL_W} {2};set_instance_parameter_value {cmd_mux} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux} {PKT_TRANS_LOCK} {46};set_instance_parameter_value {cmd_mux} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(75:73) response_status(72:71) cache(70:67) protection(66:64) thread_id(63) dest_id(62) src_id(61) qos(60) begin_burst(59) data_sideband(58) addr_sideband(57) burst_type(56:55) burst_size(54:52) burstwrap(51) byte_cnt(50:48) trans_exclusive(47) trans_lock(46) trans_read(45) trans_write(44) trans_posted(43) trans_compressed_read(42) addr(41:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_001} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_001} {ST_DATA_W} {76};set_instance_parameter_value {cmd_mux_001} {ST_CHANNEL_W} {2};set_instance_parameter_value {cmd_mux_001} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_001} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_001} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_001} {PKT_TRANS_LOCK} {46};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(75:73) response_status(72:71) cache(70:67) protection(66:64) thread_id(63) dest_id(62) src_id(61) qos(60) begin_burst(59) data_sideband(58) addr_sideband(57) burst_type(56:55) burst_size(54:52) burstwrap(51) byte_cnt(50:48) trans_exclusive(47) trans_lock(46) trans_read(45) trans_write(44) trans_posted(43) trans_compressed_read(42) addr(41:36) byteen(35:32) data(31:0)};add_instance {rsp_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux} {ST_DATA_W} {76};set_instance_parameter_value {rsp_demux} {ST_CHANNEL_W} {2};set_instance_parameter_value {rsp_demux} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(75:73) response_status(72:71) cache(70:67) protection(66:64) thread_id(63) dest_id(62) src_id(61) qos(60) begin_burst(59) data_sideband(58) addr_sideband(57) burst_type(56:55) burst_size(54:52) burstwrap(51) byte_cnt(50:48) trans_exclusive(47) trans_lock(46) trans_read(45) trans_write(44) trans_posted(43) trans_compressed_read(42) addr(41:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_001} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_001} {ST_DATA_W} {76};set_instance_parameter_value {rsp_demux_001} {ST_CHANNEL_W} {2};set_instance_parameter_value {rsp_demux_001} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_001} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(75:73) response_status(72:71) cache(70:67) protection(66:64) thread_id(63) dest_id(62) src_id(61) qos(60) begin_burst(59) data_sideband(58) addr_sideband(57) burst_type(56:55) burst_size(54:52) burstwrap(51) byte_cnt(50:48) trans_exclusive(47) trans_lock(46) trans_read(45) trans_write(44) trans_posted(43) trans_compressed_read(42) addr(41:36) byteen(35:32) data(31:0)};add_instance {rsp_mux} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux} {ST_DATA_W} {76};set_instance_parameter_value {rsp_mux} {ST_CHANNEL_W} {2};set_instance_parameter_value {rsp_mux} {NUM_INPUTS} {2};set_instance_parameter_value {rsp_mux} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux} {PKT_TRANS_LOCK} {46};set_instance_parameter_value {rsp_mux} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {rsp_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(75:73) response_status(72:71) cache(70:67) protection(66:64) thread_id(63) dest_id(62) src_id(61) qos(60) begin_burst(59) data_sideband(58) addr_sideband(57) burst_type(56:55) burst_size(54:52) burstwrap(51) byte_cnt(50:48) trans_exclusive(47) trans_lock(46) trans_read(45) trans_write(44) trans_posted(43) trans_compressed_read(42) addr(41:36) byteen(35:32) data(31:0)};add_instance {clock_bridge_afi_50_m0_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {clock_bridge_afi_50_m0_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {clock_bridge_afi_50_m0_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {clock_bridge_afi_50_m0_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {clock_bridge_afi_50_m0_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {clk_50_clk_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {clk_50_clk_clock_bridge} {EXPLICIT_CLOCK_RATE} {50000000};set_instance_parameter_value {clk_50_clk_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_connection {clock_bridge_afi_50_m0_translator.avalon_universal_master_0} {clock_bridge_afi_50_m0_agent.av} {avalon};set_connection_parameter_value {clock_bridge_afi_50_m0_translator.avalon_universal_master_0/clock_bridge_afi_50_m0_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {clock_bridge_afi_50_m0_translator.avalon_universal_master_0/clock_bridge_afi_50_m0_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {clock_bridge_afi_50_m0_translator.avalon_universal_master_0/clock_bridge_afi_50_m0_agent.av} {defaultConnection} {false};add_connection {timer_1ms_s1_agent.m0} {timer_1ms_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {timer_1ms_s1_agent.m0/timer_1ms_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {timer_1ms_s1_agent.m0/timer_1ms_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {timer_1ms_s1_agent.m0/timer_1ms_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {timer_1ms_s1_agent.rf_source} {timer_1ms_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {timer_1ms_s1_agent_rsp_fifo.out} {timer_1ms_s1_agent.rf_sink} {avalon_streaming};add_connection {timer_1ms_s1_agent.rdata_fifo_src} {timer_1ms_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux.src} {timer_1ms_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux.src/timer_1ms_s1_agent.cp} {qsys_mm.command};add_connection {timer_1us_s1_agent.m0} {timer_1us_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {timer_1us_s1_agent.m0/timer_1us_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {timer_1us_s1_agent.m0/timer_1us_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {timer_1us_s1_agent.m0/timer_1us_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {timer_1us_s1_agent.rf_source} {timer_1us_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {timer_1us_s1_agent_rsp_fifo.out} {timer_1us_s1_agent.rf_sink} {avalon_streaming};add_connection {timer_1us_s1_agent.rdata_fifo_src} {timer_1us_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_001.src} {timer_1us_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_001.src/timer_1us_s1_agent.cp} {qsys_mm.command};add_connection {clock_bridge_afi_50_m0_agent.cp} {router.sink} {avalon_streaming};preview_set_connection_tag {clock_bridge_afi_50_m0_agent.cp/router.sink} {qsys_mm.command};add_connection {timer_1ms_s1_agent.rp} {router_001.sink} {avalon_streaming};preview_set_connection_tag {timer_1ms_s1_agent.rp/router_001.sink} {qsys_mm.response};add_connection {router_001.src} {rsp_demux.sink} {avalon_streaming};preview_set_connection_tag {router_001.src/rsp_demux.sink} {qsys_mm.response};add_connection {timer_1us_s1_agent.rp} {router_002.sink} {avalon_streaming};preview_set_connection_tag {timer_1us_s1_agent.rp/router_002.sink} {qsys_mm.response};add_connection {router_002.src} {rsp_demux_001.sink} {avalon_streaming};preview_set_connection_tag {router_002.src/rsp_demux_001.sink} {qsys_mm.response};add_connection {router.src} {clock_bridge_afi_50_m0_limiter.cmd_sink} {avalon_streaming};preview_set_connection_tag {router.src/clock_bridge_afi_50_m0_limiter.cmd_sink} {qsys_mm.command};add_connection {clock_bridge_afi_50_m0_limiter.cmd_src} {cmd_demux.sink} {avalon_streaming};preview_set_connection_tag {clock_bridge_afi_50_m0_limiter.cmd_src/cmd_demux.sink} {qsys_mm.command};add_connection {rsp_mux.src} {clock_bridge_afi_50_m0_limiter.rsp_sink} {avalon_streaming};preview_set_connection_tag {rsp_mux.src/clock_bridge_afi_50_m0_limiter.rsp_sink} {qsys_mm.response};add_connection {clock_bridge_afi_50_m0_limiter.rsp_src} {clock_bridge_afi_50_m0_agent.rp} {avalon_streaming};preview_set_connection_tag {clock_bridge_afi_50_m0_limiter.rsp_src/clock_bridge_afi_50_m0_agent.rp} {qsys_mm.response};add_connection {cmd_demux.src0} {cmd_mux.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.command};add_connection {cmd_demux.src1} {cmd_mux_001.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src1/cmd_mux_001.sink0} {qsys_mm.command};add_connection {rsp_demux.src0} {rsp_mux.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.response};add_connection {rsp_demux_001.src0} {rsp_mux.sink1} {avalon_streaming};preview_set_connection_tag {rsp_demux_001.src0/rsp_mux.sink1} {qsys_mm.response};add_connection {clock_bridge_afi_50_m0_limiter.cmd_valid} {cmd_demux.sink_valid} {avalon_streaming};add_connection {clock_bridge_afi_50_m0_reset_reset_bridge.out_reset} {clock_bridge_afi_50_m0_translator.reset} {reset};add_connection {clock_bridge_afi_50_m0_reset_reset_bridge.out_reset} {timer_1ms_s1_translator.reset} {reset};add_connection {clock_bridge_afi_50_m0_reset_reset_bridge.out_reset} {timer_1us_s1_translator.reset} {reset};add_connection {clock_bridge_afi_50_m0_reset_reset_bridge.out_reset} {clock_bridge_afi_50_m0_agent.clk_reset} {reset};add_connection {clock_bridge_afi_50_m0_reset_reset_bridge.out_reset} {timer_1ms_s1_agent.clk_reset} {reset};add_connection {clock_bridge_afi_50_m0_reset_reset_bridge.out_reset} {timer_1ms_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {clock_bridge_afi_50_m0_reset_reset_bridge.out_reset} {timer_1us_s1_agent.clk_reset} {reset};add_connection {clock_bridge_afi_50_m0_reset_reset_bridge.out_reset} {timer_1us_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {clock_bridge_afi_50_m0_reset_reset_bridge.out_reset} {router.clk_reset} {reset};add_connection {clock_bridge_afi_50_m0_reset_reset_bridge.out_reset} {router_001.clk_reset} {reset};add_connection {clock_bridge_afi_50_m0_reset_reset_bridge.out_reset} {router_002.clk_reset} {reset};add_connection {clock_bridge_afi_50_m0_reset_reset_bridge.out_reset} {clock_bridge_afi_50_m0_limiter.clk_reset} {reset};add_connection {clock_bridge_afi_50_m0_reset_reset_bridge.out_reset} {cmd_demux.clk_reset} {reset};add_connection {clock_bridge_afi_50_m0_reset_reset_bridge.out_reset} {cmd_mux.clk_reset} {reset};add_connection {clock_bridge_afi_50_m0_reset_reset_bridge.out_reset} {cmd_mux_001.clk_reset} {reset};add_connection {clock_bridge_afi_50_m0_reset_reset_bridge.out_reset} {rsp_demux.clk_reset} {reset};add_connection {clock_bridge_afi_50_m0_reset_reset_bridge.out_reset} {rsp_demux_001.clk_reset} {reset};add_connection {clock_bridge_afi_50_m0_reset_reset_bridge.out_reset} {rsp_mux.clk_reset} {reset};add_connection {clk_50_clk_clock_bridge.out_clk} {clock_bridge_afi_50_m0_translator.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {timer_1ms_s1_translator.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {timer_1us_s1_translator.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {clock_bridge_afi_50_m0_agent.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {timer_1ms_s1_agent.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {timer_1ms_s1_agent_rsp_fifo.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {timer_1us_s1_agent.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {timer_1us_s1_agent_rsp_fifo.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {router.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {router_001.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {router_002.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {clock_bridge_afi_50_m0_limiter.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {cmd_demux.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {rsp_mux.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {cmd_mux.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {rsp_demux.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {cmd_mux_001.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {rsp_demux_001.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {clock_bridge_afi_50_m0_reset_reset_bridge.clk} {clock};add_interface {clk_50_clk} {clock} {slave};set_interface_property {clk_50_clk} {EXPORT_OF} {clk_50_clk_clock_bridge.in_clk};add_interface {clock_bridge_afi_50_m0_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {clock_bridge_afi_50_m0_reset_reset_bridge_in_reset} {EXPORT_OF} {clock_bridge_afi_50_m0_reset_reset_bridge.in_reset};add_interface {clock_bridge_afi_50_m0} {avalon} {slave};set_interface_property {clock_bridge_afi_50_m0} {EXPORT_OF} {clock_bridge_afi_50_m0_translator.avalon_anti_master_0};add_interface {timer_1ms_s1} {avalon} {master};set_interface_property {timer_1ms_s1} {EXPORT_OF} {timer_1ms_s1_translator.avalon_anti_slave_0};add_interface {timer_1us_s1} {avalon} {master};set_interface_property {timer_1us_s1} {EXPORT_OF} {timer_1us_s1_translator.avalon_anti_slave_0};set_module_assignment {interconnect_id.clock_bridge_afi_50.m0} {0};set_module_assignment {interconnect_id.timer_1ms.s1} {0};set_module_assignment {interconnect_id.timer_1us.s1} {1};" />
  <generatedFiles>
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/MebX_Qsys_Project_Burst_mm_interconnect_1.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/altera_merlin_master_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/altera_merlin_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/altera_merlin_master_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/altera_merlin_slave_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/MebX_Qsys_Project_Burst_mm_interconnect_1_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/MebX_Qsys_Project_Burst_mm_interconnect_1_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/altera_merlin_traffic_limiter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/altera_merlin_reorder_memory.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/MebX_Qsys_Project_Burst_mm_interconnect_1_cmd_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/MebX_Qsys_Project_Burst_mm_interconnect_1_cmd_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/MebX_Qsys_Project_Burst_mm_interconnect_1_rsp_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/MebX_Qsys_Project_Burst_mm_interconnect_1_rsp_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/MebX_Qsys_Project_Burst_mm_interconnect_0_avalon_st_adapter.v"
       type="VERILOG" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/MebX_Qsys_Project_Burst_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_traffic_limiter/altera_merlin_traffic_limiter_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="MebX_Qsys_Project_Burst" as="mm_interconnect_1" />
  <messages>
   <message level="Debug" culprit="MebX_Qsys_Project_Burst">queue size: 101 starting:altera_mm_interconnect "submodules/MebX_Qsys_Project_Burst_mm_interconnect_1"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>20</b> modules, <b>62</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>20</b> modules, <b>62</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>20</b> modules, <b>62</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>20</b> modules, <b>62</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter.error_adapter_0">Timing: ELA:1/0.004s</message>
   <message level="Debug" culprit="avalon_st_adapter">Timing: COM:3/0.008s/0.009s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_001">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_001.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.rst_bridge_0">Timing: ELA:2/0.001s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.error_adapter_0">Timing: ELA:1/0.004s</message>
   <message level="Debug" culprit="avalon_st_adapter_001">Timing: COM:3/0.013s/0.022s</message>
   <message
       level="Debug"
       culprit="com_altera_sopcmodel_transforms_avalonst_AvalonStreamingTransform"><![CDATA[After transform: <b>22</b> modules, <b>68</b> connections]]></message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_router</b> "<b>submodules/MebX_Qsys_Project_Burst_mm_interconnect_1_router</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_router</b> "<b>submodules/MebX_Qsys_Project_Burst_mm_interconnect_1_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_router</b> "<b>submodules/MebX_Qsys_Project_Burst_mm_interconnect_1_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_traffic_limiter</b> "<b>submodules/altera_merlin_traffic_limiter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/MebX_Qsys_Project_Burst_mm_interconnect_1_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/MebX_Qsys_Project_Burst_mm_interconnect_1_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/MebX_Qsys_Project_Burst_mm_interconnect_1_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/MebX_Qsys_Project_Burst_mm_interconnect_1_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/MebX_Qsys_Project_Burst_mm_interconnect_1_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/MebX_Qsys_Project_Burst_mm_interconnect_1_rsp_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/MebX_Qsys_Project_Burst_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/MebX_Qsys_Project_Burst_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Info" culprit="mm_interconnect_1"><![CDATA["<b>MebX_Qsys_Project_Burst</b>" instantiated <b>altera_mm_interconnect</b> "<b>mm_interconnect_1</b>"]]></message>
   <message level="Debug" culprit="MebX_Qsys_Project_Burst">queue size: 130 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="nios2_gen2_0_data_master_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>nios2_gen2_0_data_master_translator</b>"]]></message>
   <message level="Debug" culprit="MebX_Qsys_Project_Burst">queue size: 128 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="jtag_uart_0_avalon_jtag_slave_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>jtag_uart_0_avalon_jtag_slave_translator</b>"]]></message>
   <message level="Debug" culprit="MebX_Qsys_Project_Burst">queue size: 118 starting:altera_merlin_master_agent "submodules/altera_merlin_master_agent"</message>
   <message level="Info" culprit="nios2_gen2_0_data_master_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_agent</b> "<b>nios2_gen2_0_data_master_agent</b>"]]></message>
   <message level="Debug" culprit="MebX_Qsys_Project_Burst">queue size: 116 starting:altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"</message>
   <message level="Info" culprit="jtag_uart_0_avalon_jtag_slave_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_agent</b> "<b>jtag_uart_0_avalon_jtag_slave_agent</b>"]]></message>
   <message level="Debug" culprit="MebX_Qsys_Project_Burst">queue size: 115 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo</b>"]]></message>
   <message level="Debug" culprit="MebX_Qsys_Project_Burst">queue size: 38 starting:altera_merlin_router "submodules/MebX_Qsys_Project_Burst_mm_interconnect_1_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
   <message level="Debug" culprit="MebX_Qsys_Project_Burst">queue size: 37 starting:altera_merlin_router "submodules/MebX_Qsys_Project_Burst_mm_interconnect_1_router_001"</message>
   <message level="Info" culprit="router_001"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_router</b> "<b>router_001</b>"]]></message>
   <message level="Debug" culprit="MebX_Qsys_Project_Burst">queue size: 83 starting:altera_merlin_traffic_limiter "submodules/altera_merlin_traffic_limiter"</message>
   <message level="Info" culprit="nios2_gen2_0_instruction_master_limiter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_traffic_limiter</b> "<b>nios2_gen2_0_instruction_master_limiter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/altera_avalon_sc_fifo.v</b>]]></message>
   <message level="Debug" culprit="MebX_Qsys_Project_Burst">queue size: 34 starting:altera_merlin_demultiplexer "submodules/MebX_Qsys_Project_Burst_mm_interconnect_1_cmd_demux"</message>
   <message level="Info" culprit="cmd_demux"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"]]></message>
   <message level="Debug" culprit="MebX_Qsys_Project_Burst">queue size: 33 starting:altera_merlin_multiplexer "submodules/MebX_Qsys_Project_Burst_mm_interconnect_1_cmd_mux"</message>
   <message level="Info" culprit="cmd_mux"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="MebX_Qsys_Project_Burst">queue size: 31 starting:altera_merlin_demultiplexer "submodules/MebX_Qsys_Project_Burst_mm_interconnect_1_rsp_demux"</message>
   <message level="Info" culprit="rsp_demux"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux</b>"]]></message>
   <message level="Debug" culprit="MebX_Qsys_Project_Burst">queue size: 29 starting:altera_merlin_multiplexer "submodules/MebX_Qsys_Project_Burst_mm_interconnect_1_rsp_mux"</message>
   <message level="Info" culprit="rsp_mux"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="MebX_Qsys_Project_Burst">queue size: 54 starting:altera_avalon_st_adapter "submodules/MebX_Qsys_Project_Burst_mm_interconnect_0_avalon_st_adapter"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter"><![CDATA["<b>avalon_st_adapter</b>" reuses <b>error_adapter</b> "<b>submodules/MebX_Qsys_Project_Burst_mm_interconnect_0_avalon_st_adapter_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="MebX_Qsys_Project_Burst">queue size: 2 starting:error_adapter "submodules/MebX_Qsys_Project_Burst_mm_interconnect_0_avalon_st_adapter_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_mm_interconnect:16.1:AUTO_DEVICE=EP4SGX230KF40C2,AUTO_DEVICE_FAMILY=Stratix IV,AUTO_DEVICE_SPEEDGRADE=,COMPOSE_CONTENTS=add_instance {dma_DDR_M_mm_read_translator} {altera_merlin_master_translator};set_instance_parameter_value {dma_DDR_M_mm_read_translator} {AV_ADDRESS_W} {64};set_instance_parameter_value {dma_DDR_M_mm_read_translator} {AV_DATA_W} {64};set_instance_parameter_value {dma_DDR_M_mm_read_translator} {AV_BURSTCOUNT_W} {5};set_instance_parameter_value {dma_DDR_M_mm_read_translator} {AV_BYTEENABLE_W} {8};set_instance_parameter_value {dma_DDR_M_mm_read_translator} {UAV_ADDRESS_W} {64};set_instance_parameter_value {dma_DDR_M_mm_read_translator} {UAV_BURSTCOUNT_W} {8};set_instance_parameter_value {dma_DDR_M_mm_read_translator} {AV_READLATENCY} {0};set_instance_parameter_value {dma_DDR_M_mm_read_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {dma_DDR_M_mm_read_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {dma_DDR_M_mm_read_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {dma_DDR_M_mm_read_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {dma_DDR_M_mm_read_translator} {USE_READDATA} {1};set_instance_parameter_value {dma_DDR_M_mm_read_translator} {USE_WRITEDATA} {0};set_instance_parameter_value {dma_DDR_M_mm_read_translator} {USE_READ} {1};set_instance_parameter_value {dma_DDR_M_mm_read_translator} {USE_WRITE} {0};set_instance_parameter_value {dma_DDR_M_mm_read_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {dma_DDR_M_mm_read_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {dma_DDR_M_mm_read_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {dma_DDR_M_mm_read_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {dma_DDR_M_mm_read_translator} {USE_ADDRESS} {1};set_instance_parameter_value {dma_DDR_M_mm_read_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {dma_DDR_M_mm_read_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {dma_DDR_M_mm_read_translator} {USE_CLKEN} {0};set_instance_parameter_value {dma_DDR_M_mm_read_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {dma_DDR_M_mm_read_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {dma_DDR_M_mm_read_translator} {USE_LOCK} {0};set_instance_parameter_value {dma_DDR_M_mm_read_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {dma_DDR_M_mm_read_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {dma_DDR_M_mm_read_translator} {AV_SYMBOLS_PER_WORD} {8};set_instance_parameter_value {dma_DDR_M_mm_read_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {dma_DDR_M_mm_read_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {dma_DDR_M_mm_read_translator} {AV_CONSTANT_BURST_BEHAVIOR} {1};set_instance_parameter_value {dma_DDR_M_mm_read_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {dma_DDR_M_mm_read_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {dma_DDR_M_mm_read_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {dma_DDR_M_mm_read_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {dma_DDR_M_mm_read_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {dma_DDR_M_mm_read_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {dma_DDR_M_mm_read_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {dma_DDR_M_mm_read_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {dma_DDR_M_mm_read_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {dma_DDR_M_mm_read_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {dma_DDR_M_mm_read_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {dma_DDR_M_mm_read_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {dma_DDR_M_mm_read_translator} {SYNC_RESET} {0};add_instance {dma_DDR_M_mm_write_translator} {altera_merlin_master_translator};set_instance_parameter_value {dma_DDR_M_mm_write_translator} {AV_ADDRESS_W} {64};set_instance_parameter_value {dma_DDR_M_mm_write_translator} {AV_DATA_W} {64};set_instance_parameter_value {dma_DDR_M_mm_write_translator} {AV_BURSTCOUNT_W} {5};set_instance_parameter_value {dma_DDR_M_mm_write_translator} {AV_BYTEENABLE_W} {8};set_instance_parameter_value {dma_DDR_M_mm_write_translator} {UAV_ADDRESS_W} {64};set_instance_parameter_value {dma_DDR_M_mm_write_translator} {UAV_BURSTCOUNT_W} {8};set_instance_parameter_value {dma_DDR_M_mm_write_translator} {AV_READLATENCY} {0};set_instance_parameter_value {dma_DDR_M_mm_write_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {dma_DDR_M_mm_write_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {dma_DDR_M_mm_write_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {dma_DDR_M_mm_write_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {dma_DDR_M_mm_write_translator} {USE_READDATA} {0};set_instance_parameter_value {dma_DDR_M_mm_write_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {dma_DDR_M_mm_write_translator} {USE_READ} {0};set_instance_parameter_value {dma_DDR_M_mm_write_translator} {USE_WRITE} {1};set_instance_parameter_value {dma_DDR_M_mm_write_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {dma_DDR_M_mm_write_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {dma_DDR_M_mm_write_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {dma_DDR_M_mm_write_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {dma_DDR_M_mm_write_translator} {USE_ADDRESS} {1};set_instance_parameter_value {dma_DDR_M_mm_write_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {dma_DDR_M_mm_write_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {dma_DDR_M_mm_write_translator} {USE_CLKEN} {0};set_instance_parameter_value {dma_DDR_M_mm_write_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {dma_DDR_M_mm_write_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {dma_DDR_M_mm_write_translator} {USE_LOCK} {0};set_instance_parameter_value {dma_DDR_M_mm_write_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {dma_DDR_M_mm_write_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {dma_DDR_M_mm_write_translator} {AV_SYMBOLS_PER_WORD} {8};set_instance_parameter_value {dma_DDR_M_mm_write_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {dma_DDR_M_mm_write_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {dma_DDR_M_mm_write_translator} {AV_CONSTANT_BURST_BEHAVIOR} {1};set_instance_parameter_value {dma_DDR_M_mm_write_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {dma_DDR_M_mm_write_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {dma_DDR_M_mm_write_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {dma_DDR_M_mm_write_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {dma_DDR_M_mm_write_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {dma_DDR_M_mm_write_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {dma_DDR_M_mm_write_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {dma_DDR_M_mm_write_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {dma_DDR_M_mm_write_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {dma_DDR_M_mm_write_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {dma_DDR_M_mm_write_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {dma_DDR_M_mm_write_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {dma_DDR_M_mm_write_translator} {SYNC_RESET} {0};add_instance {Communication_Module_A_avalon_mm_data_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {Communication_Module_A_avalon_mm_data_slave_translator} {AV_ADDRESS_W} {26};set_instance_parameter_value {Communication_Module_A_avalon_mm_data_slave_translator} {AV_DATA_W} {64};set_instance_parameter_value {Communication_Module_A_avalon_mm_data_slave_translator} {UAV_DATA_W} {64};set_instance_parameter_value {Communication_Module_A_avalon_mm_data_slave_translator} {AV_BURSTCOUNT_W} {8};set_instance_parameter_value {Communication_Module_A_avalon_mm_data_slave_translator} {AV_BYTEENABLE_W} {8};set_instance_parameter_value {Communication_Module_A_avalon_mm_data_slave_translator} {UAV_BYTEENABLE_W} {8};set_instance_parameter_value {Communication_Module_A_avalon_mm_data_slave_translator} {UAV_ADDRESS_W} {64};set_instance_parameter_value {Communication_Module_A_avalon_mm_data_slave_translator} {UAV_BURSTCOUNT_W} {11};set_instance_parameter_value {Communication_Module_A_avalon_mm_data_slave_translator} {AV_READLATENCY} {0};set_instance_parameter_value {Communication_Module_A_avalon_mm_data_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {Communication_Module_A_avalon_mm_data_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {Communication_Module_A_avalon_mm_data_slave_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {Communication_Module_A_avalon_mm_data_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {Communication_Module_A_avalon_mm_data_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {Communication_Module_A_avalon_mm_data_slave_translator} {USE_READDATA} {1};set_instance_parameter_value {Communication_Module_A_avalon_mm_data_slave_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {Communication_Module_A_avalon_mm_data_slave_translator} {USE_READ} {1};set_instance_parameter_value {Communication_Module_A_avalon_mm_data_slave_translator} {USE_WRITE} {1};set_instance_parameter_value {Communication_Module_A_avalon_mm_data_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {Communication_Module_A_avalon_mm_data_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {Communication_Module_A_avalon_mm_data_slave_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {Communication_Module_A_avalon_mm_data_slave_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {Communication_Module_A_avalon_mm_data_slave_translator} {USE_ADDRESS} {1};set_instance_parameter_value {Communication_Module_A_avalon_mm_data_slave_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {Communication_Module_A_avalon_mm_data_slave_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {Communication_Module_A_avalon_mm_data_slave_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {Communication_Module_A_avalon_mm_data_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {Communication_Module_A_avalon_mm_data_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {Communication_Module_A_avalon_mm_data_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {Communication_Module_A_avalon_mm_data_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {Communication_Module_A_avalon_mm_data_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {Communication_Module_A_avalon_mm_data_slave_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {Communication_Module_A_avalon_mm_data_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {Communication_Module_A_avalon_mm_data_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {Communication_Module_A_avalon_mm_data_slave_translator} {AV_SYMBOLS_PER_WORD} {8};set_instance_parameter_value {Communication_Module_A_avalon_mm_data_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {Communication_Module_A_avalon_mm_data_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {Communication_Module_A_avalon_mm_data_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {Communication_Module_A_avalon_mm_data_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {Communication_Module_A_avalon_mm_data_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {Communication_Module_A_avalon_mm_data_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {Communication_Module_A_avalon_mm_data_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {16};set_instance_parameter_value {Communication_Module_A_avalon_mm_data_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {Communication_Module_A_avalon_mm_data_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {Communication_Module_A_avalon_mm_data_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {Communication_Module_A_avalon_mm_data_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {Communication_Module_A_avalon_mm_data_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {Communication_Module_A_avalon_mm_data_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {Communication_Module_A_avalon_mm_data_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {Communication_Module_A_avalon_mm_data_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {Communication_Module_A_avalon_mm_data_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {Communication_Module_A_avalon_mm_data_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {Communication_Module_A_avalon_mm_data_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {Pattern_Generator_A_avalon_mm_data_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_data_slave_translator} {AV_ADDRESS_W} {26};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_data_slave_translator} {AV_DATA_W} {64};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_data_slave_translator} {UAV_DATA_W} {64};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_data_slave_translator} {AV_BURSTCOUNT_W} {8};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_data_slave_translator} {AV_BYTEENABLE_W} {8};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_data_slave_translator} {UAV_BYTEENABLE_W} {8};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_data_slave_translator} {UAV_ADDRESS_W} {64};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_data_slave_translator} {UAV_BURSTCOUNT_W} {11};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_data_slave_translator} {AV_READLATENCY} {0};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_data_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_data_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_data_slave_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_data_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_data_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_data_slave_translator} {USE_READDATA} {1};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_data_slave_translator} {USE_WRITEDATA} {0};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_data_slave_translator} {USE_READ} {1};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_data_slave_translator} {USE_WRITE} {0};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_data_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_data_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_data_slave_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_data_slave_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_data_slave_translator} {USE_ADDRESS} {1};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_data_slave_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_data_slave_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_data_slave_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_data_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_data_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_data_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_data_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_data_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_data_slave_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_data_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_data_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_data_slave_translator} {AV_SYMBOLS_PER_WORD} {8};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_data_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_data_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_data_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_data_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_data_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_data_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_data_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {16};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_data_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_data_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_data_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_data_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_data_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_data_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_data_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_data_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_data_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_data_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_data_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {dma_DDR_M_mm_read_agent} {altera_merlin_master_agent};set_instance_parameter_value {dma_DDR_M_mm_read_agent} {PKT_ORI_BURST_SIZE_H} {177};set_instance_parameter_value {dma_DDR_M_mm_read_agent} {PKT_ORI_BURST_SIZE_L} {175};set_instance_parameter_value {dma_DDR_M_mm_read_agent} {PKT_RESPONSE_STATUS_H} {174};set_instance_parameter_value {dma_DDR_M_mm_read_agent} {PKT_RESPONSE_STATUS_L} {173};set_instance_parameter_value {dma_DDR_M_mm_read_agent} {PKT_QOS_H} {162};set_instance_parameter_value {dma_DDR_M_mm_read_agent} {PKT_QOS_L} {162};set_instance_parameter_value {dma_DDR_M_mm_read_agent} {PKT_DATA_SIDEBAND_H} {160};set_instance_parameter_value {dma_DDR_M_mm_read_agent} {PKT_DATA_SIDEBAND_L} {160};set_instance_parameter_value {dma_DDR_M_mm_read_agent} {PKT_ADDR_SIDEBAND_H} {159};set_instance_parameter_value {dma_DDR_M_mm_read_agent} {PKT_ADDR_SIDEBAND_L} {159};set_instance_parameter_value {dma_DDR_M_mm_read_agent} {PKT_BURST_TYPE_H} {158};set_instance_parameter_value {dma_DDR_M_mm_read_agent} {PKT_BURST_TYPE_L} {157};set_instance_parameter_value {dma_DDR_M_mm_read_agent} {PKT_CACHE_H} {172};set_instance_parameter_value {dma_DDR_M_mm_read_agent} {PKT_CACHE_L} {169};set_instance_parameter_value {dma_DDR_M_mm_read_agent} {PKT_THREAD_ID_H} {165};set_instance_parameter_value {dma_DDR_M_mm_read_agent} {PKT_THREAD_ID_L} {165};set_instance_parameter_value {dma_DDR_M_mm_read_agent} {PKT_BURST_SIZE_H} {156};set_instance_parameter_value {dma_DDR_M_mm_read_agent} {PKT_BURST_SIZE_L} {154};set_instance_parameter_value {dma_DDR_M_mm_read_agent} {PKT_TRANS_EXCLUSIVE} {141};set_instance_parameter_value {dma_DDR_M_mm_read_agent} {PKT_TRANS_LOCK} {140};set_instance_parameter_value {dma_DDR_M_mm_read_agent} {PKT_BEGIN_BURST} {161};set_instance_parameter_value {dma_DDR_M_mm_read_agent} {PKT_PROTECTION_H} {168};set_instance_parameter_value {dma_DDR_M_mm_read_agent} {PKT_PROTECTION_L} {166};set_instance_parameter_value {dma_DDR_M_mm_read_agent} {PKT_BURSTWRAP_H} {153};set_instance_parameter_value {dma_DDR_M_mm_read_agent} {PKT_BURSTWRAP_L} {153};set_instance_parameter_value {dma_DDR_M_mm_read_agent} {PKT_BYTE_CNT_H} {152};set_instance_parameter_value {dma_DDR_M_mm_read_agent} {PKT_BYTE_CNT_L} {142};set_instance_parameter_value {dma_DDR_M_mm_read_agent} {PKT_ADDR_H} {135};set_instance_parameter_value {dma_DDR_M_mm_read_agent} {PKT_ADDR_L} {72};set_instance_parameter_value {dma_DDR_M_mm_read_agent} {PKT_TRANS_COMPRESSED_READ} {136};set_instance_parameter_value {dma_DDR_M_mm_read_agent} {PKT_TRANS_POSTED} {137};set_instance_parameter_value {dma_DDR_M_mm_read_agent} {PKT_TRANS_WRITE} {138};set_instance_parameter_value {dma_DDR_M_mm_read_agent} {PKT_TRANS_READ} {139};set_instance_parameter_value {dma_DDR_M_mm_read_agent} {PKT_DATA_H} {63};set_instance_parameter_value {dma_DDR_M_mm_read_agent} {PKT_DATA_L} {0};set_instance_parameter_value {dma_DDR_M_mm_read_agent} {PKT_BYTEEN_H} {71};set_instance_parameter_value {dma_DDR_M_mm_read_agent} {PKT_BYTEEN_L} {64};set_instance_parameter_value {dma_DDR_M_mm_read_agent} {PKT_SRC_ID_H} {163};set_instance_parameter_value {dma_DDR_M_mm_read_agent} {PKT_SRC_ID_L} {163};set_instance_parameter_value {dma_DDR_M_mm_read_agent} {PKT_DEST_ID_H} {164};set_instance_parameter_value {dma_DDR_M_mm_read_agent} {PKT_DEST_ID_L} {164};set_instance_parameter_value {dma_DDR_M_mm_read_agent} {ST_DATA_W} {178};set_instance_parameter_value {dma_DDR_M_mm_read_agent} {ST_CHANNEL_W} {2};set_instance_parameter_value {dma_DDR_M_mm_read_agent} {AV_BURSTCOUNT_W} {8};set_instance_parameter_value {dma_DDR_M_mm_read_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {dma_DDR_M_mm_read_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {dma_DDR_M_mm_read_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(177:175) response_status(174:173) cache(172:169) protection(168:166) thread_id(165) dest_id(164) src_id(163) qos(162) begin_burst(161) data_sideband(160) addr_sideband(159) burst_type(158:157) burst_size(156:154) burstwrap(153) byte_cnt(152:142) trans_exclusive(141) trans_lock(140) trans_read(139) trans_write(138) trans_posted(137) trans_compressed_read(136) addr(135:72) byteen(71:64) data(63:0)};set_instance_parameter_value {dma_DDR_M_mm_read_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;Communication_Module_A_avalon_mm_data_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000020000000&quot;
   end=&quot;0x00000000040000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;Pattern_Generator_A_avalon_mm_data_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000020000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {dma_DDR_M_mm_read_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {dma_DDR_M_mm_read_agent} {ID} {0};set_instance_parameter_value {dma_DDR_M_mm_read_agent} {BURSTWRAP_VALUE} {1};set_instance_parameter_value {dma_DDR_M_mm_read_agent} {CACHE_VALUE} {0};set_instance_parameter_value {dma_DDR_M_mm_read_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {dma_DDR_M_mm_read_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {dma_DDR_M_mm_read_agent} {USE_WRITERESPONSE} {0};add_instance {dma_DDR_M_mm_write_agent} {altera_merlin_master_agent};set_instance_parameter_value {dma_DDR_M_mm_write_agent} {PKT_ORI_BURST_SIZE_H} {177};set_instance_parameter_value {dma_DDR_M_mm_write_agent} {PKT_ORI_BURST_SIZE_L} {175};set_instance_parameter_value {dma_DDR_M_mm_write_agent} {PKT_RESPONSE_STATUS_H} {174};set_instance_parameter_value {dma_DDR_M_mm_write_agent} {PKT_RESPONSE_STATUS_L} {173};set_instance_parameter_value {dma_DDR_M_mm_write_agent} {PKT_QOS_H} {162};set_instance_parameter_value {dma_DDR_M_mm_write_agent} {PKT_QOS_L} {162};set_instance_parameter_value {dma_DDR_M_mm_write_agent} {PKT_DATA_SIDEBAND_H} {160};set_instance_parameter_value {dma_DDR_M_mm_write_agent} {PKT_DATA_SIDEBAND_L} {160};set_instance_parameter_value {dma_DDR_M_mm_write_agent} {PKT_ADDR_SIDEBAND_H} {159};set_instance_parameter_value {dma_DDR_M_mm_write_agent} {PKT_ADDR_SIDEBAND_L} {159};set_instance_parameter_value {dma_DDR_M_mm_write_agent} {PKT_BURST_TYPE_H} {158};set_instance_parameter_value {dma_DDR_M_mm_write_agent} {PKT_BURST_TYPE_L} {157};set_instance_parameter_value {dma_DDR_M_mm_write_agent} {PKT_CACHE_H} {172};set_instance_parameter_value {dma_DDR_M_mm_write_agent} {PKT_CACHE_L} {169};set_instance_parameter_value {dma_DDR_M_mm_write_agent} {PKT_THREAD_ID_H} {165};set_instance_parameter_value {dma_DDR_M_mm_write_agent} {PKT_THREAD_ID_L} {165};set_instance_parameter_value {dma_DDR_M_mm_write_agent} {PKT_BURST_SIZE_H} {156};set_instance_parameter_value {dma_DDR_M_mm_write_agent} {PKT_BURST_SIZE_L} {154};set_instance_parameter_value {dma_DDR_M_mm_write_agent} {PKT_TRANS_EXCLUSIVE} {141};set_instance_parameter_value {dma_DDR_M_mm_write_agent} {PKT_TRANS_LOCK} {140};set_instance_parameter_value {dma_DDR_M_mm_write_agent} {PKT_BEGIN_BURST} {161};set_instance_parameter_value {dma_DDR_M_mm_write_agent} {PKT_PROTECTION_H} {168};set_instance_parameter_value {dma_DDR_M_mm_write_agent} {PKT_PROTECTION_L} {166};set_instance_parameter_value {dma_DDR_M_mm_write_agent} {PKT_BURSTWRAP_H} {153};set_instance_parameter_value {dma_DDR_M_mm_write_agent} {PKT_BURSTWRAP_L} {153};set_instance_parameter_value {dma_DDR_M_mm_write_agent} {PKT_BYTE_CNT_H} {152};set_instance_parameter_value {dma_DDR_M_mm_write_agent} {PKT_BYTE_CNT_L} {142};set_instance_parameter_value {dma_DDR_M_mm_write_agent} {PKT_ADDR_H} {135};set_instance_parameter_value {dma_DDR_M_mm_write_agent} {PKT_ADDR_L} {72};set_instance_parameter_value {dma_DDR_M_mm_write_agent} {PKT_TRANS_COMPRESSED_READ} {136};set_instance_parameter_value {dma_DDR_M_mm_write_agent} {PKT_TRANS_POSTED} {137};set_instance_parameter_value {dma_DDR_M_mm_write_agent} {PKT_TRANS_WRITE} {138};set_instance_parameter_value {dma_DDR_M_mm_write_agent} {PKT_TRANS_READ} {139};set_instance_parameter_value {dma_DDR_M_mm_write_agent} {PKT_DATA_H} {63};set_instance_parameter_value {dma_DDR_M_mm_write_agent} {PKT_DATA_L} {0};set_instance_parameter_value {dma_DDR_M_mm_write_agent} {PKT_BYTEEN_H} {71};set_instance_parameter_value {dma_DDR_M_mm_write_agent} {PKT_BYTEEN_L} {64};set_instance_parameter_value {dma_DDR_M_mm_write_agent} {PKT_SRC_ID_H} {163};set_instance_parameter_value {dma_DDR_M_mm_write_agent} {PKT_SRC_ID_L} {163};set_instance_parameter_value {dma_DDR_M_mm_write_agent} {PKT_DEST_ID_H} {164};set_instance_parameter_value {dma_DDR_M_mm_write_agent} {PKT_DEST_ID_L} {164};set_instance_parameter_value {dma_DDR_M_mm_write_agent} {ST_DATA_W} {178};set_instance_parameter_value {dma_DDR_M_mm_write_agent} {ST_CHANNEL_W} {2};set_instance_parameter_value {dma_DDR_M_mm_write_agent} {AV_BURSTCOUNT_W} {8};set_instance_parameter_value {dma_DDR_M_mm_write_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {dma_DDR_M_mm_write_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {dma_DDR_M_mm_write_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(177:175) response_status(174:173) cache(172:169) protection(168:166) thread_id(165) dest_id(164) src_id(163) qos(162) begin_burst(161) data_sideband(160) addr_sideband(159) burst_type(158:157) burst_size(156:154) burstwrap(153) byte_cnt(152:142) trans_exclusive(141) trans_lock(140) trans_read(139) trans_write(138) trans_posted(137) trans_compressed_read(136) addr(135:72) byteen(71:64) data(63:0)};set_instance_parameter_value {dma_DDR_M_mm_write_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;Communication_Module_A_avalon_mm_data_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000020000000&quot;
   end=&quot;0x00000000040000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {dma_DDR_M_mm_write_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {dma_DDR_M_mm_write_agent} {ID} {1};set_instance_parameter_value {dma_DDR_M_mm_write_agent} {BURSTWRAP_VALUE} {1};set_instance_parameter_value {dma_DDR_M_mm_write_agent} {CACHE_VALUE} {0};set_instance_parameter_value {dma_DDR_M_mm_write_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {dma_DDR_M_mm_write_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {dma_DDR_M_mm_write_agent} {USE_WRITERESPONSE} {0};add_instance {Communication_Module_A_avalon_mm_data_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {Communication_Module_A_avalon_mm_data_slave_agent} {PKT_ORI_BURST_SIZE_H} {177};set_instance_parameter_value {Communication_Module_A_avalon_mm_data_slave_agent} {PKT_ORI_BURST_SIZE_L} {175};set_instance_parameter_value {Communication_Module_A_avalon_mm_data_slave_agent} {PKT_RESPONSE_STATUS_H} {174};set_instance_parameter_value {Communication_Module_A_avalon_mm_data_slave_agent} {PKT_RESPONSE_STATUS_L} {173};set_instance_parameter_value {Communication_Module_A_avalon_mm_data_slave_agent} {PKT_BURST_SIZE_H} {156};set_instance_parameter_value {Communication_Module_A_avalon_mm_data_slave_agent} {PKT_BURST_SIZE_L} {154};set_instance_parameter_value {Communication_Module_A_avalon_mm_data_slave_agent} {PKT_TRANS_LOCK} {140};set_instance_parameter_value {Communication_Module_A_avalon_mm_data_slave_agent} {PKT_BEGIN_BURST} {161};set_instance_parameter_value {Communication_Module_A_avalon_mm_data_slave_agent} {PKT_PROTECTION_H} {168};set_instance_parameter_value {Communication_Module_A_avalon_mm_data_slave_agent} {PKT_PROTECTION_L} {166};set_instance_parameter_value {Communication_Module_A_avalon_mm_data_slave_agent} {PKT_BURSTWRAP_H} {153};set_instance_parameter_value {Communication_Module_A_avalon_mm_data_slave_agent} {PKT_BURSTWRAP_L} {153};set_instance_parameter_value {Communication_Module_A_avalon_mm_data_slave_agent} {PKT_BYTE_CNT_H} {152};set_instance_parameter_value {Communication_Module_A_avalon_mm_data_slave_agent} {PKT_BYTE_CNT_L} {142};set_instance_parameter_value {Communication_Module_A_avalon_mm_data_slave_agent} {PKT_ADDR_H} {135};set_instance_parameter_value {Communication_Module_A_avalon_mm_data_slave_agent} {PKT_ADDR_L} {72};set_instance_parameter_value {Communication_Module_A_avalon_mm_data_slave_agent} {PKT_TRANS_COMPRESSED_READ} {136};set_instance_parameter_value {Communication_Module_A_avalon_mm_data_slave_agent} {PKT_TRANS_POSTED} {137};set_instance_parameter_value {Communication_Module_A_avalon_mm_data_slave_agent} {PKT_TRANS_WRITE} {138};set_instance_parameter_value {Communication_Module_A_avalon_mm_data_slave_agent} {PKT_TRANS_READ} {139};set_instance_parameter_value {Communication_Module_A_avalon_mm_data_slave_agent} {PKT_DATA_H} {63};set_instance_parameter_value {Communication_Module_A_avalon_mm_data_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {Communication_Module_A_avalon_mm_data_slave_agent} {PKT_BYTEEN_H} {71};set_instance_parameter_value {Communication_Module_A_avalon_mm_data_slave_agent} {PKT_BYTEEN_L} {64};set_instance_parameter_value {Communication_Module_A_avalon_mm_data_slave_agent} {PKT_SRC_ID_H} {163};set_instance_parameter_value {Communication_Module_A_avalon_mm_data_slave_agent} {PKT_SRC_ID_L} {163};set_instance_parameter_value {Communication_Module_A_avalon_mm_data_slave_agent} {PKT_DEST_ID_H} {164};set_instance_parameter_value {Communication_Module_A_avalon_mm_data_slave_agent} {PKT_DEST_ID_L} {164};set_instance_parameter_value {Communication_Module_A_avalon_mm_data_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {Communication_Module_A_avalon_mm_data_slave_agent} {ST_CHANNEL_W} {2};set_instance_parameter_value {Communication_Module_A_avalon_mm_data_slave_agent} {ST_DATA_W} {178};set_instance_parameter_value {Communication_Module_A_avalon_mm_data_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {Communication_Module_A_avalon_mm_data_slave_agent} {AVS_BURSTCOUNT_W} {11};set_instance_parameter_value {Communication_Module_A_avalon_mm_data_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {Communication_Module_A_avalon_mm_data_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(177:175) response_status(174:173) cache(172:169) protection(168:166) thread_id(165) dest_id(164) src_id(163) qos(162) begin_burst(161) data_sideband(160) addr_sideband(159) burst_type(158:157) burst_size(156:154) burstwrap(153) byte_cnt(152:142) trans_exclusive(141) trans_lock(140) trans_read(139) trans_write(138) trans_posted(137) trans_compressed_read(136) addr(135:72) byteen(71:64) data(63:0)};set_instance_parameter_value {Communication_Module_A_avalon_mm_data_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {Communication_Module_A_avalon_mm_data_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {Communication_Module_A_avalon_mm_data_slave_agent} {MAX_BYTE_CNT} {1024};set_instance_parameter_value {Communication_Module_A_avalon_mm_data_slave_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {Communication_Module_A_avalon_mm_data_slave_agent} {ID} {0};set_instance_parameter_value {Communication_Module_A_avalon_mm_data_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {Communication_Module_A_avalon_mm_data_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {Communication_Module_A_avalon_mm_data_slave_agent} {ECC_ENABLE} {0};add_instance {Communication_Module_A_avalon_mm_data_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {Communication_Module_A_avalon_mm_data_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {Communication_Module_A_avalon_mm_data_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {179};set_instance_parameter_value {Communication_Module_A_avalon_mm_data_slave_agent_rsp_fifo} {FIFO_DEPTH} {17};set_instance_parameter_value {Communication_Module_A_avalon_mm_data_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {Communication_Module_A_avalon_mm_data_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {Communication_Module_A_avalon_mm_data_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {Communication_Module_A_avalon_mm_data_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {Communication_Module_A_avalon_mm_data_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {Communication_Module_A_avalon_mm_data_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {Communication_Module_A_avalon_mm_data_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {Communication_Module_A_avalon_mm_data_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {Communication_Module_A_avalon_mm_data_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {Communication_Module_A_avalon_mm_data_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {Communication_Module_A_avalon_mm_data_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {Pattern_Generator_A_avalon_mm_data_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_data_slave_agent} {PKT_ORI_BURST_SIZE_H} {177};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_data_slave_agent} {PKT_ORI_BURST_SIZE_L} {175};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_data_slave_agent} {PKT_RESPONSE_STATUS_H} {174};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_data_slave_agent} {PKT_RESPONSE_STATUS_L} {173};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_data_slave_agent} {PKT_BURST_SIZE_H} {156};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_data_slave_agent} {PKT_BURST_SIZE_L} {154};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_data_slave_agent} {PKT_TRANS_LOCK} {140};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_data_slave_agent} {PKT_BEGIN_BURST} {161};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_data_slave_agent} {PKT_PROTECTION_H} {168};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_data_slave_agent} {PKT_PROTECTION_L} {166};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_data_slave_agent} {PKT_BURSTWRAP_H} {153};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_data_slave_agent} {PKT_BURSTWRAP_L} {153};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_data_slave_agent} {PKT_BYTE_CNT_H} {152};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_data_slave_agent} {PKT_BYTE_CNT_L} {142};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_data_slave_agent} {PKT_ADDR_H} {135};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_data_slave_agent} {PKT_ADDR_L} {72};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_data_slave_agent} {PKT_TRANS_COMPRESSED_READ} {136};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_data_slave_agent} {PKT_TRANS_POSTED} {137};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_data_slave_agent} {PKT_TRANS_WRITE} {138};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_data_slave_agent} {PKT_TRANS_READ} {139};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_data_slave_agent} {PKT_DATA_H} {63};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_data_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_data_slave_agent} {PKT_BYTEEN_H} {71};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_data_slave_agent} {PKT_BYTEEN_L} {64};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_data_slave_agent} {PKT_SRC_ID_H} {163};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_data_slave_agent} {PKT_SRC_ID_L} {163};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_data_slave_agent} {PKT_DEST_ID_H} {164};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_data_slave_agent} {PKT_DEST_ID_L} {164};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_data_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_data_slave_agent} {ST_CHANNEL_W} {2};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_data_slave_agent} {ST_DATA_W} {178};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_data_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_data_slave_agent} {AVS_BURSTCOUNT_W} {11};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_data_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_data_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(177:175) response_status(174:173) cache(172:169) protection(168:166) thread_id(165) dest_id(164) src_id(163) qos(162) begin_burst(161) data_sideband(160) addr_sideband(159) burst_type(158:157) burst_size(156:154) burstwrap(153) byte_cnt(152:142) trans_exclusive(141) trans_lock(140) trans_read(139) trans_write(138) trans_posted(137) trans_compressed_read(136) addr(135:72) byteen(71:64) data(63:0)};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_data_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_data_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_data_slave_agent} {MAX_BYTE_CNT} {1024};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_data_slave_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_data_slave_agent} {ID} {1};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_data_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_data_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_data_slave_agent} {ECC_ENABLE} {0};add_instance {Pattern_Generator_A_avalon_mm_data_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_data_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_data_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {179};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_data_slave_agent_rsp_fifo} {FIFO_DEPTH} {17};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_data_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_data_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_data_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_data_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_data_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_data_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_data_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_data_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_data_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_data_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_data_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {router} {altera_merlin_router};set_instance_parameter_value {router} {DESTINATION_ID} {1 0 };set_instance_parameter_value {router} {CHANNEL_ID} {10 01 };set_instance_parameter_value {router} {TYPE_OF_TRANSACTION} {read both };set_instance_parameter_value {router} {START_ADDRESS} {0x0 0x20000000 };set_instance_parameter_value {router} {END_ADDRESS} {0x20000000 0x40000000 };set_instance_parameter_value {router} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router} {SPAN_OFFSET} {};set_instance_parameter_value {router} {PKT_ADDR_H} {135};set_instance_parameter_value {router} {PKT_ADDR_L} {72};set_instance_parameter_value {router} {PKT_PROTECTION_H} {168};set_instance_parameter_value {router} {PKT_PROTECTION_L} {166};set_instance_parameter_value {router} {PKT_DEST_ID_H} {164};set_instance_parameter_value {router} {PKT_DEST_ID_L} {164};set_instance_parameter_value {router} {PKT_TRANS_WRITE} {138};set_instance_parameter_value {router} {PKT_TRANS_READ} {139};set_instance_parameter_value {router} {ST_DATA_W} {178};set_instance_parameter_value {router} {ST_CHANNEL_W} {2};set_instance_parameter_value {router} {DECODER_TYPE} {0};set_instance_parameter_value {router} {DEFAULT_CHANNEL} {1};set_instance_parameter_value {router} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_DESTID} {1};set_instance_parameter_value {router} {MERLIN_PACKET_FORMAT} {ori_burst_size(177:175) response_status(174:173) cache(172:169) protection(168:166) thread_id(165) dest_id(164) src_id(163) qos(162) begin_burst(161) data_sideband(160) addr_sideband(159) burst_type(158:157) burst_size(156:154) burstwrap(153) byte_cnt(152:142) trans_exclusive(141) trans_lock(140) trans_read(139) trans_write(138) trans_posted(137) trans_compressed_read(136) addr(135:72) byteen(71:64) data(63:0)};set_instance_parameter_value {router} {MEMORY_ALIASING_DECODE} {0};add_instance {router_001} {altera_merlin_router};set_instance_parameter_value {router_001} {DESTINATION_ID} {0 };set_instance_parameter_value {router_001} {CHANNEL_ID} {1 };set_instance_parameter_value {router_001} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_001} {START_ADDRESS} {0x20000000 };set_instance_parameter_value {router_001} {END_ADDRESS} {0x40000000 };set_instance_parameter_value {router_001} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_001} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_001} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_001} {SPAN_OFFSET} {};set_instance_parameter_value {router_001} {PKT_ADDR_H} {135};set_instance_parameter_value {router_001} {PKT_ADDR_L} {72};set_instance_parameter_value {router_001} {PKT_PROTECTION_H} {168};set_instance_parameter_value {router_001} {PKT_PROTECTION_L} {166};set_instance_parameter_value {router_001} {PKT_DEST_ID_H} {164};set_instance_parameter_value {router_001} {PKT_DEST_ID_L} {164};set_instance_parameter_value {router_001} {PKT_TRANS_WRITE} {138};set_instance_parameter_value {router_001} {PKT_TRANS_READ} {139};set_instance_parameter_value {router_001} {ST_DATA_W} {178};set_instance_parameter_value {router_001} {ST_CHANNEL_W} {2};set_instance_parameter_value {router_001} {DECODER_TYPE} {0};set_instance_parameter_value {router_001} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_001} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(177:175) response_status(174:173) cache(172:169) protection(168:166) thread_id(165) dest_id(164) src_id(163) qos(162) begin_burst(161) data_sideband(160) addr_sideband(159) burst_type(158:157) burst_size(156:154) burstwrap(153) byte_cnt(152:142) trans_exclusive(141) trans_lock(140) trans_read(139) trans_write(138) trans_posted(137) trans_compressed_read(136) addr(135:72) byteen(71:64) data(63:0)};set_instance_parameter_value {router_001} {MEMORY_ALIASING_DECODE} {0};add_instance {router_002} {altera_merlin_router};set_instance_parameter_value {router_002} {DESTINATION_ID} {0 1 };set_instance_parameter_value {router_002} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_002} {TYPE_OF_TRANSACTION} {read write };set_instance_parameter_value {router_002} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_002} {END_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_002} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_002} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_002} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_002} {SPAN_OFFSET} {};set_instance_parameter_value {router_002} {PKT_ADDR_H} {135};set_instance_parameter_value {router_002} {PKT_ADDR_L} {72};set_instance_parameter_value {router_002} {PKT_PROTECTION_H} {168};set_instance_parameter_value {router_002} {PKT_PROTECTION_L} {166};set_instance_parameter_value {router_002} {PKT_DEST_ID_H} {164};set_instance_parameter_value {router_002} {PKT_DEST_ID_L} {164};set_instance_parameter_value {router_002} {PKT_TRANS_WRITE} {138};set_instance_parameter_value {router_002} {PKT_TRANS_READ} {139};set_instance_parameter_value {router_002} {ST_DATA_W} {178};set_instance_parameter_value {router_002} {ST_CHANNEL_W} {2};set_instance_parameter_value {router_002} {DECODER_TYPE} {1};set_instance_parameter_value {router_002} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_002} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(177:175) response_status(174:173) cache(172:169) protection(168:166) thread_id(165) dest_id(164) src_id(163) qos(162) begin_burst(161) data_sideband(160) addr_sideband(159) burst_type(158:157) burst_size(156:154) burstwrap(153) byte_cnt(152:142) trans_exclusive(141) trans_lock(140) trans_read(139) trans_write(138) trans_posted(137) trans_compressed_read(136) addr(135:72) byteen(71:64) data(63:0)};set_instance_parameter_value {router_002} {MEMORY_ALIASING_DECODE} {0};add_instance {router_003} {altera_merlin_router};set_instance_parameter_value {router_003} {DESTINATION_ID} {0 };set_instance_parameter_value {router_003} {CHANNEL_ID} {1 };set_instance_parameter_value {router_003} {TYPE_OF_TRANSACTION} {read };set_instance_parameter_value {router_003} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_003} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_003} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_003} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_003} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_003} {SPAN_OFFSET} {};set_instance_parameter_value {router_003} {PKT_ADDR_H} {135};set_instance_parameter_value {router_003} {PKT_ADDR_L} {72};set_instance_parameter_value {router_003} {PKT_PROTECTION_H} {168};set_instance_parameter_value {router_003} {PKT_PROTECTION_L} {166};set_instance_parameter_value {router_003} {PKT_DEST_ID_H} {164};set_instance_parameter_value {router_003} {PKT_DEST_ID_L} {164};set_instance_parameter_value {router_003} {PKT_TRANS_WRITE} {138};set_instance_parameter_value {router_003} {PKT_TRANS_READ} {139};set_instance_parameter_value {router_003} {ST_DATA_W} {178};set_instance_parameter_value {router_003} {ST_CHANNEL_W} {2};set_instance_parameter_value {router_003} {DECODER_TYPE} {1};set_instance_parameter_value {router_003} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_003} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_003} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_003} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(177:175) response_status(174:173) cache(172:169) protection(168:166) thread_id(165) dest_id(164) src_id(163) qos(162) begin_burst(161) data_sideband(160) addr_sideband(159) burst_type(158:157) burst_size(156:154) burstwrap(153) byte_cnt(152:142) trans_exclusive(141) trans_lock(140) trans_read(139) trans_write(138) trans_posted(137) trans_compressed_read(136) addr(135:72) byteen(71:64) data(63:0)};set_instance_parameter_value {router_003} {MEMORY_ALIASING_DECODE} {0};add_instance {dma_DDR_M_mm_read_limiter} {altera_merlin_traffic_limiter};set_instance_parameter_value {dma_DDR_M_mm_read_limiter} {PKT_DEST_ID_H} {164};set_instance_parameter_value {dma_DDR_M_mm_read_limiter} {PKT_DEST_ID_L} {164};set_instance_parameter_value {dma_DDR_M_mm_read_limiter} {PKT_SRC_ID_H} {163};set_instance_parameter_value {dma_DDR_M_mm_read_limiter} {PKT_SRC_ID_L} {163};set_instance_parameter_value {dma_DDR_M_mm_read_limiter} {PKT_BYTE_CNT_H} {152};set_instance_parameter_value {dma_DDR_M_mm_read_limiter} {PKT_BYTE_CNT_L} {142};set_instance_parameter_value {dma_DDR_M_mm_read_limiter} {PKT_BYTEEN_H} {71};set_instance_parameter_value {dma_DDR_M_mm_read_limiter} {PKT_BYTEEN_L} {64};set_instance_parameter_value {dma_DDR_M_mm_read_limiter} {PKT_TRANS_POSTED} {137};set_instance_parameter_value {dma_DDR_M_mm_read_limiter} {PKT_TRANS_WRITE} {138};set_instance_parameter_value {dma_DDR_M_mm_read_limiter} {PKT_THREAD_ID_H} {165};set_instance_parameter_value {dma_DDR_M_mm_read_limiter} {PKT_THREAD_ID_L} {165};set_instance_parameter_value {dma_DDR_M_mm_read_limiter} {MAX_BURST_LENGTH} {16};set_instance_parameter_value {dma_DDR_M_mm_read_limiter} {MAX_OUTSTANDING_RESPONSES} {16};set_instance_parameter_value {dma_DDR_M_mm_read_limiter} {PIPELINED} {0};set_instance_parameter_value {dma_DDR_M_mm_read_limiter} {ST_DATA_W} {178};set_instance_parameter_value {dma_DDR_M_mm_read_limiter} {ST_CHANNEL_W} {2};set_instance_parameter_value {dma_DDR_M_mm_read_limiter} {VALID_WIDTH} {2};set_instance_parameter_value {dma_DDR_M_mm_read_limiter} {ENFORCE_ORDER} {1};set_instance_parameter_value {dma_DDR_M_mm_read_limiter} {PREVENT_HAZARDS} {0};set_instance_parameter_value {dma_DDR_M_mm_read_limiter} {SUPPORTS_POSTED_WRITES} {1};set_instance_parameter_value {dma_DDR_M_mm_read_limiter} {SUPPORTS_NONPOSTED_WRITES} {0};set_instance_parameter_value {dma_DDR_M_mm_read_limiter} {MERLIN_PACKET_FORMAT} {ori_burst_size(177:175) response_status(174:173) cache(172:169) protection(168:166) thread_id(165) dest_id(164) src_id(163) qos(162) begin_burst(161) data_sideband(160) addr_sideband(159) burst_type(158:157) burst_size(156:154) burstwrap(153) byte_cnt(152:142) trans_exclusive(141) trans_lock(140) trans_read(139) trans_write(138) trans_posted(137) trans_compressed_read(136) addr(135:72) byteen(71:64) data(63:0)};set_instance_parameter_value {dma_DDR_M_mm_read_limiter} {REORDER} {0};add_instance {cmd_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux} {ST_DATA_W} {178};set_instance_parameter_value {cmd_demux} {ST_CHANNEL_W} {2};set_instance_parameter_value {cmd_demux} {NUM_OUTPUTS} {2};set_instance_parameter_value {cmd_demux} {VALID_WIDTH} {2};set_instance_parameter_value {cmd_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(177:175) response_status(174:173) cache(172:169) protection(168:166) thread_id(165) dest_id(164) src_id(163) qos(162) begin_burst(161) data_sideband(160) addr_sideband(159) burst_type(158:157) burst_size(156:154) burstwrap(153) byte_cnt(152:142) trans_exclusive(141) trans_lock(140) trans_read(139) trans_write(138) trans_posted(137) trans_compressed_read(136) addr(135:72) byteen(71:64) data(63:0)};add_instance {cmd_demux_001} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux_001} {ST_DATA_W} {178};set_instance_parameter_value {cmd_demux_001} {ST_CHANNEL_W} {2};set_instance_parameter_value {cmd_demux_001} {NUM_OUTPUTS} {1};set_instance_parameter_value {cmd_demux_001} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(177:175) response_status(174:173) cache(172:169) protection(168:166) thread_id(165) dest_id(164) src_id(163) qos(162) begin_burst(161) data_sideband(160) addr_sideband(159) burst_type(158:157) burst_size(156:154) burstwrap(153) byte_cnt(152:142) trans_exclusive(141) trans_lock(140) trans_read(139) trans_write(138) trans_posted(137) trans_compressed_read(136) addr(135:72) byteen(71:64) data(63:0)};add_instance {cmd_mux} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux} {ST_DATA_W} {178};set_instance_parameter_value {cmd_mux} {ST_CHANNEL_W} {2};set_instance_parameter_value {cmd_mux} {NUM_INPUTS} {2};set_instance_parameter_value {cmd_mux} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux} {PKT_TRANS_LOCK} {140};set_instance_parameter_value {cmd_mux} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {cmd_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(177:175) response_status(174:173) cache(172:169) protection(168:166) thread_id(165) dest_id(164) src_id(163) qos(162) begin_burst(161) data_sideband(160) addr_sideband(159) burst_type(158:157) burst_size(156:154) burstwrap(153) byte_cnt(152:142) trans_exclusive(141) trans_lock(140) trans_read(139) trans_write(138) trans_posted(137) trans_compressed_read(136) addr(135:72) byteen(71:64) data(63:0)};add_instance {cmd_mux_001} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_001} {ST_DATA_W} {178};set_instance_parameter_value {cmd_mux_001} {ST_CHANNEL_W} {2};set_instance_parameter_value {cmd_mux_001} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_001} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_001} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_001} {PKT_TRANS_LOCK} {140};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(177:175) response_status(174:173) cache(172:169) protection(168:166) thread_id(165) dest_id(164) src_id(163) qos(162) begin_burst(161) data_sideband(160) addr_sideband(159) burst_type(158:157) burst_size(156:154) burstwrap(153) byte_cnt(152:142) trans_exclusive(141) trans_lock(140) trans_read(139) trans_write(138) trans_posted(137) trans_compressed_read(136) addr(135:72) byteen(71:64) data(63:0)};add_instance {rsp_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux} {ST_DATA_W} {178};set_instance_parameter_value {rsp_demux} {ST_CHANNEL_W} {2};set_instance_parameter_value {rsp_demux} {NUM_OUTPUTS} {2};set_instance_parameter_value {rsp_demux} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(177:175) response_status(174:173) cache(172:169) protection(168:166) thread_id(165) dest_id(164) src_id(163) qos(162) begin_burst(161) data_sideband(160) addr_sideband(159) burst_type(158:157) burst_size(156:154) burstwrap(153) byte_cnt(152:142) trans_exclusive(141) trans_lock(140) trans_read(139) trans_write(138) trans_posted(137) trans_compressed_read(136) addr(135:72) byteen(71:64) data(63:0)};add_instance {rsp_demux_001} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_001} {ST_DATA_W} {178};set_instance_parameter_value {rsp_demux_001} {ST_CHANNEL_W} {2};set_instance_parameter_value {rsp_demux_001} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_001} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(177:175) response_status(174:173) cache(172:169) protection(168:166) thread_id(165) dest_id(164) src_id(163) qos(162) begin_burst(161) data_sideband(160) addr_sideband(159) burst_type(158:157) burst_size(156:154) burstwrap(153) byte_cnt(152:142) trans_exclusive(141) trans_lock(140) trans_read(139) trans_write(138) trans_posted(137) trans_compressed_read(136) addr(135:72) byteen(71:64) data(63:0)};add_instance {rsp_mux} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux} {ST_DATA_W} {178};set_instance_parameter_value {rsp_mux} {ST_CHANNEL_W} {2};set_instance_parameter_value {rsp_mux} {NUM_INPUTS} {2};set_instance_parameter_value {rsp_mux} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux} {PKT_TRANS_LOCK} {140};set_instance_parameter_value {rsp_mux} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {rsp_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(177:175) response_status(174:173) cache(172:169) protection(168:166) thread_id(165) dest_id(164) src_id(163) qos(162) begin_burst(161) data_sideband(160) addr_sideband(159) burst_type(158:157) burst_size(156:154) burstwrap(153) byte_cnt(152:142) trans_exclusive(141) trans_lock(140) trans_read(139) trans_write(138) trans_posted(137) trans_compressed_read(136) addr(135:72) byteen(71:64) data(63:0)};add_instance {rsp_mux_001} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux_001} {ST_DATA_W} {178};set_instance_parameter_value {rsp_mux_001} {ST_CHANNEL_W} {2};set_instance_parameter_value {rsp_mux_001} {NUM_INPUTS} {1};set_instance_parameter_value {rsp_mux_001} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux_001} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux_001} {PKT_TRANS_LOCK} {140};set_instance_parameter_value {rsp_mux_001} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux_001} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {rsp_mux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(177:175) response_status(174:173) cache(172:169) protection(168:166) thread_id(165) dest_id(164) src_id(163) qos(162) begin_burst(161) data_sideband(160) addr_sideband(159) burst_type(158:157) burst_size(156:154) burstwrap(153) byte_cnt(152:142) trans_exclusive(141) trans_lock(140) trans_read(139) trans_write(138) trans_posted(137) trans_compressed_read(136) addr(135:72) byteen(71:64) data(63:0)};add_instance {dma_DDR_M_reset_n_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {dma_DDR_M_reset_n_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {dma_DDR_M_reset_n_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {dma_DDR_M_reset_n_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {dma_DDR_M_reset_n_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {clk_100_clk_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {clk_100_clk_clock_bridge} {EXPLICIT_CLOCK_RATE} {100000000};set_instance_parameter_value {clk_100_clk_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_connection {dma_DDR_M_mm_read_translator.avalon_universal_master_0} {dma_DDR_M_mm_read_agent.av} {avalon};set_connection_parameter_value {dma_DDR_M_mm_read_translator.avalon_universal_master_0/dma_DDR_M_mm_read_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {dma_DDR_M_mm_read_translator.avalon_universal_master_0/dma_DDR_M_mm_read_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {dma_DDR_M_mm_read_translator.avalon_universal_master_0/dma_DDR_M_mm_read_agent.av} {defaultConnection} {false};add_connection {dma_DDR_M_mm_write_translator.avalon_universal_master_0} {dma_DDR_M_mm_write_agent.av} {avalon};set_connection_parameter_value {dma_DDR_M_mm_write_translator.avalon_universal_master_0/dma_DDR_M_mm_write_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {dma_DDR_M_mm_write_translator.avalon_universal_master_0/dma_DDR_M_mm_write_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {dma_DDR_M_mm_write_translator.avalon_universal_master_0/dma_DDR_M_mm_write_agent.av} {defaultConnection} {false};add_connection {rsp_mux_001.src} {dma_DDR_M_mm_write_agent.rp} {avalon_streaming};preview_set_connection_tag {rsp_mux_001.src/dma_DDR_M_mm_write_agent.rp} {qsys_mm.response};add_connection {Communication_Module_A_avalon_mm_data_slave_agent.m0} {Communication_Module_A_avalon_mm_data_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {Communication_Module_A_avalon_mm_data_slave_agent.m0/Communication_Module_A_avalon_mm_data_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {Communication_Module_A_avalon_mm_data_slave_agent.m0/Communication_Module_A_avalon_mm_data_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {Communication_Module_A_avalon_mm_data_slave_agent.m0/Communication_Module_A_avalon_mm_data_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {Communication_Module_A_avalon_mm_data_slave_agent.rf_source} {Communication_Module_A_avalon_mm_data_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {Communication_Module_A_avalon_mm_data_slave_agent_rsp_fifo.out} {Communication_Module_A_avalon_mm_data_slave_agent.rf_sink} {avalon_streaming};add_connection {Communication_Module_A_avalon_mm_data_slave_agent.rdata_fifo_src} {Communication_Module_A_avalon_mm_data_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux.src} {Communication_Module_A_avalon_mm_data_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux.src/Communication_Module_A_avalon_mm_data_slave_agent.cp} {qsys_mm.command};add_connection {Pattern_Generator_A_avalon_mm_data_slave_agent.m0} {Pattern_Generator_A_avalon_mm_data_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {Pattern_Generator_A_avalon_mm_data_slave_agent.m0/Pattern_Generator_A_avalon_mm_data_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {Pattern_Generator_A_avalon_mm_data_slave_agent.m0/Pattern_Generator_A_avalon_mm_data_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {Pattern_Generator_A_avalon_mm_data_slave_agent.m0/Pattern_Generator_A_avalon_mm_data_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {Pattern_Generator_A_avalon_mm_data_slave_agent.rf_source} {Pattern_Generator_A_avalon_mm_data_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {Pattern_Generator_A_avalon_mm_data_slave_agent_rsp_fifo.out} {Pattern_Generator_A_avalon_mm_data_slave_agent.rf_sink} {avalon_streaming};add_connection {Pattern_Generator_A_avalon_mm_data_slave_agent.rdata_fifo_src} {Pattern_Generator_A_avalon_mm_data_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_001.src} {Pattern_Generator_A_avalon_mm_data_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_001.src/Pattern_Generator_A_avalon_mm_data_slave_agent.cp} {qsys_mm.command};add_connection {dma_DDR_M_mm_read_agent.cp} {router.sink} {avalon_streaming};preview_set_connection_tag {dma_DDR_M_mm_read_agent.cp/router.sink} {qsys_mm.command};add_connection {dma_DDR_M_mm_write_agent.cp} {router_001.sink} {avalon_streaming};preview_set_connection_tag {dma_DDR_M_mm_write_agent.cp/router_001.sink} {qsys_mm.command};add_connection {router_001.src} {cmd_demux_001.sink} {avalon_streaming};preview_set_connection_tag {router_001.src/cmd_demux_001.sink} {qsys_mm.command};add_connection {Communication_Module_A_avalon_mm_data_slave_agent.rp} {router_002.sink} {avalon_streaming};preview_set_connection_tag {Communication_Module_A_avalon_mm_data_slave_agent.rp/router_002.sink} {qsys_mm.response};add_connection {router_002.src} {rsp_demux.sink} {avalon_streaming};preview_set_connection_tag {router_002.src/rsp_demux.sink} {qsys_mm.response};add_connection {Pattern_Generator_A_avalon_mm_data_slave_agent.rp} {router_003.sink} {avalon_streaming};preview_set_connection_tag {Pattern_Generator_A_avalon_mm_data_slave_agent.rp/router_003.sink} {qsys_mm.response};add_connection {router_003.src} {rsp_demux_001.sink} {avalon_streaming};preview_set_connection_tag {router_003.src/rsp_demux_001.sink} {qsys_mm.response};add_connection {router.src} {dma_DDR_M_mm_read_limiter.cmd_sink} {avalon_streaming};preview_set_connection_tag {router.src/dma_DDR_M_mm_read_limiter.cmd_sink} {qsys_mm.command};add_connection {dma_DDR_M_mm_read_limiter.cmd_src} {cmd_demux.sink} {avalon_streaming};preview_set_connection_tag {dma_DDR_M_mm_read_limiter.cmd_src/cmd_demux.sink} {qsys_mm.command};add_connection {rsp_mux.src} {dma_DDR_M_mm_read_limiter.rsp_sink} {avalon_streaming};preview_set_connection_tag {rsp_mux.src/dma_DDR_M_mm_read_limiter.rsp_sink} {qsys_mm.response};add_connection {dma_DDR_M_mm_read_limiter.rsp_src} {dma_DDR_M_mm_read_agent.rp} {avalon_streaming};preview_set_connection_tag {dma_DDR_M_mm_read_limiter.rsp_src/dma_DDR_M_mm_read_agent.rp} {qsys_mm.response};add_connection {cmd_demux.src0} {cmd_mux.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.command};add_connection {cmd_demux.src1} {cmd_mux_001.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src1/cmd_mux_001.sink0} {qsys_mm.command};add_connection {cmd_demux_001.src0} {cmd_mux.sink1} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src0/cmd_mux.sink1} {qsys_mm.command};add_connection {rsp_demux.src0} {rsp_mux.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.response};add_connection {rsp_demux.src1} {rsp_mux_001.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux.src1/rsp_mux_001.sink0} {qsys_mm.response};add_connection {rsp_demux_001.src0} {rsp_mux.sink1} {avalon_streaming};preview_set_connection_tag {rsp_demux_001.src0/rsp_mux.sink1} {qsys_mm.response};add_connection {dma_DDR_M_mm_read_limiter.cmd_valid} {cmd_demux.sink_valid} {avalon_streaming};add_connection {dma_DDR_M_reset_n_reset_bridge.out_reset} {dma_DDR_M_mm_read_translator.reset} {reset};add_connection {dma_DDR_M_reset_n_reset_bridge.out_reset} {dma_DDR_M_mm_write_translator.reset} {reset};add_connection {dma_DDR_M_reset_n_reset_bridge.out_reset} {Communication_Module_A_avalon_mm_data_slave_translator.reset} {reset};add_connection {dma_DDR_M_reset_n_reset_bridge.out_reset} {Pattern_Generator_A_avalon_mm_data_slave_translator.reset} {reset};add_connection {dma_DDR_M_reset_n_reset_bridge.out_reset} {dma_DDR_M_mm_read_agent.clk_reset} {reset};add_connection {dma_DDR_M_reset_n_reset_bridge.out_reset} {dma_DDR_M_mm_write_agent.clk_reset} {reset};add_connection {dma_DDR_M_reset_n_reset_bridge.out_reset} {Communication_Module_A_avalon_mm_data_slave_agent.clk_reset} {reset};add_connection {dma_DDR_M_reset_n_reset_bridge.out_reset} {Communication_Module_A_avalon_mm_data_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {dma_DDR_M_reset_n_reset_bridge.out_reset} {Pattern_Generator_A_avalon_mm_data_slave_agent.clk_reset} {reset};add_connection {dma_DDR_M_reset_n_reset_bridge.out_reset} {Pattern_Generator_A_avalon_mm_data_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {dma_DDR_M_reset_n_reset_bridge.out_reset} {router.clk_reset} {reset};add_connection {dma_DDR_M_reset_n_reset_bridge.out_reset} {router_001.clk_reset} {reset};add_connection {dma_DDR_M_reset_n_reset_bridge.out_reset} {router_002.clk_reset} {reset};add_connection {dma_DDR_M_reset_n_reset_bridge.out_reset} {router_003.clk_reset} {reset};add_connection {dma_DDR_M_reset_n_reset_bridge.out_reset} {dma_DDR_M_mm_read_limiter.clk_reset} {reset};add_connection {dma_DDR_M_reset_n_reset_bridge.out_reset} {cmd_demux.clk_reset} {reset};add_connection {dma_DDR_M_reset_n_reset_bridge.out_reset} {cmd_demux_001.clk_reset} {reset};add_connection {dma_DDR_M_reset_n_reset_bridge.out_reset} {cmd_mux.clk_reset} {reset};add_connection {dma_DDR_M_reset_n_reset_bridge.out_reset} {cmd_mux_001.clk_reset} {reset};add_connection {dma_DDR_M_reset_n_reset_bridge.out_reset} {rsp_demux.clk_reset} {reset};add_connection {dma_DDR_M_reset_n_reset_bridge.out_reset} {rsp_demux_001.clk_reset} {reset};add_connection {dma_DDR_M_reset_n_reset_bridge.out_reset} {rsp_mux.clk_reset} {reset};add_connection {dma_DDR_M_reset_n_reset_bridge.out_reset} {rsp_mux_001.clk_reset} {reset};add_connection {clk_100_clk_clock_bridge.out_clk} {dma_DDR_M_mm_read_translator.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {dma_DDR_M_mm_write_translator.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {Communication_Module_A_avalon_mm_data_slave_translator.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {Pattern_Generator_A_avalon_mm_data_slave_translator.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {dma_DDR_M_mm_read_agent.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {dma_DDR_M_mm_write_agent.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {Communication_Module_A_avalon_mm_data_slave_agent.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {Communication_Module_A_avalon_mm_data_slave_agent_rsp_fifo.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {Pattern_Generator_A_avalon_mm_data_slave_agent.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {Pattern_Generator_A_avalon_mm_data_slave_agent_rsp_fifo.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {router.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {router_001.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {router_002.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {router_003.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {dma_DDR_M_mm_read_limiter.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {cmd_demux.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {rsp_mux.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {cmd_demux_001.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {rsp_mux_001.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {cmd_mux.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {rsp_demux.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {cmd_mux_001.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {rsp_demux_001.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {dma_DDR_M_reset_n_reset_bridge.clk} {clock};add_interface {clk_100_clk} {clock} {slave};set_interface_property {clk_100_clk} {EXPORT_OF} {clk_100_clk_clock_bridge.in_clk};add_interface {dma_DDR_M_reset_n_reset_bridge_in_reset} {reset} {slave};set_interface_property {dma_DDR_M_reset_n_reset_bridge_in_reset} {EXPORT_OF} {dma_DDR_M_reset_n_reset_bridge.in_reset};add_interface {dma_DDR_M_mm_read} {avalon} {slave};set_interface_property {dma_DDR_M_mm_read} {EXPORT_OF} {dma_DDR_M_mm_read_translator.avalon_anti_master_0};add_interface {dma_DDR_M_mm_write} {avalon} {slave};set_interface_property {dma_DDR_M_mm_write} {EXPORT_OF} {dma_DDR_M_mm_write_translator.avalon_anti_master_0};add_interface {Communication_Module_A_avalon_mm_data_slave} {avalon} {master};set_interface_property {Communication_Module_A_avalon_mm_data_slave} {EXPORT_OF} {Communication_Module_A_avalon_mm_data_slave_translator.avalon_anti_slave_0};add_interface {Pattern_Generator_A_avalon_mm_data_slave} {avalon} {master};set_interface_property {Pattern_Generator_A_avalon_mm_data_slave} {EXPORT_OF} {Pattern_Generator_A_avalon_mm_data_slave_translator.avalon_anti_slave_0};set_module_assignment {interconnect_id.Communication_Module_A.avalon_mm_data_slave} {0};set_module_assignment {interconnect_id.Pattern_Generator_A.avalon_mm_data_slave} {1};set_module_assignment {interconnect_id.dma_DDR_M.mm_read} {0};set_module_assignment {interconnect_id.dma_DDR_M.mm_write} {1};(altera_merlin_master_translator:16.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=64,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=5,AV_BYTEENABLE_W=8,AV_CONSTANT_BURST_BEHAVIOR=1,AV_DATA_HOLD=0,AV_DATA_W=64,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=64,AV_READLATENCY=0,AV_READ_WAIT=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_SETUP_WAIT=0,AV_SYMBOLS_PER_WORD=8,AV_WRITE_WAIT=0,SYNC_RESET=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=64,UAV_BURSTCOUNT_W=8,UAV_CONSTANT_BURST_BEHAVIOR=0,USE_ADDRESS=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=1,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_CLKEN=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_WAITREQUEST=1,USE_WRITE=0,USE_WRITEDATA=0,USE_WRITERESPONSE=0)(altera_merlin_master_translator:16.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=64,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=5,AV_BYTEENABLE_W=8,AV_CONSTANT_BURST_BEHAVIOR=1,AV_DATA_HOLD=0,AV_DATA_W=64,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=64,AV_READLATENCY=0,AV_READ_WAIT=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_SETUP_WAIT=0,AV_SYMBOLS_PER_WORD=8,AV_WRITE_WAIT=0,SYNC_RESET=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=64,UAV_BURSTCOUNT_W=8,UAV_CONSTANT_BURST_BEHAVIOR=0,USE_ADDRESS=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=1,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_CLKEN=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_READ=0,USE_READDATA=0,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:16.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=26,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=8,AV_BYTEENABLE_W=8,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=64,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=16,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=8,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=100000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=64,UAV_BURSTCOUNT_W=11,UAV_BYTEENABLE_W=8,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=64,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=1,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:16.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=26,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=8,AV_BYTEENABLE_W=8,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=64,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=16,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=8,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=100000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=64,UAV_BURSTCOUNT_W=11,UAV_BYTEENABLE_W=8,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=64,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=1,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=1,USE_WRITE=0,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=0,USE_WRITERESPONSE=0)(altera_merlin_master_agent:16.1:ADDR_MAP=&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;Communication_Module_A_avalon_mm_data_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000020000000&quot;
   end=&quot;0x00000000040000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;Pattern_Generator_A_avalon_mm_data_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000020000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_W=8,AV_LINEWRAPBURSTS=0,BURSTWRAP_VALUE=1,CACHE_VALUE=0,ID=0,MERLIN_PACKET_FORMAT=ori_burst_size(177:175) response_status(174:173) cache(172:169) protection(168:166) thread_id(165) dest_id(164) src_id(163) qos(162) begin_burst(161) data_sideband(160) addr_sideband(159) burst_type(158:157) burst_size(156:154) burstwrap(153) byte_cnt(152:142) trans_exclusive(141) trans_lock(140) trans_read(139) trans_write(138) trans_posted(137) trans_compressed_read(136) addr(135:72) byteen(71:64) data(63:0),PKT_ADDR_H=135,PKT_ADDR_L=72,PKT_ADDR_SIDEBAND_H=159,PKT_ADDR_SIDEBAND_L=159,PKT_BEGIN_BURST=161,PKT_BURSTWRAP_H=153,PKT_BURSTWRAP_L=153,PKT_BURST_SIZE_H=156,PKT_BURST_SIZE_L=154,PKT_BURST_TYPE_H=158,PKT_BURST_TYPE_L=157,PKT_BYTEEN_H=71,PKT_BYTEEN_L=64,PKT_BYTE_CNT_H=152,PKT_BYTE_CNT_L=142,PKT_CACHE_H=172,PKT_CACHE_L=169,PKT_DATA_H=63,PKT_DATA_L=0,PKT_DATA_SIDEBAND_H=160,PKT_DATA_SIDEBAND_L=160,PKT_DEST_ID_H=164,PKT_DEST_ID_L=164,PKT_ORI_BURST_SIZE_H=177,PKT_ORI_BURST_SIZE_L=175,PKT_PROTECTION_H=168,PKT_PROTECTION_L=166,PKT_QOS_H=162,PKT_QOS_L=162,PKT_RESPONSE_STATUS_H=174,PKT_RESPONSE_STATUS_L=173,PKT_SRC_ID_H=163,PKT_SRC_ID_L=163,PKT_THREAD_ID_H=165,PKT_THREAD_ID_L=165,PKT_TRANS_COMPRESSED_READ=136,PKT_TRANS_EXCLUSIVE=141,PKT_TRANS_LOCK=140,PKT_TRANS_POSTED=137,PKT_TRANS_READ=139,PKT_TRANS_WRITE=138,SECURE_ACCESS_BIT=1,ST_CHANNEL_W=2,ST_DATA_W=178,SUPPRESS_0_BYTEEN_RSP=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_merlin_master_agent:16.1:ADDR_MAP=&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;Communication_Module_A_avalon_mm_data_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000020000000&quot;
   end=&quot;0x00000000040000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_W=8,AV_LINEWRAPBURSTS=0,BURSTWRAP_VALUE=1,CACHE_VALUE=0,ID=1,MERLIN_PACKET_FORMAT=ori_burst_size(177:175) response_status(174:173) cache(172:169) protection(168:166) thread_id(165) dest_id(164) src_id(163) qos(162) begin_burst(161) data_sideband(160) addr_sideband(159) burst_type(158:157) burst_size(156:154) burstwrap(153) byte_cnt(152:142) trans_exclusive(141) trans_lock(140) trans_read(139) trans_write(138) trans_posted(137) trans_compressed_read(136) addr(135:72) byteen(71:64) data(63:0),PKT_ADDR_H=135,PKT_ADDR_L=72,PKT_ADDR_SIDEBAND_H=159,PKT_ADDR_SIDEBAND_L=159,PKT_BEGIN_BURST=161,PKT_BURSTWRAP_H=153,PKT_BURSTWRAP_L=153,PKT_BURST_SIZE_H=156,PKT_BURST_SIZE_L=154,PKT_BURST_TYPE_H=158,PKT_BURST_TYPE_L=157,PKT_BYTEEN_H=71,PKT_BYTEEN_L=64,PKT_BYTE_CNT_H=152,PKT_BYTE_CNT_L=142,PKT_CACHE_H=172,PKT_CACHE_L=169,PKT_DATA_H=63,PKT_DATA_L=0,PKT_DATA_SIDEBAND_H=160,PKT_DATA_SIDEBAND_L=160,PKT_DEST_ID_H=164,PKT_DEST_ID_L=164,PKT_ORI_BURST_SIZE_H=177,PKT_ORI_BURST_SIZE_L=175,PKT_PROTECTION_H=168,PKT_PROTECTION_L=166,PKT_QOS_H=162,PKT_QOS_L=162,PKT_RESPONSE_STATUS_H=174,PKT_RESPONSE_STATUS_L=173,PKT_SRC_ID_H=163,PKT_SRC_ID_L=163,PKT_THREAD_ID_H=165,PKT_THREAD_ID_L=165,PKT_TRANS_COMPRESSED_READ=136,PKT_TRANS_EXCLUSIVE=141,PKT_TRANS_LOCK=140,PKT_TRANS_POSTED=137,PKT_TRANS_READ=139,PKT_TRANS_WRITE=138,SECURE_ACCESS_BIT=1,ST_CHANNEL_W=2,ST_DATA_W=178,SUPPRESS_0_BYTEEN_RSP=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_merlin_slave_agent:16.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=11,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=0,MAX_BURSTWRAP=1,MAX_BYTE_CNT=1024,MERLIN_PACKET_FORMAT=ori_burst_size(177:175) response_status(174:173) cache(172:169) protection(168:166) thread_id(165) dest_id(164) src_id(163) qos(162) begin_burst(161) data_sideband(160) addr_sideband(159) burst_type(158:157) burst_size(156:154) burstwrap(153) byte_cnt(152:142) trans_exclusive(141) trans_lock(140) trans_read(139) trans_write(138) trans_posted(137) trans_compressed_read(136) addr(135:72) byteen(71:64) data(63:0),PKT_ADDR_H=135,PKT_ADDR_L=72,PKT_BEGIN_BURST=161,PKT_BURSTWRAP_H=153,PKT_BURSTWRAP_L=153,PKT_BURST_SIZE_H=156,PKT_BURST_SIZE_L=154,PKT_BYTEEN_H=71,PKT_BYTEEN_L=64,PKT_BYTE_CNT_H=152,PKT_BYTE_CNT_L=142,PKT_DATA_H=63,PKT_DATA_L=0,PKT_DEST_ID_H=164,PKT_DEST_ID_L=164,PKT_ORI_BURST_SIZE_H=177,PKT_ORI_BURST_SIZE_L=175,PKT_PROTECTION_H=168,PKT_PROTECTION_L=166,PKT_RESPONSE_STATUS_H=174,PKT_RESPONSE_STATUS_L=173,PKT_SRC_ID_H=163,PKT_SRC_ID_L=163,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=136,PKT_TRANS_LOCK=140,PKT_TRANS_POSTED=137,PKT_TRANS_READ=139,PKT_TRANS_WRITE=138,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=2,ST_DATA_W=178,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:16.1:BITS_PER_SYMBOL=179,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=17,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:16.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=11,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=1,MAX_BURSTWRAP=1,MAX_BYTE_CNT=1024,MERLIN_PACKET_FORMAT=ori_burst_size(177:175) response_status(174:173) cache(172:169) protection(168:166) thread_id(165) dest_id(164) src_id(163) qos(162) begin_burst(161) data_sideband(160) addr_sideband(159) burst_type(158:157) burst_size(156:154) burstwrap(153) byte_cnt(152:142) trans_exclusive(141) trans_lock(140) trans_read(139) trans_write(138) trans_posted(137) trans_compressed_read(136) addr(135:72) byteen(71:64) data(63:0),PKT_ADDR_H=135,PKT_ADDR_L=72,PKT_BEGIN_BURST=161,PKT_BURSTWRAP_H=153,PKT_BURSTWRAP_L=153,PKT_BURST_SIZE_H=156,PKT_BURST_SIZE_L=154,PKT_BYTEEN_H=71,PKT_BYTEEN_L=64,PKT_BYTE_CNT_H=152,PKT_BYTE_CNT_L=142,PKT_DATA_H=63,PKT_DATA_L=0,PKT_DEST_ID_H=164,PKT_DEST_ID_L=164,PKT_ORI_BURST_SIZE_H=177,PKT_ORI_BURST_SIZE_L=175,PKT_PROTECTION_H=168,PKT_PROTECTION_L=166,PKT_RESPONSE_STATUS_H=174,PKT_RESPONSE_STATUS_L=173,PKT_SRC_ID_H=163,PKT_SRC_ID_L=163,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=136,PKT_TRANS_LOCK=140,PKT_TRANS_POSTED=137,PKT_TRANS_READ=139,PKT_TRANS_WRITE=138,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=2,ST_DATA_W=178,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:16.1:BITS_PER_SYMBOL=179,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=17,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_router:16.1:CHANNEL_ID=10,01,DECODER_TYPE=0,DEFAULT_CHANNEL=1,DEFAULT_DESTID=1,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=1,0,END_ADDRESS=0x20000000,0x40000000,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(177:175) response_status(174:173) cache(172:169) protection(168:166) thread_id(165) dest_id(164) src_id(163) qos(162) begin_burst(161) data_sideband(160) addr_sideband(159) burst_type(158:157) burst_size(156:154) burstwrap(153) byte_cnt(152:142) trans_exclusive(141) trans_lock(140) trans_read(139) trans_write(138) trans_posted(137) trans_compressed_read(136) addr(135:72) byteen(71:64) data(63:0),NON_SECURED_TAG=1,1,PKT_ADDR_H=135,PKT_ADDR_L=72,PKT_DEST_ID_H=164,PKT_DEST_ID_L=164,PKT_PROTECTION_H=168,PKT_PROTECTION_L=166,PKT_TRANS_READ=139,PKT_TRANS_WRITE=138,SECURED_RANGE_LIST=0,0,SECURED_RANGE_PAIRS=0,0,SLAVES_INFO=1:10:0x0:0x20000000:read:1:0:0:1,0:01:0x20000000:0x40000000:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x20000000,ST_CHANNEL_W=2,ST_DATA_W=178,TYPE_OF_TRANSACTION=read,both)(altera_merlin_router:16.1:CHANNEL_ID=1,DECODER_TYPE=0,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x40000000,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(177:175) response_status(174:173) cache(172:169) protection(168:166) thread_id(165) dest_id(164) src_id(163) qos(162) begin_burst(161) data_sideband(160) addr_sideband(159) burst_type(158:157) burst_size(156:154) burstwrap(153) byte_cnt(152:142) trans_exclusive(141) trans_lock(140) trans_read(139) trans_write(138) trans_posted(137) trans_compressed_read(136) addr(135:72) byteen(71:64) data(63:0),NON_SECURED_TAG=1,PKT_ADDR_H=135,PKT_ADDR_L=72,PKT_DEST_ID_H=164,PKT_DEST_ID_L=164,PKT_PROTECTION_H=168,PKT_PROTECTION_L=166,PKT_TRANS_READ=139,PKT_TRANS_WRITE=138,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x20000000:0x40000000:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x20000000,ST_CHANNEL_W=2,ST_DATA_W=178,TYPE_OF_TRANSACTION=both)(altera_merlin_router:16.1:CHANNEL_ID=01,10,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,1,END_ADDRESS=0x0,0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(177:175) response_status(174:173) cache(172:169) protection(168:166) thread_id(165) dest_id(164) src_id(163) qos(162) begin_burst(161) data_sideband(160) addr_sideband(159) burst_type(158:157) burst_size(156:154) burstwrap(153) byte_cnt(152:142) trans_exclusive(141) trans_lock(140) trans_read(139) trans_write(138) trans_posted(137) trans_compressed_read(136) addr(135:72) byteen(71:64) data(63:0),NON_SECURED_TAG=1,1,PKT_ADDR_H=135,PKT_ADDR_L=72,PKT_DEST_ID_H=164,PKT_DEST_ID_L=164,PKT_PROTECTION_H=168,PKT_PROTECTION_L=166,PKT_TRANS_READ=139,PKT_TRANS_WRITE=138,SECURED_RANGE_LIST=0,0,SECURED_RANGE_PAIRS=0,0,SLAVES_INFO=0:01:0x0:0x0:read:1:0:0:1,1:10:0x0:0x0:write:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x0,ST_CHANNEL_W=2,ST_DATA_W=178,TYPE_OF_TRANSACTION=read,write)(altera_merlin_router:16.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(177:175) response_status(174:173) cache(172:169) protection(168:166) thread_id(165) dest_id(164) src_id(163) qos(162) begin_burst(161) data_sideband(160) addr_sideband(159) burst_type(158:157) burst_size(156:154) burstwrap(153) byte_cnt(152:142) trans_exclusive(141) trans_lock(140) trans_read(139) trans_write(138) trans_posted(137) trans_compressed_read(136) addr(135:72) byteen(71:64) data(63:0),NON_SECURED_TAG=1,PKT_ADDR_H=135,PKT_ADDR_L=72,PKT_DEST_ID_H=164,PKT_DEST_ID_L=164,PKT_PROTECTION_H=168,PKT_PROTECTION_L=166,PKT_TRANS_READ=139,PKT_TRANS_WRITE=138,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:read:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=2,ST_DATA_W=178,TYPE_OF_TRANSACTION=read)(altera_merlin_traffic_limiter:16.1:ENFORCE_ORDER=1,MAX_BURST_LENGTH=16,MAX_OUTSTANDING_RESPONSES=16,MERLIN_PACKET_FORMAT=ori_burst_size(177:175) response_status(174:173) cache(172:169) protection(168:166) thread_id(165) dest_id(164) src_id(163) qos(162) begin_burst(161) data_sideband(160) addr_sideband(159) burst_type(158:157) burst_size(156:154) burstwrap(153) byte_cnt(152:142) trans_exclusive(141) trans_lock(140) trans_read(139) trans_write(138) trans_posted(137) trans_compressed_read(136) addr(135:72) byteen(71:64) data(63:0),PIPELINED=0,PKT_BYTEEN_H=71,PKT_BYTEEN_L=64,PKT_BYTE_CNT_H=152,PKT_BYTE_CNT_L=142,PKT_DEST_ID_H=164,PKT_DEST_ID_L=164,PKT_SRC_ID_H=163,PKT_SRC_ID_L=163,PKT_THREAD_ID_H=165,PKT_THREAD_ID_L=165,PKT_TRANS_POSTED=137,PKT_TRANS_WRITE=138,PREVENT_HAZARDS=0,REORDER=0,ST_CHANNEL_W=2,ST_DATA_W=178,SUPPORTS_NONPOSTED_WRITES=0,SUPPORTS_POSTED_WRITES=1,VALID_WIDTH=2)(altera_merlin_demultiplexer:16.1:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=Stratix IV,MERLIN_PACKET_FORMAT=ori_burst_size(177:175) response_status(174:173) cache(172:169) protection(168:166) thread_id(165) dest_id(164) src_id(163) qos(162) begin_burst(161) data_sideband(160) addr_sideband(159) burst_type(158:157) burst_size(156:154) burstwrap(153) byte_cnt(152:142) trans_exclusive(141) trans_lock(140) trans_read(139) trans_write(138) trans_posted(137) trans_compressed_read(136) addr(135:72) byteen(71:64) data(63:0),NUM_OUTPUTS=2,ST_CHANNEL_W=2,ST_DATA_W=178,VALID_WIDTH=2)(altera_merlin_demultiplexer:16.1:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=Stratix IV,MERLIN_PACKET_FORMAT=ori_burst_size(177:175) response_status(174:173) cache(172:169) protection(168:166) thread_id(165) dest_id(164) src_id(163) qos(162) begin_burst(161) data_sideband(160) addr_sideband(159) burst_type(158:157) burst_size(156:154) burstwrap(153) byte_cnt(152:142) trans_exclusive(141) trans_lock(140) trans_read(139) trans_write(138) trans_posted(137) trans_compressed_read(136) addr(135:72) byteen(71:64) data(63:0),NUM_OUTPUTS=1,ST_CHANNEL_W=2,ST_DATA_W=178,VALID_WIDTH=1)(altera_merlin_multiplexer:16.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,1,MERLIN_PACKET_FORMAT=ori_burst_size(177:175) response_status(174:173) cache(172:169) protection(168:166) thread_id(165) dest_id(164) src_id(163) qos(162) begin_burst(161) data_sideband(160) addr_sideband(159) burst_type(158:157) burst_size(156:154) burstwrap(153) byte_cnt(152:142) trans_exclusive(141) trans_lock(140) trans_read(139) trans_write(138) trans_posted(137) trans_compressed_read(136) addr(135:72) byteen(71:64) data(63:0),NUM_INPUTS=2,PIPELINE_ARB=1,PKT_TRANS_LOCK=140,ST_CHANNEL_W=2,ST_DATA_W=178,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:16.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(177:175) response_status(174:173) cache(172:169) protection(168:166) thread_id(165) dest_id(164) src_id(163) qos(162) begin_burst(161) data_sideband(160) addr_sideband(159) burst_type(158:157) burst_size(156:154) burstwrap(153) byte_cnt(152:142) trans_exclusive(141) trans_lock(140) trans_read(139) trans_write(138) trans_posted(137) trans_compressed_read(136) addr(135:72) byteen(71:64) data(63:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=140,ST_CHANNEL_W=2,ST_DATA_W=178,USE_EXTERNAL_ARB=0)(altera_merlin_demultiplexer:16.1:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=Stratix IV,MERLIN_PACKET_FORMAT=ori_burst_size(177:175) response_status(174:173) cache(172:169) protection(168:166) thread_id(165) dest_id(164) src_id(163) qos(162) begin_burst(161) data_sideband(160) addr_sideband(159) burst_type(158:157) burst_size(156:154) burstwrap(153) byte_cnt(152:142) trans_exclusive(141) trans_lock(140) trans_read(139) trans_write(138) trans_posted(137) trans_compressed_read(136) addr(135:72) byteen(71:64) data(63:0),NUM_OUTPUTS=2,ST_CHANNEL_W=2,ST_DATA_W=178,VALID_WIDTH=1)(altera_merlin_demultiplexer:16.1:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=Stratix IV,MERLIN_PACKET_FORMAT=ori_burst_size(177:175) response_status(174:173) cache(172:169) protection(168:166) thread_id(165) dest_id(164) src_id(163) qos(162) begin_burst(161) data_sideband(160) addr_sideband(159) burst_type(158:157) burst_size(156:154) burstwrap(153) byte_cnt(152:142) trans_exclusive(141) trans_lock(140) trans_read(139) trans_write(138) trans_posted(137) trans_compressed_read(136) addr(135:72) byteen(71:64) data(63:0),NUM_OUTPUTS=1,ST_CHANNEL_W=2,ST_DATA_W=178,VALID_WIDTH=1)(altera_merlin_multiplexer:16.1:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,1,MERLIN_PACKET_FORMAT=ori_burst_size(177:175) response_status(174:173) cache(172:169) protection(168:166) thread_id(165) dest_id(164) src_id(163) qos(162) begin_burst(161) data_sideband(160) addr_sideband(159) burst_type(158:157) burst_size(156:154) burstwrap(153) byte_cnt(152:142) trans_exclusive(141) trans_lock(140) trans_read(139) trans_write(138) trans_posted(137) trans_compressed_read(136) addr(135:72) byteen(71:64) data(63:0),NUM_INPUTS=2,PIPELINE_ARB=0,PKT_TRANS_LOCK=140,ST_CHANNEL_W=2,ST_DATA_W=178,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:16.1:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(177:175) response_status(174:173) cache(172:169) protection(168:166) thread_id(165) dest_id(164) src_id(163) qos(162) begin_burst(161) data_sideband(160) addr_sideband(159) burst_type(158:157) burst_size(156:154) burstwrap(153) byte_cnt(152:142) trans_exclusive(141) trans_lock(140) trans_read(139) trans_write(138) trans_posted(137) trans_compressed_read(136) addr(135:72) byteen(71:64) data(63:0),NUM_INPUTS=1,PIPELINE_ARB=0,PKT_TRANS_LOCK=140,ST_CHANNEL_W=2,ST_DATA_W=178,USE_EXTERNAL_ARB=0)(altera_reset_bridge:16.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=100000000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(altera_clock_bridge:16.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=100000000,NUM_CLOCK_OUTPUTS=1)(avalon:16.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon:16.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:16.1:)(avalon:16.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon:16.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)"
   instancePathKey="MebX_Qsys_Project_Burst:.:mm_interconnect_2"
   kind="altera_mm_interconnect"
   version="16.1"
   name="MebX_Qsys_Project_Burst_mm_interconnect_2">
  <parameter name="AUTO_DEVICE" value="EP4SGX230KF40C2" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Stratix IV" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="" />
  <parameter
     name="COMPOSE_CONTENTS"
     value="add_instance {dma_DDR_M_mm_read_translator} {altera_merlin_master_translator};set_instance_parameter_value {dma_DDR_M_mm_read_translator} {AV_ADDRESS_W} {64};set_instance_parameter_value {dma_DDR_M_mm_read_translator} {AV_DATA_W} {64};set_instance_parameter_value {dma_DDR_M_mm_read_translator} {AV_BURSTCOUNT_W} {5};set_instance_parameter_value {dma_DDR_M_mm_read_translator} {AV_BYTEENABLE_W} {8};set_instance_parameter_value {dma_DDR_M_mm_read_translator} {UAV_ADDRESS_W} {64};set_instance_parameter_value {dma_DDR_M_mm_read_translator} {UAV_BURSTCOUNT_W} {8};set_instance_parameter_value {dma_DDR_M_mm_read_translator} {AV_READLATENCY} {0};set_instance_parameter_value {dma_DDR_M_mm_read_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {dma_DDR_M_mm_read_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {dma_DDR_M_mm_read_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {dma_DDR_M_mm_read_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {dma_DDR_M_mm_read_translator} {USE_READDATA} {1};set_instance_parameter_value {dma_DDR_M_mm_read_translator} {USE_WRITEDATA} {0};set_instance_parameter_value {dma_DDR_M_mm_read_translator} {USE_READ} {1};set_instance_parameter_value {dma_DDR_M_mm_read_translator} {USE_WRITE} {0};set_instance_parameter_value {dma_DDR_M_mm_read_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {dma_DDR_M_mm_read_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {dma_DDR_M_mm_read_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {dma_DDR_M_mm_read_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {dma_DDR_M_mm_read_translator} {USE_ADDRESS} {1};set_instance_parameter_value {dma_DDR_M_mm_read_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {dma_DDR_M_mm_read_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {dma_DDR_M_mm_read_translator} {USE_CLKEN} {0};set_instance_parameter_value {dma_DDR_M_mm_read_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {dma_DDR_M_mm_read_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {dma_DDR_M_mm_read_translator} {USE_LOCK} {0};set_instance_parameter_value {dma_DDR_M_mm_read_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {dma_DDR_M_mm_read_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {dma_DDR_M_mm_read_translator} {AV_SYMBOLS_PER_WORD} {8};set_instance_parameter_value {dma_DDR_M_mm_read_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {dma_DDR_M_mm_read_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {dma_DDR_M_mm_read_translator} {AV_CONSTANT_BURST_BEHAVIOR} {1};set_instance_parameter_value {dma_DDR_M_mm_read_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {dma_DDR_M_mm_read_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {dma_DDR_M_mm_read_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {dma_DDR_M_mm_read_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {dma_DDR_M_mm_read_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {dma_DDR_M_mm_read_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {dma_DDR_M_mm_read_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {dma_DDR_M_mm_read_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {dma_DDR_M_mm_read_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {dma_DDR_M_mm_read_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {dma_DDR_M_mm_read_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {dma_DDR_M_mm_read_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {dma_DDR_M_mm_read_translator} {SYNC_RESET} {0};add_instance {dma_DDR_M_mm_write_translator} {altera_merlin_master_translator};set_instance_parameter_value {dma_DDR_M_mm_write_translator} {AV_ADDRESS_W} {64};set_instance_parameter_value {dma_DDR_M_mm_write_translator} {AV_DATA_W} {64};set_instance_parameter_value {dma_DDR_M_mm_write_translator} {AV_BURSTCOUNT_W} {5};set_instance_parameter_value {dma_DDR_M_mm_write_translator} {AV_BYTEENABLE_W} {8};set_instance_parameter_value {dma_DDR_M_mm_write_translator} {UAV_ADDRESS_W} {64};set_instance_parameter_value {dma_DDR_M_mm_write_translator} {UAV_BURSTCOUNT_W} {8};set_instance_parameter_value {dma_DDR_M_mm_write_translator} {AV_READLATENCY} {0};set_instance_parameter_value {dma_DDR_M_mm_write_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {dma_DDR_M_mm_write_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {dma_DDR_M_mm_write_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {dma_DDR_M_mm_write_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {dma_DDR_M_mm_write_translator} {USE_READDATA} {0};set_instance_parameter_value {dma_DDR_M_mm_write_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {dma_DDR_M_mm_write_translator} {USE_READ} {0};set_instance_parameter_value {dma_DDR_M_mm_write_translator} {USE_WRITE} {1};set_instance_parameter_value {dma_DDR_M_mm_write_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {dma_DDR_M_mm_write_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {dma_DDR_M_mm_write_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {dma_DDR_M_mm_write_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {dma_DDR_M_mm_write_translator} {USE_ADDRESS} {1};set_instance_parameter_value {dma_DDR_M_mm_write_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {dma_DDR_M_mm_write_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {dma_DDR_M_mm_write_translator} {USE_CLKEN} {0};set_instance_parameter_value {dma_DDR_M_mm_write_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {dma_DDR_M_mm_write_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {dma_DDR_M_mm_write_translator} {USE_LOCK} {0};set_instance_parameter_value {dma_DDR_M_mm_write_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {dma_DDR_M_mm_write_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {dma_DDR_M_mm_write_translator} {AV_SYMBOLS_PER_WORD} {8};set_instance_parameter_value {dma_DDR_M_mm_write_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {dma_DDR_M_mm_write_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {dma_DDR_M_mm_write_translator} {AV_CONSTANT_BURST_BEHAVIOR} {1};set_instance_parameter_value {dma_DDR_M_mm_write_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {dma_DDR_M_mm_write_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {dma_DDR_M_mm_write_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {dma_DDR_M_mm_write_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {dma_DDR_M_mm_write_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {dma_DDR_M_mm_write_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {dma_DDR_M_mm_write_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {dma_DDR_M_mm_write_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {dma_DDR_M_mm_write_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {dma_DDR_M_mm_write_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {dma_DDR_M_mm_write_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {dma_DDR_M_mm_write_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {dma_DDR_M_mm_write_translator} {SYNC_RESET} {0};add_instance {Communication_Module_A_avalon_mm_data_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {Communication_Module_A_avalon_mm_data_slave_translator} {AV_ADDRESS_W} {26};set_instance_parameter_value {Communication_Module_A_avalon_mm_data_slave_translator} {AV_DATA_W} {64};set_instance_parameter_value {Communication_Module_A_avalon_mm_data_slave_translator} {UAV_DATA_W} {64};set_instance_parameter_value {Communication_Module_A_avalon_mm_data_slave_translator} {AV_BURSTCOUNT_W} {8};set_instance_parameter_value {Communication_Module_A_avalon_mm_data_slave_translator} {AV_BYTEENABLE_W} {8};set_instance_parameter_value {Communication_Module_A_avalon_mm_data_slave_translator} {UAV_BYTEENABLE_W} {8};set_instance_parameter_value {Communication_Module_A_avalon_mm_data_slave_translator} {UAV_ADDRESS_W} {64};set_instance_parameter_value {Communication_Module_A_avalon_mm_data_slave_translator} {UAV_BURSTCOUNT_W} {11};set_instance_parameter_value {Communication_Module_A_avalon_mm_data_slave_translator} {AV_READLATENCY} {0};set_instance_parameter_value {Communication_Module_A_avalon_mm_data_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {Communication_Module_A_avalon_mm_data_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {Communication_Module_A_avalon_mm_data_slave_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {Communication_Module_A_avalon_mm_data_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {Communication_Module_A_avalon_mm_data_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {Communication_Module_A_avalon_mm_data_slave_translator} {USE_READDATA} {1};set_instance_parameter_value {Communication_Module_A_avalon_mm_data_slave_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {Communication_Module_A_avalon_mm_data_slave_translator} {USE_READ} {1};set_instance_parameter_value {Communication_Module_A_avalon_mm_data_slave_translator} {USE_WRITE} {1};set_instance_parameter_value {Communication_Module_A_avalon_mm_data_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {Communication_Module_A_avalon_mm_data_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {Communication_Module_A_avalon_mm_data_slave_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {Communication_Module_A_avalon_mm_data_slave_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {Communication_Module_A_avalon_mm_data_slave_translator} {USE_ADDRESS} {1};set_instance_parameter_value {Communication_Module_A_avalon_mm_data_slave_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {Communication_Module_A_avalon_mm_data_slave_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {Communication_Module_A_avalon_mm_data_slave_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {Communication_Module_A_avalon_mm_data_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {Communication_Module_A_avalon_mm_data_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {Communication_Module_A_avalon_mm_data_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {Communication_Module_A_avalon_mm_data_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {Communication_Module_A_avalon_mm_data_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {Communication_Module_A_avalon_mm_data_slave_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {Communication_Module_A_avalon_mm_data_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {Communication_Module_A_avalon_mm_data_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {Communication_Module_A_avalon_mm_data_slave_translator} {AV_SYMBOLS_PER_WORD} {8};set_instance_parameter_value {Communication_Module_A_avalon_mm_data_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {Communication_Module_A_avalon_mm_data_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {Communication_Module_A_avalon_mm_data_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {Communication_Module_A_avalon_mm_data_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {Communication_Module_A_avalon_mm_data_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {Communication_Module_A_avalon_mm_data_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {Communication_Module_A_avalon_mm_data_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {16};set_instance_parameter_value {Communication_Module_A_avalon_mm_data_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {Communication_Module_A_avalon_mm_data_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {Communication_Module_A_avalon_mm_data_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {Communication_Module_A_avalon_mm_data_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {Communication_Module_A_avalon_mm_data_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {Communication_Module_A_avalon_mm_data_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {Communication_Module_A_avalon_mm_data_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {Communication_Module_A_avalon_mm_data_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {Communication_Module_A_avalon_mm_data_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {Communication_Module_A_avalon_mm_data_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {Communication_Module_A_avalon_mm_data_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {Pattern_Generator_A_avalon_mm_data_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_data_slave_translator} {AV_ADDRESS_W} {26};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_data_slave_translator} {AV_DATA_W} {64};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_data_slave_translator} {UAV_DATA_W} {64};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_data_slave_translator} {AV_BURSTCOUNT_W} {8};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_data_slave_translator} {AV_BYTEENABLE_W} {8};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_data_slave_translator} {UAV_BYTEENABLE_W} {8};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_data_slave_translator} {UAV_ADDRESS_W} {64};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_data_slave_translator} {UAV_BURSTCOUNT_W} {11};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_data_slave_translator} {AV_READLATENCY} {0};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_data_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_data_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_data_slave_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_data_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_data_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_data_slave_translator} {USE_READDATA} {1};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_data_slave_translator} {USE_WRITEDATA} {0};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_data_slave_translator} {USE_READ} {1};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_data_slave_translator} {USE_WRITE} {0};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_data_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_data_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_data_slave_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_data_slave_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_data_slave_translator} {USE_ADDRESS} {1};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_data_slave_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_data_slave_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_data_slave_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_data_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_data_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_data_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_data_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_data_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_data_slave_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_data_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_data_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_data_slave_translator} {AV_SYMBOLS_PER_WORD} {8};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_data_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_data_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_data_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_data_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_data_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_data_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_data_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {16};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_data_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_data_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_data_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_data_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_data_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_data_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_data_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_data_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_data_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_data_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_data_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {dma_DDR_M_mm_read_agent} {altera_merlin_master_agent};set_instance_parameter_value {dma_DDR_M_mm_read_agent} {PKT_ORI_BURST_SIZE_H} {177};set_instance_parameter_value {dma_DDR_M_mm_read_agent} {PKT_ORI_BURST_SIZE_L} {175};set_instance_parameter_value {dma_DDR_M_mm_read_agent} {PKT_RESPONSE_STATUS_H} {174};set_instance_parameter_value {dma_DDR_M_mm_read_agent} {PKT_RESPONSE_STATUS_L} {173};set_instance_parameter_value {dma_DDR_M_mm_read_agent} {PKT_QOS_H} {162};set_instance_parameter_value {dma_DDR_M_mm_read_agent} {PKT_QOS_L} {162};set_instance_parameter_value {dma_DDR_M_mm_read_agent} {PKT_DATA_SIDEBAND_H} {160};set_instance_parameter_value {dma_DDR_M_mm_read_agent} {PKT_DATA_SIDEBAND_L} {160};set_instance_parameter_value {dma_DDR_M_mm_read_agent} {PKT_ADDR_SIDEBAND_H} {159};set_instance_parameter_value {dma_DDR_M_mm_read_agent} {PKT_ADDR_SIDEBAND_L} {159};set_instance_parameter_value {dma_DDR_M_mm_read_agent} {PKT_BURST_TYPE_H} {158};set_instance_parameter_value {dma_DDR_M_mm_read_agent} {PKT_BURST_TYPE_L} {157};set_instance_parameter_value {dma_DDR_M_mm_read_agent} {PKT_CACHE_H} {172};set_instance_parameter_value {dma_DDR_M_mm_read_agent} {PKT_CACHE_L} {169};set_instance_parameter_value {dma_DDR_M_mm_read_agent} {PKT_THREAD_ID_H} {165};set_instance_parameter_value {dma_DDR_M_mm_read_agent} {PKT_THREAD_ID_L} {165};set_instance_parameter_value {dma_DDR_M_mm_read_agent} {PKT_BURST_SIZE_H} {156};set_instance_parameter_value {dma_DDR_M_mm_read_agent} {PKT_BURST_SIZE_L} {154};set_instance_parameter_value {dma_DDR_M_mm_read_agent} {PKT_TRANS_EXCLUSIVE} {141};set_instance_parameter_value {dma_DDR_M_mm_read_agent} {PKT_TRANS_LOCK} {140};set_instance_parameter_value {dma_DDR_M_mm_read_agent} {PKT_BEGIN_BURST} {161};set_instance_parameter_value {dma_DDR_M_mm_read_agent} {PKT_PROTECTION_H} {168};set_instance_parameter_value {dma_DDR_M_mm_read_agent} {PKT_PROTECTION_L} {166};set_instance_parameter_value {dma_DDR_M_mm_read_agent} {PKT_BURSTWRAP_H} {153};set_instance_parameter_value {dma_DDR_M_mm_read_agent} {PKT_BURSTWRAP_L} {153};set_instance_parameter_value {dma_DDR_M_mm_read_agent} {PKT_BYTE_CNT_H} {152};set_instance_parameter_value {dma_DDR_M_mm_read_agent} {PKT_BYTE_CNT_L} {142};set_instance_parameter_value {dma_DDR_M_mm_read_agent} {PKT_ADDR_H} {135};set_instance_parameter_value {dma_DDR_M_mm_read_agent} {PKT_ADDR_L} {72};set_instance_parameter_value {dma_DDR_M_mm_read_agent} {PKT_TRANS_COMPRESSED_READ} {136};set_instance_parameter_value {dma_DDR_M_mm_read_agent} {PKT_TRANS_POSTED} {137};set_instance_parameter_value {dma_DDR_M_mm_read_agent} {PKT_TRANS_WRITE} {138};set_instance_parameter_value {dma_DDR_M_mm_read_agent} {PKT_TRANS_READ} {139};set_instance_parameter_value {dma_DDR_M_mm_read_agent} {PKT_DATA_H} {63};set_instance_parameter_value {dma_DDR_M_mm_read_agent} {PKT_DATA_L} {0};set_instance_parameter_value {dma_DDR_M_mm_read_agent} {PKT_BYTEEN_H} {71};set_instance_parameter_value {dma_DDR_M_mm_read_agent} {PKT_BYTEEN_L} {64};set_instance_parameter_value {dma_DDR_M_mm_read_agent} {PKT_SRC_ID_H} {163};set_instance_parameter_value {dma_DDR_M_mm_read_agent} {PKT_SRC_ID_L} {163};set_instance_parameter_value {dma_DDR_M_mm_read_agent} {PKT_DEST_ID_H} {164};set_instance_parameter_value {dma_DDR_M_mm_read_agent} {PKT_DEST_ID_L} {164};set_instance_parameter_value {dma_DDR_M_mm_read_agent} {ST_DATA_W} {178};set_instance_parameter_value {dma_DDR_M_mm_read_agent} {ST_CHANNEL_W} {2};set_instance_parameter_value {dma_DDR_M_mm_read_agent} {AV_BURSTCOUNT_W} {8};set_instance_parameter_value {dma_DDR_M_mm_read_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {dma_DDR_M_mm_read_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {dma_DDR_M_mm_read_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(177:175) response_status(174:173) cache(172:169) protection(168:166) thread_id(165) dest_id(164) src_id(163) qos(162) begin_burst(161) data_sideband(160) addr_sideband(159) burst_type(158:157) burst_size(156:154) burstwrap(153) byte_cnt(152:142) trans_exclusive(141) trans_lock(140) trans_read(139) trans_write(138) trans_posted(137) trans_compressed_read(136) addr(135:72) byteen(71:64) data(63:0)};set_instance_parameter_value {dma_DDR_M_mm_read_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;Communication_Module_A_avalon_mm_data_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000020000000&quot;
   end=&quot;0x00000000040000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;Pattern_Generator_A_avalon_mm_data_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000020000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {dma_DDR_M_mm_read_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {dma_DDR_M_mm_read_agent} {ID} {0};set_instance_parameter_value {dma_DDR_M_mm_read_agent} {BURSTWRAP_VALUE} {1};set_instance_parameter_value {dma_DDR_M_mm_read_agent} {CACHE_VALUE} {0};set_instance_parameter_value {dma_DDR_M_mm_read_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {dma_DDR_M_mm_read_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {dma_DDR_M_mm_read_agent} {USE_WRITERESPONSE} {0};add_instance {dma_DDR_M_mm_write_agent} {altera_merlin_master_agent};set_instance_parameter_value {dma_DDR_M_mm_write_agent} {PKT_ORI_BURST_SIZE_H} {177};set_instance_parameter_value {dma_DDR_M_mm_write_agent} {PKT_ORI_BURST_SIZE_L} {175};set_instance_parameter_value {dma_DDR_M_mm_write_agent} {PKT_RESPONSE_STATUS_H} {174};set_instance_parameter_value {dma_DDR_M_mm_write_agent} {PKT_RESPONSE_STATUS_L} {173};set_instance_parameter_value {dma_DDR_M_mm_write_agent} {PKT_QOS_H} {162};set_instance_parameter_value {dma_DDR_M_mm_write_agent} {PKT_QOS_L} {162};set_instance_parameter_value {dma_DDR_M_mm_write_agent} {PKT_DATA_SIDEBAND_H} {160};set_instance_parameter_value {dma_DDR_M_mm_write_agent} {PKT_DATA_SIDEBAND_L} {160};set_instance_parameter_value {dma_DDR_M_mm_write_agent} {PKT_ADDR_SIDEBAND_H} {159};set_instance_parameter_value {dma_DDR_M_mm_write_agent} {PKT_ADDR_SIDEBAND_L} {159};set_instance_parameter_value {dma_DDR_M_mm_write_agent} {PKT_BURST_TYPE_H} {158};set_instance_parameter_value {dma_DDR_M_mm_write_agent} {PKT_BURST_TYPE_L} {157};set_instance_parameter_value {dma_DDR_M_mm_write_agent} {PKT_CACHE_H} {172};set_instance_parameter_value {dma_DDR_M_mm_write_agent} {PKT_CACHE_L} {169};set_instance_parameter_value {dma_DDR_M_mm_write_agent} {PKT_THREAD_ID_H} {165};set_instance_parameter_value {dma_DDR_M_mm_write_agent} {PKT_THREAD_ID_L} {165};set_instance_parameter_value {dma_DDR_M_mm_write_agent} {PKT_BURST_SIZE_H} {156};set_instance_parameter_value {dma_DDR_M_mm_write_agent} {PKT_BURST_SIZE_L} {154};set_instance_parameter_value {dma_DDR_M_mm_write_agent} {PKT_TRANS_EXCLUSIVE} {141};set_instance_parameter_value {dma_DDR_M_mm_write_agent} {PKT_TRANS_LOCK} {140};set_instance_parameter_value {dma_DDR_M_mm_write_agent} {PKT_BEGIN_BURST} {161};set_instance_parameter_value {dma_DDR_M_mm_write_agent} {PKT_PROTECTION_H} {168};set_instance_parameter_value {dma_DDR_M_mm_write_agent} {PKT_PROTECTION_L} {166};set_instance_parameter_value {dma_DDR_M_mm_write_agent} {PKT_BURSTWRAP_H} {153};set_instance_parameter_value {dma_DDR_M_mm_write_agent} {PKT_BURSTWRAP_L} {153};set_instance_parameter_value {dma_DDR_M_mm_write_agent} {PKT_BYTE_CNT_H} {152};set_instance_parameter_value {dma_DDR_M_mm_write_agent} {PKT_BYTE_CNT_L} {142};set_instance_parameter_value {dma_DDR_M_mm_write_agent} {PKT_ADDR_H} {135};set_instance_parameter_value {dma_DDR_M_mm_write_agent} {PKT_ADDR_L} {72};set_instance_parameter_value {dma_DDR_M_mm_write_agent} {PKT_TRANS_COMPRESSED_READ} {136};set_instance_parameter_value {dma_DDR_M_mm_write_agent} {PKT_TRANS_POSTED} {137};set_instance_parameter_value {dma_DDR_M_mm_write_agent} {PKT_TRANS_WRITE} {138};set_instance_parameter_value {dma_DDR_M_mm_write_agent} {PKT_TRANS_READ} {139};set_instance_parameter_value {dma_DDR_M_mm_write_agent} {PKT_DATA_H} {63};set_instance_parameter_value {dma_DDR_M_mm_write_agent} {PKT_DATA_L} {0};set_instance_parameter_value {dma_DDR_M_mm_write_agent} {PKT_BYTEEN_H} {71};set_instance_parameter_value {dma_DDR_M_mm_write_agent} {PKT_BYTEEN_L} {64};set_instance_parameter_value {dma_DDR_M_mm_write_agent} {PKT_SRC_ID_H} {163};set_instance_parameter_value {dma_DDR_M_mm_write_agent} {PKT_SRC_ID_L} {163};set_instance_parameter_value {dma_DDR_M_mm_write_agent} {PKT_DEST_ID_H} {164};set_instance_parameter_value {dma_DDR_M_mm_write_agent} {PKT_DEST_ID_L} {164};set_instance_parameter_value {dma_DDR_M_mm_write_agent} {ST_DATA_W} {178};set_instance_parameter_value {dma_DDR_M_mm_write_agent} {ST_CHANNEL_W} {2};set_instance_parameter_value {dma_DDR_M_mm_write_agent} {AV_BURSTCOUNT_W} {8};set_instance_parameter_value {dma_DDR_M_mm_write_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {dma_DDR_M_mm_write_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {dma_DDR_M_mm_write_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(177:175) response_status(174:173) cache(172:169) protection(168:166) thread_id(165) dest_id(164) src_id(163) qos(162) begin_burst(161) data_sideband(160) addr_sideband(159) burst_type(158:157) burst_size(156:154) burstwrap(153) byte_cnt(152:142) trans_exclusive(141) trans_lock(140) trans_read(139) trans_write(138) trans_posted(137) trans_compressed_read(136) addr(135:72) byteen(71:64) data(63:0)};set_instance_parameter_value {dma_DDR_M_mm_write_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;Communication_Module_A_avalon_mm_data_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000020000000&quot;
   end=&quot;0x00000000040000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {dma_DDR_M_mm_write_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {dma_DDR_M_mm_write_agent} {ID} {1};set_instance_parameter_value {dma_DDR_M_mm_write_agent} {BURSTWRAP_VALUE} {1};set_instance_parameter_value {dma_DDR_M_mm_write_agent} {CACHE_VALUE} {0};set_instance_parameter_value {dma_DDR_M_mm_write_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {dma_DDR_M_mm_write_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {dma_DDR_M_mm_write_agent} {USE_WRITERESPONSE} {0};add_instance {Communication_Module_A_avalon_mm_data_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {Communication_Module_A_avalon_mm_data_slave_agent} {PKT_ORI_BURST_SIZE_H} {177};set_instance_parameter_value {Communication_Module_A_avalon_mm_data_slave_agent} {PKT_ORI_BURST_SIZE_L} {175};set_instance_parameter_value {Communication_Module_A_avalon_mm_data_slave_agent} {PKT_RESPONSE_STATUS_H} {174};set_instance_parameter_value {Communication_Module_A_avalon_mm_data_slave_agent} {PKT_RESPONSE_STATUS_L} {173};set_instance_parameter_value {Communication_Module_A_avalon_mm_data_slave_agent} {PKT_BURST_SIZE_H} {156};set_instance_parameter_value {Communication_Module_A_avalon_mm_data_slave_agent} {PKT_BURST_SIZE_L} {154};set_instance_parameter_value {Communication_Module_A_avalon_mm_data_slave_agent} {PKT_TRANS_LOCK} {140};set_instance_parameter_value {Communication_Module_A_avalon_mm_data_slave_agent} {PKT_BEGIN_BURST} {161};set_instance_parameter_value {Communication_Module_A_avalon_mm_data_slave_agent} {PKT_PROTECTION_H} {168};set_instance_parameter_value {Communication_Module_A_avalon_mm_data_slave_agent} {PKT_PROTECTION_L} {166};set_instance_parameter_value {Communication_Module_A_avalon_mm_data_slave_agent} {PKT_BURSTWRAP_H} {153};set_instance_parameter_value {Communication_Module_A_avalon_mm_data_slave_agent} {PKT_BURSTWRAP_L} {153};set_instance_parameter_value {Communication_Module_A_avalon_mm_data_slave_agent} {PKT_BYTE_CNT_H} {152};set_instance_parameter_value {Communication_Module_A_avalon_mm_data_slave_agent} {PKT_BYTE_CNT_L} {142};set_instance_parameter_value {Communication_Module_A_avalon_mm_data_slave_agent} {PKT_ADDR_H} {135};set_instance_parameter_value {Communication_Module_A_avalon_mm_data_slave_agent} {PKT_ADDR_L} {72};set_instance_parameter_value {Communication_Module_A_avalon_mm_data_slave_agent} {PKT_TRANS_COMPRESSED_READ} {136};set_instance_parameter_value {Communication_Module_A_avalon_mm_data_slave_agent} {PKT_TRANS_POSTED} {137};set_instance_parameter_value {Communication_Module_A_avalon_mm_data_slave_agent} {PKT_TRANS_WRITE} {138};set_instance_parameter_value {Communication_Module_A_avalon_mm_data_slave_agent} {PKT_TRANS_READ} {139};set_instance_parameter_value {Communication_Module_A_avalon_mm_data_slave_agent} {PKT_DATA_H} {63};set_instance_parameter_value {Communication_Module_A_avalon_mm_data_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {Communication_Module_A_avalon_mm_data_slave_agent} {PKT_BYTEEN_H} {71};set_instance_parameter_value {Communication_Module_A_avalon_mm_data_slave_agent} {PKT_BYTEEN_L} {64};set_instance_parameter_value {Communication_Module_A_avalon_mm_data_slave_agent} {PKT_SRC_ID_H} {163};set_instance_parameter_value {Communication_Module_A_avalon_mm_data_slave_agent} {PKT_SRC_ID_L} {163};set_instance_parameter_value {Communication_Module_A_avalon_mm_data_slave_agent} {PKT_DEST_ID_H} {164};set_instance_parameter_value {Communication_Module_A_avalon_mm_data_slave_agent} {PKT_DEST_ID_L} {164};set_instance_parameter_value {Communication_Module_A_avalon_mm_data_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {Communication_Module_A_avalon_mm_data_slave_agent} {ST_CHANNEL_W} {2};set_instance_parameter_value {Communication_Module_A_avalon_mm_data_slave_agent} {ST_DATA_W} {178};set_instance_parameter_value {Communication_Module_A_avalon_mm_data_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {Communication_Module_A_avalon_mm_data_slave_agent} {AVS_BURSTCOUNT_W} {11};set_instance_parameter_value {Communication_Module_A_avalon_mm_data_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {Communication_Module_A_avalon_mm_data_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(177:175) response_status(174:173) cache(172:169) protection(168:166) thread_id(165) dest_id(164) src_id(163) qos(162) begin_burst(161) data_sideband(160) addr_sideband(159) burst_type(158:157) burst_size(156:154) burstwrap(153) byte_cnt(152:142) trans_exclusive(141) trans_lock(140) trans_read(139) trans_write(138) trans_posted(137) trans_compressed_read(136) addr(135:72) byteen(71:64) data(63:0)};set_instance_parameter_value {Communication_Module_A_avalon_mm_data_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {Communication_Module_A_avalon_mm_data_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {Communication_Module_A_avalon_mm_data_slave_agent} {MAX_BYTE_CNT} {1024};set_instance_parameter_value {Communication_Module_A_avalon_mm_data_slave_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {Communication_Module_A_avalon_mm_data_slave_agent} {ID} {0};set_instance_parameter_value {Communication_Module_A_avalon_mm_data_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {Communication_Module_A_avalon_mm_data_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {Communication_Module_A_avalon_mm_data_slave_agent} {ECC_ENABLE} {0};add_instance {Communication_Module_A_avalon_mm_data_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {Communication_Module_A_avalon_mm_data_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {Communication_Module_A_avalon_mm_data_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {179};set_instance_parameter_value {Communication_Module_A_avalon_mm_data_slave_agent_rsp_fifo} {FIFO_DEPTH} {17};set_instance_parameter_value {Communication_Module_A_avalon_mm_data_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {Communication_Module_A_avalon_mm_data_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {Communication_Module_A_avalon_mm_data_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {Communication_Module_A_avalon_mm_data_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {Communication_Module_A_avalon_mm_data_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {Communication_Module_A_avalon_mm_data_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {Communication_Module_A_avalon_mm_data_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {Communication_Module_A_avalon_mm_data_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {Communication_Module_A_avalon_mm_data_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {Communication_Module_A_avalon_mm_data_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {Communication_Module_A_avalon_mm_data_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {Pattern_Generator_A_avalon_mm_data_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_data_slave_agent} {PKT_ORI_BURST_SIZE_H} {177};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_data_slave_agent} {PKT_ORI_BURST_SIZE_L} {175};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_data_slave_agent} {PKT_RESPONSE_STATUS_H} {174};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_data_slave_agent} {PKT_RESPONSE_STATUS_L} {173};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_data_slave_agent} {PKT_BURST_SIZE_H} {156};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_data_slave_agent} {PKT_BURST_SIZE_L} {154};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_data_slave_agent} {PKT_TRANS_LOCK} {140};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_data_slave_agent} {PKT_BEGIN_BURST} {161};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_data_slave_agent} {PKT_PROTECTION_H} {168};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_data_slave_agent} {PKT_PROTECTION_L} {166};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_data_slave_agent} {PKT_BURSTWRAP_H} {153};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_data_slave_agent} {PKT_BURSTWRAP_L} {153};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_data_slave_agent} {PKT_BYTE_CNT_H} {152};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_data_slave_agent} {PKT_BYTE_CNT_L} {142};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_data_slave_agent} {PKT_ADDR_H} {135};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_data_slave_agent} {PKT_ADDR_L} {72};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_data_slave_agent} {PKT_TRANS_COMPRESSED_READ} {136};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_data_slave_agent} {PKT_TRANS_POSTED} {137};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_data_slave_agent} {PKT_TRANS_WRITE} {138};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_data_slave_agent} {PKT_TRANS_READ} {139};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_data_slave_agent} {PKT_DATA_H} {63};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_data_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_data_slave_agent} {PKT_BYTEEN_H} {71};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_data_slave_agent} {PKT_BYTEEN_L} {64};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_data_slave_agent} {PKT_SRC_ID_H} {163};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_data_slave_agent} {PKT_SRC_ID_L} {163};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_data_slave_agent} {PKT_DEST_ID_H} {164};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_data_slave_agent} {PKT_DEST_ID_L} {164};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_data_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_data_slave_agent} {ST_CHANNEL_W} {2};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_data_slave_agent} {ST_DATA_W} {178};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_data_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_data_slave_agent} {AVS_BURSTCOUNT_W} {11};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_data_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_data_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(177:175) response_status(174:173) cache(172:169) protection(168:166) thread_id(165) dest_id(164) src_id(163) qos(162) begin_burst(161) data_sideband(160) addr_sideband(159) burst_type(158:157) burst_size(156:154) burstwrap(153) byte_cnt(152:142) trans_exclusive(141) trans_lock(140) trans_read(139) trans_write(138) trans_posted(137) trans_compressed_read(136) addr(135:72) byteen(71:64) data(63:0)};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_data_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_data_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_data_slave_agent} {MAX_BYTE_CNT} {1024};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_data_slave_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_data_slave_agent} {ID} {1};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_data_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_data_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_data_slave_agent} {ECC_ENABLE} {0};add_instance {Pattern_Generator_A_avalon_mm_data_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_data_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_data_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {179};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_data_slave_agent_rsp_fifo} {FIFO_DEPTH} {17};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_data_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_data_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_data_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_data_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_data_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_data_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_data_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_data_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_data_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_data_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {Pattern_Generator_A_avalon_mm_data_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {router} {altera_merlin_router};set_instance_parameter_value {router} {DESTINATION_ID} {1 0 };set_instance_parameter_value {router} {CHANNEL_ID} {10 01 };set_instance_parameter_value {router} {TYPE_OF_TRANSACTION} {read both };set_instance_parameter_value {router} {START_ADDRESS} {0x0 0x20000000 };set_instance_parameter_value {router} {END_ADDRESS} {0x20000000 0x40000000 };set_instance_parameter_value {router} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router} {SPAN_OFFSET} {};set_instance_parameter_value {router} {PKT_ADDR_H} {135};set_instance_parameter_value {router} {PKT_ADDR_L} {72};set_instance_parameter_value {router} {PKT_PROTECTION_H} {168};set_instance_parameter_value {router} {PKT_PROTECTION_L} {166};set_instance_parameter_value {router} {PKT_DEST_ID_H} {164};set_instance_parameter_value {router} {PKT_DEST_ID_L} {164};set_instance_parameter_value {router} {PKT_TRANS_WRITE} {138};set_instance_parameter_value {router} {PKT_TRANS_READ} {139};set_instance_parameter_value {router} {ST_DATA_W} {178};set_instance_parameter_value {router} {ST_CHANNEL_W} {2};set_instance_parameter_value {router} {DECODER_TYPE} {0};set_instance_parameter_value {router} {DEFAULT_CHANNEL} {1};set_instance_parameter_value {router} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_DESTID} {1};set_instance_parameter_value {router} {MERLIN_PACKET_FORMAT} {ori_burst_size(177:175) response_status(174:173) cache(172:169) protection(168:166) thread_id(165) dest_id(164) src_id(163) qos(162) begin_burst(161) data_sideband(160) addr_sideband(159) burst_type(158:157) burst_size(156:154) burstwrap(153) byte_cnt(152:142) trans_exclusive(141) trans_lock(140) trans_read(139) trans_write(138) trans_posted(137) trans_compressed_read(136) addr(135:72) byteen(71:64) data(63:0)};set_instance_parameter_value {router} {MEMORY_ALIASING_DECODE} {0};add_instance {router_001} {altera_merlin_router};set_instance_parameter_value {router_001} {DESTINATION_ID} {0 };set_instance_parameter_value {router_001} {CHANNEL_ID} {1 };set_instance_parameter_value {router_001} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_001} {START_ADDRESS} {0x20000000 };set_instance_parameter_value {router_001} {END_ADDRESS} {0x40000000 };set_instance_parameter_value {router_001} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_001} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_001} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_001} {SPAN_OFFSET} {};set_instance_parameter_value {router_001} {PKT_ADDR_H} {135};set_instance_parameter_value {router_001} {PKT_ADDR_L} {72};set_instance_parameter_value {router_001} {PKT_PROTECTION_H} {168};set_instance_parameter_value {router_001} {PKT_PROTECTION_L} {166};set_instance_parameter_value {router_001} {PKT_DEST_ID_H} {164};set_instance_parameter_value {router_001} {PKT_DEST_ID_L} {164};set_instance_parameter_value {router_001} {PKT_TRANS_WRITE} {138};set_instance_parameter_value {router_001} {PKT_TRANS_READ} {139};set_instance_parameter_value {router_001} {ST_DATA_W} {178};set_instance_parameter_value {router_001} {ST_CHANNEL_W} {2};set_instance_parameter_value {router_001} {DECODER_TYPE} {0};set_instance_parameter_value {router_001} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_001} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(177:175) response_status(174:173) cache(172:169) protection(168:166) thread_id(165) dest_id(164) src_id(163) qos(162) begin_burst(161) data_sideband(160) addr_sideband(159) burst_type(158:157) burst_size(156:154) burstwrap(153) byte_cnt(152:142) trans_exclusive(141) trans_lock(140) trans_read(139) trans_write(138) trans_posted(137) trans_compressed_read(136) addr(135:72) byteen(71:64) data(63:0)};set_instance_parameter_value {router_001} {MEMORY_ALIASING_DECODE} {0};add_instance {router_002} {altera_merlin_router};set_instance_parameter_value {router_002} {DESTINATION_ID} {0 1 };set_instance_parameter_value {router_002} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_002} {TYPE_OF_TRANSACTION} {read write };set_instance_parameter_value {router_002} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_002} {END_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_002} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_002} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_002} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_002} {SPAN_OFFSET} {};set_instance_parameter_value {router_002} {PKT_ADDR_H} {135};set_instance_parameter_value {router_002} {PKT_ADDR_L} {72};set_instance_parameter_value {router_002} {PKT_PROTECTION_H} {168};set_instance_parameter_value {router_002} {PKT_PROTECTION_L} {166};set_instance_parameter_value {router_002} {PKT_DEST_ID_H} {164};set_instance_parameter_value {router_002} {PKT_DEST_ID_L} {164};set_instance_parameter_value {router_002} {PKT_TRANS_WRITE} {138};set_instance_parameter_value {router_002} {PKT_TRANS_READ} {139};set_instance_parameter_value {router_002} {ST_DATA_W} {178};set_instance_parameter_value {router_002} {ST_CHANNEL_W} {2};set_instance_parameter_value {router_002} {DECODER_TYPE} {1};set_instance_parameter_value {router_002} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_002} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(177:175) response_status(174:173) cache(172:169) protection(168:166) thread_id(165) dest_id(164) src_id(163) qos(162) begin_burst(161) data_sideband(160) addr_sideband(159) burst_type(158:157) burst_size(156:154) burstwrap(153) byte_cnt(152:142) trans_exclusive(141) trans_lock(140) trans_read(139) trans_write(138) trans_posted(137) trans_compressed_read(136) addr(135:72) byteen(71:64) data(63:0)};set_instance_parameter_value {router_002} {MEMORY_ALIASING_DECODE} {0};add_instance {router_003} {altera_merlin_router};set_instance_parameter_value {router_003} {DESTINATION_ID} {0 };set_instance_parameter_value {router_003} {CHANNEL_ID} {1 };set_instance_parameter_value {router_003} {TYPE_OF_TRANSACTION} {read };set_instance_parameter_value {router_003} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_003} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_003} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_003} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_003} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_003} {SPAN_OFFSET} {};set_instance_parameter_value {router_003} {PKT_ADDR_H} {135};set_instance_parameter_value {router_003} {PKT_ADDR_L} {72};set_instance_parameter_value {router_003} {PKT_PROTECTION_H} {168};set_instance_parameter_value {router_003} {PKT_PROTECTION_L} {166};set_instance_parameter_value {router_003} {PKT_DEST_ID_H} {164};set_instance_parameter_value {router_003} {PKT_DEST_ID_L} {164};set_instance_parameter_value {router_003} {PKT_TRANS_WRITE} {138};set_instance_parameter_value {router_003} {PKT_TRANS_READ} {139};set_instance_parameter_value {router_003} {ST_DATA_W} {178};set_instance_parameter_value {router_003} {ST_CHANNEL_W} {2};set_instance_parameter_value {router_003} {DECODER_TYPE} {1};set_instance_parameter_value {router_003} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_003} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_003} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_003} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(177:175) response_status(174:173) cache(172:169) protection(168:166) thread_id(165) dest_id(164) src_id(163) qos(162) begin_burst(161) data_sideband(160) addr_sideband(159) burst_type(158:157) burst_size(156:154) burstwrap(153) byte_cnt(152:142) trans_exclusive(141) trans_lock(140) trans_read(139) trans_write(138) trans_posted(137) trans_compressed_read(136) addr(135:72) byteen(71:64) data(63:0)};set_instance_parameter_value {router_003} {MEMORY_ALIASING_DECODE} {0};add_instance {dma_DDR_M_mm_read_limiter} {altera_merlin_traffic_limiter};set_instance_parameter_value {dma_DDR_M_mm_read_limiter} {PKT_DEST_ID_H} {164};set_instance_parameter_value {dma_DDR_M_mm_read_limiter} {PKT_DEST_ID_L} {164};set_instance_parameter_value {dma_DDR_M_mm_read_limiter} {PKT_SRC_ID_H} {163};set_instance_parameter_value {dma_DDR_M_mm_read_limiter} {PKT_SRC_ID_L} {163};set_instance_parameter_value {dma_DDR_M_mm_read_limiter} {PKT_BYTE_CNT_H} {152};set_instance_parameter_value {dma_DDR_M_mm_read_limiter} {PKT_BYTE_CNT_L} {142};set_instance_parameter_value {dma_DDR_M_mm_read_limiter} {PKT_BYTEEN_H} {71};set_instance_parameter_value {dma_DDR_M_mm_read_limiter} {PKT_BYTEEN_L} {64};set_instance_parameter_value {dma_DDR_M_mm_read_limiter} {PKT_TRANS_POSTED} {137};set_instance_parameter_value {dma_DDR_M_mm_read_limiter} {PKT_TRANS_WRITE} {138};set_instance_parameter_value {dma_DDR_M_mm_read_limiter} {PKT_THREAD_ID_H} {165};set_instance_parameter_value {dma_DDR_M_mm_read_limiter} {PKT_THREAD_ID_L} {165};set_instance_parameter_value {dma_DDR_M_mm_read_limiter} {MAX_BURST_LENGTH} {16};set_instance_parameter_value {dma_DDR_M_mm_read_limiter} {MAX_OUTSTANDING_RESPONSES} {16};set_instance_parameter_value {dma_DDR_M_mm_read_limiter} {PIPELINED} {0};set_instance_parameter_value {dma_DDR_M_mm_read_limiter} {ST_DATA_W} {178};set_instance_parameter_value {dma_DDR_M_mm_read_limiter} {ST_CHANNEL_W} {2};set_instance_parameter_value {dma_DDR_M_mm_read_limiter} {VALID_WIDTH} {2};set_instance_parameter_value {dma_DDR_M_mm_read_limiter} {ENFORCE_ORDER} {1};set_instance_parameter_value {dma_DDR_M_mm_read_limiter} {PREVENT_HAZARDS} {0};set_instance_parameter_value {dma_DDR_M_mm_read_limiter} {SUPPORTS_POSTED_WRITES} {1};set_instance_parameter_value {dma_DDR_M_mm_read_limiter} {SUPPORTS_NONPOSTED_WRITES} {0};set_instance_parameter_value {dma_DDR_M_mm_read_limiter} {MERLIN_PACKET_FORMAT} {ori_burst_size(177:175) response_status(174:173) cache(172:169) protection(168:166) thread_id(165) dest_id(164) src_id(163) qos(162) begin_burst(161) data_sideband(160) addr_sideband(159) burst_type(158:157) burst_size(156:154) burstwrap(153) byte_cnt(152:142) trans_exclusive(141) trans_lock(140) trans_read(139) trans_write(138) trans_posted(137) trans_compressed_read(136) addr(135:72) byteen(71:64) data(63:0)};set_instance_parameter_value {dma_DDR_M_mm_read_limiter} {REORDER} {0};add_instance {cmd_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux} {ST_DATA_W} {178};set_instance_parameter_value {cmd_demux} {ST_CHANNEL_W} {2};set_instance_parameter_value {cmd_demux} {NUM_OUTPUTS} {2};set_instance_parameter_value {cmd_demux} {VALID_WIDTH} {2};set_instance_parameter_value {cmd_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(177:175) response_status(174:173) cache(172:169) protection(168:166) thread_id(165) dest_id(164) src_id(163) qos(162) begin_burst(161) data_sideband(160) addr_sideband(159) burst_type(158:157) burst_size(156:154) burstwrap(153) byte_cnt(152:142) trans_exclusive(141) trans_lock(140) trans_read(139) trans_write(138) trans_posted(137) trans_compressed_read(136) addr(135:72) byteen(71:64) data(63:0)};add_instance {cmd_demux_001} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux_001} {ST_DATA_W} {178};set_instance_parameter_value {cmd_demux_001} {ST_CHANNEL_W} {2};set_instance_parameter_value {cmd_demux_001} {NUM_OUTPUTS} {1};set_instance_parameter_value {cmd_demux_001} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(177:175) response_status(174:173) cache(172:169) protection(168:166) thread_id(165) dest_id(164) src_id(163) qos(162) begin_burst(161) data_sideband(160) addr_sideband(159) burst_type(158:157) burst_size(156:154) burstwrap(153) byte_cnt(152:142) trans_exclusive(141) trans_lock(140) trans_read(139) trans_write(138) trans_posted(137) trans_compressed_read(136) addr(135:72) byteen(71:64) data(63:0)};add_instance {cmd_mux} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux} {ST_DATA_W} {178};set_instance_parameter_value {cmd_mux} {ST_CHANNEL_W} {2};set_instance_parameter_value {cmd_mux} {NUM_INPUTS} {2};set_instance_parameter_value {cmd_mux} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux} {PKT_TRANS_LOCK} {140};set_instance_parameter_value {cmd_mux} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {cmd_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(177:175) response_status(174:173) cache(172:169) protection(168:166) thread_id(165) dest_id(164) src_id(163) qos(162) begin_burst(161) data_sideband(160) addr_sideband(159) burst_type(158:157) burst_size(156:154) burstwrap(153) byte_cnt(152:142) trans_exclusive(141) trans_lock(140) trans_read(139) trans_write(138) trans_posted(137) trans_compressed_read(136) addr(135:72) byteen(71:64) data(63:0)};add_instance {cmd_mux_001} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_001} {ST_DATA_W} {178};set_instance_parameter_value {cmd_mux_001} {ST_CHANNEL_W} {2};set_instance_parameter_value {cmd_mux_001} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_001} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_001} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_001} {PKT_TRANS_LOCK} {140};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(177:175) response_status(174:173) cache(172:169) protection(168:166) thread_id(165) dest_id(164) src_id(163) qos(162) begin_burst(161) data_sideband(160) addr_sideband(159) burst_type(158:157) burst_size(156:154) burstwrap(153) byte_cnt(152:142) trans_exclusive(141) trans_lock(140) trans_read(139) trans_write(138) trans_posted(137) trans_compressed_read(136) addr(135:72) byteen(71:64) data(63:0)};add_instance {rsp_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux} {ST_DATA_W} {178};set_instance_parameter_value {rsp_demux} {ST_CHANNEL_W} {2};set_instance_parameter_value {rsp_demux} {NUM_OUTPUTS} {2};set_instance_parameter_value {rsp_demux} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(177:175) response_status(174:173) cache(172:169) protection(168:166) thread_id(165) dest_id(164) src_id(163) qos(162) begin_burst(161) data_sideband(160) addr_sideband(159) burst_type(158:157) burst_size(156:154) burstwrap(153) byte_cnt(152:142) trans_exclusive(141) trans_lock(140) trans_read(139) trans_write(138) trans_posted(137) trans_compressed_read(136) addr(135:72) byteen(71:64) data(63:0)};add_instance {rsp_demux_001} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_001} {ST_DATA_W} {178};set_instance_parameter_value {rsp_demux_001} {ST_CHANNEL_W} {2};set_instance_parameter_value {rsp_demux_001} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_001} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(177:175) response_status(174:173) cache(172:169) protection(168:166) thread_id(165) dest_id(164) src_id(163) qos(162) begin_burst(161) data_sideband(160) addr_sideband(159) burst_type(158:157) burst_size(156:154) burstwrap(153) byte_cnt(152:142) trans_exclusive(141) trans_lock(140) trans_read(139) trans_write(138) trans_posted(137) trans_compressed_read(136) addr(135:72) byteen(71:64) data(63:0)};add_instance {rsp_mux} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux} {ST_DATA_W} {178};set_instance_parameter_value {rsp_mux} {ST_CHANNEL_W} {2};set_instance_parameter_value {rsp_mux} {NUM_INPUTS} {2};set_instance_parameter_value {rsp_mux} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux} {PKT_TRANS_LOCK} {140};set_instance_parameter_value {rsp_mux} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {rsp_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(177:175) response_status(174:173) cache(172:169) protection(168:166) thread_id(165) dest_id(164) src_id(163) qos(162) begin_burst(161) data_sideband(160) addr_sideband(159) burst_type(158:157) burst_size(156:154) burstwrap(153) byte_cnt(152:142) trans_exclusive(141) trans_lock(140) trans_read(139) trans_write(138) trans_posted(137) trans_compressed_read(136) addr(135:72) byteen(71:64) data(63:0)};add_instance {rsp_mux_001} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux_001} {ST_DATA_W} {178};set_instance_parameter_value {rsp_mux_001} {ST_CHANNEL_W} {2};set_instance_parameter_value {rsp_mux_001} {NUM_INPUTS} {1};set_instance_parameter_value {rsp_mux_001} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux_001} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux_001} {PKT_TRANS_LOCK} {140};set_instance_parameter_value {rsp_mux_001} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux_001} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {rsp_mux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(177:175) response_status(174:173) cache(172:169) protection(168:166) thread_id(165) dest_id(164) src_id(163) qos(162) begin_burst(161) data_sideband(160) addr_sideband(159) burst_type(158:157) burst_size(156:154) burstwrap(153) byte_cnt(152:142) trans_exclusive(141) trans_lock(140) trans_read(139) trans_write(138) trans_posted(137) trans_compressed_read(136) addr(135:72) byteen(71:64) data(63:0)};add_instance {dma_DDR_M_reset_n_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {dma_DDR_M_reset_n_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {dma_DDR_M_reset_n_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {dma_DDR_M_reset_n_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {dma_DDR_M_reset_n_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {clk_100_clk_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {clk_100_clk_clock_bridge} {EXPLICIT_CLOCK_RATE} {100000000};set_instance_parameter_value {clk_100_clk_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_connection {dma_DDR_M_mm_read_translator.avalon_universal_master_0} {dma_DDR_M_mm_read_agent.av} {avalon};set_connection_parameter_value {dma_DDR_M_mm_read_translator.avalon_universal_master_0/dma_DDR_M_mm_read_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {dma_DDR_M_mm_read_translator.avalon_universal_master_0/dma_DDR_M_mm_read_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {dma_DDR_M_mm_read_translator.avalon_universal_master_0/dma_DDR_M_mm_read_agent.av} {defaultConnection} {false};add_connection {dma_DDR_M_mm_write_translator.avalon_universal_master_0} {dma_DDR_M_mm_write_agent.av} {avalon};set_connection_parameter_value {dma_DDR_M_mm_write_translator.avalon_universal_master_0/dma_DDR_M_mm_write_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {dma_DDR_M_mm_write_translator.avalon_universal_master_0/dma_DDR_M_mm_write_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {dma_DDR_M_mm_write_translator.avalon_universal_master_0/dma_DDR_M_mm_write_agent.av} {defaultConnection} {false};add_connection {rsp_mux_001.src} {dma_DDR_M_mm_write_agent.rp} {avalon_streaming};preview_set_connection_tag {rsp_mux_001.src/dma_DDR_M_mm_write_agent.rp} {qsys_mm.response};add_connection {Communication_Module_A_avalon_mm_data_slave_agent.m0} {Communication_Module_A_avalon_mm_data_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {Communication_Module_A_avalon_mm_data_slave_agent.m0/Communication_Module_A_avalon_mm_data_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {Communication_Module_A_avalon_mm_data_slave_agent.m0/Communication_Module_A_avalon_mm_data_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {Communication_Module_A_avalon_mm_data_slave_agent.m0/Communication_Module_A_avalon_mm_data_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {Communication_Module_A_avalon_mm_data_slave_agent.rf_source} {Communication_Module_A_avalon_mm_data_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {Communication_Module_A_avalon_mm_data_slave_agent_rsp_fifo.out} {Communication_Module_A_avalon_mm_data_slave_agent.rf_sink} {avalon_streaming};add_connection {Communication_Module_A_avalon_mm_data_slave_agent.rdata_fifo_src} {Communication_Module_A_avalon_mm_data_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux.src} {Communication_Module_A_avalon_mm_data_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux.src/Communication_Module_A_avalon_mm_data_slave_agent.cp} {qsys_mm.command};add_connection {Pattern_Generator_A_avalon_mm_data_slave_agent.m0} {Pattern_Generator_A_avalon_mm_data_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {Pattern_Generator_A_avalon_mm_data_slave_agent.m0/Pattern_Generator_A_avalon_mm_data_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {Pattern_Generator_A_avalon_mm_data_slave_agent.m0/Pattern_Generator_A_avalon_mm_data_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {Pattern_Generator_A_avalon_mm_data_slave_agent.m0/Pattern_Generator_A_avalon_mm_data_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {Pattern_Generator_A_avalon_mm_data_slave_agent.rf_source} {Pattern_Generator_A_avalon_mm_data_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {Pattern_Generator_A_avalon_mm_data_slave_agent_rsp_fifo.out} {Pattern_Generator_A_avalon_mm_data_slave_agent.rf_sink} {avalon_streaming};add_connection {Pattern_Generator_A_avalon_mm_data_slave_agent.rdata_fifo_src} {Pattern_Generator_A_avalon_mm_data_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_001.src} {Pattern_Generator_A_avalon_mm_data_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_001.src/Pattern_Generator_A_avalon_mm_data_slave_agent.cp} {qsys_mm.command};add_connection {dma_DDR_M_mm_read_agent.cp} {router.sink} {avalon_streaming};preview_set_connection_tag {dma_DDR_M_mm_read_agent.cp/router.sink} {qsys_mm.command};add_connection {dma_DDR_M_mm_write_agent.cp} {router_001.sink} {avalon_streaming};preview_set_connection_tag {dma_DDR_M_mm_write_agent.cp/router_001.sink} {qsys_mm.command};add_connection {router_001.src} {cmd_demux_001.sink} {avalon_streaming};preview_set_connection_tag {router_001.src/cmd_demux_001.sink} {qsys_mm.command};add_connection {Communication_Module_A_avalon_mm_data_slave_agent.rp} {router_002.sink} {avalon_streaming};preview_set_connection_tag {Communication_Module_A_avalon_mm_data_slave_agent.rp/router_002.sink} {qsys_mm.response};add_connection {router_002.src} {rsp_demux.sink} {avalon_streaming};preview_set_connection_tag {router_002.src/rsp_demux.sink} {qsys_mm.response};add_connection {Pattern_Generator_A_avalon_mm_data_slave_agent.rp} {router_003.sink} {avalon_streaming};preview_set_connection_tag {Pattern_Generator_A_avalon_mm_data_slave_agent.rp/router_003.sink} {qsys_mm.response};add_connection {router_003.src} {rsp_demux_001.sink} {avalon_streaming};preview_set_connection_tag {router_003.src/rsp_demux_001.sink} {qsys_mm.response};add_connection {router.src} {dma_DDR_M_mm_read_limiter.cmd_sink} {avalon_streaming};preview_set_connection_tag {router.src/dma_DDR_M_mm_read_limiter.cmd_sink} {qsys_mm.command};add_connection {dma_DDR_M_mm_read_limiter.cmd_src} {cmd_demux.sink} {avalon_streaming};preview_set_connection_tag {dma_DDR_M_mm_read_limiter.cmd_src/cmd_demux.sink} {qsys_mm.command};add_connection {rsp_mux.src} {dma_DDR_M_mm_read_limiter.rsp_sink} {avalon_streaming};preview_set_connection_tag {rsp_mux.src/dma_DDR_M_mm_read_limiter.rsp_sink} {qsys_mm.response};add_connection {dma_DDR_M_mm_read_limiter.rsp_src} {dma_DDR_M_mm_read_agent.rp} {avalon_streaming};preview_set_connection_tag {dma_DDR_M_mm_read_limiter.rsp_src/dma_DDR_M_mm_read_agent.rp} {qsys_mm.response};add_connection {cmd_demux.src0} {cmd_mux.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.command};add_connection {cmd_demux.src1} {cmd_mux_001.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src1/cmd_mux_001.sink0} {qsys_mm.command};add_connection {cmd_demux_001.src0} {cmd_mux.sink1} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src0/cmd_mux.sink1} {qsys_mm.command};add_connection {rsp_demux.src0} {rsp_mux.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.response};add_connection {rsp_demux.src1} {rsp_mux_001.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux.src1/rsp_mux_001.sink0} {qsys_mm.response};add_connection {rsp_demux_001.src0} {rsp_mux.sink1} {avalon_streaming};preview_set_connection_tag {rsp_demux_001.src0/rsp_mux.sink1} {qsys_mm.response};add_connection {dma_DDR_M_mm_read_limiter.cmd_valid} {cmd_demux.sink_valid} {avalon_streaming};add_connection {dma_DDR_M_reset_n_reset_bridge.out_reset} {dma_DDR_M_mm_read_translator.reset} {reset};add_connection {dma_DDR_M_reset_n_reset_bridge.out_reset} {dma_DDR_M_mm_write_translator.reset} {reset};add_connection {dma_DDR_M_reset_n_reset_bridge.out_reset} {Communication_Module_A_avalon_mm_data_slave_translator.reset} {reset};add_connection {dma_DDR_M_reset_n_reset_bridge.out_reset} {Pattern_Generator_A_avalon_mm_data_slave_translator.reset} {reset};add_connection {dma_DDR_M_reset_n_reset_bridge.out_reset} {dma_DDR_M_mm_read_agent.clk_reset} {reset};add_connection {dma_DDR_M_reset_n_reset_bridge.out_reset} {dma_DDR_M_mm_write_agent.clk_reset} {reset};add_connection {dma_DDR_M_reset_n_reset_bridge.out_reset} {Communication_Module_A_avalon_mm_data_slave_agent.clk_reset} {reset};add_connection {dma_DDR_M_reset_n_reset_bridge.out_reset} {Communication_Module_A_avalon_mm_data_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {dma_DDR_M_reset_n_reset_bridge.out_reset} {Pattern_Generator_A_avalon_mm_data_slave_agent.clk_reset} {reset};add_connection {dma_DDR_M_reset_n_reset_bridge.out_reset} {Pattern_Generator_A_avalon_mm_data_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {dma_DDR_M_reset_n_reset_bridge.out_reset} {router.clk_reset} {reset};add_connection {dma_DDR_M_reset_n_reset_bridge.out_reset} {router_001.clk_reset} {reset};add_connection {dma_DDR_M_reset_n_reset_bridge.out_reset} {router_002.clk_reset} {reset};add_connection {dma_DDR_M_reset_n_reset_bridge.out_reset} {router_003.clk_reset} {reset};add_connection {dma_DDR_M_reset_n_reset_bridge.out_reset} {dma_DDR_M_mm_read_limiter.clk_reset} {reset};add_connection {dma_DDR_M_reset_n_reset_bridge.out_reset} {cmd_demux.clk_reset} {reset};add_connection {dma_DDR_M_reset_n_reset_bridge.out_reset} {cmd_demux_001.clk_reset} {reset};add_connection {dma_DDR_M_reset_n_reset_bridge.out_reset} {cmd_mux.clk_reset} {reset};add_connection {dma_DDR_M_reset_n_reset_bridge.out_reset} {cmd_mux_001.clk_reset} {reset};add_connection {dma_DDR_M_reset_n_reset_bridge.out_reset} {rsp_demux.clk_reset} {reset};add_connection {dma_DDR_M_reset_n_reset_bridge.out_reset} {rsp_demux_001.clk_reset} {reset};add_connection {dma_DDR_M_reset_n_reset_bridge.out_reset} {rsp_mux.clk_reset} {reset};add_connection {dma_DDR_M_reset_n_reset_bridge.out_reset} {rsp_mux_001.clk_reset} {reset};add_connection {clk_100_clk_clock_bridge.out_clk} {dma_DDR_M_mm_read_translator.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {dma_DDR_M_mm_write_translator.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {Communication_Module_A_avalon_mm_data_slave_translator.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {Pattern_Generator_A_avalon_mm_data_slave_translator.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {dma_DDR_M_mm_read_agent.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {dma_DDR_M_mm_write_agent.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {Communication_Module_A_avalon_mm_data_slave_agent.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {Communication_Module_A_avalon_mm_data_slave_agent_rsp_fifo.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {Pattern_Generator_A_avalon_mm_data_slave_agent.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {Pattern_Generator_A_avalon_mm_data_slave_agent_rsp_fifo.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {router.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {router_001.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {router_002.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {router_003.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {dma_DDR_M_mm_read_limiter.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {cmd_demux.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {rsp_mux.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {cmd_demux_001.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {rsp_mux_001.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {cmd_mux.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {rsp_demux.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {cmd_mux_001.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {rsp_demux_001.clk} {clock};add_connection {clk_100_clk_clock_bridge.out_clk} {dma_DDR_M_reset_n_reset_bridge.clk} {clock};add_interface {clk_100_clk} {clock} {slave};set_interface_property {clk_100_clk} {EXPORT_OF} {clk_100_clk_clock_bridge.in_clk};add_interface {dma_DDR_M_reset_n_reset_bridge_in_reset} {reset} {slave};set_interface_property {dma_DDR_M_reset_n_reset_bridge_in_reset} {EXPORT_OF} {dma_DDR_M_reset_n_reset_bridge.in_reset};add_interface {dma_DDR_M_mm_read} {avalon} {slave};set_interface_property {dma_DDR_M_mm_read} {EXPORT_OF} {dma_DDR_M_mm_read_translator.avalon_anti_master_0};add_interface {dma_DDR_M_mm_write} {avalon} {slave};set_interface_property {dma_DDR_M_mm_write} {EXPORT_OF} {dma_DDR_M_mm_write_translator.avalon_anti_master_0};add_interface {Communication_Module_A_avalon_mm_data_slave} {avalon} {master};set_interface_property {Communication_Module_A_avalon_mm_data_slave} {EXPORT_OF} {Communication_Module_A_avalon_mm_data_slave_translator.avalon_anti_slave_0};add_interface {Pattern_Generator_A_avalon_mm_data_slave} {avalon} {master};set_interface_property {Pattern_Generator_A_avalon_mm_data_slave} {EXPORT_OF} {Pattern_Generator_A_avalon_mm_data_slave_translator.avalon_anti_slave_0};set_module_assignment {interconnect_id.Communication_Module_A.avalon_mm_data_slave} {0};set_module_assignment {interconnect_id.Pattern_Generator_A.avalon_mm_data_slave} {1};set_module_assignment {interconnect_id.dma_DDR_M.mm_read} {0};set_module_assignment {interconnect_id.dma_DDR_M.mm_write} {1};" />
  <generatedFiles>
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/MebX_Qsys_Project_Burst_mm_interconnect_2.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/altera_merlin_master_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/altera_merlin_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/altera_merlin_master_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/altera_merlin_slave_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/MebX_Qsys_Project_Burst_mm_interconnect_2_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/MebX_Qsys_Project_Burst_mm_interconnect_2_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/MebX_Qsys_Project_Burst_mm_interconnect_2_router_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/MebX_Qsys_Project_Burst_mm_interconnect_2_router_003.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/altera_merlin_traffic_limiter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/altera_merlin_reorder_memory.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/MebX_Qsys_Project_Burst_mm_interconnect_2_cmd_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/MebX_Qsys_Project_Burst_mm_interconnect_2_cmd_demux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/MebX_Qsys_Project_Burst_mm_interconnect_2_cmd_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/MebX_Qsys_Project_Burst_mm_interconnect_2_cmd_mux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/MebX_Qsys_Project_Burst_mm_interconnect_2_rsp_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/MebX_Qsys_Project_Burst_mm_interconnect_2_rsp_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/MebX_Qsys_Project_Burst_mm_interconnect_2_rsp_mux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/MebX_Qsys_Project_Burst_mm_interconnect_2_avalon_st_adapter.v"
       type="VERILOG" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/MebX_Qsys_Project_Burst_mm_interconnect_2_avalon_st_adapter_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_traffic_limiter/altera_merlin_traffic_limiter_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="MebX_Qsys_Project_Burst" as="mm_interconnect_2" />
  <messages>
   <message level="Debug" culprit="MebX_Qsys_Project_Burst">queue size: 120 starting:altera_mm_interconnect "submodules/MebX_Qsys_Project_Burst_mm_interconnect_2"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>25</b> modules, <b>78</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>25</b> modules, <b>78</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>25</b> modules, <b>78</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>25</b> modules, <b>78</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>25</b> modules, <b>78</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter.error_adapter_0">Timing: ELA:1/0.004s</message>
   <message level="Debug" culprit="avalon_st_adapter">Timing: COM:3/0.007s/0.008s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_001">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_001.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.error_adapter_0">Timing: ELA:1/0.004s</message>
   <message level="Debug" culprit="avalon_st_adapter_001">Timing: COM:3/0.008s/0.009s</message>
   <message
       level="Debug"
       culprit="com_altera_sopcmodel_transforms_avalonst_AvalonStreamingTransform"><![CDATA[After transform: <b>27</b> modules, <b>84</b> connections]]></message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_router</b> "<b>submodules/MebX_Qsys_Project_Burst_mm_interconnect_2_router</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_router</b> "<b>submodules/MebX_Qsys_Project_Burst_mm_interconnect_2_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_router</b> "<b>submodules/MebX_Qsys_Project_Burst_mm_interconnect_2_router_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_router</b> "<b>submodules/MebX_Qsys_Project_Burst_mm_interconnect_2_router_003</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_traffic_limiter</b> "<b>submodules/altera_merlin_traffic_limiter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/MebX_Qsys_Project_Burst_mm_interconnect_2_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/MebX_Qsys_Project_Burst_mm_interconnect_2_cmd_demux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/MebX_Qsys_Project_Burst_mm_interconnect_2_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/MebX_Qsys_Project_Burst_mm_interconnect_2_cmd_mux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/MebX_Qsys_Project_Burst_mm_interconnect_2_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/MebX_Qsys_Project_Burst_mm_interconnect_2_cmd_demux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/MebX_Qsys_Project_Burst_mm_interconnect_2_rsp_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/MebX_Qsys_Project_Burst_mm_interconnect_2_rsp_mux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/MebX_Qsys_Project_Burst_mm_interconnect_2_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/MebX_Qsys_Project_Burst_mm_interconnect_2_avalon_st_adapter</b>"]]></message>
   <message level="Info" culprit="mm_interconnect_2"><![CDATA["<b>MebX_Qsys_Project_Burst</b>" instantiated <b>altera_mm_interconnect</b> "<b>mm_interconnect_2</b>"]]></message>
   <message level="Debug" culprit="MebX_Qsys_Project_Burst">queue size: 130 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="nios2_gen2_0_data_master_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>nios2_gen2_0_data_master_translator</b>"]]></message>
   <message level="Debug" culprit="MebX_Qsys_Project_Burst">queue size: 128 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="jtag_uart_0_avalon_jtag_slave_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>jtag_uart_0_avalon_jtag_slave_translator</b>"]]></message>
   <message level="Debug" culprit="MebX_Qsys_Project_Burst">queue size: 118 starting:altera_merlin_master_agent "submodules/altera_merlin_master_agent"</message>
   <message level="Info" culprit="nios2_gen2_0_data_master_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_agent</b> "<b>nios2_gen2_0_data_master_agent</b>"]]></message>
   <message level="Debug" culprit="MebX_Qsys_Project_Burst">queue size: 116 starting:altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"</message>
   <message level="Info" culprit="jtag_uart_0_avalon_jtag_slave_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_agent</b> "<b>jtag_uart_0_avalon_jtag_slave_agent</b>"]]></message>
   <message level="Debug" culprit="MebX_Qsys_Project_Burst">queue size: 115 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo</b>"]]></message>
   <message level="Debug" culprit="MebX_Qsys_Project_Burst">queue size: 16 starting:altera_merlin_router "submodules/MebX_Qsys_Project_Burst_mm_interconnect_2_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_2</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
   <message level="Debug" culprit="MebX_Qsys_Project_Burst">queue size: 15 starting:altera_merlin_router "submodules/MebX_Qsys_Project_Burst_mm_interconnect_2_router_001"</message>
   <message level="Info" culprit="router_001"><![CDATA["<b>mm_interconnect_2</b>" instantiated <b>altera_merlin_router</b> "<b>router_001</b>"]]></message>
   <message level="Debug" culprit="MebX_Qsys_Project_Burst">queue size: 14 starting:altera_merlin_router "submodules/MebX_Qsys_Project_Burst_mm_interconnect_2_router_002"</message>
   <message level="Info" culprit="router_002"><![CDATA["<b>mm_interconnect_2</b>" instantiated <b>altera_merlin_router</b> "<b>router_002</b>"]]></message>
   <message level="Debug" culprit="MebX_Qsys_Project_Burst">queue size: 13 starting:altera_merlin_router "submodules/MebX_Qsys_Project_Burst_mm_interconnect_2_router_003"</message>
   <message level="Info" culprit="router_003"><![CDATA["<b>mm_interconnect_2</b>" instantiated <b>altera_merlin_router</b> "<b>router_003</b>"]]></message>
   <message level="Debug" culprit="MebX_Qsys_Project_Burst">queue size: 83 starting:altera_merlin_traffic_limiter "submodules/altera_merlin_traffic_limiter"</message>
   <message level="Info" culprit="nios2_gen2_0_instruction_master_limiter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_traffic_limiter</b> "<b>nios2_gen2_0_instruction_master_limiter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/altera_avalon_sc_fifo.v</b>]]></message>
   <message level="Debug" culprit="MebX_Qsys_Project_Burst">queue size: 11 starting:altera_merlin_demultiplexer "submodules/MebX_Qsys_Project_Burst_mm_interconnect_2_cmd_demux"</message>
   <message level="Info" culprit="cmd_demux"><![CDATA["<b>mm_interconnect_2</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"]]></message>
   <message level="Debug" culprit="MebX_Qsys_Project_Burst">queue size: 10 starting:altera_merlin_demultiplexer "submodules/MebX_Qsys_Project_Burst_mm_interconnect_2_cmd_demux_001"</message>
   <message level="Info" culprit="cmd_demux_001"><![CDATA["<b>mm_interconnect_2</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux_001</b>"]]></message>
   <message level="Debug" culprit="MebX_Qsys_Project_Burst">queue size: 9 starting:altera_merlin_multiplexer "submodules/MebX_Qsys_Project_Burst_mm_interconnect_2_cmd_mux"</message>
   <message level="Info" culprit="cmd_mux"><![CDATA["<b>mm_interconnect_2</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="MebX_Qsys_Project_Burst">queue size: 8 starting:altera_merlin_multiplexer "submodules/MebX_Qsys_Project_Burst_mm_interconnect_2_cmd_mux_001"</message>
   <message level="Info" culprit="cmd_mux_001"><![CDATA["<b>mm_interconnect_2</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux_001</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="MebX_Qsys_Project_Burst">queue size: 7 starting:altera_merlin_demultiplexer "submodules/MebX_Qsys_Project_Burst_mm_interconnect_2_rsp_demux"</message>
   <message level="Info" culprit="rsp_demux"><![CDATA["<b>mm_interconnect_2</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux</b>"]]></message>
   <message level="Debug" culprit="MebX_Qsys_Project_Burst">queue size: 5 starting:altera_merlin_multiplexer "submodules/MebX_Qsys_Project_Burst_mm_interconnect_2_rsp_mux"</message>
   <message level="Info" culprit="rsp_mux"><![CDATA["<b>mm_interconnect_2</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="MebX_Qsys_Project_Burst">queue size: 4 starting:altera_merlin_multiplexer "submodules/MebX_Qsys_Project_Burst_mm_interconnect_2_rsp_mux_001"</message>
   <message level="Info" culprit="rsp_mux_001"><![CDATA["<b>mm_interconnect_2</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux_001</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="MebX_Qsys_Project_Burst">queue size: 3 starting:altera_avalon_st_adapter "submodules/MebX_Qsys_Project_Burst_mm_interconnect_2_avalon_st_adapter"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter"><![CDATA["<b>avalon_st_adapter</b>" reuses <b>error_adapter</b> "<b>submodules/MebX_Qsys_Project_Burst_mm_interconnect_2_avalon_st_adapter_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter"><![CDATA["<b>mm_interconnect_2</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="MebX_Qsys_Project_Burst">queue size: 0 starting:error_adapter "submodules/MebX_Qsys_Project_Burst_mm_interconnect_2_avalon_st_adapter_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_irq_mapper:16.1:AUTO_DEVICE_FAMILY=Stratix IV,IRQ_MAP=0:7,1:8,2:2,3:3,4:4,NUM_RCVRS=5,SENDER_IRQ_WIDTH=32"
   instancePathKey="MebX_Qsys_Project_Burst:.:irq_mapper"
   kind="altera_irq_mapper"
   version="16.1"
   name="MebX_Qsys_Project_Burst_irq_mapper">
  <parameter name="NUM_RCVRS" value="5" />
  <parameter name="IRQ_MAP" value="0:7,1:8,2:2,3:3,4:4" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Stratix IV" />
  <parameter name="SENDER_IRQ_WIDTH" value="32" />
  <generatedFiles>
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/MebX_Qsys_Project_Burst_irq_mapper.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_irq_mapper/altera_irq_mapper_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="MebX_Qsys_Project_Burst" as="irq_mapper" />
  <messages>
   <message level="Debug" culprit="MebX_Qsys_Project_Burst">queue size: 144 starting:altera_irq_mapper "submodules/MebX_Qsys_Project_Burst_irq_mapper"</message>
   <message level="Info" culprit="irq_mapper"><![CDATA["<b>MebX_Qsys_Project_Burst</b>" instantiated <b>altera_irq_mapper</b> "<b>irq_mapper</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_irq_clock_crosser:16.1:AUTO_RECEIVER_INTERRUPTS_USED=-1,IRQ_WIDTH=1"
   instancePathKey="MebX_Qsys_Project_Burst:.:irq_synchronizer"
   kind="altera_irq_clock_crosser"
   version="16.1"
   name="altera_irq_clock_crosser">
  <parameter name="IRQ_WIDTH" value="1" />
  <parameter name="AUTO_RECEIVER_INTERRUPTS_USED" value="-1" />
  <generatedFiles>
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/altera_irq_clock_crosser.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_irq_clock_crosser/altera_irq_clock_crosser_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="MebX_Qsys_Project_Burst"
     as="irq_synchronizer,irq_synchronizer_001" />
  <messages>
   <message level="Debug" culprit="MebX_Qsys_Project_Burst">queue size: 143 starting:altera_irq_clock_crosser "submodules/altera_irq_clock_crosser"</message>
   <message level="Info" culprit="irq_synchronizer"><![CDATA["<b>MebX_Qsys_Project_Burst</b>" instantiated <b>altera_irq_clock_crosser</b> "<b>irq_synchronizer</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_reset_controller:16.1:ADAPT_RESET_REQUEST=0,MIN_RST_ASSERTION_TIME=3,NUM_RESET_INPUTS=1,OUTPUT_RESET_SYNC_EDGES=deassert,RESET_REQUEST_PRESENT=1,RESET_REQ_EARLY_DSRT_TIME=1,RESET_REQ_WAIT_TIME=1,SYNC_DEPTH=2,USE_RESET_REQUEST_IN0=0,USE_RESET_REQUEST_IN1=0,USE_RESET_REQUEST_IN10=0,USE_RESET_REQUEST_IN11=0,USE_RESET_REQUEST_IN12=0,USE_RESET_REQUEST_IN13=0,USE_RESET_REQUEST_IN14=0,USE_RESET_REQUEST_IN15=0,USE_RESET_REQUEST_IN2=0,USE_RESET_REQUEST_IN3=0,USE_RESET_REQUEST_IN4=0,USE_RESET_REQUEST_IN5=0,USE_RESET_REQUEST_IN6=0,USE_RESET_REQUEST_IN7=0,USE_RESET_REQUEST_IN8=0,USE_RESET_REQUEST_IN9=0,USE_RESET_REQUEST_INPUT=0"
   instancePathKey="MebX_Qsys_Project_Burst:.:rst_controller"
   kind="altera_reset_controller"
   version="16.1"
   name="altera_reset_controller">
  <generatedFiles>
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/altera_reset_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/altera_reset_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/altera_reset_controller.sdc"
       type="SDC"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="MebX_Qsys_Project_Burst"
     as="rst_controller,rst_controller_001,rst_controller_002,rst_controller_003,rst_controller,rst_controller_001,rst_controller_002" />
  <messages>
   <message level="Debug" culprit="MebX_Qsys_Project_Burst">queue size: 141 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>MebX_Qsys_Project_Burst</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="modular_sgdma_dispatcher:16.1:BURST_ENABLE=1,BURST_WRAPPING_SUPPORT=0,CSR_ADDRESS_WIDTH=3,DATA_FIFO_DEPTH=64,DATA_WIDTH=64,DESCRIPTOR_BYTEENABLE_WIDTH=32,DESCRIPTOR_FIFO_DEPTH=32,DESCRIPTOR_INTERFACE=0,DESCRIPTOR_WIDTH=256,ENHANCED_FEATURES=1,GUI_RESPONSE_PORT=2,MAX_BURST_COUNT=16,MAX_BYTE=67108864,MAX_STRIDE=1,MODE=0,PREFETCHER_USE_CASE=0,PROGRAMMABLE_BURST_ENABLE=0,RESPONSE_PORT=2,STRIDE_ENABLE=0,TRANSFER_TYPE=Aligned Accesses"
   instancePathKey="MebX_Qsys_Project_Burst:.:dma_DDR_M:.:dispatcher_internal"
   kind="modular_sgdma_dispatcher"
   version="16.1"
   name="dispatcher">
  <parameter name="GUI_RESPONSE_PORT" value="2" />
  <parameter name="MAX_STRIDE" value="1" />
  <parameter name="PREFETCHER_USE_CASE" value="0" />
  <parameter name="MODE" value="0" />
  <parameter name="DATA_FIFO_DEPTH" value="64" />
  <parameter name="STRIDE_ENABLE" value="0" />
  <parameter name="DESCRIPTOR_WIDTH" value="256" />
  <parameter name="DESCRIPTOR_INTERFACE" value="0" />
  <parameter name="DESCRIPTOR_FIFO_DEPTH" value="32" />
  <parameter name="RESPONSE_PORT" value="2" />
  <parameter name="ENHANCED_FEATURES" value="1" />
  <parameter name="CSR_ADDRESS_WIDTH" value="3" />
  <parameter name="BURST_ENABLE" value="1" />
  <parameter name="DATA_WIDTH" value="64" />
  <parameter name="BURST_WRAPPING_SUPPORT" value="0" />
  <parameter name="DESCRIPTOR_BYTEENABLE_WIDTH" value="32" />
  <parameter name="MAX_BYTE" value="67108864" />
  <parameter name="TRANSFER_TYPE" value="Aligned Accesses" />
  <parameter name="PROGRAMMABLE_BURST_ENABLE" value="0" />
  <parameter name="MAX_BURST_COUNT" value="16" />
  <generatedFiles>
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/dispatcher.v"
       type="VERILOG"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/descriptor_buffers.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/csr_block.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/response_block.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/fifo_with_byteenables.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/read_signal_breakout.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/write_signal_breakout.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga/16.1/ip/altera/altera_msgdma/dispatcher/dispatcher_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="MebX_Qsys_Project_Burst_dma_DDR_M"
     as="dispatcher_internal" />
  <messages>
   <message level="Debug" culprit="MebX_Qsys_Project_Burst">queue size: 134 starting:modular_sgdma_dispatcher "submodules/dispatcher"</message>
   <message level="Info" culprit="dispatcher_internal"><![CDATA["<b>dma_DDR_M</b>" instantiated <b>modular_sgdma_dispatcher</b> "<b>dispatcher_internal</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="dma_read_master:16.1:ADDRESS_WIDTH=64,AUTO_ADDRESS_WIDTH=30,BURST_ENABLE=1,BURST_WRAPPING_SUPPORT=0,BYTE_ENABLE_WIDTH=8,BYTE_ENABLE_WIDTH_LOG2=3,CHANNEL_ENABLE=0,CHANNEL_WIDTH=8,DATA_WIDTH=64,ERROR_ENABLE=0,ERROR_WIDTH=8,FIFO_DEPTH=64,FIFO_DEPTH_LOG2=6,FIFO_SPEED_OPTIMIZATION=1,FIX_ADDRESS_WIDTH=64,GUI_BURST_WRAPPING_SUPPORT=0,GUI_MAX_BURST_COUNT=16,GUI_PROGRAMMABLE_BURST_ENABLE=0,GUI_STRIDE_WIDTH=1,LENGTH_WIDTH=27,MAX_BURST_COUNT=16,MAX_BURST_COUNT_WIDTH=5,NUMBER_OF_SYMBOLS=8,NUMBER_OF_SYMBOLS_LOG2=3,ONLY_FULL_ACCESS_ENABLE=0,PACKET_ENABLE=0,PROGRAMMABLE_BURST_ENABLE=0,STRIDE_ENABLE=0,STRIDE_WIDTH=1,SYMBOL_WIDTH=8,TRANSFER_TYPE=Aligned Accesses,UNALIGNED_ACCESSES_ENABLE=0,USE_FIX_ADDRESS_WIDTH=1"
   instancePathKey="MebX_Qsys_Project_Burst:.:dma_DDR_M:.:read_mstr_internal"
   kind="dma_read_master"
   version="16.1"
   name="read_master">
  <parameter name="FIX_ADDRESS_WIDTH" value="64" />
  <generatedFiles>
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/read_master.v"
       type="VERILOG"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/MM_to_ST_Adapter.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/read_burst_control.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga/16.1/ip/altera/altera_msgdma/read_master/read_master_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="MebX_Qsys_Project_Burst_dma_DDR_M"
     as="read_mstr_internal" />
  <messages>
   <message level="Debug" culprit="MebX_Qsys_Project_Burst">queue size: 133 starting:dma_read_master "submodules/read_master"</message>
   <message level="Info" culprit="read_mstr_internal"><![CDATA["<b>dma_DDR_M</b>" instantiated <b>dma_read_master</b> "<b>read_mstr_internal</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="dma_write_master:16.1:ACTUAL_BYTES_TRANSFERRED_WIDTH=32,ADDRESS_WIDTH=64,AUTO_ADDRESS_WIDTH=30,BURST_ENABLE=1,BURST_WRAPPING_SUPPORT=0,BYTE_ENABLE_WIDTH=8,BYTE_ENABLE_WIDTH_LOG2=3,DATA_WIDTH=64,ERROR_ENABLE=0,ERROR_WIDTH=8,FIFO_DEPTH=64,FIFO_DEPTH_LOG2=6,FIFO_SPEED_OPTIMIZATION=1,FIX_ADDRESS_WIDTH=64,GUI_BURST_WRAPPING_SUPPORT=0,GUI_MAX_BURST_COUNT=16,GUI_PROGRAMMABLE_BURST_ENABLE=0,GUI_STRIDE_WIDTH=1,LENGTH_WIDTH=27,MAX_BURST_COUNT=16,MAX_BURST_COUNT_WIDTH=5,NUMBER_OF_SYMBOLS=8,NUMBER_OF_SYMBOLS_LOG2=3,ONLY_FULL_ACCESS_ENABLE=0,PACKET_ENABLE=0,PROGRAMMABLE_BURST_ENABLE=0,STRIDE_ENABLE=0,STRIDE_WIDTH=1,SYMBOL_WIDTH=8,TRANSFER_TYPE=Aligned Accesses,UNALIGNED_ACCESSES_ENABLE=0,USE_FIX_ADDRESS_WIDTH=1"
   instancePathKey="MebX_Qsys_Project_Burst:.:dma_DDR_M:.:write_mstr_internal"
   kind="dma_write_master"
   version="16.1"
   name="write_master">
  <parameter name="FIX_ADDRESS_WIDTH" value="64" />
  <generatedFiles>
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/write_master.v"
       type="VERILOG"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/byte_enable_generator.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/ST_to_MM_Adapter.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/write_burst_control.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga/16.1/ip/altera/altera_msgdma/write_master/write_master_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="MebX_Qsys_Project_Burst_dma_DDR_M"
     as="write_mstr_internal" />
  <messages>
   <message level="Debug" culprit="MebX_Qsys_Project_Burst">queue size: 132 starting:dma_write_master "submodules/write_master"</message>
   <message level="Info" culprit="write_mstr_internal"><![CDATA["<b>dma_DDR_M</b>" instantiated <b>dma_write_master</b> "<b>write_mstr_internal</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_nios2_gen2_unit:16.1:bht_ramBlockType=Automatic,breakAbsoluteAddr=18878496,breakOffset=32,breakSlave=None,breakSlave_derived=nios2_gen2_0.debug_mem_slave,cdx_enabled=false,clockFrequency=100000000,cpuArchRev=1,cpuID=0,cpuReset=false,cpu_name=cpu,customInstSlavesSystemInfo=&lt;info/&gt;,dataAddrWidth=25,dataMasterHighPerformanceAddrWidth=1,dataMasterHighPerformanceMapParam=,dataSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;timer_1us.s1&apos; start=&apos;0x0&apos; end=&apos;0x20&apos; type=&apos;altera_avalon_timer.s1&apos; /&gt;&lt;slave name=&apos;timer_1ms.s1&apos; start=&apos;0x20&apos; end=&apos;0x40&apos; type=&apos;altera_avalon_timer.s1&apos; /&gt;&lt;slave name=&apos;onchip_memory.s1&apos; start=&apos;0x1100000&apos; end=&apos;0x11FA000&apos; type=&apos;altera_avalon_onchip_memory2.s1&apos; /&gt;&lt;slave name=&apos;descriptor_memory.s1&apos; start=&apos;0x1200800&apos; end=&apos;0x1201000&apos; type=&apos;altera_avalon_onchip_memory2.s1&apos; /&gt;&lt;slave name=&apos;nios2_gen2_0.debug_mem_slave&apos; start=&apos;0x1201000&apos; end=&apos;0x1201800&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;slave name=&apos;Communication_Module_A.avalon_mm_registers_slave&apos; start=&apos;0x1201800&apos; end=&apos;0x1201C00&apos; type=&apos;Communication_Module.avalon_mm_registers_slave&apos; /&gt;&lt;slave name=&apos;Pattern_Generator_A.avalon_mm_registers_slave&apos; start=&apos;0x1201C00&apos; end=&apos;0x1202000&apos; type=&apos;Pattern_Generator.avalon_mm_registers_slave&apos; /&gt;&lt;slave name=&apos;dma_DDR_M.descriptor_slave&apos; start=&apos;0x1202000&apos; end=&apos;0x1202020&apos; type=&apos;altera_msgdma.descriptor_slave&apos; /&gt;&lt;slave name=&apos;dma_DDR_M.csr&apos; start=&apos;0x1202020&apos; end=&apos;0x1202040&apos; type=&apos;altera_msgdma.csr&apos; /&gt;&lt;slave name=&apos;sysid_qsys.control_slave&apos; start=&apos;0x1202040&apos; end=&apos;0x1202048&apos; type=&apos;altera_avalon_sysid_qsys.control_slave&apos; /&gt;&lt;slave name=&apos;jtag_uart_0.avalon_jtag_slave&apos; start=&apos;0x1202048&apos; end=&apos;0x1202050&apos; type=&apos;altera_avalon_jtag_uart.avalon_jtag_slave&apos; /&gt;&lt;/address-map&gt;,data_master_high_performance_paddr_base=0,data_master_high_performance_paddr_top=0,data_master_paddr_base=0,data_master_paddr_top=0,dcache_bursts=false,dcache_bursts_derived=false,dcache_lineSize_derived=32,dcache_numTCDM=0,dcache_ramBlockType=Automatic,dcache_size=0,dcache_size_derived=0,dcache_tagramBlockType=Automatic,dcache_victim_buf_impl=ram,debug_OCIOnchipTrace=_128,debug_assignJtagInstanceID=false,debug_datatrace=false,debug_datatrigger=0,debug_debugReqSignals=false,debug_enabled=true,debug_hwbreakpoint=2,debug_insttrace=false,debug_jtagInstanceID=0,debug_offchiptrace=false,debug_onchiptrace=false,debug_traceStorage=onchip_trace,debug_traceType=none,debug_triggerArming=true,deviceFamilyName=Stratix IV,deviceFeaturesSystemInfo=ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 1 DSP_SHIFTER_BLOCK 1 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 0 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 1 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 1 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 1 HARDCOPY 0 HAS_18_BIT_MULTS 1 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 1 HAS_ADVANCED_IO_INVERTED_CORNER 1 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 1 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 1 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 1 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 1 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 0 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 0 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 1 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 1 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 1 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 1 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 1 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 1 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 1 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 1 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PDN_MODEL_STATUS 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 1 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 1 HAS_POWER_BINNING_LIMITS_DATA 0 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 1 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 0 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 0 HAS_SYNTHESIS_ON_ATOMS 0 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 1 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 1 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 1 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 1 HAS_USE_FITTER_INFO_SUPPORT 0 HAS_VCCPD_POWER_RAIL 1 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 0 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_BARE_DIE 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_LOW_POWER_PART 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 1 M10K_MEMORY 0 M144K_MEMORY 1 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 1 MLAB_MEMORY 1 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 1 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 1 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 1 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 1 TRANSCEIVER_6G_BLOCK 1 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 0 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 1 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 1 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1,dividerType=srt2,exceptionAbsoluteAddr=17825824,exceptionOffset=32,exceptionSlave=onchip_memory.s1,faAddrWidth=1,faSlaveMapParam=,fa_cache_line=2,fa_cache_linesize=0,flash_instruction_master_paddr_base=0,flash_instruction_master_paddr_top=0,icache_burstType=Sequential,icache_numTCIM=0,icache_ramBlockType=Automatic,icache_size=4096,icache_tagramBlockType=Automatic,impl=Fast,instAddrWidth=25,instSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;onchip_memory.s1&apos; start=&apos;0x1100000&apos; end=&apos;0x11FA000&apos; type=&apos;altera_avalon_onchip_memory2.s1&apos; /&gt;&lt;slave name=&apos;nios2_gen2_0.debug_mem_slave&apos; start=&apos;0x1201000&apos; end=&apos;0x1201800&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;/address-map&gt;,instructionMasterHighPerformanceAddrWidth=1,instructionMasterHighPerformanceMapParam=,instruction_master_high_performance_paddr_base=0,instruction_master_high_performance_paddr_top=0,instruction_master_paddr_base=0,instruction_master_paddr_top=0,internalIrqMaskSystemInfo=412,io_regionbase=0,io_regionsize=0,master_addr_map=false,mmu_TLBMissExcAbsAddr=0,mmu_TLBMissExcOffset=0,mmu_TLBMissExcSlave=None,mmu_autoAssignTlbPtrSz=true,mmu_enabled=false,mmu_processIDNumBits=8,mmu_ramBlockType=Automatic,mmu_tlbNumWays=16,mmu_tlbPtrSz=7,mmu_udtlbNumEntries=6,mmu_uitlbNumEntries=4,mpu_enabled=false,mpu_minDataRegionSize=12,mpu_minInstRegionSize=12,mpu_numOfDataRegion=8,mpu_numOfInstRegion=8,mpu_useLimit=false,mpx_enabled=false,multiplierType=mul_fast64,ocimem_ramBlockType=Automatic,ocimem_ramInit=false,regfile_ramBlockType=Automatic,register_file_por=false,resetAbsoluteAddr=17825792,resetOffset=0,resetSlave=onchip_memory.s1,resetrequest_enabled=true,setting_HBreakTest=false,setting_HDLSimCachesCleared=true,setting_activateMonitors=true,setting_activateTestEndChecker=false,setting_activateTrace=false,setting_allow_break_inst=false,setting_alwaysEncrypt=true,setting_asic_add_scan_mode_input=false,setting_asic_enabled=false,setting_asic_synopsys_translate_on_off=false,setting_asic_third_party_synthesis=false,setting_avalonDebugPortPresent=false,setting_bhtPtrSz=8,setting_bigEndian=false,setting_bit31BypassDCache=false,setting_branchPredictionType=Dynamic,setting_breakslaveoveride=false,setting_clearXBitsLDNonBypass=true,setting_dc_ecc_present=true,setting_disableocitrace=false,setting_dtcm_ecc_present=true,setting_ecc_present=false,setting_ecc_sim_test_ports=false,setting_exportPCB=false,setting_export_large_RAMs=false,setting_exportdebuginfo=false,setting_exportvectors=false,setting_fast_register_read=false,setting_ic_ecc_present=true,setting_interruptControllerType=Internal,setting_ioregionBypassDCache=false,setting_itcm_ecc_present=true,setting_mmu_ecc_present=true,setting_oci_export_jtag_signals=false,setting_oci_version=1,setting_preciseIllegalMemAccessException=false,setting_removeRAMinit=false,setting_rf_ecc_present=true,setting_shadowRegisterSets=0,setting_showInternalSettings=false,setting_showUnpublishedSettings=false,setting_support31bitdcachebypass=false,setting_usedesignware=false,shifterType=fast_le_shift,stratix_dspblock_shift_mul=false,tightlyCoupledDataMaster0AddrWidth=1,tightlyCoupledDataMaster0MapParam=,tightlyCoupledDataMaster1AddrWidth=1,tightlyCoupledDataMaster1MapParam=,tightlyCoupledDataMaster2AddrWidth=1,tightlyCoupledDataMaster2MapParam=,tightlyCoupledDataMaster3AddrWidth=1,tightlyCoupledDataMaster3MapParam=,tightlyCoupledInstructionMaster0AddrWidth=1,tightlyCoupledInstructionMaster0MapParam=,tightlyCoupledInstructionMaster1AddrWidth=1,tightlyCoupledInstructionMaster1MapParam=,tightlyCoupledInstructionMaster2AddrWidth=1,tightlyCoupledInstructionMaster2MapParam=,tightlyCoupledInstructionMaster3AddrWidth=1,tightlyCoupledInstructionMaster3MapParam=,tightly_coupled_data_master_0_paddr_base=0,tightly_coupled_data_master_0_paddr_top=0,tightly_coupled_data_master_1_paddr_base=0,tightly_coupled_data_master_1_paddr_top=0,tightly_coupled_data_master_2_paddr_base=0,tightly_coupled_data_master_2_paddr_top=0,tightly_coupled_data_master_3_paddr_base=0,tightly_coupled_data_master_3_paddr_top=0,tightly_coupled_instruction_master_0_paddr_base=0,tightly_coupled_instruction_master_0_paddr_top=0,tightly_coupled_instruction_master_1_paddr_base=0,tightly_coupled_instruction_master_1_paddr_top=0,tightly_coupled_instruction_master_2_paddr_base=0,tightly_coupled_instruction_master_2_paddr_top=0,tightly_coupled_instruction_master_3_paddr_base=0,tightly_coupled_instruction_master_3_paddr_top=0,tmr_enabled=false,tracefilename=,translate_off= &quot;synthesis translate_off&quot; ,translate_on= &quot;synthesis translate_on&quot;  ,userDefinedSettings="
   instancePathKey="MebX_Qsys_Project_Burst:.:nios2_gen2_0:.:cpu"
   kind="altera_nios2_gen2_unit"
   version="16.1"
   name="MebX_Qsys_Project_Burst_nios2_gen2_0_cpu">
  <parameter name="icache_burstType" value="Sequential" />
  <parameter name="setting_oci_version" value="1" />
  <parameter name="mpx_enabled" value="false" />
  <parameter name="ocimem_ramBlockType" value="Automatic" />
  <parameter name="dcache_victim_buf_impl" value="ram" />
  <parameter name="setting_exportPCB" value="false" />
  <parameter name="setting_ic_ecc_present" value="true" />
  <parameter name="dcache_size_derived" value="0" />
  <parameter name="mmu_udtlbNumEntries" value="6" />
  <parameter name="tightly_coupled_instruction_master_3_paddr_top" value="0" />
  <parameter
     name="deviceFeaturesSystemInfo"
     value="ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 1 DSP_SHIFTER_BLOCK 1 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 0 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 1 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 1 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 1 HARDCOPY 0 HAS_18_BIT_MULTS 1 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 1 HAS_ADVANCED_IO_INVERTED_CORNER 1 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 1 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 1 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 1 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 1 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 0 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 0 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 1 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 1 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 1 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 1 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 1 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 1 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 1 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 1 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PDN_MODEL_STATUS 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 1 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 1 HAS_POWER_BINNING_LIMITS_DATA 0 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 1 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 0 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 0 HAS_SYNTHESIS_ON_ATOMS 0 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 1 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 1 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 1 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 1 HAS_USE_FITTER_INFO_SUPPORT 0 HAS_VCCPD_POWER_RAIL 1 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 0 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_BARE_DIE 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_LOW_POWER_PART 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 1 M10K_MEMORY 0 M144K_MEMORY 1 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 1 MLAB_MEMORY 1 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 1 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 1 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 1 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 1 TRANSCEIVER_6G_BLOCK 1 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 0 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 1 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 1 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1" />
  <parameter name="bht_ramBlockType" value="Automatic" />
  <parameter name="instruction_master_high_performance_paddr_base" value="0" />
  <parameter name="mmu_TLBMissExcSlave" value="None" />
  <parameter name="impl" value="Fast" />
  <parameter name="regfile_ramBlockType" value="Automatic" />
  <parameter name="dcache_size" value="0" />
  <parameter name="tightly_coupled_data_master_0_paddr_top" value="0" />
  <parameter name="breakOffset" value="32" />
  <parameter name="breakSlave" value="None" />
  <parameter name="setting_branchPredictionType" value="Dynamic" />
  <parameter name="exceptionOffset" value="32" />
  <parameter name="flash_instruction_master_paddr_top" value="0" />
  <parameter name="tightlyCoupledDataMaster0MapParam" value="" />
  <parameter name="cpu_name" value="cpu" />
  <parameter name="tightlyCoupledInstructionMaster1MapParam" value="" />
  <parameter name="breakAbsoluteAddr" value="18878496" />
  <parameter name="setting_activateTrace" value="false" />
  <parameter name="debug_offchiptrace" value="false" />
  <parameter name="setting_avalonDebugPortPresent" value="false" />
  <parameter name="dcache_numTCDM" value="0" />
  <parameter name="setting_ecc_sim_test_ports" value="false" />
  <parameter name="tightlyCoupledInstructionMaster0AddrWidth" value="1" />
  <parameter name="setting_showUnpublishedSettings" value="false" />
  <parameter name="tightly_coupled_data_master_2_paddr_base" value="0" />
  <parameter name="debug_debugReqSignals" value="false" />
  <parameter name="master_addr_map" value="false" />
  <parameter name="tightly_coupled_instruction_master_2_paddr_base" value="0" />
  <parameter name="mmu_processIDNumBits" value="8" />
  <parameter name="tightlyCoupledDataMaster3AddrWidth" value="1" />
  <parameter name="debug_onchiptrace" value="false" />
  <parameter name="setting_rf_ecc_present" value="true" />
  <parameter name="resetAbsoluteAddr" value="17825792" />
  <parameter name="tightly_coupled_data_master_1_paddr_top" value="0" />
  <parameter name="ocimem_ramInit" value="false" />
  <parameter name="internalIrqMaskSystemInfo" value="412" />
  <parameter name="instruction_master_paddr_top" value="0" />
  <parameter name="cpuArchRev" value="1" />
  <parameter name="setting_dtcm_ecc_present" value="true" />
  <parameter name="exceptionAbsoluteAddr" value="17825824" />
  <parameter name="setting_interruptControllerType" value="Internal" />
  <parameter name="dcache_tagramBlockType" value="Automatic" />
  <parameter name="debug_insttrace" value="false" />
  <parameter name="icache_size" value="4096" />
  <parameter name="setting_itcm_ecc_present" value="true" />
  <parameter name="tightly_coupled_instruction_master_0_paddr_base" value="0" />
  <parameter
     name="dataSlaveMapParam"
     value="&lt;address-map&gt;&lt;slave name=&apos;timer_1us.s1&apos; start=&apos;0x0&apos; end=&apos;0x20&apos; type=&apos;altera_avalon_timer.s1&apos; /&gt;&lt;slave name=&apos;timer_1ms.s1&apos; start=&apos;0x20&apos; end=&apos;0x40&apos; type=&apos;altera_avalon_timer.s1&apos; /&gt;&lt;slave name=&apos;onchip_memory.s1&apos; start=&apos;0x1100000&apos; end=&apos;0x11FA000&apos; type=&apos;altera_avalon_onchip_memory2.s1&apos; /&gt;&lt;slave name=&apos;descriptor_memory.s1&apos; start=&apos;0x1200800&apos; end=&apos;0x1201000&apos; type=&apos;altera_avalon_onchip_memory2.s1&apos; /&gt;&lt;slave name=&apos;nios2_gen2_0.debug_mem_slave&apos; start=&apos;0x1201000&apos; end=&apos;0x1201800&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;slave name=&apos;Communication_Module_A.avalon_mm_registers_slave&apos; start=&apos;0x1201800&apos; end=&apos;0x1201C00&apos; type=&apos;Communication_Module.avalon_mm_registers_slave&apos; /&gt;&lt;slave name=&apos;Pattern_Generator_A.avalon_mm_registers_slave&apos; start=&apos;0x1201C00&apos; end=&apos;0x1202000&apos; type=&apos;Pattern_Generator.avalon_mm_registers_slave&apos; /&gt;&lt;slave name=&apos;dma_DDR_M.descriptor_slave&apos; start=&apos;0x1202000&apos; end=&apos;0x1202020&apos; type=&apos;altera_msgdma.descriptor_slave&apos; /&gt;&lt;slave name=&apos;dma_DDR_M.csr&apos; start=&apos;0x1202020&apos; end=&apos;0x1202040&apos; type=&apos;altera_msgdma.csr&apos; /&gt;&lt;slave name=&apos;sysid_qsys.control_slave&apos; start=&apos;0x1202040&apos; end=&apos;0x1202048&apos; type=&apos;altera_avalon_sysid_qsys.control_slave&apos; /&gt;&lt;slave name=&apos;jtag_uart_0.avalon_jtag_slave&apos; start=&apos;0x1202048&apos; end=&apos;0x1202050&apos; type=&apos;altera_avalon_jtag_uart.avalon_jtag_slave&apos; /&gt;&lt;/address-map&gt;" />
  <parameter name="mpu_enabled" value="false" />
  <parameter name="setting_ecc_present" value="false" />
  <parameter name="mmu_TLBMissExcAbsAddr" value="0" />
  <parameter name="mpu_useLimit" value="false" />
  <parameter name="stratix_dspblock_shift_mul" value="false" />
  <parameter name="icache_numTCIM" value="0" />
  <parameter name="setting_usedesignware" value="false" />
  <parameter name="tightlyCoupledDataMaster3MapParam" value="" />
  <parameter name="instruction_master_high_performance_paddr_top" value="0" />
  <parameter name="setting_ioregionBypassDCache" value="false" />
  <parameter name="mmu_TLBMissExcOffset" value="0" />
  <parameter name="mmu_enabled" value="false" />
  <parameter name="mmu_uitlbNumEntries" value="4" />
  <parameter name="register_file_por" value="false" />
  <parameter name="faAddrWidth" value="1" />
  <parameter name="tightlyCoupledInstructionMaster2MapParam" value="" />
  <parameter name="tightly_coupled_data_master_3_paddr_top" value="0" />
  <parameter name="tightlyCoupledDataMaster1AddrWidth" value="1" />
  <parameter name="setting_activateTestEndChecker" value="false" />
  <parameter name="cpuID" value="0" />
  <parameter name="resetrequest_enabled" value="true" />
  <parameter name="setting_asic_enabled" value="false" />
  <parameter name="exceptionSlave" value="onchip_memory.s1" />
  <parameter name="setting_HDLSimCachesCleared" value="true" />
  <parameter name="debug_triggerArming" value="true" />
  <parameter name="debug_OCIOnchipTrace" value="_128" />
  <parameter name="dataAddrWidth" value="25" />
  <parameter name="setting_bit31BypassDCache" value="false" />
  <parameter name="instAddrWidth" value="25" />
  <parameter name="setting_asic_add_scan_mode_input" value="false" />
  <parameter name="tightly_coupled_instruction_master_1_paddr_top" value="0" />
  <parameter name="io_regionbase" value="0" />
  <parameter name="setting_shadowRegisterSets" value="0" />
  <parameter name="icache_ramBlockType" value="Automatic" />
  <parameter name="data_master_paddr_top" value="0" />
  <parameter name="translate_on" value=" &quot;synthesis translate_on&quot;  " />
  <parameter name="faSlaveMapParam" value="" />
  <parameter name="setting_clearXBitsLDNonBypass" value="true" />
  <parameter name="tightly_coupled_instruction_master_1_paddr_base" value="0" />
  <parameter name="tightlyCoupledDataMaster0AddrWidth" value="1" />
  <parameter name="mmu_autoAssignTlbPtrSz" value="true" />
  <parameter name="fa_cache_line" value="2" />
  <parameter name="debug_assignJtagInstanceID" value="false" />
  <parameter name="instruction_master_paddr_base" value="0" />
  <parameter name="userDefinedSettings" value="" />
  <parameter name="clockFrequency" value="100000000" />
  <parameter name="setting_activateMonitors" value="true" />
  <parameter name="resetOffset" value="0" />
  <parameter name="dcache_ramBlockType" value="Automatic" />
  <parameter name="dataMasterHighPerformanceAddrWidth" value="1" />
  <parameter name="tightlyCoupledDataMaster2MapParam" value="" />
  <parameter name="tightlyCoupledInstructionMaster2AddrWidth" value="1" />
  <parameter name="tightly_coupled_instruction_master_0_paddr_top" value="0" />
  <parameter name="setting_allow_break_inst" value="false" />
  <parameter name="setting_asic_third_party_synthesis" value="false" />
  <parameter name="io_regionsize" value="0" />
  <parameter name="mpu_minInstRegionSize" value="12" />
  <parameter name="tightly_coupled_data_master_3_paddr_base" value="0" />
  <parameter name="translate_off" value=" &quot;synthesis translate_off&quot; " />
  <parameter name="mpu_numOfInstRegion" value="8" />
  <parameter name="flash_instruction_master_paddr_base" value="0" />
  <parameter name="setting_exportdebuginfo" value="false" />
  <parameter name="mmu_tlbPtrSz" value="7" />
  <parameter name="cpuReset" value="false" />
  <parameter name="resetSlave" value="onchip_memory.s1" />
  <parameter name="dcache_bursts_derived" value="false" />
  <parameter name="multiplierType" value="mul_fast64" />
  <parameter name="setting_removeRAMinit" value="false" />
  <parameter name="icache_tagramBlockType" value="Automatic" />
  <parameter name="debug_traceStorage" value="onchip_trace" />
  <parameter name="setting_preciseIllegalMemAccessException" value="false" />
  <parameter name="fa_cache_linesize" value="0" />
  <parameter name="setting_mmu_ecc_present" value="true" />
  <parameter name="debug_datatrace" value="false" />
  <parameter name="setting_HBreakTest" value="false" />
  <parameter name="debug_hwbreakpoint" value="2" />
  <parameter name="tightlyCoupledInstructionMaster3MapParam" value="" />
  <parameter name="dataMasterHighPerformanceMapParam" value="" />
  <parameter name="tightly_coupled_data_master_2_paddr_top" value="0" />
  <parameter name="setting_disableocitrace" value="false" />
  <parameter name="setting_bigEndian" value="false" />
  <parameter name="mpu_minDataRegionSize" value="12" />
  <parameter name="tightly_coupled_data_master_1_paddr_base" value="0" />
  <parameter name="tightlyCoupledInstructionMaster1AddrWidth" value="1" />
  <parameter name="debug_jtagInstanceID" value="0" />
  <parameter name="setting_showInternalSettings" value="false" />
  <parameter name="setting_breakslaveoveride" value="false" />
  <parameter name="debug_traceType" value="none" />
  <parameter name="instructionMasterHighPerformanceMapParam" value="" />
  <parameter name="tightly_coupled_instruction_master_2_paddr_top" value="0" />
  <parameter name="setting_alwaysEncrypt" value="true" />
  <parameter name="setting_oci_export_jtag_signals" value="false" />
  <parameter name="tightly_coupled_instruction_master_3_paddr_base" value="0" />
  <parameter name="data_master_high_performance_paddr_top" value="0" />
  <parameter name="dcache_lineSize_derived" value="32" />
  <parameter name="deviceFamilyName" value="Stratix IV" />
  <parameter name="debug_datatrigger" value="0" />
  <parameter name="tightlyCoupledDataMaster2AddrWidth" value="1" />
  <parameter name="debug_enabled" value="true" />
  <parameter name="setting_export_large_RAMs" value="false" />
  <parameter name="tightlyCoupledDataMaster1MapParam" value="" />
  <parameter name="setting_dc_ecc_present" value="true" />
  <parameter name="setting_support31bitdcachebypass" value="false" />
  <parameter
     name="instSlaveMapParam"
     value="&lt;address-map&gt;&lt;slave name=&apos;onchip_memory.s1&apos; start=&apos;0x1100000&apos; end=&apos;0x11FA000&apos; type=&apos;altera_avalon_onchip_memory2.s1&apos; /&gt;&lt;slave name=&apos;nios2_gen2_0.debug_mem_slave&apos; start=&apos;0x1201000&apos; end=&apos;0x1201800&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;/address-map&gt;" />
  <parameter name="dividerType" value="srt2" />
  <parameter name="setting_bhtPtrSz" value="8" />
  <parameter name="setting_exportvectors" value="false" />
  <parameter name="tmr_enabled" value="false" />
  <parameter name="data_master_paddr_base" value="0" />
  <parameter name="breakSlave_derived" value="nios2_gen2_0.debug_mem_slave" />
  <parameter name="tightlyCoupledInstructionMaster3AddrWidth" value="1" />
  <parameter name="mpu_numOfDataRegion" value="8" />
  <parameter name="tightly_coupled_data_master_0_paddr_base" value="0" />
  <parameter name="mmu_ramBlockType" value="Automatic" />
  <parameter name="data_master_high_performance_paddr_base" value="0" />
  <parameter name="cdx_enabled" value="false" />
  <parameter name="customInstSlavesSystemInfo" value="&lt;info/&gt;" />
  <parameter name="tightlyCoupledInstructionMaster0MapParam" value="" />
  <parameter name="dcache_bursts" value="false" />
  <parameter name="tracefilename" value="" />
  <parameter name="instructionMasterHighPerformanceAddrWidth" value="1" />
  <parameter name="setting_asic_synopsys_translate_on_off" value="false" />
  <parameter name="setting_fast_register_read" value="false" />
  <parameter name="mmu_tlbNumWays" value="16" />
  <parameter name="shifterType" value="fast_le_shift" />
  <generatedFiles>
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/MebX_Qsys_Project_Burst_nios2_gen2_0_cpu.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/MebX_Qsys_Project_Burst_nios2_gen2_0_cpu.sdc"
       type="SDC"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/MebX_Qsys_Project_Burst_nios2_gen2_0_cpu.v"
       type="VERILOG_ENCRYPT"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/MebX_Qsys_Project_Burst_nios2_gen2_0_cpu_bht_ram.mif"
       type="MIF"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/MebX_Qsys_Project_Burst_nios2_gen2_0_cpu_debug_slave_sysclk.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/MebX_Qsys_Project_Burst_nios2_gen2_0_cpu_debug_slave_tck.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/MebX_Qsys_Project_Burst_nios2_gen2_0_cpu_debug_slave_wrapper.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/MebX_Qsys_Project_Burst_nios2_gen2_0_cpu_ic_tag_ram.mif"
       type="MIF"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/MebX_Qsys_Project_Burst_nios2_gen2_0_cpu_mult_cell.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/MebX_Qsys_Project_Burst_nios2_gen2_0_cpu_ociram_default_contents.mif"
       type="MIF"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/MebX_Qsys_Project_Burst_nios2_gen2_0_cpu_rf_ram_a.mif"
       type="MIF"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/MebX_Qsys_Project_Burst_nios2_gen2_0_cpu_rf_ram_b.mif"
       type="MIF"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/MebX_Qsys_Project_Burst_nios2_gen2_0_cpu_test_bench.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga/16.1/ip/altera/nios2_ip/altera_nios2_gen2/altera_nios2_unit_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="MebX_Qsys_Project_Burst_nios2_gen2_0" as="cpu" />
  <messages>
   <message level="Debug" culprit="MebX_Qsys_Project_Burst">queue size: 131 starting:altera_nios2_gen2_unit "submodules/MebX_Qsys_Project_Burst_nios2_gen2_0_cpu"</message>
   <message level="Info" culprit="cpu">Starting RTL generation for module 'MebX_Qsys_Project_Burst_nios2_gen2_0_cpu'</message>
   <message level="Info" culprit="cpu">  Generation command is [exec C:/intelFPGA/16.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA/16.1/quartus/bin64//perl/lib -I C:/intelfpga/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/16.1/quartus/sopc_builder/bin -I C:/intelfpga/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=MebX_Qsys_Project_Burst_nios2_gen2_0_cpu --dir=C:/Users/rfranca/AppData/Local/Temp/alt7786_4658228646896632272.dir/0136_cpu_gen/ --quartus_bindir=C:/intelFPGA/16.1/quartus/bin64/ --verilog --config=C:/Users/rfranca/AppData/Local/Temp/alt7786_4658228646896632272.dir/0136_cpu_gen//MebX_Qsys_Project_Burst_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="cpu"># 2018.09.12 11:36:57 (*) Starting Nios II generation</message>
   <message level="Info" culprit="cpu"># 2018.09.12 11:36:57 (*)   Checking for plaintext license.</message>
   <message level="Info" culprit="cpu"># 2018.09.12 11:36:58 (*)   Plaintext license not found.</message>
   <message level="Info" culprit="cpu"># 2018.09.12 11:36:58 (*)   Checking for encrypted license (non-evaluation).</message>
   <message level="Info" culprit="cpu"># 2018.09.12 11:36:59 (*)   Encrypted license found.  SOF will not be time-limited.</message>
   <message level="Info" culprit="cpu"># 2018.09.12 11:36:59 (*)   Elaborating CPU configuration settings</message>
   <message level="Info" culprit="cpu"># 2018.09.12 11:36:59 (*)   Creating all objects for CPU</message>
   <message level="Info" culprit="cpu"># 2018.09.12 11:36:59 (*)     Testbench</message>
   <message level="Info" culprit="cpu"># 2018.09.12 11:36:59 (*)     Instruction decoding</message>
   <message level="Info" culprit="cpu"># 2018.09.12 11:36:59 (*)       Instruction fields</message>
   <message level="Info" culprit="cpu"># 2018.09.12 11:36:59 (*)       Instruction decodes</message>
   <message level="Info" culprit="cpu"># 2018.09.12 11:37:00 (*)       Signals for RTL simulation waveforms</message>
   <message level="Info" culprit="cpu"># 2018.09.12 11:37:00 (*)       Instruction controls</message>
   <message level="Info" culprit="cpu"># 2018.09.12 11:37:00 (*)     Pipeline frontend</message>
   <message level="Info" culprit="cpu"># 2018.09.12 11:37:00 (*)     Pipeline backend</message>
   <message level="Info" culprit="cpu"># 2018.09.12 11:37:02 (*)   Generating RTL from CPU objects</message>
   <message level="Info" culprit="cpu"># 2018.09.12 11:37:03 (*)   Creating encrypted RTL</message>
   <message level="Info" culprit="cpu"># 2018.09.12 11:37:04 (*) Done Nios II generation</message>
   <message level="Info" culprit="cpu">Done RTL generation for module 'MebX_Qsys_Project_Burst_nios2_gen2_0_cpu'</message>
   <message level="Info" culprit="cpu"><![CDATA["<b>nios2_gen2_0</b>" instantiated <b>altera_nios2_gen2_unit</b> "<b>cpu</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_master_translator:16.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=25,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=1,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=64,AV_READLATENCY=0,AV_READ_WAIT=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_SETUP_WAIT=0,AV_SYMBOLS_PER_WORD=4,AV_WRITE_WAIT=0,SYNC_RESET=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=25,UAV_BURSTCOUNT_W=3,UAV_CONSTANT_BURST_BEHAVIOR=0,USE_ADDRESS=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_CLKEN=0,USE_DEBUGACCESS=1,USE_LOCK=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEDATA=1,USE_WRITERESPONSE=0"
   instancePathKey="MebX_Qsys_Project_Burst:.:mm_interconnect_0:.:nios2_gen2_0_data_master_translator"
   kind="altera_merlin_master_translator"
   version="16.1"
   name="altera_merlin_master_translator">
  <parameter name="SYNC_RESET" value="0" />
  <generatedFiles>
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/altera_merlin_master_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="MebX_Qsys_Project_Burst_mm_interconnect_0"
     as="nios2_gen2_0_data_master_translator,nios2_gen2_0_instruction_master_translator" />
  <instantiator
     instantiator="MebX_Qsys_Project_Burst_mm_interconnect_1"
     as="clock_bridge_afi_50_m0_translator" />
  <instantiator
     instantiator="MebX_Qsys_Project_Burst_mm_interconnect_2"
     as="dma_DDR_M_mm_read_translator,dma_DDR_M_mm_write_translator" />
  <messages>
   <message level="Debug" culprit="MebX_Qsys_Project_Burst">queue size: 130 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="nios2_gen2_0_data_master_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>nios2_gen2_0_data_master_translator</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_slave_translator:16.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=1,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=1,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=100000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=25,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=1,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0"
   instancePathKey="MebX_Qsys_Project_Burst:.:mm_interconnect_0:.:jtag_uart_0_avalon_jtag_slave_translator"
   kind="altera_merlin_slave_translator"
   version="16.1"
   name="altera_merlin_slave_translator">
  <generatedFiles>
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/altera_merlin_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="MebX_Qsys_Project_Burst_mm_interconnect_0"
     as="jtag_uart_0_avalon_jtag_slave_translator,Pattern_Generator_A_avalon_mm_registers_slave_translator,Communication_Module_A_avalon_mm_registers_slave_translator,sysid_qsys_control_slave_translator,dma_DDR_M_csr_translator,nios2_gen2_0_debug_mem_slave_translator,dma_DDR_M_descriptor_slave_translator,clock_bridge_afi_50_s0_translator,onchip_memory_s1_translator,descriptor_memory_s1_translator" />
  <instantiator
     instantiator="MebX_Qsys_Project_Burst_mm_interconnect_1"
     as="timer_1ms_s1_translator,timer_1us_s1_translator" />
  <instantiator
     instantiator="MebX_Qsys_Project_Burst_mm_interconnect_2"
     as="Communication_Module_A_avalon_mm_data_slave_translator,Pattern_Generator_A_avalon_mm_data_slave_translator" />
  <messages>
   <message level="Debug" culprit="MebX_Qsys_Project_Burst">queue size: 128 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="jtag_uart_0_avalon_jtag_slave_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>jtag_uart_0_avalon_jtag_slave_translator</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_master_agent:16.1:ADDR_MAP=&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;6&quot;
   name=&quot;jtag_uart_0_avalon_jtag_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000001202048&quot;
   end=&quot;0x00000000001202050&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;Pattern_Generator_A_avalon_mm_registers_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000001201c00&quot;
   end=&quot;0x00000000001202000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;Communication_Module_A_avalon_mm_registers_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000001201800&quot;
   end=&quot;0x00000000001201c00&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;9&quot;
   name=&quot;sysid_qsys_control_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000001202040&quot;
   end=&quot;0x00000000001202048&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;4&quot;
   name=&quot;dma_DDR_M_csr_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000001202020&quot;
   end=&quot;0x00000000001202040&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;7&quot;
   name=&quot;nios2_gen2_0_debug_mem_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000001201000&quot;
   end=&quot;0x00000000001201800&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;5&quot;
   name=&quot;dma_DDR_M_descriptor_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000001202000&quot;
   end=&quot;0x00000000001202020&quot;
   responds=&quot;0&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;2&quot;
   name=&quot;clock_bridge_afi_50_s0_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000000000040&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;8&quot;
   name=&quot;onchip_memory_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000001100000&quot;
   end=&quot;0x00000000001200000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;3&quot;
   name=&quot;descriptor_memory_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000001200800&quot;
   end=&quot;0x00000000001201000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
,AV_BURSTBOUNDARIES=1,AV_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,BURSTWRAP_VALUE=63,CACHE_VALUE=0,ID=0,MERLIN_PACKET_FORMAT=ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:74) byte_cnt(73:67) trans_exclusive(66) trans_lock(65) trans_read(64) trans_write(63) trans_posted(62) trans_compressed_read(61) addr(60:36) byteen(35:32) data(31:0),PKT_ADDR_H=60,PKT_ADDR_L=36,PKT_ADDR_SIDEBAND_H=85,PKT_ADDR_SIDEBAND_L=85,PKT_BEGIN_BURST=87,PKT_BURSTWRAP_H=79,PKT_BURSTWRAP_L=74,PKT_BURST_SIZE_H=82,PKT_BURST_SIZE_L=80,PKT_BURST_TYPE_H=84,PKT_BURST_TYPE_L=83,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=73,PKT_BYTE_CNT_L=67,PKT_CACHE_H=104,PKT_CACHE_L=101,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DATA_SIDEBAND_H=86,PKT_DATA_SIDEBAND_L=86,PKT_DEST_ID_H=96,PKT_DEST_ID_L=93,PKT_ORI_BURST_SIZE_H=109,PKT_ORI_BURST_SIZE_L=107,PKT_PROTECTION_H=100,PKT_PROTECTION_L=98,PKT_QOS_H=88,PKT_QOS_L=88,PKT_RESPONSE_STATUS_H=106,PKT_RESPONSE_STATUS_L=105,PKT_SRC_ID_H=92,PKT_SRC_ID_L=89,PKT_THREAD_ID_H=97,PKT_THREAD_ID_L=97,PKT_TRANS_COMPRESSED_READ=61,PKT_TRANS_EXCLUSIVE=66,PKT_TRANS_LOCK=65,PKT_TRANS_POSTED=62,PKT_TRANS_READ=64,PKT_TRANS_WRITE=63,SECURE_ACCESS_BIT=1,ST_CHANNEL_W=10,ST_DATA_W=110,SUPPRESS_0_BYTEEN_RSP=1,USE_READRESPONSE=0,USE_WRITERESPONSE=0"
   instancePathKey="MebX_Qsys_Project_Burst:.:mm_interconnect_0:.:nios2_gen2_0_data_master_agent"
   kind="altera_merlin_master_agent"
   version="16.1"
   name="altera_merlin_master_agent">
  <generatedFiles>
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/altera_merlin_master_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="MebX_Qsys_Project_Burst_mm_interconnect_0"
     as="nios2_gen2_0_data_master_agent,nios2_gen2_0_instruction_master_agent" />
  <instantiator
     instantiator="MebX_Qsys_Project_Burst_mm_interconnect_1"
     as="clock_bridge_afi_50_m0_agent" />
  <instantiator
     instantiator="MebX_Qsys_Project_Burst_mm_interconnect_2"
     as="dma_DDR_M_mm_read_agent,dma_DDR_M_mm_write_agent" />
  <messages>
   <message level="Debug" culprit="MebX_Qsys_Project_Burst">queue size: 118 starting:altera_merlin_master_agent "submodules/altera_merlin_master_agent"</message>
   <message level="Info" culprit="nios2_gen2_0_data_master_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_agent</b> "<b>nios2_gen2_0_data_master_agent</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_slave_agent:16.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=6,MAX_BURSTWRAP=63,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:74) byte_cnt(73:67) trans_exclusive(66) trans_lock(65) trans_read(64) trans_write(63) trans_posted(62) trans_compressed_read(61) addr(60:36) byteen(35:32) data(31:0),PKT_ADDR_H=60,PKT_ADDR_L=36,PKT_BEGIN_BURST=87,PKT_BURSTWRAP_H=79,PKT_BURSTWRAP_L=74,PKT_BURST_SIZE_H=82,PKT_BURST_SIZE_L=80,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=73,PKT_BYTE_CNT_L=67,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=96,PKT_DEST_ID_L=93,PKT_ORI_BURST_SIZE_H=109,PKT_ORI_BURST_SIZE_L=107,PKT_PROTECTION_H=100,PKT_PROTECTION_L=98,PKT_RESPONSE_STATUS_H=106,PKT_RESPONSE_STATUS_L=105,PKT_SRC_ID_H=92,PKT_SRC_ID_L=89,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=61,PKT_TRANS_LOCK=65,PKT_TRANS_POSTED=62,PKT_TRANS_READ=64,PKT_TRANS_WRITE=63,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=10,ST_DATA_W=110,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0"
   instancePathKey="MebX_Qsys_Project_Burst:.:mm_interconnect_0:.:jtag_uart_0_avalon_jtag_slave_agent"
   kind="altera_merlin_slave_agent"
   version="16.1"
   name="altera_merlin_slave_agent">
  <generatedFiles>
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/altera_merlin_slave_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="MebX_Qsys_Project_Burst_mm_interconnect_0"
     as="jtag_uart_0_avalon_jtag_slave_agent,Pattern_Generator_A_avalon_mm_registers_slave_agent,Communication_Module_A_avalon_mm_registers_slave_agent,sysid_qsys_control_slave_agent,dma_DDR_M_csr_agent,nios2_gen2_0_debug_mem_slave_agent,dma_DDR_M_descriptor_slave_agent,clock_bridge_afi_50_s0_agent,onchip_memory_s1_agent,descriptor_memory_s1_agent" />
  <instantiator
     instantiator="MebX_Qsys_Project_Burst_mm_interconnect_1"
     as="timer_1ms_s1_agent,timer_1us_s1_agent" />
  <instantiator
     instantiator="MebX_Qsys_Project_Burst_mm_interconnect_2"
     as="Communication_Module_A_avalon_mm_data_slave_agent,Pattern_Generator_A_avalon_mm_data_slave_agent" />
  <messages>
   <message level="Debug" culprit="MebX_Qsys_Project_Burst">queue size: 116 starting:altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"</message>
   <message level="Info" culprit="jtag_uart_0_avalon_jtag_slave_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_agent</b> "<b>jtag_uart_0_avalon_jtag_slave_agent</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_sc_fifo:16.1:BITS_PER_SYMBOL=111,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0"
   instancePathKey="MebX_Qsys_Project_Burst:.:mm_interconnect_0:.:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo"
   kind="altera_avalon_sc_fifo"
   version="16.1"
   name="altera_avalon_sc_fifo">
  <parameter name="EXPLICIT_MAXCHANNEL" value="0" />
  <parameter name="ENABLE_EXPLICIT_MAXCHANNEL" value="false" />
  <generatedFiles>
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga/16.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="MebX_Qsys_Project_Burst_mm_interconnect_0"
     as="jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo,Pattern_Generator_A_avalon_mm_registers_slave_agent_rsp_fifo,Communication_Module_A_avalon_mm_registers_slave_agent_rsp_fifo,sysid_qsys_control_slave_agent_rsp_fifo,dma_DDR_M_csr_agent_rsp_fifo,nios2_gen2_0_debug_mem_slave_agent_rsp_fifo,dma_DDR_M_descriptor_slave_agent_rsp_fifo,dma_DDR_M_descriptor_slave_agent_rdata_fifo,clock_bridge_afi_50_s0_agent_rsp_fifo,onchip_memory_s1_agent_rsp_fifo,descriptor_memory_s1_agent_rsp_fifo" />
  <instantiator
     instantiator="MebX_Qsys_Project_Burst_mm_interconnect_1"
     as="timer_1ms_s1_agent_rsp_fifo,timer_1us_s1_agent_rsp_fifo" />
  <instantiator
     instantiator="MebX_Qsys_Project_Burst_mm_interconnect_2"
     as="Communication_Module_A_avalon_mm_data_slave_agent_rsp_fifo,Pattern_Generator_A_avalon_mm_data_slave_agent_rsp_fifo" />
  <messages>
   <message level="Debug" culprit="MebX_Qsys_Project_Burst">queue size: 115 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:16.1:CHANNEL_ID=0010000000,0100000000,1000000000,0000100000,0000000100,0000000010,0001000000,0000010000,0000001000,0000000001,DECODER_TYPE=0,DEFAULT_CHANNEL=8,DEFAULT_DESTID=8,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=2,8,3,7,0,1,5,4,9,6,END_ADDRESS=0x40,0x1200000,0x1201000,0x1201800,0x1201c00,0x1202000,0x1202020,0x1202040,0x1202048,0x1202050,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:74) byte_cnt(73:67) trans_exclusive(66) trans_lock(65) trans_read(64) trans_write(63) trans_posted(62) trans_compressed_read(61) addr(60:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,1,1,1,1,1,1,1,1,PKT_ADDR_H=60,PKT_ADDR_L=36,PKT_DEST_ID_H=96,PKT_DEST_ID_L=93,PKT_PROTECTION_H=100,PKT_PROTECTION_L=98,PKT_TRANS_READ=64,PKT_TRANS_WRITE=63,SECURED_RANGE_LIST=0,0,0,0,0,0,0,0,0,0,SECURED_RANGE_PAIRS=0,0,0,0,0,0,0,0,0,0,SLAVES_INFO=2:0010000000:0x0:0x40:both:1:0:0:1,8:0100000000:0x1100000:0x1200000:both:1:0:0:1,3:1000000000:0x1200800:0x1201000:both:1:0:0:1,7:0000100000:0x1201000:0x1201800:both:1:0:0:1,0:0000000100:0x1201800:0x1201c00:both:1:0:0:1,1:0000000010:0x1201c00:0x1202000:both:1:0:0:1,5:0001000000:0x1202000:0x1202020:write:1:0:0:1,4:0000010000:0x1202020:0x1202040:both:1:0:0:1,9:0000001000:0x1202040:0x1202048:read:1:0:0:1,6:0000000001:0x1202048:0x1202050:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x1100000,0x1200800,0x1201000,0x1201800,0x1201c00,0x1202000,0x1202020,0x1202040,0x1202048,ST_CHANNEL_W=10,ST_DATA_W=110,TYPE_OF_TRANSACTION=both,both,both,both,both,both,write,both,read,both"
   instancePathKey="MebX_Qsys_Project_Burst:.:mm_interconnect_0:.:router"
   kind="altera_merlin_router"
   version="16.1"
   name="MebX_Qsys_Project_Burst_mm_interconnect_0_router">
  <parameter name="ST_CHANNEL_W" value="10" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="64" />
  <parameter
     name="START_ADDRESS"
     value="0x0,0x1100000,0x1200800,0x1201000,0x1201800,0x1201c00,0x1202000,0x1202020,0x1202040,0x1202048" />
  <parameter name="DEFAULT_CHANNEL" value="8" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter
     name="SLAVES_INFO"
     value="2:0010000000:0x0:0x40:both:1:0:0:1,8:0100000000:0x1100000:0x1200000:both:1:0:0:1,3:1000000000:0x1200800:0x1201000:both:1:0:0:1,7:0000100000:0x1201000:0x1201800:both:1:0:0:1,0:0000000100:0x1201800:0x1201c00:both:1:0:0:1,1:0000000010:0x1201c00:0x1202000:both:1:0:0:1,5:0001000000:0x1202000:0x1202020:write:1:0:0:1,4:0000010000:0x1202020:0x1202040:both:1:0:0:1,9:0000001000:0x1202040:0x1202048:read:1:0:0:1,6:0000000001:0x1202048:0x1202050:both:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="60" />
  <parameter name="PKT_DEST_ID_H" value="96" />
  <parameter name="PKT_ADDR_L" value="36" />
  <parameter name="PKT_DEST_ID_L" value="93" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:74) byte_cnt(73:67) trans_exclusive(66) trans_lock(65) trans_read(64) trans_write(63) trans_posted(62) trans_compressed_read(61) addr(60:36) byteen(35:32) data(31:0)" />
  <parameter
     name="CHANNEL_ID"
     value="0010000000,0100000000,1000000000,0000100000,0000000100,0000000010,0001000000,0000010000,0000001000,0000000001" />
  <parameter
     name="TYPE_OF_TRANSACTION"
     value="both,both,both,both,both,both,write,both,read,both" />
  <parameter name="SECURED_RANGE_PAIRS" value="0,0,0,0,0,0,0,0,0,0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="110" />
  <parameter name="SECURED_RANGE_LIST" value="0,0,0,0,0,0,0,0,0,0" />
  <parameter name="DECODER_TYPE" value="0" />
  <parameter name="PKT_PROTECTION_H" value="100" />
  <parameter
     name="END_ADDRESS"
     value="0x40,0x1200000,0x1201000,0x1201800,0x1201c00,0x1202000,0x1202020,0x1202040,0x1202048,0x1202050" />
  <parameter name="PKT_PROTECTION_L" value="98" />
  <parameter name="PKT_TRANS_WRITE" value="63" />
  <parameter name="DEFAULT_DESTID" value="8" />
  <parameter name="DESTINATION_ID" value="2,8,3,7,0,1,5,4,9,6" />
  <parameter name="NON_SECURED_TAG" value="1,1,1,1,1,1,1,1,1,1" />
  <generatedFiles>
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/MebX_Qsys_Project_Burst_mm_interconnect_0_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="MebX_Qsys_Project_Burst_mm_interconnect_0" as="router" />
  <messages>
   <message level="Debug" culprit="MebX_Qsys_Project_Burst">queue size: 95 starting:altera_merlin_router "submodules/MebX_Qsys_Project_Burst_mm_interconnect_0_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:16.1:CHANNEL_ID=10,01,DECODER_TYPE=0,DEFAULT_CHANNEL=1,DEFAULT_DESTID=8,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=8,7,END_ADDRESS=0x1200000,0x1201800,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:74) byte_cnt(73:67) trans_exclusive(66) trans_lock(65) trans_read(64) trans_write(63) trans_posted(62) trans_compressed_read(61) addr(60:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,PKT_ADDR_H=60,PKT_ADDR_L=36,PKT_DEST_ID_H=96,PKT_DEST_ID_L=93,PKT_PROTECTION_H=100,PKT_PROTECTION_L=98,PKT_TRANS_READ=64,PKT_TRANS_WRITE=63,SECURED_RANGE_LIST=0,0,SECURED_RANGE_PAIRS=0,0,SLAVES_INFO=8:10:0x1100000:0x1200000:both:1:0:0:1,7:01:0x1201000:0x1201800:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x1100000,0x1201000,ST_CHANNEL_W=10,ST_DATA_W=110,TYPE_OF_TRANSACTION=both,both"
   instancePathKey="MebX_Qsys_Project_Burst:.:mm_interconnect_0:.:router_001"
   kind="altera_merlin_router"
   version="16.1"
   name="MebX_Qsys_Project_Burst_mm_interconnect_0_router_001">
  <parameter name="ST_CHANNEL_W" value="10" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="64" />
  <parameter name="START_ADDRESS" value="0x1100000,0x1201000" />
  <parameter name="DEFAULT_CHANNEL" value="1" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter
     name="SLAVES_INFO"
     value="8:10:0x1100000:0x1200000:both:1:0:0:1,7:01:0x1201000:0x1201800:both:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="60" />
  <parameter name="PKT_DEST_ID_H" value="96" />
  <parameter name="PKT_ADDR_L" value="36" />
  <parameter name="PKT_DEST_ID_L" value="93" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:74) byte_cnt(73:67) trans_exclusive(66) trans_lock(65) trans_read(64) trans_write(63) trans_posted(62) trans_compressed_read(61) addr(60:36) byteen(35:32) data(31:0)" />
  <parameter name="CHANNEL_ID" value="10,01" />
  <parameter name="TYPE_OF_TRANSACTION" value="both,both" />
  <parameter name="SECURED_RANGE_PAIRS" value="0,0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="110" />
  <parameter name="SECURED_RANGE_LIST" value="0,0" />
  <parameter name="DECODER_TYPE" value="0" />
  <parameter name="PKT_PROTECTION_H" value="100" />
  <parameter name="END_ADDRESS" value="0x1200000,0x1201800" />
  <parameter name="PKT_PROTECTION_L" value="98" />
  <parameter name="PKT_TRANS_WRITE" value="63" />
  <parameter name="DEFAULT_DESTID" value="8" />
  <parameter name="DESTINATION_ID" value="8,7" />
  <parameter name="NON_SECURED_TAG" value="1,1" />
  <generatedFiles>
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/MebX_Qsys_Project_Burst_mm_interconnect_0_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="MebX_Qsys_Project_Burst_mm_interconnect_0"
     as="router_001" />
  <messages>
   <message level="Debug" culprit="MebX_Qsys_Project_Burst">queue size: 94 starting:altera_merlin_router "submodules/MebX_Qsys_Project_Burst_mm_interconnect_0_router_001"</message>
   <message level="Info" culprit="router_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_001</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:16.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:74) byte_cnt(73:67) trans_exclusive(66) trans_lock(65) trans_read(64) trans_write(63) trans_posted(62) trans_compressed_read(61) addr(60:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=60,PKT_ADDR_L=36,PKT_DEST_ID_H=96,PKT_DEST_ID_L=93,PKT_PROTECTION_H=100,PKT_PROTECTION_L=98,PKT_TRANS_READ=64,PKT_TRANS_WRITE=63,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=10,ST_DATA_W=110,TYPE_OF_TRANSACTION=both"
   instancePathKey="MebX_Qsys_Project_Burst:.:mm_interconnect_0:.:router_002"
   kind="altera_merlin_router"
   version="16.1"
   name="MebX_Qsys_Project_Burst_mm_interconnect_0_router_002">
  <parameter name="ST_CHANNEL_W" value="10" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="64" />
  <parameter name="START_ADDRESS" value="0x0" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter name="SLAVES_INFO" value="0:1:0x0:0x0:both:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="60" />
  <parameter name="PKT_DEST_ID_H" value="96" />
  <parameter name="PKT_ADDR_L" value="36" />
  <parameter name="PKT_DEST_ID_L" value="93" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:74) byte_cnt(73:67) trans_exclusive(66) trans_lock(65) trans_read(64) trans_write(63) trans_posted(62) trans_compressed_read(61) addr(60:36) byteen(35:32) data(31:0)" />
  <parameter name="CHANNEL_ID" value="1" />
  <parameter name="TYPE_OF_TRANSACTION" value="both" />
  <parameter name="SECURED_RANGE_PAIRS" value="0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="110" />
  <parameter name="SECURED_RANGE_LIST" value="0" />
  <parameter name="DECODER_TYPE" value="1" />
  <parameter name="PKT_PROTECTION_H" value="100" />
  <parameter name="END_ADDRESS" value="0x0" />
  <parameter name="PKT_PROTECTION_L" value="98" />
  <parameter name="PKT_TRANS_WRITE" value="63" />
  <parameter name="DEFAULT_DESTID" value="0" />
  <parameter name="DESTINATION_ID" value="0" />
  <parameter name="NON_SECURED_TAG" value="1" />
  <generatedFiles>
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/MebX_Qsys_Project_Burst_mm_interconnect_0_router_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="MebX_Qsys_Project_Burst_mm_interconnect_0"
     as="router_002,router_003,router_004,router_005,router_006,router_009,router_011" />
  <messages>
   <message level="Debug" culprit="MebX_Qsys_Project_Burst">queue size: 93 starting:altera_merlin_router "submodules/MebX_Qsys_Project_Burst_mm_interconnect_0_router_002"</message>
   <message level="Info" culprit="router_002"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_002</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:16.1:CHANNEL_ID=01,10,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,1,END_ADDRESS=0x0,0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:74) byte_cnt(73:67) trans_exclusive(66) trans_lock(65) trans_read(64) trans_write(63) trans_posted(62) trans_compressed_read(61) addr(60:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,PKT_ADDR_H=60,PKT_ADDR_L=36,PKT_DEST_ID_H=96,PKT_DEST_ID_L=93,PKT_PROTECTION_H=100,PKT_PROTECTION_L=98,PKT_TRANS_READ=64,PKT_TRANS_WRITE=63,SECURED_RANGE_LIST=0,0,SECURED_RANGE_PAIRS=0,0,SLAVES_INFO=0:01:0x0:0x0:both:1:0:0:1,1:10:0x0:0x0:read:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x0,ST_CHANNEL_W=10,ST_DATA_W=110,TYPE_OF_TRANSACTION=both,read"
   instancePathKey="MebX_Qsys_Project_Burst:.:mm_interconnect_0:.:router_007"
   kind="altera_merlin_router"
   version="16.1"
   name="MebX_Qsys_Project_Burst_mm_interconnect_0_router_007">
  <parameter name="ST_CHANNEL_W" value="10" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="64" />
  <parameter name="START_ADDRESS" value="0x0,0x0" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter
     name="SLAVES_INFO"
     value="0:01:0x0:0x0:both:1:0:0:1,1:10:0x0:0x0:read:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="60" />
  <parameter name="PKT_DEST_ID_H" value="96" />
  <parameter name="PKT_ADDR_L" value="36" />
  <parameter name="PKT_DEST_ID_L" value="93" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:74) byte_cnt(73:67) trans_exclusive(66) trans_lock(65) trans_read(64) trans_write(63) trans_posted(62) trans_compressed_read(61) addr(60:36) byteen(35:32) data(31:0)" />
  <parameter name="CHANNEL_ID" value="01,10" />
  <parameter name="TYPE_OF_TRANSACTION" value="both,read" />
  <parameter name="SECURED_RANGE_PAIRS" value="0,0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="110" />
  <parameter name="SECURED_RANGE_LIST" value="0,0" />
  <parameter name="DECODER_TYPE" value="1" />
  <parameter name="PKT_PROTECTION_H" value="100" />
  <parameter name="END_ADDRESS" value="0x0,0x0" />
  <parameter name="PKT_PROTECTION_L" value="98" />
  <parameter name="PKT_TRANS_WRITE" value="63" />
  <parameter name="DEFAULT_DESTID" value="0" />
  <parameter name="DESTINATION_ID" value="0,1" />
  <parameter name="NON_SECURED_TAG" value="1,1" />
  <generatedFiles>
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/MebX_Qsys_Project_Burst_mm_interconnect_0_router_007.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="MebX_Qsys_Project_Burst_mm_interconnect_0"
     as="router_007,router_010" />
  <messages>
   <message level="Debug" culprit="MebX_Qsys_Project_Burst">queue size: 88 starting:altera_merlin_router "submodules/MebX_Qsys_Project_Burst_mm_interconnect_0_router_007"</message>
   <message level="Info" culprit="router_007"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_007</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:16.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(361:359) response_status(358:357) cache(356:353) protection(352:350) thread_id(349) dest_id(348:345) src_id(344:341) qos(340) begin_burst(339) data_sideband(338) addr_sideband(337) burst_type(336:335) burst_size(334:332) burstwrap(331:326) byte_cnt(325:319) trans_exclusive(318) trans_lock(317) trans_read(316) trans_write(315) trans_posted(314) trans_compressed_read(313) addr(312:288) byteen(287:256) data(255:0),NON_SECURED_TAG=1,PKT_ADDR_H=312,PKT_ADDR_L=288,PKT_DEST_ID_H=348,PKT_DEST_ID_L=345,PKT_PROTECTION_H=352,PKT_PROTECTION_L=350,PKT_TRANS_READ=316,PKT_TRANS_WRITE=315,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=10,ST_DATA_W=362,TYPE_OF_TRANSACTION=both"
   instancePathKey="MebX_Qsys_Project_Burst:.:mm_interconnect_0:.:router_008"
   kind="altera_merlin_router"
   version="16.1"
   name="MebX_Qsys_Project_Burst_mm_interconnect_0_router_008">
  <parameter name="ST_CHANNEL_W" value="10" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="316" />
  <parameter name="START_ADDRESS" value="0x0" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter name="SLAVES_INFO" value="0:1:0x0:0x0:both:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="312" />
  <parameter name="PKT_DEST_ID_H" value="348" />
  <parameter name="PKT_ADDR_L" value="288" />
  <parameter name="PKT_DEST_ID_L" value="345" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(361:359) response_status(358:357) cache(356:353) protection(352:350) thread_id(349) dest_id(348:345) src_id(344:341) qos(340) begin_burst(339) data_sideband(338) addr_sideband(337) burst_type(336:335) burst_size(334:332) burstwrap(331:326) byte_cnt(325:319) trans_exclusive(318) trans_lock(317) trans_read(316) trans_write(315) trans_posted(314) trans_compressed_read(313) addr(312:288) byteen(287:256) data(255:0)" />
  <parameter name="CHANNEL_ID" value="1" />
  <parameter name="TYPE_OF_TRANSACTION" value="both" />
  <parameter name="SECURED_RANGE_PAIRS" value="0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="362" />
  <parameter name="SECURED_RANGE_LIST" value="0" />
  <parameter name="DECODER_TYPE" value="1" />
  <parameter name="PKT_PROTECTION_H" value="352" />
  <parameter name="END_ADDRESS" value="0x0" />
  <parameter name="PKT_PROTECTION_L" value="350" />
  <parameter name="PKT_TRANS_WRITE" value="315" />
  <parameter name="DEFAULT_DESTID" value="0" />
  <parameter name="DESTINATION_ID" value="0" />
  <parameter name="NON_SECURED_TAG" value="1" />
  <generatedFiles>
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/MebX_Qsys_Project_Burst_mm_interconnect_0_router_008.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="MebX_Qsys_Project_Burst_mm_interconnect_0"
     as="router_008" />
  <messages>
   <message level="Debug" culprit="MebX_Qsys_Project_Burst">queue size: 87 starting:altera_merlin_router "submodules/MebX_Qsys_Project_Burst_mm_interconnect_0_router_008"</message>
   <message level="Info" culprit="router_008"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_008</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_traffic_limiter:16.1:ENFORCE_ORDER=1,MAX_BURST_LENGTH=8,MAX_OUTSTANDING_RESPONSES=3,MERLIN_PACKET_FORMAT=ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:74) byte_cnt(73:67) trans_exclusive(66) trans_lock(65) trans_read(64) trans_write(63) trans_posted(62) trans_compressed_read(61) addr(60:36) byteen(35:32) data(31:0),PIPELINED=0,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=73,PKT_BYTE_CNT_L=67,PKT_DEST_ID_H=96,PKT_DEST_ID_L=93,PKT_SRC_ID_H=92,PKT_SRC_ID_L=89,PKT_THREAD_ID_H=97,PKT_THREAD_ID_L=97,PKT_TRANS_POSTED=62,PKT_TRANS_WRITE=63,PREVENT_HAZARDS=0,REORDER=0,ST_CHANNEL_W=10,ST_DATA_W=110,SUPPORTS_NONPOSTED_WRITES=0,SUPPORTS_POSTED_WRITES=1,VALID_WIDTH=10"
   instancePathKey="MebX_Qsys_Project_Burst:.:mm_interconnect_0:.:nios2_gen2_0_instruction_master_limiter"
   kind="altera_merlin_traffic_limiter"
   version="16.1"
   name="altera_merlin_traffic_limiter">
  <generatedFiles>
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/altera_merlin_traffic_limiter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/altera_merlin_reorder_memory.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_traffic_limiter/altera_merlin_traffic_limiter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="MebX_Qsys_Project_Burst_mm_interconnect_0"
     as="nios2_gen2_0_instruction_master_limiter" />
  <instantiator
     instantiator="MebX_Qsys_Project_Burst_mm_interconnect_1"
     as="clock_bridge_afi_50_m0_limiter" />
  <instantiator
     instantiator="MebX_Qsys_Project_Burst_mm_interconnect_2"
     as="dma_DDR_M_mm_read_limiter" />
  <messages>
   <message level="Debug" culprit="MebX_Qsys_Project_Burst">queue size: 83 starting:altera_merlin_traffic_limiter "submodules/altera_merlin_traffic_limiter"</message>
   <message level="Info" culprit="nios2_gen2_0_instruction_master_limiter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_traffic_limiter</b> "<b>nios2_gen2_0_instruction_master_limiter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/altera_avalon_sc_fifo.v</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_burst_adapter:16.1:ADAPTER_VERSION=13.1,BURSTWRAP_CONST_MASK=31,BURSTWRAP_CONST_VALUE=31,BYTEENABLE_SYNTHESIS=1,COMPRESSED_READ_SUPPORT=1,INCOMPLETE_WRAP_SUPPORT=0,IN_NARROW_SIZE=0,MERLIN_PACKET_FORMAT=ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:74) byte_cnt(73:67) trans_exclusive(66) trans_lock(65) trans_read(64) trans_write(63) trans_posted(62) trans_compressed_read(61) addr(60:36) byteen(35:32) data(31:0),NO_WRAP_SUPPORT=0,OUT_BURSTWRAP_H=79,OUT_BYTE_CNT_H=69,OUT_COMPLETE_WRAP=0,OUT_FIXED=0,OUT_NARROW_SIZE=0,PIPE_INPUTS=0,PKT_ADDR_H=60,PKT_ADDR_L=36,PKT_BEGIN_BURST=87,PKT_BURSTWRAP_H=79,PKT_BURSTWRAP_L=74,PKT_BURST_SIZE_H=82,PKT_BURST_SIZE_L=80,PKT_BURST_TYPE_H=84,PKT_BURST_TYPE_L=83,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=73,PKT_BYTE_CNT_L=67,PKT_TRANS_COMPRESSED_READ=61,PKT_TRANS_READ=64,PKT_TRANS_WRITE=63,ST_CHANNEL_W=10,ST_DATA_W=110"
   instancePathKey="MebX_Qsys_Project_Burst:.:mm_interconnect_0:.:nios2_gen2_0_debug_mem_slave_burst_adapter"
   kind="altera_merlin_burst_adapter"
   version="16.1"
   name="altera_merlin_burst_adapter">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:74) byte_cnt(73:67) trans_exclusive(66) trans_lock(65) trans_read(64) trans_write(63) trans_posted(62) trans_compressed_read(61) addr(60:36) byteen(35:32) data(31:0)" />
  <parameter name="PKT_TRANS_COMPRESSED_READ" value="61" />
  <generatedFiles>
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/altera_merlin_burst_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/altera_merlin_burst_adapter_new.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/altera_incr_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/altera_wrap_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/altera_default_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/altera_merlin_address_alignment.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/altera_avalon_st_pipeline_stage.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_burst_adapter/altera_merlin_burst_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="MebX_Qsys_Project_Burst_mm_interconnect_0"
     as="nios2_gen2_0_debug_mem_slave_burst_adapter,onchip_memory_s1_burst_adapter" />
  <messages>
   <message level="Debug" culprit="MebX_Qsys_Project_Burst">queue size: 82 starting:altera_merlin_burst_adapter "submodules/altera_merlin_burst_adapter"</message>
   <message level="Info" culprit="nios2_gen2_0_debug_mem_slave_burst_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_burst_adapter</b> "<b>nios2_gen2_0_debug_mem_slave_burst_adapter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:16.1:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=Stratix IV,MERLIN_PACKET_FORMAT=ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:74) byte_cnt(73:67) trans_exclusive(66) trans_lock(65) trans_read(64) trans_write(63) trans_posted(62) trans_compressed_read(61) addr(60:36) byteen(35:32) data(31:0),NUM_OUTPUTS=10,ST_CHANNEL_W=10,ST_DATA_W=110,VALID_WIDTH=1"
   instancePathKey="MebX_Qsys_Project_Burst:.:mm_interconnect_0:.:cmd_demux"
   kind="altera_merlin_demultiplexer"
   version="16.1"
   name="MebX_Qsys_Project_Burst_mm_interconnect_0_cmd_demux">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:74) byte_cnt(73:67) trans_exclusive(66) trans_lock(65) trans_read(64) trans_write(63) trans_posted(62) trans_compressed_read(61) addr(60:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="10" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="100000000" />
  <parameter name="VALID_WIDTH" value="1" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Stratix IV" />
  <parameter name="ST_DATA_W" value="110" />
  <parameter name="NUM_OUTPUTS" value="10" />
  <generatedFiles>
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/MebX_Qsys_Project_Burst_mm_interconnect_0_cmd_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="MebX_Qsys_Project_Burst_mm_interconnect_0"
     as="cmd_demux" />
  <messages>
   <message level="Debug" culprit="MebX_Qsys_Project_Burst">queue size: 80 starting:altera_merlin_demultiplexer "submodules/MebX_Qsys_Project_Burst_mm_interconnect_0_cmd_demux"</message>
   <message level="Info" culprit="cmd_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:16.1:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=Stratix IV,MERLIN_PACKET_FORMAT=ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:74) byte_cnt(73:67) trans_exclusive(66) trans_lock(65) trans_read(64) trans_write(63) trans_posted(62) trans_compressed_read(61) addr(60:36) byteen(35:32) data(31:0),NUM_OUTPUTS=2,ST_CHANNEL_W=10,ST_DATA_W=110,VALID_WIDTH=10"
   instancePathKey="MebX_Qsys_Project_Burst:.:mm_interconnect_0:.:cmd_demux_001"
   kind="altera_merlin_demultiplexer"
   version="16.1"
   name="MebX_Qsys_Project_Burst_mm_interconnect_0_cmd_demux_001">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:74) byte_cnt(73:67) trans_exclusive(66) trans_lock(65) trans_read(64) trans_write(63) trans_posted(62) trans_compressed_read(61) addr(60:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="10" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="100000000" />
  <parameter name="VALID_WIDTH" value="10" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Stratix IV" />
  <parameter name="ST_DATA_W" value="110" />
  <parameter name="NUM_OUTPUTS" value="2" />
  <generatedFiles>
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/MebX_Qsys_Project_Burst_mm_interconnect_0_cmd_demux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="MebX_Qsys_Project_Burst_mm_interconnect_0"
     as="cmd_demux_001" />
  <messages>
   <message level="Debug" culprit="MebX_Qsys_Project_Burst">queue size: 79 starting:altera_merlin_demultiplexer "submodules/MebX_Qsys_Project_Burst_mm_interconnect_0_cmd_demux_001"</message>
   <message level="Info" culprit="cmd_demux_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux_001</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:16.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:74) byte_cnt(73:67) trans_exclusive(66) trans_lock(65) trans_read(64) trans_write(63) trans_posted(62) trans_compressed_read(61) addr(60:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=65,ST_CHANNEL_W=10,ST_DATA_W=110,USE_EXTERNAL_ARB=0"
   instancePathKey="MebX_Qsys_Project_Burst:.:mm_interconnect_0:.:cmd_mux"
   kind="altera_merlin_multiplexer"
   version="16.1"
   name="MebX_Qsys_Project_Burst_mm_interconnect_0_cmd_mux">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:74) byte_cnt(73:67) trans_exclusive(66) trans_lock(65) trans_read(64) trans_write(63) trans_posted(62) trans_compressed_read(61) addr(60:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="10" />
  <parameter name="ARBITRATION_SHARES" value="1" />
  <parameter name="NUM_INPUTS" value="1" />
  <parameter name="PIPELINE_ARB" value="1" />
  <parameter name="ARBITRATION_SCHEME" value="round-robin" />
  <parameter name="ST_DATA_W" value="110" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="65" />
  <generatedFiles>
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/MebX_Qsys_Project_Burst_mm_interconnect_0_cmd_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="MebX_Qsys_Project_Burst_mm_interconnect_0"
     as="cmd_mux,cmd_mux_001,cmd_mux_002,cmd_mux_003,cmd_mux_004,cmd_mux_006,cmd_mux_007,cmd_mux_009" />
  <messages>
   <message level="Debug" culprit="MebX_Qsys_Project_Burst">queue size: 78 starting:altera_merlin_multiplexer "submodules/MebX_Qsys_Project_Burst_mm_interconnect_0_cmd_mux"</message>
   <message level="Info" culprit="cmd_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:16.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,1,MERLIN_PACKET_FORMAT=ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:74) byte_cnt(73:67) trans_exclusive(66) trans_lock(65) trans_read(64) trans_write(63) trans_posted(62) trans_compressed_read(61) addr(60:36) byteen(35:32) data(31:0),NUM_INPUTS=2,PIPELINE_ARB=1,PKT_TRANS_LOCK=65,ST_CHANNEL_W=10,ST_DATA_W=110,USE_EXTERNAL_ARB=0"
   instancePathKey="MebX_Qsys_Project_Burst:.:mm_interconnect_0:.:cmd_mux_005"
   kind="altera_merlin_multiplexer"
   version="16.1"
   name="MebX_Qsys_Project_Burst_mm_interconnect_0_cmd_mux_005">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:74) byte_cnt(73:67) trans_exclusive(66) trans_lock(65) trans_read(64) trans_write(63) trans_posted(62) trans_compressed_read(61) addr(60:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="10" />
  <parameter name="ARBITRATION_SHARES" value="1,1" />
  <parameter name="NUM_INPUTS" value="2" />
  <parameter name="PIPELINE_ARB" value="1" />
  <parameter name="ARBITRATION_SCHEME" value="round-robin" />
  <parameter name="ST_DATA_W" value="110" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="65" />
  <generatedFiles>
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/MebX_Qsys_Project_Burst_mm_interconnect_0_cmd_mux_005.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="MebX_Qsys_Project_Burst_mm_interconnect_0"
     as="cmd_mux_005,cmd_mux_008" />
  <messages>
   <message level="Debug" culprit="MebX_Qsys_Project_Burst">queue size: 73 starting:altera_merlin_multiplexer "submodules/MebX_Qsys_Project_Burst_mm_interconnect_0_cmd_mux_005"</message>
   <message level="Info" culprit="cmd_mux_005"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux_005</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:16.1:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=Stratix IV,MERLIN_PACKET_FORMAT=ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:74) byte_cnt(73:67) trans_exclusive(66) trans_lock(65) trans_read(64) trans_write(63) trans_posted(62) trans_compressed_read(61) addr(60:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=10,ST_DATA_W=110,VALID_WIDTH=1"
   instancePathKey="MebX_Qsys_Project_Burst:.:mm_interconnect_0:.:rsp_demux"
   kind="altera_merlin_demultiplexer"
   version="16.1"
   name="MebX_Qsys_Project_Burst_mm_interconnect_0_rsp_demux">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:74) byte_cnt(73:67) trans_exclusive(66) trans_lock(65) trans_read(64) trans_write(63) trans_posted(62) trans_compressed_read(61) addr(60:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="10" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="100000000" />
  <parameter name="VALID_WIDTH" value="1" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Stratix IV" />
  <parameter name="ST_DATA_W" value="110" />
  <parameter name="NUM_OUTPUTS" value="1" />
  <generatedFiles>
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/MebX_Qsys_Project_Burst_mm_interconnect_0_rsp_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="MebX_Qsys_Project_Burst_mm_interconnect_0"
     as="rsp_demux,rsp_demux_001,rsp_demux_002,rsp_demux_003,rsp_demux_004,rsp_demux_006,rsp_demux_007,rsp_demux_009" />
  <messages>
   <message level="Debug" culprit="MebX_Qsys_Project_Burst">queue size: 68 starting:altera_merlin_demultiplexer "submodules/MebX_Qsys_Project_Burst_mm_interconnect_0_rsp_demux"</message>
   <message level="Info" culprit="rsp_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:16.1:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=Stratix IV,MERLIN_PACKET_FORMAT=ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:74) byte_cnt(73:67) trans_exclusive(66) trans_lock(65) trans_read(64) trans_write(63) trans_posted(62) trans_compressed_read(61) addr(60:36) byteen(35:32) data(31:0),NUM_OUTPUTS=2,ST_CHANNEL_W=10,ST_DATA_W=110,VALID_WIDTH=1"
   instancePathKey="MebX_Qsys_Project_Burst:.:mm_interconnect_0:.:rsp_demux_005"
   kind="altera_merlin_demultiplexer"
   version="16.1"
   name="MebX_Qsys_Project_Burst_mm_interconnect_0_rsp_demux_005">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:74) byte_cnt(73:67) trans_exclusive(66) trans_lock(65) trans_read(64) trans_write(63) trans_posted(62) trans_compressed_read(61) addr(60:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="10" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="100000000" />
  <parameter name="VALID_WIDTH" value="1" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Stratix IV" />
  <parameter name="ST_DATA_W" value="110" />
  <parameter name="NUM_OUTPUTS" value="2" />
  <generatedFiles>
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/MebX_Qsys_Project_Burst_mm_interconnect_0_rsp_demux_005.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="MebX_Qsys_Project_Burst_mm_interconnect_0"
     as="rsp_demux_005,rsp_demux_008" />
  <messages>
   <message level="Debug" culprit="MebX_Qsys_Project_Burst">queue size: 63 starting:altera_merlin_demultiplexer "submodules/MebX_Qsys_Project_Burst_mm_interconnect_0_rsp_demux_005"</message>
   <message level="Info" culprit="rsp_demux_005"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux_005</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:16.1:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,1,1,1,1,1,1,1,1,1,MERLIN_PACKET_FORMAT=ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:74) byte_cnt(73:67) trans_exclusive(66) trans_lock(65) trans_read(64) trans_write(63) trans_posted(62) trans_compressed_read(61) addr(60:36) byteen(35:32) data(31:0),NUM_INPUTS=10,PIPELINE_ARB=0,PKT_TRANS_LOCK=65,ST_CHANNEL_W=10,ST_DATA_W=110,USE_EXTERNAL_ARB=0"
   instancePathKey="MebX_Qsys_Project_Burst:.:mm_interconnect_0:.:rsp_mux"
   kind="altera_merlin_multiplexer"
   version="16.1"
   name="MebX_Qsys_Project_Burst_mm_interconnect_0_rsp_mux">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:74) byte_cnt(73:67) trans_exclusive(66) trans_lock(65) trans_read(64) trans_write(63) trans_posted(62) trans_compressed_read(61) addr(60:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="10" />
  <parameter name="ARBITRATION_SHARES" value="1,1,1,1,1,1,1,1,1,1" />
  <parameter name="NUM_INPUTS" value="10" />
  <parameter name="PIPELINE_ARB" value="0" />
  <parameter name="ARBITRATION_SCHEME" value="no-arb" />
  <parameter name="ST_DATA_W" value="110" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="65" />
  <generatedFiles>
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/MebX_Qsys_Project_Burst_mm_interconnect_0_rsp_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="MebX_Qsys_Project_Burst_mm_interconnect_0" as="rsp_mux" />
  <messages>
   <message level="Debug" culprit="MebX_Qsys_Project_Burst">queue size: 58 starting:altera_merlin_multiplexer "submodules/MebX_Qsys_Project_Burst_mm_interconnect_0_rsp_mux"</message>
   <message level="Info" culprit="rsp_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:16.1:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,1,MERLIN_PACKET_FORMAT=ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:74) byte_cnt(73:67) trans_exclusive(66) trans_lock(65) trans_read(64) trans_write(63) trans_posted(62) trans_compressed_read(61) addr(60:36) byteen(35:32) data(31:0),NUM_INPUTS=2,PIPELINE_ARB=0,PKT_TRANS_LOCK=65,ST_CHANNEL_W=10,ST_DATA_W=110,USE_EXTERNAL_ARB=0"
   instancePathKey="MebX_Qsys_Project_Burst:.:mm_interconnect_0:.:rsp_mux_001"
   kind="altera_merlin_multiplexer"
   version="16.1"
   name="MebX_Qsys_Project_Burst_mm_interconnect_0_rsp_mux_001">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:74) byte_cnt(73:67) trans_exclusive(66) trans_lock(65) trans_read(64) trans_write(63) trans_posted(62) trans_compressed_read(61) addr(60:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="10" />
  <parameter name="ARBITRATION_SHARES" value="1,1" />
  <parameter name="NUM_INPUTS" value="2" />
  <parameter name="PIPELINE_ARB" value="0" />
  <parameter name="ARBITRATION_SCHEME" value="no-arb" />
  <parameter name="ST_DATA_W" value="110" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="65" />
  <generatedFiles>
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/MebX_Qsys_Project_Burst_mm_interconnect_0_rsp_mux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="MebX_Qsys_Project_Burst_mm_interconnect_0"
     as="rsp_mux_001" />
  <messages>
   <message level="Debug" culprit="MebX_Qsys_Project_Burst">queue size: 57 starting:altera_merlin_multiplexer "submodules/MebX_Qsys_Project_Burst_mm_interconnect_0_rsp_mux_001"</message>
   <message level="Info" culprit="rsp_mux_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux_001</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_width_adapter:16.1:COMMAND_SIZE_W=3,CONSTANT_BURST_SIZE=1,ENABLE_ADDRESS_ALIGNMENT=0,IN_MERLIN_PACKET_FORMAT=ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:74) byte_cnt(73:67) trans_exclusive(66) trans_lock(65) trans_read(64) trans_write(63) trans_posted(62) trans_compressed_read(61) addr(60:36) byteen(35:32) data(31:0),IN_PKT_ADDR_H=60,IN_PKT_ADDR_L=36,IN_PKT_BURSTWRAP_H=79,IN_PKT_BURSTWRAP_L=74,IN_PKT_BURST_SIZE_H=82,IN_PKT_BURST_SIZE_L=80,IN_PKT_BURST_TYPE_H=84,IN_PKT_BURST_TYPE_L=83,IN_PKT_BYTEEN_H=35,IN_PKT_BYTEEN_L=32,IN_PKT_BYTE_CNT_H=73,IN_PKT_BYTE_CNT_L=67,IN_PKT_DATA_H=31,IN_PKT_DATA_L=0,IN_PKT_ORI_BURST_SIZE_H=109,IN_PKT_ORI_BURST_SIZE_L=107,IN_PKT_RESPONSE_STATUS_H=106,IN_PKT_RESPONSE_STATUS_L=105,IN_PKT_TRANS_COMPRESSED_READ=61,IN_PKT_TRANS_EXCLUSIVE=66,IN_PKT_TRANS_WRITE=63,IN_ST_DATA_W=110,OPTIMIZE_FOR_RSP=0,OUT_MERLIN_PACKET_FORMAT=ori_burst_size(361:359) response_status(358:357) cache(356:353) protection(352:350) thread_id(349) dest_id(348:345) src_id(344:341) qos(340) begin_burst(339) data_sideband(338) addr_sideband(337) burst_type(336:335) burst_size(334:332) burstwrap(331:326) byte_cnt(325:319) trans_exclusive(318) trans_lock(317) trans_read(316) trans_write(315) trans_posted(314) trans_compressed_read(313) addr(312:288) byteen(287:256) data(255:0),OUT_PKT_ADDR_H=312,OUT_PKT_ADDR_L=288,OUT_PKT_BURST_SIZE_H=334,OUT_PKT_BURST_SIZE_L=332,OUT_PKT_BURST_TYPE_H=336,OUT_PKT_BURST_TYPE_L=335,OUT_PKT_BYTEEN_H=287,OUT_PKT_BYTEEN_L=256,OUT_PKT_BYTE_CNT_H=325,OUT_PKT_BYTE_CNT_L=319,OUT_PKT_DATA_H=255,OUT_PKT_DATA_L=0,OUT_PKT_ORI_BURST_SIZE_H=361,OUT_PKT_ORI_BURST_SIZE_L=359,OUT_PKT_RESPONSE_STATUS_H=358,OUT_PKT_RESPONSE_STATUS_L=357,OUT_PKT_TRANS_COMPRESSED_READ=313,OUT_PKT_TRANS_EXCLUSIVE=318,OUT_ST_DATA_W=362,PACKING=1,RESPONSE_PATH=0,ST_CHANNEL_W=10"
   instancePathKey="MebX_Qsys_Project_Burst:.:mm_interconnect_0:.:dma_DDR_M_descriptor_slave_cmd_width_adapter"
   kind="altera_merlin_width_adapter"
   version="16.1"
   name="altera_merlin_width_adapter">
  <parameter name="OUT_PKT_ORI_BURST_SIZE_H" value="361" />
  <parameter name="OUT_PKT_ORI_BURST_SIZE_L" value="359" />
  <parameter name="IN_PKT_ORI_BURST_SIZE_H" value="109" />
  <parameter
     name="OUT_MERLIN_PACKET_FORMAT"
     value="ori_burst_size(361:359) response_status(358:357) cache(356:353) protection(352:350) thread_id(349) dest_id(348:345) src_id(344:341) qos(340) begin_burst(339) data_sideband(338) addr_sideband(337) burst_type(336:335) burst_size(334:332) burstwrap(331:326) byte_cnt(325:319) trans_exclusive(318) trans_lock(317) trans_read(316) trans_write(315) trans_posted(314) trans_compressed_read(313) addr(312:288) byteen(287:256) data(255:0)" />
  <parameter
     name="IN_MERLIN_PACKET_FORMAT"
     value="ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:74) byte_cnt(73:67) trans_exclusive(66) trans_lock(65) trans_read(64) trans_write(63) trans_posted(62) trans_compressed_read(61) addr(60:36) byteen(35:32) data(31:0)" />
  <parameter name="IN_PKT_ORI_BURST_SIZE_L" value="107" />
  <generatedFiles>
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/altera_merlin_width_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/altera_merlin_address_alignment.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="MebX_Qsys_Project_Burst_mm_interconnect_0"
     as="dma_DDR_M_descriptor_slave_cmd_width_adapter,dma_DDR_M_descriptor_slave_rsp_width_adapter" />
  <messages>
   <message level="Debug" culprit="MebX_Qsys_Project_Burst">queue size: 56 starting:altera_merlin_width_adapter "submodules/altera_merlin_width_adapter"</message>
   <message level="Info" culprit="dma_DDR_M_descriptor_slave_cmd_width_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_width_adapter</b> "<b>dma_DDR_M_descriptor_slave_cmd_width_adapter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/altera_merlin_address_alignment.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/altera_merlin_burst_uncompressor.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_st_adapter:16.1:AUTO_DEVICE=EP4SGX230KF40C2,AUTO_DEVICE_FAMILY=Stratix IV,AUTO_DEVICE_SPEEDGRADE=,inBitsPerSymbol=34,inChannelWidth=0,inDataWidth=34,inEmptyWidth=1,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inUseEmptyPort=0,inUsePackets=0,inUseReady=1,inUseValid=1,outChannelWidth=0,outDataWidth=34,outEmptyWidth=1,outErrorDescriptor=,outErrorWidth=1,outMaxChannel=0,outReadyLatency=0,outUseEmptyPort=0,outUseReady=1,outUseValid=1(altera_clock_bridge:16.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:16.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=0,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(error_adapter:16.1:inBitsPerSymbol=34,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=true,outErrorDescriptor=,outErrorWidth=1)(clock:16.1:)(clock:16.1:)(reset:16.1:)"
   instancePathKey="MebX_Qsys_Project_Burst:.:mm_interconnect_0:.:avalon_st_adapter"
   kind="altera_avalon_st_adapter"
   version="16.1"
   name="MebX_Qsys_Project_Burst_mm_interconnect_0_avalon_st_adapter">
  <parameter name="inUseValid" value="1" />
  <parameter name="inBitsPerSymbol" value="34" />
  <parameter name="outUseEmptyPort" value="0" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="outErrorWidth" value="1" />
  <parameter name="outUseValid" value="1" />
  <parameter name="outMaxChannel" value="0" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="0" />
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inEmptyWidth" value="1" />
  <parameter name="inUseReady" value="1" />
  <parameter name="outReadyLatency" value="0" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Stratix IV" />
  <parameter name="outDataWidth" value="34" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="" />
  <parameter name="inUseEmptyPort" value="0" />
  <parameter name="outChannelWidth" value="0" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="outUseReady" value="1" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="AUTO_DEVICE" value="EP4SGX230KF40C2" />
  <parameter name="inDataWidth" value="34" />
  <parameter name="outErrorDescriptor" value="" />
  <parameter name="outEmptyWidth" value="1" />
  <generatedFiles>
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/MebX_Qsys_Project_Burst_mm_interconnect_0_avalon_st_adapter.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/MebX_Qsys_Project_Burst_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
  </childSourceFiles>
  <instantiator
     instantiator="MebX_Qsys_Project_Burst_mm_interconnect_0"
     as="avalon_st_adapter,avalon_st_adapter_001,avalon_st_adapter_002,avalon_st_adapter_003,avalon_st_adapter_004,avalon_st_adapter_005,avalon_st_adapter_007,avalon_st_adapter_008,avalon_st_adapter_009" />
  <instantiator
     instantiator="MebX_Qsys_Project_Burst_mm_interconnect_1"
     as="avalon_st_adapter,avalon_st_adapter_001" />
  <messages>
   <message level="Debug" culprit="MebX_Qsys_Project_Burst">queue size: 54 starting:altera_avalon_st_adapter "submodules/MebX_Qsys_Project_Burst_mm_interconnect_0_avalon_st_adapter"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter"><![CDATA["<b>avalon_st_adapter</b>" reuses <b>error_adapter</b> "<b>submodules/MebX_Qsys_Project_Burst_mm_interconnect_0_avalon_st_adapter_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="MebX_Qsys_Project_Burst">queue size: 2 starting:error_adapter "submodules/MebX_Qsys_Project_Burst_mm_interconnect_0_avalon_st_adapter_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_st_adapter:16.1:AUTO_DEVICE=EP4SGX230KF40C2,AUTO_DEVICE_FAMILY=Stratix IV,AUTO_DEVICE_SPEEDGRADE=,inBitsPerSymbol=258,inChannelWidth=0,inDataWidth=258,inEmptyWidth=1,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inUseEmptyPort=0,inUsePackets=0,inUseReady=1,inUseValid=1,outChannelWidth=0,outDataWidth=258,outEmptyWidth=1,outErrorDescriptor=,outErrorWidth=1,outMaxChannel=0,outReadyLatency=0,outUseEmptyPort=0,outUseReady=1,outUseValid=1(altera_clock_bridge:16.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:16.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=0,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(error_adapter:16.1:inBitsPerSymbol=258,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=true,outErrorDescriptor=,outErrorWidth=1)(clock:16.1:)(clock:16.1:)(reset:16.1:)"
   instancePathKey="MebX_Qsys_Project_Burst:.:mm_interconnect_0:.:avalon_st_adapter_006"
   kind="altera_avalon_st_adapter"
   version="16.1"
   name="MebX_Qsys_Project_Burst_mm_interconnect_0_avalon_st_adapter_006">
  <parameter name="inUseValid" value="1" />
  <parameter name="inBitsPerSymbol" value="258" />
  <parameter name="outUseEmptyPort" value="0" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="outErrorWidth" value="1" />
  <parameter name="outUseValid" value="1" />
  <parameter name="outMaxChannel" value="0" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="0" />
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inEmptyWidth" value="1" />
  <parameter name="inUseReady" value="1" />
  <parameter name="outReadyLatency" value="0" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Stratix IV" />
  <parameter name="outDataWidth" value="258" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="" />
  <parameter name="inUseEmptyPort" value="0" />
  <parameter name="outChannelWidth" value="0" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="outUseReady" value="1" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="AUTO_DEVICE" value="EP4SGX230KF40C2" />
  <parameter name="inDataWidth" value="258" />
  <parameter name="outErrorDescriptor" value="" />
  <parameter name="outEmptyWidth" value="1" />
  <generatedFiles>
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/MebX_Qsys_Project_Burst_mm_interconnect_0_avalon_st_adapter_006.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/MebX_Qsys_Project_Burst_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
  </childSourceFiles>
  <instantiator
     instantiator="MebX_Qsys_Project_Burst_mm_interconnect_0"
     as="avalon_st_adapter_006" />
  <messages>
   <message level="Debug" culprit="MebX_Qsys_Project_Burst">queue size: 49 starting:altera_avalon_st_adapter "submodules/MebX_Qsys_Project_Burst_mm_interconnect_0_avalon_st_adapter_006"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter_006"><![CDATA["<b>avalon_st_adapter_006</b>" reuses <b>error_adapter</b> "<b>submodules/MebX_Qsys_Project_Burst_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter_006"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter_006</b>"]]></message>
   <message level="Debug" culprit="MebX_Qsys_Project_Burst">queue size: 1 starting:error_adapter "submodules/MebX_Qsys_Project_Burst_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter_006</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:16.1:CHANNEL_ID=10,01,DECODER_TYPE=0,DEFAULT_CHANNEL=1,DEFAULT_DESTID=1,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=1,0,END_ADDRESS=0x20,0x40,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(75:73) response_status(72:71) cache(70:67) protection(66:64) thread_id(63) dest_id(62) src_id(61) qos(60) begin_burst(59) data_sideband(58) addr_sideband(57) burst_type(56:55) burst_size(54:52) burstwrap(51) byte_cnt(50:48) trans_exclusive(47) trans_lock(46) trans_read(45) trans_write(44) trans_posted(43) trans_compressed_read(42) addr(41:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,PKT_ADDR_H=41,PKT_ADDR_L=36,PKT_DEST_ID_H=62,PKT_DEST_ID_L=62,PKT_PROTECTION_H=66,PKT_PROTECTION_L=64,PKT_TRANS_READ=45,PKT_TRANS_WRITE=44,SECURED_RANGE_LIST=0,0,SECURED_RANGE_PAIRS=0,0,SLAVES_INFO=1:10:0x0:0x20:both:1:0:0:1,0:01:0x20:0x40:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x20,ST_CHANNEL_W=2,ST_DATA_W=76,TYPE_OF_TRANSACTION=both,both"
   instancePathKey="MebX_Qsys_Project_Burst:.:mm_interconnect_1:.:router"
   kind="altera_merlin_router"
   version="16.1"
   name="MebX_Qsys_Project_Burst_mm_interconnect_1_router">
  <parameter name="ST_CHANNEL_W" value="2" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="45" />
  <parameter name="START_ADDRESS" value="0x0,0x20" />
  <parameter name="DEFAULT_CHANNEL" value="1" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter
     name="SLAVES_INFO"
     value="1:10:0x0:0x20:both:1:0:0:1,0:01:0x20:0x40:both:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="41" />
  <parameter name="PKT_DEST_ID_H" value="62" />
  <parameter name="PKT_ADDR_L" value="36" />
  <parameter name="PKT_DEST_ID_L" value="62" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(75:73) response_status(72:71) cache(70:67) protection(66:64) thread_id(63) dest_id(62) src_id(61) qos(60) begin_burst(59) data_sideband(58) addr_sideband(57) burst_type(56:55) burst_size(54:52) burstwrap(51) byte_cnt(50:48) trans_exclusive(47) trans_lock(46) trans_read(45) trans_write(44) trans_posted(43) trans_compressed_read(42) addr(41:36) byteen(35:32) data(31:0)" />
  <parameter name="CHANNEL_ID" value="10,01" />
  <parameter name="TYPE_OF_TRANSACTION" value="both,both" />
  <parameter name="SECURED_RANGE_PAIRS" value="0,0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="76" />
  <parameter name="SECURED_RANGE_LIST" value="0,0" />
  <parameter name="DECODER_TYPE" value="0" />
  <parameter name="PKT_PROTECTION_H" value="66" />
  <parameter name="END_ADDRESS" value="0x20,0x40" />
  <parameter name="PKT_PROTECTION_L" value="64" />
  <parameter name="PKT_TRANS_WRITE" value="44" />
  <parameter name="DEFAULT_DESTID" value="1" />
  <parameter name="DESTINATION_ID" value="1,0" />
  <parameter name="NON_SECURED_TAG" value="1,1" />
  <generatedFiles>
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/MebX_Qsys_Project_Burst_mm_interconnect_1_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="MebX_Qsys_Project_Burst_mm_interconnect_1" as="router" />
  <messages>
   <message level="Debug" culprit="MebX_Qsys_Project_Burst">queue size: 38 starting:altera_merlin_router "submodules/MebX_Qsys_Project_Burst_mm_interconnect_1_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:16.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(75:73) response_status(72:71) cache(70:67) protection(66:64) thread_id(63) dest_id(62) src_id(61) qos(60) begin_burst(59) data_sideband(58) addr_sideband(57) burst_type(56:55) burst_size(54:52) burstwrap(51) byte_cnt(50:48) trans_exclusive(47) trans_lock(46) trans_read(45) trans_write(44) trans_posted(43) trans_compressed_read(42) addr(41:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=41,PKT_ADDR_L=36,PKT_DEST_ID_H=62,PKT_DEST_ID_L=62,PKT_PROTECTION_H=66,PKT_PROTECTION_L=64,PKT_TRANS_READ=45,PKT_TRANS_WRITE=44,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=2,ST_DATA_W=76,TYPE_OF_TRANSACTION=both"
   instancePathKey="MebX_Qsys_Project_Burst:.:mm_interconnect_1:.:router_001"
   kind="altera_merlin_router"
   version="16.1"
   name="MebX_Qsys_Project_Burst_mm_interconnect_1_router_001">
  <parameter name="ST_CHANNEL_W" value="2" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="45" />
  <parameter name="START_ADDRESS" value="0x0" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter name="SLAVES_INFO" value="0:1:0x0:0x0:both:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="41" />
  <parameter name="PKT_DEST_ID_H" value="62" />
  <parameter name="PKT_ADDR_L" value="36" />
  <parameter name="PKT_DEST_ID_L" value="62" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(75:73) response_status(72:71) cache(70:67) protection(66:64) thread_id(63) dest_id(62) src_id(61) qos(60) begin_burst(59) data_sideband(58) addr_sideband(57) burst_type(56:55) burst_size(54:52) burstwrap(51) byte_cnt(50:48) trans_exclusive(47) trans_lock(46) trans_read(45) trans_write(44) trans_posted(43) trans_compressed_read(42) addr(41:36) byteen(35:32) data(31:0)" />
  <parameter name="CHANNEL_ID" value="1" />
  <parameter name="TYPE_OF_TRANSACTION" value="both" />
  <parameter name="SECURED_RANGE_PAIRS" value="0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="76" />
  <parameter name="SECURED_RANGE_LIST" value="0" />
  <parameter name="DECODER_TYPE" value="1" />
  <parameter name="PKT_PROTECTION_H" value="66" />
  <parameter name="END_ADDRESS" value="0x0" />
  <parameter name="PKT_PROTECTION_L" value="64" />
  <parameter name="PKT_TRANS_WRITE" value="44" />
  <parameter name="DEFAULT_DESTID" value="0" />
  <parameter name="DESTINATION_ID" value="0" />
  <parameter name="NON_SECURED_TAG" value="1" />
  <generatedFiles>
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/MebX_Qsys_Project_Burst_mm_interconnect_1_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="MebX_Qsys_Project_Burst_mm_interconnect_1"
     as="router_001,router_002" />
  <messages>
   <message level="Debug" culprit="MebX_Qsys_Project_Burst">queue size: 37 starting:altera_merlin_router "submodules/MebX_Qsys_Project_Burst_mm_interconnect_1_router_001"</message>
   <message level="Info" culprit="router_001"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_router</b> "<b>router_001</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:16.1:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Stratix IV,MERLIN_PACKET_FORMAT=ori_burst_size(75:73) response_status(72:71) cache(70:67) protection(66:64) thread_id(63) dest_id(62) src_id(61) qos(60) begin_burst(59) data_sideband(58) addr_sideband(57) burst_type(56:55) burst_size(54:52) burstwrap(51) byte_cnt(50:48) trans_exclusive(47) trans_lock(46) trans_read(45) trans_write(44) trans_posted(43) trans_compressed_read(42) addr(41:36) byteen(35:32) data(31:0),NUM_OUTPUTS=2,ST_CHANNEL_W=2,ST_DATA_W=76,VALID_WIDTH=2"
   instancePathKey="MebX_Qsys_Project_Burst:.:mm_interconnect_1:.:cmd_demux"
   kind="altera_merlin_demultiplexer"
   version="16.1"
   name="MebX_Qsys_Project_Burst_mm_interconnect_1_cmd_demux">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(75:73) response_status(72:71) cache(70:67) protection(66:64) thread_id(63) dest_id(62) src_id(61) qos(60) begin_burst(59) data_sideband(58) addr_sideband(57) burst_type(56:55) burst_size(54:52) burstwrap(51) byte_cnt(50:48) trans_exclusive(47) trans_lock(46) trans_read(45) trans_write(44) trans_posted(43) trans_compressed_read(42) addr(41:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="2" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="50000000" />
  <parameter name="VALID_WIDTH" value="2" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Stratix IV" />
  <parameter name="ST_DATA_W" value="76" />
  <parameter name="NUM_OUTPUTS" value="2" />
  <generatedFiles>
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/MebX_Qsys_Project_Burst_mm_interconnect_1_cmd_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="MebX_Qsys_Project_Burst_mm_interconnect_1"
     as="cmd_demux" />
  <messages>
   <message level="Debug" culprit="MebX_Qsys_Project_Burst">queue size: 34 starting:altera_merlin_demultiplexer "submodules/MebX_Qsys_Project_Burst_mm_interconnect_1_cmd_demux"</message>
   <message level="Info" culprit="cmd_demux"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:16.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(75:73) response_status(72:71) cache(70:67) protection(66:64) thread_id(63) dest_id(62) src_id(61) qos(60) begin_burst(59) data_sideband(58) addr_sideband(57) burst_type(56:55) burst_size(54:52) burstwrap(51) byte_cnt(50:48) trans_exclusive(47) trans_lock(46) trans_read(45) trans_write(44) trans_posted(43) trans_compressed_read(42) addr(41:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=46,ST_CHANNEL_W=2,ST_DATA_W=76,USE_EXTERNAL_ARB=0"
   instancePathKey="MebX_Qsys_Project_Burst:.:mm_interconnect_1:.:cmd_mux"
   kind="altera_merlin_multiplexer"
   version="16.1"
   name="MebX_Qsys_Project_Burst_mm_interconnect_1_cmd_mux">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(75:73) response_status(72:71) cache(70:67) protection(66:64) thread_id(63) dest_id(62) src_id(61) qos(60) begin_burst(59) data_sideband(58) addr_sideband(57) burst_type(56:55) burst_size(54:52) burstwrap(51) byte_cnt(50:48) trans_exclusive(47) trans_lock(46) trans_read(45) trans_write(44) trans_posted(43) trans_compressed_read(42) addr(41:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="2" />
  <parameter name="ARBITRATION_SHARES" value="1" />
  <parameter name="NUM_INPUTS" value="1" />
  <parameter name="PIPELINE_ARB" value="1" />
  <parameter name="ARBITRATION_SCHEME" value="round-robin" />
  <parameter name="ST_DATA_W" value="76" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="46" />
  <generatedFiles>
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/MebX_Qsys_Project_Burst_mm_interconnect_1_cmd_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="MebX_Qsys_Project_Burst_mm_interconnect_1"
     as="cmd_mux,cmd_mux_001" />
  <messages>
   <message level="Debug" culprit="MebX_Qsys_Project_Burst">queue size: 33 starting:altera_merlin_multiplexer "submodules/MebX_Qsys_Project_Burst_mm_interconnect_1_cmd_mux"</message>
   <message level="Info" culprit="cmd_mux"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:16.1:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Stratix IV,MERLIN_PACKET_FORMAT=ori_burst_size(75:73) response_status(72:71) cache(70:67) protection(66:64) thread_id(63) dest_id(62) src_id(61) qos(60) begin_burst(59) data_sideband(58) addr_sideband(57) burst_type(56:55) burst_size(54:52) burstwrap(51) byte_cnt(50:48) trans_exclusive(47) trans_lock(46) trans_read(45) trans_write(44) trans_posted(43) trans_compressed_read(42) addr(41:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=2,ST_DATA_W=76,VALID_WIDTH=1"
   instancePathKey="MebX_Qsys_Project_Burst:.:mm_interconnect_1:.:rsp_demux"
   kind="altera_merlin_demultiplexer"
   version="16.1"
   name="MebX_Qsys_Project_Burst_mm_interconnect_1_rsp_demux">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(75:73) response_status(72:71) cache(70:67) protection(66:64) thread_id(63) dest_id(62) src_id(61) qos(60) begin_burst(59) data_sideband(58) addr_sideband(57) burst_type(56:55) burst_size(54:52) burstwrap(51) byte_cnt(50:48) trans_exclusive(47) trans_lock(46) trans_read(45) trans_write(44) trans_posted(43) trans_compressed_read(42) addr(41:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="2" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="50000000" />
  <parameter name="VALID_WIDTH" value="1" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Stratix IV" />
  <parameter name="ST_DATA_W" value="76" />
  <parameter name="NUM_OUTPUTS" value="1" />
  <generatedFiles>
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/MebX_Qsys_Project_Burst_mm_interconnect_1_rsp_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="MebX_Qsys_Project_Burst_mm_interconnect_1"
     as="rsp_demux,rsp_demux_001" />
  <messages>
   <message level="Debug" culprit="MebX_Qsys_Project_Burst">queue size: 31 starting:altera_merlin_demultiplexer "submodules/MebX_Qsys_Project_Burst_mm_interconnect_1_rsp_demux"</message>
   <message level="Info" culprit="rsp_demux"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:16.1:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,1,MERLIN_PACKET_FORMAT=ori_burst_size(75:73) response_status(72:71) cache(70:67) protection(66:64) thread_id(63) dest_id(62) src_id(61) qos(60) begin_burst(59) data_sideband(58) addr_sideband(57) burst_type(56:55) burst_size(54:52) burstwrap(51) byte_cnt(50:48) trans_exclusive(47) trans_lock(46) trans_read(45) trans_write(44) trans_posted(43) trans_compressed_read(42) addr(41:36) byteen(35:32) data(31:0),NUM_INPUTS=2,PIPELINE_ARB=0,PKT_TRANS_LOCK=46,ST_CHANNEL_W=2,ST_DATA_W=76,USE_EXTERNAL_ARB=0"
   instancePathKey="MebX_Qsys_Project_Burst:.:mm_interconnect_1:.:rsp_mux"
   kind="altera_merlin_multiplexer"
   version="16.1"
   name="MebX_Qsys_Project_Burst_mm_interconnect_1_rsp_mux">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(75:73) response_status(72:71) cache(70:67) protection(66:64) thread_id(63) dest_id(62) src_id(61) qos(60) begin_burst(59) data_sideband(58) addr_sideband(57) burst_type(56:55) burst_size(54:52) burstwrap(51) byte_cnt(50:48) trans_exclusive(47) trans_lock(46) trans_read(45) trans_write(44) trans_posted(43) trans_compressed_read(42) addr(41:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="2" />
  <parameter name="ARBITRATION_SHARES" value="1,1" />
  <parameter name="NUM_INPUTS" value="2" />
  <parameter name="PIPELINE_ARB" value="0" />
  <parameter name="ARBITRATION_SCHEME" value="no-arb" />
  <parameter name="ST_DATA_W" value="76" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="46" />
  <generatedFiles>
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/MebX_Qsys_Project_Burst_mm_interconnect_1_rsp_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="MebX_Qsys_Project_Burst_mm_interconnect_1" as="rsp_mux" />
  <messages>
   <message level="Debug" culprit="MebX_Qsys_Project_Burst">queue size: 29 starting:altera_merlin_multiplexer "submodules/MebX_Qsys_Project_Burst_mm_interconnect_1_rsp_mux"</message>
   <message level="Info" culprit="rsp_mux"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:16.1:CHANNEL_ID=10,01,DECODER_TYPE=0,DEFAULT_CHANNEL=1,DEFAULT_DESTID=1,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=1,0,END_ADDRESS=0x20000000,0x40000000,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(177:175) response_status(174:173) cache(172:169) protection(168:166) thread_id(165) dest_id(164) src_id(163) qos(162) begin_burst(161) data_sideband(160) addr_sideband(159) burst_type(158:157) burst_size(156:154) burstwrap(153) byte_cnt(152:142) trans_exclusive(141) trans_lock(140) trans_read(139) trans_write(138) trans_posted(137) trans_compressed_read(136) addr(135:72) byteen(71:64) data(63:0),NON_SECURED_TAG=1,1,PKT_ADDR_H=135,PKT_ADDR_L=72,PKT_DEST_ID_H=164,PKT_DEST_ID_L=164,PKT_PROTECTION_H=168,PKT_PROTECTION_L=166,PKT_TRANS_READ=139,PKT_TRANS_WRITE=138,SECURED_RANGE_LIST=0,0,SECURED_RANGE_PAIRS=0,0,SLAVES_INFO=1:10:0x0:0x20000000:read:1:0:0:1,0:01:0x20000000:0x40000000:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x20000000,ST_CHANNEL_W=2,ST_DATA_W=178,TYPE_OF_TRANSACTION=read,both"
   instancePathKey="MebX_Qsys_Project_Burst:.:mm_interconnect_2:.:router"
   kind="altera_merlin_router"
   version="16.1"
   name="MebX_Qsys_Project_Burst_mm_interconnect_2_router">
  <parameter name="ST_CHANNEL_W" value="2" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="139" />
  <parameter name="START_ADDRESS" value="0x0,0x20000000" />
  <parameter name="DEFAULT_CHANNEL" value="1" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter
     name="SLAVES_INFO"
     value="1:10:0x0:0x20000000:read:1:0:0:1,0:01:0x20000000:0x40000000:both:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="135" />
  <parameter name="PKT_DEST_ID_H" value="164" />
  <parameter name="PKT_ADDR_L" value="72" />
  <parameter name="PKT_DEST_ID_L" value="164" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(177:175) response_status(174:173) cache(172:169) protection(168:166) thread_id(165) dest_id(164) src_id(163) qos(162) begin_burst(161) data_sideband(160) addr_sideband(159) burst_type(158:157) burst_size(156:154) burstwrap(153) byte_cnt(152:142) trans_exclusive(141) trans_lock(140) trans_read(139) trans_write(138) trans_posted(137) trans_compressed_read(136) addr(135:72) byteen(71:64) data(63:0)" />
  <parameter name="CHANNEL_ID" value="10,01" />
  <parameter name="TYPE_OF_TRANSACTION" value="read,both" />
  <parameter name="SECURED_RANGE_PAIRS" value="0,0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="178" />
  <parameter name="SECURED_RANGE_LIST" value="0,0" />
  <parameter name="DECODER_TYPE" value="0" />
  <parameter name="PKT_PROTECTION_H" value="168" />
  <parameter name="END_ADDRESS" value="0x20000000,0x40000000" />
  <parameter name="PKT_PROTECTION_L" value="166" />
  <parameter name="PKT_TRANS_WRITE" value="138" />
  <parameter name="DEFAULT_DESTID" value="1" />
  <parameter name="DESTINATION_ID" value="1,0" />
  <parameter name="NON_SECURED_TAG" value="1,1" />
  <generatedFiles>
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/MebX_Qsys_Project_Burst_mm_interconnect_2_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="MebX_Qsys_Project_Burst_mm_interconnect_2" as="router" />
  <messages>
   <message level="Debug" culprit="MebX_Qsys_Project_Burst">queue size: 16 starting:altera_merlin_router "submodules/MebX_Qsys_Project_Burst_mm_interconnect_2_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_2</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:16.1:CHANNEL_ID=1,DECODER_TYPE=0,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x40000000,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(177:175) response_status(174:173) cache(172:169) protection(168:166) thread_id(165) dest_id(164) src_id(163) qos(162) begin_burst(161) data_sideband(160) addr_sideband(159) burst_type(158:157) burst_size(156:154) burstwrap(153) byte_cnt(152:142) trans_exclusive(141) trans_lock(140) trans_read(139) trans_write(138) trans_posted(137) trans_compressed_read(136) addr(135:72) byteen(71:64) data(63:0),NON_SECURED_TAG=1,PKT_ADDR_H=135,PKT_ADDR_L=72,PKT_DEST_ID_H=164,PKT_DEST_ID_L=164,PKT_PROTECTION_H=168,PKT_PROTECTION_L=166,PKT_TRANS_READ=139,PKT_TRANS_WRITE=138,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x20000000:0x40000000:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x20000000,ST_CHANNEL_W=2,ST_DATA_W=178,TYPE_OF_TRANSACTION=both"
   instancePathKey="MebX_Qsys_Project_Burst:.:mm_interconnect_2:.:router_001"
   kind="altera_merlin_router"
   version="16.1"
   name="MebX_Qsys_Project_Burst_mm_interconnect_2_router_001">
  <parameter name="ST_CHANNEL_W" value="2" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="139" />
  <parameter name="START_ADDRESS" value="0x20000000" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter name="SLAVES_INFO" value="0:1:0x20000000:0x40000000:both:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="135" />
  <parameter name="PKT_DEST_ID_H" value="164" />
  <parameter name="PKT_ADDR_L" value="72" />
  <parameter name="PKT_DEST_ID_L" value="164" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(177:175) response_status(174:173) cache(172:169) protection(168:166) thread_id(165) dest_id(164) src_id(163) qos(162) begin_burst(161) data_sideband(160) addr_sideband(159) burst_type(158:157) burst_size(156:154) burstwrap(153) byte_cnt(152:142) trans_exclusive(141) trans_lock(140) trans_read(139) trans_write(138) trans_posted(137) trans_compressed_read(136) addr(135:72) byteen(71:64) data(63:0)" />
  <parameter name="CHANNEL_ID" value="1" />
  <parameter name="TYPE_OF_TRANSACTION" value="both" />
  <parameter name="SECURED_RANGE_PAIRS" value="0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="178" />
  <parameter name="SECURED_RANGE_LIST" value="0" />
  <parameter name="DECODER_TYPE" value="0" />
  <parameter name="PKT_PROTECTION_H" value="168" />
  <parameter name="END_ADDRESS" value="0x40000000" />
  <parameter name="PKT_PROTECTION_L" value="166" />
  <parameter name="PKT_TRANS_WRITE" value="138" />
  <parameter name="DEFAULT_DESTID" value="0" />
  <parameter name="DESTINATION_ID" value="0" />
  <parameter name="NON_SECURED_TAG" value="1" />
  <generatedFiles>
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/MebX_Qsys_Project_Burst_mm_interconnect_2_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="MebX_Qsys_Project_Burst_mm_interconnect_2"
     as="router_001" />
  <messages>
   <message level="Debug" culprit="MebX_Qsys_Project_Burst">queue size: 15 starting:altera_merlin_router "submodules/MebX_Qsys_Project_Burst_mm_interconnect_2_router_001"</message>
   <message level="Info" culprit="router_001"><![CDATA["<b>mm_interconnect_2</b>" instantiated <b>altera_merlin_router</b> "<b>router_001</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:16.1:CHANNEL_ID=01,10,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,1,END_ADDRESS=0x0,0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(177:175) response_status(174:173) cache(172:169) protection(168:166) thread_id(165) dest_id(164) src_id(163) qos(162) begin_burst(161) data_sideband(160) addr_sideband(159) burst_type(158:157) burst_size(156:154) burstwrap(153) byte_cnt(152:142) trans_exclusive(141) trans_lock(140) trans_read(139) trans_write(138) trans_posted(137) trans_compressed_read(136) addr(135:72) byteen(71:64) data(63:0),NON_SECURED_TAG=1,1,PKT_ADDR_H=135,PKT_ADDR_L=72,PKT_DEST_ID_H=164,PKT_DEST_ID_L=164,PKT_PROTECTION_H=168,PKT_PROTECTION_L=166,PKT_TRANS_READ=139,PKT_TRANS_WRITE=138,SECURED_RANGE_LIST=0,0,SECURED_RANGE_PAIRS=0,0,SLAVES_INFO=0:01:0x0:0x0:read:1:0:0:1,1:10:0x0:0x0:write:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x0,ST_CHANNEL_W=2,ST_DATA_W=178,TYPE_OF_TRANSACTION=read,write"
   instancePathKey="MebX_Qsys_Project_Burst:.:mm_interconnect_2:.:router_002"
   kind="altera_merlin_router"
   version="16.1"
   name="MebX_Qsys_Project_Burst_mm_interconnect_2_router_002">
  <parameter name="ST_CHANNEL_W" value="2" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="139" />
  <parameter name="START_ADDRESS" value="0x0,0x0" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter
     name="SLAVES_INFO"
     value="0:01:0x0:0x0:read:1:0:0:1,1:10:0x0:0x0:write:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="135" />
  <parameter name="PKT_DEST_ID_H" value="164" />
  <parameter name="PKT_ADDR_L" value="72" />
  <parameter name="PKT_DEST_ID_L" value="164" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(177:175) response_status(174:173) cache(172:169) protection(168:166) thread_id(165) dest_id(164) src_id(163) qos(162) begin_burst(161) data_sideband(160) addr_sideband(159) burst_type(158:157) burst_size(156:154) burstwrap(153) byte_cnt(152:142) trans_exclusive(141) trans_lock(140) trans_read(139) trans_write(138) trans_posted(137) trans_compressed_read(136) addr(135:72) byteen(71:64) data(63:0)" />
  <parameter name="CHANNEL_ID" value="01,10" />
  <parameter name="TYPE_OF_TRANSACTION" value="read,write" />
  <parameter name="SECURED_RANGE_PAIRS" value="0,0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="178" />
  <parameter name="SECURED_RANGE_LIST" value="0,0" />
  <parameter name="DECODER_TYPE" value="1" />
  <parameter name="PKT_PROTECTION_H" value="168" />
  <parameter name="END_ADDRESS" value="0x0,0x0" />
  <parameter name="PKT_PROTECTION_L" value="166" />
  <parameter name="PKT_TRANS_WRITE" value="138" />
  <parameter name="DEFAULT_DESTID" value="0" />
  <parameter name="DESTINATION_ID" value="0,1" />
  <parameter name="NON_SECURED_TAG" value="1,1" />
  <generatedFiles>
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/MebX_Qsys_Project_Burst_mm_interconnect_2_router_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="MebX_Qsys_Project_Burst_mm_interconnect_2"
     as="router_002" />
  <messages>
   <message level="Debug" culprit="MebX_Qsys_Project_Burst">queue size: 14 starting:altera_merlin_router "submodules/MebX_Qsys_Project_Burst_mm_interconnect_2_router_002"</message>
   <message level="Info" culprit="router_002"><![CDATA["<b>mm_interconnect_2</b>" instantiated <b>altera_merlin_router</b> "<b>router_002</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:16.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(177:175) response_status(174:173) cache(172:169) protection(168:166) thread_id(165) dest_id(164) src_id(163) qos(162) begin_burst(161) data_sideband(160) addr_sideband(159) burst_type(158:157) burst_size(156:154) burstwrap(153) byte_cnt(152:142) trans_exclusive(141) trans_lock(140) trans_read(139) trans_write(138) trans_posted(137) trans_compressed_read(136) addr(135:72) byteen(71:64) data(63:0),NON_SECURED_TAG=1,PKT_ADDR_H=135,PKT_ADDR_L=72,PKT_DEST_ID_H=164,PKT_DEST_ID_L=164,PKT_PROTECTION_H=168,PKT_PROTECTION_L=166,PKT_TRANS_READ=139,PKT_TRANS_WRITE=138,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:read:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=2,ST_DATA_W=178,TYPE_OF_TRANSACTION=read"
   instancePathKey="MebX_Qsys_Project_Burst:.:mm_interconnect_2:.:router_003"
   kind="altera_merlin_router"
   version="16.1"
   name="MebX_Qsys_Project_Burst_mm_interconnect_2_router_003">
  <parameter name="ST_CHANNEL_W" value="2" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="139" />
  <parameter name="START_ADDRESS" value="0x0" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter name="SLAVES_INFO" value="0:1:0x0:0x0:read:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="135" />
  <parameter name="PKT_DEST_ID_H" value="164" />
  <parameter name="PKT_ADDR_L" value="72" />
  <parameter name="PKT_DEST_ID_L" value="164" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(177:175) response_status(174:173) cache(172:169) protection(168:166) thread_id(165) dest_id(164) src_id(163) qos(162) begin_burst(161) data_sideband(160) addr_sideband(159) burst_type(158:157) burst_size(156:154) burstwrap(153) byte_cnt(152:142) trans_exclusive(141) trans_lock(140) trans_read(139) trans_write(138) trans_posted(137) trans_compressed_read(136) addr(135:72) byteen(71:64) data(63:0)" />
  <parameter name="CHANNEL_ID" value="1" />
  <parameter name="TYPE_OF_TRANSACTION" value="read" />
  <parameter name="SECURED_RANGE_PAIRS" value="0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="178" />
  <parameter name="SECURED_RANGE_LIST" value="0" />
  <parameter name="DECODER_TYPE" value="1" />
  <parameter name="PKT_PROTECTION_H" value="168" />
  <parameter name="END_ADDRESS" value="0x0" />
  <parameter name="PKT_PROTECTION_L" value="166" />
  <parameter name="PKT_TRANS_WRITE" value="138" />
  <parameter name="DEFAULT_DESTID" value="0" />
  <parameter name="DESTINATION_ID" value="0" />
  <parameter name="NON_SECURED_TAG" value="1" />
  <generatedFiles>
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/MebX_Qsys_Project_Burst_mm_interconnect_2_router_003.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="MebX_Qsys_Project_Burst_mm_interconnect_2"
     as="router_003" />
  <messages>
   <message level="Debug" culprit="MebX_Qsys_Project_Burst">queue size: 13 starting:altera_merlin_router "submodules/MebX_Qsys_Project_Burst_mm_interconnect_2_router_003"</message>
   <message level="Info" culprit="router_003"><![CDATA["<b>mm_interconnect_2</b>" instantiated <b>altera_merlin_router</b> "<b>router_003</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:16.1:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=Stratix IV,MERLIN_PACKET_FORMAT=ori_burst_size(177:175) response_status(174:173) cache(172:169) protection(168:166) thread_id(165) dest_id(164) src_id(163) qos(162) begin_burst(161) data_sideband(160) addr_sideband(159) burst_type(158:157) burst_size(156:154) burstwrap(153) byte_cnt(152:142) trans_exclusive(141) trans_lock(140) trans_read(139) trans_write(138) trans_posted(137) trans_compressed_read(136) addr(135:72) byteen(71:64) data(63:0),NUM_OUTPUTS=2,ST_CHANNEL_W=2,ST_DATA_W=178,VALID_WIDTH=2"
   instancePathKey="MebX_Qsys_Project_Burst:.:mm_interconnect_2:.:cmd_demux"
   kind="altera_merlin_demultiplexer"
   version="16.1"
   name="MebX_Qsys_Project_Burst_mm_interconnect_2_cmd_demux">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(177:175) response_status(174:173) cache(172:169) protection(168:166) thread_id(165) dest_id(164) src_id(163) qos(162) begin_burst(161) data_sideband(160) addr_sideband(159) burst_type(158:157) burst_size(156:154) burstwrap(153) byte_cnt(152:142) trans_exclusive(141) trans_lock(140) trans_read(139) trans_write(138) trans_posted(137) trans_compressed_read(136) addr(135:72) byteen(71:64) data(63:0)" />
  <parameter name="ST_CHANNEL_W" value="2" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="100000000" />
  <parameter name="VALID_WIDTH" value="2" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Stratix IV" />
  <parameter name="ST_DATA_W" value="178" />
  <parameter name="NUM_OUTPUTS" value="2" />
  <generatedFiles>
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/MebX_Qsys_Project_Burst_mm_interconnect_2_cmd_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="MebX_Qsys_Project_Burst_mm_interconnect_2"
     as="cmd_demux" />
  <messages>
   <message level="Debug" culprit="MebX_Qsys_Project_Burst">queue size: 11 starting:altera_merlin_demultiplexer "submodules/MebX_Qsys_Project_Burst_mm_interconnect_2_cmd_demux"</message>
   <message level="Info" culprit="cmd_demux"><![CDATA["<b>mm_interconnect_2</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:16.1:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=Stratix IV,MERLIN_PACKET_FORMAT=ori_burst_size(177:175) response_status(174:173) cache(172:169) protection(168:166) thread_id(165) dest_id(164) src_id(163) qos(162) begin_burst(161) data_sideband(160) addr_sideband(159) burst_type(158:157) burst_size(156:154) burstwrap(153) byte_cnt(152:142) trans_exclusive(141) trans_lock(140) trans_read(139) trans_write(138) trans_posted(137) trans_compressed_read(136) addr(135:72) byteen(71:64) data(63:0),NUM_OUTPUTS=1,ST_CHANNEL_W=2,ST_DATA_W=178,VALID_WIDTH=1"
   instancePathKey="MebX_Qsys_Project_Burst:.:mm_interconnect_2:.:cmd_demux_001"
   kind="altera_merlin_demultiplexer"
   version="16.1"
   name="MebX_Qsys_Project_Burst_mm_interconnect_2_cmd_demux_001">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(177:175) response_status(174:173) cache(172:169) protection(168:166) thread_id(165) dest_id(164) src_id(163) qos(162) begin_burst(161) data_sideband(160) addr_sideband(159) burst_type(158:157) burst_size(156:154) burstwrap(153) byte_cnt(152:142) trans_exclusive(141) trans_lock(140) trans_read(139) trans_write(138) trans_posted(137) trans_compressed_read(136) addr(135:72) byteen(71:64) data(63:0)" />
  <parameter name="ST_CHANNEL_W" value="2" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="100000000" />
  <parameter name="VALID_WIDTH" value="1" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Stratix IV" />
  <parameter name="ST_DATA_W" value="178" />
  <parameter name="NUM_OUTPUTS" value="1" />
  <generatedFiles>
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/MebX_Qsys_Project_Burst_mm_interconnect_2_cmd_demux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="MebX_Qsys_Project_Burst_mm_interconnect_2"
     as="cmd_demux_001,rsp_demux_001" />
  <messages>
   <message level="Debug" culprit="MebX_Qsys_Project_Burst">queue size: 10 starting:altera_merlin_demultiplexer "submodules/MebX_Qsys_Project_Burst_mm_interconnect_2_cmd_demux_001"</message>
   <message level="Info" culprit="cmd_demux_001"><![CDATA["<b>mm_interconnect_2</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux_001</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:16.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,1,MERLIN_PACKET_FORMAT=ori_burst_size(177:175) response_status(174:173) cache(172:169) protection(168:166) thread_id(165) dest_id(164) src_id(163) qos(162) begin_burst(161) data_sideband(160) addr_sideband(159) burst_type(158:157) burst_size(156:154) burstwrap(153) byte_cnt(152:142) trans_exclusive(141) trans_lock(140) trans_read(139) trans_write(138) trans_posted(137) trans_compressed_read(136) addr(135:72) byteen(71:64) data(63:0),NUM_INPUTS=2,PIPELINE_ARB=1,PKT_TRANS_LOCK=140,ST_CHANNEL_W=2,ST_DATA_W=178,USE_EXTERNAL_ARB=0"
   instancePathKey="MebX_Qsys_Project_Burst:.:mm_interconnect_2:.:cmd_mux"
   kind="altera_merlin_multiplexer"
   version="16.1"
   name="MebX_Qsys_Project_Burst_mm_interconnect_2_cmd_mux">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(177:175) response_status(174:173) cache(172:169) protection(168:166) thread_id(165) dest_id(164) src_id(163) qos(162) begin_burst(161) data_sideband(160) addr_sideband(159) burst_type(158:157) burst_size(156:154) burstwrap(153) byte_cnt(152:142) trans_exclusive(141) trans_lock(140) trans_read(139) trans_write(138) trans_posted(137) trans_compressed_read(136) addr(135:72) byteen(71:64) data(63:0)" />
  <parameter name="ST_CHANNEL_W" value="2" />
  <parameter name="ARBITRATION_SHARES" value="1,1" />
  <parameter name="NUM_INPUTS" value="2" />
  <parameter name="PIPELINE_ARB" value="1" />
  <parameter name="ARBITRATION_SCHEME" value="round-robin" />
  <parameter name="ST_DATA_W" value="178" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="140" />
  <generatedFiles>
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/MebX_Qsys_Project_Burst_mm_interconnect_2_cmd_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="MebX_Qsys_Project_Burst_mm_interconnect_2" as="cmd_mux" />
  <messages>
   <message level="Debug" culprit="MebX_Qsys_Project_Burst">queue size: 9 starting:altera_merlin_multiplexer "submodules/MebX_Qsys_Project_Burst_mm_interconnect_2_cmd_mux"</message>
   <message level="Info" culprit="cmd_mux"><![CDATA["<b>mm_interconnect_2</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:16.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(177:175) response_status(174:173) cache(172:169) protection(168:166) thread_id(165) dest_id(164) src_id(163) qos(162) begin_burst(161) data_sideband(160) addr_sideband(159) burst_type(158:157) burst_size(156:154) burstwrap(153) byte_cnt(152:142) trans_exclusive(141) trans_lock(140) trans_read(139) trans_write(138) trans_posted(137) trans_compressed_read(136) addr(135:72) byteen(71:64) data(63:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=140,ST_CHANNEL_W=2,ST_DATA_W=178,USE_EXTERNAL_ARB=0"
   instancePathKey="MebX_Qsys_Project_Burst:.:mm_interconnect_2:.:cmd_mux_001"
   kind="altera_merlin_multiplexer"
   version="16.1"
   name="MebX_Qsys_Project_Burst_mm_interconnect_2_cmd_mux_001">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(177:175) response_status(174:173) cache(172:169) protection(168:166) thread_id(165) dest_id(164) src_id(163) qos(162) begin_burst(161) data_sideband(160) addr_sideband(159) burst_type(158:157) burst_size(156:154) burstwrap(153) byte_cnt(152:142) trans_exclusive(141) trans_lock(140) trans_read(139) trans_write(138) trans_posted(137) trans_compressed_read(136) addr(135:72) byteen(71:64) data(63:0)" />
  <parameter name="ST_CHANNEL_W" value="2" />
  <parameter name="ARBITRATION_SHARES" value="1" />
  <parameter name="NUM_INPUTS" value="1" />
  <parameter name="PIPELINE_ARB" value="1" />
  <parameter name="ARBITRATION_SCHEME" value="round-robin" />
  <parameter name="ST_DATA_W" value="178" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="140" />
  <generatedFiles>
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/MebX_Qsys_Project_Burst_mm_interconnect_2_cmd_mux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="MebX_Qsys_Project_Burst_mm_interconnect_2"
     as="cmd_mux_001" />
  <messages>
   <message level="Debug" culprit="MebX_Qsys_Project_Burst">queue size: 8 starting:altera_merlin_multiplexer "submodules/MebX_Qsys_Project_Burst_mm_interconnect_2_cmd_mux_001"</message>
   <message level="Info" culprit="cmd_mux_001"><![CDATA["<b>mm_interconnect_2</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux_001</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:16.1:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=Stratix IV,MERLIN_PACKET_FORMAT=ori_burst_size(177:175) response_status(174:173) cache(172:169) protection(168:166) thread_id(165) dest_id(164) src_id(163) qos(162) begin_burst(161) data_sideband(160) addr_sideband(159) burst_type(158:157) burst_size(156:154) burstwrap(153) byte_cnt(152:142) trans_exclusive(141) trans_lock(140) trans_read(139) trans_write(138) trans_posted(137) trans_compressed_read(136) addr(135:72) byteen(71:64) data(63:0),NUM_OUTPUTS=2,ST_CHANNEL_W=2,ST_DATA_W=178,VALID_WIDTH=1"
   instancePathKey="MebX_Qsys_Project_Burst:.:mm_interconnect_2:.:rsp_demux"
   kind="altera_merlin_demultiplexer"
   version="16.1"
   name="MebX_Qsys_Project_Burst_mm_interconnect_2_rsp_demux">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(177:175) response_status(174:173) cache(172:169) protection(168:166) thread_id(165) dest_id(164) src_id(163) qos(162) begin_burst(161) data_sideband(160) addr_sideband(159) burst_type(158:157) burst_size(156:154) burstwrap(153) byte_cnt(152:142) trans_exclusive(141) trans_lock(140) trans_read(139) trans_write(138) trans_posted(137) trans_compressed_read(136) addr(135:72) byteen(71:64) data(63:0)" />
  <parameter name="ST_CHANNEL_W" value="2" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="100000000" />
  <parameter name="VALID_WIDTH" value="1" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Stratix IV" />
  <parameter name="ST_DATA_W" value="178" />
  <parameter name="NUM_OUTPUTS" value="2" />
  <generatedFiles>
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/MebX_Qsys_Project_Burst_mm_interconnect_2_rsp_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="MebX_Qsys_Project_Burst_mm_interconnect_2"
     as="rsp_demux" />
  <messages>
   <message level="Debug" culprit="MebX_Qsys_Project_Burst">queue size: 7 starting:altera_merlin_demultiplexer "submodules/MebX_Qsys_Project_Burst_mm_interconnect_2_rsp_demux"</message>
   <message level="Info" culprit="rsp_demux"><![CDATA["<b>mm_interconnect_2</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:16.1:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,1,MERLIN_PACKET_FORMAT=ori_burst_size(177:175) response_status(174:173) cache(172:169) protection(168:166) thread_id(165) dest_id(164) src_id(163) qos(162) begin_burst(161) data_sideband(160) addr_sideband(159) burst_type(158:157) burst_size(156:154) burstwrap(153) byte_cnt(152:142) trans_exclusive(141) trans_lock(140) trans_read(139) trans_write(138) trans_posted(137) trans_compressed_read(136) addr(135:72) byteen(71:64) data(63:0),NUM_INPUTS=2,PIPELINE_ARB=0,PKT_TRANS_LOCK=140,ST_CHANNEL_W=2,ST_DATA_W=178,USE_EXTERNAL_ARB=0"
   instancePathKey="MebX_Qsys_Project_Burst:.:mm_interconnect_2:.:rsp_mux"
   kind="altera_merlin_multiplexer"
   version="16.1"
   name="MebX_Qsys_Project_Burst_mm_interconnect_2_rsp_mux">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(177:175) response_status(174:173) cache(172:169) protection(168:166) thread_id(165) dest_id(164) src_id(163) qos(162) begin_burst(161) data_sideband(160) addr_sideband(159) burst_type(158:157) burst_size(156:154) burstwrap(153) byte_cnt(152:142) trans_exclusive(141) trans_lock(140) trans_read(139) trans_write(138) trans_posted(137) trans_compressed_read(136) addr(135:72) byteen(71:64) data(63:0)" />
  <parameter name="ST_CHANNEL_W" value="2" />
  <parameter name="ARBITRATION_SHARES" value="1,1" />
  <parameter name="NUM_INPUTS" value="2" />
  <parameter name="PIPELINE_ARB" value="0" />
  <parameter name="ARBITRATION_SCHEME" value="no-arb" />
  <parameter name="ST_DATA_W" value="178" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="140" />
  <generatedFiles>
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/MebX_Qsys_Project_Burst_mm_interconnect_2_rsp_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="MebX_Qsys_Project_Burst_mm_interconnect_2" as="rsp_mux" />
  <messages>
   <message level="Debug" culprit="MebX_Qsys_Project_Burst">queue size: 5 starting:altera_merlin_multiplexer "submodules/MebX_Qsys_Project_Burst_mm_interconnect_2_rsp_mux"</message>
   <message level="Info" culprit="rsp_mux"><![CDATA["<b>mm_interconnect_2</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:16.1:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(177:175) response_status(174:173) cache(172:169) protection(168:166) thread_id(165) dest_id(164) src_id(163) qos(162) begin_burst(161) data_sideband(160) addr_sideband(159) burst_type(158:157) burst_size(156:154) burstwrap(153) byte_cnt(152:142) trans_exclusive(141) trans_lock(140) trans_read(139) trans_write(138) trans_posted(137) trans_compressed_read(136) addr(135:72) byteen(71:64) data(63:0),NUM_INPUTS=1,PIPELINE_ARB=0,PKT_TRANS_LOCK=140,ST_CHANNEL_W=2,ST_DATA_W=178,USE_EXTERNAL_ARB=0"
   instancePathKey="MebX_Qsys_Project_Burst:.:mm_interconnect_2:.:rsp_mux_001"
   kind="altera_merlin_multiplexer"
   version="16.1"
   name="MebX_Qsys_Project_Burst_mm_interconnect_2_rsp_mux_001">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(177:175) response_status(174:173) cache(172:169) protection(168:166) thread_id(165) dest_id(164) src_id(163) qos(162) begin_burst(161) data_sideband(160) addr_sideband(159) burst_type(158:157) burst_size(156:154) burstwrap(153) byte_cnt(152:142) trans_exclusive(141) trans_lock(140) trans_read(139) trans_write(138) trans_posted(137) trans_compressed_read(136) addr(135:72) byteen(71:64) data(63:0)" />
  <parameter name="ST_CHANNEL_W" value="2" />
  <parameter name="ARBITRATION_SHARES" value="1" />
  <parameter name="NUM_INPUTS" value="1" />
  <parameter name="PIPELINE_ARB" value="0" />
  <parameter name="ARBITRATION_SCHEME" value="no-arb" />
  <parameter name="ST_DATA_W" value="178" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="140" />
  <generatedFiles>
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/MebX_Qsys_Project_Burst_mm_interconnect_2_rsp_mux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="MebX_Qsys_Project_Burst_mm_interconnect_2"
     as="rsp_mux_001" />
  <messages>
   <message level="Debug" culprit="MebX_Qsys_Project_Burst">queue size: 4 starting:altera_merlin_multiplexer "submodules/MebX_Qsys_Project_Burst_mm_interconnect_2_rsp_mux_001"</message>
   <message level="Info" culprit="rsp_mux_001"><![CDATA["<b>mm_interconnect_2</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux_001</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_st_adapter:16.1:AUTO_DEVICE=EP4SGX230KF40C2,AUTO_DEVICE_FAMILY=Stratix IV,AUTO_DEVICE_SPEEDGRADE=,inBitsPerSymbol=66,inChannelWidth=0,inDataWidth=66,inEmptyWidth=1,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inUseEmptyPort=0,inUsePackets=0,inUseReady=1,inUseValid=1,outChannelWidth=0,outDataWidth=66,outEmptyWidth=1,outErrorDescriptor=,outErrorWidth=1,outMaxChannel=0,outReadyLatency=0,outUseEmptyPort=0,outUseReady=1,outUseValid=1(altera_clock_bridge:16.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:16.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=0,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(error_adapter:16.1:inBitsPerSymbol=66,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=true,outErrorDescriptor=,outErrorWidth=1)(clock:16.1:)(clock:16.1:)(reset:16.1:)"
   instancePathKey="MebX_Qsys_Project_Burst:.:mm_interconnect_2:.:avalon_st_adapter"
   kind="altera_avalon_st_adapter"
   version="16.1"
   name="MebX_Qsys_Project_Burst_mm_interconnect_2_avalon_st_adapter">
  <parameter name="inUseValid" value="1" />
  <parameter name="inBitsPerSymbol" value="66" />
  <parameter name="outUseEmptyPort" value="0" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="outErrorWidth" value="1" />
  <parameter name="outUseValid" value="1" />
  <parameter name="outMaxChannel" value="0" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="0" />
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inEmptyWidth" value="1" />
  <parameter name="inUseReady" value="1" />
  <parameter name="outReadyLatency" value="0" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Stratix IV" />
  <parameter name="outDataWidth" value="66" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="" />
  <parameter name="inUseEmptyPort" value="0" />
  <parameter name="outChannelWidth" value="0" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="outUseReady" value="1" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="AUTO_DEVICE" value="EP4SGX230KF40C2" />
  <parameter name="inDataWidth" value="66" />
  <parameter name="outErrorDescriptor" value="" />
  <parameter name="outEmptyWidth" value="1" />
  <generatedFiles>
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/MebX_Qsys_Project_Burst_mm_interconnect_2_avalon_st_adapter.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/MebX_Qsys_Project_Burst_mm_interconnect_2_avalon_st_adapter_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
  </childSourceFiles>
  <instantiator
     instantiator="MebX_Qsys_Project_Burst_mm_interconnect_2"
     as="avalon_st_adapter,avalon_st_adapter_001" />
  <messages>
   <message level="Debug" culprit="MebX_Qsys_Project_Burst">queue size: 3 starting:altera_avalon_st_adapter "submodules/MebX_Qsys_Project_Burst_mm_interconnect_2_avalon_st_adapter"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter"><![CDATA["<b>avalon_st_adapter</b>" reuses <b>error_adapter</b> "<b>submodules/MebX_Qsys_Project_Burst_mm_interconnect_2_avalon_st_adapter_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter"><![CDATA["<b>mm_interconnect_2</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="MebX_Qsys_Project_Burst">queue size: 0 starting:error_adapter "submodules/MebX_Qsys_Project_Burst_mm_interconnect_2_avalon_st_adapter_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="error_adapter:16.1:inBitsPerSymbol=34,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=true,outErrorDescriptor=,outErrorWidth=1"
   instancePathKey="MebX_Qsys_Project_Burst:.:mm_interconnect_0:.:avalon_st_adapter:.:error_adapter_0"
   kind="error_adapter"
   version="16.1"
   name="MebX_Qsys_Project_Burst_mm_interconnect_0_avalon_st_adapter_error_adapter_0">
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inUseReady" value="true" />
  <parameter name="inBitsPerSymbol" value="34" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="inSymbolsPerBeat" value="1" />
  <parameter name="inUseEmptyPort" value="NO" />
  <parameter name="outErrorWidth" value="1" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="outErrorDescriptor" value="" />
  <parameter name="inUseEmpty" value="false" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="false" />
  <generatedFiles>
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/MebX_Qsys_Project_Burst_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="MebX_Qsys_Project_Burst_mm_interconnect_0_avalon_st_adapter"
     as="error_adapter_0" />
  <messages>
   <message level="Debug" culprit="MebX_Qsys_Project_Burst">queue size: 2 starting:error_adapter "submodules/MebX_Qsys_Project_Burst_mm_interconnect_0_avalon_st_adapter_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="error_adapter:16.1:inBitsPerSymbol=258,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=true,outErrorDescriptor=,outErrorWidth=1"
   instancePathKey="MebX_Qsys_Project_Burst:.:mm_interconnect_0:.:avalon_st_adapter_006:.:error_adapter_0"
   kind="error_adapter"
   version="16.1"
   name="MebX_Qsys_Project_Burst_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0">
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inUseReady" value="true" />
  <parameter name="inBitsPerSymbol" value="258" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="inSymbolsPerBeat" value="1" />
  <parameter name="inUseEmptyPort" value="NO" />
  <parameter name="outErrorWidth" value="1" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="outErrorDescriptor" value="" />
  <parameter name="inUseEmpty" value="false" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="false" />
  <generatedFiles>
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/MebX_Qsys_Project_Burst_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="MebX_Qsys_Project_Burst_mm_interconnect_0_avalon_st_adapter_006"
     as="error_adapter_0" />
  <messages>
   <message level="Debug" culprit="MebX_Qsys_Project_Burst">queue size: 1 starting:error_adapter "submodules/MebX_Qsys_Project_Burst_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter_006</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="error_adapter:16.1:inBitsPerSymbol=66,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=true,outErrorDescriptor=,outErrorWidth=1"
   instancePathKey="MebX_Qsys_Project_Burst:.:mm_interconnect_2:.:avalon_st_adapter:.:error_adapter_0"
   kind="error_adapter"
   version="16.1"
   name="MebX_Qsys_Project_Burst_mm_interconnect_2_avalon_st_adapter_error_adapter_0">
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inUseReady" value="true" />
  <parameter name="inBitsPerSymbol" value="66" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="inSymbolsPerBeat" value="1" />
  <parameter name="inUseEmptyPort" value="NO" />
  <parameter name="outErrorWidth" value="1" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="outErrorDescriptor" value="" />
  <parameter name="inUseEmpty" value="false" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="false" />
  <generatedFiles>
   <file
       path="C:/Users/rfranca/Development/GitHub/SimuCam_Development/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project_Burst/synthesis/submodules/MebX_Qsys_Project_Burst_mm_interconnect_2_avalon_st_adapter_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="MebX_Qsys_Project_Burst_mm_interconnect_2_avalon_st_adapter"
     as="error_adapter_0" />
  <messages>
   <message level="Debug" culprit="MebX_Qsys_Project_Burst">queue size: 0 starting:error_adapter "submodules/MebX_Qsys_Project_Burst_mm_interconnect_2_avalon_st_adapter_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
  </messages>
 </entity>
</deploy>
