name=> GPIO_LED_OBUF[0]_inst loc=>  IOB_X0Y40 bel=>  HPIOB.OUTBUF
name=> GPIO_LED_OBUF[1]_inst loc=>  IOB_X0Y38 bel=>  HPIOB.OUTBUF
name=> GPIO_LED_OBUF[2]_inst loc=>  IOB_X0Y25 bel=>  HPIOB.OUTBUF
name=> GPIO_LED_OBUF[3]_inst loc=>  IOB_X0Y14 bel=>  HPIOB.OUTBUF
name=> GPIO_LED_OBUF[4]_inst loc=>  IOB_X0Y1 bel=>  HPIOB.OUTBUF
name=> GPIO_LED_OBUF[5]_inst loc=>  IOB_X0Y144 bel=>  HPIOB.OUTBUF
name=> GPIO_LED_OBUF[6]_inst loc=>  IOB_X0Y142 bel=>  HPIOB.OUTBUF
name=> GPIO_LED_OBUF[7]_inst loc=>  IOB_X0Y131 bel=>  HPIOB.OUTBUF
name=> PCIE_PERST_B_LS_IBUF_inst loc=>  IOB_X1Y103 bel=>  HPIOB.INBUF
name=> en_init_sys_IBUF_inst loc=>  IOB_X0Y79 bel=>  HPIOB.INBUF
name=> rst_button_IBUF_inst loc=>  IOB_X1Y271 bel=>  HPIOB.INBUF
name=> rst_sys_IBUF_inst loc=>  IOB_X0Y285 bel=>  HPIOB.INBUF
name=> clk_wiz_sys_clk/inst/clkin1_ibufds loc=>  HPIOBDIFFINBUF_X0Y156 bel=>  HPIOBDIFFINBUF.DIFFINBUF
name=> xillybus_ins/pcieclk_ibuf loc=>  GTHE3_COMMON_X0Y1 bel=>  GTHE3_COMMON.IBUFDS0_GTE3
name=> xillybus_ins/pcie/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie_ku_gt_i/inst/gen_gtwizard_gthe3_top.pcie_ku_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST loc=>  GTHE3_CHANNEL_X0Y0 bel=>  GTHE3_CHANNEL.GTHE3_CHANNEL
name=> xillybus_ins/pcie/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie_ku_gt_i/inst/gen_gtwizard_gthe3_top.pcie_ku_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST loc=>  GTHE3_CHANNEL_X0Y1 bel=>  GTHE3_CHANNEL.GTHE3_CHANNEL
name=> xillybus_ins/pcie/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie_ku_gt_i/inst/gen_gtwizard_gthe3_top.pcie_ku_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST loc=>  GTHE3_CHANNEL_X0Y2 bel=>  GTHE3_CHANNEL.GTHE3_CHANNEL
name=> xillybus_ins/pcie/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie_ku_gt_i/inst/gen_gtwizard_gthe3_top.pcie_ku_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST loc=>  GTHE3_CHANNEL_X0Y3 bel=>  GTHE3_CHANNEL.GTHE3_CHANNEL
name=> xillybus_ins/pcie/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie_ku_gt_i/inst/gen_gtwizard_gthe3_top.pcie_ku_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST loc=>  GTHE3_CHANNEL_X0Y4 bel=>  GTHE3_CHANNEL.GTHE3_CHANNEL
name=> xillybus_ins/pcie/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie_ku_gt_i/inst/gen_gtwizard_gthe3_top.pcie_ku_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST loc=>  GTHE3_CHANNEL_X0Y5 bel=>  GTHE3_CHANNEL.GTHE3_CHANNEL
name=> xillybus_ins/pcie/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie_ku_gt_i/inst/gen_gtwizard_gthe3_top.pcie_ku_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST loc=>  GTHE3_CHANNEL_X0Y6 bel=>  GTHE3_CHANNEL.GTHE3_CHANNEL
name=> xillybus_ins/pcie/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie_ku_gt_i/inst/gen_gtwizard_gthe3_top.pcie_ku_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST loc=>  GTHE3_CHANNEL_X0Y7 bel=>  GTHE3_CHANNEL.GTHE3_CHANNEL
name=> xillybus_ins/pcie/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst loc=>  PCIE_3_1_X0Y0 bel=>  PCIE_3_1.PCIE_3_1
name=> xillybus_ins/pcie/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[0].ramb18e2_inst loc=>  RAMB18_X16Y8 bel=>  RAMB180.RAMB18E2_L
name=> xillybus_ins/pcie/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[1].ramb18e2_inst loc=>  RAMB18_X16Y9 bel=>  RAMB181.RAMB18E2_U
name=> xillybus_ins/pcie/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[2].ramb18e2_inst loc=>  RAMB18_X16Y10 bel=>  RAMB180.RAMB18E2_L
name=> xillybus_ins/pcie/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[3].ramb18e2_inst loc=>  RAMB18_X16Y11 bel=>  RAMB181.RAMB18E2_U
name=> xillybus_ins/pcie/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/RAMB36E2[0].ramb36e2_inst loc=>  RAMB36_X16Y9 bel=>  RAMB36.RAMB36E2
name=> xillybus_ins/pcie/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/RAMB36E2[1].ramb36e2_inst loc=>  RAMB36_X16Y10 bel=>  RAMB36.RAMB36E2
name=> xillybus_ins/pcie/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_req_inst/bram_req_8k_inst/RAMB18E2[0].ramb18e2_inst loc=>  RAMB18_X16Y2 bel=>  RAMB180.RAMB18E2_L
name=> xillybus_ins/pcie/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_req_inst/bram_req_8k_inst/RAMB18E2[1].ramb18e2_inst loc=>  RAMB18_X16Y3 bel=>  RAMB181.RAMB18E2_U
name=> xillybus_ins/pcie/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_req_inst/bram_req_8k_inst/RAMB18E2[2].ramb18e2_inst loc=>  RAMB18_X16Y4 bel=>  RAMB180.RAMB18E2_L
name=> xillybus_ins/pcie/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_req_inst/bram_req_8k_inst/RAMB18E2[3].ramb18e2_inst loc=>  RAMB18_X16Y5 bel=>  RAMB181.RAMB18E2_U
