/* MollenOS
*
* Copyright 2011 - 2014, Philip Meulengracht
*
* This program is free software : you can redistribute it and / or modify
* it under the terms of the GNU General Public License as published by
* the Free Software Foundation ? , either version 3 of the License, or
* (at your option) any later version.
*
* This program is distributed in the hope that it will be useful,
* but WITHOUT ANY WARRANTY; without even the implied warranty of
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.See the
* GNU General Public License for more details.
*
* You should have received a copy of the GNU General Public License
* along with this program.If not, see <http://www.gnu.org/licenses/>.
*
*
* MollenOS x86-32 AP Setup
*/

#include <arch.h>
#include <acpi.h>
#include <lapic.h>
#include <gdt.h>
#include <thread.h>
#include <memory.h>
#include <idt.h>
#include <cpu.h>
#include <string.h>
#include <stdio.h>
#include <list.h>

/* Externs */
extern list_t *acpi_nodes;
extern volatile uint8_t bootstrap_cpu_id;
extern cpu_info_t boot_cpu_info;

/* Globals */
spinlock_t glb_boot_lock = 0;
volatile uint32_t glb_cpus_booted = 1;

/* Trampoline Code */
unsigned char trampoline_code[] = {
	0xE9, 0xC4, 0x00, 0x00, 0x00, 0x01, 0x00, 0x00, 0x00, 0x00, 0x10,
	0xEF, 0xBE, 0xAD, 0xDE, 0x00, 0x20, 0x00, 0x00, 0x9C, 0x1E, 0x06,
	0x57, 0x56, 0xFA, 0x31, 0xC0, 0x8E, 0xC0, 0xF7, 0xD0, 0x8E, 0xD8,
	0xBF, 0x00, 0x05, 0xBE, 0x10, 0x05, 0x26, 0x8A, 0x05, 0x50, 0x3E,
	0x8A, 0x04, 0x50, 0x26, 0xC6, 0x05, 0x00, 0x3E, 0xC6, 0x04, 0xFF,
	0x26, 0x80, 0x3D, 0xFF, 0x58, 0x3E, 0x88, 0x04, 0x58, 0x26, 0x88,
	0x05, 0xB8, 0x00, 0x00, 0x74, 0x03, 0xB8, 0x01, 0x00, 0x5E, 0x5F,
	0x07, 0x1F, 0x9D, 0xC3, 0x60, 0xE8, 0x2E, 0x00, 0xB0, 0xAD, 0xE6,
	0x64, 0xE8, 0x27, 0x00, 0xB0, 0xD0, 0xE6, 0x64, 0xE8, 0x27, 0x00,
	0xE4, 0x60, 0x66, 0x50, 0xE8, 0x19, 0x00, 0xB0, 0xD1, 0xE6, 0x64,
	0xE8, 0x12, 0x00, 0x66, 0x58, 0x0C, 0x02, 0xE6, 0x60, 0xE8, 0x09,
	0x00, 0xB0, 0xAE, 0xE6, 0x64, 0xE8, 0x02, 0x00, 0x61, 0xC3, 0xE4,
	0x64, 0xA8, 0x02, 0x75, 0xFA, 0xC3, 0xE4, 0x64, 0xA8, 0x01, 0x74,
	0xFA, 0xC3, 0x60, 0x0F, 0x01, 0x16, 0xC1, 0x50, 0x61, 0xC3, 0x00,
	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0xFF, 0xFF, 0x00, 0x00,
	0x00, 0x9A, 0xCF, 0x00, 0xFF, 0xFF, 0x00, 0x00, 0x00, 0x92, 0xCF,
	0x00, 0xFF, 0xFF, 0x00, 0x00, 0x00, 0xFA, 0xCF, 0x00, 0xFF, 0xFF,
	0x00, 0x00, 0x00, 0xFA, 0xCF, 0x00, 0x27, 0x00, 0x99, 0x50, 0x00,
	0x00, 0xFA, 0x66, 0x31, 0xC0, 0x66, 0x31, 0xDB, 0x66, 0x31, 0xC9,
	0x8E, 0xD8, 0x8E, 0xC0, 0x66, 0x8B, 0x0E, 0x0F, 0x50, 0xF0, 0x66,
	0x0F, 0xC1, 0x0E, 0x03, 0x50, 0x66, 0x03, 0x0E, 0x0F, 0x50, 0x66,
	0x89, 0xCA, 0x89, 0xCC, 0x66, 0xC1, 0xE9, 0x10, 0x66, 0xC1, 0xE1,
	0x0C, 0x8E, 0xD1, 0x66, 0x52, 0x66, 0x31, 0xDB, 0x66, 0x31, 0xC9,
	0xE8, 0x13, 0xFF, 0x3D, 0x01, 0x00, 0x74, 0x03, 0xE8, 0x49, 0xFF,
	0xE8, 0x86, 0xFF, 0x0F, 0x20, 0xC0, 0x66, 0x0D, 0x01, 0x00, 0x00,
	0x00, 0x0F, 0x22, 0xC0, 0x66, 0x59, 0xEA, 0x1E, 0x51, 0x08, 0x00,
	0x66, 0xB8, 0x10, 0x00, 0x8E, 0xD8, 0x8E, 0xC0, 0x8E, 0xD0, 0x89,
	0xCC, 0xFC, 0xA1, 0x0B, 0x50, 0x00, 0x00, 0xFF, 0xD0
};

/* Entry for AP Cores */
void ap_entry(void)
{
	cpu_t cpu;

	/* Disable interrupts */
	interrupt_disable();

	/* Increament Boot Count */
	glb_cpus_booted++;

	/* Install GDT, IDT */
	gdt_install();
	idt_install();

	/* Shared, need lock */
	spinlock_acquire(&glb_boot_lock);
	
	/* TSS */
	gdt_install_tss();

	/* Memory */
	cpu = get_cpu();
	memory_install_paging(cpu);

	/* Done with shared */
	spinlock_release(&glb_boot_lock);

	/* Enable FPU */
	if (boot_cpu_info.edx_features & CPUID_FEAT_EDX_FPU)
		enable_fpu();

	/* Enable SSE */
	if (boot_cpu_info.edx_features & CPUID_FEAT_EDX_SSE)
		enable_sse();

	/* Setup local apic */
	lapic_ap_init();

	/* Create idle task */
	threading_ap_init();

	/* Enable ints */
	interrupt_enable();

	/* Enter HALT loop */
	while (1)
		idle();
}

/* Disable MSVC warning */
#pragma warning(disable:4054)

/* Setup Trampoline Code */
void cpu_ap_setup(void)
{
	/* Set AP entry point */
	addr_t ApEntry = (addr_t)(addr_t*)ap_entry;

	/* Edit Trampoline Code */
	memcpy((char*)trampoline_code + 0xB, &ApEntry, sizeof(ApEntry));

	/* Now copy it to memory */
	memcpy((void*)TRAMPOLINE_CODE_MEM, (char*)trampoline_code, 0x132);
}

/* Initialize a Core */
void cpu_start_core(void *data, int n)
{
	ACPI_MADT_LOCAL_APIC *core = (ACPI_MADT_LOCAL_APIC*)data;
	uint32_t cpu_apic_id = core->Id;
	uint32_t cpu_result = 0;

	/* Dont boot bootstrap cpu */
	if (bootstrap_cpu_id == core->Id)
		return;

	/* Move cpu apic id to upper 8 bits */
	printf("    * Booting core %u", cpu_apic_id);
	cpu_apic_id <<= 24;

	/* Set destination to that cpu */
	apic_write_local(0x310, cpu_apic_id); /* Upper 32 bits of CMD register */

	/* Now send INIT IPI command (0x4500) */
	apic_write_local(0x300, 0x4500);

	/* Verify startup */
	cpu_result = apic_read_local(0x300);
	while (cpu_result & 0x1000) stall_ms(1);
	printf("...");

	/* Send INIT SIPI command (0x4600) */
	apic_write_local(0x300, 0x4600 | 0x5);  /* Vector 5, code is located at 0x5000 */

	/* Verify startup 
	 * It should have a timeout of 200 ms, 
	 * then resend SIPI */
	cpu_result = apic_read_local(0x300);
	while (cpu_result & 0x1000) stall_ms(1);
	printf(" booted!\n");
}

/* Go through ACPI nodes */
void cpu_ap_init(void)
{
	/* Setup AP Code */
	cpu_ap_setup();

	/* Initialise Spinlock */
	spinlock_reset(&glb_boot_lock);

	/* Start each CPU */
	list_execute_on_id(acpi_nodes, cpu_start_core, ACPI_MADT_TYPE_LOCAL_APIC);
}