part=xc7z020clg484-1

[hls]
flow_target=vivado
package.output.format=ip_catalog
package.output.syn=false
syn.top=multi_filter
syn.file=C:/Image_Processing_FPGA/fpga/hls/multi_filter.h
syn.file=C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp
tb.file=C:/Image_Processing_FPGA/fpga/hls/testbench.cpp
clock=10ns
clock_uncertainty=2ns