

================================================================
== Vitis HLS Report for 'compare_with_register'
================================================================
* Date:           Wed May 22 14:55:12 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        project
* Solution:       krnl_partialKnn_wrapper_1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  1.771 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        2|        2|  6.660 ns|  6.660 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       62|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       14|    -|
|Register             |        -|     -|       71|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|       71|       76|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------+-----------------------------+---------+----+---+----+-----+
    |             Instance             |            Module           | BRAM_18K| DSP| FF| LUT| URAM|
    +----------------------------------+-----------------------------+---------+----+---+----+-----+
    |fcmp_32ns_32ns_1_2_no_dsp_1_U361  |fcmp_32ns_32ns_1_2_no_dsp_1  |        0|   0|  0|   0|    0|
    +----------------------------------+-----------------------------+---------+----+---+----+-----+
    |Total                             |                             |        0|   0|  0|   0|    0|
    +----------------------------------+-----------------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |and_ln83_1_fu_120_p2   |       and|   0|  0|   2|           1|           1|
    |and_ln83_fu_114_p2     |       and|   0|  0|   2|           1|           1|
    |icmp_ln83_1_fu_88_p2   |      icmp|   0|  0|  16|          23|           1|
    |icmp_ln83_2_fu_94_p2   |      icmp|   0|  0|  11|           8|           2|
    |icmp_ln83_3_fu_100_p2  |      icmp|   0|  0|  16|          23|           1|
    |icmp_ln83_fu_82_p2     |      icmp|   0|  0|  11|           8|           2|
    |or_ln83_1_fu_110_p2    |        or|   0|  0|   2|           1|           1|
    |or_ln83_fu_106_p2      |        or|   0|  0|   2|           1|           1|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0|  62|          66|          10|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_return  |  14|          3|    1|          3|
    +-----------+----+-----------+-----+-----------+
    |Total      |  14|          3|    1|          3|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +---------------------+----+----+-----+-----------+
    |         Name        | FF | LUT| Bits| Const Bits|
    +---------------------+----+----+-----+-----------+
    |and_ln83_1_reg_156   |   1|   0|    1|          0|
    |ap_ce_reg            |   1|   0|    1|          0|
    |ap_return_int_reg    |   1|   0|    1|          0|
    |icmp_ln83_1_reg_141  |   1|   0|    1|          0|
    |icmp_ln83_2_reg_146  |   1|   0|    1|          0|
    |icmp_ln83_3_reg_151  |   1|   0|    1|          0|
    |icmp_ln83_reg_136    |   1|   0|    1|          0|
    |in_1_int_reg         |  32|   0|   32|          0|
    |in_2_int_reg         |  32|   0|   32|          0|
    +---------------------+----+----+-----+-----------+
    |Total                |  71|   0|   71|          0|
    +---------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+-----------------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  |     Source Object     |    C Type    |
+-----------+-----+-----+------------+-----------------------+--------------+
|ap_clk     |   in|    1|  ap_ctrl_hs|  compare_with_register|  return value|
|ap_rst     |   in|    1|  ap_ctrl_hs|  compare_with_register|  return value|
|ap_return  |  out|    1|  ap_ctrl_hs|  compare_with_register|  return value|
|ap_ce      |   in|    1|  ap_ctrl_hs|  compare_with_register|  return value|
|in_1       |   in|   32|     ap_none|                   in_1|        scalar|
|in_2       |   in|   32|     ap_none|                   in_2|        scalar|
+-----------+-----+-----+------------+-----------------------+--------------+

