Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o /home/bailey/comparch/3B-dripchar-eckelsjd-morganbm-tuey/Implementation/f_register_backup_system/fbs_tb_isim_beh.exe -prj /home/bailey/comparch/3B-dripchar-eckelsjd-morganbm-tuey/Implementation/f_register_backup_system/fbs_tb_beh.prj work.fbs_tb work.glbl 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "/home/bailey/comparch/3B-dripchar-eckelsjd-morganbm-tuey/Implementation/f_register_backup_system/../mux_1_bit/mux_1_bit.v" into library work
Analyzing Verilog file "/home/bailey/comparch/3B-dripchar-eckelsjd-morganbm-tuey/Implementation/f_register_backup_system/../fcache/fcache.v" into library work
Analyzing Verilog file "/home/bailey/comparch/3B-dripchar-eckelsjd-morganbm-tuey/Implementation/f_register_backup_system/../adder_16_bit/adder_16_bit.v" into library work
Analyzing Verilog file "/home/bailey/comparch/3B-dripchar-eckelsjd-morganbm-tuey/Implementation/f_register_backup_system/fbs.v" into library work
Analyzing Verilog file "/home/bailey/comparch/3B-dripchar-eckelsjd-morganbm-tuey/Implementation/f_register_backup_system/fbs_tb.v" into library work
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:189 - "/home/bailey/comparch/3B-dripchar-eckelsjd-morganbm-tuey/Implementation/f_register_backup_system/fbs.v" Line 44: Size mismatch in connection of port <A>. Formal port size is 16-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "/home/bailey/comparch/3B-dripchar-eckelsjd-morganbm-tuey/Implementation/f_register_backup_system/fbs.v" Line 45: Size mismatch in connection of port <B>. Formal port size is 16-bit while actual signal size is 32-bit.
Completed static elaboration
Fuse Memory Usage: 82936 KB
Fuse CPU Usage: 950 ms
Compiling module adder_16_bit
Compiling module mux_1_bit
Compiling module fcache
Compiling module fbs
Compiling module fbs_tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 6 Verilog Units
Built simulation executable /home/bailey/comparch/3B-dripchar-eckelsjd-morganbm-tuey/Implementation/f_register_backup_system/fbs_tb_isim_beh.exe
Fuse Memory Usage: 1167440 KB
Fuse CPU Usage: 980 ms
GCC CPU Usage: 370 ms
