
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003317                       # Number of seconds simulated
sim_ticks                                  3316662042                       # Number of ticks simulated
final_tick                               574819585161                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  62522                       # Simulator instruction rate (inst/s)
host_op_rate                                    82003                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                  98397                       # Simulator tick rate (ticks/s)
host_mem_usage                               16907116                       # Number of bytes of host memory used
host_seconds                                 33706.83                       # Real time elapsed on the host
sim_insts                                  2107430178                       # Number of instructions simulated
sim_ops                                    2764058252                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       136704                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         2048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data        22400                       # Number of bytes read from this memory
system.physmem.bytes_read::total               163072                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3968                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks        61440                       # Number of bytes written to this memory
system.physmem.bytes_written::total             61440                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         1068                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           16                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data          175                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  1274                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks             480                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                  480                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst       578895                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     41217344                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst       617488                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data      6753778                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                49167506                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst       578895                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst       617488                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            1196384                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          18524649                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               18524649                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          18524649                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst       578895                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     41217344                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst       617488                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data      6753778                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               67692155                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                 7953627                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         2873370                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2509504                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       185726                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1414160                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1371991                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          207640                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         5828                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3384899                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              15985050                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            2873370                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1579631                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3290356                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles         909421                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        376592                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           18                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1668538                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        74207                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      7774524                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.369200                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.174983                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4484168     57.68%     57.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          163993      2.11%     59.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          296911      3.82%     63.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          280808      3.61%     67.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          456855      5.88%     73.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          476368      6.13%     79.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          113870      1.46%     80.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7           85727      1.10%     81.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1415824     18.21%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      7774524                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.361265                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.009781                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3493356                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       364470                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3181819                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        12918                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        721951                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       313890                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          723                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      17888301                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1299                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        721951                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3641991                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         122760                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        42300                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3044401                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       201112                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      17403989                       # Number of instructions processed by rename
system.switch_cpus0.rename.IQFullEvents         69259                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        80084                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands     23122211                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     79234141                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     79234141                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     14913019                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps         8209161                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         2059                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1001                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           544796                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      2668009                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       583243                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads         9937                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       199799                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          16450732                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         2000                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         13844412                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        19090                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      5025958                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     13772535                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.issued_per_cycle::samples      7774524                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.780741                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.841348                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      2713001     34.90%     34.90% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1443933     18.57%     53.47% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1257939     16.18%     69.65% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       773537      9.95%     79.60% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       806343     10.37%     89.97% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       472903      6.08%     96.05% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       212399      2.73%     98.78% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        56043      0.72%     99.51% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        38426      0.49%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      7774524                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          55054     66.35%     66.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         17801     21.45%     87.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        10120     12.20%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     10863656     78.47%     78.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       109575      0.79%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1000      0.01%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      2375270     17.16%     96.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       494911      3.57%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      13844412                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.740641                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt              82975                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.005993                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     35565412                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     21478739                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     13381780                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      13927387                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        34283                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       783055                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           87                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation           49                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       144302                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        721951                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles          67758                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         5333                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     16452735                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        20036                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      2668009                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       583243                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1000                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          2972                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents           22                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents           49                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect        97747                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       110620                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       208367                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     13579363                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      2280397                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       265048                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2762832                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2049252                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            482435                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.707317                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              13397503                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             13381780                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          8220480                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         20102935                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.682475                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.408919                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000002                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     11371778                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      5081014                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         2000                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       186019                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7052573                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.612430                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.310391                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      3256234     46.17%     46.17% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      1494328     21.19%     67.36% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       833747     11.82%     79.18% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       283891      4.03%     83.21% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       272424      3.86%     87.07% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       113705      1.61%     88.68% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       298577      4.23%     92.92% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        88736      1.26%     94.17% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       410931      5.83%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7052573                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000002                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      11371778                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2323892                       # Number of memory references committed
system.switch_cpus0.commit.loads              1884951                       # Number of loads committed
system.switch_cpus0.commit.membars               1000                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1779029                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts          9931216                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       154874                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       410931                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            23094434                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           33628142                       # The number of ROB writes
system.switch_cpus0.timesIdled                   2633                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 179103                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000002                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             11371778                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000002                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.795363                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.795363                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.257288                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.257288                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        62787531                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       17554191                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18410089                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          2000                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                 7953627                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         3008316                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2456387                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       201831                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1250454                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1182811                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          309183                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         8886                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3109764                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              16331354                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3008316                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1491994                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3537823                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1050058                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        432973                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           14                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines          1514003                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        78127                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      7927150                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.546628                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.341466                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4389327     55.37%     55.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          288272      3.64%     59.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          436503      5.51%     64.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          300228      3.79%     68.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          211502      2.67%     70.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          205274      2.59%     73.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          124331      1.57%     75.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          266531      3.36%     78.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1705182     21.51%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      7927150                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.378232                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.053322                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3199706                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       454521                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3377196                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        49341                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        846373                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       504716                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          280                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      19545935                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1202                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        846373                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3380173                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles          46823                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       148297                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3242527                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       262946                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      18957952                       # Number of instructions processed by rename
system.switch_cpus1.rename.IQFullEvents        109753                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        89528                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     26601489                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     88226498                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     88226498                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     16333506                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        10267983                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         3389                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         1627                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           784563                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1736211                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       885877                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        10622                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       207973                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          17659394                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3249                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         14094409                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        28231                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      5908184                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     18066808                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved            5                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      7927150                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.777992                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.921370                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2828528     35.68%     35.68% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1608867     20.30%     55.98% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1115059     14.07%     70.04% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       758874      9.57%     79.62% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       780009      9.84%     89.46% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       368207      4.64%     94.10% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       329888      4.16%     98.26% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        63341      0.80%     99.06% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        74377      0.94%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      7927150                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          76381     70.58%     70.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     70.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     70.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     70.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     70.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     70.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     70.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     70.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     70.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     70.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     70.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     70.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     70.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     70.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     70.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     70.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     70.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     70.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     70.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     70.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     70.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     70.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     70.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     70.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     70.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     70.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     70.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     70.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         15221     14.06%     84.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        16619     15.36%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     11787802     83.63%     83.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       177827      1.26%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1623      0.01%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1384116      9.82%     94.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       743041      5.27%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      14094409                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.772073                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             108221                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.007678                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     36252420                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     23570862                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     13701807                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      14202630                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        44441                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       674823                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          632                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation           35                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       210806                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        846373                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          24133                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         4633                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     17662645                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        63758                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1736211                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       885877                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         1627                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          3911                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents           35                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       121967                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       110739                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       232706                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     13833626                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1293800                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       260783                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2018110                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         1966008                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            724310                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.739285                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              13707895                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             13701807                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          8871421                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         25203120                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.722712                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.351997                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts      9496539                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     11705995                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      5956677                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3244                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       203256                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7080777                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.653208                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.177669                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      2697997     38.10%     38.10% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      2034654     28.73%     66.84% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       770347     10.88%     77.72% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       430950      6.09%     83.80% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       359541      5.08%     88.88% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       161725      2.28%     91.17% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       153615      2.17%     93.33% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       106266      1.50%     94.84% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       365682      5.16%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7080777                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts      9496539                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      11705995                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1736459                       # Number of memory references committed
system.switch_cpus1.commit.loads              1061388                       # Number of loads committed
system.switch_cpus1.commit.membars               1622                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1698330                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         10538536                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       242146                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       365682                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            24377767                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           36172286                       # The number of ROB writes
system.switch_cpus1.timesIdled                   1610                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                  26477                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts            9496539                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             11705995                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total      9496539                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.837529                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.837529                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.193988                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.193988                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        62129297                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       19058656                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       17975167                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3244                       # number of misc regfile writes
system.l20.replacements                          1083                       # number of replacements
system.l20.tagsinuse                            32768                       # Cycle average of tags in use
system.l20.total_refs                          255051                       # Total number of references to valid blocks.
system.l20.sampled_refs                         33851                       # Sample count of references to valid blocks.
system.l20.avg_refs                          7.534519                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks         5519.888755                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    14.913065                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data   550.453326                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.inst                    2                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data         26680.744854                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.168454                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000455                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.016799                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.inst            0.000061                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.814232                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data         3986                       # number of ReadReq hits
system.l20.ReadReq_hits::total                   3986                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks            1471                       # number of Writeback hits
system.l20.Writeback_hits::total                 1471                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data         3986                       # number of demand (read+write) hits
system.l20.demand_hits::total                    3986                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data         3986                       # number of overall hits
system.l20.overall_hits::total                   3986                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           15                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         1068                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 1083                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           15                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         1068                       # number of demand (read+write) misses
system.l20.demand_misses::total                  1083                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           15                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         1068                       # number of overall misses
system.l20.overall_misses::total                 1083                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      1409537                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data    109679763                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total      111089300                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      1409537                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data    109679763                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total       111089300                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      1409537                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data    109679763                       # number of overall miss cycles
system.l20.overall_miss_latency::total      111089300                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           15                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data         5054                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total               5069                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks         1471                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total             1471                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           15                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data         5054                       # number of demand (read+write) accesses
system.l20.demand_accesses::total                5069                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           15                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data         5054                       # number of overall (read+write) accesses
system.l20.overall_accesses::total               5069                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.211318                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.213652                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.211318                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.213652                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.211318                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.213652                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 93969.133333                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 102696.407303                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 102575.530933                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 93969.133333                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 102696.407303                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 102575.530933                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 93969.133333                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 102696.407303                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 102575.530933                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                 303                       # number of writebacks
system.l20.writebacks::total                      303                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           15                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         1068                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            1083                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           15                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         1068                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             1083                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           15                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         1068                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            1083                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      1295611                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data    101669854                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total    102965465                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      1295611                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data    101669854                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total    102965465                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      1295611                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data    101669854                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total    102965465                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.211318                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.213652                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.211318                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.213652                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.211318                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.213652                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 86374.066667                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 95196.492509                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 95074.298246                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 86374.066667                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 95196.492509                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 95074.298246                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 86374.066667                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 95196.492509                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 95074.298246                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                           191                       # number of replacements
system.l21.tagsinuse                            32768                       # Cycle average of tags in use
system.l21.total_refs                          389947                       # Total number of references to valid blocks.
system.l21.sampled_refs                         32959                       # Sample count of references to valid blocks.
system.l21.avg_refs                         11.831275                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks         9115.584048                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    15.726371                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data    85.215979                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.inst           156.712142                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data         23394.761460                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.278186                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000480                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.002601                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.inst            0.004782                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.713951                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data         2969                       # number of ReadReq hits
system.l21.ReadReq_hits::total                   2969                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            1017                       # number of Writeback hits
system.l21.Writeback_hits::total                 1017                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data         2969                       # number of demand (read+write) hits
system.l21.demand_hits::total                    2969                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data         2969                       # number of overall hits
system.l21.overall_hits::total                   2969                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data          175                       # number of ReadReq misses
system.l21.ReadReq_misses::total                  191                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data          175                       # number of demand (read+write) misses
system.l21.demand_misses::total                   191                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data          175                       # number of overall misses
system.l21.overall_misses::total                  191                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      1362079                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data     17879959                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total       19242038                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      1362079                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data     17879959                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total        19242038                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      1362079                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data     17879959                       # number of overall miss cycles
system.l21.overall_miss_latency::total       19242038                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           16                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data         3144                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total               3160                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         1017                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             1017                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           16                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data         3144                       # number of demand (read+write) accesses
system.l21.demand_accesses::total                3160                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           16                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data         3144                       # number of overall (read+write) accesses
system.l21.overall_accesses::total               3160                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.055662                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.060443                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.055662                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.060443                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.055662                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.060443                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 85129.937500                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 102171.194286                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 100743.654450                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 85129.937500                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 102171.194286                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 100743.654450                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 85129.937500                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 102171.194286                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 100743.654450                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                 177                       # number of writebacks
system.l21.writebacks::total                      177                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           16                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data          175                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total             191                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           16                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data          175                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total              191                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           16                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data          175                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total             191                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      1237749                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data     16541014                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total     17778763                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      1237749                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data     16541014                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total     17778763                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      1237749                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data     16541014                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total     17778763                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.055662                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.060443                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.055662                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.060443                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.055662                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.060443                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 77359.312500                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 94520.080000                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 93082.528796                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 77359.312500                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 94520.080000                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 93082.528796                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 77359.312500                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 94520.080000                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 93082.528796                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               541.913031                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001700634                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   542                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1848156.151292                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    14.913031                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          527                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.023899                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.844551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.868450                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1668520                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1668520                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1668520                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1668520                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1668520                       # number of overall hits
system.cpu0.icache.overall_hits::total        1668520                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           18                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           18                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           18                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            18                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           18                       # number of overall misses
system.cpu0.icache.overall_misses::total           18                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      1761530                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      1761530                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      1761530                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      1761530                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      1761530                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      1761530                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1668538                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1668538                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1668538                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1668538                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1668538                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1668538                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000011                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000011                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000011                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000011                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000011                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000011                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 97862.777778                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 97862.777778                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 97862.777778                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 97862.777778                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 97862.777778                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 97862.777778                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            3                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            3                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           15                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           15                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           15                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      1424814                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      1424814                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      1424814                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      1424814                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      1424814                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      1424814                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000009                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000009                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000009                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000009                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 94987.600000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 94987.600000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 94987.600000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 94987.600000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 94987.600000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 94987.600000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  5054                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               223937893                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  5310                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              42172.861205                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   198.885737                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    57.114263                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.776897                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.223103                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      2069537                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        2069537                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       436940                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        436940                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1000                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1000                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1000                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1000                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      2506477                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         2506477                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      2506477                       # number of overall hits
system.cpu0.dcache.overall_hits::total        2506477                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        14639                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        14639                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        14639                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         14639                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        14639                       # number of overall misses
system.cpu0.dcache.overall_misses::total        14639                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    822480329                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    822480329                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data    822480329                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    822480329                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data    822480329                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    822480329                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      2084176                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      2084176                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       436940                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       436940                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1000                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1000                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1000                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1000                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      2521116                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      2521116                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      2521116                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      2521116                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.007024                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.007024                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.005807                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.005807                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.005807                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.005807                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 56184.188059                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 56184.188059                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 56184.188059                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 56184.188059                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 56184.188059                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 56184.188059                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         1471                       # number of writebacks
system.cpu0.dcache.writebacks::total             1471                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data         9585                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         9585                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data         9585                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         9585                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data         9585                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         9585                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         5054                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         5054                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         5054                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         5054                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         5054                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         5054                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    137802698                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    137802698                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    137802698                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    137802698                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    137802698                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    137802698                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002425                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002425                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002005                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002005                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002005                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002005                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 27266.066086                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 27266.066086                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 27266.066086                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 27266.066086                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 27266.066086                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 27266.066086                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               461.726333                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1089455271                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   462                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2358128.292208                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    15.726333                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          446                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.025202                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.714744                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.739946                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1513984                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1513984                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1513984                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1513984                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1513984                       # number of overall hits
system.cpu1.icache.overall_hits::total        1513984                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           19                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           19                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           19                       # number of overall misses
system.cpu1.icache.overall_misses::total           19                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      1730043                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      1730043                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      1730043                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      1730043                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      1730043                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      1730043                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1514003                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1514003                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1514003                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1514003                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1514003                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1514003                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000013                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000013                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000013                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000013                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000013                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000013                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 91054.894737                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 91054.894737                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 91054.894737                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 91054.894737                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 91054.894737                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 91054.894737                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            3                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            3                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           16                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           16                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           16                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      1378264                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      1378264                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      1378264                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      1378264                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      1378264                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      1378264                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000011                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000011                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000011                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000011                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000011                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000011                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 86141.500000                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 86141.500000                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 86141.500000                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 86141.500000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 86141.500000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 86141.500000                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  3144                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               161245443                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  3400                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              47425.130294                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   212.874765                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    43.125235                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.831542                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.168458                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data       984700                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         984700                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       671826                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        671826                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1626                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1626                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1622                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1622                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1656526                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1656526                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1656526                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1656526                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         6342                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         6342                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data         6342                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          6342                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data         6342                       # number of overall misses
system.cpu1.dcache.overall_misses::total         6342                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    158822749                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    158822749                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    158822749                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    158822749                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    158822749                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    158822749                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data       991042                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       991042                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       671826                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       671826                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1626                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1626                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1622                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1622                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1662868                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1662868                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1662868                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1662868                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.006399                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.006399                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.003814                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.003814                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.003814                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.003814                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 25043.006780                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 25043.006780                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 25043.006780                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 25043.006780                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 25043.006780                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 25043.006780                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         1017                       # number of writebacks
system.cpu1.dcache.writebacks::total             1017                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         3198                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         3198                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         3198                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         3198                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         3198                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         3198                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         3144                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         3144                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         3144                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         3144                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         3144                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         3144                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data     42028762                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total     42028762                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data     42028762                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total     42028762                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data     42028762                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total     42028762                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003172                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003172                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.001891                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.001891                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.001891                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.001891                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 13367.926845                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 13367.926845                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 13367.926845                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 13367.926845                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 13367.926845                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 13367.926845                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
