<stg><name>merge_matches_Pipeline_VITIS_LOOP_146_1</name>


<trans_list>

<trans id="103" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="128" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="132" from="3" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln146" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="133" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln146" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="129" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="130" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="131" from="6" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="124" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="125" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="126" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %out_count = alloca i32 1

]]></Node>
<StgValue><ssdm name="out_count"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %out_keep = alloca i32 1

]]></Node>
<StgValue><ssdm name="out_keep"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="512" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %out_data = alloca i32 1

]]></Node>
<StgValue><ssdm name="out_data"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="16" op_8_bw="0">
<![CDATA[
newFuncRoot:3 %specaxissidechannel_ln0 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i512 %output_stream_V_data_V, i64 %output_stream_V_keep_V, i64 %output_stream_V_strb_V, i1 %output_stream_V_user_V, i1 %output_stream_V_last_V, i1 %output_stream_V_id_V, i16 %output_stream_V_dest_V, void @empty_11

]]></Node>
<StgValue><ssdm name="specaxissidechannel_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="16" op_8_bw="0" op_9_bw="32" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="32" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="0" op_22_bw="0" op_23_bw="32" op_24_bw="32">
<![CDATA[
newFuncRoot:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %output_stream_V_data_V, i64 %output_stream_V_keep_V, i64 %output_stream_V_strb_V, i1 %output_stream_V_user_V, i1 %output_stream_V_last_V, i1 %output_stream_V_id_V, i16 %output_stream_V_dest_V, void @empty_7, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="33" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %short_matches, void @empty_10, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="33" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %long_matches, void @empty_10, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:7 %p_read_1 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read

]]></Node>
<StgValue><ssdm name="p_read_1"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="512" op_1_bw="512">
<![CDATA[
newFuncRoot:8 %store_ln139 = store i512 0, i512 %out_data

]]></Node>
<StgValue><ssdm name="store_ln139"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:9 %store_ln140 = store i64 0, i64 %out_keep

]]></Node>
<StgValue><ssdm name="store_ln140"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:10 %store_ln141 = store i32 0, i32 %out_count

]]></Node>
<StgValue><ssdm name="store_ln141"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:11 %br_ln0 = br void %while.cond.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
while.cond.i:0 %done_short = phi i1 0, void %newFuncRoot, i1 %done_short_1, void %cleanup.i

]]></Node>
<StgValue><ssdm name="done_short"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
while.cond.i:1 %done_long = phi i1 0, void %newFuncRoot, i1 %done_long_1, void %cleanup.i

]]></Node>
<StgValue><ssdm name="done_long"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
while.cond.i:5 %and_ln146 = and i1 %done_short, i1 %done_long

]]></Node>
<StgValue><ssdm name="and_ln146"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
while.cond.i:6 %br_ln146 = br i1 %and_ln146, void %while.body.i, void %while.end.i.exitStub

]]></Node>
<StgValue><ssdm name="br_ln146"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln146" val="0"/>
<literal name="done_short" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
land.lhs.true.i:0 %tmp_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i33P0A, i33 %short_matches, i32 1

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln146" val="0"/>
<literal name="done_short" val="0"/>
<literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="33" op_0_bw="33" op_1_bw="33" op_2_bw="0">
<![CDATA[
if.then.i:0 %short_matches_read = read i33 @_ssdm_op_Read.ap_fifo.volatile.i33P0A, i33 %short_matches

]]></Node>
<StgValue><ssdm name="short_matches_read"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln146" val="0"/>
<literal name="done_short" val="0"/>
<literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="33">
<![CDATA[
if.then.i:1 %hit_id = trunc i33 %short_matches_read

]]></Node>
<StgValue><ssdm name="hit_id"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln146" val="0"/>
<literal name="done_short" val="0"/>
<literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
if.then.i:2 %hit_last = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %short_matches_read, i32 32

]]></Node>
<StgValue><ssdm name="hit_last"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln146" val="0"/>
<literal name="done_long" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
land.lhs.true11.i:0 %tmp_4_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i33P0A, i33 %long_matches, i32 1

]]></Node>
<StgValue><ssdm name="tmp_4_i"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="32" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
while.cond.i:2 %out_count_6 = load i32 %out_count

]]></Node>
<StgValue><ssdm name="out_count_6"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
while.cond.i:3 %out_keep_2 = load i64 %out_keep

]]></Node>
<StgValue><ssdm name="out_keep_2"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="512" op_0_bw="512" op_1_bw="0">
<![CDATA[
while.cond.i:4 %out_data_2 = load i512 %out_data

]]></Node>
<StgValue><ssdm name="out_data_2"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln146" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
while.body.i:0 %specpipeline_ln148 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_5

]]></Node>
<StgValue><ssdm name="specpipeline_ln148"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln146" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
while.body.i:1 %specloopname_ln146 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12

]]></Node>
<StgValue><ssdm name="specloopname_ln146"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln146" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
while.body.i:2 %br_ln148 = br i1 %done_short, void %land.lhs.true.i, void %if.end10.i

]]></Node>
<StgValue><ssdm name="br_ln148"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln146" val="0"/>
<literal name="done_short" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
land.lhs.true.i:1 %br_ln148 = br i1 %tmp_i, void %if.end10.i, void %if.then.i

]]></Node>
<StgValue><ssdm name="br_ln148"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln146" val="0"/>
<literal name="done_short" val="0"/>
<literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then.i:3 %br_ln151 = br i1 %hit_last, void %if.else.i, void %if.end10.i

]]></Node>
<StgValue><ssdm name="br_ln151"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln146" val="0"/>
<literal name="done_short" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="hit_last" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="4" op_0_bw="32">
<![CDATA[
if.else.i:0 %trunc_ln154 = trunc i32 %out_count_6

]]></Node>
<StgValue><ssdm name="trunc_ln154"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln146" val="0"/>
<literal name="done_short" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="hit_last" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="9" op_0_bw="9" op_1_bw="4" op_2_bw="5">
<![CDATA[
if.else.i:1 %tmp = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i4.i5, i4 %trunc_ln154, i5 0

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln146" val="0"/>
<literal name="done_short" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="hit_last" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="512" op_0_bw="9">
<![CDATA[
if.else.i:2 %zext_ln154 = zext i9 %tmp

]]></Node>
<StgValue><ssdm name="zext_ln154"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln146" val="0"/>
<literal name="done_short" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="hit_last" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
if.else.i:3 %shl_ln154 = shl i512 4294967295, i512 %zext_ln154

]]></Node>
<StgValue><ssdm name="shl_ln154"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln146" val="0"/>
<literal name="done_short" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="hit_last" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
if.else.i:4 %xor_ln154 = xor i512 %shl_ln154, i512 13407807929942597099574024998205846127479365820592393377723561443721764030073546976801874298166903427690031858186486050853753882811946569946433649006084095

]]></Node>
<StgValue><ssdm name="xor_ln154"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln146" val="0"/>
<literal name="done_short" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="hit_last" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
if.else.i:5 %and_ln154 = and i512 %out_data_2, i512 %xor_ln154

]]></Node>
<StgValue><ssdm name="and_ln154"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln146" val="0"/>
<literal name="done_short" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="hit_last" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="512" op_0_bw="32">
<![CDATA[
if.else.i:6 %zext_ln154_1 = zext i32 %hit_id

]]></Node>
<StgValue><ssdm name="zext_ln154_1"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln146" val="0"/>
<literal name="done_short" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="hit_last" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
if.else.i:7 %shl_ln154_1 = shl i512 %zext_ln154_1, i512 %zext_ln154

]]></Node>
<StgValue><ssdm name="shl_ln154_1"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln146" val="0"/>
<literal name="done_short" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="hit_last" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
if.else.i:8 %out_data_3 = or i512 %and_ln154, i512 %shl_ln154_1

]]></Node>
<StgValue><ssdm name="out_data_3"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln146" val="0"/>
<literal name="done_short" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="hit_last" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="6" op_0_bw="6" op_1_bw="4" op_2_bw="2">
<![CDATA[
if.else.i:9 %tmp_1 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i4.i2, i4 %trunc_ln154, i2 0

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln146" val="0"/>
<literal name="done_short" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="hit_last" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="6">
<![CDATA[
if.else.i:10 %zext_ln155 = zext i6 %tmp_1

]]></Node>
<StgValue><ssdm name="zext_ln155"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln146" val="0"/>
<literal name="done_short" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="hit_last" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.else.i:11 %shl_ln155 = shl i64 15, i64 %zext_ln155

]]></Node>
<StgValue><ssdm name="shl_ln155"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln146" val="0"/>
<literal name="done_short" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="hit_last" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.else.i:12 %xor_ln155 = xor i64 %shl_ln155, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="xor_ln155"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln146" val="0"/>
<literal name="done_short" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="hit_last" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.else.i:13 %and_ln155 = and i64 %out_keep_2, i64 %xor_ln155

]]></Node>
<StgValue><ssdm name="and_ln155"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln146" val="0"/>
<literal name="done_short" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="hit_last" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.else.i:14 %out_keep_3 = or i64 %and_ln155, i64 %shl_ln155

]]></Node>
<StgValue><ssdm name="out_keep_3"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln146" val="0"/>
<literal name="done_short" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="hit_last" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.else.i:15 %out_count_7 = add i32 %out_count_6, i32 1

]]></Node>
<StgValue><ssdm name="out_count_7"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln146" val="0"/>
<literal name="done_short" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="hit_last" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0">
<![CDATA[
if.else.i:16 %br_ln0 = br void %if.end10.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln146" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0">
<![CDATA[
if.end10.i:2 %done_short_1 = phi i1 0, void %if.else.i, i1 1, void %while.body.i, i1 0, void %land.lhs.true.i, i1 1, void %if.then.i

]]></Node>
<StgValue><ssdm name="done_short_1"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln146" val="0"/>
<literal name="done_long" val="0"/>
<literal name="tmp_4_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="33" op_0_bw="33" op_1_bw="33" op_2_bw="0">
<![CDATA[
if.then13.i:0 %long_matches_read = read i33 @_ssdm_op_Read.ap_fifo.volatile.i33P0A, i33 %long_matches

]]></Node>
<StgValue><ssdm name="long_matches_read"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln146" val="0"/>
<literal name="done_long" val="0"/>
<literal name="tmp_4_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="33">
<![CDATA[
if.then13.i:1 %hit_id_1 = trunc i33 %long_matches_read

]]></Node>
<StgValue><ssdm name="hit_id_1"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln146" val="0"/>
<literal name="done_long" val="0"/>
<literal name="tmp_4_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
if.then13.i:2 %hit_last_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %long_matches_read, i32 32

]]></Node>
<StgValue><ssdm name="hit_last_1"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="61" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln146" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="512" op_0_bw="512" op_1_bw="0" op_2_bw="512" op_3_bw="0" op_4_bw="512" op_5_bw="0" op_6_bw="512" op_7_bw="0">
<![CDATA[
if.end10.i:0 %out_data_1 = phi i512 %out_data_3, void %if.else.i, i512 %out_data_2, void %while.body.i, i512 %out_data_2, void %land.lhs.true.i, i512 %out_data_2, void %if.then.i

]]></Node>
<StgValue><ssdm name="out_data_1"/></StgValue>
</operation>

<operation id="62" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln146" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0" op_4_bw="64" op_5_bw="0" op_6_bw="64" op_7_bw="0">
<![CDATA[
if.end10.i:1 %out_keep_1 = phi i64 %out_keep_3, void %if.else.i, i64 %out_keep_2, void %while.body.i, i64 %out_keep_2, void %land.lhs.true.i, i64 %out_keep_2, void %if.then.i

]]></Node>
<StgValue><ssdm name="out_keep_1"/></StgValue>
</operation>

<operation id="63" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln146" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0">
<![CDATA[
if.end10.i:3 %out_count_2 = phi i32 %out_count_7, void %if.else.i, i32 %out_count_6, void %while.body.i, i32 %out_count_6, void %land.lhs.true.i, i32 %out_count_6, void %if.then.i

]]></Node>
<StgValue><ssdm name="out_count_2"/></StgValue>
</operation>

<operation id="64" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln146" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end10.i:4 %br_ln160 = br i1 %done_long, void %land.lhs.true11.i, void %if.end33.i

]]></Node>
<StgValue><ssdm name="br_ln160"/></StgValue>
</operation>

<operation id="65" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln146" val="0"/>
<literal name="done_long" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
land.lhs.true11.i:1 %br_ln160 = br i1 %tmp_4_i, void %if.end33.i, void %if.then13.i

]]></Node>
<StgValue><ssdm name="br_ln160"/></StgValue>
</operation>

<operation id="66" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln146" val="0"/>
<literal name="done_long" val="0"/>
<literal name="tmp_4_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then13.i:3 %br_ln163 = br i1 %hit_last_1, void %if.else19.i, void %if.end33.i

]]></Node>
<StgValue><ssdm name="br_ln163"/></StgValue>
</operation>

<operation id="67" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln146" val="0"/>
<literal name="done_long" val="0"/>
<literal name="tmp_4_i" val="1"/>
<literal name="hit_last_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="4" op_0_bw="32">
<![CDATA[
if.else19.i:0 %trunc_ln166 = trunc i32 %out_count_2

]]></Node>
<StgValue><ssdm name="trunc_ln166"/></StgValue>
</operation>

<operation id="68" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln146" val="0"/>
<literal name="done_long" val="0"/>
<literal name="tmp_4_i" val="1"/>
<literal name="hit_last_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="9" op_0_bw="9" op_1_bw="4" op_2_bw="5">
<![CDATA[
if.else19.i:1 %tmp_3 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i4.i5, i4 %trunc_ln166, i5 0

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="69" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln146" val="0"/>
<literal name="done_long" val="0"/>
<literal name="tmp_4_i" val="1"/>
<literal name="hit_last_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="512" op_0_bw="9">
<![CDATA[
if.else19.i:2 %zext_ln166 = zext i9 %tmp_3

]]></Node>
<StgValue><ssdm name="zext_ln166"/></StgValue>
</operation>

<operation id="70" st_id="4" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln146" val="0"/>
<literal name="done_long" val="0"/>
<literal name="tmp_4_i" val="1"/>
<literal name="hit_last_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
if.else19.i:3 %shl_ln166 = shl i512 4294967295, i512 %zext_ln166

]]></Node>
<StgValue><ssdm name="shl_ln166"/></StgValue>
</operation>

<operation id="71" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln146" val="0"/>
<literal name="done_long" val="0"/>
<literal name="tmp_4_i" val="1"/>
<literal name="hit_last_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
if.else19.i:4 %xor_ln166 = xor i512 %shl_ln166, i512 13407807929942597099574024998205846127479365820592393377723561443721764030073546976801874298166903427690031858186486050853753882811946569946433649006084095

]]></Node>
<StgValue><ssdm name="xor_ln166"/></StgValue>
</operation>

<operation id="72" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln146" val="0"/>
<literal name="done_long" val="0"/>
<literal name="tmp_4_i" val="1"/>
<literal name="hit_last_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
if.else19.i:5 %and_ln166 = and i512 %out_data_1, i512 %xor_ln166

]]></Node>
<StgValue><ssdm name="and_ln166"/></StgValue>
</operation>

<operation id="73" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln146" val="0"/>
<literal name="done_long" val="0"/>
<literal name="tmp_4_i" val="1"/>
<literal name="hit_last_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="512" op_0_bw="32">
<![CDATA[
if.else19.i:6 %zext_ln166_1 = zext i32 %hit_id_1

]]></Node>
<StgValue><ssdm name="zext_ln166_1"/></StgValue>
</operation>

<operation id="74" st_id="4" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln146" val="0"/>
<literal name="done_long" val="0"/>
<literal name="tmp_4_i" val="1"/>
<literal name="hit_last_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
if.else19.i:7 %shl_ln166_1 = shl i512 %zext_ln166_1, i512 %zext_ln166

]]></Node>
<StgValue><ssdm name="shl_ln166_1"/></StgValue>
</operation>

<operation id="75" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln146" val="0"/>
<literal name="done_long" val="0"/>
<literal name="tmp_4_i" val="1"/>
<literal name="hit_last_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
if.else19.i:8 %out_data_5 = or i512 %and_ln166, i512 %shl_ln166_1

]]></Node>
<StgValue><ssdm name="out_data_5"/></StgValue>
</operation>

<operation id="76" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln146" val="0"/>
<literal name="done_long" val="0"/>
<literal name="tmp_4_i" val="1"/>
<literal name="hit_last_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="6" op_0_bw="6" op_1_bw="4" op_2_bw="2">
<![CDATA[
if.else19.i:9 %tmp_4 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i4.i2, i4 %trunc_ln166, i2 0

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="77" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln146" val="0"/>
<literal name="done_long" val="0"/>
<literal name="tmp_4_i" val="1"/>
<literal name="hit_last_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="64" op_0_bw="6">
<![CDATA[
if.else19.i:10 %zext_ln167 = zext i6 %tmp_4

]]></Node>
<StgValue><ssdm name="zext_ln167"/></StgValue>
</operation>

<operation id="78" st_id="4" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln146" val="0"/>
<literal name="done_long" val="0"/>
<literal name="tmp_4_i" val="1"/>
<literal name="hit_last_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.else19.i:11 %shl_ln167 = shl i64 15, i64 %zext_ln167

]]></Node>
<StgValue><ssdm name="shl_ln167"/></StgValue>
</operation>

<operation id="79" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln146" val="0"/>
<literal name="done_long" val="0"/>
<literal name="tmp_4_i" val="1"/>
<literal name="hit_last_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.else19.i:12 %xor_ln167 = xor i64 %shl_ln167, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="xor_ln167"/></StgValue>
</operation>

<operation id="80" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln146" val="0"/>
<literal name="done_long" val="0"/>
<literal name="tmp_4_i" val="1"/>
<literal name="hit_last_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.else19.i:13 %and_ln167 = and i64 %out_keep_1, i64 %xor_ln167

]]></Node>
<StgValue><ssdm name="and_ln167"/></StgValue>
</operation>

<operation id="81" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln146" val="0"/>
<literal name="done_long" val="0"/>
<literal name="tmp_4_i" val="1"/>
<literal name="hit_last_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.else19.i:14 %out_keep_5 = or i64 %and_ln167, i64 %shl_ln167

]]></Node>
<StgValue><ssdm name="out_keep_5"/></StgValue>
</operation>

<operation id="82" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln146" val="0"/>
<literal name="done_long" val="0"/>
<literal name="tmp_4_i" val="1"/>
<literal name="hit_last_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.else19.i:15 %out_count_8 = add i32 %out_count_2, i32 1

]]></Node>
<StgValue><ssdm name="out_count_8"/></StgValue>
</operation>

<operation id="83" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln146" val="0"/>
<literal name="done_long" val="0"/>
<literal name="tmp_4_i" val="1"/>
<literal name="hit_last_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="0">
<![CDATA[
if.else19.i:16 %br_ln0 = br void %if.end33.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="84" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln146" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0">
<![CDATA[
if.end33.i:3 %done_long_1 = phi i1 0, void %if.else19.i, i1 1, void %if.end10.i, i1 0, void %land.lhs.true11.i, i1 1, void %if.then13.i

]]></Node>
<StgValue><ssdm name="done_long_1"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="85" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln146" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="512" op_0_bw="512" op_1_bw="0" op_2_bw="512" op_3_bw="0" op_4_bw="512" op_5_bw="0" op_6_bw="512" op_7_bw="0">
<![CDATA[
if.end33.i:0 %out_data_7 = phi i512 %out_data_5, void %if.else19.i, i512 %out_data_1, void %if.end10.i, i512 %out_data_1, void %land.lhs.true11.i, i512 %out_data_1, void %if.then13.i

]]></Node>
<StgValue><ssdm name="out_data_7"/></StgValue>
</operation>

<operation id="86" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln146" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0" op_4_bw="64" op_5_bw="0" op_6_bw="64" op_7_bw="0">
<![CDATA[
if.end33.i:1 %out_keep_7 = phi i64 %out_keep_5, void %if.else19.i, i64 %out_keep_1, void %if.end10.i, i64 %out_keep_1, void %land.lhs.true11.i, i64 %out_keep_1, void %if.then13.i

]]></Node>
<StgValue><ssdm name="out_keep_7"/></StgValue>
</operation>

<operation id="87" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln146" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0">
<![CDATA[
if.end33.i:2 %out_count_4 = phi i32 %out_count_8, void %if.else19.i, i32 %out_count_2, void %if.end10.i, i32 %out_count_2, void %land.lhs.true11.i, i32 %out_count_2, void %if.then13.i

]]></Node>
<StgValue><ssdm name="out_count_4"/></StgValue>
</operation>

<operation id="88" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln146" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end33.i:4 %icmp_ln172 = icmp_eq  i32 %out_count_4, i32 16

]]></Node>
<StgValue><ssdm name="icmp_ln172"/></StgValue>
</operation>

<operation id="89" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln146" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end33.i:5 %br_ln172 = br i1 %icmp_ln172, void %cleanup.i, void %if.then34.i

]]></Node>
<StgValue><ssdm name="br_ln172"/></StgValue>
</operation>

<operation id="90" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln146" val="0"/>
<literal name="icmp_ln172" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="0">
<![CDATA[
if.then34.i:1 %br_ln177 = br void %cleanup.i

]]></Node>
<StgValue><ssdm name="br_ln177"/></StgValue>
</operation>

<operation id="91" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln146" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="512" op_0_bw="512" op_1_bw="0" op_2_bw="512" op_3_bw="0">
<![CDATA[
cleanup.i:0 %out_data_4 = phi i512 0, void %if.then34.i, i512 %out_data_7, void %if.end33.i

]]></Node>
<StgValue><ssdm name="out_data_4"/></StgValue>
</operation>

<operation id="92" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln146" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
cleanup.i:1 %out_keep_4 = phi i64 0, void %if.then34.i, i64 %out_keep_7, void %if.end33.i

]]></Node>
<StgValue><ssdm name="out_keep_4"/></StgValue>
</operation>

<operation id="93" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln146" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
cleanup.i:2 %out_count_5 = phi i32 0, void %if.then34.i, i32 %out_count_4, void %if.end33.i

]]></Node>
<StgValue><ssdm name="out_count_5"/></StgValue>
</operation>

<operation id="94" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln146" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="512" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
cleanup.i:3 %store_ln139 = store i512 %out_data_4, i512 %out_data

]]></Node>
<StgValue><ssdm name="store_ln139"/></StgValue>
</operation>

<operation id="95" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln146" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
cleanup.i:4 %store_ln140 = store i64 %out_keep_4, i64 %out_keep

]]></Node>
<StgValue><ssdm name="store_ln140"/></StgValue>
</operation>

<operation id="96" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln146" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
cleanup.i:5 %store_ln141 = store i32 %out_count_5, i32 %out_count

]]></Node>
<StgValue><ssdm name="store_ln141"/></StgValue>
</operation>

<operation id="97" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln146" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="0">
<![CDATA[
cleanup.i:6 %br_ln140 = br void %while.cond.i

]]></Node>
<StgValue><ssdm name="br_ln140"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="98" st_id="6" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln146" val="0"/>
<literal name="icmp_ln172" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="16" op_8_bw="512" op_9_bw="64" op_10_bw="64" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="16">
<![CDATA[
if.then34.i:0 %write_ln26 = write void @_ssdm_op_Write.axis.volatile.i512P0A.i64P0A.i64P0A.i1P0A.i1P0A.i1P0A.i16P0A, i512 %output_stream_V_data_V, i64 %output_stream_V_keep_V, i64 %output_stream_V_strb_V, i1 %output_stream_V_user_V, i1 %output_stream_V_last_V, i1 %output_stream_V_id_V, i16 %output_stream_V_dest_V, i512 %out_data_7, i64 %out_keep_7, i64 0, i1 0, i1 0, i1 0, i16 %p_read_1

]]></Node>
<StgValue><ssdm name="write_ln26"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="99" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512">
<![CDATA[
while.end.i.exitStub:0 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i512P0A, i512 %out_data_6_out, i512 %out_data_2

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="100" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.end.i.exitStub:1 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %out_keep_6_out, i64 %out_keep_2

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="101" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
while.end.i.exitStub:2 %write_ln154 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %out_count_out, i32 %out_count_6

]]></Node>
<StgValue><ssdm name="write_ln154"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">
</state>

<state id="9" st_id="9">
</state>

<state id="10" st_id="10">

<operation id="102" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="0">
<![CDATA[
while.end.i.exitStub:3 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
