

================================================================
== Vitis HLS Report for 'memory_manager_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2'
================================================================
* Date:           Thu Feb 13 17:40:57 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        krnl_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.059 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_17_1_VITIS_LOOP_19_2  |        ?|        ?|         4|          2|          1|     ?|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      345|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      119|    -|
|Register             |        -|     -|      486|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      486|      464|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+-----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+-----+------------+------------+
    |add_ln17_fu_133_p2     |         +|   0|  0|  107|          96|           1|
    |add_ln19_fu_170_p2     |         +|   0|  0|   71|          64|           1|
    |add_ln21_fu_158_p2     |         +|   0|  0|   14|           7|           2|
    |icmp_ln17_fu_128_p2    |      icmp|   0|  0|   39|          96|          96|
    |icmp_ln19_fu_142_p2    |      icmp|   0|  0|   29|          64|          64|
    |icmp_ln5_fu_185_p2     |      icmp|   0|  0|   20|          32|          32|
    |select_ln17_fu_147_p3  |    select|   0|  0|   63|           1|           1|
    |ap_enable_pp0          |       xor|   0|  0|    2|           1|           2|
    +-----------------------+----------+----+---+-----+------------+------------+
    |Total                  |          |   0|  0|  345|         361|         199|
    +-----------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------------------+----+-----------+-----+-----------+
    |                         Name                        | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------------------+----+-----------+-----+-----------+
    |OverlapEnlargementArray_index_address1               |  14|          3|    7|         21|
    |OverlapEnlargementArray_overlapEnlargement_address0  |  14|          3|    7|         21|
    |OverlapEnlargementArray_overlapEnlargement_address1  |  14|          3|    7|         21|
    |ap_NS_fsm                                            |  14|          3|    1|          3|
    |ap_done_int                                          |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0                              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2                              |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg                     |   9|          2|    1|          2|
    |i_5_fu_38                                            |   9|          2|   64|        128|
    |indvar_flatten_fu_42                                 |   9|          2|   96|        192|
    +-----------------------------------------------------+----+-----------+-----+-----------+
    |Total                                                | 119|         26|  187|        396|
    +-----------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |a_index_reg_254                   |   7|   0|    7|          0|
    |add_ln17_reg_219                  |  96|   0|   96|          0|
    |ap_CS_fsm                         |   2|   0|    2|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |b_index_reg_244                   |   7|   0|    7|          0|
    |i_5_fu_38                         |  64|   0|   64|          0|
    |i_5_load_reg_224                  |  64|   0|   64|          0|
    |icmp_ln17_reg_215                 |   1|   0|    1|          0|
    |icmp_ln19_reg_229                 |   1|   0|    1|          0|
    |icmp_ln5_reg_259                  |   1|   0|    1|          0|
    |indvar_flatten_fu_42              |  96|   0|   96|          0|
    |select_ln17_reg_234               |  64|   0|   64|          0|
    |sext_ln17_cast_reg_210            |  64|   0|   64|          0|
    |xp_overlapEnlargement_reg_239     |   7|   0|    7|          0|
    |yp_overlapEnlargement_reg_249     |   7|   0|    7|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 486|   0|  486|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------------------------------+-----+-----+------------+---------------------------------------------------------+--------------+
|                      RTL Ports                      | Dir | Bits|  Protocol  |                      Source Object                      |    C Type    |
+-----------------------------------------------------+-----+-----+------------+---------------------------------------------------------+--------------+
|ap_clk                                               |   in|    1|  ap_ctrl_hs|  memory_manager_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2|  return value|
|ap_rst                                               |   in|    1|  ap_ctrl_hs|  memory_manager_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2|  return value|
|ap_start                                             |   in|    1|  ap_ctrl_hs|  memory_manager_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2|  return value|
|ap_done                                              |  out|    1|  ap_ctrl_hs|  memory_manager_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2|  return value|
|ap_idle                                              |  out|    1|  ap_ctrl_hs|  memory_manager_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2|  return value|
|ap_ready                                             |  out|    1|  ap_ctrl_hs|  memory_manager_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2|  return value|
|mul_ln496                                            |   in|   96|     ap_none|                                                mul_ln496|        scalar|
|sext_ln17                                            |   in|   32|     ap_none|                                                sext_ln17|        scalar|
|OverlapEnlargementArray_overlapEnlargement_address0  |  out|    7|   ap_memory|               OverlapEnlargementArray_overlapEnlargement|         array|
|OverlapEnlargementArray_overlapEnlargement_ce0       |  out|    1|   ap_memory|               OverlapEnlargementArray_overlapEnlargement|         array|
|OverlapEnlargementArray_overlapEnlargement_we0       |  out|    1|   ap_memory|               OverlapEnlargementArray_overlapEnlargement|         array|
|OverlapEnlargementArray_overlapEnlargement_d0        |  out|   32|   ap_memory|               OverlapEnlargementArray_overlapEnlargement|         array|
|OverlapEnlargementArray_overlapEnlargement_q0        |   in|   32|   ap_memory|               OverlapEnlargementArray_overlapEnlargement|         array|
|OverlapEnlargementArray_overlapEnlargement_address1  |  out|    7|   ap_memory|               OverlapEnlargementArray_overlapEnlargement|         array|
|OverlapEnlargementArray_overlapEnlargement_ce1       |  out|    1|   ap_memory|               OverlapEnlargementArray_overlapEnlargement|         array|
|OverlapEnlargementArray_overlapEnlargement_we1       |  out|    1|   ap_memory|               OverlapEnlargementArray_overlapEnlargement|         array|
|OverlapEnlargementArray_overlapEnlargement_d1        |  out|   32|   ap_memory|               OverlapEnlargementArray_overlapEnlargement|         array|
|OverlapEnlargementArray_overlapEnlargement_q1        |   in|   32|   ap_memory|               OverlapEnlargementArray_overlapEnlargement|         array|
|OverlapEnlargementArray_index_address0               |  out|    7|   ap_memory|                            OverlapEnlargementArray_index|         array|
|OverlapEnlargementArray_index_ce0                    |  out|    1|   ap_memory|                            OverlapEnlargementArray_index|         array|
|OverlapEnlargementArray_index_we0                    |  out|    1|   ap_memory|                            OverlapEnlargementArray_index|         array|
|OverlapEnlargementArray_index_d0                     |  out|   32|   ap_memory|                            OverlapEnlargementArray_index|         array|
|OverlapEnlargementArray_index_q0                     |   in|   32|   ap_memory|                            OverlapEnlargementArray_index|         array|
|OverlapEnlargementArray_index_address1               |  out|    7|   ap_memory|                            OverlapEnlargementArray_index|         array|
|OverlapEnlargementArray_index_ce1                    |  out|    1|   ap_memory|                            OverlapEnlargementArray_index|         array|
|OverlapEnlargementArray_index_we1                    |  out|    1|   ap_memory|                            OverlapEnlargementArray_index|         array|
|OverlapEnlargementArray_index_d1                     |  out|   32|   ap_memory|                            OverlapEnlargementArray_index|         array|
|OverlapEnlargementArray_index_q1                     |   in|   32|   ap_memory|                            OverlapEnlargementArray_index|         array|
+-----------------------------------------------------+-----+-----+------------+---------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 2, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%i_5 = alloca i32 1"   --->   Operation 7 'alloca' 'i_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 8 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%sext_ln17_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sext_ln17"   --->   Operation 9 'read' 'sext_ln17_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%mul_ln496_read = read i96 @_ssdm_op_Read.ap_auto.i96, i96 %mul_ln496"   --->   Operation 10 'read' 'mul_ln496_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%sext_ln17_cast = sext i32 %sext_ln17_read"   --->   Operation 11 'sext' 'sext_ln17_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.38ns)   --->   "%store_ln0 = store i96 0, i96 %indvar_flatten"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 13 [1/1] (0.38ns)   --->   "%store_ln0 = store i64 1, i64 %i_5"   --->   Operation 13 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body4.i"   --->   Operation 14 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.31>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i96 %indvar_flatten" [/home/pyuva001/R-Tree-Testbed/src/hls/overlapEnlargementPair.cpp:17]   --->   Operation 15 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 16 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (1.16ns)   --->   "%icmp_ln17 = icmp_eq  i96 %indvar_flatten_load, i96 %mul_ln496_read" [/home/pyuva001/R-Tree-Testbed/src/hls/overlapEnlargementPair.cpp:17]   --->   Operation 17 'icmp' 'icmp_ln17' <Predicate = true> <Delay = 1.16> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (1.31ns)   --->   "%add_ln17 = add i96 %indvar_flatten_load, i96 1" [/home/pyuva001/R-Tree-Testbed/src/hls/overlapEnlargementPair.cpp:17]   --->   Operation 18 'add' 'add_ln17' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln17 = br i1 %icmp_ln17, void %for.inc13.i.loopexit, void %_Z4sortP22overlapEnlargementPairi.exit.loopexit.exitStub" [/home/pyuva001/R-Tree-Testbed/src/hls/overlapEnlargementPair.cpp:17]   --->   Operation 19 'br' 'br_ln17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%i_5_load = load i64 %i_5" [/home/pyuva001/R-Tree-Testbed/src/hls/overlapEnlargementPair.cpp:19]   --->   Operation 20 'load' 'i_5_load' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (1.06ns)   --->   "%icmp_ln19 = icmp_eq  i64 %i_5_load, i64 %sext_ln17_cast" [/home/pyuva001/R-Tree-Testbed/src/hls/overlapEnlargementPair.cpp:19]   --->   Operation 21 'icmp' 'icmp_ln19' <Predicate = (!icmp_ln17)> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 1.94>
ST_3 : Operation 22 [1/1] (0.41ns)   --->   "%select_ln17 = select i1 %icmp_ln19, i64 1, i64 %i_5_load" [/home/pyuva001/R-Tree-Testbed/src/hls/overlapEnlargementPair.cpp:17]   --->   Operation 22 'select' 'select_ln17' <Predicate = (!icmp_ln17)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%empty = trunc i64 %select_ln17" [/home/pyuva001/R-Tree-Testbed/src/hls/overlapEnlargementPair.cpp:17]   --->   Operation 23 'trunc' 'empty' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%xp_overlapEnlargement = getelementptr i32 %OverlapEnlargementArray_overlapEnlargement, i64 0, i64 %select_ln17" [/home/pyuva001/R-Tree-Testbed/src/hls/overlapEnlargementPair.cpp:21]   --->   Operation 24 'getelementptr' 'xp_overlapEnlargement' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_3 : Operation 25 [2/2] (0.60ns)   --->   "%a_overlapEnlargement = load i7 %xp_overlapEnlargement" [/home/pyuva001/R-Tree-Testbed/src/hls/overlapEnlargementPair.cpp:21]   --->   Operation 25 'load' 'a_overlapEnlargement' <Predicate = (!icmp_ln17)> <Delay = 0.60> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.60> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_3 : Operation 26 [1/1] (0.70ns)   --->   "%add_ln21 = add i7 %empty, i7 127" [/home/pyuva001/R-Tree-Testbed/src/hls/overlapEnlargementPair.cpp:21]   --->   Operation 26 'add' 'add_ln21' <Predicate = (!icmp_ln17)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln21 = zext i7 %add_ln21" [/home/pyuva001/R-Tree-Testbed/src/hls/overlapEnlargementPair.cpp:21]   --->   Operation 27 'zext' 'zext_ln21' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%b_index = getelementptr i32 %OverlapEnlargementArray_index, i64 0, i64 %zext_ln21" [/home/pyuva001/R-Tree-Testbed/src/hls/overlapEnlargementPair.cpp:21]   --->   Operation 28 'getelementptr' 'b_index' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%yp_overlapEnlargement = getelementptr i32 %OverlapEnlargementArray_overlapEnlargement, i64 0, i64 %zext_ln21" [/home/pyuva001/R-Tree-Testbed/src/hls/overlapEnlargementPair.cpp:21]   --->   Operation 29 'getelementptr' 'yp_overlapEnlargement' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_3 : Operation 30 [2/2] (0.60ns)   --->   "%b_overlapEnlargement = load i7 %yp_overlapEnlargement" [/home/pyuva001/R-Tree-Testbed/src/hls/overlapEnlargementPair.cpp:21]   --->   Operation 30 'load' 'b_overlapEnlargement' <Predicate = (!icmp_ln17)> <Delay = 0.60> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.60> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_3 : Operation 31 [1/1] (1.14ns)   --->   "%add_ln19 = add i64 %select_ln17, i64 1" [/home/pyuva001/R-Tree-Testbed/src/hls/overlapEnlargementPair.cpp:19]   --->   Operation 31 'add' 'add_ln19' <Predicate = (!icmp_ln17)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 32 [1/1] (0.38ns)   --->   "%store_ln19 = store i96 %add_ln17, i96 %indvar_flatten" [/home/pyuva001/R-Tree-Testbed/src/hls/overlapEnlargementPair.cpp:19]   --->   Operation 32 'store' 'store_ln19' <Predicate = (!icmp_ln17)> <Delay = 0.38>
ST_3 : Operation 33 [1/1] (0.38ns)   --->   "%store_ln19 = store i64 %add_ln19, i64 %i_5" [/home/pyuva001/R-Tree-Testbed/src/hls/overlapEnlargementPair.cpp:19]   --->   Operation 33 'store' 'store_ln19' <Predicate = (!icmp_ln17)> <Delay = 0.38>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln19 = br void %for.body4.i" [/home/pyuva001/R-Tree-Testbed/src/hls/overlapEnlargementPair.cpp:19]   --->   Operation 34 'br' 'br_ln19' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 52 'ret' 'ret_ln0' <Predicate = (icmp_ln17)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.05>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_17_1_VITIS_LOOP_19_2_str"   --->   Operation 35 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 36 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%specloopname_ln19 = specloopname void @_ssdm_op_SpecLoopName, void @empty_21" [/home/pyuva001/R-Tree-Testbed/src/hls/overlapEnlargementPair.cpp:19]   --->   Operation 37 'specloopname' 'specloopname_ln19' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%a_index = getelementptr i32 %OverlapEnlargementArray_index, i64 0, i64 %select_ln17" [/home/pyuva001/R-Tree-Testbed/src/hls/overlapEnlargementPair.cpp:21]   --->   Operation 38 'getelementptr' 'a_index' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 39 [1/2] (0.60ns)   --->   "%a_overlapEnlargement = load i7 %xp_overlapEnlargement" [/home/pyuva001/R-Tree-Testbed/src/hls/overlapEnlargementPair.cpp:21]   --->   Operation 39 'load' 'a_overlapEnlargement' <Predicate = true> <Delay = 0.60> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.60> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_4 : Operation 40 [1/2] (0.60ns)   --->   "%b_overlapEnlargement = load i7 %yp_overlapEnlargement" [/home/pyuva001/R-Tree-Testbed/src/hls/overlapEnlargementPair.cpp:21]   --->   Operation 40 'load' 'b_overlapEnlargement' <Predicate = true> <Delay = 0.60> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.60> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_4 : Operation 41 [1/1] (0.85ns)   --->   "%icmp_ln5 = icmp_slt  i32 %a_overlapEnlargement, i32 %b_overlapEnlargement" [/home/pyuva001/R-Tree-Testbed/src/hls/overlapEnlargementPair.cpp:5]   --->   Operation 41 'icmp' 'icmp_ln5' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln21 = br i1 %icmp_ln5, void %for.inc.i887, void %if.then.i885" [/home/pyuva001/R-Tree-Testbed/src/hls/overlapEnlargementPair.cpp:21]   --->   Operation 42 'br' 'br_ln21' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 43 [2/2] (0.60ns)   --->   "%xp_index_load = load i7 %a_index" [/home/pyuva001/R-Tree-Testbed/src/hls/overlapEnlargementPair.cpp:12]   --->   Operation 43 'load' 'xp_index_load' <Predicate = (icmp_ln5)> <Delay = 0.60> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.60> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_4 : Operation 44 [2/2] (0.60ns)   --->   "%yp_index_load = load i7 %b_index" [/home/pyuva001/R-Tree-Testbed/src/hls/overlapEnlargementPair.cpp:11]   --->   Operation 44 'load' 'yp_index_load' <Predicate = (icmp_ln5)> <Delay = 0.60> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.60> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_4 : Operation 45 [1/1] (0.60ns)   --->   "%store_ln11 = store i32 %b_overlapEnlargement, i7 %xp_overlapEnlargement" [/home/pyuva001/R-Tree-Testbed/src/hls/overlapEnlargementPair.cpp:11]   --->   Operation 45 'store' 'store_ln11' <Predicate = (icmp_ln5)> <Delay = 0.60> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.60> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_4 : Operation 46 [1/1] (0.60ns)   --->   "%store_ln12 = store i32 %a_overlapEnlargement, i7 %yp_overlapEnlargement" [/home/pyuva001/R-Tree-Testbed/src/hls/overlapEnlargementPair.cpp:12]   --->   Operation 46 'store' 'store_ln12' <Predicate = (icmp_ln5)> <Delay = 0.60> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.60> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>

State 5 <SV = 4> <Delay = 1.20>
ST_5 : Operation 47 [1/2] (0.60ns)   --->   "%xp_index_load = load i7 %a_index" [/home/pyuva001/R-Tree-Testbed/src/hls/overlapEnlargementPair.cpp:12]   --->   Operation 47 'load' 'xp_index_load' <Predicate = (icmp_ln5)> <Delay = 0.60> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.60> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_5 : Operation 48 [1/2] (0.60ns)   --->   "%yp_index_load = load i7 %b_index" [/home/pyuva001/R-Tree-Testbed/src/hls/overlapEnlargementPair.cpp:11]   --->   Operation 48 'load' 'yp_index_load' <Predicate = (icmp_ln5)> <Delay = 0.60> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.60> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_5 : Operation 49 [1/1] (0.60ns)   --->   "%store_ln11 = store i32 %yp_index_load, i7 %a_index" [/home/pyuva001/R-Tree-Testbed/src/hls/overlapEnlargementPair.cpp:11]   --->   Operation 49 'store' 'store_ln11' <Predicate = (icmp_ln5)> <Delay = 0.60> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.60> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_5 : Operation 50 [1/1] (0.60ns)   --->   "%store_ln12 = store i32 %xp_index_load, i7 %b_index" [/home/pyuva001/R-Tree-Testbed/src/hls/overlapEnlargementPair.cpp:12]   --->   Operation 50 'store' 'store_ln12' <Predicate = (icmp_ln5)> <Delay = 0.60> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.60> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln24 = br void %for.inc.i887" [/home/pyuva001/R-Tree-Testbed/src/hls/overlapEnlargementPair.cpp:24]   --->   Operation 51 'br' 'br_ln24' <Predicate = (icmp_ln5)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ mul_ln496]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sext_ln17]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ OverlapEnlargementArray_overlapEnlargement]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ OverlapEnlargementArray_index]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i_5                   (alloca       ) [ 011100]
indvar_flatten        (alloca       ) [ 011100]
sext_ln17_read        (read         ) [ 000000]
mul_ln496_read        (read         ) [ 001000]
sext_ln17_cast        (sext         ) [ 001000]
store_ln0             (store        ) [ 000000]
store_ln0             (store        ) [ 000000]
br_ln0                (br           ) [ 000000]
indvar_flatten_load   (load         ) [ 000000]
specpipeline_ln0      (specpipeline ) [ 000000]
icmp_ln17             (icmp         ) [ 011100]
add_ln17              (add          ) [ 010100]
br_ln17               (br           ) [ 000000]
i_5_load              (load         ) [ 010100]
icmp_ln19             (icmp         ) [ 010100]
select_ln17           (select       ) [ 001010]
empty                 (trunc        ) [ 000000]
xp_overlapEnlargement (getelementptr) [ 001010]
add_ln21              (add          ) [ 000000]
zext_ln21             (zext         ) [ 000000]
b_index               (getelementptr) [ 011011]
yp_overlapEnlargement (getelementptr) [ 001010]
add_ln19              (add          ) [ 000000]
store_ln19            (store        ) [ 000000]
store_ln19            (store        ) [ 000000]
br_ln19               (br           ) [ 000000]
specloopname_ln0      (specloopname ) [ 000000]
specpipeline_ln0      (specpipeline ) [ 000000]
specloopname_ln19     (specloopname ) [ 000000]
a_index               (getelementptr) [ 010001]
a_overlapEnlargement  (load         ) [ 000000]
b_overlapEnlargement  (load         ) [ 000000]
icmp_ln5              (icmp         ) [ 011011]
br_ln21               (br           ) [ 000000]
store_ln11            (store        ) [ 000000]
store_ln12            (store        ) [ 000000]
xp_index_load         (load         ) [ 000000]
yp_index_load         (load         ) [ 000000]
store_ln11            (store        ) [ 000000]
store_ln12            (store        ) [ 000000]
br_ln24               (br           ) [ 000000]
ret_ln0               (ret          ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="mul_ln496">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mul_ln496"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sext_ln17">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln17"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="OverlapEnlargementArray_overlapEnlargement">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OverlapEnlargementArray_overlapEnlargement"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="OverlapEnlargementArray_index">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OverlapEnlargementArray_index"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i96"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_17_1_VITIS_LOOP_19_2_str"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_21"/></StgValue>
</bind>
</comp>

<comp id="38" class="1004" name="i_5_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="1" slack="0"/>
<pin id="40" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_5/1 "/>
</bind>
</comp>

<comp id="42" class="1004" name="indvar_flatten_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="1" slack="0"/>
<pin id="44" dir="1" index="1" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="46" class="1004" name="sext_ln17_read_read_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="32" slack="0"/>
<pin id="48" dir="0" index="1" bw="32" slack="0"/>
<pin id="49" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln17_read/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="mul_ln496_read_read_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="96" slack="0"/>
<pin id="54" dir="0" index="1" bw="96" slack="0"/>
<pin id="55" dir="1" index="2" bw="96" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mul_ln496_read/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="xp_overlapEnlargement_gep_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="32" slack="0"/>
<pin id="60" dir="0" index="1" bw="1" slack="0"/>
<pin id="61" dir="0" index="2" bw="64" slack="0"/>
<pin id="62" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="xp_overlapEnlargement/3 "/>
</bind>
</comp>

<comp id="65" class="1004" name="grp_access_fu_65">
<pin_list>
<pin id="66" dir="0" index="0" bw="7" slack="0"/>
<pin id="67" dir="0" index="1" bw="32" slack="0"/>
<pin id="68" dir="0" index="2" bw="0" slack="0"/>
<pin id="70" dir="0" index="4" bw="7" slack="0"/>
<pin id="71" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="72" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="69" dir="1" index="3" bw="32" slack="0"/>
<pin id="73" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="a_overlapEnlargement/3 b_overlapEnlargement/3 store_ln11/4 store_ln12/4 "/>
</bind>
</comp>

<comp id="75" class="1004" name="b_index_gep_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="32" slack="0"/>
<pin id="77" dir="0" index="1" bw="1" slack="0"/>
<pin id="78" dir="0" index="2" bw="7" slack="0"/>
<pin id="79" dir="1" index="3" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_index/3 "/>
</bind>
</comp>

<comp id="82" class="1004" name="yp_overlapEnlargement_gep_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="32" slack="0"/>
<pin id="84" dir="0" index="1" bw="1" slack="0"/>
<pin id="85" dir="0" index="2" bw="7" slack="0"/>
<pin id="86" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="yp_overlapEnlargement/3 "/>
</bind>
</comp>

<comp id="90" class="1004" name="a_index_gep_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="32" slack="0"/>
<pin id="92" dir="0" index="1" bw="1" slack="0"/>
<pin id="93" dir="0" index="2" bw="64" slack="1"/>
<pin id="94" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_index/4 "/>
</bind>
</comp>

<comp id="97" class="1004" name="grp_access_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="7" slack="1"/>
<pin id="99" dir="0" index="1" bw="32" slack="0"/>
<pin id="100" dir="0" index="2" bw="0" slack="0"/>
<pin id="102" dir="0" index="4" bw="7" slack="0"/>
<pin id="103" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="104" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="101" dir="1" index="3" bw="32" slack="0"/>
<pin id="105" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="xp_index_load/4 yp_index_load/4 store_ln11/5 store_ln12/5 "/>
</bind>
</comp>

<comp id="111" class="1004" name="sext_ln17_cast_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="32" slack="0"/>
<pin id="113" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln17_cast/1 "/>
</bind>
</comp>

<comp id="115" class="1004" name="store_ln0_store_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="1" slack="0"/>
<pin id="117" dir="0" index="1" bw="96" slack="0"/>
<pin id="118" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="store_ln0_store_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="0" index="1" bw="64" slack="0"/>
<pin id="123" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="125" class="1004" name="indvar_flatten_load_load_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="96" slack="1"/>
<pin id="127" dir="1" index="1" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/2 "/>
</bind>
</comp>

<comp id="128" class="1004" name="icmp_ln17_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="96" slack="0"/>
<pin id="130" dir="0" index="1" bw="96" slack="1"/>
<pin id="131" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln17/2 "/>
</bind>
</comp>

<comp id="133" class="1004" name="add_ln17_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="96" slack="0"/>
<pin id="135" dir="0" index="1" bw="1" slack="0"/>
<pin id="136" dir="1" index="2" bw="96" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln17/2 "/>
</bind>
</comp>

<comp id="139" class="1004" name="i_5_load_load_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="64" slack="1"/>
<pin id="141" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_5_load/2 "/>
</bind>
</comp>

<comp id="142" class="1004" name="icmp_ln19_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="64" slack="0"/>
<pin id="144" dir="0" index="1" bw="64" slack="1"/>
<pin id="145" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln19/2 "/>
</bind>
</comp>

<comp id="147" class="1004" name="select_ln17_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="1" slack="1"/>
<pin id="149" dir="0" index="1" bw="64" slack="0"/>
<pin id="150" dir="0" index="2" bw="64" slack="1"/>
<pin id="151" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln17/3 "/>
</bind>
</comp>

<comp id="154" class="1004" name="empty_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="64" slack="0"/>
<pin id="156" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/3 "/>
</bind>
</comp>

<comp id="158" class="1004" name="add_ln21_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="7" slack="0"/>
<pin id="160" dir="0" index="1" bw="1" slack="0"/>
<pin id="161" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln21/3 "/>
</bind>
</comp>

<comp id="164" class="1004" name="zext_ln21_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="7" slack="0"/>
<pin id="166" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln21/3 "/>
</bind>
</comp>

<comp id="170" class="1004" name="add_ln19_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="64" slack="0"/>
<pin id="172" dir="0" index="1" bw="1" slack="0"/>
<pin id="173" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln19/3 "/>
</bind>
</comp>

<comp id="176" class="1004" name="store_ln19_store_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="96" slack="1"/>
<pin id="178" dir="0" index="1" bw="96" slack="2"/>
<pin id="179" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln19/3 "/>
</bind>
</comp>

<comp id="180" class="1004" name="store_ln19_store_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="64" slack="0"/>
<pin id="182" dir="0" index="1" bw="64" slack="2"/>
<pin id="183" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln19/3 "/>
</bind>
</comp>

<comp id="185" class="1004" name="icmp_ln5_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="32" slack="0"/>
<pin id="187" dir="0" index="1" bw="32" slack="0"/>
<pin id="188" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln5/4 "/>
</bind>
</comp>

<comp id="191" class="1005" name="i_5_reg_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="64" slack="0"/>
<pin id="193" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="i_5 "/>
</bind>
</comp>

<comp id="198" class="1005" name="indvar_flatten_reg_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="96" slack="0"/>
<pin id="200" dir="1" index="1" bw="96" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="205" class="1005" name="mul_ln496_read_reg_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="96" slack="1"/>
<pin id="207" dir="1" index="1" bw="96" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln496_read "/>
</bind>
</comp>

<comp id="210" class="1005" name="sext_ln17_cast_reg_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="64" slack="1"/>
<pin id="212" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln17_cast "/>
</bind>
</comp>

<comp id="215" class="1005" name="icmp_ln17_reg_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="1" slack="1"/>
<pin id="217" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln17 "/>
</bind>
</comp>

<comp id="219" class="1005" name="add_ln17_reg_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="96" slack="1"/>
<pin id="221" dir="1" index="1" bw="96" slack="1"/>
</pin_list>
<bind>
<opset="add_ln17 "/>
</bind>
</comp>

<comp id="224" class="1005" name="i_5_load_reg_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="64" slack="1"/>
<pin id="226" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="i_5_load "/>
</bind>
</comp>

<comp id="229" class="1005" name="icmp_ln19_reg_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="1" slack="1"/>
<pin id="231" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln19 "/>
</bind>
</comp>

<comp id="234" class="1005" name="select_ln17_reg_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="64" slack="1"/>
<pin id="236" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="select_ln17 "/>
</bind>
</comp>

<comp id="239" class="1005" name="xp_overlapEnlargement_reg_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="7" slack="1"/>
<pin id="241" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="xp_overlapEnlargement "/>
</bind>
</comp>

<comp id="244" class="1005" name="b_index_reg_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="7" slack="1"/>
<pin id="246" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="b_index "/>
</bind>
</comp>

<comp id="249" class="1005" name="yp_overlapEnlargement_reg_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="7" slack="1"/>
<pin id="251" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="yp_overlapEnlargement "/>
</bind>
</comp>

<comp id="254" class="1005" name="a_index_reg_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="7" slack="1"/>
<pin id="256" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="a_index "/>
</bind>
</comp>

<comp id="259" class="1005" name="icmp_ln5_reg_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="1" slack="1"/>
<pin id="261" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln5 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="41"><net_src comp="8" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="45"><net_src comp="8" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="50"><net_src comp="10" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="51"><net_src comp="2" pin="0"/><net_sink comp="46" pin=1"/></net>

<net id="56"><net_src comp="12" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="57"><net_src comp="0" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="63"><net_src comp="4" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="64"><net_src comp="28" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="74"><net_src comp="58" pin="3"/><net_sink comp="65" pin=2"/></net>

<net id="80"><net_src comp="6" pin="0"/><net_sink comp="75" pin=0"/></net>

<net id="81"><net_src comp="28" pin="0"/><net_sink comp="75" pin=1"/></net>

<net id="87"><net_src comp="4" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="88"><net_src comp="28" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="89"><net_src comp="82" pin="3"/><net_sink comp="65" pin=0"/></net>

<net id="95"><net_src comp="6" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="96"><net_src comp="28" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="106"><net_src comp="90" pin="3"/><net_sink comp="97" pin=2"/></net>

<net id="107"><net_src comp="65" pin="3"/><net_sink comp="65" pin=4"/></net>

<net id="108"><net_src comp="65" pin="7"/><net_sink comp="65" pin=1"/></net>

<net id="109"><net_src comp="97" pin="3"/><net_sink comp="97" pin=4"/></net>

<net id="110"><net_src comp="97" pin="7"/><net_sink comp="97" pin=1"/></net>

<net id="114"><net_src comp="46" pin="2"/><net_sink comp="111" pin=0"/></net>

<net id="119"><net_src comp="14" pin="0"/><net_sink comp="115" pin=0"/></net>

<net id="124"><net_src comp="16" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="132"><net_src comp="125" pin="1"/><net_sink comp="128" pin=0"/></net>

<net id="137"><net_src comp="125" pin="1"/><net_sink comp="133" pin=0"/></net>

<net id="138"><net_src comp="26" pin="0"/><net_sink comp="133" pin=1"/></net>

<net id="146"><net_src comp="139" pin="1"/><net_sink comp="142" pin=0"/></net>

<net id="152"><net_src comp="16" pin="0"/><net_sink comp="147" pin=1"/></net>

<net id="153"><net_src comp="147" pin="3"/><net_sink comp="58" pin=2"/></net>

<net id="157"><net_src comp="147" pin="3"/><net_sink comp="154" pin=0"/></net>

<net id="162"><net_src comp="154" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="163"><net_src comp="30" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="167"><net_src comp="158" pin="2"/><net_sink comp="164" pin=0"/></net>

<net id="168"><net_src comp="164" pin="1"/><net_sink comp="75" pin=2"/></net>

<net id="169"><net_src comp="164" pin="1"/><net_sink comp="82" pin=2"/></net>

<net id="174"><net_src comp="147" pin="3"/><net_sink comp="170" pin=0"/></net>

<net id="175"><net_src comp="16" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="184"><net_src comp="170" pin="2"/><net_sink comp="180" pin=0"/></net>

<net id="189"><net_src comp="65" pin="7"/><net_sink comp="185" pin=0"/></net>

<net id="190"><net_src comp="65" pin="3"/><net_sink comp="185" pin=1"/></net>

<net id="194"><net_src comp="38" pin="1"/><net_sink comp="191" pin=0"/></net>

<net id="195"><net_src comp="191" pin="1"/><net_sink comp="120" pin=1"/></net>

<net id="196"><net_src comp="191" pin="1"/><net_sink comp="139" pin=0"/></net>

<net id="197"><net_src comp="191" pin="1"/><net_sink comp="180" pin=1"/></net>

<net id="201"><net_src comp="42" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="202"><net_src comp="198" pin="1"/><net_sink comp="115" pin=1"/></net>

<net id="203"><net_src comp="198" pin="1"/><net_sink comp="125" pin=0"/></net>

<net id="204"><net_src comp="198" pin="1"/><net_sink comp="176" pin=1"/></net>

<net id="208"><net_src comp="52" pin="2"/><net_sink comp="205" pin=0"/></net>

<net id="209"><net_src comp="205" pin="1"/><net_sink comp="128" pin=1"/></net>

<net id="213"><net_src comp="111" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="214"><net_src comp="210" pin="1"/><net_sink comp="142" pin=1"/></net>

<net id="218"><net_src comp="128" pin="2"/><net_sink comp="215" pin=0"/></net>

<net id="222"><net_src comp="133" pin="2"/><net_sink comp="219" pin=0"/></net>

<net id="223"><net_src comp="219" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="227"><net_src comp="139" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="228"><net_src comp="224" pin="1"/><net_sink comp="147" pin=2"/></net>

<net id="232"><net_src comp="142" pin="2"/><net_sink comp="229" pin=0"/></net>

<net id="233"><net_src comp="229" pin="1"/><net_sink comp="147" pin=0"/></net>

<net id="237"><net_src comp="147" pin="3"/><net_sink comp="234" pin=0"/></net>

<net id="238"><net_src comp="234" pin="1"/><net_sink comp="90" pin=2"/></net>

<net id="242"><net_src comp="58" pin="3"/><net_sink comp="239" pin=0"/></net>

<net id="243"><net_src comp="239" pin="1"/><net_sink comp="65" pin=2"/></net>

<net id="247"><net_src comp="75" pin="3"/><net_sink comp="244" pin=0"/></net>

<net id="248"><net_src comp="244" pin="1"/><net_sink comp="97" pin=0"/></net>

<net id="252"><net_src comp="82" pin="3"/><net_sink comp="249" pin=0"/></net>

<net id="253"><net_src comp="249" pin="1"/><net_sink comp="65" pin=0"/></net>

<net id="257"><net_src comp="90" pin="3"/><net_sink comp="254" pin=0"/></net>

<net id="258"><net_src comp="254" pin="1"/><net_sink comp="97" pin=2"/></net>

<net id="262"><net_src comp="185" pin="2"/><net_sink comp="259" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: OverlapEnlargementArray_overlapEnlargement | {4 }
	Port: OverlapEnlargementArray_index | {5 }
 - Input state : 
	Port: memory_manager_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2 : mul_ln496 | {1 }
	Port: memory_manager_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2 : sext_ln17 | {1 }
	Port: memory_manager_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2 : OverlapEnlargementArray_overlapEnlargement | {3 4 }
	Port: memory_manager_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2 : OverlapEnlargementArray_index | {4 5 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
	State 2
		icmp_ln17 : 1
		add_ln17 : 1
		br_ln17 : 2
		icmp_ln19 : 1
	State 3
		empty : 1
		xp_overlapEnlargement : 1
		a_overlapEnlargement : 2
		add_ln21 : 2
		zext_ln21 : 3
		b_index : 4
		yp_overlapEnlargement : 4
		b_overlapEnlargement : 5
		add_ln19 : 1
		store_ln19 : 2
	State 4
		icmp_ln5 : 1
		br_ln21 : 2
		xp_index_load : 1
		store_ln11 : 1
		store_ln12 : 1
	State 5
		store_ln11 : 1
		store_ln12 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|
| Operation|      Functional Unit      |    FF   |   LUT   |
|----------|---------------------------|---------|---------|
|          |      add_ln17_fu_133      |    0    |   107   |
|    add   |      add_ln21_fu_158      |    0    |    14   |
|          |      add_ln19_fu_170      |    0    |    71   |
|----------|---------------------------|---------|---------|
|          |      icmp_ln17_fu_128     |    0    |    39   |
|   icmp   |      icmp_ln19_fu_142     |    0    |    29   |
|          |      icmp_ln5_fu_185      |    0    |    20   |
|----------|---------------------------|---------|---------|
|  select  |     select_ln17_fu_147    |    0    |    63   |
|----------|---------------------------|---------|---------|
|   read   | sext_ln17_read_read_fu_46 |    0    |    0    |
|          | mul_ln496_read_read_fu_52 |    0    |    0    |
|----------|---------------------------|---------|---------|
|   sext   |   sext_ln17_cast_fu_111   |    0    |    0    |
|----------|---------------------------|---------|---------|
|   trunc  |        empty_fu_154       |    0    |    0    |
|----------|---------------------------|---------|---------|
|   zext   |      zext_ln21_fu_164     |    0    |    0    |
|----------|---------------------------|---------|---------|
|   Total  |                           |    0    |   343   |
|----------|---------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|       a_index_reg_254       |    7   |
|       add_ln17_reg_219      |   96   |
|       b_index_reg_244       |    7   |
|       i_5_load_reg_224      |   64   |
|         i_5_reg_191         |   64   |
|      icmp_ln17_reg_215      |    1   |
|      icmp_ln19_reg_229      |    1   |
|       icmp_ln5_reg_259      |    1   |
|    indvar_flatten_reg_198   |   96   |
|    mul_ln496_read_reg_205   |   96   |
|     select_ln17_reg_234     |   64   |
|    sext_ln17_cast_reg_210   |   64   |
|xp_overlapEnlargement_reg_239|    7   |
|yp_overlapEnlargement_reg_249|    7   |
+-----------------------------+--------+
|            Total            |   575  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_65 |  p0  |   2  |   7  |   14   ||    9    |
| grp_access_fu_65 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_97 |  p2  |   2  |   0  |    0   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   14   ||  1.161  ||    27   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   343  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |   27   |
|  Register |    -   |   575  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   575  |   370  |
+-----------+--------+--------+--------+
