Quartus Prime Archive log --	F:/CPLD_FPGA/@Work/X1400/60.xx/AVR-X1400H_Digital60xx_restored/AVRX1400Digital.qarlog

Archive:	F:/CPLD_FPGA/@Work/X1400/60.xx/AVR-X1400H_Digital60xx_restored/AVRX1400Digital.qar
Date:		Tue Sep 13 13:52:53 2016
Quartus Prime		16.0.0 Build 211 04/27/2016 SJ Lite Edition

	=========== Files Selected: ===========
F:/CPLD_FPGA/@Work/X1400/60.xx/AVR-X1400H_Digital60xx_restored/AVR1911Digital.qpf
F:/CPLD_FPGA/@Work/X1400/60.xx/AVR-X1400H_Digital60xx_restored/AVRX1400H.qsf
F:/CPLD_FPGA/@Work/X1400/60.xx/AVR-X1400H_Digital60xx_restored/AVRX1400H.sdc
F:/CPLD_FPGA/@Work/X1400/60.xx/AVR-X1400H_Digital60xx_restored/AVRX1400H_assignment_defaults.qdf
F:/CPLD_FPGA/@Work/X1400/60.xx/AVR-X1400H_Digital60xx_restored/assignment_defaults.qdf
F:/CPLD_FPGA/@Work/X1400/60.xx/AVR-X1400H_Digital60xx_restored/rtl/VHDL/lpm_ff1.vhd
F:/CPLD_FPGA/@Work/X1400/60.xx/AVR-X1400H_Digital60xx_restored/rtl/VHDL/lpm_ff5.vhd
F:/CPLD_FPGA/@Work/X1400/60.xx/AVR-X1400H_Digital60xx_restored/rtl/bdf/AVRX1400H.bdf
F:/CPLD_FPGA/@Work/X1400/60.xx/AVR-X1400H_Digital60xx_restored/rtl/megafunction/verilog/mux2in.tdf
F:/CPLD_FPGA/@Work/X1400/60.xx/AVR-X1400H_Digital60xx_restored/rtl/verilog/ADCMCKSEL.v
F:/CPLD_FPGA/@Work/X1400/60.xx/AVR-X1400H_Digital60xx_restored/rtl/verilog/ADC_CLK_GEN.v
F:/CPLD_FPGA/@Work/X1400/60.xx/AVR-X1400H_Digital60xx_restored/rtl/verilog/ADC_FS_Manager.v
F:/CPLD_FPGA/@Work/X1400/60.xx/AVR-X1400H_Digital60xx_restored/rtl/verilog/DSDTDM_Ch_Div.v
F:/CPLD_FPGA/@Work/X1400/60.xx/AVR-X1400H_Digital60xx_restored/rtl/verilog/Delay1Cycle.v
F:/CPLD_FPGA/@Work/X1400/60.xx/AVR-X1400H_Digital60xx_restored/rtl/verilog/LEGO_Workaround.v
F:/CPLD_FPGA/@Work/X1400/60.xx/AVR-X1400H_Digital60xx_restored/rtl/verilog/clk_sync_exchanger.v
F:/CPLD_FPGA/@Work/X1400/60.xx/AVR-X1400H_Digital60xx_restored/rtl/verilog/expander.v
F:/CPLD_FPGA/@Work/X1400/60.xx/AVR-X1400H_Digital60xx_restored/rtl/verilog/lpm_and_wrapper.v
F:/CPLD_FPGA/@Work/X1400/60.xx/AVR-X1400H_Digital60xx_restored/rtl/verilog/timing_aligner.v
F:/CPLD_FPGA/@Work/X1400/60.xx/AVR-X1400H_Digital60xx_restored/rtl/verilog/upcounter.v
	======= Total: 20 files to archive =======

	================ Status: ===============
All files archived successfully.


******* Archived project restoration attempt on Tue Sep 13 13:53:49 2016
Source archive file:	F:/CPLD_FPGA/@Work/X1400/60.xx/AVR-X1400H_Digital60xx_restored/AVRX1400Digital.qar
Archive was extracted into	F:/CPLD_FPGA/@Work/X1400/60.xx/AVR-X1400H_Digital60xx_restored/AVRX1400Digital_restored/
		 - successfully.
