{
  "module_name": "radeon.h",
  "hash_id": "de6173b38282c8de3c2d9db2d72f7c7c699f0ec868d6ad1cf1296d78adf55fd6",
  "original_prompt": "Ingested from linux-6.6.14/include/video/radeon.h",
  "human_readable_source": " \n#ifndef _RADEON_H\n#define _RADEON_H\n\n\n#define RADEON_REGSIZE\t\t\t0x4000\n\n\n#define MM_INDEX                               0x0000\n#define MM_DATA                                0x0004\n#define BUS_CNTL                               0x0030\n#define HI_STAT                                0x004C\n#define BUS_CNTL1                              0x0034\n#define I2C_CNTL_1\t\t\t       0x0094\n#define CNFG_CNTL                              0x00E0\n#define CNFG_MEMSIZE                           0x00F8\n#define CNFG_APER_0_BASE                       0x0100\n#define CNFG_APER_1_BASE                       0x0104\n#define CNFG_APER_SIZE                         0x0108\n#define CNFG_REG_1_BASE                        0x010C\n#define CNFG_REG_APER_SIZE                     0x0110\n#define PAD_AGPINPUT_DELAY                     0x0164\n#define PAD_CTLR_STRENGTH                      0x0168\n#define PAD_CTLR_UPDATE                        0x016C\n#define PAD_CTLR_MISC                          0x0aa0\n#define AGP_CNTL                               0x0174\n#define BM_STATUS                              0x0160\n#define CAP0_TRIG_CNTL\t\t\t       0x0950\n#define CAP1_TRIG_CNTL\t\t               0x09c0\n#define VIPH_CONTROL\t\t\t       0x0C40\n#define VENDOR_ID                              0x0F00\n#define DEVICE_ID                              0x0F02\n#define COMMAND                                0x0F04\n#define STATUS                                 0x0F06\n#define REVISION_ID                            0x0F08\n#define REGPROG_INF                            0x0F09\n#define SUB_CLASS                              0x0F0A\n#define BASE_CODE                              0x0F0B\n#define CACHE_LINE                             0x0F0C\n#define LATENCY                                0x0F0D\n#define HEADER                                 0x0F0E\n#define BIST                                   0x0F0F\n#define REG_MEM_BASE                           0x0F10\n#define REG_IO_BASE                            0x0F14\n#define REG_REG_BASE                           0x0F18\n#define ADAPTER_ID                             0x0F2C\n#define BIOS_ROM                               0x0F30\n#define CAPABILITIES_PTR                       0x0F34\n#define INTERRUPT_LINE                         0x0F3C\n#define INTERRUPT_PIN                          0x0F3D\n#define MIN_GRANT                              0x0F3E\n#define MAX_LATENCY                            0x0F3F\n#define ADAPTER_ID_W                           0x0F4C\n#define PMI_CAP_ID                             0x0F50\n#define PMI_NXT_CAP_PTR                        0x0F51\n#define PMI_PMC_REG                            0x0F52\n#define PM_STATUS                              0x0F54\n#define PMI_DATA                               0x0F57\n#define AGP_CAP_ID                             0x0F58\n#define AGP_STATUS                             0x0F5C\n#define AGP_COMMAND                            0x0F60\n#define AIC_CTRL                               0x01D0\n#define AIC_STAT                               0x01D4\n#define AIC_PT_BASE                            0x01D8\n#define AIC_LO_ADDR                            0x01DC\n#define AIC_HI_ADDR                            0x01E0\n#define AIC_TLB_ADDR                           0x01E4\n#define AIC_TLB_DATA                           0x01E8\n#define DAC_CNTL                               0x0058\n#define DAC_CNTL2                              0x007c\n#define CRTC_GEN_CNTL                          0x0050\n#define MEM_CNTL                               0x0140\n#define MC_CNTL                                0x0140\n#define EXT_MEM_CNTL                           0x0144\n#define MC_TIMING_CNTL                         0x0144\n#define MC_AGP_LOCATION                        0x014C\n#define MEM_IO_CNTL_A0                         0x0178\n#define MEM_REFRESH_CNTL                       0x0178\n#define MEM_INIT_LATENCY_TIMER                 0x0154\n#define MC_INIT_GFX_LAT_TIMER                  0x0154\n#define MEM_SDRAM_MODE_REG                     0x0158\n#define AGP_BASE                               0x0170\n#define MEM_IO_CNTL_A1                         0x017C\n#define MC_READ_CNTL_AB                        0x017C\n#define MEM_IO_CNTL_B0                         0x0180\n#define MC_INIT_MISC_LAT_TIMER                 0x0180\n#define MEM_IO_CNTL_B1                         0x0184\n#define MC_IOPAD_CNTL                          0x0184\n#define MC_DEBUG                               0x0188\n#define MC_STATUS                              0x0150\n#define MEM_IO_OE_CNTL                         0x018C\n#define MC_CHIP_IO_OE_CNTL_AB                  0x018C\n#define MC_FB_LOCATION                         0x0148\n#define HOST_PATH_CNTL                         0x0130\n#define MEM_VGA_WP_SEL                         0x0038\n#define MEM_VGA_RP_SEL                         0x003C\n#define HDP_DEBUG                              0x0138\n#define SW_SEMAPHORE                           0x013C\n#define CRTC2_GEN_CNTL                         0x03f8\n#define CRTC2_DISPLAY_BASE_ADDR                0x033c\n#define SURFACE_CNTL                           0x0B00\n#define SURFACE0_LOWER_BOUND                   0x0B04\n#define SURFACE1_LOWER_BOUND                   0x0B14\n#define SURFACE2_LOWER_BOUND                   0x0B24\n#define SURFACE3_LOWER_BOUND                   0x0B34\n#define SURFACE4_LOWER_BOUND                   0x0B44\n#define SURFACE5_LOWER_BOUND                   0x0B54\n#define SURFACE6_LOWER_BOUND                   0x0B64\n#define SURFACE7_LOWER_BOUND                   0x0B74\n#define SURFACE0_UPPER_BOUND                   0x0B08\n#define SURFACE1_UPPER_BOUND                   0x0B18\n#define SURFACE2_UPPER_BOUND                   0x0B28\n#define SURFACE3_UPPER_BOUND                   0x0B38\n#define SURFACE4_UPPER_BOUND                   0x0B48\n#define SURFACE5_UPPER_BOUND                   0x0B58\n#define SURFACE6_UPPER_BOUND                   0x0B68\n#define SURFACE7_UPPER_BOUND                   0x0B78\n#define SURFACE0_INFO                          0x0B0C\n#define SURFACE1_INFO                          0x0B1C\n#define SURFACE2_INFO                          0x0B2C\n#define SURFACE3_INFO                          0x0B3C\n#define SURFACE4_INFO                          0x0B4C\n#define SURFACE5_INFO                          0x0B5C\n#define SURFACE6_INFO                          0x0B6C\n#define SURFACE7_INFO                          0x0B7C\n#define SURFACE_ACCESS_FLAGS                   0x0BF8\n#define SURFACE_ACCESS_CLR                     0x0BFC\n#define GEN_INT_CNTL                           0x0040\n#define GEN_INT_STATUS                         0x0044\n#define CRTC_EXT_CNTL                          0x0054\n#define RB3D_CNTL\t\t\t       0x1C3C\n#define WAIT_UNTIL                             0x1720\n#define ISYNC_CNTL                             0x1724\n#define RBBM_GUICNTL                           0x172C\n#define RBBM_STATUS                            0x0E40\n#define RBBM_STATUS_alt_1                      0x1740\n#define RBBM_CNTL                              0x00EC\n#define RBBM_CNTL_alt_1                        0x0E44\n#define RBBM_SOFT_RESET                        0x00F0\n#define RBBM_SOFT_RESET_alt_1                  0x0E48\n#define NQWAIT_UNTIL                           0x0E50\n#define RBBM_DEBUG                             0x0E6C\n#define RBBM_CMDFIFO_ADDR                      0x0E70\n#define RBBM_CMDFIFO_DATAL                     0x0E74\n#define RBBM_CMDFIFO_DATAH                     0x0E78\n#define RBBM_CMDFIFO_STAT                      0x0E7C\n#define CRTC_STATUS                            0x005C\n#define GPIO_VGA_DDC                           0x0060\n#define GPIO_DVI_DDC                           0x0064\n#define GPIO_MONID                             0x0068\n#define GPIO_CRT2_DDC                          0x006c\n#define PALETTE_INDEX                          0x00B0\n#define PALETTE_DATA                           0x00B4\n#define PALETTE_30_DATA                        0x00B8\n#define CRTC_H_TOTAL_DISP                      0x0200\n#define CRTC_H_SYNC_STRT_WID                   0x0204\n#define CRTC_V_TOTAL_DISP                      0x0208\n#define CRTC_V_SYNC_STRT_WID                   0x020C\n#define CRTC_VLINE_CRNT_VLINE                  0x0210\n#define CRTC_CRNT_FRAME                        0x0214\n#define CRTC_GUI_TRIG_VLINE                    0x0218\n#define CRTC_DEBUG                             0x021C\n#define CRTC_OFFSET_RIGHT                      0x0220\n#define CRTC_OFFSET                            0x0224\n#define CRTC_OFFSET_CNTL                       0x0228\n#define CRTC_PITCH                             0x022C\n#define OVR_CLR                                0x0230\n#define OVR_WID_LEFT_RIGHT                     0x0234\n#define OVR_WID_TOP_BOTTOM                     0x0238\n#define DISPLAY_BASE_ADDR                      0x023C\n#define SNAPSHOT_VH_COUNTS                     0x0240\n#define SNAPSHOT_F_COUNT                       0x0244\n#define N_VIF_COUNT                            0x0248\n#define SNAPSHOT_VIF_COUNT                     0x024C\n#define FP_CRTC_H_TOTAL_DISP                   0x0250\n#define FP_CRTC_V_TOTAL_DISP                   0x0254\n#define CRT_CRTC_H_SYNC_STRT_WID               0x0258\n#define CRT_CRTC_V_SYNC_STRT_WID               0x025C\n#define CUR_OFFSET                             0x0260\n#define CUR_HORZ_VERT_POSN                     0x0264\n#define CUR_HORZ_VERT_OFF                      0x0268\n#define CUR_CLR0                               0x026C\n#define CUR_CLR1                               0x0270\n#define FP_HORZ_VERT_ACTIVE                    0x0278\n#define CRTC_MORE_CNTL                         0x027C\n#define CRTC_H_CUTOFF_ACTIVE_EN                (1<<4)\n#define CRTC_V_CUTOFF_ACTIVE_EN                (1<<5)\n#define DAC_EXT_CNTL                           0x0280\n#define FP_GEN_CNTL                            0x0284\n#define FP_HORZ_STRETCH                        0x028C\n#define FP_VERT_STRETCH                        0x0290\n#define FP_H_SYNC_STRT_WID                     0x02C4\n#define FP_V_SYNC_STRT_WID                     0x02C8\n#define AUX_WINDOW_HORZ_CNTL                   0x02D8\n#define AUX_WINDOW_VERT_CNTL                   0x02DC\n\n\n#define DVI_I2C_CNTL_1\t\t\t       0x02e4\n#define GRPH_BUFFER_CNTL                       0x02F0\n#define GRPH2_BUFFER_CNTL                      0x03F0\n#define VGA_BUFFER_CNTL                        0x02F4\n#define OV0_Y_X_START                          0x0400\n#define OV0_Y_X_END                            0x0404\n#define OV0_PIPELINE_CNTL                      0x0408\n#define OV0_REG_LOAD_CNTL                      0x0410\n#define OV0_SCALE_CNTL                         0x0420\n#define OV0_V_INC                              0x0424\n#define OV0_P1_V_ACCUM_INIT                    0x0428\n#define OV0_P23_V_ACCUM_INIT                   0x042C\n#define OV0_P1_BLANK_LINES_AT_TOP              0x0430\n#define OV0_P23_BLANK_LINES_AT_TOP             0x0434\n#define OV0_BASE_ADDR                          0x043C\n#define OV0_VID_BUF0_BASE_ADRS                 0x0440\n#define OV0_VID_BUF1_BASE_ADRS                 0x0444\n#define OV0_VID_BUF2_BASE_ADRS                 0x0448\n#define OV0_VID_BUF3_BASE_ADRS                 0x044C\n#define OV0_VID_BUF4_BASE_ADRS                 0x0450\n#define OV0_VID_BUF5_BASE_ADRS                 0x0454\n#define OV0_VID_BUF_PITCH0_VALUE               0x0460\n#define OV0_VID_BUF_PITCH1_VALUE               0x0464\n#define OV0_AUTO_FLIP_CNTRL                    0x0470\n#define OV0_DEINTERLACE_PATTERN                0x0474\n#define OV0_SUBMIT_HISTORY                     0x0478\n#define OV0_H_INC                              0x0480\n#define OV0_STEP_BY                            0x0484\n#define OV0_P1_H_ACCUM_INIT                    0x0488\n#define OV0_P23_H_ACCUM_INIT                   0x048C\n#define OV0_P1_X_START_END                     0x0494\n#define OV0_P2_X_START_END                     0x0498\n#define OV0_P3_X_START_END                     0x049C\n#define OV0_FILTER_CNTL                        0x04A0\n#define OV0_FOUR_TAP_COEF_0                    0x04B0\n#define OV0_FOUR_TAP_COEF_1                    0x04B4\n#define OV0_FOUR_TAP_COEF_2                    0x04B8\n#define OV0_FOUR_TAP_COEF_3                    0x04BC\n#define OV0_FOUR_TAP_COEF_4                    0x04C0\n#define OV0_FLAG_CNTRL                         0x04DC\n#define OV0_SLICE_CNTL                         0x04E0\n#define OV0_VID_KEY_CLR_LOW                    0x04E4\n#define OV0_VID_KEY_CLR_HIGH                   0x04E8\n#define OV0_GRPH_KEY_CLR_LOW                   0x04EC\n#define OV0_GRPH_KEY_CLR_HIGH                  0x04F0\n#define OV0_KEY_CNTL                           0x04F4\n#define OV0_TEST                               0x04F8\n#define SUBPIC_CNTL                            0x0540\n#define SUBPIC_DEFCOLCON                       0x0544\n#define SUBPIC_Y_X_START                       0x054C\n#define SUBPIC_Y_X_END                         0x0550\n#define SUBPIC_V_INC                           0x0554\n#define SUBPIC_H_INC                           0x0558\n#define SUBPIC_BUF0_OFFSET                     0x055C\n#define SUBPIC_BUF1_OFFSET                     0x0560\n#define SUBPIC_LC0_OFFSET                      0x0564\n#define SUBPIC_LC1_OFFSET                      0x0568\n#define SUBPIC_PITCH                           0x056C\n#define SUBPIC_BTN_HLI_COLCON                  0x0570\n#define SUBPIC_BTN_HLI_Y_X_START               0x0574\n#define SUBPIC_BTN_HLI_Y_X_END                 0x0578\n#define SUBPIC_PALETTE_INDEX                   0x057C\n#define SUBPIC_PALETTE_DATA                    0x0580\n#define SUBPIC_H_ACCUM_INIT                    0x0584\n#define SUBPIC_V_ACCUM_INIT                    0x0588\n#define DISP_MISC_CNTL                         0x0D00\n#define DAC_MACRO_CNTL                         0x0D04\n#define DISP_PWR_MAN                           0x0D08\n#define DISP_TEST_DEBUG_CNTL                   0x0D10\n#define DISP_HW_DEBUG                          0x0D14\n#define DAC_CRC_SIG1                           0x0D18\n#define DAC_CRC_SIG2                           0x0D1C\n#define OV0_LIN_TRANS_A                        0x0D20\n#define OV0_LIN_TRANS_B                        0x0D24\n#define OV0_LIN_TRANS_C                        0x0D28\n#define OV0_LIN_TRANS_D                        0x0D2C\n#define OV0_LIN_TRANS_E                        0x0D30\n#define OV0_LIN_TRANS_F                        0x0D34\n#define OV0_GAMMA_0_F                          0x0D40\n#define OV0_GAMMA_10_1F                        0x0D44\n#define OV0_GAMMA_20_3F                        0x0D48\n#define OV0_GAMMA_40_7F                        0x0D4C\n#define OV0_GAMMA_380_3BF                      0x0D50\n#define OV0_GAMMA_3C0_3FF                      0x0D54\n#define DISP_MERGE_CNTL                        0x0D60\n#define DISP_OUTPUT_CNTL                       0x0D64\n#define DISP_LIN_TRANS_GRPH_A                  0x0D80\n#define DISP_LIN_TRANS_GRPH_B                  0x0D84\n#define DISP_LIN_TRANS_GRPH_C                  0x0D88\n#define DISP_LIN_TRANS_GRPH_D                  0x0D8C\n#define DISP_LIN_TRANS_GRPH_E                  0x0D90\n#define DISP_LIN_TRANS_GRPH_F                  0x0D94\n#define DISP_LIN_TRANS_VID_A                   0x0D98\n#define DISP_LIN_TRANS_VID_B                   0x0D9C\n#define DISP_LIN_TRANS_VID_C                   0x0DA0\n#define DISP_LIN_TRANS_VID_D                   0x0DA4\n#define DISP_LIN_TRANS_VID_E                   0x0DA8\n#define DISP_LIN_TRANS_VID_F                   0x0DAC\n#define RMX_HORZ_FILTER_0TAP_COEF              0x0DB0\n#define RMX_HORZ_FILTER_1TAP_COEF              0x0DB4\n#define RMX_HORZ_FILTER_2TAP_COEF              0x0DB8\n#define RMX_HORZ_PHASE                         0x0DBC\n#define DAC_EMBEDDED_SYNC_CNTL                 0x0DC0\n#define DAC_BROAD_PULSE                        0x0DC4\n#define DAC_SKEW_CLKS                          0x0DC8\n#define DAC_INCR                               0x0DCC\n#define DAC_NEG_SYNC_LEVEL                     0x0DD0\n#define DAC_POS_SYNC_LEVEL                     0x0DD4\n#define DAC_BLANK_LEVEL                        0x0DD8\n#define CLOCK_CNTL_INDEX                       0x0008\n#define CLOCK_CNTL_DATA                        0x000C\n#define CP_RB_CNTL                             0x0704\n#define CP_RB_BASE                             0x0700\n#define CP_RB_RPTR_ADDR                        0x070C\n#define CP_RB_RPTR                             0x0710\n#define CP_RB_WPTR                             0x0714\n#define CP_RB_WPTR_DELAY                       0x0718\n#define CP_IB_BASE                             0x0738\n#define CP_IB_BUFSZ                            0x073C\n#define SCRATCH_REG0                           0x15E0\n#define GUI_SCRATCH_REG0                       0x15E0\n#define SCRATCH_REG1                           0x15E4\n#define GUI_SCRATCH_REG1                       0x15E4\n#define SCRATCH_REG2                           0x15E8\n#define GUI_SCRATCH_REG2                       0x15E8\n#define SCRATCH_REG3                           0x15EC\n#define GUI_SCRATCH_REG3                       0x15EC\n#define SCRATCH_REG4                           0x15F0\n#define GUI_SCRATCH_REG4                       0x15F0\n#define SCRATCH_REG5                           0x15F4\n#define GUI_SCRATCH_REG5                       0x15F4\n#define SCRATCH_UMSK                           0x0770\n#define SCRATCH_ADDR                           0x0774\n#define DP_BRUSH_FRGD_CLR                      0x147C\n#define DP_BRUSH_BKGD_CLR                      0x1478\n#define DST_LINE_START                         0x1600\n#define DST_LINE_END                           0x1604\n#define SRC_OFFSET                             0x15AC\n#define SRC_PITCH                              0x15B0\n#define SRC_TILE                               0x1704\n#define SRC_PITCH_OFFSET                       0x1428\n#define SRC_X                                  0x1414\n#define SRC_Y                                  0x1418\n#define SRC_X_Y                                0x1590\n#define SRC_Y_X                                0x1434\n#define DST_Y_X\t\t\t\t       0x1438\n#define DST_WIDTH_HEIGHT\t\t       0x1598\n#define DST_HEIGHT_WIDTH\t\t       0x143c\n#define DST_OFFSET                             0x1404\n#define SRC_CLUT_ADDRESS                       0x1780\n#define SRC_CLUT_DATA                          0x1784\n#define SRC_CLUT_DATA_RD                       0x1788\n#define HOST_DATA0                             0x17C0\n#define HOST_DATA1                             0x17C4\n#define HOST_DATA2                             0x17C8\n#define HOST_DATA3                             0x17CC\n#define HOST_DATA4                             0x17D0\n#define HOST_DATA5                             0x17D4\n#define HOST_DATA6                             0x17D8\n#define HOST_DATA7                             0x17DC\n#define HOST_DATA_LAST                         0x17E0\n#define DP_SRC_ENDIAN                          0x15D4\n#define DP_SRC_FRGD_CLR                        0x15D8\n#define DP_SRC_BKGD_CLR                        0x15DC\n#define SC_LEFT                                0x1640\n#define SC_RIGHT                               0x1644\n#define SC_TOP                                 0x1648\n#define SC_BOTTOM                              0x164C\n#define SRC_SC_RIGHT                           0x1654\n#define SRC_SC_BOTTOM                          0x165C\n#define DP_CNTL                                0x16C0\n#define DP_CNTL_XDIR_YDIR_YMAJOR               0x16D0\n#define DP_DATATYPE                            0x16C4\n#define DP_MIX                                 0x16C8\n#define DP_WRITE_MSK                           0x16CC\n#define DP_XOP                                 0x17F8\n#define CLR_CMP_CLR_SRC                        0x15C4\n#define CLR_CMP_CLR_DST                        0x15C8\n#define CLR_CMP_CNTL                           0x15C0\n#define CLR_CMP_MSK                            0x15CC\n#define DSTCACHE_MODE                          0x1710\n#define DSTCACHE_CTLSTAT                       0x1714\n#define DEFAULT_PITCH_OFFSET                   0x16E0\n#define DEFAULT_SC_BOTTOM_RIGHT                0x16E8\n#define DEFAULT_SC_TOP_LEFT                    0x16EC\n#define SRC_PITCH_OFFSET                       0x1428\n#define DST_PITCH_OFFSET                       0x142C\n#define DP_GUI_MASTER_CNTL                     0x146C\n#define SC_TOP_LEFT                            0x16EC\n#define SC_BOTTOM_RIGHT                        0x16F0\n#define SRC_SC_BOTTOM_RIGHT                    0x16F4\n#define RB2D_DSTCACHE_MODE\t\t       0x3428\n#define RB2D_DSTCACHE_CTLSTAT_broken\t       0x342C  \n#define LVDS_GEN_CNTL\t\t\t       0x02d0\n#define LVDS_PLL_CNTL\t\t\t       0x02d4\n#define FP2_GEN_CNTL                           0x0288\n#define TMDS_CNTL                              0x0294\n#define TMDS_CRC\t\t\t       0x02a0\n#define TMDS_TRANSMITTER_CNTL\t\t       0x02a4\n#define MPP_TB_CONFIG            \t       0x01c0\n#define PAMAC0_DLY_CNTL                        0x0a94\n#define PAMAC1_DLY_CNTL                        0x0a98\n#define PAMAC2_DLY_CNTL                        0x0a9c\n#define FW_CNTL                                0x0118\n#define FCP_CNTL                               0x0910\n#define VGA_DDA_ON_OFF                         0x02ec\n#define TV_MASTER_CNTL                         0x0800\n\n\n#define BIOS_0_SCRATCH\t\t\t       0x0010\n#define BIOS_1_SCRATCH\t\t\t       0x0014\n#define BIOS_2_SCRATCH\t\t\t       0x0018\n#define BIOS_3_SCRATCH\t\t\t       0x001c\n#define BIOS_4_SCRATCH\t\t\t       0x0020\n#define BIOS_5_SCRATCH\t\t\t       0x0024\n#define BIOS_6_SCRATCH\t\t\t       0x0028\n#define BIOS_7_SCRATCH\t\t\t       0x002c\n\n#define HDP_SOFT_RESET                         (1 << 26)\n\n#define TV_DAC_CNTL                            0x088c\n#define GPIOPAD_MASK                           0x0198\n#define GPIOPAD_A                              0x019c\n#define GPIOPAD_EN                             0x01a0\n#define GPIOPAD_Y                              0x01a4\n#define ZV_LCDPAD_MASK                         0x01a8\n#define ZV_LCDPAD_A                            0x01ac\n#define ZV_LCDPAD_EN                           0x01b0\n#define ZV_LCDPAD_Y                            0x01b4\n\n \n#define CLK_PIN_CNTL                               0x0001\n#define PPLL_CNTL                                  0x0002\n#define PPLL_REF_DIV                               0x0003\n#define PPLL_DIV_0                                 0x0004\n#define PPLL_DIV_1                                 0x0005\n#define PPLL_DIV_2                                 0x0006\n#define PPLL_DIV_3                                 0x0007\n#define VCLK_ECP_CNTL                              0x0008\n#define HTOTAL_CNTL                                0x0009\n#define M_SPLL_REF_FB_DIV                          0x000a\n#define AGP_PLL_CNTL                               0x000b\n#define SPLL_CNTL                                  0x000c\n#define SCLK_CNTL                                  0x000d\n#define MPLL_CNTL                                  0x000e\n#define MDLL_CKO                                   0x000f\n#define MDLL_RDCKA                                 0x0010\n#define MCLK_CNTL                                  0x0012\n#define AGP_PLL_CNTL                               0x000b\n#define PLL_TEST_CNTL                              0x0013\n#define CLK_PWRMGT_CNTL                            0x0014\n#define PLL_PWRMGT_CNTL                            0x0015\n#define MCLK_MISC                                  0x001f\n#define P2PLL_CNTL                                 0x002a\n#define P2PLL_REF_DIV                              0x002b\n#define PIXCLKS_CNTL                               0x002d\n#define SCLK_MORE_CNTL\t\t\t\t   0x0035\n\n \n#define FORCEON_MCLKA\t\t\t\t   (1 << 16)\n#define FORCEON_MCLKB         \t\t   \t   (1 << 17)\n#define FORCEON_YCLKA         \t    \t   \t   (1 << 18)\n#define FORCEON_YCLKB         \t\t   \t   (1 << 19)\n#define FORCEON_MC            \t\t   \t   (1 << 20)\n#define FORCEON_AIC           \t\t   \t   (1 << 21)\n\n \n#define DYN_STOP_LAT_MASK\t\t\t   0x00007ff8\n#define CP_MAX_DYN_STOP_LAT\t\t\t   0x0008\n#define SCLK_FORCEON_MASK\t\t\t   0xffff8000\n\n \n#define SCLK_MORE_FORCEON\t\t\t   0x0700\n\n \n#define BUS_DBL_RESYNC                             0x00000001\n#define BUS_MSTR_RESET                             0x00000002\n#define BUS_FLUSH_BUF                              0x00000004\n#define BUS_STOP_REQ_DIS                           0x00000008\n#define BUS_ROTATION_DIS                           0x00000010\n#define BUS_MASTER_DIS                             0x00000040\n#define BUS_ROM_WRT_EN                             0x00000080\n#define BUS_DIS_ROM                                0x00001000\n#define BUS_PCI_READ_RETRY_EN                      0x00002000\n#define BUS_AGP_AD_STEPPING_EN                     0x00004000\n#define BUS_PCI_WRT_RETRY_EN                       0x00008000\n#define BUS_MSTR_RD_MULT                           0x00100000\n#define BUS_MSTR_RD_LINE                           0x00200000\n#define BUS_SUSPEND                                0x00400000\n#define LAT_16X                                    0x00800000\n#define BUS_RD_DISCARD_EN                          0x01000000\n#define BUS_RD_ABORT_EN                            0x02000000\n#define BUS_MSTR_WS                                0x04000000\n#define BUS_PARKING_DIS                            0x08000000\n#define BUS_MSTR_DISCONNECT_EN                     0x10000000\n#define BUS_WRT_BURST                              0x20000000\n#define BUS_READ_BURST                             0x40000000\n#define BUS_RDY_READ_DLY                           0x80000000\n\n \n#define PIX2CLK_SRC_SEL_MASK                       0x03\n#define PIX2CLK_SRC_SEL_CPUCLK                     0x00\n#define PIX2CLK_SRC_SEL_PSCANCLK                   0x01\n#define PIX2CLK_SRC_SEL_BYTECLK                    0x02\n#define PIX2CLK_SRC_SEL_P2PLLCLK                   0x03\n#define PIX2CLK_ALWAYS_ONb                         (1<<6)\n#define PIX2CLK_DAC_ALWAYS_ONb                     (1<<7)\n#define PIXCLK_TV_SRC_SEL                          (1 << 8)\n#define PIXCLK_LVDS_ALWAYS_ONb                     (1 << 14)\n#define PIXCLK_TMDS_ALWAYS_ONb                     (1 << 15)\n\n\n \n#define PLL_WR_EN                                  0x00000080\n\n \n#define CFG_VGA_RAM_EN                             0x00000100\n#define CFG_ATI_REV_ID_MASK\t\t\t   (0xf << 16)\n#define CFG_ATI_REV_A11\t\t\t\t   (0 << 16)\n#define CFG_ATI_REV_A12\t\t\t\t   (1 << 16)\n#define CFG_ATI_REV_A13\t\t\t\t   (2 << 16)\n\n \n#define VGA_ATI_LINEAR                             0x00000008\n#define VGA_128KAP_PAGING                          0x00000010\n#define\tXCRT_CNT_EN\t\t\t\t   (1 << 6)\n#define CRTC_HSYNC_DIS\t\t\t\t   (1 << 8)\n#define CRTC_VSYNC_DIS\t\t\t\t   (1 << 9)\n#define CRTC_DISPLAY_DIS\t\t\t   (1 << 10)\n#define CRTC_CRT_ON\t\t\t\t   (1 << 15)\n\n\n \n#define RB2D_DC_FLUSH_2D\t\t\t   (1 << 0)\n#define RB2D_DC_FREE_2D\t\t\t\t   (1 << 2)\n#define RB2D_DC_FLUSH_ALL\t\t\t   (RB2D_DC_FLUSH_2D | RB2D_DC_FREE_2D)\n#define RB2D_DC_BUSY\t\t\t\t   (1 << 31)\n\n \n#define RB2D_DC_AUTOFLUSH_ENABLE                   (1 << 8)\n#define RB2D_DC_DC_DISABLE_IGNORE_PE               (1 << 17)\n\n \n#define CRTC_DBL_SCAN_EN                           0x00000001\n#define CRTC_CUR_EN                                0x00010000\n#define CRTC_INTERLACE_EN\t\t\t   (1 << 1)\n#define CRTC_BYPASS_LUT_EN     \t\t\t   (1 << 14)\n#define CRTC_EXT_DISP_EN      \t\t\t   (1 << 24)\n#define CRTC_EN\t\t\t\t\t   (1 << 25)\n#define CRTC_DISP_REQ_EN_B                         (1 << 26)\n\n \n#define CRTC_VBLANK                                0x00000001\n\n \n#define CRT2_ON                                    (1 << 7)\n#define CRTC2_DISPLAY_DIS                          (1 << 23)\n#define CRTC2_EN                                   (1 << 25)\n#define CRTC2_DISP_REQ_EN_B                        (1 << 26)\n\n \n#define CUR_LOCK                                   0x80000000\n\n \n#define GPIO_A_0\t\t(1 <<  0)\n#define GPIO_A_1\t\t(1 <<  1)\n#define GPIO_Y_0\t\t(1 <<  8)\n#define GPIO_Y_1\t\t(1 <<  9)\n#define GPIO_EN_0\t\t(1 << 16)\n#define GPIO_EN_1\t\t(1 << 17)\n#define GPIO_MASK_0\t\t(1 << 24)\n#define GPIO_MASK_1\t\t(1 << 25)\n#define VGA_DDC_DATA_OUTPUT\tGPIO_A_0\n#define VGA_DDC_CLK_OUTPUT\tGPIO_A_1\n#define VGA_DDC_DATA_INPUT\tGPIO_Y_0\n#define VGA_DDC_CLK_INPUT\tGPIO_Y_1\n#define VGA_DDC_DATA_OUT_EN\tGPIO_EN_0\n#define VGA_DDC_CLK_OUT_EN\tGPIO_EN_1\n\n\n \n#define FP_CRTC_H_TOTAL_MASK\t\t\t   0x000003ff\n#define FP_CRTC_H_DISP_MASK\t\t\t   0x01ff0000\n#define FP_CRTC_V_TOTAL_MASK\t\t\t   0x00000fff\n#define FP_CRTC_V_DISP_MASK\t\t\t   0x0fff0000\n#define FP_H_SYNC_STRT_CHAR_MASK\t\t   0x00001ff8\n#define FP_H_SYNC_WID_MASK\t\t\t   0x003f0000\n#define FP_V_SYNC_STRT_MASK\t\t\t   0x00000fff\n#define FP_V_SYNC_WID_MASK\t\t\t   0x001f0000\n#define FP_CRTC_H_TOTAL_SHIFT\t\t\t   0x00000000\n#define FP_CRTC_H_DISP_SHIFT\t\t\t   0x00000010\n#define FP_CRTC_V_TOTAL_SHIFT\t\t\t   0x00000000\n#define FP_CRTC_V_DISP_SHIFT\t\t\t   0x00000010\n#define FP_H_SYNC_STRT_CHAR_SHIFT\t\t   0x00000003\n#define FP_H_SYNC_WID_SHIFT\t\t\t   0x00000010\n#define FP_V_SYNC_STRT_SHIFT\t\t\t   0x00000000\n#define FP_V_SYNC_WID_SHIFT\t\t\t   0x00000010\n\n \n#define FP_FPON\t\t\t\t\t   (1 << 0)\n#define FP_TMDS_EN\t\t\t\t   (1 << 2)\n#define FP_PANEL_FORMAT                            (1 << 3)\n#define FP_EN_TMDS\t\t\t\t   (1 << 7)\n#define FP_DETECT_SENSE\t\t\t\t   (1 << 8)\n#define R200_FP_SOURCE_SEL_MASK                    (3 << 10)\n#define R200_FP_SOURCE_SEL_CRTC1                   (0 << 10)\n#define R200_FP_SOURCE_SEL_CRTC2                   (1 << 10)\n#define R200_FP_SOURCE_SEL_RMX                     (2 << 10)\n#define R200_FP_SOURCE_SEL_TRANS                   (3 << 10)\n#define FP_SEL_CRTC1\t\t\t\t   (0 << 13)\n#define FP_SEL_CRTC2\t\t\t\t   (1 << 13)\n#define FP_USE_VGA_HSYNC                           (1 << 14)\n#define FP_CRTC_DONT_SHADOW_HPAR\t\t   (1 << 15)\n#define FP_CRTC_DONT_SHADOW_VPAR\t\t   (1 << 16)\n#define FP_CRTC_DONT_SHADOW_HEND\t\t   (1 << 17)\n#define FP_CRTC_USE_SHADOW_VEND\t\t\t   (1 << 18)\n#define FP_RMX_HVSYNC_CONTROL_EN\t\t   (1 << 20)\n#define FP_DFP_SYNC_SEL\t\t\t\t   (1 << 21)\n#define FP_CRTC_LOCK_8DOT\t\t\t   (1 << 22)\n#define FP_CRT_SYNC_SEL\t\t\t\t   (1 << 23)\n#define FP_USE_SHADOW_EN\t\t\t   (1 << 24)\n#define FP_CRT_SYNC_ALT\t\t\t\t   (1 << 26)\n\n \n#define FP2_BLANK_EN             (1 <<  1)\n#define FP2_ON                   (1 <<  2)\n#define FP2_PANEL_FORMAT         (1 <<  3)\n#define FP2_SOURCE_SEL_MASK      (3 << 10)\n#define FP2_SOURCE_SEL_CRTC2     (1 << 10)\n#define FP2_SRC_SEL_MASK         (3 << 13)\n#define FP2_SRC_SEL_CRTC2        (1 << 13)\n#define FP2_FP_POL               (1 << 16)\n#define FP2_LP_POL               (1 << 17)\n#define FP2_SCK_POL              (1 << 18)\n#define FP2_LCD_CNTL_MASK        (7 << 19)\n#define FP2_PAD_FLOP_EN          (1 << 22)\n#define FP2_CRC_EN               (1 << 23)\n#define FP2_CRC_READ_EN          (1 << 24)\n#define FP2_DV0_EN               (1 << 25)\n#define FP2_DV0_RATE_SEL_SDR     (1 << 26)\n\n\n \n#define LVDS_ON\t\t\t\t\t   (1 << 0)\n#define LVDS_DISPLAY_DIS\t\t\t   (1 << 1)\n#define LVDS_PANEL_TYPE\t\t\t\t   (1 << 2)\n#define LVDS_PANEL_FORMAT\t\t\t   (1 << 3)\n#define LVDS_EN\t\t\t\t\t   (1 << 7)\n#define LVDS_BL_MOD_LEVEL_MASK\t\t\t   0x0000ff00\n#define LVDS_BL_MOD_LEVEL_SHIFT\t\t\t   8\n#define LVDS_BL_MOD_EN\t\t\t\t   (1 << 16)\n#define LVDS_DIGON\t\t\t\t   (1 << 18)\n#define LVDS_BLON\t\t\t\t   (1 << 19)\n#define LVDS_SEL_CRTC2\t\t\t\t   (1 << 23)\n#define LVDS_STATE_MASK\t\\\n\t(LVDS_ON | LVDS_DISPLAY_DIS | LVDS_BL_MOD_LEVEL_MASK | LVDS_BLON)\n\n \n#define HSYNC_DELAY_SHIFT\t\t\t   0x1c\n#define HSYNC_DELAY_MASK\t\t\t   (0xf << 0x1c)\n\n \n#define TMDS_PLL_EN\t\t\t\t   (1 << 0)\n#define TMDS_PLLRST\t\t\t\t   (1 << 1)\n#define TMDS_RAN_PAT_RST\t\t\t   (1 << 7)\n#define TMDS_ICHCSEL\t\t\t\t   (1 << 28)\n\n \n#define HORZ_STRETCH_RATIO_MASK\t\t\t   0xffff\n#define HORZ_STRETCH_RATIO_MAX\t\t\t   4096\n#define HORZ_PANEL_SIZE\t\t\t\t   (0x1ff << 16)\n#define HORZ_PANEL_SHIFT\t\t\t   16\n#define HORZ_STRETCH_PIXREP\t\t\t   (0 << 25)\n#define HORZ_STRETCH_BLEND\t\t\t   (1 << 26)\n#define HORZ_STRETCH_ENABLE\t\t\t   (1 << 25)\n#define HORZ_AUTO_RATIO\t\t\t\t   (1 << 27)\n#define HORZ_FP_LOOP_STRETCH\t\t\t   (0x7 << 28)\n#define HORZ_AUTO_RATIO_INC\t\t\t   (1 << 31)\n\n\n \n#define VERT_STRETCH_RATIO_MASK\t\t\t   0xfff\n#define VERT_STRETCH_RATIO_MAX\t\t\t   4096\n#define VERT_PANEL_SIZE\t\t\t\t   (0xfff << 12)\n#define VERT_PANEL_SHIFT\t\t\t   12\n#define VERT_STRETCH_LINREP\t\t\t   (0 << 26)\n#define VERT_STRETCH_BLEND\t\t\t   (1 << 26)\n#define VERT_STRETCH_ENABLE\t\t\t   (1 << 25)\n#define VERT_AUTO_RATIO_EN\t\t\t   (1 << 27)\n#define VERT_FP_LOOP_STRETCH\t\t\t   (0x7 << 28)\n#define VERT_STRETCH_RESERVED\t\t\t   0xf1000000\n\n \n#define DAC_8BIT_EN                                0x00000100\n#define DAC_4BPP_PIX_ORDER                         0x00000200\n#define DAC_CRC_EN                                 0x00080000\n#define DAC_MASK_ALL\t\t\t\t   (0xff << 24)\n#define DAC_PDWN                                   (1 << 15)\n#define DAC_EXPAND_MODE\t\t\t\t   (1 << 14)\n#define DAC_VGA_ADR_EN\t\t\t\t   (1 << 13)\n#define DAC_RANGE_CNTL\t\t\t\t   (3 <<  0)\n#define DAC_RANGE_CNTL_MASK    \t\t\t   0x03\n#define DAC_BLANKING\t\t\t\t   (1 <<  2)\n#define DAC_CMP_EN                                 (1 <<  3)\n#define DAC_CMP_OUTPUT                             (1 <<  7)\n\n \n#define DAC2_EXPAND_MODE\t\t\t   (1 << 14)\n#define DAC2_CMP_EN                                (1 << 7)\n#define DAC2_PALETTE_ACCESS_CNTL                   (1 << 5)\n\n \n#define DAC_FORCE_BLANK_OFF_EN                     (1 << 4)\n#define DAC_FORCE_DATA_EN                          (1 << 5)\n#define DAC_FORCE_DATA_SEL_MASK                    (3 << 6)\n#define DAC_FORCE_DATA_MASK                        0x0003ff00\n#define DAC_FORCE_DATA_SHIFT                       8\n\n \n#define SOFT_RESET_GUI                             0x00000001\n#define SOFT_RESET_VCLK                            0x00000100\n#define SOFT_RESET_PCLK                            0x00000200\n#define SOFT_RESET_ECP                             0x00000400\n#define SOFT_RESET_DISPENG_XCLK                    0x00000800\n\n \n#define MEM_CTLR_STATUS_IDLE                       0x00000000\n#define MEM_CTLR_STATUS_BUSY                       0x00100000\n#define MEM_SEQNCR_STATUS_IDLE                     0x00000000\n#define MEM_SEQNCR_STATUS_BUSY                     0x00200000\n#define MEM_ARBITER_STATUS_IDLE                    0x00000000\n#define MEM_ARBITER_STATUS_BUSY                    0x00400000\n#define MEM_REQ_UNLOCK                             0x00000000\n#define MEM_REQ_LOCK                               0x00800000\n#define MEM_NUM_CHANNELS_MASK \t\t\t   0x00000001\n#define MEM_USE_B_CH_ONLY                          0x00000002\n#define RV100_MEM_HALF_MODE                        0x00000008\n#define R300_MEM_NUM_CHANNELS_MASK                 0x00000003\n#define R300_MEM_USE_CD_CH_ONLY                    0x00000004\n\n\n \n#define SOFT_RESET_CP           \t\t   (1 <<  0)\n#define SOFT_RESET_HI           \t\t   (1 <<  1)\n#define SOFT_RESET_SE           \t\t   (1 <<  2)\n#define SOFT_RESET_RE           \t\t   (1 <<  3)\n#define SOFT_RESET_PP           \t\t   (1 <<  4)\n#define SOFT_RESET_E2           \t\t   (1 <<  5)\n#define SOFT_RESET_RB           \t\t   (1 <<  6)\n#define SOFT_RESET_HDP          \t\t   (1 <<  7)\n\n \n#define WAIT_DMA_GUI_IDLE\t\t\t   (1 << 9)\n#define WAIT_2D_IDLECLEAN\t\t\t   (1 << 16)\n\n \n#define SURF_TRANSLATION_DIS\t\t\t   (1 << 8)\n#define NONSURF_AP0_SWP_16BPP\t\t\t   (1 << 20)\n#define NONSURF_AP0_SWP_32BPP\t\t\t   (1 << 21)\n#define NONSURF_AP1_SWP_16BPP\t\t\t   (1 << 22)\n#define NONSURF_AP1_SWP_32BPP\t\t\t   (1 << 23)\n\n \n#define DEFAULT_SC_RIGHT_MAX\t\t\t   (0x1fff << 0)\n#define DEFAULT_SC_BOTTOM_MAX\t\t\t   (0x1fff << 16)\n\n \n#define MM_APER                                    0x80000000\n\n \n#define COMPARE_SRC_FALSE                          0x00000000\n#define COMPARE_SRC_TRUE                           0x00000001\n#define COMPARE_SRC_NOT_EQUAL                      0x00000004\n#define COMPARE_SRC_EQUAL                          0x00000005\n#define COMPARE_SRC_EQUAL_FLIP                     0x00000007\n#define COMPARE_DST_FALSE                          0x00000000\n#define COMPARE_DST_TRUE                           0x00000100\n#define COMPARE_DST_NOT_EQUAL                      0x00000400\n#define COMPARE_DST_EQUAL                          0x00000500\n#define COMPARE_DESTINATION                        0x00000000\n#define COMPARE_SOURCE                             0x01000000\n#define COMPARE_SRC_AND_DST                        0x02000000\n\n\n \n#define DST_X_RIGHT_TO_LEFT                        0x00000000\n#define DST_X_LEFT_TO_RIGHT                        0x00000001\n#define DST_Y_BOTTOM_TO_TOP                        0x00000000\n#define DST_Y_TOP_TO_BOTTOM                        0x00000002\n#define DST_X_MAJOR                                0x00000000\n#define DST_Y_MAJOR                                0x00000004\n#define DST_X_TILE                                 0x00000008\n#define DST_Y_TILE                                 0x00000010\n#define DST_LAST_PEL                               0x00000020\n#define DST_TRAIL_X_RIGHT_TO_LEFT                  0x00000000\n#define DST_TRAIL_X_LEFT_TO_RIGHT                  0x00000040\n#define DST_TRAP_FILL_RIGHT_TO_LEFT                0x00000000\n#define DST_TRAP_FILL_LEFT_TO_RIGHT                0x00000080\n#define DST_BRES_SIGN                              0x00000100\n#define DST_HOST_BIG_ENDIAN_EN                     0x00000200\n#define DST_POLYLINE_NONLAST                       0x00008000\n#define DST_RASTER_STALL                           0x00010000\n#define DST_POLY_EDGE                              0x00040000\n\n\n \n#define DST_X_MAJOR_S                              0x00000000\n#define DST_Y_MAJOR_S                              0x00000001\n#define DST_Y_BOTTOM_TO_TOP_S                      0x00000000\n#define DST_Y_TOP_TO_BOTTOM_S                      0x00008000\n#define DST_X_RIGHT_TO_LEFT_S                      0x00000000\n#define DST_X_LEFT_TO_RIGHT_S                      0x80000000\n\n\n \n#define DST_8BPP                                   0x00000002\n#define DST_15BPP                                  0x00000003\n#define DST_16BPP                                  0x00000004\n#define DST_24BPP                                  0x00000005\n#define DST_32BPP                                  0x00000006\n#define DST_8BPP_RGB332                            0x00000007\n#define DST_8BPP_Y8                                0x00000008\n#define DST_8BPP_RGB8                              0x00000009\n#define DST_16BPP_VYUY422                          0x0000000b\n#define DST_16BPP_YVYU422                          0x0000000c\n#define DST_32BPP_AYUV444                          0x0000000e\n#define DST_16BPP_ARGB4444                         0x0000000f\n#define BRUSH_SOLIDCOLOR                           0x00000d00\n#define SRC_MONO                                   0x00000000\n#define SRC_MONO_LBKGD                             0x00010000\n#define SRC_DSTCOLOR                               0x00030000\n#define BYTE_ORDER_MSB_TO_LSB                      0x00000000\n#define BYTE_ORDER_LSB_TO_MSB                      0x40000000\n#define DP_CONVERSION_TEMP                         0x80000000\n#define HOST_BIG_ENDIAN_EN\t\t\t   (1 << 29)\n\n\n \n#define GMC_SRC_PITCH_OFFSET_DEFAULT               0x00000000\n#define GMC_SRC_PITCH_OFFSET_LEAVE                 0x00000001\n#define GMC_DST_PITCH_OFFSET_DEFAULT               0x00000000\n#define GMC_DST_PITCH_OFFSET_LEAVE                 0x00000002\n#define GMC_SRC_CLIP_DEFAULT                       0x00000000\n#define GMC_SRC_CLIP_LEAVE                         0x00000004\n#define GMC_DST_CLIP_DEFAULT                       0x00000000\n#define GMC_DST_CLIP_LEAVE                         0x00000008\n#define GMC_BRUSH_8x8MONO                          0x00000000\n#define GMC_BRUSH_8x8MONO_LBKGD                    0x00000010\n#define GMC_BRUSH_8x1MONO                          0x00000020\n#define GMC_BRUSH_8x1MONO_LBKGD                    0x00000030\n#define GMC_BRUSH_1x8MONO                          0x00000040\n#define GMC_BRUSH_1x8MONO_LBKGD                    0x00000050\n#define GMC_BRUSH_32x1MONO                         0x00000060\n#define GMC_BRUSH_32x1MONO_LBKGD                   0x00000070\n#define GMC_BRUSH_32x32MONO                        0x00000080\n#define GMC_BRUSH_32x32MONO_LBKGD                  0x00000090\n#define GMC_BRUSH_8x8COLOR                         0x000000a0\n#define GMC_BRUSH_8x1COLOR                         0x000000b0\n#define GMC_BRUSH_1x8COLOR                         0x000000c0\n#define GMC_BRUSH_SOLID_COLOR                       0x000000d0\n#define GMC_DST_8BPP                               0x00000200\n#define GMC_DST_15BPP                              0x00000300\n#define GMC_DST_16BPP                              0x00000400\n#define GMC_DST_24BPP                              0x00000500\n#define GMC_DST_32BPP                              0x00000600\n#define GMC_DST_8BPP_RGB332                        0x00000700\n#define GMC_DST_8BPP_Y8                            0x00000800\n#define GMC_DST_8BPP_RGB8                          0x00000900\n#define GMC_DST_16BPP_VYUY422                      0x00000b00\n#define GMC_DST_16BPP_YVYU422                      0x00000c00\n#define GMC_DST_32BPP_AYUV444                      0x00000e00\n#define GMC_DST_16BPP_ARGB4444                     0x00000f00\n#define GMC_SRC_MONO                               0x00000000\n#define GMC_SRC_MONO_LBKGD                         0x00001000\n#define GMC_SRC_DSTCOLOR                           0x00003000\n#define GMC_BYTE_ORDER_MSB_TO_LSB                  0x00000000\n#define GMC_BYTE_ORDER_LSB_TO_MSB                  0x00004000\n#define GMC_DP_CONVERSION_TEMP_9300                0x00008000\n#define GMC_DP_CONVERSION_TEMP_6500                0x00000000\n#define GMC_DP_SRC_RECT                            0x02000000\n#define GMC_DP_SRC_HOST                            0x03000000\n#define GMC_DP_SRC_HOST_BYTEALIGN                  0x04000000\n#define GMC_3D_FCN_EN_CLR                          0x00000000\n#define GMC_3D_FCN_EN_SET                          0x08000000\n#define GMC_DST_CLR_CMP_FCN_LEAVE                  0x00000000\n#define GMC_DST_CLR_CMP_FCN_CLEAR                  0x10000000\n#define GMC_AUX_CLIP_LEAVE                         0x00000000\n#define GMC_AUX_CLIP_CLEAR                         0x20000000\n#define GMC_WRITE_MASK_LEAVE                       0x00000000\n#define GMC_WRITE_MASK_SET                         0x40000000\n#define GMC_CLR_CMP_CNTL_DIS      \t\t   (1 << 28)\n#define GMC_SRC_DATATYPE_COLOR\t\t\t   (3 << 12)\n#define ROP3_S                \t\t\t   0x00cc0000\n#define ROP3_SRCCOPY\t\t\t\t   0x00cc0000\n#define ROP3_P                \t\t\t   0x00f00000\n#define ROP3_PATCOPY\t\t\t\t   0x00f00000\n#define DP_SRC_SOURCE_MASK        \t\t   (7    << 24)\n#define GMC_BRUSH_NONE            \t\t   (15   <<  4)\n#define DP_SRC_SOURCE_MEMORY\t\t\t   (2    << 24)\n#define GMC_BRUSH_SOLIDCOLOR\t\t\t   0x000000d0\n\n \n#define DP_SRC_RECT                                0x00000200\n#define DP_SRC_HOST                                0x00000300\n#define DP_SRC_HOST_BYTEALIGN                      0x00000400\n\n \n#define MPLL_RESET                                 0x00000001\n\n \n#define MCKOA_SLEEP                                0x00000001\n#define MCKOA_RESET                                0x00000002\n#define MCKOA_REF_SKEW_MASK                        0x00000700\n#define MCKOA_FB_SKEW_MASK                         0x00007000\n\n \n#define MRDCKA0_SLEEP                              0x00000001\n#define MRDCKA0_RESET                              0x00000002\n#define MRDCKA1_SLEEP                              0x00010000\n#define MRDCKA1_RESET                              0x00020000\n\n \n#define VCLK_SRC_SEL_MASK                          0x03\n#define VCLK_SRC_SEL_CPUCLK                        0x00\n#define VCLK_SRC_SEL_PSCANCLK                      0x01\n#define VCLK_SRC_SEL_BYTECLK\t                   0x02\n#define VCLK_SRC_SEL_PPLLCLK\t\t\t   0x03\n#define PIXCLK_ALWAYS_ONb                          0x00000040\n#define PIXCLK_DAC_ALWAYS_ONb                      0x00000080\n\n \n#define BUS_CNTL1_MOBILE_PLATFORM_SEL_MASK         0x0c000000\n#define BUS_CNTL1_MOBILE_PLATFORM_SEL_SHIFT        26\n#define BUS_CNTL1_AGPCLK_VALID                     0x80000000\n\n \n#define PLL_PWRMGT_CNTL_SPLL_TURNOFF               0x00000002\n#define PLL_PWRMGT_CNTL_PPLL_TURNOFF               0x00000004\n#define PLL_PWRMGT_CNTL_P2PLL_TURNOFF              0x00000008\n#define PLL_PWRMGT_CNTL_TVPLL_TURNOFF              0x00000010\n#define PLL_PWRMGT_CNTL_MOBILE_SU                  0x00010000\n#define PLL_PWRMGT_CNTL_SU_SCLK_USE_BCLK           0x00020000\n#define PLL_PWRMGT_CNTL_SU_MCLK_USE_BCLK           0x00040000\n\n \n#define TV_DAC_CNTL_BGSLEEP                        0x00000040\n#define TV_DAC_CNTL_DETECT                         0x00000010\n#define TV_DAC_CNTL_BGADJ_MASK                     0x000f0000\n#define TV_DAC_CNTL_DACADJ_MASK                    0x00f00000\n#define TV_DAC_CNTL_BGADJ__SHIFT                   16\n#define TV_DAC_CNTL_DACADJ__SHIFT                  20\n#define TV_DAC_CNTL_RDACPD                         0x01000000\n#define TV_DAC_CNTL_GDACPD                         0x02000000\n#define TV_DAC_CNTL_BDACPD                         0x04000000\n\n \n#define DISP_MISC_CNTL_SOFT_RESET_GRPH_PP          (1 << 0)\n#define DISP_MISC_CNTL_SOFT_RESET_SUBPIC_PP        (1 << 1)\n#define DISP_MISC_CNTL_SOFT_RESET_OV0_PP           (1 << 2)\n#define DISP_MISC_CNTL_SOFT_RESET_GRPH_SCLK        (1 << 4)\n#define DISP_MISC_CNTL_SOFT_RESET_SUBPIC_SCLK      (1 << 5)\n#define DISP_MISC_CNTL_SOFT_RESET_OV0_SCLK         (1 << 6)\n#define DISP_MISC_CNTL_SOFT_RESET_GRPH2_PP         (1 << 12)\n#define DISP_MISC_CNTL_SOFT_RESET_GRPH2_SCLK       (1 << 15)\n#define DISP_MISC_CNTL_SOFT_RESET_LVDS             (1 << 16)\n#define DISP_MISC_CNTL_SOFT_RESET_TMDS             (1 << 17)\n#define DISP_MISC_CNTL_SOFT_RESET_DIG_TMDS         (1 << 18)\n#define DISP_MISC_CNTL_SOFT_RESET_TV               (1 << 19)\n\n \n#define DISP_PWR_MAN_DISP_PWR_MAN_D3_CRTC_EN       (1 << 0)\n#define DISP_PWR_MAN_DISP2_PWR_MAN_D3_CRTC2_EN     (1 << 4)\n#define DISP_PWR_MAN_DISP_D3_RST                   (1 << 16)\n#define DISP_PWR_MAN_DISP_D3_REG_RST               (1 << 17)\n#define DISP_PWR_MAN_DISP_D3_GRPH_RST              (1 << 18)\n#define DISP_PWR_MAN_DISP_D3_SUBPIC_RST            (1 << 19)\n#define DISP_PWR_MAN_DISP_D3_OV0_RST               (1 << 20)\n#define DISP_PWR_MAN_DISP_D1D2_GRPH_RST            (1 << 21)\n#define DISP_PWR_MAN_DISP_D1D2_SUBPIC_RST          (1 << 22)\n#define DISP_PWR_MAN_DISP_D1D2_OV0_RST             (1 << 23)\n#define DISP_PWR_MAN_DIG_TMDS_ENABLE_RST           (1 << 24)\n#define DISP_PWR_MAN_TV_ENABLE_RST                 (1 << 25)\n#define DISP_PWR_MAN_AUTO_PWRUP_EN                 (1 << 26)\n\n \n\n#define CNFG_MEMSIZE_MASK\t\t0x1f000000\n#define MEM_CFG_TYPE\t\t\t0x40000000\n#define DST_OFFSET_MASK\t\t\t0x003fffff\n#define DST_PITCH_MASK\t\t\t0x3fc00000\n#define DEFAULT_TILE_MASK\t\t0xc0000000\n#define\tPPLL_DIV_SEL_MASK\t\t0x00000300\n#define\tPPLL_RESET\t\t\t0x00000001\n#define\tPPLL_SLEEP\t\t\t0x00000002\n#define PPLL_ATOMIC_UPDATE_EN\t\t0x00010000\n#define PPLL_REF_DIV_MASK\t\t0x000003ff\n#define\tPPLL_FB3_DIV_MASK\t\t0x000007ff\n#define\tPPLL_POST3_DIV_MASK\t\t0x00070000\n#define PPLL_ATOMIC_UPDATE_R\t\t0x00008000\n#define PPLL_ATOMIC_UPDATE_W\t\t0x00008000\n#define\tPPLL_VGA_ATOMIC_UPDATE_EN\t0x00020000\n#define R300_PPLL_REF_DIV_ACC_MASK\t(0x3ff << 18)\n#define R300_PPLL_REF_DIV_ACC_SHIFT\t18\n\n#define GUI_ACTIVE\t\t\t0x80000000\n\n\n#define MC_IND_INDEX                           0x01F8\n#define MC_IND_DATA                            0x01FC\n\n \n#define PAD_MANUAL_OVERRIDE\t\t0x80000000\n\n\n#define CLK_PIN_CNTL__OSC_EN_MASK                          0x00000001L\n#define CLK_PIN_CNTL__OSC_EN                               0x00000001L\n#define CLK_PIN_CNTL__XTL_LOW_GAIN_MASK                    0x00000004L\n#define CLK_PIN_CNTL__XTL_LOW_GAIN                         0x00000004L\n#define CLK_PIN_CNTL__DONT_USE_XTALIN_MASK                 0x00000010L\n#define CLK_PIN_CNTL__DONT_USE_XTALIN                      0x00000010L\n#define CLK_PIN_CNTL__SLOW_CLOCK_SOURCE_MASK               0x00000020L\n#define CLK_PIN_CNTL__SLOW_CLOCK_SOURCE                    0x00000020L\n#define CLK_PIN_CNTL__CG_CLK_TO_OUTPIN_MASK                0x00000800L\n#define CLK_PIN_CNTL__CG_CLK_TO_OUTPIN                     0x00000800L\n#define CLK_PIN_CNTL__CG_COUNT_UP_TO_OUTPIN_MASK           0x00001000L\n#define CLK_PIN_CNTL__CG_COUNT_UP_TO_OUTPIN                0x00001000L\n#define CLK_PIN_CNTL__ACCESS_REGS_IN_SUSPEND_MASK          0x00002000L\n#define CLK_PIN_CNTL__ACCESS_REGS_IN_SUSPEND               0x00002000L\n#define CLK_PIN_CNTL__CG_SPARE_MASK                        0x00004000L\n#define CLK_PIN_CNTL__CG_SPARE                             0x00004000L\n#define CLK_PIN_CNTL__SCLK_DYN_START_CNTL_MASK             0x00008000L\n#define CLK_PIN_CNTL__SCLK_DYN_START_CNTL                  0x00008000L\n#define CLK_PIN_CNTL__CP_CLK_RUNNING_MASK                  0x00010000L\n#define CLK_PIN_CNTL__CP_CLK_RUNNING                       0x00010000L\n#define CLK_PIN_CNTL__CG_SPARE_RD_MASK                     0x00060000L\n#define CLK_PIN_CNTL__XTALIN_ALWAYS_ONb_MASK               0x00080000L\n#define CLK_PIN_CNTL__XTALIN_ALWAYS_ONb                    0x00080000L\n#define CLK_PIN_CNTL__PWRSEQ_DELAY_MASK                    0xff000000L\n\n\n#define\tCLK_PWRMGT_CNTL__MPLL_PWRMGT_OFF__SHIFT         0x00000000\n#define\tCLK_PWRMGT_CNTL__SPLL_PWRMGT_OFF__SHIFT         0x00000001\n#define\tCLK_PWRMGT_CNTL__PPLL_PWRMGT_OFF__SHIFT         0x00000002\n#define\tCLK_PWRMGT_CNTL__P2PLL_PWRMGT_OFF__SHIFT        0x00000003\n#define\tCLK_PWRMGT_CNTL__MCLK_TURNOFF__SHIFT            0x00000004\n#define\tCLK_PWRMGT_CNTL__SCLK_TURNOFF__SHIFT            0x00000005\n#define\tCLK_PWRMGT_CNTL__PCLK_TURNOFF__SHIFT            0x00000006\n#define\tCLK_PWRMGT_CNTL__P2CLK_TURNOFF__SHIFT           0x00000007\n#define\tCLK_PWRMGT_CNTL__MC_CH_MODE__SHIFT              0x00000008\n#define\tCLK_PWRMGT_CNTL__TEST_MODE__SHIFT               0x00000009\n#define\tCLK_PWRMGT_CNTL__GLOBAL_PMAN_EN__SHIFT          0x0000000a\n#define\tCLK_PWRMGT_CNTL__ENGINE_DYNCLK_MODE__SHIFT      0x0000000c\n#define\tCLK_PWRMGT_CNTL__ACTIVE_HILO_LAT__SHIFT         0x0000000d\n#define\tCLK_PWRMGT_CNTL__DISP_DYN_STOP_LAT__SHIFT       0x0000000f\n#define\tCLK_PWRMGT_CNTL__MC_BUSY__SHIFT                 0x00000010\n#define\tCLK_PWRMGT_CNTL__MC_INT_CNTL__SHIFT             0x00000011\n#define\tCLK_PWRMGT_CNTL__MC_SWITCH__SHIFT               0x00000012\n#define\tCLK_PWRMGT_CNTL__DLL_READY__SHIFT               0x00000013\n#define\tCLK_PWRMGT_CNTL__DISP_PM__SHIFT                 0x00000014\n#define\tCLK_PWRMGT_CNTL__DYN_STOP_MODE__SHIFT           0x00000015\n#define\tCLK_PWRMGT_CNTL__CG_NO1_DEBUG__SHIFT            0x00000018\n#define\tCLK_PWRMGT_CNTL__TVPLL_PWRMGT_OFF__SHIFT        0x0000001e\n#define\tCLK_PWRMGT_CNTL__TVCLK_TURNOFF__SHIFT           0x0000001f\n\n\n#define P2PLL_CNTL__P2PLL_RESET_MASK                       0x00000001L\n#define P2PLL_CNTL__P2PLL_RESET                            0x00000001L\n#define P2PLL_CNTL__P2PLL_SLEEP_MASK                       0x00000002L\n#define P2PLL_CNTL__P2PLL_SLEEP                            0x00000002L\n#define P2PLL_CNTL__P2PLL_TST_EN_MASK                      0x00000004L\n#define P2PLL_CNTL__P2PLL_TST_EN                           0x00000004L\n#define P2PLL_CNTL__P2PLL_REFCLK_SEL_MASK                  0x00000010L\n#define P2PLL_CNTL__P2PLL_REFCLK_SEL                       0x00000010L\n#define P2PLL_CNTL__P2PLL_FBCLK_SEL_MASK                   0x00000020L\n#define P2PLL_CNTL__P2PLL_FBCLK_SEL                        0x00000020L\n#define P2PLL_CNTL__P2PLL_TCPOFF_MASK                      0x00000040L\n#define P2PLL_CNTL__P2PLL_TCPOFF                           0x00000040L\n#define P2PLL_CNTL__P2PLL_TVCOMAX_MASK                     0x00000080L\n#define P2PLL_CNTL__P2PLL_TVCOMAX                          0x00000080L\n#define P2PLL_CNTL__P2PLL_PCP_MASK                         0x00000700L\n#define P2PLL_CNTL__P2PLL_PVG_MASK                         0x00003800L\n#define P2PLL_CNTL__P2PLL_PDC_MASK                         0x0000c000L\n#define P2PLL_CNTL__P2PLL_ATOMIC_UPDATE_EN_MASK            0x00010000L\n#define P2PLL_CNTL__P2PLL_ATOMIC_UPDATE_EN                 0x00010000L\n#define P2PLL_CNTL__P2PLL_ATOMIC_UPDATE_SYNC_MASK          0x00040000L\n#define P2PLL_CNTL__P2PLL_ATOMIC_UPDATE_SYNC               0x00040000L\n#define P2PLL_CNTL__P2PLL_DISABLE_AUTO_RESET_MASK          0x00080000L\n#define P2PLL_CNTL__P2PLL_DISABLE_AUTO_RESET               0x00080000L\n\n\n#define\tPIXCLKS_CNTL__PIX2CLK_SRC_SEL__SHIFT               0x00000000\n#define\tPIXCLKS_CNTL__PIX2CLK_INVERT__SHIFT                0x00000004\n#define\tPIXCLKS_CNTL__PIX2CLK_SRC_INVERT__SHIFT            0x00000005\n#define\tPIXCLKS_CNTL__PIX2CLK_ALWAYS_ONb__SHIFT            0x00000006\n#define\tPIXCLKS_CNTL__PIX2CLK_DAC_ALWAYS_ONb__SHIFT        0x00000007\n#define\tPIXCLKS_CNTL__PIXCLK_TV_SRC_SEL__SHIFT             0x00000008\n#define\tPIXCLKS_CNTL__PIXCLK_BLEND_ALWAYS_ONb__SHIFT       0x0000000b\n#define\tPIXCLKS_CNTL__PIXCLK_GV_ALWAYS_ONb__SHIFT          0x0000000c\n#define\tPIXCLKS_CNTL__PIXCLK_DIG_TMDS_ALWAYS_ONb__SHIFT    0x0000000d\n#define\tPIXCLKS_CNTL__PIXCLK_LVDS_ALWAYS_ONb__SHIFT        0x0000000e\n#define\tPIXCLKS_CNTL__PIXCLK_TMDS_ALWAYS_ONb__SHIFT        0x0000000f\n\n\n\n#define PIXCLKS_CNTL__PIX2CLK_SRC_SEL_MASK                 0x00000003L\n#define PIXCLKS_CNTL__PIX2CLK_INVERT                       0x00000010L\n#define PIXCLKS_CNTL__PIX2CLK_SRC_INVERT                   0x00000020L\n#define PIXCLKS_CNTL__PIX2CLK_ALWAYS_ONb                   0x00000040L\n#define PIXCLKS_CNTL__PIX2CLK_DAC_ALWAYS_ONb               0x00000080L\n#define PIXCLKS_CNTL__PIXCLK_TV_SRC_SEL                    0x00000100L\n#define PIXCLKS_CNTL__PIXCLK_BLEND_ALWAYS_ONb              0x00000800L\n#define PIXCLKS_CNTL__PIXCLK_GV_ALWAYS_ONb                 0x00001000L\n#define PIXCLKS_CNTL__PIXCLK_DIG_TMDS_ALWAYS_ONb           0x00002000L\n#define PIXCLKS_CNTL__PIXCLK_LVDS_ALWAYS_ONb               0x00004000L\n#define PIXCLKS_CNTL__PIXCLK_TMDS_ALWAYS_ONb               0x00008000L\n#define PIXCLKS_CNTL__DISP_TVOUT_PIXCLK_TV_ALWAYS_ONb      (1 << 9)\n#define PIXCLKS_CNTL__R300_DVOCLK_ALWAYS_ONb               (1 << 10)\n#define PIXCLKS_CNTL__R300_PIXCLK_DVO_ALWAYS_ONb           (1 << 13)\n#define PIXCLKS_CNTL__R300_PIXCLK_TRANS_ALWAYS_ONb         (1 << 16)\n#define PIXCLKS_CNTL__R300_PIXCLK_TVO_ALWAYS_ONb           (1 << 17)\n#define PIXCLKS_CNTL__R300_P2G2CLK_ALWAYS_ONb              (1 << 18)\n#define PIXCLKS_CNTL__R300_P2G2CLK_DAC_ALWAYS_ONb          (1 << 19)\n#define PIXCLKS_CNTL__R300_DISP_DAC_PIXCLK_DAC2_BLANK_OFF  (1 << 23)\n\n\n\n#define P2PLL_DIV_0__P2PLL_FB_DIV_MASK                     0x000007ffL\n#define P2PLL_DIV_0__P2PLL_ATOMIC_UPDATE_W_MASK            0x00008000L\n#define P2PLL_DIV_0__P2PLL_ATOMIC_UPDATE_W                 0x00008000L\n#define P2PLL_DIV_0__P2PLL_ATOMIC_UPDATE_R_MASK            0x00008000L\n#define P2PLL_DIV_0__P2PLL_ATOMIC_UPDATE_R                 0x00008000L\n#define P2PLL_DIV_0__P2PLL_POST_DIV_MASK                   0x00070000L\n\n\n#define SCLK_CNTL__SCLK_SRC_SEL_MASK                    0x00000007L\n#define SCLK_CNTL__CP_MAX_DYN_STOP_LAT                  0x00000008L\n#define SCLK_CNTL__HDP_MAX_DYN_STOP_LAT                 0x00000010L\n#define SCLK_CNTL__TV_MAX_DYN_STOP_LAT                  0x00000020L\n#define SCLK_CNTL__E2_MAX_DYN_STOP_LAT                  0x00000040L\n#define SCLK_CNTL__SE_MAX_DYN_STOP_LAT                  0x00000080L\n#define SCLK_CNTL__IDCT_MAX_DYN_STOP_LAT                0x00000100L\n#define SCLK_CNTL__VIP_MAX_DYN_STOP_LAT                 0x00000200L\n#define SCLK_CNTL__RE_MAX_DYN_STOP_LAT                  0x00000400L\n#define SCLK_CNTL__PB_MAX_DYN_STOP_LAT                  0x00000800L\n#define SCLK_CNTL__TAM_MAX_DYN_STOP_LAT                 0x00001000L\n#define SCLK_CNTL__TDM_MAX_DYN_STOP_LAT                 0x00002000L\n#define SCLK_CNTL__RB_MAX_DYN_STOP_LAT                  0x00004000L\n#define SCLK_CNTL__DYN_STOP_LAT_MASK                     0x00007ff8\n#define SCLK_CNTL__FORCE_DISP2                          0x00008000L\n#define SCLK_CNTL__FORCE_CP                             0x00010000L\n#define SCLK_CNTL__FORCE_HDP                            0x00020000L\n#define SCLK_CNTL__FORCE_DISP1                          0x00040000L\n#define SCLK_CNTL__FORCE_TOP                            0x00080000L\n#define SCLK_CNTL__FORCE_E2                             0x00100000L\n#define SCLK_CNTL__FORCE_SE                             0x00200000L\n#define SCLK_CNTL__FORCE_IDCT                           0x00400000L\n#define SCLK_CNTL__FORCE_VIP                            0x00800000L\n#define SCLK_CNTL__FORCE_RE                             0x01000000L\n#define SCLK_CNTL__FORCE_PB                             0x02000000L\n#define SCLK_CNTL__FORCE_TAM                            0x04000000L\n#define SCLK_CNTL__FORCE_TDM                            0x08000000L\n#define SCLK_CNTL__FORCE_RB                             0x10000000L\n#define SCLK_CNTL__FORCE_TV_SCLK                        0x20000000L\n#define SCLK_CNTL__FORCE_SUBPIC                         0x40000000L\n#define SCLK_CNTL__FORCE_OV0                            0x80000000L\n#define SCLK_CNTL__R300_FORCE_VAP                       (1<<21)\n#define SCLK_CNTL__R300_FORCE_SR                        (1<<25)\n#define SCLK_CNTL__R300_FORCE_PX                        (1<<26)\n#define SCLK_CNTL__R300_FORCE_TX                        (1<<27)\n#define SCLK_CNTL__R300_FORCE_US                        (1<<28)\n#define SCLK_CNTL__R300_FORCE_SU                        (1<<30)\n#define SCLK_CNTL__FORCEON_MASK                         0xffff8000L\n\n\n#define SCLK_CNTL2__R300_TCL_MAX_DYN_STOP_LAT           (1<<10)\n#define SCLK_CNTL2__R300_GA_MAX_DYN_STOP_LAT            (1<<11)\n#define SCLK_CNTL2__R300_CBA_MAX_DYN_STOP_LAT           (1<<12)\n#define SCLK_CNTL2__R300_FORCE_TCL                      (1<<13)\n#define SCLK_CNTL2__R300_FORCE_CBA                      (1<<14)\n#define SCLK_CNTL2__R300_FORCE_GA                       (1<<15)\n\n\n#define SCLK_MORE_CNTL__DISPREGS_MAX_DYN_STOP_LAT          0x00000001L\n#define SCLK_MORE_CNTL__MC_GUI_MAX_DYN_STOP_LAT            0x00000002L\n#define SCLK_MORE_CNTL__MC_HOST_MAX_DYN_STOP_LAT           0x00000004L\n#define SCLK_MORE_CNTL__FORCE_DISPREGS                     0x00000100L\n#define SCLK_MORE_CNTL__FORCE_MC_GUI                       0x00000200L\n#define SCLK_MORE_CNTL__FORCE_MC_HOST                      0x00000400L\n#define SCLK_MORE_CNTL__STOP_SCLK_EN                       0x00001000L\n#define SCLK_MORE_CNTL__STOP_SCLK_A                        0x00002000L\n#define SCLK_MORE_CNTL__STOP_SCLK_B                        0x00004000L\n#define SCLK_MORE_CNTL__STOP_SCLK_C                        0x00008000L\n#define SCLK_MORE_CNTL__HALF_SPEED_SCLK                    0x00010000L\n#define SCLK_MORE_CNTL__IO_CG_VOLTAGE_DROP                 0x00020000L\n#define SCLK_MORE_CNTL__TVFB_SOFT_RESET                    0x00040000L\n#define SCLK_MORE_CNTL__VOLTAGE_DROP_SYNC                  0x00080000L\n#define SCLK_MORE_CNTL__IDLE_DELAY_HALF_SCLK               0x00400000L\n#define SCLK_MORE_CNTL__AGP_BUSY_HALF_SCLK                 0x00800000L\n#define SCLK_MORE_CNTL__CG_SPARE_RD_C_MASK                 0xff000000L\n#define SCLK_MORE_CNTL__FORCEON                            0x00000700L\n\n\n#define MCLK_CNTL__MCLKA_SRC_SEL_MASK                   0x00000007L\n#define MCLK_CNTL__YCLKA_SRC_SEL_MASK                   0x00000070L\n#define MCLK_CNTL__MCLKB_SRC_SEL_MASK                   0x00000700L\n#define MCLK_CNTL__YCLKB_SRC_SEL_MASK                   0x00007000L\n#define MCLK_CNTL__FORCE_MCLKA_MASK                     0x00010000L\n#define MCLK_CNTL__FORCE_MCLKA                          0x00010000L\n#define MCLK_CNTL__FORCE_MCLKB_MASK                     0x00020000L\n#define MCLK_CNTL__FORCE_MCLKB                          0x00020000L\n#define MCLK_CNTL__FORCE_YCLKA_MASK                     0x00040000L\n#define MCLK_CNTL__FORCE_YCLKA                          0x00040000L\n#define MCLK_CNTL__FORCE_YCLKB_MASK                     0x00080000L\n#define MCLK_CNTL__FORCE_YCLKB                          0x00080000L\n#define MCLK_CNTL__FORCE_MC_MASK                        0x00100000L\n#define MCLK_CNTL__FORCE_MC                             0x00100000L\n#define MCLK_CNTL__FORCE_AIC_MASK                       0x00200000L\n#define MCLK_CNTL__FORCE_AIC                            0x00200000L\n#define MCLK_CNTL__MRDCKA0_SOUTSEL_MASK                 0x03000000L\n#define MCLK_CNTL__MRDCKA1_SOUTSEL_MASK                 0x0c000000L\n#define MCLK_CNTL__MRDCKB0_SOUTSEL_MASK                 0x30000000L\n#define MCLK_CNTL__MRDCKB1_SOUTSEL_MASK                 0xc0000000L\n#define MCLK_CNTL__R300_DISABLE_MC_MCLKA                (1 << 21)\n#define MCLK_CNTL__R300_DISABLE_MC_MCLKB                (1 << 21)\n\n\n#define MCLK_MISC__SCLK_SOURCED_FROM_MPLL_SEL_MASK         0x00000003L\n#define MCLK_MISC__MCLK_FROM_SPLL_DIV_SEL_MASK             0x00000004L\n#define MCLK_MISC__MCLK_FROM_SPLL_DIV_SEL                  0x00000004L\n#define MCLK_MISC__ENABLE_SCLK_FROM_MPLL_MASK              0x00000008L\n#define MCLK_MISC__ENABLE_SCLK_FROM_MPLL                   0x00000008L\n#define MCLK_MISC__MPLL_MODEA_MODEC_HW_SEL_EN_MASK         0x00000010L\n#define MCLK_MISC__MPLL_MODEA_MODEC_HW_SEL_EN              0x00000010L\n#define MCLK_MISC__DLL_READY_LAT_MASK                      0x00000100L\n#define MCLK_MISC__DLL_READY_LAT                           0x00000100L\n#define MCLK_MISC__MC_MCLK_MAX_DYN_STOP_LAT_MASK           0x00001000L\n#define MCLK_MISC__MC_MCLK_MAX_DYN_STOP_LAT                0x00001000L\n#define MCLK_MISC__IO_MCLK_MAX_DYN_STOP_LAT_MASK           0x00002000L\n#define MCLK_MISC__IO_MCLK_MAX_DYN_STOP_LAT                0x00002000L\n#define MCLK_MISC__MC_MCLK_DYN_ENABLE_MASK                 0x00004000L\n#define MCLK_MISC__MC_MCLK_DYN_ENABLE                      0x00004000L\n#define MCLK_MISC__IO_MCLK_DYN_ENABLE_MASK                 0x00008000L\n#define MCLK_MISC__IO_MCLK_DYN_ENABLE                      0x00008000L\n#define MCLK_MISC__CGM_CLK_TO_OUTPIN_MASK                  0x00010000L\n#define MCLK_MISC__CGM_CLK_TO_OUTPIN                       0x00010000L\n#define MCLK_MISC__CLK_OR_COUNT_SEL_MASK                   0x00020000L\n#define MCLK_MISC__CLK_OR_COUNT_SEL                        0x00020000L\n#define MCLK_MISC__EN_MCLK_TRISTATE_IN_SUSPEND_MASK        0x00040000L\n#define MCLK_MISC__EN_MCLK_TRISTATE_IN_SUSPEND             0x00040000L\n#define MCLK_MISC__CGM_SPARE_RD_MASK                       0x00300000L\n#define MCLK_MISC__CGM_SPARE_A_RD_MASK                     0x00c00000L\n#define MCLK_MISC__TCLK_TO_YCLKB_EN_MASK                   0x01000000L\n#define MCLK_MISC__TCLK_TO_YCLKB_EN                        0x01000000L\n#define MCLK_MISC__CGM_SPARE_A_MASK                        0x0e000000L\n\n\n#define VCLK_ECP_CNTL__VCLK_SRC_SEL_MASK                   0x00000003L\n#define VCLK_ECP_CNTL__VCLK_INVERT                         0x00000010L\n#define VCLK_ECP_CNTL__PIXCLK_SRC_INVERT                   0x00000020L\n#define VCLK_ECP_CNTL__PIXCLK_ALWAYS_ONb                   0x00000040L\n#define VCLK_ECP_CNTL__PIXCLK_DAC_ALWAYS_ONb               0x00000080L\n#define VCLK_ECP_CNTL__ECP_DIV_MASK                        0x00000300L\n#define VCLK_ECP_CNTL__ECP_FORCE_ON                        0x00040000L\n#define VCLK_ECP_CNTL__SUBCLK_FORCE_ON                     0x00080000L\n#define VCLK_ECP_CNTL__R300_DISP_DAC_PIXCLK_DAC_BLANK_OFF  (1<<23)\n\n\n#define PLL_PWRMGT_CNTL__MPLL_TURNOFF_MASK                 0x00000001L\n#define PLL_PWRMGT_CNTL__MPLL_TURNOFF                      0x00000001L\n#define PLL_PWRMGT_CNTL__SPLL_TURNOFF_MASK                 0x00000002L\n#define PLL_PWRMGT_CNTL__SPLL_TURNOFF                      0x00000002L\n#define PLL_PWRMGT_CNTL__PPLL_TURNOFF_MASK                 0x00000004L\n#define PLL_PWRMGT_CNTL__PPLL_TURNOFF                      0x00000004L\n#define PLL_PWRMGT_CNTL__P2PLL_TURNOFF_MASK                0x00000008L\n#define PLL_PWRMGT_CNTL__P2PLL_TURNOFF                     0x00000008L\n#define PLL_PWRMGT_CNTL__TVPLL_TURNOFF_MASK                0x00000010L\n#define PLL_PWRMGT_CNTL__TVPLL_TURNOFF                     0x00000010L\n#define PLL_PWRMGT_CNTL__AGPCLK_DYN_STOP_LAT_MASK          0x000001e0L\n#define PLL_PWRMGT_CNTL__APM_POWER_STATE_MASK              0x00000600L\n#define PLL_PWRMGT_CNTL__APM_PWRSTATE_RD_MASK              0x00001800L\n#define PLL_PWRMGT_CNTL__PM_MODE_SEL_MASK                  0x00002000L\n#define PLL_PWRMGT_CNTL__PM_MODE_SEL                       0x00002000L\n#define PLL_PWRMGT_CNTL__EN_PWRSEQ_DONE_COND_MASK          0x00004000L\n#define PLL_PWRMGT_CNTL__EN_PWRSEQ_DONE_COND               0x00004000L\n#define PLL_PWRMGT_CNTL__EN_DISP_PARKED_COND_MASK          0x00008000L\n#define PLL_PWRMGT_CNTL__EN_DISP_PARKED_COND               0x00008000L\n#define PLL_PWRMGT_CNTL__MOBILE_SU_MASK                    0x00010000L\n#define PLL_PWRMGT_CNTL__MOBILE_SU                         0x00010000L\n#define PLL_PWRMGT_CNTL__SU_SCLK_USE_BCLK_MASK             0x00020000L\n#define PLL_PWRMGT_CNTL__SU_SCLK_USE_BCLK                  0x00020000L\n#define PLL_PWRMGT_CNTL__SU_MCLK_USE_BCLK_MASK             0x00040000L\n#define PLL_PWRMGT_CNTL__SU_MCLK_USE_BCLK                  0x00040000L\n#define PLL_PWRMGT_CNTL__SU_SUSTAIN_DISABLE_MASK           0x00080000L\n#define PLL_PWRMGT_CNTL__SU_SUSTAIN_DISABLE                0x00080000L\n#define PLL_PWRMGT_CNTL__TCL_BYPASS_DISABLE_MASK           0x00100000L\n#define PLL_PWRMGT_CNTL__TCL_BYPASS_DISABLE                0x00100000L\n#define PLL_PWRMGT_CNTL__TCL_CLOCK_CTIVE_RD_MASK          0x00200000L\n#define PLL_PWRMGT_CNTL__TCL_CLOCK_ACTIVE_RD               0x00200000L\n#define PLL_PWRMGT_CNTL__CG_NO2_DEBUG_MASK                 0xff000000L\n\n\n#define CLK_PWRMGT_CNTL__MPLL_PWRMGT_OFF_MASK           0x00000001L\n#define CLK_PWRMGT_CNTL__MPLL_PWRMGT_OFF                0x00000001L\n#define CLK_PWRMGT_CNTL__SPLL_PWRMGT_OFF_MASK           0x00000002L\n#define CLK_PWRMGT_CNTL__SPLL_PWRMGT_OFF                0x00000002L\n#define CLK_PWRMGT_CNTL__PPLL_PWRMGT_OFF_MASK           0x00000004L\n#define CLK_PWRMGT_CNTL__PPLL_PWRMGT_OFF                0x00000004L\n#define CLK_PWRMGT_CNTL__P2PLL_PWRMGT_OFF_MASK          0x00000008L\n#define CLK_PWRMGT_CNTL__P2PLL_PWRMGT_OFF               0x00000008L\n#define CLK_PWRMGT_CNTL__MCLK_TURNOFF_MASK              0x00000010L\n#define CLK_PWRMGT_CNTL__MCLK_TURNOFF                   0x00000010L\n#define CLK_PWRMGT_CNTL__SCLK_TURNOFF_MASK              0x00000020L\n#define CLK_PWRMGT_CNTL__SCLK_TURNOFF                   0x00000020L\n#define CLK_PWRMGT_CNTL__PCLK_TURNOFF_MASK              0x00000040L\n#define CLK_PWRMGT_CNTL__PCLK_TURNOFF                   0x00000040L\n#define CLK_PWRMGT_CNTL__P2CLK_TURNOFF_MASK             0x00000080L\n#define CLK_PWRMGT_CNTL__P2CLK_TURNOFF                  0x00000080L\n#define CLK_PWRMGT_CNTL__MC_CH_MODE_MASK                0x00000100L\n#define CLK_PWRMGT_CNTL__MC_CH_MODE                     0x00000100L\n#define CLK_PWRMGT_CNTL__TEST_MODE_MASK                 0x00000200L\n#define CLK_PWRMGT_CNTL__TEST_MODE                      0x00000200L\n#define CLK_PWRMGT_CNTL__GLOBAL_PMAN_EN_MASK            0x00000400L\n#define CLK_PWRMGT_CNTL__GLOBAL_PMAN_EN                 0x00000400L\n#define CLK_PWRMGT_CNTL__ENGINE_DYNCLK_MODE_MASK        0x00001000L\n#define CLK_PWRMGT_CNTL__ENGINE_DYNCLK_MODE             0x00001000L\n#define CLK_PWRMGT_CNTL__ACTIVE_HILO_LAT_MASK           0x00006000L\n#define CLK_PWRMGT_CNTL__DISP_DYN_STOP_LAT_MASK         0x00008000L\n#define CLK_PWRMGT_CNTL__DISP_DYN_STOP_LAT              0x00008000L\n#define CLK_PWRMGT_CNTL__MC_BUSY_MASK                   0x00010000L\n#define CLK_PWRMGT_CNTL__MC_BUSY                        0x00010000L\n#define CLK_PWRMGT_CNTL__MC_INT_CNTL_MASK               0x00020000L\n#define CLK_PWRMGT_CNTL__MC_INT_CNTL                    0x00020000L\n#define CLK_PWRMGT_CNTL__MC_SWITCH_MASK                 0x00040000L\n#define CLK_PWRMGT_CNTL__MC_SWITCH                      0x00040000L\n#define CLK_PWRMGT_CNTL__DLL_READY_MASK                 0x00080000L\n#define CLK_PWRMGT_CNTL__DLL_READY                      0x00080000L\n#define CLK_PWRMGT_CNTL__DISP_PM_MASK                   0x00100000L\n#define CLK_PWRMGT_CNTL__DISP_PM                        0x00100000L\n#define CLK_PWRMGT_CNTL__DYN_STOP_MODE_MASK             0x00e00000L\n#define CLK_PWRMGT_CNTL__CG_NO1_DEBUG_MASK              0x3f000000L\n#define CLK_PWRMGT_CNTL__TVPLL_PWRMGT_OFF_MASK          0x40000000L\n#define CLK_PWRMGT_CNTL__TVPLL_PWRMGT_OFF               0x40000000L\n#define CLK_PWRMGT_CNTL__TVCLK_TURNOFF_MASK             0x80000000L\n#define CLK_PWRMGT_CNTL__TVCLK_TURNOFF                  0x80000000L\n\n\n#define BUS_CNTL1__PMI_IO_DISABLE_MASK                     0x00000001L\n#define BUS_CNTL1__PMI_IO_DISABLE                          0x00000001L\n#define BUS_CNTL1__PMI_MEM_DISABLE_MASK                    0x00000002L\n#define BUS_CNTL1__PMI_MEM_DISABLE                         0x00000002L\n#define BUS_CNTL1__PMI_BM_DISABLE_MASK                     0x00000004L\n#define BUS_CNTL1__PMI_BM_DISABLE                          0x00000004L\n#define BUS_CNTL1__PMI_INT_DISABLE_MASK                    0x00000008L\n#define BUS_CNTL1__PMI_INT_DISABLE                         0x00000008L\n#define BUS_CNTL1__BUS2_IMMEDIATE_PMI_DISABLE_MASK         0x00000020L\n#define BUS_CNTL1__BUS2_IMMEDIATE_PMI_DISABLE              0x00000020L\n#define BUS_CNTL1__BUS2_VGA_REG_COHERENCY_DIS_MASK         0x00000100L\n#define BUS_CNTL1__BUS2_VGA_REG_COHERENCY_DIS              0x00000100L\n#define BUS_CNTL1__BUS2_VGA_MEM_COHERENCY_DIS_MASK         0x00000200L\n#define BUS_CNTL1__BUS2_VGA_MEM_COHERENCY_DIS              0x00000200L\n#define BUS_CNTL1__BUS2_HDP_REG_COHERENCY_DIS_MASK         0x00000400L\n#define BUS_CNTL1__BUS2_HDP_REG_COHERENCY_DIS              0x00000400L\n#define BUS_CNTL1__BUS2_GUI_INITIATOR_COHERENCY_DIS_MASK   0x00000800L\n#define BUS_CNTL1__BUS2_GUI_INITIATOR_COHERENCY_DIS        0x00000800L\n#define BUS_CNTL1__MOBILE_PLATFORM_SEL_MASK                0x0c000000L\n#define BUS_CNTL1__SEND_SBA_LATENCY_MASK                   0x70000000L\n#define BUS_CNTL1__AGPCLK_VALID_MASK                       0x80000000L\n#define BUS_CNTL1__AGPCLK_VALID                            0x80000000L\n\n\n#define\tBUS_CNTL1__PMI_IO_DISABLE__SHIFT                   0x00000000\n#define\tBUS_CNTL1__PMI_MEM_DISABLE__SHIFT                  0x00000001\n#define\tBUS_CNTL1__PMI_BM_DISABLE__SHIFT                   0x00000002\n#define\tBUS_CNTL1__PMI_INT_DISABLE__SHIFT                  0x00000003\n#define\tBUS_CNTL1__BUS2_IMMEDIATE_PMI_DISABLE__SHIFT       0x00000005\n#define\tBUS_CNTL1__BUS2_VGA_REG_COHERENCY_DIS__SHIFT       0x00000008\n#define\tBUS_CNTL1__BUS2_VGA_MEM_COHERENCY_DIS__SHIFT       0x00000009\n#define\tBUS_CNTL1__BUS2_HDP_REG_COHERENCY_DIS__SHIFT       0x0000000a\n#define\tBUS_CNTL1__BUS2_GUI_INITIATOR_COHERENCY_DIS__SHIFT 0x0000000b\n#define\tBUS_CNTL1__MOBILE_PLATFORM_SEL__SHIFT              0x0000001a\n#define\tBUS_CNTL1__SEND_SBA_LATENCY__SHIFT                 0x0000001c\n#define\tBUS_CNTL1__AGPCLK_VALID__SHIFT                     0x0000001f\n\n\n#define CRTC_OFFSET_CNTL__CRTC_TILE_LINE_MASK              0x0000000fL\n#define CRTC_OFFSET_CNTL__CRTC_TILE_LINE_RIGHT_MASK        0x000000f0L\n#define CRTC_OFFSET_CNTL__CRTC_TILE_EN_RIGHT_MASK          0x00004000L\n#define CRTC_OFFSET_CNTL__CRTC_TILE_EN_RIGHT               0x00004000L\n#define CRTC_OFFSET_CNTL__CRTC_TILE_EN_MASK                0x00008000L\n#define CRTC_OFFSET_CNTL__CRTC_TILE_EN                     0x00008000L\n#define CRTC_OFFSET_CNTL__CRTC_OFFSET_FLIP_CNTL_MASK       0x00010000L\n#define CRTC_OFFSET_CNTL__CRTC_OFFSET_FLIP_CNTL            0x00010000L\n#define CRTC_OFFSET_CNTL__CRTC_STEREO_OFFSET_EN_MASK       0x00020000L\n#define CRTC_OFFSET_CNTL__CRTC_STEREO_OFFSET_EN            0x00020000L\n#define CRTC_OFFSET_CNTL__CRTC_STEREO_SYNC_EN_MASK         0x000c0000L\n#define CRTC_OFFSET_CNTL__CRTC_STEREO_SYNC_OUT_EN_MASK     0x00100000L\n#define CRTC_OFFSET_CNTL__CRTC_STEREO_SYNC_OUT_EN          0x00100000L\n#define CRTC_OFFSET_CNTL__CRTC_STEREO_SYNC_MASK            0x00200000L\n#define CRTC_OFFSET_CNTL__CRTC_STEREO_SYNC                 0x00200000L\n#define CRTC_OFFSET_CNTL__CRTC_GUI_TRIG_OFFSET_LEFT_EN_MASK 0x10000000L\n#define CRTC_OFFSET_CNTL__CRTC_GUI_TRIG_OFFSET_LEFT_EN     0x10000000L\n#define CRTC_OFFSET_CNTL__CRTC_GUI_TRIG_OFFSET_RIGHT_EN_MASK 0x20000000L\n#define CRTC_OFFSET_CNTL__CRTC_GUI_TRIG_OFFSET_RIGHT_EN    0x20000000L\n#define CRTC_OFFSET_CNTL__CRTC_GUI_TRIG_OFFSET_MASK        0x40000000L\n#define CRTC_OFFSET_CNTL__CRTC_GUI_TRIG_OFFSET             0x40000000L\n#define CRTC_OFFSET_CNTL__CRTC_OFFSET_LOCK_MASK            0x80000000L\n#define CRTC_OFFSET_CNTL__CRTC_OFFSET_LOCK                 0x80000000L\n\n\n#define CRTC_GEN_CNTL__CRTC_DBL_SCAN_EN_MASK               0x00000001L\n#define CRTC_GEN_CNTL__CRTC_DBL_SCAN_EN                    0x00000001L\n#define CRTC_GEN_CNTL__CRTC_INTERLACE_EN_MASK              0x00000002L\n#define CRTC_GEN_CNTL__CRTC_INTERLACE_EN                   0x00000002L\n#define CRTC_GEN_CNTL__CRTC_C_SYNC_EN_MASK                 0x00000010L\n#define CRTC_GEN_CNTL__CRTC_C_SYNC_EN                      0x00000010L\n#define CRTC_GEN_CNTL__CRTC_PIX_WIDTH_MASK                 0x00000f00L\n#define CRTC_GEN_CNTL__CRTC_ICON_EN_MASK                   0x00008000L\n#define CRTC_GEN_CNTL__CRTC_ICON_EN                        0x00008000L\n#define CRTC_GEN_CNTL__CRTC_CUR_EN_MASK                    0x00010000L\n#define CRTC_GEN_CNTL__CRTC_CUR_EN                         0x00010000L\n#define CRTC_GEN_CNTL__CRTC_VSTAT_MODE_MASK                0x00060000L\n#define CRTC_GEN_CNTL__CRTC_CUR_MODE_MASK                  0x00700000L\n#define CRTC_GEN_CNTL__CRTC_EXT_DISP_EN_MASK               0x01000000L\n#define CRTC_GEN_CNTL__CRTC_EXT_DISP_EN                    0x01000000L\n#define CRTC_GEN_CNTL__CRTC_EN_MASK                        0x02000000L\n#define CRTC_GEN_CNTL__CRTC_EN                             0x02000000L\n#define CRTC_GEN_CNTL__CRTC_DISP_REQ_EN_B_MASK             0x04000000L\n#define CRTC_GEN_CNTL__CRTC_DISP_REQ_EN_B                  0x04000000L\n\n\n#define CRTC2_GEN_CNTL__CRTC2_DBL_SCAN_EN_MASK             0x00000001L\n#define CRTC2_GEN_CNTL__CRTC2_DBL_SCAN_EN                  0x00000001L\n#define CRTC2_GEN_CNTL__CRTC2_INTERLACE_EN_MASK            0x00000002L\n#define CRTC2_GEN_CNTL__CRTC2_INTERLACE_EN                 0x00000002L\n#define CRTC2_GEN_CNTL__CRTC2_SYNC_TRISTATE_MASK           0x00000010L\n#define CRTC2_GEN_CNTL__CRTC2_SYNC_TRISTATE                0x00000010L\n#define CRTC2_GEN_CNTL__CRTC2_HSYNC_TRISTATE_MASK          0x00000020L\n#define CRTC2_GEN_CNTL__CRTC2_HSYNC_TRISTATE               0x00000020L\n#define CRTC2_GEN_CNTL__CRTC2_VSYNC_TRISTATE_MASK          0x00000040L\n#define CRTC2_GEN_CNTL__CRTC2_VSYNC_TRISTATE               0x00000040L\n#define CRTC2_GEN_CNTL__CRT2_ON_MASK                       0x00000080L\n#define CRTC2_GEN_CNTL__CRT2_ON                            0x00000080L\n#define CRTC2_GEN_CNTL__CRTC2_PIX_WIDTH_MASK               0x00000f00L\n#define CRTC2_GEN_CNTL__CRTC2_ICON_EN_MASK                 0x00008000L\n#define CRTC2_GEN_CNTL__CRTC2_ICON_EN                      0x00008000L\n#define CRTC2_GEN_CNTL__CRTC2_CUR_EN_MASK                  0x00010000L\n#define CRTC2_GEN_CNTL__CRTC2_CUR_EN                       0x00010000L\n#define CRTC2_GEN_CNTL__CRTC2_CUR_MODE_MASK                0x00700000L\n#define CRTC2_GEN_CNTL__CRTC2_DISPLAY_DIS_MASK             0x00800000L\n#define CRTC2_GEN_CNTL__CRTC2_DISPLAY_DIS                  0x00800000L\n#define CRTC2_GEN_CNTL__CRTC2_EN_MASK                      0x02000000L\n#define CRTC2_GEN_CNTL__CRTC2_EN                           0x02000000L\n#define CRTC2_GEN_CNTL__CRTC2_DISP_REQ_EN_B_MASK           0x04000000L\n#define CRTC2_GEN_CNTL__CRTC2_DISP_REQ_EN_B                0x04000000L\n#define CRTC2_GEN_CNTL__CRTC2_C_SYNC_EN_MASK               0x08000000L\n#define CRTC2_GEN_CNTL__CRTC2_C_SYNC_EN                    0x08000000L\n#define CRTC2_GEN_CNTL__CRTC2_HSYNC_DIS_MASK               0x10000000L\n#define CRTC2_GEN_CNTL__CRTC2_HSYNC_DIS                    0x10000000L\n#define CRTC2_GEN_CNTL__CRTC2_VSYNC_DIS_MASK               0x20000000L\n#define CRTC2_GEN_CNTL__CRTC2_VSYNC_DIS                    0x20000000L\n\n\n#define AGP_CNTL__MAX_IDLE_CLK_MASK                        0x000000ffL\n#define AGP_CNTL__HOLD_RD_FIFO_MASK                        0x00000100L\n#define AGP_CNTL__HOLD_RD_FIFO                             0x00000100L\n#define AGP_CNTL__HOLD_RQ_FIFO_MASK                        0x00000200L\n#define AGP_CNTL__HOLD_RQ_FIFO                             0x00000200L\n#define AGP_CNTL__EN_2X_STBB_MASK                          0x00000400L\n#define AGP_CNTL__EN_2X_STBB                               0x00000400L\n#define AGP_CNTL__FORCE_FULL_SBA_MASK                      0x00000800L\n#define AGP_CNTL__FORCE_FULL_SBA                           0x00000800L\n#define AGP_CNTL__SBA_DIS_MASK                             0x00001000L\n#define AGP_CNTL__SBA_DIS                                  0x00001000L\n#define AGP_CNTL__AGP_REV_ID_MASK                          0x00002000L\n#define AGP_CNTL__AGP_REV_ID                               0x00002000L\n#define AGP_CNTL__REG_CRIPPLE_AGP4X_MASK                   0x00004000L\n#define AGP_CNTL__REG_CRIPPLE_AGP4X                        0x00004000L\n#define AGP_CNTL__REG_CRIPPLE_AGP2X4X_MASK                 0x00008000L\n#define AGP_CNTL__REG_CRIPPLE_AGP2X4X                      0x00008000L\n#define AGP_CNTL__FORCE_INT_VREF_MASK                      0x00010000L\n#define AGP_CNTL__FORCE_INT_VREF                           0x00010000L\n#define AGP_CNTL__PENDING_SLOTS_VAL_MASK                   0x00060000L\n#define AGP_CNTL__PENDING_SLOTS_SEL_MASK                   0x00080000L\n#define AGP_CNTL__PENDING_SLOTS_SEL                        0x00080000L\n#define AGP_CNTL__EN_EXTENDED_AD_STB_2X_MASK               0x00100000L\n#define AGP_CNTL__EN_EXTENDED_AD_STB_2X                    0x00100000L\n#define AGP_CNTL__DIS_QUEUED_GNT_FIX_MASK                  0x00200000L\n#define AGP_CNTL__DIS_QUEUED_GNT_FIX                       0x00200000L\n#define AGP_CNTL__EN_RDATA2X4X_MULTIRESET_MASK             0x00400000L\n#define AGP_CNTL__EN_RDATA2X4X_MULTIRESET                  0x00400000L\n#define AGP_CNTL__EN_RBFCALM_MASK                          0x00800000L\n#define AGP_CNTL__EN_RBFCALM                               0x00800000L\n#define AGP_CNTL__FORCE_EXT_VREF_MASK                      0x01000000L\n#define AGP_CNTL__FORCE_EXT_VREF                           0x01000000L\n#define AGP_CNTL__DIS_RBF_MASK                             0x02000000L\n#define AGP_CNTL__DIS_RBF                                  0x02000000L\n#define AGP_CNTL__DELAY_FIRST_SBA_EN_MASK                  0x04000000L\n#define AGP_CNTL__DELAY_FIRST_SBA_EN                       0x04000000L\n#define AGP_CNTL__DELAY_FIRST_SBA_VAL_MASK                 0x38000000L\n#define AGP_CNTL__AGP_MISC_MASK                            0xc0000000L\n\n\n#define\tAGP_CNTL__MAX_IDLE_CLK__SHIFT                      0x00000000\n#define\tAGP_CNTL__HOLD_RD_FIFO__SHIFT                      0x00000008\n#define\tAGP_CNTL__HOLD_RQ_FIFO__SHIFT                      0x00000009\n#define\tAGP_CNTL__EN_2X_STBB__SHIFT                        0x0000000a\n#define\tAGP_CNTL__FORCE_FULL_SBA__SHIFT                    0x0000000b\n#define\tAGP_CNTL__SBA_DIS__SHIFT                           0x0000000c\n#define\tAGP_CNTL__AGP_REV_ID__SHIFT                        0x0000000d\n#define\tAGP_CNTL__REG_CRIPPLE_AGP4X__SHIFT                 0x0000000e\n#define\tAGP_CNTL__REG_CRIPPLE_AGP2X4X__SHIFT               0x0000000f\n#define\tAGP_CNTL__FORCE_INT_VREF__SHIFT                    0x00000010\n#define\tAGP_CNTL__PENDING_SLOTS_VAL__SHIFT                 0x00000011\n#define\tAGP_CNTL__PENDING_SLOTS_SEL__SHIFT                 0x00000013\n#define\tAGP_CNTL__EN_EXTENDED_AD_STB_2X__SHIFT             0x00000014\n#define\tAGP_CNTL__DIS_QUEUED_GNT_FIX__SHIFT                0x00000015\n#define\tAGP_CNTL__EN_RDATA2X4X_MULTIRESET__SHIFT           0x00000016\n#define\tAGP_CNTL__EN_RBFCALM__SHIFT                        0x00000017\n#define\tAGP_CNTL__FORCE_EXT_VREF__SHIFT                    0x00000018\n#define\tAGP_CNTL__DIS_RBF__SHIFT                           0x00000019\n#define\tAGP_CNTL__DELAY_FIRST_SBA_EN__SHIFT                0x0000001a\n#define\tAGP_CNTL__DELAY_FIRST_SBA_VAL__SHIFT               0x0000001b\n#define\tAGP_CNTL__AGP_MISC__SHIFT                          0x0000001e\n\n\n#define DISP_MISC_CNTL__SOFT_RESET_GRPH_PP_MASK            0x00000001L\n#define DISP_MISC_CNTL__SOFT_RESET_GRPH_PP                 0x00000001L\n#define DISP_MISC_CNTL__SOFT_RESET_SUBPIC_PP_MASK          0x00000002L\n#define DISP_MISC_CNTL__SOFT_RESET_SUBPIC_PP               0x00000002L\n#define DISP_MISC_CNTL__SOFT_RESET_OV0_PP_MASK             0x00000004L\n#define DISP_MISC_CNTL__SOFT_RESET_OV0_PP                  0x00000004L\n#define DISP_MISC_CNTL__SOFT_RESET_GRPH_SCLK_MASK          0x00000010L\n#define DISP_MISC_CNTL__SOFT_RESET_GRPH_SCLK               0x00000010L\n#define DISP_MISC_CNTL__SOFT_RESET_SUBPIC_SCLK_MASK        0x00000020L\n#define DISP_MISC_CNTL__SOFT_RESET_SUBPIC_SCLK             0x00000020L\n#define DISP_MISC_CNTL__SOFT_RESET_OV0_SCLK_MASK           0x00000040L\n#define DISP_MISC_CNTL__SOFT_RESET_OV0_SCLK                0x00000040L\n#define DISP_MISC_CNTL__SYNC_STRENGTH_MASK                 0x00000300L\n#define DISP_MISC_CNTL__SYNC_PAD_FLOP_EN_MASK              0x00000400L\n#define DISP_MISC_CNTL__SYNC_PAD_FLOP_EN                   0x00000400L\n#define DISP_MISC_CNTL__SOFT_RESET_GRPH2_PP_MASK           0x00001000L\n#define DISP_MISC_CNTL__SOFT_RESET_GRPH2_PP                0x00001000L\n#define DISP_MISC_CNTL__SOFT_RESET_GRPH2_SCLK_MASK         0x00008000L\n#define DISP_MISC_CNTL__SOFT_RESET_GRPH2_SCLK              0x00008000L\n#define DISP_MISC_CNTL__SOFT_RESET_LVDS_MASK               0x00010000L\n#define DISP_MISC_CNTL__SOFT_RESET_LVDS                    0x00010000L\n#define DISP_MISC_CNTL__SOFT_RESET_TMDS_MASK               0x00020000L\n#define DISP_MISC_CNTL__SOFT_RESET_TMDS                    0x00020000L\n#define DISP_MISC_CNTL__SOFT_RESET_DIG_TMDS_MASK           0x00040000L\n#define DISP_MISC_CNTL__SOFT_RESET_DIG_TMDS                0x00040000L\n#define DISP_MISC_CNTL__SOFT_RESET_TV_MASK                 0x00080000L\n#define DISP_MISC_CNTL__SOFT_RESET_TV                      0x00080000L\n#define DISP_MISC_CNTL__PALETTE2_MEM_RD_MARGIN_MASK        0x00f00000L\n#define DISP_MISC_CNTL__PALETTE_MEM_RD_MARGIN_MASK         0x0f000000L\n#define DISP_MISC_CNTL__RMX_BUF_MEM_RD_MARGIN_MASK         0xf0000000L\n\n\n#define DISP_PWR_MAN__DISP_PWR_MAN_D3_CRTC_EN_MASK         0x00000001L\n#define DISP_PWR_MAN__DISP_PWR_MAN_D3_CRTC_EN              0x00000001L\n#define DISP_PWR_MAN__DISP2_PWR_MAN_D3_CRTC2_EN_MASK       0x00000010L\n#define DISP_PWR_MAN__DISP2_PWR_MAN_D3_CRTC2_EN            0x00000010L\n#define DISP_PWR_MAN__DISP_PWR_MAN_DPMS_MASK               0x00000300L\n#define DISP_PWR_MAN__DISP_D3_RST_MASK                     0x00010000L\n#define DISP_PWR_MAN__DISP_D3_RST                          0x00010000L\n#define DISP_PWR_MAN__DISP_D3_REG_RST_MASK                 0x00020000L\n#define DISP_PWR_MAN__DISP_D3_REG_RST                      0x00020000L\n#define DISP_PWR_MAN__DISP_D3_GRPH_RST_MASK                0x00040000L\n#define DISP_PWR_MAN__DISP_D3_GRPH_RST                     0x00040000L\n#define DISP_PWR_MAN__DISP_D3_SUBPIC_RST_MASK              0x00080000L\n#define DISP_PWR_MAN__DISP_D3_SUBPIC_RST                   0x00080000L\n#define DISP_PWR_MAN__DISP_D3_OV0_RST_MASK                 0x00100000L\n#define DISP_PWR_MAN__DISP_D3_OV0_RST                      0x00100000L\n#define DISP_PWR_MAN__DISP_D1D2_GRPH_RST_MASK              0x00200000L\n#define DISP_PWR_MAN__DISP_D1D2_GRPH_RST                   0x00200000L\n#define DISP_PWR_MAN__DISP_D1D2_SUBPIC_RST_MASK            0x00400000L\n#define DISP_PWR_MAN__DISP_D1D2_SUBPIC_RST                 0x00400000L\n#define DISP_PWR_MAN__DISP_D1D2_OV0_RST_MASK               0x00800000L\n#define DISP_PWR_MAN__DISP_D1D2_OV0_RST                    0x00800000L\n#define DISP_PWR_MAN__DIG_TMDS_ENABLE_RST_MASK             0x01000000L\n#define DISP_PWR_MAN__DIG_TMDS_ENABLE_RST                  0x01000000L\n#define DISP_PWR_MAN__TV_ENABLE_RST_MASK                   0x02000000L\n#define DISP_PWR_MAN__TV_ENABLE_RST                        0x02000000L\n#define DISP_PWR_MAN__AUTO_PWRUP_EN_MASK                   0x04000000L\n#define DISP_PWR_MAN__AUTO_PWRUP_EN                        0x04000000L\n\n\n#define MC_IND_INDEX__MC_IND_ADDR_MASK                     0x0000001fL\n#define MC_IND_INDEX__MC_IND_WR_EN_MASK                    0x00000100L\n#define MC_IND_INDEX__MC_IND_WR_EN                         0x00000100L\n\n\n#define MC_IND_DATA__MC_IND_DATA_MASK                      0xffffffffL\n\n\n#define\tMC_CHP_IO_CNTL_A1__MEM_SLEWN_CKA__SHIFT            0x00000000\n#define\tMC_CHP_IO_CNTL_A1__MEM_SLEWN_AA__SHIFT             0x00000001\n#define\tMC_CHP_IO_CNTL_A1__MEM_SLEWN_DQMA__SHIFT           0x00000002\n#define\tMC_CHP_IO_CNTL_A1__MEM_SLEWN_DQSA__SHIFT           0x00000003\n#define\tMC_CHP_IO_CNTL_A1__MEM_SLEWP_CKA__SHIFT            0x00000004\n#define\tMC_CHP_IO_CNTL_A1__MEM_SLEWP_AA__SHIFT             0x00000005\n#define\tMC_CHP_IO_CNTL_A1__MEM_SLEWP_DQMA__SHIFT           0x00000006\n#define\tMC_CHP_IO_CNTL_A1__MEM_SLEWP_DQSA__SHIFT           0x00000007\n#define\tMC_CHP_IO_CNTL_A1__MEM_PREAMP_AA__SHIFT            0x00000008\n#define\tMC_CHP_IO_CNTL_A1__MEM_PREAMP_DQMA__SHIFT          0x00000009\n#define\tMC_CHP_IO_CNTL_A1__MEM_PREAMP_DQSA__SHIFT          0x0000000a\n#define\tMC_CHP_IO_CNTL_A1__MEM_IO_MODEA__SHIFT             0x0000000c\n#define\tMC_CHP_IO_CNTL_A1__MEM_REC_CKA__SHIFT              0x0000000e\n#define\tMC_CHP_IO_CNTL_A1__MEM_REC_AA__SHIFT               0x00000010\n#define\tMC_CHP_IO_CNTL_A1__MEM_REC_DQMA__SHIFT             0x00000012\n#define\tMC_CHP_IO_CNTL_A1__MEM_REC_DQSA__SHIFT             0x00000014\n#define\tMC_CHP_IO_CNTL_A1__MEM_SYNC_PHASEA__SHIFT          0x00000016\n#define\tMC_CHP_IO_CNTL_A1__MEM_SYNC_CENTERA__SHIFT         0x00000017\n#define\tMC_CHP_IO_CNTL_A1__MEM_SYNC_ENA__SHIFT             0x00000018\n#define\tMC_CHP_IO_CNTL_A1__MEM_CLK_SELA__SHIFT             0x0000001a\n#define\tMC_CHP_IO_CNTL_A1__MEM_CLK_INVA__SHIFT             0x0000001c\n#define\tMC_CHP_IO_CNTL_A1__MEM_DATA_ENIMP_A__SHIFT         0x0000001e\n#define\tMC_CHP_IO_CNTL_A1__MEM_CNTL_ENIMP_A__SHIFT         0x0000001f\n\n\n#define\tMC_CHP_IO_CNTL_B1__MEM_SLEWN_CKB__SHIFT            0x00000000\n#define\tMC_CHP_IO_CNTL_B1__MEM_SLEWN_AB__SHIFT             0x00000001\n#define\tMC_CHP_IO_CNTL_B1__MEM_SLEWN_DQMB__SHIFT           0x00000002\n#define\tMC_CHP_IO_CNTL_B1__MEM_SLEWN_DQSB__SHIFT           0x00000003\n#define\tMC_CHP_IO_CNTL_B1__MEM_SLEWP_CKB__SHIFT            0x00000004\n#define\tMC_CHP_IO_CNTL_B1__MEM_SLEWP_AB__SHIFT             0x00000005\n#define\tMC_CHP_IO_CNTL_B1__MEM_SLEWP_DQMB__SHIFT           0x00000006\n#define\tMC_CHP_IO_CNTL_B1__MEM_SLEWP_DQSB__SHIFT           0x00000007\n#define\tMC_CHP_IO_CNTL_B1__MEM_PREAMP_AB__SHIFT            0x00000008\n#define\tMC_CHP_IO_CNTL_B1__MEM_PREAMP_DQMB__SHIFT          0x00000009\n#define\tMC_CHP_IO_CNTL_B1__MEM_PREAMP_DQSB__SHIFT          0x0000000a\n#define\tMC_CHP_IO_CNTL_B1__MEM_IO_MODEB__SHIFT             0x0000000c\n#define\tMC_CHP_IO_CNTL_B1__MEM_REC_CKB__SHIFT              0x0000000e\n#define\tMC_CHP_IO_CNTL_B1__MEM_REC_AB__SHIFT               0x00000010\n#define\tMC_CHP_IO_CNTL_B1__MEM_REC_DQMB__SHIFT             0x00000012\n#define\tMC_CHP_IO_CNTL_B1__MEM_REC_DQSB__SHIFT             0x00000014\n#define\tMC_CHP_IO_CNTL_B1__MEM_SYNC_PHASEB__SHIFT          0x00000016\n#define\tMC_CHP_IO_CNTL_B1__MEM_SYNC_CENTERB__SHIFT         0x00000017\n#define\tMC_CHP_IO_CNTL_B1__MEM_SYNC_ENB__SHIFT             0x00000018\n#define\tMC_CHP_IO_CNTL_B1__MEM_CLK_SELB__SHIFT             0x0000001a\n#define\tMC_CHP_IO_CNTL_B1__MEM_CLK_INVB__SHIFT             0x0000001c\n#define\tMC_CHP_IO_CNTL_B1__MEM_DATA_ENIMP_B__SHIFT         0x0000001e\n#define\tMC_CHP_IO_CNTL_B1__MEM_CNTL_ENIMP_B__SHIFT         0x0000001f\n\n\n#define MC_CHP_IO_CNTL_A1__MEM_SLEWN_CKA_MASK              0x00000001L\n#define MC_CHP_IO_CNTL_A1__MEM_SLEWN_CKA                   0x00000001L\n#define MC_CHP_IO_CNTL_A1__MEM_SLEWN_AA_MASK               0x00000002L\n#define MC_CHP_IO_CNTL_A1__MEM_SLEWN_AA                    0x00000002L\n#define MC_CHP_IO_CNTL_A1__MEM_SLEWN_DQMA_MASK             0x00000004L\n#define MC_CHP_IO_CNTL_A1__MEM_SLEWN_DQMA                  0x00000004L\n#define MC_CHP_IO_CNTL_A1__MEM_SLEWN_DQSA_MASK             0x00000008L\n#define MC_CHP_IO_CNTL_A1__MEM_SLEWN_DQSA                  0x00000008L\n#define MC_CHP_IO_CNTL_A1__MEM_SLEWP_CKA_MASK              0x00000010L\n#define MC_CHP_IO_CNTL_A1__MEM_SLEWP_CKA                   0x00000010L\n#define MC_CHP_IO_CNTL_A1__MEM_SLEWP_AA_MASK               0x00000020L\n#define MC_CHP_IO_CNTL_A1__MEM_SLEWP_AA                    0x00000020L\n#define MC_CHP_IO_CNTL_A1__MEM_SLEWP_DQMA_MASK             0x00000040L\n#define MC_CHP_IO_CNTL_A1__MEM_SLEWP_DQMA                  0x00000040L\n#define MC_CHP_IO_CNTL_A1__MEM_SLEWP_DQSA_MASK             0x00000080L\n#define MC_CHP_IO_CNTL_A1__MEM_SLEWP_DQSA                  0x00000080L\n#define MC_CHP_IO_CNTL_A1__MEM_PREAMP_AA_MASK              0x00000100L\n#define MC_CHP_IO_CNTL_A1__MEM_PREAMP_AA                   0x00000100L\n#define MC_CHP_IO_CNTL_A1__MEM_PREAMP_DQMA_MASK            0x00000200L\n#define MC_CHP_IO_CNTL_A1__MEM_PREAMP_DQMA                 0x00000200L\n#define MC_CHP_IO_CNTL_A1__MEM_PREAMP_DQSA_MASK            0x00000400L\n#define MC_CHP_IO_CNTL_A1__MEM_PREAMP_DQSA                 0x00000400L\n#define MC_CHP_IO_CNTL_A1__MEM_IO_MODEA_MASK               0x00003000L\n#define MC_CHP_IO_CNTL_A1__MEM_REC_CKA_MASK                0x0000c000L\n#define MC_CHP_IO_CNTL_A1__MEM_REC_AA_MASK                 0x00030000L\n#define MC_CHP_IO_CNTL_A1__MEM_REC_DQMA_MASK               0x000c0000L\n#define MC_CHP_IO_CNTL_A1__MEM_REC_DQSA_MASK               0x00300000L\n#define MC_CHP_IO_CNTL_A1__MEM_SYNC_PHASEA_MASK            0x00400000L\n#define MC_CHP_IO_CNTL_A1__MEM_SYNC_PHASEA                 0x00400000L\n#define MC_CHP_IO_CNTL_A1__MEM_SYNC_CENTERA_MASK           0x00800000L\n#define MC_CHP_IO_CNTL_A1__MEM_SYNC_CENTERA                0x00800000L\n#define MC_CHP_IO_CNTL_A1__MEM_SYNC_ENA_MASK               0x03000000L\n#define MC_CHP_IO_CNTL_A1__MEM_CLK_SELA_MASK               0x0c000000L\n#define MC_CHP_IO_CNTL_A1__MEM_CLK_INVA_MASK               0x10000000L\n#define MC_CHP_IO_CNTL_A1__MEM_CLK_INVA                    0x10000000L\n#define MC_CHP_IO_CNTL_A1__MEM_DATA_ENIMP_A_MASK           0x40000000L\n#define MC_CHP_IO_CNTL_A1__MEM_DATA_ENIMP_A                0x40000000L\n#define MC_CHP_IO_CNTL_A1__MEM_CNTL_ENIMP_A_MASK           0x80000000L\n#define MC_CHP_IO_CNTL_A1__MEM_CNTL_ENIMP_A                0x80000000L\n\n\n#define MC_CHP_IO_CNTL_B1__MEM_SLEWN_CKB_MASK              0x00000001L\n#define MC_CHP_IO_CNTL_B1__MEM_SLEWN_CKB                   0x00000001L\n#define MC_CHP_IO_CNTL_B1__MEM_SLEWN_AB_MASK               0x00000002L\n#define MC_CHP_IO_CNTL_B1__MEM_SLEWN_AB                    0x00000002L\n#define MC_CHP_IO_CNTL_B1__MEM_SLEWN_DQMB_MASK             0x00000004L\n#define MC_CHP_IO_CNTL_B1__MEM_SLEWN_DQMB                  0x00000004L\n#define MC_CHP_IO_CNTL_B1__MEM_SLEWN_DQSB_MASK             0x00000008L\n#define MC_CHP_IO_CNTL_B1__MEM_SLEWN_DQSB                  0x00000008L\n#define MC_CHP_IO_CNTL_B1__MEM_SLEWP_CKB_MASK              0x00000010L\n#define MC_CHP_IO_CNTL_B1__MEM_SLEWP_CKB                   0x00000010L\n#define MC_CHP_IO_CNTL_B1__MEM_SLEWP_AB_MASK               0x00000020L\n#define MC_CHP_IO_CNTL_B1__MEM_SLEWP_AB                    0x00000020L\n#define MC_CHP_IO_CNTL_B1__MEM_SLEWP_DQMB_MASK             0x00000040L\n#define MC_CHP_IO_CNTL_B1__MEM_SLEWP_DQMB                  0x00000040L\n#define MC_CHP_IO_CNTL_B1__MEM_SLEWP_DQSB_MASK             0x00000080L\n#define MC_CHP_IO_CNTL_B1__MEM_SLEWP_DQSB                  0x00000080L\n#define MC_CHP_IO_CNTL_B1__MEM_PREAMP_AB_MASK              0x00000100L\n#define MC_CHP_IO_CNTL_B1__MEM_PREAMP_AB                   0x00000100L\n#define MC_CHP_IO_CNTL_B1__MEM_PREAMP_DQMB_MASK            0x00000200L\n#define MC_CHP_IO_CNTL_B1__MEM_PREAMP_DQMB                 0x00000200L\n#define MC_CHP_IO_CNTL_B1__MEM_PREAMP_DQSB_MASK            0x00000400L\n#define MC_CHP_IO_CNTL_B1__MEM_PREAMP_DQSB                 0x00000400L\n#define MC_CHP_IO_CNTL_B1__MEM_IO_MODEB_MASK               0x00003000L\n#define MC_CHP_IO_CNTL_B1__MEM_REC_CKB_MASK                0x0000c000L\n#define MC_CHP_IO_CNTL_B1__MEM_REC_AB_MASK                 0x00030000L\n#define MC_CHP_IO_CNTL_B1__MEM_REC_DQMB_MASK               0x000c0000L\n#define MC_CHP_IO_CNTL_B1__MEM_REC_DQSB_MASK               0x00300000L\n#define MC_CHP_IO_CNTL_B1__MEM_SYNC_PHASEB_MASK            0x00400000L\n#define MC_CHP_IO_CNTL_B1__MEM_SYNC_PHASEB                 0x00400000L\n#define MC_CHP_IO_CNTL_B1__MEM_SYNC_CENTERB_MASK           0x00800000L\n#define MC_CHP_IO_CNTL_B1__MEM_SYNC_CENTERB                0x00800000L\n#define MC_CHP_IO_CNTL_B1__MEM_SYNC_ENB_MASK               0x03000000L\n#define MC_CHP_IO_CNTL_B1__MEM_CLK_SELB_MASK               0x0c000000L\n#define MC_CHP_IO_CNTL_B1__MEM_CLK_INVB_MASK               0x10000000L\n#define MC_CHP_IO_CNTL_B1__MEM_CLK_INVB                    0x10000000L\n#define MC_CHP_IO_CNTL_B1__MEM_DATA_ENIMP_B_MASK           0x40000000L\n#define MC_CHP_IO_CNTL_B1__MEM_DATA_ENIMP_B                0x40000000L\n#define MC_CHP_IO_CNTL_B1__MEM_CNTL_ENIMP_B_MASK           0x80000000L\n#define MC_CHP_IO_CNTL_B1__MEM_CNTL_ENIMP_B                0x80000000L\n\n\n#define MEM_SDRAM_MODE_REG__MEM_MODE_REG_MASK              0x00007fffL\n#define MEM_SDRAM_MODE_REG__MEM_WR_LATENCY_MASK            0x000f0000L\n#define MEM_SDRAM_MODE_REG__MEM_CAS_LATENCY_MASK           0x00700000L\n#define MEM_SDRAM_MODE_REG__MEM_CMD_LATENCY_MASK           0x00800000L\n#define MEM_SDRAM_MODE_REG__MEM_CMD_LATENCY                0x00800000L\n#define MEM_SDRAM_MODE_REG__MEM_STR_LATENCY_MASK           0x01000000L\n#define MEM_SDRAM_MODE_REG__MEM_STR_LATENCY                0x01000000L\n#define MEM_SDRAM_MODE_REG__MEM_FALL_OUT_CMD_MASK          0x02000000L\n#define MEM_SDRAM_MODE_REG__MEM_FALL_OUT_CMD               0x02000000L\n#define MEM_SDRAM_MODE_REG__MEM_FALL_OUT_DATA_MASK         0x04000000L\n#define MEM_SDRAM_MODE_REG__MEM_FALL_OUT_DATA              0x04000000L\n#define MEM_SDRAM_MODE_REG__MEM_FALL_OUT_STR_MASK          0x08000000L\n#define MEM_SDRAM_MODE_REG__MEM_FALL_OUT_STR               0x08000000L\n#define MEM_SDRAM_MODE_REG__MC_INIT_COMPLETE_MASK          0x10000000L\n#define MEM_SDRAM_MODE_REG__MC_INIT_COMPLETE               0x10000000L\n#define MEM_SDRAM_MODE_REG__MEM_DDR_DLL_MASK               0x20000000L\n#define MEM_SDRAM_MODE_REG__MEM_DDR_DLL                    0x20000000L\n#define MEM_SDRAM_MODE_REG__MEM_CFG_TYPE_MASK              0x40000000L\n#define MEM_SDRAM_MODE_REG__MEM_CFG_TYPE                   0x40000000L\n#define MEM_SDRAM_MODE_REG__MEM_SDRAM_RESET_MASK           0x80000000L\n#define MEM_SDRAM_MODE_REG__MEM_SDRAM_RESET                0x80000000L\n\n\n#define\tMEM_SDRAM_MODE_REG__MEM_MODE_REG__SHIFT            0x00000000\n#define\tMEM_SDRAM_MODE_REG__MEM_WR_LATENCY__SHIFT          0x00000010\n#define\tMEM_SDRAM_MODE_REG__MEM_CAS_LATENCY__SHIFT         0x00000014\n#define\tMEM_SDRAM_MODE_REG__MEM_CMD_LATENCY__SHIFT         0x00000017\n#define\tMEM_SDRAM_MODE_REG__MEM_STR_LATENCY__SHIFT         0x00000018\n#define\tMEM_SDRAM_MODE_REG__MEM_FALL_OUT_CMD__SHIFT        0x00000019\n#define\tMEM_SDRAM_MODE_REG__MEM_FALL_OUT_DATA__SHIFT       0x0000001a\n#define\tMEM_SDRAM_MODE_REG__MEM_FALL_OUT_STR__SHIFT        0x0000001b\n#define\tMEM_SDRAM_MODE_REG__MC_INIT_COMPLETE__SHIFT        0x0000001c\n#define\tMEM_SDRAM_MODE_REG__MEM_DDR_DLL__SHIFT             0x0000001d\n#define\tMEM_SDRAM_MODE_REG__MEM_CFG_TYPE__SHIFT            0x0000001e\n#define\tMEM_SDRAM_MODE_REG__MEM_SDRAM_RESET__SHIFT         0x0000001f\n\n\n#define MEM_REFRESH_CNTL__MEM_REFRESH_RATE_MASK            0x000000ffL\n#define MEM_REFRESH_CNTL__MEM_REFRESH_DIS_MASK             0x00000100L\n#define MEM_REFRESH_CNTL__MEM_REFRESH_DIS                  0x00000100L\n#define MEM_REFRESH_CNTL__MEM_DYNAMIC_CKE_MASK             0x00000200L\n#define MEM_REFRESH_CNTL__MEM_DYNAMIC_CKE                  0x00000200L\n#define MEM_REFRESH_CNTL__MEM_TRFC_MASK                    0x0000f000L\n#define MEM_REFRESH_CNTL__MEM_CLKA0_ENABLE_MASK            0x00010000L\n#define MEM_REFRESH_CNTL__MEM_CLKA0_ENABLE                 0x00010000L\n#define MEM_REFRESH_CNTL__MEM_CLKA0b_ENABLE_MASK           0x00020000L\n#define MEM_REFRESH_CNTL__MEM_CLKA0b_ENABLE                0x00020000L\n#define MEM_REFRESH_CNTL__MEM_CLKA1_ENABLE_MASK            0x00040000L\n#define MEM_REFRESH_CNTL__MEM_CLKA1_ENABLE                 0x00040000L\n#define MEM_REFRESH_CNTL__MEM_CLKA1b_ENABLE_MASK           0x00080000L\n#define MEM_REFRESH_CNTL__MEM_CLKA1b_ENABLE                0x00080000L\n#define MEM_REFRESH_CNTL__MEM_CLKAFB_ENABLE_MASK           0x00100000L\n#define MEM_REFRESH_CNTL__MEM_CLKAFB_ENABLE                0x00100000L\n#define MEM_REFRESH_CNTL__DLL_FB_SLCT_CKA_MASK             0x00c00000L\n#define MEM_REFRESH_CNTL__MEM_CLKB0_ENABLE_MASK            0x01000000L\n#define MEM_REFRESH_CNTL__MEM_CLKB0_ENABLE                 0x01000000L\n#define MEM_REFRESH_CNTL__MEM_CLKB0b_ENABLE_MASK           0x02000000L\n#define MEM_REFRESH_CNTL__MEM_CLKB0b_ENABLE                0x02000000L\n#define MEM_REFRESH_CNTL__MEM_CLKB1_ENABLE_MASK            0x04000000L\n#define MEM_REFRESH_CNTL__MEM_CLKB1_ENABLE                 0x04000000L\n#define MEM_REFRESH_CNTL__MEM_CLKB1b_ENABLE_MASK           0x08000000L\n#define MEM_REFRESH_CNTL__MEM_CLKB1b_ENABLE                0x08000000L\n#define MEM_REFRESH_CNTL__MEM_CLKBFB_ENABLE_MASK           0x10000000L\n#define MEM_REFRESH_CNTL__MEM_CLKBFB_ENABLE                0x10000000L\n#define MEM_REFRESH_CNTL__DLL_FB_SLCT_CKB_MASK             0xc0000000L\n\n\n#define MC_STATUS__MEM_PWRUP_COMPL_A_MASK                  0x00000001L\n#define MC_STATUS__MEM_PWRUP_COMPL_A                       0x00000001L\n#define MC_STATUS__MEM_PWRUP_COMPL_B_MASK                  0x00000002L\n#define MC_STATUS__MEM_PWRUP_COMPL_B                       0x00000002L\n#define MC_STATUS__MC_IDLE_MASK                            0x00000004L\n#define MC_STATUS__MC_IDLE                                 0x00000004L\n#define MC_STATUS__IMP_N_VALUE_R_BACK_MASK                 0x00000078L\n#define MC_STATUS__IMP_P_VALUE_R_BACK_MASK                 0x00000780L\n#define MC_STATUS__TEST_OUT_R_BACK_MASK                    0x00000800L\n#define MC_STATUS__TEST_OUT_R_BACK                         0x00000800L\n#define MC_STATUS__DUMMY_OUT_R_BACK_MASK                   0x00001000L\n#define MC_STATUS__DUMMY_OUT_R_BACK                        0x00001000L\n#define MC_STATUS__IMP_N_VALUE_A_R_BACK_MASK               0x0001e000L\n#define MC_STATUS__IMP_P_VALUE_A_R_BACK_MASK               0x001e0000L\n#define MC_STATUS__IMP_N_VALUE_CK_R_BACK_MASK              0x01e00000L\n#define MC_STATUS__IMP_P_VALUE_CK_R_BACK_MASK              0x1e000000L\n\n\n#define MDLL_CKO__MCKOA_SLEEP_MASK                         0x00000001L\n#define MDLL_CKO__MCKOA_SLEEP                              0x00000001L\n#define MDLL_CKO__MCKOA_RESET_MASK                         0x00000002L\n#define MDLL_CKO__MCKOA_RESET                              0x00000002L\n#define MDLL_CKO__MCKOA_RANGE_MASK                         0x0000000cL\n#define MDLL_CKO__ERSTA_SOUTSEL_MASK                       0x00000030L\n#define MDLL_CKO__MCKOA_FB_SEL_MASK                        0x000000c0L\n#define MDLL_CKO__MCKOA_REF_SKEW_MASK                      0x00000700L\n#define MDLL_CKO__MCKOA_FB_SKEW_MASK                       0x00007000L\n#define MDLL_CKO__MCKOA_BP_SEL_MASK                        0x00008000L\n#define MDLL_CKO__MCKOA_BP_SEL                             0x00008000L\n#define MDLL_CKO__MCKOB_SLEEP_MASK                         0x00010000L\n#define MDLL_CKO__MCKOB_SLEEP                              0x00010000L\n#define MDLL_CKO__MCKOB_RESET_MASK                         0x00020000L\n#define MDLL_CKO__MCKOB_RESET                              0x00020000L\n#define MDLL_CKO__MCKOB_RANGE_MASK                         0x000c0000L\n#define MDLL_CKO__ERSTB_SOUTSEL_MASK                       0x00300000L\n#define MDLL_CKO__MCKOB_FB_SEL_MASK                        0x00c00000L\n#define MDLL_CKO__MCKOB_REF_SKEW_MASK                      0x07000000L\n#define MDLL_CKO__MCKOB_FB_SKEW_MASK                       0x70000000L\n#define MDLL_CKO__MCKOB_BP_SEL_MASK                        0x80000000L\n#define MDLL_CKO__MCKOB_BP_SEL                             0x80000000L\n\n\n#define MDLL_RDCKA__MRDCKA0_SLEEP_MASK                     0x00000001L\n#define MDLL_RDCKA__MRDCKA0_SLEEP                          0x00000001L\n#define MDLL_RDCKA__MRDCKA0_RESET_MASK                     0x00000002L\n#define MDLL_RDCKA__MRDCKA0_RESET                          0x00000002L\n#define MDLL_RDCKA__MRDCKA0_RANGE_MASK                     0x0000000cL\n#define MDLL_RDCKA__MRDCKA0_REF_SEL_MASK                   0x00000030L\n#define MDLL_RDCKA__MRDCKA0_FB_SEL_MASK                    0x000000c0L\n#define MDLL_RDCKA__MRDCKA0_REF_SKEW_MASK                  0x00000700L\n#define MDLL_RDCKA__MRDCKA0_SINSEL_MASK                    0x00000800L\n#define MDLL_RDCKA__MRDCKA0_SINSEL                         0x00000800L\n#define MDLL_RDCKA__MRDCKA0_FB_SKEW_MASK                   0x00007000L\n#define MDLL_RDCKA__MRDCKA0_BP_SEL_MASK                    0x00008000L\n#define MDLL_RDCKA__MRDCKA0_BP_SEL                         0x00008000L\n#define MDLL_RDCKA__MRDCKA1_SLEEP_MASK                     0x00010000L\n#define MDLL_RDCKA__MRDCKA1_SLEEP                          0x00010000L\n#define MDLL_RDCKA__MRDCKA1_RESET_MASK                     0x00020000L\n#define MDLL_RDCKA__MRDCKA1_RESET                          0x00020000L\n#define MDLL_RDCKA__MRDCKA1_RANGE_MASK                     0x000c0000L\n#define MDLL_RDCKA__MRDCKA1_REF_SEL_MASK                   0x00300000L\n#define MDLL_RDCKA__MRDCKA1_FB_SEL_MASK                    0x00c00000L\n#define MDLL_RDCKA__MRDCKA1_REF_SKEW_MASK                  0x07000000L\n#define MDLL_RDCKA__MRDCKA1_SINSEL_MASK                    0x08000000L\n#define MDLL_RDCKA__MRDCKA1_SINSEL                         0x08000000L\n#define MDLL_RDCKA__MRDCKA1_FB_SKEW_MASK                   0x70000000L\n#define MDLL_RDCKA__MRDCKA1_BP_SEL_MASK                    0x80000000L\n#define MDLL_RDCKA__MRDCKA1_BP_SEL                         0x80000000L\n\n\n#define MDLL_RDCKB__MRDCKB0_SLEEP_MASK                     0x00000001L\n#define MDLL_RDCKB__MRDCKB0_SLEEP                          0x00000001L\n#define MDLL_RDCKB__MRDCKB0_RESET_MASK                     0x00000002L\n#define MDLL_RDCKB__MRDCKB0_RESET                          0x00000002L\n#define MDLL_RDCKB__MRDCKB0_RANGE_MASK                     0x0000000cL\n#define MDLL_RDCKB__MRDCKB0_REF_SEL_MASK                   0x00000030L\n#define MDLL_RDCKB__MRDCKB0_FB_SEL_MASK                    0x000000c0L\n#define MDLL_RDCKB__MRDCKB0_REF_SKEW_MASK                  0x00000700L\n#define MDLL_RDCKB__MRDCKB0_SINSEL_MASK                    0x00000800L\n#define MDLL_RDCKB__MRDCKB0_SINSEL                         0x00000800L\n#define MDLL_RDCKB__MRDCKB0_FB_SKEW_MASK                   0x00007000L\n#define MDLL_RDCKB__MRDCKB0_BP_SEL_MASK                    0x00008000L\n#define MDLL_RDCKB__MRDCKB0_BP_SEL                         0x00008000L\n#define MDLL_RDCKB__MRDCKB1_SLEEP_MASK                     0x00010000L\n#define MDLL_RDCKB__MRDCKB1_SLEEP                          0x00010000L\n#define MDLL_RDCKB__MRDCKB1_RESET_MASK                     0x00020000L\n#define MDLL_RDCKB__MRDCKB1_RESET                          0x00020000L\n#define MDLL_RDCKB__MRDCKB1_RANGE_MASK                     0x000c0000L\n#define MDLL_RDCKB__MRDCKB1_REF_SEL_MASK                   0x00300000L\n#define MDLL_RDCKB__MRDCKB1_FB_SEL_MASK                    0x00c00000L\n#define MDLL_RDCKB__MRDCKB1_REF_SKEW_MASK                  0x07000000L\n#define MDLL_RDCKB__MRDCKB1_SINSEL_MASK                    0x08000000L\n#define MDLL_RDCKB__MRDCKB1_SINSEL                         0x08000000L\n#define MDLL_RDCKB__MRDCKB1_FB_SKEW_MASK                   0x70000000L\n#define MDLL_RDCKB__MRDCKB1_BP_SEL_MASK                    0x80000000L\n#define MDLL_RDCKB__MRDCKB1_BP_SEL                         0x80000000L\n\n#define MDLL_R300_RDCK__MRDCKA_SLEEP                       0x00000001L\n#define MDLL_R300_RDCK__MRDCKA_RESET                       0x00000002L\n#define MDLL_R300_RDCK__MRDCKB_SLEEP                       0x00000004L\n#define MDLL_R300_RDCK__MRDCKB_RESET                       0x00000008L\n#define MDLL_R300_RDCK__MRDCKC_SLEEP                       0x00000010L\n#define MDLL_R300_RDCK__MRDCKC_RESET                       0x00000020L\n#define MDLL_R300_RDCK__MRDCKD_SLEEP                       0x00000040L\n#define MDLL_R300_RDCK__MRDCKD_RESET                       0x00000080L\n\n#define pllCLK_PIN_CNTL                             0x0001\n#define pllPPLL_CNTL                                0x0002\n#define pllPPLL_REF_DIV                             0x0003\n#define pllPPLL_DIV_0                               0x0004\n#define pllPPLL_DIV_1                               0x0005\n#define pllPPLL_DIV_2                               0x0006\n#define pllPPLL_DIV_3                               0x0007\n#define pllVCLK_ECP_CNTL                            0x0008\n#define pllHTOTAL_CNTL                              0x0009\n#define pllM_SPLL_REF_FB_DIV                        0x000A\n#define pllAGP_PLL_CNTL                             0x000B\n#define pllSPLL_CNTL                                0x000C\n#define pllSCLK_CNTL                                0x000D\n#define pllMPLL_CNTL                                0x000E\n#define pllMDLL_CKO                                 0x000F\n#define pllMDLL_RDCKA                               0x0010\n#define pllMDLL_RDCKB                               0x0011\n#define pllMCLK_CNTL                                0x0012\n#define pllPLL_TEST_CNTL                            0x0013\n#define pllCLK_PWRMGT_CNTL                          0x0014\n#define pllPLL_PWRMGT_CNTL                          0x0015\n#define pllCG_TEST_MACRO_RW_WRITE                   0x0016\n#define pllCG_TEST_MACRO_RW_READ                    0x0017\n#define pllCG_TEST_MACRO_RW_DATA                    0x0018\n#define pllCG_TEST_MACRO_RW_CNTL                    0x0019\n#define pllDISP_TEST_MACRO_RW_WRITE                 0x001A\n#define pllDISP_TEST_MACRO_RW_READ                  0x001B\n#define pllDISP_TEST_MACRO_RW_DATA                  0x001C\n#define pllDISP_TEST_MACRO_RW_CNTL                  0x001D\n#define pllSCLK_CNTL2                               0x001E\n#define pllMCLK_MISC                                0x001F\n#define pllTV_PLL_FINE_CNTL                         0x0020\n#define pllTV_PLL_CNTL                              0x0021\n#define pllTV_PLL_CNTL1                             0x0022\n#define pllTV_DTO_INCREMENTS                        0x0023\n#define pllSPLL_AUX_CNTL                            0x0024\n#define pllMPLL_AUX_CNTL                            0x0025\n#define pllP2PLL_CNTL                               0x002A\n#define pllP2PLL_REF_DIV                            0x002B\n#define pllP2PLL_DIV_0                              0x002C\n#define pllPIXCLKS_CNTL                             0x002D\n#define pllHTOTAL2_CNTL                             0x002E\n#define pllSSPLL_CNTL                               0x0030\n#define pllSSPLL_REF_DIV                            0x0031\n#define pllSSPLL_DIV_0                              0x0032\n#define pllSS_INT_CNTL                              0x0033\n#define pllSS_TST_CNTL                              0x0034\n#define pllSCLK_MORE_CNTL                           0x0035\n\n#define ixMC_PERF_CNTL                             0x0000\n#define ixMC_PERF_SEL                              0x0001\n#define ixMC_PERF_REGION_0                         0x0002\n#define ixMC_PERF_REGION_1                         0x0003\n#define ixMC_PERF_COUNT_0                          0x0004\n#define ixMC_PERF_COUNT_1                          0x0005\n#define ixMC_PERF_COUNT_2                          0x0006\n#define ixMC_PERF_COUNT_3                          0x0007\n#define ixMC_PERF_COUNT_MEMCH_A                    0x0008\n#define ixMC_PERF_COUNT_MEMCH_B                    0x0009\n#define ixMC_IMP_CNTL                              0x000A\n#define ixMC_CHP_IO_CNTL_A0                        0x000B\n#define ixMC_CHP_IO_CNTL_A1                        0x000C\n#define ixMC_CHP_IO_CNTL_B0                        0x000D\n#define ixMC_CHP_IO_CNTL_B1                        0x000E\n#define ixMC_IMP_CNTL_0                            0x000F\n#define ixTC_MISMATCH_1                            0x0010\n#define ixTC_MISMATCH_2                            0x0011\n#define ixMC_BIST_CTRL                             0x0012\n#define ixREG_COLLAR_WRITE                         0x0013\n#define ixREG_COLLAR_READ                          0x0014\n#define ixR300_MC_IMP_CNTL                         0x0018\n#define ixR300_MC_CHP_IO_CNTL_A0                   0x0019\n#define ixR300_MC_CHP_IO_CNTL_A1                   0x001a\n#define ixR300_MC_CHP_IO_CNTL_B0                   0x001b\n#define ixR300_MC_CHP_IO_CNTL_B1                   0x001c\n#define ixR300_MC_CHP_IO_CNTL_C0                   0x001d\n#define ixR300_MC_CHP_IO_CNTL_C1                   0x001e\n#define ixR300_MC_CHP_IO_CNTL_D0                   0x001f\n#define ixR300_MC_CHP_IO_CNTL_D1                   0x0020\n#define ixR300_MC_IMP_CNTL_0                       0x0021\n#define ixR300_MC_ELPIDA_CNTL                      0x0022\n#define ixR300_MC_CHP_IO_OE_CNTL_CD                0x0023\n#define ixR300_MC_READ_CNTL_CD                     0x0024\n#define ixR300_MC_MC_INIT_WR_LAT_TIMER             0x0025\n#define ixR300_MC_DEBUG_CNTL                       0x0026\n#define ixR300_MC_BIST_CNTL_0                      0x0028\n#define ixR300_MC_BIST_CNTL_1                      0x0029\n#define ixR300_MC_BIST_CNTL_2                      0x002a\n#define ixR300_MC_BIST_CNTL_3                      0x002b\n#define ixR300_MC_BIST_CNTL_4                      0x002c\n#define ixR300_MC_BIST_CNTL_5                      0x002d\n#define ixR300_MC_IMP_STATUS                       0x002e\n#define ixR300_MC_DLL_CNTL                         0x002f\n#define NB_TOM                                     0x15C\n\n\n#endif\t \n\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}