# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../VGA_Driver.srcs/sources_1/new/Horizontal_VGA.v" \
"../../../../VGA_Driver.srcs/sources_1/new/Vertical_VGA.v" \
"../../../../VGA_Driver.srcs/sources_1/imports/new/clk_divider.v" \
"../../../../VGA_Driver.srcs/sources_1/new/top.v" \
"../../../../VGA_Driver.srcs/sim_1/new/VGA_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
