#-----------------------------------------------------------
# Webtalk v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Thu Jun 18 20:22:30 2020
# Process ID: 14536
# Current directory: C:/Users/Renan/Documents/GitHub/Simulador_FPGA_UERJ/Projetos VIVADO/Circuito_resistivo_read_mem/Circuito_resistivo_read_mem.sim/sim_1/behav/xsim
# Command line: wbtcv.exe -mode batch -source C:/Users/Renan/Documents/GitHub/Simulador_FPGA_UERJ/Projetos VIVADO/Circuito_resistivo_read_mem/Circuito_resistivo_read_mem.sim/sim_1/behav/xsim/xsim.dir/sinus_gen_behav/webtalk/xsim_webtalk.tcl -notrace
# Log file: C:/Users/Renan/Documents/GitHub/Simulador_FPGA_UERJ/Projetos VIVADO/Circuito_resistivo_read_mem/Circuito_resistivo_read_mem.sim/sim_1/behav/xsim/webtalk.log
# Journal file: C:/Users/Renan/Documents/GitHub/Simulador_FPGA_UERJ/Projetos VIVADO/Circuito_resistivo_read_mem/Circuito_resistivo_read_mem.sim/sim_1/behav/xsim\webtalk.jou
#-----------------------------------------------------------
source C:/Users/Renan/Documents/GitHub/Simulador_FPGA_UERJ/Projetos -notrace
couldn't read file "C:/Users/Renan/Documents/GitHub/Simulador_FPGA_UERJ/Projetos": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Thu Jun 18 20:22:31 2020...
