|top
TX <= async_transmitter:inst9.TxD
clock => pll:inst2.refclk
reset => j1:inst.resetq


|top|async_transmitter:inst9
clk => clk.IN1
TxD_start => always0.IN1
TxD_start => TxD_state.OUTPUTSELECT
TxD_start => TxD_state.OUTPUTSELECT
TxD_start => TxD_state.OUTPUTSELECT
TxD_start => TxD_state.OUTPUTSELECT
TxD_data[0] => TxD_shift.DATAB
TxD_data[1] => TxD_shift.DATAB
TxD_data[2] => TxD_shift.DATAB
TxD_data[3] => TxD_shift.DATAB
TxD_data[4] => TxD_shift.DATAB
TxD_data[5] => TxD_shift.DATAB
TxD_data[6] => TxD_shift.DATAB
TxD_data[7] => TxD_shift.DATAB
TxD <= TxD.DB_MAX_OUTPUT_PORT_TYPE
TxD_busy <= TxD_busy.DB_MAX_OUTPUT_PORT_TYPE


|top|async_transmitter:inst9|BaudTickGen:tickgen
clk => Acc[1].CLK
clk => Acc[2].CLK
clk => Acc[3].CLK
clk => Acc[4].CLK
clk => Acc[5].CLK
clk => Acc[6].CLK
clk => Acc[7].CLK
clk => Acc[8].CLK
clk => Acc[9].CLK
clk => Acc[10].CLK
clk => Acc[11].CLK
clk => Acc[12].CLK
clk => Acc[13].CLK
clk => Acc[14].CLK
clk => Acc[15].CLK
clk => Acc[16].CLK
enable => Acc.OUTPUTSELECT
enable => Acc.OUTPUTSELECT
enable => Acc.OUTPUTSELECT
enable => Acc.OUTPUTSELECT
enable => Acc.OUTPUTSELECT
enable => Acc.OUTPUTSELECT
enable => Acc.OUTPUTSELECT
enable => Acc.OUTPUTSELECT
enable => Acc.OUTPUTSELECT
enable => Acc.OUTPUTSELECT
enable => Acc.OUTPUTSELECT
enable => Acc.OUTPUTSELECT
enable => Acc.OUTPUTSELECT
enable => Acc.OUTPUTSELECT
enable => Acc.OUTPUTSELECT
enable => Acc.OUTPUTSELECT
tick <= Acc[16].DB_MAX_OUTPUT_PORT_TYPE


|top|pll:inst2
refclk => refclk.IN1
rst => rst.IN1
outclk_0 <= pll_0002:pll_inst.outclk_0


|top|pll:inst2|pll_0002:pll_inst
refclk => refclk.IN1
rst => rst.IN1
outclk_0 <= altera_pll:altera_pll_i.outclk
locked <= altera_pll:altera_pll_i.locked


|top|pll:inst2|pll_0002:pll_inst|altera_pll:altera_pll_i
refclk => general[0].gpll.I_REFCLK
refclk1 => ~NO_FANOUT~
fbclk => ~NO_FANOUT~
rst => general[0].gpll.I_RST
phase_en => ~NO_FANOUT~
updn => ~NO_FANOUT~
num_phase_shifts[0] => ~NO_FANOUT~
num_phase_shifts[1] => ~NO_FANOUT~
num_phase_shifts[2] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
cntsel[0] => ~NO_FANOUT~
cntsel[1] => ~NO_FANOUT~
cntsel[2] => ~NO_FANOUT~
cntsel[3] => ~NO_FANOUT~
cntsel[4] => ~NO_FANOUT~
reconfig_to_pll[0] => ~NO_FANOUT~
reconfig_to_pll[1] => ~NO_FANOUT~
reconfig_to_pll[2] => ~NO_FANOUT~
reconfig_to_pll[3] => ~NO_FANOUT~
reconfig_to_pll[4] => ~NO_FANOUT~
reconfig_to_pll[5] => ~NO_FANOUT~
reconfig_to_pll[6] => ~NO_FANOUT~
reconfig_to_pll[7] => ~NO_FANOUT~
reconfig_to_pll[8] => ~NO_FANOUT~
reconfig_to_pll[9] => ~NO_FANOUT~
reconfig_to_pll[10] => ~NO_FANOUT~
reconfig_to_pll[11] => ~NO_FANOUT~
reconfig_to_pll[12] => ~NO_FANOUT~
reconfig_to_pll[13] => ~NO_FANOUT~
reconfig_to_pll[14] => ~NO_FANOUT~
reconfig_to_pll[15] => ~NO_FANOUT~
reconfig_to_pll[16] => ~NO_FANOUT~
reconfig_to_pll[17] => ~NO_FANOUT~
reconfig_to_pll[18] => ~NO_FANOUT~
reconfig_to_pll[19] => ~NO_FANOUT~
reconfig_to_pll[20] => ~NO_FANOUT~
reconfig_to_pll[21] => ~NO_FANOUT~
reconfig_to_pll[22] => ~NO_FANOUT~
reconfig_to_pll[23] => ~NO_FANOUT~
reconfig_to_pll[24] => ~NO_FANOUT~
reconfig_to_pll[25] => ~NO_FANOUT~
reconfig_to_pll[26] => ~NO_FANOUT~
reconfig_to_pll[27] => ~NO_FANOUT~
reconfig_to_pll[28] => ~NO_FANOUT~
reconfig_to_pll[29] => ~NO_FANOUT~
reconfig_to_pll[30] => ~NO_FANOUT~
reconfig_to_pll[31] => ~NO_FANOUT~
reconfig_to_pll[32] => ~NO_FANOUT~
reconfig_to_pll[33] => ~NO_FANOUT~
reconfig_to_pll[34] => ~NO_FANOUT~
reconfig_to_pll[35] => ~NO_FANOUT~
reconfig_to_pll[36] => ~NO_FANOUT~
reconfig_to_pll[37] => ~NO_FANOUT~
reconfig_to_pll[38] => ~NO_FANOUT~
reconfig_to_pll[39] => ~NO_FANOUT~
reconfig_to_pll[40] => ~NO_FANOUT~
reconfig_to_pll[41] => ~NO_FANOUT~
reconfig_to_pll[42] => ~NO_FANOUT~
reconfig_to_pll[43] => ~NO_FANOUT~
reconfig_to_pll[44] => ~NO_FANOUT~
reconfig_to_pll[45] => ~NO_FANOUT~
reconfig_to_pll[46] => ~NO_FANOUT~
reconfig_to_pll[47] => ~NO_FANOUT~
reconfig_to_pll[48] => ~NO_FANOUT~
reconfig_to_pll[49] => ~NO_FANOUT~
reconfig_to_pll[50] => ~NO_FANOUT~
reconfig_to_pll[51] => ~NO_FANOUT~
reconfig_to_pll[52] => ~NO_FANOUT~
reconfig_to_pll[53] => ~NO_FANOUT~
reconfig_to_pll[54] => ~NO_FANOUT~
reconfig_to_pll[55] => ~NO_FANOUT~
reconfig_to_pll[56] => ~NO_FANOUT~
reconfig_to_pll[57] => ~NO_FANOUT~
reconfig_to_pll[58] => ~NO_FANOUT~
reconfig_to_pll[59] => ~NO_FANOUT~
reconfig_to_pll[60] => ~NO_FANOUT~
reconfig_to_pll[61] => ~NO_FANOUT~
reconfig_to_pll[62] => ~NO_FANOUT~
reconfig_to_pll[63] => ~NO_FANOUT~
extswitch => ~NO_FANOUT~
adjpllin => ~NO_FANOUT~
cclk => ~NO_FANOUT~
outclk[0] <= general[0].gpll.O_OUTCLK
fboutclk <= general[0].gpll.O_FBOUTCLK
locked <= general[0].gpll.LOCKED
phase_done <= <GND>
reconfig_from_pll[0] <= <GND>
reconfig_from_pll[1] <= <GND>
reconfig_from_pll[2] <= <GND>
reconfig_from_pll[3] <= <GND>
reconfig_from_pll[4] <= <GND>
reconfig_from_pll[5] <= <GND>
reconfig_from_pll[6] <= <GND>
reconfig_from_pll[7] <= <GND>
reconfig_from_pll[8] <= <GND>
reconfig_from_pll[9] <= <GND>
reconfig_from_pll[10] <= <GND>
reconfig_from_pll[11] <= <GND>
reconfig_from_pll[12] <= <GND>
reconfig_from_pll[13] <= <GND>
reconfig_from_pll[14] <= <GND>
reconfig_from_pll[15] <= <GND>
reconfig_from_pll[16] <= <GND>
reconfig_from_pll[17] <= <GND>
reconfig_from_pll[18] <= <GND>
reconfig_from_pll[19] <= <GND>
reconfig_from_pll[20] <= <GND>
reconfig_from_pll[21] <= <GND>
reconfig_from_pll[22] <= <GND>
reconfig_from_pll[23] <= <GND>
reconfig_from_pll[24] <= <GND>
reconfig_from_pll[25] <= <GND>
reconfig_from_pll[26] <= <GND>
reconfig_from_pll[27] <= <GND>
reconfig_from_pll[28] <= <GND>
reconfig_from_pll[29] <= <GND>
reconfig_from_pll[30] <= <GND>
reconfig_from_pll[31] <= <GND>
reconfig_from_pll[32] <= <GND>
reconfig_from_pll[33] <= <GND>
reconfig_from_pll[34] <= <GND>
reconfig_from_pll[35] <= <GND>
reconfig_from_pll[36] <= <GND>
reconfig_from_pll[37] <= <GND>
reconfig_from_pll[38] <= <GND>
reconfig_from_pll[39] <= <GND>
reconfig_from_pll[40] <= <GND>
reconfig_from_pll[41] <= <GND>
reconfig_from_pll[42] <= <GND>
reconfig_from_pll[43] <= <GND>
reconfig_from_pll[44] <= <GND>
reconfig_from_pll[45] <= <GND>
reconfig_from_pll[46] <= <GND>
reconfig_from_pll[47] <= <GND>
reconfig_from_pll[48] <= <GND>
reconfig_from_pll[49] <= <GND>
reconfig_from_pll[50] <= <GND>
reconfig_from_pll[51] <= <GND>
reconfig_from_pll[52] <= <GND>
reconfig_from_pll[53] <= <GND>
reconfig_from_pll[54] <= <GND>
reconfig_from_pll[55] <= <GND>
reconfig_from_pll[56] <= <GND>
reconfig_from_pll[57] <= <GND>
reconfig_from_pll[58] <= <GND>
reconfig_from_pll[59] <= <GND>
reconfig_from_pll[60] <= <GND>
reconfig_from_pll[61] <= <GND>
reconfig_from_pll[62] <= <GND>
reconfig_from_pll[63] <= <GND>
activeclk <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
phout[0] <= <GND>
phout[1] <= <GND>
phout[2] <= <GND>
phout[3] <= <GND>
phout[4] <= <GND>
phout[5] <= <GND>
phout[6] <= <GND>
phout[7] <= <GND>
lvds_clk[0] <= <GND>
lvds_clk[1] <= <GND>
loaden[0] <= <GND>
loaden[1] <= <GND>
extclk_out[0] <= <GND>
extclk_out[1] <= <GND>
cascade_out[0] <= <GND>
zdbfbclk <> <GND>


|top|j1:inst
clk => clk.IN2
resetq => resetq.IN2
d_out[0] <= d_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_out[1] <= d_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_out[2] <= d_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_out[3] <= d_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_out[4] <= d_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_out[5] <= d_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_out[6] <= d_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_out[7] <= d_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_out_start <= d_out_start~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|j1:inst|regfile_16_16_r_w:dstack
clk => store.we_a.CLK
clk => store.waddr_a[3].CLK
clk => store.waddr_a[2].CLK
clk => store.waddr_a[1].CLK
clk => store.waddr_a[0].CLK
clk => store.data_a[15].CLK
clk => store.data_a[14].CLK
clk => store.data_a[13].CLK
clk => store.data_a[12].CLK
clk => store.data_a[11].CLK
clk => store.data_a[10].CLK
clk => store.data_a[9].CLK
clk => store.data_a[8].CLK
clk => store.data_a[7].CLK
clk => store.data_a[6].CLK
clk => store.data_a[5].CLK
clk => store.data_a[4].CLK
clk => store.data_a[3].CLK
clk => store.data_a[2].CLK
clk => store.data_a[1].CLK
clk => store.data_a[0].CLK
clk => store.CLK0
resetq => ~NO_FANOUT~
ra[0] => store.RADDR
ra[1] => store.RADDR1
ra[2] => store.RADDR2
ra[3] => store.RADDR3
rd[0] <= store.DATAOUT
rd[1] <= store.DATAOUT1
rd[2] <= store.DATAOUT2
rd[3] <= store.DATAOUT3
rd[4] <= store.DATAOUT4
rd[5] <= store.DATAOUT5
rd[6] <= store.DATAOUT6
rd[7] <= store.DATAOUT7
rd[8] <= store.DATAOUT8
rd[9] <= store.DATAOUT9
rd[10] <= store.DATAOUT10
rd[11] <= store.DATAOUT11
rd[12] <= store.DATAOUT12
rd[13] <= store.DATAOUT13
rd[14] <= store.DATAOUT14
rd[15] <= store.DATAOUT15
we => store.we_a.DATAIN
we => store.WE
wa[0] => store.waddr_a[0].DATAIN
wa[0] => store.WADDR
wa[1] => store.waddr_a[1].DATAIN
wa[1] => store.WADDR1
wa[2] => store.waddr_a[2].DATAIN
wa[2] => store.WADDR2
wa[3] => store.waddr_a[3].DATAIN
wa[3] => store.WADDR3
wd[0] => store.data_a[0].DATAIN
wd[0] => store.DATAIN
wd[1] => store.data_a[1].DATAIN
wd[1] => store.DATAIN1
wd[2] => store.data_a[2].DATAIN
wd[2] => store.DATAIN2
wd[3] => store.data_a[3].DATAIN
wd[3] => store.DATAIN3
wd[4] => store.data_a[4].DATAIN
wd[4] => store.DATAIN4
wd[5] => store.data_a[5].DATAIN
wd[5] => store.DATAIN5
wd[6] => store.data_a[6].DATAIN
wd[6] => store.DATAIN6
wd[7] => store.data_a[7].DATAIN
wd[7] => store.DATAIN7
wd[8] => store.data_a[8].DATAIN
wd[8] => store.DATAIN8
wd[9] => store.data_a[9].DATAIN
wd[9] => store.DATAIN9
wd[10] => store.data_a[10].DATAIN
wd[10] => store.DATAIN10
wd[11] => store.data_a[11].DATAIN
wd[11] => store.DATAIN11
wd[12] => store.data_a[12].DATAIN
wd[12] => store.DATAIN12
wd[13] => store.data_a[13].DATAIN
wd[13] => store.DATAIN13
wd[14] => store.data_a[14].DATAIN
wd[14] => store.DATAIN14
wd[15] => store.data_a[15].DATAIN
wd[15] => store.DATAIN15


|top|j1:inst|regfile_16_16_r_w:rstack
clk => store.we_a.CLK
clk => store.waddr_a[3].CLK
clk => store.waddr_a[2].CLK
clk => store.waddr_a[1].CLK
clk => store.waddr_a[0].CLK
clk => store.data_a[15].CLK
clk => store.data_a[14].CLK
clk => store.data_a[13].CLK
clk => store.data_a[12].CLK
clk => store.data_a[11].CLK
clk => store.data_a[10].CLK
clk => store.data_a[9].CLK
clk => store.data_a[8].CLK
clk => store.data_a[7].CLK
clk => store.data_a[6].CLK
clk => store.data_a[5].CLK
clk => store.data_a[4].CLK
clk => store.data_a[3].CLK
clk => store.data_a[2].CLK
clk => store.data_a[1].CLK
clk => store.data_a[0].CLK
clk => store.CLK0
resetq => ~NO_FANOUT~
ra[0] => store.RADDR
ra[1] => store.RADDR1
ra[2] => store.RADDR2
ra[3] => store.RADDR3
rd[0] <= store.DATAOUT
rd[1] <= store.DATAOUT1
rd[2] <= store.DATAOUT2
rd[3] <= store.DATAOUT3
rd[4] <= store.DATAOUT4
rd[5] <= store.DATAOUT5
rd[6] <= store.DATAOUT6
rd[7] <= store.DATAOUT7
rd[8] <= store.DATAOUT8
rd[9] <= store.DATAOUT9
rd[10] <= store.DATAOUT10
rd[11] <= store.DATAOUT11
rd[12] <= store.DATAOUT12
rd[13] <= store.DATAOUT13
rd[14] <= store.DATAOUT14
rd[15] <= store.DATAOUT15
we => store.we_a.DATAIN
we => store.WE
wa[0] => store.waddr_a[0].DATAIN
wa[0] => store.WADDR
wa[1] => store.waddr_a[1].DATAIN
wa[1] => store.WADDR1
wa[2] => store.waddr_a[2].DATAIN
wa[2] => store.WADDR2
wa[3] => store.waddr_a[3].DATAIN
wa[3] => store.WADDR3
wd[0] => store.data_a[0].DATAIN
wd[0] => store.DATAIN
wd[1] => store.data_a[1].DATAIN
wd[1] => store.DATAIN1
wd[2] => store.data_a[2].DATAIN
wd[2] => store.DATAIN2
wd[3] => store.data_a[3].DATAIN
wd[3] => store.DATAIN3
wd[4] => store.data_a[4].DATAIN
wd[4] => store.DATAIN4
wd[5] => store.data_a[5].DATAIN
wd[5] => store.DATAIN5
wd[6] => store.data_a[6].DATAIN
wd[6] => store.DATAIN6
wd[7] => store.data_a[7].DATAIN
wd[7] => store.DATAIN7
wd[8] => store.data_a[8].DATAIN
wd[8] => store.DATAIN8
wd[9] => store.data_a[9].DATAIN
wd[9] => store.DATAIN9
wd[10] => store.data_a[10].DATAIN
wd[10] => store.DATAIN10
wd[11] => store.data_a[11].DATAIN
wd[11] => store.DATAIN11
wd[12] => store.data_a[12].DATAIN
wd[12] => store.DATAIN12
wd[13] => store.data_a[13].DATAIN
wd[13] => store.DATAIN13
wd[14] => store.data_a[14].DATAIN
wd[14] => store.DATAIN14
wd[15] => store.data_a[15].DATAIN
wd[15] => store.DATAIN15


|top|ramblock:inst1
address_a[0] => address_a[0].IN1
address_a[1] => address_a[1].IN1
address_a[2] => address_a[2].IN1
address_a[3] => address_a[3].IN1
address_a[4] => address_a[4].IN1
address_a[5] => address_a[5].IN1
address_a[6] => address_a[6].IN1
address_a[7] => address_a[7].IN1
address_a[8] => address_a[8].IN1
address_a[9] => address_a[9].IN1
address_a[10] => address_a[10].IN1
address_a[11] => address_a[11].IN1
address_a[12] => address_a[12].IN1
address_a[13] => address_a[13].IN1
address_a[14] => address_a[14].IN1
address_b[0] => address_b[0].IN1
address_b[1] => address_b[1].IN1
address_b[2] => address_b[2].IN1
address_b[3] => address_b[3].IN1
address_b[4] => address_b[4].IN1
address_b[5] => address_b[5].IN1
address_b[6] => address_b[6].IN1
address_b[7] => address_b[7].IN1
address_b[8] => address_b[8].IN1
address_b[9] => address_b[9].IN1
address_b[10] => address_b[10].IN1
address_b[11] => address_b[11].IN1
clock => clock.IN1
data_a[0] => data_a[0].IN1
data_a[1] => data_a[1].IN1
data_a[2] => data_a[2].IN1
data_a[3] => data_a[3].IN1
data_a[4] => data_a[4].IN1
data_a[5] => data_a[5].IN1
data_a[6] => data_a[6].IN1
data_a[7] => data_a[7].IN1
data_b[0] => data_b[0].IN1
data_b[1] => data_b[1].IN1
data_b[2] => data_b[2].IN1
data_b[3] => data_b[3].IN1
data_b[4] => data_b[4].IN1
data_b[5] => data_b[5].IN1
data_b[6] => data_b[6].IN1
data_b[7] => data_b[7].IN1
data_b[8] => data_b[8].IN1
data_b[9] => data_b[9].IN1
data_b[10] => data_b[10].IN1
data_b[11] => data_b[11].IN1
data_b[12] => data_b[12].IN1
data_b[13] => data_b[13].IN1
data_b[14] => data_b[14].IN1
data_b[15] => data_b[15].IN1
data_b[16] => data_b[16].IN1
data_b[17] => data_b[17].IN1
data_b[18] => data_b[18].IN1
data_b[19] => data_b[19].IN1
data_b[20] => data_b[20].IN1
data_b[21] => data_b[21].IN1
data_b[22] => data_b[22].IN1
data_b[23] => data_b[23].IN1
data_b[24] => data_b[24].IN1
data_b[25] => data_b[25].IN1
data_b[26] => data_b[26].IN1
data_b[27] => data_b[27].IN1
data_b[28] => data_b[28].IN1
data_b[29] => data_b[29].IN1
data_b[30] => data_b[30].IN1
data_b[31] => data_b[31].IN1
data_b[32] => data_b[32].IN1
data_b[33] => data_b[33].IN1
data_b[34] => data_b[34].IN1
data_b[35] => data_b[35].IN1
data_b[36] => data_b[36].IN1
data_b[37] => data_b[37].IN1
data_b[38] => data_b[38].IN1
data_b[39] => data_b[39].IN1
data_b[40] => data_b[40].IN1
data_b[41] => data_b[41].IN1
data_b[42] => data_b[42].IN1
data_b[43] => data_b[43].IN1
data_b[44] => data_b[44].IN1
data_b[45] => data_b[45].IN1
data_b[46] => data_b[46].IN1
data_b[47] => data_b[47].IN1
data_b[48] => data_b[48].IN1
data_b[49] => data_b[49].IN1
data_b[50] => data_b[50].IN1
data_b[51] => data_b[51].IN1
data_b[52] => data_b[52].IN1
data_b[53] => data_b[53].IN1
data_b[54] => data_b[54].IN1
data_b[55] => data_b[55].IN1
data_b[56] => data_b[56].IN1
data_b[57] => data_b[57].IN1
data_b[58] => data_b[58].IN1
data_b[59] => data_b[59].IN1
data_b[60] => data_b[60].IN1
data_b[61] => data_b[61].IN1
data_b[62] => data_b[62].IN1
data_b[63] => data_b[63].IN1
wren_a => wren_a.IN1
wren_b => wren_b.IN1
q_a[0] <= altsyncram:altsyncram_component.q_a
q_a[1] <= altsyncram:altsyncram_component.q_a
q_a[2] <= altsyncram:altsyncram_component.q_a
q_a[3] <= altsyncram:altsyncram_component.q_a
q_a[4] <= altsyncram:altsyncram_component.q_a
q_a[5] <= altsyncram:altsyncram_component.q_a
q_a[6] <= altsyncram:altsyncram_component.q_a
q_a[7] <= altsyncram:altsyncram_component.q_a
q_b[0] <= altsyncram:altsyncram_component.q_b
q_b[1] <= altsyncram:altsyncram_component.q_b
q_b[2] <= altsyncram:altsyncram_component.q_b
q_b[3] <= altsyncram:altsyncram_component.q_b
q_b[4] <= altsyncram:altsyncram_component.q_b
q_b[5] <= altsyncram:altsyncram_component.q_b
q_b[6] <= altsyncram:altsyncram_component.q_b
q_b[7] <= altsyncram:altsyncram_component.q_b
q_b[8] <= altsyncram:altsyncram_component.q_b
q_b[9] <= altsyncram:altsyncram_component.q_b
q_b[10] <= altsyncram:altsyncram_component.q_b
q_b[11] <= altsyncram:altsyncram_component.q_b
q_b[12] <= altsyncram:altsyncram_component.q_b
q_b[13] <= altsyncram:altsyncram_component.q_b
q_b[14] <= altsyncram:altsyncram_component.q_b
q_b[15] <= altsyncram:altsyncram_component.q_b
q_b[16] <= altsyncram:altsyncram_component.q_b
q_b[17] <= altsyncram:altsyncram_component.q_b
q_b[18] <= altsyncram:altsyncram_component.q_b
q_b[19] <= altsyncram:altsyncram_component.q_b
q_b[20] <= altsyncram:altsyncram_component.q_b
q_b[21] <= altsyncram:altsyncram_component.q_b
q_b[22] <= altsyncram:altsyncram_component.q_b
q_b[23] <= altsyncram:altsyncram_component.q_b
q_b[24] <= altsyncram:altsyncram_component.q_b
q_b[25] <= altsyncram:altsyncram_component.q_b
q_b[26] <= altsyncram:altsyncram_component.q_b
q_b[27] <= altsyncram:altsyncram_component.q_b
q_b[28] <= altsyncram:altsyncram_component.q_b
q_b[29] <= altsyncram:altsyncram_component.q_b
q_b[30] <= altsyncram:altsyncram_component.q_b
q_b[31] <= altsyncram:altsyncram_component.q_b
q_b[32] <= altsyncram:altsyncram_component.q_b
q_b[33] <= altsyncram:altsyncram_component.q_b
q_b[34] <= altsyncram:altsyncram_component.q_b
q_b[35] <= altsyncram:altsyncram_component.q_b
q_b[36] <= altsyncram:altsyncram_component.q_b
q_b[37] <= altsyncram:altsyncram_component.q_b
q_b[38] <= altsyncram:altsyncram_component.q_b
q_b[39] <= altsyncram:altsyncram_component.q_b
q_b[40] <= altsyncram:altsyncram_component.q_b
q_b[41] <= altsyncram:altsyncram_component.q_b
q_b[42] <= altsyncram:altsyncram_component.q_b
q_b[43] <= altsyncram:altsyncram_component.q_b
q_b[44] <= altsyncram:altsyncram_component.q_b
q_b[45] <= altsyncram:altsyncram_component.q_b
q_b[46] <= altsyncram:altsyncram_component.q_b
q_b[47] <= altsyncram:altsyncram_component.q_b
q_b[48] <= altsyncram:altsyncram_component.q_b
q_b[49] <= altsyncram:altsyncram_component.q_b
q_b[50] <= altsyncram:altsyncram_component.q_b
q_b[51] <= altsyncram:altsyncram_component.q_b
q_b[52] <= altsyncram:altsyncram_component.q_b
q_b[53] <= altsyncram:altsyncram_component.q_b
q_b[54] <= altsyncram:altsyncram_component.q_b
q_b[55] <= altsyncram:altsyncram_component.q_b
q_b[56] <= altsyncram:altsyncram_component.q_b
q_b[57] <= altsyncram:altsyncram_component.q_b
q_b[58] <= altsyncram:altsyncram_component.q_b
q_b[59] <= altsyncram:altsyncram_component.q_b
q_b[60] <= altsyncram:altsyncram_component.q_b
q_b[61] <= altsyncram:altsyncram_component.q_b
q_b[62] <= altsyncram:altsyncram_component.q_b
q_b[63] <= altsyncram:altsyncram_component.q_b


|top|ramblock:inst1|altsyncram:altsyncram_component
wren_a => altsyncram_qem2:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => altsyncram_qem2:auto_generated.wren_b
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_qem2:auto_generated.data_a[0]
data_a[1] => altsyncram_qem2:auto_generated.data_a[1]
data_a[2] => altsyncram_qem2:auto_generated.data_a[2]
data_a[3] => altsyncram_qem2:auto_generated.data_a[3]
data_a[4] => altsyncram_qem2:auto_generated.data_a[4]
data_a[5] => altsyncram_qem2:auto_generated.data_a[5]
data_a[6] => altsyncram_qem2:auto_generated.data_a[6]
data_a[7] => altsyncram_qem2:auto_generated.data_a[7]
data_b[0] => altsyncram_qem2:auto_generated.data_b[0]
data_b[1] => altsyncram_qem2:auto_generated.data_b[1]
data_b[2] => altsyncram_qem2:auto_generated.data_b[2]
data_b[3] => altsyncram_qem2:auto_generated.data_b[3]
data_b[4] => altsyncram_qem2:auto_generated.data_b[4]
data_b[5] => altsyncram_qem2:auto_generated.data_b[5]
data_b[6] => altsyncram_qem2:auto_generated.data_b[6]
data_b[7] => altsyncram_qem2:auto_generated.data_b[7]
data_b[8] => altsyncram_qem2:auto_generated.data_b[8]
data_b[9] => altsyncram_qem2:auto_generated.data_b[9]
data_b[10] => altsyncram_qem2:auto_generated.data_b[10]
data_b[11] => altsyncram_qem2:auto_generated.data_b[11]
data_b[12] => altsyncram_qem2:auto_generated.data_b[12]
data_b[13] => altsyncram_qem2:auto_generated.data_b[13]
data_b[14] => altsyncram_qem2:auto_generated.data_b[14]
data_b[15] => altsyncram_qem2:auto_generated.data_b[15]
data_b[16] => altsyncram_qem2:auto_generated.data_b[16]
data_b[17] => altsyncram_qem2:auto_generated.data_b[17]
data_b[18] => altsyncram_qem2:auto_generated.data_b[18]
data_b[19] => altsyncram_qem2:auto_generated.data_b[19]
data_b[20] => altsyncram_qem2:auto_generated.data_b[20]
data_b[21] => altsyncram_qem2:auto_generated.data_b[21]
data_b[22] => altsyncram_qem2:auto_generated.data_b[22]
data_b[23] => altsyncram_qem2:auto_generated.data_b[23]
data_b[24] => altsyncram_qem2:auto_generated.data_b[24]
data_b[25] => altsyncram_qem2:auto_generated.data_b[25]
data_b[26] => altsyncram_qem2:auto_generated.data_b[26]
data_b[27] => altsyncram_qem2:auto_generated.data_b[27]
data_b[28] => altsyncram_qem2:auto_generated.data_b[28]
data_b[29] => altsyncram_qem2:auto_generated.data_b[29]
data_b[30] => altsyncram_qem2:auto_generated.data_b[30]
data_b[31] => altsyncram_qem2:auto_generated.data_b[31]
data_b[32] => altsyncram_qem2:auto_generated.data_b[32]
data_b[33] => altsyncram_qem2:auto_generated.data_b[33]
data_b[34] => altsyncram_qem2:auto_generated.data_b[34]
data_b[35] => altsyncram_qem2:auto_generated.data_b[35]
data_b[36] => altsyncram_qem2:auto_generated.data_b[36]
data_b[37] => altsyncram_qem2:auto_generated.data_b[37]
data_b[38] => altsyncram_qem2:auto_generated.data_b[38]
data_b[39] => altsyncram_qem2:auto_generated.data_b[39]
data_b[40] => altsyncram_qem2:auto_generated.data_b[40]
data_b[41] => altsyncram_qem2:auto_generated.data_b[41]
data_b[42] => altsyncram_qem2:auto_generated.data_b[42]
data_b[43] => altsyncram_qem2:auto_generated.data_b[43]
data_b[44] => altsyncram_qem2:auto_generated.data_b[44]
data_b[45] => altsyncram_qem2:auto_generated.data_b[45]
data_b[46] => altsyncram_qem2:auto_generated.data_b[46]
data_b[47] => altsyncram_qem2:auto_generated.data_b[47]
data_b[48] => altsyncram_qem2:auto_generated.data_b[48]
data_b[49] => altsyncram_qem2:auto_generated.data_b[49]
data_b[50] => altsyncram_qem2:auto_generated.data_b[50]
data_b[51] => altsyncram_qem2:auto_generated.data_b[51]
data_b[52] => altsyncram_qem2:auto_generated.data_b[52]
data_b[53] => altsyncram_qem2:auto_generated.data_b[53]
data_b[54] => altsyncram_qem2:auto_generated.data_b[54]
data_b[55] => altsyncram_qem2:auto_generated.data_b[55]
data_b[56] => altsyncram_qem2:auto_generated.data_b[56]
data_b[57] => altsyncram_qem2:auto_generated.data_b[57]
data_b[58] => altsyncram_qem2:auto_generated.data_b[58]
data_b[59] => altsyncram_qem2:auto_generated.data_b[59]
data_b[60] => altsyncram_qem2:auto_generated.data_b[60]
data_b[61] => altsyncram_qem2:auto_generated.data_b[61]
data_b[62] => altsyncram_qem2:auto_generated.data_b[62]
data_b[63] => altsyncram_qem2:auto_generated.data_b[63]
address_a[0] => altsyncram_qem2:auto_generated.address_a[0]
address_a[1] => altsyncram_qem2:auto_generated.address_a[1]
address_a[2] => altsyncram_qem2:auto_generated.address_a[2]
address_a[3] => altsyncram_qem2:auto_generated.address_a[3]
address_a[4] => altsyncram_qem2:auto_generated.address_a[4]
address_a[5] => altsyncram_qem2:auto_generated.address_a[5]
address_a[6] => altsyncram_qem2:auto_generated.address_a[6]
address_a[7] => altsyncram_qem2:auto_generated.address_a[7]
address_a[8] => altsyncram_qem2:auto_generated.address_a[8]
address_a[9] => altsyncram_qem2:auto_generated.address_a[9]
address_a[10] => altsyncram_qem2:auto_generated.address_a[10]
address_a[11] => altsyncram_qem2:auto_generated.address_a[11]
address_a[12] => altsyncram_qem2:auto_generated.address_a[12]
address_a[13] => altsyncram_qem2:auto_generated.address_a[13]
address_a[14] => altsyncram_qem2:auto_generated.address_a[14]
address_b[0] => altsyncram_qem2:auto_generated.address_b[0]
address_b[1] => altsyncram_qem2:auto_generated.address_b[1]
address_b[2] => altsyncram_qem2:auto_generated.address_b[2]
address_b[3] => altsyncram_qem2:auto_generated.address_b[3]
address_b[4] => altsyncram_qem2:auto_generated.address_b[4]
address_b[5] => altsyncram_qem2:auto_generated.address_b[5]
address_b[6] => altsyncram_qem2:auto_generated.address_b[6]
address_b[7] => altsyncram_qem2:auto_generated.address_b[7]
address_b[8] => altsyncram_qem2:auto_generated.address_b[8]
address_b[9] => altsyncram_qem2:auto_generated.address_b[9]
address_b[10] => altsyncram_qem2:auto_generated.address_b[10]
address_b[11] => altsyncram_qem2:auto_generated.address_b[11]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_qem2:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_qem2:auto_generated.q_a[0]
q_a[1] <= altsyncram_qem2:auto_generated.q_a[1]
q_a[2] <= altsyncram_qem2:auto_generated.q_a[2]
q_a[3] <= altsyncram_qem2:auto_generated.q_a[3]
q_a[4] <= altsyncram_qem2:auto_generated.q_a[4]
q_a[5] <= altsyncram_qem2:auto_generated.q_a[5]
q_a[6] <= altsyncram_qem2:auto_generated.q_a[6]
q_a[7] <= altsyncram_qem2:auto_generated.q_a[7]
q_b[0] <= altsyncram_qem2:auto_generated.q_b[0]
q_b[1] <= altsyncram_qem2:auto_generated.q_b[1]
q_b[2] <= altsyncram_qem2:auto_generated.q_b[2]
q_b[3] <= altsyncram_qem2:auto_generated.q_b[3]
q_b[4] <= altsyncram_qem2:auto_generated.q_b[4]
q_b[5] <= altsyncram_qem2:auto_generated.q_b[5]
q_b[6] <= altsyncram_qem2:auto_generated.q_b[6]
q_b[7] <= altsyncram_qem2:auto_generated.q_b[7]
q_b[8] <= altsyncram_qem2:auto_generated.q_b[8]
q_b[9] <= altsyncram_qem2:auto_generated.q_b[9]
q_b[10] <= altsyncram_qem2:auto_generated.q_b[10]
q_b[11] <= altsyncram_qem2:auto_generated.q_b[11]
q_b[12] <= altsyncram_qem2:auto_generated.q_b[12]
q_b[13] <= altsyncram_qem2:auto_generated.q_b[13]
q_b[14] <= altsyncram_qem2:auto_generated.q_b[14]
q_b[15] <= altsyncram_qem2:auto_generated.q_b[15]
q_b[16] <= altsyncram_qem2:auto_generated.q_b[16]
q_b[17] <= altsyncram_qem2:auto_generated.q_b[17]
q_b[18] <= altsyncram_qem2:auto_generated.q_b[18]
q_b[19] <= altsyncram_qem2:auto_generated.q_b[19]
q_b[20] <= altsyncram_qem2:auto_generated.q_b[20]
q_b[21] <= altsyncram_qem2:auto_generated.q_b[21]
q_b[22] <= altsyncram_qem2:auto_generated.q_b[22]
q_b[23] <= altsyncram_qem2:auto_generated.q_b[23]
q_b[24] <= altsyncram_qem2:auto_generated.q_b[24]
q_b[25] <= altsyncram_qem2:auto_generated.q_b[25]
q_b[26] <= altsyncram_qem2:auto_generated.q_b[26]
q_b[27] <= altsyncram_qem2:auto_generated.q_b[27]
q_b[28] <= altsyncram_qem2:auto_generated.q_b[28]
q_b[29] <= altsyncram_qem2:auto_generated.q_b[29]
q_b[30] <= altsyncram_qem2:auto_generated.q_b[30]
q_b[31] <= altsyncram_qem2:auto_generated.q_b[31]
q_b[32] <= altsyncram_qem2:auto_generated.q_b[32]
q_b[33] <= altsyncram_qem2:auto_generated.q_b[33]
q_b[34] <= altsyncram_qem2:auto_generated.q_b[34]
q_b[35] <= altsyncram_qem2:auto_generated.q_b[35]
q_b[36] <= altsyncram_qem2:auto_generated.q_b[36]
q_b[37] <= altsyncram_qem2:auto_generated.q_b[37]
q_b[38] <= altsyncram_qem2:auto_generated.q_b[38]
q_b[39] <= altsyncram_qem2:auto_generated.q_b[39]
q_b[40] <= altsyncram_qem2:auto_generated.q_b[40]
q_b[41] <= altsyncram_qem2:auto_generated.q_b[41]
q_b[42] <= altsyncram_qem2:auto_generated.q_b[42]
q_b[43] <= altsyncram_qem2:auto_generated.q_b[43]
q_b[44] <= altsyncram_qem2:auto_generated.q_b[44]
q_b[45] <= altsyncram_qem2:auto_generated.q_b[45]
q_b[46] <= altsyncram_qem2:auto_generated.q_b[46]
q_b[47] <= altsyncram_qem2:auto_generated.q_b[47]
q_b[48] <= altsyncram_qem2:auto_generated.q_b[48]
q_b[49] <= altsyncram_qem2:auto_generated.q_b[49]
q_b[50] <= altsyncram_qem2:auto_generated.q_b[50]
q_b[51] <= altsyncram_qem2:auto_generated.q_b[51]
q_b[52] <= altsyncram_qem2:auto_generated.q_b[52]
q_b[53] <= altsyncram_qem2:auto_generated.q_b[53]
q_b[54] <= altsyncram_qem2:auto_generated.q_b[54]
q_b[55] <= altsyncram_qem2:auto_generated.q_b[55]
q_b[56] <= altsyncram_qem2:auto_generated.q_b[56]
q_b[57] <= altsyncram_qem2:auto_generated.q_b[57]
q_b[58] <= altsyncram_qem2:auto_generated.q_b[58]
q_b[59] <= altsyncram_qem2:auto_generated.q_b[59]
q_b[60] <= altsyncram_qem2:auto_generated.q_b[60]
q_b[61] <= altsyncram_qem2:auto_generated.q_b[61]
q_b[62] <= altsyncram_qem2:auto_generated.q_b[62]
q_b[63] <= altsyncram_qem2:auto_generated.q_b[63]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|top|ramblock:inst1|altsyncram:altsyncram_component|altsyncram_qem2:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[9] => ram_block1a30.PORTAADDR9
address_a[9] => ram_block1a31.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[10] => ram_block1a20.PORTAADDR10
address_a[10] => ram_block1a21.PORTAADDR10
address_a[10] => ram_block1a22.PORTAADDR10
address_a[10] => ram_block1a23.PORTAADDR10
address_a[10] => ram_block1a24.PORTAADDR10
address_a[10] => ram_block1a25.PORTAADDR10
address_a[10] => ram_block1a26.PORTAADDR10
address_a[10] => ram_block1a27.PORTAADDR10
address_a[10] => ram_block1a28.PORTAADDR10
address_a[10] => ram_block1a29.PORTAADDR10
address_a[10] => ram_block1a30.PORTAADDR10
address_a[10] => ram_block1a31.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[11] => ram_block1a16.PORTAADDR11
address_a[11] => ram_block1a17.PORTAADDR11
address_a[11] => ram_block1a18.PORTAADDR11
address_a[11] => ram_block1a19.PORTAADDR11
address_a[11] => ram_block1a20.PORTAADDR11
address_a[11] => ram_block1a21.PORTAADDR11
address_a[11] => ram_block1a22.PORTAADDR11
address_a[11] => ram_block1a23.PORTAADDR11
address_a[11] => ram_block1a24.PORTAADDR11
address_a[11] => ram_block1a25.PORTAADDR11
address_a[11] => ram_block1a26.PORTAADDR11
address_a[11] => ram_block1a27.PORTAADDR11
address_a[11] => ram_block1a28.PORTAADDR11
address_a[11] => ram_block1a29.PORTAADDR11
address_a[11] => ram_block1a30.PORTAADDR11
address_a[11] => ram_block1a31.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[12] => ram_block1a6.PORTAADDR12
address_a[12] => ram_block1a7.PORTAADDR12
address_a[12] => ram_block1a8.PORTAADDR12
address_a[12] => ram_block1a9.PORTAADDR12
address_a[12] => ram_block1a10.PORTAADDR12
address_a[12] => ram_block1a11.PORTAADDR12
address_a[12] => ram_block1a12.PORTAADDR12
address_a[12] => ram_block1a13.PORTAADDR12
address_a[12] => ram_block1a14.PORTAADDR12
address_a[12] => ram_block1a15.PORTAADDR12
address_a[12] => ram_block1a16.PORTAADDR12
address_a[12] => ram_block1a17.PORTAADDR12
address_a[12] => ram_block1a18.PORTAADDR12
address_a[12] => ram_block1a19.PORTAADDR12
address_a[12] => ram_block1a20.PORTAADDR12
address_a[12] => ram_block1a21.PORTAADDR12
address_a[12] => ram_block1a22.PORTAADDR12
address_a[12] => ram_block1a23.PORTAADDR12
address_a[12] => ram_block1a24.PORTAADDR12
address_a[12] => ram_block1a25.PORTAADDR12
address_a[12] => ram_block1a26.PORTAADDR12
address_a[12] => ram_block1a27.PORTAADDR12
address_a[12] => ram_block1a28.PORTAADDR12
address_a[12] => ram_block1a29.PORTAADDR12
address_a[12] => ram_block1a30.PORTAADDR12
address_a[12] => ram_block1a31.PORTAADDR12
address_a[13] => address_reg_a[0].DATAIN
address_a[13] => decode_8la:decode2.data[0]
address_a[13] => decode_11a:rden_decode_a.data[0]
address_a[14] => address_reg_a[1].DATAIN
address_a[14] => decode_8la:decode2.data[1]
address_a[14] => decode_11a:rden_decode_a.data[1]
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[7] => ram_block1a18.PORTBADDR7
address_b[7] => ram_block1a19.PORTBADDR7
address_b[7] => ram_block1a20.PORTBADDR7
address_b[7] => ram_block1a21.PORTBADDR7
address_b[7] => ram_block1a22.PORTBADDR7
address_b[7] => ram_block1a23.PORTBADDR7
address_b[7] => ram_block1a24.PORTBADDR7
address_b[7] => ram_block1a25.PORTBADDR7
address_b[7] => ram_block1a26.PORTBADDR7
address_b[7] => ram_block1a27.PORTBADDR7
address_b[7] => ram_block1a28.PORTBADDR7
address_b[7] => ram_block1a29.PORTBADDR7
address_b[7] => ram_block1a30.PORTBADDR7
address_b[7] => ram_block1a31.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[8] => ram_block1a9.PORTBADDR8
address_b[8] => ram_block1a10.PORTBADDR8
address_b[8] => ram_block1a11.PORTBADDR8
address_b[8] => ram_block1a12.PORTBADDR8
address_b[8] => ram_block1a13.PORTBADDR8
address_b[8] => ram_block1a14.PORTBADDR8
address_b[8] => ram_block1a15.PORTBADDR8
address_b[8] => ram_block1a16.PORTBADDR8
address_b[8] => ram_block1a17.PORTBADDR8
address_b[8] => ram_block1a18.PORTBADDR8
address_b[8] => ram_block1a19.PORTBADDR8
address_b[8] => ram_block1a20.PORTBADDR8
address_b[8] => ram_block1a21.PORTBADDR8
address_b[8] => ram_block1a22.PORTBADDR8
address_b[8] => ram_block1a23.PORTBADDR8
address_b[8] => ram_block1a24.PORTBADDR8
address_b[8] => ram_block1a25.PORTBADDR8
address_b[8] => ram_block1a26.PORTBADDR8
address_b[8] => ram_block1a27.PORTBADDR8
address_b[8] => ram_block1a28.PORTBADDR8
address_b[8] => ram_block1a29.PORTBADDR8
address_b[8] => ram_block1a30.PORTBADDR8
address_b[8] => ram_block1a31.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
address_b[9] => ram_block1a8.PORTBADDR9
address_b[9] => ram_block1a9.PORTBADDR9
address_b[9] => ram_block1a10.PORTBADDR9
address_b[9] => ram_block1a11.PORTBADDR9
address_b[9] => ram_block1a12.PORTBADDR9
address_b[9] => ram_block1a13.PORTBADDR9
address_b[9] => ram_block1a14.PORTBADDR9
address_b[9] => ram_block1a15.PORTBADDR9
address_b[9] => ram_block1a16.PORTBADDR9
address_b[9] => ram_block1a17.PORTBADDR9
address_b[9] => ram_block1a18.PORTBADDR9
address_b[9] => ram_block1a19.PORTBADDR9
address_b[9] => ram_block1a20.PORTBADDR9
address_b[9] => ram_block1a21.PORTBADDR9
address_b[9] => ram_block1a22.PORTBADDR9
address_b[9] => ram_block1a23.PORTBADDR9
address_b[9] => ram_block1a24.PORTBADDR9
address_b[9] => ram_block1a25.PORTBADDR9
address_b[9] => ram_block1a26.PORTBADDR9
address_b[9] => ram_block1a27.PORTBADDR9
address_b[9] => ram_block1a28.PORTBADDR9
address_b[9] => ram_block1a29.PORTBADDR9
address_b[9] => ram_block1a30.PORTBADDR9
address_b[9] => ram_block1a31.PORTBADDR9
address_b[10] => address_reg_b[0].DATAIN
address_b[10] => decode_8la:decode3.data[0]
address_b[10] => decode_11a:rden_decode_b.data[0]
address_b[11] => address_reg_b[1].DATAIN
address_b[11] => decode_8la:decode3.data[1]
address_b[11] => decode_11a:rden_decode_b.data[1]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a8.CLK1
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a9.CLK1
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a10.CLK1
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a11.CLK1
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a12.CLK1
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a13.CLK1
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a14.CLK1
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a15.CLK1
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a16.CLK1
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a17.CLK1
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a18.CLK1
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a19.CLK1
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a20.CLK1
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a21.CLK1
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a22.CLK1
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a23.CLK1
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a24.CLK1
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a25.CLK1
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a26.CLK1
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a27.CLK1
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a28.CLK1
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a29.CLK1
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a30.CLK1
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a31.CLK1
clock0 => address_reg_a[1].CLK
clock0 => address_reg_a[0].CLK
clock0 => address_reg_b[1].CLK
clock0 => address_reg_b[0].CLK
clock0 => out_address_reg_a[1].CLK
clock0 => out_address_reg_a[0].CLK
clock0 => out_address_reg_b[1].CLK
clock0 => out_address_reg_b[0].CLK
data_a[0] => ram_block1a0.PORTADATAIN
data_a[0] => ram_block1a8.PORTADATAIN
data_a[0] => ram_block1a16.PORTADATAIN
data_a[0] => ram_block1a24.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[1] => ram_block1a9.PORTADATAIN
data_a[1] => ram_block1a17.PORTADATAIN
data_a[1] => ram_block1a25.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[2] => ram_block1a10.PORTADATAIN
data_a[2] => ram_block1a18.PORTADATAIN
data_a[2] => ram_block1a26.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[3] => ram_block1a11.PORTADATAIN
data_a[3] => ram_block1a19.PORTADATAIN
data_a[3] => ram_block1a27.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[4] => ram_block1a12.PORTADATAIN
data_a[4] => ram_block1a20.PORTADATAIN
data_a[4] => ram_block1a28.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[5] => ram_block1a13.PORTADATAIN
data_a[5] => ram_block1a21.PORTADATAIN
data_a[5] => ram_block1a29.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[6] => ram_block1a14.PORTADATAIN
data_a[6] => ram_block1a22.PORTADATAIN
data_a[6] => ram_block1a30.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[7] => ram_block1a15.PORTADATAIN
data_a[7] => ram_block1a23.PORTADATAIN
data_a[7] => ram_block1a31.PORTADATAIN
data_b[0] => ram_block1a0.PORTBDATAIN
data_b[0] => ram_block1a8.PORTBDATAIN
data_b[0] => ram_block1a16.PORTBDATAIN
data_b[0] => ram_block1a24.PORTBDATAIN
data_b[1] => ram_block1a1.PORTBDATAIN
data_b[1] => ram_block1a9.PORTBDATAIN
data_b[1] => ram_block1a17.PORTBDATAIN
data_b[1] => ram_block1a25.PORTBDATAIN
data_b[2] => ram_block1a2.PORTBDATAIN
data_b[2] => ram_block1a10.PORTBDATAIN
data_b[2] => ram_block1a18.PORTBDATAIN
data_b[2] => ram_block1a26.PORTBDATAIN
data_b[3] => ram_block1a3.PORTBDATAIN
data_b[3] => ram_block1a11.PORTBDATAIN
data_b[3] => ram_block1a19.PORTBDATAIN
data_b[3] => ram_block1a27.PORTBDATAIN
data_b[4] => ram_block1a4.PORTBDATAIN
data_b[4] => ram_block1a12.PORTBDATAIN
data_b[4] => ram_block1a20.PORTBDATAIN
data_b[4] => ram_block1a28.PORTBDATAIN
data_b[5] => ram_block1a5.PORTBDATAIN
data_b[5] => ram_block1a13.PORTBDATAIN
data_b[5] => ram_block1a21.PORTBDATAIN
data_b[5] => ram_block1a29.PORTBDATAIN
data_b[6] => ram_block1a6.PORTBDATAIN
data_b[6] => ram_block1a14.PORTBDATAIN
data_b[6] => ram_block1a22.PORTBDATAIN
data_b[6] => ram_block1a30.PORTBDATAIN
data_b[7] => ram_block1a7.PORTBDATAIN
data_b[7] => ram_block1a15.PORTBDATAIN
data_b[7] => ram_block1a23.PORTBDATAIN
data_b[7] => ram_block1a31.PORTBDATAIN
data_b[8] => ram_block1a0.PORTBDATAIN1
data_b[8] => ram_block1a8.PORTBDATAIN1
data_b[8] => ram_block1a16.PORTBDATAIN1
data_b[8] => ram_block1a24.PORTBDATAIN1
data_b[9] => ram_block1a1.PORTBDATAIN1
data_b[9] => ram_block1a9.PORTBDATAIN1
data_b[9] => ram_block1a17.PORTBDATAIN1
data_b[9] => ram_block1a25.PORTBDATAIN1
data_b[10] => ram_block1a2.PORTBDATAIN1
data_b[10] => ram_block1a10.PORTBDATAIN1
data_b[10] => ram_block1a18.PORTBDATAIN1
data_b[10] => ram_block1a26.PORTBDATAIN1
data_b[11] => ram_block1a3.PORTBDATAIN1
data_b[11] => ram_block1a11.PORTBDATAIN1
data_b[11] => ram_block1a19.PORTBDATAIN1
data_b[11] => ram_block1a27.PORTBDATAIN1
data_b[12] => ram_block1a4.PORTBDATAIN1
data_b[12] => ram_block1a12.PORTBDATAIN1
data_b[12] => ram_block1a20.PORTBDATAIN1
data_b[12] => ram_block1a28.PORTBDATAIN1
data_b[13] => ram_block1a5.PORTBDATAIN1
data_b[13] => ram_block1a13.PORTBDATAIN1
data_b[13] => ram_block1a21.PORTBDATAIN1
data_b[13] => ram_block1a29.PORTBDATAIN1
data_b[14] => ram_block1a6.PORTBDATAIN1
data_b[14] => ram_block1a14.PORTBDATAIN1
data_b[14] => ram_block1a22.PORTBDATAIN1
data_b[14] => ram_block1a30.PORTBDATAIN1
data_b[15] => ram_block1a7.PORTBDATAIN1
data_b[15] => ram_block1a15.PORTBDATAIN1
data_b[15] => ram_block1a23.PORTBDATAIN1
data_b[15] => ram_block1a31.PORTBDATAIN1
data_b[16] => ram_block1a0.PORTBDATAIN2
data_b[16] => ram_block1a8.PORTBDATAIN2
data_b[16] => ram_block1a16.PORTBDATAIN2
data_b[16] => ram_block1a24.PORTBDATAIN2
data_b[17] => ram_block1a1.PORTBDATAIN2
data_b[17] => ram_block1a9.PORTBDATAIN2
data_b[17] => ram_block1a17.PORTBDATAIN2
data_b[17] => ram_block1a25.PORTBDATAIN2
data_b[18] => ram_block1a2.PORTBDATAIN2
data_b[18] => ram_block1a10.PORTBDATAIN2
data_b[18] => ram_block1a18.PORTBDATAIN2
data_b[18] => ram_block1a26.PORTBDATAIN2
data_b[19] => ram_block1a3.PORTBDATAIN2
data_b[19] => ram_block1a11.PORTBDATAIN2
data_b[19] => ram_block1a19.PORTBDATAIN2
data_b[19] => ram_block1a27.PORTBDATAIN2
data_b[20] => ram_block1a4.PORTBDATAIN2
data_b[20] => ram_block1a12.PORTBDATAIN2
data_b[20] => ram_block1a20.PORTBDATAIN2
data_b[20] => ram_block1a28.PORTBDATAIN2
data_b[21] => ram_block1a5.PORTBDATAIN2
data_b[21] => ram_block1a13.PORTBDATAIN2
data_b[21] => ram_block1a21.PORTBDATAIN2
data_b[21] => ram_block1a29.PORTBDATAIN2
data_b[22] => ram_block1a6.PORTBDATAIN2
data_b[22] => ram_block1a14.PORTBDATAIN2
data_b[22] => ram_block1a22.PORTBDATAIN2
data_b[22] => ram_block1a30.PORTBDATAIN2
data_b[23] => ram_block1a7.PORTBDATAIN2
data_b[23] => ram_block1a15.PORTBDATAIN2
data_b[23] => ram_block1a23.PORTBDATAIN2
data_b[23] => ram_block1a31.PORTBDATAIN2
data_b[24] => ram_block1a0.PORTBDATAIN3
data_b[24] => ram_block1a8.PORTBDATAIN3
data_b[24] => ram_block1a16.PORTBDATAIN3
data_b[24] => ram_block1a24.PORTBDATAIN3
data_b[25] => ram_block1a1.PORTBDATAIN3
data_b[25] => ram_block1a9.PORTBDATAIN3
data_b[25] => ram_block1a17.PORTBDATAIN3
data_b[25] => ram_block1a25.PORTBDATAIN3
data_b[26] => ram_block1a2.PORTBDATAIN3
data_b[26] => ram_block1a10.PORTBDATAIN3
data_b[26] => ram_block1a18.PORTBDATAIN3
data_b[26] => ram_block1a26.PORTBDATAIN3
data_b[27] => ram_block1a3.PORTBDATAIN3
data_b[27] => ram_block1a11.PORTBDATAIN3
data_b[27] => ram_block1a19.PORTBDATAIN3
data_b[27] => ram_block1a27.PORTBDATAIN3
data_b[28] => ram_block1a4.PORTBDATAIN3
data_b[28] => ram_block1a12.PORTBDATAIN3
data_b[28] => ram_block1a20.PORTBDATAIN3
data_b[28] => ram_block1a28.PORTBDATAIN3
data_b[29] => ram_block1a5.PORTBDATAIN3
data_b[29] => ram_block1a13.PORTBDATAIN3
data_b[29] => ram_block1a21.PORTBDATAIN3
data_b[29] => ram_block1a29.PORTBDATAIN3
data_b[30] => ram_block1a6.PORTBDATAIN3
data_b[30] => ram_block1a14.PORTBDATAIN3
data_b[30] => ram_block1a22.PORTBDATAIN3
data_b[30] => ram_block1a30.PORTBDATAIN3
data_b[31] => ram_block1a7.PORTBDATAIN3
data_b[31] => ram_block1a15.PORTBDATAIN3
data_b[31] => ram_block1a23.PORTBDATAIN3
data_b[31] => ram_block1a31.PORTBDATAIN3
data_b[32] => ram_block1a0.PORTBDATAIN4
data_b[32] => ram_block1a8.PORTBDATAIN4
data_b[32] => ram_block1a16.PORTBDATAIN4
data_b[32] => ram_block1a24.PORTBDATAIN4
data_b[33] => ram_block1a1.PORTBDATAIN4
data_b[33] => ram_block1a9.PORTBDATAIN4
data_b[33] => ram_block1a17.PORTBDATAIN4
data_b[33] => ram_block1a25.PORTBDATAIN4
data_b[34] => ram_block1a2.PORTBDATAIN4
data_b[34] => ram_block1a10.PORTBDATAIN4
data_b[34] => ram_block1a18.PORTBDATAIN4
data_b[34] => ram_block1a26.PORTBDATAIN4
data_b[35] => ram_block1a3.PORTBDATAIN4
data_b[35] => ram_block1a11.PORTBDATAIN4
data_b[35] => ram_block1a19.PORTBDATAIN4
data_b[35] => ram_block1a27.PORTBDATAIN4
data_b[36] => ram_block1a4.PORTBDATAIN4
data_b[36] => ram_block1a12.PORTBDATAIN4
data_b[36] => ram_block1a20.PORTBDATAIN4
data_b[36] => ram_block1a28.PORTBDATAIN4
data_b[37] => ram_block1a5.PORTBDATAIN4
data_b[37] => ram_block1a13.PORTBDATAIN4
data_b[37] => ram_block1a21.PORTBDATAIN4
data_b[37] => ram_block1a29.PORTBDATAIN4
data_b[38] => ram_block1a6.PORTBDATAIN4
data_b[38] => ram_block1a14.PORTBDATAIN4
data_b[38] => ram_block1a22.PORTBDATAIN4
data_b[38] => ram_block1a30.PORTBDATAIN4
data_b[39] => ram_block1a7.PORTBDATAIN4
data_b[39] => ram_block1a15.PORTBDATAIN4
data_b[39] => ram_block1a23.PORTBDATAIN4
data_b[39] => ram_block1a31.PORTBDATAIN4
data_b[40] => ram_block1a0.PORTBDATAIN5
data_b[40] => ram_block1a8.PORTBDATAIN5
data_b[40] => ram_block1a16.PORTBDATAIN5
data_b[40] => ram_block1a24.PORTBDATAIN5
data_b[41] => ram_block1a1.PORTBDATAIN5
data_b[41] => ram_block1a9.PORTBDATAIN5
data_b[41] => ram_block1a17.PORTBDATAIN5
data_b[41] => ram_block1a25.PORTBDATAIN5
data_b[42] => ram_block1a2.PORTBDATAIN5
data_b[42] => ram_block1a10.PORTBDATAIN5
data_b[42] => ram_block1a18.PORTBDATAIN5
data_b[42] => ram_block1a26.PORTBDATAIN5
data_b[43] => ram_block1a3.PORTBDATAIN5
data_b[43] => ram_block1a11.PORTBDATAIN5
data_b[43] => ram_block1a19.PORTBDATAIN5
data_b[43] => ram_block1a27.PORTBDATAIN5
data_b[44] => ram_block1a4.PORTBDATAIN5
data_b[44] => ram_block1a12.PORTBDATAIN5
data_b[44] => ram_block1a20.PORTBDATAIN5
data_b[44] => ram_block1a28.PORTBDATAIN5
data_b[45] => ram_block1a5.PORTBDATAIN5
data_b[45] => ram_block1a13.PORTBDATAIN5
data_b[45] => ram_block1a21.PORTBDATAIN5
data_b[45] => ram_block1a29.PORTBDATAIN5
data_b[46] => ram_block1a6.PORTBDATAIN5
data_b[46] => ram_block1a14.PORTBDATAIN5
data_b[46] => ram_block1a22.PORTBDATAIN5
data_b[46] => ram_block1a30.PORTBDATAIN5
data_b[47] => ram_block1a7.PORTBDATAIN5
data_b[47] => ram_block1a15.PORTBDATAIN5
data_b[47] => ram_block1a23.PORTBDATAIN5
data_b[47] => ram_block1a31.PORTBDATAIN5
data_b[48] => ram_block1a0.PORTBDATAIN6
data_b[48] => ram_block1a8.PORTBDATAIN6
data_b[48] => ram_block1a16.PORTBDATAIN6
data_b[48] => ram_block1a24.PORTBDATAIN6
data_b[49] => ram_block1a1.PORTBDATAIN6
data_b[49] => ram_block1a9.PORTBDATAIN6
data_b[49] => ram_block1a17.PORTBDATAIN6
data_b[49] => ram_block1a25.PORTBDATAIN6
data_b[50] => ram_block1a2.PORTBDATAIN6
data_b[50] => ram_block1a10.PORTBDATAIN6
data_b[50] => ram_block1a18.PORTBDATAIN6
data_b[50] => ram_block1a26.PORTBDATAIN6
data_b[51] => ram_block1a3.PORTBDATAIN6
data_b[51] => ram_block1a11.PORTBDATAIN6
data_b[51] => ram_block1a19.PORTBDATAIN6
data_b[51] => ram_block1a27.PORTBDATAIN6
data_b[52] => ram_block1a4.PORTBDATAIN6
data_b[52] => ram_block1a12.PORTBDATAIN6
data_b[52] => ram_block1a20.PORTBDATAIN6
data_b[52] => ram_block1a28.PORTBDATAIN6
data_b[53] => ram_block1a5.PORTBDATAIN6
data_b[53] => ram_block1a13.PORTBDATAIN6
data_b[53] => ram_block1a21.PORTBDATAIN6
data_b[53] => ram_block1a29.PORTBDATAIN6
data_b[54] => ram_block1a6.PORTBDATAIN6
data_b[54] => ram_block1a14.PORTBDATAIN6
data_b[54] => ram_block1a22.PORTBDATAIN6
data_b[54] => ram_block1a30.PORTBDATAIN6
data_b[55] => ram_block1a7.PORTBDATAIN6
data_b[55] => ram_block1a15.PORTBDATAIN6
data_b[55] => ram_block1a23.PORTBDATAIN6
data_b[55] => ram_block1a31.PORTBDATAIN6
data_b[56] => ram_block1a0.PORTBDATAIN7
data_b[56] => ram_block1a8.PORTBDATAIN7
data_b[56] => ram_block1a16.PORTBDATAIN7
data_b[56] => ram_block1a24.PORTBDATAIN7
data_b[57] => ram_block1a1.PORTBDATAIN7
data_b[57] => ram_block1a9.PORTBDATAIN7
data_b[57] => ram_block1a17.PORTBDATAIN7
data_b[57] => ram_block1a25.PORTBDATAIN7
data_b[58] => ram_block1a2.PORTBDATAIN7
data_b[58] => ram_block1a10.PORTBDATAIN7
data_b[58] => ram_block1a18.PORTBDATAIN7
data_b[58] => ram_block1a26.PORTBDATAIN7
data_b[59] => ram_block1a3.PORTBDATAIN7
data_b[59] => ram_block1a11.PORTBDATAIN7
data_b[59] => ram_block1a19.PORTBDATAIN7
data_b[59] => ram_block1a27.PORTBDATAIN7
data_b[60] => ram_block1a4.PORTBDATAIN7
data_b[60] => ram_block1a12.PORTBDATAIN7
data_b[60] => ram_block1a20.PORTBDATAIN7
data_b[60] => ram_block1a28.PORTBDATAIN7
data_b[61] => ram_block1a5.PORTBDATAIN7
data_b[61] => ram_block1a13.PORTBDATAIN7
data_b[61] => ram_block1a21.PORTBDATAIN7
data_b[61] => ram_block1a29.PORTBDATAIN7
data_b[62] => ram_block1a6.PORTBDATAIN7
data_b[62] => ram_block1a14.PORTBDATAIN7
data_b[62] => ram_block1a22.PORTBDATAIN7
data_b[62] => ram_block1a30.PORTBDATAIN7
data_b[63] => ram_block1a7.PORTBDATAIN7
data_b[63] => ram_block1a15.PORTBDATAIN7
data_b[63] => ram_block1a23.PORTBDATAIN7
data_b[63] => ram_block1a31.PORTBDATAIN7
q_a[0] <= mux_ofb:mux4.result[0]
q_a[1] <= mux_ofb:mux4.result[1]
q_a[2] <= mux_ofb:mux4.result[2]
q_a[3] <= mux_ofb:mux4.result[3]
q_a[4] <= mux_ofb:mux4.result[4]
q_a[5] <= mux_ofb:mux4.result[5]
q_a[6] <= mux_ofb:mux4.result[6]
q_a[7] <= mux_ofb:mux4.result[7]
q_b[0] <= mux_ahb:mux5.result[0]
q_b[1] <= mux_ahb:mux5.result[1]
q_b[2] <= mux_ahb:mux5.result[2]
q_b[3] <= mux_ahb:mux5.result[3]
q_b[4] <= mux_ahb:mux5.result[4]
q_b[5] <= mux_ahb:mux5.result[5]
q_b[6] <= mux_ahb:mux5.result[6]
q_b[7] <= mux_ahb:mux5.result[7]
q_b[8] <= mux_ahb:mux5.result[8]
q_b[9] <= mux_ahb:mux5.result[9]
q_b[10] <= mux_ahb:mux5.result[10]
q_b[11] <= mux_ahb:mux5.result[11]
q_b[12] <= mux_ahb:mux5.result[12]
q_b[13] <= mux_ahb:mux5.result[13]
q_b[14] <= mux_ahb:mux5.result[14]
q_b[15] <= mux_ahb:mux5.result[15]
q_b[16] <= mux_ahb:mux5.result[16]
q_b[17] <= mux_ahb:mux5.result[17]
q_b[18] <= mux_ahb:mux5.result[18]
q_b[19] <= mux_ahb:mux5.result[19]
q_b[20] <= mux_ahb:mux5.result[20]
q_b[21] <= mux_ahb:mux5.result[21]
q_b[22] <= mux_ahb:mux5.result[22]
q_b[23] <= mux_ahb:mux5.result[23]
q_b[24] <= mux_ahb:mux5.result[24]
q_b[25] <= mux_ahb:mux5.result[25]
q_b[26] <= mux_ahb:mux5.result[26]
q_b[27] <= mux_ahb:mux5.result[27]
q_b[28] <= mux_ahb:mux5.result[28]
q_b[29] <= mux_ahb:mux5.result[29]
q_b[30] <= mux_ahb:mux5.result[30]
q_b[31] <= mux_ahb:mux5.result[31]
q_b[32] <= mux_ahb:mux5.result[32]
q_b[33] <= mux_ahb:mux5.result[33]
q_b[34] <= mux_ahb:mux5.result[34]
q_b[35] <= mux_ahb:mux5.result[35]
q_b[36] <= mux_ahb:mux5.result[36]
q_b[37] <= mux_ahb:mux5.result[37]
q_b[38] <= mux_ahb:mux5.result[38]
q_b[39] <= mux_ahb:mux5.result[39]
q_b[40] <= mux_ahb:mux5.result[40]
q_b[41] <= mux_ahb:mux5.result[41]
q_b[42] <= mux_ahb:mux5.result[42]
q_b[43] <= mux_ahb:mux5.result[43]
q_b[44] <= mux_ahb:mux5.result[44]
q_b[45] <= mux_ahb:mux5.result[45]
q_b[46] <= mux_ahb:mux5.result[46]
q_b[47] <= mux_ahb:mux5.result[47]
q_b[48] <= mux_ahb:mux5.result[48]
q_b[49] <= mux_ahb:mux5.result[49]
q_b[50] <= mux_ahb:mux5.result[50]
q_b[51] <= mux_ahb:mux5.result[51]
q_b[52] <= mux_ahb:mux5.result[52]
q_b[53] <= mux_ahb:mux5.result[53]
q_b[54] <= mux_ahb:mux5.result[54]
q_b[55] <= mux_ahb:mux5.result[55]
q_b[56] <= mux_ahb:mux5.result[56]
q_b[57] <= mux_ahb:mux5.result[57]
q_b[58] <= mux_ahb:mux5.result[58]
q_b[59] <= mux_ahb:mux5.result[59]
q_b[60] <= mux_ahb:mux5.result[60]
q_b[61] <= mux_ahb:mux5.result[61]
q_b[62] <= mux_ahb:mux5.result[62]
q_b[63] <= mux_ahb:mux5.result[63]
wren_a => decode_8la:decode2.enable
wren_b => decode_8la:decode3.enable


|top|ramblock:inst1|altsyncram:altsyncram_component|altsyncram_qem2:auto_generated|decode_8la:decode2
data[0] => w_anode1173w[1].IN0
data[0] => w_anode1186w[1].IN1
data[0] => w_anode1194w[1].IN0
data[0] => w_anode1202w[1].IN1
data[1] => w_anode1173w[2].IN0
data[1] => w_anode1186w[2].IN0
data[1] => w_anode1194w[2].IN1
data[1] => w_anode1202w[2].IN1
enable => w_anode1173w[1].IN0
enable => w_anode1186w[1].IN0
enable => w_anode1194w[1].IN0
enable => w_anode1202w[1].IN0
eq[0] <= w_anode1173w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode1186w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode1194w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode1202w[2].DB_MAX_OUTPUT_PORT_TYPE


|top|ramblock:inst1|altsyncram:altsyncram_component|altsyncram_qem2:auto_generated|decode_8la:decode3
data[0] => w_anode1173w[1].IN0
data[0] => w_anode1186w[1].IN1
data[0] => w_anode1194w[1].IN0
data[0] => w_anode1202w[1].IN1
data[1] => w_anode1173w[2].IN0
data[1] => w_anode1186w[2].IN0
data[1] => w_anode1194w[2].IN1
data[1] => w_anode1202w[2].IN1
enable => w_anode1173w[1].IN0
enable => w_anode1186w[1].IN0
enable => w_anode1194w[1].IN0
enable => w_anode1202w[1].IN0
eq[0] <= w_anode1173w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode1186w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode1194w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode1202w[2].DB_MAX_OUTPUT_PORT_TYPE


|top|ramblock:inst1|altsyncram:altsyncram_component|altsyncram_qem2:auto_generated|decode_11a:rden_decode_a
data[0] => w_anode1211w[1].IN0
data[0] => w_anode1225w[1].IN1
data[0] => w_anode1234w[1].IN0
data[0] => w_anode1243w[1].IN1
data[1] => w_anode1211w[2].IN0
data[1] => w_anode1225w[2].IN0
data[1] => w_anode1234w[2].IN1
data[1] => w_anode1243w[2].IN1
eq[0] <= w_anode1211w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode1225w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode1234w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode1243w[2].DB_MAX_OUTPUT_PORT_TYPE


|top|ramblock:inst1|altsyncram:altsyncram_component|altsyncram_qem2:auto_generated|decode_11a:rden_decode_b
data[0] => w_anode1211w[1].IN0
data[0] => w_anode1225w[1].IN1
data[0] => w_anode1234w[1].IN0
data[0] => w_anode1243w[1].IN1
data[1] => w_anode1211w[2].IN0
data[1] => w_anode1225w[2].IN0
data[1] => w_anode1234w[2].IN1
data[1] => w_anode1243w[2].IN1
eq[0] <= w_anode1211w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode1225w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode1234w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode1243w[2].DB_MAX_OUTPUT_PORT_TYPE


|top|ramblock:inst1|altsyncram:altsyncram_component|altsyncram_qem2:auto_generated|mux_ofb:mux4
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w2_n0_mux_dataout.IN1
data[3] => l1_w3_n0_mux_dataout.IN1
data[4] => l1_w4_n0_mux_dataout.IN1
data[5] => l1_w5_n0_mux_dataout.IN1
data[6] => l1_w6_n0_mux_dataout.IN1
data[7] => l1_w7_n0_mux_dataout.IN1
data[8] => l1_w0_n0_mux_dataout.IN1
data[9] => l1_w1_n0_mux_dataout.IN1
data[10] => l1_w2_n0_mux_dataout.IN1
data[11] => l1_w3_n0_mux_dataout.IN1
data[12] => l1_w4_n0_mux_dataout.IN1
data[13] => l1_w5_n0_mux_dataout.IN1
data[14] => l1_w6_n0_mux_dataout.IN1
data[15] => l1_w7_n0_mux_dataout.IN1
data[16] => l1_w0_n1_mux_dataout.IN1
data[17] => l1_w1_n1_mux_dataout.IN1
data[18] => l1_w2_n1_mux_dataout.IN1
data[19] => l1_w3_n1_mux_dataout.IN1
data[20] => l1_w4_n1_mux_dataout.IN1
data[21] => l1_w5_n1_mux_dataout.IN1
data[22] => l1_w6_n1_mux_dataout.IN1
data[23] => l1_w7_n1_mux_dataout.IN1
data[24] => l1_w0_n1_mux_dataout.IN1
data[25] => l1_w1_n1_mux_dataout.IN1
data[26] => l1_w2_n1_mux_dataout.IN1
data[27] => l1_w3_n1_mux_dataout.IN1
data[28] => l1_w4_n1_mux_dataout.IN1
data[29] => l1_w5_n1_mux_dataout.IN1
data[30] => l1_w6_n1_mux_dataout.IN1
data[31] => l1_w7_n1_mux_dataout.IN1
result[0] <= l2_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l2_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l2_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l2_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l2_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l2_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l2_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l2_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[1] => l2_w0_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w3_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w4_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w5_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w6_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w7_n0_mux_dataout.IN0
sel[1] => _.IN0


|top|ramblock:inst1|altsyncram:altsyncram_component|altsyncram_qem2:auto_generated|mux_ahb:mux5
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w2_n0_mux_dataout.IN1
data[3] => l1_w3_n0_mux_dataout.IN1
data[4] => l1_w4_n0_mux_dataout.IN1
data[5] => l1_w5_n0_mux_dataout.IN1
data[6] => l1_w6_n0_mux_dataout.IN1
data[7] => l1_w7_n0_mux_dataout.IN1
data[8] => l1_w8_n0_mux_dataout.IN1
data[9] => l1_w9_n0_mux_dataout.IN1
data[10] => l1_w10_n0_mux_dataout.IN1
data[11] => l1_w11_n0_mux_dataout.IN1
data[12] => l1_w12_n0_mux_dataout.IN1
data[13] => l1_w13_n0_mux_dataout.IN1
data[14] => l1_w14_n0_mux_dataout.IN1
data[15] => l1_w15_n0_mux_dataout.IN1
data[16] => l1_w16_n0_mux_dataout.IN1
data[17] => l1_w17_n0_mux_dataout.IN1
data[18] => l1_w18_n0_mux_dataout.IN1
data[19] => l1_w19_n0_mux_dataout.IN1
data[20] => l1_w20_n0_mux_dataout.IN1
data[21] => l1_w21_n0_mux_dataout.IN1
data[22] => l1_w22_n0_mux_dataout.IN1
data[23] => l1_w23_n0_mux_dataout.IN1
data[24] => l1_w24_n0_mux_dataout.IN1
data[25] => l1_w25_n0_mux_dataout.IN1
data[26] => l1_w26_n0_mux_dataout.IN1
data[27] => l1_w27_n0_mux_dataout.IN1
data[28] => l1_w28_n0_mux_dataout.IN1
data[29] => l1_w29_n0_mux_dataout.IN1
data[30] => l1_w30_n0_mux_dataout.IN1
data[31] => l1_w31_n0_mux_dataout.IN1
data[32] => l1_w32_n0_mux_dataout.IN1
data[33] => l1_w33_n0_mux_dataout.IN1
data[34] => l1_w34_n0_mux_dataout.IN1
data[35] => l1_w35_n0_mux_dataout.IN1
data[36] => l1_w36_n0_mux_dataout.IN1
data[37] => l1_w37_n0_mux_dataout.IN1
data[38] => l1_w38_n0_mux_dataout.IN1
data[39] => l1_w39_n0_mux_dataout.IN1
data[40] => l1_w40_n0_mux_dataout.IN1
data[41] => l1_w41_n0_mux_dataout.IN1
data[42] => l1_w42_n0_mux_dataout.IN1
data[43] => l1_w43_n0_mux_dataout.IN1
data[44] => l1_w44_n0_mux_dataout.IN1
data[45] => l1_w45_n0_mux_dataout.IN1
data[46] => l1_w46_n0_mux_dataout.IN1
data[47] => l1_w47_n0_mux_dataout.IN1
data[48] => l1_w48_n0_mux_dataout.IN1
data[49] => l1_w49_n0_mux_dataout.IN1
data[50] => l1_w50_n0_mux_dataout.IN1
data[51] => l1_w51_n0_mux_dataout.IN1
data[52] => l1_w52_n0_mux_dataout.IN1
data[53] => l1_w53_n0_mux_dataout.IN1
data[54] => l1_w54_n0_mux_dataout.IN1
data[55] => l1_w55_n0_mux_dataout.IN1
data[56] => l1_w56_n0_mux_dataout.IN1
data[57] => l1_w57_n0_mux_dataout.IN1
data[58] => l1_w58_n0_mux_dataout.IN1
data[59] => l1_w59_n0_mux_dataout.IN1
data[60] => l1_w60_n0_mux_dataout.IN1
data[61] => l1_w61_n0_mux_dataout.IN1
data[62] => l1_w62_n0_mux_dataout.IN1
data[63] => l1_w63_n0_mux_dataout.IN1
data[64] => l1_w0_n0_mux_dataout.IN1
data[65] => l1_w1_n0_mux_dataout.IN1
data[66] => l1_w2_n0_mux_dataout.IN1
data[67] => l1_w3_n0_mux_dataout.IN1
data[68] => l1_w4_n0_mux_dataout.IN1
data[69] => l1_w5_n0_mux_dataout.IN1
data[70] => l1_w6_n0_mux_dataout.IN1
data[71] => l1_w7_n0_mux_dataout.IN1
data[72] => l1_w8_n0_mux_dataout.IN1
data[73] => l1_w9_n0_mux_dataout.IN1
data[74] => l1_w10_n0_mux_dataout.IN1
data[75] => l1_w11_n0_mux_dataout.IN1
data[76] => l1_w12_n0_mux_dataout.IN1
data[77] => l1_w13_n0_mux_dataout.IN1
data[78] => l1_w14_n0_mux_dataout.IN1
data[79] => l1_w15_n0_mux_dataout.IN1
data[80] => l1_w16_n0_mux_dataout.IN1
data[81] => l1_w17_n0_mux_dataout.IN1
data[82] => l1_w18_n0_mux_dataout.IN1
data[83] => l1_w19_n0_mux_dataout.IN1
data[84] => l1_w20_n0_mux_dataout.IN1
data[85] => l1_w21_n0_mux_dataout.IN1
data[86] => l1_w22_n0_mux_dataout.IN1
data[87] => l1_w23_n0_mux_dataout.IN1
data[88] => l1_w24_n0_mux_dataout.IN1
data[89] => l1_w25_n0_mux_dataout.IN1
data[90] => l1_w26_n0_mux_dataout.IN1
data[91] => l1_w27_n0_mux_dataout.IN1
data[92] => l1_w28_n0_mux_dataout.IN1
data[93] => l1_w29_n0_mux_dataout.IN1
data[94] => l1_w30_n0_mux_dataout.IN1
data[95] => l1_w31_n0_mux_dataout.IN1
data[96] => l1_w32_n0_mux_dataout.IN1
data[97] => l1_w33_n0_mux_dataout.IN1
data[98] => l1_w34_n0_mux_dataout.IN1
data[99] => l1_w35_n0_mux_dataout.IN1
data[100] => l1_w36_n0_mux_dataout.IN1
data[101] => l1_w37_n0_mux_dataout.IN1
data[102] => l1_w38_n0_mux_dataout.IN1
data[103] => l1_w39_n0_mux_dataout.IN1
data[104] => l1_w40_n0_mux_dataout.IN1
data[105] => l1_w41_n0_mux_dataout.IN1
data[106] => l1_w42_n0_mux_dataout.IN1
data[107] => l1_w43_n0_mux_dataout.IN1
data[108] => l1_w44_n0_mux_dataout.IN1
data[109] => l1_w45_n0_mux_dataout.IN1
data[110] => l1_w46_n0_mux_dataout.IN1
data[111] => l1_w47_n0_mux_dataout.IN1
data[112] => l1_w48_n0_mux_dataout.IN1
data[113] => l1_w49_n0_mux_dataout.IN1
data[114] => l1_w50_n0_mux_dataout.IN1
data[115] => l1_w51_n0_mux_dataout.IN1
data[116] => l1_w52_n0_mux_dataout.IN1
data[117] => l1_w53_n0_mux_dataout.IN1
data[118] => l1_w54_n0_mux_dataout.IN1
data[119] => l1_w55_n0_mux_dataout.IN1
data[120] => l1_w56_n0_mux_dataout.IN1
data[121] => l1_w57_n0_mux_dataout.IN1
data[122] => l1_w58_n0_mux_dataout.IN1
data[123] => l1_w59_n0_mux_dataout.IN1
data[124] => l1_w60_n0_mux_dataout.IN1
data[125] => l1_w61_n0_mux_dataout.IN1
data[126] => l1_w62_n0_mux_dataout.IN1
data[127] => l1_w63_n0_mux_dataout.IN1
data[128] => l1_w0_n1_mux_dataout.IN1
data[129] => l1_w1_n1_mux_dataout.IN1
data[130] => l1_w2_n1_mux_dataout.IN1
data[131] => l1_w3_n1_mux_dataout.IN1
data[132] => l1_w4_n1_mux_dataout.IN1
data[133] => l1_w5_n1_mux_dataout.IN1
data[134] => l1_w6_n1_mux_dataout.IN1
data[135] => l1_w7_n1_mux_dataout.IN1
data[136] => l1_w8_n1_mux_dataout.IN1
data[137] => l1_w9_n1_mux_dataout.IN1
data[138] => l1_w10_n1_mux_dataout.IN1
data[139] => l1_w11_n1_mux_dataout.IN1
data[140] => l1_w12_n1_mux_dataout.IN1
data[141] => l1_w13_n1_mux_dataout.IN1
data[142] => l1_w14_n1_mux_dataout.IN1
data[143] => l1_w15_n1_mux_dataout.IN1
data[144] => l1_w16_n1_mux_dataout.IN1
data[145] => l1_w17_n1_mux_dataout.IN1
data[146] => l1_w18_n1_mux_dataout.IN1
data[147] => l1_w19_n1_mux_dataout.IN1
data[148] => l1_w20_n1_mux_dataout.IN1
data[149] => l1_w21_n1_mux_dataout.IN1
data[150] => l1_w22_n1_mux_dataout.IN1
data[151] => l1_w23_n1_mux_dataout.IN1
data[152] => l1_w24_n1_mux_dataout.IN1
data[153] => l1_w25_n1_mux_dataout.IN1
data[154] => l1_w26_n1_mux_dataout.IN1
data[155] => l1_w27_n1_mux_dataout.IN1
data[156] => l1_w28_n1_mux_dataout.IN1
data[157] => l1_w29_n1_mux_dataout.IN1
data[158] => l1_w30_n1_mux_dataout.IN1
data[159] => l1_w31_n1_mux_dataout.IN1
data[160] => l1_w32_n1_mux_dataout.IN1
data[161] => l1_w33_n1_mux_dataout.IN1
data[162] => l1_w34_n1_mux_dataout.IN1
data[163] => l1_w35_n1_mux_dataout.IN1
data[164] => l1_w36_n1_mux_dataout.IN1
data[165] => l1_w37_n1_mux_dataout.IN1
data[166] => l1_w38_n1_mux_dataout.IN1
data[167] => l1_w39_n1_mux_dataout.IN1
data[168] => l1_w40_n1_mux_dataout.IN1
data[169] => l1_w41_n1_mux_dataout.IN1
data[170] => l1_w42_n1_mux_dataout.IN1
data[171] => l1_w43_n1_mux_dataout.IN1
data[172] => l1_w44_n1_mux_dataout.IN1
data[173] => l1_w45_n1_mux_dataout.IN1
data[174] => l1_w46_n1_mux_dataout.IN1
data[175] => l1_w47_n1_mux_dataout.IN1
data[176] => l1_w48_n1_mux_dataout.IN1
data[177] => l1_w49_n1_mux_dataout.IN1
data[178] => l1_w50_n1_mux_dataout.IN1
data[179] => l1_w51_n1_mux_dataout.IN1
data[180] => l1_w52_n1_mux_dataout.IN1
data[181] => l1_w53_n1_mux_dataout.IN1
data[182] => l1_w54_n1_mux_dataout.IN1
data[183] => l1_w55_n1_mux_dataout.IN1
data[184] => l1_w56_n1_mux_dataout.IN1
data[185] => l1_w57_n1_mux_dataout.IN1
data[186] => l1_w58_n1_mux_dataout.IN1
data[187] => l1_w59_n1_mux_dataout.IN1
data[188] => l1_w60_n1_mux_dataout.IN1
data[189] => l1_w61_n1_mux_dataout.IN1
data[190] => l1_w62_n1_mux_dataout.IN1
data[191] => l1_w63_n1_mux_dataout.IN1
data[192] => l1_w0_n1_mux_dataout.IN1
data[193] => l1_w1_n1_mux_dataout.IN1
data[194] => l1_w2_n1_mux_dataout.IN1
data[195] => l1_w3_n1_mux_dataout.IN1
data[196] => l1_w4_n1_mux_dataout.IN1
data[197] => l1_w5_n1_mux_dataout.IN1
data[198] => l1_w6_n1_mux_dataout.IN1
data[199] => l1_w7_n1_mux_dataout.IN1
data[200] => l1_w8_n1_mux_dataout.IN1
data[201] => l1_w9_n1_mux_dataout.IN1
data[202] => l1_w10_n1_mux_dataout.IN1
data[203] => l1_w11_n1_mux_dataout.IN1
data[204] => l1_w12_n1_mux_dataout.IN1
data[205] => l1_w13_n1_mux_dataout.IN1
data[206] => l1_w14_n1_mux_dataout.IN1
data[207] => l1_w15_n1_mux_dataout.IN1
data[208] => l1_w16_n1_mux_dataout.IN1
data[209] => l1_w17_n1_mux_dataout.IN1
data[210] => l1_w18_n1_mux_dataout.IN1
data[211] => l1_w19_n1_mux_dataout.IN1
data[212] => l1_w20_n1_mux_dataout.IN1
data[213] => l1_w21_n1_mux_dataout.IN1
data[214] => l1_w22_n1_mux_dataout.IN1
data[215] => l1_w23_n1_mux_dataout.IN1
data[216] => l1_w24_n1_mux_dataout.IN1
data[217] => l1_w25_n1_mux_dataout.IN1
data[218] => l1_w26_n1_mux_dataout.IN1
data[219] => l1_w27_n1_mux_dataout.IN1
data[220] => l1_w28_n1_mux_dataout.IN1
data[221] => l1_w29_n1_mux_dataout.IN1
data[222] => l1_w30_n1_mux_dataout.IN1
data[223] => l1_w31_n1_mux_dataout.IN1
data[224] => l1_w32_n1_mux_dataout.IN1
data[225] => l1_w33_n1_mux_dataout.IN1
data[226] => l1_w34_n1_mux_dataout.IN1
data[227] => l1_w35_n1_mux_dataout.IN1
data[228] => l1_w36_n1_mux_dataout.IN1
data[229] => l1_w37_n1_mux_dataout.IN1
data[230] => l1_w38_n1_mux_dataout.IN1
data[231] => l1_w39_n1_mux_dataout.IN1
data[232] => l1_w40_n1_mux_dataout.IN1
data[233] => l1_w41_n1_mux_dataout.IN1
data[234] => l1_w42_n1_mux_dataout.IN1
data[235] => l1_w43_n1_mux_dataout.IN1
data[236] => l1_w44_n1_mux_dataout.IN1
data[237] => l1_w45_n1_mux_dataout.IN1
data[238] => l1_w46_n1_mux_dataout.IN1
data[239] => l1_w47_n1_mux_dataout.IN1
data[240] => l1_w48_n1_mux_dataout.IN1
data[241] => l1_w49_n1_mux_dataout.IN1
data[242] => l1_w50_n1_mux_dataout.IN1
data[243] => l1_w51_n1_mux_dataout.IN1
data[244] => l1_w52_n1_mux_dataout.IN1
data[245] => l1_w53_n1_mux_dataout.IN1
data[246] => l1_w54_n1_mux_dataout.IN1
data[247] => l1_w55_n1_mux_dataout.IN1
data[248] => l1_w56_n1_mux_dataout.IN1
data[249] => l1_w57_n1_mux_dataout.IN1
data[250] => l1_w58_n1_mux_dataout.IN1
data[251] => l1_w59_n1_mux_dataout.IN1
data[252] => l1_w60_n1_mux_dataout.IN1
data[253] => l1_w61_n1_mux_dataout.IN1
data[254] => l1_w62_n1_mux_dataout.IN1
data[255] => l1_w63_n1_mux_dataout.IN1
result[0] <= l2_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l2_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l2_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l2_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l2_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l2_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l2_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l2_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= l2_w8_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= l2_w9_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= l2_w10_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= l2_w11_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= l2_w12_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= l2_w13_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= l2_w14_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= l2_w15_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= l2_w16_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= l2_w17_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= l2_w18_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= l2_w19_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= l2_w20_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= l2_w21_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= l2_w22_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= l2_w23_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= l2_w24_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= l2_w25_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= l2_w26_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= l2_w27_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= l2_w28_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= l2_w29_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= l2_w30_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= l2_w31_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[32] <= l2_w32_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[33] <= l2_w33_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[34] <= l2_w34_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[35] <= l2_w35_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[36] <= l2_w36_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[37] <= l2_w37_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[38] <= l2_w38_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[39] <= l2_w39_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[40] <= l2_w40_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[41] <= l2_w41_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[42] <= l2_w42_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[43] <= l2_w43_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[44] <= l2_w44_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[45] <= l2_w45_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[46] <= l2_w46_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[47] <= l2_w47_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[48] <= l2_w48_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[49] <= l2_w49_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[50] <= l2_w50_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[51] <= l2_w51_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[52] <= l2_w52_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[53] <= l2_w53_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[54] <= l2_w54_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[55] <= l2_w55_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[56] <= l2_w56_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[57] <= l2_w57_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[58] <= l2_w58_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[59] <= l2_w59_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[60] <= l2_w60_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[61] <= l2_w61_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[62] <= l2_w62_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[63] <= l2_w63_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w10_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w10_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w11_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w11_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w12_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w12_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w13_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w13_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w14_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w14_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w15_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w15_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w16_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w16_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w17_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w17_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w18_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w18_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w19_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w19_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w20_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w20_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w21_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w21_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w22_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w22_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w23_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w23_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w24_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w24_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w25_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w25_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w26_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w26_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w27_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w27_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w28_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w28_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w29_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w29_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w30_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w30_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w31_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w31_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w32_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w32_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w33_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w33_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w34_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w34_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w35_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w35_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w36_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w36_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w37_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w37_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w38_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w38_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w39_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w39_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w40_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w40_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w41_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w41_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w42_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w42_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w43_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w43_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w44_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w44_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w45_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w45_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w46_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w46_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w47_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w47_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w48_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w48_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w49_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w49_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w50_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w50_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w51_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w51_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w52_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w52_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w53_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w53_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w54_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w54_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w55_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w55_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w56_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w56_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w57_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w57_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w58_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w58_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w59_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w59_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w60_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w60_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w61_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w61_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w62_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w62_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w63_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w63_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w8_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w8_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w9_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w9_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[1] => l2_w0_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w10_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w11_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w12_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w13_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w14_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w15_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w16_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w17_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w18_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w19_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w20_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w21_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w22_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w23_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w24_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w25_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w26_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w27_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w28_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w29_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w30_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w31_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w32_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w33_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w34_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w35_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w36_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w37_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w38_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w39_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w3_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w40_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w41_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w42_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w43_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w44_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w45_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w46_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w47_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w48_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w49_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w4_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w50_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w51_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w52_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w53_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w54_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w55_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w56_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w57_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w58_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w59_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w5_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w60_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w61_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w62_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w63_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w6_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w7_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w8_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w9_n0_mux_dataout.IN0
sel[1] => _.IN0


|top|ramblock:inst3
address_a[0] => address_a[0].IN1
address_a[1] => address_a[1].IN1
address_a[2] => address_a[2].IN1
address_a[3] => address_a[3].IN1
address_a[4] => address_a[4].IN1
address_a[5] => address_a[5].IN1
address_a[6] => address_a[6].IN1
address_a[7] => address_a[7].IN1
address_a[8] => address_a[8].IN1
address_a[9] => address_a[9].IN1
address_a[10] => address_a[10].IN1
address_a[11] => address_a[11].IN1
address_a[12] => address_a[12].IN1
address_a[13] => address_a[13].IN1
address_a[14] => address_a[14].IN1
address_b[0] => address_b[0].IN1
address_b[1] => address_b[1].IN1
address_b[2] => address_b[2].IN1
address_b[3] => address_b[3].IN1
address_b[4] => address_b[4].IN1
address_b[5] => address_b[5].IN1
address_b[6] => address_b[6].IN1
address_b[7] => address_b[7].IN1
address_b[8] => address_b[8].IN1
address_b[9] => address_b[9].IN1
address_b[10] => address_b[10].IN1
address_b[11] => address_b[11].IN1
clock => clock.IN1
data_a[0] => data_a[0].IN1
data_a[1] => data_a[1].IN1
data_a[2] => data_a[2].IN1
data_a[3] => data_a[3].IN1
data_a[4] => data_a[4].IN1
data_a[5] => data_a[5].IN1
data_a[6] => data_a[6].IN1
data_a[7] => data_a[7].IN1
data_b[0] => data_b[0].IN1
data_b[1] => data_b[1].IN1
data_b[2] => data_b[2].IN1
data_b[3] => data_b[3].IN1
data_b[4] => data_b[4].IN1
data_b[5] => data_b[5].IN1
data_b[6] => data_b[6].IN1
data_b[7] => data_b[7].IN1
data_b[8] => data_b[8].IN1
data_b[9] => data_b[9].IN1
data_b[10] => data_b[10].IN1
data_b[11] => data_b[11].IN1
data_b[12] => data_b[12].IN1
data_b[13] => data_b[13].IN1
data_b[14] => data_b[14].IN1
data_b[15] => data_b[15].IN1
data_b[16] => data_b[16].IN1
data_b[17] => data_b[17].IN1
data_b[18] => data_b[18].IN1
data_b[19] => data_b[19].IN1
data_b[20] => data_b[20].IN1
data_b[21] => data_b[21].IN1
data_b[22] => data_b[22].IN1
data_b[23] => data_b[23].IN1
data_b[24] => data_b[24].IN1
data_b[25] => data_b[25].IN1
data_b[26] => data_b[26].IN1
data_b[27] => data_b[27].IN1
data_b[28] => data_b[28].IN1
data_b[29] => data_b[29].IN1
data_b[30] => data_b[30].IN1
data_b[31] => data_b[31].IN1
data_b[32] => data_b[32].IN1
data_b[33] => data_b[33].IN1
data_b[34] => data_b[34].IN1
data_b[35] => data_b[35].IN1
data_b[36] => data_b[36].IN1
data_b[37] => data_b[37].IN1
data_b[38] => data_b[38].IN1
data_b[39] => data_b[39].IN1
data_b[40] => data_b[40].IN1
data_b[41] => data_b[41].IN1
data_b[42] => data_b[42].IN1
data_b[43] => data_b[43].IN1
data_b[44] => data_b[44].IN1
data_b[45] => data_b[45].IN1
data_b[46] => data_b[46].IN1
data_b[47] => data_b[47].IN1
data_b[48] => data_b[48].IN1
data_b[49] => data_b[49].IN1
data_b[50] => data_b[50].IN1
data_b[51] => data_b[51].IN1
data_b[52] => data_b[52].IN1
data_b[53] => data_b[53].IN1
data_b[54] => data_b[54].IN1
data_b[55] => data_b[55].IN1
data_b[56] => data_b[56].IN1
data_b[57] => data_b[57].IN1
data_b[58] => data_b[58].IN1
data_b[59] => data_b[59].IN1
data_b[60] => data_b[60].IN1
data_b[61] => data_b[61].IN1
data_b[62] => data_b[62].IN1
data_b[63] => data_b[63].IN1
wren_a => wren_a.IN1
wren_b => wren_b.IN1
q_a[0] <= altsyncram:altsyncram_component.q_a
q_a[1] <= altsyncram:altsyncram_component.q_a
q_a[2] <= altsyncram:altsyncram_component.q_a
q_a[3] <= altsyncram:altsyncram_component.q_a
q_a[4] <= altsyncram:altsyncram_component.q_a
q_a[5] <= altsyncram:altsyncram_component.q_a
q_a[6] <= altsyncram:altsyncram_component.q_a
q_a[7] <= altsyncram:altsyncram_component.q_a
q_b[0] <= altsyncram:altsyncram_component.q_b
q_b[1] <= altsyncram:altsyncram_component.q_b
q_b[2] <= altsyncram:altsyncram_component.q_b
q_b[3] <= altsyncram:altsyncram_component.q_b
q_b[4] <= altsyncram:altsyncram_component.q_b
q_b[5] <= altsyncram:altsyncram_component.q_b
q_b[6] <= altsyncram:altsyncram_component.q_b
q_b[7] <= altsyncram:altsyncram_component.q_b
q_b[8] <= altsyncram:altsyncram_component.q_b
q_b[9] <= altsyncram:altsyncram_component.q_b
q_b[10] <= altsyncram:altsyncram_component.q_b
q_b[11] <= altsyncram:altsyncram_component.q_b
q_b[12] <= altsyncram:altsyncram_component.q_b
q_b[13] <= altsyncram:altsyncram_component.q_b
q_b[14] <= altsyncram:altsyncram_component.q_b
q_b[15] <= altsyncram:altsyncram_component.q_b
q_b[16] <= altsyncram:altsyncram_component.q_b
q_b[17] <= altsyncram:altsyncram_component.q_b
q_b[18] <= altsyncram:altsyncram_component.q_b
q_b[19] <= altsyncram:altsyncram_component.q_b
q_b[20] <= altsyncram:altsyncram_component.q_b
q_b[21] <= altsyncram:altsyncram_component.q_b
q_b[22] <= altsyncram:altsyncram_component.q_b
q_b[23] <= altsyncram:altsyncram_component.q_b
q_b[24] <= altsyncram:altsyncram_component.q_b
q_b[25] <= altsyncram:altsyncram_component.q_b
q_b[26] <= altsyncram:altsyncram_component.q_b
q_b[27] <= altsyncram:altsyncram_component.q_b
q_b[28] <= altsyncram:altsyncram_component.q_b
q_b[29] <= altsyncram:altsyncram_component.q_b
q_b[30] <= altsyncram:altsyncram_component.q_b
q_b[31] <= altsyncram:altsyncram_component.q_b
q_b[32] <= altsyncram:altsyncram_component.q_b
q_b[33] <= altsyncram:altsyncram_component.q_b
q_b[34] <= altsyncram:altsyncram_component.q_b
q_b[35] <= altsyncram:altsyncram_component.q_b
q_b[36] <= altsyncram:altsyncram_component.q_b
q_b[37] <= altsyncram:altsyncram_component.q_b
q_b[38] <= altsyncram:altsyncram_component.q_b
q_b[39] <= altsyncram:altsyncram_component.q_b
q_b[40] <= altsyncram:altsyncram_component.q_b
q_b[41] <= altsyncram:altsyncram_component.q_b
q_b[42] <= altsyncram:altsyncram_component.q_b
q_b[43] <= altsyncram:altsyncram_component.q_b
q_b[44] <= altsyncram:altsyncram_component.q_b
q_b[45] <= altsyncram:altsyncram_component.q_b
q_b[46] <= altsyncram:altsyncram_component.q_b
q_b[47] <= altsyncram:altsyncram_component.q_b
q_b[48] <= altsyncram:altsyncram_component.q_b
q_b[49] <= altsyncram:altsyncram_component.q_b
q_b[50] <= altsyncram:altsyncram_component.q_b
q_b[51] <= altsyncram:altsyncram_component.q_b
q_b[52] <= altsyncram:altsyncram_component.q_b
q_b[53] <= altsyncram:altsyncram_component.q_b
q_b[54] <= altsyncram:altsyncram_component.q_b
q_b[55] <= altsyncram:altsyncram_component.q_b
q_b[56] <= altsyncram:altsyncram_component.q_b
q_b[57] <= altsyncram:altsyncram_component.q_b
q_b[58] <= altsyncram:altsyncram_component.q_b
q_b[59] <= altsyncram:altsyncram_component.q_b
q_b[60] <= altsyncram:altsyncram_component.q_b
q_b[61] <= altsyncram:altsyncram_component.q_b
q_b[62] <= altsyncram:altsyncram_component.q_b
q_b[63] <= altsyncram:altsyncram_component.q_b


|top|ramblock:inst3|altsyncram:altsyncram_component
wren_a => altsyncram_qem2:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => altsyncram_qem2:auto_generated.wren_b
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_qem2:auto_generated.data_a[0]
data_a[1] => altsyncram_qem2:auto_generated.data_a[1]
data_a[2] => altsyncram_qem2:auto_generated.data_a[2]
data_a[3] => altsyncram_qem2:auto_generated.data_a[3]
data_a[4] => altsyncram_qem2:auto_generated.data_a[4]
data_a[5] => altsyncram_qem2:auto_generated.data_a[5]
data_a[6] => altsyncram_qem2:auto_generated.data_a[6]
data_a[7] => altsyncram_qem2:auto_generated.data_a[7]
data_b[0] => altsyncram_qem2:auto_generated.data_b[0]
data_b[1] => altsyncram_qem2:auto_generated.data_b[1]
data_b[2] => altsyncram_qem2:auto_generated.data_b[2]
data_b[3] => altsyncram_qem2:auto_generated.data_b[3]
data_b[4] => altsyncram_qem2:auto_generated.data_b[4]
data_b[5] => altsyncram_qem2:auto_generated.data_b[5]
data_b[6] => altsyncram_qem2:auto_generated.data_b[6]
data_b[7] => altsyncram_qem2:auto_generated.data_b[7]
data_b[8] => altsyncram_qem2:auto_generated.data_b[8]
data_b[9] => altsyncram_qem2:auto_generated.data_b[9]
data_b[10] => altsyncram_qem2:auto_generated.data_b[10]
data_b[11] => altsyncram_qem2:auto_generated.data_b[11]
data_b[12] => altsyncram_qem2:auto_generated.data_b[12]
data_b[13] => altsyncram_qem2:auto_generated.data_b[13]
data_b[14] => altsyncram_qem2:auto_generated.data_b[14]
data_b[15] => altsyncram_qem2:auto_generated.data_b[15]
data_b[16] => altsyncram_qem2:auto_generated.data_b[16]
data_b[17] => altsyncram_qem2:auto_generated.data_b[17]
data_b[18] => altsyncram_qem2:auto_generated.data_b[18]
data_b[19] => altsyncram_qem2:auto_generated.data_b[19]
data_b[20] => altsyncram_qem2:auto_generated.data_b[20]
data_b[21] => altsyncram_qem2:auto_generated.data_b[21]
data_b[22] => altsyncram_qem2:auto_generated.data_b[22]
data_b[23] => altsyncram_qem2:auto_generated.data_b[23]
data_b[24] => altsyncram_qem2:auto_generated.data_b[24]
data_b[25] => altsyncram_qem2:auto_generated.data_b[25]
data_b[26] => altsyncram_qem2:auto_generated.data_b[26]
data_b[27] => altsyncram_qem2:auto_generated.data_b[27]
data_b[28] => altsyncram_qem2:auto_generated.data_b[28]
data_b[29] => altsyncram_qem2:auto_generated.data_b[29]
data_b[30] => altsyncram_qem2:auto_generated.data_b[30]
data_b[31] => altsyncram_qem2:auto_generated.data_b[31]
data_b[32] => altsyncram_qem2:auto_generated.data_b[32]
data_b[33] => altsyncram_qem2:auto_generated.data_b[33]
data_b[34] => altsyncram_qem2:auto_generated.data_b[34]
data_b[35] => altsyncram_qem2:auto_generated.data_b[35]
data_b[36] => altsyncram_qem2:auto_generated.data_b[36]
data_b[37] => altsyncram_qem2:auto_generated.data_b[37]
data_b[38] => altsyncram_qem2:auto_generated.data_b[38]
data_b[39] => altsyncram_qem2:auto_generated.data_b[39]
data_b[40] => altsyncram_qem2:auto_generated.data_b[40]
data_b[41] => altsyncram_qem2:auto_generated.data_b[41]
data_b[42] => altsyncram_qem2:auto_generated.data_b[42]
data_b[43] => altsyncram_qem2:auto_generated.data_b[43]
data_b[44] => altsyncram_qem2:auto_generated.data_b[44]
data_b[45] => altsyncram_qem2:auto_generated.data_b[45]
data_b[46] => altsyncram_qem2:auto_generated.data_b[46]
data_b[47] => altsyncram_qem2:auto_generated.data_b[47]
data_b[48] => altsyncram_qem2:auto_generated.data_b[48]
data_b[49] => altsyncram_qem2:auto_generated.data_b[49]
data_b[50] => altsyncram_qem2:auto_generated.data_b[50]
data_b[51] => altsyncram_qem2:auto_generated.data_b[51]
data_b[52] => altsyncram_qem2:auto_generated.data_b[52]
data_b[53] => altsyncram_qem2:auto_generated.data_b[53]
data_b[54] => altsyncram_qem2:auto_generated.data_b[54]
data_b[55] => altsyncram_qem2:auto_generated.data_b[55]
data_b[56] => altsyncram_qem2:auto_generated.data_b[56]
data_b[57] => altsyncram_qem2:auto_generated.data_b[57]
data_b[58] => altsyncram_qem2:auto_generated.data_b[58]
data_b[59] => altsyncram_qem2:auto_generated.data_b[59]
data_b[60] => altsyncram_qem2:auto_generated.data_b[60]
data_b[61] => altsyncram_qem2:auto_generated.data_b[61]
data_b[62] => altsyncram_qem2:auto_generated.data_b[62]
data_b[63] => altsyncram_qem2:auto_generated.data_b[63]
address_a[0] => altsyncram_qem2:auto_generated.address_a[0]
address_a[1] => altsyncram_qem2:auto_generated.address_a[1]
address_a[2] => altsyncram_qem2:auto_generated.address_a[2]
address_a[3] => altsyncram_qem2:auto_generated.address_a[3]
address_a[4] => altsyncram_qem2:auto_generated.address_a[4]
address_a[5] => altsyncram_qem2:auto_generated.address_a[5]
address_a[6] => altsyncram_qem2:auto_generated.address_a[6]
address_a[7] => altsyncram_qem2:auto_generated.address_a[7]
address_a[8] => altsyncram_qem2:auto_generated.address_a[8]
address_a[9] => altsyncram_qem2:auto_generated.address_a[9]
address_a[10] => altsyncram_qem2:auto_generated.address_a[10]
address_a[11] => altsyncram_qem2:auto_generated.address_a[11]
address_a[12] => altsyncram_qem2:auto_generated.address_a[12]
address_a[13] => altsyncram_qem2:auto_generated.address_a[13]
address_a[14] => altsyncram_qem2:auto_generated.address_a[14]
address_b[0] => altsyncram_qem2:auto_generated.address_b[0]
address_b[1] => altsyncram_qem2:auto_generated.address_b[1]
address_b[2] => altsyncram_qem2:auto_generated.address_b[2]
address_b[3] => altsyncram_qem2:auto_generated.address_b[3]
address_b[4] => altsyncram_qem2:auto_generated.address_b[4]
address_b[5] => altsyncram_qem2:auto_generated.address_b[5]
address_b[6] => altsyncram_qem2:auto_generated.address_b[6]
address_b[7] => altsyncram_qem2:auto_generated.address_b[7]
address_b[8] => altsyncram_qem2:auto_generated.address_b[8]
address_b[9] => altsyncram_qem2:auto_generated.address_b[9]
address_b[10] => altsyncram_qem2:auto_generated.address_b[10]
address_b[11] => altsyncram_qem2:auto_generated.address_b[11]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_qem2:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_qem2:auto_generated.q_a[0]
q_a[1] <= altsyncram_qem2:auto_generated.q_a[1]
q_a[2] <= altsyncram_qem2:auto_generated.q_a[2]
q_a[3] <= altsyncram_qem2:auto_generated.q_a[3]
q_a[4] <= altsyncram_qem2:auto_generated.q_a[4]
q_a[5] <= altsyncram_qem2:auto_generated.q_a[5]
q_a[6] <= altsyncram_qem2:auto_generated.q_a[6]
q_a[7] <= altsyncram_qem2:auto_generated.q_a[7]
q_b[0] <= altsyncram_qem2:auto_generated.q_b[0]
q_b[1] <= altsyncram_qem2:auto_generated.q_b[1]
q_b[2] <= altsyncram_qem2:auto_generated.q_b[2]
q_b[3] <= altsyncram_qem2:auto_generated.q_b[3]
q_b[4] <= altsyncram_qem2:auto_generated.q_b[4]
q_b[5] <= altsyncram_qem2:auto_generated.q_b[5]
q_b[6] <= altsyncram_qem2:auto_generated.q_b[6]
q_b[7] <= altsyncram_qem2:auto_generated.q_b[7]
q_b[8] <= altsyncram_qem2:auto_generated.q_b[8]
q_b[9] <= altsyncram_qem2:auto_generated.q_b[9]
q_b[10] <= altsyncram_qem2:auto_generated.q_b[10]
q_b[11] <= altsyncram_qem2:auto_generated.q_b[11]
q_b[12] <= altsyncram_qem2:auto_generated.q_b[12]
q_b[13] <= altsyncram_qem2:auto_generated.q_b[13]
q_b[14] <= altsyncram_qem2:auto_generated.q_b[14]
q_b[15] <= altsyncram_qem2:auto_generated.q_b[15]
q_b[16] <= altsyncram_qem2:auto_generated.q_b[16]
q_b[17] <= altsyncram_qem2:auto_generated.q_b[17]
q_b[18] <= altsyncram_qem2:auto_generated.q_b[18]
q_b[19] <= altsyncram_qem2:auto_generated.q_b[19]
q_b[20] <= altsyncram_qem2:auto_generated.q_b[20]
q_b[21] <= altsyncram_qem2:auto_generated.q_b[21]
q_b[22] <= altsyncram_qem2:auto_generated.q_b[22]
q_b[23] <= altsyncram_qem2:auto_generated.q_b[23]
q_b[24] <= altsyncram_qem2:auto_generated.q_b[24]
q_b[25] <= altsyncram_qem2:auto_generated.q_b[25]
q_b[26] <= altsyncram_qem2:auto_generated.q_b[26]
q_b[27] <= altsyncram_qem2:auto_generated.q_b[27]
q_b[28] <= altsyncram_qem2:auto_generated.q_b[28]
q_b[29] <= altsyncram_qem2:auto_generated.q_b[29]
q_b[30] <= altsyncram_qem2:auto_generated.q_b[30]
q_b[31] <= altsyncram_qem2:auto_generated.q_b[31]
q_b[32] <= altsyncram_qem2:auto_generated.q_b[32]
q_b[33] <= altsyncram_qem2:auto_generated.q_b[33]
q_b[34] <= altsyncram_qem2:auto_generated.q_b[34]
q_b[35] <= altsyncram_qem2:auto_generated.q_b[35]
q_b[36] <= altsyncram_qem2:auto_generated.q_b[36]
q_b[37] <= altsyncram_qem2:auto_generated.q_b[37]
q_b[38] <= altsyncram_qem2:auto_generated.q_b[38]
q_b[39] <= altsyncram_qem2:auto_generated.q_b[39]
q_b[40] <= altsyncram_qem2:auto_generated.q_b[40]
q_b[41] <= altsyncram_qem2:auto_generated.q_b[41]
q_b[42] <= altsyncram_qem2:auto_generated.q_b[42]
q_b[43] <= altsyncram_qem2:auto_generated.q_b[43]
q_b[44] <= altsyncram_qem2:auto_generated.q_b[44]
q_b[45] <= altsyncram_qem2:auto_generated.q_b[45]
q_b[46] <= altsyncram_qem2:auto_generated.q_b[46]
q_b[47] <= altsyncram_qem2:auto_generated.q_b[47]
q_b[48] <= altsyncram_qem2:auto_generated.q_b[48]
q_b[49] <= altsyncram_qem2:auto_generated.q_b[49]
q_b[50] <= altsyncram_qem2:auto_generated.q_b[50]
q_b[51] <= altsyncram_qem2:auto_generated.q_b[51]
q_b[52] <= altsyncram_qem2:auto_generated.q_b[52]
q_b[53] <= altsyncram_qem2:auto_generated.q_b[53]
q_b[54] <= altsyncram_qem2:auto_generated.q_b[54]
q_b[55] <= altsyncram_qem2:auto_generated.q_b[55]
q_b[56] <= altsyncram_qem2:auto_generated.q_b[56]
q_b[57] <= altsyncram_qem2:auto_generated.q_b[57]
q_b[58] <= altsyncram_qem2:auto_generated.q_b[58]
q_b[59] <= altsyncram_qem2:auto_generated.q_b[59]
q_b[60] <= altsyncram_qem2:auto_generated.q_b[60]
q_b[61] <= altsyncram_qem2:auto_generated.q_b[61]
q_b[62] <= altsyncram_qem2:auto_generated.q_b[62]
q_b[63] <= altsyncram_qem2:auto_generated.q_b[63]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|top|ramblock:inst3|altsyncram:altsyncram_component|altsyncram_qem2:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[9] => ram_block1a30.PORTAADDR9
address_a[9] => ram_block1a31.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[10] => ram_block1a20.PORTAADDR10
address_a[10] => ram_block1a21.PORTAADDR10
address_a[10] => ram_block1a22.PORTAADDR10
address_a[10] => ram_block1a23.PORTAADDR10
address_a[10] => ram_block1a24.PORTAADDR10
address_a[10] => ram_block1a25.PORTAADDR10
address_a[10] => ram_block1a26.PORTAADDR10
address_a[10] => ram_block1a27.PORTAADDR10
address_a[10] => ram_block1a28.PORTAADDR10
address_a[10] => ram_block1a29.PORTAADDR10
address_a[10] => ram_block1a30.PORTAADDR10
address_a[10] => ram_block1a31.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[11] => ram_block1a16.PORTAADDR11
address_a[11] => ram_block1a17.PORTAADDR11
address_a[11] => ram_block1a18.PORTAADDR11
address_a[11] => ram_block1a19.PORTAADDR11
address_a[11] => ram_block1a20.PORTAADDR11
address_a[11] => ram_block1a21.PORTAADDR11
address_a[11] => ram_block1a22.PORTAADDR11
address_a[11] => ram_block1a23.PORTAADDR11
address_a[11] => ram_block1a24.PORTAADDR11
address_a[11] => ram_block1a25.PORTAADDR11
address_a[11] => ram_block1a26.PORTAADDR11
address_a[11] => ram_block1a27.PORTAADDR11
address_a[11] => ram_block1a28.PORTAADDR11
address_a[11] => ram_block1a29.PORTAADDR11
address_a[11] => ram_block1a30.PORTAADDR11
address_a[11] => ram_block1a31.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[12] => ram_block1a6.PORTAADDR12
address_a[12] => ram_block1a7.PORTAADDR12
address_a[12] => ram_block1a8.PORTAADDR12
address_a[12] => ram_block1a9.PORTAADDR12
address_a[12] => ram_block1a10.PORTAADDR12
address_a[12] => ram_block1a11.PORTAADDR12
address_a[12] => ram_block1a12.PORTAADDR12
address_a[12] => ram_block1a13.PORTAADDR12
address_a[12] => ram_block1a14.PORTAADDR12
address_a[12] => ram_block1a15.PORTAADDR12
address_a[12] => ram_block1a16.PORTAADDR12
address_a[12] => ram_block1a17.PORTAADDR12
address_a[12] => ram_block1a18.PORTAADDR12
address_a[12] => ram_block1a19.PORTAADDR12
address_a[12] => ram_block1a20.PORTAADDR12
address_a[12] => ram_block1a21.PORTAADDR12
address_a[12] => ram_block1a22.PORTAADDR12
address_a[12] => ram_block1a23.PORTAADDR12
address_a[12] => ram_block1a24.PORTAADDR12
address_a[12] => ram_block1a25.PORTAADDR12
address_a[12] => ram_block1a26.PORTAADDR12
address_a[12] => ram_block1a27.PORTAADDR12
address_a[12] => ram_block1a28.PORTAADDR12
address_a[12] => ram_block1a29.PORTAADDR12
address_a[12] => ram_block1a30.PORTAADDR12
address_a[12] => ram_block1a31.PORTAADDR12
address_a[13] => address_reg_a[0].DATAIN
address_a[13] => decode_8la:decode2.data[0]
address_a[13] => decode_11a:rden_decode_a.data[0]
address_a[14] => address_reg_a[1].DATAIN
address_a[14] => decode_8la:decode2.data[1]
address_a[14] => decode_11a:rden_decode_a.data[1]
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[7] => ram_block1a18.PORTBADDR7
address_b[7] => ram_block1a19.PORTBADDR7
address_b[7] => ram_block1a20.PORTBADDR7
address_b[7] => ram_block1a21.PORTBADDR7
address_b[7] => ram_block1a22.PORTBADDR7
address_b[7] => ram_block1a23.PORTBADDR7
address_b[7] => ram_block1a24.PORTBADDR7
address_b[7] => ram_block1a25.PORTBADDR7
address_b[7] => ram_block1a26.PORTBADDR7
address_b[7] => ram_block1a27.PORTBADDR7
address_b[7] => ram_block1a28.PORTBADDR7
address_b[7] => ram_block1a29.PORTBADDR7
address_b[7] => ram_block1a30.PORTBADDR7
address_b[7] => ram_block1a31.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[8] => ram_block1a9.PORTBADDR8
address_b[8] => ram_block1a10.PORTBADDR8
address_b[8] => ram_block1a11.PORTBADDR8
address_b[8] => ram_block1a12.PORTBADDR8
address_b[8] => ram_block1a13.PORTBADDR8
address_b[8] => ram_block1a14.PORTBADDR8
address_b[8] => ram_block1a15.PORTBADDR8
address_b[8] => ram_block1a16.PORTBADDR8
address_b[8] => ram_block1a17.PORTBADDR8
address_b[8] => ram_block1a18.PORTBADDR8
address_b[8] => ram_block1a19.PORTBADDR8
address_b[8] => ram_block1a20.PORTBADDR8
address_b[8] => ram_block1a21.PORTBADDR8
address_b[8] => ram_block1a22.PORTBADDR8
address_b[8] => ram_block1a23.PORTBADDR8
address_b[8] => ram_block1a24.PORTBADDR8
address_b[8] => ram_block1a25.PORTBADDR8
address_b[8] => ram_block1a26.PORTBADDR8
address_b[8] => ram_block1a27.PORTBADDR8
address_b[8] => ram_block1a28.PORTBADDR8
address_b[8] => ram_block1a29.PORTBADDR8
address_b[8] => ram_block1a30.PORTBADDR8
address_b[8] => ram_block1a31.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
address_b[9] => ram_block1a8.PORTBADDR9
address_b[9] => ram_block1a9.PORTBADDR9
address_b[9] => ram_block1a10.PORTBADDR9
address_b[9] => ram_block1a11.PORTBADDR9
address_b[9] => ram_block1a12.PORTBADDR9
address_b[9] => ram_block1a13.PORTBADDR9
address_b[9] => ram_block1a14.PORTBADDR9
address_b[9] => ram_block1a15.PORTBADDR9
address_b[9] => ram_block1a16.PORTBADDR9
address_b[9] => ram_block1a17.PORTBADDR9
address_b[9] => ram_block1a18.PORTBADDR9
address_b[9] => ram_block1a19.PORTBADDR9
address_b[9] => ram_block1a20.PORTBADDR9
address_b[9] => ram_block1a21.PORTBADDR9
address_b[9] => ram_block1a22.PORTBADDR9
address_b[9] => ram_block1a23.PORTBADDR9
address_b[9] => ram_block1a24.PORTBADDR9
address_b[9] => ram_block1a25.PORTBADDR9
address_b[9] => ram_block1a26.PORTBADDR9
address_b[9] => ram_block1a27.PORTBADDR9
address_b[9] => ram_block1a28.PORTBADDR9
address_b[9] => ram_block1a29.PORTBADDR9
address_b[9] => ram_block1a30.PORTBADDR9
address_b[9] => ram_block1a31.PORTBADDR9
address_b[10] => address_reg_b[0].DATAIN
address_b[10] => decode_8la:decode3.data[0]
address_b[10] => decode_11a:rden_decode_b.data[0]
address_b[11] => address_reg_b[1].DATAIN
address_b[11] => decode_8la:decode3.data[1]
address_b[11] => decode_11a:rden_decode_b.data[1]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a8.CLK1
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a9.CLK1
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a10.CLK1
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a11.CLK1
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a12.CLK1
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a13.CLK1
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a14.CLK1
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a15.CLK1
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a16.CLK1
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a17.CLK1
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a18.CLK1
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a19.CLK1
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a20.CLK1
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a21.CLK1
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a22.CLK1
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a23.CLK1
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a24.CLK1
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a25.CLK1
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a26.CLK1
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a27.CLK1
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a28.CLK1
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a29.CLK1
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a30.CLK1
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a31.CLK1
clock0 => address_reg_a[1].CLK
clock0 => address_reg_a[0].CLK
clock0 => address_reg_b[1].CLK
clock0 => address_reg_b[0].CLK
clock0 => out_address_reg_a[1].CLK
clock0 => out_address_reg_a[0].CLK
clock0 => out_address_reg_b[1].CLK
clock0 => out_address_reg_b[0].CLK
data_a[0] => ram_block1a0.PORTADATAIN
data_a[0] => ram_block1a8.PORTADATAIN
data_a[0] => ram_block1a16.PORTADATAIN
data_a[0] => ram_block1a24.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[1] => ram_block1a9.PORTADATAIN
data_a[1] => ram_block1a17.PORTADATAIN
data_a[1] => ram_block1a25.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[2] => ram_block1a10.PORTADATAIN
data_a[2] => ram_block1a18.PORTADATAIN
data_a[2] => ram_block1a26.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[3] => ram_block1a11.PORTADATAIN
data_a[3] => ram_block1a19.PORTADATAIN
data_a[3] => ram_block1a27.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[4] => ram_block1a12.PORTADATAIN
data_a[4] => ram_block1a20.PORTADATAIN
data_a[4] => ram_block1a28.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[5] => ram_block1a13.PORTADATAIN
data_a[5] => ram_block1a21.PORTADATAIN
data_a[5] => ram_block1a29.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[6] => ram_block1a14.PORTADATAIN
data_a[6] => ram_block1a22.PORTADATAIN
data_a[6] => ram_block1a30.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[7] => ram_block1a15.PORTADATAIN
data_a[7] => ram_block1a23.PORTADATAIN
data_a[7] => ram_block1a31.PORTADATAIN
data_b[0] => ram_block1a0.PORTBDATAIN
data_b[0] => ram_block1a8.PORTBDATAIN
data_b[0] => ram_block1a16.PORTBDATAIN
data_b[0] => ram_block1a24.PORTBDATAIN
data_b[1] => ram_block1a1.PORTBDATAIN
data_b[1] => ram_block1a9.PORTBDATAIN
data_b[1] => ram_block1a17.PORTBDATAIN
data_b[1] => ram_block1a25.PORTBDATAIN
data_b[2] => ram_block1a2.PORTBDATAIN
data_b[2] => ram_block1a10.PORTBDATAIN
data_b[2] => ram_block1a18.PORTBDATAIN
data_b[2] => ram_block1a26.PORTBDATAIN
data_b[3] => ram_block1a3.PORTBDATAIN
data_b[3] => ram_block1a11.PORTBDATAIN
data_b[3] => ram_block1a19.PORTBDATAIN
data_b[3] => ram_block1a27.PORTBDATAIN
data_b[4] => ram_block1a4.PORTBDATAIN
data_b[4] => ram_block1a12.PORTBDATAIN
data_b[4] => ram_block1a20.PORTBDATAIN
data_b[4] => ram_block1a28.PORTBDATAIN
data_b[5] => ram_block1a5.PORTBDATAIN
data_b[5] => ram_block1a13.PORTBDATAIN
data_b[5] => ram_block1a21.PORTBDATAIN
data_b[5] => ram_block1a29.PORTBDATAIN
data_b[6] => ram_block1a6.PORTBDATAIN
data_b[6] => ram_block1a14.PORTBDATAIN
data_b[6] => ram_block1a22.PORTBDATAIN
data_b[6] => ram_block1a30.PORTBDATAIN
data_b[7] => ram_block1a7.PORTBDATAIN
data_b[7] => ram_block1a15.PORTBDATAIN
data_b[7] => ram_block1a23.PORTBDATAIN
data_b[7] => ram_block1a31.PORTBDATAIN
data_b[8] => ram_block1a0.PORTBDATAIN1
data_b[8] => ram_block1a8.PORTBDATAIN1
data_b[8] => ram_block1a16.PORTBDATAIN1
data_b[8] => ram_block1a24.PORTBDATAIN1
data_b[9] => ram_block1a1.PORTBDATAIN1
data_b[9] => ram_block1a9.PORTBDATAIN1
data_b[9] => ram_block1a17.PORTBDATAIN1
data_b[9] => ram_block1a25.PORTBDATAIN1
data_b[10] => ram_block1a2.PORTBDATAIN1
data_b[10] => ram_block1a10.PORTBDATAIN1
data_b[10] => ram_block1a18.PORTBDATAIN1
data_b[10] => ram_block1a26.PORTBDATAIN1
data_b[11] => ram_block1a3.PORTBDATAIN1
data_b[11] => ram_block1a11.PORTBDATAIN1
data_b[11] => ram_block1a19.PORTBDATAIN1
data_b[11] => ram_block1a27.PORTBDATAIN1
data_b[12] => ram_block1a4.PORTBDATAIN1
data_b[12] => ram_block1a12.PORTBDATAIN1
data_b[12] => ram_block1a20.PORTBDATAIN1
data_b[12] => ram_block1a28.PORTBDATAIN1
data_b[13] => ram_block1a5.PORTBDATAIN1
data_b[13] => ram_block1a13.PORTBDATAIN1
data_b[13] => ram_block1a21.PORTBDATAIN1
data_b[13] => ram_block1a29.PORTBDATAIN1
data_b[14] => ram_block1a6.PORTBDATAIN1
data_b[14] => ram_block1a14.PORTBDATAIN1
data_b[14] => ram_block1a22.PORTBDATAIN1
data_b[14] => ram_block1a30.PORTBDATAIN1
data_b[15] => ram_block1a7.PORTBDATAIN1
data_b[15] => ram_block1a15.PORTBDATAIN1
data_b[15] => ram_block1a23.PORTBDATAIN1
data_b[15] => ram_block1a31.PORTBDATAIN1
data_b[16] => ram_block1a0.PORTBDATAIN2
data_b[16] => ram_block1a8.PORTBDATAIN2
data_b[16] => ram_block1a16.PORTBDATAIN2
data_b[16] => ram_block1a24.PORTBDATAIN2
data_b[17] => ram_block1a1.PORTBDATAIN2
data_b[17] => ram_block1a9.PORTBDATAIN2
data_b[17] => ram_block1a17.PORTBDATAIN2
data_b[17] => ram_block1a25.PORTBDATAIN2
data_b[18] => ram_block1a2.PORTBDATAIN2
data_b[18] => ram_block1a10.PORTBDATAIN2
data_b[18] => ram_block1a18.PORTBDATAIN2
data_b[18] => ram_block1a26.PORTBDATAIN2
data_b[19] => ram_block1a3.PORTBDATAIN2
data_b[19] => ram_block1a11.PORTBDATAIN2
data_b[19] => ram_block1a19.PORTBDATAIN2
data_b[19] => ram_block1a27.PORTBDATAIN2
data_b[20] => ram_block1a4.PORTBDATAIN2
data_b[20] => ram_block1a12.PORTBDATAIN2
data_b[20] => ram_block1a20.PORTBDATAIN2
data_b[20] => ram_block1a28.PORTBDATAIN2
data_b[21] => ram_block1a5.PORTBDATAIN2
data_b[21] => ram_block1a13.PORTBDATAIN2
data_b[21] => ram_block1a21.PORTBDATAIN2
data_b[21] => ram_block1a29.PORTBDATAIN2
data_b[22] => ram_block1a6.PORTBDATAIN2
data_b[22] => ram_block1a14.PORTBDATAIN2
data_b[22] => ram_block1a22.PORTBDATAIN2
data_b[22] => ram_block1a30.PORTBDATAIN2
data_b[23] => ram_block1a7.PORTBDATAIN2
data_b[23] => ram_block1a15.PORTBDATAIN2
data_b[23] => ram_block1a23.PORTBDATAIN2
data_b[23] => ram_block1a31.PORTBDATAIN2
data_b[24] => ram_block1a0.PORTBDATAIN3
data_b[24] => ram_block1a8.PORTBDATAIN3
data_b[24] => ram_block1a16.PORTBDATAIN3
data_b[24] => ram_block1a24.PORTBDATAIN3
data_b[25] => ram_block1a1.PORTBDATAIN3
data_b[25] => ram_block1a9.PORTBDATAIN3
data_b[25] => ram_block1a17.PORTBDATAIN3
data_b[25] => ram_block1a25.PORTBDATAIN3
data_b[26] => ram_block1a2.PORTBDATAIN3
data_b[26] => ram_block1a10.PORTBDATAIN3
data_b[26] => ram_block1a18.PORTBDATAIN3
data_b[26] => ram_block1a26.PORTBDATAIN3
data_b[27] => ram_block1a3.PORTBDATAIN3
data_b[27] => ram_block1a11.PORTBDATAIN3
data_b[27] => ram_block1a19.PORTBDATAIN3
data_b[27] => ram_block1a27.PORTBDATAIN3
data_b[28] => ram_block1a4.PORTBDATAIN3
data_b[28] => ram_block1a12.PORTBDATAIN3
data_b[28] => ram_block1a20.PORTBDATAIN3
data_b[28] => ram_block1a28.PORTBDATAIN3
data_b[29] => ram_block1a5.PORTBDATAIN3
data_b[29] => ram_block1a13.PORTBDATAIN3
data_b[29] => ram_block1a21.PORTBDATAIN3
data_b[29] => ram_block1a29.PORTBDATAIN3
data_b[30] => ram_block1a6.PORTBDATAIN3
data_b[30] => ram_block1a14.PORTBDATAIN3
data_b[30] => ram_block1a22.PORTBDATAIN3
data_b[30] => ram_block1a30.PORTBDATAIN3
data_b[31] => ram_block1a7.PORTBDATAIN3
data_b[31] => ram_block1a15.PORTBDATAIN3
data_b[31] => ram_block1a23.PORTBDATAIN3
data_b[31] => ram_block1a31.PORTBDATAIN3
data_b[32] => ram_block1a0.PORTBDATAIN4
data_b[32] => ram_block1a8.PORTBDATAIN4
data_b[32] => ram_block1a16.PORTBDATAIN4
data_b[32] => ram_block1a24.PORTBDATAIN4
data_b[33] => ram_block1a1.PORTBDATAIN4
data_b[33] => ram_block1a9.PORTBDATAIN4
data_b[33] => ram_block1a17.PORTBDATAIN4
data_b[33] => ram_block1a25.PORTBDATAIN4
data_b[34] => ram_block1a2.PORTBDATAIN4
data_b[34] => ram_block1a10.PORTBDATAIN4
data_b[34] => ram_block1a18.PORTBDATAIN4
data_b[34] => ram_block1a26.PORTBDATAIN4
data_b[35] => ram_block1a3.PORTBDATAIN4
data_b[35] => ram_block1a11.PORTBDATAIN4
data_b[35] => ram_block1a19.PORTBDATAIN4
data_b[35] => ram_block1a27.PORTBDATAIN4
data_b[36] => ram_block1a4.PORTBDATAIN4
data_b[36] => ram_block1a12.PORTBDATAIN4
data_b[36] => ram_block1a20.PORTBDATAIN4
data_b[36] => ram_block1a28.PORTBDATAIN4
data_b[37] => ram_block1a5.PORTBDATAIN4
data_b[37] => ram_block1a13.PORTBDATAIN4
data_b[37] => ram_block1a21.PORTBDATAIN4
data_b[37] => ram_block1a29.PORTBDATAIN4
data_b[38] => ram_block1a6.PORTBDATAIN4
data_b[38] => ram_block1a14.PORTBDATAIN4
data_b[38] => ram_block1a22.PORTBDATAIN4
data_b[38] => ram_block1a30.PORTBDATAIN4
data_b[39] => ram_block1a7.PORTBDATAIN4
data_b[39] => ram_block1a15.PORTBDATAIN4
data_b[39] => ram_block1a23.PORTBDATAIN4
data_b[39] => ram_block1a31.PORTBDATAIN4
data_b[40] => ram_block1a0.PORTBDATAIN5
data_b[40] => ram_block1a8.PORTBDATAIN5
data_b[40] => ram_block1a16.PORTBDATAIN5
data_b[40] => ram_block1a24.PORTBDATAIN5
data_b[41] => ram_block1a1.PORTBDATAIN5
data_b[41] => ram_block1a9.PORTBDATAIN5
data_b[41] => ram_block1a17.PORTBDATAIN5
data_b[41] => ram_block1a25.PORTBDATAIN5
data_b[42] => ram_block1a2.PORTBDATAIN5
data_b[42] => ram_block1a10.PORTBDATAIN5
data_b[42] => ram_block1a18.PORTBDATAIN5
data_b[42] => ram_block1a26.PORTBDATAIN5
data_b[43] => ram_block1a3.PORTBDATAIN5
data_b[43] => ram_block1a11.PORTBDATAIN5
data_b[43] => ram_block1a19.PORTBDATAIN5
data_b[43] => ram_block1a27.PORTBDATAIN5
data_b[44] => ram_block1a4.PORTBDATAIN5
data_b[44] => ram_block1a12.PORTBDATAIN5
data_b[44] => ram_block1a20.PORTBDATAIN5
data_b[44] => ram_block1a28.PORTBDATAIN5
data_b[45] => ram_block1a5.PORTBDATAIN5
data_b[45] => ram_block1a13.PORTBDATAIN5
data_b[45] => ram_block1a21.PORTBDATAIN5
data_b[45] => ram_block1a29.PORTBDATAIN5
data_b[46] => ram_block1a6.PORTBDATAIN5
data_b[46] => ram_block1a14.PORTBDATAIN5
data_b[46] => ram_block1a22.PORTBDATAIN5
data_b[46] => ram_block1a30.PORTBDATAIN5
data_b[47] => ram_block1a7.PORTBDATAIN5
data_b[47] => ram_block1a15.PORTBDATAIN5
data_b[47] => ram_block1a23.PORTBDATAIN5
data_b[47] => ram_block1a31.PORTBDATAIN5
data_b[48] => ram_block1a0.PORTBDATAIN6
data_b[48] => ram_block1a8.PORTBDATAIN6
data_b[48] => ram_block1a16.PORTBDATAIN6
data_b[48] => ram_block1a24.PORTBDATAIN6
data_b[49] => ram_block1a1.PORTBDATAIN6
data_b[49] => ram_block1a9.PORTBDATAIN6
data_b[49] => ram_block1a17.PORTBDATAIN6
data_b[49] => ram_block1a25.PORTBDATAIN6
data_b[50] => ram_block1a2.PORTBDATAIN6
data_b[50] => ram_block1a10.PORTBDATAIN6
data_b[50] => ram_block1a18.PORTBDATAIN6
data_b[50] => ram_block1a26.PORTBDATAIN6
data_b[51] => ram_block1a3.PORTBDATAIN6
data_b[51] => ram_block1a11.PORTBDATAIN6
data_b[51] => ram_block1a19.PORTBDATAIN6
data_b[51] => ram_block1a27.PORTBDATAIN6
data_b[52] => ram_block1a4.PORTBDATAIN6
data_b[52] => ram_block1a12.PORTBDATAIN6
data_b[52] => ram_block1a20.PORTBDATAIN6
data_b[52] => ram_block1a28.PORTBDATAIN6
data_b[53] => ram_block1a5.PORTBDATAIN6
data_b[53] => ram_block1a13.PORTBDATAIN6
data_b[53] => ram_block1a21.PORTBDATAIN6
data_b[53] => ram_block1a29.PORTBDATAIN6
data_b[54] => ram_block1a6.PORTBDATAIN6
data_b[54] => ram_block1a14.PORTBDATAIN6
data_b[54] => ram_block1a22.PORTBDATAIN6
data_b[54] => ram_block1a30.PORTBDATAIN6
data_b[55] => ram_block1a7.PORTBDATAIN6
data_b[55] => ram_block1a15.PORTBDATAIN6
data_b[55] => ram_block1a23.PORTBDATAIN6
data_b[55] => ram_block1a31.PORTBDATAIN6
data_b[56] => ram_block1a0.PORTBDATAIN7
data_b[56] => ram_block1a8.PORTBDATAIN7
data_b[56] => ram_block1a16.PORTBDATAIN7
data_b[56] => ram_block1a24.PORTBDATAIN7
data_b[57] => ram_block1a1.PORTBDATAIN7
data_b[57] => ram_block1a9.PORTBDATAIN7
data_b[57] => ram_block1a17.PORTBDATAIN7
data_b[57] => ram_block1a25.PORTBDATAIN7
data_b[58] => ram_block1a2.PORTBDATAIN7
data_b[58] => ram_block1a10.PORTBDATAIN7
data_b[58] => ram_block1a18.PORTBDATAIN7
data_b[58] => ram_block1a26.PORTBDATAIN7
data_b[59] => ram_block1a3.PORTBDATAIN7
data_b[59] => ram_block1a11.PORTBDATAIN7
data_b[59] => ram_block1a19.PORTBDATAIN7
data_b[59] => ram_block1a27.PORTBDATAIN7
data_b[60] => ram_block1a4.PORTBDATAIN7
data_b[60] => ram_block1a12.PORTBDATAIN7
data_b[60] => ram_block1a20.PORTBDATAIN7
data_b[60] => ram_block1a28.PORTBDATAIN7
data_b[61] => ram_block1a5.PORTBDATAIN7
data_b[61] => ram_block1a13.PORTBDATAIN7
data_b[61] => ram_block1a21.PORTBDATAIN7
data_b[61] => ram_block1a29.PORTBDATAIN7
data_b[62] => ram_block1a6.PORTBDATAIN7
data_b[62] => ram_block1a14.PORTBDATAIN7
data_b[62] => ram_block1a22.PORTBDATAIN7
data_b[62] => ram_block1a30.PORTBDATAIN7
data_b[63] => ram_block1a7.PORTBDATAIN7
data_b[63] => ram_block1a15.PORTBDATAIN7
data_b[63] => ram_block1a23.PORTBDATAIN7
data_b[63] => ram_block1a31.PORTBDATAIN7
q_a[0] <= mux_ofb:mux4.result[0]
q_a[1] <= mux_ofb:mux4.result[1]
q_a[2] <= mux_ofb:mux4.result[2]
q_a[3] <= mux_ofb:mux4.result[3]
q_a[4] <= mux_ofb:mux4.result[4]
q_a[5] <= mux_ofb:mux4.result[5]
q_a[6] <= mux_ofb:mux4.result[6]
q_a[7] <= mux_ofb:mux4.result[7]
q_b[0] <= mux_ahb:mux5.result[0]
q_b[1] <= mux_ahb:mux5.result[1]
q_b[2] <= mux_ahb:mux5.result[2]
q_b[3] <= mux_ahb:mux5.result[3]
q_b[4] <= mux_ahb:mux5.result[4]
q_b[5] <= mux_ahb:mux5.result[5]
q_b[6] <= mux_ahb:mux5.result[6]
q_b[7] <= mux_ahb:mux5.result[7]
q_b[8] <= mux_ahb:mux5.result[8]
q_b[9] <= mux_ahb:mux5.result[9]
q_b[10] <= mux_ahb:mux5.result[10]
q_b[11] <= mux_ahb:mux5.result[11]
q_b[12] <= mux_ahb:mux5.result[12]
q_b[13] <= mux_ahb:mux5.result[13]
q_b[14] <= mux_ahb:mux5.result[14]
q_b[15] <= mux_ahb:mux5.result[15]
q_b[16] <= mux_ahb:mux5.result[16]
q_b[17] <= mux_ahb:mux5.result[17]
q_b[18] <= mux_ahb:mux5.result[18]
q_b[19] <= mux_ahb:mux5.result[19]
q_b[20] <= mux_ahb:mux5.result[20]
q_b[21] <= mux_ahb:mux5.result[21]
q_b[22] <= mux_ahb:mux5.result[22]
q_b[23] <= mux_ahb:mux5.result[23]
q_b[24] <= mux_ahb:mux5.result[24]
q_b[25] <= mux_ahb:mux5.result[25]
q_b[26] <= mux_ahb:mux5.result[26]
q_b[27] <= mux_ahb:mux5.result[27]
q_b[28] <= mux_ahb:mux5.result[28]
q_b[29] <= mux_ahb:mux5.result[29]
q_b[30] <= mux_ahb:mux5.result[30]
q_b[31] <= mux_ahb:mux5.result[31]
q_b[32] <= mux_ahb:mux5.result[32]
q_b[33] <= mux_ahb:mux5.result[33]
q_b[34] <= mux_ahb:mux5.result[34]
q_b[35] <= mux_ahb:mux5.result[35]
q_b[36] <= mux_ahb:mux5.result[36]
q_b[37] <= mux_ahb:mux5.result[37]
q_b[38] <= mux_ahb:mux5.result[38]
q_b[39] <= mux_ahb:mux5.result[39]
q_b[40] <= mux_ahb:mux5.result[40]
q_b[41] <= mux_ahb:mux5.result[41]
q_b[42] <= mux_ahb:mux5.result[42]
q_b[43] <= mux_ahb:mux5.result[43]
q_b[44] <= mux_ahb:mux5.result[44]
q_b[45] <= mux_ahb:mux5.result[45]
q_b[46] <= mux_ahb:mux5.result[46]
q_b[47] <= mux_ahb:mux5.result[47]
q_b[48] <= mux_ahb:mux5.result[48]
q_b[49] <= mux_ahb:mux5.result[49]
q_b[50] <= mux_ahb:mux5.result[50]
q_b[51] <= mux_ahb:mux5.result[51]
q_b[52] <= mux_ahb:mux5.result[52]
q_b[53] <= mux_ahb:mux5.result[53]
q_b[54] <= mux_ahb:mux5.result[54]
q_b[55] <= mux_ahb:mux5.result[55]
q_b[56] <= mux_ahb:mux5.result[56]
q_b[57] <= mux_ahb:mux5.result[57]
q_b[58] <= mux_ahb:mux5.result[58]
q_b[59] <= mux_ahb:mux5.result[59]
q_b[60] <= mux_ahb:mux5.result[60]
q_b[61] <= mux_ahb:mux5.result[61]
q_b[62] <= mux_ahb:mux5.result[62]
q_b[63] <= mux_ahb:mux5.result[63]
wren_a => decode_8la:decode2.enable
wren_b => decode_8la:decode3.enable


|top|ramblock:inst3|altsyncram:altsyncram_component|altsyncram_qem2:auto_generated|decode_8la:decode2
data[0] => w_anode1173w[1].IN0
data[0] => w_anode1186w[1].IN1
data[0] => w_anode1194w[1].IN0
data[0] => w_anode1202w[1].IN1
data[1] => w_anode1173w[2].IN0
data[1] => w_anode1186w[2].IN0
data[1] => w_anode1194w[2].IN1
data[1] => w_anode1202w[2].IN1
enable => w_anode1173w[1].IN0
enable => w_anode1186w[1].IN0
enable => w_anode1194w[1].IN0
enable => w_anode1202w[1].IN0
eq[0] <= w_anode1173w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode1186w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode1194w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode1202w[2].DB_MAX_OUTPUT_PORT_TYPE


|top|ramblock:inst3|altsyncram:altsyncram_component|altsyncram_qem2:auto_generated|decode_8la:decode3
data[0] => w_anode1173w[1].IN0
data[0] => w_anode1186w[1].IN1
data[0] => w_anode1194w[1].IN0
data[0] => w_anode1202w[1].IN1
data[1] => w_anode1173w[2].IN0
data[1] => w_anode1186w[2].IN0
data[1] => w_anode1194w[2].IN1
data[1] => w_anode1202w[2].IN1
enable => w_anode1173w[1].IN0
enable => w_anode1186w[1].IN0
enable => w_anode1194w[1].IN0
enable => w_anode1202w[1].IN0
eq[0] <= w_anode1173w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode1186w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode1194w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode1202w[2].DB_MAX_OUTPUT_PORT_TYPE


|top|ramblock:inst3|altsyncram:altsyncram_component|altsyncram_qem2:auto_generated|decode_11a:rden_decode_a
data[0] => w_anode1211w[1].IN0
data[0] => w_anode1225w[1].IN1
data[0] => w_anode1234w[1].IN0
data[0] => w_anode1243w[1].IN1
data[1] => w_anode1211w[2].IN0
data[1] => w_anode1225w[2].IN0
data[1] => w_anode1234w[2].IN1
data[1] => w_anode1243w[2].IN1
eq[0] <= w_anode1211w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode1225w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode1234w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode1243w[2].DB_MAX_OUTPUT_PORT_TYPE


|top|ramblock:inst3|altsyncram:altsyncram_component|altsyncram_qem2:auto_generated|decode_11a:rden_decode_b
data[0] => w_anode1211w[1].IN0
data[0] => w_anode1225w[1].IN1
data[0] => w_anode1234w[1].IN0
data[0] => w_anode1243w[1].IN1
data[1] => w_anode1211w[2].IN0
data[1] => w_anode1225w[2].IN0
data[1] => w_anode1234w[2].IN1
data[1] => w_anode1243w[2].IN1
eq[0] <= w_anode1211w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode1225w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode1234w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode1243w[2].DB_MAX_OUTPUT_PORT_TYPE


|top|ramblock:inst3|altsyncram:altsyncram_component|altsyncram_qem2:auto_generated|mux_ofb:mux4
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w2_n0_mux_dataout.IN1
data[3] => l1_w3_n0_mux_dataout.IN1
data[4] => l1_w4_n0_mux_dataout.IN1
data[5] => l1_w5_n0_mux_dataout.IN1
data[6] => l1_w6_n0_mux_dataout.IN1
data[7] => l1_w7_n0_mux_dataout.IN1
data[8] => l1_w0_n0_mux_dataout.IN1
data[9] => l1_w1_n0_mux_dataout.IN1
data[10] => l1_w2_n0_mux_dataout.IN1
data[11] => l1_w3_n0_mux_dataout.IN1
data[12] => l1_w4_n0_mux_dataout.IN1
data[13] => l1_w5_n0_mux_dataout.IN1
data[14] => l1_w6_n0_mux_dataout.IN1
data[15] => l1_w7_n0_mux_dataout.IN1
data[16] => l1_w0_n1_mux_dataout.IN1
data[17] => l1_w1_n1_mux_dataout.IN1
data[18] => l1_w2_n1_mux_dataout.IN1
data[19] => l1_w3_n1_mux_dataout.IN1
data[20] => l1_w4_n1_mux_dataout.IN1
data[21] => l1_w5_n1_mux_dataout.IN1
data[22] => l1_w6_n1_mux_dataout.IN1
data[23] => l1_w7_n1_mux_dataout.IN1
data[24] => l1_w0_n1_mux_dataout.IN1
data[25] => l1_w1_n1_mux_dataout.IN1
data[26] => l1_w2_n1_mux_dataout.IN1
data[27] => l1_w3_n1_mux_dataout.IN1
data[28] => l1_w4_n1_mux_dataout.IN1
data[29] => l1_w5_n1_mux_dataout.IN1
data[30] => l1_w6_n1_mux_dataout.IN1
data[31] => l1_w7_n1_mux_dataout.IN1
result[0] <= l2_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l2_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l2_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l2_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l2_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l2_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l2_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l2_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[1] => l2_w0_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w3_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w4_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w5_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w6_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w7_n0_mux_dataout.IN0
sel[1] => _.IN0


|top|ramblock:inst3|altsyncram:altsyncram_component|altsyncram_qem2:auto_generated|mux_ahb:mux5
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w2_n0_mux_dataout.IN1
data[3] => l1_w3_n0_mux_dataout.IN1
data[4] => l1_w4_n0_mux_dataout.IN1
data[5] => l1_w5_n0_mux_dataout.IN1
data[6] => l1_w6_n0_mux_dataout.IN1
data[7] => l1_w7_n0_mux_dataout.IN1
data[8] => l1_w8_n0_mux_dataout.IN1
data[9] => l1_w9_n0_mux_dataout.IN1
data[10] => l1_w10_n0_mux_dataout.IN1
data[11] => l1_w11_n0_mux_dataout.IN1
data[12] => l1_w12_n0_mux_dataout.IN1
data[13] => l1_w13_n0_mux_dataout.IN1
data[14] => l1_w14_n0_mux_dataout.IN1
data[15] => l1_w15_n0_mux_dataout.IN1
data[16] => l1_w16_n0_mux_dataout.IN1
data[17] => l1_w17_n0_mux_dataout.IN1
data[18] => l1_w18_n0_mux_dataout.IN1
data[19] => l1_w19_n0_mux_dataout.IN1
data[20] => l1_w20_n0_mux_dataout.IN1
data[21] => l1_w21_n0_mux_dataout.IN1
data[22] => l1_w22_n0_mux_dataout.IN1
data[23] => l1_w23_n0_mux_dataout.IN1
data[24] => l1_w24_n0_mux_dataout.IN1
data[25] => l1_w25_n0_mux_dataout.IN1
data[26] => l1_w26_n0_mux_dataout.IN1
data[27] => l1_w27_n0_mux_dataout.IN1
data[28] => l1_w28_n0_mux_dataout.IN1
data[29] => l1_w29_n0_mux_dataout.IN1
data[30] => l1_w30_n0_mux_dataout.IN1
data[31] => l1_w31_n0_mux_dataout.IN1
data[32] => l1_w32_n0_mux_dataout.IN1
data[33] => l1_w33_n0_mux_dataout.IN1
data[34] => l1_w34_n0_mux_dataout.IN1
data[35] => l1_w35_n0_mux_dataout.IN1
data[36] => l1_w36_n0_mux_dataout.IN1
data[37] => l1_w37_n0_mux_dataout.IN1
data[38] => l1_w38_n0_mux_dataout.IN1
data[39] => l1_w39_n0_mux_dataout.IN1
data[40] => l1_w40_n0_mux_dataout.IN1
data[41] => l1_w41_n0_mux_dataout.IN1
data[42] => l1_w42_n0_mux_dataout.IN1
data[43] => l1_w43_n0_mux_dataout.IN1
data[44] => l1_w44_n0_mux_dataout.IN1
data[45] => l1_w45_n0_mux_dataout.IN1
data[46] => l1_w46_n0_mux_dataout.IN1
data[47] => l1_w47_n0_mux_dataout.IN1
data[48] => l1_w48_n0_mux_dataout.IN1
data[49] => l1_w49_n0_mux_dataout.IN1
data[50] => l1_w50_n0_mux_dataout.IN1
data[51] => l1_w51_n0_mux_dataout.IN1
data[52] => l1_w52_n0_mux_dataout.IN1
data[53] => l1_w53_n0_mux_dataout.IN1
data[54] => l1_w54_n0_mux_dataout.IN1
data[55] => l1_w55_n0_mux_dataout.IN1
data[56] => l1_w56_n0_mux_dataout.IN1
data[57] => l1_w57_n0_mux_dataout.IN1
data[58] => l1_w58_n0_mux_dataout.IN1
data[59] => l1_w59_n0_mux_dataout.IN1
data[60] => l1_w60_n0_mux_dataout.IN1
data[61] => l1_w61_n0_mux_dataout.IN1
data[62] => l1_w62_n0_mux_dataout.IN1
data[63] => l1_w63_n0_mux_dataout.IN1
data[64] => l1_w0_n0_mux_dataout.IN1
data[65] => l1_w1_n0_mux_dataout.IN1
data[66] => l1_w2_n0_mux_dataout.IN1
data[67] => l1_w3_n0_mux_dataout.IN1
data[68] => l1_w4_n0_mux_dataout.IN1
data[69] => l1_w5_n0_mux_dataout.IN1
data[70] => l1_w6_n0_mux_dataout.IN1
data[71] => l1_w7_n0_mux_dataout.IN1
data[72] => l1_w8_n0_mux_dataout.IN1
data[73] => l1_w9_n0_mux_dataout.IN1
data[74] => l1_w10_n0_mux_dataout.IN1
data[75] => l1_w11_n0_mux_dataout.IN1
data[76] => l1_w12_n0_mux_dataout.IN1
data[77] => l1_w13_n0_mux_dataout.IN1
data[78] => l1_w14_n0_mux_dataout.IN1
data[79] => l1_w15_n0_mux_dataout.IN1
data[80] => l1_w16_n0_mux_dataout.IN1
data[81] => l1_w17_n0_mux_dataout.IN1
data[82] => l1_w18_n0_mux_dataout.IN1
data[83] => l1_w19_n0_mux_dataout.IN1
data[84] => l1_w20_n0_mux_dataout.IN1
data[85] => l1_w21_n0_mux_dataout.IN1
data[86] => l1_w22_n0_mux_dataout.IN1
data[87] => l1_w23_n0_mux_dataout.IN1
data[88] => l1_w24_n0_mux_dataout.IN1
data[89] => l1_w25_n0_mux_dataout.IN1
data[90] => l1_w26_n0_mux_dataout.IN1
data[91] => l1_w27_n0_mux_dataout.IN1
data[92] => l1_w28_n0_mux_dataout.IN1
data[93] => l1_w29_n0_mux_dataout.IN1
data[94] => l1_w30_n0_mux_dataout.IN1
data[95] => l1_w31_n0_mux_dataout.IN1
data[96] => l1_w32_n0_mux_dataout.IN1
data[97] => l1_w33_n0_mux_dataout.IN1
data[98] => l1_w34_n0_mux_dataout.IN1
data[99] => l1_w35_n0_mux_dataout.IN1
data[100] => l1_w36_n0_mux_dataout.IN1
data[101] => l1_w37_n0_mux_dataout.IN1
data[102] => l1_w38_n0_mux_dataout.IN1
data[103] => l1_w39_n0_mux_dataout.IN1
data[104] => l1_w40_n0_mux_dataout.IN1
data[105] => l1_w41_n0_mux_dataout.IN1
data[106] => l1_w42_n0_mux_dataout.IN1
data[107] => l1_w43_n0_mux_dataout.IN1
data[108] => l1_w44_n0_mux_dataout.IN1
data[109] => l1_w45_n0_mux_dataout.IN1
data[110] => l1_w46_n0_mux_dataout.IN1
data[111] => l1_w47_n0_mux_dataout.IN1
data[112] => l1_w48_n0_mux_dataout.IN1
data[113] => l1_w49_n0_mux_dataout.IN1
data[114] => l1_w50_n0_mux_dataout.IN1
data[115] => l1_w51_n0_mux_dataout.IN1
data[116] => l1_w52_n0_mux_dataout.IN1
data[117] => l1_w53_n0_mux_dataout.IN1
data[118] => l1_w54_n0_mux_dataout.IN1
data[119] => l1_w55_n0_mux_dataout.IN1
data[120] => l1_w56_n0_mux_dataout.IN1
data[121] => l1_w57_n0_mux_dataout.IN1
data[122] => l1_w58_n0_mux_dataout.IN1
data[123] => l1_w59_n0_mux_dataout.IN1
data[124] => l1_w60_n0_mux_dataout.IN1
data[125] => l1_w61_n0_mux_dataout.IN1
data[126] => l1_w62_n0_mux_dataout.IN1
data[127] => l1_w63_n0_mux_dataout.IN1
data[128] => l1_w0_n1_mux_dataout.IN1
data[129] => l1_w1_n1_mux_dataout.IN1
data[130] => l1_w2_n1_mux_dataout.IN1
data[131] => l1_w3_n1_mux_dataout.IN1
data[132] => l1_w4_n1_mux_dataout.IN1
data[133] => l1_w5_n1_mux_dataout.IN1
data[134] => l1_w6_n1_mux_dataout.IN1
data[135] => l1_w7_n1_mux_dataout.IN1
data[136] => l1_w8_n1_mux_dataout.IN1
data[137] => l1_w9_n1_mux_dataout.IN1
data[138] => l1_w10_n1_mux_dataout.IN1
data[139] => l1_w11_n1_mux_dataout.IN1
data[140] => l1_w12_n1_mux_dataout.IN1
data[141] => l1_w13_n1_mux_dataout.IN1
data[142] => l1_w14_n1_mux_dataout.IN1
data[143] => l1_w15_n1_mux_dataout.IN1
data[144] => l1_w16_n1_mux_dataout.IN1
data[145] => l1_w17_n1_mux_dataout.IN1
data[146] => l1_w18_n1_mux_dataout.IN1
data[147] => l1_w19_n1_mux_dataout.IN1
data[148] => l1_w20_n1_mux_dataout.IN1
data[149] => l1_w21_n1_mux_dataout.IN1
data[150] => l1_w22_n1_mux_dataout.IN1
data[151] => l1_w23_n1_mux_dataout.IN1
data[152] => l1_w24_n1_mux_dataout.IN1
data[153] => l1_w25_n1_mux_dataout.IN1
data[154] => l1_w26_n1_mux_dataout.IN1
data[155] => l1_w27_n1_mux_dataout.IN1
data[156] => l1_w28_n1_mux_dataout.IN1
data[157] => l1_w29_n1_mux_dataout.IN1
data[158] => l1_w30_n1_mux_dataout.IN1
data[159] => l1_w31_n1_mux_dataout.IN1
data[160] => l1_w32_n1_mux_dataout.IN1
data[161] => l1_w33_n1_mux_dataout.IN1
data[162] => l1_w34_n1_mux_dataout.IN1
data[163] => l1_w35_n1_mux_dataout.IN1
data[164] => l1_w36_n1_mux_dataout.IN1
data[165] => l1_w37_n1_mux_dataout.IN1
data[166] => l1_w38_n1_mux_dataout.IN1
data[167] => l1_w39_n1_mux_dataout.IN1
data[168] => l1_w40_n1_mux_dataout.IN1
data[169] => l1_w41_n1_mux_dataout.IN1
data[170] => l1_w42_n1_mux_dataout.IN1
data[171] => l1_w43_n1_mux_dataout.IN1
data[172] => l1_w44_n1_mux_dataout.IN1
data[173] => l1_w45_n1_mux_dataout.IN1
data[174] => l1_w46_n1_mux_dataout.IN1
data[175] => l1_w47_n1_mux_dataout.IN1
data[176] => l1_w48_n1_mux_dataout.IN1
data[177] => l1_w49_n1_mux_dataout.IN1
data[178] => l1_w50_n1_mux_dataout.IN1
data[179] => l1_w51_n1_mux_dataout.IN1
data[180] => l1_w52_n1_mux_dataout.IN1
data[181] => l1_w53_n1_mux_dataout.IN1
data[182] => l1_w54_n1_mux_dataout.IN1
data[183] => l1_w55_n1_mux_dataout.IN1
data[184] => l1_w56_n1_mux_dataout.IN1
data[185] => l1_w57_n1_mux_dataout.IN1
data[186] => l1_w58_n1_mux_dataout.IN1
data[187] => l1_w59_n1_mux_dataout.IN1
data[188] => l1_w60_n1_mux_dataout.IN1
data[189] => l1_w61_n1_mux_dataout.IN1
data[190] => l1_w62_n1_mux_dataout.IN1
data[191] => l1_w63_n1_mux_dataout.IN1
data[192] => l1_w0_n1_mux_dataout.IN1
data[193] => l1_w1_n1_mux_dataout.IN1
data[194] => l1_w2_n1_mux_dataout.IN1
data[195] => l1_w3_n1_mux_dataout.IN1
data[196] => l1_w4_n1_mux_dataout.IN1
data[197] => l1_w5_n1_mux_dataout.IN1
data[198] => l1_w6_n1_mux_dataout.IN1
data[199] => l1_w7_n1_mux_dataout.IN1
data[200] => l1_w8_n1_mux_dataout.IN1
data[201] => l1_w9_n1_mux_dataout.IN1
data[202] => l1_w10_n1_mux_dataout.IN1
data[203] => l1_w11_n1_mux_dataout.IN1
data[204] => l1_w12_n1_mux_dataout.IN1
data[205] => l1_w13_n1_mux_dataout.IN1
data[206] => l1_w14_n1_mux_dataout.IN1
data[207] => l1_w15_n1_mux_dataout.IN1
data[208] => l1_w16_n1_mux_dataout.IN1
data[209] => l1_w17_n1_mux_dataout.IN1
data[210] => l1_w18_n1_mux_dataout.IN1
data[211] => l1_w19_n1_mux_dataout.IN1
data[212] => l1_w20_n1_mux_dataout.IN1
data[213] => l1_w21_n1_mux_dataout.IN1
data[214] => l1_w22_n1_mux_dataout.IN1
data[215] => l1_w23_n1_mux_dataout.IN1
data[216] => l1_w24_n1_mux_dataout.IN1
data[217] => l1_w25_n1_mux_dataout.IN1
data[218] => l1_w26_n1_mux_dataout.IN1
data[219] => l1_w27_n1_mux_dataout.IN1
data[220] => l1_w28_n1_mux_dataout.IN1
data[221] => l1_w29_n1_mux_dataout.IN1
data[222] => l1_w30_n1_mux_dataout.IN1
data[223] => l1_w31_n1_mux_dataout.IN1
data[224] => l1_w32_n1_mux_dataout.IN1
data[225] => l1_w33_n1_mux_dataout.IN1
data[226] => l1_w34_n1_mux_dataout.IN1
data[227] => l1_w35_n1_mux_dataout.IN1
data[228] => l1_w36_n1_mux_dataout.IN1
data[229] => l1_w37_n1_mux_dataout.IN1
data[230] => l1_w38_n1_mux_dataout.IN1
data[231] => l1_w39_n1_mux_dataout.IN1
data[232] => l1_w40_n1_mux_dataout.IN1
data[233] => l1_w41_n1_mux_dataout.IN1
data[234] => l1_w42_n1_mux_dataout.IN1
data[235] => l1_w43_n1_mux_dataout.IN1
data[236] => l1_w44_n1_mux_dataout.IN1
data[237] => l1_w45_n1_mux_dataout.IN1
data[238] => l1_w46_n1_mux_dataout.IN1
data[239] => l1_w47_n1_mux_dataout.IN1
data[240] => l1_w48_n1_mux_dataout.IN1
data[241] => l1_w49_n1_mux_dataout.IN1
data[242] => l1_w50_n1_mux_dataout.IN1
data[243] => l1_w51_n1_mux_dataout.IN1
data[244] => l1_w52_n1_mux_dataout.IN1
data[245] => l1_w53_n1_mux_dataout.IN1
data[246] => l1_w54_n1_mux_dataout.IN1
data[247] => l1_w55_n1_mux_dataout.IN1
data[248] => l1_w56_n1_mux_dataout.IN1
data[249] => l1_w57_n1_mux_dataout.IN1
data[250] => l1_w58_n1_mux_dataout.IN1
data[251] => l1_w59_n1_mux_dataout.IN1
data[252] => l1_w60_n1_mux_dataout.IN1
data[253] => l1_w61_n1_mux_dataout.IN1
data[254] => l1_w62_n1_mux_dataout.IN1
data[255] => l1_w63_n1_mux_dataout.IN1
result[0] <= l2_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l2_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l2_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l2_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l2_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l2_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l2_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l2_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= l2_w8_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= l2_w9_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= l2_w10_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= l2_w11_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= l2_w12_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= l2_w13_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= l2_w14_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= l2_w15_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= l2_w16_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= l2_w17_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= l2_w18_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= l2_w19_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= l2_w20_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= l2_w21_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= l2_w22_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= l2_w23_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= l2_w24_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= l2_w25_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= l2_w26_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= l2_w27_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= l2_w28_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= l2_w29_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= l2_w30_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= l2_w31_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[32] <= l2_w32_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[33] <= l2_w33_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[34] <= l2_w34_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[35] <= l2_w35_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[36] <= l2_w36_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[37] <= l2_w37_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[38] <= l2_w38_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[39] <= l2_w39_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[40] <= l2_w40_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[41] <= l2_w41_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[42] <= l2_w42_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[43] <= l2_w43_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[44] <= l2_w44_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[45] <= l2_w45_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[46] <= l2_w46_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[47] <= l2_w47_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[48] <= l2_w48_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[49] <= l2_w49_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[50] <= l2_w50_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[51] <= l2_w51_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[52] <= l2_w52_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[53] <= l2_w53_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[54] <= l2_w54_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[55] <= l2_w55_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[56] <= l2_w56_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[57] <= l2_w57_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[58] <= l2_w58_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[59] <= l2_w59_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[60] <= l2_w60_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[61] <= l2_w61_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[62] <= l2_w62_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[63] <= l2_w63_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w10_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w10_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w11_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w11_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w12_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w12_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w13_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w13_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w14_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w14_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w15_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w15_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w16_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w16_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w17_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w17_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w18_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w18_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w19_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w19_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w20_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w20_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w21_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w21_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w22_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w22_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w23_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w23_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w24_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w24_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w25_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w25_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w26_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w26_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w27_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w27_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w28_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w28_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w29_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w29_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w30_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w30_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w31_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w31_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w32_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w32_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w33_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w33_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w34_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w34_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w35_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w35_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w36_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w36_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w37_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w37_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w38_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w38_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w39_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w39_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w40_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w40_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w41_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w41_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w42_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w42_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w43_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w43_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w44_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w44_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w45_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w45_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w46_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w46_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w47_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w47_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w48_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w48_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w49_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w49_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w50_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w50_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w51_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w51_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w52_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w52_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w53_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w53_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w54_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w54_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w55_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w55_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w56_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w56_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w57_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w57_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w58_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w58_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w59_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w59_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w60_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w60_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w61_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w61_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w62_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w62_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w63_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w63_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w8_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w8_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w9_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w9_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[1] => l2_w0_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w10_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w11_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w12_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w13_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w14_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w15_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w16_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w17_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w18_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w19_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w20_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w21_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w22_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w23_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w24_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w25_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w26_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w27_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w28_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w29_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w30_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w31_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w32_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w33_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w34_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w35_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w36_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w37_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w38_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w39_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w3_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w40_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w41_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w42_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w43_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w44_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w45_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w46_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w47_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w48_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w49_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w4_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w50_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w51_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w52_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w53_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w54_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w55_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w56_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w57_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w58_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w59_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w5_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w60_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w61_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w62_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w63_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w6_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w7_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w8_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w9_n0_mux_dataout.IN0
sel[1] => _.IN0


|top|ramblock:inst4
address_a[0] => address_a[0].IN1
address_a[1] => address_a[1].IN1
address_a[2] => address_a[2].IN1
address_a[3] => address_a[3].IN1
address_a[4] => address_a[4].IN1
address_a[5] => address_a[5].IN1
address_a[6] => address_a[6].IN1
address_a[7] => address_a[7].IN1
address_a[8] => address_a[8].IN1
address_a[9] => address_a[9].IN1
address_a[10] => address_a[10].IN1
address_a[11] => address_a[11].IN1
address_a[12] => address_a[12].IN1
address_a[13] => address_a[13].IN1
address_a[14] => address_a[14].IN1
address_b[0] => address_b[0].IN1
address_b[1] => address_b[1].IN1
address_b[2] => address_b[2].IN1
address_b[3] => address_b[3].IN1
address_b[4] => address_b[4].IN1
address_b[5] => address_b[5].IN1
address_b[6] => address_b[6].IN1
address_b[7] => address_b[7].IN1
address_b[8] => address_b[8].IN1
address_b[9] => address_b[9].IN1
address_b[10] => address_b[10].IN1
address_b[11] => address_b[11].IN1
clock => clock.IN1
data_a[0] => data_a[0].IN1
data_a[1] => data_a[1].IN1
data_a[2] => data_a[2].IN1
data_a[3] => data_a[3].IN1
data_a[4] => data_a[4].IN1
data_a[5] => data_a[5].IN1
data_a[6] => data_a[6].IN1
data_a[7] => data_a[7].IN1
data_b[0] => data_b[0].IN1
data_b[1] => data_b[1].IN1
data_b[2] => data_b[2].IN1
data_b[3] => data_b[3].IN1
data_b[4] => data_b[4].IN1
data_b[5] => data_b[5].IN1
data_b[6] => data_b[6].IN1
data_b[7] => data_b[7].IN1
data_b[8] => data_b[8].IN1
data_b[9] => data_b[9].IN1
data_b[10] => data_b[10].IN1
data_b[11] => data_b[11].IN1
data_b[12] => data_b[12].IN1
data_b[13] => data_b[13].IN1
data_b[14] => data_b[14].IN1
data_b[15] => data_b[15].IN1
data_b[16] => data_b[16].IN1
data_b[17] => data_b[17].IN1
data_b[18] => data_b[18].IN1
data_b[19] => data_b[19].IN1
data_b[20] => data_b[20].IN1
data_b[21] => data_b[21].IN1
data_b[22] => data_b[22].IN1
data_b[23] => data_b[23].IN1
data_b[24] => data_b[24].IN1
data_b[25] => data_b[25].IN1
data_b[26] => data_b[26].IN1
data_b[27] => data_b[27].IN1
data_b[28] => data_b[28].IN1
data_b[29] => data_b[29].IN1
data_b[30] => data_b[30].IN1
data_b[31] => data_b[31].IN1
data_b[32] => data_b[32].IN1
data_b[33] => data_b[33].IN1
data_b[34] => data_b[34].IN1
data_b[35] => data_b[35].IN1
data_b[36] => data_b[36].IN1
data_b[37] => data_b[37].IN1
data_b[38] => data_b[38].IN1
data_b[39] => data_b[39].IN1
data_b[40] => data_b[40].IN1
data_b[41] => data_b[41].IN1
data_b[42] => data_b[42].IN1
data_b[43] => data_b[43].IN1
data_b[44] => data_b[44].IN1
data_b[45] => data_b[45].IN1
data_b[46] => data_b[46].IN1
data_b[47] => data_b[47].IN1
data_b[48] => data_b[48].IN1
data_b[49] => data_b[49].IN1
data_b[50] => data_b[50].IN1
data_b[51] => data_b[51].IN1
data_b[52] => data_b[52].IN1
data_b[53] => data_b[53].IN1
data_b[54] => data_b[54].IN1
data_b[55] => data_b[55].IN1
data_b[56] => data_b[56].IN1
data_b[57] => data_b[57].IN1
data_b[58] => data_b[58].IN1
data_b[59] => data_b[59].IN1
data_b[60] => data_b[60].IN1
data_b[61] => data_b[61].IN1
data_b[62] => data_b[62].IN1
data_b[63] => data_b[63].IN1
wren_a => wren_a.IN1
wren_b => wren_b.IN1
q_a[0] <= altsyncram:altsyncram_component.q_a
q_a[1] <= altsyncram:altsyncram_component.q_a
q_a[2] <= altsyncram:altsyncram_component.q_a
q_a[3] <= altsyncram:altsyncram_component.q_a
q_a[4] <= altsyncram:altsyncram_component.q_a
q_a[5] <= altsyncram:altsyncram_component.q_a
q_a[6] <= altsyncram:altsyncram_component.q_a
q_a[7] <= altsyncram:altsyncram_component.q_a
q_b[0] <= altsyncram:altsyncram_component.q_b
q_b[1] <= altsyncram:altsyncram_component.q_b
q_b[2] <= altsyncram:altsyncram_component.q_b
q_b[3] <= altsyncram:altsyncram_component.q_b
q_b[4] <= altsyncram:altsyncram_component.q_b
q_b[5] <= altsyncram:altsyncram_component.q_b
q_b[6] <= altsyncram:altsyncram_component.q_b
q_b[7] <= altsyncram:altsyncram_component.q_b
q_b[8] <= altsyncram:altsyncram_component.q_b
q_b[9] <= altsyncram:altsyncram_component.q_b
q_b[10] <= altsyncram:altsyncram_component.q_b
q_b[11] <= altsyncram:altsyncram_component.q_b
q_b[12] <= altsyncram:altsyncram_component.q_b
q_b[13] <= altsyncram:altsyncram_component.q_b
q_b[14] <= altsyncram:altsyncram_component.q_b
q_b[15] <= altsyncram:altsyncram_component.q_b
q_b[16] <= altsyncram:altsyncram_component.q_b
q_b[17] <= altsyncram:altsyncram_component.q_b
q_b[18] <= altsyncram:altsyncram_component.q_b
q_b[19] <= altsyncram:altsyncram_component.q_b
q_b[20] <= altsyncram:altsyncram_component.q_b
q_b[21] <= altsyncram:altsyncram_component.q_b
q_b[22] <= altsyncram:altsyncram_component.q_b
q_b[23] <= altsyncram:altsyncram_component.q_b
q_b[24] <= altsyncram:altsyncram_component.q_b
q_b[25] <= altsyncram:altsyncram_component.q_b
q_b[26] <= altsyncram:altsyncram_component.q_b
q_b[27] <= altsyncram:altsyncram_component.q_b
q_b[28] <= altsyncram:altsyncram_component.q_b
q_b[29] <= altsyncram:altsyncram_component.q_b
q_b[30] <= altsyncram:altsyncram_component.q_b
q_b[31] <= altsyncram:altsyncram_component.q_b
q_b[32] <= altsyncram:altsyncram_component.q_b
q_b[33] <= altsyncram:altsyncram_component.q_b
q_b[34] <= altsyncram:altsyncram_component.q_b
q_b[35] <= altsyncram:altsyncram_component.q_b
q_b[36] <= altsyncram:altsyncram_component.q_b
q_b[37] <= altsyncram:altsyncram_component.q_b
q_b[38] <= altsyncram:altsyncram_component.q_b
q_b[39] <= altsyncram:altsyncram_component.q_b
q_b[40] <= altsyncram:altsyncram_component.q_b
q_b[41] <= altsyncram:altsyncram_component.q_b
q_b[42] <= altsyncram:altsyncram_component.q_b
q_b[43] <= altsyncram:altsyncram_component.q_b
q_b[44] <= altsyncram:altsyncram_component.q_b
q_b[45] <= altsyncram:altsyncram_component.q_b
q_b[46] <= altsyncram:altsyncram_component.q_b
q_b[47] <= altsyncram:altsyncram_component.q_b
q_b[48] <= altsyncram:altsyncram_component.q_b
q_b[49] <= altsyncram:altsyncram_component.q_b
q_b[50] <= altsyncram:altsyncram_component.q_b
q_b[51] <= altsyncram:altsyncram_component.q_b
q_b[52] <= altsyncram:altsyncram_component.q_b
q_b[53] <= altsyncram:altsyncram_component.q_b
q_b[54] <= altsyncram:altsyncram_component.q_b
q_b[55] <= altsyncram:altsyncram_component.q_b
q_b[56] <= altsyncram:altsyncram_component.q_b
q_b[57] <= altsyncram:altsyncram_component.q_b
q_b[58] <= altsyncram:altsyncram_component.q_b
q_b[59] <= altsyncram:altsyncram_component.q_b
q_b[60] <= altsyncram:altsyncram_component.q_b
q_b[61] <= altsyncram:altsyncram_component.q_b
q_b[62] <= altsyncram:altsyncram_component.q_b
q_b[63] <= altsyncram:altsyncram_component.q_b


|top|ramblock:inst4|altsyncram:altsyncram_component
wren_a => altsyncram_qem2:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => altsyncram_qem2:auto_generated.wren_b
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_qem2:auto_generated.data_a[0]
data_a[1] => altsyncram_qem2:auto_generated.data_a[1]
data_a[2] => altsyncram_qem2:auto_generated.data_a[2]
data_a[3] => altsyncram_qem2:auto_generated.data_a[3]
data_a[4] => altsyncram_qem2:auto_generated.data_a[4]
data_a[5] => altsyncram_qem2:auto_generated.data_a[5]
data_a[6] => altsyncram_qem2:auto_generated.data_a[6]
data_a[7] => altsyncram_qem2:auto_generated.data_a[7]
data_b[0] => altsyncram_qem2:auto_generated.data_b[0]
data_b[1] => altsyncram_qem2:auto_generated.data_b[1]
data_b[2] => altsyncram_qem2:auto_generated.data_b[2]
data_b[3] => altsyncram_qem2:auto_generated.data_b[3]
data_b[4] => altsyncram_qem2:auto_generated.data_b[4]
data_b[5] => altsyncram_qem2:auto_generated.data_b[5]
data_b[6] => altsyncram_qem2:auto_generated.data_b[6]
data_b[7] => altsyncram_qem2:auto_generated.data_b[7]
data_b[8] => altsyncram_qem2:auto_generated.data_b[8]
data_b[9] => altsyncram_qem2:auto_generated.data_b[9]
data_b[10] => altsyncram_qem2:auto_generated.data_b[10]
data_b[11] => altsyncram_qem2:auto_generated.data_b[11]
data_b[12] => altsyncram_qem2:auto_generated.data_b[12]
data_b[13] => altsyncram_qem2:auto_generated.data_b[13]
data_b[14] => altsyncram_qem2:auto_generated.data_b[14]
data_b[15] => altsyncram_qem2:auto_generated.data_b[15]
data_b[16] => altsyncram_qem2:auto_generated.data_b[16]
data_b[17] => altsyncram_qem2:auto_generated.data_b[17]
data_b[18] => altsyncram_qem2:auto_generated.data_b[18]
data_b[19] => altsyncram_qem2:auto_generated.data_b[19]
data_b[20] => altsyncram_qem2:auto_generated.data_b[20]
data_b[21] => altsyncram_qem2:auto_generated.data_b[21]
data_b[22] => altsyncram_qem2:auto_generated.data_b[22]
data_b[23] => altsyncram_qem2:auto_generated.data_b[23]
data_b[24] => altsyncram_qem2:auto_generated.data_b[24]
data_b[25] => altsyncram_qem2:auto_generated.data_b[25]
data_b[26] => altsyncram_qem2:auto_generated.data_b[26]
data_b[27] => altsyncram_qem2:auto_generated.data_b[27]
data_b[28] => altsyncram_qem2:auto_generated.data_b[28]
data_b[29] => altsyncram_qem2:auto_generated.data_b[29]
data_b[30] => altsyncram_qem2:auto_generated.data_b[30]
data_b[31] => altsyncram_qem2:auto_generated.data_b[31]
data_b[32] => altsyncram_qem2:auto_generated.data_b[32]
data_b[33] => altsyncram_qem2:auto_generated.data_b[33]
data_b[34] => altsyncram_qem2:auto_generated.data_b[34]
data_b[35] => altsyncram_qem2:auto_generated.data_b[35]
data_b[36] => altsyncram_qem2:auto_generated.data_b[36]
data_b[37] => altsyncram_qem2:auto_generated.data_b[37]
data_b[38] => altsyncram_qem2:auto_generated.data_b[38]
data_b[39] => altsyncram_qem2:auto_generated.data_b[39]
data_b[40] => altsyncram_qem2:auto_generated.data_b[40]
data_b[41] => altsyncram_qem2:auto_generated.data_b[41]
data_b[42] => altsyncram_qem2:auto_generated.data_b[42]
data_b[43] => altsyncram_qem2:auto_generated.data_b[43]
data_b[44] => altsyncram_qem2:auto_generated.data_b[44]
data_b[45] => altsyncram_qem2:auto_generated.data_b[45]
data_b[46] => altsyncram_qem2:auto_generated.data_b[46]
data_b[47] => altsyncram_qem2:auto_generated.data_b[47]
data_b[48] => altsyncram_qem2:auto_generated.data_b[48]
data_b[49] => altsyncram_qem2:auto_generated.data_b[49]
data_b[50] => altsyncram_qem2:auto_generated.data_b[50]
data_b[51] => altsyncram_qem2:auto_generated.data_b[51]
data_b[52] => altsyncram_qem2:auto_generated.data_b[52]
data_b[53] => altsyncram_qem2:auto_generated.data_b[53]
data_b[54] => altsyncram_qem2:auto_generated.data_b[54]
data_b[55] => altsyncram_qem2:auto_generated.data_b[55]
data_b[56] => altsyncram_qem2:auto_generated.data_b[56]
data_b[57] => altsyncram_qem2:auto_generated.data_b[57]
data_b[58] => altsyncram_qem2:auto_generated.data_b[58]
data_b[59] => altsyncram_qem2:auto_generated.data_b[59]
data_b[60] => altsyncram_qem2:auto_generated.data_b[60]
data_b[61] => altsyncram_qem2:auto_generated.data_b[61]
data_b[62] => altsyncram_qem2:auto_generated.data_b[62]
data_b[63] => altsyncram_qem2:auto_generated.data_b[63]
address_a[0] => altsyncram_qem2:auto_generated.address_a[0]
address_a[1] => altsyncram_qem2:auto_generated.address_a[1]
address_a[2] => altsyncram_qem2:auto_generated.address_a[2]
address_a[3] => altsyncram_qem2:auto_generated.address_a[3]
address_a[4] => altsyncram_qem2:auto_generated.address_a[4]
address_a[5] => altsyncram_qem2:auto_generated.address_a[5]
address_a[6] => altsyncram_qem2:auto_generated.address_a[6]
address_a[7] => altsyncram_qem2:auto_generated.address_a[7]
address_a[8] => altsyncram_qem2:auto_generated.address_a[8]
address_a[9] => altsyncram_qem2:auto_generated.address_a[9]
address_a[10] => altsyncram_qem2:auto_generated.address_a[10]
address_a[11] => altsyncram_qem2:auto_generated.address_a[11]
address_a[12] => altsyncram_qem2:auto_generated.address_a[12]
address_a[13] => altsyncram_qem2:auto_generated.address_a[13]
address_a[14] => altsyncram_qem2:auto_generated.address_a[14]
address_b[0] => altsyncram_qem2:auto_generated.address_b[0]
address_b[1] => altsyncram_qem2:auto_generated.address_b[1]
address_b[2] => altsyncram_qem2:auto_generated.address_b[2]
address_b[3] => altsyncram_qem2:auto_generated.address_b[3]
address_b[4] => altsyncram_qem2:auto_generated.address_b[4]
address_b[5] => altsyncram_qem2:auto_generated.address_b[5]
address_b[6] => altsyncram_qem2:auto_generated.address_b[6]
address_b[7] => altsyncram_qem2:auto_generated.address_b[7]
address_b[8] => altsyncram_qem2:auto_generated.address_b[8]
address_b[9] => altsyncram_qem2:auto_generated.address_b[9]
address_b[10] => altsyncram_qem2:auto_generated.address_b[10]
address_b[11] => altsyncram_qem2:auto_generated.address_b[11]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_qem2:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_qem2:auto_generated.q_a[0]
q_a[1] <= altsyncram_qem2:auto_generated.q_a[1]
q_a[2] <= altsyncram_qem2:auto_generated.q_a[2]
q_a[3] <= altsyncram_qem2:auto_generated.q_a[3]
q_a[4] <= altsyncram_qem2:auto_generated.q_a[4]
q_a[5] <= altsyncram_qem2:auto_generated.q_a[5]
q_a[6] <= altsyncram_qem2:auto_generated.q_a[6]
q_a[7] <= altsyncram_qem2:auto_generated.q_a[7]
q_b[0] <= altsyncram_qem2:auto_generated.q_b[0]
q_b[1] <= altsyncram_qem2:auto_generated.q_b[1]
q_b[2] <= altsyncram_qem2:auto_generated.q_b[2]
q_b[3] <= altsyncram_qem2:auto_generated.q_b[3]
q_b[4] <= altsyncram_qem2:auto_generated.q_b[4]
q_b[5] <= altsyncram_qem2:auto_generated.q_b[5]
q_b[6] <= altsyncram_qem2:auto_generated.q_b[6]
q_b[7] <= altsyncram_qem2:auto_generated.q_b[7]
q_b[8] <= altsyncram_qem2:auto_generated.q_b[8]
q_b[9] <= altsyncram_qem2:auto_generated.q_b[9]
q_b[10] <= altsyncram_qem2:auto_generated.q_b[10]
q_b[11] <= altsyncram_qem2:auto_generated.q_b[11]
q_b[12] <= altsyncram_qem2:auto_generated.q_b[12]
q_b[13] <= altsyncram_qem2:auto_generated.q_b[13]
q_b[14] <= altsyncram_qem2:auto_generated.q_b[14]
q_b[15] <= altsyncram_qem2:auto_generated.q_b[15]
q_b[16] <= altsyncram_qem2:auto_generated.q_b[16]
q_b[17] <= altsyncram_qem2:auto_generated.q_b[17]
q_b[18] <= altsyncram_qem2:auto_generated.q_b[18]
q_b[19] <= altsyncram_qem2:auto_generated.q_b[19]
q_b[20] <= altsyncram_qem2:auto_generated.q_b[20]
q_b[21] <= altsyncram_qem2:auto_generated.q_b[21]
q_b[22] <= altsyncram_qem2:auto_generated.q_b[22]
q_b[23] <= altsyncram_qem2:auto_generated.q_b[23]
q_b[24] <= altsyncram_qem2:auto_generated.q_b[24]
q_b[25] <= altsyncram_qem2:auto_generated.q_b[25]
q_b[26] <= altsyncram_qem2:auto_generated.q_b[26]
q_b[27] <= altsyncram_qem2:auto_generated.q_b[27]
q_b[28] <= altsyncram_qem2:auto_generated.q_b[28]
q_b[29] <= altsyncram_qem2:auto_generated.q_b[29]
q_b[30] <= altsyncram_qem2:auto_generated.q_b[30]
q_b[31] <= altsyncram_qem2:auto_generated.q_b[31]
q_b[32] <= altsyncram_qem2:auto_generated.q_b[32]
q_b[33] <= altsyncram_qem2:auto_generated.q_b[33]
q_b[34] <= altsyncram_qem2:auto_generated.q_b[34]
q_b[35] <= altsyncram_qem2:auto_generated.q_b[35]
q_b[36] <= altsyncram_qem2:auto_generated.q_b[36]
q_b[37] <= altsyncram_qem2:auto_generated.q_b[37]
q_b[38] <= altsyncram_qem2:auto_generated.q_b[38]
q_b[39] <= altsyncram_qem2:auto_generated.q_b[39]
q_b[40] <= altsyncram_qem2:auto_generated.q_b[40]
q_b[41] <= altsyncram_qem2:auto_generated.q_b[41]
q_b[42] <= altsyncram_qem2:auto_generated.q_b[42]
q_b[43] <= altsyncram_qem2:auto_generated.q_b[43]
q_b[44] <= altsyncram_qem2:auto_generated.q_b[44]
q_b[45] <= altsyncram_qem2:auto_generated.q_b[45]
q_b[46] <= altsyncram_qem2:auto_generated.q_b[46]
q_b[47] <= altsyncram_qem2:auto_generated.q_b[47]
q_b[48] <= altsyncram_qem2:auto_generated.q_b[48]
q_b[49] <= altsyncram_qem2:auto_generated.q_b[49]
q_b[50] <= altsyncram_qem2:auto_generated.q_b[50]
q_b[51] <= altsyncram_qem2:auto_generated.q_b[51]
q_b[52] <= altsyncram_qem2:auto_generated.q_b[52]
q_b[53] <= altsyncram_qem2:auto_generated.q_b[53]
q_b[54] <= altsyncram_qem2:auto_generated.q_b[54]
q_b[55] <= altsyncram_qem2:auto_generated.q_b[55]
q_b[56] <= altsyncram_qem2:auto_generated.q_b[56]
q_b[57] <= altsyncram_qem2:auto_generated.q_b[57]
q_b[58] <= altsyncram_qem2:auto_generated.q_b[58]
q_b[59] <= altsyncram_qem2:auto_generated.q_b[59]
q_b[60] <= altsyncram_qem2:auto_generated.q_b[60]
q_b[61] <= altsyncram_qem2:auto_generated.q_b[61]
q_b[62] <= altsyncram_qem2:auto_generated.q_b[62]
q_b[63] <= altsyncram_qem2:auto_generated.q_b[63]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|top|ramblock:inst4|altsyncram:altsyncram_component|altsyncram_qem2:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[9] => ram_block1a30.PORTAADDR9
address_a[9] => ram_block1a31.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[10] => ram_block1a20.PORTAADDR10
address_a[10] => ram_block1a21.PORTAADDR10
address_a[10] => ram_block1a22.PORTAADDR10
address_a[10] => ram_block1a23.PORTAADDR10
address_a[10] => ram_block1a24.PORTAADDR10
address_a[10] => ram_block1a25.PORTAADDR10
address_a[10] => ram_block1a26.PORTAADDR10
address_a[10] => ram_block1a27.PORTAADDR10
address_a[10] => ram_block1a28.PORTAADDR10
address_a[10] => ram_block1a29.PORTAADDR10
address_a[10] => ram_block1a30.PORTAADDR10
address_a[10] => ram_block1a31.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[11] => ram_block1a16.PORTAADDR11
address_a[11] => ram_block1a17.PORTAADDR11
address_a[11] => ram_block1a18.PORTAADDR11
address_a[11] => ram_block1a19.PORTAADDR11
address_a[11] => ram_block1a20.PORTAADDR11
address_a[11] => ram_block1a21.PORTAADDR11
address_a[11] => ram_block1a22.PORTAADDR11
address_a[11] => ram_block1a23.PORTAADDR11
address_a[11] => ram_block1a24.PORTAADDR11
address_a[11] => ram_block1a25.PORTAADDR11
address_a[11] => ram_block1a26.PORTAADDR11
address_a[11] => ram_block1a27.PORTAADDR11
address_a[11] => ram_block1a28.PORTAADDR11
address_a[11] => ram_block1a29.PORTAADDR11
address_a[11] => ram_block1a30.PORTAADDR11
address_a[11] => ram_block1a31.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[12] => ram_block1a6.PORTAADDR12
address_a[12] => ram_block1a7.PORTAADDR12
address_a[12] => ram_block1a8.PORTAADDR12
address_a[12] => ram_block1a9.PORTAADDR12
address_a[12] => ram_block1a10.PORTAADDR12
address_a[12] => ram_block1a11.PORTAADDR12
address_a[12] => ram_block1a12.PORTAADDR12
address_a[12] => ram_block1a13.PORTAADDR12
address_a[12] => ram_block1a14.PORTAADDR12
address_a[12] => ram_block1a15.PORTAADDR12
address_a[12] => ram_block1a16.PORTAADDR12
address_a[12] => ram_block1a17.PORTAADDR12
address_a[12] => ram_block1a18.PORTAADDR12
address_a[12] => ram_block1a19.PORTAADDR12
address_a[12] => ram_block1a20.PORTAADDR12
address_a[12] => ram_block1a21.PORTAADDR12
address_a[12] => ram_block1a22.PORTAADDR12
address_a[12] => ram_block1a23.PORTAADDR12
address_a[12] => ram_block1a24.PORTAADDR12
address_a[12] => ram_block1a25.PORTAADDR12
address_a[12] => ram_block1a26.PORTAADDR12
address_a[12] => ram_block1a27.PORTAADDR12
address_a[12] => ram_block1a28.PORTAADDR12
address_a[12] => ram_block1a29.PORTAADDR12
address_a[12] => ram_block1a30.PORTAADDR12
address_a[12] => ram_block1a31.PORTAADDR12
address_a[13] => address_reg_a[0].DATAIN
address_a[13] => decode_8la:decode2.data[0]
address_a[13] => decode_11a:rden_decode_a.data[0]
address_a[14] => address_reg_a[1].DATAIN
address_a[14] => decode_8la:decode2.data[1]
address_a[14] => decode_11a:rden_decode_a.data[1]
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[7] => ram_block1a18.PORTBADDR7
address_b[7] => ram_block1a19.PORTBADDR7
address_b[7] => ram_block1a20.PORTBADDR7
address_b[7] => ram_block1a21.PORTBADDR7
address_b[7] => ram_block1a22.PORTBADDR7
address_b[7] => ram_block1a23.PORTBADDR7
address_b[7] => ram_block1a24.PORTBADDR7
address_b[7] => ram_block1a25.PORTBADDR7
address_b[7] => ram_block1a26.PORTBADDR7
address_b[7] => ram_block1a27.PORTBADDR7
address_b[7] => ram_block1a28.PORTBADDR7
address_b[7] => ram_block1a29.PORTBADDR7
address_b[7] => ram_block1a30.PORTBADDR7
address_b[7] => ram_block1a31.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[8] => ram_block1a9.PORTBADDR8
address_b[8] => ram_block1a10.PORTBADDR8
address_b[8] => ram_block1a11.PORTBADDR8
address_b[8] => ram_block1a12.PORTBADDR8
address_b[8] => ram_block1a13.PORTBADDR8
address_b[8] => ram_block1a14.PORTBADDR8
address_b[8] => ram_block1a15.PORTBADDR8
address_b[8] => ram_block1a16.PORTBADDR8
address_b[8] => ram_block1a17.PORTBADDR8
address_b[8] => ram_block1a18.PORTBADDR8
address_b[8] => ram_block1a19.PORTBADDR8
address_b[8] => ram_block1a20.PORTBADDR8
address_b[8] => ram_block1a21.PORTBADDR8
address_b[8] => ram_block1a22.PORTBADDR8
address_b[8] => ram_block1a23.PORTBADDR8
address_b[8] => ram_block1a24.PORTBADDR8
address_b[8] => ram_block1a25.PORTBADDR8
address_b[8] => ram_block1a26.PORTBADDR8
address_b[8] => ram_block1a27.PORTBADDR8
address_b[8] => ram_block1a28.PORTBADDR8
address_b[8] => ram_block1a29.PORTBADDR8
address_b[8] => ram_block1a30.PORTBADDR8
address_b[8] => ram_block1a31.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
address_b[9] => ram_block1a8.PORTBADDR9
address_b[9] => ram_block1a9.PORTBADDR9
address_b[9] => ram_block1a10.PORTBADDR9
address_b[9] => ram_block1a11.PORTBADDR9
address_b[9] => ram_block1a12.PORTBADDR9
address_b[9] => ram_block1a13.PORTBADDR9
address_b[9] => ram_block1a14.PORTBADDR9
address_b[9] => ram_block1a15.PORTBADDR9
address_b[9] => ram_block1a16.PORTBADDR9
address_b[9] => ram_block1a17.PORTBADDR9
address_b[9] => ram_block1a18.PORTBADDR9
address_b[9] => ram_block1a19.PORTBADDR9
address_b[9] => ram_block1a20.PORTBADDR9
address_b[9] => ram_block1a21.PORTBADDR9
address_b[9] => ram_block1a22.PORTBADDR9
address_b[9] => ram_block1a23.PORTBADDR9
address_b[9] => ram_block1a24.PORTBADDR9
address_b[9] => ram_block1a25.PORTBADDR9
address_b[9] => ram_block1a26.PORTBADDR9
address_b[9] => ram_block1a27.PORTBADDR9
address_b[9] => ram_block1a28.PORTBADDR9
address_b[9] => ram_block1a29.PORTBADDR9
address_b[9] => ram_block1a30.PORTBADDR9
address_b[9] => ram_block1a31.PORTBADDR9
address_b[10] => address_reg_b[0].DATAIN
address_b[10] => decode_8la:decode3.data[0]
address_b[10] => decode_11a:rden_decode_b.data[0]
address_b[11] => address_reg_b[1].DATAIN
address_b[11] => decode_8la:decode3.data[1]
address_b[11] => decode_11a:rden_decode_b.data[1]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a8.CLK1
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a9.CLK1
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a10.CLK1
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a11.CLK1
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a12.CLK1
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a13.CLK1
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a14.CLK1
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a15.CLK1
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a16.CLK1
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a17.CLK1
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a18.CLK1
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a19.CLK1
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a20.CLK1
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a21.CLK1
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a22.CLK1
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a23.CLK1
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a24.CLK1
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a25.CLK1
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a26.CLK1
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a27.CLK1
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a28.CLK1
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a29.CLK1
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a30.CLK1
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a31.CLK1
clock0 => address_reg_a[1].CLK
clock0 => address_reg_a[0].CLK
clock0 => address_reg_b[1].CLK
clock0 => address_reg_b[0].CLK
clock0 => out_address_reg_a[1].CLK
clock0 => out_address_reg_a[0].CLK
clock0 => out_address_reg_b[1].CLK
clock0 => out_address_reg_b[0].CLK
data_a[0] => ram_block1a0.PORTADATAIN
data_a[0] => ram_block1a8.PORTADATAIN
data_a[0] => ram_block1a16.PORTADATAIN
data_a[0] => ram_block1a24.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[1] => ram_block1a9.PORTADATAIN
data_a[1] => ram_block1a17.PORTADATAIN
data_a[1] => ram_block1a25.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[2] => ram_block1a10.PORTADATAIN
data_a[2] => ram_block1a18.PORTADATAIN
data_a[2] => ram_block1a26.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[3] => ram_block1a11.PORTADATAIN
data_a[3] => ram_block1a19.PORTADATAIN
data_a[3] => ram_block1a27.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[4] => ram_block1a12.PORTADATAIN
data_a[4] => ram_block1a20.PORTADATAIN
data_a[4] => ram_block1a28.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[5] => ram_block1a13.PORTADATAIN
data_a[5] => ram_block1a21.PORTADATAIN
data_a[5] => ram_block1a29.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[6] => ram_block1a14.PORTADATAIN
data_a[6] => ram_block1a22.PORTADATAIN
data_a[6] => ram_block1a30.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[7] => ram_block1a15.PORTADATAIN
data_a[7] => ram_block1a23.PORTADATAIN
data_a[7] => ram_block1a31.PORTADATAIN
data_b[0] => ram_block1a0.PORTBDATAIN
data_b[0] => ram_block1a8.PORTBDATAIN
data_b[0] => ram_block1a16.PORTBDATAIN
data_b[0] => ram_block1a24.PORTBDATAIN
data_b[1] => ram_block1a1.PORTBDATAIN
data_b[1] => ram_block1a9.PORTBDATAIN
data_b[1] => ram_block1a17.PORTBDATAIN
data_b[1] => ram_block1a25.PORTBDATAIN
data_b[2] => ram_block1a2.PORTBDATAIN
data_b[2] => ram_block1a10.PORTBDATAIN
data_b[2] => ram_block1a18.PORTBDATAIN
data_b[2] => ram_block1a26.PORTBDATAIN
data_b[3] => ram_block1a3.PORTBDATAIN
data_b[3] => ram_block1a11.PORTBDATAIN
data_b[3] => ram_block1a19.PORTBDATAIN
data_b[3] => ram_block1a27.PORTBDATAIN
data_b[4] => ram_block1a4.PORTBDATAIN
data_b[4] => ram_block1a12.PORTBDATAIN
data_b[4] => ram_block1a20.PORTBDATAIN
data_b[4] => ram_block1a28.PORTBDATAIN
data_b[5] => ram_block1a5.PORTBDATAIN
data_b[5] => ram_block1a13.PORTBDATAIN
data_b[5] => ram_block1a21.PORTBDATAIN
data_b[5] => ram_block1a29.PORTBDATAIN
data_b[6] => ram_block1a6.PORTBDATAIN
data_b[6] => ram_block1a14.PORTBDATAIN
data_b[6] => ram_block1a22.PORTBDATAIN
data_b[6] => ram_block1a30.PORTBDATAIN
data_b[7] => ram_block1a7.PORTBDATAIN
data_b[7] => ram_block1a15.PORTBDATAIN
data_b[7] => ram_block1a23.PORTBDATAIN
data_b[7] => ram_block1a31.PORTBDATAIN
data_b[8] => ram_block1a0.PORTBDATAIN1
data_b[8] => ram_block1a8.PORTBDATAIN1
data_b[8] => ram_block1a16.PORTBDATAIN1
data_b[8] => ram_block1a24.PORTBDATAIN1
data_b[9] => ram_block1a1.PORTBDATAIN1
data_b[9] => ram_block1a9.PORTBDATAIN1
data_b[9] => ram_block1a17.PORTBDATAIN1
data_b[9] => ram_block1a25.PORTBDATAIN1
data_b[10] => ram_block1a2.PORTBDATAIN1
data_b[10] => ram_block1a10.PORTBDATAIN1
data_b[10] => ram_block1a18.PORTBDATAIN1
data_b[10] => ram_block1a26.PORTBDATAIN1
data_b[11] => ram_block1a3.PORTBDATAIN1
data_b[11] => ram_block1a11.PORTBDATAIN1
data_b[11] => ram_block1a19.PORTBDATAIN1
data_b[11] => ram_block1a27.PORTBDATAIN1
data_b[12] => ram_block1a4.PORTBDATAIN1
data_b[12] => ram_block1a12.PORTBDATAIN1
data_b[12] => ram_block1a20.PORTBDATAIN1
data_b[12] => ram_block1a28.PORTBDATAIN1
data_b[13] => ram_block1a5.PORTBDATAIN1
data_b[13] => ram_block1a13.PORTBDATAIN1
data_b[13] => ram_block1a21.PORTBDATAIN1
data_b[13] => ram_block1a29.PORTBDATAIN1
data_b[14] => ram_block1a6.PORTBDATAIN1
data_b[14] => ram_block1a14.PORTBDATAIN1
data_b[14] => ram_block1a22.PORTBDATAIN1
data_b[14] => ram_block1a30.PORTBDATAIN1
data_b[15] => ram_block1a7.PORTBDATAIN1
data_b[15] => ram_block1a15.PORTBDATAIN1
data_b[15] => ram_block1a23.PORTBDATAIN1
data_b[15] => ram_block1a31.PORTBDATAIN1
data_b[16] => ram_block1a0.PORTBDATAIN2
data_b[16] => ram_block1a8.PORTBDATAIN2
data_b[16] => ram_block1a16.PORTBDATAIN2
data_b[16] => ram_block1a24.PORTBDATAIN2
data_b[17] => ram_block1a1.PORTBDATAIN2
data_b[17] => ram_block1a9.PORTBDATAIN2
data_b[17] => ram_block1a17.PORTBDATAIN2
data_b[17] => ram_block1a25.PORTBDATAIN2
data_b[18] => ram_block1a2.PORTBDATAIN2
data_b[18] => ram_block1a10.PORTBDATAIN2
data_b[18] => ram_block1a18.PORTBDATAIN2
data_b[18] => ram_block1a26.PORTBDATAIN2
data_b[19] => ram_block1a3.PORTBDATAIN2
data_b[19] => ram_block1a11.PORTBDATAIN2
data_b[19] => ram_block1a19.PORTBDATAIN2
data_b[19] => ram_block1a27.PORTBDATAIN2
data_b[20] => ram_block1a4.PORTBDATAIN2
data_b[20] => ram_block1a12.PORTBDATAIN2
data_b[20] => ram_block1a20.PORTBDATAIN2
data_b[20] => ram_block1a28.PORTBDATAIN2
data_b[21] => ram_block1a5.PORTBDATAIN2
data_b[21] => ram_block1a13.PORTBDATAIN2
data_b[21] => ram_block1a21.PORTBDATAIN2
data_b[21] => ram_block1a29.PORTBDATAIN2
data_b[22] => ram_block1a6.PORTBDATAIN2
data_b[22] => ram_block1a14.PORTBDATAIN2
data_b[22] => ram_block1a22.PORTBDATAIN2
data_b[22] => ram_block1a30.PORTBDATAIN2
data_b[23] => ram_block1a7.PORTBDATAIN2
data_b[23] => ram_block1a15.PORTBDATAIN2
data_b[23] => ram_block1a23.PORTBDATAIN2
data_b[23] => ram_block1a31.PORTBDATAIN2
data_b[24] => ram_block1a0.PORTBDATAIN3
data_b[24] => ram_block1a8.PORTBDATAIN3
data_b[24] => ram_block1a16.PORTBDATAIN3
data_b[24] => ram_block1a24.PORTBDATAIN3
data_b[25] => ram_block1a1.PORTBDATAIN3
data_b[25] => ram_block1a9.PORTBDATAIN3
data_b[25] => ram_block1a17.PORTBDATAIN3
data_b[25] => ram_block1a25.PORTBDATAIN3
data_b[26] => ram_block1a2.PORTBDATAIN3
data_b[26] => ram_block1a10.PORTBDATAIN3
data_b[26] => ram_block1a18.PORTBDATAIN3
data_b[26] => ram_block1a26.PORTBDATAIN3
data_b[27] => ram_block1a3.PORTBDATAIN3
data_b[27] => ram_block1a11.PORTBDATAIN3
data_b[27] => ram_block1a19.PORTBDATAIN3
data_b[27] => ram_block1a27.PORTBDATAIN3
data_b[28] => ram_block1a4.PORTBDATAIN3
data_b[28] => ram_block1a12.PORTBDATAIN3
data_b[28] => ram_block1a20.PORTBDATAIN3
data_b[28] => ram_block1a28.PORTBDATAIN3
data_b[29] => ram_block1a5.PORTBDATAIN3
data_b[29] => ram_block1a13.PORTBDATAIN3
data_b[29] => ram_block1a21.PORTBDATAIN3
data_b[29] => ram_block1a29.PORTBDATAIN3
data_b[30] => ram_block1a6.PORTBDATAIN3
data_b[30] => ram_block1a14.PORTBDATAIN3
data_b[30] => ram_block1a22.PORTBDATAIN3
data_b[30] => ram_block1a30.PORTBDATAIN3
data_b[31] => ram_block1a7.PORTBDATAIN3
data_b[31] => ram_block1a15.PORTBDATAIN3
data_b[31] => ram_block1a23.PORTBDATAIN3
data_b[31] => ram_block1a31.PORTBDATAIN3
data_b[32] => ram_block1a0.PORTBDATAIN4
data_b[32] => ram_block1a8.PORTBDATAIN4
data_b[32] => ram_block1a16.PORTBDATAIN4
data_b[32] => ram_block1a24.PORTBDATAIN4
data_b[33] => ram_block1a1.PORTBDATAIN4
data_b[33] => ram_block1a9.PORTBDATAIN4
data_b[33] => ram_block1a17.PORTBDATAIN4
data_b[33] => ram_block1a25.PORTBDATAIN4
data_b[34] => ram_block1a2.PORTBDATAIN4
data_b[34] => ram_block1a10.PORTBDATAIN4
data_b[34] => ram_block1a18.PORTBDATAIN4
data_b[34] => ram_block1a26.PORTBDATAIN4
data_b[35] => ram_block1a3.PORTBDATAIN4
data_b[35] => ram_block1a11.PORTBDATAIN4
data_b[35] => ram_block1a19.PORTBDATAIN4
data_b[35] => ram_block1a27.PORTBDATAIN4
data_b[36] => ram_block1a4.PORTBDATAIN4
data_b[36] => ram_block1a12.PORTBDATAIN4
data_b[36] => ram_block1a20.PORTBDATAIN4
data_b[36] => ram_block1a28.PORTBDATAIN4
data_b[37] => ram_block1a5.PORTBDATAIN4
data_b[37] => ram_block1a13.PORTBDATAIN4
data_b[37] => ram_block1a21.PORTBDATAIN4
data_b[37] => ram_block1a29.PORTBDATAIN4
data_b[38] => ram_block1a6.PORTBDATAIN4
data_b[38] => ram_block1a14.PORTBDATAIN4
data_b[38] => ram_block1a22.PORTBDATAIN4
data_b[38] => ram_block1a30.PORTBDATAIN4
data_b[39] => ram_block1a7.PORTBDATAIN4
data_b[39] => ram_block1a15.PORTBDATAIN4
data_b[39] => ram_block1a23.PORTBDATAIN4
data_b[39] => ram_block1a31.PORTBDATAIN4
data_b[40] => ram_block1a0.PORTBDATAIN5
data_b[40] => ram_block1a8.PORTBDATAIN5
data_b[40] => ram_block1a16.PORTBDATAIN5
data_b[40] => ram_block1a24.PORTBDATAIN5
data_b[41] => ram_block1a1.PORTBDATAIN5
data_b[41] => ram_block1a9.PORTBDATAIN5
data_b[41] => ram_block1a17.PORTBDATAIN5
data_b[41] => ram_block1a25.PORTBDATAIN5
data_b[42] => ram_block1a2.PORTBDATAIN5
data_b[42] => ram_block1a10.PORTBDATAIN5
data_b[42] => ram_block1a18.PORTBDATAIN5
data_b[42] => ram_block1a26.PORTBDATAIN5
data_b[43] => ram_block1a3.PORTBDATAIN5
data_b[43] => ram_block1a11.PORTBDATAIN5
data_b[43] => ram_block1a19.PORTBDATAIN5
data_b[43] => ram_block1a27.PORTBDATAIN5
data_b[44] => ram_block1a4.PORTBDATAIN5
data_b[44] => ram_block1a12.PORTBDATAIN5
data_b[44] => ram_block1a20.PORTBDATAIN5
data_b[44] => ram_block1a28.PORTBDATAIN5
data_b[45] => ram_block1a5.PORTBDATAIN5
data_b[45] => ram_block1a13.PORTBDATAIN5
data_b[45] => ram_block1a21.PORTBDATAIN5
data_b[45] => ram_block1a29.PORTBDATAIN5
data_b[46] => ram_block1a6.PORTBDATAIN5
data_b[46] => ram_block1a14.PORTBDATAIN5
data_b[46] => ram_block1a22.PORTBDATAIN5
data_b[46] => ram_block1a30.PORTBDATAIN5
data_b[47] => ram_block1a7.PORTBDATAIN5
data_b[47] => ram_block1a15.PORTBDATAIN5
data_b[47] => ram_block1a23.PORTBDATAIN5
data_b[47] => ram_block1a31.PORTBDATAIN5
data_b[48] => ram_block1a0.PORTBDATAIN6
data_b[48] => ram_block1a8.PORTBDATAIN6
data_b[48] => ram_block1a16.PORTBDATAIN6
data_b[48] => ram_block1a24.PORTBDATAIN6
data_b[49] => ram_block1a1.PORTBDATAIN6
data_b[49] => ram_block1a9.PORTBDATAIN6
data_b[49] => ram_block1a17.PORTBDATAIN6
data_b[49] => ram_block1a25.PORTBDATAIN6
data_b[50] => ram_block1a2.PORTBDATAIN6
data_b[50] => ram_block1a10.PORTBDATAIN6
data_b[50] => ram_block1a18.PORTBDATAIN6
data_b[50] => ram_block1a26.PORTBDATAIN6
data_b[51] => ram_block1a3.PORTBDATAIN6
data_b[51] => ram_block1a11.PORTBDATAIN6
data_b[51] => ram_block1a19.PORTBDATAIN6
data_b[51] => ram_block1a27.PORTBDATAIN6
data_b[52] => ram_block1a4.PORTBDATAIN6
data_b[52] => ram_block1a12.PORTBDATAIN6
data_b[52] => ram_block1a20.PORTBDATAIN6
data_b[52] => ram_block1a28.PORTBDATAIN6
data_b[53] => ram_block1a5.PORTBDATAIN6
data_b[53] => ram_block1a13.PORTBDATAIN6
data_b[53] => ram_block1a21.PORTBDATAIN6
data_b[53] => ram_block1a29.PORTBDATAIN6
data_b[54] => ram_block1a6.PORTBDATAIN6
data_b[54] => ram_block1a14.PORTBDATAIN6
data_b[54] => ram_block1a22.PORTBDATAIN6
data_b[54] => ram_block1a30.PORTBDATAIN6
data_b[55] => ram_block1a7.PORTBDATAIN6
data_b[55] => ram_block1a15.PORTBDATAIN6
data_b[55] => ram_block1a23.PORTBDATAIN6
data_b[55] => ram_block1a31.PORTBDATAIN6
data_b[56] => ram_block1a0.PORTBDATAIN7
data_b[56] => ram_block1a8.PORTBDATAIN7
data_b[56] => ram_block1a16.PORTBDATAIN7
data_b[56] => ram_block1a24.PORTBDATAIN7
data_b[57] => ram_block1a1.PORTBDATAIN7
data_b[57] => ram_block1a9.PORTBDATAIN7
data_b[57] => ram_block1a17.PORTBDATAIN7
data_b[57] => ram_block1a25.PORTBDATAIN7
data_b[58] => ram_block1a2.PORTBDATAIN7
data_b[58] => ram_block1a10.PORTBDATAIN7
data_b[58] => ram_block1a18.PORTBDATAIN7
data_b[58] => ram_block1a26.PORTBDATAIN7
data_b[59] => ram_block1a3.PORTBDATAIN7
data_b[59] => ram_block1a11.PORTBDATAIN7
data_b[59] => ram_block1a19.PORTBDATAIN7
data_b[59] => ram_block1a27.PORTBDATAIN7
data_b[60] => ram_block1a4.PORTBDATAIN7
data_b[60] => ram_block1a12.PORTBDATAIN7
data_b[60] => ram_block1a20.PORTBDATAIN7
data_b[60] => ram_block1a28.PORTBDATAIN7
data_b[61] => ram_block1a5.PORTBDATAIN7
data_b[61] => ram_block1a13.PORTBDATAIN7
data_b[61] => ram_block1a21.PORTBDATAIN7
data_b[61] => ram_block1a29.PORTBDATAIN7
data_b[62] => ram_block1a6.PORTBDATAIN7
data_b[62] => ram_block1a14.PORTBDATAIN7
data_b[62] => ram_block1a22.PORTBDATAIN7
data_b[62] => ram_block1a30.PORTBDATAIN7
data_b[63] => ram_block1a7.PORTBDATAIN7
data_b[63] => ram_block1a15.PORTBDATAIN7
data_b[63] => ram_block1a23.PORTBDATAIN7
data_b[63] => ram_block1a31.PORTBDATAIN7
q_a[0] <= mux_ofb:mux4.result[0]
q_a[1] <= mux_ofb:mux4.result[1]
q_a[2] <= mux_ofb:mux4.result[2]
q_a[3] <= mux_ofb:mux4.result[3]
q_a[4] <= mux_ofb:mux4.result[4]
q_a[5] <= mux_ofb:mux4.result[5]
q_a[6] <= mux_ofb:mux4.result[6]
q_a[7] <= mux_ofb:mux4.result[7]
q_b[0] <= mux_ahb:mux5.result[0]
q_b[1] <= mux_ahb:mux5.result[1]
q_b[2] <= mux_ahb:mux5.result[2]
q_b[3] <= mux_ahb:mux5.result[3]
q_b[4] <= mux_ahb:mux5.result[4]
q_b[5] <= mux_ahb:mux5.result[5]
q_b[6] <= mux_ahb:mux5.result[6]
q_b[7] <= mux_ahb:mux5.result[7]
q_b[8] <= mux_ahb:mux5.result[8]
q_b[9] <= mux_ahb:mux5.result[9]
q_b[10] <= mux_ahb:mux5.result[10]
q_b[11] <= mux_ahb:mux5.result[11]
q_b[12] <= mux_ahb:mux5.result[12]
q_b[13] <= mux_ahb:mux5.result[13]
q_b[14] <= mux_ahb:mux5.result[14]
q_b[15] <= mux_ahb:mux5.result[15]
q_b[16] <= mux_ahb:mux5.result[16]
q_b[17] <= mux_ahb:mux5.result[17]
q_b[18] <= mux_ahb:mux5.result[18]
q_b[19] <= mux_ahb:mux5.result[19]
q_b[20] <= mux_ahb:mux5.result[20]
q_b[21] <= mux_ahb:mux5.result[21]
q_b[22] <= mux_ahb:mux5.result[22]
q_b[23] <= mux_ahb:mux5.result[23]
q_b[24] <= mux_ahb:mux5.result[24]
q_b[25] <= mux_ahb:mux5.result[25]
q_b[26] <= mux_ahb:mux5.result[26]
q_b[27] <= mux_ahb:mux5.result[27]
q_b[28] <= mux_ahb:mux5.result[28]
q_b[29] <= mux_ahb:mux5.result[29]
q_b[30] <= mux_ahb:mux5.result[30]
q_b[31] <= mux_ahb:mux5.result[31]
q_b[32] <= mux_ahb:mux5.result[32]
q_b[33] <= mux_ahb:mux5.result[33]
q_b[34] <= mux_ahb:mux5.result[34]
q_b[35] <= mux_ahb:mux5.result[35]
q_b[36] <= mux_ahb:mux5.result[36]
q_b[37] <= mux_ahb:mux5.result[37]
q_b[38] <= mux_ahb:mux5.result[38]
q_b[39] <= mux_ahb:mux5.result[39]
q_b[40] <= mux_ahb:mux5.result[40]
q_b[41] <= mux_ahb:mux5.result[41]
q_b[42] <= mux_ahb:mux5.result[42]
q_b[43] <= mux_ahb:mux5.result[43]
q_b[44] <= mux_ahb:mux5.result[44]
q_b[45] <= mux_ahb:mux5.result[45]
q_b[46] <= mux_ahb:mux5.result[46]
q_b[47] <= mux_ahb:mux5.result[47]
q_b[48] <= mux_ahb:mux5.result[48]
q_b[49] <= mux_ahb:mux5.result[49]
q_b[50] <= mux_ahb:mux5.result[50]
q_b[51] <= mux_ahb:mux5.result[51]
q_b[52] <= mux_ahb:mux5.result[52]
q_b[53] <= mux_ahb:mux5.result[53]
q_b[54] <= mux_ahb:mux5.result[54]
q_b[55] <= mux_ahb:mux5.result[55]
q_b[56] <= mux_ahb:mux5.result[56]
q_b[57] <= mux_ahb:mux5.result[57]
q_b[58] <= mux_ahb:mux5.result[58]
q_b[59] <= mux_ahb:mux5.result[59]
q_b[60] <= mux_ahb:mux5.result[60]
q_b[61] <= mux_ahb:mux5.result[61]
q_b[62] <= mux_ahb:mux5.result[62]
q_b[63] <= mux_ahb:mux5.result[63]
wren_a => decode_8la:decode2.enable
wren_b => decode_8la:decode3.enable


|top|ramblock:inst4|altsyncram:altsyncram_component|altsyncram_qem2:auto_generated|decode_8la:decode2
data[0] => w_anode1173w[1].IN0
data[0] => w_anode1186w[1].IN1
data[0] => w_anode1194w[1].IN0
data[0] => w_anode1202w[1].IN1
data[1] => w_anode1173w[2].IN0
data[1] => w_anode1186w[2].IN0
data[1] => w_anode1194w[2].IN1
data[1] => w_anode1202w[2].IN1
enable => w_anode1173w[1].IN0
enable => w_anode1186w[1].IN0
enable => w_anode1194w[1].IN0
enable => w_anode1202w[1].IN0
eq[0] <= w_anode1173w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode1186w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode1194w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode1202w[2].DB_MAX_OUTPUT_PORT_TYPE


|top|ramblock:inst4|altsyncram:altsyncram_component|altsyncram_qem2:auto_generated|decode_8la:decode3
data[0] => w_anode1173w[1].IN0
data[0] => w_anode1186w[1].IN1
data[0] => w_anode1194w[1].IN0
data[0] => w_anode1202w[1].IN1
data[1] => w_anode1173w[2].IN0
data[1] => w_anode1186w[2].IN0
data[1] => w_anode1194w[2].IN1
data[1] => w_anode1202w[2].IN1
enable => w_anode1173w[1].IN0
enable => w_anode1186w[1].IN0
enable => w_anode1194w[1].IN0
enable => w_anode1202w[1].IN0
eq[0] <= w_anode1173w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode1186w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode1194w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode1202w[2].DB_MAX_OUTPUT_PORT_TYPE


|top|ramblock:inst4|altsyncram:altsyncram_component|altsyncram_qem2:auto_generated|decode_11a:rden_decode_a
data[0] => w_anode1211w[1].IN0
data[0] => w_anode1225w[1].IN1
data[0] => w_anode1234w[1].IN0
data[0] => w_anode1243w[1].IN1
data[1] => w_anode1211w[2].IN0
data[1] => w_anode1225w[2].IN0
data[1] => w_anode1234w[2].IN1
data[1] => w_anode1243w[2].IN1
eq[0] <= w_anode1211w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode1225w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode1234w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode1243w[2].DB_MAX_OUTPUT_PORT_TYPE


|top|ramblock:inst4|altsyncram:altsyncram_component|altsyncram_qem2:auto_generated|decode_11a:rden_decode_b
data[0] => w_anode1211w[1].IN0
data[0] => w_anode1225w[1].IN1
data[0] => w_anode1234w[1].IN0
data[0] => w_anode1243w[1].IN1
data[1] => w_anode1211w[2].IN0
data[1] => w_anode1225w[2].IN0
data[1] => w_anode1234w[2].IN1
data[1] => w_anode1243w[2].IN1
eq[0] <= w_anode1211w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode1225w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode1234w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode1243w[2].DB_MAX_OUTPUT_PORT_TYPE


|top|ramblock:inst4|altsyncram:altsyncram_component|altsyncram_qem2:auto_generated|mux_ofb:mux4
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w2_n0_mux_dataout.IN1
data[3] => l1_w3_n0_mux_dataout.IN1
data[4] => l1_w4_n0_mux_dataout.IN1
data[5] => l1_w5_n0_mux_dataout.IN1
data[6] => l1_w6_n0_mux_dataout.IN1
data[7] => l1_w7_n0_mux_dataout.IN1
data[8] => l1_w0_n0_mux_dataout.IN1
data[9] => l1_w1_n0_mux_dataout.IN1
data[10] => l1_w2_n0_mux_dataout.IN1
data[11] => l1_w3_n0_mux_dataout.IN1
data[12] => l1_w4_n0_mux_dataout.IN1
data[13] => l1_w5_n0_mux_dataout.IN1
data[14] => l1_w6_n0_mux_dataout.IN1
data[15] => l1_w7_n0_mux_dataout.IN1
data[16] => l1_w0_n1_mux_dataout.IN1
data[17] => l1_w1_n1_mux_dataout.IN1
data[18] => l1_w2_n1_mux_dataout.IN1
data[19] => l1_w3_n1_mux_dataout.IN1
data[20] => l1_w4_n1_mux_dataout.IN1
data[21] => l1_w5_n1_mux_dataout.IN1
data[22] => l1_w6_n1_mux_dataout.IN1
data[23] => l1_w7_n1_mux_dataout.IN1
data[24] => l1_w0_n1_mux_dataout.IN1
data[25] => l1_w1_n1_mux_dataout.IN1
data[26] => l1_w2_n1_mux_dataout.IN1
data[27] => l1_w3_n1_mux_dataout.IN1
data[28] => l1_w4_n1_mux_dataout.IN1
data[29] => l1_w5_n1_mux_dataout.IN1
data[30] => l1_w6_n1_mux_dataout.IN1
data[31] => l1_w7_n1_mux_dataout.IN1
result[0] <= l2_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l2_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l2_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l2_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l2_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l2_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l2_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l2_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[1] => l2_w0_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w3_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w4_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w5_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w6_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w7_n0_mux_dataout.IN0
sel[1] => _.IN0


|top|ramblock:inst4|altsyncram:altsyncram_component|altsyncram_qem2:auto_generated|mux_ahb:mux5
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w2_n0_mux_dataout.IN1
data[3] => l1_w3_n0_mux_dataout.IN1
data[4] => l1_w4_n0_mux_dataout.IN1
data[5] => l1_w5_n0_mux_dataout.IN1
data[6] => l1_w6_n0_mux_dataout.IN1
data[7] => l1_w7_n0_mux_dataout.IN1
data[8] => l1_w8_n0_mux_dataout.IN1
data[9] => l1_w9_n0_mux_dataout.IN1
data[10] => l1_w10_n0_mux_dataout.IN1
data[11] => l1_w11_n0_mux_dataout.IN1
data[12] => l1_w12_n0_mux_dataout.IN1
data[13] => l1_w13_n0_mux_dataout.IN1
data[14] => l1_w14_n0_mux_dataout.IN1
data[15] => l1_w15_n0_mux_dataout.IN1
data[16] => l1_w16_n0_mux_dataout.IN1
data[17] => l1_w17_n0_mux_dataout.IN1
data[18] => l1_w18_n0_mux_dataout.IN1
data[19] => l1_w19_n0_mux_dataout.IN1
data[20] => l1_w20_n0_mux_dataout.IN1
data[21] => l1_w21_n0_mux_dataout.IN1
data[22] => l1_w22_n0_mux_dataout.IN1
data[23] => l1_w23_n0_mux_dataout.IN1
data[24] => l1_w24_n0_mux_dataout.IN1
data[25] => l1_w25_n0_mux_dataout.IN1
data[26] => l1_w26_n0_mux_dataout.IN1
data[27] => l1_w27_n0_mux_dataout.IN1
data[28] => l1_w28_n0_mux_dataout.IN1
data[29] => l1_w29_n0_mux_dataout.IN1
data[30] => l1_w30_n0_mux_dataout.IN1
data[31] => l1_w31_n0_mux_dataout.IN1
data[32] => l1_w32_n0_mux_dataout.IN1
data[33] => l1_w33_n0_mux_dataout.IN1
data[34] => l1_w34_n0_mux_dataout.IN1
data[35] => l1_w35_n0_mux_dataout.IN1
data[36] => l1_w36_n0_mux_dataout.IN1
data[37] => l1_w37_n0_mux_dataout.IN1
data[38] => l1_w38_n0_mux_dataout.IN1
data[39] => l1_w39_n0_mux_dataout.IN1
data[40] => l1_w40_n0_mux_dataout.IN1
data[41] => l1_w41_n0_mux_dataout.IN1
data[42] => l1_w42_n0_mux_dataout.IN1
data[43] => l1_w43_n0_mux_dataout.IN1
data[44] => l1_w44_n0_mux_dataout.IN1
data[45] => l1_w45_n0_mux_dataout.IN1
data[46] => l1_w46_n0_mux_dataout.IN1
data[47] => l1_w47_n0_mux_dataout.IN1
data[48] => l1_w48_n0_mux_dataout.IN1
data[49] => l1_w49_n0_mux_dataout.IN1
data[50] => l1_w50_n0_mux_dataout.IN1
data[51] => l1_w51_n0_mux_dataout.IN1
data[52] => l1_w52_n0_mux_dataout.IN1
data[53] => l1_w53_n0_mux_dataout.IN1
data[54] => l1_w54_n0_mux_dataout.IN1
data[55] => l1_w55_n0_mux_dataout.IN1
data[56] => l1_w56_n0_mux_dataout.IN1
data[57] => l1_w57_n0_mux_dataout.IN1
data[58] => l1_w58_n0_mux_dataout.IN1
data[59] => l1_w59_n0_mux_dataout.IN1
data[60] => l1_w60_n0_mux_dataout.IN1
data[61] => l1_w61_n0_mux_dataout.IN1
data[62] => l1_w62_n0_mux_dataout.IN1
data[63] => l1_w63_n0_mux_dataout.IN1
data[64] => l1_w0_n0_mux_dataout.IN1
data[65] => l1_w1_n0_mux_dataout.IN1
data[66] => l1_w2_n0_mux_dataout.IN1
data[67] => l1_w3_n0_mux_dataout.IN1
data[68] => l1_w4_n0_mux_dataout.IN1
data[69] => l1_w5_n0_mux_dataout.IN1
data[70] => l1_w6_n0_mux_dataout.IN1
data[71] => l1_w7_n0_mux_dataout.IN1
data[72] => l1_w8_n0_mux_dataout.IN1
data[73] => l1_w9_n0_mux_dataout.IN1
data[74] => l1_w10_n0_mux_dataout.IN1
data[75] => l1_w11_n0_mux_dataout.IN1
data[76] => l1_w12_n0_mux_dataout.IN1
data[77] => l1_w13_n0_mux_dataout.IN1
data[78] => l1_w14_n0_mux_dataout.IN1
data[79] => l1_w15_n0_mux_dataout.IN1
data[80] => l1_w16_n0_mux_dataout.IN1
data[81] => l1_w17_n0_mux_dataout.IN1
data[82] => l1_w18_n0_mux_dataout.IN1
data[83] => l1_w19_n0_mux_dataout.IN1
data[84] => l1_w20_n0_mux_dataout.IN1
data[85] => l1_w21_n0_mux_dataout.IN1
data[86] => l1_w22_n0_mux_dataout.IN1
data[87] => l1_w23_n0_mux_dataout.IN1
data[88] => l1_w24_n0_mux_dataout.IN1
data[89] => l1_w25_n0_mux_dataout.IN1
data[90] => l1_w26_n0_mux_dataout.IN1
data[91] => l1_w27_n0_mux_dataout.IN1
data[92] => l1_w28_n0_mux_dataout.IN1
data[93] => l1_w29_n0_mux_dataout.IN1
data[94] => l1_w30_n0_mux_dataout.IN1
data[95] => l1_w31_n0_mux_dataout.IN1
data[96] => l1_w32_n0_mux_dataout.IN1
data[97] => l1_w33_n0_mux_dataout.IN1
data[98] => l1_w34_n0_mux_dataout.IN1
data[99] => l1_w35_n0_mux_dataout.IN1
data[100] => l1_w36_n0_mux_dataout.IN1
data[101] => l1_w37_n0_mux_dataout.IN1
data[102] => l1_w38_n0_mux_dataout.IN1
data[103] => l1_w39_n0_mux_dataout.IN1
data[104] => l1_w40_n0_mux_dataout.IN1
data[105] => l1_w41_n0_mux_dataout.IN1
data[106] => l1_w42_n0_mux_dataout.IN1
data[107] => l1_w43_n0_mux_dataout.IN1
data[108] => l1_w44_n0_mux_dataout.IN1
data[109] => l1_w45_n0_mux_dataout.IN1
data[110] => l1_w46_n0_mux_dataout.IN1
data[111] => l1_w47_n0_mux_dataout.IN1
data[112] => l1_w48_n0_mux_dataout.IN1
data[113] => l1_w49_n0_mux_dataout.IN1
data[114] => l1_w50_n0_mux_dataout.IN1
data[115] => l1_w51_n0_mux_dataout.IN1
data[116] => l1_w52_n0_mux_dataout.IN1
data[117] => l1_w53_n0_mux_dataout.IN1
data[118] => l1_w54_n0_mux_dataout.IN1
data[119] => l1_w55_n0_mux_dataout.IN1
data[120] => l1_w56_n0_mux_dataout.IN1
data[121] => l1_w57_n0_mux_dataout.IN1
data[122] => l1_w58_n0_mux_dataout.IN1
data[123] => l1_w59_n0_mux_dataout.IN1
data[124] => l1_w60_n0_mux_dataout.IN1
data[125] => l1_w61_n0_mux_dataout.IN1
data[126] => l1_w62_n0_mux_dataout.IN1
data[127] => l1_w63_n0_mux_dataout.IN1
data[128] => l1_w0_n1_mux_dataout.IN1
data[129] => l1_w1_n1_mux_dataout.IN1
data[130] => l1_w2_n1_mux_dataout.IN1
data[131] => l1_w3_n1_mux_dataout.IN1
data[132] => l1_w4_n1_mux_dataout.IN1
data[133] => l1_w5_n1_mux_dataout.IN1
data[134] => l1_w6_n1_mux_dataout.IN1
data[135] => l1_w7_n1_mux_dataout.IN1
data[136] => l1_w8_n1_mux_dataout.IN1
data[137] => l1_w9_n1_mux_dataout.IN1
data[138] => l1_w10_n1_mux_dataout.IN1
data[139] => l1_w11_n1_mux_dataout.IN1
data[140] => l1_w12_n1_mux_dataout.IN1
data[141] => l1_w13_n1_mux_dataout.IN1
data[142] => l1_w14_n1_mux_dataout.IN1
data[143] => l1_w15_n1_mux_dataout.IN1
data[144] => l1_w16_n1_mux_dataout.IN1
data[145] => l1_w17_n1_mux_dataout.IN1
data[146] => l1_w18_n1_mux_dataout.IN1
data[147] => l1_w19_n1_mux_dataout.IN1
data[148] => l1_w20_n1_mux_dataout.IN1
data[149] => l1_w21_n1_mux_dataout.IN1
data[150] => l1_w22_n1_mux_dataout.IN1
data[151] => l1_w23_n1_mux_dataout.IN1
data[152] => l1_w24_n1_mux_dataout.IN1
data[153] => l1_w25_n1_mux_dataout.IN1
data[154] => l1_w26_n1_mux_dataout.IN1
data[155] => l1_w27_n1_mux_dataout.IN1
data[156] => l1_w28_n1_mux_dataout.IN1
data[157] => l1_w29_n1_mux_dataout.IN1
data[158] => l1_w30_n1_mux_dataout.IN1
data[159] => l1_w31_n1_mux_dataout.IN1
data[160] => l1_w32_n1_mux_dataout.IN1
data[161] => l1_w33_n1_mux_dataout.IN1
data[162] => l1_w34_n1_mux_dataout.IN1
data[163] => l1_w35_n1_mux_dataout.IN1
data[164] => l1_w36_n1_mux_dataout.IN1
data[165] => l1_w37_n1_mux_dataout.IN1
data[166] => l1_w38_n1_mux_dataout.IN1
data[167] => l1_w39_n1_mux_dataout.IN1
data[168] => l1_w40_n1_mux_dataout.IN1
data[169] => l1_w41_n1_mux_dataout.IN1
data[170] => l1_w42_n1_mux_dataout.IN1
data[171] => l1_w43_n1_mux_dataout.IN1
data[172] => l1_w44_n1_mux_dataout.IN1
data[173] => l1_w45_n1_mux_dataout.IN1
data[174] => l1_w46_n1_mux_dataout.IN1
data[175] => l1_w47_n1_mux_dataout.IN1
data[176] => l1_w48_n1_mux_dataout.IN1
data[177] => l1_w49_n1_mux_dataout.IN1
data[178] => l1_w50_n1_mux_dataout.IN1
data[179] => l1_w51_n1_mux_dataout.IN1
data[180] => l1_w52_n1_mux_dataout.IN1
data[181] => l1_w53_n1_mux_dataout.IN1
data[182] => l1_w54_n1_mux_dataout.IN1
data[183] => l1_w55_n1_mux_dataout.IN1
data[184] => l1_w56_n1_mux_dataout.IN1
data[185] => l1_w57_n1_mux_dataout.IN1
data[186] => l1_w58_n1_mux_dataout.IN1
data[187] => l1_w59_n1_mux_dataout.IN1
data[188] => l1_w60_n1_mux_dataout.IN1
data[189] => l1_w61_n1_mux_dataout.IN1
data[190] => l1_w62_n1_mux_dataout.IN1
data[191] => l1_w63_n1_mux_dataout.IN1
data[192] => l1_w0_n1_mux_dataout.IN1
data[193] => l1_w1_n1_mux_dataout.IN1
data[194] => l1_w2_n1_mux_dataout.IN1
data[195] => l1_w3_n1_mux_dataout.IN1
data[196] => l1_w4_n1_mux_dataout.IN1
data[197] => l1_w5_n1_mux_dataout.IN1
data[198] => l1_w6_n1_mux_dataout.IN1
data[199] => l1_w7_n1_mux_dataout.IN1
data[200] => l1_w8_n1_mux_dataout.IN1
data[201] => l1_w9_n1_mux_dataout.IN1
data[202] => l1_w10_n1_mux_dataout.IN1
data[203] => l1_w11_n1_mux_dataout.IN1
data[204] => l1_w12_n1_mux_dataout.IN1
data[205] => l1_w13_n1_mux_dataout.IN1
data[206] => l1_w14_n1_mux_dataout.IN1
data[207] => l1_w15_n1_mux_dataout.IN1
data[208] => l1_w16_n1_mux_dataout.IN1
data[209] => l1_w17_n1_mux_dataout.IN1
data[210] => l1_w18_n1_mux_dataout.IN1
data[211] => l1_w19_n1_mux_dataout.IN1
data[212] => l1_w20_n1_mux_dataout.IN1
data[213] => l1_w21_n1_mux_dataout.IN1
data[214] => l1_w22_n1_mux_dataout.IN1
data[215] => l1_w23_n1_mux_dataout.IN1
data[216] => l1_w24_n1_mux_dataout.IN1
data[217] => l1_w25_n1_mux_dataout.IN1
data[218] => l1_w26_n1_mux_dataout.IN1
data[219] => l1_w27_n1_mux_dataout.IN1
data[220] => l1_w28_n1_mux_dataout.IN1
data[221] => l1_w29_n1_mux_dataout.IN1
data[222] => l1_w30_n1_mux_dataout.IN1
data[223] => l1_w31_n1_mux_dataout.IN1
data[224] => l1_w32_n1_mux_dataout.IN1
data[225] => l1_w33_n1_mux_dataout.IN1
data[226] => l1_w34_n1_mux_dataout.IN1
data[227] => l1_w35_n1_mux_dataout.IN1
data[228] => l1_w36_n1_mux_dataout.IN1
data[229] => l1_w37_n1_mux_dataout.IN1
data[230] => l1_w38_n1_mux_dataout.IN1
data[231] => l1_w39_n1_mux_dataout.IN1
data[232] => l1_w40_n1_mux_dataout.IN1
data[233] => l1_w41_n1_mux_dataout.IN1
data[234] => l1_w42_n1_mux_dataout.IN1
data[235] => l1_w43_n1_mux_dataout.IN1
data[236] => l1_w44_n1_mux_dataout.IN1
data[237] => l1_w45_n1_mux_dataout.IN1
data[238] => l1_w46_n1_mux_dataout.IN1
data[239] => l1_w47_n1_mux_dataout.IN1
data[240] => l1_w48_n1_mux_dataout.IN1
data[241] => l1_w49_n1_mux_dataout.IN1
data[242] => l1_w50_n1_mux_dataout.IN1
data[243] => l1_w51_n1_mux_dataout.IN1
data[244] => l1_w52_n1_mux_dataout.IN1
data[245] => l1_w53_n1_mux_dataout.IN1
data[246] => l1_w54_n1_mux_dataout.IN1
data[247] => l1_w55_n1_mux_dataout.IN1
data[248] => l1_w56_n1_mux_dataout.IN1
data[249] => l1_w57_n1_mux_dataout.IN1
data[250] => l1_w58_n1_mux_dataout.IN1
data[251] => l1_w59_n1_mux_dataout.IN1
data[252] => l1_w60_n1_mux_dataout.IN1
data[253] => l1_w61_n1_mux_dataout.IN1
data[254] => l1_w62_n1_mux_dataout.IN1
data[255] => l1_w63_n1_mux_dataout.IN1
result[0] <= l2_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l2_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l2_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l2_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l2_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l2_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l2_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l2_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= l2_w8_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= l2_w9_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= l2_w10_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= l2_w11_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= l2_w12_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= l2_w13_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= l2_w14_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= l2_w15_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= l2_w16_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= l2_w17_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= l2_w18_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= l2_w19_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= l2_w20_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= l2_w21_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= l2_w22_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= l2_w23_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= l2_w24_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= l2_w25_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= l2_w26_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= l2_w27_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= l2_w28_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= l2_w29_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= l2_w30_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= l2_w31_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[32] <= l2_w32_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[33] <= l2_w33_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[34] <= l2_w34_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[35] <= l2_w35_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[36] <= l2_w36_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[37] <= l2_w37_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[38] <= l2_w38_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[39] <= l2_w39_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[40] <= l2_w40_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[41] <= l2_w41_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[42] <= l2_w42_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[43] <= l2_w43_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[44] <= l2_w44_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[45] <= l2_w45_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[46] <= l2_w46_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[47] <= l2_w47_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[48] <= l2_w48_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[49] <= l2_w49_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[50] <= l2_w50_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[51] <= l2_w51_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[52] <= l2_w52_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[53] <= l2_w53_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[54] <= l2_w54_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[55] <= l2_w55_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[56] <= l2_w56_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[57] <= l2_w57_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[58] <= l2_w58_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[59] <= l2_w59_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[60] <= l2_w60_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[61] <= l2_w61_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[62] <= l2_w62_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[63] <= l2_w63_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w10_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w10_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w11_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w11_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w12_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w12_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w13_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w13_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w14_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w14_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w15_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w15_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w16_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w16_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w17_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w17_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w18_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w18_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w19_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w19_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w20_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w20_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w21_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w21_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w22_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w22_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w23_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w23_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w24_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w24_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w25_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w25_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w26_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w26_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w27_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w27_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w28_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w28_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w29_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w29_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w30_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w30_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w31_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w31_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w32_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w32_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w33_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w33_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w34_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w34_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w35_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w35_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w36_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w36_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w37_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w37_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w38_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w38_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w39_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w39_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w40_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w40_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w41_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w41_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w42_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w42_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w43_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w43_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w44_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w44_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w45_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w45_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w46_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w46_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w47_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w47_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w48_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w48_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w49_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w49_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w50_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w50_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w51_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w51_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w52_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w52_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w53_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w53_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w54_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w54_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w55_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w55_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w56_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w56_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w57_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w57_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w58_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w58_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w59_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w59_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w60_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w60_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w61_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w61_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w62_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w62_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w63_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w63_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w8_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w8_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w9_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w9_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[1] => l2_w0_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w10_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w11_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w12_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w13_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w14_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w15_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w16_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w17_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w18_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w19_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w20_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w21_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w22_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w23_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w24_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w25_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w26_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w27_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w28_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w29_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w30_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w31_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w32_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w33_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w34_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w35_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w36_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w37_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w38_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w39_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w3_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w40_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w41_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w42_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w43_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w44_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w45_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w46_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w47_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w48_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w49_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w4_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w50_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w51_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w52_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w53_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w54_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w55_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w56_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w57_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w58_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w59_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w5_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w60_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w61_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w62_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w63_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w6_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w7_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w8_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w9_n0_mux_dataout.IN0
sel[1] => _.IN0


|top|ramblock:inst5
address_a[0] => address_a[0].IN1
address_a[1] => address_a[1].IN1
address_a[2] => address_a[2].IN1
address_a[3] => address_a[3].IN1
address_a[4] => address_a[4].IN1
address_a[5] => address_a[5].IN1
address_a[6] => address_a[6].IN1
address_a[7] => address_a[7].IN1
address_a[8] => address_a[8].IN1
address_a[9] => address_a[9].IN1
address_a[10] => address_a[10].IN1
address_a[11] => address_a[11].IN1
address_a[12] => address_a[12].IN1
address_a[13] => address_a[13].IN1
address_a[14] => address_a[14].IN1
address_b[0] => address_b[0].IN1
address_b[1] => address_b[1].IN1
address_b[2] => address_b[2].IN1
address_b[3] => address_b[3].IN1
address_b[4] => address_b[4].IN1
address_b[5] => address_b[5].IN1
address_b[6] => address_b[6].IN1
address_b[7] => address_b[7].IN1
address_b[8] => address_b[8].IN1
address_b[9] => address_b[9].IN1
address_b[10] => address_b[10].IN1
address_b[11] => address_b[11].IN1
clock => clock.IN1
data_a[0] => data_a[0].IN1
data_a[1] => data_a[1].IN1
data_a[2] => data_a[2].IN1
data_a[3] => data_a[3].IN1
data_a[4] => data_a[4].IN1
data_a[5] => data_a[5].IN1
data_a[6] => data_a[6].IN1
data_a[7] => data_a[7].IN1
data_b[0] => data_b[0].IN1
data_b[1] => data_b[1].IN1
data_b[2] => data_b[2].IN1
data_b[3] => data_b[3].IN1
data_b[4] => data_b[4].IN1
data_b[5] => data_b[5].IN1
data_b[6] => data_b[6].IN1
data_b[7] => data_b[7].IN1
data_b[8] => data_b[8].IN1
data_b[9] => data_b[9].IN1
data_b[10] => data_b[10].IN1
data_b[11] => data_b[11].IN1
data_b[12] => data_b[12].IN1
data_b[13] => data_b[13].IN1
data_b[14] => data_b[14].IN1
data_b[15] => data_b[15].IN1
data_b[16] => data_b[16].IN1
data_b[17] => data_b[17].IN1
data_b[18] => data_b[18].IN1
data_b[19] => data_b[19].IN1
data_b[20] => data_b[20].IN1
data_b[21] => data_b[21].IN1
data_b[22] => data_b[22].IN1
data_b[23] => data_b[23].IN1
data_b[24] => data_b[24].IN1
data_b[25] => data_b[25].IN1
data_b[26] => data_b[26].IN1
data_b[27] => data_b[27].IN1
data_b[28] => data_b[28].IN1
data_b[29] => data_b[29].IN1
data_b[30] => data_b[30].IN1
data_b[31] => data_b[31].IN1
data_b[32] => data_b[32].IN1
data_b[33] => data_b[33].IN1
data_b[34] => data_b[34].IN1
data_b[35] => data_b[35].IN1
data_b[36] => data_b[36].IN1
data_b[37] => data_b[37].IN1
data_b[38] => data_b[38].IN1
data_b[39] => data_b[39].IN1
data_b[40] => data_b[40].IN1
data_b[41] => data_b[41].IN1
data_b[42] => data_b[42].IN1
data_b[43] => data_b[43].IN1
data_b[44] => data_b[44].IN1
data_b[45] => data_b[45].IN1
data_b[46] => data_b[46].IN1
data_b[47] => data_b[47].IN1
data_b[48] => data_b[48].IN1
data_b[49] => data_b[49].IN1
data_b[50] => data_b[50].IN1
data_b[51] => data_b[51].IN1
data_b[52] => data_b[52].IN1
data_b[53] => data_b[53].IN1
data_b[54] => data_b[54].IN1
data_b[55] => data_b[55].IN1
data_b[56] => data_b[56].IN1
data_b[57] => data_b[57].IN1
data_b[58] => data_b[58].IN1
data_b[59] => data_b[59].IN1
data_b[60] => data_b[60].IN1
data_b[61] => data_b[61].IN1
data_b[62] => data_b[62].IN1
data_b[63] => data_b[63].IN1
wren_a => wren_a.IN1
wren_b => wren_b.IN1
q_a[0] <= altsyncram:altsyncram_component.q_a
q_a[1] <= altsyncram:altsyncram_component.q_a
q_a[2] <= altsyncram:altsyncram_component.q_a
q_a[3] <= altsyncram:altsyncram_component.q_a
q_a[4] <= altsyncram:altsyncram_component.q_a
q_a[5] <= altsyncram:altsyncram_component.q_a
q_a[6] <= altsyncram:altsyncram_component.q_a
q_a[7] <= altsyncram:altsyncram_component.q_a
q_b[0] <= altsyncram:altsyncram_component.q_b
q_b[1] <= altsyncram:altsyncram_component.q_b
q_b[2] <= altsyncram:altsyncram_component.q_b
q_b[3] <= altsyncram:altsyncram_component.q_b
q_b[4] <= altsyncram:altsyncram_component.q_b
q_b[5] <= altsyncram:altsyncram_component.q_b
q_b[6] <= altsyncram:altsyncram_component.q_b
q_b[7] <= altsyncram:altsyncram_component.q_b
q_b[8] <= altsyncram:altsyncram_component.q_b
q_b[9] <= altsyncram:altsyncram_component.q_b
q_b[10] <= altsyncram:altsyncram_component.q_b
q_b[11] <= altsyncram:altsyncram_component.q_b
q_b[12] <= altsyncram:altsyncram_component.q_b
q_b[13] <= altsyncram:altsyncram_component.q_b
q_b[14] <= altsyncram:altsyncram_component.q_b
q_b[15] <= altsyncram:altsyncram_component.q_b
q_b[16] <= altsyncram:altsyncram_component.q_b
q_b[17] <= altsyncram:altsyncram_component.q_b
q_b[18] <= altsyncram:altsyncram_component.q_b
q_b[19] <= altsyncram:altsyncram_component.q_b
q_b[20] <= altsyncram:altsyncram_component.q_b
q_b[21] <= altsyncram:altsyncram_component.q_b
q_b[22] <= altsyncram:altsyncram_component.q_b
q_b[23] <= altsyncram:altsyncram_component.q_b
q_b[24] <= altsyncram:altsyncram_component.q_b
q_b[25] <= altsyncram:altsyncram_component.q_b
q_b[26] <= altsyncram:altsyncram_component.q_b
q_b[27] <= altsyncram:altsyncram_component.q_b
q_b[28] <= altsyncram:altsyncram_component.q_b
q_b[29] <= altsyncram:altsyncram_component.q_b
q_b[30] <= altsyncram:altsyncram_component.q_b
q_b[31] <= altsyncram:altsyncram_component.q_b
q_b[32] <= altsyncram:altsyncram_component.q_b
q_b[33] <= altsyncram:altsyncram_component.q_b
q_b[34] <= altsyncram:altsyncram_component.q_b
q_b[35] <= altsyncram:altsyncram_component.q_b
q_b[36] <= altsyncram:altsyncram_component.q_b
q_b[37] <= altsyncram:altsyncram_component.q_b
q_b[38] <= altsyncram:altsyncram_component.q_b
q_b[39] <= altsyncram:altsyncram_component.q_b
q_b[40] <= altsyncram:altsyncram_component.q_b
q_b[41] <= altsyncram:altsyncram_component.q_b
q_b[42] <= altsyncram:altsyncram_component.q_b
q_b[43] <= altsyncram:altsyncram_component.q_b
q_b[44] <= altsyncram:altsyncram_component.q_b
q_b[45] <= altsyncram:altsyncram_component.q_b
q_b[46] <= altsyncram:altsyncram_component.q_b
q_b[47] <= altsyncram:altsyncram_component.q_b
q_b[48] <= altsyncram:altsyncram_component.q_b
q_b[49] <= altsyncram:altsyncram_component.q_b
q_b[50] <= altsyncram:altsyncram_component.q_b
q_b[51] <= altsyncram:altsyncram_component.q_b
q_b[52] <= altsyncram:altsyncram_component.q_b
q_b[53] <= altsyncram:altsyncram_component.q_b
q_b[54] <= altsyncram:altsyncram_component.q_b
q_b[55] <= altsyncram:altsyncram_component.q_b
q_b[56] <= altsyncram:altsyncram_component.q_b
q_b[57] <= altsyncram:altsyncram_component.q_b
q_b[58] <= altsyncram:altsyncram_component.q_b
q_b[59] <= altsyncram:altsyncram_component.q_b
q_b[60] <= altsyncram:altsyncram_component.q_b
q_b[61] <= altsyncram:altsyncram_component.q_b
q_b[62] <= altsyncram:altsyncram_component.q_b
q_b[63] <= altsyncram:altsyncram_component.q_b


|top|ramblock:inst5|altsyncram:altsyncram_component
wren_a => altsyncram_qem2:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => altsyncram_qem2:auto_generated.wren_b
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_qem2:auto_generated.data_a[0]
data_a[1] => altsyncram_qem2:auto_generated.data_a[1]
data_a[2] => altsyncram_qem2:auto_generated.data_a[2]
data_a[3] => altsyncram_qem2:auto_generated.data_a[3]
data_a[4] => altsyncram_qem2:auto_generated.data_a[4]
data_a[5] => altsyncram_qem2:auto_generated.data_a[5]
data_a[6] => altsyncram_qem2:auto_generated.data_a[6]
data_a[7] => altsyncram_qem2:auto_generated.data_a[7]
data_b[0] => altsyncram_qem2:auto_generated.data_b[0]
data_b[1] => altsyncram_qem2:auto_generated.data_b[1]
data_b[2] => altsyncram_qem2:auto_generated.data_b[2]
data_b[3] => altsyncram_qem2:auto_generated.data_b[3]
data_b[4] => altsyncram_qem2:auto_generated.data_b[4]
data_b[5] => altsyncram_qem2:auto_generated.data_b[5]
data_b[6] => altsyncram_qem2:auto_generated.data_b[6]
data_b[7] => altsyncram_qem2:auto_generated.data_b[7]
data_b[8] => altsyncram_qem2:auto_generated.data_b[8]
data_b[9] => altsyncram_qem2:auto_generated.data_b[9]
data_b[10] => altsyncram_qem2:auto_generated.data_b[10]
data_b[11] => altsyncram_qem2:auto_generated.data_b[11]
data_b[12] => altsyncram_qem2:auto_generated.data_b[12]
data_b[13] => altsyncram_qem2:auto_generated.data_b[13]
data_b[14] => altsyncram_qem2:auto_generated.data_b[14]
data_b[15] => altsyncram_qem2:auto_generated.data_b[15]
data_b[16] => altsyncram_qem2:auto_generated.data_b[16]
data_b[17] => altsyncram_qem2:auto_generated.data_b[17]
data_b[18] => altsyncram_qem2:auto_generated.data_b[18]
data_b[19] => altsyncram_qem2:auto_generated.data_b[19]
data_b[20] => altsyncram_qem2:auto_generated.data_b[20]
data_b[21] => altsyncram_qem2:auto_generated.data_b[21]
data_b[22] => altsyncram_qem2:auto_generated.data_b[22]
data_b[23] => altsyncram_qem2:auto_generated.data_b[23]
data_b[24] => altsyncram_qem2:auto_generated.data_b[24]
data_b[25] => altsyncram_qem2:auto_generated.data_b[25]
data_b[26] => altsyncram_qem2:auto_generated.data_b[26]
data_b[27] => altsyncram_qem2:auto_generated.data_b[27]
data_b[28] => altsyncram_qem2:auto_generated.data_b[28]
data_b[29] => altsyncram_qem2:auto_generated.data_b[29]
data_b[30] => altsyncram_qem2:auto_generated.data_b[30]
data_b[31] => altsyncram_qem2:auto_generated.data_b[31]
data_b[32] => altsyncram_qem2:auto_generated.data_b[32]
data_b[33] => altsyncram_qem2:auto_generated.data_b[33]
data_b[34] => altsyncram_qem2:auto_generated.data_b[34]
data_b[35] => altsyncram_qem2:auto_generated.data_b[35]
data_b[36] => altsyncram_qem2:auto_generated.data_b[36]
data_b[37] => altsyncram_qem2:auto_generated.data_b[37]
data_b[38] => altsyncram_qem2:auto_generated.data_b[38]
data_b[39] => altsyncram_qem2:auto_generated.data_b[39]
data_b[40] => altsyncram_qem2:auto_generated.data_b[40]
data_b[41] => altsyncram_qem2:auto_generated.data_b[41]
data_b[42] => altsyncram_qem2:auto_generated.data_b[42]
data_b[43] => altsyncram_qem2:auto_generated.data_b[43]
data_b[44] => altsyncram_qem2:auto_generated.data_b[44]
data_b[45] => altsyncram_qem2:auto_generated.data_b[45]
data_b[46] => altsyncram_qem2:auto_generated.data_b[46]
data_b[47] => altsyncram_qem2:auto_generated.data_b[47]
data_b[48] => altsyncram_qem2:auto_generated.data_b[48]
data_b[49] => altsyncram_qem2:auto_generated.data_b[49]
data_b[50] => altsyncram_qem2:auto_generated.data_b[50]
data_b[51] => altsyncram_qem2:auto_generated.data_b[51]
data_b[52] => altsyncram_qem2:auto_generated.data_b[52]
data_b[53] => altsyncram_qem2:auto_generated.data_b[53]
data_b[54] => altsyncram_qem2:auto_generated.data_b[54]
data_b[55] => altsyncram_qem2:auto_generated.data_b[55]
data_b[56] => altsyncram_qem2:auto_generated.data_b[56]
data_b[57] => altsyncram_qem2:auto_generated.data_b[57]
data_b[58] => altsyncram_qem2:auto_generated.data_b[58]
data_b[59] => altsyncram_qem2:auto_generated.data_b[59]
data_b[60] => altsyncram_qem2:auto_generated.data_b[60]
data_b[61] => altsyncram_qem2:auto_generated.data_b[61]
data_b[62] => altsyncram_qem2:auto_generated.data_b[62]
data_b[63] => altsyncram_qem2:auto_generated.data_b[63]
address_a[0] => altsyncram_qem2:auto_generated.address_a[0]
address_a[1] => altsyncram_qem2:auto_generated.address_a[1]
address_a[2] => altsyncram_qem2:auto_generated.address_a[2]
address_a[3] => altsyncram_qem2:auto_generated.address_a[3]
address_a[4] => altsyncram_qem2:auto_generated.address_a[4]
address_a[5] => altsyncram_qem2:auto_generated.address_a[5]
address_a[6] => altsyncram_qem2:auto_generated.address_a[6]
address_a[7] => altsyncram_qem2:auto_generated.address_a[7]
address_a[8] => altsyncram_qem2:auto_generated.address_a[8]
address_a[9] => altsyncram_qem2:auto_generated.address_a[9]
address_a[10] => altsyncram_qem2:auto_generated.address_a[10]
address_a[11] => altsyncram_qem2:auto_generated.address_a[11]
address_a[12] => altsyncram_qem2:auto_generated.address_a[12]
address_a[13] => altsyncram_qem2:auto_generated.address_a[13]
address_a[14] => altsyncram_qem2:auto_generated.address_a[14]
address_b[0] => altsyncram_qem2:auto_generated.address_b[0]
address_b[1] => altsyncram_qem2:auto_generated.address_b[1]
address_b[2] => altsyncram_qem2:auto_generated.address_b[2]
address_b[3] => altsyncram_qem2:auto_generated.address_b[3]
address_b[4] => altsyncram_qem2:auto_generated.address_b[4]
address_b[5] => altsyncram_qem2:auto_generated.address_b[5]
address_b[6] => altsyncram_qem2:auto_generated.address_b[6]
address_b[7] => altsyncram_qem2:auto_generated.address_b[7]
address_b[8] => altsyncram_qem2:auto_generated.address_b[8]
address_b[9] => altsyncram_qem2:auto_generated.address_b[9]
address_b[10] => altsyncram_qem2:auto_generated.address_b[10]
address_b[11] => altsyncram_qem2:auto_generated.address_b[11]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_qem2:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_qem2:auto_generated.q_a[0]
q_a[1] <= altsyncram_qem2:auto_generated.q_a[1]
q_a[2] <= altsyncram_qem2:auto_generated.q_a[2]
q_a[3] <= altsyncram_qem2:auto_generated.q_a[3]
q_a[4] <= altsyncram_qem2:auto_generated.q_a[4]
q_a[5] <= altsyncram_qem2:auto_generated.q_a[5]
q_a[6] <= altsyncram_qem2:auto_generated.q_a[6]
q_a[7] <= altsyncram_qem2:auto_generated.q_a[7]
q_b[0] <= altsyncram_qem2:auto_generated.q_b[0]
q_b[1] <= altsyncram_qem2:auto_generated.q_b[1]
q_b[2] <= altsyncram_qem2:auto_generated.q_b[2]
q_b[3] <= altsyncram_qem2:auto_generated.q_b[3]
q_b[4] <= altsyncram_qem2:auto_generated.q_b[4]
q_b[5] <= altsyncram_qem2:auto_generated.q_b[5]
q_b[6] <= altsyncram_qem2:auto_generated.q_b[6]
q_b[7] <= altsyncram_qem2:auto_generated.q_b[7]
q_b[8] <= altsyncram_qem2:auto_generated.q_b[8]
q_b[9] <= altsyncram_qem2:auto_generated.q_b[9]
q_b[10] <= altsyncram_qem2:auto_generated.q_b[10]
q_b[11] <= altsyncram_qem2:auto_generated.q_b[11]
q_b[12] <= altsyncram_qem2:auto_generated.q_b[12]
q_b[13] <= altsyncram_qem2:auto_generated.q_b[13]
q_b[14] <= altsyncram_qem2:auto_generated.q_b[14]
q_b[15] <= altsyncram_qem2:auto_generated.q_b[15]
q_b[16] <= altsyncram_qem2:auto_generated.q_b[16]
q_b[17] <= altsyncram_qem2:auto_generated.q_b[17]
q_b[18] <= altsyncram_qem2:auto_generated.q_b[18]
q_b[19] <= altsyncram_qem2:auto_generated.q_b[19]
q_b[20] <= altsyncram_qem2:auto_generated.q_b[20]
q_b[21] <= altsyncram_qem2:auto_generated.q_b[21]
q_b[22] <= altsyncram_qem2:auto_generated.q_b[22]
q_b[23] <= altsyncram_qem2:auto_generated.q_b[23]
q_b[24] <= altsyncram_qem2:auto_generated.q_b[24]
q_b[25] <= altsyncram_qem2:auto_generated.q_b[25]
q_b[26] <= altsyncram_qem2:auto_generated.q_b[26]
q_b[27] <= altsyncram_qem2:auto_generated.q_b[27]
q_b[28] <= altsyncram_qem2:auto_generated.q_b[28]
q_b[29] <= altsyncram_qem2:auto_generated.q_b[29]
q_b[30] <= altsyncram_qem2:auto_generated.q_b[30]
q_b[31] <= altsyncram_qem2:auto_generated.q_b[31]
q_b[32] <= altsyncram_qem2:auto_generated.q_b[32]
q_b[33] <= altsyncram_qem2:auto_generated.q_b[33]
q_b[34] <= altsyncram_qem2:auto_generated.q_b[34]
q_b[35] <= altsyncram_qem2:auto_generated.q_b[35]
q_b[36] <= altsyncram_qem2:auto_generated.q_b[36]
q_b[37] <= altsyncram_qem2:auto_generated.q_b[37]
q_b[38] <= altsyncram_qem2:auto_generated.q_b[38]
q_b[39] <= altsyncram_qem2:auto_generated.q_b[39]
q_b[40] <= altsyncram_qem2:auto_generated.q_b[40]
q_b[41] <= altsyncram_qem2:auto_generated.q_b[41]
q_b[42] <= altsyncram_qem2:auto_generated.q_b[42]
q_b[43] <= altsyncram_qem2:auto_generated.q_b[43]
q_b[44] <= altsyncram_qem2:auto_generated.q_b[44]
q_b[45] <= altsyncram_qem2:auto_generated.q_b[45]
q_b[46] <= altsyncram_qem2:auto_generated.q_b[46]
q_b[47] <= altsyncram_qem2:auto_generated.q_b[47]
q_b[48] <= altsyncram_qem2:auto_generated.q_b[48]
q_b[49] <= altsyncram_qem2:auto_generated.q_b[49]
q_b[50] <= altsyncram_qem2:auto_generated.q_b[50]
q_b[51] <= altsyncram_qem2:auto_generated.q_b[51]
q_b[52] <= altsyncram_qem2:auto_generated.q_b[52]
q_b[53] <= altsyncram_qem2:auto_generated.q_b[53]
q_b[54] <= altsyncram_qem2:auto_generated.q_b[54]
q_b[55] <= altsyncram_qem2:auto_generated.q_b[55]
q_b[56] <= altsyncram_qem2:auto_generated.q_b[56]
q_b[57] <= altsyncram_qem2:auto_generated.q_b[57]
q_b[58] <= altsyncram_qem2:auto_generated.q_b[58]
q_b[59] <= altsyncram_qem2:auto_generated.q_b[59]
q_b[60] <= altsyncram_qem2:auto_generated.q_b[60]
q_b[61] <= altsyncram_qem2:auto_generated.q_b[61]
q_b[62] <= altsyncram_qem2:auto_generated.q_b[62]
q_b[63] <= altsyncram_qem2:auto_generated.q_b[63]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|top|ramblock:inst5|altsyncram:altsyncram_component|altsyncram_qem2:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[9] => ram_block1a30.PORTAADDR9
address_a[9] => ram_block1a31.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[10] => ram_block1a20.PORTAADDR10
address_a[10] => ram_block1a21.PORTAADDR10
address_a[10] => ram_block1a22.PORTAADDR10
address_a[10] => ram_block1a23.PORTAADDR10
address_a[10] => ram_block1a24.PORTAADDR10
address_a[10] => ram_block1a25.PORTAADDR10
address_a[10] => ram_block1a26.PORTAADDR10
address_a[10] => ram_block1a27.PORTAADDR10
address_a[10] => ram_block1a28.PORTAADDR10
address_a[10] => ram_block1a29.PORTAADDR10
address_a[10] => ram_block1a30.PORTAADDR10
address_a[10] => ram_block1a31.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[11] => ram_block1a16.PORTAADDR11
address_a[11] => ram_block1a17.PORTAADDR11
address_a[11] => ram_block1a18.PORTAADDR11
address_a[11] => ram_block1a19.PORTAADDR11
address_a[11] => ram_block1a20.PORTAADDR11
address_a[11] => ram_block1a21.PORTAADDR11
address_a[11] => ram_block1a22.PORTAADDR11
address_a[11] => ram_block1a23.PORTAADDR11
address_a[11] => ram_block1a24.PORTAADDR11
address_a[11] => ram_block1a25.PORTAADDR11
address_a[11] => ram_block1a26.PORTAADDR11
address_a[11] => ram_block1a27.PORTAADDR11
address_a[11] => ram_block1a28.PORTAADDR11
address_a[11] => ram_block1a29.PORTAADDR11
address_a[11] => ram_block1a30.PORTAADDR11
address_a[11] => ram_block1a31.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[12] => ram_block1a6.PORTAADDR12
address_a[12] => ram_block1a7.PORTAADDR12
address_a[12] => ram_block1a8.PORTAADDR12
address_a[12] => ram_block1a9.PORTAADDR12
address_a[12] => ram_block1a10.PORTAADDR12
address_a[12] => ram_block1a11.PORTAADDR12
address_a[12] => ram_block1a12.PORTAADDR12
address_a[12] => ram_block1a13.PORTAADDR12
address_a[12] => ram_block1a14.PORTAADDR12
address_a[12] => ram_block1a15.PORTAADDR12
address_a[12] => ram_block1a16.PORTAADDR12
address_a[12] => ram_block1a17.PORTAADDR12
address_a[12] => ram_block1a18.PORTAADDR12
address_a[12] => ram_block1a19.PORTAADDR12
address_a[12] => ram_block1a20.PORTAADDR12
address_a[12] => ram_block1a21.PORTAADDR12
address_a[12] => ram_block1a22.PORTAADDR12
address_a[12] => ram_block1a23.PORTAADDR12
address_a[12] => ram_block1a24.PORTAADDR12
address_a[12] => ram_block1a25.PORTAADDR12
address_a[12] => ram_block1a26.PORTAADDR12
address_a[12] => ram_block1a27.PORTAADDR12
address_a[12] => ram_block1a28.PORTAADDR12
address_a[12] => ram_block1a29.PORTAADDR12
address_a[12] => ram_block1a30.PORTAADDR12
address_a[12] => ram_block1a31.PORTAADDR12
address_a[13] => address_reg_a[0].DATAIN
address_a[13] => decode_8la:decode2.data[0]
address_a[13] => decode_11a:rden_decode_a.data[0]
address_a[14] => address_reg_a[1].DATAIN
address_a[14] => decode_8la:decode2.data[1]
address_a[14] => decode_11a:rden_decode_a.data[1]
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[7] => ram_block1a18.PORTBADDR7
address_b[7] => ram_block1a19.PORTBADDR7
address_b[7] => ram_block1a20.PORTBADDR7
address_b[7] => ram_block1a21.PORTBADDR7
address_b[7] => ram_block1a22.PORTBADDR7
address_b[7] => ram_block1a23.PORTBADDR7
address_b[7] => ram_block1a24.PORTBADDR7
address_b[7] => ram_block1a25.PORTBADDR7
address_b[7] => ram_block1a26.PORTBADDR7
address_b[7] => ram_block1a27.PORTBADDR7
address_b[7] => ram_block1a28.PORTBADDR7
address_b[7] => ram_block1a29.PORTBADDR7
address_b[7] => ram_block1a30.PORTBADDR7
address_b[7] => ram_block1a31.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[8] => ram_block1a9.PORTBADDR8
address_b[8] => ram_block1a10.PORTBADDR8
address_b[8] => ram_block1a11.PORTBADDR8
address_b[8] => ram_block1a12.PORTBADDR8
address_b[8] => ram_block1a13.PORTBADDR8
address_b[8] => ram_block1a14.PORTBADDR8
address_b[8] => ram_block1a15.PORTBADDR8
address_b[8] => ram_block1a16.PORTBADDR8
address_b[8] => ram_block1a17.PORTBADDR8
address_b[8] => ram_block1a18.PORTBADDR8
address_b[8] => ram_block1a19.PORTBADDR8
address_b[8] => ram_block1a20.PORTBADDR8
address_b[8] => ram_block1a21.PORTBADDR8
address_b[8] => ram_block1a22.PORTBADDR8
address_b[8] => ram_block1a23.PORTBADDR8
address_b[8] => ram_block1a24.PORTBADDR8
address_b[8] => ram_block1a25.PORTBADDR8
address_b[8] => ram_block1a26.PORTBADDR8
address_b[8] => ram_block1a27.PORTBADDR8
address_b[8] => ram_block1a28.PORTBADDR8
address_b[8] => ram_block1a29.PORTBADDR8
address_b[8] => ram_block1a30.PORTBADDR8
address_b[8] => ram_block1a31.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
address_b[9] => ram_block1a8.PORTBADDR9
address_b[9] => ram_block1a9.PORTBADDR9
address_b[9] => ram_block1a10.PORTBADDR9
address_b[9] => ram_block1a11.PORTBADDR9
address_b[9] => ram_block1a12.PORTBADDR9
address_b[9] => ram_block1a13.PORTBADDR9
address_b[9] => ram_block1a14.PORTBADDR9
address_b[9] => ram_block1a15.PORTBADDR9
address_b[9] => ram_block1a16.PORTBADDR9
address_b[9] => ram_block1a17.PORTBADDR9
address_b[9] => ram_block1a18.PORTBADDR9
address_b[9] => ram_block1a19.PORTBADDR9
address_b[9] => ram_block1a20.PORTBADDR9
address_b[9] => ram_block1a21.PORTBADDR9
address_b[9] => ram_block1a22.PORTBADDR9
address_b[9] => ram_block1a23.PORTBADDR9
address_b[9] => ram_block1a24.PORTBADDR9
address_b[9] => ram_block1a25.PORTBADDR9
address_b[9] => ram_block1a26.PORTBADDR9
address_b[9] => ram_block1a27.PORTBADDR9
address_b[9] => ram_block1a28.PORTBADDR9
address_b[9] => ram_block1a29.PORTBADDR9
address_b[9] => ram_block1a30.PORTBADDR9
address_b[9] => ram_block1a31.PORTBADDR9
address_b[10] => address_reg_b[0].DATAIN
address_b[10] => decode_8la:decode3.data[0]
address_b[10] => decode_11a:rden_decode_b.data[0]
address_b[11] => address_reg_b[1].DATAIN
address_b[11] => decode_8la:decode3.data[1]
address_b[11] => decode_11a:rden_decode_b.data[1]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a8.CLK1
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a9.CLK1
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a10.CLK1
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a11.CLK1
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a12.CLK1
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a13.CLK1
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a14.CLK1
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a15.CLK1
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a16.CLK1
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a17.CLK1
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a18.CLK1
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a19.CLK1
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a20.CLK1
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a21.CLK1
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a22.CLK1
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a23.CLK1
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a24.CLK1
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a25.CLK1
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a26.CLK1
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a27.CLK1
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a28.CLK1
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a29.CLK1
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a30.CLK1
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a31.CLK1
clock0 => address_reg_a[1].CLK
clock0 => address_reg_a[0].CLK
clock0 => address_reg_b[1].CLK
clock0 => address_reg_b[0].CLK
clock0 => out_address_reg_a[1].CLK
clock0 => out_address_reg_a[0].CLK
clock0 => out_address_reg_b[1].CLK
clock0 => out_address_reg_b[0].CLK
data_a[0] => ram_block1a0.PORTADATAIN
data_a[0] => ram_block1a8.PORTADATAIN
data_a[0] => ram_block1a16.PORTADATAIN
data_a[0] => ram_block1a24.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[1] => ram_block1a9.PORTADATAIN
data_a[1] => ram_block1a17.PORTADATAIN
data_a[1] => ram_block1a25.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[2] => ram_block1a10.PORTADATAIN
data_a[2] => ram_block1a18.PORTADATAIN
data_a[2] => ram_block1a26.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[3] => ram_block1a11.PORTADATAIN
data_a[3] => ram_block1a19.PORTADATAIN
data_a[3] => ram_block1a27.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[4] => ram_block1a12.PORTADATAIN
data_a[4] => ram_block1a20.PORTADATAIN
data_a[4] => ram_block1a28.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[5] => ram_block1a13.PORTADATAIN
data_a[5] => ram_block1a21.PORTADATAIN
data_a[5] => ram_block1a29.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[6] => ram_block1a14.PORTADATAIN
data_a[6] => ram_block1a22.PORTADATAIN
data_a[6] => ram_block1a30.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[7] => ram_block1a15.PORTADATAIN
data_a[7] => ram_block1a23.PORTADATAIN
data_a[7] => ram_block1a31.PORTADATAIN
data_b[0] => ram_block1a0.PORTBDATAIN
data_b[0] => ram_block1a8.PORTBDATAIN
data_b[0] => ram_block1a16.PORTBDATAIN
data_b[0] => ram_block1a24.PORTBDATAIN
data_b[1] => ram_block1a1.PORTBDATAIN
data_b[1] => ram_block1a9.PORTBDATAIN
data_b[1] => ram_block1a17.PORTBDATAIN
data_b[1] => ram_block1a25.PORTBDATAIN
data_b[2] => ram_block1a2.PORTBDATAIN
data_b[2] => ram_block1a10.PORTBDATAIN
data_b[2] => ram_block1a18.PORTBDATAIN
data_b[2] => ram_block1a26.PORTBDATAIN
data_b[3] => ram_block1a3.PORTBDATAIN
data_b[3] => ram_block1a11.PORTBDATAIN
data_b[3] => ram_block1a19.PORTBDATAIN
data_b[3] => ram_block1a27.PORTBDATAIN
data_b[4] => ram_block1a4.PORTBDATAIN
data_b[4] => ram_block1a12.PORTBDATAIN
data_b[4] => ram_block1a20.PORTBDATAIN
data_b[4] => ram_block1a28.PORTBDATAIN
data_b[5] => ram_block1a5.PORTBDATAIN
data_b[5] => ram_block1a13.PORTBDATAIN
data_b[5] => ram_block1a21.PORTBDATAIN
data_b[5] => ram_block1a29.PORTBDATAIN
data_b[6] => ram_block1a6.PORTBDATAIN
data_b[6] => ram_block1a14.PORTBDATAIN
data_b[6] => ram_block1a22.PORTBDATAIN
data_b[6] => ram_block1a30.PORTBDATAIN
data_b[7] => ram_block1a7.PORTBDATAIN
data_b[7] => ram_block1a15.PORTBDATAIN
data_b[7] => ram_block1a23.PORTBDATAIN
data_b[7] => ram_block1a31.PORTBDATAIN
data_b[8] => ram_block1a0.PORTBDATAIN1
data_b[8] => ram_block1a8.PORTBDATAIN1
data_b[8] => ram_block1a16.PORTBDATAIN1
data_b[8] => ram_block1a24.PORTBDATAIN1
data_b[9] => ram_block1a1.PORTBDATAIN1
data_b[9] => ram_block1a9.PORTBDATAIN1
data_b[9] => ram_block1a17.PORTBDATAIN1
data_b[9] => ram_block1a25.PORTBDATAIN1
data_b[10] => ram_block1a2.PORTBDATAIN1
data_b[10] => ram_block1a10.PORTBDATAIN1
data_b[10] => ram_block1a18.PORTBDATAIN1
data_b[10] => ram_block1a26.PORTBDATAIN1
data_b[11] => ram_block1a3.PORTBDATAIN1
data_b[11] => ram_block1a11.PORTBDATAIN1
data_b[11] => ram_block1a19.PORTBDATAIN1
data_b[11] => ram_block1a27.PORTBDATAIN1
data_b[12] => ram_block1a4.PORTBDATAIN1
data_b[12] => ram_block1a12.PORTBDATAIN1
data_b[12] => ram_block1a20.PORTBDATAIN1
data_b[12] => ram_block1a28.PORTBDATAIN1
data_b[13] => ram_block1a5.PORTBDATAIN1
data_b[13] => ram_block1a13.PORTBDATAIN1
data_b[13] => ram_block1a21.PORTBDATAIN1
data_b[13] => ram_block1a29.PORTBDATAIN1
data_b[14] => ram_block1a6.PORTBDATAIN1
data_b[14] => ram_block1a14.PORTBDATAIN1
data_b[14] => ram_block1a22.PORTBDATAIN1
data_b[14] => ram_block1a30.PORTBDATAIN1
data_b[15] => ram_block1a7.PORTBDATAIN1
data_b[15] => ram_block1a15.PORTBDATAIN1
data_b[15] => ram_block1a23.PORTBDATAIN1
data_b[15] => ram_block1a31.PORTBDATAIN1
data_b[16] => ram_block1a0.PORTBDATAIN2
data_b[16] => ram_block1a8.PORTBDATAIN2
data_b[16] => ram_block1a16.PORTBDATAIN2
data_b[16] => ram_block1a24.PORTBDATAIN2
data_b[17] => ram_block1a1.PORTBDATAIN2
data_b[17] => ram_block1a9.PORTBDATAIN2
data_b[17] => ram_block1a17.PORTBDATAIN2
data_b[17] => ram_block1a25.PORTBDATAIN2
data_b[18] => ram_block1a2.PORTBDATAIN2
data_b[18] => ram_block1a10.PORTBDATAIN2
data_b[18] => ram_block1a18.PORTBDATAIN2
data_b[18] => ram_block1a26.PORTBDATAIN2
data_b[19] => ram_block1a3.PORTBDATAIN2
data_b[19] => ram_block1a11.PORTBDATAIN2
data_b[19] => ram_block1a19.PORTBDATAIN2
data_b[19] => ram_block1a27.PORTBDATAIN2
data_b[20] => ram_block1a4.PORTBDATAIN2
data_b[20] => ram_block1a12.PORTBDATAIN2
data_b[20] => ram_block1a20.PORTBDATAIN2
data_b[20] => ram_block1a28.PORTBDATAIN2
data_b[21] => ram_block1a5.PORTBDATAIN2
data_b[21] => ram_block1a13.PORTBDATAIN2
data_b[21] => ram_block1a21.PORTBDATAIN2
data_b[21] => ram_block1a29.PORTBDATAIN2
data_b[22] => ram_block1a6.PORTBDATAIN2
data_b[22] => ram_block1a14.PORTBDATAIN2
data_b[22] => ram_block1a22.PORTBDATAIN2
data_b[22] => ram_block1a30.PORTBDATAIN2
data_b[23] => ram_block1a7.PORTBDATAIN2
data_b[23] => ram_block1a15.PORTBDATAIN2
data_b[23] => ram_block1a23.PORTBDATAIN2
data_b[23] => ram_block1a31.PORTBDATAIN2
data_b[24] => ram_block1a0.PORTBDATAIN3
data_b[24] => ram_block1a8.PORTBDATAIN3
data_b[24] => ram_block1a16.PORTBDATAIN3
data_b[24] => ram_block1a24.PORTBDATAIN3
data_b[25] => ram_block1a1.PORTBDATAIN3
data_b[25] => ram_block1a9.PORTBDATAIN3
data_b[25] => ram_block1a17.PORTBDATAIN3
data_b[25] => ram_block1a25.PORTBDATAIN3
data_b[26] => ram_block1a2.PORTBDATAIN3
data_b[26] => ram_block1a10.PORTBDATAIN3
data_b[26] => ram_block1a18.PORTBDATAIN3
data_b[26] => ram_block1a26.PORTBDATAIN3
data_b[27] => ram_block1a3.PORTBDATAIN3
data_b[27] => ram_block1a11.PORTBDATAIN3
data_b[27] => ram_block1a19.PORTBDATAIN3
data_b[27] => ram_block1a27.PORTBDATAIN3
data_b[28] => ram_block1a4.PORTBDATAIN3
data_b[28] => ram_block1a12.PORTBDATAIN3
data_b[28] => ram_block1a20.PORTBDATAIN3
data_b[28] => ram_block1a28.PORTBDATAIN3
data_b[29] => ram_block1a5.PORTBDATAIN3
data_b[29] => ram_block1a13.PORTBDATAIN3
data_b[29] => ram_block1a21.PORTBDATAIN3
data_b[29] => ram_block1a29.PORTBDATAIN3
data_b[30] => ram_block1a6.PORTBDATAIN3
data_b[30] => ram_block1a14.PORTBDATAIN3
data_b[30] => ram_block1a22.PORTBDATAIN3
data_b[30] => ram_block1a30.PORTBDATAIN3
data_b[31] => ram_block1a7.PORTBDATAIN3
data_b[31] => ram_block1a15.PORTBDATAIN3
data_b[31] => ram_block1a23.PORTBDATAIN3
data_b[31] => ram_block1a31.PORTBDATAIN3
data_b[32] => ram_block1a0.PORTBDATAIN4
data_b[32] => ram_block1a8.PORTBDATAIN4
data_b[32] => ram_block1a16.PORTBDATAIN4
data_b[32] => ram_block1a24.PORTBDATAIN4
data_b[33] => ram_block1a1.PORTBDATAIN4
data_b[33] => ram_block1a9.PORTBDATAIN4
data_b[33] => ram_block1a17.PORTBDATAIN4
data_b[33] => ram_block1a25.PORTBDATAIN4
data_b[34] => ram_block1a2.PORTBDATAIN4
data_b[34] => ram_block1a10.PORTBDATAIN4
data_b[34] => ram_block1a18.PORTBDATAIN4
data_b[34] => ram_block1a26.PORTBDATAIN4
data_b[35] => ram_block1a3.PORTBDATAIN4
data_b[35] => ram_block1a11.PORTBDATAIN4
data_b[35] => ram_block1a19.PORTBDATAIN4
data_b[35] => ram_block1a27.PORTBDATAIN4
data_b[36] => ram_block1a4.PORTBDATAIN4
data_b[36] => ram_block1a12.PORTBDATAIN4
data_b[36] => ram_block1a20.PORTBDATAIN4
data_b[36] => ram_block1a28.PORTBDATAIN4
data_b[37] => ram_block1a5.PORTBDATAIN4
data_b[37] => ram_block1a13.PORTBDATAIN4
data_b[37] => ram_block1a21.PORTBDATAIN4
data_b[37] => ram_block1a29.PORTBDATAIN4
data_b[38] => ram_block1a6.PORTBDATAIN4
data_b[38] => ram_block1a14.PORTBDATAIN4
data_b[38] => ram_block1a22.PORTBDATAIN4
data_b[38] => ram_block1a30.PORTBDATAIN4
data_b[39] => ram_block1a7.PORTBDATAIN4
data_b[39] => ram_block1a15.PORTBDATAIN4
data_b[39] => ram_block1a23.PORTBDATAIN4
data_b[39] => ram_block1a31.PORTBDATAIN4
data_b[40] => ram_block1a0.PORTBDATAIN5
data_b[40] => ram_block1a8.PORTBDATAIN5
data_b[40] => ram_block1a16.PORTBDATAIN5
data_b[40] => ram_block1a24.PORTBDATAIN5
data_b[41] => ram_block1a1.PORTBDATAIN5
data_b[41] => ram_block1a9.PORTBDATAIN5
data_b[41] => ram_block1a17.PORTBDATAIN5
data_b[41] => ram_block1a25.PORTBDATAIN5
data_b[42] => ram_block1a2.PORTBDATAIN5
data_b[42] => ram_block1a10.PORTBDATAIN5
data_b[42] => ram_block1a18.PORTBDATAIN5
data_b[42] => ram_block1a26.PORTBDATAIN5
data_b[43] => ram_block1a3.PORTBDATAIN5
data_b[43] => ram_block1a11.PORTBDATAIN5
data_b[43] => ram_block1a19.PORTBDATAIN5
data_b[43] => ram_block1a27.PORTBDATAIN5
data_b[44] => ram_block1a4.PORTBDATAIN5
data_b[44] => ram_block1a12.PORTBDATAIN5
data_b[44] => ram_block1a20.PORTBDATAIN5
data_b[44] => ram_block1a28.PORTBDATAIN5
data_b[45] => ram_block1a5.PORTBDATAIN5
data_b[45] => ram_block1a13.PORTBDATAIN5
data_b[45] => ram_block1a21.PORTBDATAIN5
data_b[45] => ram_block1a29.PORTBDATAIN5
data_b[46] => ram_block1a6.PORTBDATAIN5
data_b[46] => ram_block1a14.PORTBDATAIN5
data_b[46] => ram_block1a22.PORTBDATAIN5
data_b[46] => ram_block1a30.PORTBDATAIN5
data_b[47] => ram_block1a7.PORTBDATAIN5
data_b[47] => ram_block1a15.PORTBDATAIN5
data_b[47] => ram_block1a23.PORTBDATAIN5
data_b[47] => ram_block1a31.PORTBDATAIN5
data_b[48] => ram_block1a0.PORTBDATAIN6
data_b[48] => ram_block1a8.PORTBDATAIN6
data_b[48] => ram_block1a16.PORTBDATAIN6
data_b[48] => ram_block1a24.PORTBDATAIN6
data_b[49] => ram_block1a1.PORTBDATAIN6
data_b[49] => ram_block1a9.PORTBDATAIN6
data_b[49] => ram_block1a17.PORTBDATAIN6
data_b[49] => ram_block1a25.PORTBDATAIN6
data_b[50] => ram_block1a2.PORTBDATAIN6
data_b[50] => ram_block1a10.PORTBDATAIN6
data_b[50] => ram_block1a18.PORTBDATAIN6
data_b[50] => ram_block1a26.PORTBDATAIN6
data_b[51] => ram_block1a3.PORTBDATAIN6
data_b[51] => ram_block1a11.PORTBDATAIN6
data_b[51] => ram_block1a19.PORTBDATAIN6
data_b[51] => ram_block1a27.PORTBDATAIN6
data_b[52] => ram_block1a4.PORTBDATAIN6
data_b[52] => ram_block1a12.PORTBDATAIN6
data_b[52] => ram_block1a20.PORTBDATAIN6
data_b[52] => ram_block1a28.PORTBDATAIN6
data_b[53] => ram_block1a5.PORTBDATAIN6
data_b[53] => ram_block1a13.PORTBDATAIN6
data_b[53] => ram_block1a21.PORTBDATAIN6
data_b[53] => ram_block1a29.PORTBDATAIN6
data_b[54] => ram_block1a6.PORTBDATAIN6
data_b[54] => ram_block1a14.PORTBDATAIN6
data_b[54] => ram_block1a22.PORTBDATAIN6
data_b[54] => ram_block1a30.PORTBDATAIN6
data_b[55] => ram_block1a7.PORTBDATAIN6
data_b[55] => ram_block1a15.PORTBDATAIN6
data_b[55] => ram_block1a23.PORTBDATAIN6
data_b[55] => ram_block1a31.PORTBDATAIN6
data_b[56] => ram_block1a0.PORTBDATAIN7
data_b[56] => ram_block1a8.PORTBDATAIN7
data_b[56] => ram_block1a16.PORTBDATAIN7
data_b[56] => ram_block1a24.PORTBDATAIN7
data_b[57] => ram_block1a1.PORTBDATAIN7
data_b[57] => ram_block1a9.PORTBDATAIN7
data_b[57] => ram_block1a17.PORTBDATAIN7
data_b[57] => ram_block1a25.PORTBDATAIN7
data_b[58] => ram_block1a2.PORTBDATAIN7
data_b[58] => ram_block1a10.PORTBDATAIN7
data_b[58] => ram_block1a18.PORTBDATAIN7
data_b[58] => ram_block1a26.PORTBDATAIN7
data_b[59] => ram_block1a3.PORTBDATAIN7
data_b[59] => ram_block1a11.PORTBDATAIN7
data_b[59] => ram_block1a19.PORTBDATAIN7
data_b[59] => ram_block1a27.PORTBDATAIN7
data_b[60] => ram_block1a4.PORTBDATAIN7
data_b[60] => ram_block1a12.PORTBDATAIN7
data_b[60] => ram_block1a20.PORTBDATAIN7
data_b[60] => ram_block1a28.PORTBDATAIN7
data_b[61] => ram_block1a5.PORTBDATAIN7
data_b[61] => ram_block1a13.PORTBDATAIN7
data_b[61] => ram_block1a21.PORTBDATAIN7
data_b[61] => ram_block1a29.PORTBDATAIN7
data_b[62] => ram_block1a6.PORTBDATAIN7
data_b[62] => ram_block1a14.PORTBDATAIN7
data_b[62] => ram_block1a22.PORTBDATAIN7
data_b[62] => ram_block1a30.PORTBDATAIN7
data_b[63] => ram_block1a7.PORTBDATAIN7
data_b[63] => ram_block1a15.PORTBDATAIN7
data_b[63] => ram_block1a23.PORTBDATAIN7
data_b[63] => ram_block1a31.PORTBDATAIN7
q_a[0] <= mux_ofb:mux4.result[0]
q_a[1] <= mux_ofb:mux4.result[1]
q_a[2] <= mux_ofb:mux4.result[2]
q_a[3] <= mux_ofb:mux4.result[3]
q_a[4] <= mux_ofb:mux4.result[4]
q_a[5] <= mux_ofb:mux4.result[5]
q_a[6] <= mux_ofb:mux4.result[6]
q_a[7] <= mux_ofb:mux4.result[7]
q_b[0] <= mux_ahb:mux5.result[0]
q_b[1] <= mux_ahb:mux5.result[1]
q_b[2] <= mux_ahb:mux5.result[2]
q_b[3] <= mux_ahb:mux5.result[3]
q_b[4] <= mux_ahb:mux5.result[4]
q_b[5] <= mux_ahb:mux5.result[5]
q_b[6] <= mux_ahb:mux5.result[6]
q_b[7] <= mux_ahb:mux5.result[7]
q_b[8] <= mux_ahb:mux5.result[8]
q_b[9] <= mux_ahb:mux5.result[9]
q_b[10] <= mux_ahb:mux5.result[10]
q_b[11] <= mux_ahb:mux5.result[11]
q_b[12] <= mux_ahb:mux5.result[12]
q_b[13] <= mux_ahb:mux5.result[13]
q_b[14] <= mux_ahb:mux5.result[14]
q_b[15] <= mux_ahb:mux5.result[15]
q_b[16] <= mux_ahb:mux5.result[16]
q_b[17] <= mux_ahb:mux5.result[17]
q_b[18] <= mux_ahb:mux5.result[18]
q_b[19] <= mux_ahb:mux5.result[19]
q_b[20] <= mux_ahb:mux5.result[20]
q_b[21] <= mux_ahb:mux5.result[21]
q_b[22] <= mux_ahb:mux5.result[22]
q_b[23] <= mux_ahb:mux5.result[23]
q_b[24] <= mux_ahb:mux5.result[24]
q_b[25] <= mux_ahb:mux5.result[25]
q_b[26] <= mux_ahb:mux5.result[26]
q_b[27] <= mux_ahb:mux5.result[27]
q_b[28] <= mux_ahb:mux5.result[28]
q_b[29] <= mux_ahb:mux5.result[29]
q_b[30] <= mux_ahb:mux5.result[30]
q_b[31] <= mux_ahb:mux5.result[31]
q_b[32] <= mux_ahb:mux5.result[32]
q_b[33] <= mux_ahb:mux5.result[33]
q_b[34] <= mux_ahb:mux5.result[34]
q_b[35] <= mux_ahb:mux5.result[35]
q_b[36] <= mux_ahb:mux5.result[36]
q_b[37] <= mux_ahb:mux5.result[37]
q_b[38] <= mux_ahb:mux5.result[38]
q_b[39] <= mux_ahb:mux5.result[39]
q_b[40] <= mux_ahb:mux5.result[40]
q_b[41] <= mux_ahb:mux5.result[41]
q_b[42] <= mux_ahb:mux5.result[42]
q_b[43] <= mux_ahb:mux5.result[43]
q_b[44] <= mux_ahb:mux5.result[44]
q_b[45] <= mux_ahb:mux5.result[45]
q_b[46] <= mux_ahb:mux5.result[46]
q_b[47] <= mux_ahb:mux5.result[47]
q_b[48] <= mux_ahb:mux5.result[48]
q_b[49] <= mux_ahb:mux5.result[49]
q_b[50] <= mux_ahb:mux5.result[50]
q_b[51] <= mux_ahb:mux5.result[51]
q_b[52] <= mux_ahb:mux5.result[52]
q_b[53] <= mux_ahb:mux5.result[53]
q_b[54] <= mux_ahb:mux5.result[54]
q_b[55] <= mux_ahb:mux5.result[55]
q_b[56] <= mux_ahb:mux5.result[56]
q_b[57] <= mux_ahb:mux5.result[57]
q_b[58] <= mux_ahb:mux5.result[58]
q_b[59] <= mux_ahb:mux5.result[59]
q_b[60] <= mux_ahb:mux5.result[60]
q_b[61] <= mux_ahb:mux5.result[61]
q_b[62] <= mux_ahb:mux5.result[62]
q_b[63] <= mux_ahb:mux5.result[63]
wren_a => decode_8la:decode2.enable
wren_b => decode_8la:decode3.enable


|top|ramblock:inst5|altsyncram:altsyncram_component|altsyncram_qem2:auto_generated|decode_8la:decode2
data[0] => w_anode1173w[1].IN0
data[0] => w_anode1186w[1].IN1
data[0] => w_anode1194w[1].IN0
data[0] => w_anode1202w[1].IN1
data[1] => w_anode1173w[2].IN0
data[1] => w_anode1186w[2].IN0
data[1] => w_anode1194w[2].IN1
data[1] => w_anode1202w[2].IN1
enable => w_anode1173w[1].IN0
enable => w_anode1186w[1].IN0
enable => w_anode1194w[1].IN0
enable => w_anode1202w[1].IN0
eq[0] <= w_anode1173w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode1186w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode1194w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode1202w[2].DB_MAX_OUTPUT_PORT_TYPE


|top|ramblock:inst5|altsyncram:altsyncram_component|altsyncram_qem2:auto_generated|decode_8la:decode3
data[0] => w_anode1173w[1].IN0
data[0] => w_anode1186w[1].IN1
data[0] => w_anode1194w[1].IN0
data[0] => w_anode1202w[1].IN1
data[1] => w_anode1173w[2].IN0
data[1] => w_anode1186w[2].IN0
data[1] => w_anode1194w[2].IN1
data[1] => w_anode1202w[2].IN1
enable => w_anode1173w[1].IN0
enable => w_anode1186w[1].IN0
enable => w_anode1194w[1].IN0
enable => w_anode1202w[1].IN0
eq[0] <= w_anode1173w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode1186w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode1194w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode1202w[2].DB_MAX_OUTPUT_PORT_TYPE


|top|ramblock:inst5|altsyncram:altsyncram_component|altsyncram_qem2:auto_generated|decode_11a:rden_decode_a
data[0] => w_anode1211w[1].IN0
data[0] => w_anode1225w[1].IN1
data[0] => w_anode1234w[1].IN0
data[0] => w_anode1243w[1].IN1
data[1] => w_anode1211w[2].IN0
data[1] => w_anode1225w[2].IN0
data[1] => w_anode1234w[2].IN1
data[1] => w_anode1243w[2].IN1
eq[0] <= w_anode1211w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode1225w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode1234w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode1243w[2].DB_MAX_OUTPUT_PORT_TYPE


|top|ramblock:inst5|altsyncram:altsyncram_component|altsyncram_qem2:auto_generated|decode_11a:rden_decode_b
data[0] => w_anode1211w[1].IN0
data[0] => w_anode1225w[1].IN1
data[0] => w_anode1234w[1].IN0
data[0] => w_anode1243w[1].IN1
data[1] => w_anode1211w[2].IN0
data[1] => w_anode1225w[2].IN0
data[1] => w_anode1234w[2].IN1
data[1] => w_anode1243w[2].IN1
eq[0] <= w_anode1211w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode1225w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode1234w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode1243w[2].DB_MAX_OUTPUT_PORT_TYPE


|top|ramblock:inst5|altsyncram:altsyncram_component|altsyncram_qem2:auto_generated|mux_ofb:mux4
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w2_n0_mux_dataout.IN1
data[3] => l1_w3_n0_mux_dataout.IN1
data[4] => l1_w4_n0_mux_dataout.IN1
data[5] => l1_w5_n0_mux_dataout.IN1
data[6] => l1_w6_n0_mux_dataout.IN1
data[7] => l1_w7_n0_mux_dataout.IN1
data[8] => l1_w0_n0_mux_dataout.IN1
data[9] => l1_w1_n0_mux_dataout.IN1
data[10] => l1_w2_n0_mux_dataout.IN1
data[11] => l1_w3_n0_mux_dataout.IN1
data[12] => l1_w4_n0_mux_dataout.IN1
data[13] => l1_w5_n0_mux_dataout.IN1
data[14] => l1_w6_n0_mux_dataout.IN1
data[15] => l1_w7_n0_mux_dataout.IN1
data[16] => l1_w0_n1_mux_dataout.IN1
data[17] => l1_w1_n1_mux_dataout.IN1
data[18] => l1_w2_n1_mux_dataout.IN1
data[19] => l1_w3_n1_mux_dataout.IN1
data[20] => l1_w4_n1_mux_dataout.IN1
data[21] => l1_w5_n1_mux_dataout.IN1
data[22] => l1_w6_n1_mux_dataout.IN1
data[23] => l1_w7_n1_mux_dataout.IN1
data[24] => l1_w0_n1_mux_dataout.IN1
data[25] => l1_w1_n1_mux_dataout.IN1
data[26] => l1_w2_n1_mux_dataout.IN1
data[27] => l1_w3_n1_mux_dataout.IN1
data[28] => l1_w4_n1_mux_dataout.IN1
data[29] => l1_w5_n1_mux_dataout.IN1
data[30] => l1_w6_n1_mux_dataout.IN1
data[31] => l1_w7_n1_mux_dataout.IN1
result[0] <= l2_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l2_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l2_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l2_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l2_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l2_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l2_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l2_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[1] => l2_w0_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w3_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w4_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w5_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w6_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w7_n0_mux_dataout.IN0
sel[1] => _.IN0


|top|ramblock:inst5|altsyncram:altsyncram_component|altsyncram_qem2:auto_generated|mux_ahb:mux5
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w2_n0_mux_dataout.IN1
data[3] => l1_w3_n0_mux_dataout.IN1
data[4] => l1_w4_n0_mux_dataout.IN1
data[5] => l1_w5_n0_mux_dataout.IN1
data[6] => l1_w6_n0_mux_dataout.IN1
data[7] => l1_w7_n0_mux_dataout.IN1
data[8] => l1_w8_n0_mux_dataout.IN1
data[9] => l1_w9_n0_mux_dataout.IN1
data[10] => l1_w10_n0_mux_dataout.IN1
data[11] => l1_w11_n0_mux_dataout.IN1
data[12] => l1_w12_n0_mux_dataout.IN1
data[13] => l1_w13_n0_mux_dataout.IN1
data[14] => l1_w14_n0_mux_dataout.IN1
data[15] => l1_w15_n0_mux_dataout.IN1
data[16] => l1_w16_n0_mux_dataout.IN1
data[17] => l1_w17_n0_mux_dataout.IN1
data[18] => l1_w18_n0_mux_dataout.IN1
data[19] => l1_w19_n0_mux_dataout.IN1
data[20] => l1_w20_n0_mux_dataout.IN1
data[21] => l1_w21_n0_mux_dataout.IN1
data[22] => l1_w22_n0_mux_dataout.IN1
data[23] => l1_w23_n0_mux_dataout.IN1
data[24] => l1_w24_n0_mux_dataout.IN1
data[25] => l1_w25_n0_mux_dataout.IN1
data[26] => l1_w26_n0_mux_dataout.IN1
data[27] => l1_w27_n0_mux_dataout.IN1
data[28] => l1_w28_n0_mux_dataout.IN1
data[29] => l1_w29_n0_mux_dataout.IN1
data[30] => l1_w30_n0_mux_dataout.IN1
data[31] => l1_w31_n0_mux_dataout.IN1
data[32] => l1_w32_n0_mux_dataout.IN1
data[33] => l1_w33_n0_mux_dataout.IN1
data[34] => l1_w34_n0_mux_dataout.IN1
data[35] => l1_w35_n0_mux_dataout.IN1
data[36] => l1_w36_n0_mux_dataout.IN1
data[37] => l1_w37_n0_mux_dataout.IN1
data[38] => l1_w38_n0_mux_dataout.IN1
data[39] => l1_w39_n0_mux_dataout.IN1
data[40] => l1_w40_n0_mux_dataout.IN1
data[41] => l1_w41_n0_mux_dataout.IN1
data[42] => l1_w42_n0_mux_dataout.IN1
data[43] => l1_w43_n0_mux_dataout.IN1
data[44] => l1_w44_n0_mux_dataout.IN1
data[45] => l1_w45_n0_mux_dataout.IN1
data[46] => l1_w46_n0_mux_dataout.IN1
data[47] => l1_w47_n0_mux_dataout.IN1
data[48] => l1_w48_n0_mux_dataout.IN1
data[49] => l1_w49_n0_mux_dataout.IN1
data[50] => l1_w50_n0_mux_dataout.IN1
data[51] => l1_w51_n0_mux_dataout.IN1
data[52] => l1_w52_n0_mux_dataout.IN1
data[53] => l1_w53_n0_mux_dataout.IN1
data[54] => l1_w54_n0_mux_dataout.IN1
data[55] => l1_w55_n0_mux_dataout.IN1
data[56] => l1_w56_n0_mux_dataout.IN1
data[57] => l1_w57_n0_mux_dataout.IN1
data[58] => l1_w58_n0_mux_dataout.IN1
data[59] => l1_w59_n0_mux_dataout.IN1
data[60] => l1_w60_n0_mux_dataout.IN1
data[61] => l1_w61_n0_mux_dataout.IN1
data[62] => l1_w62_n0_mux_dataout.IN1
data[63] => l1_w63_n0_mux_dataout.IN1
data[64] => l1_w0_n0_mux_dataout.IN1
data[65] => l1_w1_n0_mux_dataout.IN1
data[66] => l1_w2_n0_mux_dataout.IN1
data[67] => l1_w3_n0_mux_dataout.IN1
data[68] => l1_w4_n0_mux_dataout.IN1
data[69] => l1_w5_n0_mux_dataout.IN1
data[70] => l1_w6_n0_mux_dataout.IN1
data[71] => l1_w7_n0_mux_dataout.IN1
data[72] => l1_w8_n0_mux_dataout.IN1
data[73] => l1_w9_n0_mux_dataout.IN1
data[74] => l1_w10_n0_mux_dataout.IN1
data[75] => l1_w11_n0_mux_dataout.IN1
data[76] => l1_w12_n0_mux_dataout.IN1
data[77] => l1_w13_n0_mux_dataout.IN1
data[78] => l1_w14_n0_mux_dataout.IN1
data[79] => l1_w15_n0_mux_dataout.IN1
data[80] => l1_w16_n0_mux_dataout.IN1
data[81] => l1_w17_n0_mux_dataout.IN1
data[82] => l1_w18_n0_mux_dataout.IN1
data[83] => l1_w19_n0_mux_dataout.IN1
data[84] => l1_w20_n0_mux_dataout.IN1
data[85] => l1_w21_n0_mux_dataout.IN1
data[86] => l1_w22_n0_mux_dataout.IN1
data[87] => l1_w23_n0_mux_dataout.IN1
data[88] => l1_w24_n0_mux_dataout.IN1
data[89] => l1_w25_n0_mux_dataout.IN1
data[90] => l1_w26_n0_mux_dataout.IN1
data[91] => l1_w27_n0_mux_dataout.IN1
data[92] => l1_w28_n0_mux_dataout.IN1
data[93] => l1_w29_n0_mux_dataout.IN1
data[94] => l1_w30_n0_mux_dataout.IN1
data[95] => l1_w31_n0_mux_dataout.IN1
data[96] => l1_w32_n0_mux_dataout.IN1
data[97] => l1_w33_n0_mux_dataout.IN1
data[98] => l1_w34_n0_mux_dataout.IN1
data[99] => l1_w35_n0_mux_dataout.IN1
data[100] => l1_w36_n0_mux_dataout.IN1
data[101] => l1_w37_n0_mux_dataout.IN1
data[102] => l1_w38_n0_mux_dataout.IN1
data[103] => l1_w39_n0_mux_dataout.IN1
data[104] => l1_w40_n0_mux_dataout.IN1
data[105] => l1_w41_n0_mux_dataout.IN1
data[106] => l1_w42_n0_mux_dataout.IN1
data[107] => l1_w43_n0_mux_dataout.IN1
data[108] => l1_w44_n0_mux_dataout.IN1
data[109] => l1_w45_n0_mux_dataout.IN1
data[110] => l1_w46_n0_mux_dataout.IN1
data[111] => l1_w47_n0_mux_dataout.IN1
data[112] => l1_w48_n0_mux_dataout.IN1
data[113] => l1_w49_n0_mux_dataout.IN1
data[114] => l1_w50_n0_mux_dataout.IN1
data[115] => l1_w51_n0_mux_dataout.IN1
data[116] => l1_w52_n0_mux_dataout.IN1
data[117] => l1_w53_n0_mux_dataout.IN1
data[118] => l1_w54_n0_mux_dataout.IN1
data[119] => l1_w55_n0_mux_dataout.IN1
data[120] => l1_w56_n0_mux_dataout.IN1
data[121] => l1_w57_n0_mux_dataout.IN1
data[122] => l1_w58_n0_mux_dataout.IN1
data[123] => l1_w59_n0_mux_dataout.IN1
data[124] => l1_w60_n0_mux_dataout.IN1
data[125] => l1_w61_n0_mux_dataout.IN1
data[126] => l1_w62_n0_mux_dataout.IN1
data[127] => l1_w63_n0_mux_dataout.IN1
data[128] => l1_w0_n1_mux_dataout.IN1
data[129] => l1_w1_n1_mux_dataout.IN1
data[130] => l1_w2_n1_mux_dataout.IN1
data[131] => l1_w3_n1_mux_dataout.IN1
data[132] => l1_w4_n1_mux_dataout.IN1
data[133] => l1_w5_n1_mux_dataout.IN1
data[134] => l1_w6_n1_mux_dataout.IN1
data[135] => l1_w7_n1_mux_dataout.IN1
data[136] => l1_w8_n1_mux_dataout.IN1
data[137] => l1_w9_n1_mux_dataout.IN1
data[138] => l1_w10_n1_mux_dataout.IN1
data[139] => l1_w11_n1_mux_dataout.IN1
data[140] => l1_w12_n1_mux_dataout.IN1
data[141] => l1_w13_n1_mux_dataout.IN1
data[142] => l1_w14_n1_mux_dataout.IN1
data[143] => l1_w15_n1_mux_dataout.IN1
data[144] => l1_w16_n1_mux_dataout.IN1
data[145] => l1_w17_n1_mux_dataout.IN1
data[146] => l1_w18_n1_mux_dataout.IN1
data[147] => l1_w19_n1_mux_dataout.IN1
data[148] => l1_w20_n1_mux_dataout.IN1
data[149] => l1_w21_n1_mux_dataout.IN1
data[150] => l1_w22_n1_mux_dataout.IN1
data[151] => l1_w23_n1_mux_dataout.IN1
data[152] => l1_w24_n1_mux_dataout.IN1
data[153] => l1_w25_n1_mux_dataout.IN1
data[154] => l1_w26_n1_mux_dataout.IN1
data[155] => l1_w27_n1_mux_dataout.IN1
data[156] => l1_w28_n1_mux_dataout.IN1
data[157] => l1_w29_n1_mux_dataout.IN1
data[158] => l1_w30_n1_mux_dataout.IN1
data[159] => l1_w31_n1_mux_dataout.IN1
data[160] => l1_w32_n1_mux_dataout.IN1
data[161] => l1_w33_n1_mux_dataout.IN1
data[162] => l1_w34_n1_mux_dataout.IN1
data[163] => l1_w35_n1_mux_dataout.IN1
data[164] => l1_w36_n1_mux_dataout.IN1
data[165] => l1_w37_n1_mux_dataout.IN1
data[166] => l1_w38_n1_mux_dataout.IN1
data[167] => l1_w39_n1_mux_dataout.IN1
data[168] => l1_w40_n1_mux_dataout.IN1
data[169] => l1_w41_n1_mux_dataout.IN1
data[170] => l1_w42_n1_mux_dataout.IN1
data[171] => l1_w43_n1_mux_dataout.IN1
data[172] => l1_w44_n1_mux_dataout.IN1
data[173] => l1_w45_n1_mux_dataout.IN1
data[174] => l1_w46_n1_mux_dataout.IN1
data[175] => l1_w47_n1_mux_dataout.IN1
data[176] => l1_w48_n1_mux_dataout.IN1
data[177] => l1_w49_n1_mux_dataout.IN1
data[178] => l1_w50_n1_mux_dataout.IN1
data[179] => l1_w51_n1_mux_dataout.IN1
data[180] => l1_w52_n1_mux_dataout.IN1
data[181] => l1_w53_n1_mux_dataout.IN1
data[182] => l1_w54_n1_mux_dataout.IN1
data[183] => l1_w55_n1_mux_dataout.IN1
data[184] => l1_w56_n1_mux_dataout.IN1
data[185] => l1_w57_n1_mux_dataout.IN1
data[186] => l1_w58_n1_mux_dataout.IN1
data[187] => l1_w59_n1_mux_dataout.IN1
data[188] => l1_w60_n1_mux_dataout.IN1
data[189] => l1_w61_n1_mux_dataout.IN1
data[190] => l1_w62_n1_mux_dataout.IN1
data[191] => l1_w63_n1_mux_dataout.IN1
data[192] => l1_w0_n1_mux_dataout.IN1
data[193] => l1_w1_n1_mux_dataout.IN1
data[194] => l1_w2_n1_mux_dataout.IN1
data[195] => l1_w3_n1_mux_dataout.IN1
data[196] => l1_w4_n1_mux_dataout.IN1
data[197] => l1_w5_n1_mux_dataout.IN1
data[198] => l1_w6_n1_mux_dataout.IN1
data[199] => l1_w7_n1_mux_dataout.IN1
data[200] => l1_w8_n1_mux_dataout.IN1
data[201] => l1_w9_n1_mux_dataout.IN1
data[202] => l1_w10_n1_mux_dataout.IN1
data[203] => l1_w11_n1_mux_dataout.IN1
data[204] => l1_w12_n1_mux_dataout.IN1
data[205] => l1_w13_n1_mux_dataout.IN1
data[206] => l1_w14_n1_mux_dataout.IN1
data[207] => l1_w15_n1_mux_dataout.IN1
data[208] => l1_w16_n1_mux_dataout.IN1
data[209] => l1_w17_n1_mux_dataout.IN1
data[210] => l1_w18_n1_mux_dataout.IN1
data[211] => l1_w19_n1_mux_dataout.IN1
data[212] => l1_w20_n1_mux_dataout.IN1
data[213] => l1_w21_n1_mux_dataout.IN1
data[214] => l1_w22_n1_mux_dataout.IN1
data[215] => l1_w23_n1_mux_dataout.IN1
data[216] => l1_w24_n1_mux_dataout.IN1
data[217] => l1_w25_n1_mux_dataout.IN1
data[218] => l1_w26_n1_mux_dataout.IN1
data[219] => l1_w27_n1_mux_dataout.IN1
data[220] => l1_w28_n1_mux_dataout.IN1
data[221] => l1_w29_n1_mux_dataout.IN1
data[222] => l1_w30_n1_mux_dataout.IN1
data[223] => l1_w31_n1_mux_dataout.IN1
data[224] => l1_w32_n1_mux_dataout.IN1
data[225] => l1_w33_n1_mux_dataout.IN1
data[226] => l1_w34_n1_mux_dataout.IN1
data[227] => l1_w35_n1_mux_dataout.IN1
data[228] => l1_w36_n1_mux_dataout.IN1
data[229] => l1_w37_n1_mux_dataout.IN1
data[230] => l1_w38_n1_mux_dataout.IN1
data[231] => l1_w39_n1_mux_dataout.IN1
data[232] => l1_w40_n1_mux_dataout.IN1
data[233] => l1_w41_n1_mux_dataout.IN1
data[234] => l1_w42_n1_mux_dataout.IN1
data[235] => l1_w43_n1_mux_dataout.IN1
data[236] => l1_w44_n1_mux_dataout.IN1
data[237] => l1_w45_n1_mux_dataout.IN1
data[238] => l1_w46_n1_mux_dataout.IN1
data[239] => l1_w47_n1_mux_dataout.IN1
data[240] => l1_w48_n1_mux_dataout.IN1
data[241] => l1_w49_n1_mux_dataout.IN1
data[242] => l1_w50_n1_mux_dataout.IN1
data[243] => l1_w51_n1_mux_dataout.IN1
data[244] => l1_w52_n1_mux_dataout.IN1
data[245] => l1_w53_n1_mux_dataout.IN1
data[246] => l1_w54_n1_mux_dataout.IN1
data[247] => l1_w55_n1_mux_dataout.IN1
data[248] => l1_w56_n1_mux_dataout.IN1
data[249] => l1_w57_n1_mux_dataout.IN1
data[250] => l1_w58_n1_mux_dataout.IN1
data[251] => l1_w59_n1_mux_dataout.IN1
data[252] => l1_w60_n1_mux_dataout.IN1
data[253] => l1_w61_n1_mux_dataout.IN1
data[254] => l1_w62_n1_mux_dataout.IN1
data[255] => l1_w63_n1_mux_dataout.IN1
result[0] <= l2_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l2_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l2_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l2_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l2_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l2_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l2_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l2_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= l2_w8_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= l2_w9_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= l2_w10_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= l2_w11_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= l2_w12_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= l2_w13_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= l2_w14_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= l2_w15_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= l2_w16_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= l2_w17_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= l2_w18_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= l2_w19_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= l2_w20_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= l2_w21_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= l2_w22_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= l2_w23_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= l2_w24_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= l2_w25_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= l2_w26_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= l2_w27_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= l2_w28_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= l2_w29_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= l2_w30_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= l2_w31_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[32] <= l2_w32_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[33] <= l2_w33_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[34] <= l2_w34_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[35] <= l2_w35_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[36] <= l2_w36_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[37] <= l2_w37_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[38] <= l2_w38_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[39] <= l2_w39_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[40] <= l2_w40_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[41] <= l2_w41_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[42] <= l2_w42_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[43] <= l2_w43_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[44] <= l2_w44_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[45] <= l2_w45_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[46] <= l2_w46_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[47] <= l2_w47_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[48] <= l2_w48_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[49] <= l2_w49_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[50] <= l2_w50_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[51] <= l2_w51_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[52] <= l2_w52_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[53] <= l2_w53_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[54] <= l2_w54_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[55] <= l2_w55_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[56] <= l2_w56_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[57] <= l2_w57_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[58] <= l2_w58_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[59] <= l2_w59_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[60] <= l2_w60_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[61] <= l2_w61_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[62] <= l2_w62_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[63] <= l2_w63_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w10_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w10_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w11_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w11_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w12_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w12_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w13_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w13_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w14_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w14_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w15_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w15_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w16_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w16_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w17_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w17_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w18_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w18_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w19_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w19_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w20_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w20_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w21_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w21_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w22_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w22_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w23_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w23_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w24_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w24_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w25_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w25_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w26_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w26_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w27_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w27_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w28_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w28_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w29_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w29_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w30_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w30_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w31_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w31_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w32_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w32_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w33_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w33_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w34_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w34_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w35_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w35_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w36_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w36_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w37_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w37_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w38_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w38_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w39_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w39_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w40_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w40_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w41_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w41_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w42_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w42_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w43_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w43_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w44_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w44_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w45_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w45_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w46_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w46_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w47_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w47_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w48_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w48_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w49_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w49_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w50_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w50_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w51_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w51_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w52_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w52_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w53_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w53_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w54_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w54_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w55_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w55_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w56_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w56_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w57_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w57_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w58_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w58_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w59_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w59_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w60_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w60_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w61_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w61_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w62_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w62_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w63_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w63_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w8_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w8_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w9_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w9_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[1] => l2_w0_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w10_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w11_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w12_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w13_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w14_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w15_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w16_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w17_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w18_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w19_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w20_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w21_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w22_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w23_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w24_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w25_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w26_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w27_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w28_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w29_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w30_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w31_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w32_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w33_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w34_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w35_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w36_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w37_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w38_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w39_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w3_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w40_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w41_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w42_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w43_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w44_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w45_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w46_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w47_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w48_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w49_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w4_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w50_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w51_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w52_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w53_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w54_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w55_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w56_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w57_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w58_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w59_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w5_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w60_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w61_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w62_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w63_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w6_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w7_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w8_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w9_n0_mux_dataout.IN0
sel[1] => _.IN0


|top|ram32_mux:inst7
data0x[0] => sub_wire1[0].IN1
data0x[1] => sub_wire1[1].IN1
data0x[2] => sub_wire1[2].IN1
data0x[3] => sub_wire1[3].IN1
data0x[4] => sub_wire1[4].IN1
data0x[5] => sub_wire1[5].IN1
data0x[6] => sub_wire1[6].IN1
data0x[7] => sub_wire1[7].IN1
data0x[8] => sub_wire1[8].IN1
data0x[9] => sub_wire1[9].IN1
data0x[10] => sub_wire1[10].IN1
data0x[11] => sub_wire1[11].IN1
data0x[12] => sub_wire1[12].IN1
data0x[13] => sub_wire1[13].IN1
data0x[14] => sub_wire1[14].IN1
data0x[15] => sub_wire1[15].IN1
data0x[16] => sub_wire1[16].IN1
data0x[17] => sub_wire1[17].IN1
data0x[18] => sub_wire1[18].IN1
data0x[19] => sub_wire1[19].IN1
data0x[20] => sub_wire1[20].IN1
data0x[21] => sub_wire1[21].IN1
data0x[22] => sub_wire1[22].IN1
data0x[23] => sub_wire1[23].IN1
data0x[24] => sub_wire1[24].IN1
data0x[25] => sub_wire1[25].IN1
data0x[26] => sub_wire1[26].IN1
data0x[27] => sub_wire1[27].IN1
data0x[28] => sub_wire1[28].IN1
data0x[29] => sub_wire1[29].IN1
data0x[30] => sub_wire1[30].IN1
data0x[31] => sub_wire1[31].IN1
data1x[0] => sub_wire1[32].IN1
data1x[1] => sub_wire1[33].IN1
data1x[2] => sub_wire1[34].IN1
data1x[3] => sub_wire1[35].IN1
data1x[4] => sub_wire1[36].IN1
data1x[5] => sub_wire1[37].IN1
data1x[6] => sub_wire1[38].IN1
data1x[7] => sub_wire1[39].IN1
data1x[8] => sub_wire1[40].IN1
data1x[9] => sub_wire1[41].IN1
data1x[10] => sub_wire1[42].IN1
data1x[11] => sub_wire1[43].IN1
data1x[12] => sub_wire1[44].IN1
data1x[13] => sub_wire1[45].IN1
data1x[14] => sub_wire1[46].IN1
data1x[15] => sub_wire1[47].IN1
data1x[16] => sub_wire1[48].IN1
data1x[17] => sub_wire1[49].IN1
data1x[18] => sub_wire1[50].IN1
data1x[19] => sub_wire1[51].IN1
data1x[20] => sub_wire1[52].IN1
data1x[21] => sub_wire1[53].IN1
data1x[22] => sub_wire1[54].IN1
data1x[23] => sub_wire1[55].IN1
data1x[24] => sub_wire1[56].IN1
data1x[25] => sub_wire1[57].IN1
data1x[26] => sub_wire1[58].IN1
data1x[27] => sub_wire1[59].IN1
data1x[28] => sub_wire1[60].IN1
data1x[29] => sub_wire1[61].IN1
data1x[30] => sub_wire1[62].IN1
data1x[31] => sub_wire1[63].IN1
data2x[0] => sub_wire1[64].IN1
data2x[1] => sub_wire1[65].IN1
data2x[2] => sub_wire1[66].IN1
data2x[3] => sub_wire1[67].IN1
data2x[4] => sub_wire1[68].IN1
data2x[5] => sub_wire1[69].IN1
data2x[6] => sub_wire1[70].IN1
data2x[7] => sub_wire1[71].IN1
data2x[8] => sub_wire1[72].IN1
data2x[9] => sub_wire1[73].IN1
data2x[10] => sub_wire1[74].IN1
data2x[11] => sub_wire1[75].IN1
data2x[12] => sub_wire1[76].IN1
data2x[13] => sub_wire1[77].IN1
data2x[14] => sub_wire1[78].IN1
data2x[15] => sub_wire1[79].IN1
data2x[16] => sub_wire1[80].IN1
data2x[17] => sub_wire1[81].IN1
data2x[18] => sub_wire1[82].IN1
data2x[19] => sub_wire1[83].IN1
data2x[20] => sub_wire1[84].IN1
data2x[21] => sub_wire1[85].IN1
data2x[22] => sub_wire1[86].IN1
data2x[23] => sub_wire1[87].IN1
data2x[24] => sub_wire1[88].IN1
data2x[25] => sub_wire1[89].IN1
data2x[26] => sub_wire1[90].IN1
data2x[27] => sub_wire1[91].IN1
data2x[28] => sub_wire1[92].IN1
data2x[29] => sub_wire1[93].IN1
data2x[30] => sub_wire1[94].IN1
data2x[31] => sub_wire1[95].IN1
data3x[0] => sub_wire1[96].IN1
data3x[1] => sub_wire1[97].IN1
data3x[2] => sub_wire1[98].IN1
data3x[3] => sub_wire1[99].IN1
data3x[4] => sub_wire1[100].IN1
data3x[5] => sub_wire1[101].IN1
data3x[6] => sub_wire1[102].IN1
data3x[7] => sub_wire1[103].IN1
data3x[8] => sub_wire1[104].IN1
data3x[9] => sub_wire1[105].IN1
data3x[10] => sub_wire1[106].IN1
data3x[11] => sub_wire1[107].IN1
data3x[12] => sub_wire1[108].IN1
data3x[13] => sub_wire1[109].IN1
data3x[14] => sub_wire1[110].IN1
data3x[15] => sub_wire1[111].IN1
data3x[16] => sub_wire1[112].IN1
data3x[17] => sub_wire1[113].IN1
data3x[18] => sub_wire1[114].IN1
data3x[19] => sub_wire1[115].IN1
data3x[20] => sub_wire1[116].IN1
data3x[21] => sub_wire1[117].IN1
data3x[22] => sub_wire1[118].IN1
data3x[23] => sub_wire1[119].IN1
data3x[24] => sub_wire1[120].IN1
data3x[25] => sub_wire1[121].IN1
data3x[26] => sub_wire1[122].IN1
data3x[27] => sub_wire1[123].IN1
data3x[28] => sub_wire1[124].IN1
data3x[29] => sub_wire1[125].IN1
data3x[30] => sub_wire1[126].IN1
data3x[31] => sub_wire1[127].IN1
sel[0] => sel[0].IN1
sel[1] => sel[1].IN1
result[0] <= lpm_mux:LPM_MUX_component.result
result[1] <= lpm_mux:LPM_MUX_component.result
result[2] <= lpm_mux:LPM_MUX_component.result
result[3] <= lpm_mux:LPM_MUX_component.result
result[4] <= lpm_mux:LPM_MUX_component.result
result[5] <= lpm_mux:LPM_MUX_component.result
result[6] <= lpm_mux:LPM_MUX_component.result
result[7] <= lpm_mux:LPM_MUX_component.result
result[8] <= lpm_mux:LPM_MUX_component.result
result[9] <= lpm_mux:LPM_MUX_component.result
result[10] <= lpm_mux:LPM_MUX_component.result
result[11] <= lpm_mux:LPM_MUX_component.result
result[12] <= lpm_mux:LPM_MUX_component.result
result[13] <= lpm_mux:LPM_MUX_component.result
result[14] <= lpm_mux:LPM_MUX_component.result
result[15] <= lpm_mux:LPM_MUX_component.result
result[16] <= lpm_mux:LPM_MUX_component.result
result[17] <= lpm_mux:LPM_MUX_component.result
result[18] <= lpm_mux:LPM_MUX_component.result
result[19] <= lpm_mux:LPM_MUX_component.result
result[20] <= lpm_mux:LPM_MUX_component.result
result[21] <= lpm_mux:LPM_MUX_component.result
result[22] <= lpm_mux:LPM_MUX_component.result
result[23] <= lpm_mux:LPM_MUX_component.result
result[24] <= lpm_mux:LPM_MUX_component.result
result[25] <= lpm_mux:LPM_MUX_component.result
result[26] <= lpm_mux:LPM_MUX_component.result
result[27] <= lpm_mux:LPM_MUX_component.result
result[28] <= lpm_mux:LPM_MUX_component.result
result[29] <= lpm_mux:LPM_MUX_component.result
result[30] <= lpm_mux:LPM_MUX_component.result
result[31] <= lpm_mux:LPM_MUX_component.result


|top|ram32_mux:inst7|lpm_mux:LPM_MUX_component
data[0][0] => mux_glc:auto_generated.data[0]
data[0][1] => mux_glc:auto_generated.data[1]
data[0][2] => mux_glc:auto_generated.data[2]
data[0][3] => mux_glc:auto_generated.data[3]
data[0][4] => mux_glc:auto_generated.data[4]
data[0][5] => mux_glc:auto_generated.data[5]
data[0][6] => mux_glc:auto_generated.data[6]
data[0][7] => mux_glc:auto_generated.data[7]
data[0][8] => mux_glc:auto_generated.data[8]
data[0][9] => mux_glc:auto_generated.data[9]
data[0][10] => mux_glc:auto_generated.data[10]
data[0][11] => mux_glc:auto_generated.data[11]
data[0][12] => mux_glc:auto_generated.data[12]
data[0][13] => mux_glc:auto_generated.data[13]
data[0][14] => mux_glc:auto_generated.data[14]
data[0][15] => mux_glc:auto_generated.data[15]
data[0][16] => mux_glc:auto_generated.data[16]
data[0][17] => mux_glc:auto_generated.data[17]
data[0][18] => mux_glc:auto_generated.data[18]
data[0][19] => mux_glc:auto_generated.data[19]
data[0][20] => mux_glc:auto_generated.data[20]
data[0][21] => mux_glc:auto_generated.data[21]
data[0][22] => mux_glc:auto_generated.data[22]
data[0][23] => mux_glc:auto_generated.data[23]
data[0][24] => mux_glc:auto_generated.data[24]
data[0][25] => mux_glc:auto_generated.data[25]
data[0][26] => mux_glc:auto_generated.data[26]
data[0][27] => mux_glc:auto_generated.data[27]
data[0][28] => mux_glc:auto_generated.data[28]
data[0][29] => mux_glc:auto_generated.data[29]
data[0][30] => mux_glc:auto_generated.data[30]
data[0][31] => mux_glc:auto_generated.data[31]
data[1][0] => mux_glc:auto_generated.data[32]
data[1][1] => mux_glc:auto_generated.data[33]
data[1][2] => mux_glc:auto_generated.data[34]
data[1][3] => mux_glc:auto_generated.data[35]
data[1][4] => mux_glc:auto_generated.data[36]
data[1][5] => mux_glc:auto_generated.data[37]
data[1][6] => mux_glc:auto_generated.data[38]
data[1][7] => mux_glc:auto_generated.data[39]
data[1][8] => mux_glc:auto_generated.data[40]
data[1][9] => mux_glc:auto_generated.data[41]
data[1][10] => mux_glc:auto_generated.data[42]
data[1][11] => mux_glc:auto_generated.data[43]
data[1][12] => mux_glc:auto_generated.data[44]
data[1][13] => mux_glc:auto_generated.data[45]
data[1][14] => mux_glc:auto_generated.data[46]
data[1][15] => mux_glc:auto_generated.data[47]
data[1][16] => mux_glc:auto_generated.data[48]
data[1][17] => mux_glc:auto_generated.data[49]
data[1][18] => mux_glc:auto_generated.data[50]
data[1][19] => mux_glc:auto_generated.data[51]
data[1][20] => mux_glc:auto_generated.data[52]
data[1][21] => mux_glc:auto_generated.data[53]
data[1][22] => mux_glc:auto_generated.data[54]
data[1][23] => mux_glc:auto_generated.data[55]
data[1][24] => mux_glc:auto_generated.data[56]
data[1][25] => mux_glc:auto_generated.data[57]
data[1][26] => mux_glc:auto_generated.data[58]
data[1][27] => mux_glc:auto_generated.data[59]
data[1][28] => mux_glc:auto_generated.data[60]
data[1][29] => mux_glc:auto_generated.data[61]
data[1][30] => mux_glc:auto_generated.data[62]
data[1][31] => mux_glc:auto_generated.data[63]
data[2][0] => mux_glc:auto_generated.data[64]
data[2][1] => mux_glc:auto_generated.data[65]
data[2][2] => mux_glc:auto_generated.data[66]
data[2][3] => mux_glc:auto_generated.data[67]
data[2][4] => mux_glc:auto_generated.data[68]
data[2][5] => mux_glc:auto_generated.data[69]
data[2][6] => mux_glc:auto_generated.data[70]
data[2][7] => mux_glc:auto_generated.data[71]
data[2][8] => mux_glc:auto_generated.data[72]
data[2][9] => mux_glc:auto_generated.data[73]
data[2][10] => mux_glc:auto_generated.data[74]
data[2][11] => mux_glc:auto_generated.data[75]
data[2][12] => mux_glc:auto_generated.data[76]
data[2][13] => mux_glc:auto_generated.data[77]
data[2][14] => mux_glc:auto_generated.data[78]
data[2][15] => mux_glc:auto_generated.data[79]
data[2][16] => mux_glc:auto_generated.data[80]
data[2][17] => mux_glc:auto_generated.data[81]
data[2][18] => mux_glc:auto_generated.data[82]
data[2][19] => mux_glc:auto_generated.data[83]
data[2][20] => mux_glc:auto_generated.data[84]
data[2][21] => mux_glc:auto_generated.data[85]
data[2][22] => mux_glc:auto_generated.data[86]
data[2][23] => mux_glc:auto_generated.data[87]
data[2][24] => mux_glc:auto_generated.data[88]
data[2][25] => mux_glc:auto_generated.data[89]
data[2][26] => mux_glc:auto_generated.data[90]
data[2][27] => mux_glc:auto_generated.data[91]
data[2][28] => mux_glc:auto_generated.data[92]
data[2][29] => mux_glc:auto_generated.data[93]
data[2][30] => mux_glc:auto_generated.data[94]
data[2][31] => mux_glc:auto_generated.data[95]
data[3][0] => mux_glc:auto_generated.data[96]
data[3][1] => mux_glc:auto_generated.data[97]
data[3][2] => mux_glc:auto_generated.data[98]
data[3][3] => mux_glc:auto_generated.data[99]
data[3][4] => mux_glc:auto_generated.data[100]
data[3][5] => mux_glc:auto_generated.data[101]
data[3][6] => mux_glc:auto_generated.data[102]
data[3][7] => mux_glc:auto_generated.data[103]
data[3][8] => mux_glc:auto_generated.data[104]
data[3][9] => mux_glc:auto_generated.data[105]
data[3][10] => mux_glc:auto_generated.data[106]
data[3][11] => mux_glc:auto_generated.data[107]
data[3][12] => mux_glc:auto_generated.data[108]
data[3][13] => mux_glc:auto_generated.data[109]
data[3][14] => mux_glc:auto_generated.data[110]
data[3][15] => mux_glc:auto_generated.data[111]
data[3][16] => mux_glc:auto_generated.data[112]
data[3][17] => mux_glc:auto_generated.data[113]
data[3][18] => mux_glc:auto_generated.data[114]
data[3][19] => mux_glc:auto_generated.data[115]
data[3][20] => mux_glc:auto_generated.data[116]
data[3][21] => mux_glc:auto_generated.data[117]
data[3][22] => mux_glc:auto_generated.data[118]
data[3][23] => mux_glc:auto_generated.data[119]
data[3][24] => mux_glc:auto_generated.data[120]
data[3][25] => mux_glc:auto_generated.data[121]
data[3][26] => mux_glc:auto_generated.data[122]
data[3][27] => mux_glc:auto_generated.data[123]
data[3][28] => mux_glc:auto_generated.data[124]
data[3][29] => mux_glc:auto_generated.data[125]
data[3][30] => mux_glc:auto_generated.data[126]
data[3][31] => mux_glc:auto_generated.data[127]
sel[0] => mux_glc:auto_generated.sel[0]
sel[1] => mux_glc:auto_generated.sel[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_glc:auto_generated.result[0]
result[1] <= mux_glc:auto_generated.result[1]
result[2] <= mux_glc:auto_generated.result[2]
result[3] <= mux_glc:auto_generated.result[3]
result[4] <= mux_glc:auto_generated.result[4]
result[5] <= mux_glc:auto_generated.result[5]
result[6] <= mux_glc:auto_generated.result[6]
result[7] <= mux_glc:auto_generated.result[7]
result[8] <= mux_glc:auto_generated.result[8]
result[9] <= mux_glc:auto_generated.result[9]
result[10] <= mux_glc:auto_generated.result[10]
result[11] <= mux_glc:auto_generated.result[11]
result[12] <= mux_glc:auto_generated.result[12]
result[13] <= mux_glc:auto_generated.result[13]
result[14] <= mux_glc:auto_generated.result[14]
result[15] <= mux_glc:auto_generated.result[15]
result[16] <= mux_glc:auto_generated.result[16]
result[17] <= mux_glc:auto_generated.result[17]
result[18] <= mux_glc:auto_generated.result[18]
result[19] <= mux_glc:auto_generated.result[19]
result[20] <= mux_glc:auto_generated.result[20]
result[21] <= mux_glc:auto_generated.result[21]
result[22] <= mux_glc:auto_generated.result[22]
result[23] <= mux_glc:auto_generated.result[23]
result[24] <= mux_glc:auto_generated.result[24]
result[25] <= mux_glc:auto_generated.result[25]
result[26] <= mux_glc:auto_generated.result[26]
result[27] <= mux_glc:auto_generated.result[27]
result[28] <= mux_glc:auto_generated.result[28]
result[29] <= mux_glc:auto_generated.result[29]
result[30] <= mux_glc:auto_generated.result[30]
result[31] <= mux_glc:auto_generated.result[31]


|top|ram32_mux:inst7|lpm_mux:LPM_MUX_component|mux_glc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w2_n0_mux_dataout.IN1
data[3] => l1_w3_n0_mux_dataout.IN1
data[4] => l1_w4_n0_mux_dataout.IN1
data[5] => l1_w5_n0_mux_dataout.IN1
data[6] => l1_w6_n0_mux_dataout.IN1
data[7] => l1_w7_n0_mux_dataout.IN1
data[8] => l1_w8_n0_mux_dataout.IN1
data[9] => l1_w9_n0_mux_dataout.IN1
data[10] => l1_w10_n0_mux_dataout.IN1
data[11] => l1_w11_n0_mux_dataout.IN1
data[12] => l1_w12_n0_mux_dataout.IN1
data[13] => l1_w13_n0_mux_dataout.IN1
data[14] => l1_w14_n0_mux_dataout.IN1
data[15] => l1_w15_n0_mux_dataout.IN1
data[16] => l1_w16_n0_mux_dataout.IN1
data[17] => l1_w17_n0_mux_dataout.IN1
data[18] => l1_w18_n0_mux_dataout.IN1
data[19] => l1_w19_n0_mux_dataout.IN1
data[20] => l1_w20_n0_mux_dataout.IN1
data[21] => l1_w21_n0_mux_dataout.IN1
data[22] => l1_w22_n0_mux_dataout.IN1
data[23] => l1_w23_n0_mux_dataout.IN1
data[24] => l1_w24_n0_mux_dataout.IN1
data[25] => l1_w25_n0_mux_dataout.IN1
data[26] => l1_w26_n0_mux_dataout.IN1
data[27] => l1_w27_n0_mux_dataout.IN1
data[28] => l1_w28_n0_mux_dataout.IN1
data[29] => l1_w29_n0_mux_dataout.IN1
data[30] => l1_w30_n0_mux_dataout.IN1
data[31] => l1_w31_n0_mux_dataout.IN1
data[32] => l1_w0_n0_mux_dataout.IN1
data[33] => l1_w1_n0_mux_dataout.IN1
data[34] => l1_w2_n0_mux_dataout.IN1
data[35] => l1_w3_n0_mux_dataout.IN1
data[36] => l1_w4_n0_mux_dataout.IN1
data[37] => l1_w5_n0_mux_dataout.IN1
data[38] => l1_w6_n0_mux_dataout.IN1
data[39] => l1_w7_n0_mux_dataout.IN1
data[40] => l1_w8_n0_mux_dataout.IN1
data[41] => l1_w9_n0_mux_dataout.IN1
data[42] => l1_w10_n0_mux_dataout.IN1
data[43] => l1_w11_n0_mux_dataout.IN1
data[44] => l1_w12_n0_mux_dataout.IN1
data[45] => l1_w13_n0_mux_dataout.IN1
data[46] => l1_w14_n0_mux_dataout.IN1
data[47] => l1_w15_n0_mux_dataout.IN1
data[48] => l1_w16_n0_mux_dataout.IN1
data[49] => l1_w17_n0_mux_dataout.IN1
data[50] => l1_w18_n0_mux_dataout.IN1
data[51] => l1_w19_n0_mux_dataout.IN1
data[52] => l1_w20_n0_mux_dataout.IN1
data[53] => l1_w21_n0_mux_dataout.IN1
data[54] => l1_w22_n0_mux_dataout.IN1
data[55] => l1_w23_n0_mux_dataout.IN1
data[56] => l1_w24_n0_mux_dataout.IN1
data[57] => l1_w25_n0_mux_dataout.IN1
data[58] => l1_w26_n0_mux_dataout.IN1
data[59] => l1_w27_n0_mux_dataout.IN1
data[60] => l1_w28_n0_mux_dataout.IN1
data[61] => l1_w29_n0_mux_dataout.IN1
data[62] => l1_w30_n0_mux_dataout.IN1
data[63] => l1_w31_n0_mux_dataout.IN1
data[64] => l1_w0_n1_mux_dataout.IN1
data[65] => l1_w1_n1_mux_dataout.IN1
data[66] => l1_w2_n1_mux_dataout.IN1
data[67] => l1_w3_n1_mux_dataout.IN1
data[68] => l1_w4_n1_mux_dataout.IN1
data[69] => l1_w5_n1_mux_dataout.IN1
data[70] => l1_w6_n1_mux_dataout.IN1
data[71] => l1_w7_n1_mux_dataout.IN1
data[72] => l1_w8_n1_mux_dataout.IN1
data[73] => l1_w9_n1_mux_dataout.IN1
data[74] => l1_w10_n1_mux_dataout.IN1
data[75] => l1_w11_n1_mux_dataout.IN1
data[76] => l1_w12_n1_mux_dataout.IN1
data[77] => l1_w13_n1_mux_dataout.IN1
data[78] => l1_w14_n1_mux_dataout.IN1
data[79] => l1_w15_n1_mux_dataout.IN1
data[80] => l1_w16_n1_mux_dataout.IN1
data[81] => l1_w17_n1_mux_dataout.IN1
data[82] => l1_w18_n1_mux_dataout.IN1
data[83] => l1_w19_n1_mux_dataout.IN1
data[84] => l1_w20_n1_mux_dataout.IN1
data[85] => l1_w21_n1_mux_dataout.IN1
data[86] => l1_w22_n1_mux_dataout.IN1
data[87] => l1_w23_n1_mux_dataout.IN1
data[88] => l1_w24_n1_mux_dataout.IN1
data[89] => l1_w25_n1_mux_dataout.IN1
data[90] => l1_w26_n1_mux_dataout.IN1
data[91] => l1_w27_n1_mux_dataout.IN1
data[92] => l1_w28_n1_mux_dataout.IN1
data[93] => l1_w29_n1_mux_dataout.IN1
data[94] => l1_w30_n1_mux_dataout.IN1
data[95] => l1_w31_n1_mux_dataout.IN1
data[96] => l1_w0_n1_mux_dataout.IN1
data[97] => l1_w1_n1_mux_dataout.IN1
data[98] => l1_w2_n1_mux_dataout.IN1
data[99] => l1_w3_n1_mux_dataout.IN1
data[100] => l1_w4_n1_mux_dataout.IN1
data[101] => l1_w5_n1_mux_dataout.IN1
data[102] => l1_w6_n1_mux_dataout.IN1
data[103] => l1_w7_n1_mux_dataout.IN1
data[104] => l1_w8_n1_mux_dataout.IN1
data[105] => l1_w9_n1_mux_dataout.IN1
data[106] => l1_w10_n1_mux_dataout.IN1
data[107] => l1_w11_n1_mux_dataout.IN1
data[108] => l1_w12_n1_mux_dataout.IN1
data[109] => l1_w13_n1_mux_dataout.IN1
data[110] => l1_w14_n1_mux_dataout.IN1
data[111] => l1_w15_n1_mux_dataout.IN1
data[112] => l1_w16_n1_mux_dataout.IN1
data[113] => l1_w17_n1_mux_dataout.IN1
data[114] => l1_w18_n1_mux_dataout.IN1
data[115] => l1_w19_n1_mux_dataout.IN1
data[116] => l1_w20_n1_mux_dataout.IN1
data[117] => l1_w21_n1_mux_dataout.IN1
data[118] => l1_w22_n1_mux_dataout.IN1
data[119] => l1_w23_n1_mux_dataout.IN1
data[120] => l1_w24_n1_mux_dataout.IN1
data[121] => l1_w25_n1_mux_dataout.IN1
data[122] => l1_w26_n1_mux_dataout.IN1
data[123] => l1_w27_n1_mux_dataout.IN1
data[124] => l1_w28_n1_mux_dataout.IN1
data[125] => l1_w29_n1_mux_dataout.IN1
data[126] => l1_w30_n1_mux_dataout.IN1
data[127] => l1_w31_n1_mux_dataout.IN1
result[0] <= l2_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l2_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l2_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l2_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l2_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l2_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l2_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l2_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= l2_w8_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= l2_w9_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= l2_w10_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= l2_w11_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= l2_w12_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= l2_w13_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= l2_w14_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= l2_w15_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= l2_w16_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= l2_w17_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= l2_w18_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= l2_w19_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= l2_w20_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= l2_w21_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= l2_w22_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= l2_w23_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= l2_w24_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= l2_w25_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= l2_w26_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= l2_w27_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= l2_w28_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= l2_w29_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= l2_w30_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= l2_w31_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w10_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w10_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w11_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w11_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w12_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w12_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w13_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w13_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w14_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w14_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w15_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w15_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w16_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w16_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w17_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w17_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w18_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w18_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w19_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w19_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w20_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w20_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w21_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w21_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w22_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w22_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w23_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w23_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w24_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w24_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w25_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w25_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w26_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w26_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w27_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w27_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w28_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w28_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w29_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w29_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w30_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w30_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w31_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w31_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w8_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w8_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w9_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w9_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[1] => l2_w0_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w10_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w11_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w12_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w13_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w14_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w15_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w16_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w17_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w18_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w19_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w20_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w21_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w22_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w23_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w24_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w25_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w26_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w27_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w28_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w29_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w30_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w31_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w3_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w4_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w5_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w6_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w7_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w8_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w9_n0_mux_dataout.IN0
sel[1] => _.IN0


