--------------------------------------------------------------------------------
Release 14.3 Trace  (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.3/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 1 -n
3 -fastpaths -xml pre_traitement_block.twx pre_traitement_block.ncd -o
pre_traitement_block.twr pre_traitement_block.pcf -ucf pre_traitement_block.ucf

Design file:              pre_traitement_block.ncd
Physical constraint file: pre_traitement_block.pcf
Device,package,speed:     xc6vlx240t,ff1156,C,-1 (PRODUCTION 1.17 2012-10-12, STEPPING level 0)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clock = PERIOD TIMEGRP "clock" 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 18 paths analyzed, 18 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.400ns.
--------------------------------------------------------------------------------

Paths for end point pcells_2_0 (SLICE_X15Y74.A2), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     18.713ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcells_1_0 (FF)
  Destination:          pcells_2_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      1.204ns (Levels of Logic = 1)
  Clock Path Skew:      -0.048ns (0.998 - 1.046)
  Source Clock:         clock_BUFGP rising at 0.000ns
  Destination Clock:    clock_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcells_1_0 to pcells_2_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y74.AQ      Tcko                  0.381   pcells_1<2>
                                                       pcells_1_0
    SLICE_X15Y74.A2      net (fanout=2)        0.741   pcells_1<0>
    SLICE_X15Y74.CLK     Tas                   0.082   pcells_2<2>
                                                       Mmux_pcells[2][2]_pcells[1][2]_mux_14_OUT11
                                                       pcells_2_0
    -------------------------------------------------  ---------------------------
    Total                                      1.204ns (0.463ns logic, 0.741ns route)
                                                       (38.5% logic, 61.5% route)

--------------------------------------------------------------------------------

Paths for end point pcells_2_2 (SLICE_X15Y74.C2), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     18.722ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcells_1_2 (FF)
  Destination:          pcells_2_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      1.195ns (Levels of Logic = 1)
  Clock Path Skew:      -0.048ns (0.998 - 1.046)
  Source Clock:         clock_BUFGP rising at 0.000ns
  Destination Clock:    clock_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcells_1_2 to pcells_2_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y74.CQ      Tcko                  0.381   pcells_1<2>
                                                       pcells_1_2
    SLICE_X15Y74.C2      net (fanout=2)        0.741   pcells_1<2>
    SLICE_X15Y74.CLK     Tas                   0.073   pcells_2<2>
                                                       Mmux_pcells[2][2]_pcells[1][2]_mux_14_OUT31
                                                       pcells_2_2
    -------------------------------------------------  ---------------------------
    Total                                      1.195ns (0.454ns logic, 0.741ns route)
                                                       (38.0% logic, 62.0% route)

--------------------------------------------------------------------------------

Paths for end point pcells_1_1 (SLICE_X20Y74.B2), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     18.969ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcells_0_1 (FF)
  Destination:          pcells_1_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      0.975ns (Levels of Logic = 1)
  Clock Path Skew:      -0.021ns (0.094 - 0.115)
  Source Clock:         clock_BUFGP rising at 0.000ns
  Destination Clock:    clock_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcells_0_1 to pcells_1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y74.BQ      Tcko                  0.337   pcells_0<2>
                                                       pcells_0_1
    SLICE_X20Y74.B2      net (fanout=1)        0.593   pcells_0<1>
    SLICE_X20Y74.CLK     Tas                   0.045   pcells_1<2>
                                                       mux1111
                                                       pcells_1_1
    -------------------------------------------------  ---------------------------
    Total                                      0.975ns (0.382ns logic, 0.593ns route)
                                                       (39.2% logic, 60.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clock = PERIOD TIMEGRP "clock" 20 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point cells_2_2 (SLICE_X50Y71.C6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.102ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cells_1_2 (FF)
  Destination:          cells_2_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.141ns (Levels of Logic = 1)
  Clock Path Skew:      0.039ns (0.495 - 0.456)
  Source Clock:         clock_BUFGP rising at 20.000ns
  Destination Clock:    clock_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cells_1_2 to cells_2_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y71.CQ      Tcko                  0.115   cells_1<3>
                                                       cells_1_2
    SLICE_X50Y71.C6      net (fanout=3)        0.102   cells_1<2>
    SLICE_X50Y71.CLK     Tah         (-Th)     0.076   cells_2<3>
                                                       Mmux_cells[2][5]_cells[1][5]_mux_8_OUT31
                                                       cells_2_2
    -------------------------------------------------  ---------------------------
    Total                                      0.141ns (0.039ns logic, 0.102ns route)
                                                       (27.7% logic, 72.3% route)

--------------------------------------------------------------------------------

Paths for end point cells_2_0 (SLICE_X50Y71.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.104ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cells_1_0 (FF)
  Destination:          cells_2_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.143ns (Levels of Logic = 1)
  Clock Path Skew:      0.039ns (0.495 - 0.456)
  Source Clock:         clock_BUFGP rising at 20.000ns
  Destination Clock:    clock_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cells_1_0 to cells_2_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y71.AQ      Tcko                  0.115   cells_1<3>
                                                       cells_1_0
    SLICE_X50Y71.A6      net (fanout=3)        0.104   cells_1<0>
    SLICE_X50Y71.CLK     Tah         (-Th)     0.076   cells_2<3>
                                                       Mmux_cells[2][5]_cells[1][5]_mux_8_OUT11
                                                       cells_2_0
    -------------------------------------------------  ---------------------------
    Total                                      0.143ns (0.039ns logic, 0.104ns route)
                                                       (27.3% logic, 72.7% route)

--------------------------------------------------------------------------------

Paths for end point cells_2_1 (SLICE_X50Y71.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.123ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cells_1_1 (FF)
  Destination:          cells_2_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.162ns (Levels of Logic = 1)
  Clock Path Skew:      0.039ns (0.495 - 0.456)
  Source Clock:         clock_BUFGP rising at 20.000ns
  Destination Clock:    clock_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cells_1_1 to cells_2_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y71.BQ      Tcko                  0.115   cells_1<3>
                                                       cells_1_1
    SLICE_X50Y71.B5      net (fanout=3)        0.124   cells_1<1>
    SLICE_X50Y71.CLK     Tah         (-Th)     0.077   cells_2<3>
                                                       Mmux_cells[2][5]_cells[1][5]_mux_8_OUT21
                                                       cells_2_1
    -------------------------------------------------  ---------------------------
    Total                                      0.162ns (0.038ns logic, 0.124ns route)
                                                       (23.5% logic, 76.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clock = PERIOD TIMEGRP "clock" 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.600ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.200ns (Tospwh)
  Physical resource: cells_0_0_1/SR
  Logical resource: cells_0_0_1/SR
  Location pin: OLOGIC_X1Y79.SR
  Clock network: clear_IBUF
--------------------------------------------------------------------------------
Slack: 17.600ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.200ns (Tospwh)
  Physical resource: cells_0_1_1/SR
  Logical resource: cells_0_1_1/SR
  Location pin: OLOGIC_X1Y76.SR
  Clock network: clear_IBUF
--------------------------------------------------------------------------------
Slack: 17.600ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.200ns (Tospwh)
  Physical resource: cells_0_2_1/SR
  Logical resource: cells_0_2_1/SR
  Location pin: OLOGIC_X1Y72.SR
  Clock network: clear_IBUF
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock          |    1.287|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 18 paths, 0 nets, and 28 connections

Design statistics:
   Minimum period:   2.400ns{1}   (Maximum frequency: 416.667MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Nov 11 14:19:31 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 809 MB



