<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Strict//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-strict.dtd">
<html>
<head>
<title>Patent US6806730 - Method and system for use of an embedded field programmable gate array ... - Google Patents</title>
<script>(function(){var a=function(e){this.t={};this.tick=function(e,i,d){d=void 0!=d?d:(new Date).getTime();this.t[e]=[d,i]};this.tick("start",null,e)},b=new a;window.jstiming={Timer:a,load:b};if(window.performance&&window.performance.timing){var c=window.performance.timing,f=window.jstiming.load,g=c.navigationStart,h=c.responseStart;0<g&&h>=g&&(f.tick("_wtsrt",void 0,g),f.tick("wtsrt_","_wtsrt",h),f.tick("tbsd_","wtsrt_"))}
try{var j=null;window.chrome&&window.chrome.csi&&(j=Math.floor(window.chrome.csi().pageT),f&&0<g&&(f.tick("_tbnd",void 0,window.chrome.csi().startE),f.tick("tbnd_","_tbnd",g)));null==j&&window.gtbExternal&&(j=window.gtbExternal.pageT());null==j&&window.external&&(j=window.external.pageT,f&&0<g&&(f.tick("_tbnd",void 0,window.external.startE),f.tick("tbnd_","_tbnd",g)));j&&(window.jstiming.pt=j)}catch(k){};})();
</script><link rel="stylesheet" href="/patents/css/_173f3eb08751494e5351928575aaa593/kl_patents_bundle.css" type="text/css">
<script type="text/javascript" src="/books/atb_173f3eb08751494e5351928575aaa593.js"></script><script type="text/javascript">_OC_addMsgs({21697:"View sample", 20198:"Web", 22224:"Sample eBook", 19688:"%1$s More", 18955:"Private bookshelf", 18138:"Back Cover", 21936:"eReader", 22144:"Added to {$count} shelves", 22084:"Good for:", 18871:"Less", 18802:"PDF", 18870:"More", 22087:"Read the first chapter - FREE!", 21825:"Tablet / iPad", 22233:"You have not made this book available for reading offline.", 21808:"Help with devices \x26 formats", 22192:"This book is not available offline.", 18764:"Purchased", 21713:"Delete forever", 26364:"Flowing text", 18464:"Add to my library", 21833:"This eBook, like all Google eBooks, is formatted to be readable on tablet devices like Android tablets and the iPad.", 19696:"Discuss this patent on Stack Exchange", 18295:"Download", 22103:"Cancelled - price change", 18278:"Limited preview", 19097:"Some pages are omitted from this book preview.", 22254:"Buy and read instantly wherever you go with books on Google Play", 18519:"Embed", 22105:"Cancelled - publisher cancellation", 18279:"Snippet view", 18497:"Write review", 22036:"Pre-ordered", 18898:"EPUB", 18277:"Full view", 19697:"Discuss this application on Stack Exchange", 18632:"Paste link in \x3cb\x3eemail\x3c/b\x3e or \x3cb\x3eIM\x3c/b\x3e", 21832:"This eBook, like all Google eBooks, is formatted to be readable on the web.", 21919:"Make available offline", 22011:"Pre-order eBook - %1$s", 22143:"Added to {$shelf}", 22001:"eBook - FREE", 18163:"Page %1$s", 22223:"Sample print book", 22170:"The format of this book is currently unknown. We will update this when we receive the information from the publisher.", 26365:"Pages %1$s to %2$s are not shown in this preview.", 22226:"Read the book for FREE", 21846:"This eBook does not include scanned pages, which retain the format of a printed book. Instead, the text can be  adjusted and it flows to fit any screen.", 22161:"Help with pre-orders", 22160:"Available on: %1$s", 18299:"%1$d pages", 22002:"eBook - %1$s", 19690:"Find prior art", 18242:"Loading...", 18140:"Contents", 22000:"preview it", 21841:"This eBook may be hard to read on smartphones like Android and iPhone / iPod touch.", 21843:"This eBook includes flowing text, so you can adjust the font size and style to read comfortably on any device.", 19144:"No preview", 21861:"Scroll right", 21837:"This eBook is good for smartphones like Android and iPhone / iPod touch.", 18768:"Selection text", 22249:"Learn more about books on Google Play", 22080:"Cancelled", 18516:"Share this clip", 18287:"more \x26raquo;", 22089:"read eReader instructions", 18523:"Image", 21663:"Scanned pages", 26380:"Page %1$s is not part of this book preview.", 18385:"Download PDF", 22104:"Cancelled - problem with eBook", 21840:"This Google eBook does not include flowing text, so you cannot adjust the font on an eReader.", 18137:"Front Cover", 21909:"This book is not available for reading offline.", 18244:"Learn more", 18631:"This is a preview. The total pages displayed will be limited.", 18042:"Buy this book", 18108:"You have either reached a page that is unavailable for viewing or reached your viewing limit for this book.", 18130:"Page", 18005:"Search in this patent", 22085:"Features:", 22234:"This book has not completely downloaded for reading offline.", 22221:"There was an error downloading this volume.", 19713:"View PDF", 18370:"%1$d reviews", 21844:"This book does not include flowing text, so you cannot adjust the font. Instead, you see images of pages, with a fixed layout. This is good for larger screens,  but not always ideal for eReaders and smartphones.", 19251:"Preview", 22102:"Cancelled - by customer request", 21918:"Remove from My eBooks", 21769:"Could not contact server. Please check your Internet connection.", 21809:"Web", 21827:"Smartphone", 18954:"Public bookshelf", 19694:"Discuss this patent", 21835:"This Google eBook includes flowing text, so you can adjust the font to read comfortably on an eReader.", 21862:"Scroll left", 19695:"Discuss this application", 19111:"\x3ca href\x3d\x22%1$s\x22 class\x3d\x22%2$s\x22\x3eView order\x3c/a\x3e", 21672:"Sample", 19154:"Read now", 21845:"This eBook includes scanned pages, so pages appear as they would in a printed book.", 21838:"This Google eBook includes flowing text  so you can adjust the font to read comfortably on the small screen of a smartphone.", 19689:"Less", 19113:"Credit card declined:", 18891:"Translate", 22206:"Gift Received", 22222:"Sorry, the publisher limits downloads of this book to {$number} devices or computers, and you have reached this limit. Please remove this book from other readers, wait a few minutes, and try again.", 21994:"Available on: \x3cb\x3e%1$s\x3c/b\x3e", 18849:"No preview available for this page."});</script><script type="text/javascript">function googleTranslateElementInit() {new google.translate.TranslateElement({pageLanguage: 'en',gaTrack: true,gaId: "UA-27188110-1"});}</script><script type="text/javascript" src="//translate.google.com/translate_a/element.js?cb=googleTranslateElementInit"></script><link rel="canonical" href="http://www.google.com/patents/US6806730">
<meta property="og:url" content="http://www.google.com/patents/US6806730">
<meta name="title" content="Patent US6806730 - Method and system for use of an embedded field programmable gate array interconnect for flexible I/O connectivity">
<meta name="description" content='An application specific integrated circuit (ASIC) is disclosed. The ASIC comprises a standard cell, the standard cell including a plurality of logic functions. The ASIC further includes at least one FPGA interconnect coupled to at least a portion of the logic functions. The FPGA interconnect can be configured to select a particular logic function of the plurality of logic functions. An ASIC in accordance with the present invention allows "field selection" of functions that are connected to the internal bus(es) and to external I/O. In addition, functional block connections made with internal buses can be significantly wider and faster than buses brought on chip via external chip I/Os. Further, the ASIC reduces cost because selective bus connections can be made internal to the chip, thus eliminating the need for external pins. Finally, the ASIC reduces the cost of the packaged component by allowing the chip to be packaged in a lower pin count package.'>
<meta property="og:title" content="Patent US6806730 - Method and system for use of an embedded field programmable gate array interconnect for flexible I/O connectivity">
<meta property="og:type" content="book">
<meta property="og:site_name" content="Google Books">
<meta property="og:image" content="http://www.google.com/patents?id=vmgRAAAAEBAJ&amp;printsec=frontcover&amp;img=1&amp;zoom=1">
<link rel="image_src" href="http://www.google.com/patents?id=vmgRAAAAEBAJ&amp;printsec=frontcover&amp;img=1&amp;zoom=1">
<script>if (window['_OC_timingAction']) {window['_OC_timingAction']('patents_refpage');}</script><style>#gbar,#guser{font-size:13px;padding-top:1px !important;}#gbar{height:22px}#guser{padding-bottom:7px !important;text-align:right}.gbh,.gbd{border-top:1px solid #c9d7f1;font-size:1px}.gbh{height:0;position:absolute;top:24px;width:100%}@media all{.gb1{height:22;margin-right:.5em;vertical-align:top}#gbar{float:left}}a.gb1,a.gb4{text-decoration:underline !important}a.gb1,a.gb4{color:#00c !important}.gbi .gb4{color:#dd8e27 !important}.gbf .gb4{color:#900 !important}
#gbar { padding:.3em .6em !important;}</style>
</head>
<body topmargin="3" marginheight="3">
<div id="gbar"><nobr><a class="gb1" href="http://www.google.com/search?hl=en&amp;sa=N&amp;tab=tw">Search</a> <a class="gb1" href="http://www.google.com/search?hl=en&amp;tbm=isch&amp;source=og&amp;sa=N&amp;tab=ti">Images</a> <a class="gb1" href="http://maps.google.com/maps?hl=en&amp;sa=N&amp;tab=tl">Maps</a> <a class="gb1" href="https://play.google.com/?hl=en&amp;tab=t8">Play</a> <a class="gb1" href="http://www.youtube.com/results?sa=N&amp;tab=t1">YouTube</a> <a class="gb1" href="http://news.google.com/nwshp?hl=en&amp;tab=tn">News</a> <a class="gb1" href="https://mail.google.com/mail/?tab=tm">Gmail</a> <a class="gb1" href="https://drive.google.com/?tab=to">Drive</a> <a class="gb1" style="text-decoration:none" href="http://www.google.com/intl/en/options/"><u>More</u> &raquo;</a></nobr></div>
<div id="guser" width="100%"><nobr><span id="gbn" class="gbi"></span><span id="gbf" class="gbf"></span><span id="gbe"><a href="http://www.google.com/advanced_patent_search?ie=ISO-8859-1" class="gb4">Advanced Patent Search</a> | </span><a href="http://www.google.com/history/optout?hl=en" class="gb4">Web History</a> | <a target="_top" id="gb_70" href="https://www.google.com/accounts/Login?service=&amp;continue=http://www.google.com/patents%3Fhl%3Den&amp;hl=en" class="gb4">Sign in</a></nobr></div>
<div class="gbh" style="left:0"></div>
<div class="gbh" style="right:0"></div>
<div id="guser"><nobr></nobr></div>
<div style="clear:both;"></div>
<div id="gb-top-search-box" class="gb-top-search-box-small gb-reset"><table><tr>
<td class="logo"><a href="http://www.google.com/patents?ie=ISO-8859-1" class="logo-link"><img class="logo-img" src="/intl/en/images/logos/google_logo_41.png" alt="Go to Google Books Home" height="41"></a></td>
<td><form action="http://www.google.com/search" name="f" id="vheadf" method="get">
<span id="hf"></span><input type="hidden" name="tbm" value="pts"><input type="hidden" name="tbo" value="1"><input type="hidden" name="hl" value="en"><table><tr>
<td><div class="inputs"><table><tr>
<td><div class="text-input">
<input type="text" name="q" id="vheadq" class="text" maxlength="2048" size="31" value="" title="Search Patents" accesskey="s" autocomplete="off"><script>window._OC_autoDir &&window._OC_autoDir('vheadq', 'tia-vheadq');</script>
</div></td>
<td><div class="submit-input"><input name="btnG" class="submit" type="submit" value=""></div></td>
</tr></table></div></td>
<td class="col-ext-links"><div class="ext-links"><a href="http://www.google.com/advanced_patent_search?ie=ISO-8859-1"><nobr>Advanced Patent Search</nobr></a></div></td>
</tr></table>
</form></td>
</tr></table></div>
<div class="kd-appbar">
<h2 class="kd-appname"><a href="/patents">Patents</a></h2>
<div class="kd-buttonbar left" id="left-toolbar-buttons">
<a id="appbar-write-review-link" href=""></a><a id="appbar-view-print-sample-link" href=""></a><a id="appbar-view-ebook-sample-link" href=""></a><a id="appbar-patents-prior-art-finder-link" href="https://www.google.com/patents/related/US6806730"></a><a id="appbar-patents-discuss-this-link" href="http://www.google.com/url?id=vmgRAAAAEBAJ&amp;q=http://patents.stackexchange.com/redirect/google-patents%3Fpatent%3DUS6806730&amp;usg=AFQjCNG60zqOFzhtIZ73Pl2zywCbyVSkrQ" data-is-grant="true"></a><a id="appbar-read-patent-link" href="//docs.google.com/a/google.com/viewer?url=www.google.com/patents/US6806730.pdf"></a><a id="appbar-download-pdf-link" href="/patents/US6806730.pdf"></a>
</div>
<div class="kd-buttonbar right" id="right-toolbar-buttons"></div>
</div>
<div id="books-microdata" itemscope="" itemtype="http://schema.org/Book" itemid="http://www.google.com/patents/US6806730" style="display:none">
<span itemprop="description">An application specific integrated circuit (ASIC) is disclosed. The ASIC comprises a standard cell, the standard cell including a plurality of logic functions. The ASIC further includes at least one FPGA interconnect coupled to at least a portion of the logic functions. The FPGA interconnect can be configured...</span><span itemprop="url">http://www.google.com/patents/US6806730?utm_source=gb-gplus-share</span><span class="main-title" itemprop="name">Patent US6806730 - Method and system for use of an embedded field programmable gate array interconnect for flexible I/O connectivity</span><img itemprop="image" src="http://www.google.com/patents?id=vmgRAAAAEBAJ&amp;printsec=frontcover&amp;img=1&amp;zoom=1" alt="Patent US6806730 - Method and system for use of an embedded field programmable gate array interconnect for flexible I/O connectivity" title="Patent US6806730 - Method and system for use of an embedded field programmable gate array interconnect for flexible I/O connectivity">
</div>
<table id="viewport_table" cellpadding="0" style="clear:both" cellspacing="0"><tr>
<td id="menu_td" class="menu_td"><div id="menu_container"><div class="menu" id="menu">
<div class="menu_content" style="margin-bottom:6px">
<div id="volume-info-sidebar">
<span class="gb-survey-link"></span><h1 class="gb-volume-title" dir="ltr">Method and system for use of an embedded field programmable gate array ...</h1>&nbsp;<span class="addmd">Robert Thomas Bailis et al</span>
</div>
<table style="margin-bottom:4px"><tr class="sidebarnav">
<td class="sidebarcover"><a href="http://www.google.com/patents?id=vmgRAAAAEBAJ&amp;printsec=abstract&amp;zoom=4&amp;ie=ISO-8859-1"><img src="http://bks8.books.google.com/patents?id=vmgRAAAAEBAJ&amp;printsec=abstract&amp;img=1&amp;zoom=1&amp;sig=ACfU3U3fw8KbPC-5JNybGoB0dV3q_KZYAA" alt="Abstract" title="Abstract" width="102" border="1" id="summary-frontcover"></a></td>
<td class="sidebarlinks">
<span class="nolink">&rsaquo;&nbsp;Overview</span><br><a href="/patents/US6806730?printsec=abstract&amp;ie=ISO-8859-1">Abstract</a><br><a href="/patents/US6806730?printsec=drawing&amp;ie=ISO-8859-1">Drawings</a><br><a href="/patents/US6806730?printsec=description&amp;ie=ISO-8859-1">Description</a><br><a href="/patents/US6806730?printsec=claims&amp;ie=ISO-8859-1">Claims</a><br><span id="gb-atb-patents-plusone-container"></span>
</td>
</tr></table>
</div>
<div style="clear:both"></div>
<div style="margin-left:10px"><form action="/patents" id="search_form" style="margin:0px;padding:0px;" method="get"> <input type="hidden" name="ie" value="ISO-8859-1"><input type="hidden" name="id" value="vmgRAAAAEBAJ"><table cellpadding="0" cellspacing="0" class="swv-table"><tr>
<td width="100%" class="swv-td-search"><span><input id="search_form_input" type="text" maxlength="1024" class="text_flat swv-input-search" name="q" value="" title="Go" accesskey="i"></span></td>
<td class="swv-td-space">&nbsp;&nbsp;</td>
<td><input type="submit" value="Go"></td>
</tr></table>
<script type="text/javascript">if (window['_OC_autoDir']) {_OC_autoDir('search_form_input');}</script>
</form></div>
<div id="menu_scroll"><div id="metadata_content" class="menu_content"><div id="metadata_v"><div class="patent_bibdata"><p><b>Patent number</b>: 6806730<br><b>Filing date</b>: Dec 10, 2001<br><b>Issue date</b>: Oct 19, 2004<br><b>Application number</b>:&nbsp;<a href="/patents/US20030107399?ie=ISO-8859-1">10/016,772</a><br></p></div></div></div></div>
</div></div></td>
<td id="viewport_td">
<div class="vertical_module_list_row"><div id="overview" class="about_content"><div id="overview_v"><table id="summarytable" cellpadding="0" cellspacing="0" border="0" width="100%"><tr><td valign="top">
<p class="patent_abstract_text">An application specific integrated circuit (ASIC) is disclosed. The ASIC comprises a standard cell, the standard cell including a plurality of logic functions. The ASIC further includes at least one FPGA interconnect coupled to at least a portion of the logic functions. The FPGA interconnect can be configured to select a particular logic function of the plurality of logic functions. An ASIC in accordance with the present invention allows "field selection" of functions that are connected to the internal bus(es) and to external I/O. In addition, functional block connections made with internal buses can be significantly wider and faster than buses brought on chip via external chip I/Os. Further, the ASIC reduces cost because selective bus connections can be made internal to the chip, thus eliminating the need for external pins. Finally, the ASIC reduces the cost of the packaged component by allowing the chip to be packaged in a lower pin count package.</p>
<div class="patent_bibdata">
<b>Inventors</b>:&nbsp;<a href="http://www.google.com/search?tbo=p&amp;tbm=pts&amp;hl=en&amp;q=ininventor:%22Robert+Thomas+Bailis%22">Robert Thomas Bailis</a>, <a href="http://www.google.com/search?tbo=p&amp;tbm=pts&amp;hl=en&amp;q=ininventor:%22Charles+Edward+Kuhlmann%22">Charles Edward Kuhlmann</a>, <a href="http://www.google.com/search?tbo=p&amp;tbm=pts&amp;hl=en&amp;q=ininventor:%22Charles+Steven+Lingafelt%22">Charles Steven Lingafelt</a>, <a href="http://www.google.com/search?tbo=p&amp;tbm=pts&amp;hl=en&amp;q=ininventor:%22Ann+Marie+Rincon%22">Ann Marie Rincon</a><br><b>Original Assignee</b>:&nbsp;<a href="http://www.google.com/search?tbo=p&amp;tbm=pts&amp;hl=en&amp;q=inassignee:%22International+Business+Machines+Corporation%22">International Business Machines Corporation</a><br><b>Primary Examiner</b>:&nbsp;Daniel D. Chang<br><b>Attorney</b>:&nbsp;Sawyer Law Group LLP<br><b>Current U.S. Classification</b>:&nbsp;<a href="http://www.google.com/url?id=vmgRAAAAEBAJ&amp;q=http://www.uspto.gov/web/patents/classification/uspc326/defs326.htm&amp;usg=AFQjCNE8ZB7UmdNtWdEIngPgiu4E9on1kg#C326S038000">326/38</a>; <a href="http://www.google.com/url?id=vmgRAAAAEBAJ&amp;q=http://www.uspto.gov/web/patents/classification/uspc326/defs326.htm&amp;usg=AFQjCNE8ZB7UmdNtWdEIngPgiu4E9on1kg#C326S041000">326/41</a><br><b>International Classification</b>:&nbsp;G06F/738; H03K/19173<br><br><a href="http://www.google.com/url?id=vmgRAAAAEBAJ&amp;q=http://patft.uspto.gov/netacgi/nph-Parser%3FSect2%3DPTO1%26Sect2%3DHITOFF%26p%3D1%26u%3D/netahtml/PTO/search-bool.html%26r%3D1%26f%3DG%26l%3D50%26d%3DPALL%26RefSrch%3Dyes%26Query%3DPN/6806730&amp;usg=AFQjCNFKjf-XeD2_wPhO9g8z9q59Zuqcjg">View patent at USPTO</a><br><a href="http://www.google.com/url?id=vmgRAAAAEBAJ&amp;q=http://assignments.uspto.gov/assignments/q%3Fdb%3Dpat%26pat%3D6806730&amp;usg=AFQjCNEU-t9JrM-EmbpIEp94T1DGC-EeTw">Search USPTO Assignment Database</a><br><a href="http://www.google.com/url?id=vmgRAAAAEBAJ&amp;q=http://storage.googleapis.com/uspto-pair/applications/10016772.zip&amp;usg=AFQjCNFtVit8cjbSZuILRBGBKbILntXpzg">Download USPTO Public PAIR data</a><br>
</div>
</td></tr></table></div></div></div>
<div class="vertical_module_list_row">
<h3 class="about_title">
<a name="patent_citations_anchor"></a>Citations</h3>
<div id="patent_citations" class="about_content"><div id="patent_citations_v"><table class="rel_patent" style="border-spacing:10px 0" cellpadding="4">
<tr>
<td class="rel_patent_header"><b>Cited Patent</b></td>
<td class="rel_patent_header"><b>Filing date</b></td>
<td class="rel_patent_header"><b>Issue date</b></td>
<td class="rel_patent_header"><b>Original Assignee</b></td>
<td class="rel_patent_header rel_patent_title"><b>Title</b></td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US6211697?ie=ISO-8859-1">US6211697</a></td>
<td valign="top" nowrap>May 25, 1999</td>
<td valign="top" nowrap>Apr 3, 2001</td>
<td valign="top">Actel</td>
<td class="rel_patent_title" valign="top">Integrated circuit that includes a field-programmable gate array and a hard gate array having the same underlying structure</td>
</tr>
</table></div></div>
</div>
<div class="vertical_module_list_row">
<h3 class="about_title">
<a name="patent_referenced_by_anchor"></a>Referenced by</h3>
<div id="patent_referenced_by" class="about_content"><div id="patent_referenced_by_v"><table class="rel_patent" style="border-spacing:10px 0" cellpadding="4">
<tr>
<td class="rel_patent_header"><b>Citing Patent</b></td>
<td class="rel_patent_header"><b>Filing date</b></td>
<td class="rel_patent_header"><b>Issue date</b></td>
<td class="rel_patent_header"><b>Original Assignee</b></td>
<td class="rel_patent_header rel_patent_title"><b>Title</b></td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US7109752?ie=ISO-8859-1">US7109752</a></td>
<td valign="top" nowrap>Jun 30, 2004</td>
<td valign="top" nowrap>Sep 19, 2006</td>
<td valign="top"></td>
<td class="rel_patent_title" valign="top">Configurable circuits, IC's, and systems</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US7126373?ie=ISO-8859-1">US7126373</a></td>
<td valign="top" nowrap>Jun 30, 2004</td>
<td valign="top" nowrap>Oct 24, 2006</td>
<td valign="top"></td>
<td class="rel_patent_title" valign="top">Configurable logic circuits with commutative properties</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US7126381?ie=ISO-8859-1">US7126381</a></td>
<td valign="top" nowrap>Jun 30, 2004</td>
<td valign="top" nowrap>Oct 24, 2006</td>
<td valign="top"></td>
<td class="rel_patent_title" valign="top">VPA interconnect circuit</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US7145361?ie=ISO-8859-1">US7145361</a></td>
<td valign="top" nowrap>Jun 30, 2004</td>
<td valign="top" nowrap>Dec 5, 2006</td>
<td valign="top"></td>
<td class="rel_patent_title" valign="top">Configurable integrated circuit with different connection schemes</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US7157933?ie=ISO-8859-1">US7157933</a></td>
<td valign="top" nowrap>Jun 30, 2004</td>
<td valign="top" nowrap>Jan 2, 2007</td>
<td valign="top"></td>
<td class="rel_patent_title" valign="top">Configurable circuits, IC's, and systems</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US7167025?ie=ISO-8859-1">US7167025</a></td>
<td valign="top" nowrap>Jun 30, 2004</td>
<td valign="top" nowrap>Jan 23, 2007</td>
<td valign="top"></td>
<td class="rel_patent_title" valign="top">Non-sequentially configurable IC</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US7193432?ie=ISO-8859-1">US7193432</a></td>
<td valign="top" nowrap>Jun 30, 2004</td>
<td valign="top" nowrap>Mar 20, 2007</td>
<td valign="top"></td>
<td class="rel_patent_title" valign="top">VPA logic circuits</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US7193438?ie=ISO-8859-1">US7193438</a></td>
<td valign="top" nowrap>Jun 30, 2004</td>
<td valign="top" nowrap>Mar 20, 2007</td>
<td valign="top"></td>
<td class="rel_patent_title" valign="top">Configurable integrated circuit with offset connection</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US7193440?ie=ISO-8859-1">US7193440</a></td>
<td valign="top" nowrap>Jun 30, 2004</td>
<td valign="top" nowrap>Mar 20, 2007</td>
<td valign="top"></td>
<td class="rel_patent_title" valign="top">Configurable circuits, IC's, and systems</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US7224181?ie=ISO-8859-1">US7224181</a></td>
<td valign="top" nowrap>Mar 15, 2005</td>
<td valign="top" nowrap>May 29, 2007</td>
<td valign="top"></td>
<td class="rel_patent_title" valign="top">Clock distribution in a configurable IC</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US7224182?ie=ISO-8859-1">US7224182</a></td>
<td valign="top" nowrap>Mar 15, 2005</td>
<td valign="top" nowrap>May 29, 2007</td>
<td valign="top"></td>
<td class="rel_patent_title" valign="top">Hybrid configurable circuit for a configurable IC</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US7236009?ie=ISO-8859-1">US7236009</a></td>
<td valign="top" nowrap>Mar 15, 2005</td>
<td valign="top" nowrap>Jun 26, 2007</td>
<td valign="top"></td>
<td class="rel_patent_title" valign="top">Operational time extension</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US7242216?ie=ISO-8859-1">US7242216</a></td>
<td valign="top" nowrap>Mar 15, 2005</td>
<td valign="top" nowrap>Jul 10, 2007</td>
<td valign="top"></td>
<td class="rel_patent_title" valign="top">Embedding memory between tile arrangement of a configurable IC</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US7259587?ie=ISO-8859-1">US7259587</a></td>
<td valign="top" nowrap>Mar 15, 2005</td>
<td valign="top" nowrap>Aug 21, 2007</td>
<td valign="top">Tabula, Inc.</td>
<td class="rel_patent_title" valign="top">Configurable IC's with configurable logic resources that have asymetric inputs and/or outputs</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US7268586?ie=ISO-8859-1">US7268586</a></td>
<td valign="top" nowrap>Mar 15, 2005</td>
<td valign="top" nowrap>Sep 11, 2007</td>
<td valign="top">Tabula, Inc.</td>
<td class="rel_patent_title" valign="top">Method and apparatus for accessing stored data in a reconfigurable IC</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US7276933?ie=ISO-8859-1">US7276933</a></td>
<td valign="top" nowrap>Mar 15, 2005</td>
<td valign="top" nowrap>Oct 2, 2007</td>
<td valign="top">Tabula, Inc.</td>
<td class="rel_patent_title" valign="top">Reconfigurable IC that has sections running at different looperness</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US7282950?ie=ISO-8859-1">US7282950</a></td>
<td valign="top" nowrap>Mar 15, 2005</td>
<td valign="top" nowrap>Oct 16, 2007</td>
<td valign="top">Tabula, Inc.</td>
<td class="rel_patent_title" valign="top">Configurable IC's with logic resources with offset connections</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US7284222?ie=ISO-8859-1">US7284222</a></td>
<td valign="top" nowrap>Jun 30, 2004</td>
<td valign="top" nowrap>Oct 16, 2007</td>
<td valign="top">Tabula, Inc.</td>
<td class="rel_patent_title" valign="top">Method and apparatus for identifying connections between configurable nodes in a configurable integrated circuit</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US7295037?ie=ISO-8859-1">US7295037</a></td>
<td valign="top" nowrap>Mar 15, 2005</td>
<td valign="top" nowrap>Nov 13, 2007</td>
<td valign="top">Tabula, Inc.</td>
<td class="rel_patent_title" valign="top">Configurable IC with routing circuits with offset connections</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US7298169?ie=ISO-8859-1">US7298169</a></td>
<td valign="top" nowrap>Mar 15, 2005</td>
<td valign="top" nowrap>Nov 20, 2007</td>
<td valign="top">Tabula, Inc</td>
<td class="rel_patent_title" valign="top">Hybrid logic/interconnect circuit in a configurable IC</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US7301368?ie=ISO-8859-1">US7301368</a></td>
<td valign="top" nowrap>Mar 15, 2005</td>
<td valign="top" nowrap>Nov 27, 2007</td>
<td valign="top">Tabula, Inc.</td>
<td class="rel_patent_title" valign="top">Embedding memory within tile arrangement of a configurable IC</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US7307449?ie=ISO-8859-1">US7307449</a></td>
<td valign="top" nowrap>Nov 7, 2005</td>
<td valign="top" nowrap>Dec 11, 2007</td>
<td valign="top">Tabula, Inc</td>
<td class="rel_patent_title" valign="top">Sub-cycle configurable hybrid logic/interconnect circuit</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US7307449?ie=ISO-8859-1">US7307449</a></td>
<td valign="top" nowrap>Nov 7, 2005</td>
<td valign="top" nowrap>Dec 11, 2007</td>
<td valign="top">Tabula, Inc</td>
<td class="rel_patent_title" valign="top">Sub-cycle configurable hybrid logic/interconnect circuit</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US7310003?ie=ISO-8859-1">US7310003</a></td>
<td valign="top" nowrap>Mar 15, 2005</td>
<td valign="top" nowrap>Dec 18, 2007</td>
<td valign="top">Tabula, Inc.</td>
<td class="rel_patent_title" valign="top">Configurable IC with interconnect circuits that have select lines driven by user signals</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US7312630?ie=ISO-8859-1">US7312630</a></td>
<td valign="top" nowrap>Jun 30, 2004</td>
<td valign="top" nowrap>Dec 25, 2007</td>
<td valign="top">Tabula, Inc.</td>
<td class="rel_patent_title" valign="top">Configurable integrated circuit with built-in turns</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US7317331?ie=ISO-8859-1">US7317331</a></td>
<td valign="top" nowrap>Mar 15, 2005</td>
<td valign="top" nowrap>Jan 8, 2008</td>
<td valign="top">Tabula, Inc.</td>
<td class="rel_patent_title" valign="top">Reconfigurable IC that has sections running at different reconfiguration rates</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US7330050?ie=ISO-8859-1">US7330050</a></td>
<td valign="top" nowrap>Mar 15, 2005</td>
<td valign="top" nowrap>Feb 12, 2008</td>
<td valign="top">Tabula, Inc.</td>
<td class="rel_patent_title" valign="top">Storage elements for a configurable IC and method and apparatus for accessing data stored in the storage elements</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US7342415?ie=ISO-8859-1">US7342415</a></td>
<td valign="top" nowrap>Mar 15, 2005</td>
<td valign="top" nowrap>Mar 11, 2008</td>
<td valign="top">Tabula, Inc.</td>
<td class="rel_patent_title" valign="top">Configurable IC with interconnect circuits that also perform storage operations</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US7408382?ie=ISO-8859-1">US7408382</a></td>
<td valign="top" nowrap>Nov 30, 2006</td>
<td valign="top" nowrap>Aug 5, 2008</td>
<td valign="top">Tabula, Inc.</td>
<td class="rel_patent_title" valign="top">Configurable circuits, IC's, and systems</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US7420389?ie=ISO-8859-1">US7420389</a></td>
<td valign="top" nowrap>Apr 9, 2007</td>
<td valign="top" nowrap>Sep 2, 2008</td>
<td valign="top">Tabula, Inc.</td>
<td class="rel_patent_title" valign="top">Clock distribution in a configurable IC</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US7425841?ie=ISO-8859-1">US7425841</a></td>
<td valign="top" nowrap>Jun 30, 2004</td>
<td valign="top" nowrap>Sep 16, 2008</td>
<td valign="top">Tabula Inc.</td>
<td class="rel_patent_title" valign="top">Configurable circuits, IC's, and systems</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US7428721?ie=ISO-8859-1">US7428721</a></td>
<td valign="top" nowrap>Mar 15, 2005</td>
<td valign="top" nowrap>Sep 23, 2008</td>
<td valign="top">Tabula, Inc.</td>
<td class="rel_patent_title" valign="top">Operational cycle assignment in a configurable IC</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US7439766?ie=ISO-8859-1">US7439766</a></td>
<td valign="top" nowrap>Sep 25, 2006</td>
<td valign="top" nowrap>Oct 21, 2008</td>
<td valign="top">Tabula, Inc.</td>
<td class="rel_patent_title" valign="top">Configurable logic circuits with commutative properties</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US7449915?ie=ISO-8859-1">US7449915</a></td>
<td valign="top" nowrap>Nov 30, 2006</td>
<td valign="top" nowrap>Nov 11, 2008</td>
<td valign="top">Tabula Inc.</td>
<td class="rel_patent_title" valign="top">VPA logic circuits</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US7461362?ie=ISO-8859-1">US7461362</a></td>
<td valign="top" nowrap>Dec 1, 2005</td>
<td valign="top" nowrap>Dec 2, 2008</td>
<td valign="top">Tabula, Inc.</td>
<td class="rel_patent_title" valign="top">Replacing circuit design elements with their equivalents</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US7468614?ie=ISO-8859-1">US7468614</a></td>
<td valign="top" nowrap>Feb 15, 2007</td>
<td valign="top" nowrap>Dec 23, 2008</td>
<td valign="top">Tabula, Inc.</td>
<td class="rel_patent_title" valign="top">Configurable integrated circuit with offset connections</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US7489162?ie=ISO-8859-1">US7489162</a></td>
<td valign="top" nowrap>Dec 1, 2005</td>
<td valign="top" nowrap>Feb 10, 2009</td>
<td valign="top">Tabula, Inc.</td>
<td class="rel_patent_title" valign="top">Users registers in a reconfigurable IC</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US7496879?ie=ISO-8859-1">US7496879</a></td>
<td valign="top" nowrap>Mar 15, 2005</td>
<td valign="top" nowrap>Feb 24, 2009</td>
<td valign="top">Tabula, Inc.</td>
<td class="rel_patent_title" valign="top">Concurrent optimization of physical design and operational cycle assignment</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US7504858?ie=ISO-8859-1">US7504858</a></td>
<td valign="top" nowrap>Mar 8, 2006</td>
<td valign="top" nowrap>Mar 17, 2009</td>
<td valign="top">Tabula, Inc.</td>
<td class="rel_patent_title" valign="top">Configurable integrated circuit with parallel non-neighboring offset connections</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US7514957?ie=ISO-8859-1">US7514957</a></td>
<td valign="top" nowrap>May 27, 2007</td>
<td valign="top" nowrap>Apr 7, 2009</td>
<td valign="top">Tabula, Inc</td>
<td class="rel_patent_title" valign="top">Configurable IC having a routing fabric with storage elements</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US7518400?ie=ISO-8859-1">US7518400</a></td>
<td valign="top" nowrap>Mar 8, 2006</td>
<td valign="top" nowrap>Apr 14, 2009</td>
<td valign="top">Tabula, Inc.</td>
<td class="rel_patent_title" valign="top">Barrel shifter implemented on a configurable integrated circuit</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US7518402?ie=ISO-8859-1">US7518402</a></td>
<td valign="top" nowrap>Jul 9, 2007</td>
<td valign="top" nowrap>Apr 14, 2009</td>
<td valign="top">Tabula, Inc.</td>
<td class="rel_patent_title" valign="top">Configurable IC with configuration logic resources that have asymmetric inputs and/or outputs</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US7521958?ie=ISO-8859-1">US7521958</a></td>
<td valign="top" nowrap>Apr 23, 2007</td>
<td valign="top" nowrap>Apr 21, 2009</td>
<td valign="top">Tabula, Inc.</td>
<td class="rel_patent_title" valign="top">Hybrid configurable circuit for a configurable IC</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US7521959?ie=ISO-8859-1">US7521959</a></td>
<td valign="top" nowrap>May 27, 2007</td>
<td valign="top" nowrap>Apr 21, 2009</td>
<td valign="top">Tabula, Inc.</td>
<td class="rel_patent_title" valign="top">Configurable IC having a routing fabric with storage elements</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US7525342?ie=ISO-8859-1">US7525342</a></td>
<td valign="top" nowrap>Aug 18, 2007</td>
<td valign="top" nowrap>Apr 28, 2009</td>
<td valign="top">Tabula, Inc.</td>
<td class="rel_patent_title" valign="top">Reconfigurable IC that has sections running at different looperness</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US7525344?ie=ISO-8859-1">US7525344</a></td>
<td valign="top" nowrap>May 27, 2007</td>
<td valign="top" nowrap>Apr 28, 2009</td>
<td valign="top">Tabula, Inc.</td>
<td class="rel_patent_title" valign="top">Configurable IC having a routing fabric with storage elements</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US7528627?ie=ISO-8859-1">US7528627</a></td>
<td valign="top" nowrap>Oct 31, 2007</td>
<td valign="top" nowrap>May 5, 2009</td>
<td valign="top">Tabula, Inc.</td>
<td class="rel_patent_title" valign="top">Method and apparatus for performing shifting in an integrated circuit</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US7529992?ie=ISO-8859-1">US7529992</a></td>
<td valign="top" nowrap>Mar 27, 2006</td>
<td valign="top" nowrap>May 5, 2009</td>
<td valign="top">Tabula, Inc.</td>
<td class="rel_patent_title" valign="top">Configurable integrated circuit with error correcting circuitry</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US7530033?ie=ISO-8859-1">US7530033</a></td>
<td valign="top" nowrap>Nov 7, 2005</td>
<td valign="top" nowrap>May 5, 2009</td>
<td valign="top">Tabula, Inc.</td>
<td class="rel_patent_title" valign="top">Method and apparatus for decomposing functions in a configurable IC</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US7532030?ie=ISO-8859-1">US7532030</a></td>
<td valign="top" nowrap>Jul 20, 2007</td>
<td valign="top" nowrap>May 12, 2009</td>
<td valign="top">Tabula, Inc.</td>
<td class="rel_patent_title" valign="top">Method and apparatus for accessing stored data in a reconfigurable IC</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US7532032?ie=ISO-8859-1">US7532032</a></td>
<td valign="top" nowrap>Aug 28, 2006</td>
<td valign="top" nowrap>May 12, 2009</td>
<td valign="top">Tabula, Inc.</td>
<td class="rel_patent_title" valign="top">Configurable circuits, IC's, and systems</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US7535252?ie=ISO-8859-1">US7535252</a></td>
<td valign="top" nowrap>May 25, 2007</td>
<td valign="top" nowrap>May 19, 2009</td>
<td valign="top">Tabula, Inc.</td>
<td class="rel_patent_title" valign="top">Configurable ICs that conditionally transition through configuration data sets</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US7545167?ie=ISO-8859-1">US7545167</a></td>
<td valign="top" nowrap>Jan 28, 2008</td>
<td valign="top" nowrap>Jun 9, 2009</td>
<td valign="top">Tabula, Inc.</td>
<td class="rel_patent_title" valign="top">Configurable IC with interconnect circuits that also perform storage operations</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US7557609?ie=ISO-8859-1">US7557609</a></td>
<td valign="top" nowrap>Nov 10, 2006</td>
<td valign="top" nowrap>Jul 7, 2009</td>
<td valign="top">Tabula, Inc.</td>
<td class="rel_patent_title" valign="top">Configurable integrated circuit with different connection schemes</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US7564260?ie=ISO-8859-1">US7564260</a></td>
<td valign="top" nowrap>Sep 25, 2006</td>
<td valign="top" nowrap>Jul 21, 2009</td>
<td valign="top">Tabula Inc.</td>
<td class="rel_patent_title" valign="top">VPA interconnect circuit</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US7564261?ie=ISO-8859-1">US7564261</a></td>
<td valign="top" nowrap>Jun 4, 2007</td>
<td valign="top" nowrap>Jul 21, 2009</td>
<td valign="top">Tabula Inc.</td>
<td class="rel_patent_title" valign="top">Embedding memory between tile arrangement of a configurable IC</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US7570077?ie=ISO-8859-1">US7570077</a></td>
<td valign="top" nowrap>Dec 21, 2007</td>
<td valign="top" nowrap>Aug 4, 2009</td>
<td valign="top">Tabula Inc.</td>
<td class="rel_patent_title" valign="top">Storage elements for a configurable IC and method and apparatus for accessing data stored in the storage elements</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US7573296?ie=ISO-8859-1">US7573296</a></td>
<td valign="top" nowrap>Mar 15, 2005</td>
<td valign="top" nowrap>Aug 11, 2009</td>
<td valign="top">Tabula Inc.</td>
<td class="rel_patent_title" valign="top">Configurable IC with configurable routing resources that have asymmetric input and/or outputs</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US7576564?ie=ISO-8859-1">US7576564</a></td>
<td valign="top" nowrap>Oct 8, 2007</td>
<td valign="top" nowrap>Aug 18, 2009</td>
<td valign="top">Tabula Inc.</td>
<td class="rel_patent_title" valign="top">Configurable IC with routing circuits with offset connections</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US7587697?ie=ISO-8859-1">US7587697</a></td>
<td valign="top" nowrap>Dec 12, 2006</td>
<td valign="top" nowrap>Sep 8, 2009</td>
<td valign="top">Tabula, Inc.</td>
<td class="rel_patent_title" valign="top">System and method of mapping memory blocks in a configurable integrated circuit</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US7587698?ie=ISO-8859-1">US7587698</a></td>
<td valign="top" nowrap>May 21, 2007</td>
<td valign="top" nowrap>Sep 8, 2009</td>
<td valign="top">Tabula Inc.</td>
<td class="rel_patent_title" valign="top">Operational time extension</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US7609085?ie=ISO-8859-1">US7609085</a></td>
<td valign="top" nowrap>Mar 8, 2006</td>
<td valign="top" nowrap>Oct 27, 2009</td>
<td valign="top">Tabula, Inc.</td>
<td class="rel_patent_title" valign="top">Configurable integrated circuit with a 4-to-1 multiplexer</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US7610566?ie=ISO-8859-1">US7610566</a></td>
<td valign="top" nowrap>May 25, 2007</td>
<td valign="top" nowrap>Oct 27, 2009</td>
<td valign="top">Tabula, Inc.</td>
<td class="rel_patent_title" valign="top">Method and apparatus for function decomposition</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US7616027?ie=ISO-8859-1">US7616027</a></td>
<td valign="top" nowrap>Dec 28, 2006</td>
<td valign="top" nowrap>Nov 10, 2009</td>
<td valign="top">Tabula, Inc.</td>
<td class="rel_patent_title" valign="top">Configurable circuits, IC's and systems</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US7652499?ie=ISO-8859-1">US7652499</a></td>
<td valign="top" nowrap>Oct 28, 2007</td>
<td valign="top" nowrap>Jan 26, 2010</td>
<td valign="top">Tabula, Inc.</td>
<td class="rel_patent_title" valign="top">Embedding memory within tile arrangement of an integrated circuit</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US7656188?ie=ISO-8859-1">US7656188</a></td>
<td valign="top" nowrap>Oct 12, 2007</td>
<td valign="top" nowrap>Feb 2, 2010</td>
<td valign="top">Tabula, Inc.</td>
<td class="rel_patent_title" valign="top">Reconfigurable IC that has sections running at different reconfiguration rates</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US7667486?ie=ISO-8859-1">US7667486</a></td>
<td valign="top" nowrap>Dec 8, 2006</td>
<td valign="top" nowrap>Feb 23, 2010</td>
<td valign="top">Tabula, Inc.</td>
<td class="rel_patent_title" valign="top">Non-sequentially configurable IC</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US7669097?ie=ISO-8859-1">US7669097</a></td>
<td valign="top" nowrap>Mar 27, 2006</td>
<td valign="top" nowrap>Feb 23, 2010</td>
<td valign="top">Tabula, Inc.</td>
<td class="rel_patent_title" valign="top">Configurable IC with error detection and correction circuitry</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US7679401?ie=ISO-8859-1">US7679401</a></td>
<td valign="top" nowrap>Dec 1, 2005</td>
<td valign="top" nowrap>Mar 16, 2010</td>
<td valign="top">Tabula, Inc.</td>
<td class="rel_patent_title" valign="top">User registers implemented with routing circuits in a configurable IC</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US7694083?ie=ISO-8859-1">US7694083</a></td>
<td valign="top" nowrap>Mar 8, 2006</td>
<td valign="top" nowrap>Apr 6, 2010</td>
<td valign="top">Tabula, Inc.</td>
<td class="rel_patent_title" valign="top">System and method for providing a virtual memory architecture narrower and deeper than a physical memory architecture</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US7694265?ie=ISO-8859-1">US7694265</a></td>
<td valign="top" nowrap>Aug 18, 2008</td>
<td valign="top" nowrap>Apr 6, 2010</td>
<td valign="top">Tabula, Inc.</td>
<td class="rel_patent_title" valign="top">Operational cycle assignment in a configurable IC</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US7737722?ie=ISO-8859-1">US7737722</a></td>
<td valign="top" nowrap>Nov 26, 2007</td>
<td valign="top" nowrap>Jun 15, 2010</td>
<td valign="top">Tabula, Inc.</td>
<td class="rel_patent_title" valign="top">Configurable integrated circuit with built-in turns</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US7743085?ie=ISO-8859-1">US7743085</a></td>
<td valign="top" nowrap>Mar 15, 2005</td>
<td valign="top" nowrap>Jun 22, 2010</td>
<td valign="top">Tabula, Inc.</td>
<td class="rel_patent_title" valign="top">Configurable IC with large carry chains</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US7765249?ie=ISO-8859-1">US7765249</a></td>
<td valign="top" nowrap>Nov 7, 2005</td>
<td valign="top" nowrap>Jul 27, 2010</td>
<td valign="top">Tabula, Inc.</td>
<td class="rel_patent_title" valign="top">Use of hybrid interconnect/logic circuits for multiplication</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US7797497?ie=ISO-8859-1">US7797497</a></td>
<td valign="top" nowrap>Mar 8, 2006</td>
<td valign="top" nowrap>Sep 14, 2010</td>
<td valign="top">Tabula, Inc.</td>
<td class="rel_patent_title" valign="top">System and method for providing more logical memory ports than physical memory ports</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US7804730?ie=ISO-8859-1">US7804730</a></td>
<td valign="top" nowrap>May 7, 2007</td>
<td valign="top" nowrap>Sep 28, 2010</td>
<td valign="top">Tabula, Inc.</td>
<td class="rel_patent_title" valign="top">Method and apparatus for accessing contents of memory cells</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US7816944?ie=ISO-8859-1">US7816944</a></td>
<td valign="top" nowrap>Oct 28, 2007</td>
<td valign="top" nowrap>Oct 19, 2010</td>
<td valign="top">Tabula, Inc.</td>
<td class="rel_patent_title" valign="top">Variable width writing to a memory of an IC</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US7818361?ie=ISO-8859-1">US7818361</a></td>
<td valign="top" nowrap>Nov 7, 2005</td>
<td valign="top" nowrap>Oct 19, 2010</td>
<td valign="top">Tabula, Inc.</td>
<td class="rel_patent_title" valign="top">Method and apparatus for performing two's complement multiplication</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US7825684?ie=ISO-8859-1">US7825684</a></td>
<td valign="top" nowrap>Mar 15, 2005</td>
<td valign="top" nowrap>Nov 2, 2010</td>
<td valign="top">Tabula, Inc.</td>
<td class="rel_patent_title" valign="top">Variable width management for a memory of a configurable IC</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US7825685?ie=ISO-8859-1">US7825685</a></td>
<td valign="top" nowrap>Sep 8, 2008</td>
<td valign="top" nowrap>Nov 2, 2010</td>
<td valign="top">Tabula, Inc.</td>
<td class="rel_patent_title" valign="top">Configuration context switcher with a clocked storage element</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US7825687?ie=ISO-8859-1">US7825687</a></td>
<td valign="top" nowrap>Jul 6, 2009</td>
<td valign="top" nowrap>Nov 2, 2010</td>
<td valign="top">Tabula, Inc.</td>
<td class="rel_patent_title" valign="top">Storage elements for a configurable IC and method and apparatus for accessing data stored in the storage elements</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US7839166?ie=ISO-8859-1">US7839166</a></td>
<td valign="top" nowrap>Sep 17, 2007</td>
<td valign="top" nowrap>Nov 23, 2010</td>
<td valign="top">Tabula, Inc.</td>
<td class="rel_patent_title" valign="top">Configurable IC with logic resources with offset connections</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US7849434?ie=ISO-8859-1">US7849434</a></td>
<td valign="top" nowrap>Sep 9, 2007</td>
<td valign="top" nowrap>Dec 7, 2010</td>
<td valign="top">Tabula, Inc.</td>
<td class="rel_patent_title" valign="top">Method and apparatus for identifying connections between configurable nodes in a configurable integrated circuit</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US7870529?ie=ISO-8859-1">US7870529</a></td>
<td valign="top" nowrap>Aug 18, 2008</td>
<td valign="top" nowrap>Jan 11, 2011</td>
<td valign="top">Tabula, Inc.</td>
<td class="rel_patent_title" valign="top">Operational cycle assignment in a configurable IC</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US7870530?ie=ISO-8859-1">US7870530</a></td>
<td valign="top" nowrap>Aug 18, 2008</td>
<td valign="top" nowrap>Jan 11, 2011</td>
<td valign="top">Tabula, Inc.</td>
<td class="rel_patent_title" valign="top">Operational cycle assignment in a configurable IC</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US7872496?ie=ISO-8859-1">US7872496</a></td>
<td valign="top" nowrap>Aug 28, 2008</td>
<td valign="top" nowrap>Jan 18, 2011</td>
<td valign="top">Tabula, Inc.</td>
<td class="rel_patent_title" valign="top">Method of mapping a user design defined for a user design cycle to an IC with multiple sub-cycle reconfigurable circuits</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US7898291?ie=ISO-8859-1">US7898291</a></td>
<td valign="top" nowrap>Aug 3, 2009</td>
<td valign="top" nowrap>Mar 1, 2011</td>
<td valign="top">Tabula, Inc.</td>
<td class="rel_patent_title" valign="top">Operational time extension</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US7917559?ie=ISO-8859-1">US7917559</a></td>
<td valign="top" nowrap>Mar 15, 2005</td>
<td valign="top" nowrap>Mar 29, 2011</td>
<td valign="top">Tabula, Inc.</td>
<td class="rel_patent_title" valign="top">Configurable IC's with configurable logic circuits that perform adder and/or subtractor operations</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US7928761?ie=ISO-8859-1">US7928761</a></td>
<td valign="top" nowrap>Sep 8, 2008</td>
<td valign="top" nowrap>Apr 19, 2011</td>
<td valign="top">Tabula, Inc.</td>
<td class="rel_patent_title" valign="top">Configuration context switcher with a latch</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US7930666?ie=ISO-8859-1">US7930666</a></td>
<td valign="top" nowrap>Dec 12, 2006</td>
<td valign="top" nowrap>Apr 19, 2011</td>
<td valign="top">Tabula, Inc.</td>
<td class="rel_patent_title" valign="top">System and method of providing a memory hierarchy</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US7932742?ie=ISO-8859-1">US7932742</a></td>
<td valign="top" nowrap>Nov 19, 2007</td>
<td valign="top" nowrap>Apr 26, 2011</td>
<td valign="top">Tabula, Inc.</td>
<td class="rel_patent_title" valign="top">Configurable IC with interconnect circuits that have select lines driven by user signals</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US7948266?ie=ISO-8859-1">US7948266</a></td>
<td valign="top" nowrap>Jan 11, 2010</td>
<td valign="top" nowrap>May 24, 2011</td>
<td valign="top">Tabula, Inc.</td>
<td class="rel_patent_title" valign="top">Non-sequentially configurable IC</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US7962705?ie=ISO-8859-1">US7962705</a></td>
<td valign="top" nowrap>Mar 22, 2010</td>
<td valign="top" nowrap>Jun 14, 2011</td>
<td valign="top">Tabula, Inc.</td>
<td class="rel_patent_title" valign="top">System and method for providing a virtual memory architecture narrower and deeper than a physical memory architecture</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US7971172?ie=ISO-8859-1">US7971172</a></td>
<td valign="top" nowrap>Mar 17, 2008</td>
<td valign="top" nowrap>Jun 28, 2011</td>
<td valign="top">Tabula, Inc.</td>
<td class="rel_patent_title" valign="top">IC that efficiently replicates a function to save logic and routing resources</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US7991940?ie=ISO-8859-1">US7991940</a></td>
<td valign="top" nowrap>Jul 25, 2005</td>
<td valign="top" nowrap>Aug 2, 2011</td>
<td valign="top">Surf Communication Solutions Ltd.</td>
<td class="rel_patent_title" valign="top">Communication processor board</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US7994817?ie=ISO-8859-1">US7994817</a></td>
<td valign="top" nowrap>May 3, 2010</td>
<td valign="top" nowrap>Aug 9, 2011</td>
<td valign="top">Tabula, Inc.</td>
<td class="rel_patent_title" valign="top">Configurable integrated circuit with built-in turns</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US8089300?ie=ISO-8859-1">US8089300</a></td>
<td valign="top" nowrap>Feb 8, 2010</td>
<td valign="top" nowrap>Jan 3, 2012</td>
<td valign="top">Tabula, Inc.</td>
<td class="rel_patent_title" valign="top">Users registers implemented with routing circuits in a configurable IC</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US8093922?ie=ISO-8859-1">US8093922</a></td>
<td valign="top" nowrap>Apr 6, 2009</td>
<td valign="top" nowrap>Jan 10, 2012</td>
<td valign="top">Tabula, Inc.</td>
<td class="rel_patent_title" valign="top">Configurable IC having a routing fabric with storage elements</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US8112468?ie=ISO-8859-1">US8112468</a></td>
<td valign="top" nowrap>May 25, 2007</td>
<td valign="top" nowrap>Feb 7, 2012</td>
<td valign="top">Tabula, Inc.</td>
<td class="rel_patent_title" valign="top">Method and apparatus for performing an operation with a plurality of sub-operations in a configurable IC</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US8138789?ie=ISO-8859-1">US8138789</a></td>
<td valign="top" nowrap>Oct 4, 2010</td>
<td valign="top" nowrap>Mar 20, 2012</td>
<td valign="top">Tabula, Inc.</td>
<td class="rel_patent_title" valign="top">Configuration context switcher with a clocked storage element</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US8159264?ie=ISO-8859-1">US8159264</a></td>
<td valign="top" nowrap>Oct 8, 2010</td>
<td valign="top" nowrap>Apr 17, 2012</td>
<td valign="top">Tabula, Inc.</td>
<td class="rel_patent_title" valign="top">Storage elements for a configurable IC and method and apparatus for accessing data stored in the storage elements</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US8166435?ie=ISO-8859-1">US8166435</a></td>
<td valign="top" nowrap>Jun 26, 2008</td>
<td valign="top" nowrap>Apr 24, 2012</td>
<td valign="top">Tabula, Inc.</td>
<td class="rel_patent_title" valign="top">Timing operations in an IC with configurable circuits</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US8183882?ie=ISO-8859-1">US8183882</a></td>
<td valign="top" nowrap>Dec 21, 2009</td>
<td valign="top" nowrap>May 22, 2012</td>
<td valign="top">Tabula, Inc.</td>
<td class="rel_patent_title" valign="top">Reconfigurable IC that has sections running at different reconfiguration rates</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US8193830?ie=ISO-8859-1">US8193830</a></td>
<td valign="top" nowrap>Dec 10, 2010</td>
<td valign="top" nowrap>Jun 5, 2012</td>
<td valign="top">Tabula, Inc.</td>
<td class="rel_patent_title" valign="top">Configurable circuits, IC's, and systems</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US8230182?ie=ISO-8859-1">US8230182</a></td>
<td valign="top" nowrap>Sep 13, 2010</td>
<td valign="top" nowrap>Jul 24, 2012</td>
<td valign="top">Tabula, Inc.</td>
<td class="rel_patent_title" valign="top">System and method for providing more logical memory ports than physical memory ports</td>
</tr>
</table></div></div>
</div>
<div class="vertical_module_list_row">
<h3 class="about_title">
<a name="patent_claims_anchor"></a>Claims</h3>
<div id="patent_claims" class="about_content"><div id="patent_claims_v">
<p>1. An application specific integrated circuit (ASIC) comprising:</p>
<p></p>
<dl>
<dd style="margin-left:1em;">a standard cell, the standard cell including a plurality of logic functions; and</dd>
<dd style="margin-left:1em;">at least one FPGA interconnect coupled to the plurality of functions, wherein the at least one FPGA interconnect can be configured to select one of the plurality of logic functions, wherein the at least one FPGA interconnect can be utilized to correct a wiring error on a printed circuit board by reconfiguring connections through the at least one FPGA interconnect.</dd>
</dl>
<p>2. The ASIC of claim 1 wherein the one logic function is coupled to a plurality of I/O pins by the at least one configured FPGA interconnect.</p>
<p>3. The ASIC of claim 1 wherein the one logic function is coupled to an internal bus via the at least one configured FPGA interconnect.</p>
<p>4. An application specific integrated circuit (ASIC) comprising:</p>
<p></p>
<dl>
<dd style="margin-left:1em;">a standard cell, the standard cell including a plurality of logic functions;</dd>
<dd style="margin-left:1em;">a plurality of input output (I/O) pins; and</dd>
<dd style="margin-left:1em;">at least one field programmable gate array (FPGA) interconnect coupled to the plurality of I/O pins and the plurality of logic functions, wherein the at least one FPGA interconnect can be configured to select one of the plurality of logic functions utilizing field programming techniques, wherein the at least one FPGA interconnect can be utilized to correct a wiring error on a printed circuit board by reconfiguring connections through the at least one FPGA interconnect.</dd>
</dl>
<p>5. The ASIC of claim 4 wherein the one logic function is coupled to an internal bus via the at least one configured FPGA interconnect.</p>
<p>6. An application specific integrated circuit (ASIC) comprising:</p>
<p></p>
<dl>
<dd style="margin-left:1em;">a standard cell, the standard cell including a plurality of logic functions;</dd>
<dd style="margin-left:1em;">at least one internal bus; and</dd>
<dd style="margin-left:1em;">at least one field programmable gate array (FPGA) interconnect coupled to at least one internal bus and the plurality of logic functions, wherein the at least one FPGA interconnect can be configured to select one of the plurality of logic functions utilizing field programming techniques, wherein the at least one FPGA interconnect can be utilized to correct a wiring error on a printed circuit board by reconfiguring connections through the at least one FPGA interconnect.</dd>
</dl>
<p>7. The ASIC of claim 6 wherein the one logic function is coupled to a plurality of I/O pins by the at least one configured FPGA interconnect.</p>
<p>8. An application specific integrated circuit (ASIC) comprising:</p>
<p></p>
<dl>
<dd style="margin-left:1em;">a standard cell, the standard cell including a plurality of logic functions;</dd>
<dd style="margin-left:1em;">at least one bus coupled to the plurality of functions;</dd>
<dd style="margin-left:1em;">a plurality of I/O pins; and</dd>
<dd style="margin-left:1em;">at least one FPGA interconnect coupled between the at least one bus and the plurality of I/O pins, wherein the at least one FPGA interconnect can be utilized to correct a wiring error on a printed circuit board by reconfiguring connections through the at least one FPGA interconnect.</dd>
</dl>
<p>9. The ASIC of claim 8 wherein the wiring error is a reversed bit order wiring error.</p>
<p>10. An application specific integrated circuit (ASIC) comprising:</p>
<p></p>
<dl>
<dd style="margin-left:1em;">a plurality of I/O pins;</dd>
<dd style="margin-left:1em;">a plurality of first logic functions provided as part of a standard cell;</dd>
<dd style="margin-left:1em;">a first field programmable gate array (FPGA) interconnect coupled between the plurality of I/O pins and the plurality of first logic function, wherein the first FPGA interconnect can be configured to select at least one of the plurality of first logic functions, wherein the first FPGA interconnect can be utilized to correct a wiring error on a printed circuit board by reconfiguring connections through the first FPGA interconnect;</dd>
<dd style="margin-left:1em;">a bus coupled to the plurality of first logic functions; and</dd>
<dd style="margin-left:1em;">a second FPGA interconnect coupled between the bus and the plurality of first logic functions, wherein the second FPGA interconnect is configured to connect to one of the plurality of first logic functions to the bus.</dd>
</dl>
<p>11. The ASIC of claim 10 which includes a plurality of second logic functions coupled to the bus.</p>
</div></div>
</div>
<div class="vertical_module_list_row">
<h3 class="about_title">
<a name="selected_pages_anchor"></a>Drawings</h3>
<div id="selected_pages" class="about_content"><div id="selected_pages_v">
<div class="selectedpagesthumbnail">
<a href="http://www.google.com/patents?id=vmgRAAAAEBAJ&amp;pg=PA2&amp;ie=ISO-8859-1&amp;source=gbs_selected_pages&amp;cad=4"><img src="http://bks8.books.google.com/patents?id=vmgRAAAAEBAJ&amp;pg=PA2&amp;img=1&amp;zoom=1&amp;sig=ACfU3U3bgEoS8BVqN3MbXgIMN_P8aM9jqg" alt="Drawings" title="Drawings" height="160" border="1"></a><br><a class="primary" href="http://www.google.com/patents?id=vmgRAAAAEBAJ&amp;pg=PA2&amp;ie=ISO-8859-1&amp;source=gbs_selected_pages&amp;cad=4">Drawings</a>
</div>
<div class="selectedpagesthumbnail">
<a href="http://www.google.com/patents?id=vmgRAAAAEBAJ&amp;pg=PA3&amp;ie=ISO-8859-1&amp;source=gbs_selected_pages&amp;cad=4"><img src="http://bks8.books.google.com/patents?id=vmgRAAAAEBAJ&amp;pg=PA3&amp;img=1&amp;zoom=1&amp;sig=ACfU3U3rPU3a300lWhtWBROn4qGb9WWy8w" alt="Drawings" title="Drawings" height="160" border="1"></a><br><a class="primary" href="http://www.google.com/patents?id=vmgRAAAAEBAJ&amp;pg=PA3&amp;ie=ISO-8859-1&amp;source=gbs_selected_pages&amp;cad=4">Drawings</a>
</div>
<div class="selectedpagesthumbnail">
<a href="http://www.google.com/patents?id=vmgRAAAAEBAJ&amp;pg=PA4&amp;ie=ISO-8859-1&amp;source=gbs_selected_pages&amp;cad=4"><img src="http://bks8.books.google.com/patents?id=vmgRAAAAEBAJ&amp;pg=PA4&amp;img=1&amp;zoom=1&amp;sig=ACfU3U0dnRSI2u8w5cV5S4ekeKp2A7Ddmw" alt="Drawings" title="Drawings" height="160" border="1"></a><br><a class="primary" href="http://www.google.com/patents?id=vmgRAAAAEBAJ&amp;pg=PA4&amp;ie=ISO-8859-1&amp;source=gbs_selected_pages&amp;cad=4">Drawings</a>
</div>
<div style="clear:both;"></div>
</div></div>
</div>
</td>
</tr></table>
<script type="text/javascript">_OC_addFlags({LockSrc:"/books/javascript/lock_173f3eb08751494e5351928575aaa593.js", IsWebstoreDisplayCaseEnabled:1, IsObfuscationEnabled:1, IsBrowsingHistoryEnabled:1, IsGeoLayerEnabled:1, IsCopyMenuItemEnabled:1, IsGiftingEnabled:0, IsOfflineBubbleEnabled:1, IsReaderEnabledForPlayRequests:1, IsFutureOnSaleVolumesEnabled:1, IsBooksUnifiedLeftNavEnabled:1, IsZipitFolderCollectionEnabled:1, IsEndOfSampleRecommendationsEnabled:0, IsRatingsOnBookcardsEnabled:1, IsEmbeddedMediaEnabled:1, IsImageModeAnnotationsEnabled:1, IsMyLibraryGooglePlusEnabled:1, IsBookcardListPriceSmall:0, IsInternalUser:0, IsBooksShareButtonEnabled:0, IsPreOrdersEnabled:0, IsDisabledRandomBookshelves:0, WebstoreDisplayCasePosition:3});_OC_addMsgs();_OC_Run({"enable_p13n":false,"add_vol_to_collection_base_url":"http://www.google.com/patents?op=add\u0026ie=ISO-8859-1\u0026sig=ACfU3U1QVMscRDvcwokoUAN8MQD-9_cQ8w\u0026id=vmgRAAAAEBAJ","remove_vol_from_collection_base_url":"http://www.google.com/patents?op=remove\u0026ie=ISO-8859-1\u0026sig=ACfU3U1dbL1xdX0TfhB8IXeD5DCEa_dvNw\u0026id=vmgRAAAAEBAJ","logged_in":false,"p13n_save_user_settings_url":"http://www.google.com/patents?op=edit_user_settings\u0026ie=ISO-8859-1\u0026sig=ACfU3U3GEimrpQ4UbcBrkTylxF2oMnjpog","is_cobrand":false,"sign_in_url":"https://www.google.com/accounts/Login?service=\u0026continue=http://www.google.com/patents%3Fhl%3Den\u0026hl=en","is_play_enabled":true}, {"volume_id":"","is_ebook":true,"volumeresult":{"has_flowing_text":false,"has_scanned_text":true,"can_download_pdf":false,"can_download_epub":false,"is_pdf_drm_enabled":false,"is_epub_drm_enabled":false,"download_pdf_url":"http://www.google.com/patents/download/6806730_Method_and_system_for_use_of_an.pdf?id=vmgRAAAAEBAJ\u0026ie=ISO-8859-1\u0026output=pdf\u0026sig=ACfU3U0qpO2CfIMKlTY-a00axq4DDJNOfw"},"sample_url":"http://www.google.com/patents/reader?id=vmgRAAAAEBAJ\u0026ie=ISO-8859-1\u0026printsec=frontcover\u0026output=reader\u0026source=gbs_atb_hover","is_browsable":true,"is_public_domain":true}, {});</script><div id="footer_table" style="font-size:83%;text-align:center;position:relative;top:20px;height:4.5em;margin-top:2em">
<div style="margin-bottom:8px">
<a href="http://www.google.com/"><nobr>Google&nbsp;Home</nobr></a> - <a href="//www.google.com/patents/sitemap/"><nobr>Sitemap</nobr></a> - <a href="http://www.google.com/googlebooks/uspto.html"><nobr>USPTO Bulk Downloads</nobr></a> - <a href="/intl/en/privacy/"><nobr>Privacy Policy</nobr></a> - <a href="/intl/en/policies/terms/"><nobr>Terms of Service</nobr></a> - <a href="//support.google.com/contact/bin/answer.py?hl=en&amp;answer=2539193"><nobr>About Google Patents</nobr></a> - <a href="http://www.google.com/tools/feedback/intl/en/error.html" onclick="try{_OC_startFeedback({productId: '72792',locale: 'en'});return false;}catch(e){}"><nobr>Send Feedback</nobr></a>
</div>
<span>&copy;2012 Google</span>
</div> <script type="text/javascript">var gaJsHost = (("https:" == document.location.protocol) ? "https://ssl." : "http://www.");document.write(unescape("%3Cscript src='" + gaJsHost + "google-analytics.com/ga.js' type='text/javascript'%3E%3C/script%3E"));</script><script type="text/javascript">var pageTracker = _gat._getTracker("UA-27188110-1");pageTracker._setCookiePath("/patents/");pageTracker._trackPageview();</script>
</body>
</html>
