Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.15 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.15 secs
 
--> Reading design: PS2.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "PS2.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "PS2"
Output Format                      : NGC
Target Device                      : xc3s400-5-pq208

---- Source Options
Top Module Name                    : PS2
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 8
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "D:/FPGA/Final_Project_9627473/Final_project_9627473/ps2.vhd" in Library work.
Architecture behavioral of Entity ps2 is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <PS2> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <PS2> in library <work> (Architecture <behavioral>).
WARNING:Xst:819 - "D:/FPGA/Final_Project_9627473/Final_project_9627473/ps2.vhd" line 46: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <i>, <d>, <p>
Entity <PS2> analyzed. Unit <PS2> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <PS2>.
    Related source file is "D:/FPGA/Final_Project_9627473/Final_project_9627473/ps2.vhd".
WARNING:Xst:646 - Signal <d<10>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <d<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:737 - Found 1-bit latch for signal <new_code>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 8-bit latch for signal <code>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 9-bit tristate buffer for signal <d<9:1>>.
    Found 4-bit up counter for signal <i>.
    Found 1-bit register for signal <Mtridata_d<1>> created at line 58.
    Found 1-bit register for signal <Mtridata_d<2>> created at line 58.
    Found 1-bit register for signal <Mtridata_d<3>> created at line 58.
    Found 1-bit register for signal <Mtridata_d<4>> created at line 58.
    Found 1-bit register for signal <Mtridata_d<5>> created at line 58.
    Found 1-bit register for signal <Mtridata_d<6>> created at line 58.
    Found 1-bit register for signal <Mtridata_d<7>> created at line 58.
    Found 1-bit register for signal <Mtridata_d<8>> created at line 58.
    Found 1-bit register for signal <Mtridata_d<9>> created at line 58.
    Found 1-bit xor9 for signal <new_code$xor0000> created at line 53.
    Summary:
	inferred   1 Counter(s).
	inferred   9 D-type flip-flop(s).
	inferred   1 Xor(s).
	inferred   9 Tristate(s).
Unit <PS2> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                                             : 1
 4-bit up counter                                      : 1
# Registers                                            : 9
 1-bit register                                        : 9
# Latches                                              : 2
 1-bit latch                                           : 1
 8-bit latch                                           : 1
# Tristates                                            : 9
 1-bit tristate buffer                                 : 9
# Xors                                                 : 1
 1-bit xor9                                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 1
 4-bit up counter                                      : 1
# Registers                                            : 9
 Flip-Flops                                            : 9
# Latches                                              : 2
 1-bit latch                                           : 1
 8-bit latch                                           : 1
# Xors                                                 : 1
 1-bit xor9                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:2042 - Unit PS2: 9 internal tristates are replaced by logic (pull-up yes): d<1>, d<2>, d<3>, d<4>, d<5>, d<6>, d<7>, d<8>, d<9>.

Optimizing unit <PS2> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block PS2, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 13
 Flip-Flops                                            : 13

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : PS2.ngr
Top Level Output File Name         : PS2
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 11

Cell Usage :
# BELS                             : 30
#      INV                         : 2
#      LUT2                        : 11
#      LUT3                        : 2
#      LUT4                        : 14
#      VCC                         : 1
# FlipFlops/Latches                : 22
#      FDC                         : 4
#      FDE_1                       : 9
#      LDC_1                       : 1
#      LDE                         : 8
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 10
#      IBUF                        : 1
#      OBUF                        : 9
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s400pq208-5 

 Number of Slices:                       15  out of   3584     0%  
 Number of Slice Flip Flops:             13  out of   7168     0%  
 Number of 4 input LUTs:                 29  out of   7168     0%  
 Number of IOs:                          11
 Number of bonded IOBs:                  11  out of    141     7%  
    IOB Flip Flops:                       9
 Number of GCLKs:                         1  out of      8    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------------------+------------------------+-------+
Clock Signal                                   | Clock buffer(FF name)  | Load  |
-----------------------------------------------+------------------------+-------+
clk25                                          | BUFGP                  | 13    |
new_code_not0002(new_code_not00021:O)          | NONE(*)(new_code)      | 1     |
d<1>_Mtridata_d<1>_not0000_inv(i_cmp_eq00001:O)| NONE(*)(code_0)        | 8     |
-----------------------------------------------+------------------------+-------+
(*) These 2 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
---------------------------------------------------------+------------------------+-------+
Control Signal                                           | Buffer(FF name)        | Load  |
---------------------------------------------------------+------------------------+-------+
d<1>_Mtridata_d<1>_not0000_inv(i_cmp_eq00001:O)          | NONE(i_0)              | 4     |
d<1>_Mtridata_d<1>_not0000(d<1>_Mtridata_d<1>_not00001:O)| NONE(new_code)         | 1     |
---------------------------------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 3.555ns (Maximum Frequency: 281.282MHz)
   Minimum input arrival time before clock: 1.846ns
   Maximum output required time after clock: 6.141ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk25'
  Clock period: 3.555ns (frequency: 281.282MHz)
  Total number of paths / destination ports: 46 / 13
-------------------------------------------------------------------------
Delay:               3.555ns (Levels of Logic = 1)
  Source:            i_3 (FF)
  Destination:       Mtridata_d<2> (FF)
  Source Clock:      clk25 falling
  Destination Clock: clk25 falling

  Data Path: i_3 to Mtridata_d<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             12   0.626   1.245  i_3 (i_3)
     LUT4:I0->O            1   0.479   0.681  Mtridata_d<9>_cmp_eq00001 (Mtridata_d<9>_cmp_eq0000)
     FDE_1:CE                  0.524          Mtridata_d<9>
    ----------------------------------------
    Total                      3.555ns (1.629ns logic, 1.926ns route)
                                       (45.8% logic, 54.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk25'
  Total number of paths / destination ports: 9 / 9
-------------------------------------------------------------------------
Offset:              1.846ns (Levels of Logic = 1)
  Source:            data (PAD)
  Destination:       Mtridata_d<2> (FF)
  Destination Clock: clk25 falling

  Data Path: data to Mtridata_d<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             9   0.715   0.955  data_IBUF (data_IBUF)
     FDE_1:D                   0.176          Mtridata_d<2>
    ----------------------------------------
    Total                      1.846ns (0.891ns logic, 0.955ns route)
                                       (48.3% logic, 51.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'new_code_not0002'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              6.141ns (Levels of Logic = 1)
  Source:            new_code (LATCH)
  Destination:       new_code (PAD)
  Source Clock:      new_code_not0002 rising

  Data Path: new_code to new_code
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC_1:G->Q            1   0.551   0.681  new_code (new_code_OBUF)
     OBUF:I->O                 4.909          new_code_OBUF (new_code)
    ----------------------------------------
    Total                      6.141ns (5.460ns logic, 0.681ns route)
                                       (88.9% logic, 11.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'd<1>_Mtridata_d<1>_not0000_inv'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              6.141ns (Levels of Logic = 1)
  Source:            code_7 (LATCH)
  Destination:       code<7> (PAD)
  Source Clock:      d<1>_Mtridata_d<1>_not0000_inv falling

  Data Path: code_7 to code<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              1   0.551   0.681  code_7 (code_7)
     OBUF:I->O                 4.909          code_7_OBUF (code<7>)
    ----------------------------------------
    Total                      6.141ns (5.460ns logic, 0.681ns route)
                                       (88.9% logic, 11.1% route)

=========================================================================


Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 5.00 secs
 
--> 

Total memory usage is 4513464 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    6 (   0 filtered)
Number of infos    :    1 (   0 filtered)

