hice los cambios que me comentaste:


library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
use ieee.std_logic_arith.all;
use ieee.std_logic_unsigned.all;

entity principal is
	port ( clk1,reset1: in std_logic;
			R1,G1,B1: out std_logic_vector(2 downto 0);
			hsync1, vsync1: out std_logic);
end entity principal;


architecture behavioral of principal is

signal font_word_in : std_logic_vector(7 downto 0);

		component font_test_gen is
		port(
				clk: in std_logic;
				video_on: in std_logic;
				font_word_in: in std_logic_vector(7 downto 0);
				rom_addr: out std_logic_vector (10 downto 0);
				pixel_x, pixel_y: std_logic_vector(9 downto 0);
				r: out std_logic_vector(2 downto 0);
				g: out std_logic_vector(2 downto 0);
				b: out std_logic_vector(2 downto 0)
		);
		end component;

		component vga_sync is
		port(
			clk, reset: in std_logic;
			hsync, vsync: out std_logic;
			video_on, p_tick: out std_logic;
			pixel_x, pixel_y: out std_logic_vector (9 downto 0)
			);
		end component;

		component font_rom is
		port(
			clk: in std_logic;
			addr: in std_logic_vector(10 downto 0);
			data: out std_logic_vector(7 downto 0)
		);
		end component;

		signal video_on2: std_logic;
		signal rom_addr1: std_logic_vector (10 downto 0);
      	signal video_on1, p_tick1: std_logic;
      	signal pixel_x1, pixel_y1: std_logic_vector (9 downto 0);
      	signal data1: std_logic_vector(7 downto 0);
		signal r_reg,g_reg,b_reg,r_next,g_next,b_next: std_logic_vector(2 downto 0);
		
		
--Asignacion de Pines
	attribute chip_pin : string;
	attribute chip_pin of clk1			    : signal is "P11";	
	attribute chip_pin of R1		 		 : signal is "Y1,Y2,v1,AA1";	
 	attribute chip_pin of G1		 	 	 : signal is "R1,R2,T2,W1";
	attribute chip_pin of B1		 		 : signal is "N2,P4,T1,P1";
	attribute chip_pin of hsync1		 	 : signal is "N3";
	attribute chip_pin of vsync1		 	 : signal is "N1";
	attribute chip_pin of reset1			 : signal is "B8";


begin
	font_word_in <= "x49" when (unsigned(pixel_y(9 downto 6)) <= 1) else 
	"x53" when (unsigned(pixel_y(9 downto 6)) <= 2) else
	"x52" when (unsigned(pixel_y(9 downto 6)) <= 3) else 
	"x41" when (unsigned(pixel_y(9 downto 6)) <= 4) else
	"x4d" when (unsigned(pixel_y(9 downto 6)) <= 5) else 
	"x45" when (unsigned(pixel_y(9 downto 6)) <= 6) else
	"x4a" when (unsigned(pixel_y(9 downto 6)) <= 7) else
	"x49" when (unsigned(pixel_y(9 downto 6)) <= 8) else
	"x41";
	
	N1: font_rom 		port map (clk1,
										 rom_addr1,
										 data1);
	
	N2: vga_sync 		port map (clk1,
										 reset1,
										 hsync1,
										 vsync1,
										 video_on1,
										 p_tick1,
										 pixel_x1,
										 pixel_y1);
	
	N3: font_test_gen port map (clk1,
										 video_on1,
										 data1,
										 rom_addr1,
										 pixel_x1,
										 pixel_y1,
										 r_next,
										 g_next,
										 b_next);
	
	process (clk1)
	begin 
		if rising_edge(clk1) then
		if p_tick1 = '1' then
			r_reg <= r_next;
			g_reg <= g_next;
			b_reg <= b_next;
		end if;
		end if;
	end process;
	
	R1 <= r_reg;
	G1 <= g_reg;
	B1 <= b_reg;
	
end behavioral;













Y me lanzo el siguiente error quartus:
Error (10315): VHDL syntax error at principal.vhd(76): object with std_logic type cannot contain character 'x'
Error (10621): VHDL Use Clause error at principal.vhd(75): more than one Use Clause imports a declaration of simple name "unsigned" -- none of the declarations are directly visible
Error (10784): HDL error at syn_arit.vhd(26): see declaration for object "unsigned"
Error (10609): VHDL error at numeric_std_vhdl1993.vhd(65): another match for "unsigned"
Error (10482): VHDL error at principal.vhd(75): object "pixel_y" is used but not declared
Error (10411): VHDL Type Conversion error at principal.vhd(75): can't determine type of object or expression near text or symbol "UNSIGNED"
Error (10315): VHDL syntax error at principal.vhd(75): object with std_logic type cannot contain character 'x'
Error (10621): VHDL Use Clause error at principal.vhd(74): more than one Use Clause imports a declaration of simple name "unsigned" -- none of the declarations are directly visible
Error (10482): VHDL error at principal.vhd(74): object "pixel_y" is used but not declared
Error (10411): VHDL Type Conversion error at principal.vhd(74): can't determine type of object or expression near text or symbol "UNSIGNED"
Error (10315): VHDL syntax error at principal.vhd(74): object with std_logic type cannot contain character 'x'
Error (10621): VHDL Use Clause error at principal.vhd(73): more than one Use Clause imports a declaration of simple name "unsigned" -- none of the declarations are directly visible
Error (10482): VHDL error at principal.vhd(73): object "pixel_y" is used but not declared
Error (10411): VHDL Type Conversion error at principal.vhd(73): can't determine type of object or expression near text or symbol "UNSIGNED"
Error (10315): VHDL syntax error at principal.vhd(73): object with std_logic type cannot contain character 'x'
Error (10621): VHDL Use Clause error at principal.vhd(72): more than one Use Clause imports a declaration of simple name "unsigned" -- none of the declarations are directly visible
Error (10482): VHDL error at principal.vhd(72): object "pixel_y" is used but not declared
Error (10411): VHDL Type Conversion error at principal.vhd(72): can't determine type of object or expression near text or symbol "UNSIGNED"
Error (10315): VHDL syntax error at principal.vhd(72): object with std_logic type cannot contain character 'x'
Error: Quartus Prime Analysis & Synthesis was unsuccessful. 19 errors, 1 warning
	Error: Peak virtual memory: 4774 megabytes
	Error: Processing ended: Fri Dec 08 04:39:46 2023
	Error: Elapsed time: 00:00:22
	Error: Total CPU time (on all processors): 00:00:37
Error (293001): Quartus Prime Full Compilation was unsuccessful. 21 errors, 1 warning
