#! /usr/bin/vvp
:ivl_version "0.9.7 " "(v0_9_7)";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0xc56b50 .scope module, "ALU" "ALU" 2 42;
 .timescale 0 0;
L_0xf9ab70 .functor NOT 1, L_0xf49c00, C4<0>, C4<0>, C4<0>;
v0xe687b0_0 .net *"_s225", 0 0, L_0xf49c00; 1 drivers
v0xe68850_0 .net "carryout", 0 0, L_0xfa2010; 1 drivers
v0xecf390_0 .net "carryout_s", 0 0, L_0xfa7fe0; 1 drivers
v0xecf410_0 .net "command", 2 0, C4<zzz>; 0 drivers
RS_0x7fe8512803f8/0/0 .resolv tri, L_0xef3570, L_0xef9120, L_0xefee10, L_0xf04b60;
RS_0x7fe8512803f8/0/4 .resolv tri, L_0xf0a7c0, L_0xf0a9c0, L_0xf15a50, L_0xf15ca0;
RS_0x7fe8512803f8/0/8 .resolv tri, L_0xf214f0, L_0xf21590, L_0xf2d100, L_0xf2d1a0;
RS_0x7fe8512803f8/0/12 .resolv tri, L_0xf382e0, L_0xf38380, L_0xf43b20, L_0xf43bc0;
RS_0x7fe8512803f8/0/16 .resolv tri, L_0xf4f490, L_0xf4f530, L_0xf5aaf0, L_0xf5ab90;
RS_0x7fe8512803f8/0/20 .resolv tri, L_0xf66290, L_0xf66330, L_0xf71a80, L_0xf71b20;
RS_0x7fe8512803f8/0/24 .resolv tri, L_0xf7dd00, L_0xf7dda0, L_0xf89290, L_0xf89330;
RS_0x7fe8512803f8/0/28 .resolv tri, L_0xf948b0, L_0xf94950, L_0xfa05f0, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>;
RS_0x7fe8512803f8/1/0 .resolv tri, RS_0x7fe8512803f8/0/0, RS_0x7fe8512803f8/0/4, RS_0x7fe8512803f8/0/8, RS_0x7fe8512803f8/0/12;
RS_0x7fe8512803f8/1/4 .resolv tri, RS_0x7fe8512803f8/0/16, RS_0x7fe8512803f8/0/20, RS_0x7fe8512803f8/0/24, RS_0x7fe8512803f8/0/28;
RS_0x7fe8512803f8 .resolv tri, RS_0x7fe8512803f8/1/0, RS_0x7fe8512803f8/1/4, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>;
v0xecf490_0 .net8 "int_carryout", 30 0, RS_0x7fe8512803f8; 31 drivers
v0xecf510_0 .net "invertB", 0 0, v0xecee80_0; 1 drivers
v0xecf590_0 .net "muxIndex", 2 0, v0xecef00_0; 1 drivers
v0xecf610_0 .net "operandA", 31 0, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; 0 drivers
v0xecf690_0 .net "operandB", 31 0, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; 0 drivers
v0xecf710_0 .net "othercontrolsignal", 0 0, v0xe68730_0; 1 drivers
v0xecf790_0 .net "overflow", 0 0, L_0xfa7240; 1 drivers
RS_0x7fe851280488/0/0 .resolv tri, L_0xef3440, L_0xef8fb0, L_0xefece0, L_0xf04910;
RS_0x7fe851280488/0/4 .resolv tri, L_0xf0a690, L_0xf102a0, L_0xf15920, L_0xf1b510;
RS_0x7fe851280488/0/8 .resolv tri, L_0xf213c0, L_0xf26ff0, L_0xecf220, L_0xf32640;
RS_0x7fe851280488/0/12 .resolv tri, L_0xf381b0, L_0xf3de00, L_0xf439f0, L_0xf49640;
RS_0x7fe851280488/0/16 .resolv tri, L_0xf4f360, L_0xf54e70, L_0xf5a9c0, L_0xf54dd0;
RS_0x7fe851280488/0/20 .resolv tri, L_0xf66160, L_0xf60580, L_0xf71950, L_0xf6bd30;
RS_0x7fe851280488/0/24 .resolv tri, L_0xf7dbd0, L_0xf77ff0, L_0xf89160, L_0xf837a0;
RS_0x7fe851280488/0/28 .resolv tri, L_0xf94780, L_0xf8ec60, L_0xf2cb70, L_0xfa9a50;
RS_0x7fe851280488/1/0 .resolv tri, RS_0x7fe851280488/0/0, RS_0x7fe851280488/0/4, RS_0x7fe851280488/0/8, RS_0x7fe851280488/0/12;
RS_0x7fe851280488/1/4 .resolv tri, RS_0x7fe851280488/0/16, RS_0x7fe851280488/0/20, RS_0x7fe851280488/0/24, RS_0x7fe851280488/0/28;
RS_0x7fe851280488 .resolv tri, RS_0x7fe851280488/1/0, RS_0x7fe851280488/1/4, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>;
v0xecf810_0 .net8 "result", 31 0, RS_0x7fe851280488; 32 drivers
v0xecf890_0 .net "resultFirst", 0 0, L_0xfa0180; 1 drivers
v0xecf9a0_0 .net "sltValue", 0 0, L_0xfa9110; 1 drivers
v0xecfaa0_0 .net "sub_b", 0 0, L_0xf9ab70; 1 drivers
v0xecfb20_0 .net "sub_sumleft", 0 0, L_0xfa78b0; 1 drivers
v0xecfa20_0 .net "zero", 0 0, C4<z>; 0 drivers
L_0xef3440 .part/pv L_0xef2fb0, 1, 1, 32;
L_0xef3570 .part/pv L_0xeef550, 1, 1, 31;
L_0xef3610 .part C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, 1, 1;
L_0xef36b0 .part C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, 1, 1;
L_0xef3750 .part RS_0x7fe8512803f8, 0, 1;
L_0xef8fb0 .part/pv L_0xef8b40, 2, 1, 32;
L_0xef9120 .part/pv L_0xef5050, 2, 1, 31;
L_0xef91c0 .part C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, 2, 1;
L_0xef9260 .part C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, 2, 1;
L_0xef9350 .part RS_0x7fe8512803f8, 1, 1;
L_0xefece0 .part/pv L_0xefe870, 3, 1, 32;
L_0xefee10 .part/pv L_0xefad80, 3, 1, 31;
L_0xefef20 .part C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, 3, 1;
L_0xefefc0 .part C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, 3, 1;
L_0xeff0e0 .part RS_0x7fe8512803f8, 2, 1;
L_0xf04910 .part/pv L_0xf044a0, 4, 1, 32;
L_0xf04b60 .part/pv L_0xf009b0, 4, 1, 31;
L_0xf04c00 .part C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, 4, 1;
L_0xf04dd0 .part C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, 4, 1;
L_0xf04e70 .part RS_0x7fe8512803f8, 3, 1;
L_0xf0a690 .part/pv L_0xf0a220, 5, 1, 32;
L_0xf0a7c0 .part/pv L_0xf06730, 5, 1, 31;
L_0xf05020 .part C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, 5, 1;
L_0xf0a920 .part C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, 5, 1;
L_0xf0a860 .part RS_0x7fe8512803f8, 4, 1;
L_0xf102a0 .part/pv L_0xf0fdf0, 6, 1, 32;
L_0xf0a9c0 .part/pv L_0xf0c300, 6, 1, 31;
L_0xf104b0 .part C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, 6, 1;
L_0xf103d0 .part C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, 6, 1;
L_0xf10640 .part RS_0x7fe8512803f8, 5, 1;
L_0xf15920 .part/pv L_0xf154b0, 7, 1, 32;
L_0xf15a50 .part/pv L_0xf11ae0, 7, 1, 31;
L_0xf106e0 .part C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, 7, 1;
L_0xf15c00 .part C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, 7, 1;
L_0xf15af0 .part RS_0x7fe8512803f8, 6, 1;
L_0xf1b510 .part/pv L_0xf1b0a0, 8, 1, 32;
L_0xf15ca0 .part/pv L_0xf17590, 8, 1, 31;
L_0xf1b7f0 .part C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, 8, 1;
L_0xf1b6c0 .part C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, 8, 1;
L_0xf1bbf0 .part RS_0x7fe8512803f8, 7, 1;
L_0xf213c0 .part/pv L_0xf20f50, 9, 1, 32;
L_0xf214f0 .part/pv L_0xf1d460, 9, 1, 31;
L_0xf1bea0 .part C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, 9, 1;
L_0xf1bf40 .part C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, 9, 1;
L_0xf21700 .part RS_0x7fe8512803f8, 8, 1;
L_0xf26ff0 .part/pv L_0xf26b20, 10, 1, 32;
L_0xf21590 .part/pv L_0xf23030, 10, 1, 31;
L_0xf21630 .part C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, 10, 1;
L_0xf272b0 .part C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, 10, 1;
L_0xf27350 .part RS_0x7fe8512803f8, 9, 1;
L_0xecf220 .part/pv L_0xf2c720, 11, 1, 32;
L_0xf2d100 .part/pv L_0xf28c30, 11, 1, 31;
L_0xf273f0 .part C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, 11, 1;
L_0xf27490 .part C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, 11, 1;
L_0xf2d360 .part RS_0x7fe8512803f8, 10, 1;
L_0xf32640 .part/pv L_0xf321a0, 12, 1, 32;
L_0xf2d1a0 .part/pv L_0xf2e720, 12, 1, 31;
L_0xf2d240 .part C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, 12, 1;
L_0xf32950 .part C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, 12, 1;
L_0xf329f0 .part RS_0x7fe8512803f8, 11, 1;
L_0xf381b0 .part/pv L_0xf37d40, 13, 1, 32;
L_0xf382e0 .part/pv L_0xf34230, 13, 1, 31;
L_0xf32a90 .part C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, 13, 1;
L_0xf32b30 .part C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, 13, 1;
L_0xf32bd0 .part RS_0x7fe8512803f8, 12, 1;
L_0xf3de00 .part/pv L_0xf3d910, 14, 1, 32;
L_0xf38380 .part/pv L_0xf39e20, 14, 1, 31;
L_0xf38420 .part C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, 14, 1;
L_0xf384c0 .part C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, 14, 1;
L_0xf3e160 .part RS_0x7fe8512803f8, 13, 1;
L_0xf439f0 .part/pv L_0xf43580, 15, 1, 32;
L_0xf43b20 .part/pv L_0xf3fa90, 15, 1, 31;
L_0xf3e200 .part C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, 15, 1;
L_0xf3e2a0 .part C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, 15, 1;
L_0xf3e340 .part RS_0x7fe8512803f8, 14, 1;
L_0xf49640 .part/pv L_0xf49140, 16, 1, 32;
L_0xf43bc0 .part/pv L_0xf45650, 16, 1, 31;
L_0xf43c60 .part C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, 16, 1;
L_0xf1b890 .part C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, 16, 1;
L_0xf1bae0 .part RS_0x7fe8512803f8, 15, 1;
L_0xf4f360 .part/pv L_0xf4eef0, 17, 1, 32;
L_0xf4f490 .part/pv L_0xf4b3c0, 17, 1, 31;
L_0xf4a400 .part C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, 17, 1;
L_0xf4a4a0 .part C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, 17, 1;
L_0xf4a540 .part RS_0x7fe8512803f8, 16, 1;
L_0xf54e70 .part/pv L_0xf54960, 18, 1, 32;
L_0xf4f530 .part/pv L_0xf50ff0, 18, 1, 31;
L_0xf4f5d0 .part C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, 18, 1;
L_0xf4f670 .part C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, 18, 1;
L_0xf4f710 .part RS_0x7fe8512803f8, 17, 1;
L_0xf5a9c0 .part/pv L_0xf5a550, 19, 1, 32;
L_0xf5aaf0 .part/pv L_0xf56a60, 19, 1, 31;
L_0xf54f10 .part C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, 19, 1;
L_0xf54fb0 .part C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, 19, 1;
L_0xf55050 .part RS_0x7fe8512803f8, 18, 1;
L_0xf54dd0 .part/pv L_0xf60110, 20, 1, 32;
L_0xf5ab90 .part/pv L_0xf5c620, 20, 1, 31;
L_0xf5ac30 .part C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, 20, 1;
L_0xf5acd0 .part C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, 20, 1;
L_0xf5ad70 .part RS_0x7fe8512803f8, 19, 1;
L_0xf66160 .part/pv L_0xf65cf0, 21, 1, 32;
L_0xf66290 .part/pv L_0xf62200, 21, 1, 31;
L_0xf606c0 .part C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, 21, 1;
L_0xf60760 .part C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, 21, 1;
L_0xf60800 .part RS_0x7fe8512803f8, 20, 1;
L_0xf60580 .part/pv L_0xf6b8c0, 22, 1, 32;
L_0xf66330 .part/pv L_0xf67dd0, 22, 1, 31;
L_0xf663d0 .part C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, 22, 1;
L_0xf66470 .part C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, 22, 1;
L_0xf66510 .part RS_0x7fe8512803f8, 21, 1;
L_0xf71950 .part/pv L_0xf714e0, 23, 1, 32;
L_0xf71a80 .part/pv L_0xf6d9d0, 23, 1, 31;
L_0xf6be80 .part C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, 23, 1;
L_0xf6bf20 .part C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, 23, 1;
L_0xf6bfc0 .part RS_0x7fe8512803f8, 22, 1;
L_0xf6bd30 .part/pv L_0xf77b80, 24, 1, 32;
L_0xf71b20 .part/pv L_0xf735b0, 24, 1, 31;
L_0xf71bc0 .part C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, 24, 1;
L_0xf71c60 .part C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, 24, 1;
L_0xf71d00 .part RS_0x7fe8512803f8, 23, 1;
L_0xf7dbd0 .part/pv L_0xf7d760, 25, 1, 32;
L_0xf7dd00 .part/pv L_0xf79c70, 25, 1, 31;
L_0xf78150 .part C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, 25, 1;
L_0xf781f0 .part C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, 25, 1;
L_0xf78290 .part RS_0x7fe8512803f8, 24, 1;
L_0xf77ff0 .part/pv L_0xf83330, 26, 1, 32;
L_0xf7dda0 .part/pv L_0xf7f840, 26, 1, 31;
L_0xf7de40 .part C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, 26, 1;
L_0xf7dee0 .part C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, 26, 1;
L_0xf7df80 .part RS_0x7fe8512803f8, 25, 1;
L_0xf89160 .part/pv L_0xf88cf0, 27, 1, 32;
L_0xf89290 .part/pv L_0xf85200, 27, 1, 31;
L_0xf83910 .part C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, 27, 1;
L_0xf839b0 .part C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, 27, 1;
L_0xf83a50 .part RS_0x7fe8512803f8, 26, 1;
L_0xf837a0 .part/pv L_0xf8e7f0, 28, 1, 32;
L_0xf89330 .part/pv L_0xf8ad00, 28, 1, 31;
L_0xf893d0 .part C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, 28, 1;
L_0xf89470 .part C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, 28, 1;
L_0xf89510 .part RS_0x7fe8512803f8, 27, 1;
L_0xf94780 .part/pv L_0xf94310, 29, 1, 32;
L_0xf948b0 .part/pv L_0xf90820, 29, 1, 31;
L_0xf8ede0 .part C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, 29, 1;
L_0xf8ee80 .part C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, 29, 1;
L_0xf8ef20 .part RS_0x7fe8512803f8, 28, 1;
L_0xf8ec60 .part/pv L_0xf9a660, 30, 1, 32;
L_0xf94950 .part/pv L_0xf96b70, 30, 1, 31;
L_0xf949f0 .part C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, 30, 1;
L_0xf94a90 .part C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, 30, 1;
L_0xf94b30 .part RS_0x7fe8512803f8, 29, 1;
L_0xfa05f0 .part/pv L_0xf9c690, 0, 1, 31;
L_0xfa0690 .part C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, 0, 1;
L_0xf9ac60 .part C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, 0, 1;
L_0xf2cb70 .part/pv L_0xfa5af0, 31, 1, 32;
L_0xf9aad0 .part C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, 31, 1;
L_0xf49b60 .part C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, 31, 1;
L_0xfa0b40 .part RS_0x7fe8512803f8, 30, 1;
L_0xf49c00 .part C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, 31, 1;
L_0xfa8160 .part C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, 31, 1;
L_0xfa8200 .part RS_0x7fe8512803f8, 30, 1;
L_0xfa87f0 .part RS_0x7fe8512803f8, 30, 1;
L_0xfa9a50 .part/pv L_0xfa9940, 0, 1, 32;
L_0xf49730 .part v0xecef00_0, 2, 1;
S_0xeced10 .scope module, "controlLUT" "ALUcontrolLUT" 2 56, 2 137, S_0xc56b50;
 .timescale 0 0;
v0xecee00_0 .alias "ALUcommand", 2 0, v0xecf410_0;
v0xecee80_0 .var "invertB", 0 0;
v0xecef00_0 .var "muxindex", 2 0;
v0xe68730_0 .var "othercontrolsignal", 0 0;
E_0xeca0e0 .event edge, v0xecee00_0;
S_0xec81e0 .scope module, "aluFirst" "ALU_1bit" 2 61, 2 16, S_0xc56b50;
 .timescale 0 0;
L_0xf94bd0/d .functor NOT 1, L_0xf9ac60, C4<0>, C4<0>, C4<0>;
L_0xf94bd0 .delay (10,10,10) L_0xf94bd0/d;
v0xe682a0_0 .alias "carryin", 0 0, v0xecf510_0;
v0xe68340_0 .net "carryout", 0 0, L_0xf9c690; 1 drivers
v0xe683c0_0 .alias "invertB", 0 0, v0xecf510_0;
v0xe68440_0 .alias "muxIndex", 2 0, v0xecf590_0;
v0xe684c0_0 .net "notB", 0 0, L_0xf94bd0; 1 drivers
v0xe68540_0 .net "operandA", 0 0, L_0xfa0690; 1 drivers
v0xe685c0_0 .net "operandB", 0 0, L_0xf9ac60; 1 drivers
v0xece760_0 .alias "othercontrolsignal", 0 0, v0xecf710_0;
v0xece7e0_0 .alias "result", 0 0, v0xecf890_0;
v0xece860_0 .net "trueB", 0 0, L_0xf9b540; 1 drivers
v0xece8e0_0 .net "wAddSub", 0 0, L_0xf9bfc0; 1 drivers
v0xece9f0_0 .net "wNandAnd", 0 0, L_0xf9d750; 1 drivers
v0xeceb00_0 .net "wNorOr", 0 0, L_0xf9e190; 1 drivers
v0xecec10_0 .net "wXor", 0 0, L_0xf9ccf0; 1 drivers
L_0xfa02b0 .part v0xecef00_0, 0, 1;
L_0xfa0350 .part v0xecef00_0, 1, 1;
L_0xfa0480 .part v0xecef00_0, 2, 1;
S_0xecd740 .scope module, "mux_invertB" "mux_1bit" 2 31, 3 2, S_0xec81e0;
 .timescale 0 0;
L_0xf94cd0/d .functor NAND 1, L_0xf94bd0, v0xecee80_0, C4<1>, C4<1>;
L_0xf94cd0 .delay (20,20,20) L_0xf94cd0/d;
L_0xf9b120/d .functor NOT 1, L_0xf94cd0, C4<0>, C4<0>, C4<0>;
L_0xf9b120 .delay (10,10,10) L_0xf9b120/d;
L_0xf9b180/d .functor NOT 1, v0xecee80_0, C4<0>, C4<0>, C4<0>;
L_0xf9b180 .delay (10,10,10) L_0xf9b180/d;
L_0xf9b1e0/d .functor NAND 1, L_0xf9ac60, L_0xf9b180, C4<1>, C4<1>;
L_0xf9b1e0 .delay (20,20,20) L_0xf9b1e0/d;
L_0xf9b2d0/d .functor NOT 1, L_0xf9b1e0, C4<0>, C4<0>, C4<0>;
L_0xf9b2d0 .delay (10,10,10) L_0xf9b2d0/d;
L_0xf9b3c0/d .functor NOR 1, L_0xf9b2d0, L_0xf9b120, C4<0>, C4<0>;
L_0xf9b3c0 .delay (20,20,20) L_0xf9b3c0/d;
L_0xf9b540/d .functor NOT 1, L_0xf9b3c0, C4<0>, C4<0>, C4<0>;
L_0xf9b540 .delay (10,10,10) L_0xf9b540/d;
v0xecd830_0 .net "and_in0ncom", 0 0, L_0xf9b2d0; 1 drivers
v0xecd8f0_0 .net "and_in1com", 0 0, L_0xf9b120; 1 drivers
v0xecd990_0 .alias "in0", 0 0, v0xe685c0_0;
v0xecda10_0 .alias "in1", 0 0, v0xe684c0_0;
v0xecda90_0 .net "nand_in0ncom", 0 0, L_0xf9b1e0; 1 drivers
v0xecdb30_0 .net "nand_in1com", 0 0, L_0xf94cd0; 1 drivers
v0xecdbd0_0 .net "ncom", 0 0, L_0xf9b180; 1 drivers
v0xecdc70_0 .net "nor_wire", 0 0, L_0xf9b3c0; 1 drivers
v0xecdd10_0 .alias "result", 0 0, v0xece860_0;
v0xecdde0_0 .alias "sel0", 0 0, v0xecf510_0;
S_0xecc400 .scope module, "adder" "adder_1bit" 2 34, 4 2, S_0xec81e0;
 .timescale 0 0;
L_0xf9c0d0/d .functor NAND 1, L_0xfa0690, L_0xf9b540, C4<1>, C4<1>;
L_0xf9c0d0 .delay (20,20,20) L_0xf9c0d0/d;
L_0xf9c240/d .functor NOT 1, L_0xf9c0d0, C4<0>, C4<0>, C4<0>;
L_0xf9c240 .delay (10,10,10) L_0xf9c240/d;
L_0xf9c350/d .functor NAND 1, v0xecee80_0, L_0xf9ba60, C4<1>, C4<1>;
L_0xf9c350 .delay (20,20,20) L_0xf9c350/d;
L_0xf9c410/d .functor NOT 1, L_0xf9c350, C4<0>, C4<0>, C4<0>;
L_0xf9c410 .delay (10,10,10) L_0xf9c410/d;
L_0xf9c520/d .functor NOR 1, L_0xf9c410, L_0xf9c240, C4<0>, C4<0>;
L_0xf9c520 .delay (20,20,20) L_0xf9c520/d;
L_0xf9c690/d .functor NOT 1, L_0xf9c520, C4<0>, C4<0>, C4<0>;
L_0xf9c690 .delay (10,10,10) L_0xf9c690/d;
v0xeccfc0_0 .net "And_AB", 0 0, L_0xf9c240; 1 drivers
v0xecd060_0 .net "And_XorAB_C", 0 0, L_0xf9c410; 1 drivers
v0xecd100_0 .net "Nand_AB", 0 0, L_0xf9c0d0; 1 drivers
v0xecd1a0_0 .net "Nand_XorAB_C", 0 0, L_0xf9c350; 1 drivers
v0xecd220_0 .net "Xor_AB", 0 0, L_0xf9ba60; 1 drivers
v0xecd2f0_0 .alias "a", 0 0, v0xe68540_0;
v0xecd440_0 .alias "b", 0 0, v0xece860_0;
v0xecd4c0_0 .alias "carryin", 0 0, v0xecf510_0;
v0xecd540_0 .alias "carryout", 0 0, v0xe68340_0;
v0xecd5c0_0 .net "nco", 0 0, L_0xf9c520; 1 drivers
v0xecd6c0_0 .alias "sum", 0 0, v0xece8e0_0;
S_0xecca70 .scope module, "xor_1" "xor_1bit" 4 13, 5 34, S_0xecc400;
 .timescale 0 0;
L_0xf9b670/d .functor NAND 1, L_0xfa0690, L_0xf9b540, C4<1>, C4<1>;
L_0xf9b670 .delay (20,20,20) L_0xf9b670/d;
L_0xf9b710/d .functor NOR 1, L_0xfa0690, L_0xf9b540, C4<0>, C4<0>;
L_0xf9b710 .delay (20,20,20) L_0xf9b710/d;
L_0xf9b7f0/d .functor NOT 1, L_0xf9b710, C4<0>, C4<0>, C4<0>;
L_0xf9b7f0 .delay (10,10,10) L_0xf9b7f0/d;
L_0xf9b900/d .functor NAND 1, L_0xf9b7f0, L_0xf9b670, C4<1>, C4<1>;
L_0xf9b900 .delay (20,20,20) L_0xf9b900/d;
L_0xf9ba60/d .functor NOT 1, L_0xf9b900, C4<0>, C4<0>, C4<0>;
L_0xf9ba60 .delay (10,10,10) L_0xf9ba60/d;
v0xeccb60_0 .alias "a", 0 0, v0xe68540_0;
v0xeccc00_0 .alias "b", 0 0, v0xece860_0;
v0xeccca0_0 .net "nand_ab", 0 0, L_0xf9b670; 1 drivers
v0xeccd40_0 .net "nor_ab", 0 0, L_0xf9b710; 1 drivers
v0xeccdc0_0 .net "nxor_ab", 0 0, L_0xf9b900; 1 drivers
v0xecce60_0 .net "or_ab", 0 0, L_0xf9b7f0; 1 drivers
v0xeccf40_0 .alias "result", 0 0, v0xecd220_0;
S_0xecc4f0 .scope module, "xor_2" "xor_1bit" 4 14, 5 34, S_0xecc400;
 .timescale 0 0;
L_0xf9bb70/d .functor NAND 1, L_0xf9ba60, v0xecee80_0, C4<1>, C4<1>;
L_0xf9bb70 .delay (20,20,20) L_0xf9bb70/d;
L_0xf9bcc0/d .functor NOR 1, L_0xf9ba60, v0xecee80_0, C4<0>, C4<0>;
L_0xf9bcc0 .delay (20,20,20) L_0xf9bcc0/d;
L_0xf9bda0/d .functor NOT 1, L_0xf9bcc0, C4<0>, C4<0>, C4<0>;
L_0xf9bda0 .delay (10,10,10) L_0xf9bda0/d;
L_0xf9be60/d .functor NAND 1, L_0xf9bda0, L_0xf9bb70, C4<1>, C4<1>;
L_0xf9be60 .delay (20,20,20) L_0xf9be60/d;
L_0xf9bfc0/d .functor NOT 1, L_0xf9be60, C4<0>, C4<0>, C4<0>;
L_0xf9bfc0 .delay (10,10,10) L_0xf9bfc0/d;
v0xecc5e0_0 .alias "a", 0 0, v0xecd220_0;
v0xecc680_0 .alias "b", 0 0, v0xecf510_0;
v0xecc700_0 .net "nand_ab", 0 0, L_0xf9bb70; 1 drivers
v0xecc7a0_0 .net "nor_ab", 0 0, L_0xf9bcc0; 1 drivers
v0xecc820_0 .net "nxor_ab", 0 0, L_0xf9be60; 1 drivers
v0xecc8c0_0 .net "or_ab", 0 0, L_0xf9bda0; 1 drivers
v0xecc9a0_0 .alias "result", 0 0, v0xece8e0_0;
S_0xecbeb0 .scope module, "xor_gate" "xor_1bit" 2 35, 5 34, S_0xec81e0;
 .timescale 0 0;
L_0xf9c850/d .functor NAND 1, L_0xfa0690, L_0xf9ac60, C4<1>, C4<1>;
L_0xf9c850 .delay (20,20,20) L_0xf9c850/d;
L_0xf9c910/d .functor NOR 1, L_0xfa0690, L_0xf9ac60, C4<0>, C4<0>;
L_0xf9c910 .delay (20,20,20) L_0xf9c910/d;
L_0xf9caa0/d .functor NOT 1, L_0xf9c910, C4<0>, C4<0>, C4<0>;
L_0xf9caa0 .delay (10,10,10) L_0xf9caa0/d;
L_0xf9cb90/d .functor NAND 1, L_0xf9caa0, L_0xf9c850, C4<1>, C4<1>;
L_0xf9cb90 .delay (20,20,20) L_0xf9cb90/d;
L_0xf9ccf0/d .functor NOT 1, L_0xf9cb90, C4<0>, C4<0>, C4<0>;
L_0xf9ccf0 .delay (10,10,10) L_0xf9ccf0/d;
v0xecbfa0_0 .alias "a", 0 0, v0xe68540_0;
v0xecc020_0 .alias "b", 0 0, v0xe685c0_0;
v0xecc0f0_0 .net "nand_ab", 0 0, L_0xf9c850; 1 drivers
v0xecc170_0 .net "nor_ab", 0 0, L_0xf9c910; 1 drivers
v0xecc1f0_0 .net "nxor_ab", 0 0, L_0xf9cb90; 1 drivers
v0xecc270_0 .net "or_ab", 0 0, L_0xf9caa0; 1 drivers
v0xecc330_0 .alias "result", 0 0, v0xecec10_0;
S_0xecb2f0 .scope module, "nand_and_gate" "nand_and_1bit" 2 36, 5 18, S_0xec81e0;
 .timescale 0 0;
L_0xf9ce40/d .functor NAND 1, L_0xfa0690, L_0xf9ac60, C4<1>, C4<1>;
L_0xf9ce40 .delay (20,20,20) L_0xf9ce40/d;
L_0xf9cf70/d .functor NOT 1, L_0xf9ce40, C4<0>, C4<0>, C4<0>;
L_0xf9cf70 .delay (10,10,10) L_0xf9cf70/d;
v0xecbb60_0 .alias "a", 0 0, v0xe68540_0;
v0xecbc00_0 .net "and_ab", 0 0, L_0xf9cf70; 1 drivers
v0xecbc80_0 .alias "b", 0 0, v0xe685c0_0;
v0xecbd00_0 .net "nand_ab", 0 0, L_0xf9ce40; 1 drivers
v0xecbdb0_0 .alias "othercontrolsignal", 0 0, v0xecf710_0;
v0xecbe30_0 .alias "result", 0 0, v0xece9f0_0;
S_0xecb3e0 .scope module, "mux_1" "mux_1bit" 5 30, 3 2, S_0xecb2f0;
 .timescale 0 0;
L_0xf9d0c0/d .functor NAND 1, L_0xf9cf70, v0xe68730_0, C4<1>, C4<1>;
L_0xf9d0c0 .delay (20,20,20) L_0xf9d0c0/d;
L_0xf9d180/d .functor NOT 1, L_0xf9d0c0, C4<0>, C4<0>, C4<0>;
L_0xf9d180 .delay (10,10,10) L_0xf9d180/d;
L_0xf9d2b0/d .functor NOT 1, v0xe68730_0, C4<0>, C4<0>, C4<0>;
L_0xf9d2b0 .delay (10,10,10) L_0xf9d2b0/d;
L_0xf9d370/d .functor NAND 1, L_0xf9ce40, L_0xf9d2b0, C4<1>, C4<1>;
L_0xf9d370 .delay (20,20,20) L_0xf9d370/d;
L_0xf9d4c0/d .functor NOT 1, L_0xf9d370, C4<0>, C4<0>, C4<0>;
L_0xf9d4c0 .delay (10,10,10) L_0xf9d4c0/d;
L_0xf9d5b0/d .functor NOR 1, L_0xf9d4c0, L_0xf9d180, C4<0>, C4<0>;
L_0xf9d5b0 .delay (20,20,20) L_0xf9d5b0/d;
L_0xf9d750/d .functor NOT 1, L_0xf9d5b0, C4<0>, C4<0>, C4<0>;
L_0xf9d750 .delay (10,10,10) L_0xf9d750/d;
v0xecb4d0_0 .net "and_in0ncom", 0 0, L_0xf9d4c0; 1 drivers
v0xecb550_0 .net "and_in1com", 0 0, L_0xf9d180; 1 drivers
v0xecb5d0_0 .alias "in0", 0 0, v0xecbd00_0;
v0xecb670_0 .alias "in1", 0 0, v0xecbc00_0;
v0xecb6f0_0 .net "nand_in0ncom", 0 0, L_0xf9d370; 1 drivers
v0xecb790_0 .net "nand_in1com", 0 0, L_0xf9d0c0; 1 drivers
v0xecb870_0 .net "ncom", 0 0, L_0xf9d2b0; 1 drivers
v0xecb910_0 .net "nor_wire", 0 0, L_0xf9d5b0; 1 drivers
v0xecb9b0_0 .alias "result", 0 0, v0xece9f0_0;
v0xecba80_0 .alias "sel0", 0 0, v0xecf710_0;
S_0xeca830 .scope module, "nor_or_gate" "nor_or_1bit" 2 37, 5 2, S_0xec81e0;
 .timescale 0 0;
L_0xf9d880/d .functor NOR 1, L_0xfa0690, L_0xf9ac60, C4<0>, C4<0>;
L_0xf9d880 .delay (20,20,20) L_0xf9d880/d;
L_0xf9d9b0/d .functor NOT 1, L_0xf9d880, C4<0>, C4<0>, C4<0>;
L_0xf9d9b0 .delay (10,10,10) L_0xf9d9b0/d;
v0xecafb0_0 .alias "a", 0 0, v0xe68540_0;
v0xecb050_0 .alias "b", 0 0, v0xe685c0_0;
v0xecb0f0_0 .net "nor_ab", 0 0, L_0xf9d880; 1 drivers
v0xecb170_0 .net "or_ab", 0 0, L_0xf9d9b0; 1 drivers
v0xecb1f0_0 .alias "othercontrolsignal", 0 0, v0xecf710_0;
v0xecb270_0 .alias "result", 0 0, v0xeceb00_0;
S_0xeca920 .scope module, "mux_1" "mux_1bit" 5 14, 3 2, S_0xeca830;
 .timescale 0 0;
L_0xf9db00/d .functor NAND 1, L_0xf9d9b0, v0xe68730_0, C4<1>, C4<1>;
L_0xf9db00 .delay (20,20,20) L_0xf9db00/d;
L_0xf9dbc0/d .functor NOT 1, L_0xf9db00, C4<0>, C4<0>, C4<0>;
L_0xf9dbc0 .delay (10,10,10) L_0xf9dbc0/d;
L_0xf9dcf0/d .functor NOT 1, v0xe68730_0, C4<0>, C4<0>, C4<0>;
L_0xf9dcf0 .delay (10,10,10) L_0xf9dcf0/d;
L_0xf9ddb0/d .functor NAND 1, L_0xf9d880, L_0xf9dcf0, C4<1>, C4<1>;
L_0xf9ddb0 .delay (20,20,20) L_0xf9ddb0/d;
L_0xf9df00/d .functor NOT 1, L_0xf9ddb0, C4<0>, C4<0>, C4<0>;
L_0xf9df00 .delay (10,10,10) L_0xf9df00/d;
L_0xf9dff0/d .functor NOR 1, L_0xf9df00, L_0xf9dbc0, C4<0>, C4<0>;
L_0xf9dff0 .delay (20,20,20) L_0xf9dff0/d;
L_0xf9e190/d .functor NOT 1, L_0xf9dff0, C4<0>, C4<0>, C4<0>;
L_0xf9e190 .delay (10,10,10) L_0xf9e190/d;
v0xecaa10_0 .net "and_in0ncom", 0 0, L_0xf9df00; 1 drivers
v0xecaa90_0 .net "and_in1com", 0 0, L_0xf9dbc0; 1 drivers
v0xecab10_0 .alias "in0", 0 0, v0xecb0f0_0;
v0xecab90_0 .alias "in1", 0 0, v0xecb170_0;
v0xecac10_0 .net "nand_in0ncom", 0 0, L_0xf9ddb0; 1 drivers
v0xecac90_0 .net "nand_in1com", 0 0, L_0xf9db00; 1 drivers
v0xecad10_0 .net "ncom", 0 0, L_0xf9dcf0; 1 drivers
v0xecad90_0 .net "nor_wire", 0 0, L_0xf9dff0; 1 drivers
v0xecae60_0 .alias "result", 0 0, v0xeceb00_0;
v0xecaf30_0 .alias "sel0", 0 0, v0xecf710_0;
S_0xec82d0 .scope module, "mainMux" "mux_alu" 2 39, 3 22, S_0xec81e0;
 .timescale 0 0;
v0xeca060_0 .alias "in0", 0 0, v0xece8e0_0;
v0xeca110_0 .alias "in1", 0 0, v0xecec10_0;
v0xeca1c0_0 .alias "in2", 0 0, v0xece9f0_0;
v0xeca270_0 .alias "in3", 0 0, v0xeceb00_0;
v0xeca350_0 .net "in4", 0 0, C4<0>; 1 drivers
v0xeca400_0 .alias "result", 0 0, v0xecf890_0;
v0xeca480_0 .net "sel0", 0 0, L_0xfa02b0; 1 drivers
v0xeca500_0 .net "sel1", 0 0, L_0xfa0350; 1 drivers
v0xeca580_0 .net "sel2", 0 0, L_0xfa0480; 1 drivers
v0xeca600_0 .net "w0", 0 0, L_0xf9e950; 1 drivers
v0xeca6e0_0 .net "w1", 0 0, L_0xf9f0d0; 1 drivers
v0xeca760_0 .net "w2", 0 0, L_0xf9f920; 1 drivers
S_0xec9910 .scope module, "mux00" "mux_1bit" 3 37, 3 2, S_0xec82d0;
 .timescale 0 0;
L_0xf9e2c0/d .functor NAND 1, L_0xf9ccf0, L_0xfa02b0, C4<1>, C4<1>;
L_0xf9e2c0 .delay (20,20,20) L_0xf9e2c0/d;
L_0xf9e380/d .functor NOT 1, L_0xf9e2c0, C4<0>, C4<0>, C4<0>;
L_0xf9e380 .delay (10,10,10) L_0xf9e380/d;
L_0xf9e4b0/d .functor NOT 1, L_0xfa02b0, C4<0>, C4<0>, C4<0>;
L_0xf9e4b0 .delay (10,10,10) L_0xf9e4b0/d;
L_0xf9e600/d .functor NAND 1, L_0xf9bfc0, L_0xf9e4b0, C4<1>, C4<1>;
L_0xf9e600 .delay (20,20,20) L_0xf9e600/d;
L_0xf9e6c0/d .functor NOT 1, L_0xf9e600, C4<0>, C4<0>, C4<0>;
L_0xf9e6c0 .delay (10,10,10) L_0xf9e6c0/d;
L_0xf9e7b0/d .functor NOR 1, L_0xf9e6c0, L_0xf9e380, C4<0>, C4<0>;
L_0xf9e7b0 .delay (20,20,20) L_0xf9e7b0/d;
L_0xf9e950/d .functor NOT 1, L_0xf9e7b0, C4<0>, C4<0>, C4<0>;
L_0xf9e950 .delay (10,10,10) L_0xf9e950/d;
v0xec9a00_0 .net "and_in0ncom", 0 0, L_0xf9e6c0; 1 drivers
v0xec9ac0_0 .net "and_in1com", 0 0, L_0xf9e380; 1 drivers
v0xec9b60_0 .alias "in0", 0 0, v0xece8e0_0;
v0xec9c00_0 .alias "in1", 0 0, v0xecec10_0;
v0xec9c80_0 .net "nand_in0ncom", 0 0, L_0xf9e600; 1 drivers
v0xec9d20_0 .net "nand_in1com", 0 0, L_0xf9e2c0; 1 drivers
v0xec9dc0_0 .net "ncom", 0 0, L_0xf9e4b0; 1 drivers
v0xec9e60_0 .net "nor_wire", 0 0, L_0xf9e7b0; 1 drivers
v0xec9f00_0 .alias "result", 0 0, v0xeca600_0;
v0xec9f80_0 .alias "sel0", 0 0, v0xeca480_0;
S_0xec91c0 .scope module, "mux01" "mux_1bit" 3 38, 3 2, S_0xec82d0;
 .timescale 0 0;
L_0xf9ea80/d .functor NAND 1, L_0xf9e190, L_0xfa02b0, C4<1>, C4<1>;
L_0xf9ea80 .delay (20,20,20) L_0xf9ea80/d;
L_0xf9eb40/d .functor NOT 1, L_0xf9ea80, C4<0>, C4<0>, C4<0>;
L_0xf9eb40 .delay (10,10,10) L_0xf9eb40/d;
L_0xf9ec70/d .functor NOT 1, L_0xfa02b0, C4<0>, C4<0>, C4<0>;
L_0xf9ec70 .delay (10,10,10) L_0xf9ec70/d;
L_0xf9ed30/d .functor NAND 1, L_0xf9d750, L_0xf9ec70, C4<1>, C4<1>;
L_0xf9ed30 .delay (20,20,20) L_0xf9ed30/d;
L_0xf9ee40/d .functor NOT 1, L_0xf9ed30, C4<0>, C4<0>, C4<0>;
L_0xf9ee40 .delay (10,10,10) L_0xf9ee40/d;
L_0xf9ef30/d .functor NOR 1, L_0xf9ee40, L_0xf9eb40, C4<0>, C4<0>;
L_0xf9ef30 .delay (20,20,20) L_0xf9ef30/d;
L_0xf9f0d0/d .functor NOT 1, L_0xf9ef30, C4<0>, C4<0>, C4<0>;
L_0xf9f0d0 .delay (10,10,10) L_0xf9f0d0/d;
v0xec92b0_0 .net "and_in0ncom", 0 0, L_0xf9ee40; 1 drivers
v0xec9370_0 .net "and_in1com", 0 0, L_0xf9eb40; 1 drivers
v0xec9410_0 .alias "in0", 0 0, v0xece9f0_0;
v0xec94b0_0 .alias "in1", 0 0, v0xeceb00_0;
v0xec9530_0 .net "nand_in0ncom", 0 0, L_0xf9ed30; 1 drivers
v0xec95d0_0 .net "nand_in1com", 0 0, L_0xf9ea80; 1 drivers
v0xec9670_0 .net "ncom", 0 0, L_0xf9ec70; 1 drivers
v0xec9710_0 .net "nor_wire", 0 0, L_0xf9ef30; 1 drivers
v0xec97b0_0 .alias "result", 0 0, v0xeca6e0_0;
v0xec9830_0 .alias "sel0", 0 0, v0xeca480_0;
S_0xec8a70 .scope module, "mux1" "mux_1bit" 3 39, 3 2, S_0xec82d0;
 .timescale 0 0;
L_0xf9f200/d .functor NAND 1, L_0xf9f0d0, L_0xfa0350, C4<1>, C4<1>;
L_0xf9f200 .delay (20,20,20) L_0xf9f200/d;
L_0xf9f350/d .functor NOT 1, L_0xf9f200, C4<0>, C4<0>, C4<0>;
L_0xf9f350 .delay (10,10,10) L_0xf9f350/d;
L_0xf9f480/d .functor NOT 1, L_0xfa0350, C4<0>, C4<0>, C4<0>;
L_0xf9f480 .delay (10,10,10) L_0xf9f480/d;
L_0xf9f540/d .functor NAND 1, L_0xf9e950, L_0xf9f480, C4<1>, C4<1>;
L_0xf9f540 .delay (20,20,20) L_0xf9f540/d;
L_0xf9f690/d .functor NOT 1, L_0xf9f540, C4<0>, C4<0>, C4<0>;
L_0xf9f690 .delay (10,10,10) L_0xf9f690/d;
L_0xf9f780/d .functor NOR 1, L_0xf9f690, L_0xf9f350, C4<0>, C4<0>;
L_0xf9f780 .delay (20,20,20) L_0xf9f780/d;
L_0xf9f920/d .functor NOT 1, L_0xf9f780, C4<0>, C4<0>, C4<0>;
L_0xf9f920 .delay (10,10,10) L_0xf9f920/d;
v0xec8b60_0 .net "and_in0ncom", 0 0, L_0xf9f690; 1 drivers
v0xec8c20_0 .net "and_in1com", 0 0, L_0xf9f350; 1 drivers
v0xec8cc0_0 .alias "in0", 0 0, v0xeca600_0;
v0xec8d60_0 .alias "in1", 0 0, v0xeca6e0_0;
v0xec8de0_0 .net "nand_in0ncom", 0 0, L_0xf9f540; 1 drivers
v0xec8e80_0 .net "nand_in1com", 0 0, L_0xf9f200; 1 drivers
v0xec8f20_0 .net "ncom", 0 0, L_0xf9f480; 1 drivers
v0xec8fc0_0 .net "nor_wire", 0 0, L_0xf9f780; 1 drivers
v0xec9060_0 .alias "result", 0 0, v0xeca760_0;
v0xec90e0_0 .alias "sel0", 0 0, v0xeca500_0;
S_0xec83c0 .scope module, "mux2" "mux_1bit" 3 40, 3 2, S_0xec82d0;
 .timescale 0 0;
L_0xf9fa50/d .functor NAND 1, C4<0>, L_0xfa0480, C4<1>, C4<1>;
L_0xf9fa50 .delay (20,20,20) L_0xf9fa50/d;
L_0xf9fbb0/d .functor NOT 1, L_0xf9fa50, C4<0>, C4<0>, C4<0>;
L_0xf9fbb0 .delay (10,10,10) L_0xf9fbb0/d;
L_0xf9fce0/d .functor NOT 1, L_0xfa0480, C4<0>, C4<0>, C4<0>;
L_0xf9fce0 .delay (10,10,10) L_0xf9fce0/d;
L_0xf9fda0/d .functor NAND 1, L_0xf9f920, L_0xf9fce0, C4<1>, C4<1>;
L_0xf9fda0 .delay (20,20,20) L_0xf9fda0/d;
L_0xf9fef0/d .functor NOT 1, L_0xf9fda0, C4<0>, C4<0>, C4<0>;
L_0xf9fef0 .delay (10,10,10) L_0xf9fef0/d;
L_0xf9ffe0/d .functor NOR 1, L_0xf9fef0, L_0xf9fbb0, C4<0>, C4<0>;
L_0xf9ffe0 .delay (20,20,20) L_0xf9ffe0/d;
L_0xfa0180/d .functor NOT 1, L_0xf9ffe0, C4<0>, C4<0>, C4<0>;
L_0xfa0180 .delay (10,10,10) L_0xfa0180/d;
v0xec84b0_0 .net "and_in0ncom", 0 0, L_0xf9fef0; 1 drivers
v0xec8530_0 .net "and_in1com", 0 0, L_0xf9fbb0; 1 drivers
v0xec85d0_0 .alias "in0", 0 0, v0xeca760_0;
v0xec8670_0 .alias "in1", 0 0, v0xeca350_0;
v0xec86f0_0 .net "nand_in0ncom", 0 0, L_0xf9fda0; 1 drivers
v0xec8790_0 .net "nand_in1com", 0 0, L_0xf9fa50; 1 drivers
v0xec8830_0 .net "ncom", 0 0, L_0xf9fce0; 1 drivers
v0xec88d0_0 .net "nor_wire", 0 0, L_0xf9ffe0; 1 drivers
v0xec8970_0 .alias "result", 0 0, v0xecf890_0;
v0xec89f0_0 .alias "sel0", 0 0, v0xeca580_0;
S_0xec1810 .scope module, "aluLast" "ALU_1bit" 2 73, 2 16, S_0xc56b50;
 .timescale 0 0;
L_0xf9ad00/d .functor NOT 1, L_0xf49b60, C4<0>, C4<0>, C4<0>;
L_0xf9ad00 .delay (10,10,10) L_0xf9ad00/d;
v0xec7690_0 .net "carryin", 0 0, L_0xfa0b40; 1 drivers
v0xec7730_0 .alias "carryout", 0 0, v0xe68850_0;
v0xec7800_0 .alias "invertB", 0 0, v0xecf510_0;
v0xec7880_0 .alias "muxIndex", 2 0, v0xecf590_0;
v0xec7900_0 .net "notB", 0 0, L_0xf9ad00; 1 drivers
v0xec7980_0 .net "operandA", 0 0, L_0xf9aad0; 1 drivers
v0xec7a00_0 .net "operandB", 0 0, L_0xf49b60; 1 drivers
v0xec7b10_0 .alias "othercontrolsignal", 0 0, v0xecf710_0;
v0xec7b90_0 .net "result", 0 0, L_0xfa5af0; 1 drivers
v0xec7c60_0 .net "trueB", 0 0, L_0xfa0ec0; 1 drivers
v0xec7d40_0 .net "wAddSub", 0 0, L_0xfa1940; 1 drivers
v0xec7e50_0 .net "wNandAnd", 0 0, L_0xfa30c0; 1 drivers
v0xec7fd0_0 .net "wNorOr", 0 0, L_0xfa3b00; 1 drivers
v0xec80e0_0 .net "wXor", 0 0, L_0xfa2660; 1 drivers
L_0xfa5c20 .part v0xecef00_0, 0, 1;
L_0xfa5cc0 .part v0xecef00_0, 1, 1;
L_0xf2c8f0 .part v0xecef00_0, 2, 1;
S_0xec6f50 .scope module, "mux_invertB" "mux_1bit" 2 31, 3 2, S_0xec1810;
 .timescale 0 0;
L_0xf9ae00/d .functor NAND 1, L_0xf9ad00, v0xecee80_0, C4<1>, C4<1>;
L_0xf9ae00 .delay (20,20,20) L_0xf9ae00/d;
L_0xf9aee0/d .functor NOT 1, L_0xf9ae00, C4<0>, C4<0>, C4<0>;
L_0xf9aee0 .delay (10,10,10) L_0xf9aee0/d;
L_0xf9afc0/d .functor NOT 1, v0xecee80_0, C4<0>, C4<0>, C4<0>;
L_0xf9afc0 .delay (10,10,10) L_0xf9afc0/d;
L_0xf9b080/d .functor NAND 1, L_0xf49b60, L_0xf9afc0, C4<1>, C4<1>;
L_0xf9b080 .delay (20,20,20) L_0xf9b080/d;
L_0xfa0c50/d .functor NOT 1, L_0xf9b080, C4<0>, C4<0>, C4<0>;
L_0xfa0c50 .delay (10,10,10) L_0xfa0c50/d;
L_0xfa0d40/d .functor NOR 1, L_0xfa0c50, L_0xf9aee0, C4<0>, C4<0>;
L_0xfa0d40 .delay (20,20,20) L_0xfa0d40/d;
L_0xfa0ec0/d .functor NOT 1, L_0xfa0d40, C4<0>, C4<0>, C4<0>;
L_0xfa0ec0 .delay (10,10,10) L_0xfa0ec0/d;
v0xec7040_0 .net "and_in0ncom", 0 0, L_0xfa0c50; 1 drivers
v0xec70c0_0 .net "and_in1com", 0 0, L_0xf9aee0; 1 drivers
v0xec7160_0 .alias "in0", 0 0, v0xec7a00_0;
v0xec71e0_0 .alias "in1", 0 0, v0xec7900_0;
v0xec7260_0 .net "nand_in0ncom", 0 0, L_0xf9b080; 1 drivers
v0xec7300_0 .net "nand_in1com", 0 0, L_0xf9ae00; 1 drivers
v0xec73a0_0 .net "ncom", 0 0, L_0xf9afc0; 1 drivers
v0xec7440_0 .net "nor_wire", 0 0, L_0xfa0d40; 1 drivers
v0xec74e0_0 .alias "result", 0 0, v0xec7c60_0;
v0xec75b0_0 .alias "sel0", 0 0, v0xecf510_0;
S_0xec5c10 .scope module, "adder" "adder_1bit" 2 34, 4 2, S_0xec1810;
 .timescale 0 0;
L_0xfa1a50/d .functor NAND 1, L_0xf9aad0, L_0xfa0ec0, C4<1>, C4<1>;
L_0xfa1a50 .delay (20,20,20) L_0xfa1a50/d;
L_0xfa1bc0/d .functor NOT 1, L_0xfa1a50, C4<0>, C4<0>, C4<0>;
L_0xfa1bc0 .delay (10,10,10) L_0xfa1bc0/d;
L_0xfa1cd0/d .functor NAND 1, L_0xfa0b40, L_0xfa13a0, C4<1>, C4<1>;
L_0xfa1cd0 .delay (20,20,20) L_0xfa1cd0/d;
L_0xfa1d90/d .functor NOT 1, L_0xfa1cd0, C4<0>, C4<0>, C4<0>;
L_0xfa1d90 .delay (10,10,10) L_0xfa1d90/d;
L_0xfa1ea0/d .functor NOR 1, L_0xfa1d90, L_0xfa1bc0, C4<0>, C4<0>;
L_0xfa1ea0 .delay (20,20,20) L_0xfa1ea0/d;
L_0xfa2010/d .functor NOT 1, L_0xfa1ea0, C4<0>, C4<0>, C4<0>;
L_0xfa2010 .delay (10,10,10) L_0xfa2010/d;
v0xec67f0_0 .net "And_AB", 0 0, L_0xfa1bc0; 1 drivers
v0xec6890_0 .net "And_XorAB_C", 0 0, L_0xfa1d90; 1 drivers
v0xec6930_0 .net "Nand_AB", 0 0, L_0xfa1a50; 1 drivers
v0xec69d0_0 .net "Nand_XorAB_C", 0 0, L_0xfa1cd0; 1 drivers
v0xec6a50_0 .net "Xor_AB", 0 0, L_0xfa13a0; 1 drivers
v0xec6b20_0 .alias "a", 0 0, v0xec7980_0;
v0xec6c70_0 .alias "b", 0 0, v0xec7c60_0;
v0xec6cf0_0 .alias "carryin", 0 0, v0xec7690_0;
v0xec6d70_0 .alias "carryout", 0 0, v0xe68850_0;
v0xec6df0_0 .net "nco", 0 0, L_0xfa1ea0; 1 drivers
v0xec6ed0_0 .alias "sum", 0 0, v0xec7d40_0;
S_0xec62a0 .scope module, "xor_1" "xor_1bit" 4 13, 5 34, S_0xec5c10;
 .timescale 0 0;
L_0xfa0ff0/d .functor NAND 1, L_0xf9aad0, L_0xfa0ec0, C4<1>, C4<1>;
L_0xfa0ff0 .delay (20,20,20) L_0xfa0ff0/d;
L_0xfa1090/d .functor NOR 1, L_0xf9aad0, L_0xfa0ec0, C4<0>, C4<0>;
L_0xfa1090 .delay (20,20,20) L_0xfa1090/d;
L_0xfa1130/d .functor NOT 1, L_0xfa1090, C4<0>, C4<0>, C4<0>;
L_0xfa1130 .delay (10,10,10) L_0xfa1130/d;
L_0xfa1240/d .functor NAND 1, L_0xfa1130, L_0xfa0ff0, C4<1>, C4<1>;
L_0xfa1240 .delay (20,20,20) L_0xfa1240/d;
L_0xfa13a0/d .functor NOT 1, L_0xfa1240, C4<0>, C4<0>, C4<0>;
L_0xfa13a0 .delay (10,10,10) L_0xfa13a0/d;
v0xec6390_0 .alias "a", 0 0, v0xec7980_0;
v0xec6430_0 .alias "b", 0 0, v0xec7c60_0;
v0xec64d0_0 .net "nand_ab", 0 0, L_0xfa0ff0; 1 drivers
v0xec6570_0 .net "nor_ab", 0 0, L_0xfa1090; 1 drivers
v0xec65f0_0 .net "nxor_ab", 0 0, L_0xfa1240; 1 drivers
v0xec6690_0 .net "or_ab", 0 0, L_0xfa1130; 1 drivers
v0xec6770_0 .alias "result", 0 0, v0xec6a50_0;
S_0xec5d00 .scope module, "xor_2" "xor_1bit" 4 14, 5 34, S_0xec5c10;
 .timescale 0 0;
L_0xfa14b0/d .functor NAND 1, L_0xfa13a0, L_0xfa0b40, C4<1>, C4<1>;
L_0xfa14b0 .delay (20,20,20) L_0xfa14b0/d;
L_0xfa1600/d .functor NOR 1, L_0xfa13a0, L_0xfa0b40, C4<0>, C4<0>;
L_0xfa1600 .delay (20,20,20) L_0xfa1600/d;
L_0xfa1770/d .functor NOT 1, L_0xfa1600, C4<0>, C4<0>, C4<0>;
L_0xfa1770 .delay (10,10,10) L_0xfa1770/d;
L_0xfa1830/d .functor NAND 1, L_0xfa1770, L_0xfa14b0, C4<1>, C4<1>;
L_0xfa1830 .delay (20,20,20) L_0xfa1830/d;
L_0xfa1940/d .functor NOT 1, L_0xfa1830, C4<0>, C4<0>, C4<0>;
L_0xfa1940 .delay (10,10,10) L_0xfa1940/d;
v0xec5df0_0 .alias "a", 0 0, v0xec6a50_0;
v0xec5e90_0 .alias "b", 0 0, v0xec7690_0;
v0xec5f30_0 .net "nand_ab", 0 0, L_0xfa14b0; 1 drivers
v0xec5fd0_0 .net "nor_ab", 0 0, L_0xfa1600; 1 drivers
v0xec6050_0 .net "nxor_ab", 0 0, L_0xfa1830; 1 drivers
v0xec60f0_0 .net "or_ab", 0 0, L_0xfa1770; 1 drivers
v0xec61d0_0 .alias "result", 0 0, v0xec7d40_0;
S_0xec56c0 .scope module, "xor_gate" "xor_1bit" 2 35, 5 34, S_0xec1810;
 .timescale 0 0;
L_0xfa21c0/d .functor NAND 1, L_0xf9aad0, L_0xf49b60, C4<1>, C4<1>;
L_0xfa21c0 .delay (20,20,20) L_0xfa21c0/d;
L_0xfa2280/d .functor NOR 1, L_0xf9aad0, L_0xf49b60, C4<0>, C4<0>;
L_0xfa2280 .delay (20,20,20) L_0xfa2280/d;
L_0xfa2410/d .functor NOT 1, L_0xfa2280, C4<0>, C4<0>, C4<0>;
L_0xfa2410 .delay (10,10,10) L_0xfa2410/d;
L_0xfa2500/d .functor NAND 1, L_0xfa2410, L_0xfa21c0, C4<1>, C4<1>;
L_0xfa2500 .delay (20,20,20) L_0xfa2500/d;
L_0xfa2660/d .functor NOT 1, L_0xfa2500, C4<0>, C4<0>, C4<0>;
L_0xfa2660 .delay (10,10,10) L_0xfa2660/d;
v0xec57b0_0 .alias "a", 0 0, v0xec7980_0;
v0xec5830_0 .alias "b", 0 0, v0xec7a00_0;
v0xec5900_0 .net "nand_ab", 0 0, L_0xfa21c0; 1 drivers
v0xec5980_0 .net "nor_ab", 0 0, L_0xfa2280; 1 drivers
v0xec5a00_0 .net "nxor_ab", 0 0, L_0xfa2500; 1 drivers
v0xec5a80_0 .net "or_ab", 0 0, L_0xfa2410; 1 drivers
v0xec5b40_0 .alias "result", 0 0, v0xec80e0_0;
S_0xec4ad0 .scope module, "nand_and_gate" "nand_and_1bit" 2 36, 5 18, S_0xec1810;
 .timescale 0 0;
L_0xfa27b0/d .functor NAND 1, L_0xf9aad0, L_0xf49b60, C4<1>, C4<1>;
L_0xfa27b0 .delay (20,20,20) L_0xfa27b0/d;
L_0xfa28e0/d .functor NOT 1, L_0xfa27b0, C4<0>, C4<0>, C4<0>;
L_0xfa28e0 .delay (10,10,10) L_0xfa28e0/d;
v0xec5340_0 .alias "a", 0 0, v0xec7980_0;
v0xec53e0_0 .net "and_ab", 0 0, L_0xfa28e0; 1 drivers
v0xec5460_0 .alias "b", 0 0, v0xec7a00_0;
v0xec54e0_0 .net "nand_ab", 0 0, L_0xfa27b0; 1 drivers
v0xec55c0_0 .alias "othercontrolsignal", 0 0, v0xecf710_0;
v0xec5640_0 .alias "result", 0 0, v0xec7e50_0;
S_0xec4bc0 .scope module, "mux_1" "mux_1bit" 5 30, 3 2, S_0xec4ad0;
 .timescale 0 0;
L_0xfa2a30/d .functor NAND 1, L_0xfa28e0, v0xe68730_0, C4<1>, C4<1>;
L_0xfa2a30 .delay (20,20,20) L_0xfa2a30/d;
L_0xfa2af0/d .functor NOT 1, L_0xfa2a30, C4<0>, C4<0>, C4<0>;
L_0xfa2af0 .delay (10,10,10) L_0xfa2af0/d;
L_0xfa2c20/d .functor NOT 1, v0xe68730_0, C4<0>, C4<0>, C4<0>;
L_0xfa2c20 .delay (10,10,10) L_0xfa2c20/d;
L_0xfa2ce0/d .functor NAND 1, L_0xfa27b0, L_0xfa2c20, C4<1>, C4<1>;
L_0xfa2ce0 .delay (20,20,20) L_0xfa2ce0/d;
L_0xfa2e30/d .functor NOT 1, L_0xfa2ce0, C4<0>, C4<0>, C4<0>;
L_0xfa2e30 .delay (10,10,10) L_0xfa2e30/d;
L_0xfa2f20/d .functor NOR 1, L_0xfa2e30, L_0xfa2af0, C4<0>, C4<0>;
L_0xfa2f20 .delay (20,20,20) L_0xfa2f20/d;
L_0xfa30c0/d .functor NOT 1, L_0xfa2f20, C4<0>, C4<0>, C4<0>;
L_0xfa30c0 .delay (10,10,10) L_0xfa30c0/d;
v0xec4cb0_0 .net "and_in0ncom", 0 0, L_0xfa2e30; 1 drivers
v0xec4d30_0 .net "and_in1com", 0 0, L_0xfa2af0; 1 drivers
v0xec4db0_0 .alias "in0", 0 0, v0xec54e0_0;
v0xec4e50_0 .alias "in1", 0 0, v0xec53e0_0;
v0xec4ed0_0 .net "nand_in0ncom", 0 0, L_0xfa2ce0; 1 drivers
v0xec4f70_0 .net "nand_in1com", 0 0, L_0xfa2a30; 1 drivers
v0xec5050_0 .net "ncom", 0 0, L_0xfa2c20; 1 drivers
v0xec50f0_0 .net "nor_wire", 0 0, L_0xfa2f20; 1 drivers
v0xec5190_0 .alias "result", 0 0, v0xec7e50_0;
v0xec5260_0 .alias "sel0", 0 0, v0xecf710_0;
S_0xec4030 .scope module, "nor_or_gate" "nor_or_1bit" 2 37, 5 2, S_0xec1810;
 .timescale 0 0;
L_0xfa31f0/d .functor NOR 1, L_0xf9aad0, L_0xf49b60, C4<0>, C4<0>;
L_0xfa31f0 .delay (20,20,20) L_0xfa31f0/d;
L_0xfa3320/d .functor NOT 1, L_0xfa31f0, C4<0>, C4<0>, C4<0>;
L_0xfa3320 .delay (10,10,10) L_0xfa3320/d;
v0xec47b0_0 .alias "a", 0 0, v0xec7980_0;
v0xec4830_0 .alias "b", 0 0, v0xec7a00_0;
v0xec48d0_0 .net "nor_ab", 0 0, L_0xfa31f0; 1 drivers
v0xec4950_0 .net "or_ab", 0 0, L_0xfa3320; 1 drivers
v0xec49d0_0 .alias "othercontrolsignal", 0 0, v0xecf710_0;
v0xec4a50_0 .alias "result", 0 0, v0xec7fd0_0;
S_0xec4120 .scope module, "mux_1" "mux_1bit" 5 14, 3 2, S_0xec4030;
 .timescale 0 0;
L_0xfa3470/d .functor NAND 1, L_0xfa3320, v0xe68730_0, C4<1>, C4<1>;
L_0xfa3470 .delay (20,20,20) L_0xfa3470/d;
L_0xfa3530/d .functor NOT 1, L_0xfa3470, C4<0>, C4<0>, C4<0>;
L_0xfa3530 .delay (10,10,10) L_0xfa3530/d;
L_0xfa3660/d .functor NOT 1, v0xe68730_0, C4<0>, C4<0>, C4<0>;
L_0xfa3660 .delay (10,10,10) L_0xfa3660/d;
L_0xfa3720/d .functor NAND 1, L_0xfa31f0, L_0xfa3660, C4<1>, C4<1>;
L_0xfa3720 .delay (20,20,20) L_0xfa3720/d;
L_0xfa3870/d .functor NOT 1, L_0xfa3720, C4<0>, C4<0>, C4<0>;
L_0xfa3870 .delay (10,10,10) L_0xfa3870/d;
L_0xfa3960/d .functor NOR 1, L_0xfa3870, L_0xfa3530, C4<0>, C4<0>;
L_0xfa3960 .delay (20,20,20) L_0xfa3960/d;
L_0xfa3b00/d .functor NOT 1, L_0xfa3960, C4<0>, C4<0>, C4<0>;
L_0xfa3b00 .delay (10,10,10) L_0xfa3b00/d;
v0xec4210_0 .net "and_in0ncom", 0 0, L_0xfa3870; 1 drivers
v0xec4290_0 .net "and_in1com", 0 0, L_0xfa3530; 1 drivers
v0xec4310_0 .alias "in0", 0 0, v0xec48d0_0;
v0xec4390_0 .alias "in1", 0 0, v0xec4950_0;
v0xec4410_0 .net "nand_in0ncom", 0 0, L_0xfa3720; 1 drivers
v0xec4490_0 .net "nand_in1com", 0 0, L_0xfa3470; 1 drivers
v0xec4510_0 .net "ncom", 0 0, L_0xfa3660; 1 drivers
v0xec4590_0 .net "nor_wire", 0 0, L_0xfa3960; 1 drivers
v0xec4660_0 .alias "result", 0 0, v0xec7fd0_0;
v0xec4730_0 .alias "sel0", 0 0, v0xecf710_0;
S_0xec1900 .scope module, "mainMux" "mux_alu" 2 39, 3 22, S_0xec1810;
 .timescale 0 0;
v0xec37e0_0 .alias "in0", 0 0, v0xec7d40_0;
v0xec3890_0 .alias "in1", 0 0, v0xec80e0_0;
v0xec3940_0 .alias "in2", 0 0, v0xec7e50_0;
v0xec39f0_0 .alias "in3", 0 0, v0xec7fd0_0;
v0xec3ad0_0 .net "in4", 0 0, C4<0>; 1 drivers
v0xec3b80_0 .alias "result", 0 0, v0xec7b90_0;
v0xec3c00_0 .net "sel0", 0 0, L_0xfa5c20; 1 drivers
v0xec3c80_0 .net "sel1", 0 0, L_0xfa5cc0; 1 drivers
v0xec3d00_0 .net "sel2", 0 0, L_0xf2c8f0; 1 drivers
v0xec3db0_0 .net "w0", 0 0, L_0xfa42c0; 1 drivers
v0xec3e90_0 .net "w1", 0 0, L_0xfa4a40; 1 drivers
v0xec3f60_0 .net "w2", 0 0, L_0xfa5290; 1 drivers
S_0xec3030 .scope module, "mux00" "mux_1bit" 3 37, 3 2, S_0xec1900;
 .timescale 0 0;
L_0xfa3c30/d .functor NAND 1, L_0xfa2660, L_0xfa5c20, C4<1>, C4<1>;
L_0xfa3c30 .delay (20,20,20) L_0xfa3c30/d;
L_0xfa3cf0/d .functor NOT 1, L_0xfa3c30, C4<0>, C4<0>, C4<0>;
L_0xfa3cf0 .delay (10,10,10) L_0xfa3cf0/d;
L_0xfa3e20/d .functor NOT 1, L_0xfa5c20, C4<0>, C4<0>, C4<0>;
L_0xfa3e20 .delay (10,10,10) L_0xfa3e20/d;
L_0xfa3f70/d .functor NAND 1, L_0xfa1940, L_0xfa3e20, C4<1>, C4<1>;
L_0xfa3f70 .delay (20,20,20) L_0xfa3f70/d;
L_0xfa4030/d .functor NOT 1, L_0xfa3f70, C4<0>, C4<0>, C4<0>;
L_0xfa4030 .delay (10,10,10) L_0xfa4030/d;
L_0xfa4120/d .functor NOR 1, L_0xfa4030, L_0xfa3cf0, C4<0>, C4<0>;
L_0xfa4120 .delay (20,20,20) L_0xfa4120/d;
L_0xfa42c0/d .functor NOT 1, L_0xfa4120, C4<0>, C4<0>, C4<0>;
L_0xfa42c0 .delay (10,10,10) L_0xfa42c0/d;
v0xec3120_0 .net "and_in0ncom", 0 0, L_0xfa4030; 1 drivers
v0xec31e0_0 .net "and_in1com", 0 0, L_0xfa3cf0; 1 drivers
v0xec3280_0 .alias "in0", 0 0, v0xec7d40_0;
v0xec3320_0 .alias "in1", 0 0, v0xec80e0_0;
v0xec33d0_0 .net "nand_in0ncom", 0 0, L_0xfa3f70; 1 drivers
v0xec3470_0 .net "nand_in1com", 0 0, L_0xfa3c30; 1 drivers
v0xec3510_0 .net "ncom", 0 0, L_0xfa3e20; 1 drivers
v0xec35b0_0 .net "nor_wire", 0 0, L_0xfa4120; 1 drivers
v0xec3650_0 .alias "result", 0 0, v0xec3db0_0;
v0xec36d0_0 .alias "sel0", 0 0, v0xec3c00_0;
S_0xec28b0 .scope module, "mux01" "mux_1bit" 3 38, 3 2, S_0xec1900;
 .timescale 0 0;
L_0xfa43f0/d .functor NAND 1, L_0xfa3b00, L_0xfa5c20, C4<1>, C4<1>;
L_0xfa43f0 .delay (20,20,20) L_0xfa43f0/d;
L_0xfa44b0/d .functor NOT 1, L_0xfa43f0, C4<0>, C4<0>, C4<0>;
L_0xfa44b0 .delay (10,10,10) L_0xfa44b0/d;
L_0xfa45e0/d .functor NOT 1, L_0xfa5c20, C4<0>, C4<0>, C4<0>;
L_0xfa45e0 .delay (10,10,10) L_0xfa45e0/d;
L_0xfa46a0/d .functor NAND 1, L_0xfa30c0, L_0xfa45e0, C4<1>, C4<1>;
L_0xfa46a0 .delay (20,20,20) L_0xfa46a0/d;
L_0xfa47b0/d .functor NOT 1, L_0xfa46a0, C4<0>, C4<0>, C4<0>;
L_0xfa47b0 .delay (10,10,10) L_0xfa47b0/d;
L_0xfa48a0/d .functor NOR 1, L_0xfa47b0, L_0xfa44b0, C4<0>, C4<0>;
L_0xfa48a0 .delay (20,20,20) L_0xfa48a0/d;
L_0xfa4a40/d .functor NOT 1, L_0xfa48a0, C4<0>, C4<0>, C4<0>;
L_0xfa4a40 .delay (10,10,10) L_0xfa4a40/d;
v0xec29a0_0 .net "and_in0ncom", 0 0, L_0xfa47b0; 1 drivers
v0xec2a60_0 .net "and_in1com", 0 0, L_0xfa44b0; 1 drivers
v0xec2b00_0 .alias "in0", 0 0, v0xec7e50_0;
v0xec2ba0_0 .alias "in1", 0 0, v0xec7fd0_0;
v0xec2c50_0 .net "nand_in0ncom", 0 0, L_0xfa46a0; 1 drivers
v0xec2cf0_0 .net "nand_in1com", 0 0, L_0xfa43f0; 1 drivers
v0xec2d90_0 .net "ncom", 0 0, L_0xfa45e0; 1 drivers
v0xec2e30_0 .net "nor_wire", 0 0, L_0xfa48a0; 1 drivers
v0xec2ed0_0 .alias "result", 0 0, v0xec3e90_0;
v0xec2f50_0 .alias "sel0", 0 0, v0xec3c00_0;
S_0xec2160 .scope module, "mux1" "mux_1bit" 3 39, 3 2, S_0xec1900;
 .timescale 0 0;
L_0xfa4b70/d .functor NAND 1, L_0xfa4a40, L_0xfa5cc0, C4<1>, C4<1>;
L_0xfa4b70 .delay (20,20,20) L_0xfa4b70/d;
L_0xfa4cc0/d .functor NOT 1, L_0xfa4b70, C4<0>, C4<0>, C4<0>;
L_0xfa4cc0 .delay (10,10,10) L_0xfa4cc0/d;
L_0xfa4df0/d .functor NOT 1, L_0xfa5cc0, C4<0>, C4<0>, C4<0>;
L_0xfa4df0 .delay (10,10,10) L_0xfa4df0/d;
L_0xfa4eb0/d .functor NAND 1, L_0xfa42c0, L_0xfa4df0, C4<1>, C4<1>;
L_0xfa4eb0 .delay (20,20,20) L_0xfa4eb0/d;
L_0xfa5000/d .functor NOT 1, L_0xfa4eb0, C4<0>, C4<0>, C4<0>;
L_0xfa5000 .delay (10,10,10) L_0xfa5000/d;
L_0xfa50f0/d .functor NOR 1, L_0xfa5000, L_0xfa4cc0, C4<0>, C4<0>;
L_0xfa50f0 .delay (20,20,20) L_0xfa50f0/d;
L_0xfa5290/d .functor NOT 1, L_0xfa50f0, C4<0>, C4<0>, C4<0>;
L_0xfa5290 .delay (10,10,10) L_0xfa5290/d;
v0xec2250_0 .net "and_in0ncom", 0 0, L_0xfa5000; 1 drivers
v0xec2310_0 .net "and_in1com", 0 0, L_0xfa4cc0; 1 drivers
v0xec23b0_0 .alias "in0", 0 0, v0xec3db0_0;
v0xec2450_0 .alias "in1", 0 0, v0xec3e90_0;
v0xec24d0_0 .net "nand_in0ncom", 0 0, L_0xfa4eb0; 1 drivers
v0xec2570_0 .net "nand_in1com", 0 0, L_0xfa4b70; 1 drivers
v0xec2610_0 .net "ncom", 0 0, L_0xfa4df0; 1 drivers
v0xec26b0_0 .net "nor_wire", 0 0, L_0xfa50f0; 1 drivers
v0xec2750_0 .alias "result", 0 0, v0xec3f60_0;
v0xec27d0_0 .alias "sel0", 0 0, v0xec3c80_0;
S_0xec19f0 .scope module, "mux2" "mux_1bit" 3 40, 3 2, S_0xec1900;
 .timescale 0 0;
L_0xfa53c0/d .functor NAND 1, C4<0>, L_0xf2c8f0, C4<1>, C4<1>;
L_0xfa53c0 .delay (20,20,20) L_0xfa53c0/d;
L_0xfa5520/d .functor NOT 1, L_0xfa53c0, C4<0>, C4<0>, C4<0>;
L_0xfa5520 .delay (10,10,10) L_0xfa5520/d;
L_0xfa5650/d .functor NOT 1, L_0xf2c8f0, C4<0>, C4<0>, C4<0>;
L_0xfa5650 .delay (10,10,10) L_0xfa5650/d;
L_0xfa5710/d .functor NAND 1, L_0xfa5290, L_0xfa5650, C4<1>, C4<1>;
L_0xfa5710 .delay (20,20,20) L_0xfa5710/d;
L_0xfa5860/d .functor NOT 1, L_0xfa5710, C4<0>, C4<0>, C4<0>;
L_0xfa5860 .delay (10,10,10) L_0xfa5860/d;
L_0xfa5950/d .functor NOR 1, L_0xfa5860, L_0xfa5520, C4<0>, C4<0>;
L_0xfa5950 .delay (20,20,20) L_0xfa5950/d;
L_0xfa5af0/d .functor NOT 1, L_0xfa5950, C4<0>, C4<0>, C4<0>;
L_0xfa5af0 .delay (10,10,10) L_0xfa5af0/d;
v0xec1ae0_0 .net "and_in0ncom", 0 0, L_0xfa5860; 1 drivers
v0xec1b80_0 .net "and_in1com", 0 0, L_0xfa5520; 1 drivers
v0xec1c20_0 .alias "in0", 0 0, v0xec3f60_0;
v0xec1cc0_0 .alias "in1", 0 0, v0xec3ad0_0;
v0xec1d40_0 .net "nand_in0ncom", 0 0, L_0xfa5710; 1 drivers
v0xec1de0_0 .net "nand_in1com", 0 0, L_0xfa53c0; 1 drivers
v0xec1e80_0 .net "ncom", 0 0, L_0xfa5650; 1 drivers
v0xec1f20_0 .net "nor_wire", 0 0, L_0xfa5950; 1 drivers
v0xec1fc0_0 .alias "result", 0 0, v0xec7b90_0;
v0xec2060_0 .alias "sel0", 0 0, v0xec3d00_0;
S_0xec05a0 .scope module, "aluSub" "adder_1bit" 2 77, 4 2, S_0xc56b50;
 .timescale 0 0;
L_0xfa7a00/d .functor NAND 1, L_0xfa8160, L_0xf9ab70, C4<1>, C4<1>;
L_0xfa7a00 .delay (20,20,20) L_0xfa7a00/d;
L_0xfa7b50/d .functor NOT 1, L_0xfa7a00, C4<0>, C4<0>, C4<0>;
L_0xfa7b50 .delay (10,10,10) L_0xfa7b50/d;
L_0xfa7c30/d .functor NAND 1, L_0xfa8200, L_0xfa73c0, C4<1>, C4<1>;
L_0xfa7c30 .delay (20,20,20) L_0xfa7c30/d;
L_0xfa7d80/d .functor NOT 1, L_0xfa7c30, C4<0>, C4<0>, C4<0>;
L_0xfa7d80 .delay (10,10,10) L_0xfa7d80/d;
L_0xfa7e70/d .functor NOR 1, L_0xfa7d80, L_0xfa7b50, C4<0>, C4<0>;
L_0xfa7e70 .delay (20,20,20) L_0xfa7e70/d;
L_0xfa7fe0/d .functor NOT 1, L_0xfa7e70, C4<0>, C4<0>, C4<0>;
L_0xfa7fe0 .delay (10,10,10) L_0xfa7fe0/d;
v0xec1130_0 .net "And_AB", 0 0, L_0xfa7b50; 1 drivers
v0xec11d0_0 .net "And_XorAB_C", 0 0, L_0xfa7d80; 1 drivers
v0xec1270_0 .net "Nand_AB", 0 0, L_0xfa7a00; 1 drivers
v0xec1310_0 .net "Nand_XorAB_C", 0 0, L_0xfa7c30; 1 drivers
v0xec13c0_0 .net "Xor_AB", 0 0, L_0xfa73c0; 1 drivers
v0xec1440_0 .net "a", 0 0, L_0xfa8160; 1 drivers
v0xec1500_0 .alias "b", 0 0, v0xecfaa0_0;
v0xec1580_0 .net "carryin", 0 0, L_0xfa8200; 1 drivers
v0xec1630_0 .alias "carryout", 0 0, v0xecf390_0;
v0xec16b0_0 .net "nco", 0 0, L_0xfa7e70; 1 drivers
v0xec1790_0 .alias "sum", 0 0, v0xecfb20_0;
S_0xec0be0 .scope module, "xor_1" "xor_1bit" 4 13, 5 34, S_0xec05a0;
 .timescale 0 0;
L_0xf49ca0/d .functor NAND 1, L_0xfa8160, L_0xf9ab70, C4<1>, C4<1>;
L_0xf49ca0 .delay (20,20,20) L_0xf49ca0/d;
L_0xf499e0/d .functor NOR 1, L_0xfa8160, L_0xf9ab70, C4<0>, C4<0>;
L_0xf499e0 .delay (20,20,20) L_0xf499e0/d;
L_0xfa7300/d .functor NOT 1, L_0xf499e0, C4<0>, C4<0>, C4<0>;
L_0xfa7300 .delay (10,10,10) L_0xfa7300/d;
L_0xfa7360/d .functor NAND 1, L_0xfa7300, L_0xf49ca0, C4<1>, C4<1>;
L_0xfa7360 .delay (20,20,20) L_0xfa7360/d;
L_0xfa73c0/d .functor NOT 1, L_0xfa7360, C4<0>, C4<0>, C4<0>;
L_0xfa73c0 .delay (10,10,10) L_0xfa73c0/d;
v0xec0cd0_0 .alias "a", 0 0, v0xec1440_0;
v0xec0d70_0 .alias "b", 0 0, v0xecfaa0_0;
v0xec0e10_0 .net "nand_ab", 0 0, L_0xf49ca0; 1 drivers
v0xec0eb0_0 .net "nor_ab", 0 0, L_0xf499e0; 1 drivers
v0xec0f30_0 .net "nxor_ab", 0 0, L_0xfa7360; 1 drivers
v0xec0fd0_0 .net "or_ab", 0 0, L_0xfa7300; 1 drivers
v0xec10b0_0 .alias "result", 0 0, v0xec13c0_0;
S_0xec0690 .scope module, "xor_2" "xor_1bit" 4 14, 5 34, S_0xec05a0;
 .timescale 0 0;
L_0xfa74b0/d .functor NAND 1, L_0xfa73c0, L_0xfa8200, C4<1>, C4<1>;
L_0xfa74b0 .delay (20,20,20) L_0xfa74b0/d;
L_0xfa75e0/d .functor NOR 1, L_0xfa73c0, L_0xfa8200, C4<0>, C4<0>;
L_0xfa75e0 .delay (20,20,20) L_0xfa75e0/d;
L_0xfa7680/d .functor NOT 1, L_0xfa75e0, C4<0>, C4<0>, C4<0>;
L_0xfa7680 .delay (10,10,10) L_0xfa7680/d;
L_0xfa7770/d .functor NAND 1, L_0xfa7680, L_0xfa74b0, C4<1>, C4<1>;
L_0xfa7770 .delay (20,20,20) L_0xfa7770/d;
L_0xfa78b0/d .functor NOT 1, L_0xfa7770, C4<0>, C4<0>, C4<0>;
L_0xfa78b0 .delay (10,10,10) L_0xfa78b0/d;
v0xec0780_0 .alias "a", 0 0, v0xec13c0_0;
v0xec0820_0 .alias "b", 0 0, v0xec1580_0;
v0xec08c0_0 .net "nand_ab", 0 0, L_0xfa74b0; 1 drivers
v0xec0960_0 .net "nor_ab", 0 0, L_0xfa75e0; 1 drivers
v0xec09e0_0 .net "nxor_ab", 0 0, L_0xfa7770; 1 drivers
v0xec0a80_0 .net "or_ab", 0 0, L_0xfa7680; 1 drivers
v0xec0b60_0 .alias "result", 0 0, v0xecfb20_0;
S_0xec0050 .scope module, "xor_overflow" "xor_1bit" 2 80, 5 34, S_0xc56b50;
 .timescale 0 0;
L_0xfa6e00/d .functor NAND 1, L_0xfa87f0, L_0xfa2010, C4<1>, C4<1>;
L_0xfa6e00 .delay (20,20,20) L_0xfa6e00/d;
L_0xfa6ea0/d .functor NOR 1, L_0xfa87f0, L_0xfa2010, C4<0>, C4<0>;
L_0xfa6ea0 .delay (20,20,20) L_0xfa6ea0/d;
L_0xfa6fd0/d .functor NOT 1, L_0xfa6ea0, C4<0>, C4<0>, C4<0>;
L_0xfa6fd0 .delay (10,10,10) L_0xfa6fd0/d;
L_0xfa70e0/d .functor NAND 1, L_0xfa6fd0, L_0xfa6e00, C4<1>, C4<1>;
L_0xfa70e0 .delay (20,20,20) L_0xfa70e0/d;
L_0xfa7240/d .functor NOT 1, L_0xfa70e0, C4<0>, C4<0>, C4<0>;
L_0xfa7240 .delay (10,10,10) L_0xfa7240/d;
v0xec0140_0 .net "a", 0 0, L_0xfa87f0; 1 drivers
v0xec01e0_0 .alias "b", 0 0, v0xe68850_0;
v0xec0280_0 .net "nand_ab", 0 0, L_0xfa6e00; 1 drivers
v0xec0320_0 .net "nor_ab", 0 0, L_0xfa6ea0; 1 drivers
v0xec03a0_0 .net "nxor_ab", 0 0, L_0xfa70e0; 1 drivers
v0xec0440_0 .net "or_ab", 0 0, L_0xfa6fd0; 1 drivers
v0xec0520_0 .alias "result", 0 0, v0xecf790_0;
S_0xebfb20 .scope module, "xor_slt" "xor_1bit" 2 84, 5 34, S_0xc56b50;
 .timescale 0 0;
L_0xf49ff0/d .functor NAND 1, L_0xfa78b0, L_0xfa7240, C4<1>, C4<1>;
L_0xf49ff0 .delay (20,20,20) L_0xf49ff0/d;
L_0xf4a140/d .functor NOR 1, L_0xfa78b0, L_0xfa7240, C4<0>, C4<0>;
L_0xf4a140 .delay (20,20,20) L_0xf4a140/d;
L_0xf4a220/d .functor NOT 1, L_0xf4a140, C4<0>, C4<0>, C4<0>;
L_0xf4a220 .delay (10,10,10) L_0xf4a220/d;
L_0xf4a310/d .functor NAND 1, L_0xf4a220, L_0xf49ff0, C4<1>, C4<1>;
L_0xf4a310 .delay (20,20,20) L_0xf4a310/d;
L_0xfa9110/d .functor NOT 1, L_0xf4a310, C4<0>, C4<0>, C4<0>;
L_0xfa9110 .delay (10,10,10) L_0xfa9110/d;
v0xebfc10_0 .alias "a", 0 0, v0xecfb20_0;
v0xebfcd0_0 .alias "b", 0 0, v0xecf790_0;
v0xebfd70_0 .net "nand_ab", 0 0, L_0xf49ff0; 1 drivers
v0xebfe10_0 .net "nor_ab", 0 0, L_0xf4a140; 1 drivers
v0xebfe90_0 .net "nxor_ab", 0 0, L_0xf4a310; 1 drivers
v0xebff30_0 .net "or_ab", 0 0, L_0xf4a220; 1 drivers
v0xebffd0_0 .alias "result", 0 0, v0xecf9a0_0;
S_0xebf450 .scope module, "sltOut" "mux_1bit" 2 85, 3 2, S_0xc56b50;
 .timescale 0 0;
L_0xfa9220/d .functor NAND 1, L_0xfa9110, L_0xf49730, C4<1>, C4<1>;
L_0xfa9220 .delay (20,20,20) L_0xfa9220/d;
L_0xfa9350/d .functor NOT 1, L_0xfa9220, C4<0>, C4<0>, C4<0>;
L_0xfa9350 .delay (10,10,10) L_0xfa9350/d;
L_0xfa9460/d .functor NOT 1, L_0xf49730, C4<0>, C4<0>, C4<0>;
L_0xfa9460 .delay (10,10,10) L_0xfa9460/d;
L_0xfa9570/d .functor NAND 1, L_0xfa0180, L_0xfa9460, C4<1>, C4<1>;
L_0xfa9570 .delay (20,20,20) L_0xfa9570/d;
L_0xfa9680/d .functor NOT 1, L_0xfa9570, C4<0>, C4<0>, C4<0>;
L_0xfa9680 .delay (10,10,10) L_0xfa9680/d;
L_0xfa97a0/d .functor NOR 1, L_0xfa9680, L_0xfa9350, C4<0>, C4<0>;
L_0xfa97a0 .delay (20,20,20) L_0xfa97a0/d;
L_0xfa9940/d .functor NOT 1, L_0xfa97a0, C4<0>, C4<0>, C4<0>;
L_0xfa9940 .delay (10,10,10) L_0xfa9940/d;
v0xebf540_0 .net "and_in0ncom", 0 0, L_0xfa9680; 1 drivers
v0xebf5c0_0 .net "and_in1com", 0 0, L_0xfa9350; 1 drivers
v0xebf640_0 .alias "in0", 0 0, v0xecf890_0;
v0xebf6e0_0 .alias "in1", 0 0, v0xecf9a0_0;
v0xebf760_0 .net "nand_in0ncom", 0 0, L_0xfa9570; 1 drivers
v0xebf800_0 .net "nand_in1com", 0 0, L_0xfa9220; 1 drivers
v0xebf8a0_0 .net "ncom", 0 0, L_0xfa9460; 1 drivers
v0xebf940_0 .net "nor_wire", 0 0, L_0xfa97a0; 1 drivers
v0xebf9e0_0 .net "result", 0 0, L_0xfa9940; 1 drivers
v0xebfa80_0 .net "sel0", 0 0, L_0xf49730; 1 drivers
S_0xeb8ad0 .scope generate, "ALU4[1]" "ALU4[1]" 2 65, 2 65, S_0xc56b50;
 .timescale 0 0;
P_0xeb74a8 .param/l "i" 2 65, +C4<01>;
S_0xeb8c00 .scope module, "_alu" "ALU_1bit" 2 66, 2 16, S_0xeb8ad0;
 .timescale 0 0;
L_0xeec570/d .functor NOT 1, L_0xef36b0, C4<0>, C4<0>, C4<0>;
L_0xeec570 .delay (10,10,10) L_0xeec570/d;
v0xebe950_0 .net "carryin", 0 0, L_0xef3750; 1 drivers
v0xebe9f0_0 .net "carryout", 0 0, L_0xeef550; 1 drivers
v0xebea70_0 .alias "invertB", 0 0, v0xecf510_0;
v0xebeaf0_0 .alias "muxIndex", 2 0, v0xecf590_0;
v0xebeb70_0 .net "notB", 0 0, L_0xeec570; 1 drivers
v0xebebf0_0 .net "operandA", 0 0, L_0xef3610; 1 drivers
v0xebec70_0 .net "operandB", 0 0, L_0xef36b0; 1 drivers
v0xebed80_0 .alias "othercontrolsignal", 0 0, v0xecf710_0;
v0xebee00_0 .net "result", 0 0, L_0xef2fb0; 1 drivers
v0xebeed0_0 .net "trueB", 0 0, L_0xeee330; 1 drivers
v0xebefb0_0 .net "wAddSub", 0 0, L_0xeeee50; 1 drivers
v0xebf0c0_0 .net "wNandAnd", 0 0, L_0xef0580; 1 drivers
v0xebf240_0 .net "wNorOr", 0 0, L_0xef0fc0; 1 drivers
v0xebf350_0 .net "wXor", 0 0, L_0xeefbb0; 1 drivers
L_0xef30e0 .part v0xecef00_0, 0, 1;
L_0xef3180 .part v0xecef00_0, 1, 1;
L_0xef32b0 .part v0xecef00_0, 2, 1;
S_0xebe1d0 .scope module, "mux_invertB" "mux_1bit" 2 31, 3 2, S_0xeb8c00;
 .timescale 0 0;
L_0xeedda0/d .functor NAND 1, L_0xeec570, v0xecee80_0, C4<1>, C4<1>;
L_0xeedda0 .delay (20,20,20) L_0xeedda0/d;
L_0xeede60/d .functor NOT 1, L_0xeedda0, C4<0>, C4<0>, C4<0>;
L_0xeede60 .delay (10,10,10) L_0xeede60/d;
L_0xeedf40/d .functor NOT 1, v0xecee80_0, C4<0>, C4<0>, C4<0>;
L_0xeedf40 .delay (10,10,10) L_0xeedf40/d;
L_0xeee000/d .functor NAND 1, L_0xef36b0, L_0xeedf40, C4<1>, C4<1>;
L_0xeee000 .delay (20,20,20) L_0xeee000/d;
L_0xeee0c0/d .functor NOT 1, L_0xeee000, C4<0>, C4<0>, C4<0>;
L_0xeee0c0 .delay (10,10,10) L_0xeee0c0/d;
L_0xeee190/d .functor NOR 1, L_0xeee0c0, L_0xeede60, C4<0>, C4<0>;
L_0xeee190 .delay (20,20,20) L_0xeee190/d;
L_0xeee330/d .functor NOT 1, L_0xeee190, C4<0>, C4<0>, C4<0>;
L_0xeee330 .delay (10,10,10) L_0xeee330/d;
v0xebe2c0_0 .net "and_in0ncom", 0 0, L_0xeee0c0; 1 drivers
v0xebe380_0 .net "and_in1com", 0 0, L_0xeede60; 1 drivers
v0xebe420_0 .alias "in0", 0 0, v0xebec70_0;
v0xebe4a0_0 .alias "in1", 0 0, v0xebeb70_0;
v0xebe520_0 .net "nand_in0ncom", 0 0, L_0xeee000; 1 drivers
v0xebe5c0_0 .net "nand_in1com", 0 0, L_0xeedda0; 1 drivers
v0xebe660_0 .net "ncom", 0 0, L_0xeedf40; 1 drivers
v0xebe700_0 .net "nor_wire", 0 0, L_0xeee190; 1 drivers
v0xebe7a0_0 .alias "result", 0 0, v0xebeed0_0;
v0xebe870_0 .alias "sel0", 0 0, v0xecf510_0;
S_0xebce90 .scope module, "adder" "adder_1bit" 2 34, 4 2, S_0xeb8c00;
 .timescale 0 0;
L_0xeeef60/d .functor NAND 1, L_0xef3610, L_0xeee330, C4<1>, C4<1>;
L_0xeeef60 .delay (20,20,20) L_0xeeef60/d;
L_0xeef0d0/d .functor NOT 1, L_0xeeef60, C4<0>, C4<0>, C4<0>;
L_0xeef0d0 .delay (10,10,10) L_0xeef0d0/d;
L_0xeef1e0/d .functor NAND 1, L_0xef3750, L_0xeee8b0, C4<1>, C4<1>;
L_0xeef1e0 .delay (20,20,20) L_0xeef1e0/d;
L_0xeef2a0/d .functor NOT 1, L_0xeef1e0, C4<0>, C4<0>, C4<0>;
L_0xeef2a0 .delay (10,10,10) L_0xeef2a0/d;
L_0xeef3e0/d .functor NOR 1, L_0xeef2a0, L_0xeef0d0, C4<0>, C4<0>;
L_0xeef3e0 .delay (20,20,20) L_0xeef3e0/d;
L_0xeef550/d .functor NOT 1, L_0xeef3e0, C4<0>, C4<0>, C4<0>;
L_0xeef550 .delay (10,10,10) L_0xeef550/d;
v0xebda70_0 .net "And_AB", 0 0, L_0xeef0d0; 1 drivers
v0xebdb10_0 .net "And_XorAB_C", 0 0, L_0xeef2a0; 1 drivers
v0xebdbb0_0 .net "Nand_AB", 0 0, L_0xeeef60; 1 drivers
v0xebdc50_0 .net "Nand_XorAB_C", 0 0, L_0xeef1e0; 1 drivers
v0xebdcd0_0 .net "Xor_AB", 0 0, L_0xeee8b0; 1 drivers
v0xebdda0_0 .alias "a", 0 0, v0xebebf0_0;
v0xebdef0_0 .alias "b", 0 0, v0xebeed0_0;
v0xebdf70_0 .alias "carryin", 0 0, v0xebe950_0;
v0xebdff0_0 .alias "carryout", 0 0, v0xebe9f0_0;
v0xebe070_0 .net "nco", 0 0, L_0xeef3e0; 1 drivers
v0xebe150_0 .alias "sum", 0 0, v0xebefb0_0;
S_0xebd520 .scope module, "xor_1" "xor_1bit" 4 13, 5 34, S_0xebce90;
 .timescale 0 0;
L_0xeee4a0/d .functor NAND 1, L_0xef3610, L_0xeee330, C4<1>, C4<1>;
L_0xeee4a0 .delay (20,20,20) L_0xeee4a0/d;
L_0xeee560/d .functor NOR 1, L_0xef3610, L_0xeee330, C4<0>, C4<0>;
L_0xeee560 .delay (20,20,20) L_0xeee560/d;
L_0xeee640/d .functor NOT 1, L_0xeee560, C4<0>, C4<0>, C4<0>;
L_0xeee640 .delay (10,10,10) L_0xeee640/d;
L_0xeee750/d .functor NAND 1, L_0xeee640, L_0xeee4a0, C4<1>, C4<1>;
L_0xeee750 .delay (20,20,20) L_0xeee750/d;
L_0xeee8b0/d .functor NOT 1, L_0xeee750, C4<0>, C4<0>, C4<0>;
L_0xeee8b0 .delay (10,10,10) L_0xeee8b0/d;
v0xebd610_0 .alias "a", 0 0, v0xebebf0_0;
v0xebd6b0_0 .alias "b", 0 0, v0xebeed0_0;
v0xebd750_0 .net "nand_ab", 0 0, L_0xeee4a0; 1 drivers
v0xebd7f0_0 .net "nor_ab", 0 0, L_0xeee560; 1 drivers
v0xebd870_0 .net "nxor_ab", 0 0, L_0xeee750; 1 drivers
v0xebd910_0 .net "or_ab", 0 0, L_0xeee640; 1 drivers
v0xebd9f0_0 .alias "result", 0 0, v0xebdcd0_0;
S_0xebcf80 .scope module, "xor_2" "xor_1bit" 4 14, 5 34, S_0xebce90;
 .timescale 0 0;
L_0xeee9c0/d .functor NAND 1, L_0xeee8b0, L_0xef3750, C4<1>, C4<1>;
L_0xeee9c0 .delay (20,20,20) L_0xeee9c0/d;
L_0xeeeb10/d .functor NOR 1, L_0xeee8b0, L_0xef3750, C4<0>, C4<0>;
L_0xeeeb10 .delay (20,20,20) L_0xeeeb10/d;
L_0xeeec80/d .functor NOT 1, L_0xeeeb10, C4<0>, C4<0>, C4<0>;
L_0xeeec80 .delay (10,10,10) L_0xeeec80/d;
L_0xeeed40/d .functor NAND 1, L_0xeeec80, L_0xeee9c0, C4<1>, C4<1>;
L_0xeeed40 .delay (20,20,20) L_0xeeed40/d;
L_0xeeee50/d .functor NOT 1, L_0xeeed40, C4<0>, C4<0>, C4<0>;
L_0xeeee50 .delay (10,10,10) L_0xeeee50/d;
v0xebd070_0 .alias "a", 0 0, v0xebdcd0_0;
v0xebd110_0 .alias "b", 0 0, v0xebe950_0;
v0xebd1b0_0 .net "nand_ab", 0 0, L_0xeee9c0; 1 drivers
v0xebd250_0 .net "nor_ab", 0 0, L_0xeeeb10; 1 drivers
v0xebd2d0_0 .net "nxor_ab", 0 0, L_0xeeed40; 1 drivers
v0xebd370_0 .net "or_ab", 0 0, L_0xeeec80; 1 drivers
v0xebd450_0 .alias "result", 0 0, v0xebefb0_0;
S_0xebc940 .scope module, "xor_gate" "xor_1bit" 2 35, 5 34, S_0xeb8c00;
 .timescale 0 0;
L_0xeef710/d .functor NAND 1, L_0xef3610, L_0xef36b0, C4<1>, C4<1>;
L_0xeef710 .delay (20,20,20) L_0xeef710/d;
L_0xeef7d0/d .functor NOR 1, L_0xef3610, L_0xef36b0, C4<0>, C4<0>;
L_0xeef7d0 .delay (20,20,20) L_0xeef7d0/d;
L_0xeef960/d .functor NOT 1, L_0xeef7d0, C4<0>, C4<0>, C4<0>;
L_0xeef960 .delay (10,10,10) L_0xeef960/d;
L_0xeefa50/d .functor NAND 1, L_0xeef960, L_0xeef710, C4<1>, C4<1>;
L_0xeefa50 .delay (20,20,20) L_0xeefa50/d;
L_0xeefbb0/d .functor NOT 1, L_0xeefa50, C4<0>, C4<0>, C4<0>;
L_0xeefbb0 .delay (10,10,10) L_0xeefbb0/d;
v0xebca30_0 .alias "a", 0 0, v0xebebf0_0;
v0xebcab0_0 .alias "b", 0 0, v0xebec70_0;
v0xebcb80_0 .net "nand_ab", 0 0, L_0xeef710; 1 drivers
v0xebcc00_0 .net "nor_ab", 0 0, L_0xeef7d0; 1 drivers
v0xebcc80_0 .net "nxor_ab", 0 0, L_0xeefa50; 1 drivers
v0xebcd00_0 .net "or_ab", 0 0, L_0xeef960; 1 drivers
v0xebcdc0_0 .alias "result", 0 0, v0xebf350_0;
S_0xebbd50 .scope module, "nand_and_gate" "nand_and_1bit" 2 36, 5 18, S_0xeb8c00;
 .timescale 0 0;
L_0xeefd00/d .functor NAND 1, L_0xef3610, L_0xef36b0, C4<1>, C4<1>;
L_0xeefd00 .delay (20,20,20) L_0xeefd00/d;
L_0xeefe30/d .functor NOT 1, L_0xeefd00, C4<0>, C4<0>, C4<0>;
L_0xeefe30 .delay (10,10,10) L_0xeefe30/d;
v0xebc5c0_0 .alias "a", 0 0, v0xebebf0_0;
v0xebc660_0 .net "and_ab", 0 0, L_0xeefe30; 1 drivers
v0xebc6e0_0 .alias "b", 0 0, v0xebec70_0;
v0xebc760_0 .net "nand_ab", 0 0, L_0xeefd00; 1 drivers
v0xebc840_0 .alias "othercontrolsignal", 0 0, v0xecf710_0;
v0xebc8c0_0 .alias "result", 0 0, v0xebf0c0_0;
S_0xebbe40 .scope module, "mux_1" "mux_1bit" 5 30, 3 2, S_0xebbd50;
 .timescale 0 0;
L_0xeeff80/d .functor NAND 1, L_0xeefe30, v0xe68730_0, C4<1>, C4<1>;
L_0xeeff80 .delay (20,20,20) L_0xeeff80/d;
L_0xeeffe0/d .functor NOT 1, L_0xeeff80, C4<0>, C4<0>, C4<0>;
L_0xeeffe0 .delay (10,10,10) L_0xeeffe0/d;
L_0xef00d0/d .functor NOT 1, v0xe68730_0, C4<0>, C4<0>, C4<0>;
L_0xef00d0 .delay (10,10,10) L_0xef00d0/d;
L_0xef0170/d .functor NAND 1, L_0xeefd00, L_0xef00d0, C4<1>, C4<1>;
L_0xef0170 .delay (20,20,20) L_0xef0170/d;
L_0xef02c0/d .functor NOT 1, L_0xef0170, C4<0>, C4<0>, C4<0>;
L_0xef02c0 .delay (10,10,10) L_0xef02c0/d;
L_0xef03e0/d .functor NOR 1, L_0xef02c0, L_0xeeffe0, C4<0>, C4<0>;
L_0xef03e0 .delay (20,20,20) L_0xef03e0/d;
L_0xef0580/d .functor NOT 1, L_0xef03e0, C4<0>, C4<0>, C4<0>;
L_0xef0580 .delay (10,10,10) L_0xef0580/d;
v0xebbf30_0 .net "and_in0ncom", 0 0, L_0xef02c0; 1 drivers
v0xebbfb0_0 .net "and_in1com", 0 0, L_0xeeffe0; 1 drivers
v0xebc030_0 .alias "in0", 0 0, v0xebc760_0;
v0xebc0d0_0 .alias "in1", 0 0, v0xebc660_0;
v0xebc150_0 .net "nand_in0ncom", 0 0, L_0xef0170; 1 drivers
v0xebc1f0_0 .net "nand_in1com", 0 0, L_0xeeff80; 1 drivers
v0xebc2d0_0 .net "ncom", 0 0, L_0xef00d0; 1 drivers
v0xebc370_0 .net "nor_wire", 0 0, L_0xef03e0; 1 drivers
v0xebc410_0 .alias "result", 0 0, v0xebf0c0_0;
v0xebc4e0_0 .alias "sel0", 0 0, v0xecf710_0;
S_0xebb2b0 .scope module, "nor_or_gate" "nor_or_1bit" 2 37, 5 2, S_0xeb8c00;
 .timescale 0 0;
L_0xef06b0/d .functor NOR 1, L_0xef3610, L_0xef36b0, C4<0>, C4<0>;
L_0xef06b0 .delay (20,20,20) L_0xef06b0/d;
L_0xef07e0/d .functor NOT 1, L_0xef06b0, C4<0>, C4<0>, C4<0>;
L_0xef07e0 .delay (10,10,10) L_0xef07e0/d;
v0xebba30_0 .alias "a", 0 0, v0xebebf0_0;
v0xebbab0_0 .alias "b", 0 0, v0xebec70_0;
v0xebbb50_0 .net "nor_ab", 0 0, L_0xef06b0; 1 drivers
v0xebbbd0_0 .net "or_ab", 0 0, L_0xef07e0; 1 drivers
v0xebbc50_0 .alias "othercontrolsignal", 0 0, v0xecf710_0;
v0xebbcd0_0 .alias "result", 0 0, v0xebf240_0;
S_0xebb3a0 .scope module, "mux_1" "mux_1bit" 5 14, 3 2, S_0xebb2b0;
 .timescale 0 0;
L_0xef0930/d .functor NAND 1, L_0xef07e0, v0xe68730_0, C4<1>, C4<1>;
L_0xef0930 .delay (20,20,20) L_0xef0930/d;
L_0xef09f0/d .functor NOT 1, L_0xef0930, C4<0>, C4<0>, C4<0>;
L_0xef09f0 .delay (10,10,10) L_0xef09f0/d;
L_0xef0b20/d .functor NOT 1, v0xe68730_0, C4<0>, C4<0>, C4<0>;
L_0xef0b20 .delay (10,10,10) L_0xef0b20/d;
L_0xef0be0/d .functor NAND 1, L_0xef06b0, L_0xef0b20, C4<1>, C4<1>;
L_0xef0be0 .delay (20,20,20) L_0xef0be0/d;
L_0xef0d30/d .functor NOT 1, L_0xef0be0, C4<0>, C4<0>, C4<0>;
L_0xef0d30 .delay (10,10,10) L_0xef0d30/d;
L_0xef0e20/d .functor NOR 1, L_0xef0d30, L_0xef09f0, C4<0>, C4<0>;
L_0xef0e20 .delay (20,20,20) L_0xef0e20/d;
L_0xef0fc0/d .functor NOT 1, L_0xef0e20, C4<0>, C4<0>, C4<0>;
L_0xef0fc0 .delay (10,10,10) L_0xef0fc0/d;
v0xebb490_0 .net "and_in0ncom", 0 0, L_0xef0d30; 1 drivers
v0xebb510_0 .net "and_in1com", 0 0, L_0xef09f0; 1 drivers
v0xebb590_0 .alias "in0", 0 0, v0xebbb50_0;
v0xebb610_0 .alias "in1", 0 0, v0xebbbd0_0;
v0xebb690_0 .net "nand_in0ncom", 0 0, L_0xef0be0; 1 drivers
v0xebb710_0 .net "nand_in1com", 0 0, L_0xef0930; 1 drivers
v0xebb790_0 .net "ncom", 0 0, L_0xef0b20; 1 drivers
v0xebb810_0 .net "nor_wire", 0 0, L_0xef0e20; 1 drivers
v0xebb8e0_0 .alias "result", 0 0, v0xebf240_0;
v0xebb9b0_0 .alias "sel0", 0 0, v0xecf710_0;
S_0xeb8cf0 .scope module, "mainMux" "mux_alu" 2 39, 3 22, S_0xeb8c00;
 .timescale 0 0;
v0xebab00_0 .alias "in0", 0 0, v0xebefb0_0;
v0xebabb0_0 .alias "in1", 0 0, v0xebf350_0;
v0xebac60_0 .alias "in2", 0 0, v0xebf0c0_0;
v0xebad10_0 .alias "in3", 0 0, v0xebf240_0;
v0xebadf0_0 .net "in4", 0 0, C4<0>; 1 drivers
v0xebaea0_0 .alias "result", 0 0, v0xebee00_0;
v0xebaf20_0 .net "sel0", 0 0, L_0xef30e0; 1 drivers
v0xebafa0_0 .net "sel1", 0 0, L_0xef3180; 1 drivers
v0xebb020_0 .net "sel2", 0 0, L_0xef32b0; 1 drivers
v0xebb0d0_0 .net "w0", 0 0, L_0xef1780; 1 drivers
v0xebb1b0_0 .net "w1", 0 0, L_0xef1f00; 1 drivers
v0xebb230_0 .net "w2", 0 0, L_0xef2750; 1 drivers
S_0xeba3b0 .scope module, "mux00" "mux_1bit" 3 37, 3 2, S_0xeb8cf0;
 .timescale 0 0;
L_0xef10f0/d .functor NAND 1, L_0xeefbb0, L_0xef30e0, C4<1>, C4<1>;
L_0xef10f0 .delay (20,20,20) L_0xef10f0/d;
L_0xef11b0/d .functor NOT 1, L_0xef10f0, C4<0>, C4<0>, C4<0>;
L_0xef11b0 .delay (10,10,10) L_0xef11b0/d;
L_0xef12e0/d .functor NOT 1, L_0xef30e0, C4<0>, C4<0>, C4<0>;
L_0xef12e0 .delay (10,10,10) L_0xef12e0/d;
L_0xef1430/d .functor NAND 1, L_0xeeee50, L_0xef12e0, C4<1>, C4<1>;
L_0xef1430 .delay (20,20,20) L_0xef1430/d;
L_0xef14f0/d .functor NOT 1, L_0xef1430, C4<0>, C4<0>, C4<0>;
L_0xef14f0 .delay (10,10,10) L_0xef14f0/d;
L_0xef15e0/d .functor NOR 1, L_0xef14f0, L_0xef11b0, C4<0>, C4<0>;
L_0xef15e0 .delay (20,20,20) L_0xef15e0/d;
L_0xef1780/d .functor NOT 1, L_0xef15e0, C4<0>, C4<0>, C4<0>;
L_0xef1780 .delay (10,10,10) L_0xef1780/d;
v0xeba4a0_0 .net "and_in0ncom", 0 0, L_0xef14f0; 1 drivers
v0xeba560_0 .net "and_in1com", 0 0, L_0xef11b0; 1 drivers
v0xeba600_0 .alias "in0", 0 0, v0xebefb0_0;
v0xeba6a0_0 .alias "in1", 0 0, v0xebf350_0;
v0xeba720_0 .net "nand_in0ncom", 0 0, L_0xef1430; 1 drivers
v0xeba7c0_0 .net "nand_in1com", 0 0, L_0xef10f0; 1 drivers
v0xeba860_0 .net "ncom", 0 0, L_0xef12e0; 1 drivers
v0xeba900_0 .net "nor_wire", 0 0, L_0xef15e0; 1 drivers
v0xeba9a0_0 .alias "result", 0 0, v0xebb0d0_0;
v0xebaa20_0 .alias "sel0", 0 0, v0xebaf20_0;
S_0xeb9c60 .scope module, "mux01" "mux_1bit" 3 38, 3 2, S_0xeb8cf0;
 .timescale 0 0;
L_0xef18b0/d .functor NAND 1, L_0xef0fc0, L_0xef30e0, C4<1>, C4<1>;
L_0xef18b0 .delay (20,20,20) L_0xef18b0/d;
L_0xef1970/d .functor NOT 1, L_0xef18b0, C4<0>, C4<0>, C4<0>;
L_0xef1970 .delay (10,10,10) L_0xef1970/d;
L_0xef1aa0/d .functor NOT 1, L_0xef30e0, C4<0>, C4<0>, C4<0>;
L_0xef1aa0 .delay (10,10,10) L_0xef1aa0/d;
L_0xef1b60/d .functor NAND 1, L_0xef0580, L_0xef1aa0, C4<1>, C4<1>;
L_0xef1b60 .delay (20,20,20) L_0xef1b60/d;
L_0xef1c70/d .functor NOT 1, L_0xef1b60, C4<0>, C4<0>, C4<0>;
L_0xef1c70 .delay (10,10,10) L_0xef1c70/d;
L_0xef1d60/d .functor NOR 1, L_0xef1c70, L_0xef1970, C4<0>, C4<0>;
L_0xef1d60 .delay (20,20,20) L_0xef1d60/d;
L_0xef1f00/d .functor NOT 1, L_0xef1d60, C4<0>, C4<0>, C4<0>;
L_0xef1f00 .delay (10,10,10) L_0xef1f00/d;
v0xeb9d50_0 .net "and_in0ncom", 0 0, L_0xef1c70; 1 drivers
v0xeb9e10_0 .net "and_in1com", 0 0, L_0xef1970; 1 drivers
v0xeb9eb0_0 .alias "in0", 0 0, v0xebf0c0_0;
v0xeb9f50_0 .alias "in1", 0 0, v0xebf240_0;
v0xeb9fd0_0 .net "nand_in0ncom", 0 0, L_0xef1b60; 1 drivers
v0xeba070_0 .net "nand_in1com", 0 0, L_0xef18b0; 1 drivers
v0xeba110_0 .net "ncom", 0 0, L_0xef1aa0; 1 drivers
v0xeba1b0_0 .net "nor_wire", 0 0, L_0xef1d60; 1 drivers
v0xeba250_0 .alias "result", 0 0, v0xebb1b0_0;
v0xeba2d0_0 .alias "sel0", 0 0, v0xebaf20_0;
S_0xeb9510 .scope module, "mux1" "mux_1bit" 3 39, 3 2, S_0xeb8cf0;
 .timescale 0 0;
L_0xef2030/d .functor NAND 1, L_0xef1f00, L_0xef3180, C4<1>, C4<1>;
L_0xef2030 .delay (20,20,20) L_0xef2030/d;
L_0xef2180/d .functor NOT 1, L_0xef2030, C4<0>, C4<0>, C4<0>;
L_0xef2180 .delay (10,10,10) L_0xef2180/d;
L_0xef22b0/d .functor NOT 1, L_0xef3180, C4<0>, C4<0>, C4<0>;
L_0xef22b0 .delay (10,10,10) L_0xef22b0/d;
L_0xef2370/d .functor NAND 1, L_0xef1780, L_0xef22b0, C4<1>, C4<1>;
L_0xef2370 .delay (20,20,20) L_0xef2370/d;
L_0xef24c0/d .functor NOT 1, L_0xef2370, C4<0>, C4<0>, C4<0>;
L_0xef24c0 .delay (10,10,10) L_0xef24c0/d;
L_0xef25b0/d .functor NOR 1, L_0xef24c0, L_0xef2180, C4<0>, C4<0>;
L_0xef25b0 .delay (20,20,20) L_0xef25b0/d;
L_0xef2750/d .functor NOT 1, L_0xef25b0, C4<0>, C4<0>, C4<0>;
L_0xef2750 .delay (10,10,10) L_0xef2750/d;
v0xeb9600_0 .net "and_in0ncom", 0 0, L_0xef24c0; 1 drivers
v0xeb96c0_0 .net "and_in1com", 0 0, L_0xef2180; 1 drivers
v0xeb9760_0 .alias "in0", 0 0, v0xebb0d0_0;
v0xeb9800_0 .alias "in1", 0 0, v0xebb1b0_0;
v0xeb9880_0 .net "nand_in0ncom", 0 0, L_0xef2370; 1 drivers
v0xeb9920_0 .net "nand_in1com", 0 0, L_0xef2030; 1 drivers
v0xeb99c0_0 .net "ncom", 0 0, L_0xef22b0; 1 drivers
v0xeb9a60_0 .net "nor_wire", 0 0, L_0xef25b0; 1 drivers
v0xeb9b00_0 .alias "result", 0 0, v0xebb230_0;
v0xeb9b80_0 .alias "sel0", 0 0, v0xebafa0_0;
S_0xeb8de0 .scope module, "mux2" "mux_1bit" 3 40, 3 2, S_0xeb8cf0;
 .timescale 0 0;
L_0xef2880/d .functor NAND 1, C4<0>, L_0xef32b0, C4<1>, C4<1>;
L_0xef2880 .delay (20,20,20) L_0xef2880/d;
L_0xef29e0/d .functor NOT 1, L_0xef2880, C4<0>, C4<0>, C4<0>;
L_0xef29e0 .delay (10,10,10) L_0xef29e0/d;
L_0xef2b10/d .functor NOT 1, L_0xef32b0, C4<0>, C4<0>, C4<0>;
L_0xef2b10 .delay (10,10,10) L_0xef2b10/d;
L_0xef2bd0/d .functor NAND 1, L_0xef2750, L_0xef2b10, C4<1>, C4<1>;
L_0xef2bd0 .delay (20,20,20) L_0xef2bd0/d;
L_0xef2d20/d .functor NOT 1, L_0xef2bd0, C4<0>, C4<0>, C4<0>;
L_0xef2d20 .delay (10,10,10) L_0xef2d20/d;
L_0xef2e10/d .functor NOR 1, L_0xef2d20, L_0xef29e0, C4<0>, C4<0>;
L_0xef2e10 .delay (20,20,20) L_0xef2e10/d;
L_0xef2fb0/d .functor NOT 1, L_0xef2e10, C4<0>, C4<0>, C4<0>;
L_0xef2fb0 .delay (10,10,10) L_0xef2fb0/d;
v0xeb8ed0_0 .net "and_in0ncom", 0 0, L_0xef2d20; 1 drivers
v0xeb8f50_0 .net "and_in1com", 0 0, L_0xef29e0; 1 drivers
v0xeb8ff0_0 .alias "in0", 0 0, v0xebb230_0;
v0xeb9090_0 .alias "in1", 0 0, v0xebadf0_0;
v0xeb9110_0 .net "nand_in0ncom", 0 0, L_0xef2bd0; 1 drivers
v0xeb91b0_0 .net "nand_in1com", 0 0, L_0xef2880; 1 drivers
v0xeb9290_0 .net "ncom", 0 0, L_0xef2b10; 1 drivers
v0xeb9330_0 .net "nor_wire", 0 0, L_0xef2e10; 1 drivers
v0xeb93d0_0 .alias "result", 0 0, v0xebee00_0;
v0xeb9470_0 .alias "sel0", 0 0, v0xebb020_0;
S_0xeb2150 .scope generate, "ALU4[2]" "ALU4[2]" 2 65, 2 65, S_0xc56b50;
 .timescale 0 0;
P_0xeb0b28 .param/l "i" 2 65, +C4<010>;
S_0xeb2280 .scope module, "_alu" "ALU_1bit" 2 66, 2 16, S_0xeb2150;
 .timescale 0 0;
L_0xef37f0/d .functor NOT 1, L_0xef9260, C4<0>, C4<0>, C4<0>;
L_0xef37f0 .delay (10,10,10) L_0xef37f0/d;
v0xeb7fd0_0 .net "carryin", 0 0, L_0xef9350; 1 drivers
v0xeb8070_0 .net "carryout", 0 0, L_0xef5050; 1 drivers
v0xeb80f0_0 .alias "invertB", 0 0, v0xecf510_0;
v0xeb8170_0 .alias "muxIndex", 2 0, v0xecf590_0;
v0xeb81f0_0 .net "notB", 0 0, L_0xef37f0; 1 drivers
v0xeb8270_0 .net "operandA", 0 0, L_0xef91c0; 1 drivers
v0xeb82f0_0 .net "operandB", 0 0, L_0xef9260; 1 drivers
v0xeb8400_0 .alias "othercontrolsignal", 0 0, v0xecf710_0;
v0xeb8480_0 .net "result", 0 0, L_0xef8b40; 1 drivers
v0xeb8550_0 .net "trueB", 0 0, L_0xef3e90; 1 drivers
v0xeb8630_0 .net "wAddSub", 0 0, L_0xef49b0; 1 drivers
v0xeb8740_0 .net "wNandAnd", 0 0, L_0xef6110; 1 drivers
v0xeb88c0_0 .net "wNorOr", 0 0, L_0xef6b50; 1 drivers
v0xeb89d0_0 .net "wXor", 0 0, L_0xef56b0; 1 drivers
L_0xef8c70 .part v0xecef00_0, 0, 1;
L_0xef8d10 .part v0xecef00_0, 1, 1;
L_0xef8e40 .part v0xecef00_0, 2, 1;
S_0xeb7850 .scope module, "mux_invertB" "mux_1bit" 2 31, 3 2, S_0xeb2280;
 .timescale 0 0;
L_0xef3890/d .functor NAND 1, L_0xef37f0, v0xecee80_0, C4<1>, C4<1>;
L_0xef3890 .delay (20,20,20) L_0xef3890/d;
L_0xef3950/d .functor NOT 1, L_0xef3890, C4<0>, C4<0>, C4<0>;
L_0xef3950 .delay (10,10,10) L_0xef3950/d;
L_0xef3a30/d .functor NOT 1, v0xecee80_0, C4<0>, C4<0>, C4<0>;
L_0xef3a30 .delay (10,10,10) L_0xef3a30/d;
L_0xef3af0/d .functor NAND 1, L_0xef9260, L_0xef3a30, C4<1>, C4<1>;
L_0xef3af0 .delay (20,20,20) L_0xef3af0/d;
L_0xef3c00/d .functor NOT 1, L_0xef3af0, C4<0>, C4<0>, C4<0>;
L_0xef3c00 .delay (10,10,10) L_0xef3c00/d;
L_0xef3cf0/d .functor NOR 1, L_0xef3c00, L_0xef3950, C4<0>, C4<0>;
L_0xef3cf0 .delay (20,20,20) L_0xef3cf0/d;
L_0xef3e90/d .functor NOT 1, L_0xef3cf0, C4<0>, C4<0>, C4<0>;
L_0xef3e90 .delay (10,10,10) L_0xef3e90/d;
v0xeb7940_0 .net "and_in0ncom", 0 0, L_0xef3c00; 1 drivers
v0xeb7a00_0 .net "and_in1com", 0 0, L_0xef3950; 1 drivers
v0xeb7aa0_0 .alias "in0", 0 0, v0xeb82f0_0;
v0xeb7b20_0 .alias "in1", 0 0, v0xeb81f0_0;
v0xeb7ba0_0 .net "nand_in0ncom", 0 0, L_0xef3af0; 1 drivers
v0xeb7c40_0 .net "nand_in1com", 0 0, L_0xef3890; 1 drivers
v0xeb7ce0_0 .net "ncom", 0 0, L_0xef3a30; 1 drivers
v0xeb7d80_0 .net "nor_wire", 0 0, L_0xef3cf0; 1 drivers
v0xeb7e20_0 .alias "result", 0 0, v0xeb8550_0;
v0xeb7ef0_0 .alias "sel0", 0 0, v0xecf510_0;
S_0xeb6510 .scope module, "adder" "adder_1bit" 2 34, 4 2, S_0xeb2280;
 .timescale 0 0;
L_0xef4ac0/d .functor NAND 1, L_0xef91c0, L_0xef3e90, C4<1>, C4<1>;
L_0xef4ac0 .delay (20,20,20) L_0xef4ac0/d;
L_0xef4c30/d .functor NOT 1, L_0xef4ac0, C4<0>, C4<0>, C4<0>;
L_0xef4c30 .delay (10,10,10) L_0xef4c30/d;
L_0xef4d40/d .functor NAND 1, L_0xef9350, L_0xef4410, C4<1>, C4<1>;
L_0xef4d40 .delay (20,20,20) L_0xef4d40/d;
L_0xef4e00/d .functor NOT 1, L_0xef4d40, C4<0>, C4<0>, C4<0>;
L_0xef4e00 .delay (10,10,10) L_0xef4e00/d;
L_0xef4f10/d .functor NOR 1, L_0xef4e00, L_0xef4c30, C4<0>, C4<0>;
L_0xef4f10 .delay (20,20,20) L_0xef4f10/d;
L_0xef5050/d .functor NOT 1, L_0xef4f10, C4<0>, C4<0>, C4<0>;
L_0xef5050 .delay (10,10,10) L_0xef5050/d;
v0xeb70f0_0 .net "And_AB", 0 0, L_0xef4c30; 1 drivers
v0xeb7190_0 .net "And_XorAB_C", 0 0, L_0xef4e00; 1 drivers
v0xeb7230_0 .net "Nand_AB", 0 0, L_0xef4ac0; 1 drivers
v0xeb72d0_0 .net "Nand_XorAB_C", 0 0, L_0xef4d40; 1 drivers
v0xeb7350_0 .net "Xor_AB", 0 0, L_0xef4410; 1 drivers
v0xeb7420_0 .alias "a", 0 0, v0xeb8270_0;
v0xeb7570_0 .alias "b", 0 0, v0xeb8550_0;
v0xeb75f0_0 .alias "carryin", 0 0, v0xeb7fd0_0;
v0xeb7670_0 .alias "carryout", 0 0, v0xeb8070_0;
v0xeb76f0_0 .net "nco", 0 0, L_0xef4f10; 1 drivers
v0xeb77d0_0 .alias "sum", 0 0, v0xeb8630_0;
S_0xeb6ba0 .scope module, "xor_1" "xor_1bit" 4 13, 5 34, S_0xeb6510;
 .timescale 0 0;
L_0xef4000/d .functor NAND 1, L_0xef91c0, L_0xef3e90, C4<1>, C4<1>;
L_0xef4000 .delay (20,20,20) L_0xef4000/d;
L_0xef40c0/d .functor NOR 1, L_0xef91c0, L_0xef3e90, C4<0>, C4<0>;
L_0xef40c0 .delay (20,20,20) L_0xef40c0/d;
L_0xef41a0/d .functor NOT 1, L_0xef40c0, C4<0>, C4<0>, C4<0>;
L_0xef41a0 .delay (10,10,10) L_0xef41a0/d;
L_0xef42b0/d .functor NAND 1, L_0xef41a0, L_0xef4000, C4<1>, C4<1>;
L_0xef42b0 .delay (20,20,20) L_0xef42b0/d;
L_0xef4410/d .functor NOT 1, L_0xef42b0, C4<0>, C4<0>, C4<0>;
L_0xef4410 .delay (10,10,10) L_0xef4410/d;
v0xeb6c90_0 .alias "a", 0 0, v0xeb8270_0;
v0xeb6d30_0 .alias "b", 0 0, v0xeb8550_0;
v0xeb6dd0_0 .net "nand_ab", 0 0, L_0xef4000; 1 drivers
v0xeb6e70_0 .net "nor_ab", 0 0, L_0xef40c0; 1 drivers
v0xeb6ef0_0 .net "nxor_ab", 0 0, L_0xef42b0; 1 drivers
v0xeb6f90_0 .net "or_ab", 0 0, L_0xef41a0; 1 drivers
v0xeb7070_0 .alias "result", 0 0, v0xeb7350_0;
S_0xeb6600 .scope module, "xor_2" "xor_1bit" 4 14, 5 34, S_0xeb6510;
 .timescale 0 0;
L_0xef4520/d .functor NAND 1, L_0xef4410, L_0xef9350, C4<1>, C4<1>;
L_0xef4520 .delay (20,20,20) L_0xef4520/d;
L_0xef4670/d .functor NOR 1, L_0xef4410, L_0xef9350, C4<0>, C4<0>;
L_0xef4670 .delay (20,20,20) L_0xef4670/d;
L_0xef47e0/d .functor NOT 1, L_0xef4670, C4<0>, C4<0>, C4<0>;
L_0xef47e0 .delay (10,10,10) L_0xef47e0/d;
L_0xef48a0/d .functor NAND 1, L_0xef47e0, L_0xef4520, C4<1>, C4<1>;
L_0xef48a0 .delay (20,20,20) L_0xef48a0/d;
L_0xef49b0/d .functor NOT 1, L_0xef48a0, C4<0>, C4<0>, C4<0>;
L_0xef49b0 .delay (10,10,10) L_0xef49b0/d;
v0xeb66f0_0 .alias "a", 0 0, v0xeb7350_0;
v0xeb6790_0 .alias "b", 0 0, v0xeb7fd0_0;
v0xeb6830_0 .net "nand_ab", 0 0, L_0xef4520; 1 drivers
v0xeb68d0_0 .net "nor_ab", 0 0, L_0xef4670; 1 drivers
v0xeb6950_0 .net "nxor_ab", 0 0, L_0xef48a0; 1 drivers
v0xeb69f0_0 .net "or_ab", 0 0, L_0xef47e0; 1 drivers
v0xeb6ad0_0 .alias "result", 0 0, v0xeb8630_0;
S_0xeb5fc0 .scope module, "xor_gate" "xor_1bit" 2 35, 5 34, S_0xeb2280;
 .timescale 0 0;
L_0xef5210/d .functor NAND 1, L_0xef91c0, L_0xef9260, C4<1>, C4<1>;
L_0xef5210 .delay (20,20,20) L_0xef5210/d;
L_0xef52d0/d .functor NOR 1, L_0xef91c0, L_0xef9260, C4<0>, C4<0>;
L_0xef52d0 .delay (20,20,20) L_0xef52d0/d;
L_0xef5460/d .functor NOT 1, L_0xef52d0, C4<0>, C4<0>, C4<0>;
L_0xef5460 .delay (10,10,10) L_0xef5460/d;
L_0xef5550/d .functor NAND 1, L_0xef5460, L_0xef5210, C4<1>, C4<1>;
L_0xef5550 .delay (20,20,20) L_0xef5550/d;
L_0xef56b0/d .functor NOT 1, L_0xef5550, C4<0>, C4<0>, C4<0>;
L_0xef56b0 .delay (10,10,10) L_0xef56b0/d;
v0xeb60b0_0 .alias "a", 0 0, v0xeb8270_0;
v0xeb6130_0 .alias "b", 0 0, v0xeb82f0_0;
v0xeb6200_0 .net "nand_ab", 0 0, L_0xef5210; 1 drivers
v0xeb6280_0 .net "nor_ab", 0 0, L_0xef52d0; 1 drivers
v0xeb6300_0 .net "nxor_ab", 0 0, L_0xef5550; 1 drivers
v0xeb6380_0 .net "or_ab", 0 0, L_0xef5460; 1 drivers
v0xeb6440_0 .alias "result", 0 0, v0xeb89d0_0;
S_0xeb53d0 .scope module, "nand_and_gate" "nand_and_1bit" 2 36, 5 18, S_0xeb2280;
 .timescale 0 0;
L_0xef5800/d .functor NAND 1, L_0xef91c0, L_0xef9260, C4<1>, C4<1>;
L_0xef5800 .delay (20,20,20) L_0xef5800/d;
L_0xef5930/d .functor NOT 1, L_0xef5800, C4<0>, C4<0>, C4<0>;
L_0xef5930 .delay (10,10,10) L_0xef5930/d;
v0xeb5c40_0 .alias "a", 0 0, v0xeb8270_0;
v0xeb5ce0_0 .net "and_ab", 0 0, L_0xef5930; 1 drivers
v0xeb5d60_0 .alias "b", 0 0, v0xeb82f0_0;
v0xeb5de0_0 .net "nand_ab", 0 0, L_0xef5800; 1 drivers
v0xeb5ec0_0 .alias "othercontrolsignal", 0 0, v0xecf710_0;
v0xeb5f40_0 .alias "result", 0 0, v0xeb8740_0;
S_0xeb54c0 .scope module, "mux_1" "mux_1bit" 5 30, 3 2, S_0xeb53d0;
 .timescale 0 0;
L_0xef5a80/d .functor NAND 1, L_0xef5930, v0xe68730_0, C4<1>, C4<1>;
L_0xef5a80 .delay (20,20,20) L_0xef5a80/d;
L_0xef5b40/d .functor NOT 1, L_0xef5a80, C4<0>, C4<0>, C4<0>;
L_0xef5b40 .delay (10,10,10) L_0xef5b40/d;
L_0xef5c70/d .functor NOT 1, v0xe68730_0, C4<0>, C4<0>, C4<0>;
L_0xef5c70 .delay (10,10,10) L_0xef5c70/d;
L_0xef5d30/d .functor NAND 1, L_0xef5800, L_0xef5c70, C4<1>, C4<1>;
L_0xef5d30 .delay (20,20,20) L_0xef5d30/d;
L_0xef5e80/d .functor NOT 1, L_0xef5d30, C4<0>, C4<0>, C4<0>;
L_0xef5e80 .delay (10,10,10) L_0xef5e80/d;
L_0xef5f70/d .functor NOR 1, L_0xef5e80, L_0xef5b40, C4<0>, C4<0>;
L_0xef5f70 .delay (20,20,20) L_0xef5f70/d;
L_0xef6110/d .functor NOT 1, L_0xef5f70, C4<0>, C4<0>, C4<0>;
L_0xef6110 .delay (10,10,10) L_0xef6110/d;
v0xeb55b0_0 .net "and_in0ncom", 0 0, L_0xef5e80; 1 drivers
v0xeb5630_0 .net "and_in1com", 0 0, L_0xef5b40; 1 drivers
v0xeb56b0_0 .alias "in0", 0 0, v0xeb5de0_0;
v0xeb5750_0 .alias "in1", 0 0, v0xeb5ce0_0;
v0xeb57d0_0 .net "nand_in0ncom", 0 0, L_0xef5d30; 1 drivers
v0xeb5870_0 .net "nand_in1com", 0 0, L_0xef5a80; 1 drivers
v0xeb5950_0 .net "ncom", 0 0, L_0xef5c70; 1 drivers
v0xeb59f0_0 .net "nor_wire", 0 0, L_0xef5f70; 1 drivers
v0xeb5a90_0 .alias "result", 0 0, v0xeb8740_0;
v0xeb5b60_0 .alias "sel0", 0 0, v0xecf710_0;
S_0xeb4930 .scope module, "nor_or_gate" "nor_or_1bit" 2 37, 5 2, S_0xeb2280;
 .timescale 0 0;
L_0xef6240/d .functor NOR 1, L_0xef91c0, L_0xef9260, C4<0>, C4<0>;
L_0xef6240 .delay (20,20,20) L_0xef6240/d;
L_0xef6370/d .functor NOT 1, L_0xef6240, C4<0>, C4<0>, C4<0>;
L_0xef6370 .delay (10,10,10) L_0xef6370/d;
v0xeb50b0_0 .alias "a", 0 0, v0xeb8270_0;
v0xeb5130_0 .alias "b", 0 0, v0xeb82f0_0;
v0xeb51d0_0 .net "nor_ab", 0 0, L_0xef6240; 1 drivers
v0xeb5250_0 .net "or_ab", 0 0, L_0xef6370; 1 drivers
v0xeb52d0_0 .alias "othercontrolsignal", 0 0, v0xecf710_0;
v0xeb5350_0 .alias "result", 0 0, v0xeb88c0_0;
S_0xeb4a20 .scope module, "mux_1" "mux_1bit" 5 14, 3 2, S_0xeb4930;
 .timescale 0 0;
L_0xef64c0/d .functor NAND 1, L_0xef6370, v0xe68730_0, C4<1>, C4<1>;
L_0xef64c0 .delay (20,20,20) L_0xef64c0/d;
L_0xef6580/d .functor NOT 1, L_0xef64c0, C4<0>, C4<0>, C4<0>;
L_0xef6580 .delay (10,10,10) L_0xef6580/d;
L_0xef66b0/d .functor NOT 1, v0xe68730_0, C4<0>, C4<0>, C4<0>;
L_0xef66b0 .delay (10,10,10) L_0xef66b0/d;
L_0xef6770/d .functor NAND 1, L_0xef6240, L_0xef66b0, C4<1>, C4<1>;
L_0xef6770 .delay (20,20,20) L_0xef6770/d;
L_0xef68c0/d .functor NOT 1, L_0xef6770, C4<0>, C4<0>, C4<0>;
L_0xef68c0 .delay (10,10,10) L_0xef68c0/d;
L_0xef69b0/d .functor NOR 1, L_0xef68c0, L_0xef6580, C4<0>, C4<0>;
L_0xef69b0 .delay (20,20,20) L_0xef69b0/d;
L_0xef6b50/d .functor NOT 1, L_0xef69b0, C4<0>, C4<0>, C4<0>;
L_0xef6b50 .delay (10,10,10) L_0xef6b50/d;
v0xeb4b10_0 .net "and_in0ncom", 0 0, L_0xef68c0; 1 drivers
v0xeb4b90_0 .net "and_in1com", 0 0, L_0xef6580; 1 drivers
v0xeb4c10_0 .alias "in0", 0 0, v0xeb51d0_0;
v0xeb4c90_0 .alias "in1", 0 0, v0xeb5250_0;
v0xeb4d10_0 .net "nand_in0ncom", 0 0, L_0xef6770; 1 drivers
v0xeb4d90_0 .net "nand_in1com", 0 0, L_0xef64c0; 1 drivers
v0xeb4e10_0 .net "ncom", 0 0, L_0xef66b0; 1 drivers
v0xeb4e90_0 .net "nor_wire", 0 0, L_0xef69b0; 1 drivers
v0xeb4f60_0 .alias "result", 0 0, v0xeb88c0_0;
v0xeb5030_0 .alias "sel0", 0 0, v0xecf710_0;
S_0xeb2370 .scope module, "mainMux" "mux_alu" 2 39, 3 22, S_0xeb2280;
 .timescale 0 0;
v0xeb4180_0 .alias "in0", 0 0, v0xeb8630_0;
v0xeb4230_0 .alias "in1", 0 0, v0xeb89d0_0;
v0xeb42e0_0 .alias "in2", 0 0, v0xeb8740_0;
v0xeb4390_0 .alias "in3", 0 0, v0xeb88c0_0;
v0xeb4470_0 .net "in4", 0 0, C4<0>; 1 drivers
v0xeb4520_0 .alias "result", 0 0, v0xeb8480_0;
v0xeb45a0_0 .net "sel0", 0 0, L_0xef8c70; 1 drivers
v0xeb4620_0 .net "sel1", 0 0, L_0xef8d10; 1 drivers
v0xeb46a0_0 .net "sel2", 0 0, L_0xef8e40; 1 drivers
v0xeb4750_0 .net "w0", 0 0, L_0xef7310; 1 drivers
v0xeb4830_0 .net "w1", 0 0, L_0xef7a90; 1 drivers
v0xeb48b0_0 .net "w2", 0 0, L_0xef82e0; 1 drivers
S_0xeb3a30 .scope module, "mux00" "mux_1bit" 3 37, 3 2, S_0xeb2370;
 .timescale 0 0;
L_0xef6c80/d .functor NAND 1, L_0xef56b0, L_0xef8c70, C4<1>, C4<1>;
L_0xef6c80 .delay (20,20,20) L_0xef6c80/d;
L_0xef6d40/d .functor NOT 1, L_0xef6c80, C4<0>, C4<0>, C4<0>;
L_0xef6d40 .delay (10,10,10) L_0xef6d40/d;
L_0xef6e70/d .functor NOT 1, L_0xef8c70, C4<0>, C4<0>, C4<0>;
L_0xef6e70 .delay (10,10,10) L_0xef6e70/d;
L_0xef6fc0/d .functor NAND 1, L_0xef49b0, L_0xef6e70, C4<1>, C4<1>;
L_0xef6fc0 .delay (20,20,20) L_0xef6fc0/d;
L_0xef7080/d .functor NOT 1, L_0xef6fc0, C4<0>, C4<0>, C4<0>;
L_0xef7080 .delay (10,10,10) L_0xef7080/d;
L_0xef7170/d .functor NOR 1, L_0xef7080, L_0xef6d40, C4<0>, C4<0>;
L_0xef7170 .delay (20,20,20) L_0xef7170/d;
L_0xef7310/d .functor NOT 1, L_0xef7170, C4<0>, C4<0>, C4<0>;
L_0xef7310 .delay (10,10,10) L_0xef7310/d;
v0xeb3b20_0 .net "and_in0ncom", 0 0, L_0xef7080; 1 drivers
v0xeb3be0_0 .net "and_in1com", 0 0, L_0xef6d40; 1 drivers
v0xeb3c80_0 .alias "in0", 0 0, v0xeb8630_0;
v0xeb3d20_0 .alias "in1", 0 0, v0xeb89d0_0;
v0xeb3da0_0 .net "nand_in0ncom", 0 0, L_0xef6fc0; 1 drivers
v0xeb3e40_0 .net "nand_in1com", 0 0, L_0xef6c80; 1 drivers
v0xeb3ee0_0 .net "ncom", 0 0, L_0xef6e70; 1 drivers
v0xeb3f80_0 .net "nor_wire", 0 0, L_0xef7170; 1 drivers
v0xeb4020_0 .alias "result", 0 0, v0xeb4750_0;
v0xeb40a0_0 .alias "sel0", 0 0, v0xeb45a0_0;
S_0xeb32e0 .scope module, "mux01" "mux_1bit" 3 38, 3 2, S_0xeb2370;
 .timescale 0 0;
L_0xef7440/d .functor NAND 1, L_0xef6b50, L_0xef8c70, C4<1>, C4<1>;
L_0xef7440 .delay (20,20,20) L_0xef7440/d;
L_0xef7500/d .functor NOT 1, L_0xef7440, C4<0>, C4<0>, C4<0>;
L_0xef7500 .delay (10,10,10) L_0xef7500/d;
L_0xef7630/d .functor NOT 1, L_0xef8c70, C4<0>, C4<0>, C4<0>;
L_0xef7630 .delay (10,10,10) L_0xef7630/d;
L_0xef76f0/d .functor NAND 1, L_0xef6110, L_0xef7630, C4<1>, C4<1>;
L_0xef76f0 .delay (20,20,20) L_0xef76f0/d;
L_0xef7800/d .functor NOT 1, L_0xef76f0, C4<0>, C4<0>, C4<0>;
L_0xef7800 .delay (10,10,10) L_0xef7800/d;
L_0xef78f0/d .functor NOR 1, L_0xef7800, L_0xef7500, C4<0>, C4<0>;
L_0xef78f0 .delay (20,20,20) L_0xef78f0/d;
L_0xef7a90/d .functor NOT 1, L_0xef78f0, C4<0>, C4<0>, C4<0>;
L_0xef7a90 .delay (10,10,10) L_0xef7a90/d;
v0xeb33d0_0 .net "and_in0ncom", 0 0, L_0xef7800; 1 drivers
v0xeb3490_0 .net "and_in1com", 0 0, L_0xef7500; 1 drivers
v0xeb3530_0 .alias "in0", 0 0, v0xeb8740_0;
v0xeb35d0_0 .alias "in1", 0 0, v0xeb88c0_0;
v0xeb3650_0 .net "nand_in0ncom", 0 0, L_0xef76f0; 1 drivers
v0xeb36f0_0 .net "nand_in1com", 0 0, L_0xef7440; 1 drivers
v0xeb3790_0 .net "ncom", 0 0, L_0xef7630; 1 drivers
v0xeb3830_0 .net "nor_wire", 0 0, L_0xef78f0; 1 drivers
v0xeb38d0_0 .alias "result", 0 0, v0xeb4830_0;
v0xeb3950_0 .alias "sel0", 0 0, v0xeb45a0_0;
S_0xeb2b90 .scope module, "mux1" "mux_1bit" 3 39, 3 2, S_0xeb2370;
 .timescale 0 0;
L_0xef7bc0/d .functor NAND 1, L_0xef7a90, L_0xef8d10, C4<1>, C4<1>;
L_0xef7bc0 .delay (20,20,20) L_0xef7bc0/d;
L_0xef7d10/d .functor NOT 1, L_0xef7bc0, C4<0>, C4<0>, C4<0>;
L_0xef7d10 .delay (10,10,10) L_0xef7d10/d;
L_0xef7e40/d .functor NOT 1, L_0xef8d10, C4<0>, C4<0>, C4<0>;
L_0xef7e40 .delay (10,10,10) L_0xef7e40/d;
L_0xef7f00/d .functor NAND 1, L_0xef7310, L_0xef7e40, C4<1>, C4<1>;
L_0xef7f00 .delay (20,20,20) L_0xef7f00/d;
L_0xef8050/d .functor NOT 1, L_0xef7f00, C4<0>, C4<0>, C4<0>;
L_0xef8050 .delay (10,10,10) L_0xef8050/d;
L_0xef8140/d .functor NOR 1, L_0xef8050, L_0xef7d10, C4<0>, C4<0>;
L_0xef8140 .delay (20,20,20) L_0xef8140/d;
L_0xef82e0/d .functor NOT 1, L_0xef8140, C4<0>, C4<0>, C4<0>;
L_0xef82e0 .delay (10,10,10) L_0xef82e0/d;
v0xeb2c80_0 .net "and_in0ncom", 0 0, L_0xef8050; 1 drivers
v0xeb2d40_0 .net "and_in1com", 0 0, L_0xef7d10; 1 drivers
v0xeb2de0_0 .alias "in0", 0 0, v0xeb4750_0;
v0xeb2e80_0 .alias "in1", 0 0, v0xeb4830_0;
v0xeb2f00_0 .net "nand_in0ncom", 0 0, L_0xef7f00; 1 drivers
v0xeb2fa0_0 .net "nand_in1com", 0 0, L_0xef7bc0; 1 drivers
v0xeb3040_0 .net "ncom", 0 0, L_0xef7e40; 1 drivers
v0xeb30e0_0 .net "nor_wire", 0 0, L_0xef8140; 1 drivers
v0xeb3180_0 .alias "result", 0 0, v0xeb48b0_0;
v0xeb3200_0 .alias "sel0", 0 0, v0xeb4620_0;
S_0xeb2460 .scope module, "mux2" "mux_1bit" 3 40, 3 2, S_0xeb2370;
 .timescale 0 0;
L_0xef8410/d .functor NAND 1, C4<0>, L_0xef8e40, C4<1>, C4<1>;
L_0xef8410 .delay (20,20,20) L_0xef8410/d;
L_0xef8570/d .functor NOT 1, L_0xef8410, C4<0>, C4<0>, C4<0>;
L_0xef8570 .delay (10,10,10) L_0xef8570/d;
L_0xef86a0/d .functor NOT 1, L_0xef8e40, C4<0>, C4<0>, C4<0>;
L_0xef86a0 .delay (10,10,10) L_0xef86a0/d;
L_0xef8760/d .functor NAND 1, L_0xef82e0, L_0xef86a0, C4<1>, C4<1>;
L_0xef8760 .delay (20,20,20) L_0xef8760/d;
L_0xef88b0/d .functor NOT 1, L_0xef8760, C4<0>, C4<0>, C4<0>;
L_0xef88b0 .delay (10,10,10) L_0xef88b0/d;
L_0xef89a0/d .functor NOR 1, L_0xef88b0, L_0xef8570, C4<0>, C4<0>;
L_0xef89a0 .delay (20,20,20) L_0xef89a0/d;
L_0xef8b40/d .functor NOT 1, L_0xef89a0, C4<0>, C4<0>, C4<0>;
L_0xef8b40 .delay (10,10,10) L_0xef8b40/d;
v0xeb2550_0 .net "and_in0ncom", 0 0, L_0xef88b0; 1 drivers
v0xeb25d0_0 .net "and_in1com", 0 0, L_0xef8570; 1 drivers
v0xeb2670_0 .alias "in0", 0 0, v0xeb48b0_0;
v0xeb2710_0 .alias "in1", 0 0, v0xeb4470_0;
v0xeb2790_0 .net "nand_in0ncom", 0 0, L_0xef8760; 1 drivers
v0xeb2830_0 .net "nand_in1com", 0 0, L_0xef8410; 1 drivers
v0xeb2910_0 .net "ncom", 0 0, L_0xef86a0; 1 drivers
v0xeb29b0_0 .net "nor_wire", 0 0, L_0xef89a0; 1 drivers
v0xeb2a50_0 .alias "result", 0 0, v0xeb8480_0;
v0xeb2af0_0 .alias "sel0", 0 0, v0xeb46a0_0;
S_0xeab7d0 .scope generate, "ALU4[3]" "ALU4[3]" 2 65, 2 65, S_0xc56b50;
 .timescale 0 0;
P_0xeaa1a8 .param/l "i" 2 65, +C4<011>;
S_0xeab900 .scope module, "_alu" "ALU_1bit" 2 66, 2 16, S_0xeab7d0;
 .timescale 0 0;
L_0xef94e0/d .functor NOT 1, L_0xefefc0, C4<0>, C4<0>, C4<0>;
L_0xef94e0 .delay (10,10,10) L_0xef94e0/d;
v0xeb1650_0 .net "carryin", 0 0, L_0xeff0e0; 1 drivers
v0xeb16f0_0 .net "carryout", 0 0, L_0xefad80; 1 drivers
v0xeb1770_0 .alias "invertB", 0 0, v0xecf510_0;
v0xeb17f0_0 .alias "muxIndex", 2 0, v0xecf590_0;
v0xeb1870_0 .net "notB", 0 0, L_0xef94e0; 1 drivers
v0xeb18f0_0 .net "operandA", 0 0, L_0xefef20; 1 drivers
v0xeb1970_0 .net "operandB", 0 0, L_0xefefc0; 1 drivers
v0xeb1a80_0 .alias "othercontrolsignal", 0 0, v0xecf710_0;
v0xeb1b00_0 .net "result", 0 0, L_0xefe870; 1 drivers
v0xeb1bd0_0 .net "trueB", 0 0, L_0xef9bc0; 1 drivers
v0xeb1cb0_0 .net "wAddSub", 0 0, L_0xefa6e0; 1 drivers
v0xeb1dc0_0 .net "wNandAnd", 0 0, L_0xefbe40; 1 drivers
v0xeb1f40_0 .net "wNorOr", 0 0, L_0xefc880; 1 drivers
v0xeb2050_0 .net "wXor", 0 0, L_0xefb3e0; 1 drivers
L_0xefe9a0 .part v0xecef00_0, 0, 1;
L_0xefea40 .part v0xecef00_0, 1, 1;
L_0xefeb70 .part v0xecef00_0, 2, 1;
S_0xeb0ed0 .scope module, "mux_invertB" "mux_1bit" 2 31, 3 2, S_0xeab900;
 .timescale 0 0;
L_0xef95a0/d .functor NAND 1, L_0xef94e0, v0xecee80_0, C4<1>, C4<1>;
L_0xef95a0 .delay (20,20,20) L_0xef95a0/d;
L_0xef9680/d .functor NOT 1, L_0xef95a0, C4<0>, C4<0>, C4<0>;
L_0xef9680 .delay (10,10,10) L_0xef9680/d;
L_0xef9760/d .functor NOT 1, v0xecee80_0, C4<0>, C4<0>, C4<0>;
L_0xef9760 .delay (10,10,10) L_0xef9760/d;
L_0xef9820/d .functor NAND 1, L_0xefefc0, L_0xef9760, C4<1>, C4<1>;
L_0xef9820 .delay (20,20,20) L_0xef9820/d;
L_0xef9930/d .functor NOT 1, L_0xef9820, C4<0>, C4<0>, C4<0>;
L_0xef9930 .delay (10,10,10) L_0xef9930/d;
L_0xef9a20/d .functor NOR 1, L_0xef9930, L_0xef9680, C4<0>, C4<0>;
L_0xef9a20 .delay (20,20,20) L_0xef9a20/d;
L_0xef9bc0/d .functor NOT 1, L_0xef9a20, C4<0>, C4<0>, C4<0>;
L_0xef9bc0 .delay (10,10,10) L_0xef9bc0/d;
v0xeb0fc0_0 .net "and_in0ncom", 0 0, L_0xef9930; 1 drivers
v0xeb1080_0 .net "and_in1com", 0 0, L_0xef9680; 1 drivers
v0xeb1120_0 .alias "in0", 0 0, v0xeb1970_0;
v0xeb11a0_0 .alias "in1", 0 0, v0xeb1870_0;
v0xeb1220_0 .net "nand_in0ncom", 0 0, L_0xef9820; 1 drivers
v0xeb12c0_0 .net "nand_in1com", 0 0, L_0xef95a0; 1 drivers
v0xeb1360_0 .net "ncom", 0 0, L_0xef9760; 1 drivers
v0xeb1400_0 .net "nor_wire", 0 0, L_0xef9a20; 1 drivers
v0xeb14a0_0 .alias "result", 0 0, v0xeb1bd0_0;
v0xeb1570_0 .alias "sel0", 0 0, v0xecf510_0;
S_0xeafb70 .scope module, "adder" "adder_1bit" 2 34, 4 2, S_0xeab900;
 .timescale 0 0;
L_0xefa7f0/d .functor NAND 1, L_0xefef20, L_0xef9bc0, C4<1>, C4<1>;
L_0xefa7f0 .delay (20,20,20) L_0xefa7f0/d;
L_0xefa960/d .functor NOT 1, L_0xefa7f0, C4<0>, C4<0>, C4<0>;
L_0xefa960 .delay (10,10,10) L_0xefa960/d;
L_0xefaa70/d .functor NAND 1, L_0xeff0e0, L_0xefa140, C4<1>, C4<1>;
L_0xefaa70 .delay (20,20,20) L_0xefaa70/d;
L_0xefab30/d .functor NOT 1, L_0xefaa70, C4<0>, C4<0>, C4<0>;
L_0xefab30 .delay (10,10,10) L_0xefab30/d;
L_0xefac40/d .functor NOR 1, L_0xefab30, L_0xefa960, C4<0>, C4<0>;
L_0xefac40 .delay (20,20,20) L_0xefac40/d;
L_0xefad80/d .functor NOT 1, L_0xefac40, C4<0>, C4<0>, C4<0>;
L_0xefad80 .delay (10,10,10) L_0xefad80/d;
v0xeb0770_0 .net "And_AB", 0 0, L_0xefa960; 1 drivers
v0xeb0810_0 .net "And_XorAB_C", 0 0, L_0xefab30; 1 drivers
v0xeb08b0_0 .net "Nand_AB", 0 0, L_0xefa7f0; 1 drivers
v0xeb0950_0 .net "Nand_XorAB_C", 0 0, L_0xefaa70; 1 drivers
v0xeb09d0_0 .net "Xor_AB", 0 0, L_0xefa140; 1 drivers
v0xeb0aa0_0 .alias "a", 0 0, v0xeb18f0_0;
v0xeb0bf0_0 .alias "b", 0 0, v0xeb1bd0_0;
v0xeb0c70_0 .alias "carryin", 0 0, v0xeb1650_0;
v0xeb0cf0_0 .alias "carryout", 0 0, v0xeb16f0_0;
v0xeb0d70_0 .net "nco", 0 0, L_0xefac40; 1 drivers
v0xeb0e50_0 .alias "sum", 0 0, v0xeb1cb0_0;
S_0xeb0220 .scope module, "xor_1" "xor_1bit" 4 13, 5 34, S_0xeafb70;
 .timescale 0 0;
L_0xef9d30/d .functor NAND 1, L_0xefef20, L_0xef9bc0, C4<1>, C4<1>;
L_0xef9d30 .delay (20,20,20) L_0xef9d30/d;
L_0xef9df0/d .functor NOR 1, L_0xefef20, L_0xef9bc0, C4<0>, C4<0>;
L_0xef9df0 .delay (20,20,20) L_0xef9df0/d;
L_0xef9ed0/d .functor NOT 1, L_0xef9df0, C4<0>, C4<0>, C4<0>;
L_0xef9ed0 .delay (10,10,10) L_0xef9ed0/d;
L_0xef9fe0/d .functor NAND 1, L_0xef9ed0, L_0xef9d30, C4<1>, C4<1>;
L_0xef9fe0 .delay (20,20,20) L_0xef9fe0/d;
L_0xefa140/d .functor NOT 1, L_0xef9fe0, C4<0>, C4<0>, C4<0>;
L_0xefa140 .delay (10,10,10) L_0xefa140/d;
v0xeb0310_0 .alias "a", 0 0, v0xeb18f0_0;
v0xeb03b0_0 .alias "b", 0 0, v0xeb1bd0_0;
v0xeb0450_0 .net "nand_ab", 0 0, L_0xef9d30; 1 drivers
v0xeb04f0_0 .net "nor_ab", 0 0, L_0xef9df0; 1 drivers
v0xeb0570_0 .net "nxor_ab", 0 0, L_0xef9fe0; 1 drivers
v0xeb0610_0 .net "or_ab", 0 0, L_0xef9ed0; 1 drivers
v0xeb06f0_0 .alias "result", 0 0, v0xeb09d0_0;
S_0xeafc60 .scope module, "xor_2" "xor_1bit" 4 14, 5 34, S_0xeafb70;
 .timescale 0 0;
L_0xefa250/d .functor NAND 1, L_0xefa140, L_0xeff0e0, C4<1>, C4<1>;
L_0xefa250 .delay (20,20,20) L_0xefa250/d;
L_0xefa3a0/d .functor NOR 1, L_0xefa140, L_0xeff0e0, C4<0>, C4<0>;
L_0xefa3a0 .delay (20,20,20) L_0xefa3a0/d;
L_0xefa510/d .functor NOT 1, L_0xefa3a0, C4<0>, C4<0>, C4<0>;
L_0xefa510 .delay (10,10,10) L_0xefa510/d;
L_0xefa5d0/d .functor NAND 1, L_0xefa510, L_0xefa250, C4<1>, C4<1>;
L_0xefa5d0 .delay (20,20,20) L_0xefa5d0/d;
L_0xefa6e0/d .functor NOT 1, L_0xefa5d0, C4<0>, C4<0>, C4<0>;
L_0xefa6e0 .delay (10,10,10) L_0xefa6e0/d;
v0xeafd50_0 .alias "a", 0 0, v0xeb09d0_0;
v0xeafe10_0 .alias "b", 0 0, v0xeb1650_0;
v0xeafeb0_0 .net "nand_ab", 0 0, L_0xefa250; 1 drivers
v0xeaff50_0 .net "nor_ab", 0 0, L_0xefa3a0; 1 drivers
v0xeaffd0_0 .net "nxor_ab", 0 0, L_0xefa5d0; 1 drivers
v0xeb0070_0 .net "or_ab", 0 0, L_0xefa510; 1 drivers
v0xeb0150_0 .alias "result", 0 0, v0xeb1cb0_0;
S_0xeaf620 .scope module, "xor_gate" "xor_1bit" 2 35, 5 34, S_0xeab900;
 .timescale 0 0;
L_0xefaf40/d .functor NAND 1, L_0xefef20, L_0xefefc0, C4<1>, C4<1>;
L_0xefaf40 .delay (20,20,20) L_0xefaf40/d;
L_0xefb000/d .functor NOR 1, L_0xefef20, L_0xefefc0, C4<0>, C4<0>;
L_0xefb000 .delay (20,20,20) L_0xefb000/d;
L_0xefb190/d .functor NOT 1, L_0xefb000, C4<0>, C4<0>, C4<0>;
L_0xefb190 .delay (10,10,10) L_0xefb190/d;
L_0xefb280/d .functor NAND 1, L_0xefb190, L_0xefaf40, C4<1>, C4<1>;
L_0xefb280 .delay (20,20,20) L_0xefb280/d;
L_0xefb3e0/d .functor NOT 1, L_0xefb280, C4<0>, C4<0>, C4<0>;
L_0xefb3e0 .delay (10,10,10) L_0xefb3e0/d;
v0xeaf710_0 .alias "a", 0 0, v0xeb18f0_0;
v0xeaf790_0 .alias "b", 0 0, v0xeb1970_0;
v0xeaf860_0 .net "nand_ab", 0 0, L_0xefaf40; 1 drivers
v0xeaf8e0_0 .net "nor_ab", 0 0, L_0xefb000; 1 drivers
v0xeaf960_0 .net "nxor_ab", 0 0, L_0xefb280; 1 drivers
v0xeaf9e0_0 .net "or_ab", 0 0, L_0xefb190; 1 drivers
v0xeafaa0_0 .alias "result", 0 0, v0xeb2050_0;
S_0xeae9e0 .scope module, "nand_and_gate" "nand_and_1bit" 2 36, 5 18, S_0xeab900;
 .timescale 0 0;
L_0xefb530/d .functor NAND 1, L_0xefef20, L_0xefefc0, C4<1>, C4<1>;
L_0xefb530 .delay (20,20,20) L_0xefb530/d;
L_0xefb660/d .functor NOT 1, L_0xefb530, C4<0>, C4<0>, C4<0>;
L_0xefb660 .delay (10,10,10) L_0xefb660/d;
v0xeaf2a0_0 .alias "a", 0 0, v0xeb18f0_0;
v0xeaf340_0 .net "and_ab", 0 0, L_0xefb660; 1 drivers
v0xeaf3c0_0 .alias "b", 0 0, v0xeb1970_0;
v0xeaf470_0 .net "nand_ab", 0 0, L_0xefb530; 1 drivers
v0xeaf520_0 .alias "othercontrolsignal", 0 0, v0xecf710_0;
v0xeaf5a0_0 .alias "result", 0 0, v0xeb1dc0_0;
S_0xeaead0 .scope module, "mux_1" "mux_1bit" 5 30, 3 2, S_0xeae9e0;
 .timescale 0 0;
L_0xefb7b0/d .functor NAND 1, L_0xefb660, v0xe68730_0, C4<1>, C4<1>;
L_0xefb7b0 .delay (20,20,20) L_0xefb7b0/d;
L_0xefb870/d .functor NOT 1, L_0xefb7b0, C4<0>, C4<0>, C4<0>;
L_0xefb870 .delay (10,10,10) L_0xefb870/d;
L_0xefb9a0/d .functor NOT 1, v0xe68730_0, C4<0>, C4<0>, C4<0>;
L_0xefb9a0 .delay (10,10,10) L_0xefb9a0/d;
L_0xefba60/d .functor NAND 1, L_0xefb530, L_0xefb9a0, C4<1>, C4<1>;
L_0xefba60 .delay (20,20,20) L_0xefba60/d;
L_0xefbbb0/d .functor NOT 1, L_0xefba60, C4<0>, C4<0>, C4<0>;
L_0xefbbb0 .delay (10,10,10) L_0xefbbb0/d;
L_0xefbca0/d .functor NOR 1, L_0xefbbb0, L_0xefb870, C4<0>, C4<0>;
L_0xefbca0 .delay (20,20,20) L_0xefbca0/d;
L_0xefbe40/d .functor NOT 1, L_0xefbca0, C4<0>, C4<0>, C4<0>;
L_0xefbe40 .delay (10,10,10) L_0xefbe40/d;
v0xeaebc0_0 .net "and_in0ncom", 0 0, L_0xefbbb0; 1 drivers
v0xeaec40_0 .net "and_in1com", 0 0, L_0xefb870; 1 drivers
v0xeaecc0_0 .alias "in0", 0 0, v0xeaf470_0;
v0xeaed60_0 .alias "in1", 0 0, v0xeaf340_0;
v0xeaede0_0 .net "nand_in0ncom", 0 0, L_0xefba60; 1 drivers
v0xeaee80_0 .net "nand_in1com", 0 0, L_0xefb7b0; 1 drivers
v0xeaef60_0 .net "ncom", 0 0, L_0xefb9a0; 1 drivers
v0xeaf000_0 .net "nor_wire", 0 0, L_0xefbca0; 1 drivers
v0xeaf0f0_0 .alias "result", 0 0, v0xeb1dc0_0;
v0xeaf1c0_0 .alias "sel0", 0 0, v0xecf710_0;
S_0xeadfb0 .scope module, "nor_or_gate" "nor_or_1bit" 2 37, 5 2, S_0xeab900;
 .timescale 0 0;
L_0xefbf70/d .functor NOR 1, L_0xefef20, L_0xefefc0, C4<0>, C4<0>;
L_0xefbf70 .delay (20,20,20) L_0xefbf70/d;
L_0xefc0a0/d .functor NOT 1, L_0xefbf70, C4<0>, C4<0>, C4<0>;
L_0xefc0a0 .delay (10,10,10) L_0xefc0a0/d;
v0xeae6e0_0 .alias "a", 0 0, v0xeb18f0_0;
v0xeae760_0 .alias "b", 0 0, v0xeb1970_0;
v0xeae7e0_0 .net "nor_ab", 0 0, L_0xefbf70; 1 drivers
v0xeae860_0 .net "or_ab", 0 0, L_0xefc0a0; 1 drivers
v0xeae8e0_0 .alias "othercontrolsignal", 0 0, v0xecf710_0;
v0xeae960_0 .alias "result", 0 0, v0xeb1f40_0;
S_0xeae0a0 .scope module, "mux_1" "mux_1bit" 5 14, 3 2, S_0xeadfb0;
 .timescale 0 0;
L_0xefc1f0/d .functor NAND 1, L_0xefc0a0, v0xe68730_0, C4<1>, C4<1>;
L_0xefc1f0 .delay (20,20,20) L_0xefc1f0/d;
L_0xefc2b0/d .functor NOT 1, L_0xefc1f0, C4<0>, C4<0>, C4<0>;
L_0xefc2b0 .delay (10,10,10) L_0xefc2b0/d;
L_0xefc3e0/d .functor NOT 1, v0xe68730_0, C4<0>, C4<0>, C4<0>;
L_0xefc3e0 .delay (10,10,10) L_0xefc3e0/d;
L_0xefc4a0/d .functor NAND 1, L_0xefbf70, L_0xefc3e0, C4<1>, C4<1>;
L_0xefc4a0 .delay (20,20,20) L_0xefc4a0/d;
L_0xefc5f0/d .functor NOT 1, L_0xefc4a0, C4<0>, C4<0>, C4<0>;
L_0xefc5f0 .delay (10,10,10) L_0xefc5f0/d;
L_0xefc6e0/d .functor NOR 1, L_0xefc5f0, L_0xefc2b0, C4<0>, C4<0>;
L_0xefc6e0 .delay (20,20,20) L_0xefc6e0/d;
L_0xefc880/d .functor NOT 1, L_0xefc6e0, C4<0>, C4<0>, C4<0>;
L_0xefc880 .delay (10,10,10) L_0xefc880/d;
v0xeae190_0 .net "and_in0ncom", 0 0, L_0xefc5f0; 1 drivers
v0xeae210_0 .net "and_in1com", 0 0, L_0xefc2b0; 1 drivers
v0xeae290_0 .alias "in0", 0 0, v0xeae7e0_0;
v0xeae310_0 .alias "in1", 0 0, v0xeae860_0;
v0xeae390_0 .net "nand_in0ncom", 0 0, L_0xefc4a0; 1 drivers
v0xeae410_0 .net "nand_in1com", 0 0, L_0xefc1f0; 1 drivers
v0xeae490_0 .net "ncom", 0 0, L_0xefc3e0; 1 drivers
v0xeae510_0 .net "nor_wire", 0 0, L_0xefc6e0; 1 drivers
v0xeae590_0 .alias "result", 0 0, v0xeb1f40_0;
v0xeae660_0 .alias "sel0", 0 0, v0xecf710_0;
S_0xeab9f0 .scope module, "mainMux" "mux_alu" 2 39, 3 22, S_0xeab900;
 .timescale 0 0;
v0xead800_0 .alias "in0", 0 0, v0xeb1cb0_0;
v0xead8b0_0 .alias "in1", 0 0, v0xeb2050_0;
v0xead960_0 .alias "in2", 0 0, v0xeb1dc0_0;
v0xeada10_0 .alias "in3", 0 0, v0xeb1f40_0;
v0xeadaf0_0 .net "in4", 0 0, C4<0>; 1 drivers
v0xeadba0_0 .alias "result", 0 0, v0xeb1b00_0;
v0xeadc20_0 .net "sel0", 0 0, L_0xefe9a0; 1 drivers
v0xeadca0_0 .net "sel1", 0 0, L_0xefea40; 1 drivers
v0xeadd20_0 .net "sel2", 0 0, L_0xefeb70; 1 drivers
v0xeaddd0_0 .net "w0", 0 0, L_0xefd040; 1 drivers
v0xeadeb0_0 .net "w1", 0 0, L_0xefd7c0; 1 drivers
v0xeadf30_0 .net "w2", 0 0, L_0xefe010; 1 drivers
S_0xead0b0 .scope module, "mux00" "mux_1bit" 3 37, 3 2, S_0xeab9f0;
 .timescale 0 0;
L_0xefc9b0/d .functor NAND 1, L_0xefb3e0, L_0xefe9a0, C4<1>, C4<1>;
L_0xefc9b0 .delay (20,20,20) L_0xefc9b0/d;
L_0xefca70/d .functor NOT 1, L_0xefc9b0, C4<0>, C4<0>, C4<0>;
L_0xefca70 .delay (10,10,10) L_0xefca70/d;
L_0xefcba0/d .functor NOT 1, L_0xefe9a0, C4<0>, C4<0>, C4<0>;
L_0xefcba0 .delay (10,10,10) L_0xefcba0/d;
L_0xefccf0/d .functor NAND 1, L_0xefa6e0, L_0xefcba0, C4<1>, C4<1>;
L_0xefccf0 .delay (20,20,20) L_0xefccf0/d;
L_0xefcdb0/d .functor NOT 1, L_0xefccf0, C4<0>, C4<0>, C4<0>;
L_0xefcdb0 .delay (10,10,10) L_0xefcdb0/d;
L_0xefcea0/d .functor NOR 1, L_0xefcdb0, L_0xefca70, C4<0>, C4<0>;
L_0xefcea0 .delay (20,20,20) L_0xefcea0/d;
L_0xefd040/d .functor NOT 1, L_0xefcea0, C4<0>, C4<0>, C4<0>;
L_0xefd040 .delay (10,10,10) L_0xefd040/d;
v0xead1a0_0 .net "and_in0ncom", 0 0, L_0xefcdb0; 1 drivers
v0xead260_0 .net "and_in1com", 0 0, L_0xefca70; 1 drivers
v0xead300_0 .alias "in0", 0 0, v0xeb1cb0_0;
v0xead3a0_0 .alias "in1", 0 0, v0xeb2050_0;
v0xead420_0 .net "nand_in0ncom", 0 0, L_0xefccf0; 1 drivers
v0xead4c0_0 .net "nand_in1com", 0 0, L_0xefc9b0; 1 drivers
v0xead560_0 .net "ncom", 0 0, L_0xefcba0; 1 drivers
v0xead600_0 .net "nor_wire", 0 0, L_0xefcea0; 1 drivers
v0xead6a0_0 .alias "result", 0 0, v0xeaddd0_0;
v0xead720_0 .alias "sel0", 0 0, v0xeadc20_0;
S_0xeac960 .scope module, "mux01" "mux_1bit" 3 38, 3 2, S_0xeab9f0;
 .timescale 0 0;
L_0xefd170/d .functor NAND 1, L_0xefc880, L_0xefe9a0, C4<1>, C4<1>;
L_0xefd170 .delay (20,20,20) L_0xefd170/d;
L_0xefd230/d .functor NOT 1, L_0xefd170, C4<0>, C4<0>, C4<0>;
L_0xefd230 .delay (10,10,10) L_0xefd230/d;
L_0xefd360/d .functor NOT 1, L_0xefe9a0, C4<0>, C4<0>, C4<0>;
L_0xefd360 .delay (10,10,10) L_0xefd360/d;
L_0xefd420/d .functor NAND 1, L_0xefbe40, L_0xefd360, C4<1>, C4<1>;
L_0xefd420 .delay (20,20,20) L_0xefd420/d;
L_0xefd530/d .functor NOT 1, L_0xefd420, C4<0>, C4<0>, C4<0>;
L_0xefd530 .delay (10,10,10) L_0xefd530/d;
L_0xefd620/d .functor NOR 1, L_0xefd530, L_0xefd230, C4<0>, C4<0>;
L_0xefd620 .delay (20,20,20) L_0xefd620/d;
L_0xefd7c0/d .functor NOT 1, L_0xefd620, C4<0>, C4<0>, C4<0>;
L_0xefd7c0 .delay (10,10,10) L_0xefd7c0/d;
v0xeaca50_0 .net "and_in0ncom", 0 0, L_0xefd530; 1 drivers
v0xeacb10_0 .net "and_in1com", 0 0, L_0xefd230; 1 drivers
v0xeacbb0_0 .alias "in0", 0 0, v0xeb1dc0_0;
v0xeacc50_0 .alias "in1", 0 0, v0xeb1f40_0;
v0xeaccd0_0 .net "nand_in0ncom", 0 0, L_0xefd420; 1 drivers
v0xeacd70_0 .net "nand_in1com", 0 0, L_0xefd170; 1 drivers
v0xeace10_0 .net "ncom", 0 0, L_0xefd360; 1 drivers
v0xeaceb0_0 .net "nor_wire", 0 0, L_0xefd620; 1 drivers
v0xeacf50_0 .alias "result", 0 0, v0xeadeb0_0;
v0xeacfd0_0 .alias "sel0", 0 0, v0xeadc20_0;
S_0xeac210 .scope module, "mux1" "mux_1bit" 3 39, 3 2, S_0xeab9f0;
 .timescale 0 0;
L_0xefd8f0/d .functor NAND 1, L_0xefd7c0, L_0xefea40, C4<1>, C4<1>;
L_0xefd8f0 .delay (20,20,20) L_0xefd8f0/d;
L_0xefda40/d .functor NOT 1, L_0xefd8f0, C4<0>, C4<0>, C4<0>;
L_0xefda40 .delay (10,10,10) L_0xefda40/d;
L_0xefdb70/d .functor NOT 1, L_0xefea40, C4<0>, C4<0>, C4<0>;
L_0xefdb70 .delay (10,10,10) L_0xefdb70/d;
L_0xefdc30/d .functor NAND 1, L_0xefd040, L_0xefdb70, C4<1>, C4<1>;
L_0xefdc30 .delay (20,20,20) L_0xefdc30/d;
L_0xefdd80/d .functor NOT 1, L_0xefdc30, C4<0>, C4<0>, C4<0>;
L_0xefdd80 .delay (10,10,10) L_0xefdd80/d;
L_0xefde70/d .functor NOR 1, L_0xefdd80, L_0xefda40, C4<0>, C4<0>;
L_0xefde70 .delay (20,20,20) L_0xefde70/d;
L_0xefe010/d .functor NOT 1, L_0xefde70, C4<0>, C4<0>, C4<0>;
L_0xefe010 .delay (10,10,10) L_0xefe010/d;
v0xeac300_0 .net "and_in0ncom", 0 0, L_0xefdd80; 1 drivers
v0xeac3c0_0 .net "and_in1com", 0 0, L_0xefda40; 1 drivers
v0xeac460_0 .alias "in0", 0 0, v0xeaddd0_0;
v0xeac500_0 .alias "in1", 0 0, v0xeadeb0_0;
v0xeac580_0 .net "nand_in0ncom", 0 0, L_0xefdc30; 1 drivers
v0xeac620_0 .net "nand_in1com", 0 0, L_0xefd8f0; 1 drivers
v0xeac6c0_0 .net "ncom", 0 0, L_0xefdb70; 1 drivers
v0xeac760_0 .net "nor_wire", 0 0, L_0xefde70; 1 drivers
v0xeac800_0 .alias "result", 0 0, v0xeadf30_0;
v0xeac880_0 .alias "sel0", 0 0, v0xeadca0_0;
S_0xeabae0 .scope module, "mux2" "mux_1bit" 3 40, 3 2, S_0xeab9f0;
 .timescale 0 0;
L_0xefe140/d .functor NAND 1, C4<0>, L_0xefeb70, C4<1>, C4<1>;
L_0xefe140 .delay (20,20,20) L_0xefe140/d;
L_0xefe2a0/d .functor NOT 1, L_0xefe140, C4<0>, C4<0>, C4<0>;
L_0xefe2a0 .delay (10,10,10) L_0xefe2a0/d;
L_0xefe3d0/d .functor NOT 1, L_0xefeb70, C4<0>, C4<0>, C4<0>;
L_0xefe3d0 .delay (10,10,10) L_0xefe3d0/d;
L_0xefe490/d .functor NAND 1, L_0xefe010, L_0xefe3d0, C4<1>, C4<1>;
L_0xefe490 .delay (20,20,20) L_0xefe490/d;
L_0xefe5e0/d .functor NOT 1, L_0xefe490, C4<0>, C4<0>, C4<0>;
L_0xefe5e0 .delay (10,10,10) L_0xefe5e0/d;
L_0xefe6d0/d .functor NOR 1, L_0xefe5e0, L_0xefe2a0, C4<0>, C4<0>;
L_0xefe6d0 .delay (20,20,20) L_0xefe6d0/d;
L_0xefe870/d .functor NOT 1, L_0xefe6d0, C4<0>, C4<0>, C4<0>;
L_0xefe870 .delay (10,10,10) L_0xefe870/d;
v0xeabbd0_0 .net "and_in0ncom", 0 0, L_0xefe5e0; 1 drivers
v0xeabc50_0 .net "and_in1com", 0 0, L_0xefe2a0; 1 drivers
v0xeabcf0_0 .alias "in0", 0 0, v0xeadf30_0;
v0xeabd90_0 .alias "in1", 0 0, v0xeadaf0_0;
v0xeabe10_0 .net "nand_in0ncom", 0 0, L_0xefe490; 1 drivers
v0xeabeb0_0 .net "nand_in1com", 0 0, L_0xefe140; 1 drivers
v0xeabf90_0 .net "ncom", 0 0, L_0xefe3d0; 1 drivers
v0xeac030_0 .net "nor_wire", 0 0, L_0xefe6d0; 1 drivers
v0xeac0d0_0 .alias "result", 0 0, v0xeb1b00_0;
v0xeac170_0 .alias "sel0", 0 0, v0xeadd20_0;
S_0xea4e50 .scope generate, "ALU4[4]" "ALU4[4]" 2 65, 2 65, S_0xc56b50;
 .timescale 0 0;
P_0xea3828 .param/l "i" 2 65, +C4<0100>;
S_0xea4f80 .scope module, "_alu" "ALU_1bit" 2 66, 2 16, S_0xea4e50;
 .timescale 0 0;
L_0xef9480/d .functor NOT 1, L_0xf04dd0, C4<0>, C4<0>, C4<0>;
L_0xef9480 .delay (10,10,10) L_0xef9480/d;
v0xeaacd0_0 .net "carryin", 0 0, L_0xf04e70; 1 drivers
v0xeaad70_0 .net "carryout", 0 0, L_0xf009b0; 1 drivers
v0xeaadf0_0 .alias "invertB", 0 0, v0xecf510_0;
v0xeaae70_0 .alias "muxIndex", 2 0, v0xecf590_0;
v0xeaaef0_0 .net "notB", 0 0, L_0xef9480; 1 drivers
v0xeaaf70_0 .net "operandA", 0 0, L_0xf04c00; 1 drivers
v0xeaaff0_0 .net "operandB", 0 0, L_0xf04dd0; 1 drivers
v0xeab100_0 .alias "othercontrolsignal", 0 0, v0xecf710_0;
v0xeab180_0 .net "result", 0 0, L_0xf044a0; 1 drivers
v0xeab250_0 .net "trueB", 0 0, L_0xeff7f0; 1 drivers
v0xeab330_0 .net "wAddSub", 0 0, L_0xf00310; 1 drivers
v0xeab440_0 .net "wNandAnd", 0 0, L_0xf01a70; 1 drivers
v0xeab5c0_0 .net "wNorOr", 0 0, L_0xf024b0; 1 drivers
v0xeab6d0_0 .net "wXor", 0 0, L_0xf01010; 1 drivers
L_0xf045d0 .part v0xecef00_0, 0, 1;
L_0xf04670 .part v0xecef00_0, 1, 1;
L_0xf047a0 .part v0xecef00_0, 2, 1;
S_0xeaa550 .scope module, "mux_invertB" "mux_1bit" 2 31, 3 2, S_0xea4f80;
 .timescale 0 0;
L_0xeff220/d .functor NAND 1, L_0xef9480, v0xecee80_0, C4<1>, C4<1>;
L_0xeff220 .delay (20,20,20) L_0xeff220/d;
L_0xeff300/d .functor NOT 1, L_0xeff220, C4<0>, C4<0>, C4<0>;
L_0xeff300 .delay (10,10,10) L_0xeff300/d;
L_0xeff3e0/d .functor NOT 1, v0xecee80_0, C4<0>, C4<0>, C4<0>;
L_0xeff3e0 .delay (10,10,10) L_0xeff3e0/d;
L_0xeff4a0/d .functor NAND 1, L_0xf04dd0, L_0xeff3e0, C4<1>, C4<1>;
L_0xeff4a0 .delay (20,20,20) L_0xeff4a0/d;
L_0xeff560/d .functor NOT 1, L_0xeff4a0, C4<0>, C4<0>, C4<0>;
L_0xeff560 .delay (10,10,10) L_0xeff560/d;
L_0xeff650/d .functor NOR 1, L_0xeff560, L_0xeff300, C4<0>, C4<0>;
L_0xeff650 .delay (20,20,20) L_0xeff650/d;
L_0xeff7f0/d .functor NOT 1, L_0xeff650, C4<0>, C4<0>, C4<0>;
L_0xeff7f0 .delay (10,10,10) L_0xeff7f0/d;
v0xeaa640_0 .net "and_in0ncom", 0 0, L_0xeff560; 1 drivers
v0xeaa700_0 .net "and_in1com", 0 0, L_0xeff300; 1 drivers
v0xeaa7a0_0 .alias "in0", 0 0, v0xeaaff0_0;
v0xeaa820_0 .alias "in1", 0 0, v0xeaaef0_0;
v0xeaa8a0_0 .net "nand_in0ncom", 0 0, L_0xeff4a0; 1 drivers
v0xeaa940_0 .net "nand_in1com", 0 0, L_0xeff220; 1 drivers
v0xeaa9e0_0 .net "ncom", 0 0, L_0xeff3e0; 1 drivers
v0xeaaa80_0 .net "nor_wire", 0 0, L_0xeff650; 1 drivers
v0xeaab20_0 .alias "result", 0 0, v0xeab250_0;
v0xeaabf0_0 .alias "sel0", 0 0, v0xecf510_0;
S_0xea9210 .scope module, "adder" "adder_1bit" 2 34, 4 2, S_0xea4f80;
 .timescale 0 0;
L_0xf00420/d .functor NAND 1, L_0xf04c00, L_0xeff7f0, C4<1>, C4<1>;
L_0xf00420 .delay (20,20,20) L_0xf00420/d;
L_0xf00590/d .functor NOT 1, L_0xf00420, C4<0>, C4<0>, C4<0>;
L_0xf00590 .delay (10,10,10) L_0xf00590/d;
L_0xf006a0/d .functor NAND 1, L_0xf04e70, L_0xeffd70, C4<1>, C4<1>;
L_0xf006a0 .delay (20,20,20) L_0xf006a0/d;
L_0xf00760/d .functor NOT 1, L_0xf006a0, C4<0>, C4<0>, C4<0>;
L_0xf00760 .delay (10,10,10) L_0xf00760/d;
L_0xf00870/d .functor NOR 1, L_0xf00760, L_0xf00590, C4<0>, C4<0>;
L_0xf00870 .delay (20,20,20) L_0xf00870/d;
L_0xf009b0/d .functor NOT 1, L_0xf00870, C4<0>, C4<0>, C4<0>;
L_0xf009b0 .delay (10,10,10) L_0xf009b0/d;
v0xea9df0_0 .net "And_AB", 0 0, L_0xf00590; 1 drivers
v0xea9e90_0 .net "And_XorAB_C", 0 0, L_0xf00760; 1 drivers
v0xea9f30_0 .net "Nand_AB", 0 0, L_0xf00420; 1 drivers
v0xea9fd0_0 .net "Nand_XorAB_C", 0 0, L_0xf006a0; 1 drivers
v0xeaa050_0 .net "Xor_AB", 0 0, L_0xeffd70; 1 drivers
v0xeaa120_0 .alias "a", 0 0, v0xeaaf70_0;
v0xeaa270_0 .alias "b", 0 0, v0xeab250_0;
v0xeaa2f0_0 .alias "carryin", 0 0, v0xeaacd0_0;
v0xeaa370_0 .alias "carryout", 0 0, v0xeaad70_0;
v0xeaa3f0_0 .net "nco", 0 0, L_0xf00870; 1 drivers
v0xeaa4d0_0 .alias "sum", 0 0, v0xeab330_0;
S_0xea98a0 .scope module, "xor_1" "xor_1bit" 4 13, 5 34, S_0xea9210;
 .timescale 0 0;
L_0xeff960/d .functor NAND 1, L_0xf04c00, L_0xeff7f0, C4<1>, C4<1>;
L_0xeff960 .delay (20,20,20) L_0xeff960/d;
L_0xeffa20/d .functor NOR 1, L_0xf04c00, L_0xeff7f0, C4<0>, C4<0>;
L_0xeffa20 .delay (20,20,20) L_0xeffa20/d;
L_0xeffb00/d .functor NOT 1, L_0xeffa20, C4<0>, C4<0>, C4<0>;
L_0xeffb00 .delay (10,10,10) L_0xeffb00/d;
L_0xeffc10/d .functor NAND 1, L_0xeffb00, L_0xeff960, C4<1>, C4<1>;
L_0xeffc10 .delay (20,20,20) L_0xeffc10/d;
L_0xeffd70/d .functor NOT 1, L_0xeffc10, C4<0>, C4<0>, C4<0>;
L_0xeffd70 .delay (10,10,10) L_0xeffd70/d;
v0xea9990_0 .alias "a", 0 0, v0xeaaf70_0;
v0xea9a30_0 .alias "b", 0 0, v0xeab250_0;
v0xea9ad0_0 .net "nand_ab", 0 0, L_0xeff960; 1 drivers
v0xea9b70_0 .net "nor_ab", 0 0, L_0xeffa20; 1 drivers
v0xea9bf0_0 .net "nxor_ab", 0 0, L_0xeffc10; 1 drivers
v0xea9c90_0 .net "or_ab", 0 0, L_0xeffb00; 1 drivers
v0xea9d70_0 .alias "result", 0 0, v0xeaa050_0;
S_0xea9300 .scope module, "xor_2" "xor_1bit" 4 14, 5 34, S_0xea9210;
 .timescale 0 0;
L_0xeffe80/d .functor NAND 1, L_0xeffd70, L_0xf04e70, C4<1>, C4<1>;
L_0xeffe80 .delay (20,20,20) L_0xeffe80/d;
L_0xefffd0/d .functor NOR 1, L_0xeffd70, L_0xf04e70, C4<0>, C4<0>;
L_0xefffd0 .delay (20,20,20) L_0xefffd0/d;
L_0xf00140/d .functor NOT 1, L_0xefffd0, C4<0>, C4<0>, C4<0>;
L_0xf00140 .delay (10,10,10) L_0xf00140/d;
L_0xf00200/d .functor NAND 1, L_0xf00140, L_0xeffe80, C4<1>, C4<1>;
L_0xf00200 .delay (20,20,20) L_0xf00200/d;
L_0xf00310/d .functor NOT 1, L_0xf00200, C4<0>, C4<0>, C4<0>;
L_0xf00310 .delay (10,10,10) L_0xf00310/d;
v0xea93f0_0 .alias "a", 0 0, v0xeaa050_0;
v0xea9490_0 .alias "b", 0 0, v0xeaacd0_0;
v0xea9530_0 .net "nand_ab", 0 0, L_0xeffe80; 1 drivers
v0xea95d0_0 .net "nor_ab", 0 0, L_0xefffd0; 1 drivers
v0xea9650_0 .net "nxor_ab", 0 0, L_0xf00200; 1 drivers
v0xea96f0_0 .net "or_ab", 0 0, L_0xf00140; 1 drivers
v0xea97d0_0 .alias "result", 0 0, v0xeab330_0;
S_0xea8cc0 .scope module, "xor_gate" "xor_1bit" 2 35, 5 34, S_0xea4f80;
 .timescale 0 0;
L_0xf00b70/d .functor NAND 1, L_0xf04c00, L_0xf04dd0, C4<1>, C4<1>;
L_0xf00b70 .delay (20,20,20) L_0xf00b70/d;
L_0xf00c30/d .functor NOR 1, L_0xf04c00, L_0xf04dd0, C4<0>, C4<0>;
L_0xf00c30 .delay (20,20,20) L_0xf00c30/d;
L_0xf00dc0/d .functor NOT 1, L_0xf00c30, C4<0>, C4<0>, C4<0>;
L_0xf00dc0 .delay (10,10,10) L_0xf00dc0/d;
L_0xf00eb0/d .functor NAND 1, L_0xf00dc0, L_0xf00b70, C4<1>, C4<1>;
L_0xf00eb0 .delay (20,20,20) L_0xf00eb0/d;
L_0xf01010/d .functor NOT 1, L_0xf00eb0, C4<0>, C4<0>, C4<0>;
L_0xf01010 .delay (10,10,10) L_0xf01010/d;
v0xea8db0_0 .alias "a", 0 0, v0xeaaf70_0;
v0xea8e30_0 .alias "b", 0 0, v0xeaaff0_0;
v0xea8f00_0 .net "nand_ab", 0 0, L_0xf00b70; 1 drivers
v0xea8f80_0 .net "nor_ab", 0 0, L_0xf00c30; 1 drivers
v0xea9000_0 .net "nxor_ab", 0 0, L_0xf00eb0; 1 drivers
v0xea9080_0 .net "or_ab", 0 0, L_0xf00dc0; 1 drivers
v0xea9140_0 .alias "result", 0 0, v0xeab6d0_0;
S_0xea80d0 .scope module, "nand_and_gate" "nand_and_1bit" 2 36, 5 18, S_0xea4f80;
 .timescale 0 0;
L_0xf01160/d .functor NAND 1, L_0xf04c00, L_0xf04dd0, C4<1>, C4<1>;
L_0xf01160 .delay (20,20,20) L_0xf01160/d;
L_0xf01290/d .functor NOT 1, L_0xf01160, C4<0>, C4<0>, C4<0>;
L_0xf01290 .delay (10,10,10) L_0xf01290/d;
v0xea8940_0 .alias "a", 0 0, v0xeaaf70_0;
v0xea89e0_0 .net "and_ab", 0 0, L_0xf01290; 1 drivers
v0xea8a60_0 .alias "b", 0 0, v0xeaaff0_0;
v0xea8ae0_0 .net "nand_ab", 0 0, L_0xf01160; 1 drivers
v0xea8bc0_0 .alias "othercontrolsignal", 0 0, v0xecf710_0;
v0xea8c40_0 .alias "result", 0 0, v0xeab440_0;
S_0xea81c0 .scope module, "mux_1" "mux_1bit" 5 30, 3 2, S_0xea80d0;
 .timescale 0 0;
L_0xf013e0/d .functor NAND 1, L_0xf01290, v0xe68730_0, C4<1>, C4<1>;
L_0xf013e0 .delay (20,20,20) L_0xf013e0/d;
L_0xf014a0/d .functor NOT 1, L_0xf013e0, C4<0>, C4<0>, C4<0>;
L_0xf014a0 .delay (10,10,10) L_0xf014a0/d;
L_0xf015d0/d .functor NOT 1, v0xe68730_0, C4<0>, C4<0>, C4<0>;
L_0xf015d0 .delay (10,10,10) L_0xf015d0/d;
L_0xf01690/d .functor NAND 1, L_0xf01160, L_0xf015d0, C4<1>, C4<1>;
L_0xf01690 .delay (20,20,20) L_0xf01690/d;
L_0xf017e0/d .functor NOT 1, L_0xf01690, C4<0>, C4<0>, C4<0>;
L_0xf017e0 .delay (10,10,10) L_0xf017e0/d;
L_0xf018d0/d .functor NOR 1, L_0xf017e0, L_0xf014a0, C4<0>, C4<0>;
L_0xf018d0 .delay (20,20,20) L_0xf018d0/d;
L_0xf01a70/d .functor NOT 1, L_0xf018d0, C4<0>, C4<0>, C4<0>;
L_0xf01a70 .delay (10,10,10) L_0xf01a70/d;
v0xea82b0_0 .net "and_in0ncom", 0 0, L_0xf017e0; 1 drivers
v0xea8330_0 .net "and_in1com", 0 0, L_0xf014a0; 1 drivers
v0xea83b0_0 .alias "in0", 0 0, v0xea8ae0_0;
v0xea8450_0 .alias "in1", 0 0, v0xea89e0_0;
v0xea84d0_0 .net "nand_in0ncom", 0 0, L_0xf01690; 1 drivers
v0xea8570_0 .net "nand_in1com", 0 0, L_0xf013e0; 1 drivers
v0xea8650_0 .net "ncom", 0 0, L_0xf015d0; 1 drivers
v0xea86f0_0 .net "nor_wire", 0 0, L_0xf018d0; 1 drivers
v0xea8790_0 .alias "result", 0 0, v0xeab440_0;
v0xea8860_0 .alias "sel0", 0 0, v0xecf710_0;
S_0xea7630 .scope module, "nor_or_gate" "nor_or_1bit" 2 37, 5 2, S_0xea4f80;
 .timescale 0 0;
L_0xf01ba0/d .functor NOR 1, L_0xf04c00, L_0xf04dd0, C4<0>, C4<0>;
L_0xf01ba0 .delay (20,20,20) L_0xf01ba0/d;
L_0xf01cd0/d .functor NOT 1, L_0xf01ba0, C4<0>, C4<0>, C4<0>;
L_0xf01cd0 .delay (10,10,10) L_0xf01cd0/d;
v0xea7db0_0 .alias "a", 0 0, v0xeaaf70_0;
v0xea7e30_0 .alias "b", 0 0, v0xeaaff0_0;
v0xea7ed0_0 .net "nor_ab", 0 0, L_0xf01ba0; 1 drivers
v0xea7f50_0 .net "or_ab", 0 0, L_0xf01cd0; 1 drivers
v0xea7fd0_0 .alias "othercontrolsignal", 0 0, v0xecf710_0;
v0xea8050_0 .alias "result", 0 0, v0xeab5c0_0;
S_0xea7720 .scope module, "mux_1" "mux_1bit" 5 14, 3 2, S_0xea7630;
 .timescale 0 0;
L_0xf01e20/d .functor NAND 1, L_0xf01cd0, v0xe68730_0, C4<1>, C4<1>;
L_0xf01e20 .delay (20,20,20) L_0xf01e20/d;
L_0xf01ee0/d .functor NOT 1, L_0xf01e20, C4<0>, C4<0>, C4<0>;
L_0xf01ee0 .delay (10,10,10) L_0xf01ee0/d;
L_0xf02010/d .functor NOT 1, v0xe68730_0, C4<0>, C4<0>, C4<0>;
L_0xf02010 .delay (10,10,10) L_0xf02010/d;
L_0xf020d0/d .functor NAND 1, L_0xf01ba0, L_0xf02010, C4<1>, C4<1>;
L_0xf020d0 .delay (20,20,20) L_0xf020d0/d;
L_0xf02220/d .functor NOT 1, L_0xf020d0, C4<0>, C4<0>, C4<0>;
L_0xf02220 .delay (10,10,10) L_0xf02220/d;
L_0xf02310/d .functor NOR 1, L_0xf02220, L_0xf01ee0, C4<0>, C4<0>;
L_0xf02310 .delay (20,20,20) L_0xf02310/d;
L_0xf024b0/d .functor NOT 1, L_0xf02310, C4<0>, C4<0>, C4<0>;
L_0xf024b0 .delay (10,10,10) L_0xf024b0/d;
v0xea7810_0 .net "and_in0ncom", 0 0, L_0xf02220; 1 drivers
v0xea7890_0 .net "and_in1com", 0 0, L_0xf01ee0; 1 drivers
v0xea7910_0 .alias "in0", 0 0, v0xea7ed0_0;
v0xea7990_0 .alias "in1", 0 0, v0xea7f50_0;
v0xea7a10_0 .net "nand_in0ncom", 0 0, L_0xf020d0; 1 drivers
v0xea7a90_0 .net "nand_in1com", 0 0, L_0xf01e20; 1 drivers
v0xea7b10_0 .net "ncom", 0 0, L_0xf02010; 1 drivers
v0xea7b90_0 .net "nor_wire", 0 0, L_0xf02310; 1 drivers
v0xea7c60_0 .alias "result", 0 0, v0xeab5c0_0;
v0xea7d30_0 .alias "sel0", 0 0, v0xecf710_0;
S_0xea5070 .scope module, "mainMux" "mux_alu" 2 39, 3 22, S_0xea4f80;
 .timescale 0 0;
v0xea6e80_0 .alias "in0", 0 0, v0xeab330_0;
v0xea6f30_0 .alias "in1", 0 0, v0xeab6d0_0;
v0xea6fe0_0 .alias "in2", 0 0, v0xeab440_0;
v0xea7090_0 .alias "in3", 0 0, v0xeab5c0_0;
v0xea7170_0 .net "in4", 0 0, C4<0>; 1 drivers
v0xea7220_0 .alias "result", 0 0, v0xeab180_0;
v0xea72a0_0 .net "sel0", 0 0, L_0xf045d0; 1 drivers
v0xea7320_0 .net "sel1", 0 0, L_0xf04670; 1 drivers
v0xea73a0_0 .net "sel2", 0 0, L_0xf047a0; 1 drivers
v0xea7450_0 .net "w0", 0 0, L_0xf02c70; 1 drivers
v0xea7530_0 .net "w1", 0 0, L_0xf033f0; 1 drivers
v0xea75b0_0 .net "w2", 0 0, L_0xf03c40; 1 drivers
S_0xea6730 .scope module, "mux00" "mux_1bit" 3 37, 3 2, S_0xea5070;
 .timescale 0 0;
L_0xf025e0/d .functor NAND 1, L_0xf01010, L_0xf045d0, C4<1>, C4<1>;
L_0xf025e0 .delay (20,20,20) L_0xf025e0/d;
L_0xf026a0/d .functor NOT 1, L_0xf025e0, C4<0>, C4<0>, C4<0>;
L_0xf026a0 .delay (10,10,10) L_0xf026a0/d;
L_0xf027d0/d .functor NOT 1, L_0xf045d0, C4<0>, C4<0>, C4<0>;
L_0xf027d0 .delay (10,10,10) L_0xf027d0/d;
L_0xf02920/d .functor NAND 1, L_0xf00310, L_0xf027d0, C4<1>, C4<1>;
L_0xf02920 .delay (20,20,20) L_0xf02920/d;
L_0xf029e0/d .functor NOT 1, L_0xf02920, C4<0>, C4<0>, C4<0>;
L_0xf029e0 .delay (10,10,10) L_0xf029e0/d;
L_0xf02ad0/d .functor NOR 1, L_0xf029e0, L_0xf026a0, C4<0>, C4<0>;
L_0xf02ad0 .delay (20,20,20) L_0xf02ad0/d;
L_0xf02c70/d .functor NOT 1, L_0xf02ad0, C4<0>, C4<0>, C4<0>;
L_0xf02c70 .delay (10,10,10) L_0xf02c70/d;
v0xea6820_0 .net "and_in0ncom", 0 0, L_0xf029e0; 1 drivers
v0xea68e0_0 .net "and_in1com", 0 0, L_0xf026a0; 1 drivers
v0xea6980_0 .alias "in0", 0 0, v0xeab330_0;
v0xea6a20_0 .alias "in1", 0 0, v0xeab6d0_0;
v0xea6aa0_0 .net "nand_in0ncom", 0 0, L_0xf02920; 1 drivers
v0xea6b40_0 .net "nand_in1com", 0 0, L_0xf025e0; 1 drivers
v0xea6be0_0 .net "ncom", 0 0, L_0xf027d0; 1 drivers
v0xea6c80_0 .net "nor_wire", 0 0, L_0xf02ad0; 1 drivers
v0xea6d20_0 .alias "result", 0 0, v0xea7450_0;
v0xea6da0_0 .alias "sel0", 0 0, v0xea72a0_0;
S_0xea5fe0 .scope module, "mux01" "mux_1bit" 3 38, 3 2, S_0xea5070;
 .timescale 0 0;
L_0xf02da0/d .functor NAND 1, L_0xf024b0, L_0xf045d0, C4<1>, C4<1>;
L_0xf02da0 .delay (20,20,20) L_0xf02da0/d;
L_0xf02e60/d .functor NOT 1, L_0xf02da0, C4<0>, C4<0>, C4<0>;
L_0xf02e60 .delay (10,10,10) L_0xf02e60/d;
L_0xf02f90/d .functor NOT 1, L_0xf045d0, C4<0>, C4<0>, C4<0>;
L_0xf02f90 .delay (10,10,10) L_0xf02f90/d;
L_0xf03050/d .functor NAND 1, L_0xf01a70, L_0xf02f90, C4<1>, C4<1>;
L_0xf03050 .delay (20,20,20) L_0xf03050/d;
L_0xf03160/d .functor NOT 1, L_0xf03050, C4<0>, C4<0>, C4<0>;
L_0xf03160 .delay (10,10,10) L_0xf03160/d;
L_0xf03250/d .functor NOR 1, L_0xf03160, L_0xf02e60, C4<0>, C4<0>;
L_0xf03250 .delay (20,20,20) L_0xf03250/d;
L_0xf033f0/d .functor NOT 1, L_0xf03250, C4<0>, C4<0>, C4<0>;
L_0xf033f0 .delay (10,10,10) L_0xf033f0/d;
v0xea60d0_0 .net "and_in0ncom", 0 0, L_0xf03160; 1 drivers
v0xea6190_0 .net "and_in1com", 0 0, L_0xf02e60; 1 drivers
v0xea6230_0 .alias "in0", 0 0, v0xeab440_0;
v0xea62d0_0 .alias "in1", 0 0, v0xeab5c0_0;
v0xea6350_0 .net "nand_in0ncom", 0 0, L_0xf03050; 1 drivers
v0xea63f0_0 .net "nand_in1com", 0 0, L_0xf02da0; 1 drivers
v0xea6490_0 .net "ncom", 0 0, L_0xf02f90; 1 drivers
v0xea6530_0 .net "nor_wire", 0 0, L_0xf03250; 1 drivers
v0xea65d0_0 .alias "result", 0 0, v0xea7530_0;
v0xea6650_0 .alias "sel0", 0 0, v0xea72a0_0;
S_0xea5890 .scope module, "mux1" "mux_1bit" 3 39, 3 2, S_0xea5070;
 .timescale 0 0;
L_0xf03520/d .functor NAND 1, L_0xf033f0, L_0xf04670, C4<1>, C4<1>;
L_0xf03520 .delay (20,20,20) L_0xf03520/d;
L_0xf03670/d .functor NOT 1, L_0xf03520, C4<0>, C4<0>, C4<0>;
L_0xf03670 .delay (10,10,10) L_0xf03670/d;
L_0xf037a0/d .functor NOT 1, L_0xf04670, C4<0>, C4<0>, C4<0>;
L_0xf037a0 .delay (10,10,10) L_0xf037a0/d;
L_0xf03860/d .functor NAND 1, L_0xf02c70, L_0xf037a0, C4<1>, C4<1>;
L_0xf03860 .delay (20,20,20) L_0xf03860/d;
L_0xf039b0/d .functor NOT 1, L_0xf03860, C4<0>, C4<0>, C4<0>;
L_0xf039b0 .delay (10,10,10) L_0xf039b0/d;
L_0xf03aa0/d .functor NOR 1, L_0xf039b0, L_0xf03670, C4<0>, C4<0>;
L_0xf03aa0 .delay (20,20,20) L_0xf03aa0/d;
L_0xf03c40/d .functor NOT 1, L_0xf03aa0, C4<0>, C4<0>, C4<0>;
L_0xf03c40 .delay (10,10,10) L_0xf03c40/d;
v0xea5980_0 .net "and_in0ncom", 0 0, L_0xf039b0; 1 drivers
v0xea5a40_0 .net "and_in1com", 0 0, L_0xf03670; 1 drivers
v0xea5ae0_0 .alias "in0", 0 0, v0xea7450_0;
v0xea5b80_0 .alias "in1", 0 0, v0xea7530_0;
v0xea5c00_0 .net "nand_in0ncom", 0 0, L_0xf03860; 1 drivers
v0xea5ca0_0 .net "nand_in1com", 0 0, L_0xf03520; 1 drivers
v0xea5d40_0 .net "ncom", 0 0, L_0xf037a0; 1 drivers
v0xea5de0_0 .net "nor_wire", 0 0, L_0xf03aa0; 1 drivers
v0xea5e80_0 .alias "result", 0 0, v0xea75b0_0;
v0xea5f00_0 .alias "sel0", 0 0, v0xea7320_0;
S_0xea5160 .scope module, "mux2" "mux_1bit" 3 40, 3 2, S_0xea5070;
 .timescale 0 0;
L_0xf03d70/d .functor NAND 1, C4<0>, L_0xf047a0, C4<1>, C4<1>;
L_0xf03d70 .delay (20,20,20) L_0xf03d70/d;
L_0xf03ed0/d .functor NOT 1, L_0xf03d70, C4<0>, C4<0>, C4<0>;
L_0xf03ed0 .delay (10,10,10) L_0xf03ed0/d;
L_0xf04000/d .functor NOT 1, L_0xf047a0, C4<0>, C4<0>, C4<0>;
L_0xf04000 .delay (10,10,10) L_0xf04000/d;
L_0xf040c0/d .functor NAND 1, L_0xf03c40, L_0xf04000, C4<1>, C4<1>;
L_0xf040c0 .delay (20,20,20) L_0xf040c0/d;
L_0xf04210/d .functor NOT 1, L_0xf040c0, C4<0>, C4<0>, C4<0>;
L_0xf04210 .delay (10,10,10) L_0xf04210/d;
L_0xf04300/d .functor NOR 1, L_0xf04210, L_0xf03ed0, C4<0>, C4<0>;
L_0xf04300 .delay (20,20,20) L_0xf04300/d;
L_0xf044a0/d .functor NOT 1, L_0xf04300, C4<0>, C4<0>, C4<0>;
L_0xf044a0 .delay (10,10,10) L_0xf044a0/d;
v0xea5250_0 .net "and_in0ncom", 0 0, L_0xf04210; 1 drivers
v0xea52d0_0 .net "and_in1com", 0 0, L_0xf03ed0; 1 drivers
v0xea5370_0 .alias "in0", 0 0, v0xea75b0_0;
v0xea5410_0 .alias "in1", 0 0, v0xea7170_0;
v0xea5490_0 .net "nand_in0ncom", 0 0, L_0xf040c0; 1 drivers
v0xea5530_0 .net "nand_in1com", 0 0, L_0xf03d70; 1 drivers
v0xea5610_0 .net "ncom", 0 0, L_0xf04000; 1 drivers
v0xea56b0_0 .net "nor_wire", 0 0, L_0xf04300; 1 drivers
v0xea5750_0 .alias "result", 0 0, v0xeab180_0;
v0xea57f0_0 .alias "sel0", 0 0, v0xea73a0_0;
S_0xe9dcd0 .scope generate, "ALU4[5]" "ALU4[5]" 2 65, 2 65, S_0xc56b50;
 .timescale 0 0;
P_0xe9c6a8 .param/l "i" 2 65, +C4<0101>;
S_0xe9de00 .scope module, "_alu" "ALU_1bit" 2 66, 2 16, S_0xe9dcd0;
 .timescale 0 0;
L_0xef93f0/d .functor NOT 1, L_0xf0a920, C4<0>, C4<0>, C4<0>;
L_0xef93f0 .delay (10,10,10) L_0xef93f0/d;
v0xea4350_0 .net "carryin", 0 0, L_0xf0a860; 1 drivers
v0xea43f0_0 .net "carryout", 0 0, L_0xf06730; 1 drivers
v0xea4470_0 .alias "invertB", 0 0, v0xecf510_0;
v0xea44f0_0 .alias "muxIndex", 2 0, v0xecf590_0;
v0xea4570_0 .net "notB", 0 0, L_0xef93f0; 1 drivers
v0xea45f0_0 .net "operandA", 0 0, L_0xf05020; 1 drivers
v0xea4670_0 .net "operandB", 0 0, L_0xf0a920; 1 drivers
v0xea4780_0 .alias "othercontrolsignal", 0 0, v0xecf710_0;
v0xea4800_0 .net "result", 0 0, L_0xf0a220; 1 drivers
v0xea48d0_0 .net "trueB", 0 0, L_0xf05570; 1 drivers
v0xea49b0_0 .net "wAddSub", 0 0, L_0xf06090; 1 drivers
v0xea4ac0_0 .net "wNandAnd", 0 0, L_0xf077f0; 1 drivers
v0xea4c40_0 .net "wNorOr", 0 0, L_0xf08230; 1 drivers
v0xea4d50_0 .net "wXor", 0 0, L_0xf06d90; 1 drivers
L_0xf0a350 .part v0xecef00_0, 0, 1;
L_0xf0a3f0 .part v0xecef00_0, 1, 1;
L_0xf0a520 .part v0xecef00_0, 2, 1;
S_0xea3bd0 .scope module, "mux_invertB" "mux_1bit" 2 31, 3 2, S_0xe9de00;
 .timescale 0 0;
L_0xf050d0/d .functor NAND 1, L_0xef93f0, v0xecee80_0, C4<1>, C4<1>;
L_0xf050d0 .delay (20,20,20) L_0xf050d0/d;
L_0xf05170/d .functor NOT 1, L_0xf050d0, C4<0>, C4<0>, C4<0>;
L_0xf05170 .delay (10,10,10) L_0xf05170/d;
L_0xf05250/d .functor NOT 1, v0xecee80_0, C4<0>, C4<0>, C4<0>;
L_0xf05250 .delay (10,10,10) L_0xf05250/d;
L_0xf05310/d .functor NAND 1, L_0xf0a920, L_0xf05250, C4<1>, C4<1>;
L_0xf05310 .delay (20,20,20) L_0xf05310/d;
L_0xf053d0/d .functor NOT 1, L_0xf05310, C4<0>, C4<0>, C4<0>;
L_0xf053d0 .delay (10,10,10) L_0xf053d0/d;
L_0xf05470/d .functor NOR 1, L_0xf053d0, L_0xf05170, C4<0>, C4<0>;
L_0xf05470 .delay (20,20,20) L_0xf05470/d;
L_0xf05570/d .functor NOT 1, L_0xf05470, C4<0>, C4<0>, C4<0>;
L_0xf05570 .delay (10,10,10) L_0xf05570/d;
v0xea3cc0_0 .net "and_in0ncom", 0 0, L_0xf053d0; 1 drivers
v0xea3d80_0 .net "and_in1com", 0 0, L_0xf05170; 1 drivers
v0xea3e20_0 .alias "in0", 0 0, v0xea4670_0;
v0xea3ea0_0 .alias "in1", 0 0, v0xea4570_0;
v0xea3f20_0 .net "nand_in0ncom", 0 0, L_0xf05310; 1 drivers
v0xea3fc0_0 .net "nand_in1com", 0 0, L_0xf050d0; 1 drivers
v0xea4060_0 .net "ncom", 0 0, L_0xf05250; 1 drivers
v0xea4100_0 .net "nor_wire", 0 0, L_0xf05470; 1 drivers
v0xea41a0_0 .alias "result", 0 0, v0xea48d0_0;
v0xea4270_0 .alias "sel0", 0 0, v0xecf510_0;
S_0xe4e300 .scope module, "adder" "adder_1bit" 2 34, 4 2, S_0xe9de00;
 .timescale 0 0;
L_0xf061a0/d .functor NAND 1, L_0xf05020, L_0xf05570, C4<1>, C4<1>;
L_0xf061a0 .delay (20,20,20) L_0xf061a0/d;
L_0xf06310/d .functor NOT 1, L_0xf061a0, C4<0>, C4<0>, C4<0>;
L_0xf06310 .delay (10,10,10) L_0xf06310/d;
L_0xf06420/d .functor NAND 1, L_0xf0a860, L_0xf05af0, C4<1>, C4<1>;
L_0xf06420 .delay (20,20,20) L_0xf06420/d;
L_0xf064e0/d .functor NOT 1, L_0xf06420, C4<0>, C4<0>, C4<0>;
L_0xf064e0 .delay (10,10,10) L_0xf064e0/d;
L_0xf065f0/d .functor NOR 1, L_0xf064e0, L_0xf06310, C4<0>, C4<0>;
L_0xf065f0 .delay (20,20,20) L_0xf065f0/d;
L_0xf06730/d .functor NOT 1, L_0xf065f0, C4<0>, C4<0>, C4<0>;
L_0xf06730 .delay (10,10,10) L_0xf06730/d;
v0xea3470_0 .net "And_AB", 0 0, L_0xf06310; 1 drivers
v0xea3510_0 .net "And_XorAB_C", 0 0, L_0xf064e0; 1 drivers
v0xea35b0_0 .net "Nand_AB", 0 0, L_0xf061a0; 1 drivers
v0xea3650_0 .net "Nand_XorAB_C", 0 0, L_0xf06420; 1 drivers
v0xea36d0_0 .net "Xor_AB", 0 0, L_0xf05af0; 1 drivers
v0xea37a0_0 .alias "a", 0 0, v0xea45f0_0;
v0xea38f0_0 .alias "b", 0 0, v0xea48d0_0;
v0xea3970_0 .alias "carryin", 0 0, v0xea4350_0;
v0xea39f0_0 .alias "carryout", 0 0, v0xea43f0_0;
v0xea3a70_0 .net "nco", 0 0, L_0xf065f0; 1 drivers
v0xea3b50_0 .alias "sum", 0 0, v0xea49b0_0;
S_0xea2f20 .scope module, "xor_1" "xor_1bit" 4 13, 5 34, S_0xe4e300;
 .timescale 0 0;
L_0xf056e0/d .functor NAND 1, L_0xf05020, L_0xf05570, C4<1>, C4<1>;
L_0xf056e0 .delay (20,20,20) L_0xf056e0/d;
L_0xf057a0/d .functor NOR 1, L_0xf05020, L_0xf05570, C4<0>, C4<0>;
L_0xf057a0 .delay (20,20,20) L_0xf057a0/d;
L_0xf05880/d .functor NOT 1, L_0xf057a0, C4<0>, C4<0>, C4<0>;
L_0xf05880 .delay (10,10,10) L_0xf05880/d;
L_0xf05990/d .functor NAND 1, L_0xf05880, L_0xf056e0, C4<1>, C4<1>;
L_0xf05990 .delay (20,20,20) L_0xf05990/d;
L_0xf05af0/d .functor NOT 1, L_0xf05990, C4<0>, C4<0>, C4<0>;
L_0xf05af0 .delay (10,10,10) L_0xf05af0/d;
v0xea3010_0 .alias "a", 0 0, v0xea45f0_0;
v0xea30b0_0 .alias "b", 0 0, v0xea48d0_0;
v0xea3150_0 .net "nand_ab", 0 0, L_0xf056e0; 1 drivers
v0xea31f0_0 .net "nor_ab", 0 0, L_0xf057a0; 1 drivers
v0xea3270_0 .net "nxor_ab", 0 0, L_0xf05990; 1 drivers
v0xea3310_0 .net "or_ab", 0 0, L_0xf05880; 1 drivers
v0xea33f0_0 .alias "result", 0 0, v0xea36d0_0;
S_0xe4e3f0 .scope module, "xor_2" "xor_1bit" 4 14, 5 34, S_0xe4e300;
 .timescale 0 0;
L_0xf05c00/d .functor NAND 1, L_0xf05af0, L_0xf0a860, C4<1>, C4<1>;
L_0xf05c00 .delay (20,20,20) L_0xf05c00/d;
L_0xf05d50/d .functor NOR 1, L_0xf05af0, L_0xf0a860, C4<0>, C4<0>;
L_0xf05d50 .delay (20,20,20) L_0xf05d50/d;
L_0xf05ec0/d .functor NOT 1, L_0xf05d50, C4<0>, C4<0>, C4<0>;
L_0xf05ec0 .delay (10,10,10) L_0xf05ec0/d;
L_0xf05f80/d .functor NAND 1, L_0xf05ec0, L_0xf05c00, C4<1>, C4<1>;
L_0xf05f80 .delay (20,20,20) L_0xf05f80/d;
L_0xf06090/d .functor NOT 1, L_0xf05f80, C4<0>, C4<0>, C4<0>;
L_0xf06090 .delay (10,10,10) L_0xf06090/d;
v0xea2ad0_0 .alias "a", 0 0, v0xea36d0_0;
v0xea2b50_0 .alias "b", 0 0, v0xea4350_0;
v0xea2bd0_0 .net "nand_ab", 0 0, L_0xf05c00; 1 drivers
v0xea2c50_0 .net "nor_ab", 0 0, L_0xf05d50; 1 drivers
v0xea2cd0_0 .net "nxor_ab", 0 0, L_0xf05f80; 1 drivers
v0xea2d70_0 .net "or_ab", 0 0, L_0xf05ec0; 1 drivers
v0xea2e50_0 .alias "result", 0 0, v0xea49b0_0;
S_0xe4ddb0 .scope module, "xor_gate" "xor_1bit" 2 35, 5 34, S_0xe9de00;
 .timescale 0 0;
L_0xf068f0/d .functor NAND 1, L_0xf05020, L_0xf0a920, C4<1>, C4<1>;
L_0xf068f0 .delay (20,20,20) L_0xf068f0/d;
L_0xf069b0/d .functor NOR 1, L_0xf05020, L_0xf0a920, C4<0>, C4<0>;
L_0xf069b0 .delay (20,20,20) L_0xf069b0/d;
L_0xf06b40/d .functor NOT 1, L_0xf069b0, C4<0>, C4<0>, C4<0>;
L_0xf06b40 .delay (10,10,10) L_0xf06b40/d;
L_0xf06c30/d .functor NAND 1, L_0xf06b40, L_0xf068f0, C4<1>, C4<1>;
L_0xf06c30 .delay (20,20,20) L_0xf06c30/d;
L_0xf06d90/d .functor NOT 1, L_0xf06c30, C4<0>, C4<0>, C4<0>;
L_0xf06d90 .delay (10,10,10) L_0xf06d90/d;
v0xe4dea0_0 .alias "a", 0 0, v0xea45f0_0;
v0xe4df20_0 .alias "b", 0 0, v0xea4670_0;
v0xe4dff0_0 .net "nand_ab", 0 0, L_0xf068f0; 1 drivers
v0xe4e070_0 .net "nor_ab", 0 0, L_0xf069b0; 1 drivers
v0xe4e0f0_0 .net "nxor_ab", 0 0, L_0xf06c30; 1 drivers
v0xe4e170_0 .net "or_ab", 0 0, L_0xf06b40; 1 drivers
v0xe4e230_0 .alias "result", 0 0, v0xea4d50_0;
S_0xea0f50 .scope module, "nand_and_gate" "nand_and_1bit" 2 36, 5 18, S_0xe9de00;
 .timescale 0 0;
L_0xf06ee0/d .functor NAND 1, L_0xf05020, L_0xf0a920, C4<1>, C4<1>;
L_0xf06ee0 .delay (20,20,20) L_0xf06ee0/d;
L_0xf07010/d .functor NOT 1, L_0xf06ee0, C4<0>, C4<0>, C4<0>;
L_0xf07010 .delay (10,10,10) L_0xf07010/d;
v0xea17c0_0 .alias "a", 0 0, v0xea45f0_0;
v0xea1860_0 .net "and_ab", 0 0, L_0xf07010; 1 drivers
v0xea18e0_0 .alias "b", 0 0, v0xea4670_0;
v0xea1960_0 .net "nand_ab", 0 0, L_0xf06ee0; 1 drivers
v0xea1a40_0 .alias "othercontrolsignal", 0 0, v0xecf710_0;
v0xe4dd30_0 .alias "result", 0 0, v0xea4ac0_0;
S_0xea1040 .scope module, "mux_1" "mux_1bit" 5 30, 3 2, S_0xea0f50;
 .timescale 0 0;
L_0xf07160/d .functor NAND 1, L_0xf07010, v0xe68730_0, C4<1>, C4<1>;
L_0xf07160 .delay (20,20,20) L_0xf07160/d;
L_0xf07220/d .functor NOT 1, L_0xf07160, C4<0>, C4<0>, C4<0>;
L_0xf07220 .delay (10,10,10) L_0xf07220/d;
L_0xf07350/d .functor NOT 1, v0xe68730_0, C4<0>, C4<0>, C4<0>;
L_0xf07350 .delay (10,10,10) L_0xf07350/d;
L_0xf07410/d .functor NAND 1, L_0xf06ee0, L_0xf07350, C4<1>, C4<1>;
L_0xf07410 .delay (20,20,20) L_0xf07410/d;
L_0xf07560/d .functor NOT 1, L_0xf07410, C4<0>, C4<0>, C4<0>;
L_0xf07560 .delay (10,10,10) L_0xf07560/d;
L_0xf07650/d .functor NOR 1, L_0xf07560, L_0xf07220, C4<0>, C4<0>;
L_0xf07650 .delay (20,20,20) L_0xf07650/d;
L_0xf077f0/d .functor NOT 1, L_0xf07650, C4<0>, C4<0>, C4<0>;
L_0xf077f0 .delay (10,10,10) L_0xf077f0/d;
v0xea1130_0 .net "and_in0ncom", 0 0, L_0xf07560; 1 drivers
v0xea11b0_0 .net "and_in1com", 0 0, L_0xf07220; 1 drivers
v0xea1230_0 .alias "in0", 0 0, v0xea1960_0;
v0xea12d0_0 .alias "in1", 0 0, v0xea1860_0;
v0xea1350_0 .net "nand_in0ncom", 0 0, L_0xf07410; 1 drivers
v0xea13f0_0 .net "nand_in1com", 0 0, L_0xf07160; 1 drivers
v0xea14d0_0 .net "ncom", 0 0, L_0xf07350; 1 drivers
v0xea1570_0 .net "nor_wire", 0 0, L_0xf07650; 1 drivers
v0xea1610_0 .alias "result", 0 0, v0xea4ac0_0;
v0xea16e0_0 .alias "sel0", 0 0, v0xecf710_0;
S_0xea04b0 .scope module, "nor_or_gate" "nor_or_1bit" 2 37, 5 2, S_0xe9de00;
 .timescale 0 0;
L_0xf07920/d .functor NOR 1, L_0xf05020, L_0xf0a920, C4<0>, C4<0>;
L_0xf07920 .delay (20,20,20) L_0xf07920/d;
L_0xf07a50/d .functor NOT 1, L_0xf07920, C4<0>, C4<0>, C4<0>;
L_0xf07a50 .delay (10,10,10) L_0xf07a50/d;
v0xea0c30_0 .alias "a", 0 0, v0xea45f0_0;
v0xea0cb0_0 .alias "b", 0 0, v0xea4670_0;
v0xea0d50_0 .net "nor_ab", 0 0, L_0xf07920; 1 drivers
v0xea0dd0_0 .net "or_ab", 0 0, L_0xf07a50; 1 drivers
v0xea0e50_0 .alias "othercontrolsignal", 0 0, v0xecf710_0;
v0xea0ed0_0 .alias "result", 0 0, v0xea4c40_0;
S_0xea05a0 .scope module, "mux_1" "mux_1bit" 5 14, 3 2, S_0xea04b0;
 .timescale 0 0;
L_0xf07ba0/d .functor NAND 1, L_0xf07a50, v0xe68730_0, C4<1>, C4<1>;
L_0xf07ba0 .delay (20,20,20) L_0xf07ba0/d;
L_0xf07c60/d .functor NOT 1, L_0xf07ba0, C4<0>, C4<0>, C4<0>;
L_0xf07c60 .delay (10,10,10) L_0xf07c60/d;
L_0xf07d90/d .functor NOT 1, v0xe68730_0, C4<0>, C4<0>, C4<0>;
L_0xf07d90 .delay (10,10,10) L_0xf07d90/d;
L_0xf07e50/d .functor NAND 1, L_0xf07920, L_0xf07d90, C4<1>, C4<1>;
L_0xf07e50 .delay (20,20,20) L_0xf07e50/d;
L_0xf07fa0/d .functor NOT 1, L_0xf07e50, C4<0>, C4<0>, C4<0>;
L_0xf07fa0 .delay (10,10,10) L_0xf07fa0/d;
L_0xf08090/d .functor NOR 1, L_0xf07fa0, L_0xf07c60, C4<0>, C4<0>;
L_0xf08090 .delay (20,20,20) L_0xf08090/d;
L_0xf08230/d .functor NOT 1, L_0xf08090, C4<0>, C4<0>, C4<0>;
L_0xf08230 .delay (10,10,10) L_0xf08230/d;
v0xea0690_0 .net "and_in0ncom", 0 0, L_0xf07fa0; 1 drivers
v0xea0710_0 .net "and_in1com", 0 0, L_0xf07c60; 1 drivers
v0xea0790_0 .alias "in0", 0 0, v0xea0d50_0;
v0xea0810_0 .alias "in1", 0 0, v0xea0dd0_0;
v0xea0890_0 .net "nand_in0ncom", 0 0, L_0xf07e50; 1 drivers
v0xea0910_0 .net "nand_in1com", 0 0, L_0xf07ba0; 1 drivers
v0xea0990_0 .net "ncom", 0 0, L_0xf07d90; 1 drivers
v0xea0a10_0 .net "nor_wire", 0 0, L_0xf08090; 1 drivers
v0xea0ae0_0 .alias "result", 0 0, v0xea4c40_0;
v0xea0bb0_0 .alias "sel0", 0 0, v0xecf710_0;
S_0xe9def0 .scope module, "mainMux" "mux_alu" 2 39, 3 22, S_0xe9de00;
 .timescale 0 0;
v0xe9fd00_0 .alias "in0", 0 0, v0xea49b0_0;
v0xe9fdb0_0 .alias "in1", 0 0, v0xea4d50_0;
v0xe9fe60_0 .alias "in2", 0 0, v0xea4ac0_0;
v0xe9ff10_0 .alias "in3", 0 0, v0xea4c40_0;
v0xe9fff0_0 .net "in4", 0 0, C4<0>; 1 drivers
v0xea00a0_0 .alias "result", 0 0, v0xea4800_0;
v0xea0120_0 .net "sel0", 0 0, L_0xf0a350; 1 drivers
v0xea01a0_0 .net "sel1", 0 0, L_0xf0a3f0; 1 drivers
v0xea0220_0 .net "sel2", 0 0, L_0xf0a520; 1 drivers
v0xea02d0_0 .net "w0", 0 0, L_0xf089f0; 1 drivers
v0xea03b0_0 .net "w1", 0 0, L_0xf09170; 1 drivers
v0xea0430_0 .net "w2", 0 0, L_0xf099c0; 1 drivers
S_0xe9f5b0 .scope module, "mux00" "mux_1bit" 3 37, 3 2, S_0xe9def0;
 .timescale 0 0;
L_0xf08360/d .functor NAND 1, L_0xf06d90, L_0xf0a350, C4<1>, C4<1>;
L_0xf08360 .delay (20,20,20) L_0xf08360/d;
L_0xf08420/d .functor NOT 1, L_0xf08360, C4<0>, C4<0>, C4<0>;
L_0xf08420 .delay (10,10,10) L_0xf08420/d;
L_0xf08550/d .functor NOT 1, L_0xf0a350, C4<0>, C4<0>, C4<0>;
L_0xf08550 .delay (10,10,10) L_0xf08550/d;
L_0xf086a0/d .functor NAND 1, L_0xf06090, L_0xf08550, C4<1>, C4<1>;
L_0xf086a0 .delay (20,20,20) L_0xf086a0/d;
L_0xf08760/d .functor NOT 1, L_0xf086a0, C4<0>, C4<0>, C4<0>;
L_0xf08760 .delay (10,10,10) L_0xf08760/d;
L_0xf08850/d .functor NOR 1, L_0xf08760, L_0xf08420, C4<0>, C4<0>;
L_0xf08850 .delay (20,20,20) L_0xf08850/d;
L_0xf089f0/d .functor NOT 1, L_0xf08850, C4<0>, C4<0>, C4<0>;
L_0xf089f0 .delay (10,10,10) L_0xf089f0/d;
v0xe9f6a0_0 .net "and_in0ncom", 0 0, L_0xf08760; 1 drivers
v0xe9f760_0 .net "and_in1com", 0 0, L_0xf08420; 1 drivers
v0xe9f800_0 .alias "in0", 0 0, v0xea49b0_0;
v0xe9f8a0_0 .alias "in1", 0 0, v0xea4d50_0;
v0xe9f920_0 .net "nand_in0ncom", 0 0, L_0xf086a0; 1 drivers
v0xe9f9c0_0 .net "nand_in1com", 0 0, L_0xf08360; 1 drivers
v0xe9fa60_0 .net "ncom", 0 0, L_0xf08550; 1 drivers
v0xe9fb00_0 .net "nor_wire", 0 0, L_0xf08850; 1 drivers
v0xe9fba0_0 .alias "result", 0 0, v0xea02d0_0;
v0xe9fc20_0 .alias "sel0", 0 0, v0xea0120_0;
S_0xe9ee60 .scope module, "mux01" "mux_1bit" 3 38, 3 2, S_0xe9def0;
 .timescale 0 0;
L_0xf08b20/d .functor NAND 1, L_0xf08230, L_0xf0a350, C4<1>, C4<1>;
L_0xf08b20 .delay (20,20,20) L_0xf08b20/d;
L_0xf08be0/d .functor NOT 1, L_0xf08b20, C4<0>, C4<0>, C4<0>;
L_0xf08be0 .delay (10,10,10) L_0xf08be0/d;
L_0xf08d10/d .functor NOT 1, L_0xf0a350, C4<0>, C4<0>, C4<0>;
L_0xf08d10 .delay (10,10,10) L_0xf08d10/d;
L_0xf08dd0/d .functor NAND 1, L_0xf077f0, L_0xf08d10, C4<1>, C4<1>;
L_0xf08dd0 .delay (20,20,20) L_0xf08dd0/d;
L_0xf08ee0/d .functor NOT 1, L_0xf08dd0, C4<0>, C4<0>, C4<0>;
L_0xf08ee0 .delay (10,10,10) L_0xf08ee0/d;
L_0xf08fd0/d .functor NOR 1, L_0xf08ee0, L_0xf08be0, C4<0>, C4<0>;
L_0xf08fd0 .delay (20,20,20) L_0xf08fd0/d;
L_0xf09170/d .functor NOT 1, L_0xf08fd0, C4<0>, C4<0>, C4<0>;
L_0xf09170 .delay (10,10,10) L_0xf09170/d;
v0xe9ef50_0 .net "and_in0ncom", 0 0, L_0xf08ee0; 1 drivers
v0xe9f010_0 .net "and_in1com", 0 0, L_0xf08be0; 1 drivers
v0xe9f0b0_0 .alias "in0", 0 0, v0xea4ac0_0;
v0xe9f150_0 .alias "in1", 0 0, v0xea4c40_0;
v0xe9f1d0_0 .net "nand_in0ncom", 0 0, L_0xf08dd0; 1 drivers
v0xe9f270_0 .net "nand_in1com", 0 0, L_0xf08b20; 1 drivers
v0xe9f310_0 .net "ncom", 0 0, L_0xf08d10; 1 drivers
v0xe9f3b0_0 .net "nor_wire", 0 0, L_0xf08fd0; 1 drivers
v0xe9f450_0 .alias "result", 0 0, v0xea03b0_0;
v0xe9f4d0_0 .alias "sel0", 0 0, v0xea0120_0;
S_0xe9e710 .scope module, "mux1" "mux_1bit" 3 39, 3 2, S_0xe9def0;
 .timescale 0 0;
L_0xf092a0/d .functor NAND 1, L_0xf09170, L_0xf0a3f0, C4<1>, C4<1>;
L_0xf092a0 .delay (20,20,20) L_0xf092a0/d;
L_0xf093f0/d .functor NOT 1, L_0xf092a0, C4<0>, C4<0>, C4<0>;
L_0xf093f0 .delay (10,10,10) L_0xf093f0/d;
L_0xf09520/d .functor NOT 1, L_0xf0a3f0, C4<0>, C4<0>, C4<0>;
L_0xf09520 .delay (10,10,10) L_0xf09520/d;
L_0xf095e0/d .functor NAND 1, L_0xf089f0, L_0xf09520, C4<1>, C4<1>;
L_0xf095e0 .delay (20,20,20) L_0xf095e0/d;
L_0xf09730/d .functor NOT 1, L_0xf095e0, C4<0>, C4<0>, C4<0>;
L_0xf09730 .delay (10,10,10) L_0xf09730/d;
L_0xf09820/d .functor NOR 1, L_0xf09730, L_0xf093f0, C4<0>, C4<0>;
L_0xf09820 .delay (20,20,20) L_0xf09820/d;
L_0xf099c0/d .functor NOT 1, L_0xf09820, C4<0>, C4<0>, C4<0>;
L_0xf099c0 .delay (10,10,10) L_0xf099c0/d;
v0xe9e800_0 .net "and_in0ncom", 0 0, L_0xf09730; 1 drivers
v0xe9e8c0_0 .net "and_in1com", 0 0, L_0xf093f0; 1 drivers
v0xe9e960_0 .alias "in0", 0 0, v0xea02d0_0;
v0xe9ea00_0 .alias "in1", 0 0, v0xea03b0_0;
v0xe9ea80_0 .net "nand_in0ncom", 0 0, L_0xf095e0; 1 drivers
v0xe9eb20_0 .net "nand_in1com", 0 0, L_0xf092a0; 1 drivers
v0xe9ebc0_0 .net "ncom", 0 0, L_0xf09520; 1 drivers
v0xe9ec60_0 .net "nor_wire", 0 0, L_0xf09820; 1 drivers
v0xe9ed00_0 .alias "result", 0 0, v0xea0430_0;
v0xe9ed80_0 .alias "sel0", 0 0, v0xea01a0_0;
S_0xe9dfe0 .scope module, "mux2" "mux_1bit" 3 40, 3 2, S_0xe9def0;
 .timescale 0 0;
L_0xf09af0/d .functor NAND 1, C4<0>, L_0xf0a520, C4<1>, C4<1>;
L_0xf09af0 .delay (20,20,20) L_0xf09af0/d;
L_0xf09c50/d .functor NOT 1, L_0xf09af0, C4<0>, C4<0>, C4<0>;
L_0xf09c50 .delay (10,10,10) L_0xf09c50/d;
L_0xf09d80/d .functor NOT 1, L_0xf0a520, C4<0>, C4<0>, C4<0>;
L_0xf09d80 .delay (10,10,10) L_0xf09d80/d;
L_0xf09e40/d .functor NAND 1, L_0xf099c0, L_0xf09d80, C4<1>, C4<1>;
L_0xf09e40 .delay (20,20,20) L_0xf09e40/d;
L_0xf09f90/d .functor NOT 1, L_0xf09e40, C4<0>, C4<0>, C4<0>;
L_0xf09f90 .delay (10,10,10) L_0xf09f90/d;
L_0xf0a080/d .functor NOR 1, L_0xf09f90, L_0xf09c50, C4<0>, C4<0>;
L_0xf0a080 .delay (20,20,20) L_0xf0a080/d;
L_0xf0a220/d .functor NOT 1, L_0xf0a080, C4<0>, C4<0>, C4<0>;
L_0xf0a220 .delay (10,10,10) L_0xf0a220/d;
v0xe9e0d0_0 .net "and_in0ncom", 0 0, L_0xf09f90; 1 drivers
v0xe9e150_0 .net "and_in1com", 0 0, L_0xf09c50; 1 drivers
v0xe9e1f0_0 .alias "in0", 0 0, v0xea0430_0;
v0xe9e290_0 .alias "in1", 0 0, v0xe9fff0_0;
v0xe9e310_0 .net "nand_in0ncom", 0 0, L_0xf09e40; 1 drivers
v0xe9e3b0_0 .net "nand_in1com", 0 0, L_0xf09af0; 1 drivers
v0xe9e490_0 .net "ncom", 0 0, L_0xf09d80; 1 drivers
v0xe9e530_0 .net "nor_wire", 0 0, L_0xf0a080; 1 drivers
v0xe9e5d0_0 .alias "result", 0 0, v0xea4800_0;
v0xe9e670_0 .alias "sel0", 0 0, v0xea0220_0;
S_0xe97350 .scope generate, "ALU4[6]" "ALU4[6]" 2 65, 2 65, S_0xc56b50;
 .timescale 0 0;
P_0xe95d28 .param/l "i" 2 65, +C4<0110>;
S_0xe97480 .scope module, "_alu" "ALU_1bit" 2 66, 2 16, S_0xe97350;
 .timescale 0 0;
L_0xf0aa90/d .functor NOT 1, L_0xf103d0, C4<0>, C4<0>, C4<0>;
L_0xf0aa90 .delay (10,10,10) L_0xf0aa90/d;
v0xe9d1d0_0 .net "carryin", 0 0, L_0xf10640; 1 drivers
v0xe9d270_0 .net "carryout", 0 0, L_0xf0c300; 1 drivers
v0xe9d2f0_0 .alias "invertB", 0 0, v0xecf510_0;
v0xe9d370_0 .alias "muxIndex", 2 0, v0xecf590_0;
v0xe9d3f0_0 .net "notB", 0 0, L_0xf0aa90; 1 drivers
v0xe9d470_0 .net "operandA", 0 0, L_0xf104b0; 1 drivers
v0xe9d4f0_0 .net "operandB", 0 0, L_0xf103d0; 1 drivers
v0xe9d600_0 .alias "othercontrolsignal", 0 0, v0xecf710_0;
v0xe9d680_0 .net "result", 0 0, L_0xf0fdf0; 1 drivers
v0xe9d750_0 .net "trueB", 0 0, L_0xf0b140; 1 drivers
v0xe9d830_0 .net "wAddSub", 0 0, L_0xf0bc60; 1 drivers
v0xe9d940_0 .net "wNandAnd", 0 0, L_0xf0d3c0; 1 drivers
v0xe9dac0_0 .net "wNorOr", 0 0, L_0xf0de00; 1 drivers
v0xe9dbd0_0 .net "wXor", 0 0, L_0xf0c960; 1 drivers
L_0xf0ff20 .part v0xecef00_0, 0, 1;
L_0xf0ffc0 .part v0xecef00_0, 1, 1;
L_0xf100f0 .part v0xecef00_0, 2, 1;
S_0xe9ca50 .scope module, "mux_invertB" "mux_1bit" 2 31, 3 2, S_0xe97480;
 .timescale 0 0;
L_0xf0ab70/d .functor NAND 1, L_0xf0aa90, v0xecee80_0, C4<1>, C4<1>;
L_0xf0ab70 .delay (20,20,20) L_0xf0ab70/d;
L_0xf0ac50/d .functor NOT 1, L_0xf0ab70, C4<0>, C4<0>, C4<0>;
L_0xf0ac50 .delay (10,10,10) L_0xf0ac50/d;
L_0xf0ad30/d .functor NOT 1, v0xecee80_0, C4<0>, C4<0>, C4<0>;
L_0xf0ad30 .delay (10,10,10) L_0xf0ad30/d;
L_0xf0adf0/d .functor NAND 1, L_0xf103d0, L_0xf0ad30, C4<1>, C4<1>;
L_0xf0adf0 .delay (20,20,20) L_0xf0adf0/d;
L_0xf0aeb0/d .functor NOT 1, L_0xf0adf0, C4<0>, C4<0>, C4<0>;
L_0xf0aeb0 .delay (10,10,10) L_0xf0aeb0/d;
L_0xf0afa0/d .functor NOR 1, L_0xf0aeb0, L_0xf0ac50, C4<0>, C4<0>;
L_0xf0afa0 .delay (20,20,20) L_0xf0afa0/d;
L_0xf0b140/d .functor NOT 1, L_0xf0afa0, C4<0>, C4<0>, C4<0>;
L_0xf0b140 .delay (10,10,10) L_0xf0b140/d;
v0xe9cb40_0 .net "and_in0ncom", 0 0, L_0xf0aeb0; 1 drivers
v0xe9cc00_0 .net "and_in1com", 0 0, L_0xf0ac50; 1 drivers
v0xe9cca0_0 .alias "in0", 0 0, v0xe9d4f0_0;
v0xe9cd20_0 .alias "in1", 0 0, v0xe9d3f0_0;
v0xe9cda0_0 .net "nand_in0ncom", 0 0, L_0xf0adf0; 1 drivers
v0xe9ce40_0 .net "nand_in1com", 0 0, L_0xf0ab70; 1 drivers
v0xe9cee0_0 .net "ncom", 0 0, L_0xf0ad30; 1 drivers
v0xe9cf80_0 .net "nor_wire", 0 0, L_0xf0afa0; 1 drivers
v0xe9d020_0 .alias "result", 0 0, v0xe9d750_0;
v0xe9d0f0_0 .alias "sel0", 0 0, v0xecf510_0;
S_0xe9b710 .scope module, "adder" "adder_1bit" 2 34, 4 2, S_0xe97480;
 .timescale 0 0;
L_0xf0bd70/d .functor NAND 1, L_0xf104b0, L_0xf0b140, C4<1>, C4<1>;
L_0xf0bd70 .delay (20,20,20) L_0xf0bd70/d;
L_0xf0bee0/d .functor NOT 1, L_0xf0bd70, C4<0>, C4<0>, C4<0>;
L_0xf0bee0 .delay (10,10,10) L_0xf0bee0/d;
L_0xf0bff0/d .functor NAND 1, L_0xf10640, L_0xf0b6c0, C4<1>, C4<1>;
L_0xf0bff0 .delay (20,20,20) L_0xf0bff0/d;
L_0xf0c0b0/d .functor NOT 1, L_0xf0bff0, C4<0>, C4<0>, C4<0>;
L_0xf0c0b0 .delay (10,10,10) L_0xf0c0b0/d;
L_0xf0c1c0/d .functor NOR 1, L_0xf0c0b0, L_0xf0bee0, C4<0>, C4<0>;
L_0xf0c1c0 .delay (20,20,20) L_0xf0c1c0/d;
L_0xf0c300/d .functor NOT 1, L_0xf0c1c0, C4<0>, C4<0>, C4<0>;
L_0xf0c300 .delay (10,10,10) L_0xf0c300/d;
v0xe9c2f0_0 .net "And_AB", 0 0, L_0xf0bee0; 1 drivers
v0xe9c390_0 .net "And_XorAB_C", 0 0, L_0xf0c0b0; 1 drivers
v0xe9c430_0 .net "Nand_AB", 0 0, L_0xf0bd70; 1 drivers
v0xe9c4d0_0 .net "Nand_XorAB_C", 0 0, L_0xf0bff0; 1 drivers
v0xe9c550_0 .net "Xor_AB", 0 0, L_0xf0b6c0; 1 drivers
v0xe9c620_0 .alias "a", 0 0, v0xe9d470_0;
v0xe9c770_0 .alias "b", 0 0, v0xe9d750_0;
v0xe9c7f0_0 .alias "carryin", 0 0, v0xe9d1d0_0;
v0xe9c870_0 .alias "carryout", 0 0, v0xe9d270_0;
v0xe9c8f0_0 .net "nco", 0 0, L_0xf0c1c0; 1 drivers
v0xe9c9d0_0 .alias "sum", 0 0, v0xe9d830_0;
S_0xe9bda0 .scope module, "xor_1" "xor_1bit" 4 13, 5 34, S_0xe9b710;
 .timescale 0 0;
L_0xf0b2b0/d .functor NAND 1, L_0xf104b0, L_0xf0b140, C4<1>, C4<1>;
L_0xf0b2b0 .delay (20,20,20) L_0xf0b2b0/d;
L_0xf0b370/d .functor NOR 1, L_0xf104b0, L_0xf0b140, C4<0>, C4<0>;
L_0xf0b370 .delay (20,20,20) L_0xf0b370/d;
L_0xf0b450/d .functor NOT 1, L_0xf0b370, C4<0>, C4<0>, C4<0>;
L_0xf0b450 .delay (10,10,10) L_0xf0b450/d;
L_0xf0b560/d .functor NAND 1, L_0xf0b450, L_0xf0b2b0, C4<1>, C4<1>;
L_0xf0b560 .delay (20,20,20) L_0xf0b560/d;
L_0xf0b6c0/d .functor NOT 1, L_0xf0b560, C4<0>, C4<0>, C4<0>;
L_0xf0b6c0 .delay (10,10,10) L_0xf0b6c0/d;
v0xe9be90_0 .alias "a", 0 0, v0xe9d470_0;
v0xe9bf30_0 .alias "b", 0 0, v0xe9d750_0;
v0xe9bfd0_0 .net "nand_ab", 0 0, L_0xf0b2b0; 1 drivers
v0xe9c070_0 .net "nor_ab", 0 0, L_0xf0b370; 1 drivers
v0xe9c0f0_0 .net "nxor_ab", 0 0, L_0xf0b560; 1 drivers
v0xe9c190_0 .net "or_ab", 0 0, L_0xf0b450; 1 drivers
v0xe9c270_0 .alias "result", 0 0, v0xe9c550_0;
S_0xe9b800 .scope module, "xor_2" "xor_1bit" 4 14, 5 34, S_0xe9b710;
 .timescale 0 0;
L_0xf0b7d0/d .functor NAND 1, L_0xf0b6c0, L_0xf10640, C4<1>, C4<1>;
L_0xf0b7d0 .delay (20,20,20) L_0xf0b7d0/d;
L_0xf0b920/d .functor NOR 1, L_0xf0b6c0, L_0xf10640, C4<0>, C4<0>;
L_0xf0b920 .delay (20,20,20) L_0xf0b920/d;
L_0xf0ba90/d .functor NOT 1, L_0xf0b920, C4<0>, C4<0>, C4<0>;
L_0xf0ba90 .delay (10,10,10) L_0xf0ba90/d;
L_0xf0bb50/d .functor NAND 1, L_0xf0ba90, L_0xf0b7d0, C4<1>, C4<1>;
L_0xf0bb50 .delay (20,20,20) L_0xf0bb50/d;
L_0xf0bc60/d .functor NOT 1, L_0xf0bb50, C4<0>, C4<0>, C4<0>;
L_0xf0bc60 .delay (10,10,10) L_0xf0bc60/d;
v0xe9b8f0_0 .alias "a", 0 0, v0xe9c550_0;
v0xe9b990_0 .alias "b", 0 0, v0xe9d1d0_0;
v0xe9ba30_0 .net "nand_ab", 0 0, L_0xf0b7d0; 1 drivers
v0xe9bad0_0 .net "nor_ab", 0 0, L_0xf0b920; 1 drivers
v0xe9bb50_0 .net "nxor_ab", 0 0, L_0xf0bb50; 1 drivers
v0xe9bbf0_0 .net "or_ab", 0 0, L_0xf0ba90; 1 drivers
v0xe9bcd0_0 .alias "result", 0 0, v0xe9d830_0;
S_0xe9b1c0 .scope module, "xor_gate" "xor_1bit" 2 35, 5 34, S_0xe97480;
 .timescale 0 0;
L_0xf0c4c0/d .functor NAND 1, L_0xf104b0, L_0xf103d0, C4<1>, C4<1>;
L_0xf0c4c0 .delay (20,20,20) L_0xf0c4c0/d;
L_0xf0c580/d .functor NOR 1, L_0xf104b0, L_0xf103d0, C4<0>, C4<0>;
L_0xf0c580 .delay (20,20,20) L_0xf0c580/d;
L_0xf0c710/d .functor NOT 1, L_0xf0c580, C4<0>, C4<0>, C4<0>;
L_0xf0c710 .delay (10,10,10) L_0xf0c710/d;
L_0xf0c800/d .functor NAND 1, L_0xf0c710, L_0xf0c4c0, C4<1>, C4<1>;
L_0xf0c800 .delay (20,20,20) L_0xf0c800/d;
L_0xf0c960/d .functor NOT 1, L_0xf0c800, C4<0>, C4<0>, C4<0>;
L_0xf0c960 .delay (10,10,10) L_0xf0c960/d;
v0xe9b2b0_0 .alias "a", 0 0, v0xe9d470_0;
v0xe9b330_0 .alias "b", 0 0, v0xe9d4f0_0;
v0xe9b400_0 .net "nand_ab", 0 0, L_0xf0c4c0; 1 drivers
v0xe9b480_0 .net "nor_ab", 0 0, L_0xf0c580; 1 drivers
v0xe9b500_0 .net "nxor_ab", 0 0, L_0xf0c800; 1 drivers
v0xe9b580_0 .net "or_ab", 0 0, L_0xf0c710; 1 drivers
v0xe9b640_0 .alias "result", 0 0, v0xe9dbd0_0;
S_0xe9a5d0 .scope module, "nand_and_gate" "nand_and_1bit" 2 36, 5 18, S_0xe97480;
 .timescale 0 0;
L_0xf0cab0/d .functor NAND 1, L_0xf104b0, L_0xf103d0, C4<1>, C4<1>;
L_0xf0cab0 .delay (20,20,20) L_0xf0cab0/d;
L_0xf0cbe0/d .functor NOT 1, L_0xf0cab0, C4<0>, C4<0>, C4<0>;
L_0xf0cbe0 .delay (10,10,10) L_0xf0cbe0/d;
v0xe9ae40_0 .alias "a", 0 0, v0xe9d470_0;
v0xe9aee0_0 .net "and_ab", 0 0, L_0xf0cbe0; 1 drivers
v0xe9af60_0 .alias "b", 0 0, v0xe9d4f0_0;
v0xe9afe0_0 .net "nand_ab", 0 0, L_0xf0cab0; 1 drivers
v0xe9b0c0_0 .alias "othercontrolsignal", 0 0, v0xecf710_0;
v0xe9b140_0 .alias "result", 0 0, v0xe9d940_0;
S_0xe9a6c0 .scope module, "mux_1" "mux_1bit" 5 30, 3 2, S_0xe9a5d0;
 .timescale 0 0;
L_0xf0cd30/d .functor NAND 1, L_0xf0cbe0, v0xe68730_0, C4<1>, C4<1>;
L_0xf0cd30 .delay (20,20,20) L_0xf0cd30/d;
L_0xf0cdf0/d .functor NOT 1, L_0xf0cd30, C4<0>, C4<0>, C4<0>;
L_0xf0cdf0 .delay (10,10,10) L_0xf0cdf0/d;
L_0xf0cf20/d .functor NOT 1, v0xe68730_0, C4<0>, C4<0>, C4<0>;
L_0xf0cf20 .delay (10,10,10) L_0xf0cf20/d;
L_0xf0cfe0/d .functor NAND 1, L_0xf0cab0, L_0xf0cf20, C4<1>, C4<1>;
L_0xf0cfe0 .delay (20,20,20) L_0xf0cfe0/d;
L_0xf0d130/d .functor NOT 1, L_0xf0cfe0, C4<0>, C4<0>, C4<0>;
L_0xf0d130 .delay (10,10,10) L_0xf0d130/d;
L_0xf0d220/d .functor NOR 1, L_0xf0d130, L_0xf0cdf0, C4<0>, C4<0>;
L_0xf0d220 .delay (20,20,20) L_0xf0d220/d;
L_0xf0d3c0/d .functor NOT 1, L_0xf0d220, C4<0>, C4<0>, C4<0>;
L_0xf0d3c0 .delay (10,10,10) L_0xf0d3c0/d;
v0xe9a7b0_0 .net "and_in0ncom", 0 0, L_0xf0d130; 1 drivers
v0xe9a830_0 .net "and_in1com", 0 0, L_0xf0cdf0; 1 drivers
v0xe9a8b0_0 .alias "in0", 0 0, v0xe9afe0_0;
v0xe9a950_0 .alias "in1", 0 0, v0xe9aee0_0;
v0xe9a9d0_0 .net "nand_in0ncom", 0 0, L_0xf0cfe0; 1 drivers
v0xe9aa70_0 .net "nand_in1com", 0 0, L_0xf0cd30; 1 drivers
v0xe9ab50_0 .net "ncom", 0 0, L_0xf0cf20; 1 drivers
v0xe9abf0_0 .net "nor_wire", 0 0, L_0xf0d220; 1 drivers
v0xe9ac90_0 .alias "result", 0 0, v0xe9d940_0;
v0xe9ad60_0 .alias "sel0", 0 0, v0xecf710_0;
S_0xe99b30 .scope module, "nor_or_gate" "nor_or_1bit" 2 37, 5 2, S_0xe97480;
 .timescale 0 0;
L_0xf0d4f0/d .functor NOR 1, L_0xf104b0, L_0xf103d0, C4<0>, C4<0>;
L_0xf0d4f0 .delay (20,20,20) L_0xf0d4f0/d;
L_0xf0d620/d .functor NOT 1, L_0xf0d4f0, C4<0>, C4<0>, C4<0>;
L_0xf0d620 .delay (10,10,10) L_0xf0d620/d;
v0xe9a2b0_0 .alias "a", 0 0, v0xe9d470_0;
v0xe9a330_0 .alias "b", 0 0, v0xe9d4f0_0;
v0xe9a3d0_0 .net "nor_ab", 0 0, L_0xf0d4f0; 1 drivers
v0xe9a450_0 .net "or_ab", 0 0, L_0xf0d620; 1 drivers
v0xe9a4d0_0 .alias "othercontrolsignal", 0 0, v0xecf710_0;
v0xe9a550_0 .alias "result", 0 0, v0xe9dac0_0;
S_0xe99c20 .scope module, "mux_1" "mux_1bit" 5 14, 3 2, S_0xe99b30;
 .timescale 0 0;
L_0xf0d770/d .functor NAND 1, L_0xf0d620, v0xe68730_0, C4<1>, C4<1>;
L_0xf0d770 .delay (20,20,20) L_0xf0d770/d;
L_0xf0d830/d .functor NOT 1, L_0xf0d770, C4<0>, C4<0>, C4<0>;
L_0xf0d830 .delay (10,10,10) L_0xf0d830/d;
L_0xf0d960/d .functor NOT 1, v0xe68730_0, C4<0>, C4<0>, C4<0>;
L_0xf0d960 .delay (10,10,10) L_0xf0d960/d;
L_0xf0da20/d .functor NAND 1, L_0xf0d4f0, L_0xf0d960, C4<1>, C4<1>;
L_0xf0da20 .delay (20,20,20) L_0xf0da20/d;
L_0xf0db70/d .functor NOT 1, L_0xf0da20, C4<0>, C4<0>, C4<0>;
L_0xf0db70 .delay (10,10,10) L_0xf0db70/d;
L_0xf0dc60/d .functor NOR 1, L_0xf0db70, L_0xf0d830, C4<0>, C4<0>;
L_0xf0dc60 .delay (20,20,20) L_0xf0dc60/d;
L_0xf0de00/d .functor NOT 1, L_0xf0dc60, C4<0>, C4<0>, C4<0>;
L_0xf0de00 .delay (10,10,10) L_0xf0de00/d;
v0xe99d10_0 .net "and_in0ncom", 0 0, L_0xf0db70; 1 drivers
v0xe99d90_0 .net "and_in1com", 0 0, L_0xf0d830; 1 drivers
v0xe99e10_0 .alias "in0", 0 0, v0xe9a3d0_0;
v0xe99e90_0 .alias "in1", 0 0, v0xe9a450_0;
v0xe99f10_0 .net "nand_in0ncom", 0 0, L_0xf0da20; 1 drivers
v0xe99f90_0 .net "nand_in1com", 0 0, L_0xf0d770; 1 drivers
v0xe9a010_0 .net "ncom", 0 0, L_0xf0d960; 1 drivers
v0xe9a090_0 .net "nor_wire", 0 0, L_0xf0dc60; 1 drivers
v0xe9a160_0 .alias "result", 0 0, v0xe9dac0_0;
v0xe9a230_0 .alias "sel0", 0 0, v0xecf710_0;
S_0xe97570 .scope module, "mainMux" "mux_alu" 2 39, 3 22, S_0xe97480;
 .timescale 0 0;
v0xe99380_0 .alias "in0", 0 0, v0xe9d830_0;
v0xe99430_0 .alias "in1", 0 0, v0xe9dbd0_0;
v0xe994e0_0 .alias "in2", 0 0, v0xe9d940_0;
v0xe99590_0 .alias "in3", 0 0, v0xe9dac0_0;
v0xe99670_0 .net "in4", 0 0, C4<0>; 1 drivers
v0xe99720_0 .alias "result", 0 0, v0xe9d680_0;
v0xe997a0_0 .net "sel0", 0 0, L_0xf0ff20; 1 drivers
v0xe99820_0 .net "sel1", 0 0, L_0xf0ffc0; 1 drivers
v0xe998a0_0 .net "sel2", 0 0, L_0xf100f0; 1 drivers
v0xe99950_0 .net "w0", 0 0, L_0xf0e5c0; 1 drivers
v0xe99a30_0 .net "w1", 0 0, L_0xf0ed40; 1 drivers
v0xe99ab0_0 .net "w2", 0 0, L_0xf0f590; 1 drivers
S_0xe98c30 .scope module, "mux00" "mux_1bit" 3 37, 3 2, S_0xe97570;
 .timescale 0 0;
L_0xf0df30/d .functor NAND 1, L_0xf0c960, L_0xf0ff20, C4<1>, C4<1>;
L_0xf0df30 .delay (20,20,20) L_0xf0df30/d;
L_0xf0dff0/d .functor NOT 1, L_0xf0df30, C4<0>, C4<0>, C4<0>;
L_0xf0dff0 .delay (10,10,10) L_0xf0dff0/d;
L_0xf0e120/d .functor NOT 1, L_0xf0ff20, C4<0>, C4<0>, C4<0>;
L_0xf0e120 .delay (10,10,10) L_0xf0e120/d;
L_0xf0e270/d .functor NAND 1, L_0xf0bc60, L_0xf0e120, C4<1>, C4<1>;
L_0xf0e270 .delay (20,20,20) L_0xf0e270/d;
L_0xf0e330/d .functor NOT 1, L_0xf0e270, C4<0>, C4<0>, C4<0>;
L_0xf0e330 .delay (10,10,10) L_0xf0e330/d;
L_0xf0e420/d .functor NOR 1, L_0xf0e330, L_0xf0dff0, C4<0>, C4<0>;
L_0xf0e420 .delay (20,20,20) L_0xf0e420/d;
L_0xf0e5c0/d .functor NOT 1, L_0xf0e420, C4<0>, C4<0>, C4<0>;
L_0xf0e5c0 .delay (10,10,10) L_0xf0e5c0/d;
v0xe98d20_0 .net "and_in0ncom", 0 0, L_0xf0e330; 1 drivers
v0xe98de0_0 .net "and_in1com", 0 0, L_0xf0dff0; 1 drivers
v0xe98e80_0 .alias "in0", 0 0, v0xe9d830_0;
v0xe98f20_0 .alias "in1", 0 0, v0xe9dbd0_0;
v0xe98fa0_0 .net "nand_in0ncom", 0 0, L_0xf0e270; 1 drivers
v0xe99040_0 .net "nand_in1com", 0 0, L_0xf0df30; 1 drivers
v0xe990e0_0 .net "ncom", 0 0, L_0xf0e120; 1 drivers
v0xe99180_0 .net "nor_wire", 0 0, L_0xf0e420; 1 drivers
v0xe99220_0 .alias "result", 0 0, v0xe99950_0;
v0xe992a0_0 .alias "sel0", 0 0, v0xe997a0_0;
S_0xe984e0 .scope module, "mux01" "mux_1bit" 3 38, 3 2, S_0xe97570;
 .timescale 0 0;
L_0xf0e6f0/d .functor NAND 1, L_0xf0de00, L_0xf0ff20, C4<1>, C4<1>;
L_0xf0e6f0 .delay (20,20,20) L_0xf0e6f0/d;
L_0xf0e7b0/d .functor NOT 1, L_0xf0e6f0, C4<0>, C4<0>, C4<0>;
L_0xf0e7b0 .delay (10,10,10) L_0xf0e7b0/d;
L_0xf0e8e0/d .functor NOT 1, L_0xf0ff20, C4<0>, C4<0>, C4<0>;
L_0xf0e8e0 .delay (10,10,10) L_0xf0e8e0/d;
L_0xf0e9a0/d .functor NAND 1, L_0xf0d3c0, L_0xf0e8e0, C4<1>, C4<1>;
L_0xf0e9a0 .delay (20,20,20) L_0xf0e9a0/d;
L_0xf0eab0/d .functor NOT 1, L_0xf0e9a0, C4<0>, C4<0>, C4<0>;
L_0xf0eab0 .delay (10,10,10) L_0xf0eab0/d;
L_0xf0eba0/d .functor NOR 1, L_0xf0eab0, L_0xf0e7b0, C4<0>, C4<0>;
L_0xf0eba0 .delay (20,20,20) L_0xf0eba0/d;
L_0xf0ed40/d .functor NOT 1, L_0xf0eba0, C4<0>, C4<0>, C4<0>;
L_0xf0ed40 .delay (10,10,10) L_0xf0ed40/d;
v0xe985d0_0 .net "and_in0ncom", 0 0, L_0xf0eab0; 1 drivers
v0xe98690_0 .net "and_in1com", 0 0, L_0xf0e7b0; 1 drivers
v0xe98730_0 .alias "in0", 0 0, v0xe9d940_0;
v0xe987d0_0 .alias "in1", 0 0, v0xe9dac0_0;
v0xe98850_0 .net "nand_in0ncom", 0 0, L_0xf0e9a0; 1 drivers
v0xe988f0_0 .net "nand_in1com", 0 0, L_0xf0e6f0; 1 drivers
v0xe98990_0 .net "ncom", 0 0, L_0xf0e8e0; 1 drivers
v0xe98a30_0 .net "nor_wire", 0 0, L_0xf0eba0; 1 drivers
v0xe98ad0_0 .alias "result", 0 0, v0xe99a30_0;
v0xe98b50_0 .alias "sel0", 0 0, v0xe997a0_0;
S_0xe97d90 .scope module, "mux1" "mux_1bit" 3 39, 3 2, S_0xe97570;
 .timescale 0 0;
L_0xf0ee70/d .functor NAND 1, L_0xf0ed40, L_0xf0ffc0, C4<1>, C4<1>;
L_0xf0ee70 .delay (20,20,20) L_0xf0ee70/d;
L_0xf0efc0/d .functor NOT 1, L_0xf0ee70, C4<0>, C4<0>, C4<0>;
L_0xf0efc0 .delay (10,10,10) L_0xf0efc0/d;
L_0xf0f0f0/d .functor NOT 1, L_0xf0ffc0, C4<0>, C4<0>, C4<0>;
L_0xf0f0f0 .delay (10,10,10) L_0xf0f0f0/d;
L_0xf0f1b0/d .functor NAND 1, L_0xf0e5c0, L_0xf0f0f0, C4<1>, C4<1>;
L_0xf0f1b0 .delay (20,20,20) L_0xf0f1b0/d;
L_0xf0f300/d .functor NOT 1, L_0xf0f1b0, C4<0>, C4<0>, C4<0>;
L_0xf0f300 .delay (10,10,10) L_0xf0f300/d;
L_0xf0f3f0/d .functor NOR 1, L_0xf0f300, L_0xf0efc0, C4<0>, C4<0>;
L_0xf0f3f0 .delay (20,20,20) L_0xf0f3f0/d;
L_0xf0f590/d .functor NOT 1, L_0xf0f3f0, C4<0>, C4<0>, C4<0>;
L_0xf0f590 .delay (10,10,10) L_0xf0f590/d;
v0xe97e80_0 .net "and_in0ncom", 0 0, L_0xf0f300; 1 drivers
v0xe97f40_0 .net "and_in1com", 0 0, L_0xf0efc0; 1 drivers
v0xe97fe0_0 .alias "in0", 0 0, v0xe99950_0;
v0xe98080_0 .alias "in1", 0 0, v0xe99a30_0;
v0xe98100_0 .net "nand_in0ncom", 0 0, L_0xf0f1b0; 1 drivers
v0xe981a0_0 .net "nand_in1com", 0 0, L_0xf0ee70; 1 drivers
v0xe98240_0 .net "ncom", 0 0, L_0xf0f0f0; 1 drivers
v0xe982e0_0 .net "nor_wire", 0 0, L_0xf0f3f0; 1 drivers
v0xe98380_0 .alias "result", 0 0, v0xe99ab0_0;
v0xe98400_0 .alias "sel0", 0 0, v0xe99820_0;
S_0xe97660 .scope module, "mux2" "mux_1bit" 3 40, 3 2, S_0xe97570;
 .timescale 0 0;
L_0xf0f6c0/d .functor NAND 1, C4<0>, L_0xf100f0, C4<1>, C4<1>;
L_0xf0f6c0 .delay (20,20,20) L_0xf0f6c0/d;
L_0xf0f820/d .functor NOT 1, L_0xf0f6c0, C4<0>, C4<0>, C4<0>;
L_0xf0f820 .delay (10,10,10) L_0xf0f820/d;
L_0xf0f950/d .functor NOT 1, L_0xf100f0, C4<0>, C4<0>, C4<0>;
L_0xf0f950 .delay (10,10,10) L_0xf0f950/d;
L_0xf0fa10/d .functor NAND 1, L_0xf0f590, L_0xf0f950, C4<1>, C4<1>;
L_0xf0fa10 .delay (20,20,20) L_0xf0fa10/d;
L_0xf0fb60/d .functor NOT 1, L_0xf0fa10, C4<0>, C4<0>, C4<0>;
L_0xf0fb60 .delay (10,10,10) L_0xf0fb60/d;
L_0xf0fc50/d .functor NOR 1, L_0xf0fb60, L_0xf0f820, C4<0>, C4<0>;
L_0xf0fc50 .delay (20,20,20) L_0xf0fc50/d;
L_0xf0fdf0/d .functor NOT 1, L_0xf0fc50, C4<0>, C4<0>, C4<0>;
L_0xf0fdf0 .delay (10,10,10) L_0xf0fdf0/d;
v0xe97750_0 .net "and_in0ncom", 0 0, L_0xf0fb60; 1 drivers
v0xe977d0_0 .net "and_in1com", 0 0, L_0xf0f820; 1 drivers
v0xe97870_0 .alias "in0", 0 0, v0xe99ab0_0;
v0xe97910_0 .alias "in1", 0 0, v0xe99670_0;
v0xe97990_0 .net "nand_in0ncom", 0 0, L_0xf0fa10; 1 drivers
v0xe97a30_0 .net "nand_in1com", 0 0, L_0xf0f6c0; 1 drivers
v0xe97b10_0 .net "ncom", 0 0, L_0xf0f950; 1 drivers
v0xe97bb0_0 .net "nor_wire", 0 0, L_0xf0fc50; 1 drivers
v0xe97c50_0 .alias "result", 0 0, v0xe9d680_0;
v0xe97cf0_0 .alias "sel0", 0 0, v0xe998a0_0;
S_0xe909d0 .scope generate, "ALU4[7]" "ALU4[7]" 2 65, 2 65, S_0xc56b50;
 .timescale 0 0;
P_0xe8f3a8 .param/l "i" 2 65, +C4<0111>;
S_0xe90b00 .scope module, "_alu" "ALU_1bit" 2 66, 2 16, S_0xe909d0;
 .timescale 0 0;
L_0xf10550/d .functor NOT 1, L_0xf15c00, C4<0>, C4<0>, C4<0>;
L_0xf10550 .delay (10,10,10) L_0xf10550/d;
v0xe96850_0 .net "carryin", 0 0, L_0xf15af0; 1 drivers
v0xe968f0_0 .net "carryout", 0 0, L_0xf11ae0; 1 drivers
v0xe96970_0 .alias "invertB", 0 0, v0xecf510_0;
v0xe969f0_0 .alias "muxIndex", 2 0, v0xecf590_0;
v0xe96a70_0 .net "notB", 0 0, L_0xf10550; 1 drivers
v0xe96af0_0 .net "operandA", 0 0, L_0xf106e0; 1 drivers
v0xe96b70_0 .net "operandB", 0 0, L_0xf15c00; 1 drivers
v0xe96c80_0 .alias "othercontrolsignal", 0 0, v0xecf710_0;
v0xe96d00_0 .net "result", 0 0, L_0xf154b0; 1 drivers
v0xe96dd0_0 .net "trueB", 0 0, L_0xf10d70; 1 drivers
v0xe96eb0_0 .net "wAddSub", 0 0, L_0xf114c0; 1 drivers
v0xe96fc0_0 .net "wNandAnd", 0 0, L_0xf12a80; 1 drivers
v0xe97140_0 .net "wNorOr", 0 0, L_0xf134c0; 1 drivers
v0xe97250_0 .net "wXor", 0 0, L_0xf120a0; 1 drivers
L_0xf155e0 .part v0xecef00_0, 0, 1;
L_0xf15680 .part v0xecef00_0, 1, 1;
L_0xf157b0 .part v0xecef00_0, 2, 1;
S_0xe960d0 .scope module, "mux_invertB" "mux_1bit" 2 31, 3 2, S_0xe90b00;
 .timescale 0 0;
L_0xf107e0/d .functor NAND 1, L_0xf10550, v0xecee80_0, C4<1>, C4<1>;
L_0xf107e0 .delay (20,20,20) L_0xf107e0/d;
L_0xf10880/d .functor NOT 1, L_0xf107e0, C4<0>, C4<0>, C4<0>;
L_0xf10880 .delay (10,10,10) L_0xf10880/d;
L_0xf10960/d .functor NOT 1, v0xecee80_0, C4<0>, C4<0>, C4<0>;
L_0xf10960 .delay (10,10,10) L_0xf10960/d;
L_0xf10a20/d .functor NAND 1, L_0xf15c00, L_0xf10960, C4<1>, C4<1>;
L_0xf10a20 .delay (20,20,20) L_0xf10a20/d;
L_0xf10ae0/d .functor NOT 1, L_0xf10a20, C4<0>, C4<0>, C4<0>;
L_0xf10ae0 .delay (10,10,10) L_0xf10ae0/d;
L_0xf10bd0/d .functor NOR 1, L_0xf10ae0, L_0xf10880, C4<0>, C4<0>;
L_0xf10bd0 .delay (20,20,20) L_0xf10bd0/d;
L_0xf10d70/d .functor NOT 1, L_0xf10bd0, C4<0>, C4<0>, C4<0>;
L_0xf10d70 .delay (10,10,10) L_0xf10d70/d;
v0xe961c0_0 .net "and_in0ncom", 0 0, L_0xf10ae0; 1 drivers
v0xe96280_0 .net "and_in1com", 0 0, L_0xf10880; 1 drivers
v0xe96320_0 .alias "in0", 0 0, v0xe96b70_0;
v0xe963a0_0 .alias "in1", 0 0, v0xe96a70_0;
v0xe96420_0 .net "nand_in0ncom", 0 0, L_0xf10a20; 1 drivers
v0xe964c0_0 .net "nand_in1com", 0 0, L_0xf107e0; 1 drivers
v0xe96560_0 .net "ncom", 0 0, L_0xf10960; 1 drivers
v0xe96600_0 .net "nor_wire", 0 0, L_0xf10bd0; 1 drivers
v0xe966a0_0 .alias "result", 0 0, v0xe96dd0_0;
v0xe96770_0 .alias "sel0", 0 0, v0xecf510_0;
S_0xe94d90 .scope module, "adder" "adder_1bit" 2 34, 4 2, S_0xe90b00;
 .timescale 0 0;
L_0xf115b0/d .functor NAND 1, L_0xf106e0, L_0xf10d70, C4<1>, C4<1>;
L_0xf115b0 .delay (20,20,20) L_0xf115b0/d;
L_0xf11720/d .functor NOT 1, L_0xf115b0, C4<0>, C4<0>, C4<0>;
L_0xf11720 .delay (10,10,10) L_0xf11720/d;
L_0xf11810/d .functor NAND 1, L_0xf15af0, L_0xf10fe0, C4<1>, C4<1>;
L_0xf11810 .delay (20,20,20) L_0xf11810/d;
L_0xf118b0/d .functor NOT 1, L_0xf11810, C4<0>, C4<0>, C4<0>;
L_0xf118b0 .delay (10,10,10) L_0xf118b0/d;
L_0xf119a0/d .functor NOR 1, L_0xf118b0, L_0xf11720, C4<0>, C4<0>;
L_0xf119a0 .delay (20,20,20) L_0xf119a0/d;
L_0xf11ae0/d .functor NOT 1, L_0xf119a0, C4<0>, C4<0>, C4<0>;
L_0xf11ae0 .delay (10,10,10) L_0xf11ae0/d;
v0xe95970_0 .net "And_AB", 0 0, L_0xf11720; 1 drivers
v0xe95a10_0 .net "And_XorAB_C", 0 0, L_0xf118b0; 1 drivers
v0xe95ab0_0 .net "Nand_AB", 0 0, L_0xf115b0; 1 drivers
v0xe95b50_0 .net "Nand_XorAB_C", 0 0, L_0xf11810; 1 drivers
v0xe95bd0_0 .net "Xor_AB", 0 0, L_0xf10fe0; 1 drivers
v0xe95ca0_0 .alias "a", 0 0, v0xe96af0_0;
v0xe95df0_0 .alias "b", 0 0, v0xe96dd0_0;
v0xe95e70_0 .alias "carryin", 0 0, v0xe96850_0;
v0xe95ef0_0 .alias "carryout", 0 0, v0xe968f0_0;
v0xe95f70_0 .net "nco", 0 0, L_0xf119a0; 1 drivers
v0xe96050_0 .alias "sum", 0 0, v0xe96eb0_0;
S_0xe95420 .scope module, "xor_1" "xor_1bit" 4 13, 5 34, S_0xe94d90;
 .timescale 0 0;
L_0xf10ee0/d .functor NAND 1, L_0xf106e0, L_0xf10d70, C4<1>, C4<1>;
L_0xf10ee0 .delay (20,20,20) L_0xf10ee0/d;
L_0xe9b060/d .functor NOR 1, L_0xf106e0, L_0xf10d70, C4<0>, C4<0>;
L_0xe9b060 .delay (20,20,20) L_0xe9b060/d;
L_0xea19e0/d .functor NOT 1, L_0xe9b060, C4<0>, C4<0>, C4<0>;
L_0xea19e0 .delay (10,10,10) L_0xea19e0/d;
L_0xeb4410/d .functor NAND 1, L_0xea19e0, L_0xf10ee0, C4<1>, C4<1>;
L_0xeb4410 .delay (20,20,20) L_0xeb4410/d;
L_0xf10fe0/d .functor NOT 1, L_0xeb4410, C4<0>, C4<0>, C4<0>;
L_0xf10fe0 .delay (10,10,10) L_0xf10fe0/d;
v0xe95510_0 .alias "a", 0 0, v0xe96af0_0;
v0xe955b0_0 .alias "b", 0 0, v0xe96dd0_0;
v0xe95650_0 .net "nand_ab", 0 0, L_0xf10ee0; 1 drivers
v0xe956f0_0 .net "nor_ab", 0 0, L_0xe9b060; 1 drivers
v0xe95770_0 .net "nxor_ab", 0 0, L_0xeb4410; 1 drivers
v0xe95810_0 .net "or_ab", 0 0, L_0xea19e0; 1 drivers
v0xe958f0_0 .alias "result", 0 0, v0xe95bd0_0;
S_0xe94e80 .scope module, "xor_2" "xor_1bit" 4 14, 5 34, S_0xe94d90;
 .timescale 0 0;
L_0xf110d0/d .functor NAND 1, L_0xf10fe0, L_0xf15af0, C4<1>, C4<1>;
L_0xf110d0 .delay (20,20,20) L_0xf110d0/d;
L_0xf11200/d .functor NOR 1, L_0xf10fe0, L_0xf15af0, C4<0>, C4<0>;
L_0xf11200 .delay (20,20,20) L_0xf11200/d;
L_0xf11330/d .functor NOT 1, L_0xf11200, C4<0>, C4<0>, C4<0>;
L_0xf11330 .delay (10,10,10) L_0xf11330/d;
L_0xf113d0/d .functor NAND 1, L_0xf11330, L_0xf110d0, C4<1>, C4<1>;
L_0xf113d0 .delay (20,20,20) L_0xf113d0/d;
L_0xf114c0/d .functor NOT 1, L_0xf113d0, C4<0>, C4<0>, C4<0>;
L_0xf114c0 .delay (10,10,10) L_0xf114c0/d;
v0xe94f70_0 .alias "a", 0 0, v0xe95bd0_0;
v0xe95010_0 .alias "b", 0 0, v0xe96850_0;
v0xe950b0_0 .net "nand_ab", 0 0, L_0xf110d0; 1 drivers
v0xe95150_0 .net "nor_ab", 0 0, L_0xf11200; 1 drivers
v0xe951d0_0 .net "nxor_ab", 0 0, L_0xf113d0; 1 drivers
v0xe95270_0 .net "or_ab", 0 0, L_0xf11330; 1 drivers
v0xe95350_0 .alias "result", 0 0, v0xe96eb0_0;
S_0xe94840 .scope module, "xor_gate" "xor_1bit" 2 35, 5 34, S_0xe90b00;
 .timescale 0 0;
L_0xf11c60/d .functor NAND 1, L_0xf106e0, L_0xf15c00, C4<1>, C4<1>;
L_0xf11c60 .delay (20,20,20) L_0xf11c60/d;
L_0xf11d00/d .functor NOR 1, L_0xf106e0, L_0xf15c00, C4<0>, C4<0>;
L_0xf11d00 .delay (20,20,20) L_0xf11d00/d;
L_0xf11e70/d .functor NOT 1, L_0xf11d00, C4<0>, C4<0>, C4<0>;
L_0xf11e70 .delay (10,10,10) L_0xf11e70/d;
L_0xf11f60/d .functor NAND 1, L_0xf11e70, L_0xf11c60, C4<1>, C4<1>;
L_0xf11f60 .delay (20,20,20) L_0xf11f60/d;
L_0xf120a0/d .functor NOT 1, L_0xf11f60, C4<0>, C4<0>, C4<0>;
L_0xf120a0 .delay (10,10,10) L_0xf120a0/d;
v0xe94930_0 .alias "a", 0 0, v0xe96af0_0;
v0xe949b0_0 .alias "b", 0 0, v0xe96b70_0;
v0xe94a80_0 .net "nand_ab", 0 0, L_0xf11c60; 1 drivers
v0xe94b00_0 .net "nor_ab", 0 0, L_0xf11d00; 1 drivers
v0xe94b80_0 .net "nxor_ab", 0 0, L_0xf11f60; 1 drivers
v0xe94c00_0 .net "or_ab", 0 0, L_0xf11e70; 1 drivers
v0xe94cc0_0 .alias "result", 0 0, v0xe97250_0;
S_0xe93c50 .scope module, "nand_and_gate" "nand_and_1bit" 2 36, 5 18, S_0xe90b00;
 .timescale 0 0;
L_0xf121d0/d .functor NAND 1, L_0xf106e0, L_0xf15c00, C4<1>, C4<1>;
L_0xf121d0 .delay (20,20,20) L_0xf121d0/d;
L_0xf122c0/d .functor NOT 1, L_0xf121d0, C4<0>, C4<0>, C4<0>;
L_0xf122c0 .delay (10,10,10) L_0xf122c0/d;
v0xe944c0_0 .alias "a", 0 0, v0xe96af0_0;
v0xe94560_0 .net "and_ab", 0 0, L_0xf122c0; 1 drivers
v0xe945e0_0 .alias "b", 0 0, v0xe96b70_0;
v0xe94660_0 .net "nand_ab", 0 0, L_0xf121d0; 1 drivers
v0xe94740_0 .alias "othercontrolsignal", 0 0, v0xecf710_0;
v0xe947c0_0 .alias "result", 0 0, v0xe96fc0_0;
S_0xe93d40 .scope module, "mux_1" "mux_1bit" 5 30, 3 2, S_0xe93c50;
 .timescale 0 0;
L_0xf123d0/d .functor NAND 1, L_0xf122c0, v0xe68730_0, C4<1>, C4<1>;
L_0xf123d0 .delay (20,20,20) L_0xf123d0/d;
L_0xf124b0/d .functor NOT 1, L_0xf123d0, C4<0>, C4<0>, C4<0>;
L_0xf124b0 .delay (10,10,10) L_0xf124b0/d;
L_0xf125e0/d .functor NOT 1, v0xe68730_0, C4<0>, C4<0>, C4<0>;
L_0xf125e0 .delay (10,10,10) L_0xf125e0/d;
L_0xf126a0/d .functor NAND 1, L_0xf121d0, L_0xf125e0, C4<1>, C4<1>;
L_0xf126a0 .delay (20,20,20) L_0xf126a0/d;
L_0xf127f0/d .functor NOT 1, L_0xf126a0, C4<0>, C4<0>, C4<0>;
L_0xf127f0 .delay (10,10,10) L_0xf127f0/d;
L_0xf128e0/d .functor NOR 1, L_0xf127f0, L_0xf124b0, C4<0>, C4<0>;
L_0xf128e0 .delay (20,20,20) L_0xf128e0/d;
L_0xf12a80/d .functor NOT 1, L_0xf128e0, C4<0>, C4<0>, C4<0>;
L_0xf12a80 .delay (10,10,10) L_0xf12a80/d;
v0xe93e30_0 .net "and_in0ncom", 0 0, L_0xf127f0; 1 drivers
v0xe93eb0_0 .net "and_in1com", 0 0, L_0xf124b0; 1 drivers
v0xe93f30_0 .alias "in0", 0 0, v0xe94660_0;
v0xe93fd0_0 .alias "in1", 0 0, v0xe94560_0;
v0xe94050_0 .net "nand_in0ncom", 0 0, L_0xf126a0; 1 drivers
v0xe940f0_0 .net "nand_in1com", 0 0, L_0xf123d0; 1 drivers
v0xe941d0_0 .net "ncom", 0 0, L_0xf125e0; 1 drivers
v0xe94270_0 .net "nor_wire", 0 0, L_0xf128e0; 1 drivers
v0xe94310_0 .alias "result", 0 0, v0xe96fc0_0;
v0xe943e0_0 .alias "sel0", 0 0, v0xecf710_0;
S_0xe931b0 .scope module, "nor_or_gate" "nor_or_1bit" 2 37, 5 2, S_0xe90b00;
 .timescale 0 0;
L_0xf12bb0/d .functor NOR 1, L_0xf106e0, L_0xf15c00, C4<0>, C4<0>;
L_0xf12bb0 .delay (20,20,20) L_0xf12bb0/d;
L_0xf12ce0/d .functor NOT 1, L_0xf12bb0, C4<0>, C4<0>, C4<0>;
L_0xf12ce0 .delay (10,10,10) L_0xf12ce0/d;
v0xe93930_0 .alias "a", 0 0, v0xe96af0_0;
v0xe939b0_0 .alias "b", 0 0, v0xe96b70_0;
v0xe93a50_0 .net "nor_ab", 0 0, L_0xf12bb0; 1 drivers
v0xe93ad0_0 .net "or_ab", 0 0, L_0xf12ce0; 1 drivers
v0xe93b50_0 .alias "othercontrolsignal", 0 0, v0xecf710_0;
v0xe93bd0_0 .alias "result", 0 0, v0xe97140_0;
S_0xe932a0 .scope module, "mux_1" "mux_1bit" 5 14, 3 2, S_0xe931b0;
 .timescale 0 0;
L_0xf12e30/d .functor NAND 1, L_0xf12ce0, v0xe68730_0, C4<1>, C4<1>;
L_0xf12e30 .delay (20,20,20) L_0xf12e30/d;
L_0xf12ef0/d .functor NOT 1, L_0xf12e30, C4<0>, C4<0>, C4<0>;
L_0xf12ef0 .delay (10,10,10) L_0xf12ef0/d;
L_0xf13020/d .functor NOT 1, v0xe68730_0, C4<0>, C4<0>, C4<0>;
L_0xf13020 .delay (10,10,10) L_0xf13020/d;
L_0xf130e0/d .functor NAND 1, L_0xf12bb0, L_0xf13020, C4<1>, C4<1>;
L_0xf130e0 .delay (20,20,20) L_0xf130e0/d;
L_0xf13230/d .functor NOT 1, L_0xf130e0, C4<0>, C4<0>, C4<0>;
L_0xf13230 .delay (10,10,10) L_0xf13230/d;
L_0xf13320/d .functor NOR 1, L_0xf13230, L_0xf12ef0, C4<0>, C4<0>;
L_0xf13320 .delay (20,20,20) L_0xf13320/d;
L_0xf134c0/d .functor NOT 1, L_0xf13320, C4<0>, C4<0>, C4<0>;
L_0xf134c0 .delay (10,10,10) L_0xf134c0/d;
v0xe93390_0 .net "and_in0ncom", 0 0, L_0xf13230; 1 drivers
v0xe93410_0 .net "and_in1com", 0 0, L_0xf12ef0; 1 drivers
v0xe93490_0 .alias "in0", 0 0, v0xe93a50_0;
v0xe93510_0 .alias "in1", 0 0, v0xe93ad0_0;
v0xe93590_0 .net "nand_in0ncom", 0 0, L_0xf130e0; 1 drivers
v0xe93610_0 .net "nand_in1com", 0 0, L_0xf12e30; 1 drivers
v0xe93690_0 .net "ncom", 0 0, L_0xf13020; 1 drivers
v0xe93710_0 .net "nor_wire", 0 0, L_0xf13320; 1 drivers
v0xe937e0_0 .alias "result", 0 0, v0xe97140_0;
v0xe938b0_0 .alias "sel0", 0 0, v0xecf710_0;
S_0xe90bf0 .scope module, "mainMux" "mux_alu" 2 39, 3 22, S_0xe90b00;
 .timescale 0 0;
v0xe92a00_0 .alias "in0", 0 0, v0xe96eb0_0;
v0xe92ab0_0 .alias "in1", 0 0, v0xe97250_0;
v0xe92b60_0 .alias "in2", 0 0, v0xe96fc0_0;
v0xe92c10_0 .alias "in3", 0 0, v0xe97140_0;
v0xe92cf0_0 .net "in4", 0 0, C4<0>; 1 drivers
v0xe92da0_0 .alias "result", 0 0, v0xe96d00_0;
v0xe92e20_0 .net "sel0", 0 0, L_0xf155e0; 1 drivers
v0xe92ea0_0 .net "sel1", 0 0, L_0xf15680; 1 drivers
v0xe92f20_0 .net "sel2", 0 0, L_0xf157b0; 1 drivers
v0xe92fd0_0 .net "w0", 0 0, L_0xf13c80; 1 drivers
v0xe930b0_0 .net "w1", 0 0, L_0xf14400; 1 drivers
v0xe93130_0 .net "w2", 0 0, L_0xf14c50; 1 drivers
S_0xe922b0 .scope module, "mux00" "mux_1bit" 3 37, 3 2, S_0xe90bf0;
 .timescale 0 0;
L_0xf135f0/d .functor NAND 1, L_0xf120a0, L_0xf155e0, C4<1>, C4<1>;
L_0xf135f0 .delay (20,20,20) L_0xf135f0/d;
L_0xf136b0/d .functor NOT 1, L_0xf135f0, C4<0>, C4<0>, C4<0>;
L_0xf136b0 .delay (10,10,10) L_0xf136b0/d;
L_0xf137e0/d .functor NOT 1, L_0xf155e0, C4<0>, C4<0>, C4<0>;
L_0xf137e0 .delay (10,10,10) L_0xf137e0/d;
L_0xf13930/d .functor NAND 1, L_0xf114c0, L_0xf137e0, C4<1>, C4<1>;
L_0xf13930 .delay (20,20,20) L_0xf13930/d;
L_0xf139f0/d .functor NOT 1, L_0xf13930, C4<0>, C4<0>, C4<0>;
L_0xf139f0 .delay (10,10,10) L_0xf139f0/d;
L_0xf13ae0/d .functor NOR 1, L_0xf139f0, L_0xf136b0, C4<0>, C4<0>;
L_0xf13ae0 .delay (20,20,20) L_0xf13ae0/d;
L_0xf13c80/d .functor NOT 1, L_0xf13ae0, C4<0>, C4<0>, C4<0>;
L_0xf13c80 .delay (10,10,10) L_0xf13c80/d;
v0xe923a0_0 .net "and_in0ncom", 0 0, L_0xf139f0; 1 drivers
v0xe92460_0 .net "and_in1com", 0 0, L_0xf136b0; 1 drivers
v0xe92500_0 .alias "in0", 0 0, v0xe96eb0_0;
v0xe925a0_0 .alias "in1", 0 0, v0xe97250_0;
v0xe92620_0 .net "nand_in0ncom", 0 0, L_0xf13930; 1 drivers
v0xe926c0_0 .net "nand_in1com", 0 0, L_0xf135f0; 1 drivers
v0xe92760_0 .net "ncom", 0 0, L_0xf137e0; 1 drivers
v0xe92800_0 .net "nor_wire", 0 0, L_0xf13ae0; 1 drivers
v0xe928a0_0 .alias "result", 0 0, v0xe92fd0_0;
v0xe92920_0 .alias "sel0", 0 0, v0xe92e20_0;
S_0xe91b60 .scope module, "mux01" "mux_1bit" 3 38, 3 2, S_0xe90bf0;
 .timescale 0 0;
L_0xf13db0/d .functor NAND 1, L_0xf134c0, L_0xf155e0, C4<1>, C4<1>;
L_0xf13db0 .delay (20,20,20) L_0xf13db0/d;
L_0xf13e70/d .functor NOT 1, L_0xf13db0, C4<0>, C4<0>, C4<0>;
L_0xf13e70 .delay (10,10,10) L_0xf13e70/d;
L_0xf13fa0/d .functor NOT 1, L_0xf155e0, C4<0>, C4<0>, C4<0>;
L_0xf13fa0 .delay (10,10,10) L_0xf13fa0/d;
L_0xf14060/d .functor NAND 1, L_0xf12a80, L_0xf13fa0, C4<1>, C4<1>;
L_0xf14060 .delay (20,20,20) L_0xf14060/d;
L_0xf14170/d .functor NOT 1, L_0xf14060, C4<0>, C4<0>, C4<0>;
L_0xf14170 .delay (10,10,10) L_0xf14170/d;
L_0xf14260/d .functor NOR 1, L_0xf14170, L_0xf13e70, C4<0>, C4<0>;
L_0xf14260 .delay (20,20,20) L_0xf14260/d;
L_0xf14400/d .functor NOT 1, L_0xf14260, C4<0>, C4<0>, C4<0>;
L_0xf14400 .delay (10,10,10) L_0xf14400/d;
v0xe91c50_0 .net "and_in0ncom", 0 0, L_0xf14170; 1 drivers
v0xe91d10_0 .net "and_in1com", 0 0, L_0xf13e70; 1 drivers
v0xe91db0_0 .alias "in0", 0 0, v0xe96fc0_0;
v0xe91e50_0 .alias "in1", 0 0, v0xe97140_0;
v0xe91ed0_0 .net "nand_in0ncom", 0 0, L_0xf14060; 1 drivers
v0xe91f70_0 .net "nand_in1com", 0 0, L_0xf13db0; 1 drivers
v0xe92010_0 .net "ncom", 0 0, L_0xf13fa0; 1 drivers
v0xe920b0_0 .net "nor_wire", 0 0, L_0xf14260; 1 drivers
v0xe92150_0 .alias "result", 0 0, v0xe930b0_0;
v0xe921d0_0 .alias "sel0", 0 0, v0xe92e20_0;
S_0xe91410 .scope module, "mux1" "mux_1bit" 3 39, 3 2, S_0xe90bf0;
 .timescale 0 0;
L_0xf14530/d .functor NAND 1, L_0xf14400, L_0xf15680, C4<1>, C4<1>;
L_0xf14530 .delay (20,20,20) L_0xf14530/d;
L_0xf14680/d .functor NOT 1, L_0xf14530, C4<0>, C4<0>, C4<0>;
L_0xf14680 .delay (10,10,10) L_0xf14680/d;
L_0xf147b0/d .functor NOT 1, L_0xf15680, C4<0>, C4<0>, C4<0>;
L_0xf147b0 .delay (10,10,10) L_0xf147b0/d;
L_0xf14870/d .functor NAND 1, L_0xf13c80, L_0xf147b0, C4<1>, C4<1>;
L_0xf14870 .delay (20,20,20) L_0xf14870/d;
L_0xf149c0/d .functor NOT 1, L_0xf14870, C4<0>, C4<0>, C4<0>;
L_0xf149c0 .delay (10,10,10) L_0xf149c0/d;
L_0xf14ab0/d .functor NOR 1, L_0xf149c0, L_0xf14680, C4<0>, C4<0>;
L_0xf14ab0 .delay (20,20,20) L_0xf14ab0/d;
L_0xf14c50/d .functor NOT 1, L_0xf14ab0, C4<0>, C4<0>, C4<0>;
L_0xf14c50 .delay (10,10,10) L_0xf14c50/d;
v0xe91500_0 .net "and_in0ncom", 0 0, L_0xf149c0; 1 drivers
v0xe915c0_0 .net "and_in1com", 0 0, L_0xf14680; 1 drivers
v0xe91660_0 .alias "in0", 0 0, v0xe92fd0_0;
v0xe91700_0 .alias "in1", 0 0, v0xe930b0_0;
v0xe91780_0 .net "nand_in0ncom", 0 0, L_0xf14870; 1 drivers
v0xe91820_0 .net "nand_in1com", 0 0, L_0xf14530; 1 drivers
v0xe918c0_0 .net "ncom", 0 0, L_0xf147b0; 1 drivers
v0xe91960_0 .net "nor_wire", 0 0, L_0xf14ab0; 1 drivers
v0xe91a00_0 .alias "result", 0 0, v0xe93130_0;
v0xe91a80_0 .alias "sel0", 0 0, v0xe92ea0_0;
S_0xe90ce0 .scope module, "mux2" "mux_1bit" 3 40, 3 2, S_0xe90bf0;
 .timescale 0 0;
L_0xf14d80/d .functor NAND 1, C4<0>, L_0xf157b0, C4<1>, C4<1>;
L_0xf14d80 .delay (20,20,20) L_0xf14d80/d;
L_0xf14ee0/d .functor NOT 1, L_0xf14d80, C4<0>, C4<0>, C4<0>;
L_0xf14ee0 .delay (10,10,10) L_0xf14ee0/d;
L_0xf15010/d .functor NOT 1, L_0xf157b0, C4<0>, C4<0>, C4<0>;
L_0xf15010 .delay (10,10,10) L_0xf15010/d;
L_0xf150d0/d .functor NAND 1, L_0xf14c50, L_0xf15010, C4<1>, C4<1>;
L_0xf150d0 .delay (20,20,20) L_0xf150d0/d;
L_0xf15220/d .functor NOT 1, L_0xf150d0, C4<0>, C4<0>, C4<0>;
L_0xf15220 .delay (10,10,10) L_0xf15220/d;
L_0xf15310/d .functor NOR 1, L_0xf15220, L_0xf14ee0, C4<0>, C4<0>;
L_0xf15310 .delay (20,20,20) L_0xf15310/d;
L_0xf154b0/d .functor NOT 1, L_0xf15310, C4<0>, C4<0>, C4<0>;
L_0xf154b0 .delay (10,10,10) L_0xf154b0/d;
v0xe90dd0_0 .net "and_in0ncom", 0 0, L_0xf15220; 1 drivers
v0xe90e50_0 .net "and_in1com", 0 0, L_0xf14ee0; 1 drivers
v0xe90ef0_0 .alias "in0", 0 0, v0xe93130_0;
v0xe90f90_0 .alias "in1", 0 0, v0xe92cf0_0;
v0xe91010_0 .net "nand_in0ncom", 0 0, L_0xf150d0; 1 drivers
v0xe910b0_0 .net "nand_in1com", 0 0, L_0xf14d80; 1 drivers
v0xe91190_0 .net "ncom", 0 0, L_0xf15010; 1 drivers
v0xe91230_0 .net "nor_wire", 0 0, L_0xf15310; 1 drivers
v0xe912d0_0 .alias "result", 0 0, v0xe96d00_0;
v0xe91370_0 .alias "sel0", 0 0, v0xe92f20_0;
S_0xe8a040 .scope generate, "ALU4[8]" "ALU4[8]" 2 65, 2 65, S_0xc56b50;
 .timescale 0 0;
P_0xe88a18 .param/l "i" 2 65, +C4<01000>;
S_0xe8a170 .scope module, "_alu" "ALU_1bit" 2 66, 2 16, S_0xe8a040;
 .timescale 0 0;
L_0xf10780/d .functor NOT 1, L_0xf1b6c0, C4<0>, C4<0>, C4<0>;
L_0xf10780 .delay (10,10,10) L_0xf10780/d;
v0xe8fed0_0 .net "carryin", 0 0, L_0xf1bbf0; 1 drivers
v0xe8ff70_0 .net "carryout", 0 0, L_0xf17590; 1 drivers
v0xe8fff0_0 .alias "invertB", 0 0, v0xecf510_0;
v0xe90070_0 .alias "muxIndex", 2 0, v0xecf590_0;
v0xe900f0_0 .net "notB", 0 0, L_0xf10780; 1 drivers
v0xe90170_0 .net "operandA", 0 0, L_0xf1b7f0; 1 drivers
v0xe901f0_0 .net "operandB", 0 0, L_0xf1b6c0; 1 drivers
v0xe90300_0 .alias "othercontrolsignal", 0 0, v0xecf710_0;
v0xe90380_0 .net "result", 0 0, L_0xf1b0a0; 1 drivers
v0xe90450_0 .net "trueB", 0 0, L_0xf163d0; 1 drivers
v0xe90530_0 .net "wAddSub", 0 0, L_0xf16ef0; 1 drivers
v0xe90640_0 .net "wNandAnd", 0 0, L_0xf18670; 1 drivers
v0xe907c0_0 .net "wNorOr", 0 0, L_0xf190b0; 1 drivers
v0xe908d0_0 .net "wXor", 0 0, L_0xf17bf0; 1 drivers
L_0xf1b1d0 .part v0xecef00_0, 0, 1;
L_0xf1b270 .part v0xecef00_0, 1, 1;
L_0xf1b3a0 .part v0xecef00_0, 2, 1;
S_0xe8f750 .scope module, "mux_invertB" "mux_1bit" 2 31, 3 2, S_0xe8a170;
 .timescale 0 0;
L_0xf15e00/d .functor NAND 1, L_0xf10780, v0xecee80_0, C4<1>, C4<1>;
L_0xf15e00 .delay (20,20,20) L_0xf15e00/d;
L_0xf15ee0/d .functor NOT 1, L_0xf15e00, C4<0>, C4<0>, C4<0>;
L_0xf15ee0 .delay (10,10,10) L_0xf15ee0/d;
L_0xf15fc0/d .functor NOT 1, v0xecee80_0, C4<0>, C4<0>, C4<0>;
L_0xf15fc0 .delay (10,10,10) L_0xf15fc0/d;
L_0xf16080/d .functor NAND 1, L_0xf1b6c0, L_0xf15fc0, C4<1>, C4<1>;
L_0xf16080 .delay (20,20,20) L_0xf16080/d;
L_0xf16140/d .functor NOT 1, L_0xf16080, C4<0>, C4<0>, C4<0>;
L_0xf16140 .delay (10,10,10) L_0xf16140/d;
L_0xf16230/d .functor NOR 1, L_0xf16140, L_0xf15ee0, C4<0>, C4<0>;
L_0xf16230 .delay (20,20,20) L_0xf16230/d;
L_0xf163d0/d .functor NOT 1, L_0xf16230, C4<0>, C4<0>, C4<0>;
L_0xf163d0 .delay (10,10,10) L_0xf163d0/d;
v0xe8f840_0 .net "and_in0ncom", 0 0, L_0xf16140; 1 drivers
v0xe8f900_0 .net "and_in1com", 0 0, L_0xf15ee0; 1 drivers
v0xe8f9a0_0 .alias "in0", 0 0, v0xe901f0_0;
v0xe8fa20_0 .alias "in1", 0 0, v0xe900f0_0;
v0xe8faa0_0 .net "nand_in0ncom", 0 0, L_0xf16080; 1 drivers
v0xe8fb40_0 .net "nand_in1com", 0 0, L_0xf15e00; 1 drivers
v0xe8fbe0_0 .net "ncom", 0 0, L_0xf15fc0; 1 drivers
v0xe8fc80_0 .net "nor_wire", 0 0, L_0xf16230; 1 drivers
v0xe8fd20_0 .alias "result", 0 0, v0xe90450_0;
v0xe8fdf0_0 .alias "sel0", 0 0, v0xecf510_0;
S_0xe8e3f0 .scope module, "adder" "adder_1bit" 2 34, 4 2, S_0xe8a170;
 .timescale 0 0;
L_0xf17000/d .functor NAND 1, L_0xf1b7f0, L_0xf163d0, C4<1>, C4<1>;
L_0xf17000 .delay (20,20,20) L_0xf17000/d;
L_0xf17170/d .functor NOT 1, L_0xf17000, C4<0>, C4<0>, C4<0>;
L_0xf17170 .delay (10,10,10) L_0xf17170/d;
L_0xf17280/d .functor NAND 1, L_0xf1bbf0, L_0xf16950, C4<1>, C4<1>;
L_0xf17280 .delay (20,20,20) L_0xf17280/d;
L_0xf17340/d .functor NOT 1, L_0xf17280, C4<0>, C4<0>, C4<0>;
L_0xf17340 .delay (10,10,10) L_0xf17340/d;
L_0xf17450/d .functor NOR 1, L_0xf17340, L_0xf17170, C4<0>, C4<0>;
L_0xf17450 .delay (20,20,20) L_0xf17450/d;
L_0xf17590/d .functor NOT 1, L_0xf17450, C4<0>, C4<0>, C4<0>;
L_0xf17590 .delay (10,10,10) L_0xf17590/d;
v0xe8eff0_0 .net "And_AB", 0 0, L_0xf17170; 1 drivers
v0xe8f090_0 .net "And_XorAB_C", 0 0, L_0xf17340; 1 drivers
v0xe8f130_0 .net "Nand_AB", 0 0, L_0xf17000; 1 drivers
v0xe8f1d0_0 .net "Nand_XorAB_C", 0 0, L_0xf17280; 1 drivers
v0xe8f250_0 .net "Xor_AB", 0 0, L_0xf16950; 1 drivers
v0xe8f320_0 .alias "a", 0 0, v0xe90170_0;
v0xe8f470_0 .alias "b", 0 0, v0xe90450_0;
v0xe8f4f0_0 .alias "carryin", 0 0, v0xe8fed0_0;
v0xe8f570_0 .alias "carryout", 0 0, v0xe8ff70_0;
v0xe8f5f0_0 .net "nco", 0 0, L_0xf17450; 1 drivers
v0xe8f6d0_0 .alias "sum", 0 0, v0xe90530_0;
S_0xe8eaa0 .scope module, "xor_1" "xor_1bit" 4 13, 5 34, S_0xe8e3f0;
 .timescale 0 0;
L_0xf16540/d .functor NAND 1, L_0xf1b7f0, L_0xf163d0, C4<1>, C4<1>;
L_0xf16540 .delay (20,20,20) L_0xf16540/d;
L_0xf16600/d .functor NOR 1, L_0xf1b7f0, L_0xf163d0, C4<0>, C4<0>;
L_0xf16600 .delay (20,20,20) L_0xf16600/d;
L_0xf166e0/d .functor NOT 1, L_0xf16600, C4<0>, C4<0>, C4<0>;
L_0xf166e0 .delay (10,10,10) L_0xf166e0/d;
L_0xf167f0/d .functor NAND 1, L_0xf166e0, L_0xf16540, C4<1>, C4<1>;
L_0xf167f0 .delay (20,20,20) L_0xf167f0/d;
L_0xf16950/d .functor NOT 1, L_0xf167f0, C4<0>, C4<0>, C4<0>;
L_0xf16950 .delay (10,10,10) L_0xf16950/d;
v0xe8eb90_0 .alias "a", 0 0, v0xe90170_0;
v0xe8ec30_0 .alias "b", 0 0, v0xe90450_0;
v0xe8ecd0_0 .net "nand_ab", 0 0, L_0xf16540; 1 drivers
v0xe8ed70_0 .net "nor_ab", 0 0, L_0xf16600; 1 drivers
v0xe8edf0_0 .net "nxor_ab", 0 0, L_0xf167f0; 1 drivers
v0xe8ee90_0 .net "or_ab", 0 0, L_0xf166e0; 1 drivers
v0xe8ef70_0 .alias "result", 0 0, v0xe8f250_0;
S_0xe8e4e0 .scope module, "xor_2" "xor_1bit" 4 14, 5 34, S_0xe8e3f0;
 .timescale 0 0;
L_0xf16a60/d .functor NAND 1, L_0xf16950, L_0xf1bbf0, C4<1>, C4<1>;
L_0xf16a60 .delay (20,20,20) L_0xf16a60/d;
L_0xf16bb0/d .functor NOR 1, L_0xf16950, L_0xf1bbf0, C4<0>, C4<0>;
L_0xf16bb0 .delay (20,20,20) L_0xf16bb0/d;
L_0xf16d20/d .functor NOT 1, L_0xf16bb0, C4<0>, C4<0>, C4<0>;
L_0xf16d20 .delay (10,10,10) L_0xf16d20/d;
L_0xf16de0/d .functor NAND 1, L_0xf16d20, L_0xf16a60, C4<1>, C4<1>;
L_0xf16de0 .delay (20,20,20) L_0xf16de0/d;
L_0xf16ef0/d .functor NOT 1, L_0xf16de0, C4<0>, C4<0>, C4<0>;
L_0xf16ef0 .delay (10,10,10) L_0xf16ef0/d;
v0xe8e5d0_0 .alias "a", 0 0, v0xe8f250_0;
v0xe8e690_0 .alias "b", 0 0, v0xe8fed0_0;
v0xe8e730_0 .net "nand_ab", 0 0, L_0xf16a60; 1 drivers
v0xe8e7d0_0 .net "nor_ab", 0 0, L_0xf16bb0; 1 drivers
v0xe8e850_0 .net "nxor_ab", 0 0, L_0xf16de0; 1 drivers
v0xe8e8f0_0 .net "or_ab", 0 0, L_0xf16d20; 1 drivers
v0xe8e9d0_0 .alias "result", 0 0, v0xe90530_0;
S_0xe8dea0 .scope module, "xor_gate" "xor_1bit" 2 35, 5 34, S_0xe8a170;
 .timescale 0 0;
L_0xf17750/d .functor NAND 1, L_0xf1b7f0, L_0xf1b6c0, C4<1>, C4<1>;
L_0xf17750 .delay (20,20,20) L_0xf17750/d;
L_0xf17810/d .functor NOR 1, L_0xf1b7f0, L_0xf1b6c0, C4<0>, C4<0>;
L_0xf17810 .delay (20,20,20) L_0xf17810/d;
L_0xf179a0/d .functor NOT 1, L_0xf17810, C4<0>, C4<0>, C4<0>;
L_0xf179a0 .delay (10,10,10) L_0xf179a0/d;
L_0xf17a90/d .functor NAND 1, L_0xf179a0, L_0xf17750, C4<1>, C4<1>;
L_0xf17a90 .delay (20,20,20) L_0xf17a90/d;
L_0xf17bf0/d .functor NOT 1, L_0xf17a90, C4<0>, C4<0>, C4<0>;
L_0xf17bf0 .delay (10,10,10) L_0xf17bf0/d;
v0xe8df90_0 .alias "a", 0 0, v0xe90170_0;
v0xe8e010_0 .alias "b", 0 0, v0xe901f0_0;
v0xe8e0e0_0 .net "nand_ab", 0 0, L_0xf17750; 1 drivers
v0xe8e160_0 .net "nor_ab", 0 0, L_0xf17810; 1 drivers
v0xe8e1e0_0 .net "nxor_ab", 0 0, L_0xf17a90; 1 drivers
v0xe8e260_0 .net "or_ab", 0 0, L_0xf179a0; 1 drivers
v0xe8e320_0 .alias "result", 0 0, v0xe908d0_0;
S_0xe8d2a0 .scope module, "nand_and_gate" "nand_and_1bit" 2 36, 5 18, S_0xe8a170;
 .timescale 0 0;
L_0xf17d40/d .functor NAND 1, L_0xf1b7f0, L_0xf1b6c0, C4<1>, C4<1>;
L_0xf17d40 .delay (20,20,20) L_0xf17d40/d;
L_0xf17e70/d .functor NOT 1, L_0xf17d40, C4<0>, C4<0>, C4<0>;
L_0xf17e70 .delay (10,10,10) L_0xf17e70/d;
v0xe8db20_0 .alias "a", 0 0, v0xe90170_0;
v0xe8dbc0_0 .net "and_ab", 0 0, L_0xf17e70; 1 drivers
v0xe8dc40_0 .alias "b", 0 0, v0xe901f0_0;
v0xe8dcf0_0 .net "nand_ab", 0 0, L_0xf17d40; 1 drivers
v0xe8dda0_0 .alias "othercontrolsignal", 0 0, v0xecf710_0;
v0xe8de20_0 .alias "result", 0 0, v0xe90640_0;
S_0xe8d390 .scope module, "mux_1" "mux_1bit" 5 30, 3 2, S_0xe8d2a0;
 .timescale 0 0;
L_0xf17fc0/d .functor NAND 1, L_0xf17e70, v0xe68730_0, C4<1>, C4<1>;
L_0xf17fc0 .delay (20,20,20) L_0xf17fc0/d;
L_0xf18080/d .functor NOT 1, L_0xf17fc0, C4<0>, C4<0>, C4<0>;
L_0xf18080 .delay (10,10,10) L_0xf18080/d;
L_0xf181b0/d .functor NOT 1, v0xe68730_0, C4<0>, C4<0>, C4<0>;
L_0xf181b0 .delay (10,10,10) L_0xf181b0/d;
L_0xf18270/d .functor NAND 1, L_0xf17d40, L_0xf181b0, C4<1>, C4<1>;
L_0xf18270 .delay (20,20,20) L_0xf18270/d;
L_0xf183e0/d .functor NOT 1, L_0xf18270, C4<0>, C4<0>, C4<0>;
L_0xf183e0 .delay (10,10,10) L_0xf183e0/d;
L_0xf184d0/d .functor NOR 1, L_0xf183e0, L_0xf18080, C4<0>, C4<0>;
L_0xf184d0 .delay (20,20,20) L_0xf184d0/d;
L_0xf18670/d .functor NOT 1, L_0xf184d0, C4<0>, C4<0>, C4<0>;
L_0xf18670 .delay (10,10,10) L_0xf18670/d;
v0xe8d480_0 .net "and_in0ncom", 0 0, L_0xf183e0; 1 drivers
v0xe8d500_0 .net "and_in1com", 0 0, L_0xf18080; 1 drivers
v0xe8d580_0 .alias "in0", 0 0, v0xe8dcf0_0;
v0xe8d600_0 .alias "in1", 0 0, v0xe8dbc0_0;
v0xe8d680_0 .net "nand_in0ncom", 0 0, L_0xf18270; 1 drivers
v0xe8d700_0 .net "nand_in1com", 0 0, L_0xf17fc0; 1 drivers
v0xe8d7e0_0 .net "ncom", 0 0, L_0xf181b0; 1 drivers
v0xe8d880_0 .net "nor_wire", 0 0, L_0xf184d0; 1 drivers
v0xe8d970_0 .alias "result", 0 0, v0xe90640_0;
v0xe8da40_0 .alias "sel0", 0 0, v0xecf710_0;
S_0xe8c820 .scope module, "nor_or_gate" "nor_or_1bit" 2 37, 5 2, S_0xe8a170;
 .timescale 0 0;
L_0xf187a0/d .functor NOR 1, L_0xf1b7f0, L_0xf1b6c0, C4<0>, C4<0>;
L_0xf187a0 .delay (20,20,20) L_0xf187a0/d;
L_0xf188d0/d .functor NOT 1, L_0xf187a0, C4<0>, C4<0>, C4<0>;
L_0xf188d0 .delay (10,10,10) L_0xf188d0/d;
v0xe8cfa0_0 .alias "a", 0 0, v0xe90170_0;
v0xe8d020_0 .alias "b", 0 0, v0xe901f0_0;
v0xe8d0a0_0 .net "nor_ab", 0 0, L_0xf187a0; 1 drivers
v0xe8d120_0 .net "or_ab", 0 0, L_0xf188d0; 1 drivers
v0xe8d1a0_0 .alias "othercontrolsignal", 0 0, v0xecf710_0;
v0xe8d220_0 .alias "result", 0 0, v0xe907c0_0;
S_0xe8c910 .scope module, "mux_1" "mux_1bit" 5 14, 3 2, S_0xe8c820;
 .timescale 0 0;
L_0xf18a20/d .functor NAND 1, L_0xf188d0, v0xe68730_0, C4<1>, C4<1>;
L_0xf18a20 .delay (20,20,20) L_0xf18a20/d;
L_0xf18ae0/d .functor NOT 1, L_0xf18a20, C4<0>, C4<0>, C4<0>;
L_0xf18ae0 .delay (10,10,10) L_0xf18ae0/d;
L_0xf18c10/d .functor NOT 1, v0xe68730_0, C4<0>, C4<0>, C4<0>;
L_0xf18c10 .delay (10,10,10) L_0xf18c10/d;
L_0xf18cd0/d .functor NAND 1, L_0xf187a0, L_0xf18c10, C4<1>, C4<1>;
L_0xf18cd0 .delay (20,20,20) L_0xf18cd0/d;
L_0xf18e20/d .functor NOT 1, L_0xf18cd0, C4<0>, C4<0>, C4<0>;
L_0xf18e20 .delay (10,10,10) L_0xf18e20/d;
L_0xf18f10/d .functor NOR 1, L_0xf18e20, L_0xf18ae0, C4<0>, C4<0>;
L_0xf18f10 .delay (20,20,20) L_0xf18f10/d;
L_0xf190b0/d .functor NOT 1, L_0xf18f10, C4<0>, C4<0>, C4<0>;
L_0xf190b0 .delay (10,10,10) L_0xf190b0/d;
v0xe8ca00_0 .net "and_in0ncom", 0 0, L_0xf18e20; 1 drivers
v0xe8ca80_0 .net "and_in1com", 0 0, L_0xf18ae0; 1 drivers
v0xe8cb00_0 .alias "in0", 0 0, v0xe8d0a0_0;
v0xe8cb80_0 .alias "in1", 0 0, v0xe8d120_0;
v0xe8cc00_0 .net "nand_in0ncom", 0 0, L_0xf18cd0; 1 drivers
v0xe8cc80_0 .net "nand_in1com", 0 0, L_0xf18a20; 1 drivers
v0xe8cd00_0 .net "ncom", 0 0, L_0xf18c10; 1 drivers
v0xe8cd80_0 .net "nor_wire", 0 0, L_0xf18f10; 1 drivers
v0xe8ce50_0 .alias "result", 0 0, v0xe907c0_0;
v0xe8cf20_0 .alias "sel0", 0 0, v0xecf710_0;
S_0xe8a260 .scope module, "mainMux" "mux_alu" 2 39, 3 22, S_0xe8a170;
 .timescale 0 0;
v0xe8c070_0 .alias "in0", 0 0, v0xe90530_0;
v0xe8c120_0 .alias "in1", 0 0, v0xe908d0_0;
v0xe8c1d0_0 .alias "in2", 0 0, v0xe90640_0;
v0xe8c280_0 .alias "in3", 0 0, v0xe907c0_0;
v0xe8c360_0 .net "in4", 0 0, C4<0>; 1 drivers
v0xe8c410_0 .alias "result", 0 0, v0xe90380_0;
v0xe8c490_0 .net "sel0", 0 0, L_0xf1b1d0; 1 drivers
v0xe8c510_0 .net "sel1", 0 0, L_0xf1b270; 1 drivers
v0xe8c590_0 .net "sel2", 0 0, L_0xf1b3a0; 1 drivers
v0xe8c640_0 .net "w0", 0 0, L_0xf19870; 1 drivers
v0xe8c720_0 .net "w1", 0 0, L_0xf19ff0; 1 drivers
v0xe8c7a0_0 .net "w2", 0 0, L_0xf1a840; 1 drivers
S_0xe8b920 .scope module, "mux00" "mux_1bit" 3 37, 3 2, S_0xe8a260;
 .timescale 0 0;
L_0xf191e0/d .functor NAND 1, L_0xf17bf0, L_0xf1b1d0, C4<1>, C4<1>;
L_0xf191e0 .delay (20,20,20) L_0xf191e0/d;
L_0xf192a0/d .functor NOT 1, L_0xf191e0, C4<0>, C4<0>, C4<0>;
L_0xf192a0 .delay (10,10,10) L_0xf192a0/d;
L_0xf193d0/d .functor NOT 1, L_0xf1b1d0, C4<0>, C4<0>, C4<0>;
L_0xf193d0 .delay (10,10,10) L_0xf193d0/d;
L_0xf19520/d .functor NAND 1, L_0xf16ef0, L_0xf193d0, C4<1>, C4<1>;
L_0xf19520 .delay (20,20,20) L_0xf19520/d;
L_0xf195e0/d .functor NOT 1, L_0xf19520, C4<0>, C4<0>, C4<0>;
L_0xf195e0 .delay (10,10,10) L_0xf195e0/d;
L_0xf196d0/d .functor NOR 1, L_0xf195e0, L_0xf192a0, C4<0>, C4<0>;
L_0xf196d0 .delay (20,20,20) L_0xf196d0/d;
L_0xf19870/d .functor NOT 1, L_0xf196d0, C4<0>, C4<0>, C4<0>;
L_0xf19870 .delay (10,10,10) L_0xf19870/d;
v0xe8ba10_0 .net "and_in0ncom", 0 0, L_0xf195e0; 1 drivers
v0xe8bad0_0 .net "and_in1com", 0 0, L_0xf192a0; 1 drivers
v0xe8bb70_0 .alias "in0", 0 0, v0xe90530_0;
v0xe8bc10_0 .alias "in1", 0 0, v0xe908d0_0;
v0xe8bc90_0 .net "nand_in0ncom", 0 0, L_0xf19520; 1 drivers
v0xe8bd30_0 .net "nand_in1com", 0 0, L_0xf191e0; 1 drivers
v0xe8bdd0_0 .net "ncom", 0 0, L_0xf193d0; 1 drivers
v0xe8be70_0 .net "nor_wire", 0 0, L_0xf196d0; 1 drivers
v0xe8bf10_0 .alias "result", 0 0, v0xe8c640_0;
v0xe8bf90_0 .alias "sel0", 0 0, v0xe8c490_0;
S_0xe8b1d0 .scope module, "mux01" "mux_1bit" 3 38, 3 2, S_0xe8a260;
 .timescale 0 0;
L_0xf199a0/d .functor NAND 1, L_0xf190b0, L_0xf1b1d0, C4<1>, C4<1>;
L_0xf199a0 .delay (20,20,20) L_0xf199a0/d;
L_0xf19a60/d .functor NOT 1, L_0xf199a0, C4<0>, C4<0>, C4<0>;
L_0xf19a60 .delay (10,10,10) L_0xf19a60/d;
L_0xf19b90/d .functor NOT 1, L_0xf1b1d0, C4<0>, C4<0>, C4<0>;
L_0xf19b90 .delay (10,10,10) L_0xf19b90/d;
L_0xf19c50/d .functor NAND 1, L_0xf18670, L_0xf19b90, C4<1>, C4<1>;
L_0xf19c50 .delay (20,20,20) L_0xf19c50/d;
L_0xf19d60/d .functor NOT 1, L_0xf19c50, C4<0>, C4<0>, C4<0>;
L_0xf19d60 .delay (10,10,10) L_0xf19d60/d;
L_0xf19e50/d .functor NOR 1, L_0xf19d60, L_0xf19a60, C4<0>, C4<0>;
L_0xf19e50 .delay (20,20,20) L_0xf19e50/d;
L_0xf19ff0/d .functor NOT 1, L_0xf19e50, C4<0>, C4<0>, C4<0>;
L_0xf19ff0 .delay (10,10,10) L_0xf19ff0/d;
v0xe8b2c0_0 .net "and_in0ncom", 0 0, L_0xf19d60; 1 drivers
v0xe8b380_0 .net "and_in1com", 0 0, L_0xf19a60; 1 drivers
v0xe8b420_0 .alias "in0", 0 0, v0xe90640_0;
v0xe8b4c0_0 .alias "in1", 0 0, v0xe907c0_0;
v0xe8b540_0 .net "nand_in0ncom", 0 0, L_0xf19c50; 1 drivers
v0xe8b5e0_0 .net "nand_in1com", 0 0, L_0xf199a0; 1 drivers
v0xe8b680_0 .net "ncom", 0 0, L_0xf19b90; 1 drivers
v0xe8b720_0 .net "nor_wire", 0 0, L_0xf19e50; 1 drivers
v0xe8b7c0_0 .alias "result", 0 0, v0xe8c720_0;
v0xe8b840_0 .alias "sel0", 0 0, v0xe8c490_0;
S_0xe8aa80 .scope module, "mux1" "mux_1bit" 3 39, 3 2, S_0xe8a260;
 .timescale 0 0;
L_0xf1a120/d .functor NAND 1, L_0xf19ff0, L_0xf1b270, C4<1>, C4<1>;
L_0xf1a120 .delay (20,20,20) L_0xf1a120/d;
L_0xf1a270/d .functor NOT 1, L_0xf1a120, C4<0>, C4<0>, C4<0>;
L_0xf1a270 .delay (10,10,10) L_0xf1a270/d;
L_0xf1a3a0/d .functor NOT 1, L_0xf1b270, C4<0>, C4<0>, C4<0>;
L_0xf1a3a0 .delay (10,10,10) L_0xf1a3a0/d;
L_0xf1a460/d .functor NAND 1, L_0xf19870, L_0xf1a3a0, C4<1>, C4<1>;
L_0xf1a460 .delay (20,20,20) L_0xf1a460/d;
L_0xf1a5b0/d .functor NOT 1, L_0xf1a460, C4<0>, C4<0>, C4<0>;
L_0xf1a5b0 .delay (10,10,10) L_0xf1a5b0/d;
L_0xf1a6a0/d .functor NOR 1, L_0xf1a5b0, L_0xf1a270, C4<0>, C4<0>;
L_0xf1a6a0 .delay (20,20,20) L_0xf1a6a0/d;
L_0xf1a840/d .functor NOT 1, L_0xf1a6a0, C4<0>, C4<0>, C4<0>;
L_0xf1a840 .delay (10,10,10) L_0xf1a840/d;
v0xe8ab70_0 .net "and_in0ncom", 0 0, L_0xf1a5b0; 1 drivers
v0xe8ac30_0 .net "and_in1com", 0 0, L_0xf1a270; 1 drivers
v0xe8acd0_0 .alias "in0", 0 0, v0xe8c640_0;
v0xe8ad70_0 .alias "in1", 0 0, v0xe8c720_0;
v0xe8adf0_0 .net "nand_in0ncom", 0 0, L_0xf1a460; 1 drivers
v0xe8ae90_0 .net "nand_in1com", 0 0, L_0xf1a120; 1 drivers
v0xe8af30_0 .net "ncom", 0 0, L_0xf1a3a0; 1 drivers
v0xe8afd0_0 .net "nor_wire", 0 0, L_0xf1a6a0; 1 drivers
v0xe8b070_0 .alias "result", 0 0, v0xe8c7a0_0;
v0xe8b0f0_0 .alias "sel0", 0 0, v0xe8c510_0;
S_0xe8a350 .scope module, "mux2" "mux_1bit" 3 40, 3 2, S_0xe8a260;
 .timescale 0 0;
L_0xf1a970/d .functor NAND 1, C4<0>, L_0xf1b3a0, C4<1>, C4<1>;
L_0xf1a970 .delay (20,20,20) L_0xf1a970/d;
L_0xf1aad0/d .functor NOT 1, L_0xf1a970, C4<0>, C4<0>, C4<0>;
L_0xf1aad0 .delay (10,10,10) L_0xf1aad0/d;
L_0xf1ac00/d .functor NOT 1, L_0xf1b3a0, C4<0>, C4<0>, C4<0>;
L_0xf1ac00 .delay (10,10,10) L_0xf1ac00/d;
L_0xf1acc0/d .functor NAND 1, L_0xf1a840, L_0xf1ac00, C4<1>, C4<1>;
L_0xf1acc0 .delay (20,20,20) L_0xf1acc0/d;
L_0xf1ae10/d .functor NOT 1, L_0xf1acc0, C4<0>, C4<0>, C4<0>;
L_0xf1ae10 .delay (10,10,10) L_0xf1ae10/d;
L_0xf1af00/d .functor NOR 1, L_0xf1ae10, L_0xf1aad0, C4<0>, C4<0>;
L_0xf1af00 .delay (20,20,20) L_0xf1af00/d;
L_0xf1b0a0/d .functor NOT 1, L_0xf1af00, C4<0>, C4<0>, C4<0>;
L_0xf1b0a0 .delay (10,10,10) L_0xf1b0a0/d;
v0xe8a440_0 .net "and_in0ncom", 0 0, L_0xf1ae10; 1 drivers
v0xe8a4c0_0 .net "and_in1com", 0 0, L_0xf1aad0; 1 drivers
v0xe8a560_0 .alias "in0", 0 0, v0xe8c7a0_0;
v0xe8a600_0 .alias "in1", 0 0, v0xe8c360_0;
v0xe8a680_0 .net "nand_in0ncom", 0 0, L_0xf1acc0; 1 drivers
v0xe8a720_0 .net "nand_in1com", 0 0, L_0xf1a970; 1 drivers
v0xe8a800_0 .net "ncom", 0 0, L_0xf1ac00; 1 drivers
v0xe8a8a0_0 .net "nor_wire", 0 0, L_0xf1af00; 1 drivers
v0xe8a940_0 .alias "result", 0 0, v0xe90380_0;
v0xe8a9e0_0 .alias "sel0", 0 0, v0xe8c590_0;
S_0xe836c0 .scope generate, "ALU4[9]" "ALU4[9]" 2 65, 2 65, S_0xc56b50;
 .timescale 0 0;
P_0xe82098 .param/l "i" 2 65, +C4<01001>;
S_0xe837f0 .scope module, "_alu" "ALU_1bit" 2 66, 2 16, S_0xe836c0;
 .timescale 0 0;
L_0xf15d40/d .functor NOT 1, L_0xf1bf40, C4<0>, C4<0>, C4<0>;
L_0xf15d40 .delay (10,10,10) L_0xf15d40/d;
v0xe89540_0 .net "carryin", 0 0, L_0xf21700; 1 drivers
v0xe895e0_0 .net "carryout", 0 0, L_0xf1d460; 1 drivers
v0xe89660_0 .alias "invertB", 0 0, v0xecf510_0;
v0xe896e0_0 .alias "muxIndex", 2 0, v0xecf590_0;
v0xe89760_0 .net "notB", 0 0, L_0xf15d40; 1 drivers
v0xe897e0_0 .net "operandA", 0 0, L_0xf1bea0; 1 drivers
v0xe89860_0 .net "operandB", 0 0, L_0xf1bf40; 1 drivers
v0xe89970_0 .alias "othercontrolsignal", 0 0, v0xecf710_0;
v0xe899f0_0 .net "result", 0 0, L_0xf20f50; 1 drivers
v0xe89ac0_0 .net "trueB", 0 0, L_0xf1c2a0; 1 drivers
v0xe89ba0_0 .net "wAddSub", 0 0, L_0xf1cdc0; 1 drivers
v0xe89cb0_0 .net "wNandAnd", 0 0, L_0xf1e520; 1 drivers
v0xe89e30_0 .net "wNorOr", 0 0, L_0xf1ef60; 1 drivers
v0xe89f40_0 .net "wXor", 0 0, L_0xf1dac0; 1 drivers
L_0xf21080 .part v0xecef00_0, 0, 1;
L_0xf21120 .part v0xecef00_0, 1, 1;
L_0xf21250 .part v0xecef00_0, 2, 1;
S_0xe88dc0 .scope module, "mux_invertB" "mux_1bit" 2 31, 3 2, S_0xe837f0;
 .timescale 0 0;
L_0xf1b760/d .functor NAND 1, L_0xf15d40, v0xecee80_0, C4<1>, C4<1>;
L_0xf1b760 .delay (20,20,20) L_0xf1b760/d;
L_0xf04af0/d .functor NOT 1, L_0xf1b760, C4<0>, C4<0>, C4<0>;
L_0xf04af0 .delay (10,10,10) L_0xf04af0/d;
L_0xf04f90/d .functor NOT 1, v0xecee80_0, C4<0>, C4<0>, C4<0>;
L_0xf04f90 .delay (10,10,10) L_0xf04f90/d;
L_0xf1ba00/d .functor NAND 1, L_0xf1bf40, L_0xf04f90, C4<1>, C4<1>;
L_0xf1ba00 .delay (20,20,20) L_0xf1ba00/d;
L_0xf1c030/d .functor NOT 1, L_0xf1ba00, C4<0>, C4<0>, C4<0>;
L_0xf1c030 .delay (10,10,10) L_0xf1c030/d;
L_0xf1c120/d .functor NOR 1, L_0xf1c030, L_0xf04af0, C4<0>, C4<0>;
L_0xf1c120 .delay (20,20,20) L_0xf1c120/d;
L_0xf1c2a0/d .functor NOT 1, L_0xf1c120, C4<0>, C4<0>, C4<0>;
L_0xf1c2a0 .delay (10,10,10) L_0xf1c2a0/d;
v0xe88eb0_0 .net "and_in0ncom", 0 0, L_0xf1c030; 1 drivers
v0xe88f70_0 .net "and_in1com", 0 0, L_0xf04af0; 1 drivers
v0xe89010_0 .alias "in0", 0 0, v0xe89860_0;
v0xe89090_0 .alias "in1", 0 0, v0xe89760_0;
v0xe89110_0 .net "nand_in0ncom", 0 0, L_0xf1ba00; 1 drivers
v0xe891b0_0 .net "nand_in1com", 0 0, L_0xf1b760; 1 drivers
v0xe89250_0 .net "ncom", 0 0, L_0xf04f90; 1 drivers
v0xe892f0_0 .net "nor_wire", 0 0, L_0xf1c120; 1 drivers
v0xe89390_0 .alias "result", 0 0, v0xe89ac0_0;
v0xe89460_0 .alias "sel0", 0 0, v0xecf510_0;
S_0xe87a80 .scope module, "adder" "adder_1bit" 2 34, 4 2, S_0xe837f0;
 .timescale 0 0;
L_0xf1ced0/d .functor NAND 1, L_0xf1bea0, L_0xf1c2a0, C4<1>, C4<1>;
L_0xf1ced0 .delay (20,20,20) L_0xf1ced0/d;
L_0xf1d040/d .functor NOT 1, L_0xf1ced0, C4<0>, C4<0>, C4<0>;
L_0xf1d040 .delay (10,10,10) L_0xf1d040/d;
L_0xf1d150/d .functor NAND 1, L_0xf21700, L_0xf1c820, C4<1>, C4<1>;
L_0xf1d150 .delay (20,20,20) L_0xf1d150/d;
L_0xf1d210/d .functor NOT 1, L_0xf1d150, C4<0>, C4<0>, C4<0>;
L_0xf1d210 .delay (10,10,10) L_0xf1d210/d;
L_0xf1d320/d .functor NOR 1, L_0xf1d210, L_0xf1d040, C4<0>, C4<0>;
L_0xf1d320 .delay (20,20,20) L_0xf1d320/d;
L_0xf1d460/d .functor NOT 1, L_0xf1d320, C4<0>, C4<0>, C4<0>;
L_0xf1d460 .delay (10,10,10) L_0xf1d460/d;
v0xe88660_0 .net "And_AB", 0 0, L_0xf1d040; 1 drivers
v0xe88700_0 .net "And_XorAB_C", 0 0, L_0xf1d210; 1 drivers
v0xe887a0_0 .net "Nand_AB", 0 0, L_0xf1ced0; 1 drivers
v0xe88840_0 .net "Nand_XorAB_C", 0 0, L_0xf1d150; 1 drivers
v0xe888c0_0 .net "Xor_AB", 0 0, L_0xf1c820; 1 drivers
v0xe88990_0 .alias "a", 0 0, v0xe897e0_0;
v0xe88ae0_0 .alias "b", 0 0, v0xe89ac0_0;
v0xe88b60_0 .alias "carryin", 0 0, v0xe89540_0;
v0xe88be0_0 .alias "carryout", 0 0, v0xe895e0_0;
v0xe88c60_0 .net "nco", 0 0, L_0xf1d320; 1 drivers
v0xe88d40_0 .alias "sum", 0 0, v0xe89ba0_0;
S_0xe88110 .scope module, "xor_1" "xor_1bit" 4 13, 5 34, S_0xe87a80;
 .timescale 0 0;
L_0xf1c410/d .functor NAND 1, L_0xf1bea0, L_0xf1c2a0, C4<1>, C4<1>;
L_0xf1c410 .delay (20,20,20) L_0xf1c410/d;
L_0xf1c4d0/d .functor NOR 1, L_0xf1bea0, L_0xf1c2a0, C4<0>, C4<0>;
L_0xf1c4d0 .delay (20,20,20) L_0xf1c4d0/d;
L_0xf1c5b0/d .functor NOT 1, L_0xf1c4d0, C4<0>, C4<0>, C4<0>;
L_0xf1c5b0 .delay (10,10,10) L_0xf1c5b0/d;
L_0xf1c6c0/d .functor NAND 1, L_0xf1c5b0, L_0xf1c410, C4<1>, C4<1>;
L_0xf1c6c0 .delay (20,20,20) L_0xf1c6c0/d;
L_0xf1c820/d .functor NOT 1, L_0xf1c6c0, C4<0>, C4<0>, C4<0>;
L_0xf1c820 .delay (10,10,10) L_0xf1c820/d;
v0xe88200_0 .alias "a", 0 0, v0xe897e0_0;
v0xe882a0_0 .alias "b", 0 0, v0xe89ac0_0;
v0xe88340_0 .net "nand_ab", 0 0, L_0xf1c410; 1 drivers
v0xe883e0_0 .net "nor_ab", 0 0, L_0xf1c4d0; 1 drivers
v0xe88460_0 .net "nxor_ab", 0 0, L_0xf1c6c0; 1 drivers
v0xe88500_0 .net "or_ab", 0 0, L_0xf1c5b0; 1 drivers
v0xe885e0_0 .alias "result", 0 0, v0xe888c0_0;
S_0xe87b70 .scope module, "xor_2" "xor_1bit" 4 14, 5 34, S_0xe87a80;
 .timescale 0 0;
L_0xf1c930/d .functor NAND 1, L_0xf1c820, L_0xf21700, C4<1>, C4<1>;
L_0xf1c930 .delay (20,20,20) L_0xf1c930/d;
L_0xf1ca80/d .functor NOR 1, L_0xf1c820, L_0xf21700, C4<0>, C4<0>;
L_0xf1ca80 .delay (20,20,20) L_0xf1ca80/d;
L_0xf1cbf0/d .functor NOT 1, L_0xf1ca80, C4<0>, C4<0>, C4<0>;
L_0xf1cbf0 .delay (10,10,10) L_0xf1cbf0/d;
L_0xf1ccb0/d .functor NAND 1, L_0xf1cbf0, L_0xf1c930, C4<1>, C4<1>;
L_0xf1ccb0 .delay (20,20,20) L_0xf1ccb0/d;
L_0xf1cdc0/d .functor NOT 1, L_0xf1ccb0, C4<0>, C4<0>, C4<0>;
L_0xf1cdc0 .delay (10,10,10) L_0xf1cdc0/d;
v0xe87c60_0 .alias "a", 0 0, v0xe888c0_0;
v0xe87d00_0 .alias "b", 0 0, v0xe89540_0;
v0xe87da0_0 .net "nand_ab", 0 0, L_0xf1c930; 1 drivers
v0xe87e40_0 .net "nor_ab", 0 0, L_0xf1ca80; 1 drivers
v0xe87ec0_0 .net "nxor_ab", 0 0, L_0xf1ccb0; 1 drivers
v0xe87f60_0 .net "or_ab", 0 0, L_0xf1cbf0; 1 drivers
v0xe88040_0 .alias "result", 0 0, v0xe89ba0_0;
S_0xe87530 .scope module, "xor_gate" "xor_1bit" 2 35, 5 34, S_0xe837f0;
 .timescale 0 0;
L_0xf1d620/d .functor NAND 1, L_0xf1bea0, L_0xf1bf40, C4<1>, C4<1>;
L_0xf1d620 .delay (20,20,20) L_0xf1d620/d;
L_0xf1d6e0/d .functor NOR 1, L_0xf1bea0, L_0xf1bf40, C4<0>, C4<0>;
L_0xf1d6e0 .delay (20,20,20) L_0xf1d6e0/d;
L_0xf1d870/d .functor NOT 1, L_0xf1d6e0, C4<0>, C4<0>, C4<0>;
L_0xf1d870 .delay (10,10,10) L_0xf1d870/d;
L_0xf1d960/d .functor NAND 1, L_0xf1d870, L_0xf1d620, C4<1>, C4<1>;
L_0xf1d960 .delay (20,20,20) L_0xf1d960/d;
L_0xf1dac0/d .functor NOT 1, L_0xf1d960, C4<0>, C4<0>, C4<0>;
L_0xf1dac0 .delay (10,10,10) L_0xf1dac0/d;
v0xe87620_0 .alias "a", 0 0, v0xe897e0_0;
v0xe876a0_0 .alias "b", 0 0, v0xe89860_0;
v0xe87770_0 .net "nand_ab", 0 0, L_0xf1d620; 1 drivers
v0xe877f0_0 .net "nor_ab", 0 0, L_0xf1d6e0; 1 drivers
v0xe87870_0 .net "nxor_ab", 0 0, L_0xf1d960; 1 drivers
v0xe878f0_0 .net "or_ab", 0 0, L_0xf1d870; 1 drivers
v0xe879b0_0 .alias "result", 0 0, v0xe89f40_0;
S_0xe86940 .scope module, "nand_and_gate" "nand_and_1bit" 2 36, 5 18, S_0xe837f0;
 .timescale 0 0;
L_0xf1dc10/d .functor NAND 1, L_0xf1bea0, L_0xf1bf40, C4<1>, C4<1>;
L_0xf1dc10 .delay (20,20,20) L_0xf1dc10/d;
L_0xf1dd40/d .functor NOT 1, L_0xf1dc10, C4<0>, C4<0>, C4<0>;
L_0xf1dd40 .delay (10,10,10) L_0xf1dd40/d;
v0xe871b0_0 .alias "a", 0 0, v0xe897e0_0;
v0xe87250_0 .net "and_ab", 0 0, L_0xf1dd40; 1 drivers
v0xe872d0_0 .alias "b", 0 0, v0xe89860_0;
v0xe87350_0 .net "nand_ab", 0 0, L_0xf1dc10; 1 drivers
v0xe87430_0 .alias "othercontrolsignal", 0 0, v0xecf710_0;
v0xe874b0_0 .alias "result", 0 0, v0xe89cb0_0;
S_0xe86a30 .scope module, "mux_1" "mux_1bit" 5 30, 3 2, S_0xe86940;
 .timescale 0 0;
L_0xf1de90/d .functor NAND 1, L_0xf1dd40, v0xe68730_0, C4<1>, C4<1>;
L_0xf1de90 .delay (20,20,20) L_0xf1de90/d;
L_0xf1df50/d .functor NOT 1, L_0xf1de90, C4<0>, C4<0>, C4<0>;
L_0xf1df50 .delay (10,10,10) L_0xf1df50/d;
L_0xf1e080/d .functor NOT 1, v0xe68730_0, C4<0>, C4<0>, C4<0>;
L_0xf1e080 .delay (10,10,10) L_0xf1e080/d;
L_0xf1e140/d .functor NAND 1, L_0xf1dc10, L_0xf1e080, C4<1>, C4<1>;
L_0xf1e140 .delay (20,20,20) L_0xf1e140/d;
L_0xf1e290/d .functor NOT 1, L_0xf1e140, C4<0>, C4<0>, C4<0>;
L_0xf1e290 .delay (10,10,10) L_0xf1e290/d;
L_0xf1e380/d .functor NOR 1, L_0xf1e290, L_0xf1df50, C4<0>, C4<0>;
L_0xf1e380 .delay (20,20,20) L_0xf1e380/d;
L_0xf1e520/d .functor NOT 1, L_0xf1e380, C4<0>, C4<0>, C4<0>;
L_0xf1e520 .delay (10,10,10) L_0xf1e520/d;
v0xe86b20_0 .net "and_in0ncom", 0 0, L_0xf1e290; 1 drivers
v0xe86ba0_0 .net "and_in1com", 0 0, L_0xf1df50; 1 drivers
v0xe86c20_0 .alias "in0", 0 0, v0xe87350_0;
v0xe86cc0_0 .alias "in1", 0 0, v0xe87250_0;
v0xe86d40_0 .net "nand_in0ncom", 0 0, L_0xf1e140; 1 drivers
v0xe86de0_0 .net "nand_in1com", 0 0, L_0xf1de90; 1 drivers
v0xe86ec0_0 .net "ncom", 0 0, L_0xf1e080; 1 drivers
v0xe86f60_0 .net "nor_wire", 0 0, L_0xf1e380; 1 drivers
v0xe87000_0 .alias "result", 0 0, v0xe89cb0_0;
v0xe870d0_0 .alias "sel0", 0 0, v0xecf710_0;
S_0xe85ea0 .scope module, "nor_or_gate" "nor_or_1bit" 2 37, 5 2, S_0xe837f0;
 .timescale 0 0;
L_0xf1e650/d .functor NOR 1, L_0xf1bea0, L_0xf1bf40, C4<0>, C4<0>;
L_0xf1e650 .delay (20,20,20) L_0xf1e650/d;
L_0xf1e780/d .functor NOT 1, L_0xf1e650, C4<0>, C4<0>, C4<0>;
L_0xf1e780 .delay (10,10,10) L_0xf1e780/d;
v0xe86620_0 .alias "a", 0 0, v0xe897e0_0;
v0xe866a0_0 .alias "b", 0 0, v0xe89860_0;
v0xe86740_0 .net "nor_ab", 0 0, L_0xf1e650; 1 drivers
v0xe867c0_0 .net "or_ab", 0 0, L_0xf1e780; 1 drivers
v0xe86840_0 .alias "othercontrolsignal", 0 0, v0xecf710_0;
v0xe868c0_0 .alias "result", 0 0, v0xe89e30_0;
S_0xe85f90 .scope module, "mux_1" "mux_1bit" 5 14, 3 2, S_0xe85ea0;
 .timescale 0 0;
L_0xf1e8d0/d .functor NAND 1, L_0xf1e780, v0xe68730_0, C4<1>, C4<1>;
L_0xf1e8d0 .delay (20,20,20) L_0xf1e8d0/d;
L_0xf1e990/d .functor NOT 1, L_0xf1e8d0, C4<0>, C4<0>, C4<0>;
L_0xf1e990 .delay (10,10,10) L_0xf1e990/d;
L_0xf1eac0/d .functor NOT 1, v0xe68730_0, C4<0>, C4<0>, C4<0>;
L_0xf1eac0 .delay (10,10,10) L_0xf1eac0/d;
L_0xf1eb80/d .functor NAND 1, L_0xf1e650, L_0xf1eac0, C4<1>, C4<1>;
L_0xf1eb80 .delay (20,20,20) L_0xf1eb80/d;
L_0xf1ecd0/d .functor NOT 1, L_0xf1eb80, C4<0>, C4<0>, C4<0>;
L_0xf1ecd0 .delay (10,10,10) L_0xf1ecd0/d;
L_0xf1edc0/d .functor NOR 1, L_0xf1ecd0, L_0xf1e990, C4<0>, C4<0>;
L_0xf1edc0 .delay (20,20,20) L_0xf1edc0/d;
L_0xf1ef60/d .functor NOT 1, L_0xf1edc0, C4<0>, C4<0>, C4<0>;
L_0xf1ef60 .delay (10,10,10) L_0xf1ef60/d;
v0xe86080_0 .net "and_in0ncom", 0 0, L_0xf1ecd0; 1 drivers
v0xe86100_0 .net "and_in1com", 0 0, L_0xf1e990; 1 drivers
v0xe86180_0 .alias "in0", 0 0, v0xe86740_0;
v0xe86200_0 .alias "in1", 0 0, v0xe867c0_0;
v0xe86280_0 .net "nand_in0ncom", 0 0, L_0xf1eb80; 1 drivers
v0xe86300_0 .net "nand_in1com", 0 0, L_0xf1e8d0; 1 drivers
v0xe86380_0 .net "ncom", 0 0, L_0xf1eac0; 1 drivers
v0xe86400_0 .net "nor_wire", 0 0, L_0xf1edc0; 1 drivers
v0xe864d0_0 .alias "result", 0 0, v0xe89e30_0;
v0xe865a0_0 .alias "sel0", 0 0, v0xecf710_0;
S_0xe838e0 .scope module, "mainMux" "mux_alu" 2 39, 3 22, S_0xe837f0;
 .timescale 0 0;
v0xe856f0_0 .alias "in0", 0 0, v0xe89ba0_0;
v0xe857a0_0 .alias "in1", 0 0, v0xe89f40_0;
v0xe85850_0 .alias "in2", 0 0, v0xe89cb0_0;
v0xe85900_0 .alias "in3", 0 0, v0xe89e30_0;
v0xe859e0_0 .net "in4", 0 0, C4<0>; 1 drivers
v0xe85a90_0 .alias "result", 0 0, v0xe899f0_0;
v0xe85b10_0 .net "sel0", 0 0, L_0xf21080; 1 drivers
v0xe85b90_0 .net "sel1", 0 0, L_0xf21120; 1 drivers
v0xe85c10_0 .net "sel2", 0 0, L_0xf21250; 1 drivers
v0xe85cc0_0 .net "w0", 0 0, L_0xf1f720; 1 drivers
v0xe85da0_0 .net "w1", 0 0, L_0xf1fea0; 1 drivers
v0xe85e20_0 .net "w2", 0 0, L_0xf206f0; 1 drivers
S_0xe84fa0 .scope module, "mux00" "mux_1bit" 3 37, 3 2, S_0xe838e0;
 .timescale 0 0;
L_0xf1f090/d .functor NAND 1, L_0xf1dac0, L_0xf21080, C4<1>, C4<1>;
L_0xf1f090 .delay (20,20,20) L_0xf1f090/d;
L_0xf1f150/d .functor NOT 1, L_0xf1f090, C4<0>, C4<0>, C4<0>;
L_0xf1f150 .delay (10,10,10) L_0xf1f150/d;
L_0xf1f280/d .functor NOT 1, L_0xf21080, C4<0>, C4<0>, C4<0>;
L_0xf1f280 .delay (10,10,10) L_0xf1f280/d;
L_0xf1f3d0/d .functor NAND 1, L_0xf1cdc0, L_0xf1f280, C4<1>, C4<1>;
L_0xf1f3d0 .delay (20,20,20) L_0xf1f3d0/d;
L_0xf1f490/d .functor NOT 1, L_0xf1f3d0, C4<0>, C4<0>, C4<0>;
L_0xf1f490 .delay (10,10,10) L_0xf1f490/d;
L_0xf1f580/d .functor NOR 1, L_0xf1f490, L_0xf1f150, C4<0>, C4<0>;
L_0xf1f580 .delay (20,20,20) L_0xf1f580/d;
L_0xf1f720/d .functor NOT 1, L_0xf1f580, C4<0>, C4<0>, C4<0>;
L_0xf1f720 .delay (10,10,10) L_0xf1f720/d;
v0xe85090_0 .net "and_in0ncom", 0 0, L_0xf1f490; 1 drivers
v0xe85150_0 .net "and_in1com", 0 0, L_0xf1f150; 1 drivers
v0xe851f0_0 .alias "in0", 0 0, v0xe89ba0_0;
v0xe85290_0 .alias "in1", 0 0, v0xe89f40_0;
v0xe85310_0 .net "nand_in0ncom", 0 0, L_0xf1f3d0; 1 drivers
v0xe853b0_0 .net "nand_in1com", 0 0, L_0xf1f090; 1 drivers
v0xe85450_0 .net "ncom", 0 0, L_0xf1f280; 1 drivers
v0xe854f0_0 .net "nor_wire", 0 0, L_0xf1f580; 1 drivers
v0xe85590_0 .alias "result", 0 0, v0xe85cc0_0;
v0xe85610_0 .alias "sel0", 0 0, v0xe85b10_0;
S_0xe84850 .scope module, "mux01" "mux_1bit" 3 38, 3 2, S_0xe838e0;
 .timescale 0 0;
L_0xf1f850/d .functor NAND 1, L_0xf1ef60, L_0xf21080, C4<1>, C4<1>;
L_0xf1f850 .delay (20,20,20) L_0xf1f850/d;
L_0xf1f910/d .functor NOT 1, L_0xf1f850, C4<0>, C4<0>, C4<0>;
L_0xf1f910 .delay (10,10,10) L_0xf1f910/d;
L_0xf1fa40/d .functor NOT 1, L_0xf21080, C4<0>, C4<0>, C4<0>;
L_0xf1fa40 .delay (10,10,10) L_0xf1fa40/d;
L_0xf1fb00/d .functor NAND 1, L_0xf1e520, L_0xf1fa40, C4<1>, C4<1>;
L_0xf1fb00 .delay (20,20,20) L_0xf1fb00/d;
L_0xf1fc10/d .functor NOT 1, L_0xf1fb00, C4<0>, C4<0>, C4<0>;
L_0xf1fc10 .delay (10,10,10) L_0xf1fc10/d;
L_0xf1fd00/d .functor NOR 1, L_0xf1fc10, L_0xf1f910, C4<0>, C4<0>;
L_0xf1fd00 .delay (20,20,20) L_0xf1fd00/d;
L_0xf1fea0/d .functor NOT 1, L_0xf1fd00, C4<0>, C4<0>, C4<0>;
L_0xf1fea0 .delay (10,10,10) L_0xf1fea0/d;
v0xe84940_0 .net "and_in0ncom", 0 0, L_0xf1fc10; 1 drivers
v0xe84a00_0 .net "and_in1com", 0 0, L_0xf1f910; 1 drivers
v0xe84aa0_0 .alias "in0", 0 0, v0xe89cb0_0;
v0xe84b40_0 .alias "in1", 0 0, v0xe89e30_0;
v0xe84bc0_0 .net "nand_in0ncom", 0 0, L_0xf1fb00; 1 drivers
v0xe84c60_0 .net "nand_in1com", 0 0, L_0xf1f850; 1 drivers
v0xe84d00_0 .net "ncom", 0 0, L_0xf1fa40; 1 drivers
v0xe84da0_0 .net "nor_wire", 0 0, L_0xf1fd00; 1 drivers
v0xe84e40_0 .alias "result", 0 0, v0xe85da0_0;
v0xe84ec0_0 .alias "sel0", 0 0, v0xe85b10_0;
S_0xe84100 .scope module, "mux1" "mux_1bit" 3 39, 3 2, S_0xe838e0;
 .timescale 0 0;
L_0xf1ffd0/d .functor NAND 1, L_0xf1fea0, L_0xf21120, C4<1>, C4<1>;
L_0xf1ffd0 .delay (20,20,20) L_0xf1ffd0/d;
L_0xf20120/d .functor NOT 1, L_0xf1ffd0, C4<0>, C4<0>, C4<0>;
L_0xf20120 .delay (10,10,10) L_0xf20120/d;
L_0xf20250/d .functor NOT 1, L_0xf21120, C4<0>, C4<0>, C4<0>;
L_0xf20250 .delay (10,10,10) L_0xf20250/d;
L_0xf20310/d .functor NAND 1, L_0xf1f720, L_0xf20250, C4<1>, C4<1>;
L_0xf20310 .delay (20,20,20) L_0xf20310/d;
L_0xf20460/d .functor NOT 1, L_0xf20310, C4<0>, C4<0>, C4<0>;
L_0xf20460 .delay (10,10,10) L_0xf20460/d;
L_0xf20550/d .functor NOR 1, L_0xf20460, L_0xf20120, C4<0>, C4<0>;
L_0xf20550 .delay (20,20,20) L_0xf20550/d;
L_0xf206f0/d .functor NOT 1, L_0xf20550, C4<0>, C4<0>, C4<0>;
L_0xf206f0 .delay (10,10,10) L_0xf206f0/d;
v0xe841f0_0 .net "and_in0ncom", 0 0, L_0xf20460; 1 drivers
v0xe842b0_0 .net "and_in1com", 0 0, L_0xf20120; 1 drivers
v0xe84350_0 .alias "in0", 0 0, v0xe85cc0_0;
v0xe843f0_0 .alias "in1", 0 0, v0xe85da0_0;
v0xe84470_0 .net "nand_in0ncom", 0 0, L_0xf20310; 1 drivers
v0xe84510_0 .net "nand_in1com", 0 0, L_0xf1ffd0; 1 drivers
v0xe845b0_0 .net "ncom", 0 0, L_0xf20250; 1 drivers
v0xe84650_0 .net "nor_wire", 0 0, L_0xf20550; 1 drivers
v0xe846f0_0 .alias "result", 0 0, v0xe85e20_0;
v0xe84770_0 .alias "sel0", 0 0, v0xe85b90_0;
S_0xe839d0 .scope module, "mux2" "mux_1bit" 3 40, 3 2, S_0xe838e0;
 .timescale 0 0;
L_0xf20820/d .functor NAND 1, C4<0>, L_0xf21250, C4<1>, C4<1>;
L_0xf20820 .delay (20,20,20) L_0xf20820/d;
L_0xf20980/d .functor NOT 1, L_0xf20820, C4<0>, C4<0>, C4<0>;
L_0xf20980 .delay (10,10,10) L_0xf20980/d;
L_0xf20ab0/d .functor NOT 1, L_0xf21250, C4<0>, C4<0>, C4<0>;
L_0xf20ab0 .delay (10,10,10) L_0xf20ab0/d;
L_0xf20b70/d .functor NAND 1, L_0xf206f0, L_0xf20ab0, C4<1>, C4<1>;
L_0xf20b70 .delay (20,20,20) L_0xf20b70/d;
L_0xf20cc0/d .functor NOT 1, L_0xf20b70, C4<0>, C4<0>, C4<0>;
L_0xf20cc0 .delay (10,10,10) L_0xf20cc0/d;
L_0xf20db0/d .functor NOR 1, L_0xf20cc0, L_0xf20980, C4<0>, C4<0>;
L_0xf20db0 .delay (20,20,20) L_0xf20db0/d;
L_0xf20f50/d .functor NOT 1, L_0xf20db0, C4<0>, C4<0>, C4<0>;
L_0xf20f50 .delay (10,10,10) L_0xf20f50/d;
v0xe83ac0_0 .net "and_in0ncom", 0 0, L_0xf20cc0; 1 drivers
v0xe83b40_0 .net "and_in1com", 0 0, L_0xf20980; 1 drivers
v0xe83be0_0 .alias "in0", 0 0, v0xe85e20_0;
v0xe83c80_0 .alias "in1", 0 0, v0xe859e0_0;
v0xe83d00_0 .net "nand_in0ncom", 0 0, L_0xf20b70; 1 drivers
v0xe83da0_0 .net "nand_in1com", 0 0, L_0xf20820; 1 drivers
v0xe83e80_0 .net "ncom", 0 0, L_0xf20ab0; 1 drivers
v0xe83f20_0 .net "nor_wire", 0 0, L_0xf20db0; 1 drivers
v0xe83fc0_0 .alias "result", 0 0, v0xe899f0_0;
v0xe84060_0 .alias "sel0", 0 0, v0xe85c10_0;
S_0xe7cd40 .scope generate, "ALU4[10]" "ALU4[10]" 2 65, 2 65, S_0xc56b50;
 .timescale 0 0;
P_0xe7b718 .param/l "i" 2 65, +C4<01010>;
S_0xe7ce70 .scope module, "_alu" "ALU_1bit" 2 66, 2 16, S_0xe7cd40;
 .timescale 0 0;
L_0xf217a0/d .functor NOT 1, L_0xf272b0, C4<0>, C4<0>, C4<0>;
L_0xf217a0 .delay (10,10,10) L_0xf217a0/d;
v0xe82bc0_0 .net "carryin", 0 0, L_0xf27350; 1 drivers
v0xe82c60_0 .net "carryout", 0 0, L_0xf23030; 1 drivers
v0xe82ce0_0 .alias "invertB", 0 0, v0xecf510_0;
v0xe82d60_0 .alias "muxIndex", 2 0, v0xecf590_0;
v0xe82de0_0 .net "notB", 0 0, L_0xf217a0; 1 drivers
v0xe82e60_0 .net "operandA", 0 0, L_0xf21630; 1 drivers
v0xe82ee0_0 .net "operandB", 0 0, L_0xf272b0; 1 drivers
v0xe82ff0_0 .alias "othercontrolsignal", 0 0, v0xecf710_0;
v0xe83070_0 .net "result", 0 0, L_0xf26b20; 1 drivers
v0xe83140_0 .net "trueB", 0 0, L_0xf21e70; 1 drivers
v0xe83220_0 .net "wAddSub", 0 0, L_0xf22990; 1 drivers
v0xe83330_0 .net "wNandAnd", 0 0, L_0xf240f0; 1 drivers
v0xe834b0_0 .net "wNorOr", 0 0, L_0xf24b30; 1 drivers
v0xe835c0_0 .net "wXor", 0 0, L_0xf23690; 1 drivers
L_0xf26c50 .part v0xecef00_0, 0, 1;
L_0xf26cf0 .part v0xecef00_0, 1, 1;
L_0xf26e20 .part v0xecef00_0, 2, 1;
S_0xe82440 .scope module, "mux_invertB" "mux_1bit" 2 31, 3 2, S_0xe7ce70;
 .timescale 0 0;
L_0xf218a0/d .functor NAND 1, L_0xf217a0, v0xecee80_0, C4<1>, C4<1>;
L_0xf218a0 .delay (20,20,20) L_0xf218a0/d;
L_0xf21980/d .functor NOT 1, L_0xf218a0, C4<0>, C4<0>, C4<0>;
L_0xf21980 .delay (10,10,10) L_0xf21980/d;
L_0xf21a60/d .functor NOT 1, v0xecee80_0, C4<0>, C4<0>, C4<0>;
L_0xf21a60 .delay (10,10,10) L_0xf21a60/d;
L_0xf21b20/d .functor NAND 1, L_0xf272b0, L_0xf21a60, C4<1>, C4<1>;
L_0xf21b20 .delay (20,20,20) L_0xf21b20/d;
L_0xf21be0/d .functor NOT 1, L_0xf21b20, C4<0>, C4<0>, C4<0>;
L_0xf21be0 .delay (10,10,10) L_0xf21be0/d;
L_0xf21cd0/d .functor NOR 1, L_0xf21be0, L_0xf21980, C4<0>, C4<0>;
L_0xf21cd0 .delay (20,20,20) L_0xf21cd0/d;
L_0xf21e70/d .functor NOT 1, L_0xf21cd0, C4<0>, C4<0>, C4<0>;
L_0xf21e70 .delay (10,10,10) L_0xf21e70/d;
v0xe82530_0 .net "and_in0ncom", 0 0, L_0xf21be0; 1 drivers
v0xe825f0_0 .net "and_in1com", 0 0, L_0xf21980; 1 drivers
v0xe82690_0 .alias "in0", 0 0, v0xe82ee0_0;
v0xe82710_0 .alias "in1", 0 0, v0xe82de0_0;
v0xe82790_0 .net "nand_in0ncom", 0 0, L_0xf21b20; 1 drivers
v0xe82830_0 .net "nand_in1com", 0 0, L_0xf218a0; 1 drivers
v0xe828d0_0 .net "ncom", 0 0, L_0xf21a60; 1 drivers
v0xe82970_0 .net "nor_wire", 0 0, L_0xf21cd0; 1 drivers
v0xe82a10_0 .alias "result", 0 0, v0xe83140_0;
v0xe82ae0_0 .alias "sel0", 0 0, v0xecf510_0;
S_0xe81100 .scope module, "adder" "adder_1bit" 2 34, 4 2, S_0xe7ce70;
 .timescale 0 0;
L_0xf22aa0/d .functor NAND 1, L_0xf21630, L_0xf21e70, C4<1>, C4<1>;
L_0xf22aa0 .delay (20,20,20) L_0xf22aa0/d;
L_0xf22c10/d .functor NOT 1, L_0xf22aa0, C4<0>, C4<0>, C4<0>;
L_0xf22c10 .delay (10,10,10) L_0xf22c10/d;
L_0xf22d20/d .functor NAND 1, L_0xf27350, L_0xf223f0, C4<1>, C4<1>;
L_0xf22d20 .delay (20,20,20) L_0xf22d20/d;
L_0xf22de0/d .functor NOT 1, L_0xf22d20, C4<0>, C4<0>, C4<0>;
L_0xf22de0 .delay (10,10,10) L_0xf22de0/d;
L_0xf22ef0/d .functor NOR 1, L_0xf22de0, L_0xf22c10, C4<0>, C4<0>;
L_0xf22ef0 .delay (20,20,20) L_0xf22ef0/d;
L_0xf23030/d .functor NOT 1, L_0xf22ef0, C4<0>, C4<0>, C4<0>;
L_0xf23030 .delay (10,10,10) L_0xf23030/d;
v0xe81ce0_0 .net "And_AB", 0 0, L_0xf22c10; 1 drivers
v0xe81d80_0 .net "And_XorAB_C", 0 0, L_0xf22de0; 1 drivers
v0xe81e20_0 .net "Nand_AB", 0 0, L_0xf22aa0; 1 drivers
v0xe81ec0_0 .net "Nand_XorAB_C", 0 0, L_0xf22d20; 1 drivers
v0xe81f40_0 .net "Xor_AB", 0 0, L_0xf223f0; 1 drivers
v0xe82010_0 .alias "a", 0 0, v0xe82e60_0;
v0xe82160_0 .alias "b", 0 0, v0xe83140_0;
v0xe821e0_0 .alias "carryin", 0 0, v0xe82bc0_0;
v0xe82260_0 .alias "carryout", 0 0, v0xe82c60_0;
v0xe822e0_0 .net "nco", 0 0, L_0xf22ef0; 1 drivers
v0xe823c0_0 .alias "sum", 0 0, v0xe83220_0;
S_0xe81790 .scope module, "xor_1" "xor_1bit" 4 13, 5 34, S_0xe81100;
 .timescale 0 0;
L_0xf21fe0/d .functor NAND 1, L_0xf21630, L_0xf21e70, C4<1>, C4<1>;
L_0xf21fe0 .delay (20,20,20) L_0xf21fe0/d;
L_0xf220a0/d .functor NOR 1, L_0xf21630, L_0xf21e70, C4<0>, C4<0>;
L_0xf220a0 .delay (20,20,20) L_0xf220a0/d;
L_0xf22180/d .functor NOT 1, L_0xf220a0, C4<0>, C4<0>, C4<0>;
L_0xf22180 .delay (10,10,10) L_0xf22180/d;
L_0xf22290/d .functor NAND 1, L_0xf22180, L_0xf21fe0, C4<1>, C4<1>;
L_0xf22290 .delay (20,20,20) L_0xf22290/d;
L_0xf223f0/d .functor NOT 1, L_0xf22290, C4<0>, C4<0>, C4<0>;
L_0xf223f0 .delay (10,10,10) L_0xf223f0/d;
v0xe81880_0 .alias "a", 0 0, v0xe82e60_0;
v0xe81920_0 .alias "b", 0 0, v0xe83140_0;
v0xe819c0_0 .net "nand_ab", 0 0, L_0xf21fe0; 1 drivers
v0xe81a60_0 .net "nor_ab", 0 0, L_0xf220a0; 1 drivers
v0xe81ae0_0 .net "nxor_ab", 0 0, L_0xf22290; 1 drivers
v0xe81b80_0 .net "or_ab", 0 0, L_0xf22180; 1 drivers
v0xe81c60_0 .alias "result", 0 0, v0xe81f40_0;
S_0xe811f0 .scope module, "xor_2" "xor_1bit" 4 14, 5 34, S_0xe81100;
 .timescale 0 0;
L_0xf22500/d .functor NAND 1, L_0xf223f0, L_0xf27350, C4<1>, C4<1>;
L_0xf22500 .delay (20,20,20) L_0xf22500/d;
L_0xf22650/d .functor NOR 1, L_0xf223f0, L_0xf27350, C4<0>, C4<0>;
L_0xf22650 .delay (20,20,20) L_0xf22650/d;
L_0xf227c0/d .functor NOT 1, L_0xf22650, C4<0>, C4<0>, C4<0>;
L_0xf227c0 .delay (10,10,10) L_0xf227c0/d;
L_0xf22880/d .functor NAND 1, L_0xf227c0, L_0xf22500, C4<1>, C4<1>;
L_0xf22880 .delay (20,20,20) L_0xf22880/d;
L_0xf22990/d .functor NOT 1, L_0xf22880, C4<0>, C4<0>, C4<0>;
L_0xf22990 .delay (10,10,10) L_0xf22990/d;
v0xe812e0_0 .alias "a", 0 0, v0xe81f40_0;
v0xe81380_0 .alias "b", 0 0, v0xe82bc0_0;
v0xe81420_0 .net "nand_ab", 0 0, L_0xf22500; 1 drivers
v0xe814c0_0 .net "nor_ab", 0 0, L_0xf22650; 1 drivers
v0xe81540_0 .net "nxor_ab", 0 0, L_0xf22880; 1 drivers
v0xe815e0_0 .net "or_ab", 0 0, L_0xf227c0; 1 drivers
v0xe816c0_0 .alias "result", 0 0, v0xe83220_0;
S_0xe80bb0 .scope module, "xor_gate" "xor_1bit" 2 35, 5 34, S_0xe7ce70;
 .timescale 0 0;
L_0xf231f0/d .functor NAND 1, L_0xf21630, L_0xf272b0, C4<1>, C4<1>;
L_0xf231f0 .delay (20,20,20) L_0xf231f0/d;
L_0xf232b0/d .functor NOR 1, L_0xf21630, L_0xf272b0, C4<0>, C4<0>;
L_0xf232b0 .delay (20,20,20) L_0xf232b0/d;
L_0xf23440/d .functor NOT 1, L_0xf232b0, C4<0>, C4<0>, C4<0>;
L_0xf23440 .delay (10,10,10) L_0xf23440/d;
L_0xf23530/d .functor NAND 1, L_0xf23440, L_0xf231f0, C4<1>, C4<1>;
L_0xf23530 .delay (20,20,20) L_0xf23530/d;
L_0xf23690/d .functor NOT 1, L_0xf23530, C4<0>, C4<0>, C4<0>;
L_0xf23690 .delay (10,10,10) L_0xf23690/d;
v0xe80ca0_0 .alias "a", 0 0, v0xe82e60_0;
v0xe80d20_0 .alias "b", 0 0, v0xe82ee0_0;
v0xe80df0_0 .net "nand_ab", 0 0, L_0xf231f0; 1 drivers
v0xe80e70_0 .net "nor_ab", 0 0, L_0xf232b0; 1 drivers
v0xe80ef0_0 .net "nxor_ab", 0 0, L_0xf23530; 1 drivers
v0xe80f70_0 .net "or_ab", 0 0, L_0xf23440; 1 drivers
v0xe81030_0 .alias "result", 0 0, v0xe835c0_0;
S_0xe7ffc0 .scope module, "nand_and_gate" "nand_and_1bit" 2 36, 5 18, S_0xe7ce70;
 .timescale 0 0;
L_0xf237e0/d .functor NAND 1, L_0xf21630, L_0xf272b0, C4<1>, C4<1>;
L_0xf237e0 .delay (20,20,20) L_0xf237e0/d;
L_0xf23910/d .functor NOT 1, L_0xf237e0, C4<0>, C4<0>, C4<0>;
L_0xf23910 .delay (10,10,10) L_0xf23910/d;
v0xe80830_0 .alias "a", 0 0, v0xe82e60_0;
v0xe808d0_0 .net "and_ab", 0 0, L_0xf23910; 1 drivers
v0xe80950_0 .alias "b", 0 0, v0xe82ee0_0;
v0xe809d0_0 .net "nand_ab", 0 0, L_0xf237e0; 1 drivers
v0xe80ab0_0 .alias "othercontrolsignal", 0 0, v0xecf710_0;
v0xe80b30_0 .alias "result", 0 0, v0xe83330_0;
S_0xe800b0 .scope module, "mux_1" "mux_1bit" 5 30, 3 2, S_0xe7ffc0;
 .timescale 0 0;
L_0xf23a60/d .functor NAND 1, L_0xf23910, v0xe68730_0, C4<1>, C4<1>;
L_0xf23a60 .delay (20,20,20) L_0xf23a60/d;
L_0xf23b20/d .functor NOT 1, L_0xf23a60, C4<0>, C4<0>, C4<0>;
L_0xf23b20 .delay (10,10,10) L_0xf23b20/d;
L_0xf23c50/d .functor NOT 1, v0xe68730_0, C4<0>, C4<0>, C4<0>;
L_0xf23c50 .delay (10,10,10) L_0xf23c50/d;
L_0xf23d10/d .functor NAND 1, L_0xf237e0, L_0xf23c50, C4<1>, C4<1>;
L_0xf23d10 .delay (20,20,20) L_0xf23d10/d;
L_0xf23e60/d .functor NOT 1, L_0xf23d10, C4<0>, C4<0>, C4<0>;
L_0xf23e60 .delay (10,10,10) L_0xf23e60/d;
L_0xf23f50/d .functor NOR 1, L_0xf23e60, L_0xf23b20, C4<0>, C4<0>;
L_0xf23f50 .delay (20,20,20) L_0xf23f50/d;
L_0xf240f0/d .functor NOT 1, L_0xf23f50, C4<0>, C4<0>, C4<0>;
L_0xf240f0 .delay (10,10,10) L_0xf240f0/d;
v0xe801a0_0 .net "and_in0ncom", 0 0, L_0xf23e60; 1 drivers
v0xe80220_0 .net "and_in1com", 0 0, L_0xf23b20; 1 drivers
v0xe802a0_0 .alias "in0", 0 0, v0xe809d0_0;
v0xe80340_0 .alias "in1", 0 0, v0xe808d0_0;
v0xe803c0_0 .net "nand_in0ncom", 0 0, L_0xf23d10; 1 drivers
v0xe80460_0 .net "nand_in1com", 0 0, L_0xf23a60; 1 drivers
v0xe80540_0 .net "ncom", 0 0, L_0xf23c50; 1 drivers
v0xe805e0_0 .net "nor_wire", 0 0, L_0xf23f50; 1 drivers
v0xe80680_0 .alias "result", 0 0, v0xe83330_0;
v0xe80750_0 .alias "sel0", 0 0, v0xecf710_0;
S_0xe7f520 .scope module, "nor_or_gate" "nor_or_1bit" 2 37, 5 2, S_0xe7ce70;
 .timescale 0 0;
L_0xf24220/d .functor NOR 1, L_0xf21630, L_0xf272b0, C4<0>, C4<0>;
L_0xf24220 .delay (20,20,20) L_0xf24220/d;
L_0xf24350/d .functor NOT 1, L_0xf24220, C4<0>, C4<0>, C4<0>;
L_0xf24350 .delay (10,10,10) L_0xf24350/d;
v0xe7fca0_0 .alias "a", 0 0, v0xe82e60_0;
v0xe7fd20_0 .alias "b", 0 0, v0xe82ee0_0;
v0xe7fdc0_0 .net "nor_ab", 0 0, L_0xf24220; 1 drivers
v0xe7fe40_0 .net "or_ab", 0 0, L_0xf24350; 1 drivers
v0xe7fec0_0 .alias "othercontrolsignal", 0 0, v0xecf710_0;
v0xe7ff40_0 .alias "result", 0 0, v0xe834b0_0;
S_0xe7f610 .scope module, "mux_1" "mux_1bit" 5 14, 3 2, S_0xe7f520;
 .timescale 0 0;
L_0xf244a0/d .functor NAND 1, L_0xf24350, v0xe68730_0, C4<1>, C4<1>;
L_0xf244a0 .delay (20,20,20) L_0xf244a0/d;
L_0xf24560/d .functor NOT 1, L_0xf244a0, C4<0>, C4<0>, C4<0>;
L_0xf24560 .delay (10,10,10) L_0xf24560/d;
L_0xf24690/d .functor NOT 1, v0xe68730_0, C4<0>, C4<0>, C4<0>;
L_0xf24690 .delay (10,10,10) L_0xf24690/d;
L_0xf24750/d .functor NAND 1, L_0xf24220, L_0xf24690, C4<1>, C4<1>;
L_0xf24750 .delay (20,20,20) L_0xf24750/d;
L_0xf248a0/d .functor NOT 1, L_0xf24750, C4<0>, C4<0>, C4<0>;
L_0xf248a0 .delay (10,10,10) L_0xf248a0/d;
L_0xf24990/d .functor NOR 1, L_0xf248a0, L_0xf24560, C4<0>, C4<0>;
L_0xf24990 .delay (20,20,20) L_0xf24990/d;
L_0xf24b30/d .functor NOT 1, L_0xf24990, C4<0>, C4<0>, C4<0>;
L_0xf24b30 .delay (10,10,10) L_0xf24b30/d;
v0xe7f700_0 .net "and_in0ncom", 0 0, L_0xf248a0; 1 drivers
v0xe7f780_0 .net "and_in1com", 0 0, L_0xf24560; 1 drivers
v0xe7f800_0 .alias "in0", 0 0, v0xe7fdc0_0;
v0xe7f880_0 .alias "in1", 0 0, v0xe7fe40_0;
v0xe7f900_0 .net "nand_in0ncom", 0 0, L_0xf24750; 1 drivers
v0xe7f980_0 .net "nand_in1com", 0 0, L_0xf244a0; 1 drivers
v0xe7fa00_0 .net "ncom", 0 0, L_0xf24690; 1 drivers
v0xe7fa80_0 .net "nor_wire", 0 0, L_0xf24990; 1 drivers
v0xe7fb50_0 .alias "result", 0 0, v0xe834b0_0;
v0xe7fc20_0 .alias "sel0", 0 0, v0xecf710_0;
S_0xe7cf60 .scope module, "mainMux" "mux_alu" 2 39, 3 22, S_0xe7ce70;
 .timescale 0 0;
v0xe7ed70_0 .alias "in0", 0 0, v0xe83220_0;
v0xe7ee20_0 .alias "in1", 0 0, v0xe835c0_0;
v0xe7eed0_0 .alias "in2", 0 0, v0xe83330_0;
v0xe7ef80_0 .alias "in3", 0 0, v0xe834b0_0;
v0xe7f060_0 .net "in4", 0 0, C4<0>; 1 drivers
v0xe7f110_0 .alias "result", 0 0, v0xe83070_0;
v0xe7f190_0 .net "sel0", 0 0, L_0xf26c50; 1 drivers
v0xe7f210_0 .net "sel1", 0 0, L_0xf26cf0; 1 drivers
v0xe7f290_0 .net "sel2", 0 0, L_0xf26e20; 1 drivers
v0xe7f340_0 .net "w0", 0 0, L_0xf252f0; 1 drivers
v0xe7f420_0 .net "w1", 0 0, L_0xf25a70; 1 drivers
v0xe7f4a0_0 .net "w2", 0 0, L_0xf262c0; 1 drivers
S_0xe7e620 .scope module, "mux00" "mux_1bit" 3 37, 3 2, S_0xe7cf60;
 .timescale 0 0;
L_0xf24c60/d .functor NAND 1, L_0xf23690, L_0xf26c50, C4<1>, C4<1>;
L_0xf24c60 .delay (20,20,20) L_0xf24c60/d;
L_0xf24d20/d .functor NOT 1, L_0xf24c60, C4<0>, C4<0>, C4<0>;
L_0xf24d20 .delay (10,10,10) L_0xf24d20/d;
L_0xf24e50/d .functor NOT 1, L_0xf26c50, C4<0>, C4<0>, C4<0>;
L_0xf24e50 .delay (10,10,10) L_0xf24e50/d;
L_0xf24fa0/d .functor NAND 1, L_0xf22990, L_0xf24e50, C4<1>, C4<1>;
L_0xf24fa0 .delay (20,20,20) L_0xf24fa0/d;
L_0xf25060/d .functor NOT 1, L_0xf24fa0, C4<0>, C4<0>, C4<0>;
L_0xf25060 .delay (10,10,10) L_0xf25060/d;
L_0xf25150/d .functor NOR 1, L_0xf25060, L_0xf24d20, C4<0>, C4<0>;
L_0xf25150 .delay (20,20,20) L_0xf25150/d;
L_0xf252f0/d .functor NOT 1, L_0xf25150, C4<0>, C4<0>, C4<0>;
L_0xf252f0 .delay (10,10,10) L_0xf252f0/d;
v0xe7e710_0 .net "and_in0ncom", 0 0, L_0xf25060; 1 drivers
v0xe7e7d0_0 .net "and_in1com", 0 0, L_0xf24d20; 1 drivers
v0xe7e870_0 .alias "in0", 0 0, v0xe83220_0;
v0xe7e910_0 .alias "in1", 0 0, v0xe835c0_0;
v0xe7e990_0 .net "nand_in0ncom", 0 0, L_0xf24fa0; 1 drivers
v0xe7ea30_0 .net "nand_in1com", 0 0, L_0xf24c60; 1 drivers
v0xe7ead0_0 .net "ncom", 0 0, L_0xf24e50; 1 drivers
v0xe7eb70_0 .net "nor_wire", 0 0, L_0xf25150; 1 drivers
v0xe7ec10_0 .alias "result", 0 0, v0xe7f340_0;
v0xe7ec90_0 .alias "sel0", 0 0, v0xe7f190_0;
S_0xe7ded0 .scope module, "mux01" "mux_1bit" 3 38, 3 2, S_0xe7cf60;
 .timescale 0 0;
L_0xf25420/d .functor NAND 1, L_0xf24b30, L_0xf26c50, C4<1>, C4<1>;
L_0xf25420 .delay (20,20,20) L_0xf25420/d;
L_0xf254e0/d .functor NOT 1, L_0xf25420, C4<0>, C4<0>, C4<0>;
L_0xf254e0 .delay (10,10,10) L_0xf254e0/d;
L_0xf25610/d .functor NOT 1, L_0xf26c50, C4<0>, C4<0>, C4<0>;
L_0xf25610 .delay (10,10,10) L_0xf25610/d;
L_0xf256d0/d .functor NAND 1, L_0xf240f0, L_0xf25610, C4<1>, C4<1>;
L_0xf256d0 .delay (20,20,20) L_0xf256d0/d;
L_0xf257e0/d .functor NOT 1, L_0xf256d0, C4<0>, C4<0>, C4<0>;
L_0xf257e0 .delay (10,10,10) L_0xf257e0/d;
L_0xf258d0/d .functor NOR 1, L_0xf257e0, L_0xf254e0, C4<0>, C4<0>;
L_0xf258d0 .delay (20,20,20) L_0xf258d0/d;
L_0xf25a70/d .functor NOT 1, L_0xf258d0, C4<0>, C4<0>, C4<0>;
L_0xf25a70 .delay (10,10,10) L_0xf25a70/d;
v0xe7dfc0_0 .net "and_in0ncom", 0 0, L_0xf257e0; 1 drivers
v0xe7e080_0 .net "and_in1com", 0 0, L_0xf254e0; 1 drivers
v0xe7e120_0 .alias "in0", 0 0, v0xe83330_0;
v0xe7e1c0_0 .alias "in1", 0 0, v0xe834b0_0;
v0xe7e240_0 .net "nand_in0ncom", 0 0, L_0xf256d0; 1 drivers
v0xe7e2e0_0 .net "nand_in1com", 0 0, L_0xf25420; 1 drivers
v0xe7e380_0 .net "ncom", 0 0, L_0xf25610; 1 drivers
v0xe7e420_0 .net "nor_wire", 0 0, L_0xf258d0; 1 drivers
v0xe7e4c0_0 .alias "result", 0 0, v0xe7f420_0;
v0xe7e540_0 .alias "sel0", 0 0, v0xe7f190_0;
S_0xe7d780 .scope module, "mux1" "mux_1bit" 3 39, 3 2, S_0xe7cf60;
 .timescale 0 0;
L_0xf25ba0/d .functor NAND 1, L_0xf25a70, L_0xf26cf0, C4<1>, C4<1>;
L_0xf25ba0 .delay (20,20,20) L_0xf25ba0/d;
L_0xf25cf0/d .functor NOT 1, L_0xf25ba0, C4<0>, C4<0>, C4<0>;
L_0xf25cf0 .delay (10,10,10) L_0xf25cf0/d;
L_0xf25e20/d .functor NOT 1, L_0xf26cf0, C4<0>, C4<0>, C4<0>;
L_0xf25e20 .delay (10,10,10) L_0xf25e20/d;
L_0xf25ee0/d .functor NAND 1, L_0xf252f0, L_0xf25e20, C4<1>, C4<1>;
L_0xf25ee0 .delay (20,20,20) L_0xf25ee0/d;
L_0xf26030/d .functor NOT 1, L_0xf25ee0, C4<0>, C4<0>, C4<0>;
L_0xf26030 .delay (10,10,10) L_0xf26030/d;
L_0xf26120/d .functor NOR 1, L_0xf26030, L_0xf25cf0, C4<0>, C4<0>;
L_0xf26120 .delay (20,20,20) L_0xf26120/d;
L_0xf262c0/d .functor NOT 1, L_0xf26120, C4<0>, C4<0>, C4<0>;
L_0xf262c0 .delay (10,10,10) L_0xf262c0/d;
v0xe7d870_0 .net "and_in0ncom", 0 0, L_0xf26030; 1 drivers
v0xe7d930_0 .net "and_in1com", 0 0, L_0xf25cf0; 1 drivers
v0xe7d9d0_0 .alias "in0", 0 0, v0xe7f340_0;
v0xe7da70_0 .alias "in1", 0 0, v0xe7f420_0;
v0xe7daf0_0 .net "nand_in0ncom", 0 0, L_0xf25ee0; 1 drivers
v0xe7db90_0 .net "nand_in1com", 0 0, L_0xf25ba0; 1 drivers
v0xe7dc30_0 .net "ncom", 0 0, L_0xf25e20; 1 drivers
v0xe7dcd0_0 .net "nor_wire", 0 0, L_0xf26120; 1 drivers
v0xe7dd70_0 .alias "result", 0 0, v0xe7f4a0_0;
v0xe7ddf0_0 .alias "sel0", 0 0, v0xe7f210_0;
S_0xe7d050 .scope module, "mux2" "mux_1bit" 3 40, 3 2, S_0xe7cf60;
 .timescale 0 0;
L_0xf263f0/d .functor NAND 1, C4<0>, L_0xf26e20, C4<1>, C4<1>;
L_0xf263f0 .delay (20,20,20) L_0xf263f0/d;
L_0xf26550/d .functor NOT 1, L_0xf263f0, C4<0>, C4<0>, C4<0>;
L_0xf26550 .delay (10,10,10) L_0xf26550/d;
L_0xf26680/d .functor NOT 1, L_0xf26e20, C4<0>, C4<0>, C4<0>;
L_0xf26680 .delay (10,10,10) L_0xf26680/d;
L_0xf26740/d .functor NAND 1, L_0xf262c0, L_0xf26680, C4<1>, C4<1>;
L_0xf26740 .delay (20,20,20) L_0xf26740/d;
L_0xf26890/d .functor NOT 1, L_0xf26740, C4<0>, C4<0>, C4<0>;
L_0xf26890 .delay (10,10,10) L_0xf26890/d;
L_0xf26980/d .functor NOR 1, L_0xf26890, L_0xf26550, C4<0>, C4<0>;
L_0xf26980 .delay (20,20,20) L_0xf26980/d;
L_0xf26b20/d .functor NOT 1, L_0xf26980, C4<0>, C4<0>, C4<0>;
L_0xf26b20 .delay (10,10,10) L_0xf26b20/d;
v0xe7d140_0 .net "and_in0ncom", 0 0, L_0xf26890; 1 drivers
v0xe7d1c0_0 .net "and_in1com", 0 0, L_0xf26550; 1 drivers
v0xe7d260_0 .alias "in0", 0 0, v0xe7f4a0_0;
v0xe7d300_0 .alias "in1", 0 0, v0xe7f060_0;
v0xe7d380_0 .net "nand_in0ncom", 0 0, L_0xf26740; 1 drivers
v0xe7d420_0 .net "nand_in1com", 0 0, L_0xf263f0; 1 drivers
v0xe7d500_0 .net "ncom", 0 0, L_0xf26680; 1 drivers
v0xe7d5a0_0 .net "nor_wire", 0 0, L_0xf26980; 1 drivers
v0xe7d640_0 .alias "result", 0 0, v0xe83070_0;
v0xe7d6e0_0 .alias "sel0", 0 0, v0xe7f290_0;
S_0xe763c0 .scope generate, "ALU4[11]" "ALU4[11]" 2 65, 2 65, S_0xc56b50;
 .timescale 0 0;
P_0xe74d98 .param/l "i" 2 65, +C4<01011>;
S_0xe764f0 .scope module, "_alu" "ALU_1bit" 2 66, 2 16, S_0xe763c0;
 .timescale 0 0;
L_0xf27120/d .functor NOT 1, L_0xf27490, C4<0>, C4<0>, C4<0>;
L_0xf27120 .delay (10,10,10) L_0xf27120/d;
v0xe7c240_0 .net "carryin", 0 0, L_0xf2d360; 1 drivers
v0xe7c2e0_0 .net "carryout", 0 0, L_0xf28c30; 1 drivers
v0xe7c360_0 .alias "invertB", 0 0, v0xecf510_0;
v0xe7c3e0_0 .alias "muxIndex", 2 0, v0xecf590_0;
v0xe7c460_0 .net "notB", 0 0, L_0xf27120; 1 drivers
v0xe7c4e0_0 .net "operandA", 0 0, L_0xf273f0; 1 drivers
v0xe7c560_0 .net "operandB", 0 0, L_0xf27490; 1 drivers
v0xe7c670_0 .alias "othercontrolsignal", 0 0, v0xecf710_0;
v0xe7c6f0_0 .net "result", 0 0, L_0xf2c720; 1 drivers
v0xe7c7c0_0 .net "trueB", 0 0, L_0xf27a70; 1 drivers
v0xe7c8a0_0 .net "wAddSub", 0 0, L_0xf28590; 1 drivers
v0xe7c9b0_0 .net "wNandAnd", 0 0, L_0xf29cf0; 1 drivers
v0xe7cb30_0 .net "wNorOr", 0 0, L_0xf2a730; 1 drivers
v0xe7cc40_0 .net "wXor", 0 0, L_0xf29290; 1 drivers
L_0xf2c850 .part v0xecef00_0, 0, 1;
L_0xecef80 .part v0xecef00_0, 1, 1;
L_0xecf0b0 .part v0xecef00_0, 2, 1;
S_0xe7bac0 .scope module, "mux_invertB" "mux_1bit" 2 31, 3 2, S_0xe764f0;
 .timescale 0 0;
L_0xf27220/d .functor NAND 1, L_0xf27120, v0xecee80_0, C4<1>, C4<1>;
L_0xf27220 .delay (20,20,20) L_0xf27220/d;
L_0xf275d0/d .functor NOT 1, L_0xf27220, C4<0>, C4<0>, C4<0>;
L_0xf275d0 .delay (10,10,10) L_0xf275d0/d;
L_0xf276b0/d .functor NOT 1, v0xecee80_0, C4<0>, C4<0>, C4<0>;
L_0xf276b0 .delay (10,10,10) L_0xf276b0/d;
L_0xf27770/d .functor NAND 1, L_0xf27490, L_0xf276b0, C4<1>, C4<1>;
L_0xf27770 .delay (20,20,20) L_0xf27770/d;
L_0xf27830/d .functor NOT 1, L_0xf27770, C4<0>, C4<0>, C4<0>;
L_0xf27830 .delay (10,10,10) L_0xf27830/d;
L_0xf278d0/d .functor NOR 1, L_0xf27830, L_0xf275d0, C4<0>, C4<0>;
L_0xf278d0 .delay (20,20,20) L_0xf278d0/d;
L_0xf27a70/d .functor NOT 1, L_0xf278d0, C4<0>, C4<0>, C4<0>;
L_0xf27a70 .delay (10,10,10) L_0xf27a70/d;
v0xe7bbb0_0 .net "and_in0ncom", 0 0, L_0xf27830; 1 drivers
v0xe7bc70_0 .net "and_in1com", 0 0, L_0xf275d0; 1 drivers
v0xe7bd10_0 .alias "in0", 0 0, v0xe7c560_0;
v0xe7bd90_0 .alias "in1", 0 0, v0xe7c460_0;
v0xe7be10_0 .net "nand_in0ncom", 0 0, L_0xf27770; 1 drivers
v0xe7beb0_0 .net "nand_in1com", 0 0, L_0xf27220; 1 drivers
v0xe7bf50_0 .net "ncom", 0 0, L_0xf276b0; 1 drivers
v0xe7bff0_0 .net "nor_wire", 0 0, L_0xf278d0; 1 drivers
v0xe7c090_0 .alias "result", 0 0, v0xe7c7c0_0;
v0xe7c160_0 .alias "sel0", 0 0, v0xecf510_0;
S_0xe7a780 .scope module, "adder" "adder_1bit" 2 34, 4 2, S_0xe764f0;
 .timescale 0 0;
L_0xf286a0/d .functor NAND 1, L_0xf273f0, L_0xf27a70, C4<1>, C4<1>;
L_0xf286a0 .delay (20,20,20) L_0xf286a0/d;
L_0xf28810/d .functor NOT 1, L_0xf286a0, C4<0>, C4<0>, C4<0>;
L_0xf28810 .delay (10,10,10) L_0xf28810/d;
L_0xf28920/d .functor NAND 1, L_0xf2d360, L_0xf27ff0, C4<1>, C4<1>;
L_0xf28920 .delay (20,20,20) L_0xf28920/d;
L_0xf289e0/d .functor NOT 1, L_0xf28920, C4<0>, C4<0>, C4<0>;
L_0xf289e0 .delay (10,10,10) L_0xf289e0/d;
L_0xf28af0/d .functor NOR 1, L_0xf289e0, L_0xf28810, C4<0>, C4<0>;
L_0xf28af0 .delay (20,20,20) L_0xf28af0/d;
L_0xf28c30/d .functor NOT 1, L_0xf28af0, C4<0>, C4<0>, C4<0>;
L_0xf28c30 .delay (10,10,10) L_0xf28c30/d;
v0xe7b360_0 .net "And_AB", 0 0, L_0xf28810; 1 drivers
v0xe7b400_0 .net "And_XorAB_C", 0 0, L_0xf289e0; 1 drivers
v0xe7b4a0_0 .net "Nand_AB", 0 0, L_0xf286a0; 1 drivers
v0xe7b540_0 .net "Nand_XorAB_C", 0 0, L_0xf28920; 1 drivers
v0xe7b5c0_0 .net "Xor_AB", 0 0, L_0xf27ff0; 1 drivers
v0xe7b690_0 .alias "a", 0 0, v0xe7c4e0_0;
v0xe7b7e0_0 .alias "b", 0 0, v0xe7c7c0_0;
v0xe7b860_0 .alias "carryin", 0 0, v0xe7c240_0;
v0xe7b8e0_0 .alias "carryout", 0 0, v0xe7c2e0_0;
v0xe7b960_0 .net "nco", 0 0, L_0xf28af0; 1 drivers
v0xe7ba40_0 .alias "sum", 0 0, v0xe7c8a0_0;
S_0xe7ae10 .scope module, "xor_1" "xor_1bit" 4 13, 5 34, S_0xe7a780;
 .timescale 0 0;
L_0xf27be0/d .functor NAND 1, L_0xf273f0, L_0xf27a70, C4<1>, C4<1>;
L_0xf27be0 .delay (20,20,20) L_0xf27be0/d;
L_0xf27ca0/d .functor NOR 1, L_0xf273f0, L_0xf27a70, C4<0>, C4<0>;
L_0xf27ca0 .delay (20,20,20) L_0xf27ca0/d;
L_0xf27d80/d .functor NOT 1, L_0xf27ca0, C4<0>, C4<0>, C4<0>;
L_0xf27d80 .delay (10,10,10) L_0xf27d80/d;
L_0xf27e90/d .functor NAND 1, L_0xf27d80, L_0xf27be0, C4<1>, C4<1>;
L_0xf27e90 .delay (20,20,20) L_0xf27e90/d;
L_0xf27ff0/d .functor NOT 1, L_0xf27e90, C4<0>, C4<0>, C4<0>;
L_0xf27ff0 .delay (10,10,10) L_0xf27ff0/d;
v0xe7af00_0 .alias "a", 0 0, v0xe7c4e0_0;
v0xe7afa0_0 .alias "b", 0 0, v0xe7c7c0_0;
v0xe7b040_0 .net "nand_ab", 0 0, L_0xf27be0; 1 drivers
v0xe7b0e0_0 .net "nor_ab", 0 0, L_0xf27ca0; 1 drivers
v0xe7b160_0 .net "nxor_ab", 0 0, L_0xf27e90; 1 drivers
v0xe7b200_0 .net "or_ab", 0 0, L_0xf27d80; 1 drivers
v0xe7b2e0_0 .alias "result", 0 0, v0xe7b5c0_0;
S_0xe7a870 .scope module, "xor_2" "xor_1bit" 4 14, 5 34, S_0xe7a780;
 .timescale 0 0;
L_0xf28100/d .functor NAND 1, L_0xf27ff0, L_0xf2d360, C4<1>, C4<1>;
L_0xf28100 .delay (20,20,20) L_0xf28100/d;
L_0xf28250/d .functor NOR 1, L_0xf27ff0, L_0xf2d360, C4<0>, C4<0>;
L_0xf28250 .delay (20,20,20) L_0xf28250/d;
L_0xf283c0/d .functor NOT 1, L_0xf28250, C4<0>, C4<0>, C4<0>;
L_0xf283c0 .delay (10,10,10) L_0xf283c0/d;
L_0xf28480/d .functor NAND 1, L_0xf283c0, L_0xf28100, C4<1>, C4<1>;
L_0xf28480 .delay (20,20,20) L_0xf28480/d;
L_0xf28590/d .functor NOT 1, L_0xf28480, C4<0>, C4<0>, C4<0>;
L_0xf28590 .delay (10,10,10) L_0xf28590/d;
v0xe7a960_0 .alias "a", 0 0, v0xe7b5c0_0;
v0xe7aa00_0 .alias "b", 0 0, v0xe7c240_0;
v0xe7aaa0_0 .net "nand_ab", 0 0, L_0xf28100; 1 drivers
v0xe7ab40_0 .net "nor_ab", 0 0, L_0xf28250; 1 drivers
v0xe7abc0_0 .net "nxor_ab", 0 0, L_0xf28480; 1 drivers
v0xe7ac60_0 .net "or_ab", 0 0, L_0xf283c0; 1 drivers
v0xe7ad40_0 .alias "result", 0 0, v0xe7c8a0_0;
S_0xe7a230 .scope module, "xor_gate" "xor_1bit" 2 35, 5 34, S_0xe764f0;
 .timescale 0 0;
L_0xf28df0/d .functor NAND 1, L_0xf273f0, L_0xf27490, C4<1>, C4<1>;
L_0xf28df0 .delay (20,20,20) L_0xf28df0/d;
L_0xf28eb0/d .functor NOR 1, L_0xf273f0, L_0xf27490, C4<0>, C4<0>;
L_0xf28eb0 .delay (20,20,20) L_0xf28eb0/d;
L_0xf29040/d .functor NOT 1, L_0xf28eb0, C4<0>, C4<0>, C4<0>;
L_0xf29040 .delay (10,10,10) L_0xf29040/d;
L_0xf29130/d .functor NAND 1, L_0xf29040, L_0xf28df0, C4<1>, C4<1>;
L_0xf29130 .delay (20,20,20) L_0xf29130/d;
L_0xf29290/d .functor NOT 1, L_0xf29130, C4<0>, C4<0>, C4<0>;
L_0xf29290 .delay (10,10,10) L_0xf29290/d;
v0xe7a320_0 .alias "a", 0 0, v0xe7c4e0_0;
v0xe7a3a0_0 .alias "b", 0 0, v0xe7c560_0;
v0xe7a470_0 .net "nand_ab", 0 0, L_0xf28df0; 1 drivers
v0xe7a4f0_0 .net "nor_ab", 0 0, L_0xf28eb0; 1 drivers
v0xe7a570_0 .net "nxor_ab", 0 0, L_0xf29130; 1 drivers
v0xe7a5f0_0 .net "or_ab", 0 0, L_0xf29040; 1 drivers
v0xe7a6b0_0 .alias "result", 0 0, v0xe7cc40_0;
S_0xe79640 .scope module, "nand_and_gate" "nand_and_1bit" 2 36, 5 18, S_0xe764f0;
 .timescale 0 0;
L_0xf293e0/d .functor NAND 1, L_0xf273f0, L_0xf27490, C4<1>, C4<1>;
L_0xf293e0 .delay (20,20,20) L_0xf293e0/d;
L_0xf29510/d .functor NOT 1, L_0xf293e0, C4<0>, C4<0>, C4<0>;
L_0xf29510 .delay (10,10,10) L_0xf29510/d;
v0xe79eb0_0 .alias "a", 0 0, v0xe7c4e0_0;
v0xe79f50_0 .net "and_ab", 0 0, L_0xf29510; 1 drivers
v0xe79fd0_0 .alias "b", 0 0, v0xe7c560_0;
v0xe7a050_0 .net "nand_ab", 0 0, L_0xf293e0; 1 drivers
v0xe7a130_0 .alias "othercontrolsignal", 0 0, v0xecf710_0;
v0xe7a1b0_0 .alias "result", 0 0, v0xe7c9b0_0;
S_0xe79730 .scope module, "mux_1" "mux_1bit" 5 30, 3 2, S_0xe79640;
 .timescale 0 0;
L_0xf29660/d .functor NAND 1, L_0xf29510, v0xe68730_0, C4<1>, C4<1>;
L_0xf29660 .delay (20,20,20) L_0xf29660/d;
L_0xf29720/d .functor NOT 1, L_0xf29660, C4<0>, C4<0>, C4<0>;
L_0xf29720 .delay (10,10,10) L_0xf29720/d;
L_0xf29850/d .functor NOT 1, v0xe68730_0, C4<0>, C4<0>, C4<0>;
L_0xf29850 .delay (10,10,10) L_0xf29850/d;
L_0xf29910/d .functor NAND 1, L_0xf293e0, L_0xf29850, C4<1>, C4<1>;
L_0xf29910 .delay (20,20,20) L_0xf29910/d;
L_0xf29a60/d .functor NOT 1, L_0xf29910, C4<0>, C4<0>, C4<0>;
L_0xf29a60 .delay (10,10,10) L_0xf29a60/d;
L_0xf29b50/d .functor NOR 1, L_0xf29a60, L_0xf29720, C4<0>, C4<0>;
L_0xf29b50 .delay (20,20,20) L_0xf29b50/d;
L_0xf29cf0/d .functor NOT 1, L_0xf29b50, C4<0>, C4<0>, C4<0>;
L_0xf29cf0 .delay (10,10,10) L_0xf29cf0/d;
v0xe79820_0 .net "and_in0ncom", 0 0, L_0xf29a60; 1 drivers
v0xe798a0_0 .net "and_in1com", 0 0, L_0xf29720; 1 drivers
v0xe79920_0 .alias "in0", 0 0, v0xe7a050_0;
v0xe799c0_0 .alias "in1", 0 0, v0xe79f50_0;
v0xe79a40_0 .net "nand_in0ncom", 0 0, L_0xf29910; 1 drivers
v0xe79ae0_0 .net "nand_in1com", 0 0, L_0xf29660; 1 drivers
v0xe79bc0_0 .net "ncom", 0 0, L_0xf29850; 1 drivers
v0xe79c60_0 .net "nor_wire", 0 0, L_0xf29b50; 1 drivers
v0xe79d00_0 .alias "result", 0 0, v0xe7c9b0_0;
v0xe79dd0_0 .alias "sel0", 0 0, v0xecf710_0;
S_0xe78ba0 .scope module, "nor_or_gate" "nor_or_1bit" 2 37, 5 2, S_0xe764f0;
 .timescale 0 0;
L_0xf29e20/d .functor NOR 1, L_0xf273f0, L_0xf27490, C4<0>, C4<0>;
L_0xf29e20 .delay (20,20,20) L_0xf29e20/d;
L_0xf29f50/d .functor NOT 1, L_0xf29e20, C4<0>, C4<0>, C4<0>;
L_0xf29f50 .delay (10,10,10) L_0xf29f50/d;
v0xe79320_0 .alias "a", 0 0, v0xe7c4e0_0;
v0xe793a0_0 .alias "b", 0 0, v0xe7c560_0;
v0xe79440_0 .net "nor_ab", 0 0, L_0xf29e20; 1 drivers
v0xe794c0_0 .net "or_ab", 0 0, L_0xf29f50; 1 drivers
v0xe79540_0 .alias "othercontrolsignal", 0 0, v0xecf710_0;
v0xe795c0_0 .alias "result", 0 0, v0xe7cb30_0;
S_0xe78c90 .scope module, "mux_1" "mux_1bit" 5 14, 3 2, S_0xe78ba0;
 .timescale 0 0;
L_0xf2a0a0/d .functor NAND 1, L_0xf29f50, v0xe68730_0, C4<1>, C4<1>;
L_0xf2a0a0 .delay (20,20,20) L_0xf2a0a0/d;
L_0xf2a160/d .functor NOT 1, L_0xf2a0a0, C4<0>, C4<0>, C4<0>;
L_0xf2a160 .delay (10,10,10) L_0xf2a160/d;
L_0xf2a290/d .functor NOT 1, v0xe68730_0, C4<0>, C4<0>, C4<0>;
L_0xf2a290 .delay (10,10,10) L_0xf2a290/d;
L_0xf2a350/d .functor NAND 1, L_0xf29e20, L_0xf2a290, C4<1>, C4<1>;
L_0xf2a350 .delay (20,20,20) L_0xf2a350/d;
L_0xf2a4a0/d .functor NOT 1, L_0xf2a350, C4<0>, C4<0>, C4<0>;
L_0xf2a4a0 .delay (10,10,10) L_0xf2a4a0/d;
L_0xf2a590/d .functor NOR 1, L_0xf2a4a0, L_0xf2a160, C4<0>, C4<0>;
L_0xf2a590 .delay (20,20,20) L_0xf2a590/d;
L_0xf2a730/d .functor NOT 1, L_0xf2a590, C4<0>, C4<0>, C4<0>;
L_0xf2a730 .delay (10,10,10) L_0xf2a730/d;
v0xe78d80_0 .net "and_in0ncom", 0 0, L_0xf2a4a0; 1 drivers
v0xe78e00_0 .net "and_in1com", 0 0, L_0xf2a160; 1 drivers
v0xe78e80_0 .alias "in0", 0 0, v0xe79440_0;
v0xe78f00_0 .alias "in1", 0 0, v0xe794c0_0;
v0xe78f80_0 .net "nand_in0ncom", 0 0, L_0xf2a350; 1 drivers
v0xe79000_0 .net "nand_in1com", 0 0, L_0xf2a0a0; 1 drivers
v0xe79080_0 .net "ncom", 0 0, L_0xf2a290; 1 drivers
v0xe79100_0 .net "nor_wire", 0 0, L_0xf2a590; 1 drivers
v0xe791d0_0 .alias "result", 0 0, v0xe7cb30_0;
v0xe792a0_0 .alias "sel0", 0 0, v0xecf710_0;
S_0xe765e0 .scope module, "mainMux" "mux_alu" 2 39, 3 22, S_0xe764f0;
 .timescale 0 0;
v0xe783f0_0 .alias "in0", 0 0, v0xe7c8a0_0;
v0xe784a0_0 .alias "in1", 0 0, v0xe7cc40_0;
v0xe78550_0 .alias "in2", 0 0, v0xe7c9b0_0;
v0xe78600_0 .alias "in3", 0 0, v0xe7cb30_0;
v0xe786e0_0 .net "in4", 0 0, C4<0>; 1 drivers
v0xe78790_0 .alias "result", 0 0, v0xe7c6f0_0;
v0xe78810_0 .net "sel0", 0 0, L_0xf2c850; 1 drivers
v0xe78890_0 .net "sel1", 0 0, L_0xecef80; 1 drivers
v0xe78910_0 .net "sel2", 0 0, L_0xecf0b0; 1 drivers
v0xe789c0_0 .net "w0", 0 0, L_0xf2aef0; 1 drivers
v0xe78aa0_0 .net "w1", 0 0, L_0xf2b670; 1 drivers
v0xe78b20_0 .net "w2", 0 0, L_0xf2bec0; 1 drivers
S_0xe77ca0 .scope module, "mux00" "mux_1bit" 3 37, 3 2, S_0xe765e0;
 .timescale 0 0;
L_0xf2a860/d .functor NAND 1, L_0xf29290, L_0xf2c850, C4<1>, C4<1>;
L_0xf2a860 .delay (20,20,20) L_0xf2a860/d;
L_0xf2a920/d .functor NOT 1, L_0xf2a860, C4<0>, C4<0>, C4<0>;
L_0xf2a920 .delay (10,10,10) L_0xf2a920/d;
L_0xf2aa50/d .functor NOT 1, L_0xf2c850, C4<0>, C4<0>, C4<0>;
L_0xf2aa50 .delay (10,10,10) L_0xf2aa50/d;
L_0xf2aba0/d .functor NAND 1, L_0xf28590, L_0xf2aa50, C4<1>, C4<1>;
L_0xf2aba0 .delay (20,20,20) L_0xf2aba0/d;
L_0xf2ac60/d .functor NOT 1, L_0xf2aba0, C4<0>, C4<0>, C4<0>;
L_0xf2ac60 .delay (10,10,10) L_0xf2ac60/d;
L_0xf2ad50/d .functor NOR 1, L_0xf2ac60, L_0xf2a920, C4<0>, C4<0>;
L_0xf2ad50 .delay (20,20,20) L_0xf2ad50/d;
L_0xf2aef0/d .functor NOT 1, L_0xf2ad50, C4<0>, C4<0>, C4<0>;
L_0xf2aef0 .delay (10,10,10) L_0xf2aef0/d;
v0xe77d90_0 .net "and_in0ncom", 0 0, L_0xf2ac60; 1 drivers
v0xe77e50_0 .net "and_in1com", 0 0, L_0xf2a920; 1 drivers
v0xe77ef0_0 .alias "in0", 0 0, v0xe7c8a0_0;
v0xe77f90_0 .alias "in1", 0 0, v0xe7cc40_0;
v0xe78010_0 .net "nand_in0ncom", 0 0, L_0xf2aba0; 1 drivers
v0xe780b0_0 .net "nand_in1com", 0 0, L_0xf2a860; 1 drivers
v0xe78150_0 .net "ncom", 0 0, L_0xf2aa50; 1 drivers
v0xe781f0_0 .net "nor_wire", 0 0, L_0xf2ad50; 1 drivers
v0xe78290_0 .alias "result", 0 0, v0xe789c0_0;
v0xe78310_0 .alias "sel0", 0 0, v0xe78810_0;
S_0xe77550 .scope module, "mux01" "mux_1bit" 3 38, 3 2, S_0xe765e0;
 .timescale 0 0;
L_0xf2b020/d .functor NAND 1, L_0xf2a730, L_0xf2c850, C4<1>, C4<1>;
L_0xf2b020 .delay (20,20,20) L_0xf2b020/d;
L_0xf2b0e0/d .functor NOT 1, L_0xf2b020, C4<0>, C4<0>, C4<0>;
L_0xf2b0e0 .delay (10,10,10) L_0xf2b0e0/d;
L_0xf2b210/d .functor NOT 1, L_0xf2c850, C4<0>, C4<0>, C4<0>;
L_0xf2b210 .delay (10,10,10) L_0xf2b210/d;
L_0xf2b2d0/d .functor NAND 1, L_0xf29cf0, L_0xf2b210, C4<1>, C4<1>;
L_0xf2b2d0 .delay (20,20,20) L_0xf2b2d0/d;
L_0xf2b3e0/d .functor NOT 1, L_0xf2b2d0, C4<0>, C4<0>, C4<0>;
L_0xf2b3e0 .delay (10,10,10) L_0xf2b3e0/d;
L_0xf2b4d0/d .functor NOR 1, L_0xf2b3e0, L_0xf2b0e0, C4<0>, C4<0>;
L_0xf2b4d0 .delay (20,20,20) L_0xf2b4d0/d;
L_0xf2b670/d .functor NOT 1, L_0xf2b4d0, C4<0>, C4<0>, C4<0>;
L_0xf2b670 .delay (10,10,10) L_0xf2b670/d;
v0xe77640_0 .net "and_in0ncom", 0 0, L_0xf2b3e0; 1 drivers
v0xe77700_0 .net "and_in1com", 0 0, L_0xf2b0e0; 1 drivers
v0xe777a0_0 .alias "in0", 0 0, v0xe7c9b0_0;
v0xe77840_0 .alias "in1", 0 0, v0xe7cb30_0;
v0xe778c0_0 .net "nand_in0ncom", 0 0, L_0xf2b2d0; 1 drivers
v0xe77960_0 .net "nand_in1com", 0 0, L_0xf2b020; 1 drivers
v0xe77a00_0 .net "ncom", 0 0, L_0xf2b210; 1 drivers
v0xe77aa0_0 .net "nor_wire", 0 0, L_0xf2b4d0; 1 drivers
v0xe77b40_0 .alias "result", 0 0, v0xe78aa0_0;
v0xe77bc0_0 .alias "sel0", 0 0, v0xe78810_0;
S_0xe76e00 .scope module, "mux1" "mux_1bit" 3 39, 3 2, S_0xe765e0;
 .timescale 0 0;
L_0xf2b7a0/d .functor NAND 1, L_0xf2b670, L_0xecef80, C4<1>, C4<1>;
L_0xf2b7a0 .delay (20,20,20) L_0xf2b7a0/d;
L_0xf2b8f0/d .functor NOT 1, L_0xf2b7a0, C4<0>, C4<0>, C4<0>;
L_0xf2b8f0 .delay (10,10,10) L_0xf2b8f0/d;
L_0xf2ba20/d .functor NOT 1, L_0xecef80, C4<0>, C4<0>, C4<0>;
L_0xf2ba20 .delay (10,10,10) L_0xf2ba20/d;
L_0xf2bae0/d .functor NAND 1, L_0xf2aef0, L_0xf2ba20, C4<1>, C4<1>;
L_0xf2bae0 .delay (20,20,20) L_0xf2bae0/d;
L_0xf2bc30/d .functor NOT 1, L_0xf2bae0, C4<0>, C4<0>, C4<0>;
L_0xf2bc30 .delay (10,10,10) L_0xf2bc30/d;
L_0xf2bd20/d .functor NOR 1, L_0xf2bc30, L_0xf2b8f0, C4<0>, C4<0>;
L_0xf2bd20 .delay (20,20,20) L_0xf2bd20/d;
L_0xf2bec0/d .functor NOT 1, L_0xf2bd20, C4<0>, C4<0>, C4<0>;
L_0xf2bec0 .delay (10,10,10) L_0xf2bec0/d;
v0xe76ef0_0 .net "and_in0ncom", 0 0, L_0xf2bc30; 1 drivers
v0xe76fb0_0 .net "and_in1com", 0 0, L_0xf2b8f0; 1 drivers
v0xe77050_0 .alias "in0", 0 0, v0xe789c0_0;
v0xe770f0_0 .alias "in1", 0 0, v0xe78aa0_0;
v0xe77170_0 .net "nand_in0ncom", 0 0, L_0xf2bae0; 1 drivers
v0xe77210_0 .net "nand_in1com", 0 0, L_0xf2b7a0; 1 drivers
v0xe772b0_0 .net "ncom", 0 0, L_0xf2ba20; 1 drivers
v0xe77350_0 .net "nor_wire", 0 0, L_0xf2bd20; 1 drivers
v0xe773f0_0 .alias "result", 0 0, v0xe78b20_0;
v0xe77470_0 .alias "sel0", 0 0, v0xe78890_0;
S_0xe766d0 .scope module, "mux2" "mux_1bit" 3 40, 3 2, S_0xe765e0;
 .timescale 0 0;
L_0xf2bff0/d .functor NAND 1, C4<0>, L_0xecf0b0, C4<1>, C4<1>;
L_0xf2bff0 .delay (20,20,20) L_0xf2bff0/d;
L_0xf2c150/d .functor NOT 1, L_0xf2bff0, C4<0>, C4<0>, C4<0>;
L_0xf2c150 .delay (10,10,10) L_0xf2c150/d;
L_0xf2c280/d .functor NOT 1, L_0xecf0b0, C4<0>, C4<0>, C4<0>;
L_0xf2c280 .delay (10,10,10) L_0xf2c280/d;
L_0xf2c340/d .functor NAND 1, L_0xf2bec0, L_0xf2c280, C4<1>, C4<1>;
L_0xf2c340 .delay (20,20,20) L_0xf2c340/d;
L_0xf2c490/d .functor NOT 1, L_0xf2c340, C4<0>, C4<0>, C4<0>;
L_0xf2c490 .delay (10,10,10) L_0xf2c490/d;
L_0xf2c580/d .functor NOR 1, L_0xf2c490, L_0xf2c150, C4<0>, C4<0>;
L_0xf2c580 .delay (20,20,20) L_0xf2c580/d;
L_0xf2c720/d .functor NOT 1, L_0xf2c580, C4<0>, C4<0>, C4<0>;
L_0xf2c720 .delay (10,10,10) L_0xf2c720/d;
v0xe767c0_0 .net "and_in0ncom", 0 0, L_0xf2c490; 1 drivers
v0xe76840_0 .net "and_in1com", 0 0, L_0xf2c150; 1 drivers
v0xe768e0_0 .alias "in0", 0 0, v0xe78b20_0;
v0xe76980_0 .alias "in1", 0 0, v0xe786e0_0;
v0xe76a00_0 .net "nand_in0ncom", 0 0, L_0xf2c340; 1 drivers
v0xe76aa0_0 .net "nand_in1com", 0 0, L_0xf2bff0; 1 drivers
v0xe76b80_0 .net "ncom", 0 0, L_0xf2c280; 1 drivers
v0xe76c20_0 .net "nor_wire", 0 0, L_0xf2c580; 1 drivers
v0xe76cc0_0 .alias "result", 0 0, v0xe7c6f0_0;
v0xe76d60_0 .alias "sel0", 0 0, v0xe78910_0;
S_0xe6fa40 .scope generate, "ALU4[12]" "ALU4[12]" 2 65, 2 65, S_0xc56b50;
 .timescale 0 0;
P_0xe6e418 .param/l "i" 2 65, +C4<01100>;
S_0xe6fb70 .scope module, "_alu" "ALU_1bit" 2 66, 2 16, S_0xe6fa40;
 .timescale 0 0;
L_0xe7a0d0/d .functor NOT 1, L_0xf32950, C4<0>, C4<0>, C4<0>;
L_0xe7a0d0 .delay (10,10,10) L_0xe7a0d0/d;
v0xe758c0_0 .net "carryin", 0 0, L_0xf329f0; 1 drivers
v0xe75960_0 .net "carryout", 0 0, L_0xf2e720; 1 drivers
v0xe759e0_0 .alias "invertB", 0 0, v0xecf510_0;
v0xe75a60_0 .alias "muxIndex", 2 0, v0xecf590_0;
v0xe75ae0_0 .net "notB", 0 0, L_0xe7a0d0; 1 drivers
v0xe75b60_0 .net "operandA", 0 0, L_0xf2d240; 1 drivers
v0xe75be0_0 .net "operandB", 0 0, L_0xf32950; 1 drivers
v0xe75cf0_0 .alias "othercontrolsignal", 0 0, v0xecf710_0;
v0xe75d70_0 .net "result", 0 0, L_0xf321a0; 1 drivers
v0xe75e40_0 .net "trueB", 0 0, L_0xf2d750; 1 drivers
v0xe75f20_0 .net "wAddSub", 0 0, L_0xf2e0d0; 1 drivers
v0xe76030_0 .net "wNandAnd", 0 0, L_0xf2f7e0; 1 drivers
v0xe761b0_0 .net "wNorOr", 0 0, L_0xf30220; 1 drivers
v0xe762c0_0 .net "wXor", 0 0, L_0xf2ed80; 1 drivers
L_0xf32290 .part v0xecef00_0, 0, 1;
L_0xf32330 .part v0xecef00_0, 1, 1;
L_0xf32460 .part v0xecef00_0, 2, 1;
S_0xe75140 .scope module, "mux_invertB" "mux_1bit" 2 31, 3 2, S_0xe6fb70;
 .timescale 0 0;
L_0xe78680/d .functor NAND 1, L_0xe7a0d0, v0xecee80_0, C4<1>, C4<1>;
L_0xe78680 .delay (20,20,20) L_0xe78680/d;
L_0xe873d0/d .functor NOT 1, L_0xe78680, C4<0>, C4<0>, C4<0>;
L_0xe873d0 .delay (10,10,10) L_0xe873d0/d;
L_0xf27530/d .functor NOT 1, v0xecee80_0, C4<0>, C4<0>, C4<0>;
L_0xf27530 .delay (10,10,10) L_0xf27530/d;
L_0xf2d440/d .functor NAND 1, L_0xf32950, L_0xf27530, C4<1>, C4<1>;
L_0xf2d440 .delay (20,20,20) L_0xf2d440/d;
L_0xf2d4e0/d .functor NOT 1, L_0xf2d440, C4<0>, C4<0>, C4<0>;
L_0xf2d4e0 .delay (10,10,10) L_0xf2d4e0/d;
L_0xf2d5d0/d .functor NOR 1, L_0xf2d4e0, L_0xe873d0, C4<0>, C4<0>;
L_0xf2d5d0 .delay (20,20,20) L_0xf2d5d0/d;
L_0xf2d750/d .functor NOT 1, L_0xf2d5d0, C4<0>, C4<0>, C4<0>;
L_0xf2d750 .delay (10,10,10) L_0xf2d750/d;
v0xe75230_0 .net "and_in0ncom", 0 0, L_0xf2d4e0; 1 drivers
v0xe752f0_0 .net "and_in1com", 0 0, L_0xe873d0; 1 drivers
v0xe75390_0 .alias "in0", 0 0, v0xe75be0_0;
v0xe75410_0 .alias "in1", 0 0, v0xe75ae0_0;
v0xe75490_0 .net "nand_in0ncom", 0 0, L_0xf2d440; 1 drivers
v0xe75530_0 .net "nand_in1com", 0 0, L_0xe78680; 1 drivers
v0xe755d0_0 .net "ncom", 0 0, L_0xf27530; 1 drivers
v0xe75670_0 .net "nor_wire", 0 0, L_0xf2d5d0; 1 drivers
v0xe75710_0 .alias "result", 0 0, v0xe75e40_0;
v0xe757e0_0 .alias "sel0", 0 0, v0xecf510_0;
S_0xe73e00 .scope module, "adder" "adder_1bit" 2 34, 4 2, S_0xe6fb70;
 .timescale 0 0;
L_0xf2e1c0/d .functor NAND 1, L_0xf2d240, L_0xf2d750, C4<1>, C4<1>;
L_0xf2e1c0 .delay (20,20,20) L_0xf2e1c0/d;
L_0xf2e330/d .functor NOT 1, L_0xf2e1c0, C4<0>, C4<0>, C4<0>;
L_0xf2e330 .delay (10,10,10) L_0xf2e330/d;
L_0xf2e420/d .functor NAND 1, L_0xf329f0, L_0xf2dbf0, C4<1>, C4<1>;
L_0xf2e420 .delay (20,20,20) L_0xf2e420/d;
L_0xf2e4c0/d .functor NOT 1, L_0xf2e420, C4<0>, C4<0>, C4<0>;
L_0xf2e4c0 .delay (10,10,10) L_0xf2e4c0/d;
L_0xf2e5b0/d .functor NOR 1, L_0xf2e4c0, L_0xf2e330, C4<0>, C4<0>;
L_0xf2e5b0 .delay (20,20,20) L_0xf2e5b0/d;
L_0xf2e720/d .functor NOT 1, L_0xf2e5b0, C4<0>, C4<0>, C4<0>;
L_0xf2e720 .delay (10,10,10) L_0xf2e720/d;
v0xe749e0_0 .net "And_AB", 0 0, L_0xf2e330; 1 drivers
v0xe74a80_0 .net "And_XorAB_C", 0 0, L_0xf2e4c0; 1 drivers
v0xe74b20_0 .net "Nand_AB", 0 0, L_0xf2e1c0; 1 drivers
v0xe74bc0_0 .net "Nand_XorAB_C", 0 0, L_0xf2e420; 1 drivers
v0xe74c40_0 .net "Xor_AB", 0 0, L_0xf2dbf0; 1 drivers
v0xe74d10_0 .alias "a", 0 0, v0xe75b60_0;
v0xe74e60_0 .alias "b", 0 0, v0xe75e40_0;
v0xe74ee0_0 .alias "carryin", 0 0, v0xe758c0_0;
v0xe74f60_0 .alias "carryout", 0 0, v0xe75960_0;
v0xe74fe0_0 .net "nco", 0 0, L_0xf2e5b0; 1 drivers
v0xe750c0_0 .alias "sum", 0 0, v0xe75f20_0;
S_0xe74490 .scope module, "xor_1" "xor_1bit" 4 13, 5 34, S_0xe73e00;
 .timescale 0 0;
L_0xf2d880/d .functor NAND 1, L_0xf2d240, L_0xf2d750, C4<1>, C4<1>;
L_0xf2d880 .delay (20,20,20) L_0xf2d880/d;
L_0xf2d920/d .functor NOR 1, L_0xf2d240, L_0xf2d750, C4<0>, C4<0>;
L_0xf2d920 .delay (20,20,20) L_0xf2d920/d;
L_0xf2d9c0/d .functor NOT 1, L_0xf2d920, C4<0>, C4<0>, C4<0>;
L_0xf2d9c0 .delay (10,10,10) L_0xf2d9c0/d;
L_0xf2dab0/d .functor NAND 1, L_0xf2d9c0, L_0xf2d880, C4<1>, C4<1>;
L_0xf2dab0 .delay (20,20,20) L_0xf2dab0/d;
L_0xf2dbf0/d .functor NOT 1, L_0xf2dab0, C4<0>, C4<0>, C4<0>;
L_0xf2dbf0 .delay (10,10,10) L_0xf2dbf0/d;
v0xe74580_0 .alias "a", 0 0, v0xe75b60_0;
v0xe74620_0 .alias "b", 0 0, v0xe75e40_0;
v0xe746c0_0 .net "nand_ab", 0 0, L_0xf2d880; 1 drivers
v0xe74760_0 .net "nor_ab", 0 0, L_0xf2d920; 1 drivers
v0xe747e0_0 .net "nxor_ab", 0 0, L_0xf2dab0; 1 drivers
v0xe74880_0 .net "or_ab", 0 0, L_0xf2d9c0; 1 drivers
v0xe74960_0 .alias "result", 0 0, v0xe74c40_0;
S_0xe73ef0 .scope module, "xor_2" "xor_1bit" 4 14, 5 34, S_0xe73e00;
 .timescale 0 0;
L_0xf2dce0/d .functor NAND 1, L_0xf2dbf0, L_0xf329f0, C4<1>, C4<1>;
L_0xf2dce0 .delay (20,20,20) L_0xf2dce0/d;
L_0xf2de10/d .functor NOR 1, L_0xf2dbf0, L_0xf329f0, C4<0>, C4<0>;
L_0xf2de10 .delay (20,20,20) L_0xf2de10/d;
L_0xf2df40/d .functor NOT 1, L_0xf2de10, C4<0>, C4<0>, C4<0>;
L_0xf2df40 .delay (10,10,10) L_0xf2df40/d;
L_0xf2dfe0/d .functor NAND 1, L_0xf2df40, L_0xf2dce0, C4<1>, C4<1>;
L_0xf2dfe0 .delay (20,20,20) L_0xf2dfe0/d;
L_0xf2e0d0/d .functor NOT 1, L_0xf2dfe0, C4<0>, C4<0>, C4<0>;
L_0xf2e0d0 .delay (10,10,10) L_0xf2e0d0/d;
v0xe73fe0_0 .alias "a", 0 0, v0xe74c40_0;
v0xe74080_0 .alias "b", 0 0, v0xe758c0_0;
v0xe74120_0 .net "nand_ab", 0 0, L_0xf2dce0; 1 drivers
v0xe741c0_0 .net "nor_ab", 0 0, L_0xf2de10; 1 drivers
v0xe74240_0 .net "nxor_ab", 0 0, L_0xf2dfe0; 1 drivers
v0xe742e0_0 .net "or_ab", 0 0, L_0xf2df40; 1 drivers
v0xe743c0_0 .alias "result", 0 0, v0xe75f20_0;
S_0xe738b0 .scope module, "xor_gate" "xor_1bit" 2 35, 5 34, S_0xe6fb70;
 .timescale 0 0;
L_0xf2e8e0/d .functor NAND 1, L_0xf2d240, L_0xf32950, C4<1>, C4<1>;
L_0xf2e8e0 .delay (20,20,20) L_0xf2e8e0/d;
L_0xf2e9a0/d .functor NOR 1, L_0xf2d240, L_0xf32950, C4<0>, C4<0>;
L_0xf2e9a0 .delay (20,20,20) L_0xf2e9a0/d;
L_0xf2eb30/d .functor NOT 1, L_0xf2e9a0, C4<0>, C4<0>, C4<0>;
L_0xf2eb30 .delay (10,10,10) L_0xf2eb30/d;
L_0xf2ec20/d .functor NAND 1, L_0xf2eb30, L_0xf2e8e0, C4<1>, C4<1>;
L_0xf2ec20 .delay (20,20,20) L_0xf2ec20/d;
L_0xf2ed80/d .functor NOT 1, L_0xf2ec20, C4<0>, C4<0>, C4<0>;
L_0xf2ed80 .delay (10,10,10) L_0xf2ed80/d;
v0xe739a0_0 .alias "a", 0 0, v0xe75b60_0;
v0xe73a20_0 .alias "b", 0 0, v0xe75be0_0;
v0xe73af0_0 .net "nand_ab", 0 0, L_0xf2e8e0; 1 drivers
v0xe73b70_0 .net "nor_ab", 0 0, L_0xf2e9a0; 1 drivers
v0xe73bf0_0 .net "nxor_ab", 0 0, L_0xf2ec20; 1 drivers
v0xe73c70_0 .net "or_ab", 0 0, L_0xf2eb30; 1 drivers
v0xe73d30_0 .alias "result", 0 0, v0xe762c0_0;
S_0xe72cc0 .scope module, "nand_and_gate" "nand_and_1bit" 2 36, 5 18, S_0xe6fb70;
 .timescale 0 0;
L_0xf2eed0/d .functor NAND 1, L_0xf2d240, L_0xf32950, C4<1>, C4<1>;
L_0xf2eed0 .delay (20,20,20) L_0xf2eed0/d;
L_0xf2f000/d .functor NOT 1, L_0xf2eed0, C4<0>, C4<0>, C4<0>;
L_0xf2f000 .delay (10,10,10) L_0xf2f000/d;
v0xe73530_0 .alias "a", 0 0, v0xe75b60_0;
v0xe735d0_0 .net "and_ab", 0 0, L_0xf2f000; 1 drivers
v0xe73650_0 .alias "b", 0 0, v0xe75be0_0;
v0xe736d0_0 .net "nand_ab", 0 0, L_0xf2eed0; 1 drivers
v0xe737b0_0 .alias "othercontrolsignal", 0 0, v0xecf710_0;
v0xe73830_0 .alias "result", 0 0, v0xe76030_0;
S_0xe72db0 .scope module, "mux_1" "mux_1bit" 5 30, 3 2, S_0xe72cc0;
 .timescale 0 0;
L_0xf2f150/d .functor NAND 1, L_0xf2f000, v0xe68730_0, C4<1>, C4<1>;
L_0xf2f150 .delay (20,20,20) L_0xf2f150/d;
L_0xf2f210/d .functor NOT 1, L_0xf2f150, C4<0>, C4<0>, C4<0>;
L_0xf2f210 .delay (10,10,10) L_0xf2f210/d;
L_0xf2f340/d .functor NOT 1, v0xe68730_0, C4<0>, C4<0>, C4<0>;
L_0xf2f340 .delay (10,10,10) L_0xf2f340/d;
L_0xf2f400/d .functor NAND 1, L_0xf2eed0, L_0xf2f340, C4<1>, C4<1>;
L_0xf2f400 .delay (20,20,20) L_0xf2f400/d;
L_0xf2f550/d .functor NOT 1, L_0xf2f400, C4<0>, C4<0>, C4<0>;
L_0xf2f550 .delay (10,10,10) L_0xf2f550/d;
L_0xf2f640/d .functor NOR 1, L_0xf2f550, L_0xf2f210, C4<0>, C4<0>;
L_0xf2f640 .delay (20,20,20) L_0xf2f640/d;
L_0xf2f7e0/d .functor NOT 1, L_0xf2f640, C4<0>, C4<0>, C4<0>;
L_0xf2f7e0 .delay (10,10,10) L_0xf2f7e0/d;
v0xe72ea0_0 .net "and_in0ncom", 0 0, L_0xf2f550; 1 drivers
v0xe72f20_0 .net "and_in1com", 0 0, L_0xf2f210; 1 drivers
v0xe72fa0_0 .alias "in0", 0 0, v0xe736d0_0;
v0xe73040_0 .alias "in1", 0 0, v0xe735d0_0;
v0xe730c0_0 .net "nand_in0ncom", 0 0, L_0xf2f400; 1 drivers
v0xe73160_0 .net "nand_in1com", 0 0, L_0xf2f150; 1 drivers
v0xe73240_0 .net "ncom", 0 0, L_0xf2f340; 1 drivers
v0xe732e0_0 .net "nor_wire", 0 0, L_0xf2f640; 1 drivers
v0xe73380_0 .alias "result", 0 0, v0xe76030_0;
v0xe73450_0 .alias "sel0", 0 0, v0xecf710_0;
S_0xe72220 .scope module, "nor_or_gate" "nor_or_1bit" 2 37, 5 2, S_0xe6fb70;
 .timescale 0 0;
L_0xf2f910/d .functor NOR 1, L_0xf2d240, L_0xf32950, C4<0>, C4<0>;
L_0xf2f910 .delay (20,20,20) L_0xf2f910/d;
L_0xf2fa40/d .functor NOT 1, L_0xf2f910, C4<0>, C4<0>, C4<0>;
L_0xf2fa40 .delay (10,10,10) L_0xf2fa40/d;
v0xe729a0_0 .alias "a", 0 0, v0xe75b60_0;
v0xe72a20_0 .alias "b", 0 0, v0xe75be0_0;
v0xe72ac0_0 .net "nor_ab", 0 0, L_0xf2f910; 1 drivers
v0xe72b40_0 .net "or_ab", 0 0, L_0xf2fa40; 1 drivers
v0xe72bc0_0 .alias "othercontrolsignal", 0 0, v0xecf710_0;
v0xe72c40_0 .alias "result", 0 0, v0xe761b0_0;
S_0xe72310 .scope module, "mux_1" "mux_1bit" 5 14, 3 2, S_0xe72220;
 .timescale 0 0;
L_0xf2fb90/d .functor NAND 1, L_0xf2fa40, v0xe68730_0, C4<1>, C4<1>;
L_0xf2fb90 .delay (20,20,20) L_0xf2fb90/d;
L_0xf2fc50/d .functor NOT 1, L_0xf2fb90, C4<0>, C4<0>, C4<0>;
L_0xf2fc50 .delay (10,10,10) L_0xf2fc50/d;
L_0xf2fd80/d .functor NOT 1, v0xe68730_0, C4<0>, C4<0>, C4<0>;
L_0xf2fd80 .delay (10,10,10) L_0xf2fd80/d;
L_0xf2fe40/d .functor NAND 1, L_0xf2f910, L_0xf2fd80, C4<1>, C4<1>;
L_0xf2fe40 .delay (20,20,20) L_0xf2fe40/d;
L_0xf2ff90/d .functor NOT 1, L_0xf2fe40, C4<0>, C4<0>, C4<0>;
L_0xf2ff90 .delay (10,10,10) L_0xf2ff90/d;
L_0xf30080/d .functor NOR 1, L_0xf2ff90, L_0xf2fc50, C4<0>, C4<0>;
L_0xf30080 .delay (20,20,20) L_0xf30080/d;
L_0xf30220/d .functor NOT 1, L_0xf30080, C4<0>, C4<0>, C4<0>;
L_0xf30220 .delay (10,10,10) L_0xf30220/d;
v0xe72400_0 .net "and_in0ncom", 0 0, L_0xf2ff90; 1 drivers
v0xe72480_0 .net "and_in1com", 0 0, L_0xf2fc50; 1 drivers
v0xe72500_0 .alias "in0", 0 0, v0xe72ac0_0;
v0xe72580_0 .alias "in1", 0 0, v0xe72b40_0;
v0xe72600_0 .net "nand_in0ncom", 0 0, L_0xf2fe40; 1 drivers
v0xe72680_0 .net "nand_in1com", 0 0, L_0xf2fb90; 1 drivers
v0xe72700_0 .net "ncom", 0 0, L_0xf2fd80; 1 drivers
v0xe72780_0 .net "nor_wire", 0 0, L_0xf30080; 1 drivers
v0xe72850_0 .alias "result", 0 0, v0xe761b0_0;
v0xe72920_0 .alias "sel0", 0 0, v0xecf710_0;
S_0xe6fc60 .scope module, "mainMux" "mux_alu" 2 39, 3 22, S_0xe6fb70;
 .timescale 0 0;
v0xe71a70_0 .alias "in0", 0 0, v0xe75f20_0;
v0xe71b20_0 .alias "in1", 0 0, v0xe762c0_0;
v0xe71bd0_0 .alias "in2", 0 0, v0xe76030_0;
v0xe71c80_0 .alias "in3", 0 0, v0xe761b0_0;
v0xe71d60_0 .net "in4", 0 0, C4<0>; 1 drivers
v0xe71e10_0 .alias "result", 0 0, v0xe75d70_0;
v0xe71e90_0 .net "sel0", 0 0, L_0xf32290; 1 drivers
v0xe71f10_0 .net "sel1", 0 0, L_0xf32330; 1 drivers
v0xe71f90_0 .net "sel2", 0 0, L_0xf32460; 1 drivers
v0xe72040_0 .net "w0", 0 0, L_0xf309e0; 1 drivers
v0xe72120_0 .net "w1", 0 0, L_0xf31160; 1 drivers
v0xe721a0_0 .net "w2", 0 0, L_0xf319b0; 1 drivers
S_0xe71320 .scope module, "mux00" "mux_1bit" 3 37, 3 2, S_0xe6fc60;
 .timescale 0 0;
L_0xf30350/d .functor NAND 1, L_0xf2ed80, L_0xf32290, C4<1>, C4<1>;
L_0xf30350 .delay (20,20,20) L_0xf30350/d;
L_0xf30410/d .functor NOT 1, L_0xf30350, C4<0>, C4<0>, C4<0>;
L_0xf30410 .delay (10,10,10) L_0xf30410/d;
L_0xf30540/d .functor NOT 1, L_0xf32290, C4<0>, C4<0>, C4<0>;
L_0xf30540 .delay (10,10,10) L_0xf30540/d;
L_0xf30690/d .functor NAND 1, L_0xf2e0d0, L_0xf30540, C4<1>, C4<1>;
L_0xf30690 .delay (20,20,20) L_0xf30690/d;
L_0xf30750/d .functor NOT 1, L_0xf30690, C4<0>, C4<0>, C4<0>;
L_0xf30750 .delay (10,10,10) L_0xf30750/d;
L_0xf30840/d .functor NOR 1, L_0xf30750, L_0xf30410, C4<0>, C4<0>;
L_0xf30840 .delay (20,20,20) L_0xf30840/d;
L_0xf309e0/d .functor NOT 1, L_0xf30840, C4<0>, C4<0>, C4<0>;
L_0xf309e0 .delay (10,10,10) L_0xf309e0/d;
v0xe71410_0 .net "and_in0ncom", 0 0, L_0xf30750; 1 drivers
v0xe714d0_0 .net "and_in1com", 0 0, L_0xf30410; 1 drivers
v0xe71570_0 .alias "in0", 0 0, v0xe75f20_0;
v0xe71610_0 .alias "in1", 0 0, v0xe762c0_0;
v0xe71690_0 .net "nand_in0ncom", 0 0, L_0xf30690; 1 drivers
v0xe71730_0 .net "nand_in1com", 0 0, L_0xf30350; 1 drivers
v0xe717d0_0 .net "ncom", 0 0, L_0xf30540; 1 drivers
v0xe71870_0 .net "nor_wire", 0 0, L_0xf30840; 1 drivers
v0xe71910_0 .alias "result", 0 0, v0xe72040_0;
v0xe71990_0 .alias "sel0", 0 0, v0xe71e90_0;
S_0xe70bd0 .scope module, "mux01" "mux_1bit" 3 38, 3 2, S_0xe6fc60;
 .timescale 0 0;
L_0xf30b10/d .functor NAND 1, L_0xf30220, L_0xf32290, C4<1>, C4<1>;
L_0xf30b10 .delay (20,20,20) L_0xf30b10/d;
L_0xf30bd0/d .functor NOT 1, L_0xf30b10, C4<0>, C4<0>, C4<0>;
L_0xf30bd0 .delay (10,10,10) L_0xf30bd0/d;
L_0xf30d00/d .functor NOT 1, L_0xf32290, C4<0>, C4<0>, C4<0>;
L_0xf30d00 .delay (10,10,10) L_0xf30d00/d;
L_0xf30dc0/d .functor NAND 1, L_0xf2f7e0, L_0xf30d00, C4<1>, C4<1>;
L_0xf30dc0 .delay (20,20,20) L_0xf30dc0/d;
L_0xf30ed0/d .functor NOT 1, L_0xf30dc0, C4<0>, C4<0>, C4<0>;
L_0xf30ed0 .delay (10,10,10) L_0xf30ed0/d;
L_0xf30fc0/d .functor NOR 1, L_0xf30ed0, L_0xf30bd0, C4<0>, C4<0>;
L_0xf30fc0 .delay (20,20,20) L_0xf30fc0/d;
L_0xf31160/d .functor NOT 1, L_0xf30fc0, C4<0>, C4<0>, C4<0>;
L_0xf31160 .delay (10,10,10) L_0xf31160/d;
v0xe70cc0_0 .net "and_in0ncom", 0 0, L_0xf30ed0; 1 drivers
v0xe70d80_0 .net "and_in1com", 0 0, L_0xf30bd0; 1 drivers
v0xe70e20_0 .alias "in0", 0 0, v0xe76030_0;
v0xe70ec0_0 .alias "in1", 0 0, v0xe761b0_0;
v0xe70f40_0 .net "nand_in0ncom", 0 0, L_0xf30dc0; 1 drivers
v0xe70fe0_0 .net "nand_in1com", 0 0, L_0xf30b10; 1 drivers
v0xe71080_0 .net "ncom", 0 0, L_0xf30d00; 1 drivers
v0xe71120_0 .net "nor_wire", 0 0, L_0xf30fc0; 1 drivers
v0xe711c0_0 .alias "result", 0 0, v0xe72120_0;
v0xe71240_0 .alias "sel0", 0 0, v0xe71e90_0;
S_0xe70480 .scope module, "mux1" "mux_1bit" 3 39, 3 2, S_0xe6fc60;
 .timescale 0 0;
L_0xf31290/d .functor NAND 1, L_0xf31160, L_0xf32330, C4<1>, C4<1>;
L_0xf31290 .delay (20,20,20) L_0xf31290/d;
L_0xf313e0/d .functor NOT 1, L_0xf31290, C4<0>, C4<0>, C4<0>;
L_0xf313e0 .delay (10,10,10) L_0xf313e0/d;
L_0xf31510/d .functor NOT 1, L_0xf32330, C4<0>, C4<0>, C4<0>;
L_0xf31510 .delay (10,10,10) L_0xf31510/d;
L_0xf315d0/d .functor NAND 1, L_0xf309e0, L_0xf31510, C4<1>, C4<1>;
L_0xf315d0 .delay (20,20,20) L_0xf315d0/d;
L_0xf31720/d .functor NOT 1, L_0xf315d0, C4<0>, C4<0>, C4<0>;
L_0xf31720 .delay (10,10,10) L_0xf31720/d;
L_0xf31810/d .functor NOR 1, L_0xf31720, L_0xf313e0, C4<0>, C4<0>;
L_0xf31810 .delay (20,20,20) L_0xf31810/d;
L_0xf319b0/d .functor NOT 1, L_0xf31810, C4<0>, C4<0>, C4<0>;
L_0xf319b0 .delay (10,10,10) L_0xf319b0/d;
v0xe70570_0 .net "and_in0ncom", 0 0, L_0xf31720; 1 drivers
v0xe70630_0 .net "and_in1com", 0 0, L_0xf313e0; 1 drivers
v0xe706d0_0 .alias "in0", 0 0, v0xe72040_0;
v0xe70770_0 .alias "in1", 0 0, v0xe72120_0;
v0xe707f0_0 .net "nand_in0ncom", 0 0, L_0xf315d0; 1 drivers
v0xe70890_0 .net "nand_in1com", 0 0, L_0xf31290; 1 drivers
v0xe70930_0 .net "ncom", 0 0, L_0xf31510; 1 drivers
v0xe709d0_0 .net "nor_wire", 0 0, L_0xf31810; 1 drivers
v0xe70a70_0 .alias "result", 0 0, v0xe721a0_0;
v0xe70af0_0 .alias "sel0", 0 0, v0xe71f10_0;
S_0xe6fd50 .scope module, "mux2" "mux_1bit" 3 40, 3 2, S_0xe6fc60;
 .timescale 0 0;
L_0xf31ae0/d .functor NAND 1, C4<0>, L_0xf32460, C4<1>, C4<1>;
L_0xf31ae0 .delay (20,20,20) L_0xf31ae0/d;
L_0xf31c40/d .functor NOT 1, L_0xf31ae0, C4<0>, C4<0>, C4<0>;
L_0xf31c40 .delay (10,10,10) L_0xf31c40/d;
L_0xf31d70/d .functor NOT 1, L_0xf32460, C4<0>, C4<0>, C4<0>;
L_0xf31d70 .delay (10,10,10) L_0xf31d70/d;
L_0xf31e30/d .functor NAND 1, L_0xf319b0, L_0xf31d70, C4<1>, C4<1>;
L_0xf31e30 .delay (20,20,20) L_0xf31e30/d;
L_0xf31f80/d .functor NOT 1, L_0xf31e30, C4<0>, C4<0>, C4<0>;
L_0xf31f80 .delay (10,10,10) L_0xf31f80/d;
L_0xf32020/d .functor NOR 1, L_0xf31f80, L_0xf31c40, C4<0>, C4<0>;
L_0xf32020 .delay (20,20,20) L_0xf32020/d;
L_0xf321a0/d .functor NOT 1, L_0xf32020, C4<0>, C4<0>, C4<0>;
L_0xf321a0 .delay (10,10,10) L_0xf321a0/d;
v0xe6fe40_0 .net "and_in0ncom", 0 0, L_0xf31f80; 1 drivers
v0xe6fec0_0 .net "and_in1com", 0 0, L_0xf31c40; 1 drivers
v0xe6ff60_0 .alias "in0", 0 0, v0xe721a0_0;
v0xe70000_0 .alias "in1", 0 0, v0xe71d60_0;
v0xe70080_0 .net "nand_in0ncom", 0 0, L_0xf31e30; 1 drivers
v0xe70120_0 .net "nand_in1com", 0 0, L_0xf31ae0; 1 drivers
v0xe70200_0 .net "ncom", 0 0, L_0xf31d70; 1 drivers
v0xe702a0_0 .net "nor_wire", 0 0, L_0xf32020; 1 drivers
v0xe70340_0 .alias "result", 0 0, v0xe75d70_0;
v0xe703e0_0 .alias "sel0", 0 0, v0xe71f90_0;
S_0xe690d0 .scope generate, "ALU4[13]" "ALU4[13]" 2 65, 2 65, S_0xc56b50;
 .timescale 0 0;
P_0xe67778 .param/l "i" 2 65, +C4<01101>;
S_0xe69200 .scope module, "_alu" "ALU_1bit" 2 66, 2 16, S_0xe690d0;
 .timescale 0 0;
L_0xf26f90/d .functor NOT 1, L_0xf32b30, C4<0>, C4<0>, C4<0>;
L_0xf26f90 .delay (10,10,10) L_0xf26f90/d;
v0xe6ef40_0 .net "carryin", 0 0, L_0xf32bd0; 1 drivers
v0xe6efe0_0 .net "carryout", 0 0, L_0xf34230; 1 drivers
v0xe6f060_0 .alias "invertB", 0 0, v0xecf510_0;
v0xe6f0e0_0 .alias "muxIndex", 2 0, v0xecf590_0;
v0xe6f160_0 .net "notB", 0 0, L_0xf26f90; 1 drivers
v0xe6f1e0_0 .net "operandA", 0 0, L_0xf32a90; 1 drivers
v0xe6f260_0 .net "operandB", 0 0, L_0xf32b30; 1 drivers
v0xe6f370_0 .alias "othercontrolsignal", 0 0, v0xecf710_0;
v0xe6f3f0_0 .net "result", 0 0, L_0xf37d40; 1 drivers
v0xe6f4c0_0 .net "trueB", 0 0, L_0xf33070; 1 drivers
v0xe6f5a0_0 .net "wAddSub", 0 0, L_0xf33b90; 1 drivers
v0xe6f6b0_0 .net "wNandAnd", 0 0, L_0xf352f0; 1 drivers
v0xe6f830_0 .net "wNorOr", 0 0, L_0xf35d30; 1 drivers
v0xe6f940_0 .net "wXor", 0 0, L_0xf34890; 1 drivers
L_0xf37e70 .part v0xecef00_0, 0, 1;
L_0xf37f10 .part v0xecef00_0, 1, 1;
L_0xf38040 .part v0xecef00_0, 2, 1;
S_0xe6e7c0 .scope module, "mux_invertB" "mux_1bit" 2 31, 3 2, S_0xe69200;
 .timescale 0 0;
L_0xf32770/d .functor NAND 1, L_0xf26f90, v0xecee80_0, C4<1>, C4<1>;
L_0xf32770 .delay (20,20,20) L_0xf32770/d;
L_0xf32850/d .functor NOT 1, L_0xf32770, C4<0>, C4<0>, C4<0>;
L_0xf32850 .delay (10,10,10) L_0xf32850/d;
L_0xf32c80/d .functor NOT 1, v0xecee80_0, C4<0>, C4<0>, C4<0>;
L_0xf32c80 .delay (10,10,10) L_0xf32c80/d;
L_0xf32d20/d .functor NAND 1, L_0xf32b30, L_0xf32c80, C4<1>, C4<1>;
L_0xf32d20 .delay (20,20,20) L_0xf32d20/d;
L_0xf32de0/d .functor NOT 1, L_0xf32d20, C4<0>, C4<0>, C4<0>;
L_0xf32de0 .delay (10,10,10) L_0xf32de0/d;
L_0xf32ed0/d .functor NOR 1, L_0xf32de0, L_0xf32850, C4<0>, C4<0>;
L_0xf32ed0 .delay (20,20,20) L_0xf32ed0/d;
L_0xf33070/d .functor NOT 1, L_0xf32ed0, C4<0>, C4<0>, C4<0>;
L_0xf33070 .delay (10,10,10) L_0xf33070/d;
v0xe6e8b0_0 .net "and_in0ncom", 0 0, L_0xf32de0; 1 drivers
v0xe6e970_0 .net "and_in1com", 0 0, L_0xf32850; 1 drivers
v0xe6ea10_0 .alias "in0", 0 0, v0xe6f260_0;
v0xe6ea90_0 .alias "in1", 0 0, v0xe6f160_0;
v0xe6eb10_0 .net "nand_in0ncom", 0 0, L_0xf32d20; 1 drivers
v0xe6ebb0_0 .net "nand_in1com", 0 0, L_0xf32770; 1 drivers
v0xe6ec50_0 .net "ncom", 0 0, L_0xf32c80; 1 drivers
v0xe6ecf0_0 .net "nor_wire", 0 0, L_0xf32ed0; 1 drivers
v0xe6ed90_0 .alias "result", 0 0, v0xe6f4c0_0;
v0xe6ee60_0 .alias "sel0", 0 0, v0xecf510_0;
S_0xe6d460 .scope module, "adder" "adder_1bit" 2 34, 4 2, S_0xe69200;
 .timescale 0 0;
L_0xf33ca0/d .functor NAND 1, L_0xf32a90, L_0xf33070, C4<1>, C4<1>;
L_0xf33ca0 .delay (20,20,20) L_0xf33ca0/d;
L_0xf33e10/d .functor NOT 1, L_0xf33ca0, C4<0>, C4<0>, C4<0>;
L_0xf33e10 .delay (10,10,10) L_0xf33e10/d;
L_0xf33f20/d .functor NAND 1, L_0xf32bd0, L_0xf335f0, C4<1>, C4<1>;
L_0xf33f20 .delay (20,20,20) L_0xf33f20/d;
L_0xf33fe0/d .functor NOT 1, L_0xf33f20, C4<0>, C4<0>, C4<0>;
L_0xf33fe0 .delay (10,10,10) L_0xf33fe0/d;
L_0xf340f0/d .functor NOR 1, L_0xf33fe0, L_0xf33e10, C4<0>, C4<0>;
L_0xf340f0 .delay (20,20,20) L_0xf340f0/d;
L_0xf34230/d .functor NOT 1, L_0xf340f0, C4<0>, C4<0>, C4<0>;
L_0xf34230 .delay (10,10,10) L_0xf34230/d;
v0xe6e060_0 .net "And_AB", 0 0, L_0xf33e10; 1 drivers
v0xe6e100_0 .net "And_XorAB_C", 0 0, L_0xf33fe0; 1 drivers
v0xe6e1a0_0 .net "Nand_AB", 0 0, L_0xf33ca0; 1 drivers
v0xe6e240_0 .net "Nand_XorAB_C", 0 0, L_0xf33f20; 1 drivers
v0xe6e2c0_0 .net "Xor_AB", 0 0, L_0xf335f0; 1 drivers
v0xe6e390_0 .alias "a", 0 0, v0xe6f1e0_0;
v0xe6e4e0_0 .alias "b", 0 0, v0xe6f4c0_0;
v0xe6e560_0 .alias "carryin", 0 0, v0xe6ef40_0;
v0xe6e5e0_0 .alias "carryout", 0 0, v0xe6efe0_0;
v0xe6e660_0 .net "nco", 0 0, L_0xf340f0; 1 drivers
v0xe6e740_0 .alias "sum", 0 0, v0xe6f5a0_0;
S_0xe6db10 .scope module, "xor_1" "xor_1bit" 4 13, 5 34, S_0xe6d460;
 .timescale 0 0;
L_0xf331e0/d .functor NAND 1, L_0xf32a90, L_0xf33070, C4<1>, C4<1>;
L_0xf331e0 .delay (20,20,20) L_0xf331e0/d;
L_0xf332a0/d .functor NOR 1, L_0xf32a90, L_0xf33070, C4<0>, C4<0>;
L_0xf332a0 .delay (20,20,20) L_0xf332a0/d;
L_0xf33380/d .functor NOT 1, L_0xf332a0, C4<0>, C4<0>, C4<0>;
L_0xf33380 .delay (10,10,10) L_0xf33380/d;
L_0xf33490/d .functor NAND 1, L_0xf33380, L_0xf331e0, C4<1>, C4<1>;
L_0xf33490 .delay (20,20,20) L_0xf33490/d;
L_0xf335f0/d .functor NOT 1, L_0xf33490, C4<0>, C4<0>, C4<0>;
L_0xf335f0 .delay (10,10,10) L_0xf335f0/d;
v0xe6dc00_0 .alias "a", 0 0, v0xe6f1e0_0;
v0xe6dca0_0 .alias "b", 0 0, v0xe6f4c0_0;
v0xe6dd40_0 .net "nand_ab", 0 0, L_0xf331e0; 1 drivers
v0xe6dde0_0 .net "nor_ab", 0 0, L_0xf332a0; 1 drivers
v0xe6de60_0 .net "nxor_ab", 0 0, L_0xf33490; 1 drivers
v0xe6df00_0 .net "or_ab", 0 0, L_0xf33380; 1 drivers
v0xe6dfe0_0 .alias "result", 0 0, v0xe6e2c0_0;
S_0xe6d550 .scope module, "xor_2" "xor_1bit" 4 14, 5 34, S_0xe6d460;
 .timescale 0 0;
L_0xf33700/d .functor NAND 1, L_0xf335f0, L_0xf32bd0, C4<1>, C4<1>;
L_0xf33700 .delay (20,20,20) L_0xf33700/d;
L_0xf33850/d .functor NOR 1, L_0xf335f0, L_0xf32bd0, C4<0>, C4<0>;
L_0xf33850 .delay (20,20,20) L_0xf33850/d;
L_0xf339c0/d .functor NOT 1, L_0xf33850, C4<0>, C4<0>, C4<0>;
L_0xf339c0 .delay (10,10,10) L_0xf339c0/d;
L_0xf33a80/d .functor NAND 1, L_0xf339c0, L_0xf33700, C4<1>, C4<1>;
L_0xf33a80 .delay (20,20,20) L_0xf33a80/d;
L_0xf33b90/d .functor NOT 1, L_0xf33a80, C4<0>, C4<0>, C4<0>;
L_0xf33b90 .delay (10,10,10) L_0xf33b90/d;
v0xe6d640_0 .alias "a", 0 0, v0xe6e2c0_0;
v0xe6d700_0 .alias "b", 0 0, v0xe6ef40_0;
v0xe6d7a0_0 .net "nand_ab", 0 0, L_0xf33700; 1 drivers
v0xe6d840_0 .net "nor_ab", 0 0, L_0xf33850; 1 drivers
v0xe6d8c0_0 .net "nxor_ab", 0 0, L_0xf33a80; 1 drivers
v0xe6d960_0 .net "or_ab", 0 0, L_0xf339c0; 1 drivers
v0xe6da40_0 .alias "result", 0 0, v0xe6f5a0_0;
S_0xe6cf10 .scope module, "xor_gate" "xor_1bit" 2 35, 5 34, S_0xe69200;
 .timescale 0 0;
L_0xf343f0/d .functor NAND 1, L_0xf32a90, L_0xf32b30, C4<1>, C4<1>;
L_0xf343f0 .delay (20,20,20) L_0xf343f0/d;
L_0xf344b0/d .functor NOR 1, L_0xf32a90, L_0xf32b30, C4<0>, C4<0>;
L_0xf344b0 .delay (20,20,20) L_0xf344b0/d;
L_0xf34640/d .functor NOT 1, L_0xf344b0, C4<0>, C4<0>, C4<0>;
L_0xf34640 .delay (10,10,10) L_0xf34640/d;
L_0xf34730/d .functor NAND 1, L_0xf34640, L_0xf343f0, C4<1>, C4<1>;
L_0xf34730 .delay (20,20,20) L_0xf34730/d;
L_0xf34890/d .functor NOT 1, L_0xf34730, C4<0>, C4<0>, C4<0>;
L_0xf34890 .delay (10,10,10) L_0xf34890/d;
v0xe6d000_0 .alias "a", 0 0, v0xe6f1e0_0;
v0xe6d080_0 .alias "b", 0 0, v0xe6f260_0;
v0xe6d150_0 .net "nand_ab", 0 0, L_0xf343f0; 1 drivers
v0xe6d1d0_0 .net "nor_ab", 0 0, L_0xf344b0; 1 drivers
v0xe6d250_0 .net "nxor_ab", 0 0, L_0xf34730; 1 drivers
v0xe6d2d0_0 .net "or_ab", 0 0, L_0xf34640; 1 drivers
v0xe6d390_0 .alias "result", 0 0, v0xe6f940_0;
S_0xe6c320 .scope module, "nand_and_gate" "nand_and_1bit" 2 36, 5 18, S_0xe69200;
 .timescale 0 0;
L_0xf349e0/d .functor NAND 1, L_0xf32a90, L_0xf32b30, C4<1>, C4<1>;
L_0xf349e0 .delay (20,20,20) L_0xf349e0/d;
L_0xf34b10/d .functor NOT 1, L_0xf349e0, C4<0>, C4<0>, C4<0>;
L_0xf34b10 .delay (10,10,10) L_0xf34b10/d;
v0xe6cb90_0 .alias "a", 0 0, v0xe6f1e0_0;
v0xe6cc30_0 .net "and_ab", 0 0, L_0xf34b10; 1 drivers
v0xe6ccb0_0 .alias "b", 0 0, v0xe6f260_0;
v0xe6cd60_0 .net "nand_ab", 0 0, L_0xf349e0; 1 drivers
v0xe6ce10_0 .alias "othercontrolsignal", 0 0, v0xecf710_0;
v0xe6ce90_0 .alias "result", 0 0, v0xe6f6b0_0;
S_0xe6c410 .scope module, "mux_1" "mux_1bit" 5 30, 3 2, S_0xe6c320;
 .timescale 0 0;
L_0xf34c60/d .functor NAND 1, L_0xf34b10, v0xe68730_0, C4<1>, C4<1>;
L_0xf34c60 .delay (20,20,20) L_0xf34c60/d;
L_0xf34d20/d .functor NOT 1, L_0xf34c60, C4<0>, C4<0>, C4<0>;
L_0xf34d20 .delay (10,10,10) L_0xf34d20/d;
L_0xf34e50/d .functor NOT 1, v0xe68730_0, C4<0>, C4<0>, C4<0>;
L_0xf34e50 .delay (10,10,10) L_0xf34e50/d;
L_0xf34f10/d .functor NAND 1, L_0xf349e0, L_0xf34e50, C4<1>, C4<1>;
L_0xf34f10 .delay (20,20,20) L_0xf34f10/d;
L_0xf35060/d .functor NOT 1, L_0xf34f10, C4<0>, C4<0>, C4<0>;
L_0xf35060 .delay (10,10,10) L_0xf35060/d;
L_0xf35150/d .functor NOR 1, L_0xf35060, L_0xf34d20, C4<0>, C4<0>;
L_0xf35150 .delay (20,20,20) L_0xf35150/d;
L_0xf352f0/d .functor NOT 1, L_0xf35150, C4<0>, C4<0>, C4<0>;
L_0xf352f0 .delay (10,10,10) L_0xf352f0/d;
v0xe6c500_0 .net "and_in0ncom", 0 0, L_0xf35060; 1 drivers
v0xe6c580_0 .net "and_in1com", 0 0, L_0xf34d20; 1 drivers
v0xe6c600_0 .alias "in0", 0 0, v0xe6cd60_0;
v0xe6c6a0_0 .alias "in1", 0 0, v0xe6cc30_0;
v0xe6c720_0 .net "nand_in0ncom", 0 0, L_0xf34f10; 1 drivers
v0xe6c7c0_0 .net "nand_in1com", 0 0, L_0xf34c60; 1 drivers
v0xe6c8a0_0 .net "ncom", 0 0, L_0xf34e50; 1 drivers
v0xe6c940_0 .net "nor_wire", 0 0, L_0xf35150; 1 drivers
v0xe6c9e0_0 .alias "result", 0 0, v0xe6f6b0_0;
v0xe6cab0_0 .alias "sel0", 0 0, v0xecf710_0;
S_0xe6b8a0 .scope module, "nor_or_gate" "nor_or_1bit" 2 37, 5 2, S_0xe69200;
 .timescale 0 0;
L_0xf35420/d .functor NOR 1, L_0xf32a90, L_0xf32b30, C4<0>, C4<0>;
L_0xf35420 .delay (20,20,20) L_0xf35420/d;
L_0xf35550/d .functor NOT 1, L_0xf35420, C4<0>, C4<0>, C4<0>;
L_0xf35550 .delay (10,10,10) L_0xf35550/d;
v0xe6c020_0 .alias "a", 0 0, v0xe6f1e0_0;
v0xe6c0a0_0 .alias "b", 0 0, v0xe6f260_0;
v0xe6c120_0 .net "nor_ab", 0 0, L_0xf35420; 1 drivers
v0xe6c1a0_0 .net "or_ab", 0 0, L_0xf35550; 1 drivers
v0xe6c220_0 .alias "othercontrolsignal", 0 0, v0xecf710_0;
v0xe6c2a0_0 .alias "result", 0 0, v0xe6f830_0;
S_0xe6b990 .scope module, "mux_1" "mux_1bit" 5 14, 3 2, S_0xe6b8a0;
 .timescale 0 0;
L_0xf356a0/d .functor NAND 1, L_0xf35550, v0xe68730_0, C4<1>, C4<1>;
L_0xf356a0 .delay (20,20,20) L_0xf356a0/d;
L_0xf35760/d .functor NOT 1, L_0xf356a0, C4<0>, C4<0>, C4<0>;
L_0xf35760 .delay (10,10,10) L_0xf35760/d;
L_0xf35890/d .functor NOT 1, v0xe68730_0, C4<0>, C4<0>, C4<0>;
L_0xf35890 .delay (10,10,10) L_0xf35890/d;
L_0xf35950/d .functor NAND 1, L_0xf35420, L_0xf35890, C4<1>, C4<1>;
L_0xf35950 .delay (20,20,20) L_0xf35950/d;
L_0xf35aa0/d .functor NOT 1, L_0xf35950, C4<0>, C4<0>, C4<0>;
L_0xf35aa0 .delay (10,10,10) L_0xf35aa0/d;
L_0xf35b90/d .functor NOR 1, L_0xf35aa0, L_0xf35760, C4<0>, C4<0>;
L_0xf35b90 .delay (20,20,20) L_0xf35b90/d;
L_0xf35d30/d .functor NOT 1, L_0xf35b90, C4<0>, C4<0>, C4<0>;
L_0xf35d30 .delay (10,10,10) L_0xf35d30/d;
v0xe6ba80_0 .net "and_in0ncom", 0 0, L_0xf35aa0; 1 drivers
v0xe6bb00_0 .net "and_in1com", 0 0, L_0xf35760; 1 drivers
v0xe6bb80_0 .alias "in0", 0 0, v0xe6c120_0;
v0xe6bc00_0 .alias "in1", 0 0, v0xe6c1a0_0;
v0xe6bc80_0 .net "nand_in0ncom", 0 0, L_0xf35950; 1 drivers
v0xe6bd00_0 .net "nand_in1com", 0 0, L_0xf356a0; 1 drivers
v0xe6bd80_0 .net "ncom", 0 0, L_0xf35890; 1 drivers
v0xe6be00_0 .net "nor_wire", 0 0, L_0xf35b90; 1 drivers
v0xe6bed0_0 .alias "result", 0 0, v0xe6f830_0;
v0xe6bfa0_0 .alias "sel0", 0 0, v0xecf710_0;
S_0xe692f0 .scope module, "mainMux" "mux_alu" 2 39, 3 22, S_0xe69200;
 .timescale 0 0;
v0xe6b0f0_0 .alias "in0", 0 0, v0xe6f5a0_0;
v0xe6b1a0_0 .alias "in1", 0 0, v0xe6f940_0;
v0xe6b250_0 .alias "in2", 0 0, v0xe6f6b0_0;
v0xe6b300_0 .alias "in3", 0 0, v0xe6f830_0;
v0xe6b3e0_0 .net "in4", 0 0, C4<0>; 1 drivers
v0xe6b490_0 .alias "result", 0 0, v0xe6f3f0_0;
v0xe6b510_0 .net "sel0", 0 0, L_0xf37e70; 1 drivers
v0xe6b590_0 .net "sel1", 0 0, L_0xf37f10; 1 drivers
v0xe6b610_0 .net "sel2", 0 0, L_0xf38040; 1 drivers
v0xe6b6c0_0 .net "w0", 0 0, L_0xf364f0; 1 drivers
v0xe6b7a0_0 .net "w1", 0 0, L_0xf36c70; 1 drivers
v0xe6b820_0 .net "w2", 0 0, L_0xf374c0; 1 drivers
S_0xe6a970 .scope module, "mux00" "mux_1bit" 3 37, 3 2, S_0xe692f0;
 .timescale 0 0;
L_0xf35e60/d .functor NAND 1, L_0xf34890, L_0xf37e70, C4<1>, C4<1>;
L_0xf35e60 .delay (20,20,20) L_0xf35e60/d;
L_0xf35f20/d .functor NOT 1, L_0xf35e60, C4<0>, C4<0>, C4<0>;
L_0xf35f20 .delay (10,10,10) L_0xf35f20/d;
L_0xf36050/d .functor NOT 1, L_0xf37e70, C4<0>, C4<0>, C4<0>;
L_0xf36050 .delay (10,10,10) L_0xf36050/d;
L_0xf361a0/d .functor NAND 1, L_0xf33b90, L_0xf36050, C4<1>, C4<1>;
L_0xf361a0 .delay (20,20,20) L_0xf361a0/d;
L_0xf36260/d .functor NOT 1, L_0xf361a0, C4<0>, C4<0>, C4<0>;
L_0xf36260 .delay (10,10,10) L_0xf36260/d;
L_0xf36350/d .functor NOR 1, L_0xf36260, L_0xf35f20, C4<0>, C4<0>;
L_0xf36350 .delay (20,20,20) L_0xf36350/d;
L_0xf364f0/d .functor NOT 1, L_0xf36350, C4<0>, C4<0>, C4<0>;
L_0xf364f0 .delay (10,10,10) L_0xf364f0/d;
v0xe6aa60_0 .net "and_in0ncom", 0 0, L_0xf36260; 1 drivers
v0xe6ab20_0 .net "and_in1com", 0 0, L_0xf35f20; 1 drivers
v0xe6abc0_0 .alias "in0", 0 0, v0xe6f5a0_0;
v0xe6ac60_0 .alias "in1", 0 0, v0xe6f940_0;
v0xe6ace0_0 .net "nand_in0ncom", 0 0, L_0xf361a0; 1 drivers
v0xe6ad80_0 .net "nand_in1com", 0 0, L_0xf35e60; 1 drivers
v0xe6ae20_0 .net "ncom", 0 0, L_0xf36050; 1 drivers
v0xe6aec0_0 .net "nor_wire", 0 0, L_0xf36350; 1 drivers
v0xe6af60_0 .alias "result", 0 0, v0xe6b6c0_0;
v0xe6afe0_0 .alias "sel0", 0 0, v0xe6b510_0;
S_0xe6a220 .scope module, "mux01" "mux_1bit" 3 38, 3 2, S_0xe692f0;
 .timescale 0 0;
L_0xf36620/d .functor NAND 1, L_0xf35d30, L_0xf37e70, C4<1>, C4<1>;
L_0xf36620 .delay (20,20,20) L_0xf36620/d;
L_0xf366e0/d .functor NOT 1, L_0xf36620, C4<0>, C4<0>, C4<0>;
L_0xf366e0 .delay (10,10,10) L_0xf366e0/d;
L_0xf36810/d .functor NOT 1, L_0xf37e70, C4<0>, C4<0>, C4<0>;
L_0xf36810 .delay (10,10,10) L_0xf36810/d;
L_0xf368d0/d .functor NAND 1, L_0xf352f0, L_0xf36810, C4<1>, C4<1>;
L_0xf368d0 .delay (20,20,20) L_0xf368d0/d;
L_0xf369e0/d .functor NOT 1, L_0xf368d0, C4<0>, C4<0>, C4<0>;
L_0xf369e0 .delay (10,10,10) L_0xf369e0/d;
L_0xf36ad0/d .functor NOR 1, L_0xf369e0, L_0xf366e0, C4<0>, C4<0>;
L_0xf36ad0 .delay (20,20,20) L_0xf36ad0/d;
L_0xf36c70/d .functor NOT 1, L_0xf36ad0, C4<0>, C4<0>, C4<0>;
L_0xf36c70 .delay (10,10,10) L_0xf36c70/d;
v0xe6a310_0 .net "and_in0ncom", 0 0, L_0xf369e0; 1 drivers
v0xe6a3d0_0 .net "and_in1com", 0 0, L_0xf366e0; 1 drivers
v0xe6a470_0 .alias "in0", 0 0, v0xe6f6b0_0;
v0xe6a510_0 .alias "in1", 0 0, v0xe6f830_0;
v0xe6a590_0 .net "nand_in0ncom", 0 0, L_0xf368d0; 1 drivers
v0xe6a630_0 .net "nand_in1com", 0 0, L_0xf36620; 1 drivers
v0xe6a6d0_0 .net "ncom", 0 0, L_0xf36810; 1 drivers
v0xe6a770_0 .net "nor_wire", 0 0, L_0xf36ad0; 1 drivers
v0xe6a810_0 .alias "result", 0 0, v0xe6b7a0_0;
v0xe6a890_0 .alias "sel0", 0 0, v0xe6b510_0;
S_0xe69ab0 .scope module, "mux1" "mux_1bit" 3 39, 3 2, S_0xe692f0;
 .timescale 0 0;
L_0xf36da0/d .functor NAND 1, L_0xf36c70, L_0xf37f10, C4<1>, C4<1>;
L_0xf36da0 .delay (20,20,20) L_0xf36da0/d;
L_0xf36ef0/d .functor NOT 1, L_0xf36da0, C4<0>, C4<0>, C4<0>;
L_0xf36ef0 .delay (10,10,10) L_0xf36ef0/d;
L_0xf37020/d .functor NOT 1, L_0xf37f10, C4<0>, C4<0>, C4<0>;
L_0xf37020 .delay (10,10,10) L_0xf37020/d;
L_0xf370e0/d .functor NAND 1, L_0xf364f0, L_0xf37020, C4<1>, C4<1>;
L_0xf370e0 .delay (20,20,20) L_0xf370e0/d;
L_0xf37230/d .functor NOT 1, L_0xf370e0, C4<0>, C4<0>, C4<0>;
L_0xf37230 .delay (10,10,10) L_0xf37230/d;
L_0xf37320/d .functor NOR 1, L_0xf37230, L_0xf36ef0, C4<0>, C4<0>;
L_0xf37320 .delay (20,20,20) L_0xf37320/d;
L_0xf374c0/d .functor NOT 1, L_0xf37320, C4<0>, C4<0>, C4<0>;
L_0xf374c0 .delay (10,10,10) L_0xf374c0/d;
v0xe69ba0_0 .net "and_in0ncom", 0 0, L_0xf37230; 1 drivers
v0xe69c60_0 .net "and_in1com", 0 0, L_0xf36ef0; 1 drivers
v0xe69d00_0 .alias "in0", 0 0, v0xe6b6c0_0;
v0xe69da0_0 .alias "in1", 0 0, v0xe6b7a0_0;
v0xe69e20_0 .net "nand_in0ncom", 0 0, L_0xf370e0; 1 drivers
v0xe69ec0_0 .net "nand_in1com", 0 0, L_0xf36da0; 1 drivers
v0xe69f60_0 .net "ncom", 0 0, L_0xf37020; 1 drivers
v0xe6a000_0 .net "nor_wire", 0 0, L_0xf37320; 1 drivers
v0xe6a0a0_0 .alias "result", 0 0, v0xe6b820_0;
v0xe6a120_0 .alias "sel0", 0 0, v0xe6b590_0;
S_0xe693e0 .scope module, "mux2" "mux_1bit" 3 40, 3 2, S_0xe692f0;
 .timescale 0 0;
L_0xf375f0/d .functor NAND 1, C4<0>, L_0xf38040, C4<1>, C4<1>;
L_0xf375f0 .delay (20,20,20) L_0xf375f0/d;
L_0xf37750/d .functor NOT 1, L_0xf375f0, C4<0>, C4<0>, C4<0>;
L_0xf37750 .delay (10,10,10) L_0xf37750/d;
L_0xf37880/d .functor NOT 1, L_0xf38040, C4<0>, C4<0>, C4<0>;
L_0xf37880 .delay (10,10,10) L_0xf37880/d;
L_0xf37940/d .functor NAND 1, L_0xf374c0, L_0xf37880, C4<1>, C4<1>;
L_0xf37940 .delay (20,20,20) L_0xf37940/d;
L_0xf37ab0/d .functor NOT 1, L_0xf37940, C4<0>, C4<0>, C4<0>;
L_0xf37ab0 .delay (10,10,10) L_0xf37ab0/d;
L_0xf37ba0/d .functor NOR 1, L_0xf37ab0, L_0xf37750, C4<0>, C4<0>;
L_0xf37ba0 .delay (20,20,20) L_0xf37ba0/d;
L_0xf37d40/d .functor NOT 1, L_0xf37ba0, C4<0>, C4<0>, C4<0>;
L_0xf37d40 .delay (10,10,10) L_0xf37d40/d;
v0xe694d0_0 .net "and_in0ncom", 0 0, L_0xf37ab0; 1 drivers
v0xe69550_0 .net "and_in1com", 0 0, L_0xf37750; 1 drivers
v0xe695d0_0 .alias "in0", 0 0, v0xe6b820_0;
v0xe69650_0 .alias "in1", 0 0, v0xe6b3e0_0;
v0xe696d0_0 .net "nand_in0ncom", 0 0, L_0xf37940; 1 drivers
v0xe69750_0 .net "nand_in1com", 0 0, L_0xf375f0; 1 drivers
v0xe69830_0 .net "ncom", 0 0, L_0xf37880; 1 drivers
v0xe698d0_0 .net "nor_wire", 0 0, L_0xf37ba0; 1 drivers
v0xe69970_0 .alias "result", 0 0, v0xe6f3f0_0;
v0xe69a10_0 .alias "sel0", 0 0, v0xe6b610_0;
S_0xe62420 .scope generate, "ALU4[14]" "ALU4[14]" 2 65, 2 65, S_0xc56b50;
 .timescale 0 0;
P_0xe60df8 .param/l "i" 2 65, +C4<01110>;
S_0xe62550 .scope module, "_alu" "ALU_1bit" 2 66, 2 16, S_0xe62420;
 .timescale 0 0;
L_0xf38590/d .functor NOT 1, L_0xf384c0, C4<0>, C4<0>, C4<0>;
L_0xf38590 .delay (10,10,10) L_0xf38590/d;
v0xe330e0_0 .net "carryin", 0 0, L_0xf3e160; 1 drivers
v0xe33180_0 .net "carryout", 0 0, L_0xf39e20; 1 drivers
v0xe33200_0 .alias "invertB", 0 0, v0xecf510_0;
v0xe686b0_0 .alias "muxIndex", 2 0, v0xecf590_0;
v0xe33470_0 .net "notB", 0 0, L_0xf38590; 1 drivers
v0xe334f0_0 .net "operandA", 0 0, L_0xf38420; 1 drivers
v0xe68940_0 .net "operandB", 0 0, L_0xf384c0; 1 drivers
v0xe68a50_0 .alias "othercontrolsignal", 0 0, v0xecf710_0;
v0xe68ad0_0 .net "result", 0 0, L_0xf3d910; 1 drivers
v0xe68b50_0 .net "trueB", 0 0, L_0xf38c60; 1 drivers
v0xe68c30_0 .net "wAddSub", 0 0, L_0xf39780; 1 drivers
v0xe68d40_0 .net "wNandAnd", 0 0, L_0xf3aee0; 1 drivers
v0xe68ec0_0 .net "wNorOr", 0 0, L_0xf3b920; 1 drivers
v0xe68fd0_0 .net "wXor", 0 0, L_0xf3a480; 1 drivers
L_0xf3da40 .part v0xecef00_0, 0, 1;
L_0xf3dae0 .part v0xecef00_0, 1, 1;
L_0xf3dc10 .part v0xecef00_0, 2, 1;
S_0xe67b20 .scope module, "mux_invertB" "mux_1bit" 2 31, 3 2, S_0xe62550;
 .timescale 0 0;
L_0xf38690/d .functor NAND 1, L_0xf38590, v0xecee80_0, C4<1>, C4<1>;
L_0xf38690 .delay (20,20,20) L_0xf38690/d;
L_0xf38770/d .functor NOT 1, L_0xf38690, C4<0>, C4<0>, C4<0>;
L_0xf38770 .delay (10,10,10) L_0xf38770/d;
L_0xf38850/d .functor NOT 1, v0xecee80_0, C4<0>, C4<0>, C4<0>;
L_0xf38850 .delay (10,10,10) L_0xf38850/d;
L_0xf38910/d .functor NAND 1, L_0xf384c0, L_0xf38850, C4<1>, C4<1>;
L_0xf38910 .delay (20,20,20) L_0xf38910/d;
L_0xf389d0/d .functor NOT 1, L_0xf38910, C4<0>, C4<0>, C4<0>;
L_0xf389d0 .delay (10,10,10) L_0xf389d0/d;
L_0xf38ac0/d .functor NOR 1, L_0xf389d0, L_0xf38770, C4<0>, C4<0>;
L_0xf38ac0 .delay (20,20,20) L_0xf38ac0/d;
L_0xf38c60/d .functor NOT 1, L_0xf38ac0, C4<0>, C4<0>, C4<0>;
L_0xf38c60 .delay (10,10,10) L_0xf38c60/d;
v0xe67c10_0 .net "and_in0ncom", 0 0, L_0xf389d0; 1 drivers
v0xe67cd0_0 .net "and_in1com", 0 0, L_0xf38770; 1 drivers
v0xe67d70_0 .alias "in0", 0 0, v0xe68940_0;
v0xe67df0_0 .alias "in1", 0 0, v0xe33470_0;
v0xe67e70_0 .net "nand_in0ncom", 0 0, L_0xf38910; 1 drivers
v0xe67f10_0 .net "nand_in1com", 0 0, L_0xf38690; 1 drivers
v0xe67fb0_0 .net "ncom", 0 0, L_0xf38850; 1 drivers
v0xe68050_0 .net "nor_wire", 0 0, L_0xf38ac0; 1 drivers
v0xe680f0_0 .alias "result", 0 0, v0xe68b50_0;
v0xe681c0_0 .alias "sel0", 0 0, v0xecf510_0;
S_0xe667e0 .scope module, "adder" "adder_1bit" 2 34, 4 2, S_0xe62550;
 .timescale 0 0;
L_0xf39890/d .functor NAND 1, L_0xf38420, L_0xf38c60, C4<1>, C4<1>;
L_0xf39890 .delay (20,20,20) L_0xf39890/d;
L_0xf39a00/d .functor NOT 1, L_0xf39890, C4<0>, C4<0>, C4<0>;
L_0xf39a00 .delay (10,10,10) L_0xf39a00/d;
L_0xf39b10/d .functor NAND 1, L_0xf3e160, L_0xf391e0, C4<1>, C4<1>;
L_0xf39b10 .delay (20,20,20) L_0xf39b10/d;
L_0xf39bd0/d .functor NOT 1, L_0xf39b10, C4<0>, C4<0>, C4<0>;
L_0xf39bd0 .delay (10,10,10) L_0xf39bd0/d;
L_0xf39ce0/d .functor NOR 1, L_0xf39bd0, L_0xf39a00, C4<0>, C4<0>;
L_0xf39ce0 .delay (20,20,20) L_0xf39ce0/d;
L_0xf39e20/d .functor NOT 1, L_0xf39ce0, C4<0>, C4<0>, C4<0>;
L_0xf39e20 .delay (10,10,10) L_0xf39e20/d;
v0xe673c0_0 .net "And_AB", 0 0, L_0xf39a00; 1 drivers
v0xe67460_0 .net "And_XorAB_C", 0 0, L_0xf39bd0; 1 drivers
v0xe67500_0 .net "Nand_AB", 0 0, L_0xf39890; 1 drivers
v0xe675a0_0 .net "Nand_XorAB_C", 0 0, L_0xf39b10; 1 drivers
v0xe67620_0 .net "Xor_AB", 0 0, L_0xf391e0; 1 drivers
v0xe676f0_0 .alias "a", 0 0, v0xe334f0_0;
v0xe67840_0 .alias "b", 0 0, v0xe68b50_0;
v0xe678c0_0 .alias "carryin", 0 0, v0xe330e0_0;
v0xe67940_0 .alias "carryout", 0 0, v0xe33180_0;
v0xe679c0_0 .net "nco", 0 0, L_0xf39ce0; 1 drivers
v0xe67aa0_0 .alias "sum", 0 0, v0xe68c30_0;
S_0xe66e70 .scope module, "xor_1" "xor_1bit" 4 13, 5 34, S_0xe667e0;
 .timescale 0 0;
L_0xf38dd0/d .functor NAND 1, L_0xf38420, L_0xf38c60, C4<1>, C4<1>;
L_0xf38dd0 .delay (20,20,20) L_0xf38dd0/d;
L_0xf38e90/d .functor NOR 1, L_0xf38420, L_0xf38c60, C4<0>, C4<0>;
L_0xf38e90 .delay (20,20,20) L_0xf38e90/d;
L_0xf38f70/d .functor NOT 1, L_0xf38e90, C4<0>, C4<0>, C4<0>;
L_0xf38f70 .delay (10,10,10) L_0xf38f70/d;
L_0xf39080/d .functor NAND 1, L_0xf38f70, L_0xf38dd0, C4<1>, C4<1>;
L_0xf39080 .delay (20,20,20) L_0xf39080/d;
L_0xf391e0/d .functor NOT 1, L_0xf39080, C4<0>, C4<0>, C4<0>;
L_0xf391e0 .delay (10,10,10) L_0xf391e0/d;
v0xe66f60_0 .alias "a", 0 0, v0xe334f0_0;
v0xe67000_0 .alias "b", 0 0, v0xe68b50_0;
v0xe670a0_0 .net "nand_ab", 0 0, L_0xf38dd0; 1 drivers
v0xe67140_0 .net "nor_ab", 0 0, L_0xf38e90; 1 drivers
v0xe671c0_0 .net "nxor_ab", 0 0, L_0xf39080; 1 drivers
v0xe67260_0 .net "or_ab", 0 0, L_0xf38f70; 1 drivers
v0xe67340_0 .alias "result", 0 0, v0xe67620_0;
S_0xe668d0 .scope module, "xor_2" "xor_1bit" 4 14, 5 34, S_0xe667e0;
 .timescale 0 0;
L_0xf392f0/d .functor NAND 1, L_0xf391e0, L_0xf3e160, C4<1>, C4<1>;
L_0xf392f0 .delay (20,20,20) L_0xf392f0/d;
L_0xf39440/d .functor NOR 1, L_0xf391e0, L_0xf3e160, C4<0>, C4<0>;
L_0xf39440 .delay (20,20,20) L_0xf39440/d;
L_0xf395b0/d .functor NOT 1, L_0xf39440, C4<0>, C4<0>, C4<0>;
L_0xf395b0 .delay (10,10,10) L_0xf395b0/d;
L_0xf39670/d .functor NAND 1, L_0xf395b0, L_0xf392f0, C4<1>, C4<1>;
L_0xf39670 .delay (20,20,20) L_0xf39670/d;
L_0xf39780/d .functor NOT 1, L_0xf39670, C4<0>, C4<0>, C4<0>;
L_0xf39780 .delay (10,10,10) L_0xf39780/d;
v0xe669c0_0 .alias "a", 0 0, v0xe67620_0;
v0xe66a60_0 .alias "b", 0 0, v0xe330e0_0;
v0xe66b00_0 .net "nand_ab", 0 0, L_0xf392f0; 1 drivers
v0xe66ba0_0 .net "nor_ab", 0 0, L_0xf39440; 1 drivers
v0xe66c20_0 .net "nxor_ab", 0 0, L_0xf39670; 1 drivers
v0xe66cc0_0 .net "or_ab", 0 0, L_0xf395b0; 1 drivers
v0xe66da0_0 .alias "result", 0 0, v0xe68c30_0;
S_0xe66290 .scope module, "xor_gate" "xor_1bit" 2 35, 5 34, S_0xe62550;
 .timescale 0 0;
L_0xf39fe0/d .functor NAND 1, L_0xf38420, L_0xf384c0, C4<1>, C4<1>;
L_0xf39fe0 .delay (20,20,20) L_0xf39fe0/d;
L_0xf3a0a0/d .functor NOR 1, L_0xf38420, L_0xf384c0, C4<0>, C4<0>;
L_0xf3a0a0 .delay (20,20,20) L_0xf3a0a0/d;
L_0xf3a230/d .functor NOT 1, L_0xf3a0a0, C4<0>, C4<0>, C4<0>;
L_0xf3a230 .delay (10,10,10) L_0xf3a230/d;
L_0xf3a320/d .functor NAND 1, L_0xf3a230, L_0xf39fe0, C4<1>, C4<1>;
L_0xf3a320 .delay (20,20,20) L_0xf3a320/d;
L_0xf3a480/d .functor NOT 1, L_0xf3a320, C4<0>, C4<0>, C4<0>;
L_0xf3a480 .delay (10,10,10) L_0xf3a480/d;
v0xe66380_0 .alias "a", 0 0, v0xe334f0_0;
v0xe66400_0 .alias "b", 0 0, v0xe68940_0;
v0xe664d0_0 .net "nand_ab", 0 0, L_0xf39fe0; 1 drivers
v0xe66550_0 .net "nor_ab", 0 0, L_0xf3a0a0; 1 drivers
v0xe665d0_0 .net "nxor_ab", 0 0, L_0xf3a320; 1 drivers
v0xe66650_0 .net "or_ab", 0 0, L_0xf3a230; 1 drivers
v0xe66710_0 .alias "result", 0 0, v0xe68fd0_0;
S_0xe656a0 .scope module, "nand_and_gate" "nand_and_1bit" 2 36, 5 18, S_0xe62550;
 .timescale 0 0;
L_0xf3a5d0/d .functor NAND 1, L_0xf38420, L_0xf384c0, C4<1>, C4<1>;
L_0xf3a5d0 .delay (20,20,20) L_0xf3a5d0/d;
L_0xf3a700/d .functor NOT 1, L_0xf3a5d0, C4<0>, C4<0>, C4<0>;
L_0xf3a700 .delay (10,10,10) L_0xf3a700/d;
v0xe65f10_0 .alias "a", 0 0, v0xe334f0_0;
v0xe65fb0_0 .net "and_ab", 0 0, L_0xf3a700; 1 drivers
v0xe66030_0 .alias "b", 0 0, v0xe68940_0;
v0xe660b0_0 .net "nand_ab", 0 0, L_0xf3a5d0; 1 drivers
v0xe66190_0 .alias "othercontrolsignal", 0 0, v0xecf710_0;
v0xe66210_0 .alias "result", 0 0, v0xe68d40_0;
S_0xe65790 .scope module, "mux_1" "mux_1bit" 5 30, 3 2, S_0xe656a0;
 .timescale 0 0;
L_0xf3a850/d .functor NAND 1, L_0xf3a700, v0xe68730_0, C4<1>, C4<1>;
L_0xf3a850 .delay (20,20,20) L_0xf3a850/d;
L_0xf3a910/d .functor NOT 1, L_0xf3a850, C4<0>, C4<0>, C4<0>;
L_0xf3a910 .delay (10,10,10) L_0xf3a910/d;
L_0xf3aa40/d .functor NOT 1, v0xe68730_0, C4<0>, C4<0>, C4<0>;
L_0xf3aa40 .delay (10,10,10) L_0xf3aa40/d;
L_0xf3ab00/d .functor NAND 1, L_0xf3a5d0, L_0xf3aa40, C4<1>, C4<1>;
L_0xf3ab00 .delay (20,20,20) L_0xf3ab00/d;
L_0xf3ac50/d .functor NOT 1, L_0xf3ab00, C4<0>, C4<0>, C4<0>;
L_0xf3ac50 .delay (10,10,10) L_0xf3ac50/d;
L_0xf3ad40/d .functor NOR 1, L_0xf3ac50, L_0xf3a910, C4<0>, C4<0>;
L_0xf3ad40 .delay (20,20,20) L_0xf3ad40/d;
L_0xf3aee0/d .functor NOT 1, L_0xf3ad40, C4<0>, C4<0>, C4<0>;
L_0xf3aee0 .delay (10,10,10) L_0xf3aee0/d;
v0xe65880_0 .net "and_in0ncom", 0 0, L_0xf3ac50; 1 drivers
v0xe65900_0 .net "and_in1com", 0 0, L_0xf3a910; 1 drivers
v0xe65980_0 .alias "in0", 0 0, v0xe660b0_0;
v0xe65a20_0 .alias "in1", 0 0, v0xe65fb0_0;
v0xe65aa0_0 .net "nand_in0ncom", 0 0, L_0xf3ab00; 1 drivers
v0xe65b40_0 .net "nand_in1com", 0 0, L_0xf3a850; 1 drivers
v0xe65c20_0 .net "ncom", 0 0, L_0xf3aa40; 1 drivers
v0xe65cc0_0 .net "nor_wire", 0 0, L_0xf3ad40; 1 drivers
v0xe65d60_0 .alias "result", 0 0, v0xe68d40_0;
v0xe65e30_0 .alias "sel0", 0 0, v0xecf710_0;
S_0xe64c00 .scope module, "nor_or_gate" "nor_or_1bit" 2 37, 5 2, S_0xe62550;
 .timescale 0 0;
L_0xf3b010/d .functor NOR 1, L_0xf38420, L_0xf384c0, C4<0>, C4<0>;
L_0xf3b010 .delay (20,20,20) L_0xf3b010/d;
L_0xf3b140/d .functor NOT 1, L_0xf3b010, C4<0>, C4<0>, C4<0>;
L_0xf3b140 .delay (10,10,10) L_0xf3b140/d;
v0xe65380_0 .alias "a", 0 0, v0xe334f0_0;
v0xe65400_0 .alias "b", 0 0, v0xe68940_0;
v0xe654a0_0 .net "nor_ab", 0 0, L_0xf3b010; 1 drivers
v0xe65520_0 .net "or_ab", 0 0, L_0xf3b140; 1 drivers
v0xe655a0_0 .alias "othercontrolsignal", 0 0, v0xecf710_0;
v0xe65620_0 .alias "result", 0 0, v0xe68ec0_0;
S_0xe64cf0 .scope module, "mux_1" "mux_1bit" 5 14, 3 2, S_0xe64c00;
 .timescale 0 0;
L_0xf3b290/d .functor NAND 1, L_0xf3b140, v0xe68730_0, C4<1>, C4<1>;
L_0xf3b290 .delay (20,20,20) L_0xf3b290/d;
L_0xf3b350/d .functor NOT 1, L_0xf3b290, C4<0>, C4<0>, C4<0>;
L_0xf3b350 .delay (10,10,10) L_0xf3b350/d;
L_0xf3b480/d .functor NOT 1, v0xe68730_0, C4<0>, C4<0>, C4<0>;
L_0xf3b480 .delay (10,10,10) L_0xf3b480/d;
L_0xf3b540/d .functor NAND 1, L_0xf3b010, L_0xf3b480, C4<1>, C4<1>;
L_0xf3b540 .delay (20,20,20) L_0xf3b540/d;
L_0xf3b690/d .functor NOT 1, L_0xf3b540, C4<0>, C4<0>, C4<0>;
L_0xf3b690 .delay (10,10,10) L_0xf3b690/d;
L_0xf3b780/d .functor NOR 1, L_0xf3b690, L_0xf3b350, C4<0>, C4<0>;
L_0xf3b780 .delay (20,20,20) L_0xf3b780/d;
L_0xf3b920/d .functor NOT 1, L_0xf3b780, C4<0>, C4<0>, C4<0>;
L_0xf3b920 .delay (10,10,10) L_0xf3b920/d;
v0xe64de0_0 .net "and_in0ncom", 0 0, L_0xf3b690; 1 drivers
v0xe64e60_0 .net "and_in1com", 0 0, L_0xf3b350; 1 drivers
v0xe64ee0_0 .alias "in0", 0 0, v0xe654a0_0;
v0xe64f60_0 .alias "in1", 0 0, v0xe65520_0;
v0xe64fe0_0 .net "nand_in0ncom", 0 0, L_0xf3b540; 1 drivers
v0xe65060_0 .net "nand_in1com", 0 0, L_0xf3b290; 1 drivers
v0xe650e0_0 .net "ncom", 0 0, L_0xf3b480; 1 drivers
v0xe65160_0 .net "nor_wire", 0 0, L_0xf3b780; 1 drivers
v0xe65230_0 .alias "result", 0 0, v0xe68ec0_0;
v0xe65300_0 .alias "sel0", 0 0, v0xecf710_0;
S_0xe62640 .scope module, "mainMux" "mux_alu" 2 39, 3 22, S_0xe62550;
 .timescale 0 0;
v0xe64450_0 .alias "in0", 0 0, v0xe68c30_0;
v0xe64500_0 .alias "in1", 0 0, v0xe68fd0_0;
v0xe645b0_0 .alias "in2", 0 0, v0xe68d40_0;
v0xe64660_0 .alias "in3", 0 0, v0xe68ec0_0;
v0xe64740_0 .net "in4", 0 0, C4<0>; 1 drivers
v0xe647f0_0 .alias "result", 0 0, v0xe68ad0_0;
v0xe64870_0 .net "sel0", 0 0, L_0xf3da40; 1 drivers
v0xe648f0_0 .net "sel1", 0 0, L_0xf3dae0; 1 drivers
v0xe64970_0 .net "sel2", 0 0, L_0xf3dc10; 1 drivers
v0xe64a20_0 .net "w0", 0 0, L_0xf3c0e0; 1 drivers
v0xe64b00_0 .net "w1", 0 0, L_0xf3c860; 1 drivers
v0xe64b80_0 .net "w2", 0 0, L_0xf3d0b0; 1 drivers
S_0xe63d00 .scope module, "mux00" "mux_1bit" 3 37, 3 2, S_0xe62640;
 .timescale 0 0;
L_0xf3ba50/d .functor NAND 1, L_0xf3a480, L_0xf3da40, C4<1>, C4<1>;
L_0xf3ba50 .delay (20,20,20) L_0xf3ba50/d;
L_0xf3bb10/d .functor NOT 1, L_0xf3ba50, C4<0>, C4<0>, C4<0>;
L_0xf3bb10 .delay (10,10,10) L_0xf3bb10/d;
L_0xf3bc40/d .functor NOT 1, L_0xf3da40, C4<0>, C4<0>, C4<0>;
L_0xf3bc40 .delay (10,10,10) L_0xf3bc40/d;
L_0xf3bd90/d .functor NAND 1, L_0xf39780, L_0xf3bc40, C4<1>, C4<1>;
L_0xf3bd90 .delay (20,20,20) L_0xf3bd90/d;
L_0xf3be50/d .functor NOT 1, L_0xf3bd90, C4<0>, C4<0>, C4<0>;
L_0xf3be50 .delay (10,10,10) L_0xf3be50/d;
L_0xf3bf40/d .functor NOR 1, L_0xf3be50, L_0xf3bb10, C4<0>, C4<0>;
L_0xf3bf40 .delay (20,20,20) L_0xf3bf40/d;
L_0xf3c0e0/d .functor NOT 1, L_0xf3bf40, C4<0>, C4<0>, C4<0>;
L_0xf3c0e0 .delay (10,10,10) L_0xf3c0e0/d;
v0xe63df0_0 .net "and_in0ncom", 0 0, L_0xf3be50; 1 drivers
v0xe63eb0_0 .net "and_in1com", 0 0, L_0xf3bb10; 1 drivers
v0xe63f50_0 .alias "in0", 0 0, v0xe68c30_0;
v0xe63ff0_0 .alias "in1", 0 0, v0xe68fd0_0;
v0xe64070_0 .net "nand_in0ncom", 0 0, L_0xf3bd90; 1 drivers
v0xe64110_0 .net "nand_in1com", 0 0, L_0xf3ba50; 1 drivers
v0xe641b0_0 .net "ncom", 0 0, L_0xf3bc40; 1 drivers
v0xe64250_0 .net "nor_wire", 0 0, L_0xf3bf40; 1 drivers
v0xe642f0_0 .alias "result", 0 0, v0xe64a20_0;
v0xe64370_0 .alias "sel0", 0 0, v0xe64870_0;
S_0xe635b0 .scope module, "mux01" "mux_1bit" 3 38, 3 2, S_0xe62640;
 .timescale 0 0;
L_0xf3c210/d .functor NAND 1, L_0xf3b920, L_0xf3da40, C4<1>, C4<1>;
L_0xf3c210 .delay (20,20,20) L_0xf3c210/d;
L_0xf3c2d0/d .functor NOT 1, L_0xf3c210, C4<0>, C4<0>, C4<0>;
L_0xf3c2d0 .delay (10,10,10) L_0xf3c2d0/d;
L_0xf3c400/d .functor NOT 1, L_0xf3da40, C4<0>, C4<0>, C4<0>;
L_0xf3c400 .delay (10,10,10) L_0xf3c400/d;
L_0xf3c4c0/d .functor NAND 1, L_0xf3aee0, L_0xf3c400, C4<1>, C4<1>;
L_0xf3c4c0 .delay (20,20,20) L_0xf3c4c0/d;
L_0xf3c5d0/d .functor NOT 1, L_0xf3c4c0, C4<0>, C4<0>, C4<0>;
L_0xf3c5d0 .delay (10,10,10) L_0xf3c5d0/d;
L_0xf3c6c0/d .functor NOR 1, L_0xf3c5d0, L_0xf3c2d0, C4<0>, C4<0>;
L_0xf3c6c0 .delay (20,20,20) L_0xf3c6c0/d;
L_0xf3c860/d .functor NOT 1, L_0xf3c6c0, C4<0>, C4<0>, C4<0>;
L_0xf3c860 .delay (10,10,10) L_0xf3c860/d;
v0xe636a0_0 .net "and_in0ncom", 0 0, L_0xf3c5d0; 1 drivers
v0xe63760_0 .net "and_in1com", 0 0, L_0xf3c2d0; 1 drivers
v0xe63800_0 .alias "in0", 0 0, v0xe68d40_0;
v0xe638a0_0 .alias "in1", 0 0, v0xe68ec0_0;
v0xe63920_0 .net "nand_in0ncom", 0 0, L_0xf3c4c0; 1 drivers
v0xe639c0_0 .net "nand_in1com", 0 0, L_0xf3c210; 1 drivers
v0xe63a60_0 .net "ncom", 0 0, L_0xf3c400; 1 drivers
v0xe63b00_0 .net "nor_wire", 0 0, L_0xf3c6c0; 1 drivers
v0xe63ba0_0 .alias "result", 0 0, v0xe64b00_0;
v0xe63c20_0 .alias "sel0", 0 0, v0xe64870_0;
S_0xe62e60 .scope module, "mux1" "mux_1bit" 3 39, 3 2, S_0xe62640;
 .timescale 0 0;
L_0xf3c990/d .functor NAND 1, L_0xf3c860, L_0xf3dae0, C4<1>, C4<1>;
L_0xf3c990 .delay (20,20,20) L_0xf3c990/d;
L_0xf3cae0/d .functor NOT 1, L_0xf3c990, C4<0>, C4<0>, C4<0>;
L_0xf3cae0 .delay (10,10,10) L_0xf3cae0/d;
L_0xf3cc10/d .functor NOT 1, L_0xf3dae0, C4<0>, C4<0>, C4<0>;
L_0xf3cc10 .delay (10,10,10) L_0xf3cc10/d;
L_0xf3ccd0/d .functor NAND 1, L_0xf3c0e0, L_0xf3cc10, C4<1>, C4<1>;
L_0xf3ccd0 .delay (20,20,20) L_0xf3ccd0/d;
L_0xf3ce20/d .functor NOT 1, L_0xf3ccd0, C4<0>, C4<0>, C4<0>;
L_0xf3ce20 .delay (10,10,10) L_0xf3ce20/d;
L_0xf3cf10/d .functor NOR 1, L_0xf3ce20, L_0xf3cae0, C4<0>, C4<0>;
L_0xf3cf10 .delay (20,20,20) L_0xf3cf10/d;
L_0xf3d0b0/d .functor NOT 1, L_0xf3cf10, C4<0>, C4<0>, C4<0>;
L_0xf3d0b0 .delay (10,10,10) L_0xf3d0b0/d;
v0xe62f50_0 .net "and_in0ncom", 0 0, L_0xf3ce20; 1 drivers
v0xe63010_0 .net "and_in1com", 0 0, L_0xf3cae0; 1 drivers
v0xe630b0_0 .alias "in0", 0 0, v0xe64a20_0;
v0xe63150_0 .alias "in1", 0 0, v0xe64b00_0;
v0xe631d0_0 .net "nand_in0ncom", 0 0, L_0xf3ccd0; 1 drivers
v0xe63270_0 .net "nand_in1com", 0 0, L_0xf3c990; 1 drivers
v0xe63310_0 .net "ncom", 0 0, L_0xf3cc10; 1 drivers
v0xe633b0_0 .net "nor_wire", 0 0, L_0xf3cf10; 1 drivers
v0xe63450_0 .alias "result", 0 0, v0xe64b80_0;
v0xe634d0_0 .alias "sel0", 0 0, v0xe648f0_0;
S_0xe62730 .scope module, "mux2" "mux_1bit" 3 40, 3 2, S_0xe62640;
 .timescale 0 0;
L_0xf3d1e0/d .functor NAND 1, C4<0>, L_0xf3dc10, C4<1>, C4<1>;
L_0xf3d1e0 .delay (20,20,20) L_0xf3d1e0/d;
L_0xf3d340/d .functor NOT 1, L_0xf3d1e0, C4<0>, C4<0>, C4<0>;
L_0xf3d340 .delay (10,10,10) L_0xf3d340/d;
L_0xf3d470/d .functor NOT 1, L_0xf3dc10, C4<0>, C4<0>, C4<0>;
L_0xf3d470 .delay (10,10,10) L_0xf3d470/d;
L_0xf3d530/d .functor NAND 1, L_0xf3d0b0, L_0xf3d470, C4<1>, C4<1>;
L_0xf3d530 .delay (20,20,20) L_0xf3d530/d;
L_0xf3d680/d .functor NOT 1, L_0xf3d530, C4<0>, C4<0>, C4<0>;
L_0xf3d680 .delay (10,10,10) L_0xf3d680/d;
L_0xf3d770/d .functor NOR 1, L_0xf3d680, L_0xf3d340, C4<0>, C4<0>;
L_0xf3d770 .delay (20,20,20) L_0xf3d770/d;
L_0xf3d910/d .functor NOT 1, L_0xf3d770, C4<0>, C4<0>, C4<0>;
L_0xf3d910 .delay (10,10,10) L_0xf3d910/d;
v0xe62820_0 .net "and_in0ncom", 0 0, L_0xf3d680; 1 drivers
v0xe628a0_0 .net "and_in1com", 0 0, L_0xf3d340; 1 drivers
v0xe62940_0 .alias "in0", 0 0, v0xe64b80_0;
v0xe629e0_0 .alias "in1", 0 0, v0xe64740_0;
v0xe62a60_0 .net "nand_in0ncom", 0 0, L_0xf3d530; 1 drivers
v0xe62b00_0 .net "nand_in1com", 0 0, L_0xf3d1e0; 1 drivers
v0xe62be0_0 .net "ncom", 0 0, L_0xf3d470; 1 drivers
v0xe62c80_0 .net "nor_wire", 0 0, L_0xf3d770; 1 drivers
v0xe62d20_0 .alias "result", 0 0, v0xe68ad0_0;
v0xe62dc0_0 .alias "sel0", 0 0, v0xe64970_0;
S_0xe5baa0 .scope generate, "ALU4[15]" "ALU4[15]" 2 65, 2 65, S_0xc56b50;
 .timescale 0 0;
P_0xe5a478 .param/l "i" 2 65, +C4<01111>;
S_0xe5bbd0 .scope module, "_alu" "ALU_1bit" 2 66, 2 16, S_0xe5baa0;
 .timescale 0 0;
L_0xf3df30/d .functor NOT 1, L_0xf3e2a0, C4<0>, C4<0>, C4<0>;
L_0xf3df30 .delay (10,10,10) L_0xf3df30/d;
v0xe61920_0 .net "carryin", 0 0, L_0xf3e340; 1 drivers
v0xe619c0_0 .net "carryout", 0 0, L_0xf3fa90; 1 drivers
v0xe61a40_0 .alias "invertB", 0 0, v0xecf510_0;
v0xe61ac0_0 .alias "muxIndex", 2 0, v0xecf590_0;
v0xe61b40_0 .net "notB", 0 0, L_0xf3df30; 1 drivers
v0xe61bc0_0 .net "operandA", 0 0, L_0xf3e200; 1 drivers
v0xe61c40_0 .net "operandB", 0 0, L_0xf3e2a0; 1 drivers
v0xe61d50_0 .alias "othercontrolsignal", 0 0, v0xecf710_0;
v0xe61dd0_0 .net "result", 0 0, L_0xf43580; 1 drivers
v0xe61ea0_0 .net "trueB", 0 0, L_0xf3e8d0; 1 drivers
v0xe61f80_0 .net "wAddSub", 0 0, L_0xf3f3f0; 1 drivers
v0xe62090_0 .net "wNandAnd", 0 0, L_0xf40b50; 1 drivers
v0xe62210_0 .net "wNorOr", 0 0, L_0xf41590; 1 drivers
v0xe62320_0 .net "wXor", 0 0, L_0xf400f0; 1 drivers
L_0xf436b0 .part v0xecef00_0, 0, 1;
L_0xf43750 .part v0xecef00_0, 1, 1;
L_0xf43880 .part v0xecef00_0, 2, 1;
S_0xe611a0 .scope module, "mux_invertB" "mux_1bit" 2 31, 3 2, S_0xe5bbd0;
 .timescale 0 0;
L_0xf3e030/d .functor NAND 1, L_0xf3df30, v0xecee80_0, C4<1>, C4<1>;
L_0xf3e030 .delay (20,20,20) L_0xf3e030/d;
L_0xf3e440/d .functor NOT 1, L_0xf3e030, C4<0>, C4<0>, C4<0>;
L_0xf3e440 .delay (10,10,10) L_0xf3e440/d;
L_0xf3e4c0/d .functor NOT 1, v0xecee80_0, C4<0>, C4<0>, C4<0>;
L_0xf3e4c0 .delay (10,10,10) L_0xf3e4c0/d;
L_0xf3e580/d .functor NAND 1, L_0xf3e2a0, L_0xf3e4c0, C4<1>, C4<1>;
L_0xf3e580 .delay (20,20,20) L_0xf3e580/d;
L_0xf3e640/d .functor NOT 1, L_0xf3e580, C4<0>, C4<0>, C4<0>;
L_0xf3e640 .delay (10,10,10) L_0xf3e640/d;
L_0xf3e730/d .functor NOR 1, L_0xf3e640, L_0xf3e440, C4<0>, C4<0>;
L_0xf3e730 .delay (20,20,20) L_0xf3e730/d;
L_0xf3e8d0/d .functor NOT 1, L_0xf3e730, C4<0>, C4<0>, C4<0>;
L_0xf3e8d0 .delay (10,10,10) L_0xf3e8d0/d;
v0xe61290_0 .net "and_in0ncom", 0 0, L_0xf3e640; 1 drivers
v0xe61350_0 .net "and_in1com", 0 0, L_0xf3e440; 1 drivers
v0xe613f0_0 .alias "in0", 0 0, v0xe61c40_0;
v0xe61470_0 .alias "in1", 0 0, v0xe61b40_0;
v0xe614f0_0 .net "nand_in0ncom", 0 0, L_0xf3e580; 1 drivers
v0xe61590_0 .net "nand_in1com", 0 0, L_0xf3e030; 1 drivers
v0xe61630_0 .net "ncom", 0 0, L_0xf3e4c0; 1 drivers
v0xe616d0_0 .net "nor_wire", 0 0, L_0xf3e730; 1 drivers
v0xe61770_0 .alias "result", 0 0, v0xe61ea0_0;
v0xe61840_0 .alias "sel0", 0 0, v0xecf510_0;
S_0xe5fe60 .scope module, "adder" "adder_1bit" 2 34, 4 2, S_0xe5bbd0;
 .timescale 0 0;
L_0xf3f500/d .functor NAND 1, L_0xf3e200, L_0xf3e8d0, C4<1>, C4<1>;
L_0xf3f500 .delay (20,20,20) L_0xf3f500/d;
L_0xf3f670/d .functor NOT 1, L_0xf3f500, C4<0>, C4<0>, C4<0>;
L_0xf3f670 .delay (10,10,10) L_0xf3f670/d;
L_0xf3f780/d .functor NAND 1, L_0xf3e340, L_0xf3ee50, C4<1>, C4<1>;
L_0xf3f780 .delay (20,20,20) L_0xf3f780/d;
L_0xf3f840/d .functor NOT 1, L_0xf3f780, C4<0>, C4<0>, C4<0>;
L_0xf3f840 .delay (10,10,10) L_0xf3f840/d;
L_0xf3f950/d .functor NOR 1, L_0xf3f840, L_0xf3f670, C4<0>, C4<0>;
L_0xf3f950 .delay (20,20,20) L_0xf3f950/d;
L_0xf3fa90/d .functor NOT 1, L_0xf3f950, C4<0>, C4<0>, C4<0>;
L_0xf3fa90 .delay (10,10,10) L_0xf3fa90/d;
v0xe60a40_0 .net "And_AB", 0 0, L_0xf3f670; 1 drivers
v0xe60ae0_0 .net "And_XorAB_C", 0 0, L_0xf3f840; 1 drivers
v0xe60b80_0 .net "Nand_AB", 0 0, L_0xf3f500; 1 drivers
v0xe60c20_0 .net "Nand_XorAB_C", 0 0, L_0xf3f780; 1 drivers
v0xe60ca0_0 .net "Xor_AB", 0 0, L_0xf3ee50; 1 drivers
v0xe60d70_0 .alias "a", 0 0, v0xe61bc0_0;
v0xe60ec0_0 .alias "b", 0 0, v0xe61ea0_0;
v0xe60f40_0 .alias "carryin", 0 0, v0xe61920_0;
v0xe60fc0_0 .alias "carryout", 0 0, v0xe619c0_0;
v0xe61040_0 .net "nco", 0 0, L_0xf3f950; 1 drivers
v0xe61120_0 .alias "sum", 0 0, v0xe61f80_0;
S_0xe604f0 .scope module, "xor_1" "xor_1bit" 4 13, 5 34, S_0xe5fe60;
 .timescale 0 0;
L_0xf3ea40/d .functor NAND 1, L_0xf3e200, L_0xf3e8d0, C4<1>, C4<1>;
L_0xf3ea40 .delay (20,20,20) L_0xf3ea40/d;
L_0xf3eb00/d .functor NOR 1, L_0xf3e200, L_0xf3e8d0, C4<0>, C4<0>;
L_0xf3eb00 .delay (20,20,20) L_0xf3eb00/d;
L_0xf3ebe0/d .functor NOT 1, L_0xf3eb00, C4<0>, C4<0>, C4<0>;
L_0xf3ebe0 .delay (10,10,10) L_0xf3ebe0/d;
L_0xf3ecf0/d .functor NAND 1, L_0xf3ebe0, L_0xf3ea40, C4<1>, C4<1>;
L_0xf3ecf0 .delay (20,20,20) L_0xf3ecf0/d;
L_0xf3ee50/d .functor NOT 1, L_0xf3ecf0, C4<0>, C4<0>, C4<0>;
L_0xf3ee50 .delay (10,10,10) L_0xf3ee50/d;
v0xe605e0_0 .alias "a", 0 0, v0xe61bc0_0;
v0xe60680_0 .alias "b", 0 0, v0xe61ea0_0;
v0xe60720_0 .net "nand_ab", 0 0, L_0xf3ea40; 1 drivers
v0xe607c0_0 .net "nor_ab", 0 0, L_0xf3eb00; 1 drivers
v0xe60840_0 .net "nxor_ab", 0 0, L_0xf3ecf0; 1 drivers
v0xe608e0_0 .net "or_ab", 0 0, L_0xf3ebe0; 1 drivers
v0xe609c0_0 .alias "result", 0 0, v0xe60ca0_0;
S_0xe5ff50 .scope module, "xor_2" "xor_1bit" 4 14, 5 34, S_0xe5fe60;
 .timescale 0 0;
L_0xf3ef60/d .functor NAND 1, L_0xf3ee50, L_0xf3e340, C4<1>, C4<1>;
L_0xf3ef60 .delay (20,20,20) L_0xf3ef60/d;
L_0xf3f0b0/d .functor NOR 1, L_0xf3ee50, L_0xf3e340, C4<0>, C4<0>;
L_0xf3f0b0 .delay (20,20,20) L_0xf3f0b0/d;
L_0xf3f220/d .functor NOT 1, L_0xf3f0b0, C4<0>, C4<0>, C4<0>;
L_0xf3f220 .delay (10,10,10) L_0xf3f220/d;
L_0xf3f2e0/d .functor NAND 1, L_0xf3f220, L_0xf3ef60, C4<1>, C4<1>;
L_0xf3f2e0 .delay (20,20,20) L_0xf3f2e0/d;
L_0xf3f3f0/d .functor NOT 1, L_0xf3f2e0, C4<0>, C4<0>, C4<0>;
L_0xf3f3f0 .delay (10,10,10) L_0xf3f3f0/d;
v0xe60040_0 .alias "a", 0 0, v0xe60ca0_0;
v0xe600e0_0 .alias "b", 0 0, v0xe61920_0;
v0xe60180_0 .net "nand_ab", 0 0, L_0xf3ef60; 1 drivers
v0xe60220_0 .net "nor_ab", 0 0, L_0xf3f0b0; 1 drivers
v0xe602a0_0 .net "nxor_ab", 0 0, L_0xf3f2e0; 1 drivers
v0xe60340_0 .net "or_ab", 0 0, L_0xf3f220; 1 drivers
v0xe60420_0 .alias "result", 0 0, v0xe61f80_0;
S_0xe5f910 .scope module, "xor_gate" "xor_1bit" 2 35, 5 34, S_0xe5bbd0;
 .timescale 0 0;
L_0xf3fc50/d .functor NAND 1, L_0xf3e200, L_0xf3e2a0, C4<1>, C4<1>;
L_0xf3fc50 .delay (20,20,20) L_0xf3fc50/d;
L_0xf3fd10/d .functor NOR 1, L_0xf3e200, L_0xf3e2a0, C4<0>, C4<0>;
L_0xf3fd10 .delay (20,20,20) L_0xf3fd10/d;
L_0xf3fea0/d .functor NOT 1, L_0xf3fd10, C4<0>, C4<0>, C4<0>;
L_0xf3fea0 .delay (10,10,10) L_0xf3fea0/d;
L_0xf3ff90/d .functor NAND 1, L_0xf3fea0, L_0xf3fc50, C4<1>, C4<1>;
L_0xf3ff90 .delay (20,20,20) L_0xf3ff90/d;
L_0xf400f0/d .functor NOT 1, L_0xf3ff90, C4<0>, C4<0>, C4<0>;
L_0xf400f0 .delay (10,10,10) L_0xf400f0/d;
v0xe5fa00_0 .alias "a", 0 0, v0xe61bc0_0;
v0xe5fa80_0 .alias "b", 0 0, v0xe61c40_0;
v0xe5fb50_0 .net "nand_ab", 0 0, L_0xf3fc50; 1 drivers
v0xe5fbd0_0 .net "nor_ab", 0 0, L_0xf3fd10; 1 drivers
v0xe5fc50_0 .net "nxor_ab", 0 0, L_0xf3ff90; 1 drivers
v0xe5fcd0_0 .net "or_ab", 0 0, L_0xf3fea0; 1 drivers
v0xe5fd90_0 .alias "result", 0 0, v0xe62320_0;
S_0xe5ed20 .scope module, "nand_and_gate" "nand_and_1bit" 2 36, 5 18, S_0xe5bbd0;
 .timescale 0 0;
L_0xf40240/d .functor NAND 1, L_0xf3e200, L_0xf3e2a0, C4<1>, C4<1>;
L_0xf40240 .delay (20,20,20) L_0xf40240/d;
L_0xf40370/d .functor NOT 1, L_0xf40240, C4<0>, C4<0>, C4<0>;
L_0xf40370 .delay (10,10,10) L_0xf40370/d;
v0xe5f590_0 .alias "a", 0 0, v0xe61bc0_0;
v0xe5f630_0 .net "and_ab", 0 0, L_0xf40370; 1 drivers
v0xe5f6b0_0 .alias "b", 0 0, v0xe61c40_0;
v0xe5f730_0 .net "nand_ab", 0 0, L_0xf40240; 1 drivers
v0xe5f810_0 .alias "othercontrolsignal", 0 0, v0xecf710_0;
v0xe5f890_0 .alias "result", 0 0, v0xe62090_0;
S_0xe5ee10 .scope module, "mux_1" "mux_1bit" 5 30, 3 2, S_0xe5ed20;
 .timescale 0 0;
L_0xf404c0/d .functor NAND 1, L_0xf40370, v0xe68730_0, C4<1>, C4<1>;
L_0xf404c0 .delay (20,20,20) L_0xf404c0/d;
L_0xf40580/d .functor NOT 1, L_0xf404c0, C4<0>, C4<0>, C4<0>;
L_0xf40580 .delay (10,10,10) L_0xf40580/d;
L_0xf406b0/d .functor NOT 1, v0xe68730_0, C4<0>, C4<0>, C4<0>;
L_0xf406b0 .delay (10,10,10) L_0xf406b0/d;
L_0xf40770/d .functor NAND 1, L_0xf40240, L_0xf406b0, C4<1>, C4<1>;
L_0xf40770 .delay (20,20,20) L_0xf40770/d;
L_0xf408c0/d .functor NOT 1, L_0xf40770, C4<0>, C4<0>, C4<0>;
L_0xf408c0 .delay (10,10,10) L_0xf408c0/d;
L_0xf409b0/d .functor NOR 1, L_0xf408c0, L_0xf40580, C4<0>, C4<0>;
L_0xf409b0 .delay (20,20,20) L_0xf409b0/d;
L_0xf40b50/d .functor NOT 1, L_0xf409b0, C4<0>, C4<0>, C4<0>;
L_0xf40b50 .delay (10,10,10) L_0xf40b50/d;
v0xe5ef00_0 .net "and_in0ncom", 0 0, L_0xf408c0; 1 drivers
v0xe5ef80_0 .net "and_in1com", 0 0, L_0xf40580; 1 drivers
v0xe5f000_0 .alias "in0", 0 0, v0xe5f730_0;
v0xe5f0a0_0 .alias "in1", 0 0, v0xe5f630_0;
v0xe5f120_0 .net "nand_in0ncom", 0 0, L_0xf40770; 1 drivers
v0xe5f1c0_0 .net "nand_in1com", 0 0, L_0xf404c0; 1 drivers
v0xe5f2a0_0 .net "ncom", 0 0, L_0xf406b0; 1 drivers
v0xe5f340_0 .net "nor_wire", 0 0, L_0xf409b0; 1 drivers
v0xe5f3e0_0 .alias "result", 0 0, v0xe62090_0;
v0xe5f4b0_0 .alias "sel0", 0 0, v0xecf710_0;
S_0xe5e280 .scope module, "nor_or_gate" "nor_or_1bit" 2 37, 5 2, S_0xe5bbd0;
 .timescale 0 0;
L_0xf40c80/d .functor NOR 1, L_0xf3e200, L_0xf3e2a0, C4<0>, C4<0>;
L_0xf40c80 .delay (20,20,20) L_0xf40c80/d;
L_0xf40db0/d .functor NOT 1, L_0xf40c80, C4<0>, C4<0>, C4<0>;
L_0xf40db0 .delay (10,10,10) L_0xf40db0/d;
v0xe5ea00_0 .alias "a", 0 0, v0xe61bc0_0;
v0xe5ea80_0 .alias "b", 0 0, v0xe61c40_0;
v0xe5eb20_0 .net "nor_ab", 0 0, L_0xf40c80; 1 drivers
v0xe5eba0_0 .net "or_ab", 0 0, L_0xf40db0; 1 drivers
v0xe5ec20_0 .alias "othercontrolsignal", 0 0, v0xecf710_0;
v0xe5eca0_0 .alias "result", 0 0, v0xe62210_0;
S_0xe5e370 .scope module, "mux_1" "mux_1bit" 5 14, 3 2, S_0xe5e280;
 .timescale 0 0;
L_0xf40f00/d .functor NAND 1, L_0xf40db0, v0xe68730_0, C4<1>, C4<1>;
L_0xf40f00 .delay (20,20,20) L_0xf40f00/d;
L_0xf40fc0/d .functor NOT 1, L_0xf40f00, C4<0>, C4<0>, C4<0>;
L_0xf40fc0 .delay (10,10,10) L_0xf40fc0/d;
L_0xf410f0/d .functor NOT 1, v0xe68730_0, C4<0>, C4<0>, C4<0>;
L_0xf410f0 .delay (10,10,10) L_0xf410f0/d;
L_0xf411b0/d .functor NAND 1, L_0xf40c80, L_0xf410f0, C4<1>, C4<1>;
L_0xf411b0 .delay (20,20,20) L_0xf411b0/d;
L_0xf41300/d .functor NOT 1, L_0xf411b0, C4<0>, C4<0>, C4<0>;
L_0xf41300 .delay (10,10,10) L_0xf41300/d;
L_0xf413f0/d .functor NOR 1, L_0xf41300, L_0xf40fc0, C4<0>, C4<0>;
L_0xf413f0 .delay (20,20,20) L_0xf413f0/d;
L_0xf41590/d .functor NOT 1, L_0xf413f0, C4<0>, C4<0>, C4<0>;
L_0xf41590 .delay (10,10,10) L_0xf41590/d;
v0xe5e460_0 .net "and_in0ncom", 0 0, L_0xf41300; 1 drivers
v0xe5e4e0_0 .net "and_in1com", 0 0, L_0xf40fc0; 1 drivers
v0xe5e560_0 .alias "in0", 0 0, v0xe5eb20_0;
v0xe5e5e0_0 .alias "in1", 0 0, v0xe5eba0_0;
v0xe5e660_0 .net "nand_in0ncom", 0 0, L_0xf411b0; 1 drivers
v0xe5e6e0_0 .net "nand_in1com", 0 0, L_0xf40f00; 1 drivers
v0xe5e760_0 .net "ncom", 0 0, L_0xf410f0; 1 drivers
v0xe5e7e0_0 .net "nor_wire", 0 0, L_0xf413f0; 1 drivers
v0xe5e8b0_0 .alias "result", 0 0, v0xe62210_0;
v0xe5e980_0 .alias "sel0", 0 0, v0xecf710_0;
S_0xe5bcc0 .scope module, "mainMux" "mux_alu" 2 39, 3 22, S_0xe5bbd0;
 .timescale 0 0;
v0xe5dad0_0 .alias "in0", 0 0, v0xe61f80_0;
v0xe5db80_0 .alias "in1", 0 0, v0xe62320_0;
v0xe5dc30_0 .alias "in2", 0 0, v0xe62090_0;
v0xe5dce0_0 .alias "in3", 0 0, v0xe62210_0;
v0xe5ddc0_0 .net "in4", 0 0, C4<0>; 1 drivers
v0xe5de70_0 .alias "result", 0 0, v0xe61dd0_0;
v0xe5def0_0 .net "sel0", 0 0, L_0xf436b0; 1 drivers
v0xe5df70_0 .net "sel1", 0 0, L_0xf43750; 1 drivers
v0xe5dff0_0 .net "sel2", 0 0, L_0xf43880; 1 drivers
v0xe5e0a0_0 .net "w0", 0 0, L_0xf41d50; 1 drivers
v0xe5e180_0 .net "w1", 0 0, L_0xf424d0; 1 drivers
v0xe5e200_0 .net "w2", 0 0, L_0xf42d20; 1 drivers
S_0xe5d380 .scope module, "mux00" "mux_1bit" 3 37, 3 2, S_0xe5bcc0;
 .timescale 0 0;
L_0xf416c0/d .functor NAND 1, L_0xf400f0, L_0xf436b0, C4<1>, C4<1>;
L_0xf416c0 .delay (20,20,20) L_0xf416c0/d;
L_0xf41780/d .functor NOT 1, L_0xf416c0, C4<0>, C4<0>, C4<0>;
L_0xf41780 .delay (10,10,10) L_0xf41780/d;
L_0xf418b0/d .functor NOT 1, L_0xf436b0, C4<0>, C4<0>, C4<0>;
L_0xf418b0 .delay (10,10,10) L_0xf418b0/d;
L_0xf41a00/d .functor NAND 1, L_0xf3f3f0, L_0xf418b0, C4<1>, C4<1>;
L_0xf41a00 .delay (20,20,20) L_0xf41a00/d;
L_0xf41ac0/d .functor NOT 1, L_0xf41a00, C4<0>, C4<0>, C4<0>;
L_0xf41ac0 .delay (10,10,10) L_0xf41ac0/d;
L_0xf41bb0/d .functor NOR 1, L_0xf41ac0, L_0xf41780, C4<0>, C4<0>;
L_0xf41bb0 .delay (20,20,20) L_0xf41bb0/d;
L_0xf41d50/d .functor NOT 1, L_0xf41bb0, C4<0>, C4<0>, C4<0>;
L_0xf41d50 .delay (10,10,10) L_0xf41d50/d;
v0xe5d470_0 .net "and_in0ncom", 0 0, L_0xf41ac0; 1 drivers
v0xe5d530_0 .net "and_in1com", 0 0, L_0xf41780; 1 drivers
v0xe5d5d0_0 .alias "in0", 0 0, v0xe61f80_0;
v0xe5d670_0 .alias "in1", 0 0, v0xe62320_0;
v0xe5d6f0_0 .net "nand_in0ncom", 0 0, L_0xf41a00; 1 drivers
v0xe5d790_0 .net "nand_in1com", 0 0, L_0xf416c0; 1 drivers
v0xe5d830_0 .net "ncom", 0 0, L_0xf418b0; 1 drivers
v0xe5d8d0_0 .net "nor_wire", 0 0, L_0xf41bb0; 1 drivers
v0xe5d970_0 .alias "result", 0 0, v0xe5e0a0_0;
v0xe5d9f0_0 .alias "sel0", 0 0, v0xe5def0_0;
S_0xe5cc30 .scope module, "mux01" "mux_1bit" 3 38, 3 2, S_0xe5bcc0;
 .timescale 0 0;
L_0xf41e80/d .functor NAND 1, L_0xf41590, L_0xf436b0, C4<1>, C4<1>;
L_0xf41e80 .delay (20,20,20) L_0xf41e80/d;
L_0xf41f40/d .functor NOT 1, L_0xf41e80, C4<0>, C4<0>, C4<0>;
L_0xf41f40 .delay (10,10,10) L_0xf41f40/d;
L_0xf42070/d .functor NOT 1, L_0xf436b0, C4<0>, C4<0>, C4<0>;
L_0xf42070 .delay (10,10,10) L_0xf42070/d;
L_0xf42130/d .functor NAND 1, L_0xf40b50, L_0xf42070, C4<1>, C4<1>;
L_0xf42130 .delay (20,20,20) L_0xf42130/d;
L_0xf42240/d .functor NOT 1, L_0xf42130, C4<0>, C4<0>, C4<0>;
L_0xf42240 .delay (10,10,10) L_0xf42240/d;
L_0xf42330/d .functor NOR 1, L_0xf42240, L_0xf41f40, C4<0>, C4<0>;
L_0xf42330 .delay (20,20,20) L_0xf42330/d;
L_0xf424d0/d .functor NOT 1, L_0xf42330, C4<0>, C4<0>, C4<0>;
L_0xf424d0 .delay (10,10,10) L_0xf424d0/d;
v0xe5cd20_0 .net "and_in0ncom", 0 0, L_0xf42240; 1 drivers
v0xe5cde0_0 .net "and_in1com", 0 0, L_0xf41f40; 1 drivers
v0xe5ce80_0 .alias "in0", 0 0, v0xe62090_0;
v0xe5cf20_0 .alias "in1", 0 0, v0xe62210_0;
v0xe5cfa0_0 .net "nand_in0ncom", 0 0, L_0xf42130; 1 drivers
v0xe5d040_0 .net "nand_in1com", 0 0, L_0xf41e80; 1 drivers
v0xe5d0e0_0 .net "ncom", 0 0, L_0xf42070; 1 drivers
v0xe5d180_0 .net "nor_wire", 0 0, L_0xf42330; 1 drivers
v0xe5d220_0 .alias "result", 0 0, v0xe5e180_0;
v0xe5d2a0_0 .alias "sel0", 0 0, v0xe5def0_0;
S_0xe5c4e0 .scope module, "mux1" "mux_1bit" 3 39, 3 2, S_0xe5bcc0;
 .timescale 0 0;
L_0xf42600/d .functor NAND 1, L_0xf424d0, L_0xf43750, C4<1>, C4<1>;
L_0xf42600 .delay (20,20,20) L_0xf42600/d;
L_0xf42750/d .functor NOT 1, L_0xf42600, C4<0>, C4<0>, C4<0>;
L_0xf42750 .delay (10,10,10) L_0xf42750/d;
L_0xf42880/d .functor NOT 1, L_0xf43750, C4<0>, C4<0>, C4<0>;
L_0xf42880 .delay (10,10,10) L_0xf42880/d;
L_0xf42940/d .functor NAND 1, L_0xf41d50, L_0xf42880, C4<1>, C4<1>;
L_0xf42940 .delay (20,20,20) L_0xf42940/d;
L_0xf42a90/d .functor NOT 1, L_0xf42940, C4<0>, C4<0>, C4<0>;
L_0xf42a90 .delay (10,10,10) L_0xf42a90/d;
L_0xf42b80/d .functor NOR 1, L_0xf42a90, L_0xf42750, C4<0>, C4<0>;
L_0xf42b80 .delay (20,20,20) L_0xf42b80/d;
L_0xf42d20/d .functor NOT 1, L_0xf42b80, C4<0>, C4<0>, C4<0>;
L_0xf42d20 .delay (10,10,10) L_0xf42d20/d;
v0xe5c5d0_0 .net "and_in0ncom", 0 0, L_0xf42a90; 1 drivers
v0xe5c690_0 .net "and_in1com", 0 0, L_0xf42750; 1 drivers
v0xe5c730_0 .alias "in0", 0 0, v0xe5e0a0_0;
v0xe5c7d0_0 .alias "in1", 0 0, v0xe5e180_0;
v0xe5c850_0 .net "nand_in0ncom", 0 0, L_0xf42940; 1 drivers
v0xe5c8f0_0 .net "nand_in1com", 0 0, L_0xf42600; 1 drivers
v0xe5c990_0 .net "ncom", 0 0, L_0xf42880; 1 drivers
v0xe5ca30_0 .net "nor_wire", 0 0, L_0xf42b80; 1 drivers
v0xe5cad0_0 .alias "result", 0 0, v0xe5e200_0;
v0xe5cb50_0 .alias "sel0", 0 0, v0xe5df70_0;
S_0xe5bdb0 .scope module, "mux2" "mux_1bit" 3 40, 3 2, S_0xe5bcc0;
 .timescale 0 0;
L_0xf42e50/d .functor NAND 1, C4<0>, L_0xf43880, C4<1>, C4<1>;
L_0xf42e50 .delay (20,20,20) L_0xf42e50/d;
L_0xf42fb0/d .functor NOT 1, L_0xf42e50, C4<0>, C4<0>, C4<0>;
L_0xf42fb0 .delay (10,10,10) L_0xf42fb0/d;
L_0xf430e0/d .functor NOT 1, L_0xf43880, C4<0>, C4<0>, C4<0>;
L_0xf430e0 .delay (10,10,10) L_0xf430e0/d;
L_0xf431a0/d .functor NAND 1, L_0xf42d20, L_0xf430e0, C4<1>, C4<1>;
L_0xf431a0 .delay (20,20,20) L_0xf431a0/d;
L_0xf432f0/d .functor NOT 1, L_0xf431a0, C4<0>, C4<0>, C4<0>;
L_0xf432f0 .delay (10,10,10) L_0xf432f0/d;
L_0xf433e0/d .functor NOR 1, L_0xf432f0, L_0xf42fb0, C4<0>, C4<0>;
L_0xf433e0 .delay (20,20,20) L_0xf433e0/d;
L_0xf43580/d .functor NOT 1, L_0xf433e0, C4<0>, C4<0>, C4<0>;
L_0xf43580 .delay (10,10,10) L_0xf43580/d;
v0xe5bea0_0 .net "and_in0ncom", 0 0, L_0xf432f0; 1 drivers
v0xe5bf20_0 .net "and_in1com", 0 0, L_0xf42fb0; 1 drivers
v0xe5bfc0_0 .alias "in0", 0 0, v0xe5e200_0;
v0xe5c060_0 .alias "in1", 0 0, v0xe5ddc0_0;
v0xe5c0e0_0 .net "nand_in0ncom", 0 0, L_0xf431a0; 1 drivers
v0xe5c180_0 .net "nand_in1com", 0 0, L_0xf42e50; 1 drivers
v0xe5c260_0 .net "ncom", 0 0, L_0xf430e0; 1 drivers
v0xe5c300_0 .net "nor_wire", 0 0, L_0xf433e0; 1 drivers
v0xe5c3a0_0 .alias "result", 0 0, v0xe61dd0_0;
v0xe5c440_0 .alias "sel0", 0 0, v0xe5dff0_0;
S_0xe55120 .scope generate, "ALU4[16]" "ALU4[16]" 2 65, 2 65, S_0xc56b50;
 .timescale 0 0;
P_0xe53af8 .param/l "i" 2 65, +C4<010000>;
S_0xe55250 .scope module, "_alu" "ALU_1bit" 2 66, 2 16, S_0xe55120;
 .timescale 0 0;
L_0xf3e3e0/d .functor NOT 1, L_0xf1b890, C4<0>, C4<0>, C4<0>;
L_0xf3e3e0 .delay (10,10,10) L_0xf3e3e0/d;
v0xe5afa0_0 .net "carryin", 0 0, L_0xf1bae0; 1 drivers
v0xe5b040_0 .net "carryout", 0 0, L_0xf45650; 1 drivers
v0xe5b0c0_0 .alias "invertB", 0 0, v0xecf510_0;
v0xe5b140_0 .alias "muxIndex", 2 0, v0xecf590_0;
v0xe5b1c0_0 .net "notB", 0 0, L_0xf3e3e0; 1 drivers
v0xe5b240_0 .net "operandA", 0 0, L_0xf43c60; 1 drivers
v0xe5b2c0_0 .net "operandB", 0 0, L_0xf1b890; 1 drivers
v0xe5b3d0_0 .alias "othercontrolsignal", 0 0, v0xecf710_0;
v0xe5b450_0 .net "result", 0 0, L_0xf49140; 1 drivers
v0xe5b520_0 .net "trueB", 0 0, L_0xf44490; 1 drivers
v0xe5b600_0 .net "wAddSub", 0 0, L_0xf44fb0; 1 drivers
v0xe5b710_0 .net "wNandAnd", 0 0, L_0xf46710; 1 drivers
v0xe5b890_0 .net "wNorOr", 0 0, L_0xf47150; 1 drivers
v0xe5b9a0_0 .net "wXor", 0 0, L_0xf45cb0; 1 drivers
L_0xf49270 .part v0xecef00_0, 0, 1;
L_0xf49310 .part v0xecef00_0, 1, 1;
L_0xf49440 .part v0xecef00_0, 2, 1;
S_0xe5a820 .scope module, "mux_invertB" "mux_1bit" 2 31, 3 2, S_0xe55250;
 .timescale 0 0;
L_0xf43ec0/d .functor NAND 1, L_0xf3e3e0, v0xecee80_0, C4<1>, C4<1>;
L_0xf43ec0 .delay (20,20,20) L_0xf43ec0/d;
L_0xf43fa0/d .functor NOT 1, L_0xf43ec0, C4<0>, C4<0>, C4<0>;
L_0xf43fa0 .delay (10,10,10) L_0xf43fa0/d;
L_0xf44080/d .functor NOT 1, v0xecee80_0, C4<0>, C4<0>, C4<0>;
L_0xf44080 .delay (10,10,10) L_0xf44080/d;
L_0xf44140/d .functor NAND 1, L_0xf1b890, L_0xf44080, C4<1>, C4<1>;
L_0xf44140 .delay (20,20,20) L_0xf44140/d;
L_0xf44200/d .functor NOT 1, L_0xf44140, C4<0>, C4<0>, C4<0>;
L_0xf44200 .delay (10,10,10) L_0xf44200/d;
L_0xf442f0/d .functor NOR 1, L_0xf44200, L_0xf43fa0, C4<0>, C4<0>;
L_0xf442f0 .delay (20,20,20) L_0xf442f0/d;
L_0xf44490/d .functor NOT 1, L_0xf442f0, C4<0>, C4<0>, C4<0>;
L_0xf44490 .delay (10,10,10) L_0xf44490/d;
v0xe5a910_0 .net "and_in0ncom", 0 0, L_0xf44200; 1 drivers
v0xe5a9d0_0 .net "and_in1com", 0 0, L_0xf43fa0; 1 drivers
v0xe5aa70_0 .alias "in0", 0 0, v0xe5b2c0_0;
v0xe5aaf0_0 .alias "in1", 0 0, v0xe5b1c0_0;
v0xe5ab70_0 .net "nand_in0ncom", 0 0, L_0xf44140; 1 drivers
v0xe5ac10_0 .net "nand_in1com", 0 0, L_0xf43ec0; 1 drivers
v0xe5acb0_0 .net "ncom", 0 0, L_0xf44080; 1 drivers
v0xe5ad50_0 .net "nor_wire", 0 0, L_0xf442f0; 1 drivers
v0xe5adf0_0 .alias "result", 0 0, v0xe5b520_0;
v0xe5aec0_0 .alias "sel0", 0 0, v0xecf510_0;
S_0xe594e0 .scope module, "adder" "adder_1bit" 2 34, 4 2, S_0xe55250;
 .timescale 0 0;
L_0xf450c0/d .functor NAND 1, L_0xf43c60, L_0xf44490, C4<1>, C4<1>;
L_0xf450c0 .delay (20,20,20) L_0xf450c0/d;
L_0xf45230/d .functor NOT 1, L_0xf450c0, C4<0>, C4<0>, C4<0>;
L_0xf45230 .delay (10,10,10) L_0xf45230/d;
L_0xf45340/d .functor NAND 1, L_0xf1bae0, L_0xf44a10, C4<1>, C4<1>;
L_0xf45340 .delay (20,20,20) L_0xf45340/d;
L_0xf45400/d .functor NOT 1, L_0xf45340, C4<0>, C4<0>, C4<0>;
L_0xf45400 .delay (10,10,10) L_0xf45400/d;
L_0xf45510/d .functor NOR 1, L_0xf45400, L_0xf45230, C4<0>, C4<0>;
L_0xf45510 .delay (20,20,20) L_0xf45510/d;
L_0xf45650/d .functor NOT 1, L_0xf45510, C4<0>, C4<0>, C4<0>;
L_0xf45650 .delay (10,10,10) L_0xf45650/d;
v0xe5a0c0_0 .net "And_AB", 0 0, L_0xf45230; 1 drivers
v0xe5a160_0 .net "And_XorAB_C", 0 0, L_0xf45400; 1 drivers
v0xe5a200_0 .net "Nand_AB", 0 0, L_0xf450c0; 1 drivers
v0xe5a2a0_0 .net "Nand_XorAB_C", 0 0, L_0xf45340; 1 drivers
v0xe5a320_0 .net "Xor_AB", 0 0, L_0xf44a10; 1 drivers
v0xe5a3f0_0 .alias "a", 0 0, v0xe5b240_0;
v0xe5a540_0 .alias "b", 0 0, v0xe5b520_0;
v0xe5a5c0_0 .alias "carryin", 0 0, v0xe5afa0_0;
v0xe5a640_0 .alias "carryout", 0 0, v0xe5b040_0;
v0xe5a6c0_0 .net "nco", 0 0, L_0xf45510; 1 drivers
v0xe5a7a0_0 .alias "sum", 0 0, v0xe5b600_0;
S_0xe59b70 .scope module, "xor_1" "xor_1bit" 4 13, 5 34, S_0xe594e0;
 .timescale 0 0;
L_0xf44600/d .functor NAND 1, L_0xf43c60, L_0xf44490, C4<1>, C4<1>;
L_0xf44600 .delay (20,20,20) L_0xf44600/d;
L_0xf446c0/d .functor NOR 1, L_0xf43c60, L_0xf44490, C4<0>, C4<0>;
L_0xf446c0 .delay (20,20,20) L_0xf446c0/d;
L_0xf447a0/d .functor NOT 1, L_0xf446c0, C4<0>, C4<0>, C4<0>;
L_0xf447a0 .delay (10,10,10) L_0xf447a0/d;
L_0xf448b0/d .functor NAND 1, L_0xf447a0, L_0xf44600, C4<1>, C4<1>;
L_0xf448b0 .delay (20,20,20) L_0xf448b0/d;
L_0xf44a10/d .functor NOT 1, L_0xf448b0, C4<0>, C4<0>, C4<0>;
L_0xf44a10 .delay (10,10,10) L_0xf44a10/d;
v0xe59c60_0 .alias "a", 0 0, v0xe5b240_0;
v0xe59d00_0 .alias "b", 0 0, v0xe5b520_0;
v0xe59da0_0 .net "nand_ab", 0 0, L_0xf44600; 1 drivers
v0xe59e40_0 .net "nor_ab", 0 0, L_0xf446c0; 1 drivers
v0xe59ec0_0 .net "nxor_ab", 0 0, L_0xf448b0; 1 drivers
v0xe59f60_0 .net "or_ab", 0 0, L_0xf447a0; 1 drivers
v0xe5a040_0 .alias "result", 0 0, v0xe5a320_0;
S_0xe595d0 .scope module, "xor_2" "xor_1bit" 4 14, 5 34, S_0xe594e0;
 .timescale 0 0;
L_0xf44b20/d .functor NAND 1, L_0xf44a10, L_0xf1bae0, C4<1>, C4<1>;
L_0xf44b20 .delay (20,20,20) L_0xf44b20/d;
L_0xf44c70/d .functor NOR 1, L_0xf44a10, L_0xf1bae0, C4<0>, C4<0>;
L_0xf44c70 .delay (20,20,20) L_0xf44c70/d;
L_0xf44de0/d .functor NOT 1, L_0xf44c70, C4<0>, C4<0>, C4<0>;
L_0xf44de0 .delay (10,10,10) L_0xf44de0/d;
L_0xf44ea0/d .functor NAND 1, L_0xf44de0, L_0xf44b20, C4<1>, C4<1>;
L_0xf44ea0 .delay (20,20,20) L_0xf44ea0/d;
L_0xf44fb0/d .functor NOT 1, L_0xf44ea0, C4<0>, C4<0>, C4<0>;
L_0xf44fb0 .delay (10,10,10) L_0xf44fb0/d;
v0xe596c0_0 .alias "a", 0 0, v0xe5a320_0;
v0xe59760_0 .alias "b", 0 0, v0xe5afa0_0;
v0xe59800_0 .net "nand_ab", 0 0, L_0xf44b20; 1 drivers
v0xe598a0_0 .net "nor_ab", 0 0, L_0xf44c70; 1 drivers
v0xe59920_0 .net "nxor_ab", 0 0, L_0xf44ea0; 1 drivers
v0xe599c0_0 .net "or_ab", 0 0, L_0xf44de0; 1 drivers
v0xe59aa0_0 .alias "result", 0 0, v0xe5b600_0;
S_0xe58f90 .scope module, "xor_gate" "xor_1bit" 2 35, 5 34, S_0xe55250;
 .timescale 0 0;
L_0xf45810/d .functor NAND 1, L_0xf43c60, L_0xf1b890, C4<1>, C4<1>;
L_0xf45810 .delay (20,20,20) L_0xf45810/d;
L_0xf458d0/d .functor NOR 1, L_0xf43c60, L_0xf1b890, C4<0>, C4<0>;
L_0xf458d0 .delay (20,20,20) L_0xf458d0/d;
L_0xf45a60/d .functor NOT 1, L_0xf458d0, C4<0>, C4<0>, C4<0>;
L_0xf45a60 .delay (10,10,10) L_0xf45a60/d;
L_0xf45b50/d .functor NAND 1, L_0xf45a60, L_0xf45810, C4<1>, C4<1>;
L_0xf45b50 .delay (20,20,20) L_0xf45b50/d;
L_0xf45cb0/d .functor NOT 1, L_0xf45b50, C4<0>, C4<0>, C4<0>;
L_0xf45cb0 .delay (10,10,10) L_0xf45cb0/d;
v0xe59080_0 .alias "a", 0 0, v0xe5b240_0;
v0xe59100_0 .alias "b", 0 0, v0xe5b2c0_0;
v0xe591d0_0 .net "nand_ab", 0 0, L_0xf45810; 1 drivers
v0xe59250_0 .net "nor_ab", 0 0, L_0xf458d0; 1 drivers
v0xe592d0_0 .net "nxor_ab", 0 0, L_0xf45b50; 1 drivers
v0xe59350_0 .net "or_ab", 0 0, L_0xf45a60; 1 drivers
v0xe59410_0 .alias "result", 0 0, v0xe5b9a0_0;
S_0xe583a0 .scope module, "nand_and_gate" "nand_and_1bit" 2 36, 5 18, S_0xe55250;
 .timescale 0 0;
L_0xf45e00/d .functor NAND 1, L_0xf43c60, L_0xf1b890, C4<1>, C4<1>;
L_0xf45e00 .delay (20,20,20) L_0xf45e00/d;
L_0xf45f30/d .functor NOT 1, L_0xf45e00, C4<0>, C4<0>, C4<0>;
L_0xf45f30 .delay (10,10,10) L_0xf45f30/d;
v0xe58c10_0 .alias "a", 0 0, v0xe5b240_0;
v0xe58cb0_0 .net "and_ab", 0 0, L_0xf45f30; 1 drivers
v0xe58d30_0 .alias "b", 0 0, v0xe5b2c0_0;
v0xe58db0_0 .net "nand_ab", 0 0, L_0xf45e00; 1 drivers
v0xe58e90_0 .alias "othercontrolsignal", 0 0, v0xecf710_0;
v0xe58f10_0 .alias "result", 0 0, v0xe5b710_0;
S_0xe58490 .scope module, "mux_1" "mux_1bit" 5 30, 3 2, S_0xe583a0;
 .timescale 0 0;
L_0xf46080/d .functor NAND 1, L_0xf45f30, v0xe68730_0, C4<1>, C4<1>;
L_0xf46080 .delay (20,20,20) L_0xf46080/d;
L_0xf46140/d .functor NOT 1, L_0xf46080, C4<0>, C4<0>, C4<0>;
L_0xf46140 .delay (10,10,10) L_0xf46140/d;
L_0xf46270/d .functor NOT 1, v0xe68730_0, C4<0>, C4<0>, C4<0>;
L_0xf46270 .delay (10,10,10) L_0xf46270/d;
L_0xf46330/d .functor NAND 1, L_0xf45e00, L_0xf46270, C4<1>, C4<1>;
L_0xf46330 .delay (20,20,20) L_0xf46330/d;
L_0xf46480/d .functor NOT 1, L_0xf46330, C4<0>, C4<0>, C4<0>;
L_0xf46480 .delay (10,10,10) L_0xf46480/d;
L_0xf46570/d .functor NOR 1, L_0xf46480, L_0xf46140, C4<0>, C4<0>;
L_0xf46570 .delay (20,20,20) L_0xf46570/d;
L_0xf46710/d .functor NOT 1, L_0xf46570, C4<0>, C4<0>, C4<0>;
L_0xf46710 .delay (10,10,10) L_0xf46710/d;
v0xe58580_0 .net "and_in0ncom", 0 0, L_0xf46480; 1 drivers
v0xe58600_0 .net "and_in1com", 0 0, L_0xf46140; 1 drivers
v0xe58680_0 .alias "in0", 0 0, v0xe58db0_0;
v0xe58720_0 .alias "in1", 0 0, v0xe58cb0_0;
v0xe587a0_0 .net "nand_in0ncom", 0 0, L_0xf46330; 1 drivers
v0xe58840_0 .net "nand_in1com", 0 0, L_0xf46080; 1 drivers
v0xe58920_0 .net "ncom", 0 0, L_0xf46270; 1 drivers
v0xe589c0_0 .net "nor_wire", 0 0, L_0xf46570; 1 drivers
v0xe58a60_0 .alias "result", 0 0, v0xe5b710_0;
v0xe58b30_0 .alias "sel0", 0 0, v0xecf710_0;
S_0xe57900 .scope module, "nor_or_gate" "nor_or_1bit" 2 37, 5 2, S_0xe55250;
 .timescale 0 0;
L_0xf46840/d .functor NOR 1, L_0xf43c60, L_0xf1b890, C4<0>, C4<0>;
L_0xf46840 .delay (20,20,20) L_0xf46840/d;
L_0xf46970/d .functor NOT 1, L_0xf46840, C4<0>, C4<0>, C4<0>;
L_0xf46970 .delay (10,10,10) L_0xf46970/d;
v0xe58080_0 .alias "a", 0 0, v0xe5b240_0;
v0xe58100_0 .alias "b", 0 0, v0xe5b2c0_0;
v0xe581a0_0 .net "nor_ab", 0 0, L_0xf46840; 1 drivers
v0xe58220_0 .net "or_ab", 0 0, L_0xf46970; 1 drivers
v0xe582a0_0 .alias "othercontrolsignal", 0 0, v0xecf710_0;
v0xe58320_0 .alias "result", 0 0, v0xe5b890_0;
S_0xe579f0 .scope module, "mux_1" "mux_1bit" 5 14, 3 2, S_0xe57900;
 .timescale 0 0;
L_0xf46ac0/d .functor NAND 1, L_0xf46970, v0xe68730_0, C4<1>, C4<1>;
L_0xf46ac0 .delay (20,20,20) L_0xf46ac0/d;
L_0xf46b80/d .functor NOT 1, L_0xf46ac0, C4<0>, C4<0>, C4<0>;
L_0xf46b80 .delay (10,10,10) L_0xf46b80/d;
L_0xf46cb0/d .functor NOT 1, v0xe68730_0, C4<0>, C4<0>, C4<0>;
L_0xf46cb0 .delay (10,10,10) L_0xf46cb0/d;
L_0xf46d70/d .functor NAND 1, L_0xf46840, L_0xf46cb0, C4<1>, C4<1>;
L_0xf46d70 .delay (20,20,20) L_0xf46d70/d;
L_0xf46ec0/d .functor NOT 1, L_0xf46d70, C4<0>, C4<0>, C4<0>;
L_0xf46ec0 .delay (10,10,10) L_0xf46ec0/d;
L_0xf46fb0/d .functor NOR 1, L_0xf46ec0, L_0xf46b80, C4<0>, C4<0>;
L_0xf46fb0 .delay (20,20,20) L_0xf46fb0/d;
L_0xf47150/d .functor NOT 1, L_0xf46fb0, C4<0>, C4<0>, C4<0>;
L_0xf47150 .delay (10,10,10) L_0xf47150/d;
v0xe57ae0_0 .net "and_in0ncom", 0 0, L_0xf46ec0; 1 drivers
v0xe57b60_0 .net "and_in1com", 0 0, L_0xf46b80; 1 drivers
v0xe57be0_0 .alias "in0", 0 0, v0xe581a0_0;
v0xe57c60_0 .alias "in1", 0 0, v0xe58220_0;
v0xe57ce0_0 .net "nand_in0ncom", 0 0, L_0xf46d70; 1 drivers
v0xe57d60_0 .net "nand_in1com", 0 0, L_0xf46ac0; 1 drivers
v0xe57de0_0 .net "ncom", 0 0, L_0xf46cb0; 1 drivers
v0xe57e60_0 .net "nor_wire", 0 0, L_0xf46fb0; 1 drivers
v0xe57f30_0 .alias "result", 0 0, v0xe5b890_0;
v0xe58000_0 .alias "sel0", 0 0, v0xecf710_0;
S_0xe55340 .scope module, "mainMux" "mux_alu" 2 39, 3 22, S_0xe55250;
 .timescale 0 0;
v0xe57150_0 .alias "in0", 0 0, v0xe5b600_0;
v0xe57200_0 .alias "in1", 0 0, v0xe5b9a0_0;
v0xe572b0_0 .alias "in2", 0 0, v0xe5b710_0;
v0xe57360_0 .alias "in3", 0 0, v0xe5b890_0;
v0xe57440_0 .net "in4", 0 0, C4<0>; 1 drivers
v0xe574f0_0 .alias "result", 0 0, v0xe5b450_0;
v0xe57570_0 .net "sel0", 0 0, L_0xf49270; 1 drivers
v0xe575f0_0 .net "sel1", 0 0, L_0xf49310; 1 drivers
v0xe57670_0 .net "sel2", 0 0, L_0xf49440; 1 drivers
v0xe57720_0 .net "w0", 0 0, L_0xf47910; 1 drivers
v0xe57800_0 .net "w1", 0 0, L_0xf48090; 1 drivers
v0xe57880_0 .net "w2", 0 0, L_0xf488e0; 1 drivers
S_0xe56a00 .scope module, "mux00" "mux_1bit" 3 37, 3 2, S_0xe55340;
 .timescale 0 0;
L_0xf47280/d .functor NAND 1, L_0xf45cb0, L_0xf49270, C4<1>, C4<1>;
L_0xf47280 .delay (20,20,20) L_0xf47280/d;
L_0xf47340/d .functor NOT 1, L_0xf47280, C4<0>, C4<0>, C4<0>;
L_0xf47340 .delay (10,10,10) L_0xf47340/d;
L_0xf47470/d .functor NOT 1, L_0xf49270, C4<0>, C4<0>, C4<0>;
L_0xf47470 .delay (10,10,10) L_0xf47470/d;
L_0xf475c0/d .functor NAND 1, L_0xf44fb0, L_0xf47470, C4<1>, C4<1>;
L_0xf475c0 .delay (20,20,20) L_0xf475c0/d;
L_0xf47680/d .functor NOT 1, L_0xf475c0, C4<0>, C4<0>, C4<0>;
L_0xf47680 .delay (10,10,10) L_0xf47680/d;
L_0xf47770/d .functor NOR 1, L_0xf47680, L_0xf47340, C4<0>, C4<0>;
L_0xf47770 .delay (20,20,20) L_0xf47770/d;
L_0xf47910/d .functor NOT 1, L_0xf47770, C4<0>, C4<0>, C4<0>;
L_0xf47910 .delay (10,10,10) L_0xf47910/d;
v0xe56af0_0 .net "and_in0ncom", 0 0, L_0xf47680; 1 drivers
v0xe56bb0_0 .net "and_in1com", 0 0, L_0xf47340; 1 drivers
v0xe56c50_0 .alias "in0", 0 0, v0xe5b600_0;
v0xe56cf0_0 .alias "in1", 0 0, v0xe5b9a0_0;
v0xe56d70_0 .net "nand_in0ncom", 0 0, L_0xf475c0; 1 drivers
v0xe56e10_0 .net "nand_in1com", 0 0, L_0xf47280; 1 drivers
v0xe56eb0_0 .net "ncom", 0 0, L_0xf47470; 1 drivers
v0xe56f50_0 .net "nor_wire", 0 0, L_0xf47770; 1 drivers
v0xe56ff0_0 .alias "result", 0 0, v0xe57720_0;
v0xe57070_0 .alias "sel0", 0 0, v0xe57570_0;
S_0xe562b0 .scope module, "mux01" "mux_1bit" 3 38, 3 2, S_0xe55340;
 .timescale 0 0;
L_0xf47a40/d .functor NAND 1, L_0xf47150, L_0xf49270, C4<1>, C4<1>;
L_0xf47a40 .delay (20,20,20) L_0xf47a40/d;
L_0xf47b00/d .functor NOT 1, L_0xf47a40, C4<0>, C4<0>, C4<0>;
L_0xf47b00 .delay (10,10,10) L_0xf47b00/d;
L_0xf47c30/d .functor NOT 1, L_0xf49270, C4<0>, C4<0>, C4<0>;
L_0xf47c30 .delay (10,10,10) L_0xf47c30/d;
L_0xf47cf0/d .functor NAND 1, L_0xf46710, L_0xf47c30, C4<1>, C4<1>;
L_0xf47cf0 .delay (20,20,20) L_0xf47cf0/d;
L_0xf47e00/d .functor NOT 1, L_0xf47cf0, C4<0>, C4<0>, C4<0>;
L_0xf47e00 .delay (10,10,10) L_0xf47e00/d;
L_0xf47ef0/d .functor NOR 1, L_0xf47e00, L_0xf47b00, C4<0>, C4<0>;
L_0xf47ef0 .delay (20,20,20) L_0xf47ef0/d;
L_0xf48090/d .functor NOT 1, L_0xf47ef0, C4<0>, C4<0>, C4<0>;
L_0xf48090 .delay (10,10,10) L_0xf48090/d;
v0xe563a0_0 .net "and_in0ncom", 0 0, L_0xf47e00; 1 drivers
v0xe56460_0 .net "and_in1com", 0 0, L_0xf47b00; 1 drivers
v0xe56500_0 .alias "in0", 0 0, v0xe5b710_0;
v0xe565a0_0 .alias "in1", 0 0, v0xe5b890_0;
v0xe56620_0 .net "nand_in0ncom", 0 0, L_0xf47cf0; 1 drivers
v0xe566c0_0 .net "nand_in1com", 0 0, L_0xf47a40; 1 drivers
v0xe56760_0 .net "ncom", 0 0, L_0xf47c30; 1 drivers
v0xe56800_0 .net "nor_wire", 0 0, L_0xf47ef0; 1 drivers
v0xe568a0_0 .alias "result", 0 0, v0xe57800_0;
v0xe56920_0 .alias "sel0", 0 0, v0xe57570_0;
S_0xe55b60 .scope module, "mux1" "mux_1bit" 3 39, 3 2, S_0xe55340;
 .timescale 0 0;
L_0xf481c0/d .functor NAND 1, L_0xf48090, L_0xf49310, C4<1>, C4<1>;
L_0xf481c0 .delay (20,20,20) L_0xf481c0/d;
L_0xf48310/d .functor NOT 1, L_0xf481c0, C4<0>, C4<0>, C4<0>;
L_0xf48310 .delay (10,10,10) L_0xf48310/d;
L_0xf48440/d .functor NOT 1, L_0xf49310, C4<0>, C4<0>, C4<0>;
L_0xf48440 .delay (10,10,10) L_0xf48440/d;
L_0xf48500/d .functor NAND 1, L_0xf47910, L_0xf48440, C4<1>, C4<1>;
L_0xf48500 .delay (20,20,20) L_0xf48500/d;
L_0xf48650/d .functor NOT 1, L_0xf48500, C4<0>, C4<0>, C4<0>;
L_0xf48650 .delay (10,10,10) L_0xf48650/d;
L_0xf48740/d .functor NOR 1, L_0xf48650, L_0xf48310, C4<0>, C4<0>;
L_0xf48740 .delay (20,20,20) L_0xf48740/d;
L_0xf488e0/d .functor NOT 1, L_0xf48740, C4<0>, C4<0>, C4<0>;
L_0xf488e0 .delay (10,10,10) L_0xf488e0/d;
v0xe55c50_0 .net "and_in0ncom", 0 0, L_0xf48650; 1 drivers
v0xe55d10_0 .net "and_in1com", 0 0, L_0xf48310; 1 drivers
v0xe55db0_0 .alias "in0", 0 0, v0xe57720_0;
v0xe55e50_0 .alias "in1", 0 0, v0xe57800_0;
v0xe55ed0_0 .net "nand_in0ncom", 0 0, L_0xf48500; 1 drivers
v0xe55f70_0 .net "nand_in1com", 0 0, L_0xf481c0; 1 drivers
v0xe56010_0 .net "ncom", 0 0, L_0xf48440; 1 drivers
v0xe560b0_0 .net "nor_wire", 0 0, L_0xf48740; 1 drivers
v0xe56150_0 .alias "result", 0 0, v0xe57880_0;
v0xe561d0_0 .alias "sel0", 0 0, v0xe575f0_0;
S_0xe55430 .scope module, "mux2" "mux_1bit" 3 40, 3 2, S_0xe55340;
 .timescale 0 0;
L_0xf48a10/d .functor NAND 1, C4<0>, L_0xf49440, C4<1>, C4<1>;
L_0xf48a10 .delay (20,20,20) L_0xf48a10/d;
L_0xf48b70/d .functor NOT 1, L_0xf48a10, C4<0>, C4<0>, C4<0>;
L_0xf48b70 .delay (10,10,10) L_0xf48b70/d;
L_0xf48ca0/d .functor NOT 1, L_0xf49440, C4<0>, C4<0>, C4<0>;
L_0xf48ca0 .delay (10,10,10) L_0xf48ca0/d;
L_0xf48d60/d .functor NAND 1, L_0xf488e0, L_0xf48ca0, C4<1>, C4<1>;
L_0xf48d60 .delay (20,20,20) L_0xf48d60/d;
L_0xf48eb0/d .functor NOT 1, L_0xf48d60, C4<0>, C4<0>, C4<0>;
L_0xf48eb0 .delay (10,10,10) L_0xf48eb0/d;
L_0xf48fa0/d .functor NOR 1, L_0xf48eb0, L_0xf48b70, C4<0>, C4<0>;
L_0xf48fa0 .delay (20,20,20) L_0xf48fa0/d;
L_0xf49140/d .functor NOT 1, L_0xf48fa0, C4<0>, C4<0>, C4<0>;
L_0xf49140 .delay (10,10,10) L_0xf49140/d;
v0xe55520_0 .net "and_in0ncom", 0 0, L_0xf48eb0; 1 drivers
v0xe555a0_0 .net "and_in1com", 0 0, L_0xf48b70; 1 drivers
v0xe55640_0 .alias "in0", 0 0, v0xe57880_0;
v0xe556e0_0 .alias "in1", 0 0, v0xe57440_0;
v0xe55760_0 .net "nand_in0ncom", 0 0, L_0xf48d60; 1 drivers
v0xe55800_0 .net "nand_in1com", 0 0, L_0xf48a10; 1 drivers
v0xe558e0_0 .net "ncom", 0 0, L_0xf48ca0; 1 drivers
v0xe55980_0 .net "nor_wire", 0 0, L_0xf48fa0; 1 drivers
v0xe55a20_0 .alias "result", 0 0, v0xe5b450_0;
v0xe55ac0_0 .alias "sel0", 0 0, v0xe57670_0;
S_0xe4e760 .scope generate, "ALU4[17]" "ALU4[17]" 2 65, 2 65, S_0xc56b50;
 .timescale 0 0;
P_0xe4cd58 .param/l "i" 2 65, +C4<010001>;
S_0xe4e890 .scope module, "_alu" "ALU_1bit" 2 66, 2 16, S_0xe4e760;
 .timescale 0 0;
L_0xf49b00/d .functor NOT 1, L_0xf4a4a0, C4<0>, C4<0>, C4<0>;
L_0xf49b00 .delay (10,10,10) L_0xf49b00/d;
v0xe54620_0 .net "carryin", 0 0, L_0xf4a540; 1 drivers
v0xe546c0_0 .net "carryout", 0 0, L_0xf4b3c0; 1 drivers
v0xe54740_0 .alias "invertB", 0 0, v0xecf510_0;
v0xe547c0_0 .alias "muxIndex", 2 0, v0xecf590_0;
v0xe54840_0 .net "notB", 0 0, L_0xf49b00; 1 drivers
v0xe548c0_0 .net "operandA", 0 0, L_0xf4a400; 1 drivers
v0xe54940_0 .net "operandB", 0 0, L_0xf4a4a0; 1 drivers
v0xe54a50_0 .alias "othercontrolsignal", 0 0, v0xecf710_0;
v0xe54ad0_0 .net "result", 0 0, L_0xf4eef0; 1 drivers
v0xe54ba0_0 .net "trueB", 0 0, L_0xf1bdd0; 1 drivers
v0xe54c80_0 .net "wAddSub", 0 0, L_0xf4ada0; 1 drivers
v0xe54d90_0 .net "wNandAnd", 0 0, L_0xf4c480; 1 drivers
v0xe54f10_0 .net "wNorOr", 0 0, L_0xf4cec0; 1 drivers
v0xe55020_0 .net "wXor", 0 0, L_0xf4ba20; 1 drivers
L_0xf4f020 .part v0xecef00_0, 0, 1;
L_0xf4f0c0 .part v0xecef00_0, 1, 1;
L_0xf4f1f0 .part v0xecef00_0, 2, 1;
S_0xe53ea0 .scope module, "mux_invertB" "mux_1bit" 2 31, 3 2, S_0xe4e890;
 .timescale 0 0;
L_0xe58e30/d .functor NAND 1, L_0xf49b00, v0xecee80_0, C4<1>, C4<1>;
L_0xe58e30 .delay (20,20,20) L_0xe58e30/d;
L_0xe573e0/d .functor NOT 1, L_0xe58e30, C4<0>, C4<0>, C4<0>;
L_0xe573e0 .delay (10,10,10) L_0xe573e0/d;
L_0xf1b930/d .functor NOT 1, v0xecee80_0, C4<0>, C4<0>, C4<0>;
L_0xf1b930 .delay (10,10,10) L_0xf1b930/d;
L_0xf325d0/d .functor NAND 1, L_0xf4a4a0, L_0xf1b930, C4<1>, C4<1>;
L_0xf325d0 .delay (20,20,20) L_0xf325d0/d;
L_0xf43d00/d .functor NOT 1, L_0xf325d0, C4<0>, C4<0>, C4<0>;
L_0xf43d00 .delay (10,10,10) L_0xf43d00/d;
L_0xf43db0/d .functor NOR 1, L_0xf43d00, L_0xe573e0, C4<0>, C4<0>;
L_0xf43db0 .delay (20,20,20) L_0xf43db0/d;
L_0xf1bdd0/d .functor NOT 1, L_0xf43db0, C4<0>, C4<0>, C4<0>;
L_0xf1bdd0 .delay (10,10,10) L_0xf1bdd0/d;
v0xe53f90_0 .net "and_in0ncom", 0 0, L_0xf43d00; 1 drivers
v0xe54050_0 .net "and_in1com", 0 0, L_0xe573e0; 1 drivers
v0xe540f0_0 .alias "in0", 0 0, v0xe54940_0;
v0xe54170_0 .alias "in1", 0 0, v0xe54840_0;
v0xe541f0_0 .net "nand_in0ncom", 0 0, L_0xf325d0; 1 drivers
v0xe54290_0 .net "nand_in1com", 0 0, L_0xe58e30; 1 drivers
v0xe54330_0 .net "ncom", 0 0, L_0xf1b930; 1 drivers
v0xe543d0_0 .net "nor_wire", 0 0, L_0xf43db0; 1 drivers
v0xe54470_0 .alias "result", 0 0, v0xe54ba0_0;
v0xe54540_0 .alias "sel0", 0 0, v0xecf510_0;
S_0xe52b60 .scope module, "adder" "adder_1bit" 2 34, 4 2, S_0xe4e890;
 .timescale 0 0;
L_0xf4ae90/d .functor NAND 1, L_0xf4a400, L_0xf1bdd0, C4<1>, C4<1>;
L_0xf4ae90 .delay (20,20,20) L_0xf4ae90/d;
L_0xf4b000/d .functor NOT 1, L_0xf4ae90, C4<0>, C4<0>, C4<0>;
L_0xf4b000 .delay (10,10,10) L_0xf4b000/d;
L_0xf4b0f0/d .functor NAND 1, L_0xf4a540, L_0xf4a8c0, C4<1>, C4<1>;
L_0xf4b0f0 .delay (20,20,20) L_0xf4b0f0/d;
L_0xf4b190/d .functor NOT 1, L_0xf4b0f0, C4<0>, C4<0>, C4<0>;
L_0xf4b190 .delay (10,10,10) L_0xf4b190/d;
L_0xf4b280/d .functor NOR 1, L_0xf4b190, L_0xf4b000, C4<0>, C4<0>;
L_0xf4b280 .delay (20,20,20) L_0xf4b280/d;
L_0xf4b3c0/d .functor NOT 1, L_0xf4b280, C4<0>, C4<0>, C4<0>;
L_0xf4b3c0 .delay (10,10,10) L_0xf4b3c0/d;
v0xe53740_0 .net "And_AB", 0 0, L_0xf4b000; 1 drivers
v0xe537e0_0 .net "And_XorAB_C", 0 0, L_0xf4b190; 1 drivers
v0xe53880_0 .net "Nand_AB", 0 0, L_0xf4ae90; 1 drivers
v0xe53920_0 .net "Nand_XorAB_C", 0 0, L_0xf4b0f0; 1 drivers
v0xe539a0_0 .net "Xor_AB", 0 0, L_0xf4a8c0; 1 drivers
v0xe53a70_0 .alias "a", 0 0, v0xe548c0_0;
v0xe53bc0_0 .alias "b", 0 0, v0xe54ba0_0;
v0xe53c40_0 .alias "carryin", 0 0, v0xe54620_0;
v0xe53cc0_0 .alias "carryout", 0 0, v0xe546c0_0;
v0xe53d40_0 .net "nco", 0 0, L_0xf4b280; 1 drivers
v0xe53e20_0 .alias "sum", 0 0, v0xe54c80_0;
S_0xe531f0 .scope module, "xor_1" "xor_1bit" 4 13, 5 34, S_0xe52b60;
 .timescale 0 0;
L_0xf49e80/d .functor NAND 1, L_0xf4a400, L_0xf1bdd0, C4<1>, C4<1>;
L_0xf49e80 .delay (20,20,20) L_0xf49e80/d;
L_0xf49f40/d .functor NOR 1, L_0xf4a400, L_0xf1bdd0, C4<0>, C4<0>;
L_0xf49f40 .delay (20,20,20) L_0xf49f40/d;
L_0xf4a690/d .functor NOT 1, L_0xf49f40, C4<0>, C4<0>, C4<0>;
L_0xf4a690 .delay (10,10,10) L_0xf4a690/d;
L_0xf4a780/d .functor NAND 1, L_0xf4a690, L_0xf49e80, C4<1>, C4<1>;
L_0xf4a780 .delay (20,20,20) L_0xf4a780/d;
L_0xf4a8c0/d .functor NOT 1, L_0xf4a780, C4<0>, C4<0>, C4<0>;
L_0xf4a8c0 .delay (10,10,10) L_0xf4a8c0/d;
v0xe532e0_0 .alias "a", 0 0, v0xe548c0_0;
v0xe53380_0 .alias "b", 0 0, v0xe54ba0_0;
v0xe53420_0 .net "nand_ab", 0 0, L_0xf49e80; 1 drivers
v0xe534c0_0 .net "nor_ab", 0 0, L_0xf49f40; 1 drivers
v0xe53540_0 .net "nxor_ab", 0 0, L_0xf4a780; 1 drivers
v0xe535e0_0 .net "or_ab", 0 0, L_0xf4a690; 1 drivers
v0xe536c0_0 .alias "result", 0 0, v0xe539a0_0;
S_0xe52c50 .scope module, "xor_2" "xor_1bit" 4 14, 5 34, S_0xe52b60;
 .timescale 0 0;
L_0xf4a9b0/d .functor NAND 1, L_0xf4a8c0, L_0xf4a540, C4<1>, C4<1>;
L_0xf4a9b0 .delay (20,20,20) L_0xf4a9b0/d;
L_0xf4aae0/d .functor NOR 1, L_0xf4a8c0, L_0xf4a540, C4<0>, C4<0>;
L_0xf4aae0 .delay (20,20,20) L_0xf4aae0/d;
L_0xf4ac10/d .functor NOT 1, L_0xf4aae0, C4<0>, C4<0>, C4<0>;
L_0xf4ac10 .delay (10,10,10) L_0xf4ac10/d;
L_0xf4acb0/d .functor NAND 1, L_0xf4ac10, L_0xf4a9b0, C4<1>, C4<1>;
L_0xf4acb0 .delay (20,20,20) L_0xf4acb0/d;
L_0xf4ada0/d .functor NOT 1, L_0xf4acb0, C4<0>, C4<0>, C4<0>;
L_0xf4ada0 .delay (10,10,10) L_0xf4ada0/d;
v0xe52d40_0 .alias "a", 0 0, v0xe539a0_0;
v0xe52de0_0 .alias "b", 0 0, v0xe54620_0;
v0xe52e80_0 .net "nand_ab", 0 0, L_0xf4a9b0; 1 drivers
v0xe52f20_0 .net "nor_ab", 0 0, L_0xf4aae0; 1 drivers
v0xe52fa0_0 .net "nxor_ab", 0 0, L_0xf4acb0; 1 drivers
v0xe53040_0 .net "or_ab", 0 0, L_0xf4ac10; 1 drivers
v0xe53120_0 .alias "result", 0 0, v0xe54c80_0;
S_0xe52610 .scope module, "xor_gate" "xor_1bit" 2 35, 5 34, S_0xe4e890;
 .timescale 0 0;
L_0xf4b580/d .functor NAND 1, L_0xf4a400, L_0xf4a4a0, C4<1>, C4<1>;
L_0xf4b580 .delay (20,20,20) L_0xf4b580/d;
L_0xf4b640/d .functor NOR 1, L_0xf4a400, L_0xf4a4a0, C4<0>, C4<0>;
L_0xf4b640 .delay (20,20,20) L_0xf4b640/d;
L_0xf4b7d0/d .functor NOT 1, L_0xf4b640, C4<0>, C4<0>, C4<0>;
L_0xf4b7d0 .delay (10,10,10) L_0xf4b7d0/d;
L_0xf4b8c0/d .functor NAND 1, L_0xf4b7d0, L_0xf4b580, C4<1>, C4<1>;
L_0xf4b8c0 .delay (20,20,20) L_0xf4b8c0/d;
L_0xf4ba20/d .functor NOT 1, L_0xf4b8c0, C4<0>, C4<0>, C4<0>;
L_0xf4ba20 .delay (10,10,10) L_0xf4ba20/d;
v0xe52700_0 .alias "a", 0 0, v0xe548c0_0;
v0xe52780_0 .alias "b", 0 0, v0xe54940_0;
v0xe52850_0 .net "nand_ab", 0 0, L_0xf4b580; 1 drivers
v0xe528d0_0 .net "nor_ab", 0 0, L_0xf4b640; 1 drivers
v0xe52950_0 .net "nxor_ab", 0 0, L_0xf4b8c0; 1 drivers
v0xe529d0_0 .net "or_ab", 0 0, L_0xf4b7d0; 1 drivers
v0xe52a90_0 .alias "result", 0 0, v0xe55020_0;
S_0xe51a20 .scope module, "nand_and_gate" "nand_and_1bit" 2 36, 5 18, S_0xe4e890;
 .timescale 0 0;
L_0xf4bb70/d .functor NAND 1, L_0xf4a400, L_0xf4a4a0, C4<1>, C4<1>;
L_0xf4bb70 .delay (20,20,20) L_0xf4bb70/d;
L_0xf4bca0/d .functor NOT 1, L_0xf4bb70, C4<0>, C4<0>, C4<0>;
L_0xf4bca0 .delay (10,10,10) L_0xf4bca0/d;
v0xe52290_0 .alias "a", 0 0, v0xe548c0_0;
v0xe52330_0 .net "and_ab", 0 0, L_0xf4bca0; 1 drivers
v0xe523b0_0 .alias "b", 0 0, v0xe54940_0;
v0xe52430_0 .net "nand_ab", 0 0, L_0xf4bb70; 1 drivers
v0xe52510_0 .alias "othercontrolsignal", 0 0, v0xecf710_0;
v0xe52590_0 .alias "result", 0 0, v0xe54d90_0;
S_0xe51b10 .scope module, "mux_1" "mux_1bit" 5 30, 3 2, S_0xe51a20;
 .timescale 0 0;
L_0xf4bdf0/d .functor NAND 1, L_0xf4bca0, v0xe68730_0, C4<1>, C4<1>;
L_0xf4bdf0 .delay (20,20,20) L_0xf4bdf0/d;
L_0xf4beb0/d .functor NOT 1, L_0xf4bdf0, C4<0>, C4<0>, C4<0>;
L_0xf4beb0 .delay (10,10,10) L_0xf4beb0/d;
L_0xf4bfe0/d .functor NOT 1, v0xe68730_0, C4<0>, C4<0>, C4<0>;
L_0xf4bfe0 .delay (10,10,10) L_0xf4bfe0/d;
L_0xf4c0a0/d .functor NAND 1, L_0xf4bb70, L_0xf4bfe0, C4<1>, C4<1>;
L_0xf4c0a0 .delay (20,20,20) L_0xf4c0a0/d;
L_0xf4c1f0/d .functor NOT 1, L_0xf4c0a0, C4<0>, C4<0>, C4<0>;
L_0xf4c1f0 .delay (10,10,10) L_0xf4c1f0/d;
L_0xf4c2e0/d .functor NOR 1, L_0xf4c1f0, L_0xf4beb0, C4<0>, C4<0>;
L_0xf4c2e0 .delay (20,20,20) L_0xf4c2e0/d;
L_0xf4c480/d .functor NOT 1, L_0xf4c2e0, C4<0>, C4<0>, C4<0>;
L_0xf4c480 .delay (10,10,10) L_0xf4c480/d;
v0xe51c00_0 .net "and_in0ncom", 0 0, L_0xf4c1f0; 1 drivers
v0xe51c80_0 .net "and_in1com", 0 0, L_0xf4beb0; 1 drivers
v0xe51d00_0 .alias "in0", 0 0, v0xe52430_0;
v0xe51da0_0 .alias "in1", 0 0, v0xe52330_0;
v0xe51e20_0 .net "nand_in0ncom", 0 0, L_0xf4c0a0; 1 drivers
v0xe51ec0_0 .net "nand_in1com", 0 0, L_0xf4bdf0; 1 drivers
v0xe51fa0_0 .net "ncom", 0 0, L_0xf4bfe0; 1 drivers
v0xe52040_0 .net "nor_wire", 0 0, L_0xf4c2e0; 1 drivers
v0xe520e0_0 .alias "result", 0 0, v0xe54d90_0;
v0xe521b0_0 .alias "sel0", 0 0, v0xecf710_0;
S_0xe50fd0 .scope module, "nor_or_gate" "nor_or_1bit" 2 37, 5 2, S_0xe4e890;
 .timescale 0 0;
L_0xf4c5b0/d .functor NOR 1, L_0xf4a400, L_0xf4a4a0, C4<0>, C4<0>;
L_0xf4c5b0 .delay (20,20,20) L_0xf4c5b0/d;
L_0xf4c6e0/d .functor NOT 1, L_0xf4c5b0, C4<0>, C4<0>, C4<0>;
L_0xf4c6e0 .delay (10,10,10) L_0xf4c6e0/d;
v0xe51700_0 .alias "a", 0 0, v0xe548c0_0;
v0xe51780_0 .alias "b", 0 0, v0xe54940_0;
v0xe51820_0 .net "nor_ab", 0 0, L_0xf4c5b0; 1 drivers
v0xe518a0_0 .net "or_ab", 0 0, L_0xf4c6e0; 1 drivers
v0xe51920_0 .alias "othercontrolsignal", 0 0, v0xecf710_0;
v0xe519a0_0 .alias "result", 0 0, v0xe54f10_0;
S_0xe510c0 .scope module, "mux_1" "mux_1bit" 5 14, 3 2, S_0xe50fd0;
 .timescale 0 0;
L_0xf4c830/d .functor NAND 1, L_0xf4c6e0, v0xe68730_0, C4<1>, C4<1>;
L_0xf4c830 .delay (20,20,20) L_0xf4c830/d;
L_0xf4c8f0/d .functor NOT 1, L_0xf4c830, C4<0>, C4<0>, C4<0>;
L_0xf4c8f0 .delay (10,10,10) L_0xf4c8f0/d;
L_0xf4ca20/d .functor NOT 1, v0xe68730_0, C4<0>, C4<0>, C4<0>;
L_0xf4ca20 .delay (10,10,10) L_0xf4ca20/d;
L_0xf4cae0/d .functor NAND 1, L_0xf4c5b0, L_0xf4ca20, C4<1>, C4<1>;
L_0xf4cae0 .delay (20,20,20) L_0xf4cae0/d;
L_0xf4cc30/d .functor NOT 1, L_0xf4cae0, C4<0>, C4<0>, C4<0>;
L_0xf4cc30 .delay (10,10,10) L_0xf4cc30/d;
L_0xf4cd20/d .functor NOR 1, L_0xf4cc30, L_0xf4c8f0, C4<0>, C4<0>;
L_0xf4cd20 .delay (20,20,20) L_0xf4cd20/d;
L_0xf4cec0/d .functor NOT 1, L_0xf4cd20, C4<0>, C4<0>, C4<0>;
L_0xf4cec0 .delay (10,10,10) L_0xf4cec0/d;
v0xe511b0_0 .net "and_in0ncom", 0 0, L_0xf4cc30; 1 drivers
v0xe51230_0 .net "and_in1com", 0 0, L_0xf4c8f0; 1 drivers
v0xe512b0_0 .alias "in0", 0 0, v0xe51820_0;
v0xe51330_0 .alias "in1", 0 0, v0xe518a0_0;
v0xe513b0_0 .net "nand_in0ncom", 0 0, L_0xf4cae0; 1 drivers
v0xe51430_0 .net "nand_in1com", 0 0, L_0xf4c830; 1 drivers
v0xe514b0_0 .net "ncom", 0 0, L_0xf4ca20; 1 drivers
v0xe51530_0 .net "nor_wire", 0 0, L_0xf4cd20; 1 drivers
v0xe515b0_0 .alias "result", 0 0, v0xe54f10_0;
v0xe51680_0 .alias "sel0", 0 0, v0xecf710_0;
S_0xe4e980 .scope module, "mainMux" "mux_alu" 2 39, 3 22, S_0xe4e890;
 .timescale 0 0;
v0xe507b0_0 .alias "in0", 0 0, v0xe54c80_0;
v0xe50860_0 .alias "in1", 0 0, v0xe55020_0;
v0xe50910_0 .alias "in2", 0 0, v0xe54d90_0;
v0xe509c0_0 .alias "in3", 0 0, v0xe54f10_0;
v0xe50aa0_0 .net "in4", 0 0, C4<0>; 1 drivers
v0xe50b50_0 .alias "result", 0 0, v0xe54ad0_0;
v0xe50bd0_0 .net "sel0", 0 0, L_0xf4f020; 1 drivers
v0xe50c50_0 .net "sel1", 0 0, L_0xf4f0c0; 1 drivers
v0xe50cd0_0 .net "sel2", 0 0, L_0xf4f1f0; 1 drivers
v0xe50d80_0 .net "w0", 0 0, L_0xf4d680; 1 drivers
v0xe50e60_0 .net "w1", 0 0, L_0xf4de00; 1 drivers
v0xe50ee0_0 .net "w2", 0 0, L_0xf4e650; 1 drivers
S_0xe50000 .scope module, "mux00" "mux_1bit" 3 37, 3 2, S_0xe4e980;
 .timescale 0 0;
L_0xf4cff0/d .functor NAND 1, L_0xf4ba20, L_0xf4f020, C4<1>, C4<1>;
L_0xf4cff0 .delay (20,20,20) L_0xf4cff0/d;
L_0xf4d0b0/d .functor NOT 1, L_0xf4cff0, C4<0>, C4<0>, C4<0>;
L_0xf4d0b0 .delay (10,10,10) L_0xf4d0b0/d;
L_0xf4d1e0/d .functor NOT 1, L_0xf4f020, C4<0>, C4<0>, C4<0>;
L_0xf4d1e0 .delay (10,10,10) L_0xf4d1e0/d;
L_0xf4d330/d .functor NAND 1, L_0xf4ada0, L_0xf4d1e0, C4<1>, C4<1>;
L_0xf4d330 .delay (20,20,20) L_0xf4d330/d;
L_0xf4d3f0/d .functor NOT 1, L_0xf4d330, C4<0>, C4<0>, C4<0>;
L_0xf4d3f0 .delay (10,10,10) L_0xf4d3f0/d;
L_0xf4d4e0/d .functor NOR 1, L_0xf4d3f0, L_0xf4d0b0, C4<0>, C4<0>;
L_0xf4d4e0 .delay (20,20,20) L_0xf4d4e0/d;
L_0xf4d680/d .functor NOT 1, L_0xf4d4e0, C4<0>, C4<0>, C4<0>;
L_0xf4d680 .delay (10,10,10) L_0xf4d680/d;
v0xe500f0_0 .net "and_in0ncom", 0 0, L_0xf4d3f0; 1 drivers
v0xe501b0_0 .net "and_in1com", 0 0, L_0xf4d0b0; 1 drivers
v0xe50250_0 .alias "in0", 0 0, v0xe54c80_0;
v0xe502f0_0 .alias "in1", 0 0, v0xe55020_0;
v0xe503a0_0 .net "nand_in0ncom", 0 0, L_0xf4d330; 1 drivers
v0xe50440_0 .net "nand_in1com", 0 0, L_0xf4cff0; 1 drivers
v0xe504e0_0 .net "ncom", 0 0, L_0xf4d1e0; 1 drivers
v0xe50580_0 .net "nor_wire", 0 0, L_0xf4d4e0; 1 drivers
v0xe50620_0 .alias "result", 0 0, v0xe50d80_0;
v0xe506a0_0 .alias "sel0", 0 0, v0xe50bd0_0;
S_0xe4f8b0 .scope module, "mux01" "mux_1bit" 3 38, 3 2, S_0xe4e980;
 .timescale 0 0;
L_0xf4d7b0/d .functor NAND 1, L_0xf4cec0, L_0xf4f020, C4<1>, C4<1>;
L_0xf4d7b0 .delay (20,20,20) L_0xf4d7b0/d;
L_0xf4d870/d .functor NOT 1, L_0xf4d7b0, C4<0>, C4<0>, C4<0>;
L_0xf4d870 .delay (10,10,10) L_0xf4d870/d;
L_0xf4d9a0/d .functor NOT 1, L_0xf4f020, C4<0>, C4<0>, C4<0>;
L_0xf4d9a0 .delay (10,10,10) L_0xf4d9a0/d;
L_0xf4da60/d .functor NAND 1, L_0xf4c480, L_0xf4d9a0, C4<1>, C4<1>;
L_0xf4da60 .delay (20,20,20) L_0xf4da60/d;
L_0xf4db70/d .functor NOT 1, L_0xf4da60, C4<0>, C4<0>, C4<0>;
L_0xf4db70 .delay (10,10,10) L_0xf4db70/d;
L_0xf4dc60/d .functor NOR 1, L_0xf4db70, L_0xf4d870, C4<0>, C4<0>;
L_0xf4dc60 .delay (20,20,20) L_0xf4dc60/d;
L_0xf4de00/d .functor NOT 1, L_0xf4dc60, C4<0>, C4<0>, C4<0>;
L_0xf4de00 .delay (10,10,10) L_0xf4de00/d;
v0xe4f9a0_0 .net "and_in0ncom", 0 0, L_0xf4db70; 1 drivers
v0xe4fa60_0 .net "and_in1com", 0 0, L_0xf4d870; 1 drivers
v0xe4fb00_0 .alias "in0", 0 0, v0xe54d90_0;
v0xe4fba0_0 .alias "in1", 0 0, v0xe54f10_0;
v0xe4fc20_0 .net "nand_in0ncom", 0 0, L_0xf4da60; 1 drivers
v0xe4fcc0_0 .net "nand_in1com", 0 0, L_0xf4d7b0; 1 drivers
v0xe4fd60_0 .net "ncom", 0 0, L_0xf4d9a0; 1 drivers
v0xe4fe00_0 .net "nor_wire", 0 0, L_0xf4dc60; 1 drivers
v0xe4fea0_0 .alias "result", 0 0, v0xe50e60_0;
v0xe4ff20_0 .alias "sel0", 0 0, v0xe50bd0_0;
S_0xe4f140 .scope module, "mux1" "mux_1bit" 3 39, 3 2, S_0xe4e980;
 .timescale 0 0;
L_0xf4df30/d .functor NAND 1, L_0xf4de00, L_0xf4f0c0, C4<1>, C4<1>;
L_0xf4df30 .delay (20,20,20) L_0xf4df30/d;
L_0xf4e080/d .functor NOT 1, L_0xf4df30, C4<0>, C4<0>, C4<0>;
L_0xf4e080 .delay (10,10,10) L_0xf4e080/d;
L_0xf4e1b0/d .functor NOT 1, L_0xf4f0c0, C4<0>, C4<0>, C4<0>;
L_0xf4e1b0 .delay (10,10,10) L_0xf4e1b0/d;
L_0xf4e270/d .functor NAND 1, L_0xf4d680, L_0xf4e1b0, C4<1>, C4<1>;
L_0xf4e270 .delay (20,20,20) L_0xf4e270/d;
L_0xf4e3c0/d .functor NOT 1, L_0xf4e270, C4<0>, C4<0>, C4<0>;
L_0xf4e3c0 .delay (10,10,10) L_0xf4e3c0/d;
L_0xf4e4b0/d .functor NOR 1, L_0xf4e3c0, L_0xf4e080, C4<0>, C4<0>;
L_0xf4e4b0 .delay (20,20,20) L_0xf4e4b0/d;
L_0xf4e650/d .functor NOT 1, L_0xf4e4b0, C4<0>, C4<0>, C4<0>;
L_0xf4e650 .delay (10,10,10) L_0xf4e650/d;
v0xe4f230_0 .net "and_in0ncom", 0 0, L_0xf4e3c0; 1 drivers
v0xe4f2f0_0 .net "and_in1com", 0 0, L_0xf4e080; 1 drivers
v0xe4f390_0 .alias "in0", 0 0, v0xe50d80_0;
v0xe4f430_0 .alias "in1", 0 0, v0xe50e60_0;
v0xe4f4b0_0 .net "nand_in0ncom", 0 0, L_0xf4e270; 1 drivers
v0xe4f550_0 .net "nand_in1com", 0 0, L_0xf4df30; 1 drivers
v0xe4f5f0_0 .net "ncom", 0 0, L_0xf4e1b0; 1 drivers
v0xe4f690_0 .net "nor_wire", 0 0, L_0xf4e4b0; 1 drivers
v0xe4f730_0 .alias "result", 0 0, v0xe50ee0_0;
v0xe4f7b0_0 .alias "sel0", 0 0, v0xe50c50_0;
S_0xe4ea70 .scope module, "mux2" "mux_1bit" 3 40, 3 2, S_0xe4e980;
 .timescale 0 0;
L_0xf4e780/d .functor NAND 1, C4<0>, L_0xf4f1f0, C4<1>, C4<1>;
L_0xf4e780 .delay (20,20,20) L_0xf4e780/d;
L_0xf4e8e0/d .functor NOT 1, L_0xf4e780, C4<0>, C4<0>, C4<0>;
L_0xf4e8e0 .delay (10,10,10) L_0xf4e8e0/d;
L_0xf4ea30/d .functor NOT 1, L_0xf4f1f0, C4<0>, C4<0>, C4<0>;
L_0xf4ea30 .delay (10,10,10) L_0xf4ea30/d;
L_0xf4eaf0/d .functor NAND 1, L_0xf4e650, L_0xf4ea30, C4<1>, C4<1>;
L_0xf4eaf0 .delay (20,20,20) L_0xf4eaf0/d;
L_0xf4ec60/d .functor NOT 1, L_0xf4eaf0, C4<0>, C4<0>, C4<0>;
L_0xf4ec60 .delay (10,10,10) L_0xf4ec60/d;
L_0xf4ed50/d .functor NOR 1, L_0xf4ec60, L_0xf4e8e0, C4<0>, C4<0>;
L_0xf4ed50 .delay (20,20,20) L_0xf4ed50/d;
L_0xf4eef0/d .functor NOT 1, L_0xf4ed50, C4<0>, C4<0>, C4<0>;
L_0xf4eef0 .delay (10,10,10) L_0xf4eef0/d;
v0xe4eb60_0 .net "and_in0ncom", 0 0, L_0xf4ec60; 1 drivers
v0xe4ebe0_0 .net "and_in1com", 0 0, L_0xf4e8e0; 1 drivers
v0xe4ec60_0 .alias "in0", 0 0, v0xe50ee0_0;
v0xe4ece0_0 .alias "in1", 0 0, v0xe50aa0_0;
v0xe4ed60_0 .net "nand_in0ncom", 0 0, L_0xf4eaf0; 1 drivers
v0xe4ede0_0 .net "nand_in1com", 0 0, L_0xf4e780; 1 drivers
v0xe4eec0_0 .net "ncom", 0 0, L_0xf4ea30; 1 drivers
v0xe4ef60_0 .net "nor_wire", 0 0, L_0xf4ed50; 1 drivers
v0xe4f000_0 .alias "result", 0 0, v0xe54ad0_0;
v0xe4f0a0_0 .alias "sel0", 0 0, v0xe50cd0_0;
S_0xe479f0 .scope generate, "ALU4[18]" "ALU4[18]" 2 65, 2 65, S_0xc56b50;
 .timescale 0 0;
P_0xe463c8 .param/l "i" 2 65, +C4<010010>;
S_0xe47b20 .scope module, "_alu" "ALU_1bit" 2 66, 2 16, S_0xe479f0;
 .timescale 0 0;
L_0xf4a5e0/d .functor NOT 1, L_0xf4f670, C4<0>, C4<0>, C4<0>;
L_0xf4a5e0 .delay (10,10,10) L_0xf4a5e0/d;
v0xe4d880_0 .net "carryin", 0 0, L_0xf4f710; 1 drivers
v0xe4d920_0 .net "carryout", 0 0, L_0xf50ff0; 1 drivers
v0xe4d9a0_0 .alias "invertB", 0 0, v0xecf510_0;
v0xe4da20_0 .alias "muxIndex", 2 0, v0xecf590_0;
v0xe4daa0_0 .net "notB", 0 0, L_0xf4a5e0; 1 drivers
v0xe4db20_0 .net "operandA", 0 0, L_0xf4f5d0; 1 drivers
v0xe4dba0_0 .net "operandB", 0 0, L_0xf4f670; 1 drivers
v0xe4dcb0_0 .alias "othercontrolsignal", 0 0, v0xecf710_0;
v0xe23840_0 .net "result", 0 0, L_0xf54960; 1 drivers
v0xe23910_0 .net "trueB", 0 0, L_0xf4fe30; 1 drivers
v0xe239f0_0 .net "wAddSub", 0 0, L_0xf50950; 1 drivers
v0xe23b00_0 .net "wNandAnd", 0 0, L_0xf520d0; 1 drivers
v0xe4e5d0_0 .net "wNorOr", 0 0, L_0xf52b10; 1 drivers
v0xe4e6e0_0 .net "wXor", 0 0, L_0xf51650; 1 drivers
L_0xf54a90 .part v0xecef00_0, 0, 1;
L_0xf54b30 .part v0xecef00_0, 1, 1;
L_0xf54c60 .part v0xecef00_0, 2, 1;
S_0xe4d100 .scope module, "mux_invertB" "mux_1bit" 2 31, 3 2, S_0xe47b20;
 .timescale 0 0;
L_0xf4f860/d .functor NAND 1, L_0xf4a5e0, v0xecee80_0, C4<1>, C4<1>;
L_0xf4f860 .delay (20,20,20) L_0xf4f860/d;
L_0xf4f940/d .functor NOT 1, L_0xf4f860, C4<0>, C4<0>, C4<0>;
L_0xf4f940 .delay (10,10,10) L_0xf4f940/d;
L_0xf4fa20/d .functor NOT 1, v0xecee80_0, C4<0>, C4<0>, C4<0>;
L_0xf4fa20 .delay (10,10,10) L_0xf4fa20/d;
L_0xf4fae0/d .functor NAND 1, L_0xf4f670, L_0xf4fa20, C4<1>, C4<1>;
L_0xf4fae0 .delay (20,20,20) L_0xf4fae0/d;
L_0xf4fba0/d .functor NOT 1, L_0xf4fae0, C4<0>, C4<0>, C4<0>;
L_0xf4fba0 .delay (10,10,10) L_0xf4fba0/d;
L_0xf4fc90/d .functor NOR 1, L_0xf4fba0, L_0xf4f940, C4<0>, C4<0>;
L_0xf4fc90 .delay (20,20,20) L_0xf4fc90/d;
L_0xf4fe30/d .functor NOT 1, L_0xf4fc90, C4<0>, C4<0>, C4<0>;
L_0xf4fe30 .delay (10,10,10) L_0xf4fe30/d;
v0xe4d1f0_0 .net "and_in0ncom", 0 0, L_0xf4fba0; 1 drivers
v0xe4d2b0_0 .net "and_in1com", 0 0, L_0xf4f940; 1 drivers
v0xe4d350_0 .alias "in0", 0 0, v0xe4dba0_0;
v0xe4d3d0_0 .alias "in1", 0 0, v0xe4daa0_0;
v0xe4d450_0 .net "nand_in0ncom", 0 0, L_0xf4fae0; 1 drivers
v0xe4d4f0_0 .net "nand_in1com", 0 0, L_0xf4f860; 1 drivers
v0xe4d590_0 .net "ncom", 0 0, L_0xf4fa20; 1 drivers
v0xe4d630_0 .net "nor_wire", 0 0, L_0xf4fc90; 1 drivers
v0xe4d6d0_0 .alias "result", 0 0, v0xe23910_0;
v0xe4d7a0_0 .alias "sel0", 0 0, v0xecf510_0;
S_0xe4bdc0 .scope module, "adder" "adder_1bit" 2 34, 4 2, S_0xe47b20;
 .timescale 0 0;
L_0xf50a60/d .functor NAND 1, L_0xf4f5d0, L_0xf4fe30, C4<1>, C4<1>;
L_0xf50a60 .delay (20,20,20) L_0xf50a60/d;
L_0xf50bd0/d .functor NOT 1, L_0xf50a60, C4<0>, C4<0>, C4<0>;
L_0xf50bd0 .delay (10,10,10) L_0xf50bd0/d;
L_0xf50ce0/d .functor NAND 1, L_0xf4f710, L_0xf503b0, C4<1>, C4<1>;
L_0xf50ce0 .delay (20,20,20) L_0xf50ce0/d;
L_0xf50da0/d .functor NOT 1, L_0xf50ce0, C4<0>, C4<0>, C4<0>;
L_0xf50da0 .delay (10,10,10) L_0xf50da0/d;
L_0xf50eb0/d .functor NOR 1, L_0xf50da0, L_0xf50bd0, C4<0>, C4<0>;
L_0xf50eb0 .delay (20,20,20) L_0xf50eb0/d;
L_0xf50ff0/d .functor NOT 1, L_0xf50eb0, C4<0>, C4<0>, C4<0>;
L_0xf50ff0 .delay (10,10,10) L_0xf50ff0/d;
v0xe4c9a0_0 .net "And_AB", 0 0, L_0xf50bd0; 1 drivers
v0xe4ca40_0 .net "And_XorAB_C", 0 0, L_0xf50da0; 1 drivers
v0xe4cae0_0 .net "Nand_AB", 0 0, L_0xf50a60; 1 drivers
v0xe4cb80_0 .net "Nand_XorAB_C", 0 0, L_0xf50ce0; 1 drivers
v0xe4cc00_0 .net "Xor_AB", 0 0, L_0xf503b0; 1 drivers
v0xe4ccd0_0 .alias "a", 0 0, v0xe4db20_0;
v0xe4ce20_0 .alias "b", 0 0, v0xe23910_0;
v0xe4cea0_0 .alias "carryin", 0 0, v0xe4d880_0;
v0xe4cf20_0 .alias "carryout", 0 0, v0xe4d920_0;
v0xe4cfa0_0 .net "nco", 0 0, L_0xf50eb0; 1 drivers
v0xe4d080_0 .alias "sum", 0 0, v0xe239f0_0;
S_0xe4c450 .scope module, "xor_1" "xor_1bit" 4 13, 5 34, S_0xe4bdc0;
 .timescale 0 0;
L_0xf4ffa0/d .functor NAND 1, L_0xf4f5d0, L_0xf4fe30, C4<1>, C4<1>;
L_0xf4ffa0 .delay (20,20,20) L_0xf4ffa0/d;
L_0xf50060/d .functor NOR 1, L_0xf4f5d0, L_0xf4fe30, C4<0>, C4<0>;
L_0xf50060 .delay (20,20,20) L_0xf50060/d;
L_0xf50140/d .functor NOT 1, L_0xf50060, C4<0>, C4<0>, C4<0>;
L_0xf50140 .delay (10,10,10) L_0xf50140/d;
L_0xf50250/d .functor NAND 1, L_0xf50140, L_0xf4ffa0, C4<1>, C4<1>;
L_0xf50250 .delay (20,20,20) L_0xf50250/d;
L_0xf503b0/d .functor NOT 1, L_0xf50250, C4<0>, C4<0>, C4<0>;
L_0xf503b0 .delay (10,10,10) L_0xf503b0/d;
v0xe4c540_0 .alias "a", 0 0, v0xe4db20_0;
v0xe4c5e0_0 .alias "b", 0 0, v0xe23910_0;
v0xe4c680_0 .net "nand_ab", 0 0, L_0xf4ffa0; 1 drivers
v0xe4c720_0 .net "nor_ab", 0 0, L_0xf50060; 1 drivers
v0xe4c7a0_0 .net "nxor_ab", 0 0, L_0xf50250; 1 drivers
v0xe4c840_0 .net "or_ab", 0 0, L_0xf50140; 1 drivers
v0xe4c920_0 .alias "result", 0 0, v0xe4cc00_0;
S_0xe4beb0 .scope module, "xor_2" "xor_1bit" 4 14, 5 34, S_0xe4bdc0;
 .timescale 0 0;
L_0xf504c0/d .functor NAND 1, L_0xf503b0, L_0xf4f710, C4<1>, C4<1>;
L_0xf504c0 .delay (20,20,20) L_0xf504c0/d;
L_0xf50610/d .functor NOR 1, L_0xf503b0, L_0xf4f710, C4<0>, C4<0>;
L_0xf50610 .delay (20,20,20) L_0xf50610/d;
L_0xf50780/d .functor NOT 1, L_0xf50610, C4<0>, C4<0>, C4<0>;
L_0xf50780 .delay (10,10,10) L_0xf50780/d;
L_0xf50840/d .functor NAND 1, L_0xf50780, L_0xf504c0, C4<1>, C4<1>;
L_0xf50840 .delay (20,20,20) L_0xf50840/d;
L_0xf50950/d .functor NOT 1, L_0xf50840, C4<0>, C4<0>, C4<0>;
L_0xf50950 .delay (10,10,10) L_0xf50950/d;
v0xe4bfa0_0 .alias "a", 0 0, v0xe4cc00_0;
v0xe4c040_0 .alias "b", 0 0, v0xe4d880_0;
v0xe4c0e0_0 .net "nand_ab", 0 0, L_0xf504c0; 1 drivers
v0xe4c180_0 .net "nor_ab", 0 0, L_0xf50610; 1 drivers
v0xe4c200_0 .net "nxor_ab", 0 0, L_0xf50840; 1 drivers
v0xe4c2a0_0 .net "or_ab", 0 0, L_0xf50780; 1 drivers
v0xe4c380_0 .alias "result", 0 0, v0xe239f0_0;
S_0xe4b870 .scope module, "xor_gate" "xor_1bit" 2 35, 5 34, S_0xe47b20;
 .timescale 0 0;
L_0xf511b0/d .functor NAND 1, L_0xf4f5d0, L_0xf4f670, C4<1>, C4<1>;
L_0xf511b0 .delay (20,20,20) L_0xf511b0/d;
L_0xf51270/d .functor NOR 1, L_0xf4f5d0, L_0xf4f670, C4<0>, C4<0>;
L_0xf51270 .delay (20,20,20) L_0xf51270/d;
L_0xf51400/d .functor NOT 1, L_0xf51270, C4<0>, C4<0>, C4<0>;
L_0xf51400 .delay (10,10,10) L_0xf51400/d;
L_0xf514f0/d .functor NAND 1, L_0xf51400, L_0xf511b0, C4<1>, C4<1>;
L_0xf514f0 .delay (20,20,20) L_0xf514f0/d;
L_0xf51650/d .functor NOT 1, L_0xf514f0, C4<0>, C4<0>, C4<0>;
L_0xf51650 .delay (10,10,10) L_0xf51650/d;
v0xe4b960_0 .alias "a", 0 0, v0xe4db20_0;
v0xe4b9e0_0 .alias "b", 0 0, v0xe4dba0_0;
v0xe4bab0_0 .net "nand_ab", 0 0, L_0xf511b0; 1 drivers
v0xe4bb30_0 .net "nor_ab", 0 0, L_0xf51270; 1 drivers
v0xe4bbb0_0 .net "nxor_ab", 0 0, L_0xf514f0; 1 drivers
v0xe4bc30_0 .net "or_ab", 0 0, L_0xf51400; 1 drivers
v0xe4bcf0_0 .alias "result", 0 0, v0xe4e6e0_0;
S_0xe4ac70 .scope module, "nand_and_gate" "nand_and_1bit" 2 36, 5 18, S_0xe47b20;
 .timescale 0 0;
L_0xf517a0/d .functor NAND 1, L_0xf4f5d0, L_0xf4f670, C4<1>, C4<1>;
L_0xf517a0 .delay (20,20,20) L_0xf517a0/d;
L_0xf518d0/d .functor NOT 1, L_0xf517a0, C4<0>, C4<0>, C4<0>;
L_0xf518d0 .delay (10,10,10) L_0xf518d0/d;
v0xe4b480_0 .alias "a", 0 0, v0xe4db20_0;
v0xe4b520_0 .net "and_ab", 0 0, L_0xf518d0; 1 drivers
v0xe4b5a0_0 .alias "b", 0 0, v0xe4dba0_0;
v0xe4b650_0 .net "nand_ab", 0 0, L_0xf517a0; 1 drivers
v0xe4b730_0 .alias "othercontrolsignal", 0 0, v0xecf710_0;
v0xe4b7b0_0 .alias "result", 0 0, v0xe23b00_0;
S_0xe4ad60 .scope module, "mux_1" "mux_1bit" 5 30, 3 2, S_0xe4ac70;
 .timescale 0 0;
L_0xf51a20/d .functor NAND 1, L_0xf518d0, v0xe68730_0, C4<1>, C4<1>;
L_0xf51a20 .delay (20,20,20) L_0xf51a20/d;
L_0xf51ae0/d .functor NOT 1, L_0xf51a20, C4<0>, C4<0>, C4<0>;
L_0xf51ae0 .delay (10,10,10) L_0xf51ae0/d;
L_0xf51c10/d .functor NOT 1, v0xe68730_0, C4<0>, C4<0>, C4<0>;
L_0xf51c10 .delay (10,10,10) L_0xf51c10/d;
L_0xf51cd0/d .functor NAND 1, L_0xf517a0, L_0xf51c10, C4<1>, C4<1>;
L_0xf51cd0 .delay (20,20,20) L_0xf51cd0/d;
L_0xf51e40/d .functor NOT 1, L_0xf51cd0, C4<0>, C4<0>, C4<0>;
L_0xf51e40 .delay (10,10,10) L_0xf51e40/d;
L_0xf51f30/d .functor NOR 1, L_0xf51e40, L_0xf51ae0, C4<0>, C4<0>;
L_0xf51f30 .delay (20,20,20) L_0xf51f30/d;
L_0xf520d0/d .functor NOT 1, L_0xf51f30, C4<0>, C4<0>, C4<0>;
L_0xf520d0 .delay (10,10,10) L_0xf520d0/d;
v0xe4ae50_0 .net "and_in0ncom", 0 0, L_0xf51e40; 1 drivers
v0xe4aed0_0 .net "and_in1com", 0 0, L_0xf51ae0; 1 drivers
v0xe4af50_0 .alias "in0", 0 0, v0xe4b650_0;
v0xe4aff0_0 .alias "in1", 0 0, v0xe4b520_0;
v0xe4b070_0 .net "nand_in0ncom", 0 0, L_0xf51cd0; 1 drivers
v0xe4b0f0_0 .net "nand_in1com", 0 0, L_0xf51a20; 1 drivers
v0xe4b190_0 .net "ncom", 0 0, L_0xf51c10; 1 drivers
v0xe4b230_0 .net "nor_wire", 0 0, L_0xf51f30; 1 drivers
v0xe4b2d0_0 .alias "result", 0 0, v0xe23b00_0;
v0xe4b3a0_0 .alias "sel0", 0 0, v0xecf710_0;
S_0xe4a1d0 .scope module, "nor_or_gate" "nor_or_1bit" 2 37, 5 2, S_0xe47b20;
 .timescale 0 0;
L_0xf52200/d .functor NOR 1, L_0xf4f5d0, L_0xf4f670, C4<0>, C4<0>;
L_0xf52200 .delay (20,20,20) L_0xf52200/d;
L_0xf52330/d .functor NOT 1, L_0xf52200, C4<0>, C4<0>, C4<0>;
L_0xf52330 .delay (10,10,10) L_0xf52330/d;
v0xe4a950_0 .alias "a", 0 0, v0xe4db20_0;
v0xe4a9d0_0 .alias "b", 0 0, v0xe4dba0_0;
v0xe4aa70_0 .net "nor_ab", 0 0, L_0xf52200; 1 drivers
v0xe4aaf0_0 .net "or_ab", 0 0, L_0xf52330; 1 drivers
v0xe4ab70_0 .alias "othercontrolsignal", 0 0, v0xecf710_0;
v0xe4abf0_0 .alias "result", 0 0, v0xe4e5d0_0;
S_0xe4a2c0 .scope module, "mux_1" "mux_1bit" 5 14, 3 2, S_0xe4a1d0;
 .timescale 0 0;
L_0xf52480/d .functor NAND 1, L_0xf52330, v0xe68730_0, C4<1>, C4<1>;
L_0xf52480 .delay (20,20,20) L_0xf52480/d;
L_0xf52540/d .functor NOT 1, L_0xf52480, C4<0>, C4<0>, C4<0>;
L_0xf52540 .delay (10,10,10) L_0xf52540/d;
L_0xf52670/d .functor NOT 1, v0xe68730_0, C4<0>, C4<0>, C4<0>;
L_0xf52670 .delay (10,10,10) L_0xf52670/d;
L_0xf52730/d .functor NAND 1, L_0xf52200, L_0xf52670, C4<1>, C4<1>;
L_0xf52730 .delay (20,20,20) L_0xf52730/d;
L_0xf52880/d .functor NOT 1, L_0xf52730, C4<0>, C4<0>, C4<0>;
L_0xf52880 .delay (10,10,10) L_0xf52880/d;
L_0xf52970/d .functor NOR 1, L_0xf52880, L_0xf52540, C4<0>, C4<0>;
L_0xf52970 .delay (20,20,20) L_0xf52970/d;
L_0xf52b10/d .functor NOT 1, L_0xf52970, C4<0>, C4<0>, C4<0>;
L_0xf52b10 .delay (10,10,10) L_0xf52b10/d;
v0xe4a3b0_0 .net "and_in0ncom", 0 0, L_0xf52880; 1 drivers
v0xe4a430_0 .net "and_in1com", 0 0, L_0xf52540; 1 drivers
v0xe4a4b0_0 .alias "in0", 0 0, v0xe4aa70_0;
v0xe4a530_0 .alias "in1", 0 0, v0xe4aaf0_0;
v0xe4a5b0_0 .net "nand_in0ncom", 0 0, L_0xf52730; 1 drivers
v0xe4a630_0 .net "nand_in1com", 0 0, L_0xf52480; 1 drivers
v0xe4a6b0_0 .net "ncom", 0 0, L_0xf52670; 1 drivers
v0xe4a730_0 .net "nor_wire", 0 0, L_0xf52970; 1 drivers
v0xe4a800_0 .alias "result", 0 0, v0xe4e5d0_0;
v0xe4a8d0_0 .alias "sel0", 0 0, v0xecf710_0;
S_0xe47c10 .scope module, "mainMux" "mux_alu" 2 39, 3 22, S_0xe47b20;
 .timescale 0 0;
v0xe49a20_0 .alias "in0", 0 0, v0xe239f0_0;
v0xe49ad0_0 .alias "in1", 0 0, v0xe4e6e0_0;
v0xe49b80_0 .alias "in2", 0 0, v0xe23b00_0;
v0xe49c30_0 .alias "in3", 0 0, v0xe4e5d0_0;
v0xe49d10_0 .net "in4", 0 0, C4<0>; 1 drivers
v0xe49dc0_0 .alias "result", 0 0, v0xe23840_0;
v0xe49e40_0 .net "sel0", 0 0, L_0xf54a90; 1 drivers
v0xe49ec0_0 .net "sel1", 0 0, L_0xf54b30; 1 drivers
v0xe49f40_0 .net "sel2", 0 0, L_0xf54c60; 1 drivers
v0xe49ff0_0 .net "w0", 0 0, L_0xf53250; 1 drivers
v0xe4a0d0_0 .net "w1", 0 0, L_0xf538d0; 1 drivers
v0xe4a150_0 .net "w2", 0 0, L_0xf54100; 1 drivers
S_0xe492d0 .scope module, "mux00" "mux_1bit" 3 37, 3 2, S_0xe47c10;
 .timescale 0 0;
L_0xf52c40/d .functor NAND 1, L_0xf51650, L_0xf54a90, C4<1>, C4<1>;
L_0xf52c40 .delay (20,20,20) L_0xf52c40/d;
L_0xf52d00/d .functor NOT 1, L_0xf52c40, C4<0>, C4<0>, C4<0>;
L_0xf52d00 .delay (10,10,10) L_0xf52d00/d;
L_0xf52e30/d .functor NOT 1, L_0xf54a90, C4<0>, C4<0>, C4<0>;
L_0xf52e30 .delay (10,10,10) L_0xf52e30/d;
L_0xf52f80/d .functor NAND 1, L_0xf50950, L_0xf52e30, C4<1>, C4<1>;
L_0xf52f80 .delay (20,20,20) L_0xf52f80/d;
L_0xf52fe0/d .functor NOT 1, L_0xf52f80, C4<0>, C4<0>, C4<0>;
L_0xf52fe0 .delay (10,10,10) L_0xf52fe0/d;
L_0xf530d0/d .functor NOR 1, L_0xf52fe0, L_0xf52d00, C4<0>, C4<0>;
L_0xf530d0 .delay (20,20,20) L_0xf530d0/d;
L_0xf53250/d .functor NOT 1, L_0xf530d0, C4<0>, C4<0>, C4<0>;
L_0xf53250 .delay (10,10,10) L_0xf53250/d;
v0xe493c0_0 .net "and_in0ncom", 0 0, L_0xf52fe0; 1 drivers
v0xe49480_0 .net "and_in1com", 0 0, L_0xf52d00; 1 drivers
v0xe49520_0 .alias "in0", 0 0, v0xe239f0_0;
v0xe495c0_0 .alias "in1", 0 0, v0xe4e6e0_0;
v0xe49640_0 .net "nand_in0ncom", 0 0, L_0xf52f80; 1 drivers
v0xe496e0_0 .net "nand_in1com", 0 0, L_0xf52c40; 1 drivers
v0xe49780_0 .net "ncom", 0 0, L_0xf52e30; 1 drivers
v0xe49820_0 .net "nor_wire", 0 0, L_0xf530d0; 1 drivers
v0xe498c0_0 .alias "result", 0 0, v0xe49ff0_0;
v0xe49940_0 .alias "sel0", 0 0, v0xe49e40_0;
S_0xe48b80 .scope module, "mux01" "mux_1bit" 3 38, 3 2, S_0xe47c10;
 .timescale 0 0;
L_0xf53340/d .functor NAND 1, L_0xf52b10, L_0xf54a90, C4<1>, C4<1>;
L_0xf53340 .delay (20,20,20) L_0xf53340/d;
L_0xf533e0/d .functor NOT 1, L_0xf53340, C4<0>, C4<0>, C4<0>;
L_0xf533e0 .delay (10,10,10) L_0xf533e0/d;
L_0xf534d0/d .functor NOT 1, L_0xf54a90, C4<0>, C4<0>, C4<0>;
L_0xf534d0 .delay (10,10,10) L_0xf534d0/d;
L_0xf53570/d .functor NAND 1, L_0xf520d0, L_0xf534d0, C4<1>, C4<1>;
L_0xf53570 .delay (20,20,20) L_0xf53570/d;
L_0xf53660/d .functor NOT 1, L_0xf53570, C4<0>, C4<0>, C4<0>;
L_0xf53660 .delay (10,10,10) L_0xf53660/d;
L_0xf53750/d .functor NOR 1, L_0xf53660, L_0xf533e0, C4<0>, C4<0>;
L_0xf53750 .delay (20,20,20) L_0xf53750/d;
L_0xf538d0/d .functor NOT 1, L_0xf53750, C4<0>, C4<0>, C4<0>;
L_0xf538d0 .delay (10,10,10) L_0xf538d0/d;
v0xe48c70_0 .net "and_in0ncom", 0 0, L_0xf53660; 1 drivers
v0xe48d30_0 .net "and_in1com", 0 0, L_0xf533e0; 1 drivers
v0xe48dd0_0 .alias "in0", 0 0, v0xe23b00_0;
v0xe48e70_0 .alias "in1", 0 0, v0xe4e5d0_0;
v0xe48ef0_0 .net "nand_in0ncom", 0 0, L_0xf53570; 1 drivers
v0xe48f90_0 .net "nand_in1com", 0 0, L_0xf53340; 1 drivers
v0xe49030_0 .net "ncom", 0 0, L_0xf534d0; 1 drivers
v0xe490d0_0 .net "nor_wire", 0 0, L_0xf53750; 1 drivers
v0xe49170_0 .alias "result", 0 0, v0xe4a0d0_0;
v0xe491f0_0 .alias "sel0", 0 0, v0xe49e40_0;
S_0xe48430 .scope module, "mux1" "mux_1bit" 3 39, 3 2, S_0xe47c10;
 .timescale 0 0;
L_0xf539c0/d .functor NAND 1, L_0xf538d0, L_0xf54b30, C4<1>, C4<1>;
L_0xf539c0 .delay (20,20,20) L_0xf539c0/d;
L_0xf53b30/d .functor NOT 1, L_0xf539c0, C4<0>, C4<0>, C4<0>;
L_0xf53b30 .delay (10,10,10) L_0xf53b30/d;
L_0xf53c60/d .functor NOT 1, L_0xf54b30, C4<0>, C4<0>, C4<0>;
L_0xf53c60 .delay (10,10,10) L_0xf53c60/d;
L_0xf53d20/d .functor NAND 1, L_0xf53250, L_0xf53c60, C4<1>, C4<1>;
L_0xf53d20 .delay (20,20,20) L_0xf53d20/d;
L_0xf53e70/d .functor NOT 1, L_0xf53d20, C4<0>, C4<0>, C4<0>;
L_0xf53e70 .delay (10,10,10) L_0xf53e70/d;
L_0xf53f60/d .functor NOR 1, L_0xf53e70, L_0xf53b30, C4<0>, C4<0>;
L_0xf53f60 .delay (20,20,20) L_0xf53f60/d;
L_0xf54100/d .functor NOT 1, L_0xf53f60, C4<0>, C4<0>, C4<0>;
L_0xf54100 .delay (10,10,10) L_0xf54100/d;
v0xe48520_0 .net "and_in0ncom", 0 0, L_0xf53e70; 1 drivers
v0xe485e0_0 .net "and_in1com", 0 0, L_0xf53b30; 1 drivers
v0xe48680_0 .alias "in0", 0 0, v0xe49ff0_0;
v0xe48720_0 .alias "in1", 0 0, v0xe4a0d0_0;
v0xe487a0_0 .net "nand_in0ncom", 0 0, L_0xf53d20; 1 drivers
v0xe48840_0 .net "nand_in1com", 0 0, L_0xf539c0; 1 drivers
v0xe488e0_0 .net "ncom", 0 0, L_0xf53c60; 1 drivers
v0xe48980_0 .net "nor_wire", 0 0, L_0xf53f60; 1 drivers
v0xe48a20_0 .alias "result", 0 0, v0xe4a150_0;
v0xe48aa0_0 .alias "sel0", 0 0, v0xe49ec0_0;
S_0xe47d00 .scope module, "mux2" "mux_1bit" 3 40, 3 2, S_0xe47c10;
 .timescale 0 0;
L_0xf54230/d .functor NAND 1, C4<0>, L_0xf54c60, C4<1>, C4<1>;
L_0xf54230 .delay (20,20,20) L_0xf54230/d;
L_0xf54390/d .functor NOT 1, L_0xf54230, C4<0>, C4<0>, C4<0>;
L_0xf54390 .delay (10,10,10) L_0xf54390/d;
L_0xf544c0/d .functor NOT 1, L_0xf54c60, C4<0>, C4<0>, C4<0>;
L_0xf544c0 .delay (10,10,10) L_0xf544c0/d;
L_0xf54580/d .functor NAND 1, L_0xf54100, L_0xf544c0, C4<1>, C4<1>;
L_0xf54580 .delay (20,20,20) L_0xf54580/d;
L_0xf546d0/d .functor NOT 1, L_0xf54580, C4<0>, C4<0>, C4<0>;
L_0xf546d0 .delay (10,10,10) L_0xf546d0/d;
L_0xf547c0/d .functor NOR 1, L_0xf546d0, L_0xf54390, C4<0>, C4<0>;
L_0xf547c0 .delay (20,20,20) L_0xf547c0/d;
L_0xf54960/d .functor NOT 1, L_0xf547c0, C4<0>, C4<0>, C4<0>;
L_0xf54960 .delay (10,10,10) L_0xf54960/d;
v0xe47df0_0 .net "and_in0ncom", 0 0, L_0xf546d0; 1 drivers
v0xe47e70_0 .net "and_in1com", 0 0, L_0xf54390; 1 drivers
v0xe47f10_0 .alias "in0", 0 0, v0xe4a150_0;
v0xe47fb0_0 .alias "in1", 0 0, v0xe49d10_0;
v0xe48030_0 .net "nand_in0ncom", 0 0, L_0xf54580; 1 drivers
v0xe480d0_0 .net "nand_in1com", 0 0, L_0xf54230; 1 drivers
v0xe481b0_0 .net "ncom", 0 0, L_0xf544c0; 1 drivers
v0xe48250_0 .net "nor_wire", 0 0, L_0xf547c0; 1 drivers
v0xe482f0_0 .alias "result", 0 0, v0xe23840_0;
v0xe48390_0 .alias "sel0", 0 0, v0xe49f40_0;
S_0xe41070 .scope generate, "ALU4[19]" "ALU4[19]" 2 65, 2 65, S_0xc56b50;
 .timescale 0 0;
P_0xe3fa48 .param/l "i" 2 65, +C4<010011>;
S_0xe411a0 .scope module, "_alu" "ALU_1bit" 2 66, 2 16, S_0xe41070;
 .timescale 0 0;
L_0xf551f0/d .functor NOT 1, L_0xf54fb0, C4<0>, C4<0>, C4<0>;
L_0xf551f0 .delay (10,10,10) L_0xf551f0/d;
v0xe46ef0_0 .net "carryin", 0 0, L_0xf55050; 1 drivers
v0xe46f90_0 .net "carryout", 0 0, L_0xf56a60; 1 drivers
v0xe47010_0 .alias "invertB", 0 0, v0xecf510_0;
v0xe47090_0 .alias "muxIndex", 2 0, v0xecf590_0;
v0xe47110_0 .net "notB", 0 0, L_0xf551f0; 1 drivers
v0xe47190_0 .net "operandA", 0 0, L_0xf54f10; 1 drivers
v0xe47210_0 .net "operandB", 0 0, L_0xf54fb0; 1 drivers
v0xe47320_0 .alias "othercontrolsignal", 0 0, v0xecf710_0;
v0xe473a0_0 .net "result", 0 0, L_0xf5a550; 1 drivers
v0xe47470_0 .net "trueB", 0 0, L_0xf558a0; 1 drivers
v0xe47550_0 .net "wAddSub", 0 0, L_0xf563c0; 1 drivers
v0xe47660_0 .net "wNandAnd", 0 0, L_0xf57b20; 1 drivers
v0xe477e0_0 .net "wNorOr", 0 0, L_0xf58560; 1 drivers
v0xe478f0_0 .net "wXor", 0 0, L_0xf570c0; 1 drivers
L_0xf5a680 .part v0xecef00_0, 0, 1;
L_0xf5a720 .part v0xecef00_0, 1, 1;
L_0xf5a850 .part v0xecef00_0, 2, 1;
S_0xe46770 .scope module, "mux_invertB" "mux_1bit" 2 31, 3 2, S_0xe411a0;
 .timescale 0 0;
L_0xf552d0/d .functor NAND 1, L_0xf551f0, v0xecee80_0, C4<1>, C4<1>;
L_0xf552d0 .delay (20,20,20) L_0xf552d0/d;
L_0xf553b0/d .functor NOT 1, L_0xf552d0, C4<0>, C4<0>, C4<0>;
L_0xf553b0 .delay (10,10,10) L_0xf553b0/d;
L_0xf55490/d .functor NOT 1, v0xecee80_0, C4<0>, C4<0>, C4<0>;
L_0xf55490 .delay (10,10,10) L_0xf55490/d;
L_0xf55550/d .functor NAND 1, L_0xf54fb0, L_0xf55490, C4<1>, C4<1>;
L_0xf55550 .delay (20,20,20) L_0xf55550/d;
L_0xf55610/d .functor NOT 1, L_0xf55550, C4<0>, C4<0>, C4<0>;
L_0xf55610 .delay (10,10,10) L_0xf55610/d;
L_0xf55700/d .functor NOR 1, L_0xf55610, L_0xf553b0, C4<0>, C4<0>;
L_0xf55700 .delay (20,20,20) L_0xf55700/d;
L_0xf558a0/d .functor NOT 1, L_0xf55700, C4<0>, C4<0>, C4<0>;
L_0xf558a0 .delay (10,10,10) L_0xf558a0/d;
v0xe46860_0 .net "and_in0ncom", 0 0, L_0xf55610; 1 drivers
v0xe46920_0 .net "and_in1com", 0 0, L_0xf553b0; 1 drivers
v0xe469c0_0 .alias "in0", 0 0, v0xe47210_0;
v0xe46a40_0 .alias "in1", 0 0, v0xe47110_0;
v0xe46ac0_0 .net "nand_in0ncom", 0 0, L_0xf55550; 1 drivers
v0xe46b60_0 .net "nand_in1com", 0 0, L_0xf552d0; 1 drivers
v0xe46c00_0 .net "ncom", 0 0, L_0xf55490; 1 drivers
v0xe46ca0_0 .net "nor_wire", 0 0, L_0xf55700; 1 drivers
v0xe46d40_0 .alias "result", 0 0, v0xe47470_0;
v0xe46e10_0 .alias "sel0", 0 0, v0xecf510_0;
S_0xe45430 .scope module, "adder" "adder_1bit" 2 34, 4 2, S_0xe411a0;
 .timescale 0 0;
L_0xf564d0/d .functor NAND 1, L_0xf54f10, L_0xf558a0, C4<1>, C4<1>;
L_0xf564d0 .delay (20,20,20) L_0xf564d0/d;
L_0xf56640/d .functor NOT 1, L_0xf564d0, C4<0>, C4<0>, C4<0>;
L_0xf56640 .delay (10,10,10) L_0xf56640/d;
L_0xf56750/d .functor NAND 1, L_0xf55050, L_0xf55e20, C4<1>, C4<1>;
L_0xf56750 .delay (20,20,20) L_0xf56750/d;
L_0xf56810/d .functor NOT 1, L_0xf56750, C4<0>, C4<0>, C4<0>;
L_0xf56810 .delay (10,10,10) L_0xf56810/d;
L_0xf56920/d .functor NOR 1, L_0xf56810, L_0xf56640, C4<0>, C4<0>;
L_0xf56920 .delay (20,20,20) L_0xf56920/d;
L_0xf56a60/d .functor NOT 1, L_0xf56920, C4<0>, C4<0>, C4<0>;
L_0xf56a60 .delay (10,10,10) L_0xf56a60/d;
v0xe46010_0 .net "And_AB", 0 0, L_0xf56640; 1 drivers
v0xe460b0_0 .net "And_XorAB_C", 0 0, L_0xf56810; 1 drivers
v0xe46150_0 .net "Nand_AB", 0 0, L_0xf564d0; 1 drivers
v0xe461f0_0 .net "Nand_XorAB_C", 0 0, L_0xf56750; 1 drivers
v0xe46270_0 .net "Xor_AB", 0 0, L_0xf55e20; 1 drivers
v0xe46340_0 .alias "a", 0 0, v0xe47190_0;
v0xe46490_0 .alias "b", 0 0, v0xe47470_0;
v0xe46510_0 .alias "carryin", 0 0, v0xe46ef0_0;
v0xe46590_0 .alias "carryout", 0 0, v0xe46f90_0;
v0xe46610_0 .net "nco", 0 0, L_0xf56920; 1 drivers
v0xe466f0_0 .alias "sum", 0 0, v0xe47550_0;
S_0xe45ac0 .scope module, "xor_1" "xor_1bit" 4 13, 5 34, S_0xe45430;
 .timescale 0 0;
L_0xf55a10/d .functor NAND 1, L_0xf54f10, L_0xf558a0, C4<1>, C4<1>;
L_0xf55a10 .delay (20,20,20) L_0xf55a10/d;
L_0xf55ad0/d .functor NOR 1, L_0xf54f10, L_0xf558a0, C4<0>, C4<0>;
L_0xf55ad0 .delay (20,20,20) L_0xf55ad0/d;
L_0xf55bb0/d .functor NOT 1, L_0xf55ad0, C4<0>, C4<0>, C4<0>;
L_0xf55bb0 .delay (10,10,10) L_0xf55bb0/d;
L_0xf55cc0/d .functor NAND 1, L_0xf55bb0, L_0xf55a10, C4<1>, C4<1>;
L_0xf55cc0 .delay (20,20,20) L_0xf55cc0/d;
L_0xf55e20/d .functor NOT 1, L_0xf55cc0, C4<0>, C4<0>, C4<0>;
L_0xf55e20 .delay (10,10,10) L_0xf55e20/d;
v0xe45bb0_0 .alias "a", 0 0, v0xe47190_0;
v0xe45c50_0 .alias "b", 0 0, v0xe47470_0;
v0xe45cf0_0 .net "nand_ab", 0 0, L_0xf55a10; 1 drivers
v0xe45d90_0 .net "nor_ab", 0 0, L_0xf55ad0; 1 drivers
v0xe45e10_0 .net "nxor_ab", 0 0, L_0xf55cc0; 1 drivers
v0xe45eb0_0 .net "or_ab", 0 0, L_0xf55bb0; 1 drivers
v0xe45f90_0 .alias "result", 0 0, v0xe46270_0;
S_0xe45520 .scope module, "xor_2" "xor_1bit" 4 14, 5 34, S_0xe45430;
 .timescale 0 0;
L_0xf55f30/d .functor NAND 1, L_0xf55e20, L_0xf55050, C4<1>, C4<1>;
L_0xf55f30 .delay (20,20,20) L_0xf55f30/d;
L_0xf56080/d .functor NOR 1, L_0xf55e20, L_0xf55050, C4<0>, C4<0>;
L_0xf56080 .delay (20,20,20) L_0xf56080/d;
L_0xf561f0/d .functor NOT 1, L_0xf56080, C4<0>, C4<0>, C4<0>;
L_0xf561f0 .delay (10,10,10) L_0xf561f0/d;
L_0xf562b0/d .functor NAND 1, L_0xf561f0, L_0xf55f30, C4<1>, C4<1>;
L_0xf562b0 .delay (20,20,20) L_0xf562b0/d;
L_0xf563c0/d .functor NOT 1, L_0xf562b0, C4<0>, C4<0>, C4<0>;
L_0xf563c0 .delay (10,10,10) L_0xf563c0/d;
v0xe45610_0 .alias "a", 0 0, v0xe46270_0;
v0xe456b0_0 .alias "b", 0 0, v0xe46ef0_0;
v0xe45750_0 .net "nand_ab", 0 0, L_0xf55f30; 1 drivers
v0xe457f0_0 .net "nor_ab", 0 0, L_0xf56080; 1 drivers
v0xe45870_0 .net "nxor_ab", 0 0, L_0xf562b0; 1 drivers
v0xe45910_0 .net "or_ab", 0 0, L_0xf561f0; 1 drivers
v0xe459f0_0 .alias "result", 0 0, v0xe47550_0;
S_0xe44ee0 .scope module, "xor_gate" "xor_1bit" 2 35, 5 34, S_0xe411a0;
 .timescale 0 0;
L_0xf56c20/d .functor NAND 1, L_0xf54f10, L_0xf54fb0, C4<1>, C4<1>;
L_0xf56c20 .delay (20,20,20) L_0xf56c20/d;
L_0xf56ce0/d .functor NOR 1, L_0xf54f10, L_0xf54fb0, C4<0>, C4<0>;
L_0xf56ce0 .delay (20,20,20) L_0xf56ce0/d;
L_0xf56e70/d .functor NOT 1, L_0xf56ce0, C4<0>, C4<0>, C4<0>;
L_0xf56e70 .delay (10,10,10) L_0xf56e70/d;
L_0xf56f60/d .functor NAND 1, L_0xf56e70, L_0xf56c20, C4<1>, C4<1>;
L_0xf56f60 .delay (20,20,20) L_0xf56f60/d;
L_0xf570c0/d .functor NOT 1, L_0xf56f60, C4<0>, C4<0>, C4<0>;
L_0xf570c0 .delay (10,10,10) L_0xf570c0/d;
v0xe44fd0_0 .alias "a", 0 0, v0xe47190_0;
v0xe45050_0 .alias "b", 0 0, v0xe47210_0;
v0xe45120_0 .net "nand_ab", 0 0, L_0xf56c20; 1 drivers
v0xe451a0_0 .net "nor_ab", 0 0, L_0xf56ce0; 1 drivers
v0xe45220_0 .net "nxor_ab", 0 0, L_0xf56f60; 1 drivers
v0xe452a0_0 .net "or_ab", 0 0, L_0xf56e70; 1 drivers
v0xe45360_0 .alias "result", 0 0, v0xe478f0_0;
S_0xe442f0 .scope module, "nand_and_gate" "nand_and_1bit" 2 36, 5 18, S_0xe411a0;
 .timescale 0 0;
L_0xf57210/d .functor NAND 1, L_0xf54f10, L_0xf54fb0, C4<1>, C4<1>;
L_0xf57210 .delay (20,20,20) L_0xf57210/d;
L_0xf57340/d .functor NOT 1, L_0xf57210, C4<0>, C4<0>, C4<0>;
L_0xf57340 .delay (10,10,10) L_0xf57340/d;
v0xe44b60_0 .alias "a", 0 0, v0xe47190_0;
v0xe44c00_0 .net "and_ab", 0 0, L_0xf57340; 1 drivers
v0xe44c80_0 .alias "b", 0 0, v0xe47210_0;
v0xe44d00_0 .net "nand_ab", 0 0, L_0xf57210; 1 drivers
v0xe44de0_0 .alias "othercontrolsignal", 0 0, v0xecf710_0;
v0xe44e60_0 .alias "result", 0 0, v0xe47660_0;
S_0xe443e0 .scope module, "mux_1" "mux_1bit" 5 30, 3 2, S_0xe442f0;
 .timescale 0 0;
L_0xf57490/d .functor NAND 1, L_0xf57340, v0xe68730_0, C4<1>, C4<1>;
L_0xf57490 .delay (20,20,20) L_0xf57490/d;
L_0xf57550/d .functor NOT 1, L_0xf57490, C4<0>, C4<0>, C4<0>;
L_0xf57550 .delay (10,10,10) L_0xf57550/d;
L_0xf57680/d .functor NOT 1, v0xe68730_0, C4<0>, C4<0>, C4<0>;
L_0xf57680 .delay (10,10,10) L_0xf57680/d;
L_0xf57740/d .functor NAND 1, L_0xf57210, L_0xf57680, C4<1>, C4<1>;
L_0xf57740 .delay (20,20,20) L_0xf57740/d;
L_0xf57890/d .functor NOT 1, L_0xf57740, C4<0>, C4<0>, C4<0>;
L_0xf57890 .delay (10,10,10) L_0xf57890/d;
L_0xf57980/d .functor NOR 1, L_0xf57890, L_0xf57550, C4<0>, C4<0>;
L_0xf57980 .delay (20,20,20) L_0xf57980/d;
L_0xf57b20/d .functor NOT 1, L_0xf57980, C4<0>, C4<0>, C4<0>;
L_0xf57b20 .delay (10,10,10) L_0xf57b20/d;
v0xe444d0_0 .net "and_in0ncom", 0 0, L_0xf57890; 1 drivers
v0xe44550_0 .net "and_in1com", 0 0, L_0xf57550; 1 drivers
v0xe445d0_0 .alias "in0", 0 0, v0xe44d00_0;
v0xe44670_0 .alias "in1", 0 0, v0xe44c00_0;
v0xe446f0_0 .net "nand_in0ncom", 0 0, L_0xf57740; 1 drivers
v0xe44790_0 .net "nand_in1com", 0 0, L_0xf57490; 1 drivers
v0xe44870_0 .net "ncom", 0 0, L_0xf57680; 1 drivers
v0xe44910_0 .net "nor_wire", 0 0, L_0xf57980; 1 drivers
v0xe449b0_0 .alias "result", 0 0, v0xe47660_0;
v0xe44a80_0 .alias "sel0", 0 0, v0xecf710_0;
S_0xe43850 .scope module, "nor_or_gate" "nor_or_1bit" 2 37, 5 2, S_0xe411a0;
 .timescale 0 0;
L_0xf57c50/d .functor NOR 1, L_0xf54f10, L_0xf54fb0, C4<0>, C4<0>;
L_0xf57c50 .delay (20,20,20) L_0xf57c50/d;
L_0xf57d80/d .functor NOT 1, L_0xf57c50, C4<0>, C4<0>, C4<0>;
L_0xf57d80 .delay (10,10,10) L_0xf57d80/d;
v0xe43fd0_0 .alias "a", 0 0, v0xe47190_0;
v0xe44050_0 .alias "b", 0 0, v0xe47210_0;
v0xe440f0_0 .net "nor_ab", 0 0, L_0xf57c50; 1 drivers
v0xe44170_0 .net "or_ab", 0 0, L_0xf57d80; 1 drivers
v0xe441f0_0 .alias "othercontrolsignal", 0 0, v0xecf710_0;
v0xe44270_0 .alias "result", 0 0, v0xe477e0_0;
S_0xe43940 .scope module, "mux_1" "mux_1bit" 5 14, 3 2, S_0xe43850;
 .timescale 0 0;
L_0xf57ed0/d .functor NAND 1, L_0xf57d80, v0xe68730_0, C4<1>, C4<1>;
L_0xf57ed0 .delay (20,20,20) L_0xf57ed0/d;
L_0xf57f90/d .functor NOT 1, L_0xf57ed0, C4<0>, C4<0>, C4<0>;
L_0xf57f90 .delay (10,10,10) L_0xf57f90/d;
L_0xf580c0/d .functor NOT 1, v0xe68730_0, C4<0>, C4<0>, C4<0>;
L_0xf580c0 .delay (10,10,10) L_0xf580c0/d;
L_0xf58180/d .functor NAND 1, L_0xf57c50, L_0xf580c0, C4<1>, C4<1>;
L_0xf58180 .delay (20,20,20) L_0xf58180/d;
L_0xf582d0/d .functor NOT 1, L_0xf58180, C4<0>, C4<0>, C4<0>;
L_0xf582d0 .delay (10,10,10) L_0xf582d0/d;
L_0xf583c0/d .functor NOR 1, L_0xf582d0, L_0xf57f90, C4<0>, C4<0>;
L_0xf583c0 .delay (20,20,20) L_0xf583c0/d;
L_0xf58560/d .functor NOT 1, L_0xf583c0, C4<0>, C4<0>, C4<0>;
L_0xf58560 .delay (10,10,10) L_0xf58560/d;
v0xe43a30_0 .net "and_in0ncom", 0 0, L_0xf582d0; 1 drivers
v0xe43ab0_0 .net "and_in1com", 0 0, L_0xf57f90; 1 drivers
v0xe43b30_0 .alias "in0", 0 0, v0xe440f0_0;
v0xe43bb0_0 .alias "in1", 0 0, v0xe44170_0;
v0xe43c30_0 .net "nand_in0ncom", 0 0, L_0xf58180; 1 drivers
v0xe43cb0_0 .net "nand_in1com", 0 0, L_0xf57ed0; 1 drivers
v0xe43d30_0 .net "ncom", 0 0, L_0xf580c0; 1 drivers
v0xe43db0_0 .net "nor_wire", 0 0, L_0xf583c0; 1 drivers
v0xe43e80_0 .alias "result", 0 0, v0xe477e0_0;
v0xe43f50_0 .alias "sel0", 0 0, v0xecf710_0;
S_0xe41290 .scope module, "mainMux" "mux_alu" 2 39, 3 22, S_0xe411a0;
 .timescale 0 0;
v0xe430a0_0 .alias "in0", 0 0, v0xe47550_0;
v0xe43150_0 .alias "in1", 0 0, v0xe478f0_0;
v0xe43200_0 .alias "in2", 0 0, v0xe47660_0;
v0xe432b0_0 .alias "in3", 0 0, v0xe477e0_0;
v0xe43390_0 .net "in4", 0 0, C4<0>; 1 drivers
v0xe43440_0 .alias "result", 0 0, v0xe473a0_0;
v0xe434c0_0 .net "sel0", 0 0, L_0xf5a680; 1 drivers
v0xe43540_0 .net "sel1", 0 0, L_0xf5a720; 1 drivers
v0xe435c0_0 .net "sel2", 0 0, L_0xf5a850; 1 drivers
v0xe43670_0 .net "w0", 0 0, L_0xf58d20; 1 drivers
v0xe43750_0 .net "w1", 0 0, L_0xf594a0; 1 drivers
v0xe437d0_0 .net "w2", 0 0, L_0xf59cf0; 1 drivers
S_0xe42950 .scope module, "mux00" "mux_1bit" 3 37, 3 2, S_0xe41290;
 .timescale 0 0;
L_0xf58690/d .functor NAND 1, L_0xf570c0, L_0xf5a680, C4<1>, C4<1>;
L_0xf58690 .delay (20,20,20) L_0xf58690/d;
L_0xf58750/d .functor NOT 1, L_0xf58690, C4<0>, C4<0>, C4<0>;
L_0xf58750 .delay (10,10,10) L_0xf58750/d;
L_0xf58880/d .functor NOT 1, L_0xf5a680, C4<0>, C4<0>, C4<0>;
L_0xf58880 .delay (10,10,10) L_0xf58880/d;
L_0xf589d0/d .functor NAND 1, L_0xf563c0, L_0xf58880, C4<1>, C4<1>;
L_0xf589d0 .delay (20,20,20) L_0xf589d0/d;
L_0xf58a90/d .functor NOT 1, L_0xf589d0, C4<0>, C4<0>, C4<0>;
L_0xf58a90 .delay (10,10,10) L_0xf58a90/d;
L_0xf58b80/d .functor NOR 1, L_0xf58a90, L_0xf58750, C4<0>, C4<0>;
L_0xf58b80 .delay (20,20,20) L_0xf58b80/d;
L_0xf58d20/d .functor NOT 1, L_0xf58b80, C4<0>, C4<0>, C4<0>;
L_0xf58d20 .delay (10,10,10) L_0xf58d20/d;
v0xe42a40_0 .net "and_in0ncom", 0 0, L_0xf58a90; 1 drivers
v0xe42b00_0 .net "and_in1com", 0 0, L_0xf58750; 1 drivers
v0xe42ba0_0 .alias "in0", 0 0, v0xe47550_0;
v0xe42c40_0 .alias "in1", 0 0, v0xe478f0_0;
v0xe42cc0_0 .net "nand_in0ncom", 0 0, L_0xf589d0; 1 drivers
v0xe42d60_0 .net "nand_in1com", 0 0, L_0xf58690; 1 drivers
v0xe42e00_0 .net "ncom", 0 0, L_0xf58880; 1 drivers
v0xe42ea0_0 .net "nor_wire", 0 0, L_0xf58b80; 1 drivers
v0xe42f40_0 .alias "result", 0 0, v0xe43670_0;
v0xe42fc0_0 .alias "sel0", 0 0, v0xe434c0_0;
S_0xe42200 .scope module, "mux01" "mux_1bit" 3 38, 3 2, S_0xe41290;
 .timescale 0 0;
L_0xf58e50/d .functor NAND 1, L_0xf58560, L_0xf5a680, C4<1>, C4<1>;
L_0xf58e50 .delay (20,20,20) L_0xf58e50/d;
L_0xf58f10/d .functor NOT 1, L_0xf58e50, C4<0>, C4<0>, C4<0>;
L_0xf58f10 .delay (10,10,10) L_0xf58f10/d;
L_0xf59040/d .functor NOT 1, L_0xf5a680, C4<0>, C4<0>, C4<0>;
L_0xf59040 .delay (10,10,10) L_0xf59040/d;
L_0xf59100/d .functor NAND 1, L_0xf57b20, L_0xf59040, C4<1>, C4<1>;
L_0xf59100 .delay (20,20,20) L_0xf59100/d;
L_0xf59210/d .functor NOT 1, L_0xf59100, C4<0>, C4<0>, C4<0>;
L_0xf59210 .delay (10,10,10) L_0xf59210/d;
L_0xf59300/d .functor NOR 1, L_0xf59210, L_0xf58f10, C4<0>, C4<0>;
L_0xf59300 .delay (20,20,20) L_0xf59300/d;
L_0xf594a0/d .functor NOT 1, L_0xf59300, C4<0>, C4<0>, C4<0>;
L_0xf594a0 .delay (10,10,10) L_0xf594a0/d;
v0xe422f0_0 .net "and_in0ncom", 0 0, L_0xf59210; 1 drivers
v0xe423b0_0 .net "and_in1com", 0 0, L_0xf58f10; 1 drivers
v0xe42450_0 .alias "in0", 0 0, v0xe47660_0;
v0xe424f0_0 .alias "in1", 0 0, v0xe477e0_0;
v0xe42570_0 .net "nand_in0ncom", 0 0, L_0xf59100; 1 drivers
v0xe42610_0 .net "nand_in1com", 0 0, L_0xf58e50; 1 drivers
v0xe426b0_0 .net "ncom", 0 0, L_0xf59040; 1 drivers
v0xe42750_0 .net "nor_wire", 0 0, L_0xf59300; 1 drivers
v0xe427f0_0 .alias "result", 0 0, v0xe43750_0;
v0xe42870_0 .alias "sel0", 0 0, v0xe434c0_0;
S_0xe41ab0 .scope module, "mux1" "mux_1bit" 3 39, 3 2, S_0xe41290;
 .timescale 0 0;
L_0xf595d0/d .functor NAND 1, L_0xf594a0, L_0xf5a720, C4<1>, C4<1>;
L_0xf595d0 .delay (20,20,20) L_0xf595d0/d;
L_0xf59720/d .functor NOT 1, L_0xf595d0, C4<0>, C4<0>, C4<0>;
L_0xf59720 .delay (10,10,10) L_0xf59720/d;
L_0xf59850/d .functor NOT 1, L_0xf5a720, C4<0>, C4<0>, C4<0>;
L_0xf59850 .delay (10,10,10) L_0xf59850/d;
L_0xf59910/d .functor NAND 1, L_0xf58d20, L_0xf59850, C4<1>, C4<1>;
L_0xf59910 .delay (20,20,20) L_0xf59910/d;
L_0xf59a60/d .functor NOT 1, L_0xf59910, C4<0>, C4<0>, C4<0>;
L_0xf59a60 .delay (10,10,10) L_0xf59a60/d;
L_0xf59b50/d .functor NOR 1, L_0xf59a60, L_0xf59720, C4<0>, C4<0>;
L_0xf59b50 .delay (20,20,20) L_0xf59b50/d;
L_0xf59cf0/d .functor NOT 1, L_0xf59b50, C4<0>, C4<0>, C4<0>;
L_0xf59cf0 .delay (10,10,10) L_0xf59cf0/d;
v0xe41ba0_0 .net "and_in0ncom", 0 0, L_0xf59a60; 1 drivers
v0xe41c60_0 .net "and_in1com", 0 0, L_0xf59720; 1 drivers
v0xe41d00_0 .alias "in0", 0 0, v0xe43670_0;
v0xe41da0_0 .alias "in1", 0 0, v0xe43750_0;
v0xe41e20_0 .net "nand_in0ncom", 0 0, L_0xf59910; 1 drivers
v0xe41ec0_0 .net "nand_in1com", 0 0, L_0xf595d0; 1 drivers
v0xe41f60_0 .net "ncom", 0 0, L_0xf59850; 1 drivers
v0xe42000_0 .net "nor_wire", 0 0, L_0xf59b50; 1 drivers
v0xe420a0_0 .alias "result", 0 0, v0xe437d0_0;
v0xe42120_0 .alias "sel0", 0 0, v0xe43540_0;
S_0xe41380 .scope module, "mux2" "mux_1bit" 3 40, 3 2, S_0xe41290;
 .timescale 0 0;
L_0xf59e20/d .functor NAND 1, C4<0>, L_0xf5a850, C4<1>, C4<1>;
L_0xf59e20 .delay (20,20,20) L_0xf59e20/d;
L_0xf59f80/d .functor NOT 1, L_0xf59e20, C4<0>, C4<0>, C4<0>;
L_0xf59f80 .delay (10,10,10) L_0xf59f80/d;
L_0xf5a0b0/d .functor NOT 1, L_0xf5a850, C4<0>, C4<0>, C4<0>;
L_0xf5a0b0 .delay (10,10,10) L_0xf5a0b0/d;
L_0xf5a170/d .functor NAND 1, L_0xf59cf0, L_0xf5a0b0, C4<1>, C4<1>;
L_0xf5a170 .delay (20,20,20) L_0xf5a170/d;
L_0xf5a2c0/d .functor NOT 1, L_0xf5a170, C4<0>, C4<0>, C4<0>;
L_0xf5a2c0 .delay (10,10,10) L_0xf5a2c0/d;
L_0xf5a3b0/d .functor NOR 1, L_0xf5a2c0, L_0xf59f80, C4<0>, C4<0>;
L_0xf5a3b0 .delay (20,20,20) L_0xf5a3b0/d;
L_0xf5a550/d .functor NOT 1, L_0xf5a3b0, C4<0>, C4<0>, C4<0>;
L_0xf5a550 .delay (10,10,10) L_0xf5a550/d;
v0xe41470_0 .net "and_in0ncom", 0 0, L_0xf5a2c0; 1 drivers
v0xe414f0_0 .net "and_in1com", 0 0, L_0xf59f80; 1 drivers
v0xe41590_0 .alias "in0", 0 0, v0xe437d0_0;
v0xe41630_0 .alias "in1", 0 0, v0xe43390_0;
v0xe416b0_0 .net "nand_in0ncom", 0 0, L_0xf5a170; 1 drivers
v0xe41750_0 .net "nand_in1com", 0 0, L_0xf59e20; 1 drivers
v0xe41830_0 .net "ncom", 0 0, L_0xf5a0b0; 1 drivers
v0xe418d0_0 .net "nor_wire", 0 0, L_0xf5a3b0; 1 drivers
v0xe41970_0 .alias "result", 0 0, v0xe473a0_0;
v0xe41a10_0 .alias "sel0", 0 0, v0xe435c0_0;
S_0xe3a6f0 .scope generate, "ALU4[20]" "ALU4[20]" 2 65, 2 65, S_0xc56b50;
 .timescale 0 0;
P_0xe390c8 .param/l "i" 2 65, +C4<010100>;
S_0xe3a820 .scope module, "_alu" "ALU_1bit" 2 66, 2 16, S_0xe3a6f0;
 .timescale 0 0;
L_0xf550f0/d .functor NOT 1, L_0xf5acd0, C4<0>, C4<0>, C4<0>;
L_0xf550f0 .delay (10,10,10) L_0xf550f0/d;
v0xe40570_0 .net "carryin", 0 0, L_0xf5ad70; 1 drivers
v0xe40610_0 .net "carryout", 0 0, L_0xf5c620; 1 drivers
v0xe40690_0 .alias "invertB", 0 0, v0xecf510_0;
v0xe40710_0 .alias "muxIndex", 2 0, v0xecf590_0;
v0xe40790_0 .net "notB", 0 0, L_0xf550f0; 1 drivers
v0xe40810_0 .net "operandA", 0 0, L_0xf5ac30; 1 drivers
v0xe40890_0 .net "operandB", 0 0, L_0xf5acd0; 1 drivers
v0xe409a0_0 .alias "othercontrolsignal", 0 0, v0xecf710_0;
v0xe40a20_0 .net "result", 0 0, L_0xf60110; 1 drivers
v0xe40af0_0 .net "trueB", 0 0, L_0xf5b460; 1 drivers
v0xe40bd0_0 .net "wAddSub", 0 0, L_0xf5bf80; 1 drivers
v0xe40ce0_0 .net "wNandAnd", 0 0, L_0xf5d6e0; 1 drivers
v0xe40e60_0 .net "wNorOr", 0 0, L_0xf5e120; 1 drivers
v0xe40f70_0 .net "wXor", 0 0, L_0xf5cc80; 1 drivers
L_0xf60240 .part v0xecef00_0, 0, 1;
L_0xf602e0 .part v0xecef00_0, 1, 1;
L_0xf60410 .part v0xecef00_0, 2, 1;
S_0xe3fdf0 .scope module, "mux_invertB" "mux_1bit" 2 31, 3 2, S_0xe3a820;
 .timescale 0 0;
L_0xf5ae90/d .functor NAND 1, L_0xf550f0, v0xecee80_0, C4<1>, C4<1>;
L_0xf5ae90 .delay (20,20,20) L_0xf5ae90/d;
L_0xf5af70/d .functor NOT 1, L_0xf5ae90, C4<0>, C4<0>, C4<0>;
L_0xf5af70 .delay (10,10,10) L_0xf5af70/d;
L_0xf5b050/d .functor NOT 1, v0xecee80_0, C4<0>, C4<0>, C4<0>;
L_0xf5b050 .delay (10,10,10) L_0xf5b050/d;
L_0xf5b110/d .functor NAND 1, L_0xf5acd0, L_0xf5b050, C4<1>, C4<1>;
L_0xf5b110 .delay (20,20,20) L_0xf5b110/d;
L_0xf5b1d0/d .functor NOT 1, L_0xf5b110, C4<0>, C4<0>, C4<0>;
L_0xf5b1d0 .delay (10,10,10) L_0xf5b1d0/d;
L_0xf5b2c0/d .functor NOR 1, L_0xf5b1d0, L_0xf5af70, C4<0>, C4<0>;
L_0xf5b2c0 .delay (20,20,20) L_0xf5b2c0/d;
L_0xf5b460/d .functor NOT 1, L_0xf5b2c0, C4<0>, C4<0>, C4<0>;
L_0xf5b460 .delay (10,10,10) L_0xf5b460/d;
v0xe3fee0_0 .net "and_in0ncom", 0 0, L_0xf5b1d0; 1 drivers
v0xe3ffa0_0 .net "and_in1com", 0 0, L_0xf5af70; 1 drivers
v0xe40040_0 .alias "in0", 0 0, v0xe40890_0;
v0xe400c0_0 .alias "in1", 0 0, v0xe40790_0;
v0xe40140_0 .net "nand_in0ncom", 0 0, L_0xf5b110; 1 drivers
v0xe401e0_0 .net "nand_in1com", 0 0, L_0xf5ae90; 1 drivers
v0xe40280_0 .net "ncom", 0 0, L_0xf5b050; 1 drivers
v0xe40320_0 .net "nor_wire", 0 0, L_0xf5b2c0; 1 drivers
v0xe403c0_0 .alias "result", 0 0, v0xe40af0_0;
v0xe40490_0 .alias "sel0", 0 0, v0xecf510_0;
S_0xe3eab0 .scope module, "adder" "adder_1bit" 2 34, 4 2, S_0xe3a820;
 .timescale 0 0;
L_0xf5c090/d .functor NAND 1, L_0xf5ac30, L_0xf5b460, C4<1>, C4<1>;
L_0xf5c090 .delay (20,20,20) L_0xf5c090/d;
L_0xf5c200/d .functor NOT 1, L_0xf5c090, C4<0>, C4<0>, C4<0>;
L_0xf5c200 .delay (10,10,10) L_0xf5c200/d;
L_0xf5c310/d .functor NAND 1, L_0xf5ad70, L_0xf5b9e0, C4<1>, C4<1>;
L_0xf5c310 .delay (20,20,20) L_0xf5c310/d;
L_0xf5c3d0/d .functor NOT 1, L_0xf5c310, C4<0>, C4<0>, C4<0>;
L_0xf5c3d0 .delay (10,10,10) L_0xf5c3d0/d;
L_0xf5c4e0/d .functor NOR 1, L_0xf5c3d0, L_0xf5c200, C4<0>, C4<0>;
L_0xf5c4e0 .delay (20,20,20) L_0xf5c4e0/d;
L_0xf5c620/d .functor NOT 1, L_0xf5c4e0, C4<0>, C4<0>, C4<0>;
L_0xf5c620 .delay (10,10,10) L_0xf5c620/d;
v0xe3f690_0 .net "And_AB", 0 0, L_0xf5c200; 1 drivers
v0xe3f730_0 .net "And_XorAB_C", 0 0, L_0xf5c3d0; 1 drivers
v0xe3f7d0_0 .net "Nand_AB", 0 0, L_0xf5c090; 1 drivers
v0xe3f870_0 .net "Nand_XorAB_C", 0 0, L_0xf5c310; 1 drivers
v0xe3f8f0_0 .net "Xor_AB", 0 0, L_0xf5b9e0; 1 drivers
v0xe3f9c0_0 .alias "a", 0 0, v0xe40810_0;
v0xe3fb10_0 .alias "b", 0 0, v0xe40af0_0;
v0xe3fb90_0 .alias "carryin", 0 0, v0xe40570_0;
v0xe3fc10_0 .alias "carryout", 0 0, v0xe40610_0;
v0xe3fc90_0 .net "nco", 0 0, L_0xf5c4e0; 1 drivers
v0xe3fd70_0 .alias "sum", 0 0, v0xe40bd0_0;
S_0xe3f140 .scope module, "xor_1" "xor_1bit" 4 13, 5 34, S_0xe3eab0;
 .timescale 0 0;
L_0xf5b5d0/d .functor NAND 1, L_0xf5ac30, L_0xf5b460, C4<1>, C4<1>;
L_0xf5b5d0 .delay (20,20,20) L_0xf5b5d0/d;
L_0xf5b690/d .functor NOR 1, L_0xf5ac30, L_0xf5b460, C4<0>, C4<0>;
L_0xf5b690 .delay (20,20,20) L_0xf5b690/d;
L_0xf5b770/d .functor NOT 1, L_0xf5b690, C4<0>, C4<0>, C4<0>;
L_0xf5b770 .delay (10,10,10) L_0xf5b770/d;
L_0xf5b880/d .functor NAND 1, L_0xf5b770, L_0xf5b5d0, C4<1>, C4<1>;
L_0xf5b880 .delay (20,20,20) L_0xf5b880/d;
L_0xf5b9e0/d .functor NOT 1, L_0xf5b880, C4<0>, C4<0>, C4<0>;
L_0xf5b9e0 .delay (10,10,10) L_0xf5b9e0/d;
v0xe3f230_0 .alias "a", 0 0, v0xe40810_0;
v0xe3f2d0_0 .alias "b", 0 0, v0xe40af0_0;
v0xe3f370_0 .net "nand_ab", 0 0, L_0xf5b5d0; 1 drivers
v0xe3f410_0 .net "nor_ab", 0 0, L_0xf5b690; 1 drivers
v0xe3f490_0 .net "nxor_ab", 0 0, L_0xf5b880; 1 drivers
v0xe3f530_0 .net "or_ab", 0 0, L_0xf5b770; 1 drivers
v0xe3f610_0 .alias "result", 0 0, v0xe3f8f0_0;
S_0xe3eba0 .scope module, "xor_2" "xor_1bit" 4 14, 5 34, S_0xe3eab0;
 .timescale 0 0;
L_0xf5baf0/d .functor NAND 1, L_0xf5b9e0, L_0xf5ad70, C4<1>, C4<1>;
L_0xf5baf0 .delay (20,20,20) L_0xf5baf0/d;
L_0xf5bc40/d .functor NOR 1, L_0xf5b9e0, L_0xf5ad70, C4<0>, C4<0>;
L_0xf5bc40 .delay (20,20,20) L_0xf5bc40/d;
L_0xf5bdb0/d .functor NOT 1, L_0xf5bc40, C4<0>, C4<0>, C4<0>;
L_0xf5bdb0 .delay (10,10,10) L_0xf5bdb0/d;
L_0xf5be70/d .functor NAND 1, L_0xf5bdb0, L_0xf5baf0, C4<1>, C4<1>;
L_0xf5be70 .delay (20,20,20) L_0xf5be70/d;
L_0xf5bf80/d .functor NOT 1, L_0xf5be70, C4<0>, C4<0>, C4<0>;
L_0xf5bf80 .delay (10,10,10) L_0xf5bf80/d;
v0xe3ec90_0 .alias "a", 0 0, v0xe3f8f0_0;
v0xe3ed30_0 .alias "b", 0 0, v0xe40570_0;
v0xe3edd0_0 .net "nand_ab", 0 0, L_0xf5baf0; 1 drivers
v0xe3ee70_0 .net "nor_ab", 0 0, L_0xf5bc40; 1 drivers
v0xe3eef0_0 .net "nxor_ab", 0 0, L_0xf5be70; 1 drivers
v0xe3ef90_0 .net "or_ab", 0 0, L_0xf5bdb0; 1 drivers
v0xe3f070_0 .alias "result", 0 0, v0xe40bd0_0;
S_0xe3e560 .scope module, "xor_gate" "xor_1bit" 2 35, 5 34, S_0xe3a820;
 .timescale 0 0;
L_0xf5c7e0/d .functor NAND 1, L_0xf5ac30, L_0xf5acd0, C4<1>, C4<1>;
L_0xf5c7e0 .delay (20,20,20) L_0xf5c7e0/d;
L_0xf5c8a0/d .functor NOR 1, L_0xf5ac30, L_0xf5acd0, C4<0>, C4<0>;
L_0xf5c8a0 .delay (20,20,20) L_0xf5c8a0/d;
L_0xf5ca30/d .functor NOT 1, L_0xf5c8a0, C4<0>, C4<0>, C4<0>;
L_0xf5ca30 .delay (10,10,10) L_0xf5ca30/d;
L_0xf5cb20/d .functor NAND 1, L_0xf5ca30, L_0xf5c7e0, C4<1>, C4<1>;
L_0xf5cb20 .delay (20,20,20) L_0xf5cb20/d;
L_0xf5cc80/d .functor NOT 1, L_0xf5cb20, C4<0>, C4<0>, C4<0>;
L_0xf5cc80 .delay (10,10,10) L_0xf5cc80/d;
v0xe3e650_0 .alias "a", 0 0, v0xe40810_0;
v0xe3e6d0_0 .alias "b", 0 0, v0xe40890_0;
v0xe3e7a0_0 .net "nand_ab", 0 0, L_0xf5c7e0; 1 drivers
v0xe3e820_0 .net "nor_ab", 0 0, L_0xf5c8a0; 1 drivers
v0xe3e8a0_0 .net "nxor_ab", 0 0, L_0xf5cb20; 1 drivers
v0xe3e920_0 .net "or_ab", 0 0, L_0xf5ca30; 1 drivers
v0xe3e9e0_0 .alias "result", 0 0, v0xe40f70_0;
S_0xe3d970 .scope module, "nand_and_gate" "nand_and_1bit" 2 36, 5 18, S_0xe3a820;
 .timescale 0 0;
L_0xf5cdd0/d .functor NAND 1, L_0xf5ac30, L_0xf5acd0, C4<1>, C4<1>;
L_0xf5cdd0 .delay (20,20,20) L_0xf5cdd0/d;
L_0xf5cf00/d .functor NOT 1, L_0xf5cdd0, C4<0>, C4<0>, C4<0>;
L_0xf5cf00 .delay (10,10,10) L_0xf5cf00/d;
v0xe3e1e0_0 .alias "a", 0 0, v0xe40810_0;
v0xe3e280_0 .net "and_ab", 0 0, L_0xf5cf00; 1 drivers
v0xe3e300_0 .alias "b", 0 0, v0xe40890_0;
v0xe3e380_0 .net "nand_ab", 0 0, L_0xf5cdd0; 1 drivers
v0xe3e460_0 .alias "othercontrolsignal", 0 0, v0xecf710_0;
v0xe3e4e0_0 .alias "result", 0 0, v0xe40ce0_0;
S_0xe3da60 .scope module, "mux_1" "mux_1bit" 5 30, 3 2, S_0xe3d970;
 .timescale 0 0;
L_0xf5d050/d .functor NAND 1, L_0xf5cf00, v0xe68730_0, C4<1>, C4<1>;
L_0xf5d050 .delay (20,20,20) L_0xf5d050/d;
L_0xf5d110/d .functor NOT 1, L_0xf5d050, C4<0>, C4<0>, C4<0>;
L_0xf5d110 .delay (10,10,10) L_0xf5d110/d;
L_0xf5d240/d .functor NOT 1, v0xe68730_0, C4<0>, C4<0>, C4<0>;
L_0xf5d240 .delay (10,10,10) L_0xf5d240/d;
L_0xf5d300/d .functor NAND 1, L_0xf5cdd0, L_0xf5d240, C4<1>, C4<1>;
L_0xf5d300 .delay (20,20,20) L_0xf5d300/d;
L_0xf5d450/d .functor NOT 1, L_0xf5d300, C4<0>, C4<0>, C4<0>;
L_0xf5d450 .delay (10,10,10) L_0xf5d450/d;
L_0xf5d540/d .functor NOR 1, L_0xf5d450, L_0xf5d110, C4<0>, C4<0>;
L_0xf5d540 .delay (20,20,20) L_0xf5d540/d;
L_0xf5d6e0/d .functor NOT 1, L_0xf5d540, C4<0>, C4<0>, C4<0>;
L_0xf5d6e0 .delay (10,10,10) L_0xf5d6e0/d;
v0xe3db50_0 .net "and_in0ncom", 0 0, L_0xf5d450; 1 drivers
v0xe3dbd0_0 .net "and_in1com", 0 0, L_0xf5d110; 1 drivers
v0xe3dc50_0 .alias "in0", 0 0, v0xe3e380_0;
v0xe3dcf0_0 .alias "in1", 0 0, v0xe3e280_0;
v0xe3dd70_0 .net "nand_in0ncom", 0 0, L_0xf5d300; 1 drivers
v0xe3de10_0 .net "nand_in1com", 0 0, L_0xf5d050; 1 drivers
v0xe3def0_0 .net "ncom", 0 0, L_0xf5d240; 1 drivers
v0xe3df90_0 .net "nor_wire", 0 0, L_0xf5d540; 1 drivers
v0xe3e030_0 .alias "result", 0 0, v0xe40ce0_0;
v0xe3e100_0 .alias "sel0", 0 0, v0xecf710_0;
S_0xe3ced0 .scope module, "nor_or_gate" "nor_or_1bit" 2 37, 5 2, S_0xe3a820;
 .timescale 0 0;
L_0xf5d810/d .functor NOR 1, L_0xf5ac30, L_0xf5acd0, C4<0>, C4<0>;
L_0xf5d810 .delay (20,20,20) L_0xf5d810/d;
L_0xf5d940/d .functor NOT 1, L_0xf5d810, C4<0>, C4<0>, C4<0>;
L_0xf5d940 .delay (10,10,10) L_0xf5d940/d;
v0xe3d650_0 .alias "a", 0 0, v0xe40810_0;
v0xe3d6d0_0 .alias "b", 0 0, v0xe40890_0;
v0xe3d770_0 .net "nor_ab", 0 0, L_0xf5d810; 1 drivers
v0xe3d7f0_0 .net "or_ab", 0 0, L_0xf5d940; 1 drivers
v0xe3d870_0 .alias "othercontrolsignal", 0 0, v0xecf710_0;
v0xe3d8f0_0 .alias "result", 0 0, v0xe40e60_0;
S_0xe3cfc0 .scope module, "mux_1" "mux_1bit" 5 14, 3 2, S_0xe3ced0;
 .timescale 0 0;
L_0xf5da90/d .functor NAND 1, L_0xf5d940, v0xe68730_0, C4<1>, C4<1>;
L_0xf5da90 .delay (20,20,20) L_0xf5da90/d;
L_0xf5db50/d .functor NOT 1, L_0xf5da90, C4<0>, C4<0>, C4<0>;
L_0xf5db50 .delay (10,10,10) L_0xf5db50/d;
L_0xf5dc80/d .functor NOT 1, v0xe68730_0, C4<0>, C4<0>, C4<0>;
L_0xf5dc80 .delay (10,10,10) L_0xf5dc80/d;
L_0xf5dd40/d .functor NAND 1, L_0xf5d810, L_0xf5dc80, C4<1>, C4<1>;
L_0xf5dd40 .delay (20,20,20) L_0xf5dd40/d;
L_0xf5de90/d .functor NOT 1, L_0xf5dd40, C4<0>, C4<0>, C4<0>;
L_0xf5de90 .delay (10,10,10) L_0xf5de90/d;
L_0xf5df80/d .functor NOR 1, L_0xf5de90, L_0xf5db50, C4<0>, C4<0>;
L_0xf5df80 .delay (20,20,20) L_0xf5df80/d;
L_0xf5e120/d .functor NOT 1, L_0xf5df80, C4<0>, C4<0>, C4<0>;
L_0xf5e120 .delay (10,10,10) L_0xf5e120/d;
v0xe3d0b0_0 .net "and_in0ncom", 0 0, L_0xf5de90; 1 drivers
v0xe3d130_0 .net "and_in1com", 0 0, L_0xf5db50; 1 drivers
v0xe3d1b0_0 .alias "in0", 0 0, v0xe3d770_0;
v0xe3d230_0 .alias "in1", 0 0, v0xe3d7f0_0;
v0xe3d2b0_0 .net "nand_in0ncom", 0 0, L_0xf5dd40; 1 drivers
v0xe3d330_0 .net "nand_in1com", 0 0, L_0xf5da90; 1 drivers
v0xe3d3b0_0 .net "ncom", 0 0, L_0xf5dc80; 1 drivers
v0xe3d430_0 .net "nor_wire", 0 0, L_0xf5df80; 1 drivers
v0xe3d500_0 .alias "result", 0 0, v0xe40e60_0;
v0xe3d5d0_0 .alias "sel0", 0 0, v0xecf710_0;
S_0xe3a910 .scope module, "mainMux" "mux_alu" 2 39, 3 22, S_0xe3a820;
 .timescale 0 0;
v0xe3c720_0 .alias "in0", 0 0, v0xe40bd0_0;
v0xe3c7d0_0 .alias "in1", 0 0, v0xe40f70_0;
v0xe3c880_0 .alias "in2", 0 0, v0xe40ce0_0;
v0xe3c930_0 .alias "in3", 0 0, v0xe40e60_0;
v0xe3ca10_0 .net "in4", 0 0, C4<0>; 1 drivers
v0xe3cac0_0 .alias "result", 0 0, v0xe40a20_0;
v0xe3cb40_0 .net "sel0", 0 0, L_0xf60240; 1 drivers
v0xe3cbc0_0 .net "sel1", 0 0, L_0xf602e0; 1 drivers
v0xe3cc40_0 .net "sel2", 0 0, L_0xf60410; 1 drivers
v0xe3ccf0_0 .net "w0", 0 0, L_0xf5e8e0; 1 drivers
v0xe3cdd0_0 .net "w1", 0 0, L_0xf5f060; 1 drivers
v0xe3ce50_0 .net "w2", 0 0, L_0xf5f8b0; 1 drivers
S_0xe3bfd0 .scope module, "mux00" "mux_1bit" 3 37, 3 2, S_0xe3a910;
 .timescale 0 0;
L_0xf5e250/d .functor NAND 1, L_0xf5cc80, L_0xf60240, C4<1>, C4<1>;
L_0xf5e250 .delay (20,20,20) L_0xf5e250/d;
L_0xf5e310/d .functor NOT 1, L_0xf5e250, C4<0>, C4<0>, C4<0>;
L_0xf5e310 .delay (10,10,10) L_0xf5e310/d;
L_0xf5e440/d .functor NOT 1, L_0xf60240, C4<0>, C4<0>, C4<0>;
L_0xf5e440 .delay (10,10,10) L_0xf5e440/d;
L_0xf5e590/d .functor NAND 1, L_0xf5bf80, L_0xf5e440, C4<1>, C4<1>;
L_0xf5e590 .delay (20,20,20) L_0xf5e590/d;
L_0xf5e650/d .functor NOT 1, L_0xf5e590, C4<0>, C4<0>, C4<0>;
L_0xf5e650 .delay (10,10,10) L_0xf5e650/d;
L_0xf5e740/d .functor NOR 1, L_0xf5e650, L_0xf5e310, C4<0>, C4<0>;
L_0xf5e740 .delay (20,20,20) L_0xf5e740/d;
L_0xf5e8e0/d .functor NOT 1, L_0xf5e740, C4<0>, C4<0>, C4<0>;
L_0xf5e8e0 .delay (10,10,10) L_0xf5e8e0/d;
v0xe3c0c0_0 .net "and_in0ncom", 0 0, L_0xf5e650; 1 drivers
v0xe3c180_0 .net "and_in1com", 0 0, L_0xf5e310; 1 drivers
v0xe3c220_0 .alias "in0", 0 0, v0xe40bd0_0;
v0xe3c2c0_0 .alias "in1", 0 0, v0xe40f70_0;
v0xe3c340_0 .net "nand_in0ncom", 0 0, L_0xf5e590; 1 drivers
v0xe3c3e0_0 .net "nand_in1com", 0 0, L_0xf5e250; 1 drivers
v0xe3c480_0 .net "ncom", 0 0, L_0xf5e440; 1 drivers
v0xe3c520_0 .net "nor_wire", 0 0, L_0xf5e740; 1 drivers
v0xe3c5c0_0 .alias "result", 0 0, v0xe3ccf0_0;
v0xe3c640_0 .alias "sel0", 0 0, v0xe3cb40_0;
S_0xe3b880 .scope module, "mux01" "mux_1bit" 3 38, 3 2, S_0xe3a910;
 .timescale 0 0;
L_0xf5ea10/d .functor NAND 1, L_0xf5e120, L_0xf60240, C4<1>, C4<1>;
L_0xf5ea10 .delay (20,20,20) L_0xf5ea10/d;
L_0xf5ead0/d .functor NOT 1, L_0xf5ea10, C4<0>, C4<0>, C4<0>;
L_0xf5ead0 .delay (10,10,10) L_0xf5ead0/d;
L_0xf5ec00/d .functor NOT 1, L_0xf60240, C4<0>, C4<0>, C4<0>;
L_0xf5ec00 .delay (10,10,10) L_0xf5ec00/d;
L_0xf5ecc0/d .functor NAND 1, L_0xf5d6e0, L_0xf5ec00, C4<1>, C4<1>;
L_0xf5ecc0 .delay (20,20,20) L_0xf5ecc0/d;
L_0xf5edd0/d .functor NOT 1, L_0xf5ecc0, C4<0>, C4<0>, C4<0>;
L_0xf5edd0 .delay (10,10,10) L_0xf5edd0/d;
L_0xf5eec0/d .functor NOR 1, L_0xf5edd0, L_0xf5ead0, C4<0>, C4<0>;
L_0xf5eec0 .delay (20,20,20) L_0xf5eec0/d;
L_0xf5f060/d .functor NOT 1, L_0xf5eec0, C4<0>, C4<0>, C4<0>;
L_0xf5f060 .delay (10,10,10) L_0xf5f060/d;
v0xe3b970_0 .net "and_in0ncom", 0 0, L_0xf5edd0; 1 drivers
v0xe3ba30_0 .net "and_in1com", 0 0, L_0xf5ead0; 1 drivers
v0xe3bad0_0 .alias "in0", 0 0, v0xe40ce0_0;
v0xe3bb70_0 .alias "in1", 0 0, v0xe40e60_0;
v0xe3bbf0_0 .net "nand_in0ncom", 0 0, L_0xf5ecc0; 1 drivers
v0xe3bc90_0 .net "nand_in1com", 0 0, L_0xf5ea10; 1 drivers
v0xe3bd30_0 .net "ncom", 0 0, L_0xf5ec00; 1 drivers
v0xe3bdd0_0 .net "nor_wire", 0 0, L_0xf5eec0; 1 drivers
v0xe3be70_0 .alias "result", 0 0, v0xe3cdd0_0;
v0xe3bef0_0 .alias "sel0", 0 0, v0xe3cb40_0;
S_0xe3b130 .scope module, "mux1" "mux_1bit" 3 39, 3 2, S_0xe3a910;
 .timescale 0 0;
L_0xf5f190/d .functor NAND 1, L_0xf5f060, L_0xf602e0, C4<1>, C4<1>;
L_0xf5f190 .delay (20,20,20) L_0xf5f190/d;
L_0xf5f2e0/d .functor NOT 1, L_0xf5f190, C4<0>, C4<0>, C4<0>;
L_0xf5f2e0 .delay (10,10,10) L_0xf5f2e0/d;
L_0xf5f410/d .functor NOT 1, L_0xf602e0, C4<0>, C4<0>, C4<0>;
L_0xf5f410 .delay (10,10,10) L_0xf5f410/d;
L_0xf5f4d0/d .functor NAND 1, L_0xf5e8e0, L_0xf5f410, C4<1>, C4<1>;
L_0xf5f4d0 .delay (20,20,20) L_0xf5f4d0/d;
L_0xf5f620/d .functor NOT 1, L_0xf5f4d0, C4<0>, C4<0>, C4<0>;
L_0xf5f620 .delay (10,10,10) L_0xf5f620/d;
L_0xf5f710/d .functor NOR 1, L_0xf5f620, L_0xf5f2e0, C4<0>, C4<0>;
L_0xf5f710 .delay (20,20,20) L_0xf5f710/d;
L_0xf5f8b0/d .functor NOT 1, L_0xf5f710, C4<0>, C4<0>, C4<0>;
L_0xf5f8b0 .delay (10,10,10) L_0xf5f8b0/d;
v0xe3b220_0 .net "and_in0ncom", 0 0, L_0xf5f620; 1 drivers
v0xe3b2e0_0 .net "and_in1com", 0 0, L_0xf5f2e0; 1 drivers
v0xe3b380_0 .alias "in0", 0 0, v0xe3ccf0_0;
v0xe3b420_0 .alias "in1", 0 0, v0xe3cdd0_0;
v0xe3b4a0_0 .net "nand_in0ncom", 0 0, L_0xf5f4d0; 1 drivers
v0xe3b540_0 .net "nand_in1com", 0 0, L_0xf5f190; 1 drivers
v0xe3b5e0_0 .net "ncom", 0 0, L_0xf5f410; 1 drivers
v0xe3b680_0 .net "nor_wire", 0 0, L_0xf5f710; 1 drivers
v0xe3b720_0 .alias "result", 0 0, v0xe3ce50_0;
v0xe3b7a0_0 .alias "sel0", 0 0, v0xe3cbc0_0;
S_0xe3aa00 .scope module, "mux2" "mux_1bit" 3 40, 3 2, S_0xe3a910;
 .timescale 0 0;
L_0xf5f9e0/d .functor NAND 1, C4<0>, L_0xf60410, C4<1>, C4<1>;
L_0xf5f9e0 .delay (20,20,20) L_0xf5f9e0/d;
L_0xf5fb40/d .functor NOT 1, L_0xf5f9e0, C4<0>, C4<0>, C4<0>;
L_0xf5fb40 .delay (10,10,10) L_0xf5fb40/d;
L_0xf5fc70/d .functor NOT 1, L_0xf60410, C4<0>, C4<0>, C4<0>;
L_0xf5fc70 .delay (10,10,10) L_0xf5fc70/d;
L_0xf5fd30/d .functor NAND 1, L_0xf5f8b0, L_0xf5fc70, C4<1>, C4<1>;
L_0xf5fd30 .delay (20,20,20) L_0xf5fd30/d;
L_0xf5fe80/d .functor NOT 1, L_0xf5fd30, C4<0>, C4<0>, C4<0>;
L_0xf5fe80 .delay (10,10,10) L_0xf5fe80/d;
L_0xf5ff70/d .functor NOR 1, L_0xf5fe80, L_0xf5fb40, C4<0>, C4<0>;
L_0xf5ff70 .delay (20,20,20) L_0xf5ff70/d;
L_0xf60110/d .functor NOT 1, L_0xf5ff70, C4<0>, C4<0>, C4<0>;
L_0xf60110 .delay (10,10,10) L_0xf60110/d;
v0xe3aaf0_0 .net "and_in0ncom", 0 0, L_0xf5fe80; 1 drivers
v0xe3ab70_0 .net "and_in1com", 0 0, L_0xf5fb40; 1 drivers
v0xe3ac10_0 .alias "in0", 0 0, v0xe3ce50_0;
v0xe3acb0_0 .alias "in1", 0 0, v0xe3ca10_0;
v0xe3ad30_0 .net "nand_in0ncom", 0 0, L_0xf5fd30; 1 drivers
v0xe3add0_0 .net "nand_in1com", 0 0, L_0xf5f9e0; 1 drivers
v0xe3aeb0_0 .net "ncom", 0 0, L_0xf5fc70; 1 drivers
v0xe3af50_0 .net "nor_wire", 0 0, L_0xf5ff70; 1 drivers
v0xe3aff0_0 .alias "result", 0 0, v0xe40a20_0;
v0xe3b090_0 .alias "sel0", 0 0, v0xe3cc40_0;
S_0xe33d80 .scope generate, "ALU4[21]" "ALU4[21]" 2 65, 2 65, S_0xc56b50;
 .timescale 0 0;
P_0xe325b8 .param/l "i" 2 65, +C4<010101>;
S_0xe33eb0 .scope module, "_alu" "ALU_1bit" 2 66, 2 16, S_0xe33d80;
 .timescale 0 0;
L_0xf5ae10/d .functor NOT 1, L_0xf60760, C4<0>, C4<0>, C4<0>;
L_0xf5ae10 .delay (10,10,10) L_0xf5ae10/d;
v0xe39bf0_0 .net "carryin", 0 0, L_0xf60800; 1 drivers
v0xe39c90_0 .net "carryout", 0 0, L_0xf62200; 1 drivers
v0xe39d10_0 .alias "invertB", 0 0, v0xecf510_0;
v0xe39d90_0 .alias "muxIndex", 2 0, v0xecf590_0;
v0xe39e10_0 .net "notB", 0 0, L_0xf5ae10; 1 drivers
v0xe39e90_0 .net "operandA", 0 0, L_0xf606c0; 1 drivers
v0xe39f10_0 .net "operandB", 0 0, L_0xf60760; 1 drivers
v0xe3a020_0 .alias "othercontrolsignal", 0 0, v0xecf710_0;
v0xe3a0a0_0 .net "result", 0 0, L_0xf65cf0; 1 drivers
v0xe3a170_0 .net "trueB", 0 0, L_0xf61040; 1 drivers
v0xe3a250_0 .net "wAddSub", 0 0, L_0xf61b60; 1 drivers
v0xe3a360_0 .net "wNandAnd", 0 0, L_0xf632c0; 1 drivers
v0xe3a4e0_0 .net "wNorOr", 0 0, L_0xf63d00; 1 drivers
v0xe3a5f0_0 .net "wXor", 0 0, L_0xf62860; 1 drivers
L_0xf65e20 .part v0xecef00_0, 0, 1;
L_0xf65ec0 .part v0xecef00_0, 1, 1;
L_0xf65ff0 .part v0xecef00_0, 2, 1;
S_0xe39470 .scope module, "mux_invertB" "mux_1bit" 2 31, 3 2, S_0xe33eb0;
 .timescale 0 0;
L_0xf60a70/d .functor NAND 1, L_0xf5ae10, v0xecee80_0, C4<1>, C4<1>;
L_0xf60a70 .delay (20,20,20) L_0xf60a70/d;
L_0xf60b50/d .functor NOT 1, L_0xf60a70, C4<0>, C4<0>, C4<0>;
L_0xf60b50 .delay (10,10,10) L_0xf60b50/d;
L_0xf60c30/d .functor NOT 1, v0xecee80_0, C4<0>, C4<0>, C4<0>;
L_0xf60c30 .delay (10,10,10) L_0xf60c30/d;
L_0xf60cf0/d .functor NAND 1, L_0xf60760, L_0xf60c30, C4<1>, C4<1>;
L_0xf60cf0 .delay (20,20,20) L_0xf60cf0/d;
L_0xf60db0/d .functor NOT 1, L_0xf60cf0, C4<0>, C4<0>, C4<0>;
L_0xf60db0 .delay (10,10,10) L_0xf60db0/d;
L_0xf60ea0/d .functor NOR 1, L_0xf60db0, L_0xf60b50, C4<0>, C4<0>;
L_0xf60ea0 .delay (20,20,20) L_0xf60ea0/d;
L_0xf61040/d .functor NOT 1, L_0xf60ea0, C4<0>, C4<0>, C4<0>;
L_0xf61040 .delay (10,10,10) L_0xf61040/d;
v0xe39560_0 .net "and_in0ncom", 0 0, L_0xf60db0; 1 drivers
v0xe39620_0 .net "and_in1com", 0 0, L_0xf60b50; 1 drivers
v0xe396c0_0 .alias "in0", 0 0, v0xe39f10_0;
v0xe39740_0 .alias "in1", 0 0, v0xe39e10_0;
v0xe397c0_0 .net "nand_in0ncom", 0 0, L_0xf60cf0; 1 drivers
v0xe39860_0 .net "nand_in1com", 0 0, L_0xf60a70; 1 drivers
v0xe39900_0 .net "ncom", 0 0, L_0xf60c30; 1 drivers
v0xe399a0_0 .net "nor_wire", 0 0, L_0xf60ea0; 1 drivers
v0xe39a40_0 .alias "result", 0 0, v0xe3a170_0;
v0xe39b10_0 .alias "sel0", 0 0, v0xecf510_0;
S_0xe38130 .scope module, "adder" "adder_1bit" 2 34, 4 2, S_0xe33eb0;
 .timescale 0 0;
L_0xf61c70/d .functor NAND 1, L_0xf606c0, L_0xf61040, C4<1>, C4<1>;
L_0xf61c70 .delay (20,20,20) L_0xf61c70/d;
L_0xf61de0/d .functor NOT 1, L_0xf61c70, C4<0>, C4<0>, C4<0>;
L_0xf61de0 .delay (10,10,10) L_0xf61de0/d;
L_0xf61ef0/d .functor NAND 1, L_0xf60800, L_0xf615c0, C4<1>, C4<1>;
L_0xf61ef0 .delay (20,20,20) L_0xf61ef0/d;
L_0xf61fb0/d .functor NOT 1, L_0xf61ef0, C4<0>, C4<0>, C4<0>;
L_0xf61fb0 .delay (10,10,10) L_0xf61fb0/d;
L_0xf620c0/d .functor NOR 1, L_0xf61fb0, L_0xf61de0, C4<0>, C4<0>;
L_0xf620c0 .delay (20,20,20) L_0xf620c0/d;
L_0xf62200/d .functor NOT 1, L_0xf620c0, C4<0>, C4<0>, C4<0>;
L_0xf62200 .delay (10,10,10) L_0xf62200/d;
v0xe38d10_0 .net "And_AB", 0 0, L_0xf61de0; 1 drivers
v0xe38db0_0 .net "And_XorAB_C", 0 0, L_0xf61fb0; 1 drivers
v0xe38e50_0 .net "Nand_AB", 0 0, L_0xf61c70; 1 drivers
v0xe38ef0_0 .net "Nand_XorAB_C", 0 0, L_0xf61ef0; 1 drivers
v0xe38f70_0 .net "Xor_AB", 0 0, L_0xf615c0; 1 drivers
v0xe39040_0 .alias "a", 0 0, v0xe39e90_0;
v0xe39190_0 .alias "b", 0 0, v0xe3a170_0;
v0xe39210_0 .alias "carryin", 0 0, v0xe39bf0_0;
v0xe39290_0 .alias "carryout", 0 0, v0xe39c90_0;
v0xe39310_0 .net "nco", 0 0, L_0xf620c0; 1 drivers
v0xe393f0_0 .alias "sum", 0 0, v0xe3a250_0;
S_0xe387c0 .scope module, "xor_1" "xor_1bit" 4 13, 5 34, S_0xe38130;
 .timescale 0 0;
L_0xf611b0/d .functor NAND 1, L_0xf606c0, L_0xf61040, C4<1>, C4<1>;
L_0xf611b0 .delay (20,20,20) L_0xf611b0/d;
L_0xf61270/d .functor NOR 1, L_0xf606c0, L_0xf61040, C4<0>, C4<0>;
L_0xf61270 .delay (20,20,20) L_0xf61270/d;
L_0xf61350/d .functor NOT 1, L_0xf61270, C4<0>, C4<0>, C4<0>;
L_0xf61350 .delay (10,10,10) L_0xf61350/d;
L_0xf61460/d .functor NAND 1, L_0xf61350, L_0xf611b0, C4<1>, C4<1>;
L_0xf61460 .delay (20,20,20) L_0xf61460/d;
L_0xf615c0/d .functor NOT 1, L_0xf61460, C4<0>, C4<0>, C4<0>;
L_0xf615c0 .delay (10,10,10) L_0xf615c0/d;
v0xe388b0_0 .alias "a", 0 0, v0xe39e90_0;
v0xe38950_0 .alias "b", 0 0, v0xe3a170_0;
v0xe389f0_0 .net "nand_ab", 0 0, L_0xf611b0; 1 drivers
v0xe38a90_0 .net "nor_ab", 0 0, L_0xf61270; 1 drivers
v0xe38b10_0 .net "nxor_ab", 0 0, L_0xf61460; 1 drivers
v0xe38bb0_0 .net "or_ab", 0 0, L_0xf61350; 1 drivers
v0xe38c90_0 .alias "result", 0 0, v0xe38f70_0;
S_0xe38220 .scope module, "xor_2" "xor_1bit" 4 14, 5 34, S_0xe38130;
 .timescale 0 0;
L_0xf616d0/d .functor NAND 1, L_0xf615c0, L_0xf60800, C4<1>, C4<1>;
L_0xf616d0 .delay (20,20,20) L_0xf616d0/d;
L_0xf61820/d .functor NOR 1, L_0xf615c0, L_0xf60800, C4<0>, C4<0>;
L_0xf61820 .delay (20,20,20) L_0xf61820/d;
L_0xf61990/d .functor NOT 1, L_0xf61820, C4<0>, C4<0>, C4<0>;
L_0xf61990 .delay (10,10,10) L_0xf61990/d;
L_0xf61a50/d .functor NAND 1, L_0xf61990, L_0xf616d0, C4<1>, C4<1>;
L_0xf61a50 .delay (20,20,20) L_0xf61a50/d;
L_0xf61b60/d .functor NOT 1, L_0xf61a50, C4<0>, C4<0>, C4<0>;
L_0xf61b60 .delay (10,10,10) L_0xf61b60/d;
v0xe38310_0 .alias "a", 0 0, v0xe38f70_0;
v0xe383b0_0 .alias "b", 0 0, v0xe39bf0_0;
v0xe38450_0 .net "nand_ab", 0 0, L_0xf616d0; 1 drivers
v0xe384f0_0 .net "nor_ab", 0 0, L_0xf61820; 1 drivers
v0xe38570_0 .net "nxor_ab", 0 0, L_0xf61a50; 1 drivers
v0xe38610_0 .net "or_ab", 0 0, L_0xf61990; 1 drivers
v0xe386f0_0 .alias "result", 0 0, v0xe3a250_0;
S_0xe37be0 .scope module, "xor_gate" "xor_1bit" 2 35, 5 34, S_0xe33eb0;
 .timescale 0 0;
L_0xf623c0/d .functor NAND 1, L_0xf606c0, L_0xf60760, C4<1>, C4<1>;
L_0xf623c0 .delay (20,20,20) L_0xf623c0/d;
L_0xf62480/d .functor NOR 1, L_0xf606c0, L_0xf60760, C4<0>, C4<0>;
L_0xf62480 .delay (20,20,20) L_0xf62480/d;
L_0xf62610/d .functor NOT 1, L_0xf62480, C4<0>, C4<0>, C4<0>;
L_0xf62610 .delay (10,10,10) L_0xf62610/d;
L_0xf62700/d .functor NAND 1, L_0xf62610, L_0xf623c0, C4<1>, C4<1>;
L_0xf62700 .delay (20,20,20) L_0xf62700/d;
L_0xf62860/d .functor NOT 1, L_0xf62700, C4<0>, C4<0>, C4<0>;
L_0xf62860 .delay (10,10,10) L_0xf62860/d;
v0xe37cd0_0 .alias "a", 0 0, v0xe39e90_0;
v0xe37d50_0 .alias "b", 0 0, v0xe39f10_0;
v0xe37e20_0 .net "nand_ab", 0 0, L_0xf623c0; 1 drivers
v0xe37ea0_0 .net "nor_ab", 0 0, L_0xf62480; 1 drivers
v0xe37f20_0 .net "nxor_ab", 0 0, L_0xf62700; 1 drivers
v0xe37fa0_0 .net "or_ab", 0 0, L_0xf62610; 1 drivers
v0xe38060_0 .alias "result", 0 0, v0xe3a5f0_0;
S_0xe36ff0 .scope module, "nand_and_gate" "nand_and_1bit" 2 36, 5 18, S_0xe33eb0;
 .timescale 0 0;
L_0xf629b0/d .functor NAND 1, L_0xf606c0, L_0xf60760, C4<1>, C4<1>;
L_0xf629b0 .delay (20,20,20) L_0xf629b0/d;
L_0xf62ae0/d .functor NOT 1, L_0xf629b0, C4<0>, C4<0>, C4<0>;
L_0xf62ae0 .delay (10,10,10) L_0xf62ae0/d;
v0xe37860_0 .alias "a", 0 0, v0xe39e90_0;
v0xe37900_0 .net "and_ab", 0 0, L_0xf62ae0; 1 drivers
v0xe37980_0 .alias "b", 0 0, v0xe39f10_0;
v0xe37a00_0 .net "nand_ab", 0 0, L_0xf629b0; 1 drivers
v0xe37ae0_0 .alias "othercontrolsignal", 0 0, v0xecf710_0;
v0xe37b60_0 .alias "result", 0 0, v0xe3a360_0;
S_0xe370e0 .scope module, "mux_1" "mux_1bit" 5 30, 3 2, S_0xe36ff0;
 .timescale 0 0;
L_0xf62c30/d .functor NAND 1, L_0xf62ae0, v0xe68730_0, C4<1>, C4<1>;
L_0xf62c30 .delay (20,20,20) L_0xf62c30/d;
L_0xf62cf0/d .functor NOT 1, L_0xf62c30, C4<0>, C4<0>, C4<0>;
L_0xf62cf0 .delay (10,10,10) L_0xf62cf0/d;
L_0xf62e20/d .functor NOT 1, v0xe68730_0, C4<0>, C4<0>, C4<0>;
L_0xf62e20 .delay (10,10,10) L_0xf62e20/d;
L_0xf62ee0/d .functor NAND 1, L_0xf629b0, L_0xf62e20, C4<1>, C4<1>;
L_0xf62ee0 .delay (20,20,20) L_0xf62ee0/d;
L_0xf63030/d .functor NOT 1, L_0xf62ee0, C4<0>, C4<0>, C4<0>;
L_0xf63030 .delay (10,10,10) L_0xf63030/d;
L_0xf63120/d .functor NOR 1, L_0xf63030, L_0xf62cf0, C4<0>, C4<0>;
L_0xf63120 .delay (20,20,20) L_0xf63120/d;
L_0xf632c0/d .functor NOT 1, L_0xf63120, C4<0>, C4<0>, C4<0>;
L_0xf632c0 .delay (10,10,10) L_0xf632c0/d;
v0xe371d0_0 .net "and_in0ncom", 0 0, L_0xf63030; 1 drivers
v0xe37250_0 .net "and_in1com", 0 0, L_0xf62cf0; 1 drivers
v0xe372d0_0 .alias "in0", 0 0, v0xe37a00_0;
v0xe37370_0 .alias "in1", 0 0, v0xe37900_0;
v0xe373f0_0 .net "nand_in0ncom", 0 0, L_0xf62ee0; 1 drivers
v0xe37490_0 .net "nand_in1com", 0 0, L_0xf62c30; 1 drivers
v0xe37570_0 .net "ncom", 0 0, L_0xf62e20; 1 drivers
v0xe37610_0 .net "nor_wire", 0 0, L_0xf63120; 1 drivers
v0xe376b0_0 .alias "result", 0 0, v0xe3a360_0;
v0xe37780_0 .alias "sel0", 0 0, v0xecf710_0;
S_0xe36550 .scope module, "nor_or_gate" "nor_or_1bit" 2 37, 5 2, S_0xe33eb0;
 .timescale 0 0;
L_0xf633f0/d .functor NOR 1, L_0xf606c0, L_0xf60760, C4<0>, C4<0>;
L_0xf633f0 .delay (20,20,20) L_0xf633f0/d;
L_0xf63520/d .functor NOT 1, L_0xf633f0, C4<0>, C4<0>, C4<0>;
L_0xf63520 .delay (10,10,10) L_0xf63520/d;
v0xe36cd0_0 .alias "a", 0 0, v0xe39e90_0;
v0xe36d50_0 .alias "b", 0 0, v0xe39f10_0;
v0xe36df0_0 .net "nor_ab", 0 0, L_0xf633f0; 1 drivers
v0xe36e70_0 .net "or_ab", 0 0, L_0xf63520; 1 drivers
v0xe36ef0_0 .alias "othercontrolsignal", 0 0, v0xecf710_0;
v0xe36f70_0 .alias "result", 0 0, v0xe3a4e0_0;
S_0xe36640 .scope module, "mux_1" "mux_1bit" 5 14, 3 2, S_0xe36550;
 .timescale 0 0;
L_0xf63670/d .functor NAND 1, L_0xf63520, v0xe68730_0, C4<1>, C4<1>;
L_0xf63670 .delay (20,20,20) L_0xf63670/d;
L_0xf63730/d .functor NOT 1, L_0xf63670, C4<0>, C4<0>, C4<0>;
L_0xf63730 .delay (10,10,10) L_0xf63730/d;
L_0xf63860/d .functor NOT 1, v0xe68730_0, C4<0>, C4<0>, C4<0>;
L_0xf63860 .delay (10,10,10) L_0xf63860/d;
L_0xf63920/d .functor NAND 1, L_0xf633f0, L_0xf63860, C4<1>, C4<1>;
L_0xf63920 .delay (20,20,20) L_0xf63920/d;
L_0xf63a70/d .functor NOT 1, L_0xf63920, C4<0>, C4<0>, C4<0>;
L_0xf63a70 .delay (10,10,10) L_0xf63a70/d;
L_0xf63b60/d .functor NOR 1, L_0xf63a70, L_0xf63730, C4<0>, C4<0>;
L_0xf63b60 .delay (20,20,20) L_0xf63b60/d;
L_0xf63d00/d .functor NOT 1, L_0xf63b60, C4<0>, C4<0>, C4<0>;
L_0xf63d00 .delay (10,10,10) L_0xf63d00/d;
v0xe36730_0 .net "and_in0ncom", 0 0, L_0xf63a70; 1 drivers
v0xe367b0_0 .net "and_in1com", 0 0, L_0xf63730; 1 drivers
v0xe36830_0 .alias "in0", 0 0, v0xe36df0_0;
v0xe368b0_0 .alias "in1", 0 0, v0xe36e70_0;
v0xe36930_0 .net "nand_in0ncom", 0 0, L_0xf63920; 1 drivers
v0xe369b0_0 .net "nand_in1com", 0 0, L_0xf63670; 1 drivers
v0xe36a30_0 .net "ncom", 0 0, L_0xf63860; 1 drivers
v0xe36ab0_0 .net "nor_wire", 0 0, L_0xf63b60; 1 drivers
v0xe36b80_0 .alias "result", 0 0, v0xe3a4e0_0;
v0xe36c50_0 .alias "sel0", 0 0, v0xecf710_0;
S_0xe33fa0 .scope module, "mainMux" "mux_alu" 2 39, 3 22, S_0xe33eb0;
 .timescale 0 0;
v0xe35dd0_0 .alias "in0", 0 0, v0xe3a250_0;
v0xe35e50_0 .alias "in1", 0 0, v0xe3a5f0_0;
v0xe35f00_0 .alias "in2", 0 0, v0xe3a360_0;
v0xe35fb0_0 .alias "in3", 0 0, v0xe3a4e0_0;
v0xe36090_0 .net "in4", 0 0, C4<0>; 1 drivers
v0xe36140_0 .alias "result", 0 0, v0xe3a0a0_0;
v0xe361c0_0 .net "sel0", 0 0, L_0xf65e20; 1 drivers
v0xe36240_0 .net "sel1", 0 0, L_0xf65ec0; 1 drivers
v0xe362c0_0 .net "sel2", 0 0, L_0xf65ff0; 1 drivers
v0xe36370_0 .net "w0", 0 0, L_0xf644c0; 1 drivers
v0xe36450_0 .net "w1", 0 0, L_0xf64c40; 1 drivers
v0xe364d0_0 .net "w2", 0 0, L_0xf65490; 1 drivers
S_0xe35680 .scope module, "mux00" "mux_1bit" 3 37, 3 2, S_0xe33fa0;
 .timescale 0 0;
L_0xf63e30/d .functor NAND 1, L_0xf62860, L_0xf65e20, C4<1>, C4<1>;
L_0xf63e30 .delay (20,20,20) L_0xf63e30/d;
L_0xf63ef0/d .functor NOT 1, L_0xf63e30, C4<0>, C4<0>, C4<0>;
L_0xf63ef0 .delay (10,10,10) L_0xf63ef0/d;
L_0xf64020/d .functor NOT 1, L_0xf65e20, C4<0>, C4<0>, C4<0>;
L_0xf64020 .delay (10,10,10) L_0xf64020/d;
L_0xf64170/d .functor NAND 1, L_0xf61b60, L_0xf64020, C4<1>, C4<1>;
L_0xf64170 .delay (20,20,20) L_0xf64170/d;
L_0xf64230/d .functor NOT 1, L_0xf64170, C4<0>, C4<0>, C4<0>;
L_0xf64230 .delay (10,10,10) L_0xf64230/d;
L_0xf64320/d .functor NOR 1, L_0xf64230, L_0xf63ef0, C4<0>, C4<0>;
L_0xf64320 .delay (20,20,20) L_0xf64320/d;
L_0xf644c0/d .functor NOT 1, L_0xf64320, C4<0>, C4<0>, C4<0>;
L_0xf644c0 .delay (10,10,10) L_0xf644c0/d;
v0xe35770_0 .net "and_in0ncom", 0 0, L_0xf64230; 1 drivers
v0xe35830_0 .net "and_in1com", 0 0, L_0xf63ef0; 1 drivers
v0xe358d0_0 .alias "in0", 0 0, v0xe3a250_0;
v0xe35970_0 .alias "in1", 0 0, v0xe3a5f0_0;
v0xe359f0_0 .net "nand_in0ncom", 0 0, L_0xf64170; 1 drivers
v0xe35a90_0 .net "nand_in1com", 0 0, L_0xf63e30; 1 drivers
v0xe35b30_0 .net "ncom", 0 0, L_0xf64020; 1 drivers
v0xe35bd0_0 .net "nor_wire", 0 0, L_0xf64320; 1 drivers
v0xe35c70_0 .alias "result", 0 0, v0xe36370_0;
v0xe35cf0_0 .alias "sel0", 0 0, v0xe361c0_0;
S_0xe34f30 .scope module, "mux01" "mux_1bit" 3 38, 3 2, S_0xe33fa0;
 .timescale 0 0;
L_0xf645f0/d .functor NAND 1, L_0xf63d00, L_0xf65e20, C4<1>, C4<1>;
L_0xf645f0 .delay (20,20,20) L_0xf645f0/d;
L_0xf646b0/d .functor NOT 1, L_0xf645f0, C4<0>, C4<0>, C4<0>;
L_0xf646b0 .delay (10,10,10) L_0xf646b0/d;
L_0xf647e0/d .functor NOT 1, L_0xf65e20, C4<0>, C4<0>, C4<0>;
L_0xf647e0 .delay (10,10,10) L_0xf647e0/d;
L_0xf648a0/d .functor NAND 1, L_0xf632c0, L_0xf647e0, C4<1>, C4<1>;
L_0xf648a0 .delay (20,20,20) L_0xf648a0/d;
L_0xf649b0/d .functor NOT 1, L_0xf648a0, C4<0>, C4<0>, C4<0>;
L_0xf649b0 .delay (10,10,10) L_0xf649b0/d;
L_0xf64aa0/d .functor NOR 1, L_0xf649b0, L_0xf646b0, C4<0>, C4<0>;
L_0xf64aa0 .delay (20,20,20) L_0xf64aa0/d;
L_0xf64c40/d .functor NOT 1, L_0xf64aa0, C4<0>, C4<0>, C4<0>;
L_0xf64c40 .delay (10,10,10) L_0xf64c40/d;
v0xe35020_0 .net "and_in0ncom", 0 0, L_0xf649b0; 1 drivers
v0xe350e0_0 .net "and_in1com", 0 0, L_0xf646b0; 1 drivers
v0xe35180_0 .alias "in0", 0 0, v0xe3a360_0;
v0xe35220_0 .alias "in1", 0 0, v0xe3a4e0_0;
v0xe352a0_0 .net "nand_in0ncom", 0 0, L_0xf648a0; 1 drivers
v0xe35340_0 .net "nand_in1com", 0 0, L_0xf645f0; 1 drivers
v0xe353e0_0 .net "ncom", 0 0, L_0xf647e0; 1 drivers
v0xe35480_0 .net "nor_wire", 0 0, L_0xf64aa0; 1 drivers
v0xe35520_0 .alias "result", 0 0, v0xe36450_0;
v0xe355a0_0 .alias "sel0", 0 0, v0xe361c0_0;
S_0xe347e0 .scope module, "mux1" "mux_1bit" 3 39, 3 2, S_0xe33fa0;
 .timescale 0 0;
L_0xf64d70/d .functor NAND 1, L_0xf64c40, L_0xf65ec0, C4<1>, C4<1>;
L_0xf64d70 .delay (20,20,20) L_0xf64d70/d;
L_0xf64ec0/d .functor NOT 1, L_0xf64d70, C4<0>, C4<0>, C4<0>;
L_0xf64ec0 .delay (10,10,10) L_0xf64ec0/d;
L_0xf64ff0/d .functor NOT 1, L_0xf65ec0, C4<0>, C4<0>, C4<0>;
L_0xf64ff0 .delay (10,10,10) L_0xf64ff0/d;
L_0xf650b0/d .functor NAND 1, L_0xf644c0, L_0xf64ff0, C4<1>, C4<1>;
L_0xf650b0 .delay (20,20,20) L_0xf650b0/d;
L_0xf65200/d .functor NOT 1, L_0xf650b0, C4<0>, C4<0>, C4<0>;
L_0xf65200 .delay (10,10,10) L_0xf65200/d;
L_0xf652f0/d .functor NOR 1, L_0xf65200, L_0xf64ec0, C4<0>, C4<0>;
L_0xf652f0 .delay (20,20,20) L_0xf652f0/d;
L_0xf65490/d .functor NOT 1, L_0xf652f0, C4<0>, C4<0>, C4<0>;
L_0xf65490 .delay (10,10,10) L_0xf65490/d;
v0xe348d0_0 .net "and_in0ncom", 0 0, L_0xf65200; 1 drivers
v0xe34990_0 .net "and_in1com", 0 0, L_0xf64ec0; 1 drivers
v0xe34a30_0 .alias "in0", 0 0, v0xe36370_0;
v0xe34ad0_0 .alias "in1", 0 0, v0xe36450_0;
v0xe34b50_0 .net "nand_in0ncom", 0 0, L_0xf650b0; 1 drivers
v0xe34bf0_0 .net "nand_in1com", 0 0, L_0xf64d70; 1 drivers
v0xe34c90_0 .net "ncom", 0 0, L_0xf64ff0; 1 drivers
v0xe34d30_0 .net "nor_wire", 0 0, L_0xf652f0; 1 drivers
v0xe34dd0_0 .alias "result", 0 0, v0xe364d0_0;
v0xe34e50_0 .alias "sel0", 0 0, v0xe36240_0;
S_0xe34090 .scope module, "mux2" "mux_1bit" 3 40, 3 2, S_0xe33fa0;
 .timescale 0 0;
L_0xf655c0/d .functor NAND 1, C4<0>, L_0xf65ff0, C4<1>, C4<1>;
L_0xf655c0 .delay (20,20,20) L_0xf655c0/d;
L_0xf65720/d .functor NOT 1, L_0xf655c0, C4<0>, C4<0>, C4<0>;
L_0xf65720 .delay (10,10,10) L_0xf65720/d;
L_0xf65850/d .functor NOT 1, L_0xf65ff0, C4<0>, C4<0>, C4<0>;
L_0xf65850 .delay (10,10,10) L_0xf65850/d;
L_0xf65910/d .functor NAND 1, L_0xf65490, L_0xf65850, C4<1>, C4<1>;
L_0xf65910 .delay (20,20,20) L_0xf65910/d;
L_0xf65a60/d .functor NOT 1, L_0xf65910, C4<0>, C4<0>, C4<0>;
L_0xf65a60 .delay (10,10,10) L_0xf65a60/d;
L_0xf65b50/d .functor NOR 1, L_0xf65a60, L_0xf65720, C4<0>, C4<0>;
L_0xf65b50 .delay (20,20,20) L_0xf65b50/d;
L_0xf65cf0/d .functor NOT 1, L_0xf65b50, C4<0>, C4<0>, C4<0>;
L_0xf65cf0 .delay (10,10,10) L_0xf65cf0/d;
v0xe34180_0 .net "and_in0ncom", 0 0, L_0xf65a60; 1 drivers
v0xe34220_0 .net "and_in1com", 0 0, L_0xf65720; 1 drivers
v0xe342c0_0 .alias "in0", 0 0, v0xe364d0_0;
v0xe34360_0 .alias "in1", 0 0, v0xe36090_0;
v0xe343e0_0 .net "nand_in0ncom", 0 0, L_0xf65910; 1 drivers
v0xe34480_0 .net "nand_in1com", 0 0, L_0xf655c0; 1 drivers
v0xe34560_0 .net "ncom", 0 0, L_0xf65850; 1 drivers
v0xe34600_0 .net "nor_wire", 0 0, L_0xf65b50; 1 drivers
v0xe346a0_0 .alias "result", 0 0, v0xe3a0a0_0;
v0xe34740_0 .alias "sel0", 0 0, v0xe362c0_0;
S_0xe2d260 .scope generate, "ALU4[22]" "ALU4[22]" 2 65, 2 65, S_0xc56b50;
 .timescale 0 0;
P_0xe2bc38 .param/l "i" 2 65, +C4<010110>;
S_0xe2d390 .scope module, "_alu" "ALU_1bit" 2 66, 2 16, S_0xe2d260;
 .timescale 0 0;
L_0xf608a0/d .functor NOT 1, L_0xf66470, C4<0>, C4<0>, C4<0>;
L_0xf608a0 .delay (10,10,10) L_0xf608a0/d;
v0xe18800_0 .net "carryin", 0 0, L_0xf66510; 1 drivers
v0xe332f0_0 .net "carryout", 0 0, L_0xf67dd0; 1 drivers
v0xe33370_0 .alias "invertB", 0 0, v0xecf510_0;
v0xe333f0_0 .alias "muxIndex", 2 0, v0xecf590_0;
v0xe18ab0_0 .net "notB", 0 0, L_0xf608a0; 1 drivers
v0xe33580_0 .net "operandA", 0 0, L_0xf663d0; 1 drivers
v0xe33600_0 .net "operandB", 0 0, L_0xf66470; 1 drivers
v0xe33710_0 .alias "othercontrolsignal", 0 0, v0xecf710_0;
v0xe33790_0 .net "result", 0 0, L_0xf6b8c0; 1 drivers
v0xe33860_0 .net "trueB", 0 0, L_0xf66c10; 1 drivers
v0xe338e0_0 .net "wAddSub", 0 0, L_0xf67730; 1 drivers
v0xe339f0_0 .net "wNandAnd", 0 0, L_0xf68e90; 1 drivers
v0xe33b70_0 .net "wNorOr", 0 0, L_0xf698d0; 1 drivers
v0xe33c80_0 .net "wXor", 0 0, L_0xf68430; 1 drivers
L_0xf6b9f0 .part v0xecef00_0, 0, 1;
L_0xf6ba90 .part v0xecef00_0, 1, 1;
L_0xf6bbc0 .part v0xecef00_0, 2, 1;
S_0xe32960 .scope module, "mux_invertB" "mux_1bit" 2 31, 3 2, S_0xe2d390;
 .timescale 0 0;
L_0xf66680/d .functor NAND 1, L_0xf608a0, v0xecee80_0, C4<1>, C4<1>;
L_0xf66680 .delay (20,20,20) L_0xf66680/d;
L_0xf66720/d .functor NOT 1, L_0xf66680, C4<0>, C4<0>, C4<0>;
L_0xf66720 .delay (10,10,10) L_0xf66720/d;
L_0xf66800/d .functor NOT 1, v0xecee80_0, C4<0>, C4<0>, C4<0>;
L_0xf66800 .delay (10,10,10) L_0xf66800/d;
L_0xf668c0/d .functor NAND 1, L_0xf66470, L_0xf66800, C4<1>, C4<1>;
L_0xf668c0 .delay (20,20,20) L_0xf668c0/d;
L_0xf66980/d .functor NOT 1, L_0xf668c0, C4<0>, C4<0>, C4<0>;
L_0xf66980 .delay (10,10,10) L_0xf66980/d;
L_0xf66a70/d .functor NOR 1, L_0xf66980, L_0xf66720, C4<0>, C4<0>;
L_0xf66a70 .delay (20,20,20) L_0xf66a70/d;
L_0xf66c10/d .functor NOT 1, L_0xf66a70, C4<0>, C4<0>, C4<0>;
L_0xf66c10 .delay (10,10,10) L_0xf66c10/d;
v0xe32a50_0 .net "and_in0ncom", 0 0, L_0xf66980; 1 drivers
v0xe32b10_0 .net "and_in1com", 0 0, L_0xf66720; 1 drivers
v0xe32bb0_0 .alias "in0", 0 0, v0xe33600_0;
v0xe32c30_0 .alias "in1", 0 0, v0xe18ab0_0;
v0xe32cb0_0 .net "nand_in0ncom", 0 0, L_0xf668c0; 1 drivers
v0xe32d50_0 .net "nand_in1com", 0 0, L_0xf66680; 1 drivers
v0xe32df0_0 .net "ncom", 0 0, L_0xf66800; 1 drivers
v0xe32e90_0 .net "nor_wire", 0 0, L_0xf66a70; 1 drivers
v0xe32f30_0 .alias "result", 0 0, v0xe33860_0;
v0xe33000_0 .alias "sel0", 0 0, v0xecf510_0;
S_0xe31620 .scope module, "adder" "adder_1bit" 2 34, 4 2, S_0xe2d390;
 .timescale 0 0;
L_0xf67840/d .functor NAND 1, L_0xf663d0, L_0xf66c10, C4<1>, C4<1>;
L_0xf67840 .delay (20,20,20) L_0xf67840/d;
L_0xf679b0/d .functor NOT 1, L_0xf67840, C4<0>, C4<0>, C4<0>;
L_0xf679b0 .delay (10,10,10) L_0xf679b0/d;
L_0xf67ac0/d .functor NAND 1, L_0xf66510, L_0xf67190, C4<1>, C4<1>;
L_0xf67ac0 .delay (20,20,20) L_0xf67ac0/d;
L_0xf67b80/d .functor NOT 1, L_0xf67ac0, C4<0>, C4<0>, C4<0>;
L_0xf67b80 .delay (10,10,10) L_0xf67b80/d;
L_0xf67c90/d .functor NOR 1, L_0xf67b80, L_0xf679b0, C4<0>, C4<0>;
L_0xf67c90 .delay (20,20,20) L_0xf67c90/d;
L_0xf67dd0/d .functor NOT 1, L_0xf67c90, C4<0>, C4<0>, C4<0>;
L_0xf67dd0 .delay (10,10,10) L_0xf67dd0/d;
v0xe32200_0 .net "And_AB", 0 0, L_0xf679b0; 1 drivers
v0xe322a0_0 .net "And_XorAB_C", 0 0, L_0xf67b80; 1 drivers
v0xe32340_0 .net "Nand_AB", 0 0, L_0xf67840; 1 drivers
v0xe323e0_0 .net "Nand_XorAB_C", 0 0, L_0xf67ac0; 1 drivers
v0xe32460_0 .net "Xor_AB", 0 0, L_0xf67190; 1 drivers
v0xe32530_0 .alias "a", 0 0, v0xe33580_0;
v0xe32680_0 .alias "b", 0 0, v0xe33860_0;
v0xe32700_0 .alias "carryin", 0 0, v0xe18800_0;
v0xe32780_0 .alias "carryout", 0 0, v0xe332f0_0;
v0xe32800_0 .net "nco", 0 0, L_0xf67c90; 1 drivers
v0xe328e0_0 .alias "sum", 0 0, v0xe338e0_0;
S_0xe31cb0 .scope module, "xor_1" "xor_1bit" 4 13, 5 34, S_0xe31620;
 .timescale 0 0;
L_0xf66d80/d .functor NAND 1, L_0xf663d0, L_0xf66c10, C4<1>, C4<1>;
L_0xf66d80 .delay (20,20,20) L_0xf66d80/d;
L_0xf66e40/d .functor NOR 1, L_0xf663d0, L_0xf66c10, C4<0>, C4<0>;
L_0xf66e40 .delay (20,20,20) L_0xf66e40/d;
L_0xf66f20/d .functor NOT 1, L_0xf66e40, C4<0>, C4<0>, C4<0>;
L_0xf66f20 .delay (10,10,10) L_0xf66f20/d;
L_0xf67030/d .functor NAND 1, L_0xf66f20, L_0xf66d80, C4<1>, C4<1>;
L_0xf67030 .delay (20,20,20) L_0xf67030/d;
L_0xf67190/d .functor NOT 1, L_0xf67030, C4<0>, C4<0>, C4<0>;
L_0xf67190 .delay (10,10,10) L_0xf67190/d;
v0xe31da0_0 .alias "a", 0 0, v0xe33580_0;
v0xe31e40_0 .alias "b", 0 0, v0xe33860_0;
v0xe31ee0_0 .net "nand_ab", 0 0, L_0xf66d80; 1 drivers
v0xe31f80_0 .net "nor_ab", 0 0, L_0xf66e40; 1 drivers
v0xe32000_0 .net "nxor_ab", 0 0, L_0xf67030; 1 drivers
v0xe320a0_0 .net "or_ab", 0 0, L_0xf66f20; 1 drivers
v0xe32180_0 .alias "result", 0 0, v0xe32460_0;
S_0xe31710 .scope module, "xor_2" "xor_1bit" 4 14, 5 34, S_0xe31620;
 .timescale 0 0;
L_0xf672a0/d .functor NAND 1, L_0xf67190, L_0xf66510, C4<1>, C4<1>;
L_0xf672a0 .delay (20,20,20) L_0xf672a0/d;
L_0xf673f0/d .functor NOR 1, L_0xf67190, L_0xf66510, C4<0>, C4<0>;
L_0xf673f0 .delay (20,20,20) L_0xf673f0/d;
L_0xf67560/d .functor NOT 1, L_0xf673f0, C4<0>, C4<0>, C4<0>;
L_0xf67560 .delay (10,10,10) L_0xf67560/d;
L_0xf67620/d .functor NAND 1, L_0xf67560, L_0xf672a0, C4<1>, C4<1>;
L_0xf67620 .delay (20,20,20) L_0xf67620/d;
L_0xf67730/d .functor NOT 1, L_0xf67620, C4<0>, C4<0>, C4<0>;
L_0xf67730 .delay (10,10,10) L_0xf67730/d;
v0xe31800_0 .alias "a", 0 0, v0xe32460_0;
v0xe318a0_0 .alias "b", 0 0, v0xe18800_0;
v0xe31940_0 .net "nand_ab", 0 0, L_0xf672a0; 1 drivers
v0xe319e0_0 .net "nor_ab", 0 0, L_0xf673f0; 1 drivers
v0xe31a60_0 .net "nxor_ab", 0 0, L_0xf67620; 1 drivers
v0xe31b00_0 .net "or_ab", 0 0, L_0xf67560; 1 drivers
v0xe31be0_0 .alias "result", 0 0, v0xe338e0_0;
S_0xe310d0 .scope module, "xor_gate" "xor_1bit" 2 35, 5 34, S_0xe2d390;
 .timescale 0 0;
L_0xf67f90/d .functor NAND 1, L_0xf663d0, L_0xf66470, C4<1>, C4<1>;
L_0xf67f90 .delay (20,20,20) L_0xf67f90/d;
L_0xf68050/d .functor NOR 1, L_0xf663d0, L_0xf66470, C4<0>, C4<0>;
L_0xf68050 .delay (20,20,20) L_0xf68050/d;
L_0xf681e0/d .functor NOT 1, L_0xf68050, C4<0>, C4<0>, C4<0>;
L_0xf681e0 .delay (10,10,10) L_0xf681e0/d;
L_0xf682d0/d .functor NAND 1, L_0xf681e0, L_0xf67f90, C4<1>, C4<1>;
L_0xf682d0 .delay (20,20,20) L_0xf682d0/d;
L_0xf68430/d .functor NOT 1, L_0xf682d0, C4<0>, C4<0>, C4<0>;
L_0xf68430 .delay (10,10,10) L_0xf68430/d;
v0xe311c0_0 .alias "a", 0 0, v0xe33580_0;
v0xe31240_0 .alias "b", 0 0, v0xe33600_0;
v0xe31310_0 .net "nand_ab", 0 0, L_0xf67f90; 1 drivers
v0xe31390_0 .net "nor_ab", 0 0, L_0xf68050; 1 drivers
v0xe31410_0 .net "nxor_ab", 0 0, L_0xf682d0; 1 drivers
v0xe31490_0 .net "or_ab", 0 0, L_0xf681e0; 1 drivers
v0xe31550_0 .alias "result", 0 0, v0xe33c80_0;
S_0xe304e0 .scope module, "nand_and_gate" "nand_and_1bit" 2 36, 5 18, S_0xe2d390;
 .timescale 0 0;
L_0xf68580/d .functor NAND 1, L_0xf663d0, L_0xf66470, C4<1>, C4<1>;
L_0xf68580 .delay (20,20,20) L_0xf68580/d;
L_0xf686b0/d .functor NOT 1, L_0xf68580, C4<0>, C4<0>, C4<0>;
L_0xf686b0 .delay (10,10,10) L_0xf686b0/d;
v0xe30d50_0 .alias "a", 0 0, v0xe33580_0;
v0xe30df0_0 .net "and_ab", 0 0, L_0xf686b0; 1 drivers
v0xe30e70_0 .alias "b", 0 0, v0xe33600_0;
v0xe30ef0_0 .net "nand_ab", 0 0, L_0xf68580; 1 drivers
v0xe30fd0_0 .alias "othercontrolsignal", 0 0, v0xecf710_0;
v0xe31050_0 .alias "result", 0 0, v0xe339f0_0;
S_0xe305d0 .scope module, "mux_1" "mux_1bit" 5 30, 3 2, S_0xe304e0;
 .timescale 0 0;
L_0xf68800/d .functor NAND 1, L_0xf686b0, v0xe68730_0, C4<1>, C4<1>;
L_0xf68800 .delay (20,20,20) L_0xf68800/d;
L_0xf688c0/d .functor NOT 1, L_0xf68800, C4<0>, C4<0>, C4<0>;
L_0xf688c0 .delay (10,10,10) L_0xf688c0/d;
L_0xf689f0/d .functor NOT 1, v0xe68730_0, C4<0>, C4<0>, C4<0>;
L_0xf689f0 .delay (10,10,10) L_0xf689f0/d;
L_0xf68ab0/d .functor NAND 1, L_0xf68580, L_0xf689f0, C4<1>, C4<1>;
L_0xf68ab0 .delay (20,20,20) L_0xf68ab0/d;
L_0xf68c00/d .functor NOT 1, L_0xf68ab0, C4<0>, C4<0>, C4<0>;
L_0xf68c00 .delay (10,10,10) L_0xf68c00/d;
L_0xf68cf0/d .functor NOR 1, L_0xf68c00, L_0xf688c0, C4<0>, C4<0>;
L_0xf68cf0 .delay (20,20,20) L_0xf68cf0/d;
L_0xf68e90/d .functor NOT 1, L_0xf68cf0, C4<0>, C4<0>, C4<0>;
L_0xf68e90 .delay (10,10,10) L_0xf68e90/d;
v0xe306c0_0 .net "and_in0ncom", 0 0, L_0xf68c00; 1 drivers
v0xe30740_0 .net "and_in1com", 0 0, L_0xf688c0; 1 drivers
v0xe307c0_0 .alias "in0", 0 0, v0xe30ef0_0;
v0xe30860_0 .alias "in1", 0 0, v0xe30df0_0;
v0xe308e0_0 .net "nand_in0ncom", 0 0, L_0xf68ab0; 1 drivers
v0xe30980_0 .net "nand_in1com", 0 0, L_0xf68800; 1 drivers
v0xe30a60_0 .net "ncom", 0 0, L_0xf689f0; 1 drivers
v0xe30b00_0 .net "nor_wire", 0 0, L_0xf68cf0; 1 drivers
v0xe30ba0_0 .alias "result", 0 0, v0xe339f0_0;
v0xe30c70_0 .alias "sel0", 0 0, v0xecf710_0;
S_0xe2fa40 .scope module, "nor_or_gate" "nor_or_1bit" 2 37, 5 2, S_0xe2d390;
 .timescale 0 0;
L_0xf68fc0/d .functor NOR 1, L_0xf663d0, L_0xf66470, C4<0>, C4<0>;
L_0xf68fc0 .delay (20,20,20) L_0xf68fc0/d;
L_0xf690f0/d .functor NOT 1, L_0xf68fc0, C4<0>, C4<0>, C4<0>;
L_0xf690f0 .delay (10,10,10) L_0xf690f0/d;
v0xe301c0_0 .alias "a", 0 0, v0xe33580_0;
v0xe30240_0 .alias "b", 0 0, v0xe33600_0;
v0xe302e0_0 .net "nor_ab", 0 0, L_0xf68fc0; 1 drivers
v0xe30360_0 .net "or_ab", 0 0, L_0xf690f0; 1 drivers
v0xe303e0_0 .alias "othercontrolsignal", 0 0, v0xecf710_0;
v0xe30460_0 .alias "result", 0 0, v0xe33b70_0;
S_0xe2fb30 .scope module, "mux_1" "mux_1bit" 5 14, 3 2, S_0xe2fa40;
 .timescale 0 0;
L_0xf69240/d .functor NAND 1, L_0xf690f0, v0xe68730_0, C4<1>, C4<1>;
L_0xf69240 .delay (20,20,20) L_0xf69240/d;
L_0xf69300/d .functor NOT 1, L_0xf69240, C4<0>, C4<0>, C4<0>;
L_0xf69300 .delay (10,10,10) L_0xf69300/d;
L_0xf69430/d .functor NOT 1, v0xe68730_0, C4<0>, C4<0>, C4<0>;
L_0xf69430 .delay (10,10,10) L_0xf69430/d;
L_0xf694f0/d .functor NAND 1, L_0xf68fc0, L_0xf69430, C4<1>, C4<1>;
L_0xf694f0 .delay (20,20,20) L_0xf694f0/d;
L_0xf69640/d .functor NOT 1, L_0xf694f0, C4<0>, C4<0>, C4<0>;
L_0xf69640 .delay (10,10,10) L_0xf69640/d;
L_0xf69730/d .functor NOR 1, L_0xf69640, L_0xf69300, C4<0>, C4<0>;
L_0xf69730 .delay (20,20,20) L_0xf69730/d;
L_0xf698d0/d .functor NOT 1, L_0xf69730, C4<0>, C4<0>, C4<0>;
L_0xf698d0 .delay (10,10,10) L_0xf698d0/d;
v0xe2fc20_0 .net "and_in0ncom", 0 0, L_0xf69640; 1 drivers
v0xe2fca0_0 .net "and_in1com", 0 0, L_0xf69300; 1 drivers
v0xe2fd20_0 .alias "in0", 0 0, v0xe302e0_0;
v0xe2fda0_0 .alias "in1", 0 0, v0xe30360_0;
v0xe2fe20_0 .net "nand_in0ncom", 0 0, L_0xf694f0; 1 drivers
v0xe2fea0_0 .net "nand_in1com", 0 0, L_0xf69240; 1 drivers
v0xe2ff20_0 .net "ncom", 0 0, L_0xf69430; 1 drivers
v0xe2ffa0_0 .net "nor_wire", 0 0, L_0xf69730; 1 drivers
v0xe30070_0 .alias "result", 0 0, v0xe33b70_0;
v0xe30140_0 .alias "sel0", 0 0, v0xecf710_0;
S_0xe2d480 .scope module, "mainMux" "mux_alu" 2 39, 3 22, S_0xe2d390;
 .timescale 0 0;
v0xe2f290_0 .alias "in0", 0 0, v0xe338e0_0;
v0xe2f340_0 .alias "in1", 0 0, v0xe33c80_0;
v0xe2f3f0_0 .alias "in2", 0 0, v0xe339f0_0;
v0xe2f4a0_0 .alias "in3", 0 0, v0xe33b70_0;
v0xe2f580_0 .net "in4", 0 0, C4<0>; 1 drivers
v0xe2f630_0 .alias "result", 0 0, v0xe33790_0;
v0xe2f6b0_0 .net "sel0", 0 0, L_0xf6b9f0; 1 drivers
v0xe2f730_0 .net "sel1", 0 0, L_0xf6ba90; 1 drivers
v0xe2f7b0_0 .net "sel2", 0 0, L_0xf6bbc0; 1 drivers
v0xe2f860_0 .net "w0", 0 0, L_0xf6a090; 1 drivers
v0xe2f940_0 .net "w1", 0 0, L_0xf6a810; 1 drivers
v0xe2f9c0_0 .net "w2", 0 0, L_0xf6b060; 1 drivers
S_0xe2eb40 .scope module, "mux00" "mux_1bit" 3 37, 3 2, S_0xe2d480;
 .timescale 0 0;
L_0xf69a00/d .functor NAND 1, L_0xf68430, L_0xf6b9f0, C4<1>, C4<1>;
L_0xf69a00 .delay (20,20,20) L_0xf69a00/d;
L_0xf69ac0/d .functor NOT 1, L_0xf69a00, C4<0>, C4<0>, C4<0>;
L_0xf69ac0 .delay (10,10,10) L_0xf69ac0/d;
L_0xf69bf0/d .functor NOT 1, L_0xf6b9f0, C4<0>, C4<0>, C4<0>;
L_0xf69bf0 .delay (10,10,10) L_0xf69bf0/d;
L_0xf69d40/d .functor NAND 1, L_0xf67730, L_0xf69bf0, C4<1>, C4<1>;
L_0xf69d40 .delay (20,20,20) L_0xf69d40/d;
L_0xf69e00/d .functor NOT 1, L_0xf69d40, C4<0>, C4<0>, C4<0>;
L_0xf69e00 .delay (10,10,10) L_0xf69e00/d;
L_0xf69ef0/d .functor NOR 1, L_0xf69e00, L_0xf69ac0, C4<0>, C4<0>;
L_0xf69ef0 .delay (20,20,20) L_0xf69ef0/d;
L_0xf6a090/d .functor NOT 1, L_0xf69ef0, C4<0>, C4<0>, C4<0>;
L_0xf6a090 .delay (10,10,10) L_0xf6a090/d;
v0xe2ec30_0 .net "and_in0ncom", 0 0, L_0xf69e00; 1 drivers
v0xe2ecf0_0 .net "and_in1com", 0 0, L_0xf69ac0; 1 drivers
v0xe2ed90_0 .alias "in0", 0 0, v0xe338e0_0;
v0xe2ee30_0 .alias "in1", 0 0, v0xe33c80_0;
v0xe2eeb0_0 .net "nand_in0ncom", 0 0, L_0xf69d40; 1 drivers
v0xe2ef50_0 .net "nand_in1com", 0 0, L_0xf69a00; 1 drivers
v0xe2eff0_0 .net "ncom", 0 0, L_0xf69bf0; 1 drivers
v0xe2f090_0 .net "nor_wire", 0 0, L_0xf69ef0; 1 drivers
v0xe2f130_0 .alias "result", 0 0, v0xe2f860_0;
v0xe2f1b0_0 .alias "sel0", 0 0, v0xe2f6b0_0;
S_0xe2e3f0 .scope module, "mux01" "mux_1bit" 3 38, 3 2, S_0xe2d480;
 .timescale 0 0;
L_0xf6a1c0/d .functor NAND 1, L_0xf698d0, L_0xf6b9f0, C4<1>, C4<1>;
L_0xf6a1c0 .delay (20,20,20) L_0xf6a1c0/d;
L_0xf6a280/d .functor NOT 1, L_0xf6a1c0, C4<0>, C4<0>, C4<0>;
L_0xf6a280 .delay (10,10,10) L_0xf6a280/d;
L_0xf6a3b0/d .functor NOT 1, L_0xf6b9f0, C4<0>, C4<0>, C4<0>;
L_0xf6a3b0 .delay (10,10,10) L_0xf6a3b0/d;
L_0xf6a470/d .functor NAND 1, L_0xf68e90, L_0xf6a3b0, C4<1>, C4<1>;
L_0xf6a470 .delay (20,20,20) L_0xf6a470/d;
L_0xf6a580/d .functor NOT 1, L_0xf6a470, C4<0>, C4<0>, C4<0>;
L_0xf6a580 .delay (10,10,10) L_0xf6a580/d;
L_0xf6a670/d .functor NOR 1, L_0xf6a580, L_0xf6a280, C4<0>, C4<0>;
L_0xf6a670 .delay (20,20,20) L_0xf6a670/d;
L_0xf6a810/d .functor NOT 1, L_0xf6a670, C4<0>, C4<0>, C4<0>;
L_0xf6a810 .delay (10,10,10) L_0xf6a810/d;
v0xe2e4e0_0 .net "and_in0ncom", 0 0, L_0xf6a580; 1 drivers
v0xe2e5a0_0 .net "and_in1com", 0 0, L_0xf6a280; 1 drivers
v0xe2e640_0 .alias "in0", 0 0, v0xe339f0_0;
v0xe2e6e0_0 .alias "in1", 0 0, v0xe33b70_0;
v0xe2e760_0 .net "nand_in0ncom", 0 0, L_0xf6a470; 1 drivers
v0xe2e800_0 .net "nand_in1com", 0 0, L_0xf6a1c0; 1 drivers
v0xe2e8a0_0 .net "ncom", 0 0, L_0xf6a3b0; 1 drivers
v0xe2e940_0 .net "nor_wire", 0 0, L_0xf6a670; 1 drivers
v0xe2e9e0_0 .alias "result", 0 0, v0xe2f940_0;
v0xe2ea60_0 .alias "sel0", 0 0, v0xe2f6b0_0;
S_0xe2dca0 .scope module, "mux1" "mux_1bit" 3 39, 3 2, S_0xe2d480;
 .timescale 0 0;
L_0xf6a940/d .functor NAND 1, L_0xf6a810, L_0xf6ba90, C4<1>, C4<1>;
L_0xf6a940 .delay (20,20,20) L_0xf6a940/d;
L_0xf6aa90/d .functor NOT 1, L_0xf6a940, C4<0>, C4<0>, C4<0>;
L_0xf6aa90 .delay (10,10,10) L_0xf6aa90/d;
L_0xf6abc0/d .functor NOT 1, L_0xf6ba90, C4<0>, C4<0>, C4<0>;
L_0xf6abc0 .delay (10,10,10) L_0xf6abc0/d;
L_0xf6ac80/d .functor NAND 1, L_0xf6a090, L_0xf6abc0, C4<1>, C4<1>;
L_0xf6ac80 .delay (20,20,20) L_0xf6ac80/d;
L_0xf6add0/d .functor NOT 1, L_0xf6ac80, C4<0>, C4<0>, C4<0>;
L_0xf6add0 .delay (10,10,10) L_0xf6add0/d;
L_0xf6aec0/d .functor NOR 1, L_0xf6add0, L_0xf6aa90, C4<0>, C4<0>;
L_0xf6aec0 .delay (20,20,20) L_0xf6aec0/d;
L_0xf6b060/d .functor NOT 1, L_0xf6aec0, C4<0>, C4<0>, C4<0>;
L_0xf6b060 .delay (10,10,10) L_0xf6b060/d;
v0xe2dd90_0 .net "and_in0ncom", 0 0, L_0xf6add0; 1 drivers
v0xe2de50_0 .net "and_in1com", 0 0, L_0xf6aa90; 1 drivers
v0xe2def0_0 .alias "in0", 0 0, v0xe2f860_0;
v0xe2df90_0 .alias "in1", 0 0, v0xe2f940_0;
v0xe2e010_0 .net "nand_in0ncom", 0 0, L_0xf6ac80; 1 drivers
v0xe2e0b0_0 .net "nand_in1com", 0 0, L_0xf6a940; 1 drivers
v0xe2e150_0 .net "ncom", 0 0, L_0xf6abc0; 1 drivers
v0xe2e1f0_0 .net "nor_wire", 0 0, L_0xf6aec0; 1 drivers
v0xe2e290_0 .alias "result", 0 0, v0xe2f9c0_0;
v0xe2e310_0 .alias "sel0", 0 0, v0xe2f730_0;
S_0xe2d570 .scope module, "mux2" "mux_1bit" 3 40, 3 2, S_0xe2d480;
 .timescale 0 0;
L_0xf6b190/d .functor NAND 1, C4<0>, L_0xf6bbc0, C4<1>, C4<1>;
L_0xf6b190 .delay (20,20,20) L_0xf6b190/d;
L_0xf6b2f0/d .functor NOT 1, L_0xf6b190, C4<0>, C4<0>, C4<0>;
L_0xf6b2f0 .delay (10,10,10) L_0xf6b2f0/d;
L_0xf6b420/d .functor NOT 1, L_0xf6bbc0, C4<0>, C4<0>, C4<0>;
L_0xf6b420 .delay (10,10,10) L_0xf6b420/d;
L_0xf6b4e0/d .functor NAND 1, L_0xf6b060, L_0xf6b420, C4<1>, C4<1>;
L_0xf6b4e0 .delay (20,20,20) L_0xf6b4e0/d;
L_0xf6b630/d .functor NOT 1, L_0xf6b4e0, C4<0>, C4<0>, C4<0>;
L_0xf6b630 .delay (10,10,10) L_0xf6b630/d;
L_0xf6b720/d .functor NOR 1, L_0xf6b630, L_0xf6b2f0, C4<0>, C4<0>;
L_0xf6b720 .delay (20,20,20) L_0xf6b720/d;
L_0xf6b8c0/d .functor NOT 1, L_0xf6b720, C4<0>, C4<0>, C4<0>;
L_0xf6b8c0 .delay (10,10,10) L_0xf6b8c0/d;
v0xe2d660_0 .net "and_in0ncom", 0 0, L_0xf6b630; 1 drivers
v0xe2d6e0_0 .net "and_in1com", 0 0, L_0xf6b2f0; 1 drivers
v0xe2d780_0 .alias "in0", 0 0, v0xe2f9c0_0;
v0xe2d820_0 .alias "in1", 0 0, v0xe2f580_0;
v0xe2d8a0_0 .net "nand_in0ncom", 0 0, L_0xf6b4e0; 1 drivers
v0xe2d940_0 .net "nand_in1com", 0 0, L_0xf6b190; 1 drivers
v0xe2da20_0 .net "ncom", 0 0, L_0xf6b420; 1 drivers
v0xe2dac0_0 .net "nor_wire", 0 0, L_0xf6b720; 1 drivers
v0xe2db60_0 .alias "result", 0 0, v0xe33790_0;
v0xe2dc00_0 .alias "sel0", 0 0, v0xe2f7b0_0;
S_0xe268a0 .scope generate, "ALU4[23]" "ALU4[23]" 2 65, 2 65, S_0xc56b50;
 .timescale 0 0;
P_0xe25278 .param/l "i" 2 65, +C4<010111>;
S_0xe269d0 .scope module, "_alu" "ALU_1bit" 2 66, 2 16, S_0xe268a0;
 .timescale 0 0;
L_0xf665b0/d .functor NOT 1, L_0xf6bf20, C4<0>, C4<0>, C4<0>;
L_0xf665b0 .delay (10,10,10) L_0xf665b0/d;
v0xe2c760_0 .net "carryin", 0 0, L_0xf6bfc0; 1 drivers
v0xe2c800_0 .net "carryout", 0 0, L_0xf6d9d0; 1 drivers
v0xe2c880_0 .alias "invertB", 0 0, v0xecf510_0;
v0xe2c900_0 .alias "muxIndex", 2 0, v0xecf590_0;
v0xe2c980_0 .net "notB", 0 0, L_0xf665b0; 1 drivers
v0xe2ca00_0 .net "operandA", 0 0, L_0xf6be80; 1 drivers
v0xe2ca80_0 .net "operandB", 0 0, L_0xf6bf20; 1 drivers
v0xe2cb90_0 .alias "othercontrolsignal", 0 0, v0xecf710_0;
v0xe2cc10_0 .net "result", 0 0, L_0xf714e0; 1 drivers
v0xe2cce0_0 .net "trueB", 0 0, L_0xf6c810; 1 drivers
v0xe2cdc0_0 .net "wAddSub", 0 0, L_0xf6d330; 1 drivers
v0xe2ced0_0 .net "wNandAnd", 0 0, L_0xf6eab0; 1 drivers
v0xe2d050_0 .net "wNorOr", 0 0, L_0xf6f4f0; 1 drivers
v0xe2d160_0 .net "wXor", 0 0, L_0xf6e030; 1 drivers
L_0xf71610 .part v0xecef00_0, 0, 1;
L_0xf716b0 .part v0xecef00_0, 1, 1;
L_0xf717e0 .part v0xecef00_0, 2, 1;
S_0xe2bfe0 .scope module, "mux_invertB" "mux_1bit" 2 31, 3 2, S_0xe269d0;
 .timescale 0 0;
L_0xf6c240/d .functor NAND 1, L_0xf665b0, v0xecee80_0, C4<1>, C4<1>;
L_0xf6c240 .delay (20,20,20) L_0xf6c240/d;
L_0xf6c320/d .functor NOT 1, L_0xf6c240, C4<0>, C4<0>, C4<0>;
L_0xf6c320 .delay (10,10,10) L_0xf6c320/d;
L_0xf6c400/d .functor NOT 1, v0xecee80_0, C4<0>, C4<0>, C4<0>;
L_0xf6c400 .delay (10,10,10) L_0xf6c400/d;
L_0xf6c4c0/d .functor NAND 1, L_0xf6bf20, L_0xf6c400, C4<1>, C4<1>;
L_0xf6c4c0 .delay (20,20,20) L_0xf6c4c0/d;
L_0xf6c580/d .functor NOT 1, L_0xf6c4c0, C4<0>, C4<0>, C4<0>;
L_0xf6c580 .delay (10,10,10) L_0xf6c580/d;
L_0xf6c670/d .functor NOR 1, L_0xf6c580, L_0xf6c320, C4<0>, C4<0>;
L_0xf6c670 .delay (20,20,20) L_0xf6c670/d;
L_0xf6c810/d .functor NOT 1, L_0xf6c670, C4<0>, C4<0>, C4<0>;
L_0xf6c810 .delay (10,10,10) L_0xf6c810/d;
v0xe2c0d0_0 .net "and_in0ncom", 0 0, L_0xf6c580; 1 drivers
v0xe2c190_0 .net "and_in1com", 0 0, L_0xf6c320; 1 drivers
v0xe2c230_0 .alias "in0", 0 0, v0xe2ca80_0;
v0xe2c2b0_0 .alias "in1", 0 0, v0xe2c980_0;
v0xe2c330_0 .net "nand_in0ncom", 0 0, L_0xf6c4c0; 1 drivers
v0xe2c3d0_0 .net "nand_in1com", 0 0, L_0xf6c240; 1 drivers
v0xe2c470_0 .net "ncom", 0 0, L_0xf6c400; 1 drivers
v0xe2c510_0 .net "nor_wire", 0 0, L_0xf6c670; 1 drivers
v0xe2c5b0_0 .alias "result", 0 0, v0xe2cce0_0;
v0xe2c680_0 .alias "sel0", 0 0, v0xecf510_0;
S_0xe2aca0 .scope module, "adder" "adder_1bit" 2 34, 4 2, S_0xe269d0;
 .timescale 0 0;
L_0xf6d440/d .functor NAND 1, L_0xf6be80, L_0xf6c810, C4<1>, C4<1>;
L_0xf6d440 .delay (20,20,20) L_0xf6d440/d;
L_0xf6d5b0/d .functor NOT 1, L_0xf6d440, C4<0>, C4<0>, C4<0>;
L_0xf6d5b0 .delay (10,10,10) L_0xf6d5b0/d;
L_0xf6d6c0/d .functor NAND 1, L_0xf6bfc0, L_0xf6cd90, C4<1>, C4<1>;
L_0xf6d6c0 .delay (20,20,20) L_0xf6d6c0/d;
L_0xf6d780/d .functor NOT 1, L_0xf6d6c0, C4<0>, C4<0>, C4<0>;
L_0xf6d780 .delay (10,10,10) L_0xf6d780/d;
L_0xf6d890/d .functor NOR 1, L_0xf6d780, L_0xf6d5b0, C4<0>, C4<0>;
L_0xf6d890 .delay (20,20,20) L_0xf6d890/d;
L_0xf6d9d0/d .functor NOT 1, L_0xf6d890, C4<0>, C4<0>, C4<0>;
L_0xf6d9d0 .delay (10,10,10) L_0xf6d9d0/d;
v0xe2b880_0 .net "And_AB", 0 0, L_0xf6d5b0; 1 drivers
v0xe2b920_0 .net "And_XorAB_C", 0 0, L_0xf6d780; 1 drivers
v0xe2b9c0_0 .net "Nand_AB", 0 0, L_0xf6d440; 1 drivers
v0xe2ba60_0 .net "Nand_XorAB_C", 0 0, L_0xf6d6c0; 1 drivers
v0xe2bae0_0 .net "Xor_AB", 0 0, L_0xf6cd90; 1 drivers
v0xe2bbb0_0 .alias "a", 0 0, v0xe2ca00_0;
v0xe2bd00_0 .alias "b", 0 0, v0xe2cce0_0;
v0xe2bd80_0 .alias "carryin", 0 0, v0xe2c760_0;
v0xe2be00_0 .alias "carryout", 0 0, v0xe2c800_0;
v0xe2be80_0 .net "nco", 0 0, L_0xf6d890; 1 drivers
v0xe2bf60_0 .alias "sum", 0 0, v0xe2cdc0_0;
S_0xe2b330 .scope module, "xor_1" "xor_1bit" 4 13, 5 34, S_0xe2aca0;
 .timescale 0 0;
L_0xf6c980/d .functor NAND 1, L_0xf6be80, L_0xf6c810, C4<1>, C4<1>;
L_0xf6c980 .delay (20,20,20) L_0xf6c980/d;
L_0xf6ca40/d .functor NOR 1, L_0xf6be80, L_0xf6c810, C4<0>, C4<0>;
L_0xf6ca40 .delay (20,20,20) L_0xf6ca40/d;
L_0xf6cb20/d .functor NOT 1, L_0xf6ca40, C4<0>, C4<0>, C4<0>;
L_0xf6cb20 .delay (10,10,10) L_0xf6cb20/d;
L_0xf6cc30/d .functor NAND 1, L_0xf6cb20, L_0xf6c980, C4<1>, C4<1>;
L_0xf6cc30 .delay (20,20,20) L_0xf6cc30/d;
L_0xf6cd90/d .functor NOT 1, L_0xf6cc30, C4<0>, C4<0>, C4<0>;
L_0xf6cd90 .delay (10,10,10) L_0xf6cd90/d;
v0xe2b420_0 .alias "a", 0 0, v0xe2ca00_0;
v0xe2b4c0_0 .alias "b", 0 0, v0xe2cce0_0;
v0xe2b560_0 .net "nand_ab", 0 0, L_0xf6c980; 1 drivers
v0xe2b600_0 .net "nor_ab", 0 0, L_0xf6ca40; 1 drivers
v0xe2b680_0 .net "nxor_ab", 0 0, L_0xf6cc30; 1 drivers
v0xe2b720_0 .net "or_ab", 0 0, L_0xf6cb20; 1 drivers
v0xe2b800_0 .alias "result", 0 0, v0xe2bae0_0;
S_0xe2ad90 .scope module, "xor_2" "xor_1bit" 4 14, 5 34, S_0xe2aca0;
 .timescale 0 0;
L_0xf6cea0/d .functor NAND 1, L_0xf6cd90, L_0xf6bfc0, C4<1>, C4<1>;
L_0xf6cea0 .delay (20,20,20) L_0xf6cea0/d;
L_0xf6cff0/d .functor NOR 1, L_0xf6cd90, L_0xf6bfc0, C4<0>, C4<0>;
L_0xf6cff0 .delay (20,20,20) L_0xf6cff0/d;
L_0xf6d160/d .functor NOT 1, L_0xf6cff0, C4<0>, C4<0>, C4<0>;
L_0xf6d160 .delay (10,10,10) L_0xf6d160/d;
L_0xf6d220/d .functor NAND 1, L_0xf6d160, L_0xf6cea0, C4<1>, C4<1>;
L_0xf6d220 .delay (20,20,20) L_0xf6d220/d;
L_0xf6d330/d .functor NOT 1, L_0xf6d220, C4<0>, C4<0>, C4<0>;
L_0xf6d330 .delay (10,10,10) L_0xf6d330/d;
v0xe2ae80_0 .alias "a", 0 0, v0xe2bae0_0;
v0xe2af20_0 .alias "b", 0 0, v0xe2c760_0;
v0xe2afc0_0 .net "nand_ab", 0 0, L_0xf6cea0; 1 drivers
v0xe2b060_0 .net "nor_ab", 0 0, L_0xf6cff0; 1 drivers
v0xe2b0e0_0 .net "nxor_ab", 0 0, L_0xf6d220; 1 drivers
v0xe2b180_0 .net "or_ab", 0 0, L_0xf6d160; 1 drivers
v0xe2b260_0 .alias "result", 0 0, v0xe2cdc0_0;
S_0xe2a750 .scope module, "xor_gate" "xor_1bit" 2 35, 5 34, S_0xe269d0;
 .timescale 0 0;
L_0xf6db90/d .functor NAND 1, L_0xf6be80, L_0xf6bf20, C4<1>, C4<1>;
L_0xf6db90 .delay (20,20,20) L_0xf6db90/d;
L_0xf6dc50/d .functor NOR 1, L_0xf6be80, L_0xf6bf20, C4<0>, C4<0>;
L_0xf6dc50 .delay (20,20,20) L_0xf6dc50/d;
L_0xf6dde0/d .functor NOT 1, L_0xf6dc50, C4<0>, C4<0>, C4<0>;
L_0xf6dde0 .delay (10,10,10) L_0xf6dde0/d;
L_0xf6ded0/d .functor NAND 1, L_0xf6dde0, L_0xf6db90, C4<1>, C4<1>;
L_0xf6ded0 .delay (20,20,20) L_0xf6ded0/d;
L_0xf6e030/d .functor NOT 1, L_0xf6ded0, C4<0>, C4<0>, C4<0>;
L_0xf6e030 .delay (10,10,10) L_0xf6e030/d;
v0xe2a840_0 .alias "a", 0 0, v0xe2ca00_0;
v0xe2a8c0_0 .alias "b", 0 0, v0xe2ca80_0;
v0xe2a990_0 .net "nand_ab", 0 0, L_0xf6db90; 1 drivers
v0xe2aa10_0 .net "nor_ab", 0 0, L_0xf6dc50; 1 drivers
v0xe2aa90_0 .net "nxor_ab", 0 0, L_0xf6ded0; 1 drivers
v0xe2ab10_0 .net "or_ab", 0 0, L_0xf6dde0; 1 drivers
v0xe2abd0_0 .alias "result", 0 0, v0xe2d160_0;
S_0xe29b50 .scope module, "nand_and_gate" "nand_and_1bit" 2 36, 5 18, S_0xe269d0;
 .timescale 0 0;
L_0xf6e180/d .functor NAND 1, L_0xf6be80, L_0xf6bf20, C4<1>, C4<1>;
L_0xf6e180 .delay (20,20,20) L_0xf6e180/d;
L_0xf6e2b0/d .functor NOT 1, L_0xf6e180, C4<0>, C4<0>, C4<0>;
L_0xf6e2b0 .delay (10,10,10) L_0xf6e2b0/d;
v0xe2a360_0 .alias "a", 0 0, v0xe2ca00_0;
v0xe2a400_0 .net "and_ab", 0 0, L_0xf6e2b0; 1 drivers
v0xe2a480_0 .alias "b", 0 0, v0xe2ca80_0;
v0xe2a530_0 .net "nand_ab", 0 0, L_0xf6e180; 1 drivers
v0xe2a610_0 .alias "othercontrolsignal", 0 0, v0xecf710_0;
v0xe2a690_0 .alias "result", 0 0, v0xe2ced0_0;
S_0xe29c40 .scope module, "mux_1" "mux_1bit" 5 30, 3 2, S_0xe29b50;
 .timescale 0 0;
L_0xf6e400/d .functor NAND 1, L_0xf6e2b0, v0xe68730_0, C4<1>, C4<1>;
L_0xf6e400 .delay (20,20,20) L_0xf6e400/d;
L_0xf6e4e0/d .functor NOT 1, L_0xf6e400, C4<0>, C4<0>, C4<0>;
L_0xf6e4e0 .delay (10,10,10) L_0xf6e4e0/d;
L_0xf6e610/d .functor NOT 1, v0xe68730_0, C4<0>, C4<0>, C4<0>;
L_0xf6e610 .delay (10,10,10) L_0xf6e610/d;
L_0xf6e6d0/d .functor NAND 1, L_0xf6e180, L_0xf6e610, C4<1>, C4<1>;
L_0xf6e6d0 .delay (20,20,20) L_0xf6e6d0/d;
L_0xf6e820/d .functor NOT 1, L_0xf6e6d0, C4<0>, C4<0>, C4<0>;
L_0xf6e820 .delay (10,10,10) L_0xf6e820/d;
L_0xf6e910/d .functor NOR 1, L_0xf6e820, L_0xf6e4e0, C4<0>, C4<0>;
L_0xf6e910 .delay (20,20,20) L_0xf6e910/d;
L_0xf6eab0/d .functor NOT 1, L_0xf6e910, C4<0>, C4<0>, C4<0>;
L_0xf6eab0 .delay (10,10,10) L_0xf6eab0/d;
v0xe29d30_0 .net "and_in0ncom", 0 0, L_0xf6e820; 1 drivers
v0xe29db0_0 .net "and_in1com", 0 0, L_0xf6e4e0; 1 drivers
v0xe29e30_0 .alias "in0", 0 0, v0xe2a530_0;
v0xe29ed0_0 .alias "in1", 0 0, v0xe2a400_0;
v0xe29f50_0 .net "nand_in0ncom", 0 0, L_0xf6e6d0; 1 drivers
v0xe29ff0_0 .net "nand_in1com", 0 0, L_0xf6e400; 1 drivers
v0xe2a070_0 .net "ncom", 0 0, L_0xf6e610; 1 drivers
v0xe2a110_0 .net "nor_wire", 0 0, L_0xf6e910; 1 drivers
v0xe2a1b0_0 .alias "result", 0 0, v0xe2ced0_0;
v0xe2a280_0 .alias "sel0", 0 0, v0xecf710_0;
S_0xe290b0 .scope module, "nor_or_gate" "nor_or_1bit" 2 37, 5 2, S_0xe269d0;
 .timescale 0 0;
L_0xf6ebe0/d .functor NOR 1, L_0xf6be80, L_0xf6bf20, C4<0>, C4<0>;
L_0xf6ebe0 .delay (20,20,20) L_0xf6ebe0/d;
L_0xf6ed10/d .functor NOT 1, L_0xf6ebe0, C4<0>, C4<0>, C4<0>;
L_0xf6ed10 .delay (10,10,10) L_0xf6ed10/d;
v0xe29830_0 .alias "a", 0 0, v0xe2ca00_0;
v0xe298b0_0 .alias "b", 0 0, v0xe2ca80_0;
v0xe29950_0 .net "nor_ab", 0 0, L_0xf6ebe0; 1 drivers
v0xe299d0_0 .net "or_ab", 0 0, L_0xf6ed10; 1 drivers
v0xe29a50_0 .alias "othercontrolsignal", 0 0, v0xecf710_0;
v0xe29ad0_0 .alias "result", 0 0, v0xe2d050_0;
S_0xe291a0 .scope module, "mux_1" "mux_1bit" 5 14, 3 2, S_0xe290b0;
 .timescale 0 0;
L_0xf6ee60/d .functor NAND 1, L_0xf6ed10, v0xe68730_0, C4<1>, C4<1>;
L_0xf6ee60 .delay (20,20,20) L_0xf6ee60/d;
L_0xf6ef20/d .functor NOT 1, L_0xf6ee60, C4<0>, C4<0>, C4<0>;
L_0xf6ef20 .delay (10,10,10) L_0xf6ef20/d;
L_0xf6f050/d .functor NOT 1, v0xe68730_0, C4<0>, C4<0>, C4<0>;
L_0xf6f050 .delay (10,10,10) L_0xf6f050/d;
L_0xf6f110/d .functor NAND 1, L_0xf6ebe0, L_0xf6f050, C4<1>, C4<1>;
L_0xf6f110 .delay (20,20,20) L_0xf6f110/d;
L_0xf6f260/d .functor NOT 1, L_0xf6f110, C4<0>, C4<0>, C4<0>;
L_0xf6f260 .delay (10,10,10) L_0xf6f260/d;
L_0xf6f350/d .functor NOR 1, L_0xf6f260, L_0xf6ef20, C4<0>, C4<0>;
L_0xf6f350 .delay (20,20,20) L_0xf6f350/d;
L_0xf6f4f0/d .functor NOT 1, L_0xf6f350, C4<0>, C4<0>, C4<0>;
L_0xf6f4f0 .delay (10,10,10) L_0xf6f4f0/d;
v0xe29290_0 .net "and_in0ncom", 0 0, L_0xf6f260; 1 drivers
v0xe29310_0 .net "and_in1com", 0 0, L_0xf6ef20; 1 drivers
v0xe29390_0 .alias "in0", 0 0, v0xe29950_0;
v0xe29410_0 .alias "in1", 0 0, v0xe299d0_0;
v0xe29490_0 .net "nand_in0ncom", 0 0, L_0xf6f110; 1 drivers
v0xe29510_0 .net "nand_in1com", 0 0, L_0xf6ee60; 1 drivers
v0xe29590_0 .net "ncom", 0 0, L_0xf6f050; 1 drivers
v0xe29610_0 .net "nor_wire", 0 0, L_0xf6f350; 1 drivers
v0xe296e0_0 .alias "result", 0 0, v0xe2d050_0;
v0xe297b0_0 .alias "sel0", 0 0, v0xecf710_0;
S_0xe26ac0 .scope module, "mainMux" "mux_alu" 2 39, 3 22, S_0xe269d0;
 .timescale 0 0;
v0xe28900_0 .alias "in0", 0 0, v0xe2cdc0_0;
v0xe289b0_0 .alias "in1", 0 0, v0xe2d160_0;
v0xe28a60_0 .alias "in2", 0 0, v0xe2ced0_0;
v0xe28b10_0 .alias "in3", 0 0, v0xe2d050_0;
v0xe28bf0_0 .net "in4", 0 0, C4<0>; 1 drivers
v0xe28ca0_0 .alias "result", 0 0, v0xe2cc10_0;
v0xe28d20_0 .net "sel0", 0 0, L_0xf71610; 1 drivers
v0xe28da0_0 .net "sel1", 0 0, L_0xf716b0; 1 drivers
v0xe28e20_0 .net "sel2", 0 0, L_0xf717e0; 1 drivers
v0xe28ed0_0 .net "w0", 0 0, L_0xf6fcb0; 1 drivers
v0xe28fb0_0 .net "w1", 0 0, L_0xf70430; 1 drivers
v0xe29030_0 .net "w2", 0 0, L_0xf70c80; 1 drivers
S_0xe28180 .scope module, "mux00" "mux_1bit" 3 37, 3 2, S_0xe26ac0;
 .timescale 0 0;
L_0xf6f620/d .functor NAND 1, L_0xf6e030, L_0xf71610, C4<1>, C4<1>;
L_0xf6f620 .delay (20,20,20) L_0xf6f620/d;
L_0xf6f6e0/d .functor NOT 1, L_0xf6f620, C4<0>, C4<0>, C4<0>;
L_0xf6f6e0 .delay (10,10,10) L_0xf6f6e0/d;
L_0xf6f810/d .functor NOT 1, L_0xf71610, C4<0>, C4<0>, C4<0>;
L_0xf6f810 .delay (10,10,10) L_0xf6f810/d;
L_0xf6f960/d .functor NAND 1, L_0xf6d330, L_0xf6f810, C4<1>, C4<1>;
L_0xf6f960 .delay (20,20,20) L_0xf6f960/d;
L_0xf6fa20/d .functor NOT 1, L_0xf6f960, C4<0>, C4<0>, C4<0>;
L_0xf6fa20 .delay (10,10,10) L_0xf6fa20/d;
L_0xf6fb10/d .functor NOR 1, L_0xf6fa20, L_0xf6f6e0, C4<0>, C4<0>;
L_0xf6fb10 .delay (20,20,20) L_0xf6fb10/d;
L_0xf6fcb0/d .functor NOT 1, L_0xf6fb10, C4<0>, C4<0>, C4<0>;
L_0xf6fcb0 .delay (10,10,10) L_0xf6fcb0/d;
v0xe28270_0 .net "and_in0ncom", 0 0, L_0xf6fa20; 1 drivers
v0xe28330_0 .net "and_in1com", 0 0, L_0xf6f6e0; 1 drivers
v0xe283d0_0 .alias "in0", 0 0, v0xe2cdc0_0;
v0xe28470_0 .alias "in1", 0 0, v0xe2d160_0;
v0xe284f0_0 .net "nand_in0ncom", 0 0, L_0xf6f960; 1 drivers
v0xe28590_0 .net "nand_in1com", 0 0, L_0xf6f620; 1 drivers
v0xe28630_0 .net "ncom", 0 0, L_0xf6f810; 1 drivers
v0xe286d0_0 .net "nor_wire", 0 0, L_0xf6fb10; 1 drivers
v0xe28770_0 .alias "result", 0 0, v0xe28ed0_0;
v0xe287f0_0 .alias "sel0", 0 0, v0xe28d20_0;
S_0xe27a30 .scope module, "mux01" "mux_1bit" 3 38, 3 2, S_0xe26ac0;
 .timescale 0 0;
L_0xf6fde0/d .functor NAND 1, L_0xf6f4f0, L_0xf71610, C4<1>, C4<1>;
L_0xf6fde0 .delay (20,20,20) L_0xf6fde0/d;
L_0xf6fea0/d .functor NOT 1, L_0xf6fde0, C4<0>, C4<0>, C4<0>;
L_0xf6fea0 .delay (10,10,10) L_0xf6fea0/d;
L_0xf6ffd0/d .functor NOT 1, L_0xf71610, C4<0>, C4<0>, C4<0>;
L_0xf6ffd0 .delay (10,10,10) L_0xf6ffd0/d;
L_0xf70090/d .functor NAND 1, L_0xf6eab0, L_0xf6ffd0, C4<1>, C4<1>;
L_0xf70090 .delay (20,20,20) L_0xf70090/d;
L_0xf701a0/d .functor NOT 1, L_0xf70090, C4<0>, C4<0>, C4<0>;
L_0xf701a0 .delay (10,10,10) L_0xf701a0/d;
L_0xf70290/d .functor NOR 1, L_0xf701a0, L_0xf6fea0, C4<0>, C4<0>;
L_0xf70290 .delay (20,20,20) L_0xf70290/d;
L_0xf70430/d .functor NOT 1, L_0xf70290, C4<0>, C4<0>, C4<0>;
L_0xf70430 .delay (10,10,10) L_0xf70430/d;
v0xe27b20_0 .net "and_in0ncom", 0 0, L_0xf701a0; 1 drivers
v0xe27be0_0 .net "and_in1com", 0 0, L_0xf6fea0; 1 drivers
v0xe27c80_0 .alias "in0", 0 0, v0xe2ced0_0;
v0xe27d20_0 .alias "in1", 0 0, v0xe2d050_0;
v0xe27da0_0 .net "nand_in0ncom", 0 0, L_0xf70090; 1 drivers
v0xe27e40_0 .net "nand_in1com", 0 0, L_0xf6fde0; 1 drivers
v0xe27ee0_0 .net "ncom", 0 0, L_0xf6ffd0; 1 drivers
v0xe27f80_0 .net "nor_wire", 0 0, L_0xf70290; 1 drivers
v0xe28020_0 .alias "result", 0 0, v0xe28fb0_0;
v0xe280a0_0 .alias "sel0", 0 0, v0xe28d20_0;
S_0xe272e0 .scope module, "mux1" "mux_1bit" 3 39, 3 2, S_0xe26ac0;
 .timescale 0 0;
L_0xf70560/d .functor NAND 1, L_0xf70430, L_0xf716b0, C4<1>, C4<1>;
L_0xf70560 .delay (20,20,20) L_0xf70560/d;
L_0xf706b0/d .functor NOT 1, L_0xf70560, C4<0>, C4<0>, C4<0>;
L_0xf706b0 .delay (10,10,10) L_0xf706b0/d;
L_0xf707e0/d .functor NOT 1, L_0xf716b0, C4<0>, C4<0>, C4<0>;
L_0xf707e0 .delay (10,10,10) L_0xf707e0/d;
L_0xf708a0/d .functor NAND 1, L_0xf6fcb0, L_0xf707e0, C4<1>, C4<1>;
L_0xf708a0 .delay (20,20,20) L_0xf708a0/d;
L_0xf709f0/d .functor NOT 1, L_0xf708a0, C4<0>, C4<0>, C4<0>;
L_0xf709f0 .delay (10,10,10) L_0xf709f0/d;
L_0xf70ae0/d .functor NOR 1, L_0xf709f0, L_0xf706b0, C4<0>, C4<0>;
L_0xf70ae0 .delay (20,20,20) L_0xf70ae0/d;
L_0xf70c80/d .functor NOT 1, L_0xf70ae0, C4<0>, C4<0>, C4<0>;
L_0xf70c80 .delay (10,10,10) L_0xf70c80/d;
v0xe273d0_0 .net "and_in0ncom", 0 0, L_0xf709f0; 1 drivers
v0xe27490_0 .net "and_in1com", 0 0, L_0xf706b0; 1 drivers
v0xe27530_0 .alias "in0", 0 0, v0xe28ed0_0;
v0xe275d0_0 .alias "in1", 0 0, v0xe28fb0_0;
v0xe27650_0 .net "nand_in0ncom", 0 0, L_0xf708a0; 1 drivers
v0xe276f0_0 .net "nand_in1com", 0 0, L_0xf70560; 1 drivers
v0xe27790_0 .net "ncom", 0 0, L_0xf707e0; 1 drivers
v0xe27830_0 .net "nor_wire", 0 0, L_0xf70ae0; 1 drivers
v0xe278d0_0 .alias "result", 0 0, v0xe29030_0;
v0xe27950_0 .alias "sel0", 0 0, v0xe28da0_0;
S_0xe26bb0 .scope module, "mux2" "mux_1bit" 3 40, 3 2, S_0xe26ac0;
 .timescale 0 0;
L_0xf70db0/d .functor NAND 1, C4<0>, L_0xf717e0, C4<1>, C4<1>;
L_0xf70db0 .delay (20,20,20) L_0xf70db0/d;
L_0xf70f10/d .functor NOT 1, L_0xf70db0, C4<0>, C4<0>, C4<0>;
L_0xf70f10 .delay (10,10,10) L_0xf70f10/d;
L_0xf71040/d .functor NOT 1, L_0xf717e0, C4<0>, C4<0>, C4<0>;
L_0xf71040 .delay (10,10,10) L_0xf71040/d;
L_0xf71100/d .functor NAND 1, L_0xf70c80, L_0xf71040, C4<1>, C4<1>;
L_0xf71100 .delay (20,20,20) L_0xf71100/d;
L_0xf71250/d .functor NOT 1, L_0xf71100, C4<0>, C4<0>, C4<0>;
L_0xf71250 .delay (10,10,10) L_0xf71250/d;
L_0xf71340/d .functor NOR 1, L_0xf71250, L_0xf70f10, C4<0>, C4<0>;
L_0xf71340 .delay (20,20,20) L_0xf71340/d;
L_0xf714e0/d .functor NOT 1, L_0xf71340, C4<0>, C4<0>, C4<0>;
L_0xf714e0 .delay (10,10,10) L_0xf714e0/d;
v0xe26ca0_0 .net "and_in0ncom", 0 0, L_0xf71250; 1 drivers
v0xe26d20_0 .net "and_in1com", 0 0, L_0xf70f10; 1 drivers
v0xe26dc0_0 .alias "in0", 0 0, v0xe29030_0;
v0xe26e60_0 .alias "in1", 0 0, v0xe28bf0_0;
v0xe26ee0_0 .net "nand_in0ncom", 0 0, L_0xf71100; 1 drivers
v0xe26f80_0 .net "nand_in1com", 0 0, L_0xf70db0; 1 drivers
v0xe27060_0 .net "ncom", 0 0, L_0xf71040; 1 drivers
v0xe27100_0 .net "nor_wire", 0 0, L_0xf71340; 1 drivers
v0xe271a0_0 .alias "result", 0 0, v0xe2cc10_0;
v0xe27240_0 .alias "sel0", 0 0, v0xe28e20_0;
S_0xe1fd50 .scope generate, "ALU4[24]" "ALU4[24]" 2 65, 2 65, S_0xc56b50;
 .timescale 0 0;
P_0xe1e728 .param/l "i" 2 65, +C4<011000>;
S_0xe1fe80 .scope module, "_alu" "ALU_1bit" 2 66, 2 16, S_0xe1fd50;
 .timescale 0 0;
L_0xf6c060/d .functor NOT 1, L_0xf71c60, C4<0>, C4<0>, C4<0>;
L_0xf6c060 .delay (10,10,10) L_0xf6c060/d;
v0xe25da0_0 .net "carryin", 0 0, L_0xf71d00; 1 drivers
v0xe25e40_0 .net "carryout", 0 0, L_0xf735b0; 1 drivers
v0xe25ec0_0 .alias "invertB", 0 0, v0xecf510_0;
v0xe25f40_0 .alias "muxIndex", 2 0, v0xecf590_0;
v0xe25fc0_0 .net "notB", 0 0, L_0xf6c060; 1 drivers
v0xe26040_0 .net "operandA", 0 0, L_0xf71bc0; 1 drivers
v0xe260c0_0 .net "operandB", 0 0, L_0xf71c60; 1 drivers
v0xe261d0_0 .alias "othercontrolsignal", 0 0, v0xecf710_0;
v0xe26250_0 .net "result", 0 0, L_0xf77b80; 1 drivers
v0xe26320_0 .net "trueB", 0 0, L_0xf723f0; 1 drivers
v0xe26400_0 .net "wAddSub", 0 0, L_0xf72f10; 1 drivers
v0xe26510_0 .net "wNandAnd", 0 0, L_0xf74420; 1 drivers
v0xe26690_0 .net "wNorOr", 0 0, L_0xea20f0; 1 drivers
v0xe267a0_0 .net "wXor", 0 0, L_0xf73c10; 1 drivers
L_0xf77cb0 .part v0xecef00_0, 0, 1;
L_0xf77d50 .part v0xecef00_0, 1, 1;
L_0xf77e80 .part v0xecef00_0, 2, 1;
S_0xe25620 .scope module, "mux_invertB" "mux_1bit" 2 31, 3 2, S_0xe1fe80;
 .timescale 0 0;
L_0xf6c160/d .functor NAND 1, L_0xf6c060, v0xecee80_0, C4<1>, C4<1>;
L_0xf6c160 .delay (20,20,20) L_0xf6c160/d;
L_0xf71f00/d .functor NOT 1, L_0xf6c160, C4<0>, C4<0>, C4<0>;
L_0xf71f00 .delay (10,10,10) L_0xf71f00/d;
L_0xf71fe0/d .functor NOT 1, v0xecee80_0, C4<0>, C4<0>, C4<0>;
L_0xf71fe0 .delay (10,10,10) L_0xf71fe0/d;
L_0xf720a0/d .functor NAND 1, L_0xf71c60, L_0xf71fe0, C4<1>, C4<1>;
L_0xf720a0 .delay (20,20,20) L_0xf720a0/d;
L_0xf72160/d .functor NOT 1, L_0xf720a0, C4<0>, C4<0>, C4<0>;
L_0xf72160 .delay (10,10,10) L_0xf72160/d;
L_0xf72250/d .functor NOR 1, L_0xf72160, L_0xf71f00, C4<0>, C4<0>;
L_0xf72250 .delay (20,20,20) L_0xf72250/d;
L_0xf723f0/d .functor NOT 1, L_0xf72250, C4<0>, C4<0>, C4<0>;
L_0xf723f0 .delay (10,10,10) L_0xf723f0/d;
v0xe25710_0 .net "and_in0ncom", 0 0, L_0xf72160; 1 drivers
v0xe257d0_0 .net "and_in1com", 0 0, L_0xf71f00; 1 drivers
v0xe25870_0 .alias "in0", 0 0, v0xe260c0_0;
v0xe258f0_0 .alias "in1", 0 0, v0xe25fc0_0;
v0xe25970_0 .net "nand_in0ncom", 0 0, L_0xf720a0; 1 drivers
v0xe25a10_0 .net "nand_in1com", 0 0, L_0xf6c160; 1 drivers
v0xe25ab0_0 .net "ncom", 0 0, L_0xf71fe0; 1 drivers
v0xe25b50_0 .net "nor_wire", 0 0, L_0xf72250; 1 drivers
v0xe25bf0_0 .alias "result", 0 0, v0xe26320_0;
v0xe25cc0_0 .alias "sel0", 0 0, v0xecf510_0;
S_0xe24320 .scope module, "adder" "adder_1bit" 2 34, 4 2, S_0xe1fe80;
 .timescale 0 0;
L_0xf73020/d .functor NAND 1, L_0xf71bc0, L_0xf723f0, C4<1>, C4<1>;
L_0xf73020 .delay (20,20,20) L_0xf73020/d;
L_0xf73190/d .functor NOT 1, L_0xf73020, C4<0>, C4<0>, C4<0>;
L_0xf73190 .delay (10,10,10) L_0xf73190/d;
L_0xf732a0/d .functor NAND 1, L_0xf71d00, L_0xf72970, C4<1>, C4<1>;
L_0xf732a0 .delay (20,20,20) L_0xf732a0/d;
L_0xf73360/d .functor NOT 1, L_0xf732a0, C4<0>, C4<0>, C4<0>;
L_0xf73360 .delay (10,10,10) L_0xf73360/d;
L_0xf73470/d .functor NOR 1, L_0xf73360, L_0xf73190, C4<0>, C4<0>;
L_0xf73470 .delay (20,20,20) L_0xf73470/d;
L_0xf735b0/d .functor NOT 1, L_0xf73470, C4<0>, C4<0>, C4<0>;
L_0xf735b0 .delay (10,10,10) L_0xf735b0/d;
v0xe24ec0_0 .net "And_AB", 0 0, L_0xf73190; 1 drivers
v0xe24f60_0 .net "And_XorAB_C", 0 0, L_0xf73360; 1 drivers
v0xe25000_0 .net "Nand_AB", 0 0, L_0xf73020; 1 drivers
v0xe250a0_0 .net "Nand_XorAB_C", 0 0, L_0xf732a0; 1 drivers
v0xe25120_0 .net "Xor_AB", 0 0, L_0xf72970; 1 drivers
v0xe251f0_0 .alias "a", 0 0, v0xe26040_0;
v0xe25340_0 .alias "b", 0 0, v0xe26320_0;
v0xe253c0_0 .alias "carryin", 0 0, v0xe25da0_0;
v0xe25440_0 .alias "carryout", 0 0, v0xe25e40_0;
v0xe254c0_0 .net "nco", 0 0, L_0xf73470; 1 drivers
v0xe255a0_0 .alias "sum", 0 0, v0xe26400_0;
S_0xe24970 .scope module, "xor_1" "xor_1bit" 4 13, 5 34, S_0xe24320;
 .timescale 0 0;
L_0xf72560/d .functor NAND 1, L_0xf71bc0, L_0xf723f0, C4<1>, C4<1>;
L_0xf72560 .delay (20,20,20) L_0xf72560/d;
L_0xf72620/d .functor NOR 1, L_0xf71bc0, L_0xf723f0, C4<0>, C4<0>;
L_0xf72620 .delay (20,20,20) L_0xf72620/d;
L_0xf72700/d .functor NOT 1, L_0xf72620, C4<0>, C4<0>, C4<0>;
L_0xf72700 .delay (10,10,10) L_0xf72700/d;
L_0xf72810/d .functor NAND 1, L_0xf72700, L_0xf72560, C4<1>, C4<1>;
L_0xf72810 .delay (20,20,20) L_0xf72810/d;
L_0xf72970/d .functor NOT 1, L_0xf72810, C4<0>, C4<0>, C4<0>;
L_0xf72970 .delay (10,10,10) L_0xf72970/d;
v0xe24a60_0 .alias "a", 0 0, v0xe26040_0;
v0xe24b00_0 .alias "b", 0 0, v0xe26320_0;
v0xe24ba0_0 .net "nand_ab", 0 0, L_0xf72560; 1 drivers
v0xe24c40_0 .net "nor_ab", 0 0, L_0xf72620; 1 drivers
v0xe24cc0_0 .net "nxor_ab", 0 0, L_0xf72810; 1 drivers
v0xe24d60_0 .net "or_ab", 0 0, L_0xf72700; 1 drivers
v0xe24e40_0 .alias "result", 0 0, v0xe25120_0;
S_0xe24410 .scope module, "xor_2" "xor_1bit" 4 14, 5 34, S_0xe24320;
 .timescale 0 0;
L_0xf72a80/d .functor NAND 1, L_0xf72970, L_0xf71d00, C4<1>, C4<1>;
L_0xf72a80 .delay (20,20,20) L_0xf72a80/d;
L_0xf72bd0/d .functor NOR 1, L_0xf72970, L_0xf71d00, C4<0>, C4<0>;
L_0xf72bd0 .delay (20,20,20) L_0xf72bd0/d;
L_0xf72d40/d .functor NOT 1, L_0xf72bd0, C4<0>, C4<0>, C4<0>;
L_0xf72d40 .delay (10,10,10) L_0xf72d40/d;
L_0xf72e00/d .functor NAND 1, L_0xf72d40, L_0xf72a80, C4<1>, C4<1>;
L_0xf72e00 .delay (20,20,20) L_0xf72e00/d;
L_0xf72f10/d .functor NOT 1, L_0xf72e00, C4<0>, C4<0>, C4<0>;
L_0xf72f10 .delay (10,10,10) L_0xf72f10/d;
v0xe24500_0 .alias "a", 0 0, v0xe25120_0;
v0xe24580_0 .alias "b", 0 0, v0xe25da0_0;
v0xe24600_0 .net "nand_ab", 0 0, L_0xf72a80; 1 drivers
v0xe246a0_0 .net "nor_ab", 0 0, L_0xf72bd0; 1 drivers
v0xe24720_0 .net "nxor_ab", 0 0, L_0xf72e00; 1 drivers
v0xe247c0_0 .net "or_ab", 0 0, L_0xf72d40; 1 drivers
v0xe248a0_0 .alias "result", 0 0, v0xe26400_0;
S_0xe23dd0 .scope module, "xor_gate" "xor_1bit" 2 35, 5 34, S_0xe1fe80;
 .timescale 0 0;
L_0xf73770/d .functor NAND 1, L_0xf71bc0, L_0xf71c60, C4<1>, C4<1>;
L_0xf73770 .delay (20,20,20) L_0xf73770/d;
L_0xf73830/d .functor NOR 1, L_0xf71bc0, L_0xf71c60, C4<0>, C4<0>;
L_0xf73830 .delay (20,20,20) L_0xf73830/d;
L_0xf739c0/d .functor NOT 1, L_0xf73830, C4<0>, C4<0>, C4<0>;
L_0xf739c0 .delay (10,10,10) L_0xf739c0/d;
L_0xf73ab0/d .functor NAND 1, L_0xf739c0, L_0xf73770, C4<1>, C4<1>;
L_0xf73ab0 .delay (20,20,20) L_0xf73ab0/d;
L_0xf73c10/d .functor NOT 1, L_0xf73ab0, C4<0>, C4<0>, C4<0>;
L_0xf73c10 .delay (10,10,10) L_0xf73c10/d;
v0xe23ec0_0 .alias "a", 0 0, v0xe26040_0;
v0xe23f40_0 .alias "b", 0 0, v0xe260c0_0;
v0xe24010_0 .net "nand_ab", 0 0, L_0xf73770; 1 drivers
v0xe24090_0 .net "nor_ab", 0 0, L_0xf73830; 1 drivers
v0xe24110_0 .net "nxor_ab", 0 0, L_0xf73ab0; 1 drivers
v0xe24190_0 .net "or_ab", 0 0, L_0xf739c0; 1 drivers
v0xe24250_0 .alias "result", 0 0, v0xe267a0_0;
S_0xe22fd0 .scope module, "nand_and_gate" "nand_and_1bit" 2 36, 5 18, S_0xe1fe80;
 .timescale 0 0;
L_0xf73d60/d .functor NAND 1, L_0xf71bc0, L_0xf71c60, C4<1>, C4<1>;
L_0xf73d60 .delay (20,20,20) L_0xf73d60/d;
L_0xf73e90/d .functor NOT 1, L_0xf73d60, C4<0>, C4<0>, C4<0>;
L_0xf73e90 .delay (10,10,10) L_0xf73e90/d;
v0xe0f0f0_0 .alias "a", 0 0, v0xe26040_0;
v0xe0f190_0 .net "and_ab", 0 0, L_0xf73e90; 1 drivers
v0xe0f210_0 .alias "b", 0 0, v0xe260c0_0;
v0xe23c50_0 .net "nand_ab", 0 0, L_0xf73d60; 1 drivers
v0xe23cd0_0 .alias "othercontrolsignal", 0 0, v0xecf710_0;
v0xe23d50_0 .alias "result", 0 0, v0xe26510_0;
S_0xe230c0 .scope module, "mux_1" "mux_1bit" 5 30, 3 2, S_0xe22fd0;
 .timescale 0 0;
L_0xe2a5b0/d .functor NAND 1, L_0xf73e90, v0xe68730_0, C4<1>, C4<1>;
L_0xe2a5b0 .delay (20,20,20) L_0xe2a5b0/d;
L_0xe30f70/d .functor NOT 1, L_0xe2a5b0, C4<0>, C4<0>, C4<0>;
L_0xe30f70 .delay (10,10,10) L_0xe30f70/d;
L_0xf73fe0/d .functor NOT 1, v0xe68730_0, C4<0>, C4<0>, C4<0>;
L_0xf73fe0 .delay (10,10,10) L_0xf73fe0/d;
L_0xf74080/d .functor NAND 1, L_0xf73d60, L_0xf73fe0, C4<1>, C4<1>;
L_0xf74080 .delay (20,20,20) L_0xf74080/d;
L_0xf741b0/d .functor NOT 1, L_0xf74080, C4<0>, C4<0>, C4<0>;
L_0xf741b0 .delay (10,10,10) L_0xf741b0/d;
L_0xf742a0/d .functor NOR 1, L_0xf741b0, L_0xe30f70, C4<0>, C4<0>;
L_0xf742a0 .delay (20,20,20) L_0xf742a0/d;
L_0xf74420/d .functor NOT 1, L_0xf742a0, C4<0>, C4<0>, C4<0>;
L_0xf74420 .delay (10,10,10) L_0xf74420/d;
v0xe231b0_0 .net "and_in0ncom", 0 0, L_0xf741b0; 1 drivers
v0xe23230_0 .net "and_in1com", 0 0, L_0xe30f70; 1 drivers
v0xe232b0_0 .alias "in0", 0 0, v0xe23c50_0;
v0xe23350_0 .alias "in1", 0 0, v0xe0f190_0;
v0xe233d0_0 .net "nand_in0ncom", 0 0, L_0xf74080; 1 drivers
v0xe23470_0 .net "nand_in1com", 0 0, L_0xe2a5b0; 1 drivers
v0xe23550_0 .net "ncom", 0 0, L_0xf73fe0; 1 drivers
v0xe235f0_0 .net "nor_wire", 0 0, L_0xf742a0; 1 drivers
v0xe23690_0 .alias "result", 0 0, v0xe26510_0;
v0xe23760_0 .alias "sel0", 0 0, v0xecf710_0;
S_0xe22530 .scope module, "nor_or_gate" "nor_or_1bit" 2 37, 5 2, S_0xe1fe80;
 .timescale 0 0;
L_0xf74510/d .functor NOR 1, L_0xf71bc0, L_0xf71c60, C4<0>, C4<0>;
L_0xf74510 .delay (20,20,20) L_0xf74510/d;
L_0xf74600/d .functor NOT 1, L_0xf74510, C4<0>, C4<0>, C4<0>;
L_0xf74600 .delay (10,10,10) L_0xf74600/d;
v0xe22cb0_0 .alias "a", 0 0, v0xe26040_0;
v0xe22d30_0 .alias "b", 0 0, v0xe260c0_0;
v0xe22dd0_0 .net "nor_ab", 0 0, L_0xf74510; 1 drivers
v0xe22e50_0 .net "or_ab", 0 0, L_0xf74600; 1 drivers
v0xe22ed0_0 .alias "othercontrolsignal", 0 0, v0xecf710_0;
v0xe22f50_0 .alias "result", 0 0, v0xe26690_0;
S_0xe22620 .scope module, "mux_1" "mux_1bit" 5 14, 3 2, S_0xe22530;
 .timescale 0 0;
L_0xf746f0/d .functor NAND 1, L_0xf74600, v0xe68730_0, C4<1>, C4<1>;
L_0xf746f0 .delay (20,20,20) L_0xf746f0/d;
L_0xea1b20/d .functor NOT 1, L_0xf746f0, C4<0>, C4<0>, C4<0>;
L_0xea1b20 .delay (10,10,10) L_0xea1b20/d;
L_0xea1c50/d .functor NOT 1, v0xe68730_0, C4<0>, C4<0>, C4<0>;
L_0xea1c50 .delay (10,10,10) L_0xea1c50/d;
L_0xea1d10/d .functor NAND 1, L_0xf74510, L_0xea1c50, C4<1>, C4<1>;
L_0xea1d10 .delay (20,20,20) L_0xea1d10/d;
L_0xea1e60/d .functor NOT 1, L_0xea1d10, C4<0>, C4<0>, C4<0>;
L_0xea1e60 .delay (10,10,10) L_0xea1e60/d;
L_0xea1f50/d .functor NOR 1, L_0xea1e60, L_0xea1b20, C4<0>, C4<0>;
L_0xea1f50 .delay (20,20,20) L_0xea1f50/d;
L_0xea20f0/d .functor NOT 1, L_0xea1f50, C4<0>, C4<0>, C4<0>;
L_0xea20f0 .delay (10,10,10) L_0xea20f0/d;
v0xe22710_0 .net "and_in0ncom", 0 0, L_0xea1e60; 1 drivers
v0xe22790_0 .net "and_in1com", 0 0, L_0xea1b20; 1 drivers
v0xe22810_0 .alias "in0", 0 0, v0xe22dd0_0;
v0xe22890_0 .alias "in1", 0 0, v0xe22e50_0;
v0xe22910_0 .net "nand_in0ncom", 0 0, L_0xea1d10; 1 drivers
v0xe22990_0 .net "nand_in1com", 0 0, L_0xf746f0; 1 drivers
v0xe22a10_0 .net "ncom", 0 0, L_0xea1c50; 1 drivers
v0xe22a90_0 .net "nor_wire", 0 0, L_0xea1f50; 1 drivers
v0xe22b60_0 .alias "result", 0 0, v0xe26690_0;
v0xe22c30_0 .alias "sel0", 0 0, v0xecf710_0;
S_0xe1ff70 .scope module, "mainMux" "mux_alu" 2 39, 3 22, S_0xe1fe80;
 .timescale 0 0;
v0xe21d80_0 .alias "in0", 0 0, v0xe26400_0;
v0xe21e30_0 .alias "in1", 0 0, v0xe267a0_0;
v0xe21ee0_0 .alias "in2", 0 0, v0xe26510_0;
v0xe21f90_0 .alias "in3", 0 0, v0xe26690_0;
v0xe22070_0 .net "in4", 0 0, C4<0>; 1 drivers
v0xe22120_0 .alias "result", 0 0, v0xe26250_0;
v0xe221a0_0 .net "sel0", 0 0, L_0xf77cb0; 1 drivers
v0xe22220_0 .net "sel1", 0 0, L_0xf77d50; 1 drivers
v0xe222a0_0 .net "sel2", 0 0, L_0xf77e80; 1 drivers
v0xe22350_0 .net "w0", 0 0, L_0xea28b0; 1 drivers
v0xe22430_0 .net "w1", 0 0, L_0xf76c50; 1 drivers
v0xe224b0_0 .net "w2", 0 0, L_0xf773a0; 1 drivers
S_0xe21630 .scope module, "mux00" "mux_1bit" 3 37, 3 2, S_0xe1ff70;
 .timescale 0 0;
L_0xea2220/d .functor NAND 1, L_0xf73c10, L_0xf77cb0, C4<1>, C4<1>;
L_0xea2220 .delay (20,20,20) L_0xea2220/d;
L_0xea22e0/d .functor NOT 1, L_0xea2220, C4<0>, C4<0>, C4<0>;
L_0xea22e0 .delay (10,10,10) L_0xea22e0/d;
L_0xea2410/d .functor NOT 1, L_0xf77cb0, C4<0>, C4<0>, C4<0>;
L_0xea2410 .delay (10,10,10) L_0xea2410/d;
L_0xea2560/d .functor NAND 1, L_0xf72f10, L_0xea2410, C4<1>, C4<1>;
L_0xea2560 .delay (20,20,20) L_0xea2560/d;
L_0xea2620/d .functor NOT 1, L_0xea2560, C4<0>, C4<0>, C4<0>;
L_0xea2620 .delay (10,10,10) L_0xea2620/d;
L_0xea2710/d .functor NOR 1, L_0xea2620, L_0xea22e0, C4<0>, C4<0>;
L_0xea2710 .delay (20,20,20) L_0xea2710/d;
L_0xea28b0/d .functor NOT 1, L_0xea2710, C4<0>, C4<0>, C4<0>;
L_0xea28b0 .delay (10,10,10) L_0xea28b0/d;
v0xe21720_0 .net "and_in0ncom", 0 0, L_0xea2620; 1 drivers
v0xe217e0_0 .net "and_in1com", 0 0, L_0xea22e0; 1 drivers
v0xe21880_0 .alias "in0", 0 0, v0xe26400_0;
v0xe21920_0 .alias "in1", 0 0, v0xe267a0_0;
v0xe219a0_0 .net "nand_in0ncom", 0 0, L_0xea2560; 1 drivers
v0xe21a40_0 .net "nand_in1com", 0 0, L_0xea2220; 1 drivers
v0xe21ae0_0 .net "ncom", 0 0, L_0xea2410; 1 drivers
v0xe21b80_0 .net "nor_wire", 0 0, L_0xea2710; 1 drivers
v0xe21c20_0 .alias "result", 0 0, v0xe22350_0;
v0xe21ca0_0 .alias "sel0", 0 0, v0xe221a0_0;
S_0xe20ee0 .scope module, "mux01" "mux_1bit" 3 38, 3 2, S_0xe1ff70;
 .timescale 0 0;
L_0xea29e0/d .functor NAND 1, L_0xea20f0, L_0xf77cb0, C4<1>, C4<1>;
L_0xea29e0 .delay (20,20,20) L_0xea29e0/d;
L_0xf76760/d .functor NOT 1, L_0xea29e0, C4<0>, C4<0>, C4<0>;
L_0xf76760 .delay (10,10,10) L_0xf76760/d;
L_0xf76850/d .functor NOT 1, L_0xf77cb0, C4<0>, C4<0>, C4<0>;
L_0xf76850 .delay (10,10,10) L_0xf76850/d;
L_0xf768f0/d .functor NAND 1, L_0xf74420, L_0xf76850, C4<1>, C4<1>;
L_0xf768f0 .delay (20,20,20) L_0xf768f0/d;
L_0xf769e0/d .functor NOT 1, L_0xf768f0, C4<0>, C4<0>, C4<0>;
L_0xf769e0 .delay (10,10,10) L_0xf769e0/d;
L_0xf76ad0/d .functor NOR 1, L_0xf769e0, L_0xf76760, C4<0>, C4<0>;
L_0xf76ad0 .delay (20,20,20) L_0xf76ad0/d;
L_0xf76c50/d .functor NOT 1, L_0xf76ad0, C4<0>, C4<0>, C4<0>;
L_0xf76c50 .delay (10,10,10) L_0xf76c50/d;
v0xe20fd0_0 .net "and_in0ncom", 0 0, L_0xf769e0; 1 drivers
v0xe21090_0 .net "and_in1com", 0 0, L_0xf76760; 1 drivers
v0xe21130_0 .alias "in0", 0 0, v0xe26510_0;
v0xe211d0_0 .alias "in1", 0 0, v0xe26690_0;
v0xe21250_0 .net "nand_in0ncom", 0 0, L_0xf768f0; 1 drivers
v0xe212f0_0 .net "nand_in1com", 0 0, L_0xea29e0; 1 drivers
v0xe21390_0 .net "ncom", 0 0, L_0xf76850; 1 drivers
v0xe21430_0 .net "nor_wire", 0 0, L_0xf76ad0; 1 drivers
v0xe214d0_0 .alias "result", 0 0, v0xe22430_0;
v0xe21550_0 .alias "sel0", 0 0, v0xe221a0_0;
S_0xe20790 .scope module, "mux1" "mux_1bit" 3 39, 3 2, S_0xe1ff70;
 .timescale 0 0;
L_0xf76d40/d .functor NAND 1, L_0xf76c50, L_0xf77d50, C4<1>, C4<1>;
L_0xf76d40 .delay (20,20,20) L_0xf76d40/d;
L_0xf76e70/d .functor NOT 1, L_0xf76d40, C4<0>, C4<0>, C4<0>;
L_0xf76e70 .delay (10,10,10) L_0xf76e70/d;
L_0xf76f60/d .functor NOT 1, L_0xf77d50, C4<0>, C4<0>, C4<0>;
L_0xf76f60 .delay (10,10,10) L_0xf76f60/d;
L_0xf77000/d .functor NAND 1, L_0xea28b0, L_0xf76f60, C4<1>, C4<1>;
L_0xf77000 .delay (20,20,20) L_0xf77000/d;
L_0xf77130/d .functor NOT 1, L_0xf77000, C4<0>, C4<0>, C4<0>;
L_0xf77130 .delay (10,10,10) L_0xf77130/d;
L_0xf77220/d .functor NOR 1, L_0xf77130, L_0xf76e70, C4<0>, C4<0>;
L_0xf77220 .delay (20,20,20) L_0xf77220/d;
L_0xf773a0/d .functor NOT 1, L_0xf77220, C4<0>, C4<0>, C4<0>;
L_0xf773a0 .delay (10,10,10) L_0xf773a0/d;
v0xe20880_0 .net "and_in0ncom", 0 0, L_0xf77130; 1 drivers
v0xe20940_0 .net "and_in1com", 0 0, L_0xf76e70; 1 drivers
v0xe209e0_0 .alias "in0", 0 0, v0xe22350_0;
v0xe20a80_0 .alias "in1", 0 0, v0xe22430_0;
v0xe20b00_0 .net "nand_in0ncom", 0 0, L_0xf77000; 1 drivers
v0xe20ba0_0 .net "nand_in1com", 0 0, L_0xf76d40; 1 drivers
v0xe20c40_0 .net "ncom", 0 0, L_0xf76f60; 1 drivers
v0xe20ce0_0 .net "nor_wire", 0 0, L_0xf77220; 1 drivers
v0xe20d80_0 .alias "result", 0 0, v0xe224b0_0;
v0xe20e00_0 .alias "sel0", 0 0, v0xe22220_0;
S_0xe20060 .scope module, "mux2" "mux_1bit" 3 40, 3 2, S_0xe1ff70;
 .timescale 0 0;
L_0xf77490/d .functor NAND 1, C4<0>, L_0xf77e80, C4<1>, C4<1>;
L_0xf77490 .delay (20,20,20) L_0xf77490/d;
L_0xf775d0/d .functor NOT 1, L_0xf77490, C4<0>, C4<0>, C4<0>;
L_0xf775d0 .delay (10,10,10) L_0xf775d0/d;
L_0xf776e0/d .functor NOT 1, L_0xf77e80, C4<0>, C4<0>, C4<0>;
L_0xf776e0 .delay (10,10,10) L_0xf776e0/d;
L_0xf777a0/d .functor NAND 1, L_0xf773a0, L_0xf776e0, C4<1>, C4<1>;
L_0xf777a0 .delay (20,20,20) L_0xf777a0/d;
L_0xf778f0/d .functor NOT 1, L_0xf777a0, C4<0>, C4<0>, C4<0>;
L_0xf778f0 .delay (10,10,10) L_0xf778f0/d;
L_0xf779e0/d .functor NOR 1, L_0xf778f0, L_0xf775d0, C4<0>, C4<0>;
L_0xf779e0 .delay (20,20,20) L_0xf779e0/d;
L_0xf77b80/d .functor NOT 1, L_0xf779e0, C4<0>, C4<0>, C4<0>;
L_0xf77b80 .delay (10,10,10) L_0xf77b80/d;
v0xe20150_0 .net "and_in0ncom", 0 0, L_0xf778f0; 1 drivers
v0xe201d0_0 .net "and_in1com", 0 0, L_0xf775d0; 1 drivers
v0xe20270_0 .alias "in0", 0 0, v0xe224b0_0;
v0xe20310_0 .alias "in1", 0 0, v0xe22070_0;
v0xe20390_0 .net "nand_in0ncom", 0 0, L_0xf777a0; 1 drivers
v0xe20430_0 .net "nand_in1com", 0 0, L_0xf77490; 1 drivers
v0xe20510_0 .net "ncom", 0 0, L_0xf776e0; 1 drivers
v0xe205b0_0 .net "nor_wire", 0 0, L_0xf779e0; 1 drivers
v0xe20650_0 .alias "result", 0 0, v0xe26250_0;
v0xe206f0_0 .alias "sel0", 0 0, v0xe222a0_0;
S_0xe193d0 .scope generate, "ALU4[25]" "ALU4[25]" 2 65, 2 65, S_0xc56b50;
 .timescale 0 0;
P_0xe17cd8 .param/l "i" 2 65, +C4<011001>;
S_0xe19500 .scope module, "_alu" "ALU_1bit" 2 66, 2 16, S_0xe193d0;
 .timescale 0 0;
L_0xf71da0/d .functor NOT 1, L_0xf781f0, C4<0>, C4<0>, C4<0>;
L_0xf71da0 .delay (10,10,10) L_0xf71da0/d;
v0xe1f250_0 .net "carryin", 0 0, L_0xf78290; 1 drivers
v0xe1f2f0_0 .net "carryout", 0 0, L_0xf79c70; 1 drivers
v0xe1f370_0 .alias "invertB", 0 0, v0xecf510_0;
v0xe1f3f0_0 .alias "muxIndex", 2 0, v0xecf590_0;
v0xe1f470_0 .net "notB", 0 0, L_0xf71da0; 1 drivers
v0xe1f4f0_0 .net "operandA", 0 0, L_0xf78150; 1 drivers
v0xe1f570_0 .net "operandB", 0 0, L_0xf781f0; 1 drivers
v0xe1f680_0 .alias "othercontrolsignal", 0 0, v0xecf710_0;
v0xe1f700_0 .net "result", 0 0, L_0xf7d760; 1 drivers
v0xe1f7d0_0 .net "trueB", 0 0, L_0xf78ab0; 1 drivers
v0xe1f8b0_0 .net "wAddSub", 0 0, L_0xf795d0; 1 drivers
v0xe1f9c0_0 .net "wNandAnd", 0 0, L_0xf7ad30; 1 drivers
v0xe1fb40_0 .net "wNorOr", 0 0, L_0xf7b770; 1 drivers
v0xe1fc50_0 .net "wXor", 0 0, L_0xf7a2d0; 1 drivers
L_0xf7d890 .part v0xecef00_0, 0, 1;
L_0xf7d930 .part v0xecef00_0, 1, 1;
L_0xf7da60 .part v0xecef00_0, 2, 1;
S_0xe1ead0 .scope module, "mux_invertB" "mux_1bit" 2 31, 3 2, S_0xe19500;
 .timescale 0 0;
L_0xf78520/d .functor NAND 1, L_0xf71da0, v0xecee80_0, C4<1>, C4<1>;
L_0xf78520 .delay (20,20,20) L_0xf78520/d;
L_0xf785c0/d .functor NOT 1, L_0xf78520, C4<0>, C4<0>, C4<0>;
L_0xf785c0 .delay (10,10,10) L_0xf785c0/d;
L_0xf786a0/d .functor NOT 1, v0xecee80_0, C4<0>, C4<0>, C4<0>;
L_0xf786a0 .delay (10,10,10) L_0xf786a0/d;
L_0xf78760/d .functor NAND 1, L_0xf781f0, L_0xf786a0, C4<1>, C4<1>;
L_0xf78760 .delay (20,20,20) L_0xf78760/d;
L_0xf78820/d .functor NOT 1, L_0xf78760, C4<0>, C4<0>, C4<0>;
L_0xf78820 .delay (10,10,10) L_0xf78820/d;
L_0xf78910/d .functor NOR 1, L_0xf78820, L_0xf785c0, C4<0>, C4<0>;
L_0xf78910 .delay (20,20,20) L_0xf78910/d;
L_0xf78ab0/d .functor NOT 1, L_0xf78910, C4<0>, C4<0>, C4<0>;
L_0xf78ab0 .delay (10,10,10) L_0xf78ab0/d;
v0xe1ebc0_0 .net "and_in0ncom", 0 0, L_0xf78820; 1 drivers
v0xe1ec80_0 .net "and_in1com", 0 0, L_0xf785c0; 1 drivers
v0xe1ed20_0 .alias "in0", 0 0, v0xe1f570_0;
v0xe1eda0_0 .alias "in1", 0 0, v0xe1f470_0;
v0xe1ee20_0 .net "nand_in0ncom", 0 0, L_0xf78760; 1 drivers
v0xe1eec0_0 .net "nand_in1com", 0 0, L_0xf78520; 1 drivers
v0xe1ef60_0 .net "ncom", 0 0, L_0xf786a0; 1 drivers
v0xe1f000_0 .net "nor_wire", 0 0, L_0xf78910; 1 drivers
v0xe1f0a0_0 .alias "result", 0 0, v0xe1f7d0_0;
v0xe1f170_0 .alias "sel0", 0 0, v0xecf510_0;
S_0xe1d790 .scope module, "adder" "adder_1bit" 2 34, 4 2, S_0xe19500;
 .timescale 0 0;
L_0xf796e0/d .functor NAND 1, L_0xf78150, L_0xf78ab0, C4<1>, C4<1>;
L_0xf796e0 .delay (20,20,20) L_0xf796e0/d;
L_0xf79850/d .functor NOT 1, L_0xf796e0, C4<0>, C4<0>, C4<0>;
L_0xf79850 .delay (10,10,10) L_0xf79850/d;
L_0xf79960/d .functor NAND 1, L_0xf78290, L_0xf79030, C4<1>, C4<1>;
L_0xf79960 .delay (20,20,20) L_0xf79960/d;
L_0xf79a20/d .functor NOT 1, L_0xf79960, C4<0>, C4<0>, C4<0>;
L_0xf79a20 .delay (10,10,10) L_0xf79a20/d;
L_0xf79b30/d .functor NOR 1, L_0xf79a20, L_0xf79850, C4<0>, C4<0>;
L_0xf79b30 .delay (20,20,20) L_0xf79b30/d;
L_0xf79c70/d .functor NOT 1, L_0xf79b30, C4<0>, C4<0>, C4<0>;
L_0xf79c70 .delay (10,10,10) L_0xf79c70/d;
v0xe1e370_0 .net "And_AB", 0 0, L_0xf79850; 1 drivers
v0xe1e410_0 .net "And_XorAB_C", 0 0, L_0xf79a20; 1 drivers
v0xe1e4b0_0 .net "Nand_AB", 0 0, L_0xf796e0; 1 drivers
v0xe1e550_0 .net "Nand_XorAB_C", 0 0, L_0xf79960; 1 drivers
v0xe1e5d0_0 .net "Xor_AB", 0 0, L_0xf79030; 1 drivers
v0xe1e6a0_0 .alias "a", 0 0, v0xe1f4f0_0;
v0xe1e7f0_0 .alias "b", 0 0, v0xe1f7d0_0;
v0xe1e870_0 .alias "carryin", 0 0, v0xe1f250_0;
v0xe1e8f0_0 .alias "carryout", 0 0, v0xe1f2f0_0;
v0xe1e970_0 .net "nco", 0 0, L_0xf79b30; 1 drivers
v0xe1ea50_0 .alias "sum", 0 0, v0xe1f8b0_0;
S_0xe1de20 .scope module, "xor_1" "xor_1bit" 4 13, 5 34, S_0xe1d790;
 .timescale 0 0;
L_0xf78c20/d .functor NAND 1, L_0xf78150, L_0xf78ab0, C4<1>, C4<1>;
L_0xf78c20 .delay (20,20,20) L_0xf78c20/d;
L_0xf78ce0/d .functor NOR 1, L_0xf78150, L_0xf78ab0, C4<0>, C4<0>;
L_0xf78ce0 .delay (20,20,20) L_0xf78ce0/d;
L_0xf78dc0/d .functor NOT 1, L_0xf78ce0, C4<0>, C4<0>, C4<0>;
L_0xf78dc0 .delay (10,10,10) L_0xf78dc0/d;
L_0xf78ed0/d .functor NAND 1, L_0xf78dc0, L_0xf78c20, C4<1>, C4<1>;
L_0xf78ed0 .delay (20,20,20) L_0xf78ed0/d;
L_0xf79030/d .functor NOT 1, L_0xf78ed0, C4<0>, C4<0>, C4<0>;
L_0xf79030 .delay (10,10,10) L_0xf79030/d;
v0xe1df10_0 .alias "a", 0 0, v0xe1f4f0_0;
v0xe1dfb0_0 .alias "b", 0 0, v0xe1f7d0_0;
v0xe1e050_0 .net "nand_ab", 0 0, L_0xf78c20; 1 drivers
v0xe1e0f0_0 .net "nor_ab", 0 0, L_0xf78ce0; 1 drivers
v0xe1e170_0 .net "nxor_ab", 0 0, L_0xf78ed0; 1 drivers
v0xe1e210_0 .net "or_ab", 0 0, L_0xf78dc0; 1 drivers
v0xe1e2f0_0 .alias "result", 0 0, v0xe1e5d0_0;
S_0xe1d880 .scope module, "xor_2" "xor_1bit" 4 14, 5 34, S_0xe1d790;
 .timescale 0 0;
L_0xf79140/d .functor NAND 1, L_0xf79030, L_0xf78290, C4<1>, C4<1>;
L_0xf79140 .delay (20,20,20) L_0xf79140/d;
L_0xf79290/d .functor NOR 1, L_0xf79030, L_0xf78290, C4<0>, C4<0>;
L_0xf79290 .delay (20,20,20) L_0xf79290/d;
L_0xf79400/d .functor NOT 1, L_0xf79290, C4<0>, C4<0>, C4<0>;
L_0xf79400 .delay (10,10,10) L_0xf79400/d;
L_0xf794c0/d .functor NAND 1, L_0xf79400, L_0xf79140, C4<1>, C4<1>;
L_0xf794c0 .delay (20,20,20) L_0xf794c0/d;
L_0xf795d0/d .functor NOT 1, L_0xf794c0, C4<0>, C4<0>, C4<0>;
L_0xf795d0 .delay (10,10,10) L_0xf795d0/d;
v0xe1d970_0 .alias "a", 0 0, v0xe1e5d0_0;
v0xe1da10_0 .alias "b", 0 0, v0xe1f250_0;
v0xe1dab0_0 .net "nand_ab", 0 0, L_0xf79140; 1 drivers
v0xe1db50_0 .net "nor_ab", 0 0, L_0xf79290; 1 drivers
v0xe1dbd0_0 .net "nxor_ab", 0 0, L_0xf794c0; 1 drivers
v0xe1dc70_0 .net "or_ab", 0 0, L_0xf79400; 1 drivers
v0xe1dd50_0 .alias "result", 0 0, v0xe1f8b0_0;
S_0xe1d240 .scope module, "xor_gate" "xor_1bit" 2 35, 5 34, S_0xe19500;
 .timescale 0 0;
L_0xf79e30/d .functor NAND 1, L_0xf78150, L_0xf781f0, C4<1>, C4<1>;
L_0xf79e30 .delay (20,20,20) L_0xf79e30/d;
L_0xf79ef0/d .functor NOR 1, L_0xf78150, L_0xf781f0, C4<0>, C4<0>;
L_0xf79ef0 .delay (20,20,20) L_0xf79ef0/d;
L_0xf7a080/d .functor NOT 1, L_0xf79ef0, C4<0>, C4<0>, C4<0>;
L_0xf7a080 .delay (10,10,10) L_0xf7a080/d;
L_0xf7a170/d .functor NAND 1, L_0xf7a080, L_0xf79e30, C4<1>, C4<1>;
L_0xf7a170 .delay (20,20,20) L_0xf7a170/d;
L_0xf7a2d0/d .functor NOT 1, L_0xf7a170, C4<0>, C4<0>, C4<0>;
L_0xf7a2d0 .delay (10,10,10) L_0xf7a2d0/d;
v0xe1d330_0 .alias "a", 0 0, v0xe1f4f0_0;
v0xe1d3b0_0 .alias "b", 0 0, v0xe1f570_0;
v0xe1d480_0 .net "nand_ab", 0 0, L_0xf79e30; 1 drivers
v0xe1d500_0 .net "nor_ab", 0 0, L_0xf79ef0; 1 drivers
v0xe1d580_0 .net "nxor_ab", 0 0, L_0xf7a170; 1 drivers
v0xe1d600_0 .net "or_ab", 0 0, L_0xf7a080; 1 drivers
v0xe1d6c0_0 .alias "result", 0 0, v0xe1fc50_0;
S_0xe1c650 .scope module, "nand_and_gate" "nand_and_1bit" 2 36, 5 18, S_0xe19500;
 .timescale 0 0;
L_0xf7a420/d .functor NAND 1, L_0xf78150, L_0xf781f0, C4<1>, C4<1>;
L_0xf7a420 .delay (20,20,20) L_0xf7a420/d;
L_0xf7a550/d .functor NOT 1, L_0xf7a420, C4<0>, C4<0>, C4<0>;
L_0xf7a550 .delay (10,10,10) L_0xf7a550/d;
v0xe1cec0_0 .alias "a", 0 0, v0xe1f4f0_0;
v0xe1cf60_0 .net "and_ab", 0 0, L_0xf7a550; 1 drivers
v0xe1cfe0_0 .alias "b", 0 0, v0xe1f570_0;
v0xe1d060_0 .net "nand_ab", 0 0, L_0xf7a420; 1 drivers
v0xe1d140_0 .alias "othercontrolsignal", 0 0, v0xecf710_0;
v0xe1d1c0_0 .alias "result", 0 0, v0xe1f9c0_0;
S_0xe1c740 .scope module, "mux_1" "mux_1bit" 5 30, 3 2, S_0xe1c650;
 .timescale 0 0;
L_0xf7a6a0/d .functor NAND 1, L_0xf7a550, v0xe68730_0, C4<1>, C4<1>;
L_0xf7a6a0 .delay (20,20,20) L_0xf7a6a0/d;
L_0xf7a760/d .functor NOT 1, L_0xf7a6a0, C4<0>, C4<0>, C4<0>;
L_0xf7a760 .delay (10,10,10) L_0xf7a760/d;
L_0xf7a890/d .functor NOT 1, v0xe68730_0, C4<0>, C4<0>, C4<0>;
L_0xf7a890 .delay (10,10,10) L_0xf7a890/d;
L_0xf7a950/d .functor NAND 1, L_0xf7a420, L_0xf7a890, C4<1>, C4<1>;
L_0xf7a950 .delay (20,20,20) L_0xf7a950/d;
L_0xf7aaa0/d .functor NOT 1, L_0xf7a950, C4<0>, C4<0>, C4<0>;
L_0xf7aaa0 .delay (10,10,10) L_0xf7aaa0/d;
L_0xf7ab90/d .functor NOR 1, L_0xf7aaa0, L_0xf7a760, C4<0>, C4<0>;
L_0xf7ab90 .delay (20,20,20) L_0xf7ab90/d;
L_0xf7ad30/d .functor NOT 1, L_0xf7ab90, C4<0>, C4<0>, C4<0>;
L_0xf7ad30 .delay (10,10,10) L_0xf7ad30/d;
v0xe1c830_0 .net "and_in0ncom", 0 0, L_0xf7aaa0; 1 drivers
v0xe1c8b0_0 .net "and_in1com", 0 0, L_0xf7a760; 1 drivers
v0xe1c930_0 .alias "in0", 0 0, v0xe1d060_0;
v0xe1c9d0_0 .alias "in1", 0 0, v0xe1cf60_0;
v0xe1ca50_0 .net "nand_in0ncom", 0 0, L_0xf7a950; 1 drivers
v0xe1caf0_0 .net "nand_in1com", 0 0, L_0xf7a6a0; 1 drivers
v0xe1cbd0_0 .net "ncom", 0 0, L_0xf7a890; 1 drivers
v0xe1cc70_0 .net "nor_wire", 0 0, L_0xf7ab90; 1 drivers
v0xe1cd10_0 .alias "result", 0 0, v0xe1f9c0_0;
v0xe1cde0_0 .alias "sel0", 0 0, v0xecf710_0;
S_0xe1bbb0 .scope module, "nor_or_gate" "nor_or_1bit" 2 37, 5 2, S_0xe19500;
 .timescale 0 0;
L_0xf7ae60/d .functor NOR 1, L_0xf78150, L_0xf781f0, C4<0>, C4<0>;
L_0xf7ae60 .delay (20,20,20) L_0xf7ae60/d;
L_0xf7af90/d .functor NOT 1, L_0xf7ae60, C4<0>, C4<0>, C4<0>;
L_0xf7af90 .delay (10,10,10) L_0xf7af90/d;
v0xe1c330_0 .alias "a", 0 0, v0xe1f4f0_0;
v0xe1c3b0_0 .alias "b", 0 0, v0xe1f570_0;
v0xe1c450_0 .net "nor_ab", 0 0, L_0xf7ae60; 1 drivers
v0xe1c4d0_0 .net "or_ab", 0 0, L_0xf7af90; 1 drivers
v0xe1c550_0 .alias "othercontrolsignal", 0 0, v0xecf710_0;
v0xe1c5d0_0 .alias "result", 0 0, v0xe1fb40_0;
S_0xe1bca0 .scope module, "mux_1" "mux_1bit" 5 14, 3 2, S_0xe1bbb0;
 .timescale 0 0;
L_0xf7b0e0/d .functor NAND 1, L_0xf7af90, v0xe68730_0, C4<1>, C4<1>;
L_0xf7b0e0 .delay (20,20,20) L_0xf7b0e0/d;
L_0xf7b1a0/d .functor NOT 1, L_0xf7b0e0, C4<0>, C4<0>, C4<0>;
L_0xf7b1a0 .delay (10,10,10) L_0xf7b1a0/d;
L_0xf7b2d0/d .functor NOT 1, v0xe68730_0, C4<0>, C4<0>, C4<0>;
L_0xf7b2d0 .delay (10,10,10) L_0xf7b2d0/d;
L_0xf7b390/d .functor NAND 1, L_0xf7ae60, L_0xf7b2d0, C4<1>, C4<1>;
L_0xf7b390 .delay (20,20,20) L_0xf7b390/d;
L_0xf7b4e0/d .functor NOT 1, L_0xf7b390, C4<0>, C4<0>, C4<0>;
L_0xf7b4e0 .delay (10,10,10) L_0xf7b4e0/d;
L_0xf7b5d0/d .functor NOR 1, L_0xf7b4e0, L_0xf7b1a0, C4<0>, C4<0>;
L_0xf7b5d0 .delay (20,20,20) L_0xf7b5d0/d;
L_0xf7b770/d .functor NOT 1, L_0xf7b5d0, C4<0>, C4<0>, C4<0>;
L_0xf7b770 .delay (10,10,10) L_0xf7b770/d;
v0xe1bd90_0 .net "and_in0ncom", 0 0, L_0xf7b4e0; 1 drivers
v0xe1be10_0 .net "and_in1com", 0 0, L_0xf7b1a0; 1 drivers
v0xe1be90_0 .alias "in0", 0 0, v0xe1c450_0;
v0xe1bf10_0 .alias "in1", 0 0, v0xe1c4d0_0;
v0xe1bf90_0 .net "nand_in0ncom", 0 0, L_0xf7b390; 1 drivers
v0xe1c010_0 .net "nand_in1com", 0 0, L_0xf7b0e0; 1 drivers
v0xe1c090_0 .net "ncom", 0 0, L_0xf7b2d0; 1 drivers
v0xe1c110_0 .net "nor_wire", 0 0, L_0xf7b5d0; 1 drivers
v0xe1c1e0_0 .alias "result", 0 0, v0xe1fb40_0;
v0xe1c2b0_0 .alias "sel0", 0 0, v0xecf710_0;
S_0xe195f0 .scope module, "mainMux" "mux_alu" 2 39, 3 22, S_0xe19500;
 .timescale 0 0;
v0xe1b400_0 .alias "in0", 0 0, v0xe1f8b0_0;
v0xe1b4b0_0 .alias "in1", 0 0, v0xe1fc50_0;
v0xe1b560_0 .alias "in2", 0 0, v0xe1f9c0_0;
v0xe1b610_0 .alias "in3", 0 0, v0xe1fb40_0;
v0xe1b6f0_0 .net "in4", 0 0, C4<0>; 1 drivers
v0xe1b7a0_0 .alias "result", 0 0, v0xe1f700_0;
v0xe1b820_0 .net "sel0", 0 0, L_0xf7d890; 1 drivers
v0xe1b8a0_0 .net "sel1", 0 0, L_0xf7d930; 1 drivers
v0xe1b920_0 .net "sel2", 0 0, L_0xf7da60; 1 drivers
v0xe1b9d0_0 .net "w0", 0 0, L_0xf7bf30; 1 drivers
v0xe1bab0_0 .net "w1", 0 0, L_0xf7c6b0; 1 drivers
v0xe1bb30_0 .net "w2", 0 0, L_0xf7cf00; 1 drivers
S_0xe1acb0 .scope module, "mux00" "mux_1bit" 3 37, 3 2, S_0xe195f0;
 .timescale 0 0;
L_0xf7b8a0/d .functor NAND 1, L_0xf7a2d0, L_0xf7d890, C4<1>, C4<1>;
L_0xf7b8a0 .delay (20,20,20) L_0xf7b8a0/d;
L_0xf7b960/d .functor NOT 1, L_0xf7b8a0, C4<0>, C4<0>, C4<0>;
L_0xf7b960 .delay (10,10,10) L_0xf7b960/d;
L_0xf7ba90/d .functor NOT 1, L_0xf7d890, C4<0>, C4<0>, C4<0>;
L_0xf7ba90 .delay (10,10,10) L_0xf7ba90/d;
L_0xf7bbe0/d .functor NAND 1, L_0xf795d0, L_0xf7ba90, C4<1>, C4<1>;
L_0xf7bbe0 .delay (20,20,20) L_0xf7bbe0/d;
L_0xf7bca0/d .functor NOT 1, L_0xf7bbe0, C4<0>, C4<0>, C4<0>;
L_0xf7bca0 .delay (10,10,10) L_0xf7bca0/d;
L_0xf7bd90/d .functor NOR 1, L_0xf7bca0, L_0xf7b960, C4<0>, C4<0>;
L_0xf7bd90 .delay (20,20,20) L_0xf7bd90/d;
L_0xf7bf30/d .functor NOT 1, L_0xf7bd90, C4<0>, C4<0>, C4<0>;
L_0xf7bf30 .delay (10,10,10) L_0xf7bf30/d;
v0xe1ada0_0 .net "and_in0ncom", 0 0, L_0xf7bca0; 1 drivers
v0xe1ae60_0 .net "and_in1com", 0 0, L_0xf7b960; 1 drivers
v0xe1af00_0 .alias "in0", 0 0, v0xe1f8b0_0;
v0xe1afa0_0 .alias "in1", 0 0, v0xe1fc50_0;
v0xe1b020_0 .net "nand_in0ncom", 0 0, L_0xf7bbe0; 1 drivers
v0xe1b0c0_0 .net "nand_in1com", 0 0, L_0xf7b8a0; 1 drivers
v0xe1b160_0 .net "ncom", 0 0, L_0xf7ba90; 1 drivers
v0xe1b200_0 .net "nor_wire", 0 0, L_0xf7bd90; 1 drivers
v0xe1b2a0_0 .alias "result", 0 0, v0xe1b9d0_0;
v0xe1b320_0 .alias "sel0", 0 0, v0xe1b820_0;
S_0xe1a560 .scope module, "mux01" "mux_1bit" 3 38, 3 2, S_0xe195f0;
 .timescale 0 0;
L_0xf7c060/d .functor NAND 1, L_0xf7b770, L_0xf7d890, C4<1>, C4<1>;
L_0xf7c060 .delay (20,20,20) L_0xf7c060/d;
L_0xf7c120/d .functor NOT 1, L_0xf7c060, C4<0>, C4<0>, C4<0>;
L_0xf7c120 .delay (10,10,10) L_0xf7c120/d;
L_0xf7c250/d .functor NOT 1, L_0xf7d890, C4<0>, C4<0>, C4<0>;
L_0xf7c250 .delay (10,10,10) L_0xf7c250/d;
L_0xf7c310/d .functor NAND 1, L_0xf7ad30, L_0xf7c250, C4<1>, C4<1>;
L_0xf7c310 .delay (20,20,20) L_0xf7c310/d;
L_0xf7c420/d .functor NOT 1, L_0xf7c310, C4<0>, C4<0>, C4<0>;
L_0xf7c420 .delay (10,10,10) L_0xf7c420/d;
L_0xf7c510/d .functor NOR 1, L_0xf7c420, L_0xf7c120, C4<0>, C4<0>;
L_0xf7c510 .delay (20,20,20) L_0xf7c510/d;
L_0xf7c6b0/d .functor NOT 1, L_0xf7c510, C4<0>, C4<0>, C4<0>;
L_0xf7c6b0 .delay (10,10,10) L_0xf7c6b0/d;
v0xe1a650_0 .net "and_in0ncom", 0 0, L_0xf7c420; 1 drivers
v0xe1a710_0 .net "and_in1com", 0 0, L_0xf7c120; 1 drivers
v0xe1a7b0_0 .alias "in0", 0 0, v0xe1f9c0_0;
v0xe1a850_0 .alias "in1", 0 0, v0xe1fb40_0;
v0xe1a8d0_0 .net "nand_in0ncom", 0 0, L_0xf7c310; 1 drivers
v0xe1a970_0 .net "nand_in1com", 0 0, L_0xf7c060; 1 drivers
v0xe1aa10_0 .net "ncom", 0 0, L_0xf7c250; 1 drivers
v0xe1aab0_0 .net "nor_wire", 0 0, L_0xf7c510; 1 drivers
v0xe1ab50_0 .alias "result", 0 0, v0xe1bab0_0;
v0xe1abd0_0 .alias "sel0", 0 0, v0xe1b820_0;
S_0xe19e10 .scope module, "mux1" "mux_1bit" 3 39, 3 2, S_0xe195f0;
 .timescale 0 0;
L_0xf7c7e0/d .functor NAND 1, L_0xf7c6b0, L_0xf7d930, C4<1>, C4<1>;
L_0xf7c7e0 .delay (20,20,20) L_0xf7c7e0/d;
L_0xf7c930/d .functor NOT 1, L_0xf7c7e0, C4<0>, C4<0>, C4<0>;
L_0xf7c930 .delay (10,10,10) L_0xf7c930/d;
L_0xf7ca60/d .functor NOT 1, L_0xf7d930, C4<0>, C4<0>, C4<0>;
L_0xf7ca60 .delay (10,10,10) L_0xf7ca60/d;
L_0xf7cb20/d .functor NAND 1, L_0xf7bf30, L_0xf7ca60, C4<1>, C4<1>;
L_0xf7cb20 .delay (20,20,20) L_0xf7cb20/d;
L_0xf7cc70/d .functor NOT 1, L_0xf7cb20, C4<0>, C4<0>, C4<0>;
L_0xf7cc70 .delay (10,10,10) L_0xf7cc70/d;
L_0xf7cd60/d .functor NOR 1, L_0xf7cc70, L_0xf7c930, C4<0>, C4<0>;
L_0xf7cd60 .delay (20,20,20) L_0xf7cd60/d;
L_0xf7cf00/d .functor NOT 1, L_0xf7cd60, C4<0>, C4<0>, C4<0>;
L_0xf7cf00 .delay (10,10,10) L_0xf7cf00/d;
v0xe19f00_0 .net "and_in0ncom", 0 0, L_0xf7cc70; 1 drivers
v0xe19fc0_0 .net "and_in1com", 0 0, L_0xf7c930; 1 drivers
v0xe1a060_0 .alias "in0", 0 0, v0xe1b9d0_0;
v0xe1a100_0 .alias "in1", 0 0, v0xe1bab0_0;
v0xe1a180_0 .net "nand_in0ncom", 0 0, L_0xf7cb20; 1 drivers
v0xe1a220_0 .net "nand_in1com", 0 0, L_0xf7c7e0; 1 drivers
v0xe1a2c0_0 .net "ncom", 0 0, L_0xf7ca60; 1 drivers
v0xe1a360_0 .net "nor_wire", 0 0, L_0xf7cd60; 1 drivers
v0xe1a400_0 .alias "result", 0 0, v0xe1bb30_0;
v0xe1a480_0 .alias "sel0", 0 0, v0xe1b8a0_0;
S_0xe196e0 .scope module, "mux2" "mux_1bit" 3 40, 3 2, S_0xe195f0;
 .timescale 0 0;
L_0xf7d030/d .functor NAND 1, C4<0>, L_0xf7da60, C4<1>, C4<1>;
L_0xf7d030 .delay (20,20,20) L_0xf7d030/d;
L_0xf7d190/d .functor NOT 1, L_0xf7d030, C4<0>, C4<0>, C4<0>;
L_0xf7d190 .delay (10,10,10) L_0xf7d190/d;
L_0xf7d2c0/d .functor NOT 1, L_0xf7da60, C4<0>, C4<0>, C4<0>;
L_0xf7d2c0 .delay (10,10,10) L_0xf7d2c0/d;
L_0xf7d380/d .functor NAND 1, L_0xf7cf00, L_0xf7d2c0, C4<1>, C4<1>;
L_0xf7d380 .delay (20,20,20) L_0xf7d380/d;
L_0xf7d4d0/d .functor NOT 1, L_0xf7d380, C4<0>, C4<0>, C4<0>;
L_0xf7d4d0 .delay (10,10,10) L_0xf7d4d0/d;
L_0xf7d5c0/d .functor NOR 1, L_0xf7d4d0, L_0xf7d190, C4<0>, C4<0>;
L_0xf7d5c0 .delay (20,20,20) L_0xf7d5c0/d;
L_0xf7d760/d .functor NOT 1, L_0xf7d5c0, C4<0>, C4<0>, C4<0>;
L_0xf7d760 .delay (10,10,10) L_0xf7d760/d;
v0xe197d0_0 .net "and_in0ncom", 0 0, L_0xf7d4d0; 1 drivers
v0xe19850_0 .net "and_in1com", 0 0, L_0xf7d190; 1 drivers
v0xe198f0_0 .alias "in0", 0 0, v0xe1bb30_0;
v0xe19990_0 .alias "in1", 0 0, v0xe1b6f0_0;
v0xe19a10_0 .net "nand_in0ncom", 0 0, L_0xf7d380; 1 drivers
v0xe19ab0_0 .net "nand_in1com", 0 0, L_0xf7d030; 1 drivers
v0xe19b90_0 .net "ncom", 0 0, L_0xf7d2c0; 1 drivers
v0xe19c30_0 .net "nor_wire", 0 0, L_0xf7d5c0; 1 drivers
v0xe19cd0_0 .alias "result", 0 0, v0xe1f700_0;
v0xe19d70_0 .alias "sel0", 0 0, v0xe1b920_0;
S_0xe12980 .scope generate, "ALU4[26]" "ALU4[26]" 2 65, 2 65, S_0xc56b50;
 .timescale 0 0;
P_0xe11358 .param/l "i" 2 65, +C4<011010>;
S_0xe12ab0 .scope module, "_alu" "ALU_1bit" 2 66, 2 16, S_0xe12980;
 .timescale 0 0;
L_0xf78330/d .functor NOT 1, L_0xf7dee0, C4<0>, C4<0>, C4<0>;
L_0xf78330 .delay (10,10,10) L_0xf78330/d;
v0xe0b360_0 .net "carryin", 0 0, L_0xf7df80; 1 drivers
v0xe18930_0 .net "carryout", 0 0, L_0xf7f840; 1 drivers
v0xe189b0_0 .alias "invertB", 0 0, v0xecf510_0;
v0xe18a30_0 .alias "muxIndex", 2 0, v0xecf590_0;
v0xe18b40_0 .net "notB", 0 0, L_0xf78330; 1 drivers
v0xe18bc0_0 .net "operandA", 0 0, L_0xf7de40; 1 drivers
v0xe18c40_0 .net "operandB", 0 0, L_0xf7dee0; 1 drivers
v0xe18d50_0 .alias "othercontrolsignal", 0 0, v0xecf710_0;
v0xe18dd0_0 .net "result", 0 0, L_0xf83330; 1 drivers
v0xe18e50_0 .net "trueB", 0 0, L_0xf7e680; 1 drivers
v0xe18f30_0 .net "wAddSub", 0 0, L_0xf7f1a0; 1 drivers
v0xe19040_0 .net "wNandAnd", 0 0, L_0xf80900; 1 drivers
v0xe191c0_0 .net "wNorOr", 0 0, L_0xf81340; 1 drivers
v0xe192d0_0 .net "wXor", 0 0, L_0xf7fea0; 1 drivers
L_0xf83460 .part v0xecef00_0, 0, 1;
L_0xf83500 .part v0xecef00_0, 1, 1;
L_0xf83630 .part v0xecef00_0, 2, 1;
S_0xe18080 .scope module, "mux_invertB" "mux_1bit" 2 31, 3 2, S_0xe12ab0;
 .timescale 0 0;
L_0xf78430/d .functor NAND 1, L_0xf78330, v0xecee80_0, C4<1>, C4<1>;
L_0xf78430 .delay (20,20,20) L_0xf78430/d;
L_0xf7e190/d .functor NOT 1, L_0xf78430, C4<0>, C4<0>, C4<0>;
L_0xf7e190 .delay (10,10,10) L_0xf7e190/d;
L_0xf7e270/d .functor NOT 1, v0xecee80_0, C4<0>, C4<0>, C4<0>;
L_0xf7e270 .delay (10,10,10) L_0xf7e270/d;
L_0xf7e330/d .functor NAND 1, L_0xf7dee0, L_0xf7e270, C4<1>, C4<1>;
L_0xf7e330 .delay (20,20,20) L_0xf7e330/d;
L_0xf7e3f0/d .functor NOT 1, L_0xf7e330, C4<0>, C4<0>, C4<0>;
L_0xf7e3f0 .delay (10,10,10) L_0xf7e3f0/d;
L_0xf7e4e0/d .functor NOR 1, L_0xf7e3f0, L_0xf7e190, C4<0>, C4<0>;
L_0xf7e4e0 .delay (20,20,20) L_0xf7e4e0/d;
L_0xf7e680/d .functor NOT 1, L_0xf7e4e0, C4<0>, C4<0>, C4<0>;
L_0xf7e680 .delay (10,10,10) L_0xf7e680/d;
v0xe18170_0 .net "and_in0ncom", 0 0, L_0xf7e3f0; 1 drivers
v0xe18230_0 .net "and_in1com", 0 0, L_0xf7e190; 1 drivers
v0xe182d0_0 .alias "in0", 0 0, v0xe18c40_0;
v0xe18350_0 .alias "in1", 0 0, v0xe18b40_0;
v0xe183d0_0 .net "nand_in0ncom", 0 0, L_0xf7e330; 1 drivers
v0xe18470_0 .net "nand_in1com", 0 0, L_0xf78430; 1 drivers
v0xe18510_0 .net "ncom", 0 0, L_0xf7e270; 1 drivers
v0xe185b0_0 .net "nor_wire", 0 0, L_0xf7e4e0; 1 drivers
v0xe18650_0 .alias "result", 0 0, v0xe18e50_0;
v0xe18720_0 .alias "sel0", 0 0, v0xecf510_0;
S_0xe16d40 .scope module, "adder" "adder_1bit" 2 34, 4 2, S_0xe12ab0;
 .timescale 0 0;
L_0xf7f2b0/d .functor NAND 1, L_0xf7de40, L_0xf7e680, C4<1>, C4<1>;
L_0xf7f2b0 .delay (20,20,20) L_0xf7f2b0/d;
L_0xf7f420/d .functor NOT 1, L_0xf7f2b0, C4<0>, C4<0>, C4<0>;
L_0xf7f420 .delay (10,10,10) L_0xf7f420/d;
L_0xf7f530/d .functor NAND 1, L_0xf7df80, L_0xf7ec00, C4<1>, C4<1>;
L_0xf7f530 .delay (20,20,20) L_0xf7f530/d;
L_0xf7f5f0/d .functor NOT 1, L_0xf7f530, C4<0>, C4<0>, C4<0>;
L_0xf7f5f0 .delay (10,10,10) L_0xf7f5f0/d;
L_0xf7f700/d .functor NOR 1, L_0xf7f5f0, L_0xf7f420, C4<0>, C4<0>;
L_0xf7f700 .delay (20,20,20) L_0xf7f700/d;
L_0xf7f840/d .functor NOT 1, L_0xf7f700, C4<0>, C4<0>, C4<0>;
L_0xf7f840 .delay (10,10,10) L_0xf7f840/d;
v0xe17920_0 .net "And_AB", 0 0, L_0xf7f420; 1 drivers
v0xe179c0_0 .net "And_XorAB_C", 0 0, L_0xf7f5f0; 1 drivers
v0xe17a60_0 .net "Nand_AB", 0 0, L_0xf7f2b0; 1 drivers
v0xe17b00_0 .net "Nand_XorAB_C", 0 0, L_0xf7f530; 1 drivers
v0xe17b80_0 .net "Xor_AB", 0 0, L_0xf7ec00; 1 drivers
v0xe17c50_0 .alias "a", 0 0, v0xe18bc0_0;
v0xe17da0_0 .alias "b", 0 0, v0xe18e50_0;
v0xe17e20_0 .alias "carryin", 0 0, v0xe0b360_0;
v0xe17ea0_0 .alias "carryout", 0 0, v0xe18930_0;
v0xe17f20_0 .net "nco", 0 0, L_0xf7f700; 1 drivers
v0xe18000_0 .alias "sum", 0 0, v0xe18f30_0;
S_0xe173d0 .scope module, "xor_1" "xor_1bit" 4 13, 5 34, S_0xe16d40;
 .timescale 0 0;
L_0xf7e7f0/d .functor NAND 1, L_0xf7de40, L_0xf7e680, C4<1>, C4<1>;
L_0xf7e7f0 .delay (20,20,20) L_0xf7e7f0/d;
L_0xf7e8b0/d .functor NOR 1, L_0xf7de40, L_0xf7e680, C4<0>, C4<0>;
L_0xf7e8b0 .delay (20,20,20) L_0xf7e8b0/d;
L_0xf7e990/d .functor NOT 1, L_0xf7e8b0, C4<0>, C4<0>, C4<0>;
L_0xf7e990 .delay (10,10,10) L_0xf7e990/d;
L_0xf7eaa0/d .functor NAND 1, L_0xf7e990, L_0xf7e7f0, C4<1>, C4<1>;
L_0xf7eaa0 .delay (20,20,20) L_0xf7eaa0/d;
L_0xf7ec00/d .functor NOT 1, L_0xf7eaa0, C4<0>, C4<0>, C4<0>;
L_0xf7ec00 .delay (10,10,10) L_0xf7ec00/d;
v0xe174c0_0 .alias "a", 0 0, v0xe18bc0_0;
v0xe17560_0 .alias "b", 0 0, v0xe18e50_0;
v0xe17600_0 .net "nand_ab", 0 0, L_0xf7e7f0; 1 drivers
v0xe176a0_0 .net "nor_ab", 0 0, L_0xf7e8b0; 1 drivers
v0xe17720_0 .net "nxor_ab", 0 0, L_0xf7eaa0; 1 drivers
v0xe177c0_0 .net "or_ab", 0 0, L_0xf7e990; 1 drivers
v0xe178a0_0 .alias "result", 0 0, v0xe17b80_0;
S_0xe16e30 .scope module, "xor_2" "xor_1bit" 4 14, 5 34, S_0xe16d40;
 .timescale 0 0;
L_0xf7ed10/d .functor NAND 1, L_0xf7ec00, L_0xf7df80, C4<1>, C4<1>;
L_0xf7ed10 .delay (20,20,20) L_0xf7ed10/d;
L_0xf7ee60/d .functor NOR 1, L_0xf7ec00, L_0xf7df80, C4<0>, C4<0>;
L_0xf7ee60 .delay (20,20,20) L_0xf7ee60/d;
L_0xf7efd0/d .functor NOT 1, L_0xf7ee60, C4<0>, C4<0>, C4<0>;
L_0xf7efd0 .delay (10,10,10) L_0xf7efd0/d;
L_0xf7f090/d .functor NAND 1, L_0xf7efd0, L_0xf7ed10, C4<1>, C4<1>;
L_0xf7f090 .delay (20,20,20) L_0xf7f090/d;
L_0xf7f1a0/d .functor NOT 1, L_0xf7f090, C4<0>, C4<0>, C4<0>;
L_0xf7f1a0 .delay (10,10,10) L_0xf7f1a0/d;
v0xe16f20_0 .alias "a", 0 0, v0xe17b80_0;
v0xe16fc0_0 .alias "b", 0 0, v0xe0b360_0;
v0xe17060_0 .net "nand_ab", 0 0, L_0xf7ed10; 1 drivers
v0xe17100_0 .net "nor_ab", 0 0, L_0xf7ee60; 1 drivers
v0xe17180_0 .net "nxor_ab", 0 0, L_0xf7f090; 1 drivers
v0xe17220_0 .net "or_ab", 0 0, L_0xf7efd0; 1 drivers
v0xe17300_0 .alias "result", 0 0, v0xe18f30_0;
S_0xe167f0 .scope module, "xor_gate" "xor_1bit" 2 35, 5 34, S_0xe12ab0;
 .timescale 0 0;
L_0xf7fa00/d .functor NAND 1, L_0xf7de40, L_0xf7dee0, C4<1>, C4<1>;
L_0xf7fa00 .delay (20,20,20) L_0xf7fa00/d;
L_0xf7fac0/d .functor NOR 1, L_0xf7de40, L_0xf7dee0, C4<0>, C4<0>;
L_0xf7fac0 .delay (20,20,20) L_0xf7fac0/d;
L_0xf7fc50/d .functor NOT 1, L_0xf7fac0, C4<0>, C4<0>, C4<0>;
L_0xf7fc50 .delay (10,10,10) L_0xf7fc50/d;
L_0xf7fd40/d .functor NAND 1, L_0xf7fc50, L_0xf7fa00, C4<1>, C4<1>;
L_0xf7fd40 .delay (20,20,20) L_0xf7fd40/d;
L_0xf7fea0/d .functor NOT 1, L_0xf7fd40, C4<0>, C4<0>, C4<0>;
L_0xf7fea0 .delay (10,10,10) L_0xf7fea0/d;
v0xe168e0_0 .alias "a", 0 0, v0xe18bc0_0;
v0xe16960_0 .alias "b", 0 0, v0xe18c40_0;
v0xe16a30_0 .net "nand_ab", 0 0, L_0xf7fa00; 1 drivers
v0xe16ab0_0 .net "nor_ab", 0 0, L_0xf7fac0; 1 drivers
v0xe16b30_0 .net "nxor_ab", 0 0, L_0xf7fd40; 1 drivers
v0xe16bb0_0 .net "or_ab", 0 0, L_0xf7fc50; 1 drivers
v0xe16c70_0 .alias "result", 0 0, v0xe192d0_0;
S_0xe15c00 .scope module, "nand_and_gate" "nand_and_1bit" 2 36, 5 18, S_0xe12ab0;
 .timescale 0 0;
L_0xf7fff0/d .functor NAND 1, L_0xf7de40, L_0xf7dee0, C4<1>, C4<1>;
L_0xf7fff0 .delay (20,20,20) L_0xf7fff0/d;
L_0xf80120/d .functor NOT 1, L_0xf7fff0, C4<0>, C4<0>, C4<0>;
L_0xf80120 .delay (10,10,10) L_0xf80120/d;
v0xe16470_0 .alias "a", 0 0, v0xe18bc0_0;
v0xe16510_0 .net "and_ab", 0 0, L_0xf80120; 1 drivers
v0xe16590_0 .alias "b", 0 0, v0xe18c40_0;
v0xe16610_0 .net "nand_ab", 0 0, L_0xf7fff0; 1 drivers
v0xe166f0_0 .alias "othercontrolsignal", 0 0, v0xecf710_0;
v0xe16770_0 .alias "result", 0 0, v0xe19040_0;
S_0xe15cf0 .scope module, "mux_1" "mux_1bit" 5 30, 3 2, S_0xe15c00;
 .timescale 0 0;
L_0xf80270/d .functor NAND 1, L_0xf80120, v0xe68730_0, C4<1>, C4<1>;
L_0xf80270 .delay (20,20,20) L_0xf80270/d;
L_0xf80330/d .functor NOT 1, L_0xf80270, C4<0>, C4<0>, C4<0>;
L_0xf80330 .delay (10,10,10) L_0xf80330/d;
L_0xf80460/d .functor NOT 1, v0xe68730_0, C4<0>, C4<0>, C4<0>;
L_0xf80460 .delay (10,10,10) L_0xf80460/d;
L_0xf80520/d .functor NAND 1, L_0xf7fff0, L_0xf80460, C4<1>, C4<1>;
L_0xf80520 .delay (20,20,20) L_0xf80520/d;
L_0xf80670/d .functor NOT 1, L_0xf80520, C4<0>, C4<0>, C4<0>;
L_0xf80670 .delay (10,10,10) L_0xf80670/d;
L_0xf80760/d .functor NOR 1, L_0xf80670, L_0xf80330, C4<0>, C4<0>;
L_0xf80760 .delay (20,20,20) L_0xf80760/d;
L_0xf80900/d .functor NOT 1, L_0xf80760, C4<0>, C4<0>, C4<0>;
L_0xf80900 .delay (10,10,10) L_0xf80900/d;
v0xe15de0_0 .net "and_in0ncom", 0 0, L_0xf80670; 1 drivers
v0xe15e60_0 .net "and_in1com", 0 0, L_0xf80330; 1 drivers
v0xe15ee0_0 .alias "in0", 0 0, v0xe16610_0;
v0xe15f80_0 .alias "in1", 0 0, v0xe16510_0;
v0xe16000_0 .net "nand_in0ncom", 0 0, L_0xf80520; 1 drivers
v0xe160a0_0 .net "nand_in1com", 0 0, L_0xf80270; 1 drivers
v0xe16180_0 .net "ncom", 0 0, L_0xf80460; 1 drivers
v0xe16220_0 .net "nor_wire", 0 0, L_0xf80760; 1 drivers
v0xe162c0_0 .alias "result", 0 0, v0xe19040_0;
v0xe16390_0 .alias "sel0", 0 0, v0xecf710_0;
S_0xe15160 .scope module, "nor_or_gate" "nor_or_1bit" 2 37, 5 2, S_0xe12ab0;
 .timescale 0 0;
L_0xf80a30/d .functor NOR 1, L_0xf7de40, L_0xf7dee0, C4<0>, C4<0>;
L_0xf80a30 .delay (20,20,20) L_0xf80a30/d;
L_0xf80b60/d .functor NOT 1, L_0xf80a30, C4<0>, C4<0>, C4<0>;
L_0xf80b60 .delay (10,10,10) L_0xf80b60/d;
v0xe158e0_0 .alias "a", 0 0, v0xe18bc0_0;
v0xe15960_0 .alias "b", 0 0, v0xe18c40_0;
v0xe15a00_0 .net "nor_ab", 0 0, L_0xf80a30; 1 drivers
v0xe15a80_0 .net "or_ab", 0 0, L_0xf80b60; 1 drivers
v0xe15b00_0 .alias "othercontrolsignal", 0 0, v0xecf710_0;
v0xe15b80_0 .alias "result", 0 0, v0xe191c0_0;
S_0xe15250 .scope module, "mux_1" "mux_1bit" 5 14, 3 2, S_0xe15160;
 .timescale 0 0;
L_0xf80cb0/d .functor NAND 1, L_0xf80b60, v0xe68730_0, C4<1>, C4<1>;
L_0xf80cb0 .delay (20,20,20) L_0xf80cb0/d;
L_0xf80d70/d .functor NOT 1, L_0xf80cb0, C4<0>, C4<0>, C4<0>;
L_0xf80d70 .delay (10,10,10) L_0xf80d70/d;
L_0xf80ea0/d .functor NOT 1, v0xe68730_0, C4<0>, C4<0>, C4<0>;
L_0xf80ea0 .delay (10,10,10) L_0xf80ea0/d;
L_0xf80f60/d .functor NAND 1, L_0xf80a30, L_0xf80ea0, C4<1>, C4<1>;
L_0xf80f60 .delay (20,20,20) L_0xf80f60/d;
L_0xf810b0/d .functor NOT 1, L_0xf80f60, C4<0>, C4<0>, C4<0>;
L_0xf810b0 .delay (10,10,10) L_0xf810b0/d;
L_0xf811a0/d .functor NOR 1, L_0xf810b0, L_0xf80d70, C4<0>, C4<0>;
L_0xf811a0 .delay (20,20,20) L_0xf811a0/d;
L_0xf81340/d .functor NOT 1, L_0xf811a0, C4<0>, C4<0>, C4<0>;
L_0xf81340 .delay (10,10,10) L_0xf81340/d;
v0xe15340_0 .net "and_in0ncom", 0 0, L_0xf810b0; 1 drivers
v0xe153c0_0 .net "and_in1com", 0 0, L_0xf80d70; 1 drivers
v0xe15440_0 .alias "in0", 0 0, v0xe15a00_0;
v0xe154c0_0 .alias "in1", 0 0, v0xe15a80_0;
v0xe15540_0 .net "nand_in0ncom", 0 0, L_0xf80f60; 1 drivers
v0xe155c0_0 .net "nand_in1com", 0 0, L_0xf80cb0; 1 drivers
v0xe15640_0 .net "ncom", 0 0, L_0xf80ea0; 1 drivers
v0xe156c0_0 .net "nor_wire", 0 0, L_0xf811a0; 1 drivers
v0xe15790_0 .alias "result", 0 0, v0xe191c0_0;
v0xe15860_0 .alias "sel0", 0 0, v0xecf710_0;
S_0xe12ba0 .scope module, "mainMux" "mux_alu" 2 39, 3 22, S_0xe12ab0;
 .timescale 0 0;
v0xe149b0_0 .alias "in0", 0 0, v0xe18f30_0;
v0xe14a60_0 .alias "in1", 0 0, v0xe192d0_0;
v0xe14b10_0 .alias "in2", 0 0, v0xe19040_0;
v0xe14bc0_0 .alias "in3", 0 0, v0xe191c0_0;
v0xe14ca0_0 .net "in4", 0 0, C4<0>; 1 drivers
v0xe14d50_0 .alias "result", 0 0, v0xe18dd0_0;
v0xe14dd0_0 .net "sel0", 0 0, L_0xf83460; 1 drivers
v0xe14e50_0 .net "sel1", 0 0, L_0xf83500; 1 drivers
v0xe14ed0_0 .net "sel2", 0 0, L_0xf83630; 1 drivers
v0xe14f80_0 .net "w0", 0 0, L_0xf81b00; 1 drivers
v0xe15060_0 .net "w1", 0 0, L_0xf82280; 1 drivers
v0xe150e0_0 .net "w2", 0 0, L_0xf82ad0; 1 drivers
S_0xe14260 .scope module, "mux00" "mux_1bit" 3 37, 3 2, S_0xe12ba0;
 .timescale 0 0;
L_0xf81470/d .functor NAND 1, L_0xf7fea0, L_0xf83460, C4<1>, C4<1>;
L_0xf81470 .delay (20,20,20) L_0xf81470/d;
L_0xf81530/d .functor NOT 1, L_0xf81470, C4<0>, C4<0>, C4<0>;
L_0xf81530 .delay (10,10,10) L_0xf81530/d;
L_0xf81660/d .functor NOT 1, L_0xf83460, C4<0>, C4<0>, C4<0>;
L_0xf81660 .delay (10,10,10) L_0xf81660/d;
L_0xf817b0/d .functor NAND 1, L_0xf7f1a0, L_0xf81660, C4<1>, C4<1>;
L_0xf817b0 .delay (20,20,20) L_0xf817b0/d;
L_0xf81870/d .functor NOT 1, L_0xf817b0, C4<0>, C4<0>, C4<0>;
L_0xf81870 .delay (10,10,10) L_0xf81870/d;
L_0xf81960/d .functor NOR 1, L_0xf81870, L_0xf81530, C4<0>, C4<0>;
L_0xf81960 .delay (20,20,20) L_0xf81960/d;
L_0xf81b00/d .functor NOT 1, L_0xf81960, C4<0>, C4<0>, C4<0>;
L_0xf81b00 .delay (10,10,10) L_0xf81b00/d;
v0xe14350_0 .net "and_in0ncom", 0 0, L_0xf81870; 1 drivers
v0xe14410_0 .net "and_in1com", 0 0, L_0xf81530; 1 drivers
v0xe144b0_0 .alias "in0", 0 0, v0xe18f30_0;
v0xe14550_0 .alias "in1", 0 0, v0xe192d0_0;
v0xe145d0_0 .net "nand_in0ncom", 0 0, L_0xf817b0; 1 drivers
v0xe14670_0 .net "nand_in1com", 0 0, L_0xf81470; 1 drivers
v0xe14710_0 .net "ncom", 0 0, L_0xf81660; 1 drivers
v0xe147b0_0 .net "nor_wire", 0 0, L_0xf81960; 1 drivers
v0xe14850_0 .alias "result", 0 0, v0xe14f80_0;
v0xe148d0_0 .alias "sel0", 0 0, v0xe14dd0_0;
S_0xe13b10 .scope module, "mux01" "mux_1bit" 3 38, 3 2, S_0xe12ba0;
 .timescale 0 0;
L_0xf81c30/d .functor NAND 1, L_0xf81340, L_0xf83460, C4<1>, C4<1>;
L_0xf81c30 .delay (20,20,20) L_0xf81c30/d;
L_0xf81cf0/d .functor NOT 1, L_0xf81c30, C4<0>, C4<0>, C4<0>;
L_0xf81cf0 .delay (10,10,10) L_0xf81cf0/d;
L_0xf81e20/d .functor NOT 1, L_0xf83460, C4<0>, C4<0>, C4<0>;
L_0xf81e20 .delay (10,10,10) L_0xf81e20/d;
L_0xf81ee0/d .functor NAND 1, L_0xf80900, L_0xf81e20, C4<1>, C4<1>;
L_0xf81ee0 .delay (20,20,20) L_0xf81ee0/d;
L_0xf81ff0/d .functor NOT 1, L_0xf81ee0, C4<0>, C4<0>, C4<0>;
L_0xf81ff0 .delay (10,10,10) L_0xf81ff0/d;
L_0xf820e0/d .functor NOR 1, L_0xf81ff0, L_0xf81cf0, C4<0>, C4<0>;
L_0xf820e0 .delay (20,20,20) L_0xf820e0/d;
L_0xf82280/d .functor NOT 1, L_0xf820e0, C4<0>, C4<0>, C4<0>;
L_0xf82280 .delay (10,10,10) L_0xf82280/d;
v0xe13c00_0 .net "and_in0ncom", 0 0, L_0xf81ff0; 1 drivers
v0xe13cc0_0 .net "and_in1com", 0 0, L_0xf81cf0; 1 drivers
v0xe13d60_0 .alias "in0", 0 0, v0xe19040_0;
v0xe13e00_0 .alias "in1", 0 0, v0xe191c0_0;
v0xe13e80_0 .net "nand_in0ncom", 0 0, L_0xf81ee0; 1 drivers
v0xe13f20_0 .net "nand_in1com", 0 0, L_0xf81c30; 1 drivers
v0xe13fc0_0 .net "ncom", 0 0, L_0xf81e20; 1 drivers
v0xe14060_0 .net "nor_wire", 0 0, L_0xf820e0; 1 drivers
v0xe14100_0 .alias "result", 0 0, v0xe15060_0;
v0xe14180_0 .alias "sel0", 0 0, v0xe14dd0_0;
S_0xe133c0 .scope module, "mux1" "mux_1bit" 3 39, 3 2, S_0xe12ba0;
 .timescale 0 0;
L_0xf823b0/d .functor NAND 1, L_0xf82280, L_0xf83500, C4<1>, C4<1>;
L_0xf823b0 .delay (20,20,20) L_0xf823b0/d;
L_0xf82500/d .functor NOT 1, L_0xf823b0, C4<0>, C4<0>, C4<0>;
L_0xf82500 .delay (10,10,10) L_0xf82500/d;
L_0xf82630/d .functor NOT 1, L_0xf83500, C4<0>, C4<0>, C4<0>;
L_0xf82630 .delay (10,10,10) L_0xf82630/d;
L_0xf826f0/d .functor NAND 1, L_0xf81b00, L_0xf82630, C4<1>, C4<1>;
L_0xf826f0 .delay (20,20,20) L_0xf826f0/d;
L_0xf82840/d .functor NOT 1, L_0xf826f0, C4<0>, C4<0>, C4<0>;
L_0xf82840 .delay (10,10,10) L_0xf82840/d;
L_0xf82930/d .functor NOR 1, L_0xf82840, L_0xf82500, C4<0>, C4<0>;
L_0xf82930 .delay (20,20,20) L_0xf82930/d;
L_0xf82ad0/d .functor NOT 1, L_0xf82930, C4<0>, C4<0>, C4<0>;
L_0xf82ad0 .delay (10,10,10) L_0xf82ad0/d;
v0xe134b0_0 .net "and_in0ncom", 0 0, L_0xf82840; 1 drivers
v0xe13570_0 .net "and_in1com", 0 0, L_0xf82500; 1 drivers
v0xe13610_0 .alias "in0", 0 0, v0xe14f80_0;
v0xe136b0_0 .alias "in1", 0 0, v0xe15060_0;
v0xe13730_0 .net "nand_in0ncom", 0 0, L_0xf826f0; 1 drivers
v0xe137d0_0 .net "nand_in1com", 0 0, L_0xf823b0; 1 drivers
v0xe13870_0 .net "ncom", 0 0, L_0xf82630; 1 drivers
v0xe13910_0 .net "nor_wire", 0 0, L_0xf82930; 1 drivers
v0xe139b0_0 .alias "result", 0 0, v0xe150e0_0;
v0xe13a30_0 .alias "sel0", 0 0, v0xe14e50_0;
S_0xe12c90 .scope module, "mux2" "mux_1bit" 3 40, 3 2, S_0xe12ba0;
 .timescale 0 0;
L_0xf82c00/d .functor NAND 1, C4<0>, L_0xf83630, C4<1>, C4<1>;
L_0xf82c00 .delay (20,20,20) L_0xf82c00/d;
L_0xf82d60/d .functor NOT 1, L_0xf82c00, C4<0>, C4<0>, C4<0>;
L_0xf82d60 .delay (10,10,10) L_0xf82d60/d;
L_0xf82e90/d .functor NOT 1, L_0xf83630, C4<0>, C4<0>, C4<0>;
L_0xf82e90 .delay (10,10,10) L_0xf82e90/d;
L_0xf82f50/d .functor NAND 1, L_0xf82ad0, L_0xf82e90, C4<1>, C4<1>;
L_0xf82f50 .delay (20,20,20) L_0xf82f50/d;
L_0xf830a0/d .functor NOT 1, L_0xf82f50, C4<0>, C4<0>, C4<0>;
L_0xf830a0 .delay (10,10,10) L_0xf830a0/d;
L_0xf83190/d .functor NOR 1, L_0xf830a0, L_0xf82d60, C4<0>, C4<0>;
L_0xf83190 .delay (20,20,20) L_0xf83190/d;
L_0xf83330/d .functor NOT 1, L_0xf83190, C4<0>, C4<0>, C4<0>;
L_0xf83330 .delay (10,10,10) L_0xf83330/d;
v0xe12d80_0 .net "and_in0ncom", 0 0, L_0xf830a0; 1 drivers
v0xe12e00_0 .net "and_in1com", 0 0, L_0xf82d60; 1 drivers
v0xe12ea0_0 .alias "in0", 0 0, v0xe150e0_0;
v0xe12f40_0 .alias "in1", 0 0, v0xe14ca0_0;
v0xe12fc0_0 .net "nand_in0ncom", 0 0, L_0xf82f50; 1 drivers
v0xe13060_0 .net "nand_in1com", 0 0, L_0xf82c00; 1 drivers
v0xe13140_0 .net "ncom", 0 0, L_0xf82e90; 1 drivers
v0xe131e0_0 .net "nor_wire", 0 0, L_0xf83190; 1 drivers
v0xe13280_0 .alias "result", 0 0, v0xe18dd0_0;
v0xe13320_0 .alias "sel0", 0 0, v0xe14ed0_0;
S_0xe0bef0 .scope generate, "ALU4[27]" "ALU4[27]" 2 65, 2 65, S_0xc56b50;
 .timescale 0 0;
P_0xe0a838 .param/l "i" 2 65, +C4<011011>;
S_0xe0c020 .scope module, "_alu" "ALU_1bit" 2 66, 2 16, S_0xe0bef0;
 .timescale 0 0;
L_0xe16690/d .functor NOT 1, L_0xf839b0, C4<0>, C4<0>, C4<0>;
L_0xe16690 .delay (10,10,10) L_0xe16690/d;
v0xe11e80_0 .net "carryin", 0 0, L_0xf83a50; 1 drivers
v0xe11f20_0 .net "carryout", 0 0, L_0xf85200; 1 drivers
v0xe11fa0_0 .alias "invertB", 0 0, v0xecf510_0;
v0xe12020_0 .alias "muxIndex", 2 0, v0xecf590_0;
v0xe120a0_0 .net "notB", 0 0, L_0xe16690; 1 drivers
v0xe12120_0 .net "operandA", 0 0, L_0xf83910; 1 drivers
v0xe121a0_0 .net "operandB", 0 0, L_0xf839b0; 1 drivers
v0xe122b0_0 .alias "othercontrolsignal", 0 0, v0xecf710_0;
v0xe12330_0 .net "result", 0 0, L_0xf88cf0; 1 drivers
v0xe12400_0 .net "trueB", 0 0, L_0xf84130; 1 drivers
v0xe124e0_0 .net "wAddSub", 0 0, L_0xf84b30; 1 drivers
v0xe125f0_0 .net "wNandAnd", 0 0, L_0xf862c0; 1 drivers
v0xe12770_0 .net "wNorOr", 0 0, L_0xf86d00; 1 drivers
v0xe12880_0 .net "wXor", 0 0, L_0xf85860; 1 drivers
L_0xf88e20 .part v0xecef00_0, 0, 1;
L_0xf88ec0 .part v0xecef00_0, 1, 1;
L_0xf88ff0 .part v0xecef00_0, 2, 1;
S_0xe11700 .scope module, "mux_invertB" "mux_1bit" 2 31, 3 2, S_0xe0c020;
 .timescale 0 0;
L_0xe14c40/d .functor NAND 1, L_0xe16690, v0xecee80_0, C4<1>, C4<1>;
L_0xe14c40 .delay (20,20,20) L_0xe14c40/d;
L_0xe1d0e0/d .functor NOT 1, L_0xe14c40, C4<0>, C4<0>, C4<0>;
L_0xe1d0e0 .delay (10,10,10) L_0xe1d0e0/d;
L_0xf83d30/d .functor NOT 1, v0xecee80_0, C4<0>, C4<0>, C4<0>;
L_0xf83d30 .delay (10,10,10) L_0xf83d30/d;
L_0xf83dd0/d .functor NAND 1, L_0xf839b0, L_0xf83d30, C4<1>, C4<1>;
L_0xf83dd0 .delay (20,20,20) L_0xf83dd0/d;
L_0xf83ec0/d .functor NOT 1, L_0xf83dd0, C4<0>, C4<0>, C4<0>;
L_0xf83ec0 .delay (10,10,10) L_0xf83ec0/d;
L_0xf83fb0/d .functor NOR 1, L_0xf83ec0, L_0xe1d0e0, C4<0>, C4<0>;
L_0xf83fb0 .delay (20,20,20) L_0xf83fb0/d;
L_0xf84130/d .functor NOT 1, L_0xf83fb0, C4<0>, C4<0>, C4<0>;
L_0xf84130 .delay (10,10,10) L_0xf84130/d;
v0xe117f0_0 .net "and_in0ncom", 0 0, L_0xf83ec0; 1 drivers
v0xe118b0_0 .net "and_in1com", 0 0, L_0xe1d0e0; 1 drivers
v0xe11950_0 .alias "in0", 0 0, v0xe121a0_0;
v0xe119d0_0 .alias "in1", 0 0, v0xe120a0_0;
v0xe11a50_0 .net "nand_in0ncom", 0 0, L_0xf83dd0; 1 drivers
v0xe11af0_0 .net "nand_in1com", 0 0, L_0xe14c40; 1 drivers
v0xe11b90_0 .net "ncom", 0 0, L_0xf83d30; 1 drivers
v0xe11c30_0 .net "nor_wire", 0 0, L_0xf83fb0; 1 drivers
v0xe11cd0_0 .alias "result", 0 0, v0xe12400_0;
v0xe11da0_0 .alias "sel0", 0 0, v0xecf510_0;
S_0xe103c0 .scope module, "adder" "adder_1bit" 2 34, 4 2, S_0xe0c020;
 .timescale 0 0;
L_0xf84c40/d .functor NAND 1, L_0xf83910, L_0xf84130, C4<1>, C4<1>;
L_0xf84c40 .delay (20,20,20) L_0xf84c40/d;
L_0xf84db0/d .functor NOT 1, L_0xf84c40, C4<0>, C4<0>, C4<0>;
L_0xf84db0 .delay (10,10,10) L_0xf84db0/d;
L_0xf84ec0/d .functor NAND 1, L_0xf83a50, L_0xf845d0, C4<1>, C4<1>;
L_0xf84ec0 .delay (20,20,20) L_0xf84ec0/d;
L_0xf84f80/d .functor NOT 1, L_0xf84ec0, C4<0>, C4<0>, C4<0>;
L_0xf84f80 .delay (10,10,10) L_0xf84f80/d;
L_0xf85090/d .functor NOR 1, L_0xf84f80, L_0xf84db0, C4<0>, C4<0>;
L_0xf85090 .delay (20,20,20) L_0xf85090/d;
L_0xf85200/d .functor NOT 1, L_0xf85090, C4<0>, C4<0>, C4<0>;
L_0xf85200 .delay (10,10,10) L_0xf85200/d;
v0xe10fa0_0 .net "And_AB", 0 0, L_0xf84db0; 1 drivers
v0xe11040_0 .net "And_XorAB_C", 0 0, L_0xf84f80; 1 drivers
v0xe110e0_0 .net "Nand_AB", 0 0, L_0xf84c40; 1 drivers
v0xe11180_0 .net "Nand_XorAB_C", 0 0, L_0xf84ec0; 1 drivers
v0xe11200_0 .net "Xor_AB", 0 0, L_0xf845d0; 1 drivers
v0xe112d0_0 .alias "a", 0 0, v0xe12120_0;
v0xe11420_0 .alias "b", 0 0, v0xe12400_0;
v0xe114a0_0 .alias "carryin", 0 0, v0xe11e80_0;
v0xe11520_0 .alias "carryout", 0 0, v0xe11f20_0;
v0xe115a0_0 .net "nco", 0 0, L_0xf85090; 1 drivers
v0xe11680_0 .alias "sum", 0 0, v0xe124e0_0;
S_0xe10a50 .scope module, "xor_1" "xor_1bit" 4 13, 5 34, S_0xe103c0;
 .timescale 0 0;
L_0xf84260/d .functor NAND 1, L_0xf83910, L_0xf84130, C4<1>, C4<1>;
L_0xf84260 .delay (20,20,20) L_0xf84260/d;
L_0xf84300/d .functor NOR 1, L_0xf83910, L_0xf84130, C4<0>, C4<0>;
L_0xf84300 .delay (20,20,20) L_0xf84300/d;
L_0xf843a0/d .functor NOT 1, L_0xf84300, C4<0>, C4<0>, C4<0>;
L_0xf843a0 .delay (10,10,10) L_0xf843a0/d;
L_0xf84490/d .functor NAND 1, L_0xf843a0, L_0xf84260, C4<1>, C4<1>;
L_0xf84490 .delay (20,20,20) L_0xf84490/d;
L_0xf845d0/d .functor NOT 1, L_0xf84490, C4<0>, C4<0>, C4<0>;
L_0xf845d0 .delay (10,10,10) L_0xf845d0/d;
v0xe10b40_0 .alias "a", 0 0, v0xe12120_0;
v0xe10be0_0 .alias "b", 0 0, v0xe12400_0;
v0xe10c80_0 .net "nand_ab", 0 0, L_0xf84260; 1 drivers
v0xe10d20_0 .net "nor_ab", 0 0, L_0xf84300; 1 drivers
v0xe10da0_0 .net "nxor_ab", 0 0, L_0xf84490; 1 drivers
v0xe10e40_0 .net "or_ab", 0 0, L_0xf843a0; 1 drivers
v0xe10f20_0 .alias "result", 0 0, v0xe11200_0;
S_0xe104b0 .scope module, "xor_2" "xor_1bit" 4 14, 5 34, S_0xe103c0;
 .timescale 0 0;
L_0xf846c0/d .functor NAND 1, L_0xf845d0, L_0xf83a50, C4<1>, C4<1>;
L_0xf846c0 .delay (20,20,20) L_0xf846c0/d;
L_0xf847f0/d .functor NOR 1, L_0xf845d0, L_0xf83a50, C4<0>, C4<0>;
L_0xf847f0 .delay (20,20,20) L_0xf847f0/d;
L_0xf84960/d .functor NOT 1, L_0xf847f0, C4<0>, C4<0>, C4<0>;
L_0xf84960 .delay (10,10,10) L_0xf84960/d;
L_0xf84a20/d .functor NAND 1, L_0xf84960, L_0xf846c0, C4<1>, C4<1>;
L_0xf84a20 .delay (20,20,20) L_0xf84a20/d;
L_0xf84b30/d .functor NOT 1, L_0xf84a20, C4<0>, C4<0>, C4<0>;
L_0xf84b30 .delay (10,10,10) L_0xf84b30/d;
v0xe105a0_0 .alias "a", 0 0, v0xe11200_0;
v0xe10640_0 .alias "b", 0 0, v0xe11e80_0;
v0xe106e0_0 .net "nand_ab", 0 0, L_0xf846c0; 1 drivers
v0xe10780_0 .net "nor_ab", 0 0, L_0xf847f0; 1 drivers
v0xe10800_0 .net "nxor_ab", 0 0, L_0xf84a20; 1 drivers
v0xe108a0_0 .net "or_ab", 0 0, L_0xf84960; 1 drivers
v0xe10980_0 .alias "result", 0 0, v0xe124e0_0;
S_0xe0fe70 .scope module, "xor_gate" "xor_1bit" 2 35, 5 34, S_0xe0c020;
 .timescale 0 0;
L_0xf853c0/d .functor NAND 1, L_0xf83910, L_0xf839b0, C4<1>, C4<1>;
L_0xf853c0 .delay (20,20,20) L_0xf853c0/d;
L_0xf85480/d .functor NOR 1, L_0xf83910, L_0xf839b0, C4<0>, C4<0>;
L_0xf85480 .delay (20,20,20) L_0xf85480/d;
L_0xf85610/d .functor NOT 1, L_0xf85480, C4<0>, C4<0>, C4<0>;
L_0xf85610 .delay (10,10,10) L_0xf85610/d;
L_0xf85700/d .functor NAND 1, L_0xf85610, L_0xf853c0, C4<1>, C4<1>;
L_0xf85700 .delay (20,20,20) L_0xf85700/d;
L_0xf85860/d .functor NOT 1, L_0xf85700, C4<0>, C4<0>, C4<0>;
L_0xf85860 .delay (10,10,10) L_0xf85860/d;
v0xe0ff60_0 .alias "a", 0 0, v0xe12120_0;
v0xe0ffe0_0 .alias "b", 0 0, v0xe121a0_0;
v0xe100b0_0 .net "nand_ab", 0 0, L_0xf853c0; 1 drivers
v0xe10130_0 .net "nor_ab", 0 0, L_0xf85480; 1 drivers
v0xe101b0_0 .net "nxor_ab", 0 0, L_0xf85700; 1 drivers
v0xe10230_0 .net "or_ab", 0 0, L_0xf85610; 1 drivers
v0xe102f0_0 .alias "result", 0 0, v0xe12880_0;
S_0xe0f300 .scope module, "nand_and_gate" "nand_and_1bit" 2 36, 5 18, S_0xe0c020;
 .timescale 0 0;
L_0xf859b0/d .functor NAND 1, L_0xf83910, L_0xf839b0, C4<1>, C4<1>;
L_0xf859b0 .delay (20,20,20) L_0xf859b0/d;
L_0xf85ae0/d .functor NOT 1, L_0xf859b0, C4<0>, C4<0>, C4<0>;
L_0xf85ae0 .delay (10,10,10) L_0xf85ae0/d;
v0xe0faf0_0 .alias "a", 0 0, v0xe12120_0;
v0xe0fb90_0 .net "and_ab", 0 0, L_0xf85ae0; 1 drivers
v0xe0fc10_0 .alias "b", 0 0, v0xe121a0_0;
v0xe0fc90_0 .net "nand_ab", 0 0, L_0xf859b0; 1 drivers
v0xe0fd70_0 .alias "othercontrolsignal", 0 0, v0xecf710_0;
v0xe0fdf0_0 .alias "result", 0 0, v0xe125f0_0;
S_0xe0f3f0 .scope module, "mux_1" "mux_1bit" 5 30, 3 2, S_0xe0f300;
 .timescale 0 0;
L_0xf85c30/d .functor NAND 1, L_0xf85ae0, v0xe68730_0, C4<1>, C4<1>;
L_0xf85c30 .delay (20,20,20) L_0xf85c30/d;
L_0xf85cf0/d .functor NOT 1, L_0xf85c30, C4<0>, C4<0>, C4<0>;
L_0xf85cf0 .delay (10,10,10) L_0xf85cf0/d;
L_0xf85e20/d .functor NOT 1, v0xe68730_0, C4<0>, C4<0>, C4<0>;
L_0xf85e20 .delay (10,10,10) L_0xf85e20/d;
L_0xf85ee0/d .functor NAND 1, L_0xf859b0, L_0xf85e20, C4<1>, C4<1>;
L_0xf85ee0 .delay (20,20,20) L_0xf85ee0/d;
L_0xf86030/d .functor NOT 1, L_0xf85ee0, C4<0>, C4<0>, C4<0>;
L_0xf86030 .delay (10,10,10) L_0xf86030/d;
L_0xf86120/d .functor NOR 1, L_0xf86030, L_0xf85cf0, C4<0>, C4<0>;
L_0xf86120 .delay (20,20,20) L_0xf86120/d;
L_0xf862c0/d .functor NOT 1, L_0xf86120, C4<0>, C4<0>, C4<0>;
L_0xf862c0 .delay (10,10,10) L_0xf862c0/d;
v0xe02940_0 .net "and_in0ncom", 0 0, L_0xf86030; 1 drivers
v0xe0f4e0_0 .net "and_in1com", 0 0, L_0xf85cf0; 1 drivers
v0xe0f560_0 .alias "in0", 0 0, v0xe0fc90_0;
v0xe0f600_0 .alias "in1", 0 0, v0xe0fb90_0;
v0xe0f680_0 .net "nand_in0ncom", 0 0, L_0xf85ee0; 1 drivers
v0xe0f720_0 .net "nand_in1com", 0 0, L_0xf85c30; 1 drivers
v0xe0f800_0 .net "ncom", 0 0, L_0xf85e20; 1 drivers
v0xe0f8a0_0 .net "nor_wire", 0 0, L_0xf86120; 1 drivers
v0xe0f940_0 .alias "result", 0 0, v0xe125f0_0;
v0xe0fa10_0 .alias "sel0", 0 0, v0xecf710_0;
S_0xe0e6d0 .scope module, "nor_or_gate" "nor_or_1bit" 2 37, 5 2, S_0xe0c020;
 .timescale 0 0;
L_0xf863f0/d .functor NOR 1, L_0xf83910, L_0xf839b0, C4<0>, C4<0>;
L_0xf863f0 .delay (20,20,20) L_0xf863f0/d;
L_0xf86520/d .functor NOT 1, L_0xf863f0, C4<0>, C4<0>, C4<0>;
L_0xf86520 .delay (10,10,10) L_0xf86520/d;
v0xe0ee50_0 .alias "a", 0 0, v0xe12120_0;
v0xe0eed0_0 .alias "b", 0 0, v0xe121a0_0;
v0xe0ef70_0 .net "nor_ab", 0 0, L_0xf863f0; 1 drivers
v0xe0eff0_0 .net "or_ab", 0 0, L_0xf86520; 1 drivers
v0xe0f070_0 .alias "othercontrolsignal", 0 0, v0xecf710_0;
v0xe028c0_0 .alias "result", 0 0, v0xe12770_0;
S_0xe0e7c0 .scope module, "mux_1" "mux_1bit" 5 14, 3 2, S_0xe0e6d0;
 .timescale 0 0;
L_0xf86670/d .functor NAND 1, L_0xf86520, v0xe68730_0, C4<1>, C4<1>;
L_0xf86670 .delay (20,20,20) L_0xf86670/d;
L_0xf86730/d .functor NOT 1, L_0xf86670, C4<0>, C4<0>, C4<0>;
L_0xf86730 .delay (10,10,10) L_0xf86730/d;
L_0xf86860/d .functor NOT 1, v0xe68730_0, C4<0>, C4<0>, C4<0>;
L_0xf86860 .delay (10,10,10) L_0xf86860/d;
L_0xf86920/d .functor NAND 1, L_0xf863f0, L_0xf86860, C4<1>, C4<1>;
L_0xf86920 .delay (20,20,20) L_0xf86920/d;
L_0xf86a70/d .functor NOT 1, L_0xf86920, C4<0>, C4<0>, C4<0>;
L_0xf86a70 .delay (10,10,10) L_0xf86a70/d;
L_0xf86b60/d .functor NOR 1, L_0xf86a70, L_0xf86730, C4<0>, C4<0>;
L_0xf86b60 .delay (20,20,20) L_0xf86b60/d;
L_0xf86d00/d .functor NOT 1, L_0xf86b60, C4<0>, C4<0>, C4<0>;
L_0xf86d00 .delay (10,10,10) L_0xf86d00/d;
v0xe0e8b0_0 .net "and_in0ncom", 0 0, L_0xf86a70; 1 drivers
v0xe0e930_0 .net "and_in1com", 0 0, L_0xf86730; 1 drivers
v0xe0e9b0_0 .alias "in0", 0 0, v0xe0ef70_0;
v0xe0ea30_0 .alias "in1", 0 0, v0xe0eff0_0;
v0xe0eab0_0 .net "nand_in0ncom", 0 0, L_0xf86920; 1 drivers
v0xe0eb30_0 .net "nand_in1com", 0 0, L_0xf86670; 1 drivers
v0xe0ebb0_0 .net "ncom", 0 0, L_0xf86860; 1 drivers
v0xe0ec30_0 .net "nor_wire", 0 0, L_0xf86b60; 1 drivers
v0xe0ed00_0 .alias "result", 0 0, v0xe12770_0;
v0xe0edd0_0 .alias "sel0", 0 0, v0xecf710_0;
S_0xe0c110 .scope module, "mainMux" "mux_alu" 2 39, 3 22, S_0xe0c020;
 .timescale 0 0;
v0xe0df20_0 .alias "in0", 0 0, v0xe124e0_0;
v0xe0dfd0_0 .alias "in1", 0 0, v0xe12880_0;
v0xe0e080_0 .alias "in2", 0 0, v0xe125f0_0;
v0xe0e130_0 .alias "in3", 0 0, v0xe12770_0;
v0xe0e210_0 .net "in4", 0 0, C4<0>; 1 drivers
v0xe0e2c0_0 .alias "result", 0 0, v0xe12330_0;
v0xe0e340_0 .net "sel0", 0 0, L_0xf88e20; 1 drivers
v0xe0e3c0_0 .net "sel1", 0 0, L_0xf88ec0; 1 drivers
v0xe0e440_0 .net "sel2", 0 0, L_0xf88ff0; 1 drivers
v0xe0e4f0_0 .net "w0", 0 0, L_0xf874c0; 1 drivers
v0xe0e5d0_0 .net "w1", 0 0, L_0xf87c40; 1 drivers
v0xe0e650_0 .net "w2", 0 0, L_0xf88490; 1 drivers
S_0xe0d7d0 .scope module, "mux00" "mux_1bit" 3 37, 3 2, S_0xe0c110;
 .timescale 0 0;
L_0xf86e30/d .functor NAND 1, L_0xf85860, L_0xf88e20, C4<1>, C4<1>;
L_0xf86e30 .delay (20,20,20) L_0xf86e30/d;
L_0xf86ef0/d .functor NOT 1, L_0xf86e30, C4<0>, C4<0>, C4<0>;
L_0xf86ef0 .delay (10,10,10) L_0xf86ef0/d;
L_0xf87020/d .functor NOT 1, L_0xf88e20, C4<0>, C4<0>, C4<0>;
L_0xf87020 .delay (10,10,10) L_0xf87020/d;
L_0xf87170/d .functor NAND 1, L_0xf84b30, L_0xf87020, C4<1>, C4<1>;
L_0xf87170 .delay (20,20,20) L_0xf87170/d;
L_0xf87230/d .functor NOT 1, L_0xf87170, C4<0>, C4<0>, C4<0>;
L_0xf87230 .delay (10,10,10) L_0xf87230/d;
L_0xf87320/d .functor NOR 1, L_0xf87230, L_0xf86ef0, C4<0>, C4<0>;
L_0xf87320 .delay (20,20,20) L_0xf87320/d;
L_0xf874c0/d .functor NOT 1, L_0xf87320, C4<0>, C4<0>, C4<0>;
L_0xf874c0 .delay (10,10,10) L_0xf874c0/d;
v0xe0d8c0_0 .net "and_in0ncom", 0 0, L_0xf87230; 1 drivers
v0xe0d980_0 .net "and_in1com", 0 0, L_0xf86ef0; 1 drivers
v0xe0da20_0 .alias "in0", 0 0, v0xe124e0_0;
v0xe0dac0_0 .alias "in1", 0 0, v0xe12880_0;
v0xe0db40_0 .net "nand_in0ncom", 0 0, L_0xf87170; 1 drivers
v0xe0dbe0_0 .net "nand_in1com", 0 0, L_0xf86e30; 1 drivers
v0xe0dc80_0 .net "ncom", 0 0, L_0xf87020; 1 drivers
v0xe0dd20_0 .net "nor_wire", 0 0, L_0xf87320; 1 drivers
v0xe0ddc0_0 .alias "result", 0 0, v0xe0e4f0_0;
v0xe0de40_0 .alias "sel0", 0 0, v0xe0e340_0;
S_0xe0d080 .scope module, "mux01" "mux_1bit" 3 38, 3 2, S_0xe0c110;
 .timescale 0 0;
L_0xf875f0/d .functor NAND 1, L_0xf86d00, L_0xf88e20, C4<1>, C4<1>;
L_0xf875f0 .delay (20,20,20) L_0xf875f0/d;
L_0xf876b0/d .functor NOT 1, L_0xf875f0, C4<0>, C4<0>, C4<0>;
L_0xf876b0 .delay (10,10,10) L_0xf876b0/d;
L_0xf877e0/d .functor NOT 1, L_0xf88e20, C4<0>, C4<0>, C4<0>;
L_0xf877e0 .delay (10,10,10) L_0xf877e0/d;
L_0xf878a0/d .functor NAND 1, L_0xf862c0, L_0xf877e0, C4<1>, C4<1>;
L_0xf878a0 .delay (20,20,20) L_0xf878a0/d;
L_0xf879b0/d .functor NOT 1, L_0xf878a0, C4<0>, C4<0>, C4<0>;
L_0xf879b0 .delay (10,10,10) L_0xf879b0/d;
L_0xf87aa0/d .functor NOR 1, L_0xf879b0, L_0xf876b0, C4<0>, C4<0>;
L_0xf87aa0 .delay (20,20,20) L_0xf87aa0/d;
L_0xf87c40/d .functor NOT 1, L_0xf87aa0, C4<0>, C4<0>, C4<0>;
L_0xf87c40 .delay (10,10,10) L_0xf87c40/d;
v0xe0d170_0 .net "and_in0ncom", 0 0, L_0xf879b0; 1 drivers
v0xe0d230_0 .net "and_in1com", 0 0, L_0xf876b0; 1 drivers
v0xe0d2d0_0 .alias "in0", 0 0, v0xe125f0_0;
v0xe0d370_0 .alias "in1", 0 0, v0xe12770_0;
v0xe0d3f0_0 .net "nand_in0ncom", 0 0, L_0xf878a0; 1 drivers
v0xe0d490_0 .net "nand_in1com", 0 0, L_0xf875f0; 1 drivers
v0xe0d530_0 .net "ncom", 0 0, L_0xf877e0; 1 drivers
v0xe0d5d0_0 .net "nor_wire", 0 0, L_0xf87aa0; 1 drivers
v0xe0d670_0 .alias "result", 0 0, v0xe0e5d0_0;
v0xe0d6f0_0 .alias "sel0", 0 0, v0xe0e340_0;
S_0xe0c930 .scope module, "mux1" "mux_1bit" 3 39, 3 2, S_0xe0c110;
 .timescale 0 0;
L_0xf87d70/d .functor NAND 1, L_0xf87c40, L_0xf88ec0, C4<1>, C4<1>;
L_0xf87d70 .delay (20,20,20) L_0xf87d70/d;
L_0xf87ec0/d .functor NOT 1, L_0xf87d70, C4<0>, C4<0>, C4<0>;
L_0xf87ec0 .delay (10,10,10) L_0xf87ec0/d;
L_0xf87ff0/d .functor NOT 1, L_0xf88ec0, C4<0>, C4<0>, C4<0>;
L_0xf87ff0 .delay (10,10,10) L_0xf87ff0/d;
L_0xf880b0/d .functor NAND 1, L_0xf874c0, L_0xf87ff0, C4<1>, C4<1>;
L_0xf880b0 .delay (20,20,20) L_0xf880b0/d;
L_0xf88200/d .functor NOT 1, L_0xf880b0, C4<0>, C4<0>, C4<0>;
L_0xf88200 .delay (10,10,10) L_0xf88200/d;
L_0xf882f0/d .functor NOR 1, L_0xf88200, L_0xf87ec0, C4<0>, C4<0>;
L_0xf882f0 .delay (20,20,20) L_0xf882f0/d;
L_0xf88490/d .functor NOT 1, L_0xf882f0, C4<0>, C4<0>, C4<0>;
L_0xf88490 .delay (10,10,10) L_0xf88490/d;
v0xe0ca20_0 .net "and_in0ncom", 0 0, L_0xf88200; 1 drivers
v0xe0cae0_0 .net "and_in1com", 0 0, L_0xf87ec0; 1 drivers
v0xe0cb80_0 .alias "in0", 0 0, v0xe0e4f0_0;
v0xe0cc20_0 .alias "in1", 0 0, v0xe0e5d0_0;
v0xe0cca0_0 .net "nand_in0ncom", 0 0, L_0xf880b0; 1 drivers
v0xe0cd40_0 .net "nand_in1com", 0 0, L_0xf87d70; 1 drivers
v0xe0cde0_0 .net "ncom", 0 0, L_0xf87ff0; 1 drivers
v0xe0ce80_0 .net "nor_wire", 0 0, L_0xf882f0; 1 drivers
v0xe0cf20_0 .alias "result", 0 0, v0xe0e650_0;
v0xe0cfa0_0 .alias "sel0", 0 0, v0xe0e3c0_0;
S_0xe0c200 .scope module, "mux2" "mux_1bit" 3 40, 3 2, S_0xe0c110;
 .timescale 0 0;
L_0xf885c0/d .functor NAND 1, C4<0>, L_0xf88ff0, C4<1>, C4<1>;
L_0xf885c0 .delay (20,20,20) L_0xf885c0/d;
L_0xf88720/d .functor NOT 1, L_0xf885c0, C4<0>, C4<0>, C4<0>;
L_0xf88720 .delay (10,10,10) L_0xf88720/d;
L_0xf88850/d .functor NOT 1, L_0xf88ff0, C4<0>, C4<0>, C4<0>;
L_0xf88850 .delay (10,10,10) L_0xf88850/d;
L_0xf88910/d .functor NAND 1, L_0xf88490, L_0xf88850, C4<1>, C4<1>;
L_0xf88910 .delay (20,20,20) L_0xf88910/d;
L_0xf88a60/d .functor NOT 1, L_0xf88910, C4<0>, C4<0>, C4<0>;
L_0xf88a60 .delay (10,10,10) L_0xf88a60/d;
L_0xf88b50/d .functor NOR 1, L_0xf88a60, L_0xf88720, C4<0>, C4<0>;
L_0xf88b50 .delay (20,20,20) L_0xf88b50/d;
L_0xf88cf0/d .functor NOT 1, L_0xf88b50, C4<0>, C4<0>, C4<0>;
L_0xf88cf0 .delay (10,10,10) L_0xf88cf0/d;
v0xe0c2f0_0 .net "and_in0ncom", 0 0, L_0xf88a60; 1 drivers
v0xe0c370_0 .net "and_in1com", 0 0, L_0xf88720; 1 drivers
v0xe0c410_0 .alias "in0", 0 0, v0xe0e650_0;
v0xe0c4b0_0 .alias "in1", 0 0, v0xe0e210_0;
v0xe0c530_0 .net "nand_in0ncom", 0 0, L_0xf88910; 1 drivers
v0xe0c5d0_0 .net "nand_in1com", 0 0, L_0xf885c0; 1 drivers
v0xe0c6b0_0 .net "ncom", 0 0, L_0xf88850; 1 drivers
v0xe0c750_0 .net "nor_wire", 0 0, L_0xf88b50; 1 drivers
v0xe0c7f0_0 .alias "result", 0 0, v0xe12330_0;
v0xe0c890_0 .alias "sel0", 0 0, v0xe0e440_0;
S_0xe05530 .scope generate, "ALU4[28]" "ALU4[28]" 2 65, 2 65, S_0xc56b50;
 .timescale 0 0;
P_0xe03eb8 .param/l "i" 2 65, +C4<011100>;
S_0xe05660 .scope module, "_alu" "ALU_1bit" 2 66, 2 16, S_0xe05530;
 .timescale 0 0;
L_0xe0e1b0/d .functor NOT 1, L_0xf89470, C4<0>, C4<0>, C4<0>;
L_0xe0e1b0 .delay (10,10,10) L_0xe0e1b0/d;
v0xe0b3f0_0 .net "carryin", 0 0, L_0xf89510; 1 drivers
v0xe0b490_0 .net "carryout", 0 0, L_0xf8ad00; 1 drivers
v0xe0b510_0 .alias "invertB", 0 0, v0xecf510_0;
v0xe0b590_0 .alias "muxIndex", 2 0, v0xecf590_0;
v0xe0b610_0 .net "notB", 0 0, L_0xe0e1b0; 1 drivers
v0xe0b690_0 .net "operandA", 0 0, L_0xf893d0; 1 drivers
v0xe0b710_0 .net "operandB", 0 0, L_0xf89470; 1 drivers
v0xe0b820_0 .alias "othercontrolsignal", 0 0, v0xecf710_0;
v0xe0b8a0_0 .net "result", 0 0, L_0xf8e7f0; 1 drivers
v0xe0b970_0 .net "trueB", 0 0, L_0xf89b30; 1 drivers
v0xe0ba50_0 .net "wAddSub", 0 0, L_0xf8a630; 1 drivers
v0xe0bb60_0 .net "wNandAnd", 0 0, L_0xf8bdc0; 1 drivers
v0xe0bce0_0 .net "wNorOr", 0 0, L_0xf8c800; 1 drivers
v0xe0bdf0_0 .net "wXor", 0 0, L_0xf8b360; 1 drivers
L_0xf8e920 .part v0xecef00_0, 0, 1;
L_0xf8e9c0 .part v0xecef00_0, 1, 1;
L_0xf8eaf0 .part v0xecef00_0, 2, 1;
S_0xe0abe0 .scope module, "mux_invertB" "mux_1bit" 2 31, 3 2, S_0xe05660;
 .timescale 0 0;
L_0xf83b90/d .functor NAND 1, L_0xe0e1b0, v0xecee80_0, C4<1>, C4<1>;
L_0xf83b90 .delay (20,20,20) L_0xf83b90/d;
L_0xf83c70/d .functor NOT 1, L_0xf83b90, C4<0>, C4<0>, C4<0>;
L_0xf83c70 .delay (10,10,10) L_0xf83c70/d;
L_0xf89770/d .functor NOT 1, v0xecee80_0, C4<0>, C4<0>, C4<0>;
L_0xf89770 .delay (10,10,10) L_0xf89770/d;
L_0xf897d0/d .functor NAND 1, L_0xf89470, L_0xf89770, C4<1>, C4<1>;
L_0xf897d0 .delay (20,20,20) L_0xf897d0/d;
L_0xf898c0/d .functor NOT 1, L_0xf897d0, C4<0>, C4<0>, C4<0>;
L_0xf898c0 .delay (10,10,10) L_0xf898c0/d;
L_0xf899b0/d .functor NOR 1, L_0xf898c0, L_0xf83c70, C4<0>, C4<0>;
L_0xf899b0 .delay (20,20,20) L_0xf899b0/d;
L_0xf89b30/d .functor NOT 1, L_0xf899b0, C4<0>, C4<0>, C4<0>;
L_0xf89b30 .delay (10,10,10) L_0xf89b30/d;
v0xe0acd0_0 .net "and_in0ncom", 0 0, L_0xf898c0; 1 drivers
v0xe0ad90_0 .net "and_in1com", 0 0, L_0xf83c70; 1 drivers
v0xe0ae30_0 .alias "in0", 0 0, v0xe0b710_0;
v0xe0aeb0_0 .alias "in1", 0 0, v0xe0b610_0;
v0xe0af30_0 .net "nand_in0ncom", 0 0, L_0xf897d0; 1 drivers
v0xe0afd0_0 .net "nand_in1com", 0 0, L_0xf83b90; 1 drivers
v0xe0b070_0 .net "ncom", 0 0, L_0xf89770; 1 drivers
v0xe0b110_0 .net "nor_wire", 0 0, L_0xf899b0; 1 drivers
v0xe0b1b0_0 .alias "result", 0 0, v0xe0b970_0;
v0xe0b280_0 .alias "sel0", 0 0, v0xecf510_0;
S_0xe09880 .scope module, "adder" "adder_1bit" 2 34, 4 2, S_0xe05660;
 .timescale 0 0;
L_0xf8a740/d .functor NAND 1, L_0xf893d0, L_0xf89b30, C4<1>, C4<1>;
L_0xf8a740 .delay (20,20,20) L_0xf8a740/d;
L_0xf8a8b0/d .functor NOT 1, L_0xf8a740, C4<0>, C4<0>, C4<0>;
L_0xf8a8b0 .delay (10,10,10) L_0xf8a8b0/d;
L_0xf8a9c0/d .functor NAND 1, L_0xf89510, L_0xf8a090, C4<1>, C4<1>;
L_0xf8a9c0 .delay (20,20,20) L_0xf8a9c0/d;
L_0xf8aa80/d .functor NOT 1, L_0xf8a9c0, C4<0>, C4<0>, C4<0>;
L_0xf8aa80 .delay (10,10,10) L_0xf8aa80/d;
L_0xf8ab90/d .functor NOR 1, L_0xf8aa80, L_0xf8a8b0, C4<0>, C4<0>;
L_0xf8ab90 .delay (20,20,20) L_0xf8ab90/d;
L_0xf8ad00/d .functor NOT 1, L_0xf8ab90, C4<0>, C4<0>, C4<0>;
L_0xf8ad00 .delay (10,10,10) L_0xf8ad00/d;
v0xe0a480_0 .net "And_AB", 0 0, L_0xf8a8b0; 1 drivers
v0xe0a520_0 .net "And_XorAB_C", 0 0, L_0xf8aa80; 1 drivers
v0xe0a5c0_0 .net "Nand_AB", 0 0, L_0xf8a740; 1 drivers
v0xe0a660_0 .net "Nand_XorAB_C", 0 0, L_0xf8a9c0; 1 drivers
v0xe0a6e0_0 .net "Xor_AB", 0 0, L_0xf8a090; 1 drivers
v0xe0a7b0_0 .alias "a", 0 0, v0xe0b690_0;
v0xe0a900_0 .alias "b", 0 0, v0xe0b970_0;
v0xe0a980_0 .alias "carryin", 0 0, v0xe0b3f0_0;
v0xe0aa00_0 .alias "carryout", 0 0, v0xe0b490_0;
v0xe0aa80_0 .net "nco", 0 0, L_0xf8ab90; 1 drivers
v0xe0ab60_0 .alias "sum", 0 0, v0xe0ba50_0;
S_0xe09f30 .scope module, "xor_1" "xor_1bit" 4 13, 5 34, S_0xe09880;
 .timescale 0 0;
L_0xf89c60/d .functor NAND 1, L_0xf893d0, L_0xf89b30, C4<1>, C4<1>;
L_0xf89c60 .delay (20,20,20) L_0xf89c60/d;
L_0xf89d40/d .functor NOR 1, L_0xf893d0, L_0xf89b30, C4<0>, C4<0>;
L_0xf89d40 .delay (20,20,20) L_0xf89d40/d;
L_0xf89e20/d .functor NOT 1, L_0xf89d40, C4<0>, C4<0>, C4<0>;
L_0xf89e20 .delay (10,10,10) L_0xf89e20/d;
L_0xf89f30/d .functor NAND 1, L_0xf89e20, L_0xf89c60, C4<1>, C4<1>;
L_0xf89f30 .delay (20,20,20) L_0xf89f30/d;
L_0xf8a090/d .functor NOT 1, L_0xf89f30, C4<0>, C4<0>, C4<0>;
L_0xf8a090 .delay (10,10,10) L_0xf8a090/d;
v0xe0a020_0 .alias "a", 0 0, v0xe0b690_0;
v0xe0a0c0_0 .alias "b", 0 0, v0xe0b970_0;
v0xe0a160_0 .net "nand_ab", 0 0, L_0xf89c60; 1 drivers
v0xe0a200_0 .net "nor_ab", 0 0, L_0xf89d40; 1 drivers
v0xe0a280_0 .net "nxor_ab", 0 0, L_0xf89f30; 1 drivers
v0xe0a320_0 .net "or_ab", 0 0, L_0xf89e20; 1 drivers
v0xe0a400_0 .alias "result", 0 0, v0xe0a6e0_0;
S_0xe09970 .scope module, "xor_2" "xor_1bit" 4 14, 5 34, S_0xe09880;
 .timescale 0 0;
L_0xf8a1a0/d .functor NAND 1, L_0xf8a090, L_0xf89510, C4<1>, C4<1>;
L_0xf8a1a0 .delay (20,20,20) L_0xf8a1a0/d;
L_0xf8a2f0/d .functor NOR 1, L_0xf8a090, L_0xf89510, C4<0>, C4<0>;
L_0xf8a2f0 .delay (20,20,20) L_0xf8a2f0/d;
L_0xf8a460/d .functor NOT 1, L_0xf8a2f0, C4<0>, C4<0>, C4<0>;
L_0xf8a460 .delay (10,10,10) L_0xf8a460/d;
L_0xf8a520/d .functor NAND 1, L_0xf8a460, L_0xf8a1a0, C4<1>, C4<1>;
L_0xf8a520 .delay (20,20,20) L_0xf8a520/d;
L_0xf8a630/d .functor NOT 1, L_0xf8a520, C4<0>, C4<0>, C4<0>;
L_0xf8a630 .delay (10,10,10) L_0xf8a630/d;
v0xe09a60_0 .alias "a", 0 0, v0xe0a6e0_0;
v0xe09b20_0 .alias "b", 0 0, v0xe0b3f0_0;
v0xe09bc0_0 .net "nand_ab", 0 0, L_0xf8a1a0; 1 drivers
v0xe09c60_0 .net "nor_ab", 0 0, L_0xf8a2f0; 1 drivers
v0xe09ce0_0 .net "nxor_ab", 0 0, L_0xf8a520; 1 drivers
v0xe09d80_0 .net "or_ab", 0 0, L_0xf8a460; 1 drivers
v0xe09e60_0 .alias "result", 0 0, v0xe0ba50_0;
S_0xe09370 .scope module, "xor_gate" "xor_1bit" 2 35, 5 34, S_0xe05660;
 .timescale 0 0;
L_0xf8aec0/d .functor NAND 1, L_0xf893d0, L_0xf89470, C4<1>, C4<1>;
L_0xf8aec0 .delay (20,20,20) L_0xf8aec0/d;
L_0xf8af80/d .functor NOR 1, L_0xf893d0, L_0xf89470, C4<0>, C4<0>;
L_0xf8af80 .delay (20,20,20) L_0xf8af80/d;
L_0xf8b110/d .functor NOT 1, L_0xf8af80, C4<0>, C4<0>, C4<0>;
L_0xf8b110 .delay (10,10,10) L_0xf8b110/d;
L_0xf8b200/d .functor NAND 1, L_0xf8b110, L_0xf8aec0, C4<1>, C4<1>;
L_0xf8b200 .delay (20,20,20) L_0xf8b200/d;
L_0xf8b360/d .functor NOT 1, L_0xf8b200, C4<0>, C4<0>, C4<0>;
L_0xf8b360 .delay (10,10,10) L_0xf8b360/d;
v0xe09460_0 .alias "a", 0 0, v0xe0b690_0;
v0xe094e0_0 .alias "b", 0 0, v0xe0b710_0;
v0xe095b0_0 .net "nand_ab", 0 0, L_0xf8aec0; 1 drivers
v0xe09630_0 .net "nor_ab", 0 0, L_0xf8af80; 1 drivers
v0xe096b0_0 .net "nxor_ab", 0 0, L_0xf8b200; 1 drivers
v0xe09730_0 .net "or_ab", 0 0, L_0xf8b110; 1 drivers
v0xe097b0_0 .alias "result", 0 0, v0xe0bdf0_0;
S_0xe08790 .scope module, "nand_and_gate" "nand_and_1bit" 2 36, 5 18, S_0xe05660;
 .timescale 0 0;
L_0xf8b4b0/d .functor NAND 1, L_0xf893d0, L_0xf89470, C4<1>, C4<1>;
L_0xf8b4b0 .delay (20,20,20) L_0xf8b4b0/d;
L_0xf8b5e0/d .functor NOT 1, L_0xf8b4b0, C4<0>, C4<0>, C4<0>;
L_0xf8b5e0 .delay (10,10,10) L_0xf8b5e0/d;
v0xe09000_0 .alias "a", 0 0, v0xe0b690_0;
v0xe09080_0 .net "and_ab", 0 0, L_0xf8b5e0; 1 drivers
v0xe09100_0 .alias "b", 0 0, v0xe0b710_0;
v0xe09180_0 .net "nand_ab", 0 0, L_0xf8b4b0; 1 drivers
v0xe09230_0 .alias "othercontrolsignal", 0 0, v0xecf710_0;
v0xe092b0_0 .alias "result", 0 0, v0xe0bb60_0;
S_0xe08880 .scope module, "mux_1" "mux_1bit" 5 30, 3 2, S_0xe08790;
 .timescale 0 0;
L_0xf8b730/d .functor NAND 1, L_0xf8b5e0, v0xe68730_0, C4<1>, C4<1>;
L_0xf8b730 .delay (20,20,20) L_0xf8b730/d;
L_0xf8b7f0/d .functor NOT 1, L_0xf8b730, C4<0>, C4<0>, C4<0>;
L_0xf8b7f0 .delay (10,10,10) L_0xf8b7f0/d;
L_0xf8b920/d .functor NOT 1, v0xe68730_0, C4<0>, C4<0>, C4<0>;
L_0xf8b920 .delay (10,10,10) L_0xf8b920/d;
L_0xf8b9e0/d .functor NAND 1, L_0xf8b4b0, L_0xf8b920, C4<1>, C4<1>;
L_0xf8b9e0 .delay (20,20,20) L_0xf8b9e0/d;
L_0xf8bb30/d .functor NOT 1, L_0xf8b9e0, C4<0>, C4<0>, C4<0>;
L_0xf8bb30 .delay (10,10,10) L_0xf8bb30/d;
L_0xf8bc20/d .functor NOR 1, L_0xf8bb30, L_0xf8b7f0, C4<0>, C4<0>;
L_0xf8bc20 .delay (20,20,20) L_0xf8bc20/d;
L_0xf8bdc0/d .functor NOT 1, L_0xf8bc20, C4<0>, C4<0>, C4<0>;
L_0xf8bdc0 .delay (10,10,10) L_0xf8bdc0/d;
v0xe08970_0 .net "and_in0ncom", 0 0, L_0xf8bb30; 1 drivers
v0xe089f0_0 .net "and_in1com", 0 0, L_0xf8b7f0; 1 drivers
v0xe08a70_0 .alias "in0", 0 0, v0xe09180_0;
v0xe08b10_0 .alias "in1", 0 0, v0xe09080_0;
v0xe08b90_0 .net "nand_in0ncom", 0 0, L_0xf8b9e0; 1 drivers
v0xe08c30_0 .net "nand_in1com", 0 0, L_0xf8b730; 1 drivers
v0xe08d10_0 .net "ncom", 0 0, L_0xf8b920; 1 drivers
v0xe08db0_0 .net "nor_wire", 0 0, L_0xf8bc20; 1 drivers
v0xe08e50_0 .alias "result", 0 0, v0xe0bb60_0;
v0xe08f20_0 .alias "sel0", 0 0, v0xecf710_0;
S_0xe07cf0 .scope module, "nor_or_gate" "nor_or_1bit" 2 37, 5 2, S_0xe05660;
 .timescale 0 0;
L_0xf8bef0/d .functor NOR 1, L_0xf893d0, L_0xf89470, C4<0>, C4<0>;
L_0xf8bef0 .delay (20,20,20) L_0xf8bef0/d;
L_0xf8c020/d .functor NOT 1, L_0xf8bef0, C4<0>, C4<0>, C4<0>;
L_0xf8c020 .delay (10,10,10) L_0xf8c020/d;
v0xe08470_0 .alias "a", 0 0, v0xe0b690_0;
v0xe084f0_0 .alias "b", 0 0, v0xe0b710_0;
v0xe08590_0 .net "nor_ab", 0 0, L_0xf8bef0; 1 drivers
v0xe08610_0 .net "or_ab", 0 0, L_0xf8c020; 1 drivers
v0xe08690_0 .alias "othercontrolsignal", 0 0, v0xecf710_0;
v0xe08710_0 .alias "result", 0 0, v0xe0bce0_0;
S_0xe07de0 .scope module, "mux_1" "mux_1bit" 5 14, 3 2, S_0xe07cf0;
 .timescale 0 0;
L_0xf8c170/d .functor NAND 1, L_0xf8c020, v0xe68730_0, C4<1>, C4<1>;
L_0xf8c170 .delay (20,20,20) L_0xf8c170/d;
L_0xf8c230/d .functor NOT 1, L_0xf8c170, C4<0>, C4<0>, C4<0>;
L_0xf8c230 .delay (10,10,10) L_0xf8c230/d;
L_0xf8c360/d .functor NOT 1, v0xe68730_0, C4<0>, C4<0>, C4<0>;
L_0xf8c360 .delay (10,10,10) L_0xf8c360/d;
L_0xf8c420/d .functor NAND 1, L_0xf8bef0, L_0xf8c360, C4<1>, C4<1>;
L_0xf8c420 .delay (20,20,20) L_0xf8c420/d;
L_0xf8c570/d .functor NOT 1, L_0xf8c420, C4<0>, C4<0>, C4<0>;
L_0xf8c570 .delay (10,10,10) L_0xf8c570/d;
L_0xf8c660/d .functor NOR 1, L_0xf8c570, L_0xf8c230, C4<0>, C4<0>;
L_0xf8c660 .delay (20,20,20) L_0xf8c660/d;
L_0xf8c800/d .functor NOT 1, L_0xf8c660, C4<0>, C4<0>, C4<0>;
L_0xf8c800 .delay (10,10,10) L_0xf8c800/d;
v0xe07ed0_0 .net "and_in0ncom", 0 0, L_0xf8c570; 1 drivers
v0xe07f50_0 .net "and_in1com", 0 0, L_0xf8c230; 1 drivers
v0xe07fd0_0 .alias "in0", 0 0, v0xe08590_0;
v0xe08050_0 .alias "in1", 0 0, v0xe08610_0;
v0xe080d0_0 .net "nand_in0ncom", 0 0, L_0xf8c420; 1 drivers
v0xe08150_0 .net "nand_in1com", 0 0, L_0xf8c170; 1 drivers
v0xe081d0_0 .net "ncom", 0 0, L_0xf8c360; 1 drivers
v0xe08250_0 .net "nor_wire", 0 0, L_0xf8c660; 1 drivers
v0xe08320_0 .alias "result", 0 0, v0xe0bce0_0;
v0xe083f0_0 .alias "sel0", 0 0, v0xecf710_0;
S_0xe05750 .scope module, "mainMux" "mux_alu" 2 39, 3 22, S_0xe05660;
 .timescale 0 0;
v0xe07540_0 .alias "in0", 0 0, v0xe0ba50_0;
v0xe075f0_0 .alias "in1", 0 0, v0xe0bdf0_0;
v0xe076a0_0 .alias "in2", 0 0, v0xe0bb60_0;
v0xe07750_0 .alias "in3", 0 0, v0xe0bce0_0;
v0xe07830_0 .net "in4", 0 0, C4<0>; 1 drivers
v0xe078e0_0 .alias "result", 0 0, v0xe0b8a0_0;
v0xe07960_0 .net "sel0", 0 0, L_0xf8e920; 1 drivers
v0xe079e0_0 .net "sel1", 0 0, L_0xf8e9c0; 1 drivers
v0xe07a60_0 .net "sel2", 0 0, L_0xf8eaf0; 1 drivers
v0xe07b10_0 .net "w0", 0 0, L_0xf8cfc0; 1 drivers
v0xe07bf0_0 .net "w1", 0 0, L_0xf8d740; 1 drivers
v0xe07c70_0 .net "w2", 0 0, L_0xf8df90; 1 drivers
S_0xe06df0 .scope module, "mux00" "mux_1bit" 3 37, 3 2, S_0xe05750;
 .timescale 0 0;
L_0xf8c930/d .functor NAND 1, L_0xf8b360, L_0xf8e920, C4<1>, C4<1>;
L_0xf8c930 .delay (20,20,20) L_0xf8c930/d;
L_0xf8c9f0/d .functor NOT 1, L_0xf8c930, C4<0>, C4<0>, C4<0>;
L_0xf8c9f0 .delay (10,10,10) L_0xf8c9f0/d;
L_0xf8cb20/d .functor NOT 1, L_0xf8e920, C4<0>, C4<0>, C4<0>;
L_0xf8cb20 .delay (10,10,10) L_0xf8cb20/d;
L_0xf8cc70/d .functor NAND 1, L_0xf8a630, L_0xf8cb20, C4<1>, C4<1>;
L_0xf8cc70 .delay (20,20,20) L_0xf8cc70/d;
L_0xf8cd30/d .functor NOT 1, L_0xf8cc70, C4<0>, C4<0>, C4<0>;
L_0xf8cd30 .delay (10,10,10) L_0xf8cd30/d;
L_0xf8ce20/d .functor NOR 1, L_0xf8cd30, L_0xf8c9f0, C4<0>, C4<0>;
L_0xf8ce20 .delay (20,20,20) L_0xf8ce20/d;
L_0xf8cfc0/d .functor NOT 1, L_0xf8ce20, C4<0>, C4<0>, C4<0>;
L_0xf8cfc0 .delay (10,10,10) L_0xf8cfc0/d;
v0xe06ee0_0 .net "and_in0ncom", 0 0, L_0xf8cd30; 1 drivers
v0xe06fa0_0 .net "and_in1com", 0 0, L_0xf8c9f0; 1 drivers
v0xe07040_0 .alias "in0", 0 0, v0xe0ba50_0;
v0xe070e0_0 .alias "in1", 0 0, v0xe0bdf0_0;
v0xe07160_0 .net "nand_in0ncom", 0 0, L_0xf8cc70; 1 drivers
v0xe07200_0 .net "nand_in1com", 0 0, L_0xf8c930; 1 drivers
v0xe072a0_0 .net "ncom", 0 0, L_0xf8cb20; 1 drivers
v0xe07340_0 .net "nor_wire", 0 0, L_0xf8ce20; 1 drivers
v0xe073e0_0 .alias "result", 0 0, v0xe07b10_0;
v0xe07460_0 .alias "sel0", 0 0, v0xe07960_0;
S_0xe066a0 .scope module, "mux01" "mux_1bit" 3 38, 3 2, S_0xe05750;
 .timescale 0 0;
L_0xf8d0f0/d .functor NAND 1, L_0xf8c800, L_0xf8e920, C4<1>, C4<1>;
L_0xf8d0f0 .delay (20,20,20) L_0xf8d0f0/d;
L_0xf8d1b0/d .functor NOT 1, L_0xf8d0f0, C4<0>, C4<0>, C4<0>;
L_0xf8d1b0 .delay (10,10,10) L_0xf8d1b0/d;
L_0xf8d2e0/d .functor NOT 1, L_0xf8e920, C4<0>, C4<0>, C4<0>;
L_0xf8d2e0 .delay (10,10,10) L_0xf8d2e0/d;
L_0xf8d3a0/d .functor NAND 1, L_0xf8bdc0, L_0xf8d2e0, C4<1>, C4<1>;
L_0xf8d3a0 .delay (20,20,20) L_0xf8d3a0/d;
L_0xf8d4b0/d .functor NOT 1, L_0xf8d3a0, C4<0>, C4<0>, C4<0>;
L_0xf8d4b0 .delay (10,10,10) L_0xf8d4b0/d;
L_0xf8d5a0/d .functor NOR 1, L_0xf8d4b0, L_0xf8d1b0, C4<0>, C4<0>;
L_0xf8d5a0 .delay (20,20,20) L_0xf8d5a0/d;
L_0xf8d740/d .functor NOT 1, L_0xf8d5a0, C4<0>, C4<0>, C4<0>;
L_0xf8d740 .delay (10,10,10) L_0xf8d740/d;
v0xe06790_0 .net "and_in0ncom", 0 0, L_0xf8d4b0; 1 drivers
v0xe06850_0 .net "and_in1com", 0 0, L_0xf8d1b0; 1 drivers
v0xe068f0_0 .alias "in0", 0 0, v0xe0bb60_0;
v0xe06990_0 .alias "in1", 0 0, v0xe0bce0_0;
v0xe06a10_0 .net "nand_in0ncom", 0 0, L_0xf8d3a0; 1 drivers
v0xe06ab0_0 .net "nand_in1com", 0 0, L_0xf8d0f0; 1 drivers
v0xe06b50_0 .net "ncom", 0 0, L_0xf8d2e0; 1 drivers
v0xe06bf0_0 .net "nor_wire", 0 0, L_0xf8d5a0; 1 drivers
v0xe06c90_0 .alias "result", 0 0, v0xe07bf0_0;
v0xe06d10_0 .alias "sel0", 0 0, v0xe07960_0;
S_0xe05f50 .scope module, "mux1" "mux_1bit" 3 39, 3 2, S_0xe05750;
 .timescale 0 0;
L_0xf8d870/d .functor NAND 1, L_0xf8d740, L_0xf8e9c0, C4<1>, C4<1>;
L_0xf8d870 .delay (20,20,20) L_0xf8d870/d;
L_0xf8d9c0/d .functor NOT 1, L_0xf8d870, C4<0>, C4<0>, C4<0>;
L_0xf8d9c0 .delay (10,10,10) L_0xf8d9c0/d;
L_0xf8daf0/d .functor NOT 1, L_0xf8e9c0, C4<0>, C4<0>, C4<0>;
L_0xf8daf0 .delay (10,10,10) L_0xf8daf0/d;
L_0xf8dbb0/d .functor NAND 1, L_0xf8cfc0, L_0xf8daf0, C4<1>, C4<1>;
L_0xf8dbb0 .delay (20,20,20) L_0xf8dbb0/d;
L_0xf8dd00/d .functor NOT 1, L_0xf8dbb0, C4<0>, C4<0>, C4<0>;
L_0xf8dd00 .delay (10,10,10) L_0xf8dd00/d;
L_0xf8ddf0/d .functor NOR 1, L_0xf8dd00, L_0xf8d9c0, C4<0>, C4<0>;
L_0xf8ddf0 .delay (20,20,20) L_0xf8ddf0/d;
L_0xf8df90/d .functor NOT 1, L_0xf8ddf0, C4<0>, C4<0>, C4<0>;
L_0xf8df90 .delay (10,10,10) L_0xf8df90/d;
v0xe06040_0 .net "and_in0ncom", 0 0, L_0xf8dd00; 1 drivers
v0xe06100_0 .net "and_in1com", 0 0, L_0xf8d9c0; 1 drivers
v0xe061a0_0 .alias "in0", 0 0, v0xe07b10_0;
v0xe06240_0 .alias "in1", 0 0, v0xe07bf0_0;
v0xe062c0_0 .net "nand_in0ncom", 0 0, L_0xf8dbb0; 1 drivers
v0xe06360_0 .net "nand_in1com", 0 0, L_0xf8d870; 1 drivers
v0xe06400_0 .net "ncom", 0 0, L_0xf8daf0; 1 drivers
v0xe064a0_0 .net "nor_wire", 0 0, L_0xf8ddf0; 1 drivers
v0xe06540_0 .alias "result", 0 0, v0xe07c70_0;
v0xe065c0_0 .alias "sel0", 0 0, v0xe079e0_0;
S_0xe05840 .scope module, "mux2" "mux_1bit" 3 40, 3 2, S_0xe05750;
 .timescale 0 0;
L_0xf8e0c0/d .functor NAND 1, C4<0>, L_0xf8eaf0, C4<1>, C4<1>;
L_0xf8e0c0 .delay (20,20,20) L_0xf8e0c0/d;
L_0xf8e220/d .functor NOT 1, L_0xf8e0c0, C4<0>, C4<0>, C4<0>;
L_0xf8e220 .delay (10,10,10) L_0xf8e220/d;
L_0xf8e350/d .functor NOT 1, L_0xf8eaf0, C4<0>, C4<0>, C4<0>;
L_0xf8e350 .delay (10,10,10) L_0xf8e350/d;
L_0xf8e410/d .functor NAND 1, L_0xf8df90, L_0xf8e350, C4<1>, C4<1>;
L_0xf8e410 .delay (20,20,20) L_0xf8e410/d;
L_0xf8e560/d .functor NOT 1, L_0xf8e410, C4<0>, C4<0>, C4<0>;
L_0xf8e560 .delay (10,10,10) L_0xf8e560/d;
L_0xf8e650/d .functor NOR 1, L_0xf8e560, L_0xf8e220, C4<0>, C4<0>;
L_0xf8e650 .delay (20,20,20) L_0xf8e650/d;
L_0xf8e7f0/d .functor NOT 1, L_0xf8e650, C4<0>, C4<0>, C4<0>;
L_0xf8e7f0 .delay (10,10,10) L_0xf8e7f0/d;
v0xe05930_0 .net "and_in0ncom", 0 0, L_0xf8e560; 1 drivers
v0xe059b0_0 .net "and_in1com", 0 0, L_0xf8e220; 1 drivers
v0xe05a30_0 .alias "in0", 0 0, v0xe07c70_0;
v0xe05ad0_0 .alias "in1", 0 0, v0xe07830_0;
v0xe05b50_0 .net "nand_in0ncom", 0 0, L_0xf8e410; 1 drivers
v0xe05bf0_0 .net "nand_in1com", 0 0, L_0xf8e0c0; 1 drivers
v0xe05cd0_0 .net "ncom", 0 0, L_0xf8e350; 1 drivers
v0xe05d70_0 .net "nor_wire", 0 0, L_0xf8e650; 1 drivers
v0xe05e10_0 .alias "result", 0 0, v0xe0b8a0_0;
v0xe05eb0_0 .alias "sel0", 0 0, v0xe07a60_0;
S_0xdfeaa0 .scope generate, "ALU4[29]" "ALU4[29]" 2 65, 2 65, S_0xc56b50;
 .timescale 0 0;
P_0xdfd418 .param/l "i" 2 65, +C4<011101>;
S_0xdfebd0 .scope module, "_alu" "ALU_1bit" 2 66, 2 16, S_0xdfeaa0;
 .timescale 0 0;
L_0xe077d0/d .functor NOT 1, L_0xf8ee80, C4<0>, C4<0>, C4<0>;
L_0xe077d0 .delay (10,10,10) L_0xe077d0/d;
v0xe049e0_0 .net "carryin", 0 0, L_0xf8ef20; 1 drivers
v0xe04ad0_0 .net "carryout", 0 0, L_0xf90820; 1 drivers
v0xe04b50_0 .alias "invertB", 0 0, v0xecf510_0;
v0xe04bd0_0 .alias "muxIndex", 2 0, v0xecf590_0;
v0xe04c50_0 .net "notB", 0 0, L_0xe077d0; 1 drivers
v0xe04cd0_0 .net "operandA", 0 0, L_0xf8ede0; 1 drivers
v0xe04d50_0 .net "operandB", 0 0, L_0xf8ee80; 1 drivers
v0xe04e60_0 .alias "othercontrolsignal", 0 0, v0xecf710_0;
v0xe04ee0_0 .net "result", 0 0, L_0xf94310; 1 drivers
v0xe04fb0_0 .net "trueB", 0 0, L_0xf8f650; 1 drivers
v0xe05090_0 .net "wAddSub", 0 0, L_0xf90150; 1 drivers
v0xe051a0_0 .net "wNandAnd", 0 0, L_0xf918e0; 1 drivers
v0xe05320_0 .net "wNorOr", 0 0, L_0xf92320; 1 drivers
v0xe05430_0 .net "wXor", 0 0, L_0xf90e80; 1 drivers
L_0xf94440 .part v0xecef00_0, 0, 1;
L_0xf944e0 .part v0xecef00_0, 1, 1;
L_0xf94610 .part v0xecef00_0, 2, 1;
S_0xe04260 .scope module, "mux_invertB" "mux_1bit" 2 31, 3 2, S_0xdfebd0;
 .timescale 0 0;
L_0xf89610/d .functor NAND 1, L_0xe077d0, v0xecee80_0, C4<1>, C4<1>;
L_0xf89610 .delay (20,20,20) L_0xf89610/d;
L_0xf896f0/d .functor NOT 1, L_0xf89610, C4<0>, C4<0>, C4<0>;
L_0xf896f0 .delay (10,10,10) L_0xf896f0/d;
L_0xf8f250/d .functor NOT 1, v0xecee80_0, C4<0>, C4<0>, C4<0>;
L_0xf8f250 .delay (10,10,10) L_0xf8f250/d;
L_0xf8f2f0/d .functor NAND 1, L_0xf8ee80, L_0xf8f250, C4<1>, C4<1>;
L_0xf8f2f0 .delay (20,20,20) L_0xf8f2f0/d;
L_0xf8f3e0/d .functor NOT 1, L_0xf8f2f0, C4<0>, C4<0>, C4<0>;
L_0xf8f3e0 .delay (10,10,10) L_0xf8f3e0/d;
L_0xf8f4d0/d .functor NOR 1, L_0xf8f3e0, L_0xf896f0, C4<0>, C4<0>;
L_0xf8f4d0 .delay (20,20,20) L_0xf8f4d0/d;
L_0xf8f650/d .functor NOT 1, L_0xf8f4d0, C4<0>, C4<0>, C4<0>;
L_0xf8f650 .delay (10,10,10) L_0xf8f650/d;
v0xe04350_0 .net "and_in0ncom", 0 0, L_0xf8f3e0; 1 drivers
v0xe04410_0 .net "and_in1com", 0 0, L_0xf896f0; 1 drivers
v0xe044b0_0 .alias "in0", 0 0, v0xe04d50_0;
v0xe04530_0 .alias "in1", 0 0, v0xe04c50_0;
v0xe045b0_0 .net "nand_in0ncom", 0 0, L_0xf8f2f0; 1 drivers
v0xe04650_0 .net "nand_in1com", 0 0, L_0xf89610; 1 drivers
v0xe046f0_0 .net "ncom", 0 0, L_0xf8f250; 1 drivers
v0xe04790_0 .net "nor_wire", 0 0, L_0xf8f4d0; 1 drivers
v0xe04830_0 .alias "result", 0 0, v0xe04fb0_0;
v0xe04900_0 .alias "sel0", 0 0, v0xecf510_0;
S_0xe02f20 .scope module, "adder" "adder_1bit" 2 34, 4 2, S_0xdfebd0;
 .timescale 0 0;
L_0xf90260/d .functor NAND 1, L_0xf8ede0, L_0xf8f650, C4<1>, C4<1>;
L_0xf90260 .delay (20,20,20) L_0xf90260/d;
L_0xf903d0/d .functor NOT 1, L_0xf90260, C4<0>, C4<0>, C4<0>;
L_0xf903d0 .delay (10,10,10) L_0xf903d0/d;
L_0xf904e0/d .functor NAND 1, L_0xf8ef20, L_0xf8fbb0, C4<1>, C4<1>;
L_0xf904e0 .delay (20,20,20) L_0xf904e0/d;
L_0xf905a0/d .functor NOT 1, L_0xf904e0, C4<0>, C4<0>, C4<0>;
L_0xf905a0 .delay (10,10,10) L_0xf905a0/d;
L_0xf906b0/d .functor NOR 1, L_0xf905a0, L_0xf903d0, C4<0>, C4<0>;
L_0xf906b0 .delay (20,20,20) L_0xf906b0/d;
L_0xf90820/d .functor NOT 1, L_0xf906b0, C4<0>, C4<0>, C4<0>;
L_0xf90820 .delay (10,10,10) L_0xf90820/d;
v0xe03b00_0 .net "And_AB", 0 0, L_0xf903d0; 1 drivers
v0xe03ba0_0 .net "And_XorAB_C", 0 0, L_0xf905a0; 1 drivers
v0xe03c40_0 .net "Nand_AB", 0 0, L_0xf90260; 1 drivers
v0xe03ce0_0 .net "Nand_XorAB_C", 0 0, L_0xf904e0; 1 drivers
v0xe03d60_0 .net "Xor_AB", 0 0, L_0xf8fbb0; 1 drivers
v0xe03e30_0 .alias "a", 0 0, v0xe04cd0_0;
v0xe03f80_0 .alias "b", 0 0, v0xe04fb0_0;
v0xe04000_0 .alias "carryin", 0 0, v0xe049e0_0;
v0xe04080_0 .alias "carryout", 0 0, v0xe04ad0_0;
v0xe04100_0 .net "nco", 0 0, L_0xf906b0; 1 drivers
v0xe041e0_0 .alias "sum", 0 0, v0xe05090_0;
S_0xe035b0 .scope module, "xor_1" "xor_1bit" 4 13, 5 34, S_0xe02f20;
 .timescale 0 0;
L_0xf8f780/d .functor NAND 1, L_0xf8ede0, L_0xf8f650, C4<1>, C4<1>;
L_0xf8f780 .delay (20,20,20) L_0xf8f780/d;
L_0xf8f860/d .functor NOR 1, L_0xf8ede0, L_0xf8f650, C4<0>, C4<0>;
L_0xf8f860 .delay (20,20,20) L_0xf8f860/d;
L_0xf8f940/d .functor NOT 1, L_0xf8f860, C4<0>, C4<0>, C4<0>;
L_0xf8f940 .delay (10,10,10) L_0xf8f940/d;
L_0xf8fa50/d .functor NAND 1, L_0xf8f940, L_0xf8f780, C4<1>, C4<1>;
L_0xf8fa50 .delay (20,20,20) L_0xf8fa50/d;
L_0xf8fbb0/d .functor NOT 1, L_0xf8fa50, C4<0>, C4<0>, C4<0>;
L_0xf8fbb0 .delay (10,10,10) L_0xf8fbb0/d;
v0xe036a0_0 .alias "a", 0 0, v0xe04cd0_0;
v0xe03740_0 .alias "b", 0 0, v0xe04fb0_0;
v0xe037e0_0 .net "nand_ab", 0 0, L_0xf8f780; 1 drivers
v0xe03880_0 .net "nor_ab", 0 0, L_0xf8f860; 1 drivers
v0xe03900_0 .net "nxor_ab", 0 0, L_0xf8fa50; 1 drivers
v0xe039a0_0 .net "or_ab", 0 0, L_0xf8f940; 1 drivers
v0xe03a80_0 .alias "result", 0 0, v0xe03d60_0;
S_0xe03010 .scope module, "xor_2" "xor_1bit" 4 14, 5 34, S_0xe02f20;
 .timescale 0 0;
L_0xf8fcc0/d .functor NAND 1, L_0xf8fbb0, L_0xf8ef20, C4<1>, C4<1>;
L_0xf8fcc0 .delay (20,20,20) L_0xf8fcc0/d;
L_0xf8fe10/d .functor NOR 1, L_0xf8fbb0, L_0xf8ef20, C4<0>, C4<0>;
L_0xf8fe10 .delay (20,20,20) L_0xf8fe10/d;
L_0xf8ff80/d .functor NOT 1, L_0xf8fe10, C4<0>, C4<0>, C4<0>;
L_0xf8ff80 .delay (10,10,10) L_0xf8ff80/d;
L_0xf90040/d .functor NAND 1, L_0xf8ff80, L_0xf8fcc0, C4<1>, C4<1>;
L_0xf90040 .delay (20,20,20) L_0xf90040/d;
L_0xf90150/d .functor NOT 1, L_0xf90040, C4<0>, C4<0>, C4<0>;
L_0xf90150 .delay (10,10,10) L_0xf90150/d;
v0xe03100_0 .alias "a", 0 0, v0xe03d60_0;
v0xe031a0_0 .alias "b", 0 0, v0xe049e0_0;
v0xe03240_0 .net "nand_ab", 0 0, L_0xf8fcc0; 1 drivers
v0xe032e0_0 .net "nor_ab", 0 0, L_0xf8fe10; 1 drivers
v0xe03360_0 .net "nxor_ab", 0 0, L_0xf90040; 1 drivers
v0xe03400_0 .net "or_ab", 0 0, L_0xf8ff80; 1 drivers
v0xe034e0_0 .alias "result", 0 0, v0xe05090_0;
S_0xe029d0 .scope module, "xor_gate" "xor_1bit" 2 35, 5 34, S_0xdfebd0;
 .timescale 0 0;
L_0xf909e0/d .functor NAND 1, L_0xf8ede0, L_0xf8ee80, C4<1>, C4<1>;
L_0xf909e0 .delay (20,20,20) L_0xf909e0/d;
L_0xf90aa0/d .functor NOR 1, L_0xf8ede0, L_0xf8ee80, C4<0>, C4<0>;
L_0xf90aa0 .delay (20,20,20) L_0xf90aa0/d;
L_0xf90c30/d .functor NOT 1, L_0xf90aa0, C4<0>, C4<0>, C4<0>;
L_0xf90c30 .delay (10,10,10) L_0xf90c30/d;
L_0xf90d20/d .functor NAND 1, L_0xf90c30, L_0xf909e0, C4<1>, C4<1>;
L_0xf90d20 .delay (20,20,20) L_0xf90d20/d;
L_0xf90e80/d .functor NOT 1, L_0xf90d20, C4<0>, C4<0>, C4<0>;
L_0xf90e80 .delay (10,10,10) L_0xf90e80/d;
v0xe02ac0_0 .alias "a", 0 0, v0xe04cd0_0;
v0xe02b40_0 .alias "b", 0 0, v0xe04d50_0;
v0xe02c10_0 .net "nand_ab", 0 0, L_0xf909e0; 1 drivers
v0xe02c90_0 .net "nor_ab", 0 0, L_0xf90aa0; 1 drivers
v0xe02d10_0 .net "nxor_ab", 0 0, L_0xf90d20; 1 drivers
v0xe02d90_0 .net "or_ab", 0 0, L_0xf90c30; 1 drivers
v0xe02e50_0 .alias "result", 0 0, v0xe05430_0;
S_0xe01d50 .scope module, "nand_and_gate" "nand_and_1bit" 2 36, 5 18, S_0xdfebd0;
 .timescale 0 0;
L_0xf90fd0/d .functor NAND 1, L_0xf8ede0, L_0xf8ee80, C4<1>, C4<1>;
L_0xf90fd0 .delay (20,20,20) L_0xf90fd0/d;
L_0xf91100/d .functor NOT 1, L_0xf90fd0, C4<0>, C4<0>, C4<0>;
L_0xf91100 .delay (10,10,10) L_0xf91100/d;
v0xe025c0_0 .alias "a", 0 0, v0xe04cd0_0;
v0xe02660_0 .net "and_ab", 0 0, L_0xf91100; 1 drivers
v0xe026e0_0 .alias "b", 0 0, v0xe04d50_0;
v0xe02760_0 .net "nand_ab", 0 0, L_0xf90fd0; 1 drivers
v0xe02840_0 .alias "othercontrolsignal", 0 0, v0xecf710_0;
v0xdfe410_0 .alias "result", 0 0, v0xe051a0_0;
S_0xe01e40 .scope module, "mux_1" "mux_1bit" 5 30, 3 2, S_0xe01d50;
 .timescale 0 0;
L_0xf91250/d .functor NAND 1, L_0xf91100, v0xe68730_0, C4<1>, C4<1>;
L_0xf91250 .delay (20,20,20) L_0xf91250/d;
L_0xf91310/d .functor NOT 1, L_0xf91250, C4<0>, C4<0>, C4<0>;
L_0xf91310 .delay (10,10,10) L_0xf91310/d;
L_0xf91440/d .functor NOT 1, v0xe68730_0, C4<0>, C4<0>, C4<0>;
L_0xf91440 .delay (10,10,10) L_0xf91440/d;
L_0xf91500/d .functor NAND 1, L_0xf90fd0, L_0xf91440, C4<1>, C4<1>;
L_0xf91500 .delay (20,20,20) L_0xf91500/d;
L_0xf91650/d .functor NOT 1, L_0xf91500, C4<0>, C4<0>, C4<0>;
L_0xf91650 .delay (10,10,10) L_0xf91650/d;
L_0xf91740/d .functor NOR 1, L_0xf91650, L_0xf91310, C4<0>, C4<0>;
L_0xf91740 .delay (20,20,20) L_0xf91740/d;
L_0xf918e0/d .functor NOT 1, L_0xf91740, C4<0>, C4<0>, C4<0>;
L_0xf918e0 .delay (10,10,10) L_0xf918e0/d;
v0xe01f30_0 .net "and_in0ncom", 0 0, L_0xf91650; 1 drivers
v0xe01fb0_0 .net "and_in1com", 0 0, L_0xf91310; 1 drivers
v0xe02030_0 .alias "in0", 0 0, v0xe02760_0;
v0xe020d0_0 .alias "in1", 0 0, v0xe02660_0;
v0xe02150_0 .net "nand_in0ncom", 0 0, L_0xf91500; 1 drivers
v0xe021f0_0 .net "nand_in1com", 0 0, L_0xf91250; 1 drivers
v0xe022d0_0 .net "ncom", 0 0, L_0xf91440; 1 drivers
v0xe02370_0 .net "nor_wire", 0 0, L_0xf91740; 1 drivers
v0xe02410_0 .alias "result", 0 0, v0xe051a0_0;
v0xe024e0_0 .alias "sel0", 0 0, v0xecf710_0;
S_0xe012b0 .scope module, "nor_or_gate" "nor_or_1bit" 2 37, 5 2, S_0xdfebd0;
 .timescale 0 0;
L_0xf91a10/d .functor NOR 1, L_0xf8ede0, L_0xf8ee80, C4<0>, C4<0>;
L_0xf91a10 .delay (20,20,20) L_0xf91a10/d;
L_0xf91b40/d .functor NOT 1, L_0xf91a10, C4<0>, C4<0>, C4<0>;
L_0xf91b40 .delay (10,10,10) L_0xf91b40/d;
v0xe01a30_0 .alias "a", 0 0, v0xe04cd0_0;
v0xe01ab0_0 .alias "b", 0 0, v0xe04d50_0;
v0xe01b50_0 .net "nor_ab", 0 0, L_0xf91a10; 1 drivers
v0xe01bd0_0 .net "or_ab", 0 0, L_0xf91b40; 1 drivers
v0xe01c50_0 .alias "othercontrolsignal", 0 0, v0xecf710_0;
v0xe01cd0_0 .alias "result", 0 0, v0xe05320_0;
S_0xe013a0 .scope module, "mux_1" "mux_1bit" 5 14, 3 2, S_0xe012b0;
 .timescale 0 0;
L_0xf91c90/d .functor NAND 1, L_0xf91b40, v0xe68730_0, C4<1>, C4<1>;
L_0xf91c90 .delay (20,20,20) L_0xf91c90/d;
L_0xf91d50/d .functor NOT 1, L_0xf91c90, C4<0>, C4<0>, C4<0>;
L_0xf91d50 .delay (10,10,10) L_0xf91d50/d;
L_0xf91e80/d .functor NOT 1, v0xe68730_0, C4<0>, C4<0>, C4<0>;
L_0xf91e80 .delay (10,10,10) L_0xf91e80/d;
L_0xf91f40/d .functor NAND 1, L_0xf91a10, L_0xf91e80, C4<1>, C4<1>;
L_0xf91f40 .delay (20,20,20) L_0xf91f40/d;
L_0xf92090/d .functor NOT 1, L_0xf91f40, C4<0>, C4<0>, C4<0>;
L_0xf92090 .delay (10,10,10) L_0xf92090/d;
L_0xf92180/d .functor NOR 1, L_0xf92090, L_0xf91d50, C4<0>, C4<0>;
L_0xf92180 .delay (20,20,20) L_0xf92180/d;
L_0xf92320/d .functor NOT 1, L_0xf92180, C4<0>, C4<0>, C4<0>;
L_0xf92320 .delay (10,10,10) L_0xf92320/d;
v0xe01490_0 .net "and_in0ncom", 0 0, L_0xf92090; 1 drivers
v0xe01510_0 .net "and_in1com", 0 0, L_0xf91d50; 1 drivers
v0xe01590_0 .alias "in0", 0 0, v0xe01b50_0;
v0xe01610_0 .alias "in1", 0 0, v0xe01bd0_0;
v0xe01690_0 .net "nand_in0ncom", 0 0, L_0xf91f40; 1 drivers
v0xe01710_0 .net "nand_in1com", 0 0, L_0xf91c90; 1 drivers
v0xe01790_0 .net "ncom", 0 0, L_0xf91e80; 1 drivers
v0xe01810_0 .net "nor_wire", 0 0, L_0xf92180; 1 drivers
v0xe018e0_0 .alias "result", 0 0, v0xe05320_0;
v0xe019b0_0 .alias "sel0", 0 0, v0xecf710_0;
S_0xdfecc0 .scope module, "mainMux" "mux_alu" 2 39, 3 22, S_0xdfebd0;
 .timescale 0 0;
v0xe00b00_0 .alias "in0", 0 0, v0xe05090_0;
v0xe00bb0_0 .alias "in1", 0 0, v0xe05430_0;
v0xe00c60_0 .alias "in2", 0 0, v0xe051a0_0;
v0xe00d10_0 .alias "in3", 0 0, v0xe05320_0;
v0xe00df0_0 .net "in4", 0 0, C4<0>; 1 drivers
v0xe00ea0_0 .alias "result", 0 0, v0xe04ee0_0;
v0xe00f20_0 .net "sel0", 0 0, L_0xf94440; 1 drivers
v0xe00fa0_0 .net "sel1", 0 0, L_0xf944e0; 1 drivers
v0xe01020_0 .net "sel2", 0 0, L_0xf94610; 1 drivers
v0xe010d0_0 .net "w0", 0 0, L_0xf92ae0; 1 drivers
v0xe011b0_0 .net "w1", 0 0, L_0xf93260; 1 drivers
v0xe01230_0 .net "w2", 0 0, L_0xf93ab0; 1 drivers
S_0xe00380 .scope module, "mux00" "mux_1bit" 3 37, 3 2, S_0xdfecc0;
 .timescale 0 0;
L_0xf92450/d .functor NAND 1, L_0xf90e80, L_0xf94440, C4<1>, C4<1>;
L_0xf92450 .delay (20,20,20) L_0xf92450/d;
L_0xf92510/d .functor NOT 1, L_0xf92450, C4<0>, C4<0>, C4<0>;
L_0xf92510 .delay (10,10,10) L_0xf92510/d;
L_0xf92640/d .functor NOT 1, L_0xf94440, C4<0>, C4<0>, C4<0>;
L_0xf92640 .delay (10,10,10) L_0xf92640/d;
L_0xf92790/d .functor NAND 1, L_0xf90150, L_0xf92640, C4<1>, C4<1>;
L_0xf92790 .delay (20,20,20) L_0xf92790/d;
L_0xf92850/d .functor NOT 1, L_0xf92790, C4<0>, C4<0>, C4<0>;
L_0xf92850 .delay (10,10,10) L_0xf92850/d;
L_0xf92940/d .functor NOR 1, L_0xf92850, L_0xf92510, C4<0>, C4<0>;
L_0xf92940 .delay (20,20,20) L_0xf92940/d;
L_0xf92ae0/d .functor NOT 1, L_0xf92940, C4<0>, C4<0>, C4<0>;
L_0xf92ae0 .delay (10,10,10) L_0xf92ae0/d;
v0xe00470_0 .net "and_in0ncom", 0 0, L_0xf92850; 1 drivers
v0xe00530_0 .net "and_in1com", 0 0, L_0xf92510; 1 drivers
v0xe005d0_0 .alias "in0", 0 0, v0xe05090_0;
v0xe00670_0 .alias "in1", 0 0, v0xe05430_0;
v0xe006f0_0 .net "nand_in0ncom", 0 0, L_0xf92790; 1 drivers
v0xe00790_0 .net "nand_in1com", 0 0, L_0xf92450; 1 drivers
v0xe00830_0 .net "ncom", 0 0, L_0xf92640; 1 drivers
v0xe008d0_0 .net "nor_wire", 0 0, L_0xf92940; 1 drivers
v0xe00970_0 .alias "result", 0 0, v0xe010d0_0;
v0xe009f0_0 .alias "sel0", 0 0, v0xe00f20_0;
S_0xdffc30 .scope module, "mux01" "mux_1bit" 3 38, 3 2, S_0xdfecc0;
 .timescale 0 0;
L_0xf92c10/d .functor NAND 1, L_0xf92320, L_0xf94440, C4<1>, C4<1>;
L_0xf92c10 .delay (20,20,20) L_0xf92c10/d;
L_0xf92cd0/d .functor NOT 1, L_0xf92c10, C4<0>, C4<0>, C4<0>;
L_0xf92cd0 .delay (10,10,10) L_0xf92cd0/d;
L_0xf92e00/d .functor NOT 1, L_0xf94440, C4<0>, C4<0>, C4<0>;
L_0xf92e00 .delay (10,10,10) L_0xf92e00/d;
L_0xf92ec0/d .functor NAND 1, L_0xf918e0, L_0xf92e00, C4<1>, C4<1>;
L_0xf92ec0 .delay (20,20,20) L_0xf92ec0/d;
L_0xf92fd0/d .functor NOT 1, L_0xf92ec0, C4<0>, C4<0>, C4<0>;
L_0xf92fd0 .delay (10,10,10) L_0xf92fd0/d;
L_0xf930c0/d .functor NOR 1, L_0xf92fd0, L_0xf92cd0, C4<0>, C4<0>;
L_0xf930c0 .delay (20,20,20) L_0xf930c0/d;
L_0xf93260/d .functor NOT 1, L_0xf930c0, C4<0>, C4<0>, C4<0>;
L_0xf93260 .delay (10,10,10) L_0xf93260/d;
v0xdffd20_0 .net "and_in0ncom", 0 0, L_0xf92fd0; 1 drivers
v0xdffde0_0 .net "and_in1com", 0 0, L_0xf92cd0; 1 drivers
v0xdffe80_0 .alias "in0", 0 0, v0xe051a0_0;
v0xdfff20_0 .alias "in1", 0 0, v0xe05320_0;
v0xdfffa0_0 .net "nand_in0ncom", 0 0, L_0xf92ec0; 1 drivers
v0xe00040_0 .net "nand_in1com", 0 0, L_0xf92c10; 1 drivers
v0xe000e0_0 .net "ncom", 0 0, L_0xf92e00; 1 drivers
v0xe00180_0 .net "nor_wire", 0 0, L_0xf930c0; 1 drivers
v0xe00220_0 .alias "result", 0 0, v0xe011b0_0;
v0xe002a0_0 .alias "sel0", 0 0, v0xe00f20_0;
S_0xdff4e0 .scope module, "mux1" "mux_1bit" 3 39, 3 2, S_0xdfecc0;
 .timescale 0 0;
L_0xf93390/d .functor NAND 1, L_0xf93260, L_0xf944e0, C4<1>, C4<1>;
L_0xf93390 .delay (20,20,20) L_0xf93390/d;
L_0xf934e0/d .functor NOT 1, L_0xf93390, C4<0>, C4<0>, C4<0>;
L_0xf934e0 .delay (10,10,10) L_0xf934e0/d;
L_0xf93610/d .functor NOT 1, L_0xf944e0, C4<0>, C4<0>, C4<0>;
L_0xf93610 .delay (10,10,10) L_0xf93610/d;
L_0xf936d0/d .functor NAND 1, L_0xf92ae0, L_0xf93610, C4<1>, C4<1>;
L_0xf936d0 .delay (20,20,20) L_0xf936d0/d;
L_0xf93820/d .functor NOT 1, L_0xf936d0, C4<0>, C4<0>, C4<0>;
L_0xf93820 .delay (10,10,10) L_0xf93820/d;
L_0xf93910/d .functor NOR 1, L_0xf93820, L_0xf934e0, C4<0>, C4<0>;
L_0xf93910 .delay (20,20,20) L_0xf93910/d;
L_0xf93ab0/d .functor NOT 1, L_0xf93910, C4<0>, C4<0>, C4<0>;
L_0xf93ab0 .delay (10,10,10) L_0xf93ab0/d;
v0xdff5d0_0 .net "and_in0ncom", 0 0, L_0xf93820; 1 drivers
v0xdff690_0 .net "and_in1com", 0 0, L_0xf934e0; 1 drivers
v0xdff730_0 .alias "in0", 0 0, v0xe010d0_0;
v0xdff7d0_0 .alias "in1", 0 0, v0xe011b0_0;
v0xdff850_0 .net "nand_in0ncom", 0 0, L_0xf936d0; 1 drivers
v0xdff8f0_0 .net "nand_in1com", 0 0, L_0xf93390; 1 drivers
v0xdff990_0 .net "ncom", 0 0, L_0xf93610; 1 drivers
v0xdffa30_0 .net "nor_wire", 0 0, L_0xf93910; 1 drivers
v0xdffad0_0 .alias "result", 0 0, v0xe01230_0;
v0xdffb50_0 .alias "sel0", 0 0, v0xe00fa0_0;
S_0xdfedb0 .scope module, "mux2" "mux_1bit" 3 40, 3 2, S_0xdfecc0;
 .timescale 0 0;
L_0xf93be0/d .functor NAND 1, C4<0>, L_0xf94610, C4<1>, C4<1>;
L_0xf93be0 .delay (20,20,20) L_0xf93be0/d;
L_0xf93d40/d .functor NOT 1, L_0xf93be0, C4<0>, C4<0>, C4<0>;
L_0xf93d40 .delay (10,10,10) L_0xf93d40/d;
L_0xf93e70/d .functor NOT 1, L_0xf94610, C4<0>, C4<0>, C4<0>;
L_0xf93e70 .delay (10,10,10) L_0xf93e70/d;
L_0xf93f30/d .functor NAND 1, L_0xf93ab0, L_0xf93e70, C4<1>, C4<1>;
L_0xf93f30 .delay (20,20,20) L_0xf93f30/d;
L_0xf94080/d .functor NOT 1, L_0xf93f30, C4<0>, C4<0>, C4<0>;
L_0xf94080 .delay (10,10,10) L_0xf94080/d;
L_0xf94170/d .functor NOR 1, L_0xf94080, L_0xf93d40, C4<0>, C4<0>;
L_0xf94170 .delay (20,20,20) L_0xf94170/d;
L_0xf94310/d .functor NOT 1, L_0xf94170, C4<0>, C4<0>, C4<0>;
L_0xf94310 .delay (10,10,10) L_0xf94310/d;
v0xdfeea0_0 .net "and_in0ncom", 0 0, L_0xf94080; 1 drivers
v0xdfef20_0 .net "and_in1com", 0 0, L_0xf93d40; 1 drivers
v0xdfefc0_0 .alias "in0", 0 0, v0xe01230_0;
v0xdff060_0 .alias "in1", 0 0, v0xe00df0_0;
v0xdff0e0_0 .net "nand_in0ncom", 0 0, L_0xf93f30; 1 drivers
v0xdff180_0 .net "nand_in1com", 0 0, L_0xf93be0; 1 drivers
v0xdff260_0 .net "ncom", 0 0, L_0xf93e70; 1 drivers
v0xdff300_0 .net "nor_wire", 0 0, L_0xf94170; 1 drivers
v0xdff3a0_0 .alias "result", 0 0, v0xe04ee0_0;
v0xdff440_0 .alias "sel0", 0 0, v0xe01020_0;
S_0xdcfcd0 .scope generate, "ALU4[30]" "ALU4[30]" 2 65, 2 65, S_0xc56b50;
 .timescale 0 0;
P_0xa63078 .param/l "i" 2 65, +C4<011110>;
S_0xdcf210 .scope module, "_alu" "ALU_1bit" 2 66, 2 16, S_0xdcfcd0;
 .timescale 0 0;
L_0xf8efc0/d .functor NOT 1, L_0xf94a90, C4<0>, C4<0>, C4<0>;
L_0xf8efc0 .delay (10,10,10) L_0xf8efc0/d;
v0xdfdf60_0 .net "carryin", 0 0, L_0xf94b30; 1 drivers
v0xdfe000_0 .net "carryout", 0 0, L_0xf96b70; 1 drivers
v0xdfe080_0 .alias "invertB", 0 0, v0xecf510_0;
v0xdfe100_0 .alias "muxIndex", 2 0, v0xecf590_0;
v0xdfe180_0 .net "notB", 0 0, L_0xf8efc0; 1 drivers
v0xdfe200_0 .net "operandA", 0 0, L_0xf949f0; 1 drivers
v0xdfe280_0 .net "operandB", 0 0, L_0xf94a90; 1 drivers
v0xdfe390_0 .alias "othercontrolsignal", 0 0, v0xecf710_0;
v0xdfe4a0_0 .net "result", 0 0, L_0xf9a660; 1 drivers
v0xdfe520_0 .net "trueB", 0 0, L_0xece2c0; 1 drivers
v0xdfe600_0 .net "wAddSub", 0 0, L_0xf96470; 1 drivers
v0xdfe710_0 .net "wNandAnd", 0 0, L_0xf97c30; 1 drivers
v0xdfe890_0 .net "wNorOr", 0 0, L_0xf98670; 1 drivers
v0xdfe9a0_0 .net "wXor", 0 0, L_0xf971d0; 1 drivers
L_0xf9a790 .part v0xecef00_0, 0, 1;
L_0xf9a830 .part v0xecef00_0, 1, 1;
L_0xf9a960 .part v0xecef00_0, 2, 1;
S_0xdfd7c0 .scope module, "mux_invertB" "mux_1bit" 2 31, 3 2, S_0xdcf210;
 .timescale 0 0;
L_0xf8f0c0/d .functor NAND 1, L_0xf8efc0, v0xecee80_0, C4<1>, C4<1>;
L_0xf8f0c0 .delay (20,20,20) L_0xf8f0c0/d;
L_0xf8f1a0/d .functor NOT 1, L_0xf8f0c0, C4<0>, C4<0>, C4<0>;
L_0xf8f1a0 .delay (10,10,10) L_0xf8f1a0/d;
L_0xf94de0/d .functor NOT 1, v0xecee80_0, C4<0>, C4<0>, C4<0>;
L_0xf94de0 .delay (10,10,10) L_0xf94de0/d;
L_0xecdf20/d .functor NAND 1, L_0xf94a90, L_0xf94de0, C4<1>, C4<1>;
L_0xecdf20 .delay (20,20,20) L_0xecdf20/d;
L_0xece030/d .functor NOT 1, L_0xecdf20, C4<0>, C4<0>, C4<0>;
L_0xece030 .delay (10,10,10) L_0xece030/d;
L_0xece120/d .functor NOR 1, L_0xece030, L_0xf8f1a0, C4<0>, C4<0>;
L_0xece120 .delay (20,20,20) L_0xece120/d;
L_0xece2c0/d .functor NOT 1, L_0xece120, C4<0>, C4<0>, C4<0>;
L_0xece2c0 .delay (10,10,10) L_0xece2c0/d;
v0xdfd8b0_0 .net "and_in0ncom", 0 0, L_0xece030; 1 drivers
v0xdfd970_0 .net "and_in1com", 0 0, L_0xf8f1a0; 1 drivers
v0xdfda10_0 .alias "in0", 0 0, v0xdfe280_0;
v0xdfda90_0 .alias "in1", 0 0, v0xdfe180_0;
v0xdfdb10_0 .net "nand_in0ncom", 0 0, L_0xecdf20; 1 drivers
v0xdfdbb0_0 .net "nand_in1com", 0 0, L_0xf8f0c0; 1 drivers
v0xdfdc50_0 .net "ncom", 0 0, L_0xf94de0; 1 drivers
v0xdfdcf0_0 .net "nor_wire", 0 0, L_0xece120; 1 drivers
v0xdfdd90_0 .alias "result", 0 0, v0xdfe520_0;
v0xdfde60_0 .alias "sel0", 0 0, v0xecf510_0;
S_0xdfc480 .scope module, "adder" "adder_1bit" 2 34, 4 2, S_0xdcf210;
 .timescale 0 0;
L_0xf96580/d .functor NAND 1, L_0xf949f0, L_0xece2c0, C4<1>, C4<1>;
L_0xf96580 .delay (20,20,20) L_0xf96580/d;
L_0xf966f0/d .functor NOT 1, L_0xf96580, C4<0>, C4<0>, C4<0>;
L_0xf966f0 .delay (10,10,10) L_0xf966f0/d;
L_0xf96800/d .functor NAND 1, L_0xf94b30, L_0xf95f90, C4<1>, C4<1>;
L_0xf96800 .delay (20,20,20) L_0xf96800/d;
L_0xf968c0/d .functor NOT 1, L_0xf96800, C4<0>, C4<0>, C4<0>;
L_0xf968c0 .delay (10,10,10) L_0xf968c0/d;
L_0xf96a00/d .functor NOR 1, L_0xf968c0, L_0xf966f0, C4<0>, C4<0>;
L_0xf96a00 .delay (20,20,20) L_0xf96a00/d;
L_0xf96b70/d .functor NOT 1, L_0xf96a00, C4<0>, C4<0>, C4<0>;
L_0xf96b70 .delay (10,10,10) L_0xf96b70/d;
v0xdfd060_0 .net "And_AB", 0 0, L_0xf966f0; 1 drivers
v0xdfd100_0 .net "And_XorAB_C", 0 0, L_0xf968c0; 1 drivers
v0xdfd1a0_0 .net "Nand_AB", 0 0, L_0xf96580; 1 drivers
v0xdfd240_0 .net "Nand_XorAB_C", 0 0, L_0xf96800; 1 drivers
v0xdfd2c0_0 .net "Xor_AB", 0 0, L_0xf95f90; 1 drivers
v0xdfd390_0 .alias "a", 0 0, v0xdfe200_0;
v0xdfd4e0_0 .alias "b", 0 0, v0xdfe520_0;
v0xdfd560_0 .alias "carryin", 0 0, v0xdfdf60_0;
v0xdfd5e0_0 .alias "carryout", 0 0, v0xdfe000_0;
v0xdfd660_0 .net "nco", 0 0, L_0xf96a00; 1 drivers
v0xdfd740_0 .alias "sum", 0 0, v0xdfe600_0;
S_0xdfcb10 .scope module, "xor_1" "xor_1bit" 4 13, 5 34, S_0xdfc480;
 .timescale 0 0;
L_0xece430/d .functor NAND 1, L_0xf949f0, L_0xece2c0, C4<1>, C4<1>;
L_0xece430 .delay (20,20,20) L_0xece430/d;
L_0xece4f0/d .functor NOR 1, L_0xf949f0, L_0xece2c0, C4<0>, C4<0>;
L_0xece4f0 .delay (20,20,20) L_0xece4f0/d;
L_0xece5d0/d .functor NOT 1, L_0xece4f0, C4<0>, C4<0>, C4<0>;
L_0xece5d0 .delay (10,10,10) L_0xece5d0/d;
L_0xf95e50/d .functor NAND 1, L_0xece5d0, L_0xece430, C4<1>, C4<1>;
L_0xf95e50 .delay (20,20,20) L_0xf95e50/d;
L_0xf95f90/d .functor NOT 1, L_0xf95e50, C4<0>, C4<0>, C4<0>;
L_0xf95f90 .delay (10,10,10) L_0xf95f90/d;
v0xdfcc00_0 .alias "a", 0 0, v0xdfe200_0;
v0xdfcca0_0 .alias "b", 0 0, v0xdfe520_0;
v0xdfcd40_0 .net "nand_ab", 0 0, L_0xece430; 1 drivers
v0xdfcde0_0 .net "nor_ab", 0 0, L_0xece4f0; 1 drivers
v0xdfce60_0 .net "nxor_ab", 0 0, L_0xf95e50; 1 drivers
v0xdfcf00_0 .net "or_ab", 0 0, L_0xece5d0; 1 drivers
v0xdfcfe0_0 .alias "result", 0 0, v0xdfd2c0_0;
S_0xdfc570 .scope module, "xor_2" "xor_1bit" 4 14, 5 34, S_0xdfc480;
 .timescale 0 0;
L_0xf96080/d .functor NAND 1, L_0xf95f90, L_0xf94b30, C4<1>, C4<1>;
L_0xf96080 .delay (20,20,20) L_0xf96080/d;
L_0xf961b0/d .functor NOR 1, L_0xf95f90, L_0xf94b30, C4<0>, C4<0>;
L_0xf961b0 .delay (20,20,20) L_0xf961b0/d;
L_0xf962e0/d .functor NOT 1, L_0xf961b0, C4<0>, C4<0>, C4<0>;
L_0xf962e0 .delay (10,10,10) L_0xf962e0/d;
L_0xf96380/d .functor NAND 1, L_0xf962e0, L_0xf96080, C4<1>, C4<1>;
L_0xf96380 .delay (20,20,20) L_0xf96380/d;
L_0xf96470/d .functor NOT 1, L_0xf96380, C4<0>, C4<0>, C4<0>;
L_0xf96470 .delay (10,10,10) L_0xf96470/d;
v0xdfc660_0 .alias "a", 0 0, v0xdfd2c0_0;
v0xdfc700_0 .alias "b", 0 0, v0xdfdf60_0;
v0xdfc7a0_0 .net "nand_ab", 0 0, L_0xf96080; 1 drivers
v0xdfc840_0 .net "nor_ab", 0 0, L_0xf961b0; 1 drivers
v0xdfc8c0_0 .net "nxor_ab", 0 0, L_0xf96380; 1 drivers
v0xdfc960_0 .net "or_ab", 0 0, L_0xf962e0; 1 drivers
v0xdfca40_0 .alias "result", 0 0, v0xdfe600_0;
S_0xdfbee0 .scope module, "xor_gate" "xor_1bit" 2 35, 5 34, S_0xdcf210;
 .timescale 0 0;
L_0xf96d30/d .functor NAND 1, L_0xf949f0, L_0xf94a90, C4<1>, C4<1>;
L_0xf96d30 .delay (20,20,20) L_0xf96d30/d;
L_0xf96df0/d .functor NOR 1, L_0xf949f0, L_0xf94a90, C4<0>, C4<0>;
L_0xf96df0 .delay (20,20,20) L_0xf96df0/d;
L_0xf96f80/d .functor NOT 1, L_0xf96df0, C4<0>, C4<0>, C4<0>;
L_0xf96f80 .delay (10,10,10) L_0xf96f80/d;
L_0xf97070/d .functor NAND 1, L_0xf96f80, L_0xf96d30, C4<1>, C4<1>;
L_0xf97070 .delay (20,20,20) L_0xf97070/d;
L_0xf971d0/d .functor NOT 1, L_0xf97070, C4<0>, C4<0>, C4<0>;
L_0xf971d0 .delay (10,10,10) L_0xf971d0/d;
v0xdfbfd0_0 .alias "a", 0 0, v0xdfe200_0;
v0xdfc0a0_0 .alias "b", 0 0, v0xdfe280_0;
v0xdfc170_0 .net "nand_ab", 0 0, L_0xf96d30; 1 drivers
v0xdfc1f0_0 .net "nor_ab", 0 0, L_0xf96df0; 1 drivers
v0xdfc270_0 .net "nxor_ab", 0 0, L_0xf97070; 1 drivers
v0xdfc2f0_0 .net "or_ab", 0 0, L_0xf96f80; 1 drivers
v0xdfc3b0_0 .alias "result", 0 0, v0xdfe9a0_0;
S_0xdfb310 .scope module, "nand_and_gate" "nand_and_1bit" 2 36, 5 18, S_0xdcf210;
 .timescale 0 0;
L_0xf97320/d .functor NAND 1, L_0xf949f0, L_0xf94a90, C4<1>, C4<1>;
L_0xf97320 .delay (20,20,20) L_0xf97320/d;
L_0xf97450/d .functor NOT 1, L_0xf97320, C4<0>, C4<0>, C4<0>;
L_0xf97450 .delay (10,10,10) L_0xf97450/d;
v0xdfbb60_0 .alias "a", 0 0, v0xdfe200_0;
v0xdfbc00_0 .net "and_ab", 0 0, L_0xf97450; 1 drivers
v0xdfbc80_0 .alias "b", 0 0, v0xdfe280_0;
v0xdfbd00_0 .net "nand_ab", 0 0, L_0xf97320; 1 drivers
v0xdfbde0_0 .alias "othercontrolsignal", 0 0, v0xecf710_0;
v0xdfbe60_0 .alias "result", 0 0, v0xdfe710_0;
S_0xdfb400 .scope module, "mux_1" "mux_1bit" 5 30, 3 2, S_0xdfb310;
 .timescale 0 0;
L_0xf975a0/d .functor NAND 1, L_0xf97450, v0xe68730_0, C4<1>, C4<1>;
L_0xf975a0 .delay (20,20,20) L_0xf975a0/d;
L_0xf97660/d .functor NOT 1, L_0xf975a0, C4<0>, C4<0>, C4<0>;
L_0xf97660 .delay (10,10,10) L_0xf97660/d;
L_0xf97790/d .functor NOT 1, v0xe68730_0, C4<0>, C4<0>, C4<0>;
L_0xf97790 .delay (10,10,10) L_0xf97790/d;
L_0xf97850/d .functor NAND 1, L_0xf97320, L_0xf97790, C4<1>, C4<1>;
L_0xf97850 .delay (20,20,20) L_0xf97850/d;
L_0xf979a0/d .functor NOT 1, L_0xf97850, C4<0>, C4<0>, C4<0>;
L_0xf979a0 .delay (10,10,10) L_0xf979a0/d;
L_0xf97a90/d .functor NOR 1, L_0xf979a0, L_0xf97660, C4<0>, C4<0>;
L_0xf97a90 .delay (20,20,20) L_0xf97a90/d;
L_0xf97c30/d .functor NOT 1, L_0xf97a90, C4<0>, C4<0>, C4<0>;
L_0xf97c30 .delay (10,10,10) L_0xf97c30/d;
v0xdfb4f0_0 .net "and_in0ncom", 0 0, L_0xf979a0; 1 drivers
v0xdfb570_0 .net "and_in1com", 0 0, L_0xf97660; 1 drivers
v0xdfb5f0_0 .alias "in0", 0 0, v0xdfbd00_0;
v0xdfb670_0 .alias "in1", 0 0, v0xdfbc00_0;
v0xdfb6f0_0 .net "nand_in0ncom", 0 0, L_0xf97850; 1 drivers
v0xdfb790_0 .net "nand_in1com", 0 0, L_0xf975a0; 1 drivers
v0xdfb870_0 .net "ncom", 0 0, L_0xf97790; 1 drivers
v0xdfb910_0 .net "nor_wire", 0 0, L_0xf97a90; 1 drivers
v0xdfb9b0_0 .alias "result", 0 0, v0xdfe710_0;
v0xdfba80_0 .alias "sel0", 0 0, v0xecf710_0;
S_0xdfa850 .scope module, "nor_or_gate" "nor_or_1bit" 2 37, 5 2, S_0xdcf210;
 .timescale 0 0;
L_0xf97d60/d .functor NOR 1, L_0xf949f0, L_0xf94a90, C4<0>, C4<0>;
L_0xf97d60 .delay (20,20,20) L_0xf97d60/d;
L_0xf97e90/d .functor NOT 1, L_0xf97d60, C4<0>, C4<0>, C4<0>;
L_0xf97e90 .delay (10,10,10) L_0xf97e90/d;
v0xdfafd0_0 .alias "a", 0 0, v0xdfe200_0;
v0xdfb070_0 .alias "b", 0 0, v0xdfe280_0;
v0xdfb110_0 .net "nor_ab", 0 0, L_0xf97d60; 1 drivers
v0xdfb190_0 .net "or_ab", 0 0, L_0xf97e90; 1 drivers
v0xdfb210_0 .alias "othercontrolsignal", 0 0, v0xecf710_0;
v0xdfb290_0 .alias "result", 0 0, v0xdfe890_0;
S_0xdfa940 .scope module, "mux_1" "mux_1bit" 5 14, 3 2, S_0xdfa850;
 .timescale 0 0;
L_0xf97fe0/d .functor NAND 1, L_0xf97e90, v0xe68730_0, C4<1>, C4<1>;
L_0xf97fe0 .delay (20,20,20) L_0xf97fe0/d;
L_0xf980a0/d .functor NOT 1, L_0xf97fe0, C4<0>, C4<0>, C4<0>;
L_0xf980a0 .delay (10,10,10) L_0xf980a0/d;
L_0xf981d0/d .functor NOT 1, v0xe68730_0, C4<0>, C4<0>, C4<0>;
L_0xf981d0 .delay (10,10,10) L_0xf981d0/d;
L_0xf98290/d .functor NAND 1, L_0xf97d60, L_0xf981d0, C4<1>, C4<1>;
L_0xf98290 .delay (20,20,20) L_0xf98290/d;
L_0xf983e0/d .functor NOT 1, L_0xf98290, C4<0>, C4<0>, C4<0>;
L_0xf983e0 .delay (10,10,10) L_0xf983e0/d;
L_0xf984d0/d .functor NOR 1, L_0xf983e0, L_0xf980a0, C4<0>, C4<0>;
L_0xf984d0 .delay (20,20,20) L_0xf984d0/d;
L_0xf98670/d .functor NOT 1, L_0xf984d0, C4<0>, C4<0>, C4<0>;
L_0xf98670 .delay (10,10,10) L_0xf98670/d;
v0xdfaa30_0 .net "and_in0ncom", 0 0, L_0xf983e0; 1 drivers
v0xdfaab0_0 .net "and_in1com", 0 0, L_0xf980a0; 1 drivers
v0xdfab30_0 .alias "in0", 0 0, v0xdfb110_0;
v0xdfabb0_0 .alias "in1", 0 0, v0xdfb190_0;
v0xdfac30_0 .net "nand_in0ncom", 0 0, L_0xf98290; 1 drivers
v0xdfacb0_0 .net "nand_in1com", 0 0, L_0xf97fe0; 1 drivers
v0xdfad30_0 .net "ncom", 0 0, L_0xf981d0; 1 drivers
v0xdfadb0_0 .net "nor_wire", 0 0, L_0xf984d0; 1 drivers
v0xdfae80_0 .alias "result", 0 0, v0xdfe890_0;
v0xdfaf50_0 .alias "sel0", 0 0, v0xecf710_0;
S_0xdccfe0 .scope module, "mainMux" "mux_alu" 2 39, 3 22, S_0xdcf210;
 .timescale 0 0;
v0xdf9f40_0 .alias "in0", 0 0, v0xdfe600_0;
v0xdf9ff0_0 .alias "in1", 0 0, v0xdfe9a0_0;
v0xdfa0a0_0 .alias "in2", 0 0, v0xdfe710_0;
v0xdfa150_0 .alias "in3", 0 0, v0xdfe890_0;
v0xdfa230_0 .net "in4", 0 0, C4<0>; 1 drivers
v0xdfa2e0_0 .alias "result", 0 0, v0xdfe4a0_0;
v0xdfa360_0 .net "sel0", 0 0, L_0xf9a790; 1 drivers
v0xdfa3e0_0 .net "sel1", 0 0, L_0xf9a830; 1 drivers
v0xdfa4b0_0 .net "sel2", 0 0, L_0xf9a960; 1 drivers
v0xdfa560_0 .net "w0", 0 0, L_0xf98e30; 1 drivers
v0xdfa640_0 .net "w1", 0 0, L_0xf995b0; 1 drivers
v0xdfa710_0 .net "w2", 0 0, L_0xf99e00; 1 drivers
S_0xdf9790 .scope module, "mux00" "mux_1bit" 3 37, 3 2, S_0xdccfe0;
 .timescale 0 0;
L_0xf987a0/d .functor NAND 1, L_0xf971d0, L_0xf9a790, C4<1>, C4<1>;
L_0xf987a0 .delay (20,20,20) L_0xf987a0/d;
L_0xf98860/d .functor NOT 1, L_0xf987a0, C4<0>, C4<0>, C4<0>;
L_0xf98860 .delay (10,10,10) L_0xf98860/d;
L_0xf98990/d .functor NOT 1, L_0xf9a790, C4<0>, C4<0>, C4<0>;
L_0xf98990 .delay (10,10,10) L_0xf98990/d;
L_0xf98ae0/d .functor NAND 1, L_0xf96470, L_0xf98990, C4<1>, C4<1>;
L_0xf98ae0 .delay (20,20,20) L_0xf98ae0/d;
L_0xf98ba0/d .functor NOT 1, L_0xf98ae0, C4<0>, C4<0>, C4<0>;
L_0xf98ba0 .delay (10,10,10) L_0xf98ba0/d;
L_0xf98c90/d .functor NOR 1, L_0xf98ba0, L_0xf98860, C4<0>, C4<0>;
L_0xf98c90 .delay (20,20,20) L_0xf98c90/d;
L_0xf98e30/d .functor NOT 1, L_0xf98c90, C4<0>, C4<0>, C4<0>;
L_0xf98e30 .delay (10,10,10) L_0xf98e30/d;
v0xdf9880_0 .net "and_in0ncom", 0 0, L_0xf98ba0; 1 drivers
v0xdf9940_0 .net "and_in1com", 0 0, L_0xf98860; 1 drivers
v0xdf99e0_0 .alias "in0", 0 0, v0xdfe600_0;
v0xdf9a80_0 .alias "in1", 0 0, v0xdfe9a0_0;
v0xdf9b30_0 .net "nand_in0ncom", 0 0, L_0xf98ae0; 1 drivers
v0xdf9bd0_0 .net "nand_in1com", 0 0, L_0xf987a0; 1 drivers
v0xdf9c70_0 .net "ncom", 0 0, L_0xf98990; 1 drivers
v0xdf9d10_0 .net "nor_wire", 0 0, L_0xf98c90; 1 drivers
v0xdf9db0_0 .alias "result", 0 0, v0xdfa560_0;
v0xdf9e30_0 .alias "sel0", 0 0, v0xdfa360_0;
S_0xdf9010 .scope module, "mux01" "mux_1bit" 3 38, 3 2, S_0xdccfe0;
 .timescale 0 0;
L_0xf98f60/d .functor NAND 1, L_0xf98670, L_0xf9a790, C4<1>, C4<1>;
L_0xf98f60 .delay (20,20,20) L_0xf98f60/d;
L_0xf99020/d .functor NOT 1, L_0xf98f60, C4<0>, C4<0>, C4<0>;
L_0xf99020 .delay (10,10,10) L_0xf99020/d;
L_0xf99150/d .functor NOT 1, L_0xf9a790, C4<0>, C4<0>, C4<0>;
L_0xf99150 .delay (10,10,10) L_0xf99150/d;
L_0xf99210/d .functor NAND 1, L_0xf97c30, L_0xf99150, C4<1>, C4<1>;
L_0xf99210 .delay (20,20,20) L_0xf99210/d;
L_0xf99320/d .functor NOT 1, L_0xf99210, C4<0>, C4<0>, C4<0>;
L_0xf99320 .delay (10,10,10) L_0xf99320/d;
L_0xf99410/d .functor NOR 1, L_0xf99320, L_0xf99020, C4<0>, C4<0>;
L_0xf99410 .delay (20,20,20) L_0xf99410/d;
L_0xf995b0/d .functor NOT 1, L_0xf99410, C4<0>, C4<0>, C4<0>;
L_0xf995b0 .delay (10,10,10) L_0xf995b0/d;
v0xdf9100_0 .net "and_in0ncom", 0 0, L_0xf99320; 1 drivers
v0xdf91c0_0 .net "and_in1com", 0 0, L_0xf99020; 1 drivers
v0xdf9260_0 .alias "in0", 0 0, v0xdfe710_0;
v0xdf9300_0 .alias "in1", 0 0, v0xdfe890_0;
v0xdf93b0_0 .net "nand_in0ncom", 0 0, L_0xf99210; 1 drivers
v0xdf9450_0 .net "nand_in1com", 0 0, L_0xf98f60; 1 drivers
v0xdf94f0_0 .net "ncom", 0 0, L_0xf99150; 1 drivers
v0xdf9590_0 .net "nor_wire", 0 0, L_0xf99410; 1 drivers
v0xdf9630_0 .alias "result", 0 0, v0xdfa640_0;
v0xdf96b0_0 .alias "sel0", 0 0, v0xdfa360_0;
S_0xdf88c0 .scope module, "mux1" "mux_1bit" 3 39, 3 2, S_0xdccfe0;
 .timescale 0 0;
L_0xf996e0/d .functor NAND 1, L_0xf995b0, L_0xf9a830, C4<1>, C4<1>;
L_0xf996e0 .delay (20,20,20) L_0xf996e0/d;
L_0xf99830/d .functor NOT 1, L_0xf996e0, C4<0>, C4<0>, C4<0>;
L_0xf99830 .delay (10,10,10) L_0xf99830/d;
L_0xf99960/d .functor NOT 1, L_0xf9a830, C4<0>, C4<0>, C4<0>;
L_0xf99960 .delay (10,10,10) L_0xf99960/d;
L_0xf99a20/d .functor NAND 1, L_0xf98e30, L_0xf99960, C4<1>, C4<1>;
L_0xf99a20 .delay (20,20,20) L_0xf99a20/d;
L_0xf99b70/d .functor NOT 1, L_0xf99a20, C4<0>, C4<0>, C4<0>;
L_0xf99b70 .delay (10,10,10) L_0xf99b70/d;
L_0xf99c60/d .functor NOR 1, L_0xf99b70, L_0xf99830, C4<0>, C4<0>;
L_0xf99c60 .delay (20,20,20) L_0xf99c60/d;
L_0xf99e00/d .functor NOT 1, L_0xf99c60, C4<0>, C4<0>, C4<0>;
L_0xf99e00 .delay (10,10,10) L_0xf99e00/d;
v0xdf89b0_0 .net "and_in0ncom", 0 0, L_0xf99b70; 1 drivers
v0xdf8a70_0 .net "and_in1com", 0 0, L_0xf99830; 1 drivers
v0xdf8b10_0 .alias "in0", 0 0, v0xdfa560_0;
v0xdf8bb0_0 .alias "in1", 0 0, v0xdfa640_0;
v0xdf8c30_0 .net "nand_in0ncom", 0 0, L_0xf99a20; 1 drivers
v0xdf8cd0_0 .net "nand_in1com", 0 0, L_0xf996e0; 1 drivers
v0xdf8d70_0 .net "ncom", 0 0, L_0xf99960; 1 drivers
v0xdf8e10_0 .net "nor_wire", 0 0, L_0xf99c60; 1 drivers
v0xdf8eb0_0 .alias "result", 0 0, v0xdfa710_0;
v0xdf8f30_0 .alias "sel0", 0 0, v0xdfa3e0_0;
S_0xdccd70 .scope module, "mux2" "mux_1bit" 3 40, 3 2, S_0xdccfe0;
 .timescale 0 0;
L_0xf99f30/d .functor NAND 1, C4<0>, L_0xf9a960, C4<1>, C4<1>;
L_0xf99f30 .delay (20,20,20) L_0xf99f30/d;
L_0xf9a090/d .functor NOT 1, L_0xf99f30, C4<0>, C4<0>, C4<0>;
L_0xf9a090 .delay (10,10,10) L_0xf9a090/d;
L_0xf9a1c0/d .functor NOT 1, L_0xf9a960, C4<0>, C4<0>, C4<0>;
L_0xf9a1c0 .delay (10,10,10) L_0xf9a1c0/d;
L_0xf9a280/d .functor NAND 1, L_0xf99e00, L_0xf9a1c0, C4<1>, C4<1>;
L_0xf9a280 .delay (20,20,20) L_0xf9a280/d;
L_0xf9a3d0/d .functor NOT 1, L_0xf9a280, C4<0>, C4<0>, C4<0>;
L_0xf9a3d0 .delay (10,10,10) L_0xf9a3d0/d;
L_0xf9a4c0/d .functor NOR 1, L_0xf9a3d0, L_0xf9a090, C4<0>, C4<0>;
L_0xf9a4c0 .delay (20,20,20) L_0xf9a4c0/d;
L_0xf9a660/d .functor NOT 1, L_0xf9a4c0, C4<0>, C4<0>, C4<0>;
L_0xf9a660 .delay (10,10,10) L_0xf9a660/d;
v0xa69f70_0 .net "and_in0ncom", 0 0, L_0xf9a3d0; 1 drivers
v0xdf8220_0 .net "and_in1com", 0 0, L_0xf9a090; 1 drivers
v0xdf82c0_0 .alias "in0", 0 0, v0xdfa710_0;
v0xdf8360_0 .alias "in1", 0 0, v0xdfa230_0;
v0xdf8410_0 .net "nand_in0ncom", 0 0, L_0xf9a280; 1 drivers
v0xdf84b0_0 .net "nand_in1com", 0 0, L_0xf99f30; 1 drivers
v0xdf8590_0 .net "ncom", 0 0, L_0xf9a1c0; 1 drivers
v0xdf8630_0 .net "nor_wire", 0 0, L_0xf9a4c0; 1 drivers
v0xdf8720_0 .alias "result", 0 0, v0xdfe4a0_0;
v0xdf87c0_0 .alias "sel0", 0 0, v0xdfa4b0_0;
S_0xdd1520 .scope module, "test_alu_4bit" "test_alu_4bit" 6 7;
 .timescale 0 0;
v0xeed990_0 .net "carryout", 0 0, L_0xfbcc80; 1 drivers
v0xeedaa0_0 .var "command", 2 0;
v0xeedb20_0 .var "operandA", 3 0;
v0xeedba0_0 .var "operandB", 3 0;
v0xeedc20_0 .net "overflow", 0 0, L_0xfc2a40; 1 drivers
RS_0x7fe851284b08 .resolv tri, L_0xfaf7d0, L_0xf2ca60, L_0xfb5570, L_0xfc39b0;
v0xeedca0_0 .net8 "result", 3 0, RS_0x7fe851284b08; 4 drivers
v0xeedd20_0 .net "zero", 0 0, L_0xfc3b60; 1 drivers
S_0xecfc30 .scope module, "test" "ALU_4bit" 6 13, 2 88, S_0xdd1520;
 .timescale 0 0;
L_0xfc1180 .functor NOT 1, L_0xfc11e0, C4<0>, C4<0>, C4<0>;
L_0xfc3b60 .functor NOR 1, L_0xfc3c10, C4<0>, C4<0>, C4<0>;
v0xeece10_0 .net *"_s29", 0 0, L_0xfc11e0; 1 drivers
v0xeeceb0_0 .net *"_s41", 0 0, L_0xfc3c10; 1 drivers
v0xeecf50_0 .alias "carryout", 0 0, v0xeed990_0;
v0xeecfd0_0 .net "carryout_s", 0 0, L_0xfc22f0; 1 drivers
v0xeed080_0 .net "command", 2 0, v0xeedaa0_0; 1 drivers
RS_0x7fe851284a78 .resolv tri, L_0xfaf900, L_0xfb5720, L_0xfbb130, C4<zzz>;
v0xeed130_0 .net8 "int_carryout", 2 0, RS_0x7fe851284a78; 3 drivers
v0xeed1b0_0 .net "invertB", 0 0, v0xeecc00_0; 1 drivers
v0xeed230_0 .net "muxIndex", 2 0, v0xeecc80_0; 1 drivers
v0xeed2b0_0 .net "operandA", 3 0, v0xeedb20_0; 1 drivers
v0xeed330_0 .net "operandB", 3 0, v0xeedba0_0; 1 drivers
v0xeed3b0_0 .net "othercontrolsignal", 0 0, v0xeecd90_0; 1 drivers
v0xeed430_0 .alias "overflow", 0 0, v0xeedc20_0;
v0xeed4b0_0 .alias "result", 3 0, v0xeedca0_0;
v0xeed550_0 .net "resultFirst", 0 0, L_0xfbacc0; 1 drivers
v0xeed6e0_0 .net "sltValue", 0 0, L_0xfc30d0; 1 drivers
v0xeed760_0 .net "sub_b", 0 0, L_0xfc1180; 1 drivers
v0xeed5d0_0 .net "sub_sumleft", 0 0, L_0xfc1c20; 1 drivers
v0xeed870_0 .alias "zero", 0 0, v0xeedd20_0;
L_0xfaf7d0 .part/pv L_0xfaf290, 1, 1, 4;
L_0xfaf900 .part/pv L_0xfab7a0, 1, 1, 3;
L_0xfaf9a0 .part v0xeedb20_0, 1, 1;
L_0xfafa40 .part v0xeedba0_0, 1, 1;
L_0xfafae0 .part RS_0x7fe851284a78, 0, 1;
L_0xf2ca60 .part/pv L_0xfb5100, 2, 1, 4;
L_0xfb5720 .part/pv L_0xfb1610, 2, 1, 3;
L_0xfb57c0 .part v0xeedb20_0, 2, 1;
L_0xfb5860 .part v0xeedba0_0, 2, 1;
L_0xfb5900 .part RS_0x7fe851284a78, 1, 1;
L_0xfbb130 .part/pv L_0xfb7030, 0, 1, 3;
L_0xfbb1d0 .part v0xeedb20_0, 0, 1;
L_0xfbb370 .part v0xeedba0_0, 0, 1;
L_0xfb5570 .part/pv L_0xfc0720, 3, 1, 4;
L_0xfc0f10 .part v0xeedb20_0, 3, 1;
L_0xfc0fb0 .part v0xeedba0_0, 3, 1;
L_0xfc10e0 .part RS_0x7fe851284a78, 2, 1;
L_0xfc11e0 .part v0xeedba0_0, 3, 1;
L_0xfc24b0 .part v0xeedb20_0, 3, 1;
L_0xfc2550 .part RS_0x7fe851284a78, 2, 1;
L_0xfc2b90 .part RS_0x7fe851284a78, 2, 1;
L_0xfc39b0 .part/pv L_0xfc38a0, 0, 1, 4;
L_0xfc25f0 .part v0xeecc80_0, 2, 1;
L_0xfc3c10 .part RS_0x7fe851284b08, 0, 1;
S_0xeeca70 .scope module, "controlLUT" "ALUcontrolLUT" 2 102, 2 137, S_0xecfc30;
 .timescale 0 0;
v0xeecb60_0 .alias "ALUcommand", 2 0, v0xeed080_0;
v0xeecc00_0 .var "invertB", 0 0;
v0xeecc80_0 .var "muxindex", 2 0;
v0xeecd90_0 .var "othercontrolsignal", 0 0;
E_0xee3460 .event edge, v0xeecb60_0;
S_0xee6170 .scope module, "aluFirst" "ALU_1bit" 2 107, 2 16, S_0xecfc30;
 .timescale 0 0;
L_0xfb5a90/d .functor NOT 1, L_0xfbb370, C4<0>, C4<0>, C4<0>;
L_0xfb5a90 .delay (10,10,10) L_0xfb5a90/d;
v0xee5590_0 .alias "carryin", 0 0, v0xeed1b0_0;
v0xeec060_0 .net "carryout", 0 0, L_0xfb7030; 1 drivers
v0xeec0e0_0 .alias "invertB", 0 0, v0xeed1b0_0;
v0xeec160_0 .alias "muxIndex", 2 0, v0xeed230_0;
v0xeec1e0_0 .net "notB", 0 0, L_0xfb5a90; 1 drivers
v0xeec260_0 .net "operandA", 0 0, L_0xfbb1d0; 1 drivers
v0xeec2e0_0 .net "operandB", 0 0, L_0xfbb370; 1 drivers
v0xeec3f0_0 .alias "othercontrolsignal", 0 0, v0xeed3b0_0;
v0xeec470_0 .alias "result", 0 0, v0xeed550_0;
v0xeec4f0_0 .net "trueB", 0 0, L_0xfb6030; 1 drivers
v0xeec5d0_0 .net "wAddSub", 0 0, L_0xfb6970; 1 drivers
v0xeec6e0_0 .net "wNandAnd", 0 0, L_0xfb80f0; 1 drivers
v0xeec860_0 .net "wNorOr", 0 0, L_0xfb8cf0; 1 drivers
v0xeec970_0 .net "wXor", 0 0, L_0xfb7690; 1 drivers
L_0xfbadf0 .part v0xeecc80_0, 0, 1;
L_0xfbae90 .part v0xeecc80_0, 1, 1;
L_0xfbafc0 .part v0xeecc80_0, 2, 1;
S_0xeeb7b0 .scope module, "mux_invertB" "mux_1bit" 2 31, 3 2, S_0xee6170;
 .timescale 0 0;
L_0xfb5b70/d .functor NAND 1, L_0xfb5a90, v0xeecc00_0, C4<1>, C4<1>;
L_0xfb5b70 .delay (20,20,20) L_0xfb5b70/d;
L_0xfb5c50/d .functor NOT 1, L_0xfb5b70, C4<0>, C4<0>, C4<0>;
L_0xfb5c50 .delay (10,10,10) L_0xfb5c50/d;
L_0xfb5d30/d .functor NOT 1, v0xeecc00_0, C4<0>, C4<0>, C4<0>;
L_0xfb5d30 .delay (10,10,10) L_0xfb5d30/d;
L_0xfb5df0/d .functor NAND 1, L_0xfbb370, L_0xfb5d30, C4<1>, C4<1>;
L_0xfb5df0 .delay (20,20,20) L_0xfb5df0/d;
L_0xfb5eb0/d .functor NOT 1, L_0xfb5df0, C4<0>, C4<0>, C4<0>;
L_0xfb5eb0 .delay (10,10,10) L_0xfb5eb0/d;
L_0xfb5f50/d .functor NOR 1, L_0xfb5eb0, L_0xfb5c50, C4<0>, C4<0>;
L_0xfb5f50 .delay (20,20,20) L_0xfb5f50/d;
L_0xfb6030/d .functor NOT 1, L_0xfb5f50, C4<0>, C4<0>, C4<0>;
L_0xfb6030 .delay (10,10,10) L_0xfb6030/d;
v0xeeb8a0_0 .net "and_in0ncom", 0 0, L_0xfb5eb0; 1 drivers
v0xeeb960_0 .net "and_in1com", 0 0, L_0xfb5c50; 1 drivers
v0xeeba00_0 .alias "in0", 0 0, v0xeec2e0_0;
v0xeeba80_0 .alias "in1", 0 0, v0xeec1e0_0;
v0xeebb00_0 .net "nand_in0ncom", 0 0, L_0xfb5df0; 1 drivers
v0xeebba0_0 .net "nand_in1com", 0 0, L_0xfb5b70; 1 drivers
v0xeebc40_0 .net "ncom", 0 0, L_0xfb5d30; 1 drivers
v0xeebce0_0 .net "nor_wire", 0 0, L_0xfb5f50; 1 drivers
v0xeebd80_0 .alias "result", 0 0, v0xeec4f0_0;
v0xeebe50_0 .alias "sel0", 0 0, v0xeed1b0_0;
S_0xeea470 .scope module, "adder" "adder_1bit" 2 34, 4 2, S_0xee6170;
 .timescale 0 0;
L_0xfb6a60/d .functor NAND 1, L_0xfbb1d0, L_0xfb6030, C4<1>, C4<1>;
L_0xfb6a60 .delay (20,20,20) L_0xfb6a60/d;
L_0xfb6bd0/d .functor NOT 1, L_0xfb6a60, C4<0>, C4<0>, C4<0>;
L_0xfb6bd0 .delay (10,10,10) L_0xfb6bd0/d;
L_0xfb6cc0/d .functor NAND 1, v0xeecc00_0, L_0xfb64d0, C4<1>, C4<1>;
L_0xfb6cc0 .delay (20,20,20) L_0xfb6cc0/d;
L_0xfb6d80/d .functor NOT 1, L_0xfb6cc0, C4<0>, C4<0>, C4<0>;
L_0xfb6d80 .delay (10,10,10) L_0xfb6d80/d;
L_0xfb6ec0/d .functor NOR 1, L_0xfb6d80, L_0xfb6bd0, C4<0>, C4<0>;
L_0xfb6ec0 .delay (20,20,20) L_0xfb6ec0/d;
L_0xfb7030/d .functor NOT 1, L_0xfb6ec0, C4<0>, C4<0>, C4<0>;
L_0xfb7030 .delay (10,10,10) L_0xfb7030/d;
v0xeeb030_0 .net "And_AB", 0 0, L_0xfb6bd0; 1 drivers
v0xeeb0d0_0 .net "And_XorAB_C", 0 0, L_0xfb6d80; 1 drivers
v0xeeb170_0 .net "Nand_AB", 0 0, L_0xfb6a60; 1 drivers
v0xeeb210_0 .net "Nand_XorAB_C", 0 0, L_0xfb6cc0; 1 drivers
v0xeeb290_0 .net "Xor_AB", 0 0, L_0xfb64d0; 1 drivers
v0xeeb360_0 .alias "a", 0 0, v0xeec260_0;
v0xeeb4b0_0 .alias "b", 0 0, v0xeec4f0_0;
v0xeeb530_0 .alias "carryin", 0 0, v0xeed1b0_0;
v0xeeb5b0_0 .alias "carryout", 0 0, v0xeec060_0;
v0xeeb630_0 .net "nco", 0 0, L_0xfb6ec0; 1 drivers
v0xeeb730_0 .alias "sum", 0 0, v0xeec5d0_0;
S_0xeeaae0 .scope module, "xor_1" "xor_1bit" 4 13, 5 34, S_0xeea470;
 .timescale 0 0;
L_0xfb6160/d .functor NAND 1, L_0xfbb1d0, L_0xfb6030, C4<1>, C4<1>;
L_0xfb6160 .delay (20,20,20) L_0xfb6160/d;
L_0xfb6200/d .functor NOR 1, L_0xfbb1d0, L_0xfb6030, C4<0>, C4<0>;
L_0xfb6200 .delay (20,20,20) L_0xfb6200/d;
L_0xfb62a0/d .functor NOT 1, L_0xfb6200, C4<0>, C4<0>, C4<0>;
L_0xfb62a0 .delay (10,10,10) L_0xfb62a0/d;
L_0xfb6390/d .functor NAND 1, L_0xfb62a0, L_0xfb6160, C4<1>, C4<1>;
L_0xfb6390 .delay (20,20,20) L_0xfb6390/d;
L_0xfb64d0/d .functor NOT 1, L_0xfb6390, C4<0>, C4<0>, C4<0>;
L_0xfb64d0 .delay (10,10,10) L_0xfb64d0/d;
v0xeeabd0_0 .alias "a", 0 0, v0xeec260_0;
v0xeeac70_0 .alias "b", 0 0, v0xeec4f0_0;
v0xeead10_0 .net "nand_ab", 0 0, L_0xfb6160; 1 drivers
v0xeeadb0_0 .net "nor_ab", 0 0, L_0xfb6200; 1 drivers
v0xeeae30_0 .net "nxor_ab", 0 0, L_0xfb6390; 1 drivers
v0xeeaed0_0 .net "or_ab", 0 0, L_0xfb62a0; 1 drivers
v0xeeafb0_0 .alias "result", 0 0, v0xeeb290_0;
S_0xeea560 .scope module, "xor_2" "xor_1bit" 4 14, 5 34, S_0xeea470;
 .timescale 0 0;
L_0xfb65c0/d .functor NAND 1, L_0xfb64d0, v0xeecc00_0, C4<1>, C4<1>;
L_0xfb65c0 .delay (20,20,20) L_0xfb65c0/d;
L_0xfb66f0/d .functor NOR 1, L_0xfb64d0, v0xeecc00_0, C4<0>, C4<0>;
L_0xfb66f0 .delay (20,20,20) L_0xfb66f0/d;
L_0xfb6790/d .functor NOT 1, L_0xfb66f0, C4<0>, C4<0>, C4<0>;
L_0xfb6790 .delay (10,10,10) L_0xfb6790/d;
L_0xfb6830/d .functor NAND 1, L_0xfb6790, L_0xfb65c0, C4<1>, C4<1>;
L_0xfb6830 .delay (20,20,20) L_0xfb6830/d;
L_0xfb6970/d .functor NOT 1, L_0xfb6830, C4<0>, C4<0>, C4<0>;
L_0xfb6970 .delay (10,10,10) L_0xfb6970/d;
v0xeea650_0 .alias "a", 0 0, v0xeeb290_0;
v0xeea6f0_0 .alias "b", 0 0, v0xeed1b0_0;
v0xeea770_0 .net "nand_ab", 0 0, L_0xfb65c0; 1 drivers
v0xeea810_0 .net "nor_ab", 0 0, L_0xfb66f0; 1 drivers
v0xeea890_0 .net "nxor_ab", 0 0, L_0xfb6830; 1 drivers
v0xeea930_0 .net "or_ab", 0 0, L_0xfb6790; 1 drivers
v0xeeaa10_0 .alias "result", 0 0, v0xeec5d0_0;
S_0xee9f20 .scope module, "xor_gate" "xor_1bit" 2 35, 5 34, S_0xee6170;
 .timescale 0 0;
L_0xfb71f0/d .functor NAND 1, L_0xfbb1d0, L_0xfbb370, C4<1>, C4<1>;
L_0xfb71f0 .delay (20,20,20) L_0xfb71f0/d;
L_0xfb72b0/d .functor NOR 1, L_0xfbb1d0, L_0xfbb370, C4<0>, C4<0>;
L_0xfb72b0 .delay (20,20,20) L_0xfb72b0/d;
L_0xfb7440/d .functor NOT 1, L_0xfb72b0, C4<0>, C4<0>, C4<0>;
L_0xfb7440 .delay (10,10,10) L_0xfb7440/d;
L_0xfb7530/d .functor NAND 1, L_0xfb7440, L_0xfb71f0, C4<1>, C4<1>;
L_0xfb7530 .delay (20,20,20) L_0xfb7530/d;
L_0xfb7690/d .functor NOT 1, L_0xfb7530, C4<0>, C4<0>, C4<0>;
L_0xfb7690 .delay (10,10,10) L_0xfb7690/d;
v0xeea010_0 .alias "a", 0 0, v0xeec260_0;
v0xeea090_0 .alias "b", 0 0, v0xeec2e0_0;
v0xeea160_0 .net "nand_ab", 0 0, L_0xfb71f0; 1 drivers
v0xeea1e0_0 .net "nor_ab", 0 0, L_0xfb72b0; 1 drivers
v0xeea260_0 .net "nxor_ab", 0 0, L_0xfb7530; 1 drivers
v0xeea2e0_0 .net "or_ab", 0 0, L_0xfb7440; 1 drivers
v0xeea3a0_0 .alias "result", 0 0, v0xeec970_0;
S_0xee93e0 .scope module, "nand_and_gate" "nand_and_1bit" 2 36, 5 18, S_0xee6170;
 .timescale 0 0;
L_0xfb77e0/d .functor NAND 1, L_0xfbb1d0, L_0xfbb370, C4<1>, C4<1>;
L_0xfb77e0 .delay (20,20,20) L_0xfb77e0/d;
L_0xfb7910/d .functor NOT 1, L_0xfb77e0, C4<0>, C4<0>, C4<0>;
L_0xfb7910 .delay (10,10,10) L_0xfb7910/d;
v0xee9bd0_0 .alias "a", 0 0, v0xeec260_0;
v0xee9c70_0 .net "and_ab", 0 0, L_0xfb7910; 1 drivers
v0xee9cf0_0 .alias "b", 0 0, v0xeec2e0_0;
v0xee9d70_0 .net "nand_ab", 0 0, L_0xfb77e0; 1 drivers
v0xee9e20_0 .alias "othercontrolsignal", 0 0, v0xeed3b0_0;
v0xee9ea0_0 .alias "result", 0 0, v0xeec6e0_0;
S_0xee94d0 .scope module, "mux_1" "mux_1bit" 5 30, 3 2, S_0xee93e0;
 .timescale 0 0;
L_0xfb7a60/d .functor NAND 1, L_0xfb7910, v0xeecd90_0, C4<1>, C4<1>;
L_0xfb7a60 .delay (20,20,20) L_0xfb7a60/d;
L_0xfb7b20/d .functor NOT 1, L_0xfb7a60, C4<0>, C4<0>, C4<0>;
L_0xfb7b20 .delay (10,10,10) L_0xfb7b20/d;
L_0xfb7c50/d .functor NOT 1, v0xeecd90_0, C4<0>, C4<0>, C4<0>;
L_0xfb7c50 .delay (10,10,10) L_0xfb7c50/d;
L_0xfb7d10/d .functor NAND 1, L_0xfb77e0, L_0xfb7c50, C4<1>, C4<1>;
L_0xfb7d10 .delay (20,20,20) L_0xfb7d10/d;
L_0xfb7e60/d .functor NOT 1, L_0xfb7d10, C4<0>, C4<0>, C4<0>;
L_0xfb7e60 .delay (10,10,10) L_0xfb7e60/d;
L_0xfb7f50/d .functor NOR 1, L_0xfb7e60, L_0xfb7b20, C4<0>, C4<0>;
L_0xfb7f50 .delay (20,20,20) L_0xfb7f50/d;
L_0xfb80f0/d .functor NOT 1, L_0xfb7f50, C4<0>, C4<0>, C4<0>;
L_0xfb80f0 .delay (10,10,10) L_0xfb80f0/d;
v0xeda780_0 .net "and_in0ncom", 0 0, L_0xfb7e60; 1 drivers
v0xee95c0_0 .net "and_in1com", 0 0, L_0xfb7b20; 1 drivers
v0xee9640_0 .alias "in0", 0 0, v0xee9d70_0;
v0xee96e0_0 .alias "in1", 0 0, v0xee9c70_0;
v0xee9760_0 .net "nand_in0ncom", 0 0, L_0xfb7d10; 1 drivers
v0xee9800_0 .net "nand_in1com", 0 0, L_0xfb7a60; 1 drivers
v0xee98e0_0 .net "ncom", 0 0, L_0xfb7c50; 1 drivers
v0xee9980_0 .net "nor_wire", 0 0, L_0xfb7f50; 1 drivers
v0xee9a20_0 .alias "result", 0 0, v0xeec6e0_0;
v0xee9af0_0 .alias "sel0", 0 0, v0xeed3b0_0;
S_0xee8790 .scope module, "nor_or_gate" "nor_or_1bit" 2 37, 5 2, S_0xee6170;
 .timescale 0 0;
L_0xfb8220/d .functor NOR 1, L_0xfbb1d0, L_0xfbb370, C4<0>, C4<0>;
L_0xfb8220 .delay (20,20,20) L_0xfb8220/d;
L_0xfb8350/d .functor NOT 1, L_0xfb8220, C4<0>, C4<0>, C4<0>;
L_0xfb8350 .delay (10,10,10) L_0xfb8350/d;
v0xee8f10_0 .alias "a", 0 0, v0xeec260_0;
v0xee8fb0_0 .alias "b", 0 0, v0xeec2e0_0;
v0xee9050_0 .net "nor_ab", 0 0, L_0xfb8220; 1 drivers
v0xee90d0_0 .net "or_ab", 0 0, L_0xfb8350; 1 drivers
v0xee9150_0 .alias "othercontrolsignal", 0 0, v0xeed3b0_0;
v0xeda700_0 .alias "result", 0 0, v0xeec860_0;
S_0xee8880 .scope module, "mux_1" "mux_1bit" 5 14, 3 2, S_0xee8790;
 .timescale 0 0;
L_0xfb84a0/d .functor NAND 1, L_0xfb8350, v0xeecd90_0, C4<1>, C4<1>;
L_0xfb84a0 .delay (20,20,20) L_0xfb84a0/d;
L_0xee9230/d .functor NOT 1, L_0xfb84a0, C4<0>, C4<0>, C4<0>;
L_0xee9230 .delay (10,10,10) L_0xee9230/d;
L_0xee9360/d .functor NOT 1, v0xeecd90_0, C4<0>, C4<0>, C4<0>;
L_0xee9360 .delay (10,10,10) L_0xee9360/d;
L_0xfb8950/d .functor NAND 1, L_0xfb8220, L_0xee9360, C4<1>, C4<1>;
L_0xfb8950 .delay (20,20,20) L_0xfb8950/d;
L_0xfb8a80/d .functor NOT 1, L_0xfb8950, C4<0>, C4<0>, C4<0>;
L_0xfb8a80 .delay (10,10,10) L_0xfb8a80/d;
L_0xfb8b70/d .functor NOR 1, L_0xfb8a80, L_0xee9230, C4<0>, C4<0>;
L_0xfb8b70 .delay (20,20,20) L_0xfb8b70/d;
L_0xfb8cf0/d .functor NOT 1, L_0xfb8b70, C4<0>, C4<0>, C4<0>;
L_0xfb8cf0 .delay (10,10,10) L_0xfb8cf0/d;
v0xee8970_0 .net "and_in0ncom", 0 0, L_0xfb8a80; 1 drivers
v0xee89f0_0 .net "and_in1com", 0 0, L_0xee9230; 1 drivers
v0xee8a70_0 .alias "in0", 0 0, v0xee9050_0;
v0xee8af0_0 .alias "in1", 0 0, v0xee90d0_0;
v0xee8b70_0 .net "nand_in0ncom", 0 0, L_0xfb8950; 1 drivers
v0xee8bf0_0 .net "nand_in1com", 0 0, L_0xfb84a0; 1 drivers
v0xee8c70_0 .net "ncom", 0 0, L_0xee9360; 1 drivers
v0xee8cf0_0 .net "nor_wire", 0 0, L_0xfb8b70; 1 drivers
v0xee8dc0_0 .alias "result", 0 0, v0xeec860_0;
v0xee8e90_0 .alias "sel0", 0 0, v0xeed3b0_0;
S_0xee6260 .scope module, "mainMux" "mux_alu" 2 39, 3 22, S_0xee6170;
 .timescale 0 0;
v0xee7ff0_0 .alias "in0", 0 0, v0xeec5d0_0;
v0xee8070_0 .alias "in1", 0 0, v0xeec970_0;
v0xee8120_0 .alias "in2", 0 0, v0xeec6e0_0;
v0xee81d0_0 .alias "in3", 0 0, v0xeec860_0;
v0xee82b0_0 .net "in4", 0 0, C4<0>; 1 drivers
v0xee8360_0 .alias "result", 0 0, v0xeed550_0;
v0xee83e0_0 .net "sel0", 0 0, L_0xfbadf0; 1 drivers
v0xee8460_0 .net "sel1", 0 0, L_0xfbae90; 1 drivers
v0xee84e0_0 .net "sel2", 0 0, L_0xfbafc0; 1 drivers
v0xee8560_0 .net "w0", 0 0, L_0xfb9490; 1 drivers
v0xee8640_0 .net "w1", 0 0, L_0xfb9c10; 1 drivers
v0xee86c0_0 .net "w2", 0 0, L_0xfba460; 1 drivers
S_0xee78a0 .scope module, "mux00" "mux_1bit" 3 37, 3 2, S_0xee6260;
 .timescale 0 0;
L_0xfb8de0/d .functor NAND 1, L_0xfb7690, L_0xfbadf0, C4<1>, C4<1>;
L_0xfb8de0 .delay (20,20,20) L_0xfb8de0/d;
L_0xfb8ec0/d .functor NOT 1, L_0xfb8de0, C4<0>, C4<0>, C4<0>;
L_0xfb8ec0 .delay (10,10,10) L_0xfb8ec0/d;
L_0xfb8ff0/d .functor NOT 1, L_0xfbadf0, C4<0>, C4<0>, C4<0>;
L_0xfb8ff0 .delay (10,10,10) L_0xfb8ff0/d;
L_0xfb9140/d .functor NAND 1, L_0xfb6970, L_0xfb8ff0, C4<1>, C4<1>;
L_0xfb9140 .delay (20,20,20) L_0xfb9140/d;
L_0xfb9200/d .functor NOT 1, L_0xfb9140, C4<0>, C4<0>, C4<0>;
L_0xfb9200 .delay (10,10,10) L_0xfb9200/d;
L_0xfb92f0/d .functor NOR 1, L_0xfb9200, L_0xfb8ec0, C4<0>, C4<0>;
L_0xfb92f0 .delay (20,20,20) L_0xfb92f0/d;
L_0xfb9490/d .functor NOT 1, L_0xfb92f0, C4<0>, C4<0>, C4<0>;
L_0xfb9490 .delay (10,10,10) L_0xfb9490/d;
v0xee7990_0 .net "and_in0ncom", 0 0, L_0xfb9200; 1 drivers
v0xee7a50_0 .net "and_in1com", 0 0, L_0xfb8ec0; 1 drivers
v0xee7af0_0 .alias "in0", 0 0, v0xeec5d0_0;
v0xee7b90_0 .alias "in1", 0 0, v0xeec970_0;
v0xee7c10_0 .net "nand_in0ncom", 0 0, L_0xfb9140; 1 drivers
v0xee7cb0_0 .net "nand_in1com", 0 0, L_0xfb8de0; 1 drivers
v0xee7d50_0 .net "ncom", 0 0, L_0xfb8ff0; 1 drivers
v0xee7df0_0 .net "nor_wire", 0 0, L_0xfb92f0; 1 drivers
v0xee7e90_0 .alias "result", 0 0, v0xee8560_0;
v0xee7f10_0 .alias "sel0", 0 0, v0xee83e0_0;
S_0xee7150 .scope module, "mux01" "mux_1bit" 3 38, 3 2, S_0xee6260;
 .timescale 0 0;
L_0xfb95c0/d .functor NAND 1, L_0xfb8cf0, L_0xfbadf0, C4<1>, C4<1>;
L_0xfb95c0 .delay (20,20,20) L_0xfb95c0/d;
L_0xfb9680/d .functor NOT 1, L_0xfb95c0, C4<0>, C4<0>, C4<0>;
L_0xfb9680 .delay (10,10,10) L_0xfb9680/d;
L_0xfb97b0/d .functor NOT 1, L_0xfbadf0, C4<0>, C4<0>, C4<0>;
L_0xfb97b0 .delay (10,10,10) L_0xfb97b0/d;
L_0xfb9870/d .functor NAND 1, L_0xfb80f0, L_0xfb97b0, C4<1>, C4<1>;
L_0xfb9870 .delay (20,20,20) L_0xfb9870/d;
L_0xfb9980/d .functor NOT 1, L_0xfb9870, C4<0>, C4<0>, C4<0>;
L_0xfb9980 .delay (10,10,10) L_0xfb9980/d;
L_0xfb9a70/d .functor NOR 1, L_0xfb9980, L_0xfb9680, C4<0>, C4<0>;
L_0xfb9a70 .delay (20,20,20) L_0xfb9a70/d;
L_0xfb9c10/d .functor NOT 1, L_0xfb9a70, C4<0>, C4<0>, C4<0>;
L_0xfb9c10 .delay (10,10,10) L_0xfb9c10/d;
v0xee7240_0 .net "and_in0ncom", 0 0, L_0xfb9980; 1 drivers
v0xee7300_0 .net "and_in1com", 0 0, L_0xfb9680; 1 drivers
v0xee73a0_0 .alias "in0", 0 0, v0xeec6e0_0;
v0xee7440_0 .alias "in1", 0 0, v0xeec860_0;
v0xee74c0_0 .net "nand_in0ncom", 0 0, L_0xfb9870; 1 drivers
v0xee7560_0 .net "nand_in1com", 0 0, L_0xfb95c0; 1 drivers
v0xee7600_0 .net "ncom", 0 0, L_0xfb97b0; 1 drivers
v0xee76a0_0 .net "nor_wire", 0 0, L_0xfb9a70; 1 drivers
v0xee7740_0 .alias "result", 0 0, v0xee8640_0;
v0xee77c0_0 .alias "sel0", 0 0, v0xee83e0_0;
S_0xee6a00 .scope module, "mux1" "mux_1bit" 3 39, 3 2, S_0xee6260;
 .timescale 0 0;
L_0xfb9d40/d .functor NAND 1, L_0xfb9c10, L_0xfbae90, C4<1>, C4<1>;
L_0xfb9d40 .delay (20,20,20) L_0xfb9d40/d;
L_0xfb9e90/d .functor NOT 1, L_0xfb9d40, C4<0>, C4<0>, C4<0>;
L_0xfb9e90 .delay (10,10,10) L_0xfb9e90/d;
L_0xfb9fc0/d .functor NOT 1, L_0xfbae90, C4<0>, C4<0>, C4<0>;
L_0xfb9fc0 .delay (10,10,10) L_0xfb9fc0/d;
L_0xfba080/d .functor NAND 1, L_0xfb9490, L_0xfb9fc0, C4<1>, C4<1>;
L_0xfba080 .delay (20,20,20) L_0xfba080/d;
L_0xfba1d0/d .functor NOT 1, L_0xfba080, C4<0>, C4<0>, C4<0>;
L_0xfba1d0 .delay (10,10,10) L_0xfba1d0/d;
L_0xfba2c0/d .functor NOR 1, L_0xfba1d0, L_0xfb9e90, C4<0>, C4<0>;
L_0xfba2c0 .delay (20,20,20) L_0xfba2c0/d;
L_0xfba460/d .functor NOT 1, L_0xfba2c0, C4<0>, C4<0>, C4<0>;
L_0xfba460 .delay (10,10,10) L_0xfba460/d;
v0xee6af0_0 .net "and_in0ncom", 0 0, L_0xfba1d0; 1 drivers
v0xee6bb0_0 .net "and_in1com", 0 0, L_0xfb9e90; 1 drivers
v0xee6c50_0 .alias "in0", 0 0, v0xee8560_0;
v0xee6cf0_0 .alias "in1", 0 0, v0xee8640_0;
v0xee6d70_0 .net "nand_in0ncom", 0 0, L_0xfba080; 1 drivers
v0xee6e10_0 .net "nand_in1com", 0 0, L_0xfb9d40; 1 drivers
v0xee6eb0_0 .net "ncom", 0 0, L_0xfb9fc0; 1 drivers
v0xee6f50_0 .net "nor_wire", 0 0, L_0xfba2c0; 1 drivers
v0xee6ff0_0 .alias "result", 0 0, v0xee86c0_0;
v0xee7070_0 .alias "sel0", 0 0, v0xee8460_0;
S_0xee6350 .scope module, "mux2" "mux_1bit" 3 40, 3 2, S_0xee6260;
 .timescale 0 0;
L_0xfba590/d .functor NAND 1, C4<0>, L_0xfbafc0, C4<1>, C4<1>;
L_0xfba590 .delay (20,20,20) L_0xfba590/d;
L_0xfba6f0/d .functor NOT 1, L_0xfba590, C4<0>, C4<0>, C4<0>;
L_0xfba6f0 .delay (10,10,10) L_0xfba6f0/d;
L_0xfba820/d .functor NOT 1, L_0xfbafc0, C4<0>, C4<0>, C4<0>;
L_0xfba820 .delay (10,10,10) L_0xfba820/d;
L_0xfba8e0/d .functor NAND 1, L_0xfba460, L_0xfba820, C4<1>, C4<1>;
L_0xfba8e0 .delay (20,20,20) L_0xfba8e0/d;
L_0xfbaa30/d .functor NOT 1, L_0xfba8e0, C4<0>, C4<0>, C4<0>;
L_0xfbaa30 .delay (10,10,10) L_0xfbaa30/d;
L_0xfbab20/d .functor NOR 1, L_0xfbaa30, L_0xfba6f0, C4<0>, C4<0>;
L_0xfbab20 .delay (20,20,20) L_0xfbab20/d;
L_0xfbacc0/d .functor NOT 1, L_0xfbab20, C4<0>, C4<0>, C4<0>;
L_0xfbacc0 .delay (10,10,10) L_0xfbacc0/d;
v0xee6440_0 .net "and_in0ncom", 0 0, L_0xfbaa30; 1 drivers
v0xee64c0_0 .net "and_in1com", 0 0, L_0xfba6f0; 1 drivers
v0xee6560_0 .alias "in0", 0 0, v0xee86c0_0;
v0xee6600_0 .alias "in1", 0 0, v0xee82b0_0;
v0xee6680_0 .net "nand_in0ncom", 0 0, L_0xfba8e0; 1 drivers
v0xee6720_0 .net "nand_in1com", 0 0, L_0xfba590; 1 drivers
v0xee67c0_0 .net "ncom", 0 0, L_0xfba820; 1 drivers
v0xee6860_0 .net "nor_wire", 0 0, L_0xfbab20; 1 drivers
v0xee6900_0 .alias "result", 0 0, v0xeed550_0;
v0xee6980_0 .alias "sel0", 0 0, v0xee84e0_0;
S_0xedf710 .scope module, "aluLast" "ALU_1bit" 2 119, 2 16, S_0xecfc30;
 .timescale 0 0;
L_0xfb5a30/d .functor NOT 1, L_0xfc0fb0, C4<0>, C4<0>, C4<0>;
L_0xfb5a30 .delay (10,10,10) L_0xfb5a30/d;
v0xee5620_0 .net "carryin", 0 0, L_0xfc10e0; 1 drivers
v0xee56c0_0 .alias "carryout", 0 0, v0xeed990_0;
v0xee5740_0 .alias "invertB", 0 0, v0xeed1b0_0;
v0xee57c0_0 .alias "muxIndex", 2 0, v0xeed230_0;
v0xee5890_0 .net "notB", 0 0, L_0xfb5a30; 1 drivers
v0xee5910_0 .net "operandA", 0 0, L_0xfc0f10; 1 drivers
v0xee5990_0 .net "operandB", 0 0, L_0xfc0fb0; 1 drivers
v0xee5aa0_0 .alias "othercontrolsignal", 0 0, v0xeed3b0_0;
v0xee5b20_0 .net "result", 0 0, L_0xfc0720; 1 drivers
v0xee5bf0_0 .net "trueB", 0 0, L_0xfbbac0; 1 drivers
v0xee5cd0_0 .net "wAddSub", 0 0, L_0xfbc5e0; 1 drivers
v0xee5de0_0 .net "wNandAnd", 0 0, L_0xfbdcf0; 1 drivers
v0xee5f60_0 .net "wNorOr", 0 0, L_0xfbe730; 1 drivers
v0xee6070_0 .net "wXor", 0 0, L_0xfbd290; 1 drivers
L_0xfc0850 .part v0xeecc80_0, 0, 1;
L_0xfc08f0 .part v0xeecc80_0, 1, 1;
L_0xfaf6c0 .part v0xeecc80_0, 2, 1;
S_0xee4e50 .scope module, "mux_invertB" "mux_1bit" 2 31, 3 2, S_0xedf710;
 .timescale 0 0;
L_0xfbb540/d .functor NAND 1, L_0xfb5a30, v0xeecc00_0, C4<1>, C4<1>;
L_0xfbb540 .delay (20,20,20) L_0xfbb540/d;
L_0xfbb620/d .functor NOT 1, L_0xfbb540, C4<0>, C4<0>, C4<0>;
L_0xfbb620 .delay (10,10,10) L_0xfbb620/d;
L_0xfbb700/d .functor NOT 1, v0xeecc00_0, C4<0>, C4<0>, C4<0>;
L_0xfbb700 .delay (10,10,10) L_0xfbb700/d;
L_0xfbb7c0/d .functor NAND 1, L_0xfc0fb0, L_0xfbb700, C4<1>, C4<1>;
L_0xfbb7c0 .delay (20,20,20) L_0xfbb7c0/d;
L_0xfbb880/d .functor NOT 1, L_0xfbb7c0, C4<0>, C4<0>, C4<0>;
L_0xfbb880 .delay (10,10,10) L_0xfbb880/d;
L_0xfbb920/d .functor NOR 1, L_0xfbb880, L_0xfbb620, C4<0>, C4<0>;
L_0xfbb920 .delay (20,20,20) L_0xfbb920/d;
L_0xfbbac0/d .functor NOT 1, L_0xfbb920, C4<0>, C4<0>, C4<0>;
L_0xfbbac0 .delay (10,10,10) L_0xfbbac0/d;
v0xee4f40_0 .net "and_in0ncom", 0 0, L_0xfbb880; 1 drivers
v0xee4fc0_0 .net "and_in1com", 0 0, L_0xfbb620; 1 drivers
v0xee5060_0 .alias "in0", 0 0, v0xee5990_0;
v0xee50e0_0 .alias "in1", 0 0, v0xee5890_0;
v0xee5160_0 .net "nand_in0ncom", 0 0, L_0xfbb7c0; 1 drivers
v0xee5200_0 .net "nand_in1com", 0 0, L_0xfbb540; 1 drivers
v0xee52a0_0 .net "ncom", 0 0, L_0xfbb700; 1 drivers
v0xee5340_0 .net "nor_wire", 0 0, L_0xfbb920; 1 drivers
v0xee53e0_0 .alias "result", 0 0, v0xee5bf0_0;
v0xee54b0_0 .alias "sel0", 0 0, v0xeed1b0_0;
S_0xee3b10 .scope module, "adder" "adder_1bit" 2 34, 4 2, S_0xedf710;
 .timescale 0 0;
L_0xfbc6f0/d .functor NAND 1, L_0xfc0f10, L_0xfbbac0, C4<1>, C4<1>;
L_0xfbc6f0 .delay (20,20,20) L_0xfbc6f0/d;
L_0xfbc860/d .functor NOT 1, L_0xfbc6f0, C4<0>, C4<0>, C4<0>;
L_0xfbc860 .delay (10,10,10) L_0xfbc860/d;
L_0xfbc970/d .functor NAND 1, L_0xfc10e0, L_0xfbc040, C4<1>, C4<1>;
L_0xfbc970 .delay (20,20,20) L_0xfbc970/d;
L_0xfbca30/d .functor NOT 1, L_0xfbc970, C4<0>, C4<0>, C4<0>;
L_0xfbca30 .delay (10,10,10) L_0xfbca30/d;
L_0xfbcb40/d .functor NOR 1, L_0xfbca30, L_0xfbc860, C4<0>, C4<0>;
L_0xfbcb40 .delay (20,20,20) L_0xfbcb40/d;
L_0xfbcc80/d .functor NOT 1, L_0xfbcb40, C4<0>, C4<0>, C4<0>;
L_0xfbcc80 .delay (10,10,10) L_0xfbcc80/d;
v0xee46f0_0 .net "And_AB", 0 0, L_0xfbc860; 1 drivers
v0xee4790_0 .net "And_XorAB_C", 0 0, L_0xfbca30; 1 drivers
v0xee4830_0 .net "Nand_AB", 0 0, L_0xfbc6f0; 1 drivers
v0xee48d0_0 .net "Nand_XorAB_C", 0 0, L_0xfbc970; 1 drivers
v0xee4950_0 .net "Xor_AB", 0 0, L_0xfbc040; 1 drivers
v0xee4a20_0 .alias "a", 0 0, v0xee5910_0;
v0xee4b70_0 .alias "b", 0 0, v0xee5bf0_0;
v0xee4bf0_0 .alias "carryin", 0 0, v0xee5620_0;
v0xee4c70_0 .alias "carryout", 0 0, v0xeed990_0;
v0xee4cf0_0 .net "nco", 0 0, L_0xfbcb40; 1 drivers
v0xee4dd0_0 .alias "sum", 0 0, v0xee5cd0_0;
S_0xee41a0 .scope module, "xor_1" "xor_1bit" 4 13, 5 34, S_0xee3b10;
 .timescale 0 0;
L_0xfbbc30/d .functor NAND 1, L_0xfc0f10, L_0xfbbac0, C4<1>, C4<1>;
L_0xfbbc30 .delay (20,20,20) L_0xfbbc30/d;
L_0xfbbcf0/d .functor NOR 1, L_0xfc0f10, L_0xfbbac0, C4<0>, C4<0>;
L_0xfbbcf0 .delay (20,20,20) L_0xfbbcf0/d;
L_0xfbbdd0/d .functor NOT 1, L_0xfbbcf0, C4<0>, C4<0>, C4<0>;
L_0xfbbdd0 .delay (10,10,10) L_0xfbbdd0/d;
L_0xfbbee0/d .functor NAND 1, L_0xfbbdd0, L_0xfbbc30, C4<1>, C4<1>;
L_0xfbbee0 .delay (20,20,20) L_0xfbbee0/d;
L_0xfbc040/d .functor NOT 1, L_0xfbbee0, C4<0>, C4<0>, C4<0>;
L_0xfbc040 .delay (10,10,10) L_0xfbc040/d;
v0xee4290_0 .alias "a", 0 0, v0xee5910_0;
v0xee4330_0 .alias "b", 0 0, v0xee5bf0_0;
v0xee43d0_0 .net "nand_ab", 0 0, L_0xfbbc30; 1 drivers
v0xee4470_0 .net "nor_ab", 0 0, L_0xfbbcf0; 1 drivers
v0xee44f0_0 .net "nxor_ab", 0 0, L_0xfbbee0; 1 drivers
v0xee4590_0 .net "or_ab", 0 0, L_0xfbbdd0; 1 drivers
v0xee4670_0 .alias "result", 0 0, v0xee4950_0;
S_0xee3c00 .scope module, "xor_2" "xor_1bit" 4 14, 5 34, S_0xee3b10;
 .timescale 0 0;
L_0xfbc150/d .functor NAND 1, L_0xfbc040, L_0xfc10e0, C4<1>, C4<1>;
L_0xfbc150 .delay (20,20,20) L_0xfbc150/d;
L_0xfbc2a0/d .functor NOR 1, L_0xfbc040, L_0xfc10e0, C4<0>, C4<0>;
L_0xfbc2a0 .delay (20,20,20) L_0xfbc2a0/d;
L_0xfbc410/d .functor NOT 1, L_0xfbc2a0, C4<0>, C4<0>, C4<0>;
L_0xfbc410 .delay (10,10,10) L_0xfbc410/d;
L_0xfbc4d0/d .functor NAND 1, L_0xfbc410, L_0xfbc150, C4<1>, C4<1>;
L_0xfbc4d0 .delay (20,20,20) L_0xfbc4d0/d;
L_0xfbc5e0/d .functor NOT 1, L_0xfbc4d0, C4<0>, C4<0>, C4<0>;
L_0xfbc5e0 .delay (10,10,10) L_0xfbc5e0/d;
v0xee3cf0_0 .alias "a", 0 0, v0xee4950_0;
v0xee3d90_0 .alias "b", 0 0, v0xee5620_0;
v0xee3e30_0 .net "nand_ab", 0 0, L_0xfbc150; 1 drivers
v0xee3ed0_0 .net "nor_ab", 0 0, L_0xfbc2a0; 1 drivers
v0xee3f50_0 .net "nxor_ab", 0 0, L_0xfbc4d0; 1 drivers
v0xee3ff0_0 .net "or_ab", 0 0, L_0xfbc410; 1 drivers
v0xee40d0_0 .alias "result", 0 0, v0xee5cd0_0;
S_0xee35c0 .scope module, "xor_gate" "xor_1bit" 2 35, 5 34, S_0xedf710;
 .timescale 0 0;
L_0xfbcdf0/d .functor NAND 1, L_0xfc0f10, L_0xfc0fb0, C4<1>, C4<1>;
L_0xfbcdf0 .delay (20,20,20) L_0xfbcdf0/d;
L_0xfbceb0/d .functor NOR 1, L_0xfc0f10, L_0xfc0fb0, C4<0>, C4<0>;
L_0xfbceb0 .delay (20,20,20) L_0xfbceb0/d;
L_0xfbd040/d .functor NOT 1, L_0xfbceb0, C4<0>, C4<0>, C4<0>;
L_0xfbd040 .delay (10,10,10) L_0xfbd040/d;
L_0xfbd130/d .functor NAND 1, L_0xfbd040, L_0xfbcdf0, C4<1>, C4<1>;
L_0xfbd130 .delay (20,20,20) L_0xfbd130/d;
L_0xfbd290/d .functor NOT 1, L_0xfbd130, C4<0>, C4<0>, C4<0>;
L_0xfbd290 .delay (10,10,10) L_0xfbd290/d;
v0xee36b0_0 .alias "a", 0 0, v0xee5910_0;
v0xee3730_0 .alias "b", 0 0, v0xee5990_0;
v0xee3800_0 .net "nand_ab", 0 0, L_0xfbcdf0; 1 drivers
v0xee3880_0 .net "nor_ab", 0 0, L_0xfbceb0; 1 drivers
v0xee3900_0 .net "nxor_ab", 0 0, L_0xfbd130; 1 drivers
v0xee3980_0 .net "or_ab", 0 0, L_0xfbd040; 1 drivers
v0xee3a40_0 .alias "result", 0 0, v0xee6070_0;
S_0xee29d0 .scope module, "nand_and_gate" "nand_and_1bit" 2 36, 5 18, S_0xedf710;
 .timescale 0 0;
L_0xfbd3e0/d .functor NAND 1, L_0xfc0f10, L_0xfc0fb0, C4<1>, C4<1>;
L_0xfbd3e0 .delay (20,20,20) L_0xfbd3e0/d;
L_0xfbd510/d .functor NOT 1, L_0xfbd3e0, C4<0>, C4<0>, C4<0>;
L_0xfbd510 .delay (10,10,10) L_0xfbd510/d;
v0xee3240_0 .alias "a", 0 0, v0xee5910_0;
v0xee32e0_0 .net "and_ab", 0 0, L_0xfbd510; 1 drivers
v0xee3360_0 .alias "b", 0 0, v0xee5990_0;
v0xee33e0_0 .net "nand_ab", 0 0, L_0xfbd3e0; 1 drivers
v0xee34c0_0 .alias "othercontrolsignal", 0 0, v0xeed3b0_0;
v0xee3540_0 .alias "result", 0 0, v0xee5de0_0;
S_0xee2ac0 .scope module, "mux_1" "mux_1bit" 5 30, 3 2, S_0xee29d0;
 .timescale 0 0;
L_0xfbd660/d .functor NAND 1, L_0xfbd510, v0xeecd90_0, C4<1>, C4<1>;
L_0xfbd660 .delay (20,20,20) L_0xfbd660/d;
L_0xfbd720/d .functor NOT 1, L_0xfbd660, C4<0>, C4<0>, C4<0>;
L_0xfbd720 .delay (10,10,10) L_0xfbd720/d;
L_0xfbd850/d .functor NOT 1, v0xeecd90_0, C4<0>, C4<0>, C4<0>;
L_0xfbd850 .delay (10,10,10) L_0xfbd850/d;
L_0xfbd910/d .functor NAND 1, L_0xfbd3e0, L_0xfbd850, C4<1>, C4<1>;
L_0xfbd910 .delay (20,20,20) L_0xfbd910/d;
L_0xfbda60/d .functor NOT 1, L_0xfbd910, C4<0>, C4<0>, C4<0>;
L_0xfbda60 .delay (10,10,10) L_0xfbda60/d;
L_0xfbdb50/d .functor NOR 1, L_0xfbda60, L_0xfbd720, C4<0>, C4<0>;
L_0xfbdb50 .delay (20,20,20) L_0xfbdb50/d;
L_0xfbdcf0/d .functor NOT 1, L_0xfbdb50, C4<0>, C4<0>, C4<0>;
L_0xfbdcf0 .delay (10,10,10) L_0xfbdcf0/d;
v0xee2bb0_0 .net "and_in0ncom", 0 0, L_0xfbda60; 1 drivers
v0xee2c30_0 .net "and_in1com", 0 0, L_0xfbd720; 1 drivers
v0xee2cb0_0 .alias "in0", 0 0, v0xee33e0_0;
v0xee2d50_0 .alias "in1", 0 0, v0xee32e0_0;
v0xee2dd0_0 .net "nand_in0ncom", 0 0, L_0xfbd910; 1 drivers
v0xee2e70_0 .net "nand_in1com", 0 0, L_0xfbd660; 1 drivers
v0xee2f50_0 .net "ncom", 0 0, L_0xfbd850; 1 drivers
v0xee2ff0_0 .net "nor_wire", 0 0, L_0xfbdb50; 1 drivers
v0xee3090_0 .alias "result", 0 0, v0xee5de0_0;
v0xee3160_0 .alias "sel0", 0 0, v0xeed3b0_0;
S_0xee1f30 .scope module, "nor_or_gate" "nor_or_1bit" 2 37, 5 2, S_0xedf710;
 .timescale 0 0;
L_0xfbde20/d .functor NOR 1, L_0xfc0f10, L_0xfc0fb0, C4<0>, C4<0>;
L_0xfbde20 .delay (20,20,20) L_0xfbde20/d;
L_0xfbdf50/d .functor NOT 1, L_0xfbde20, C4<0>, C4<0>, C4<0>;
L_0xfbdf50 .delay (10,10,10) L_0xfbdf50/d;
v0xee26b0_0 .alias "a", 0 0, v0xee5910_0;
v0xee2730_0 .alias "b", 0 0, v0xee5990_0;
v0xee27d0_0 .net "nor_ab", 0 0, L_0xfbde20; 1 drivers
v0xee2850_0 .net "or_ab", 0 0, L_0xfbdf50; 1 drivers
v0xee28d0_0 .alias "othercontrolsignal", 0 0, v0xeed3b0_0;
v0xee2950_0 .alias "result", 0 0, v0xee5f60_0;
S_0xee2020 .scope module, "mux_1" "mux_1bit" 5 14, 3 2, S_0xee1f30;
 .timescale 0 0;
L_0xfbe0a0/d .functor NAND 1, L_0xfbdf50, v0xeecd90_0, C4<1>, C4<1>;
L_0xfbe0a0 .delay (20,20,20) L_0xfbe0a0/d;
L_0xfbe160/d .functor NOT 1, L_0xfbe0a0, C4<0>, C4<0>, C4<0>;
L_0xfbe160 .delay (10,10,10) L_0xfbe160/d;
L_0xfbe290/d .functor NOT 1, v0xeecd90_0, C4<0>, C4<0>, C4<0>;
L_0xfbe290 .delay (10,10,10) L_0xfbe290/d;
L_0xfbe350/d .functor NAND 1, L_0xfbde20, L_0xfbe290, C4<1>, C4<1>;
L_0xfbe350 .delay (20,20,20) L_0xfbe350/d;
L_0xfbe4a0/d .functor NOT 1, L_0xfbe350, C4<0>, C4<0>, C4<0>;
L_0xfbe4a0 .delay (10,10,10) L_0xfbe4a0/d;
L_0xfbe590/d .functor NOR 1, L_0xfbe4a0, L_0xfbe160, C4<0>, C4<0>;
L_0xfbe590 .delay (20,20,20) L_0xfbe590/d;
L_0xfbe730/d .functor NOT 1, L_0xfbe590, C4<0>, C4<0>, C4<0>;
L_0xfbe730 .delay (10,10,10) L_0xfbe730/d;
v0xee2110_0 .net "and_in0ncom", 0 0, L_0xfbe4a0; 1 drivers
v0xee2190_0 .net "and_in1com", 0 0, L_0xfbe160; 1 drivers
v0xee2210_0 .alias "in0", 0 0, v0xee27d0_0;
v0xee2290_0 .alias "in1", 0 0, v0xee2850_0;
v0xee2310_0 .net "nand_in0ncom", 0 0, L_0xfbe350; 1 drivers
v0xee2390_0 .net "nand_in1com", 0 0, L_0xfbe0a0; 1 drivers
v0xee2410_0 .net "ncom", 0 0, L_0xfbe290; 1 drivers
v0xee2490_0 .net "nor_wire", 0 0, L_0xfbe590; 1 drivers
v0xee2560_0 .alias "result", 0 0, v0xee5f60_0;
v0xee2630_0 .alias "sel0", 0 0, v0xeed3b0_0;
S_0xedf800 .scope module, "mainMux" "mux_alu" 2 39, 3 22, S_0xedf710;
 .timescale 0 0;
v0xee16e0_0 .alias "in0", 0 0, v0xee5cd0_0;
v0xee1790_0 .alias "in1", 0 0, v0xee6070_0;
v0xee1840_0 .alias "in2", 0 0, v0xee5de0_0;
v0xee18f0_0 .alias "in3", 0 0, v0xee5f60_0;
v0xee19d0_0 .net "in4", 0 0, C4<0>; 1 drivers
v0xee1a80_0 .alias "result", 0 0, v0xee5b20_0;
v0xee1b00_0 .net "sel0", 0 0, L_0xfc0850; 1 drivers
v0xee1b80_0 .net "sel1", 0 0, L_0xfc08f0; 1 drivers
v0xee1c00_0 .net "sel2", 0 0, L_0xfaf6c0; 1 drivers
v0xee1cb0_0 .net "w0", 0 0, L_0xfbeef0; 1 drivers
v0xee1d90_0 .net "w1", 0 0, L_0xfbf670; 1 drivers
v0xee1e60_0 .net "w2", 0 0, L_0xfbfec0; 1 drivers
S_0xee0f30 .scope module, "mux00" "mux_1bit" 3 37, 3 2, S_0xedf800;
 .timescale 0 0;
L_0xfbe860/d .functor NAND 1, L_0xfbd290, L_0xfc0850, C4<1>, C4<1>;
L_0xfbe860 .delay (20,20,20) L_0xfbe860/d;
L_0xfbe920/d .functor NOT 1, L_0xfbe860, C4<0>, C4<0>, C4<0>;
L_0xfbe920 .delay (10,10,10) L_0xfbe920/d;
L_0xfbea50/d .functor NOT 1, L_0xfc0850, C4<0>, C4<0>, C4<0>;
L_0xfbea50 .delay (10,10,10) L_0xfbea50/d;
L_0xfbeba0/d .functor NAND 1, L_0xfbc5e0, L_0xfbea50, C4<1>, C4<1>;
L_0xfbeba0 .delay (20,20,20) L_0xfbeba0/d;
L_0xfbec60/d .functor NOT 1, L_0xfbeba0, C4<0>, C4<0>, C4<0>;
L_0xfbec60 .delay (10,10,10) L_0xfbec60/d;
L_0xfbed50/d .functor NOR 1, L_0xfbec60, L_0xfbe920, C4<0>, C4<0>;
L_0xfbed50 .delay (20,20,20) L_0xfbed50/d;
L_0xfbeef0/d .functor NOT 1, L_0xfbed50, C4<0>, C4<0>, C4<0>;
L_0xfbeef0 .delay (10,10,10) L_0xfbeef0/d;
v0xee1020_0 .net "and_in0ncom", 0 0, L_0xfbec60; 1 drivers
v0xee10e0_0 .net "and_in1com", 0 0, L_0xfbe920; 1 drivers
v0xee1180_0 .alias "in0", 0 0, v0xee5cd0_0;
v0xee1220_0 .alias "in1", 0 0, v0xee6070_0;
v0xee12d0_0 .net "nand_in0ncom", 0 0, L_0xfbeba0; 1 drivers
v0xee1370_0 .net "nand_in1com", 0 0, L_0xfbe860; 1 drivers
v0xee1410_0 .net "ncom", 0 0, L_0xfbea50; 1 drivers
v0xee14b0_0 .net "nor_wire", 0 0, L_0xfbed50; 1 drivers
v0xee1550_0 .alias "result", 0 0, v0xee1cb0_0;
v0xee15d0_0 .alias "sel0", 0 0, v0xee1b00_0;
S_0xee07b0 .scope module, "mux01" "mux_1bit" 3 38, 3 2, S_0xedf800;
 .timescale 0 0;
L_0xfbf020/d .functor NAND 1, L_0xfbe730, L_0xfc0850, C4<1>, C4<1>;
L_0xfbf020 .delay (20,20,20) L_0xfbf020/d;
L_0xfbf0e0/d .functor NOT 1, L_0xfbf020, C4<0>, C4<0>, C4<0>;
L_0xfbf0e0 .delay (10,10,10) L_0xfbf0e0/d;
L_0xfbf210/d .functor NOT 1, L_0xfc0850, C4<0>, C4<0>, C4<0>;
L_0xfbf210 .delay (10,10,10) L_0xfbf210/d;
L_0xfbf2d0/d .functor NAND 1, L_0xfbdcf0, L_0xfbf210, C4<1>, C4<1>;
L_0xfbf2d0 .delay (20,20,20) L_0xfbf2d0/d;
L_0xfbf3e0/d .functor NOT 1, L_0xfbf2d0, C4<0>, C4<0>, C4<0>;
L_0xfbf3e0 .delay (10,10,10) L_0xfbf3e0/d;
L_0xfbf4d0/d .functor NOR 1, L_0xfbf3e0, L_0xfbf0e0, C4<0>, C4<0>;
L_0xfbf4d0 .delay (20,20,20) L_0xfbf4d0/d;
L_0xfbf670/d .functor NOT 1, L_0xfbf4d0, C4<0>, C4<0>, C4<0>;
L_0xfbf670 .delay (10,10,10) L_0xfbf670/d;
v0xee08a0_0 .net "and_in0ncom", 0 0, L_0xfbf3e0; 1 drivers
v0xee0960_0 .net "and_in1com", 0 0, L_0xfbf0e0; 1 drivers
v0xee0a00_0 .alias "in0", 0 0, v0xee5de0_0;
v0xee0aa0_0 .alias "in1", 0 0, v0xee5f60_0;
v0xee0b50_0 .net "nand_in0ncom", 0 0, L_0xfbf2d0; 1 drivers
v0xee0bf0_0 .net "nand_in1com", 0 0, L_0xfbf020; 1 drivers
v0xee0c90_0 .net "ncom", 0 0, L_0xfbf210; 1 drivers
v0xee0d30_0 .net "nor_wire", 0 0, L_0xfbf4d0; 1 drivers
v0xee0dd0_0 .alias "result", 0 0, v0xee1d90_0;
v0xee0e50_0 .alias "sel0", 0 0, v0xee1b00_0;
S_0xee0060 .scope module, "mux1" "mux_1bit" 3 39, 3 2, S_0xedf800;
 .timescale 0 0;
L_0xfbf7a0/d .functor NAND 1, L_0xfbf670, L_0xfc08f0, C4<1>, C4<1>;
L_0xfbf7a0 .delay (20,20,20) L_0xfbf7a0/d;
L_0xfbf8f0/d .functor NOT 1, L_0xfbf7a0, C4<0>, C4<0>, C4<0>;
L_0xfbf8f0 .delay (10,10,10) L_0xfbf8f0/d;
L_0xfbfa20/d .functor NOT 1, L_0xfc08f0, C4<0>, C4<0>, C4<0>;
L_0xfbfa20 .delay (10,10,10) L_0xfbfa20/d;
L_0xfbfae0/d .functor NAND 1, L_0xfbeef0, L_0xfbfa20, C4<1>, C4<1>;
L_0xfbfae0 .delay (20,20,20) L_0xfbfae0/d;
L_0xfbfc30/d .functor NOT 1, L_0xfbfae0, C4<0>, C4<0>, C4<0>;
L_0xfbfc30 .delay (10,10,10) L_0xfbfc30/d;
L_0xfbfd20/d .functor NOR 1, L_0xfbfc30, L_0xfbf8f0, C4<0>, C4<0>;
L_0xfbfd20 .delay (20,20,20) L_0xfbfd20/d;
L_0xfbfec0/d .functor NOT 1, L_0xfbfd20, C4<0>, C4<0>, C4<0>;
L_0xfbfec0 .delay (10,10,10) L_0xfbfec0/d;
v0xee0150_0 .net "and_in0ncom", 0 0, L_0xfbfc30; 1 drivers
v0xee0210_0 .net "and_in1com", 0 0, L_0xfbf8f0; 1 drivers
v0xee02b0_0 .alias "in0", 0 0, v0xee1cb0_0;
v0xee0350_0 .alias "in1", 0 0, v0xee1d90_0;
v0xee03d0_0 .net "nand_in0ncom", 0 0, L_0xfbfae0; 1 drivers
v0xee0470_0 .net "nand_in1com", 0 0, L_0xfbf7a0; 1 drivers
v0xee0510_0 .net "ncom", 0 0, L_0xfbfa20; 1 drivers
v0xee05b0_0 .net "nor_wire", 0 0, L_0xfbfd20; 1 drivers
v0xee0650_0 .alias "result", 0 0, v0xee1e60_0;
v0xee06d0_0 .alias "sel0", 0 0, v0xee1b80_0;
S_0xedf8f0 .scope module, "mux2" "mux_1bit" 3 40, 3 2, S_0xedf800;
 .timescale 0 0;
L_0xfbfff0/d .functor NAND 1, C4<0>, L_0xfaf6c0, C4<1>, C4<1>;
L_0xfbfff0 .delay (20,20,20) L_0xfbfff0/d;
L_0xfc0150/d .functor NOT 1, L_0xfbfff0, C4<0>, C4<0>, C4<0>;
L_0xfc0150 .delay (10,10,10) L_0xfc0150/d;
L_0xfc0280/d .functor NOT 1, L_0xfaf6c0, C4<0>, C4<0>, C4<0>;
L_0xfc0280 .delay (10,10,10) L_0xfc0280/d;
L_0xfc0340/d .functor NAND 1, L_0xfbfec0, L_0xfc0280, C4<1>, C4<1>;
L_0xfc0340 .delay (20,20,20) L_0xfc0340/d;
L_0xfc0490/d .functor NOT 1, L_0xfc0340, C4<0>, C4<0>, C4<0>;
L_0xfc0490 .delay (10,10,10) L_0xfc0490/d;
L_0xfc0580/d .functor NOR 1, L_0xfc0490, L_0xfc0150, C4<0>, C4<0>;
L_0xfc0580 .delay (20,20,20) L_0xfc0580/d;
L_0xfc0720/d .functor NOT 1, L_0xfc0580, C4<0>, C4<0>, C4<0>;
L_0xfc0720 .delay (10,10,10) L_0xfc0720/d;
v0xedf9e0_0 .net "and_in0ncom", 0 0, L_0xfc0490; 1 drivers
v0xedfa80_0 .net "and_in1com", 0 0, L_0xfc0150; 1 drivers
v0xedfb20_0 .alias "in0", 0 0, v0xee1e60_0;
v0xedfbc0_0 .alias "in1", 0 0, v0xee19d0_0;
v0xedfc40_0 .net "nand_in0ncom", 0 0, L_0xfc0340; 1 drivers
v0xedfce0_0 .net "nand_in1com", 0 0, L_0xfbfff0; 1 drivers
v0xedfd80_0 .net "ncom", 0 0, L_0xfc0280; 1 drivers
v0xedfe20_0 .net "nor_wire", 0 0, L_0xfc0580; 1 drivers
v0xedfec0_0 .alias "result", 0 0, v0xee5b20_0;
v0xedff60_0 .alias "sel0", 0 0, v0xee1c00_0;
S_0xede4a0 .scope module, "aluSub" "adder_1bit" 2 123, 4 2, S_0xecfc30;
 .timescale 0 0;
L_0xfc1d70/d .functor NAND 1, L_0xfc24b0, L_0xfc1180, C4<1>, C4<1>;
L_0xfc1d70 .delay (20,20,20) L_0xfc1d70/d;
L_0xfc1ec0/d .functor NOT 1, L_0xfc1d70, C4<0>, C4<0>, C4<0>;
L_0xfc1ec0 .delay (10,10,10) L_0xfc1ec0/d;
L_0xfc1fa0/d .functor NAND 1, L_0xfc2550, L_0xfc1670, C4<1>, C4<1>;
L_0xfc1fa0 .delay (20,20,20) L_0xfc1fa0/d;
L_0xfc20f0/d .functor NOT 1, L_0xfc1fa0, C4<0>, C4<0>, C4<0>;
L_0xfc20f0 .delay (10,10,10) L_0xfc20f0/d;
L_0xfc21b0/d .functor NOR 1, L_0xfc20f0, L_0xfc1ec0, C4<0>, C4<0>;
L_0xfc21b0 .delay (20,20,20) L_0xfc21b0/d;
L_0xfc22f0/d .functor NOT 1, L_0xfc21b0, C4<0>, C4<0>, C4<0>;
L_0xfc22f0 .delay (10,10,10) L_0xfc22f0/d;
v0xedf030_0 .net "And_AB", 0 0, L_0xfc1ec0; 1 drivers
v0xedf0d0_0 .net "And_XorAB_C", 0 0, L_0xfc20f0; 1 drivers
v0xedf170_0 .net "Nand_AB", 0 0, L_0xfc1d70; 1 drivers
v0xedf210_0 .net "Nand_XorAB_C", 0 0, L_0xfc1fa0; 1 drivers
v0xedf2c0_0 .net "Xor_AB", 0 0, L_0xfc1670; 1 drivers
v0xedf340_0 .net "a", 0 0, L_0xfc24b0; 1 drivers
v0xedf400_0 .alias "b", 0 0, v0xeed760_0;
v0xedf480_0 .net "carryin", 0 0, L_0xfc2550; 1 drivers
v0xedf530_0 .alias "carryout", 0 0, v0xeecfd0_0;
v0xedf5b0_0 .net "nco", 0 0, L_0xfc21b0; 1 drivers
v0xedf690_0 .alias "sum", 0 0, v0xeed5d0_0;
S_0xedeae0 .scope module, "xor_1" "xor_1bit" 4 13, 5 34, S_0xede4a0;
 .timescale 0 0;
L_0xfc1050/d .functor NAND 1, L_0xfc24b0, L_0xfc1180, C4<1>, C4<1>;
L_0xfc1050 .delay (20,20,20) L_0xfc1050/d;
L_0xfc1410/d .functor NOR 1, L_0xfc24b0, L_0xfc1180, C4<0>, C4<0>;
L_0xfc1410 .delay (20,20,20) L_0xfc1410/d;
L_0xfc14f0/d .functor NOT 1, L_0xfc1410, C4<0>, C4<0>, C4<0>;
L_0xfc14f0 .delay (10,10,10) L_0xfc14f0/d;
L_0xfc15b0/d .functor NAND 1, L_0xfc14f0, L_0xfc1050, C4<1>, C4<1>;
L_0xfc15b0 .delay (20,20,20) L_0xfc15b0/d;
L_0xfc1670/d .functor NOT 1, L_0xfc15b0, C4<0>, C4<0>, C4<0>;
L_0xfc1670 .delay (10,10,10) L_0xfc1670/d;
v0xedebd0_0 .alias "a", 0 0, v0xedf340_0;
v0xedec70_0 .alias "b", 0 0, v0xeed760_0;
v0xeded10_0 .net "nand_ab", 0 0, L_0xfc1050; 1 drivers
v0xededb0_0 .net "nor_ab", 0 0, L_0xfc1410; 1 drivers
v0xedee30_0 .net "nxor_ab", 0 0, L_0xfc15b0; 1 drivers
v0xedeed0_0 .net "or_ab", 0 0, L_0xfc14f0; 1 drivers
v0xedefb0_0 .alias "result", 0 0, v0xedf2c0_0;
S_0xede590 .scope module, "xor_2" "xor_1bit" 4 14, 5 34, S_0xede4a0;
 .timescale 0 0;
L_0xfc1780/d .functor NAND 1, L_0xfc1670, L_0xfc2550, C4<1>, C4<1>;
L_0xfc1780 .delay (20,20,20) L_0xfc1780/d;
L_0xfc18d0/d .functor NOR 1, L_0xfc1670, L_0xfc2550, C4<0>, C4<0>;
L_0xfc18d0 .delay (20,20,20) L_0xfc18d0/d;
L_0xfc19b0/d .functor NOT 1, L_0xfc18d0, C4<0>, C4<0>, C4<0>;
L_0xfc19b0 .delay (10,10,10) L_0xfc19b0/d;
L_0xfc1ac0/d .functor NAND 1, L_0xfc19b0, L_0xfc1780, C4<1>, C4<1>;
L_0xfc1ac0 .delay (20,20,20) L_0xfc1ac0/d;
L_0xfc1c20/d .functor NOT 1, L_0xfc1ac0, C4<0>, C4<0>, C4<0>;
L_0xfc1c20 .delay (10,10,10) L_0xfc1c20/d;
v0xede680_0 .alias "a", 0 0, v0xedf2c0_0;
v0xede720_0 .alias "b", 0 0, v0xedf480_0;
v0xede7c0_0 .net "nand_ab", 0 0, L_0xfc1780; 1 drivers
v0xede860_0 .net "nor_ab", 0 0, L_0xfc18d0; 1 drivers
v0xede8e0_0 .net "nxor_ab", 0 0, L_0xfc1ac0; 1 drivers
v0xede980_0 .net "or_ab", 0 0, L_0xfc19b0; 1 drivers
v0xedea60_0 .alias "result", 0 0, v0xeed5d0_0;
S_0xeddf50 .scope module, "xor_overflow" "xor_1bit" 2 126, 5 34, S_0xecfc30;
 .timescale 0 0;
L_0xfc1280/d .functor NAND 1, L_0xfc2b90, L_0xfbcc80, C4<1>, C4<1>;
L_0xfc1280 .delay (20,20,20) L_0xfc1280/d;
L_0xfc26a0/d .functor NOR 1, L_0xfc2b90, L_0xfbcc80, C4<0>, C4<0>;
L_0xfc26a0 .delay (20,20,20) L_0xfc26a0/d;
L_0xfc27d0/d .functor NOT 1, L_0xfc26a0, C4<0>, C4<0>, C4<0>;
L_0xfc27d0 .delay (10,10,10) L_0xfc27d0/d;
L_0xfc28e0/d .functor NAND 1, L_0xfc27d0, L_0xfc1280, C4<1>, C4<1>;
L_0xfc28e0 .delay (20,20,20) L_0xfc28e0/d;
L_0xfc2a40/d .functor NOT 1, L_0xfc28e0, C4<0>, C4<0>, C4<0>;
L_0xfc2a40 .delay (10,10,10) L_0xfc2a40/d;
v0xede040_0 .net "a", 0 0, L_0xfc2b90; 1 drivers
v0xede0e0_0 .alias "b", 0 0, v0xeed990_0;
v0xede180_0 .net "nand_ab", 0 0, L_0xfc1280; 1 drivers
v0xede220_0 .net "nor_ab", 0 0, L_0xfc26a0; 1 drivers
v0xede2a0_0 .net "nxor_ab", 0 0, L_0xfc28e0; 1 drivers
v0xede340_0 .net "or_ab", 0 0, L_0xfc27d0; 1 drivers
v0xede420_0 .alias "result", 0 0, v0xeedc20_0;
S_0xedda20 .scope module, "xor_slt" "xor_1bit" 2 130, 5 34, S_0xecfc30;
 .timescale 0 0;
L_0xfb59a0/d .functor NAND 1, L_0xfc1c20, L_0xfc2a40, C4<1>, C4<1>;
L_0xfb59a0 .delay (20,20,20) L_0xfb59a0/d;
L_0xfc2d80/d .functor NOR 1, L_0xfc1c20, L_0xfc2a40, C4<0>, C4<0>;
L_0xfc2d80 .delay (20,20,20) L_0xfc2d80/d;
L_0xfc2e60/d .functor NOT 1, L_0xfc2d80, C4<0>, C4<0>, C4<0>;
L_0xfc2e60 .delay (10,10,10) L_0xfc2e60/d;
L_0xfc2f70/d .functor NAND 1, L_0xfc2e60, L_0xfb59a0, C4<1>, C4<1>;
L_0xfc2f70 .delay (20,20,20) L_0xfc2f70/d;
L_0xfc30d0/d .functor NOT 1, L_0xfc2f70, C4<0>, C4<0>, C4<0>;
L_0xfc30d0 .delay (10,10,10) L_0xfc30d0/d;
v0xeddb10_0 .alias "a", 0 0, v0xeed5d0_0;
v0xeddbd0_0 .alias "b", 0 0, v0xeedc20_0;
v0xeddc70_0 .net "nand_ab", 0 0, L_0xfb59a0; 1 drivers
v0xeddd10_0 .net "nor_ab", 0 0, L_0xfc2d80; 1 drivers
v0xeddd90_0 .net "nxor_ab", 0 0, L_0xfc2f70; 1 drivers
v0xedde30_0 .net "or_ab", 0 0, L_0xfc2e60; 1 drivers
v0xedded0_0 .alias "result", 0 0, v0xeed6e0_0;
S_0xedd370 .scope module, "sltOut" "mux_1bit" 2 131, 3 2, S_0xecfc30;
 .timescale 0 0;
L_0xfc31e0/d .functor NAND 1, L_0xfc30d0, L_0xfc25f0, C4<1>, C4<1>;
L_0xfc31e0 .delay (20,20,20) L_0xfc31e0/d;
L_0xfc3310/d .functor NOT 1, L_0xfc31e0, C4<0>, C4<0>, C4<0>;
L_0xfc3310 .delay (10,10,10) L_0xfc3310/d;
L_0xfc33f0/d .functor NOT 1, L_0xfc25f0, C4<0>, C4<0>, C4<0>;
L_0xfc33f0 .delay (10,10,10) L_0xfc33f0/d;
L_0xfc3500/d .functor NAND 1, L_0xfbacc0, L_0xfc33f0, C4<1>, C4<1>;
L_0xfc3500 .delay (20,20,20) L_0xfc3500/d;
L_0xfc3610/d .functor NOT 1, L_0xfc3500, C4<0>, C4<0>, C4<0>;
L_0xfc3610 .delay (10,10,10) L_0xfc3610/d;
L_0xfc3700/d .functor NOR 1, L_0xfc3610, L_0xfc3310, C4<0>, C4<0>;
L_0xfc3700 .delay (20,20,20) L_0xfc3700/d;
L_0xfc38a0/d .functor NOT 1, L_0xfc3700, C4<0>, C4<0>, C4<0>;
L_0xfc38a0 .delay (10,10,10) L_0xfc38a0/d;
v0xedd460_0 .net "and_in0ncom", 0 0, L_0xfc3610; 1 drivers
v0xedd4e0_0 .net "and_in1com", 0 0, L_0xfc3310; 1 drivers
v0xedd560_0 .alias "in0", 0 0, v0xeed550_0;
v0xedd5e0_0 .alias "in1", 0 0, v0xeed6e0_0;
v0xedd660_0 .net "nand_in0ncom", 0 0, L_0xfc3500; 1 drivers
v0xedd700_0 .net "nand_in1com", 0 0, L_0xfc31e0; 1 drivers
v0xedd7a0_0 .net "ncom", 0 0, L_0xfc33f0; 1 drivers
v0xedd840_0 .net "nor_wire", 0 0, L_0xfc3700; 1 drivers
v0xedd8e0_0 .net "result", 0 0, L_0xfc38a0; 1 drivers
v0xedd980_0 .net "sel0", 0 0, L_0xfc25f0; 1 drivers
S_0xed68e0 .scope generate, "ALU4[1]" "ALU4[1]" 2 111, 2 111, S_0xecfc30;
 .timescale 0 0;
P_0xed5258 .param/l "i" 2 111, +C4<01>;
S_0xed6a10 .scope module, "_alu" "ALU_1bit" 2 112, 2 16, S_0xed68e0;
 .timescale 0 0;
L_0xf497d0/d .functor NOT 1, L_0xfafa40, C4<0>, C4<0>, C4<0>;
L_0xf497d0 .delay (10,10,10) L_0xf497d0/d;
v0xedc820_0 .net "carryin", 0 0, L_0xfafae0; 1 drivers
v0xedc910_0 .net "carryout", 0 0, L_0xfab7a0; 1 drivers
v0xedc990_0 .alias "invertB", 0 0, v0xeed1b0_0;
v0xedca10_0 .alias "muxIndex", 2 0, v0xeed230_0;
v0xedca90_0 .net "notB", 0 0, L_0xf497d0; 1 drivers
v0xedcb10_0 .net "operandA", 0 0, L_0xfaf9a0; 1 drivers
v0xedcb90_0 .net "operandB", 0 0, L_0xfafa40; 1 drivers
v0xedcca0_0 .alias "othercontrolsignal", 0 0, v0xeed3b0_0;
v0xedcd20_0 .net "result", 0 0, L_0xfaf290; 1 drivers
v0xedcdf0_0 .net "trueB", 0 0, L_0xfaa580; 1 drivers
v0xedced0_0 .net "wAddSub", 0 0, L_0xfab0a0; 1 drivers
v0xedcfe0_0 .net "wNandAnd", 0 0, L_0xfac860; 1 drivers
v0xedd160_0 .net "wNorOr", 0 0, L_0xfad2a0; 1 drivers
v0xedd270_0 .net "wXor", 0 0, L_0xfabe00; 1 drivers
L_0xfaf3c0 .part v0xeecc80_0, 0, 1;
L_0xfaf460 .part v0xeecc80_0, 1, 1;
L_0xfaf590 .part v0xeecc80_0, 2, 1;
S_0xedc0a0 .scope module, "mux_invertB" "mux_1bit" 2 31, 3 2, S_0xed6a10;
 .timescale 0 0;
L_0xfa82a0/d .functor NAND 1, L_0xf497d0, v0xeecc00_0, C4<1>, C4<1>;
L_0xfa82a0 .delay (20,20,20) L_0xfa82a0/d;
L_0xfa8380/d .functor NOT 1, L_0xfa82a0, C4<0>, C4<0>, C4<0>;
L_0xfa8380 .delay (10,10,10) L_0xfa8380/d;
L_0xfa84b0/d .functor NOT 1, v0xeecc00_0, C4<0>, C4<0>, C4<0>;
L_0xfa84b0 .delay (10,10,10) L_0xfa84b0/d;
L_0xfa8570/d .functor NAND 1, L_0xfafa40, L_0xfa84b0, C4<1>, C4<1>;
L_0xfa8570 .delay (20,20,20) L_0xfa8570/d;
L_0xfa8680/d .functor NOT 1, L_0xfa8570, C4<0>, C4<0>, C4<0>;
L_0xfa8680 .delay (10,10,10) L_0xfa8680/d;
L_0xfaa420/d .functor NOR 1, L_0xfa8680, L_0xfa8380, C4<0>, C4<0>;
L_0xfaa420 .delay (20,20,20) L_0xfaa420/d;
L_0xfaa580/d .functor NOT 1, L_0xfaa420, C4<0>, C4<0>, C4<0>;
L_0xfaa580 .delay (10,10,10) L_0xfaa580/d;
v0xedc190_0 .net "and_in0ncom", 0 0, L_0xfa8680; 1 drivers
v0xedc250_0 .net "and_in1com", 0 0, L_0xfa8380; 1 drivers
v0xedc2f0_0 .alias "in0", 0 0, v0xedcb90_0;
v0xedc370_0 .alias "in1", 0 0, v0xedca90_0;
v0xedc3f0_0 .net "nand_in0ncom", 0 0, L_0xfa8570; 1 drivers
v0xedc490_0 .net "nand_in1com", 0 0, L_0xfa82a0; 1 drivers
v0xedc530_0 .net "ncom", 0 0, L_0xfa84b0; 1 drivers
v0xedc5d0_0 .net "nor_wire", 0 0, L_0xfaa420; 1 drivers
v0xedc670_0 .alias "result", 0 0, v0xedcdf0_0;
v0xedc740_0 .alias "sel0", 0 0, v0xeed1b0_0;
S_0xedad60 .scope module, "adder" "adder_1bit" 2 34, 4 2, S_0xed6a10;
 .timescale 0 0;
L_0xfab1b0/d .functor NAND 1, L_0xfaf9a0, L_0xfaa580, C4<1>, C4<1>;
L_0xfab1b0 .delay (20,20,20) L_0xfab1b0/d;
L_0xfab320/d .functor NOT 1, L_0xfab1b0, C4<0>, C4<0>, C4<0>;
L_0xfab320 .delay (10,10,10) L_0xfab320/d;
L_0xfab430/d .functor NAND 1, L_0xfafae0, L_0xfaab00, C4<1>, C4<1>;
L_0xfab430 .delay (20,20,20) L_0xfab430/d;
L_0xfab4f0/d .functor NOT 1, L_0xfab430, C4<0>, C4<0>, C4<0>;
L_0xfab4f0 .delay (10,10,10) L_0xfab4f0/d;
L_0xfab630/d .functor NOR 1, L_0xfab4f0, L_0xfab320, C4<0>, C4<0>;
L_0xfab630 .delay (20,20,20) L_0xfab630/d;
L_0xfab7a0/d .functor NOT 1, L_0xfab630, C4<0>, C4<0>, C4<0>;
L_0xfab7a0 .delay (10,10,10) L_0xfab7a0/d;
v0xedb940_0 .net "And_AB", 0 0, L_0xfab320; 1 drivers
v0xedb9e0_0 .net "And_XorAB_C", 0 0, L_0xfab4f0; 1 drivers
v0xedba80_0 .net "Nand_AB", 0 0, L_0xfab1b0; 1 drivers
v0xedbb20_0 .net "Nand_XorAB_C", 0 0, L_0xfab430; 1 drivers
v0xedbba0_0 .net "Xor_AB", 0 0, L_0xfaab00; 1 drivers
v0xedbc70_0 .alias "a", 0 0, v0xedcb10_0;
v0xedbdc0_0 .alias "b", 0 0, v0xedcdf0_0;
v0xedbe40_0 .alias "carryin", 0 0, v0xedc820_0;
v0xedbec0_0 .alias "carryout", 0 0, v0xedc910_0;
v0xedbf40_0 .net "nco", 0 0, L_0xfab630; 1 drivers
v0xedc020_0 .alias "sum", 0 0, v0xedced0_0;
S_0xedb3f0 .scope module, "xor_1" "xor_1bit" 4 13, 5 34, S_0xedad60;
 .timescale 0 0;
L_0xfaa6f0/d .functor NAND 1, L_0xfaf9a0, L_0xfaa580, C4<1>, C4<1>;
L_0xfaa6f0 .delay (20,20,20) L_0xfaa6f0/d;
L_0xfaa7b0/d .functor NOR 1, L_0xfaf9a0, L_0xfaa580, C4<0>, C4<0>;
L_0xfaa7b0 .delay (20,20,20) L_0xfaa7b0/d;
L_0xfaa890/d .functor NOT 1, L_0xfaa7b0, C4<0>, C4<0>, C4<0>;
L_0xfaa890 .delay (10,10,10) L_0xfaa890/d;
L_0xfaa9a0/d .functor NAND 1, L_0xfaa890, L_0xfaa6f0, C4<1>, C4<1>;
L_0xfaa9a0 .delay (20,20,20) L_0xfaa9a0/d;
L_0xfaab00/d .functor NOT 1, L_0xfaa9a0, C4<0>, C4<0>, C4<0>;
L_0xfaab00 .delay (10,10,10) L_0xfaab00/d;
v0xedb4e0_0 .alias "a", 0 0, v0xedcb10_0;
v0xedb580_0 .alias "b", 0 0, v0xedcdf0_0;
v0xedb620_0 .net "nand_ab", 0 0, L_0xfaa6f0; 1 drivers
v0xedb6c0_0 .net "nor_ab", 0 0, L_0xfaa7b0; 1 drivers
v0xedb740_0 .net "nxor_ab", 0 0, L_0xfaa9a0; 1 drivers
v0xedb7e0_0 .net "or_ab", 0 0, L_0xfaa890; 1 drivers
v0xedb8c0_0 .alias "result", 0 0, v0xedbba0_0;
S_0xedae50 .scope module, "xor_2" "xor_1bit" 4 14, 5 34, S_0xedad60;
 .timescale 0 0;
L_0xfaac10/d .functor NAND 1, L_0xfaab00, L_0xfafae0, C4<1>, C4<1>;
L_0xfaac10 .delay (20,20,20) L_0xfaac10/d;
L_0xfaad60/d .functor NOR 1, L_0xfaab00, L_0xfafae0, C4<0>, C4<0>;
L_0xfaad60 .delay (20,20,20) L_0xfaad60/d;
L_0xfaaed0/d .functor NOT 1, L_0xfaad60, C4<0>, C4<0>, C4<0>;
L_0xfaaed0 .delay (10,10,10) L_0xfaaed0/d;
L_0xfaaf90/d .functor NAND 1, L_0xfaaed0, L_0xfaac10, C4<1>, C4<1>;
L_0xfaaf90 .delay (20,20,20) L_0xfaaf90/d;
L_0xfab0a0/d .functor NOT 1, L_0xfaaf90, C4<0>, C4<0>, C4<0>;
L_0xfab0a0 .delay (10,10,10) L_0xfab0a0/d;
v0xedaf40_0 .alias "a", 0 0, v0xedbba0_0;
v0xedafe0_0 .alias "b", 0 0, v0xedc820_0;
v0xedb080_0 .net "nand_ab", 0 0, L_0xfaac10; 1 drivers
v0xedb120_0 .net "nor_ab", 0 0, L_0xfaad60; 1 drivers
v0xedb1a0_0 .net "nxor_ab", 0 0, L_0xfaaf90; 1 drivers
v0xedb240_0 .net "or_ab", 0 0, L_0xfaaed0; 1 drivers
v0xedb320_0 .alias "result", 0 0, v0xedced0_0;
S_0xeda810 .scope module, "xor_gate" "xor_1bit" 2 35, 5 34, S_0xed6a10;
 .timescale 0 0;
L_0xfab960/d .functor NAND 1, L_0xfaf9a0, L_0xfafa40, C4<1>, C4<1>;
L_0xfab960 .delay (20,20,20) L_0xfab960/d;
L_0xfaba20/d .functor NOR 1, L_0xfaf9a0, L_0xfafa40, C4<0>, C4<0>;
L_0xfaba20 .delay (20,20,20) L_0xfaba20/d;
L_0xfabbb0/d .functor NOT 1, L_0xfaba20, C4<0>, C4<0>, C4<0>;
L_0xfabbb0 .delay (10,10,10) L_0xfabbb0/d;
L_0xfabca0/d .functor NAND 1, L_0xfabbb0, L_0xfab960, C4<1>, C4<1>;
L_0xfabca0 .delay (20,20,20) L_0xfabca0/d;
L_0xfabe00/d .functor NOT 1, L_0xfabca0, C4<0>, C4<0>, C4<0>;
L_0xfabe00 .delay (10,10,10) L_0xfabe00/d;
v0xeda900_0 .alias "a", 0 0, v0xedcb10_0;
v0xeda980_0 .alias "b", 0 0, v0xedcb90_0;
v0xedaa50_0 .net "nand_ab", 0 0, L_0xfab960; 1 drivers
v0xedaad0_0 .net "nor_ab", 0 0, L_0xfaba20; 1 drivers
v0xedab50_0 .net "nxor_ab", 0 0, L_0xfabca0; 1 drivers
v0xedabd0_0 .net "or_ab", 0 0, L_0xfabbb0; 1 drivers
v0xedac90_0 .alias "result", 0 0, v0xedd270_0;
S_0xed9b90 .scope module, "nand_and_gate" "nand_and_1bit" 2 36, 5 18, S_0xed6a10;
 .timescale 0 0;
L_0xfabf50/d .functor NAND 1, L_0xfaf9a0, L_0xfafa40, C4<1>, C4<1>;
L_0xfabf50 .delay (20,20,20) L_0xfabf50/d;
L_0xfac080/d .functor NOT 1, L_0xfabf50, C4<0>, C4<0>, C4<0>;
L_0xfac080 .delay (10,10,10) L_0xfac080/d;
v0xeda400_0 .alias "a", 0 0, v0xedcb10_0;
v0xeda4a0_0 .net "and_ab", 0 0, L_0xfac080; 1 drivers
v0xeda520_0 .alias "b", 0 0, v0xedcb90_0;
v0xeda5a0_0 .net "nand_ab", 0 0, L_0xfabf50; 1 drivers
v0xeda680_0 .alias "othercontrolsignal", 0 0, v0xeed3b0_0;
v0xed6250_0 .alias "result", 0 0, v0xedcfe0_0;
S_0xed9c80 .scope module, "mux_1" "mux_1bit" 5 30, 3 2, S_0xed9b90;
 .timescale 0 0;
L_0xfac1d0/d .functor NAND 1, L_0xfac080, v0xeecd90_0, C4<1>, C4<1>;
L_0xfac1d0 .delay (20,20,20) L_0xfac1d0/d;
L_0xfac290/d .functor NOT 1, L_0xfac1d0, C4<0>, C4<0>, C4<0>;
L_0xfac290 .delay (10,10,10) L_0xfac290/d;
L_0xfac3c0/d .functor NOT 1, v0xeecd90_0, C4<0>, C4<0>, C4<0>;
L_0xfac3c0 .delay (10,10,10) L_0xfac3c0/d;
L_0xfac480/d .functor NAND 1, L_0xfabf50, L_0xfac3c0, C4<1>, C4<1>;
L_0xfac480 .delay (20,20,20) L_0xfac480/d;
L_0xfac5d0/d .functor NOT 1, L_0xfac480, C4<0>, C4<0>, C4<0>;
L_0xfac5d0 .delay (10,10,10) L_0xfac5d0/d;
L_0xfac6c0/d .functor NOR 1, L_0xfac5d0, L_0xfac290, C4<0>, C4<0>;
L_0xfac6c0 .delay (20,20,20) L_0xfac6c0/d;
L_0xfac860/d .functor NOT 1, L_0xfac6c0, C4<0>, C4<0>, C4<0>;
L_0xfac860 .delay (10,10,10) L_0xfac860/d;
v0xed9d70_0 .net "and_in0ncom", 0 0, L_0xfac5d0; 1 drivers
v0xed9df0_0 .net "and_in1com", 0 0, L_0xfac290; 1 drivers
v0xed9e70_0 .alias "in0", 0 0, v0xeda5a0_0;
v0xed9f10_0 .alias "in1", 0 0, v0xeda4a0_0;
v0xed9f90_0 .net "nand_in0ncom", 0 0, L_0xfac480; 1 drivers
v0xeda030_0 .net "nand_in1com", 0 0, L_0xfac1d0; 1 drivers
v0xeda110_0 .net "ncom", 0 0, L_0xfac3c0; 1 drivers
v0xeda1b0_0 .net "nor_wire", 0 0, L_0xfac6c0; 1 drivers
v0xeda250_0 .alias "result", 0 0, v0xedcfe0_0;
v0xeda320_0 .alias "sel0", 0 0, v0xeed3b0_0;
S_0xed90f0 .scope module, "nor_or_gate" "nor_or_1bit" 2 37, 5 2, S_0xed6a10;
 .timescale 0 0;
L_0xfac990/d .functor NOR 1, L_0xfaf9a0, L_0xfafa40, C4<0>, C4<0>;
L_0xfac990 .delay (20,20,20) L_0xfac990/d;
L_0xfacac0/d .functor NOT 1, L_0xfac990, C4<0>, C4<0>, C4<0>;
L_0xfacac0 .delay (10,10,10) L_0xfacac0/d;
v0xed9870_0 .alias "a", 0 0, v0xedcb10_0;
v0xed98f0_0 .alias "b", 0 0, v0xedcb90_0;
v0xed9990_0 .net "nor_ab", 0 0, L_0xfac990; 1 drivers
v0xed9a10_0 .net "or_ab", 0 0, L_0xfacac0; 1 drivers
v0xed9a90_0 .alias "othercontrolsignal", 0 0, v0xeed3b0_0;
v0xed9b10_0 .alias "result", 0 0, v0xedd160_0;
S_0xed91e0 .scope module, "mux_1" "mux_1bit" 5 14, 3 2, S_0xed90f0;
 .timescale 0 0;
L_0xfacc10/d .functor NAND 1, L_0xfacac0, v0xeecd90_0, C4<1>, C4<1>;
L_0xfacc10 .delay (20,20,20) L_0xfacc10/d;
L_0xfaccd0/d .functor NOT 1, L_0xfacc10, C4<0>, C4<0>, C4<0>;
L_0xfaccd0 .delay (10,10,10) L_0xfaccd0/d;
L_0xface00/d .functor NOT 1, v0xeecd90_0, C4<0>, C4<0>, C4<0>;
L_0xface00 .delay (10,10,10) L_0xface00/d;
L_0xfacec0/d .functor NAND 1, L_0xfac990, L_0xface00, C4<1>, C4<1>;
L_0xfacec0 .delay (20,20,20) L_0xfacec0/d;
L_0xfad010/d .functor NOT 1, L_0xfacec0, C4<0>, C4<0>, C4<0>;
L_0xfad010 .delay (10,10,10) L_0xfad010/d;
L_0xfad100/d .functor NOR 1, L_0xfad010, L_0xfaccd0, C4<0>, C4<0>;
L_0xfad100 .delay (20,20,20) L_0xfad100/d;
L_0xfad2a0/d .functor NOT 1, L_0xfad100, C4<0>, C4<0>, C4<0>;
L_0xfad2a0 .delay (10,10,10) L_0xfad2a0/d;
v0xed92d0_0 .net "and_in0ncom", 0 0, L_0xfad010; 1 drivers
v0xed9350_0 .net "and_in1com", 0 0, L_0xfaccd0; 1 drivers
v0xed93d0_0 .alias "in0", 0 0, v0xed9990_0;
v0xed9450_0 .alias "in1", 0 0, v0xed9a10_0;
v0xed94d0_0 .net "nand_in0ncom", 0 0, L_0xfacec0; 1 drivers
v0xed9550_0 .net "nand_in1com", 0 0, L_0xfacc10; 1 drivers
v0xed95d0_0 .net "ncom", 0 0, L_0xface00; 1 drivers
v0xed9650_0 .net "nor_wire", 0 0, L_0xfad100; 1 drivers
v0xed9720_0 .alias "result", 0 0, v0xedd160_0;
v0xed97f0_0 .alias "sel0", 0 0, v0xeed3b0_0;
S_0xed6b00 .scope module, "mainMux" "mux_alu" 2 39, 3 22, S_0xed6a10;
 .timescale 0 0;
v0xed8940_0 .alias "in0", 0 0, v0xedced0_0;
v0xed89f0_0 .alias "in1", 0 0, v0xedd270_0;
v0xed8aa0_0 .alias "in2", 0 0, v0xedcfe0_0;
v0xed8b50_0 .alias "in3", 0 0, v0xedd160_0;
v0xed8c30_0 .net "in4", 0 0, C4<0>; 1 drivers
v0xed8ce0_0 .alias "result", 0 0, v0xedcd20_0;
v0xed8d60_0 .net "sel0", 0 0, L_0xfaf3c0; 1 drivers
v0xed8de0_0 .net "sel1", 0 0, L_0xfaf460; 1 drivers
v0xed8e60_0 .net "sel2", 0 0, L_0xfaf590; 1 drivers
v0xed8f10_0 .net "w0", 0 0, L_0xfada60; 1 drivers
v0xed8ff0_0 .net "w1", 0 0, L_0xfae1e0; 1 drivers
v0xed9070_0 .net "w2", 0 0, L_0xfaea30; 1 drivers
S_0xed81c0 .scope module, "mux00" "mux_1bit" 3 37, 3 2, S_0xed6b00;
 .timescale 0 0;
L_0xfad3d0/d .functor NAND 1, L_0xfabe00, L_0xfaf3c0, C4<1>, C4<1>;
L_0xfad3d0 .delay (20,20,20) L_0xfad3d0/d;
L_0xfad490/d .functor NOT 1, L_0xfad3d0, C4<0>, C4<0>, C4<0>;
L_0xfad490 .delay (10,10,10) L_0xfad490/d;
L_0xfad5c0/d .functor NOT 1, L_0xfaf3c0, C4<0>, C4<0>, C4<0>;
L_0xfad5c0 .delay (10,10,10) L_0xfad5c0/d;
L_0xfad710/d .functor NAND 1, L_0xfab0a0, L_0xfad5c0, C4<1>, C4<1>;
L_0xfad710 .delay (20,20,20) L_0xfad710/d;
L_0xfad7d0/d .functor NOT 1, L_0xfad710, C4<0>, C4<0>, C4<0>;
L_0xfad7d0 .delay (10,10,10) L_0xfad7d0/d;
L_0xfad8c0/d .functor NOR 1, L_0xfad7d0, L_0xfad490, C4<0>, C4<0>;
L_0xfad8c0 .delay (20,20,20) L_0xfad8c0/d;
L_0xfada60/d .functor NOT 1, L_0xfad8c0, C4<0>, C4<0>, C4<0>;
L_0xfada60 .delay (10,10,10) L_0xfada60/d;
v0xed82b0_0 .net "and_in0ncom", 0 0, L_0xfad7d0; 1 drivers
v0xed8370_0 .net "and_in1com", 0 0, L_0xfad490; 1 drivers
v0xed8410_0 .alias "in0", 0 0, v0xedced0_0;
v0xed84b0_0 .alias "in1", 0 0, v0xedd270_0;
v0xed8530_0 .net "nand_in0ncom", 0 0, L_0xfad710; 1 drivers
v0xed85d0_0 .net "nand_in1com", 0 0, L_0xfad3d0; 1 drivers
v0xed8670_0 .net "ncom", 0 0, L_0xfad5c0; 1 drivers
v0xed8710_0 .net "nor_wire", 0 0, L_0xfad8c0; 1 drivers
v0xed87b0_0 .alias "result", 0 0, v0xed8f10_0;
v0xed8830_0 .alias "sel0", 0 0, v0xed8d60_0;
S_0xed7a70 .scope module, "mux01" "mux_1bit" 3 38, 3 2, S_0xed6b00;
 .timescale 0 0;
L_0xfadb90/d .functor NAND 1, L_0xfad2a0, L_0xfaf3c0, C4<1>, C4<1>;
L_0xfadb90 .delay (20,20,20) L_0xfadb90/d;
L_0xfadc50/d .functor NOT 1, L_0xfadb90, C4<0>, C4<0>, C4<0>;
L_0xfadc50 .delay (10,10,10) L_0xfadc50/d;
L_0xfadd80/d .functor NOT 1, L_0xfaf3c0, C4<0>, C4<0>, C4<0>;
L_0xfadd80 .delay (10,10,10) L_0xfadd80/d;
L_0xfade40/d .functor NAND 1, L_0xfac860, L_0xfadd80, C4<1>, C4<1>;
L_0xfade40 .delay (20,20,20) L_0xfade40/d;
L_0xfadf50/d .functor NOT 1, L_0xfade40, C4<0>, C4<0>, C4<0>;
L_0xfadf50 .delay (10,10,10) L_0xfadf50/d;
L_0xfae040/d .functor NOR 1, L_0xfadf50, L_0xfadc50, C4<0>, C4<0>;
L_0xfae040 .delay (20,20,20) L_0xfae040/d;
L_0xfae1e0/d .functor NOT 1, L_0xfae040, C4<0>, C4<0>, C4<0>;
L_0xfae1e0 .delay (10,10,10) L_0xfae1e0/d;
v0xed7b60_0 .net "and_in0ncom", 0 0, L_0xfadf50; 1 drivers
v0xed7c20_0 .net "and_in1com", 0 0, L_0xfadc50; 1 drivers
v0xed7cc0_0 .alias "in0", 0 0, v0xedcfe0_0;
v0xed7d60_0 .alias "in1", 0 0, v0xedd160_0;
v0xed7de0_0 .net "nand_in0ncom", 0 0, L_0xfade40; 1 drivers
v0xed7e80_0 .net "nand_in1com", 0 0, L_0xfadb90; 1 drivers
v0xed7f20_0 .net "ncom", 0 0, L_0xfadd80; 1 drivers
v0xed7fc0_0 .net "nor_wire", 0 0, L_0xfae040; 1 drivers
v0xed8060_0 .alias "result", 0 0, v0xed8ff0_0;
v0xed80e0_0 .alias "sel0", 0 0, v0xed8d60_0;
S_0xed7320 .scope module, "mux1" "mux_1bit" 3 39, 3 2, S_0xed6b00;
 .timescale 0 0;
L_0xfae310/d .functor NAND 1, L_0xfae1e0, L_0xfaf460, C4<1>, C4<1>;
L_0xfae310 .delay (20,20,20) L_0xfae310/d;
L_0xfae460/d .functor NOT 1, L_0xfae310, C4<0>, C4<0>, C4<0>;
L_0xfae460 .delay (10,10,10) L_0xfae460/d;
L_0xfae590/d .functor NOT 1, L_0xfaf460, C4<0>, C4<0>, C4<0>;
L_0xfae590 .delay (10,10,10) L_0xfae590/d;
L_0xfae650/d .functor NAND 1, L_0xfada60, L_0xfae590, C4<1>, C4<1>;
L_0xfae650 .delay (20,20,20) L_0xfae650/d;
L_0xfae7a0/d .functor NOT 1, L_0xfae650, C4<0>, C4<0>, C4<0>;
L_0xfae7a0 .delay (10,10,10) L_0xfae7a0/d;
L_0xfae890/d .functor NOR 1, L_0xfae7a0, L_0xfae460, C4<0>, C4<0>;
L_0xfae890 .delay (20,20,20) L_0xfae890/d;
L_0xfaea30/d .functor NOT 1, L_0xfae890, C4<0>, C4<0>, C4<0>;
L_0xfaea30 .delay (10,10,10) L_0xfaea30/d;
v0xed7410_0 .net "and_in0ncom", 0 0, L_0xfae7a0; 1 drivers
v0xed74d0_0 .net "and_in1com", 0 0, L_0xfae460; 1 drivers
v0xed7570_0 .alias "in0", 0 0, v0xed8f10_0;
v0xed7610_0 .alias "in1", 0 0, v0xed8ff0_0;
v0xed7690_0 .net "nand_in0ncom", 0 0, L_0xfae650; 1 drivers
v0xed7730_0 .net "nand_in1com", 0 0, L_0xfae310; 1 drivers
v0xed77d0_0 .net "ncom", 0 0, L_0xfae590; 1 drivers
v0xed7870_0 .net "nor_wire", 0 0, L_0xfae890; 1 drivers
v0xed7910_0 .alias "result", 0 0, v0xed9070_0;
v0xed7990_0 .alias "sel0", 0 0, v0xed8de0_0;
S_0xed6bf0 .scope module, "mux2" "mux_1bit" 3 40, 3 2, S_0xed6b00;
 .timescale 0 0;
L_0xfaeb60/d .functor NAND 1, C4<0>, L_0xfaf590, C4<1>, C4<1>;
L_0xfaeb60 .delay (20,20,20) L_0xfaeb60/d;
L_0xfaecc0/d .functor NOT 1, L_0xfaeb60, C4<0>, C4<0>, C4<0>;
L_0xfaecc0 .delay (10,10,10) L_0xfaecc0/d;
L_0xfaedf0/d .functor NOT 1, L_0xfaf590, C4<0>, C4<0>, C4<0>;
L_0xfaedf0 .delay (10,10,10) L_0xfaedf0/d;
L_0xfaeeb0/d .functor NAND 1, L_0xfaea30, L_0xfaedf0, C4<1>, C4<1>;
L_0xfaeeb0 .delay (20,20,20) L_0xfaeeb0/d;
L_0xfaf000/d .functor NOT 1, L_0xfaeeb0, C4<0>, C4<0>, C4<0>;
L_0xfaf000 .delay (10,10,10) L_0xfaf000/d;
L_0xfaf0f0/d .functor NOR 1, L_0xfaf000, L_0xfaecc0, C4<0>, C4<0>;
L_0xfaf0f0 .delay (20,20,20) L_0xfaf0f0/d;
L_0xfaf290/d .functor NOT 1, L_0xfaf0f0, C4<0>, C4<0>, C4<0>;
L_0xfaf290 .delay (10,10,10) L_0xfaf290/d;
v0xed6ce0_0 .net "and_in0ncom", 0 0, L_0xfaf000; 1 drivers
v0xed6d60_0 .net "and_in1com", 0 0, L_0xfaecc0; 1 drivers
v0xed6e00_0 .alias "in0", 0 0, v0xed9070_0;
v0xed6ea0_0 .alias "in1", 0 0, v0xed8c30_0;
v0xed6f20_0 .net "nand_in0ncom", 0 0, L_0xfaeeb0; 1 drivers
v0xed6fc0_0 .net "nand_in1com", 0 0, L_0xfaeb60; 1 drivers
v0xed70a0_0 .net "ncom", 0 0, L_0xfaedf0; 1 drivers
v0xed7140_0 .net "nor_wire", 0 0, L_0xfaf0f0; 1 drivers
v0xed71e0_0 .alias "result", 0 0, v0xedcd20_0;
v0xed7280_0 .alias "sel0", 0 0, v0xed8e60_0;
S_0xecfd20 .scope generate, "ALU4[2]" "ALU4[2]" 2 111, 2 111, S_0xecfc30;
 .timescale 0 0;
P_0xecc0a8 .param/l "i" 2 111, +C4<010>;
S_0xecfe30 .scope module, "_alu" "ALU_1bit" 2 112, 2 16, S_0xecfd20;
 .timescale 0 0;
L_0xfafbd0/d .functor NOT 1, L_0xfb5860, C4<0>, C4<0>, C4<0>;
L_0xfafbd0 .delay (10,10,10) L_0xfafbd0/d;
v0xed5da0_0 .net "carryin", 0 0, L_0xfb5900; 1 drivers
v0xed5e40_0 .net "carryout", 0 0, L_0xfb1610; 1 drivers
v0xed5ec0_0 .alias "invertB", 0 0, v0xeed1b0_0;
v0xed5f40_0 .alias "muxIndex", 2 0, v0xeed230_0;
v0xed5fc0_0 .net "notB", 0 0, L_0xfafbd0; 1 drivers
v0xed6040_0 .net "operandA", 0 0, L_0xfb57c0; 1 drivers
v0xed60c0_0 .net "operandB", 0 0, L_0xfb5860; 1 drivers
v0xed61d0_0 .alias "othercontrolsignal", 0 0, v0xeed3b0_0;
v0xed62e0_0 .net "result", 0 0, L_0xfb5100; 1 drivers
v0xed6360_0 .net "trueB", 0 0, L_0xfb0450; 1 drivers
v0xed6440_0 .net "wAddSub", 0 0, L_0xfb0f70; 1 drivers
v0xed6550_0 .net "wNandAnd", 0 0, L_0xfb26d0; 1 drivers
v0xed66d0_0 .net "wNorOr", 0 0, L_0xfb3110; 1 drivers
v0xed67e0_0 .net "wXor", 0 0, L_0xfb1c70; 1 drivers
L_0xfb5230 .part v0xeecc80_0, 0, 1;
L_0xfb52d0 .part v0xeecc80_0, 1, 1;
L_0xfb5400 .part v0xeecc80_0, 2, 1;
S_0xed5600 .scope module, "mux_invertB" "mux_1bit" 2 31, 3 2, S_0xecfe30;
 .timescale 0 0;
L_0xfafce0/d .functor NAND 1, L_0xfafbd0, v0xeecc00_0, C4<1>, C4<1>;
L_0xfafce0 .delay (20,20,20) L_0xfafce0/d;
L_0xfafdc0/d .functor NOT 1, L_0xfafce0, C4<0>, C4<0>, C4<0>;
L_0xfafdc0 .delay (10,10,10) L_0xfafdc0/d;
L_0xfafef0/d .functor NOT 1, v0xeecc00_0, C4<0>, C4<0>, C4<0>;
L_0xfafef0 .delay (10,10,10) L_0xfafef0/d;
L_0xeebf90/d .functor NAND 1, L_0xfb5860, L_0xfafef0, C4<1>, C4<1>;
L_0xeebf90 .delay (20,20,20) L_0xeebf90/d;
L_0xfb01c0/d .functor NOT 1, L_0xeebf90, C4<0>, C4<0>, C4<0>;
L_0xfb01c0 .delay (10,10,10) L_0xfb01c0/d;
L_0xfb02b0/d .functor NOR 1, L_0xfb01c0, L_0xfafdc0, C4<0>, C4<0>;
L_0xfb02b0 .delay (20,20,20) L_0xfb02b0/d;
L_0xfb0450/d .functor NOT 1, L_0xfb02b0, C4<0>, C4<0>, C4<0>;
L_0xfb0450 .delay (10,10,10) L_0xfb0450/d;
v0xed56f0_0 .net "and_in0ncom", 0 0, L_0xfb01c0; 1 drivers
v0xed57b0_0 .net "and_in1com", 0 0, L_0xfafdc0; 1 drivers
v0xed5850_0 .alias "in0", 0 0, v0xed60c0_0;
v0xed58d0_0 .alias "in1", 0 0, v0xed5fc0_0;
v0xed5950_0 .net "nand_in0ncom", 0 0, L_0xeebf90; 1 drivers
v0xed59f0_0 .net "nand_in1com", 0 0, L_0xfafce0; 1 drivers
v0xed5a90_0 .net "ncom", 0 0, L_0xfafef0; 1 drivers
v0xed5b30_0 .net "nor_wire", 0 0, L_0xfb02b0; 1 drivers
v0xed5bd0_0 .alias "result", 0 0, v0xed6360_0;
v0xed5ca0_0 .alias "sel0", 0 0, v0xeed1b0_0;
S_0xed42c0 .scope module, "adder" "adder_1bit" 2 34, 4 2, S_0xecfe30;
 .timescale 0 0;
L_0xfb1080/d .functor NAND 1, L_0xfb57c0, L_0xfb0450, C4<1>, C4<1>;
L_0xfb1080 .delay (20,20,20) L_0xfb1080/d;
L_0xfb11f0/d .functor NOT 1, L_0xfb1080, C4<0>, C4<0>, C4<0>;
L_0xfb11f0 .delay (10,10,10) L_0xfb11f0/d;
L_0xfb1300/d .functor NAND 1, L_0xfb5900, L_0xfb09d0, C4<1>, C4<1>;
L_0xfb1300 .delay (20,20,20) L_0xfb1300/d;
L_0xfb13c0/d .functor NOT 1, L_0xfb1300, C4<0>, C4<0>, C4<0>;
L_0xfb13c0 .delay (10,10,10) L_0xfb13c0/d;
L_0xfb14d0/d .functor NOR 1, L_0xfb13c0, L_0xfb11f0, C4<0>, C4<0>;
L_0xfb14d0 .delay (20,20,20) L_0xfb14d0/d;
L_0xfb1610/d .functor NOT 1, L_0xfb14d0, C4<0>, C4<0>, C4<0>;
L_0xfb1610 .delay (10,10,10) L_0xfb1610/d;
v0xed4ea0_0 .net "And_AB", 0 0, L_0xfb11f0; 1 drivers
v0xed4f40_0 .net "And_XorAB_C", 0 0, L_0xfb13c0; 1 drivers
v0xed4fe0_0 .net "Nand_AB", 0 0, L_0xfb1080; 1 drivers
v0xed5080_0 .net "Nand_XorAB_C", 0 0, L_0xfb1300; 1 drivers
v0xed5100_0 .net "Xor_AB", 0 0, L_0xfb09d0; 1 drivers
v0xed51d0_0 .alias "a", 0 0, v0xed6040_0;
v0xed5320_0 .alias "b", 0 0, v0xed6360_0;
v0xed53a0_0 .alias "carryin", 0 0, v0xed5da0_0;
v0xed5420_0 .alias "carryout", 0 0, v0xed5e40_0;
v0xed54a0_0 .net "nco", 0 0, L_0xfb14d0; 1 drivers
v0xed5580_0 .alias "sum", 0 0, v0xed6440_0;
S_0xed4950 .scope module, "xor_1" "xor_1bit" 4 13, 5 34, S_0xed42c0;
 .timescale 0 0;
L_0xfb05c0/d .functor NAND 1, L_0xfb57c0, L_0xfb0450, C4<1>, C4<1>;
L_0xfb05c0 .delay (20,20,20) L_0xfb05c0/d;
L_0xfb0680/d .functor NOR 1, L_0xfb57c0, L_0xfb0450, C4<0>, C4<0>;
L_0xfb0680 .delay (20,20,20) L_0xfb0680/d;
L_0xfb0760/d .functor NOT 1, L_0xfb0680, C4<0>, C4<0>, C4<0>;
L_0xfb0760 .delay (10,10,10) L_0xfb0760/d;
L_0xfb0870/d .functor NAND 1, L_0xfb0760, L_0xfb05c0, C4<1>, C4<1>;
L_0xfb0870 .delay (20,20,20) L_0xfb0870/d;
L_0xfb09d0/d .functor NOT 1, L_0xfb0870, C4<0>, C4<0>, C4<0>;
L_0xfb09d0 .delay (10,10,10) L_0xfb09d0/d;
v0xed4a40_0 .alias "a", 0 0, v0xed6040_0;
v0xed4ae0_0 .alias "b", 0 0, v0xed6360_0;
v0xed4b80_0 .net "nand_ab", 0 0, L_0xfb05c0; 1 drivers
v0xed4c20_0 .net "nor_ab", 0 0, L_0xfb0680; 1 drivers
v0xed4ca0_0 .net "nxor_ab", 0 0, L_0xfb0870; 1 drivers
v0xed4d40_0 .net "or_ab", 0 0, L_0xfb0760; 1 drivers
v0xed4e20_0 .alias "result", 0 0, v0xed5100_0;
S_0xed43b0 .scope module, "xor_2" "xor_1bit" 4 14, 5 34, S_0xed42c0;
 .timescale 0 0;
L_0xfb0ae0/d .functor NAND 1, L_0xfb09d0, L_0xfb5900, C4<1>, C4<1>;
L_0xfb0ae0 .delay (20,20,20) L_0xfb0ae0/d;
L_0xfb0c30/d .functor NOR 1, L_0xfb09d0, L_0xfb5900, C4<0>, C4<0>;
L_0xfb0c30 .delay (20,20,20) L_0xfb0c30/d;
L_0xfb0da0/d .functor NOT 1, L_0xfb0c30, C4<0>, C4<0>, C4<0>;
L_0xfb0da0 .delay (10,10,10) L_0xfb0da0/d;
L_0xfb0e60/d .functor NAND 1, L_0xfb0da0, L_0xfb0ae0, C4<1>, C4<1>;
L_0xfb0e60 .delay (20,20,20) L_0xfb0e60/d;
L_0xfb0f70/d .functor NOT 1, L_0xfb0e60, C4<0>, C4<0>, C4<0>;
L_0xfb0f70 .delay (10,10,10) L_0xfb0f70/d;
v0xed44a0_0 .alias "a", 0 0, v0xed5100_0;
v0xed4540_0 .alias "b", 0 0, v0xed5da0_0;
v0xed45e0_0 .net "nand_ab", 0 0, L_0xfb0ae0; 1 drivers
v0xed4680_0 .net "nor_ab", 0 0, L_0xfb0c30; 1 drivers
v0xed4700_0 .net "nxor_ab", 0 0, L_0xfb0e60; 1 drivers
v0xed47a0_0 .net "or_ab", 0 0, L_0xfb0da0; 1 drivers
v0xed4880_0 .alias "result", 0 0, v0xed6440_0;
S_0xed3d20 .scope module, "xor_gate" "xor_1bit" 2 35, 5 34, S_0xecfe30;
 .timescale 0 0;
L_0xfb17d0/d .functor NAND 1, L_0xfb57c0, L_0xfb5860, C4<1>, C4<1>;
L_0xfb17d0 .delay (20,20,20) L_0xfb17d0/d;
L_0xfb1890/d .functor NOR 1, L_0xfb57c0, L_0xfb5860, C4<0>, C4<0>;
L_0xfb1890 .delay (20,20,20) L_0xfb1890/d;
L_0xfb1a20/d .functor NOT 1, L_0xfb1890, C4<0>, C4<0>, C4<0>;
L_0xfb1a20 .delay (10,10,10) L_0xfb1a20/d;
L_0xfb1b10/d .functor NAND 1, L_0xfb1a20, L_0xfb17d0, C4<1>, C4<1>;
L_0xfb1b10 .delay (20,20,20) L_0xfb1b10/d;
L_0xfb1c70/d .functor NOT 1, L_0xfb1b10, C4<0>, C4<0>, C4<0>;
L_0xfb1c70 .delay (10,10,10) L_0xfb1c70/d;
v0xed3e10_0 .alias "a", 0 0, v0xed6040_0;
v0xed3ee0_0 .alias "b", 0 0, v0xed60c0_0;
v0xed3fb0_0 .net "nand_ab", 0 0, L_0xfb17d0; 1 drivers
v0xed4030_0 .net "nor_ab", 0 0, L_0xfb1890; 1 drivers
v0xed40b0_0 .net "nxor_ab", 0 0, L_0xfb1b10; 1 drivers
v0xed4130_0 .net "or_ab", 0 0, L_0xfb1a20; 1 drivers
v0xed41f0_0 .alias "result", 0 0, v0xed67e0_0;
S_0xed3150 .scope module, "nand_and_gate" "nand_and_1bit" 2 36, 5 18, S_0xecfe30;
 .timescale 0 0;
L_0xfb1dc0/d .functor NAND 1, L_0xfb57c0, L_0xfb5860, C4<1>, C4<1>;
L_0xfb1dc0 .delay (20,20,20) L_0xfb1dc0/d;
L_0xfb1ef0/d .functor NOT 1, L_0xfb1dc0, C4<0>, C4<0>, C4<0>;
L_0xfb1ef0 .delay (10,10,10) L_0xfb1ef0/d;
v0xed39a0_0 .alias "a", 0 0, v0xed6040_0;
v0xed3a40_0 .net "and_ab", 0 0, L_0xfb1ef0; 1 drivers
v0xed3ac0_0 .alias "b", 0 0, v0xed60c0_0;
v0xed3b40_0 .net "nand_ab", 0 0, L_0xfb1dc0; 1 drivers
v0xed3c20_0 .alias "othercontrolsignal", 0 0, v0xeed3b0_0;
v0xed3ca0_0 .alias "result", 0 0, v0xed6550_0;
S_0xed3240 .scope module, "mux_1" "mux_1bit" 5 30, 3 2, S_0xed3150;
 .timescale 0 0;
L_0xfb2040/d .functor NAND 1, L_0xfb1ef0, v0xeecd90_0, C4<1>, C4<1>;
L_0xfb2040 .delay (20,20,20) L_0xfb2040/d;
L_0xfb2100/d .functor NOT 1, L_0xfb2040, C4<0>, C4<0>, C4<0>;
L_0xfb2100 .delay (10,10,10) L_0xfb2100/d;
L_0xfb2230/d .functor NOT 1, v0xeecd90_0, C4<0>, C4<0>, C4<0>;
L_0xfb2230 .delay (10,10,10) L_0xfb2230/d;
L_0xfb22f0/d .functor NAND 1, L_0xfb1dc0, L_0xfb2230, C4<1>, C4<1>;
L_0xfb22f0 .delay (20,20,20) L_0xfb22f0/d;
L_0xfb2440/d .functor NOT 1, L_0xfb22f0, C4<0>, C4<0>, C4<0>;
L_0xfb2440 .delay (10,10,10) L_0xfb2440/d;
L_0xfb2530/d .functor NOR 1, L_0xfb2440, L_0xfb2100, C4<0>, C4<0>;
L_0xfb2530 .delay (20,20,20) L_0xfb2530/d;
L_0xfb26d0/d .functor NOT 1, L_0xfb2530, C4<0>, C4<0>, C4<0>;
L_0xfb26d0 .delay (10,10,10) L_0xfb26d0/d;
v0xed3330_0 .net "and_in0ncom", 0 0, L_0xfb2440; 1 drivers
v0xed33b0_0 .net "and_in1com", 0 0, L_0xfb2100; 1 drivers
v0xed3430_0 .alias "in0", 0 0, v0xed3b40_0;
v0xed34b0_0 .alias "in1", 0 0, v0xed3a40_0;
v0xed3530_0 .net "nand_in0ncom", 0 0, L_0xfb22f0; 1 drivers
v0xed35d0_0 .net "nand_in1com", 0 0, L_0xfb2040; 1 drivers
v0xed36b0_0 .net "ncom", 0 0, L_0xfb2230; 1 drivers
v0xed3750_0 .net "nor_wire", 0 0, L_0xfb2530; 1 drivers
v0xed37f0_0 .alias "result", 0 0, v0xed6550_0;
v0xed38c0_0 .alias "sel0", 0 0, v0xeed3b0_0;
S_0xed2690 .scope module, "nor_or_gate" "nor_or_1bit" 2 37, 5 2, S_0xecfe30;
 .timescale 0 0;
L_0xfb2800/d .functor NOR 1, L_0xfb57c0, L_0xfb5860, C4<0>, C4<0>;
L_0xfb2800 .delay (20,20,20) L_0xfb2800/d;
L_0xfb2930/d .functor NOT 1, L_0xfb2800, C4<0>, C4<0>, C4<0>;
L_0xfb2930 .delay (10,10,10) L_0xfb2930/d;
v0xed2e10_0 .alias "a", 0 0, v0xed6040_0;
v0xed2eb0_0 .alias "b", 0 0, v0xed60c0_0;
v0xed2f50_0 .net "nor_ab", 0 0, L_0xfb2800; 1 drivers
v0xed2fd0_0 .net "or_ab", 0 0, L_0xfb2930; 1 drivers
v0xed3050_0 .alias "othercontrolsignal", 0 0, v0xeed3b0_0;
v0xed30d0_0 .alias "result", 0 0, v0xed66d0_0;
S_0xed2780 .scope module, "mux_1" "mux_1bit" 5 14, 3 2, S_0xed2690;
 .timescale 0 0;
L_0xfb2a80/d .functor NAND 1, L_0xfb2930, v0xeecd90_0, C4<1>, C4<1>;
L_0xfb2a80 .delay (20,20,20) L_0xfb2a80/d;
L_0xfb2b40/d .functor NOT 1, L_0xfb2a80, C4<0>, C4<0>, C4<0>;
L_0xfb2b40 .delay (10,10,10) L_0xfb2b40/d;
L_0xfb2c70/d .functor NOT 1, v0xeecd90_0, C4<0>, C4<0>, C4<0>;
L_0xfb2c70 .delay (10,10,10) L_0xfb2c70/d;
L_0xfb2d30/d .functor NAND 1, L_0xfb2800, L_0xfb2c70, C4<1>, C4<1>;
L_0xfb2d30 .delay (20,20,20) L_0xfb2d30/d;
L_0xfb2e80/d .functor NOT 1, L_0xfb2d30, C4<0>, C4<0>, C4<0>;
L_0xfb2e80 .delay (10,10,10) L_0xfb2e80/d;
L_0xfb2f70/d .functor NOR 1, L_0xfb2e80, L_0xfb2b40, C4<0>, C4<0>;
L_0xfb2f70 .delay (20,20,20) L_0xfb2f70/d;
L_0xfb3110/d .functor NOT 1, L_0xfb2f70, C4<0>, C4<0>, C4<0>;
L_0xfb3110 .delay (10,10,10) L_0xfb3110/d;
v0xed2870_0 .net "and_in0ncom", 0 0, L_0xfb2e80; 1 drivers
v0xed28f0_0 .net "and_in1com", 0 0, L_0xfb2b40; 1 drivers
v0xed2970_0 .alias "in0", 0 0, v0xed2f50_0;
v0xed29f0_0 .alias "in1", 0 0, v0xed2fd0_0;
v0xed2a70_0 .net "nand_in0ncom", 0 0, L_0xfb2d30; 1 drivers
v0xed2af0_0 .net "nand_in1com", 0 0, L_0xfb2a80; 1 drivers
v0xed2b70_0 .net "ncom", 0 0, L_0xfb2c70; 1 drivers
v0xed2bf0_0 .net "nor_wire", 0 0, L_0xfb2f70; 1 drivers
v0xed2cc0_0 .alias "result", 0 0, v0xed66d0_0;
v0xed2d90_0 .alias "sel0", 0 0, v0xeed3b0_0;
S_0xecff20 .scope module, "mainMux" "mux_alu" 2 39, 3 22, S_0xecfe30;
 .timescale 0 0;
v0xed1e20_0 .alias "in0", 0 0, v0xed6440_0;
v0xed1ea0_0 .alias "in1", 0 0, v0xed67e0_0;
v0xed1f50_0 .alias "in2", 0 0, v0xed6550_0;
v0xed2000_0 .alias "in3", 0 0, v0xed66d0_0;
v0xed20e0_0 .net "in4", 0 0, C4<0>; 1 drivers
v0xed2190_0 .alias "result", 0 0, v0xed62e0_0;
v0xed2210_0 .net "sel0", 0 0, L_0xfb5230; 1 drivers
v0xed2290_0 .net "sel1", 0 0, L_0xfb52d0; 1 drivers
v0xed2360_0 .net "sel2", 0 0, L_0xfb5400; 1 drivers
v0xed2410_0 .net "w0", 0 0, L_0xfb38d0; 1 drivers
v0xed24f0_0 .net "w1", 0 0, L_0xfb4050; 1 drivers
v0xed25c0_0 .net "w2", 0 0, L_0xfb48a0; 1 drivers
S_0xed16d0 .scope module, "mux00" "mux_1bit" 3 37, 3 2, S_0xecff20;
 .timescale 0 0;
L_0xfb3240/d .functor NAND 1, L_0xfb1c70, L_0xfb5230, C4<1>, C4<1>;
L_0xfb3240 .delay (20,20,20) L_0xfb3240/d;
L_0xfb3300/d .functor NOT 1, L_0xfb3240, C4<0>, C4<0>, C4<0>;
L_0xfb3300 .delay (10,10,10) L_0xfb3300/d;
L_0xfb3430/d .functor NOT 1, L_0xfb5230, C4<0>, C4<0>, C4<0>;
L_0xfb3430 .delay (10,10,10) L_0xfb3430/d;
L_0xfb3580/d .functor NAND 1, L_0xfb0f70, L_0xfb3430, C4<1>, C4<1>;
L_0xfb3580 .delay (20,20,20) L_0xfb3580/d;
L_0xfb3640/d .functor NOT 1, L_0xfb3580, C4<0>, C4<0>, C4<0>;
L_0xfb3640 .delay (10,10,10) L_0xfb3640/d;
L_0xfb3730/d .functor NOR 1, L_0xfb3640, L_0xfb3300, C4<0>, C4<0>;
L_0xfb3730 .delay (20,20,20) L_0xfb3730/d;
L_0xfb38d0/d .functor NOT 1, L_0xfb3730, C4<0>, C4<0>, C4<0>;
L_0xfb38d0 .delay (10,10,10) L_0xfb38d0/d;
v0xed17c0_0 .net "and_in0ncom", 0 0, L_0xfb3640; 1 drivers
v0xed1880_0 .net "and_in1com", 0 0, L_0xfb3300; 1 drivers
v0xed1920_0 .alias "in0", 0 0, v0xed6440_0;
v0xed19c0_0 .alias "in1", 0 0, v0xed67e0_0;
v0xed1a40_0 .net "nand_in0ncom", 0 0, L_0xfb3580; 1 drivers
v0xed1ae0_0 .net "nand_in1com", 0 0, L_0xfb3240; 1 drivers
v0xed1b80_0 .net "ncom", 0 0, L_0xfb3430; 1 drivers
v0xed1c20_0 .net "nor_wire", 0 0, L_0xfb3730; 1 drivers
v0xed1cc0_0 .alias "result", 0 0, v0xed2410_0;
v0xed1d40_0 .alias "sel0", 0 0, v0xed2210_0;
S_0xed0f80 .scope module, "mux01" "mux_1bit" 3 38, 3 2, S_0xecff20;
 .timescale 0 0;
L_0xfb3a00/d .functor NAND 1, L_0xfb3110, L_0xfb5230, C4<1>, C4<1>;
L_0xfb3a00 .delay (20,20,20) L_0xfb3a00/d;
L_0xfb3ac0/d .functor NOT 1, L_0xfb3a00, C4<0>, C4<0>, C4<0>;
L_0xfb3ac0 .delay (10,10,10) L_0xfb3ac0/d;
L_0xfb3bf0/d .functor NOT 1, L_0xfb5230, C4<0>, C4<0>, C4<0>;
L_0xfb3bf0 .delay (10,10,10) L_0xfb3bf0/d;
L_0xfb3cb0/d .functor NAND 1, L_0xfb26d0, L_0xfb3bf0, C4<1>, C4<1>;
L_0xfb3cb0 .delay (20,20,20) L_0xfb3cb0/d;
L_0xfb3dc0/d .functor NOT 1, L_0xfb3cb0, C4<0>, C4<0>, C4<0>;
L_0xfb3dc0 .delay (10,10,10) L_0xfb3dc0/d;
L_0xfb3eb0/d .functor NOR 1, L_0xfb3dc0, L_0xfb3ac0, C4<0>, C4<0>;
L_0xfb3eb0 .delay (20,20,20) L_0xfb3eb0/d;
L_0xfb4050/d .functor NOT 1, L_0xfb3eb0, C4<0>, C4<0>, C4<0>;
L_0xfb4050 .delay (10,10,10) L_0xfb4050/d;
v0xed1070_0 .net "and_in0ncom", 0 0, L_0xfb3dc0; 1 drivers
v0xed1130_0 .net "and_in1com", 0 0, L_0xfb3ac0; 1 drivers
v0xed11d0_0 .alias "in0", 0 0, v0xed6550_0;
v0xed1270_0 .alias "in1", 0 0, v0xed66d0_0;
v0xed12f0_0 .net "nand_in0ncom", 0 0, L_0xfb3cb0; 1 drivers
v0xed1390_0 .net "nand_in1com", 0 0, L_0xfb3a00; 1 drivers
v0xed1430_0 .net "ncom", 0 0, L_0xfb3bf0; 1 drivers
v0xed14d0_0 .net "nor_wire", 0 0, L_0xfb3eb0; 1 drivers
v0xed1570_0 .alias "result", 0 0, v0xed24f0_0;
v0xed15f0_0 .alias "sel0", 0 0, v0xed2210_0;
S_0xed0830 .scope module, "mux1" "mux_1bit" 3 39, 3 2, S_0xecff20;
 .timescale 0 0;
L_0xfb4180/d .functor NAND 1, L_0xfb4050, L_0xfb52d0, C4<1>, C4<1>;
L_0xfb4180 .delay (20,20,20) L_0xfb4180/d;
L_0xfb42d0/d .functor NOT 1, L_0xfb4180, C4<0>, C4<0>, C4<0>;
L_0xfb42d0 .delay (10,10,10) L_0xfb42d0/d;
L_0xfb4400/d .functor NOT 1, L_0xfb52d0, C4<0>, C4<0>, C4<0>;
L_0xfb4400 .delay (10,10,10) L_0xfb4400/d;
L_0xfb44c0/d .functor NAND 1, L_0xfb38d0, L_0xfb4400, C4<1>, C4<1>;
L_0xfb44c0 .delay (20,20,20) L_0xfb44c0/d;
L_0xfb4610/d .functor NOT 1, L_0xfb44c0, C4<0>, C4<0>, C4<0>;
L_0xfb4610 .delay (10,10,10) L_0xfb4610/d;
L_0xfb4700/d .functor NOR 1, L_0xfb4610, L_0xfb42d0, C4<0>, C4<0>;
L_0xfb4700 .delay (20,20,20) L_0xfb4700/d;
L_0xfb48a0/d .functor NOT 1, L_0xfb4700, C4<0>, C4<0>, C4<0>;
L_0xfb48a0 .delay (10,10,10) L_0xfb48a0/d;
v0xed0920_0 .net "and_in0ncom", 0 0, L_0xfb4610; 1 drivers
v0xed09e0_0 .net "and_in1com", 0 0, L_0xfb42d0; 1 drivers
v0xed0a80_0 .alias "in0", 0 0, v0xed2410_0;
v0xed0b20_0 .alias "in1", 0 0, v0xed24f0_0;
v0xed0ba0_0 .net "nand_in0ncom", 0 0, L_0xfb44c0; 1 drivers
v0xed0c40_0 .net "nand_in1com", 0 0, L_0xfb4180; 1 drivers
v0xed0ce0_0 .net "ncom", 0 0, L_0xfb4400; 1 drivers
v0xed0d80_0 .net "nor_wire", 0 0, L_0xfb4700; 1 drivers
v0xed0e20_0 .alias "result", 0 0, v0xed25c0_0;
v0xed0ea0_0 .alias "sel0", 0 0, v0xed2290_0;
S_0xed0010 .scope module, "mux2" "mux_1bit" 3 40, 3 2, S_0xecff20;
 .timescale 0 0;
L_0xfb49d0/d .functor NAND 1, C4<0>, L_0xfb5400, C4<1>, C4<1>;
L_0xfb49d0 .delay (20,20,20) L_0xfb49d0/d;
L_0xfb4b30/d .functor NOT 1, L_0xfb49d0, C4<0>, C4<0>, C4<0>;
L_0xfb4b30 .delay (10,10,10) L_0xfb4b30/d;
L_0xfb4c60/d .functor NOT 1, L_0xfb5400, C4<0>, C4<0>, C4<0>;
L_0xfb4c60 .delay (10,10,10) L_0xfb4c60/d;
L_0xfb4d20/d .functor NAND 1, L_0xfb48a0, L_0xfb4c60, C4<1>, C4<1>;
L_0xfb4d20 .delay (20,20,20) L_0xfb4d20/d;
L_0xfb4e70/d .functor NOT 1, L_0xfb4d20, C4<0>, C4<0>, C4<0>;
L_0xfb4e70 .delay (10,10,10) L_0xfb4e70/d;
L_0xfb4f60/d .functor NOR 1, L_0xfb4e70, L_0xfb4b30, C4<0>, C4<0>;
L_0xfb4f60 .delay (20,20,20) L_0xfb4f60/d;
L_0xfb5100/d .functor NOT 1, L_0xfb4f60, C4<0>, C4<0>, C4<0>;
L_0xfb5100 .delay (10,10,10) L_0xfb5100/d;
v0xed0100_0 .net "and_in0ncom", 0 0, L_0xfb4e70; 1 drivers
v0xed01c0_0 .net "and_in1com", 0 0, L_0xfb4b30; 1 drivers
v0xed0260_0 .alias "in0", 0 0, v0xed25c0_0;
v0xed0300_0 .alias "in1", 0 0, v0xed20e0_0;
v0xed0380_0 .net "nand_in0ncom", 0 0, L_0xfb4d20; 1 drivers
v0xed0420_0 .net "nand_in1com", 0 0, L_0xfb49d0; 1 drivers
v0xed0500_0 .net "ncom", 0 0, L_0xfb4c60; 1 drivers
v0xed05a0_0 .net "nor_wire", 0 0, L_0xfb4f60; 1 drivers
v0xed0690_0 .alias "result", 0 0, v0xed62e0_0;
v0xed0730_0 .alias "sel0", 0 0, v0xed2360_0;
    .scope S_0xeced10;
T_0 ;
    %wait E_0xeca0e0;
    %load/v 8, v0xecee00_0, 3;
    %cmpi/u 8, 0, 3;
    %jmp/1 T_0.0, 6;
    %cmpi/u 8, 1, 3;
    %jmp/1 T_0.1, 6;
    %cmpi/u 8, 2, 3;
    %jmp/1 T_0.2, 6;
    %cmpi/u 8, 5, 3;
    %jmp/1 T_0.3, 6;
    %cmpi/u 8, 4, 3;
    %jmp/1 T_0.4, 6;
    %cmpi/u 8, 6, 3;
    %jmp/1 T_0.5, 6;
    %cmpi/u 8, 7, 3;
    %jmp/1 T_0.6, 6;
    %cmpi/u 8, 3, 3;
    %jmp/1 T_0.7, 6;
    %jmp T_0.8;
T_0.0 ;
    %set/v v0xecef00_0, 0, 3;
    %set/v v0xecee80_0, 0, 1;
    %set/v v0xe68730_0, 0, 1;
    %jmp T_0.8;
T_0.1 ;
    %set/v v0xecef00_0, 0, 3;
    %set/v v0xecee80_0, 1, 1;
    %set/v v0xe68730_0, 0, 1;
    %jmp T_0.8;
T_0.2 ;
    %movi 8, 1, 3;
    %set/v v0xecef00_0, 8, 3;
    %set/v v0xecee80_0, 0, 1;
    %set/v v0xe68730_0, 0, 1;
    %jmp T_0.8;
T_0.3 ;
    %movi 8, 2, 3;
    %set/v v0xecef00_0, 8, 3;
    %set/v v0xecee80_0, 0, 1;
    %set/v v0xe68730_0, 0, 1;
    %jmp T_0.8;
T_0.4 ;
    %movi 8, 2, 3;
    %set/v v0xecef00_0, 8, 3;
    %set/v v0xecee80_0, 0, 1;
    %set/v v0xe68730_0, 1, 1;
    %jmp T_0.8;
T_0.5 ;
    %movi 8, 3, 3;
    %set/v v0xecef00_0, 8, 3;
    %set/v v0xecee80_0, 0, 1;
    %set/v v0xe68730_0, 0, 1;
    %jmp T_0.8;
T_0.6 ;
    %movi 8, 3, 3;
    %set/v v0xecef00_0, 8, 3;
    %set/v v0xecee80_0, 0, 1;
    %set/v v0xe68730_0, 1, 1;
    %jmp T_0.8;
T_0.7 ;
    %movi 8, 4, 3;
    %set/v v0xecef00_0, 8, 3;
    %set/v v0xecee80_0, 1, 1;
    %set/v v0xe68730_0, 0, 1;
    %jmp T_0.8;
T_0.8 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0xeeca70;
T_1 ;
    %wait E_0xee3460;
    %load/v 8, v0xeecb60_0, 3;
    %cmpi/u 8, 0, 3;
    %jmp/1 T_1.0, 6;
    %cmpi/u 8, 1, 3;
    %jmp/1 T_1.1, 6;
    %cmpi/u 8, 2, 3;
    %jmp/1 T_1.2, 6;
    %cmpi/u 8, 5, 3;
    %jmp/1 T_1.3, 6;
    %cmpi/u 8, 4, 3;
    %jmp/1 T_1.4, 6;
    %cmpi/u 8, 6, 3;
    %jmp/1 T_1.5, 6;
    %cmpi/u 8, 7, 3;
    %jmp/1 T_1.6, 6;
    %cmpi/u 8, 3, 3;
    %jmp/1 T_1.7, 6;
    %jmp T_1.8;
T_1.0 ;
    %set/v v0xeecc80_0, 0, 3;
    %set/v v0xeecc00_0, 0, 1;
    %set/v v0xeecd90_0, 0, 1;
    %jmp T_1.8;
T_1.1 ;
    %set/v v0xeecc80_0, 0, 3;
    %set/v v0xeecc00_0, 1, 1;
    %set/v v0xeecd90_0, 0, 1;
    %jmp T_1.8;
T_1.2 ;
    %movi 8, 1, 3;
    %set/v v0xeecc80_0, 8, 3;
    %set/v v0xeecc00_0, 0, 1;
    %set/v v0xeecd90_0, 0, 1;
    %jmp T_1.8;
T_1.3 ;
    %movi 8, 2, 3;
    %set/v v0xeecc80_0, 8, 3;
    %set/v v0xeecc00_0, 0, 1;
    %set/v v0xeecd90_0, 0, 1;
    %jmp T_1.8;
T_1.4 ;
    %movi 8, 2, 3;
    %set/v v0xeecc80_0, 8, 3;
    %set/v v0xeecc00_0, 0, 1;
    %set/v v0xeecd90_0, 1, 1;
    %jmp T_1.8;
T_1.5 ;
    %movi 8, 3, 3;
    %set/v v0xeecc80_0, 8, 3;
    %set/v v0xeecc00_0, 0, 1;
    %set/v v0xeecd90_0, 0, 1;
    %jmp T_1.8;
T_1.6 ;
    %movi 8, 3, 3;
    %set/v v0xeecc80_0, 8, 3;
    %set/v v0xeecc00_0, 0, 1;
    %set/v v0xeecd90_0, 1, 1;
    %jmp T_1.8;
T_1.7 ;
    %movi 8, 4, 3;
    %set/v v0xeecc80_0, 8, 3;
    %set/v v0xeecc00_0, 1, 1;
    %set/v v0xeecd90_0, 0, 1;
    %jmp T_1.8;
T_1.8 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0xdd1520;
T_2 ;
    %vpi_call 6 16 "$dumpfile", "alu_4bit.vcd";
    %vpi_call 6 17 "$dumpvars";
    %vpi_call 6 20 "$display", " Cm  |    A     B |  Out | Cout  OF | Case";
    %vpi_call 6 23 "$display", "----------------------------------------------------";
    %movi 8, 10, 4;
    %set/v v0xeedb20_0, 8, 4;
    %movi 8, 12, 4;
    %set/v v0xeedba0_0, 8, 4;
    %movi 8, 5, 3;
    %set/v v0xeedaa0_0, 8, 3;
    %delay 1000, 0;
    %vpi_call 6 25 "$display", " %b | %b  %b | %b |    %b   %b | NAND", v0xeedaa0_0, v0xeedb20_0, v0xeedba0_0, v0xeedca0_0, v0xeed990_0, v0xeedc20_0;
    %movi 8, 10, 4;
    %set/v v0xeedb20_0, 8, 4;
    %movi 8, 12, 4;
    %set/v v0xeedba0_0, 8, 4;
    %movi 8, 4, 3;
    %set/v v0xeedaa0_0, 8, 3;
    %delay 1000, 0;
    %vpi_call 6 27 "$display", " %b | %b  %b | %b |    %b   %b | AND", v0xeedaa0_0, v0xeedb20_0, v0xeedba0_0, v0xeedca0_0, v0xeed990_0, v0xeedc20_0;
    %movi 8, 10, 4;
    %set/v v0xeedb20_0, 8, 4;
    %movi 8, 12, 4;
    %set/v v0xeedba0_0, 8, 4;
    %movi 8, 6, 3;
    %set/v v0xeedaa0_0, 8, 3;
    %delay 1000, 0;
    %vpi_call 6 29 "$display", " %b | %b  %b | %b |    %b   %b | NOR", v0xeedaa0_0, v0xeedb20_0, v0xeedba0_0, v0xeedca0_0, v0xeed990_0, v0xeedc20_0;
    %movi 8, 10, 4;
    %set/v v0xeedb20_0, 8, 4;
    %movi 8, 12, 4;
    %set/v v0xeedba0_0, 8, 4;
    %set/v v0xeedaa0_0, 1, 3;
    %delay 1000, 0;
    %vpi_call 6 31 "$display", " %b | %b  %b | %b |    %b   %b | OR", v0xeedaa0_0, v0xeedb20_0, v0xeedba0_0, v0xeedca0_0, v0xeed990_0, v0xeedc20_0;
    %movi 8, 10, 4;
    %set/v v0xeedb20_0, 8, 4;
    %movi 8, 12, 4;
    %set/v v0xeedba0_0, 8, 4;
    %movi 8, 2, 3;
    %set/v v0xeedaa0_0, 8, 3;
    %delay 1000, 0;
    %vpi_call 6 33 "$display", " %b | %b  %b | %b |    %b   %b | XOR", v0xeedaa0_0, v0xeedb20_0, v0xeedba0_0, v0xeedca0_0, v0xeed990_0, v0xeedc20_0;
    %vpi_call 6 35 "$display", "------------------------------------------------------------------------";
    %vpi_call 6 36 "$display", " Cm  |    A     B |  Out | Cout  OF | Case";
    %set/v v0xeedb20_0, 1, 4;
    %set/v v0xeedba0_0, 1, 4;
    %set/v v0xeedaa0_0, 0, 3;
    %delay 1000, 0;
    %vpi_call 6 38 "$display", " %b | %b  %b | %b |    %b   %b | ADD", v0xeedaa0_0, v0xeedb20_0, v0xeedba0_0, v0xeedca0_0, v0xeed990_0, v0xeedc20_0;
    %movi 8, 11, 4;
    %set/v v0xeedb20_0, 8, 4;
    %movi 8, 11, 4;
    %set/v v0xeedba0_0, 8, 4;
    %set/v v0xeedaa0_0, 0, 3;
    %delay 1000, 0;
    %vpi_call 6 40 "$display", " %b | %b  %b | %b |    %b   %b | ADD", v0xeedaa0_0, v0xeedb20_0, v0xeedba0_0, v0xeedca0_0, v0xeed990_0, v0xeedc20_0;
    %movi 8, 14, 4;
    %set/v v0xeedb20_0, 8, 4;
    %movi 8, 12, 4;
    %set/v v0xeedba0_0, 8, 4;
    %set/v v0xeedaa0_0, 0, 3;
    %delay 1000, 0;
    %vpi_call 6 42 "$display", " %b | %b  %b | %b |    %b   %b | ADD", v0xeedaa0_0, v0xeedb20_0, v0xeedba0_0, v0xeedca0_0, v0xeed990_0, v0xeedc20_0;
    %set/v v0xeedb20_0, 1, 4;
    %movi 8, 8, 4;
    %set/v v0xeedba0_0, 8, 4;
    %set/v v0xeedaa0_0, 0, 3;
    %delay 1000, 0;
    %vpi_call 6 44 "$display", " %b | %b  %b | %b |    %b   %b | ADD", v0xeedaa0_0, v0xeedb20_0, v0xeedba0_0, v0xeedca0_0, v0xeed990_0, v0xeedc20_0;
    %movi 8, 3, 4;
    %set/v v0xeedb20_0, 8, 4;
    %movi 8, 3, 4;
    %set/v v0xeedba0_0, 8, 4;
    %set/v v0xeedaa0_0, 0, 3;
    %delay 1000, 0;
    %vpi_call 6 46 "$display", " %b | %b  %b | %b |    %b   %b | ADD", v0xeedaa0_0, v0xeedb20_0, v0xeedba0_0, v0xeedca0_0, v0xeed990_0, v0xeedc20_0;
    %movi 8, 5, 4;
    %set/v v0xeedb20_0, 8, 4;
    %movi 8, 5, 4;
    %set/v v0xeedba0_0, 8, 4;
    %set/v v0xeedaa0_0, 0, 3;
    %delay 1000, 0;
    %vpi_call 6 48 "$display", " %b | %b  %b | %b |    %b   %b | ADD", v0xeedaa0_0, v0xeedb20_0, v0xeedba0_0, v0xeedca0_0, v0xeed990_0, v0xeedc20_0;
    %movi 8, 1, 4;
    %set/v v0xeedb20_0, 8, 4;
    %movi 8, 2, 4;
    %set/v v0xeedba0_0, 8, 4;
    %set/v v0xeedaa0_0, 0, 3;
    %delay 1000, 0;
    %vpi_call 6 50 "$display", " %b | %b  %b | %b |    %b   %b | ADD", v0xeedaa0_0, v0xeedb20_0, v0xeedba0_0, v0xeedca0_0, v0xeed990_0, v0xeedc20_0;
    %movi 8, 7, 4;
    %set/v v0xeedb20_0, 8, 4;
    %movi 8, 2, 4;
    %set/v v0xeedba0_0, 8, 4;
    %set/v v0xeedaa0_0, 0, 3;
    %delay 1000, 0;
    %vpi_call 6 52 "$display", " %b | %b  %b | %b |    %b   %b | ADD", v0xeedaa0_0, v0xeedb20_0, v0xeedba0_0, v0xeedca0_0, v0xeed990_0, v0xeedc20_0;
    %movi 8, 1, 4;
    %set/v v0xeedb20_0, 8, 4;
    %movi 8, 8, 4;
    %set/v v0xeedba0_0, 8, 4;
    %set/v v0xeedaa0_0, 0, 3;
    %delay 1000, 0;
    %vpi_call 6 54 "$display", " %b | %b  %b | %b |    %b   %b | ADD", v0xeedaa0_0, v0xeedb20_0, v0xeedba0_0, v0xeedca0_0, v0xeed990_0, v0xeedc20_0;
    %movi 8, 1, 4;
    %set/v v0xeedb20_0, 8, 4;
    %set/v v0xeedba0_0, 1, 4;
    %set/v v0xeedaa0_0, 0, 3;
    %delay 1000, 0;
    %vpi_call 6 56 "$display", " %b | %b  %b | %b |    %b   %b | ADD", v0xeedaa0_0, v0xeedb20_0, v0xeedba0_0, v0xeedca0_0, v0xeed990_0, v0xeedc20_0;
    %movi 8, 7, 4;
    %set/v v0xeedb20_0, 8, 4;
    %movi 8, 9, 4;
    %set/v v0xeedba0_0, 8, 4;
    %set/v v0xeedaa0_0, 0, 3;
    %delay 1000, 0;
    %vpi_call 6 58 "$display", " %b | %b  %b | %b |    %b   %b | ADD", v0xeedaa0_0, v0xeedb20_0, v0xeedba0_0, v0xeedca0_0, v0xeed990_0, v0xeedc20_0;
    %set/v v0xeedb20_0, 0, 4;
    %set/v v0xeedba0_0, 0, 4;
    %set/v v0xeedaa0_0, 0, 3;
    %delay 1000, 0;
    %vpi_call 6 60 "$display", " %b | %b  %b | %b |    %b   %b | ADD", v0xeedaa0_0, v0xeedb20_0, v0xeedba0_0, v0xeedca0_0, v0xeed990_0, v0xeedc20_0;
    %set/v v0xeedb20_0, 0, 4;
    %set/v v0xeedba0_0, 1, 4;
    %set/v v0xeedaa0_0, 0, 3;
    %delay 1000, 0;
    %vpi_call 6 62 "$display", " %b | %b  %b | %b |    %b   %b | ADD", v0xeedaa0_0, v0xeedb20_0, v0xeedba0_0, v0xeedca0_0, v0xeed990_0, v0xeedc20_0;
    %set/v v0xeedb20_0, 0, 4;
    %movi 8, 7, 4;
    %set/v v0xeedba0_0, 8, 4;
    %set/v v0xeedaa0_0, 0, 3;
    %delay 1000, 0;
    %vpi_call 6 64 "$display", " %b | %b  %b | %b |    %b   %b | ADD", v0xeedaa0_0, v0xeedb20_0, v0xeedba0_0, v0xeedca0_0, v0xeed990_0, v0xeedc20_0;
    %set/v v0xeedb20_0, 1, 4;
    %set/v v0xeedba0_0, 0, 4;
    %set/v v0xeedaa0_0, 0, 3;
    %delay 1000, 0;
    %vpi_call 6 66 "$display", " %b | %b  %b | %b |    %b   %b | ADD", v0xeedaa0_0, v0xeedb20_0, v0xeedba0_0, v0xeedca0_0, v0xeed990_0, v0xeedc20_0;
    %movi 8, 7, 4;
    %set/v v0xeedb20_0, 8, 4;
    %set/v v0xeedba0_0, 0, 4;
    %set/v v0xeedaa0_0, 0, 3;
    %delay 1000, 0;
    %vpi_call 6 68 "$display", " %b | %b  %b | %b |    %b   %b | ADD", v0xeedaa0_0, v0xeedb20_0, v0xeedba0_0, v0xeedca0_0, v0xeed990_0, v0xeedc20_0;
    %vpi_call 6 71 "$display", "------------------------------------------------------------------------";
    %vpi_call 6 72 "$display", " Cm  |    A     B |  Out | Cout  OF | Case";
    %set/v v0xeedb20_0, 1, 4;
    %movi 8, 1, 4;
    %set/v v0xeedba0_0, 8, 4;
    %movi 8, 1, 3;
    %set/v v0xeedaa0_0, 8, 3;
    %delay 1000, 0;
    %vpi_call 6 74 "$display", " %b | %b  %b | %b |    %b   %b | SUB", v0xeedaa0_0, v0xeedb20_0, v0xeedba0_0, v0xeedca0_0, v0xeed990_0, v0xeedc20_0;
    %movi 8, 11, 4;
    %set/v v0xeedb20_0, 8, 4;
    %movi 8, 5, 4;
    %set/v v0xeedba0_0, 8, 4;
    %movi 8, 1, 3;
    %set/v v0xeedaa0_0, 8, 3;
    %delay 1000, 0;
    %vpi_call 6 76 "$display", " %b | %b  %b | %b |    %b   %b | SUB", v0xeedaa0_0, v0xeedb20_0, v0xeedba0_0, v0xeedca0_0, v0xeed990_0, v0xeedc20_0;
    %movi 8, 14, 4;
    %set/v v0xeedb20_0, 8, 4;
    %movi 8, 4, 4;
    %set/v v0xeedba0_0, 8, 4;
    %movi 8, 1, 3;
    %set/v v0xeedaa0_0, 8, 3;
    %delay 1000, 0;
    %vpi_call 6 78 "$display", " %b | %b  %b | %b |    %b   %b | SUB", v0xeedaa0_0, v0xeedb20_0, v0xeedba0_0, v0xeedca0_0, v0xeed990_0, v0xeedc20_0;
    %set/v v0xeedb20_0, 1, 4;
    %movi 8, 8, 4;
    %set/v v0xeedba0_0, 8, 4;
    %movi 8, 1, 3;
    %set/v v0xeedaa0_0, 8, 3;
    %delay 1000, 0;
    %vpi_call 6 80 "$display", " %b | %b  %b | %b |    %b   %b | SUB", v0xeedaa0_0, v0xeedb20_0, v0xeedba0_0, v0xeedca0_0, v0xeed990_0, v0xeedc20_0;
    %movi 8, 3, 4;
    %set/v v0xeedb20_0, 8, 4;
    %movi 8, 13, 4;
    %set/v v0xeedba0_0, 8, 4;
    %movi 8, 1, 3;
    %set/v v0xeedaa0_0, 8, 3;
    %delay 1000, 0;
    %vpi_call 6 82 "$display", " %b | %b  %b | %b |    %b   %b | SUB", v0xeedaa0_0, v0xeedb20_0, v0xeedba0_0, v0xeedca0_0, v0xeed990_0, v0xeedc20_0;
    %movi 8, 5, 4;
    %set/v v0xeedb20_0, 8, 4;
    %movi 8, 11, 4;
    %set/v v0xeedba0_0, 8, 4;
    %movi 8, 1, 3;
    %set/v v0xeedaa0_0, 8, 3;
    %delay 1000, 0;
    %vpi_call 6 84 "$display", " %b | %b  %b | %b |    %b   %b | SUB", v0xeedaa0_0, v0xeedb20_0, v0xeedba0_0, v0xeedca0_0, v0xeed990_0, v0xeedc20_0;
    %movi 8, 1, 4;
    %set/v v0xeedb20_0, 8, 4;
    %movi 8, 14, 4;
    %set/v v0xeedba0_0, 8, 4;
    %movi 8, 1, 3;
    %set/v v0xeedaa0_0, 8, 3;
    %delay 1000, 0;
    %vpi_call 6 86 "$display", " %b | %b  %b | %b |    %b   %b | SUB", v0xeedaa0_0, v0xeedb20_0, v0xeedba0_0, v0xeedca0_0, v0xeed990_0, v0xeedc20_0;
    %movi 8, 7, 4;
    %set/v v0xeedb20_0, 8, 4;
    %movi 8, 14, 4;
    %set/v v0xeedba0_0, 8, 4;
    %movi 8, 1, 3;
    %set/v v0xeedaa0_0, 8, 3;
    %delay 1000, 0;
    %vpi_call 6 88 "$display", " %b | %b  %b | %b |    %b   %b | SUB", v0xeedaa0_0, v0xeedb20_0, v0xeedba0_0, v0xeedca0_0, v0xeed990_0, v0xeedc20_0;
    %movi 8, 1, 4;
    %set/v v0xeedb20_0, 8, 4;
    %movi 8, 8, 4;
    %set/v v0xeedba0_0, 8, 4;
    %movi 8, 1, 3;
    %set/v v0xeedaa0_0, 8, 3;
    %delay 1000, 0;
    %vpi_call 6 90 "$display", " %b | %b  %b | %b |    %b   %b | SUB", v0xeedaa0_0, v0xeedb20_0, v0xeedba0_0, v0xeedca0_0, v0xeed990_0, v0xeedc20_0;
    %movi 8, 1, 4;
    %set/v v0xeedb20_0, 8, 4;
    %movi 8, 1, 4;
    %set/v v0xeedba0_0, 8, 4;
    %movi 8, 1, 3;
    %set/v v0xeedaa0_0, 8, 3;
    %delay 1000, 0;
    %vpi_call 6 92 "$display", " %b | %b  %b | %b |    %b   %b | SUB", v0xeedaa0_0, v0xeedb20_0, v0xeedba0_0, v0xeedca0_0, v0xeed990_0, v0xeedc20_0;
    %movi 8, 7, 4;
    %set/v v0xeedb20_0, 8, 4;
    %movi 8, 7, 4;
    %set/v v0xeedba0_0, 8, 4;
    %movi 8, 1, 3;
    %set/v v0xeedaa0_0, 8, 3;
    %delay 1000, 0;
    %vpi_call 6 94 "$display", " %b | %b  %b | %b |    %b   %b | SUB", v0xeedaa0_0, v0xeedb20_0, v0xeedba0_0, v0xeedca0_0, v0xeed990_0, v0xeedc20_0;
    %set/v v0xeedb20_0, 0, 4;
    %set/v v0xeedba0_0, 0, 4;
    %movi 8, 1, 3;
    %set/v v0xeedaa0_0, 8, 3;
    %delay 1000, 0;
    %vpi_call 6 96 "$display", " %b | %b  %b | %b |    %b   %b | SUB", v0xeedaa0_0, v0xeedb20_0, v0xeedba0_0, v0xeedca0_0, v0xeed990_0, v0xeedc20_0;
    %set/v v0xeedb20_0, 0, 4;
    %movi 8, 1, 4;
    %set/v v0xeedba0_0, 8, 4;
    %movi 8, 1, 3;
    %set/v v0xeedaa0_0, 8, 3;
    %delay 1000, 0;
    %vpi_call 6 98 "$display", " %b | %b  %b | %b |    %b   %b | SUB", v0xeedaa0_0, v0xeedb20_0, v0xeedba0_0, v0xeedca0_0, v0xeed990_0, v0xeedc20_0;
    %set/v v0xeedb20_0, 0, 4;
    %movi 8, 9, 4;
    %set/v v0xeedba0_0, 8, 4;
    %movi 8, 1, 3;
    %set/v v0xeedaa0_0, 8, 3;
    %delay 1000, 0;
    %vpi_call 6 100 "$display", " %b | %b  %b | %b |    %b   %b | SUB", v0xeedaa0_0, v0xeedb20_0, v0xeedba0_0, v0xeedca0_0, v0xeed990_0, v0xeedc20_0;
    %set/v v0xeedb20_0, 1, 4;
    %set/v v0xeedba0_0, 0, 4;
    %movi 8, 1, 3;
    %set/v v0xeedaa0_0, 8, 3;
    %delay 1000, 0;
    %vpi_call 6 102 "$display", " %b | %b  %b | %b |    %b   %b | SUB", v0xeedaa0_0, v0xeedb20_0, v0xeedba0_0, v0xeedca0_0, v0xeed990_0, v0xeedc20_0;
    %movi 8, 7, 4;
    %set/v v0xeedb20_0, 8, 4;
    %set/v v0xeedba0_0, 0, 4;
    %movi 8, 1, 3;
    %set/v v0xeedaa0_0, 8, 3;
    %delay 1000, 0;
    %vpi_call 6 104 "$display", " %b | %b  %b | %b |    %b   %b | SUB", v0xeedaa0_0, v0xeedb20_0, v0xeedba0_0, v0xeedca0_0, v0xeed990_0, v0xeedc20_0;
    %vpi_call 6 107 "$display", "------------------------------------------------------------------------";
    %vpi_call 6 108 "$display", " Cm  |    A     B |  Out | Cout  OF | Case";
    %movi 8, 1, 4;
    %set/v v0xeedb20_0, 8, 4;
    %movi 8, 3, 4;
    %set/v v0xeedba0_0, 8, 4;
    %movi 8, 3, 3;
    %set/v v0xeedaa0_0, 8, 3;
    %delay 1000, 0;
    %vpi_call 6 110 "$display", " %b | %b  %b | %b |    %b   %b | SLT", v0xeedaa0_0, v0xeedb20_0, v0xeedba0_0, v0xeedca0_0, v0xeed990_0, v0xeedc20_0;
    %movi 8, 11, 4;
    %set/v v0xeedb20_0, 8, 4;
    %movi 8, 2, 4;
    %set/v v0xeedba0_0, 8, 4;
    %movi 8, 3, 3;
    %set/v v0xeedaa0_0, 8, 3;
    %delay 1000, 0;
    %vpi_call 6 112 "$display", " %b | %b  %b | %b |    %b   %b | SLT", v0xeedaa0_0, v0xeedb20_0, v0xeedba0_0, v0xeedca0_0, v0xeed990_0, v0xeedc20_0;
    %movi 8, 12, 4;
    %set/v v0xeedb20_0, 8, 4;
    %set/v v0xeedba0_0, 1, 4;
    %movi 8, 3, 3;
    %set/v v0xeedaa0_0, 8, 3;
    %delay 1000, 0;
    %vpi_call 6 114 "$display", " %b | %b  %b | %b |    %b   %b | SLT", v0xeedaa0_0, v0xeedb20_0, v0xeedba0_0, v0xeedca0_0, v0xeed990_0, v0xeedc20_0;
    %movi 8, 5, 4;
    %set/v v0xeedb20_0, 8, 4;
    %movi 8, 3, 4;
    %set/v v0xeedba0_0, 8, 4;
    %movi 8, 3, 3;
    %set/v v0xeedaa0_0, 8, 3;
    %delay 1000, 0;
    %vpi_call 6 116 "$display", " %b | %b  %b | %b |    %b   %b | SLT", v0xeedaa0_0, v0xeedb20_0, v0xeedba0_0, v0xeedca0_0, v0xeed990_0, v0xeedc20_0;
    %movi 8, 2, 4;
    %set/v v0xeedb20_0, 8, 4;
    %movi 8, 13, 4;
    %set/v v0xeedba0_0, 8, 4;
    %movi 8, 3, 3;
    %set/v v0xeedaa0_0, 8, 3;
    %delay 1000, 0;
    %vpi_call 6 118 "$display", " %b | %b  %b | %b |    %b   %b | SLT", v0xeedaa0_0, v0xeedb20_0, v0xeedba0_0, v0xeedca0_0, v0xeed990_0, v0xeedc20_0;
    %set/v v0xeedb20_0, 1, 4;
    %movi 8, 10, 4;
    %set/v v0xeedba0_0, 8, 4;
    %movi 8, 3, 3;
    %set/v v0xeedaa0_0, 8, 3;
    %delay 1000, 0;
    %vpi_call 6 120 "$display", " %b | %b  %b | %b |    %b   %b | SLT", v0xeedaa0_0, v0xeedb20_0, v0xeedba0_0, v0xeedca0_0, v0xeed990_0, v0xeedc20_0;
    %movi 8, 12, 4;
    %set/v v0xeedb20_0, 8, 4;
    %movi 8, 5, 4;
    %set/v v0xeedba0_0, 8, 4;
    %movi 8, 3, 3;
    %set/v v0xeedaa0_0, 8, 3;
    %delay 1000, 0;
    %vpi_call 6 122 "$display", " %b | %b  %b | %b |    %b   %b | SLT", v0xeedaa0_0, v0xeedb20_0, v0xeedba0_0, v0xeedca0_0, v0xeed990_0, v0xeedc20_0;
    %movi 8, 5, 4;
    %set/v v0xeedb20_0, 8, 4;
    %movi 8, 12, 4;
    %set/v v0xeedba0_0, 8, 4;
    %movi 8, 3, 3;
    %set/v v0xeedaa0_0, 8, 3;
    %delay 1000, 0;
    %vpi_call 6 124 "$display", " %b | %b  %b | %b |    %b   %b | SLT", v0xeedaa0_0, v0xeedb20_0, v0xeedba0_0, v0xeedca0_0, v0xeed990_0, v0xeedc20_0;
    %vpi_call 6 127 "$display", "----------------------------------------------------";
    %vpi_call 6 128 "$display", " Cm  |    A     B | A - B | Zero | Case";
    %set/v v0xeedb20_0, 1, 4;
    %set/v v0xeedba0_0, 1, 4;
    %movi 8, 1, 3;
    %set/v v0xeedaa0_0, 8, 3;
    %delay 1000, 0;
    %vpi_call 6 130 "$display", " %b | %b  %b |  %b |    %b | A-B==0", v0xeedaa0_0, v0xeedb20_0, v0xeedba0_0, v0xeedca0_0, v0xeedd20_0;
    %set/v v0xeedb20_0, 1, 4;
    %set/v v0xeedba0_0, 0, 4;
    %movi 8, 1, 3;
    %set/v v0xeedaa0_0, 8, 3;
    %delay 1000, 0;
    %vpi_call 6 132 "$display", " %b | %b  %b |  %b |    %b | A-B!=0", v0xeedaa0_0, v0xeedb20_0, v0xeedba0_0, v0xeedca0_0, v0xeedd20_0;
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "./alu.v";
    "./mux.v";
    "./adder.v";
    "./gates.v";
    "alu_4bit.t.v";
