(edif n_bit_counter
  (edifversion 2 0 0)
  (edifLevel 0)
  (keywordmap (keywordlevel 0))
(status
 (written
  (timeStamp 2019 04 08 12 55 04)
  (program "Vivado" (version "2016.4"))
  (comment "Built on 'Wed Dec 14 22:35:39 MST 2016'")
  (comment "Built by 'xbuild'")
(metax FILE0 (string "C:/Users/akeller9/Xilinx/32_bit_counter/32_bit_counter.srcs/sources_1/new/n_bit_counter.vhd"))
 )
)
  (Library hdi_primitives
    (edifLevel 0)
    (technology (numberDefinition ))
   (cell LUT1 (celltype GENERIC)
     (view netlist (viewtype NETLIST)
       (interface 
        (port O (direction OUTPUT))
        (port I0 (direction INPUT))
       )
     )
   )
   (cell LUT3 (celltype GENERIC)
     (view netlist (viewtype NETLIST)
       (interface 
        (port O (direction OUTPUT))
        (port I0 (direction INPUT))
        (port I1 (direction INPUT))
        (port I2 (direction INPUT))
       )
     )
   )
   (cell LUT4 (celltype GENERIC)
     (view netlist (viewtype NETLIST)
       (interface 
        (port O (direction OUTPUT))
        (port I0 (direction INPUT))
        (port I1 (direction INPUT))
        (port I2 (direction INPUT))
        (port I3 (direction INPUT))
       )
     )
   )
   (cell LUT5 (celltype GENERIC)
     (view netlist (viewtype NETLIST)
       (interface 
        (port O (direction OUTPUT))
        (port I0 (direction INPUT))
        (port I1 (direction INPUT))
        (port I2 (direction INPUT))
        (port I3 (direction INPUT))
        (port I4 (direction INPUT))
       )
     )
   )
   (cell FDCE (celltype GENERIC)
     (view netlist (viewtype NETLIST)
       (interface 
        (port Q (direction OUTPUT))
        (port C (direction INPUT))
        (port CE (direction INPUT))
        (port CLR (direction INPUT))
        (port D (direction INPUT))
       )
     )
   )
   (cell INV (celltype GENERIC)
     (view netlist (viewtype NETLIST)
       (interface
         (port I (direction INPUT))
         (port O (direction OUTPUT))
       )
     )
   )
  )
  (Library work
    (edifLevel 0)
    (technology (numberDefinition ))
   (cell n_bit_counter (celltype GENERIC)
     (view n_bit_counter (viewtype NETLIST)
       (interface 
        (port clk (direction INPUT)
           (property XLNX_LINE_FILE (integer 139264))
        )
        (port rst (direction INPUT)
           (property XLNX_LINE_FILE (integer 139264))
        )
        (port en (direction INPUT)
           (property XLNX_LINE_FILE (integer 139264))
        )
        (port up (direction INPUT)
           (property XLNX_LINE_FILE (integer 139264))
        )
        (port (array (rename counter "counter[3:0]") 4) (direction OUTPUT)
           (property k0 (string "wholebus^id{XLNX_LINE_FILE}") (owner "XLNX"))
           (property v0 (integer 139264) (owner "XLNX"))
        )
       )
       (contents
         (instance (rename counter_reg_0__i_1 "counter_reg[0]_i_1") (viewref netlist (cellref LUT1 (libraryref hdi_primitives)))
           (property INIT (string "2'h1"))
           (property SOFT_HLUTNM (string "soft_lutpair1"))
           (property XLNX_LINE_FILE (integer 229376))
         )
         (instance (rename counter_reg_1__i_1 "counter_reg[1]_i_1") (viewref netlist (cellref LUT3 (libraryref hdi_primitives)))
           (property INIT (string "8'h69"))
           (property SOFT_HLUTNM (string "soft_lutpair1"))
           (property XLNX_LINE_FILE (integer 229376))
         )
         (instance (rename counter_reg_2__i_1 "counter_reg[2]_i_1") (viewref netlist (cellref LUT4 (libraryref hdi_primitives)))
           (property INIT (string "16'h78E1"))
           (property SOFT_HLUTNM (string "soft_lutpair0"))
           (property XLNX_LINE_FILE (integer 229376))
         )
         (instance (rename counter_reg_3__i_1 "counter_reg[3]_i_1") (viewref netlist (cellref LUT5 (libraryref hdi_primitives)))
           (property INIT (string "32'h7F80FE01"))
           (property SOFT_HLUTNM (string "soft_lutpair0"))
           (property XLNX_LINE_FILE (integer 229376))
         )
         (instance (rename counter_reg_reg_0_ "counter_reg_reg[0]") (viewref netlist (cellref FDCE (libraryref hdi_primitives)))
           (property INIT (string "1'b0"))
           (property XLNX_LINE_FILE (integer 204800))
         )
         (instance (rename counter_reg_reg_1_ "counter_reg_reg[1]") (viewref netlist (cellref FDCE (libraryref hdi_primitives)))
           (property INIT (string "1'b0"))
           (property XLNX_LINE_FILE (integer 204800))
         )
         (instance (rename counter_reg_reg_2_ "counter_reg_reg[2]") (viewref netlist (cellref FDCE (libraryref hdi_primitives)))
           (property INIT (string "1'b0"))
           (property XLNX_LINE_FILE (integer 204800))
         )
         (instance (rename counter_reg_reg_3_ "counter_reg_reg[3]") (viewref netlist (cellref FDCE (libraryref hdi_primitives)))
           (property INIT (string "1'b0"))
           (property XLNX_LINE_FILE (integer 204800))
         )
         (net clk (joined
          (portref C (instanceref counter_reg_reg_0_))
          (portref C (instanceref counter_reg_reg_1_))
          (portref C (instanceref counter_reg_reg_2_))
          (portref C (instanceref counter_reg_reg_3_))
          (portref clk)
          )
         )
         (net en (joined
          (portref CE (instanceref counter_reg_reg_0_))
          (portref CE (instanceref counter_reg_reg_1_))
          (portref CE (instanceref counter_reg_reg_2_))
          (portref CE (instanceref counter_reg_reg_3_))
          (portref en)
          )
         )
         (net rst (joined
          (portref CLR (instanceref counter_reg_reg_0_))
          (portref CLR (instanceref counter_reg_reg_1_))
          (portref CLR (instanceref counter_reg_reg_2_))
          (portref CLR (instanceref counter_reg_reg_3_))
          (portref rst)
          )
         )
         (net up (joined
          (portref I2 (instanceref counter_reg_1__i_1))
          (portref I2 (instanceref counter_reg_3__i_1))
          (portref I3 (instanceref counter_reg_2__i_1))
          (portref up)
          )
         )
         (net (rename counter  "[3:0]counter") (joined)         )
         (net (rename counter_0_ "counter[0]") (joined
          (portref I0 (instanceref counter_reg_0__i_1))
          (portref I0 (instanceref counter_reg_1__i_1))
          (portref I0 (instanceref counter_reg_2__i_1))
          (portref I1 (instanceref counter_reg_3__i_1))
          (portref Q (instanceref counter_reg_reg_0_))
          (portref (member counter 3))
          )
         )
         (net (rename counter_1_ "counter[1]") (joined
          (portref I0 (instanceref counter_reg_3__i_1))
          (portref I1 (instanceref counter_reg_1__i_1))
          (portref I1 (instanceref counter_reg_2__i_1))
          (portref Q (instanceref counter_reg_reg_1_))
          (portref (member counter 2))
          )
         )
         (net (rename counter_2_ "counter[2]") (joined
          (portref I2 (instanceref counter_reg_2__i_1))
          (portref I4 (instanceref counter_reg_3__i_1))
          (portref Q (instanceref counter_reg_reg_2_))
          (portref (member counter 1))
          )
         )
         (net (rename counter_3_ "counter[3]") (joined
          (portref I3 (instanceref counter_reg_3__i_1))
          (portref Q (instanceref counter_reg_reg_3_))
          (portref (member counter 0))
          )
         )
         (net (rename counter_next  "[3:0]counter_next") (joined)         )
         (net (rename counter_next_0_ "counter_next[0]") (joined
          (portref D (instanceref counter_reg_reg_0_))
          (portref O (instanceref counter_reg_0__i_1))
          )
         )
         (net (rename counter_next_1_ "counter_next[1]") (joined
          (portref D (instanceref counter_reg_reg_1_))
          (portref O (instanceref counter_reg_1__i_1))
          )
         )
         (net (rename counter_next_2_ "counter_next[2]") (joined
          (portref D (instanceref counter_reg_reg_2_))
          (portref O (instanceref counter_reg_2__i_1))
          )
         )
         (net (rename counter_next_3_ "counter_next[3]") (joined
          (portref D (instanceref counter_reg_reg_3_))
          (portref O (instanceref counter_reg_3__i_1))
          )
         )
       )

           (property N_BITS (integer 4))
           (property XLNX_LINE_FILE (integer 139264))
     )
   )
  )
(comment "Reference To The Cell Of Highest Level")

  (design n_bit_counter
    (cellref n_bit_counter (libraryref work))
    (property MLO_VERSION_NUMBER (string "2016.4_7"))
    (property XLNX_PROJ_DIR (string "C:/Users/akeller9/Xilinx/32_bit_counter"))
    (property part (string "xc7z020clg484-1"))
  )
)
