dac5d67277d6 ("clk: mediatek: Allow changing PLL rate when it is off")
23fe31dedb7b ("clk: mediatek: Add configurable pcw_chg_reg to mtk_pll_data")
be17ca6ac76a ("clk: mediatek: Disable tuner_en before change PLL rate")
e2f744a82d72 ("clk: mediatek: Add MT2712 clock support")
96596aa06628 ("clk: mediatek: add clk support for MT6797")
e9862118272a ("clk: mediatek: Add MT2701 clock support")
