#ifndef __TWL_H_#define __TWL_H_#include <linux/types.h>#include <linux/input/matrix_keypad.h>#define TWL4030_MODULE_USB		0x00#define TWL4030_MODULE_AUDIO_VOICE	0x01#define TWL4030_MODULE_GPIO		0x02#define TWL4030_MODULE_INTBR		0x03#define TWL4030_MODULE_PIH		0x04#define TWL4030_MODULE_TEST		0x05#define TWL4030_MODULE_KEYPAD		0x06#define TWL4030_MODULE_MADC		0x07#define TWL4030_MODULE_INTERRUPTS	0x08#define TWL4030_MODULE_LED		0x09#define TWL4030_MODULE_MAIN_CHARGE	0x0A#define TWL4030_MODULE_PRECHARGE	0x0B#define TWL4030_MODULE_PWM0		0x0C#define TWL4030_MODULE_PWM1		0x0D#define TWL4030_MODULE_PWMA		0x0E#define TWL4030_MODULE_PWMB		0x0F#define TWL5031_MODULE_ACCESSORY	0x10#define TWL5031_MODULE_INTERRUPTS	0x11#define TWL4030_MODULE_BACKUP		0x12#define TWL4030_MODULE_INT		0x13#define TWL4030_MODULE_PM_MASTER	0x14#define TWL4030_MODULE_PM_RECEIVER	0x15#define TWL4030_MODULE_RTC		0x16#define TWL4030_MODULE_SECURED_REG	0x17#define TWL_MODULE_USB		TWL4030_MODULE_USB#define TWL_MODULE_AUDIO_VOICE	TWL4030_MODULE_AUDIO_VOICE#define TWL_MODULE_PIH		TWL4030_MODULE_PIH#define TWL_MODULE_MADC		TWL4030_MODULE_MADC#define TWL_MODULE_MAIN_CHARGE	TWL4030_MODULE_MAIN_CHARGE#define TWL_MODULE_PM_MASTER	TWL4030_MODULE_PM_MASTER#define TWL_MODULE_PM_RECEIVER	TWL4030_MODULE_PM_RECEIVER#define TWL_MODULE_RTC		TWL4030_MODULE_RTC#define TWL_MODULE_PWM		TWL4030_MODULE_PWM0#define TWL6030_MODULE_CHARGER	TWL4030_MODULE_MAIN_CHARGE#define TWL6030_MODULE_GASGAUGE 0x0B#define TWL6030_MODULE_ID0	0x0D#define TWL6030_MODULE_ID1	0x0E#define TWL6030_MODULE_ID2	0x0F#define GPIO_INTR_OFFSET	0#define KEYPAD_INTR_OFFSET	1#define BCI_INTR_OFFSET		2#define MADC_INTR_OFFSET	3#define USB_INTR_OFFSET		4#define CHARGERFAULT_INTR_OFFSET 5#define BCI_PRES_INTR_OFFSET	9#define USB_PRES_INTR_OFFSET	10#define RTC_INTR_OFFSET		11#define PWR_INTR_OFFSET		0#define HOTDIE_INTR_OFFSET	12#define SMPSLDO_INTR_OFFSET	13#define BATDETECT_INTR_OFFSET	14#define SIMDETECT_INTR_OFFSET	15#define MMCDETECT_INTR_OFFSET	16#define GASGAUGE_INTR_OFFSET	17#define USBOTG_INTR_OFFSET	4#define CHARGER_INTR_OFFSET	2#define GPADCSW_INTR_OFFSET	1#define RSV_INTR_OFFSET		0#define REG_INT_STS_A			0x00#define REG_INT_STS_B			0x01#define REG_INT_STS_C			0x02#define REG_INT_MSK_LINE_A		0x03#define REG_INT_MSK_LINE_B		0x04#define REG_INT_MSK_LINE_C		0x05#define REG_INT_MSK_STS_A		0x06#define REG_INT_MSK_STS_B		0x07#define REG_INT_MSK_STS_C		0x08#define TWL6030_PWR_INT_MASK 		0x03#define TWL6030_VBAT_LOW_MASK 		0x04#define TWL6030_RTC_INT_MASK 		0x18#define TWL6030_HOTDIE_INT_MASK 	0x20#define TWL6030_SMPSLDOA_INT_MASK	0xC0#define TWL6030_SMPSLDOB_INT_MASK 	0x01#define TWL6030_BATDETECT_INT_MASK 	0x02#define TWL6030_SIMDETECT_INT_MASK 	0x04#define TWL6030_MMCDETECT_INT_MASK 	0x08#define TWL6030_GPADC_INT_MASK 		0x60#define TWL6030_GASGAUGE_INT_MASK 	0x80#define TWL6030_USBOTG_INT_MASK  	0x0F#define TWL6030_CHARGER_CTRL_INT_MASK 	0x10#define TWL6030_CHARGER_FAULT_INT_MASK 	0x60#define TWL6030_MMCCTRL			0xEE#define VMMC_AUTO_OFF			(0x1 << 3)#define SW_FC				(0x1 << 2)#define STS_MMC				0x1#define TWL6030_CFG_INPUT_PUPD3		0xF2#define MMC_PU				(0x1 << 3)#define MMC_PD				(0x1 << 2)#define TWL6030_VIBCTRL			0x9B#define TWL6030_VIBMODE			0x9C#define TWL6030_PWM1ON			0xBA#define	TWL6030_PWM1OFF			0xBB#define TWL6030_PWM2ON			0xBD#define TWL6030_PWM2OFF			0xBE#define TWL6030_TOGGLE1			0x90#define TWL6030_TOGGLE2			0x91#define TWL6030_TOGGLE3			0x92#define TWL4030_CLASS_ID 		0x4030#define TWL6030_CLASS_ID 		0x6030unsigned int twl_rev(void);#define GET_TWL_REV (twl_rev())#define TWL_CLASS_IS(class, id)			\static inline int twl_class_is_ ##class(void)	\{						\	return ((id) == (GET_TWL_REV)) ? 1 : 0;	\}TWL_CLASS_IS(4030, TWL4030_CLASS_ID)TWL_CLASS_IS(6030, TWL6030_CLASS_ID)int twl_i2c_write_u8(u8 mod_no, u8 val, u8 reg);int twl_i2c_read_u8(u8 mod_no, u8 *val, u8 reg);int twl_i2c_write(u8 mod_no, u8 *value, u8 reg, unsigned num_bytes);int twl_i2c_read(u8 mod_no, u8 *value, u8 reg, unsigned num_bytes);int twl6030_interrupt_unmask(u8 bit_mask, u8 offset);int twl6030_interrupt_mask(u8 bit_mask, u8 offset);int twl6030_init_irq(int irq_num, unsigned irq_base, unsigned irq_end);int twl6030_exit_irq(void);int twl4030_init_irq(int irq_num, unsigned irq_base, unsigned irq_end);int twl4030_exit_irq(void);int twl4030_init_chip_irq(const char *chip);int twl6030_register_notifier(struct notifier_block *nb,				unsigned int events);int twl6030_unregister_notifier(struct notifier_block *nb,				unsigned int events);int twl6030_mmc_card_detect_config(void);int twl6030_mmc_card_detect(struct device *dev, int slot);#define TWL4030_SIH_CTRL_EXCLEN_MASK	BIT(0)#define TWL4030_SIH_CTRL_PENDDIS_MASK	BIT(1)#define TWL4030_SIH_CTRL_COR_MASK	BIT(2)#define REG_GPIODATAIN1			0x0#define REG_GPIODATAIN2			0x1#define REG_GPIODATAIN3			0x2#define REG_GPIODATADIR1		0x3#define REG_GPIODATADIR2		0x4#define REG_GPIODATADIR3		0x5#define REG_GPIODATAOUT1		0x6#define REG_GPIODATAOUT2		0x7#define REG_GPIODATAOUT3		0x8#define REG_CLEARGPIODATAOUT1		0x9#define REG_CLEARGPIODATAOUT2		0xA#define REG_CLEARGPIODATAOUT3		0xB#define REG_SETGPIODATAOUT1		0xC#define REG_SETGPIODATAOUT2		0xD#define REG_SETGPIODATAOUT3		0xE#define REG_GPIO_DEBEN1			0xF#define REG_GPIO_DEBEN2			0x10#define REG_GPIO_DEBEN3			0x11#define REG_GPIO_CTRL			0x12#define REG_GPIOPUPDCTR1		0x13#define REG_GPIOPUPDCTR2		0x14#define REG_GPIOPUPDCTR3		0x15#define REG_GPIOPUPDCTR4		0x16#define REG_GPIOPUPDCTR5		0x17#define REG_GPIO_ISR1A			0x19#define REG_GPIO_ISR2A			0x1A#define REG_GPIO_ISR3A			0x1B#define REG_GPIO_IMR1A			0x1C#define REG_GPIO_IMR2A			0x1D#define REG_GPIO_IMR3A			0x1E#define REG_GPIO_ISR1B			0x1F#define REG_GPIO_ISR2B			0x20#define REG_GPIO_ISR3B			0x21#define REG_GPIO_IMR1B			0x22#define REG_GPIO_IMR2B			0x23#define REG_GPIO_IMR3B			0x24#define REG_GPIO_EDR1			0x28#define REG_GPIO_EDR2			0x29#define REG_GPIO_EDR3			0x2A#define REG_GPIO_EDR4			0x2B#define REG_GPIO_EDR5			0x2C#define REG_GPIO_SIH_CTRL		0x2D#define TWL4030_GPIO_MAX		18#define REG_GPPUPDCTR1			0x0F#define I2C_SCL_CTRL_PU			BIT(0)#define I2C_SDA_CTRL_PU			BIT(2)#define SR_I2C_SCL_CTRL_PU		BIT(4)#define SR_I2C_SDA_CTRL_PU		BIT(6)#define TWL4030_KEYPAD_KEYP_ISR1	0x11#define TWL4030_KEYPAD_KEYP_IMR1	0x12#define TWL4030_KEYPAD_KEYP_ISR2	0x13#define TWL4030_KEYPAD_KEYP_IMR2	0x14#define TWL4030_KEYPAD_KEYP_SIR		0x15	#define TWL4030_KEYPAD_KEYP_EDR		0x16#define TWL4030_KEYPAD_KEYP_SIH_CTRL	0x17#define TWL4030_MADC_ISR1		0x61#define TWL4030_MADC_IMR1		0x62#define TWL4030_MADC_ISR2		0x63#define TWL4030_MADC_IMR2		0x64#define TWL4030_MADC_SIR		0x65	#define TWL4030_MADC_EDR		0x66#define TWL4030_MADC_SIH_CTRL		0x67#define TWL4030_INTERRUPTS_BCIISR1A	0x0#define TWL4030_INTERRUPTS_BCIISR2A	0x1#define TWL4030_INTERRUPTS_BCIIMR1A	0x2#define TWL4030_INTERRUPTS_BCIIMR2A	0x3#define TWL4030_INTERRUPTS_BCIISR1B	0x4#define TWL4030_INTERRUPTS_BCIISR2B	0x5#define TWL4030_INTERRUPTS_BCIIMR1B	0x6#define TWL4030_INTERRUPTS_BCIIMR2B	0x7#define TWL4030_INTERRUPTS_BCISIR1	0x8	#define TWL4030_INTERRUPTS_BCISIR2	0x9	#define TWL4030_INTERRUPTS_BCIEDR1	0xa#define TWL4030_INTERRUPTS_BCIEDR2	0xb#define TWL4030_INTERRUPTS_BCIEDR3	0xc#define TWL4030_INTERRUPTS_BCISIHCTRL	0xd#define TWL4030_INT_PWR_ISR1		0x0#define TWL4030_INT_PWR_IMR1		0x1#define TWL4030_INT_PWR_ISR2		0x2#define TWL4030_INT_PWR_IMR2		0x3#define TWL4030_INT_PWR_SIR		0x4	#define TWL4030_INT_PWR_EDR1		0x5#define TWL4030_INT_PWR_EDR2		0x6#define TWL4030_INT_PWR_SIH_CTRL	0x7#define TWL5031_ACIIMR_LSB		0x05#define TWL5031_ACIIMR_MSB		0x06#define TWL5031_ACIIDR_LSB		0x07#define TWL5031_ACIIDR_MSB		0x08#define TWL5031_ACCISR1			0x0F#define TWL5031_ACCIMR1			0x10#define TWL5031_ACCISR2			0x11#define TWL5031_ACCIMR2			0x12#define TWL5031_ACCSIR			0x13#define TWL5031_ACCEDR1			0x14#define TWL5031_ACCSIHCTRL		0x15#define TWL5031_INTERRUPTS_BCIISR1	0x0#define TWL5031_INTERRUPTS_BCIIMR1	0x1#define TWL5031_INTERRUPTS_BCIISR2	0x2#define TWL5031_INTERRUPTS_BCIIMR2	0x3#define TWL5031_INTERRUPTS_BCISIR	0x4#define TWL5031_INTERRUPTS_BCIEDR1	0x5#define TWL5031_INTERRUPTS_BCIEDR2	0x6#define TWL5031_INTERRUPTS_BCISIHCTRL	0x7#define DEV_GRP_NULL		0x0#define DEV_GRP_P1		0x1	#define DEV_GRP_P2		0x2	#define DEV_GRP_P3		0x4	#define RES_GRP_RES		0x0	#define RES_GRP_PP		0x1	#define RES_GRP_RC		0x2	#define RES_GRP_PP_RC		0x3#define RES_GRP_PR		0x4	#define RES_GRP_PP_PR		0x5#define RES_GRP_RC_PR		0x6#define RES_GRP_ALL		0x7	#define RES_TYPE2_R0		0x0#define RES_TYPE_ALL		0x7#define RES_STATE_WRST		0xF#define RES_STATE_ACTIVE	0xE#define RES_STATE_SLEEP		0x8#define RES_STATE_OFF		0x0#define RES_VAUX1               1#define RES_VAUX2               2#define RES_VAUX3               3#define RES_VAUX4               4#define RES_VMMC1               5#define RES_VMMC2               6#define RES_VPLL1               7#define RES_VPLL2               8#define RES_VSIM                9#define RES_VDAC                10#define RES_VINTANA1            11#define RES_VINTANA2            12#define RES_VINTDIG             13#define RES_VIO                 14#define RES_VDD1                15#define RES_VDD2                16#define RES_VUSB_1V5            17#define RES_VUSB_1V8            18#define RES_VUSB_3V1            19#define RES_VUSBCP              20#define RES_REGEN               21#define RES_NRES_PWRON          22#define RES_CLKEN               23#define RES_SYSEN               24#define RES_HFCLKOUT            25#define RES_32KCLKOUT           26#define RES_RESET               27#define RES_Main_Ref            28#define TOTAL_RESOURCES		28#define MSG_BROADCAST(devgrp, grp, type, type2, state) \	( (devgrp) << 13 | 1 << 12 | (grp) << 9 | (type2) << 7 \	| (type) << 4 | (state))#define MSG_SINGULAR(devgrp, id, state) \	((devgrp) << 13 | 0 << 12 | (id) << 4 | (state))#define MSG_BROADCAST_ALL(devgrp, state) \	((devgrp) << 5 | (state))#define MSG_BROADCAST_REF MSG_BROADCAST_ALL#define MSG_BROADCAST_PROV MSG_BROADCAST_ALL#define MSG_BROADCAST__CLK_RST MSG_BROADCAST_ALLstruct twl4030_clock_init_data {	bool ck32k_lowpwr_enable;};struct twl4030_bci_platform_data {	int *battery_tmp_tbl;	unsigned int tblsize;	unsigned int monitoring_interval;	unsigned int max_charger_currentmA;	unsigned int max_charger_voltagemV;	unsigned int termination_currentmA;	unsigned int max_bat_voltagemV;	unsigned int low_bat_voltagemV;};struct twl4030_gpio_platform_data {	int		gpio_base;	unsigned	irq_base, irq_end;	bool		use_leds;	u8		mmc_cd;	u32		debounce;	u32		pullups;	u32		pulldowns;	int		(*setup)(struct device *dev,				unsigned gpio, unsigned ngpio);	int		(*teardown)(struct device *dev,				unsigned gpio, unsigned ngpio);};struct twl4030_madc_platform_data {	int		irq_line;};#define PERSISTENT_KEY(r, c)	KEY((r), (c), KEY_RESERVED)struct twl4030_keypad_data {	const struct matrix_keymap_data *keymap_data;	unsigned rows;	unsigned cols;	bool rep;};enum twl4030_usb_mode {	T2_USB_MODE_ULPI = 1,	T2_USB_MODE_CEA2011_3PIN = 2,};struct twl4030_usb_data {	enum twl4030_usb_mode	usb_mode;};struct twl4030_ins {	u16 pmb_message;	u8 delay;};struct twl4030_script {	struct twl4030_ins *script;	unsigned size;	u8 flags;#define TWL4030_WRST_SCRIPT	(1<<0)#define TWL4030_WAKEUP12_SCRIPT	(1<<1)#define TWL4030_WAKEUP3_SCRIPT	(1<<2)#define TWL4030_SLEEP_SCRIPT	(1<<3)};struct twl4030_resconfig {	u8 resource;	u8 devgroup;		u8 type;		u8 type2;		u8 remap_off;		u8 remap_sleep;	};struct twl4030_power_data {	struct twl4030_script **scripts;	unsigned num;	struct twl4030_resconfig *resource_config;#define TWL4030_RESCONFIG_UNDEF	((u8)-1)};extern void twl4030_power_init(struct twl4030_power_data *triton2_scripts);extern void twl4030_power_sr_init(void);extern int twl4030_remove_script(u8 flags);struct twl4030_codec_audio_data {	unsigned int audio_mclk; 	unsigned int digimic_delay; 	unsigned int ramp_delay_value;	unsigned int offset_cncl_path;	unsigned int check_defaults:1;	unsigned int reset_registers:1;	unsigned int hs_extmute:1;	void (*set_hs_extmute)(int mute);	int audpwron_gpio;		int naudint_irq;	#if defined(CONFIG_MACH_LGE_COSMO_REV_A)	unsigned int hsjack_gpio;	unsigned int hsjack_irq;#endif};struct twl4030_codec_vibra_data {	unsigned int	audio_mclk;	unsigned int	coexist;};struct twl4030_codec_data {	unsigned int	audio_mclk;	struct twl4030_codec_audio_data		*audio;	struct twl4030_codec_vibra_data		*vibra;};struct twl4030_platform_data {	unsigned				irq_base, irq_end;	struct twl4030_clock_init_data		*clock;	struct twl4030_bci_platform_data	*bci;	struct twl4030_gpio_platform_data	*gpio;	struct twl4030_madc_platform_data	*madc;	struct twl4030_keypad_data		*keypad;	struct twl4030_usb_data			*usb;	struct twl4030_power_data		*power;	struct twl4030_codec_data		*codec;	struct regulator_init_data		*vdac;	struct regulator_init_data		*vaux1;	struct regulator_init_data		*vaux2;	struct regulator_init_data		*vaux3;		struct regulator_init_data		*vpll1;	struct regulator_init_data		*vpll2;	struct regulator_init_data		*vmmc1;	struct regulator_init_data		*vmmc2;	struct regulator_init_data		*vsim;	struct regulator_init_data		*vaux4;	struct regulator_init_data		*vio;	struct regulator_init_data		*vdd1;	struct regulator_init_data		*vdd2;	struct regulator_init_data		*vintana1;	struct regulator_init_data		*vintana2;	struct regulator_init_data		*vintdig;		struct regulator_init_data              *vmmc;	struct regulator_init_data              *vpp;	struct regulator_init_data              *vusim;	struct regulator_init_data              *vana;	struct regulator_init_data              *vcxio;	struct regulator_init_data              *vusb;};int twl4030_sih_setup(int module);#define TWL4030_VDAC_DEV_GRP		0x3B#define TWL4030_VDAC_DEDICATED		0x3E#define TWL4030_VAUX1_DEV_GRP		0x17#define TWL4030_VAUX1_TYPE		0x18#define TWL4030_VAUX1_REMAP		0x19#define TWL4030_VAUX1_DEDICATED		0x1A#define TWL4030_VAUX2_DEV_GRP		0x1B#define TWL4030_VAUX2_TYPE		0x1C#define TWL4030_VAUX2_REMAP		0x1D#define TWL4030_VAUX2_DEDICATED		0x1E#define TWL4030_VAUX3_DEV_GRP		0x1F#define TWL4030_VAUX3_TYPE		0x20#define TWL4030_VAUX3_REMAP		0x21#define TWL4030_VAUX3_DEDICATED		0x22#define TWL4030_VAUX4_DEV_GRP		0x23#define TWL4030_VAUX4_TYPE		0x24#define TWL4030_VAUX4_REMAP		0x25#define TWL4030_VAUX4_DEDICATED		0x26static inline int twl4030charger_usb_en(int enable) { return 0; }#define TWL4030_REG_VDD1	0#define TWL4030_REG_VDD2	1#define TWL4030_REG_VIO		2#define TWL4030_REG_VDAC	3#define TWL4030_REG_VPLL1	4#define TWL4030_REG_VPLL2	5	#define TWL4030_REG_VMMC1	6#define TWL4030_REG_VMMC2	7	#define TWL4030_REG_VSIM	8	#define TWL4030_REG_VAUX1	9	#define TWL4030_REG_VAUX2_4030	10	#define TWL4030_REG_VAUX2	11	#define TWL4030_REG_VAUX3	12	#define TWL4030_REG_VAUX4	13	#define TWL4030_REG_VINTANA1	14#define TWL4030_REG_VINTANA2	15#define TWL4030_REG_VINTDIG	16#define TWL4030_REG_VUSB1V5	17#define TWL4030_REG_VUSB1V8	18#define TWL4030_REG_VUSB3V1	19#define TWL6030_REG_VDD1	30#define TWL6030_REG_VDD2	31#define TWL6030_REG_VDD3	32#define TWL6030_REG_VMEM	33#define TWL6030_REG_V2V1	34#define TWL6030_REG_V1V29	35#define TWL6030_REG_V1V8	36#define TWL6030_REG_VAUX1_6030	37#define TWL6030_REG_VAUX2_6030	38#define TWL6030_REG_VAUX3_6030	39#define TWL6030_REG_VMMC	40#define TWL6030_REG_VPP		41#define TWL6030_REG_VUSIM	42#define TWL6030_REG_VANA	43#define TWL6030_REG_VCXIO	44#define TWL6030_REG_VDAC	45#define TWL6030_REG_VUSB	46#define TWL6030_REG_VRTC	47#endif #define CONTROLLER_INT_MASK	0x00#define CONTROLLER_CTRL1	0x01#define CONTROLLER_WDG		0x02#define CONTROLLER_STAT1	0x03#define CHARGERUSB_INT_STATUS	0x04#define CHARGERUSB_INT_MASK	0x05#define CHARGERUSB_STATUS_INT1	0x06#define CHARGERUSB_STATUS_INT2	0x07#define CHARGERUSB_CTRL1	0x08#define CHARGERUSB_CTRL2	0x09#define CHARGERUSB_CTRL3	0x0A#define CHARGERUSB_STAT1	0x0B#define CHARGERUSB_VOREG	0x0C#define CHARGERUSB_VICHRG	0x0D#define CHARGERUSB_CINLIMIT	0x0E#define CHARGERUSB_CTRLLIMIT1	0x0F#define CHARGERUSB_CTRLLIMIT2	0x10#define ANTICOLLAPSE_CTRL1	0x11#define ANTICOLLAPSE_CTRL2	0x12#define FG_REG_00	0x00#define FG_REG_01	0x01#define FG_REG_02	0x02#define FG_REG_03	0x03#define FG_REG_04	0x04#define FG_REG_05	0x05#define FG_REG_06	0x06#define FG_REG_07	0x07#define FG_REG_08	0x08#define FG_REG_09	0x09#define FG_REG_10	0x0A#define FG_REG_11	0x0B#define MVAC_FAULT		(1 << 7)#define MAC_EOC			(1 << 6)#define MBAT_REMOVED		(1 << 4)#define MFAULT_WDG		(1 << 3)#define MBAT_TEMP		(1 << 2)#define MVBUS_DET		(1 << 1)#define MVAC_DET		(1 << 0)#define CONTROLLER_CTRL1_EN_CHARGER	(1 << 4)#define CONTROLLER_CTRL1_SEL_CHARGER	(1 << 3)#define CONTROLLER_STAT1_EXTCHRG_STATZ	(1 << 7)#define CONTROLLER_STAT1_CHRG_DET_N	(1 << 5)#define CONTROLLER_STAT1_FAULT_WDG	(1 << 4)#define CONTROLLER_STAT1_VAC_DET	(1 << 3)#define VAC_DET	(1 << 3)#define CONTROLLER_STAT1_VBUS_DET	(1 << 2)#define VBUS_DET	(1 << 2)#define CONTROLLER_STAT1_BAT_REMOVED	(1 << 1)#define CONTROLLER_STAT1_BAT_TEMP_OVRANGE (1 << 0)#define CURRENT_TERM_INT	(1 << 3)#define CHARGERUSB_STAT		(1 << 2)#define CHARGERUSB_THMREG	(1 << 1)#define CHARGERUSB_FAULT	(1 << 0)#define MASK_MCURRENT_TERM		(1 << 3)#define MASK_MCHARGERUSB_STAT		(1 << 2)#define MASK_MCHARGERUSB_THMREG		(1 << 1)#define MASK_MCHARGERUSB_FAULT		(1 << 0)#define CHARGERUSB_STATUS_INT1_TMREG	(1 << 7)#define CHARGERUSB_STATUS_INT1_NO_BAT	(1 << 6)#define CHARGERUSB_STATUS_INT1_BST_OCP	(1 << 5)#define CHARGERUSB_STATUS_INT1_TH_SHUTD	(1 << 4)#define CHARGERUSB_STATUS_INT1_BAT_OVP	(1 << 3)#define CHARGERUSB_STATUS_INT1_POOR_SRC	(1 << 2)#define CHARGERUSB_STATUS_INT1_SLP_MODE	(1 << 1)#define CHARGERUSB_STATUS_INT1_VBUS_OVP	(1 << 0)#define ICCLOOP		(1 << 3)#define CURRENT_TERM	(1 << 2)#define CHARGE_DONE	(1 << 1)#define ANTICOLLAPSE	(1 << 0)#define SUSPEND_BOOT	(1 << 7)#define OPA_MODE	(1 << 6)#define HZ_MODE		(1 << 5)#define TERM		(1 << 4)#define CHARGERUSB_CTRL2_VITERM_50	(0 << 5)#define CHARGERUSB_CTRL2_VITERM_100	(1 << 5)#define CHARGERUSB_CTRL2_VITERM_150	(2 << 5)#define CHARGERUSB_CTRL2_VITERM_400	(7 << 5)#define VBUSCHRG_LDO_OVRD	(1 << 7)#define CHARGE_ONCE		(1 << 6)#define BST_HW_PR_DIS		(1 << 5)#define AUTOSUPPLY		(1 << 3)#define BUCK_HSILIM		(1 << 0)#define CHARGERUSB_VOREG_3P52		0x01#define CHARGERUSB_VOREG_4P0		0x19#define CHARGERUSB_VOREG_4P2		0x23#define CHARGERUSB_VOREG_4P76		0x3F#define CHARGERUSB_VICHRG_300		0x0#define CHARGERUSB_VICHRG_500		0x4#define CHARGERUSB_VICHRG_1500		0xE#define CHARGERUSB_CIN_LIMIT_100	0x1#define CHARGERUSB_CIN_LIMIT_300	0x5#define CHARGERUSB_CIN_LIMIT_500	0x9#define CHARGERUSB_CIN_LIMIT_NONE	0xF#define VOREGL_4P16			0x21#define VOREGL_4P56			0x35#define CHARGERUSB_CTRLLIMIT2_1500	0x0E#define		LOCK_LIMIT		(1 << 4)#define BUCK_VTH_SHIFT			5#define CC_ACTIVE_MODE_SHIFT	6#define CC_AUTOCLEAR		(1 << 2)#define CC_CAL_EN		(1 << 1)#define CC_PAUSE		(1 << 0)#define REG_TOGGLE1		0x90#define FGDITHS			(1 << 7)#define FGDITHR			(1 << 6)#define FGS			(1 << 5)#define FGR			(1 << 4)#define PWDNSTATUS2		0x94#define GPADC_CTRL_TEMP1_EN	(1 << 0)    #define GPADC_CTRL_TEMP2_EN	(1 << 1)    #define GPADC_CTRL_SCALER_EN	(1 << 2)    #define GPADC_CTRL_SCALER_DIV4	(1 << 3)#define GPADC_CTRL_SCALER_EN_CH11	(1 << 4)    #define GPADC_CTRL_TEMP1_EN_MONITOR	(1 << 5)#define GPADC_CTRL_TEMP2_EN_MONITOR	(1 << 6)#define GPADC_CTRL_ISOURCE_EN		(1 << 7)#define ENABLE_ISOURCE		0x80#define REG_MISC1		0xE4#define VAC_MEAS		0x04#define VBAT_MEAS		0x02#define BB_MEAS			0x01#define REG_USB_VBUS_CTRL_SET	0x04#define VBUS_MEAS		0x01#define REG_USB_ID_CTRL_SET	0x06#define ID_MEAS			0x01#define BBSPOR_CFG             0xE6#define VRTC_EN_SLP_STS         (1 << 6)#define VRTC_EN_OFF_STS         (1 << 5) #define VRTC_PWEN               (1 << 4)#define BB_CHG_EN               (1 << 3)#define BB_SEL_2V4              (0 << 1)#define BB_SEL_2V5              (1 << 1)#define BB_SEL_2V6              (2 << 1)#define BB_SEL_VBAT             (3 << 1)