{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 05 23:40:27 2018 " "Info: Processing started: Fri Jan 05 23:40:27 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off CPU_RAM -c CPU_RAM --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off CPU_RAM -c CPU_RAM --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "Data_out\[0\]\$latch " "Warning: Node \"Data_out\[0\]\$latch\" is a latch" {  } { { "CPU_RAM.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_RAM/CPU_RAM.vhd" 32 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Data_out\[0\]_83 " "Warning: Node \"Data_out\[0\]_83\" is a latch" {  } { { "CPU_RAM.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_RAM/CPU_RAM.vhd" 32 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Data_out\[1\]\$latch " "Warning: Node \"Data_out\[1\]\$latch\" is a latch" {  } { { "CPU_RAM.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_RAM/CPU_RAM.vhd" 32 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Data_out\[1\]_91 " "Warning: Node \"Data_out\[1\]_91\" is a latch" {  } { { "CPU_RAM.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_RAM/CPU_RAM.vhd" 32 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Data_out\[2\]\$latch " "Warning: Node \"Data_out\[2\]\$latch\" is a latch" {  } { { "CPU_RAM.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_RAM/CPU_RAM.vhd" 32 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Data_out\[3\]\$latch " "Warning: Node \"Data_out\[3\]\$latch\" is a latch" {  } { { "CPU_RAM.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_RAM/CPU_RAM.vhd" 32 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Data_out\[4\]\$latch " "Warning: Node \"Data_out\[4\]\$latch\" is a latch" {  } { { "CPU_RAM.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_RAM/CPU_RAM.vhd" 32 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Data_out\[5\]\$latch " "Warning: Node \"Data_out\[5\]\$latch\" is a latch" {  } { { "CPU_RAM.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_RAM/CPU_RAM.vhd" 32 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Data_out\[6\]\$latch " "Warning: Node \"Data_out\[6\]\$latch\" is a latch" {  } { { "CPU_RAM.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_RAM/CPU_RAM.vhd" 32 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Data_out\[7\]\$latch " "Warning: Node \"Data_out\[7\]\$latch\" is a latch" {  } { { "CPU_RAM.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_RAM/CPU_RAM.vhd" 32 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "CPU_RAM.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_RAM/CPU_RAM.vhd" 6 -1 0 } } { "h:/quartus_2/quartus/bin/Assignment Editor.qase" "" { Assignment "h:/quartus_2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "DL " "Info: Assuming node \"DL\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "CPU_RAM.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_RAM/CPU_RAM.vhd" 6 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "clk " "Info: No valid register-to-register data paths exist for clock \"clk\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "Data_out\[2\]\$latch PC_in\[1\] DL 6.247 ns register " "Info: tsu for register \"Data_out\[2\]\$latch\" (data pin = \"PC_in\[1\]\", clock pin = \"DL\") is 6.247 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.885 ns + Longest pin register " "Info: + Longest pin to register delay is 7.885 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.830 ns) 0.830 ns PC_in\[1\] 1 PIN PIN_U21 36 " "Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_U21; Fanout = 36; PIN Node = 'PC_in\[1\]'" {  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC_in[1] } "NODE_NAME" } } { "CPU_RAM.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_RAM/CPU_RAM.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.199 ns) + CELL(0.357 ns) 5.386 ns mem~153 2 COMB LCCOMB_X22_Y5_N12 1 " "Info: 2: + IC(4.199 ns) + CELL(0.357 ns) = 5.386 ns; Loc. = LCCOMB_X22_Y5_N12; Fanout = 1; COMB Node = 'mem~153'" {  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "4.556 ns" { PC_in[1] mem~153 } "NODE_NAME" } } { "CPU_RAM.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_RAM/CPU_RAM.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.984 ns) + CELL(0.378 ns) 6.748 ns mem~156 3 COMB LCCOMB_X25_Y7_N4 1 " "Info: 3: + IC(0.984 ns) + CELL(0.378 ns) = 6.748 ns; Loc. = LCCOMB_X25_Y7_N4; Fanout = 1; COMB Node = 'mem~156'" {  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "1.362 ns" { mem~153 mem~156 } "NODE_NAME" } } { "CPU_RAM.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_RAM/CPU_RAM.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.912 ns) + CELL(0.225 ns) 7.885 ns Data_out\[2\]\$latch 4 REG LCCOMB_X25_Y7_N14 1 " "Info: 4: + IC(0.912 ns) + CELL(0.225 ns) = 7.885 ns; Loc. = LCCOMB_X25_Y7_N14; Fanout = 1; REG Node = 'Data_out\[2\]\$latch'" {  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "1.137 ns" { mem~156 Data_out[2]$latch } "NODE_NAME" } } { "CPU_RAM.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_RAM/CPU_RAM.vhd" 32 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.790 ns ( 22.70 % ) " "Info: Total cell delay = 1.790 ns ( 22.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.095 ns ( 77.30 % ) " "Info: Total interconnect delay = 6.095 ns ( 77.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "7.885 ns" { PC_in[1] mem~153 mem~156 Data_out[2]$latch } "NODE_NAME" } } { "h:/quartus_2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "h:/quartus_2/quartus/bin/Technology_Viewer.qrui" "7.885 ns" { PC_in[1] {} PC_in[1]~combout {} mem~153 {} mem~156 {} Data_out[2]$latch {} } { 0.000ns 0.000ns 4.199ns 0.984ns 0.912ns } { 0.000ns 0.830ns 0.357ns 0.378ns 0.225ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.526 ns + " "Info: + Micro setup delay of destination is 0.526 ns" {  } { { "CPU_RAM.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_RAM/CPU_RAM.vhd" 32 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "DL destination 2.164 ns - Shortest register " "Info: - Shortest clock path from clock \"DL\" to destination register is 2.164 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns DL 1 CLK PIN_M21 3 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_M21; Fanout = 3; CLK Node = 'DL'" {  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DL } "NODE_NAME" } } { "CPU_RAM.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_RAM/CPU_RAM.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.207 ns DL~clkctrl 2 COMB CLKCTRL_G1 8 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.207 ns; Loc. = CLKCTRL_G1; Fanout = 8; COMB Node = 'DL~clkctrl'" {  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { DL DL~clkctrl } "NODE_NAME" } } { "CPU_RAM.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_RAM/CPU_RAM.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.904 ns) + CELL(0.053 ns) 2.164 ns Data_out\[2\]\$latch 3 REG LCCOMB_X25_Y7_N14 1 " "Info: 3: + IC(0.904 ns) + CELL(0.053 ns) = 2.164 ns; Loc. = LCCOMB_X25_Y7_N14; Fanout = 1; REG Node = 'Data_out\[2\]\$latch'" {  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "0.957 ns" { DL~clkctrl Data_out[2]$latch } "NODE_NAME" } } { "CPU_RAM.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_RAM/CPU_RAM.vhd" 32 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.917 ns ( 42.38 % ) " "Info: Total cell delay = 0.917 ns ( 42.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.247 ns ( 57.62 % ) " "Info: Total interconnect delay = 1.247 ns ( 57.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "2.164 ns" { DL DL~clkctrl Data_out[2]$latch } "NODE_NAME" } } { "h:/quartus_2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "h:/quartus_2/quartus/bin/Technology_Viewer.qrui" "2.164 ns" { DL {} DL~combout {} DL~clkctrl {} Data_out[2]$latch {} } { 0.000ns 0.000ns 0.343ns 0.904ns } { 0.000ns 0.864ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "7.885 ns" { PC_in[1] mem~153 mem~156 Data_out[2]$latch } "NODE_NAME" } } { "h:/quartus_2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "h:/quartus_2/quartus/bin/Technology_Viewer.qrui" "7.885 ns" { PC_in[1] {} PC_in[1]~combout {} mem~153 {} mem~156 {} Data_out[2]$latch {} } { 0.000ns 0.000ns 4.199ns 0.984ns 0.912ns } { 0.000ns 0.830ns 0.357ns 0.378ns 0.225ns } "" } } { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "2.164 ns" { DL DL~clkctrl Data_out[2]$latch } "NODE_NAME" } } { "h:/quartus_2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "h:/quartus_2/quartus/bin/Technology_Viewer.qrui" "2.164 ns" { DL {} DL~combout {} DL~clkctrl {} Data_out[2]$latch {} } { 0.000ns 0.000ns 0.343ns 0.904ns } { 0.000ns 0.864ns 0.000ns 0.053ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "DL Data_out\[0\] Data_out\[0\]\$latch 5.942 ns register " "Info: tco from clock \"DL\" to destination pin \"Data_out\[0\]\" through register \"Data_out\[0\]\$latch\" is 5.942 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "DL source 2.162 ns + Longest register " "Info: + Longest clock path from clock \"DL\" to source register is 2.162 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns DL 1 CLK PIN_M21 3 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_M21; Fanout = 3; CLK Node = 'DL'" {  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DL } "NODE_NAME" } } { "CPU_RAM.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_RAM/CPU_RAM.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.207 ns DL~clkctrl 2 COMB CLKCTRL_G1 8 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.207 ns; Loc. = CLKCTRL_G1; Fanout = 8; COMB Node = 'DL~clkctrl'" {  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { DL DL~clkctrl } "NODE_NAME" } } { "CPU_RAM.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_RAM/CPU_RAM.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.902 ns) + CELL(0.053 ns) 2.162 ns Data_out\[0\]\$latch 3 REG LCCOMB_X25_Y7_N26 1 " "Info: 3: + IC(0.902 ns) + CELL(0.053 ns) = 2.162 ns; Loc. = LCCOMB_X25_Y7_N26; Fanout = 1; REG Node = 'Data_out\[0\]\$latch'" {  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "0.955 ns" { DL~clkctrl Data_out[0]$latch } "NODE_NAME" } } { "CPU_RAM.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_RAM/CPU_RAM.vhd" 32 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.917 ns ( 42.41 % ) " "Info: Total cell delay = 0.917 ns ( 42.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.245 ns ( 57.59 % ) " "Info: Total interconnect delay = 1.245 ns ( 57.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "2.162 ns" { DL DL~clkctrl Data_out[0]$latch } "NODE_NAME" } } { "h:/quartus_2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "h:/quartus_2/quartus/bin/Technology_Viewer.qrui" "2.162 ns" { DL {} DL~combout {} DL~clkctrl {} Data_out[0]$latch {} } { 0.000ns 0.000ns 0.343ns 0.902ns } { 0.000ns 0.864ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "CPU_RAM.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_RAM/CPU_RAM.vhd" 32 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.780 ns + Longest register pin " "Info: + Longest register to pin delay is 3.780 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Data_out\[0\]\$latch 1 REG LCCOMB_X25_Y7_N26 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X25_Y7_N26; Fanout = 1; REG Node = 'Data_out\[0\]\$latch'" {  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data_out[0]$latch } "NODE_NAME" } } { "CPU_RAM.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_RAM/CPU_RAM.vhd" 32 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.666 ns) + CELL(2.114 ns) 3.780 ns Data_out\[0\] 2 PIN PIN_P17 0 " "Info: 2: + IC(1.666 ns) + CELL(2.114 ns) = 3.780 ns; Loc. = PIN_P17; Fanout = 0; PIN Node = 'Data_out\[0\]'" {  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "3.780 ns" { Data_out[0]$latch Data_out[0] } "NODE_NAME" } } { "CPU_RAM.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_RAM/CPU_RAM.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.114 ns ( 55.93 % ) " "Info: Total cell delay = 2.114 ns ( 55.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.666 ns ( 44.07 % ) " "Info: Total interconnect delay = 1.666 ns ( 44.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "3.780 ns" { Data_out[0]$latch Data_out[0] } "NODE_NAME" } } { "h:/quartus_2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "h:/quartus_2/quartus/bin/Technology_Viewer.qrui" "3.780 ns" { Data_out[0]$latch {} Data_out[0] {} } { 0.000ns 1.666ns } { 0.000ns 2.114ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "2.162 ns" { DL DL~clkctrl Data_out[0]$latch } "NODE_NAME" } } { "h:/quartus_2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "h:/quartus_2/quartus/bin/Technology_Viewer.qrui" "2.162 ns" { DL {} DL~combout {} DL~clkctrl {} Data_out[0]$latch {} } { 0.000ns 0.000ns 0.343ns 0.902ns } { 0.000ns 0.864ns 0.000ns 0.053ns } "" } } { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "3.780 ns" { Data_out[0]$latch Data_out[0] } "NODE_NAME" } } { "h:/quartus_2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "h:/quartus_2/quartus/bin/Technology_Viewer.qrui" "3.780 ns" { Data_out[0]$latch {} Data_out[0] {} } { 0.000ns 1.666ns } { 0.000ns 2.114ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "mem~29 Data_in\[7\] clk -2.344 ns register " "Info: th for register \"mem~29\" (data pin = \"Data_in\[7\]\", clock pin = \"clk\") is -2.344 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.485 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.485 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "CPU_RAM.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_RAM/CPU_RAM.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 128 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 128; COMB Node = 'clk~clkctrl'" {  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "CPU_RAM.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_RAM/CPU_RAM.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.670 ns) + CELL(0.618 ns) 2.485 ns mem~29 3 REG LCFF_X27_Y5_N1 1 " "Info: 3: + IC(0.670 ns) + CELL(0.618 ns) = 2.485 ns; Loc. = LCFF_X27_Y5_N1; Fanout = 1; REG Node = 'mem~29'" {  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "1.288 ns" { clk~clkctrl mem~29 } "NODE_NAME" } } { "CPU_RAM.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_RAM/CPU_RAM.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.24 % ) " "Info: Total cell delay = 1.472 ns ( 59.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.013 ns ( 40.76 % ) " "Info: Total interconnect delay = 1.013 ns ( 40.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "2.485 ns" { clk clk~clkctrl mem~29 } "NODE_NAME" } } { "h:/quartus_2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "h:/quartus_2/quartus/bin/Technology_Viewer.qrui" "2.485 ns" { clk {} clk~combout {} clk~clkctrl {} mem~29 {} } { 0.000ns 0.000ns 0.343ns 0.670ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "CPU_RAM.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_RAM/CPU_RAM.vhd" 13 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.978 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.978 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.830 ns) 0.830 ns Data_in\[7\] 1 PIN PIN_U2 16 " "Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_U2; Fanout = 16; PIN Node = 'Data_in\[7\]'" {  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data_in[7] } "NODE_NAME" } } { "CPU_RAM.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_RAM/CPU_RAM.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.940 ns) + CELL(0.053 ns) 4.823 ns mem~245 2 COMB LCCOMB_X27_Y5_N0 1 " "Info: 2: + IC(3.940 ns) + CELL(0.053 ns) = 4.823 ns; Loc. = LCCOMB_X27_Y5_N0; Fanout = 1; COMB Node = 'mem~245'" {  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "3.993 ns" { Data_in[7] mem~245 } "NODE_NAME" } } { "CPU_RAM.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_RAM/CPU_RAM.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 4.978 ns mem~29 3 REG LCFF_X27_Y5_N1 1 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 4.978 ns; Loc. = LCFF_X27_Y5_N1; Fanout = 1; REG Node = 'mem~29'" {  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { mem~245 mem~29 } "NODE_NAME" } } { "CPU_RAM.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_RAM/CPU_RAM.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.038 ns ( 20.85 % ) " "Info: Total cell delay = 1.038 ns ( 20.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.940 ns ( 79.15 % ) " "Info: Total interconnect delay = 3.940 ns ( 79.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "4.978 ns" { Data_in[7] mem~245 mem~29 } "NODE_NAME" } } { "h:/quartus_2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "h:/quartus_2/quartus/bin/Technology_Viewer.qrui" "4.978 ns" { Data_in[7] {} Data_in[7]~combout {} mem~245 {} mem~29 {} } { 0.000ns 0.000ns 3.940ns 0.000ns } { 0.000ns 0.830ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "2.485 ns" { clk clk~clkctrl mem~29 } "NODE_NAME" } } { "h:/quartus_2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "h:/quartus_2/quartus/bin/Technology_Viewer.qrui" "2.485 ns" { clk {} clk~combout {} clk~clkctrl {} mem~29 {} } { 0.000ns 0.000ns 0.343ns 0.670ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "4.978 ns" { Data_in[7] mem~245 mem~29 } "NODE_NAME" } } { "h:/quartus_2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "h:/quartus_2/quartus/bin/Technology_Viewer.qrui" "4.978 ns" { Data_in[7] {} Data_in[7]~combout {} mem~245 {} mem~29 {} } { 0.000ns 0.000ns 3.940ns 0.000ns } { 0.000ns 0.830ns 0.053ns 0.155ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 12 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "181 " "Info: Peak virtual memory: 181 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan 05 23:40:27 2018 " "Info: Processing ended: Fri Jan 05 23:40:27 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
