\hypertarget{struct__hw__i2s__tcr3_1_1__hw__i2s__tcr3__bitfields}{}\section{\+\_\+hw\+\_\+i2s\+\_\+tcr3\+:\+:\+\_\+hw\+\_\+i2s\+\_\+tcr3\+\_\+bitfields Struct Reference}
\label{struct__hw__i2s__tcr3_1_1__hw__i2s__tcr3__bitfields}\index{\+\_\+hw\+\_\+i2s\+\_\+tcr3\+::\+\_\+hw\+\_\+i2s\+\_\+tcr3\+\_\+bitfields@{\+\_\+hw\+\_\+i2s\+\_\+tcr3\+::\+\_\+hw\+\_\+i2s\+\_\+tcr3\+\_\+bitfields}}
\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t \hyperlink{struct__hw__i2s__tcr3_1_1__hw__i2s__tcr3__bitfields_ae5cf2f5d872f1eacd020e1d1bef67497}{W\+D\+FL}\+: 5
\item 
uint32\+\_\+t \hyperlink{struct__hw__i2s__tcr3_1_1__hw__i2s__tcr3__bitfields_a5c63d75cc82e50e64d600f4d800f3964}{R\+E\+S\+E\+R\+V\+E\+D0}\+: 11
\item 
uint32\+\_\+t \hyperlink{struct__hw__i2s__tcr3_1_1__hw__i2s__tcr3__bitfields_afd4f58c6c4dd22d66f9bfd40510adb8f}{T\+CE}\+: 2
\item 
uint32\+\_\+t \hyperlink{struct__hw__i2s__tcr3_1_1__hw__i2s__tcr3__bitfields_a788b6d3ff169d27af08570e702c324e7}{R\+E\+S\+E\+R\+V\+E\+D1}\+: 14
\end{DoxyCompactItemize}


\subsection{Member Data Documentation}
\index{\+\_\+hw\+\_\+i2s\+\_\+tcr3\+::\+\_\+hw\+\_\+i2s\+\_\+tcr3\+\_\+bitfields@{\+\_\+hw\+\_\+i2s\+\_\+tcr3\+::\+\_\+hw\+\_\+i2s\+\_\+tcr3\+\_\+bitfields}!R\+E\+S\+E\+R\+V\+E\+D0@{R\+E\+S\+E\+R\+V\+E\+D0}}
\index{R\+E\+S\+E\+R\+V\+E\+D0@{R\+E\+S\+E\+R\+V\+E\+D0}!\+\_\+hw\+\_\+i2s\+\_\+tcr3\+::\+\_\+hw\+\_\+i2s\+\_\+tcr3\+\_\+bitfields@{\+\_\+hw\+\_\+i2s\+\_\+tcr3\+::\+\_\+hw\+\_\+i2s\+\_\+tcr3\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D0}{RESERVED0}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+i2s\+\_\+tcr3\+::\+\_\+hw\+\_\+i2s\+\_\+tcr3\+\_\+bitfields\+::\+R\+E\+S\+E\+R\+V\+E\+D0}\hypertarget{struct__hw__i2s__tcr3_1_1__hw__i2s__tcr3__bitfields_a5c63d75cc82e50e64d600f4d800f3964}{}\label{struct__hw__i2s__tcr3_1_1__hw__i2s__tcr3__bitfields_a5c63d75cc82e50e64d600f4d800f3964}
\mbox{[}15\+:5\mbox{]} \index{\+\_\+hw\+\_\+i2s\+\_\+tcr3\+::\+\_\+hw\+\_\+i2s\+\_\+tcr3\+\_\+bitfields@{\+\_\+hw\+\_\+i2s\+\_\+tcr3\+::\+\_\+hw\+\_\+i2s\+\_\+tcr3\+\_\+bitfields}!R\+E\+S\+E\+R\+V\+E\+D1@{R\+E\+S\+E\+R\+V\+E\+D1}}
\index{R\+E\+S\+E\+R\+V\+E\+D1@{R\+E\+S\+E\+R\+V\+E\+D1}!\+\_\+hw\+\_\+i2s\+\_\+tcr3\+::\+\_\+hw\+\_\+i2s\+\_\+tcr3\+\_\+bitfields@{\+\_\+hw\+\_\+i2s\+\_\+tcr3\+::\+\_\+hw\+\_\+i2s\+\_\+tcr3\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D1}{RESERVED1}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+i2s\+\_\+tcr3\+::\+\_\+hw\+\_\+i2s\+\_\+tcr3\+\_\+bitfields\+::\+R\+E\+S\+E\+R\+V\+E\+D1}\hypertarget{struct__hw__i2s__tcr3_1_1__hw__i2s__tcr3__bitfields_a788b6d3ff169d27af08570e702c324e7}{}\label{struct__hw__i2s__tcr3_1_1__hw__i2s__tcr3__bitfields_a788b6d3ff169d27af08570e702c324e7}
\mbox{[}31\+:18\mbox{]} \index{\+\_\+hw\+\_\+i2s\+\_\+tcr3\+::\+\_\+hw\+\_\+i2s\+\_\+tcr3\+\_\+bitfields@{\+\_\+hw\+\_\+i2s\+\_\+tcr3\+::\+\_\+hw\+\_\+i2s\+\_\+tcr3\+\_\+bitfields}!T\+CE@{T\+CE}}
\index{T\+CE@{T\+CE}!\+\_\+hw\+\_\+i2s\+\_\+tcr3\+::\+\_\+hw\+\_\+i2s\+\_\+tcr3\+\_\+bitfields@{\+\_\+hw\+\_\+i2s\+\_\+tcr3\+::\+\_\+hw\+\_\+i2s\+\_\+tcr3\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{T\+CE}{TCE}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+i2s\+\_\+tcr3\+::\+\_\+hw\+\_\+i2s\+\_\+tcr3\+\_\+bitfields\+::\+T\+CE}\hypertarget{struct__hw__i2s__tcr3_1_1__hw__i2s__tcr3__bitfields_afd4f58c6c4dd22d66f9bfd40510adb8f}{}\label{struct__hw__i2s__tcr3_1_1__hw__i2s__tcr3__bitfields_afd4f58c6c4dd22d66f9bfd40510adb8f}
\mbox{[}17\+:16\mbox{]} Transmit Channel Enable \index{\+\_\+hw\+\_\+i2s\+\_\+tcr3\+::\+\_\+hw\+\_\+i2s\+\_\+tcr3\+\_\+bitfields@{\+\_\+hw\+\_\+i2s\+\_\+tcr3\+::\+\_\+hw\+\_\+i2s\+\_\+tcr3\+\_\+bitfields}!W\+D\+FL@{W\+D\+FL}}
\index{W\+D\+FL@{W\+D\+FL}!\+\_\+hw\+\_\+i2s\+\_\+tcr3\+::\+\_\+hw\+\_\+i2s\+\_\+tcr3\+\_\+bitfields@{\+\_\+hw\+\_\+i2s\+\_\+tcr3\+::\+\_\+hw\+\_\+i2s\+\_\+tcr3\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{W\+D\+FL}{WDFL}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+i2s\+\_\+tcr3\+::\+\_\+hw\+\_\+i2s\+\_\+tcr3\+\_\+bitfields\+::\+W\+D\+FL}\hypertarget{struct__hw__i2s__tcr3_1_1__hw__i2s__tcr3__bitfields_ae5cf2f5d872f1eacd020e1d1bef67497}{}\label{struct__hw__i2s__tcr3_1_1__hw__i2s__tcr3__bitfields_ae5cf2f5d872f1eacd020e1d1bef67497}
\mbox{[}4\+:0\mbox{]} Word Flag Configuration 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/proj/piranha/code/piranha-\/ptc/src/receiver/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+K64\+F/\+T\+A\+R\+G\+E\+T\+\_\+\+Freescale/\+T\+A\+R\+G\+E\+T\+\_\+\+K\+P\+S\+D\+K\+\_\+\+M\+C\+U\+S/\+T\+A\+R\+G\+E\+T\+\_\+\+M\+C\+U\+\_\+\+K64\+F/device/device/\+M\+K64\+F12/M\+K64\+F12\+\_\+i2s.\+h\end{DoxyCompactItemize}
