-- Catapult Ultra Synthesis: Report                                              
-- ------------------------- ---------------------------------------------------
-- Version:                  2023.1_2/1049935 Production Release                 
-- Build Date:               Sat Jun 10 10:53:51 PDT 2023                        
                                                                                 
-- Generated by:             ajh9498@hansolo.poly.edu                            
-- Generated date:           Wed Apr 23 22:42:17 EDT 2025                        

Solution Settings: fir.v1
  Current state: schedule
  Project: Catapult_16_float

Design Input Files Specified
  $PROJECT_HOME/src/fir.cpp
    $PROJECT_HOME/src/fir.h
      $PROJECT_HOME/src/types.h
        $MGC_HOME/shared/include/ac_int.h
        $MGC_HOME/shared/include/ac_float.h
          $MGC_HOME/shared/include/ac_fixed.h
        $MGC_HOME/shared/include/ac_complex.h
      $MGC_HOME/shared/include/ac_channel.h
      $MGC_HOME/shared/include/mc_scverify.h
  $PROJECT_HOME/src/fir.h
  $PROJECT_HOME/src/types.h
  $PROJECT_HOME/src/main.cpp

Processes/Blocks in Design
  Process       Real Operation(s) count Latency Throughput Reset Length II Comments 
  ------------- ----------------------- ------- ---------- ------------ -- --------
  /fir/core                        1263      66         67            0  0          
  Design Total:                    1263      66         67            0  0          
  
Clock Information
  Clock Signal Edge   Period Sharing Alloc (%) Uncertainty Used by Processes/Blocks 
  ------------ ------ ------ ----------------- ----------- ------------------------
  clk          rising  1.000             20.00    0.000000 /fir/core                
  
I/O Data Ranges
  Port               Mode DeclType DeclWidth DeclRange ActType ActWidth ActRange 
  ------------------ ---- -------- --------- --------- ------- -------- --------
  clk                IN   Unsigned         1                                     
  rst                IN   Unsigned         1                                     
  input.m:rsc.dat    IN   Unsigned        11                                     
  input.e:rsc.dat    IN   Unsigned         5                                     
  taps.m:rsc.dat     IN   Unsigned       176                                     
  taps.e:rsc.dat     IN   Unsigned        80                                     
  input.m.triosy.lz  OUT  Unsigned         1                                     
  input.e.triosy.lz  OUT  Unsigned         1                                     
  taps.m.triosy.lz   OUT  Unsigned         1                                     
  taps.e.triosy.lz   OUT  Unsigned         1                                     
  return.m:rsc.dat   OUT  Unsigned        11                                     
  return.m.triosy.lz OUT  Unsigned         1                                     
  return.e:rsc.dat   OUT  Unsigned         5                                     
  return.e.triosy.lz OUT  Unsigned         1                                     
  
Memory Resources
  Resource Name: /fir/input.m:rsc
    Memory Component: ccs_in                       Size:         1 x 11
    External:         true                         Packing Mode: sidebyside
    Memory Map:
    Variable     Indices Phys Memory Address     
    ------------ ------- -----------------------
    /fir/input.m    0:10 00000000-00000000 (0-0) 
    
  Resource Name: /fir/input.e:rsc
    Memory Component: ccs_in                       Size:         1 x 5
    External:         true                         Packing Mode: sidebyside
    Memory Map:
    Variable     Indices Phys Memory Address     
    ------------ ------- -----------------------
    /fir/input.e     0:4 00000000-00000000 (0-0) 
    
  Resource Name: /fir/taps.m:rsc
    Memory Component: ccs_in                       Size:         1 x 176
    External:         true                         Packing Mode: sidebyside
    Memory Map:
    Variable    Indices Phys Memory Address     
    ----------- ------- -----------------------
    /fir/taps.m   0:175 00000000-00000000 (0-0) 
    
  Resource Name: /fir/taps.e:rsc
    Memory Component: ccs_in                       Size:         1 x 80
    External:         true                         Packing Mode: sidebyside
    Memory Map:
    Variable    Indices Phys Memory Address     
    ----------- ------- -----------------------
    /fir/taps.e    0:79 00000000-00000000 (0-0) 
    
  Resource Name: /fir/return.m:rsc
    Memory Component: ccs_out                      Size:         1 x 11
    External:         true                         Packing Mode: sidebyside
    Memory Map:
    Variable      Indices Phys Memory Address     
    ------------- ------- -----------------------
    /fir/return.m    0:10 00000000-00000000 (0-0) 
    
  Resource Name: /fir/return.e:rsc
    Memory Component: ccs_out                      Size:         1 x 5
    External:         true                         Packing Mode: sidebyside
    Memory Map:
    Variable      Indices Phys Memory Address     
    ------------- ------- -----------------------
    /fir/return.e     0:4 00000000-00000000 (0-0) 
    
C++ to Interface Mappings
  C++ Field      Interface Range       Range Expression                   Expression Limits 
  -------------- --------------------- ---------------------------------- -----------------
  /fir/taps[M].m taps_m_rsc_dat[175:0] taps_m_rsc_dat[(M)*11+11-1:(M)*11] M<16              
  /fir/taps[M].e taps_e_rsc_dat[79:0]  taps_e_rsc_dat[(M)*5+5-1:(M)*5]    M<16              
  
Multi-Cycle (Combinational) Component Usage
  Instance Component Name Cycles 
  -------- -------------- ------
  
Loops
  Process   Loop             Iterations C-Steps Total Cycles  Duration  Unroll Init Comments 
  --------- ---------------- ---------- ------- ------------- --------- ------ ---- --------
  /fir/core core:rlp           Infinite       0           67  67.00 ns                       
  /fir/core  main              Infinite      67           67  67.00 ns                       
  
Loop Execution Profile
  Process   Loop             Total Cycles % of Overall Design Cycles Throughput Cycles Comments 
  --------- ---------------- ------------ -------------------------- ----------------- --------
  /fir/core core:rlp                   0                        0.00               67           
  /fir/core  main                     67                      100.00               67           
  
End of Report
