$date
	Mon Oct  9 15:48:15 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module tb_DEC2T4E $end
$var wire 1 ! Y3 $end
$var wire 1 " Y2 $end
$var wire 1 # Y1 $end
$var wire 1 $ Y0 $end
$var reg 1 % En $end
$var reg 1 & I0 $end
$var reg 1 ' I1 $end
$var integer 32 ( j [31:0] $end
$scope module data $end
$var wire 1 % En $end
$var wire 1 & I0 $end
$var wire 1 ) I0_n $end
$var wire 1 ' I1 $end
$var wire 1 * I1_n $end
$var wire 1 $ Y0 $end
$var wire 1 # Y1 $end
$var wire 1 " Y2 $end
$var wire 1 ! Y3 $end
$var wire 1 + YY0 $end
$var wire 1 , YY1 $end
$var wire 1 - YY2 $end
$var wire 1 . YY3 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0.
1-
0,
0+
1*
0)
b1 (
0'
1&
0%
0$
0#
0"
0!
$end
#100
1#
1,
0*
0-
1)
b10 (
1%
1'
0&
#200
1!
1.
0#
0)
0,
b11 (
1&
#300
0!
0.
1$
0#
1*
1)
1+
0,
b100 (
0'
0&
#400
1!
1.
0$
0*
0)
0+
b101 (
1'
1&
#500
0.
0!
1)
1,
b110 (
0%
0&
#600
1"
1*
1-
0)
0,
b111 (
1%
0'
1&
#700
1#
1,
0"
0*
0-
1)
b1000 (
1'
0&
#800
1!
1.
0#
0)
0,
b1001 (
1&
#900
0!
0.
1$
0#
1*
1)
1+
0,
b1010 (
0'
0&
#1000
1.
0$
0*
0)
0+
b1011 (
0%
1'
1&
#1100
0.
1#
0!
1)
1,
b1100 (
1%
0&
#1200
1"
0#
1*
1-
0)
0,
b1101 (
0'
1&
#1300
1#
1,
0"
0*
0-
1)
b1110 (
1'
0&
#1400
1!
1.
0#
0)
0,
b1111 (
1&
#1500
0.
0!
1*
1)
1+
0,
b10000 (
0%
0'
0&
#1600
1!
1.
0*
0)
0+
b10001 (
1%
1'
1&
#1700
0!
0.
1#
1)
1,
b10010 (
0&
#1800
1"
0#
1*
1-
0)
0,
b10011 (
0'
1&
#1900
1#
1,
0"
0*
0-
1)
b10100 (
1'
0&
#2000
1.
0#
0)
0,
b10101 (
0%
1&
#2100
0.
1$
0#
0!
1*
1)
1+
0,
b10110 (
1%
0'
0&
#2200
1!
1.
0$
0*
0)
0+
b10111 (
1'
1&
#2300
0!
0.
1#
1)
1,
b11000 (
0&
#2400
1"
0#
1*
1-
0)
0,
b11001 (
0'
1&
#2500
1,
0"
0*
0-
1)
b11010 (
0%
1'
0&
#2600
1!
1.
0)
0,
b11011 (
1%
1&
#2700
0!
0.
1$
0#
1*
1)
1+
0,
b11100 (
0'
0&
#2800
1!
1.
0$
0*
0)
0+
b11101 (
1'
1&
#2900
0!
0.
1#
1)
1,
b11110 (
0&
#3000
0#
1*
1-
0)
0,
b11111 (
0%
0'
1&
#3100
1#
1,
0*
0-
1)
b100000 (
1%
1'
0&
#10000
