

================================================================
== Vivado HLS Report for 'dut_max_pool'
================================================================
* Date:           Sat Oct 29 00:24:38 2022

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        bnn.prj
* Solution:       solution3
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.22|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  2148|  9604|  2148|  9604|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------+------+------+-----------+-----------+-----------+---------+----------+
        |                      |   Latency   | Iteration |  Initiation Interval  |   Trip  |          |
        |       Loop Name      |  min |  max |  Latency  |  achieved |   target  |  Count  | Pipelined|
        +----------------------+------+------+-----------+-----------+-----------+---------+----------+
        |- LOOP_MAX_POOL_1     |  1824|  9280| 114 ~ 290 |          -|          -| 16 ~ 32 |    no    |
        | + LOOP_MAX_POOL_2    |   112|   288|  28 ~ 36  |          -|          -|  4 ~ 8  |    no    |
        |  ++ LOOP_MAX_POOL_3  |    25|    33|         20|          2|          1|  4 ~ 8  |    yes   |
        +----------------------+------+------+-----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      5|       -|      -|
|Expression       |        -|      4|       0|    133|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|    1900|   1908|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|  18116|
|Register         |        -|      -|     595|     63|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      9|    2495|  20220|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      4|       2|     38|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +------------------------------+--------------------------+---------+-------+-----+-----+
    |           Instance           |          Module          | BRAM_18K| DSP48E|  FF | LUT |
    +------------------------------+--------------------------+---------+-------+-----+-----+
    |dut_mux_8to1_sel32_1_1_U89    |dut_mux_8to1_sel32_1_1    |        0|      0|    0|    2|
    |dut_mux_8to1_sel32_1_1_U90    |dut_mux_8to1_sel32_1_1    |        0|      0|    0|    2|
    |dut_mux_8to1_sel32_1_1_U91    |dut_mux_8to1_sel32_1_1    |        0|      0|    0|    2|
    |dut_mux_8to1_sel32_1_1_U92    |dut_mux_8to1_sel32_1_1    |        0|      0|    0|    2|
    |dut_urem_11ns_11ns_11_15_U86  |dut_urem_11ns_11ns_11_15  |        0|      0|  236|  236|
    |dut_urem_13ns_11ns_13_17_U84  |dut_urem_13ns_11ns_13_17  |        0|      0|  416|  416|
    |dut_urem_13ns_11ns_13_17_U85  |dut_urem_13ns_11ns_13_17  |        0|      0|  416|  416|
    |dut_urem_13ns_11ns_13_17_U87  |dut_urem_13ns_11ns_13_17  |        0|      0|  416|  416|
    |dut_urem_13ns_11ns_13_17_U88  |dut_urem_13ns_11ns_13_17  |        0|      0|  416|  416|
    +------------------------------+--------------------------+---------+-------+-----+-----+
    |Total                         |                          |        0|      0| 1900| 1908|
    +------------------------------+--------------------------+---------+-------+-----+-----+

    * DSP48: 
    +--------------------------------+----------------------------+-----------+
    |            Instance            |           Module           | Expression|
    +--------------------------------+----------------------------+-----------+
    |dut_mul_mul_13ns_11ns_24_1_U94  |dut_mul_mul_13ns_11ns_24_1  |  i0 * i1  |
    |dut_mul_mul_15ns_13ns_28_1_U93  |dut_mul_mul_15ns_13ns_28_1  |  i0 * i1  |
    |dut_mul_mul_15ns_13ns_28_1_U95  |dut_mul_mul_15ns_13ns_28_1  |  i0 * i1  |
    |dut_mul_mul_15ns_13ns_28_1_U96  |dut_mul_mul_15ns_13ns_28_1  |  i0 * i1  |
    |dut_mul_mul_15ns_13ns_28_1_U97  |dut_mul_mul_15ns_13ns_28_1  |  i0 * i1  |
    +--------------------------------+----------------------------+-----------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |tmp4_fu_48657_p2         |     *    |      1|  0|   0|           8|           4|
    |tmp6_0_1_fu_48710_p2     |     *    |      1|  0|   0|           9|           6|
    |tmp6_fu_48682_p2         |     *    |      1|  0|   0|           9|           6|
    |tmp_s_fu_48593_p2        |     *    |      1|  0|   4|           4|           6|
    |grp_fu_48695_p0          |     +    |      0|  0|  13|          13|          13|
    |grp_fu_48719_p0          |     +    |      0|  0|  13|          13|          13|
    |grp_fu_48725_p0          |     +    |      0|  0|  11|          11|          11|
    |grp_fu_48735_p0          |     +    |      0|  0|  13|          13|          13|
    |grp_fu_48745_p0          |     +    |      0|  0|  13|          13|          13|
    |m_2_fu_48583_p2          |     +    |      0|  0|   6|           6|           1|
    |next_mul_fu_48569_p2     |     +    |      0|  0|   9|           9|           9|
    |tmp5_0_1_fu_48701_p2     |     +    |      0|  0|   9|           1|           9|
    |tmp5_fu_48672_p2         |     +    |      0|  0|   9|           9|           9|
    |tmp_fu_48648_p2          |     +    |      0|  0|   8|           8|           8|
    |x_2_fu_48603_p2          |     +    |      0|  0|   4|           4|           1|
    |y_2_fu_48638_p2          |     +    |      0|  0|   4|           4|           1|
    |exitcond2_fu_48633_p2    |   icmp   |      0|  0|   2|           4|           4|
    |exitcond_fu_48598_p2     |   icmp   |      0|  0|   2|           4|           4|
    |tmp_9_fu_48578_p2        |   icmp   |      0|  0|   3|           7|           7|
    |p_max_1_1_1_fu_48988_p2  |    or    |      0|  0|   1|           1|           1|
    |tmp2_fu_48978_p2         |    or    |      0|  0|   1|           1|           1|
    |tmp3_fu_48982_p2         |    or    |      0|  0|   1|           1|           1|
    |tmp_17_1_s_fu_48623_p2   |    or    |      0|  0|   7|           4|           1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      4|  0| 133|         156|         142|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------+------+-----------+-----+-----------+
    |          Name         |  LUT | Input Size| Bits| Total Bits|
    +-----------------------+------+-----------+-----+-----------+
    |ap_NS_fsm              |   963|        330|    1|        330|
    |ap_reg_ppiten_pp0_it9  |     1|          2|    1|          2|
    |input_0_address0       |    10|          3|   10|         30|
    |input_0_address1       |    10|          3|   10|         30|
    |input_1_address0       |    10|          3|   10|         30|
    |input_1_address1       |    10|          3|   10|         30|
    |input_2_address0       |    10|          3|   10|         30|
    |input_2_address1       |    10|          3|   10|         30|
    |input_3_address0       |    10|          3|   10|         30|
    |input_3_address1       |    10|          3|   10|         30|
    |input_4_address0       |    10|          3|   10|         30|
    |input_4_address1       |    10|          3|   10|         30|
    |input_5_address0       |    10|          3|   10|         30|
    |input_5_address1       |    10|          3|   10|         30|
    |input_6_address0       |    10|          3|   10|         30|
    |input_6_address1       |    10|          3|   10|         30|
    |input_7_address0       |    10|          3|   10|         30|
    |input_7_address1       |    10|          3|   10|         30|
    |m_reg_48498            |     6|          2|    6|         12|
    |output_0_address0      |  1060|        326|   10|       3260|
    |output_0_address1      |  1060|        325|   10|       3250|
    |output_0_d0            |     1|          3|    1|          3|
    |output_1_address0      |  1060|        326|   10|       3260|
    |output_1_address1      |  1060|        325|   10|       3250|
    |output_1_d0            |     1|          3|    1|          3|
    |output_2_address0      |  1060|        326|   10|       3260|
    |output_2_address1      |  1060|        325|   10|       3250|
    |output_2_d0            |     1|          3|    1|          3|
    |output_3_address0      |  1060|        326|   10|       3260|
    |output_3_address1      |  1060|        325|   10|       3250|
    |output_3_d0            |     1|          3|    1|          3|
    |output_4_address0      |  1060|        325|   10|       3250|
    |output_4_address1      |  1060|        325|   10|       3250|
    |output_5_address0      |  1060|        325|   10|       3250|
    |output_5_address1      |  1060|        325|   10|       3250|
    |output_6_address0      |  1060|        325|   10|       3250|
    |output_6_address1      |  1060|        325|   10|       3250|
    |output_7_address0      |  1060|        326|   10|       3260|
    |output_7_address1      |  1060|        325|   10|       3250|
    |output_7_d0            |     1|          3|    1|          3|
    |phi_mul_reg_48509      |     9|          2|    9|         18|
    |x_reg_48521            |     4|          2|    4|          8|
    |y_phi_fu_48536_p4      |     4|          2|    4|          8|
    |y_reg_48532            |     4|          2|    4|          8|
    +-----------------------+------+-----------+-----+-----------+
    |Total                  | 18116|       5610|  354|      52931|
    +-----------------------+------+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------+-----+----+-----+-----------+
    |                    Name                    |  FF | LUT| Bits| Const Bits|
    +--------------------------------------------+-----+----+-----+-----------+
    |I_cast2_reg_49063                           |    6|   0|    9|          3|
    |I_cast9_reg_49068                           |    6|   0|   13|          7|
    |O_cast8_cast1_reg_49053                     |    4|   0|   11|          7|
    |O_cast8_cast_reg_49058                      |    4|   0|    8|          4|
    |O_reg_49047                                 |    4|   0|    4|          0|
    |ap_CS_fsm                                   |  329|   0|  329|          0|
    |ap_reg_ppiten_pp0_it0                       |    1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it1                       |    1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it2                       |    1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it3                       |    1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it4                       |    1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it5                       |    1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it6                       |    1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it7                       |    1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it8                       |    1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it9                       |    1|   0|    1|          0|
    |ap_reg_ppstg_newIndex4_reg_49179_pp0_iter8  |   11|   0|   11|          0|
    |arrayNo6_reg_49379                          |   11|   0|   11|          0|
    |exitcond2_reg_49118                         |    1|   0|    1|          0|
    |i_index_0_1_reg_49167                       |   13|   0|   13|          0|
    |i_index_1_1_reg_49173                       |   13|   0|   13|          0|
    |i_index_1_reg_49161                         |   13|   0|   13|          0|
    |i_index_reg_49149                           |   13|   0|   13|          0|
    |m_2_reg_49082                               |    6|   0|    6|          0|
    |m_reg_48498                                 |    6|   0|    6|          0|
    |newIndex4_reg_49179                         |   11|   0|   11|          0|
    |next_mul_reg_49074                          |    9|   0|    9|          0|
    |o_index_reg_49143                           |   11|   0|   11|          0|
    |phi_mul_reg_48509                           |    9|   0|    9|          0|
    |tmp4_reg_49127                              |   11|   0|   11|          0|
    |tmp5_reg_49132                              |    9|   0|    9|          0|
    |tmp6_0_1_reg_49155                          |   13|   0|   13|          0|
    |tmp6_reg_49137                              |   13|   0|   13|          0|
    |tmp_15_reg_49184                            |    5|   0|    5|          0|
    |tmp_16_reg_49284                            |    5|   0|    5|          0|
    |tmp_17_1_cast_reg_49112                     |    3|   0|   13|         10|
    |tmp_17_reg_49229                            |    5|   0|    5|          0|
    |tmp_18_reg_49334                            |    5|   0|    5|          0|
    |tmp_19_reg_49274                            |    3|   0|    3|          0|
    |tmp_2_reg_49329                             |    1|   0|    1|          0|
    |tmp_3_cast_reg_49106                        |    3|   0|   13|         10|
    |tmp_8_reg_49279                             |    1|   0|    1|          0|
    |tmp_s_reg_49087                             |    8|   0|    8|          0|
    |x_2_reg_49096                               |    4|   0|    4|          0|
    |x_cast5_reg_49101                           |    4|   0|   11|          7|
    |x_reg_48521                                 |    4|   0|    4|          0|
    |y_2_reg_49122                               |    4|   0|    4|          0|
    |y_reg_48532                                 |    4|   0|    4|          0|
    |i_index_0_1_reg_49167                       |    0|  13|   13|          0|
    |i_index_1_1_reg_49173                       |    0|  13|   13|          0|
    |i_index_1_reg_49161                         |    0|  13|   13|          0|
    |i_index_reg_49149                           |    0|  13|   13|          0|
    |o_index_reg_49143                           |    0|  11|   11|          0|
    +--------------------------------------------+-----+----+-----+-----------+
    |Total                                       |  595|  63|  706|         48|
    +--------------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | dut_max_pool | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | dut_max_pool | return value |
|ap_start           |  in |    1| ap_ctrl_hs | dut_max_pool | return value |
|ap_done            | out |    1| ap_ctrl_hs | dut_max_pool | return value |
|ap_idle            | out |    1| ap_ctrl_hs | dut_max_pool | return value |
|ap_ready           | out |    1| ap_ctrl_hs | dut_max_pool | return value |
|input_0_address0   | out |   10|  ap_memory |    input_0   |     array    |
|input_0_ce0        | out |    1|  ap_memory |    input_0   |     array    |
|input_0_q0         |  in |    1|  ap_memory |    input_0   |     array    |
|input_0_address1   | out |   10|  ap_memory |    input_0   |     array    |
|input_0_ce1        | out |    1|  ap_memory |    input_0   |     array    |
|input_0_q1         |  in |    1|  ap_memory |    input_0   |     array    |
|input_1_address0   | out |   10|  ap_memory |    input_1   |     array    |
|input_1_ce0        | out |    1|  ap_memory |    input_1   |     array    |
|input_1_q0         |  in |    1|  ap_memory |    input_1   |     array    |
|input_1_address1   | out |   10|  ap_memory |    input_1   |     array    |
|input_1_ce1        | out |    1|  ap_memory |    input_1   |     array    |
|input_1_q1         |  in |    1|  ap_memory |    input_1   |     array    |
|input_2_address0   | out |   10|  ap_memory |    input_2   |     array    |
|input_2_ce0        | out |    1|  ap_memory |    input_2   |     array    |
|input_2_q0         |  in |    1|  ap_memory |    input_2   |     array    |
|input_2_address1   | out |   10|  ap_memory |    input_2   |     array    |
|input_2_ce1        | out |    1|  ap_memory |    input_2   |     array    |
|input_2_q1         |  in |    1|  ap_memory |    input_2   |     array    |
|input_3_address0   | out |   10|  ap_memory |    input_3   |     array    |
|input_3_ce0        | out |    1|  ap_memory |    input_3   |     array    |
|input_3_q0         |  in |    1|  ap_memory |    input_3   |     array    |
|input_3_address1   | out |   10|  ap_memory |    input_3   |     array    |
|input_3_ce1        | out |    1|  ap_memory |    input_3   |     array    |
|input_3_q1         |  in |    1|  ap_memory |    input_3   |     array    |
|input_4_address0   | out |   10|  ap_memory |    input_4   |     array    |
|input_4_ce0        | out |    1|  ap_memory |    input_4   |     array    |
|input_4_q0         |  in |    1|  ap_memory |    input_4   |     array    |
|input_4_address1   | out |   10|  ap_memory |    input_4   |     array    |
|input_4_ce1        | out |    1|  ap_memory |    input_4   |     array    |
|input_4_q1         |  in |    1|  ap_memory |    input_4   |     array    |
|input_5_address0   | out |   10|  ap_memory |    input_5   |     array    |
|input_5_ce0        | out |    1|  ap_memory |    input_5   |     array    |
|input_5_q0         |  in |    1|  ap_memory |    input_5   |     array    |
|input_5_address1   | out |   10|  ap_memory |    input_5   |     array    |
|input_5_ce1        | out |    1|  ap_memory |    input_5   |     array    |
|input_5_q1         |  in |    1|  ap_memory |    input_5   |     array    |
|input_6_address0   | out |   10|  ap_memory |    input_6   |     array    |
|input_6_ce0        | out |    1|  ap_memory |    input_6   |     array    |
|input_6_q0         |  in |    1|  ap_memory |    input_6   |     array    |
|input_6_address1   | out |   10|  ap_memory |    input_6   |     array    |
|input_6_ce1        | out |    1|  ap_memory |    input_6   |     array    |
|input_6_q1         |  in |    1|  ap_memory |    input_6   |     array    |
|input_7_address0   | out |   10|  ap_memory |    input_7   |     array    |
|input_7_ce0        | out |    1|  ap_memory |    input_7   |     array    |
|input_7_q0         |  in |    1|  ap_memory |    input_7   |     array    |
|input_7_address1   | out |   10|  ap_memory |    input_7   |     array    |
|input_7_ce1        | out |    1|  ap_memory |    input_7   |     array    |
|input_7_q1         |  in |    1|  ap_memory |    input_7   |     array    |
|output_0_address0  | out |   10|  ap_memory |   output_0   |     array    |
|output_0_ce0       | out |    1|  ap_memory |   output_0   |     array    |
|output_0_we0       | out |    1|  ap_memory |   output_0   |     array    |
|output_0_d0        | out |    1|  ap_memory |   output_0   |     array    |
|output_0_address1  | out |   10|  ap_memory |   output_0   |     array    |
|output_0_ce1       | out |    1|  ap_memory |   output_0   |     array    |
|output_0_we1       | out |    1|  ap_memory |   output_0   |     array    |
|output_0_d1        | out |    1|  ap_memory |   output_0   |     array    |
|output_1_address0  | out |   10|  ap_memory |   output_1   |     array    |
|output_1_ce0       | out |    1|  ap_memory |   output_1   |     array    |
|output_1_we0       | out |    1|  ap_memory |   output_1   |     array    |
|output_1_d0        | out |    1|  ap_memory |   output_1   |     array    |
|output_1_address1  | out |   10|  ap_memory |   output_1   |     array    |
|output_1_ce1       | out |    1|  ap_memory |   output_1   |     array    |
|output_1_we1       | out |    1|  ap_memory |   output_1   |     array    |
|output_1_d1        | out |    1|  ap_memory |   output_1   |     array    |
|output_2_address0  | out |   10|  ap_memory |   output_2   |     array    |
|output_2_ce0       | out |    1|  ap_memory |   output_2   |     array    |
|output_2_we0       | out |    1|  ap_memory |   output_2   |     array    |
|output_2_d0        | out |    1|  ap_memory |   output_2   |     array    |
|output_2_address1  | out |   10|  ap_memory |   output_2   |     array    |
|output_2_ce1       | out |    1|  ap_memory |   output_2   |     array    |
|output_2_we1       | out |    1|  ap_memory |   output_2   |     array    |
|output_2_d1        | out |    1|  ap_memory |   output_2   |     array    |
|output_3_address0  | out |   10|  ap_memory |   output_3   |     array    |
|output_3_ce0       | out |    1|  ap_memory |   output_3   |     array    |
|output_3_we0       | out |    1|  ap_memory |   output_3   |     array    |
|output_3_d0        | out |    1|  ap_memory |   output_3   |     array    |
|output_3_address1  | out |   10|  ap_memory |   output_3   |     array    |
|output_3_ce1       | out |    1|  ap_memory |   output_3   |     array    |
|output_3_we1       | out |    1|  ap_memory |   output_3   |     array    |
|output_3_d1        | out |    1|  ap_memory |   output_3   |     array    |
|output_4_address0  | out |   10|  ap_memory |   output_4   |     array    |
|output_4_ce0       | out |    1|  ap_memory |   output_4   |     array    |
|output_4_we0       | out |    1|  ap_memory |   output_4   |     array    |
|output_4_d0        | out |    1|  ap_memory |   output_4   |     array    |
|output_4_address1  | out |   10|  ap_memory |   output_4   |     array    |
|output_4_ce1       | out |    1|  ap_memory |   output_4   |     array    |
|output_4_we1       | out |    1|  ap_memory |   output_4   |     array    |
|output_4_d1        | out |    1|  ap_memory |   output_4   |     array    |
|output_5_address0  | out |   10|  ap_memory |   output_5   |     array    |
|output_5_ce0       | out |    1|  ap_memory |   output_5   |     array    |
|output_5_we0       | out |    1|  ap_memory |   output_5   |     array    |
|output_5_d0        | out |    1|  ap_memory |   output_5   |     array    |
|output_5_address1  | out |   10|  ap_memory |   output_5   |     array    |
|output_5_ce1       | out |    1|  ap_memory |   output_5   |     array    |
|output_5_we1       | out |    1|  ap_memory |   output_5   |     array    |
|output_5_d1        | out |    1|  ap_memory |   output_5   |     array    |
|output_6_address0  | out |   10|  ap_memory |   output_6   |     array    |
|output_6_ce0       | out |    1|  ap_memory |   output_6   |     array    |
|output_6_we0       | out |    1|  ap_memory |   output_6   |     array    |
|output_6_d0        | out |    1|  ap_memory |   output_6   |     array    |
|output_6_address1  | out |   10|  ap_memory |   output_6   |     array    |
|output_6_ce1       | out |    1|  ap_memory |   output_6   |     array    |
|output_6_we1       | out |    1|  ap_memory |   output_6   |     array    |
|output_6_d1        | out |    1|  ap_memory |   output_6   |     array    |
|output_7_address0  | out |   10|  ap_memory |   output_7   |     array    |
|output_7_ce0       | out |    1|  ap_memory |   output_7   |     array    |
|output_7_we0       | out |    1|  ap_memory |   output_7   |     array    |
|output_7_d0        | out |    1|  ap_memory |   output_7   |     array    |
|output_7_address1  | out |   10|  ap_memory |   output_7   |     array    |
|output_7_ce1       | out |    1|  ap_memory |   output_7   |     array    |
|output_7_we1       | out |    1|  ap_memory |   output_7   |     array    |
|output_7_d1        | out |    1|  ap_memory |   output_7   |     array    |
|M                  |  in |    7|   ap_none  |       M      |    scalar    |
|I                  |  in |    6|   ap_none  |       I      |    scalar    |
+-------------------+-----+-----+------------+--------------+--------------+

