statistics from finished app 2
-------------------------------------------------
gpu_ipc_1 =     299.8987
gpu_ipc_2 =     339.3645
gpu_tot_sim_cycle_stream_1 = 349821
gpu_tot_sim_cycle_stream_2 = 349820
gpu_sim_insn_1 = 104910872
gpu_sim_insn_2 = 118716496
gpu_sim_cycle = 349822
gpu_sim_insn = 223627368
gpu_ipc =     639.2604
gpu_tot_sim_cycle = 349822
gpu_tot_sim_insn = 223627368
gpu_tot_ipc =     639.2604
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 1903478
gpu_stall_icnt2sh    = 737405
gpu_total_sim_rate=326940

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4390041
	L1I_total_cache_misses = 10343
	L1I_total_cache_miss_rate = 0.0024
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 14
L1D_cache:
	L1D_cache_core[0]: Access = 19283, Miss = 10184, Miss_rate = 0.528, Pending_hits = 636, Reservation_fails = 200377
	L1D_cache_core[1]: Access = 18308, Miss = 10219, Miss_rate = 0.558, Pending_hits = 426, Reservation_fails = 182609
	L1D_cache_core[2]: Access = 18596, Miss = 9946, Miss_rate = 0.535, Pending_hits = 771, Reservation_fails = 192531
	L1D_cache_core[3]: Access = 18982, Miss = 10515, Miss_rate = 0.554, Pending_hits = 91, Reservation_fails = 181576
	L1D_cache_core[4]: Access = 20167, Miss = 10694, Miss_rate = 0.530, Pending_hits = 367, Reservation_fails = 183394
	L1D_cache_core[5]: Access = 18325, Miss = 10164, Miss_rate = 0.555, Pending_hits = 201, Reservation_fails = 189579
	L1D_cache_core[6]: Access = 18376, Miss = 10177, Miss_rate = 0.554, Pending_hits = 7, Reservation_fails = 208189
	L1D_cache_core[7]: Access = 18047, Miss = 10079, Miss_rate = 0.558, Pending_hits = 434, Reservation_fails = 184748
	L1D_cache_core[8]: Access = 18877, Miss = 10441, Miss_rate = 0.553, Pending_hits = 7, Reservation_fails = 209094
	L1D_cache_core[9]: Access = 19384, Miss = 10745, Miss_rate = 0.554, Pending_hits = 7, Reservation_fails = 193084
	L1D_cache_core[10]: Access = 19719, Miss = 10927, Miss_rate = 0.554, Pending_hits = 56, Reservation_fails = 188695
	L1D_cache_core[11]: Access = 18318, Miss = 10221, Miss_rate = 0.558, Pending_hits = 383, Reservation_fails = 191641
	L1D_cache_core[12]: Access = 18455, Miss = 10279, Miss_rate = 0.557, Pending_hits = 376, Reservation_fails = 179185
	L1D_cache_core[13]: Access = 18661, Miss = 10342, Miss_rate = 0.554, Pending_hits = 7, Reservation_fails = 198523
	L1D_cache_core[14]: Access = 19716, Miss = 10928, Miss_rate = 0.554, Pending_hits = 77, Reservation_fails = 195477
	L1D_cache_core[15]: Access = 18860, Miss = 10189, Miss_rate = 0.540, Pending_hits = 448, Reservation_fails = 193809
	L1D_cache_core[16]: Access = 18516, Miss = 10336, Miss_rate = 0.558, Pending_hits = 507, Reservation_fails = 191659
	L1D_cache_core[17]: Access = 18630, Miss = 10313, Miss_rate = 0.554, Pending_hits = 7, Reservation_fails = 201679
	L1D_cache_core[18]: Access = 18591, Miss = 10274, Miss_rate = 0.553, Pending_hits = 7, Reservation_fails = 197829
	L1D_cache_core[19]: Access = 18792, Miss = 10453, Miss_rate = 0.556, Pending_hits = 200, Reservation_fails = 187338
	L1D_cache_core[20]: Access = 17916, Miss = 9971, Miss_rate = 0.557, Pending_hits = 289, Reservation_fails = 177917
	L1D_cache_core[21]: Access = 17662, Miss = 9844, Miss_rate = 0.557, Pending_hits = 418, Reservation_fails = 193080
	L1D_cache_core[22]: Access = 18940, Miss = 10550, Miss_rate = 0.557, Pending_hits = 333, Reservation_fails = 185948
	L1D_cache_core[23]: Access = 19760, Miss = 10226, Miss_rate = 0.518, Pending_hits = 298, Reservation_fails = 178806
	L1D_cache_core[24]: Access = 18408, Miss = 10231, Miss_rate = 0.556, Pending_hits = 298, Reservation_fails = 181612
	L1D_cache_core[25]: Access = 18739, Miss = 10364, Miss_rate = 0.553, Pending_hits = 7, Reservation_fails = 211158
	L1D_cache_core[26]: Access = 19182, Miss = 10618, Miss_rate = 0.554, Pending_hits = 7, Reservation_fails = 202014
	L1D_cache_core[27]: Access = 19803, Miss = 10604, Miss_rate = 0.535, Pending_hits = 240, Reservation_fails = 195399
	L1D_cache_core[28]: Access = 20014, Miss = 11095, Miss_rate = 0.554, Pending_hits = 7, Reservation_fails = 190206
	L1D_cache_core[29]: Access = 19317, Miss = 10742, Miss_rate = 0.556, Pending_hits = 350, Reservation_fails = 184834
	L1D_cache_core[30]: Access = 10750, Miss = 7250, Miss_rate = 0.674, Pending_hits = 1312, Reservation_fails = 91224
	L1D_cache_core[31]: Access = 10850, Miss = 7950, Miss_rate = 0.733, Pending_hits = 1055, Reservation_fails = 112230
	L1D_cache_core[32]: Access = 6250, Miss = 4800, Miss_rate = 0.768, Pending_hits = 591, Reservation_fails = 35133
	L1D_cache_core[33]: Access = 13900, Miss = 9700, Miss_rate = 0.698, Pending_hits = 1304, Reservation_fails = 172496
	L1D_cache_core[34]: Access = 11850, Miss = 7952, Miss_rate = 0.671, Pending_hits = 1353, Reservation_fails = 125160
	L1D_cache_core[35]: Access = 10300, Miss = 7051, Miss_rate = 0.685, Pending_hits = 1151, Reservation_fails = 70774
	L1D_cache_core[36]: Access = 1600, Miss = 1100, Miss_rate = 0.688, Pending_hits = 229, Reservation_fails = 0
	L1D_cache_core[37]: Access = 8750, Miss = 6850, Miss_rate = 0.783, Pending_hits = 662, Reservation_fails = 82620
	L1D_cache_core[38]: Access = 9150, Miss = 6150, Miss_rate = 0.672, Pending_hits = 1241, Reservation_fails = 63744
	L1D_cache_core[39]: Access = 11600, Miss = 8101, Miss_rate = 0.698, Pending_hits = 1334, Reservation_fails = 123527
	L1D_cache_core[40]: Access = 3200, Miss = 2200, Miss_rate = 0.688, Pending_hits = 404, Reservation_fails = 0
	L1D_cache_core[41]: Access = 9550, Miss = 7050, Miss_rate = 0.738, Pending_hits = 991, Reservation_fails = 90302
	L1D_cache_core[42]: Access = 8550, Miss = 6050, Miss_rate = 0.708, Pending_hits = 940, Reservation_fails = 67153
	L1D_cache_core[43]: Access = 12200, Miss = 8200, Miss_rate = 0.672, Pending_hits = 1529, Reservation_fails = 133634
	L1D_cache_core[44]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 7850, Miss = 5350, Miss_rate = 0.682, Pending_hits = 1002, Reservation_fails = 23366
	L1D_cache_core[46]: Access = 6500, Miss = 5000, Miss_rate = 0.769, Pending_hits = 628, Reservation_fails = 39361
	L1D_cache_core[47]: Access = 11000, Miss = 8000, Miss_rate = 0.727, Pending_hits = 1155, Reservation_fails = 136336
	L1D_cache_core[48]: Access = 6100, Miss = 4100, Miss_rate = 0.672, Pending_hits = 799, Reservation_fails = 24527
	L1D_cache_core[49]: Access = 9300, Miss = 6301, Miss_rate = 0.678, Pending_hits = 1211, Reservation_fails = 53504
	L1D_cache_core[50]: Access = 7950, Miss = 5950, Miss_rate = 0.748, Pending_hits = 721, Reservation_fails = 63305
	L1D_cache_core[51]: Access = 10750, Miss = 7250, Miss_rate = 0.674, Pending_hits = 1335, Reservation_fails = 101947
	L1D_cache_core[52]: Access = 3050, Miss = 2050, Miss_rate = 0.672, Pending_hits = 419, Reservation_fails = 3876
	L1D_cache_core[53]: Access = 8700, Miss = 6200, Miss_rate = 0.713, Pending_hits = 968, Reservation_fails = 54600
	L1D_cache_core[54]: Access = 7100, Miss = 5100, Miss_rate = 0.718, Pending_hits = 813, Reservation_fails = 43251
	L1D_cache_core[55]: Access = 11000, Miss = 8000, Miss_rate = 0.727, Pending_hits = 1071, Reservation_fails = 136765
	L1D_cache_core[56]: Access = 6100, Miss = 4100, Miss_rate = 0.672, Pending_hits = 830, Reservation_fails = 24232
	L1D_cache_core[57]: Access = 9300, Miss = 6300, Miss_rate = 0.677, Pending_hits = 1217, Reservation_fails = 59311
	L1D_cache_core[58]: Access = 6500, Miss = 5000, Miss_rate = 0.769, Pending_hits = 630, Reservation_fails = 36687
	L1D_cache_core[59]: Access = 11600, Miss = 8100, Miss_rate = 0.698, Pending_hits = 1227, Reservation_fails = 126759
	L1D_total_cache_accesses = 817644
	L1D_total_cache_misses = 488876
	L1D_total_cache_miss_rate = 0.5979
	L1D_total_cache_pending_hits = 35384
	L1D_total_cache_reservation_fails = 7847814
	L1D_cache_data_port_util = 0.014
	L1D_cache_fill_port_util = 0.018
L1C_cache:
	L1C_total_cache_accesses = 116560
	L1C_total_cache_misses = 1824
	L1C_total_cache_miss_rate = 0.0156
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 5369
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 293384
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 35384
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 372179
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 7233597
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 114736
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1824
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 5369
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 116697
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 614217
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 4379698
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 10343
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 14
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
6180, 6164, 6178, 6178, 6178, 6164, 6178, 6164, 6152, 6152, 6152, 6152, 6152, 6122, 6131, 6118, 5391, 5391, 5391, 5388, 5391, 5391, 5391, 5388, 4101, 4101, 4101, 4101, 4101, 4101, 4101, 4101, 
gpgpu_n_tot_thrd_icount = 272048544
gpgpu_n_tot_w_icount = 8501517
gpgpu_n_stall_shd_mem = 7995283
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 372168
gpgpu_n_mem_write_global = 116692
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 59
gpgpu_n_load_insn  = 15636232
gpgpu_n_store_insn = 2614336
gpgpu_n_shmem_insn = 45127240
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2804320
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 5369
gpgpu_stall_shd_mem[c_mem][bk_conf] = 5369
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 7989914
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:12138619	W0_Idle:4739864	W0_Scoreboard:16597655	W1:100000	W2:0	W3:254248	W4:387040	W5:8020	W6:92230	W7:0	W8:457970	W9:0	W10:8020	W11:0	W12:96930	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:400	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:274248	W32:6823396
Warp Occupancy Distribution:
Stall:9597885	W0_Idle:51452	W0_Scoreboard:6213833	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:457970	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:4668180
Warp Occupancy Distribution:
Stall:2540734	W0_Idle:4688412	W0_Scoreboard:10383822	W1:100000	W2:0	W3:254248	W4:387040	W5:8020	W6:92230	W7:0	W8:0	W9:0	W10:8020	W11:0	W12:96930	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:400	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:274248	W32:2155216
warp_utilization0: 0.202544
warp_utilization1: 0.244227
warp_utilization2: 0.160860
traffic_breakdown_coretomem[CONST_ACC_R] = 472 {8:59,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2977344 {8:372168,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 12510112 {40:25000,72:15000,136:76692,}
traffic_breakdown_coretomem[INST_ACC_R] = 6600 {8:825,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4248 {72:59,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 50526176 {136:371516,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 932208 {8:116526,}
traffic_breakdown_memtocore[INST_ACC_R] = 112200 {136:825,}
maxmrqlatency = 1124 
maxdqlatency = 0 
maxmflatency = 3362 
averagemflatency = 871 
averagemflatency_1 = 867 
averagemflatency_2= 876 
averagemrqlatency_1 = 69 
averagemrqlatency_2 = 66 
max_icnt2mem_latency = 2622 
max_icnt2sh_latency = 349821 
mrq_lat_table:137676 	5052 	9462 	18585 	49688 	73246 	90071 	68399 	19575 	853 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	10794 	72030 	255469 	146682 	3124 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	29539 	14404 	19734 	39717 	75253 	144309 	137233 	29297 	121 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	135211 	224620 	11710 	32 	0 	0 	0 	0 	0 	651 	2977 	7503 	14016 	24175 	42614 	24590 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	12 	523 	163 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        25        36        27        22        22        32        32        32        32        24        24        16        23        22        27 
dram[1]:        33        24        27        24        20        22        32        32        32        32        19        28        22        24        33        30 
dram[2]:        26        36        24        37        26        19        32        32        32        32        23        23        20        18        31        22 
dram[3]:        35        24        22        23        20        18        32        32        32        32        26        18        16        22        26        21 
dram[4]:        21        23        30        40        27        21        32        32        32        32        27        23        22        26        40        20 
dram[5]:        32        18        21        18        15        16        32        32        32        32        18        25        21        16        30        19 
maximum service time to same row:
dram[0]:      4205      5449      5087      4532      1571      4625      3373      5747      1816      2569      5327      5798      4140      4960      5138      5414 
dram[1]:      5849      3026      3854      4490      3178      5112      4500      3809      1779      2856      2503      3187      4424      3128      4584      4518 
dram[2]:      5230      4272      6870      5363      2754      1564      4080      3135      2710      1585      6399      5009      4061      3392      6189      4769 
dram[3]:      4351      3073      5381      3263      4223      3511      4003      2672      2945      1930      3373      2361      3763      5378      4221      3444 
dram[4]:      4410      5342      5348      6850      1764      3698      2303      3613      1981      2861      4444      5753      4613      2652      5556      5224 
dram[5]:      3200      4599      3253      2724      3303      3478      4677      4511      1818      2723      2562      3538      4411      4239      4149      4236 
average row accesses per activate:
dram[0]:  2.137990  2.127204  1.936128  1.923286  1.909054  1.980172  2.089860  2.131841  1.838423  1.908072  2.043363  2.098814  1.982899  2.019141  1.968326  1.992830 
dram[1]:  2.212385  2.118947  1.910993  1.899172  1.933362  2.027410  2.079340  2.133523  1.889225  1.897182  2.107206  2.112450  1.912458  1.989189  1.986766  1.958615 
dram[2]:  2.181546  2.205492  1.992333  1.941292  2.040636  2.005917  2.105998  2.113811  1.951857  1.883098  2.121603  2.127660  2.013561  1.995761  2.030743  1.975158 
dram[3]:  2.162245  2.186397  1.942989  1.902549  2.025218  1.984784  2.079504  2.120264  1.926677  1.897164  2.132239  2.094097  2.007791  1.929001  2.060220  1.970452 
dram[4]:  2.132906  2.213165  1.899659  1.972673  1.916180  2.062255  2.056682  2.199828  1.844692  1.910275  2.159224  2.082063  1.970485  1.979701  1.953846  2.014115 
dram[5]:  2.211404  2.163793  1.953811  1.943915  1.980969  2.110173  2.127598  2.148945  1.933538  1.934087  2.097582  2.182670  1.983320  1.992701  1.985017  2.009607 
average row locality = 472608/233831 = 2.021152
average row locality_1 = 289760/143485 = 2.019444
average row locality_2 = 182848/90346 = 2.023864
average row locality_3 = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      3673      3817      3752      3782      3546      3478      3792      3890      3995      3919      3465      3589      3855      3933      3611      3569 
dram[1]:      3788      3745      3845      3881      3412      3328      3883      3993      3818      3820      3577      3552      3870      3920      3612      3497 
dram[2]:      3832      3710      3757      3777      3508      3585      3869      3703      3960      4005      3465      3536      3957      3950      3588      3533 
dram[3]:      3700      3812      3866      3892      3312      3541      3938      3882      3786      3818      3530      3557      3924      3909      3529      3499 
dram[4]:      3706      3829      3836      3786      3472      3595      3700      3878      3961      3932      3578      3501      3837      3935      3554      3558 
dram[5]:      3768      3760      3893      3920      3453      3362      3852      3928      3844      3791      3650      3518      3890      3952      3477      3476 
total reads: 357629
bank skew: 4005/3312 = 1.21
chip skew: 59735/59495 = 1.00
number of total write accesses:
dram[0]:      1285      1251      1189      1182      1114      1120      1281      1252      1182      1188      1153      1192      1249      1236      1177      1156 
dram[1]:      1285      1246      1179      1167      1114      1110      1280      1264      1179      1162      1160      1182      1242      1232      1192      1141 
dram[2]:      1277      1270      1180      1183      1113      1161      1257      1263      1189      1198      1141      1164      1240      1230      1168      1163 
dram[3]:      1271      1267      1178      1184      1105      1157      1267      1266      1154      1200      1146      1165      1233      1226      1162      1172 
dram[4]:      1285      1251      1181      1195      1123      1151      1271      1252      1182      1199      1209      1144      1237      1234      1145      1151 
dram[5]:      1274      1261      1183      1175      1127      1139      1267      1266      1189      1169      1208      1142      1223      1239      1160      1126 
total reads: 115050
bank skew: 1285/1105 = 1.16
chip skew: 19210/19135 = 1.00
average mf latency per bank:
dram[0]:        979       950       939       934       915       923       992       951       900       902       959       940       965       940       918       901
dram[1]:        926       928       895       892       890       899       931       927       869       875       879       902       914       931       881       887
dram[2]:        879       921       883       890       855       850       891       927       849       837       884       884       858       895       845       863
dram[3]:        919       940       875       905       879       897       904       946       865       886       883       901       911       925       876       877
dram[4]:        947       917       900       910       891       891       962       920       869       885      1007       921       931       902       893       869
dram[5]:        884       898       845       853       841       866       892       885       838       844       853       862       876       880       840       842
maximum mf latency per bank:
dram[0]:       2802      2756      2984      2763      2500      2632      3260      2623      2817      2657      2616      2869      2495      2846      2907      2665
dram[1]:       2744      2720      3101      2585      2865      2601      2566      2787      2529      2693      3176      2694      2496      3113      2626      2742
dram[2]:       2417      2813      2978      2797      2449      2589      2651      3362      2554      3010      2377      2329      2618      2774      2530      2594
dram[3]:       3175      2709      2569      2877      2560      2898      3072      2740      2607      2970      2442      2694      2656      2763      2704      2908
dram[4]:       2777      2646      2492      2940      2813      2645      2949      2543      2884      2819      2896      2432      2612      2446      2700      2548
dram[5]:       2745      2459      2815      2514      2528      2574      2859      3148      2495      2897      2694      2839      2641      2697      2257      2517
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=461764 n_nop=230899 n_act=39395 n_pre=39382 n_req=77489 n_req_1=46800 n_req_2=30689 n_req_3=0 n_rd=119291 n_write=32797 bw_util=0.6467 bw_util_1=0.4052 bw_util_2=0.2415 bw_util_3=0 blp=7.890178 blp_1= 4.443562 blp_2= 3.714845 blp_3= -nan
 n_activity=458899 dram_eff=0.6508 dram_eff_1=0.4077 dram_eff_2=0.2431 dram_eff_3=0
bk0: 7346a 249574i bk1: 7630a 244955i bk2: 7504a 241557i bk3: 7564a 236555i bk4: 7092a 244846i bk5: 6950a 245423i bk6: 7577a 215749i bk7: 7780a 212473i bk8: 7989a 239308i bk9: 7836a 236829i bk10: 6929a 254924i bk11: 7174a 246057i bk12: 7704a 230211i bk13: 7864a 219719i bk14: 7214a 228242i bk15: 7138a 226207i 
bw_dist = 0.405	0.242	0.000	0.347	0.006
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.2846
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=461764 n_nop=231608 n_act=39218 n_pre=39204 n_req=77296 n_req_1=46604 n_req_2=30692 n_req_3=0 n_rd=119071 n_write=32663 bw_util=0.6452 bw_util_1=0.4036 bw_util_2=0.2416 bw_util_3=0 blp=7.776512 blp_1= 4.367743 blp_2= 3.683223 blp_3= -nan
 n_activity=459153 dram_eff=0.6489 dram_eff_1=0.4059 dram_eff_2=0.243 dram_eff_3=0
bk0: 7576a 253438i bk1: 7485a 249329i bk2: 7688a 241025i bk3: 7762a 234819i bk4: 6822a 249768i bk5: 6656a 253047i bk6: 7766a 217748i bk7: 7984a 210127i bk8: 7636a 251226i bk9: 7640a 245833i bk10: 7154a 254421i bk11: 7104a 250551i bk12: 7740a 226548i bk13: 7840a 223020i bk14: 7224a 230034i bk15: 6994a 232708i 
bw_dist = 0.404	0.242	0.000	0.349	0.006
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.1547
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=461764 n_nop=232121 n_act=38716 n_pre=38700 n_req=77533 n_req_1=46783 n_req_2=30750 n_req_3=0 n_rd=119430 n_write=32797 bw_util=0.6472 bw_util_1=0.4051 bw_util_2=0.2421 bw_util_3=0 blp=7.765549 blp_1= 4.370727 blp_2= 3.673447 blp_3= -nan
 n_activity=459168 dram_eff=0.6509 dram_eff_1=0.4074 dram_eff_2=0.2435 dram_eff_3=0
bk0: 7658a 253057i bk1: 7420a 251696i bk2: 7514a 246192i bk3: 7554a 237332i bk4: 7012a 250154i bk5: 7170a 240535i bk6: 7738a 219992i bk7: 7392a 220935i bk8: 7920a 247347i bk9: 8010a 237898i bk10: 6930a 256493i bk11: 7072a 252431i bk12: 7912a 230543i bk13: 7896a 218672i bk14: 7176a 232053i bk15: 7056a 232778i 
bw_dist = 0.405	0.242	0.000	0.347	0.006
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.1591
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=461764 n_nop=232370 n_act=38891 n_pre=38876 n_req=77237 n_req_1=46558 n_req_2=30679 n_req_3=0 n_rd=118951 n_write=32676 bw_util=0.6445 bw_util_1=0.4031 bw_util_2=0.2414 bw_util_3=0 blp=7.774004 blp_1= 4.371678 blp_2= 3.680825 blp_3= -nan
 n_activity=459407 dram_eff=0.6478 dram_eff_1=0.4052 dram_eff_2=0.2426 dram_eff_3=0
bk0: 7400a 252409i bk1: 7622a 247463i bk2: 7732a 243307i bk3: 7784a 236604i bk4: 6624a 258487i bk5: 7078a 240994i bk6: 7876a 216139i bk7: 7764a 210105i bk8: 7570a 252702i bk9: 7636a 242748i bk10: 7060a 255423i bk11: 7105a 252061i bk12: 7842a 225827i bk13: 7816a 221622i bk14: 7052a 235908i bk15: 6990a 229891i 
bw_dist = 0.403	0.241	0.000	0.350	0.005
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.2002
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=461764 n_nop=231514 n_act=39092 n_pre=39077 n_req=77463 n_req_1=46789 n_req_2=30674 n_req_3=0 n_rd=119281 n_write=32800 bw_util=0.6465 bw_util_1=0.4051 bw_util_2=0.2414 bw_util_3=0 blp=7.824976 blp_1= 4.401752 blp_2= 3.690642 blp_3= -nan
 n_activity=459438 dram_eff=0.6498 dram_eff_1=0.4072 dram_eff_2=0.2426 dram_eff_3=0
bk0: 7412a 251864i bk1: 7651a 246197i bk2: 7670a 240695i bk3: 7570a 237882i bk4: 6944a 248700i bk5: 7176a 241008i bk6: 7400a 221743i bk7: 7756a 215561i bk8: 7922a 243208i bk9: 7864a 237148i bk10: 7156a 250050i bk11: 6996a 253034i bk12: 7674a 228733i bk13: 7870a 219728i bk14: 7106a 234374i bk15: 7114a 228951i 
bw_dist = 0.405	0.241	0.000	0.348	0.005
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.2409
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=461764 n_nop=233036 n_act=38509 n_pre=38496 n_req=77307 n_req_1=46584 n_req_2=30723 n_req_3=0 n_rd=119050 n_write=32673 bw_util=0.6452 bw_util_1=0.4034 bw_util_2=0.2418 bw_util_3=0 blp=7.697119 blp_1= 4.322087 blp_2= 3.654338 blp_3= -nan
 n_activity=459456 dram_eff=0.6485 dram_eff_1=0.4055 dram_eff_2=0.243 dram_eff_3=0
bk0: 7536a 249900i bk1: 7516a 247020i bk2: 7784a 240996i bk3: 7840a 235655i bk4: 6906a 250013i bk5: 6724a 252246i bk6: 7704a 223253i bk7: 7854a 218461i bk8: 7688a 251235i bk9: 7580a 251013i bk10: 7300a 249006i bk11: 7036a 257304i bk12: 7780a 229262i bk13: 7896a 223910i bk14: 6954a 237790i bk15: 6952a 239822i 
bw_dist = 0.403	0.242	0.000	0.350	0.005
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.0769

========= L2 cache stats =========
L2_cache_bank[0]: Access = 40855, Miss = 29705, Miss_rate = 0.727, Pending_hits = 767, Reservation_fails = 46509
L2_cache_bank[1]: Access = 40752, Miss = 29998, Miss_rate = 0.736, Pending_hits = 684, Reservation_fails = 55064
L2_cache_bank[2]: Access = 40672, Miss = 29821, Miss_rate = 0.733, Pending_hits = 744, Reservation_fails = 47362
L2_cache_bank[3]: Access = 40485, Miss = 29754, Miss_rate = 0.735, Pending_hits = 676, Reservation_fails = 46992
L2_cache_bank[4]: Access = 40752, Miss = 29953, Miss_rate = 0.735, Pending_hits = 679, Reservation_fails = 45178
L2_cache_bank[5]: Access = 40782, Miss = 29817, Miss_rate = 0.731, Pending_hits = 689, Reservation_fails = 50853
L2_cache_bank[6]: Access = 40495, Miss = 29603, Miss_rate = 0.731, Pending_hits = 715, Reservation_fails = 36821
L2_cache_bank[7]: Access = 40708, Miss = 29927, Miss_rate = 0.735, Pending_hits = 714, Reservation_fails = 43946
L2_cache_bank[8]: Access = 41771, Miss = 29661, Miss_rate = 0.710, Pending_hits = 743, Reservation_fails = 36665
L2_cache_bank[9]: Access = 40788, Miss = 30030, Miss_rate = 0.736, Pending_hits = 715, Reservation_fails = 50649
L2_cache_bank[10]: Access = 40673, Miss = 29838, Miss_rate = 0.734, Pending_hits = 725, Reservation_fails = 42324
L2_cache_bank[11]: Access = 40512, Miss = 29717, Miss_rate = 0.734, Pending_hits = 681, Reservation_fails = 45046
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 40855, Miss = 29705 (0.727), PendingHit = 767 (0.0188)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 40752, Miss = 29998 (0.736), PendingHit = 684 (0.0168)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 40672, Miss = 29821 (0.733), PendingHit = 744 (0.0183)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 40485, Miss = 29754 (0.735), PendingHit = 676 (0.0167)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 40752, Miss = 29953 (0.735), PendingHit = 679 (0.0167)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 40782, Miss = 29817 (0.731), PendingHit = 689 (0.0169)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 40495, Miss = 29603 (0.731), PendingHit = 715 (0.0177)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 40708, Miss = 29927 (0.735), PendingHit = 714 (0.0175)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 41771, Miss = 29661 (0.71), PendingHit = 743 (0.0178)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 40788, Miss = 30030 (0.736), PendingHit = 715 (0.0175)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 40673, Miss = 29838 (0.734), PendingHit = 725 (0.0178)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 40512, Miss = 29717 (0.734), PendingHit = 681 (0.0168)
L2 Cache Total Miss Rate = 0.731
Stream 1: L2 Cache Miss Rate = 0.738
Stream 2: L2 Cache Miss Rate = 0.719
Stream 1: Accesses  = 311576
Stream 1: Misses  = 230014
Stream 2: Accesses  = 177669
Stream 2: Misses  = 127810
Stream 1+2: Accesses  = 489245
Stream 1+2: Misses  = 357824
Total Accesses  = 489245
MPKI-CORES
CORE_L2MPKI_0	1.410
CORE_L2MPKI_1	1.661
CORE_L2MPKI_2	1.427
CORE_L2MPKI_3	1.689
CORE_L2MPKI_4	1.630
CORE_L2MPKI_5	1.570
CORE_L2MPKI_6	1.503
CORE_L2MPKI_7	1.663
CORE_L2MPKI_8	1.379
CORE_L2MPKI_9	1.506
CORE_L2MPKI_10	1.401
CORE_L2MPKI_11	1.459
CORE_L2MPKI_12	1.478
CORE_L2MPKI_13	1.444
CORE_L2MPKI_14	1.463
CORE_L2MPKI_15	1.652
CORE_L2MPKI_16	1.270
CORE_L2MPKI_17	1.350
CORE_L2MPKI_18	1.447
CORE_L2MPKI_19	1.655
CORE_L2MPKI_20	1.613
CORE_L2MPKI_21	1.602
CORE_L2MPKI_22	1.331
CORE_L2MPKI_23	1.592
CORE_L2MPKI_24	1.581
CORE_L2MPKI_25	1.509
CORE_L2MPKI_26	1.448
CORE_L2MPKI_27	1.677
CORE_L2MPKI_28	1.578
CORE_L2MPKI_29	1.723
CORE_L2MPKI_30	1.680
CORE_L2MPKI_31	1.399
CORE_L2MPKI_32	2.317
CORE_L2MPKI_33	1.744
CORE_L2MPKI_34	1.767
CORE_L2MPKI_35	2.046
CORE_L2MPKI_36	4.167
CORE_L2MPKI_37	1.589
CORE_L2MPKI_38	1.966
CORE_L2MPKI_39	1.523
CORE_L2MPKI_40	3.833
CORE_L2MPKI_41	1.739
CORE_L2MPKI_42	1.661
CORE_L2MPKI_43	1.616
CORE_L2MPKI_44	-nan
CORE_L2MPKI_45	2.597
CORE_L2MPKI_46	1.979
CORE_L2MPKI_47	1.748
CORE_L2MPKI_48	1.875
CORE_L2MPKI_49	1.597
CORE_L2MPKI_50	1.440
CORE_L2MPKI_51	1.484
CORE_L2MPKI_52	2.227
CORE_L2MPKI_53	1.628
CORE_L2MPKI_54	1.990
CORE_L2MPKI_55	1.496
CORE_L2MPKI_56	1.971
CORE_L2MPKI_57	1.721
CORE_L2MPKI_58	2.016
CORE_L2MPKI_59	1.494
Avg_MPKI_Stream1= 1.524
Avg_MPKI_Stream2= -nan
MISSES-CORES
CORE_MISSES_0	7241
CORE_MISSES_1	8109
CORE_MISSES_2	7074
CORE_MISSES_3	8547
CORE_MISSES_4	8755
CORE_MISSES_5	7670
CORE_MISSES_6	7365
CORE_MISSES_7	8006
CORE_MISSES_8	6947
CORE_MISSES_9	7776
CORE_MISSES_10	7362
CORE_MISSES_11	7123
CORE_MISSES_12	7274
CORE_MISSES_13	7182
CORE_MISSES_14	7677
CORE_MISSES_15	8312
CORE_MISSES_16	6269
CORE_MISSES_17	6706
CORE_MISSES_18	7175
CORE_MISSES_19	8282
CORE_MISSES_20	7698
CORE_MISSES_21	7552
CORE_MISSES_22	6716
CORE_MISSES_23	8385
CORE_MISSES_24	7751
CORE_MISSES_25	7538
CORE_MISSES_26	7405
CORE_MISSES_27	8838
CORE_MISSES_28	8410
CORE_MISSES_29	8869
CORE_MISSES_30	4958
CORE_MISSES_31	4290
CORE_MISSES_32	4438
CORE_MISSES_33	7433
CORE_MISSES_34	6167
CORE_MISSES_35	4998
CORE_MISSES_36	1065
CORE_MISSES_37	4583
CORE_MISSES_38	5301
CORE_MISSES_39	5449
CORE_MISSES_40	1959
CORE_MISSES_41	5070
CORE_MISSES_42	4448
CORE_MISSES_43	5810
CORE_MISSES_44	0
CORE_MISSES_45	4325
CORE_MISSES_46	3993
CORE_MISSES_47	6222
CORE_MISSES_48	3371
CORE_MISSES_49	3686
CORE_MISSES_50	3832
CORE_MISSES_51	4380
CORE_MISSES_52	2002
CORE_MISSES_53	3730
CORE_MISSES_54	4049
CORE_MISSES_55	5325
CORE_MISSES_56	3543
CORE_MISSES_57	3974
CORE_MISSES_58	4066
CORE_MISSES_59	5343
L2_MISSES = 357824
L2_total_cache_accesses = 489245
L2_total_cache_misses = 357824
L2_total_cache_miss_rate = 0.7314
L2_total_cache_pending_hits = 8532
L2_total_cache_reservation_fails = 547409
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 112253
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 7237
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 252284
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 397580
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 55
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 98
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 9853
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 1223
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 105511
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 147777
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 728
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 69
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 28
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1954
L2_cache_data_port_util = 0.119
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=1978408
icnt_total_pkts_simt_to_mem=851512
statistics from finished app 2
-------------------------------------------------
gpu_ipc_1 =     299.8987
gpu_ipc_2 =     339.3645
gpu_tot_sim_cycle_stream_1 = 349821
gpu_tot_sim_cycle_stream_2 = 349820
gpu_sim_insn_1 = 104910872
gpu_sim_insn_2 = 118716496
gpu_sim_cycle = 349822
gpu_sim_insn = 223627368
gpu_ipc =     639.2604
gpu_tot_sim_cycle = 349822
gpu_tot_sim_insn = 223627368
gpu_tot_ipc =     639.2604
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 1903478
gpu_stall_icnt2sh    = 737405
gpu_total_sim_rate=326940

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4390041
	L1I_total_cache_misses = 10343
	L1I_total_cache_miss_rate = 0.0024
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 14
L1D_cache:
	L1D_cache_core[0]: Access = 19283, Miss = 10184, Miss_rate = 0.528, Pending_hits = 636, Reservation_fails = 200377
	L1D_cache_core[1]: Access = 18308, Miss = 10219, Miss_rate = 0.558, Pending_hits = 426, Reservation_fails = 182609
	L1D_cache_core[2]: Access = 18596, Miss = 9946, Miss_rate = 0.535, Pending_hits = 771, Reservation_fails = 192531
	L1D_cache_core[3]: Access = 18982, Miss = 10515, Miss_rate = 0.554, Pending_hits = 91, Reservation_fails = 181576
	L1D_cache_core[4]: Access = 20167, Miss = 10694, Miss_rate = 0.530, Pending_hits = 367, Reservation_fails = 183394
	L1D_cache_core[5]: Access = 18325, Miss = 10164, Miss_rate = 0.555, Pending_hits = 201, Reservation_fails = 189579
	L1D_cache_core[6]: Access = 18376, Miss = 10177, Miss_rate = 0.554, Pending_hits = 7, Reservation_fails = 208189
	L1D_cache_core[7]: Access = 18047, Miss = 10079, Miss_rate = 0.558, Pending_hits = 434, Reservation_fails = 184748
	L1D_cache_core[8]: Access = 18877, Miss = 10441, Miss_rate = 0.553, Pending_hits = 7, Reservation_fails = 209094
	L1D_cache_core[9]: Access = 19384, Miss = 10745, Miss_rate = 0.554, Pending_hits = 7, Reservation_fails = 193084
	L1D_cache_core[10]: Access = 19719, Miss = 10927, Miss_rate = 0.554, Pending_hits = 56, Reservation_fails = 188695
	L1D_cache_core[11]: Access = 18318, Miss = 10221, Miss_rate = 0.558, Pending_hits = 383, Reservation_fails = 191641
	L1D_cache_core[12]: Access = 18455, Miss = 10279, Miss_rate = 0.557, Pending_hits = 376, Reservation_fails = 179185
	L1D_cache_core[13]: Access = 18661, Miss = 10342, Miss_rate = 0.554, Pending_hits = 7, Reservation_fails = 198523
	L1D_cache_core[14]: Access = 19716, Miss = 10928, Miss_rate = 0.554, Pending_hits = 77, Reservation_fails = 195477
	L1D_cache_core[15]: Access = 18860, Miss = 10189, Miss_rate = 0.540, Pending_hits = 448, Reservation_fails = 193809
	L1D_cache_core[16]: Access = 18516, Miss = 10336, Miss_rate = 0.558, Pending_hits = 507, Reservation_fails = 191659
	L1D_cache_core[17]: Access = 18630, Miss = 10313, Miss_rate = 0.554, Pending_hits = 7, Reservation_fails = 201679
	L1D_cache_core[18]: Access = 18591, Miss = 10274, Miss_rate = 0.553, Pending_hits = 7, Reservation_fails = 197829
	L1D_cache_core[19]: Access = 18792, Miss = 10453, Miss_rate = 0.556, Pending_hits = 200, Reservation_fails = 187338
	L1D_cache_core[20]: Access = 17916, Miss = 9971, Miss_rate = 0.557, Pending_hits = 289, Reservation_fails = 177917
	L1D_cache_core[21]: Access = 17662, Miss = 9844, Miss_rate = 0.557, Pending_hits = 418, Reservation_fails = 193080
	L1D_cache_core[22]: Access = 18940, Miss = 10550, Miss_rate = 0.557, Pending_hits = 333, Reservation_fails = 185948
	L1D_cache_core[23]: Access = 19760, Miss = 10226, Miss_rate = 0.518, Pending_hits = 298, Reservation_fails = 178806
	L1D_cache_core[24]: Access = 18408, Miss = 10231, Miss_rate = 0.556, Pending_hits = 298, Reservation_fails = 181612
	L1D_cache_core[25]: Access = 18739, Miss = 10364, Miss_rate = 0.553, Pending_hits = 7, Reservation_fails = 211158
	L1D_cache_core[26]: Access = 19182, Miss = 10618, Miss_rate = 0.554, Pending_hits = 7, Reservation_fails = 202014
	L1D_cache_core[27]: Access = 19803, Miss = 10604, Miss_rate = 0.535, Pending_hits = 240, Reservation_fails = 195399
	L1D_cache_core[28]: Access = 20014, Miss = 11095, Miss_rate = 0.554, Pending_hits = 7, Reservation_fails = 190206
	L1D_cache_core[29]: Access = 19317, Miss = 10742, Miss_rate = 0.556, Pending_hits = 350, Reservation_fails = 184834
	L1D_cache_core[30]: Access = 10750, Miss = 7250, Miss_rate = 0.674, Pending_hits = 1312, Reservation_fails = 91224
	L1D_cache_core[31]: Access = 10850, Miss = 7950, Miss_rate = 0.733, Pending_hits = 1055, Reservation_fails = 112230
	L1D_cache_core[32]: Access = 6250, Miss = 4800, Miss_rate = 0.768, Pending_hits = 591, Reservation_fails = 35133
	L1D_cache_core[33]: Access = 13900, Miss = 9700, Miss_rate = 0.698, Pending_hits = 1304, Reservation_fails = 172496
	L1D_cache_core[34]: Access = 11850, Miss = 7952, Miss_rate = 0.671, Pending_hits = 1353, Reservation_fails = 125160
	L1D_cache_core[35]: Access = 10300, Miss = 7051, Miss_rate = 0.685, Pending_hits = 1151, Reservation_fails = 70774
	L1D_cache_core[36]: Access = 1600, Miss = 1100, Miss_rate = 0.688, Pending_hits = 229, Reservation_fails = 0
	L1D_cache_core[37]: Access = 8750, Miss = 6850, Miss_rate = 0.783, Pending_hits = 662, Reservation_fails = 82620
	L1D_cache_core[38]: Access = 9150, Miss = 6150, Miss_rate = 0.672, Pending_hits = 1241, Reservation_fails = 63744
	L1D_cache_core[39]: Access = 11600, Miss = 8101, Miss_rate = 0.698, Pending_hits = 1334, Reservation_fails = 123527
	L1D_cache_core[40]: Access = 3200, Miss = 2200, Miss_rate = 0.688, Pending_hits = 404, Reservation_fails = 0
	L1D_cache_core[41]: Access = 9550, Miss = 7050, Miss_rate = 0.738, Pending_hits = 991, Reservation_fails = 90302
	L1D_cache_core[42]: Access = 8550, Miss = 6050, Miss_rate = 0.708, Pending_hits = 940, Reservation_fails = 67153
	L1D_cache_core[43]: Access = 12200, Miss = 8200, Miss_rate = 0.672, Pending_hits = 1529, Reservation_fails = 133634
	L1D_cache_core[44]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 7850, Miss = 5350, Miss_rate = 0.682, Pending_hits = 1002, Reservation_fails = 23366
	L1D_cache_core[46]: Access = 6500, Miss = 5000, Miss_rate = 0.769, Pending_hits = 628, Reservation_fails = 39361
	L1D_cache_core[47]: Access = 11000, Miss = 8000, Miss_rate = 0.727, Pending_hits = 1155, Reservation_fails = 136336
	L1D_cache_core[48]: Access = 6100, Miss = 4100, Miss_rate = 0.672, Pending_hits = 799, Reservation_fails = 24527
	L1D_cache_core[49]: Access = 9300, Miss = 6301, Miss_rate = 0.678, Pending_hits = 1211, Reservation_fails = 53504
	L1D_cache_core[50]: Access = 7950, Miss = 5950, Miss_rate = 0.748, Pending_hits = 721, Reservation_fails = 63305
	L1D_cache_core[51]: Access = 10750, Miss = 7250, Miss_rate = 0.674, Pending_hits = 1335, Reservation_fails = 101947
	L1D_cache_core[52]: Access = 3050, Miss = 2050, Miss_rate = 0.672, Pending_hits = 419, Reservation_fails = 3876
	L1D_cache_core[53]: Access = 8700, Miss = 6200, Miss_rate = 0.713, Pending_hits = 968, Reservation_fails = 54600
	L1D_cache_core[54]: Access = 7100, Miss = 5100, Miss_rate = 0.718, Pending_hits = 813, Reservation_fails = 43251
	L1D_cache_core[55]: Access = 11000, Miss = 8000, Miss_rate = 0.727, Pending_hits = 1071, Reservation_fails = 136765
	L1D_cache_core[56]: Access = 6100, Miss = 4100, Miss_rate = 0.672, Pending_hits = 830, Reservation_fails = 24232
	L1D_cache_core[57]: Access = 9300, Miss = 6300, Miss_rate = 0.677, Pending_hits = 1217, Reservation_fails = 59311
	L1D_cache_core[58]: Access = 6500, Miss = 5000, Miss_rate = 0.769, Pending_hits = 630, Reservation_fails = 36687
	L1D_cache_core[59]: Access = 11600, Miss = 8100, Miss_rate = 0.698, Pending_hits = 1227, Reservation_fails = 126759
	L1D_total_cache_accesses = 817644
	L1D_total_cache_misses = 488876
	L1D_total_cache_miss_rate = 0.5979
	L1D_total_cache_pending_hits = 35384
	L1D_total_cache_reservation_fails = 7847814
	L1D_cache_data_port_util = 0.014
	L1D_cache_fill_port_util = 0.018
L1C_cache:
	L1C_total_cache_accesses = 116560
	L1C_total_cache_misses = 1824
	L1C_total_cache_miss_rate = 0.0156
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 5369
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 293384
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 35384
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 372179
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 7233597
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 114736
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1824
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 5369
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 116697
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 614217
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 4379698
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 10343
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 14
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
6180, 6164, 6178, 6178, 6178, 6164, 6178, 6164, 6152, 6152, 6152, 6152, 6152, 6122, 6131, 6118, 5391, 5391, 5391, 5388, 5391, 5391, 5391, 5388, 4101, 4101, 4101, 4101, 4101, 4101, 4101, 4101, 
gpgpu_n_tot_thrd_icount = 272048544
gpgpu_n_tot_w_icount = 8501517
gpgpu_n_stall_shd_mem = 7995283
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 372168
gpgpu_n_mem_write_global = 116692
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 59
gpgpu_n_load_insn  = 15636232
gpgpu_n_store_insn = 2614336
gpgpu_n_shmem_insn = 45127240
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2804320
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 5369
gpgpu_stall_shd_mem[c_mem][bk_conf] = 5369
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 7989914
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:12138619	W0_Idle:4739864	W0_Scoreboard:16597655	W1:100000	W2:0	W3:254248	W4:387040	W5:8020	W6:92230	W7:0	W8:457970	W9:0	W10:8020	W11:0	W12:96930	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:400	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:274248	W32:6823396
Warp Occupancy Distribution:
Stall:9597885	W0_Idle:51452	W0_Scoreboard:6213833	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:457970	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:4668180
Warp Occupancy Distribution:
Stall:2540734	W0_Idle:4688412	W0_Scoreboard:10383822	W1:100000	W2:0	W3:254248	W4:387040	W5:8020	W6:92230	W7:0	W8:0	W9:0	W10:8020	W11:0	W12:96930	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:400	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:274248	W32:2155216
warp_utilization0: 0.202544
warp_utilization1: 0.244227
warp_utilization2: 0.160860
traffic_breakdown_coretomem[CONST_ACC_R] = 472 {8:59,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2977344 {8:372168,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 12510112 {40:25000,72:15000,136:76692,}
traffic_breakdown_coretomem[INST_ACC_R] = 6600 {8:825,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4248 {72:59,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 50526176 {136:371516,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 932208 {8:116526,}
traffic_breakdown_memtocore[INST_ACC_R] = 112200 {136:825,}
maxmrqlatency = 1124 
maxdqlatency = 0 
maxmflatency = 3362 
averagemflatency = 871 
averagemflatency_1 = 867 
averagemflatency_2= 876 
averagemrqlatency_1 = 69 
averagemrqlatency_2 = 66 
max_icnt2mem_latency = 2622 
max_icnt2sh_latency = 349821 
mrq_lat_table:137676 	5052 	9462 	18585 	49688 	73246 	90071 	68399 	19575 	853 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	10794 	72030 	255469 	146682 	3124 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	29539 	14404 	19734 	39717 	75253 	144309 	137233 	29297 	121 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	135211 	224620 	11710 	32 	0 	0 	0 	0 	0 	651 	2977 	7503 	14016 	24175 	42614 	24590 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	12 	523 	163 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        25        36        27        22        22        32        32        32        32        24        24        16        23        22        27 
dram[1]:        33        24        27        24        20        22        32        32        32        32        19        28        22        24        33        30 
dram[2]:        26        36        24        37        26        19        32        32        32        32        23        23        20        18        31        22 
dram[3]:        35        24        22        23        20        18        32        32        32        32        26        18        16        22        26        21 
dram[4]:        21        23        30        40        27        21        32        32        32        32        27        23        22        26        40        20 
dram[5]:        32        18        21        18        15        16        32        32        32        32        18        25        21        16        30        19 
maximum service time to same row:
dram[0]:      4205      5449      5087      4532      1571      4625      3373      5747      1816      2569      5327      5798      4140      4960      5138      5414 
dram[1]:      5849      3026      3854      4490      3178      5112      4500      3809      1779      2856      2503      3187      4424      3128      4584      4518 
dram[2]:      5230      4272      6870      5363      2754      1564      4080      3135      2710      1585      6399      5009      4061      3392      6189      4769 
dram[3]:      4351      3073      5381      3263      4223      3511      4003      2672      2945      1930      3373      2361      3763      5378      4221      3444 
dram[4]:      4410      5342      5348      6850      1764      3698      2303      3613      1981      2861      4444      5753      4613      2652      5556      5224 
dram[5]:      3200      4599      3253      2724      3303      3478      4677      4511      1818      2723      2562      3538      4411      4239      4149      4236 
average row accesses per activate:
dram[0]:  2.137990  2.127204  1.936128  1.923286  1.909054  1.980172  2.089860  2.131841  1.838423  1.908072  2.043363  2.098814  1.982899  2.019141  1.968326  1.992830 
dram[1]:  2.212385  2.118947  1.910993  1.899172  1.933362  2.027410  2.079340  2.133523  1.889225  1.897182  2.107206  2.112450  1.912458  1.989189  1.986766  1.958615 
dram[2]:  2.181546  2.205492  1.992333  1.941292  2.040636  2.005917  2.105998  2.113811  1.951857  1.883098  2.121603  2.127660  2.013561  1.995761  2.030743  1.975158 
dram[3]:  2.162245  2.186397  1.942989  1.902549  2.025218  1.984784  2.079504  2.120264  1.926677  1.897164  2.132239  2.094097  2.007791  1.929001  2.060220  1.970452 
dram[4]:  2.132906  2.213165  1.899659  1.972673  1.916180  2.062255  2.056682  2.199828  1.844692  1.910275  2.159224  2.082063  1.970485  1.979701  1.953846  2.014115 
dram[5]:  2.211404  2.163793  1.953811  1.943915  1.980969  2.110173  2.127598  2.148945  1.933538  1.934087  2.097582  2.182670  1.983320  1.992701  1.985017  2.009607 
average row locality = 472608/233831 = 2.021152
average row locality_1 = 289760/143485 = 2.019444
average row locality_2 = 182848/90346 = 2.023864
average row locality_3 = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      3673      3817      3752      3782      3546      3478      3792      3890      3995      3919      3465      3589      3855      3933      3611      3569 
dram[1]:      3788      3745      3845      3881      3412      3328      3883      3993      3818      3820      3577      3552      3870      3920      3612      3497 
dram[2]:      3832      3710      3757      3777      3508      3585      3869      3703      3960      4005      3465      3536      3957      3950      3588      3533 
dram[3]:      3700      3812      3866      3892      3312      3541      3938      3882      3786      3818      3530      3557      3924      3909      3529      3499 
dram[4]:      3706      3829      3836      3786      3472      3595      3700      3878      3961      3932      3578      3501      3837      3935      3554      3558 
dram[5]:      3768      3760      3893      3920      3453      3362      3852      3928      3844      3791      3650      3518      3890      3952      3477      3476 
total reads: 357629
bank skew: 4005/3312 = 1.21
chip skew: 59735/59495 = 1.00
number of total write accesses:
dram[0]:      1285      1251      1189      1182      1114      1120      1281      1252      1182      1188      1153      1192      1249      1236      1177      1156 
dram[1]:      1285      1246      1179      1167      1114      1110      1280      1264      1179      1162      1160      1182      1242      1232      1192      1141 
dram[2]:      1277      1270      1180      1183      1113      1161      1257      1263      1189      1198      1141      1164      1240      1230      1168      1163 
dram[3]:      1271      1267      1178      1184      1105      1157      1267      1266      1154      1200      1146      1165      1233      1226      1162      1172 
dram[4]:      1285      1251      1181      1195      1123      1151      1271      1252      1182      1199      1209      1144      1237      1234      1145      1151 
dram[5]:      1274      1261      1183      1175      1127      1139      1267      1266      1189      1169      1208      1142      1223      1239      1160      1126 
total reads: 115050
bank skew: 1285/1105 = 1.16
chip skew: 19210/19135 = 1.00
average mf latency per bank:
dram[0]:        979       950       939       934       915       923       992       951       900       902       959       940       965       940       918       901
dram[1]:        926       928       895       892       890       899       931       927       869       875       879       902       914       931       881       887
dram[2]:        879       921       883       890       855       850       891       927       849       837       884       884       858       895       845       863
dram[3]:        919       940       875       905       879       897       904       946       865       886       883       901       911       925       876       877
dram[4]:        947       917       900       910       891       891       962       920       869       885      1007       921       931       902       893       869
dram[5]:        884       898       845       853       841       866       892       885       838       844       853       862       876       880       840       842
maximum mf latency per bank:
dram[0]:       2802      2756      2984      2763      2500      2632      3260      2623      2817      2657      2616      2869      2495      2846      2907      2665
dram[1]:       2744      2720      3101      2585      2865      2601      2566      2787      2529      2693      3176      2694      2496      3113      2626      2742
dram[2]:       2417      2813      2978      2797      2449      2589      2651      3362      2554      3010      2377      2329      2618      2774      2530      2594
dram[3]:       3175      2709      2569      2877      2560      2898      3072      2740      2607      2970      2442      2694      2656      2763      2704      2908
dram[4]:       2777      2646      2492      2940      2813      2645      2949      2543      2884      2819      2896      2432      2612      2446      2700      2548
dram[5]:       2745      2459      2815      2514      2528      2574      2859      3148      2495      2897      2694      2839      2641      2697      2257      2517
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=461764 n_nop=230899 n_act=39395 n_pre=39382 n_req=77489 n_req_1=46800 n_req_2=30689 n_req_3=0 n_rd=119291 n_write=32797 bw_util=0.6467 bw_util_1=0.4052 bw_util_2=0.2415 bw_util_3=0 blp=7.890178 blp_1= 4.443562 blp_2= 3.714845 blp_3= -nan
 n_activity=458899 dram_eff=0.6508 dram_eff_1=0.4077 dram_eff_2=0.2431 dram_eff_3=0
bk0: 7346a 249574i bk1: 7630a 244955i bk2: 7504a 241557i bk3: 7564a 236555i bk4: 7092a 244846i bk5: 6950a 245423i bk6: 7577a 215749i bk7: 7780a 212473i bk8: 7989a 239308i bk9: 7836a 236829i bk10: 6929a 254924i bk11: 7174a 246057i bk12: 7704a 230211i bk13: 7864a 219719i bk14: 7214a 228242i bk15: 7138a 226207i 
bw_dist = 0.405	0.242	0.000	0.347	0.006
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.2846
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=461764 n_nop=231608 n_act=39218 n_pre=39204 n_req=77296 n_req_1=46604 n_req_2=30692 n_req_3=0 n_rd=119071 n_write=32663 bw_util=0.6452 bw_util_1=0.4036 bw_util_2=0.2416 bw_util_3=0 blp=7.776512 blp_1= 4.367743 blp_2= 3.683223 blp_3= -nan
 n_activity=459153 dram_eff=0.6489 dram_eff_1=0.4059 dram_eff_2=0.243 dram_eff_3=0
bk0: 7576a 253438i bk1: 7485a 249329i bk2: 7688a 241025i bk3: 7762a 234819i bk4: 6822a 249768i bk5: 6656a 253047i bk6: 7766a 217748i bk7: 7984a 210127i bk8: 7636a 251226i bk9: 7640a 245833i bk10: 7154a 254421i bk11: 7104a 250551i bk12: 7740a 226548i bk13: 7840a 223020i bk14: 7224a 230034i bk15: 6994a 232708i 
bw_dist = 0.404	0.242	0.000	0.349	0.006
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.1547
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=461764 n_nop=232121 n_act=38716 n_pre=38700 n_req=77533 n_req_1=46783 n_req_2=30750 n_req_3=0 n_rd=119430 n_write=32797 bw_util=0.6472 bw_util_1=0.4051 bw_util_2=0.2421 bw_util_3=0 blp=7.765549 blp_1= 4.370727 blp_2= 3.673447 blp_3= -nan
 n_activity=459168 dram_eff=0.6509 dram_eff_1=0.4074 dram_eff_2=0.2435 dram_eff_3=0
bk0: 7658a 253057i bk1: 7420a 251696i bk2: 7514a 246192i bk3: 7554a 237332i bk4: 7012a 250154i bk5: 7170a 240535i bk6: 7738a 219992i bk7: 7392a 220935i bk8: 7920a 247347i bk9: 8010a 237898i bk10: 6930a 256493i bk11: 7072a 252431i bk12: 7912a 230543i bk13: 7896a 218672i bk14: 7176a 232053i bk15: 7056a 232778i 
bw_dist = 0.405	0.242	0.000	0.347	0.006
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.1591
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=461764 n_nop=232370 n_act=38891 n_pre=38876 n_req=77237 n_req_1=46558 n_req_2=30679 n_req_3=0 n_rd=118951 n_write=32676 bw_util=0.6445 bw_util_1=0.4031 bw_util_2=0.2414 bw_util_3=0 blp=7.774004 blp_1= 4.371678 blp_2= 3.680825 blp_3= -nan
 n_activity=459407 dram_eff=0.6478 dram_eff_1=0.4052 dram_eff_2=0.2426 dram_eff_3=0
bk0: 7400a 252409i bk1: 7622a 247463i bk2: 7732a 243307i bk3: 7784a 236604i bk4: 6624a 258487i bk5: 7078a 240994i bk6: 7876a 216139i bk7: 7764a 210105i bk8: 7570a 252702i bk9: 7636a 242748i bk10: 7060a 255423i bk11: 7105a 252061i bk12: 7842a 225827i bk13: 7816a 221622i bk14: 7052a 235908i bk15: 6990a 229891i 
bw_dist = 0.403	0.241	0.000	0.350	0.005
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.2002
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=461764 n_nop=231514 n_act=39092 n_pre=39077 n_req=77463 n_req_1=46789 n_req_2=30674 n_req_3=0 n_rd=119281 n_write=32800 bw_util=0.6465 bw_util_1=0.4051 bw_util_2=0.2414 bw_util_3=0 blp=7.824976 blp_1= 4.401752 blp_2= 3.690642 blp_3= -nan
 n_activity=459438 dram_eff=0.6498 dram_eff_1=0.4072 dram_eff_2=0.2426 dram_eff_3=0
bk0: 7412a 251864i bk1: 7651a 246197i bk2: 7670a 240695i bk3: 7570a 237882i bk4: 6944a 248700i bk5: 7176a 241008i bk6: 7400a 221743i bk7: 7756a 215561i bk8: 7922a 243208i bk9: 7864a 237148i bk10: 7156a 250050i bk11: 6996a 253034i bk12: 7674a 228733i bk13: 7870a 219728i bk14: 7106a 234374i bk15: 7114a 228951i 
bw_dist = 0.405	0.241	0.000	0.348	0.005
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.2409
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=461764 n_nop=233036 n_act=38509 n_pre=38496 n_req=77307 n_req_1=46584 n_req_2=30723 n_req_3=0 n_rd=119050 n_write=32673 bw_util=0.6452 bw_util_1=0.4034 bw_util_2=0.2418 bw_util_3=0 blp=7.697119 blp_1= 4.322087 blp_2= 3.654338 blp_3= -nan
 n_activity=459456 dram_eff=0.6485 dram_eff_1=0.4055 dram_eff_2=0.243 dram_eff_3=0
bk0: 7536a 249900i bk1: 7516a 247020i bk2: 7784a 240996i bk3: 7840a 235655i bk4: 6906a 250013i bk5: 6724a 252246i bk6: 7704a 223253i bk7: 7854a 218461i bk8: 7688a 251235i bk9: 7580a 251013i bk10: 7300a 249006i bk11: 7036a 257304i bk12: 7780a 229262i bk13: 7896a 223910i bk14: 6954a 237790i bk15: 6952a 239822i 
bw_dist = 0.403	0.242	0.000	0.350	0.005
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.0769

========= L2 cache stats =========
L2_cache_bank[0]: Access = 40855, Miss = 29705, Miss_rate = 0.727, Pending_hits = 767, Reservation_fails = 46509
L2_cache_bank[1]: Access = 40752, Miss = 29998, Miss_rate = 0.736, Pending_hits = 684, Reservation_fails = 55064
L2_cache_bank[2]: Access = 40672, Miss = 29821, Miss_rate = 0.733, Pending_hits = 744, Reservation_fails = 47362
L2_cache_bank[3]: Access = 40485, Miss = 29754, Miss_rate = 0.735, Pending_hits = 676, Reservation_fails = 46992
L2_cache_bank[4]: Access = 40752, Miss = 29953, Miss_rate = 0.735, Pending_hits = 679, Reservation_fails = 45178
L2_cache_bank[5]: Access = 40782, Miss = 29817, Miss_rate = 0.731, Pending_hits = 689, Reservation_fails = 50853
L2_cache_bank[6]: Access = 40495, Miss = 29603, Miss_rate = 0.731, Pending_hits = 715, Reservation_fails = 36821
L2_cache_bank[7]: Access = 40708, Miss = 29927, Miss_rate = 0.735, Pending_hits = 714, Reservation_fails = 43946
L2_cache_bank[8]: Access = 41771, Miss = 29661, Miss_rate = 0.710, Pending_hits = 743, Reservation_fails = 36665
L2_cache_bank[9]: Access = 40788, Miss = 30030, Miss_rate = 0.736, Pending_hits = 715, Reservation_fails = 50649
L2_cache_bank[10]: Access = 40673, Miss = 29838, Miss_rate = 0.734, Pending_hits = 725, Reservation_fails = 42324
L2_cache_bank[11]: Access = 40512, Miss = 29717, Miss_rate = 0.734, Pending_hits = 681, Reservation_fails = 45046
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 40855, Miss = 29705 (0.727), PendingHit = 767 (0.0188)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 40752, Miss = 29998 (0.736), PendingHit = 684 (0.0168)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 40672, Miss = 29821 (0.733), PendingHit = 744 (0.0183)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 40485, Miss = 29754 (0.735), PendingHit = 676 (0.0167)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 40752, Miss = 29953 (0.735), PendingHit = 679 (0.0167)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 40782, Miss = 29817 (0.731), PendingHit = 689 (0.0169)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 40495, Miss = 29603 (0.731), PendingHit = 715 (0.0177)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 40708, Miss = 29927 (0.735), PendingHit = 714 (0.0175)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 41771, Miss = 29661 (0.71), PendingHit = 743 (0.0178)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 40788, Miss = 30030 (0.736), PendingHit = 715 (0.0175)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 40673, Miss = 29838 (0.734), PendingHit = 725 (0.0178)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 40512, Miss = 29717 (0.734), PendingHit = 681 (0.0168)
L2 Cache Total Miss Rate = 0.731
Stream 1: L2 Cache Miss Rate = 0.738
Stream 2: L2 Cache Miss Rate = 0.719
Stream 1: Accesses  = 311576
Stream 1: Misses  = 230014
Stream 2: Accesses  = 177669
Stream 2: Misses  = 127810
Stream 1+2: Accesses  = 489245
Stream 1+2: Misses  = 357824
Total Accesses  = 489245
MPKI-CORES
CORE_L2MPKI_0	1.410
CORE_L2MPKI_1	1.661
CORE_L2MPKI_2	1.427
CORE_L2MPKI_3	1.689
CORE_L2MPKI_4	1.630
CORE_L2MPKI_5	1.570
CORE_L2MPKI_6	1.503
CORE_L2MPKI_7	1.663
CORE_L2MPKI_8	1.379
CORE_L2MPKI_9	1.506
CORE_L2MPKI_10	1.401
CORE_L2MPKI_11	1.459
CORE_L2MPKI_12	1.478
CORE_L2MPKI_13	1.444
CORE_L2MPKI_14	1.463
CORE_L2MPKI_15	1.652
CORE_L2MPKI_16	1.270
CORE_L2MPKI_17	1.350
CORE_L2MPKI_18	1.447
CORE_L2MPKI_19	1.655
CORE_L2MPKI_20	1.613
CORE_L2MPKI_21	1.602
CORE_L2MPKI_22	1.331
CORE_L2MPKI_23	1.592
CORE_L2MPKI_24	1.581
CORE_L2MPKI_25	1.509
CORE_L2MPKI_26	1.448
CORE_L2MPKI_27	1.677
CORE_L2MPKI_28	1.578
CORE_L2MPKI_29	1.723
CORE_L2MPKI_30	1.680
CORE_L2MPKI_31	1.399
CORE_L2MPKI_32	2.317
CORE_L2MPKI_33	1.744
CORE_L2MPKI_34	1.767
CORE_L2MPKI_35	2.046
CORE_L2MPKI_36	4.167
CORE_L2MPKI_37	1.589
CORE_L2MPKI_38	1.966
CORE_L2MPKI_39	1.523
CORE_L2MPKI_40	3.833
CORE_L2MPKI_41	1.739
CORE_L2MPKI_42	1.661
CORE_L2MPKI_43	1.616
CORE_L2MPKI_44	-nan
CORE_L2MPKI_45	2.597
CORE_L2MPKI_46	1.979
CORE_L2MPKI_47	1.748
CORE_L2MPKI_48	1.875
CORE_L2MPKI_49	1.597
CORE_L2MPKI_50	1.440
CORE_L2MPKI_51	1.484
CORE_L2MPKI_52	2.227
CORE_L2MPKI_53	1.628
CORE_L2MPKI_54	1.990
CORE_L2MPKI_55	1.496
CORE_L2MPKI_56	1.971
CORE_L2MPKI_57	1.721
CORE_L2MPKI_58	2.016
CORE_L2MPKI_59	1.494
Avg_MPKI_Stream1= 1.524
Avg_MPKI_Stream2= -nan
MISSES-CORES
CORE_MISSES_0	7241
CORE_MISSES_1	8109
CORE_MISSES_2	7074
CORE_MISSES_3	8547
CORE_MISSES_4	8755
CORE_MISSES_5	7670
CORE_MISSES_6	7365
CORE_MISSES_7	8006
CORE_MISSES_8	6947
CORE_MISSES_9	7776
CORE_MISSES_10	7362
CORE_MISSES_11	7123
CORE_MISSES_12	7274
CORE_MISSES_13	7182
CORE_MISSES_14	7677
CORE_MISSES_15	8312
CORE_MISSES_16	6269
CORE_MISSES_17	6706
CORE_MISSES_18	7175
CORE_MISSES_19	8282
CORE_MISSES_20	7698
CORE_MISSES_21	7552
CORE_MISSES_22	6716
CORE_MISSES_23	8385
CORE_MISSES_24	7751
CORE_MISSES_25	7538
CORE_MISSES_26	7405
CORE_MISSES_27	8838
CORE_MISSES_28	8410
CORE_MISSES_29	8869
CORE_MISSES_30	4958
CORE_MISSES_31	4290
CORE_MISSES_32	4438
CORE_MISSES_33	7433
CORE_MISSES_34	6167
CORE_MISSES_35	4998
CORE_MISSES_36	1065
CORE_MISSES_37	4583
CORE_MISSES_38	5301
CORE_MISSES_39	5449
CORE_MISSES_40	1959
CORE_MISSES_41	5070
CORE_MISSES_42	4448
CORE_MISSES_43	5810
CORE_MISSES_44	0
CORE_MISSES_45	4325
CORE_MISSES_46	3993
CORE_MISSES_47	6222
CORE_MISSES_48	3371
CORE_MISSES_49	3686
CORE_MISSES_50	3832
CORE_MISSES_51	4380
CORE_MISSES_52	2002
CORE_MISSES_53	3730
CORE_MISSES_54	4049
CORE_MISSES_55	5325
CORE_MISSES_56	3543
CORE_MISSES_57	3974
CORE_MISSES_58	4066
CORE_MISSES_59	5343
L2_MISSES = 357824
L2_total_cache_accesses = 489245
L2_total_cache_misses = 357824
L2_total_cache_miss_rate = 0.7314
L2_total_cache_pending_hits = 8532
L2_total_cache_reservation_fails = 547409
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 112253
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 7237
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 252284
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 397580
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 55
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 98
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 9853
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 1223
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 105511
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 147777
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 728
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 69
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 28
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1954
L2_cache_data_port_util = 0.119
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=1978408
icnt_total_pkts_simt_to_mem=851512
statistics from finished app 2
-------------------------------------------------
gpu_ipc_1 =     277.9111
gpu_ipc_2 =     331.8120
gpu_tot_sim_cycle_stream_1 = 721111
gpu_tot_sim_cycle_stream_2 = 721108
gpu_sim_insn_1 = 200404760
gpu_sim_insn_2 = 239272328
gpu_sim_cycle = 721112
gpu_sim_insn = 439677088
gpu_ipc =     609.7209
gpu_tot_sim_cycle = 721112
gpu_tot_sim_insn = 439677088
gpu_tot_ipc =     609.7209
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 3978924
gpu_stall_icnt2sh    = 1151523
gpu_total_sim_rate=317227

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 8645715
	L1I_total_cache_misses = 14937
	L1I_total_cache_miss_rate = 0.0017
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 28
L1D_cache:
	L1D_cache_core[0]: Access = 37973, Miss = 19919, Miss_rate = 0.525, Pending_hits = 1172, Reservation_fails = 410605
	L1D_cache_core[1]: Access = 36300, Miss = 20106, Miss_rate = 0.554, Pending_hits = 763, Reservation_fails = 382979
	L1D_cache_core[2]: Access = 36391, Miss = 19334, Miss_rate = 0.531, Pending_hits = 1465, Reservation_fails = 393643
	L1D_cache_core[3]: Access = 36949, Miss = 20329, Miss_rate = 0.550, Pending_hits = 140, Reservation_fails = 381014
	L1D_cache_core[4]: Access = 39519, Miss = 20951, Miss_rate = 0.530, Pending_hits = 726, Reservation_fails = 387687
	L1D_cache_core[5]: Access = 36312, Miss = 20016, Miss_rate = 0.551, Pending_hits = 425, Reservation_fails = 381454
	L1D_cache_core[6]: Access = 36843, Miss = 20244, Miss_rate = 0.549, Pending_hits = 7, Reservation_fails = 408575
	L1D_cache_core[7]: Access = 35186, Miss = 19479, Miss_rate = 0.554, Pending_hits = 793, Reservation_fails = 387989
	L1D_cache_core[8]: Access = 37463, Miss = 20624, Miss_rate = 0.551, Pending_hits = 7, Reservation_fails = 419346
	L1D_cache_core[9]: Access = 38388, Miss = 21109, Miss_rate = 0.550, Pending_hits = 7, Reservation_fails = 398579
	L1D_cache_core[10]: Access = 37546, Miss = 20636, Miss_rate = 0.550, Pending_hits = 70, Reservation_fails = 379989
	L1D_cache_core[11]: Access = 35831, Miss = 19830, Miss_rate = 0.553, Pending_hits = 732, Reservation_fails = 386708
	L1D_cache_core[12]: Access = 35749, Miss = 19778, Miss_rate = 0.553, Pending_hits = 687, Reservation_fails = 379312
	L1D_cache_core[13]: Access = 37143, Miss = 20390, Miss_rate = 0.549, Pending_hits = 7, Reservation_fails = 391950
	L1D_cache_core[14]: Access = 39072, Miss = 21491, Miss_rate = 0.550, Pending_hits = 133, Reservation_fails = 390159
	L1D_cache_core[15]: Access = 36426, Miss = 19847, Miss_rate = 0.545, Pending_hits = 790, Reservation_fails = 401708
	L1D_cache_core[16]: Access = 35160, Miss = 19478, Miss_rate = 0.554, Pending_hits = 975, Reservation_fails = 389281
	L1D_cache_core[17]: Access = 36082, Miss = 19843, Miss_rate = 0.550, Pending_hits = 7, Reservation_fails = 423973
	L1D_cache_core[18]: Access = 35662, Miss = 19623, Miss_rate = 0.550, Pending_hits = 7, Reservation_fails = 413680
	L1D_cache_core[19]: Access = 37176, Miss = 20478, Miss_rate = 0.551, Pending_hits = 424, Reservation_fails = 384340
	L1D_cache_core[20]: Access = 36039, Miss = 19890, Miss_rate = 0.552, Pending_hits = 591, Reservation_fails = 369512
	L1D_cache_core[21]: Access = 35300, Miss = 19544, Miss_rate = 0.554, Pending_hits = 835, Reservation_fails = 403912
	L1D_cache_core[22]: Access = 36840, Miss = 20337, Miss_rate = 0.552, Pending_hits = 645, Reservation_fails = 380270
	L1D_cache_core[23]: Access = 37944, Miss = 19347, Miss_rate = 0.510, Pending_hits = 608, Reservation_fails = 372942
	L1D_cache_core[24]: Access = 36062, Miss = 19910, Miss_rate = 0.552, Pending_hits = 580, Reservation_fails = 390185
	L1D_cache_core[25]: Access = 37162, Miss = 20403, Miss_rate = 0.549, Pending_hits = 7, Reservation_fails = 418944
	L1D_cache_core[26]: Access = 37634, Miss = 20675, Miss_rate = 0.549, Pending_hits = 7, Reservation_fails = 404084
	L1D_cache_core[27]: Access = 38656, Miss = 20497, Miss_rate = 0.530, Pending_hits = 514, Reservation_fails = 384909
	L1D_cache_core[28]: Access = 38152, Miss = 20953, Miss_rate = 0.549, Pending_hits = 7, Reservation_fails = 396483
	L1D_cache_core[29]: Access = 36762, Miss = 20302, Miss_rate = 0.552, Pending_hits = 647, Reservation_fails = 397417
	L1D_cache_core[30]: Access = 23050, Miss = 16153, Miss_rate = 0.701, Pending_hits = 2490, Reservation_fails = 263216
	L1D_cache_core[31]: Access = 16950, Miss = 12050, Miss_rate = 0.711, Pending_hits = 1929, Reservation_fails = 144023
	L1D_cache_core[32]: Access = 17600, Miss = 12850, Miss_rate = 0.730, Pending_hits = 1775, Reservation_fails = 185832
	L1D_cache_core[33]: Access = 24650, Miss = 17500, Miss_rate = 0.710, Pending_hits = 2372, Reservation_fails = 325348
	L1D_cache_core[34]: Access = 24900, Miss = 16805, Miss_rate = 0.675, Pending_hits = 2669, Reservation_fails = 314773
	L1D_cache_core[35]: Access = 17650, Miss = 12001, Miss_rate = 0.680, Pending_hits = 2122, Reservation_fails = 114267
	L1D_cache_core[36]: Access = 10900, Miss = 8050, Miss_rate = 0.739, Pending_hits = 1106, Reservation_fails = 89427
	L1D_cache_core[37]: Access = 17300, Miss = 12900, Miss_rate = 0.746, Pending_hits = 1714, Reservation_fails = 156802
	L1D_cache_core[38]: Access = 20750, Miss = 14250, Miss_rate = 0.687, Pending_hits = 2554, Reservation_fails = 232112
	L1D_cache_core[39]: Access = 11600, Miss = 8101, Miss_rate = 0.698, Pending_hits = 1334, Reservation_fails = 123527
	L1D_cache_core[40]: Access = 12500, Miss = 8500, Miss_rate = 0.680, Pending_hits = 1742, Reservation_fails = 73537
	L1D_cache_core[41]: Access = 16050, Miss = 12050, Miss_rate = 0.751, Pending_hits = 1664, Reservation_fails = 139191
	L1D_cache_core[42]: Access = 20150, Miss = 14151, Miss_rate = 0.702, Pending_hits = 2210, Reservation_fails = 238528
	L1D_cache_core[43]: Access = 18300, Miss = 12300, Miss_rate = 0.672, Pending_hits = 2392, Reservation_fails = 168815
	L1D_cache_core[44]: Access = 9300, Miss = 6300, Miss_rate = 0.677, Pending_hits = 1275, Reservation_fails = 69263
	L1D_cache_core[45]: Access = 13500, Miss = 9500, Miss_rate = 0.704, Pending_hits = 1697, Reservation_fails = 39093
	L1D_cache_core[46]: Access = 16900, Miss = 12900, Miss_rate = 0.763, Pending_hits = 1513, Reservation_fails = 193895
	L1D_cache_core[47]: Access = 14050, Miss = 10050, Miss_rate = 0.715, Pending_hits = 1628, Reservation_fails = 144984
	L1D_cache_core[48]: Access = 18300, Miss = 12300, Miss_rate = 0.672, Pending_hits = 2276, Reservation_fails = 193852
	L1D_cache_core[49]: Access = 15550, Miss = 10551, Miss_rate = 0.679, Pending_hits = 2095, Reservation_fails = 70320
	L1D_cache_core[50]: Access = 17500, Miss = 13000, Miss_rate = 0.743, Pending_hits = 1706, Reservation_fails = 179662
	L1D_cache_core[51]: Access = 16850, Miss = 11350, Miss_rate = 0.674, Pending_hits = 2214, Reservation_fails = 132830
	L1D_cache_core[52]: Access = 13200, Miss = 9200, Miss_rate = 0.697, Pending_hits = 1624, Reservation_fails = 112705
	L1D_cache_core[53]: Access = 14950, Miss = 10450, Miss_rate = 0.699, Pending_hits = 1833, Reservation_fails = 73321
	L1D_cache_core[54]: Access = 17500, Miss = 13000, Miss_rate = 0.743, Pending_hits = 1717, Reservation_fails = 206166
	L1D_cache_core[55]: Access = 11000, Miss = 8000, Miss_rate = 0.727, Pending_hits = 1071, Reservation_fails = 136765
	L1D_cache_core[56]: Access = 16850, Miss = 11350, Miss_rate = 0.674, Pending_hits = 2174, Reservation_fails = 143700
	L1D_cache_core[57]: Access = 17850, Miss = 12350, Miss_rate = 0.692, Pending_hits = 2171, Reservation_fails = 136041
	L1D_cache_core[58]: Access = 15800, Miss = 11300, Miss_rate = 0.715, Pending_hits = 1846, Reservation_fails = 115954
	L1D_cache_core[59]: Access = 21150, Miss = 15150, Miss_rate = 0.716, Pending_hits = 2194, Reservation_fails = 238724
	L1D_total_cache_accesses = 1610322
	L1D_total_cache_misses = 959775
	L1D_total_cache_miss_rate = 0.5960
	L1D_total_cache_pending_hits = 70885
	L1D_total_cache_reservation_fails = 16568302
	L1D_cache_data_port_util = 0.014
	L1D_cache_fill_port_util = 0.017
L1C_cache:
	L1C_total_cache_accesses = 227744
	L1C_total_cache_misses = 1856
	L1C_total_cache_miss_rate = 0.0081
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 5867
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 579662
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 70885
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 727554
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 15229079
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 225888
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1856
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 5867
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 232221
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1339223
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 8630778
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 14937
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 28
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
12012, 12006, 12012, 12012, 12006, 12006, 12006, 12006, 11951, 11943, 11949, 11942, 11947, 11939, 11945, 11950, 10657, 10649, 10657, 10648, 10650, 10645, 10650, 10643, 8272, 8262, 8271, 8262, 8270, 8262, 8270, 8262, 
gpgpu_n_tot_thrd_icount = 536051296
gpgpu_n_tot_w_icount = 16751603
gpgpu_n_stall_shd_mem = 16858369
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 727549
gpgpu_n_mem_write_global = 232217
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 60
gpgpu_n_load_insn  = 30592224
gpgpu_n_store_insn = 5191104
gpgpu_n_shmem_insn = 89382328
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 5436608
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 5867
gpgpu_stall_shd_mem[c_mem][bk_conf] = 5867
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 16852502
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:25496437	W0_Idle:7681232	W0_Scoreboard:34855151	W1:200000	W2:0	W3:508496	W4:774080	W5:16040	W6:184460	W7:0	W8:900443	W9:0	W10:16040	W11:0	W12:193860	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:800	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:548496	W32:13409633
Warp Occupancy Distribution:
Stall:19619019	W0_Idle:54383	W0_Scoreboard:13593674	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:900443	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:9099201
Warp Occupancy Distribution:
Stall:5877418	W0_Idle:7626849	W0_Scoreboard:21261477	W1:200000	W2:0	W3:508496	W4:774080	W5:16040	W6:184460	W7:0	W8:0	W9:0	W10:16040	W11:0	W12:193860	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:800	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:548496	W32:4310432
warp_utilization0: 0.197586
warp_utilization1: 0.231116
warp_utilization2: 0.162643
traffic_breakdown_coretomem[CONST_ACC_R] = 480 {8:60,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5820392 {8:727549,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 24861512 {40:50000,72:30000,136:152217,}
traffic_breakdown_coretomem[INST_ACC_R] = 9960 {8:1245,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4320 {72:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 98870640 {136:726990,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1856792 {8:232099,}
traffic_breakdown_memtocore[INST_ACC_R] = 169320 {136:1245,}
maxmrqlatency = 1197 
maxdqlatency = 0 
maxmflatency = 3492 
averagemflatency = 925 
averagemflatency_1 = 925 
averagemflatency_2= 924 
averagemrqlatency_1 = 69 
averagemrqlatency_2 = 68 
max_icnt2mem_latency = 2807 
max_icnt2sh_latency = 721111 
mrq_lat_table:283751 	10028 	19170 	38116 	103112 	150542 	185151 	142955 	42025 	1459 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	16826 	119304 	477043 	336579 	9397 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	55487 	25295 	35795 	71380 	134531 	269987 	293575 	74532 	437 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	303308 	405378 	18311 	53 	0 	0 	0 	0 	0 	651 	2977 	7503 	14016 	24175 	42614 	83016 	57147 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	16 	882 	543 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        25        36        27        22        22        32        32        32        32        24        24        16        23        23        27 
dram[1]:        33        24        27        24        20        22        32        32        32        32        19        28        22        24        33        30 
dram[2]:        26        36        24        37        26        19        32        32        32        32        23        23        20        34        31        22 
dram[3]:        35        24        24        23        20        22        32        32        32        32        26        18        16        22        26        21 
dram[4]:        21        23        30        40        27        33        32        32        32        32        27        23        22        26        40        20 
dram[5]:        32        18        22        19        16        19        32        32        32        32        18        25        21        16        30        19 
maximum service time to same row:
dram[0]:      4205      5449      5087      4532      1788      4625      3373      5747      1816      2569      5327      5798      4140      4960      5138      5414 
dram[1]:      5849      3026      3854      4490      3178      5112      4500      3809      1779      2856      2621      3187      4424      3128      4584      4518 
dram[2]:      5230      4272      6870      5363      2754      1617      4080      3135      2710      2107      6399      5009      4061      3392      6189      4769 
dram[3]:      4351      3073      5381      3263      4223      3511      4003      2672      2945      2118      3373      2530      3763      5378      4221      3444 
dram[4]:      4410      5342      5348      6850      2087      3698      2322      3613      2359      2861      4444      5753      4613      2652      5556      5224 
dram[5]:      3200      4599      3253      2724      3303      3478      4677      4511      2442      2723      2562      3538      4411      4239      4149      4236 
average row accesses per activate:
dram[0]:  1.976462  1.983905  1.852609  1.857798  1.858704  1.927937  1.969245  2.013288  1.807895  1.842041  1.942640  1.968571  1.893842  1.924991  1.900368  1.887918 
dram[1]:  2.068917  1.983782  1.858981  1.845499  1.923092  1.920763  2.020813  2.017241  1.861241  1.865996  2.001245  1.990668  1.889792  1.906033  1.943206  1.878942 
dram[2]:  1.967760  2.008718  1.839292  1.858117  1.916049  1.922231  1.957415  1.975553  1.826485  1.820662  1.917109  1.974296  1.890291  1.893027  1.901235  1.876878 
dram[3]:  1.985566  2.047142  1.853340  1.854963  1.904163  1.945538  1.954904  2.015876  1.842799  1.845961  1.955285  1.993980  1.901787  1.893281  1.916241  1.902004 
dram[4]:  1.998263  2.007818  1.845303  1.896651  1.853815  1.985223  1.980777  2.057595  1.828363  1.859965  2.005385  1.959378  1.898880  1.883615  1.880883  1.922191 
dram[5]:  2.052999  1.996751  1.885511  1.882810  1.942300  1.982534  2.044309  2.020621  1.865516  1.864826  1.991102  2.013605  1.926865  1.910188  1.911218  1.897354 
average row locality = 976311/507297 = 1.924535
average row locality_1 = 607910/322102 = 1.887321
average row locality_2 = 368401/185195 = 1.989260
average row locality_3 = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      7732      7995      7914      8109      7398      7274      7930      8108      8251      8170      7174      7310      8118      8294      7510      7478 
dram[1]:      7844      7918      8127      8212      7161      6997      7864      8252      7993      8044      7352      7269      8002      8262      7507      7362 
dram[2]:      7995      7860      8075      7948      7281      7425      7997      7766      8191      8230      7133      7306      8333      8276      7568      7358 
dram[3]:      7819      7909      8223      8168      6979      7402      8165      7900      8002      7936      7230      7293      8294      8093      7461      7301 
dram[4]:      7850      8036      8085      8111      7260      7455      7792      8060      8177      8161      7325      7175      8057      8281      7397      7448 
dram[5]:      7801      7950      8179      8260      7246      7082      7860      8183      7993      7977      7484      7206      8109      8315      7282      7317 
total reads: 746762
bank skew: 8333/6979 = 1.19
chip skew: 124765/124166 = 1.00
number of total write accesses:
dram[0]:      2512      2482      2418      2421      2300      2277      2507      2498      2374      2372      2279      2336      2461      2459      2314      2249 
dram[1]:      2513      2479      2419      2407      2316      2263      2525      2512      2389      2357      2296      2333      2458      2448      2347      2230 
dram[2]:      2503      2509      2420      2411      2282      2369      2483      2497      2388      2380      2257      2297      2453      2448      2295      2261 
dram[3]:      2498      2513      2430      2413      2260      2386      2499      2512      2357      2396      2260      2312      2453      2445      2285      2288 
dram[4]:      2503      2493      2424      2423      2294      2352      2512      2479      2369      2385      2360      2279      2459      2433      2235      2244 
dram[5]:      2503      2497      2432      2408      2314      2343      2521      2498      2384      2358      2365      2266      2456      2447      2277      2221 
total reads: 229645
bank skew: 2525/2221 = 1.14
chip skew: 38307/38244 = 1.00
average mf latency per bank:
dram[0]:        957       929       931       913       899       904       961       931       889       892       925       933       947       915       910       889
dram[1]:        922       905       890       888       884       892       936       920       864       874       875       899       907       908       884       887
dram[2]:        943       956       937       944       913       905       953       984       906       902       944       930       918       943       911       912
dram[3]:        922       948       897       914       902       912       925       967       887       898       910       914       913       934       895       901
dram[4]:        918       904       892       893       872       883       945       911       865       880       990       911       914       893       883       869
dram[5]:        902       901       864       877       857       889       914       907       849       873       869       894       895       899       870       876
maximum mf latency per bank:
dram[0]:       2884      2756      2984      2912      3261      2709      3260      2844      2817      2657      2662      3079      3155      2846      2907      2734
dram[1]:       2937      2852      3101      3208      2909      2668      3008      2911      2580      3215      3176      3079      2800      3113      3168      2786
dram[2]:       3047      2877      2978      2797      2783      2941      2748      3362      2945      3010      3011      2692      2993      3062      3120      3492
dram[3]:       3175      2950      2924      2877      2906      2898      3072      2772      2919      2970      3135      2823      3279      2763      3045      3113
dram[4]:       2777      2807      2759      2940      3100      2673      2949      2728      2884      3026      2896      3196      3088      2852      3030      3352
dram[5]:       2745      2811      2815      2716      2634      3067      2901      3148      2910      2897      2730      3154      2787      3141      2960      2664
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=951867 n_nop=466511 n_act=85300 n_pre=85285 n_req=160141 n_req_1=98303 n_req_2=61838 n_req_3=0 n_rd=249500 n_write=65271 bw_util=0.6493 bw_util_1=0.413 bw_util_2=0.2362 bw_util_3=0 blp=7.977313 blp_1= 4.548659 blp_2= 3.611316 blp_3= -nan
 n_activity=949000 dram_eff=0.6512 dram_eff_1=0.4143 dram_eff_2=0.237 dram_eff_3=0
bk0: 15464a 506413i bk1: 15990a 493503i bk2: 15828a 484510i bk3: 16218a 467650i bk4: 14790a 493133i bk5: 14548a 498101i bk6: 15860a 446438i bk7: 16216a 429061i bk8: 16502a 493514i bk9: 16340a 485453i bk10: 14342a 522536i bk11: 14618a 507130i bk12: 16236a 462785i bk13: 16588a 443453i bk14: 15016a 468849i bk15: 14944a 462457i 
bw_dist = 0.413	0.236	0.000	0.348	0.003
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.39
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=951867 n_nop=470166 n_act=84018 n_pre=84002 n_req=159583 n_req_1=97800 n_req_2=61783 n_req_3=0 n_rd=248302 n_write=65379 bw_util=0.647 bw_util_1=0.4109 bw_util_2=0.2361 bw_util_3=0 blp=7.845398 blp_1= 4.460705 blp_2= 3.575530 blp_3= -nan
 n_activity=949037 dram_eff=0.6489 dram_eff_1=0.4121 dram_eff_2=0.2368 dram_eff_3=0
bk0: 15688a 514470i bk1: 15836a 505554i bk2: 16254a 484312i bk3: 16424a 468284i bk4: 14322a 505234i bk5: 13992a 508202i bk6: 15728a 454925i bk7: 16504a 427776i bk8: 15986a 509272i bk9: 16066a 500003i bk10: 14704a 524390i bk11: 14532a 519297i bk12: 16004a 468643i bk13: 16524a 450713i bk14: 15014a 475558i bk15: 14724a 474782i 
bw_dist = 0.411	0.236	0.000	0.350	0.003
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.2971
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=951867 n_nop=466187 n_act=85469 n_pre=85454 n_req=160099 n_req_1=98267 n_req_2=61832 n_req_3=0 n_rd=249456 n_write=65301 bw_util=0.6492 bw_util_1=0.4129 bw_util_2=0.2363 bw_util_3=0 blp=7.997969 blp_1= 4.554471 blp_2= 3.628872 blp_3= -nan
 n_activity=949217 dram_eff=0.651 dram_eff_1=0.414 dram_eff_2=0.237 dram_eff_3=0
bk0: 15990a 504733i bk1: 15720a 497036i bk2: 16150a 476930i bk3: 15896a 466055i bk4: 14562a 497588i bk5: 14840a 478516i bk6: 15994a 443999i bk7: 15532a 439319i bk8: 16382a 498996i bk9: 16458a 483761i bk10: 14266a 521032i bk11: 14608a 510291i bk12: 16666a 455064i bk13: 16552a 441356i bk14: 15124a 463482i bk15: 14716a 466368i 
bw_dist = 0.413	0.236	0.000	0.348	0.003
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.4061
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=951867 n_nop=469245 n_act=84465 n_pre=84451 n_req=159551 n_req_1=97779 n_req_2=61772 n_req_3=0 n_rd=248310 n_write=65396 bw_util=0.6468 bw_util_1=0.4108 bw_util_2=0.236 bw_util_3=0 blp=7.898837 blp_1= 4.491625 blp_2= 3.594824 blp_3= -nan
 n_activity=949424 dram_eff=0.6485 dram_eff_1=0.4119 dram_eff_2=0.2366 dram_eff_3=0
bk0: 15638a 505606i bk1: 15818a 498713i bk2: 16446a 478011i bk3: 16326a 471298i bk4: 13956a 517865i bk5: 14804a 485611i bk6: 16330a 440055i bk7: 15800a 435716i bk8: 15990a 506672i bk9: 15866a 496750i bk10: 14458a 525469i bk11: 14585a 516665i bk12: 16588a 455535i bk13: 16186a 451095i bk14: 14921a 477588i bk15: 14598a 473841i 
bw_dist = 0.411	0.236	0.000	0.351	0.003
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.3758
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=951867 n_nop=468187 n_act=84563 n_pre=84549 n_req=159995 n_req_1=98219 n_req_2=61776 n_req_3=0 n_rd=249307 n_write=65261 bw_util=0.6487 bw_util_1=0.4127 bw_util_2=0.236 bw_util_3=0 blp=7.926204 blp_1= 4.520709 blp_2= 3.590541 blp_3= -nan
 n_activity=949473 dram_eff=0.6503 dram_eff_1=0.4137 dram_eff_2=0.2366 dram_eff_3=0
bk0: 15700a 508773i bk1: 16072a 494172i bk2: 16170a 479745i bk3: 16222a 474041i bk4: 14512a 501291i bk5: 14910a 487029i bk6: 15584a 448425i bk7: 16120a 436061i bk8: 16352a 503353i bk9: 16320a 486506i bk10: 14645a 517548i bk11: 14348a 517776i bk12: 16114a 464114i bk13: 16562a 445119i bk14: 14794a 481424i bk15: 14882a 465230i 
bw_dist = 0.413	0.236	0.000	0.349	0.003
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.3268
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=951867 n_nop=471130 n_act=83476 n_pre=83461 n_req=159673 n_req_1=97804 n_req_2=61869 n_req_3=0 n_rd=248446 n_write=65354 bw_util=0.6473 bw_util_1=0.4109 bw_util_2=0.2364 bw_util_3=0 blp=7.838340 blp_1= 4.456170 blp_2= 3.586397 blp_3= -nan
 n_activity=949479 dram_eff=0.6489 dram_eff_1=0.4119 dram_eff_2=0.237 dram_eff_3=0
bk0: 15602a 508919i bk1: 15900a 498157i bk2: 16348a 481227i bk3: 16518a 470550i bk4: 14492a 504729i bk5: 14156a 499998i bk6: 15720a 460297i bk7: 16364a 440185i bk8: 15982a 510523i bk9: 15950a 502611i bk10: 14960a 512490i bk11: 14410a 523745i bk12: 16218a 465354i bk13: 16630a 450513i bk14: 14562a 484289i bk15: 14634a 480169i 
bw_dist = 0.411	0.236	0.000	0.350	0.003
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.2791

========= L2 cache stats =========
L2_cache_bank[0]: Access = 79907, Miss = 62042, Miss_rate = 0.776, Pending_hits = 1267, Reservation_fails = 104518
L2_cache_bank[1]: Access = 79965, Miss = 62739, Miss_rate = 0.785, Pending_hits = 1119, Reservation_fails = 119272
L2_cache_bank[2]: Access = 80120, Miss = 61873, Miss_rate = 0.772, Pending_hits = 1309, Reservation_fails = 107054
L2_cache_bank[3]: Access = 79626, Miss = 62332, Miss_rate = 0.783, Pending_hits = 1167, Reservation_fails = 113259
L2_cache_bank[4]: Access = 80040, Miss = 62582, Miss_rate = 0.782, Pending_hits = 1166, Reservation_fails = 105023
L2_cache_bank[5]: Access = 79779, Miss = 62173, Miss_rate = 0.779, Pending_hits = 1189, Reservation_fails = 121799
L2_cache_bank[6]: Access = 79696, Miss = 62194, Miss_rate = 0.780, Pending_hits = 1214, Reservation_fails = 99727
L2_cache_bank[7]: Access = 80117, Miss = 62019, Miss_rate = 0.774, Pending_hits = 1278, Reservation_fails = 109208
L2_cache_bank[8]: Access = 81644, Miss = 61951, Miss_rate = 0.759, Pending_hits = 1198, Reservation_fails = 92121
L2_cache_bank[9]: Access = 80068, Miss = 62731, Miss_rate = 0.783, Pending_hits = 1189, Reservation_fails = 117961
L2_cache_bank[10]: Access = 80045, Miss = 61965, Miss_rate = 0.774, Pending_hits = 1230, Reservation_fails = 101620
L2_cache_bank[11]: Access = 79699, Miss = 62313, Miss_rate = 0.782, Pending_hits = 1195, Reservation_fails = 110916
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 79907, Miss = 62042 (0.776), PendingHit = 1267 (0.0159)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 79965, Miss = 62739 (0.785), PendingHit = 1119 (0.014)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 80120, Miss = 61873 (0.772), PendingHit = 1309 (0.0163)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 79626, Miss = 62332 (0.783), PendingHit = 1167 (0.0147)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 80040, Miss = 62582 (0.782), PendingHit = 1166 (0.0146)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 79779, Miss = 62173 (0.779), PendingHit = 1189 (0.0149)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 79696, Miss = 62194 (0.78), PendingHit = 1214 (0.0152)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 80117, Miss = 62019 (0.774), PendingHit = 1278 (0.016)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 81644, Miss = 61951 (0.759), PendingHit = 1198 (0.0147)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 80068, Miss = 62731 (0.783), PendingHit = 1189 (0.0148)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 80045, Miss = 61965 (0.774), PendingHit = 1230 (0.0154)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 79699, Miss = 62313 (0.782), PendingHit = 1195 (0.015)
L2 Cache Total Miss Rate = 0.777
Stream 1: L2 Cache Miss Rate = 0.807
Stream 2: L2 Cache Miss Rate = 0.727
Stream 1: Accesses  = 605409
Stream 1: Misses  = 488686
Stream 2: Accesses  = 355297
Stream 2: Misses  = 258228
Stream 1+2: Accesses  = 960706
Stream 1+2: Misses  = 746914
Total Accesses  = 960706
MPKI-CORES
CORE_L2MPKI_0	1.519
CORE_L2MPKI_1	1.768
CORE_L2MPKI_2	1.602
CORE_L2MPKI_3	1.768
CORE_L2MPKI_4	1.614
CORE_L2MPKI_5	1.650
CORE_L2MPKI_6	1.674
CORE_L2MPKI_7	1.759
CORE_L2MPKI_8	1.562
CORE_L2MPKI_9	1.652
CORE_L2MPKI_10	1.542
CORE_L2MPKI_11	1.639
CORE_L2MPKI_12	1.666
CORE_L2MPKI_13	1.585
CORE_L2MPKI_14	1.604
CORE_L2MPKI_15	1.825
CORE_L2MPKI_16	1.505
CORE_L2MPKI_17	1.559
CORE_L2MPKI_18	1.653
CORE_L2MPKI_19	1.794
CORE_L2MPKI_20	1.770
CORE_L2MPKI_21	1.741
CORE_L2MPKI_22	1.537
CORE_L2MPKI_23	1.690
CORE_L2MPKI_24	1.755
CORE_L2MPKI_25	1.615
CORE_L2MPKI_26	1.550
CORE_L2MPKI_27	1.737
CORE_L2MPKI_28	1.721
CORE_L2MPKI_29	1.774
CORE_L2MPKI_30	1.581
CORE_L2MPKI_31	1.674
CORE_L2MPKI_32	1.898
CORE_L2MPKI_33	1.734
CORE_L2MPKI_34	1.650
CORE_L2MPKI_35	2.123
CORE_L2MPKI_36	1.857
CORE_L2MPKI_37	1.766
CORE_L2MPKI_38	1.801
CORE_L2MPKI_39	1.523
CORE_L2MPKI_40	2.529
CORE_L2MPKI_41	1.844
CORE_L2MPKI_42	1.605
CORE_L2MPKI_43	1.741
CORE_L2MPKI_44	1.988
CORE_L2MPKI_45	2.474
CORE_L2MPKI_46	1.772
CORE_L2MPKI_47	1.836
CORE_L2MPKI_48	1.615
CORE_L2MPKI_49	1.988
CORE_L2MPKI_50	1.570
CORE_L2MPKI_51	1.709
CORE_L2MPKI_52	1.959
CORE_L2MPKI_53	2.029
CORE_L2MPKI_54	1.858
CORE_L2MPKI_55	1.496
CORE_L2MPKI_56	1.925
CORE_L2MPKI_57	1.595
CORE_L2MPKI_58	1.777
CORE_L2MPKI_59	1.480
Avg_MPKI_Stream1= 1.661
Avg_MPKI_Stream2= 1.813
MISSES-CORES
CORE_MISSES_0	15330
CORE_MISSES_1	17071
CORE_MISSES_2	15486
CORE_MISSES_3	17357
CORE_MISSES_4	16976
CORE_MISSES_5	15915
CORE_MISSES_6	16382
CORE_MISSES_7	16444
CORE_MISSES_8	15549
CORE_MISSES_9	16864
CORE_MISSES_10	15375
CORE_MISSES_11	15599
CORE_MISSES_12	15818
CORE_MISSES_13	15644
CORE_MISSES_14	16657
CORE_MISSES_15	17659
CORE_MISSES_16	14055
CORE_MISSES_17	14939
CORE_MISSES_18	15666
CORE_MISSES_19	17716
CORE_MISSES_20	16950
CORE_MISSES_21	16329
CORE_MISSES_22	15036
CORE_MISSES_23	17031
CORE_MISSES_24	16810
CORE_MISSES_25	15942
CORE_MISSES_26	15491
CORE_MISSES_27	17831
CORE_MISSES_28	17442
CORE_MISSES_29	17322
CORE_MISSES_30	10533
CORE_MISSES_31	8144
CORE_MISSES_32	9481
CORE_MISSES_33	13383
CORE_MISSES_34	11761
CORE_MISSES_35	9321
CORE_MISSES_36	5120
CORE_MISSES_37	9822
CORE_MISSES_38	11301
CORE_MISSES_39	5449
CORE_MISSES_40	7132
CORE_MISSES_41	9096
CORE_MISSES_42	10038
CORE_MISSES_43	9390
CORE_MISSES_44	4589
CORE_MISSES_45	7564
CORE_MISSES_46	9848
CORE_MISSES_47	8186
CORE_MISSES_48	8710
CORE_MISSES_49	7392
CORE_MISSES_50	8757
CORE_MISSES_51	8117
CORE_MISSES_52	7508
CORE_MISSES_53	7509
CORE_MISSES_54	10363
CORE_MISSES_55	5325
CORE_MISSES_56	9144
CORE_MISSES_57	7952
CORE_MISSES_58	7685
CORE_MISSES_59	9608
L2_MISSES = 746914
L2_total_cache_accesses = 960706
L2_total_cache_misses = 746914
L2_total_cache_miss_rate = 0.7775
L2_total_cache_pending_hits = 14521
L2_total_cache_reservation_fails = 1302478
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 178270
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 11751
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 537212
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 962321
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 55
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 98
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 19858
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 2653
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 209657
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 335368
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 1088
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 114
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 43
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 4691
L2_cache_data_port_util = 0.094
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=3873454
icnt_total_pkts_simt_to_mem=1679939
statistics from finished app 2
-------------------------------------------------
gpu_ipc_1 =     277.9111
gpu_ipc_2 =     331.8120
gpu_tot_sim_cycle_stream_1 = 721111
gpu_tot_sim_cycle_stream_2 = 721108
gpu_sim_insn_1 = 200404760
gpu_sim_insn_2 = 239272328
gpu_sim_cycle = 721112
gpu_sim_insn = 439677088
gpu_ipc =     609.7209
gpu_tot_sim_cycle = 721112
gpu_tot_sim_insn = 439677088
gpu_tot_ipc =     609.7209
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 3978924
gpu_stall_icnt2sh    = 1151523
gpu_total_sim_rate=317227

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 8645715
	L1I_total_cache_misses = 14937
	L1I_total_cache_miss_rate = 0.0017
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 28
L1D_cache:
	L1D_cache_core[0]: Access = 37973, Miss = 19919, Miss_rate = 0.525, Pending_hits = 1172, Reservation_fails = 410605
	L1D_cache_core[1]: Access = 36300, Miss = 20106, Miss_rate = 0.554, Pending_hits = 763, Reservation_fails = 382979
	L1D_cache_core[2]: Access = 36391, Miss = 19334, Miss_rate = 0.531, Pending_hits = 1465, Reservation_fails = 393643
	L1D_cache_core[3]: Access = 36949, Miss = 20329, Miss_rate = 0.550, Pending_hits = 140, Reservation_fails = 381014
	L1D_cache_core[4]: Access = 39519, Miss = 20951, Miss_rate = 0.530, Pending_hits = 726, Reservation_fails = 387687
	L1D_cache_core[5]: Access = 36312, Miss = 20016, Miss_rate = 0.551, Pending_hits = 425, Reservation_fails = 381454
	L1D_cache_core[6]: Access = 36843, Miss = 20244, Miss_rate = 0.549, Pending_hits = 7, Reservation_fails = 408575
	L1D_cache_core[7]: Access = 35186, Miss = 19479, Miss_rate = 0.554, Pending_hits = 793, Reservation_fails = 387989
	L1D_cache_core[8]: Access = 37463, Miss = 20624, Miss_rate = 0.551, Pending_hits = 7, Reservation_fails = 419346
	L1D_cache_core[9]: Access = 38388, Miss = 21109, Miss_rate = 0.550, Pending_hits = 7, Reservation_fails = 398579
	L1D_cache_core[10]: Access = 37546, Miss = 20636, Miss_rate = 0.550, Pending_hits = 70, Reservation_fails = 379989
	L1D_cache_core[11]: Access = 35831, Miss = 19830, Miss_rate = 0.553, Pending_hits = 732, Reservation_fails = 386708
	L1D_cache_core[12]: Access = 35749, Miss = 19778, Miss_rate = 0.553, Pending_hits = 687, Reservation_fails = 379312
	L1D_cache_core[13]: Access = 37143, Miss = 20390, Miss_rate = 0.549, Pending_hits = 7, Reservation_fails = 391950
	L1D_cache_core[14]: Access = 39072, Miss = 21491, Miss_rate = 0.550, Pending_hits = 133, Reservation_fails = 390159
	L1D_cache_core[15]: Access = 36426, Miss = 19847, Miss_rate = 0.545, Pending_hits = 790, Reservation_fails = 401708
	L1D_cache_core[16]: Access = 35160, Miss = 19478, Miss_rate = 0.554, Pending_hits = 975, Reservation_fails = 389281
	L1D_cache_core[17]: Access = 36082, Miss = 19843, Miss_rate = 0.550, Pending_hits = 7, Reservation_fails = 423973
	L1D_cache_core[18]: Access = 35662, Miss = 19623, Miss_rate = 0.550, Pending_hits = 7, Reservation_fails = 413680
	L1D_cache_core[19]: Access = 37176, Miss = 20478, Miss_rate = 0.551, Pending_hits = 424, Reservation_fails = 384340
	L1D_cache_core[20]: Access = 36039, Miss = 19890, Miss_rate = 0.552, Pending_hits = 591, Reservation_fails = 369512
	L1D_cache_core[21]: Access = 35300, Miss = 19544, Miss_rate = 0.554, Pending_hits = 835, Reservation_fails = 403912
	L1D_cache_core[22]: Access = 36840, Miss = 20337, Miss_rate = 0.552, Pending_hits = 645, Reservation_fails = 380270
	L1D_cache_core[23]: Access = 37944, Miss = 19347, Miss_rate = 0.510, Pending_hits = 608, Reservation_fails = 372942
	L1D_cache_core[24]: Access = 36062, Miss = 19910, Miss_rate = 0.552, Pending_hits = 580, Reservation_fails = 390185
	L1D_cache_core[25]: Access = 37162, Miss = 20403, Miss_rate = 0.549, Pending_hits = 7, Reservation_fails = 418944
	L1D_cache_core[26]: Access = 37634, Miss = 20675, Miss_rate = 0.549, Pending_hits = 7, Reservation_fails = 404084
	L1D_cache_core[27]: Access = 38656, Miss = 20497, Miss_rate = 0.530, Pending_hits = 514, Reservation_fails = 384909
	L1D_cache_core[28]: Access = 38152, Miss = 20953, Miss_rate = 0.549, Pending_hits = 7, Reservation_fails = 396483
	L1D_cache_core[29]: Access = 36762, Miss = 20302, Miss_rate = 0.552, Pending_hits = 647, Reservation_fails = 397417
	L1D_cache_core[30]: Access = 23050, Miss = 16153, Miss_rate = 0.701, Pending_hits = 2490, Reservation_fails = 263216
	L1D_cache_core[31]: Access = 16950, Miss = 12050, Miss_rate = 0.711, Pending_hits = 1929, Reservation_fails = 144023
	L1D_cache_core[32]: Access = 17600, Miss = 12850, Miss_rate = 0.730, Pending_hits = 1775, Reservation_fails = 185832
	L1D_cache_core[33]: Access = 24650, Miss = 17500, Miss_rate = 0.710, Pending_hits = 2372, Reservation_fails = 325348
	L1D_cache_core[34]: Access = 24900, Miss = 16805, Miss_rate = 0.675, Pending_hits = 2669, Reservation_fails = 314773
	L1D_cache_core[35]: Access = 17650, Miss = 12001, Miss_rate = 0.680, Pending_hits = 2122, Reservation_fails = 114267
	L1D_cache_core[36]: Access = 10900, Miss = 8050, Miss_rate = 0.739, Pending_hits = 1106, Reservation_fails = 89427
	L1D_cache_core[37]: Access = 17300, Miss = 12900, Miss_rate = 0.746, Pending_hits = 1714, Reservation_fails = 156802
	L1D_cache_core[38]: Access = 20750, Miss = 14250, Miss_rate = 0.687, Pending_hits = 2554, Reservation_fails = 232112
	L1D_cache_core[39]: Access = 11600, Miss = 8101, Miss_rate = 0.698, Pending_hits = 1334, Reservation_fails = 123527
	L1D_cache_core[40]: Access = 12500, Miss = 8500, Miss_rate = 0.680, Pending_hits = 1742, Reservation_fails = 73537
	L1D_cache_core[41]: Access = 16050, Miss = 12050, Miss_rate = 0.751, Pending_hits = 1664, Reservation_fails = 139191
	L1D_cache_core[42]: Access = 20150, Miss = 14151, Miss_rate = 0.702, Pending_hits = 2210, Reservation_fails = 238528
	L1D_cache_core[43]: Access = 18300, Miss = 12300, Miss_rate = 0.672, Pending_hits = 2392, Reservation_fails = 168815
	L1D_cache_core[44]: Access = 9300, Miss = 6300, Miss_rate = 0.677, Pending_hits = 1275, Reservation_fails = 69263
	L1D_cache_core[45]: Access = 13500, Miss = 9500, Miss_rate = 0.704, Pending_hits = 1697, Reservation_fails = 39093
	L1D_cache_core[46]: Access = 16900, Miss = 12900, Miss_rate = 0.763, Pending_hits = 1513, Reservation_fails = 193895
	L1D_cache_core[47]: Access = 14050, Miss = 10050, Miss_rate = 0.715, Pending_hits = 1628, Reservation_fails = 144984
	L1D_cache_core[48]: Access = 18300, Miss = 12300, Miss_rate = 0.672, Pending_hits = 2276, Reservation_fails = 193852
	L1D_cache_core[49]: Access = 15550, Miss = 10551, Miss_rate = 0.679, Pending_hits = 2095, Reservation_fails = 70320
	L1D_cache_core[50]: Access = 17500, Miss = 13000, Miss_rate = 0.743, Pending_hits = 1706, Reservation_fails = 179662
	L1D_cache_core[51]: Access = 16850, Miss = 11350, Miss_rate = 0.674, Pending_hits = 2214, Reservation_fails = 132830
	L1D_cache_core[52]: Access = 13200, Miss = 9200, Miss_rate = 0.697, Pending_hits = 1624, Reservation_fails = 112705
	L1D_cache_core[53]: Access = 14950, Miss = 10450, Miss_rate = 0.699, Pending_hits = 1833, Reservation_fails = 73321
	L1D_cache_core[54]: Access = 17500, Miss = 13000, Miss_rate = 0.743, Pending_hits = 1717, Reservation_fails = 206166
	L1D_cache_core[55]: Access = 11000, Miss = 8000, Miss_rate = 0.727, Pending_hits = 1071, Reservation_fails = 136765
	L1D_cache_core[56]: Access = 16850, Miss = 11350, Miss_rate = 0.674, Pending_hits = 2174, Reservation_fails = 143700
	L1D_cache_core[57]: Access = 17850, Miss = 12350, Miss_rate = 0.692, Pending_hits = 2171, Reservation_fails = 136041
	L1D_cache_core[58]: Access = 15800, Miss = 11300, Miss_rate = 0.715, Pending_hits = 1846, Reservation_fails = 115954
	L1D_cache_core[59]: Access = 21150, Miss = 15150, Miss_rate = 0.716, Pending_hits = 2194, Reservation_fails = 238724
	L1D_total_cache_accesses = 1610322
	L1D_total_cache_misses = 959775
	L1D_total_cache_miss_rate = 0.5960
	L1D_total_cache_pending_hits = 70885
	L1D_total_cache_reservation_fails = 16568302
	L1D_cache_data_port_util = 0.014
	L1D_cache_fill_port_util = 0.017
L1C_cache:
	L1C_total_cache_accesses = 227744
	L1C_total_cache_misses = 1856
	L1C_total_cache_miss_rate = 0.0081
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 5867
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 579662
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 70885
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 727554
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 15229079
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 225888
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1856
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 5867
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 232221
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1339223
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 8630778
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 14937
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 28
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
12012, 12006, 12012, 12012, 12006, 12006, 12006, 12006, 11951, 11943, 11949, 11942, 11947, 11939, 11945, 11950, 10657, 10649, 10657, 10648, 10650, 10645, 10650, 10643, 8272, 8262, 8271, 8262, 8270, 8262, 8270, 8262, 
gpgpu_n_tot_thrd_icount = 536051296
gpgpu_n_tot_w_icount = 16751603
gpgpu_n_stall_shd_mem = 16858369
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 727549
gpgpu_n_mem_write_global = 232217
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 60
gpgpu_n_load_insn  = 30592224
gpgpu_n_store_insn = 5191104
gpgpu_n_shmem_insn = 89382328
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 5436608
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 5867
gpgpu_stall_shd_mem[c_mem][bk_conf] = 5867
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 16852502
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:25496437	W0_Idle:7681232	W0_Scoreboard:34855151	W1:200000	W2:0	W3:508496	W4:774080	W5:16040	W6:184460	W7:0	W8:900443	W9:0	W10:16040	W11:0	W12:193860	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:800	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:548496	W32:13409633
Warp Occupancy Distribution:
Stall:19619019	W0_Idle:54383	W0_Scoreboard:13593674	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:900443	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:9099201
Warp Occupancy Distribution:
Stall:5877418	W0_Idle:7626849	W0_Scoreboard:21261477	W1:200000	W2:0	W3:508496	W4:774080	W5:16040	W6:184460	W7:0	W8:0	W9:0	W10:16040	W11:0	W12:193860	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:800	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:548496	W32:4310432
warp_utilization0: 0.197586
warp_utilization1: 0.231116
warp_utilization2: 0.162643
traffic_breakdown_coretomem[CONST_ACC_R] = 480 {8:60,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5820392 {8:727549,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 24861512 {40:50000,72:30000,136:152217,}
traffic_breakdown_coretomem[INST_ACC_R] = 9960 {8:1245,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4320 {72:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 98870640 {136:726990,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1856792 {8:232099,}
traffic_breakdown_memtocore[INST_ACC_R] = 169320 {136:1245,}
maxmrqlatency = 1197 
maxdqlatency = 0 
maxmflatency = 3492 
averagemflatency = 925 
averagemflatency_1 = 925 
averagemflatency_2= 924 
averagemrqlatency_1 = 69 
averagemrqlatency_2 = 68 
max_icnt2mem_latency = 2807 
max_icnt2sh_latency = 721111 
mrq_lat_table:283751 	10028 	19170 	38116 	103112 	150542 	185151 	142955 	42025 	1459 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	16826 	119304 	477043 	336579 	9397 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	55487 	25295 	35795 	71380 	134531 	269987 	293575 	74532 	437 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	303308 	405378 	18311 	53 	0 	0 	0 	0 	0 	651 	2977 	7503 	14016 	24175 	42614 	83016 	57147 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	16 	882 	543 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        25        36        27        22        22        32        32        32        32        24        24        16        23        23        27 
dram[1]:        33        24        27        24        20        22        32        32        32        32        19        28        22        24        33        30 
dram[2]:        26        36        24        37        26        19        32        32        32        32        23        23        20        34        31        22 
dram[3]:        35        24        24        23        20        22        32        32        32        32        26        18        16        22        26        21 
dram[4]:        21        23        30        40        27        33        32        32        32        32        27        23        22        26        40        20 
dram[5]:        32        18        22        19        16        19        32        32        32        32        18        25        21        16        30        19 
maximum service time to same row:
dram[0]:      4205      5449      5087      4532      1788      4625      3373      5747      1816      2569      5327      5798      4140      4960      5138      5414 
dram[1]:      5849      3026      3854      4490      3178      5112      4500      3809      1779      2856      2621      3187      4424      3128      4584      4518 
dram[2]:      5230      4272      6870      5363      2754      1617      4080      3135      2710      2107      6399      5009      4061      3392      6189      4769 
dram[3]:      4351      3073      5381      3263      4223      3511      4003      2672      2945      2118      3373      2530      3763      5378      4221      3444 
dram[4]:      4410      5342      5348      6850      2087      3698      2322      3613      2359      2861      4444      5753      4613      2652      5556      5224 
dram[5]:      3200      4599      3253      2724      3303      3478      4677      4511      2442      2723      2562      3538      4411      4239      4149      4236 
average row accesses per activate:
dram[0]:  1.976462  1.983905  1.852609  1.857798  1.858704  1.927937  1.969245  2.013288  1.807895  1.842041  1.942640  1.968571  1.893842  1.924991  1.900368  1.887918 
dram[1]:  2.068917  1.983782  1.858981  1.845499  1.923092  1.920763  2.020813  2.017241  1.861241  1.865996  2.001245  1.990668  1.889792  1.906033  1.943206  1.878942 
dram[2]:  1.967760  2.008718  1.839292  1.858117  1.916049  1.922231  1.957415  1.975553  1.826485  1.820662  1.917109  1.974296  1.890291  1.893027  1.901235  1.876878 
dram[3]:  1.985566  2.047142  1.853340  1.854963  1.904163  1.945538  1.954904  2.015876  1.842799  1.845961  1.955285  1.993980  1.901787  1.893281  1.916241  1.902004 
dram[4]:  1.998263  2.007818  1.845303  1.896651  1.853815  1.985223  1.980777  2.057595  1.828363  1.859965  2.005385  1.959378  1.898880  1.883615  1.880883  1.922191 
dram[5]:  2.052999  1.996751  1.885511  1.882810  1.942300  1.982534  2.044309  2.020621  1.865516  1.864826  1.991102  2.013605  1.926865  1.910188  1.911218  1.897354 
average row locality = 976311/507297 = 1.924535
average row locality_1 = 607910/322102 = 1.887321
average row locality_2 = 368401/185195 = 1.989260
average row locality_3 = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      7732      7995      7914      8109      7398      7274      7930      8108      8251      8170      7174      7310      8118      8294      7510      7478 
dram[1]:      7844      7918      8127      8212      7161      6997      7864      8252      7993      8044      7352      7269      8002      8262      7507      7362 
dram[2]:      7995      7860      8075      7948      7281      7425      7997      7766      8191      8230      7133      7306      8333      8276      7568      7358 
dram[3]:      7819      7909      8223      8168      6979      7402      8165      7900      8002      7936      7230      7293      8294      8093      7461      7301 
dram[4]:      7850      8036      8085      8111      7260      7455      7792      8060      8177      8161      7325      7175      8057      8281      7397      7448 
dram[5]:      7801      7950      8179      8260      7246      7082      7860      8183      7993      7977      7484      7206      8109      8315      7282      7317 
total reads: 746762
bank skew: 8333/6979 = 1.19
chip skew: 124765/124166 = 1.00
number of total write accesses:
dram[0]:      2512      2482      2418      2421      2300      2277      2507      2498      2374      2372      2279      2336      2461      2459      2314      2249 
dram[1]:      2513      2479      2419      2407      2316      2263      2525      2512      2389      2357      2296      2333      2458      2448      2347      2230 
dram[2]:      2503      2509      2420      2411      2282      2369      2483      2497      2388      2380      2257      2297      2453      2448      2295      2261 
dram[3]:      2498      2513      2430      2413      2260      2386      2499      2512      2357      2396      2260      2312      2453      2445      2285      2288 
dram[4]:      2503      2493      2424      2423      2294      2352      2512      2479      2369      2385      2360      2279      2459      2433      2235      2244 
dram[5]:      2503      2497      2432      2408      2314      2343      2521      2498      2384      2358      2365      2266      2456      2447      2277      2221 
total reads: 229645
bank skew: 2525/2221 = 1.14
chip skew: 38307/38244 = 1.00
average mf latency per bank:
dram[0]:        957       929       931       913       899       904       961       931       889       892       925       933       947       915       910       889
dram[1]:        922       905       890       888       884       892       936       920       864       874       875       899       907       908       884       887
dram[2]:        943       956       937       944       913       905       953       984       906       902       944       930       918       943       911       912
dram[3]:        922       948       897       914       902       912       925       967       887       898       910       914       913       934       895       901
dram[4]:        918       904       892       893       872       883       945       911       865       880       990       911       914       893       883       869
dram[5]:        902       901       864       877       857       889       914       907       849       873       869       894       895       899       870       876
maximum mf latency per bank:
dram[0]:       2884      2756      2984      2912      3261      2709      3260      2844      2817      2657      2662      3079      3155      2846      2907      2734
dram[1]:       2937      2852      3101      3208      2909      2668      3008      2911      2580      3215      3176      3079      2800      3113      3168      2786
dram[2]:       3047      2877      2978      2797      2783      2941      2748      3362      2945      3010      3011      2692      2993      3062      3120      3492
dram[3]:       3175      2950      2924      2877      2906      2898      3072      2772      2919      2970      3135      2823      3279      2763      3045      3113
dram[4]:       2777      2807      2759      2940      3100      2673      2949      2728      2884      3026      2896      3196      3088      2852      3030      3352
dram[5]:       2745      2811      2815      2716      2634      3067      2901      3148      2910      2897      2730      3154      2787      3141      2960      2664
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=951867 n_nop=466511 n_act=85300 n_pre=85285 n_req=160141 n_req_1=98303 n_req_2=61838 n_req_3=0 n_rd=249500 n_write=65271 bw_util=0.6493 bw_util_1=0.413 bw_util_2=0.2362 bw_util_3=0 blp=7.977313 blp_1= 4.548659 blp_2= 3.611316 blp_3= -nan
 n_activity=949000 dram_eff=0.6512 dram_eff_1=0.4143 dram_eff_2=0.237 dram_eff_3=0
bk0: 15464a 506413i bk1: 15990a 493503i bk2: 15828a 484510i bk3: 16218a 467650i bk4: 14790a 493133i bk5: 14548a 498101i bk6: 15860a 446438i bk7: 16216a 429061i bk8: 16502a 493514i bk9: 16340a 485453i bk10: 14342a 522536i bk11: 14618a 507130i bk12: 16236a 462785i bk13: 16588a 443453i bk14: 15016a 468849i bk15: 14944a 462457i 
bw_dist = 0.413	0.236	0.000	0.348	0.003
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.39
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=951867 n_nop=470166 n_act=84018 n_pre=84002 n_req=159583 n_req_1=97800 n_req_2=61783 n_req_3=0 n_rd=248302 n_write=65379 bw_util=0.647 bw_util_1=0.4109 bw_util_2=0.2361 bw_util_3=0 blp=7.845398 blp_1= 4.460705 blp_2= 3.575530 blp_3= -nan
 n_activity=949037 dram_eff=0.6489 dram_eff_1=0.4121 dram_eff_2=0.2368 dram_eff_3=0
bk0: 15688a 514470i bk1: 15836a 505554i bk2: 16254a 484312i bk3: 16424a 468284i bk4: 14322a 505234i bk5: 13992a 508202i bk6: 15728a 454925i bk7: 16504a 427776i bk8: 15986a 509272i bk9: 16066a 500003i bk10: 14704a 524390i bk11: 14532a 519297i bk12: 16004a 468643i bk13: 16524a 450713i bk14: 15014a 475558i bk15: 14724a 474782i 
bw_dist = 0.411	0.236	0.000	0.350	0.003
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.2971
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=951867 n_nop=466187 n_act=85469 n_pre=85454 n_req=160099 n_req_1=98267 n_req_2=61832 n_req_3=0 n_rd=249456 n_write=65301 bw_util=0.6492 bw_util_1=0.4129 bw_util_2=0.2363 bw_util_3=0 blp=7.997969 blp_1= 4.554471 blp_2= 3.628872 blp_3= -nan
 n_activity=949217 dram_eff=0.651 dram_eff_1=0.414 dram_eff_2=0.237 dram_eff_3=0
bk0: 15990a 504733i bk1: 15720a 497036i bk2: 16150a 476930i bk3: 15896a 466055i bk4: 14562a 497588i bk5: 14840a 478516i bk6: 15994a 443999i bk7: 15532a 439319i bk8: 16382a 498996i bk9: 16458a 483761i bk10: 14266a 521032i bk11: 14608a 510291i bk12: 16666a 455064i bk13: 16552a 441356i bk14: 15124a 463482i bk15: 14716a 466368i 
bw_dist = 0.413	0.236	0.000	0.348	0.003
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.4061
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=951867 n_nop=469245 n_act=84465 n_pre=84451 n_req=159551 n_req_1=97779 n_req_2=61772 n_req_3=0 n_rd=248310 n_write=65396 bw_util=0.6468 bw_util_1=0.4108 bw_util_2=0.236 bw_util_3=0 blp=7.898837 blp_1= 4.491625 blp_2= 3.594824 blp_3= -nan
 n_activity=949424 dram_eff=0.6485 dram_eff_1=0.4119 dram_eff_2=0.2366 dram_eff_3=0
bk0: 15638a 505606i bk1: 15818a 498713i bk2: 16446a 478011i bk3: 16326a 471298i bk4: 13956a 517865i bk5: 14804a 485611i bk6: 16330a 440055i bk7: 15800a 435716i bk8: 15990a 506672i bk9: 15866a 496750i bk10: 14458a 525469i bk11: 14585a 516665i bk12: 16588a 455535i bk13: 16186a 451095i bk14: 14921a 477588i bk15: 14598a 473841i 
bw_dist = 0.411	0.236	0.000	0.351	0.003
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.3758
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=951867 n_nop=468187 n_act=84563 n_pre=84549 n_req=159995 n_req_1=98219 n_req_2=61776 n_req_3=0 n_rd=249307 n_write=65261 bw_util=0.6487 bw_util_1=0.4127 bw_util_2=0.236 bw_util_3=0 blp=7.926204 blp_1= 4.520709 blp_2= 3.590541 blp_3= -nan
 n_activity=949473 dram_eff=0.6503 dram_eff_1=0.4137 dram_eff_2=0.2366 dram_eff_3=0
bk0: 15700a 508773i bk1: 16072a 494172i bk2: 16170a 479745i bk3: 16222a 474041i bk4: 14512a 501291i bk5: 14910a 487029i bk6: 15584a 448425i bk7: 16120a 436061i bk8: 16352a 503353i bk9: 16320a 486506i bk10: 14645a 517548i bk11: 14348a 517776i bk12: 16114a 464114i bk13: 16562a 445119i bk14: 14794a 481424i bk15: 14882a 465230i 
bw_dist = 0.413	0.236	0.000	0.349	0.003
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.3268
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=951867 n_nop=471130 n_act=83476 n_pre=83461 n_req=159673 n_req_1=97804 n_req_2=61869 n_req_3=0 n_rd=248446 n_write=65354 bw_util=0.6473 bw_util_1=0.4109 bw_util_2=0.2364 bw_util_3=0 blp=7.838340 blp_1= 4.456170 blp_2= 3.586397 blp_3= -nan
 n_activity=949479 dram_eff=0.6489 dram_eff_1=0.4119 dram_eff_2=0.237 dram_eff_3=0
bk0: 15602a 508919i bk1: 15900a 498157i bk2: 16348a 481227i bk3: 16518a 470550i bk4: 14492a 504729i bk5: 14156a 499998i bk6: 15720a 460297i bk7: 16364a 440185i bk8: 15982a 510523i bk9: 15950a 502611i bk10: 14960a 512490i bk11: 14410a 523745i bk12: 16218a 465354i bk13: 16630a 450513i bk14: 14562a 484289i bk15: 14634a 480169i 
bw_dist = 0.411	0.236	0.000	0.350	0.003
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.2791

========= L2 cache stats =========
L2_cache_bank[0]: Access = 79907, Miss = 62042, Miss_rate = 0.776, Pending_hits = 1267, Reservation_fails = 104518
L2_cache_bank[1]: Access = 79965, Miss = 62739, Miss_rate = 0.785, Pending_hits = 1119, Reservation_fails = 119272
L2_cache_bank[2]: Access = 80120, Miss = 61873, Miss_rate = 0.772, Pending_hits = 1309, Reservation_fails = 107054
L2_cache_bank[3]: Access = 79626, Miss = 62332, Miss_rate = 0.783, Pending_hits = 1167, Reservation_fails = 113259
L2_cache_bank[4]: Access = 80040, Miss = 62582, Miss_rate = 0.782, Pending_hits = 1166, Reservation_fails = 105023
L2_cache_bank[5]: Access = 79779, Miss = 62173, Miss_rate = 0.779, Pending_hits = 1189, Reservation_fails = 121799
L2_cache_bank[6]: Access = 79696, Miss = 62194, Miss_rate = 0.780, Pending_hits = 1214, Reservation_fails = 99727
L2_cache_bank[7]: Access = 80117, Miss = 62019, Miss_rate = 0.774, Pending_hits = 1278, Reservation_fails = 109208
L2_cache_bank[8]: Access = 81644, Miss = 61951, Miss_rate = 0.759, Pending_hits = 1198, Reservation_fails = 92121
L2_cache_bank[9]: Access = 80068, Miss = 62731, Miss_rate = 0.783, Pending_hits = 1189, Reservation_fails = 117961
L2_cache_bank[10]: Access = 80045, Miss = 61965, Miss_rate = 0.774, Pending_hits = 1230, Reservation_fails = 101620
L2_cache_bank[11]: Access = 79699, Miss = 62313, Miss_rate = 0.782, Pending_hits = 1195, Reservation_fails = 110916
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 79907, Miss = 62042 (0.776), PendingHit = 1267 (0.0159)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 79965, Miss = 62739 (0.785), PendingHit = 1119 (0.014)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 80120, Miss = 61873 (0.772), PendingHit = 1309 (0.0163)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 79626, Miss = 62332 (0.783), PendingHit = 1167 (0.0147)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 80040, Miss = 62582 (0.782), PendingHit = 1166 (0.0146)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 79779, Miss = 62173 (0.779), PendingHit = 1189 (0.0149)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 79696, Miss = 62194 (0.78), PendingHit = 1214 (0.0152)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 80117, Miss = 62019 (0.774), PendingHit = 1278 (0.016)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 81644, Miss = 61951 (0.759), PendingHit = 1198 (0.0147)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 80068, Miss = 62731 (0.783), PendingHit = 1189 (0.0148)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 80045, Miss = 61965 (0.774), PendingHit = 1230 (0.0154)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 79699, Miss = 62313 (0.782), PendingHit = 1195 (0.015)
L2 Cache Total Miss Rate = 0.777
Stream 1: L2 Cache Miss Rate = 0.807
Stream 2: L2 Cache Miss Rate = 0.727
Stream 1: Accesses  = 605409
Stream 1: Misses  = 488686
Stream 2: Accesses  = 355297
Stream 2: Misses  = 258228
Stream 1+2: Accesses  = 960706
Stream 1+2: Misses  = 746914
Total Accesses  = 960706
MPKI-CORES
CORE_L2MPKI_0	1.519
CORE_L2MPKI_1	1.768
CORE_L2MPKI_2	1.602
CORE_L2MPKI_3	1.768
CORE_L2MPKI_4	1.614
CORE_L2MPKI_5	1.650
CORE_L2MPKI_6	1.674
CORE_L2MPKI_7	1.759
CORE_L2MPKI_8	1.562
CORE_L2MPKI_9	1.652
CORE_L2MPKI_10	1.542
CORE_L2MPKI_11	1.639
CORE_L2MPKI_12	1.666
CORE_L2MPKI_13	1.585
CORE_L2MPKI_14	1.604
CORE_L2MPKI_15	1.825
CORE_L2MPKI_16	1.505
CORE_L2MPKI_17	1.559
CORE_L2MPKI_18	1.653
CORE_L2MPKI_19	1.794
CORE_L2MPKI_20	1.770
CORE_L2MPKI_21	1.741
CORE_L2MPKI_22	1.537
CORE_L2MPKI_23	1.690
CORE_L2MPKI_24	1.755
CORE_L2MPKI_25	1.615
CORE_L2MPKI_26	1.550
CORE_L2MPKI_27	1.737
CORE_L2MPKI_28	1.721
CORE_L2MPKI_29	1.774
CORE_L2MPKI_30	1.581
CORE_L2MPKI_31	1.674
CORE_L2MPKI_32	1.898
CORE_L2MPKI_33	1.734
CORE_L2MPKI_34	1.650
CORE_L2MPKI_35	2.123
CORE_L2MPKI_36	1.857
CORE_L2MPKI_37	1.766
CORE_L2MPKI_38	1.801
CORE_L2MPKI_39	1.523
CORE_L2MPKI_40	2.529
CORE_L2MPKI_41	1.844
CORE_L2MPKI_42	1.605
CORE_L2MPKI_43	1.741
CORE_L2MPKI_44	1.988
CORE_L2MPKI_45	2.474
CORE_L2MPKI_46	1.772
CORE_L2MPKI_47	1.836
CORE_L2MPKI_48	1.615
CORE_L2MPKI_49	1.988
CORE_L2MPKI_50	1.570
CORE_L2MPKI_51	1.709
CORE_L2MPKI_52	1.959
CORE_L2MPKI_53	2.029
CORE_L2MPKI_54	1.858
CORE_L2MPKI_55	1.496
CORE_L2MPKI_56	1.925
CORE_L2MPKI_57	1.595
CORE_L2MPKI_58	1.777
CORE_L2MPKI_59	1.480
Avg_MPKI_Stream1= 1.661
Avg_MPKI_Stream2= 1.813
MISSES-CORES
CORE_MISSES_0	15330
CORE_MISSES_1	17071
CORE_MISSES_2	15486
CORE_MISSES_3	17357
CORE_MISSES_4	16976
CORE_MISSES_5	15915
CORE_MISSES_6	16382
CORE_MISSES_7	16444
CORE_MISSES_8	15549
CORE_MISSES_9	16864
CORE_MISSES_10	15375
CORE_MISSES_11	15599
CORE_MISSES_12	15818
CORE_MISSES_13	15644
CORE_MISSES_14	16657
CORE_MISSES_15	17659
CORE_MISSES_16	14055
CORE_MISSES_17	14939
CORE_MISSES_18	15666
CORE_MISSES_19	17716
CORE_MISSES_20	16950
CORE_MISSES_21	16329
CORE_MISSES_22	15036
CORE_MISSES_23	17031
CORE_MISSES_24	16810
CORE_MISSES_25	15942
CORE_MISSES_26	15491
CORE_MISSES_27	17831
CORE_MISSES_28	17442
CORE_MISSES_29	17322
CORE_MISSES_30	10533
CORE_MISSES_31	8144
CORE_MISSES_32	9481
CORE_MISSES_33	13383
CORE_MISSES_34	11761
CORE_MISSES_35	9321
CORE_MISSES_36	5120
CORE_MISSES_37	9822
CORE_MISSES_38	11301
CORE_MISSES_39	5449
CORE_MISSES_40	7132
CORE_MISSES_41	9096
CORE_MISSES_42	10038
CORE_MISSES_43	9390
CORE_MISSES_44	4589
CORE_MISSES_45	7564
CORE_MISSES_46	9848
CORE_MISSES_47	8186
CORE_MISSES_48	8710
CORE_MISSES_49	7392
CORE_MISSES_50	8757
CORE_MISSES_51	8117
CORE_MISSES_52	7508
CORE_MISSES_53	7509
CORE_MISSES_54	10363
CORE_MISSES_55	5325
CORE_MISSES_56	9144
CORE_MISSES_57	7952
CORE_MISSES_58	7685
CORE_MISSES_59	9608
L2_MISSES = 746914
L2_total_cache_accesses = 960706
L2_total_cache_misses = 746914
L2_total_cache_miss_rate = 0.7775
L2_total_cache_pending_hits = 14521
L2_total_cache_reservation_fails = 1302478
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 178270
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 11751
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 537212
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 962321
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 55
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 98
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 19858
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 2653
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 209657
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 335368
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 1088
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 114
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 43
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 4691
L2_cache_data_port_util = 0.094
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=3873454
icnt_total_pkts_simt_to_mem=1679939
statistics from finished app 2
-------------------------------------------------
gpu_ipc_1 =     257.5030
gpu_ipc_2 =     362.2047
gpu_tot_sim_cycle_stream_1 = 881930
gpu_tot_sim_cycle_stream_2 = 881925
gpu_sim_insn_1 = 227099656
gpu_sim_insn_2 = 319437368
gpu_sim_cycle = 881931
gpu_sim_insn = 546537024
gpu_ipc =     619.7050
gpu_tot_sim_cycle = 881931
gpu_tot_sim_insn = 546537024
gpu_tot_ipc =     619.7050
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 4323046
gpu_stall_icnt2sh    = 1638616
gpu_total_sim_rate=330633

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 11025784
	L1I_total_cache_misses = 19356
	L1I_total_cache_miss_rate = 0.0018
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 31
L1D_cache:
	L1D_cache_core[0]: Access = 50990, Miss = 26862, Miss_rate = 0.527, Pending_hits = 1242, Reservation_fails = 440128
	L1D_cache_core[1]: Access = 45128, Miss = 24893, Miss_rate = 0.552, Pending_hits = 763, Reservation_fails = 403206
	L1D_cache_core[2]: Access = 39680, Miss = 21108, Miss_rate = 0.532, Pending_hits = 1500, Reservation_fails = 395097
	L1D_cache_core[3]: Access = 39680, Miss = 21780, Miss_rate = 0.549, Pending_hits = 140, Reservation_fails = 393704
	L1D_cache_core[4]: Access = 50487, Miss = 26936, Miss_rate = 0.534, Pending_hits = 1151, Reservation_fails = 414295
	L1D_cache_core[5]: Access = 39680, Miss = 21846, Miss_rate = 0.551, Pending_hits = 579, Reservation_fails = 389139
	L1D_cache_core[6]: Access = 39680, Miss = 21761, Miss_rate = 0.548, Pending_hits = 7, Reservation_fails = 413364
	L1D_cache_core[7]: Access = 39680, Miss = 21893, Miss_rate = 0.552, Pending_hits = 793, Reservation_fails = 397507
	L1D_cache_core[8]: Access = 45983, Miss = 25225, Miss_rate = 0.549, Pending_hits = 7, Reservation_fails = 427816
	L1D_cache_core[9]: Access = 45576, Miss = 25017, Miss_rate = 0.549, Pending_hits = 7, Reservation_fails = 408116
	L1D_cache_core[10]: Access = 39680, Miss = 21770, Miss_rate = 0.549, Pending_hits = 70, Reservation_fails = 381778
	L1D_cache_core[11]: Access = 39680, Miss = 21879, Miss_rate = 0.551, Pending_hits = 732, Reservation_fails = 395242
	L1D_cache_core[12]: Access = 39680, Miss = 21870, Miss_rate = 0.551, Pending_hits = 694, Reservation_fails = 387933
	L1D_cache_core[13]: Access = 39680, Miss = 21761, Miss_rate = 0.548, Pending_hits = 7, Reservation_fails = 397824
	L1D_cache_core[14]: Access = 46368, Miss = 25467, Miss_rate = 0.549, Pending_hits = 133, Reservation_fails = 394296
	L1D_cache_core[15]: Access = 39680, Miss = 21581, Miss_rate = 0.544, Pending_hits = 790, Reservation_fails = 407321
	L1D_cache_core[16]: Access = 39680, Miss = 21943, Miss_rate = 0.553, Pending_hits = 1157, Reservation_fails = 396782
	L1D_cache_core[17]: Access = 39680, Miss = 21761, Miss_rate = 0.548, Pending_hits = 7, Reservation_fails = 430336
	L1D_cache_core[18]: Access = 39680, Miss = 21761, Miss_rate = 0.548, Pending_hits = 7, Reservation_fails = 426982
	L1D_cache_core[19]: Access = 39680, Miss = 21827, Miss_rate = 0.550, Pending_hits = 466, Reservation_fails = 386578
	L1D_cache_core[20]: Access = 39680, Miss = 21855, Miss_rate = 0.551, Pending_hits = 639, Reservation_fails = 381075
	L1D_cache_core[21]: Access = 39680, Miss = 21911, Miss_rate = 0.552, Pending_hits = 1024, Reservation_fails = 412624
	L1D_cache_core[22]: Access = 39680, Miss = 21857, Miss_rate = 0.551, Pending_hits = 645, Reservation_fails = 384185
	L1D_cache_core[23]: Access = 39680, Miss = 20283, Miss_rate = 0.511, Pending_hits = 608, Reservation_fails = 374608
	L1D_cache_core[24]: Access = 39680, Miss = 21867, Miss_rate = 0.551, Pending_hits = 713, Reservation_fails = 400541
	L1D_cache_core[25]: Access = 39680, Miss = 21761, Miss_rate = 0.548, Pending_hits = 7, Reservation_fails = 424470
	L1D_cache_core[26]: Access = 39680, Miss = 21761, Miss_rate = 0.548, Pending_hits = 7, Reservation_fails = 405367
	L1D_cache_core[27]: Access = 39680, Miss = 21041, Miss_rate = 0.530, Pending_hits = 514, Reservation_fails = 385335
	L1D_cache_core[28]: Access = 39680, Miss = 21761, Miss_rate = 0.548, Pending_hits = 7, Reservation_fails = 399794
	L1D_cache_core[29]: Access = 39680, Miss = 21860, Miss_rate = 0.551, Pending_hits = 647, Reservation_fails = 403370
	L1D_cache_core[30]: Access = 33750, Miss = 23953, Miss_rate = 0.710, Pending_hits = 3227, Reservation_fails = 279208
	L1D_cache_core[31]: Access = 25850, Miss = 18150, Miss_rate = 0.702, Pending_hits = 2573, Reservation_fails = 149312
	L1D_cache_core[32]: Access = 28200, Miss = 20652, Miss_rate = 0.732, Pending_hits = 2473, Reservation_fails = 203527
	L1D_cache_core[33]: Access = 33750, Miss = 23701, Miss_rate = 0.702, Pending_hits = 3164, Reservation_fails = 333642
	L1D_cache_core[34]: Access = 35900, Miss = 24805, Miss_rate = 0.691, Pending_hits = 3576, Reservation_fails = 334704
	L1D_cache_core[35]: Access = 26950, Miss = 18301, Miss_rate = 0.679, Pending_hits = 3002, Reservation_fails = 120092
	L1D_cache_core[36]: Access = 21650, Miss = 15851, Miss_rate = 0.732, Pending_hits = 1882, Reservation_fails = 102674
	L1D_cache_core[37]: Access = 26250, Miss = 18950, Miss_rate = 0.722, Pending_hits = 2541, Reservation_fails = 161425
	L1D_cache_core[38]: Access = 31400, Miss = 22000, Miss_rate = 0.701, Pending_hits = 3322, Reservation_fails = 252923
	L1D_cache_core[39]: Access = 20700, Miss = 14251, Miss_rate = 0.688, Pending_hits = 2138, Reservation_fails = 128865
	L1D_cache_core[40]: Access = 21050, Miss = 14550, Miss_rate = 0.691, Pending_hits = 2431, Reservation_fails = 87869
	L1D_cache_core[41]: Access = 22300, Miss = 16300, Miss_rate = 0.731, Pending_hits = 2278, Reservation_fails = 142143
	L1D_cache_core[42]: Access = 28100, Miss = 20101, Miss_rate = 0.715, Pending_hits = 2817, Reservation_fails = 248795
	L1D_cache_core[43]: Access = 26000, Miss = 17500, Miss_rate = 0.673, Pending_hits = 3198, Reservation_fails = 171966
	L1D_cache_core[44]: Access = 17850, Miss = 12350, Miss_rate = 0.692, Pending_hits = 2034, Reservation_fails = 77567
	L1D_cache_core[45]: Access = 19750, Miss = 13750, Miss_rate = 0.696, Pending_hits = 2387, Reservation_fails = 39788
	L1D_cache_core[46]: Access = 24850, Miss = 18850, Miss_rate = 0.759, Pending_hits = 2189, Reservation_fails = 203098
	L1D_cache_core[47]: Access = 21750, Miss = 15250, Miss_rate = 0.701, Pending_hits = 2440, Reservation_fails = 150022
	L1D_cache_core[48]: Access = 26850, Miss = 18350, Miss_rate = 0.683, Pending_hits = 2940, Reservation_fails = 207259
	L1D_cache_core[49]: Access = 21800, Miss = 14801, Miss_rate = 0.679, Pending_hits = 2696, Reservation_fails = 74201
	L1D_cache_core[50]: Access = 25450, Miss = 18950, Miss_rate = 0.745, Pending_hits = 2260, Reservation_fails = 189527
	L1D_cache_core[51]: Access = 24550, Miss = 16550, Miss_rate = 0.674, Pending_hits = 2905, Reservation_fails = 136655
	L1D_cache_core[52]: Access = 21750, Miss = 15251, Miss_rate = 0.701, Pending_hits = 2233, Reservation_fails = 120309
	L1D_cache_core[53]: Access = 21200, Miss = 14700, Miss_rate = 0.693, Pending_hits = 2408, Reservation_fails = 75021
	L1D_cache_core[54]: Access = 25450, Miss = 18950, Miss_rate = 0.745, Pending_hits = 2274, Reservation_fails = 215905
	L1D_cache_core[55]: Access = 18700, Miss = 13200, Miss_rate = 0.706, Pending_hits = 1832, Reservation_fails = 141740
	L1D_cache_core[56]: Access = 25400, Miss = 17400, Miss_rate = 0.685, Pending_hits = 2846, Reservation_fails = 157108
	L1D_cache_core[57]: Access = 24100, Miss = 16600, Miss_rate = 0.689, Pending_hits = 2677, Reservation_fails = 138699
	L1D_cache_core[58]: Access = 23750, Miss = 17250, Miss_rate = 0.726, Pending_hits = 2341, Reservation_fails = 130916
	L1D_cache_core[59]: Access = 28850, Miss = 20350, Miss_rate = 0.705, Pending_hits = 2876, Reservation_fails = 244150
	L1D_total_cache_accesses = 1990752
	L1D_total_cache_misses = 1206515
	L1D_total_cache_miss_rate = 0.6061
	L1D_total_cache_pending_hits = 93023
	L1D_total_cache_reservation_fails = 17077923
	L1D_cache_data_port_util = 0.014
	L1D_cache_fill_port_util = 0.018
L1C_cache:
	L1C_total_cache_accesses = 338544
	L1C_total_cache_misses = 1856
	L1C_total_cache_miss_rate = 0.0055
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 5867
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 691214
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 93023
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 896092
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 15682878
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 336688
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1856
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 5867
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 310423
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1395045
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 11006428
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 19356
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 31
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
17847, 17847, 17847, 17847, 17847, 17847, 17847, 17847, 17323, 17311, 17317, 17308, 17315, 17307, 17313, 17305, 11188, 11188, 11188, 11188, 11188, 11188, 11188, 11188, 11188, 11188, 11188, 11188, 11188, 11188, 11188, 11188, 
gpgpu_n_tot_thrd_icount = 681265696
gpgpu_n_tot_w_icount = 21289553
gpgpu_n_stall_shd_mem = 17510090
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 896092
gpgpu_n_mem_write_global = 310423
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 60
gpgpu_n_load_insn  = 35351104
gpgpu_n_store_insn = 6573536
gpgpu_n_shmem_insn = 110343544
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 8056608
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 5867
gpgpu_stall_shd_mem[c_mem][bk_conf] = 5867
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 17504223
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:26376039	W0_Idle:7992995	W0_Scoreboard:44238959	W1:300000	W2:0	W3:762744	W4:1161120	W5:24060	W6:276690	W7:0	W8:1005209	W9:0	W10:24060	W11:0	W12:290790	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:1200	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:822744	W32:16621028
Warp Occupancy Distribution:
Stall:20025096	W0_Idle:133136	W0_Scoreboard:17476043	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:1005209	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:10155380
Warp Occupancy Distribution:
Stall:6350943	W0_Idle:7859859	W0_Scoreboard:26762916	W1:300000	W2:0	W3:762744	W4:1161120	W5:24060	W6:276690	W7:0	W8:0	W9:0	W10:24060	W11:0	W12:290790	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:1200	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:822744	W32:6465648
warp_utilization0: 0.213115
warp_utilization1: 0.228725
warp_utilization2: 0.198210
traffic_breakdown_coretomem[CONST_ACC_R] = 480 {8:60,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7168736 {8:896092,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 32137528 {40:75000,72:45000,136:190423,}
traffic_breakdown_coretomem[INST_ACC_R] = 13560 {8:1695,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4320 {72:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 121862392 {136:896047,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2483320 {8:310415,}
traffic_breakdown_memtocore[INST_ACC_R] = 230520 {136:1695,}
maxmrqlatency = 1197 
maxdqlatency = 0 
maxmflatency = 3492 
averagemflatency = 825 
averagemflatency_1 = 887 
averagemflatency_2= 745 
averagemrqlatency_1 = 68 
averagemrqlatency_2 = 65 
max_icnt2mem_latency = 2807 
max_icnt2sh_latency = 881930 
mrq_lat_table:340175 	12858 	23750 	47770 	128189 	183638 	219611 	165843 	48258 	1965 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	80138 	228602 	542621 	345737 	9424 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	153856 	71966 	58931 	90406 	158713 	294872 	303932 	75155 	437 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	345419 	521437 	29155 	96 	0 	0 	0 	0 	0 	651 	2977 	7503 	14016 	24175 	42614 	83016 	135463 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	21 	210 	988 	543 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        26        34        36        28        22        28        32        32        32        42        29        24        28        29        23        29 
dram[1]:        33        33        27        25        20        29        32        32        32        48        40        28        23        31        33        30 
dram[2]:        26        36        24        37        26        24        32        32        32        55        27        30        22        34        33        27 
dram[3]:        35        36        27        27        23        32        32        32        37        35        30        32        28        25        26        30 
dram[4]:        30        26        49        40        27        33        32        32        32        33        43        38        25        26        40        27 
dram[5]:        38        23        23        32        29        22        32        32        32        41        34        26        21        22        30        26 
maximum service time to same row:
dram[0]:      6395      5449      5087      4532      1788      4625      5269      5747      2537      4283      5327      5798      4140      4960      5138      5414 
dram[1]:      9034      4442      3854      4490      3178      5112      5801      4568      3593      3680      2621      3187      4424      3931      4584      4518 
dram[2]:      5230      4970      6870      5363      2754      1617      4357      4729      3385      3218      6399      5009      4061      3392      6189      4769 
dram[3]:      4371      8998      5381      3686      4223      3511      4807      6057      3404      3141      3373      2530      3763      5378      4221      3444 
dram[4]:      4410      5342      5348      6850      2087      3698      4003      4465      2925      3500      4444      5753      4613      3411      5556      5224 
dram[5]:      8943      4872      3629      3398      3303      3478      6010      5013      2442      3874      2562      3538      4411      4446      4149      4236 
average row accesses per activate:
dram[0]:  2.074756  2.085575  1.956158  1.949977  1.982733  2.052325  2.078622  2.114187  1.936202  1.960721  2.066821  2.086557  1.990991  2.006368  1.999838  2.011415 
dram[1]:  2.165688  2.074765  1.962545  1.953661  2.060153  2.064380  2.128835  2.118994  1.981105  1.984608  2.139104  2.102697  1.990739  2.001444  2.058130  1.994965 
dram[2]:  2.059428  2.103104  1.937258  1.980666  2.036627  2.020490  2.062957  2.095238  1.937472  1.952395  2.050395  2.094532  1.985836  1.994917  2.002900  2.020754 
dram[3]:  2.082952  2.139497  1.951902  1.978043  2.042742  2.057785  2.055256  2.117490  1.959753  1.967169  2.077385  2.124325  1.986319  2.004537  2.029931  2.045855 
dram[4]:  2.103332  2.102322  1.951068  1.996358  1.990820  2.082373  2.087763  2.155044  1.959181  1.978861  2.108980  2.069247  2.002606  1.978380  2.010161  2.046134 
dram[5]:  2.146538  2.090351  1.997624  1.984687  2.086083  2.090410  2.151169  2.126694  1.987025  1.989655  2.091594  2.137621  2.016321  2.009437  2.040108  2.037400 
average row locality = 1172059/575886 = 2.035228
average row locality_1 = 694848/360658 = 1.926612
average row locality_2 = 477211/215228 = 2.217235
average row locality_3 = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      8578      8902      9246      9437      8979      8872      8790      9070      9779      9627      8567      8694      9225      9450      9252      9225 
dram[1]:      8671      8791      9378      9493      8746      8645      8707      9147      9381      9556      8791      8663      9106      9340      9086      9177 
dram[2]:      8891      8656      9385      9334      8866      8917      8975      8645      9637      9739      8594      8658      9479      9413      9307      9170 
dram[3]:      8695      8697      9475      9448      8622      8875      9053      8772      9522      9306      8670      8707      9352      9224      9281      8987 
dram[4]:      8684      8916      9439      9436      8843      8982      8670      9035      9717      9612      8645      8580      9159      9483      9182      9244 
dram[5]:      8631      8783      9450      9550      8834      8689      8716      9089      9364      9498      8827      8603      9217      9414      8940      9164 
total reads: 871119
bank skew: 9779/8567 = 1.14
chip skew: 145693/144678 = 1.01
number of total write accesses:
dram[0]:      3134      3113      3158      3154      3078      3091      3160      3150      3180      3202      3063      3119      3151      3152      3123      3109 
dram[1]:      3132      3114      3145      3155      3104      3091      3157      3158      3201      3209      3096      3110      3147      3133      3129      3106 
dram[2]:      3134      3134      3151      3164      3089      3113      3149      3147      3191      3221      3083      3063      3139      3145      3123      3098 
dram[3]:      3132      3128      3146      3164      3087      3126      3147      3141      3187      3217      3088      3100      3134      3146      3130      3104 
dram[4]:      3122      3124      3161      3171      3084      3127      3153      3141      3194      3213      3121      3074      3135      3145      3084      3086 
dram[5]:      3117      3132      3159      3152      3113      3126      3152      3148      3194      3196      3116      3062      3137      3149      3115      3093 
total reads: 300941
bank skew: 3221/3062 = 1.05
chip skew: 50187/50135 = 1.00
average mf latency per bank:
dram[0]:        902       886       863       864       821       842       909       885       826       844       849       869       888       874       829       836
dram[1]:        873       862       834       846       805       823       886       880       811       828       806       835       856       865       816       826
dram[2]:        895       907       878       874       841       830       903       926       857       838       871       855       871       886       846       831
dram[3]:        871       895       841       851       820       837       878       911       829       835       837       834       870       875       821       819
dram[4]:        871       864       834       843       799       823       892       868       805       832       914       843       864       850       807       814
dram[5]:        854       857       810       826       784       813       864       863       795       814       804       820       844       852       794       804
maximum mf latency per bank:
dram[0]:       2884      2756      2984      2912      3261      2709      3260      2844      2817      2657      2662      3079      3155      2846      2907      2734
dram[1]:       2937      2852      3101      3208      2909      2668      3008      2911      2580      3215      3176      3079      2800      3113      3168      2786
dram[2]:       3047      2877      2978      2797      2783      2941      2748      3362      2945      3010      3011      2692      2993      3062      3120      3492
dram[3]:       3175      2950      2924      2877      2906      2898      3072      2772      2919      2970      3135      2823      3279      2763      3045      3113
dram[4]:       2777      2807      2759      2940      3100      2673      2949      2728      2884      3026      2896      3196      3088      2852      3030      3352
dram[5]:       2745      2811      2815      2716      2634      3067      2901      3148      2910      2897      2730      3154      2787      3141      2960      2664
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1164148 n_nop=594440 n_act=96985 n_pre=96969 n_req=190585 n_req_1=110589 n_req_2=79996 n_req_3=0 n_rd=291384 n_write=84370 bw_util=0.6275 bw_util_1=0.38 bw_util_2=0.2475 bw_util_3=0 blp=7.528003 blp_1= 4.279163 blp_2= 3.538347 blp_3= -nan
 n_activity=1159214 dram_eff=0.6302 dram_eff_1=0.3816 dram_eff_2=0.2486 dram_eff_3=0
bk0: 17156a 669543i bk1: 17804a 653309i bk2: 18492a 624251i bk3: 18874a 608001i bk4: 17958a 625830i bk5: 17744a 626145i bk6: 17580a 603634i bk7: 18140a 583386i bk8: 19558a 629656i bk9: 19254a 619979i bk10: 17134a 659848i bk11: 17386a 643366i bk12: 18450a 609759i bk13: 18900a 587926i bk14: 18504a 590119i bk15: 18450a 579970i 
bw_dist = 0.380	0.248	0.000	0.368	0.004
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.8309
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1164148 n_nop=599732 n_act=95278 n_pre=95262 n_req=189629 n_req_1=109671 n_req_2=79958 n_req_3=0 n_rd=289356 n_write=84520 bw_util=0.6243 bw_util_1=0.3768 bw_util_2=0.2475 bw_util_3=0 blp=7.379992 blp_1= 4.192554 blp_2= 3.496146 blp_3= -nan
 n_activity=1159656 dram_eff=0.6267 dram_eff_1=0.3783 dram_eff_2=0.2485 dram_eff_3=0
bk0: 17342a 678136i bk1: 17582a 666418i bk2: 18756a 631107i bk3: 18986a 609718i bk4: 17492a 640599i bk5: 17290a 636079i bk6: 17414a 614889i bk7: 18294a 585738i bk8: 18762a 648511i bk9: 19112a 631232i bk10: 17582a 664668i bk11: 17326a 659340i bk12: 18212a 618187i bk13: 18680a 601246i bk14: 18172a 606885i bk15: 18354a 592108i 
bw_dist = 0.377	0.247	0.000	0.372	0.004
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.7012
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1164148 n_nop=594351 n_act=97031 n_pre=97015 n_req=190600 n_req_1=110553 n_req_2=80047 n_req_3=0 n_rd=291330 n_write=84421 bw_util=0.6276 bw_util_1=0.3799 bw_util_2=0.2478 bw_util_3=0 blp=7.545043 blp_1= 4.279320 blp_2= 3.552936 blp_3= -nan
 n_activity=1159599 dram_eff=0.6301 dram_eff_1=0.3813 dram_eff_2=0.2488 dram_eff_3=0
bk0: 17782a 662924i bk1: 17312a 659915i bk2: 18770a 617634i bk3: 18668a 604849i bk4: 17732a 629430i bk5: 17834a 611648i bk6: 17950a 594453i bk7: 17290a 595824i bk8: 19274a 636648i bk9: 19478a 616362i bk10: 17188a 655445i bk11: 17316a 652271i bk12: 18958a 600648i bk13: 18826a 587845i bk14: 18614a 584483i bk15: 18338a 584443i 
bw_dist = 0.380	0.248	0.000	0.368	0.004
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.8361
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1164148 n_nop=598827 n_act=95723 n_pre=95707 n_req=189548 n_req_1=109646 n_req_2=79902 n_req_3=0 n_rd=289372 n_write=84519 bw_util=0.6241 bw_util_1=0.3767 bw_util_2=0.2473 bw_util_3=0 blp=7.425062 blp_1= 4.211330 blp_2= 3.516884 blp_3= -nan
 n_activity=1160027 dram_eff=0.6263 dram_eff_1=0.3781 dram_eff_2=0.2482 dram_eff_3=0
bk0: 17390a 666064i bk1: 17394a 662659i bk2: 18950a 624402i bk3: 18896a 615433i bk4: 17244a 648684i bk5: 17750a 622565i bk6: 18106a 597841i bk7: 17544a 595687i bk8: 19044a 641094i bk9: 18612a 636420i bk10: 17340a 660679i bk11: 17414a 656268i bk12: 18704a 603974i bk13: 18448a 599192i bk14: 18562a 599363i bk15: 17974a 598697i 
bw_dist = 0.377	0.247	0.000	0.372	0.004
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.7409
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1164148 n_nop=596245 n_act=96164 n_pre=96148 n_req=190536 n_req_1=110513 n_req_2=80023 n_req_3=0 n_rd=291254 n_write=84337 bw_util=0.6273 bw_util_1=0.3797 bw_util_2=0.2476 bw_util_3=0 blp=7.484982 blp_1= 4.247957 blp_2= 3.521211 blp_3= -nan
 n_activity=1160186 dram_eff=0.6294 dram_eff_1=0.381 dram_eff_2=0.2484 dram_eff_3=0
bk0: 17368a 672340i bk1: 17832a 654343i bk2: 18878a 620537i bk3: 18872a 613012i bk4: 17686a 632554i bk5: 17964a 616997i bk6: 17340a 604640i bk7: 18070a 586997i bk8: 19434a 637424i bk9: 19224a 621756i bk10: 17290a 658813i bk11: 17160a 654548i bk12: 18318a 613056i bk13: 18966a 587771i bk14: 18364a 601455i bk15: 18488a 581790i 
bw_dist = 0.380	0.248	0.000	0.369	0.003
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.7717
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1164148 n_nop=600758 n_act=94706 n_pre=94690 n_req=189714 n_req_1=109686 n_req_2=80028 n_req_3=0 n_rd=289538 n_write=84456 bw_util=0.6246 bw_util_1=0.3769 bw_util_2=0.2477 bw_util_3=0 blp=7.372112 blp_1= 4.183653 blp_2= 3.505635 blp_3= -nan
 n_activity=1159945 dram_eff=0.6269 dram_eff_1=0.3782 dram_eff_2=0.2486 dram_eff_3=0
bk0: 17262a 673141i bk1: 17566a 660288i bk2: 18900a 627390i bk3: 19100a 613347i bk4: 17668a 638469i bk5: 17378a 631696i bk6: 17432a 620463i bk7: 18178a 596601i bk8: 18728a 651439i bk9: 18996a 637183i bk10: 17654a 656063i bk11: 17206a 662742i bk12: 18434a 613857i bk13: 18828a 600108i bk14: 17880a 610645i bk15: 18328a 597777i 
bw_dist = 0.377	0.248	0.000	0.372	0.004
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.6294

========= L2 cache stats =========
L2_cache_bank[0]: Access = 100306, Miss = 72418, Miss_rate = 0.722, Pending_hits = 3841, Reservation_fails = 108074
L2_cache_bank[1]: Access = 100804, Miss = 73283, Miss_rate = 0.727, Pending_hits = 3807, Reservation_fails = 124389
L2_cache_bank[2]: Access = 100399, Miss = 71866, Miss_rate = 0.716, Pending_hits = 3931, Reservation_fails = 111622
L2_cache_bank[3]: Access = 100525, Miss = 72814, Miss_rate = 0.724, Pending_hits = 3814, Reservation_fails = 119485
L2_cache_bank[4]: Access = 100950, Miss = 73139, Miss_rate = 0.725, Pending_hits = 3872, Reservation_fails = 110647
L2_cache_bank[5]: Access = 100107, Miss = 72535, Miss_rate = 0.725, Pending_hits = 3769, Reservation_fails = 126013
L2_cache_bank[6]: Access = 100668, Miss = 72673, Miss_rate = 0.722, Pending_hits = 3872, Reservation_fails = 103740
L2_cache_bank[7]: Access = 100364, Miss = 72016, Miss_rate = 0.718, Pending_hits = 3789, Reservation_fails = 112608
L2_cache_bank[8]: Access = 102241, Miss = 72344, Miss_rate = 0.708, Pending_hits = 3873, Reservation_fails = 95276
L2_cache_bank[9]: Access = 100966, Miss = 73293, Miss_rate = 0.726, Pending_hits = 3806, Reservation_fails = 123627
L2_cache_bank[10]: Access = 100268, Miss = 71979, Miss_rate = 0.718, Pending_hits = 3773, Reservation_fails = 103621
L2_cache_bank[11]: Access = 100661, Miss = 72793, Miss_rate = 0.723, Pending_hits = 3774, Reservation_fails = 117243
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 100306, Miss = 72418 (0.722), PendingHit = 3841 (0.0383)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 100804, Miss = 73283 (0.727), PendingHit = 3807 (0.0378)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 100399, Miss = 71866 (0.716), PendingHit = 3931 (0.0392)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 100525, Miss = 72814 (0.724), PendingHit = 3814 (0.0379)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 100950, Miss = 73139 (0.725), PendingHit = 3872 (0.0384)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 100107, Miss = 72535 (0.725), PendingHit = 3769 (0.0376)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 100668, Miss = 72673 (0.722), PendingHit = 3872 (0.0385)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 100364, Miss = 72016 (0.718), PendingHit = 3789 (0.0378)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 102241, Miss = 72344 (0.708), PendingHit = 3873 (0.0379)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 100966, Miss = 73293 (0.726), PendingHit = 3806 (0.0377)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 100268, Miss = 71979 (0.718), PendingHit = 3773 (0.0376)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 100661, Miss = 72793 (0.723), PendingHit = 3774 (0.0375)
L2 Cache Total Miss Rate = 0.721
Stream 1: L2 Cache Miss Rate = 0.813
Stream 2: L2 Cache Miss Rate = 0.604
Stream 1: Accesses  = 675307
Stream 1: Misses  = 549025
Stream 2: Accesses  = 532952
Stream 2: Misses  = 322128
Stream 1+2: Accesses  = 1208259
Stream 1+2: Misses  = 871153
Total Accesses  = 1208259
MPKI-CORES
CORE_L2MPKI_0	1.553
CORE_L2MPKI_1	1.785
CORE_L2MPKI_2	1.631
CORE_L2MPKI_3	1.745
CORE_L2MPKI_4	1.654
CORE_L2MPKI_5	1.656
CORE_L2MPKI_6	1.683
CORE_L2MPKI_7	1.780
CORE_L2MPKI_8	1.609
CORE_L2MPKI_9	1.670
CORE_L2MPKI_10	1.557
CORE_L2MPKI_11	1.612
CORE_L2MPKI_12	1.698
CORE_L2MPKI_13	1.597
CORE_L2MPKI_14	1.627
CORE_L2MPKI_15	1.838
CORE_L2MPKI_16	1.564
CORE_L2MPKI_17	1.566
CORE_L2MPKI_18	1.647
CORE_L2MPKI_19	1.779
CORE_L2MPKI_20	1.776
CORE_L2MPKI_21	1.743
CORE_L2MPKI_22	1.541
CORE_L2MPKI_23	1.693
CORE_L2MPKI_24	1.764
CORE_L2MPKI_25	1.621
CORE_L2MPKI_26	1.549
CORE_L2MPKI_27	1.741
CORE_L2MPKI_28	1.725
CORE_L2MPKI_29	1.778
CORE_L2MPKI_30	1.182
CORE_L2MPKI_31	1.556
CORE_L2MPKI_32	1.310
CORE_L2MPKI_33	1.697
CORE_L2MPKI_34	1.272
CORE_L2MPKI_35	1.872
CORE_L2MPKI_36	1.111
CORE_L2MPKI_37	1.745
CORE_L2MPKI_38	1.284
CORE_L2MPKI_39	1.433
CORE_L2MPKI_40	1.572
CORE_L2MPKI_41	1.806
CORE_L2MPKI_42	1.257
CORE_L2MPKI_43	1.585
CORE_L2MPKI_44	1.309
CORE_L2MPKI_45	2.359
CORE_L2MPKI_46	1.373
CORE_L2MPKI_47	1.666
CORE_L2MPKI_48	1.228
CORE_L2MPKI_49	1.940
CORE_L2MPKI_50	1.210
CORE_L2MPKI_51	1.541
CORE_L2MPKI_52	1.391
CORE_L2MPKI_53	1.977
CORE_L2MPKI_54	1.423
CORE_L2MPKI_55	1.389
CORE_L2MPKI_56	1.392
CORE_L2MPKI_57	1.650
CORE_L2MPKI_58	1.281
CORE_L2MPKI_59	1.461
Avg_MPKI_Stream1= 1.673
Avg_MPKI_Stream2= 1.509
MISSES-CORES
CORE_MISSES_0	21033
CORE_MISSES_1	21399
CORE_MISSES_2	17188
CORE_MISSES_3	18383
CORE_MISSES_4	22191
CORE_MISSES_5	17452
CORE_MISSES_6	17736
CORE_MISSES_7	18761
CORE_MISSES_8	19652
CORE_MISSES_9	20225
CORE_MISSES_10	16410
CORE_MISSES_11	16988
CORE_MISSES_12	17892
CORE_MISSES_13	16828
CORE_MISSES_14	20040
CORE_MISSES_15	19366
CORE_MISSES_16	16484
CORE_MISSES_17	16496
CORE_MISSES_18	17353
CORE_MISSES_19	18750
CORE_MISSES_20	18716
CORE_MISSES_21	18365
CORE_MISSES_22	16238
CORE_MISSES_23	17836
CORE_MISSES_24	18584
CORE_MISSES_25	17080
CORE_MISSES_26	16318
CORE_MISSES_27	18349
CORE_MISSES_28	18176
CORE_MISSES_29	18736
CORE_MISSES_30	11952
CORE_MISSES_31	10994
CORE_MISSES_32	11069
CORE_MISSES_33	16998
CORE_MISSES_34	13595
CORE_MISSES_35	12539
CORE_MISSES_36	6905
CORE_MISSES_37	13552
CORE_MISSES_38	12494
CORE_MISSES_39	8416
CORE_MISSES_40	8642
CORE_MISSES_41	11457
CORE_MISSES_42	11208
CORE_MISSES_43	11802
CORE_MISSES_44	6528
CORE_MISSES_45	10539
CORE_MISSES_46	11284
CORE_MISSES_47	10849
CORE_MISSES_48	9908
CORE_MISSES_49	9948
CORE_MISSES_50	9965
CORE_MISSES_51	10484
CORE_MISSES_52	9054
CORE_MISSES_53	10105
CORE_MISSES_54	11721
CORE_MISSES_55	7798
CORE_MISSES_56	10336
CORE_MISSES_57	10558
CORE_MISSES_58	8946
CORE_MISSES_59	12482
L2_MISSES = 871153
L2_total_cache_accesses = 1208259
L2_total_cache_misses = 871153
L2_total_cache_miss_rate = 0.7210
L2_total_cache_pending_hits = 45921
L2_total_cache_reservation_fails = 1356345
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 248728
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 29824
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 617531
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1002567
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 55
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 98
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 40924
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 15935
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 253562
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 347144
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 1478
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 159
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 58
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6536
L2_cache_data_port_util = 0.112
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=4799305
icnt_total_pkts_simt_to_mem=2134962
statistics from finished app 2
-------------------------------------------------
gpu_ipc_1 =     257.5030
gpu_ipc_2 =     362.2047
gpu_tot_sim_cycle_stream_1 = 881930
gpu_tot_sim_cycle_stream_2 = 881925
gpu_sim_insn_1 = 227099656
gpu_sim_insn_2 = 319437368
gpu_sim_cycle = 881931
gpu_sim_insn = 546537024
gpu_ipc =     619.7050
gpu_tot_sim_cycle = 881931
gpu_tot_sim_insn = 546537024
gpu_tot_ipc =     619.7050
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 4323046
gpu_stall_icnt2sh    = 1638616
gpu_total_sim_rate=330633

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 11025784
	L1I_total_cache_misses = 19356
	L1I_total_cache_miss_rate = 0.0018
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 31
L1D_cache:
	L1D_cache_core[0]: Access = 50990, Miss = 26862, Miss_rate = 0.527, Pending_hits = 1242, Reservation_fails = 440128
	L1D_cache_core[1]: Access = 45128, Miss = 24893, Miss_rate = 0.552, Pending_hits = 763, Reservation_fails = 403206
	L1D_cache_core[2]: Access = 39680, Miss = 21108, Miss_rate = 0.532, Pending_hits = 1500, Reservation_fails = 395097
	L1D_cache_core[3]: Access = 39680, Miss = 21780, Miss_rate = 0.549, Pending_hits = 140, Reservation_fails = 393704
	L1D_cache_core[4]: Access = 50487, Miss = 26936, Miss_rate = 0.534, Pending_hits = 1151, Reservation_fails = 414295
	L1D_cache_core[5]: Access = 39680, Miss = 21846, Miss_rate = 0.551, Pending_hits = 579, Reservation_fails = 389139
	L1D_cache_core[6]: Access = 39680, Miss = 21761, Miss_rate = 0.548, Pending_hits = 7, Reservation_fails = 413364
	L1D_cache_core[7]: Access = 39680, Miss = 21893, Miss_rate = 0.552, Pending_hits = 793, Reservation_fails = 397507
	L1D_cache_core[8]: Access = 45983, Miss = 25225, Miss_rate = 0.549, Pending_hits = 7, Reservation_fails = 427816
	L1D_cache_core[9]: Access = 45576, Miss = 25017, Miss_rate = 0.549, Pending_hits = 7, Reservation_fails = 408116
	L1D_cache_core[10]: Access = 39680, Miss = 21770, Miss_rate = 0.549, Pending_hits = 70, Reservation_fails = 381778
	L1D_cache_core[11]: Access = 39680, Miss = 21879, Miss_rate = 0.551, Pending_hits = 732, Reservation_fails = 395242
	L1D_cache_core[12]: Access = 39680, Miss = 21870, Miss_rate = 0.551, Pending_hits = 694, Reservation_fails = 387933
	L1D_cache_core[13]: Access = 39680, Miss = 21761, Miss_rate = 0.548, Pending_hits = 7, Reservation_fails = 397824
	L1D_cache_core[14]: Access = 46368, Miss = 25467, Miss_rate = 0.549, Pending_hits = 133, Reservation_fails = 394296
	L1D_cache_core[15]: Access = 39680, Miss = 21581, Miss_rate = 0.544, Pending_hits = 790, Reservation_fails = 407321
	L1D_cache_core[16]: Access = 39680, Miss = 21943, Miss_rate = 0.553, Pending_hits = 1157, Reservation_fails = 396782
	L1D_cache_core[17]: Access = 39680, Miss = 21761, Miss_rate = 0.548, Pending_hits = 7, Reservation_fails = 430336
	L1D_cache_core[18]: Access = 39680, Miss = 21761, Miss_rate = 0.548, Pending_hits = 7, Reservation_fails = 426982
	L1D_cache_core[19]: Access = 39680, Miss = 21827, Miss_rate = 0.550, Pending_hits = 466, Reservation_fails = 386578
	L1D_cache_core[20]: Access = 39680, Miss = 21855, Miss_rate = 0.551, Pending_hits = 639, Reservation_fails = 381075
	L1D_cache_core[21]: Access = 39680, Miss = 21911, Miss_rate = 0.552, Pending_hits = 1024, Reservation_fails = 412624
	L1D_cache_core[22]: Access = 39680, Miss = 21857, Miss_rate = 0.551, Pending_hits = 645, Reservation_fails = 384185
	L1D_cache_core[23]: Access = 39680, Miss = 20283, Miss_rate = 0.511, Pending_hits = 608, Reservation_fails = 374608
	L1D_cache_core[24]: Access = 39680, Miss = 21867, Miss_rate = 0.551, Pending_hits = 713, Reservation_fails = 400541
	L1D_cache_core[25]: Access = 39680, Miss = 21761, Miss_rate = 0.548, Pending_hits = 7, Reservation_fails = 424470
	L1D_cache_core[26]: Access = 39680, Miss = 21761, Miss_rate = 0.548, Pending_hits = 7, Reservation_fails = 405367
	L1D_cache_core[27]: Access = 39680, Miss = 21041, Miss_rate = 0.530, Pending_hits = 514, Reservation_fails = 385335
	L1D_cache_core[28]: Access = 39680, Miss = 21761, Miss_rate = 0.548, Pending_hits = 7, Reservation_fails = 399794
	L1D_cache_core[29]: Access = 39680, Miss = 21860, Miss_rate = 0.551, Pending_hits = 647, Reservation_fails = 403370
	L1D_cache_core[30]: Access = 33750, Miss = 23953, Miss_rate = 0.710, Pending_hits = 3227, Reservation_fails = 279208
	L1D_cache_core[31]: Access = 25850, Miss = 18150, Miss_rate = 0.702, Pending_hits = 2573, Reservation_fails = 149312
	L1D_cache_core[32]: Access = 28200, Miss = 20652, Miss_rate = 0.732, Pending_hits = 2473, Reservation_fails = 203527
	L1D_cache_core[33]: Access = 33750, Miss = 23701, Miss_rate = 0.702, Pending_hits = 3164, Reservation_fails = 333642
	L1D_cache_core[34]: Access = 35900, Miss = 24805, Miss_rate = 0.691, Pending_hits = 3576, Reservation_fails = 334704
	L1D_cache_core[35]: Access = 26950, Miss = 18301, Miss_rate = 0.679, Pending_hits = 3002, Reservation_fails = 120092
	L1D_cache_core[36]: Access = 21650, Miss = 15851, Miss_rate = 0.732, Pending_hits = 1882, Reservation_fails = 102674
	L1D_cache_core[37]: Access = 26250, Miss = 18950, Miss_rate = 0.722, Pending_hits = 2541, Reservation_fails = 161425
	L1D_cache_core[38]: Access = 31400, Miss = 22000, Miss_rate = 0.701, Pending_hits = 3322, Reservation_fails = 252923
	L1D_cache_core[39]: Access = 20700, Miss = 14251, Miss_rate = 0.688, Pending_hits = 2138, Reservation_fails = 128865
	L1D_cache_core[40]: Access = 21050, Miss = 14550, Miss_rate = 0.691, Pending_hits = 2431, Reservation_fails = 87869
	L1D_cache_core[41]: Access = 22300, Miss = 16300, Miss_rate = 0.731, Pending_hits = 2278, Reservation_fails = 142143
	L1D_cache_core[42]: Access = 28100, Miss = 20101, Miss_rate = 0.715, Pending_hits = 2817, Reservation_fails = 248795
	L1D_cache_core[43]: Access = 26000, Miss = 17500, Miss_rate = 0.673, Pending_hits = 3198, Reservation_fails = 171966
	L1D_cache_core[44]: Access = 17850, Miss = 12350, Miss_rate = 0.692, Pending_hits = 2034, Reservation_fails = 77567
	L1D_cache_core[45]: Access = 19750, Miss = 13750, Miss_rate = 0.696, Pending_hits = 2387, Reservation_fails = 39788
	L1D_cache_core[46]: Access = 24850, Miss = 18850, Miss_rate = 0.759, Pending_hits = 2189, Reservation_fails = 203098
	L1D_cache_core[47]: Access = 21750, Miss = 15250, Miss_rate = 0.701, Pending_hits = 2440, Reservation_fails = 150022
	L1D_cache_core[48]: Access = 26850, Miss = 18350, Miss_rate = 0.683, Pending_hits = 2940, Reservation_fails = 207259
	L1D_cache_core[49]: Access = 21800, Miss = 14801, Miss_rate = 0.679, Pending_hits = 2696, Reservation_fails = 74201
	L1D_cache_core[50]: Access = 25450, Miss = 18950, Miss_rate = 0.745, Pending_hits = 2260, Reservation_fails = 189527
	L1D_cache_core[51]: Access = 24550, Miss = 16550, Miss_rate = 0.674, Pending_hits = 2905, Reservation_fails = 136655
	L1D_cache_core[52]: Access = 21750, Miss = 15251, Miss_rate = 0.701, Pending_hits = 2233, Reservation_fails = 120309
	L1D_cache_core[53]: Access = 21200, Miss = 14700, Miss_rate = 0.693, Pending_hits = 2408, Reservation_fails = 75021
	L1D_cache_core[54]: Access = 25450, Miss = 18950, Miss_rate = 0.745, Pending_hits = 2274, Reservation_fails = 215905
	L1D_cache_core[55]: Access = 18700, Miss = 13200, Miss_rate = 0.706, Pending_hits = 1832, Reservation_fails = 141740
	L1D_cache_core[56]: Access = 25400, Miss = 17400, Miss_rate = 0.685, Pending_hits = 2846, Reservation_fails = 157108
	L1D_cache_core[57]: Access = 24100, Miss = 16600, Miss_rate = 0.689, Pending_hits = 2677, Reservation_fails = 138699
	L1D_cache_core[58]: Access = 23750, Miss = 17250, Miss_rate = 0.726, Pending_hits = 2341, Reservation_fails = 130916
	L1D_cache_core[59]: Access = 28850, Miss = 20350, Miss_rate = 0.705, Pending_hits = 2876, Reservation_fails = 244150
	L1D_total_cache_accesses = 1990752
	L1D_total_cache_misses = 1206515
	L1D_total_cache_miss_rate = 0.6061
	L1D_total_cache_pending_hits = 93023
	L1D_total_cache_reservation_fails = 17077923
	L1D_cache_data_port_util = 0.014
	L1D_cache_fill_port_util = 0.018
L1C_cache:
	L1C_total_cache_accesses = 338544
	L1C_total_cache_misses = 1856
	L1C_total_cache_miss_rate = 0.0055
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 5867
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 691214
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 93023
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 896092
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 15682878
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 336688
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1856
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 5867
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 310423
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1395045
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 11006428
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 19356
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 31
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
17847, 17847, 17847, 17847, 17847, 17847, 17847, 17847, 17323, 17311, 17317, 17308, 17315, 17307, 17313, 17305, 11188, 11188, 11188, 11188, 11188, 11188, 11188, 11188, 11188, 11188, 11188, 11188, 11188, 11188, 11188, 11188, 
gpgpu_n_tot_thrd_icount = 681265696
gpgpu_n_tot_w_icount = 21289553
gpgpu_n_stall_shd_mem = 17510090
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 896092
gpgpu_n_mem_write_global = 310423
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 60
gpgpu_n_load_insn  = 35351104
gpgpu_n_store_insn = 6573536
gpgpu_n_shmem_insn = 110343544
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 8056608
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 5867
gpgpu_stall_shd_mem[c_mem][bk_conf] = 5867
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 17504223
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:26376039	W0_Idle:7992995	W0_Scoreboard:44238959	W1:300000	W2:0	W3:762744	W4:1161120	W5:24060	W6:276690	W7:0	W8:1005209	W9:0	W10:24060	W11:0	W12:290790	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:1200	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:822744	W32:16621028
Warp Occupancy Distribution:
Stall:20025096	W0_Idle:133136	W0_Scoreboard:17476043	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:1005209	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:10155380
Warp Occupancy Distribution:
Stall:6350943	W0_Idle:7859859	W0_Scoreboard:26762916	W1:300000	W2:0	W3:762744	W4:1161120	W5:24060	W6:276690	W7:0	W8:0	W9:0	W10:24060	W11:0	W12:290790	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:1200	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:822744	W32:6465648
warp_utilization0: 0.213115
warp_utilization1: 0.228725
warp_utilization2: 0.198210
traffic_breakdown_coretomem[CONST_ACC_R] = 480 {8:60,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7168736 {8:896092,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 32137528 {40:75000,72:45000,136:190423,}
traffic_breakdown_coretomem[INST_ACC_R] = 13560 {8:1695,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4320 {72:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 121862392 {136:896047,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2483320 {8:310415,}
traffic_breakdown_memtocore[INST_ACC_R] = 230520 {136:1695,}
maxmrqlatency = 1197 
maxdqlatency = 0 
maxmflatency = 3492 
averagemflatency = 825 
averagemflatency_1 = 887 
averagemflatency_2= 745 
averagemrqlatency_1 = 68 
averagemrqlatency_2 = 65 
max_icnt2mem_latency = 2807 
max_icnt2sh_latency = 881930 
mrq_lat_table:340175 	12858 	23750 	47770 	128189 	183638 	219611 	165843 	48258 	1965 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	80138 	228602 	542621 	345737 	9424 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	153856 	71966 	58931 	90406 	158713 	294872 	303932 	75155 	437 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	345419 	521437 	29155 	96 	0 	0 	0 	0 	0 	651 	2977 	7503 	14016 	24175 	42614 	83016 	135463 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	21 	210 	988 	543 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        26        34        36        28        22        28        32        32        32        42        29        24        28        29        23        29 
dram[1]:        33        33        27        25        20        29        32        32        32        48        40        28        23        31        33        30 
dram[2]:        26        36        24        37        26        24        32        32        32        55        27        30        22        34        33        27 
dram[3]:        35        36        27        27        23        32        32        32        37        35        30        32        28        25        26        30 
dram[4]:        30        26        49        40        27        33        32        32        32        33        43        38        25        26        40        27 
dram[5]:        38        23        23        32        29        22        32        32        32        41        34        26        21        22        30        26 
maximum service time to same row:
dram[0]:      6395      5449      5087      4532      1788      4625      5269      5747      2537      4283      5327      5798      4140      4960      5138      5414 
dram[1]:      9034      4442      3854      4490      3178      5112      5801      4568      3593      3680      2621      3187      4424      3931      4584      4518 
dram[2]:      5230      4970      6870      5363      2754      1617      4357      4729      3385      3218      6399      5009      4061      3392      6189      4769 
dram[3]:      4371      8998      5381      3686      4223      3511      4807      6057      3404      3141      3373      2530      3763      5378      4221      3444 
dram[4]:      4410      5342      5348      6850      2087      3698      4003      4465      2925      3500      4444      5753      4613      3411      5556      5224 
dram[5]:      8943      4872      3629      3398      3303      3478      6010      5013      2442      3874      2562      3538      4411      4446      4149      4236 
average row accesses per activate:
dram[0]:  2.074756  2.085575  1.956158  1.949977  1.982733  2.052325  2.078622  2.114187  1.936202  1.960721  2.066821  2.086557  1.990991  2.006368  1.999838  2.011415 
dram[1]:  2.165688  2.074765  1.962545  1.953661  2.060153  2.064380  2.128835  2.118994  1.981105  1.984608  2.139104  2.102697  1.990739  2.001444  2.058130  1.994965 
dram[2]:  2.059428  2.103104  1.937258  1.980666  2.036627  2.020490  2.062957  2.095238  1.937472  1.952395  2.050395  2.094532  1.985836  1.994917  2.002900  2.020754 
dram[3]:  2.082952  2.139497  1.951902  1.978043  2.042742  2.057785  2.055256  2.117490  1.959753  1.967169  2.077385  2.124325  1.986319  2.004537  2.029931  2.045855 
dram[4]:  2.103332  2.102322  1.951068  1.996358  1.990820  2.082373  2.087763  2.155044  1.959181  1.978861  2.108980  2.069247  2.002606  1.978380  2.010161  2.046134 
dram[5]:  2.146538  2.090351  1.997624  1.984687  2.086083  2.090410  2.151169  2.126694  1.987025  1.989655  2.091594  2.137621  2.016321  2.009437  2.040108  2.037400 
average row locality = 1172059/575886 = 2.035228
average row locality_1 = 694848/360658 = 1.926612
average row locality_2 = 477211/215228 = 2.217235
average row locality_3 = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      8578      8902      9246      9437      8979      8872      8790      9070      9779      9627      8567      8694      9225      9450      9252      9225 
dram[1]:      8671      8791      9378      9493      8746      8645      8707      9147      9381      9556      8791      8663      9106      9340      9086      9177 
dram[2]:      8891      8656      9385      9334      8866      8917      8975      8645      9637      9739      8594      8658      9479      9413      9307      9170 
dram[3]:      8695      8697      9475      9448      8622      8875      9053      8772      9522      9306      8670      8707      9352      9224      9281      8987 
dram[4]:      8684      8916      9439      9436      8843      8982      8670      9035      9717      9612      8645      8580      9159      9483      9182      9244 
dram[5]:      8631      8783      9450      9550      8834      8689      8716      9089      9364      9498      8827      8603      9217      9414      8940      9164 
total reads: 871119
bank skew: 9779/8567 = 1.14
chip skew: 145693/144678 = 1.01
number of total write accesses:
dram[0]:      3134      3113      3158      3154      3078      3091      3160      3150      3180      3202      3063      3119      3151      3152      3123      3109 
dram[1]:      3132      3114      3145      3155      3104      3091      3157      3158      3201      3209      3096      3110      3147      3133      3129      3106 
dram[2]:      3134      3134      3151      3164      3089      3113      3149      3147      3191      3221      3083      3063      3139      3145      3123      3098 
dram[3]:      3132      3128      3146      3164      3087      3126      3147      3141      3187      3217      3088      3100      3134      3146      3130      3104 
dram[4]:      3122      3124      3161      3171      3084      3127      3153      3141      3194      3213      3121      3074      3135      3145      3084      3086 
dram[5]:      3117      3132      3159      3152      3113      3126      3152      3148      3194      3196      3116      3062      3137      3149      3115      3093 
total reads: 300941
bank skew: 3221/3062 = 1.05
chip skew: 50187/50135 = 1.00
average mf latency per bank:
dram[0]:        902       886       863       864       821       842       909       885       826       844       849       869       888       874       829       836
dram[1]:        873       862       834       846       805       823       886       880       811       828       806       835       856       865       816       826
dram[2]:        895       907       878       874       841       830       903       926       857       838       871       855       871       886       846       831
dram[3]:        871       895       841       851       820       837       878       911       829       835       837       834       870       875       821       819
dram[4]:        871       864       834       843       799       823       892       868       805       832       914       843       864       850       807       814
dram[5]:        854       857       810       826       784       813       864       863       795       814       804       820       844       852       794       804
maximum mf latency per bank:
dram[0]:       2884      2756      2984      2912      3261      2709      3260      2844      2817      2657      2662      3079      3155      2846      2907      2734
dram[1]:       2937      2852      3101      3208      2909      2668      3008      2911      2580      3215      3176      3079      2800      3113      3168      2786
dram[2]:       3047      2877      2978      2797      2783      2941      2748      3362      2945      3010      3011      2692      2993      3062      3120      3492
dram[3]:       3175      2950      2924      2877      2906      2898      3072      2772      2919      2970      3135      2823      3279      2763      3045      3113
dram[4]:       2777      2807      2759      2940      3100      2673      2949      2728      2884      3026      2896      3196      3088      2852      3030      3352
dram[5]:       2745      2811      2815      2716      2634      3067      2901      3148      2910      2897      2730      3154      2787      3141      2960      2664
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1164148 n_nop=594440 n_act=96985 n_pre=96969 n_req=190585 n_req_1=110589 n_req_2=79996 n_req_3=0 n_rd=291384 n_write=84370 bw_util=0.6275 bw_util_1=0.38 bw_util_2=0.2475 bw_util_3=0 blp=7.528003 blp_1= 4.279163 blp_2= 3.538347 blp_3= -nan
 n_activity=1159214 dram_eff=0.6302 dram_eff_1=0.3816 dram_eff_2=0.2486 dram_eff_3=0
bk0: 17156a 669543i bk1: 17804a 653309i bk2: 18492a 624251i bk3: 18874a 608001i bk4: 17958a 625830i bk5: 17744a 626145i bk6: 17580a 603634i bk7: 18140a 583386i bk8: 19558a 629656i bk9: 19254a 619979i bk10: 17134a 659848i bk11: 17386a 643366i bk12: 18450a 609759i bk13: 18900a 587926i bk14: 18504a 590119i bk15: 18450a 579970i 
bw_dist = 0.380	0.248	0.000	0.368	0.004
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.8309
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1164148 n_nop=599732 n_act=95278 n_pre=95262 n_req=189629 n_req_1=109671 n_req_2=79958 n_req_3=0 n_rd=289356 n_write=84520 bw_util=0.6243 bw_util_1=0.3768 bw_util_2=0.2475 bw_util_3=0 blp=7.379992 blp_1= 4.192554 blp_2= 3.496146 blp_3= -nan
 n_activity=1159656 dram_eff=0.6267 dram_eff_1=0.3783 dram_eff_2=0.2485 dram_eff_3=0
bk0: 17342a 678136i bk1: 17582a 666418i bk2: 18756a 631107i bk3: 18986a 609718i bk4: 17492a 640599i bk5: 17290a 636079i bk6: 17414a 614889i bk7: 18294a 585738i bk8: 18762a 648511i bk9: 19112a 631232i bk10: 17582a 664668i bk11: 17326a 659340i bk12: 18212a 618187i bk13: 18680a 601246i bk14: 18172a 606885i bk15: 18354a 592108i 
bw_dist = 0.377	0.247	0.000	0.372	0.004
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.7012
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1164148 n_nop=594351 n_act=97031 n_pre=97015 n_req=190600 n_req_1=110553 n_req_2=80047 n_req_3=0 n_rd=291330 n_write=84421 bw_util=0.6276 bw_util_1=0.3799 bw_util_2=0.2478 bw_util_3=0 blp=7.545043 blp_1= 4.279320 blp_2= 3.552936 blp_3= -nan
 n_activity=1159599 dram_eff=0.6301 dram_eff_1=0.3813 dram_eff_2=0.2488 dram_eff_3=0
bk0: 17782a 662924i bk1: 17312a 659915i bk2: 18770a 617634i bk3: 18668a 604849i bk4: 17732a 629430i bk5: 17834a 611648i bk6: 17950a 594453i bk7: 17290a 595824i bk8: 19274a 636648i bk9: 19478a 616362i bk10: 17188a 655445i bk11: 17316a 652271i bk12: 18958a 600648i bk13: 18826a 587845i bk14: 18614a 584483i bk15: 18338a 584443i 
bw_dist = 0.380	0.248	0.000	0.368	0.004
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.8361
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1164148 n_nop=598827 n_act=95723 n_pre=95707 n_req=189548 n_req_1=109646 n_req_2=79902 n_req_3=0 n_rd=289372 n_write=84519 bw_util=0.6241 bw_util_1=0.3767 bw_util_2=0.2473 bw_util_3=0 blp=7.425062 blp_1= 4.211330 blp_2= 3.516884 blp_3= -nan
 n_activity=1160027 dram_eff=0.6263 dram_eff_1=0.3781 dram_eff_2=0.2482 dram_eff_3=0
bk0: 17390a 666064i bk1: 17394a 662659i bk2: 18950a 624402i bk3: 18896a 615433i bk4: 17244a 648684i bk5: 17750a 622565i bk6: 18106a 597841i bk7: 17544a 595687i bk8: 19044a 641094i bk9: 18612a 636420i bk10: 17340a 660679i bk11: 17414a 656268i bk12: 18704a 603974i bk13: 18448a 599192i bk14: 18562a 599363i bk15: 17974a 598697i 
bw_dist = 0.377	0.247	0.000	0.372	0.004
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.7409
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1164148 n_nop=596245 n_act=96164 n_pre=96148 n_req=190536 n_req_1=110513 n_req_2=80023 n_req_3=0 n_rd=291254 n_write=84337 bw_util=0.6273 bw_util_1=0.3797 bw_util_2=0.2476 bw_util_3=0 blp=7.484982 blp_1= 4.247957 blp_2= 3.521211 blp_3= -nan
 n_activity=1160186 dram_eff=0.6294 dram_eff_1=0.381 dram_eff_2=0.2484 dram_eff_3=0
bk0: 17368a 672340i bk1: 17832a 654343i bk2: 18878a 620537i bk3: 18872a 613012i bk4: 17686a 632554i bk5: 17964a 616997i bk6: 17340a 604640i bk7: 18070a 586997i bk8: 19434a 637424i bk9: 19224a 621756i bk10: 17290a 658813i bk11: 17160a 654548i bk12: 18318a 613056i bk13: 18966a 587771i bk14: 18364a 601455i bk15: 18488a 581790i 
bw_dist = 0.380	0.248	0.000	0.369	0.003
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.7717
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1164148 n_nop=600758 n_act=94706 n_pre=94690 n_req=189714 n_req_1=109686 n_req_2=80028 n_req_3=0 n_rd=289538 n_write=84456 bw_util=0.6246 bw_util_1=0.3769 bw_util_2=0.2477 bw_util_3=0 blp=7.372112 blp_1= 4.183653 blp_2= 3.505635 blp_3= -nan
 n_activity=1159945 dram_eff=0.6269 dram_eff_1=0.3782 dram_eff_2=0.2486 dram_eff_3=0
bk0: 17262a 673141i bk1: 17566a 660288i bk2: 18900a 627390i bk3: 19100a 613347i bk4: 17668a 638469i bk5: 17378a 631696i bk6: 17432a 620463i bk7: 18178a 596601i bk8: 18728a 651439i bk9: 18996a 637183i bk10: 17654a 656063i bk11: 17206a 662742i bk12: 18434a 613857i bk13: 18828a 600108i bk14: 17880a 610645i bk15: 18328a 597777i 
bw_dist = 0.377	0.248	0.000	0.372	0.004
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.6294

========= L2 cache stats =========
L2_cache_bank[0]: Access = 100306, Miss = 72418, Miss_rate = 0.722, Pending_hits = 3841, Reservation_fails = 108074
L2_cache_bank[1]: Access = 100804, Miss = 73283, Miss_rate = 0.727, Pending_hits = 3807, Reservation_fails = 124389
L2_cache_bank[2]: Access = 100399, Miss = 71866, Miss_rate = 0.716, Pending_hits = 3931, Reservation_fails = 111622
L2_cache_bank[3]: Access = 100525, Miss = 72814, Miss_rate = 0.724, Pending_hits = 3814, Reservation_fails = 119485
L2_cache_bank[4]: Access = 100950, Miss = 73139, Miss_rate = 0.725, Pending_hits = 3872, Reservation_fails = 110647
L2_cache_bank[5]: Access = 100107, Miss = 72535, Miss_rate = 0.725, Pending_hits = 3769, Reservation_fails = 126013
L2_cache_bank[6]: Access = 100668, Miss = 72673, Miss_rate = 0.722, Pending_hits = 3872, Reservation_fails = 103740
L2_cache_bank[7]: Access = 100364, Miss = 72016, Miss_rate = 0.718, Pending_hits = 3789, Reservation_fails = 112608
L2_cache_bank[8]: Access = 102241, Miss = 72344, Miss_rate = 0.708, Pending_hits = 3873, Reservation_fails = 95276
L2_cache_bank[9]: Access = 100966, Miss = 73293, Miss_rate = 0.726, Pending_hits = 3806, Reservation_fails = 123627
L2_cache_bank[10]: Access = 100268, Miss = 71979, Miss_rate = 0.718, Pending_hits = 3773, Reservation_fails = 103621
L2_cache_bank[11]: Access = 100661, Miss = 72793, Miss_rate = 0.723, Pending_hits = 3774, Reservation_fails = 117243
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 100306, Miss = 72418 (0.722), PendingHit = 3841 (0.0383)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 100804, Miss = 73283 (0.727), PendingHit = 3807 (0.0378)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 100399, Miss = 71866 (0.716), PendingHit = 3931 (0.0392)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 100525, Miss = 72814 (0.724), PendingHit = 3814 (0.0379)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 100950, Miss = 73139 (0.725), PendingHit = 3872 (0.0384)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 100107, Miss = 72535 (0.725), PendingHit = 3769 (0.0376)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 100668, Miss = 72673 (0.722), PendingHit = 3872 (0.0385)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 100364, Miss = 72016 (0.718), PendingHit = 3789 (0.0378)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 102241, Miss = 72344 (0.708), PendingHit = 3873 (0.0379)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 100966, Miss = 73293 (0.726), PendingHit = 3806 (0.0377)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 100268, Miss = 71979 (0.718), PendingHit = 3773 (0.0376)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 100661, Miss = 72793 (0.723), PendingHit = 3774 (0.0375)
L2 Cache Total Miss Rate = 0.721
Stream 1: L2 Cache Miss Rate = 0.813
Stream 2: L2 Cache Miss Rate = 0.604
Stream 1: Accesses  = 675307
Stream 1: Misses  = 549025
Stream 2: Accesses  = 532952
Stream 2: Misses  = 322128
Stream 1+2: Accesses  = 1208259
Stream 1+2: Misses  = 871153
Total Accesses  = 1208259
MPKI-CORES
CORE_L2MPKI_0	1.553
CORE_L2MPKI_1	1.785
CORE_L2MPKI_2	1.631
CORE_L2MPKI_3	1.745
CORE_L2MPKI_4	1.654
CORE_L2MPKI_5	1.656
CORE_L2MPKI_6	1.683
CORE_L2MPKI_7	1.780
CORE_L2MPKI_8	1.609
CORE_L2MPKI_9	1.670
CORE_L2MPKI_10	1.557
CORE_L2MPKI_11	1.612
CORE_L2MPKI_12	1.698
CORE_L2MPKI_13	1.597
CORE_L2MPKI_14	1.627
CORE_L2MPKI_15	1.838
CORE_L2MPKI_16	1.564
CORE_L2MPKI_17	1.566
CORE_L2MPKI_18	1.647
CORE_L2MPKI_19	1.779
CORE_L2MPKI_20	1.776
CORE_L2MPKI_21	1.743
CORE_L2MPKI_22	1.541
CORE_L2MPKI_23	1.693
CORE_L2MPKI_24	1.764
CORE_L2MPKI_25	1.621
CORE_L2MPKI_26	1.549
CORE_L2MPKI_27	1.741
CORE_L2MPKI_28	1.725
CORE_L2MPKI_29	1.778
CORE_L2MPKI_30	1.182
CORE_L2MPKI_31	1.556
CORE_L2MPKI_32	1.310
CORE_L2MPKI_33	1.697
CORE_L2MPKI_34	1.272
CORE_L2MPKI_35	1.872
CORE_L2MPKI_36	1.111
CORE_L2MPKI_37	1.745
CORE_L2MPKI_38	1.284
CORE_L2MPKI_39	1.433
CORE_L2MPKI_40	1.572
CORE_L2MPKI_41	1.806
CORE_L2MPKI_42	1.257
CORE_L2MPKI_43	1.585
CORE_L2MPKI_44	1.309
CORE_L2MPKI_45	2.359
CORE_L2MPKI_46	1.373
CORE_L2MPKI_47	1.666
CORE_L2MPKI_48	1.228
CORE_L2MPKI_49	1.940
CORE_L2MPKI_50	1.210
CORE_L2MPKI_51	1.541
CORE_L2MPKI_52	1.391
CORE_L2MPKI_53	1.977
CORE_L2MPKI_54	1.423
CORE_L2MPKI_55	1.389
CORE_L2MPKI_56	1.392
CORE_L2MPKI_57	1.650
CORE_L2MPKI_58	1.281
CORE_L2MPKI_59	1.461
Avg_MPKI_Stream1= 1.673
Avg_MPKI_Stream2= 1.509
MISSES-CORES
CORE_MISSES_0	21033
CORE_MISSES_1	21399
CORE_MISSES_2	17188
CORE_MISSES_3	18383
CORE_MISSES_4	22191
CORE_MISSES_5	17452
CORE_MISSES_6	17736
CORE_MISSES_7	18761
CORE_MISSES_8	19652
CORE_MISSES_9	20225
CORE_MISSES_10	16410
CORE_MISSES_11	16988
CORE_MISSES_12	17892
CORE_MISSES_13	16828
CORE_MISSES_14	20040
CORE_MISSES_15	19366
CORE_MISSES_16	16484
CORE_MISSES_17	16496
CORE_MISSES_18	17353
CORE_MISSES_19	18750
CORE_MISSES_20	18716
CORE_MISSES_21	18365
CORE_MISSES_22	16238
CORE_MISSES_23	17836
CORE_MISSES_24	18584
CORE_MISSES_25	17080
CORE_MISSES_26	16318
CORE_MISSES_27	18349
CORE_MISSES_28	18176
CORE_MISSES_29	18736
CORE_MISSES_30	11952
CORE_MISSES_31	10994
CORE_MISSES_32	11069
CORE_MISSES_33	16998
CORE_MISSES_34	13595
CORE_MISSES_35	12539
CORE_MISSES_36	6905
CORE_MISSES_37	13552
CORE_MISSES_38	12494
CORE_MISSES_39	8416
CORE_MISSES_40	8642
CORE_MISSES_41	11457
CORE_MISSES_42	11208
CORE_MISSES_43	11802
CORE_MISSES_44	6528
CORE_MISSES_45	10539
CORE_MISSES_46	11284
CORE_MISSES_47	10849
CORE_MISSES_48	9908
CORE_MISSES_49	9948
CORE_MISSES_50	9965
CORE_MISSES_51	10484
CORE_MISSES_52	9054
CORE_MISSES_53	10105
CORE_MISSES_54	11721
CORE_MISSES_55	7798
CORE_MISSES_56	10336
CORE_MISSES_57	10558
CORE_MISSES_58	8946
CORE_MISSES_59	12482
L2_MISSES = 871153
L2_total_cache_accesses = 1208259
L2_total_cache_misses = 871153
L2_total_cache_miss_rate = 0.7210
L2_total_cache_pending_hits = 45921
L2_total_cache_reservation_fails = 1356345
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 248728
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 29824
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 617531
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1002567
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 55
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 98
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 40924
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 15935
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 253562
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 347144
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 1478
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 159
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 58
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6536
L2_cache_data_port_util = 0.112
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=4799305
icnt_total_pkts_simt_to_mem=2134962
statistics from finished app 2
-------------------------------------------------
gpu_ipc_1 =     230.9900
gpu_ipc_2 =     386.4968
gpu_tot_sim_cycle_stream_1 = 1016774
gpu_tot_sim_cycle_stream_2 = 1016767
gpu_sim_insn_1 = 234864648
gpu_sim_insn_2 = 392977144
gpu_sim_cycle = 1016775
gpu_sim_insn = 627841792
gpu_ipc =     617.4835
gpu_tot_sim_cycle = 1016775
gpu_tot_sim_insn = 627841792
gpu_tot_ipc =     617.4835
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 4415579
gpu_stall_icnt2sh    = 1989506
gpu_total_sim_rate=340293

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 12968548
	L1I_total_cache_misses = 24132
	L1I_total_cache_miss_rate = 0.0019
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 31
L1D_cache:
	L1D_cache_core[0]: Access = 59520, Miss = 31276, Miss_rate = 0.525, Pending_hits = 1242, Reservation_fails = 445304
	L1D_cache_core[1]: Access = 49600, Miss = 27325, Miss_rate = 0.551, Pending_hits = 763, Reservation_fails = 403313
	L1D_cache_core[2]: Access = 39680, Miss = 21108, Miss_rate = 0.532, Pending_hits = 1500, Reservation_fails = 395097
	L1D_cache_core[3]: Access = 39680, Miss = 21780, Miss_rate = 0.549, Pending_hits = 140, Reservation_fails = 393704
	L1D_cache_core[4]: Access = 59192, Miss = 31733, Miss_rate = 0.536, Pending_hits = 1476, Reservation_fails = 426012
	L1D_cache_core[5]: Access = 39680, Miss = 21846, Miss_rate = 0.551, Pending_hits = 579, Reservation_fails = 389139
	L1D_cache_core[6]: Access = 39680, Miss = 21761, Miss_rate = 0.548, Pending_hits = 7, Reservation_fails = 413364
	L1D_cache_core[7]: Access = 39680, Miss = 21893, Miss_rate = 0.552, Pending_hits = 793, Reservation_fails = 397507
	L1D_cache_core[8]: Access = 49600, Miss = 27201, Miss_rate = 0.548, Pending_hits = 7, Reservation_fails = 427927
	L1D_cache_core[9]: Access = 49600, Miss = 27201, Miss_rate = 0.548, Pending_hits = 7, Reservation_fails = 408116
	L1D_cache_core[10]: Access = 39680, Miss = 21770, Miss_rate = 0.549, Pending_hits = 70, Reservation_fails = 381778
	L1D_cache_core[11]: Access = 39680, Miss = 21879, Miss_rate = 0.551, Pending_hits = 732, Reservation_fails = 395242
	L1D_cache_core[12]: Access = 39680, Miss = 21870, Miss_rate = 0.551, Pending_hits = 694, Reservation_fails = 387933
	L1D_cache_core[13]: Access = 39680, Miss = 21761, Miss_rate = 0.548, Pending_hits = 7, Reservation_fails = 397824
	L1D_cache_core[14]: Access = 49600, Miss = 27219, Miss_rate = 0.549, Pending_hits = 133, Reservation_fails = 394482
	L1D_cache_core[15]: Access = 39680, Miss = 21581, Miss_rate = 0.544, Pending_hits = 790, Reservation_fails = 407321
	L1D_cache_core[16]: Access = 39680, Miss = 21943, Miss_rate = 0.553, Pending_hits = 1157, Reservation_fails = 396782
	L1D_cache_core[17]: Access = 39680, Miss = 21761, Miss_rate = 0.548, Pending_hits = 7, Reservation_fails = 430336
	L1D_cache_core[18]: Access = 39680, Miss = 21761, Miss_rate = 0.548, Pending_hits = 7, Reservation_fails = 426982
	L1D_cache_core[19]: Access = 39680, Miss = 21827, Miss_rate = 0.550, Pending_hits = 466, Reservation_fails = 386578
	L1D_cache_core[20]: Access = 44580, Miss = 25755, Miss_rate = 0.578, Pending_hits = 947, Reservation_fails = 381077
	L1D_cache_core[21]: Access = 45780, Miss = 26011, Miss_rate = 0.568, Pending_hits = 1563, Reservation_fails = 412629
	L1D_cache_core[22]: Access = 45780, Miss = 25957, Miss_rate = 0.567, Pending_hits = 1149, Reservation_fails = 384200
	L1D_cache_core[23]: Access = 42880, Miss = 22483, Miss_rate = 0.524, Pending_hits = 918, Reservation_fails = 374608
	L1D_cache_core[24]: Access = 44580, Miss = 25767, Miss_rate = 0.578, Pending_hits = 1032, Reservation_fails = 400628
	L1D_cache_core[25]: Access = 45780, Miss = 25861, Miss_rate = 0.565, Pending_hits = 537, Reservation_fails = 424700
	L1D_cache_core[26]: Access = 45780, Miss = 25861, Miss_rate = 0.565, Pending_hits = 537, Reservation_fails = 406090
	L1D_cache_core[27]: Access = 42880, Miss = 23241, Miss_rate = 0.542, Pending_hits = 838, Reservation_fails = 385335
	L1D_cache_core[28]: Access = 44580, Miss = 25661, Miss_rate = 0.576, Pending_hits = 304, Reservation_fails = 399798
	L1D_cache_core[29]: Access = 45780, Miss = 25960, Miss_rate = 0.567, Pending_hits = 1097, Reservation_fails = 403403
	L1D_cache_core[30]: Access = 39850, Miss = 28053, Miss_rate = 0.704, Pending_hits = 3758, Reservation_fails = 279214
	L1D_cache_core[31]: Access = 29050, Miss = 20350, Miss_rate = 0.701, Pending_hits = 2899, Reservation_fails = 149312
	L1D_cache_core[32]: Access = 33100, Miss = 24552, Miss_rate = 0.742, Pending_hits = 2780, Reservation_fails = 203740
	L1D_cache_core[33]: Access = 39850, Miss = 27801, Miss_rate = 0.698, Pending_hits = 3622, Reservation_fails = 333721
	L1D_cache_core[34]: Access = 42000, Miss = 28905, Miss_rate = 0.688, Pending_hits = 4065, Reservation_fails = 334861
	L1D_cache_core[35]: Access = 30150, Miss = 20501, Miss_rate = 0.680, Pending_hits = 3315, Reservation_fails = 120092
	L1D_cache_core[36]: Access = 26550, Miss = 19751, Miss_rate = 0.744, Pending_hits = 2160, Reservation_fails = 102698
	L1D_cache_core[37]: Access = 32350, Miss = 23050, Miss_rate = 0.713, Pending_hits = 2974, Reservation_fails = 161437
	L1D_cache_core[38]: Access = 37500, Miss = 26100, Miss_rate = 0.696, Pending_hits = 3682, Reservation_fails = 252943
	L1D_cache_core[39]: Access = 23900, Miss = 16451, Miss_rate = 0.688, Pending_hits = 2392, Reservation_fails = 128865
	L1D_cache_core[40]: Access = 28100, Miss = 20200, Miss_rate = 0.719, Pending_hits = 2737, Reservation_fails = 89264
	L1D_cache_core[41]: Access = 31050, Miss = 22250, Miss_rate = 0.717, Pending_hits = 2839, Reservation_fails = 142556
	L1D_cache_core[42]: Access = 36850, Miss = 26051, Miss_rate = 0.707, Pending_hits = 3306, Reservation_fails = 249289
	L1D_cache_core[43]: Access = 30600, Miss = 20700, Miss_rate = 0.676, Pending_hits = 3495, Reservation_fails = 171966
	L1D_cache_core[44]: Access = 25200, Miss = 18200, Miss_rate = 0.722, Pending_hits = 2448, Reservation_fails = 77719
	L1D_cache_core[45]: Access = 28900, Miss = 19901, Miss_rate = 0.689, Pending_hits = 3166, Reservation_fails = 39863
	L1D_cache_core[46]: Access = 34000, Miss = 25000, Miss_rate = 0.735, Pending_hits = 2907, Reservation_fails = 203227
	L1D_cache_core[47]: Access = 26550, Miss = 18550, Miss_rate = 0.699, Pending_hits = 2892, Reservation_fails = 150022
	L1D_cache_core[48]: Access = 34200, Miss = 24200, Miss_rate = 0.708, Pending_hits = 3383, Reservation_fails = 208687
	L1D_cache_core[49]: Access = 30950, Miss = 20951, Miss_rate = 0.677, Pending_hits = 3521, Reservation_fails = 75397
	L1D_cache_core[50]: Access = 34600, Miss = 25100, Miss_rate = 0.725, Pending_hits = 3046, Reservation_fails = 190249
	L1D_cache_core[51]: Access = 29350, Miss = 19850, Miss_rate = 0.676, Pending_hits = 3347, Reservation_fails = 136655
	L1D_cache_core[52]: Access = 29100, Miss = 21101, Miss_rate = 0.725, Pending_hits = 2668, Reservation_fails = 120522
	L1D_cache_core[53]: Access = 30350, Miss = 20850, Miss_rate = 0.687, Pending_hits = 3194, Reservation_fails = 75354
	L1D_cache_core[54]: Access = 34600, Miss = 25100, Miss_rate = 0.725, Pending_hits = 3053, Reservation_fails = 216368
	L1D_cache_core[55]: Access = 23500, Miss = 16500, Miss_rate = 0.702, Pending_hits = 2321, Reservation_fails = 141740
	L1D_cache_core[56]: Access = 32500, Miss = 23050, Miss_rate = 0.709, Pending_hits = 3221, Reservation_fails = 158288
	L1D_cache_core[57]: Access = 32900, Miss = 22500, Miss_rate = 0.684, Pending_hits = 3339, Reservation_fails = 139677
	L1D_cache_core[58]: Access = 32550, Miss = 23151, Miss_rate = 0.711, Pending_hits = 2897, Reservation_fails = 131700
	L1D_cache_core[59]: Access = 33450, Miss = 23500, Miss_rate = 0.703, Pending_hits = 3335, Reservation_fails = 244150
	L1D_total_cache_accesses = 2274632
	L1D_total_cache_misses = 1401272
	L1D_total_cache_miss_rate = 0.6160
	L1D_total_cache_pending_hits = 112261
	L1D_total_cache_reservation_fails = 17106785
	L1D_cache_data_port_util = 0.014
	L1D_cache_fill_port_util = 0.018
L1C_cache:
	L1C_total_cache_accesses = 449344
	L1C_total_cache_misses = 1856
	L1C_total_cache_miss_rate = 0.0041
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 5867
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 761099
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 112261
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1021616
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 15708385
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 447488
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1856
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 5867
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 379656
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1398400
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 12944416
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 24132
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 31
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
22376, 22376, 22376, 22376, 22376, 22376, 22376, 22376, 22376, 22376, 22376, 22376, 22376, 22376, 22376, 22376, 11188, 11188, 11188, 11188, 11188, 11188, 11188, 11188, 11188, 11188, 11188, 11188, 11188, 11188, 11188, 11188, 
gpgpu_n_tot_thrd_icount = 798687744
gpgpu_n_tot_w_icount = 24958992
gpgpu_n_stall_shd_mem = 17681052
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1021616
gpgpu_n_mem_write_global = 379656
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 60
gpgpu_n_load_insn  = 37724544
gpgpu_n_store_insn = 7668992
gpgpu_n_shmem_insn = 125745440
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 10676608
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 5867
gpgpu_stall_shd_mem[c_mem][bk_conf] = 5867
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 17675185
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:26624502	W0_Idle:8302408	W0_Scoreboard:51938986	W1:400000	W2:0	W3:1016992	W4:1548160	W5:32080	W6:368920	W7:0	W8:1031904	W9:0	W10:32080	W11:0	W12:387720	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:1600	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:1096992	W32:19042552
Warp Occupancy Distribution:
Stall:20107375	W0_Idle:248737	W0_Scoreboard:20221242	W1:20000	W2:0	W3:41216	W4:62568	W5:0	W6:20050	W7:0	W8:1031904	W9:0	W10:0	W11:0	W12:20990	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:80	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:66624	W32:10871320
Warp Occupancy Distribution:
Stall:6517127	W0_Idle:8053671	W0_Scoreboard:31717744	W1:380000	W2:0	W3:975776	W4:1485592	W5:32080	W6:348870	W7:0	W8:0	W9:0	W10:32080	W11:0	W12:366730	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:1520	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:1030368	W32:8171232
warp_utilization0: 0.223197
warp_utilization1: 0.230208
warp_utilization2: 0.216945
traffic_breakdown_coretomem[CONST_ACC_R] = 480 {8:60,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 8172928 {8:1021616,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 38193216 {40:100000,72:60000,136:219656,}
traffic_breakdown_coretomem[INST_ACC_R] = 18360 {8:2295,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4320 {72:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 138938688 {136:1021608,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3037248 {8:379656,}
traffic_breakdown_memtocore[INST_ACC_R] = 312120 {136:2295,}
maxmrqlatency = 1197 
maxdqlatency = 0 
maxmflatency = 3492 
averagemflatency = 753 
averagemflatency_1 = 844 
averagemflatency_2= 654 
averagemrqlatency_1 = 67 
averagemrqlatency_2 = 63 
max_icnt2mem_latency = 2807 
max_icnt2sh_latency = 1016774 
mrq_lat_table:378558 	15468 	27287 	55773 	147848 	208931 	245564 	179867 	51106 	2185 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	158072 	326660 	561247 	345921 	9424 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	262123 	124674 	80261 	97168 	162887 	296962 	303960 	75155 	437 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	377858 	606967 	36721 	122 	0 	0 	0 	0 	0 	651 	2977 	7503 	14016 	24175 	42614 	83016 	204704 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	68 	426 	995 	543 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        28        52        36        37        36        47        34        59        32        51        30        29        35        39        72        67 
dram[1]:        39        36        32        35        29        33        47        36        36        48        40        28        23        31        68        71 
dram[2]:        38        46        41        41        36        42        35        54        40        55        32        35        30        34        69        70 
dram[3]:        44        40        42        34        44        32        39        37        37        36        43        33        32        29        75        67 
dram[4]:        47        38        49        40        39        37        50        32        45        33        43        38        33        26        64        76 
dram[5]:        45        41        39        37        37        28        41        32        33        41        37        39        40        30        62        73 
maximum service time to same row:
dram[0]:      6395      5449     10417     11059      3494      4625      8325     12966      6110      7521      5327      5798     11585      8054      5138      5414 
dram[1]:      9034      4518     10405     10820      4784      5112      8239      9590      9306     14884      4230      3833     10901     10702      4762      4518 
dram[2]:      5230      5787     10379     10416      3846      3364     10960     10268      9413      9394      6399      5009     10906     11467      6189      4769 
dram[3]:      4830      8998      8925     10412      4223      4158      8502      7975     14857      8002      3548      4537     10862     10650      4221      4565 
dram[4]:      6068      5722      9321     13701      3039      4901      7862      7376     14822      9253      4444      5753     10929     10681      5556      5224 
dram[5]:      8943      4872     10831     10409      4591      4388     10825     10400      9574      6968      4285      3717     10874      9655      4192      4557 
average row accesses per activate:
dram[0]:  2.156502  2.177788  2.049197  2.040973  2.090759  2.175734  2.163526  2.208914  2.013452  2.053092  2.166400  2.199185  2.070551  2.101923  2.096607  2.140033 
dram[1]:  2.250983  2.171783  2.049502  2.048630  2.157252  2.186517  2.213671  2.207818  2.061988  2.074112  2.245929  2.199020  2.074199  2.097286  2.148228  2.110308 
dram[2]:  2.143816  2.205231  2.023911  2.079655  2.148322  2.126134  2.147536  2.187322  2.016316  2.036252  2.167903  2.196483  2.074798  2.086425  2.095507  2.147829 
dram[3]:  2.171349  2.231982  2.039818  2.068785  2.152800  2.159342  2.143494  2.204858  2.039895  2.053982  2.204238  2.235343  2.068359  2.085907  2.122720  2.180348 
dram[4]:  2.192001  2.189565  2.044684  2.086721  2.105175  2.188730  2.182622  2.235921  2.042274  2.060908  2.192339  2.197412  2.095649  2.065498  2.112672  2.171332 
dram[5]:  2.242864  2.178800  2.087022  2.075722  2.190850  2.186872  2.243719  2.210889  2.067525  2.068960  2.185132  2.251215  2.105109  2.088617  2.149370  2.154649 
average row locality = 1312589/615834 = 2.131401
average row locality_1 = 750970/381683 = 1.967523
average row locality_2 = 561619/234151 = 2.398533
average row locality_3 = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      9346      9653      9886     10077     10147      9915      9430      9710     10419     10267      9769      9700      9897     10122     10281     10204 
dram[1]:      9403      9542     10018     10133      9802      9688      9347      9787     10021     10196      9870      9678      9778     10012     10034     10158 
dram[2]:      9644      9374     10025      9974      9909     10016      9615      9285     10277     10379      9649      9843     10151     10085     10237     10329 
dram[3]:      9448      9402     10115     10088      9665      9859      9693      9412     10162      9946      9728      9786     10024      9896     10221     10034 
dram[4]:      9437      9636     10079     10076     10027      9976      9310      9675     10357     10252      9765      9635      9831     10155     10290     10255 
dram[5]:      9361      9503     10090     10190      9890      9686      9357      9729     10004     10138      9833      9663      9889     10086      9961     10178 
total reads: 948875
bank skew: 10419/9285 = 1.12
chip skew: 158823/157467 = 1.01
number of total write accesses:
dram[0]:      3772      3760      3776      3771      3790      3803      3774      3771      3800      3809      3771      3792      3750      3757      3869      3871 
dram[1]:      3763      3758      3769      3769      3793      3805      3769      3769      3817      3825      3783      3791      3752      3742      3850      3865 
dram[2]:      3772      3778      3772      3785      3793      3806      3762      3758      3811      3832      3792      3773      3746      3748      3849      3866 
dram[3]:      3769      3760      3768      3777      3790      3801      3766      3751      3797      3828      3795      3787      3743      3750      3859      3857 
dram[4]:      3772      3751      3786      3784      3804      3813      3777      3745      3798      3824      3799      3778      3753      3752      3848      3863 
dram[5]:      3762      3755      3772      3763      3805      3807      3771      3753      3805      3813      3776      3770      3750      3749      3853      3866 
total reads: 363714
bank skew: 3871/3742 = 1.03
chip skew: 60647/60570 = 1.00
average mf latency per bank:
dram[0]:        850       841       825       826       763       789       861       844       790       810       785       814       845       834       776       786
dram[1]:        826       819       796       811       753       770       840       839       774       795       754       785       815       825       766       777
dram[2]:        846       862       839       838       785       778       857       879       817       805       811       793       832       847       795       776
dram[3]:        825       853       803       814       765       787       834       866       792       802       780       782       829       837       772       768
dram[4]:        825       823       798       809       743       776       846       828       771       798       845       789       822       814       754       766
dram[5]:        810       815       776       791       737       763       822       822       761       778       756       766       806       815       744       755
maximum mf latency per bank:
dram[0]:       2884      2756      2984      2912      3261      2709      3260      2844      2817      2657      2662      3079      3155      2846      2907      2734
dram[1]:       2937      2852      3101      3208      2909      2668      3008      2911      2580      3215      3176      3079      2800      3113      3168      2786
dram[2]:       3047      2877      2978      2797      2783      2941      2748      3362      2945      3010      3011      2692      2993      3062      3120      3492
dram[3]:       3175      2950      2924      2877      2906      2898      3072      2772      2919      2970      3135      2823      3279      2763      3045      3113
dram[4]:       2777      2807      2759      2940      3100      2673      2949      2728      2884      3026      2896      3196      3088      2852      3030      3352
dram[5]:       2745      2811      2815      2716      2634      3067      2901      3148      2910      2897      2730      3154      2787      3141      2960      2664
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1342142 n_nop=716602 n_act=103694 n_pre=103679 n_req=212079 n_req_1=113823 n_req_2=98256 n_req_3=0 n_rd=317644 n_write=100523 bw_util=0.6011 bw_util_1=0.3392 bw_util_2=0.2619 bw_util_3=0 blp=7.079239 blp_1= 4.106988 blp_2= 3.486359 blp_3= -nan
 n_activity=1330878 dram_eff=0.6062 dram_eff_1=0.3421 dram_eff_2=0.2641 dram_eff_3=0
bk0: 18690a 807544i bk1: 19306a 791427i bk2: 19772a 765613i bk3: 20154a 749921i bk4: 20294a 750650i bk5: 19830a 755688i bk6: 18860a 743901i bk7: 19420a 723812i bk8: 20838a 770961i bk9: 20534a 761946i bk10: 19538a 784339i bk11: 19400a 774102i bk12: 19794a 749110i bk13: 20244a 729675i bk14: 20562a 718366i bk15: 20408a 710011i 
bw_dist = 0.339	0.262	0.000	0.390	0.008
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.113
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1342142 n_nop=722866 n_act=101888 n_pre=101872 n_req=210663 n_req_1=112513 n_req_2=98150 n_req_3=0 n_rd=314934 n_write=100582 bw_util=0.5971 bw_util_1=0.3353 bw_util_2=0.2617 bw_util_3=0 blp=6.940486 blp_1= 4.044250 blp_2= 3.443468 blp_3= -nan
 n_activity=1330227 dram_eff=0.6024 dram_eff_1=0.3383 dram_eff_2=0.2641 dram_eff_3=0
bk0: 18806a 817845i bk1: 19084a 806047i bk2: 20036a 773196i bk3: 20266a 752130i bk4: 19604a 769010i bk5: 19376a 764802i bk6: 18694a 755766i bk7: 19574a 728688i bk8: 20042a 791164i bk9: 20392a 774329i bk10: 19740a 794486i bk11: 19356a 789455i bk12: 19556a 758846i bk13: 20024a 743538i bk14: 20068a 738594i bk15: 20316a 720905i 
bw_dist = 0.335	0.262	0.000	0.394	0.009
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=13.9283
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1342142 n_nop=716495 n_act=103750 n_pre=103734 n_req=212072 n_req_1=113785 n_req_2=98287 n_req_3=0 n_rd=317584 n_write=100579 bw_util=0.6012 bw_util_1=0.3391 bw_util_2=0.2621 bw_util_3=0 blp=7.094439 blp_1= 4.109932 blp_2= 3.498946 blp_3= -nan
 n_activity=1330928 dram_eff=0.6062 dram_eff_1=0.342 dram_eff_2=0.2643 dram_eff_3=0
bk0: 19288a 801251i bk1: 18748a 799760i bk2: 20050a 759327i bk3: 19948a 746375i bk4: 19818a 757914i bk5: 20032a 739573i bk6: 19230a 734145i bk7: 18570a 736862i bk8: 20554a 777747i bk9: 20758a 757713i bk10: 19298a 784729i bk11: 19686a 776721i bk12: 20302a 741281i bk13: 20170a 728280i bk14: 20474a 716545i bk15: 20658a 710036i 
bw_dist = 0.339	0.262	0.000	0.390	0.008
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.1479
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1342142 n_nop=722127 n_act=102275 n_pre=102259 n_req=210632 n_req_1=112493 n_req_2=98139 n_req_3=0 n_rd=314958 n_write=100523 bw_util=0.5969 bw_util_1=0.3353 bw_util_2=0.2617 bw_util_3=0 blp=6.975302 blp_1= 4.061955 blp_2= 3.462559 blp_3= -nan
 n_activity=1330949 dram_eff=0.602 dram_eff_1=0.3381 dram_eff_2=0.2639 dram_eff_3=0
bk0: 18896a 805321i bk1: 18804a 803508i bk2: 20230a 766440i bk3: 20176a 757241i bk4: 19330a 777753i bk5: 19718a 754035i bk6: 19386a 738939i bk7: 18824a 738282i bk8: 20324a 783953i bk9: 19892a 778802i bk10: 19456a 791739i bk11: 19572a 785680i bk12: 20048a 746009i bk13: 19792a 740508i bk14: 20442a 729888i bk15: 20068a 728863i 
bw_dist = 0.335	0.262	0.000	0.395	0.008
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=13.9986
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1342142 n_nop=718338 n_act=102892 n_pre=102876 n_req=211997 n_req_1=113747 n_req_2=98250 n_req_3=0 n_rd=317512 n_write=100524 bw_util=0.6009 bw_util_1=0.339 bw_util_2=0.2619 bw_util_3=0 blp=7.043202 blp_1= 4.077208 blp_2= 3.472742 blp_3= -nan
 n_activity=1332039 dram_eff=0.6054 dram_eff_1=0.3416 dram_eff_2=0.2639 dram_eff_3=0
bk0: 18874a 812158i bk1: 19272a 793679i bk2: 20158a 761567i bk3: 20152a 754197i bk4: 20054a 757983i bk5: 19952a 747020i bk6: 18620a 745914i bk7: 19350a 727308i bk8: 20714a 780588i bk9: 20504a 762661i bk10: 19530a 786347i bk11: 19270a 782821i bk12: 19662a 753965i bk13: 20310a 727099i bk14: 20580a 727016i bk15: 20510a 709078i 
bw_dist = 0.339	0.262	0.000	0.392	0.008
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.0664
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1342142 n_nop=723915 n_act=101335 n_pre=101319 n_req=210761 n_req_1=112526 n_req_2=98235 n_req_3=0 n_rd=315116 n_write=100457 bw_util=0.5973 bw_util_1=0.3354 bw_util_2=0.2619 bw_util_3=0 blp=6.930091 blp_1= 4.036275 blp_2= 3.452274 blp_3= -nan
 n_activity=1331104 dram_eff=0.6023 dram_eff_1=0.3381 dram_eff_2=0.2641 dram_eff_3=0
bk0: 18722a 813913i bk1: 19006a 800206i bk2: 20180a 769701i bk3: 20380a 754878i bk4: 19780a 768047i bk5: 19372a 762253i bk6: 18714a 761644i bk7: 19458a 737846i bk8: 20008a 794181i bk9: 20276a 779693i bk10: 19666a 788353i bk11: 19326a 790788i bk12: 19778a 755620i bk13: 20172a 741334i bk14: 19922a 740482i bk15: 20356a 727100i 
bw_dist = 0.335	0.262	0.000	0.394	0.008
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=13.8845

========= L2 cache stats =========
L2_cache_bank[0]: Access = 116704, Miss = 79177, Miss_rate = 0.678, Pending_hits = 6779, Reservation_fails = 108540
L2_cache_bank[1]: Access = 117091, Miss = 79648, Miss_rate = 0.680, Pending_hits = 7027, Reservation_fails = 125230
L2_cache_bank[2]: Access = 116534, Miss = 78273, Miss_rate = 0.672, Pending_hits = 6826, Reservation_fails = 112348
L2_cache_bank[3]: Access = 116767, Miss = 79194, Miss_rate = 0.678, Pending_hits = 6890, Reservation_fails = 120496
L2_cache_bank[4]: Access = 117307, Miss = 79507, Miss_rate = 0.678, Pending_hits = 6887, Reservation_fails = 111597
L2_cache_bank[5]: Access = 116429, Miss = 79287, Miss_rate = 0.681, Pending_hits = 6919, Reservation_fails = 126567
L2_cache_bank[6]: Access = 116993, Miss = 79056, Miss_rate = 0.676, Pending_hits = 6763, Reservation_fails = 104294
L2_cache_bank[7]: Access = 116468, Miss = 78423, Miss_rate = 0.673, Pending_hits = 6950, Reservation_fails = 113706
L2_cache_bank[8]: Access = 118702, Miss = 79099, Miss_rate = 0.666, Pending_hits = 6823, Reservation_fails = 95627
L2_cache_bank[9]: Access = 117318, Miss = 79660, Miss_rate = 0.679, Pending_hits = 6984, Reservation_fails = 124536
L2_cache_bank[10]: Access = 116341, Miss = 78385, Miss_rate = 0.674, Pending_hits = 6771, Reservation_fails = 104269
L2_cache_bank[11]: Access = 116973, Miss = 79173, Miss_rate = 0.677, Pending_hits = 6799, Reservation_fails = 118163
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 116704, Miss = 79177 (0.678), PendingHit = 6779 (0.0581)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 117091, Miss = 79648 (0.68), PendingHit = 7027 (0.06)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 116534, Miss = 78273 (0.672), PendingHit = 6826 (0.0586)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 116767, Miss = 79194 (0.678), PendingHit = 6890 (0.059)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 117307, Miss = 79507 (0.678), PendingHit = 6887 (0.0587)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 116429, Miss = 79287 (0.681), PendingHit = 6919 (0.0594)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 116993, Miss = 79056 (0.676), PendingHit = 6763 (0.0578)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 116468, Miss = 78423 (0.673), PendingHit = 6950 (0.0597)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 118702, Miss = 79099 (0.666), PendingHit = 6823 (0.0575)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 117318, Miss = 79660 (0.679), PendingHit = 6984 (0.0595)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 116341, Miss = 78385 (0.674), PendingHit = 6771 (0.0582)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 116973, Miss = 79173 (0.677), PendingHit = 6799 (0.0581)
L2 Cache Total Miss Rate = 0.676
Stream 1: L2 Cache Miss Rate = 0.790
Stream 2: L2 Cache Miss Rate = 0.552
Stream 1: Accesses  = 729623
Stream 1: Misses  = 576705
Stream 2: Accesses  = 674004
Stream 2: Misses  = 372177
Stream 1+2: Accesses  = 1403627
Stream 1+2: Misses  = 948882
Total Accesses  = 1403627
MPKI-CORES
CORE_L2MPKI_0	1.562
CORE_L2MPKI_1	1.780
CORE_L2MPKI_2	1.631
CORE_L2MPKI_3	1.745
CORE_L2MPKI_4	1.692
CORE_L2MPKI_5	1.656
CORE_L2MPKI_6	1.683
CORE_L2MPKI_7	1.780
CORE_L2MPKI_8	1.612
CORE_L2MPKI_9	1.677
CORE_L2MPKI_10	1.557
CORE_L2MPKI_11	1.612
CORE_L2MPKI_12	1.698
CORE_L2MPKI_13	1.597
CORE_L2MPKI_14	1.648
CORE_L2MPKI_15	1.838
CORE_L2MPKI_16	1.564
CORE_L2MPKI_17	1.566
CORE_L2MPKI_18	1.647
CORE_L2MPKI_19	1.779
CORE_L2MPKI_20	1.563
CORE_L2MPKI_21	1.608
CORE_L2MPKI_22	1.443
CORE_L2MPKI_23	1.760
CORE_L2MPKI_24	1.554
CORE_L2MPKI_25	1.505
CORE_L2MPKI_26	1.459
CORE_L2MPKI_27	1.824
CORE_L2MPKI_28	1.513
CORE_L2MPKI_29	1.632
CORE_L2MPKI_30	1.141
CORE_L2MPKI_31	1.689
CORE_L2MPKI_32	1.121
CORE_L2MPKI_33	1.556
CORE_L2MPKI_34	1.223
CORE_L2MPKI_35	1.989
CORE_L2MPKI_36	0.942
CORE_L2MPKI_37	1.578
CORE_L2MPKI_38	1.194
CORE_L2MPKI_39	1.565
CORE_L2MPKI_40	1.204
CORE_L2MPKI_41	1.546
CORE_L2MPKI_42	1.134
CORE_L2MPKI_43	1.696
CORE_L2MPKI_44	0.994
CORE_L2MPKI_45	1.787
CORE_L2MPKI_46	1.206
CORE_L2MPKI_47	1.783
CORE_L2MPKI_48	0.995
CORE_L2MPKI_49	1.574
CORE_L2MPKI_50	1.100
CORE_L2MPKI_51	1.693
CORE_L2MPKI_52	1.079
CORE_L2MPKI_53	1.574
CORE_L2MPKI_54	1.265
CORE_L2MPKI_55	1.552
CORE_L2MPKI_56	1.162
CORE_L2MPKI_57	1.398
CORE_L2MPKI_58	1.097
CORE_L2MPKI_59	1.579
Avg_MPKI_Stream1= 1.640
Avg_MPKI_Stream2= 1.381
MISSES-CORES
CORE_MISSES_0	24684
CORE_MISSES_1	23445
CORE_MISSES_2	17188
CORE_MISSES_3	18383
CORE_MISSES_4	26602
CORE_MISSES_5	17452
CORE_MISSES_6	17736
CORE_MISSES_7	18761
CORE_MISSES_8	21238
CORE_MISSES_9	22084
CORE_MISSES_10	16410
CORE_MISSES_11	16988
CORE_MISSES_12	17892
CORE_MISSES_13	16828
CORE_MISSES_14	21700
CORE_MISSES_15	19366
CORE_MISSES_16	16484
CORE_MISSES_17	16496
CORE_MISSES_18	17353
CORE_MISSES_19	18750
CORE_MISSES_20	19224
CORE_MISSES_21	19833
CORE_MISSES_22	17804
CORE_MISSES_23	19444
CORE_MISSES_24	19116
CORE_MISSES_25	18566
CORE_MISSES_26	17990
CORE_MISSES_27	20155
CORE_MISSES_28	18604
CORE_MISSES_29	20129
CORE_MISSES_30	13591
CORE_MISSES_31	12793
CORE_MISSES_32	11446
CORE_MISSES_33	18378
CORE_MISSES_34	15262
CORE_MISSES_35	14337
CORE_MISSES_36	7510
CORE_MISSES_37	15095
CORE_MISSES_38	13764
CORE_MISSES_39	9989
CORE_MISSES_40	9675
CORE_MISSES_41	13810
CORE_MISSES_42	13040
CORE_MISSES_43	13907
CORE_MISSES_44	7580
CORE_MISSES_45	12801
CORE_MISSES_46	13159
CORE_MISSES_47	12974
CORE_MISSES_48	10658
CORE_MISSES_49	12319
CORE_MISSES_50	12031
CORE_MISSES_51	12815
CORE_MISSES_52	9879
CORE_MISSES_53	12289
CORE_MISSES_54	13833
CORE_MISSES_55	9903
CORE_MISSES_56	11586
CORE_MISSES_57	12561
CORE_MISSES_58	10510
CORE_MISSES_59	14682
L2_MISSES = 948882
L2_total_cache_accesses = 1403627
L2_total_cache_misses = 948882
L2_total_cache_miss_rate = 0.6760
L2_total_cache_pending_hits = 82418
L2_total_cache_reservation_fails = 1365373
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 309925
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 50682
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 661009
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1009762
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 55
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 98
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 60327
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 31531
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 287798
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 347490
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 2020
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 202
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 73
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 8023
L2_cache_data_port_util = 0.124
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=5499351
icnt_total_pkts_simt_to_mem=2502251
statistics from finished app 2
-------------------------------------------------
gpu_ipc_1 =     230.9900
gpu_ipc_2 =     386.4968
gpu_tot_sim_cycle_stream_1 = 1016774
gpu_tot_sim_cycle_stream_2 = 1016767
gpu_sim_insn_1 = 234864648
gpu_sim_insn_2 = 392977144
gpu_sim_cycle = 1016775
gpu_sim_insn = 627841792
gpu_ipc =     617.4835
gpu_tot_sim_cycle = 1016775
gpu_tot_sim_insn = 627841792
gpu_tot_ipc =     617.4835
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 4415579
gpu_stall_icnt2sh    = 1989506
gpu_total_sim_rate=340293

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 12968548
	L1I_total_cache_misses = 24132
	L1I_total_cache_miss_rate = 0.0019
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 31
L1D_cache:
	L1D_cache_core[0]: Access = 59520, Miss = 31276, Miss_rate = 0.525, Pending_hits = 1242, Reservation_fails = 445304
	L1D_cache_core[1]: Access = 49600, Miss = 27325, Miss_rate = 0.551, Pending_hits = 763, Reservation_fails = 403313
	L1D_cache_core[2]: Access = 39680, Miss = 21108, Miss_rate = 0.532, Pending_hits = 1500, Reservation_fails = 395097
	L1D_cache_core[3]: Access = 39680, Miss = 21780, Miss_rate = 0.549, Pending_hits = 140, Reservation_fails = 393704
	L1D_cache_core[4]: Access = 59192, Miss = 31733, Miss_rate = 0.536, Pending_hits = 1476, Reservation_fails = 426012
	L1D_cache_core[5]: Access = 39680, Miss = 21846, Miss_rate = 0.551, Pending_hits = 579, Reservation_fails = 389139
	L1D_cache_core[6]: Access = 39680, Miss = 21761, Miss_rate = 0.548, Pending_hits = 7, Reservation_fails = 413364
	L1D_cache_core[7]: Access = 39680, Miss = 21893, Miss_rate = 0.552, Pending_hits = 793, Reservation_fails = 397507
	L1D_cache_core[8]: Access = 49600, Miss = 27201, Miss_rate = 0.548, Pending_hits = 7, Reservation_fails = 427927
	L1D_cache_core[9]: Access = 49600, Miss = 27201, Miss_rate = 0.548, Pending_hits = 7, Reservation_fails = 408116
	L1D_cache_core[10]: Access = 39680, Miss = 21770, Miss_rate = 0.549, Pending_hits = 70, Reservation_fails = 381778
	L1D_cache_core[11]: Access = 39680, Miss = 21879, Miss_rate = 0.551, Pending_hits = 732, Reservation_fails = 395242
	L1D_cache_core[12]: Access = 39680, Miss = 21870, Miss_rate = 0.551, Pending_hits = 694, Reservation_fails = 387933
	L1D_cache_core[13]: Access = 39680, Miss = 21761, Miss_rate = 0.548, Pending_hits = 7, Reservation_fails = 397824
	L1D_cache_core[14]: Access = 49600, Miss = 27219, Miss_rate = 0.549, Pending_hits = 133, Reservation_fails = 394482
	L1D_cache_core[15]: Access = 39680, Miss = 21581, Miss_rate = 0.544, Pending_hits = 790, Reservation_fails = 407321
	L1D_cache_core[16]: Access = 39680, Miss = 21943, Miss_rate = 0.553, Pending_hits = 1157, Reservation_fails = 396782
	L1D_cache_core[17]: Access = 39680, Miss = 21761, Miss_rate = 0.548, Pending_hits = 7, Reservation_fails = 430336
	L1D_cache_core[18]: Access = 39680, Miss = 21761, Miss_rate = 0.548, Pending_hits = 7, Reservation_fails = 426982
	L1D_cache_core[19]: Access = 39680, Miss = 21827, Miss_rate = 0.550, Pending_hits = 466, Reservation_fails = 386578
	L1D_cache_core[20]: Access = 44580, Miss = 25755, Miss_rate = 0.578, Pending_hits = 947, Reservation_fails = 381077
	L1D_cache_core[21]: Access = 45780, Miss = 26011, Miss_rate = 0.568, Pending_hits = 1563, Reservation_fails = 412629
	L1D_cache_core[22]: Access = 45780, Miss = 25957, Miss_rate = 0.567, Pending_hits = 1149, Reservation_fails = 384200
	L1D_cache_core[23]: Access = 42880, Miss = 22483, Miss_rate = 0.524, Pending_hits = 918, Reservation_fails = 374608
	L1D_cache_core[24]: Access = 44580, Miss = 25767, Miss_rate = 0.578, Pending_hits = 1032, Reservation_fails = 400628
	L1D_cache_core[25]: Access = 45780, Miss = 25861, Miss_rate = 0.565, Pending_hits = 537, Reservation_fails = 424700
	L1D_cache_core[26]: Access = 45780, Miss = 25861, Miss_rate = 0.565, Pending_hits = 537, Reservation_fails = 406090
	L1D_cache_core[27]: Access = 42880, Miss = 23241, Miss_rate = 0.542, Pending_hits = 838, Reservation_fails = 385335
	L1D_cache_core[28]: Access = 44580, Miss = 25661, Miss_rate = 0.576, Pending_hits = 304, Reservation_fails = 399798
	L1D_cache_core[29]: Access = 45780, Miss = 25960, Miss_rate = 0.567, Pending_hits = 1097, Reservation_fails = 403403
	L1D_cache_core[30]: Access = 39850, Miss = 28053, Miss_rate = 0.704, Pending_hits = 3758, Reservation_fails = 279214
	L1D_cache_core[31]: Access = 29050, Miss = 20350, Miss_rate = 0.701, Pending_hits = 2899, Reservation_fails = 149312
	L1D_cache_core[32]: Access = 33100, Miss = 24552, Miss_rate = 0.742, Pending_hits = 2780, Reservation_fails = 203740
	L1D_cache_core[33]: Access = 39850, Miss = 27801, Miss_rate = 0.698, Pending_hits = 3622, Reservation_fails = 333721
	L1D_cache_core[34]: Access = 42000, Miss = 28905, Miss_rate = 0.688, Pending_hits = 4065, Reservation_fails = 334861
	L1D_cache_core[35]: Access = 30150, Miss = 20501, Miss_rate = 0.680, Pending_hits = 3315, Reservation_fails = 120092
	L1D_cache_core[36]: Access = 26550, Miss = 19751, Miss_rate = 0.744, Pending_hits = 2160, Reservation_fails = 102698
	L1D_cache_core[37]: Access = 32350, Miss = 23050, Miss_rate = 0.713, Pending_hits = 2974, Reservation_fails = 161437
	L1D_cache_core[38]: Access = 37500, Miss = 26100, Miss_rate = 0.696, Pending_hits = 3682, Reservation_fails = 252943
	L1D_cache_core[39]: Access = 23900, Miss = 16451, Miss_rate = 0.688, Pending_hits = 2392, Reservation_fails = 128865
	L1D_cache_core[40]: Access = 28100, Miss = 20200, Miss_rate = 0.719, Pending_hits = 2737, Reservation_fails = 89264
	L1D_cache_core[41]: Access = 31050, Miss = 22250, Miss_rate = 0.717, Pending_hits = 2839, Reservation_fails = 142556
	L1D_cache_core[42]: Access = 36850, Miss = 26051, Miss_rate = 0.707, Pending_hits = 3306, Reservation_fails = 249289
	L1D_cache_core[43]: Access = 30600, Miss = 20700, Miss_rate = 0.676, Pending_hits = 3495, Reservation_fails = 171966
	L1D_cache_core[44]: Access = 25200, Miss = 18200, Miss_rate = 0.722, Pending_hits = 2448, Reservation_fails = 77719
	L1D_cache_core[45]: Access = 28900, Miss = 19901, Miss_rate = 0.689, Pending_hits = 3166, Reservation_fails = 39863
	L1D_cache_core[46]: Access = 34000, Miss = 25000, Miss_rate = 0.735, Pending_hits = 2907, Reservation_fails = 203227
	L1D_cache_core[47]: Access = 26550, Miss = 18550, Miss_rate = 0.699, Pending_hits = 2892, Reservation_fails = 150022
	L1D_cache_core[48]: Access = 34200, Miss = 24200, Miss_rate = 0.708, Pending_hits = 3383, Reservation_fails = 208687
	L1D_cache_core[49]: Access = 30950, Miss = 20951, Miss_rate = 0.677, Pending_hits = 3521, Reservation_fails = 75397
	L1D_cache_core[50]: Access = 34600, Miss = 25100, Miss_rate = 0.725, Pending_hits = 3046, Reservation_fails = 190249
	L1D_cache_core[51]: Access = 29350, Miss = 19850, Miss_rate = 0.676, Pending_hits = 3347, Reservation_fails = 136655
	L1D_cache_core[52]: Access = 29100, Miss = 21101, Miss_rate = 0.725, Pending_hits = 2668, Reservation_fails = 120522
	L1D_cache_core[53]: Access = 30350, Miss = 20850, Miss_rate = 0.687, Pending_hits = 3194, Reservation_fails = 75354
	L1D_cache_core[54]: Access = 34600, Miss = 25100, Miss_rate = 0.725, Pending_hits = 3053, Reservation_fails = 216368
	L1D_cache_core[55]: Access = 23500, Miss = 16500, Miss_rate = 0.702, Pending_hits = 2321, Reservation_fails = 141740
	L1D_cache_core[56]: Access = 32500, Miss = 23050, Miss_rate = 0.709, Pending_hits = 3221, Reservation_fails = 158288
	L1D_cache_core[57]: Access = 32900, Miss = 22500, Miss_rate = 0.684, Pending_hits = 3339, Reservation_fails = 139677
	L1D_cache_core[58]: Access = 32550, Miss = 23151, Miss_rate = 0.711, Pending_hits = 2897, Reservation_fails = 131700
	L1D_cache_core[59]: Access = 33450, Miss = 23500, Miss_rate = 0.703, Pending_hits = 3335, Reservation_fails = 244150
	L1D_total_cache_accesses = 2274632
	L1D_total_cache_misses = 1401272
	L1D_total_cache_miss_rate = 0.6160
	L1D_total_cache_pending_hits = 112261
	L1D_total_cache_reservation_fails = 17106785
	L1D_cache_data_port_util = 0.014
	L1D_cache_fill_port_util = 0.018
L1C_cache:
	L1C_total_cache_accesses = 449344
	L1C_total_cache_misses = 1856
	L1C_total_cache_miss_rate = 0.0041
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 5867
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 761099
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 112261
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1021616
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 15708385
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 447488
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1856
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 5867
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 379656
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1398400
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 12944416
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 24132
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 31
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
22376, 22376, 22376, 22376, 22376, 22376, 22376, 22376, 22376, 22376, 22376, 22376, 22376, 22376, 22376, 22376, 11188, 11188, 11188, 11188, 11188, 11188, 11188, 11188, 11188, 11188, 11188, 11188, 11188, 11188, 11188, 11188, 
gpgpu_n_tot_thrd_icount = 798687744
gpgpu_n_tot_w_icount = 24958992
gpgpu_n_stall_shd_mem = 17681052
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1021616
gpgpu_n_mem_write_global = 379656
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 60
gpgpu_n_load_insn  = 37724544
gpgpu_n_store_insn = 7668992
gpgpu_n_shmem_insn = 125745440
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 10676608
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 5867
gpgpu_stall_shd_mem[c_mem][bk_conf] = 5867
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 17675185
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:26624502	W0_Idle:8302408	W0_Scoreboard:51938986	W1:400000	W2:0	W3:1016992	W4:1548160	W5:32080	W6:368920	W7:0	W8:1031904	W9:0	W10:32080	W11:0	W12:387720	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:1600	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:1096992	W32:19042552
Warp Occupancy Distribution:
Stall:20107375	W0_Idle:248737	W0_Scoreboard:20221242	W1:20000	W2:0	W3:41216	W4:62568	W5:0	W6:20050	W7:0	W8:1031904	W9:0	W10:0	W11:0	W12:20990	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:80	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:66624	W32:10871320
Warp Occupancy Distribution:
Stall:6517127	W0_Idle:8053671	W0_Scoreboard:31717744	W1:380000	W2:0	W3:975776	W4:1485592	W5:32080	W6:348870	W7:0	W8:0	W9:0	W10:32080	W11:0	W12:366730	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:1520	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:1030368	W32:8171232
warp_utilization0: 0.223197
warp_utilization1: 0.230208
warp_utilization2: 0.216945
traffic_breakdown_coretomem[CONST_ACC_R] = 480 {8:60,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 8172928 {8:1021616,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 38193216 {40:100000,72:60000,136:219656,}
traffic_breakdown_coretomem[INST_ACC_R] = 18360 {8:2295,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4320 {72:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 138938688 {136:1021608,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3037248 {8:379656,}
traffic_breakdown_memtocore[INST_ACC_R] = 312120 {136:2295,}
maxmrqlatency = 1197 
maxdqlatency = 0 
maxmflatency = 3492 
averagemflatency = 753 
averagemflatency_1 = 844 
averagemflatency_2= 654 
averagemrqlatency_1 = 67 
averagemrqlatency_2 = 63 
max_icnt2mem_latency = 2807 
max_icnt2sh_latency = 1016774 
mrq_lat_table:378558 	15468 	27287 	55773 	147848 	208931 	245564 	179867 	51106 	2185 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	158072 	326660 	561247 	345921 	9424 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	262123 	124674 	80261 	97168 	162887 	296962 	303960 	75155 	437 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	377858 	606967 	36721 	122 	0 	0 	0 	0 	0 	651 	2977 	7503 	14016 	24175 	42614 	83016 	204704 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	68 	426 	995 	543 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        28        52        36        37        36        47        34        59        32        51        30        29        35        39        72        67 
dram[1]:        39        36        32        35        29        33        47        36        36        48        40        28        23        31        68        71 
dram[2]:        38        46        41        41        36        42        35        54        40        55        32        35        30        34        69        70 
dram[3]:        44        40        42        34        44        32        39        37        37        36        43        33        32        29        75        67 
dram[4]:        47        38        49        40        39        37        50        32        45        33        43        38        33        26        64        76 
dram[5]:        45        41        39        37        37        28        41        32        33        41        37        39        40        30        62        73 
maximum service time to same row:
dram[0]:      6395      5449     10417     11059      3494      4625      8325     12966      6110      7521      5327      5798     11585      8054      5138      5414 
dram[1]:      9034      4518     10405     10820      4784      5112      8239      9590      9306     14884      4230      3833     10901     10702      4762      4518 
dram[2]:      5230      5787     10379     10416      3846      3364     10960     10268      9413      9394      6399      5009     10906     11467      6189      4769 
dram[3]:      4830      8998      8925     10412      4223      4158      8502      7975     14857      8002      3548      4537     10862     10650      4221      4565 
dram[4]:      6068      5722      9321     13701      3039      4901      7862      7376     14822      9253      4444      5753     10929     10681      5556      5224 
dram[5]:      8943      4872     10831     10409      4591      4388     10825     10400      9574      6968      4285      3717     10874      9655      4192      4557 
average row accesses per activate:
dram[0]:  2.156502  2.177788  2.049197  2.040973  2.090759  2.175734  2.163526  2.208914  2.013452  2.053092  2.166400  2.199185  2.070551  2.101923  2.096607  2.140033 
dram[1]:  2.250983  2.171783  2.049502  2.048630  2.157252  2.186517  2.213671  2.207818  2.061988  2.074112  2.245929  2.199020  2.074199  2.097286  2.148228  2.110308 
dram[2]:  2.143816  2.205231  2.023911  2.079655  2.148322  2.126134  2.147536  2.187322  2.016316  2.036252  2.167903  2.196483  2.074798  2.086425  2.095507  2.147829 
dram[3]:  2.171349  2.231982  2.039818  2.068785  2.152800  2.159342  2.143494  2.204858  2.039895  2.053982  2.204238  2.235343  2.068359  2.085907  2.122720  2.180348 
dram[4]:  2.192001  2.189565  2.044684  2.086721  2.105175  2.188730  2.182622  2.235921  2.042274  2.060908  2.192339  2.197412  2.095649  2.065498  2.112672  2.171332 
dram[5]:  2.242864  2.178800  2.087022  2.075722  2.190850  2.186872  2.243719  2.210889  2.067525  2.068960  2.185132  2.251215  2.105109  2.088617  2.149370  2.154649 
average row locality = 1312589/615834 = 2.131401
average row locality_1 = 750970/381683 = 1.967523
average row locality_2 = 561619/234151 = 2.398533
average row locality_3 = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      9346      9653      9886     10077     10147      9915      9430      9710     10419     10267      9769      9700      9897     10122     10281     10204 
dram[1]:      9403      9542     10018     10133      9802      9688      9347      9787     10021     10196      9870      9678      9778     10012     10034     10158 
dram[2]:      9644      9374     10025      9974      9909     10016      9615      9285     10277     10379      9649      9843     10151     10085     10237     10329 
dram[3]:      9448      9402     10115     10088      9665      9859      9693      9412     10162      9946      9728      9786     10024      9896     10221     10034 
dram[4]:      9437      9636     10079     10076     10027      9976      9310      9675     10357     10252      9765      9635      9831     10155     10290     10255 
dram[5]:      9361      9503     10090     10190      9890      9686      9357      9729     10004     10138      9833      9663      9889     10086      9961     10178 
total reads: 948875
bank skew: 10419/9285 = 1.12
chip skew: 158823/157467 = 1.01
number of total write accesses:
dram[0]:      3772      3760      3776      3771      3790      3803      3774      3771      3800      3809      3771      3792      3750      3757      3869      3871 
dram[1]:      3763      3758      3769      3769      3793      3805      3769      3769      3817      3825      3783      3791      3752      3742      3850      3865 
dram[2]:      3772      3778      3772      3785      3793      3806      3762      3758      3811      3832      3792      3773      3746      3748      3849      3866 
dram[3]:      3769      3760      3768      3777      3790      3801      3766      3751      3797      3828      3795      3787      3743      3750      3859      3857 
dram[4]:      3772      3751      3786      3784      3804      3813      3777      3745      3798      3824      3799      3778      3753      3752      3848      3863 
dram[5]:      3762      3755      3772      3763      3805      3807      3771      3753      3805      3813      3776      3770      3750      3749      3853      3866 
total reads: 363714
bank skew: 3871/3742 = 1.03
chip skew: 60647/60570 = 1.00
average mf latency per bank:
dram[0]:        850       841       825       826       763       789       861       844       790       810       785       814       845       834       776       786
dram[1]:        826       819       796       811       753       770       840       839       774       795       754       785       815       825       766       777
dram[2]:        846       862       839       838       785       778       857       879       817       805       811       793       832       847       795       776
dram[3]:        825       853       803       814       765       787       834       866       792       802       780       782       829       837       772       768
dram[4]:        825       823       798       809       743       776       846       828       771       798       845       789       822       814       754       766
dram[5]:        810       815       776       791       737       763       822       822       761       778       756       766       806       815       744       755
maximum mf latency per bank:
dram[0]:       2884      2756      2984      2912      3261      2709      3260      2844      2817      2657      2662      3079      3155      2846      2907      2734
dram[1]:       2937      2852      3101      3208      2909      2668      3008      2911      2580      3215      3176      3079      2800      3113      3168      2786
dram[2]:       3047      2877      2978      2797      2783      2941      2748      3362      2945      3010      3011      2692      2993      3062      3120      3492
dram[3]:       3175      2950      2924      2877      2906      2898      3072      2772      2919      2970      3135      2823      3279      2763      3045      3113
dram[4]:       2777      2807      2759      2940      3100      2673      2949      2728      2884      3026      2896      3196      3088      2852      3030      3352
dram[5]:       2745      2811      2815      2716      2634      3067      2901      3148      2910      2897      2730      3154      2787      3141      2960      2664
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1342142 n_nop=716602 n_act=103694 n_pre=103679 n_req=212079 n_req_1=113823 n_req_2=98256 n_req_3=0 n_rd=317644 n_write=100523 bw_util=0.6011 bw_util_1=0.3392 bw_util_2=0.2619 bw_util_3=0 blp=7.079239 blp_1= 4.106988 blp_2= 3.486359 blp_3= -nan
 n_activity=1330878 dram_eff=0.6062 dram_eff_1=0.3421 dram_eff_2=0.2641 dram_eff_3=0
bk0: 18690a 807544i bk1: 19306a 791427i bk2: 19772a 765613i bk3: 20154a 749921i bk4: 20294a 750650i bk5: 19830a 755688i bk6: 18860a 743901i bk7: 19420a 723812i bk8: 20838a 770961i bk9: 20534a 761946i bk10: 19538a 784339i bk11: 19400a 774102i bk12: 19794a 749110i bk13: 20244a 729675i bk14: 20562a 718366i bk15: 20408a 710011i 
bw_dist = 0.339	0.262	0.000	0.390	0.008
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.113
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1342142 n_nop=722866 n_act=101888 n_pre=101872 n_req=210663 n_req_1=112513 n_req_2=98150 n_req_3=0 n_rd=314934 n_write=100582 bw_util=0.5971 bw_util_1=0.3353 bw_util_2=0.2617 bw_util_3=0 blp=6.940486 blp_1= 4.044250 blp_2= 3.443468 blp_3= -nan
 n_activity=1330227 dram_eff=0.6024 dram_eff_1=0.3383 dram_eff_2=0.2641 dram_eff_3=0
bk0: 18806a 817845i bk1: 19084a 806047i bk2: 20036a 773196i bk3: 20266a 752130i bk4: 19604a 769010i bk5: 19376a 764802i bk6: 18694a 755766i bk7: 19574a 728688i bk8: 20042a 791164i bk9: 20392a 774329i bk10: 19740a 794486i bk11: 19356a 789455i bk12: 19556a 758846i bk13: 20024a 743538i bk14: 20068a 738594i bk15: 20316a 720905i 
bw_dist = 0.335	0.262	0.000	0.394	0.009
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=13.9283
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1342142 n_nop=716495 n_act=103750 n_pre=103734 n_req=212072 n_req_1=113785 n_req_2=98287 n_req_3=0 n_rd=317584 n_write=100579 bw_util=0.6012 bw_util_1=0.3391 bw_util_2=0.2621 bw_util_3=0 blp=7.094439 blp_1= 4.109932 blp_2= 3.498946 blp_3= -nan
 n_activity=1330928 dram_eff=0.6062 dram_eff_1=0.342 dram_eff_2=0.2643 dram_eff_3=0
bk0: 19288a 801251i bk1: 18748a 799760i bk2: 20050a 759327i bk3: 19948a 746375i bk4: 19818a 757914i bk5: 20032a 739573i bk6: 19230a 734145i bk7: 18570a 736862i bk8: 20554a 777747i bk9: 20758a 757713i bk10: 19298a 784729i bk11: 19686a 776721i bk12: 20302a 741281i bk13: 20170a 728280i bk14: 20474a 716545i bk15: 20658a 710036i 
bw_dist = 0.339	0.262	0.000	0.390	0.008
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.1479
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1342142 n_nop=722127 n_act=102275 n_pre=102259 n_req=210632 n_req_1=112493 n_req_2=98139 n_req_3=0 n_rd=314958 n_write=100523 bw_util=0.5969 bw_util_1=0.3353 bw_util_2=0.2617 bw_util_3=0 blp=6.975302 blp_1= 4.061955 blp_2= 3.462559 blp_3= -nan
 n_activity=1330949 dram_eff=0.602 dram_eff_1=0.3381 dram_eff_2=0.2639 dram_eff_3=0
bk0: 18896a 805321i bk1: 18804a 803508i bk2: 20230a 766440i bk3: 20176a 757241i bk4: 19330a 777753i bk5: 19718a 754035i bk6: 19386a 738939i bk7: 18824a 738282i bk8: 20324a 783953i bk9: 19892a 778802i bk10: 19456a 791739i bk11: 19572a 785680i bk12: 20048a 746009i bk13: 19792a 740508i bk14: 20442a 729888i bk15: 20068a 728863i 
bw_dist = 0.335	0.262	0.000	0.395	0.008
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=13.9986
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1342142 n_nop=718338 n_act=102892 n_pre=102876 n_req=211997 n_req_1=113747 n_req_2=98250 n_req_3=0 n_rd=317512 n_write=100524 bw_util=0.6009 bw_util_1=0.339 bw_util_2=0.2619 bw_util_3=0 blp=7.043202 blp_1= 4.077208 blp_2= 3.472742 blp_3= -nan
 n_activity=1332039 dram_eff=0.6054 dram_eff_1=0.3416 dram_eff_2=0.2639 dram_eff_3=0
bk0: 18874a 812158i bk1: 19272a 793679i bk2: 20158a 761567i bk3: 20152a 754197i bk4: 20054a 757983i bk5: 19952a 747020i bk6: 18620a 745914i bk7: 19350a 727308i bk8: 20714a 780588i bk9: 20504a 762661i bk10: 19530a 786347i bk11: 19270a 782821i bk12: 19662a 753965i bk13: 20310a 727099i bk14: 20580a 727016i bk15: 20510a 709078i 
bw_dist = 0.339	0.262	0.000	0.392	0.008
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.0664
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1342142 n_nop=723915 n_act=101335 n_pre=101319 n_req=210761 n_req_1=112526 n_req_2=98235 n_req_3=0 n_rd=315116 n_write=100457 bw_util=0.5973 bw_util_1=0.3354 bw_util_2=0.2619 bw_util_3=0 blp=6.930091 blp_1= 4.036275 blp_2= 3.452274 blp_3= -nan
 n_activity=1331104 dram_eff=0.6023 dram_eff_1=0.3381 dram_eff_2=0.2641 dram_eff_3=0
bk0: 18722a 813913i bk1: 19006a 800206i bk2: 20180a 769701i bk3: 20380a 754878i bk4: 19780a 768047i bk5: 19372a 762253i bk6: 18714a 761644i bk7: 19458a 737846i bk8: 20008a 794181i bk9: 20276a 779693i bk10: 19666a 788353i bk11: 19326a 790788i bk12: 19778a 755620i bk13: 20172a 741334i bk14: 19922a 740482i bk15: 20356a 727100i 
bw_dist = 0.335	0.262	0.000	0.394	0.008
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=13.8845

========= L2 cache stats =========
L2_cache_bank[0]: Access = 116704, Miss = 79177, Miss_rate = 0.678, Pending_hits = 6779, Reservation_fails = 108540
L2_cache_bank[1]: Access = 117091, Miss = 79648, Miss_rate = 0.680, Pending_hits = 7027, Reservation_fails = 125230
L2_cache_bank[2]: Access = 116534, Miss = 78273, Miss_rate = 0.672, Pending_hits = 6826, Reservation_fails = 112348
L2_cache_bank[3]: Access = 116767, Miss = 79194, Miss_rate = 0.678, Pending_hits = 6890, Reservation_fails = 120496
L2_cache_bank[4]: Access = 117307, Miss = 79507, Miss_rate = 0.678, Pending_hits = 6887, Reservation_fails = 111597
L2_cache_bank[5]: Access = 116429, Miss = 79287, Miss_rate = 0.681, Pending_hits = 6919, Reservation_fails = 126567
L2_cache_bank[6]: Access = 116993, Miss = 79056, Miss_rate = 0.676, Pending_hits = 6763, Reservation_fails = 104294
L2_cache_bank[7]: Access = 116468, Miss = 78423, Miss_rate = 0.673, Pending_hits = 6950, Reservation_fails = 113706
L2_cache_bank[8]: Access = 118702, Miss = 79099, Miss_rate = 0.666, Pending_hits = 6823, Reservation_fails = 95627
L2_cache_bank[9]: Access = 117318, Miss = 79660, Miss_rate = 0.679, Pending_hits = 6984, Reservation_fails = 124536
L2_cache_bank[10]: Access = 116341, Miss = 78385, Miss_rate = 0.674, Pending_hits = 6771, Reservation_fails = 104269
L2_cache_bank[11]: Access = 116973, Miss = 79173, Miss_rate = 0.677, Pending_hits = 6799, Reservation_fails = 118163
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 116704, Miss = 79177 (0.678), PendingHit = 6779 (0.0581)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 117091, Miss = 79648 (0.68), PendingHit = 7027 (0.06)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 116534, Miss = 78273 (0.672), PendingHit = 6826 (0.0586)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 116767, Miss = 79194 (0.678), PendingHit = 6890 (0.059)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 117307, Miss = 79507 (0.678), PendingHit = 6887 (0.0587)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 116429, Miss = 79287 (0.681), PendingHit = 6919 (0.0594)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 116993, Miss = 79056 (0.676), PendingHit = 6763 (0.0578)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 116468, Miss = 78423 (0.673), PendingHit = 6950 (0.0597)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 118702, Miss = 79099 (0.666), PendingHit = 6823 (0.0575)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 117318, Miss = 79660 (0.679), PendingHit = 6984 (0.0595)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 116341, Miss = 78385 (0.674), PendingHit = 6771 (0.0582)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 116973, Miss = 79173 (0.677), PendingHit = 6799 (0.0581)
L2 Cache Total Miss Rate = 0.676
Stream 1: L2 Cache Miss Rate = 0.790
Stream 2: L2 Cache Miss Rate = 0.552
Stream 1: Accesses  = 729623
Stream 1: Misses  = 576705
Stream 2: Accesses  = 674004
Stream 2: Misses  = 372177
Stream 1+2: Accesses  = 1403627
Stream 1+2: Misses  = 948882
Total Accesses  = 1403627
MPKI-CORES
CORE_L2MPKI_0	1.562
CORE_L2MPKI_1	1.780
CORE_L2MPKI_2	1.631
CORE_L2MPKI_3	1.745
CORE_L2MPKI_4	1.692
CORE_L2MPKI_5	1.656
CORE_L2MPKI_6	1.683
CORE_L2MPKI_7	1.780
CORE_L2MPKI_8	1.612
CORE_L2MPKI_9	1.677
CORE_L2MPKI_10	1.557
CORE_L2MPKI_11	1.612
CORE_L2MPKI_12	1.698
CORE_L2MPKI_13	1.597
CORE_L2MPKI_14	1.648
CORE_L2MPKI_15	1.838
CORE_L2MPKI_16	1.564
CORE_L2MPKI_17	1.566
CORE_L2MPKI_18	1.647
CORE_L2MPKI_19	1.779
CORE_L2MPKI_20	1.563
CORE_L2MPKI_21	1.608
CORE_L2MPKI_22	1.443
CORE_L2MPKI_23	1.760
CORE_L2MPKI_24	1.554
CORE_L2MPKI_25	1.505
CORE_L2MPKI_26	1.459
CORE_L2MPKI_27	1.824
CORE_L2MPKI_28	1.513
CORE_L2MPKI_29	1.632
CORE_L2MPKI_30	1.141
CORE_L2MPKI_31	1.689
CORE_L2MPKI_32	1.121
CORE_L2MPKI_33	1.556
CORE_L2MPKI_34	1.223
CORE_L2MPKI_35	1.989
CORE_L2MPKI_36	0.942
CORE_L2MPKI_37	1.578
CORE_L2MPKI_38	1.194
CORE_L2MPKI_39	1.565
CORE_L2MPKI_40	1.204
CORE_L2MPKI_41	1.546
CORE_L2MPKI_42	1.134
CORE_L2MPKI_43	1.696
CORE_L2MPKI_44	0.994
CORE_L2MPKI_45	1.787
CORE_L2MPKI_46	1.206
CORE_L2MPKI_47	1.783
CORE_L2MPKI_48	0.995
CORE_L2MPKI_49	1.574
CORE_L2MPKI_50	1.100
CORE_L2MPKI_51	1.693
CORE_L2MPKI_52	1.079
CORE_L2MPKI_53	1.574
CORE_L2MPKI_54	1.265
CORE_L2MPKI_55	1.552
CORE_L2MPKI_56	1.162
CORE_L2MPKI_57	1.398
CORE_L2MPKI_58	1.097
CORE_L2MPKI_59	1.579
Avg_MPKI_Stream1= 1.640
Avg_MPKI_Stream2= 1.381
MISSES-CORES
CORE_MISSES_0	24684
CORE_MISSES_1	23445
CORE_MISSES_2	17188
CORE_MISSES_3	18383
CORE_MISSES_4	26602
CORE_MISSES_5	17452
CORE_MISSES_6	17736
CORE_MISSES_7	18761
CORE_MISSES_8	21238
CORE_MISSES_9	22084
CORE_MISSES_10	16410
CORE_MISSES_11	16988
CORE_MISSES_12	17892
CORE_MISSES_13	16828
CORE_MISSES_14	21700
CORE_MISSES_15	19366
CORE_MISSES_16	16484
CORE_MISSES_17	16496
CORE_MISSES_18	17353
CORE_MISSES_19	18750
CORE_MISSES_20	19224
CORE_MISSES_21	19833
CORE_MISSES_22	17804
CORE_MISSES_23	19444
CORE_MISSES_24	19116
CORE_MISSES_25	18566
CORE_MISSES_26	17990
CORE_MISSES_27	20155
CORE_MISSES_28	18604
CORE_MISSES_29	20129
CORE_MISSES_30	13591
CORE_MISSES_31	12793
CORE_MISSES_32	11446
CORE_MISSES_33	18378
CORE_MISSES_34	15262
CORE_MISSES_35	14337
CORE_MISSES_36	7510
CORE_MISSES_37	15095
CORE_MISSES_38	13764
CORE_MISSES_39	9989
CORE_MISSES_40	9675
CORE_MISSES_41	13810
CORE_MISSES_42	13040
CORE_MISSES_43	13907
CORE_MISSES_44	7580
CORE_MISSES_45	12801
CORE_MISSES_46	13159
CORE_MISSES_47	12974
CORE_MISSES_48	10658
CORE_MISSES_49	12319
CORE_MISSES_50	12031
CORE_MISSES_51	12815
CORE_MISSES_52	9879
CORE_MISSES_53	12289
CORE_MISSES_54	13833
CORE_MISSES_55	9903
CORE_MISSES_56	11586
CORE_MISSES_57	12561
CORE_MISSES_58	10510
CORE_MISSES_59	14682
L2_MISSES = 948882
L2_total_cache_accesses = 1403627
L2_total_cache_misses = 948882
L2_total_cache_miss_rate = 0.6760
L2_total_cache_pending_hits = 82418
L2_total_cache_reservation_fails = 1365373
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 309925
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 50682
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 661009
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1009762
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 55
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 98
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 60327
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 31531
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 287798
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 347490
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 2020
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 202
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 73
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 8023
L2_cache_data_port_util = 0.124
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=5499351
icnt_total_pkts_simt_to_mem=2502251
