{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1692181601187 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1692181601188 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "cpu_deca 10M50DAF484C6GES " "Selected device 10M50DAF484C6GES for design \"cpu_deca\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1692181601243 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1692181601300 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1692181601300 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1692181601696 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1692181601703 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I6G " "Device 10M16DAF484I6G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1692181601906 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I6G " "Device 10M25DAF484I6G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1692181601906 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I6G " "Device 10M50DAF484I6G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1692181601906 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I6G " "Device 10M40DAF484I6G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1692181601906 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1692181601906 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "/home/polar/Documents/liverpool_project/cpu_deca/" { { 0 { 0 ""} 0 17040 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1692181601941 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "/home/polar/Documents/liverpool_project/cpu_deca/" { { 0 { 0 ""} 0 17042 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1692181601941 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "/home/polar/Documents/liverpool_project/cpu_deca/" { { 0 { 0 ""} 0 17044 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1692181601941 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "/home/polar/Documents/liverpool_project/cpu_deca/" { { 0 { 0 ""} 0 17046 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1692181601941 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1692181601941 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1692181601942 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1692181601942 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1692181601942 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1692181601942 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1692181601951 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "14 45 " "No exact pin location assignment(s) for 14 pins of 45 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1692181603269 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "8152 " "The Timing Analyzer is analyzing 8152 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1692181604586 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "cpu_deca.SDC " "Synopsys Design Constraints File file not found: 'cpu_deca.SDC'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1692181604607 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1692181604607 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1692181604798 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1692181604800 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1692181604816 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MAX10_CLK1_50~input (placed in PIN M8 (CLK1n, DIFFIO_RX_L36n, DIFFOUT_L36n, High_Speed)) " "Automatically promoted node MAX10_CLK1_50~input (placed in PIN M8 (CLK1n, DIFFIO_RX_L36n, DIFFOUT_L36n, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1692181605692 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu_pipelined:cpu_pipelined_u\|branch_controller:branch_controller_u\|clk_r\[2\] " "Destination node cpu_pipelined:cpu_pipelined_u\|branch_controller:branch_controller_u\|clk_r\[2\]" {  } { { "cpu/branch_controller.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/branch_controller.vhd" 30 -1 0 } } { "temporary_test_loc" "" { Generic "/home/polar/Documents/liverpool_project/cpu_deca/" { { 0 { 0 ""} 0 9639 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1692181605692 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu_pipelined:cpu_pipelined_u\|pc_container:pc_u\|pc:pc_u\|branch_r\[2\] " "Destination node cpu_pipelined:cpu_pipelined_u\|pc_container:pc_u\|pc:pc_u\|branch_r\[2\]" {  } { { "cpu/pc.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/pc.vhd" 35 -1 0 } } { "temporary_test_loc" "" { Generic "/home/polar/Documents/liverpool_project/cpu_deca/" { { 0 { 0 ""} 0 9677 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1692181605692 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu_pipelined:cpu_pipelined_u\|pc_container:pc_u\|pc:pc_u\|branch_r\[1\] " "Destination node cpu_pipelined:cpu_pipelined_u\|pc_container:pc_u\|pc:pc_u\|branch_r\[1\]" {  } { { "cpu/pc.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/pc.vhd" 35 -1 0 } } { "temporary_test_loc" "" { Generic "/home/polar/Documents/liverpool_project/cpu_deca/" { { 0 { 0 ""} 0 9676 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1692181605692 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1692181605692 ""}  } { { "cpu_deca.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu_deca.vhd" 10 0 0 } } { "temporary_test_loc" "" { Generic "/home/polar/Documents/liverpool_project/cpu_deca/" { { 0 { 0 ""} 0 17035 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1692181605692 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_divider:clk_divider_u\|clk_buf  " "Automatically promoted node clk_divider:clk_divider_u\|clk_buf " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1692181605692 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_divider:clk_divider_u\|clk_buf~0 " "Destination node clk_divider:clk_divider_u\|clk_buf~0" {  } { { "cpu/clk_divider.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/clk_divider.vhd" 24 -1 0 } } { "temporary_test_loc" "" { Generic "/home/polar/Documents/liverpool_project/cpu_deca/" { { 0 { 0 ""} 0 10054 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1692181605692 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu_pipelined:cpu_pipelined_u\|ex_mem_pipe_reg:ex_mem_pipe_reg_u\|alu_result_buffer\[12\] " "Destination node cpu_pipelined:cpu_pipelined_u\|ex_mem_pipe_reg:ex_mem_pipe_reg_u\|alu_result_buffer\[12\]" {  } { { "cpu/ex_mem_pipe_reg.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/ex_mem_pipe_reg.vhd" 46 -1 0 } } { "temporary_test_loc" "" { Generic "/home/polar/Documents/liverpool_project/cpu_deca/" { { 0 { 0 ""} 0 824 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1692181605692 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu_pipelined:cpu_pipelined_u\|ex_mem_pipe_reg:ex_mem_pipe_reg_u\|rd_buffer\[2\] " "Destination node cpu_pipelined:cpu_pipelined_u\|ex_mem_pipe_reg:ex_mem_pipe_reg_u\|rd_buffer\[2\]" {  } { { "cpu/ex_mem_pipe_reg.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/ex_mem_pipe_reg.vhd" 46 -1 0 } } { "temporary_test_loc" "" { Generic "/home/polar/Documents/liverpool_project/cpu_deca/" { { 0 { 0 ""} 0 869 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1692181605692 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu_pipelined:cpu_pipelined_u\|ex_mem_pipe_reg:ex_mem_pipe_reg_u\|rd_buffer\[1\] " "Destination node cpu_pipelined:cpu_pipelined_u\|ex_mem_pipe_reg:ex_mem_pipe_reg_u\|rd_buffer\[1\]" {  } { { "cpu/ex_mem_pipe_reg.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/ex_mem_pipe_reg.vhd" 46 -1 0 } } { "temporary_test_loc" "" { Generic "/home/polar/Documents/liverpool_project/cpu_deca/" { { 0 { 0 ""} 0 870 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1692181605692 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu_pipelined:cpu_pipelined_u\|ex_mem_pipe_reg:ex_mem_pipe_reg_u\|rd_buffer\[0\] " "Destination node cpu_pipelined:cpu_pipelined_u\|ex_mem_pipe_reg:ex_mem_pipe_reg_u\|rd_buffer\[0\]" {  } { { "cpu/ex_mem_pipe_reg.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/ex_mem_pipe_reg.vhd" 46 -1 0 } } { "temporary_test_loc" "" { Generic "/home/polar/Documents/liverpool_project/cpu_deca/" { { 0 { 0 ""} 0 871 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1692181605692 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu_pipelined:cpu_pipelined_u\|ex_mem_pipe_reg:ex_mem_pipe_reg_u\|opcode_buffer\[0\] " "Destination node cpu_pipelined:cpu_pipelined_u\|ex_mem_pipe_reg:ex_mem_pipe_reg_u\|opcode_buffer\[0\]" {  } { { "cpu/ex_mem_pipe_reg.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/ex_mem_pipe_reg.vhd" 46 -1 0 } } { "temporary_test_loc" "" { Generic "/home/polar/Documents/liverpool_project/cpu_deca/" { { 0 { 0 ""} 0 878 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1692181605692 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu_pipelined:cpu_pipelined_u\|ex_mem_pipe_reg:ex_mem_pipe_reg_u\|opcode_buffer\[6\] " "Destination node cpu_pipelined:cpu_pipelined_u\|ex_mem_pipe_reg:ex_mem_pipe_reg_u\|opcode_buffer\[6\]" {  } { { "cpu/ex_mem_pipe_reg.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/ex_mem_pipe_reg.vhd" 46 -1 0 } } { "temporary_test_loc" "" { Generic "/home/polar/Documents/liverpool_project/cpu_deca/" { { 0 { 0 ""} 0 875 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1692181605692 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu_pipelined:cpu_pipelined_u\|ex_mem_pipe_reg:ex_mem_pipe_reg_u\|opcode_buffer\[5\] " "Destination node cpu_pipelined:cpu_pipelined_u\|ex_mem_pipe_reg:ex_mem_pipe_reg_u\|opcode_buffer\[5\]" {  } { { "cpu/ex_mem_pipe_reg.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/ex_mem_pipe_reg.vhd" 46 -1 0 } } { "temporary_test_loc" "" { Generic "/home/polar/Documents/liverpool_project/cpu_deca/" { { 0 { 0 ""} 0 876 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1692181605692 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu_pipelined:cpu_pipelined_u\|ex_mem_pipe_reg:ex_mem_pipe_reg_u\|opcode_buffer\[4\] " "Destination node cpu_pipelined:cpu_pipelined_u\|ex_mem_pipe_reg:ex_mem_pipe_reg_u\|opcode_buffer\[4\]" {  } { { "cpu/ex_mem_pipe_reg.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/ex_mem_pipe_reg.vhd" 46 -1 0 } } { "temporary_test_loc" "" { Generic "/home/polar/Documents/liverpool_project/cpu_deca/" { { 0 { 0 ""} 0 877 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1692181605692 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu_pipelined:cpu_pipelined_u\|ex_mem_pipe_reg:ex_mem_pipe_reg_u\|alu_result_buffer\[11\] " "Destination node cpu_pipelined:cpu_pipelined_u\|ex_mem_pipe_reg:ex_mem_pipe_reg_u\|alu_result_buffer\[11\]" {  } { { "cpu/ex_mem_pipe_reg.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/ex_mem_pipe_reg.vhd" 46 -1 0 } } { "temporary_test_loc" "" { Generic "/home/polar/Documents/liverpool_project/cpu_deca/" { { 0 { 0 ""} 0 825 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1692181605692 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1692181605692 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1692181605692 ""}  } { { "cpu/clk_divider.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/clk_divider.vhd" 24 -1 0 } } { "temporary_test_loc" "" { Generic "/home/polar/Documents/liverpool_project/cpu_deca/" { { 0 { 0 ""} 0 9878 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1692181605692 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "io:io_u\|i2c_master_container:I2C1\|i2c_master:i2c_master_module\|data_clk  " "Automatically promoted node io:io_u\|i2c_master_container:I2C1\|i2c_master:i2c_master_module\|data_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1692181605692 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "io:io_u\|i2c_master_container:I2C1\|i2c_master:i2c_master_module\|Selector29~0 " "Destination node io:io_u\|i2c_master_container:I2C1\|i2c_master:i2c_master_module\|Selector29~0" {  } { { "peripherals/i2c/i2c_master.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/peripherals/i2c/i2c_master.vhd" 215 -1 0 } } { "temporary_test_loc" "" { Generic "/home/polar/Documents/liverpool_project/cpu_deca/" { { 0 { 0 ""} 0 16300 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1692181605692 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1692181605692 ""}  } { { "peripherals/i2c/i2c_master.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/peripherals/i2c/i2c_master.vhd" 44 -1 0 } } { "temporary_test_loc" "" { Generic "/home/polar/Documents/liverpool_project/cpu_deca/" { { 0 { 0 ""} 0 464 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1692181605692 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cpu_pipelined:cpu_pipelined_u\|data_memory:data_memory_u\|data_memory_array\[0\]\[0\]~175  " "Automatically promoted node cpu_pipelined:cpu_pipelined_u\|data_memory:data_memory_u\|data_memory_array\[0\]\[0\]~175 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1692181605692 ""}  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 -1 0 } } { "temporary_test_loc" "" { Generic "/home/polar/Documents/liverpool_project/cpu_deca/" { { 0 { 0 ""} 0 16492 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1692181605692 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cpu_pipelined:cpu_pipelined_u\|data_memory:data_memory_u\|data_memory_array\[100\]\[0\]~109  " "Automatically promoted node cpu_pipelined:cpu_pipelined_u\|data_memory:data_memory_u\|data_memory_array\[100\]\[0\]~109 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1692181605692 ""}  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 -1 0 } } { "temporary_test_loc" "" { Generic "/home/polar/Documents/liverpool_project/cpu_deca/" { { 0 { 0 ""} 0 16424 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1692181605692 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cpu_pipelined:cpu_pipelined_u\|data_memory:data_memory_u\|data_memory_array\[101\]\[0\]~77  " "Automatically promoted node cpu_pipelined:cpu_pipelined_u\|data_memory:data_memory_u\|data_memory_array\[101\]\[0\]~77 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1692181605692 ""}  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 -1 0 } } { "temporary_test_loc" "" { Generic "/home/polar/Documents/liverpool_project/cpu_deca/" { { 0 { 0 ""} 0 16390 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1692181605692 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cpu_pipelined:cpu_pipelined_u\|data_memory:data_memory_u\|data_memory_array\[102\]\[0\]~89  " "Automatically promoted node cpu_pipelined:cpu_pipelined_u\|data_memory:data_memory_u\|data_memory_array\[102\]\[0\]~89 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1692181605692 ""}  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 -1 0 } } { "temporary_test_loc" "" { Generic "/home/polar/Documents/liverpool_project/cpu_deca/" { { 0 { 0 ""} 0 16404 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1692181605692 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cpu_pipelined:cpu_pipelined_u\|data_memory:data_memory_u\|data_memory_array\[103\]\[0\]~124  " "Automatically promoted node cpu_pipelined:cpu_pipelined_u\|data_memory:data_memory_u\|data_memory_array\[103\]\[0\]~124 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1692181605692 ""}  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 -1 0 } } { "temporary_test_loc" "" { Generic "/home/polar/Documents/liverpool_project/cpu_deca/" { { 0 { 0 ""} 0 16439 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1692181605692 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cpu_pipelined:cpu_pipelined_u\|data_memory:data_memory_u\|data_memory_array\[104\]\[0\]~108  " "Automatically promoted node cpu_pipelined:cpu_pipelined_u\|data_memory:data_memory_u\|data_memory_array\[104\]\[0\]~108 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1692181605692 ""}  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 -1 0 } } { "temporary_test_loc" "" { Generic "/home/polar/Documents/liverpool_project/cpu_deca/" { { 0 { 0 ""} 0 16423 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1692181605692 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cpu_pipelined:cpu_pipelined_u\|data_memory:data_memory_u\|data_memory_array\[105\]\[0\]~76  " "Automatically promoted node cpu_pipelined:cpu_pipelined_u\|data_memory:data_memory_u\|data_memory_array\[105\]\[0\]~76 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1692181605692 ""}  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 -1 0 } } { "temporary_test_loc" "" { Generic "/home/polar/Documents/liverpool_project/cpu_deca/" { { 0 { 0 ""} 0 16389 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1692181605692 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cpu_pipelined:cpu_pipelined_u\|data_memory:data_memory_u\|data_memory_array\[106\]\[0\]~102  " "Automatically promoted node cpu_pipelined:cpu_pipelined_u\|data_memory:data_memory_u\|data_memory_array\[106\]\[0\]~102 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1692181605693 ""}  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 -1 0 } } { "temporary_test_loc" "" { Generic "/home/polar/Documents/liverpool_project/cpu_deca/" { { 0 { 0 ""} 0 16417 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1692181605693 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cpu_pipelined:cpu_pipelined_u\|data_memory:data_memory_u\|data_memory_array\[107\]\[0\]~131  " "Automatically promoted node cpu_pipelined:cpu_pipelined_u\|data_memory:data_memory_u\|data_memory_array\[107\]\[0\]~131 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1692181605693 ""}  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 -1 0 } } { "temporary_test_loc" "" { Generic "/home/polar/Documents/liverpool_project/cpu_deca/" { { 0 { 0 ""} 0 16446 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1692181605693 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cpu_pipelined:cpu_pipelined_u\|data_memory:data_memory_u\|data_memory_array\[108\]\[0\]~111  " "Automatically promoted node cpu_pipelined:cpu_pipelined_u\|data_memory:data_memory_u\|data_memory_array\[108\]\[0\]~111 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1692181605693 ""}  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 -1 0 } } { "temporary_test_loc" "" { Generic "/home/polar/Documents/liverpool_project/cpu_deca/" { { 0 { 0 ""} 0 16426 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1692181605693 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cpu_pipelined:cpu_pipelined_u\|data_memory:data_memory_u\|data_memory_array\[109\]\[0\]~79  " "Automatically promoted node cpu_pipelined:cpu_pipelined_u\|data_memory:data_memory_u\|data_memory_array\[109\]\[0\]~79 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1692181605693 ""}  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 -1 0 } } { "temporary_test_loc" "" { Generic "/home/polar/Documents/liverpool_project/cpu_deca/" { { 0 { 0 ""} 0 16392 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1692181605693 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cpu_pipelined:cpu_pipelined_u\|data_memory:data_memory_u\|data_memory_array\[10\]\[0\]~166  " "Automatically promoted node cpu_pipelined:cpu_pipelined_u\|data_memory:data_memory_u\|data_memory_array\[10\]\[0\]~166 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1692181605693 ""}  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 -1 0 } } { "temporary_test_loc" "" { Generic "/home/polar/Documents/liverpool_project/cpu_deca/" { { 0 { 0 ""} 0 16482 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1692181605693 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cpu_pipelined:cpu_pipelined_u\|data_memory:data_memory_u\|data_memory_array\[110\]\[0\]~101  " "Automatically promoted node cpu_pipelined:cpu_pipelined_u\|data_memory:data_memory_u\|data_memory_array\[110\]\[0\]~101 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1692181605693 ""}  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 -1 0 } } { "temporary_test_loc" "" { Generic "/home/polar/Documents/liverpool_project/cpu_deca/" { { 0 { 0 ""} 0 16416 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1692181605693 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cpu_pipelined:cpu_pipelined_u\|data_memory:data_memory_u\|data_memory_array\[111\]\[0\]~127  " "Automatically promoted node cpu_pipelined:cpu_pipelined_u\|data_memory:data_memory_u\|data_memory_array\[111\]\[0\]~127 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1692181605693 ""}  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 -1 0 } } { "temporary_test_loc" "" { Generic "/home/polar/Documents/liverpool_project/cpu_deca/" { { 0 { 0 ""} 0 16442 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1692181605693 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cpu_pipelined:cpu_pipelined_u\|data_memory:data_memory_u\|data_memory_array\[112\]\[0\]~118  " "Automatically promoted node cpu_pipelined:cpu_pipelined_u\|data_memory:data_memory_u\|data_memory_array\[112\]\[0\]~118 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1692181605693 ""}  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 -1 0 } } { "temporary_test_loc" "" { Generic "/home/polar/Documents/liverpool_project/cpu_deca/" { { 0 { 0 ""} 0 16433 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1692181605693 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cpu_pipelined:cpu_pipelined_u\|data_memory:data_memory_u\|data_memory_array\[113\]\[0\]~86  " "Automatically promoted node cpu_pipelined:cpu_pipelined_u\|data_memory:data_memory_u\|data_memory_array\[113\]\[0\]~86 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1692181605693 ""}  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 -1 0 } } { "temporary_test_loc" "" { Generic "/home/polar/Documents/liverpool_project/cpu_deca/" { { 0 { 0 ""} 0 16401 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1692181605693 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cpu_pipelined:cpu_pipelined_u\|data_memory:data_memory_u\|data_memory_array\[114\]\[0\]~88  " "Automatically promoted node cpu_pipelined:cpu_pipelined_u\|data_memory:data_memory_u\|data_memory_array\[114\]\[0\]~88 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1692181605693 ""}  } { { "cpu/data_memory.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu/data_memory.vhd" 92 -1 0 } } { "temporary_test_loc" "" { Generic "/home/polar/Documents/liverpool_project/cpu_deca/" { { 0 { 0 ""} 0 16403 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1692181605693 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1692181606870 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1692181606873 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1692181606874 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1692181606882 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1692181606887 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1692181606893 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1692181606893 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1692181606896 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1692181607632 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1692181607643 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1692181607643 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "14 unused 2.5V 0 0 14 " "Number of I/O pins in group: 14 (unused VREF, 2.5V VCCIO, 0 input, 0 output, 14 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1692181607667 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1692181607667 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1692181607667 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1A does not use undetermined 0 16 " "I/O bank number 1A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1692181607669 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1B does not use undetermined 4 20 " "I/O bank number 1B does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1692181607669 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 34 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  34 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1692181607669 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 3.3V 3 45 " "I/O bank number 3 does not use VREF pins and has 3.3V VCCIO pins. 3 total pin(s) used --  45 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1692181607669 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 3.3V 16 32 " "I/O bank number 4 does not use VREF pins and has 3.3V VCCIO pins. 16 total pin(s) used --  32 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1692181607669 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 40 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1692181607669 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 2 58 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1692181607669 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 52 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  52 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1692181607669 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 1.2V 8 28 " "I/O bank number 8 does not use VREF pins and has 1.2V VCCIO pins. 8 total pin(s) used --  28 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1692181607669 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1692181607669 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1692181607669 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:08 " "Fitter preparation operations ending: elapsed time is 00:00:08" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1692181609228 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1692181609261 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1692181612166 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:03 " "Fitter placement preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1692181615391 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1692181615480 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1692181646588 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:31 " "Fitter placement operations ending: elapsed time is 00:00:31" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1692181646588 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1692181648910 ""}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_DELAY_ADDED_FOR_HOLD" "1e+04 ns 9.9% " "1e+04 ns of routing delay (approximately 9.9% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." {  } {  } 0 170089 "%1!s! of routing delay (approximately %2!s! of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." 0 0 "Fitter" 0 -1 1692181666801 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "11 " "Router estimated average interconnect usage is 11% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "56 X33_Y22 X44_Y32 " "Router estimated peak interconnect usage is 56% of the available device resources in the region that extends from location X33_Y22 to location X44_Y32" {  } { { "loc" "" { Generic "/home/polar/Documents/liverpool_project/cpu_deca/" { { 1 { 0 "Router estimated peak interconnect usage is 56% of the available device resources in the region that extends from location X33_Y22 to location X44_Y32"} { { 12 { 0 ""} 33 22 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1692181675531 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1692181675531 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1692181798439 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1692181798439 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:02:28 " "Fitter routing operations ending: elapsed time is 00:02:28" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1692181798444 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 23.82 " "Total time spent on timing analysis during the Fitter is 23.82 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1692181798978 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1692181799094 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "10M50DAF484C6GES " "Timing characteristics of device 10M50DAF484C6GES are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1692181799094 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1692181804850 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1692181804857 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "10M50DAF484C6GES " "Timing characteristics of device 10M50DAF484C6GES are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1692181804857 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1692181810425 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:15 " "Fitter post-fit operations ending: elapsed time is 00:00:15" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1692181813943 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "19 MAX 10 " "19 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing MAX 10 Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MAX10_CLK2_50 3.3-V LVTTL P11 " "Pin MAX10_CLK2_50 uses I/O standard 3.3-V LVTTL at P11" {  } { { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { MAX10_CLK2_50 } } } { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MAX10_CLK2_50" } } } } { "cpu_deca.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu_deca.vhd" 10 0 0 } } { "temporary_test_loc" "" { Generic "/home/polar/Documents/liverpool_project/cpu_deca/" { { 0 { 0 ""} 0 418 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1692181815703 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "general_io\[0\] 3.3-V LVTTL W18 " "Pin general_io\[0\] uses I/O standard 3.3-V LVTTL at W18" {  } { { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { general_io[0] } } } { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "general_io\[0\]" } } } } { "cpu_deca.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu_deca.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/polar/Documents/liverpool_project/cpu_deca/" { { 0 { 0 ""} 0 380 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1692181815703 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "general_io\[1\] 3.3-V LVTTL Y18 " "Pin general_io\[1\] uses I/O standard 3.3-V LVTTL at Y18" {  } { { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { general_io[1] } } } { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "general_io\[1\]" } } } } { "cpu_deca.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu_deca.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/polar/Documents/liverpool_project/cpu_deca/" { { 0 { 0 ""} 0 375 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1692181815703 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "general_io\[2\] 3.3-V LVTTL Y19 " "Pin general_io\[2\] uses I/O standard 3.3-V LVTTL at Y19" {  } { { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { general_io[2] } } } { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "general_io\[2\]" } } } } { "cpu_deca.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu_deca.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/polar/Documents/liverpool_project/cpu_deca/" { { 0 { 0 ""} 0 376 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1692181815703 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "general_io\[3\] 3.3-V LVTTL AA17 " "Pin general_io\[3\] uses I/O standard 3.3-V LVTTL at AA17" {  } { { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { general_io[3] } } } { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "general_io\[3\]" } } } } { "cpu_deca.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu_deca.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/polar/Documents/liverpool_project/cpu_deca/" { { 0 { 0 ""} 0 377 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1692181815703 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "general_io\[4\] 3.3-V LVTTL AA20 " "Pin general_io\[4\] uses I/O standard 3.3-V LVTTL at AA20" {  } { { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { general_io[4] } } } { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "general_io\[4\]" } } } } { "cpu_deca.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu_deca.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/polar/Documents/liverpool_project/cpu_deca/" { { 0 { 0 ""} 0 378 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1692181815703 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "general_io\[5\] 3.3-V LVTTL AA19 " "Pin general_io\[5\] uses I/O standard 3.3-V LVTTL at AA19" {  } { { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { general_io[5] } } } { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "general_io\[5\]" } } } } { "cpu_deca.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu_deca.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/polar/Documents/liverpool_project/cpu_deca/" { { 0 { 0 ""} 0 379 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1692181815703 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "general_io\[6\] 3.3-V LVTTL AB21 " "Pin general_io\[6\] uses I/O standard 3.3-V LVTTL at AB21" {  } { { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { general_io[6] } } } { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "general_io\[6\]" } } } } { "cpu_deca.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu_deca.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/polar/Documents/liverpool_project/cpu_deca/" { { 0 { 0 ""} 0 381 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1692181815703 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "general_io\[7\] 3.3-V LVTTL AB20 " "Pin general_io\[7\] uses I/O standard 3.3-V LVTTL at AB20" {  } { { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { general_io[7] } } } { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "general_io\[7\]" } } } } { "cpu_deca.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu_deca.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/polar/Documents/liverpool_project/cpu_deca/" { { 0 { 0 ""} 0 382 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1692181815703 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "general_io\[8\] 3.3-V LVTTL AB19 " "Pin general_io\[8\] uses I/O standard 3.3-V LVTTL at AB19" {  } { { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { general_io[8] } } } { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "general_io\[8\]" } } } } { "cpu_deca.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu_deca.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/polar/Documents/liverpool_project/cpu_deca/" { { 0 { 0 ""} 0 383 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1692181815703 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "general_io\[9\] 3.3-V LVTTL Y16 " "Pin general_io\[9\] uses I/O standard 3.3-V LVTTL at Y16" {  } { { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { general_io[9] } } } { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "general_io\[9\]" } } } } { "cpu_deca.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu_deca.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/polar/Documents/liverpool_project/cpu_deca/" { { 0 { 0 ""} 0 384 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1692181815703 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "general_io\[10\] 3.3-V LVTTL V16 " "Pin general_io\[10\] uses I/O standard 3.3-V LVTTL at V16" {  } { { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { general_io[10] } } } { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "general_io\[10\]" } } } } { "cpu_deca.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu_deca.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/polar/Documents/liverpool_project/cpu_deca/" { { 0 { 0 ""} 0 385 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1692181815703 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "general_io\[11\] 3.3-V LVTTL AB18 " "Pin general_io\[11\] uses I/O standard 3.3-V LVTTL at AB18" {  } { { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { general_io[11] } } } { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "general_io\[11\]" } } } } { "cpu_deca.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu_deca.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/polar/Documents/liverpool_project/cpu_deca/" { { 0 { 0 ""} 0 386 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1692181815703 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "general_io\[12\] 3.3-V LVTTL V15 " "Pin general_io\[12\] uses I/O standard 3.3-V LVTTL at V15" {  } { { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { general_io[12] } } } { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "general_io\[12\]" } } } } { "cpu_deca.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu_deca.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/polar/Documents/liverpool_project/cpu_deca/" { { 0 { 0 ""} 0 387 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1692181815703 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "general_io\[13\] 3.3-V LVTTL W17 " "Pin general_io\[13\] uses I/O standard 3.3-V LVTTL at W17" {  } { { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { general_io[13] } } } { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "general_io\[13\]" } } } } { "cpu_deca.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu_deca.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/polar/Documents/liverpool_project/cpu_deca/" { { 0 { 0 ""} 0 388 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1692181815703 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "general_io\[14\] 3.3-V LVTTL AB17 " "Pin general_io\[14\] uses I/O standard 3.3-V LVTTL at AB17" {  } { { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { general_io[14] } } } { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "general_io\[14\]" } } } } { "cpu_deca.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu_deca.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/polar/Documents/liverpool_project/cpu_deca/" { { 0 { 0 ""} 0 389 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1692181815703 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "general_io\[15\] 3.3-V LVTTL AA16 " "Pin general_io\[15\] uses I/O standard 3.3-V LVTTL at AA16" {  } { { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { general_io[15] } } } { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "general_io\[15\]" } } } } { "cpu_deca.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu_deca.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/polar/Documents/liverpool_project/cpu_deca/" { { 0 { 0 ""} 0 390 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1692181815703 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "special_io\[0\] 3.3-V LVTTL Y5 " "Pin special_io\[0\] uses I/O standard 3.3-V LVTTL at Y5" {  } { { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { special_io[0] } } } { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "special_io\[0\]" } } } } { "cpu_deca.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu_deca.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "/home/polar/Documents/liverpool_project/cpu_deca/" { { 0 { 0 ""} 0 391 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1692181815703 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "special_io\[1\] 3.3-V LVTTL Y6 " "Pin special_io\[1\] uses I/O standard 3.3-V LVTTL at Y6" {  } { { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { special_io[1] } } } { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "special_io\[1\]" } } } } { "cpu_deca.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu_deca.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "/home/polar/Documents/liverpool_project/cpu_deca/" { { 0 { 0 ""} 0 374 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1692181815703 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1692181815703 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "14 " "Following 14 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "special_io\[0\] a permanently disabled " "Pin special_io\[0\] has a permanently disabled output enable" {  } { { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { special_io[0] } } } { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "special_io\[0\]" } } } } { "cpu_deca.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu_deca.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "/home/polar/Documents/liverpool_project/cpu_deca/" { { 0 { 0 ""} 0 391 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1692181815704 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "special_io\[1\] a permanently enabled " "Pin special_io\[1\] has a permanently enabled output enable" {  } { { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { special_io[1] } } } { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "special_io\[1\]" } } } } { "cpu_deca.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu_deca.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "/home/polar/Documents/liverpool_project/cpu_deca/" { { 0 { 0 ""} 0 374 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1692181815704 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "special_io\[2\] a permanently enabled " "Pin special_io\[2\] has a permanently enabled output enable" {  } { { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { special_io[2] } } } { "cpu_deca.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu_deca.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "/home/polar/Documents/liverpool_project/cpu_deca/" { { 0 { 0 ""} 0 392 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1692181815704 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "special_io\[3\] a permanently disabled " "Pin special_io\[3\] has a permanently disabled output enable" {  } { { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { special_io[3] } } } { "cpu_deca.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu_deca.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "/home/polar/Documents/liverpool_project/cpu_deca/" { { 0 { 0 ""} 0 393 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1692181815704 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "special_io\[4\] a permanently enabled " "Pin special_io\[4\] has a permanently enabled output enable" {  } { { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { special_io[4] } } } { "cpu_deca.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu_deca.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "/home/polar/Documents/liverpool_project/cpu_deca/" { { 0 { 0 ""} 0 394 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1692181815704 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "special_io\[7\] a permanently disabled " "Pin special_io\[7\] has a permanently disabled output enable" {  } { { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { special_io[7] } } } { "cpu_deca.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu_deca.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "/home/polar/Documents/liverpool_project/cpu_deca/" { { 0 { 0 ""} 0 397 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1692181815704 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "special_io\[8\] a permanently disabled " "Pin special_io\[8\] has a permanently disabled output enable" {  } { { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { special_io[8] } } } { "cpu_deca.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu_deca.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "/home/polar/Documents/liverpool_project/cpu_deca/" { { 0 { 0 ""} 0 398 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1692181815704 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "special_io\[9\] a permanently disabled " "Pin special_io\[9\] has a permanently disabled output enable" {  } { { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { special_io[9] } } } { "cpu_deca.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu_deca.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "/home/polar/Documents/liverpool_project/cpu_deca/" { { 0 { 0 ""} 0 399 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1692181815704 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "special_io\[10\] a permanently disabled " "Pin special_io\[10\] has a permanently disabled output enable" {  } { { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { special_io[10] } } } { "cpu_deca.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu_deca.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "/home/polar/Documents/liverpool_project/cpu_deca/" { { 0 { 0 ""} 0 400 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1692181815704 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "special_io\[11\] a permanently disabled " "Pin special_io\[11\] has a permanently disabled output enable" {  } { { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { special_io[11] } } } { "cpu_deca.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu_deca.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "/home/polar/Documents/liverpool_project/cpu_deca/" { { 0 { 0 ""} 0 401 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1692181815704 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "special_io\[12\] a permanently disabled " "Pin special_io\[12\] has a permanently disabled output enable" {  } { { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { special_io[12] } } } { "cpu_deca.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu_deca.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "/home/polar/Documents/liverpool_project/cpu_deca/" { { 0 { 0 ""} 0 402 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1692181815704 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "special_io\[13\] a permanently disabled " "Pin special_io\[13\] has a permanently disabled output enable" {  } { { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { special_io[13] } } } { "cpu_deca.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu_deca.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "/home/polar/Documents/liverpool_project/cpu_deca/" { { 0 { 0 ""} 0 403 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1692181815704 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "special_io\[14\] a permanently disabled " "Pin special_io\[14\] has a permanently disabled output enable" {  } { { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { special_io[14] } } } { "cpu_deca.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu_deca.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "/home/polar/Documents/liverpool_project/cpu_deca/" { { 0 { 0 ""} 0 404 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1692181815704 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "special_io\[15\] a permanently disabled " "Pin special_io\[15\] has a permanently disabled output enable" {  } { { "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/polar/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { special_io[15] } } } { "cpu_deca.vhd" "" { Text "/home/polar/Documents/liverpool_project/cpu_deca/cpu_deca.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "/home/polar/Documents/liverpool_project/cpu_deca/" { { 0 { 0 ""} 0 405 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1692181815704 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1692181815704 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/polar/Documents/liverpool_project/cpu_deca/cpu_deca.fit.smsg " "Generated suppressed messages file /home/polar/Documents/liverpool_project/cpu_deca/cpu_deca.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1692181816715 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 10 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1329 " "Peak virtual memory: 1329 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1692181818358 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Aug 16 17:00:18 2023 " "Processing ended: Wed Aug 16 17:00:18 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1692181818358 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:03:38 " "Elapsed time: 00:03:38" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1692181818358 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:05:29 " "Total CPU time (on all processors): 00:05:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1692181818358 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1692181818358 ""}
