$date
	Tue Oct 31 18:22:21 2017
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testshiftregister $end
$var wire 8 ! parallelDataOut [7:0] $end
$var wire 1 " serialDataOut $end
$var reg 1 # clk $end
$var reg 8 $ parallelDataIn [7:0] $end
$var reg 1 % parallelLoad $end
$var reg 1 & peripheralClkEdge $end
$var reg 1 ' serialDataIn $end
$scope module dut $end
$var wire 1 ( clk $end
$var wire 8 ) parallelDataIn [7:0] $end
$var wire 8 * parallelDataOut [7:0] $end
$var wire 1 + parallelLoad $end
$var wire 1 , peripheralClkEdge $end
$var wire 1 - serialDataIn $end
$var wire 1 " serialDataOut $end
$var reg 8 . shiftregistermem [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx .
x-
x,
1+
bx *
b11111 )
0(
x'
x&
1%
b11111 $
0#
x"
bx !
$end
#10
0"
b11111 .
b11111 !
b11111 *
1#
1(
#20
0#
0(
#21
b111110 $
b111110 )
#30
b111110 .
b111110 !
b111110 *
1#
1(
#40
0#
0(
#42
b1111101 $
b1111101 )
#50
b1111101 .
b1111101 !
b1111101 *
1#
1(
#60
0#
0(
#63
b11111010 $
b11111010 )
#70
1"
b11111010 .
b11111010 !
b11111010 *
1#
1(
#80
0#
0(
#84
b11110100 $
b11110100 )
#90
b11110100 .
b11110100 !
b11110100 *
1#
1(
#100
0#
0(
#110
1#
1(
#120
0#
0(
#130
1#
1(
#140
0#
0(
#150
1#
1(
#160
0#
0(
#170
1#
1(
#180
0#
0(
#190
1#
1(
#200
0#
0(
#210
1#
1(
#220
0#
0(
#230
1#
1(
#240
0#
0(
#250
1#
1(
#260
0#
0(
#270
1#
1(
#280
0#
0(
#290
1#
1(
#300
0#
0(
#310
1#
1(
#320
0#
0(
#330
1#
1(
#340
0#
0(
#350
1#
1(
#360
0#
0(
#370
1#
1(
#380
0#
0(
#390
1#
1(
#400
0#
0(
#410
1#
1(
#420
0#
0(
#430
1#
1(
#440
0#
0(
#450
1#
1(
#460
0#
0(
#470
1#
1(
#480
0#
0(
#490
1#
1(
#500
0#
0(
#510
1#
1(
#520
0#
0(
#530
1#
1(
#540
0#
0(
#550
1#
1(
#560
0#
0(
#570
1#
1(
#580
0#
0(
#584
1&
1,
1'
1-
0%
0+
#590
b11101001 .
b11101001 !
b11101001 *
1#
1(
#600
0#
0(
#610
b11010011 .
b11010011 !
b11010011 *
1#
1(
#620
0#
0(
#626
0'
0-
#630
b10100110 .
b10100110 !
b10100110 *
1#
1(
#640
0#
0(
#650
0"
b1001100 .
b1001100 !
b1001100 *
1#
1(
#660
0#
0(
#670
1"
b10011000 .
b10011000 !
b10011000 *
1#
1(
#680
0#
0(
#689
1'
1-
#690
0"
b110001 .
b110001 !
b110001 *
1#
1(
#700
0#
0(
#710
b1100011 .
b1100011 !
b1100011 *
1#
1(
