<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: lib/Target/PowerPC/PPCInstrInfo.cpp Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script><script type="text/javascript" src="http://cdn.mathjax.org/mathjax/latest/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">LLVM
   &#160;<span id="projectnumber">10.0.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',false,false,'search.php','Search');
});
</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_97aefd0d527b934f1d99a682da8fe6a9.html">lib</a></li><li class="navelem"><a class="el" href="dir_794e483eb1cc7921d35fd149d9cc325b.html">Target</a></li><li class="navelem"><a class="el" href="dir_1854d513cb8eef295481a59a854f7656.html">PowerPC</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">PPCInstrInfo.cpp</div>  </div>
</div><!--header-->
<div class="contents">
<a href="PPCInstrInfo_8cpp.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">//===-- PPCInstrInfo.cpp - PowerPC Instruction Information ----------------===//</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">// See https://llvm.org/LICENSE.txt for license information.</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">// This file contains the PowerPC implementation of the TargetInstrInfo class.</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;</div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="PPCInstrInfo_8h.html">PPCInstrInfo.h</a>&quot;</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="PPCPredicates_8h.html">MCTargetDesc/PPCPredicates.h</a>&quot;</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="PPC_8h.html">PPC.h</a>&quot;</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="PPCHazardRecognizers_8h.html">PPCHazardRecognizers.h</a>&quot;</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="PPCInstrBuilder_8h.html">PPCInstrBuilder.h</a>&quot;</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="PPCMachineFunctionInfo_8h.html">PPCMachineFunctionInfo.h</a>&quot;</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="PPCTargetMachine_8h.html">PPCTargetMachine.h</a>&quot;</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="STLExtras_8h.html">llvm/ADT/STLExtras.h</a>&quot;</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Statistic_8h.html">llvm/ADT/Statistic.h</a>&quot;</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="LiveIntervals_8h.html">llvm/CodeGen/LiveIntervals.h</a>&quot;</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineFrameInfo_8h.html">llvm/CodeGen/MachineFrameInfo.h</a>&quot;</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineFunctionPass_8h.html">llvm/CodeGen/MachineFunctionPass.h</a>&quot;</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineInstrBuilder_8h.html">llvm/CodeGen/MachineInstrBuilder.h</a>&quot;</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineMemOperand_8h.html">llvm/CodeGen/MachineMemOperand.h</a>&quot;</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineRegisterInfo_8h.html">llvm/CodeGen/MachineRegisterInfo.h</a>&quot;</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="PseudoSourceValue_8h.html">llvm/CodeGen/PseudoSourceValue.h</a>&quot;</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="ScheduleDAG_8h.html">llvm/CodeGen/ScheduleDAG.h</a>&quot;</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="SlotIndexes_8h.html">llvm/CodeGen/SlotIndexes.h</a>&quot;</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="StackMaps_8h.html">llvm/CodeGen/StackMaps.h</a>&quot;</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MCAsmInfo_8h.html">llvm/MC/MCAsmInfo.h</a>&quot;</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MCInst_8h.html">llvm/MC/MCInst.h</a>&quot;</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="CommandLine_8h.html">llvm/Support/CommandLine.h</a>&quot;</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Debug_8h.html">llvm/Support/Debug.h</a>&quot;</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Support_2ErrorHandling_8h.html">llvm/Support/ErrorHandling.h</a>&quot;</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="TargetRegistry_8h.html">llvm/Support/TargetRegistry.h</a>&quot;</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="raw__ostream_8h.html">llvm/Support/raw_ostream.h</a>&quot;</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;</div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="keyword">using namespace </span><a class="code" href="namespacellvm.html">llvm</a>;</div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;</div><div class="line"><a name="l00042"></a><span class="lineno"><a class="line" href="PPCInstrInfo_8cpp.html#ad78e062f62e0d6e453941fb4ca843e4d">   42</a></span>&#160;<span class="preprocessor">#define DEBUG_TYPE &quot;ppc-instr-info&quot;</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;</div><div class="line"><a name="l00044"></a><span class="lineno"><a class="line" href="PPCInstrInfo_8cpp.html#a68cd09032654ae05bb2a11b7c60a1cdd">   44</a></span>&#160;<span class="preprocessor">#define GET_INSTRMAP_INFO</span></div><div class="line"><a name="l00045"></a><span class="lineno"><a class="line" href="PPCInstrInfo_8cpp.html#a5d99008fb7e5cdc4774786d0743a2c4f">   45</a></span>&#160;<span class="preprocessor">#define GET_INSTRINFO_CTOR_DTOR</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="preprocessor">#include &quot;PPCGenInstrInfo.inc&quot;</span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;</div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<a class="code" href="namespacellvm.html#a0bf75467957937ad23ad7be19f489934">STATISTIC</a>(NumStoreSPILLVSRRCAsVec,</div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;          <span class="stringliteral">&quot;Number of spillvsrrc spilled to stack as vec&quot;</span>);</div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<a class="code" href="namespacellvm.html#a0bf75467957937ad23ad7be19f489934">STATISTIC</a>(NumStoreSPILLVSRRCAsGpr,</div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;          <span class="stringliteral">&quot;Number of spillvsrrc spilled to stack as gpr&quot;</span>);</div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<a class="code" href="namespacellvm.html#a0bf75467957937ad23ad7be19f489934">STATISTIC</a>(NumGPRtoVSRSpill, <span class="stringliteral">&quot;Number of gpr spills to spillvsrrc&quot;</span>);</div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<a class="code" href="namespacellvm.html#a0bf75467957937ad23ad7be19f489934">STATISTIC</a>(CmpIselsConverted,</div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;          <span class="stringliteral">&quot;Number of ISELs that depend on comparison of constants converted&quot;</span>);</div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<a class="code" href="namespacellvm.html#a0bf75467957937ad23ad7be19f489934">STATISTIC</a>(MissedConvertibleImmediateInstrs,</div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;          <span class="stringliteral">&quot;Number of compare-immediate instructions fed by constants&quot;</span>);</div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<a class="code" href="namespacellvm.html#a0bf75467957937ad23ad7be19f489934">STATISTIC</a>(NumRcRotatesConvertedToRcAnd,</div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;          <span class="stringliteral">&quot;Number of record-form rotates converted to record-form andi&quot;</span>);</div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;</div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1cl_1_1opt.html">cl::</a></div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<a class="code" href="classllvm_1_1cl_1_1opt.html">opt&lt;bool&gt;</a> <a class="code" href="PPCInstrInfo_8cpp.html#a2020155e83c7126b4863de105c09bd45">DisableCTRLoopAnal</a>(<span class="stringliteral">&quot;disable-ppc-ctrloop-analysis&quot;</span>, <a class="code" href="namespacellvm_1_1cl.html#a68075925a54790e71ca790e1d4f21a40a263ac008d8d31f13ce460395fc4cf7e6">cl::Hidden</a>,</div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;            <a class="code" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(<span class="stringliteral">&quot;Disable analysis for CTR loops&quot;</span>));</div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;</div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1cl_1_1opt.html">cl::opt&lt;bool&gt;</a> <a class="code" href="PPCInstrInfo_8cpp.html#a93c546def4cf10e701699eba921b3532">DisableCmpOpt</a>(<span class="stringliteral">&quot;disable-ppc-cmp-opt&quot;</span>,</div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<a class="code" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(<span class="stringliteral">&quot;Disable compare instruction optimization&quot;</span>), <a class="code" href="namespacellvm_1_1cl.html#a68075925a54790e71ca790e1d4f21a40a263ac008d8d31f13ce460395fc4cf7e6">cl::Hidden</a>);</div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;</div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1cl_1_1opt.html">cl::opt&lt;bool&gt;</a> <a class="code" href="PPCInstrInfo_8cpp.html#a20ff8d783c172c203d8a144fcda853fa">VSXSelfCopyCrash</a>(<span class="stringliteral">&quot;crash-on-ppc-vsx-self-copy&quot;</span>,</div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<a class="code" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(<span class="stringliteral">&quot;Causes the backend to crash instead of generating a nop VSX copy&quot;</span>),</div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<a class="code" href="namespacellvm_1_1cl.html#a68075925a54790e71ca790e1d4f21a40a263ac008d8d31f13ce460395fc4cf7e6">cl::Hidden</a>);</div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;</div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1cl_1_1opt.html">cl::opt&lt;bool&gt;</a></div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<a class="code" href="PPCInstrInfo_8cpp.html#a58e3d8f1d20226777984b48012c68c2b">UseOldLatencyCalc</a>(<span class="stringliteral">&quot;ppc-old-latency-calc&quot;</span>, <a class="code" href="namespacellvm_1_1cl.html#a68075925a54790e71ca790e1d4f21a40a263ac008d8d31f13ce460395fc4cf7e6">cl::Hidden</a>,</div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;  <a class="code" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(<span class="stringliteral">&quot;Use the old (incorrect) instruction latency calculation&quot;</span>));</div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;</div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="comment">// Index into the OpcodesForSpill array.</span></div><div class="line"><a name="l00076"></a><span class="lineno"><a class="line" href="PPCInstrInfo_8cpp.html#a71aad62a44b1b906e8d438e380eb61e8">   76</a></span>&#160;<span class="keyword">enum</span> <a class="code" href="PPCInstrInfo_8cpp.html#a71aad62a44b1b906e8d438e380eb61e8">SpillOpcodeKey</a> {</div><div class="line"><a name="l00077"></a><span class="lineno"><a class="line" href="PPCInstrInfo_8cpp.html#a71aad62a44b1b906e8d438e380eb61e8a203be23a9676c21b66f7afc1b568fb2f">   77</a></span>&#160;  <a class="code" href="PPCInstrInfo_8cpp.html#a71aad62a44b1b906e8d438e380eb61e8a203be23a9676c21b66f7afc1b568fb2f">SOK_Int4Spill</a>,</div><div class="line"><a name="l00078"></a><span class="lineno"><a class="line" href="PPCInstrInfo_8cpp.html#a71aad62a44b1b906e8d438e380eb61e8add787de217b614306bd6c311997dfccd">   78</a></span>&#160;  <a class="code" href="PPCInstrInfo_8cpp.html#a71aad62a44b1b906e8d438e380eb61e8add787de217b614306bd6c311997dfccd">SOK_Int8Spill</a>,</div><div class="line"><a name="l00079"></a><span class="lineno"><a class="line" href="PPCInstrInfo_8cpp.html#a71aad62a44b1b906e8d438e380eb61e8a5131ef8dc53fb17ff7abd30b1f757102">   79</a></span>&#160;  <a class="code" href="PPCInstrInfo_8cpp.html#a71aad62a44b1b906e8d438e380eb61e8a5131ef8dc53fb17ff7abd30b1f757102">SOK_Float8Spill</a>,</div><div class="line"><a name="l00080"></a><span class="lineno"><a class="line" href="PPCInstrInfo_8cpp.html#a71aad62a44b1b906e8d438e380eb61e8ae5ea771156455fd60b3fd06683ef9c9a">   80</a></span>&#160;  <a class="code" href="PPCInstrInfo_8cpp.html#a71aad62a44b1b906e8d438e380eb61e8ae5ea771156455fd60b3fd06683ef9c9a">SOK_Float4Spill</a>,</div><div class="line"><a name="l00081"></a><span class="lineno"><a class="line" href="PPCInstrInfo_8cpp.html#a71aad62a44b1b906e8d438e380eb61e8a6dc1de852eacadd0a2bb703191844004">   81</a></span>&#160;  <a class="code" href="PPCInstrInfo_8cpp.html#a71aad62a44b1b906e8d438e380eb61e8a6dc1de852eacadd0a2bb703191844004">SOK_CRSpill</a>,</div><div class="line"><a name="l00082"></a><span class="lineno"><a class="line" href="PPCInstrInfo_8cpp.html#a71aad62a44b1b906e8d438e380eb61e8afaf509af67130e810f323386125f145a">   82</a></span>&#160;  <a class="code" href="PPCInstrInfo_8cpp.html#a71aad62a44b1b906e8d438e380eb61e8afaf509af67130e810f323386125f145a">SOK_CRBitSpill</a>,</div><div class="line"><a name="l00083"></a><span class="lineno"><a class="line" href="PPCInstrInfo_8cpp.html#a71aad62a44b1b906e8d438e380eb61e8a2f7a22dfa07c3ac4bb6a2678ac4db80d">   83</a></span>&#160;  <a class="code" href="PPCInstrInfo_8cpp.html#a71aad62a44b1b906e8d438e380eb61e8a2f7a22dfa07c3ac4bb6a2678ac4db80d">SOK_VRVectorSpill</a>,</div><div class="line"><a name="l00084"></a><span class="lineno"><a class="line" href="PPCInstrInfo_8cpp.html#a71aad62a44b1b906e8d438e380eb61e8ac94b8c76295c1b381fd2433c70e74667">   84</a></span>&#160;  <a class="code" href="PPCInstrInfo_8cpp.html#a71aad62a44b1b906e8d438e380eb61e8ac94b8c76295c1b381fd2433c70e74667">SOK_VSXVectorSpill</a>,</div><div class="line"><a name="l00085"></a><span class="lineno"><a class="line" href="PPCInstrInfo_8cpp.html#a71aad62a44b1b906e8d438e380eb61e8a87b12edfc98ccf0eee56d155b2301e01">   85</a></span>&#160;  <a class="code" href="PPCInstrInfo_8cpp.html#a71aad62a44b1b906e8d438e380eb61e8a87b12edfc98ccf0eee56d155b2301e01">SOK_VectorFloat8Spill</a>,</div><div class="line"><a name="l00086"></a><span class="lineno"><a class="line" href="PPCInstrInfo_8cpp.html#a71aad62a44b1b906e8d438e380eb61e8a2462bba49bf8731a5e2a09abfc6a8a9f">   86</a></span>&#160;  <a class="code" href="PPCInstrInfo_8cpp.html#a71aad62a44b1b906e8d438e380eb61e8a2462bba49bf8731a5e2a09abfc6a8a9f">SOK_VectorFloat4Spill</a>,</div><div class="line"><a name="l00087"></a><span class="lineno"><a class="line" href="PPCInstrInfo_8cpp.html#a71aad62a44b1b906e8d438e380eb61e8ac1d5fab22e0bb96422b0e5969e90a0d3">   87</a></span>&#160;  <a class="code" href="PPCInstrInfo_8cpp.html#a71aad62a44b1b906e8d438e380eb61e8ac1d5fab22e0bb96422b0e5969e90a0d3">SOK_VRSaveSpill</a>,</div><div class="line"><a name="l00088"></a><span class="lineno"><a class="line" href="PPCInstrInfo_8cpp.html#a71aad62a44b1b906e8d438e380eb61e8abb0c68c8580c1a19d11c50ee65144bf4">   88</a></span>&#160;  <a class="code" href="PPCInstrInfo_8cpp.html#a71aad62a44b1b906e8d438e380eb61e8abb0c68c8580c1a19d11c50ee65144bf4">SOK_QuadFloat8Spill</a>,</div><div class="line"><a name="l00089"></a><span class="lineno"><a class="line" href="PPCInstrInfo_8cpp.html#a71aad62a44b1b906e8d438e380eb61e8ab745165a88efa3926580d17fa3f8d64b">   89</a></span>&#160;  <a class="code" href="PPCInstrInfo_8cpp.html#a71aad62a44b1b906e8d438e380eb61e8ab745165a88efa3926580d17fa3f8d64b">SOK_QuadFloat4Spill</a>,</div><div class="line"><a name="l00090"></a><span class="lineno"><a class="line" href="PPCInstrInfo_8cpp.html#a71aad62a44b1b906e8d438e380eb61e8ae31e400d93d1d48fe833fbe1e9823995">   90</a></span>&#160;  <a class="code" href="PPCInstrInfo_8cpp.html#a71aad62a44b1b906e8d438e380eb61e8ae31e400d93d1d48fe833fbe1e9823995">SOK_QuadBitSpill</a>,</div><div class="line"><a name="l00091"></a><span class="lineno"><a class="line" href="PPCInstrInfo_8cpp.html#a71aad62a44b1b906e8d438e380eb61e8a569b583516bec8c4f410c5b5873f18a0">   91</a></span>&#160;  <a class="code" href="PPCInstrInfo_8cpp.html#a71aad62a44b1b906e8d438e380eb61e8a569b583516bec8c4f410c5b5873f18a0">SOK_SpillToVSR</a>,</div><div class="line"><a name="l00092"></a><span class="lineno"><a class="line" href="PPCInstrInfo_8cpp.html#a71aad62a44b1b906e8d438e380eb61e8ab62346bcab871ebe7507de208c2a302d">   92</a></span>&#160;  <a class="code" href="PPCInstrInfo_8cpp.html#a71aad62a44b1b906e8d438e380eb61e8ab62346bcab871ebe7507de208c2a302d">SOK_SPESpill</a>,</div><div class="line"><a name="l00093"></a><span class="lineno"><a class="line" href="PPCInstrInfo_8cpp.html#a71aad62a44b1b906e8d438e380eb61e8aebb17008ba7c038f4f6f1a83d7b65d76">   93</a></span>&#160;  <a class="code" href="PPCInstrInfo_8cpp.html#a71aad62a44b1b906e8d438e380eb61e8aebb17008ba7c038f4f6f1a83d7b65d76">SOK_LastOpcodeSpill</a>  <span class="comment">// This must be last on the enum.</span></div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;};</div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;</div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="comment">// Pin the vtable to this file.</span></div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="keywordtype">void</span> PPCInstrInfo::anchor() {}</div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;</div><div class="line"><a name="l00099"></a><span class="lineno"><a class="line" href="classllvm_1_1PPCInstrInfo.html#a0ddc379f7789e44a2138fa08e92bfe92">   99</a></span>&#160;<a class="code" href="classllvm_1_1PPCInstrInfo.html#a0ddc379f7789e44a2138fa08e92bfe92">PPCInstrInfo::PPCInstrInfo</a>(<a class="code" href="classllvm_1_1PPCSubtarget.html">PPCSubtarget</a> &amp;STI)</div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;    : <a class="code" href="classPPCGenInstrInfo.html">PPCGenInstrInfo</a>(PPC::ADJCALLSTACKDOWN, PPC::ADJCALLSTACKUP,</div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;                      <span class="comment">/* CatchRetOpcode */</span> -1,</div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;                      STI.isPPC64() ? PPC::BLR8 : PPC::BLR),</div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;      Subtarget(STI), RI(STI.getTargetMachine()) {}</div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;<span class="comment">/// CreateTargetHazardRecognizer - Return the hazard recognizer to use for</span></div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="comment">/// this target when scheduling the DAG.</span></div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="comment"></span><a class="code" href="classllvm_1_1ScheduleHazardRecognizer.html">ScheduleHazardRecognizer</a> *</div><div class="line"><a name="l00108"></a><span class="lineno"><a class="line" href="classllvm_1_1PPCInstrInfo.html#a8abe69762bb82834b786c78b35015734">  108</a></span>&#160;<a class="code" href="classllvm_1_1PPCInstrInfo.html#a8abe69762bb82834b786c78b35015734">PPCInstrInfo::CreateTargetHazardRecognizer</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetSubtargetInfo.html">TargetSubtargetInfo</a> *STI,</div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;                                           <span class="keyword">const</span> <a class="code" href="classllvm_1_1ScheduleDAG.html">ScheduleDAG</a> *DAG)<span class="keyword"> const </span>{</div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1omp.html#a930a400adda502d538d65ee083995c62">Directive</a> =</div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;      <span class="keyword">static_cast&lt;</span><span class="keyword">const </span><a class="code" href="classllvm_1_1PPCSubtarget.html">PPCSubtarget</a> *<span class="keyword">&gt;</span>(STI)-&gt;getCPUDirective();</div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;  <span class="keywordflow">if</span> (Directive == <a class="code" href="namespacellvm_1_1PPC.html#a0e285e6b57446c2e6915107fe598883aa7b91cd4044a62473da3166dd0d2b2ddc">PPC::DIR_440</a> || Directive == <a class="code" href="namespacellvm_1_1PPC.html#a0e285e6b57446c2e6915107fe598883aab81d0aba13bef5a963bb14709390283e">PPC::DIR_A2</a> ||</div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;      Directive == <a class="code" href="namespacellvm_1_1PPC.html#a0e285e6b57446c2e6915107fe598883aa00d4f7d7f8d110db90749f417fceff3a">PPC::DIR_E500mc</a> || Directive == <a class="code" href="namespacellvm_1_1PPC.html#a0e285e6b57446c2e6915107fe598883aac4e6bb06de05f2620850b3fc53a0433e">PPC::DIR_E5500</a>) {</div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1InstrItineraryData.html">InstrItineraryData</a> *II =</div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;        <span class="keyword">static_cast&lt;</span><span class="keyword">const </span><a class="code" href="classllvm_1_1PPCSubtarget.html">PPCSubtarget</a> *<span class="keyword">&gt;</span>(STI)-&gt;getInstrItineraryData();</div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">new</span> <a class="code" href="classllvm_1_1ScoreboardHazardRecognizer.html">ScoreboardHazardRecognizer</a>(II, DAG);</div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;  }</div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;</div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1TargetInstrInfo.html#a7242b69b2f705111801d717e2ea243b5">TargetInstrInfo::CreateTargetHazardRecognizer</a>(STI, DAG);</div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;}</div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;<span class="comment">/// CreateTargetPostRAHazardRecognizer - Return the postRA hazard recognizer</span></div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="comment">/// to use for this target when scheduling the DAG.</span></div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<span class="comment"></span><a class="code" href="classllvm_1_1ScheduleHazardRecognizer.html">ScheduleHazardRecognizer</a> *</div><div class="line"><a name="l00125"></a><span class="lineno"><a class="line" href="classllvm_1_1PPCInstrInfo.html#a63d1433613d2b51a9c6389a63ccd2cce">  125</a></span>&#160;<a class="code" href="classllvm_1_1PPCInstrInfo.html#a63d1433613d2b51a9c6389a63ccd2cce">PPCInstrInfo::CreateTargetPostRAHazardRecognizer</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1InstrItineraryData.html">InstrItineraryData</a> *II,</div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;                                                 <span class="keyword">const</span> <a class="code" href="classllvm_1_1ScheduleDAG.html">ScheduleDAG</a> *DAG)<span class="keyword"> const </span>{</div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1omp.html#a930a400adda502d538d65ee083995c62">Directive</a> =</div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;      DAG-&gt;<a class="code" href="classllvm_1_1ScheduleDAG.html#a5a3d3d075a208011a24a0918b58d7daa">MF</a>.<a class="code" href="classllvm_1_1MachineFunction.html#a325f6b611ef9ec06798d3b4eb9572093">getSubtarget</a>&lt;<a class="code" href="classllvm_1_1PPCSubtarget.html">PPCSubtarget</a>&gt;().getCPUDirective();</div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;</div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;  <span class="comment">// FIXME: Leaving this as-is until we have POWER9 scheduling info</span></div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;  <span class="keywordflow">if</span> (Directive == <a class="code" href="namespacellvm_1_1PPC.html#a0e285e6b57446c2e6915107fe598883aa0c8a5dd168df904e8c29520a47502a61">PPC::DIR_PWR7</a> || Directive == <a class="code" href="namespacellvm_1_1PPC.html#a0e285e6b57446c2e6915107fe598883aaa3de856d909c5b0166919bf6e4bd1a3d">PPC::DIR_PWR8</a>)</div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">new</span> <a class="code" href="classllvm_1_1PPCDispatchGroupSBHazardRecognizer.html">PPCDispatchGroupSBHazardRecognizer</a>(II, DAG);</div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;</div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;  <span class="comment">// Most subtargets use a PPC970 recognizer.</span></div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;  <span class="keywordflow">if</span> (Directive != <a class="code" href="namespacellvm_1_1PPC.html#a0e285e6b57446c2e6915107fe598883aa7b91cd4044a62473da3166dd0d2b2ddc">PPC::DIR_440</a> &amp;&amp; Directive != <a class="code" href="namespacellvm_1_1PPC.html#a0e285e6b57446c2e6915107fe598883aab81d0aba13bef5a963bb14709390283e">PPC::DIR_A2</a> &amp;&amp;</div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;      Directive != <a class="code" href="namespacellvm_1_1PPC.html#a0e285e6b57446c2e6915107fe598883aa00d4f7d7f8d110db90749f417fceff3a">PPC::DIR_E500mc</a> &amp;&amp; Directive != <a class="code" href="namespacellvm_1_1PPC.html#a0e285e6b57446c2e6915107fe598883aac4e6bb06de05f2620850b3fc53a0433e">PPC::DIR_E5500</a>) {</div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(DAG-&gt;<a class="code" href="classllvm_1_1ScheduleDAG.html#a348590624c488b04d0f9e227e6c3960e">TII</a> &amp;&amp; <span class="stringliteral">&quot;No InstrInfo?&quot;</span>);</div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;</div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">new</span> <a class="code" href="classllvm_1_1PPCHazardRecognizer970.html">PPCHazardRecognizer970</a>(*DAG);</div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;  }</div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;</div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">new</span> <a class="code" href="classllvm_1_1ScoreboardHazardRecognizer.html">ScoreboardHazardRecognizer</a>(II, DAG);</div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;}</div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;</div><div class="line"><a name="l00145"></a><span class="lineno"><a class="line" href="classllvm_1_1PPCInstrInfo.html#aa88dfb98a274ef5f8da3ce147c8c45eb">  145</a></span>&#160;<span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1PPCInstrInfo.html#aa88dfb98a274ef5f8da3ce147c8c45eb">PPCInstrInfo::getInstrLatency</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1InstrItineraryData.html">InstrItineraryData</a> *ItinData,</div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;                                       <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;                                       <span class="keywordtype">unsigned</span> *PredCost)<span class="keyword"> const </span>{</div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;  <span class="keywordflow">if</span> (!ItinData || <a class="code" href="PPCInstrInfo_8cpp.html#a58e3d8f1d20226777984b48012c68c2b">UseOldLatencyCalc</a>)</div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;    <span class="keywordflow">return</span> PPCGenInstrInfo::getInstrLatency(ItinData, MI, PredCost);</div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;</div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;  <span class="comment">// The default implementation of getInstrLatency calls getStageLatency, but</span></div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;  <span class="comment">// getStageLatency does not do the right thing for us. While we have</span></div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;  <span class="comment">// itinerary, most cores are fully pipelined, and so the itineraries only</span></div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;  <span class="comment">// express the first part of the pipeline, not every stage. Instead, we need</span></div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;  <span class="comment">// to use the listed output operand cycle number (using operand 0 here, which</span></div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;  <span class="comment">// is an output).</span></div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;</div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm.html#a1eb5609345b906d024fbf9e4bc1adc06a2d68d32ff95cd10b4899c2823ec28e97">Latency</a> = 1;</div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;  <span class="keywordtype">unsigned</span> DefClass = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a60c8658c657286e8cd084bf2e9c48eda">getDesc</a>().<a class="code" href="classllvm_1_1MCInstrDesc.html#a03a564c2840cb8d27314596549fc04b8">getSchedClass</a>();</div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 0, <a class="code" href="namespacellvm_1_1numbers.html#a92f4283d4e0e2ea1776894b3ae93640f">e</a> = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a432824f0975bb863478bf4ef3a5df258">getNumOperands</a>(); i != <a class="code" href="namespacellvm_1_1numbers.html#a92f4283d4e0e2ea1776894b3ae93640f">e</a>; ++i) {</div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MO = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(i);</div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;    <span class="keywordflow">if</span> (!MO.<a class="code" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>() || !MO.<a class="code" href="classllvm_1_1MachineOperand.html#a75eb135014670ce946e78739cdc9b51b">isDef</a>() || MO.<a class="code" href="classllvm_1_1MachineOperand.html#a3bf161859e1ad7fd3da485d3cb688d34">isImplicit</a>())</div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;</div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;    <span class="keywordtype">int</span> Cycle = ItinData-&gt;<a class="code" href="classllvm_1_1InstrItineraryData.html#a70cf5735a63513dea34475b5812d520a">getOperandCycle</a>(DefClass, i);</div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;    <span class="keywordflow">if</span> (Cycle &lt; 0)</div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;</div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;    Latency = <a class="code" href="namespacellvm.html#a81b52e18d84e3cc61df7e897bba1b259">std::max</a>(Latency, (<span class="keywordtype">unsigned</span>) Cycle);</div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;  }</div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;</div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#a1eb5609345b906d024fbf9e4bc1adc06a2d68d32ff95cd10b4899c2823ec28e97">Latency</a>;</div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;}</div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;</div><div class="line"><a name="l00175"></a><span class="lineno"><a class="line" href="classllvm_1_1PPCInstrInfo.html#af7fcfb5e7294b3fe2d66d3349d5acfb7">  175</a></span>&#160;<span class="keywordtype">int</span> <a class="code" href="classllvm_1_1PPCInstrInfo.html#af7fcfb5e7294b3fe2d66d3349d5acfb7">PPCInstrInfo::getOperandLatency</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1InstrItineraryData.html">InstrItineraryData</a> *ItinData,</div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;                                    <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="AArch64ExpandPseudoInsts_8cpp.html#ad3ece0ac2421637044624c9b01c42466">DefMI</a>, <span class="keywordtype">unsigned</span> DefIdx,</div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;                                    <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="AArch64ExpandPseudoInsts_8cpp.html#a6cf2f8996b1e9aaf2d7a435aaa62382f">UseMI</a>,</div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;                                    <span class="keywordtype">unsigned</span> UseIdx)<span class="keyword"> const </span>{</div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;  <span class="keywordtype">int</span> <a class="code" href="namespacellvm.html#a1eb5609345b906d024fbf9e4bc1adc06a2d68d32ff95cd10b4899c2823ec28e97">Latency</a> = PPCGenInstrInfo::getOperandLatency(ItinData, DefMI, DefIdx,</div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;                                                   UseMI, UseIdx);</div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;</div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;  <span class="keywordflow">if</span> (!DefMI.<a class="code" href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">getParent</a>())</div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;    <span class="keywordflow">return</span> Latency;</div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;</div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;DefMO = DefMI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(DefIdx);</div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a> = DefMO.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;</div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;  <span class="keywordtype">bool</span> IsRegCR;</div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1Register.html#ab94ac0eb79655589fb116359f862886c">Register::isVirtualRegister</a>(Reg)) {</div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> *<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> =</div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;        &amp;DefMI.<a class="code" href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">getParent</a>()-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#a4e21760f681d6f97f95c8414e7b83ea5">getParent</a>()-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#ab4a6ca428289b667dd691a00e9f7e334">getRegInfo</a>();</div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;    IsRegCR = MRI-&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#aa363afffca4fc13a709673936b47fe33">getRegClass</a>(Reg)-&gt;<a class="code" href="classllvm_1_1TargetRegisterClass.html#abee1c3236731101b249f6eeffd8cd7ba">hasSuperClassEq</a>(&amp;PPC::CRRCRegClass) ||</div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;              MRI-&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#aa363afffca4fc13a709673936b47fe33">getRegClass</a>(Reg)-&gt;<a class="code" href="classllvm_1_1TargetRegisterClass.html#abee1c3236731101b249f6eeffd8cd7ba">hasSuperClassEq</a>(&amp;PPC::CRBITRCRegClass);</div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;  } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;    IsRegCR = PPC::CRRCRegClass.contains(Reg) ||</div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;              PPC::CRBITRCRegClass.contains(Reg);</div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;  }</div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;</div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;  <span class="keywordflow">if</span> (UseMI.<a class="code" href="classllvm_1_1MachineInstr.html#a5891cdb51072f67e65f7ebd9be1205e7">isBranch</a>() &amp;&amp; IsRegCR) {</div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;    <span class="keywordflow">if</span> (Latency &lt; 0)</div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;      Latency = <a class="code" href="classllvm_1_1PPCInstrInfo.html#aa88dfb98a274ef5f8da3ce147c8c45eb">getInstrLatency</a>(ItinData, DefMI);</div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;</div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;    <span class="comment">// On some cores, there is an additional delay between writing to a condition</span></div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;    <span class="comment">// register, and using it from a branch.</span></div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;    <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1omp.html#a930a400adda502d538d65ee083995c62">Directive</a> = Subtarget.<a class="code" href="classllvm_1_1PPCSubtarget.html#a9fdcf13a56a07a0f207e0b0f66bbdbb6">getCPUDirective</a>();</div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;    <span class="keywordflow">switch</span> (Directive) {</div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;    <span class="keywordflow">default</span>: <span class="keywordflow">break</span>;</div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1PPC.html#a0e285e6b57446c2e6915107fe598883aa6cdba3048334fa40e8f46956ffeab0c3">PPC::DIR_7400</a>:</div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1PPC.html#a0e285e6b57446c2e6915107fe598883aaa77883b2e65039199cd95b624cab29b2">PPC::DIR_750</a>:</div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1PPC.html#a0e285e6b57446c2e6915107fe598883aa56adb1ba4082b00854c8401847ade1a9">PPC::DIR_970</a>:</div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1PPC.html#a0e285e6b57446c2e6915107fe598883aac4e6bb06de05f2620850b3fc53a0433e">PPC::DIR_E5500</a>:</div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1PPC.html#a0e285e6b57446c2e6915107fe598883aa1a9618f9addb07ce52555fa524ccf39d">PPC::DIR_PWR4</a>:</div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1PPC.html#a0e285e6b57446c2e6915107fe598883aa690b5c342106c270b005123adec2d7e6">PPC::DIR_PWR5</a>:</div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1PPC.html#a0e285e6b57446c2e6915107fe598883aa40aa4eed5523516b6f4be5d29307b5cc">PPC::DIR_PWR5X</a>:</div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1PPC.html#a0e285e6b57446c2e6915107fe598883aaa2b626cb4809ee8a3b3da9d475eabe05">PPC::DIR_PWR6</a>:</div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1PPC.html#a0e285e6b57446c2e6915107fe598883aa664d0abca2c75f8a6f8ce2dcc21cd676">PPC::DIR_PWR6X</a>:</div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1PPC.html#a0e285e6b57446c2e6915107fe598883aa0c8a5dd168df904e8c29520a47502a61">PPC::DIR_PWR7</a>:</div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1PPC.html#a0e285e6b57446c2e6915107fe598883aaa3de856d909c5b0166919bf6e4bd1a3d">PPC::DIR_PWR8</a>:</div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;    <span class="comment">// FIXME: Is this needed for POWER9?</span></div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;      Latency += 2;</div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;    }</div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;  }</div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;</div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#a1eb5609345b906d024fbf9e4bc1adc06a2d68d32ff95cd10b4899c2823ec28e97">Latency</a>;</div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;}</div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;</div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;<span class="comment">// This function does not list all associative and commutative operations, but</span></div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;<span class="comment">// only those worth feeding through the machine combiner in an attempt to</span></div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;<span class="comment">// reduce the critical path. Mostly, this means floating-point operations,</span></div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;<span class="comment">// because they have high latencies (compared to other operations, such and</span></div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;<span class="comment">// and/or, which are also associative and commutative, but have low latencies).</span></div><div class="line"><a name="l00233"></a><span class="lineno"><a class="line" href="classllvm_1_1PPCInstrInfo.html#a6a83bdf9a27a338871cb49fbada7d846">  233</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1PPCInstrInfo.html#a6a83bdf9a27a338871cb49fbada7d846">PPCInstrInfo::isAssociativeAndCommutative</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;Inst)<span class="keyword"> const </span>{</div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;  <span class="keywordflow">switch</span> (Inst.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>()) {</div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;  <span class="comment">// FP Add:</span></div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a32ec12017722f5b42a295fe5eb0b0bdf">PPC::FADD</a>:</div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa1fb173ccbbe141aa5c819ba36cf87849">PPC::FADDS</a>:</div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;  <span class="comment">// FP Multiply:</span></div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a9ab5860c97a00c4627a08cab7b0c8178">PPC::FMUL</a>:</div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aacc8282228b74b56cc6a53361a5271489">PPC::FMULS</a>:</div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;  <span class="comment">// Altivec Add:</span></div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;  <span class="keywordflow">case</span> PPC::VADDFP:</div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;  <span class="comment">// VSX Add:</span></div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;  <span class="keywordflow">case</span> PPC::XSADDDP:</div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;  <span class="keywordflow">case</span> PPC::XVADDDP:</div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;  <span class="keywordflow">case</span> PPC::XVADDSP:</div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;  <span class="keywordflow">case</span> PPC::XSADDSP:</div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;  <span class="comment">// VSX Multiply:</span></div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;  <span class="keywordflow">case</span> PPC::XSMULDP:</div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;  <span class="keywordflow">case</span> PPC::XVMULDP:</div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;  <span class="keywordflow">case</span> PPC::XVMULSP:</div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;  <span class="keywordflow">case</span> PPC::XSMULSP:</div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;  <span class="comment">// QPX Add:</span></div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;  <span class="keywordflow">case</span> PPC::QVFADD:</div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;  <span class="keywordflow">case</span> PPC::QVFADDS:</div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;  <span class="keywordflow">case</span> PPC::QVFADDSs:</div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;  <span class="comment">// QPX Multiply:</span></div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;  <span class="keywordflow">case</span> PPC::QVFMUL:</div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;  <span class="keywordflow">case</span> PPC::QVFMULS:</div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;  <span class="keywordflow">case</span> PPC::QVFMULSs:</div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;  <span class="keywordflow">default</span>:</div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;  }</div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;}</div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;</div><div class="line"><a name="l00267"></a><span class="lineno"><a class="line" href="classllvm_1_1PPCInstrInfo.html#ab29a74c54db1e0ef935d15714d857ddc">  267</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1PPCInstrInfo.html#ab29a74c54db1e0ef935d15714d857ddc">PPCInstrInfo::getMachineCombinerPatterns</a>(</div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;    <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;Root,</div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;    <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MachineCombinerPattern&gt;</a> &amp;Patterns)<span class="keyword"> const </span>{</div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;  <span class="comment">// Using the machine combiner in this way is potentially expensive, so</span></div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;  <span class="comment">// restrict to when aggressive optimizations are desired.</span></div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;  <span class="keywordflow">if</span> (Subtarget.<a class="code" href="classllvm_1_1PPCSubtarget.html#a1e40ab97212e20147852cfd69a885be1">getTargetMachine</a>().<a class="code" href="classllvm_1_1TargetMachine.html#a3f36b7c907385d9b367f7b22a9fcc797">getOptLevel</a>() != <a class="code" href="namespacellvm_1_1CodeGenOpt.html#a411055ea15209051c2370bbf655ec8d4a71969d8670845bfa9d80ba2197dba678">CodeGenOpt::Aggressive</a>)</div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;</div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;  <span class="comment">// FP reassociation is only legal when we don&#39;t need strict IEEE semantics.</span></div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;  <span class="keywordflow">if</span> (!Root.<a class="code" href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">getParent</a>()-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#a4e21760f681d6f97f95c8414e7b83ea5">getParent</a>()-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#ae68d159179d37dc7969439d842e2644f">getTarget</a>().<a class="code" href="classllvm_1_1TargetMachine.html#ab1fb67187fc37e569cc5171cbebba873">Options</a>.<a class="code" href="classllvm_1_1TargetOptions.html#a0544e2966374684ff74255e5a4290fa7">UnsafeFPMath</a>)</div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;</div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1TargetInstrInfo.html#a071d83acde1b217eded2733cce23d59f">TargetInstrInfo::getMachineCombinerPatterns</a>(Root, Patterns);</div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;}</div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;</div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;<span class="comment">// Detect 32 -&gt; 64-bit extensions where we may reuse the low sub-register.</span></div><div class="line"><a name="l00283"></a><span class="lineno"><a class="line" href="classllvm_1_1PPCInstrInfo.html#a0e886d9a212d231f928f41099b629ad9">  283</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1PPCInstrInfo.html#a0e886d9a212d231f928f41099b629ad9">PPCInstrInfo::isCoalescableExtInstr</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;                                         <span class="keywordtype">unsigned</span> &amp;SrcReg, <span class="keywordtype">unsigned</span> &amp;DstReg,</div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;                                         <span class="keywordtype">unsigned</span> &amp;SubIdx)<span class="keyword"> const </span>{</div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;  <span class="keywordflow">switch</span> (MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>()) {</div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;  <span class="keywordflow">default</span>: <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;  <span class="keywordflow">case</span> PPC::EXTSW:</div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;  <span class="keywordflow">case</span> PPC::EXTSW_32:</div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;  <span class="keywordflow">case</span> PPC::EXTSW_32_64:</div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;    SrcReg = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;    DstReg = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;    SubIdx = PPC::sub_32;</div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;  }</div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;}</div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;</div><div class="line"><a name="l00298"></a><span class="lineno"><a class="line" href="classllvm_1_1PPCInstrInfo.html#a5d0eb474ed80ff47a9838b71df8cf1f4">  298</a></span>&#160;<span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1PPCInstrInfo.html#a5d0eb474ed80ff47a9838b71df8cf1f4">PPCInstrInfo::isLoadFromStackSlot</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;                                           <span class="keywordtype">int</span> &amp;<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a4b437632fd9b97dd36010d85eb363efe">FrameIndex</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;  <span class="keywordtype">unsigned</span> Opcode = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>();</div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;  <span class="keyword">const</span> <span class="keywordtype">unsigned</span> *OpcodesForSpill = getLoadOpcodesForSpillArray();</div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;  <span class="keyword">const</span> <span class="keywordtype">unsigned</span> *End = OpcodesForSpill + <a class="code" href="PPCInstrInfo_8cpp.html#a71aad62a44b1b906e8d438e380eb61e8aebb17008ba7c038f4f6f1a83d7b65d76">SOK_LastOpcodeSpill</a>;</div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;</div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;  <span class="keywordflow">if</span> (End != <a class="code" href="namespacellvm.html#a4a55633d4f1b169d533a3a67122d96ff">std::find</a>(OpcodesForSpill, End, Opcode)) {</div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;    <span class="comment">// Check for the operands added by addFrameReference (the immediate is the</span></div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;    <span class="comment">// offset which defaults to 0).</span></div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;    <span class="keywordflow">if</span> (MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#a76f61c6784df6dc8402a8b9011041926">isImm</a>() &amp;&amp; !MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>() &amp;&amp;</div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;        MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2).<a class="code" href="classllvm_1_1MachineOperand.html#ad7213433bd60dc33020246384dc18b9b">isFI</a>()) {</div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;      FrameIndex = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2).<a class="code" href="classllvm_1_1MachineOperand.html#aaa68daaf8d7b773d012887c92c2023ce">getIndex</a>();</div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;      <span class="keywordflow">return</span> MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;    }</div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;  }</div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;  <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;}</div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;</div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;<span class="comment">// For opcodes with the ReMaterializable flag set, this function is called to</span></div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;<span class="comment">// verify the instruction is really rematable.</span></div><div class="line"><a name="l00318"></a><span class="lineno"><a class="line" href="classllvm_1_1PPCInstrInfo.html#a408324387078ea63e833142e4e006702">  318</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1PPCInstrInfo.html#a408324387078ea63e833142e4e006702">PPCInstrInfo::isReallyTriviallyReMaterializable</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;                                                     <a class="code" href="classllvm_1_1AAResults.html">AliasAnalysis</a> *AA)<span class="keyword"> const </span>{</div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;  <span class="keywordflow">switch</span> (MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>()) {</div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;  <span class="keywordflow">default</span>:</div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;    <span class="comment">// This function should only be called for opcodes with the ReMaterializable</span></div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;    <span class="comment">// flag set.</span></div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;    <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Unknown rematerializable operation!&quot;</span>);</div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;  <span class="keywordflow">case</span> PPC::LI:</div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;  <span class="keywordflow">case</span> PPC::LI8:</div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;  <span class="keywordflow">case</span> PPC::LIS:</div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;  <span class="keywordflow">case</span> PPC::LIS8:</div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a0a59fdcfe34b6c48dbb8f370da9e3c0b">PPC::QVGPCI</a>:</div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;  <span class="keywordflow">case</span> PPC::ADDIStocHA:</div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;  <span class="keywordflow">case</span> PPC::ADDIStocHA8:</div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;  <span class="keywordflow">case</span> PPC::ADDItocL:</div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;  <span class="keywordflow">case</span> PPC::LOAD_STACK_GUARD:</div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;  <span class="keywordflow">case</span> PPC::XXLXORz:</div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;  <span class="keywordflow">case</span> PPC::XXLXORspz:</div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;  <span class="keywordflow">case</span> PPC::XXLXORdpz:</div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;  <span class="keywordflow">case</span> PPC::XXLEQVOnes:</div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;  <span class="keywordflow">case</span> PPC::V_SET0B:</div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;  <span class="keywordflow">case</span> PPC::V_SET0H:</div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;  <span class="keywordflow">case</span> PPC::V_SET0:</div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;  <span class="keywordflow">case</span> PPC::V_SETALLONESB:</div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;  <span class="keywordflow">case</span> PPC::V_SETALLONESH:</div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;  <span class="keywordflow">case</span> PPC::V_SETALLONES:</div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;  <span class="keywordflow">case</span> PPC::CRSET:</div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;  <span class="keywordflow">case</span> PPC::CRUNSET:</div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;  }</div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;}</div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;</div><div class="line"><a name="l00352"></a><span class="lineno"><a class="line" href="classllvm_1_1PPCInstrInfo.html#ae91d2d0672c290bb7ecdc7527d6eb08c">  352</a></span>&#160;<span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1PPCInstrInfo.html#ae91d2d0672c290bb7ecdc7527d6eb08c">PPCInstrInfo::isStoreToStackSlot</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;                                          <span class="keywordtype">int</span> &amp;<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a4b437632fd9b97dd36010d85eb363efe">FrameIndex</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;  <span class="keywordtype">unsigned</span> Opcode = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>();</div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;  <span class="keyword">const</span> <span class="keywordtype">unsigned</span> *OpcodesForSpill = getStoreOpcodesForSpillArray();</div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;  <span class="keyword">const</span> <span class="keywordtype">unsigned</span> *End = OpcodesForSpill + <a class="code" href="PPCInstrInfo_8cpp.html#a71aad62a44b1b906e8d438e380eb61e8aebb17008ba7c038f4f6f1a83d7b65d76">SOK_LastOpcodeSpill</a>;</div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;</div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;  <span class="keywordflow">if</span> (End != <a class="code" href="namespacellvm.html#a4a55633d4f1b169d533a3a67122d96ff">std::find</a>(OpcodesForSpill, End, Opcode)) {</div><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;    <span class="keywordflow">if</span> (MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#a76f61c6784df6dc8402a8b9011041926">isImm</a>() &amp;&amp; !MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>() &amp;&amp;</div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;        MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2).<a class="code" href="classllvm_1_1MachineOperand.html#ad7213433bd60dc33020246384dc18b9b">isFI</a>()) {</div><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;      FrameIndex = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2).<a class="code" href="classllvm_1_1MachineOperand.html#aaa68daaf8d7b773d012887c92c2023ce">getIndex</a>();</div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;      <span class="keywordflow">return</span> MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;    }</div><div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;  }</div><div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;  <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;}</div><div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;</div><div class="line"><a name="l00368"></a><span class="lineno"><a class="line" href="classllvm_1_1PPCInstrInfo.html#a3ea2369e6bcfa35889cf566047e3ca3f">  368</a></span>&#160;<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="classllvm_1_1PPCInstrInfo.html#a3ea2369e6bcfa35889cf566047e3ca3f">PPCInstrInfo::commuteInstructionImpl</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keywordtype">bool</span> NewMI,</div><div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;                                                   <span class="keywordtype">unsigned</span> OpIdx1,</div><div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;                                                   <span class="keywordtype">unsigned</span> OpIdx2)<span class="keyword"> const </span>{</div><div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;  <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF = *MI.<a class="code" href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">getParent</a>()-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#a4e21760f681d6f97f95c8414e7b83ea5">getParent</a>();</div><div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;</div><div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;  <span class="comment">// Normal instructions can be commuted the obvious way.</span></div><div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;  <span class="keywordflow">if</span> (MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>() != PPC::RLWIMI &amp;&amp; MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>() != PPC::RLWIMI_rec)</div><div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1TargetInstrInfo.html#adf4d05c8ea2fc82ae12300ef5fb48951">TargetInstrInfo::commuteInstructionImpl</a>(MI, NewMI, OpIdx1, OpIdx2);</div><div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;  <span class="comment">// Note that RLWIMI can be commuted as a 32-bit instruction, but not as a</span></div><div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;  <span class="comment">// 64-bit instruction (so we don&#39;t handle PPC::RLWIMI8 here), because</span></div><div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;  <span class="comment">// changing the relative order of the mask operands might change what happens</span></div><div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;  <span class="comment">// to the high-bits of the mask (and, thus, the result).</span></div><div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;</div><div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;  <span class="comment">// Cannot commute if it has a non-zero rotate count.</span></div><div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;  <span class="keywordflow">if</span> (MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(3).<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>() != 0)</div><div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div><div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;</div><div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;  <span class="comment">// If we have a zero rotate count, we have:</span></div><div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;  <span class="comment">//   M = mask(MB,ME)</span></div><div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;  <span class="comment">//   Op0 = (Op1 &amp; ~M) | (Op2 &amp; M)</span></div><div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;  <span class="comment">// Change this to:</span></div><div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;  <span class="comment">//   M = mask((ME+1)&amp;31, (MB-1)&amp;31)</span></div><div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;  <span class="comment">//   Op0 = (Op2 &amp; ~M) | (Op1 &amp; M)</span></div><div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;</div><div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;  <span class="comment">// Swap op1/op2</span></div><div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(((OpIdx1 == 1 &amp;&amp; OpIdx2 == 2) || (OpIdx1 == 2 &amp;&amp; OpIdx2 == 1)) &amp;&amp;</div><div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;         <span class="stringliteral">&quot;Only the operands 1 and 2 can be swapped in RLSIMI/RLWIMI_rec.&quot;</span>);</div><div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> Reg0 = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> Reg1 = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> Reg2 = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;  <span class="keywordtype">unsigned</span> SubReg1 = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#a028a8c5113d40d8c3f4427053bf36738">getSubReg</a>();</div><div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;  <span class="keywordtype">unsigned</span> SubReg2 = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2).<a class="code" href="classllvm_1_1MachineOperand.html#a028a8c5113d40d8c3f4427053bf36738">getSubReg</a>();</div><div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;  <span class="keywordtype">bool</span> Reg1IsKill = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#a4046212ebc647b17e811837ae4ea3afd">isKill</a>();</div><div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;  <span class="keywordtype">bool</span> Reg2IsKill = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2).<a class="code" href="classllvm_1_1MachineOperand.html#a4046212ebc647b17e811837ae4ea3afd">isKill</a>();</div><div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;  <span class="keywordtype">bool</span> ChangeReg0 = <span class="keyword">false</span>;</div><div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;  <span class="comment">// If machine instrs are no longer in two-address forms, update</span></div><div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;  <span class="comment">// destination register as well.</span></div><div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;  <span class="keywordflow">if</span> (Reg0 == Reg1) {</div><div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;    <span class="comment">// Must be two address instruction!</span></div><div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a60c8658c657286e8cd084bf2e9c48eda">getDesc</a>().<a class="code" href="classllvm_1_1MCInstrDesc.html#a7695bd2e20788ffc4b645533c018f26e">getOperandConstraint</a>(0, <a class="code" href="namespacellvm_1_1MCOI.html#aaa8eb58fd1b8466eb64a43df890cb8c1ae01b27a05209c02ca1bdb5a6033731fb">MCOI::TIED_TO</a>) &amp;&amp;</div><div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;           <span class="stringliteral">&quot;Expecting a two-address instruction!&quot;</span>);</div><div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#a028a8c5113d40d8c3f4427053bf36738">getSubReg</a>() == SubReg1 &amp;&amp; <span class="stringliteral">&quot;Tied subreg mismatch&quot;</span>);</div><div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;    Reg2IsKill = <span class="keyword">false</span>;</div><div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;    ChangeReg0 = <span class="keyword">true</span>;</div><div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;  }</div><div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;</div><div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;  <span class="comment">// Masks.</span></div><div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;  <span class="keywordtype">unsigned</span> MB = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(4).<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>();</div><div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;  <span class="keywordtype">unsigned</span> ME = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(5).<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>();</div><div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;</div><div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;  <span class="comment">// We can&#39;t commute a trivial mask (there is no way to represent an all-zero</span></div><div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;  <span class="comment">// mask).</span></div><div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;  <span class="keywordflow">if</span> (MB == 0 &amp;&amp; ME == 31)</div><div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div><div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;</div><div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;  <span class="keywordflow">if</span> (NewMI) {</div><div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;    <span class="comment">// Create a new instruction.</span></div><div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;    <a class="code" href="classllvm_1_1Register.html">Register</a> Reg0 = ChangeReg0 ? Reg2 : MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;    <span class="keywordtype">bool</span> Reg0IsDead = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#aaee820701392c55ad54235d3d7201206">isDead</a>();</div><div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MF, MI.<a class="code" href="classllvm_1_1MachineInstr.html#ae8ff2acea4fe63e48e8fc6cf0620ff78">getDebugLoc</a>(), MI.<a class="code" href="classllvm_1_1MachineInstr.html#a60c8658c657286e8cd084bf2e9c48eda">getDesc</a>())</div><div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;        .addReg(Reg0, <a class="code" href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8a72c17e2ff2d5af62a30e56ac152aa8d5">RegState::Define</a> | <a class="code" href="namespacellvm.html#a3dd7c56278c84a39f699241bdaade2ee">getDeadRegState</a>(Reg0IsDead))</div><div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;        .addReg(Reg2, <a class="code" href="namespacellvm.html#aac57d4100e9a9d02522fbd724568397d">getKillRegState</a>(Reg2IsKill))</div><div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;        .addReg(Reg1, <a class="code" href="namespacellvm.html#aac57d4100e9a9d02522fbd724568397d">getKillRegState</a>(Reg1IsKill))</div><div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;        .addImm((ME + 1) &amp; 31)</div><div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;        .addImm((MB - 1) &amp; 31);</div><div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;  }</div><div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;</div><div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;  <span class="keywordflow">if</span> (ChangeReg0) {</div><div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;    MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#a682ba82f42f7903d0000ffbb13ea3b57">setReg</a>(Reg2);</div><div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;    MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#a001d31fcea92be51d2999826b806606f">setSubReg</a>(SubReg2);</div><div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;  }</div><div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;  MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2).<a class="code" href="classllvm_1_1MachineOperand.html#a682ba82f42f7903d0000ffbb13ea3b57">setReg</a>(Reg1);</div><div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;  MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#a682ba82f42f7903d0000ffbb13ea3b57">setReg</a>(Reg2);</div><div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;  MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2).<a class="code" href="classllvm_1_1MachineOperand.html#a001d31fcea92be51d2999826b806606f">setSubReg</a>(SubReg1);</div><div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;  MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#a001d31fcea92be51d2999826b806606f">setSubReg</a>(SubReg2);</div><div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;  MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2).<a class="code" href="classllvm_1_1MachineOperand.html#a8a82683fccdef8a5ef772ef03277aee7">setIsKill</a>(Reg1IsKill);</div><div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;  MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#a8a82683fccdef8a5ef772ef03277aee7">setIsKill</a>(Reg2IsKill);</div><div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;</div><div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;  <span class="comment">// Swap the mask around.</span></div><div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;  MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(4).<a class="code" href="classllvm_1_1MachineOperand.html#a2feaa1c69335c6b9028076cd68c7a5f5">setImm</a>((ME + 1) &amp; 31);</div><div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;  MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(5).<a class="code" href="classllvm_1_1MachineOperand.html#a2feaa1c69335c6b9028076cd68c7a5f5">setImm</a>((MB - 1) &amp; 31);</div><div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;  <span class="keywordflow">return</span> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>;</div><div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;}</div><div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;</div><div class="line"><a name="l00452"></a><span class="lineno"><a class="line" href="classllvm_1_1PPCInstrInfo.html#afadf8e95969c146a28e22d91218db770">  452</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1PPCInstrInfo.html#afadf8e95969c146a28e22d91218db770">PPCInstrInfo::findCommutedOpIndices</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div><div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;                                         <span class="keywordtype">unsigned</span> &amp;SrcOpIdx1,</div><div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;                                         <span class="keywordtype">unsigned</span> &amp;SrcOpIdx2)<span class="keyword"> const </span>{</div><div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;  <span class="comment">// For VSX A-Type FMA instructions, it is the first two operands that can be</span></div><div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;  <span class="comment">// commuted, however, because the non-encoded tied input operand is listed</span></div><div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;  <span class="comment">// first, the operands to swap are actually the second and third.</span></div><div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;</div><div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;  <span class="keywordtype">int</span> AltOpc = <a class="code" href="namespacellvm_1_1PPC.html#a1545caeeda8de7bd87be034c59b2b9fe">PPC::getAltVSXFMAOpcode</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>());</div><div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;  <span class="keywordflow">if</span> (AltOpc == -1)</div><div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1TargetInstrInfo.html#a422b844cc7e3db360908c008cb651f96">TargetInstrInfo::findCommutedOpIndices</a>(MI, SrcOpIdx1, SrcOpIdx2);</div><div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;</div><div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;  <span class="comment">// The commutable operand indices are 2 and 3. Return them in SrcOpIdx1</span></div><div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;  <span class="comment">// and SrcOpIdx2.</span></div><div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;  <span class="keywordflow">return</span> fixCommutedOpIndices(SrcOpIdx1, SrcOpIdx2, 2, 3);</div><div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;}</div><div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;</div><div class="line"><a name="l00468"></a><span class="lineno"><a class="line" href="classllvm_1_1PPCInstrInfo.html#a7c1001c415a0435743c316d7b941f56f">  468</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classllvm_1_1PPCInstrInfo.html#a7c1001c415a0435743c316d7b941f56f">PPCInstrInfo::insertNoop</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB,</div><div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;                              <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;  <span class="comment">// This function is used for scheduling, and the nop wanted here is the type</span></div><div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;  <span class="comment">// that terminates dispatch groups on the POWER cores.</span></div><div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1omp.html#a930a400adda502d538d65ee083995c62">Directive</a> = Subtarget.<a class="code" href="classllvm_1_1PPCSubtarget.html#a9fdcf13a56a07a0f207e0b0f66bbdbb6">getCPUDirective</a>();</div><div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;  <span class="keywordtype">unsigned</span> Opcode;</div><div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;  <span class="keywordflow">switch</span> (Directive) {</div><div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;  <span class="keywordflow">default</span>:            Opcode = PPC::NOP; <span class="keywordflow">break</span>;</div><div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1PPC.html#a0e285e6b57446c2e6915107fe598883aaa2b626cb4809ee8a3b3da9d475eabe05">PPC::DIR_PWR6</a>: Opcode = PPC::NOP_GT_PWR6; <span class="keywordflow">break</span>;</div><div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1PPC.html#a0e285e6b57446c2e6915107fe598883aa0c8a5dd168df904e8c29520a47502a61">PPC::DIR_PWR7</a>: Opcode = PPC::NOP_GT_PWR7; <span class="keywordflow">break</span>;</div><div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1PPC.html#a0e285e6b57446c2e6915107fe598883aaa3de856d909c5b0166919bf6e4bd1a3d">PPC::DIR_PWR8</a>: Opcode = PPC::NOP_GT_PWR7; <span class="keywordflow">break</span>; <span class="comment">/* FIXME: Update when P8 InstrScheduling model is ready */</span></div><div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;  <span class="comment">// FIXME: Update when POWER9 scheduling model is ready.</span></div><div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1PPC.html#a0e285e6b57446c2e6915107fe598883aa0a03bfd83c00f4d1edab975b7bfe7f36">PPC::DIR_PWR9</a>: Opcode = PPC::NOP_GT_PWR7; <span class="keywordflow">break</span>;</div><div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;  }</div><div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;</div><div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;  <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a> DL;</div><div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;  <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, MI, DL, <span class="keyword">get</span>(Opcode));</div><div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;}</div><div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;<span class="comment">/// Return the noop instruction to use for a noop.</span></div><div class="line"><a name="l00488"></a><span class="lineno"><a class="line" href="classllvm_1_1PPCInstrInfo.html#af9f681180cbdf52e64376e14092d76fa">  488</a></span>&#160;<span class="comment"></span><span class="keywordtype">void</span> <a class="code" href="classllvm_1_1PPCInstrInfo.html#af9f681180cbdf52e64376e14092d76fa">PPCInstrInfo::getNoop</a>(<a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;NopInst)<span class="keyword"> const </span>{</div><div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;  NopInst.<a class="code" href="classllvm_1_1MCInst.html#ae844d6ff99f067e6672e004ed7613c24">setOpcode</a>(PPC::NOP);</div><div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;}</div><div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;</div><div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;<span class="comment">// Branch analysis.</span></div><div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;<span class="comment">// Note: If the condition register is set to CTR or CTR8 then this is a</span></div><div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;<span class="comment">// BDNZ (imm == 1) or BDZ (imm == 0) branch.</span></div><div class="line"><a name="l00495"></a><span class="lineno"><a class="line" href="classllvm_1_1PPCInstrInfo.html#aedb2f85719d229f0c9bc62ab1d17e918">  495</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1PPCInstrInfo.html#aedb2f85719d229f0c9bc62ab1d17e918">PPCInstrInfo::analyzeBranch</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB,</div><div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;                                 <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&amp;TBB,</div><div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;                                 <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&amp;FBB,</div><div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;                                 <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MachineOperand&gt;</a> &amp;Cond,</div><div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;                                 <span class="keywordtype">bool</span> AllowModify)<span class="keyword"> const </span>{</div><div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;  <span class="keywordtype">bool</span> isPPC64 = Subtarget.<a class="code" href="classllvm_1_1PPCSubtarget.html#a6622b99b3c00a3938d969957312b1b52">isPPC64</a>();</div><div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;</div><div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;  <span class="comment">// If the block has no terminators, it just falls into the block after it.</span></div><div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;  <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#a4c711446100d52415f8e142855c223e1">getLastNonDebugInstr</a>();</div><div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;  <span class="keywordflow">if</span> (I == MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#acbc921830578e2741be6549db716c0ce">end</a>())</div><div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;</div><div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;  <span class="keywordflow">if</span> (!<a class="code" href="classllvm_1_1PPCInstrInfo.html#a3922ba52ea3ad741ad0fcd568dd4adce">isUnpredicatedTerminator</a>(*I))</div><div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;</div><div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;  <span class="keywordflow">if</span> (AllowModify) {</div><div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;    <span class="comment">// If the BB ends with an unconditional branch to the fallthrough BB,</span></div><div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;    <span class="comment">// we eliminate the branch instruction.</span></div><div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;    <span class="keywordflow">if</span> (I-&gt;getOpcode() == <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">PPC::B</a> &amp;&amp;</div><div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;        MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#abd85c9d7c51eb515a550069e9ad9445e">isLayoutSuccessor</a>(I-&gt;getOperand(0).getMBB())) {</div><div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;      I-&gt;eraseFromParent();</div><div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;</div><div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;      <span class="comment">// We update iterator after deleting the last branch.</span></div><div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;      I = MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#a4c711446100d52415f8e142855c223e1">getLastNonDebugInstr</a>();</div><div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;      <span class="keywordflow">if</span> (I == MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#acbc921830578e2741be6549db716c0ce">end</a>() || !<a class="code" href="classllvm_1_1PPCInstrInfo.html#a3922ba52ea3ad741ad0fcd568dd4adce">isUnpredicatedTerminator</a>(*I))</div><div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;    }</div><div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;  }</div><div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;</div><div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;  <span class="comment">// Get the last instruction in the block.</span></div><div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;  <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;LastInst = *<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>;</div><div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;</div><div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;  <span class="comment">// If there is only one terminator instruction, process it.</span></div><div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;  <span class="keywordflow">if</span> (I == MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#ab2d91e7bec944efcbc39d8e30644f111">begin</a>() || !<a class="code" href="classllvm_1_1PPCInstrInfo.html#a3922ba52ea3ad741ad0fcd568dd4adce">isUnpredicatedTerminator</a>(*--I)) {</div><div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;    <span class="keywordflow">if</span> (LastInst.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>() == <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">PPC::B</a>) {</div><div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;      <span class="keywordflow">if</span> (!LastInst.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#afe1784e242ce66da6029b3a681896bd2">isMBB</a>())</div><div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;      TBB = LastInst.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#a9b48cb80ee1534c2b51d789b673137c1">getMBB</a>();</div><div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (LastInst.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>() == PPC::BCC) {</div><div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;      <span class="keywordflow">if</span> (!LastInst.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2).<a class="code" href="classllvm_1_1MachineOperand.html#afe1784e242ce66da6029b3a681896bd2">isMBB</a>())</div><div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;      <span class="comment">// Block ends with fall-through condbranch.</span></div><div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;      TBB = LastInst.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2).<a class="code" href="classllvm_1_1MachineOperand.html#a9b48cb80ee1534c2b51d789b673137c1">getMBB</a>();</div><div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;      Cond.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(LastInst.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0));</div><div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;      Cond.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(LastInst.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1));</div><div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (LastInst.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>() == PPC::BC) {</div><div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;      <span class="keywordflow">if</span> (!LastInst.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#afe1784e242ce66da6029b3a681896bd2">isMBB</a>())</div><div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;      <span class="comment">// Block ends with fall-through condbranch.</span></div><div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;      TBB = LastInst.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#a9b48cb80ee1534c2b51d789b673137c1">getMBB</a>();</div><div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;      Cond.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(<a class="code" href="classllvm_1_1MachineOperand.html#ab09679b541a6ba1219b3602569847364">MachineOperand::CreateImm</a>(<a class="code" href="namespacellvm_1_1PPC.html#a14028f7fe73a11dabc6583510cc0a355a3382a0bee0f471ebce5e57f6cbdc91d6">PPC::PRED_BIT_SET</a>));</div><div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;      Cond.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(LastInst.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0));</div><div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (LastInst.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>() == PPC::BCn) {</div><div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;      <span class="keywordflow">if</span> (!LastInst.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#afe1784e242ce66da6029b3a681896bd2">isMBB</a>())</div><div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;      <span class="comment">// Block ends with fall-through condbranch.</span></div><div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;      TBB = LastInst.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#a9b48cb80ee1534c2b51d789b673137c1">getMBB</a>();</div><div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;      Cond.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(<a class="code" href="classllvm_1_1MachineOperand.html#ab09679b541a6ba1219b3602569847364">MachineOperand::CreateImm</a>(<a class="code" href="namespacellvm_1_1PPC.html#a14028f7fe73a11dabc6583510cc0a355aa3aa5d66d33f7c07c2932141ad4c4b67">PPC::PRED_BIT_UNSET</a>));</div><div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;      Cond.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(LastInst.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0));</div><div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (LastInst.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>() == PPC::BDNZ8 ||</div><div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;               LastInst.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>() == <a class="code" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a160ec67350dc5e964fc0a12a9cde1df8">PPC::BDNZ</a>) {</div><div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;      <span class="keywordflow">if</span> (!LastInst.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#afe1784e242ce66da6029b3a681896bd2">isMBB</a>())</div><div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;      <span class="keywordflow">if</span> (<a class="code" href="PPCInstrInfo_8cpp.html#a2020155e83c7126b4863de105c09bd45">DisableCTRLoopAnal</a>)</div><div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;      TBB = LastInst.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#a9b48cb80ee1534c2b51d789b673137c1">getMBB</a>();</div><div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;      Cond.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(<a class="code" href="classllvm_1_1MachineOperand.html#ab09679b541a6ba1219b3602569847364">MachineOperand::CreateImm</a>(1));</div><div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;      Cond.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(<a class="code" href="classllvm_1_1MachineOperand.html#af2c351dad09a71aa08e1d85c67ae6e53">MachineOperand::CreateReg</a>(isPPC64 ? PPC::CTR8 : PPC::CTR,</div><div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;                                               <span class="keyword">true</span>));</div><div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (LastInst.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>() == PPC::BDZ8 ||</div><div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;               LastInst.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>() == <a class="code" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19addb9d78754c1f2e6d765a0da913f0800">PPC::BDZ</a>) {</div><div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;      <span class="keywordflow">if</span> (!LastInst.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#afe1784e242ce66da6029b3a681896bd2">isMBB</a>())</div><div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;      <span class="keywordflow">if</span> (<a class="code" href="PPCInstrInfo_8cpp.html#a2020155e83c7126b4863de105c09bd45">DisableCTRLoopAnal</a>)</div><div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;      TBB = LastInst.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#a9b48cb80ee1534c2b51d789b673137c1">getMBB</a>();</div><div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;      Cond.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(<a class="code" href="classllvm_1_1MachineOperand.html#ab09679b541a6ba1219b3602569847364">MachineOperand::CreateImm</a>(0));</div><div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160;      Cond.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(<a class="code" href="classllvm_1_1MachineOperand.html#af2c351dad09a71aa08e1d85c67ae6e53">MachineOperand::CreateReg</a>(isPPC64 ? PPC::CTR8 : PPC::CTR,</div><div class="line"><a name="l00578"></a><span class="lineno">  578</span>&#160;                                               <span class="keyword">true</span>));</div><div class="line"><a name="l00579"></a><span class="lineno">  579</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00580"></a><span class="lineno">  580</span>&#160;    }</div><div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160;</div><div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160;    <span class="comment">// Otherwise, don&#39;t know what this is.</span></div><div class="line"><a name="l00583"></a><span class="lineno">  583</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160;  }</div><div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160;</div><div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160;  <span class="comment">// Get the instruction before it if it&#39;s a terminator.</span></div><div class="line"><a name="l00587"></a><span class="lineno">  587</span>&#160;  <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;SecondLastInst = *<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>;</div><div class="line"><a name="l00588"></a><span class="lineno">  588</span>&#160;</div><div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160;  <span class="comment">// If there are three terminators, we don&#39;t know what sort of block this is.</span></div><div class="line"><a name="l00590"></a><span class="lineno">  590</span>&#160;  <span class="keywordflow">if</span> (I != MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#ab2d91e7bec944efcbc39d8e30644f111">begin</a>() &amp;&amp; <a class="code" href="classllvm_1_1PPCInstrInfo.html#a3922ba52ea3ad741ad0fcd568dd4adce">isUnpredicatedTerminator</a>(*--I))</div><div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;</div><div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;  <span class="comment">// If the block ends with PPC::B and PPC:BCC, handle it.</span></div><div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;  <span class="keywordflow">if</span> (SecondLastInst.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>() == PPC::BCC &amp;&amp;</div><div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160;      LastInst.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>() == <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">PPC::B</a>) {</div><div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;    <span class="keywordflow">if</span> (!SecondLastInst.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2).<a class="code" href="classllvm_1_1MachineOperand.html#afe1784e242ce66da6029b3a681896bd2">isMBB</a>() ||</div><div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;        !LastInst.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#afe1784e242ce66da6029b3a681896bd2">isMBB</a>())</div><div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00599"></a><span class="lineno">  599</span>&#160;    TBB = SecondLastInst.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2).<a class="code" href="classllvm_1_1MachineOperand.html#a9b48cb80ee1534c2b51d789b673137c1">getMBB</a>();</div><div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160;    Cond.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(SecondLastInst.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0));</div><div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160;    Cond.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(SecondLastInst.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1));</div><div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;    FBB = LastInst.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#a9b48cb80ee1534c2b51d789b673137c1">getMBB</a>();</div><div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00604"></a><span class="lineno">  604</span>&#160;  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (SecondLastInst.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>() == PPC::BC &amp;&amp;</div><div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;             LastInst.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>() == <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">PPC::B</a>) {</div><div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160;    <span class="keywordflow">if</span> (!SecondLastInst.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#afe1784e242ce66da6029b3a681896bd2">isMBB</a>() ||</div><div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160;        !LastInst.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#afe1784e242ce66da6029b3a681896bd2">isMBB</a>())</div><div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160;    TBB = SecondLastInst.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#a9b48cb80ee1534c2b51d789b673137c1">getMBB</a>();</div><div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160;    Cond.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(<a class="code" href="classllvm_1_1MachineOperand.html#ab09679b541a6ba1219b3602569847364">MachineOperand::CreateImm</a>(<a class="code" href="namespacellvm_1_1PPC.html#a14028f7fe73a11dabc6583510cc0a355a3382a0bee0f471ebce5e57f6cbdc91d6">PPC::PRED_BIT_SET</a>));</div><div class="line"><a name="l00611"></a><span class="lineno">  611</span>&#160;    Cond.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(SecondLastInst.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0));</div><div class="line"><a name="l00612"></a><span class="lineno">  612</span>&#160;    FBB = LastInst.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#a9b48cb80ee1534c2b51d789b673137c1">getMBB</a>();</div><div class="line"><a name="l00613"></a><span class="lineno">  613</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160;  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (SecondLastInst.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>() == PPC::BCn &amp;&amp;</div><div class="line"><a name="l00615"></a><span class="lineno">  615</span>&#160;             LastInst.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>() == <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">PPC::B</a>) {</div><div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160;    <span class="keywordflow">if</span> (!SecondLastInst.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#afe1784e242ce66da6029b3a681896bd2">isMBB</a>() ||</div><div class="line"><a name="l00617"></a><span class="lineno">  617</span>&#160;        !LastInst.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#afe1784e242ce66da6029b3a681896bd2">isMBB</a>())</div><div class="line"><a name="l00618"></a><span class="lineno">  618</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00619"></a><span class="lineno">  619</span>&#160;    TBB = SecondLastInst.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#a9b48cb80ee1534c2b51d789b673137c1">getMBB</a>();</div><div class="line"><a name="l00620"></a><span class="lineno">  620</span>&#160;    Cond.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(<a class="code" href="classllvm_1_1MachineOperand.html#ab09679b541a6ba1219b3602569847364">MachineOperand::CreateImm</a>(<a class="code" href="namespacellvm_1_1PPC.html#a14028f7fe73a11dabc6583510cc0a355aa3aa5d66d33f7c07c2932141ad4c4b67">PPC::PRED_BIT_UNSET</a>));</div><div class="line"><a name="l00621"></a><span class="lineno">  621</span>&#160;    Cond.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(SecondLastInst.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0));</div><div class="line"><a name="l00622"></a><span class="lineno">  622</span>&#160;    FBB = LastInst.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#a9b48cb80ee1534c2b51d789b673137c1">getMBB</a>();</div><div class="line"><a name="l00623"></a><span class="lineno">  623</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00624"></a><span class="lineno">  624</span>&#160;  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> ((SecondLastInst.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>() == PPC::BDNZ8 ||</div><div class="line"><a name="l00625"></a><span class="lineno">  625</span>&#160;              SecondLastInst.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>() == <a class="code" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a160ec67350dc5e964fc0a12a9cde1df8">PPC::BDNZ</a>) &amp;&amp;</div><div class="line"><a name="l00626"></a><span class="lineno">  626</span>&#160;             LastInst.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>() == <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">PPC::B</a>) {</div><div class="line"><a name="l00627"></a><span class="lineno">  627</span>&#160;    <span class="keywordflow">if</span> (!SecondLastInst.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#afe1784e242ce66da6029b3a681896bd2">isMBB</a>() ||</div><div class="line"><a name="l00628"></a><span class="lineno">  628</span>&#160;        !LastInst.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#afe1784e242ce66da6029b3a681896bd2">isMBB</a>())</div><div class="line"><a name="l00629"></a><span class="lineno">  629</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00630"></a><span class="lineno">  630</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="PPCInstrInfo_8cpp.html#a2020155e83c7126b4863de105c09bd45">DisableCTRLoopAnal</a>)</div><div class="line"><a name="l00631"></a><span class="lineno">  631</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00632"></a><span class="lineno">  632</span>&#160;    TBB = SecondLastInst.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#a9b48cb80ee1534c2b51d789b673137c1">getMBB</a>();</div><div class="line"><a name="l00633"></a><span class="lineno">  633</span>&#160;    Cond.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(<a class="code" href="classllvm_1_1MachineOperand.html#ab09679b541a6ba1219b3602569847364">MachineOperand::CreateImm</a>(1));</div><div class="line"><a name="l00634"></a><span class="lineno">  634</span>&#160;    Cond.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(<a class="code" href="classllvm_1_1MachineOperand.html#af2c351dad09a71aa08e1d85c67ae6e53">MachineOperand::CreateReg</a>(isPPC64 ? PPC::CTR8 : PPC::CTR,</div><div class="line"><a name="l00635"></a><span class="lineno">  635</span>&#160;                                             <span class="keyword">true</span>));</div><div class="line"><a name="l00636"></a><span class="lineno">  636</span>&#160;    FBB = LastInst.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#a9b48cb80ee1534c2b51d789b673137c1">getMBB</a>();</div><div class="line"><a name="l00637"></a><span class="lineno">  637</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00638"></a><span class="lineno">  638</span>&#160;  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> ((SecondLastInst.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>() == PPC::BDZ8 ||</div><div class="line"><a name="l00639"></a><span class="lineno">  639</span>&#160;              SecondLastInst.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>() == <a class="code" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19addb9d78754c1f2e6d765a0da913f0800">PPC::BDZ</a>) &amp;&amp;</div><div class="line"><a name="l00640"></a><span class="lineno">  640</span>&#160;             LastInst.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>() == <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">PPC::B</a>) {</div><div class="line"><a name="l00641"></a><span class="lineno">  641</span>&#160;    <span class="keywordflow">if</span> (!SecondLastInst.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#afe1784e242ce66da6029b3a681896bd2">isMBB</a>() ||</div><div class="line"><a name="l00642"></a><span class="lineno">  642</span>&#160;        !LastInst.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#afe1784e242ce66da6029b3a681896bd2">isMBB</a>())</div><div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00644"></a><span class="lineno">  644</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="PPCInstrInfo_8cpp.html#a2020155e83c7126b4863de105c09bd45">DisableCTRLoopAnal</a>)</div><div class="line"><a name="l00645"></a><span class="lineno">  645</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00646"></a><span class="lineno">  646</span>&#160;    TBB = SecondLastInst.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#a9b48cb80ee1534c2b51d789b673137c1">getMBB</a>();</div><div class="line"><a name="l00647"></a><span class="lineno">  647</span>&#160;    Cond.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(<a class="code" href="classllvm_1_1MachineOperand.html#ab09679b541a6ba1219b3602569847364">MachineOperand::CreateImm</a>(0));</div><div class="line"><a name="l00648"></a><span class="lineno">  648</span>&#160;    Cond.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(<a class="code" href="classllvm_1_1MachineOperand.html#af2c351dad09a71aa08e1d85c67ae6e53">MachineOperand::CreateReg</a>(isPPC64 ? PPC::CTR8 : PPC::CTR,</div><div class="line"><a name="l00649"></a><span class="lineno">  649</span>&#160;                                             <span class="keyword">true</span>));</div><div class="line"><a name="l00650"></a><span class="lineno">  650</span>&#160;    FBB = LastInst.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#a9b48cb80ee1534c2b51d789b673137c1">getMBB</a>();</div><div class="line"><a name="l00651"></a><span class="lineno">  651</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00652"></a><span class="lineno">  652</span>&#160;  }</div><div class="line"><a name="l00653"></a><span class="lineno">  653</span>&#160;</div><div class="line"><a name="l00654"></a><span class="lineno">  654</span>&#160;  <span class="comment">// If the block ends with two PPC:Bs, handle it.  The second one is not</span></div><div class="line"><a name="l00655"></a><span class="lineno">  655</span>&#160;  <span class="comment">// executed, so remove it.</span></div><div class="line"><a name="l00656"></a><span class="lineno">  656</span>&#160;  <span class="keywordflow">if</span> (SecondLastInst.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>() == <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">PPC::B</a> &amp;&amp; LastInst.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>() == <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">PPC::B</a>) {</div><div class="line"><a name="l00657"></a><span class="lineno">  657</span>&#160;    <span class="keywordflow">if</span> (!SecondLastInst.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#afe1784e242ce66da6029b3a681896bd2">isMBB</a>())</div><div class="line"><a name="l00658"></a><span class="lineno">  658</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00659"></a><span class="lineno">  659</span>&#160;    TBB = SecondLastInst.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#a9b48cb80ee1534c2b51d789b673137c1">getMBB</a>();</div><div class="line"><a name="l00660"></a><span class="lineno">  660</span>&#160;    I = LastInst;</div><div class="line"><a name="l00661"></a><span class="lineno">  661</span>&#160;    <span class="keywordflow">if</span> (AllowModify)</div><div class="line"><a name="l00662"></a><span class="lineno">  662</span>&#160;      I-&gt;eraseFromParent();</div><div class="line"><a name="l00663"></a><span class="lineno">  663</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00664"></a><span class="lineno">  664</span>&#160;  }</div><div class="line"><a name="l00665"></a><span class="lineno">  665</span>&#160;</div><div class="line"><a name="l00666"></a><span class="lineno">  666</span>&#160;  <span class="comment">// Otherwise, can&#39;t handle this.</span></div><div class="line"><a name="l00667"></a><span class="lineno">  667</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00668"></a><span class="lineno">  668</span>&#160;}</div><div class="line"><a name="l00669"></a><span class="lineno">  669</span>&#160;</div><div class="line"><a name="l00670"></a><span class="lineno"><a class="line" href="classllvm_1_1PPCInstrInfo.html#aa311c9795e28799c06e59252e767c155">  670</a></span>&#160;<span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1PPCInstrInfo.html#aa311c9795e28799c06e59252e767c155">PPCInstrInfo::removeBranch</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB,</div><div class="line"><a name="l00671"></a><span class="lineno">  671</span>&#160;                                    <span class="keywordtype">int</span> *BytesRemoved)<span class="keyword"> const </span>{</div><div class="line"><a name="l00672"></a><span class="lineno">  672</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(!BytesRemoved &amp;&amp; <span class="stringliteral">&quot;code size not handled&quot;</span>);</div><div class="line"><a name="l00673"></a><span class="lineno">  673</span>&#160;</div><div class="line"><a name="l00674"></a><span class="lineno">  674</span>&#160;  <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#a4c711446100d52415f8e142855c223e1">getLastNonDebugInstr</a>();</div><div class="line"><a name="l00675"></a><span class="lineno">  675</span>&#160;  <span class="keywordflow">if</span> (I == MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#acbc921830578e2741be6549db716c0ce">end</a>())</div><div class="line"><a name="l00676"></a><span class="lineno">  676</span>&#160;    <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l00677"></a><span class="lineno">  677</span>&#160;</div><div class="line"><a name="l00678"></a><span class="lineno">  678</span>&#160;  <span class="keywordflow">if</span> (I-&gt;getOpcode() != <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">PPC::B</a> &amp;&amp; I-&gt;getOpcode() != PPC::BCC &amp;&amp;</div><div class="line"><a name="l00679"></a><span class="lineno">  679</span>&#160;      I-&gt;getOpcode() != PPC::BC &amp;&amp; I-&gt;getOpcode() != PPC::BCn &amp;&amp;</div><div class="line"><a name="l00680"></a><span class="lineno">  680</span>&#160;      I-&gt;getOpcode() != PPC::BDNZ8 &amp;&amp; I-&gt;getOpcode() != <a class="code" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a160ec67350dc5e964fc0a12a9cde1df8">PPC::BDNZ</a> &amp;&amp;</div><div class="line"><a name="l00681"></a><span class="lineno">  681</span>&#160;      I-&gt;getOpcode() != PPC::BDZ8  &amp;&amp; I-&gt;getOpcode() != <a class="code" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19addb9d78754c1f2e6d765a0da913f0800">PPC::BDZ</a>)</div><div class="line"><a name="l00682"></a><span class="lineno">  682</span>&#160;    <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l00683"></a><span class="lineno">  683</span>&#160;</div><div class="line"><a name="l00684"></a><span class="lineno">  684</span>&#160;  <span class="comment">// Remove the branch.</span></div><div class="line"><a name="l00685"></a><span class="lineno">  685</span>&#160;  I-&gt;eraseFromParent();</div><div class="line"><a name="l00686"></a><span class="lineno">  686</span>&#160;</div><div class="line"><a name="l00687"></a><span class="lineno">  687</span>&#160;  I = MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#acbc921830578e2741be6549db716c0ce">end</a>();</div><div class="line"><a name="l00688"></a><span class="lineno">  688</span>&#160;</div><div class="line"><a name="l00689"></a><span class="lineno">  689</span>&#160;  <span class="keywordflow">if</span> (I == MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#ab2d91e7bec944efcbc39d8e30644f111">begin</a>()) <span class="keywordflow">return</span> 1;</div><div class="line"><a name="l00690"></a><span class="lineno">  690</span>&#160;  --<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>;</div><div class="line"><a name="l00691"></a><span class="lineno">  691</span>&#160;  <span class="keywordflow">if</span> (I-&gt;getOpcode() != PPC::BCC &amp;&amp;</div><div class="line"><a name="l00692"></a><span class="lineno">  692</span>&#160;      I-&gt;getOpcode() != PPC::BC &amp;&amp; I-&gt;getOpcode() != PPC::BCn &amp;&amp;</div><div class="line"><a name="l00693"></a><span class="lineno">  693</span>&#160;      I-&gt;getOpcode() != PPC::BDNZ8 &amp;&amp; I-&gt;getOpcode() != <a class="code" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a160ec67350dc5e964fc0a12a9cde1df8">PPC::BDNZ</a> &amp;&amp;</div><div class="line"><a name="l00694"></a><span class="lineno">  694</span>&#160;      I-&gt;getOpcode() != PPC::BDZ8  &amp;&amp; I-&gt;getOpcode() != <a class="code" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19addb9d78754c1f2e6d765a0da913f0800">PPC::BDZ</a>)</div><div class="line"><a name="l00695"></a><span class="lineno">  695</span>&#160;    <span class="keywordflow">return</span> 1;</div><div class="line"><a name="l00696"></a><span class="lineno">  696</span>&#160;</div><div class="line"><a name="l00697"></a><span class="lineno">  697</span>&#160;  <span class="comment">// Remove the branch.</span></div><div class="line"><a name="l00698"></a><span class="lineno">  698</span>&#160;  I-&gt;eraseFromParent();</div><div class="line"><a name="l00699"></a><span class="lineno">  699</span>&#160;  <span class="keywordflow">return</span> 2;</div><div class="line"><a name="l00700"></a><span class="lineno">  700</span>&#160;}</div><div class="line"><a name="l00701"></a><span class="lineno">  701</span>&#160;</div><div class="line"><a name="l00702"></a><span class="lineno"><a class="line" href="classllvm_1_1PPCInstrInfo.html#ac73a2a13806418aeb40c26ea794c3dd7">  702</a></span>&#160;<span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1PPCInstrInfo.html#ac73a2a13806418aeb40c26ea794c3dd7">PPCInstrInfo::insertBranch</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB,</div><div class="line"><a name="l00703"></a><span class="lineno">  703</span>&#160;                                    <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *TBB,</div><div class="line"><a name="l00704"></a><span class="lineno">  704</span>&#160;                                    <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *FBB,</div><div class="line"><a name="l00705"></a><span class="lineno">  705</span>&#160;                                    <a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;MachineOperand&gt;</a> Cond,</div><div class="line"><a name="l00706"></a><span class="lineno">  706</span>&#160;                                    <span class="keyword">const</span> <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;DL,</div><div class="line"><a name="l00707"></a><span class="lineno">  707</span>&#160;                                    <span class="keywordtype">int</span> *BytesAdded)<span class="keyword"> const </span>{</div><div class="line"><a name="l00708"></a><span class="lineno">  708</span>&#160;  <span class="comment">// Shouldn&#39;t be a fall through.</span></div><div class="line"><a name="l00709"></a><span class="lineno">  709</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(TBB &amp;&amp; <span class="stringliteral">&quot;insertBranch must not be told to insert a fallthrough&quot;</span>);</div><div class="line"><a name="l00710"></a><span class="lineno">  710</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>((Cond.<a class="code" href="classllvm_1_1ArrayRef.html#a85ffb6531d4cda988ea81f18d4e56fb7">size</a>() == 2 || Cond.<a class="code" href="classllvm_1_1ArrayRef.html#a85ffb6531d4cda988ea81f18d4e56fb7">size</a>() == 0) &amp;&amp;</div><div class="line"><a name="l00711"></a><span class="lineno">  711</span>&#160;         <span class="stringliteral">&quot;PPC branch conditions have two components!&quot;</span>);</div><div class="line"><a name="l00712"></a><span class="lineno">  712</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(!BytesAdded &amp;&amp; <span class="stringliteral">&quot;code size not handled&quot;</span>);</div><div class="line"><a name="l00713"></a><span class="lineno">  713</span>&#160;</div><div class="line"><a name="l00714"></a><span class="lineno">  714</span>&#160;  <span class="keywordtype">bool</span> isPPC64 = Subtarget.<a class="code" href="classllvm_1_1PPCSubtarget.html#a6622b99b3c00a3938d969957312b1b52">isPPC64</a>();</div><div class="line"><a name="l00715"></a><span class="lineno">  715</span>&#160;</div><div class="line"><a name="l00716"></a><span class="lineno">  716</span>&#160;  <span class="comment">// One-way branch.</span></div><div class="line"><a name="l00717"></a><span class="lineno">  717</span>&#160;  <span class="keywordflow">if</span> (!FBB) {</div><div class="line"><a name="l00718"></a><span class="lineno">  718</span>&#160;    <span class="keywordflow">if</span> (Cond.<a class="code" href="classllvm_1_1ArrayRef.html#ac835b8735b1b2faec0efdca236e37d94">empty</a>())   <span class="comment">// Unconditional branch</span></div><div class="line"><a name="l00719"></a><span class="lineno">  719</span>&#160;      <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(&amp;MBB, DL, <span class="keyword">get</span>(<a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">PPC::B</a>)).addMBB(TBB);</div><div class="line"><a name="l00720"></a><span class="lineno">  720</span>&#160;    <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Cond[1].<a class="code" href="MipsDisassembler_8cpp.html#a30bccd0ebacd9892c243f7bd520e4aa0">getReg</a>() == PPC::CTR || Cond[1].getReg() == PPC::CTR8)</div><div class="line"><a name="l00721"></a><span class="lineno">  721</span>&#160;      <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(&amp;MBB, DL, <span class="keyword">get</span>(Cond[0].getImm() ?</div><div class="line"><a name="l00722"></a><span class="lineno">  722</span>&#160;                              (isPPC64 ? PPC::BDNZ8 : <a class="code" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a160ec67350dc5e964fc0a12a9cde1df8">PPC::BDNZ</a>) :</div><div class="line"><a name="l00723"></a><span class="lineno">  723</span>&#160;                              (isPPC64 ? PPC::BDZ8  : <a class="code" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19addb9d78754c1f2e6d765a0da913f0800">PPC::BDZ</a>))).addMBB(TBB);</div><div class="line"><a name="l00724"></a><span class="lineno">  724</span>&#160;    <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Cond[0].getImm() == <a class="code" href="namespacellvm_1_1PPC.html#a14028f7fe73a11dabc6583510cc0a355a3382a0bee0f471ebce5e57f6cbdc91d6">PPC::PRED_BIT_SET</a>)</div><div class="line"><a name="l00725"></a><span class="lineno">  725</span>&#160;      <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(&amp;MBB, DL, <span class="keyword">get</span>(PPC::BC)).<a class="code" href="FileCheck_8cpp.html#a1e23cc505a17287914489e2d7f7093ba">add</a>(Cond[1]).addMBB(TBB);</div><div class="line"><a name="l00726"></a><span class="lineno">  726</span>&#160;    <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Cond[0].getImm() == <a class="code" href="namespacellvm_1_1PPC.html#a14028f7fe73a11dabc6583510cc0a355aa3aa5d66d33f7c07c2932141ad4c4b67">PPC::PRED_BIT_UNSET</a>)</div><div class="line"><a name="l00727"></a><span class="lineno">  727</span>&#160;      <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(&amp;MBB, DL, <span class="keyword">get</span>(PPC::BCn)).<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a1ac8d27532cfd1d1f032ecbff2ba3611">add</a>(Cond[1]).<a class="code" href="classllvm_1_1MachineInstrBuilder.html#af8571e8dfb010fd8ae76cc4f87aafaac">addMBB</a>(TBB);</div><div class="line"><a name="l00728"></a><span class="lineno">  728</span>&#160;    <span class="keywordflow">else</span>                <span class="comment">// Conditional branch</span></div><div class="line"><a name="l00729"></a><span class="lineno">  729</span>&#160;      <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(&amp;MBB, DL, <span class="keyword">get</span>(PPC::BCC))</div><div class="line"><a name="l00730"></a><span class="lineno">  730</span>&#160;          .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(Cond[0].getImm())</div><div class="line"><a name="l00731"></a><span class="lineno">  731</span>&#160;          .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a1ac8d27532cfd1d1f032ecbff2ba3611">add</a>(Cond[1])</div><div class="line"><a name="l00732"></a><span class="lineno">  732</span>&#160;          .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#af8571e8dfb010fd8ae76cc4f87aafaac">addMBB</a>(TBB);</div><div class="line"><a name="l00733"></a><span class="lineno">  733</span>&#160;    <span class="keywordflow">return</span> 1;</div><div class="line"><a name="l00734"></a><span class="lineno">  734</span>&#160;  }</div><div class="line"><a name="l00735"></a><span class="lineno">  735</span>&#160;</div><div class="line"><a name="l00736"></a><span class="lineno">  736</span>&#160;  <span class="comment">// Two-way Conditional Branch.</span></div><div class="line"><a name="l00737"></a><span class="lineno">  737</span>&#160;  <span class="keywordflow">if</span> (Cond[1].<a class="code" href="MipsDisassembler_8cpp.html#a30bccd0ebacd9892c243f7bd520e4aa0">getReg</a>() == PPC::CTR || Cond[1].<a class="code" href="MipsDisassembler_8cpp.html#a30bccd0ebacd9892c243f7bd520e4aa0">getReg</a>() == PPC::CTR8)</div><div class="line"><a name="l00738"></a><span class="lineno">  738</span>&#160;    <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(&amp;MBB, DL, <span class="keyword">get</span>(Cond[0].getImm() ?</div><div class="line"><a name="l00739"></a><span class="lineno">  739</span>&#160;                            (isPPC64 ? PPC::BDNZ8 : <a class="code" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a160ec67350dc5e964fc0a12a9cde1df8">PPC::BDNZ</a>) :</div><div class="line"><a name="l00740"></a><span class="lineno">  740</span>&#160;                            (isPPC64 ? PPC::BDZ8  : <a class="code" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19addb9d78754c1f2e6d765a0da913f0800">PPC::BDZ</a>))).<a class="code" href="classllvm_1_1MachineInstrBuilder.html#af8571e8dfb010fd8ae76cc4f87aafaac">addMBB</a>(TBB);</div><div class="line"><a name="l00741"></a><span class="lineno">  741</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Cond[0].getImm() == <a class="code" href="namespacellvm_1_1PPC.html#a14028f7fe73a11dabc6583510cc0a355a3382a0bee0f471ebce5e57f6cbdc91d6">PPC::PRED_BIT_SET</a>)</div><div class="line"><a name="l00742"></a><span class="lineno">  742</span>&#160;    <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(&amp;MBB, DL, <span class="keyword">get</span>(PPC::BC)).<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a1ac8d27532cfd1d1f032ecbff2ba3611">add</a>(Cond[1]).<a class="code" href="classllvm_1_1MachineInstrBuilder.html#af8571e8dfb010fd8ae76cc4f87aafaac">addMBB</a>(TBB);</div><div class="line"><a name="l00743"></a><span class="lineno">  743</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Cond[0].getImm() == <a class="code" href="namespacellvm_1_1PPC.html#a14028f7fe73a11dabc6583510cc0a355aa3aa5d66d33f7c07c2932141ad4c4b67">PPC::PRED_BIT_UNSET</a>)</div><div class="line"><a name="l00744"></a><span class="lineno">  744</span>&#160;    <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(&amp;MBB, DL, <span class="keyword">get</span>(PPC::BCn)).<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a1ac8d27532cfd1d1f032ecbff2ba3611">add</a>(Cond[1]).<a class="code" href="classllvm_1_1MachineInstrBuilder.html#af8571e8dfb010fd8ae76cc4f87aafaac">addMBB</a>(TBB);</div><div class="line"><a name="l00745"></a><span class="lineno">  745</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l00746"></a><span class="lineno">  746</span>&#160;    <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(&amp;MBB, DL, <span class="keyword">get</span>(PPC::BCC))</div><div class="line"><a name="l00747"></a><span class="lineno">  747</span>&#160;        .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(Cond[0].getImm())</div><div class="line"><a name="l00748"></a><span class="lineno">  748</span>&#160;        .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a1ac8d27532cfd1d1f032ecbff2ba3611">add</a>(Cond[1])</div><div class="line"><a name="l00749"></a><span class="lineno">  749</span>&#160;        .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#af8571e8dfb010fd8ae76cc4f87aafaac">addMBB</a>(TBB);</div><div class="line"><a name="l00750"></a><span class="lineno">  750</span>&#160;  <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(&amp;MBB, DL, <span class="keyword">get</span>(<a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">PPC::B</a>)).<a class="code" href="classllvm_1_1MachineInstrBuilder.html#af8571e8dfb010fd8ae76cc4f87aafaac">addMBB</a>(FBB);</div><div class="line"><a name="l00751"></a><span class="lineno">  751</span>&#160;  <span class="keywordflow">return</span> 2;</div><div class="line"><a name="l00752"></a><span class="lineno">  752</span>&#160;}</div><div class="line"><a name="l00753"></a><span class="lineno">  753</span>&#160;</div><div class="line"><a name="l00754"></a><span class="lineno">  754</span>&#160;<span class="comment">// Select analysis.</span></div><div class="line"><a name="l00755"></a><span class="lineno"><a class="line" href="classllvm_1_1PPCInstrInfo.html#ad429378397640f1b9bd01d55da3e4763">  755</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1PPCInstrInfo.html#ad429378397640f1b9bd01d55da3e4763">PPCInstrInfo::canInsertSelect</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB,</div><div class="line"><a name="l00756"></a><span class="lineno">  756</span>&#160;                <a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;MachineOperand&gt;</a> Cond,</div><div class="line"><a name="l00757"></a><span class="lineno">  757</span>&#160;                <span class="keywordtype">unsigned</span> TrueReg, <span class="keywordtype">unsigned</span> FalseReg,</div><div class="line"><a name="l00758"></a><span class="lineno">  758</span>&#160;                <span class="keywordtype">int</span> &amp;CondCycles, <span class="keywordtype">int</span> &amp;TrueCycles, <span class="keywordtype">int</span> &amp;FalseCycles)<span class="keyword"> const </span>{</div><div class="line"><a name="l00759"></a><span class="lineno">  759</span>&#160;  <span class="keywordflow">if</span> (Cond.<a class="code" href="classllvm_1_1ArrayRef.html#a85ffb6531d4cda988ea81f18d4e56fb7">size</a>() != 2)</div><div class="line"><a name="l00760"></a><span class="lineno">  760</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00761"></a><span class="lineno">  761</span>&#160;</div><div class="line"><a name="l00762"></a><span class="lineno">  762</span>&#160;  <span class="comment">// If this is really a bdnz-like condition, then it cannot be turned into a</span></div><div class="line"><a name="l00763"></a><span class="lineno">  763</span>&#160;  <span class="comment">// select.</span></div><div class="line"><a name="l00764"></a><span class="lineno">  764</span>&#160;  <span class="keywordflow">if</span> (Cond[1].<a class="code" href="MipsDisassembler_8cpp.html#a30bccd0ebacd9892c243f7bd520e4aa0">getReg</a>() == PPC::CTR || Cond[1].getReg() == PPC::CTR8)</div><div class="line"><a name="l00765"></a><span class="lineno">  765</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00766"></a><span class="lineno">  766</span>&#160;</div><div class="line"><a name="l00767"></a><span class="lineno">  767</span>&#160;  <span class="comment">// Check register classes.</span></div><div class="line"><a name="l00768"></a><span class="lineno">  768</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> = MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#a4e21760f681d6f97f95c8414e7b83ea5">getParent</a>()-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#ab4a6ca428289b667dd691a00e9f7e334">getRegInfo</a>();</div><div class="line"><a name="l00769"></a><span class="lineno">  769</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC =</div><div class="line"><a name="l00770"></a><span class="lineno">  770</span>&#160;    RI.getCommonSubClass(MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#aa363afffca4fc13a709673936b47fe33">getRegClass</a>(TrueReg), MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#aa363afffca4fc13a709673936b47fe33">getRegClass</a>(FalseReg));</div><div class="line"><a name="l00771"></a><span class="lineno">  771</span>&#160;  <span class="keywordflow">if</span> (!RC)</div><div class="line"><a name="l00772"></a><span class="lineno">  772</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00773"></a><span class="lineno">  773</span>&#160;</div><div class="line"><a name="l00774"></a><span class="lineno">  774</span>&#160;  <span class="comment">// isel is for regular integer GPRs only.</span></div><div class="line"><a name="l00775"></a><span class="lineno">  775</span>&#160;  <span class="keywordflow">if</span> (!PPC::GPRCRegClass.hasSubClassEq(RC) &amp;&amp;</div><div class="line"><a name="l00776"></a><span class="lineno">  776</span>&#160;      !PPC::GPRC_NOR0RegClass.hasSubClassEq(RC) &amp;&amp;</div><div class="line"><a name="l00777"></a><span class="lineno">  777</span>&#160;      !PPC::G8RCRegClass.hasSubClassEq(RC) &amp;&amp;</div><div class="line"><a name="l00778"></a><span class="lineno">  778</span>&#160;      !PPC::G8RC_NOX0RegClass.hasSubClassEq(RC))</div><div class="line"><a name="l00779"></a><span class="lineno">  779</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00780"></a><span class="lineno">  780</span>&#160;</div><div class="line"><a name="l00781"></a><span class="lineno">  781</span>&#160;  <span class="comment">// FIXME: These numbers are for the A2, how well they work for other cores is</span></div><div class="line"><a name="l00782"></a><span class="lineno">  782</span>&#160;  <span class="comment">// an open question. On the A2, the isel instruction has a 2-cycle latency</span></div><div class="line"><a name="l00783"></a><span class="lineno">  783</span>&#160;  <span class="comment">// but single-cycle throughput. These numbers are used in combination with</span></div><div class="line"><a name="l00784"></a><span class="lineno">  784</span>&#160;  <span class="comment">// the MispredictPenalty setting from the active SchedMachineModel.</span></div><div class="line"><a name="l00785"></a><span class="lineno">  785</span>&#160;  CondCycles = 1;</div><div class="line"><a name="l00786"></a><span class="lineno">  786</span>&#160;  TrueCycles = 1;</div><div class="line"><a name="l00787"></a><span class="lineno">  787</span>&#160;  FalseCycles = 1;</div><div class="line"><a name="l00788"></a><span class="lineno">  788</span>&#160;</div><div class="line"><a name="l00789"></a><span class="lineno">  789</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00790"></a><span class="lineno">  790</span>&#160;}</div><div class="line"><a name="l00791"></a><span class="lineno">  791</span>&#160;</div><div class="line"><a name="l00792"></a><span class="lineno"><a class="line" href="classllvm_1_1PPCInstrInfo.html#af79cadcb165f606087d2ba7200fabb93">  792</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classllvm_1_1PPCInstrInfo.html#af79cadcb165f606087d2ba7200fabb93">PPCInstrInfo::insertSelect</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB,</div><div class="line"><a name="l00793"></a><span class="lineno">  793</span>&#160;                                <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div><div class="line"><a name="l00794"></a><span class="lineno">  794</span>&#160;                                <span class="keyword">const</span> <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;dl, <span class="keywordtype">unsigned</span> DestReg,</div><div class="line"><a name="l00795"></a><span class="lineno">  795</span>&#160;                                <a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;MachineOperand&gt;</a> Cond, <span class="keywordtype">unsigned</span> TrueReg,</div><div class="line"><a name="l00796"></a><span class="lineno">  796</span>&#160;                                <span class="keywordtype">unsigned</span> FalseReg)<span class="keyword"> const </span>{</div><div class="line"><a name="l00797"></a><span class="lineno">  797</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Cond.<a class="code" href="classllvm_1_1ArrayRef.html#a85ffb6531d4cda988ea81f18d4e56fb7">size</a>() == 2 &amp;&amp;</div><div class="line"><a name="l00798"></a><span class="lineno">  798</span>&#160;         <span class="stringliteral">&quot;PPC branch conditions have two components!&quot;</span>);</div><div class="line"><a name="l00799"></a><span class="lineno">  799</span>&#160;</div><div class="line"><a name="l00800"></a><span class="lineno">  800</span>&#160;  <span class="comment">// Get the register classes.</span></div><div class="line"><a name="l00801"></a><span class="lineno">  801</span>&#160;  <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> = MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#a4e21760f681d6f97f95c8414e7b83ea5">getParent</a>()-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#ab4a6ca428289b667dd691a00e9f7e334">getRegInfo</a>();</div><div class="line"><a name="l00802"></a><span class="lineno">  802</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC =</div><div class="line"><a name="l00803"></a><span class="lineno">  803</span>&#160;    RI.getCommonSubClass(MRI.getRegClass(TrueReg), MRI.getRegClass(FalseReg));</div><div class="line"><a name="l00804"></a><span class="lineno">  804</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(RC &amp;&amp; <span class="stringliteral">&quot;TrueReg and FalseReg must have overlapping register classes&quot;</span>);</div><div class="line"><a name="l00805"></a><span class="lineno">  805</span>&#160;</div><div class="line"><a name="l00806"></a><span class="lineno">  806</span>&#160;  <span class="keywordtype">bool</span> Is64Bit = PPC::G8RCRegClass.hasSubClassEq(RC) ||</div><div class="line"><a name="l00807"></a><span class="lineno">  807</span>&#160;                 PPC::G8RC_NOX0RegClass.hasSubClassEq(RC);</div><div class="line"><a name="l00808"></a><span class="lineno">  808</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>((Is64Bit ||</div><div class="line"><a name="l00809"></a><span class="lineno">  809</span>&#160;          PPC::GPRCRegClass.hasSubClassEq(RC) ||</div><div class="line"><a name="l00810"></a><span class="lineno">  810</span>&#160;          PPC::GPRC_NOR0RegClass.hasSubClassEq(RC)) &amp;&amp;</div><div class="line"><a name="l00811"></a><span class="lineno">  811</span>&#160;         <span class="stringliteral">&quot;isel is for regular integer GPRs only&quot;</span>);</div><div class="line"><a name="l00812"></a><span class="lineno">  812</span>&#160;</div><div class="line"><a name="l00813"></a><span class="lineno">  813</span>&#160;  <span class="keywordtype">unsigned</span> OpCode = Is64Bit ? PPC::ISEL8 : PPC::ISEL;</div><div class="line"><a name="l00814"></a><span class="lineno">  814</span>&#160;  <span class="keyword">auto</span> SelectPred = <span class="keyword">static_cast&lt;</span><a class="code" href="namespacellvm_1_1PPC.html#a14028f7fe73a11dabc6583510cc0a355">PPC::Predicate</a><span class="keyword">&gt;</span>(Cond[0].getImm());</div><div class="line"><a name="l00815"></a><span class="lineno">  815</span>&#160;</div><div class="line"><a name="l00816"></a><span class="lineno">  816</span>&#160;  <span class="keywordtype">unsigned</span> SubIdx = 0;</div><div class="line"><a name="l00817"></a><span class="lineno">  817</span>&#160;  <span class="keywordtype">bool</span> SwapOps = <span class="keyword">false</span>;</div><div class="line"><a name="l00818"></a><span class="lineno">  818</span>&#160;  <span class="keywordflow">switch</span> (SelectPred) {</div><div class="line"><a name="l00819"></a><span class="lineno">  819</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1PPC.html#a14028f7fe73a11dabc6583510cc0a355a34be5288a1bb24e5120358395f7f0dc3">PPC::PRED_EQ</a>:</div><div class="line"><a name="l00820"></a><span class="lineno">  820</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1PPC.html#a14028f7fe73a11dabc6583510cc0a355ada22e0b2b224aa2dc5e2266546424f39">PPC::PRED_EQ_MINUS</a>:</div><div class="line"><a name="l00821"></a><span class="lineno">  821</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1PPC.html#a14028f7fe73a11dabc6583510cc0a355ae9f2ac70e132d4184268f6ae4d0ffcf6">PPC::PRED_EQ_PLUS</a>:</div><div class="line"><a name="l00822"></a><span class="lineno">  822</span>&#160;      SubIdx = PPC::sub_eq; SwapOps = <span class="keyword">false</span>; <span class="keywordflow">break</span>;</div><div class="line"><a name="l00823"></a><span class="lineno">  823</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1PPC.html#a14028f7fe73a11dabc6583510cc0a355ad9add708b3d9680d64242cf06f448462">PPC::PRED_NE</a>:</div><div class="line"><a name="l00824"></a><span class="lineno">  824</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1PPC.html#a14028f7fe73a11dabc6583510cc0a355aaefab7058909f2616746f6d8244a118e">PPC::PRED_NE_MINUS</a>:</div><div class="line"><a name="l00825"></a><span class="lineno">  825</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1PPC.html#a14028f7fe73a11dabc6583510cc0a355a7141f86ec6aca10eb4cf8329a20149dc">PPC::PRED_NE_PLUS</a>:</div><div class="line"><a name="l00826"></a><span class="lineno">  826</span>&#160;      SubIdx = PPC::sub_eq; SwapOps = <span class="keyword">true</span>; <span class="keywordflow">break</span>;</div><div class="line"><a name="l00827"></a><span class="lineno">  827</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1PPC.html#a14028f7fe73a11dabc6583510cc0a355a46cd6e935d7b9cc679d9cb0cf025ae91">PPC::PRED_LT</a>:</div><div class="line"><a name="l00828"></a><span class="lineno">  828</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1PPC.html#a14028f7fe73a11dabc6583510cc0a355a33e681071c4ec83f4c4cc4855fc1ed1e">PPC::PRED_LT_MINUS</a>:</div><div class="line"><a name="l00829"></a><span class="lineno">  829</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1PPC.html#a14028f7fe73a11dabc6583510cc0a355a5f3291fa021498b6f788f19bf4880b39">PPC::PRED_LT_PLUS</a>:</div><div class="line"><a name="l00830"></a><span class="lineno">  830</span>&#160;      SubIdx = PPC::sub_lt; SwapOps = <span class="keyword">false</span>; <span class="keywordflow">break</span>;</div><div class="line"><a name="l00831"></a><span class="lineno">  831</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1PPC.html#a14028f7fe73a11dabc6583510cc0a355a44abec85091b571da2189ac4bd139095">PPC::PRED_GE</a>:</div><div class="line"><a name="l00832"></a><span class="lineno">  832</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1PPC.html#a14028f7fe73a11dabc6583510cc0a355aa0cb1db9aa5842fc89b7590d4a78d22a">PPC::PRED_GE_MINUS</a>:</div><div class="line"><a name="l00833"></a><span class="lineno">  833</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1PPC.html#a14028f7fe73a11dabc6583510cc0a355a2b0d1201213c898ccbbc475b86c296aa">PPC::PRED_GE_PLUS</a>:</div><div class="line"><a name="l00834"></a><span class="lineno">  834</span>&#160;      SubIdx = PPC::sub_lt; SwapOps = <span class="keyword">true</span>; <span class="keywordflow">break</span>;</div><div class="line"><a name="l00835"></a><span class="lineno">  835</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1PPC.html#a14028f7fe73a11dabc6583510cc0a355a8cd4d49277068c1eab8d4d7c4835b817">PPC::PRED_GT</a>:</div><div class="line"><a name="l00836"></a><span class="lineno">  836</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1PPC.html#a14028f7fe73a11dabc6583510cc0a355ab4bb503de9d2ddcb886c924fbcdc9042">PPC::PRED_GT_MINUS</a>:</div><div class="line"><a name="l00837"></a><span class="lineno">  837</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1PPC.html#a14028f7fe73a11dabc6583510cc0a355a8a796e02eaa344b39a352e03938f0680">PPC::PRED_GT_PLUS</a>:</div><div class="line"><a name="l00838"></a><span class="lineno">  838</span>&#160;      SubIdx = PPC::sub_gt; SwapOps = <span class="keyword">false</span>; <span class="keywordflow">break</span>;</div><div class="line"><a name="l00839"></a><span class="lineno">  839</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1PPC.html#a14028f7fe73a11dabc6583510cc0a355ac89b6a30c033abb18a7e81f48b0e3593">PPC::PRED_LE</a>:</div><div class="line"><a name="l00840"></a><span class="lineno">  840</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1PPC.html#a14028f7fe73a11dabc6583510cc0a355aa55740b85ae5278b5e206d20eeef303a">PPC::PRED_LE_MINUS</a>:</div><div class="line"><a name="l00841"></a><span class="lineno">  841</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1PPC.html#a14028f7fe73a11dabc6583510cc0a355a46b241a630995742d2839a44af358923">PPC::PRED_LE_PLUS</a>:</div><div class="line"><a name="l00842"></a><span class="lineno">  842</span>&#160;      SubIdx = PPC::sub_gt; SwapOps = <span class="keyword">true</span>; <span class="keywordflow">break</span>;</div><div class="line"><a name="l00843"></a><span class="lineno">  843</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1PPC.html#a14028f7fe73a11dabc6583510cc0a355a89f893823745c8d91bb4d7d83e247cb6">PPC::PRED_UN</a>:</div><div class="line"><a name="l00844"></a><span class="lineno">  844</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1PPC.html#a14028f7fe73a11dabc6583510cc0a355a76dfc226a98ea8caf3c545fa54889b19">PPC::PRED_UN_MINUS</a>:</div><div class="line"><a name="l00845"></a><span class="lineno">  845</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1PPC.html#a14028f7fe73a11dabc6583510cc0a355a7023259b1bc446d1de0f1565deb639c0">PPC::PRED_UN_PLUS</a>:</div><div class="line"><a name="l00846"></a><span class="lineno">  846</span>&#160;      SubIdx = PPC::sub_un; SwapOps = <span class="keyword">false</span>; <span class="keywordflow">break</span>;</div><div class="line"><a name="l00847"></a><span class="lineno">  847</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1PPC.html#a14028f7fe73a11dabc6583510cc0a355a94061699653bc6df4c3809c7a4d44ac9">PPC::PRED_NU</a>:</div><div class="line"><a name="l00848"></a><span class="lineno">  848</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1PPC.html#a14028f7fe73a11dabc6583510cc0a355ac95bcf15367e2c983dc09a5f6dba10f9">PPC::PRED_NU_MINUS</a>:</div><div class="line"><a name="l00849"></a><span class="lineno">  849</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1PPC.html#a14028f7fe73a11dabc6583510cc0a355a9867ee23974bb896c049dc26a8b436b2">PPC::PRED_NU_PLUS</a>:</div><div class="line"><a name="l00850"></a><span class="lineno">  850</span>&#160;      SubIdx = PPC::sub_un; SwapOps = <span class="keyword">true</span>; <span class="keywordflow">break</span>;</div><div class="line"><a name="l00851"></a><span class="lineno">  851</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1PPC.html#a14028f7fe73a11dabc6583510cc0a355a3382a0bee0f471ebce5e57f6cbdc91d6">PPC::PRED_BIT_SET</a>:   SubIdx = 0; SwapOps = <span class="keyword">false</span>; <span class="keywordflow">break</span>;</div><div class="line"><a name="l00852"></a><span class="lineno">  852</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1PPC.html#a14028f7fe73a11dabc6583510cc0a355aa3aa5d66d33f7c07c2932141ad4c4b67">PPC::PRED_BIT_UNSET</a>: SubIdx = 0; SwapOps = <span class="keyword">true</span>; <span class="keywordflow">break</span>;</div><div class="line"><a name="l00853"></a><span class="lineno">  853</span>&#160;  }</div><div class="line"><a name="l00854"></a><span class="lineno">  854</span>&#160;</div><div class="line"><a name="l00855"></a><span class="lineno">  855</span>&#160;  <span class="keywordtype">unsigned</span> FirstReg =  SwapOps ? FalseReg : TrueReg,</div><div class="line"><a name="l00856"></a><span class="lineno">  856</span>&#160;           SecondReg = SwapOps ? TrueReg  : FalseReg;</div><div class="line"><a name="l00857"></a><span class="lineno">  857</span>&#160;</div><div class="line"><a name="l00858"></a><span class="lineno">  858</span>&#160;  <span class="comment">// The first input register of isel cannot be r0. If it is a member</span></div><div class="line"><a name="l00859"></a><span class="lineno">  859</span>&#160;  <span class="comment">// of a register class that can be r0, then copy it first (the</span></div><div class="line"><a name="l00860"></a><span class="lineno">  860</span>&#160;  <span class="comment">// register allocator should eliminate the copy).</span></div><div class="line"><a name="l00861"></a><span class="lineno">  861</span>&#160;  <span class="keywordflow">if</span> (MRI.getRegClass(FirstReg)-&gt;contains(PPC::R0) ||</div><div class="line"><a name="l00862"></a><span class="lineno">  862</span>&#160;      MRI.getRegClass(FirstReg)-&gt;contains(PPC::X0)) {</div><div class="line"><a name="l00863"></a><span class="lineno">  863</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *FirstRC =</div><div class="line"><a name="l00864"></a><span class="lineno">  864</span>&#160;      MRI.getRegClass(FirstReg)-&gt;<a class="code" href="classllvm_1_1TargetRegisterClass.html#abd520c7b7939c6d4c37dff9e30e23fc6">contains</a>(PPC::X0) ?</div><div class="line"><a name="l00865"></a><span class="lineno">  865</span>&#160;        &amp;PPC::G8RC_NOX0RegClass : &amp;PPC::GPRC_NOR0RegClass;</div><div class="line"><a name="l00866"></a><span class="lineno">  866</span>&#160;    <span class="keywordtype">unsigned</span> OldFirstReg = FirstReg;</div><div class="line"><a name="l00867"></a><span class="lineno">  867</span>&#160;    FirstReg = MRI.createVirtualRegister(FirstRC);</div><div class="line"><a name="l00868"></a><span class="lineno">  868</span>&#160;    <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, MI, dl, <span class="keyword">get</span>(TargetOpcode::COPY), FirstReg)</div><div class="line"><a name="l00869"></a><span class="lineno">  869</span>&#160;      .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(OldFirstReg);</div><div class="line"><a name="l00870"></a><span class="lineno">  870</span>&#160;  }</div><div class="line"><a name="l00871"></a><span class="lineno">  871</span>&#160;</div><div class="line"><a name="l00872"></a><span class="lineno">  872</span>&#160;  <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, MI, dl, <span class="keyword">get</span>(OpCode), DestReg)</div><div class="line"><a name="l00873"></a><span class="lineno">  873</span>&#160;    .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(FirstReg).<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(SecondReg)</div><div class="line"><a name="l00874"></a><span class="lineno">  874</span>&#160;    .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(Cond[1].<a class="code" href="MipsDisassembler_8cpp.html#a30bccd0ebacd9892c243f7bd520e4aa0">getReg</a>(), 0, SubIdx);</div><div class="line"><a name="l00875"></a><span class="lineno">  875</span>&#160;}</div><div class="line"><a name="l00876"></a><span class="lineno">  876</span>&#160;</div><div class="line"><a name="l00877"></a><span class="lineno"><a class="line" href="PPCInstrInfo_8cpp.html#a33e79f764c95a364fa5fcb22078d621a">  877</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">unsigned</span> <a class="code" href="PPCInstrInfo_8cpp.html#a33e79f764c95a364fa5fcb22078d621a">getCRBitValue</a>(<span class="keywordtype">unsigned</span> CRBit) {</div><div class="line"><a name="l00878"></a><span class="lineno">  878</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1MipsISD.html#a422daf9aa810935178671306b651d69ba366e1eac31eeb1a1892d62ccfc0c8cf8">Ret</a> = 4;</div><div class="line"><a name="l00879"></a><span class="lineno">  879</span>&#160;  <span class="keywordflow">if</span> (CRBit == PPC::CR0LT || CRBit == PPC::CR1LT ||</div><div class="line"><a name="l00880"></a><span class="lineno">  880</span>&#160;      CRBit == PPC::CR2LT || CRBit == PPC::CR3LT ||</div><div class="line"><a name="l00881"></a><span class="lineno">  881</span>&#160;      CRBit == PPC::CR4LT || CRBit == PPC::CR5LT ||</div><div class="line"><a name="l00882"></a><span class="lineno">  882</span>&#160;      CRBit == PPC::CR6LT || CRBit == PPC::CR7LT)</div><div class="line"><a name="l00883"></a><span class="lineno">  883</span>&#160;    Ret = 3;</div><div class="line"><a name="l00884"></a><span class="lineno">  884</span>&#160;  <span class="keywordflow">if</span> (CRBit == PPC::CR0GT || CRBit == PPC::CR1GT ||</div><div class="line"><a name="l00885"></a><span class="lineno">  885</span>&#160;      CRBit == PPC::CR2GT || CRBit == PPC::CR3GT ||</div><div class="line"><a name="l00886"></a><span class="lineno">  886</span>&#160;      CRBit == PPC::CR4GT || CRBit == PPC::CR5GT ||</div><div class="line"><a name="l00887"></a><span class="lineno">  887</span>&#160;      CRBit == PPC::CR6GT || CRBit == PPC::CR7GT)</div><div class="line"><a name="l00888"></a><span class="lineno">  888</span>&#160;    Ret = 2;</div><div class="line"><a name="l00889"></a><span class="lineno">  889</span>&#160;  <span class="keywordflow">if</span> (CRBit == PPC::CR0EQ || CRBit == PPC::CR1EQ ||</div><div class="line"><a name="l00890"></a><span class="lineno">  890</span>&#160;      CRBit == PPC::CR2EQ || CRBit == PPC::CR3EQ ||</div><div class="line"><a name="l00891"></a><span class="lineno">  891</span>&#160;      CRBit == PPC::CR4EQ || CRBit == PPC::CR5EQ ||</div><div class="line"><a name="l00892"></a><span class="lineno">  892</span>&#160;      CRBit == PPC::CR6EQ || CRBit == PPC::CR7EQ)</div><div class="line"><a name="l00893"></a><span class="lineno">  893</span>&#160;    Ret = 1;</div><div class="line"><a name="l00894"></a><span class="lineno">  894</span>&#160;  <span class="keywordflow">if</span> (CRBit == PPC::CR0UN || CRBit == PPC::CR1UN ||</div><div class="line"><a name="l00895"></a><span class="lineno">  895</span>&#160;      CRBit == PPC::CR2UN || CRBit == PPC::CR3UN ||</div><div class="line"><a name="l00896"></a><span class="lineno">  896</span>&#160;      CRBit == PPC::CR4UN || CRBit == PPC::CR5UN ||</div><div class="line"><a name="l00897"></a><span class="lineno">  897</span>&#160;      CRBit == PPC::CR6UN || CRBit == PPC::CR7UN)</div><div class="line"><a name="l00898"></a><span class="lineno">  898</span>&#160;    Ret = 0;</div><div class="line"><a name="l00899"></a><span class="lineno">  899</span>&#160;</div><div class="line"><a name="l00900"></a><span class="lineno">  900</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Ret != 4 &amp;&amp; <span class="stringliteral">&quot;Invalid CR bit register&quot;</span>);</div><div class="line"><a name="l00901"></a><span class="lineno">  901</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1MipsISD.html#a422daf9aa810935178671306b651d69ba366e1eac31eeb1a1892d62ccfc0c8cf8">Ret</a>;</div><div class="line"><a name="l00902"></a><span class="lineno">  902</span>&#160;}</div><div class="line"><a name="l00903"></a><span class="lineno">  903</span>&#160;</div><div class="line"><a name="l00904"></a><span class="lineno"><a class="line" href="classllvm_1_1PPCInstrInfo.html#abdb97a58f07f1fae1322c4989cacf4f5">  904</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classllvm_1_1PPCInstrInfo.html#abdb97a58f07f1fae1322c4989cacf4f5">PPCInstrInfo::copyPhysReg</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB,</div><div class="line"><a name="l00905"></a><span class="lineno">  905</span>&#160;                               <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>,</div><div class="line"><a name="l00906"></a><span class="lineno">  906</span>&#160;                               <span class="keyword">const</span> <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;DL, <a class="code" href="classllvm_1_1MCRegister.html">MCRegister</a> DestReg,</div><div class="line"><a name="l00907"></a><span class="lineno">  907</span>&#160;                               <a class="code" href="classllvm_1_1MCRegister.html">MCRegister</a> SrcReg, <span class="keywordtype">bool</span> KillSrc)<span class="keyword"> const </span>{</div><div class="line"><a name="l00908"></a><span class="lineno">  908</span>&#160;  <span class="comment">// We can end up with self copies and similar things as a result of VSX copy</span></div><div class="line"><a name="l00909"></a><span class="lineno">  909</span>&#160;  <span class="comment">// legalization. Promote them here.</span></div><div class="line"><a name="l00910"></a><span class="lineno">  910</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a> = &amp;<a class="code" href="classllvm_1_1PPCInstrInfo.html#a7736d6dc0c4303c59d1192988b8919e9">getRegisterInfo</a>();</div><div class="line"><a name="l00911"></a><span class="lineno">  911</span>&#160;  <span class="keywordflow">if</span> (PPC::F8RCRegClass.<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a1112b818386ec01ddfdf3a5d0024eb17">contains</a>(DestReg) &amp;&amp;</div><div class="line"><a name="l00912"></a><span class="lineno">  912</span>&#160;      PPC::VSRCRegClass.<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a1112b818386ec01ddfdf3a5d0024eb17">contains</a>(SrcReg)) {</div><div class="line"><a name="l00913"></a><span class="lineno">  913</span>&#160;    <a class="code" href="classllvm_1_1MCRegister.html">MCRegister</a> SuperReg =</div><div class="line"><a name="l00914"></a><span class="lineno">  914</span>&#160;        TRI-&gt;<a class="code" href="classllvm_1_1TargetRegisterInfo.html#add685d2989450666a223c0d9e4c40876">getMatchingSuperReg</a>(DestReg, PPC::sub_64, &amp;PPC::VSRCRegClass);</div><div class="line"><a name="l00915"></a><span class="lineno">  915</span>&#160;</div><div class="line"><a name="l00916"></a><span class="lineno">  916</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="PPCInstrInfo_8cpp.html#a20ff8d783c172c203d8a144fcda853fa">VSXSelfCopyCrash</a> &amp;&amp; SrcReg == SuperReg)</div><div class="line"><a name="l00917"></a><span class="lineno">  917</span>&#160;      <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;nop VSX copy&quot;</span>);</div><div class="line"><a name="l00918"></a><span class="lineno">  918</span>&#160;</div><div class="line"><a name="l00919"></a><span class="lineno">  919</span>&#160;    DestReg = SuperReg;</div><div class="line"><a name="l00920"></a><span class="lineno">  920</span>&#160;  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (PPC::F8RCRegClass.<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a1112b818386ec01ddfdf3a5d0024eb17">contains</a>(SrcReg) &amp;&amp;</div><div class="line"><a name="l00921"></a><span class="lineno">  921</span>&#160;             PPC::VSRCRegClass.<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a1112b818386ec01ddfdf3a5d0024eb17">contains</a>(DestReg)) {</div><div class="line"><a name="l00922"></a><span class="lineno">  922</span>&#160;    <a class="code" href="classllvm_1_1MCRegister.html">MCRegister</a> SuperReg =</div><div class="line"><a name="l00923"></a><span class="lineno">  923</span>&#160;        TRI-&gt;<a class="code" href="classllvm_1_1TargetRegisterInfo.html#add685d2989450666a223c0d9e4c40876">getMatchingSuperReg</a>(SrcReg, PPC::sub_64, &amp;PPC::VSRCRegClass);</div><div class="line"><a name="l00924"></a><span class="lineno">  924</span>&#160;</div><div class="line"><a name="l00925"></a><span class="lineno">  925</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="PPCInstrInfo_8cpp.html#a20ff8d783c172c203d8a144fcda853fa">VSXSelfCopyCrash</a> &amp;&amp; DestReg == SuperReg)</div><div class="line"><a name="l00926"></a><span class="lineno">  926</span>&#160;      <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;nop VSX copy&quot;</span>);</div><div class="line"><a name="l00927"></a><span class="lineno">  927</span>&#160;</div><div class="line"><a name="l00928"></a><span class="lineno">  928</span>&#160;    SrcReg = SuperReg;</div><div class="line"><a name="l00929"></a><span class="lineno">  929</span>&#160;  }</div><div class="line"><a name="l00930"></a><span class="lineno">  930</span>&#160;</div><div class="line"><a name="l00931"></a><span class="lineno">  931</span>&#160;  <span class="comment">// Different class register copy</span></div><div class="line"><a name="l00932"></a><span class="lineno">  932</span>&#160;  <span class="keywordflow">if</span> (PPC::CRBITRCRegClass.<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a1112b818386ec01ddfdf3a5d0024eb17">contains</a>(SrcReg) &amp;&amp;</div><div class="line"><a name="l00933"></a><span class="lineno">  933</span>&#160;      PPC::GPRCRegClass.<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a1112b818386ec01ddfdf3a5d0024eb17">contains</a>(DestReg)) {</div><div class="line"><a name="l00934"></a><span class="lineno">  934</span>&#160;    <a class="code" href="classllvm_1_1MCRegister.html">MCRegister</a> CRReg = <a class="code" href="namespacellvm.html#a42932b5e23d28c3fefca0ab878a56a7c">getCRFromCRBit</a>(SrcReg);</div><div class="line"><a name="l00935"></a><span class="lineno">  935</span>&#160;    <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, I, DL, <span class="keyword">get</span>(<a class="code" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a58202903ffe35789bd984f290d83e11f">PPC::MFOCRF</a>), DestReg).<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(CRReg);</div><div class="line"><a name="l00936"></a><span class="lineno">  936</span>&#160;    <a class="code" href="namespacellvm.html#aac57d4100e9a9d02522fbd724568397d">getKillRegState</a>(KillSrc);</div><div class="line"><a name="l00937"></a><span class="lineno">  937</span>&#160;    <span class="comment">// Rotate the CR bit in the CR fields to be the least significant bit and</span></div><div class="line"><a name="l00938"></a><span class="lineno">  938</span>&#160;    <span class="comment">// then mask with 0x1 (MB = ME = 31).</span></div><div class="line"><a name="l00939"></a><span class="lineno">  939</span>&#160;    <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, I, DL, <span class="keyword">get</span>(PPC::RLWINM), DestReg)</div><div class="line"><a name="l00940"></a><span class="lineno">  940</span>&#160;       .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(DestReg, <a class="code" href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8a9ddde91ef09476d28a088fe57f8e2921">RegState::Kill</a>)</div><div class="line"><a name="l00941"></a><span class="lineno">  941</span>&#160;       .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(TRI-&gt;<a class="code" href="classllvm_1_1MCRegisterInfo.html#a8ce9439c5f364d8b85930e0ee689bbb8">getEncodingValue</a>(CRReg) * 4 + (4 - <a class="code" href="PPCInstrInfo_8cpp.html#a33e79f764c95a364fa5fcb22078d621a">getCRBitValue</a>(SrcReg)))</div><div class="line"><a name="l00942"></a><span class="lineno">  942</span>&#160;       .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(31)</div><div class="line"><a name="l00943"></a><span class="lineno">  943</span>&#160;       .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(31);</div><div class="line"><a name="l00944"></a><span class="lineno">  944</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l00945"></a><span class="lineno">  945</span>&#160;  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (PPC::CRRCRegClass.<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a1112b818386ec01ddfdf3a5d0024eb17">contains</a>(SrcReg) &amp;&amp;</div><div class="line"><a name="l00946"></a><span class="lineno">  946</span>&#160;      PPC::G8RCRegClass.<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a1112b818386ec01ddfdf3a5d0024eb17">contains</a>(DestReg)) {</div><div class="line"><a name="l00947"></a><span class="lineno">  947</span>&#160;    <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, I, DL, <span class="keyword">get</span>(PPC::MFOCRF8), DestReg).<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(SrcReg);</div><div class="line"><a name="l00948"></a><span class="lineno">  948</span>&#160;    <a class="code" href="namespacellvm.html#aac57d4100e9a9d02522fbd724568397d">getKillRegState</a>(KillSrc);</div><div class="line"><a name="l00949"></a><span class="lineno">  949</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l00950"></a><span class="lineno">  950</span>&#160;  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (PPC::CRRCRegClass.<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a1112b818386ec01ddfdf3a5d0024eb17">contains</a>(SrcReg) &amp;&amp;</div><div class="line"><a name="l00951"></a><span class="lineno">  951</span>&#160;      PPC::GPRCRegClass.<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a1112b818386ec01ddfdf3a5d0024eb17">contains</a>(DestReg)) {</div><div class="line"><a name="l00952"></a><span class="lineno">  952</span>&#160;    <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, I, DL, <span class="keyword">get</span>(<a class="code" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a58202903ffe35789bd984f290d83e11f">PPC::MFOCRF</a>), DestReg).<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(SrcReg);</div><div class="line"><a name="l00953"></a><span class="lineno">  953</span>&#160;    <a class="code" href="namespacellvm.html#aac57d4100e9a9d02522fbd724568397d">getKillRegState</a>(KillSrc);</div><div class="line"><a name="l00954"></a><span class="lineno">  954</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l00955"></a><span class="lineno">  955</span>&#160;  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (PPC::G8RCRegClass.<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a1112b818386ec01ddfdf3a5d0024eb17">contains</a>(SrcReg) &amp;&amp;</div><div class="line"><a name="l00956"></a><span class="lineno">  956</span>&#160;             PPC::VSFRCRegClass.<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a1112b818386ec01ddfdf3a5d0024eb17">contains</a>(DestReg)) {</div><div class="line"><a name="l00957"></a><span class="lineno">  957</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Subtarget.<a class="code" href="classllvm_1_1PPCSubtarget.html#afa0a5ce6c823bc830a398d8604cf29ce">hasDirectMove</a>() &amp;&amp;</div><div class="line"><a name="l00958"></a><span class="lineno">  958</span>&#160;           <span class="stringliteral">&quot;Subtarget doesn&#39;t support directmove, don&#39;t know how to copy.&quot;</span>);</div><div class="line"><a name="l00959"></a><span class="lineno">  959</span>&#160;    <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, I, DL, <span class="keyword">get</span>(PPC::MTVSRD), DestReg).<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(SrcReg);</div><div class="line"><a name="l00960"></a><span class="lineno">  960</span>&#160;    NumGPRtoVSRSpill++;</div><div class="line"><a name="l00961"></a><span class="lineno">  961</span>&#160;    <a class="code" href="namespacellvm.html#aac57d4100e9a9d02522fbd724568397d">getKillRegState</a>(KillSrc);</div><div class="line"><a name="l00962"></a><span class="lineno">  962</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l00963"></a><span class="lineno">  963</span>&#160;  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (PPC::VSFRCRegClass.<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a1112b818386ec01ddfdf3a5d0024eb17">contains</a>(SrcReg) &amp;&amp;</div><div class="line"><a name="l00964"></a><span class="lineno">  964</span>&#160;             PPC::G8RCRegClass.<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a1112b818386ec01ddfdf3a5d0024eb17">contains</a>(DestReg)) {</div><div class="line"><a name="l00965"></a><span class="lineno">  965</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Subtarget.<a class="code" href="classllvm_1_1PPCSubtarget.html#afa0a5ce6c823bc830a398d8604cf29ce">hasDirectMove</a>() &amp;&amp;</div><div class="line"><a name="l00966"></a><span class="lineno">  966</span>&#160;           <span class="stringliteral">&quot;Subtarget doesn&#39;t support directmove, don&#39;t know how to copy.&quot;</span>);</div><div class="line"><a name="l00967"></a><span class="lineno">  967</span>&#160;    <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, I, DL, <span class="keyword">get</span>(PPC::MFVSRD), DestReg).<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(SrcReg);</div><div class="line"><a name="l00968"></a><span class="lineno">  968</span>&#160;    <a class="code" href="namespacellvm.html#aac57d4100e9a9d02522fbd724568397d">getKillRegState</a>(KillSrc);</div><div class="line"><a name="l00969"></a><span class="lineno">  969</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l00970"></a><span class="lineno">  970</span>&#160;  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (PPC::SPERCRegClass.<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a1112b818386ec01ddfdf3a5d0024eb17">contains</a>(SrcReg) &amp;&amp;</div><div class="line"><a name="l00971"></a><span class="lineno">  971</span>&#160;             PPC::GPRCRegClass.<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a1112b818386ec01ddfdf3a5d0024eb17">contains</a>(DestReg)) {</div><div class="line"><a name="l00972"></a><span class="lineno">  972</span>&#160;    <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, I, DL, <span class="keyword">get</span>(PPC::EFSCFD), DestReg).<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(SrcReg);</div><div class="line"><a name="l00973"></a><span class="lineno">  973</span>&#160;    <a class="code" href="namespacellvm.html#aac57d4100e9a9d02522fbd724568397d">getKillRegState</a>(KillSrc);</div><div class="line"><a name="l00974"></a><span class="lineno">  974</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l00975"></a><span class="lineno">  975</span>&#160;  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (PPC::GPRCRegClass.<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a1112b818386ec01ddfdf3a5d0024eb17">contains</a>(SrcReg) &amp;&amp;</div><div class="line"><a name="l00976"></a><span class="lineno">  976</span>&#160;             PPC::SPERCRegClass.<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a1112b818386ec01ddfdf3a5d0024eb17">contains</a>(DestReg)) {</div><div class="line"><a name="l00977"></a><span class="lineno">  977</span>&#160;    <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, I, DL, <span class="keyword">get</span>(PPC::EFDCFS), DestReg).<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(SrcReg);</div><div class="line"><a name="l00978"></a><span class="lineno">  978</span>&#160;    <a class="code" href="namespacellvm.html#aac57d4100e9a9d02522fbd724568397d">getKillRegState</a>(KillSrc);</div><div class="line"><a name="l00979"></a><span class="lineno">  979</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l00980"></a><span class="lineno">  980</span>&#160;  }</div><div class="line"><a name="l00981"></a><span class="lineno">  981</span>&#160;</div><div class="line"><a name="l00982"></a><span class="lineno">  982</span>&#160;  <span class="keywordtype">unsigned</span> Opc;</div><div class="line"><a name="l00983"></a><span class="lineno">  983</span>&#160;  <span class="keywordflow">if</span> (PPC::GPRCRegClass.<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a1112b818386ec01ddfdf3a5d0024eb17">contains</a>(DestReg, SrcReg))</div><div class="line"><a name="l00984"></a><span class="lineno">  984</span>&#160;    Opc = <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a7415ab9f2172c59a2ee7c7a02afa56a4">PPC::OR</a>;</div><div class="line"><a name="l00985"></a><span class="lineno">  985</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (PPC::G8RCRegClass.<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a1112b818386ec01ddfdf3a5d0024eb17">contains</a>(DestReg, SrcReg))</div><div class="line"><a name="l00986"></a><span class="lineno">  986</span>&#160;    Opc = PPC::OR8;</div><div class="line"><a name="l00987"></a><span class="lineno">  987</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (PPC::F4RCRegClass.<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a1112b818386ec01ddfdf3a5d0024eb17">contains</a>(DestReg, SrcReg))</div><div class="line"><a name="l00988"></a><span class="lineno">  988</span>&#160;    Opc = PPC::FMR;</div><div class="line"><a name="l00989"></a><span class="lineno">  989</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (PPC::CRRCRegClass.<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a1112b818386ec01ddfdf3a5d0024eb17">contains</a>(DestReg, SrcReg))</div><div class="line"><a name="l00990"></a><span class="lineno">  990</span>&#160;    Opc = PPC::MCRF;</div><div class="line"><a name="l00991"></a><span class="lineno">  991</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (PPC::VRRCRegClass.<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a1112b818386ec01ddfdf3a5d0024eb17">contains</a>(DestReg, SrcReg))</div><div class="line"><a name="l00992"></a><span class="lineno">  992</span>&#160;    Opc = PPC::VOR;</div><div class="line"><a name="l00993"></a><span class="lineno">  993</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (PPC::VSRCRegClass.<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a1112b818386ec01ddfdf3a5d0024eb17">contains</a>(DestReg, SrcReg))</div><div class="line"><a name="l00994"></a><span class="lineno">  994</span>&#160;    <span class="comment">// There are two different ways this can be done:</span></div><div class="line"><a name="l00995"></a><span class="lineno">  995</span>&#160;    <span class="comment">//   1. xxlor : This has lower latency (on the P7), 2 cycles, but can only</span></div><div class="line"><a name="l00996"></a><span class="lineno">  996</span>&#160;    <span class="comment">//      issue in VSU pipeline 0.</span></div><div class="line"><a name="l00997"></a><span class="lineno">  997</span>&#160;    <span class="comment">//   2. xmovdp/xmovsp: This has higher latency (on the P7), 6 cycles, but</span></div><div class="line"><a name="l00998"></a><span class="lineno">  998</span>&#160;    <span class="comment">//      can go to either pipeline.</span></div><div class="line"><a name="l00999"></a><span class="lineno">  999</span>&#160;    <span class="comment">// We&#39;ll always use xxlor here, because in practically all cases where</span></div><div class="line"><a name="l01000"></a><span class="lineno"> 1000</span>&#160;    <span class="comment">// copies are generated, they are close enough to some use that the</span></div><div class="line"><a name="l01001"></a><span class="lineno"> 1001</span>&#160;    <span class="comment">// lower-latency form is preferable.</span></div><div class="line"><a name="l01002"></a><span class="lineno"> 1002</span>&#160;    Opc = PPC::XXLOR;</div><div class="line"><a name="l01003"></a><span class="lineno"> 1003</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (PPC::VSFRCRegClass.<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a1112b818386ec01ddfdf3a5d0024eb17">contains</a>(DestReg, SrcReg) ||</div><div class="line"><a name="l01004"></a><span class="lineno"> 1004</span>&#160;           PPC::VSSRCRegClass.<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a1112b818386ec01ddfdf3a5d0024eb17">contains</a>(DestReg, SrcReg))</div><div class="line"><a name="l01005"></a><span class="lineno"> 1005</span>&#160;    Opc = (Subtarget.<a class="code" href="classllvm_1_1PPCSubtarget.html#a7b6f8bba205620393ef2a1df56b3e57f">hasP9Vector</a>()) ? PPC::XSCPSGNDP : PPC::XXLORf;</div><div class="line"><a name="l01006"></a><span class="lineno"> 1006</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (PPC::QFRCRegClass.<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a1112b818386ec01ddfdf3a5d0024eb17">contains</a>(DestReg, SrcReg))</div><div class="line"><a name="l01007"></a><span class="lineno"> 1007</span>&#160;    Opc = PPC::QVFMR;</div><div class="line"><a name="l01008"></a><span class="lineno"> 1008</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (PPC::QSRCRegClass.<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a1112b818386ec01ddfdf3a5d0024eb17">contains</a>(DestReg, SrcReg))</div><div class="line"><a name="l01009"></a><span class="lineno"> 1009</span>&#160;    Opc = PPC::QVFMRs;</div><div class="line"><a name="l01010"></a><span class="lineno"> 1010</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (PPC::QBRCRegClass.<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a1112b818386ec01ddfdf3a5d0024eb17">contains</a>(DestReg, SrcReg))</div><div class="line"><a name="l01011"></a><span class="lineno"> 1011</span>&#160;    Opc = PPC::QVFMRb;</div><div class="line"><a name="l01012"></a><span class="lineno"> 1012</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (PPC::CRBITRCRegClass.<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a1112b818386ec01ddfdf3a5d0024eb17">contains</a>(DestReg, SrcReg))</div><div class="line"><a name="l01013"></a><span class="lineno"> 1013</span>&#160;    Opc = PPC::CROR;</div><div class="line"><a name="l01014"></a><span class="lineno"> 1014</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (PPC::SPERCRegClass.<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a1112b818386ec01ddfdf3a5d0024eb17">contains</a>(DestReg, SrcReg))</div><div class="line"><a name="l01015"></a><span class="lineno"> 1015</span>&#160;    Opc = PPC::EVOR;</div><div class="line"><a name="l01016"></a><span class="lineno"> 1016</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l01017"></a><span class="lineno"> 1017</span>&#160;    <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Impossible reg-to-reg copy&quot;</span>);</div><div class="line"><a name="l01018"></a><span class="lineno"> 1018</span>&#160;</div><div class="line"><a name="l01019"></a><span class="lineno"> 1019</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;MCID = <span class="keyword">get</span>(Opc);</div><div class="line"><a name="l01020"></a><span class="lineno"> 1020</span>&#160;  <span class="keywordflow">if</span> (MCID.<a class="code" href="classllvm_1_1MCInstrDesc.html#a0ca904e64ee29c8812ed34e632d3c947">getNumOperands</a>() == 3)</div><div class="line"><a name="l01021"></a><span class="lineno"> 1021</span>&#160;    <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, I, DL, MCID, DestReg)</div><div class="line"><a name="l01022"></a><span class="lineno"> 1022</span>&#160;      .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(SrcReg).<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(SrcReg, <a class="code" href="namespacellvm.html#aac57d4100e9a9d02522fbd724568397d">getKillRegState</a>(KillSrc));</div><div class="line"><a name="l01023"></a><span class="lineno"> 1023</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l01024"></a><span class="lineno"> 1024</span>&#160;    <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, I, DL, MCID, DestReg).<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(SrcReg, <a class="code" href="namespacellvm.html#aac57d4100e9a9d02522fbd724568397d">getKillRegState</a>(KillSrc));</div><div class="line"><a name="l01025"></a><span class="lineno"> 1025</span>&#160;}</div><div class="line"><a name="l01026"></a><span class="lineno"> 1026</span>&#160;</div><div class="line"><a name="l01027"></a><span class="lineno"><a class="line" href="classllvm_1_1PPCInstrInfo.html#a41a87a658cbc7d769341c7ae47436305"> 1027</a></span>&#160;<span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1PPCInstrInfo.html#a41a87a658cbc7d769341c7ae47436305">PPCInstrInfo::getStoreOpcodeForSpill</a>(<span class="keywordtype">unsigned</span> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>,</div><div class="line"><a name="l01028"></a><span class="lineno"> 1028</span>&#160;                                              <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC)<span class="keyword"></span></div><div class="line"><a name="l01029"></a><span class="lineno"> 1029</span>&#160;<span class="keyword">                                              const </span>{</div><div class="line"><a name="l01030"></a><span class="lineno"> 1030</span>&#160;  <span class="keyword">const</span> <span class="keywordtype">unsigned</span> *OpcodesForSpill = getStoreOpcodesForSpillArray();</div><div class="line"><a name="l01031"></a><span class="lineno"> 1031</span>&#160;  <span class="keywordtype">int</span> <a class="code" href="HexagonMCCompound_8cpp.html#aac4e485cee645621dcac1e8a6e56fc9e">OpcodeIndex</a> = 0;</div><div class="line"><a name="l01032"></a><span class="lineno"> 1032</span>&#160;</div><div class="line"><a name="l01033"></a><span class="lineno"> 1033</span>&#160;  <span class="keywordflow">if</span> (RC != <span class="keyword">nullptr</span>) {</div><div class="line"><a name="l01034"></a><span class="lineno"> 1034</span>&#160;    <span class="keywordflow">if</span> (PPC::GPRCRegClass.hasSubClassEq(RC) ||</div><div class="line"><a name="l01035"></a><span class="lineno"> 1035</span>&#160;        PPC::GPRC_NOR0RegClass.hasSubClassEq(RC)) {</div><div class="line"><a name="l01036"></a><span class="lineno"> 1036</span>&#160;      OpcodeIndex = <a class="code" href="PPCInstrInfo_8cpp.html#a71aad62a44b1b906e8d438e380eb61e8a203be23a9676c21b66f7afc1b568fb2f">SOK_Int4Spill</a>;</div><div class="line"><a name="l01037"></a><span class="lineno"> 1037</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (PPC::G8RCRegClass.hasSubClassEq(RC) ||</div><div class="line"><a name="l01038"></a><span class="lineno"> 1038</span>&#160;               PPC::G8RC_NOX0RegClass.hasSubClassEq(RC)) {</div><div class="line"><a name="l01039"></a><span class="lineno"> 1039</span>&#160;      OpcodeIndex = <a class="code" href="PPCInstrInfo_8cpp.html#a71aad62a44b1b906e8d438e380eb61e8add787de217b614306bd6c311997dfccd">SOK_Int8Spill</a>;</div><div class="line"><a name="l01040"></a><span class="lineno"> 1040</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (PPC::F8RCRegClass.hasSubClassEq(RC)) {</div><div class="line"><a name="l01041"></a><span class="lineno"> 1041</span>&#160;      OpcodeIndex = <a class="code" href="PPCInstrInfo_8cpp.html#a71aad62a44b1b906e8d438e380eb61e8a5131ef8dc53fb17ff7abd30b1f757102">SOK_Float8Spill</a>;</div><div class="line"><a name="l01042"></a><span class="lineno"> 1042</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (PPC::F4RCRegClass.hasSubClassEq(RC)) {</div><div class="line"><a name="l01043"></a><span class="lineno"> 1043</span>&#160;      OpcodeIndex = <a class="code" href="PPCInstrInfo_8cpp.html#a71aad62a44b1b906e8d438e380eb61e8ae5ea771156455fd60b3fd06683ef9c9a">SOK_Float4Spill</a>;</div><div class="line"><a name="l01044"></a><span class="lineno"> 1044</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (PPC::SPERCRegClass.hasSubClassEq(RC)) {</div><div class="line"><a name="l01045"></a><span class="lineno"> 1045</span>&#160;      OpcodeIndex = <a class="code" href="PPCInstrInfo_8cpp.html#a71aad62a44b1b906e8d438e380eb61e8ab62346bcab871ebe7507de208c2a302d">SOK_SPESpill</a>;</div><div class="line"><a name="l01046"></a><span class="lineno"> 1046</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (PPC::CRRCRegClass.hasSubClassEq(RC)) {</div><div class="line"><a name="l01047"></a><span class="lineno"> 1047</span>&#160;      OpcodeIndex = <a class="code" href="PPCInstrInfo_8cpp.html#a71aad62a44b1b906e8d438e380eb61e8a6dc1de852eacadd0a2bb703191844004">SOK_CRSpill</a>;</div><div class="line"><a name="l01048"></a><span class="lineno"> 1048</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (PPC::CRBITRCRegClass.hasSubClassEq(RC)) {</div><div class="line"><a name="l01049"></a><span class="lineno"> 1049</span>&#160;      OpcodeIndex = <a class="code" href="PPCInstrInfo_8cpp.html#a71aad62a44b1b906e8d438e380eb61e8afaf509af67130e810f323386125f145a">SOK_CRBitSpill</a>;</div><div class="line"><a name="l01050"></a><span class="lineno"> 1050</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (PPC::VRRCRegClass.hasSubClassEq(RC)) {</div><div class="line"><a name="l01051"></a><span class="lineno"> 1051</span>&#160;      OpcodeIndex = <a class="code" href="PPCInstrInfo_8cpp.html#a71aad62a44b1b906e8d438e380eb61e8a2f7a22dfa07c3ac4bb6a2678ac4db80d">SOK_VRVectorSpill</a>;</div><div class="line"><a name="l01052"></a><span class="lineno"> 1052</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (PPC::VSRCRegClass.hasSubClassEq(RC)) {</div><div class="line"><a name="l01053"></a><span class="lineno"> 1053</span>&#160;      OpcodeIndex = <a class="code" href="PPCInstrInfo_8cpp.html#a71aad62a44b1b906e8d438e380eb61e8ac94b8c76295c1b381fd2433c70e74667">SOK_VSXVectorSpill</a>;</div><div class="line"><a name="l01054"></a><span class="lineno"> 1054</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (PPC::VSFRCRegClass.hasSubClassEq(RC)) {</div><div class="line"><a name="l01055"></a><span class="lineno"> 1055</span>&#160;      OpcodeIndex = <a class="code" href="PPCInstrInfo_8cpp.html#a71aad62a44b1b906e8d438e380eb61e8a87b12edfc98ccf0eee56d155b2301e01">SOK_VectorFloat8Spill</a>;</div><div class="line"><a name="l01056"></a><span class="lineno"> 1056</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (PPC::VSSRCRegClass.hasSubClassEq(RC)) {</div><div class="line"><a name="l01057"></a><span class="lineno"> 1057</span>&#160;      OpcodeIndex = <a class="code" href="PPCInstrInfo_8cpp.html#a71aad62a44b1b906e8d438e380eb61e8a2462bba49bf8731a5e2a09abfc6a8a9f">SOK_VectorFloat4Spill</a>;</div><div class="line"><a name="l01058"></a><span class="lineno"> 1058</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (PPC::VRSAVERCRegClass.hasSubClassEq(RC)) {</div><div class="line"><a name="l01059"></a><span class="lineno"> 1059</span>&#160;      OpcodeIndex = <a class="code" href="PPCInstrInfo_8cpp.html#a71aad62a44b1b906e8d438e380eb61e8ac1d5fab22e0bb96422b0e5969e90a0d3">SOK_VRSaveSpill</a>;</div><div class="line"><a name="l01060"></a><span class="lineno"> 1060</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (PPC::QFRCRegClass.hasSubClassEq(RC)) {</div><div class="line"><a name="l01061"></a><span class="lineno"> 1061</span>&#160;      OpcodeIndex = <a class="code" href="PPCInstrInfo_8cpp.html#a71aad62a44b1b906e8d438e380eb61e8abb0c68c8580c1a19d11c50ee65144bf4">SOK_QuadFloat8Spill</a>;</div><div class="line"><a name="l01062"></a><span class="lineno"> 1062</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (PPC::QSRCRegClass.hasSubClassEq(RC)) {</div><div class="line"><a name="l01063"></a><span class="lineno"> 1063</span>&#160;      OpcodeIndex = <a class="code" href="PPCInstrInfo_8cpp.html#a71aad62a44b1b906e8d438e380eb61e8ab745165a88efa3926580d17fa3f8d64b">SOK_QuadFloat4Spill</a>;</div><div class="line"><a name="l01064"></a><span class="lineno"> 1064</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (PPC::QBRCRegClass.hasSubClassEq(RC)) {</div><div class="line"><a name="l01065"></a><span class="lineno"> 1065</span>&#160;      OpcodeIndex = <a class="code" href="PPCInstrInfo_8cpp.html#a71aad62a44b1b906e8d438e380eb61e8ae31e400d93d1d48fe833fbe1e9823995">SOK_QuadBitSpill</a>;</div><div class="line"><a name="l01066"></a><span class="lineno"> 1066</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (PPC::SPILLTOVSRRCRegClass.hasSubClassEq(RC)) {</div><div class="line"><a name="l01067"></a><span class="lineno"> 1067</span>&#160;      OpcodeIndex = <a class="code" href="PPCInstrInfo_8cpp.html#a71aad62a44b1b906e8d438e380eb61e8a569b583516bec8c4f410c5b5873f18a0">SOK_SpillToVSR</a>;</div><div class="line"><a name="l01068"></a><span class="lineno"> 1068</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l01069"></a><span class="lineno"> 1069</span>&#160;      <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Unknown regclass!&quot;</span>);</div><div class="line"><a name="l01070"></a><span class="lineno"> 1070</span>&#160;    }</div><div class="line"><a name="l01071"></a><span class="lineno"> 1071</span>&#160;  } <span class="keywordflow">else</span> {</div><div class="line"><a name="l01072"></a><span class="lineno"> 1072</span>&#160;    <span class="keywordflow">if</span> (PPC::GPRCRegClass.<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a1112b818386ec01ddfdf3a5d0024eb17">contains</a>(Reg) ||</div><div class="line"><a name="l01073"></a><span class="lineno"> 1073</span>&#160;        PPC::GPRC_NOR0RegClass.<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a1112b818386ec01ddfdf3a5d0024eb17">contains</a>(Reg)) {</div><div class="line"><a name="l01074"></a><span class="lineno"> 1074</span>&#160;      OpcodeIndex = <a class="code" href="PPCInstrInfo_8cpp.html#a71aad62a44b1b906e8d438e380eb61e8a203be23a9676c21b66f7afc1b568fb2f">SOK_Int4Spill</a>;</div><div class="line"><a name="l01075"></a><span class="lineno"> 1075</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (PPC::G8RCRegClass.<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a1112b818386ec01ddfdf3a5d0024eb17">contains</a>(Reg) ||</div><div class="line"><a name="l01076"></a><span class="lineno"> 1076</span>&#160;               PPC::G8RC_NOX0RegClass.<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a1112b818386ec01ddfdf3a5d0024eb17">contains</a>(Reg)) {</div><div class="line"><a name="l01077"></a><span class="lineno"> 1077</span>&#160;      OpcodeIndex = <a class="code" href="PPCInstrInfo_8cpp.html#a71aad62a44b1b906e8d438e380eb61e8add787de217b614306bd6c311997dfccd">SOK_Int8Spill</a>;</div><div class="line"><a name="l01078"></a><span class="lineno"> 1078</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (PPC::F8RCRegClass.<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a1112b818386ec01ddfdf3a5d0024eb17">contains</a>(Reg)) {</div><div class="line"><a name="l01079"></a><span class="lineno"> 1079</span>&#160;      OpcodeIndex = <a class="code" href="PPCInstrInfo_8cpp.html#a71aad62a44b1b906e8d438e380eb61e8a5131ef8dc53fb17ff7abd30b1f757102">SOK_Float8Spill</a>;</div><div class="line"><a name="l01080"></a><span class="lineno"> 1080</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (PPC::F4RCRegClass.<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a1112b818386ec01ddfdf3a5d0024eb17">contains</a>(Reg)) {</div><div class="line"><a name="l01081"></a><span class="lineno"> 1081</span>&#160;      OpcodeIndex = <a class="code" href="PPCInstrInfo_8cpp.html#a71aad62a44b1b906e8d438e380eb61e8ae5ea771156455fd60b3fd06683ef9c9a">SOK_Float4Spill</a>;</div><div class="line"><a name="l01082"></a><span class="lineno"> 1082</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (PPC::SPERCRegClass.<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a1112b818386ec01ddfdf3a5d0024eb17">contains</a>(Reg)) {</div><div class="line"><a name="l01083"></a><span class="lineno"> 1083</span>&#160;      OpcodeIndex = <a class="code" href="PPCInstrInfo_8cpp.html#a71aad62a44b1b906e8d438e380eb61e8ab62346bcab871ebe7507de208c2a302d">SOK_SPESpill</a>;</div><div class="line"><a name="l01084"></a><span class="lineno"> 1084</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (PPC::CRRCRegClass.<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a1112b818386ec01ddfdf3a5d0024eb17">contains</a>(Reg)) {</div><div class="line"><a name="l01085"></a><span class="lineno"> 1085</span>&#160;      OpcodeIndex = <a class="code" href="PPCInstrInfo_8cpp.html#a71aad62a44b1b906e8d438e380eb61e8a6dc1de852eacadd0a2bb703191844004">SOK_CRSpill</a>;</div><div class="line"><a name="l01086"></a><span class="lineno"> 1086</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (PPC::CRBITRCRegClass.<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a1112b818386ec01ddfdf3a5d0024eb17">contains</a>(Reg)) {</div><div class="line"><a name="l01087"></a><span class="lineno"> 1087</span>&#160;      OpcodeIndex = <a class="code" href="PPCInstrInfo_8cpp.html#a71aad62a44b1b906e8d438e380eb61e8afaf509af67130e810f323386125f145a">SOK_CRBitSpill</a>;</div><div class="line"><a name="l01088"></a><span class="lineno"> 1088</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (PPC::VRRCRegClass.<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a1112b818386ec01ddfdf3a5d0024eb17">contains</a>(Reg)) {</div><div class="line"><a name="l01089"></a><span class="lineno"> 1089</span>&#160;      OpcodeIndex = <a class="code" href="PPCInstrInfo_8cpp.html#a71aad62a44b1b906e8d438e380eb61e8a2f7a22dfa07c3ac4bb6a2678ac4db80d">SOK_VRVectorSpill</a>;</div><div class="line"><a name="l01090"></a><span class="lineno"> 1090</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (PPC::VSRCRegClass.<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a1112b818386ec01ddfdf3a5d0024eb17">contains</a>(Reg)) {</div><div class="line"><a name="l01091"></a><span class="lineno"> 1091</span>&#160;      OpcodeIndex = <a class="code" href="PPCInstrInfo_8cpp.html#a71aad62a44b1b906e8d438e380eb61e8ac94b8c76295c1b381fd2433c70e74667">SOK_VSXVectorSpill</a>;</div><div class="line"><a name="l01092"></a><span class="lineno"> 1092</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (PPC::VSFRCRegClass.<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a1112b818386ec01ddfdf3a5d0024eb17">contains</a>(Reg)) {</div><div class="line"><a name="l01093"></a><span class="lineno"> 1093</span>&#160;      OpcodeIndex = <a class="code" href="PPCInstrInfo_8cpp.html#a71aad62a44b1b906e8d438e380eb61e8a87b12edfc98ccf0eee56d155b2301e01">SOK_VectorFloat8Spill</a>;</div><div class="line"><a name="l01094"></a><span class="lineno"> 1094</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (PPC::VSSRCRegClass.<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a1112b818386ec01ddfdf3a5d0024eb17">contains</a>(Reg)) {</div><div class="line"><a name="l01095"></a><span class="lineno"> 1095</span>&#160;      OpcodeIndex = <a class="code" href="PPCInstrInfo_8cpp.html#a71aad62a44b1b906e8d438e380eb61e8a2462bba49bf8731a5e2a09abfc6a8a9f">SOK_VectorFloat4Spill</a>;</div><div class="line"><a name="l01096"></a><span class="lineno"> 1096</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (PPC::VRSAVERCRegClass.<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a1112b818386ec01ddfdf3a5d0024eb17">contains</a>(Reg)) {</div><div class="line"><a name="l01097"></a><span class="lineno"> 1097</span>&#160;      OpcodeIndex = <a class="code" href="PPCInstrInfo_8cpp.html#a71aad62a44b1b906e8d438e380eb61e8ac1d5fab22e0bb96422b0e5969e90a0d3">SOK_VRSaveSpill</a>;</div><div class="line"><a name="l01098"></a><span class="lineno"> 1098</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (PPC::QFRCRegClass.<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a1112b818386ec01ddfdf3a5d0024eb17">contains</a>(Reg)) {</div><div class="line"><a name="l01099"></a><span class="lineno"> 1099</span>&#160;      OpcodeIndex = <a class="code" href="PPCInstrInfo_8cpp.html#a71aad62a44b1b906e8d438e380eb61e8abb0c68c8580c1a19d11c50ee65144bf4">SOK_QuadFloat8Spill</a>;</div><div class="line"><a name="l01100"></a><span class="lineno"> 1100</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (PPC::QSRCRegClass.<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a1112b818386ec01ddfdf3a5d0024eb17">contains</a>(Reg)) {</div><div class="line"><a name="l01101"></a><span class="lineno"> 1101</span>&#160;      OpcodeIndex = <a class="code" href="PPCInstrInfo_8cpp.html#a71aad62a44b1b906e8d438e380eb61e8ab745165a88efa3926580d17fa3f8d64b">SOK_QuadFloat4Spill</a>;</div><div class="line"><a name="l01102"></a><span class="lineno"> 1102</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (PPC::QBRCRegClass.<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a1112b818386ec01ddfdf3a5d0024eb17">contains</a>(Reg)) {</div><div class="line"><a name="l01103"></a><span class="lineno"> 1103</span>&#160;      OpcodeIndex = <a class="code" href="PPCInstrInfo_8cpp.html#a71aad62a44b1b906e8d438e380eb61e8ae31e400d93d1d48fe833fbe1e9823995">SOK_QuadBitSpill</a>;</div><div class="line"><a name="l01104"></a><span class="lineno"> 1104</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (PPC::SPILLTOVSRRCRegClass.<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a1112b818386ec01ddfdf3a5d0024eb17">contains</a>(Reg)) {</div><div class="line"><a name="l01105"></a><span class="lineno"> 1105</span>&#160;      OpcodeIndex = <a class="code" href="PPCInstrInfo_8cpp.html#a71aad62a44b1b906e8d438e380eb61e8a569b583516bec8c4f410c5b5873f18a0">SOK_SpillToVSR</a>;</div><div class="line"><a name="l01106"></a><span class="lineno"> 1106</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l01107"></a><span class="lineno"> 1107</span>&#160;      <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Unknown regclass!&quot;</span>);</div><div class="line"><a name="l01108"></a><span class="lineno"> 1108</span>&#160;    }</div><div class="line"><a name="l01109"></a><span class="lineno"> 1109</span>&#160;  }</div><div class="line"><a name="l01110"></a><span class="lineno"> 1110</span>&#160;  <span class="keywordflow">return</span> OpcodesForSpill[<a class="code" href="HexagonMCCompound_8cpp.html#aac4e485cee645621dcac1e8a6e56fc9e">OpcodeIndex</a>];</div><div class="line"><a name="l01111"></a><span class="lineno"> 1111</span>&#160;}</div><div class="line"><a name="l01112"></a><span class="lineno"> 1112</span>&#160;</div><div class="line"><a name="l01113"></a><span class="lineno"> 1113</span>&#160;<span class="keywordtype">unsigned</span></div><div class="line"><a name="l01114"></a><span class="lineno"><a class="line" href="classllvm_1_1PPCInstrInfo.html#a17463e83d13415aa673c6296f0fbe2c1"> 1114</a></span>&#160;<a class="code" href="classllvm_1_1PPCInstrInfo.html#a17463e83d13415aa673c6296f0fbe2c1">PPCInstrInfo::getLoadOpcodeForSpill</a>(<span class="keywordtype">unsigned</span> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>,</div><div class="line"><a name="l01115"></a><span class="lineno"> 1115</span>&#160;                                    <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC)<span class="keyword"> const </span>{</div><div class="line"><a name="l01116"></a><span class="lineno"> 1116</span>&#160;  <span class="keyword">const</span> <span class="keywordtype">unsigned</span> *OpcodesForSpill = getLoadOpcodesForSpillArray();</div><div class="line"><a name="l01117"></a><span class="lineno"> 1117</span>&#160;  <span class="keywordtype">int</span> <a class="code" href="HexagonMCCompound_8cpp.html#aac4e485cee645621dcac1e8a6e56fc9e">OpcodeIndex</a> = 0;</div><div class="line"><a name="l01118"></a><span class="lineno"> 1118</span>&#160;</div><div class="line"><a name="l01119"></a><span class="lineno"> 1119</span>&#160;  <span class="keywordflow">if</span> (RC != <span class="keyword">nullptr</span>) {</div><div class="line"><a name="l01120"></a><span class="lineno"> 1120</span>&#160;    <span class="keywordflow">if</span> (PPC::GPRCRegClass.hasSubClassEq(RC) ||</div><div class="line"><a name="l01121"></a><span class="lineno"> 1121</span>&#160;        PPC::GPRC_NOR0RegClass.hasSubClassEq(RC)) {</div><div class="line"><a name="l01122"></a><span class="lineno"> 1122</span>&#160;      OpcodeIndex = <a class="code" href="PPCInstrInfo_8cpp.html#a71aad62a44b1b906e8d438e380eb61e8a203be23a9676c21b66f7afc1b568fb2f">SOK_Int4Spill</a>;</div><div class="line"><a name="l01123"></a><span class="lineno"> 1123</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (PPC::G8RCRegClass.hasSubClassEq(RC) ||</div><div class="line"><a name="l01124"></a><span class="lineno"> 1124</span>&#160;               PPC::G8RC_NOX0RegClass.hasSubClassEq(RC)) {</div><div class="line"><a name="l01125"></a><span class="lineno"> 1125</span>&#160;      OpcodeIndex = <a class="code" href="PPCInstrInfo_8cpp.html#a71aad62a44b1b906e8d438e380eb61e8add787de217b614306bd6c311997dfccd">SOK_Int8Spill</a>;</div><div class="line"><a name="l01126"></a><span class="lineno"> 1126</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (PPC::F8RCRegClass.hasSubClassEq(RC)) {</div><div class="line"><a name="l01127"></a><span class="lineno"> 1127</span>&#160;      OpcodeIndex = <a class="code" href="PPCInstrInfo_8cpp.html#a71aad62a44b1b906e8d438e380eb61e8a5131ef8dc53fb17ff7abd30b1f757102">SOK_Float8Spill</a>;</div><div class="line"><a name="l01128"></a><span class="lineno"> 1128</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (PPC::F4RCRegClass.hasSubClassEq(RC)) {</div><div class="line"><a name="l01129"></a><span class="lineno"> 1129</span>&#160;      OpcodeIndex = <a class="code" href="PPCInstrInfo_8cpp.html#a71aad62a44b1b906e8d438e380eb61e8ae5ea771156455fd60b3fd06683ef9c9a">SOK_Float4Spill</a>;</div><div class="line"><a name="l01130"></a><span class="lineno"> 1130</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (PPC::SPERCRegClass.hasSubClassEq(RC)) {</div><div class="line"><a name="l01131"></a><span class="lineno"> 1131</span>&#160;      OpcodeIndex = <a class="code" href="PPCInstrInfo_8cpp.html#a71aad62a44b1b906e8d438e380eb61e8ab62346bcab871ebe7507de208c2a302d">SOK_SPESpill</a>;</div><div class="line"><a name="l01132"></a><span class="lineno"> 1132</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (PPC::CRRCRegClass.hasSubClassEq(RC)) {</div><div class="line"><a name="l01133"></a><span class="lineno"> 1133</span>&#160;      OpcodeIndex = <a class="code" href="PPCInstrInfo_8cpp.html#a71aad62a44b1b906e8d438e380eb61e8a6dc1de852eacadd0a2bb703191844004">SOK_CRSpill</a>;</div><div class="line"><a name="l01134"></a><span class="lineno"> 1134</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (PPC::CRBITRCRegClass.hasSubClassEq(RC)) {</div><div class="line"><a name="l01135"></a><span class="lineno"> 1135</span>&#160;      OpcodeIndex = <a class="code" href="PPCInstrInfo_8cpp.html#a71aad62a44b1b906e8d438e380eb61e8afaf509af67130e810f323386125f145a">SOK_CRBitSpill</a>;</div><div class="line"><a name="l01136"></a><span class="lineno"> 1136</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (PPC::VRRCRegClass.hasSubClassEq(RC)) {</div><div class="line"><a name="l01137"></a><span class="lineno"> 1137</span>&#160;      OpcodeIndex = <a class="code" href="PPCInstrInfo_8cpp.html#a71aad62a44b1b906e8d438e380eb61e8a2f7a22dfa07c3ac4bb6a2678ac4db80d">SOK_VRVectorSpill</a>;</div><div class="line"><a name="l01138"></a><span class="lineno"> 1138</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (PPC::VSRCRegClass.hasSubClassEq(RC)) {</div><div class="line"><a name="l01139"></a><span class="lineno"> 1139</span>&#160;      OpcodeIndex = <a class="code" href="PPCInstrInfo_8cpp.html#a71aad62a44b1b906e8d438e380eb61e8ac94b8c76295c1b381fd2433c70e74667">SOK_VSXVectorSpill</a>;</div><div class="line"><a name="l01140"></a><span class="lineno"> 1140</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (PPC::VSFRCRegClass.hasSubClassEq(RC)) {</div><div class="line"><a name="l01141"></a><span class="lineno"> 1141</span>&#160;      OpcodeIndex = <a class="code" href="PPCInstrInfo_8cpp.html#a71aad62a44b1b906e8d438e380eb61e8a87b12edfc98ccf0eee56d155b2301e01">SOK_VectorFloat8Spill</a>;</div><div class="line"><a name="l01142"></a><span class="lineno"> 1142</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (PPC::VSSRCRegClass.hasSubClassEq(RC)) {</div><div class="line"><a name="l01143"></a><span class="lineno"> 1143</span>&#160;      OpcodeIndex = <a class="code" href="PPCInstrInfo_8cpp.html#a71aad62a44b1b906e8d438e380eb61e8a2462bba49bf8731a5e2a09abfc6a8a9f">SOK_VectorFloat4Spill</a>;</div><div class="line"><a name="l01144"></a><span class="lineno"> 1144</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (PPC::VRSAVERCRegClass.hasSubClassEq(RC)) {</div><div class="line"><a name="l01145"></a><span class="lineno"> 1145</span>&#160;      OpcodeIndex = <a class="code" href="PPCInstrInfo_8cpp.html#a71aad62a44b1b906e8d438e380eb61e8ac1d5fab22e0bb96422b0e5969e90a0d3">SOK_VRSaveSpill</a>;</div><div class="line"><a name="l01146"></a><span class="lineno"> 1146</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (PPC::QFRCRegClass.hasSubClassEq(RC)) {</div><div class="line"><a name="l01147"></a><span class="lineno"> 1147</span>&#160;      OpcodeIndex = <a class="code" href="PPCInstrInfo_8cpp.html#a71aad62a44b1b906e8d438e380eb61e8abb0c68c8580c1a19d11c50ee65144bf4">SOK_QuadFloat8Spill</a>;</div><div class="line"><a name="l01148"></a><span class="lineno"> 1148</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (PPC::QSRCRegClass.hasSubClassEq(RC)) {</div><div class="line"><a name="l01149"></a><span class="lineno"> 1149</span>&#160;      OpcodeIndex = <a class="code" href="PPCInstrInfo_8cpp.html#a71aad62a44b1b906e8d438e380eb61e8ab745165a88efa3926580d17fa3f8d64b">SOK_QuadFloat4Spill</a>;</div><div class="line"><a name="l01150"></a><span class="lineno"> 1150</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (PPC::QBRCRegClass.hasSubClassEq(RC)) {</div><div class="line"><a name="l01151"></a><span class="lineno"> 1151</span>&#160;      OpcodeIndex = <a class="code" href="PPCInstrInfo_8cpp.html#a71aad62a44b1b906e8d438e380eb61e8ae31e400d93d1d48fe833fbe1e9823995">SOK_QuadBitSpill</a>;</div><div class="line"><a name="l01152"></a><span class="lineno"> 1152</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (PPC::SPILLTOVSRRCRegClass.hasSubClassEq(RC)) {</div><div class="line"><a name="l01153"></a><span class="lineno"> 1153</span>&#160;      OpcodeIndex = <a class="code" href="PPCInstrInfo_8cpp.html#a71aad62a44b1b906e8d438e380eb61e8a569b583516bec8c4f410c5b5873f18a0">SOK_SpillToVSR</a>;</div><div class="line"><a name="l01154"></a><span class="lineno"> 1154</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l01155"></a><span class="lineno"> 1155</span>&#160;      <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Unknown regclass!&quot;</span>);</div><div class="line"><a name="l01156"></a><span class="lineno"> 1156</span>&#160;    }</div><div class="line"><a name="l01157"></a><span class="lineno"> 1157</span>&#160;  } <span class="keywordflow">else</span> {</div><div class="line"><a name="l01158"></a><span class="lineno"> 1158</span>&#160;    <span class="keywordflow">if</span> (PPC::GPRCRegClass.<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a1112b818386ec01ddfdf3a5d0024eb17">contains</a>(Reg) ||</div><div class="line"><a name="l01159"></a><span class="lineno"> 1159</span>&#160;        PPC::GPRC_NOR0RegClass.<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a1112b818386ec01ddfdf3a5d0024eb17">contains</a>(Reg)) {</div><div class="line"><a name="l01160"></a><span class="lineno"> 1160</span>&#160;      OpcodeIndex = <a class="code" href="PPCInstrInfo_8cpp.html#a71aad62a44b1b906e8d438e380eb61e8a203be23a9676c21b66f7afc1b568fb2f">SOK_Int4Spill</a>;</div><div class="line"><a name="l01161"></a><span class="lineno"> 1161</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (PPC::G8RCRegClass.<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a1112b818386ec01ddfdf3a5d0024eb17">contains</a>(Reg) ||</div><div class="line"><a name="l01162"></a><span class="lineno"> 1162</span>&#160;               PPC::G8RC_NOX0RegClass.<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a1112b818386ec01ddfdf3a5d0024eb17">contains</a>(Reg)) {</div><div class="line"><a name="l01163"></a><span class="lineno"> 1163</span>&#160;      OpcodeIndex = <a class="code" href="PPCInstrInfo_8cpp.html#a71aad62a44b1b906e8d438e380eb61e8add787de217b614306bd6c311997dfccd">SOK_Int8Spill</a>;</div><div class="line"><a name="l01164"></a><span class="lineno"> 1164</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (PPC::F8RCRegClass.<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a1112b818386ec01ddfdf3a5d0024eb17">contains</a>(Reg)) {</div><div class="line"><a name="l01165"></a><span class="lineno"> 1165</span>&#160;      OpcodeIndex = <a class="code" href="PPCInstrInfo_8cpp.html#a71aad62a44b1b906e8d438e380eb61e8a5131ef8dc53fb17ff7abd30b1f757102">SOK_Float8Spill</a>;</div><div class="line"><a name="l01166"></a><span class="lineno"> 1166</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (PPC::F4RCRegClass.<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a1112b818386ec01ddfdf3a5d0024eb17">contains</a>(Reg)) {</div><div class="line"><a name="l01167"></a><span class="lineno"> 1167</span>&#160;      OpcodeIndex = <a class="code" href="PPCInstrInfo_8cpp.html#a71aad62a44b1b906e8d438e380eb61e8ae5ea771156455fd60b3fd06683ef9c9a">SOK_Float4Spill</a>;</div><div class="line"><a name="l01168"></a><span class="lineno"> 1168</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (PPC::SPERCRegClass.<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a1112b818386ec01ddfdf3a5d0024eb17">contains</a>(Reg)) {</div><div class="line"><a name="l01169"></a><span class="lineno"> 1169</span>&#160;      OpcodeIndex = <a class="code" href="PPCInstrInfo_8cpp.html#a71aad62a44b1b906e8d438e380eb61e8ab62346bcab871ebe7507de208c2a302d">SOK_SPESpill</a>;</div><div class="line"><a name="l01170"></a><span class="lineno"> 1170</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (PPC::CRRCRegClass.<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a1112b818386ec01ddfdf3a5d0024eb17">contains</a>(Reg)) {</div><div class="line"><a name="l01171"></a><span class="lineno"> 1171</span>&#160;      OpcodeIndex = <a class="code" href="PPCInstrInfo_8cpp.html#a71aad62a44b1b906e8d438e380eb61e8a6dc1de852eacadd0a2bb703191844004">SOK_CRSpill</a>;</div><div class="line"><a name="l01172"></a><span class="lineno"> 1172</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (PPC::CRBITRCRegClass.<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a1112b818386ec01ddfdf3a5d0024eb17">contains</a>(Reg)) {</div><div class="line"><a name="l01173"></a><span class="lineno"> 1173</span>&#160;      OpcodeIndex = <a class="code" href="PPCInstrInfo_8cpp.html#a71aad62a44b1b906e8d438e380eb61e8afaf509af67130e810f323386125f145a">SOK_CRBitSpill</a>;</div><div class="line"><a name="l01174"></a><span class="lineno"> 1174</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (PPC::VRRCRegClass.<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a1112b818386ec01ddfdf3a5d0024eb17">contains</a>(Reg)) {</div><div class="line"><a name="l01175"></a><span class="lineno"> 1175</span>&#160;      OpcodeIndex = <a class="code" href="PPCInstrInfo_8cpp.html#a71aad62a44b1b906e8d438e380eb61e8a2f7a22dfa07c3ac4bb6a2678ac4db80d">SOK_VRVectorSpill</a>;</div><div class="line"><a name="l01176"></a><span class="lineno"> 1176</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (PPC::VSRCRegClass.<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a1112b818386ec01ddfdf3a5d0024eb17">contains</a>(Reg)) {</div><div class="line"><a name="l01177"></a><span class="lineno"> 1177</span>&#160;      OpcodeIndex = <a class="code" href="PPCInstrInfo_8cpp.html#a71aad62a44b1b906e8d438e380eb61e8ac94b8c76295c1b381fd2433c70e74667">SOK_VSXVectorSpill</a>;</div><div class="line"><a name="l01178"></a><span class="lineno"> 1178</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (PPC::VSFRCRegClass.<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a1112b818386ec01ddfdf3a5d0024eb17">contains</a>(Reg)) {</div><div class="line"><a name="l01179"></a><span class="lineno"> 1179</span>&#160;      OpcodeIndex = <a class="code" href="PPCInstrInfo_8cpp.html#a71aad62a44b1b906e8d438e380eb61e8a87b12edfc98ccf0eee56d155b2301e01">SOK_VectorFloat8Spill</a>;</div><div class="line"><a name="l01180"></a><span class="lineno"> 1180</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (PPC::VSSRCRegClass.<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a1112b818386ec01ddfdf3a5d0024eb17">contains</a>(Reg)) {</div><div class="line"><a name="l01181"></a><span class="lineno"> 1181</span>&#160;      OpcodeIndex = <a class="code" href="PPCInstrInfo_8cpp.html#a71aad62a44b1b906e8d438e380eb61e8a2462bba49bf8731a5e2a09abfc6a8a9f">SOK_VectorFloat4Spill</a>;</div><div class="line"><a name="l01182"></a><span class="lineno"> 1182</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (PPC::VRSAVERCRegClass.<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a1112b818386ec01ddfdf3a5d0024eb17">contains</a>(Reg)) {</div><div class="line"><a name="l01183"></a><span class="lineno"> 1183</span>&#160;      OpcodeIndex = <a class="code" href="PPCInstrInfo_8cpp.html#a71aad62a44b1b906e8d438e380eb61e8ac1d5fab22e0bb96422b0e5969e90a0d3">SOK_VRSaveSpill</a>;</div><div class="line"><a name="l01184"></a><span class="lineno"> 1184</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (PPC::QFRCRegClass.<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a1112b818386ec01ddfdf3a5d0024eb17">contains</a>(Reg)) {</div><div class="line"><a name="l01185"></a><span class="lineno"> 1185</span>&#160;      OpcodeIndex = <a class="code" href="PPCInstrInfo_8cpp.html#a71aad62a44b1b906e8d438e380eb61e8abb0c68c8580c1a19d11c50ee65144bf4">SOK_QuadFloat8Spill</a>;</div><div class="line"><a name="l01186"></a><span class="lineno"> 1186</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (PPC::QSRCRegClass.<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a1112b818386ec01ddfdf3a5d0024eb17">contains</a>(Reg)) {</div><div class="line"><a name="l01187"></a><span class="lineno"> 1187</span>&#160;      OpcodeIndex = <a class="code" href="PPCInstrInfo_8cpp.html#a71aad62a44b1b906e8d438e380eb61e8ab745165a88efa3926580d17fa3f8d64b">SOK_QuadFloat4Spill</a>;</div><div class="line"><a name="l01188"></a><span class="lineno"> 1188</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (PPC::QBRCRegClass.<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a1112b818386ec01ddfdf3a5d0024eb17">contains</a>(Reg)) {</div><div class="line"><a name="l01189"></a><span class="lineno"> 1189</span>&#160;      OpcodeIndex = <a class="code" href="PPCInstrInfo_8cpp.html#a71aad62a44b1b906e8d438e380eb61e8ae31e400d93d1d48fe833fbe1e9823995">SOK_QuadBitSpill</a>;</div><div class="line"><a name="l01190"></a><span class="lineno"> 1190</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (PPC::SPILLTOVSRRCRegClass.<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a1112b818386ec01ddfdf3a5d0024eb17">contains</a>(Reg)) {</div><div class="line"><a name="l01191"></a><span class="lineno"> 1191</span>&#160;      OpcodeIndex = <a class="code" href="PPCInstrInfo_8cpp.html#a71aad62a44b1b906e8d438e380eb61e8a569b583516bec8c4f410c5b5873f18a0">SOK_SpillToVSR</a>;</div><div class="line"><a name="l01192"></a><span class="lineno"> 1192</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l01193"></a><span class="lineno"> 1193</span>&#160;      <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Unknown regclass!&quot;</span>);</div><div class="line"><a name="l01194"></a><span class="lineno"> 1194</span>&#160;    }</div><div class="line"><a name="l01195"></a><span class="lineno"> 1195</span>&#160;  }</div><div class="line"><a name="l01196"></a><span class="lineno"> 1196</span>&#160;  <span class="keywordflow">return</span> OpcodesForSpill[<a class="code" href="HexagonMCCompound_8cpp.html#aac4e485cee645621dcac1e8a6e56fc9e">OpcodeIndex</a>];</div><div class="line"><a name="l01197"></a><span class="lineno"> 1197</span>&#160;}</div><div class="line"><a name="l01198"></a><span class="lineno"> 1198</span>&#160;</div><div class="line"><a name="l01199"></a><span class="lineno"> 1199</span>&#160;<span class="keywordtype">void</span> PPCInstrInfo::StoreRegToStackSlot(</div><div class="line"><a name="l01200"></a><span class="lineno"> 1200</span>&#160;    <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF, <span class="keywordtype">unsigned</span> SrcReg, <span class="keywordtype">bool</span> isKill, <span class="keywordtype">int</span> FrameIdx,</div><div class="line"><a name="l01201"></a><span class="lineno"> 1201</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC,</div><div class="line"><a name="l01202"></a><span class="lineno"> 1202</span>&#160;    <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MachineInstr *&gt;</a> &amp;NewMIs)<span class="keyword"> const </span>{</div><div class="line"><a name="l01203"></a><span class="lineno"> 1203</span>&#160;  <span class="keywordtype">unsigned</span> Opcode = <a class="code" href="classllvm_1_1PPCInstrInfo.html#a41a87a658cbc7d769341c7ae47436305">getStoreOpcodeForSpill</a>(PPC::NoRegister, RC);</div><div class="line"><a name="l01204"></a><span class="lineno"> 1204</span>&#160;  <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a> DL;</div><div class="line"><a name="l01205"></a><span class="lineno"> 1205</span>&#160;</div><div class="line"><a name="l01206"></a><span class="lineno"> 1206</span>&#160;  <a class="code" href="classllvm_1_1PPCFunctionInfo.html">PPCFunctionInfo</a> *FuncInfo = MF.<a class="code" href="classllvm_1_1MachineFunction.html#ac2dc0fa143c9f2127f0501734577a0a0">getInfo</a>&lt;<a class="code" href="classllvm_1_1PPCFunctionInfo.html">PPCFunctionInfo</a>&gt;();</div><div class="line"><a name="l01207"></a><span class="lineno"> 1207</span>&#160;  FuncInfo-&gt;<a class="code" href="classllvm_1_1PPCFunctionInfo.html#afa7d92ef59a14f26d941fdacaf49f165">setHasSpills</a>();</div><div class="line"><a name="l01208"></a><span class="lineno"> 1208</span>&#160;</div><div class="line"><a name="l01209"></a><span class="lineno"> 1209</span>&#160;  NewMIs.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(<a class="code" href="namespacellvm.html#ad73248c76f67b663abacff7aff17fd2c">addFrameReference</a>(</div><div class="line"><a name="l01210"></a><span class="lineno"> 1210</span>&#160;      <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MF, DL, <span class="keyword">get</span>(Opcode)).addReg(SrcReg, <a class="code" href="namespacellvm.html#aac57d4100e9a9d02522fbd724568397d">getKillRegState</a>(isKill)),</div><div class="line"><a name="l01211"></a><span class="lineno"> 1211</span>&#160;      FrameIdx));</div><div class="line"><a name="l01212"></a><span class="lineno"> 1212</span>&#160;</div><div class="line"><a name="l01213"></a><span class="lineno"> 1213</span>&#160;  <span class="keywordflow">if</span> (PPC::CRRCRegClass.hasSubClassEq(RC) ||</div><div class="line"><a name="l01214"></a><span class="lineno"> 1214</span>&#160;      PPC::CRBITRCRegClass.hasSubClassEq(RC))</div><div class="line"><a name="l01215"></a><span class="lineno"> 1215</span>&#160;    FuncInfo-&gt;<a class="code" href="classllvm_1_1PPCFunctionInfo.html#ad56d6a4ebccec8c13d1f1e8b982ff0ba">setSpillsCR</a>();</div><div class="line"><a name="l01216"></a><span class="lineno"> 1216</span>&#160;</div><div class="line"><a name="l01217"></a><span class="lineno"> 1217</span>&#160;  <span class="keywordflow">if</span> (PPC::VRSAVERCRegClass.hasSubClassEq(RC))</div><div class="line"><a name="l01218"></a><span class="lineno"> 1218</span>&#160;    FuncInfo-&gt;<a class="code" href="classllvm_1_1PPCFunctionInfo.html#abbe8553879ca173b17c713c162f2542c">setSpillsVRSAVE</a>();</div><div class="line"><a name="l01219"></a><span class="lineno"> 1219</span>&#160;</div><div class="line"><a name="l01220"></a><span class="lineno"> 1220</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1PPCInstrInfo.html#a463b524077a8bf49aff4cdcdb0a5b107">isXFormMemOp</a>(Opcode))</div><div class="line"><a name="l01221"></a><span class="lineno"> 1221</span>&#160;    FuncInfo-&gt;<a class="code" href="classllvm_1_1PPCFunctionInfo.html#aef8b8a2cddd6ae0ae42a5711d358d437">setHasNonRISpills</a>();</div><div class="line"><a name="l01222"></a><span class="lineno"> 1222</span>&#160;}</div><div class="line"><a name="l01223"></a><span class="lineno"> 1223</span>&#160;</div><div class="line"><a name="l01224"></a><span class="lineno"><a class="line" href="classllvm_1_1PPCInstrInfo.html#a4f87cda2779f52553b03485a7973d619"> 1224</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classllvm_1_1PPCInstrInfo.html#a4f87cda2779f52553b03485a7973d619">PPCInstrInfo::storeRegToStackSlot</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB,</div><div class="line"><a name="l01225"></a><span class="lineno"> 1225</span>&#160;                                       <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div><div class="line"><a name="l01226"></a><span class="lineno"> 1226</span>&#160;                                       <span class="keywordtype">unsigned</span> SrcReg, <span class="keywordtype">bool</span> isKill,</div><div class="line"><a name="l01227"></a><span class="lineno"> 1227</span>&#160;                                       <span class="keywordtype">int</span> FrameIdx,</div><div class="line"><a name="l01228"></a><span class="lineno"> 1228</span>&#160;                                       <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC,</div><div class="line"><a name="l01229"></a><span class="lineno"> 1229</span>&#160;                                       <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l01230"></a><span class="lineno"> 1230</span>&#160;  <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF = *MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#a4e21760f681d6f97f95c8414e7b83ea5">getParent</a>();</div><div class="line"><a name="l01231"></a><span class="lineno"> 1231</span>&#160;  <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;MachineInstr *, 4&gt;</a> NewMIs;</div><div class="line"><a name="l01232"></a><span class="lineno"> 1232</span>&#160;</div><div class="line"><a name="l01233"></a><span class="lineno"> 1233</span>&#160;  <span class="comment">// We need to avoid a situation in which the value from a VRRC register is</span></div><div class="line"><a name="l01234"></a><span class="lineno"> 1234</span>&#160;  <span class="comment">// spilled using an Altivec instruction and reloaded into a VSRC register</span></div><div class="line"><a name="l01235"></a><span class="lineno"> 1235</span>&#160;  <span class="comment">// using a VSX instruction. The issue with this is that the VSX</span></div><div class="line"><a name="l01236"></a><span class="lineno"> 1236</span>&#160;  <span class="comment">// load/store instructions swap the doublewords in the vector and the Altivec</span></div><div class="line"><a name="l01237"></a><span class="lineno"> 1237</span>&#160;  <span class="comment">// ones don&#39;t. The register classes on the spill/reload may be different if</span></div><div class="line"><a name="l01238"></a><span class="lineno"> 1238</span>&#160;  <span class="comment">// the register is defined using an Altivec instruction and is then used by a</span></div><div class="line"><a name="l01239"></a><span class="lineno"> 1239</span>&#160;  <span class="comment">// VSX instruction.</span></div><div class="line"><a name="l01240"></a><span class="lineno"> 1240</span>&#160;  RC = <a class="code" href="classllvm_1_1PPCInstrInfo.html#a111dcd9b1325e89d9724d5481ddcd1a9">updatedRC</a>(RC);</div><div class="line"><a name="l01241"></a><span class="lineno"> 1241</span>&#160;</div><div class="line"><a name="l01242"></a><span class="lineno"> 1242</span>&#160;  StoreRegToStackSlot(MF, SrcReg, isKill, FrameIdx, RC, NewMIs);</div><div class="line"><a name="l01243"></a><span class="lineno"> 1243</span>&#160;</div><div class="line"><a name="l01244"></a><span class="lineno"> 1244</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 0, <a class="code" href="namespacellvm_1_1numbers.html#a92f4283d4e0e2ea1776894b3ae93640f">e</a> = NewMIs.<a class="code" href="classllvm_1_1SmallVectorBase.html#ac8624043115fb3a5076c964820001b61">size</a>(); i != <a class="code" href="namespacellvm_1_1numbers.html#a92f4283d4e0e2ea1776894b3ae93640f">e</a>; ++i)</div><div class="line"><a name="l01245"></a><span class="lineno"> 1245</span>&#160;    MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#a3435a2381e60e842e915f85c931b7dde">insert</a>(MI, NewMIs[i]);</div><div class="line"><a name="l01246"></a><span class="lineno"> 1246</span>&#160;</div><div class="line"><a name="l01247"></a><span class="lineno"> 1247</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFrameInfo.html">MachineFrameInfo</a> &amp;MFI = MF.<a class="code" href="classllvm_1_1MachineFunction.html#a18fcadd076ad53e6df94e0ca7a80a9ef">getFrameInfo</a>();</div><div class="line"><a name="l01248"></a><span class="lineno"> 1248</span>&#160;  <a class="code" href="classllvm_1_1MachineMemOperand.html">MachineMemOperand</a> *MMO = MF.<a class="code" href="classllvm_1_1MachineFunction.html#aab286010c5d6d400df9eee0ef4d196f0">getMachineMemOperand</a>(</div><div class="line"><a name="l01249"></a><span class="lineno"> 1249</span>&#160;      <a class="code" href="structllvm_1_1MachinePointerInfo.html#ad8ce1aee13dbdcc05d20284a30e83170">MachinePointerInfo::getFixedStack</a>(MF, FrameIdx),</div><div class="line"><a name="l01250"></a><span class="lineno"> 1250</span>&#160;      <a class="code" href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2ddaed357b1367bc90a56fefa4d1b0e17374">MachineMemOperand::MOStore</a>, MFI.<a class="code" href="classllvm_1_1MachineFrameInfo.html#a9284fd53296d2a2f8ae654d000971000">getObjectSize</a>(FrameIdx),</div><div class="line"><a name="l01251"></a><span class="lineno"> 1251</span>&#160;      MFI.<a class="code" href="classllvm_1_1MachineFrameInfo.html#a160722f9cc0cc58c8d02808a95c58b34">getObjectAlignment</a>(FrameIdx));</div><div class="line"><a name="l01252"></a><span class="lineno"> 1252</span>&#160;  NewMIs.<a class="code" href="classllvm_1_1SmallVectorTemplateCommon.html#acd9e771a3296c6b24146955754620557">back</a>()-&gt;addMemOperand(MF, MMO);</div><div class="line"><a name="l01253"></a><span class="lineno"> 1253</span>&#160;}</div><div class="line"><a name="l01254"></a><span class="lineno"> 1254</span>&#160;</div><div class="line"><a name="l01255"></a><span class="lineno"> 1255</span>&#160;<span class="keywordtype">void</span> PPCInstrInfo::LoadRegFromStackSlot(<a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF, <span class="keyword">const</span> <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;DL,</div><div class="line"><a name="l01256"></a><span class="lineno"> 1256</span>&#160;                                        <span class="keywordtype">unsigned</span> DestReg, <span class="keywordtype">int</span> FrameIdx,</div><div class="line"><a name="l01257"></a><span class="lineno"> 1257</span>&#160;                                        <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC,</div><div class="line"><a name="l01258"></a><span class="lineno"> 1258</span>&#160;                                        <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MachineInstr *&gt;</a> &amp;NewMIs)<span class="keyword"></span></div><div class="line"><a name="l01259"></a><span class="lineno"> 1259</span>&#160;<span class="keyword">                                        const </span>{</div><div class="line"><a name="l01260"></a><span class="lineno"> 1260</span>&#160;  <span class="keywordtype">unsigned</span> Opcode = <a class="code" href="classllvm_1_1PPCInstrInfo.html#a17463e83d13415aa673c6296f0fbe2c1">getLoadOpcodeForSpill</a>(PPC::NoRegister, RC);</div><div class="line"><a name="l01261"></a><span class="lineno"> 1261</span>&#160;  NewMIs.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(<a class="code" href="namespacellvm.html#ad73248c76f67b663abacff7aff17fd2c">addFrameReference</a>(<a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MF, DL, <span class="keyword">get</span>(Opcode), DestReg),</div><div class="line"><a name="l01262"></a><span class="lineno"> 1262</span>&#160;                                     FrameIdx));</div><div class="line"><a name="l01263"></a><span class="lineno"> 1263</span>&#160;  <a class="code" href="classllvm_1_1PPCFunctionInfo.html">PPCFunctionInfo</a> *FuncInfo = MF.<a class="code" href="classllvm_1_1MachineFunction.html#ac2dc0fa143c9f2127f0501734577a0a0">getInfo</a>&lt;<a class="code" href="classllvm_1_1PPCFunctionInfo.html">PPCFunctionInfo</a>&gt;();</div><div class="line"><a name="l01264"></a><span class="lineno"> 1264</span>&#160;</div><div class="line"><a name="l01265"></a><span class="lineno"> 1265</span>&#160;  <span class="keywordflow">if</span> (PPC::CRRCRegClass.hasSubClassEq(RC) ||</div><div class="line"><a name="l01266"></a><span class="lineno"> 1266</span>&#160;      PPC::CRBITRCRegClass.hasSubClassEq(RC))</div><div class="line"><a name="l01267"></a><span class="lineno"> 1267</span>&#160;    FuncInfo-&gt;<a class="code" href="classllvm_1_1PPCFunctionInfo.html#ad56d6a4ebccec8c13d1f1e8b982ff0ba">setSpillsCR</a>();</div><div class="line"><a name="l01268"></a><span class="lineno"> 1268</span>&#160;</div><div class="line"><a name="l01269"></a><span class="lineno"> 1269</span>&#160;  <span class="keywordflow">if</span> (PPC::VRSAVERCRegClass.hasSubClassEq(RC))</div><div class="line"><a name="l01270"></a><span class="lineno"> 1270</span>&#160;    FuncInfo-&gt;<a class="code" href="classllvm_1_1PPCFunctionInfo.html#abbe8553879ca173b17c713c162f2542c">setSpillsVRSAVE</a>();</div><div class="line"><a name="l01271"></a><span class="lineno"> 1271</span>&#160;</div><div class="line"><a name="l01272"></a><span class="lineno"> 1272</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1PPCInstrInfo.html#a463b524077a8bf49aff4cdcdb0a5b107">isXFormMemOp</a>(Opcode))</div><div class="line"><a name="l01273"></a><span class="lineno"> 1273</span>&#160;    FuncInfo-&gt;<a class="code" href="classllvm_1_1PPCFunctionInfo.html#aef8b8a2cddd6ae0ae42a5711d358d437">setHasNonRISpills</a>();</div><div class="line"><a name="l01274"></a><span class="lineno"> 1274</span>&#160;}</div><div class="line"><a name="l01275"></a><span class="lineno"> 1275</span>&#160;</div><div class="line"><a name="l01276"></a><span class="lineno"> 1276</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l01277"></a><span class="lineno"><a class="line" href="classllvm_1_1PPCInstrInfo.html#ad6baf8df1c1b7018aac6efd45462d3d6"> 1277</a></span>&#160;<a class="code" href="classllvm_1_1PPCInstrInfo.html#ad6baf8df1c1b7018aac6efd45462d3d6">PPCInstrInfo::loadRegFromStackSlot</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB,</div><div class="line"><a name="l01278"></a><span class="lineno"> 1278</span>&#160;                                   <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div><div class="line"><a name="l01279"></a><span class="lineno"> 1279</span>&#160;                                   <span class="keywordtype">unsigned</span> DestReg, <span class="keywordtype">int</span> FrameIdx,</div><div class="line"><a name="l01280"></a><span class="lineno"> 1280</span>&#160;                                   <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC,</div><div class="line"><a name="l01281"></a><span class="lineno"> 1281</span>&#160;                                   <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l01282"></a><span class="lineno"> 1282</span>&#160;  <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF = *MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#a4e21760f681d6f97f95c8414e7b83ea5">getParent</a>();</div><div class="line"><a name="l01283"></a><span class="lineno"> 1283</span>&#160;  <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;MachineInstr*, 4&gt;</a> NewMIs;</div><div class="line"><a name="l01284"></a><span class="lineno"> 1284</span>&#160;  <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a> DL;</div><div class="line"><a name="l01285"></a><span class="lineno"> 1285</span>&#160;  <span class="keywordflow">if</span> (MI != MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#acbc921830578e2741be6549db716c0ce">end</a>()) DL = MI-&gt;getDebugLoc();</div><div class="line"><a name="l01286"></a><span class="lineno"> 1286</span>&#160;</div><div class="line"><a name="l01287"></a><span class="lineno"> 1287</span>&#160;  <a class="code" href="classllvm_1_1PPCFunctionInfo.html">PPCFunctionInfo</a> *FuncInfo = MF.<a class="code" href="classllvm_1_1MachineFunction.html#ac2dc0fa143c9f2127f0501734577a0a0">getInfo</a>&lt;<a class="code" href="classllvm_1_1PPCFunctionInfo.html">PPCFunctionInfo</a>&gt;();</div><div class="line"><a name="l01288"></a><span class="lineno"> 1288</span>&#160;  FuncInfo-&gt;<a class="code" href="classllvm_1_1PPCFunctionInfo.html#afa7d92ef59a14f26d941fdacaf49f165">setHasSpills</a>();</div><div class="line"><a name="l01289"></a><span class="lineno"> 1289</span>&#160;</div><div class="line"><a name="l01290"></a><span class="lineno"> 1290</span>&#160;  <span class="comment">// We need to avoid a situation in which the value from a VRRC register is</span></div><div class="line"><a name="l01291"></a><span class="lineno"> 1291</span>&#160;  <span class="comment">// spilled using an Altivec instruction and reloaded into a VSRC register</span></div><div class="line"><a name="l01292"></a><span class="lineno"> 1292</span>&#160;  <span class="comment">// using a VSX instruction. The issue with this is that the VSX</span></div><div class="line"><a name="l01293"></a><span class="lineno"> 1293</span>&#160;  <span class="comment">// load/store instructions swap the doublewords in the vector and the Altivec</span></div><div class="line"><a name="l01294"></a><span class="lineno"> 1294</span>&#160;  <span class="comment">// ones don&#39;t. The register classes on the spill/reload may be different if</span></div><div class="line"><a name="l01295"></a><span class="lineno"> 1295</span>&#160;  <span class="comment">// the register is defined using an Altivec instruction and is then used by a</span></div><div class="line"><a name="l01296"></a><span class="lineno"> 1296</span>&#160;  <span class="comment">// VSX instruction.</span></div><div class="line"><a name="l01297"></a><span class="lineno"> 1297</span>&#160;  <span class="keywordflow">if</span> (Subtarget.<a class="code" href="classllvm_1_1PPCSubtarget.html#af9115d3bb28bf9ab9b3f32dadba86c39">hasVSX</a>() &amp;&amp; RC == &amp;PPC::VRRCRegClass)</div><div class="line"><a name="l01298"></a><span class="lineno"> 1298</span>&#160;    RC = &amp;PPC::VSRCRegClass;</div><div class="line"><a name="l01299"></a><span class="lineno"> 1299</span>&#160;</div><div class="line"><a name="l01300"></a><span class="lineno"> 1300</span>&#160;  LoadRegFromStackSlot(MF, DL, DestReg, FrameIdx, RC, NewMIs);</div><div class="line"><a name="l01301"></a><span class="lineno"> 1301</span>&#160;</div><div class="line"><a name="l01302"></a><span class="lineno"> 1302</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 0, <a class="code" href="namespacellvm_1_1numbers.html#a92f4283d4e0e2ea1776894b3ae93640f">e</a> = NewMIs.<a class="code" href="classllvm_1_1SmallVectorBase.html#ac8624043115fb3a5076c964820001b61">size</a>(); i != <a class="code" href="namespacellvm_1_1numbers.html#a92f4283d4e0e2ea1776894b3ae93640f">e</a>; ++i)</div><div class="line"><a name="l01303"></a><span class="lineno"> 1303</span>&#160;    MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#a3435a2381e60e842e915f85c931b7dde">insert</a>(MI, NewMIs[i]);</div><div class="line"><a name="l01304"></a><span class="lineno"> 1304</span>&#160;</div><div class="line"><a name="l01305"></a><span class="lineno"> 1305</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFrameInfo.html">MachineFrameInfo</a> &amp;MFI = MF.<a class="code" href="classllvm_1_1MachineFunction.html#a18fcadd076ad53e6df94e0ca7a80a9ef">getFrameInfo</a>();</div><div class="line"><a name="l01306"></a><span class="lineno"> 1306</span>&#160;  <a class="code" href="classllvm_1_1MachineMemOperand.html">MachineMemOperand</a> *MMO = MF.<a class="code" href="classllvm_1_1MachineFunction.html#aab286010c5d6d400df9eee0ef4d196f0">getMachineMemOperand</a>(</div><div class="line"><a name="l01307"></a><span class="lineno"> 1307</span>&#160;      <a class="code" href="structllvm_1_1MachinePointerInfo.html#ad8ce1aee13dbdcc05d20284a30e83170">MachinePointerInfo::getFixedStack</a>(MF, FrameIdx),</div><div class="line"><a name="l01308"></a><span class="lineno"> 1308</span>&#160;      <a class="code" href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2dda7d12be6206e5b0026c71bbcd5cb76494">MachineMemOperand::MOLoad</a>, MFI.<a class="code" href="classllvm_1_1MachineFrameInfo.html#a9284fd53296d2a2f8ae654d000971000">getObjectSize</a>(FrameIdx),</div><div class="line"><a name="l01309"></a><span class="lineno"> 1309</span>&#160;      MFI.<a class="code" href="classllvm_1_1MachineFrameInfo.html#a160722f9cc0cc58c8d02808a95c58b34">getObjectAlignment</a>(FrameIdx));</div><div class="line"><a name="l01310"></a><span class="lineno"> 1310</span>&#160;  NewMIs.<a class="code" href="classllvm_1_1SmallVectorTemplateCommon.html#acd9e771a3296c6b24146955754620557">back</a>()-&gt;addMemOperand(MF, MMO);</div><div class="line"><a name="l01311"></a><span class="lineno"> 1311</span>&#160;}</div><div class="line"><a name="l01312"></a><span class="lineno"> 1312</span>&#160;</div><div class="line"><a name="l01313"></a><span class="lineno"> 1313</span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1PPCInstrInfo.html#a71d26c25426803c700863bc98bc1d4fd">PPCInstrInfo::</a></div><div class="line"><a name="l01314"></a><span class="lineno"><a class="line" href="classllvm_1_1PPCInstrInfo.html#a71d26c25426803c700863bc98bc1d4fd"> 1314</a></span>&#160;<a class="code" href="classllvm_1_1PPCInstrInfo.html#a71d26c25426803c700863bc98bc1d4fd">reverseBranchCondition</a>(<a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MachineOperand&gt;</a> &amp;Cond)<span class="keyword"> const </span>{</div><div class="line"><a name="l01315"></a><span class="lineno"> 1315</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Cond.<a class="code" href="classllvm_1_1SmallVectorBase.html#ac8624043115fb3a5076c964820001b61">size</a>() == 2 &amp;&amp; <span class="stringliteral">&quot;Invalid PPC branch opcode!&quot;</span>);</div><div class="line"><a name="l01316"></a><span class="lineno"> 1316</span>&#160;  <span class="keywordflow">if</span> (Cond[1].<a class="code" href="MipsDisassembler_8cpp.html#a30bccd0ebacd9892c243f7bd520e4aa0">getReg</a>() == PPC::CTR8 || Cond[1].getReg() == PPC::CTR)</div><div class="line"><a name="l01317"></a><span class="lineno"> 1317</span>&#160;    Cond[0].setImm(Cond[0].getImm() == 0 ? 1 : 0);</div><div class="line"><a name="l01318"></a><span class="lineno"> 1318</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l01319"></a><span class="lineno"> 1319</span>&#160;    <span class="comment">// Leave the CR# the same, but invert the condition.</span></div><div class="line"><a name="l01320"></a><span class="lineno"> 1320</span>&#160;    Cond[0].setImm(<a class="code" href="namespacellvm_1_1PPC.html#a975319b2f772b89387ffea1b1ba1f049">PPC::InvertPredicate</a>((<a class="code" href="namespacellvm_1_1PPC.html#a14028f7fe73a11dabc6583510cc0a355">PPC::Predicate</a>)Cond[0].getImm()));</div><div class="line"><a name="l01321"></a><span class="lineno"> 1321</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01322"></a><span class="lineno"> 1322</span>&#160;}</div><div class="line"><a name="l01323"></a><span class="lineno"> 1323</span>&#160;</div><div class="line"><a name="l01324"></a><span class="lineno"><a class="line" href="classllvm_1_1PPCInstrInfo.html#a6a795ea8121aee4241d4e53d56c5741f"> 1324</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1PPCInstrInfo.html#a6a795ea8121aee4241d4e53d56c5741f">PPCInstrInfo::FoldImmediate</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="AArch64ExpandPseudoInsts_8cpp.html#a6cf2f8996b1e9aaf2d7a435aaa62382f">UseMI</a>, <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="AArch64ExpandPseudoInsts_8cpp.html#ad3ece0ac2421637044624c9b01c42466">DefMI</a>,</div><div class="line"><a name="l01325"></a><span class="lineno"> 1325</span>&#160;                                 <span class="keywordtype">unsigned</span> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> *<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l01326"></a><span class="lineno"> 1326</span>&#160;  <span class="comment">// For some instructions, it is legal to fold ZERO into the RA register field.</span></div><div class="line"><a name="l01327"></a><span class="lineno"> 1327</span>&#160;  <span class="comment">// A zero immediate should always be loaded with a single li.</span></div><div class="line"><a name="l01328"></a><span class="lineno"> 1328</span>&#160;  <span class="keywordtype">unsigned</span> DefOpc = DefMI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>();</div><div class="line"><a name="l01329"></a><span class="lineno"> 1329</span>&#160;  <span class="keywordflow">if</span> (DefOpc != PPC::LI &amp;&amp; DefOpc != PPC::LI8)</div><div class="line"><a name="l01330"></a><span class="lineno"> 1330</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01331"></a><span class="lineno"> 1331</span>&#160;  <span class="keywordflow">if</span> (!DefMI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#a76f61c6784df6dc8402a8b9011041926">isImm</a>())</div><div class="line"><a name="l01332"></a><span class="lineno"> 1332</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01333"></a><span class="lineno"> 1333</span>&#160;  <span class="keywordflow">if</span> (DefMI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>() != 0)</div><div class="line"><a name="l01334"></a><span class="lineno"> 1334</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01335"></a><span class="lineno"> 1335</span>&#160;</div><div class="line"><a name="l01336"></a><span class="lineno"> 1336</span>&#160;  <span class="comment">// Note that we cannot here invert the arguments of an isel in order to fold</span></div><div class="line"><a name="l01337"></a><span class="lineno"> 1337</span>&#160;  <span class="comment">// a ZERO into what is presented as the second argument. All we have here</span></div><div class="line"><a name="l01338"></a><span class="lineno"> 1338</span>&#160;  <span class="comment">// is the condition bit, and that might come from a CR-logical bit operation.</span></div><div class="line"><a name="l01339"></a><span class="lineno"> 1339</span>&#160;</div><div class="line"><a name="l01340"></a><span class="lineno"> 1340</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;UseMCID = UseMI.<a class="code" href="classllvm_1_1MachineInstr.html#a60c8658c657286e8cd084bf2e9c48eda">getDesc</a>();</div><div class="line"><a name="l01341"></a><span class="lineno"> 1341</span>&#160;</div><div class="line"><a name="l01342"></a><span class="lineno"> 1342</span>&#160;  <span class="comment">// Only fold into real machine instructions.</span></div><div class="line"><a name="l01343"></a><span class="lineno"> 1343</span>&#160;  <span class="keywordflow">if</span> (UseMCID.<a class="code" href="classllvm_1_1MCInstrDesc.html#afa2cee6d743bcfb8946e6dcc4a6cc443">isPseudo</a>())</div><div class="line"><a name="l01344"></a><span class="lineno"> 1344</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01345"></a><span class="lineno"> 1345</span>&#160;</div><div class="line"><a name="l01346"></a><span class="lineno"> 1346</span>&#160;  <span class="keywordtype">unsigned</span> UseIdx;</div><div class="line"><a name="l01347"></a><span class="lineno"> 1347</span>&#160;  <span class="keywordflow">for</span> (UseIdx = 0; UseIdx &lt; UseMI.<a class="code" href="classllvm_1_1MachineInstr.html#a432824f0975bb863478bf4ef3a5df258">getNumOperands</a>(); ++UseIdx)</div><div class="line"><a name="l01348"></a><span class="lineno"> 1348</span>&#160;    <span class="keywordflow">if</span> (UseMI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(UseIdx).<a class="code" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>() &amp;&amp;</div><div class="line"><a name="l01349"></a><span class="lineno"> 1349</span>&#160;        UseMI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(UseIdx).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>() == <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>)</div><div class="line"><a name="l01350"></a><span class="lineno"> 1350</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l01351"></a><span class="lineno"> 1351</span>&#160;</div><div class="line"><a name="l01352"></a><span class="lineno"> 1352</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(UseIdx &lt; UseMI.<a class="code" href="classllvm_1_1MachineInstr.html#a432824f0975bb863478bf4ef3a5df258">getNumOperands</a>() &amp;&amp; <span class="stringliteral">&quot;Cannot find Reg in UseMI&quot;</span>);</div><div class="line"><a name="l01353"></a><span class="lineno"> 1353</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(UseIdx &lt; UseMCID.<a class="code" href="classllvm_1_1MCInstrDesc.html#a0ca904e64ee29c8812ed34e632d3c947">getNumOperands</a>() &amp;&amp; <span class="stringliteral">&quot;No operand description for Reg&quot;</span>);</div><div class="line"><a name="l01354"></a><span class="lineno"> 1354</span>&#160;</div><div class="line"><a name="l01355"></a><span class="lineno"> 1355</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCOperandInfo.html">MCOperandInfo</a> *UseInfo = &amp;UseMCID.<a class="code" href="classllvm_1_1MCInstrDesc.html#aa4766bd7c8b854a0c28d85283ab303ad">OpInfo</a>[UseIdx];</div><div class="line"><a name="l01356"></a><span class="lineno"> 1356</span>&#160;</div><div class="line"><a name="l01357"></a><span class="lineno"> 1357</span>&#160;  <span class="comment">// We can fold the zero if this register requires a GPRC_NOR0/G8RC_NOX0</span></div><div class="line"><a name="l01358"></a><span class="lineno"> 1358</span>&#160;  <span class="comment">// register (which might also be specified as a pointer class kind).</span></div><div class="line"><a name="l01359"></a><span class="lineno"> 1359</span>&#160;  <span class="keywordflow">if</span> (UseInfo-&gt;isLookupPtrRegClass()) {</div><div class="line"><a name="l01360"></a><span class="lineno"> 1360</span>&#160;    <span class="keywordflow">if</span> (UseInfo-&gt;RegClass <span class="comment">/* Kind */</span> != 1)</div><div class="line"><a name="l01361"></a><span class="lineno"> 1361</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01362"></a><span class="lineno"> 1362</span>&#160;  } <span class="keywordflow">else</span> {</div><div class="line"><a name="l01363"></a><span class="lineno"> 1363</span>&#160;    <span class="keywordflow">if</span> (UseInfo-&gt;RegClass != PPC::GPRC_NOR0RegClassID &amp;&amp;</div><div class="line"><a name="l01364"></a><span class="lineno"> 1364</span>&#160;        UseInfo-&gt;RegClass != PPC::G8RC_NOX0RegClassID)</div><div class="line"><a name="l01365"></a><span class="lineno"> 1365</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01366"></a><span class="lineno"> 1366</span>&#160;  }</div><div class="line"><a name="l01367"></a><span class="lineno"> 1367</span>&#160;</div><div class="line"><a name="l01368"></a><span class="lineno"> 1368</span>&#160;  <span class="comment">// Make sure this is not tied to an output register (or otherwise</span></div><div class="line"><a name="l01369"></a><span class="lineno"> 1369</span>&#160;  <span class="comment">// constrained). This is true for ST?UX registers, for example, which</span></div><div class="line"><a name="l01370"></a><span class="lineno"> 1370</span>&#160;  <span class="comment">// are tied to their output registers.</span></div><div class="line"><a name="l01371"></a><span class="lineno"> 1371</span>&#160;  <span class="keywordflow">if</span> (UseInfo-&gt;Constraints != 0)</div><div class="line"><a name="l01372"></a><span class="lineno"> 1372</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01373"></a><span class="lineno"> 1373</span>&#160;</div><div class="line"><a name="l01374"></a><span class="lineno"> 1374</span>&#160;  <span class="keywordtype">unsigned</span> ZeroReg;</div><div class="line"><a name="l01375"></a><span class="lineno"> 1375</span>&#160;  <span class="keywordflow">if</span> (UseInfo-&gt;isLookupPtrRegClass()) {</div><div class="line"><a name="l01376"></a><span class="lineno"> 1376</span>&#160;    <span class="keywordtype">bool</span> isPPC64 = Subtarget.<a class="code" href="classllvm_1_1PPCSubtarget.html#a6622b99b3c00a3938d969957312b1b52">isPPC64</a>();</div><div class="line"><a name="l01377"></a><span class="lineno"> 1377</span>&#160;    ZeroReg = isPPC64 ? PPC::ZERO8 : PPC::ZERO;</div><div class="line"><a name="l01378"></a><span class="lineno"> 1378</span>&#160;  } <span class="keywordflow">else</span> {</div><div class="line"><a name="l01379"></a><span class="lineno"> 1379</span>&#160;    ZeroReg = UseInfo-&gt;RegClass == PPC::G8RC_NOX0RegClassID ?</div><div class="line"><a name="l01380"></a><span class="lineno"> 1380</span>&#160;              PPC::ZERO8 : PPC::ZERO;</div><div class="line"><a name="l01381"></a><span class="lineno"> 1381</span>&#160;  }</div><div class="line"><a name="l01382"></a><span class="lineno"> 1382</span>&#160;</div><div class="line"><a name="l01383"></a><span class="lineno"> 1383</span>&#160;  <span class="keywordtype">bool</span> DeleteDef = MRI-&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#ae3b0ac9c0aa471a4f05360c8dd596fa2">hasOneNonDBGUse</a>(Reg);</div><div class="line"><a name="l01384"></a><span class="lineno"> 1384</span>&#160;  UseMI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(UseIdx).<a class="code" href="classllvm_1_1MachineOperand.html#a682ba82f42f7903d0000ffbb13ea3b57">setReg</a>(ZeroReg);</div><div class="line"><a name="l01385"></a><span class="lineno"> 1385</span>&#160;</div><div class="line"><a name="l01386"></a><span class="lineno"> 1386</span>&#160;  <span class="keywordflow">if</span> (DeleteDef)</div><div class="line"><a name="l01387"></a><span class="lineno"> 1387</span>&#160;    DefMI.<a class="code" href="classllvm_1_1MachineInstr.html#ac2421adbb9996e1b15f03a8abb6c70a8">eraseFromParent</a>();</div><div class="line"><a name="l01388"></a><span class="lineno"> 1388</span>&#160;</div><div class="line"><a name="l01389"></a><span class="lineno"> 1389</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01390"></a><span class="lineno"> 1390</span>&#160;}</div><div class="line"><a name="l01391"></a><span class="lineno"> 1391</span>&#160;</div><div class="line"><a name="l01392"></a><span class="lineno"><a class="line" href="PPCInstrInfo_8cpp.html#a0b7ca65c5b5aa6d4c80bcddfdd9e520c"> 1392</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="PPCInstrInfo_8cpp.html#a0b7ca65c5b5aa6d4c80bcddfdd9e520c">MBBDefinesCTR</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB) {</div><div class="line"><a name="l01393"></a><span class="lineno"> 1393</span>&#160;  <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#ab2d91e7bec944efcbc39d8e30644f111">begin</a>(), <a class="code" href="namespacellvm_1_1ARM__PROC.html#a1add7850fad3f66c140ecee871460ea4ae9d798593a4a6b5cc48486a453a59e5e">IE</a> = MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#acbc921830578e2741be6549db716c0ce">end</a>();</div><div class="line"><a name="l01394"></a><span class="lineno"> 1394</span>&#160;       <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> != <a class="code" href="namespacellvm_1_1ARM__PROC.html#a1add7850fad3f66c140ecee871460ea4ae9d798593a4a6b5cc48486a453a59e5e">IE</a>; ++<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>)</div><div class="line"><a name="l01395"></a><span class="lineno"> 1395</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>-&gt;definesRegister(PPC::CTR) || <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>-&gt;definesRegister(PPC::CTR8))</div><div class="line"><a name="l01396"></a><span class="lineno"> 1396</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01397"></a><span class="lineno"> 1397</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01398"></a><span class="lineno"> 1398</span>&#160;}</div><div class="line"><a name="l01399"></a><span class="lineno"> 1399</span>&#160;</div><div class="line"><a name="l01400"></a><span class="lineno"> 1400</span>&#160;<span class="comment">// We should make sure that, if we&#39;re going to predicate both sides of a</span></div><div class="line"><a name="l01401"></a><span class="lineno"> 1401</span>&#160;<span class="comment">// condition (a diamond), that both sides don&#39;t define the counter register. We</span></div><div class="line"><a name="l01402"></a><span class="lineno"> 1402</span>&#160;<span class="comment">// can predicate counter-decrement-based branches, but while that predicates</span></div><div class="line"><a name="l01403"></a><span class="lineno"> 1403</span>&#160;<span class="comment">// the branching, it does not predicate the counter decrement. If we tried to</span></div><div class="line"><a name="l01404"></a><span class="lineno"> 1404</span>&#160;<span class="comment">// merge the triangle into one predicated block, we&#39;d decrement the counter</span></div><div class="line"><a name="l01405"></a><span class="lineno"> 1405</span>&#160;<span class="comment">// twice.</span></div><div class="line"><a name="l01406"></a><span class="lineno"><a class="line" href="classllvm_1_1PPCInstrInfo.html#a6332c4b345ad95924b0958ccea46b994"> 1406</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1PPCInstrInfo.html#a7a39ff16bf039402969f41f53763d905">PPCInstrInfo::isProfitableToIfCvt</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;TMBB,</div><div class="line"><a name="l01407"></a><span class="lineno"> 1407</span>&#160;                     <span class="keywordtype">unsigned</span> NumT, <span class="keywordtype">unsigned</span> ExtraT,</div><div class="line"><a name="l01408"></a><span class="lineno"> 1408</span>&#160;                     <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;FMBB,</div><div class="line"><a name="l01409"></a><span class="lineno"> 1409</span>&#160;                     <span class="keywordtype">unsigned</span> NumF, <span class="keywordtype">unsigned</span> ExtraF,</div><div class="line"><a name="l01410"></a><span class="lineno"> 1410</span>&#160;                     <a class="code" href="classllvm_1_1BranchProbability.html">BranchProbability</a> Probability)<span class="keyword"> const </span>{</div><div class="line"><a name="l01411"></a><span class="lineno"> 1411</span>&#160;  <span class="keywordflow">return</span> !(<a class="code" href="PPCInstrInfo_8cpp.html#a0b7ca65c5b5aa6d4c80bcddfdd9e520c">MBBDefinesCTR</a>(TMBB) &amp;&amp; <a class="code" href="PPCInstrInfo_8cpp.html#a0b7ca65c5b5aa6d4c80bcddfdd9e520c">MBBDefinesCTR</a>(FMBB));</div><div class="line"><a name="l01412"></a><span class="lineno"> 1412</span>&#160;}</div><div class="line"><a name="l01413"></a><span class="lineno"> 1413</span>&#160;</div><div class="line"><a name="l01414"></a><span class="lineno"> 1414</span>&#160;</div><div class="line"><a name="l01415"></a><span class="lineno"><a class="line" href="classllvm_1_1PPCInstrInfo.html#a142a35a3df3a734306ff0a9d751c76bd"> 1415</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1PPCInstrInfo.html#a142a35a3df3a734306ff0a9d751c76bd">PPCInstrInfo::isPredicated</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l01416"></a><span class="lineno"> 1416</span>&#160;  <span class="comment">// The predicated branches are identified by their type, not really by the</span></div><div class="line"><a name="l01417"></a><span class="lineno"> 1417</span>&#160;  <span class="comment">// explicit presence of a predicate. Furthermore, some of them can be</span></div><div class="line"><a name="l01418"></a><span class="lineno"> 1418</span>&#160;  <span class="comment">// predicated more than once. Because if conversion won&#39;t try to predicate</span></div><div class="line"><a name="l01419"></a><span class="lineno"> 1419</span>&#160;  <span class="comment">// any instruction which already claims to be predicated (by returning true</span></div><div class="line"><a name="l01420"></a><span class="lineno"> 1420</span>&#160;  <span class="comment">// here), always return false. In doing so, we let isPredicable() be the</span></div><div class="line"><a name="l01421"></a><span class="lineno"> 1421</span>&#160;  <span class="comment">// final word on whether not the instruction can be (further) predicated.</span></div><div class="line"><a name="l01422"></a><span class="lineno"> 1422</span>&#160;</div><div class="line"><a name="l01423"></a><span class="lineno"> 1423</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01424"></a><span class="lineno"> 1424</span>&#160;}</div><div class="line"><a name="l01425"></a><span class="lineno"> 1425</span>&#160;</div><div class="line"><a name="l01426"></a><span class="lineno"><a class="line" href="classllvm_1_1PPCInstrInfo.html#a3922ba52ea3ad741ad0fcd568dd4adce"> 1426</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1PPCInstrInfo.html#a3922ba52ea3ad741ad0fcd568dd4adce">PPCInstrInfo::isUnpredicatedTerminator</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l01427"></a><span class="lineno"> 1427</span>&#160;  <span class="keywordflow">if</span> (!MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0e85c20fe804527f12c86db38ec947ea">isTerminator</a>())</div><div class="line"><a name="l01428"></a><span class="lineno"> 1428</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01429"></a><span class="lineno"> 1429</span>&#160;</div><div class="line"><a name="l01430"></a><span class="lineno"> 1430</span>&#160;  <span class="comment">// Conditional branch is a special case.</span></div><div class="line"><a name="l01431"></a><span class="lineno"> 1431</span>&#160;  <span class="keywordflow">if</span> (MI.<a class="code" href="classllvm_1_1MachineInstr.html#a5891cdb51072f67e65f7ebd9be1205e7">isBranch</a>() &amp;&amp; !MI.<a class="code" href="classllvm_1_1MachineInstr.html#a2dbc79cfed570a9127d2853385162bdf">isBarrier</a>())</div><div class="line"><a name="l01432"></a><span class="lineno"> 1432</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01433"></a><span class="lineno"> 1433</span>&#160;</div><div class="line"><a name="l01434"></a><span class="lineno"> 1434</span>&#160;  <span class="keywordflow">return</span> !<a class="code" href="classllvm_1_1PPCInstrInfo.html#a142a35a3df3a734306ff0a9d751c76bd">isPredicated</a>(MI);</div><div class="line"><a name="l01435"></a><span class="lineno"> 1435</span>&#160;}</div><div class="line"><a name="l01436"></a><span class="lineno"> 1436</span>&#160;</div><div class="line"><a name="l01437"></a><span class="lineno"><a class="line" href="classllvm_1_1PPCInstrInfo.html#ae5781ad71db6e0e3bf84f10c4490e291"> 1437</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1PPCInstrInfo.html#ae5781ad71db6e0e3bf84f10c4490e291">PPCInstrInfo::PredicateInstruction</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div><div class="line"><a name="l01438"></a><span class="lineno"> 1438</span>&#160;                                        <a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;MachineOperand&gt;</a> Pred)<span class="keyword"> const </span>{</div><div class="line"><a name="l01439"></a><span class="lineno"> 1439</span>&#160;  <span class="keywordtype">unsigned</span> OpC = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>();</div><div class="line"><a name="l01440"></a><span class="lineno"> 1440</span>&#160;  <span class="keywordflow">if</span> (OpC == PPC::BLR || OpC == PPC::BLR8) {</div><div class="line"><a name="l01441"></a><span class="lineno"> 1441</span>&#160;    <span class="keywordflow">if</span> (Pred[1].<a class="code" href="MipsDisassembler_8cpp.html#a30bccd0ebacd9892c243f7bd520e4aa0">getReg</a>() == PPC::CTR8 || Pred[1].<a class="code" href="MipsDisassembler_8cpp.html#a30bccd0ebacd9892c243f7bd520e4aa0">getReg</a>() == PPC::CTR) {</div><div class="line"><a name="l01442"></a><span class="lineno"> 1442</span>&#160;      <span class="keywordtype">bool</span> isPPC64 = Subtarget.<a class="code" href="classllvm_1_1PPCSubtarget.html#a6622b99b3c00a3938d969957312b1b52">isPPC64</a>();</div><div class="line"><a name="l01443"></a><span class="lineno"> 1443</span>&#160;      MI.<a class="code" href="classllvm_1_1MachineInstr.html#a1ecb35298bc4d1fe03997959e1210c87">setDesc</a>(<span class="keyword">get</span>(Pred[0].getImm() ? (isPPC64 ? PPC::BDNZLR8 : PPC::BDNZLR)</div><div class="line"><a name="l01444"></a><span class="lineno"> 1444</span>&#160;                                      : (isPPC64 ? PPC::BDZLR8 : PPC::BDZLR)));</div><div class="line"><a name="l01445"></a><span class="lineno"> 1445</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Pred[0].getImm() == <a class="code" href="namespacellvm_1_1PPC.html#a14028f7fe73a11dabc6583510cc0a355a3382a0bee0f471ebce5e57f6cbdc91d6">PPC::PRED_BIT_SET</a>) {</div><div class="line"><a name="l01446"></a><span class="lineno"> 1446</span>&#160;      MI.<a class="code" href="classllvm_1_1MachineInstr.html#a1ecb35298bc4d1fe03997959e1210c87">setDesc</a>(<span class="keyword">get</span>(PPC::BCLR));</div><div class="line"><a name="l01447"></a><span class="lineno"> 1447</span>&#160;      <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a>(*MI.<a class="code" href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">getParent</a>()-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#a4e21760f681d6f97f95c8414e7b83ea5">getParent</a>(), <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>).<a class="code" href="FileCheck_8cpp.html#a1e23cc505a17287914489e2d7f7093ba">add</a>(Pred[1]);</div><div class="line"><a name="l01448"></a><span class="lineno"> 1448</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Pred[0].getImm() == <a class="code" href="namespacellvm_1_1PPC.html#a14028f7fe73a11dabc6583510cc0a355aa3aa5d66d33f7c07c2932141ad4c4b67">PPC::PRED_BIT_UNSET</a>) {</div><div class="line"><a name="l01449"></a><span class="lineno"> 1449</span>&#160;      MI.<a class="code" href="classllvm_1_1MachineInstr.html#a1ecb35298bc4d1fe03997959e1210c87">setDesc</a>(<span class="keyword">get</span>(PPC::BCLRn));</div><div class="line"><a name="l01450"></a><span class="lineno"> 1450</span>&#160;      <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a>(*MI.<a class="code" href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">getParent</a>()-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#a4e21760f681d6f97f95c8414e7b83ea5">getParent</a>(), <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>).<a class="code" href="FileCheck_8cpp.html#a1e23cc505a17287914489e2d7f7093ba">add</a>(Pred[1]);</div><div class="line"><a name="l01451"></a><span class="lineno"> 1451</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l01452"></a><span class="lineno"> 1452</span>&#160;      MI.<a class="code" href="classllvm_1_1MachineInstr.html#a1ecb35298bc4d1fe03997959e1210c87">setDesc</a>(<span class="keyword">get</span>(PPC::BCCLR));</div><div class="line"><a name="l01453"></a><span class="lineno"> 1453</span>&#160;      <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a>(*MI.<a class="code" href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">getParent</a>()-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#a4e21760f681d6f97f95c8414e7b83ea5">getParent</a>(), <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)</div><div class="line"><a name="l01454"></a><span class="lineno"> 1454</span>&#160;          .addImm(Pred[0].getImm())</div><div class="line"><a name="l01455"></a><span class="lineno"> 1455</span>&#160;          .<a class="code" href="FileCheck_8cpp.html#a1e23cc505a17287914489e2d7f7093ba">add</a>(Pred[1]);</div><div class="line"><a name="l01456"></a><span class="lineno"> 1456</span>&#160;    }</div><div class="line"><a name="l01457"></a><span class="lineno"> 1457</span>&#160;</div><div class="line"><a name="l01458"></a><span class="lineno"> 1458</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01459"></a><span class="lineno"> 1459</span>&#160;  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (OpC == <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">PPC::B</a>) {</div><div class="line"><a name="l01460"></a><span class="lineno"> 1460</span>&#160;    <span class="keywordflow">if</span> (Pred[1].<a class="code" href="MipsDisassembler_8cpp.html#a30bccd0ebacd9892c243f7bd520e4aa0">getReg</a>() == PPC::CTR8 || Pred[1].<a class="code" href="MipsDisassembler_8cpp.html#a30bccd0ebacd9892c243f7bd520e4aa0">getReg</a>() == PPC::CTR) {</div><div class="line"><a name="l01461"></a><span class="lineno"> 1461</span>&#160;      <span class="keywordtype">bool</span> isPPC64 = Subtarget.<a class="code" href="classllvm_1_1PPCSubtarget.html#a6622b99b3c00a3938d969957312b1b52">isPPC64</a>();</div><div class="line"><a name="l01462"></a><span class="lineno"> 1462</span>&#160;      MI.<a class="code" href="classllvm_1_1MachineInstr.html#a1ecb35298bc4d1fe03997959e1210c87">setDesc</a>(<span class="keyword">get</span>(Pred[0].getImm() ? (isPPC64 ? PPC::BDNZ8 : <a class="code" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a160ec67350dc5e964fc0a12a9cde1df8">PPC::BDNZ</a>)</div><div class="line"><a name="l01463"></a><span class="lineno"> 1463</span>&#160;                                      : (isPPC64 ? PPC::BDZ8 : <a class="code" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19addb9d78754c1f2e6d765a0da913f0800">PPC::BDZ</a>)));</div><div class="line"><a name="l01464"></a><span class="lineno"> 1464</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Pred[0].getImm() == <a class="code" href="namespacellvm_1_1PPC.html#a14028f7fe73a11dabc6583510cc0a355a3382a0bee0f471ebce5e57f6cbdc91d6">PPC::PRED_BIT_SET</a>) {</div><div class="line"><a name="l01465"></a><span class="lineno"> 1465</span>&#160;      <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *MBB = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#a9b48cb80ee1534c2b51d789b673137c1">getMBB</a>();</div><div class="line"><a name="l01466"></a><span class="lineno"> 1466</span>&#160;      MI.<a class="code" href="classllvm_1_1MachineInstr.html#a58fb7c99a3300f341e23893f999d35f3">RemoveOperand</a>(0);</div><div class="line"><a name="l01467"></a><span class="lineno"> 1467</span>&#160;</div><div class="line"><a name="l01468"></a><span class="lineno"> 1468</span>&#160;      MI.<a class="code" href="classllvm_1_1MachineInstr.html#a1ecb35298bc4d1fe03997959e1210c87">setDesc</a>(<span class="keyword">get</span>(PPC::BC));</div><div class="line"><a name="l01469"></a><span class="lineno"> 1469</span>&#160;      <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a>(*MI.<a class="code" href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">getParent</a>()-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#a4e21760f681d6f97f95c8414e7b83ea5">getParent</a>(), <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)</div><div class="line"><a name="l01470"></a><span class="lineno"> 1470</span>&#160;          .<a class="code" href="FileCheck_8cpp.html#a1e23cc505a17287914489e2d7f7093ba">add</a>(Pred[1])</div><div class="line"><a name="l01471"></a><span class="lineno"> 1471</span>&#160;          .addMBB(MBB);</div><div class="line"><a name="l01472"></a><span class="lineno"> 1472</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Pred[0].getImm() == <a class="code" href="namespacellvm_1_1PPC.html#a14028f7fe73a11dabc6583510cc0a355aa3aa5d66d33f7c07c2932141ad4c4b67">PPC::PRED_BIT_UNSET</a>) {</div><div class="line"><a name="l01473"></a><span class="lineno"> 1473</span>&#160;      <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *MBB = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#a9b48cb80ee1534c2b51d789b673137c1">getMBB</a>();</div><div class="line"><a name="l01474"></a><span class="lineno"> 1474</span>&#160;      MI.<a class="code" href="classllvm_1_1MachineInstr.html#a58fb7c99a3300f341e23893f999d35f3">RemoveOperand</a>(0);</div><div class="line"><a name="l01475"></a><span class="lineno"> 1475</span>&#160;</div><div class="line"><a name="l01476"></a><span class="lineno"> 1476</span>&#160;      MI.<a class="code" href="classllvm_1_1MachineInstr.html#a1ecb35298bc4d1fe03997959e1210c87">setDesc</a>(<span class="keyword">get</span>(PPC::BCn));</div><div class="line"><a name="l01477"></a><span class="lineno"> 1477</span>&#160;      <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a>(*MI.<a class="code" href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">getParent</a>()-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#a4e21760f681d6f97f95c8414e7b83ea5">getParent</a>(), <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)</div><div class="line"><a name="l01478"></a><span class="lineno"> 1478</span>&#160;          .<a class="code" href="FileCheck_8cpp.html#a1e23cc505a17287914489e2d7f7093ba">add</a>(Pred[1])</div><div class="line"><a name="l01479"></a><span class="lineno"> 1479</span>&#160;          .addMBB(MBB);</div><div class="line"><a name="l01480"></a><span class="lineno"> 1480</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l01481"></a><span class="lineno"> 1481</span>&#160;      <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *MBB = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#a9b48cb80ee1534c2b51d789b673137c1">getMBB</a>();</div><div class="line"><a name="l01482"></a><span class="lineno"> 1482</span>&#160;      MI.<a class="code" href="classllvm_1_1MachineInstr.html#a58fb7c99a3300f341e23893f999d35f3">RemoveOperand</a>(0);</div><div class="line"><a name="l01483"></a><span class="lineno"> 1483</span>&#160;</div><div class="line"><a name="l01484"></a><span class="lineno"> 1484</span>&#160;      MI.<a class="code" href="classllvm_1_1MachineInstr.html#a1ecb35298bc4d1fe03997959e1210c87">setDesc</a>(<span class="keyword">get</span>(PPC::BCC));</div><div class="line"><a name="l01485"></a><span class="lineno"> 1485</span>&#160;      <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a>(*MI.<a class="code" href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">getParent</a>()-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#a4e21760f681d6f97f95c8414e7b83ea5">getParent</a>(), <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)</div><div class="line"><a name="l01486"></a><span class="lineno"> 1486</span>&#160;          .addImm(Pred[0].getImm())</div><div class="line"><a name="l01487"></a><span class="lineno"> 1487</span>&#160;          .<a class="code" href="FileCheck_8cpp.html#a1e23cc505a17287914489e2d7f7093ba">add</a>(Pred[1])</div><div class="line"><a name="l01488"></a><span class="lineno"> 1488</span>&#160;          .addMBB(MBB);</div><div class="line"><a name="l01489"></a><span class="lineno"> 1489</span>&#160;    }</div><div class="line"><a name="l01490"></a><span class="lineno"> 1490</span>&#160;</div><div class="line"><a name="l01491"></a><span class="lineno"> 1491</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01492"></a><span class="lineno"> 1492</span>&#160;  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (OpC == PPC::BCTR || OpC == PPC::BCTR8 || OpC == <a class="code" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a453b3ee2482b8a61bbcf5ce1cd6e395e">PPC::BCTRL</a> ||</div><div class="line"><a name="l01493"></a><span class="lineno"> 1493</span>&#160;             OpC == PPC::BCTRL8) {</div><div class="line"><a name="l01494"></a><span class="lineno"> 1494</span>&#160;    <span class="keywordflow">if</span> (Pred[1].<a class="code" href="MipsDisassembler_8cpp.html#a30bccd0ebacd9892c243f7bd520e4aa0">getReg</a>() == PPC::CTR8 || Pred[1].<a class="code" href="MipsDisassembler_8cpp.html#a30bccd0ebacd9892c243f7bd520e4aa0">getReg</a>() == PPC::CTR)</div><div class="line"><a name="l01495"></a><span class="lineno"> 1495</span>&#160;      <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Cannot predicate bctr[l] on the ctr register&quot;</span>);</div><div class="line"><a name="l01496"></a><span class="lineno"> 1496</span>&#160;</div><div class="line"><a name="l01497"></a><span class="lineno"> 1497</span>&#160;    <span class="keywordtype">bool</span> setLR = OpC == <a class="code" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a453b3ee2482b8a61bbcf5ce1cd6e395e">PPC::BCTRL</a> || OpC == PPC::BCTRL8;</div><div class="line"><a name="l01498"></a><span class="lineno"> 1498</span>&#160;    <span class="keywordtype">bool</span> isPPC64 = Subtarget.<a class="code" href="classllvm_1_1PPCSubtarget.html#a6622b99b3c00a3938d969957312b1b52">isPPC64</a>();</div><div class="line"><a name="l01499"></a><span class="lineno"> 1499</span>&#160;</div><div class="line"><a name="l01500"></a><span class="lineno"> 1500</span>&#160;    <span class="keywordflow">if</span> (Pred[0].getImm() == <a class="code" href="namespacellvm_1_1PPC.html#a14028f7fe73a11dabc6583510cc0a355a3382a0bee0f471ebce5e57f6cbdc91d6">PPC::PRED_BIT_SET</a>) {</div><div class="line"><a name="l01501"></a><span class="lineno"> 1501</span>&#160;      MI.<a class="code" href="classllvm_1_1MachineInstr.html#a1ecb35298bc4d1fe03997959e1210c87">setDesc</a>(<span class="keyword">get</span>(isPPC64 ? (setLR ? PPC::BCCTRL8 : PPC::BCCTR8)</div><div class="line"><a name="l01502"></a><span class="lineno"> 1502</span>&#160;                             : (setLR ? PPC::BCCTRL : PPC::BCCTR)));</div><div class="line"><a name="l01503"></a><span class="lineno"> 1503</span>&#160;      <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a>(*MI.<a class="code" href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">getParent</a>()-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#a4e21760f681d6f97f95c8414e7b83ea5">getParent</a>(), <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>).<a class="code" href="FileCheck_8cpp.html#a1e23cc505a17287914489e2d7f7093ba">add</a>(Pred[1]);</div><div class="line"><a name="l01504"></a><span class="lineno"> 1504</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01505"></a><span class="lineno"> 1505</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Pred[0].getImm() == <a class="code" href="namespacellvm_1_1PPC.html#a14028f7fe73a11dabc6583510cc0a355aa3aa5d66d33f7c07c2932141ad4c4b67">PPC::PRED_BIT_UNSET</a>) {</div><div class="line"><a name="l01506"></a><span class="lineno"> 1506</span>&#160;      MI.<a class="code" href="classllvm_1_1MachineInstr.html#a1ecb35298bc4d1fe03997959e1210c87">setDesc</a>(<span class="keyword">get</span>(isPPC64 ? (setLR ? PPC::BCCTRL8n : PPC::BCCTR8n)</div><div class="line"><a name="l01507"></a><span class="lineno"> 1507</span>&#160;                             : (setLR ? PPC::BCCTRLn : PPC::BCCTRn)));</div><div class="line"><a name="l01508"></a><span class="lineno"> 1508</span>&#160;      <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a>(*MI.<a class="code" href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">getParent</a>()-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#a4e21760f681d6f97f95c8414e7b83ea5">getParent</a>(), <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>).<a class="code" href="FileCheck_8cpp.html#a1e23cc505a17287914489e2d7f7093ba">add</a>(Pred[1]);</div><div class="line"><a name="l01509"></a><span class="lineno"> 1509</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01510"></a><span class="lineno"> 1510</span>&#160;    }</div><div class="line"><a name="l01511"></a><span class="lineno"> 1511</span>&#160;</div><div class="line"><a name="l01512"></a><span class="lineno"> 1512</span>&#160;    MI.<a class="code" href="classllvm_1_1MachineInstr.html#a1ecb35298bc4d1fe03997959e1210c87">setDesc</a>(<span class="keyword">get</span>(isPPC64 ? (setLR ? PPC::BCCCTRL8 : PPC::BCCCTR8)</div><div class="line"><a name="l01513"></a><span class="lineno"> 1513</span>&#160;                           : (setLR ? PPC::BCCCTRL : PPC::BCCCTR)));</div><div class="line"><a name="l01514"></a><span class="lineno"> 1514</span>&#160;    <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a>(*MI.<a class="code" href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">getParent</a>()-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#a4e21760f681d6f97f95c8414e7b83ea5">getParent</a>(), <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)</div><div class="line"><a name="l01515"></a><span class="lineno"> 1515</span>&#160;        .addImm(Pred[0].getImm())</div><div class="line"><a name="l01516"></a><span class="lineno"> 1516</span>&#160;        .<a class="code" href="FileCheck_8cpp.html#a1e23cc505a17287914489e2d7f7093ba">add</a>(Pred[1]);</div><div class="line"><a name="l01517"></a><span class="lineno"> 1517</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01518"></a><span class="lineno"> 1518</span>&#160;  }</div><div class="line"><a name="l01519"></a><span class="lineno"> 1519</span>&#160;</div><div class="line"><a name="l01520"></a><span class="lineno"> 1520</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01521"></a><span class="lineno"> 1521</span>&#160;}</div><div class="line"><a name="l01522"></a><span class="lineno"> 1522</span>&#160;</div><div class="line"><a name="l01523"></a><span class="lineno"><a class="line" href="classllvm_1_1PPCInstrInfo.html#a87b39c65c6a9fd9acdc3cd6ea03ed323"> 1523</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1PPCInstrInfo.html#a87b39c65c6a9fd9acdc3cd6ea03ed323">PPCInstrInfo::SubsumesPredicate</a>(<a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;MachineOperand&gt;</a> Pred1,</div><div class="line"><a name="l01524"></a><span class="lineno"> 1524</span>&#160;                                     <a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;MachineOperand&gt;</a> Pred2)<span class="keyword"> const </span>{</div><div class="line"><a name="l01525"></a><span class="lineno"> 1525</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Pred1.<a class="code" href="classllvm_1_1ArrayRef.html#a85ffb6531d4cda988ea81f18d4e56fb7">size</a>() == 2 &amp;&amp; <span class="stringliteral">&quot;Invalid PPC first predicate&quot;</span>);</div><div class="line"><a name="l01526"></a><span class="lineno"> 1526</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Pred2.<a class="code" href="classllvm_1_1ArrayRef.html#a85ffb6531d4cda988ea81f18d4e56fb7">size</a>() == 2 &amp;&amp; <span class="stringliteral">&quot;Invalid PPC second predicate&quot;</span>);</div><div class="line"><a name="l01527"></a><span class="lineno"> 1527</span>&#160;</div><div class="line"><a name="l01528"></a><span class="lineno"> 1528</span>&#160;  <span class="keywordflow">if</span> (Pred1[1].<a class="code" href="MipsDisassembler_8cpp.html#a30bccd0ebacd9892c243f7bd520e4aa0">getReg</a>() == PPC::CTR8 || Pred1[1].getReg() == PPC::CTR)</div><div class="line"><a name="l01529"></a><span class="lineno"> 1529</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01530"></a><span class="lineno"> 1530</span>&#160;  <span class="keywordflow">if</span> (Pred2[1].<a class="code" href="MipsDisassembler_8cpp.html#a30bccd0ebacd9892c243f7bd520e4aa0">getReg</a>() == PPC::CTR8 || Pred2[1].getReg() == PPC::CTR)</div><div class="line"><a name="l01531"></a><span class="lineno"> 1531</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01532"></a><span class="lineno"> 1532</span>&#160;</div><div class="line"><a name="l01533"></a><span class="lineno"> 1533</span>&#160;  <span class="comment">// P1 can only subsume P2 if they test the same condition register.</span></div><div class="line"><a name="l01534"></a><span class="lineno"> 1534</span>&#160;  <span class="keywordflow">if</span> (Pred1[1].<a class="code" href="MipsDisassembler_8cpp.html#a30bccd0ebacd9892c243f7bd520e4aa0">getReg</a>() != Pred2[1].getReg())</div><div class="line"><a name="l01535"></a><span class="lineno"> 1535</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01536"></a><span class="lineno"> 1536</span>&#160;</div><div class="line"><a name="l01537"></a><span class="lineno"> 1537</span>&#160;  <a class="code" href="namespacellvm_1_1PPC.html#a14028f7fe73a11dabc6583510cc0a355">PPC::Predicate</a> P1 = (<a class="code" href="namespacellvm_1_1PPC.html#a14028f7fe73a11dabc6583510cc0a355">PPC::Predicate</a>) Pred1[0].getImm();</div><div class="line"><a name="l01538"></a><span class="lineno"> 1538</span>&#160;  <a class="code" href="namespacellvm_1_1PPC.html#a14028f7fe73a11dabc6583510cc0a355">PPC::Predicate</a> P2 = (<a class="code" href="namespacellvm_1_1PPC.html#a14028f7fe73a11dabc6583510cc0a355">PPC::Predicate</a>) Pred2[0].getImm();</div><div class="line"><a name="l01539"></a><span class="lineno"> 1539</span>&#160;</div><div class="line"><a name="l01540"></a><span class="lineno"> 1540</span>&#160;  <span class="keywordflow">if</span> (P1 == P2)</div><div class="line"><a name="l01541"></a><span class="lineno"> 1541</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01542"></a><span class="lineno"> 1542</span>&#160;</div><div class="line"><a name="l01543"></a><span class="lineno"> 1543</span>&#160;  <span class="comment">// Does P1 subsume P2, e.g. GE subsumes GT.</span></div><div class="line"><a name="l01544"></a><span class="lineno"> 1544</span>&#160;  <span class="keywordflow">if</span> (P1 == <a class="code" href="namespacellvm_1_1PPC.html#a14028f7fe73a11dabc6583510cc0a355ac89b6a30c033abb18a7e81f48b0e3593">PPC::PRED_LE</a> &amp;&amp;</div><div class="line"><a name="l01545"></a><span class="lineno"> 1545</span>&#160;      (P2 == <a class="code" href="namespacellvm_1_1PPC.html#a14028f7fe73a11dabc6583510cc0a355a46cd6e935d7b9cc679d9cb0cf025ae91">PPC::PRED_LT</a> || P2 == <a class="code" href="namespacellvm_1_1PPC.html#a14028f7fe73a11dabc6583510cc0a355a34be5288a1bb24e5120358395f7f0dc3">PPC::PRED_EQ</a>))</div><div class="line"><a name="l01546"></a><span class="lineno"> 1546</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01547"></a><span class="lineno"> 1547</span>&#160;  <span class="keywordflow">if</span> (P1 == <a class="code" href="namespacellvm_1_1PPC.html#a14028f7fe73a11dabc6583510cc0a355a44abec85091b571da2189ac4bd139095">PPC::PRED_GE</a> &amp;&amp;</div><div class="line"><a name="l01548"></a><span class="lineno"> 1548</span>&#160;      (P2 == <a class="code" href="namespacellvm_1_1PPC.html#a14028f7fe73a11dabc6583510cc0a355a8cd4d49277068c1eab8d4d7c4835b817">PPC::PRED_GT</a> || P2 == <a class="code" href="namespacellvm_1_1PPC.html#a14028f7fe73a11dabc6583510cc0a355a34be5288a1bb24e5120358395f7f0dc3">PPC::PRED_EQ</a>))</div><div class="line"><a name="l01549"></a><span class="lineno"> 1549</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01550"></a><span class="lineno"> 1550</span>&#160;</div><div class="line"><a name="l01551"></a><span class="lineno"> 1551</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01552"></a><span class="lineno"> 1552</span>&#160;}</div><div class="line"><a name="l01553"></a><span class="lineno"> 1553</span>&#160;</div><div class="line"><a name="l01554"></a><span class="lineno"><a class="line" href="classllvm_1_1PPCInstrInfo.html#a81d3f027b08f5bcac3813ec29ea87d94"> 1554</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1PPCInstrInfo.html#a81d3f027b08f5bcac3813ec29ea87d94">PPCInstrInfo::DefinesPredicate</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div><div class="line"><a name="l01555"></a><span class="lineno"> 1555</span>&#160;                                    std::vector&lt;MachineOperand&gt; &amp;Pred)<span class="keyword"> const </span>{</div><div class="line"><a name="l01556"></a><span class="lineno"> 1556</span>&#160;  <span class="comment">// Note: At the present time, the contents of Pred from this function is</span></div><div class="line"><a name="l01557"></a><span class="lineno"> 1557</span>&#160;  <span class="comment">// unused by IfConversion. This implementation follows ARM by pushing the</span></div><div class="line"><a name="l01558"></a><span class="lineno"> 1558</span>&#160;  <span class="comment">// CR-defining operand. Because the &#39;DZ&#39; and &#39;DNZ&#39; count as types of</span></div><div class="line"><a name="l01559"></a><span class="lineno"> 1559</span>&#160;  <span class="comment">// predicate, instructions defining CTR or CTR8 are also included as</span></div><div class="line"><a name="l01560"></a><span class="lineno"> 1560</span>&#160;  <span class="comment">// predicate-defining instructions.</span></div><div class="line"><a name="l01561"></a><span class="lineno"> 1561</span>&#160;</div><div class="line"><a name="l01562"></a><span class="lineno"> 1562</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RCs[] =</div><div class="line"><a name="l01563"></a><span class="lineno"> 1563</span>&#160;    { &amp;PPC::CRRCRegClass, &amp;PPC::CRBITRCRegClass,</div><div class="line"><a name="l01564"></a><span class="lineno"> 1564</span>&#160;      &amp;PPC::CTRRCRegClass, &amp;PPC::CTRRC8RegClass };</div><div class="line"><a name="l01565"></a><span class="lineno"> 1565</span>&#160;</div><div class="line"><a name="l01566"></a><span class="lineno"> 1566</span>&#160;  <span class="keywordtype">bool</span> Found = <span class="keyword">false</span>;</div><div class="line"><a name="l01567"></a><span class="lineno"> 1567</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 0, <a class="code" href="namespacellvm_1_1numbers.html#a92f4283d4e0e2ea1776894b3ae93640f">e</a> = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a432824f0975bb863478bf4ef3a5df258">getNumOperands</a>(); i != <a class="code" href="namespacellvm_1_1numbers.html#a92f4283d4e0e2ea1776894b3ae93640f">e</a>; ++i) {</div><div class="line"><a name="l01568"></a><span class="lineno"> 1568</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MO = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(i);</div><div class="line"><a name="l01569"></a><span class="lineno"> 1569</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> c = 0; c &lt; <a class="code" href="namespacellvm.html#a7510cdb641954d5eca96ba44129a0737">array_lengthof</a>(RCs) &amp;&amp; !Found; ++c) {</div><div class="line"><a name="l01570"></a><span class="lineno"> 1570</span>&#160;      <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC = RCs[c];</div><div class="line"><a name="l01571"></a><span class="lineno"> 1571</span>&#160;      <span class="keywordflow">if</span> (MO.<a class="code" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>()) {</div><div class="line"><a name="l01572"></a><span class="lineno"> 1572</span>&#160;        <span class="keywordflow">if</span> (MO.<a class="code" href="classllvm_1_1MachineOperand.html#a75eb135014670ce946e78739cdc9b51b">isDef</a>() &amp;&amp; RC-&gt;<a class="code" href="classllvm_1_1TargetRegisterClass.html#abd520c7b7939c6d4c37dff9e30e23fc6">contains</a>(MO.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>())) {</div><div class="line"><a name="l01573"></a><span class="lineno"> 1573</span>&#160;          Pred.push_back(MO);</div><div class="line"><a name="l01574"></a><span class="lineno"> 1574</span>&#160;          Found = <span class="keyword">true</span>;</div><div class="line"><a name="l01575"></a><span class="lineno"> 1575</span>&#160;        }</div><div class="line"><a name="l01576"></a><span class="lineno"> 1576</span>&#160;      } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (MO.<a class="code" href="classllvm_1_1MachineOperand.html#a55fdcb2a9df9a69067eed1bc17a0b927">isRegMask</a>()) {</div><div class="line"><a name="l01577"></a><span class="lineno"> 1577</span>&#160;        <span class="keywordflow">for</span> (<a class="code" href="classuint16__t.html">TargetRegisterClass::iterator</a> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = RC-&gt;<a class="code" href="classllvm_1_1TargetRegisterClass.html#ae39f39f7451b8556a479efc27ad2a149">begin</a>(),</div><div class="line"><a name="l01578"></a><span class="lineno"> 1578</span>&#160;             <a class="code" href="namespacellvm_1_1ARM__PROC.html#a1add7850fad3f66c140ecee871460ea4ae9d798593a4a6b5cc48486a453a59e5e">IE</a> = RC-&gt;<a class="code" href="classllvm_1_1TargetRegisterClass.html#a881bc79908403b2d42dc1c4377e5cbb6">end</a>(); <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> != <a class="code" href="namespacellvm_1_1ARM__PROC.html#a1add7850fad3f66c140ecee871460ea4ae9d798593a4a6b5cc48486a453a59e5e">IE</a>; ++<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>)</div><div class="line"><a name="l01579"></a><span class="lineno"> 1579</span>&#160;          <span class="keywordflow">if</span> (MO.<a class="code" href="classllvm_1_1MachineOperand.html#ad5bef9f5be828b62f053b3017eb9dbdb">clobbersPhysReg</a>(*<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>)) {</div><div class="line"><a name="l01580"></a><span class="lineno"> 1580</span>&#160;            Pred.push_back(MO);</div><div class="line"><a name="l01581"></a><span class="lineno"> 1581</span>&#160;            Found = <span class="keyword">true</span>;</div><div class="line"><a name="l01582"></a><span class="lineno"> 1582</span>&#160;          }</div><div class="line"><a name="l01583"></a><span class="lineno"> 1583</span>&#160;      }</div><div class="line"><a name="l01584"></a><span class="lineno"> 1584</span>&#160;    }</div><div class="line"><a name="l01585"></a><span class="lineno"> 1585</span>&#160;  }</div><div class="line"><a name="l01586"></a><span class="lineno"> 1586</span>&#160;</div><div class="line"><a name="l01587"></a><span class="lineno"> 1587</span>&#160;  <span class="keywordflow">return</span> Found;</div><div class="line"><a name="l01588"></a><span class="lineno"> 1588</span>&#160;}</div><div class="line"><a name="l01589"></a><span class="lineno"> 1589</span>&#160;</div><div class="line"><a name="l01590"></a><span class="lineno"><a class="line" href="classllvm_1_1PPCInstrInfo.html#a7208e2490045a3f9775f51c3722b1812"> 1590</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1PPCInstrInfo.html#a7208e2490045a3f9775f51c3722b1812">PPCInstrInfo::analyzeCompare</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keywordtype">unsigned</span> &amp;SrcReg,</div><div class="line"><a name="l01591"></a><span class="lineno"> 1591</span>&#160;                                  <span class="keywordtype">unsigned</span> &amp;SrcReg2, <span class="keywordtype">int</span> &amp;<a class="code" href="namespacellvm_1_1BitmaskEnumDetail.html#a57281a2e15e74e18c8697f5db821262b">Mask</a>,</div><div class="line"><a name="l01592"></a><span class="lineno"> 1592</span>&#160;                                  <span class="keywordtype">int</span> &amp;<a class="code" href="classllvm_1_1Value.html">Value</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l01593"></a><span class="lineno"> 1593</span>&#160;  <span class="keywordtype">unsigned</span> Opc = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>();</div><div class="line"><a name="l01594"></a><span class="lineno"> 1594</span>&#160;</div><div class="line"><a name="l01595"></a><span class="lineno"> 1595</span>&#160;  <span class="keywordflow">switch</span> (Opc) {</div><div class="line"><a name="l01596"></a><span class="lineno"> 1596</span>&#160;  <span class="keywordflow">default</span>: <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01597"></a><span class="lineno"> 1597</span>&#160;  <span class="keywordflow">case</span> PPC::CMPWI:</div><div class="line"><a name="l01598"></a><span class="lineno"> 1598</span>&#160;  <span class="keywordflow">case</span> PPC::CMPLWI:</div><div class="line"><a name="l01599"></a><span class="lineno"> 1599</span>&#160;  <span class="keywordflow">case</span> PPC::CMPDI:</div><div class="line"><a name="l01600"></a><span class="lineno"> 1600</span>&#160;  <span class="keywordflow">case</span> PPC::CMPLDI:</div><div class="line"><a name="l01601"></a><span class="lineno"> 1601</span>&#160;    SrcReg = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l01602"></a><span class="lineno"> 1602</span>&#160;    SrcReg2 = 0;</div><div class="line"><a name="l01603"></a><span class="lineno"> 1603</span>&#160;    Value = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2).<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>();</div><div class="line"><a name="l01604"></a><span class="lineno"> 1604</span>&#160;    Mask = 0xFFFF;</div><div class="line"><a name="l01605"></a><span class="lineno"> 1605</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01606"></a><span class="lineno"> 1606</span>&#160;  <span class="keywordflow">case</span> PPC::CMPW:</div><div class="line"><a name="l01607"></a><span class="lineno"> 1607</span>&#160;  <span class="keywordflow">case</span> PPC::CMPLW:</div><div class="line"><a name="l01608"></a><span class="lineno"> 1608</span>&#160;  <span class="keywordflow">case</span> PPC::CMPD:</div><div class="line"><a name="l01609"></a><span class="lineno"> 1609</span>&#160;  <span class="keywordflow">case</span> PPC::CMPLD:</div><div class="line"><a name="l01610"></a><span class="lineno"> 1610</span>&#160;  <span class="keywordflow">case</span> PPC::FCMPUS:</div><div class="line"><a name="l01611"></a><span class="lineno"> 1611</span>&#160;  <span class="keywordflow">case</span> PPC::FCMPUD:</div><div class="line"><a name="l01612"></a><span class="lineno"> 1612</span>&#160;    SrcReg = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l01613"></a><span class="lineno"> 1613</span>&#160;    SrcReg2 = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l01614"></a><span class="lineno"> 1614</span>&#160;    Value = 0;</div><div class="line"><a name="l01615"></a><span class="lineno"> 1615</span>&#160;    Mask = 0;</div><div class="line"><a name="l01616"></a><span class="lineno"> 1616</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01617"></a><span class="lineno"> 1617</span>&#160;  }</div><div class="line"><a name="l01618"></a><span class="lineno"> 1618</span>&#160;}</div><div class="line"><a name="l01619"></a><span class="lineno"> 1619</span>&#160;</div><div class="line"><a name="l01620"></a><span class="lineno"><a class="line" href="classllvm_1_1PPCInstrInfo.html#aad6b76b2d031e35e9b9b4341f6277bad"> 1620</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1PPCInstrInfo.html#aad6b76b2d031e35e9b9b4341f6277bad">PPCInstrInfo::optimizeCompareInstr</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;CmpInstr, <span class="keywordtype">unsigned</span> SrcReg,</div><div class="line"><a name="l01621"></a><span class="lineno"> 1621</span>&#160;                                        <span class="keywordtype">unsigned</span> SrcReg2, <span class="keywordtype">int</span> <a class="code" href="namespacellvm_1_1BitmaskEnumDetail.html#a57281a2e15e74e18c8697f5db821262b">Mask</a>, <span class="keywordtype">int</span> <a class="code" href="classllvm_1_1Value.html">Value</a>,</div><div class="line"><a name="l01622"></a><span class="lineno"> 1622</span>&#160;                                        <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> *<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l01623"></a><span class="lineno"> 1623</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="PPCInstrInfo_8cpp.html#a93c546def4cf10e701699eba921b3532">DisableCmpOpt</a>)</div><div class="line"><a name="l01624"></a><span class="lineno"> 1624</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01625"></a><span class="lineno"> 1625</span>&#160;</div><div class="line"><a name="l01626"></a><span class="lineno"> 1626</span>&#160;  <span class="keywordtype">int</span> OpC = CmpInstr.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>();</div><div class="line"><a name="l01627"></a><span class="lineno"> 1627</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> CRReg = CmpInstr.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l01628"></a><span class="lineno"> 1628</span>&#160;</div><div class="line"><a name="l01629"></a><span class="lineno"> 1629</span>&#160;  <span class="comment">// FP record forms set CR1 based on the exception status bits, not a</span></div><div class="line"><a name="l01630"></a><span class="lineno"> 1630</span>&#160;  <span class="comment">// comparison with zero.</span></div><div class="line"><a name="l01631"></a><span class="lineno"> 1631</span>&#160;  <span class="keywordflow">if</span> (OpC == PPC::FCMPUS || OpC == PPC::FCMPUD)</div><div class="line"><a name="l01632"></a><span class="lineno"> 1632</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01633"></a><span class="lineno"> 1633</span>&#160;</div><div class="line"><a name="l01634"></a><span class="lineno"> 1634</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a> = &amp;<a class="code" href="classllvm_1_1PPCInstrInfo.html#a7736d6dc0c4303c59d1192988b8919e9">getRegisterInfo</a>();</div><div class="line"><a name="l01635"></a><span class="lineno"> 1635</span>&#160;  <span class="comment">// The record forms set the condition register based on a signed comparison</span></div><div class="line"><a name="l01636"></a><span class="lineno"> 1636</span>&#160;  <span class="comment">// with zero (so says the ISA manual). This is not as straightforward as it</span></div><div class="line"><a name="l01637"></a><span class="lineno"> 1637</span>&#160;  <span class="comment">// seems, however, because this is always a 64-bit comparison on PPC64, even</span></div><div class="line"><a name="l01638"></a><span class="lineno"> 1638</span>&#160;  <span class="comment">// for instructions that are 32-bit in nature (like slw for example).</span></div><div class="line"><a name="l01639"></a><span class="lineno"> 1639</span>&#160;  <span class="comment">// So, on PPC32, for unsigned comparisons, we can use the record forms only</span></div><div class="line"><a name="l01640"></a><span class="lineno"> 1640</span>&#160;  <span class="comment">// for equality checks (as those don&#39;t depend on the sign). On PPC64,</span></div><div class="line"><a name="l01641"></a><span class="lineno"> 1641</span>&#160;  <span class="comment">// we are restricted to equality for unsigned 64-bit comparisons and for</span></div><div class="line"><a name="l01642"></a><span class="lineno"> 1642</span>&#160;  <span class="comment">// signed 32-bit comparisons the applicability is more restricted.</span></div><div class="line"><a name="l01643"></a><span class="lineno"> 1643</span>&#160;  <span class="keywordtype">bool</span> isPPC64 = Subtarget.<a class="code" href="classllvm_1_1PPCSubtarget.html#a6622b99b3c00a3938d969957312b1b52">isPPC64</a>();</div><div class="line"><a name="l01644"></a><span class="lineno"> 1644</span>&#160;  <span class="keywordtype">bool</span> is32BitSignedCompare   = OpC ==  PPC::CMPWI || OpC == PPC::CMPW;</div><div class="line"><a name="l01645"></a><span class="lineno"> 1645</span>&#160;  <span class="keywordtype">bool</span> is32BitUnsignedCompare = OpC == PPC::CMPLWI || OpC == PPC::CMPLW;</div><div class="line"><a name="l01646"></a><span class="lineno"> 1646</span>&#160;  <span class="keywordtype">bool</span> is64BitUnsignedCompare = OpC == PPC::CMPLDI || OpC == PPC::CMPLD;</div><div class="line"><a name="l01647"></a><span class="lineno"> 1647</span>&#160;</div><div class="line"><a name="l01648"></a><span class="lineno"> 1648</span>&#160;  <span class="comment">// Look through copies unless that gets us to a physical register.</span></div><div class="line"><a name="l01649"></a><span class="lineno"> 1649</span>&#160;  <span class="keywordtype">unsigned</span> ActualSrc = TRI-&gt;<a class="code" href="classllvm_1_1TargetRegisterInfo.html#aab6233724e39369c7a0d78ff3b2f6dbe">lookThruCopyLike</a>(SrcReg, MRI);</div><div class="line"><a name="l01650"></a><span class="lineno"> 1650</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1Register.html#ab94ac0eb79655589fb116359f862886c">Register::isVirtualRegister</a>(ActualSrc))</div><div class="line"><a name="l01651"></a><span class="lineno"> 1651</span>&#160;    SrcReg = ActualSrc;</div><div class="line"><a name="l01652"></a><span class="lineno"> 1652</span>&#160;</div><div class="line"><a name="l01653"></a><span class="lineno"> 1653</span>&#160;  <span class="comment">// Get the unique definition of SrcReg.</span></div><div class="line"><a name="l01654"></a><span class="lineno"> 1654</span>&#160;  <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a> = MRI-&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a83b7b1113f9f59efaa7ef036dd4cfc1b">getUniqueVRegDef</a>(SrcReg);</div><div class="line"><a name="l01655"></a><span class="lineno"> 1655</span>&#160;  <span class="keywordflow">if</span> (!MI) <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01656"></a><span class="lineno"> 1656</span>&#160;</div><div class="line"><a name="l01657"></a><span class="lineno"> 1657</span>&#160;  <span class="keywordtype">bool</span> equalityOnly = <span class="keyword">false</span>;</div><div class="line"><a name="l01658"></a><span class="lineno"> 1658</span>&#160;  <span class="keywordtype">bool</span> noSub = <span class="keyword">false</span>;</div><div class="line"><a name="l01659"></a><span class="lineno"> 1659</span>&#160;  <span class="keywordflow">if</span> (isPPC64) {</div><div class="line"><a name="l01660"></a><span class="lineno"> 1660</span>&#160;    <span class="keywordflow">if</span> (is32BitSignedCompare) {</div><div class="line"><a name="l01661"></a><span class="lineno"> 1661</span>&#160;      <span class="comment">// We can perform this optimization only if MI is sign-extending.</span></div><div class="line"><a name="l01662"></a><span class="lineno"> 1662</span>&#160;      <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1PPCInstrInfo.html#a59887cae1e7262972fc0511d90110c13">isSignExtended</a>(*MI))</div><div class="line"><a name="l01663"></a><span class="lineno"> 1663</span>&#160;        noSub = <span class="keyword">true</span>;</div><div class="line"><a name="l01664"></a><span class="lineno"> 1664</span>&#160;      <span class="keywordflow">else</span></div><div class="line"><a name="l01665"></a><span class="lineno"> 1665</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01666"></a><span class="lineno"> 1666</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (is32BitUnsignedCompare) {</div><div class="line"><a name="l01667"></a><span class="lineno"> 1667</span>&#160;      <span class="comment">// We can perform this optimization, equality only, if MI is</span></div><div class="line"><a name="l01668"></a><span class="lineno"> 1668</span>&#160;      <span class="comment">// zero-extending.</span></div><div class="line"><a name="l01669"></a><span class="lineno"> 1669</span>&#160;      <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1PPCInstrInfo.html#a6d03f34bcff20f1daa14c53bd4dee09b">isZeroExtended</a>(*MI)) {</div><div class="line"><a name="l01670"></a><span class="lineno"> 1670</span>&#160;        noSub = <span class="keyword">true</span>;</div><div class="line"><a name="l01671"></a><span class="lineno"> 1671</span>&#160;        equalityOnly = <span class="keyword">true</span>;</div><div class="line"><a name="l01672"></a><span class="lineno"> 1672</span>&#160;      } <span class="keywordflow">else</span></div><div class="line"><a name="l01673"></a><span class="lineno"> 1673</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01674"></a><span class="lineno"> 1674</span>&#160;    } <span class="keywordflow">else</span></div><div class="line"><a name="l01675"></a><span class="lineno"> 1675</span>&#160;      equalityOnly = is64BitUnsignedCompare;</div><div class="line"><a name="l01676"></a><span class="lineno"> 1676</span>&#160;  } <span class="keywordflow">else</span></div><div class="line"><a name="l01677"></a><span class="lineno"> 1677</span>&#160;    equalityOnly = is32BitUnsignedCompare;</div><div class="line"><a name="l01678"></a><span class="lineno"> 1678</span>&#160;</div><div class="line"><a name="l01679"></a><span class="lineno"> 1679</span>&#160;  <span class="keywordflow">if</span> (equalityOnly) {</div><div class="line"><a name="l01680"></a><span class="lineno"> 1680</span>&#160;    <span class="comment">// We need to check the uses of the condition register in order to reject</span></div><div class="line"><a name="l01681"></a><span class="lineno"> 1681</span>&#160;    <span class="comment">// non-equality comparisons.</span></div><div class="line"><a name="l01682"></a><span class="lineno"> 1682</span>&#160;    <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__instr__iterator.html">MachineRegisterInfo::use_instr_iterator</a></div><div class="line"><a name="l01683"></a><span class="lineno"> 1683</span>&#160;         <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = MRI-&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#ab10b034976e75d74e80f4a49af43d4c0">use_instr_begin</a>(CRReg), <a class="code" href="namespacellvm_1_1ARM__PROC.html#a1add7850fad3f66c140ecee871460ea4ae9d798593a4a6b5cc48486a453a59e5e">IE</a> = MRI-&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a7a73104304bf1f9d344ad495283561b5">use_instr_end</a>();</div><div class="line"><a name="l01684"></a><span class="lineno"> 1684</span>&#160;         <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> != <a class="code" href="namespacellvm_1_1ARM__PROC.html#a1add7850fad3f66c140ecee871460ea4ae9d798593a4a6b5cc48486a453a59e5e">IE</a>; ++<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>) {</div><div class="line"><a name="l01685"></a><span class="lineno"> 1685</span>&#160;      <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="AArch64ExpandPseudoInsts_8cpp.html#a6cf2f8996b1e9aaf2d7a435aaa62382f">UseMI</a> = &amp;*<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>;</div><div class="line"><a name="l01686"></a><span class="lineno"> 1686</span>&#160;      <span class="keywordflow">if</span> (UseMI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>() == PPC::BCC) {</div><div class="line"><a name="l01687"></a><span class="lineno"> 1687</span>&#160;        <a class="code" href="namespacellvm_1_1PPC.html#a14028f7fe73a11dabc6583510cc0a355">PPC::Predicate</a> Pred = (<a class="code" href="namespacellvm_1_1PPC.html#a14028f7fe73a11dabc6583510cc0a355">PPC::Predicate</a>)UseMI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>();</div><div class="line"><a name="l01688"></a><span class="lineno"> 1688</span>&#160;        <span class="keywordtype">unsigned</span> PredCond = <a class="code" href="namespacellvm_1_1PPC.html#a2624042e885fc1d665e8fc01a0ab390b">PPC::getPredicateCondition</a>(Pred);</div><div class="line"><a name="l01689"></a><span class="lineno"> 1689</span>&#160;        <span class="comment">// We ignore hint bits when checking for non-equality comparisons.</span></div><div class="line"><a name="l01690"></a><span class="lineno"> 1690</span>&#160;        <span class="keywordflow">if</span> (PredCond != <a class="code" href="namespacellvm_1_1PPC.html#a14028f7fe73a11dabc6583510cc0a355a34be5288a1bb24e5120358395f7f0dc3">PPC::PRED_EQ</a> &amp;&amp; PredCond != <a class="code" href="namespacellvm_1_1PPC.html#a14028f7fe73a11dabc6583510cc0a355ad9add708b3d9680d64242cf06f448462">PPC::PRED_NE</a>)</div><div class="line"><a name="l01691"></a><span class="lineno"> 1691</span>&#160;          <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01692"></a><span class="lineno"> 1692</span>&#160;      } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (UseMI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>() == PPC::ISEL ||</div><div class="line"><a name="l01693"></a><span class="lineno"> 1693</span>&#160;                 UseMI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>() == PPC::ISEL8) {</div><div class="line"><a name="l01694"></a><span class="lineno"> 1694</span>&#160;        <span class="keywordtype">unsigned</span> SubIdx = UseMI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(3).<a class="code" href="classllvm_1_1MachineOperand.html#a028a8c5113d40d8c3f4427053bf36738">getSubReg</a>();</div><div class="line"><a name="l01695"></a><span class="lineno"> 1695</span>&#160;        <span class="keywordflow">if</span> (SubIdx != PPC::sub_eq)</div><div class="line"><a name="l01696"></a><span class="lineno"> 1696</span>&#160;          <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01697"></a><span class="lineno"> 1697</span>&#160;      } <span class="keywordflow">else</span></div><div class="line"><a name="l01698"></a><span class="lineno"> 1698</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01699"></a><span class="lineno"> 1699</span>&#160;    }</div><div class="line"><a name="l01700"></a><span class="lineno"> 1700</span>&#160;  }</div><div class="line"><a name="l01701"></a><span class="lineno"> 1701</span>&#160;</div><div class="line"><a name="l01702"></a><span class="lineno"> 1702</span>&#160;  <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = CmpInstr;</div><div class="line"><a name="l01703"></a><span class="lineno"> 1703</span>&#160;</div><div class="line"><a name="l01704"></a><span class="lineno"> 1704</span>&#160;  <span class="comment">// Scan forward to find the first use of the compare.</span></div><div class="line"><a name="l01705"></a><span class="lineno"> 1705</span>&#160;  <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> EL = CmpInstr.<a class="code" href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">getParent</a>()-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#acbc921830578e2741be6549db716c0ce">end</a>(); I != EL;</div><div class="line"><a name="l01706"></a><span class="lineno"> 1706</span>&#160;       ++<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>) {</div><div class="line"><a name="l01707"></a><span class="lineno"> 1707</span>&#160;    <span class="keywordtype">bool</span> FoundUse = <span class="keyword">false</span>;</div><div class="line"><a name="l01708"></a><span class="lineno"> 1708</span>&#160;    <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__instr__iterator.html">MachineRegisterInfo::use_instr_iterator</a></div><div class="line"><a name="l01709"></a><span class="lineno"> 1709</span>&#160;         J = MRI-&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#ab10b034976e75d74e80f4a49af43d4c0">use_instr_begin</a>(CRReg), JE = MRI-&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a7a73104304bf1f9d344ad495283561b5">use_instr_end</a>();</div><div class="line"><a name="l01710"></a><span class="lineno"> 1710</span>&#160;         J != JE; ++J)</div><div class="line"><a name="l01711"></a><span class="lineno"> 1711</span>&#160;      <span class="keywordflow">if</span> (&amp;*J == &amp;*I) {</div><div class="line"><a name="l01712"></a><span class="lineno"> 1712</span>&#160;        FoundUse = <span class="keyword">true</span>;</div><div class="line"><a name="l01713"></a><span class="lineno"> 1713</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l01714"></a><span class="lineno"> 1714</span>&#160;      }</div><div class="line"><a name="l01715"></a><span class="lineno"> 1715</span>&#160;</div><div class="line"><a name="l01716"></a><span class="lineno"> 1716</span>&#160;    <span class="keywordflow">if</span> (FoundUse)</div><div class="line"><a name="l01717"></a><span class="lineno"> 1717</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l01718"></a><span class="lineno"> 1718</span>&#160;  }</div><div class="line"><a name="l01719"></a><span class="lineno"> 1719</span>&#160;</div><div class="line"><a name="l01720"></a><span class="lineno"> 1720</span>&#160;  <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;std::pair&lt;MachineOperand*, PPC::Predicate&gt;</a>, 4&gt; PredsToUpdate;</div><div class="line"><a name="l01721"></a><span class="lineno"> 1721</span>&#160;  <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;std::pair&lt;MachineOperand*, unsigned&gt;</a>, 4&gt; SubRegsToUpdate;</div><div class="line"><a name="l01722"></a><span class="lineno"> 1722</span>&#160;</div><div class="line"><a name="l01723"></a><span class="lineno"> 1723</span>&#160;  <span class="comment">// There are two possible candidates which can be changed to set CR[01].</span></div><div class="line"><a name="l01724"></a><span class="lineno"> 1724</span>&#160;  <span class="comment">// One is MI, the other is a SUB instruction.</span></div><div class="line"><a name="l01725"></a><span class="lineno"> 1725</span>&#160;  <span class="comment">// For CMPrr(r1,r2), we are looking for SUB(r1,r2) or SUB(r2,r1).</span></div><div class="line"><a name="l01726"></a><span class="lineno"> 1726</span>&#160;  <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *Sub = <span class="keyword">nullptr</span>;</div><div class="line"><a name="l01727"></a><span class="lineno"> 1727</span>&#160;  <span class="keywordflow">if</span> (SrcReg2 != 0)</div><div class="line"><a name="l01728"></a><span class="lineno"> 1728</span>&#160;    <span class="comment">// MI is not a candidate for CMPrr.</span></div><div class="line"><a name="l01729"></a><span class="lineno"> 1729</span>&#160;    MI = <span class="keyword">nullptr</span>;</div><div class="line"><a name="l01730"></a><span class="lineno"> 1730</span>&#160;  <span class="comment">// FIXME: Conservatively refuse to convert an instruction which isn&#39;t in the</span></div><div class="line"><a name="l01731"></a><span class="lineno"> 1731</span>&#160;  <span class="comment">// same BB as the comparison. This is to allow the check below to avoid calls</span></div><div class="line"><a name="l01732"></a><span class="lineno"> 1732</span>&#160;  <span class="comment">// (and other explicit clobbers); instead we should really check for these</span></div><div class="line"><a name="l01733"></a><span class="lineno"> 1733</span>&#160;  <span class="comment">// more explicitly (in at least a few predecessors).</span></div><div class="line"><a name="l01734"></a><span class="lineno"> 1734</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">getParent</a>() != CmpInstr.<a class="code" href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">getParent</a>())</div><div class="line"><a name="l01735"></a><span class="lineno"> 1735</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01736"></a><span class="lineno"> 1736</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Value != 0) {</div><div class="line"><a name="l01737"></a><span class="lineno"> 1737</span>&#160;    <span class="comment">// The record-form instructions set CR bit based on signed comparison</span></div><div class="line"><a name="l01738"></a><span class="lineno"> 1738</span>&#160;    <span class="comment">// against 0. We try to convert a compare against 1 or -1 into a compare</span></div><div class="line"><a name="l01739"></a><span class="lineno"> 1739</span>&#160;    <span class="comment">// against 0 to exploit record-form instructions. For example, we change</span></div><div class="line"><a name="l01740"></a><span class="lineno"> 1740</span>&#160;    <span class="comment">// the condition &quot;greater than -1&quot; into &quot;greater than or equal to 0&quot;</span></div><div class="line"><a name="l01741"></a><span class="lineno"> 1741</span>&#160;    <span class="comment">// and &quot;less than 1&quot; into &quot;less than or equal to 0&quot;.</span></div><div class="line"><a name="l01742"></a><span class="lineno"> 1742</span>&#160;</div><div class="line"><a name="l01743"></a><span class="lineno"> 1743</span>&#160;    <span class="comment">// Since we optimize comparison based on a specific branch condition,</span></div><div class="line"><a name="l01744"></a><span class="lineno"> 1744</span>&#160;    <span class="comment">// we don&#39;t optimize if condition code is used by more than once.</span></div><div class="line"><a name="l01745"></a><span class="lineno"> 1745</span>&#160;    <span class="keywordflow">if</span> (equalityOnly || !MRI-&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a4a0be37f8867dd216462956f3207d457">hasOneUse</a>(CRReg))</div><div class="line"><a name="l01746"></a><span class="lineno"> 1746</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01747"></a><span class="lineno"> 1747</span>&#160;</div><div class="line"><a name="l01748"></a><span class="lineno"> 1748</span>&#160;    <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="AArch64ExpandPseudoInsts_8cpp.html#a6cf2f8996b1e9aaf2d7a435aaa62382f">UseMI</a> = &amp;*MRI-&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#ab10b034976e75d74e80f4a49af43d4c0">use_instr_begin</a>(CRReg);</div><div class="line"><a name="l01749"></a><span class="lineno"> 1749</span>&#160;    <span class="keywordflow">if</span> (UseMI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>() != PPC::BCC)</div><div class="line"><a name="l01750"></a><span class="lineno"> 1750</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01751"></a><span class="lineno"> 1751</span>&#160;</div><div class="line"><a name="l01752"></a><span class="lineno"> 1752</span>&#160;    <a class="code" href="namespacellvm_1_1PPC.html#a14028f7fe73a11dabc6583510cc0a355">PPC::Predicate</a> Pred = (<a class="code" href="namespacellvm_1_1PPC.html#a14028f7fe73a11dabc6583510cc0a355">PPC::Predicate</a>)UseMI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>();</div><div class="line"><a name="l01753"></a><span class="lineno"> 1753</span>&#160;    <span class="keywordtype">unsigned</span> PredCond = <a class="code" href="namespacellvm_1_1PPC.html#a2624042e885fc1d665e8fc01a0ab390b">PPC::getPredicateCondition</a>(Pred);</div><div class="line"><a name="l01754"></a><span class="lineno"> 1754</span>&#160;    <span class="keywordtype">unsigned</span> PredHint = <a class="code" href="namespacellvm_1_1PPC.html#a5f7348f565ebb68dc08979b2808300c5">PPC::getPredicateHint</a>(Pred);</div><div class="line"><a name="l01755"></a><span class="lineno"> 1755</span>&#160;    int16_t Immed = (int16_t)Value;</div><div class="line"><a name="l01756"></a><span class="lineno"> 1756</span>&#160;</div><div class="line"><a name="l01757"></a><span class="lineno"> 1757</span>&#160;    <span class="comment">// When modifying the condition in the predicate, we propagate hint bits</span></div><div class="line"><a name="l01758"></a><span class="lineno"> 1758</span>&#160;    <span class="comment">// from the original predicate to the new one.</span></div><div class="line"><a name="l01759"></a><span class="lineno"> 1759</span>&#160;    <span class="keywordflow">if</span> (Immed == -1 &amp;&amp; PredCond == <a class="code" href="namespacellvm_1_1PPC.html#a14028f7fe73a11dabc6583510cc0a355a8cd4d49277068c1eab8d4d7c4835b817">PPC::PRED_GT</a>)</div><div class="line"><a name="l01760"></a><span class="lineno"> 1760</span>&#160;      <span class="comment">// We convert &quot;greater than -1&quot; into &quot;greater than or equal to 0&quot;,</span></div><div class="line"><a name="l01761"></a><span class="lineno"> 1761</span>&#160;      <span class="comment">// since we are assuming signed comparison by !equalityOnly</span></div><div class="line"><a name="l01762"></a><span class="lineno"> 1762</span>&#160;      Pred = <a class="code" href="namespacellvm_1_1PPC.html#a40c2294c9ecba721df7f29aaf05157d8">PPC::getPredicate</a>(<a class="code" href="namespacellvm_1_1PPC.html#a14028f7fe73a11dabc6583510cc0a355a44abec85091b571da2189ac4bd139095">PPC::PRED_GE</a>, PredHint);</div><div class="line"><a name="l01763"></a><span class="lineno"> 1763</span>&#160;    <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Immed == -1 &amp;&amp; PredCond == <a class="code" href="namespacellvm_1_1PPC.html#a14028f7fe73a11dabc6583510cc0a355ac89b6a30c033abb18a7e81f48b0e3593">PPC::PRED_LE</a>)</div><div class="line"><a name="l01764"></a><span class="lineno"> 1764</span>&#160;      <span class="comment">// We convert &quot;less than or equal to -1&quot; into &quot;less than 0&quot;.</span></div><div class="line"><a name="l01765"></a><span class="lineno"> 1765</span>&#160;      Pred = <a class="code" href="namespacellvm_1_1PPC.html#a40c2294c9ecba721df7f29aaf05157d8">PPC::getPredicate</a>(<a class="code" href="namespacellvm_1_1PPC.html#a14028f7fe73a11dabc6583510cc0a355a46cd6e935d7b9cc679d9cb0cf025ae91">PPC::PRED_LT</a>, PredHint);</div><div class="line"><a name="l01766"></a><span class="lineno"> 1766</span>&#160;    <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Immed == 1 &amp;&amp; PredCond == <a class="code" href="namespacellvm_1_1PPC.html#a14028f7fe73a11dabc6583510cc0a355a46cd6e935d7b9cc679d9cb0cf025ae91">PPC::PRED_LT</a>)</div><div class="line"><a name="l01767"></a><span class="lineno"> 1767</span>&#160;      <span class="comment">// We convert &quot;less than 1&quot; into &quot;less than or equal to 0&quot;.</span></div><div class="line"><a name="l01768"></a><span class="lineno"> 1768</span>&#160;      Pred = <a class="code" href="namespacellvm_1_1PPC.html#a40c2294c9ecba721df7f29aaf05157d8">PPC::getPredicate</a>(<a class="code" href="namespacellvm_1_1PPC.html#a14028f7fe73a11dabc6583510cc0a355ac89b6a30c033abb18a7e81f48b0e3593">PPC::PRED_LE</a>, PredHint);</div><div class="line"><a name="l01769"></a><span class="lineno"> 1769</span>&#160;    <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Immed == 1 &amp;&amp; PredCond == <a class="code" href="namespacellvm_1_1PPC.html#a14028f7fe73a11dabc6583510cc0a355a44abec85091b571da2189ac4bd139095">PPC::PRED_GE</a>)</div><div class="line"><a name="l01770"></a><span class="lineno"> 1770</span>&#160;      <span class="comment">// We convert &quot;greater than or equal to 1&quot; into &quot;greater than 0&quot;.</span></div><div class="line"><a name="l01771"></a><span class="lineno"> 1771</span>&#160;      Pred = <a class="code" href="namespacellvm_1_1PPC.html#a40c2294c9ecba721df7f29aaf05157d8">PPC::getPredicate</a>(<a class="code" href="namespacellvm_1_1PPC.html#a14028f7fe73a11dabc6583510cc0a355a8cd4d49277068c1eab8d4d7c4835b817">PPC::PRED_GT</a>, PredHint);</div><div class="line"><a name="l01772"></a><span class="lineno"> 1772</span>&#160;    <span class="keywordflow">else</span></div><div class="line"><a name="l01773"></a><span class="lineno"> 1773</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01774"></a><span class="lineno"> 1774</span>&#160;</div><div class="line"><a name="l01775"></a><span class="lineno"> 1775</span>&#160;    PredsToUpdate.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(std::make_pair(&amp;(UseMI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0)), Pred));</div><div class="line"><a name="l01776"></a><span class="lineno"> 1776</span>&#160;  }</div><div class="line"><a name="l01777"></a><span class="lineno"> 1777</span>&#160;</div><div class="line"><a name="l01778"></a><span class="lineno"> 1778</span>&#160;  <span class="comment">// Search for Sub.</span></div><div class="line"><a name="l01779"></a><span class="lineno"> 1779</span>&#160;  --<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>;</div><div class="line"><a name="l01780"></a><span class="lineno"> 1780</span>&#160;</div><div class="line"><a name="l01781"></a><span class="lineno"> 1781</span>&#160;  <span class="comment">// Get ready to iterate backward from CmpInstr.</span></div><div class="line"><a name="l01782"></a><span class="lineno"> 1782</span>&#160;  <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a> = <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a> = CmpInstr.<a class="code" href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">getParent</a>()-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#ab2d91e7bec944efcbc39d8e30644f111">begin</a>();</div><div class="line"><a name="l01783"></a><span class="lineno"> 1783</span>&#160;</div><div class="line"><a name="l01784"></a><span class="lineno"> 1784</span>&#160;  <span class="keywordflow">for</span> (; I != E &amp;&amp; !noSub; --<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>) {</div><div class="line"><a name="l01785"></a><span class="lineno"> 1785</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;Instr = *<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>;</div><div class="line"><a name="l01786"></a><span class="lineno"> 1786</span>&#160;    <span class="keywordtype">unsigned</span> IOpC = Instr.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>();</div><div class="line"><a name="l01787"></a><span class="lineno"> 1787</span>&#160;</div><div class="line"><a name="l01788"></a><span class="lineno"> 1788</span>&#160;    <span class="keywordflow">if</span> (&amp;*I != &amp;CmpInstr &amp;&amp; (Instr.<a class="code" href="classllvm_1_1MachineInstr.html#a66e91c5407ade0326e5dbd87e986e648">modifiesRegister</a>(PPC::CR0, TRI) ||</div><div class="line"><a name="l01789"></a><span class="lineno"> 1789</span>&#160;                             Instr.<a class="code" href="classllvm_1_1MachineInstr.html#abe04ffc605f0c3a48a581cdb3ded2df4">readsRegister</a>(PPC::CR0, TRI)))</div><div class="line"><a name="l01790"></a><span class="lineno"> 1790</span>&#160;      <span class="comment">// This instruction modifies or uses the record condition register after</span></div><div class="line"><a name="l01791"></a><span class="lineno"> 1791</span>&#160;      <span class="comment">// the one we want to change. While we could do this transformation, it</span></div><div class="line"><a name="l01792"></a><span class="lineno"> 1792</span>&#160;      <span class="comment">// would likely not be profitable. This transformation removes one</span></div><div class="line"><a name="l01793"></a><span class="lineno"> 1793</span>&#160;      <span class="comment">// instruction, and so even forcing RA to generate one move probably</span></div><div class="line"><a name="l01794"></a><span class="lineno"> 1794</span>&#160;      <span class="comment">// makes it unprofitable.</span></div><div class="line"><a name="l01795"></a><span class="lineno"> 1795</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01796"></a><span class="lineno"> 1796</span>&#160;</div><div class="line"><a name="l01797"></a><span class="lineno"> 1797</span>&#160;    <span class="comment">// Check whether CmpInstr can be made redundant by the current instruction.</span></div><div class="line"><a name="l01798"></a><span class="lineno"> 1798</span>&#160;    <span class="keywordflow">if</span> ((OpC == PPC::CMPW || OpC == PPC::CMPLW ||</div><div class="line"><a name="l01799"></a><span class="lineno"> 1799</span>&#160;         OpC == PPC::CMPD || OpC == PPC::CMPLD) &amp;&amp;</div><div class="line"><a name="l01800"></a><span class="lineno"> 1800</span>&#160;        (IOpC == PPC::SUBF || IOpC == PPC::SUBF8) &amp;&amp;</div><div class="line"><a name="l01801"></a><span class="lineno"> 1801</span>&#160;        ((Instr.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>() == SrcReg &amp;&amp;</div><div class="line"><a name="l01802"></a><span class="lineno"> 1802</span>&#160;          Instr.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>() == SrcReg2) ||</div><div class="line"><a name="l01803"></a><span class="lineno"> 1803</span>&#160;        (Instr.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>() == SrcReg2 &amp;&amp;</div><div class="line"><a name="l01804"></a><span class="lineno"> 1804</span>&#160;         Instr.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>() == SrcReg))) {</div><div class="line"><a name="l01805"></a><span class="lineno"> 1805</span>&#160;      Sub = &amp;*<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>;</div><div class="line"><a name="l01806"></a><span class="lineno"> 1806</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l01807"></a><span class="lineno"> 1807</span>&#160;    }</div><div class="line"><a name="l01808"></a><span class="lineno"> 1808</span>&#160;</div><div class="line"><a name="l01809"></a><span class="lineno"> 1809</span>&#160;    <span class="keywordflow">if</span> (I == B)</div><div class="line"><a name="l01810"></a><span class="lineno"> 1810</span>&#160;      <span class="comment">// The &#39;and&#39; is below the comparison instruction.</span></div><div class="line"><a name="l01811"></a><span class="lineno"> 1811</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01812"></a><span class="lineno"> 1812</span>&#160;  }</div><div class="line"><a name="l01813"></a><span class="lineno"> 1813</span>&#160;</div><div class="line"><a name="l01814"></a><span class="lineno"> 1814</span>&#160;  <span class="comment">// Return false if no candidates exist.</span></div><div class="line"><a name="l01815"></a><span class="lineno"> 1815</span>&#160;  <span class="keywordflow">if</span> (!MI &amp;&amp; !Sub)</div><div class="line"><a name="l01816"></a><span class="lineno"> 1816</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01817"></a><span class="lineno"> 1817</span>&#160;</div><div class="line"><a name="l01818"></a><span class="lineno"> 1818</span>&#160;  <span class="comment">// The single candidate is called MI.</span></div><div class="line"><a name="l01819"></a><span class="lineno"> 1819</span>&#160;  <span class="keywordflow">if</span> (!MI) MI = Sub;</div><div class="line"><a name="l01820"></a><span class="lineno"> 1820</span>&#160;</div><div class="line"><a name="l01821"></a><span class="lineno"> 1821</span>&#160;  <span class="keywordtype">int</span> NewOpC = -1;</div><div class="line"><a name="l01822"></a><span class="lineno"> 1822</span>&#160;  <span class="keywordtype">int</span> MIOpC = MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>();</div><div class="line"><a name="l01823"></a><span class="lineno"> 1823</span>&#160;  <span class="keywordflow">if</span> (MIOpC == PPC::ANDI_rec || MIOpC == PPC::ANDI8_rec ||</div><div class="line"><a name="l01824"></a><span class="lineno"> 1824</span>&#160;      MIOpC == PPC::ANDIS_rec || MIOpC == PPC::ANDIS8_rec)</div><div class="line"><a name="l01825"></a><span class="lineno"> 1825</span>&#160;    NewOpC = MIOpC;</div><div class="line"><a name="l01826"></a><span class="lineno"> 1826</span>&#160;  <span class="keywordflow">else</span> {</div><div class="line"><a name="l01827"></a><span class="lineno"> 1827</span>&#160;    NewOpC = PPC::getRecordFormOpcode(MIOpC);</div><div class="line"><a name="l01828"></a><span class="lineno"> 1828</span>&#160;    <span class="keywordflow">if</span> (NewOpC == -1 &amp;&amp; <a class="code" href="namespacellvm_1_1PPC.html#a2108c96efd9d9e1b89dd25b89a23ed1a">PPC::getNonRecordFormOpcode</a>(MIOpC) != -1)</div><div class="line"><a name="l01829"></a><span class="lineno"> 1829</span>&#160;      NewOpC = MIOpC;</div><div class="line"><a name="l01830"></a><span class="lineno"> 1830</span>&#160;  }</div><div class="line"><a name="l01831"></a><span class="lineno"> 1831</span>&#160;</div><div class="line"><a name="l01832"></a><span class="lineno"> 1832</span>&#160;  <span class="comment">// FIXME: On the non-embedded POWER architectures, only some of the record</span></div><div class="line"><a name="l01833"></a><span class="lineno"> 1833</span>&#160;  <span class="comment">// forms are fast, and we should use only the fast ones.</span></div><div class="line"><a name="l01834"></a><span class="lineno"> 1834</span>&#160;</div><div class="line"><a name="l01835"></a><span class="lineno"> 1835</span>&#160;  <span class="comment">// The defining instruction has a record form (or is already a record</span></div><div class="line"><a name="l01836"></a><span class="lineno"> 1836</span>&#160;  <span class="comment">// form). It is possible, however, that we&#39;ll need to reverse the condition</span></div><div class="line"><a name="l01837"></a><span class="lineno"> 1837</span>&#160;  <span class="comment">// code of the users.</span></div><div class="line"><a name="l01838"></a><span class="lineno"> 1838</span>&#160;  <span class="keywordflow">if</span> (NewOpC == -1)</div><div class="line"><a name="l01839"></a><span class="lineno"> 1839</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01840"></a><span class="lineno"> 1840</span>&#160;</div><div class="line"><a name="l01841"></a><span class="lineno"> 1841</span>&#160;  <span class="comment">// If we have SUB(r1, r2) and CMP(r2, r1), the condition code based on CMP</span></div><div class="line"><a name="l01842"></a><span class="lineno"> 1842</span>&#160;  <span class="comment">// needs to be updated to be based on SUB.  Push the condition code</span></div><div class="line"><a name="l01843"></a><span class="lineno"> 1843</span>&#160;  <span class="comment">// operands to OperandsToUpdate.  If it is safe to remove CmpInstr, the</span></div><div class="line"><a name="l01844"></a><span class="lineno"> 1844</span>&#160;  <span class="comment">// condition code of these operands will be modified.</span></div><div class="line"><a name="l01845"></a><span class="lineno"> 1845</span>&#160;  <span class="comment">// Here, Value == 0 means we haven&#39;t converted comparison against 1 or -1 to</span></div><div class="line"><a name="l01846"></a><span class="lineno"> 1846</span>&#160;  <span class="comment">// comparison against 0, which may modify predicate.</span></div><div class="line"><a name="l01847"></a><span class="lineno"> 1847</span>&#160;  <span class="keywordtype">bool</span> ShouldSwap = <span class="keyword">false</span>;</div><div class="line"><a name="l01848"></a><span class="lineno"> 1848</span>&#160;  <span class="keywordflow">if</span> (Sub &amp;&amp; Value == 0) {</div><div class="line"><a name="l01849"></a><span class="lineno"> 1849</span>&#160;    ShouldSwap = SrcReg2 != 0 &amp;&amp; Sub-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>() == SrcReg2 &amp;&amp;</div><div class="line"><a name="l01850"></a><span class="lineno"> 1850</span>&#160;      Sub-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>() == SrcReg;</div><div class="line"><a name="l01851"></a><span class="lineno"> 1851</span>&#160;</div><div class="line"><a name="l01852"></a><span class="lineno"> 1852</span>&#160;    <span class="comment">// The operands to subf are the opposite of sub, so only in the fixed-point</span></div><div class="line"><a name="l01853"></a><span class="lineno"> 1853</span>&#160;    <span class="comment">// case, invert the order.</span></div><div class="line"><a name="l01854"></a><span class="lineno"> 1854</span>&#160;    ShouldSwap = !ShouldSwap;</div><div class="line"><a name="l01855"></a><span class="lineno"> 1855</span>&#160;  }</div><div class="line"><a name="l01856"></a><span class="lineno"> 1856</span>&#160;</div><div class="line"><a name="l01857"></a><span class="lineno"> 1857</span>&#160;  <span class="keywordflow">if</span> (ShouldSwap)</div><div class="line"><a name="l01858"></a><span class="lineno"> 1858</span>&#160;    <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__instr__iterator.html">MachineRegisterInfo::use_instr_iterator</a></div><div class="line"><a name="l01859"></a><span class="lineno"> 1859</span>&#160;         I = MRI-&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#ab10b034976e75d74e80f4a49af43d4c0">use_instr_begin</a>(CRReg), <a class="code" href="namespacellvm_1_1ARM__PROC.html#a1add7850fad3f66c140ecee871460ea4ae9d798593a4a6b5cc48486a453a59e5e">IE</a> = MRI-&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a7a73104304bf1f9d344ad495283561b5">use_instr_end</a>();</div><div class="line"><a name="l01860"></a><span class="lineno"> 1860</span>&#160;         I != <a class="code" href="namespacellvm_1_1ARM__PROC.html#a1add7850fad3f66c140ecee871460ea4ae9d798593a4a6b5cc48486a453a59e5e">IE</a>; ++<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>) {</div><div class="line"><a name="l01861"></a><span class="lineno"> 1861</span>&#160;      <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="AArch64ExpandPseudoInsts_8cpp.html#a6cf2f8996b1e9aaf2d7a435aaa62382f">UseMI</a> = &amp;*<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>;</div><div class="line"><a name="l01862"></a><span class="lineno"> 1862</span>&#160;      <span class="keywordflow">if</span> (UseMI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>() == PPC::BCC) {</div><div class="line"><a name="l01863"></a><span class="lineno"> 1863</span>&#160;        <a class="code" href="namespacellvm_1_1PPC.html#a14028f7fe73a11dabc6583510cc0a355">PPC::Predicate</a> Pred = (<a class="code" href="namespacellvm_1_1PPC.html#a14028f7fe73a11dabc6583510cc0a355">PPC::Predicate</a>) UseMI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>();</div><div class="line"><a name="l01864"></a><span class="lineno"> 1864</span>&#160;        <span class="keywordtype">unsigned</span> PredCond = <a class="code" href="namespacellvm_1_1PPC.html#a2624042e885fc1d665e8fc01a0ab390b">PPC::getPredicateCondition</a>(Pred);</div><div class="line"><a name="l01865"></a><span class="lineno"> 1865</span>&#160;        <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>((!equalityOnly ||</div><div class="line"><a name="l01866"></a><span class="lineno"> 1866</span>&#160;                PredCond == <a class="code" href="namespacellvm_1_1PPC.html#a14028f7fe73a11dabc6583510cc0a355a34be5288a1bb24e5120358395f7f0dc3">PPC::PRED_EQ</a> || PredCond == <a class="code" href="namespacellvm_1_1PPC.html#a14028f7fe73a11dabc6583510cc0a355ad9add708b3d9680d64242cf06f448462">PPC::PRED_NE</a>) &amp;&amp;</div><div class="line"><a name="l01867"></a><span class="lineno"> 1867</span>&#160;               <span class="stringliteral">&quot;Invalid predicate for equality-only optimization&quot;</span>);</div><div class="line"><a name="l01868"></a><span class="lineno"> 1868</span>&#160;        (void)PredCond; <span class="comment">// To suppress warning in release build.</span></div><div class="line"><a name="l01869"></a><span class="lineno"> 1869</span>&#160;        PredsToUpdate.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(std::make_pair(&amp;(UseMI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0)),</div><div class="line"><a name="l01870"></a><span class="lineno"> 1870</span>&#160;                                <a class="code" href="namespacellvm_1_1PPC.html#a12c2165ec169065a665bc3a9fcacea89">PPC::getSwappedPredicate</a>(Pred)));</div><div class="line"><a name="l01871"></a><span class="lineno"> 1871</span>&#160;      } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (UseMI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>() == PPC::ISEL ||</div><div class="line"><a name="l01872"></a><span class="lineno"> 1872</span>&#160;                 UseMI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>() == PPC::ISEL8) {</div><div class="line"><a name="l01873"></a><span class="lineno"> 1873</span>&#160;        <span class="keywordtype">unsigned</span> NewSubReg = UseMI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(3).<a class="code" href="classllvm_1_1MachineOperand.html#a028a8c5113d40d8c3f4427053bf36738">getSubReg</a>();</div><div class="line"><a name="l01874"></a><span class="lineno"> 1874</span>&#160;        <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>((!equalityOnly || NewSubReg == PPC::sub_eq) &amp;&amp;</div><div class="line"><a name="l01875"></a><span class="lineno"> 1875</span>&#160;               <span class="stringliteral">&quot;Invalid CR bit for equality-only optimization&quot;</span>);</div><div class="line"><a name="l01876"></a><span class="lineno"> 1876</span>&#160;</div><div class="line"><a name="l01877"></a><span class="lineno"> 1877</span>&#160;        <span class="keywordflow">if</span> (NewSubReg == PPC::sub_lt)</div><div class="line"><a name="l01878"></a><span class="lineno"> 1878</span>&#160;          NewSubReg = PPC::sub_gt;</div><div class="line"><a name="l01879"></a><span class="lineno"> 1879</span>&#160;        <span class="keywordflow">else</span> <span class="keywordflow">if</span> (NewSubReg == PPC::sub_gt)</div><div class="line"><a name="l01880"></a><span class="lineno"> 1880</span>&#160;          NewSubReg = PPC::sub_lt;</div><div class="line"><a name="l01881"></a><span class="lineno"> 1881</span>&#160;</div><div class="line"><a name="l01882"></a><span class="lineno"> 1882</span>&#160;        SubRegsToUpdate.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(std::make_pair(&amp;(UseMI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(3)),</div><div class="line"><a name="l01883"></a><span class="lineno"> 1883</span>&#160;                                                 NewSubReg));</div><div class="line"><a name="l01884"></a><span class="lineno"> 1884</span>&#160;      } <span class="keywordflow">else</span> <span class="comment">// We need to abort on a user we don&#39;t understand.</span></div><div class="line"><a name="l01885"></a><span class="lineno"> 1885</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01886"></a><span class="lineno"> 1886</span>&#160;    }</div><div class="line"><a name="l01887"></a><span class="lineno"> 1887</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(!(Value != 0 &amp;&amp; ShouldSwap) &amp;&amp;</div><div class="line"><a name="l01888"></a><span class="lineno"> 1888</span>&#160;         <span class="stringliteral">&quot;Non-zero immediate support and ShouldSwap&quot;</span></div><div class="line"><a name="l01889"></a><span class="lineno"> 1889</span>&#160;         <span class="stringliteral">&quot;may conflict in updating predicate&quot;</span>);</div><div class="line"><a name="l01890"></a><span class="lineno"> 1890</span>&#160;</div><div class="line"><a name="l01891"></a><span class="lineno"> 1891</span>&#160;  <span class="comment">// Create a new virtual register to hold the value of the CR set by the</span></div><div class="line"><a name="l01892"></a><span class="lineno"> 1892</span>&#160;  <span class="comment">// record-form instruction. If the instruction was not previously in</span></div><div class="line"><a name="l01893"></a><span class="lineno"> 1893</span>&#160;  <span class="comment">// record form, then set the kill flag on the CR.</span></div><div class="line"><a name="l01894"></a><span class="lineno"> 1894</span>&#160;  CmpInstr.<a class="code" href="classllvm_1_1MachineInstr.html#ac2421adbb9996e1b15f03a8abb6c70a8">eraseFromParent</a>();</div><div class="line"><a name="l01895"></a><span class="lineno"> 1895</span>&#160;</div><div class="line"><a name="l01896"></a><span class="lineno"> 1896</span>&#160;  <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> MII = <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>;</div><div class="line"><a name="l01897"></a><span class="lineno"> 1897</span>&#160;  <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">getParent</a>(), std::next(MII), MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#ae8ff2acea4fe63e48e8fc6cf0620ff78">getDebugLoc</a>(),</div><div class="line"><a name="l01898"></a><span class="lineno"> 1898</span>&#160;          <span class="keyword">get</span>(TargetOpcode::COPY), CRReg)</div><div class="line"><a name="l01899"></a><span class="lineno"> 1899</span>&#160;    .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(PPC::CR0, MIOpC != NewOpC ? <a class="code" href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8a9ddde91ef09476d28a088fe57f8e2921">RegState::Kill</a> : 0);</div><div class="line"><a name="l01900"></a><span class="lineno"> 1900</span>&#160;</div><div class="line"><a name="l01901"></a><span class="lineno"> 1901</span>&#160;  <span class="comment">// Even if CR0 register were dead before, it is alive now since the</span></div><div class="line"><a name="l01902"></a><span class="lineno"> 1902</span>&#160;  <span class="comment">// instruction we just built uses it.</span></div><div class="line"><a name="l01903"></a><span class="lineno"> 1903</span>&#160;  MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#ad4a32b52ea36d2c35a9860fe263d0574">clearRegisterDeads</a>(PPC::CR0);</div><div class="line"><a name="l01904"></a><span class="lineno"> 1904</span>&#160;</div><div class="line"><a name="l01905"></a><span class="lineno"> 1905</span>&#160;  <span class="keywordflow">if</span> (MIOpC != NewOpC) {</div><div class="line"><a name="l01906"></a><span class="lineno"> 1906</span>&#160;    <span class="comment">// We need to be careful here: we&#39;re replacing one instruction with</span></div><div class="line"><a name="l01907"></a><span class="lineno"> 1907</span>&#160;    <span class="comment">// another, and we need to make sure that we get all of the right</span></div><div class="line"><a name="l01908"></a><span class="lineno"> 1908</span>&#160;    <span class="comment">// implicit uses and defs. On the other hand, the caller may be holding</span></div><div class="line"><a name="l01909"></a><span class="lineno"> 1909</span>&#160;    <span class="comment">// an iterator to this instruction, and so we can&#39;t delete it (this is</span></div><div class="line"><a name="l01910"></a><span class="lineno"> 1910</span>&#160;    <span class="comment">// specifically the case if this is the instruction directly after the</span></div><div class="line"><a name="l01911"></a><span class="lineno"> 1911</span>&#160;    <span class="comment">// compare).</span></div><div class="line"><a name="l01912"></a><span class="lineno"> 1912</span>&#160;</div><div class="line"><a name="l01913"></a><span class="lineno"> 1913</span>&#160;    <span class="comment">// Rotates are expensive instructions. If we&#39;re emitting a record-form</span></div><div class="line"><a name="l01914"></a><span class="lineno"> 1914</span>&#160;    <span class="comment">// rotate that can just be an andi/andis, we should just emit that.</span></div><div class="line"><a name="l01915"></a><span class="lineno"> 1915</span>&#160;    <span class="keywordflow">if</span> (MIOpC == PPC::RLWINM || MIOpC == PPC::RLWINM8) {</div><div class="line"><a name="l01916"></a><span class="lineno"> 1916</span>&#160;      <a class="code" href="classllvm_1_1Register.html">Register</a> GPRRes = MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l01917"></a><span class="lineno"> 1917</span>&#160;      int64_t SH = MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2).<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>();</div><div class="line"><a name="l01918"></a><span class="lineno"> 1918</span>&#160;      int64_t MB = MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(3).<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>();</div><div class="line"><a name="l01919"></a><span class="lineno"> 1919</span>&#160;      int64_t ME = MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(4).<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>();</div><div class="line"><a name="l01920"></a><span class="lineno"> 1920</span>&#160;      <span class="comment">// We can only do this if both the start and end of the mask are in the</span></div><div class="line"><a name="l01921"></a><span class="lineno"> 1921</span>&#160;      <span class="comment">// same halfword.</span></div><div class="line"><a name="l01922"></a><span class="lineno"> 1922</span>&#160;      <span class="keywordtype">bool</span> MBInLoHWord = MB &gt;= 16;</div><div class="line"><a name="l01923"></a><span class="lineno"> 1923</span>&#160;      <span class="keywordtype">bool</span> MEInLoHWord = ME &gt;= 16;</div><div class="line"><a name="l01924"></a><span class="lineno"> 1924</span>&#160;      uint64_t Mask = ~0LLU;</div><div class="line"><a name="l01925"></a><span class="lineno"> 1925</span>&#160;</div><div class="line"><a name="l01926"></a><span class="lineno"> 1926</span>&#160;      <span class="keywordflow">if</span> (MB &lt;= ME &amp;&amp; MBInLoHWord == MEInLoHWord &amp;&amp; SH == 0) {</div><div class="line"><a name="l01927"></a><span class="lineno"> 1927</span>&#160;        Mask = ((1LLU &lt;&lt; (32 - MB)) - 1) &amp; ~((1LLU &lt;&lt; (31 - ME)) - 1);</div><div class="line"><a name="l01928"></a><span class="lineno"> 1928</span>&#160;        <span class="comment">// The mask value needs to shift right 16 if we&#39;re emitting andis.</span></div><div class="line"><a name="l01929"></a><span class="lineno"> 1929</span>&#160;        Mask &gt;&gt;= MBInLoHWord ? 0 : 16;</div><div class="line"><a name="l01930"></a><span class="lineno"> 1930</span>&#160;        NewOpC = MIOpC == PPC::RLWINM</div><div class="line"><a name="l01931"></a><span class="lineno"> 1931</span>&#160;                     ? (MBInLoHWord ? PPC::ANDI_rec : PPC::ANDIS_rec)</div><div class="line"><a name="l01932"></a><span class="lineno"> 1932</span>&#160;                     : (MBInLoHWord ? PPC::ANDI8_rec : PPC::ANDIS8_rec);</div><div class="line"><a name="l01933"></a><span class="lineno"> 1933</span>&#160;      } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (MRI-&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a98654f32fd96ffb498b0181c6546bf53">use_empty</a>(GPRRes) &amp;&amp; (ME == 31) &amp;&amp;</div><div class="line"><a name="l01934"></a><span class="lineno"> 1934</span>&#160;                 (ME - MB + 1 == SH) &amp;&amp; (MB &gt;= 16)) {</div><div class="line"><a name="l01935"></a><span class="lineno"> 1935</span>&#160;        <span class="comment">// If we are rotating by the exact number of bits as are in the mask</span></div><div class="line"><a name="l01936"></a><span class="lineno"> 1936</span>&#160;        <span class="comment">// and the mask is in the least significant bits of the register,</span></div><div class="line"><a name="l01937"></a><span class="lineno"> 1937</span>&#160;        <span class="comment">// that&#39;s just an andis. (as long as the GPR result has no uses).</span></div><div class="line"><a name="l01938"></a><span class="lineno"> 1938</span>&#160;        Mask = ((1LLU &lt;&lt; 32) - 1) &amp; ~((1LLU &lt;&lt; (32 - SH)) - 1);</div><div class="line"><a name="l01939"></a><span class="lineno"> 1939</span>&#160;        Mask &gt;&gt;= 16;</div><div class="line"><a name="l01940"></a><span class="lineno"> 1940</span>&#160;        NewOpC = MIOpC == PPC::RLWINM ? PPC::ANDIS_rec : PPC::ANDIS8_rec;</div><div class="line"><a name="l01941"></a><span class="lineno"> 1941</span>&#160;      }</div><div class="line"><a name="l01942"></a><span class="lineno"> 1942</span>&#160;      <span class="comment">// If we&#39;ve set the mask, we can transform.</span></div><div class="line"><a name="l01943"></a><span class="lineno"> 1943</span>&#160;      <span class="keywordflow">if</span> (Mask != ~0LLU) {</div><div class="line"><a name="l01944"></a><span class="lineno"> 1944</span>&#160;        MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a58fb7c99a3300f341e23893f999d35f3">RemoveOperand</a>(4);</div><div class="line"><a name="l01945"></a><span class="lineno"> 1945</span>&#160;        MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a58fb7c99a3300f341e23893f999d35f3">RemoveOperand</a>(3);</div><div class="line"><a name="l01946"></a><span class="lineno"> 1946</span>&#160;        MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2).<a class="code" href="classllvm_1_1MachineOperand.html#a2feaa1c69335c6b9028076cd68c7a5f5">setImm</a>(Mask);</div><div class="line"><a name="l01947"></a><span class="lineno"> 1947</span>&#160;        NumRcRotatesConvertedToRcAnd++;</div><div class="line"><a name="l01948"></a><span class="lineno"> 1948</span>&#160;      }</div><div class="line"><a name="l01949"></a><span class="lineno"> 1949</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (MIOpC == PPC::RLDICL &amp;&amp; MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2).<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>() == 0) {</div><div class="line"><a name="l01950"></a><span class="lineno"> 1950</span>&#160;      int64_t MB = MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(3).<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>();</div><div class="line"><a name="l01951"></a><span class="lineno"> 1951</span>&#160;      <span class="keywordflow">if</span> (MB &gt;= 48) {</div><div class="line"><a name="l01952"></a><span class="lineno"> 1952</span>&#160;        uint64_t Mask = (1LLU &lt;&lt; (63 - MB + 1)) - 1;</div><div class="line"><a name="l01953"></a><span class="lineno"> 1953</span>&#160;        NewOpC = PPC::ANDI8_rec;</div><div class="line"><a name="l01954"></a><span class="lineno"> 1954</span>&#160;        MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a58fb7c99a3300f341e23893f999d35f3">RemoveOperand</a>(3);</div><div class="line"><a name="l01955"></a><span class="lineno"> 1955</span>&#160;        MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2).<a class="code" href="classllvm_1_1MachineOperand.html#a2feaa1c69335c6b9028076cd68c7a5f5">setImm</a>(Mask);</div><div class="line"><a name="l01956"></a><span class="lineno"> 1956</span>&#160;        NumRcRotatesConvertedToRcAnd++;</div><div class="line"><a name="l01957"></a><span class="lineno"> 1957</span>&#160;      }</div><div class="line"><a name="l01958"></a><span class="lineno"> 1958</span>&#160;    }</div><div class="line"><a name="l01959"></a><span class="lineno"> 1959</span>&#160;</div><div class="line"><a name="l01960"></a><span class="lineno"> 1960</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;NewDesc = <span class="keyword">get</span>(NewOpC);</div><div class="line"><a name="l01961"></a><span class="lineno"> 1961</span>&#160;    MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a1ecb35298bc4d1fe03997959e1210c87">setDesc</a>(NewDesc);</div><div class="line"><a name="l01962"></a><span class="lineno"> 1962</span>&#160;</div><div class="line"><a name="l01963"></a><span class="lineno"> 1963</span>&#160;    <span class="keywordflow">if</span> (NewDesc.<a class="code" href="classllvm_1_1MCInstrDesc.html#aaad240e3205be4e3c66172069b8f9253">ImplicitDefs</a>)</div><div class="line"><a name="l01964"></a><span class="lineno"> 1964</span>&#160;      <span class="keywordflow">for</span> (<span class="keyword">const</span> <a class="code" href="classuint16__t.html">MCPhysReg</a> *ImpDefs = NewDesc.<a class="code" href="classllvm_1_1MCInstrDesc.html#a638a56bb5f6e95769be4299d90076855">getImplicitDefs</a>();</div><div class="line"><a name="l01965"></a><span class="lineno"> 1965</span>&#160;           *ImpDefs; ++ImpDefs)</div><div class="line"><a name="l01966"></a><span class="lineno"> 1966</span>&#160;        <span class="keywordflow">if</span> (!MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#aabed741772b1be65069d9274446a914d">definesRegister</a>(*ImpDefs))</div><div class="line"><a name="l01967"></a><span class="lineno"> 1967</span>&#160;          MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a469e271fba3a9b52dad4fa54eaf44e2b">addOperand</a>(*MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">getParent</a>()-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#a4e21760f681d6f97f95c8414e7b83ea5">getParent</a>(),</div><div class="line"><a name="l01968"></a><span class="lineno"> 1968</span>&#160;                         <a class="code" href="classllvm_1_1MachineOperand.html#af2c351dad09a71aa08e1d85c67ae6e53">MachineOperand::CreateReg</a>(*ImpDefs, <span class="keyword">true</span>, <span class="keyword">true</span>));</div><div class="line"><a name="l01969"></a><span class="lineno"> 1969</span>&#160;    <span class="keywordflow">if</span> (NewDesc.<a class="code" href="classllvm_1_1MCInstrDesc.html#afa581b05e41ad3fb1b3624888311f56e">ImplicitUses</a>)</div><div class="line"><a name="l01970"></a><span class="lineno"> 1970</span>&#160;      <span class="keywordflow">for</span> (<span class="keyword">const</span> <a class="code" href="classuint16__t.html">MCPhysReg</a> *ImpUses = NewDesc.<a class="code" href="classllvm_1_1MCInstrDesc.html#ae7b0a4ffda55bfebe88d9fd59c5d019c">getImplicitUses</a>();</div><div class="line"><a name="l01971"></a><span class="lineno"> 1971</span>&#160;           *ImpUses; ++ImpUses)</div><div class="line"><a name="l01972"></a><span class="lineno"> 1972</span>&#160;        <span class="keywordflow">if</span> (!MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#abe04ffc605f0c3a48a581cdb3ded2df4">readsRegister</a>(*ImpUses))</div><div class="line"><a name="l01973"></a><span class="lineno"> 1973</span>&#160;          MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a469e271fba3a9b52dad4fa54eaf44e2b">addOperand</a>(*MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">getParent</a>()-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#a4e21760f681d6f97f95c8414e7b83ea5">getParent</a>(),</div><div class="line"><a name="l01974"></a><span class="lineno"> 1974</span>&#160;                         <a class="code" href="classllvm_1_1MachineOperand.html#af2c351dad09a71aa08e1d85c67ae6e53">MachineOperand::CreateReg</a>(*ImpUses, <span class="keyword">false</span>, <span class="keyword">true</span>));</div><div class="line"><a name="l01975"></a><span class="lineno"> 1975</span>&#160;  }</div><div class="line"><a name="l01976"></a><span class="lineno"> 1976</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#aabed741772b1be65069d9274446a914d">definesRegister</a>(PPC::CR0) &amp;&amp;</div><div class="line"><a name="l01977"></a><span class="lineno"> 1977</span>&#160;         <span class="stringliteral">&quot;Record-form instruction does not define cr0?&quot;</span>);</div><div class="line"><a name="l01978"></a><span class="lineno"> 1978</span>&#160;</div><div class="line"><a name="l01979"></a><span class="lineno"> 1979</span>&#160;  <span class="comment">// Modify the condition code of operands in OperandsToUpdate.</span></div><div class="line"><a name="l01980"></a><span class="lineno"> 1980</span>&#160;  <span class="comment">// Since we have SUB(r1, r2) and CMP(r2, r1), the condition code needs to</span></div><div class="line"><a name="l01981"></a><span class="lineno"> 1981</span>&#160;  <span class="comment">// be changed from r2 &gt; r1 to r1 &lt; r2, from r2 &lt; r1 to r1 &gt; r2, etc.</span></div><div class="line"><a name="l01982"></a><span class="lineno"> 1982</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 0, <a class="code" href="namespacellvm_1_1numbers.html#a92f4283d4e0e2ea1776894b3ae93640f">e</a> = PredsToUpdate.<a class="code" href="classllvm_1_1SmallVectorBase.html#ac8624043115fb3a5076c964820001b61">size</a>(); i &lt; <a class="code" href="namespacellvm_1_1numbers.html#a92f4283d4e0e2ea1776894b3ae93640f">e</a>; i++)</div><div class="line"><a name="l01983"></a><span class="lineno"> 1983</span>&#160;    PredsToUpdate[i].<a class="code" href="HexagonShuffler_8cpp.html#a1672231b4c403877a69e1104ad69e006">first</a>-&gt;setImm(PredsToUpdate[i].second);</div><div class="line"><a name="l01984"></a><span class="lineno"> 1984</span>&#160;</div><div class="line"><a name="l01985"></a><span class="lineno"> 1985</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 0, e = SubRegsToUpdate.<a class="code" href="classllvm_1_1SmallVectorBase.html#ac8624043115fb3a5076c964820001b61">size</a>(); i &lt; <a class="code" href="namespacellvm_1_1numbers.html#a92f4283d4e0e2ea1776894b3ae93640f">e</a>; i++)</div><div class="line"><a name="l01986"></a><span class="lineno"> 1986</span>&#160;    SubRegsToUpdate[i].<a class="code" href="HexagonShuffler_8cpp.html#a1672231b4c403877a69e1104ad69e006">first</a>-&gt;setSubReg(SubRegsToUpdate[i].second);</div><div class="line"><a name="l01987"></a><span class="lineno"> 1987</span>&#160;</div><div class="line"><a name="l01988"></a><span class="lineno"> 1988</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01989"></a><span class="lineno"> 1989</span>&#160;}</div><div class="line"><a name="l01990"></a><span class="lineno"> 1990</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01991"></a><span class="lineno"> 1991</span>&#160;<span class="comment">/// GetInstSize - Return the number of bytes of code the specified</span></div><div class="line"><a name="l01992"></a><span class="lineno"> 1992</span>&#160;<span class="comment">/// instruction may be.  This returns the maximum number of bytes.</span></div><div class="line"><a name="l01993"></a><span class="lineno"> 1993</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l01994"></a><span class="lineno"><a class="line" href="classllvm_1_1PPCInstrInfo.html#adaba46ae7351c9a651fc32fae020cb0d"> 1994</a></span>&#160;<span class="comment"></span><span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1PPCInstrInfo.html#adaba46ae7351c9a651fc32fae020cb0d">PPCInstrInfo::getInstSizeInBytes</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l01995"></a><span class="lineno"> 1995</span>&#160;  <span class="keywordtype">unsigned</span> Opcode = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>();</div><div class="line"><a name="l01996"></a><span class="lineno"> 1996</span>&#160;</div><div class="line"><a name="l01997"></a><span class="lineno"> 1997</span>&#160;  <span class="keywordflow">if</span> (Opcode == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ae35d57f3c020672748fcc95607348986">PPC::INLINEASM</a> || Opcode == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ab969e7d43eb37a0398b5ded23bccc136">PPC::INLINEASM_BR</a>) {</div><div class="line"><a name="l01998"></a><span class="lineno"> 1998</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> *MF = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">getParent</a>()-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#a4e21760f681d6f97f95c8414e7b83ea5">getParent</a>();</div><div class="line"><a name="l01999"></a><span class="lineno"> 1999</span>&#160;    <span class="keyword">const</span> <span class="keywordtype">char</span> *AsmStr = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#a5c795cebe61a68d38beaae776770eeb0">getSymbolName</a>();</div><div class="line"><a name="l02000"></a><span class="lineno"> 2000</span>&#160;    <span class="keywordflow">return</span> getInlineAsmLength(AsmStr, *MF-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#ae68d159179d37dc7969439d842e2644f">getTarget</a>().<a class="code" href="classllvm_1_1TargetMachine.html#a171c7253c2b03171bdf22c1bd910f674">getMCAsmInfo</a>());</div><div class="line"><a name="l02001"></a><span class="lineno"> 2001</span>&#160;  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Opcode == TargetOpcode::STACKMAP) {</div><div class="line"><a name="l02002"></a><span class="lineno"> 2002</span>&#160;    <a class="code" href="classllvm_1_1StackMapOpers.html">StackMapOpers</a> Opers(&amp;MI);</div><div class="line"><a name="l02003"></a><span class="lineno"> 2003</span>&#160;    <span class="keywordflow">return</span> Opers.<a class="code" href="classllvm_1_1StackMapOpers.html#a4330cae153bbaadcf79bb4917a6c3924">getNumPatchBytes</a>();</div><div class="line"><a name="l02004"></a><span class="lineno"> 2004</span>&#160;  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Opcode == TargetOpcode::PATCHPOINT) {</div><div class="line"><a name="l02005"></a><span class="lineno"> 2005</span>&#160;    <a class="code" href="classllvm_1_1PatchPointOpers.html">PatchPointOpers</a> Opers(&amp;MI);</div><div class="line"><a name="l02006"></a><span class="lineno"> 2006</span>&#160;    <span class="keywordflow">return</span> Opers.<a class="code" href="classllvm_1_1PatchPointOpers.html#aa319bb1da5a106c84bfa9a1fdca084bc">getNumPatchBytes</a>();</div><div class="line"><a name="l02007"></a><span class="lineno"> 2007</span>&#160;  } <span class="keywordflow">else</span> {</div><div class="line"><a name="l02008"></a><span class="lineno"> 2008</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">get</span>(Opcode).getSize();</div><div class="line"><a name="l02009"></a><span class="lineno"> 2009</span>&#160;  }</div><div class="line"><a name="l02010"></a><span class="lineno"> 2010</span>&#160;}</div><div class="line"><a name="l02011"></a><span class="lineno"> 2011</span>&#160;</div><div class="line"><a name="l02012"></a><span class="lineno"> 2012</span>&#160;std::pair&lt;unsigned, unsigned&gt;</div><div class="line"><a name="l02013"></a><span class="lineno"><a class="line" href="classllvm_1_1PPCInstrInfo.html#a76f800670cc87a59e8df8f90f74ffc02"> 2013</a></span>&#160;<a class="code" href="classllvm_1_1PPCInstrInfo.html#a76f800670cc87a59e8df8f90f74ffc02">PPCInstrInfo::decomposeMachineOperandsTargetFlags</a>(<span class="keywordtype">unsigned</span> TF)<span class="keyword"> const </span>{</div><div class="line"><a name="l02014"></a><span class="lineno"> 2014</span>&#160;  <span class="keyword">const</span> <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1BitmaskEnumDetail.html#a57281a2e15e74e18c8697f5db821262b">Mask</a> = <a class="code" href="namespacellvm_1_1PPCII.html#ae73836094d8b0399ba10a6e540a363ffa473364a1f0cc5c395f582cf7ba1ff468">PPCII::MO_ACCESS_MASK</a>;</div><div class="line"><a name="l02015"></a><span class="lineno"> 2015</span>&#160;  <span class="keywordflow">return</span> std::make_pair(TF &amp; Mask, TF &amp; ~Mask);</div><div class="line"><a name="l02016"></a><span class="lineno"> 2016</span>&#160;}</div><div class="line"><a name="l02017"></a><span class="lineno"> 2017</span>&#160;</div><div class="line"><a name="l02018"></a><span class="lineno"> 2018</span>&#160;<a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;std::pair&lt;unsigned, const char *&gt;</a>&gt;</div><div class="line"><a name="l02019"></a><span class="lineno"><a class="line" href="classllvm_1_1PPCInstrInfo.html#a830ea3a66d17dde796c0623587a8d701"> 2019</a></span>&#160;<a class="code" href="classllvm_1_1PPCInstrInfo.html#a830ea3a66d17dde796c0623587a8d701">PPCInstrInfo::getSerializableDirectMachineOperandTargetFlags</a>()<span class="keyword"> const </span>{</div><div class="line"><a name="l02020"></a><span class="lineno"> 2020</span>&#160;  <span class="keyword">using namespace </span>PPCII;</div><div class="line"><a name="l02021"></a><span class="lineno"> 2021</span>&#160;  <span class="keyword">static</span> <span class="keyword">const</span> std::pair&lt;unsigned, const char *&gt; TargetFlags[] = {</div><div class="line"><a name="l02022"></a><span class="lineno"> 2022</span>&#160;      {<a class="code" href="namespacellvm_1_1AVRII.html#af0b01fa3c73b359837f3a7713274269aac78eef6657cad8b6d62131d926614fe8">MO_LO</a>, <span class="stringliteral">&quot;ppc-lo&quot;</span>},</div><div class="line"><a name="l02023"></a><span class="lineno"> 2023</span>&#160;      {<a class="code" href="namespacellvm_1_1PPCII.html#ae73836094d8b0399ba10a6e540a363ffaf3ceb6d8d3d044088a869d52777a6ed6">MO_HA</a>, <span class="stringliteral">&quot;ppc-ha&quot;</span>},</div><div class="line"><a name="l02024"></a><span class="lineno"> 2024</span>&#160;      {<a class="code" href="namespacellvm_1_1MipsII.html#ab0cf5f5ed4db649fc89a1b41f8b5771fa017c78afd95cb34d547e5b12d7e82cf2">MO_TPREL_LO</a>, <span class="stringliteral">&quot;ppc-tprel-lo&quot;</span>},</div><div class="line"><a name="l02025"></a><span class="lineno"> 2025</span>&#160;      {<a class="code" href="namespacellvm_1_1PPCII.html#ae73836094d8b0399ba10a6e540a363ffaa7929b1029f09db9b9b538e0d200fdd8">MO_TPREL_HA</a>, <span class="stringliteral">&quot;ppc-tprel-ha&quot;</span>},</div><div class="line"><a name="l02026"></a><span class="lineno"> 2026</span>&#160;      {<a class="code" href="namespacellvm_1_1MipsII.html#ab0cf5f5ed4db649fc89a1b41f8b5771fad15659773f43e297a5f00bc6e74c476b">MO_DTPREL_LO</a>, <span class="stringliteral">&quot;ppc-dtprel-lo&quot;</span>},</div><div class="line"><a name="l02027"></a><span class="lineno"> 2027</span>&#160;      {<a class="code" href="namespacellvm_1_1PPCII.html#ae73836094d8b0399ba10a6e540a363ffa0ab30789f6ac6df962adba01f53c2888">MO_TLSLD_LO</a>, <span class="stringliteral">&quot;ppc-tlsld-lo&quot;</span>},</div><div class="line"><a name="l02028"></a><span class="lineno"> 2028</span>&#160;      {<a class="code" href="namespacellvm_1_1PPCII.html#ae73836094d8b0399ba10a6e540a363ffad512bc138c5c6766b7ee4f66e43d47b4">MO_TOC_LO</a>, <span class="stringliteral">&quot;ppc-toc-lo&quot;</span>},</div><div class="line"><a name="l02029"></a><span class="lineno"> 2029</span>&#160;      {<a class="code" href="namespacellvm_1_1AArch64II.html#ae22a65863fdb02ce99abf9ee08bcbb71add46ede0892fdd429e940eb97c1e6e55">MO_TLS</a>, <span class="stringliteral">&quot;ppc-tls&quot;</span>}};</div><div class="line"><a name="l02030"></a><span class="lineno"> 2030</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#a0448108c43f3a226744d0a4c28c989f7">makeArrayRef</a>(TargetFlags);</div><div class="line"><a name="l02031"></a><span class="lineno"> 2031</span>&#160;}</div><div class="line"><a name="l02032"></a><span class="lineno"> 2032</span>&#160;</div><div class="line"><a name="l02033"></a><span class="lineno"> 2033</span>&#160;<a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;std::pair&lt;unsigned, const char *&gt;</a>&gt;</div><div class="line"><a name="l02034"></a><span class="lineno"><a class="line" href="classllvm_1_1PPCInstrInfo.html#afd94e27d369270a3c80e08cc32646ce9"> 2034</a></span>&#160;<a class="code" href="classllvm_1_1PPCInstrInfo.html#afd94e27d369270a3c80e08cc32646ce9">PPCInstrInfo::getSerializableBitmaskMachineOperandTargetFlags</a>()<span class="keyword"> const </span>{</div><div class="line"><a name="l02035"></a><span class="lineno"> 2035</span>&#160;  <span class="keyword">using namespace </span>PPCII;</div><div class="line"><a name="l02036"></a><span class="lineno"> 2036</span>&#160;  <span class="keyword">static</span> <span class="keyword">const</span> std::pair&lt;unsigned, const char *&gt; TargetFlags[] = {</div><div class="line"><a name="l02037"></a><span class="lineno"> 2037</span>&#160;      {<a class="code" href="namespacellvm_1_1PPCII.html#ae73836094d8b0399ba10a6e540a363ffab055ede9c173349e17e7aada20410b93">MO_PLT</a>, <span class="stringliteral">&quot;ppc-plt&quot;</span>},</div><div class="line"><a name="l02038"></a><span class="lineno"> 2038</span>&#160;      {<a class="code" href="namespacellvm_1_1PPCII.html#ae73836094d8b0399ba10a6e540a363ffaf464d229c08e6d5eb945d7b905a7c9fd">MO_PIC_FLAG</a>, <span class="stringliteral">&quot;ppc-pic&quot;</span>},</div><div class="line"><a name="l02039"></a><span class="lineno"> 2039</span>&#160;      {<a class="code" href="namespacellvm_1_1PPCII.html#ae73836094d8b0399ba10a6e540a363ffa4c9eaf71e784335fbfdd96354cf46235">MO_NLP_FLAG</a>, <span class="stringliteral">&quot;ppc-nlp&quot;</span>},</div><div class="line"><a name="l02040"></a><span class="lineno"> 2040</span>&#160;      {<a class="code" href="namespacellvm_1_1PPCII.html#ae73836094d8b0399ba10a6e540a363ffa6ce0aaff74c60178c0210f31002c7f59">MO_NLP_HIDDEN_FLAG</a>, <span class="stringliteral">&quot;ppc-nlp-hidden&quot;</span>}};</div><div class="line"><a name="l02041"></a><span class="lineno"> 2041</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#a0448108c43f3a226744d0a4c28c989f7">makeArrayRef</a>(TargetFlags);</div><div class="line"><a name="l02042"></a><span class="lineno"> 2042</span>&#160;}</div><div class="line"><a name="l02043"></a><span class="lineno"> 2043</span>&#160;</div><div class="line"><a name="l02044"></a><span class="lineno"> 2044</span>&#160;<span class="comment">// Expand VSX Memory Pseudo instruction to either a VSX or a FP instruction.</span></div><div class="line"><a name="l02045"></a><span class="lineno"> 2045</span>&#160;<span class="comment">// The VSX versions have the advantage of a full 64-register target whereas</span></div><div class="line"><a name="l02046"></a><span class="lineno"> 2046</span>&#160;<span class="comment">// the FP ones have the advantage of lower latency and higher throughput. So</span></div><div class="line"><a name="l02047"></a><span class="lineno"> 2047</span>&#160;<span class="comment">// what we are after is using the faster instructions in low register pressure</span></div><div class="line"><a name="l02048"></a><span class="lineno"> 2048</span>&#160;<span class="comment">// situations and using the larger register file in high register pressure</span></div><div class="line"><a name="l02049"></a><span class="lineno"> 2049</span>&#160;<span class="comment">// situations.</span></div><div class="line"><a name="l02050"></a><span class="lineno"><a class="line" href="classllvm_1_1PPCInstrInfo.html#a1517c8d905b7053ac5bdb9582cf49c03"> 2050</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1PPCInstrInfo.html#a1517c8d905b7053ac5bdb9582cf49c03">PPCInstrInfo::expandVSXMemPseudo</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l02051"></a><span class="lineno"> 2051</span>&#160;    <span class="keywordtype">unsigned</span> UpperOpcode, LowerOpcode;</div><div class="line"><a name="l02052"></a><span class="lineno"> 2052</span>&#160;    <span class="keywordflow">switch</span> (MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>()) {</div><div class="line"><a name="l02053"></a><span class="lineno"> 2053</span>&#160;    <span class="keywordflow">case</span> PPC::DFLOADf32:</div><div class="line"><a name="l02054"></a><span class="lineno"> 2054</span>&#160;      UpperOpcode = PPC::LXSSP;</div><div class="line"><a name="l02055"></a><span class="lineno"> 2055</span>&#160;      LowerOpcode = PPC::LFS;</div><div class="line"><a name="l02056"></a><span class="lineno"> 2056</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l02057"></a><span class="lineno"> 2057</span>&#160;    <span class="keywordflow">case</span> PPC::DFLOADf64:</div><div class="line"><a name="l02058"></a><span class="lineno"> 2058</span>&#160;      UpperOpcode = PPC::LXSD;</div><div class="line"><a name="l02059"></a><span class="lineno"> 2059</span>&#160;      LowerOpcode = PPC::LFD;</div><div class="line"><a name="l02060"></a><span class="lineno"> 2060</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l02061"></a><span class="lineno"> 2061</span>&#160;    <span class="keywordflow">case</span> PPC::DFSTOREf32:</div><div class="line"><a name="l02062"></a><span class="lineno"> 2062</span>&#160;      UpperOpcode = PPC::STXSSP;</div><div class="line"><a name="l02063"></a><span class="lineno"> 2063</span>&#160;      LowerOpcode = PPC::STFS;</div><div class="line"><a name="l02064"></a><span class="lineno"> 2064</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l02065"></a><span class="lineno"> 2065</span>&#160;    <span class="keywordflow">case</span> PPC::DFSTOREf64:</div><div class="line"><a name="l02066"></a><span class="lineno"> 2066</span>&#160;      UpperOpcode = PPC::STXSD;</div><div class="line"><a name="l02067"></a><span class="lineno"> 2067</span>&#160;      LowerOpcode = PPC::STFD;</div><div class="line"><a name="l02068"></a><span class="lineno"> 2068</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l02069"></a><span class="lineno"> 2069</span>&#160;    <span class="keywordflow">case</span> PPC::XFLOADf32:</div><div class="line"><a name="l02070"></a><span class="lineno"> 2070</span>&#160;      UpperOpcode = PPC::LXSSPX;</div><div class="line"><a name="l02071"></a><span class="lineno"> 2071</span>&#160;      LowerOpcode = PPC::LFSX;</div><div class="line"><a name="l02072"></a><span class="lineno"> 2072</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l02073"></a><span class="lineno"> 2073</span>&#160;    <span class="keywordflow">case</span> PPC::XFLOADf64:</div><div class="line"><a name="l02074"></a><span class="lineno"> 2074</span>&#160;      UpperOpcode = PPC::LXSDX;</div><div class="line"><a name="l02075"></a><span class="lineno"> 2075</span>&#160;      LowerOpcode = PPC::LFDX;</div><div class="line"><a name="l02076"></a><span class="lineno"> 2076</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l02077"></a><span class="lineno"> 2077</span>&#160;    <span class="keywordflow">case</span> PPC::XFSTOREf32:</div><div class="line"><a name="l02078"></a><span class="lineno"> 2078</span>&#160;      UpperOpcode = PPC::STXSSPX;</div><div class="line"><a name="l02079"></a><span class="lineno"> 2079</span>&#160;      LowerOpcode = PPC::STFSX;</div><div class="line"><a name="l02080"></a><span class="lineno"> 2080</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l02081"></a><span class="lineno"> 2081</span>&#160;    <span class="keywordflow">case</span> PPC::XFSTOREf64:</div><div class="line"><a name="l02082"></a><span class="lineno"> 2082</span>&#160;      UpperOpcode = PPC::STXSDX;</div><div class="line"><a name="l02083"></a><span class="lineno"> 2083</span>&#160;      LowerOpcode = PPC::STFDX;</div><div class="line"><a name="l02084"></a><span class="lineno"> 2084</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l02085"></a><span class="lineno"> 2085</span>&#160;    <span class="keywordflow">case</span> PPC::LIWAX:</div><div class="line"><a name="l02086"></a><span class="lineno"> 2086</span>&#160;      UpperOpcode = PPC::LXSIWAX;</div><div class="line"><a name="l02087"></a><span class="lineno"> 2087</span>&#160;      LowerOpcode = <a class="code" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19af19177e57893484cb79f34527b5cd7f8">PPC::LFIWAX</a>;</div><div class="line"><a name="l02088"></a><span class="lineno"> 2088</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l02089"></a><span class="lineno"> 2089</span>&#160;    <span class="keywordflow">case</span> PPC::LIWZX:</div><div class="line"><a name="l02090"></a><span class="lineno"> 2090</span>&#160;      UpperOpcode = PPC::LXSIWZX;</div><div class="line"><a name="l02091"></a><span class="lineno"> 2091</span>&#160;      LowerOpcode = <a class="code" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a480a6977d64df14b9af6821de3f520b9">PPC::LFIWZX</a>;</div><div class="line"><a name="l02092"></a><span class="lineno"> 2092</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l02093"></a><span class="lineno"> 2093</span>&#160;    <span class="keywordflow">case</span> PPC::STIWX:</div><div class="line"><a name="l02094"></a><span class="lineno"> 2094</span>&#160;      UpperOpcode = PPC::STXSIWX;</div><div class="line"><a name="l02095"></a><span class="lineno"> 2095</span>&#160;      LowerOpcode = <a class="code" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19aa71de12afd261e0b3f2e040ce1c10315">PPC::STFIWX</a>;</div><div class="line"><a name="l02096"></a><span class="lineno"> 2096</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l02097"></a><span class="lineno"> 2097</span>&#160;    <span class="keywordflow">default</span>:</div><div class="line"><a name="l02098"></a><span class="lineno"> 2098</span>&#160;      <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Unknown Operation!&quot;</span>);</div><div class="line"><a name="l02099"></a><span class="lineno"> 2099</span>&#160;    }</div><div class="line"><a name="l02100"></a><span class="lineno"> 2100</span>&#160;</div><div class="line"><a name="l02101"></a><span class="lineno"> 2101</span>&#160;    <a class="code" href="classllvm_1_1Register.html">Register</a> TargetReg = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l02102"></a><span class="lineno"> 2102</span>&#160;    <span class="keywordtype">unsigned</span> Opcode;</div><div class="line"><a name="l02103"></a><span class="lineno"> 2103</span>&#160;    <span class="keywordflow">if</span> ((TargetReg &gt;= PPC::F0 &amp;&amp; TargetReg &lt;= PPC::F31) ||</div><div class="line"><a name="l02104"></a><span class="lineno"> 2104</span>&#160;        (TargetReg &gt;= PPC::VSL0 &amp;&amp; TargetReg &lt;= PPC::VSL31))</div><div class="line"><a name="l02105"></a><span class="lineno"> 2105</span>&#160;      Opcode = LowerOpcode;</div><div class="line"><a name="l02106"></a><span class="lineno"> 2106</span>&#160;    <span class="keywordflow">else</span></div><div class="line"><a name="l02107"></a><span class="lineno"> 2107</span>&#160;      Opcode = UpperOpcode;</div><div class="line"><a name="l02108"></a><span class="lineno"> 2108</span>&#160;    MI.<a class="code" href="classllvm_1_1MachineInstr.html#a1ecb35298bc4d1fe03997959e1210c87">setDesc</a>(<span class="keyword">get</span>(Opcode));</div><div class="line"><a name="l02109"></a><span class="lineno"> 2109</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l02110"></a><span class="lineno"> 2110</span>&#160;}</div><div class="line"><a name="l02111"></a><span class="lineno"> 2111</span>&#160;</div><div class="line"><a name="l02112"></a><span class="lineno"><a class="line" href="PPCInstrInfo_8cpp.html#a3abad49282c799b7daeacb2b1bd5272b"> 2112</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="PPCInstrInfo_8cpp.html#a3abad49282c799b7daeacb2b1bd5272b">isAnImmediateOperand</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MO) {</div><div class="line"><a name="l02113"></a><span class="lineno"> 2113</span>&#160;  <span class="keywordflow">return</span> MO.<a class="code" href="classllvm_1_1MachineOperand.html#a5b401e780c5eed0aca1cfbf44d36a545">isCPI</a>() || MO.<a class="code" href="classllvm_1_1MachineOperand.html#ab0d1155c8c38e84cbe387998fd2e517e">isGlobal</a>() || MO.<a class="code" href="classllvm_1_1MachineOperand.html#a76f61c6784df6dc8402a8b9011041926">isImm</a>();</div><div class="line"><a name="l02114"></a><span class="lineno"> 2114</span>&#160;}</div><div class="line"><a name="l02115"></a><span class="lineno"> 2115</span>&#160;</div><div class="line"><a name="l02116"></a><span class="lineno"><a class="line" href="classllvm_1_1PPCInstrInfo.html#a7941fd2c7d339dfe155c4327fd95fab0"> 2116</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1PPCInstrInfo.html#a7941fd2c7d339dfe155c4327fd95fab0">PPCInstrInfo::expandPostRAPseudo</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l02117"></a><span class="lineno"> 2117</span>&#160;  <span class="keyword">auto</span> &amp;MBB = *MI.<a class="code" href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">getParent</a>();</div><div class="line"><a name="l02118"></a><span class="lineno"> 2118</span>&#160;  <span class="keyword">auto</span> DL = MI.<a class="code" href="classllvm_1_1MachineInstr.html#ae8ff2acea4fe63e48e8fc6cf0620ff78">getDebugLoc</a>();</div><div class="line"><a name="l02119"></a><span class="lineno"> 2119</span>&#160;</div><div class="line"><a name="l02120"></a><span class="lineno"> 2120</span>&#160;  <span class="keywordflow">switch</span> (MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>()) {</div><div class="line"><a name="l02121"></a><span class="lineno"> 2121</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::LOAD_STACK_GUARD: {</div><div class="line"><a name="l02122"></a><span class="lineno"> 2122</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Subtarget.isTargetLinux() &amp;&amp;</div><div class="line"><a name="l02123"></a><span class="lineno"> 2123</span>&#160;           <span class="stringliteral">&quot;Only Linux target is expected to contain LOAD_STACK_GUARD&quot;</span>);</div><div class="line"><a name="l02124"></a><span class="lineno"> 2124</span>&#160;    <span class="keyword">const</span> int64_t <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21">Offset</a> = Subtarget.isPPC64() ? -0x7010 : -0x7008;</div><div class="line"><a name="l02125"></a><span class="lineno"> 2125</span>&#160;    <span class="keyword">const</span> <span class="keywordtype">unsigned</span> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a> = Subtarget.isPPC64() ? PPC::X13 : <a class="code" href="MathExtras_8h.html#a9211f62d8e1e6de999eaa63ec0f6ae02">PPC::R2</a>;</div><div class="line"><a name="l02126"></a><span class="lineno"> 2126</span>&#160;    MI.<a class="code" href="classllvm_1_1MachineInstr.html#a1ecb35298bc4d1fe03997959e1210c87">setDesc</a>(<span class="keyword">get</span>(Subtarget.isPPC64() ? <a class="code" href="namespacellvm_1_1ARM__MB.html#ad70272e2a9ec2a7e3a497458e1edbc85a7289f7156c17c31399fe5226bf556781">PPC::LD</a> : PPC::LWZ));</div><div class="line"><a name="l02127"></a><span class="lineno"> 2127</span>&#160;    <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a>(*MI.<a class="code" href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">getParent</a>()-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#a4e21760f681d6f97f95c8414e7b83ea5">getParent</a>(), <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)</div><div class="line"><a name="l02128"></a><span class="lineno"> 2128</span>&#160;        .addImm(Offset)</div><div class="line"><a name="l02129"></a><span class="lineno"> 2129</span>&#160;        .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(Reg);</div><div class="line"><a name="l02130"></a><span class="lineno"> 2130</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l02131"></a><span class="lineno"> 2131</span>&#160;  }</div><div class="line"><a name="l02132"></a><span class="lineno"> 2132</span>&#160;  <span class="keywordflow">case</span> PPC::DFLOADf32:</div><div class="line"><a name="l02133"></a><span class="lineno"> 2133</span>&#160;  <span class="keywordflow">case</span> PPC::DFLOADf64:</div><div class="line"><a name="l02134"></a><span class="lineno"> 2134</span>&#160;  <span class="keywordflow">case</span> PPC::DFSTOREf32:</div><div class="line"><a name="l02135"></a><span class="lineno"> 2135</span>&#160;  <span class="keywordflow">case</span> PPC::DFSTOREf64: {</div><div class="line"><a name="l02136"></a><span class="lineno"> 2136</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Subtarget.hasP9Vector() &amp;&amp;</div><div class="line"><a name="l02137"></a><span class="lineno"> 2137</span>&#160;           <span class="stringliteral">&quot;Invalid D-Form Pseudo-ops on Pre-P9 target.&quot;</span>);</div><div class="line"><a name="l02138"></a><span class="lineno"> 2138</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2).<a class="code" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>() &amp;&amp;</div><div class="line"><a name="l02139"></a><span class="lineno"> 2139</span>&#160;           <a class="code" href="PPCInstrInfo_8cpp.html#a3abad49282c799b7daeacb2b1bd5272b">isAnImmediateOperand</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1)) &amp;&amp;</div><div class="line"><a name="l02140"></a><span class="lineno"> 2140</span>&#160;           <span class="stringliteral">&quot;D-form op must have register and immediate operands&quot;</span>);</div><div class="line"><a name="l02141"></a><span class="lineno"> 2141</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1PPCInstrInfo.html#a1517c8d905b7053ac5bdb9582cf49c03">expandVSXMemPseudo</a>(MI);</div><div class="line"><a name="l02142"></a><span class="lineno"> 2142</span>&#160;  }</div><div class="line"><a name="l02143"></a><span class="lineno"> 2143</span>&#160;  <span class="keywordflow">case</span> PPC::XFLOADf32:</div><div class="line"><a name="l02144"></a><span class="lineno"> 2144</span>&#160;  <span class="keywordflow">case</span> PPC::XFSTOREf32:</div><div class="line"><a name="l02145"></a><span class="lineno"> 2145</span>&#160;  <span class="keywordflow">case</span> PPC::LIWAX:</div><div class="line"><a name="l02146"></a><span class="lineno"> 2146</span>&#160;  <span class="keywordflow">case</span> PPC::LIWZX:</div><div class="line"><a name="l02147"></a><span class="lineno"> 2147</span>&#160;  <span class="keywordflow">case</span> PPC::STIWX: {</div><div class="line"><a name="l02148"></a><span class="lineno"> 2148</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Subtarget.hasP8Vector() &amp;&amp;</div><div class="line"><a name="l02149"></a><span class="lineno"> 2149</span>&#160;           <span class="stringliteral">&quot;Invalid X-Form Pseudo-ops on Pre-P8 target.&quot;</span>);</div><div class="line"><a name="l02150"></a><span class="lineno"> 2150</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2).<a class="code" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>() &amp;&amp; MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>() &amp;&amp;</div><div class="line"><a name="l02151"></a><span class="lineno"> 2151</span>&#160;           <span class="stringliteral">&quot;X-form op must have register and register operands&quot;</span>);</div><div class="line"><a name="l02152"></a><span class="lineno"> 2152</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1PPCInstrInfo.html#a1517c8d905b7053ac5bdb9582cf49c03">expandVSXMemPseudo</a>(MI);</div><div class="line"><a name="l02153"></a><span class="lineno"> 2153</span>&#160;  }</div><div class="line"><a name="l02154"></a><span class="lineno"> 2154</span>&#160;  <span class="keywordflow">case</span> PPC::XFLOADf64:</div><div class="line"><a name="l02155"></a><span class="lineno"> 2155</span>&#160;  <span class="keywordflow">case</span> PPC::XFSTOREf64: {</div><div class="line"><a name="l02156"></a><span class="lineno"> 2156</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Subtarget.hasVSX() &amp;&amp;</div><div class="line"><a name="l02157"></a><span class="lineno"> 2157</span>&#160;           <span class="stringliteral">&quot;Invalid X-Form Pseudo-ops on target that has no VSX.&quot;</span>);</div><div class="line"><a name="l02158"></a><span class="lineno"> 2158</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2).<a class="code" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>() &amp;&amp; MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>() &amp;&amp;</div><div class="line"><a name="l02159"></a><span class="lineno"> 2159</span>&#160;           <span class="stringliteral">&quot;X-form op must have register and register operands&quot;</span>);</div><div class="line"><a name="l02160"></a><span class="lineno"> 2160</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1PPCInstrInfo.html#a1517c8d905b7053ac5bdb9582cf49c03">expandVSXMemPseudo</a>(MI);</div><div class="line"><a name="l02161"></a><span class="lineno"> 2161</span>&#160;  }</div><div class="line"><a name="l02162"></a><span class="lineno"> 2162</span>&#160;  <span class="keywordflow">case</span> PPC::SPILLTOVSR_LD: {</div><div class="line"><a name="l02163"></a><span class="lineno"> 2163</span>&#160;    <a class="code" href="classllvm_1_1Register.html">Register</a> TargetReg = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l02164"></a><span class="lineno"> 2164</span>&#160;    <span class="keywordflow">if</span> (PPC::VSFRCRegClass.<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a1112b818386ec01ddfdf3a5d0024eb17">contains</a>(TargetReg)) {</div><div class="line"><a name="l02165"></a><span class="lineno"> 2165</span>&#160;      MI.<a class="code" href="classllvm_1_1MachineInstr.html#a1ecb35298bc4d1fe03997959e1210c87">setDesc</a>(<span class="keyword">get</span>(PPC::DFLOADf64));</div><div class="line"><a name="l02166"></a><span class="lineno"> 2166</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1PPCInstrInfo.html#a7941fd2c7d339dfe155c4327fd95fab0">expandPostRAPseudo</a>(MI);</div><div class="line"><a name="l02167"></a><span class="lineno"> 2167</span>&#160;    }</div><div class="line"><a name="l02168"></a><span class="lineno"> 2168</span>&#160;    <span class="keywordflow">else</span></div><div class="line"><a name="l02169"></a><span class="lineno"> 2169</span>&#160;      MI.<a class="code" href="classllvm_1_1MachineInstr.html#a1ecb35298bc4d1fe03997959e1210c87">setDesc</a>(<span class="keyword">get</span>(<a class="code" href="namespacellvm_1_1ARM__MB.html#ad70272e2a9ec2a7e3a497458e1edbc85a7289f7156c17c31399fe5226bf556781">PPC::LD</a>));</div><div class="line"><a name="l02170"></a><span class="lineno"> 2170</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l02171"></a><span class="lineno"> 2171</span>&#160;  }</div><div class="line"><a name="l02172"></a><span class="lineno"> 2172</span>&#160;  <span class="keywordflow">case</span> PPC::SPILLTOVSR_ST: {</div><div class="line"><a name="l02173"></a><span class="lineno"> 2173</span>&#160;    <a class="code" href="classllvm_1_1Register.html">Register</a> SrcReg = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l02174"></a><span class="lineno"> 2174</span>&#160;    <span class="keywordflow">if</span> (PPC::VSFRCRegClass.<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a1112b818386ec01ddfdf3a5d0024eb17">contains</a>(SrcReg)) {</div><div class="line"><a name="l02175"></a><span class="lineno"> 2175</span>&#160;      NumStoreSPILLVSRRCAsVec++;</div><div class="line"><a name="l02176"></a><span class="lineno"> 2176</span>&#160;      MI.<a class="code" href="classllvm_1_1MachineInstr.html#a1ecb35298bc4d1fe03997959e1210c87">setDesc</a>(<span class="keyword">get</span>(PPC::DFSTOREf64));</div><div class="line"><a name="l02177"></a><span class="lineno"> 2177</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1PPCInstrInfo.html#a7941fd2c7d339dfe155c4327fd95fab0">expandPostRAPseudo</a>(MI);</div><div class="line"><a name="l02178"></a><span class="lineno"> 2178</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l02179"></a><span class="lineno"> 2179</span>&#160;      NumStoreSPILLVSRRCAsGpr++;</div><div class="line"><a name="l02180"></a><span class="lineno"> 2180</span>&#160;      MI.<a class="code" href="classllvm_1_1MachineInstr.html#a1ecb35298bc4d1fe03997959e1210c87">setDesc</a>(<span class="keyword">get</span>(PPC::STD));</div><div class="line"><a name="l02181"></a><span class="lineno"> 2181</span>&#160;    }</div><div class="line"><a name="l02182"></a><span class="lineno"> 2182</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l02183"></a><span class="lineno"> 2183</span>&#160;  }</div><div class="line"><a name="l02184"></a><span class="lineno"> 2184</span>&#160;  <span class="keywordflow">case</span> PPC::SPILLTOVSR_LDX: {</div><div class="line"><a name="l02185"></a><span class="lineno"> 2185</span>&#160;    <a class="code" href="classllvm_1_1Register.html">Register</a> TargetReg = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l02186"></a><span class="lineno"> 2186</span>&#160;    <span class="keywordflow">if</span> (PPC::VSFRCRegClass.<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a1112b818386ec01ddfdf3a5d0024eb17">contains</a>(TargetReg))</div><div class="line"><a name="l02187"></a><span class="lineno"> 2187</span>&#160;      MI.<a class="code" href="classllvm_1_1MachineInstr.html#a1ecb35298bc4d1fe03997959e1210c87">setDesc</a>(<span class="keyword">get</span>(PPC::LXSDX));</div><div class="line"><a name="l02188"></a><span class="lineno"> 2188</span>&#160;    <span class="keywordflow">else</span></div><div class="line"><a name="l02189"></a><span class="lineno"> 2189</span>&#160;      MI.<a class="code" href="classllvm_1_1MachineInstr.html#a1ecb35298bc4d1fe03997959e1210c87">setDesc</a>(<span class="keyword">get</span>(PPC::LDX));</div><div class="line"><a name="l02190"></a><span class="lineno"> 2190</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l02191"></a><span class="lineno"> 2191</span>&#160;  }</div><div class="line"><a name="l02192"></a><span class="lineno"> 2192</span>&#160;  <span class="keywordflow">case</span> PPC::SPILLTOVSR_STX: {</div><div class="line"><a name="l02193"></a><span class="lineno"> 2193</span>&#160;    <a class="code" href="classllvm_1_1Register.html">Register</a> SrcReg = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l02194"></a><span class="lineno"> 2194</span>&#160;    <span class="keywordflow">if</span> (PPC::VSFRCRegClass.<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a1112b818386ec01ddfdf3a5d0024eb17">contains</a>(SrcReg)) {</div><div class="line"><a name="l02195"></a><span class="lineno"> 2195</span>&#160;      NumStoreSPILLVSRRCAsVec++;</div><div class="line"><a name="l02196"></a><span class="lineno"> 2196</span>&#160;      MI.<a class="code" href="classllvm_1_1MachineInstr.html#a1ecb35298bc4d1fe03997959e1210c87">setDesc</a>(<span class="keyword">get</span>(PPC::STXSDX));</div><div class="line"><a name="l02197"></a><span class="lineno"> 2197</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l02198"></a><span class="lineno"> 2198</span>&#160;      NumStoreSPILLVSRRCAsGpr++;</div><div class="line"><a name="l02199"></a><span class="lineno"> 2199</span>&#160;      MI.<a class="code" href="classllvm_1_1MachineInstr.html#a1ecb35298bc4d1fe03997959e1210c87">setDesc</a>(<span class="keyword">get</span>(PPC::STDX));</div><div class="line"><a name="l02200"></a><span class="lineno"> 2200</span>&#160;    }</div><div class="line"><a name="l02201"></a><span class="lineno"> 2201</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l02202"></a><span class="lineno"> 2202</span>&#160;  }</div><div class="line"><a name="l02203"></a><span class="lineno"> 2203</span>&#160;</div><div class="line"><a name="l02204"></a><span class="lineno"> 2204</span>&#160;  <span class="keywordflow">case</span> PPC::CFENCE8: {</div><div class="line"><a name="l02205"></a><span class="lineno"> 2205</span>&#160;    <span class="keyword">auto</span> Val = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l02206"></a><span class="lineno"> 2206</span>&#160;    <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, MI, DL, <span class="keyword">get</span>(PPC::CMPD), PPC::CR7).<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(Val).<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(Val);</div><div class="line"><a name="l02207"></a><span class="lineno"> 2207</span>&#160;    <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, MI, DL, <span class="keyword">get</span>(PPC::CTRL_DEP))</div><div class="line"><a name="l02208"></a><span class="lineno"> 2208</span>&#160;        .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(<a class="code" href="namespacellvm_1_1PPC.html#a14028f7fe73a11dabc6583510cc0a355aaefab7058909f2616746f6d8244a118e">PPC::PRED_NE_MINUS</a>)</div><div class="line"><a name="l02209"></a><span class="lineno"> 2209</span>&#160;        .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(PPC::CR7)</div><div class="line"><a name="l02210"></a><span class="lineno"> 2210</span>&#160;        .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(1);</div><div class="line"><a name="l02211"></a><span class="lineno"> 2211</span>&#160;    MI.<a class="code" href="classllvm_1_1MachineInstr.html#a1ecb35298bc4d1fe03997959e1210c87">setDesc</a>(<span class="keyword">get</span>(PPC::ISYNC));</div><div class="line"><a name="l02212"></a><span class="lineno"> 2212</span>&#160;    MI.<a class="code" href="classllvm_1_1MachineInstr.html#a58fb7c99a3300f341e23893f999d35f3">RemoveOperand</a>(0);</div><div class="line"><a name="l02213"></a><span class="lineno"> 2213</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l02214"></a><span class="lineno"> 2214</span>&#160;  }</div><div class="line"><a name="l02215"></a><span class="lineno"> 2215</span>&#160;  }</div><div class="line"><a name="l02216"></a><span class="lineno"> 2216</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l02217"></a><span class="lineno"> 2217</span>&#160;}</div><div class="line"><a name="l02218"></a><span class="lineno"> 2218</span>&#160;</div><div class="line"><a name="l02219"></a><span class="lineno"> 2219</span>&#160;<span class="comment">// Essentially a compile-time implementation of a compare-&gt;isel sequence.</span></div><div class="line"><a name="l02220"></a><span class="lineno"> 2220</span>&#160;<span class="comment">// It takes two constants to compare, along with the true/false registers</span></div><div class="line"><a name="l02221"></a><span class="lineno"> 2221</span>&#160;<span class="comment">// and the comparison type (as a subreg to a CR field) and returns one</span></div><div class="line"><a name="l02222"></a><span class="lineno"> 2222</span>&#160;<span class="comment">// of the true/false registers, depending on the comparison results.</span></div><div class="line"><a name="l02223"></a><span class="lineno"><a class="line" href="PPCInstrInfo_8cpp.html#a22a87d5646b192ec391aaf48e4dbe08f"> 2223</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">unsigned</span> <a class="code" href="PPCInstrInfo_8cpp.html#a22a87d5646b192ec391aaf48e4dbe08f">selectReg</a>(int64_t Imm1, int64_t Imm2, <span class="keywordtype">unsigned</span> CompareOpc,</div><div class="line"><a name="l02224"></a><span class="lineno"> 2224</span>&#160;                          <span class="keywordtype">unsigned</span> TrueReg, <span class="keywordtype">unsigned</span> FalseReg,</div><div class="line"><a name="l02225"></a><span class="lineno"> 2225</span>&#160;                          <span class="keywordtype">unsigned</span> CRSubReg) {</div><div class="line"><a name="l02226"></a><span class="lineno"> 2226</span>&#160;  <span class="comment">// Signed comparisons. The immediates are assumed to be sign-extended.</span></div><div class="line"><a name="l02227"></a><span class="lineno"> 2227</span>&#160;  <span class="keywordflow">if</span> (CompareOpc == PPC::CMPWI || CompareOpc == PPC::CMPDI) {</div><div class="line"><a name="l02228"></a><span class="lineno"> 2228</span>&#160;    <span class="keywordflow">switch</span> (CRSubReg) {</div><div class="line"><a name="l02229"></a><span class="lineno"> 2229</span>&#160;    <span class="keywordflow">default</span>: <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Unknown integer comparison type.&quot;</span>);</div><div class="line"><a name="l02230"></a><span class="lineno"> 2230</span>&#160;    <span class="keywordflow">case</span> PPC::sub_lt:</div><div class="line"><a name="l02231"></a><span class="lineno"> 2231</span>&#160;      <span class="keywordflow">return</span> Imm1 &lt; Imm2 ? TrueReg : FalseReg;</div><div class="line"><a name="l02232"></a><span class="lineno"> 2232</span>&#160;    <span class="keywordflow">case</span> PPC::sub_gt:</div><div class="line"><a name="l02233"></a><span class="lineno"> 2233</span>&#160;      <span class="keywordflow">return</span> Imm1 &gt; Imm2 ? TrueReg : FalseReg;</div><div class="line"><a name="l02234"></a><span class="lineno"> 2234</span>&#160;    <span class="keywordflow">case</span> PPC::sub_eq:</div><div class="line"><a name="l02235"></a><span class="lineno"> 2235</span>&#160;      <span class="keywordflow">return</span> Imm1 == Imm2 ? TrueReg : FalseReg;</div><div class="line"><a name="l02236"></a><span class="lineno"> 2236</span>&#160;    }</div><div class="line"><a name="l02237"></a><span class="lineno"> 2237</span>&#160;  }</div><div class="line"><a name="l02238"></a><span class="lineno"> 2238</span>&#160;  <span class="comment">// Unsigned comparisons.</span></div><div class="line"><a name="l02239"></a><span class="lineno"> 2239</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (CompareOpc == PPC::CMPLWI || CompareOpc == PPC::CMPLDI) {</div><div class="line"><a name="l02240"></a><span class="lineno"> 2240</span>&#160;    <span class="keywordflow">switch</span> (CRSubReg) {</div><div class="line"><a name="l02241"></a><span class="lineno"> 2241</span>&#160;    <span class="keywordflow">default</span>: <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Unknown integer comparison type.&quot;</span>);</div><div class="line"><a name="l02242"></a><span class="lineno"> 2242</span>&#160;    <span class="keywordflow">case</span> PPC::sub_lt:</div><div class="line"><a name="l02243"></a><span class="lineno"> 2243</span>&#160;      <span class="keywordflow">return</span> (uint64_t)Imm1 &lt; (uint64_t)Imm2 ? TrueReg : FalseReg;</div><div class="line"><a name="l02244"></a><span class="lineno"> 2244</span>&#160;    <span class="keywordflow">case</span> PPC::sub_gt:</div><div class="line"><a name="l02245"></a><span class="lineno"> 2245</span>&#160;      <span class="keywordflow">return</span> (uint64_t)Imm1 &gt; (uint64_t)Imm2 ? TrueReg : FalseReg;</div><div class="line"><a name="l02246"></a><span class="lineno"> 2246</span>&#160;    <span class="keywordflow">case</span> PPC::sub_eq:</div><div class="line"><a name="l02247"></a><span class="lineno"> 2247</span>&#160;      <span class="keywordflow">return</span> Imm1 == Imm2 ? TrueReg : FalseReg;</div><div class="line"><a name="l02248"></a><span class="lineno"> 2248</span>&#160;    }</div><div class="line"><a name="l02249"></a><span class="lineno"> 2249</span>&#160;  }</div><div class="line"><a name="l02250"></a><span class="lineno"> 2250</span>&#160;  <span class="keywordflow">return</span> PPC::NoRegister;</div><div class="line"><a name="l02251"></a><span class="lineno"> 2251</span>&#160;}</div><div class="line"><a name="l02252"></a><span class="lineno"> 2252</span>&#160;</div><div class="line"><a name="l02253"></a><span class="lineno"><a class="line" href="classllvm_1_1PPCInstrInfo.html#ad6408dc62ff8fa8de6c9c6daa57b897f"> 2253</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classllvm_1_1PPCInstrInfo.html#ad6408dc62ff8fa8de6c9c6daa57b897f">PPCInstrInfo::replaceInstrOperandWithImm</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div><div class="line"><a name="l02254"></a><span class="lineno"> 2254</span>&#160;                                              <span class="keywordtype">unsigned</span> OpNo,</div><div class="line"><a name="l02255"></a><span class="lineno"> 2255</span>&#160;                                              int64_t Imm)<span class="keyword"> const </span>{</div><div class="line"><a name="l02256"></a><span class="lineno"> 2256</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(OpNo).<a class="code" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>() &amp;&amp; <span class="stringliteral">&quot;Operand must be a REG&quot;</span>);</div><div class="line"><a name="l02257"></a><span class="lineno"> 2257</span>&#160;  <span class="comment">// Replace the REG with the Immediate.</span></div><div class="line"><a name="l02258"></a><span class="lineno"> 2258</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> InUseReg = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(OpNo).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l02259"></a><span class="lineno"> 2259</span>&#160;  MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(OpNo).<a class="code" href="classllvm_1_1MachineOperand.html#aa7e43fc5b201a1cc5b2b0f1f72963dd2">ChangeToImmediate</a>(Imm);</div><div class="line"><a name="l02260"></a><span class="lineno"> 2260</span>&#160;</div><div class="line"><a name="l02261"></a><span class="lineno"> 2261</span>&#160;  <span class="keywordflow">if</span> (MI.<a class="code" href="classllvm_1_1MachineInstr.html#a8b4741a5cb0780b4d02fe6bd43ef0b68">implicit_operands</a>().empty())</div><div class="line"><a name="l02262"></a><span class="lineno"> 2262</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l02263"></a><span class="lineno"> 2263</span>&#160;</div><div class="line"><a name="l02264"></a><span class="lineno"> 2264</span>&#160;  <span class="comment">// We need to make sure that the MI didn&#39;t have any implicit use</span></div><div class="line"><a name="l02265"></a><span class="lineno"> 2265</span>&#160;  <span class="comment">// of this REG any more.</span></div><div class="line"><a name="l02266"></a><span class="lineno"> 2266</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a> = &amp;<a class="code" href="classllvm_1_1PPCInstrInfo.html#a7736d6dc0c4303c59d1192988b8919e9">getRegisterInfo</a>();</div><div class="line"><a name="l02267"></a><span class="lineno"> 2267</span>&#160;  <span class="keywordtype">int</span> UseOpIdx = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0012f75cbba71c9c29aac592ff3d6400">findRegisterUseOperandIdx</a>(InUseReg, <span class="keyword">false</span>, TRI);</div><div class="line"><a name="l02268"></a><span class="lineno"> 2268</span>&#160;  <span class="keywordflow">if</span> (UseOpIdx &gt;= 0) {</div><div class="line"><a name="l02269"></a><span class="lineno"> 2269</span>&#160;    <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MO = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(UseOpIdx);</div><div class="line"><a name="l02270"></a><span class="lineno"> 2270</span>&#160;    <span class="keywordflow">if</span> (MO.<a class="code" href="classllvm_1_1MachineOperand.html#a3bf161859e1ad7fd3da485d3cb688d34">isImplicit</a>())</div><div class="line"><a name="l02271"></a><span class="lineno"> 2271</span>&#160;      <span class="comment">// The operands must always be in the following order:</span></div><div class="line"><a name="l02272"></a><span class="lineno"> 2272</span>&#160;      <span class="comment">// - explicit reg defs,</span></div><div class="line"><a name="l02273"></a><span class="lineno"> 2273</span>&#160;      <span class="comment">// - other explicit operands (reg uses, immediates, etc.),</span></div><div class="line"><a name="l02274"></a><span class="lineno"> 2274</span>&#160;      <span class="comment">// - implicit reg defs</span></div><div class="line"><a name="l02275"></a><span class="lineno"> 2275</span>&#160;      <span class="comment">// - implicit reg uses</span></div><div class="line"><a name="l02276"></a><span class="lineno"> 2276</span>&#160;      <span class="comment">// Therefore, removing the implicit operand won&#39;t change the explicit</span></div><div class="line"><a name="l02277"></a><span class="lineno"> 2277</span>&#160;      <span class="comment">// operands layout.</span></div><div class="line"><a name="l02278"></a><span class="lineno"> 2278</span>&#160;      MI.<a class="code" href="classllvm_1_1MachineInstr.html#a58fb7c99a3300f341e23893f999d35f3">RemoveOperand</a>(UseOpIdx);</div><div class="line"><a name="l02279"></a><span class="lineno"> 2279</span>&#160;  }</div><div class="line"><a name="l02280"></a><span class="lineno"> 2280</span>&#160;}</div><div class="line"><a name="l02281"></a><span class="lineno"> 2281</span>&#160;</div><div class="line"><a name="l02282"></a><span class="lineno"> 2282</span>&#160;<span class="comment">// Replace an instruction with one that materializes a constant (and sets</span></div><div class="line"><a name="l02283"></a><span class="lineno"> 2283</span>&#160;<span class="comment">// CR0 if the original instruction was a record-form instruction).</span></div><div class="line"><a name="l02284"></a><span class="lineno"><a class="line" href="classllvm_1_1PPCInstrInfo.html#ae0793a0ace15ba8cf0d9ee31e30dc2c5"> 2284</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classllvm_1_1PPCInstrInfo.html#ae0793a0ace15ba8cf0d9ee31e30dc2c5">PPCInstrInfo::replaceInstrWithLI</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div><div class="line"><a name="l02285"></a><span class="lineno"> 2285</span>&#160;                                      <span class="keyword">const</span> <a class="code" href="structllvm_1_1LoadImmediateInfo.html">LoadImmediateInfo</a> &amp;LII)<span class="keyword"> const </span>{</div><div class="line"><a name="l02286"></a><span class="lineno"> 2286</span>&#160;  <span class="comment">// Remove existing operands.</span></div><div class="line"><a name="l02287"></a><span class="lineno"> 2287</span>&#160;  <span class="keywordtype">int</span> OperandToKeep = LII.<a class="code" href="structllvm_1_1LoadImmediateInfo.html#a66834eb3a0e2888f90445ced87675079">SetCR</a> ? 1 : 0;</div><div class="line"><a name="l02288"></a><span class="lineno"> 2288</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">int</span> i = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a432824f0975bb863478bf4ef3a5df258">getNumOperands</a>() - 1; i &gt; OperandToKeep; i--)</div><div class="line"><a name="l02289"></a><span class="lineno"> 2289</span>&#160;    MI.<a class="code" href="classllvm_1_1MachineInstr.html#a58fb7c99a3300f341e23893f999d35f3">RemoveOperand</a>(i);</div><div class="line"><a name="l02290"></a><span class="lineno"> 2290</span>&#160;</div><div class="line"><a name="l02291"></a><span class="lineno"> 2291</span>&#160;  <span class="comment">// Replace the instruction.</span></div><div class="line"><a name="l02292"></a><span class="lineno"> 2292</span>&#160;  <span class="keywordflow">if</span> (LII.<a class="code" href="structllvm_1_1LoadImmediateInfo.html#a66834eb3a0e2888f90445ced87675079">SetCR</a>) {</div><div class="line"><a name="l02293"></a><span class="lineno"> 2293</span>&#160;    MI.<a class="code" href="classllvm_1_1MachineInstr.html#a1ecb35298bc4d1fe03997959e1210c87">setDesc</a>(<span class="keyword">get</span>(LII.<a class="code" href="structllvm_1_1LoadImmediateInfo.html#acaf80d046c8829eb2e8f84a785ded662">Is64Bit</a> ? PPC::ANDI8_rec : PPC::ANDI_rec));</div><div class="line"><a name="l02294"></a><span class="lineno"> 2294</span>&#160;    <span class="comment">// Set the immediate.</span></div><div class="line"><a name="l02295"></a><span class="lineno"> 2295</span>&#160;    <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a>(*MI.<a class="code" href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">getParent</a>()-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#a4e21760f681d6f97f95c8414e7b83ea5">getParent</a>(), <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)</div><div class="line"><a name="l02296"></a><span class="lineno"> 2296</span>&#160;        .addImm(LII.<a class="code" href="structllvm_1_1LoadImmediateInfo.html#aaf91f2e9fa96f015190607fb90e932b7">Imm</a>).<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(PPC::CR0, <a class="code" href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8a833922eca2ad0eab70573ba1f5fba9af">RegState::ImplicitDefine</a>);</div><div class="line"><a name="l02297"></a><span class="lineno"> 2297</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l02298"></a><span class="lineno"> 2298</span>&#160;  }</div><div class="line"><a name="l02299"></a><span class="lineno"> 2299</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l02300"></a><span class="lineno"> 2300</span>&#160;    MI.<a class="code" href="classllvm_1_1MachineInstr.html#a1ecb35298bc4d1fe03997959e1210c87">setDesc</a>(<span class="keyword">get</span>(LII.<a class="code" href="structllvm_1_1LoadImmediateInfo.html#acaf80d046c8829eb2e8f84a785ded662">Is64Bit</a> ? PPC::LI8 : PPC::LI));</div><div class="line"><a name="l02301"></a><span class="lineno"> 2301</span>&#160;</div><div class="line"><a name="l02302"></a><span class="lineno"> 2302</span>&#160;  <span class="comment">// Set the immediate.</span></div><div class="line"><a name="l02303"></a><span class="lineno"> 2303</span>&#160;  <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a>(*MI.<a class="code" href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">getParent</a>()-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#a4e21760f681d6f97f95c8414e7b83ea5">getParent</a>(), <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)</div><div class="line"><a name="l02304"></a><span class="lineno"> 2304</span>&#160;      .addImm(LII.<a class="code" href="structllvm_1_1LoadImmediateInfo.html#aaf91f2e9fa96f015190607fb90e932b7">Imm</a>);</div><div class="line"><a name="l02305"></a><span class="lineno"> 2305</span>&#160;}</div><div class="line"><a name="l02306"></a><span class="lineno"> 2306</span>&#160;</div><div class="line"><a name="l02307"></a><span class="lineno"><a class="line" href="classllvm_1_1PPCInstrInfo.html#aff2173f1b09ff7e5b1458b9441bcf10d"> 2307</a></span>&#160;<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="classllvm_1_1PPCInstrInfo.html#aff2173f1b09ff7e5b1458b9441bcf10d">PPCInstrInfo::getDefMIPostRA</a>(<span class="keywordtype">unsigned</span> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div><div class="line"><a name="l02308"></a><span class="lineno"> 2308</span>&#160;                                           <span class="keywordtype">bool</span> &amp;SeenIntermediateUse)<span class="keyword"> const </span>{</div><div class="line"><a name="l02309"></a><span class="lineno"> 2309</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(!MI.<a class="code" href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">getParent</a>()-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#a4e21760f681d6f97f95c8414e7b83ea5">getParent</a>()-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#ab4a6ca428289b667dd691a00e9f7e334">getRegInfo</a>().<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a86dd1b4ce6ff2d4a0b4593c5f7b2a3fd">isSSA</a>() &amp;&amp;</div><div class="line"><a name="l02310"></a><span class="lineno"> 2310</span>&#160;         <span class="stringliteral">&quot;Should be called after register allocation.&quot;</span>);</div><div class="line"><a name="l02311"></a><span class="lineno"> 2311</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a> = &amp;<a class="code" href="classllvm_1_1PPCInstrInfo.html#a7736d6dc0c4303c59d1192988b8919e9">getRegisterInfo</a>();</div><div class="line"><a name="l02312"></a><span class="lineno"> 2312</span>&#160;  <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::reverse_iterator</a> <a class="code" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a> = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">getParent</a>()-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#a2a25c462b91ac5da41f4ab7edc32b650">rend</a>(), It = <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>;</div><div class="line"><a name="l02313"></a><span class="lineno"> 2313</span>&#160;  It++;</div><div class="line"><a name="l02314"></a><span class="lineno"> 2314</span>&#160;  SeenIntermediateUse = <span class="keyword">false</span>;</div><div class="line"><a name="l02315"></a><span class="lineno"> 2315</span>&#160;  <span class="keywordflow">for</span> (; It != <a class="code" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a>; ++It) {</div><div class="line"><a name="l02316"></a><span class="lineno"> 2316</span>&#160;    <span class="keywordflow">if</span> (It-&gt;modifiesRegister(Reg, TRI))</div><div class="line"><a name="l02317"></a><span class="lineno"> 2317</span>&#160;      <span class="keywordflow">return</span> &amp;*It;</div><div class="line"><a name="l02318"></a><span class="lineno"> 2318</span>&#160;    <span class="keywordflow">if</span> (It-&gt;readsRegister(Reg, TRI))</div><div class="line"><a name="l02319"></a><span class="lineno"> 2319</span>&#160;      SeenIntermediateUse = <span class="keyword">true</span>;</div><div class="line"><a name="l02320"></a><span class="lineno"> 2320</span>&#160;  }</div><div class="line"><a name="l02321"></a><span class="lineno"> 2321</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div><div class="line"><a name="l02322"></a><span class="lineno"> 2322</span>&#160;}</div><div class="line"><a name="l02323"></a><span class="lineno"> 2323</span>&#160;</div><div class="line"><a name="l02324"></a><span class="lineno"> 2324</span>&#160;<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *PPCInstrInfo::getForwardingDefMI(</div><div class="line"><a name="l02325"></a><span class="lineno"> 2325</span>&#160;  <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div><div class="line"><a name="l02326"></a><span class="lineno"> 2326</span>&#160;  <span class="keywordtype">unsigned</span> &amp;OpNoForForwarding,</div><div class="line"><a name="l02327"></a><span class="lineno"> 2327</span>&#160;  <span class="keywordtype">bool</span> &amp;SeenIntermediateUse)<span class="keyword"> const </span>{</div><div class="line"><a name="l02328"></a><span class="lineno"> 2328</span>&#160;  OpNoForForwarding = ~0U;</div><div class="line"><a name="l02329"></a><span class="lineno"> 2329</span>&#160;  <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="AArch64ExpandPseudoInsts_8cpp.html#ad3ece0ac2421637044624c9b01c42466">DefMI</a> = <span class="keyword">nullptr</span>;</div><div class="line"><a name="l02330"></a><span class="lineno"> 2330</span>&#160;  <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> *<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> = &amp;MI.<a class="code" href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">getParent</a>()-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#a4e21760f681d6f97f95c8414e7b83ea5">getParent</a>()-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#ab4a6ca428289b667dd691a00e9f7e334">getRegInfo</a>();</div><div class="line"><a name="l02331"></a><span class="lineno"> 2331</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a> = &amp;<a class="code" href="classllvm_1_1PPCInstrInfo.html#a7736d6dc0c4303c59d1192988b8919e9">getRegisterInfo</a>();</div><div class="line"><a name="l02332"></a><span class="lineno"> 2332</span>&#160;  <span class="comment">// If we&#39;re in SSA, get the defs through the MRI. Otherwise, only look</span></div><div class="line"><a name="l02333"></a><span class="lineno"> 2333</span>&#160;  <span class="comment">// within the basic block to see if the register is defined using an LI/LI8.</span></div><div class="line"><a name="l02334"></a><span class="lineno"> 2334</span>&#160;  <span class="keywordflow">if</span> (MRI-&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a86dd1b4ce6ff2d4a0b4593c5f7b2a3fd">isSSA</a>()) {</div><div class="line"><a name="l02335"></a><span class="lineno"> 2335</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">int</span> i = 1, <a class="code" href="namespacellvm_1_1numbers.html#a92f4283d4e0e2ea1776894b3ae93640f">e</a> = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a432824f0975bb863478bf4ef3a5df258">getNumOperands</a>(); i &lt; <a class="code" href="namespacellvm_1_1numbers.html#a92f4283d4e0e2ea1776894b3ae93640f">e</a>; i++) {</div><div class="line"><a name="l02336"></a><span class="lineno"> 2336</span>&#160;      <span class="keywordflow">if</span> (!MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(i).<a class="code" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>())</div><div class="line"><a name="l02337"></a><span class="lineno"> 2337</span>&#160;        <span class="keywordflow">continue</span>;</div><div class="line"><a name="l02338"></a><span class="lineno"> 2338</span>&#160;      <a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a> = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(i).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l02339"></a><span class="lineno"> 2339</span>&#160;      <span class="keywordflow">if</span> (!<a class="code" href="classllvm_1_1Register.html#ab94ac0eb79655589fb116359f862886c">Register::isVirtualRegister</a>(Reg))</div><div class="line"><a name="l02340"></a><span class="lineno"> 2340</span>&#160;        <span class="keywordflow">continue</span>;</div><div class="line"><a name="l02341"></a><span class="lineno"> 2341</span>&#160;      <span class="keywordtype">unsigned</span> TrueReg = TRI-&gt;<a class="code" href="classllvm_1_1TargetRegisterInfo.html#aab6233724e39369c7a0d78ff3b2f6dbe">lookThruCopyLike</a>(Reg, MRI);</div><div class="line"><a name="l02342"></a><span class="lineno"> 2342</span>&#160;      <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1Register.html#ab94ac0eb79655589fb116359f862886c">Register::isVirtualRegister</a>(TrueReg)) {</div><div class="line"><a name="l02343"></a><span class="lineno"> 2343</span>&#160;        DefMI = MRI-&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a8940addb370f40defa2763c0da9d3eda">getVRegDef</a>(TrueReg);</div><div class="line"><a name="l02344"></a><span class="lineno"> 2344</span>&#160;        <span class="keywordflow">if</span> (DefMI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>() == PPC::LI || DefMI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>() == PPC::LI8) {</div><div class="line"><a name="l02345"></a><span class="lineno"> 2345</span>&#160;          OpNoForForwarding = i;</div><div class="line"><a name="l02346"></a><span class="lineno"> 2346</span>&#160;          <span class="keywordflow">break</span>;</div><div class="line"><a name="l02347"></a><span class="lineno"> 2347</span>&#160;        }</div><div class="line"><a name="l02348"></a><span class="lineno"> 2348</span>&#160;      }</div><div class="line"><a name="l02349"></a><span class="lineno"> 2349</span>&#160;    }</div><div class="line"><a name="l02350"></a><span class="lineno"> 2350</span>&#160;  } <span class="keywordflow">else</span> {</div><div class="line"><a name="l02351"></a><span class="lineno"> 2351</span>&#160;    <span class="comment">// Looking back through the definition for each operand could be expensive,</span></div><div class="line"><a name="l02352"></a><span class="lineno"> 2352</span>&#160;    <span class="comment">// so exit early if this isn&#39;t an instruction that either has an immediate</span></div><div class="line"><a name="l02353"></a><span class="lineno"> 2353</span>&#160;    <span class="comment">// form or is already an immediate form that we can handle.</span></div><div class="line"><a name="l02354"></a><span class="lineno"> 2354</span>&#160;    <a class="code" href="structllvm_1_1ImmInstrInfo.html">ImmInstrInfo</a> III;</div><div class="line"><a name="l02355"></a><span class="lineno"> 2355</span>&#160;    <span class="keywordtype">unsigned</span> Opc = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>();</div><div class="line"><a name="l02356"></a><span class="lineno"> 2356</span>&#160;    <span class="keywordtype">bool</span> ConvertibleImmForm =</div><div class="line"><a name="l02357"></a><span class="lineno"> 2357</span>&#160;        Opc == PPC::CMPWI || Opc == PPC::CMPLWI || Opc == PPC::CMPDI ||</div><div class="line"><a name="l02358"></a><span class="lineno"> 2358</span>&#160;        Opc == PPC::CMPLDI || Opc == PPC::ADDI || Opc == PPC::ADDI8 ||</div><div class="line"><a name="l02359"></a><span class="lineno"> 2359</span>&#160;        Opc == PPC::ORI || Opc == PPC::ORI8 || Opc == PPC::XORI ||</div><div class="line"><a name="l02360"></a><span class="lineno"> 2360</span>&#160;        Opc == PPC::XORI8 || Opc == PPC::RLDICL || Opc == PPC::RLDICL_rec ||</div><div class="line"><a name="l02361"></a><span class="lineno"> 2361</span>&#160;        Opc == PPC::RLDICL_32 || Opc == PPC::RLDICL_32_64 ||</div><div class="line"><a name="l02362"></a><span class="lineno"> 2362</span>&#160;        Opc == PPC::RLWINM || Opc == PPC::RLWINM_rec || Opc == PPC::RLWINM8 ||</div><div class="line"><a name="l02363"></a><span class="lineno"> 2363</span>&#160;        Opc == PPC::RLWINM8_rec;</div><div class="line"><a name="l02364"></a><span class="lineno"> 2364</span>&#160;    <span class="keywordtype">bool</span> IsVFReg = (MI.<a class="code" href="classllvm_1_1MachineInstr.html#a432824f0975bb863478bf4ef3a5df258">getNumOperands</a>() &amp;&amp; MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>())</div><div class="line"><a name="l02365"></a><span class="lineno"> 2365</span>&#160;                       ? <a class="code" href="classllvm_1_1PPCInstrInfo.html#a4a925741128762aa8606a501ed9dad40">isVFRegister</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>())</div><div class="line"><a name="l02366"></a><span class="lineno"> 2366</span>&#160;                       : <span class="keyword">false</span>;</div><div class="line"><a name="l02367"></a><span class="lineno"> 2367</span>&#160;    <span class="keywordflow">if</span> (!ConvertibleImmForm &amp;&amp; !<a class="code" href="classllvm_1_1PPCInstrInfo.html#afb977cf93fe8661651e4503ae0722893">instrHasImmForm</a>(Opc, IsVFReg, III, <span class="keyword">true</span>))</div><div class="line"><a name="l02368"></a><span class="lineno"> 2368</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div><div class="line"><a name="l02369"></a><span class="lineno"> 2369</span>&#160;</div><div class="line"><a name="l02370"></a><span class="lineno"> 2370</span>&#160;    <span class="comment">// Don&#39;t convert or %X, %Y, %Y since that&#39;s just a register move.</span></div><div class="line"><a name="l02371"></a><span class="lineno"> 2371</span>&#160;    <span class="keywordflow">if</span> ((Opc == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a7415ab9f2172c59a2ee7c7a02afa56a4">PPC::OR</a> || Opc == PPC::OR8) &amp;&amp;</div><div class="line"><a name="l02372"></a><span class="lineno"> 2372</span>&#160;        MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>() == MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>())</div><div class="line"><a name="l02373"></a><span class="lineno"> 2373</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div><div class="line"><a name="l02374"></a><span class="lineno"> 2374</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">int</span> i = 1, <a class="code" href="namespacellvm_1_1numbers.html#a92f4283d4e0e2ea1776894b3ae93640f">e</a> = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a432824f0975bb863478bf4ef3a5df258">getNumOperands</a>(); i &lt; <a class="code" href="namespacellvm_1_1numbers.html#a92f4283d4e0e2ea1776894b3ae93640f">e</a>; i++) {</div><div class="line"><a name="l02375"></a><span class="lineno"> 2375</span>&#160;      <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MO = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(i);</div><div class="line"><a name="l02376"></a><span class="lineno"> 2376</span>&#160;      SeenIntermediateUse = <span class="keyword">false</span>;</div><div class="line"><a name="l02377"></a><span class="lineno"> 2377</span>&#160;      <span class="keywordflow">if</span> (MO.<a class="code" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>() &amp;&amp; MO.<a class="code" href="classllvm_1_1MachineOperand.html#a69544ec8658eadeed98245dc37c3a541">isUse</a>() &amp;&amp; !MO.<a class="code" href="classllvm_1_1MachineOperand.html#a3bf161859e1ad7fd3da485d3cb688d34">isImplicit</a>()) {</div><div class="line"><a name="l02378"></a><span class="lineno"> 2378</span>&#160;        <a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a> = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(i).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l02379"></a><span class="lineno"> 2379</span>&#160;        <span class="comment">// If we see another use of this reg between the def and the MI,</span></div><div class="line"><a name="l02380"></a><span class="lineno"> 2380</span>&#160;        <span class="comment">// we want to flat it so the def isn&#39;t deleted.</span></div><div class="line"><a name="l02381"></a><span class="lineno"> 2381</span>&#160;        <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *DefMI = <a class="code" href="classllvm_1_1PPCInstrInfo.html#aff2173f1b09ff7e5b1458b9441bcf10d">getDefMIPostRA</a>(Reg, MI, SeenIntermediateUse);</div><div class="line"><a name="l02382"></a><span class="lineno"> 2382</span>&#160;        <span class="keywordflow">if</span> (DefMI) {</div><div class="line"><a name="l02383"></a><span class="lineno"> 2383</span>&#160;          <span class="comment">// Is this register defined by some form of add-immediate (including</span></div><div class="line"><a name="l02384"></a><span class="lineno"> 2384</span>&#160;          <span class="comment">// load-immediate) within this basic block?</span></div><div class="line"><a name="l02385"></a><span class="lineno"> 2385</span>&#160;          <span class="keywordflow">switch</span> (DefMI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>()) {</div><div class="line"><a name="l02386"></a><span class="lineno"> 2386</span>&#160;          <span class="keywordflow">default</span>:</div><div class="line"><a name="l02387"></a><span class="lineno"> 2387</span>&#160;            <span class="keywordflow">break</span>;</div><div class="line"><a name="l02388"></a><span class="lineno"> 2388</span>&#160;          <span class="keywordflow">case</span> PPC::LI:</div><div class="line"><a name="l02389"></a><span class="lineno"> 2389</span>&#160;          <span class="keywordflow">case</span> PPC::LI8:</div><div class="line"><a name="l02390"></a><span class="lineno"> 2390</span>&#160;          <span class="keywordflow">case</span> PPC::ADDItocL:</div><div class="line"><a name="l02391"></a><span class="lineno"> 2391</span>&#160;          <span class="keywordflow">case</span> PPC::ADDI:</div><div class="line"><a name="l02392"></a><span class="lineno"> 2392</span>&#160;          <span class="keywordflow">case</span> PPC::ADDI8:</div><div class="line"><a name="l02393"></a><span class="lineno"> 2393</span>&#160;            OpNoForForwarding = i;</div><div class="line"><a name="l02394"></a><span class="lineno"> 2394</span>&#160;            <span class="keywordflow">return</span> <a class="code" href="AArch64ExpandPseudoInsts_8cpp.html#ad3ece0ac2421637044624c9b01c42466">DefMI</a>;</div><div class="line"><a name="l02395"></a><span class="lineno"> 2395</span>&#160;          }</div><div class="line"><a name="l02396"></a><span class="lineno"> 2396</span>&#160;        }</div><div class="line"><a name="l02397"></a><span class="lineno"> 2397</span>&#160;      }</div><div class="line"><a name="l02398"></a><span class="lineno"> 2398</span>&#160;    }</div><div class="line"><a name="l02399"></a><span class="lineno"> 2399</span>&#160;  }</div><div class="line"><a name="l02400"></a><span class="lineno"> 2400</span>&#160;  <span class="keywordflow">return</span> OpNoForForwarding == ~0U ? nullptr : <a class="code" href="AArch64ExpandPseudoInsts_8cpp.html#ad3ece0ac2421637044624c9b01c42466">DefMI</a>;</div><div class="line"><a name="l02401"></a><span class="lineno"> 2401</span>&#160;}</div><div class="line"><a name="l02402"></a><span class="lineno"> 2402</span>&#160;</div><div class="line"><a name="l02403"></a><span class="lineno"> 2403</span>&#160;<span class="keyword">const</span> <span class="keywordtype">unsigned</span> *PPCInstrInfo::getStoreOpcodesForSpillArray()<span class="keyword"> const </span>{</div><div class="line"><a name="l02404"></a><span class="lineno"> 2404</span>&#160;  <span class="keyword">static</span> <span class="keyword">const</span> <span class="keywordtype">unsigned</span> OpcodesForSpill[2][<a class="code" href="PPCInstrInfo_8cpp.html#a71aad62a44b1b906e8d438e380eb61e8aebb17008ba7c038f4f6f1a83d7b65d76">SOK_LastOpcodeSpill</a>] = {</div><div class="line"><a name="l02405"></a><span class="lineno"> 2405</span>&#160;      <span class="comment">// Power 8</span></div><div class="line"><a name="l02406"></a><span class="lineno"> 2406</span>&#160;      {PPC::STW, PPC::STD, PPC::STFD, PPC::STFS, PPC::SPILL_CR,</div><div class="line"><a name="l02407"></a><span class="lineno"> 2407</span>&#160;       PPC::SPILL_CRBIT, PPC::STVX, <a class="code" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19ad7ff3b99ede678baebc8e3cd79b1090a">PPC::STXVD2X</a>, PPC::STXSDX, PPC::STXSSPX,</div><div class="line"><a name="l02408"></a><span class="lineno"> 2408</span>&#160;       PPC::SPILL_VRSAVE, PPC::QVSTFDX, PPC::QVSTFSXs, PPC::QVSTFDXb,</div><div class="line"><a name="l02409"></a><span class="lineno"> 2409</span>&#160;       PPC::SPILLTOVSR_ST, PPC::EVSTDD},</div><div class="line"><a name="l02410"></a><span class="lineno"> 2410</span>&#160;      <span class="comment">// Power 9</span></div><div class="line"><a name="l02411"></a><span class="lineno"> 2411</span>&#160;      {PPC::STW, PPC::STD, PPC::STFD, PPC::STFS, PPC::SPILL_CR,</div><div class="line"><a name="l02412"></a><span class="lineno"> 2412</span>&#160;       PPC::SPILL_CRBIT, PPC::STVX, PPC::STXV, PPC::DFSTOREf64, PPC::DFSTOREf32,</div><div class="line"><a name="l02413"></a><span class="lineno"> 2413</span>&#160;       PPC::SPILL_VRSAVE, PPC::QVSTFDX, PPC::QVSTFSXs, PPC::QVSTFDXb,</div><div class="line"><a name="l02414"></a><span class="lineno"> 2414</span>&#160;       PPC::SPILLTOVSR_ST}};</div><div class="line"><a name="l02415"></a><span class="lineno"> 2415</span>&#160;</div><div class="line"><a name="l02416"></a><span class="lineno"> 2416</span>&#160;  <span class="keywordflow">return</span> OpcodesForSpill[(Subtarget.hasP9Vector()) ? 1 : 0];</div><div class="line"><a name="l02417"></a><span class="lineno"> 2417</span>&#160;}</div><div class="line"><a name="l02418"></a><span class="lineno"> 2418</span>&#160;</div><div class="line"><a name="l02419"></a><span class="lineno"> 2419</span>&#160;<span class="keyword">const</span> <span class="keywordtype">unsigned</span> *PPCInstrInfo::getLoadOpcodesForSpillArray()<span class="keyword"> const </span>{</div><div class="line"><a name="l02420"></a><span class="lineno"> 2420</span>&#160;  <span class="keyword">static</span> <span class="keyword">const</span> <span class="keywordtype">unsigned</span> OpcodesForSpill[2][<a class="code" href="PPCInstrInfo_8cpp.html#a71aad62a44b1b906e8d438e380eb61e8aebb17008ba7c038f4f6f1a83d7b65d76">SOK_LastOpcodeSpill</a>] = {</div><div class="line"><a name="l02421"></a><span class="lineno"> 2421</span>&#160;      <span class="comment">// Power 8</span></div><div class="line"><a name="l02422"></a><span class="lineno"> 2422</span>&#160;      {PPC::LWZ, <a class="code" href="namespacellvm_1_1ARM__MB.html#ad70272e2a9ec2a7e3a497458e1edbc85a7289f7156c17c31399fe5226bf556781">PPC::LD</a>, PPC::LFD, PPC::LFS, PPC::RESTORE_CR,</div><div class="line"><a name="l02423"></a><span class="lineno"> 2423</span>&#160;       PPC::RESTORE_CRBIT, PPC::LVX, <a class="code" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a9f74f2eb04440389d18aabcff035a19f">PPC::LXVD2X</a>, PPC::LXSDX, PPC::LXSSPX,</div><div class="line"><a name="l02424"></a><span class="lineno"> 2424</span>&#160;       PPC::RESTORE_VRSAVE, PPC::QVLFDX, PPC::QVLFSXs, PPC::QVLFDXb,</div><div class="line"><a name="l02425"></a><span class="lineno"> 2425</span>&#160;       PPC::SPILLTOVSR_LD, PPC::EVLDD},</div><div class="line"><a name="l02426"></a><span class="lineno"> 2426</span>&#160;      <span class="comment">// Power 9</span></div><div class="line"><a name="l02427"></a><span class="lineno"> 2427</span>&#160;      {PPC::LWZ, <a class="code" href="namespacellvm_1_1ARM__MB.html#ad70272e2a9ec2a7e3a497458e1edbc85a7289f7156c17c31399fe5226bf556781">PPC::LD</a>, PPC::LFD, PPC::LFS, PPC::RESTORE_CR,</div><div class="line"><a name="l02428"></a><span class="lineno"> 2428</span>&#160;       PPC::RESTORE_CRBIT, PPC::LVX, PPC::LXV, PPC::DFLOADf64, PPC::DFLOADf32,</div><div class="line"><a name="l02429"></a><span class="lineno"> 2429</span>&#160;       PPC::RESTORE_VRSAVE, PPC::QVLFDX, PPC::QVLFSXs, PPC::QVLFDXb,</div><div class="line"><a name="l02430"></a><span class="lineno"> 2430</span>&#160;       PPC::SPILLTOVSR_LD}};</div><div class="line"><a name="l02431"></a><span class="lineno"> 2431</span>&#160;</div><div class="line"><a name="l02432"></a><span class="lineno"> 2432</span>&#160;  <span class="keywordflow">return</span> OpcodesForSpill[(Subtarget.hasP9Vector()) ? 1 : 0];</div><div class="line"><a name="l02433"></a><span class="lineno"> 2433</span>&#160;}</div><div class="line"><a name="l02434"></a><span class="lineno"> 2434</span>&#160;</div><div class="line"><a name="l02435"></a><span class="lineno"><a class="line" href="classllvm_1_1PPCInstrInfo.html#a9d6784be23d8e71c2aa5aa878d7f18ec"> 2435</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classllvm_1_1PPCInstrInfo.html#a9d6784be23d8e71c2aa5aa878d7f18ec">PPCInstrInfo::fixupIsDeadOrKill</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;StartMI, <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;EndMI,</div><div class="line"><a name="l02436"></a><span class="lineno"> 2436</span>&#160;                                     <span class="keywordtype">unsigned</span> RegNo)<span class="keyword"> const </span>{</div><div class="line"><a name="l02437"></a><span class="lineno"> 2437</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> =</div><div class="line"><a name="l02438"></a><span class="lineno"> 2438</span>&#160;      StartMI.<a class="code" href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">getParent</a>()-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#a4e21760f681d6f97f95c8414e7b83ea5">getParent</a>()-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#ab4a6ca428289b667dd691a00e9f7e334">getRegInfo</a>();</div><div class="line"><a name="l02439"></a><span class="lineno"> 2439</span>&#160;  <span class="keywordflow">if</span> (MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a86dd1b4ce6ff2d4a0b4593c5f7b2a3fd">isSSA</a>())</div><div class="line"><a name="l02440"></a><span class="lineno"> 2440</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l02441"></a><span class="lineno"> 2441</span>&#160;</div><div class="line"><a name="l02442"></a><span class="lineno"> 2442</span>&#160;  <span class="comment">// Instructions between [StartMI, EndMI] should be in same basic block.</span></div><div class="line"><a name="l02443"></a><span class="lineno"> 2443</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>((StartMI.<a class="code" href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">getParent</a>() == EndMI.<a class="code" href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">getParent</a>()) &amp;&amp;</div><div class="line"><a name="l02444"></a><span class="lineno"> 2444</span>&#160;         <span class="stringliteral">&quot;Instructions are not in same basic block&quot;</span>);</div><div class="line"><a name="l02445"></a><span class="lineno"> 2445</span>&#160;</div><div class="line"><a name="l02446"></a><span class="lineno"> 2446</span>&#160;  <span class="keywordtype">bool</span> IsKillSet = <span class="keyword">false</span>;</div><div class="line"><a name="l02447"></a><span class="lineno"> 2447</span>&#160;</div><div class="line"><a name="l02448"></a><span class="lineno"> 2448</span>&#160;  <span class="keyword">auto</span> clearOperandKillInfo = [=] (<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1dwarf.html#a5d3c920b66ea797d6adb243862fdf47a">Index</a>) {</div><div class="line"><a name="l02449"></a><span class="lineno"> 2449</span>&#160;    <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MO = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(<a class="code" href="namespacellvm_1_1dwarf.html#a5d3c920b66ea797d6adb243862fdf47a">Index</a>);</div><div class="line"><a name="l02450"></a><span class="lineno"> 2450</span>&#160;    <span class="keywordflow">if</span> (MO.<a class="code" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>() &amp;&amp; MO.<a class="code" href="classllvm_1_1MachineOperand.html#a69544ec8658eadeed98245dc37c3a541">isUse</a>() &amp;&amp; MO.<a class="code" href="classllvm_1_1MachineOperand.html#a4046212ebc647b17e811837ae4ea3afd">isKill</a>() &amp;&amp;</div><div class="line"><a name="l02451"></a><span class="lineno"> 2451</span>&#160;        <a class="code" href="classllvm_1_1PPCInstrInfo.html#a7736d6dc0c4303c59d1192988b8919e9">getRegisterInfo</a>().regsOverlap(MO.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(), RegNo))</div><div class="line"><a name="l02452"></a><span class="lineno"> 2452</span>&#160;      MO.<a class="code" href="classllvm_1_1MachineOperand.html#a8a82683fccdef8a5ef772ef03277aee7">setIsKill</a>(<span class="keyword">false</span>);</div><div class="line"><a name="l02453"></a><span class="lineno"> 2453</span>&#160;  };</div><div class="line"><a name="l02454"></a><span class="lineno"> 2454</span>&#160;</div><div class="line"><a name="l02455"></a><span class="lineno"> 2455</span>&#160;  <span class="comment">// Set killed flag for EndMI.</span></div><div class="line"><a name="l02456"></a><span class="lineno"> 2456</span>&#160;  <span class="comment">// No need to do anything if EndMI defines RegNo.</span></div><div class="line"><a name="l02457"></a><span class="lineno"> 2457</span>&#160;  <span class="keywordtype">int</span> UseIndex =</div><div class="line"><a name="l02458"></a><span class="lineno"> 2458</span>&#160;      EndMI.<a class="code" href="classllvm_1_1MachineInstr.html#a0012f75cbba71c9c29aac592ff3d6400">findRegisterUseOperandIdx</a>(RegNo, <span class="keyword">false</span>, &amp;<a class="code" href="classllvm_1_1PPCInstrInfo.html#a7736d6dc0c4303c59d1192988b8919e9">getRegisterInfo</a>());</div><div class="line"><a name="l02459"></a><span class="lineno"> 2459</span>&#160;  <span class="keywordflow">if</span> (UseIndex != -1) {</div><div class="line"><a name="l02460"></a><span class="lineno"> 2460</span>&#160;    EndMI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(UseIndex).<a class="code" href="classllvm_1_1MachineOperand.html#a8a82683fccdef8a5ef772ef03277aee7">setIsKill</a>(<span class="keyword">true</span>);</div><div class="line"><a name="l02461"></a><span class="lineno"> 2461</span>&#160;    IsKillSet = <span class="keyword">true</span>;</div><div class="line"><a name="l02462"></a><span class="lineno"> 2462</span>&#160;    <span class="comment">// Clear killed flag for other EndMI operands related to RegNo. In some</span></div><div class="line"><a name="l02463"></a><span class="lineno"> 2463</span>&#160;    <span class="comment">// upexpected cases, killed may be set multiple times for same register</span></div><div class="line"><a name="l02464"></a><span class="lineno"> 2464</span>&#160;    <span class="comment">// operand in same MI.</span></div><div class="line"><a name="l02465"></a><span class="lineno"> 2465</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">int</span> i = 0, <a class="code" href="namespacellvm_1_1numbers.html#a92f4283d4e0e2ea1776894b3ae93640f">e</a> = EndMI.<a class="code" href="classllvm_1_1MachineInstr.html#a432824f0975bb863478bf4ef3a5df258">getNumOperands</a>(); i != <a class="code" href="namespacellvm_1_1numbers.html#a92f4283d4e0e2ea1776894b3ae93640f">e</a>; ++i)</div><div class="line"><a name="l02466"></a><span class="lineno"> 2466</span>&#160;      <span class="keywordflow">if</span> (i != UseIndex)</div><div class="line"><a name="l02467"></a><span class="lineno"> 2467</span>&#160;        clearOperandKillInfo(EndMI, i);</div><div class="line"><a name="l02468"></a><span class="lineno"> 2468</span>&#160;  }</div><div class="line"><a name="l02469"></a><span class="lineno"> 2469</span>&#160;</div><div class="line"><a name="l02470"></a><span class="lineno"> 2470</span>&#160;  <span class="comment">// Walking the inst in reverse order (EndMI -&gt; StartMI].</span></div><div class="line"><a name="l02471"></a><span class="lineno"> 2471</span>&#160;  <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::reverse_iterator</a> It = EndMI;</div><div class="line"><a name="l02472"></a><span class="lineno"> 2472</span>&#160;  <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::reverse_iterator</a> <a class="code" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a> = EndMI.<a class="code" href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">getParent</a>()-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#a2a25c462b91ac5da41f4ab7edc32b650">rend</a>();</div><div class="line"><a name="l02473"></a><span class="lineno"> 2473</span>&#160;  <span class="comment">// EndMI has been handled above, skip it here.</span></div><div class="line"><a name="l02474"></a><span class="lineno"> 2474</span>&#160;  It++;</div><div class="line"><a name="l02475"></a><span class="lineno"> 2475</span>&#160;  <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *MO = <span class="keyword">nullptr</span>;</div><div class="line"><a name="l02476"></a><span class="lineno"> 2476</span>&#160;  <span class="keywordflow">for</span> (; It != <a class="code" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a>; ++It) {</div><div class="line"><a name="l02477"></a><span class="lineno"> 2477</span>&#160;    <span class="comment">// Skip insturctions which could not be a def/use of RegNo.</span></div><div class="line"><a name="l02478"></a><span class="lineno"> 2478</span>&#160;    <span class="keywordflow">if</span> (It-&gt;isDebugInstr() || It-&gt;isPosition())</div><div class="line"><a name="l02479"></a><span class="lineno"> 2479</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l02480"></a><span class="lineno"> 2480</span>&#160;</div><div class="line"><a name="l02481"></a><span class="lineno"> 2481</span>&#160;    <span class="comment">// Clear killed flag for all It operands related to RegNo. In some</span></div><div class="line"><a name="l02482"></a><span class="lineno"> 2482</span>&#160;    <span class="comment">// upexpected cases, killed may be set multiple times for same register</span></div><div class="line"><a name="l02483"></a><span class="lineno"> 2483</span>&#160;    <span class="comment">// operand in same MI.</span></div><div class="line"><a name="l02484"></a><span class="lineno"> 2484</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">int</span> i = 0, <a class="code" href="namespacellvm_1_1numbers.html#a92f4283d4e0e2ea1776894b3ae93640f">e</a> = It-&gt;getNumOperands(); i != <a class="code" href="namespacellvm_1_1numbers.html#a92f4283d4e0e2ea1776894b3ae93640f">e</a>; ++i)</div><div class="line"><a name="l02485"></a><span class="lineno"> 2485</span>&#160;        clearOperandKillInfo(*It, i);</div><div class="line"><a name="l02486"></a><span class="lineno"> 2486</span>&#160;</div><div class="line"><a name="l02487"></a><span class="lineno"> 2487</span>&#160;    <span class="comment">// If killed is not set, set killed for its last use or set dead for its def</span></div><div class="line"><a name="l02488"></a><span class="lineno"> 2488</span>&#160;    <span class="comment">// if no use found.</span></div><div class="line"><a name="l02489"></a><span class="lineno"> 2489</span>&#160;    <span class="keywordflow">if</span> (!IsKillSet) {</div><div class="line"><a name="l02490"></a><span class="lineno"> 2490</span>&#160;      <span class="keywordflow">if</span> ((MO = It-&gt;findRegisterUseOperand(RegNo, <span class="keyword">false</span>, &amp;<a class="code" href="classllvm_1_1PPCInstrInfo.html#a7736d6dc0c4303c59d1192988b8919e9">getRegisterInfo</a>()))) {</div><div class="line"><a name="l02491"></a><span class="lineno"> 2491</span>&#160;        <span class="comment">// Use found, set it killed.</span></div><div class="line"><a name="l02492"></a><span class="lineno"> 2492</span>&#160;        IsKillSet = <span class="keyword">true</span>;</div><div class="line"><a name="l02493"></a><span class="lineno"> 2493</span>&#160;        MO-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#a8a82683fccdef8a5ef772ef03277aee7">setIsKill</a>(<span class="keyword">true</span>);</div><div class="line"><a name="l02494"></a><span class="lineno"> 2494</span>&#160;        <span class="keywordflow">continue</span>;</div><div class="line"><a name="l02495"></a><span class="lineno"> 2495</span>&#160;      } <span class="keywordflow">else</span> <span class="keywordflow">if</span> ((MO = It-&gt;findRegisterDefOperand(RegNo, <span class="keyword">false</span>, <span class="keyword">true</span>,</div><div class="line"><a name="l02496"></a><span class="lineno"> 2496</span>&#160;                                                  &amp;<a class="code" href="classllvm_1_1PPCInstrInfo.html#a7736d6dc0c4303c59d1192988b8919e9">getRegisterInfo</a>()))) {</div><div class="line"><a name="l02497"></a><span class="lineno"> 2497</span>&#160;        <span class="comment">// No use found, set dead for its def.</span></div><div class="line"><a name="l02498"></a><span class="lineno"> 2498</span>&#160;        <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(&amp;*It == &amp;StartMI &amp;&amp; <span class="stringliteral">&quot;No new def between StartMI and EndMI.&quot;</span>);</div><div class="line"><a name="l02499"></a><span class="lineno"> 2499</span>&#160;        MO-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#a61a42c85bd86c6ca4554e27d33c3f798">setIsDead</a>(<span class="keyword">true</span>);</div><div class="line"><a name="l02500"></a><span class="lineno"> 2500</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l02501"></a><span class="lineno"> 2501</span>&#160;      }</div><div class="line"><a name="l02502"></a><span class="lineno"> 2502</span>&#160;    }</div><div class="line"><a name="l02503"></a><span class="lineno"> 2503</span>&#160;</div><div class="line"><a name="l02504"></a><span class="lineno"> 2504</span>&#160;    <span class="keywordflow">if</span> ((&amp;*It) == &amp;StartMI)</div><div class="line"><a name="l02505"></a><span class="lineno"> 2505</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l02506"></a><span class="lineno"> 2506</span>&#160;  }</div><div class="line"><a name="l02507"></a><span class="lineno"> 2507</span>&#160;  <span class="comment">// Ensure RegMo liveness is killed after EndMI.</span></div><div class="line"><a name="l02508"></a><span class="lineno"> 2508</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>((IsKillSet || (MO &amp;&amp; MO-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#aaee820701392c55ad54235d3d7201206">isDead</a>())) &amp;&amp;</div><div class="line"><a name="l02509"></a><span class="lineno"> 2509</span>&#160;         <span class="stringliteral">&quot;RegNo should be killed or dead&quot;</span>);</div><div class="line"><a name="l02510"></a><span class="lineno"> 2510</span>&#160;}</div><div class="line"><a name="l02511"></a><span class="lineno"> 2511</span>&#160;</div><div class="line"><a name="l02512"></a><span class="lineno"> 2512</span>&#160;<span class="comment">// This opt tries to convert the following imm form to an index form to save an</span></div><div class="line"><a name="l02513"></a><span class="lineno"> 2513</span>&#160;<span class="comment">// add for stack variables.</span></div><div class="line"><a name="l02514"></a><span class="lineno"> 2514</span>&#160;<span class="comment">// Return false if no such pattern found.</span></div><div class="line"><a name="l02515"></a><span class="lineno"> 2515</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02516"></a><span class="lineno"> 2516</span>&#160;<span class="comment">// ADDI instr: ToBeChangedReg = ADDI FrameBaseReg, OffsetAddi</span></div><div class="line"><a name="l02517"></a><span class="lineno"> 2517</span>&#160;<span class="comment">// ADD instr:  ToBeDeletedReg = ADD ToBeChangedReg(killed), ScaleReg</span></div><div class="line"><a name="l02518"></a><span class="lineno"> 2518</span>&#160;<span class="comment">// Imm instr:  Reg            = op OffsetImm, ToBeDeletedReg(killed)</span></div><div class="line"><a name="l02519"></a><span class="lineno"> 2519</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02520"></a><span class="lineno"> 2520</span>&#160;<span class="comment">// can be converted to:</span></div><div class="line"><a name="l02521"></a><span class="lineno"> 2521</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02522"></a><span class="lineno"> 2522</span>&#160;<span class="comment">// new ADDI instr: ToBeChangedReg = ADDI FrameBaseReg, (OffsetAddi + OffsetImm)</span></div><div class="line"><a name="l02523"></a><span class="lineno"> 2523</span>&#160;<span class="comment">// Index instr:    Reg            = opx ScaleReg, ToBeChangedReg(killed)</span></div><div class="line"><a name="l02524"></a><span class="lineno"> 2524</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02525"></a><span class="lineno"> 2525</span>&#160;<span class="comment">// In order to eliminate ADD instr, make sure that:</span></div><div class="line"><a name="l02526"></a><span class="lineno"> 2526</span>&#160;<span class="comment">// 1: (OffsetAddi + OffsetImm) must be int16 since this offset will be used in</span></div><div class="line"><a name="l02527"></a><span class="lineno"> 2527</span>&#160;<span class="comment">//    new ADDI instr and ADDI can only take int16 Imm.</span></div><div class="line"><a name="l02528"></a><span class="lineno"> 2528</span>&#160;<span class="comment">// 2: ToBeChangedReg must be killed in ADD instr and there is no other use</span></div><div class="line"><a name="l02529"></a><span class="lineno"> 2529</span>&#160;<span class="comment">//    between ADDI and ADD instr since its original def in ADDI will be changed</span></div><div class="line"><a name="l02530"></a><span class="lineno"> 2530</span>&#160;<span class="comment">//    in new ADDI instr. And also there should be no new def for it between</span></div><div class="line"><a name="l02531"></a><span class="lineno"> 2531</span>&#160;<span class="comment">//    ADD and Imm instr as ToBeChangedReg will be used in Index instr.</span></div><div class="line"><a name="l02532"></a><span class="lineno"> 2532</span>&#160;<span class="comment">// 3: ToBeDeletedReg must be killed in Imm instr and there is no other use</span></div><div class="line"><a name="l02533"></a><span class="lineno"> 2533</span>&#160;<span class="comment">//    between ADD and Imm instr since ADD instr will be eliminated.</span></div><div class="line"><a name="l02534"></a><span class="lineno"> 2534</span>&#160;<span class="comment">// 4: ScaleReg must not be redefined between ADD and Imm instr since it will be</span></div><div class="line"><a name="l02535"></a><span class="lineno"> 2535</span>&#160;<span class="comment">//    moved to Index instr.</span></div><div class="line"><a name="l02536"></a><span class="lineno"><a class="line" href="classllvm_1_1PPCInstrInfo.html#a9eb43774a0046a364f5c45f94576bc43"> 2536</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1PPCInstrInfo.html#a9eb43774a0046a364f5c45f94576bc43">PPCInstrInfo::foldFrameOffset</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI)<span class="keyword"> const </span>{</div><div class="line"><a name="l02537"></a><span class="lineno"> 2537</span>&#160;  <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> *MF = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">getParent</a>()-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#a4e21760f681d6f97f95c8414e7b83ea5">getParent</a>();</div><div class="line"><a name="l02538"></a><span class="lineno"> 2538</span>&#160;  <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> *<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> = &amp;MF-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#ab4a6ca428289b667dd691a00e9f7e334">getRegInfo</a>();</div><div class="line"><a name="l02539"></a><span class="lineno"> 2539</span>&#160;  <span class="keywordtype">bool</span> PostRA = !MRI-&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a86dd1b4ce6ff2d4a0b4593c5f7b2a3fd">isSSA</a>();</div><div class="line"><a name="l02540"></a><span class="lineno"> 2540</span>&#160;  <span class="comment">// Do this opt after PEI which is after RA. The reason is stack slot expansion</span></div><div class="line"><a name="l02541"></a><span class="lineno"> 2541</span>&#160;  <span class="comment">// in PEI may expose such opportunities since in PEI, stack slot offsets to</span></div><div class="line"><a name="l02542"></a><span class="lineno"> 2542</span>&#160;  <span class="comment">// frame base(OffsetAddi) are determined.</span></div><div class="line"><a name="l02543"></a><span class="lineno"> 2543</span>&#160;  <span class="keywordflow">if</span> (!PostRA)</div><div class="line"><a name="l02544"></a><span class="lineno"> 2544</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l02545"></a><span class="lineno"> 2545</span>&#160;  <span class="keywordtype">unsigned</span> ToBeDeletedReg = 0;</div><div class="line"><a name="l02546"></a><span class="lineno"> 2546</span>&#160;  int64_t OffsetImm = 0;</div><div class="line"><a name="l02547"></a><span class="lineno"> 2547</span>&#160;  <span class="keywordtype">unsigned</span> XFormOpcode = 0;</div><div class="line"><a name="l02548"></a><span class="lineno"> 2548</span>&#160;  <a class="code" href="structllvm_1_1ImmInstrInfo.html">ImmInstrInfo</a> III;</div><div class="line"><a name="l02549"></a><span class="lineno"> 2549</span>&#160;</div><div class="line"><a name="l02550"></a><span class="lineno"> 2550</span>&#160;  <span class="comment">// Check if Imm instr meets requirement.</span></div><div class="line"><a name="l02551"></a><span class="lineno"> 2551</span>&#160;  <span class="keywordflow">if</span> (!<a class="code" href="classllvm_1_1PPCInstrInfo.html#ae1d4c0d71423c8fa3d000f7518a4e8ae">isImmInstrEligibleForFolding</a>(MI, ToBeDeletedReg, XFormOpcode, OffsetImm,</div><div class="line"><a name="l02552"></a><span class="lineno"> 2552</span>&#160;                                    III))</div><div class="line"><a name="l02553"></a><span class="lineno"> 2553</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l02554"></a><span class="lineno"> 2554</span>&#160;</div><div class="line"><a name="l02555"></a><span class="lineno"> 2555</span>&#160;  <span class="keywordtype">bool</span> OtherIntermediateUse = <span class="keyword">false</span>;</div><div class="line"><a name="l02556"></a><span class="lineno"> 2556</span>&#160;  <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *ADDMI = <a class="code" href="classllvm_1_1PPCInstrInfo.html#aff2173f1b09ff7e5b1458b9441bcf10d">getDefMIPostRA</a>(ToBeDeletedReg, MI, OtherIntermediateUse);</div><div class="line"><a name="l02557"></a><span class="lineno"> 2557</span>&#160;</div><div class="line"><a name="l02558"></a><span class="lineno"> 2558</span>&#160;  <span class="comment">// Exit if there is other use between ADD and Imm instr or no def found.</span></div><div class="line"><a name="l02559"></a><span class="lineno"> 2559</span>&#160;  <span class="keywordflow">if</span> (OtherIntermediateUse || !ADDMI)</div><div class="line"><a name="l02560"></a><span class="lineno"> 2560</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l02561"></a><span class="lineno"> 2561</span>&#160;</div><div class="line"><a name="l02562"></a><span class="lineno"> 2562</span>&#160;  <span class="comment">// Check if ADD instr meets requirement.</span></div><div class="line"><a name="l02563"></a><span class="lineno"> 2563</span>&#160;  <span class="keywordflow">if</span> (!<a class="code" href="classllvm_1_1PPCInstrInfo.html#a849ceee707ad46510fd6a651de065478">isADDInstrEligibleForFolding</a>(*ADDMI))</div><div class="line"><a name="l02564"></a><span class="lineno"> 2564</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l02565"></a><span class="lineno"> 2565</span>&#160;</div><div class="line"><a name="l02566"></a><span class="lineno"> 2566</span>&#160;  <span class="keywordtype">unsigned</span> ScaleRegIdx = 0;</div><div class="line"><a name="l02567"></a><span class="lineno"> 2567</span>&#160;  int64_t OffsetAddi = 0;</div><div class="line"><a name="l02568"></a><span class="lineno"> 2568</span>&#160;  <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *ADDIMI = <span class="keyword">nullptr</span>;</div><div class="line"><a name="l02569"></a><span class="lineno"> 2569</span>&#160;</div><div class="line"><a name="l02570"></a><span class="lineno"> 2570</span>&#160;  <span class="comment">// Check if there is a valid ToBeChangedReg in ADDMI.</span></div><div class="line"><a name="l02571"></a><span class="lineno"> 2571</span>&#160;  <span class="comment">// 1: It must be killed.</span></div><div class="line"><a name="l02572"></a><span class="lineno"> 2572</span>&#160;  <span class="comment">// 2: Its definition must be a valid ADDIMI.</span></div><div class="line"><a name="l02573"></a><span class="lineno"> 2573</span>&#160;  <span class="comment">// 3: It must satify int16 offset requirement.</span></div><div class="line"><a name="l02574"></a><span class="lineno"> 2574</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1PPCInstrInfo.html#a809bcfaa5a36e8e145a700b3e0e21926">isValidToBeChangedReg</a>(ADDMI, 1, ADDIMI, OffsetAddi, OffsetImm))</div><div class="line"><a name="l02575"></a><span class="lineno"> 2575</span>&#160;    ScaleRegIdx = 2;</div><div class="line"><a name="l02576"></a><span class="lineno"> 2576</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1PPCInstrInfo.html#a809bcfaa5a36e8e145a700b3e0e21926">isValidToBeChangedReg</a>(ADDMI, 2, ADDIMI, OffsetAddi, OffsetImm))</div><div class="line"><a name="l02577"></a><span class="lineno"> 2577</span>&#160;    ScaleRegIdx = 1;</div><div class="line"><a name="l02578"></a><span class="lineno"> 2578</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l02579"></a><span class="lineno"> 2579</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l02580"></a><span class="lineno"> 2580</span>&#160;</div><div class="line"><a name="l02581"></a><span class="lineno"> 2581</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(ADDIMI &amp;&amp; <span class="stringliteral">&quot;There should be ADDIMI for valid ToBeChangedReg.&quot;</span>);</div><div class="line"><a name="l02582"></a><span class="lineno"> 2582</span>&#160;  <span class="keywordtype">unsigned</span> ToBeChangedReg = ADDIMI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l02583"></a><span class="lineno"> 2583</span>&#160;  <span class="keywordtype">unsigned</span> ScaleReg = ADDMI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(ScaleRegIdx).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l02584"></a><span class="lineno"> 2584</span>&#160;  <span class="keyword">auto</span> NewDefFor = [&amp;](<span class="keywordtype">unsigned</span> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> Start,</div><div class="line"><a name="l02585"></a><span class="lineno"> 2585</span>&#160;                       <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> End) {</div><div class="line"><a name="l02586"></a><span class="lineno"> 2586</span>&#160;    <span class="keywordflow">for</span> (<span class="keyword">auto</span> It = ++Start; It != End; It++)</div><div class="line"><a name="l02587"></a><span class="lineno"> 2587</span>&#160;      <span class="keywordflow">if</span> (It-&gt;modifiesRegister(Reg, &amp;<a class="code" href="classllvm_1_1PPCInstrInfo.html#a7736d6dc0c4303c59d1192988b8919e9">getRegisterInfo</a>()))</div><div class="line"><a name="l02588"></a><span class="lineno"> 2588</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l02589"></a><span class="lineno"> 2589</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l02590"></a><span class="lineno"> 2590</span>&#160;  };</div><div class="line"><a name="l02591"></a><span class="lineno"> 2591</span>&#160;  <span class="comment">// Make sure no other def for ToBeChangedReg and ScaleReg between ADD Instr</span></div><div class="line"><a name="l02592"></a><span class="lineno"> 2592</span>&#160;  <span class="comment">// and Imm Instr.</span></div><div class="line"><a name="l02593"></a><span class="lineno"> 2593</span>&#160;  <span class="keywordflow">if</span> (NewDefFor(ToBeChangedReg, *ADDMI, MI) || NewDefFor(ScaleReg, *ADDMI, MI))</div><div class="line"><a name="l02594"></a><span class="lineno"> 2594</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l02595"></a><span class="lineno"> 2595</span>&#160;</div><div class="line"><a name="l02596"></a><span class="lineno"> 2596</span>&#160;  <span class="comment">// Now start to do the transformation.</span></div><div class="line"><a name="l02597"></a><span class="lineno"> 2597</span>&#160;  <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Replace instruction: &quot;</span></div><div class="line"><a name="l02598"></a><span class="lineno"> 2598</span>&#160;                    &lt;&lt; <span class="stringliteral">&quot;\n&quot;</span>);</div><div class="line"><a name="l02599"></a><span class="lineno"> 2599</span>&#160;  <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(ADDIMI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#accc60d2019e9dff57bb0918a94422ebb">dump</a>());</div><div class="line"><a name="l02600"></a><span class="lineno"> 2600</span>&#160;  <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(ADDMI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#accc60d2019e9dff57bb0918a94422ebb">dump</a>());</div><div class="line"><a name="l02601"></a><span class="lineno"> 2601</span>&#160;  <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#accc60d2019e9dff57bb0918a94422ebb">dump</a>());</div><div class="line"><a name="l02602"></a><span class="lineno"> 2602</span>&#160;  <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;with: &quot;</span></div><div class="line"><a name="l02603"></a><span class="lineno"> 2603</span>&#160;                    &lt;&lt; <span class="stringliteral">&quot;\n&quot;</span>);</div><div class="line"><a name="l02604"></a><span class="lineno"> 2604</span>&#160;</div><div class="line"><a name="l02605"></a><span class="lineno"> 2605</span>&#160;  <span class="comment">// Update ADDI instr.</span></div><div class="line"><a name="l02606"></a><span class="lineno"> 2606</span>&#160;  ADDIMI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2).<a class="code" href="classllvm_1_1MachineOperand.html#a2feaa1c69335c6b9028076cd68c7a5f5">setImm</a>(OffsetAddi + OffsetImm);</div><div class="line"><a name="l02607"></a><span class="lineno"> 2607</span>&#160;</div><div class="line"><a name="l02608"></a><span class="lineno"> 2608</span>&#160;  <span class="comment">// Update Imm instr.</span></div><div class="line"><a name="l02609"></a><span class="lineno"> 2609</span>&#160;  MI.<a class="code" href="classllvm_1_1MachineInstr.html#a1ecb35298bc4d1fe03997959e1210c87">setDesc</a>(<span class="keyword">get</span>(XFormOpcode));</div><div class="line"><a name="l02610"></a><span class="lineno"> 2610</span>&#160;  MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(III.<a class="code" href="structllvm_1_1ImmInstrInfo.html#a3c87effe0ac9501aee6aa53828a65c0c">ImmOpNo</a>)</div><div class="line"><a name="l02611"></a><span class="lineno"> 2611</span>&#160;      .<a class="code" href="classllvm_1_1MachineOperand.html#a9404d5d9e4be534bb544777aae216691">ChangeToRegister</a>(ScaleReg, <span class="keyword">false</span>, <span class="keyword">false</span>,</div><div class="line"><a name="l02612"></a><span class="lineno"> 2612</span>&#160;                        ADDMI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(ScaleRegIdx).<a class="code" href="classllvm_1_1MachineOperand.html#a4046212ebc647b17e811837ae4ea3afd">isKill</a>());</div><div class="line"><a name="l02613"></a><span class="lineno"> 2613</span>&#160;</div><div class="line"><a name="l02614"></a><span class="lineno"> 2614</span>&#160;  MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(III.<a class="code" href="structllvm_1_1ImmInstrInfo.html#a528b7ccd92e952d902dd916aa4c0ad4b">OpNoForForwarding</a>)</div><div class="line"><a name="l02615"></a><span class="lineno"> 2615</span>&#160;      .<a class="code" href="classllvm_1_1MachineOperand.html#a9404d5d9e4be534bb544777aae216691">ChangeToRegister</a>(ToBeChangedReg, <span class="keyword">false</span>, <span class="keyword">false</span>, <span class="keyword">true</span>);</div><div class="line"><a name="l02616"></a><span class="lineno"> 2616</span>&#160;</div><div class="line"><a name="l02617"></a><span class="lineno"> 2617</span>&#160;  <span class="comment">// Eliminate ADD instr.</span></div><div class="line"><a name="l02618"></a><span class="lineno"> 2618</span>&#160;  ADDMI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#ac2421adbb9996e1b15f03a8abb6c70a8">eraseFromParent</a>();</div><div class="line"><a name="l02619"></a><span class="lineno"> 2619</span>&#160;</div><div class="line"><a name="l02620"></a><span class="lineno"> 2620</span>&#160;  <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(ADDIMI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#accc60d2019e9dff57bb0918a94422ebb">dump</a>());</div><div class="line"><a name="l02621"></a><span class="lineno"> 2621</span>&#160;  <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#accc60d2019e9dff57bb0918a94422ebb">dump</a>());</div><div class="line"><a name="l02622"></a><span class="lineno"> 2622</span>&#160;</div><div class="line"><a name="l02623"></a><span class="lineno"> 2623</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l02624"></a><span class="lineno"> 2624</span>&#160;}</div><div class="line"><a name="l02625"></a><span class="lineno"> 2625</span>&#160;</div><div class="line"><a name="l02626"></a><span class="lineno"><a class="line" href="classllvm_1_1PPCInstrInfo.html#a919a65c38470ee5665afa859cda18025"> 2626</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1PPCInstrInfo.html#a919a65c38470ee5665afa859cda18025">PPCInstrInfo::isADDIInstrEligibleForFolding</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;ADDIMI,</div><div class="line"><a name="l02627"></a><span class="lineno"> 2627</span>&#160;                                                 int64_t &amp;Imm)<span class="keyword"> const </span>{</div><div class="line"><a name="l02628"></a><span class="lineno"> 2628</span>&#160;  <span class="keywordtype">unsigned</span> Opc = ADDIMI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>();</div><div class="line"><a name="l02629"></a><span class="lineno"> 2629</span>&#160;</div><div class="line"><a name="l02630"></a><span class="lineno"> 2630</span>&#160;  <span class="comment">// Exit if the instruction is not ADDI.</span></div><div class="line"><a name="l02631"></a><span class="lineno"> 2631</span>&#160;  <span class="keywordflow">if</span> (Opc != PPC::ADDI &amp;&amp; Opc != PPC::ADDI8)</div><div class="line"><a name="l02632"></a><span class="lineno"> 2632</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l02633"></a><span class="lineno"> 2633</span>&#160;</div><div class="line"><a name="l02634"></a><span class="lineno"> 2634</span>&#160;  Imm = ADDIMI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2).<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>();</div><div class="line"><a name="l02635"></a><span class="lineno"> 2635</span>&#160;</div><div class="line"><a name="l02636"></a><span class="lineno"> 2636</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l02637"></a><span class="lineno"> 2637</span>&#160;}</div><div class="line"><a name="l02638"></a><span class="lineno"> 2638</span>&#160;</div><div class="line"><a name="l02639"></a><span class="lineno"><a class="line" href="classllvm_1_1PPCInstrInfo.html#a849ceee707ad46510fd6a651de065478"> 2639</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1PPCInstrInfo.html#a849ceee707ad46510fd6a651de065478">PPCInstrInfo::isADDInstrEligibleForFolding</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;ADDMI)<span class="keyword"> const </span>{</div><div class="line"><a name="l02640"></a><span class="lineno"> 2640</span>&#160;  <span class="keywordtype">unsigned</span> Opc = ADDMI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>();</div><div class="line"><a name="l02641"></a><span class="lineno"> 2641</span>&#160;</div><div class="line"><a name="l02642"></a><span class="lineno"> 2642</span>&#160;  <span class="comment">// Exit if the instruction is not ADD.</span></div><div class="line"><a name="l02643"></a><span class="lineno"> 2643</span>&#160;  <span class="keywordflow">return</span> Opc == PPC::ADD4 || Opc == PPC::ADD8;</div><div class="line"><a name="l02644"></a><span class="lineno"> 2644</span>&#160;}</div><div class="line"><a name="l02645"></a><span class="lineno"> 2645</span>&#160;</div><div class="line"><a name="l02646"></a><span class="lineno"><a class="line" href="classllvm_1_1PPCInstrInfo.html#ae1d4c0d71423c8fa3d000f7518a4e8ae"> 2646</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1PPCInstrInfo.html#ae1d4c0d71423c8fa3d000f7518a4e8ae">PPCInstrInfo::isImmInstrEligibleForFolding</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI,</div><div class="line"><a name="l02647"></a><span class="lineno"> 2647</span>&#160;                                                <span class="keywordtype">unsigned</span> &amp;ToBeDeletedReg,</div><div class="line"><a name="l02648"></a><span class="lineno"> 2648</span>&#160;                                                <span class="keywordtype">unsigned</span> &amp;XFormOpcode,</div><div class="line"><a name="l02649"></a><span class="lineno"> 2649</span>&#160;                                                int64_t &amp;OffsetImm,</div><div class="line"><a name="l02650"></a><span class="lineno"> 2650</span>&#160;                                                <a class="code" href="structllvm_1_1ImmInstrInfo.html">ImmInstrInfo</a> &amp;III)<span class="keyword"> const </span>{</div><div class="line"><a name="l02651"></a><span class="lineno"> 2651</span>&#160;  <span class="comment">// Only handle load/store.</span></div><div class="line"><a name="l02652"></a><span class="lineno"> 2652</span>&#160;  <span class="keywordflow">if</span> (!MI.<a class="code" href="classllvm_1_1MachineInstr.html#a17f5d15a7320dec2cfefb6617f711ab7">mayLoadOrStore</a>())</div><div class="line"><a name="l02653"></a><span class="lineno"> 2653</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l02654"></a><span class="lineno"> 2654</span>&#160;</div><div class="line"><a name="l02655"></a><span class="lineno"> 2655</span>&#160;  <span class="keywordtype">unsigned</span> Opc = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>();</div><div class="line"><a name="l02656"></a><span class="lineno"> 2656</span>&#160;</div><div class="line"><a name="l02657"></a><span class="lineno"> 2657</span>&#160;  XFormOpcode = RI.getMappedIdxOpcForImmOpc(Opc);</div><div class="line"><a name="l02658"></a><span class="lineno"> 2658</span>&#160;</div><div class="line"><a name="l02659"></a><span class="lineno"> 2659</span>&#160;  <span class="comment">// Exit if instruction has no index form.</span></div><div class="line"><a name="l02660"></a><span class="lineno"> 2660</span>&#160;  <span class="keywordflow">if</span> (XFormOpcode == PPC::INSTRUCTION_LIST_END)</div><div class="line"><a name="l02661"></a><span class="lineno"> 2661</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l02662"></a><span class="lineno"> 2662</span>&#160;</div><div class="line"><a name="l02663"></a><span class="lineno"> 2663</span>&#160;  <span class="comment">// TODO: sync the logic between instrHasImmForm() and ImmToIdxMap.</span></div><div class="line"><a name="l02664"></a><span class="lineno"> 2664</span>&#160;  <span class="keywordflow">if</span> (!<a class="code" href="classllvm_1_1PPCInstrInfo.html#afb977cf93fe8661651e4503ae0722893">instrHasImmForm</a>(XFormOpcode, <a class="code" href="classllvm_1_1PPCInstrInfo.html#a4a925741128762aa8606a501ed9dad40">isVFRegister</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>()),</div><div class="line"><a name="l02665"></a><span class="lineno"> 2665</span>&#160;                       III, <span class="keyword">true</span>))</div><div class="line"><a name="l02666"></a><span class="lineno"> 2666</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l02667"></a><span class="lineno"> 2667</span>&#160;</div><div class="line"><a name="l02668"></a><span class="lineno"> 2668</span>&#160;  <span class="keywordflow">if</span> (!III.<a class="code" href="structllvm_1_1ImmInstrInfo.html#a1749c6946477b2e208391a3555fb94b9">IsSummingOperands</a>)</div><div class="line"><a name="l02669"></a><span class="lineno"> 2669</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l02670"></a><span class="lineno"> 2670</span>&#160;</div><div class="line"><a name="l02671"></a><span class="lineno"> 2671</span>&#160;  <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> ImmOperand = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(III.<a class="code" href="structllvm_1_1ImmInstrInfo.html#a3c87effe0ac9501aee6aa53828a65c0c">ImmOpNo</a>);</div><div class="line"><a name="l02672"></a><span class="lineno"> 2672</span>&#160;  <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> RegOperand = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(III.<a class="code" href="structllvm_1_1ImmInstrInfo.html#a528b7ccd92e952d902dd916aa4c0ad4b">OpNoForForwarding</a>);</div><div class="line"><a name="l02673"></a><span class="lineno"> 2673</span>&#160;  <span class="comment">// Only support imm operands, not relocation slots or others.</span></div><div class="line"><a name="l02674"></a><span class="lineno"> 2674</span>&#160;  <span class="keywordflow">if</span> (!ImmOperand.<a class="code" href="classllvm_1_1MachineOperand.html#a76f61c6784df6dc8402a8b9011041926">isImm</a>())</div><div class="line"><a name="l02675"></a><span class="lineno"> 2675</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l02676"></a><span class="lineno"> 2676</span>&#160;</div><div class="line"><a name="l02677"></a><span class="lineno"> 2677</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(RegOperand.<a class="code" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>() &amp;&amp; <span class="stringliteral">&quot;Instruction format is not right&quot;</span>);</div><div class="line"><a name="l02678"></a><span class="lineno"> 2678</span>&#160;</div><div class="line"><a name="l02679"></a><span class="lineno"> 2679</span>&#160;  <span class="comment">// There are other use for ToBeDeletedReg after Imm instr, can not delete it.</span></div><div class="line"><a name="l02680"></a><span class="lineno"> 2680</span>&#160;  <span class="keywordflow">if</span> (!RegOperand.<a class="code" href="classllvm_1_1MachineOperand.html#a4046212ebc647b17e811837ae4ea3afd">isKill</a>())</div><div class="line"><a name="l02681"></a><span class="lineno"> 2681</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l02682"></a><span class="lineno"> 2682</span>&#160;</div><div class="line"><a name="l02683"></a><span class="lineno"> 2683</span>&#160;  ToBeDeletedReg = RegOperand.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l02684"></a><span class="lineno"> 2684</span>&#160;  OffsetImm = ImmOperand.<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>();</div><div class="line"><a name="l02685"></a><span class="lineno"> 2685</span>&#160;</div><div class="line"><a name="l02686"></a><span class="lineno"> 2686</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l02687"></a><span class="lineno"> 2687</span>&#160;}</div><div class="line"><a name="l02688"></a><span class="lineno"> 2688</span>&#160;</div><div class="line"><a name="l02689"></a><span class="lineno"><a class="line" href="classllvm_1_1PPCInstrInfo.html#a809bcfaa5a36e8e145a700b3e0e21926"> 2689</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1PPCInstrInfo.html#a809bcfaa5a36e8e145a700b3e0e21926">PPCInstrInfo::isValidToBeChangedReg</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *ADDMI, <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1dwarf.html#a5d3c920b66ea797d6adb243862fdf47a">Index</a>,</div><div class="line"><a name="l02690"></a><span class="lineno"> 2690</span>&#160;                                         <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&amp;ADDIMI,</div><div class="line"><a name="l02691"></a><span class="lineno"> 2691</span>&#160;                                         int64_t &amp;OffsetAddi,</div><div class="line"><a name="l02692"></a><span class="lineno"> 2692</span>&#160;                                         int64_t OffsetImm)<span class="keyword"> const </span>{</div><div class="line"><a name="l02693"></a><span class="lineno"> 2693</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>((Index == 1 || Index == 2) &amp;&amp; <span class="stringliteral">&quot;Invalid operand index for add.&quot;</span>);</div><div class="line"><a name="l02694"></a><span class="lineno"> 2694</span>&#160;  <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MO = ADDMI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(Index);</div><div class="line"><a name="l02695"></a><span class="lineno"> 2695</span>&#160;</div><div class="line"><a name="l02696"></a><span class="lineno"> 2696</span>&#160;  <span class="keywordflow">if</span> (!MO.<a class="code" href="classllvm_1_1MachineOperand.html#a4046212ebc647b17e811837ae4ea3afd">isKill</a>())</div><div class="line"><a name="l02697"></a><span class="lineno"> 2697</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l02698"></a><span class="lineno"> 2698</span>&#160;</div><div class="line"><a name="l02699"></a><span class="lineno"> 2699</span>&#160;  <span class="keywordtype">bool</span> OtherIntermediateUse = <span class="keyword">false</span>;</div><div class="line"><a name="l02700"></a><span class="lineno"> 2700</span>&#160;</div><div class="line"><a name="l02701"></a><span class="lineno"> 2701</span>&#160;  ADDIMI = <a class="code" href="classllvm_1_1PPCInstrInfo.html#aff2173f1b09ff7e5b1458b9441bcf10d">getDefMIPostRA</a>(MO.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(), *ADDMI, OtherIntermediateUse);</div><div class="line"><a name="l02702"></a><span class="lineno"> 2702</span>&#160;  <span class="comment">// Currently handle only one &quot;add + Imminstr&quot; pair case, exit if other</span></div><div class="line"><a name="l02703"></a><span class="lineno"> 2703</span>&#160;  <span class="comment">// intermediate use for ToBeChangedReg found.</span></div><div class="line"><a name="l02704"></a><span class="lineno"> 2704</span>&#160;  <span class="comment">// TODO: handle the cases where there are other &quot;add + Imminstr&quot; pairs</span></div><div class="line"><a name="l02705"></a><span class="lineno"> 2705</span>&#160;  <span class="comment">// with same offset in Imminstr which is like:</span></div><div class="line"><a name="l02706"></a><span class="lineno"> 2706</span>&#160;  <span class="comment">//</span></div><div class="line"><a name="l02707"></a><span class="lineno"> 2707</span>&#160;  <span class="comment">// ADDI instr: ToBeChangedReg  = ADDI FrameBaseReg, OffsetAddi</span></div><div class="line"><a name="l02708"></a><span class="lineno"> 2708</span>&#160;  <span class="comment">// ADD instr1: ToBeDeletedReg1 = ADD ToBeChangedReg, ScaleReg1</span></div><div class="line"><a name="l02709"></a><span class="lineno"> 2709</span>&#160;  <span class="comment">// Imm instr1: Reg1            = op1 OffsetImm, ToBeDeletedReg1(killed)</span></div><div class="line"><a name="l02710"></a><span class="lineno"> 2710</span>&#160;  <span class="comment">// ADD instr2: ToBeDeletedReg2 = ADD ToBeChangedReg(killed), ScaleReg2</span></div><div class="line"><a name="l02711"></a><span class="lineno"> 2711</span>&#160;  <span class="comment">// Imm instr2: Reg2            = op2 OffsetImm, ToBeDeletedReg2(killed)</span></div><div class="line"><a name="l02712"></a><span class="lineno"> 2712</span>&#160;  <span class="comment">//</span></div><div class="line"><a name="l02713"></a><span class="lineno"> 2713</span>&#160;  <span class="comment">// can be converted to:</span></div><div class="line"><a name="l02714"></a><span class="lineno"> 2714</span>&#160;  <span class="comment">//</span></div><div class="line"><a name="l02715"></a><span class="lineno"> 2715</span>&#160;  <span class="comment">// new ADDI instr: ToBeChangedReg = ADDI FrameBaseReg,</span></div><div class="line"><a name="l02716"></a><span class="lineno"> 2716</span>&#160;  <span class="comment">//                                       (OffsetAddi + OffsetImm)</span></div><div class="line"><a name="l02717"></a><span class="lineno"> 2717</span>&#160;  <span class="comment">// Index instr1:   Reg1           = opx1 ScaleReg1, ToBeChangedReg</span></div><div class="line"><a name="l02718"></a><span class="lineno"> 2718</span>&#160;  <span class="comment">// Index instr2:   Reg2           = opx2 ScaleReg2, ToBeChangedReg(killed)</span></div><div class="line"><a name="l02719"></a><span class="lineno"> 2719</span>&#160;</div><div class="line"><a name="l02720"></a><span class="lineno"> 2720</span>&#160;  <span class="keywordflow">if</span> (OtherIntermediateUse || !ADDIMI)</div><div class="line"><a name="l02721"></a><span class="lineno"> 2721</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l02722"></a><span class="lineno"> 2722</span>&#160;  <span class="comment">// Check if ADDI instr meets requirement.</span></div><div class="line"><a name="l02723"></a><span class="lineno"> 2723</span>&#160;  <span class="keywordflow">if</span> (!<a class="code" href="classllvm_1_1PPCInstrInfo.html#a919a65c38470ee5665afa859cda18025">isADDIInstrEligibleForFolding</a>(*ADDIMI, OffsetAddi))</div><div class="line"><a name="l02724"></a><span class="lineno"> 2724</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l02725"></a><span class="lineno"> 2725</span>&#160;</div><div class="line"><a name="l02726"></a><span class="lineno"> 2726</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="namespacellvm.html#a4c325dfb28ee59541a0c1aef2e66c80f">isInt&lt;16&gt;</a>(OffsetAddi + OffsetImm))</div><div class="line"><a name="l02727"></a><span class="lineno"> 2727</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l02728"></a><span class="lineno"> 2728</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l02729"></a><span class="lineno"> 2729</span>&#160;}</div><div class="line"><a name="l02730"></a><span class="lineno"> 2730</span>&#160;</div><div class="line"><a name="l02731"></a><span class="lineno"> 2731</span>&#160;<span class="comment">// If this instruction has an immediate form and one of its operands is a</span></div><div class="line"><a name="l02732"></a><span class="lineno"> 2732</span>&#160;<span class="comment">// result of a load-immediate or an add-immediate, convert it to</span></div><div class="line"><a name="l02733"></a><span class="lineno"> 2733</span>&#160;<span class="comment">// the immediate form if the constant is in range.</span></div><div class="line"><a name="l02734"></a><span class="lineno"><a class="line" href="classllvm_1_1PPCInstrInfo.html#a66df27d1558e144f63148f347b79392f"> 2734</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1PPCInstrInfo.html#a66df27d1558e144f63148f347b79392f">PPCInstrInfo::convertToImmediateForm</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI,</div><div class="line"><a name="l02735"></a><span class="lineno"> 2735</span>&#160;                                          <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> **KilledDef)<span class="keyword"> const </span>{</div><div class="line"><a name="l02736"></a><span class="lineno"> 2736</span>&#160;  <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> *MF = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">getParent</a>()-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#a4e21760f681d6f97f95c8414e7b83ea5">getParent</a>();</div><div class="line"><a name="l02737"></a><span class="lineno"> 2737</span>&#160;  <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> *<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> = &amp;MF-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#ab4a6ca428289b667dd691a00e9f7e334">getRegInfo</a>();</div><div class="line"><a name="l02738"></a><span class="lineno"> 2738</span>&#160;  <span class="keywordtype">bool</span> PostRA = !MRI-&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a86dd1b4ce6ff2d4a0b4593c5f7b2a3fd">isSSA</a>();</div><div class="line"><a name="l02739"></a><span class="lineno"> 2739</span>&#160;  <span class="keywordtype">bool</span> SeenIntermediateUse = <span class="keyword">true</span>;</div><div class="line"><a name="l02740"></a><span class="lineno"> 2740</span>&#160;  <span class="keywordtype">unsigned</span> ForwardingOperand = ~0U;</div><div class="line"><a name="l02741"></a><span class="lineno"> 2741</span>&#160;  <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="AArch64ExpandPseudoInsts_8cpp.html#ad3ece0ac2421637044624c9b01c42466">DefMI</a> = getForwardingDefMI(MI, ForwardingOperand,</div><div class="line"><a name="l02742"></a><span class="lineno"> 2742</span>&#160;                                           SeenIntermediateUse);</div><div class="line"><a name="l02743"></a><span class="lineno"> 2743</span>&#160;  <span class="keywordflow">if</span> (!DefMI)</div><div class="line"><a name="l02744"></a><span class="lineno"> 2744</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l02745"></a><span class="lineno"> 2745</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(ForwardingOperand &lt; MI.<a class="code" href="classllvm_1_1MachineInstr.html#a432824f0975bb863478bf4ef3a5df258">getNumOperands</a>() &amp;&amp;</div><div class="line"><a name="l02746"></a><span class="lineno"> 2746</span>&#160;         <span class="stringliteral">&quot;The forwarding operand needs to be valid at this point&quot;</span>);</div><div class="line"><a name="l02747"></a><span class="lineno"> 2747</span>&#160;  <span class="keywordtype">bool</span> IsForwardingOperandKilled = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(ForwardingOperand).<a class="code" href="classllvm_1_1MachineOperand.html#a4046212ebc647b17e811837ae4ea3afd">isKill</a>();</div><div class="line"><a name="l02748"></a><span class="lineno"> 2748</span>&#160;  <span class="keywordtype">bool</span> KillFwdDefMI = !SeenIntermediateUse &amp;&amp; IsForwardingOperandKilled;</div><div class="line"><a name="l02749"></a><span class="lineno"> 2749</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> ForwardingOperandReg = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(ForwardingOperand).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l02750"></a><span class="lineno"> 2750</span>&#160;  <span class="keywordflow">if</span> (KilledDef &amp;&amp; KillFwdDefMI)</div><div class="line"><a name="l02751"></a><span class="lineno"> 2751</span>&#160;    *KilledDef = <a class="code" href="AArch64ExpandPseudoInsts_8cpp.html#ad3ece0ac2421637044624c9b01c42466">DefMI</a>;</div><div class="line"><a name="l02752"></a><span class="lineno"> 2752</span>&#160;</div><div class="line"><a name="l02753"></a><span class="lineno"> 2753</span>&#160;  <a class="code" href="structllvm_1_1ImmInstrInfo.html">ImmInstrInfo</a> III;</div><div class="line"><a name="l02754"></a><span class="lineno"> 2754</span>&#160;  <span class="keywordtype">bool</span> IsVFReg = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>()</div><div class="line"><a name="l02755"></a><span class="lineno"> 2755</span>&#160;                     ? <a class="code" href="classllvm_1_1PPCInstrInfo.html#a4a925741128762aa8606a501ed9dad40">isVFRegister</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>())</div><div class="line"><a name="l02756"></a><span class="lineno"> 2756</span>&#160;                     : <span class="keyword">false</span>;</div><div class="line"><a name="l02757"></a><span class="lineno"> 2757</span>&#160;  <span class="keywordtype">bool</span> HasImmForm = <a class="code" href="classllvm_1_1PPCInstrInfo.html#afb977cf93fe8661651e4503ae0722893">instrHasImmForm</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>(), IsVFReg, III, PostRA);</div><div class="line"><a name="l02758"></a><span class="lineno"> 2758</span>&#160;  <span class="comment">// If this is a reg+reg instruction that has a reg+imm form,</span></div><div class="line"><a name="l02759"></a><span class="lineno"> 2759</span>&#160;  <span class="comment">// and one of the operands is produced by an add-immediate,</span></div><div class="line"><a name="l02760"></a><span class="lineno"> 2760</span>&#160;  <span class="comment">// try to convert it.</span></div><div class="line"><a name="l02761"></a><span class="lineno"> 2761</span>&#160;  <span class="keywordflow">if</span> (HasImmForm &amp;&amp;</div><div class="line"><a name="l02762"></a><span class="lineno"> 2762</span>&#160;      transformToImmFormFedByAdd(MI, III, ForwardingOperand, *DefMI,</div><div class="line"><a name="l02763"></a><span class="lineno"> 2763</span>&#160;                                 KillFwdDefMI))</div><div class="line"><a name="l02764"></a><span class="lineno"> 2764</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l02765"></a><span class="lineno"> 2765</span>&#160;</div><div class="line"><a name="l02766"></a><span class="lineno"> 2766</span>&#160;  <span class="keywordflow">if</span> ((DefMI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>() != PPC::LI &amp;&amp; DefMI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>() != PPC::LI8) ||</div><div class="line"><a name="l02767"></a><span class="lineno"> 2767</span>&#160;      !DefMI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#a76f61c6784df6dc8402a8b9011041926">isImm</a>())</div><div class="line"><a name="l02768"></a><span class="lineno"> 2768</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l02769"></a><span class="lineno"> 2769</span>&#160;</div><div class="line"><a name="l02770"></a><span class="lineno"> 2770</span>&#160;  int64_t Immediate = DefMI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>();</div><div class="line"><a name="l02771"></a><span class="lineno"> 2771</span>&#160;  <span class="comment">// Sign-extend to 64-bits.</span></div><div class="line"><a name="l02772"></a><span class="lineno"> 2772</span>&#160;  int64_t SExtImm = ((uint64_t)Immediate &amp; ~0x7FFFuLL) != 0 ?</div><div class="line"><a name="l02773"></a><span class="lineno"> 2773</span>&#160;    (Immediate | 0xFFFFFFFFFFFF0000) : Immediate;</div><div class="line"><a name="l02774"></a><span class="lineno"> 2774</span>&#160;</div><div class="line"><a name="l02775"></a><span class="lineno"> 2775</span>&#160;  <span class="comment">// If this is a reg+reg instruction that has a reg+imm form,</span></div><div class="line"><a name="l02776"></a><span class="lineno"> 2776</span>&#160;  <span class="comment">// and one of the operands is produced by LI, convert it now.</span></div><div class="line"><a name="l02777"></a><span class="lineno"> 2777</span>&#160;  <span class="keywordflow">if</span> (HasImmForm)</div><div class="line"><a name="l02778"></a><span class="lineno"> 2778</span>&#160;    <span class="keywordflow">return</span> transformToImmFormFedByLI(MI, III, ForwardingOperand, *DefMI, SExtImm);</div><div class="line"><a name="l02779"></a><span class="lineno"> 2779</span>&#160;</div><div class="line"><a name="l02780"></a><span class="lineno"> 2780</span>&#160;  <span class="keywordtype">bool</span> ReplaceWithLI = <span class="keyword">false</span>;</div><div class="line"><a name="l02781"></a><span class="lineno"> 2781</span>&#160;  <span class="keywordtype">bool</span> Is64BitLI = <span class="keyword">false</span>;</div><div class="line"><a name="l02782"></a><span class="lineno"> 2782</span>&#160;  int64_t NewImm = 0;</div><div class="line"><a name="l02783"></a><span class="lineno"> 2783</span>&#160;  <span class="keywordtype">bool</span> SetCR = <span class="keyword">false</span>;</div><div class="line"><a name="l02784"></a><span class="lineno"> 2784</span>&#160;  <span class="keywordtype">unsigned</span> Opc = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>();</div><div class="line"><a name="l02785"></a><span class="lineno"> 2785</span>&#160;  <span class="keywordflow">switch</span> (Opc) {</div><div class="line"><a name="l02786"></a><span class="lineno"> 2786</span>&#160;  <span class="keywordflow">default</span>: <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l02787"></a><span class="lineno"> 2787</span>&#160;</div><div class="line"><a name="l02788"></a><span class="lineno"> 2788</span>&#160;  <span class="comment">// FIXME: Any branches conditional on such a comparison can be made</span></div><div class="line"><a name="l02789"></a><span class="lineno"> 2789</span>&#160;  <span class="comment">// unconditional. At this time, this happens too infrequently to be worth</span></div><div class="line"><a name="l02790"></a><span class="lineno"> 2790</span>&#160;  <span class="comment">// the implementation effort, but if that ever changes, we could convert</span></div><div class="line"><a name="l02791"></a><span class="lineno"> 2791</span>&#160;  <span class="comment">// such a pattern here.</span></div><div class="line"><a name="l02792"></a><span class="lineno"> 2792</span>&#160;  <span class="keywordflow">case</span> PPC::CMPWI:</div><div class="line"><a name="l02793"></a><span class="lineno"> 2793</span>&#160;  <span class="keywordflow">case</span> PPC::CMPLWI:</div><div class="line"><a name="l02794"></a><span class="lineno"> 2794</span>&#160;  <span class="keywordflow">case</span> PPC::CMPDI:</div><div class="line"><a name="l02795"></a><span class="lineno"> 2795</span>&#160;  <span class="keywordflow">case</span> PPC::CMPLDI: {</div><div class="line"><a name="l02796"></a><span class="lineno"> 2796</span>&#160;    <span class="comment">// Doing this post-RA would require dataflow analysis to reliably find uses</span></div><div class="line"><a name="l02797"></a><span class="lineno"> 2797</span>&#160;    <span class="comment">// of the CR register set by the compare.</span></div><div class="line"><a name="l02798"></a><span class="lineno"> 2798</span>&#160;    <span class="comment">// No need to fixup killed/dead flag since this transformation is only valid</span></div><div class="line"><a name="l02799"></a><span class="lineno"> 2799</span>&#160;    <span class="comment">// before RA.</span></div><div class="line"><a name="l02800"></a><span class="lineno"> 2800</span>&#160;    <span class="keywordflow">if</span> (PostRA)</div><div class="line"><a name="l02801"></a><span class="lineno"> 2801</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l02802"></a><span class="lineno"> 2802</span>&#160;    <span class="comment">// If a compare-immediate is fed by an immediate and is itself an input of</span></div><div class="line"><a name="l02803"></a><span class="lineno"> 2803</span>&#160;    <span class="comment">// an ISEL (the most common case) into a COPY of the correct register.</span></div><div class="line"><a name="l02804"></a><span class="lineno"> 2804</span>&#160;    <span class="keywordtype">bool</span> Changed = <span class="keyword">false</span>;</div><div class="line"><a name="l02805"></a><span class="lineno"> 2805</span>&#160;    <a class="code" href="classllvm_1_1Register.html">Register</a> DefReg = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l02806"></a><span class="lineno"> 2806</span>&#160;    int64_t Comparand = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2).<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>();</div><div class="line"><a name="l02807"></a><span class="lineno"> 2807</span>&#160;    int64_t SExtComparand = ((uint64_t)Comparand &amp; ~0x7FFFuLL) != 0 ?</div><div class="line"><a name="l02808"></a><span class="lineno"> 2808</span>&#160;      (Comparand | 0xFFFFFFFFFFFF0000) : Comparand;</div><div class="line"><a name="l02809"></a><span class="lineno"> 2809</span>&#160;</div><div class="line"><a name="l02810"></a><span class="lineno"> 2810</span>&#160;    <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;CompareUseMI : MRI-&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a12cf2c9d0141338b1095ed6cdf393d9b">use_instructions</a>(DefReg)) {</div><div class="line"><a name="l02811"></a><span class="lineno"> 2811</span>&#160;      <span class="keywordtype">unsigned</span> UseOpc = CompareUseMI.getOpcode();</div><div class="line"><a name="l02812"></a><span class="lineno"> 2812</span>&#160;      <span class="keywordflow">if</span> (UseOpc != PPC::ISEL &amp;&amp; UseOpc != PPC::ISEL8)</div><div class="line"><a name="l02813"></a><span class="lineno"> 2813</span>&#160;        <span class="keywordflow">continue</span>;</div><div class="line"><a name="l02814"></a><span class="lineno"> 2814</span>&#160;      <span class="keywordtype">unsigned</span> CRSubReg = CompareUseMI.getOperand(3).getSubReg();</div><div class="line"><a name="l02815"></a><span class="lineno"> 2815</span>&#160;      <a class="code" href="classllvm_1_1Register.html">Register</a> TrueReg = CompareUseMI.getOperand(1).getReg();</div><div class="line"><a name="l02816"></a><span class="lineno"> 2816</span>&#160;      <a class="code" href="classllvm_1_1Register.html">Register</a> FalseReg = CompareUseMI.getOperand(2).getReg();</div><div class="line"><a name="l02817"></a><span class="lineno"> 2817</span>&#160;      <span class="keywordtype">unsigned</span> RegToCopy = <a class="code" href="PPCInstrInfo_8cpp.html#a22a87d5646b192ec391aaf48e4dbe08f">selectReg</a>(SExtImm, SExtComparand, Opc, TrueReg,</div><div class="line"><a name="l02818"></a><span class="lineno"> 2818</span>&#160;                                     FalseReg, CRSubReg);</div><div class="line"><a name="l02819"></a><span class="lineno"> 2819</span>&#160;      <span class="keywordflow">if</span> (RegToCopy == PPC::NoRegister)</div><div class="line"><a name="l02820"></a><span class="lineno"> 2820</span>&#160;        <span class="keywordflow">continue</span>;</div><div class="line"><a name="l02821"></a><span class="lineno"> 2821</span>&#160;      <span class="comment">// Can&#39;t use PPC::COPY to copy PPC::ZERO[8]. Convert it to LI[8] 0.</span></div><div class="line"><a name="l02822"></a><span class="lineno"> 2822</span>&#160;      <span class="keywordflow">if</span> (RegToCopy == PPC::ZERO || RegToCopy == PPC::ZERO8) {</div><div class="line"><a name="l02823"></a><span class="lineno"> 2823</span>&#160;        CompareUseMI.setDesc(<span class="keyword">get</span>(UseOpc == PPC::ISEL8 ? PPC::LI8 : PPC::LI));</div><div class="line"><a name="l02824"></a><span class="lineno"> 2824</span>&#160;        <a class="code" href="classllvm_1_1PPCInstrInfo.html#ad6408dc62ff8fa8de6c9c6daa57b897f">replaceInstrOperandWithImm</a>(CompareUseMI, 1, 0);</div><div class="line"><a name="l02825"></a><span class="lineno"> 2825</span>&#160;        CompareUseMI.RemoveOperand(3);</div><div class="line"><a name="l02826"></a><span class="lineno"> 2826</span>&#160;        CompareUseMI.RemoveOperand(2);</div><div class="line"><a name="l02827"></a><span class="lineno"> 2827</span>&#160;        <span class="keywordflow">continue</span>;</div><div class="line"><a name="l02828"></a><span class="lineno"> 2828</span>&#160;      }</div><div class="line"><a name="l02829"></a><span class="lineno"> 2829</span>&#160;      <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(</div><div class="line"><a name="l02830"></a><span class="lineno"> 2830</span>&#160;          <a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Found LI -&gt; CMPI -&gt; ISEL, replacing with a copy.\n&quot;</span>);</div><div class="line"><a name="l02831"></a><span class="lineno"> 2831</span>&#160;      <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(DefMI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#accc60d2019e9dff57bb0918a94422ebb">dump</a>(); MI.<a class="code" href="classllvm_1_1MachineInstr.html#accc60d2019e9dff57bb0918a94422ebb">dump</a>(); CompareUseMI.dump());</div><div class="line"><a name="l02832"></a><span class="lineno"> 2832</span>&#160;      <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Is converted to:\n&quot;</span>);</div><div class="line"><a name="l02833"></a><span class="lineno"> 2833</span>&#160;      <span class="comment">// Convert to copy and remove unneeded operands.</span></div><div class="line"><a name="l02834"></a><span class="lineno"> 2834</span>&#160;      CompareUseMI.setDesc(<span class="keyword">get</span>(PPC::COPY));</div><div class="line"><a name="l02835"></a><span class="lineno"> 2835</span>&#160;      CompareUseMI.RemoveOperand(3);</div><div class="line"><a name="l02836"></a><span class="lineno"> 2836</span>&#160;      CompareUseMI.RemoveOperand(RegToCopy == TrueReg ? 2 : 1);</div><div class="line"><a name="l02837"></a><span class="lineno"> 2837</span>&#160;      CmpIselsConverted++;</div><div class="line"><a name="l02838"></a><span class="lineno"> 2838</span>&#160;      Changed = <span class="keyword">true</span>;</div><div class="line"><a name="l02839"></a><span class="lineno"> 2839</span>&#160;      <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(CompareUseMI.dump());</div><div class="line"><a name="l02840"></a><span class="lineno"> 2840</span>&#160;    }</div><div class="line"><a name="l02841"></a><span class="lineno"> 2841</span>&#160;    <span class="keywordflow">if</span> (Changed)</div><div class="line"><a name="l02842"></a><span class="lineno"> 2842</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l02843"></a><span class="lineno"> 2843</span>&#160;    <span class="comment">// This may end up incremented multiple times since this function is called</span></div><div class="line"><a name="l02844"></a><span class="lineno"> 2844</span>&#160;    <span class="comment">// during a fixed-point transformation, but it is only meant to indicate the</span></div><div class="line"><a name="l02845"></a><span class="lineno"> 2845</span>&#160;    <span class="comment">// presence of this opportunity.</span></div><div class="line"><a name="l02846"></a><span class="lineno"> 2846</span>&#160;    MissedConvertibleImmediateInstrs++;</div><div class="line"><a name="l02847"></a><span class="lineno"> 2847</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l02848"></a><span class="lineno"> 2848</span>&#160;  }</div><div class="line"><a name="l02849"></a><span class="lineno"> 2849</span>&#160;</div><div class="line"><a name="l02850"></a><span class="lineno"> 2850</span>&#160;  <span class="comment">// Immediate forms - may simply be convertable to an LI.</span></div><div class="line"><a name="l02851"></a><span class="lineno"> 2851</span>&#160;  <span class="keywordflow">case</span> PPC::ADDI:</div><div class="line"><a name="l02852"></a><span class="lineno"> 2852</span>&#160;  <span class="keywordflow">case</span> PPC::ADDI8: {</div><div class="line"><a name="l02853"></a><span class="lineno"> 2853</span>&#160;    <span class="comment">// Does the sum fit in a 16-bit signed field?</span></div><div class="line"><a name="l02854"></a><span class="lineno"> 2854</span>&#160;    int64_t Addend = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2).<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>();</div><div class="line"><a name="l02855"></a><span class="lineno"> 2855</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="namespacellvm.html#a4c325dfb28ee59541a0c1aef2e66c80f">isInt&lt;16&gt;</a>(Addend + SExtImm)) {</div><div class="line"><a name="l02856"></a><span class="lineno"> 2856</span>&#160;      ReplaceWithLI = <span class="keyword">true</span>;</div><div class="line"><a name="l02857"></a><span class="lineno"> 2857</span>&#160;      Is64BitLI = Opc == PPC::ADDI8;</div><div class="line"><a name="l02858"></a><span class="lineno"> 2858</span>&#160;      NewImm = Addend + SExtImm;</div><div class="line"><a name="l02859"></a><span class="lineno"> 2859</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l02860"></a><span class="lineno"> 2860</span>&#160;    }</div><div class="line"><a name="l02861"></a><span class="lineno"> 2861</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l02862"></a><span class="lineno"> 2862</span>&#160;  }</div><div class="line"><a name="l02863"></a><span class="lineno"> 2863</span>&#160;  <span class="keywordflow">case</span> PPC::RLDICL:</div><div class="line"><a name="l02864"></a><span class="lineno"> 2864</span>&#160;  <span class="keywordflow">case</span> PPC::RLDICL_rec:</div><div class="line"><a name="l02865"></a><span class="lineno"> 2865</span>&#160;  <span class="keywordflow">case</span> PPC::RLDICL_32:</div><div class="line"><a name="l02866"></a><span class="lineno"> 2866</span>&#160;  <span class="keywordflow">case</span> PPC::RLDICL_32_64: {</div><div class="line"><a name="l02867"></a><span class="lineno"> 2867</span>&#160;    <span class="comment">// Use APInt&#39;s rotate function.</span></div><div class="line"><a name="l02868"></a><span class="lineno"> 2868</span>&#160;    int64_t SH = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2).<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>();</div><div class="line"><a name="l02869"></a><span class="lineno"> 2869</span>&#160;    int64_t MB = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(3).<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>();</div><div class="line"><a name="l02870"></a><span class="lineno"> 2870</span>&#160;    <a class="code" href="classllvm_1_1APInt.html">APInt</a> InVal((Opc == PPC::RLDICL || Opc == PPC::RLDICL_rec) ? 64 : 32,</div><div class="line"><a name="l02871"></a><span class="lineno"> 2871</span>&#160;                SExtImm, <span class="keyword">true</span>);</div><div class="line"><a name="l02872"></a><span class="lineno"> 2872</span>&#160;    InVal = InVal.<a class="code" href="classllvm_1_1APInt.html#aa548cc4a0fd9e7c713b180f7780655e2">rotl</a>(SH);</div><div class="line"><a name="l02873"></a><span class="lineno"> 2873</span>&#160;    uint64_t <a class="code" href="namespacellvm_1_1BitmaskEnumDetail.html#a57281a2e15e74e18c8697f5db821262b">Mask</a> = (1LLU &lt;&lt; (63 - MB + 1)) - 1;</div><div class="line"><a name="l02874"></a><span class="lineno"> 2874</span>&#160;    InVal &amp;= <a class="code" href="namespacellvm_1_1BitmaskEnumDetail.html#a57281a2e15e74e18c8697f5db821262b">Mask</a>;</div><div class="line"><a name="l02875"></a><span class="lineno"> 2875</span>&#160;    <span class="comment">// Can&#39;t replace negative values with an LI as that will sign-extend</span></div><div class="line"><a name="l02876"></a><span class="lineno"> 2876</span>&#160;    <span class="comment">// and not clear the left bits. If we&#39;re setting the CR bit, we will use</span></div><div class="line"><a name="l02877"></a><span class="lineno"> 2877</span>&#160;    <span class="comment">// ANDI_rec which won&#39;t sign extend, so that&#39;s safe.</span></div><div class="line"><a name="l02878"></a><span class="lineno"> 2878</span>&#160;    <span class="keywordflow">if</span> (isUInt&lt;15&gt;(InVal.<a class="code" href="classllvm_1_1APInt.html#af2daa0ee117afefed4c82eee55bf97b7">getSExtValue</a>()) ||</div><div class="line"><a name="l02879"></a><span class="lineno"> 2879</span>&#160;        (Opc == PPC::RLDICL_rec &amp;&amp; <a class="code" href="namespacellvm.html#a0a3b4b736315e94fd7120f6030d12a32">isUInt&lt;16&gt;</a>(InVal.<a class="code" href="classllvm_1_1APInt.html#af2daa0ee117afefed4c82eee55bf97b7">getSExtValue</a>()))) {</div><div class="line"><a name="l02880"></a><span class="lineno"> 2880</span>&#160;      ReplaceWithLI = <span class="keyword">true</span>;</div><div class="line"><a name="l02881"></a><span class="lineno"> 2881</span>&#160;      Is64BitLI = Opc != PPC::RLDICL_32;</div><div class="line"><a name="l02882"></a><span class="lineno"> 2882</span>&#160;      NewImm = InVal.<a class="code" href="classllvm_1_1APInt.html#af2daa0ee117afefed4c82eee55bf97b7">getSExtValue</a>();</div><div class="line"><a name="l02883"></a><span class="lineno"> 2883</span>&#160;      SetCR = Opc == PPC::RLDICL_rec;</div><div class="line"><a name="l02884"></a><span class="lineno"> 2884</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l02885"></a><span class="lineno"> 2885</span>&#160;    }</div><div class="line"><a name="l02886"></a><span class="lineno"> 2886</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l02887"></a><span class="lineno"> 2887</span>&#160;  }</div><div class="line"><a name="l02888"></a><span class="lineno"> 2888</span>&#160;  <span class="keywordflow">case</span> PPC::RLWINM:</div><div class="line"><a name="l02889"></a><span class="lineno"> 2889</span>&#160;  <span class="keywordflow">case</span> PPC::RLWINM8:</div><div class="line"><a name="l02890"></a><span class="lineno"> 2890</span>&#160;  <span class="keywordflow">case</span> PPC::RLWINM_rec:</div><div class="line"><a name="l02891"></a><span class="lineno"> 2891</span>&#160;  <span class="keywordflow">case</span> PPC::RLWINM8_rec: {</div><div class="line"><a name="l02892"></a><span class="lineno"> 2892</span>&#160;    int64_t SH = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2).<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>();</div><div class="line"><a name="l02893"></a><span class="lineno"> 2893</span>&#160;    int64_t MB = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(3).<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>();</div><div class="line"><a name="l02894"></a><span class="lineno"> 2894</span>&#160;    int64_t ME = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(4).<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>();</div><div class="line"><a name="l02895"></a><span class="lineno"> 2895</span>&#160;    <a class="code" href="classllvm_1_1APInt.html">APInt</a> InVal(32, SExtImm, <span class="keyword">true</span>);</div><div class="line"><a name="l02896"></a><span class="lineno"> 2896</span>&#160;    InVal = InVal.<a class="code" href="classllvm_1_1APInt.html#aa548cc4a0fd9e7c713b180f7780655e2">rotl</a>(SH);</div><div class="line"><a name="l02897"></a><span class="lineno"> 2897</span>&#160;    <span class="comment">// Set the bits (        MB + 32        ) to (        ME + 32        ).</span></div><div class="line"><a name="l02898"></a><span class="lineno"> 2898</span>&#160;    uint64_t <a class="code" href="namespacellvm_1_1BitmaskEnumDetail.html#a57281a2e15e74e18c8697f5db821262b">Mask</a> = ((1LLU &lt;&lt; (32 - MB)) - 1) &amp; ~((1LLU &lt;&lt; (31 - ME)) - 1);</div><div class="line"><a name="l02899"></a><span class="lineno"> 2899</span>&#160;    InVal &amp;= <a class="code" href="namespacellvm_1_1BitmaskEnumDetail.html#a57281a2e15e74e18c8697f5db821262b">Mask</a>;</div><div class="line"><a name="l02900"></a><span class="lineno"> 2900</span>&#160;    <span class="comment">// Can&#39;t replace negative values with an LI as that will sign-extend</span></div><div class="line"><a name="l02901"></a><span class="lineno"> 2901</span>&#160;    <span class="comment">// and not clear the left bits. If we&#39;re setting the CR bit, we will use</span></div><div class="line"><a name="l02902"></a><span class="lineno"> 2902</span>&#160;    <span class="comment">// ANDI_rec which won&#39;t sign extend, so that&#39;s safe.</span></div><div class="line"><a name="l02903"></a><span class="lineno"> 2903</span>&#160;    <span class="keywordtype">bool</span> ValueFits = isUInt&lt;15&gt;(InVal.<a class="code" href="classllvm_1_1APInt.html#af2daa0ee117afefed4c82eee55bf97b7">getSExtValue</a>());</div><div class="line"><a name="l02904"></a><span class="lineno"> 2904</span>&#160;    ValueFits |= ((Opc == PPC::RLWINM_rec || Opc == PPC::RLWINM8_rec) &amp;&amp;</div><div class="line"><a name="l02905"></a><span class="lineno"> 2905</span>&#160;                  <a class="code" href="namespacellvm.html#a0a3b4b736315e94fd7120f6030d12a32">isUInt&lt;16&gt;</a>(InVal.<a class="code" href="classllvm_1_1APInt.html#af2daa0ee117afefed4c82eee55bf97b7">getSExtValue</a>()));</div><div class="line"><a name="l02906"></a><span class="lineno"> 2906</span>&#160;    <span class="keywordflow">if</span> (ValueFits) {</div><div class="line"><a name="l02907"></a><span class="lineno"> 2907</span>&#160;      ReplaceWithLI = <span class="keyword">true</span>;</div><div class="line"><a name="l02908"></a><span class="lineno"> 2908</span>&#160;      Is64BitLI = Opc == PPC::RLWINM8 || Opc == PPC::RLWINM8_rec;</div><div class="line"><a name="l02909"></a><span class="lineno"> 2909</span>&#160;      NewImm = InVal.<a class="code" href="classllvm_1_1APInt.html#af2daa0ee117afefed4c82eee55bf97b7">getSExtValue</a>();</div><div class="line"><a name="l02910"></a><span class="lineno"> 2910</span>&#160;      SetCR = Opc == PPC::RLWINM_rec || Opc == PPC::RLWINM8_rec;</div><div class="line"><a name="l02911"></a><span class="lineno"> 2911</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l02912"></a><span class="lineno"> 2912</span>&#160;    }</div><div class="line"><a name="l02913"></a><span class="lineno"> 2913</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l02914"></a><span class="lineno"> 2914</span>&#160;  }</div><div class="line"><a name="l02915"></a><span class="lineno"> 2915</span>&#160;  <span class="keywordflow">case</span> PPC::ORI:</div><div class="line"><a name="l02916"></a><span class="lineno"> 2916</span>&#160;  <span class="keywordflow">case</span> PPC::ORI8:</div><div class="line"><a name="l02917"></a><span class="lineno"> 2917</span>&#160;  <span class="keywordflow">case</span> PPC::XORI:</div><div class="line"><a name="l02918"></a><span class="lineno"> 2918</span>&#160;  <span class="keywordflow">case</span> PPC::XORI8: {</div><div class="line"><a name="l02919"></a><span class="lineno"> 2919</span>&#160;    int64_t LogicalImm = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2).<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>();</div><div class="line"><a name="l02920"></a><span class="lineno"> 2920</span>&#160;    int64_t Result = 0;</div><div class="line"><a name="l02921"></a><span class="lineno"> 2921</span>&#160;    <span class="keywordflow">if</span> (Opc == PPC::ORI || Opc == PPC::ORI8)</div><div class="line"><a name="l02922"></a><span class="lineno"> 2922</span>&#160;      Result = LogicalImm | SExtImm;</div><div class="line"><a name="l02923"></a><span class="lineno"> 2923</span>&#160;    <span class="keywordflow">else</span></div><div class="line"><a name="l02924"></a><span class="lineno"> 2924</span>&#160;      Result = LogicalImm ^ SExtImm;</div><div class="line"><a name="l02925"></a><span class="lineno"> 2925</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="namespacellvm.html#a4c325dfb28ee59541a0c1aef2e66c80f">isInt&lt;16&gt;</a>(Result)) {</div><div class="line"><a name="l02926"></a><span class="lineno"> 2926</span>&#160;      ReplaceWithLI = <span class="keyword">true</span>;</div><div class="line"><a name="l02927"></a><span class="lineno"> 2927</span>&#160;      Is64BitLI = Opc == PPC::ORI8 || Opc == PPC::XORI8;</div><div class="line"><a name="l02928"></a><span class="lineno"> 2928</span>&#160;      NewImm = Result;</div><div class="line"><a name="l02929"></a><span class="lineno"> 2929</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l02930"></a><span class="lineno"> 2930</span>&#160;    }</div><div class="line"><a name="l02931"></a><span class="lineno"> 2931</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l02932"></a><span class="lineno"> 2932</span>&#160;  }</div><div class="line"><a name="l02933"></a><span class="lineno"> 2933</span>&#160;  }</div><div class="line"><a name="l02934"></a><span class="lineno"> 2934</span>&#160;</div><div class="line"><a name="l02935"></a><span class="lineno"> 2935</span>&#160;  <span class="keywordflow">if</span> (ReplaceWithLI) {</div><div class="line"><a name="l02936"></a><span class="lineno"> 2936</span>&#160;    <span class="comment">// We need to be careful with CR-setting instructions we&#39;re replacing.</span></div><div class="line"><a name="l02937"></a><span class="lineno"> 2937</span>&#160;    <span class="keywordflow">if</span> (SetCR) {</div><div class="line"><a name="l02938"></a><span class="lineno"> 2938</span>&#160;      <span class="comment">// We don&#39;t know anything about uses when we&#39;re out of SSA, so only</span></div><div class="line"><a name="l02939"></a><span class="lineno"> 2939</span>&#160;      <span class="comment">// replace if the new immediate will be reproduced.</span></div><div class="line"><a name="l02940"></a><span class="lineno"> 2940</span>&#160;      <span class="keywordtype">bool</span> ImmChanged = (SExtImm &amp; NewImm) != NewImm;</div><div class="line"><a name="l02941"></a><span class="lineno"> 2941</span>&#160;      <span class="keywordflow">if</span> (PostRA &amp;&amp; ImmChanged)</div><div class="line"><a name="l02942"></a><span class="lineno"> 2942</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l02943"></a><span class="lineno"> 2943</span>&#160;</div><div class="line"><a name="l02944"></a><span class="lineno"> 2944</span>&#160;      <span class="keywordflow">if</span> (!PostRA) {</div><div class="line"><a name="l02945"></a><span class="lineno"> 2945</span>&#160;        <span class="comment">// If the defining load-immediate has no other uses, we can just replace</span></div><div class="line"><a name="l02946"></a><span class="lineno"> 2946</span>&#160;        <span class="comment">// the immediate with the new immediate.</span></div><div class="line"><a name="l02947"></a><span class="lineno"> 2947</span>&#160;        <span class="keywordflow">if</span> (MRI-&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a4a0be37f8867dd216462956f3207d457">hasOneUse</a>(DefMI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>()))</div><div class="line"><a name="l02948"></a><span class="lineno"> 2948</span>&#160;          DefMI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#a2feaa1c69335c6b9028076cd68c7a5f5">setImm</a>(NewImm);</div><div class="line"><a name="l02949"></a><span class="lineno"> 2949</span>&#160;</div><div class="line"><a name="l02950"></a><span class="lineno"> 2950</span>&#160;        <span class="comment">// If we&#39;re not using the GPR result of the CR-setting instruction, we</span></div><div class="line"><a name="l02951"></a><span class="lineno"> 2951</span>&#160;        <span class="comment">// just need to and with zero/non-zero depending on the new immediate.</span></div><div class="line"><a name="l02952"></a><span class="lineno"> 2952</span>&#160;        <span class="keywordflow">else</span> <span class="keywordflow">if</span> (MRI-&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a98654f32fd96ffb498b0181c6546bf53">use_empty</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>())) {</div><div class="line"><a name="l02953"></a><span class="lineno"> 2953</span>&#160;          <span class="keywordflow">if</span> (NewImm) {</div><div class="line"><a name="l02954"></a><span class="lineno"> 2954</span>&#160;            <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Immediate &amp;&amp; <span class="stringliteral">&quot;Transformation converted zero to non-zero?&quot;</span>);</div><div class="line"><a name="l02955"></a><span class="lineno"> 2955</span>&#160;            NewImm = Immediate;</div><div class="line"><a name="l02956"></a><span class="lineno"> 2956</span>&#160;          }</div><div class="line"><a name="l02957"></a><span class="lineno"> 2957</span>&#160;        }</div><div class="line"><a name="l02958"></a><span class="lineno"> 2958</span>&#160;        <span class="keywordflow">else</span> <span class="keywordflow">if</span> (ImmChanged)</div><div class="line"><a name="l02959"></a><span class="lineno"> 2959</span>&#160;          <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l02960"></a><span class="lineno"> 2960</span>&#160;      }</div><div class="line"><a name="l02961"></a><span class="lineno"> 2961</span>&#160;    }</div><div class="line"><a name="l02962"></a><span class="lineno"> 2962</span>&#160;</div><div class="line"><a name="l02963"></a><span class="lineno"> 2963</span>&#160;    <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Replacing instruction:\n&quot;</span>);</div><div class="line"><a name="l02964"></a><span class="lineno"> 2964</span>&#160;    <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#accc60d2019e9dff57bb0918a94422ebb">dump</a>());</div><div class="line"><a name="l02965"></a><span class="lineno"> 2965</span>&#160;    <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Fed by:\n&quot;</span>);</div><div class="line"><a name="l02966"></a><span class="lineno"> 2966</span>&#160;    <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(DefMI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#accc60d2019e9dff57bb0918a94422ebb">dump</a>());</div><div class="line"><a name="l02967"></a><span class="lineno"> 2967</span>&#160;    <a class="code" href="structllvm_1_1LoadImmediateInfo.html">LoadImmediateInfo</a> LII;</div><div class="line"><a name="l02968"></a><span class="lineno"> 2968</span>&#160;    LII.<a class="code" href="structllvm_1_1LoadImmediateInfo.html#aaf91f2e9fa96f015190607fb90e932b7">Imm</a> = NewImm;</div><div class="line"><a name="l02969"></a><span class="lineno"> 2969</span>&#160;    LII.Is64Bit = Is64BitLI;</div><div class="line"><a name="l02970"></a><span class="lineno"> 2970</span>&#160;    LII.SetCR = SetCR;</div><div class="line"><a name="l02971"></a><span class="lineno"> 2971</span>&#160;    <span class="comment">// If we&#39;re setting the CR, the original load-immediate must be kept (as an</span></div><div class="line"><a name="l02972"></a><span class="lineno"> 2972</span>&#160;    <span class="comment">// operand to ANDI_rec/ANDI8_rec).</span></div><div class="line"><a name="l02973"></a><span class="lineno"> 2973</span>&#160;    <span class="keywordflow">if</span> (KilledDef &amp;&amp; SetCR)</div><div class="line"><a name="l02974"></a><span class="lineno"> 2974</span>&#160;      *KilledDef = <span class="keyword">nullptr</span>;</div><div class="line"><a name="l02975"></a><span class="lineno"> 2975</span>&#160;    <a class="code" href="classllvm_1_1PPCInstrInfo.html#ae0793a0ace15ba8cf0d9ee31e30dc2c5">replaceInstrWithLI</a>(MI, LII);</div><div class="line"><a name="l02976"></a><span class="lineno"> 2976</span>&#160;</div><div class="line"><a name="l02977"></a><span class="lineno"> 2977</span>&#160;    <span class="comment">// Fixup killed/dead flag after transformation.</span></div><div class="line"><a name="l02978"></a><span class="lineno"> 2978</span>&#160;    <span class="comment">// Pattern:</span></div><div class="line"><a name="l02979"></a><span class="lineno"> 2979</span>&#160;    <span class="comment">// ForwardingOperandReg = LI imm1</span></div><div class="line"><a name="l02980"></a><span class="lineno"> 2980</span>&#160;    <span class="comment">// y = op2 imm2, ForwardingOperandReg(killed)</span></div><div class="line"><a name="l02981"></a><span class="lineno"> 2981</span>&#160;    <span class="keywordflow">if</span> (IsForwardingOperandKilled)</div><div class="line"><a name="l02982"></a><span class="lineno"> 2982</span>&#160;      <a class="code" href="classllvm_1_1PPCInstrInfo.html#a9d6784be23d8e71c2aa5aa878d7f18ec">fixupIsDeadOrKill</a>(*DefMI, MI, ForwardingOperandReg);</div><div class="line"><a name="l02983"></a><span class="lineno"> 2983</span>&#160;</div><div class="line"><a name="l02984"></a><span class="lineno"> 2984</span>&#160;    <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;With:\n&quot;</span>);</div><div class="line"><a name="l02985"></a><span class="lineno"> 2985</span>&#160;    <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#accc60d2019e9dff57bb0918a94422ebb">dump</a>());</div><div class="line"><a name="l02986"></a><span class="lineno"> 2986</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l02987"></a><span class="lineno"> 2987</span>&#160;  }</div><div class="line"><a name="l02988"></a><span class="lineno"> 2988</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l02989"></a><span class="lineno"> 2989</span>&#160;}</div><div class="line"><a name="l02990"></a><span class="lineno"> 2990</span>&#160;</div><div class="line"><a name="l02991"></a><span class="lineno"><a class="line" href="classllvm_1_1PPCInstrInfo.html#afb977cf93fe8661651e4503ae0722893"> 2991</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1PPCInstrInfo.html#afb977cf93fe8661651e4503ae0722893">PPCInstrInfo::instrHasImmForm</a>(<span class="keywordtype">unsigned</span> Opc, <span class="keywordtype">bool</span> IsVFReg,</div><div class="line"><a name="l02992"></a><span class="lineno"> 2992</span>&#160;                                   <a class="code" href="structllvm_1_1ImmInstrInfo.html">ImmInstrInfo</a> &amp;III, <span class="keywordtype">bool</span> PostRA)<span class="keyword"> const </span>{</div><div class="line"><a name="l02993"></a><span class="lineno"> 2993</span>&#160;  <span class="comment">// The vast majority of the instructions would need their operand 2 replaced</span></div><div class="line"><a name="l02994"></a><span class="lineno"> 2994</span>&#160;  <span class="comment">// with an immediate when switching to the reg+imm form. A marked exception</span></div><div class="line"><a name="l02995"></a><span class="lineno"> 2995</span>&#160;  <span class="comment">// are the update form loads/stores for which a constant operand 2 would need</span></div><div class="line"><a name="l02996"></a><span class="lineno"> 2996</span>&#160;  <span class="comment">// to turn into a displacement and move operand 1 to the operand 2 position.</span></div><div class="line"><a name="l02997"></a><span class="lineno"> 2997</span>&#160;  III.<a class="code" href="structllvm_1_1ImmInstrInfo.html#a3c87effe0ac9501aee6aa53828a65c0c">ImmOpNo</a> = 2;</div><div class="line"><a name="l02998"></a><span class="lineno"> 2998</span>&#160;  III.<a class="code" href="structllvm_1_1ImmInstrInfo.html#a528b7ccd92e952d902dd916aa4c0ad4b">OpNoForForwarding</a> = 2;</div><div class="line"><a name="l02999"></a><span class="lineno"> 2999</span>&#160;  III.<a class="code" href="structllvm_1_1ImmInstrInfo.html#aa50dc0db89af0c3fa23a670a65f4bea5">ImmWidth</a> = 16;</div><div class="line"><a name="l03000"></a><span class="lineno"> 3000</span>&#160;  III.<a class="code" href="structllvm_1_1ImmInstrInfo.html#a5dd4306fe361b27da876c8023b219a56">ImmMustBeMultipleOf</a> = 1;</div><div class="line"><a name="l03001"></a><span class="lineno"> 3001</span>&#160;  III.<a class="code" href="structllvm_1_1ImmInstrInfo.html#ac6c300b1cfe574d36fe8547c4470f661">TruncateImmTo</a> = 0;</div><div class="line"><a name="l03002"></a><span class="lineno"> 3002</span>&#160;  III.<a class="code" href="structllvm_1_1ImmInstrInfo.html#a1749c6946477b2e208391a3555fb94b9">IsSummingOperands</a> = <span class="keyword">false</span>;</div><div class="line"><a name="l03003"></a><span class="lineno"> 3003</span>&#160;  <span class="keywordflow">switch</span> (Opc) {</div><div class="line"><a name="l03004"></a><span class="lineno"> 3004</span>&#160;  <span class="keywordflow">default</span>: <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l03005"></a><span class="lineno"> 3005</span>&#160;  <span class="keywordflow">case</span> PPC::ADD4:</div><div class="line"><a name="l03006"></a><span class="lineno"> 3006</span>&#160;  <span class="keywordflow">case</span> PPC::ADD8:</div><div class="line"><a name="l03007"></a><span class="lineno"> 3007</span>&#160;    III.<a class="code" href="structllvm_1_1ImmInstrInfo.html#a0d02c7cf038307122fd7169fe910d72f">SignedImm</a> = <span class="keyword">true</span>;</div><div class="line"><a name="l03008"></a><span class="lineno"> 3008</span>&#160;    III.<a class="code" href="structllvm_1_1ImmInstrInfo.html#ace8444c8f03d1c0079250b15cd607337">ZeroIsSpecialOrig</a> = 0;</div><div class="line"><a name="l03009"></a><span class="lineno"> 3009</span>&#160;    III.<a class="code" href="structllvm_1_1ImmInstrInfo.html#aae8bd368f3ad729fdc192b2eb4ca80bf">ZeroIsSpecialNew</a> = 1;</div><div class="line"><a name="l03010"></a><span class="lineno"> 3010</span>&#160;    III.<a class="code" href="structllvm_1_1ImmInstrInfo.html#a606436aa8a72e17a56ccb60ffadd54f2">IsCommutative</a> = <span class="keyword">true</span>;</div><div class="line"><a name="l03011"></a><span class="lineno"> 3011</span>&#160;    III.<a class="code" href="structllvm_1_1ImmInstrInfo.html#a1749c6946477b2e208391a3555fb94b9">IsSummingOperands</a> = <span class="keyword">true</span>;</div><div class="line"><a name="l03012"></a><span class="lineno"> 3012</span>&#160;    III.<a class="code" href="structllvm_1_1ImmInstrInfo.html#a1efa58146b5134a31174c35b39cb6bd4">ImmOpcode</a> = Opc == PPC::ADD4 ? PPC::ADDI : PPC::ADDI8;</div><div class="line"><a name="l03013"></a><span class="lineno"> 3013</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l03014"></a><span class="lineno"> 3014</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a20084f62caecb0db80ad71bdabda73c2">PPC::ADDC</a>:</div><div class="line"><a name="l03015"></a><span class="lineno"> 3015</span>&#160;  <span class="keywordflow">case</span> PPC::ADDC8:</div><div class="line"><a name="l03016"></a><span class="lineno"> 3016</span>&#160;    III.<a class="code" href="structllvm_1_1ImmInstrInfo.html#a0d02c7cf038307122fd7169fe910d72f">SignedImm</a> = <span class="keyword">true</span>;</div><div class="line"><a name="l03017"></a><span class="lineno"> 3017</span>&#160;    III.<a class="code" href="structllvm_1_1ImmInstrInfo.html#ace8444c8f03d1c0079250b15cd607337">ZeroIsSpecialOrig</a> = 0;</div><div class="line"><a name="l03018"></a><span class="lineno"> 3018</span>&#160;    III.<a class="code" href="structllvm_1_1ImmInstrInfo.html#aae8bd368f3ad729fdc192b2eb4ca80bf">ZeroIsSpecialNew</a> = 0;</div><div class="line"><a name="l03019"></a><span class="lineno"> 3019</span>&#160;    III.<a class="code" href="structllvm_1_1ImmInstrInfo.html#a606436aa8a72e17a56ccb60ffadd54f2">IsCommutative</a> = <span class="keyword">true</span>;</div><div class="line"><a name="l03020"></a><span class="lineno"> 3020</span>&#160;    III.<a class="code" href="structllvm_1_1ImmInstrInfo.html#a1749c6946477b2e208391a3555fb94b9">IsSummingOperands</a> = <span class="keyword">true</span>;</div><div class="line"><a name="l03021"></a><span class="lineno"> 3021</span>&#160;    III.<a class="code" href="structllvm_1_1ImmInstrInfo.html#a1efa58146b5134a31174c35b39cb6bd4">ImmOpcode</a> = Opc == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a20084f62caecb0db80ad71bdabda73c2">PPC::ADDC</a> ? PPC::ADDIC : PPC::ADDIC8;</div><div class="line"><a name="l03022"></a><span class="lineno"> 3022</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l03023"></a><span class="lineno"> 3023</span>&#160;  <span class="keywordflow">case</span> PPC::ADDC_rec:</div><div class="line"><a name="l03024"></a><span class="lineno"> 3024</span>&#160;    III.<a class="code" href="structllvm_1_1ImmInstrInfo.html#a0d02c7cf038307122fd7169fe910d72f">SignedImm</a> = <span class="keyword">true</span>;</div><div class="line"><a name="l03025"></a><span class="lineno"> 3025</span>&#160;    III.<a class="code" href="structllvm_1_1ImmInstrInfo.html#ace8444c8f03d1c0079250b15cd607337">ZeroIsSpecialOrig</a> = 0;</div><div class="line"><a name="l03026"></a><span class="lineno"> 3026</span>&#160;    III.<a class="code" href="structllvm_1_1ImmInstrInfo.html#aae8bd368f3ad729fdc192b2eb4ca80bf">ZeroIsSpecialNew</a> = 0;</div><div class="line"><a name="l03027"></a><span class="lineno"> 3027</span>&#160;    III.<a class="code" href="structllvm_1_1ImmInstrInfo.html#a606436aa8a72e17a56ccb60ffadd54f2">IsCommutative</a> = <span class="keyword">true</span>;</div><div class="line"><a name="l03028"></a><span class="lineno"> 3028</span>&#160;    III.<a class="code" href="structllvm_1_1ImmInstrInfo.html#a1749c6946477b2e208391a3555fb94b9">IsSummingOperands</a> = <span class="keyword">true</span>;</div><div class="line"><a name="l03029"></a><span class="lineno"> 3029</span>&#160;    III.<a class="code" href="structllvm_1_1ImmInstrInfo.html#a1efa58146b5134a31174c35b39cb6bd4">ImmOpcode</a> = PPC::ADDIC_rec;</div><div class="line"><a name="l03030"></a><span class="lineno"> 3030</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l03031"></a><span class="lineno"> 3031</span>&#160;  <span class="keywordflow">case</span> PPC::SUBFC:</div><div class="line"><a name="l03032"></a><span class="lineno"> 3032</span>&#160;  <span class="keywordflow">case</span> PPC::SUBFC8:</div><div class="line"><a name="l03033"></a><span class="lineno"> 3033</span>&#160;    III.<a class="code" href="structllvm_1_1ImmInstrInfo.html#a0d02c7cf038307122fd7169fe910d72f">SignedImm</a> = <span class="keyword">true</span>;</div><div class="line"><a name="l03034"></a><span class="lineno"> 3034</span>&#160;    III.<a class="code" href="structllvm_1_1ImmInstrInfo.html#ace8444c8f03d1c0079250b15cd607337">ZeroIsSpecialOrig</a> = 0;</div><div class="line"><a name="l03035"></a><span class="lineno"> 3035</span>&#160;    III.<a class="code" href="structllvm_1_1ImmInstrInfo.html#aae8bd368f3ad729fdc192b2eb4ca80bf">ZeroIsSpecialNew</a> = 0;</div><div class="line"><a name="l03036"></a><span class="lineno"> 3036</span>&#160;    III.<a class="code" href="structllvm_1_1ImmInstrInfo.html#a606436aa8a72e17a56ccb60ffadd54f2">IsCommutative</a> = <span class="keyword">false</span>;</div><div class="line"><a name="l03037"></a><span class="lineno"> 3037</span>&#160;    III.<a class="code" href="structllvm_1_1ImmInstrInfo.html#a1efa58146b5134a31174c35b39cb6bd4">ImmOpcode</a> = Opc == PPC::SUBFC ? PPC::SUBFIC : PPC::SUBFIC8;</div><div class="line"><a name="l03038"></a><span class="lineno"> 3038</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l03039"></a><span class="lineno"> 3039</span>&#160;  <span class="keywordflow">case</span> PPC::CMPW:</div><div class="line"><a name="l03040"></a><span class="lineno"> 3040</span>&#160;  <span class="keywordflow">case</span> PPC::CMPD:</div><div class="line"><a name="l03041"></a><span class="lineno"> 3041</span>&#160;    III.<a class="code" href="structllvm_1_1ImmInstrInfo.html#a0d02c7cf038307122fd7169fe910d72f">SignedImm</a> = <span class="keyword">true</span>;</div><div class="line"><a name="l03042"></a><span class="lineno"> 3042</span>&#160;    III.<a class="code" href="structllvm_1_1ImmInstrInfo.html#ace8444c8f03d1c0079250b15cd607337">ZeroIsSpecialOrig</a> = 0;</div><div class="line"><a name="l03043"></a><span class="lineno"> 3043</span>&#160;    III.<a class="code" href="structllvm_1_1ImmInstrInfo.html#aae8bd368f3ad729fdc192b2eb4ca80bf">ZeroIsSpecialNew</a> = 0;</div><div class="line"><a name="l03044"></a><span class="lineno"> 3044</span>&#160;    III.<a class="code" href="structllvm_1_1ImmInstrInfo.html#a606436aa8a72e17a56ccb60ffadd54f2">IsCommutative</a> = <span class="keyword">false</span>;</div><div class="line"><a name="l03045"></a><span class="lineno"> 3045</span>&#160;    III.<a class="code" href="structllvm_1_1ImmInstrInfo.html#a1efa58146b5134a31174c35b39cb6bd4">ImmOpcode</a> = Opc == PPC::CMPW ? PPC::CMPWI : PPC::CMPDI;</div><div class="line"><a name="l03046"></a><span class="lineno"> 3046</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l03047"></a><span class="lineno"> 3047</span>&#160;  <span class="keywordflow">case</span> PPC::CMPLW:</div><div class="line"><a name="l03048"></a><span class="lineno"> 3048</span>&#160;  <span class="keywordflow">case</span> PPC::CMPLD:</div><div class="line"><a name="l03049"></a><span class="lineno"> 3049</span>&#160;    III.<a class="code" href="structllvm_1_1ImmInstrInfo.html#a0d02c7cf038307122fd7169fe910d72f">SignedImm</a> = <span class="keyword">false</span>;</div><div class="line"><a name="l03050"></a><span class="lineno"> 3050</span>&#160;    III.<a class="code" href="structllvm_1_1ImmInstrInfo.html#ace8444c8f03d1c0079250b15cd607337">ZeroIsSpecialOrig</a> = 0;</div><div class="line"><a name="l03051"></a><span class="lineno"> 3051</span>&#160;    III.<a class="code" href="structllvm_1_1ImmInstrInfo.html#aae8bd368f3ad729fdc192b2eb4ca80bf">ZeroIsSpecialNew</a> = 0;</div><div class="line"><a name="l03052"></a><span class="lineno"> 3052</span>&#160;    III.<a class="code" href="structllvm_1_1ImmInstrInfo.html#a606436aa8a72e17a56ccb60ffadd54f2">IsCommutative</a> = <span class="keyword">false</span>;</div><div class="line"><a name="l03053"></a><span class="lineno"> 3053</span>&#160;    III.<a class="code" href="structllvm_1_1ImmInstrInfo.html#a1efa58146b5134a31174c35b39cb6bd4">ImmOpcode</a> = Opc == PPC::CMPLW ? PPC::CMPLWI : PPC::CMPLDI;</div><div class="line"><a name="l03054"></a><span class="lineno"> 3054</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l03055"></a><span class="lineno"> 3055</span>&#160;  <span class="keywordflow">case</span> PPC::AND_rec:</div><div class="line"><a name="l03056"></a><span class="lineno"> 3056</span>&#160;  <span class="keywordflow">case</span> PPC::AND8_rec:</div><div class="line"><a name="l03057"></a><span class="lineno"> 3057</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a7415ab9f2172c59a2ee7c7a02afa56a4">PPC::OR</a>:</div><div class="line"><a name="l03058"></a><span class="lineno"> 3058</span>&#160;  <span class="keywordflow">case</span> PPC::OR8:</div><div class="line"><a name="l03059"></a><span class="lineno"> 3059</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a92febb83e6ba116eb7aae8e7e3f70cc1">PPC::XOR</a>:</div><div class="line"><a name="l03060"></a><span class="lineno"> 3060</span>&#160;  <span class="keywordflow">case</span> PPC::XOR8:</div><div class="line"><a name="l03061"></a><span class="lineno"> 3061</span>&#160;    III.<a class="code" href="structllvm_1_1ImmInstrInfo.html#a0d02c7cf038307122fd7169fe910d72f">SignedImm</a> = <span class="keyword">false</span>;</div><div class="line"><a name="l03062"></a><span class="lineno"> 3062</span>&#160;    III.<a class="code" href="structllvm_1_1ImmInstrInfo.html#ace8444c8f03d1c0079250b15cd607337">ZeroIsSpecialOrig</a> = 0;</div><div class="line"><a name="l03063"></a><span class="lineno"> 3063</span>&#160;    III.<a class="code" href="structllvm_1_1ImmInstrInfo.html#aae8bd368f3ad729fdc192b2eb4ca80bf">ZeroIsSpecialNew</a> = 0;</div><div class="line"><a name="l03064"></a><span class="lineno"> 3064</span>&#160;    III.<a class="code" href="structllvm_1_1ImmInstrInfo.html#a606436aa8a72e17a56ccb60ffadd54f2">IsCommutative</a> = <span class="keyword">true</span>;</div><div class="line"><a name="l03065"></a><span class="lineno"> 3065</span>&#160;    <span class="keywordflow">switch</span>(Opc) {</div><div class="line"><a name="l03066"></a><span class="lineno"> 3066</span>&#160;    <span class="keywordflow">default</span>: <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Unknown opcode&quot;</span>);</div><div class="line"><a name="l03067"></a><span class="lineno"> 3067</span>&#160;    <span class="keywordflow">case</span> PPC::AND_rec:</div><div class="line"><a name="l03068"></a><span class="lineno"> 3068</span>&#160;      III.<a class="code" href="structllvm_1_1ImmInstrInfo.html#a1efa58146b5134a31174c35b39cb6bd4">ImmOpcode</a> = PPC::ANDI_rec;</div><div class="line"><a name="l03069"></a><span class="lineno"> 3069</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l03070"></a><span class="lineno"> 3070</span>&#160;    <span class="keywordflow">case</span> PPC::AND8_rec:</div><div class="line"><a name="l03071"></a><span class="lineno"> 3071</span>&#160;      III.<a class="code" href="structllvm_1_1ImmInstrInfo.html#a1efa58146b5134a31174c35b39cb6bd4">ImmOpcode</a> = PPC::ANDI8_rec;</div><div class="line"><a name="l03072"></a><span class="lineno"> 3072</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l03073"></a><span class="lineno"> 3073</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a7415ab9f2172c59a2ee7c7a02afa56a4">PPC::OR</a>: III.<a class="code" href="structllvm_1_1ImmInstrInfo.html#a1efa58146b5134a31174c35b39cb6bd4">ImmOpcode</a> = PPC::ORI; <span class="keywordflow">break</span>;</div><div class="line"><a name="l03074"></a><span class="lineno"> 3074</span>&#160;    <span class="keywordflow">case</span> PPC::OR8: III.<a class="code" href="structllvm_1_1ImmInstrInfo.html#a1efa58146b5134a31174c35b39cb6bd4">ImmOpcode</a> = PPC::ORI8; <span class="keywordflow">break</span>;</div><div class="line"><a name="l03075"></a><span class="lineno"> 3075</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a92febb83e6ba116eb7aae8e7e3f70cc1">PPC::XOR</a>: III.<a class="code" href="structllvm_1_1ImmInstrInfo.html#a1efa58146b5134a31174c35b39cb6bd4">ImmOpcode</a> = PPC::XORI; <span class="keywordflow">break</span>;</div><div class="line"><a name="l03076"></a><span class="lineno"> 3076</span>&#160;    <span class="keywordflow">case</span> PPC::XOR8: III.<a class="code" href="structllvm_1_1ImmInstrInfo.html#a1efa58146b5134a31174c35b39cb6bd4">ImmOpcode</a> = PPC::XORI8; <span class="keywordflow">break</span>;</div><div class="line"><a name="l03077"></a><span class="lineno"> 3077</span>&#160;    }</div><div class="line"><a name="l03078"></a><span class="lineno"> 3078</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l03079"></a><span class="lineno"> 3079</span>&#160;  <span class="keywordflow">case</span> PPC::RLWNM:</div><div class="line"><a name="l03080"></a><span class="lineno"> 3080</span>&#160;  <span class="keywordflow">case</span> PPC::RLWNM8:</div><div class="line"><a name="l03081"></a><span class="lineno"> 3081</span>&#160;  <span class="keywordflow">case</span> PPC::RLWNM_rec:</div><div class="line"><a name="l03082"></a><span class="lineno"> 3082</span>&#160;  <span class="keywordflow">case</span> PPC::RLWNM8_rec:</div><div class="line"><a name="l03083"></a><span class="lineno"> 3083</span>&#160;  <span class="keywordflow">case</span> PPC::SLW:</div><div class="line"><a name="l03084"></a><span class="lineno"> 3084</span>&#160;  <span class="keywordflow">case</span> PPC::SLW8:</div><div class="line"><a name="l03085"></a><span class="lineno"> 3085</span>&#160;  <span class="keywordflow">case</span> PPC::SLW_rec:</div><div class="line"><a name="l03086"></a><span class="lineno"> 3086</span>&#160;  <span class="keywordflow">case</span> PPC::SLW8_rec:</div><div class="line"><a name="l03087"></a><span class="lineno"> 3087</span>&#160;  <span class="keywordflow">case</span> PPC::SRW:</div><div class="line"><a name="l03088"></a><span class="lineno"> 3088</span>&#160;  <span class="keywordflow">case</span> PPC::SRW8:</div><div class="line"><a name="l03089"></a><span class="lineno"> 3089</span>&#160;  <span class="keywordflow">case</span> PPC::SRW_rec:</div><div class="line"><a name="l03090"></a><span class="lineno"> 3090</span>&#160;  <span class="keywordflow">case</span> PPC::SRW8_rec:</div><div class="line"><a name="l03091"></a><span class="lineno"> 3091</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a64927d70afbf447d7c36fa86496df0a3">PPC::SRAW</a>:</div><div class="line"><a name="l03092"></a><span class="lineno"> 3092</span>&#160;  <span class="keywordflow">case</span> PPC::SRAW_rec:</div><div class="line"><a name="l03093"></a><span class="lineno"> 3093</span>&#160;    III.<a class="code" href="structllvm_1_1ImmInstrInfo.html#a0d02c7cf038307122fd7169fe910d72f">SignedImm</a> = <span class="keyword">false</span>;</div><div class="line"><a name="l03094"></a><span class="lineno"> 3094</span>&#160;    III.<a class="code" href="structllvm_1_1ImmInstrInfo.html#ace8444c8f03d1c0079250b15cd607337">ZeroIsSpecialOrig</a> = 0;</div><div class="line"><a name="l03095"></a><span class="lineno"> 3095</span>&#160;    III.<a class="code" href="structllvm_1_1ImmInstrInfo.html#aae8bd368f3ad729fdc192b2eb4ca80bf">ZeroIsSpecialNew</a> = 0;</div><div class="line"><a name="l03096"></a><span class="lineno"> 3096</span>&#160;    III.<a class="code" href="structllvm_1_1ImmInstrInfo.html#a606436aa8a72e17a56ccb60ffadd54f2">IsCommutative</a> = <span class="keyword">false</span>;</div><div class="line"><a name="l03097"></a><span class="lineno"> 3097</span>&#160;    <span class="comment">// This isn&#39;t actually true, but the instructions ignore any of the</span></div><div class="line"><a name="l03098"></a><span class="lineno"> 3098</span>&#160;    <span class="comment">// upper bits, so any immediate loaded with an LI is acceptable.</span></div><div class="line"><a name="l03099"></a><span class="lineno"> 3099</span>&#160;    <span class="comment">// This does not apply to shift right algebraic because a value</span></div><div class="line"><a name="l03100"></a><span class="lineno"> 3100</span>&#160;    <span class="comment">// out of range will produce a -1/0.</span></div><div class="line"><a name="l03101"></a><span class="lineno"> 3101</span>&#160;    III.<a class="code" href="structllvm_1_1ImmInstrInfo.html#aa50dc0db89af0c3fa23a670a65f4bea5">ImmWidth</a> = 16;</div><div class="line"><a name="l03102"></a><span class="lineno"> 3102</span>&#160;    <span class="keywordflow">if</span> (Opc == PPC::RLWNM || Opc == PPC::RLWNM8 || Opc == PPC::RLWNM_rec ||</div><div class="line"><a name="l03103"></a><span class="lineno"> 3103</span>&#160;        Opc == PPC::RLWNM8_rec)</div><div class="line"><a name="l03104"></a><span class="lineno"> 3104</span>&#160;      III.<a class="code" href="structllvm_1_1ImmInstrInfo.html#ac6c300b1cfe574d36fe8547c4470f661">TruncateImmTo</a> = 5;</div><div class="line"><a name="l03105"></a><span class="lineno"> 3105</span>&#160;    <span class="keywordflow">else</span></div><div class="line"><a name="l03106"></a><span class="lineno"> 3106</span>&#160;      III.<a class="code" href="structllvm_1_1ImmInstrInfo.html#ac6c300b1cfe574d36fe8547c4470f661">TruncateImmTo</a> = 6;</div><div class="line"><a name="l03107"></a><span class="lineno"> 3107</span>&#160;    <span class="keywordflow">switch</span>(Opc) {</div><div class="line"><a name="l03108"></a><span class="lineno"> 3108</span>&#160;    <span class="keywordflow">default</span>: <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Unknown opcode&quot;</span>);</div><div class="line"><a name="l03109"></a><span class="lineno"> 3109</span>&#160;    <span class="keywordflow">case</span> PPC::RLWNM: III.<a class="code" href="structllvm_1_1ImmInstrInfo.html#a1efa58146b5134a31174c35b39cb6bd4">ImmOpcode</a> = PPC::RLWINM; <span class="keywordflow">break</span>;</div><div class="line"><a name="l03110"></a><span class="lineno"> 3110</span>&#160;    <span class="keywordflow">case</span> PPC::RLWNM8: III.<a class="code" href="structllvm_1_1ImmInstrInfo.html#a1efa58146b5134a31174c35b39cb6bd4">ImmOpcode</a> = PPC::RLWINM8; <span class="keywordflow">break</span>;</div><div class="line"><a name="l03111"></a><span class="lineno"> 3111</span>&#160;    <span class="keywordflow">case</span> PPC::RLWNM_rec:</div><div class="line"><a name="l03112"></a><span class="lineno"> 3112</span>&#160;      III.<a class="code" href="structllvm_1_1ImmInstrInfo.html#a1efa58146b5134a31174c35b39cb6bd4">ImmOpcode</a> = PPC::RLWINM_rec;</div><div class="line"><a name="l03113"></a><span class="lineno"> 3113</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l03114"></a><span class="lineno"> 3114</span>&#160;    <span class="keywordflow">case</span> PPC::RLWNM8_rec:</div><div class="line"><a name="l03115"></a><span class="lineno"> 3115</span>&#160;      III.<a class="code" href="structllvm_1_1ImmInstrInfo.html#a1efa58146b5134a31174c35b39cb6bd4">ImmOpcode</a> = PPC::RLWINM8_rec;</div><div class="line"><a name="l03116"></a><span class="lineno"> 3116</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l03117"></a><span class="lineno"> 3117</span>&#160;    <span class="keywordflow">case</span> PPC::SLW: III.<a class="code" href="structllvm_1_1ImmInstrInfo.html#a1efa58146b5134a31174c35b39cb6bd4">ImmOpcode</a> = PPC::RLWINM; <span class="keywordflow">break</span>;</div><div class="line"><a name="l03118"></a><span class="lineno"> 3118</span>&#160;    <span class="keywordflow">case</span> PPC::SLW8: III.<a class="code" href="structllvm_1_1ImmInstrInfo.html#a1efa58146b5134a31174c35b39cb6bd4">ImmOpcode</a> = PPC::RLWINM8; <span class="keywordflow">break</span>;</div><div class="line"><a name="l03119"></a><span class="lineno"> 3119</span>&#160;    <span class="keywordflow">case</span> PPC::SLW_rec:</div><div class="line"><a name="l03120"></a><span class="lineno"> 3120</span>&#160;      III.<a class="code" href="structllvm_1_1ImmInstrInfo.html#a1efa58146b5134a31174c35b39cb6bd4">ImmOpcode</a> = PPC::RLWINM_rec;</div><div class="line"><a name="l03121"></a><span class="lineno"> 3121</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l03122"></a><span class="lineno"> 3122</span>&#160;    <span class="keywordflow">case</span> PPC::SLW8_rec:</div><div class="line"><a name="l03123"></a><span class="lineno"> 3123</span>&#160;      III.<a class="code" href="structllvm_1_1ImmInstrInfo.html#a1efa58146b5134a31174c35b39cb6bd4">ImmOpcode</a> = PPC::RLWINM8_rec;</div><div class="line"><a name="l03124"></a><span class="lineno"> 3124</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l03125"></a><span class="lineno"> 3125</span>&#160;    <span class="keywordflow">case</span> PPC::SRW: III.<a class="code" href="structllvm_1_1ImmInstrInfo.html#a1efa58146b5134a31174c35b39cb6bd4">ImmOpcode</a> = PPC::RLWINM; <span class="keywordflow">break</span>;</div><div class="line"><a name="l03126"></a><span class="lineno"> 3126</span>&#160;    <span class="keywordflow">case</span> PPC::SRW8: III.<a class="code" href="structllvm_1_1ImmInstrInfo.html#a1efa58146b5134a31174c35b39cb6bd4">ImmOpcode</a> = PPC::RLWINM8; <span class="keywordflow">break</span>;</div><div class="line"><a name="l03127"></a><span class="lineno"> 3127</span>&#160;    <span class="keywordflow">case</span> PPC::SRW_rec:</div><div class="line"><a name="l03128"></a><span class="lineno"> 3128</span>&#160;      III.<a class="code" href="structllvm_1_1ImmInstrInfo.html#a1efa58146b5134a31174c35b39cb6bd4">ImmOpcode</a> = PPC::RLWINM_rec;</div><div class="line"><a name="l03129"></a><span class="lineno"> 3129</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l03130"></a><span class="lineno"> 3130</span>&#160;    <span class="keywordflow">case</span> PPC::SRW8_rec:</div><div class="line"><a name="l03131"></a><span class="lineno"> 3131</span>&#160;      III.<a class="code" href="structllvm_1_1ImmInstrInfo.html#a1efa58146b5134a31174c35b39cb6bd4">ImmOpcode</a> = PPC::RLWINM8_rec;</div><div class="line"><a name="l03132"></a><span class="lineno"> 3132</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l03133"></a><span class="lineno"> 3133</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a64927d70afbf447d7c36fa86496df0a3">PPC::SRAW</a>:</div><div class="line"><a name="l03134"></a><span class="lineno"> 3134</span>&#160;      III.<a class="code" href="structllvm_1_1ImmInstrInfo.html#aa50dc0db89af0c3fa23a670a65f4bea5">ImmWidth</a> = 5;</div><div class="line"><a name="l03135"></a><span class="lineno"> 3135</span>&#160;      III.<a class="code" href="structllvm_1_1ImmInstrInfo.html#ac6c300b1cfe574d36fe8547c4470f661">TruncateImmTo</a> = 0;</div><div class="line"><a name="l03136"></a><span class="lineno"> 3136</span>&#160;      III.<a class="code" href="structllvm_1_1ImmInstrInfo.html#a1efa58146b5134a31174c35b39cb6bd4">ImmOpcode</a> = PPC::SRAWI;</div><div class="line"><a name="l03137"></a><span class="lineno"> 3137</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l03138"></a><span class="lineno"> 3138</span>&#160;    <span class="keywordflow">case</span> PPC::SRAW_rec:</div><div class="line"><a name="l03139"></a><span class="lineno"> 3139</span>&#160;      III.<a class="code" href="structllvm_1_1ImmInstrInfo.html#aa50dc0db89af0c3fa23a670a65f4bea5">ImmWidth</a> = 5;</div><div class="line"><a name="l03140"></a><span class="lineno"> 3140</span>&#160;      III.<a class="code" href="structllvm_1_1ImmInstrInfo.html#ac6c300b1cfe574d36fe8547c4470f661">TruncateImmTo</a> = 0;</div><div class="line"><a name="l03141"></a><span class="lineno"> 3141</span>&#160;      III.<a class="code" href="structllvm_1_1ImmInstrInfo.html#a1efa58146b5134a31174c35b39cb6bd4">ImmOpcode</a> = PPC::SRAWI_rec;</div><div class="line"><a name="l03142"></a><span class="lineno"> 3142</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l03143"></a><span class="lineno"> 3143</span>&#160;    }</div><div class="line"><a name="l03144"></a><span class="lineno"> 3144</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l03145"></a><span class="lineno"> 3145</span>&#160;  <span class="keywordflow">case</span> PPC::RLDCL:</div><div class="line"><a name="l03146"></a><span class="lineno"> 3146</span>&#160;  <span class="keywordflow">case</span> PPC::RLDCL_rec:</div><div class="line"><a name="l03147"></a><span class="lineno"> 3147</span>&#160;  <span class="keywordflow">case</span> PPC::RLDCR:</div><div class="line"><a name="l03148"></a><span class="lineno"> 3148</span>&#160;  <span class="keywordflow">case</span> PPC::RLDCR_rec:</div><div class="line"><a name="l03149"></a><span class="lineno"> 3149</span>&#160;  <span class="keywordflow">case</span> PPC::SLD:</div><div class="line"><a name="l03150"></a><span class="lineno"> 3150</span>&#160;  <span class="keywordflow">case</span> PPC::SLD_rec:</div><div class="line"><a name="l03151"></a><span class="lineno"> 3151</span>&#160;  <span class="keywordflow">case</span> PPC::SRD:</div><div class="line"><a name="l03152"></a><span class="lineno"> 3152</span>&#160;  <span class="keywordflow">case</span> PPC::SRD_rec:</div><div class="line"><a name="l03153"></a><span class="lineno"> 3153</span>&#160;  <span class="keywordflow">case</span> PPC::SRAD:</div><div class="line"><a name="l03154"></a><span class="lineno"> 3154</span>&#160;  <span class="keywordflow">case</span> PPC::SRAD_rec:</div><div class="line"><a name="l03155"></a><span class="lineno"> 3155</span>&#160;    III.<a class="code" href="structllvm_1_1ImmInstrInfo.html#a0d02c7cf038307122fd7169fe910d72f">SignedImm</a> = <span class="keyword">false</span>;</div><div class="line"><a name="l03156"></a><span class="lineno"> 3156</span>&#160;    III.<a class="code" href="structllvm_1_1ImmInstrInfo.html#ace8444c8f03d1c0079250b15cd607337">ZeroIsSpecialOrig</a> = 0;</div><div class="line"><a name="l03157"></a><span class="lineno"> 3157</span>&#160;    III.<a class="code" href="structllvm_1_1ImmInstrInfo.html#aae8bd368f3ad729fdc192b2eb4ca80bf">ZeroIsSpecialNew</a> = 0;</div><div class="line"><a name="l03158"></a><span class="lineno"> 3158</span>&#160;    III.<a class="code" href="structllvm_1_1ImmInstrInfo.html#a606436aa8a72e17a56ccb60ffadd54f2">IsCommutative</a> = <span class="keyword">false</span>;</div><div class="line"><a name="l03159"></a><span class="lineno"> 3159</span>&#160;    <span class="comment">// This isn&#39;t actually true, but the instructions ignore any of the</span></div><div class="line"><a name="l03160"></a><span class="lineno"> 3160</span>&#160;    <span class="comment">// upper bits, so any immediate loaded with an LI is acceptable.</span></div><div class="line"><a name="l03161"></a><span class="lineno"> 3161</span>&#160;    <span class="comment">// This does not apply to shift right algebraic because a value</span></div><div class="line"><a name="l03162"></a><span class="lineno"> 3162</span>&#160;    <span class="comment">// out of range will produce a -1/0.</span></div><div class="line"><a name="l03163"></a><span class="lineno"> 3163</span>&#160;    III.<a class="code" href="structllvm_1_1ImmInstrInfo.html#aa50dc0db89af0c3fa23a670a65f4bea5">ImmWidth</a> = 16;</div><div class="line"><a name="l03164"></a><span class="lineno"> 3164</span>&#160;    <span class="keywordflow">if</span> (Opc == PPC::RLDCL || Opc == PPC::RLDCL_rec || Opc == PPC::RLDCR ||</div><div class="line"><a name="l03165"></a><span class="lineno"> 3165</span>&#160;        Opc == PPC::RLDCR_rec)</div><div class="line"><a name="l03166"></a><span class="lineno"> 3166</span>&#160;      III.<a class="code" href="structllvm_1_1ImmInstrInfo.html#ac6c300b1cfe574d36fe8547c4470f661">TruncateImmTo</a> = 6;</div><div class="line"><a name="l03167"></a><span class="lineno"> 3167</span>&#160;    <span class="keywordflow">else</span></div><div class="line"><a name="l03168"></a><span class="lineno"> 3168</span>&#160;      III.<a class="code" href="structllvm_1_1ImmInstrInfo.html#ac6c300b1cfe574d36fe8547c4470f661">TruncateImmTo</a> = 7;</div><div class="line"><a name="l03169"></a><span class="lineno"> 3169</span>&#160;    <span class="keywordflow">switch</span>(Opc) {</div><div class="line"><a name="l03170"></a><span class="lineno"> 3170</span>&#160;    <span class="keywordflow">default</span>: <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Unknown opcode&quot;</span>);</div><div class="line"><a name="l03171"></a><span class="lineno"> 3171</span>&#160;    <span class="keywordflow">case</span> PPC::RLDCL: III.<a class="code" href="structllvm_1_1ImmInstrInfo.html#a1efa58146b5134a31174c35b39cb6bd4">ImmOpcode</a> = PPC::RLDICL; <span class="keywordflow">break</span>;</div><div class="line"><a name="l03172"></a><span class="lineno"> 3172</span>&#160;    <span class="keywordflow">case</span> PPC::RLDCL_rec:</div><div class="line"><a name="l03173"></a><span class="lineno"> 3173</span>&#160;      III.<a class="code" href="structllvm_1_1ImmInstrInfo.html#a1efa58146b5134a31174c35b39cb6bd4">ImmOpcode</a> = PPC::RLDICL_rec;</div><div class="line"><a name="l03174"></a><span class="lineno"> 3174</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l03175"></a><span class="lineno"> 3175</span>&#160;    <span class="keywordflow">case</span> PPC::RLDCR: III.<a class="code" href="structllvm_1_1ImmInstrInfo.html#a1efa58146b5134a31174c35b39cb6bd4">ImmOpcode</a> = PPC::RLDICR; <span class="keywordflow">break</span>;</div><div class="line"><a name="l03176"></a><span class="lineno"> 3176</span>&#160;    <span class="keywordflow">case</span> PPC::RLDCR_rec:</div><div class="line"><a name="l03177"></a><span class="lineno"> 3177</span>&#160;      III.<a class="code" href="structllvm_1_1ImmInstrInfo.html#a1efa58146b5134a31174c35b39cb6bd4">ImmOpcode</a> = PPC::RLDICR_rec;</div><div class="line"><a name="l03178"></a><span class="lineno"> 3178</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l03179"></a><span class="lineno"> 3179</span>&#160;    <span class="keywordflow">case</span> PPC::SLD: III.<a class="code" href="structllvm_1_1ImmInstrInfo.html#a1efa58146b5134a31174c35b39cb6bd4">ImmOpcode</a> = PPC::RLDICR; <span class="keywordflow">break</span>;</div><div class="line"><a name="l03180"></a><span class="lineno"> 3180</span>&#160;    <span class="keywordflow">case</span> PPC::SLD_rec:</div><div class="line"><a name="l03181"></a><span class="lineno"> 3181</span>&#160;      III.<a class="code" href="structllvm_1_1ImmInstrInfo.html#a1efa58146b5134a31174c35b39cb6bd4">ImmOpcode</a> = PPC::RLDICR_rec;</div><div class="line"><a name="l03182"></a><span class="lineno"> 3182</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l03183"></a><span class="lineno"> 3183</span>&#160;    <span class="keywordflow">case</span> PPC::SRD: III.<a class="code" href="structllvm_1_1ImmInstrInfo.html#a1efa58146b5134a31174c35b39cb6bd4">ImmOpcode</a> = PPC::RLDICL; <span class="keywordflow">break</span>;</div><div class="line"><a name="l03184"></a><span class="lineno"> 3184</span>&#160;    <span class="keywordflow">case</span> PPC::SRD_rec:</div><div class="line"><a name="l03185"></a><span class="lineno"> 3185</span>&#160;      III.<a class="code" href="structllvm_1_1ImmInstrInfo.html#a1efa58146b5134a31174c35b39cb6bd4">ImmOpcode</a> = PPC::RLDICL_rec;</div><div class="line"><a name="l03186"></a><span class="lineno"> 3186</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l03187"></a><span class="lineno"> 3187</span>&#160;    <span class="keywordflow">case</span> PPC::SRAD:</div><div class="line"><a name="l03188"></a><span class="lineno"> 3188</span>&#160;      III.<a class="code" href="structllvm_1_1ImmInstrInfo.html#aa50dc0db89af0c3fa23a670a65f4bea5">ImmWidth</a> = 6;</div><div class="line"><a name="l03189"></a><span class="lineno"> 3189</span>&#160;      III.<a class="code" href="structllvm_1_1ImmInstrInfo.html#ac6c300b1cfe574d36fe8547c4470f661">TruncateImmTo</a> = 0;</div><div class="line"><a name="l03190"></a><span class="lineno"> 3190</span>&#160;      III.<a class="code" href="structllvm_1_1ImmInstrInfo.html#a1efa58146b5134a31174c35b39cb6bd4">ImmOpcode</a> = PPC::SRADI;</div><div class="line"><a name="l03191"></a><span class="lineno"> 3191</span>&#160;       <span class="keywordflow">break</span>;</div><div class="line"><a name="l03192"></a><span class="lineno"> 3192</span>&#160;    <span class="keywordflow">case</span> PPC::SRAD_rec:</div><div class="line"><a name="l03193"></a><span class="lineno"> 3193</span>&#160;      III.<a class="code" href="structllvm_1_1ImmInstrInfo.html#aa50dc0db89af0c3fa23a670a65f4bea5">ImmWidth</a> = 6;</div><div class="line"><a name="l03194"></a><span class="lineno"> 3194</span>&#160;      III.<a class="code" href="structllvm_1_1ImmInstrInfo.html#ac6c300b1cfe574d36fe8547c4470f661">TruncateImmTo</a> = 0;</div><div class="line"><a name="l03195"></a><span class="lineno"> 3195</span>&#160;      III.<a class="code" href="structllvm_1_1ImmInstrInfo.html#a1efa58146b5134a31174c35b39cb6bd4">ImmOpcode</a> = PPC::SRADI_rec;</div><div class="line"><a name="l03196"></a><span class="lineno"> 3196</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l03197"></a><span class="lineno"> 3197</span>&#160;    }</div><div class="line"><a name="l03198"></a><span class="lineno"> 3198</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l03199"></a><span class="lineno"> 3199</span>&#160;  <span class="comment">// Loads and stores:</span></div><div class="line"><a name="l03200"></a><span class="lineno"> 3200</span>&#160;  <span class="keywordflow">case</span> PPC::LBZX:</div><div class="line"><a name="l03201"></a><span class="lineno"> 3201</span>&#160;  <span class="keywordflow">case</span> PPC::LBZX8:</div><div class="line"><a name="l03202"></a><span class="lineno"> 3202</span>&#160;  <span class="keywordflow">case</span> PPC::LHZX:</div><div class="line"><a name="l03203"></a><span class="lineno"> 3203</span>&#160;  <span class="keywordflow">case</span> PPC::LHZX8:</div><div class="line"><a name="l03204"></a><span class="lineno"> 3204</span>&#160;  <span class="keywordflow">case</span> PPC::LHAX:</div><div class="line"><a name="l03205"></a><span class="lineno"> 3205</span>&#160;  <span class="keywordflow">case</span> PPC::LHAX8:</div><div class="line"><a name="l03206"></a><span class="lineno"> 3206</span>&#160;  <span class="keywordflow">case</span> PPC::LWZX:</div><div class="line"><a name="l03207"></a><span class="lineno"> 3207</span>&#160;  <span class="keywordflow">case</span> PPC::LWZX8:</div><div class="line"><a name="l03208"></a><span class="lineno"> 3208</span>&#160;  <span class="keywordflow">case</span> PPC::LWAX:</div><div class="line"><a name="l03209"></a><span class="lineno"> 3209</span>&#160;  <span class="keywordflow">case</span> PPC::LDX:</div><div class="line"><a name="l03210"></a><span class="lineno"> 3210</span>&#160;  <span class="keywordflow">case</span> PPC::LFSX:</div><div class="line"><a name="l03211"></a><span class="lineno"> 3211</span>&#160;  <span class="keywordflow">case</span> PPC::LFDX:</div><div class="line"><a name="l03212"></a><span class="lineno"> 3212</span>&#160;  <span class="keywordflow">case</span> PPC::STBX:</div><div class="line"><a name="l03213"></a><span class="lineno"> 3213</span>&#160;  <span class="keywordflow">case</span> PPC::STBX8:</div><div class="line"><a name="l03214"></a><span class="lineno"> 3214</span>&#160;  <span class="keywordflow">case</span> PPC::STHX:</div><div class="line"><a name="l03215"></a><span class="lineno"> 3215</span>&#160;  <span class="keywordflow">case</span> PPC::STHX8:</div><div class="line"><a name="l03216"></a><span class="lineno"> 3216</span>&#160;  <span class="keywordflow">case</span> PPC::STWX:</div><div class="line"><a name="l03217"></a><span class="lineno"> 3217</span>&#160;  <span class="keywordflow">case</span> PPC::STWX8:</div><div class="line"><a name="l03218"></a><span class="lineno"> 3218</span>&#160;  <span class="keywordflow">case</span> PPC::STDX:</div><div class="line"><a name="l03219"></a><span class="lineno"> 3219</span>&#160;  <span class="keywordflow">case</span> PPC::STFSX:</div><div class="line"><a name="l03220"></a><span class="lineno"> 3220</span>&#160;  <span class="keywordflow">case</span> PPC::STFDX:</div><div class="line"><a name="l03221"></a><span class="lineno"> 3221</span>&#160;    III.<a class="code" href="structllvm_1_1ImmInstrInfo.html#a0d02c7cf038307122fd7169fe910d72f">SignedImm</a> = <span class="keyword">true</span>;</div><div class="line"><a name="l03222"></a><span class="lineno"> 3222</span>&#160;    III.<a class="code" href="structllvm_1_1ImmInstrInfo.html#ace8444c8f03d1c0079250b15cd607337">ZeroIsSpecialOrig</a> = 1;</div><div class="line"><a name="l03223"></a><span class="lineno"> 3223</span>&#160;    III.<a class="code" href="structllvm_1_1ImmInstrInfo.html#aae8bd368f3ad729fdc192b2eb4ca80bf">ZeroIsSpecialNew</a> = 2;</div><div class="line"><a name="l03224"></a><span class="lineno"> 3224</span>&#160;    III.<a class="code" href="structllvm_1_1ImmInstrInfo.html#a606436aa8a72e17a56ccb60ffadd54f2">IsCommutative</a> = <span class="keyword">true</span>;</div><div class="line"><a name="l03225"></a><span class="lineno"> 3225</span>&#160;    III.<a class="code" href="structllvm_1_1ImmInstrInfo.html#a1749c6946477b2e208391a3555fb94b9">IsSummingOperands</a> = <span class="keyword">true</span>;</div><div class="line"><a name="l03226"></a><span class="lineno"> 3226</span>&#160;    III.<a class="code" href="structllvm_1_1ImmInstrInfo.html#a3c87effe0ac9501aee6aa53828a65c0c">ImmOpNo</a> = 1;</div><div class="line"><a name="l03227"></a><span class="lineno"> 3227</span>&#160;    III.<a class="code" href="structllvm_1_1ImmInstrInfo.html#a528b7ccd92e952d902dd916aa4c0ad4b">OpNoForForwarding</a> = 2;</div><div class="line"><a name="l03228"></a><span class="lineno"> 3228</span>&#160;    <span class="keywordflow">switch</span>(Opc) {</div><div class="line"><a name="l03229"></a><span class="lineno"> 3229</span>&#160;    <span class="keywordflow">default</span>: <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Unknown opcode&quot;</span>);</div><div class="line"><a name="l03230"></a><span class="lineno"> 3230</span>&#160;    <span class="keywordflow">case</span> PPC::LBZX: III.<a class="code" href="structllvm_1_1ImmInstrInfo.html#a1efa58146b5134a31174c35b39cb6bd4">ImmOpcode</a> = PPC::LBZ; <span class="keywordflow">break</span>;</div><div class="line"><a name="l03231"></a><span class="lineno"> 3231</span>&#160;    <span class="keywordflow">case</span> PPC::LBZX8: III.<a class="code" href="structllvm_1_1ImmInstrInfo.html#a1efa58146b5134a31174c35b39cb6bd4">ImmOpcode</a> = PPC::LBZ8; <span class="keywordflow">break</span>;</div><div class="line"><a name="l03232"></a><span class="lineno"> 3232</span>&#160;    <span class="keywordflow">case</span> PPC::LHZX: III.<a class="code" href="structllvm_1_1ImmInstrInfo.html#a1efa58146b5134a31174c35b39cb6bd4">ImmOpcode</a> = PPC::LHZ; <span class="keywordflow">break</span>;</div><div class="line"><a name="l03233"></a><span class="lineno"> 3233</span>&#160;    <span class="keywordflow">case</span> PPC::LHZX8: III.<a class="code" href="structllvm_1_1ImmInstrInfo.html#a1efa58146b5134a31174c35b39cb6bd4">ImmOpcode</a> = PPC::LHZ8; <span class="keywordflow">break</span>;</div><div class="line"><a name="l03234"></a><span class="lineno"> 3234</span>&#160;    <span class="keywordflow">case</span> PPC::LHAX: III.<a class="code" href="structllvm_1_1ImmInstrInfo.html#a1efa58146b5134a31174c35b39cb6bd4">ImmOpcode</a> = PPC::LHA; <span class="keywordflow">break</span>;</div><div class="line"><a name="l03235"></a><span class="lineno"> 3235</span>&#160;    <span class="keywordflow">case</span> PPC::LHAX8: III.<a class="code" href="structllvm_1_1ImmInstrInfo.html#a1efa58146b5134a31174c35b39cb6bd4">ImmOpcode</a> = PPC::LHA8; <span class="keywordflow">break</span>;</div><div class="line"><a name="l03236"></a><span class="lineno"> 3236</span>&#160;    <span class="keywordflow">case</span> PPC::LWZX: III.<a class="code" href="structllvm_1_1ImmInstrInfo.html#a1efa58146b5134a31174c35b39cb6bd4">ImmOpcode</a> = PPC::LWZ; <span class="keywordflow">break</span>;</div><div class="line"><a name="l03237"></a><span class="lineno"> 3237</span>&#160;    <span class="keywordflow">case</span> PPC::LWZX8: III.<a class="code" href="structllvm_1_1ImmInstrInfo.html#a1efa58146b5134a31174c35b39cb6bd4">ImmOpcode</a> = PPC::LWZ8; <span class="keywordflow">break</span>;</div><div class="line"><a name="l03238"></a><span class="lineno"> 3238</span>&#160;    <span class="keywordflow">case</span> PPC::LWAX:</div><div class="line"><a name="l03239"></a><span class="lineno"> 3239</span>&#160;      III.<a class="code" href="structllvm_1_1ImmInstrInfo.html#a1efa58146b5134a31174c35b39cb6bd4">ImmOpcode</a> = PPC::LWA;</div><div class="line"><a name="l03240"></a><span class="lineno"> 3240</span>&#160;      III.<a class="code" href="structllvm_1_1ImmInstrInfo.html#a5dd4306fe361b27da876c8023b219a56">ImmMustBeMultipleOf</a> = 4;</div><div class="line"><a name="l03241"></a><span class="lineno"> 3241</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l03242"></a><span class="lineno"> 3242</span>&#160;    <span class="keywordflow">case</span> PPC::LDX: III.<a class="code" href="structllvm_1_1ImmInstrInfo.html#a1efa58146b5134a31174c35b39cb6bd4">ImmOpcode</a> = <a class="code" href="namespacellvm_1_1ARM__MB.html#ad70272e2a9ec2a7e3a497458e1edbc85a7289f7156c17c31399fe5226bf556781">PPC::LD</a>; III.<a class="code" href="structllvm_1_1ImmInstrInfo.html#a5dd4306fe361b27da876c8023b219a56">ImmMustBeMultipleOf</a> = 4; <span class="keywordflow">break</span>;</div><div class="line"><a name="l03243"></a><span class="lineno"> 3243</span>&#160;    <span class="keywordflow">case</span> PPC::LFSX: III.<a class="code" href="structllvm_1_1ImmInstrInfo.html#a1efa58146b5134a31174c35b39cb6bd4">ImmOpcode</a> = PPC::LFS; <span class="keywordflow">break</span>;</div><div class="line"><a name="l03244"></a><span class="lineno"> 3244</span>&#160;    <span class="keywordflow">case</span> PPC::LFDX: III.<a class="code" href="structllvm_1_1ImmInstrInfo.html#a1efa58146b5134a31174c35b39cb6bd4">ImmOpcode</a> = PPC::LFD; <span class="keywordflow">break</span>;</div><div class="line"><a name="l03245"></a><span class="lineno"> 3245</span>&#160;    <span class="keywordflow">case</span> PPC::STBX: III.<a class="code" href="structllvm_1_1ImmInstrInfo.html#a1efa58146b5134a31174c35b39cb6bd4">ImmOpcode</a> = PPC::STB; <span class="keywordflow">break</span>;</div><div class="line"><a name="l03246"></a><span class="lineno"> 3246</span>&#160;    <span class="keywordflow">case</span> PPC::STBX8: III.<a class="code" href="structllvm_1_1ImmInstrInfo.html#a1efa58146b5134a31174c35b39cb6bd4">ImmOpcode</a> = PPC::STB8; <span class="keywordflow">break</span>;</div><div class="line"><a name="l03247"></a><span class="lineno"> 3247</span>&#160;    <span class="keywordflow">case</span> PPC::STHX: III.<a class="code" href="structllvm_1_1ImmInstrInfo.html#a1efa58146b5134a31174c35b39cb6bd4">ImmOpcode</a> = PPC::STH; <span class="keywordflow">break</span>;</div><div class="line"><a name="l03248"></a><span class="lineno"> 3248</span>&#160;    <span class="keywordflow">case</span> PPC::STHX8: III.<a class="code" href="structllvm_1_1ImmInstrInfo.html#a1efa58146b5134a31174c35b39cb6bd4">ImmOpcode</a> = PPC::STH8; <span class="keywordflow">break</span>;</div><div class="line"><a name="l03249"></a><span class="lineno"> 3249</span>&#160;    <span class="keywordflow">case</span> PPC::STWX: III.<a class="code" href="structllvm_1_1ImmInstrInfo.html#a1efa58146b5134a31174c35b39cb6bd4">ImmOpcode</a> = PPC::STW; <span class="keywordflow">break</span>;</div><div class="line"><a name="l03250"></a><span class="lineno"> 3250</span>&#160;    <span class="keywordflow">case</span> PPC::STWX8: III.<a class="code" href="structllvm_1_1ImmInstrInfo.html#a1efa58146b5134a31174c35b39cb6bd4">ImmOpcode</a> = PPC::STW8; <span class="keywordflow">break</span>;</div><div class="line"><a name="l03251"></a><span class="lineno"> 3251</span>&#160;    <span class="keywordflow">case</span> PPC::STDX:</div><div class="line"><a name="l03252"></a><span class="lineno"> 3252</span>&#160;      III.<a class="code" href="structllvm_1_1ImmInstrInfo.html#a1efa58146b5134a31174c35b39cb6bd4">ImmOpcode</a> = PPC::STD;</div><div class="line"><a name="l03253"></a><span class="lineno"> 3253</span>&#160;      III.<a class="code" href="structllvm_1_1ImmInstrInfo.html#a5dd4306fe361b27da876c8023b219a56">ImmMustBeMultipleOf</a> = 4;</div><div class="line"><a name="l03254"></a><span class="lineno"> 3254</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l03255"></a><span class="lineno"> 3255</span>&#160;    <span class="keywordflow">case</span> PPC::STFSX: III.<a class="code" href="structllvm_1_1ImmInstrInfo.html#a1efa58146b5134a31174c35b39cb6bd4">ImmOpcode</a> = PPC::STFS; <span class="keywordflow">break</span>;</div><div class="line"><a name="l03256"></a><span class="lineno"> 3256</span>&#160;    <span class="keywordflow">case</span> PPC::STFDX: III.<a class="code" href="structllvm_1_1ImmInstrInfo.html#a1efa58146b5134a31174c35b39cb6bd4">ImmOpcode</a> = PPC::STFD; <span class="keywordflow">break</span>;</div><div class="line"><a name="l03257"></a><span class="lineno"> 3257</span>&#160;    }</div><div class="line"><a name="l03258"></a><span class="lineno"> 3258</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l03259"></a><span class="lineno"> 3259</span>&#160;  <span class="keywordflow">case</span> PPC::LBZUX:</div><div class="line"><a name="l03260"></a><span class="lineno"> 3260</span>&#160;  <span class="keywordflow">case</span> PPC::LBZUX8:</div><div class="line"><a name="l03261"></a><span class="lineno"> 3261</span>&#160;  <span class="keywordflow">case</span> PPC::LHZUX:</div><div class="line"><a name="l03262"></a><span class="lineno"> 3262</span>&#160;  <span class="keywordflow">case</span> PPC::LHZUX8:</div><div class="line"><a name="l03263"></a><span class="lineno"> 3263</span>&#160;  <span class="keywordflow">case</span> PPC::LHAUX:</div><div class="line"><a name="l03264"></a><span class="lineno"> 3264</span>&#160;  <span class="keywordflow">case</span> PPC::LHAUX8:</div><div class="line"><a name="l03265"></a><span class="lineno"> 3265</span>&#160;  <span class="keywordflow">case</span> PPC::LWZUX:</div><div class="line"><a name="l03266"></a><span class="lineno"> 3266</span>&#160;  <span class="keywordflow">case</span> PPC::LWZUX8:</div><div class="line"><a name="l03267"></a><span class="lineno"> 3267</span>&#160;  <span class="keywordflow">case</span> PPC::LDUX:</div><div class="line"><a name="l03268"></a><span class="lineno"> 3268</span>&#160;  <span class="keywordflow">case</span> PPC::LFSUX:</div><div class="line"><a name="l03269"></a><span class="lineno"> 3269</span>&#160;  <span class="keywordflow">case</span> PPC::LFDUX:</div><div class="line"><a name="l03270"></a><span class="lineno"> 3270</span>&#160;  <span class="keywordflow">case</span> PPC::STBUX:</div><div class="line"><a name="l03271"></a><span class="lineno"> 3271</span>&#160;  <span class="keywordflow">case</span> PPC::STBUX8:</div><div class="line"><a name="l03272"></a><span class="lineno"> 3272</span>&#160;  <span class="keywordflow">case</span> PPC::STHUX:</div><div class="line"><a name="l03273"></a><span class="lineno"> 3273</span>&#160;  <span class="keywordflow">case</span> PPC::STHUX8:</div><div class="line"><a name="l03274"></a><span class="lineno"> 3274</span>&#160;  <span class="keywordflow">case</span> PPC::STWUX:</div><div class="line"><a name="l03275"></a><span class="lineno"> 3275</span>&#160;  <span class="keywordflow">case</span> PPC::STWUX8:</div><div class="line"><a name="l03276"></a><span class="lineno"> 3276</span>&#160;  <span class="keywordflow">case</span> PPC::STDUX:</div><div class="line"><a name="l03277"></a><span class="lineno"> 3277</span>&#160;  <span class="keywordflow">case</span> PPC::STFSUX:</div><div class="line"><a name="l03278"></a><span class="lineno"> 3278</span>&#160;  <span class="keywordflow">case</span> PPC::STFDUX:</div><div class="line"><a name="l03279"></a><span class="lineno"> 3279</span>&#160;    III.<a class="code" href="structllvm_1_1ImmInstrInfo.html#a0d02c7cf038307122fd7169fe910d72f">SignedImm</a> = <span class="keyword">true</span>;</div><div class="line"><a name="l03280"></a><span class="lineno"> 3280</span>&#160;    III.<a class="code" href="structllvm_1_1ImmInstrInfo.html#ace8444c8f03d1c0079250b15cd607337">ZeroIsSpecialOrig</a> = 2;</div><div class="line"><a name="l03281"></a><span class="lineno"> 3281</span>&#160;    III.<a class="code" href="structllvm_1_1ImmInstrInfo.html#aae8bd368f3ad729fdc192b2eb4ca80bf">ZeroIsSpecialNew</a> = 3;</div><div class="line"><a name="l03282"></a><span class="lineno"> 3282</span>&#160;    III.<a class="code" href="structllvm_1_1ImmInstrInfo.html#a606436aa8a72e17a56ccb60ffadd54f2">IsCommutative</a> = <span class="keyword">false</span>;</div><div class="line"><a name="l03283"></a><span class="lineno"> 3283</span>&#160;    III.<a class="code" href="structllvm_1_1ImmInstrInfo.html#a1749c6946477b2e208391a3555fb94b9">IsSummingOperands</a> = <span class="keyword">true</span>;</div><div class="line"><a name="l03284"></a><span class="lineno"> 3284</span>&#160;    III.<a class="code" href="structllvm_1_1ImmInstrInfo.html#a3c87effe0ac9501aee6aa53828a65c0c">ImmOpNo</a> = 2;</div><div class="line"><a name="l03285"></a><span class="lineno"> 3285</span>&#160;    III.<a class="code" href="structllvm_1_1ImmInstrInfo.html#a528b7ccd92e952d902dd916aa4c0ad4b">OpNoForForwarding</a> = 3;</div><div class="line"><a name="l03286"></a><span class="lineno"> 3286</span>&#160;    <span class="keywordflow">switch</span>(Opc) {</div><div class="line"><a name="l03287"></a><span class="lineno"> 3287</span>&#160;    <span class="keywordflow">default</span>: <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Unknown opcode&quot;</span>);</div><div class="line"><a name="l03288"></a><span class="lineno"> 3288</span>&#160;    <span class="keywordflow">case</span> PPC::LBZUX: III.<a class="code" href="structllvm_1_1ImmInstrInfo.html#a1efa58146b5134a31174c35b39cb6bd4">ImmOpcode</a> = PPC::LBZU; <span class="keywordflow">break</span>;</div><div class="line"><a name="l03289"></a><span class="lineno"> 3289</span>&#160;    <span class="keywordflow">case</span> PPC::LBZUX8: III.<a class="code" href="structllvm_1_1ImmInstrInfo.html#a1efa58146b5134a31174c35b39cb6bd4">ImmOpcode</a> = PPC::LBZU8; <span class="keywordflow">break</span>;</div><div class="line"><a name="l03290"></a><span class="lineno"> 3290</span>&#160;    <span class="keywordflow">case</span> PPC::LHZUX: III.<a class="code" href="structllvm_1_1ImmInstrInfo.html#a1efa58146b5134a31174c35b39cb6bd4">ImmOpcode</a> = PPC::LHZU; <span class="keywordflow">break</span>;</div><div class="line"><a name="l03291"></a><span class="lineno"> 3291</span>&#160;    <span class="keywordflow">case</span> PPC::LHZUX8: III.<a class="code" href="structllvm_1_1ImmInstrInfo.html#a1efa58146b5134a31174c35b39cb6bd4">ImmOpcode</a> = PPC::LHZU8; <span class="keywordflow">break</span>;</div><div class="line"><a name="l03292"></a><span class="lineno"> 3292</span>&#160;    <span class="keywordflow">case</span> PPC::LHAUX: III.<a class="code" href="structllvm_1_1ImmInstrInfo.html#a1efa58146b5134a31174c35b39cb6bd4">ImmOpcode</a> = PPC::LHAU; <span class="keywordflow">break</span>;</div><div class="line"><a name="l03293"></a><span class="lineno"> 3293</span>&#160;    <span class="keywordflow">case</span> PPC::LHAUX8: III.<a class="code" href="structllvm_1_1ImmInstrInfo.html#a1efa58146b5134a31174c35b39cb6bd4">ImmOpcode</a> = PPC::LHAU8; <span class="keywordflow">break</span>;</div><div class="line"><a name="l03294"></a><span class="lineno"> 3294</span>&#160;    <span class="keywordflow">case</span> PPC::LWZUX: III.<a class="code" href="structllvm_1_1ImmInstrInfo.html#a1efa58146b5134a31174c35b39cb6bd4">ImmOpcode</a> = PPC::LWZU; <span class="keywordflow">break</span>;</div><div class="line"><a name="l03295"></a><span class="lineno"> 3295</span>&#160;    <span class="keywordflow">case</span> PPC::LWZUX8: III.<a class="code" href="structllvm_1_1ImmInstrInfo.html#a1efa58146b5134a31174c35b39cb6bd4">ImmOpcode</a> = PPC::LWZU8; <span class="keywordflow">break</span>;</div><div class="line"><a name="l03296"></a><span class="lineno"> 3296</span>&#160;    <span class="keywordflow">case</span> PPC::LDUX:</div><div class="line"><a name="l03297"></a><span class="lineno"> 3297</span>&#160;      III.<a class="code" href="structllvm_1_1ImmInstrInfo.html#a1efa58146b5134a31174c35b39cb6bd4">ImmOpcode</a> = PPC::LDU;</div><div class="line"><a name="l03298"></a><span class="lineno"> 3298</span>&#160;      III.<a class="code" href="structllvm_1_1ImmInstrInfo.html#a5dd4306fe361b27da876c8023b219a56">ImmMustBeMultipleOf</a> = 4;</div><div class="line"><a name="l03299"></a><span class="lineno"> 3299</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l03300"></a><span class="lineno"> 3300</span>&#160;    <span class="keywordflow">case</span> PPC::LFSUX: III.<a class="code" href="structllvm_1_1ImmInstrInfo.html#a1efa58146b5134a31174c35b39cb6bd4">ImmOpcode</a> = PPC::LFSU; <span class="keywordflow">break</span>;</div><div class="line"><a name="l03301"></a><span class="lineno"> 3301</span>&#160;    <span class="keywordflow">case</span> PPC::LFDUX: III.<a class="code" href="structllvm_1_1ImmInstrInfo.html#a1efa58146b5134a31174c35b39cb6bd4">ImmOpcode</a> = PPC::LFDU; <span class="keywordflow">break</span>;</div><div class="line"><a name="l03302"></a><span class="lineno"> 3302</span>&#160;    <span class="keywordflow">case</span> PPC::STBUX: III.<a class="code" href="structllvm_1_1ImmInstrInfo.html#a1efa58146b5134a31174c35b39cb6bd4">ImmOpcode</a> = PPC::STBU; <span class="keywordflow">break</span>;</div><div class="line"><a name="l03303"></a><span class="lineno"> 3303</span>&#160;    <span class="keywordflow">case</span> PPC::STBUX8: III.<a class="code" href="structllvm_1_1ImmInstrInfo.html#a1efa58146b5134a31174c35b39cb6bd4">ImmOpcode</a> = PPC::STBU8; <span class="keywordflow">break</span>;</div><div class="line"><a name="l03304"></a><span class="lineno"> 3304</span>&#160;    <span class="keywordflow">case</span> PPC::STHUX: III.<a class="code" href="structllvm_1_1ImmInstrInfo.html#a1efa58146b5134a31174c35b39cb6bd4">ImmOpcode</a> = PPC::STHU; <span class="keywordflow">break</span>;</div><div class="line"><a name="l03305"></a><span class="lineno"> 3305</span>&#160;    <span class="keywordflow">case</span> PPC::STHUX8: III.<a class="code" href="structllvm_1_1ImmInstrInfo.html#a1efa58146b5134a31174c35b39cb6bd4">ImmOpcode</a> = PPC::STHU8; <span class="keywordflow">break</span>;</div><div class="line"><a name="l03306"></a><span class="lineno"> 3306</span>&#160;    <span class="keywordflow">case</span> PPC::STWUX: III.<a class="code" href="structllvm_1_1ImmInstrInfo.html#a1efa58146b5134a31174c35b39cb6bd4">ImmOpcode</a> = PPC::STWU; <span class="keywordflow">break</span>;</div><div class="line"><a name="l03307"></a><span class="lineno"> 3307</span>&#160;    <span class="keywordflow">case</span> PPC::STWUX8: III.<a class="code" href="structllvm_1_1ImmInstrInfo.html#a1efa58146b5134a31174c35b39cb6bd4">ImmOpcode</a> = PPC::STWU8; <span class="keywordflow">break</span>;</div><div class="line"><a name="l03308"></a><span class="lineno"> 3308</span>&#160;    <span class="keywordflow">case</span> PPC::STDUX:</div><div class="line"><a name="l03309"></a><span class="lineno"> 3309</span>&#160;      III.<a class="code" href="structllvm_1_1ImmInstrInfo.html#a1efa58146b5134a31174c35b39cb6bd4">ImmOpcode</a> = PPC::STDU;</div><div class="line"><a name="l03310"></a><span class="lineno"> 3310</span>&#160;      III.<a class="code" href="structllvm_1_1ImmInstrInfo.html#a5dd4306fe361b27da876c8023b219a56">ImmMustBeMultipleOf</a> = 4;</div><div class="line"><a name="l03311"></a><span class="lineno"> 3311</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l03312"></a><span class="lineno"> 3312</span>&#160;    <span class="keywordflow">case</span> PPC::STFSUX: III.<a class="code" href="structllvm_1_1ImmInstrInfo.html#a1efa58146b5134a31174c35b39cb6bd4">ImmOpcode</a> = PPC::STFSU; <span class="keywordflow">break</span>;</div><div class="line"><a name="l03313"></a><span class="lineno"> 3313</span>&#160;    <span class="keywordflow">case</span> PPC::STFDUX: III.<a class="code" href="structllvm_1_1ImmInstrInfo.html#a1efa58146b5134a31174c35b39cb6bd4">ImmOpcode</a> = PPC::STFDU; <span class="keywordflow">break</span>;</div><div class="line"><a name="l03314"></a><span class="lineno"> 3314</span>&#160;    }</div><div class="line"><a name="l03315"></a><span class="lineno"> 3315</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l03316"></a><span class="lineno"> 3316</span>&#160;  <span class="comment">// Power9 and up only. For some of these, the X-Form version has access to all</span></div><div class="line"><a name="l03317"></a><span class="lineno"> 3317</span>&#160;  <span class="comment">// 64 VSR&#39;s whereas the D-Form only has access to the VR&#39;s. We replace those</span></div><div class="line"><a name="l03318"></a><span class="lineno"> 3318</span>&#160;  <span class="comment">// with pseudo-ops pre-ra and for post-ra, we check that the register loaded</span></div><div class="line"><a name="l03319"></a><span class="lineno"> 3319</span>&#160;  <span class="comment">// into or stored from is one of the VR registers.</span></div><div class="line"><a name="l03320"></a><span class="lineno"> 3320</span>&#160;  <span class="keywordflow">case</span> PPC::LXVX:</div><div class="line"><a name="l03321"></a><span class="lineno"> 3321</span>&#160;  <span class="keywordflow">case</span> PPC::LXSSPX:</div><div class="line"><a name="l03322"></a><span class="lineno"> 3322</span>&#160;  <span class="keywordflow">case</span> PPC::LXSDX:</div><div class="line"><a name="l03323"></a><span class="lineno"> 3323</span>&#160;  <span class="keywordflow">case</span> PPC::STXVX:</div><div class="line"><a name="l03324"></a><span class="lineno"> 3324</span>&#160;  <span class="keywordflow">case</span> PPC::STXSSPX:</div><div class="line"><a name="l03325"></a><span class="lineno"> 3325</span>&#160;  <span class="keywordflow">case</span> PPC::STXSDX:</div><div class="line"><a name="l03326"></a><span class="lineno"> 3326</span>&#160;  <span class="keywordflow">case</span> PPC::XFLOADf32:</div><div class="line"><a name="l03327"></a><span class="lineno"> 3327</span>&#160;  <span class="keywordflow">case</span> PPC::XFLOADf64:</div><div class="line"><a name="l03328"></a><span class="lineno"> 3328</span>&#160;  <span class="keywordflow">case</span> PPC::XFSTOREf32:</div><div class="line"><a name="l03329"></a><span class="lineno"> 3329</span>&#160;  <span class="keywordflow">case</span> PPC::XFSTOREf64:</div><div class="line"><a name="l03330"></a><span class="lineno"> 3330</span>&#160;    <span class="keywordflow">if</span> (!Subtarget.hasP9Vector())</div><div class="line"><a name="l03331"></a><span class="lineno"> 3331</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l03332"></a><span class="lineno"> 3332</span>&#160;    III.<a class="code" href="structllvm_1_1ImmInstrInfo.html#a0d02c7cf038307122fd7169fe910d72f">SignedImm</a> = <span class="keyword">true</span>;</div><div class="line"><a name="l03333"></a><span class="lineno"> 3333</span>&#160;    III.<a class="code" href="structllvm_1_1ImmInstrInfo.html#ace8444c8f03d1c0079250b15cd607337">ZeroIsSpecialOrig</a> = 1;</div><div class="line"><a name="l03334"></a><span class="lineno"> 3334</span>&#160;    III.<a class="code" href="structllvm_1_1ImmInstrInfo.html#aae8bd368f3ad729fdc192b2eb4ca80bf">ZeroIsSpecialNew</a> = 2;</div><div class="line"><a name="l03335"></a><span class="lineno"> 3335</span>&#160;    III.<a class="code" href="structllvm_1_1ImmInstrInfo.html#a606436aa8a72e17a56ccb60ffadd54f2">IsCommutative</a> = <span class="keyword">true</span>;</div><div class="line"><a name="l03336"></a><span class="lineno"> 3336</span>&#160;    III.<a class="code" href="structllvm_1_1ImmInstrInfo.html#a1749c6946477b2e208391a3555fb94b9">IsSummingOperands</a> = <span class="keyword">true</span>;</div><div class="line"><a name="l03337"></a><span class="lineno"> 3337</span>&#160;    III.<a class="code" href="structllvm_1_1ImmInstrInfo.html#a3c87effe0ac9501aee6aa53828a65c0c">ImmOpNo</a> = 1;</div><div class="line"><a name="l03338"></a><span class="lineno"> 3338</span>&#160;    III.<a class="code" href="structllvm_1_1ImmInstrInfo.html#a528b7ccd92e952d902dd916aa4c0ad4b">OpNoForForwarding</a> = 2;</div><div class="line"><a name="l03339"></a><span class="lineno"> 3339</span>&#160;    III.<a class="code" href="structllvm_1_1ImmInstrInfo.html#a5dd4306fe361b27da876c8023b219a56">ImmMustBeMultipleOf</a> = 4;</div><div class="line"><a name="l03340"></a><span class="lineno"> 3340</span>&#160;    <span class="keywordflow">switch</span>(Opc) {</div><div class="line"><a name="l03341"></a><span class="lineno"> 3341</span>&#160;    <span class="keywordflow">default</span>: <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Unknown opcode&quot;</span>);</div><div class="line"><a name="l03342"></a><span class="lineno"> 3342</span>&#160;    <span class="keywordflow">case</span> PPC::LXVX:</div><div class="line"><a name="l03343"></a><span class="lineno"> 3343</span>&#160;      III.<a class="code" href="structllvm_1_1ImmInstrInfo.html#a1efa58146b5134a31174c35b39cb6bd4">ImmOpcode</a> = PPC::LXV;</div><div class="line"><a name="l03344"></a><span class="lineno"> 3344</span>&#160;      III.<a class="code" href="structllvm_1_1ImmInstrInfo.html#a5dd4306fe361b27da876c8023b219a56">ImmMustBeMultipleOf</a> = 16;</div><div class="line"><a name="l03345"></a><span class="lineno"> 3345</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l03346"></a><span class="lineno"> 3346</span>&#160;    <span class="keywordflow">case</span> PPC::LXSSPX:</div><div class="line"><a name="l03347"></a><span class="lineno"> 3347</span>&#160;      <span class="keywordflow">if</span> (PostRA) {</div><div class="line"><a name="l03348"></a><span class="lineno"> 3348</span>&#160;        <span class="keywordflow">if</span> (IsVFReg)</div><div class="line"><a name="l03349"></a><span class="lineno"> 3349</span>&#160;          III.<a class="code" href="structllvm_1_1ImmInstrInfo.html#a1efa58146b5134a31174c35b39cb6bd4">ImmOpcode</a> = PPC::LXSSP;</div><div class="line"><a name="l03350"></a><span class="lineno"> 3350</span>&#160;        <span class="keywordflow">else</span> {</div><div class="line"><a name="l03351"></a><span class="lineno"> 3351</span>&#160;          III.<a class="code" href="structllvm_1_1ImmInstrInfo.html#a1efa58146b5134a31174c35b39cb6bd4">ImmOpcode</a> = PPC::LFS;</div><div class="line"><a name="l03352"></a><span class="lineno"> 3352</span>&#160;          III.<a class="code" href="structllvm_1_1ImmInstrInfo.html#a5dd4306fe361b27da876c8023b219a56">ImmMustBeMultipleOf</a> = 1;</div><div class="line"><a name="l03353"></a><span class="lineno"> 3353</span>&#160;        }</div><div class="line"><a name="l03354"></a><span class="lineno"> 3354</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l03355"></a><span class="lineno"> 3355</span>&#160;      }</div><div class="line"><a name="l03356"></a><span class="lineno"> 3356</span>&#160;      <a class="code" href="Compiler_8h.html#a9579881de06b1560d242d15171ca1b86">LLVM_FALLTHROUGH</a>;</div><div class="line"><a name="l03357"></a><span class="lineno"> 3357</span>&#160;    <span class="keywordflow">case</span> PPC::XFLOADf32:</div><div class="line"><a name="l03358"></a><span class="lineno"> 3358</span>&#160;      III.<a class="code" href="structllvm_1_1ImmInstrInfo.html#a1efa58146b5134a31174c35b39cb6bd4">ImmOpcode</a> = PPC::DFLOADf32;</div><div class="line"><a name="l03359"></a><span class="lineno"> 3359</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l03360"></a><span class="lineno"> 3360</span>&#160;    <span class="keywordflow">case</span> PPC::LXSDX:</div><div class="line"><a name="l03361"></a><span class="lineno"> 3361</span>&#160;      <span class="keywordflow">if</span> (PostRA) {</div><div class="line"><a name="l03362"></a><span class="lineno"> 3362</span>&#160;        <span class="keywordflow">if</span> (IsVFReg)</div><div class="line"><a name="l03363"></a><span class="lineno"> 3363</span>&#160;          III.<a class="code" href="structllvm_1_1ImmInstrInfo.html#a1efa58146b5134a31174c35b39cb6bd4">ImmOpcode</a> = PPC::LXSD;</div><div class="line"><a name="l03364"></a><span class="lineno"> 3364</span>&#160;        <span class="keywordflow">else</span> {</div><div class="line"><a name="l03365"></a><span class="lineno"> 3365</span>&#160;          III.<a class="code" href="structllvm_1_1ImmInstrInfo.html#a1efa58146b5134a31174c35b39cb6bd4">ImmOpcode</a> = PPC::LFD;</div><div class="line"><a name="l03366"></a><span class="lineno"> 3366</span>&#160;          III.<a class="code" href="structllvm_1_1ImmInstrInfo.html#a5dd4306fe361b27da876c8023b219a56">ImmMustBeMultipleOf</a> = 1;</div><div class="line"><a name="l03367"></a><span class="lineno"> 3367</span>&#160;        }</div><div class="line"><a name="l03368"></a><span class="lineno"> 3368</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l03369"></a><span class="lineno"> 3369</span>&#160;      }</div><div class="line"><a name="l03370"></a><span class="lineno"> 3370</span>&#160;      <a class="code" href="Compiler_8h.html#a9579881de06b1560d242d15171ca1b86">LLVM_FALLTHROUGH</a>;</div><div class="line"><a name="l03371"></a><span class="lineno"> 3371</span>&#160;    <span class="keywordflow">case</span> PPC::XFLOADf64:</div><div class="line"><a name="l03372"></a><span class="lineno"> 3372</span>&#160;      III.<a class="code" href="structllvm_1_1ImmInstrInfo.html#a1efa58146b5134a31174c35b39cb6bd4">ImmOpcode</a> = PPC::DFLOADf64;</div><div class="line"><a name="l03373"></a><span class="lineno"> 3373</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l03374"></a><span class="lineno"> 3374</span>&#160;    <span class="keywordflow">case</span> PPC::STXVX:</div><div class="line"><a name="l03375"></a><span class="lineno"> 3375</span>&#160;      III.<a class="code" href="structllvm_1_1ImmInstrInfo.html#a1efa58146b5134a31174c35b39cb6bd4">ImmOpcode</a> = PPC::STXV;</div><div class="line"><a name="l03376"></a><span class="lineno"> 3376</span>&#160;      III.<a class="code" href="structllvm_1_1ImmInstrInfo.html#a5dd4306fe361b27da876c8023b219a56">ImmMustBeMultipleOf</a> = 16;</div><div class="line"><a name="l03377"></a><span class="lineno"> 3377</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l03378"></a><span class="lineno"> 3378</span>&#160;    <span class="keywordflow">case</span> PPC::STXSSPX:</div><div class="line"><a name="l03379"></a><span class="lineno"> 3379</span>&#160;      <span class="keywordflow">if</span> (PostRA) {</div><div class="line"><a name="l03380"></a><span class="lineno"> 3380</span>&#160;        <span class="keywordflow">if</span> (IsVFReg)</div><div class="line"><a name="l03381"></a><span class="lineno"> 3381</span>&#160;          III.<a class="code" href="structllvm_1_1ImmInstrInfo.html#a1efa58146b5134a31174c35b39cb6bd4">ImmOpcode</a> = PPC::STXSSP;</div><div class="line"><a name="l03382"></a><span class="lineno"> 3382</span>&#160;        <span class="keywordflow">else</span> {</div><div class="line"><a name="l03383"></a><span class="lineno"> 3383</span>&#160;          III.<a class="code" href="structllvm_1_1ImmInstrInfo.html#a1efa58146b5134a31174c35b39cb6bd4">ImmOpcode</a> = PPC::STFS;</div><div class="line"><a name="l03384"></a><span class="lineno"> 3384</span>&#160;          III.<a class="code" href="structllvm_1_1ImmInstrInfo.html#a5dd4306fe361b27da876c8023b219a56">ImmMustBeMultipleOf</a> = 1;</div><div class="line"><a name="l03385"></a><span class="lineno"> 3385</span>&#160;        }</div><div class="line"><a name="l03386"></a><span class="lineno"> 3386</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l03387"></a><span class="lineno"> 3387</span>&#160;      }</div><div class="line"><a name="l03388"></a><span class="lineno"> 3388</span>&#160;      <a class="code" href="Compiler_8h.html#a9579881de06b1560d242d15171ca1b86">LLVM_FALLTHROUGH</a>;</div><div class="line"><a name="l03389"></a><span class="lineno"> 3389</span>&#160;    <span class="keywordflow">case</span> PPC::XFSTOREf32:</div><div class="line"><a name="l03390"></a><span class="lineno"> 3390</span>&#160;      III.<a class="code" href="structllvm_1_1ImmInstrInfo.html#a1efa58146b5134a31174c35b39cb6bd4">ImmOpcode</a> = PPC::DFSTOREf32;</div><div class="line"><a name="l03391"></a><span class="lineno"> 3391</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l03392"></a><span class="lineno"> 3392</span>&#160;    <span class="keywordflow">case</span> PPC::STXSDX:</div><div class="line"><a name="l03393"></a><span class="lineno"> 3393</span>&#160;      <span class="keywordflow">if</span> (PostRA) {</div><div class="line"><a name="l03394"></a><span class="lineno"> 3394</span>&#160;        <span class="keywordflow">if</span> (IsVFReg)</div><div class="line"><a name="l03395"></a><span class="lineno"> 3395</span>&#160;          III.<a class="code" href="structllvm_1_1ImmInstrInfo.html#a1efa58146b5134a31174c35b39cb6bd4">ImmOpcode</a> = PPC::STXSD;</div><div class="line"><a name="l03396"></a><span class="lineno"> 3396</span>&#160;        <span class="keywordflow">else</span> {</div><div class="line"><a name="l03397"></a><span class="lineno"> 3397</span>&#160;          III.<a class="code" href="structllvm_1_1ImmInstrInfo.html#a1efa58146b5134a31174c35b39cb6bd4">ImmOpcode</a> = PPC::STFD;</div><div class="line"><a name="l03398"></a><span class="lineno"> 3398</span>&#160;          III.<a class="code" href="structllvm_1_1ImmInstrInfo.html#a5dd4306fe361b27da876c8023b219a56">ImmMustBeMultipleOf</a> = 1;</div><div class="line"><a name="l03399"></a><span class="lineno"> 3399</span>&#160;        }</div><div class="line"><a name="l03400"></a><span class="lineno"> 3400</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l03401"></a><span class="lineno"> 3401</span>&#160;      }</div><div class="line"><a name="l03402"></a><span class="lineno"> 3402</span>&#160;      <a class="code" href="Compiler_8h.html#a9579881de06b1560d242d15171ca1b86">LLVM_FALLTHROUGH</a>;</div><div class="line"><a name="l03403"></a><span class="lineno"> 3403</span>&#160;    <span class="keywordflow">case</span> PPC::XFSTOREf64:</div><div class="line"><a name="l03404"></a><span class="lineno"> 3404</span>&#160;      III.<a class="code" href="structllvm_1_1ImmInstrInfo.html#a1efa58146b5134a31174c35b39cb6bd4">ImmOpcode</a> = PPC::DFSTOREf64;</div><div class="line"><a name="l03405"></a><span class="lineno"> 3405</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l03406"></a><span class="lineno"> 3406</span>&#160;    }</div><div class="line"><a name="l03407"></a><span class="lineno"> 3407</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l03408"></a><span class="lineno"> 3408</span>&#160;  }</div><div class="line"><a name="l03409"></a><span class="lineno"> 3409</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l03410"></a><span class="lineno"> 3410</span>&#160;}</div><div class="line"><a name="l03411"></a><span class="lineno"> 3411</span>&#160;</div><div class="line"><a name="l03412"></a><span class="lineno"> 3412</span>&#160;<span class="comment">// Utility function for swaping two arbitrary operands of an instruction.</span></div><div class="line"><a name="l03413"></a><span class="lineno"><a class="line" href="PPCInstrInfo_8cpp.html#af6776e5555063ea14c4668a4bcacae27"> 3413</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">void</span> <a class="code" href="PPCInstrInfo_8cpp.html#af6776e5555063ea14c4668a4bcacae27">swapMIOperands</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI, <span class="keywordtype">unsigned</span> Op1, <span class="keywordtype">unsigned</span> Op2) {</div><div class="line"><a name="l03414"></a><span class="lineno"> 3414</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Op1 != Op2 &amp;&amp; <span class="stringliteral">&quot;Cannot swap operand with itself.&quot;</span>);</div><div class="line"><a name="l03415"></a><span class="lineno"> 3415</span>&#160;</div><div class="line"><a name="l03416"></a><span class="lineno"> 3416</span>&#160;  <span class="keywordtype">unsigned</span> MaxOp = <a class="code" href="namespacellvm.html#a81b52e18d84e3cc61df7e897bba1b259">std::max</a>(Op1, Op2);</div><div class="line"><a name="l03417"></a><span class="lineno"> 3417</span>&#160;  <span class="keywordtype">unsigned</span> MinOp = std::min(Op1, Op2);</div><div class="line"><a name="l03418"></a><span class="lineno"> 3418</span>&#160;  <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> MOp1 = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(MinOp);</div><div class="line"><a name="l03419"></a><span class="lineno"> 3419</span>&#160;  <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> MOp2 = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(MaxOp);</div><div class="line"><a name="l03420"></a><span class="lineno"> 3420</span>&#160;  MI.<a class="code" href="classllvm_1_1MachineInstr.html#a58fb7c99a3300f341e23893f999d35f3">RemoveOperand</a>(<a class="code" href="namespacellvm.html#a81b52e18d84e3cc61df7e897bba1b259">std::max</a>(Op1, Op2));</div><div class="line"><a name="l03421"></a><span class="lineno"> 3421</span>&#160;  MI.<a class="code" href="classllvm_1_1MachineInstr.html#a58fb7c99a3300f341e23893f999d35f3">RemoveOperand</a>(std::min(Op1, Op2));</div><div class="line"><a name="l03422"></a><span class="lineno"> 3422</span>&#160;</div><div class="line"><a name="l03423"></a><span class="lineno"> 3423</span>&#160;  <span class="comment">// If the operands we are swapping are the two at the end (the common case)</span></div><div class="line"><a name="l03424"></a><span class="lineno"> 3424</span>&#160;  <span class="comment">// we can just remove both and add them in the opposite order.</span></div><div class="line"><a name="l03425"></a><span class="lineno"> 3425</span>&#160;  <span class="keywordflow">if</span> (MaxOp - MinOp == 1 &amp;&amp; MI.<a class="code" href="classllvm_1_1MachineInstr.html#a432824f0975bb863478bf4ef3a5df258">getNumOperands</a>() == MinOp) {</div><div class="line"><a name="l03426"></a><span class="lineno"> 3426</span>&#160;    MI.<a class="code" href="classllvm_1_1MachineInstr.html#a469e271fba3a9b52dad4fa54eaf44e2b">addOperand</a>(MOp2);</div><div class="line"><a name="l03427"></a><span class="lineno"> 3427</span>&#160;    MI.<a class="code" href="classllvm_1_1MachineInstr.html#a469e271fba3a9b52dad4fa54eaf44e2b">addOperand</a>(MOp1);</div><div class="line"><a name="l03428"></a><span class="lineno"> 3428</span>&#160;  } <span class="keywordflow">else</span> {</div><div class="line"><a name="l03429"></a><span class="lineno"> 3429</span>&#160;    <span class="comment">// Store all operands in a temporary vector, remove them and re-add in the</span></div><div class="line"><a name="l03430"></a><span class="lineno"> 3430</span>&#160;    <span class="comment">// right order.</span></div><div class="line"><a name="l03431"></a><span class="lineno"> 3431</span>&#160;    <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;MachineOperand, 2&gt;</a> MOps;</div><div class="line"><a name="l03432"></a><span class="lineno"> 3432</span>&#160;    <span class="keywordtype">unsigned</span> TotalOps = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a432824f0975bb863478bf4ef3a5df258">getNumOperands</a>() + 2; <span class="comment">// We&#39;ve already removed 2 ops.</span></div><div class="line"><a name="l03433"></a><span class="lineno"> 3433</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a432824f0975bb863478bf4ef3a5df258">getNumOperands</a>() - 1; i &gt;= MinOp; i--) {</div><div class="line"><a name="l03434"></a><span class="lineno"> 3434</span>&#160;      MOps.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(i));</div><div class="line"><a name="l03435"></a><span class="lineno"> 3435</span>&#160;      MI.<a class="code" href="classllvm_1_1MachineInstr.html#a58fb7c99a3300f341e23893f999d35f3">RemoveOperand</a>(i);</div><div class="line"><a name="l03436"></a><span class="lineno"> 3436</span>&#160;    }</div><div class="line"><a name="l03437"></a><span class="lineno"> 3437</span>&#160;    <span class="comment">// MOp2 needs to be added next.</span></div><div class="line"><a name="l03438"></a><span class="lineno"> 3438</span>&#160;    MI.<a class="code" href="classllvm_1_1MachineInstr.html#a469e271fba3a9b52dad4fa54eaf44e2b">addOperand</a>(MOp2);</div><div class="line"><a name="l03439"></a><span class="lineno"> 3439</span>&#160;    <span class="comment">// Now add the rest.</span></div><div class="line"><a name="l03440"></a><span class="lineno"> 3440</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a432824f0975bb863478bf4ef3a5df258">getNumOperands</a>(); i &lt; TotalOps; i++) {</div><div class="line"><a name="l03441"></a><span class="lineno"> 3441</span>&#160;      <span class="keywordflow">if</span> (i == MaxOp)</div><div class="line"><a name="l03442"></a><span class="lineno"> 3442</span>&#160;        MI.<a class="code" href="classllvm_1_1MachineInstr.html#a469e271fba3a9b52dad4fa54eaf44e2b">addOperand</a>(MOp1);</div><div class="line"><a name="l03443"></a><span class="lineno"> 3443</span>&#160;      <span class="keywordflow">else</span> {</div><div class="line"><a name="l03444"></a><span class="lineno"> 3444</span>&#160;        MI.<a class="code" href="classllvm_1_1MachineInstr.html#a469e271fba3a9b52dad4fa54eaf44e2b">addOperand</a>(MOps.<a class="code" href="classllvm_1_1SmallVectorTemplateCommon.html#acd9e771a3296c6b24146955754620557">back</a>());</div><div class="line"><a name="l03445"></a><span class="lineno"> 3445</span>&#160;        MOps.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#ad97688dfe9cd802e2a0691cbe620218a">pop_back</a>();</div><div class="line"><a name="l03446"></a><span class="lineno"> 3446</span>&#160;      }</div><div class="line"><a name="l03447"></a><span class="lineno"> 3447</span>&#160;    }</div><div class="line"><a name="l03448"></a><span class="lineno"> 3448</span>&#160;  }</div><div class="line"><a name="l03449"></a><span class="lineno"> 3449</span>&#160;}</div><div class="line"><a name="l03450"></a><span class="lineno"> 3450</span>&#160;</div><div class="line"><a name="l03451"></a><span class="lineno"> 3451</span>&#160;<span class="comment">// Check if the &#39;MI&#39; that has the index OpNoForForwarding</span></div><div class="line"><a name="l03452"></a><span class="lineno"> 3452</span>&#160;<span class="comment">// meets the requirement described in the ImmInstrInfo.</span></div><div class="line"><a name="l03453"></a><span class="lineno"> 3453</span>&#160;<span class="keywordtype">bool</span> PPCInstrInfo::isUseMIElgibleForForwarding(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI,</div><div class="line"><a name="l03454"></a><span class="lineno"> 3454</span>&#160;                                               <span class="keyword">const</span> <a class="code" href="structllvm_1_1ImmInstrInfo.html">ImmInstrInfo</a> &amp;III,</div><div class="line"><a name="l03455"></a><span class="lineno"> 3455</span>&#160;                                               <span class="keywordtype">unsigned</span> OpNoForForwarding</div><div class="line"><a name="l03456"></a><span class="lineno"> 3456</span>&#160;                                               )<span class="keyword"> const </span>{</div><div class="line"><a name="l03457"></a><span class="lineno"> 3457</span>&#160;  <span class="comment">// As the algorithm of checking for PPC::ZERO/PPC::ZERO8</span></div><div class="line"><a name="l03458"></a><span class="lineno"> 3458</span>&#160;  <span class="comment">// would not work pre-RA, we can only do the check post RA.</span></div><div class="line"><a name="l03459"></a><span class="lineno"> 3459</span>&#160;  <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">getParent</a>()-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#a4e21760f681d6f97f95c8414e7b83ea5">getParent</a>()-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#ab4a6ca428289b667dd691a00e9f7e334">getRegInfo</a>();</div><div class="line"><a name="l03460"></a><span class="lineno"> 3460</span>&#160;  <span class="keywordflow">if</span> (MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a86dd1b4ce6ff2d4a0b4593c5f7b2a3fd">isSSA</a>())</div><div class="line"><a name="l03461"></a><span class="lineno"> 3461</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l03462"></a><span class="lineno"> 3462</span>&#160;</div><div class="line"><a name="l03463"></a><span class="lineno"> 3463</span>&#160;  <span class="comment">// Cannot do the transform if MI isn&#39;t summing the operands.</span></div><div class="line"><a name="l03464"></a><span class="lineno"> 3464</span>&#160;  <span class="keywordflow">if</span> (!III.<a class="code" href="structllvm_1_1ImmInstrInfo.html#a1749c6946477b2e208391a3555fb94b9">IsSummingOperands</a>)</div><div class="line"><a name="l03465"></a><span class="lineno"> 3465</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l03466"></a><span class="lineno"> 3466</span>&#160;</div><div class="line"><a name="l03467"></a><span class="lineno"> 3467</span>&#160;  <span class="comment">// The instruction we are trying to replace must have the ZeroIsSpecialOrig set.</span></div><div class="line"><a name="l03468"></a><span class="lineno"> 3468</span>&#160;  <span class="keywordflow">if</span> (!III.<a class="code" href="structllvm_1_1ImmInstrInfo.html#ace8444c8f03d1c0079250b15cd607337">ZeroIsSpecialOrig</a>)</div><div class="line"><a name="l03469"></a><span class="lineno"> 3469</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l03470"></a><span class="lineno"> 3470</span>&#160;</div><div class="line"><a name="l03471"></a><span class="lineno"> 3471</span>&#160;  <span class="comment">// We cannot do the transform if the operand we are trying to replace</span></div><div class="line"><a name="l03472"></a><span class="lineno"> 3472</span>&#160;  <span class="comment">// isn&#39;t the same as the operand the instruction allows.</span></div><div class="line"><a name="l03473"></a><span class="lineno"> 3473</span>&#160;  <span class="keywordflow">if</span> (OpNoForForwarding != III.<a class="code" href="structllvm_1_1ImmInstrInfo.html#a528b7ccd92e952d902dd916aa4c0ad4b">OpNoForForwarding</a>)</div><div class="line"><a name="l03474"></a><span class="lineno"> 3474</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l03475"></a><span class="lineno"> 3475</span>&#160;</div><div class="line"><a name="l03476"></a><span class="lineno"> 3476</span>&#160;  <span class="comment">// Check if the instruction we are trying to transform really has</span></div><div class="line"><a name="l03477"></a><span class="lineno"> 3477</span>&#160;  <span class="comment">// the special zero register as its operand.</span></div><div class="line"><a name="l03478"></a><span class="lineno"> 3478</span>&#160;  <span class="keywordflow">if</span> (MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(III.<a class="code" href="structllvm_1_1ImmInstrInfo.html#ace8444c8f03d1c0079250b15cd607337">ZeroIsSpecialOrig</a>).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>() != PPC::ZERO &amp;&amp;</div><div class="line"><a name="l03479"></a><span class="lineno"> 3479</span>&#160;      MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(III.<a class="code" href="structllvm_1_1ImmInstrInfo.html#ace8444c8f03d1c0079250b15cd607337">ZeroIsSpecialOrig</a>).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>() != PPC::ZERO8)</div><div class="line"><a name="l03480"></a><span class="lineno"> 3480</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l03481"></a><span class="lineno"> 3481</span>&#160;</div><div class="line"><a name="l03482"></a><span class="lineno"> 3482</span>&#160;  <span class="comment">// This machine instruction is convertible if it is,</span></div><div class="line"><a name="l03483"></a><span class="lineno"> 3483</span>&#160;  <span class="comment">// 1. summing the operands.</span></div><div class="line"><a name="l03484"></a><span class="lineno"> 3484</span>&#160;  <span class="comment">// 2. one of the operands is special zero register.</span></div><div class="line"><a name="l03485"></a><span class="lineno"> 3485</span>&#160;  <span class="comment">// 3. the operand we are trying to replace is allowed by the MI.</span></div><div class="line"><a name="l03486"></a><span class="lineno"> 3486</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l03487"></a><span class="lineno"> 3487</span>&#160;}</div><div class="line"><a name="l03488"></a><span class="lineno"> 3488</span>&#160;</div><div class="line"><a name="l03489"></a><span class="lineno"> 3489</span>&#160;<span class="comment">// Check if the DefMI is the add inst and set the ImmMO and RegMO</span></div><div class="line"><a name="l03490"></a><span class="lineno"> 3490</span>&#160;<span class="comment">// accordingly.</span></div><div class="line"><a name="l03491"></a><span class="lineno"> 3491</span>&#160;<span class="keywordtype">bool</span> PPCInstrInfo::isDefMIElgibleForForwarding(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="AArch64ExpandPseudoInsts_8cpp.html#ad3ece0ac2421637044624c9b01c42466">DefMI</a>,</div><div class="line"><a name="l03492"></a><span class="lineno"> 3492</span>&#160;                                               <span class="keyword">const</span> <a class="code" href="structllvm_1_1ImmInstrInfo.html">ImmInstrInfo</a> &amp;III,</div><div class="line"><a name="l03493"></a><span class="lineno"> 3493</span>&#160;                                               <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *&amp;ImmMO,</div><div class="line"><a name="l03494"></a><span class="lineno"> 3494</span>&#160;                                               <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *&amp;RegMO)<span class="keyword"> const </span>{</div><div class="line"><a name="l03495"></a><span class="lineno"> 3495</span>&#160;  <span class="keywordtype">unsigned</span> Opc = DefMI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>();</div><div class="line"><a name="l03496"></a><span class="lineno"> 3496</span>&#160;  <span class="keywordflow">if</span> (Opc != PPC::ADDItocL &amp;&amp; Opc != PPC::ADDI &amp;&amp; Opc != PPC::ADDI8)</div><div class="line"><a name="l03497"></a><span class="lineno"> 3497</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l03498"></a><span class="lineno"> 3498</span>&#160;</div><div class="line"><a name="l03499"></a><span class="lineno"> 3499</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(DefMI.<a class="code" href="classllvm_1_1MachineInstr.html#a432824f0975bb863478bf4ef3a5df258">getNumOperands</a>() &gt;= 3 &amp;&amp;</div><div class="line"><a name="l03500"></a><span class="lineno"> 3500</span>&#160;         <span class="stringliteral">&quot;Add inst must have at least three operands&quot;</span>);</div><div class="line"><a name="l03501"></a><span class="lineno"> 3501</span>&#160;  RegMO = &amp;DefMI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1);</div><div class="line"><a name="l03502"></a><span class="lineno"> 3502</span>&#160;  ImmMO = &amp;DefMI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2);</div><div class="line"><a name="l03503"></a><span class="lineno"> 3503</span>&#160;</div><div class="line"><a name="l03504"></a><span class="lineno"> 3504</span>&#160;  <span class="comment">// This DefMI is elgible for forwarding if it is:</span></div><div class="line"><a name="l03505"></a><span class="lineno"> 3505</span>&#160;  <span class="comment">// 1. add inst</span></div><div class="line"><a name="l03506"></a><span class="lineno"> 3506</span>&#160;  <span class="comment">// 2. one of the operands is Imm/CPI/Global.</span></div><div class="line"><a name="l03507"></a><span class="lineno"> 3507</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="PPCInstrInfo_8cpp.html#a3abad49282c799b7daeacb2b1bd5272b">isAnImmediateOperand</a>(*ImmMO);</div><div class="line"><a name="l03508"></a><span class="lineno"> 3508</span>&#160;}</div><div class="line"><a name="l03509"></a><span class="lineno"> 3509</span>&#160;</div><div class="line"><a name="l03510"></a><span class="lineno"> 3510</span>&#160;<span class="keywordtype">bool</span> PPCInstrInfo::isRegElgibleForForwarding(</div><div class="line"><a name="l03511"></a><span class="lineno"> 3511</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;RegMO, <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;DefMI,</div><div class="line"><a name="l03512"></a><span class="lineno"> 3512</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI, <span class="keywordtype">bool</span> KillDefMI,</div><div class="line"><a name="l03513"></a><span class="lineno"> 3513</span>&#160;    <span class="keywordtype">bool</span> &amp;IsFwdFeederRegKilled)<span class="keyword"> const </span>{</div><div class="line"><a name="l03514"></a><span class="lineno"> 3514</span>&#160;  <span class="comment">// x = addi y, imm</span></div><div class="line"><a name="l03515"></a><span class="lineno"> 3515</span>&#160;  <span class="comment">// ...</span></div><div class="line"><a name="l03516"></a><span class="lineno"> 3516</span>&#160;  <span class="comment">// z = lfdx 0, x   -&gt; z = lfd imm(y)</span></div><div class="line"><a name="l03517"></a><span class="lineno"> 3517</span>&#160;  <span class="comment">// The Reg &quot;y&quot; can be forwarded to the MI(z) only when there is no DEF</span></div><div class="line"><a name="l03518"></a><span class="lineno"> 3518</span>&#160;  <span class="comment">// of &quot;y&quot; between the DEF of &quot;x&quot; and &quot;z&quot;.</span></div><div class="line"><a name="l03519"></a><span class="lineno"> 3519</span>&#160;  <span class="comment">// The query is only valid post RA.</span></div><div class="line"><a name="l03520"></a><span class="lineno"> 3520</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">getParent</a>()-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#a4e21760f681d6f97f95c8414e7b83ea5">getParent</a>()-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#ab4a6ca428289b667dd691a00e9f7e334">getRegInfo</a>();</div><div class="line"><a name="l03521"></a><span class="lineno"> 3521</span>&#160;  <span class="keywordflow">if</span> (MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a86dd1b4ce6ff2d4a0b4593c5f7b2a3fd">isSSA</a>())</div><div class="line"><a name="l03522"></a><span class="lineno"> 3522</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l03523"></a><span class="lineno"> 3523</span>&#160;</div><div class="line"><a name="l03524"></a><span class="lineno"> 3524</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a> = RegMO.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l03525"></a><span class="lineno"> 3525</span>&#160;</div><div class="line"><a name="l03526"></a><span class="lineno"> 3526</span>&#160;  <span class="comment">// Walking the inst in reverse(MI--&gt;DefMI) to get the last DEF of the Reg.</span></div><div class="line"><a name="l03527"></a><span class="lineno"> 3527</span>&#160;  <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::const_reverse_iterator</a> It = <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>;</div><div class="line"><a name="l03528"></a><span class="lineno"> 3528</span>&#160;  <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::const_reverse_iterator</a> <a class="code" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a> = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">getParent</a>()-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#a2a25c462b91ac5da41f4ab7edc32b650">rend</a>();</div><div class="line"><a name="l03529"></a><span class="lineno"> 3529</span>&#160;  It++;</div><div class="line"><a name="l03530"></a><span class="lineno"> 3530</span>&#160;  <span class="keywordflow">for</span> (; It != <a class="code" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a>; ++It) {</div><div class="line"><a name="l03531"></a><span class="lineno"> 3531</span>&#160;    <span class="keywordflow">if</span> (It-&gt;modifiesRegister(Reg, &amp;<a class="code" href="classllvm_1_1PPCInstrInfo.html#a7736d6dc0c4303c59d1192988b8919e9">getRegisterInfo</a>()) &amp;&amp; (&amp;*It) != &amp;DefMI)</div><div class="line"><a name="l03532"></a><span class="lineno"> 3532</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l03533"></a><span class="lineno"> 3533</span>&#160;    <span class="keywordflow">else</span> <span class="keywordflow">if</span> (It-&gt;killsRegister(Reg, &amp;<a class="code" href="classllvm_1_1PPCInstrInfo.html#a7736d6dc0c4303c59d1192988b8919e9">getRegisterInfo</a>()) &amp;&amp; (&amp;*It) != &amp;DefMI)</div><div class="line"><a name="l03534"></a><span class="lineno"> 3534</span>&#160;      IsFwdFeederRegKilled = <span class="keyword">true</span>;</div><div class="line"><a name="l03535"></a><span class="lineno"> 3535</span>&#160;    <span class="comment">// Made it to DefMI without encountering a clobber.</span></div><div class="line"><a name="l03536"></a><span class="lineno"> 3536</span>&#160;    <span class="keywordflow">if</span> ((&amp;*It) == &amp;<a class="code" href="AArch64ExpandPseudoInsts_8cpp.html#ad3ece0ac2421637044624c9b01c42466">DefMI</a>)</div><div class="line"><a name="l03537"></a><span class="lineno"> 3537</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l03538"></a><span class="lineno"> 3538</span>&#160;  }</div><div class="line"><a name="l03539"></a><span class="lineno"> 3539</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>((&amp;*It) == &amp;DefMI &amp;&amp; <span class="stringliteral">&quot;DefMI is missing&quot;</span>);</div><div class="line"><a name="l03540"></a><span class="lineno"> 3540</span>&#160;</div><div class="line"><a name="l03541"></a><span class="lineno"> 3541</span>&#160;  <span class="comment">// If DefMI also defines the register to be forwarded, we can only forward it</span></div><div class="line"><a name="l03542"></a><span class="lineno"> 3542</span>&#160;  <span class="comment">// if DefMI is being erased.</span></div><div class="line"><a name="l03543"></a><span class="lineno"> 3543</span>&#160;  <span class="keywordflow">if</span> (DefMI.<a class="code" href="classllvm_1_1MachineInstr.html#a66e91c5407ade0326e5dbd87e986e648">modifiesRegister</a>(Reg, &amp;<a class="code" href="classllvm_1_1PPCInstrInfo.html#a7736d6dc0c4303c59d1192988b8919e9">getRegisterInfo</a>()))</div><div class="line"><a name="l03544"></a><span class="lineno"> 3544</span>&#160;    <span class="keywordflow">return</span> KillDefMI;</div><div class="line"><a name="l03545"></a><span class="lineno"> 3545</span>&#160;</div><div class="line"><a name="l03546"></a><span class="lineno"> 3546</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l03547"></a><span class="lineno"> 3547</span>&#160;}</div><div class="line"><a name="l03548"></a><span class="lineno"> 3548</span>&#160;</div><div class="line"><a name="l03549"></a><span class="lineno"> 3549</span>&#160;<span class="keywordtype">bool</span> PPCInstrInfo::isImmElgibleForForwarding(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;ImmMO,</div><div class="line"><a name="l03550"></a><span class="lineno"> 3550</span>&#160;                                             <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;DefMI,</div><div class="line"><a name="l03551"></a><span class="lineno"> 3551</span>&#160;                                             <span class="keyword">const</span> <a class="code" href="structllvm_1_1ImmInstrInfo.html">ImmInstrInfo</a> &amp;III,</div><div class="line"><a name="l03552"></a><span class="lineno"> 3552</span>&#160;                                             int64_t &amp;Imm)<span class="keyword"> const </span>{</div><div class="line"><a name="l03553"></a><span class="lineno"> 3553</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code" href="PPCInstrInfo_8cpp.html#a3abad49282c799b7daeacb2b1bd5272b">isAnImmediateOperand</a>(ImmMO) &amp;&amp; <span class="stringliteral">&quot;ImmMO is NOT an immediate&quot;</span>);</div><div class="line"><a name="l03554"></a><span class="lineno"> 3554</span>&#160;  <span class="keywordflow">if</span> (DefMI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>() == PPC::ADDItocL) {</div><div class="line"><a name="l03555"></a><span class="lineno"> 3555</span>&#160;    <span class="comment">// The operand for ADDItocL is CPI, which isn&#39;t imm at compiling time,</span></div><div class="line"><a name="l03556"></a><span class="lineno"> 3556</span>&#160;    <span class="comment">// However, we know that, it is 16-bit width, and has the alignment of 4.</span></div><div class="line"><a name="l03557"></a><span class="lineno"> 3557</span>&#160;    <span class="comment">// Check if the instruction met the requirement.</span></div><div class="line"><a name="l03558"></a><span class="lineno"> 3558</span>&#160;    <span class="keywordflow">if</span> (III.<a class="code" href="structllvm_1_1ImmInstrInfo.html#a5dd4306fe361b27da876c8023b219a56">ImmMustBeMultipleOf</a> &gt; 4 ||</div><div class="line"><a name="l03559"></a><span class="lineno"> 3559</span>&#160;       III.<a class="code" href="structllvm_1_1ImmInstrInfo.html#ac6c300b1cfe574d36fe8547c4470f661">TruncateImmTo</a> || III.<a class="code" href="structllvm_1_1ImmInstrInfo.html#aa50dc0db89af0c3fa23a670a65f4bea5">ImmWidth</a> != 16)</div><div class="line"><a name="l03560"></a><span class="lineno"> 3560</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l03561"></a><span class="lineno"> 3561</span>&#160;</div><div class="line"><a name="l03562"></a><span class="lineno"> 3562</span>&#160;    <span class="comment">// Going from XForm to DForm loads means that the displacement needs to be</span></div><div class="line"><a name="l03563"></a><span class="lineno"> 3563</span>&#160;    <span class="comment">// not just an immediate but also a multiple of 4, or 16 depending on the</span></div><div class="line"><a name="l03564"></a><span class="lineno"> 3564</span>&#160;    <span class="comment">// load. A DForm load cannot be represented if it is a multiple of say 2.</span></div><div class="line"><a name="l03565"></a><span class="lineno"> 3565</span>&#160;    <span class="comment">// XForm loads do not have this restriction.</span></div><div class="line"><a name="l03566"></a><span class="lineno"> 3566</span>&#160;    <span class="keywordflow">if</span> (ImmMO.<a class="code" href="classllvm_1_1MachineOperand.html#ab0d1155c8c38e84cbe387998fd2e517e">isGlobal</a>() &amp;&amp;</div><div class="line"><a name="l03567"></a><span class="lineno"> 3567</span>&#160;        ImmMO.<a class="code" href="classllvm_1_1MachineOperand.html#ac8718f1c761727d429180f0ce340f7f0">getGlobal</a>()-&gt;<a class="code" href="classllvm_1_1GlobalValue.html#a0da0b64b3dee6312497f8a2933dd0346">getAlignment</a>() &lt; III.<a class="code" href="structllvm_1_1ImmInstrInfo.html#a5dd4306fe361b27da876c8023b219a56">ImmMustBeMultipleOf</a>)</div><div class="line"><a name="l03568"></a><span class="lineno"> 3568</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l03569"></a><span class="lineno"> 3569</span>&#160;</div><div class="line"><a name="l03570"></a><span class="lineno"> 3570</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l03571"></a><span class="lineno"> 3571</span>&#160;  }</div><div class="line"><a name="l03572"></a><span class="lineno"> 3572</span>&#160;</div><div class="line"><a name="l03573"></a><span class="lineno"> 3573</span>&#160;  <span class="keywordflow">if</span> (ImmMO.<a class="code" href="classllvm_1_1MachineOperand.html#a76f61c6784df6dc8402a8b9011041926">isImm</a>()) {</div><div class="line"><a name="l03574"></a><span class="lineno"> 3574</span>&#160;    <span class="comment">// It is Imm, we need to check if the Imm fit the range.</span></div><div class="line"><a name="l03575"></a><span class="lineno"> 3575</span>&#160;    int64_t Immediate = ImmMO.<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>();</div><div class="line"><a name="l03576"></a><span class="lineno"> 3576</span>&#160;    <span class="comment">// Sign-extend to 64-bits.</span></div><div class="line"><a name="l03577"></a><span class="lineno"> 3577</span>&#160;    Imm = ((uint64_t)Immediate &amp; ~0x7FFFuLL) != 0 ?</div><div class="line"><a name="l03578"></a><span class="lineno"> 3578</span>&#160;      (Immediate | 0xFFFFFFFFFFFF0000) : Immediate;</div><div class="line"><a name="l03579"></a><span class="lineno"> 3579</span>&#160;</div><div class="line"><a name="l03580"></a><span class="lineno"> 3580</span>&#160;    <span class="keywordflow">if</span> (Imm % III.<a class="code" href="structllvm_1_1ImmInstrInfo.html#a5dd4306fe361b27da876c8023b219a56">ImmMustBeMultipleOf</a>)</div><div class="line"><a name="l03581"></a><span class="lineno"> 3581</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l03582"></a><span class="lineno"> 3582</span>&#160;    <span class="keywordflow">if</span> (III.<a class="code" href="structllvm_1_1ImmInstrInfo.html#ac6c300b1cfe574d36fe8547c4470f661">TruncateImmTo</a>)</div><div class="line"><a name="l03583"></a><span class="lineno"> 3583</span>&#160;      Imm &amp;= ((1 &lt;&lt; III.<a class="code" href="structllvm_1_1ImmInstrInfo.html#ac6c300b1cfe574d36fe8547c4470f661">TruncateImmTo</a>) - 1);</div><div class="line"><a name="l03584"></a><span class="lineno"> 3584</span>&#160;    <span class="keywordflow">if</span> (III.<a class="code" href="structllvm_1_1ImmInstrInfo.html#a0d02c7cf038307122fd7169fe910d72f">SignedImm</a>) {</div><div class="line"><a name="l03585"></a><span class="lineno"> 3585</span>&#160;      <a class="code" href="classllvm_1_1APInt.html">APInt</a> ActualValue(64, Imm, <span class="keyword">true</span>);</div><div class="line"><a name="l03586"></a><span class="lineno"> 3586</span>&#160;      <span class="keywordflow">if</span> (!ActualValue.<a class="code" href="classllvm_1_1APInt.html#a87d50d10274efe9688166584391ae489">isSignedIntN</a>(III.<a class="code" href="structllvm_1_1ImmInstrInfo.html#aa50dc0db89af0c3fa23a670a65f4bea5">ImmWidth</a>))</div><div class="line"><a name="l03587"></a><span class="lineno"> 3587</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l03588"></a><span class="lineno"> 3588</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l03589"></a><span class="lineno"> 3589</span>&#160;      uint64_t UnsignedMax = (1 &lt;&lt; III.<a class="code" href="structllvm_1_1ImmInstrInfo.html#aa50dc0db89af0c3fa23a670a65f4bea5">ImmWidth</a>) - 1;</div><div class="line"><a name="l03590"></a><span class="lineno"> 3590</span>&#160;      <span class="keywordflow">if</span> ((uint64_t)Imm &gt; UnsignedMax)</div><div class="line"><a name="l03591"></a><span class="lineno"> 3591</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l03592"></a><span class="lineno"> 3592</span>&#160;    }</div><div class="line"><a name="l03593"></a><span class="lineno"> 3593</span>&#160;  }</div><div class="line"><a name="l03594"></a><span class="lineno"> 3594</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l03595"></a><span class="lineno"> 3595</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l03596"></a><span class="lineno"> 3596</span>&#160;</div><div class="line"><a name="l03597"></a><span class="lineno"> 3597</span>&#160;  <span class="comment">// This ImmMO is forwarded if it meets the requriement describle</span></div><div class="line"><a name="l03598"></a><span class="lineno"> 3598</span>&#160;  <span class="comment">// in ImmInstrInfo</span></div><div class="line"><a name="l03599"></a><span class="lineno"> 3599</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l03600"></a><span class="lineno"> 3600</span>&#160;}</div><div class="line"><a name="l03601"></a><span class="lineno"> 3601</span>&#160;</div><div class="line"><a name="l03602"></a><span class="lineno"> 3602</span>&#160;<span class="comment">// If an X-Form instruction is fed by an add-immediate and one of its operands</span></div><div class="line"><a name="l03603"></a><span class="lineno"> 3603</span>&#160;<span class="comment">// is the literal zero, attempt to forward the source of the add-immediate to</span></div><div class="line"><a name="l03604"></a><span class="lineno"> 3604</span>&#160;<span class="comment">// the corresponding D-Form instruction with the displacement coming from</span></div><div class="line"><a name="l03605"></a><span class="lineno"> 3605</span>&#160;<span class="comment">// the immediate being added.</span></div><div class="line"><a name="l03606"></a><span class="lineno"> 3606</span>&#160;<span class="keywordtype">bool</span> PPCInstrInfo::transformToImmFormFedByAdd(</div><div class="line"><a name="l03607"></a><span class="lineno"> 3607</span>&#160;    <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI, <span class="keyword">const</span> <a class="code" href="structllvm_1_1ImmInstrInfo.html">ImmInstrInfo</a> &amp;III, <span class="keywordtype">unsigned</span> OpNoForForwarding,</div><div class="line"><a name="l03608"></a><span class="lineno"> 3608</span>&#160;    <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;DefMI, <span class="keywordtype">bool</span> KillDefMI)<span class="keyword"> const </span>{</div><div class="line"><a name="l03609"></a><span class="lineno"> 3609</span>&#160;  <span class="comment">//         RegMO ImmMO</span></div><div class="line"><a name="l03610"></a><span class="lineno"> 3610</span>&#160;  <span class="comment">//           |    |</span></div><div class="line"><a name="l03611"></a><span class="lineno"> 3611</span>&#160;  <span class="comment">// x = addi reg, imm  &lt;----- DefMI</span></div><div class="line"><a name="l03612"></a><span class="lineno"> 3612</span>&#160;  <span class="comment">// y = op    0 ,  x   &lt;----- MI</span></div><div class="line"><a name="l03613"></a><span class="lineno"> 3613</span>&#160;  <span class="comment">//                |</span></div><div class="line"><a name="l03614"></a><span class="lineno"> 3614</span>&#160;  <span class="comment">//         OpNoForForwarding</span></div><div class="line"><a name="l03615"></a><span class="lineno"> 3615</span>&#160;  <span class="comment">// Check if the MI meet the requirement described in the III.</span></div><div class="line"><a name="l03616"></a><span class="lineno"> 3616</span>&#160;  <span class="keywordflow">if</span> (!isUseMIElgibleForForwarding(MI, III, OpNoForForwarding))</div><div class="line"><a name="l03617"></a><span class="lineno"> 3617</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l03618"></a><span class="lineno"> 3618</span>&#160;</div><div class="line"><a name="l03619"></a><span class="lineno"> 3619</span>&#160;  <span class="comment">// Check if the DefMI meet the requirement</span></div><div class="line"><a name="l03620"></a><span class="lineno"> 3620</span>&#160;  <span class="comment">// described in the III. If yes, set the ImmMO and RegMO accordingly.</span></div><div class="line"><a name="l03621"></a><span class="lineno"> 3621</span>&#160;  <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *ImmMO = <span class="keyword">nullptr</span>;</div><div class="line"><a name="l03622"></a><span class="lineno"> 3622</span>&#160;  <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *RegMO = <span class="keyword">nullptr</span>;</div><div class="line"><a name="l03623"></a><span class="lineno"> 3623</span>&#160;  <span class="keywordflow">if</span> (!isDefMIElgibleForForwarding(DefMI, III, ImmMO, RegMO))</div><div class="line"><a name="l03624"></a><span class="lineno"> 3624</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l03625"></a><span class="lineno"> 3625</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(ImmMO &amp;&amp; RegMO &amp;&amp; <span class="stringliteral">&quot;Imm and Reg operand must have been set&quot;</span>);</div><div class="line"><a name="l03626"></a><span class="lineno"> 3626</span>&#160;</div><div class="line"><a name="l03627"></a><span class="lineno"> 3627</span>&#160;  <span class="comment">// As we get the Imm operand now, we need to check if the ImmMO meet</span></div><div class="line"><a name="l03628"></a><span class="lineno"> 3628</span>&#160;  <span class="comment">// the requirement described in the III. If yes set the Imm.</span></div><div class="line"><a name="l03629"></a><span class="lineno"> 3629</span>&#160;  int64_t Imm = 0;</div><div class="line"><a name="l03630"></a><span class="lineno"> 3630</span>&#160;  <span class="keywordflow">if</span> (!isImmElgibleForForwarding(*ImmMO, DefMI, III, Imm))</div><div class="line"><a name="l03631"></a><span class="lineno"> 3631</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l03632"></a><span class="lineno"> 3632</span>&#160;</div><div class="line"><a name="l03633"></a><span class="lineno"> 3633</span>&#160;  <span class="keywordtype">bool</span> IsFwdFeederRegKilled = <span class="keyword">false</span>;</div><div class="line"><a name="l03634"></a><span class="lineno"> 3634</span>&#160;  <span class="comment">// Check if the RegMO can be forwarded to MI.</span></div><div class="line"><a name="l03635"></a><span class="lineno"> 3635</span>&#160;  <span class="keywordflow">if</span> (!isRegElgibleForForwarding(*RegMO, DefMI, MI, KillDefMI,</div><div class="line"><a name="l03636"></a><span class="lineno"> 3636</span>&#160;                                 IsFwdFeederRegKilled))</div><div class="line"><a name="l03637"></a><span class="lineno"> 3637</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l03638"></a><span class="lineno"> 3638</span>&#160;</div><div class="line"><a name="l03639"></a><span class="lineno"> 3639</span>&#160;  <span class="comment">// Get killed info in case fixup needed after transformation.</span></div><div class="line"><a name="l03640"></a><span class="lineno"> 3640</span>&#160;  <span class="keywordtype">unsigned</span> ForwardKilledOperandReg = ~0U;</div><div class="line"><a name="l03641"></a><span class="lineno"> 3641</span>&#160;  <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">getParent</a>()-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#a4e21760f681d6f97f95c8414e7b83ea5">getParent</a>()-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#ab4a6ca428289b667dd691a00e9f7e334">getRegInfo</a>();</div><div class="line"><a name="l03642"></a><span class="lineno"> 3642</span>&#160;  <span class="keywordtype">bool</span> PostRA = !MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a86dd1b4ce6ff2d4a0b4593c5f7b2a3fd">isSSA</a>();</div><div class="line"><a name="l03643"></a><span class="lineno"> 3643</span>&#160;  <span class="keywordflow">if</span> (PostRA &amp;&amp; MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(OpNoForForwarding).<a class="code" href="classllvm_1_1MachineOperand.html#a4046212ebc647b17e811837ae4ea3afd">isKill</a>())</div><div class="line"><a name="l03644"></a><span class="lineno"> 3644</span>&#160;    ForwardKilledOperandReg = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(OpNoForForwarding).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l03645"></a><span class="lineno"> 3645</span>&#160;</div><div class="line"><a name="l03646"></a><span class="lineno"> 3646</span>&#160;  <span class="comment">// We know that, the MI and DefMI both meet the pattern, and</span></div><div class="line"><a name="l03647"></a><span class="lineno"> 3647</span>&#160;  <span class="comment">// the Imm also meet the requirement with the new Imm-form.</span></div><div class="line"><a name="l03648"></a><span class="lineno"> 3648</span>&#160;  <span class="comment">// It is safe to do the transformation now.</span></div><div class="line"><a name="l03649"></a><span class="lineno"> 3649</span>&#160;  <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Replacing instruction:\n&quot;</span>);</div><div class="line"><a name="l03650"></a><span class="lineno"> 3650</span>&#160;  <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#accc60d2019e9dff57bb0918a94422ebb">dump</a>());</div><div class="line"><a name="l03651"></a><span class="lineno"> 3651</span>&#160;  <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Fed by:\n&quot;</span>);</div><div class="line"><a name="l03652"></a><span class="lineno"> 3652</span>&#160;  <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(DefMI.<a class="code" href="classllvm_1_1MachineInstr.html#accc60d2019e9dff57bb0918a94422ebb">dump</a>());</div><div class="line"><a name="l03653"></a><span class="lineno"> 3653</span>&#160;</div><div class="line"><a name="l03654"></a><span class="lineno"> 3654</span>&#160;  <span class="comment">// Update the base reg first.</span></div><div class="line"><a name="l03655"></a><span class="lineno"> 3655</span>&#160;  MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(III.<a class="code" href="structllvm_1_1ImmInstrInfo.html#a528b7ccd92e952d902dd916aa4c0ad4b">OpNoForForwarding</a>).<a class="code" href="classllvm_1_1MachineOperand.html#a9404d5d9e4be534bb544777aae216691">ChangeToRegister</a>(RegMO-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(),</div><div class="line"><a name="l03656"></a><span class="lineno"> 3656</span>&#160;                                                        <span class="keyword">false</span>, <span class="keyword">false</span>,</div><div class="line"><a name="l03657"></a><span class="lineno"> 3657</span>&#160;                                                        RegMO-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#a4046212ebc647b17e811837ae4ea3afd">isKill</a>());</div><div class="line"><a name="l03658"></a><span class="lineno"> 3658</span>&#160;</div><div class="line"><a name="l03659"></a><span class="lineno"> 3659</span>&#160;  <span class="comment">// Then, update the imm.</span></div><div class="line"><a name="l03660"></a><span class="lineno"> 3660</span>&#160;  <span class="keywordflow">if</span> (ImmMO-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#a76f61c6784df6dc8402a8b9011041926">isImm</a>()) {</div><div class="line"><a name="l03661"></a><span class="lineno"> 3661</span>&#160;    <span class="comment">// If the ImmMO is Imm, change the operand that has ZERO to that Imm</span></div><div class="line"><a name="l03662"></a><span class="lineno"> 3662</span>&#160;    <span class="comment">// directly.</span></div><div class="line"><a name="l03663"></a><span class="lineno"> 3663</span>&#160;    <a class="code" href="classllvm_1_1PPCInstrInfo.html#ad6408dc62ff8fa8de6c9c6daa57b897f">replaceInstrOperandWithImm</a>(MI, III.<a class="code" href="structllvm_1_1ImmInstrInfo.html#ace8444c8f03d1c0079250b15cd607337">ZeroIsSpecialOrig</a>, Imm);</div><div class="line"><a name="l03664"></a><span class="lineno"> 3664</span>&#160;  }</div><div class="line"><a name="l03665"></a><span class="lineno"> 3665</span>&#160;  <span class="keywordflow">else</span> {</div><div class="line"><a name="l03666"></a><span class="lineno"> 3666</span>&#160;    <span class="comment">// Otherwise, it is Constant Pool Index(CPI) or Global,</span></div><div class="line"><a name="l03667"></a><span class="lineno"> 3667</span>&#160;    <span class="comment">// which is relocation in fact. We need to replace the special zero</span></div><div class="line"><a name="l03668"></a><span class="lineno"> 3668</span>&#160;    <span class="comment">// register with ImmMO.</span></div><div class="line"><a name="l03669"></a><span class="lineno"> 3669</span>&#160;    <span class="comment">// Before that, we need to fixup the target flags for imm.</span></div><div class="line"><a name="l03670"></a><span class="lineno"> 3670</span>&#160;    <span class="comment">// For some reason, we miss to set the flag for the ImmMO if it is CPI.</span></div><div class="line"><a name="l03671"></a><span class="lineno"> 3671</span>&#160;    <span class="keywordflow">if</span> (DefMI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>() == PPC::ADDItocL)</div><div class="line"><a name="l03672"></a><span class="lineno"> 3672</span>&#160;      ImmMO-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#ad407b071bad6c9a435cade250ec8c8b6">setTargetFlags</a>(<a class="code" href="namespacellvm_1_1PPCII.html#ae73836094d8b0399ba10a6e540a363ffad512bc138c5c6766b7ee4f66e43d47b4">PPCII::MO_TOC_LO</a>);</div><div class="line"><a name="l03673"></a><span class="lineno"> 3673</span>&#160;</div><div class="line"><a name="l03674"></a><span class="lineno"> 3674</span>&#160;    <span class="comment">// MI didn&#39;t have the interface such as MI.setOperand(i) though</span></div><div class="line"><a name="l03675"></a><span class="lineno"> 3675</span>&#160;    <span class="comment">// it has MI.getOperand(i). To repalce the ZERO MachineOperand with</span></div><div class="line"><a name="l03676"></a><span class="lineno"> 3676</span>&#160;    <span class="comment">// ImmMO, we need to remove ZERO operand and all the operands behind it,</span></div><div class="line"><a name="l03677"></a><span class="lineno"> 3677</span>&#160;    <span class="comment">// and, add the ImmMO, then, move back all the operands behind ZERO.</span></div><div class="line"><a name="l03678"></a><span class="lineno"> 3678</span>&#160;    <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;MachineOperand, 2&gt;</a> MOps;</div><div class="line"><a name="l03679"></a><span class="lineno"> 3679</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a432824f0975bb863478bf4ef3a5df258">getNumOperands</a>() - 1; i &gt;= III.<a class="code" href="structllvm_1_1ImmInstrInfo.html#ace8444c8f03d1c0079250b15cd607337">ZeroIsSpecialOrig</a>; i--) {</div><div class="line"><a name="l03680"></a><span class="lineno"> 3680</span>&#160;      MOps.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(i));</div><div class="line"><a name="l03681"></a><span class="lineno"> 3681</span>&#160;      MI.<a class="code" href="classllvm_1_1MachineInstr.html#a58fb7c99a3300f341e23893f999d35f3">RemoveOperand</a>(i);</div><div class="line"><a name="l03682"></a><span class="lineno"> 3682</span>&#160;    }</div><div class="line"><a name="l03683"></a><span class="lineno"> 3683</span>&#160;</div><div class="line"><a name="l03684"></a><span class="lineno"> 3684</span>&#160;    <span class="comment">// Remove the last MO in the list, which is ZERO operand in fact.</span></div><div class="line"><a name="l03685"></a><span class="lineno"> 3685</span>&#160;    MOps.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#ad97688dfe9cd802e2a0691cbe620218a">pop_back</a>();</div><div class="line"><a name="l03686"></a><span class="lineno"> 3686</span>&#160;    <span class="comment">// Add the imm operand.</span></div><div class="line"><a name="l03687"></a><span class="lineno"> 3687</span>&#160;    MI.<a class="code" href="classllvm_1_1MachineInstr.html#a469e271fba3a9b52dad4fa54eaf44e2b">addOperand</a>(*ImmMO);</div><div class="line"><a name="l03688"></a><span class="lineno"> 3688</span>&#160;    <span class="comment">// Now add the rest back.</span></div><div class="line"><a name="l03689"></a><span class="lineno"> 3689</span>&#160;    <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;MO : MOps)</div><div class="line"><a name="l03690"></a><span class="lineno"> 3690</span>&#160;      MI.<a class="code" href="classllvm_1_1MachineInstr.html#a469e271fba3a9b52dad4fa54eaf44e2b">addOperand</a>(MO);</div><div class="line"><a name="l03691"></a><span class="lineno"> 3691</span>&#160;  }</div><div class="line"><a name="l03692"></a><span class="lineno"> 3692</span>&#160;</div><div class="line"><a name="l03693"></a><span class="lineno"> 3693</span>&#160;  <span class="comment">// Update the opcode.</span></div><div class="line"><a name="l03694"></a><span class="lineno"> 3694</span>&#160;  MI.<a class="code" href="classllvm_1_1MachineInstr.html#a1ecb35298bc4d1fe03997959e1210c87">setDesc</a>(<span class="keyword">get</span>(III.<a class="code" href="structllvm_1_1ImmInstrInfo.html#a1efa58146b5134a31174c35b39cb6bd4">ImmOpcode</a>));</div><div class="line"><a name="l03695"></a><span class="lineno"> 3695</span>&#160;</div><div class="line"><a name="l03696"></a><span class="lineno"> 3696</span>&#160;  <span class="comment">// Fix up killed/dead flag after transformation.</span></div><div class="line"><a name="l03697"></a><span class="lineno"> 3697</span>&#160;  <span class="comment">// Pattern 1:</span></div><div class="line"><a name="l03698"></a><span class="lineno"> 3698</span>&#160;  <span class="comment">// x = ADD KilledFwdFeederReg, imm</span></div><div class="line"><a name="l03699"></a><span class="lineno"> 3699</span>&#160;  <span class="comment">// n = opn KilledFwdFeederReg(killed), regn</span></div><div class="line"><a name="l03700"></a><span class="lineno"> 3700</span>&#160;  <span class="comment">// y = XOP 0, x</span></div><div class="line"><a name="l03701"></a><span class="lineno"> 3701</span>&#160;  <span class="comment">// Pattern 2:</span></div><div class="line"><a name="l03702"></a><span class="lineno"> 3702</span>&#160;  <span class="comment">// x = ADD reg(killed), imm</span></div><div class="line"><a name="l03703"></a><span class="lineno"> 3703</span>&#160;  <span class="comment">// y = XOP 0, x</span></div><div class="line"><a name="l03704"></a><span class="lineno"> 3704</span>&#160;  <span class="keywordflow">if</span> (IsFwdFeederRegKilled || RegMO-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#a4046212ebc647b17e811837ae4ea3afd">isKill</a>())</div><div class="line"><a name="l03705"></a><span class="lineno"> 3705</span>&#160;    <a class="code" href="classllvm_1_1PPCInstrInfo.html#a9d6784be23d8e71c2aa5aa878d7f18ec">fixupIsDeadOrKill</a>(DefMI, MI, RegMO-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>());</div><div class="line"><a name="l03706"></a><span class="lineno"> 3706</span>&#160;  <span class="comment">// Pattern 3:</span></div><div class="line"><a name="l03707"></a><span class="lineno"> 3707</span>&#160;  <span class="comment">// ForwardKilledOperandReg = ADD reg, imm</span></div><div class="line"><a name="l03708"></a><span class="lineno"> 3708</span>&#160;  <span class="comment">// y = XOP 0, ForwardKilledOperandReg(killed)</span></div><div class="line"><a name="l03709"></a><span class="lineno"> 3709</span>&#160;  <span class="keywordflow">if</span> (ForwardKilledOperandReg != ~0U)</div><div class="line"><a name="l03710"></a><span class="lineno"> 3710</span>&#160;    <a class="code" href="classllvm_1_1PPCInstrInfo.html#a9d6784be23d8e71c2aa5aa878d7f18ec">fixupIsDeadOrKill</a>(DefMI, MI, ForwardKilledOperandReg);</div><div class="line"><a name="l03711"></a><span class="lineno"> 3711</span>&#160;</div><div class="line"><a name="l03712"></a><span class="lineno"> 3712</span>&#160;  <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;With:\n&quot;</span>);</div><div class="line"><a name="l03713"></a><span class="lineno"> 3713</span>&#160;  <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#accc60d2019e9dff57bb0918a94422ebb">dump</a>());</div><div class="line"><a name="l03714"></a><span class="lineno"> 3714</span>&#160;</div><div class="line"><a name="l03715"></a><span class="lineno"> 3715</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l03716"></a><span class="lineno"> 3716</span>&#160;}</div><div class="line"><a name="l03717"></a><span class="lineno"> 3717</span>&#160;</div><div class="line"><a name="l03718"></a><span class="lineno"> 3718</span>&#160;<span class="keywordtype">bool</span> PPCInstrInfo::transformToImmFormFedByLI(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI,</div><div class="line"><a name="l03719"></a><span class="lineno"> 3719</span>&#160;                                             <span class="keyword">const</span> <a class="code" href="structllvm_1_1ImmInstrInfo.html">ImmInstrInfo</a> &amp;III,</div><div class="line"><a name="l03720"></a><span class="lineno"> 3720</span>&#160;                                             <span class="keywordtype">unsigned</span> ConstantOpNo,</div><div class="line"><a name="l03721"></a><span class="lineno"> 3721</span>&#160;                                             <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;DefMI,</div><div class="line"><a name="l03722"></a><span class="lineno"> 3722</span>&#160;                                             int64_t Imm)<span class="keyword"> const </span>{</div><div class="line"><a name="l03723"></a><span class="lineno"> 3723</span>&#160;  <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">getParent</a>()-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#a4e21760f681d6f97f95c8414e7b83ea5">getParent</a>()-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#ab4a6ca428289b667dd691a00e9f7e334">getRegInfo</a>();</div><div class="line"><a name="l03724"></a><span class="lineno"> 3724</span>&#160;  <span class="keywordtype">bool</span> PostRA = !MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a86dd1b4ce6ff2d4a0b4593c5f7b2a3fd">isSSA</a>();</div><div class="line"><a name="l03725"></a><span class="lineno"> 3725</span>&#160;  <span class="comment">// Exit early if we can&#39;t convert this.</span></div><div class="line"><a name="l03726"></a><span class="lineno"> 3726</span>&#160;  <span class="keywordflow">if</span> ((ConstantOpNo != III.<a class="code" href="structllvm_1_1ImmInstrInfo.html#a528b7ccd92e952d902dd916aa4c0ad4b">OpNoForForwarding</a>) &amp;&amp; !III.<a class="code" href="structllvm_1_1ImmInstrInfo.html#a606436aa8a72e17a56ccb60ffadd54f2">IsCommutative</a>)</div><div class="line"><a name="l03727"></a><span class="lineno"> 3727</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l03728"></a><span class="lineno"> 3728</span>&#160;  <span class="keywordflow">if</span> (Imm % III.<a class="code" href="structllvm_1_1ImmInstrInfo.html#a5dd4306fe361b27da876c8023b219a56">ImmMustBeMultipleOf</a>)</div><div class="line"><a name="l03729"></a><span class="lineno"> 3729</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l03730"></a><span class="lineno"> 3730</span>&#160;  <span class="keywordflow">if</span> (III.<a class="code" href="structllvm_1_1ImmInstrInfo.html#ac6c300b1cfe574d36fe8547c4470f661">TruncateImmTo</a>)</div><div class="line"><a name="l03731"></a><span class="lineno"> 3731</span>&#160;    Imm &amp;= ((1 &lt;&lt; III.<a class="code" href="structllvm_1_1ImmInstrInfo.html#ac6c300b1cfe574d36fe8547c4470f661">TruncateImmTo</a>) - 1);</div><div class="line"><a name="l03732"></a><span class="lineno"> 3732</span>&#160;  <span class="keywordflow">if</span> (III.<a class="code" href="structllvm_1_1ImmInstrInfo.html#a0d02c7cf038307122fd7169fe910d72f">SignedImm</a>) {</div><div class="line"><a name="l03733"></a><span class="lineno"> 3733</span>&#160;    <a class="code" href="classllvm_1_1APInt.html">APInt</a> ActualValue(64, Imm, <span class="keyword">true</span>);</div><div class="line"><a name="l03734"></a><span class="lineno"> 3734</span>&#160;    <span class="keywordflow">if</span> (!ActualValue.<a class="code" href="classllvm_1_1APInt.html#a87d50d10274efe9688166584391ae489">isSignedIntN</a>(III.<a class="code" href="structllvm_1_1ImmInstrInfo.html#aa50dc0db89af0c3fa23a670a65f4bea5">ImmWidth</a>))</div><div class="line"><a name="l03735"></a><span class="lineno"> 3735</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l03736"></a><span class="lineno"> 3736</span>&#160;  } <span class="keywordflow">else</span> {</div><div class="line"><a name="l03737"></a><span class="lineno"> 3737</span>&#160;    uint64_t UnsignedMax = (1 &lt;&lt; III.<a class="code" href="structllvm_1_1ImmInstrInfo.html#aa50dc0db89af0c3fa23a670a65f4bea5">ImmWidth</a>) - 1;</div><div class="line"><a name="l03738"></a><span class="lineno"> 3738</span>&#160;    <span class="keywordflow">if</span> ((uint64_t)Imm &gt; UnsignedMax)</div><div class="line"><a name="l03739"></a><span class="lineno"> 3739</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l03740"></a><span class="lineno"> 3740</span>&#160;  }</div><div class="line"><a name="l03741"></a><span class="lineno"> 3741</span>&#160;</div><div class="line"><a name="l03742"></a><span class="lineno"> 3742</span>&#160;  <span class="comment">// If we&#39;re post-RA, the instructions don&#39;t agree on whether register zero is</span></div><div class="line"><a name="l03743"></a><span class="lineno"> 3743</span>&#160;  <span class="comment">// special, we can transform this as long as the register operand that will</span></div><div class="line"><a name="l03744"></a><span class="lineno"> 3744</span>&#160;  <span class="comment">// end up in the location where zero is special isn&#39;t R0.</span></div><div class="line"><a name="l03745"></a><span class="lineno"> 3745</span>&#160;  <span class="keywordflow">if</span> (PostRA &amp;&amp; III.<a class="code" href="structllvm_1_1ImmInstrInfo.html#ace8444c8f03d1c0079250b15cd607337">ZeroIsSpecialOrig</a> != III.<a class="code" href="structllvm_1_1ImmInstrInfo.html#aae8bd368f3ad729fdc192b2eb4ca80bf">ZeroIsSpecialNew</a>) {</div><div class="line"><a name="l03746"></a><span class="lineno"> 3746</span>&#160;    <span class="keywordtype">unsigned</span> PosForOrigZero = III.<a class="code" href="structllvm_1_1ImmInstrInfo.html#ace8444c8f03d1c0079250b15cd607337">ZeroIsSpecialOrig</a> ? III.<a class="code" href="structllvm_1_1ImmInstrInfo.html#ace8444c8f03d1c0079250b15cd607337">ZeroIsSpecialOrig</a> :</div><div class="line"><a name="l03747"></a><span class="lineno"> 3747</span>&#160;      III.<a class="code" href="structllvm_1_1ImmInstrInfo.html#aae8bd368f3ad729fdc192b2eb4ca80bf">ZeroIsSpecialNew</a> + 1;</div><div class="line"><a name="l03748"></a><span class="lineno"> 3748</span>&#160;    <a class="code" href="classllvm_1_1Register.html">Register</a> OrigZeroReg = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(PosForOrigZero).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l03749"></a><span class="lineno"> 3749</span>&#160;    <a class="code" href="classllvm_1_1Register.html">Register</a> NewZeroReg = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(III.<a class="code" href="structllvm_1_1ImmInstrInfo.html#aae8bd368f3ad729fdc192b2eb4ca80bf">ZeroIsSpecialNew</a>).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l03750"></a><span class="lineno"> 3750</span>&#160;    <span class="comment">// If R0 is in the operand where zero is special for the new instruction,</span></div><div class="line"><a name="l03751"></a><span class="lineno"> 3751</span>&#160;    <span class="comment">// it is unsafe to transform if the constant operand isn&#39;t that operand.</span></div><div class="line"><a name="l03752"></a><span class="lineno"> 3752</span>&#160;    <span class="keywordflow">if</span> ((NewZeroReg == PPC::R0 || NewZeroReg == PPC::X0) &amp;&amp;</div><div class="line"><a name="l03753"></a><span class="lineno"> 3753</span>&#160;        ConstantOpNo != III.<a class="code" href="structllvm_1_1ImmInstrInfo.html#aae8bd368f3ad729fdc192b2eb4ca80bf">ZeroIsSpecialNew</a>)</div><div class="line"><a name="l03754"></a><span class="lineno"> 3754</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l03755"></a><span class="lineno"> 3755</span>&#160;    <span class="keywordflow">if</span> ((OrigZeroReg == PPC::R0 || OrigZeroReg == PPC::X0) &amp;&amp;</div><div class="line"><a name="l03756"></a><span class="lineno"> 3756</span>&#160;        ConstantOpNo != PosForOrigZero)</div><div class="line"><a name="l03757"></a><span class="lineno"> 3757</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l03758"></a><span class="lineno"> 3758</span>&#160;  }</div><div class="line"><a name="l03759"></a><span class="lineno"> 3759</span>&#160;</div><div class="line"><a name="l03760"></a><span class="lineno"> 3760</span>&#160;  <span class="comment">// Get killed info in case fixup needed after transformation.</span></div><div class="line"><a name="l03761"></a><span class="lineno"> 3761</span>&#160;  <span class="keywordtype">unsigned</span> ForwardKilledOperandReg = ~0U;</div><div class="line"><a name="l03762"></a><span class="lineno"> 3762</span>&#160;  <span class="keywordflow">if</span> (PostRA &amp;&amp; MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(ConstantOpNo).<a class="code" href="classllvm_1_1MachineOperand.html#a4046212ebc647b17e811837ae4ea3afd">isKill</a>())</div><div class="line"><a name="l03763"></a><span class="lineno"> 3763</span>&#160;    ForwardKilledOperandReg = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(ConstantOpNo).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l03764"></a><span class="lineno"> 3764</span>&#160;</div><div class="line"><a name="l03765"></a><span class="lineno"> 3765</span>&#160;  <span class="keywordtype">unsigned</span> Opc = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>();</div><div class="line"><a name="l03766"></a><span class="lineno"> 3766</span>&#160;  <span class="keywordtype">bool</span> SpecialShift32 = Opc == PPC::SLW || Opc == PPC::SLW_rec ||</div><div class="line"><a name="l03767"></a><span class="lineno"> 3767</span>&#160;                        Opc == PPC::SRW || Opc == PPC::SRW_rec ||</div><div class="line"><a name="l03768"></a><span class="lineno"> 3768</span>&#160;                        Opc == PPC::SLW8 || Opc == PPC::SLW8_rec ||</div><div class="line"><a name="l03769"></a><span class="lineno"> 3769</span>&#160;                        Opc == PPC::SRW8 || Opc == PPC::SRW8_rec;</div><div class="line"><a name="l03770"></a><span class="lineno"> 3770</span>&#160;  <span class="keywordtype">bool</span> SpecialShift64 = Opc == PPC::SLD || Opc == PPC::SLD_rec ||</div><div class="line"><a name="l03771"></a><span class="lineno"> 3771</span>&#160;                        Opc == PPC::SRD || Opc == PPC::SRD_rec;</div><div class="line"><a name="l03772"></a><span class="lineno"> 3772</span>&#160;  <span class="keywordtype">bool</span> SetCR = Opc == PPC::SLW_rec || Opc == PPC::SRW_rec ||</div><div class="line"><a name="l03773"></a><span class="lineno"> 3773</span>&#160;               Opc == PPC::SLD_rec || Opc == PPC::SRD_rec;</div><div class="line"><a name="l03774"></a><span class="lineno"> 3774</span>&#160;  <span class="keywordtype">bool</span> RightShift = Opc == PPC::SRW || Opc == PPC::SRW_rec || Opc == PPC::SRD ||</div><div class="line"><a name="l03775"></a><span class="lineno"> 3775</span>&#160;                    Opc == PPC::SRD_rec;</div><div class="line"><a name="l03776"></a><span class="lineno"> 3776</span>&#160;</div><div class="line"><a name="l03777"></a><span class="lineno"> 3777</span>&#160;  MI.<a class="code" href="classllvm_1_1MachineInstr.html#a1ecb35298bc4d1fe03997959e1210c87">setDesc</a>(<span class="keyword">get</span>(III.<a class="code" href="structllvm_1_1ImmInstrInfo.html#a1efa58146b5134a31174c35b39cb6bd4">ImmOpcode</a>));</div><div class="line"><a name="l03778"></a><span class="lineno"> 3778</span>&#160;  <span class="keywordflow">if</span> (ConstantOpNo == III.<a class="code" href="structllvm_1_1ImmInstrInfo.html#a528b7ccd92e952d902dd916aa4c0ad4b">OpNoForForwarding</a>) {</div><div class="line"><a name="l03779"></a><span class="lineno"> 3779</span>&#160;    <span class="comment">// Converting shifts to immediate form is a bit tricky since they may do</span></div><div class="line"><a name="l03780"></a><span class="lineno"> 3780</span>&#160;    <span class="comment">// one of three things:</span></div><div class="line"><a name="l03781"></a><span class="lineno"> 3781</span>&#160;    <span class="comment">// 1. If the shift amount is between OpSize and 2*OpSize, the result is zero</span></div><div class="line"><a name="l03782"></a><span class="lineno"> 3782</span>&#160;    <span class="comment">// 2. If the shift amount is zero, the result is unchanged (save for maybe</span></div><div class="line"><a name="l03783"></a><span class="lineno"> 3783</span>&#160;    <span class="comment">//    setting CR0)</span></div><div class="line"><a name="l03784"></a><span class="lineno"> 3784</span>&#160;    <span class="comment">// 3. If the shift amount is in [1, OpSize), it&#39;s just a shift</span></div><div class="line"><a name="l03785"></a><span class="lineno"> 3785</span>&#160;    <span class="keywordflow">if</span> (SpecialShift32 || SpecialShift64) {</div><div class="line"><a name="l03786"></a><span class="lineno"> 3786</span>&#160;      <a class="code" href="structllvm_1_1LoadImmediateInfo.html">LoadImmediateInfo</a> LII;</div><div class="line"><a name="l03787"></a><span class="lineno"> 3787</span>&#160;      LII.<a class="code" href="structllvm_1_1LoadImmediateInfo.html#aaf91f2e9fa96f015190607fb90e932b7">Imm</a> = 0;</div><div class="line"><a name="l03788"></a><span class="lineno"> 3788</span>&#160;      LII.<a class="code" href="structllvm_1_1LoadImmediateInfo.html#a66834eb3a0e2888f90445ced87675079">SetCR</a> = SetCR;</div><div class="line"><a name="l03789"></a><span class="lineno"> 3789</span>&#160;      LII.<a class="code" href="structllvm_1_1LoadImmediateInfo.html#acaf80d046c8829eb2e8f84a785ded662">Is64Bit</a> = SpecialShift64;</div><div class="line"><a name="l03790"></a><span class="lineno"> 3790</span>&#160;      uint64_t ShAmt = Imm &amp; (SpecialShift32 ? 0x1F : 0x3F);</div><div class="line"><a name="l03791"></a><span class="lineno"> 3791</span>&#160;      <span class="keywordflow">if</span> (Imm &amp; (SpecialShift32 ? 0x20 : 0x40))</div><div class="line"><a name="l03792"></a><span class="lineno"> 3792</span>&#160;        <a class="code" href="classllvm_1_1PPCInstrInfo.html#ae0793a0ace15ba8cf0d9ee31e30dc2c5">replaceInstrWithLI</a>(MI, LII);</div><div class="line"><a name="l03793"></a><span class="lineno"> 3793</span>&#160;      <span class="comment">// Shifts by zero don&#39;t change the value. If we don&#39;t need to set CR0,</span></div><div class="line"><a name="l03794"></a><span class="lineno"> 3794</span>&#160;      <span class="comment">// just convert this to a COPY. Can&#39;t do this post-RA since we&#39;ve already</span></div><div class="line"><a name="l03795"></a><span class="lineno"> 3795</span>&#160;      <span class="comment">// cleaned up the copies.</span></div><div class="line"><a name="l03796"></a><span class="lineno"> 3796</span>&#160;      <span class="keywordflow">else</span> <span class="keywordflow">if</span> (!SetCR &amp;&amp; ShAmt == 0 &amp;&amp; !PostRA) {</div><div class="line"><a name="l03797"></a><span class="lineno"> 3797</span>&#160;        MI.<a class="code" href="classllvm_1_1MachineInstr.html#a58fb7c99a3300f341e23893f999d35f3">RemoveOperand</a>(2);</div><div class="line"><a name="l03798"></a><span class="lineno"> 3798</span>&#160;        MI.<a class="code" href="classllvm_1_1MachineInstr.html#a1ecb35298bc4d1fe03997959e1210c87">setDesc</a>(<span class="keyword">get</span>(PPC::COPY));</div><div class="line"><a name="l03799"></a><span class="lineno"> 3799</span>&#160;      } <span class="keywordflow">else</span> {</div><div class="line"><a name="l03800"></a><span class="lineno"> 3800</span>&#160;        <span class="comment">// The 32 bit and 64 bit instructions are quite different.</span></div><div class="line"><a name="l03801"></a><span class="lineno"> 3801</span>&#160;        <span class="keywordflow">if</span> (SpecialShift32) {</div><div class="line"><a name="l03802"></a><span class="lineno"> 3802</span>&#160;          <span class="comment">// Left shifts use (N, 0, 31-N).</span></div><div class="line"><a name="l03803"></a><span class="lineno"> 3803</span>&#160;          <span class="comment">// Right shifts use (32-N, N, 31) if 0 &lt; N &lt; 32.</span></div><div class="line"><a name="l03804"></a><span class="lineno"> 3804</span>&#160;          <span class="comment">//              use (0, 0, 31)    if N == 0.</span></div><div class="line"><a name="l03805"></a><span class="lineno"> 3805</span>&#160;          uint64_t SH = ShAmt == 0 ? 0 : RightShift ? 32 - ShAmt : ShAmt;</div><div class="line"><a name="l03806"></a><span class="lineno"> 3806</span>&#160;          uint64_t MB = RightShift ? ShAmt : 0;</div><div class="line"><a name="l03807"></a><span class="lineno"> 3807</span>&#160;          uint64_t ME = RightShift ? 31 : 31 - ShAmt;</div><div class="line"><a name="l03808"></a><span class="lineno"> 3808</span>&#160;          <a class="code" href="classllvm_1_1PPCInstrInfo.html#ad6408dc62ff8fa8de6c9c6daa57b897f">replaceInstrOperandWithImm</a>(MI, III.<a class="code" href="structllvm_1_1ImmInstrInfo.html#a528b7ccd92e952d902dd916aa4c0ad4b">OpNoForForwarding</a>, SH);</div><div class="line"><a name="l03809"></a><span class="lineno"> 3809</span>&#160;          <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a>(*MI.<a class="code" href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">getParent</a>()-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#a4e21760f681d6f97f95c8414e7b83ea5">getParent</a>(), <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>).addImm(MB)</div><div class="line"><a name="l03810"></a><span class="lineno"> 3810</span>&#160;            .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(ME);</div><div class="line"><a name="l03811"></a><span class="lineno"> 3811</span>&#160;        } <span class="keywordflow">else</span> {</div><div class="line"><a name="l03812"></a><span class="lineno"> 3812</span>&#160;          <span class="comment">// Left shifts use (N, 63-N).</span></div><div class="line"><a name="l03813"></a><span class="lineno"> 3813</span>&#160;          <span class="comment">// Right shifts use (64-N, N) if 0 &lt; N &lt; 64.</span></div><div class="line"><a name="l03814"></a><span class="lineno"> 3814</span>&#160;          <span class="comment">//              use (0, 0)    if N == 0.</span></div><div class="line"><a name="l03815"></a><span class="lineno"> 3815</span>&#160;          uint64_t SH = ShAmt == 0 ? 0 : RightShift ? 64 - ShAmt : ShAmt;</div><div class="line"><a name="l03816"></a><span class="lineno"> 3816</span>&#160;          uint64_t ME = RightShift ? ShAmt : 63 - ShAmt;</div><div class="line"><a name="l03817"></a><span class="lineno"> 3817</span>&#160;          <a class="code" href="classllvm_1_1PPCInstrInfo.html#ad6408dc62ff8fa8de6c9c6daa57b897f">replaceInstrOperandWithImm</a>(MI, III.<a class="code" href="structllvm_1_1ImmInstrInfo.html#a528b7ccd92e952d902dd916aa4c0ad4b">OpNoForForwarding</a>, SH);</div><div class="line"><a name="l03818"></a><span class="lineno"> 3818</span>&#160;          <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a>(*MI.<a class="code" href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">getParent</a>()-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#a4e21760f681d6f97f95c8414e7b83ea5">getParent</a>(), <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>).addImm(ME);</div><div class="line"><a name="l03819"></a><span class="lineno"> 3819</span>&#160;        }</div><div class="line"><a name="l03820"></a><span class="lineno"> 3820</span>&#160;      }</div><div class="line"><a name="l03821"></a><span class="lineno"> 3821</span>&#160;    } <span class="keywordflow">else</span></div><div class="line"><a name="l03822"></a><span class="lineno"> 3822</span>&#160;      <a class="code" href="classllvm_1_1PPCInstrInfo.html#ad6408dc62ff8fa8de6c9c6daa57b897f">replaceInstrOperandWithImm</a>(MI, ConstantOpNo, Imm);</div><div class="line"><a name="l03823"></a><span class="lineno"> 3823</span>&#160;  }</div><div class="line"><a name="l03824"></a><span class="lineno"> 3824</span>&#160;  <span class="comment">// Convert commutative instructions (switch the operands and convert the</span></div><div class="line"><a name="l03825"></a><span class="lineno"> 3825</span>&#160;  <span class="comment">// desired one to an immediate.</span></div><div class="line"><a name="l03826"></a><span class="lineno"> 3826</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (III.<a class="code" href="structllvm_1_1ImmInstrInfo.html#a606436aa8a72e17a56ccb60ffadd54f2">IsCommutative</a>) {</div><div class="line"><a name="l03827"></a><span class="lineno"> 3827</span>&#160;    <a class="code" href="classllvm_1_1PPCInstrInfo.html#ad6408dc62ff8fa8de6c9c6daa57b897f">replaceInstrOperandWithImm</a>(MI, ConstantOpNo, Imm);</div><div class="line"><a name="l03828"></a><span class="lineno"> 3828</span>&#160;    <a class="code" href="PPCInstrInfo_8cpp.html#af6776e5555063ea14c4668a4bcacae27">swapMIOperands</a>(MI, ConstantOpNo, III.<a class="code" href="structllvm_1_1ImmInstrInfo.html#a528b7ccd92e952d902dd916aa4c0ad4b">OpNoForForwarding</a>);</div><div class="line"><a name="l03829"></a><span class="lineno"> 3829</span>&#160;  } <span class="keywordflow">else</span></div><div class="line"><a name="l03830"></a><span class="lineno"> 3830</span>&#160;    <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Should have exited early!&quot;</span>);</div><div class="line"><a name="l03831"></a><span class="lineno"> 3831</span>&#160;</div><div class="line"><a name="l03832"></a><span class="lineno"> 3832</span>&#160;  <span class="comment">// For instructions for which the constant register replaces a different</span></div><div class="line"><a name="l03833"></a><span class="lineno"> 3833</span>&#160;  <span class="comment">// operand than where the immediate goes, we need to swap them.</span></div><div class="line"><a name="l03834"></a><span class="lineno"> 3834</span>&#160;  <span class="keywordflow">if</span> (III.<a class="code" href="structllvm_1_1ImmInstrInfo.html#a528b7ccd92e952d902dd916aa4c0ad4b">OpNoForForwarding</a> != III.<a class="code" href="structllvm_1_1ImmInstrInfo.html#a3c87effe0ac9501aee6aa53828a65c0c">ImmOpNo</a>)</div><div class="line"><a name="l03835"></a><span class="lineno"> 3835</span>&#160;    <a class="code" href="PPCInstrInfo_8cpp.html#af6776e5555063ea14c4668a4bcacae27">swapMIOperands</a>(MI, III.<a class="code" href="structllvm_1_1ImmInstrInfo.html#a528b7ccd92e952d902dd916aa4c0ad4b">OpNoForForwarding</a>, III.<a class="code" href="structllvm_1_1ImmInstrInfo.html#a3c87effe0ac9501aee6aa53828a65c0c">ImmOpNo</a>);</div><div class="line"><a name="l03836"></a><span class="lineno"> 3836</span>&#160;</div><div class="line"><a name="l03837"></a><span class="lineno"> 3837</span>&#160;  <span class="comment">// If the special R0/X0 register index are different for original instruction</span></div><div class="line"><a name="l03838"></a><span class="lineno"> 3838</span>&#160;  <span class="comment">// and new instruction, we need to fix up the register class in new</span></div><div class="line"><a name="l03839"></a><span class="lineno"> 3839</span>&#160;  <span class="comment">// instruction.</span></div><div class="line"><a name="l03840"></a><span class="lineno"> 3840</span>&#160;  <span class="keywordflow">if</span> (!PostRA &amp;&amp; III.<a class="code" href="structllvm_1_1ImmInstrInfo.html#ace8444c8f03d1c0079250b15cd607337">ZeroIsSpecialOrig</a> != III.<a class="code" href="structllvm_1_1ImmInstrInfo.html#aae8bd368f3ad729fdc192b2eb4ca80bf">ZeroIsSpecialNew</a>) {</div><div class="line"><a name="l03841"></a><span class="lineno"> 3841</span>&#160;    <span class="keywordflow">if</span> (III.<a class="code" href="structllvm_1_1ImmInstrInfo.html#aae8bd368f3ad729fdc192b2eb4ca80bf">ZeroIsSpecialNew</a>) {</div><div class="line"><a name="l03842"></a><span class="lineno"> 3842</span>&#160;      <span class="comment">// If operand at III.ZeroIsSpecialNew is physical reg(eg: ZERO/ZERO8), no</span></div><div class="line"><a name="l03843"></a><span class="lineno"> 3843</span>&#160;      <span class="comment">// need to fix up register class.</span></div><div class="line"><a name="l03844"></a><span class="lineno"> 3844</span>&#160;      <a class="code" href="classllvm_1_1Register.html">Register</a> RegToModify = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(III.<a class="code" href="structllvm_1_1ImmInstrInfo.html#aae8bd368f3ad729fdc192b2eb4ca80bf">ZeroIsSpecialNew</a>).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l03845"></a><span class="lineno"> 3845</span>&#160;      <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1Register.html#ab94ac0eb79655589fb116359f862886c">Register::isVirtualRegister</a>(RegToModify)) {</div><div class="line"><a name="l03846"></a><span class="lineno"> 3846</span>&#160;        <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *NewRC =</div><div class="line"><a name="l03847"></a><span class="lineno"> 3847</span>&#160;          MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#aa363afffca4fc13a709673936b47fe33">getRegClass</a>(RegToModify)-&gt;<a class="code" href="classllvm_1_1TargetRegisterClass.html#abee1c3236731101b249f6eeffd8cd7ba">hasSuperClassEq</a>(&amp;PPC::GPRCRegClass) ?</div><div class="line"><a name="l03848"></a><span class="lineno"> 3848</span>&#160;          &amp;PPC::GPRC_and_GPRC_NOR0RegClass : &amp;PPC::G8RC_and_G8RC_NOX0RegClass;</div><div class="line"><a name="l03849"></a><span class="lineno"> 3849</span>&#160;        MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#abc2f27ea446a79159a27f3fb39840847">setRegClass</a>(RegToModify, NewRC);</div><div class="line"><a name="l03850"></a><span class="lineno"> 3850</span>&#160;      }</div><div class="line"><a name="l03851"></a><span class="lineno"> 3851</span>&#160;    }</div><div class="line"><a name="l03852"></a><span class="lineno"> 3852</span>&#160;  }</div><div class="line"><a name="l03853"></a><span class="lineno"> 3853</span>&#160;</div><div class="line"><a name="l03854"></a><span class="lineno"> 3854</span>&#160;  <span class="comment">// Fix up killed/dead flag after transformation.</span></div><div class="line"><a name="l03855"></a><span class="lineno"> 3855</span>&#160;  <span class="comment">// Pattern:</span></div><div class="line"><a name="l03856"></a><span class="lineno"> 3856</span>&#160;  <span class="comment">// ForwardKilledOperandReg = LI imm</span></div><div class="line"><a name="l03857"></a><span class="lineno"> 3857</span>&#160;  <span class="comment">// y = XOP reg, ForwardKilledOperandReg(killed)</span></div><div class="line"><a name="l03858"></a><span class="lineno"> 3858</span>&#160;  <span class="keywordflow">if</span> (ForwardKilledOperandReg != ~0U)</div><div class="line"><a name="l03859"></a><span class="lineno"> 3859</span>&#160;    <a class="code" href="classllvm_1_1PPCInstrInfo.html#a9d6784be23d8e71c2aa5aa878d7f18ec">fixupIsDeadOrKill</a>(DefMI, MI, ForwardKilledOperandReg);</div><div class="line"><a name="l03860"></a><span class="lineno"> 3860</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l03861"></a><span class="lineno"> 3861</span>&#160;}</div><div class="line"><a name="l03862"></a><span class="lineno"> 3862</span>&#160;</div><div class="line"><a name="l03863"></a><span class="lineno"> 3863</span>&#160;<span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *</div><div class="line"><a name="l03864"></a><span class="lineno"><a class="line" href="classllvm_1_1PPCInstrInfo.html#a111dcd9b1325e89d9724d5481ddcd1a9"> 3864</a></span>&#160;<a class="code" href="classllvm_1_1PPCInstrInfo.html#a111dcd9b1325e89d9724d5481ddcd1a9">PPCInstrInfo::updatedRC</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC)<span class="keyword"> const </span>{</div><div class="line"><a name="l03865"></a><span class="lineno"> 3865</span>&#160;  <span class="keywordflow">if</span> (Subtarget.hasVSX() &amp;&amp; RC == &amp;PPC::VRRCRegClass)</div><div class="line"><a name="l03866"></a><span class="lineno"> 3866</span>&#160;    <span class="keywordflow">return</span> &amp;PPC::VSRCRegClass;</div><div class="line"><a name="l03867"></a><span class="lineno"> 3867</span>&#160;  <span class="keywordflow">return</span> RC;</div><div class="line"><a name="l03868"></a><span class="lineno"> 3868</span>&#160;}</div><div class="line"><a name="l03869"></a><span class="lineno"> 3869</span>&#160;</div><div class="line"><a name="l03870"></a><span class="lineno"><a class="line" href="classllvm_1_1PPCInstrInfo.html#a31fef05bbdd37ce0a7cf6ee85a6b5a9c"> 3870</a></span>&#160;<span class="keywordtype">int</span> <a class="code" href="classllvm_1_1PPCInstrInfo.html#a31fef05bbdd37ce0a7cf6ee85a6b5a9c">PPCInstrInfo::getRecordFormOpcode</a>(<span class="keywordtype">unsigned</span> Opcode) {</div><div class="line"><a name="l03871"></a><span class="lineno"> 3871</span>&#160;  <span class="keywordflow">return</span> PPC::getRecordFormOpcode(Opcode);</div><div class="line"><a name="l03872"></a><span class="lineno"> 3872</span>&#160;}</div><div class="line"><a name="l03873"></a><span class="lineno"> 3873</span>&#160;</div><div class="line"><a name="l03874"></a><span class="lineno"> 3874</span>&#160;<span class="comment">// This function returns true if the machine instruction</span></div><div class="line"><a name="l03875"></a><span class="lineno"> 3875</span>&#160;<span class="comment">// always outputs a value by sign-extending a 32 bit value,</span></div><div class="line"><a name="l03876"></a><span class="lineno"> 3876</span>&#160;<span class="comment">// i.e. 0 to 31-th bits are same as 32-th bit.</span></div><div class="line"><a name="l03877"></a><span class="lineno"><a class="line" href="PPCInstrInfo_8cpp.html#a43e309a9a6862a93a89be34a92df52d8"> 3877</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="PPCInstrInfo_8cpp.html#a43e309a9a6862a93a89be34a92df52d8">isSignExtendingOp</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI) {</div><div class="line"><a name="l03878"></a><span class="lineno"> 3878</span>&#160;  <span class="keywordtype">int</span> Opcode = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>();</div><div class="line"><a name="l03879"></a><span class="lineno"> 3879</span>&#160;  <span class="keywordflow">if</span> (Opcode == PPC::LI || Opcode == PPC::LI8 || Opcode == PPC::LIS ||</div><div class="line"><a name="l03880"></a><span class="lineno"> 3880</span>&#160;      Opcode == PPC::LIS8 || Opcode == <a class="code" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a64927d70afbf447d7c36fa86496df0a3">PPC::SRAW</a> || Opcode == PPC::SRAW_rec ||</div><div class="line"><a name="l03881"></a><span class="lineno"> 3881</span>&#160;      Opcode == PPC::SRAWI || Opcode == PPC::SRAWI_rec || Opcode == PPC::LWA ||</div><div class="line"><a name="l03882"></a><span class="lineno"> 3882</span>&#160;      Opcode == PPC::LWAX || Opcode == PPC::LWA_32 || Opcode == PPC::LWAX_32 ||</div><div class="line"><a name="l03883"></a><span class="lineno"> 3883</span>&#160;      Opcode == PPC::LHA || Opcode == PPC::LHAX || Opcode == PPC::LHA8 ||</div><div class="line"><a name="l03884"></a><span class="lineno"> 3884</span>&#160;      Opcode == PPC::LHAX8 || Opcode == PPC::LBZ || Opcode == PPC::LBZX ||</div><div class="line"><a name="l03885"></a><span class="lineno"> 3885</span>&#160;      Opcode == PPC::LBZ8 || Opcode == PPC::LBZX8 || Opcode == PPC::LBZU ||</div><div class="line"><a name="l03886"></a><span class="lineno"> 3886</span>&#160;      Opcode == PPC::LBZUX || Opcode == PPC::LBZU8 || Opcode == PPC::LBZUX8 ||</div><div class="line"><a name="l03887"></a><span class="lineno"> 3887</span>&#160;      Opcode == PPC::LHZ || Opcode == PPC::LHZX || Opcode == PPC::LHZ8 ||</div><div class="line"><a name="l03888"></a><span class="lineno"> 3888</span>&#160;      Opcode == PPC::LHZX8 || Opcode == PPC::LHZU || Opcode == PPC::LHZUX ||</div><div class="line"><a name="l03889"></a><span class="lineno"> 3889</span>&#160;      Opcode == PPC::LHZU8 || Opcode == PPC::LHZUX8 || Opcode == PPC::EXTSB ||</div><div class="line"><a name="l03890"></a><span class="lineno"> 3890</span>&#160;      Opcode == PPC::EXTSB_rec || Opcode == PPC::EXTSH ||</div><div class="line"><a name="l03891"></a><span class="lineno"> 3891</span>&#160;      Opcode == PPC::EXTSH_rec || Opcode == PPC::EXTSB8 ||</div><div class="line"><a name="l03892"></a><span class="lineno"> 3892</span>&#160;      Opcode == PPC::EXTSH8 || Opcode == PPC::EXTSW ||</div><div class="line"><a name="l03893"></a><span class="lineno"> 3893</span>&#160;      Opcode == PPC::EXTSW_rec || Opcode == PPC::SETB || Opcode == PPC::SETB8 ||</div><div class="line"><a name="l03894"></a><span class="lineno"> 3894</span>&#160;      Opcode == PPC::EXTSH8_32_64 || Opcode == PPC::EXTSW_32_64 ||</div><div class="line"><a name="l03895"></a><span class="lineno"> 3895</span>&#160;      Opcode == PPC::EXTSB8_32_64)</div><div class="line"><a name="l03896"></a><span class="lineno"> 3896</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l03897"></a><span class="lineno"> 3897</span>&#160;</div><div class="line"><a name="l03898"></a><span class="lineno"> 3898</span>&#160;  <span class="keywordflow">if</span> (Opcode == PPC::RLDICL &amp;&amp; MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(3).<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>() &gt;= 33)</div><div class="line"><a name="l03899"></a><span class="lineno"> 3899</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l03900"></a><span class="lineno"> 3900</span>&#160;</div><div class="line"><a name="l03901"></a><span class="lineno"> 3901</span>&#160;  <span class="keywordflow">if</span> ((Opcode == PPC::RLWINM || Opcode == PPC::RLWINM_rec ||</div><div class="line"><a name="l03902"></a><span class="lineno"> 3902</span>&#160;       Opcode == PPC::RLWNM || Opcode == PPC::RLWNM_rec) &amp;&amp;</div><div class="line"><a name="l03903"></a><span class="lineno"> 3903</span>&#160;      MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(3).<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>() &gt; 0 &amp;&amp;</div><div class="line"><a name="l03904"></a><span class="lineno"> 3904</span>&#160;      MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(3).<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>() &lt;= MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(4).<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>())</div><div class="line"><a name="l03905"></a><span class="lineno"> 3905</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l03906"></a><span class="lineno"> 3906</span>&#160;</div><div class="line"><a name="l03907"></a><span class="lineno"> 3907</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l03908"></a><span class="lineno"> 3908</span>&#160;}</div><div class="line"><a name="l03909"></a><span class="lineno"> 3909</span>&#160;</div><div class="line"><a name="l03910"></a><span class="lineno"> 3910</span>&#160;<span class="comment">// This function returns true if the machine instruction</span></div><div class="line"><a name="l03911"></a><span class="lineno"> 3911</span>&#160;<span class="comment">// always outputs zeros in higher 32 bits.</span></div><div class="line"><a name="l03912"></a><span class="lineno"><a class="line" href="PPCInstrInfo_8cpp.html#a044cd55a1cb57c8b60d79e33fa59fb58"> 3912</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="PPCInstrInfo_8cpp.html#a044cd55a1cb57c8b60d79e33fa59fb58">isZeroExtendingOp</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI) {</div><div class="line"><a name="l03913"></a><span class="lineno"> 3913</span>&#160;  <span class="keywordtype">int</span> Opcode = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>();</div><div class="line"><a name="l03914"></a><span class="lineno"> 3914</span>&#160;  <span class="comment">// The 16-bit immediate is sign-extended in li/lis.</span></div><div class="line"><a name="l03915"></a><span class="lineno"> 3915</span>&#160;  <span class="comment">// If the most significant bit is zero, all higher bits are zero.</span></div><div class="line"><a name="l03916"></a><span class="lineno"> 3916</span>&#160;  <span class="keywordflow">if</span> (Opcode == PPC::LI  || Opcode == PPC::LI8 ||</div><div class="line"><a name="l03917"></a><span class="lineno"> 3917</span>&#160;      Opcode == PPC::LIS || Opcode == PPC::LIS8) {</div><div class="line"><a name="l03918"></a><span class="lineno"> 3918</span>&#160;    int64_t Imm = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>();</div><div class="line"><a name="l03919"></a><span class="lineno"> 3919</span>&#160;    <span class="keywordflow">if</span> (((uint64_t)Imm &amp; ~0x7FFFuLL) == 0)</div><div class="line"><a name="l03920"></a><span class="lineno"> 3920</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l03921"></a><span class="lineno"> 3921</span>&#160;  }</div><div class="line"><a name="l03922"></a><span class="lineno"> 3922</span>&#160;</div><div class="line"><a name="l03923"></a><span class="lineno"> 3923</span>&#160;  <span class="comment">// We have some variations of rotate-and-mask instructions</span></div><div class="line"><a name="l03924"></a><span class="lineno"> 3924</span>&#160;  <span class="comment">// that clear higher 32-bits.</span></div><div class="line"><a name="l03925"></a><span class="lineno"> 3925</span>&#160;  <span class="keywordflow">if</span> ((Opcode == PPC::RLDICL || Opcode == PPC::RLDICL_rec ||</div><div class="line"><a name="l03926"></a><span class="lineno"> 3926</span>&#160;       Opcode == PPC::RLDCL || Opcode == PPC::RLDCL_rec ||</div><div class="line"><a name="l03927"></a><span class="lineno"> 3927</span>&#160;       Opcode == PPC::RLDICL_32_64) &amp;&amp;</div><div class="line"><a name="l03928"></a><span class="lineno"> 3928</span>&#160;      MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(3).<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>() &gt;= 32)</div><div class="line"><a name="l03929"></a><span class="lineno"> 3929</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l03930"></a><span class="lineno"> 3930</span>&#160;</div><div class="line"><a name="l03931"></a><span class="lineno"> 3931</span>&#160;  <span class="keywordflow">if</span> ((Opcode == PPC::RLDIC || Opcode == PPC::RLDIC_rec) &amp;&amp;</div><div class="line"><a name="l03932"></a><span class="lineno"> 3932</span>&#160;      MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(3).<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>() &gt;= 32 &amp;&amp;</div><div class="line"><a name="l03933"></a><span class="lineno"> 3933</span>&#160;      MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(3).<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>() &lt;= 63 - MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2).<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>())</div><div class="line"><a name="l03934"></a><span class="lineno"> 3934</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l03935"></a><span class="lineno"> 3935</span>&#160;</div><div class="line"><a name="l03936"></a><span class="lineno"> 3936</span>&#160;  <span class="keywordflow">if</span> ((Opcode == PPC::RLWINM || Opcode == PPC::RLWINM_rec ||</div><div class="line"><a name="l03937"></a><span class="lineno"> 3937</span>&#160;       Opcode == PPC::RLWNM || Opcode == PPC::RLWNM_rec ||</div><div class="line"><a name="l03938"></a><span class="lineno"> 3938</span>&#160;       Opcode == PPC::RLWINM8 || Opcode == PPC::RLWNM8) &amp;&amp;</div><div class="line"><a name="l03939"></a><span class="lineno"> 3939</span>&#160;      MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(3).<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>() &lt;= MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(4).<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>())</div><div class="line"><a name="l03940"></a><span class="lineno"> 3940</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l03941"></a><span class="lineno"> 3941</span>&#160;</div><div class="line"><a name="l03942"></a><span class="lineno"> 3942</span>&#160;  <span class="comment">// There are other instructions that clear higher 32-bits.</span></div><div class="line"><a name="l03943"></a><span class="lineno"> 3943</span>&#160;  <span class="keywordflow">if</span> (Opcode == PPC::CNTLZW || Opcode == PPC::CNTLZW_rec ||</div><div class="line"><a name="l03944"></a><span class="lineno"> 3944</span>&#160;      Opcode == PPC::CNTTZW || Opcode == PPC::CNTTZW_rec ||</div><div class="line"><a name="l03945"></a><span class="lineno"> 3945</span>&#160;      Opcode == PPC::CNTLZW8 || Opcode == PPC::CNTTZW8 ||</div><div class="line"><a name="l03946"></a><span class="lineno"> 3946</span>&#160;      Opcode == PPC::CNTLZD || Opcode == PPC::CNTLZD_rec ||</div><div class="line"><a name="l03947"></a><span class="lineno"> 3947</span>&#160;      Opcode == PPC::CNTTZD || Opcode == PPC::CNTTZD_rec ||</div><div class="line"><a name="l03948"></a><span class="lineno"> 3948</span>&#160;      Opcode == PPC::POPCNTD || Opcode == PPC::POPCNTW || Opcode == PPC::SLW ||</div><div class="line"><a name="l03949"></a><span class="lineno"> 3949</span>&#160;      Opcode == PPC::SLW_rec || Opcode == PPC::SRW || Opcode == PPC::SRW_rec ||</div><div class="line"><a name="l03950"></a><span class="lineno"> 3950</span>&#160;      Opcode == PPC::SLW8 || Opcode == PPC::SRW8 || Opcode == PPC::SLWI ||</div><div class="line"><a name="l03951"></a><span class="lineno"> 3951</span>&#160;      Opcode == PPC::SLWI_rec || Opcode == PPC::SRWI ||</div><div class="line"><a name="l03952"></a><span class="lineno"> 3952</span>&#160;      Opcode == PPC::SRWI_rec || Opcode == PPC::LWZ || Opcode == PPC::LWZX ||</div><div class="line"><a name="l03953"></a><span class="lineno"> 3953</span>&#160;      Opcode == PPC::LWZU || Opcode == PPC::LWZUX || Opcode == PPC::LWBRX ||</div><div class="line"><a name="l03954"></a><span class="lineno"> 3954</span>&#160;      Opcode == PPC::LHBRX || Opcode == PPC::LHZ || Opcode == PPC::LHZX ||</div><div class="line"><a name="l03955"></a><span class="lineno"> 3955</span>&#160;      Opcode == PPC::LHZU || Opcode == PPC::LHZUX || Opcode == PPC::LBZ ||</div><div class="line"><a name="l03956"></a><span class="lineno"> 3956</span>&#160;      Opcode == PPC::LBZX || Opcode == PPC::LBZU || Opcode == PPC::LBZUX ||</div><div class="line"><a name="l03957"></a><span class="lineno"> 3957</span>&#160;      Opcode == PPC::LWZ8 || Opcode == PPC::LWZX8 || Opcode == PPC::LWZU8 ||</div><div class="line"><a name="l03958"></a><span class="lineno"> 3958</span>&#160;      Opcode == PPC::LWZUX8 || Opcode == PPC::LWBRX8 || Opcode == PPC::LHBRX8 ||</div><div class="line"><a name="l03959"></a><span class="lineno"> 3959</span>&#160;      Opcode == PPC::LHZ8 || Opcode == PPC::LHZX8 || Opcode == PPC::LHZU8 ||</div><div class="line"><a name="l03960"></a><span class="lineno"> 3960</span>&#160;      Opcode == PPC::LHZUX8 || Opcode == PPC::LBZ8 || Opcode == PPC::LBZX8 ||</div><div class="line"><a name="l03961"></a><span class="lineno"> 3961</span>&#160;      Opcode == PPC::LBZU8 || Opcode == PPC::LBZUX8 ||</div><div class="line"><a name="l03962"></a><span class="lineno"> 3962</span>&#160;      Opcode == PPC::ANDI_rec || Opcode == PPC::ANDIS_rec ||</div><div class="line"><a name="l03963"></a><span class="lineno"> 3963</span>&#160;      Opcode == PPC::ROTRWI || Opcode == PPC::ROTRWI_rec ||</div><div class="line"><a name="l03964"></a><span class="lineno"> 3964</span>&#160;      Opcode == PPC::EXTLWI || Opcode == PPC::EXTLWI_rec ||</div><div class="line"><a name="l03965"></a><span class="lineno"> 3965</span>&#160;      Opcode == PPC::MFVSRWZ)</div><div class="line"><a name="l03966"></a><span class="lineno"> 3966</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l03967"></a><span class="lineno"> 3967</span>&#160;</div><div class="line"><a name="l03968"></a><span class="lineno"> 3968</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l03969"></a><span class="lineno"> 3969</span>&#160;}</div><div class="line"><a name="l03970"></a><span class="lineno"> 3970</span>&#160;</div><div class="line"><a name="l03971"></a><span class="lineno"> 3971</span>&#160;<span class="comment">// This function returns true if the input MachineInstr is a TOC save</span></div><div class="line"><a name="l03972"></a><span class="lineno"> 3972</span>&#160;<span class="comment">// instruction.</span></div><div class="line"><a name="l03973"></a><span class="lineno"><a class="line" href="classllvm_1_1PPCInstrInfo.html#a62e484f70a2007cfe30d42db868f84ab"> 3973</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1PPCInstrInfo.html#a62e484f70a2007cfe30d42db868f84ab">PPCInstrInfo::isTOCSaveMI</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI)<span class="keyword"> const </span>{</div><div class="line"><a name="l03974"></a><span class="lineno"> 3974</span>&#160;  <span class="keywordflow">if</span> (!MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#a76f61c6784df6dc8402a8b9011041926">isImm</a>() || !MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2).<a class="code" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>())</div><div class="line"><a name="l03975"></a><span class="lineno"> 3975</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l03976"></a><span class="lineno"> 3976</span>&#160;  <span class="keywordtype">unsigned</span> TOCSaveOffset = Subtarget.getFrameLowering()-&gt;getTOCSaveOffset();</div><div class="line"><a name="l03977"></a><span class="lineno"> 3977</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1StackOffset.html">StackOffset</a> = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>();</div><div class="line"><a name="l03978"></a><span class="lineno"> 3978</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> StackReg = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l03979"></a><span class="lineno"> 3979</span>&#160;  <span class="keywordflow">if</span> (StackReg == PPC::X1 &amp;&amp; StackOffset == TOCSaveOffset)</div><div class="line"><a name="l03980"></a><span class="lineno"> 3980</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l03981"></a><span class="lineno"> 3981</span>&#160;</div><div class="line"><a name="l03982"></a><span class="lineno"> 3982</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l03983"></a><span class="lineno"> 3983</span>&#160;}</div><div class="line"><a name="l03984"></a><span class="lineno"> 3984</span>&#160;</div><div class="line"><a name="l03985"></a><span class="lineno"> 3985</span>&#160;<span class="comment">// We limit the max depth to track incoming values of PHIs or binary ops</span></div><div class="line"><a name="l03986"></a><span class="lineno"> 3986</span>&#160;<span class="comment">// (e.g. AND) to avoid excessive cost.</span></div><div class="line"><a name="l03987"></a><span class="lineno"><a class="line" href="PPCInstrInfo_8cpp.html#ae59be82dae82b53d60148c4fa4ca61e9"> 3987</a></span>&#160;<span class="keyword">const</span> <span class="keywordtype">unsigned</span> <a class="code" href="PPCInstrInfo_8cpp.html#ae59be82dae82b53d60148c4fa4ca61e9">MAX_DEPTH</a> = 1;</div><div class="line"><a name="l03988"></a><span class="lineno"> 3988</span>&#160;</div><div class="line"><a name="l03989"></a><span class="lineno"> 3989</span>&#160;<span class="keywordtype">bool</span></div><div class="line"><a name="l03990"></a><span class="lineno"><a class="line" href="classllvm_1_1PPCInstrInfo.html#aa2cdddb81613139de612d588dd7d4bc5"> 3990</a></span>&#160;<a class="code" href="classllvm_1_1PPCInstrInfo.html#aa2cdddb81613139de612d588dd7d4bc5">PPCInstrInfo::isSignOrZeroExtended</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI, <span class="keywordtype">bool</span> SignExt,</div><div class="line"><a name="l03991"></a><span class="lineno"> 3991</span>&#160;                                   <span class="keyword">const</span> <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm.html#a1eb5609345b906d024fbf9e4bc1adc06afe578efb7ca235af77fb0eef7edcf639">Depth</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l03992"></a><span class="lineno"> 3992</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> *MF = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">getParent</a>()-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#a4e21760f681d6f97f95c8414e7b83ea5">getParent</a>();</div><div class="line"><a name="l03993"></a><span class="lineno"> 3993</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> *<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> = &amp;MF-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#ab4a6ca428289b667dd691a00e9f7e334">getRegInfo</a>();</div><div class="line"><a name="l03994"></a><span class="lineno"> 3994</span>&#160;</div><div class="line"><a name="l03995"></a><span class="lineno"> 3995</span>&#160;  <span class="comment">// If we know this instruction returns sign- or zero-extended result,</span></div><div class="line"><a name="l03996"></a><span class="lineno"> 3996</span>&#160;  <span class="comment">// return true.</span></div><div class="line"><a name="l03997"></a><span class="lineno"> 3997</span>&#160;  <span class="keywordflow">if</span> (SignExt ? <a class="code" href="PPCInstrInfo_8cpp.html#a43e309a9a6862a93a89be34a92df52d8">isSignExtendingOp</a>(MI):</div><div class="line"><a name="l03998"></a><span class="lineno"> 3998</span>&#160;                <a class="code" href="PPCInstrInfo_8cpp.html#a044cd55a1cb57c8b60d79e33fa59fb58">isZeroExtendingOp</a>(MI))</div><div class="line"><a name="l03999"></a><span class="lineno"> 3999</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l04000"></a><span class="lineno"> 4000</span>&#160;</div><div class="line"><a name="l04001"></a><span class="lineno"> 4001</span>&#160;  <span class="keywordflow">switch</span> (MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>()) {</div><div class="line"><a name="l04002"></a><span class="lineno"> 4002</span>&#160;  <span class="keywordflow">case</span> PPC::COPY: {</div><div class="line"><a name="l04003"></a><span class="lineno"> 4003</span>&#160;    <a class="code" href="classllvm_1_1Register.html">Register</a> SrcReg = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l04004"></a><span class="lineno"> 4004</span>&#160;</div><div class="line"><a name="l04005"></a><span class="lineno"> 4005</span>&#160;    <span class="comment">// In both ELFv1 and v2 ABI, method parameters and the return value</span></div><div class="line"><a name="l04006"></a><span class="lineno"> 4006</span>&#160;    <span class="comment">// are sign- or zero-extended.</span></div><div class="line"><a name="l04007"></a><span class="lineno"> 4007</span>&#160;    <span class="keywordflow">if</span> (MF-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#a325f6b611ef9ec06798d3b4eb9572093">getSubtarget</a>&lt;<a class="code" href="classllvm_1_1PPCSubtarget.html">PPCSubtarget</a>&gt;().<a class="code" href="classllvm_1_1PPCSubtarget.html#a9ba17ee6253b371840a5541b1a21b298">isSVR4ABI</a>()) {</div><div class="line"><a name="l04008"></a><span class="lineno"> 4008</span>&#160;      <span class="keyword">const</span> <a class="code" href="classllvm_1_1PPCFunctionInfo.html">PPCFunctionInfo</a> *FuncInfo = MF-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#ac2dc0fa143c9f2127f0501734577a0a0">getInfo</a>&lt;<a class="code" href="classllvm_1_1PPCFunctionInfo.html">PPCFunctionInfo</a>&gt;();</div><div class="line"><a name="l04009"></a><span class="lineno"> 4009</span>&#160;      <span class="comment">// We check the ZExt/SExt flags for a method parameter.</span></div><div class="line"><a name="l04010"></a><span class="lineno"> 4010</span>&#160;      <span class="keywordflow">if</span> (MI.<a class="code" href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">getParent</a>()-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#a856266240556bbae90bc5ba75c156eef">getBasicBlock</a>() ==</div><div class="line"><a name="l04011"></a><span class="lineno"> 4011</span>&#160;          &amp;MF-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#a23208fdd822500e88be7115c58865421">getFunction</a>().<a class="code" href="classllvm_1_1Function.html#ae6a4da5f41fc6a36735cc1704c01ce60">getEntryBlock</a>()) {</div><div class="line"><a name="l04012"></a><span class="lineno"> 4012</span>&#160;        <a class="code" href="classllvm_1_1Register.html">Register</a> VReg = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l04013"></a><span class="lineno"> 4013</span>&#160;        <span class="keywordflow">if</span> (MF-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#ab4a6ca428289b667dd691a00e9f7e334">getRegInfo</a>().<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a466ce899b4682c8608c399ad215da282">isLiveIn</a>(VReg))</div><div class="line"><a name="l04014"></a><span class="lineno"> 4014</span>&#160;          <span class="keywordflow">return</span> SignExt ? FuncInfo-&gt;<a class="code" href="classllvm_1_1PPCFunctionInfo.html#a1bf2b5a1bd3c7c286d5538581f4b4bf8">isLiveInSExt</a>(VReg) :</div><div class="line"><a name="l04015"></a><span class="lineno"> 4015</span>&#160;                           FuncInfo-&gt;<a class="code" href="classllvm_1_1PPCFunctionInfo.html#aef016a0197f54630dea016329dd47485">isLiveInZExt</a>(VReg);</div><div class="line"><a name="l04016"></a><span class="lineno"> 4016</span>&#160;      }</div><div class="line"><a name="l04017"></a><span class="lineno"> 4017</span>&#160;</div><div class="line"><a name="l04018"></a><span class="lineno"> 4018</span>&#160;      <span class="comment">// For a method return value, we check the ZExt/SExt flags in attribute.</span></div><div class="line"><a name="l04019"></a><span class="lineno"> 4019</span>&#160;      <span class="comment">// We assume the following code sequence for method call.</span></div><div class="line"><a name="l04020"></a><span class="lineno"> 4020</span>&#160;      <span class="comment">//   ADJCALLSTACKDOWN 32, implicit dead %r1, implicit %r1</span></div><div class="line"><a name="l04021"></a><span class="lineno"> 4021</span>&#160;      <span class="comment">//   BL8_NOP @func,...</span></div><div class="line"><a name="l04022"></a><span class="lineno"> 4022</span>&#160;      <span class="comment">//   ADJCALLSTACKUP 32, 0, implicit dead %r1, implicit %r1</span></div><div class="line"><a name="l04023"></a><span class="lineno"> 4023</span>&#160;      <span class="comment">//   %5 = COPY %x3; G8RC:%5</span></div><div class="line"><a name="l04024"></a><span class="lineno"> 4024</span>&#160;      <span class="keywordflow">if</span> (SrcReg == PPC::X3) {</div><div class="line"><a name="l04025"></a><span class="lineno"> 4025</span>&#160;        <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *MBB = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">getParent</a>();</div><div class="line"><a name="l04026"></a><span class="lineno"> 4026</span>&#160;        <a class="code" href="classllvm_1_1ilist__iterator.html">MachineBasicBlock::const_instr_iterator</a> II =</div><div class="line"><a name="l04027"></a><span class="lineno"> 4027</span>&#160;          <a class="code" href="classllvm_1_1MachineBasicBlock.html#acc786576edf1d6a2697426143314bcef">MachineBasicBlock::const_instr_iterator</a>(&amp;MI);</div><div class="line"><a name="l04028"></a><span class="lineno"> 4028</span>&#160;        <span class="keywordflow">if</span> (II != MBB-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#a172e7bd9150eb0519ef04c796086f93d">instr_begin</a>() &amp;&amp;</div><div class="line"><a name="l04029"></a><span class="lineno"> 4029</span>&#160;            (--II)-&gt;<a class="code" href="VPlanSLP_8cpp.html#a766b3f649f6ebad6490c1ecd254a69f3">getOpcode</a>() == PPC::ADJCALLSTACKUP) {</div><div class="line"><a name="l04030"></a><span class="lineno"> 4030</span>&#160;          <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;CallMI = *(--II);</div><div class="line"><a name="l04031"></a><span class="lineno"> 4031</span>&#160;          <span class="keywordflow">if</span> (CallMI.<a class="code" href="classllvm_1_1MachineInstr.html#a30e7d619f3195fd890116da8b3ed6bab">isCall</a>() &amp;&amp; CallMI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ab0d1155c8c38e84cbe387998fd2e517e">isGlobal</a>()) {</div><div class="line"><a name="l04032"></a><span class="lineno"> 4032</span>&#160;            <span class="keyword">const</span> <a class="code" href="classllvm_1_1Function.html">Function</a> *CalleeFn =</div><div class="line"><a name="l04033"></a><span class="lineno"> 4033</span>&#160;              <a class="code" href="namespacellvm.html#a4db2f71d62968b2be3c4bffc5050d8c7">dyn_cast</a>&lt;<a class="code" href="classllvm_1_1Function.html">Function</a>&gt;(CallMI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac8718f1c761727d429180f0ce340f7f0">getGlobal</a>());</div><div class="line"><a name="l04034"></a><span class="lineno"> 4034</span>&#160;            <span class="keywordflow">if</span> (!CalleeFn)</div><div class="line"><a name="l04035"></a><span class="lineno"> 4035</span>&#160;              <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l04036"></a><span class="lineno"> 4036</span>&#160;            <span class="keyword">const</span> <a class="code" href="classllvm_1_1IntegerType.html">IntegerType</a> *IntTy =</div><div class="line"><a name="l04037"></a><span class="lineno"> 4037</span>&#160;              <a class="code" href="namespacellvm.html#a4db2f71d62968b2be3c4bffc5050d8c7">dyn_cast</a>&lt;<a class="code" href="classllvm_1_1IntegerType.html">IntegerType</a>&gt;(CalleeFn-&gt;<a class="code" href="classllvm_1_1Function.html#aaea88376352c42347dceccdd5ab1c20c">getReturnType</a>());</div><div class="line"><a name="l04038"></a><span class="lineno"> 4038</span>&#160;            <span class="keyword">const</span> <a class="code" href="classllvm_1_1AttributeSet.html">AttributeSet</a> &amp;<a class="code" href="namespacellvm_1_1AMDGPU_1_1HSAMD_1_1Kernel_1_1Key.html#a47142a8413e4b403d01f9365ac8d7ff7">Attrs</a> =</div><div class="line"><a name="l04039"></a><span class="lineno"> 4039</span>&#160;              CalleeFn-&gt;<a class="code" href="classllvm_1_1Function.html#a7477aafbbe989ad35b96fac186d8e9fd">getAttributes</a>().<a class="code" href="classllvm_1_1AttributeList.html#a0b761f8cd800a77fd19c24e48429859a">getRetAttributes</a>();</div><div class="line"><a name="l04040"></a><span class="lineno"> 4040</span>&#160;            <span class="keywordflow">if</span> (IntTy &amp;&amp; IntTy-&gt;<a class="code" href="classllvm_1_1IntegerType.html#a90b790ccb1af4ea5ccd69db4b8cd2d81">getBitWidth</a>() &lt;= 32)</div><div class="line"><a name="l04041"></a><span class="lineno"> 4041</span>&#160;              <span class="keywordflow">return</span> Attrs.<a class="code" href="classllvm_1_1AttributeSet.html#a51fc96070af1597981c3000171e1a5ab">hasAttribute</a>(SignExt ? Attribute::SExt :</div><div class="line"><a name="l04042"></a><span class="lineno"> 4042</span>&#160;                                                  Attribute::ZExt);</div><div class="line"><a name="l04043"></a><span class="lineno"> 4043</span>&#160;          }</div><div class="line"><a name="l04044"></a><span class="lineno"> 4044</span>&#160;        }</div><div class="line"><a name="l04045"></a><span class="lineno"> 4045</span>&#160;      }</div><div class="line"><a name="l04046"></a><span class="lineno"> 4046</span>&#160;    }</div><div class="line"><a name="l04047"></a><span class="lineno"> 4047</span>&#160;</div><div class="line"><a name="l04048"></a><span class="lineno"> 4048</span>&#160;    <span class="comment">// If this is a copy from another register, we recursively check source.</span></div><div class="line"><a name="l04049"></a><span class="lineno"> 4049</span>&#160;    <span class="keywordflow">if</span> (!<a class="code" href="classllvm_1_1Register.html#ab94ac0eb79655589fb116359f862886c">Register::isVirtualRegister</a>(SrcReg))</div><div class="line"><a name="l04050"></a><span class="lineno"> 4050</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l04051"></a><span class="lineno"> 4051</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *SrcMI = MRI-&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a8940addb370f40defa2763c0da9d3eda">getVRegDef</a>(SrcReg);</div><div class="line"><a name="l04052"></a><span class="lineno"> 4052</span>&#160;    <span class="keywordflow">if</span> (SrcMI != NULL)</div><div class="line"><a name="l04053"></a><span class="lineno"> 4053</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1PPCInstrInfo.html#aa2cdddb81613139de612d588dd7d4bc5">isSignOrZeroExtended</a>(*SrcMI, SignExt, Depth);</div><div class="line"><a name="l04054"></a><span class="lineno"> 4054</span>&#160;</div><div class="line"><a name="l04055"></a><span class="lineno"> 4055</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l04056"></a><span class="lineno"> 4056</span>&#160;  }</div><div class="line"><a name="l04057"></a><span class="lineno"> 4057</span>&#160;</div><div class="line"><a name="l04058"></a><span class="lineno"> 4058</span>&#160;  <span class="keywordflow">case</span> PPC::ANDI_rec:</div><div class="line"><a name="l04059"></a><span class="lineno"> 4059</span>&#160;  <span class="keywordflow">case</span> PPC::ANDIS_rec:</div><div class="line"><a name="l04060"></a><span class="lineno"> 4060</span>&#160;  <span class="keywordflow">case</span> PPC::ORI:</div><div class="line"><a name="l04061"></a><span class="lineno"> 4061</span>&#160;  <span class="keywordflow">case</span> PPC::ORIS:</div><div class="line"><a name="l04062"></a><span class="lineno"> 4062</span>&#160;  <span class="keywordflow">case</span> PPC::XORI:</div><div class="line"><a name="l04063"></a><span class="lineno"> 4063</span>&#160;  <span class="keywordflow">case</span> PPC::XORIS:</div><div class="line"><a name="l04064"></a><span class="lineno"> 4064</span>&#160;  <span class="keywordflow">case</span> PPC::ANDI8_rec:</div><div class="line"><a name="l04065"></a><span class="lineno"> 4065</span>&#160;  <span class="keywordflow">case</span> PPC::ANDIS8_rec:</div><div class="line"><a name="l04066"></a><span class="lineno"> 4066</span>&#160;  <span class="keywordflow">case</span> PPC::ORI8:</div><div class="line"><a name="l04067"></a><span class="lineno"> 4067</span>&#160;  <span class="keywordflow">case</span> PPC::ORIS8:</div><div class="line"><a name="l04068"></a><span class="lineno"> 4068</span>&#160;  <span class="keywordflow">case</span> PPC::XORI8:</div><div class="line"><a name="l04069"></a><span class="lineno"> 4069</span>&#160;  <span class="keywordflow">case</span> PPC::XORIS8: {</div><div class="line"><a name="l04070"></a><span class="lineno"> 4070</span>&#160;    <span class="comment">// logical operation with 16-bit immediate does not change the upper bits.</span></div><div class="line"><a name="l04071"></a><span class="lineno"> 4071</span>&#160;    <span class="comment">// So, we track the operand register as we do for register copy.</span></div><div class="line"><a name="l04072"></a><span class="lineno"> 4072</span>&#160;    <a class="code" href="classllvm_1_1Register.html">Register</a> SrcReg = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l04073"></a><span class="lineno"> 4073</span>&#160;    <span class="keywordflow">if</span> (!<a class="code" href="classllvm_1_1Register.html#ab94ac0eb79655589fb116359f862886c">Register::isVirtualRegister</a>(SrcReg))</div><div class="line"><a name="l04074"></a><span class="lineno"> 4074</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l04075"></a><span class="lineno"> 4075</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *SrcMI = MRI-&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a8940addb370f40defa2763c0da9d3eda">getVRegDef</a>(SrcReg);</div><div class="line"><a name="l04076"></a><span class="lineno"> 4076</span>&#160;    <span class="keywordflow">if</span> (SrcMI != NULL)</div><div class="line"><a name="l04077"></a><span class="lineno"> 4077</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1PPCInstrInfo.html#aa2cdddb81613139de612d588dd7d4bc5">isSignOrZeroExtended</a>(*SrcMI, SignExt, Depth);</div><div class="line"><a name="l04078"></a><span class="lineno"> 4078</span>&#160;</div><div class="line"><a name="l04079"></a><span class="lineno"> 4079</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l04080"></a><span class="lineno"> 4080</span>&#160;  }</div><div class="line"><a name="l04081"></a><span class="lineno"> 4081</span>&#160;</div><div class="line"><a name="l04082"></a><span class="lineno"> 4082</span>&#160;  <span class="comment">// If all incoming values are sign-/zero-extended,</span></div><div class="line"><a name="l04083"></a><span class="lineno"> 4083</span>&#160;  <span class="comment">// the output of OR, ISEL or PHI is also sign-/zero-extended.</span></div><div class="line"><a name="l04084"></a><span class="lineno"> 4084</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a7415ab9f2172c59a2ee7c7a02afa56a4">PPC::OR</a>:</div><div class="line"><a name="l04085"></a><span class="lineno"> 4085</span>&#160;  <span class="keywordflow">case</span> PPC::OR8:</div><div class="line"><a name="l04086"></a><span class="lineno"> 4086</span>&#160;  <span class="keywordflow">case</span> PPC::ISEL:</div><div class="line"><a name="l04087"></a><span class="lineno"> 4087</span>&#160;  <span class="keywordflow">case</span> PPC::PHI: {</div><div class="line"><a name="l04088"></a><span class="lineno"> 4088</span>&#160;    <span class="keywordflow">if</span> (Depth &gt;= MAX_DEPTH)</div><div class="line"><a name="l04089"></a><span class="lineno"> 4089</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l04090"></a><span class="lineno"> 4090</span>&#160;</div><div class="line"><a name="l04091"></a><span class="lineno"> 4091</span>&#160;    <span class="comment">// The input registers for PHI are operand 1, 3, ...</span></div><div class="line"><a name="l04092"></a><span class="lineno"> 4092</span>&#160;    <span class="comment">// The input registers for others are operand 1 and 2.</span></div><div class="line"><a name="l04093"></a><span class="lineno"> 4093</span>&#160;    <span class="keywordtype">unsigned</span> <a class="code" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a> = 3, <a class="code" href="BuiltinGCs_8cpp.html#a9bf617fd3367180fb96cebccfaae8dfa">D</a> = 1;</div><div class="line"><a name="l04094"></a><span class="lineno"> 4094</span>&#160;    <span class="keywordflow">if</span> (MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>() == PPC::PHI) {</div><div class="line"><a name="l04095"></a><span class="lineno"> 4095</span>&#160;      E = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a432824f0975bb863478bf4ef3a5df258">getNumOperands</a>();</div><div class="line"><a name="l04096"></a><span class="lineno"> 4096</span>&#160;      <a class="code" href="BuiltinGCs_8cpp.html#a9bf617fd3367180fb96cebccfaae8dfa">D</a> = 2;</div><div class="line"><a name="l04097"></a><span class="lineno"> 4097</span>&#160;    }</div><div class="line"><a name="l04098"></a><span class="lineno"> 4098</span>&#160;</div><div class="line"><a name="l04099"></a><span class="lineno"> 4099</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = 1; <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> != <a class="code" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a>; <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> += <a class="code" href="BuiltinGCs_8cpp.html#a9bf617fd3367180fb96cebccfaae8dfa">D</a>) {</div><div class="line"><a name="l04100"></a><span class="lineno"> 4100</span>&#160;      <span class="keywordflow">if</span> (MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>).<a class="code" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>()) {</div><div class="line"><a name="l04101"></a><span class="lineno"> 4101</span>&#160;        <a class="code" href="classllvm_1_1Register.html">Register</a> SrcReg = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l04102"></a><span class="lineno"> 4102</span>&#160;        <span class="keywordflow">if</span> (!<a class="code" href="classllvm_1_1Register.html#ab94ac0eb79655589fb116359f862886c">Register::isVirtualRegister</a>(SrcReg))</div><div class="line"><a name="l04103"></a><span class="lineno"> 4103</span>&#160;          <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l04104"></a><span class="lineno"> 4104</span>&#160;        <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *SrcMI = MRI-&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a8940addb370f40defa2763c0da9d3eda">getVRegDef</a>(SrcReg);</div><div class="line"><a name="l04105"></a><span class="lineno"> 4105</span>&#160;        <span class="keywordflow">if</span> (SrcMI == NULL || !<a class="code" href="classllvm_1_1PPCInstrInfo.html#aa2cdddb81613139de612d588dd7d4bc5">isSignOrZeroExtended</a>(*SrcMI, SignExt, Depth+1))</div><div class="line"><a name="l04106"></a><span class="lineno"> 4106</span>&#160;          <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l04107"></a><span class="lineno"> 4107</span>&#160;      }</div><div class="line"><a name="l04108"></a><span class="lineno"> 4108</span>&#160;      <span class="keywordflow">else</span></div><div class="line"><a name="l04109"></a><span class="lineno"> 4109</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l04110"></a><span class="lineno"> 4110</span>&#160;    }</div><div class="line"><a name="l04111"></a><span class="lineno"> 4111</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l04112"></a><span class="lineno"> 4112</span>&#160;  }</div><div class="line"><a name="l04113"></a><span class="lineno"> 4113</span>&#160;</div><div class="line"><a name="l04114"></a><span class="lineno"> 4114</span>&#160;  <span class="comment">// If at least one of the incoming values of an AND is zero extended</span></div><div class="line"><a name="l04115"></a><span class="lineno"> 4115</span>&#160;  <span class="comment">// then the output is also zero-extended. If both of the incoming values</span></div><div class="line"><a name="l04116"></a><span class="lineno"> 4116</span>&#160;  <span class="comment">// are sign-extended then the output is also sign extended.</span></div><div class="line"><a name="l04117"></a><span class="lineno"> 4117</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ac513a7da1bf74fb3e3c594da8534f2d2">PPC::AND</a>:</div><div class="line"><a name="l04118"></a><span class="lineno"> 4118</span>&#160;  <span class="keywordflow">case</span> PPC::AND8: {</div><div class="line"><a name="l04119"></a><span class="lineno"> 4119</span>&#160;    <span class="keywordflow">if</span> (Depth &gt;= MAX_DEPTH)</div><div class="line"><a name="l04120"></a><span class="lineno"> 4120</span>&#160;       <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l04121"></a><span class="lineno"> 4121</span>&#160;</div><div class="line"><a name="l04122"></a><span class="lineno"> 4122</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>() &amp;&amp; MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2).<a class="code" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>());</div><div class="line"><a name="l04123"></a><span class="lineno"> 4123</span>&#160;</div><div class="line"><a name="l04124"></a><span class="lineno"> 4124</span>&#160;    <a class="code" href="classllvm_1_1Register.html">Register</a> SrcReg1 = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l04125"></a><span class="lineno"> 4125</span>&#160;    <a class="code" href="classllvm_1_1Register.html">Register</a> SrcReg2 = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l04126"></a><span class="lineno"> 4126</span>&#160;</div><div class="line"><a name="l04127"></a><span class="lineno"> 4127</span>&#160;    <span class="keywordflow">if</span> (!<a class="code" href="classllvm_1_1Register.html#ab94ac0eb79655589fb116359f862886c">Register::isVirtualRegister</a>(SrcReg1) ||</div><div class="line"><a name="l04128"></a><span class="lineno"> 4128</span>&#160;        !<a class="code" href="classllvm_1_1Register.html#ab94ac0eb79655589fb116359f862886c">Register::isVirtualRegister</a>(SrcReg2))</div><div class="line"><a name="l04129"></a><span class="lineno"> 4129</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l04130"></a><span class="lineno"> 4130</span>&#160;</div><div class="line"><a name="l04131"></a><span class="lineno"> 4131</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MISrc1 = MRI-&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a8940addb370f40defa2763c0da9d3eda">getVRegDef</a>(SrcReg1);</div><div class="line"><a name="l04132"></a><span class="lineno"> 4132</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MISrc2 = MRI-&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a8940addb370f40defa2763c0da9d3eda">getVRegDef</a>(SrcReg2);</div><div class="line"><a name="l04133"></a><span class="lineno"> 4133</span>&#160;    <span class="keywordflow">if</span> (!MISrc1 || !MISrc2)</div><div class="line"><a name="l04134"></a><span class="lineno"> 4134</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l04135"></a><span class="lineno"> 4135</span>&#160;</div><div class="line"><a name="l04136"></a><span class="lineno"> 4136</span>&#160;    <span class="keywordflow">if</span>(SignExt)</div><div class="line"><a name="l04137"></a><span class="lineno"> 4137</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1PPCInstrInfo.html#aa2cdddb81613139de612d588dd7d4bc5">isSignOrZeroExtended</a>(*MISrc1, SignExt, Depth+1) &amp;&amp;</div><div class="line"><a name="l04138"></a><span class="lineno"> 4138</span>&#160;               <a class="code" href="classllvm_1_1PPCInstrInfo.html#aa2cdddb81613139de612d588dd7d4bc5">isSignOrZeroExtended</a>(*MISrc2, SignExt, Depth+1);</div><div class="line"><a name="l04139"></a><span class="lineno"> 4139</span>&#160;    <span class="keywordflow">else</span></div><div class="line"><a name="l04140"></a><span class="lineno"> 4140</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1PPCInstrInfo.html#aa2cdddb81613139de612d588dd7d4bc5">isSignOrZeroExtended</a>(*MISrc1, SignExt, Depth+1) ||</div><div class="line"><a name="l04141"></a><span class="lineno"> 4141</span>&#160;               <a class="code" href="classllvm_1_1PPCInstrInfo.html#aa2cdddb81613139de612d588dd7d4bc5">isSignOrZeroExtended</a>(*MISrc2, SignExt, Depth+1);</div><div class="line"><a name="l04142"></a><span class="lineno"> 4142</span>&#160;  }</div><div class="line"><a name="l04143"></a><span class="lineno"> 4143</span>&#160;</div><div class="line"><a name="l04144"></a><span class="lineno"> 4144</span>&#160;  <span class="keywordflow">default</span>:</div><div class="line"><a name="l04145"></a><span class="lineno"> 4145</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l04146"></a><span class="lineno"> 4146</span>&#160;  }</div><div class="line"><a name="l04147"></a><span class="lineno"> 4147</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l04148"></a><span class="lineno"> 4148</span>&#160;}</div><div class="line"><a name="l04149"></a><span class="lineno"> 4149</span>&#160;</div><div class="line"><a name="l04150"></a><span class="lineno"><a class="line" href="classllvm_1_1PPCInstrInfo.html#a6bc6b3ade5432bb6d51e0039c8482445"> 4150</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1PPCInstrInfo.html#a6bc6b3ade5432bb6d51e0039c8482445">PPCInstrInfo::isBDNZ</a>(<span class="keywordtype">unsigned</span> Opcode)<span class="keyword"> const </span>{</div><div class="line"><a name="l04151"></a><span class="lineno"> 4151</span>&#160;  <span class="keywordflow">return</span> (Opcode == (Subtarget.isPPC64() ? PPC::BDNZ8 : <a class="code" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a160ec67350dc5e964fc0a12a9cde1df8">PPC::BDNZ</a>));</div><div class="line"><a name="l04152"></a><span class="lineno"> 4152</span>&#160;}</div><div class="line"><a name="l04153"></a><span class="lineno"> 4153</span>&#160;</div><div class="line"><a name="l04154"></a><span class="lineno"> 4154</span>&#160;<span class="keyword">namespace </span>{</div><div class="line"><a name="l04155"></a><span class="lineno"> 4155</span>&#160;<span class="keyword">class </span>PPCPipelinerLoopInfo : <span class="keyword">public</span> <a class="code" href="classllvm_1_1TargetInstrInfo_1_1PipelinerLoopInfo.html">TargetInstrInfo::PipelinerLoopInfo</a> {</div><div class="line"><a name="l04156"></a><span class="lineno"> 4156</span>&#160;  <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="classllvm_1_1Loop.html">Loop</a>, *EndLoop, *LoopCount;</div><div class="line"><a name="l04157"></a><span class="lineno"> 4157</span>&#160;  <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> *MF;</div><div class="line"><a name="l04158"></a><span class="lineno"> 4158</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> *<a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>;</div><div class="line"><a name="l04159"></a><span class="lineno"> 4159</span>&#160;  int64_t TripCount;</div><div class="line"><a name="l04160"></a><span class="lineno"> 4160</span>&#160;</div><div class="line"><a name="l04161"></a><span class="lineno"> 4161</span>&#160;<span class="keyword">public</span>:</div><div class="line"><a name="l04162"></a><span class="lineno"> 4162</span>&#160;  PPCPipelinerLoopInfo(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *Loop, <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *EndLoop,</div><div class="line"><a name="l04163"></a><span class="lineno"> 4163</span>&#160;                       <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *LoopCount)</div><div class="line"><a name="l04164"></a><span class="lineno"> 4164</span>&#160;      : Loop(Loop), EndLoop(EndLoop), LoopCount(LoopCount),</div><div class="line"><a name="l04165"></a><span class="lineno"> 4165</span>&#160;        MF(Loop-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">getParent</a>()-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#a4e21760f681d6f97f95c8414e7b83ea5">getParent</a>()),</div><div class="line"><a name="l04166"></a><span class="lineno"> 4166</span>&#160;        <a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>(MF-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#a325f6b611ef9ec06798d3b4eb9572093">getSubtarget</a>().<a class="code" href="classllvm_1_1TargetSubtargetInfo.html#ad34f7e3cd7a9add3ab2529e267b48004">getInstrInfo</a>()) {</div><div class="line"><a name="l04167"></a><span class="lineno"> 4167</span>&#160;    <span class="comment">// Inspect the Loop instruction up-front, as it may be deleted when we call</span></div><div class="line"><a name="l04168"></a><span class="lineno"> 4168</span>&#160;    <span class="comment">// createTripCountGreaterCondition.</span></div><div class="line"><a name="l04169"></a><span class="lineno"> 4169</span>&#160;    <span class="keywordflow">if</span> (LoopCount-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>() == PPC::LI8 || LoopCount-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>() == PPC::LI)</div><div class="line"><a name="l04170"></a><span class="lineno"> 4170</span>&#160;      TripCount = LoopCount-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>();</div><div class="line"><a name="l04171"></a><span class="lineno"> 4171</span>&#160;    <span class="keywordflow">else</span></div><div class="line"><a name="l04172"></a><span class="lineno"> 4172</span>&#160;      TripCount = -1;</div><div class="line"><a name="l04173"></a><span class="lineno"> 4173</span>&#160;  }</div><div class="line"><a name="l04174"></a><span class="lineno"> 4174</span>&#160;</div><div class="line"><a name="l04175"></a><span class="lineno"> 4175</span>&#160;  <span class="keywordtype">bool</span> shouldIgnoreForPipelining(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI)<span class="keyword"> const override </span>{</div><div class="line"><a name="l04176"></a><span class="lineno"> 4176</span>&#160;    <span class="comment">// Only ignore the terminator.</span></div><div class="line"><a name="l04177"></a><span class="lineno"> 4177</span>&#160;    <span class="keywordflow">return</span> MI == EndLoop;</div><div class="line"><a name="l04178"></a><span class="lineno"> 4178</span>&#160;  }</div><div class="line"><a name="l04179"></a><span class="lineno"> 4179</span>&#160;</div><div class="line"><a name="l04180"></a><span class="lineno"> 4180</span>&#160;  <a class="code" href="classllvm_1_1Optional.html">Optional&lt;bool&gt;</a></div><div class="line"><a name="l04181"></a><span class="lineno"> 4181</span>&#160;  createTripCountGreaterCondition(<span class="keywordtype">int</span> TC, <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB,</div><div class="line"><a name="l04182"></a><span class="lineno"> 4182</span>&#160;                                  <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MachineOperand&gt;</a> &amp;Cond)<span class="keyword"> override </span>{</div><div class="line"><a name="l04183"></a><span class="lineno"> 4183</span>&#160;    <span class="keywordflow">if</span> (TripCount == -1) {</div><div class="line"><a name="l04184"></a><span class="lineno"> 4184</span>&#160;      <span class="comment">// Since BDZ/BDZ8 that we will insert will also decrease the ctr by 1,</span></div><div class="line"><a name="l04185"></a><span class="lineno"> 4185</span>&#160;      <span class="comment">// so we don&#39;t need to generate any thing here.</span></div><div class="line"><a name="l04186"></a><span class="lineno"> 4186</span>&#160;      Cond.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(<a class="code" href="classllvm_1_1MachineOperand.html#ab09679b541a6ba1219b3602569847364">MachineOperand::CreateImm</a>(0));</div><div class="line"><a name="l04187"></a><span class="lineno"> 4187</span>&#160;      Cond.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(<a class="code" href="classllvm_1_1MachineOperand.html#af2c351dad09a71aa08e1d85c67ae6e53">MachineOperand::CreateReg</a>(</div><div class="line"><a name="l04188"></a><span class="lineno"> 4188</span>&#160;          MF-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#a325f6b611ef9ec06798d3b4eb9572093">getSubtarget</a>&lt;<a class="code" href="classllvm_1_1PPCSubtarget.html">PPCSubtarget</a>&gt;().<a class="code" href="classllvm_1_1PPCSubtarget.html#a6622b99b3c00a3938d969957312b1b52">isPPC64</a>() ? PPC::CTR8 : PPC::CTR,</div><div class="line"><a name="l04189"></a><span class="lineno"> 4189</span>&#160;          <span class="keyword">true</span>));</div><div class="line"><a name="l04190"></a><span class="lineno"> 4190</span>&#160;      <span class="keywordflow">return</span> {};</div><div class="line"><a name="l04191"></a><span class="lineno"> 4191</span>&#160;    }</div><div class="line"><a name="l04192"></a><span class="lineno"> 4192</span>&#160;</div><div class="line"><a name="l04193"></a><span class="lineno"> 4193</span>&#160;    <span class="keywordflow">return</span> TripCount &gt; TC;</div><div class="line"><a name="l04194"></a><span class="lineno"> 4194</span>&#160;  }</div><div class="line"><a name="l04195"></a><span class="lineno"> 4195</span>&#160;</div><div class="line"><a name="l04196"></a><span class="lineno"> 4196</span>&#160;  <span class="keywordtype">void</span> setPreheader(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *NewPreheader)<span class="keyword"> override </span>{</div><div class="line"><a name="l04197"></a><span class="lineno"> 4197</span>&#160;    <span class="comment">// Do nothing. We want the LOOP setup instruction to stay in the *old*</span></div><div class="line"><a name="l04198"></a><span class="lineno"> 4198</span>&#160;    <span class="comment">// preheader, so we can use BDZ in the prologs to adapt the loop trip count.</span></div><div class="line"><a name="l04199"></a><span class="lineno"> 4199</span>&#160;  }</div><div class="line"><a name="l04200"></a><span class="lineno"> 4200</span>&#160;</div><div class="line"><a name="l04201"></a><span class="lineno"> 4201</span>&#160;  <span class="keywordtype">void</span> adjustTripCount(<span class="keywordtype">int</span> TripCountAdjust)<span class="keyword"> override </span>{</div><div class="line"><a name="l04202"></a><span class="lineno"> 4202</span>&#160;    <span class="comment">// If the loop trip count is a compile-time value, then just change the</span></div><div class="line"><a name="l04203"></a><span class="lineno"> 4203</span>&#160;    <span class="comment">// value.</span></div><div class="line"><a name="l04204"></a><span class="lineno"> 4204</span>&#160;    <span class="keywordflow">if</span> (LoopCount-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>() == PPC::LI8 ||</div><div class="line"><a name="l04205"></a><span class="lineno"> 4205</span>&#160;        LoopCount-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>() == PPC::LI) {</div><div class="line"><a name="l04206"></a><span class="lineno"> 4206</span>&#160;      int64_t TripCount = LoopCount-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>() + TripCountAdjust;</div><div class="line"><a name="l04207"></a><span class="lineno"> 4207</span>&#160;      LoopCount-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#a2feaa1c69335c6b9028076cd68c7a5f5">setImm</a>(TripCount);</div><div class="line"><a name="l04208"></a><span class="lineno"> 4208</span>&#160;      <span class="keywordflow">return</span>;</div><div class="line"><a name="l04209"></a><span class="lineno"> 4209</span>&#160;    }</div><div class="line"><a name="l04210"></a><span class="lineno"> 4210</span>&#160;</div><div class="line"><a name="l04211"></a><span class="lineno"> 4211</span>&#160;    <span class="comment">// Since BDZ/BDZ8 that we will insert will also decrease the ctr by 1,</span></div><div class="line"><a name="l04212"></a><span class="lineno"> 4212</span>&#160;    <span class="comment">// so we don&#39;t need to generate any thing here.</span></div><div class="line"><a name="l04213"></a><span class="lineno"> 4213</span>&#160;  }</div><div class="line"><a name="l04214"></a><span class="lineno"> 4214</span>&#160;</div><div class="line"><a name="l04215"></a><span class="lineno"> 4215</span>&#160;  <span class="keywordtype">void</span> disposed()<span class="keyword"> override </span>{</div><div class="line"><a name="l04216"></a><span class="lineno"> 4216</span>&#160;    Loop-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#ac2421adbb9996e1b15f03a8abb6c70a8">eraseFromParent</a>();</div><div class="line"><a name="l04217"></a><span class="lineno"> 4217</span>&#160;    <span class="comment">// Ensure the loop setup instruction is deleted too.</span></div><div class="line"><a name="l04218"></a><span class="lineno"> 4218</span>&#160;    LoopCount-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#ac2421adbb9996e1b15f03a8abb6c70a8">eraseFromParent</a>();</div><div class="line"><a name="l04219"></a><span class="lineno"> 4219</span>&#160;  }</div><div class="line"><a name="l04220"></a><span class="lineno"> 4220</span>&#160;};</div><div class="line"><a name="l04221"></a><span class="lineno"> 4221</span>&#160;} <span class="comment">// namespace</span></div><div class="line"><a name="l04222"></a><span class="lineno"> 4222</span>&#160;</div><div class="line"><a name="l04223"></a><span class="lineno"> 4223</span>&#160;std::unique_ptr&lt;TargetInstrInfo::PipelinerLoopInfo&gt;</div><div class="line"><a name="l04224"></a><span class="lineno"><a class="line" href="classllvm_1_1PPCInstrInfo.html#adc8a417082dae00c6f459b63a65e0ed8"> 4224</a></span>&#160;<a class="code" href="classllvm_1_1PPCInstrInfo.html#adc8a417082dae00c6f459b63a65e0ed8">PPCInstrInfo::analyzeLoopForPipelining</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *LoopBB)<span class="keyword"> const </span>{</div><div class="line"><a name="l04225"></a><span class="lineno"> 4225</span>&#160;  <span class="comment">// We really &quot;analyze&quot; only hardware loops right now.</span></div><div class="line"><a name="l04226"></a><span class="lineno"> 4226</span>&#160;  <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = LoopBB-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#a7f0521fa2de44271fd4b909ea7351ef3">getFirstTerminator</a>();</div><div class="line"><a name="l04227"></a><span class="lineno"> 4227</span>&#160;  <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *Preheader = *LoopBB-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#ab644fcf07a4c2708333cf66276282357">pred_begin</a>();</div><div class="line"><a name="l04228"></a><span class="lineno"> 4228</span>&#160;  <span class="keywordflow">if</span> (Preheader == LoopBB)</div><div class="line"><a name="l04229"></a><span class="lineno"> 4229</span>&#160;    Preheader = *std::next(LoopBB-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#ab644fcf07a4c2708333cf66276282357">pred_begin</a>());</div><div class="line"><a name="l04230"></a><span class="lineno"> 4230</span>&#160;  <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> *MF = Preheader-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#a4e21760f681d6f97f95c8414e7b83ea5">getParent</a>();</div><div class="line"><a name="l04231"></a><span class="lineno"> 4231</span>&#160;</div><div class="line"><a name="l04232"></a><span class="lineno"> 4232</span>&#160;  <span class="keywordflow">if</span> (I != LoopBB-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#acbc921830578e2741be6549db716c0ce">end</a>() &amp;&amp; <a class="code" href="classllvm_1_1PPCInstrInfo.html#a6bc6b3ade5432bb6d51e0039c8482445">isBDNZ</a>(I-&gt;getOpcode())) {</div><div class="line"><a name="l04233"></a><span class="lineno"> 4233</span>&#160;    <a class="code" href="classllvm_1_1SmallPtrSet.html">SmallPtrSet&lt;MachineBasicBlock *, 8&gt;</a> Visited;</div><div class="line"><a name="l04234"></a><span class="lineno"> 4234</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *LoopInst = <a class="code" href="classllvm_1_1PPCInstrInfo.html#a9f6bd20f6d3bb4bb60d84472550ab6e5">findLoopInstr</a>(*Preheader, Visited)) {</div><div class="line"><a name="l04235"></a><span class="lineno"> 4235</span>&#160;      <a class="code" href="classllvm_1_1Register.html">Register</a> LoopCountReg = LoopInst-&gt;getOperand(0).getReg();</div><div class="line"><a name="l04236"></a><span class="lineno"> 4236</span>&#160;      <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> = MF-&gt;getRegInfo();</div><div class="line"><a name="l04237"></a><span class="lineno"> 4237</span>&#160;      <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *LoopCount = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a83b7b1113f9f59efaa7ef036dd4cfc1b">getUniqueVRegDef</a>(LoopCountReg);</div><div class="line"><a name="l04238"></a><span class="lineno"> 4238</span>&#160;      <span class="keywordflow">return</span> std::make_unique&lt;PPCPipelinerLoopInfo&gt;(LoopInst, &amp;*<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, LoopCount);</div><div class="line"><a name="l04239"></a><span class="lineno"> 4239</span>&#160;    }</div><div class="line"><a name="l04240"></a><span class="lineno"> 4240</span>&#160;  }</div><div class="line"><a name="l04241"></a><span class="lineno"> 4241</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div><div class="line"><a name="l04242"></a><span class="lineno"> 4242</span>&#160;}</div><div class="line"><a name="l04243"></a><span class="lineno"> 4243</span>&#160;</div><div class="line"><a name="l04244"></a><span class="lineno"><a class="line" href="classllvm_1_1PPCInstrInfo.html#a9f6bd20f6d3bb4bb60d84472550ab6e5"> 4244</a></span>&#160;<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="classllvm_1_1PPCInstrInfo.html#a9f6bd20f6d3bb4bb60d84472550ab6e5">PPCInstrInfo::findLoopInstr</a>(</div><div class="line"><a name="l04245"></a><span class="lineno"> 4245</span>&#160;    <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;PreHeader,</div><div class="line"><a name="l04246"></a><span class="lineno"> 4246</span>&#160;    <a class="code" href="classllvm_1_1SmallPtrSet.html">SmallPtrSet&lt;MachineBasicBlock *, 8&gt;</a> &amp;Visited)<span class="keyword"> const </span>{</div><div class="line"><a name="l04247"></a><span class="lineno"> 4247</span>&#160;</div><div class="line"><a name="l04248"></a><span class="lineno"> 4248</span>&#160;  <span class="keywordtype">unsigned</span> LOOPi = (Subtarget.isPPC64() ? PPC::MTCTR8loop : PPC::MTCTRloop);</div><div class="line"><a name="l04249"></a><span class="lineno"> 4249</span>&#160;</div><div class="line"><a name="l04250"></a><span class="lineno"> 4250</span>&#160;  <span class="comment">// The loop set-up instruction should be in preheader</span></div><div class="line"><a name="l04251"></a><span class="lineno"> 4251</span>&#160;  <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> : PreHeader.<a class="code" href="classllvm_1_1MachineBasicBlock.html#a40bf8f9579717d3f9be7640f1c6d678b">instrs</a>())</div><div class="line"><a name="l04252"></a><span class="lineno"> 4252</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOpcode() == LOOPi)</div><div class="line"><a name="l04253"></a><span class="lineno"> 4253</span>&#160;      <span class="keywordflow">return</span> &amp;<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>;</div><div class="line"><a name="l04254"></a><span class="lineno"> 4254</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div><div class="line"><a name="l04255"></a><span class="lineno"> 4255</span>&#160;}</div><div class="line"><a name="l04256"></a><span class="lineno"> 4256</span>&#160;</div><div class="line"><a name="l04257"></a><span class="lineno"> 4257</span>&#160;<span class="comment">// Return true if get the base operand, byte offset of an instruction and the</span></div><div class="line"><a name="l04258"></a><span class="lineno"> 4258</span>&#160;<span class="comment">// memory width. Width is the size of memory that is being loaded/stored.</span></div><div class="line"><a name="l04259"></a><span class="lineno"><a class="line" href="classllvm_1_1PPCInstrInfo.html#a7d841f6c4d4a0042484feff56fd25857"> 4259</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1PPCInstrInfo.html#a7d841f6c4d4a0042484feff56fd25857">PPCInstrInfo::getMemOperandWithOffsetWidth</a>(</div><div class="line"><a name="l04260"></a><span class="lineno"> 4260</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;LdSt, <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *&amp;BaseReg, int64_t &amp;<a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21">Offset</a>,</div><div class="line"><a name="l04261"></a><span class="lineno"> 4261</span>&#160;    <span class="keywordtype">unsigned</span> &amp;<a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6467ebe1e09a75203dd5f14bdfe21d11">Width</a>, <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l04262"></a><span class="lineno"> 4262</span>&#160;  <span class="keywordflow">if</span> (!LdSt.<a class="code" href="classllvm_1_1MachineInstr.html#a17f5d15a7320dec2cfefb6617f711ab7">mayLoadOrStore</a>())</div><div class="line"><a name="l04263"></a><span class="lineno"> 4263</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l04264"></a><span class="lineno"> 4264</span>&#160;</div><div class="line"><a name="l04265"></a><span class="lineno"> 4265</span>&#160;  <span class="comment">// Handle only loads/stores with base register followed by immediate offset.</span></div><div class="line"><a name="l04266"></a><span class="lineno"> 4266</span>&#160;  <span class="keywordflow">if</span> (LdSt.<a class="code" href="classllvm_1_1MachineInstr.html#a56b7fed94faeb5bc67ee2b71608d2665">getNumExplicitOperands</a>() != 3)</div><div class="line"><a name="l04267"></a><span class="lineno"> 4267</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l04268"></a><span class="lineno"> 4268</span>&#160;  <span class="keywordflow">if</span> (!LdSt.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#a76f61c6784df6dc8402a8b9011041926">isImm</a>() || !LdSt.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2).<a class="code" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>())</div><div class="line"><a name="l04269"></a><span class="lineno"> 4269</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l04270"></a><span class="lineno"> 4270</span>&#160;</div><div class="line"><a name="l04271"></a><span class="lineno"> 4271</span>&#160;  <span class="keywordflow">if</span> (!LdSt.<a class="code" href="classllvm_1_1MachineInstr.html#a999795324f5e7c578a97992d780080f1">hasOneMemOperand</a>())</div><div class="line"><a name="l04272"></a><span class="lineno"> 4272</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l04273"></a><span class="lineno"> 4273</span>&#160;</div><div class="line"><a name="l04274"></a><span class="lineno"> 4274</span>&#160;  Width = (*LdSt.<a class="code" href="classllvm_1_1MachineInstr.html#aa5ff177bc1498508696aaf27235db3fc">memoperands_begin</a>())-&gt;getSize();</div><div class="line"><a name="l04275"></a><span class="lineno"> 4275</span>&#160;  Offset = LdSt.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>();</div><div class="line"><a name="l04276"></a><span class="lineno"> 4276</span>&#160;  BaseReg = &amp;LdSt.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2);</div><div class="line"><a name="l04277"></a><span class="lineno"> 4277</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l04278"></a><span class="lineno"> 4278</span>&#160;}</div><div class="line"><a name="l04279"></a><span class="lineno"> 4279</span>&#160;</div><div class="line"><a name="l04280"></a><span class="lineno"><a class="line" href="classllvm_1_1PPCInstrInfo.html#a878d28bcb9d1575d5f5e56c5b1bcf064"> 4280</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1PPCInstrInfo.html#a878d28bcb9d1575d5f5e56c5b1bcf064">PPCInstrInfo::areMemAccessesTriviallyDisjoint</a>(</div><div class="line"><a name="l04281"></a><span class="lineno"> 4281</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MIa, <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MIb)<span class="keyword"> const </span>{</div><div class="line"><a name="l04282"></a><span class="lineno"> 4282</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(MIa.<a class="code" href="classllvm_1_1MachineInstr.html#a17f5d15a7320dec2cfefb6617f711ab7">mayLoadOrStore</a>() &amp;&amp; <span class="stringliteral">&quot;MIa must be a load or store.&quot;</span>);</div><div class="line"><a name="l04283"></a><span class="lineno"> 4283</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(MIb.<a class="code" href="classllvm_1_1MachineInstr.html#a17f5d15a7320dec2cfefb6617f711ab7">mayLoadOrStore</a>() &amp;&amp; <span class="stringliteral">&quot;MIb must be a load or store.&quot;</span>);</div><div class="line"><a name="l04284"></a><span class="lineno"> 4284</span>&#160;</div><div class="line"><a name="l04285"></a><span class="lineno"> 4285</span>&#160;  <span class="keywordflow">if</span> (MIa.<a class="code" href="classllvm_1_1MachineInstr.html#a8c161f5f015730ac6853c802c3693a41">hasUnmodeledSideEffects</a>() || MIb.<a class="code" href="classllvm_1_1MachineInstr.html#a8c161f5f015730ac6853c802c3693a41">hasUnmodeledSideEffects</a>() ||</div><div class="line"><a name="l04286"></a><span class="lineno"> 4286</span>&#160;      MIa.<a class="code" href="classllvm_1_1MachineInstr.html#aabc3917d917c6247778c88107945d13b">hasOrderedMemoryRef</a>() || MIb.<a class="code" href="classllvm_1_1MachineInstr.html#aabc3917d917c6247778c88107945d13b">hasOrderedMemoryRef</a>())</div><div class="line"><a name="l04287"></a><span class="lineno"> 4287</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l04288"></a><span class="lineno"> 4288</span>&#160;</div><div class="line"><a name="l04289"></a><span class="lineno"> 4289</span>&#160;  <span class="comment">// Retrieve the base register, offset from the base register and width. Width</span></div><div class="line"><a name="l04290"></a><span class="lineno"> 4290</span>&#160;  <span class="comment">// is the size of memory that is being loaded/stored (e.g. 1, 2, 4).  If</span></div><div class="line"><a name="l04291"></a><span class="lineno"> 4291</span>&#160;  <span class="comment">// base registers are identical, and the offset of a lower memory access +</span></div><div class="line"><a name="l04292"></a><span class="lineno"> 4292</span>&#160;  <span class="comment">// the width doesn&#39;t overlap the offset of a higher memory access,</span></div><div class="line"><a name="l04293"></a><span class="lineno"> 4293</span>&#160;  <span class="comment">// then the memory accesses are different.</span></div><div class="line"><a name="l04294"></a><span class="lineno"> 4294</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a> = &amp;<a class="code" href="classllvm_1_1PPCInstrInfo.html#a7736d6dc0c4303c59d1192988b8919e9">getRegisterInfo</a>();</div><div class="line"><a name="l04295"></a><span class="lineno"> 4295</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *BaseOpA = <span class="keyword">nullptr</span>, *BaseOpB = <span class="keyword">nullptr</span>;</div><div class="line"><a name="l04296"></a><span class="lineno"> 4296</span>&#160;  int64_t OffsetA = 0, OffsetB = 0;</div><div class="line"><a name="l04297"></a><span class="lineno"> 4297</span>&#160;  <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> WidthA = 0, WidthB = 0;</div><div class="line"><a name="l04298"></a><span class="lineno"> 4298</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1PPCInstrInfo.html#a7d841f6c4d4a0042484feff56fd25857">getMemOperandWithOffsetWidth</a>(MIa, BaseOpA, OffsetA, WidthA, TRI) &amp;&amp;</div><div class="line"><a name="l04299"></a><span class="lineno"> 4299</span>&#160;      <a class="code" href="classllvm_1_1PPCInstrInfo.html#a7d841f6c4d4a0042484feff56fd25857">getMemOperandWithOffsetWidth</a>(MIb, BaseOpB, OffsetB, WidthB, TRI)) {</div><div class="line"><a name="l04300"></a><span class="lineno"> 4300</span>&#160;    <span class="keywordflow">if</span> (BaseOpA-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#ad7f2dc64214551418f486026ffc95fa4">isIdenticalTo</a>(*BaseOpB)) {</div><div class="line"><a name="l04301"></a><span class="lineno"> 4301</span>&#160;      <span class="keywordtype">int</span> LowOffset = std::min(OffsetA, OffsetB);</div><div class="line"><a name="l04302"></a><span class="lineno"> 4302</span>&#160;      <span class="keywordtype">int</span> HighOffset = <a class="code" href="namespacellvm.html#a81b52e18d84e3cc61df7e897bba1b259">std::max</a>(OffsetA, OffsetB);</div><div class="line"><a name="l04303"></a><span class="lineno"> 4303</span>&#160;      <span class="keywordtype">int</span> LowWidth = (LowOffset == OffsetA) ? WidthA : WidthB;</div><div class="line"><a name="l04304"></a><span class="lineno"> 4304</span>&#160;      <span class="keywordflow">if</span> (LowOffset + LowWidth &lt;= HighOffset)</div><div class="line"><a name="l04305"></a><span class="lineno"> 4305</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l04306"></a><span class="lineno"> 4306</span>&#160;    }</div><div class="line"><a name="l04307"></a><span class="lineno"> 4307</span>&#160;  }</div><div class="line"><a name="l04308"></a><span class="lineno"> 4308</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l04309"></a><span class="lineno"> 4309</span>&#160;}</div><div class="ttc" id="classllvm_1_1ScheduleDAG_html"><div class="ttname"><a href="classllvm_1_1ScheduleDAG.html">llvm::ScheduleDAG</a></div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00555">ScheduleDAG.h:555</a></div></div>
<div class="ttc" id="classllvm_1_1PPCFunctionInfo_html_abbe8553879ca173b17c713c162f2542c"><div class="ttname"><a href="classllvm_1_1PPCFunctionInfo.html#abbe8553879ca173b17c713c162f2542c">llvm::PPCFunctionInfo::setSpillsVRSAVE</a></div><div class="ttdeci">void setSpillsVRSAVE()</div><div class="ttdef"><b>Definition:</b> <a href="PPCMachineFunctionInfo_8h_source.html#l00178">PPCMachineFunctionInfo.h:178</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a55fdcb2a9df9a69067eed1bc17a0b927"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a55fdcb2a9df9a69067eed1bc17a0b927">llvm::MachineOperand::isRegMask</a></div><div class="ttdeci">bool isRegMask() const</div><div class="ttdoc">isRegMask - Tests if this is a MO_RegisterMask operand. </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00343">MachineOperand.h:343</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPC_html_a14028f7fe73a11dabc6583510cc0a355aa0cb1db9aa5842fc89b7590d4a78d22a"><div class="ttname"><a href="namespacellvm_1_1PPC.html#a14028f7fe73a11dabc6583510cc0a355aa0cb1db9aa5842fc89b7590d4a78d22a">llvm::PPC::PRED_GE_MINUS</a></div><div class="ttdef"><b>Definition:</b> <a href="PPCPredicates_8h_source.html#l00038">PPCPredicates.h:38</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBuilder_html_a1ac8d27532cfd1d1f032ecbff2ba3611"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html#a1ac8d27532cfd1d1f032ecbff2ba3611">llvm::MachineInstrBuilder::add</a></div><div class="ttdeci">const MachineInstrBuilder &amp; add(const MachineOperand &amp;MO) const</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00215">MachineInstrBuilder.h:215</a></div></div>
<div class="ttc" id="MachineMemOperand_8h_html"><div class="ttname"><a href="MachineMemOperand_8h.html">MachineMemOperand.h</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPC_html_a14028f7fe73a11dabc6583510cc0a355a8cd4d49277068c1eab8d4d7c4835b817"><div class="ttname"><a href="namespacellvm_1_1PPC.html#a14028f7fe73a11dabc6583510cc0a355a8cd4d49277068c1eab8d4d7c4835b817">llvm::PPC::PRED_GT</a></div><div class="ttdef"><b>Definition:</b> <a href="PPCPredicates_8h_source.html#l00031">PPCPredicates.h:31</a></div></div>
<div class="ttc" id="PPCInstrInfo_8cpp_html_a71aad62a44b1b906e8d438e380eb61e8ab745165a88efa3926580d17fa3f8d64b"><div class="ttname"><a href="PPCInstrInfo_8cpp.html#a71aad62a44b1b906e8d438e380eb61e8ab745165a88efa3926580d17fa3f8d64b">SOK_QuadFloat4Spill</a></div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8cpp_source.html#l00089">PPCInstrInfo.cpp:89</a></div></div>
<div class="ttc" id="classllvm_1_1PPCFunctionInfo_html_afa7d92ef59a14f26d941fdacaf49f165"><div class="ttname"><a href="classllvm_1_1PPCFunctionInfo.html#afa7d92ef59a14f26d941fdacaf49f165">llvm::PPCFunctionInfo::setHasSpills</a></div><div class="ttdeci">void setHasSpills()</div><div class="ttdef"><b>Definition:</b> <a href="PPCMachineFunctionInfo_8h_source.html#l00169">PPCMachineFunctionInfo.h:169</a></div></div>
<div class="ttc" id="classllvm_1_1PPCInstrInfo_html_ae0793a0ace15ba8cf0d9ee31e30dc2c5"><div class="ttname"><a href="classllvm_1_1PPCInstrInfo.html#ae0793a0ace15ba8cf0d9ee31e30dc2c5">llvm::PPCInstrInfo::replaceInstrWithLI</a></div><div class="ttdeci">void replaceInstrWithLI(MachineInstr &amp;MI, const LoadImmediateInfo &amp;LII) const</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8cpp_source.html#l02284">PPCInstrInfo.cpp:2284</a></div></div>
<div class="ttc" id="classllvm_1_1PPCFunctionInfo_html_aef8b8a2cddd6ae0ae42a5711d358d437"><div class="ttname"><a href="classllvm_1_1PPCFunctionInfo.html#aef8b8a2cddd6ae0ae42a5711d358d437">llvm::PPCFunctionInfo::setHasNonRISpills</a></div><div class="ttdeci">void setHasNonRISpills()</div><div class="ttdef"><b>Definition:</b> <a href="PPCMachineFunctionInfo_8h_source.html#l00172">PPCMachineFunctionInfo.h:172</a></div></div>
<div class="ttc" id="classllvm_1_1SmallVectorTemplateBase_html_ad97688dfe9cd802e2a0691cbe620218a"><div class="ttname"><a href="classllvm_1_1SmallVectorTemplateBase.html#ad97688dfe9cd802e2a0691cbe620218a">llvm::SmallVectorTemplateBase&lt; T &gt;::pop_back</a></div><div class="ttdeci">void pop_back()</div><div class="ttdef"><b>Definition:</b> <a href="SmallVector_8h_source.html#l00225">SmallVector.h:225</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_a172e7bd9150eb0519ef04c796086f93d"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#a172e7bd9150eb0519ef04c796086f93d">llvm::MachineBasicBlock::instr_begin</a></div><div class="ttdeci">instr_iterator instr_begin()</div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00200">MachineBasicBlock.h:200</a></div></div>
<div class="ttc" id="classllvm_1_1PPCInstrInfo_html_a4f87cda2779f52553b03485a7973d619"><div class="ttname"><a href="classllvm_1_1PPCInstrInfo.html#a4f87cda2779f52553b03485a7973d619">llvm::PPCInstrInfo::storeRegToStackSlot</a></div><div class="ttdeci">void storeRegToStackSlot(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator MBBI, unsigned SrcReg, bool isKill, int FrameIndex, const TargetRegisterClass *RC, const TargetRegisterInfo *TRI) const override</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8cpp_source.html#l01224">PPCInstrInfo.cpp:1224</a></div></div>
<div class="ttc" id="PPCInstrInfo_8cpp_html_a71aad62a44b1b906e8d438e380eb61e8a569b583516bec8c4f410c5b5873f18a0"><div class="ttname"><a href="PPCInstrInfo_8cpp.html#a71aad62a44b1b906e8d438e380eb61e8a569b583516bec8c4f410c5b5873f18a0">SOK_SpillToVSR</a></div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8cpp_source.html#l00091">PPCInstrInfo.cpp:91</a></div></div>
<div class="ttc" id="classllvm_1_1PPCInstrInfo_html_a0e886d9a212d231f928f41099b629ad9"><div class="ttname"><a href="classllvm_1_1PPCInstrInfo.html#a0e886d9a212d231f928f41099b629ad9">llvm::PPCInstrInfo::isCoalescableExtInstr</a></div><div class="ttdeci">bool isCoalescableExtInstr(const MachineInstr &amp;MI, unsigned &amp;SrcReg, unsigned &amp;DstReg, unsigned &amp;SubIdx) const override</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8cpp_source.html#l00283">PPCInstrInfo.cpp:283</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterClass_html_abd520c7b7939c6d4c37dff9e30e23fc6"><div class="ttname"><a href="classllvm_1_1TargetRegisterClass.html#abd520c7b7939c6d4c37dff9e30e23fc6">llvm::TargetRegisterClass::contains</a></div><div class="ttdeci">bool contains(unsigned Reg) const</div><div class="ttdoc">Return true if the specified register is included in this register class. </div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00089">TargetRegisterInfo.h:89</a></div></div>
<div class="ttc" id="classllvm_1_1StackOffset_html"><div class="ttname"><a href="classllvm_1_1StackOffset.html">llvm::StackOffset</a></div><div class="ttdoc">StackOffset is a wrapper around scalable and non-scalable offsets and is used in several functions su...</div><div class="ttdef"><b>Definition:</b> <a href="AArch64StackOffset_8h_source.html#l00037">AArch64StackOffset.h:37</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a30e7d619f3195fd890116da8b3ed6bab"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a30e7d619f3195fd890116da8b3ed6bab">llvm::MachineInstr::isCall</a></div><div class="ttdeci">bool isCall(QueryType Type=AnyInBundle) const</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00682">MachineInstr.h:682</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegister_html"><div class="ttname"><a href="classllvm_1_1MCRegister.html">llvm::MCRegister</a></div><div class="ttdoc">Wrapper class representing physical registers. Should be passed by value. </div><div class="ttdef"><b>Definition:</b> <a href="MCRegister_8h_source.html#l00022">MCRegister.h:22</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPC_html_a2108c96efd9d9e1b89dd25b89a23ed1a"><div class="ttname"><a href="namespacellvm_1_1PPC.html#a2108c96efd9d9e1b89dd25b89a23ed1a">llvm::PPC::getNonRecordFormOpcode</a></div><div class="ttdeci">int getNonRecordFormOpcode(uint16_t)</div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a9b48cb80ee1534c2b51d789b673137c1"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a9b48cb80ee1534c2b51d789b673137c1">llvm::MachineOperand::getMBB</a></div><div class="ttdeci">MachineBasicBlock * getMBB() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00550">MachineOperand.h:550</a></div></div>
<div class="ttc" id="namespacellvm_html_a1eb5609345b906d024fbf9e4bc1adc06a2d68d32ff95cd10b4899c2823ec28e97"><div class="ttname"><a href="namespacellvm.html#a1eb5609345b906d024fbf9e4bc1adc06a2d68d32ff95cd10b4899c2823ec28e97">llvm::Latency</a></div><div class="ttdef"><b>Definition:</b> <a href="SIMachineScheduler_8h_source.html#l00034">SIMachineScheduler.h:34</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_1_1PipelinerLoopInfo_html"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo_1_1PipelinerLoopInfo.html">llvm::TargetInstrInfo::PipelinerLoopInfo</a></div><div class="ttdoc">Object returned by analyzeLoopForPipelining. </div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00688">TargetInstrInfo.h:688</a></div></div>
<div class="ttc" id="namespacellvm_html"><div class="ttname"><a href="namespacellvm.html">llvm</a></div><div class="ttdoc">This class represents lattice values for constants. </div><div class="ttdef"><b>Definition:</b> <a href="AllocatorList_8h_source.html#l00023">AllocatorList.h:23</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPC_html_a14028f7fe73a11dabc6583510cc0a355ac95bcf15367e2c983dc09a5f6dba10f9"><div class="ttname"><a href="namespacellvm_1_1PPC.html#a14028f7fe73a11dabc6583510cc0a355ac95bcf15367e2c983dc09a5f6dba10f9">llvm::PPC::PRED_NU_MINUS</a></div><div class="ttdef"><b>Definition:</b> <a href="PPCPredicates_8h_source.html#l00042">PPCPredicates.h:42</a></div></div>
<div class="ttc" id="structllvm_1_1ImmInstrInfo_html_aae8bd368f3ad729fdc192b2eb4ca80bf"><div class="ttname"><a href="structllvm_1_1ImmInstrInfo.html#aae8bd368f3ad729fdc192b2eb4ca80bf">llvm::ImmInstrInfo::ZeroIsSpecialNew</a></div><div class="ttdeci">uint64_t ZeroIsSpecialNew</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8h_source.html#l00086">PPCInstrInfo.h:86</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPC_html_a14028f7fe73a11dabc6583510cc0a355ac89b6a30c033abb18a7e81f48b0e3593"><div class="ttname"><a href="namespacellvm_1_1PPC.html#a14028f7fe73a11dabc6583510cc0a355ac89b6a30c033abb18a7e81f48b0e3593">llvm::PPC::PRED_LE</a></div><div class="ttdef"><b>Definition:</b> <a href="PPCPredicates_8h_source.html#l00028">PPCPredicates.h:28</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPC_html_a14028f7fe73a11dabc6583510cc0a355a76dfc226a98ea8caf3c545fa54889b19"><div class="ttname"><a href="namespacellvm_1_1PPC.html#a14028f7fe73a11dabc6583510cc0a355a76dfc226a98ea8caf3c545fa54889b19">llvm::PPC::PRED_UN_MINUS</a></div><div class="ttdef"><b>Definition:</b> <a href="PPCPredicates_8h_source.html#l00041">PPCPredicates.h:41</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPC_html_a0e285e6b57446c2e6915107fe598883aa690b5c342106c270b005123adec2d7e6"><div class="ttname"><a href="namespacellvm_1_1PPC.html#a0e285e6b57446c2e6915107fe598883aa690b5c342106c270b005123adec2d7e6">llvm::PPC::DIR_PWR5</a></div><div class="ttdef"><b>Definition:</b> <a href="PPCSubtarget_8h_source.html#l00053">PPCSubtarget.h:53</a></div></div>
<div class="ttc" id="PPCInstrInfo_8cpp_html_a71aad62a44b1b906e8d438e380eb61e8a203be23a9676c21b66f7afc1b568fb2f"><div class="ttname"><a href="PPCInstrInfo_8cpp.html#a71aad62a44b1b906e8d438e380eb61e8a203be23a9676c21b66f7afc1b568fb2f">SOK_Int4Spill</a></div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8cpp_source.html#l00077">PPCInstrInfo.cpp:77</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_ad407b071bad6c9a435cade250ec8c8b6"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#ad407b071bad6c9a435cade250ec8c8b6">llvm::MachineOperand::setTargetFlags</a></div><div class="ttdeci">void setTargetFlags(unsigned F)</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00222">MachineOperand.h:222</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterClass_html_ae39f39f7451b8556a479efc27ad2a149"><div class="ttname"><a href="classllvm_1_1TargetRegisterClass.html#ae39f39f7451b8556a479efc27ad2a149">llvm::TargetRegisterClass::begin</a></div><div class="ttdeci">iterator begin() const</div><div class="ttdoc">begin/end - Return all of the registers in this class. </div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00071">TargetRegisterInfo.h:71</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html"><div class="ttname"><a href="classllvm_1_1MachineFunction.html">llvm::MachineFunction</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00223">MachineFunction.h:223</a></div></div>
<div class="ttc" id="classllvm_1_1PPCSubtarget_html_a6622b99b3c00a3938d969957312b1b52"><div class="ttname"><a href="classllvm_1_1PPCSubtarget.html#a6622b99b3c00a3938d969957312b1b52">llvm::PPCSubtarget::isPPC64</a></div><div class="ttdeci">bool isPPC64() const</div><div class="ttdoc">isPPC64 - Return true if we are generating code for 64-bit pointer mode. </div><div class="ttdef"><b>Definition:</b> <a href="PPCSubtarget_8cpp_source.html#l00245">PPCSubtarget.cpp:245</a></div></div>
<div class="ttc" id="PPCInstrInfo_8h_html"><div class="ttname"><a href="PPCInstrInfo_8h.html">PPCInstrInfo.h</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19addb9d78754c1f2e6d765a0da913f0800"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19addb9d78754c1f2e6d765a0da913f0800">llvm::PPCISD::BDZ</a></div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00267">PPCISelLowering.h:267</a></div></div>
<div class="ttc" id="structllvm_1_1LoadImmediateInfo_html_acaf80d046c8829eb2e8f84a785ded662"><div class="ttname"><a href="structllvm_1_1LoadImmediateInfo.html#acaf80d046c8829eb2e8f84a785ded662">llvm::LoadImmediateInfo::Is64Bit</a></div><div class="ttdeci">unsigned Is64Bit</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8h_source.html#l00107">PPCInstrInfo.h:107</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a20084f62caecb0db80ad71bdabda73c2"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a20084f62caecb0db80ad71bdabda73c2">llvm::ISD::ADDC</a></div><div class="ttdoc">Carry-setting nodes for multiple precision addition and subtraction. </div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00224">ISDOpcodes.h:224</a></div></div>
<div class="ttc" id="classllvm_1_1SmallVectorTemplateBase_html_af42bfbc067df27c19ee2fc859df58799"><div class="ttname"><a href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">llvm::SmallVectorTemplateBase&lt; T &gt;::push_back</a></div><div class="ttdeci">void push_back(const T &amp;Elt)</div><div class="ttdef"><b>Definition:</b> <a href="SmallVector_8h_source.html#l00211">SmallVector.h:211</a></div></div>
<div class="ttc" id="classllvm_1_1PPCInstrInfo_html_afb977cf93fe8661651e4503ae0722893"><div class="ttname"><a href="classllvm_1_1PPCInstrInfo.html#afb977cf93fe8661651e4503ae0722893">llvm::PPCInstrInfo::instrHasImmForm</a></div><div class="ttdeci">bool instrHasImmForm(unsigned Opc, bool IsVFReg, ImmInstrInfo &amp;III, bool PostRA) const</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8cpp_source.html#l02991">PPCInstrInfo.cpp:2991</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_ae8ff2acea4fe63e48e8fc6cf0620ff78"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#ae8ff2acea4fe63e48e8fc6cf0620ff78">llvm::MachineInstr::getDebugLoc</a></div><div class="ttdeci">const DebugLoc &amp; getDebugLoc() const</div><div class="ttdoc">Returns the debug location id of this MachineInstr. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00400">MachineInstr.h:400</a></div></div>
<div class="ttc" id="classllvm_1_1PPCInstrInfo_html_a9f6bd20f6d3bb4bb60d84472550ab6e5"><div class="ttname"><a href="classllvm_1_1PPCInstrInfo.html#a9f6bd20f6d3bb4bb60d84472550ab6e5">llvm::PPCInstrInfo::findLoopInstr</a></div><div class="ttdeci">MachineInstr * findLoopInstr(MachineBasicBlock &amp;PreHeader, SmallPtrSet&lt; MachineBasicBlock *, 8 &gt; &amp;Visited) const</div><div class="ttdoc">Find the hardware loop instruction used to set-up the specified loop. </div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8cpp_source.html#l04244">PPCInstrInfo.cpp:4244</a></div></div>
<div class="ttc" id="classllvm_1_1MCInstrDesc_html_ae7b0a4ffda55bfebe88d9fd59c5d019c"><div class="ttname"><a href="classllvm_1_1MCInstrDesc.html#ae7b0a4ffda55bfebe88d9fd59c5d019c">llvm::MCInstrDesc::getImplicitUses</a></div><div class="ttdeci">const MCPhysReg * getImplicitUses() const</div><div class="ttdoc">Return a list of registers that are potentially read by any instance of this machine instruction...</div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00566">MCInstrDesc.h:566</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCII_html_ae73836094d8b0399ba10a6e540a363ffaa7929b1029f09db9b9b538e0d200fdd8"><div class="ttname"><a href="namespacellvm_1_1PPCII.html#ae73836094d8b0399ba10a6e540a363ffaa7929b1029f09db9b9b538e0d200fdd8">llvm::PPCII::MO_TPREL_HA</a></div><div class="ttdef"><b>Definition:</b> <a href="PPC_8h_source.html#l00119">PPC.h:119</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_a7f0521fa2de44271fd4b909ea7351ef3"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#a7f0521fa2de44271fd4b909ea7351ef3">llvm::MachineBasicBlock::getFirstTerminator</a></div><div class="ttdeci">iterator getFirstTerminator()</div><div class="ttdoc">Returns an iterator to the first terminator instruction of this basic block. </div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8cpp_source.html#l00200">MachineBasicBlock.cpp:200</a></div></div>
<div class="ttc" id="classllvm_1_1MCInstrDesc_html"><div class="ttname"><a href="classllvm_1_1MCInstrDesc.html">llvm::MCInstrDesc</a></div><div class="ttdoc">Describe properties that are true of each instruction in the target description file. </div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00188">MCInstrDesc.h:188</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1Hwreg_html_a6110fc30bc7311a6cf99814530362e21"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21">llvm::AMDGPU::Hwreg::Offset</a></div><div class="ttdeci">Offset</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00342">SIDefines.h:342</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a9ab5860c97a00c4627a08cab7b0c8178"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a9ab5860c97a00c4627a08cab7b0c8178">llvm::ISD::FMUL</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00295">ISDOpcodes.h:295</a></div></div>
<div class="ttc" id="classllvm_1_1PPCInstrInfo_html_a31fef05bbdd37ce0a7cf6ee85a6b5a9c"><div class="ttname"><a href="classllvm_1_1PPCInstrInfo.html#a31fef05bbdd37ce0a7cf6ee85a6b5a9c">llvm::PPCInstrInfo::getRecordFormOpcode</a></div><div class="ttdeci">static int getRecordFormOpcode(unsigned Opcode)</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8cpp_source.html#l03870">PPCInstrInfo.cpp:3870</a></div></div>
<div class="ttc" id="Debug_8h_html"><div class="ttname"><a href="Debug_8h.html">Debug.h</a></div></div>
<div class="ttc" id="MachineSink_8cpp_html_a359e1ff26f6d466d927a61aae45b05c3"><div class="ttname"><a href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a></div><div class="ttdeci">unsigned Reg</div><div class="ttdef"><b>Definition:</b> <a href="MachineSink_8cpp_source.html#l01139">MachineSink.cpp:1139</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a028a8c5113d40d8c3f4427053bf36738"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a028a8c5113d40d8c3f4427053bf36738">llvm::MachineOperand::getSubReg</a></div><div class="ttdeci">unsigned getSubReg() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00363">MachineOperand.h:363</a></div></div>
<div class="ttc" id="classllvm_1_1PPCSubtarget_html_af9115d3bb28bf9ab9b3f32dadba86c39"><div class="ttname"><a href="classllvm_1_1PPCSubtarget.html#af9115d3bb28bf9ab9b3f32dadba86c39">llvm::PPCSubtarget::hasVSX</a></div><div class="ttdeci">bool hasVSX() const</div><div class="ttdef"><b>Definition:</b> <a href="PPCSubtarget_8h_source.html#l00257">PPCSubtarget.h:257</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPC_html_a0e285e6b57446c2e6915107fe598883aa00d4f7d7f8d110db90749f417fceff3a"><div class="ttname"><a href="namespacellvm_1_1PPC.html#a0e285e6b57446c2e6915107fe598883aa00d4f7d7f8d110db90749f417fceff3a">llvm::PPC::DIR_E500mc</a></div><div class="ttdef"><b>Definition:</b> <a href="PPCSubtarget_8h_source.html#l00049">PPCSubtarget.h:49</a></div></div>
<div class="ttc" id="PPCInstrInfo_8cpp_html_a93c546def4cf10e701699eba921b3532"><div class="ttname"><a href="PPCInstrInfo_8cpp.html#a93c546def4cf10e701699eba921b3532">DisableCmpOpt</a></div><div class="ttdeci">static cl::opt&lt; bool &gt; DisableCmpOpt(&quot;disable-ppc-cmp-opt&quot;, cl::desc(&quot;Disable compare instruction optimization&quot;), cl::Hidden)</div></div>
<div class="ttc" id="classllvm_1_1PPCInstrInfo_html_a71d26c25426803c700863bc98bc1d4fd"><div class="ttname"><a href="classllvm_1_1PPCInstrInfo.html#a71d26c25426803c700863bc98bc1d4fd">llvm::PPCInstrInfo::reverseBranchCondition</a></div><div class="ttdeci">bool reverseBranchCondition(SmallVectorImpl&lt; MachineOperand &gt; &amp;Cond) const override</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8cpp_source.html#l01314">PPCInstrInfo.cpp:1314</a></div></div>
<div class="ttc" id="classllvm_1_1PPCInstrInfo_html_a7d841f6c4d4a0042484feff56fd25857"><div class="ttname"><a href="classllvm_1_1PPCInstrInfo.html#a7d841f6c4d4a0042484feff56fd25857">llvm::PPCInstrInfo::getMemOperandWithOffsetWidth</a></div><div class="ttdeci">bool getMemOperandWithOffsetWidth(const MachineInstr &amp;LdSt, const MachineOperand *&amp;BaseOp, int64_t &amp;Offset, unsigned &amp;Width, const TargetRegisterInfo *TRI) const</div><div class="ttdoc">Return true if get the base operand, byte offset of an instruction and the memory width...</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8cpp_source.html#l04259">PPCInstrInfo.cpp:4259</a></div></div>
<div class="ttc" id="classllvm_1_1PPCInstrInfo_html_ae91d2d0672c290bb7ecdc7527d6eb08c"><div class="ttname"><a href="classllvm_1_1PPCInstrInfo.html#ae91d2d0672c290bb7ecdc7527d6eb08c">llvm::PPCInstrInfo::isStoreToStackSlot</a></div><div class="ttdeci">unsigned isStoreToStackSlot(const MachineInstr &amp;MI, int &amp;FrameIndex) const override</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8cpp_source.html#l00352">PPCInstrInfo.cpp:352</a></div></div>
<div class="ttc" id="namespacellvm_1_1CodeGenOpt_html_a411055ea15209051c2370bbf655ec8d4a71969d8670845bfa9d80ba2197dba678"><div class="ttname"><a href="namespacellvm_1_1CodeGenOpt.html#a411055ea15209051c2370bbf655ec8d4a71969d8670845bfa9d80ba2197dba678">llvm::CodeGenOpt::Aggressive</a></div><div class="ttdef"><b>Definition:</b> <a href="CodeGen_8h_source.html#l00056">CodeGen.h:56</a></div></div>
<div class="ttc" id="structllvm_1_1ImmInstrInfo_html_a606436aa8a72e17a56ccb60ffadd54f2"><div class="ttname"><a href="structllvm_1_1ImmInstrInfo.html#a606436aa8a72e17a56ccb60ffadd54f2">llvm::ImmInstrInfo::IsCommutative</a></div><div class="ttdeci">uint64_t IsCommutative</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8h_source.html#l00088">PPCInstrInfo.h:88</a></div></div>
<div class="ttc" id="classllvm_1_1PPCInstrInfo_html_a830ea3a66d17dde796c0623587a8d701"><div class="ttname"><a href="classllvm_1_1PPCInstrInfo.html#a830ea3a66d17dde796c0623587a8d701">llvm::PPCInstrInfo::getSerializableDirectMachineOperandTargetFlags</a></div><div class="ttdeci">ArrayRef&lt; std::pair&lt; unsigned, const char * &gt; &gt; getSerializableDirectMachineOperandTargetFlags() const override</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8cpp_source.html#l02019">PPCInstrInfo.cpp:2019</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a17f5d15a7320dec2cfefb6617f711ab7"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a17f5d15a7320dec2cfefb6617f711ab7">llvm::MachineInstr::mayLoadOrStore</a></div><div class="ttdeci">bool mayLoadOrStore(QueryType Type=AnyInBundle) const</div><div class="ttdoc">Return true if this instruction could possibly read or modify memory. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00879">MachineInstr.h:879</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a75eb135014670ce946e78739cdc9b51b"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a75eb135014670ce946e78739cdc9b51b">llvm::MachineOperand::isDef</a></div><div class="ttdeci">bool isDef() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00373">MachineOperand.h:373</a></div></div>
<div class="ttc" id="structllvm_1_1ImmInstrInfo_html_ac6c300b1cfe574d36fe8547c4470f661"><div class="ttname"><a href="structllvm_1_1ImmInstrInfo.html#ac6c300b1cfe574d36fe8547c4470f661">llvm::ImmInstrInfo::TruncateImmTo</a></div><div class="ttdeci">uint64_t TruncateImmTo</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8h_source.html#l00098">PPCInstrInfo.h:98</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_accc60d2019e9dff57bb0918a94422ebb"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#accc60d2019e9dff57bb0918a94422ebb">llvm::MachineInstr::dump</a></div><div class="ttdeci">void dump() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8cpp_source.html#l01448">MachineInstr.cpp:1448</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPC_html_a0e285e6b57446c2e6915107fe598883aa664d0abca2c75f8a6f8ce2dcc21cd676"><div class="ttname"><a href="namespacellvm_1_1PPC.html#a0e285e6b57446c2e6915107fe598883aa664d0abca2c75f8a6f8ce2dcc21cd676">llvm::PPC::DIR_PWR6X</a></div><div class="ttdef"><b>Definition:</b> <a href="PPCSubtarget_8h_source.html#l00056">PPCSubtarget.h:56</a></div></div>
<div class="ttc" id="MCAsmInfo_8h_html"><div class="ttname"><a href="MCAsmInfo_8h.html">MCAsmInfo.h</a></div></div>
<div class="ttc" id="namespacellvm_html_a4c325dfb28ee59541a0c1aef2e66c80f"><div class="ttname"><a href="namespacellvm.html#a4c325dfb28ee59541a0c1aef2e66c80f">llvm::isInt&lt; 16 &gt;</a></div><div class="ttdeci">constexpr bool isInt&lt; 16 &gt;(int64_t x)</div><div class="ttdef"><b>Definition:</b> <a href="MathExtras_8h_source.html#l00342">MathExtras.h:342</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPC_html_a14028f7fe73a11dabc6583510cc0a355a2b0d1201213c898ccbbc475b86c296aa"><div class="ttname"><a href="namespacellvm_1_1PPC.html#a14028f7fe73a11dabc6583510cc0a355a2b0d1201213c898ccbbc475b86c296aa">llvm::PPC::PRED_GE_PLUS</a></div><div class="ttdef"><b>Definition:</b> <a href="PPCPredicates_8h_source.html#l00046">PPCPredicates.h:46</a></div></div>
<div class="ttc" id="namespacellvm_html_a0bf75467957937ad23ad7be19f489934"><div class="ttname"><a href="namespacellvm.html#a0bf75467957937ad23ad7be19f489934">llvm::STATISTIC</a></div><div class="ttdeci">STATISTIC(NumFunctions, &quot;Total number of functions&quot;)</div></div>
<div class="ttc" id="structllvm_1_1ImmInstrInfo_html_aa50dc0db89af0c3fa23a670a65f4bea5"><div class="ttname"><a href="structllvm_1_1ImmInstrInfo.html#aa50dc0db89af0c3fa23a670a65f4bea5">llvm::ImmInstrInfo::ImmWidth</a></div><div class="ttdeci">uint64_t ImmWidth</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8h_source.html#l00096">PPCInstrInfo.h:96</a></div></div>
<div class="ttc" id="MachineSink_8cpp_html_a0f36ed1bc17fc1aa97fe291c439a0698"><div class="ttname"><a href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a></div><div class="ttdeci">unsigned const TargetRegisterInfo * TRI</div><div class="ttdef"><b>Definition:</b> <a href="MachineSink_8cpp_source.html#l01140">MachineSink.cpp:1140</a></div></div>
<div class="ttc" id="classllvm_1_1DebugLoc_html"><div class="ttname"><a href="classllvm_1_1DebugLoc.html">llvm::DebugLoc</a></div><div class="ttdoc">A debug info location. </div><div class="ttdef"><b>Definition:</b> <a href="DebugLoc_8h_source.html#l00033">DebugLoc.h:33</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a61a42c85bd86c6ca4554e27d33c3f798"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a61a42c85bd86c6ca4554e27d33c3f798">llvm::MachineOperand::setIsDead</a></div><div class="ttdeci">void setIsDead(bool Val=true)</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00504">MachineOperand.h:504</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a5b401e780c5eed0aca1cfbf44d36a545"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a5b401e780c5eed0aca1cfbf44d36a545">llvm::MachineOperand::isCPI</a></div><div class="ttdeci">bool isCPI() const</div><div class="ttdoc">isCPI - Tests if this is a MO_ConstantPoolIndex operand. </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00331">MachineOperand.h:331</a></div></div>
<div class="ttc" id="classllvm_1_1Function_html"><div class="ttname"><a href="classllvm_1_1Function.html">llvm::Function</a></div><div class="ttdef"><b>Definition:</b> <a href="Function_8h_source.html#l00059">Function.h:59</a></div></div>
<div class="ttc" id="classllvm_1_1MCInstrDesc_html_afa2cee6d743bcfb8946e6dcc4a6cc443"><div class="ttname"><a href="classllvm_1_1MCInstrDesc.html#afa2cee6d743bcfb8946e6dcc4a6cc443">llvm::MCInstrDesc::isPseudo</a></div><div class="ttdeci">bool isPseudo() const</div><div class="ttdoc">Return true if this is a pseudo instruction that doesn&amp;#39;t correspond to a real machine instruction...</div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00271">MCInstrDesc.h:271</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19a453b3ee2482b8a61bbcf5ce1cd6e395e"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a453b3ee2482b8a61bbcf5ce1cd6e395e">llvm::PPCISD::BCTRL</a></div><div class="ttdoc">CHAIN,FLAG = BCTRL(CHAIN, INFLAG) - Directly corresponds to a BCTRL instruction. </div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00182">PPCISelLowering.h:182</a></div></div>
<div class="ttc" id="MathExtras_8h_html_a9211f62d8e1e6de999eaa63ec0f6ae02"><div class="ttname"><a href="MathExtras_8h.html#a9211f62d8e1e6de999eaa63ec0f6ae02">R2</a></div><div class="ttdeci">#define R2(n)</div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_aaee820701392c55ad54235d3d7201206"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#aaee820701392c55ad54235d3d7201206">llvm::MachineOperand::isDead</a></div><div class="ttdeci">bool isDead() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00383">MachineOperand.h:383</a></div></div>
<div class="ttc" id="structllvm_1_1ImmInstrInfo_html_a528b7ccd92e952d902dd916aa4c0ad4b"><div class="ttname"><a href="structllvm_1_1ImmInstrInfo.html#a528b7ccd92e952d902dd916aa4c0ad4b">llvm::ImmInstrInfo::OpNoForForwarding</a></div><div class="ttdeci">uint64_t OpNoForForwarding</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8h_source.html#l00090">PPCInstrInfo.h:90</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_acbc921830578e2741be6549db716c0ce"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#acbc921830578e2741be6549db716c0ce">llvm::MachineBasicBlock::end</a></div><div class="ttdeci">iterator end()</div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00218">MachineBasicBlock.h:218</a></div></div>
<div class="ttc" id="Statistic_8h_html"><div class="ttname"><a href="Statistic_8h.html">Statistic.h</a></div></div>
<div class="ttc" id="namespacellvm_html_a1eb5609345b906d024fbf9e4bc1adc06afe578efb7ca235af77fb0eef7edcf639"><div class="ttname"><a href="namespacellvm.html#a1eb5609345b906d024fbf9e4bc1adc06afe578efb7ca235af77fb0eef7edcf639">llvm::Depth</a></div><div class="ttdef"><b>Definition:</b> <a href="SIMachineScheduler_8h_source.html#l00036">SIMachineScheduler.h:36</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a76f61c6784df6dc8402a8b9011041926"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a76f61c6784df6dc8402a8b9011041926">llvm::MachineOperand::isImm</a></div><div class="ttdeci">bool isImm() const</div><div class="ttdoc">isImm - Tests if this is a MO_Immediate operand. </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00321">MachineOperand.h:321</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPC_html_a0e285e6b57446c2e6915107fe598883aa0a03bfd83c00f4d1edab975b7bfe7f36"><div class="ttname"><a href="namespacellvm_1_1PPC.html#a0e285e6b57446c2e6915107fe598883aa0a03bfd83c00f4d1edab975b7bfe7f36">llvm::PPC::DIR_PWR9</a></div><div class="ttdef"><b>Definition:</b> <a href="PPCSubtarget_8h_source.html#l00059">PPCSubtarget.h:59</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBuilder_html_af8571e8dfb010fd8ae76cc4f87aafaac"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html#af8571e8dfb010fd8ae76cc4f87aafaac">llvm::MachineInstrBuilder::addMBB</a></div><div class="ttdeci">const MachineInstrBuilder &amp; addMBB(MachineBasicBlock *MBB, unsigned TargetFlags=0) const</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00137">MachineInstrBuilder.h:137</a></div></div>
<div class="ttc" id="structllvm_1_1ImmInstrInfo_html_a1749c6946477b2e208391a3555fb94b9"><div class="ttname"><a href="structllvm_1_1ImmInstrInfo.html#a1749c6946477b2e208391a3555fb94b9">llvm::ImmInstrInfo::IsSummingOperands</a></div><div class="ttdeci">uint64_t IsSummingOperands</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8h_source.html#l00100">PPCInstrInfo.h:100</a></div></div>
<div class="ttc" id="PPCInstrInfo_8cpp_html_a71aad62a44b1b906e8d438e380eb61e8aebb17008ba7c038f4f6f1a83d7b65d76"><div class="ttname"><a href="PPCInstrInfo_8cpp.html#a71aad62a44b1b906e8d438e380eb61e8aebb17008ba7c038f4f6f1a83d7b65d76">SOK_LastOpcodeSpill</a></div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8cpp_source.html#l00093">PPCInstrInfo.cpp:93</a></div></div>
<div class="ttc" id="namespacellvm_1_1ARM__PROC_html_a1add7850fad3f66c140ecee871460ea4ae9d798593a4a6b5cc48486a453a59e5e"><div class="ttname"><a href="namespacellvm_1_1ARM__PROC.html#a1add7850fad3f66c140ecee871460ea4ae9d798593a4a6b5cc48486a453a59e5e">llvm::ARM_PROC::IE</a></div><div class="ttdef"><b>Definition:</b> <a href="MCTargetDesc_2ARMBaseInfo_8h_source.html#l00027">ARMBaseInfo.h:27</a></div></div>
<div class="ttc" id="namespacellvm_1_1cl_html_a68075925a54790e71ca790e1d4f21a40a263ac008d8d31f13ce460395fc4cf7e6"><div class="ttname"><a href="namespacellvm_1_1cl.html#a68075925a54790e71ca790e1d4f21a40a263ac008d8d31f13ce460395fc4cf7e6">llvm::cl::Hidden</a></div><div class="ttdef"><b>Definition:</b> <a href="CommandLine_8h_source.html#l00148">CommandLine.h:148</a></div></div>
<div class="ttc" id="classllvm_1_1PPCInstrInfo_html_a59887cae1e7262972fc0511d90110c13"><div class="ttname"><a href="classllvm_1_1PPCInstrInfo.html#a59887cae1e7262972fc0511d90110c13">llvm::PPCInstrInfo::isSignExtended</a></div><div class="ttdeci">bool isSignExtended(const MachineInstr &amp;MI, const unsigned depth=0) const</div><div class="ttdoc">Return true if the output of the instruction is always a sign-extended, i.e. </div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8h_source.html#l00411">PPCInstrInfo.h:411</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_ad4a32b52ea36d2c35a9860fe263d0574"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#ad4a32b52ea36d2c35a9860fe263d0574">llvm::MachineInstr::clearRegisterDeads</a></div><div class="ttdeci">void clearRegisterDeads(Register Reg)</div><div class="ttdoc">Clear all dead flags on operands defining register Reg. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8cpp_source.html#l01917">MachineInstr.cpp:1917</a></div></div>
<div class="ttc" id="structllvm_1_1LoadImmediateInfo_html_aaf91f2e9fa96f015190607fb90e932b7"><div class="ttname"><a href="structllvm_1_1LoadImmediateInfo.html#aaf91f2e9fa96f015190607fb90e932b7">llvm::LoadImmediateInfo::Imm</a></div><div class="ttdeci">unsigned Imm</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8h_source.html#l00106">PPCInstrInfo.h:106</a></div></div>
<div class="ttc" id="AArch64AdvSIMDScalarPass_8cpp_html_a1112b818386ec01ddfdf3a5d0024eb17"><div class="ttname"><a href="AArch64AdvSIMDScalarPass_8cpp.html#a1112b818386ec01ddfdf3a5d0024eb17">contains</a></div><div class="ttdeci">return AArch64::GPR64RegClass contains(Reg)</div></div>
<div class="ttc" id="PPCInstrInfo_8cpp_html_a71aad62a44b1b906e8d438e380eb61e8a2f7a22dfa07c3ac4bb6a2678ac4db80d"><div class="ttname"><a href="PPCInstrInfo_8cpp.html#a71aad62a44b1b906e8d438e380eb61e8a2f7a22dfa07c3ac4bb6a2678ac4db80d">SOK_VRVectorSpill</a></div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8cpp_source.html#l00083">PPCInstrInfo.cpp:83</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_aa363afffca4fc13a709673936b47fe33"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#aa363afffca4fc13a709673936b47fe33">llvm::MachineRegisterInfo::getRegClass</a></div><div class="ttdeci">const TargetRegisterClass * getRegClass(Register Reg) const</div><div class="ttdoc">Return the register class of the specified virtual register. </div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00631">MachineRegisterInfo.h:631</a></div></div>
<div class="ttc" id="classllvm_1_1PPCInstrInfo_html_a8abe69762bb82834b786c78b35015734"><div class="ttname"><a href="classllvm_1_1PPCInstrInfo.html#a8abe69762bb82834b786c78b35015734">llvm::PPCInstrInfo::CreateTargetHazardRecognizer</a></div><div class="ttdeci">ScheduleHazardRecognizer * CreateTargetHazardRecognizer(const TargetSubtargetInfo *STI, const ScheduleDAG *DAG) const override</div><div class="ttdoc">CreateTargetHazardRecognizer - Return the hazard recognizer to use for this target when scheduling th...</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8cpp_source.html#l00108">PPCInstrInfo.cpp:108</a></div></div>
<div class="ttc" id="structllvm_1_1LoadImmediateInfo_html"><div class="ttname"><a href="structllvm_1_1LoadImmediateInfo.html">llvm::LoadImmediateInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8h_source.html#l00105">PPCInstrInfo.h:105</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAG_html_a5a3d3d075a208011a24a0918b58d7daa"><div class="ttname"><a href="classllvm_1_1ScheduleDAG.html#a5a3d3d075a208011a24a0918b58d7daa">llvm::ScheduleDAG::MF</a></div><div class="ttdeci">MachineFunction &amp; MF</div><div class="ttdoc">Machine function. </div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00560">ScheduleDAG.h:560</a></div></div>
<div class="ttc" id="namespacellvm_1_1MCOI_html_aaa8eb58fd1b8466eb64a43df890cb8c1ae01b27a05209c02ca1bdb5a6033731fb"><div class="ttname"><a href="namespacellvm_1_1MCOI.html#aaa8eb58fd1b8466eb64a43df890cb8c1ae01b27a05209c02ca1bdb5a6033731fb">llvm::MCOI::TIED_TO</a></div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00033">MCInstrDesc.h:33</a></div></div>
<div class="ttc" id="classllvm_1_1Optional_html"><div class="ttname"><a href="classllvm_1_1Optional.html">llvm::Optional&lt; bool &gt;</a></div></div>
<div class="ttc" id="classllvm_1_1PPCInstrInfo_html_a463b524077a8bf49aff4cdcdb0a5b107"><div class="ttname"><a href="classllvm_1_1PPCInstrInfo.html#a463b524077a8bf49aff4cdcdb0a5b107">llvm::PPCInstrInfo::isXFormMemOp</a></div><div class="ttdeci">bool isXFormMemOp(unsigned Opcode) const</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8h_source.html#l00187">PPCInstrInfo.h:187</a></div></div>
<div class="ttc" id="PPCInstrInfo_8cpp_html_a71aad62a44b1b906e8d438e380eb61e8ac1d5fab22e0bb96422b0e5969e90a0d3"><div class="ttname"><a href="PPCInstrInfo_8cpp.html#a71aad62a44b1b906e8d438e380eb61e8ac1d5fab22e0bb96422b0e5969e90a0d3">SOK_VRSaveSpill</a></div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8cpp_source.html#l00087">PPCInstrInfo.cpp:87</a></div></div>
<div class="ttc" id="classllvm_1_1PPCInstrInfo_html_a6a83bdf9a27a338871cb49fbada7d846"><div class="ttname"><a href="classllvm_1_1PPCInstrInfo.html#a6a83bdf9a27a338871cb49fbada7d846">llvm::PPCInstrInfo::isAssociativeAndCommutative</a></div><div class="ttdeci">bool isAssociativeAndCommutative(const MachineInstr &amp;Inst) const override</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8cpp_source.html#l00233">PPCInstrInfo.cpp:233</a></div></div>
<div class="ttc" id="classllvm_1_1PPCDispatchGroupSBHazardRecognizer_html"><div class="ttname"><a href="classllvm_1_1PPCDispatchGroupSBHazardRecognizer.html">llvm::PPCDispatchGroupSBHazardRecognizer</a></div><div class="ttdoc">PPCDispatchGroupSBHazardRecognizer - This class implements a scoreboard-based hazard recognizer for P...</div><div class="ttdef"><b>Definition:</b> <a href="PPCHazardRecognizers_8h_source.html#l00025">PPCHazardRecognizers.h:25</a></div></div>
<div class="ttc" id="classllvm_1_1MachineMemOperand_html"><div class="ttname"><a href="classllvm_1_1MachineMemOperand.html">llvm::MachineMemOperand</a></div><div class="ttdoc">A description of a memory reference used in the backend. </div><div class="ttdef"><b>Definition:</b> <a href="MachineMemOperand_8h_source.html#l00126">MachineMemOperand.h:126</a></div></div>
<div class="ttc" id="classllvm_1_1PPCInstrInfo_html_a7208e2490045a3f9775f51c3722b1812"><div class="ttname"><a href="classllvm_1_1PPCInstrInfo.html#a7208e2490045a3f9775f51c3722b1812">llvm::PPCInstrInfo::analyzeCompare</a></div><div class="ttdeci">bool analyzeCompare(const MachineInstr &amp;MI, unsigned &amp;SrcReg, unsigned &amp;SrcReg2, int &amp;Mask, int &amp;Value) const override</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8cpp_source.html#l01590">PPCInstrInfo.cpp:1590</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPC_html_a14028f7fe73a11dabc6583510cc0a355a44abec85091b571da2189ac4bd139095"><div class="ttname"><a href="namespacellvm_1_1PPC.html#a14028f7fe73a11dabc6583510cc0a355a44abec85091b571da2189ac4bd139095">llvm::PPC::PRED_GE</a></div><div class="ttdef"><b>Definition:</b> <a href="PPCPredicates_8h_source.html#l00030">PPCPredicates.h:30</a></div></div>
<div class="ttc" id="classllvm_1_1AttributeSet_html"><div class="ttname"><a href="classllvm_1_1AttributeSet.html">llvm::AttributeSet</a></div><div class="ttdef"><b>Definition:</b> <a href="Attributes_8h_source.html#l00214">Attributes.h:214</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPC_html_a0e285e6b57446c2e6915107fe598883aa0c8a5dd168df904e8c29520a47502a61"><div class="ttname"><a href="namespacellvm_1_1PPC.html#a0e285e6b57446c2e6915107fe598883aa0c8a5dd168df904e8c29520a47502a61">llvm::PPC::DIR_PWR7</a></div><div class="ttdef"><b>Definition:</b> <a href="PPCSubtarget_8h_source.html#l00057">PPCSubtarget.h:57</a></div></div>
<div class="ttc" id="PPCMachineFunctionInfo_8h_html"><div class="ttname"><a href="PPCMachineFunctionInfo_8h.html">PPCMachineFunctionInfo.h</a></div></div>
<div class="ttc" id="classllvm_1_1PPCFunctionInfo_html"><div class="ttname"><a href="classllvm_1_1PPCFunctionInfo.html">llvm::PPCFunctionInfo</a></div><div class="ttdoc">PPCFunctionInfo - This class is derived from MachineFunction private PowerPC target-specific informat...</div><div class="ttdef"><b>Definition:</b> <a href="PPCMachineFunctionInfo_8h_source.html#l00024">PPCMachineFunctionInfo.h:24</a></div></div>
<div class="ttc" id="classllvm_1_1MCInstrDesc_html_a0ca904e64ee29c8812ed34e632d3c947"><div class="ttname"><a href="classllvm_1_1MCInstrDesc.html#a0ca904e64ee29c8812ed34e632d3c947">llvm::MCInstrDesc::getNumOperands</a></div><div class="ttdeci">unsigned getNumOperands() const</div><div class="ttdoc">Return the number of declared MachineOperands for this MachineInstruction. </div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00235">MCInstrDesc.h:235</a></div></div>
<div class="ttc" id="HexagonCopyToCombine_8cpp_html_a1d40004718218dbdf06b496766299101"><div class="ttname"><a href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a></div><div class="ttdeci">const HexagonInstrInfo * TII</div><div class="ttdef"><b>Definition:</b> <a href="HexagonCopyToCombine_8cpp_source.html#l00127">HexagonCopyToCombine.cpp:127</a></div></div>
<div class="ttc" id="namespacellvm_html_a0448108c43f3a226744d0a4c28c989f7"><div class="ttname"><a href="namespacellvm.html#a0448108c43f3a226744d0a4c28c989f7">llvm::makeArrayRef</a></div><div class="ttdeci">ArrayRef&lt; T &gt; makeArrayRef(const T &amp;OneElt)</div><div class="ttdoc">Construct an ArrayRef from a single element. </div><div class="ttdef"><b>Definition:</b> <a href="ArrayRef_8h_source.html#l00460">ArrayRef.h:460</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a432824f0975bb863478bf4ef3a5df258"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a432824f0975bb863478bf4ef3a5df258">llvm::MachineInstr::getNumOperands</a></div><div class="ttdeci">unsigned getNumOperands() const</div><div class="ttdoc">Retuns the total number of operands. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00429">MachineInstr.h:429</a></div></div>
<div class="ttc" id="classllvm_1_1PPCSubtarget_html_afa0a5ce6c823bc830a398d8604cf29ce"><div class="ttname"><a href="classllvm_1_1PPCSubtarget.html#afa0a5ce6c823bc830a398d8604cf29ce">llvm::PPCSubtarget::hasDirectMove</a></div><div class="ttdeci">bool hasDirectMove() const</div><div class="ttdef"><b>Definition:</b> <a href="PPCSubtarget_8h_source.html#l00287">PPCSubtarget.h:287</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCII_html_ae73836094d8b0399ba10a6e540a363ffa0ab30789f6ac6df962adba01f53c2888"><div class="ttname"><a href="namespacellvm_1_1PPCII.html#ae73836094d8b0399ba10a6e540a363ffa0ab30789f6ac6df962adba01f53c2888">llvm::PPCII::MO_TLSLD_LO</a></div><div class="ttdef"><b>Definition:</b> <a href="PPC_8h_source.html#l00124">PPC.h:124</a></div></div>
<div class="ttc" id="VPlanSLP_8cpp_html_a766b3f649f6ebad6490c1ecd254a69f3"><div class="ttname"><a href="VPlanSLP_8cpp.html#a766b3f649f6ebad6490c1ecd254a69f3">getOpcode</a></div><div class="ttdeci">static Optional&lt; unsigned &gt; getOpcode(ArrayRef&lt; VPValue *&gt; Values)</div><div class="ttdoc">Returns the opcode of Values or ~0 if they do not all agree. </div><div class="ttdef"><b>Definition:</b> <a href="VPlanSLP_8cpp_source.html#l00196">VPlanSLP.cpp:196</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBundleIterator_html"><div class="ttname"><a href="classllvm_1_1MachineInstrBundleIterator.html">llvm::MachineInstrBundleIterator&lt; MachineInstr &gt;</a></div></div>
<div class="ttc" id="classllvm_1_1SmallVectorImpl_html"><div class="ttname"><a href="classllvm_1_1SmallVectorImpl.html">llvm::SmallVectorImpl</a></div><div class="ttdoc">This class consists of common code factored out of the SmallVector class to reduce code duplication b...</div><div class="ttdef"><b>Definition:</b> <a href="APFloat_8h_source.html#l00042">APFloat.h:42</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_ac2421adbb9996e1b15f03a8abb6c70a8"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#ac2421adbb9996e1b15f03a8abb6c70a8">llvm::MachineInstr::eraseFromParent</a></div><div class="ttdeci">void eraseFromParent()</div><div class="ttdoc">Unlink &amp;#39;this&amp;#39; from the containing basic block and delete it. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8cpp_source.html#l00669">MachineInstr.cpp:669</a></div></div>
<div class="ttc" id="MachineFrameInfo_8h_html"><div class="ttname"><a href="MachineFrameInfo_8h.html">MachineFrameInfo.h</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterClass_html"><div class="ttname"><a href="classllvm_1_1TargetRegisterClass.html">llvm::TargetRegisterClass</a></div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00044">TargetRegisterInfo.h:44</a></div></div>
<div class="ttc" id="STLExtras_8h_html"><div class="ttname"><a href="STLExtras_8h.html">STLExtras.h</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a0e85c20fe804527f12c86db38ec947ea"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a0e85c20fe804527f12c86db38ec947ea">llvm::MachineInstr::isTerminator</a></div><div class="ttdeci">bool isTerminator(QueryType Type=AnyInBundle) const</div><div class="ttdoc">Returns true if this instruction part of the terminator for a basic block. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00698">MachineInstr.h:698</a></div></div>
<div class="ttc" id="classllvm_1_1AttributeList_html_a0b761f8cd800a77fd19c24e48429859a"><div class="ttname"><a href="classllvm_1_1AttributeList.html#a0b761f8cd800a77fd19c24e48429859a">llvm::AttributeList::getRetAttributes</a></div><div class="ttdeci">AttributeSet getRetAttributes() const</div><div class="ttdoc">The attributes for the ret value are returned. </div><div class="ttdef"><b>Definition:</b> <a href="Attributes_8cpp_source.html#l01293">Attributes.cpp:1293</a></div></div>
<div class="ttc" id="structllvm_1_1ImmInstrInfo_html_a0d02c7cf038307122fd7169fe910d72f"><div class="ttname"><a href="structllvm_1_1ImmInstrInfo.html#a0d02c7cf038307122fd7169fe910d72f">llvm::ImmInstrInfo::SignedImm</a></div><div class="ttdeci">uint64_t SignedImm</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8h_source.html#l00078">PPCInstrInfo.h:78</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFrameInfo_html"><div class="ttname"><a href="classllvm_1_1MachineFrameInfo.html">llvm::MachineFrameInfo</a></div><div class="ttdoc">The MachineFrameInfo class represents an abstract stack frame until prolog/epilog code is inserted...</div><div class="ttdef"><b>Definition:</b> <a href="MachineFrameInfo_8h_source.html#l00106">MachineFrameInfo.h:106</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a0363204b5fbab08a46f5a7cd7f376f78"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">llvm::MachineInstr::getOpcode</a></div><div class="ttdeci">unsigned getOpcode() const</div><div class="ttdoc">Returns the opcode of this MachineInstr. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00426">MachineInstr.h:426</a></div></div>
<div class="ttc" id="classllvm_1_1PPCInstrInfo_html_a111dcd9b1325e89d9724d5481ddcd1a9"><div class="ttname"><a href="classllvm_1_1PPCInstrInfo.html#a111dcd9b1325e89d9724d5481ddcd1a9">llvm::PPCInstrInfo::updatedRC</a></div><div class="ttdeci">const TargetRegisterClass * updatedRC(const TargetRegisterClass *RC) const</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8cpp_source.html#l03864">PPCInstrInfo.cpp:3864</a></div></div>
<div class="ttc" id="structllvm_1_1ImmInstrInfo_html_ace8444c8f03d1c0079250b15cd607337"><div class="ttname"><a href="structllvm_1_1ImmInstrInfo.html#ace8444c8f03d1c0079250b15cd607337">llvm::ImmInstrInfo::ZeroIsSpecialOrig</a></div><div class="ttdeci">uint64_t ZeroIsSpecialOrig</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8h_source.html#l00083">PPCInstrInfo.h:83</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a5c795cebe61a68d38beaae776770eeb0"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a5c795cebe61a68d38beaae776770eeb0">llvm::MachineOperand::getSymbolName</a></div><div class="ttdeci">const char * getSymbolName() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00606">MachineOperand.h:606</a></div></div>
<div class="ttc" id="PPCInstrInfo_8cpp_html_a044cd55a1cb57c8b60d79e33fa59fb58"><div class="ttname"><a href="PPCInstrInfo_8cpp.html#a044cd55a1cb57c8b60d79e33fa59fb58">isZeroExtendingOp</a></div><div class="ttdeci">static bool isZeroExtendingOp(const MachineInstr &amp;MI)</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8cpp_source.html#l03912">PPCInstrInfo.cpp:3912</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_aab286010c5d6d400df9eee0ef4d196f0"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#aab286010c5d6d400df9eee0ef4d196f0">llvm::MachineFunction::getMachineMemOperand</a></div><div class="ttdeci">MachineMemOperand * getMachineMemOperand(MachinePointerInfo PtrInfo, MachineMemOperand::Flags f, uint64_t s, unsigned base_alignment, const AAMDNodes &amp;AAInfo=AAMDNodes(), const MDNode *Ranges=nullptr, SyncScope::ID SSID=SyncScope::System, AtomicOrdering Ordering=AtomicOrdering::NotAtomic, AtomicOrdering FailureOrdering=AtomicOrdering::NotAtomic)</div><div class="ttdoc">getMachineMemOperand - Allocate a new MachineMemOperand. </div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8cpp_source.html#l00415">MachineFunction.cpp:415</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_aaa68daaf8d7b773d012887c92c2023ce"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#aaa68daaf8d7b773d012887c92c2023ce">llvm::MachineOperand::getIndex</a></div><div class="ttdeci">int getIndex() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00555">MachineOperand.h:555</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110ae35d57f3c020672748fcc95607348986"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ae35d57f3c020672748fcc95607348986">llvm::ISD::INLINEASM</a></div><div class="ttdoc">INLINEASM - Represents an inline asm block. </div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00725">ISDOpcodes.h:725</a></div></div>
<div class="ttc" id="PPCInstrInfo_8cpp_html_af6776e5555063ea14c4668a4bcacae27"><div class="ttname"><a href="PPCInstrInfo_8cpp.html#af6776e5555063ea14c4668a4bcacae27">swapMIOperands</a></div><div class="ttdeci">static void swapMIOperands(MachineInstr &amp;MI, unsigned Op1, unsigned Op2)</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8cpp_source.html#l03413">PPCInstrInfo.cpp:3413</a></div></div>
<div class="ttc" id="classllvm_1_1PPCInstrInfo_html_ad6408dc62ff8fa8de6c9c6daa57b897f"><div class="ttname"><a href="classllvm_1_1PPCInstrInfo.html#ad6408dc62ff8fa8de6c9c6daa57b897f">llvm::PPCInstrInfo::replaceInstrOperandWithImm</a></div><div class="ttdeci">void replaceInstrOperandWithImm(MachineInstr &amp;MI, unsigned OpNo, int64_t Imm) const</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8cpp_source.html#l02253">PPCInstrInfo.cpp:2253</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a8940addb370f40defa2763c0da9d3eda"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a8940addb370f40defa2763c0da9d3eda">llvm::MachineRegisterInfo::getVRegDef</a></div><div class="ttdeci">MachineInstr * getVRegDef(unsigned Reg) const</div><div class="ttdoc">getVRegDef - Return the machine instr that defines the specified virtual register or null if none is ...</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8cpp_source.html#l00400">MachineRegisterInfo.cpp:400</a></div></div>
<div class="ttc" id="classllvm_1_1PPCInstrInfo_html_a62e484f70a2007cfe30d42db868f84ab"><div class="ttname"><a href="classllvm_1_1PPCInstrInfo.html#a62e484f70a2007cfe30d42db868f84ab">llvm::PPCInstrInfo::isTOCSaveMI</a></div><div class="ttdeci">bool isTOCSaveMI(const MachineInstr &amp;MI) const</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8cpp_source.html#l03973">PPCInstrInfo.cpp:3973</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_1_1defusechain__instr__iterator_html"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo_1_1defusechain__instr__iterator.html">llvm::MachineRegisterInfo::defusechain_instr_iterator</a></div><div class="ttdoc">defusechain_iterator - This class provides iterator support for machine operands in the function that...</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00269">MachineRegisterInfo.h:269</a></div></div>
<div class="ttc" id="PseudoSourceValue_8h_html"><div class="ttname"><a href="PseudoSourceValue_8h.html">PseudoSourceValue.h</a></div></div>
<div class="ttc" id="PPCInstrInfo_8cpp_html_a71aad62a44b1b906e8d438e380eb61e8a2462bba49bf8731a5e2a09abfc6a8a9f"><div class="ttname"><a href="PPCInstrInfo_8cpp.html#a71aad62a44b1b906e8d438e380eb61e8a2462bba49bf8731a5e2a09abfc6a8a9f">SOK_VectorFloat4Spill</a></div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8cpp_source.html#l00086">PPCInstrInfo.cpp:86</a></div></div>
<div class="ttc" id="PPCInstrInfo_8cpp_html_a71aad62a44b1b906e8d438e380eb61e8a5131ef8dc53fb17ff7abd30b1f757102"><div class="ttname"><a href="PPCInstrInfo_8cpp.html#a71aad62a44b1b906e8d438e380eb61e8a5131ef8dc53fb17ff7abd30b1f757102">SOK_Float8Spill</a></div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8cpp_source.html#l00079">PPCInstrInfo.cpp:79</a></div></div>
<div class="ttc" id="classllvm_1_1PPCInstrInfo_html_a0ddc379f7789e44a2138fa08e92bfe92"><div class="ttname"><a href="classllvm_1_1PPCInstrInfo.html#a0ddc379f7789e44a2138fa08e92bfe92">llvm::PPCInstrInfo::PPCInstrInfo</a></div><div class="ttdeci">PPCInstrInfo(PPCSubtarget &amp;STI)</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8cpp_source.html#l00099">PPCInstrInfo.cpp:99</a></div></div>
<div class="ttc" id="classllvm_1_1APInt_html_af2daa0ee117afefed4c82eee55bf97b7"><div class="ttname"><a href="classllvm_1_1APInt.html#af2daa0ee117afefed4c82eee55bf97b7">llvm::APInt::getSExtValue</a></div><div class="ttdeci">int64_t getSExtValue() const</div><div class="ttdoc">Get sign extended value. </div><div class="ttdef"><b>Definition:</b> <a href="APInt_8h_source.html#l01632">APInt.h:1632</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a60c8658c657286e8cd084bf2e9c48eda"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a60c8658c657286e8cd084bf2e9c48eda">llvm::MachineInstr::getDesc</a></div><div class="ttdeci">const MCInstrDesc &amp; getDesc() const</div><div class="ttdoc">Returns the target instruction descriptor of this MachineInstr. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00423">MachineInstr.h:423</a></div></div>
<div class="ttc" id="PPC_8h_html"><div class="ttname"><a href="PPC_8h.html">PPC.h</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPC_html_a14028f7fe73a11dabc6583510cc0a355a3382a0bee0f471ebce5e57f6cbdc91d6"><div class="ttname"><a href="namespacellvm_1_1PPC.html#a14028f7fe73a11dabc6583510cc0a355a3382a0bee0f471ebce5e57f6cbdc91d6">llvm::PPC::PRED_BIT_SET</a></div><div class="ttdef"><b>Definition:</b> <a href="PPCPredicates_8h_source.html#l00057">PPCPredicates.h:57</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19a160ec67350dc5e964fc0a12a9cde1df8"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a160ec67350dc5e964fc0a12a9cde1df8">llvm::PPCISD::BDNZ</a></div><div class="ttdoc">CHAIN = BDNZ CHAIN, DESTBB - These are used to create counter-based loops. </div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00266">PPCISelLowering.h:266</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCII_html_ae73836094d8b0399ba10a6e540a363ffad512bc138c5c6766b7ee4f66e43d47b4"><div class="ttname"><a href="namespacellvm_1_1PPCII.html#ae73836094d8b0399ba10a6e540a363ffad512bc138c5c6766b7ee4f66e43d47b4">llvm::PPCII::MO_TOC_LO</a></div><div class="ttdef"><b>Definition:</b> <a href="PPC_8h_source.html#l00125">PPC.h:125</a></div></div>
<div class="ttc" id="classllvm_1_1PPCSubtarget_html_a7b6f8bba205620393ef2a1df56b3e57f"><div class="ttname"><a href="classllvm_1_1PPCSubtarget.html#a7b6f8bba205620393ef2a1df56b3e57f">llvm::PPCSubtarget::hasP9Vector</a></div><div class="ttdeci">bool hasP9Vector() const</div><div class="ttdef"><b>Definition:</b> <a href="PPCSubtarget_8h_source.html#l00262">PPCSubtarget.h:262</a></div></div>
<div class="ttc" id="MachineInstrBuilder_8h_html"><div class="ttname"><a href="MachineInstrBuilder_8h.html">MachineInstrBuilder.h</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19a58202903ffe35789bd984f290d83e11f"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a58202903ffe35789bd984f290d83e11f">llvm::PPCISD::MFOCRF</a></div><div class="ttdoc">R32 = MFOCRF(CRREG, INFLAG) - Represents the MFOCRF instruction. </div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00195">PPCISelLowering.h:195</a></div></div>
<div class="ttc" id="namespacellvm_1_1omp_html_a930a400adda502d538d65ee083995c62"><div class="ttname"><a href="namespacellvm_1_1omp.html#a930a400adda502d538d65ee083995c62">llvm::omp::Directive</a></div><div class="ttdeci">Directive</div><div class="ttdoc">IDs for all OpenMP directives. </div><div class="ttdef"><b>Definition:</b> <a href="OMPConstants_8h_source.html#l00031">OMPConstants.h:31</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPC_html_a0e285e6b57446c2e6915107fe598883aaa77883b2e65039199cd95b624cab29b2"><div class="ttname"><a href="namespacellvm_1_1PPC.html#a0e285e6b57446c2e6915107fe598883aaa77883b2e65039199cd95b624cab29b2">llvm::PPC::DIR_750</a></div><div class="ttdef"><b>Definition:</b> <a href="PPCSubtarget_8h_source.html#l00045">PPCSubtarget.h:45</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPC_html_a14028f7fe73a11dabc6583510cc0a355a9867ee23974bb896c049dc26a8b436b2"><div class="ttname"><a href="namespacellvm_1_1PPC.html#a14028f7fe73a11dabc6583510cc0a355a9867ee23974bb896c049dc26a8b436b2">llvm::PPC::PRED_NU_PLUS</a></div><div class="ttdef"><b>Definition:</b> <a href="PPCPredicates_8h_source.html#l00050">PPCPredicates.h:50</a></div></div>
<div class="ttc" id="SlotIndexes_8h_html"><div class="ttname"><a href="SlotIndexes_8h.html">SlotIndexes.h</a></div></div>
<div class="ttc" id="classllvm_1_1PPCInstrInfo_html_aad6b76b2d031e35e9b9b4341f6277bad"><div class="ttname"><a href="classllvm_1_1PPCInstrInfo.html#aad6b76b2d031e35e9b9b4341f6277bad">llvm::PPCInstrInfo::optimizeCompareInstr</a></div><div class="ttdeci">bool optimizeCompareInstr(MachineInstr &amp;CmpInstr, unsigned SrcReg, unsigned SrcReg2, int Mask, int Value, const MachineRegisterInfo *MRI) const override</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8cpp_source.html#l01620">PPCInstrInfo.cpp:1620</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCII_html_ae73836094d8b0399ba10a6e540a363ffa6ce0aaff74c60178c0210f31002c7f59"><div class="ttname"><a href="namespacellvm_1_1PPCII.html#ae73836094d8b0399ba10a6e540a363ffa6ce0aaff74c60178c0210f31002c7f59">llvm::PPCII::MO_NLP_HIDDEN_FLAG</a></div><div class="ttdoc">MO_NLP_HIDDEN_FLAG - If this bit is set, the symbol reference is to a symbol with hidden visibility...</div><div class="ttdef"><b>Definition:</b> <a href="PPC_8h_source.html#l00109">PPC.h:109</a></div></div>
<div class="ttc" id="PPCInstrInfo_8cpp_html_a71aad62a44b1b906e8d438e380eb61e8ac94b8c76295c1b381fd2433c70e74667"><div class="ttname"><a href="PPCInstrInfo_8cpp.html#a71aad62a44b1b906e8d438e380eb61e8ac94b8c76295c1b381fd2433c70e74667">SOK_VSXVectorSpill</a></div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8cpp_source.html#l00084">PPCInstrInfo.cpp:84</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html_a071d83acde1b217eded2733cce23d59f"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a071d83acde1b217eded2733cce23d59f">llvm::TargetInstrInfo::getMachineCombinerPatterns</a></div><div class="ttdeci">virtual bool getMachineCombinerPatterns(MachineInstr &amp;Root, SmallVectorImpl&lt; MachineCombinerPattern &gt; &amp;Patterns) const</div><div class="ttdoc">Return true when there is potentially a faster code sequence for an instruction chain ending in Root...</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8cpp_source.html#l00742">TargetInstrInfo.cpp:742</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19ad7ff3b99ede678baebc8e3cd79b1090a"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19ad7ff3b99ede678baebc8e3cd79b1090a">llvm::PPCISD::STXVD2X</a></div><div class="ttdoc">CHAIN = STXVD2X CHAIN, VSRC, Ptr - Occurs only for little endian. </div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00490">PPCISelLowering.h:490</a></div></div>
<div class="ttc" id="classllvm_1_1ArrayRef_html"><div class="ttname"><a href="classllvm_1_1ArrayRef.html">llvm::ArrayRef</a></div><div class="ttdoc">ArrayRef - Represent a constant reference to an array (0 or more elements consecutively in memory)...</div><div class="ttdef"><b>Definition:</b> <a href="APInt_8h_source.html#l00032">APInt.h:32</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPC_html_a14028f7fe73a11dabc6583510cc0a355ad9add708b3d9680d64242cf06f448462"><div class="ttname"><a href="namespacellvm_1_1PPC.html#a14028f7fe73a11dabc6583510cc0a355ad9add708b3d9680d64242cf06f448462">llvm::PPC::PRED_NE</a></div><div class="ttdef"><b>Definition:</b> <a href="PPCPredicates_8h_source.html#l00032">PPCPredicates.h:32</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPC_html_a14028f7fe73a11dabc6583510cc0a355a34be5288a1bb24e5120358395f7f0dc3"><div class="ttname"><a href="namespacellvm_1_1PPC.html#a14028f7fe73a11dabc6583510cc0a355a34be5288a1bb24e5120358395f7f0dc3">llvm::PPC::PRED_EQ</a></div><div class="ttdef"><b>Definition:</b> <a href="PPCPredicates_8h_source.html#l00029">PPCPredicates.h:29</a></div></div>
<div class="ttc" id="classllvm_1_1InstrItineraryData_html"><div class="ttname"><a href="classllvm_1_1InstrItineraryData.html">llvm::InstrItineraryData</a></div><div class="ttdoc">Itinerary data supplied by a subtarget to be used by a target. </div><div class="ttdef"><b>Definition:</b> <a href="MCInstrItineraries_8h_source.html#l00106">MCInstrItineraries.h:106</a></div></div>
<div class="ttc" id="classllvm_1_1PPCSubtarget_html_a1e40ab97212e20147852cfd69a885be1"><div class="ttname"><a href="classllvm_1_1PPCSubtarget.html#a1e40ab97212e20147852cfd69a885be1">llvm::PPCSubtarget::getTargetMachine</a></div><div class="ttdeci">const PPCTargetMachine &amp; getTargetMachine() const</div><div class="ttdef"><b>Definition:</b> <a href="PPCSubtarget_8h_source.html#l00199">PPCSubtarget.h:199</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_a4c711446100d52415f8e142855c223e1"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#a4c711446100d52415f8e142855c223e1">llvm::MachineBasicBlock::getLastNonDebugInstr</a></div><div class="ttdeci">iterator getLastNonDebugInstr()</div><div class="ttdoc">Returns an iterator to the last non-debug instruction in the basic block, or end(). </div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8cpp_source.html#l00223">MachineBasicBlock.cpp:223</a></div></div>
<div class="ttc" id="classllvm_1_1Function_html_a7477aafbbe989ad35b96fac186d8e9fd"><div class="ttname"><a href="classllvm_1_1Function.html#a7477aafbbe989ad35b96fac186d8e9fd">llvm::Function::getAttributes</a></div><div class="ttdeci">AttributeList getAttributes() const</div><div class="ttdoc">Return the attribute list for this Function. </div><div class="ttdef"><b>Definition:</b> <a href="Function_8h_source.html#l00223">Function.h:223</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a682ba82f42f7903d0000ffbb13ea3b57"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a682ba82f42f7903d0000ffbb13ea3b57">llvm::MachineOperand::setReg</a></div><div class="ttdeci">void setReg(Register Reg)</div><div class="ttdoc">Change the register this operand corresponds to. </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8cpp_source.html#l00053">MachineOperand.cpp:53</a></div></div>
<div class="ttc" id="classllvm_1_1TargetSubtargetInfo_html_ad34f7e3cd7a9add3ab2529e267b48004"><div class="ttname"><a href="classllvm_1_1TargetSubtargetInfo.html#ad34f7e3cd7a9add3ab2529e267b48004">llvm::TargetSubtargetInfo::getInstrInfo</a></div><div class="ttdeci">virtual const TargetInstrInfo * getInstrInfo() const</div><div class="ttdef"><b>Definition:</b> <a href="TargetSubtargetInfo_8h_source.html#l00095">TargetSubtargetInfo.h:95</a></div></div>
<div class="ttc" id="PPCInstrInfo_8cpp_html_a71aad62a44b1b906e8d438e380eb61e8ae5ea771156455fd60b3fd06683ef9c9a"><div class="ttname"><a href="PPCInstrInfo_8cpp.html#a71aad62a44b1b906e8d438e380eb61e8ae5ea771156455fd60b3fd06683ef9c9a">SOK_Float4Spill</a></div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8cpp_source.html#l00080">PPCInstrInfo.cpp:80</a></div></div>
<div class="ttc" id="classllvm_1_1GlobalValue_html_a0da0b64b3dee6312497f8a2933dd0346"><div class="ttname"><a href="classllvm_1_1GlobalValue.html#a0da0b64b3dee6312497f8a2933dd0346">llvm::GlobalValue::getAlignment</a></div><div class="ttdeci">unsigned getAlignment() const</div><div class="ttdef"><b>Definition:</b> <a href="Globals_8cpp_source.html#l00097">Globals.cpp:97</a></div></div>
<div class="ttc" id="classllvm_1_1PPCInstrInfo_html_a9eb43774a0046a364f5c45f94576bc43"><div class="ttname"><a href="classllvm_1_1PPCInstrInfo.html#a9eb43774a0046a364f5c45f94576bc43">llvm::PPCInstrInfo::foldFrameOffset</a></div><div class="ttdeci">bool foldFrameOffset(MachineInstr &amp;MI) const</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8cpp_source.html#l02536">PPCInstrInfo.cpp:2536</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1HSAMD_1_1Kernel_1_1Key_html_a47142a8413e4b403d01f9365ac8d7ff7"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1HSAMD_1_1Kernel_1_1Key.html#a47142a8413e4b403d01f9365ac8d7ff7">llvm::AMDGPU::HSAMD::Kernel::Key::Attrs</a></div><div class="ttdeci">constexpr char Attrs[]</div><div class="ttdoc">Key for Kernel::Metadata::mAttrs. </div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUMetadata_8h_source.html#l00377">AMDGPUMetadata.h:377</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_a3435a2381e60e842e915f85c931b7dde"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#a3435a2381e60e842e915f85c931b7dde">llvm::MachineBasicBlock::insert</a></div><div class="ttdeci">instr_iterator insert(instr_iterator I, MachineInstr *M)</div><div class="ttdoc">Insert MI into the instruction list before I, possibly inside a bundle. </div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8cpp_source.html#l01168">MachineBasicBlock.cpp:1168</a></div></div>
<div class="ttc" id="classllvm_1_1IntegerType_html_a90b790ccb1af4ea5ccd69db4b8cd2d81"><div class="ttname"><a href="classllvm_1_1IntegerType.html#a90b790ccb1af4ea5ccd69db4b8cd2d81">llvm::IntegerType::getBitWidth</a></div><div class="ttdeci">unsigned getBitWidth() const</div><div class="ttdoc">Get the number of bits in this IntegerType. </div><div class="ttdef"><b>Definition:</b> <a href="DerivedTypes_8h_source.html#l00071">DerivedTypes.h:71</a></div></div>
<div class="ttc" id="classllvm_1_1PPCInstrInfo_html_afd94e27d369270a3c80e08cc32646ce9"><div class="ttname"><a href="classllvm_1_1PPCInstrInfo.html#afd94e27d369270a3c80e08cc32646ce9">llvm::PPCInstrInfo::getSerializableBitmaskMachineOperandTargetFlags</a></div><div class="ttdeci">ArrayRef&lt; std::pair&lt; unsigned, const char * &gt; &gt; getSerializableBitmaskMachineOperandTargetFlags() const override</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8cpp_source.html#l02034">PPCInstrInfo.cpp:2034</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_a2a25c462b91ac5da41f4ab7edc32b650"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#a2a25c462b91ac5da41f4ab7edc32b650">llvm::MachineBasicBlock::rend</a></div><div class="ttdeci">reverse_iterator rend()</div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00226">MachineBasicBlock.h:226</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFrameInfo_html_a9284fd53296d2a2f8ae654d000971000"><div class="ttname"><a href="classllvm_1_1MachineFrameInfo.html#a9284fd53296d2a2f8ae654d000971000">llvm::MachineFrameInfo::getObjectSize</a></div><div class="ttdeci">int64_t getObjectSize(int ObjectIdx) const</div><div class="ttdoc">Return the size of the specified object. </div><div class="ttdef"><b>Definition:</b> <a href="MachineFrameInfo_8h_source.html#l00450">MachineFrameInfo.h:450</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a5891cdb51072f67e65f7ebd9be1205e7"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a5891cdb51072f67e65f7ebd9be1205e7">llvm::MachineInstr::isBranch</a></div><div class="ttdeci">bool isBranch(QueryType Type=AnyInBundle) const</div><div class="ttdoc">Returns true if this is a conditional, unconditional, or indirect branch. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00706">MachineInstr.h:706</a></div></div>
<div class="ttc" id="namespacellvm_1_1dwarf_html_a5d3c920b66ea797d6adb243862fdf47a"><div class="ttname"><a href="namespacellvm_1_1dwarf.html#a5d3c920b66ea797d6adb243862fdf47a">llvm::dwarf::Index</a></div><div class="ttdeci">Index</div><div class="ttdef"><b>Definition:</b> <a href="Dwarf_8h_source.html#l00374">Dwarf.h:374</a></div></div>
<div class="ttc" id="classllvm_1_1MCInst_html"><div class="ttname"><a href="classllvm_1_1MCInst.html">llvm::MCInst</a></div><div class="ttdoc">Instances of this class represent a single low-level machine instruction. </div><div class="ttdef"><b>Definition:</b> <a href="MCInst_8h_source.html#l00158">MCInst.h:158</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPC_html_a14028f7fe73a11dabc6583510cc0a355aaefab7058909f2616746f6d8244a118e"><div class="ttname"><a href="namespacellvm_1_1PPC.html#a14028f7fe73a11dabc6583510cc0a355aaefab7058909f2616746f6d8244a118e">llvm::PPC::PRED_NE_MINUS</a></div><div class="ttdef"><b>Definition:</b> <a href="PPCPredicates_8h_source.html#l00040">PPCPredicates.h:40</a></div></div>
<div class="ttc" id="namespacellvm_html_aac57d4100e9a9d02522fbd724568397d"><div class="ttname"><a href="namespacellvm.html#aac57d4100e9a9d02522fbd724568397d">llvm::getKillRegState</a></div><div class="ttdeci">unsigned getKillRegState(bool B)</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00476">MachineInstrBuilder.h:476</a></div></div>
<div class="ttc" id="classllvm_1_1AttributeSet_html_a51fc96070af1597981c3000171e1a5ab"><div class="ttname"><a href="classllvm_1_1AttributeSet.html#a51fc96070af1597981c3000171e1a5ab">llvm::AttributeSet::hasAttribute</a></div><div class="ttdeci">bool hasAttribute(Attribute::AttrKind Kind) const</div><div class="ttdoc">Return true if the attribute exists in this set. </div><div class="ttdef"><b>Definition:</b> <a href="Attributes_8cpp_source.html#l00654">Attributes.cpp:654</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_aa7e43fc5b201a1cc5b2b0f1f72963dd2"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#aa7e43fc5b201a1cc5b2b0f1f72963dd2">llvm::MachineOperand::ChangeToImmediate</a></div><div class="ttdeci">void ChangeToImmediate(int64_t ImmVal)</div><div class="ttdoc">ChangeToImmediate - Replace this operand with a new immediate operand of the specified value...</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8cpp_source.html#l00154">MachineOperand.cpp:154</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html">llvm::TargetInstrInfo</a></div><div class="ttdoc">TargetInstrInfo - Interface to description of machine instruction set. </div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00089">TargetInstrInfo.h:89</a></div></div>
<div class="ttc" id="classllvm_1_1BranchProbability_html"><div class="ttname"><a href="classllvm_1_1BranchProbability.html">llvm::BranchProbability</a></div><div class="ttdef"><b>Definition:</b> <a href="BranchProbability_8h_source.html#l00030">BranchProbability.h:30</a></div></div>
<div class="ttc" id="classllvm_1_1PPCInstrInfo_html_af79cadcb165f606087d2ba7200fabb93"><div class="ttname"><a href="classllvm_1_1PPCInstrInfo.html#af79cadcb165f606087d2ba7200fabb93">llvm::PPCInstrInfo::insertSelect</a></div><div class="ttdeci">void insertSelect(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator MI, const DebugLoc &amp;DL, unsigned DstReg, ArrayRef&lt; MachineOperand &gt; Cond, unsigned TrueReg, unsigned FalseReg) const override</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8cpp_source.html#l00792">PPCInstrInfo.cpp:792</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_ad7f2dc64214551418f486026ffc95fa4"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#ad7f2dc64214551418f486026ffc95fa4">llvm::MachineOperand::isIdenticalTo</a></div><div class="ttdeci">bool isIdenticalTo(const MachineOperand &amp;Other) const</div><div class="ttdoc">Returns true if this operand is identical to the specified operand except for liveness related flags ...</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8cpp_source.html#l00275">MachineOperand.cpp:275</a></div></div>
<div class="ttc" id="namespacellvm_html_a3dd7c56278c84a39f699241bdaade2ee"><div class="ttname"><a href="namespacellvm.html#a3dd7c56278c84a39f699241bdaade2ee">llvm::getDeadRegState</a></div><div class="ttdeci">unsigned getDeadRegState(bool B)</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00479">MachineInstrBuilder.h:479</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19a9f74f2eb04440389d18aabcff035a19f"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a9f74f2eb04440389d18aabcff035a19f">llvm::PPCISD::LXVD2X</a></div><div class="ttdoc">VSRC, CHAIN = LXVD2X_LE CHAIN, Ptr - Occurs only for little endian. </div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00472">PPCISelLowering.h:472</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1Hwreg_html_a6467ebe1e09a75203dd5f14bdfe21d11"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6467ebe1e09a75203dd5f14bdfe21d11">llvm::AMDGPU::Hwreg::Width</a></div><div class="ttdeci">Width</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00365">SIDefines.h:365</a></div></div>
<div class="ttc" id="classllvm_1_1Function_html_ae6a4da5f41fc6a36735cc1704c01ce60"><div class="ttname"><a href="classllvm_1_1Function.html#ae6a4da5f41fc6a36735cc1704c01ce60">llvm::Function::getEntryBlock</a></div><div class="ttdeci">const BasicBlock &amp; getEntryBlock() const</div><div class="ttdef"><b>Definition:</b> <a href="Function_8h_source.html#l00675">Function.h:675</a></div></div>
<div class="ttc" id="classllvm_1_1PPCInstrInfo_html_aedb2f85719d229f0c9bc62ab1d17e918"><div class="ttname"><a href="classllvm_1_1PPCInstrInfo.html#aedb2f85719d229f0c9bc62ab1d17e918">llvm::PPCInstrInfo::analyzeBranch</a></div><div class="ttdeci">bool analyzeBranch(MachineBasicBlock &amp;MBB, MachineBasicBlock *&amp;TBB, MachineBasicBlock *&amp;FBB, SmallVectorImpl&lt; MachineOperand &gt; &amp;Cond, bool AllowModify) const override</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8cpp_source.html#l00495">PPCInstrInfo.cpp:495</a></div></div>
<div class="ttc" id="namespacellvm_html_abe63d9ba16515b8df95d8b2a677d39d8"><div class="ttname"><a href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">llvm::BuildMI</a></div><div class="ttdeci">MachineInstrBuilder BuildMI(MachineFunction &amp;MF, const DebugLoc &amp;DL, const MCInstrDesc &amp;MCID)</div><div class="ttdoc">Builder interface. Specify how to create the initial instruction itself. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00316">MachineInstrBuilder.h:316</a></div></div>
<div class="ttc" id="classllvm_1_1MCInstrDesc_html_a03a564c2840cb8d27314596549fc04b8"><div class="ttname"><a href="classllvm_1_1MCInstrDesc.html#a03a564c2840cb8d27314596549fc04b8">llvm::MCInstrDesc::getSchedClass</a></div><div class="ttdeci">unsigned getSchedClass() const</div><div class="ttdoc">Return the scheduling class for this instruction. </div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00619">MCInstrDesc.h:619</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFrameInfo_html_a160722f9cc0cc58c8d02808a95c58b34"><div class="ttname"><a href="classllvm_1_1MachineFrameInfo.html#a160722f9cc0cc58c8d02808a95c58b34">llvm::MachineFrameInfo::getObjectAlignment</a></div><div class="ttdeci">unsigned getObjectAlignment(int ObjectIdx) const</div><div class="ttdoc">Return the alignment of the specified stack object. </div><div class="ttdef"><b>Definition:</b> <a href="MachineFrameInfo_8h_source.html#l00464">MachineFrameInfo.h:464</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPC_html_a0e285e6b57446c2e6915107fe598883aab81d0aba13bef5a963bb14709390283e"><div class="ttname"><a href="namespacellvm_1_1PPC.html#a0e285e6b57446c2e6915107fe598883aab81d0aba13bef5a963bb14709390283e">llvm::PPC::DIR_A2</a></div><div class="ttdef"><b>Definition:</b> <a href="PPCSubtarget_8h_source.html#l00047">PPCSubtarget.h:47</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html_adf4d05c8ea2fc82ae12300ef5fb48951"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#adf4d05c8ea2fc82ae12300ef5fb48951">llvm::TargetInstrInfo::commuteInstructionImpl</a></div><div class="ttdeci">virtual MachineInstr * commuteInstructionImpl(MachineInstr &amp;MI, bool NewMI, unsigned OpIdx1, unsigned OpIdx2) const</div><div class="ttdoc">This method commutes the operands of the given machine instruction MI. </div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8cpp_source.html#l00157">TargetInstrInfo.cpp:157</a></div></div>
<div class="ttc" id="CommandLine_8h_html"><div class="ttname"><a href="CommandLine_8h.html">CommandLine.h</a></div></div>
<div class="ttc" id="classllvm_1_1PPCInstrInfo_html_aa2cdddb81613139de612d588dd7d4bc5"><div class="ttname"><a href="classllvm_1_1PPCInstrInfo.html#aa2cdddb81613139de612d588dd7d4bc5">llvm::PPCInstrInfo::isSignOrZeroExtended</a></div><div class="ttdeci">bool isSignOrZeroExtended(const MachineInstr &amp;MI, bool SignExt, const unsigned PhiDepth) const</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8cpp_source.html#l03990">PPCInstrInfo.cpp:3990</a></div></div>
<div class="ttc" id="namespacellvm_1_1RISCVISD_html_ab68e2d65ea9915ffaac8334a3b8bf882a64927d70afbf447d7c36fa86496df0a3"><div class="ttname"><a href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a64927d70afbf447d7c36fa86496df0a3">llvm::RISCVISD::SRAW</a></div><div class="ttdef"><b>Definition:</b> <a href="RISCVISelLowering_8h_source.html#l00038">RISCVISelLowering.h:38</a></div></div>
<div class="ttc" id="classllvm_1_1Function_html_aaea88376352c42347dceccdd5ab1c20c"><div class="ttname"><a href="classllvm_1_1Function.html#aaea88376352c42347dceccdd5ab1c20c">llvm::Function::getReturnType</a></div><div class="ttdeci">Type * getReturnType() const</div><div class="ttdoc">Returns the type of the ret val. </div><div class="ttdef"><b>Definition:</b> <a href="Function_8h_source.html#l00168">Function.h:168</a></div></div>
<div class="ttc" id="classllvm_1_1MCInstrDesc_html_a638a56bb5f6e95769be4299d90076855"><div class="ttname"><a href="classllvm_1_1MCInstrDesc.html#a638a56bb5f6e95769be4299d90076855">llvm::MCInstrDesc::getImplicitDefs</a></div><div class="ttdeci">const MCPhysReg * getImplicitDefs() const</div><div class="ttdoc">Return a list of registers that are potentially written by any instance of this machine instruction...</div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00588">MCInstrDesc.h:588</a></div></div>
<div class="ttc" id="classllvm_1_1TargetOptions_html_a0544e2966374684ff74255e5a4290fa7"><div class="ttname"><a href="classllvm_1_1TargetOptions.html#a0544e2966374684ff74255e5a4290fa7">llvm::TargetOptions::UnsafeFPMath</a></div><div class="ttdeci">unsigned UnsafeFPMath</div><div class="ttdoc">UnsafeFPMath - This flag is enabled when the -enable-unsafe-fp-math flag is specified on the command ...</div><div class="ttdef"><b>Definition:</b> <a href="TargetOptions_8h_source.html#l00138">TargetOptions.h:138</a></div></div>
<div class="ttc" id="BuiltinGCs_8cpp_html_a7abf5fb4071cb25dbce06dfb5ee3c937"><div class="ttname"><a href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a></div><div class="ttdeci">static GCRegistry::Add&lt; OcamlGC &gt; B(&quot;ocaml&quot;, &quot;ocaml 3.10-compatible GC&quot;)</div></div>
<div class="ttc" id="PPCInstrInfo_8cpp_html_a22a87d5646b192ec391aaf48e4dbe08f"><div class="ttname"><a href="PPCInstrInfo_8cpp.html#a22a87d5646b192ec391aaf48e4dbe08f">selectReg</a></div><div class="ttdeci">static unsigned selectReg(int64_t Imm1, int64_t Imm2, unsigned CompareOpc, unsigned TrueReg, unsigned FalseReg, unsigned CRSubReg)</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8cpp_source.html#l02223">PPCInstrInfo.cpp:2223</a></div></div>
<div class="ttc" id="classllvm_1_1AAResults_html"><div class="ttname"><a href="classllvm_1_1AAResults.html">llvm::AAResults</a></div><div class="ttdef"><b>Definition:</b> <a href="AliasAnalysis_8h_source.html#l00311">AliasAnalysis.h:311</a></div></div>
<div class="ttc" id="classllvm_1_1TargetMachine_html_a3f36b7c907385d9b367f7b22a9fcc797"><div class="ttname"><a href="classllvm_1_1TargetMachine.html#a3f36b7c907385d9b367f7b22a9fcc797">llvm::TargetMachine::getOptLevel</a></div><div class="ttdeci">CodeGenOpt::Level getOptLevel() const</div><div class="ttdoc">Returns the optimization level: None, Less, Default, or Aggressive. </div><div class="ttdef"><b>Definition:</b> <a href="TargetMachine_8cpp_source.html#l00238">TargetMachine.cpp:238</a></div></div>
<div class="ttc" id="AArch64AdvSIMDScalarPass_8cpp_html_aacd2ab195054a3e6a74bfbb9d5d571c8"><div class="ttname"><a href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a></div><div class="ttdeci">unsigned const MachineRegisterInfo * MRI</div><div class="ttdef"><b>Definition:</b> <a href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">AArch64AdvSIMDScalarPass.cpp:105</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa1fb173ccbbe141aa5c819ba36cf87849"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa1fb173ccbbe141aa5c819ba36cf87849">llvm::X86ISD::FADDS</a></div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00207">X86ISelLowering.h:207</a></div></div>
<div class="ttc" id="classllvm_1_1PPCFunctionInfo_html_a1bf2b5a1bd3c7c286d5538581f4b4bf8"><div class="ttname"><a href="classllvm_1_1PPCFunctionInfo.html#a1bf2b5a1bd3c7c286d5538581f4b4bf8">llvm::PPCFunctionInfo::isLiveInSExt</a></div><div class="ttdeci">bool isLiveInSExt(unsigned VReg) const</div><div class="ttdoc">This function returns true if the specified vreg is a live-in register and sign-extended. </div><div class="ttdef"><b>Definition:</b> <a href="PPCMachineFunctionInfo_8cpp_source.html#l00046">PPCMachineFunctionInfo.cpp:46</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterClass_html_abee1c3236731101b249f6eeffd8cd7ba"><div class="ttname"><a href="classllvm_1_1TargetRegisterClass.html#abee1c3236731101b249f6eeffd8cd7ba">llvm::TargetRegisterClass::hasSuperClassEq</a></div><div class="ttdeci">bool hasSuperClassEq(const TargetRegisterClass *RC) const</div><div class="ttdoc">Returns true if RC is a super-class of or equal to this class. </div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00135">TargetRegisterInfo.h:135</a></div></div>
<div class="ttc" id="classllvm_1_1SmallVectorTemplateCommon_html_acd9e771a3296c6b24146955754620557"><div class="ttname"><a href="classllvm_1_1SmallVectorTemplateCommon.html#acd9e771a3296c6b24146955754620557">llvm::SmallVectorTemplateCommon::back</a></div><div class="ttdeci">reference back()</div><div class="ttdef"><b>Definition:</b> <a href="SmallVector_8h_source.html#l00166">SmallVector.h:166</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleHazardRecognizer_html"><div class="ttname"><a href="classllvm_1_1ScheduleHazardRecognizer.html">llvm::ScheduleHazardRecognizer</a></div><div class="ttdoc">HazardRecognizer - This determines whether or not an instruction can be issued this cycle...</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleHazardRecognizer_8h_source.html#l00025">ScheduleHazardRecognizer.h:25</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_a325f6b611ef9ec06798d3b4eb9572093"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#a325f6b611ef9ec06798d3b4eb9572093">llvm::MachineFunction::getSubtarget</a></div><div class="ttdeci">const TargetSubtargetInfo &amp; getSubtarget() const</div><div class="ttdoc">getSubtarget - Return the subtarget for which this machine code is being compiled. </div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00469">MachineFunction.h:469</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPC_html_a1545caeeda8de7bd87be034c59b2b9fe"><div class="ttname"><a href="namespacellvm_1_1PPC.html#a1545caeeda8de7bd87be034c59b2b9fe">llvm::PPC::getAltVSXFMAOpcode</a></div><div class="ttdeci">int getAltVSXFMAOpcode(uint16_t Opcode)</div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a32ec12017722f5b42a295fe5eb0b0bdf"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a32ec12017722f5b42a295fe5eb0b0bdf">llvm::ISD::FADD</a></div><div class="ttdoc">Simple binary floating point operators. </div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00295">ISDOpcodes.h:295</a></div></div>
<div class="ttc" id="PPCHazardRecognizers_8h_html"><div class="ttname"><a href="PPCHazardRecognizers_8h.html">PPCHazardRecognizers.h</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPC_html_a14028f7fe73a11dabc6583510cc0a355a7141f86ec6aca10eb4cf8329a20149dc"><div class="ttname"><a href="namespacellvm_1_1PPC.html#a14028f7fe73a11dabc6583510cc0a355a7141f86ec6aca10eb4cf8329a20149dc">llvm::PPC::PRED_NE_PLUS</a></div><div class="ttdef"><b>Definition:</b> <a href="PPCPredicates_8h_source.html#l00048">PPCPredicates.h:48</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_a18fcadd076ad53e6df94e0ca7a80a9ef"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#a18fcadd076ad53e6df94e0ca7a80a9ef">llvm::MachineFunction::getFrameInfo</a></div><div class="ttdeci">MachineFrameInfo &amp; getFrameInfo()</div><div class="ttdoc">getFrameInfo - Return the frame info object for the current function. </div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00485">MachineFunction.h:485</a></div></div>
<div class="ttc" id="AArch64ExpandPseudoInsts_8cpp_html_a6cf2f8996b1e9aaf2d7a435aaa62382f"><div class="ttname"><a href="AArch64ExpandPseudoInsts_8cpp.html#a6cf2f8996b1e9aaf2d7a435aaa62382f">UseMI</a></div><div class="ttdeci">MachineInstrBuilder &amp; UseMI</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ExpandPseudoInsts_8cpp_source.html#l00092">AArch64ExpandPseudoInsts.cpp:92</a></div></div>
<div class="ttc" id="classllvm_1_1ArrayRef_html_a85ffb6531d4cda988ea81f18d4e56fb7"><div class="ttname"><a href="classllvm_1_1ArrayRef.html#a85ffb6531d4cda988ea81f18d4e56fb7">llvm::ArrayRef::size</a></div><div class="ttdeci">size_t size() const</div><div class="ttdoc">size - Get the array size. </div><div class="ttdef"><b>Definition:</b> <a href="ArrayRef_8h_source.html#l00158">ArrayRef.h:158</a></div></div>
<div class="ttc" id="BuiltinGCs_8cpp_html_a6742d2e0a668baf1196ec69e158d5f15"><div class="ttname"><a href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a></div><div class="ttdeci">static GCRegistry::Add&lt; CoreCLRGC &gt; E(&quot;coreclr&quot;, &quot;CoreCLR-compatible GC&quot;)</div></div>
<div class="ttc" id="namespacellvm_1_1PPCII_html_ae73836094d8b0399ba10a6e540a363ffa4c9eaf71e784335fbfdd96354cf46235"><div class="ttname"><a href="namespacellvm_1_1PPCII.html#ae73836094d8b0399ba10a6e540a363ffa4c9eaf71e784335fbfdd96354cf46235">llvm::PPCII::MO_NLP_FLAG</a></div><div class="ttdoc">MO_NLP_FLAG - If this bit is set, the symbol reference is actually to the non_lazy_ptr for the global...</div><div class="ttdef"><b>Definition:</b> <a href="PPC_8h_source.html#l00104">PPC.h:104</a></div></div>
<div class="ttc" id="classllvm_1_1PPCInstrInfo_html_abdb97a58f07f1fae1322c4989cacf4f5"><div class="ttname"><a href="classllvm_1_1PPCInstrInfo.html#abdb97a58f07f1fae1322c4989cacf4f5">llvm::PPCInstrInfo::copyPhysReg</a></div><div class="ttdeci">void copyPhysReg(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator I, const DebugLoc &amp;DL, MCRegister DestReg, MCRegister SrcReg, bool KillSrc) const override</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8cpp_source.html#l00904">PPCInstrInfo.cpp:904</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_ac8718f1c761727d429180f0ce340f7f0"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#ac8718f1c761727d429180f0ce340f7f0">llvm::MachineOperand::getGlobal</a></div><div class="ttdeci">const GlobalValue * getGlobal() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00561">MachineOperand.h:561</a></div></div>
<div class="ttc" id="classllvm_1_1TargetMachine_html_a171c7253c2b03171bdf22c1bd910f674"><div class="ttname"><a href="classllvm_1_1TargetMachine.html#a171c7253c2b03171bdf22c1bd910f674">llvm::TargetMachine::getMCAsmInfo</a></div><div class="ttdeci">const MCAsmInfo * getMCAsmInfo() const</div><div class="ttdoc">Return target specific asm information. </div><div class="ttdef"><b>Definition:</b> <a href="Target_2TargetMachine_8h_source.html#l00189">TargetMachine.h:189</a></div></div>
<div class="ttc" id="structllvm_1_1cl_1_1desc_html"><div class="ttname"><a href="structllvm_1_1cl_1_1desc.html">llvm::cl::desc</a></div><div class="ttdef"><b>Definition:</b> <a href="CommandLine_8h_source.html#l00406">CommandLine.h:406</a></div></div>
<div class="ttc" id="classllvm_1_1MCInstrDesc_html_aaad240e3205be4e3c66172069b8f9253"><div class="ttname"><a href="classllvm_1_1MCInstrDesc.html#aaad240e3205be4e3c66172069b8f9253">llvm::MCInstrDesc::ImplicitDefs</a></div><div class="ttdeci">const MCPhysReg * ImplicitDefs</div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00198">MCInstrDesc.h:198</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19aa71de12afd261e0b3f2e040ce1c10315"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19aa71de12afd261e0b3f2e040ce1c10315">llvm::PPCISD::STFIWX</a></div><div class="ttdoc">STFIWX - The STFIWX instruction. </div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00447">PPCISelLowering.h:447</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html">llvm::MachineBasicBlock</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00065">MachineBasicBlock.h:65</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPC_html_a14028f7fe73a11dabc6583510cc0a355ab4bb503de9d2ddcb886c924fbcdc9042"><div class="ttname"><a href="namespacellvm_1_1PPC.html#a14028f7fe73a11dabc6583510cc0a355ab4bb503de9d2ddcb886c924fbcdc9042">llvm::PPC::PRED_GT_MINUS</a></div><div class="ttdef"><b>Definition:</b> <a href="PPCPredicates_8h_source.html#l00039">PPCPredicates.h:39</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_ab10b034976e75d74e80f4a49af43d4c0"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#ab10b034976e75d74e80f4a49af43d4c0">llvm::MachineRegisterInfo::use_instr_begin</a></div><div class="ttdeci">use_instr_iterator use_instr_begin(unsigned RegNo) const</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00467">MachineRegisterInfo.h:467</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a999795324f5e7c578a97992d780080f1"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a999795324f5e7c578a97992d780080f1">llvm::MachineInstr::hasOneMemOperand</a></div><div class="ttdeci">bool hasOneMemOperand() const</div><div class="ttdoc">Return true if this instruction has exactly one MachineMemOperand. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00582">MachineInstr.h:582</a></div></div>
<div class="ttc" id="MCInst_8h_html"><div class="ttname"><a href="MCInst_8h.html">MCInst.h</a></div></div>
<div class="ttc" id="classllvm_1_1PPCInstrInfo_html_afadf8e95969c146a28e22d91218db770"><div class="ttname"><a href="classllvm_1_1PPCInstrInfo.html#afadf8e95969c146a28e22d91218db770">llvm::PPCInstrInfo::findCommutedOpIndices</a></div><div class="ttdeci">bool findCommutedOpIndices(const MachineInstr &amp;MI, unsigned &amp;SrcOpIdx1, unsigned &amp;SrcOpIdx2) const override</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8cpp_source.html#l00452">PPCInstrInfo.cpp:452</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_aabed741772b1be65069d9274446a914d"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#aabed741772b1be65069d9274446a914d">llvm::MachineInstr::definesRegister</a></div><div class="ttdeci">bool definesRegister(Register Reg, const TargetRegisterInfo *TRI=nullptr) const</div><div class="ttdoc">Return true if the MachineInstr fully defines the specified register. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l01218">MachineInstr.h:1218</a></div></div>
<div class="ttc" id="PPCTargetMachine_8h_html"><div class="ttname"><a href="PPCTargetMachine_8h.html">PPCTargetMachine.h</a></div></div>
<div class="ttc" id="namespacellvm_1_1numbers_html_a92f4283d4e0e2ea1776894b3ae93640f"><div class="ttname"><a href="namespacellvm_1_1numbers.html#a92f4283d4e0e2ea1776894b3ae93640f">llvm::numbers::e</a></div><div class="ttdeci">constexpr double e</div><div class="ttdef"><b>Definition:</b> <a href="MathExtras_8h_source.html#l00057">MathExtras.h:57</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_ac2dc0fa143c9f2127f0501734577a0a0"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#ac2dc0fa143c9f2127f0501734577a0a0">llvm::MachineFunction::getInfo</a></div><div class="ttdeci">Ty * getInfo()</div><div class="ttdoc">getInfo - Keep track of various per-function pieces of information for backends that would like to do...</div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00567">MachineFunction.h:567</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a2feaa1c69335c6b9028076cd68c7a5f5"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a2feaa1c69335c6b9028076cd68c7a5f5">llvm::MachineOperand::setImm</a></div><div class="ttdeci">void setImm(int64_t immVal)</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00653">MachineOperand.h:653</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPC_html_a0e285e6b57446c2e6915107fe598883aaa2b626cb4809ee8a3b3da9d475eabe05"><div class="ttname"><a href="namespacellvm_1_1PPC.html#a0e285e6b57446c2e6915107fe598883aaa2b626cb4809ee8a3b3da9d475eabe05">llvm::PPC::DIR_PWR6</a></div><div class="ttdef"><b>Definition:</b> <a href="PPCSubtarget_8h_source.html#l00055">PPCSubtarget.h:55</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19af19177e57893484cb79f34527b5cd7f8"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19af19177e57893484cb79f34527b5cd7f8">llvm::PPCISD::LFIWAX</a></div><div class="ttdoc">GPRC, CHAIN = LFIWAX CHAIN, Ptr - This is a floating-point load which sign-extends from a 32-bit inte...</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00452">PPCISelLowering.h:452</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aacc8282228b74b56cc6a53361a5271489"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aacc8282228b74b56cc6a53361a5271489">llvm::X86ISD::FMULS</a></div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00209">X86ISelLowering.h:209</a></div></div>
<div class="ttc" id="classllvm_1_1PPCSubtarget_html_a9fdcf13a56a07a0f207e0b0f66bbdbb6"><div class="ttname"><a href="classllvm_1_1PPCSubtarget.html#a9fdcf13a56a07a0f207e0b0f66bbdbb6">llvm::PPCSubtarget::getCPUDirective</a></div><div class="ttdeci">unsigned getCPUDirective() const</div><div class="ttdoc">getCPUDirective - Returns the -m directive specified for the cpu. </div><div class="ttdef"><b>Definition:</b> <a href="PPCSubtarget_8h_source.html#l00178">PPCSubtarget.h:178</a></div></div>
<div class="ttc" id="classllvm_1_1PatchPointOpers_html"><div class="ttname"><a href="classllvm_1_1PatchPointOpers.html">llvm::PatchPointOpers</a></div><div class="ttdoc">MI-level patchpoint operands. </div><div class="ttdef"><b>Definition:</b> <a href="StackMaps_8h_source.html#l00076">StackMaps.h:76</a></div></div>
<div class="ttc" id="classllvm_1_1IntegerType_html"><div class="ttname"><a href="classllvm_1_1IntegerType.html">llvm::IntegerType</a></div><div class="ttdoc">Class to represent integer types. </div><div class="ttdef"><b>Definition:</b> <a href="DerivedTypes_8h_source.html#l00040">DerivedTypes.h:40</a></div></div>
<div class="ttc" id="classllvm_1_1PPCHazardRecognizer970_html"><div class="ttname"><a href="classllvm_1_1PPCHazardRecognizer970.html">llvm::PPCHazardRecognizer970</a></div><div class="ttdoc">PPCHazardRecognizer970 - This class defines a finite state automata that models the dispatch logic on...</div><div class="ttdef"><b>Definition:</b> <a href="PPCHazardRecognizers_8h_source.html#l00055">PPCHazardRecognizers.h:55</a></div></div>
<div class="ttc" id="classllvm_1_1PPCInstrInfo_html_a3ea2369e6bcfa35889cf566047e3ca3f"><div class="ttname"><a href="classllvm_1_1PPCInstrInfo.html#a3ea2369e6bcfa35889cf566047e3ca3f">llvm::PPCInstrInfo::commuteInstructionImpl</a></div><div class="ttdeci">MachineInstr * commuteInstructionImpl(MachineInstr &amp;MI, bool NewMI, unsigned OpIdx1, unsigned OpIdx2) const override</div><div class="ttdoc">Commutes the operands in the given instruction. </div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8cpp_source.html#l00368">PPCInstrInfo.cpp:368</a></div></div>
<div class="ttc" id="classllvm_1_1PPCInstrInfo_html_a919a65c38470ee5665afa859cda18025"><div class="ttname"><a href="classllvm_1_1PPCInstrInfo.html#a919a65c38470ee5665afa859cda18025">llvm::PPCInstrInfo::isADDIInstrEligibleForFolding</a></div><div class="ttdeci">bool isADDIInstrEligibleForFolding(MachineInstr &amp;ADDIMI, int64_t &amp;Imm) const</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8cpp_source.html#l02626">PPCInstrInfo.cpp:2626</a></div></div>
<div class="ttc" id="classllvm_1_1PPCInstrInfo_html_ac73a2a13806418aeb40c26ea794c3dd7"><div class="ttname"><a href="classllvm_1_1PPCInstrInfo.html#ac73a2a13806418aeb40c26ea794c3dd7">llvm::PPCInstrInfo::insertBranch</a></div><div class="ttdeci">unsigned insertBranch(MachineBasicBlock &amp;MBB, MachineBasicBlock *TBB, MachineBasicBlock *FBB, ArrayRef&lt; MachineOperand &gt; Cond, const DebugLoc &amp;DL, int *BytesAdded=nullptr) const override</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8cpp_source.html#l00702">PPCInstrInfo.cpp:702</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegisterInfo_html_a8ce9439c5f364d8b85930e0ee689bbb8"><div class="ttname"><a href="classllvm_1_1MCRegisterInfo.html#a8ce9439c5f364d8b85930e0ee689bbb8">llvm::MCRegisterInfo::getEncodingValue</a></div><div class="ttdeci">uint16_t getEncodingValue(MCRegister RegNo) const</div><div class="ttdoc">Returns the encoding for RegNo. </div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00546">MCRegisterInfo.h:546</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPC_html_a14028f7fe73a11dabc6583510cc0a355a89f893823745c8d91bb4d7d83e247cb6"><div class="ttname"><a href="namespacellvm_1_1PPC.html#a14028f7fe73a11dabc6583510cc0a355a89f893823745c8d91bb4d7d83e247cb6">llvm::PPC::PRED_UN</a></div><div class="ttdef"><b>Definition:</b> <a href="PPCPredicates_8h_source.html#l00033">PPCPredicates.h:33</a></div></div>
<div class="ttc" id="structllvm_1_1ImmInstrInfo_html"><div class="ttname"><a href="structllvm_1_1ImmInstrInfo.html">llvm::ImmInstrInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8h_source.html#l00076">PPCInstrInfo.h:76</a></div></div>
<div class="ttc" id="structllvm_1_1ImmInstrInfo_html_a3c87effe0ac9501aee6aa53828a65c0c"><div class="ttname"><a href="structllvm_1_1ImmInstrInfo.html#a3c87effe0ac9501aee6aa53828a65c0c">llvm::ImmInstrInfo::ImmOpNo</a></div><div class="ttdeci">uint64_t ImmOpNo</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8h_source.html#l00092">PPCInstrInfo.h:92</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_af2c351dad09a71aa08e1d85c67ae6e53"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#af2c351dad09a71aa08e1d85c67ae6e53">llvm::MachineOperand::CreateReg</a></div><div class="ttdeci">static MachineOperand CreateReg(Register Reg, bool isDef, bool isImp=false, bool isKill=false, bool isDead=false, bool isUndef=false, bool isEarlyClobber=false, unsigned SubReg=0, bool isDebug=false, bool isInternalRead=false, bool isRenamable=false)</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00779">MachineOperand.h:779</a></div></div>
<div class="ttc" id="classllvm_1_1PPCInstrInfo_html_a41a87a658cbc7d769341c7ae47436305"><div class="ttname"><a href="classllvm_1_1PPCInstrInfo.html#a41a87a658cbc7d769341c7ae47436305">llvm::PPCInstrInfo::getStoreOpcodeForSpill</a></div><div class="ttdeci">unsigned getStoreOpcodeForSpill(unsigned Reg, const TargetRegisterClass *RC=nullptr) const</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8cpp_source.html#l01027">PPCInstrInfo.cpp:1027</a></div></div>
<div class="ttc" id="HexagonMCCompound_8cpp_html_aac4e485cee645621dcac1e8a6e56fc9e"><div class="ttname"><a href="HexagonMCCompound_8cpp.html#aac4e485cee645621dcac1e8a6e56fc9e">OpcodeIndex</a></div><div class="ttdeci">OpcodeIndex</div><div class="ttdef"><b>Definition:</b> <a href="HexagonMCCompound_8cpp_source.html#l00029">HexagonMCCompound.cpp:29</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPC_html_a14028f7fe73a11dabc6583510cc0a355a7023259b1bc446d1de0f1565deb639c0"><div class="ttname"><a href="namespacellvm_1_1PPC.html#a14028f7fe73a11dabc6583510cc0a355a7023259b1bc446d1de0f1565deb639c0">llvm::PPC::PRED_UN_PLUS</a></div><div class="ttdef"><b>Definition:</b> <a href="PPCPredicates_8h_source.html#l00049">PPCPredicates.h:49</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html">llvm::TargetRegisterInfo</a></div><div class="ttdoc">TargetRegisterInfo base class - We assume that the target defines a static array of TargetRegisterDes...</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00228">TargetRegisterInfo.h:228</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_ab644fcf07a4c2708333cf66276282357"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#ab644fcf07a4c2708333cf66276282357">llvm::MachineBasicBlock::pred_begin</a></div><div class="ttdeci">pred_iterator pred_begin()</div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00264">MachineBasicBlock.h:264</a></div></div>
<div class="ttc" id="classllvm_1_1SmallVectorBase_html_ac8624043115fb3a5076c964820001b61"><div class="ttname"><a href="classllvm_1_1SmallVectorBase.html#ac8624043115fb3a5076c964820001b61">llvm::SmallVectorBase::size</a></div><div class="ttdeci">size_t size() const</div><div class="ttdef"><b>Definition:</b> <a href="SmallVector_8h_source.html#l00052">SmallVector.h:52</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPC_html_a14028f7fe73a11dabc6583510cc0a355a46cd6e935d7b9cc679d9cb0cf025ae91"><div class="ttname"><a href="namespacellvm_1_1PPC.html#a14028f7fe73a11dabc6583510cc0a355a46cd6e935d7b9cc679d9cb0cf025ae91">llvm::PPC::PRED_LT</a></div><div class="ttdef"><b>Definition:</b> <a href="PPCPredicates_8h_source.html#l00027">PPCPredicates.h:27</a></div></div>
<div class="ttc" id="PPCInstrInfo_8cpp_html_a71aad62a44b1b906e8d438e380eb61e8add787de217b614306bd6c311997dfccd"><div class="ttname"><a href="PPCInstrInfo_8cpp.html#a71aad62a44b1b906e8d438e380eb61e8add787de217b614306bd6c311997dfccd">SOK_Int8Spill</a></div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8cpp_source.html#l00078">PPCInstrInfo.cpp:78</a></div></div>
<div class="ttc" id="namespacellvm_html_a4a55633d4f1b169d533a3a67122d96ff"><div class="ttname"><a href="namespacellvm.html#a4a55633d4f1b169d533a3a67122d96ff">llvm::find</a></div><div class="ttdeci">auto find(R &amp;&amp;Range, const T &amp;Val) -&gt; decltype(adl_begin(Range))</div><div class="ttdoc">Provide wrappers to std::find which take ranges instead of having to pass begin/end explicitly...</div><div class="ttdef"><b>Definition:</b> <a href="STLExtras_8h_source.html#l01203">STLExtras.h:1203</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPC_html_a5f7348f565ebb68dc08979b2808300c5"><div class="ttname"><a href="namespacellvm_1_1PPC.html#a5f7348f565ebb68dc08979b2808300c5">llvm::PPC::getPredicateHint</a></div><div class="ttdeci">unsigned getPredicateHint(Predicate Opcode)</div><div class="ttdoc">Return the hint bits of the predicate. </div><div class="ttdef"><b>Definition:</b> <a href="PPCPredicates_8h_source.html#l00082">PPCPredicates.h:82</a></div></div>
<div class="ttc" id="namespacellvm_html_a42932b5e23d28c3fefca0ab878a56a7c"><div class="ttname"><a href="namespacellvm.html#a42932b5e23d28c3fefca0ab878a56a7c">llvm::getCRFromCRBit</a></div><div class="ttdeci">static unsigned getCRFromCRBit(unsigned SrcReg)</div><div class="ttdef"><b>Definition:</b> <a href="PPCRegisterInfo_8h_source.html#l00026">PPCRegisterInfo.h:26</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64II_html_ae22a65863fdb02ce99abf9ee08bcbb71add46ede0892fdd429e940eb97c1e6e55"><div class="ttname"><a href="namespacellvm_1_1AArch64II.html#ae22a65863fdb02ce99abf9ee08bcbb71add46ede0892fdd429e940eb97c1e6e55">llvm::AArch64II::MO_TLS</a></div><div class="ttdoc">MO_TLS - Indicates that the operand being accessed is some kind of thread-local symbol. </div><div class="ttdef"><b>Definition:</b> <a href="AArch64BaseInfo_8h_source.html#l00627">AArch64BaseInfo.h:627</a></div></div>
<div class="ttc" id="Support_2ErrorHandling_8h_html_ace243f5c25697a1107cce46626b3dc94"><div class="ttname"><a href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a></div><div class="ttdeci">#define llvm_unreachable(msg)</div><div class="ttdoc">Marks that the current location is not supposed to be reachable. </div><div class="ttdef"><b>Definition:</b> <a href="Support_2ErrorHandling_8h_source.html#l00135">ErrorHandling.h:135</a></div></div>
<div class="ttc" id="classllvm_1_1PPCInstrInfo_html_aa88dfb98a274ef5f8da3ce147c8c45eb"><div class="ttname"><a href="classllvm_1_1PPCInstrInfo.html#aa88dfb98a274ef5f8da3ce147c8c45eb">llvm::PPCInstrInfo::getInstrLatency</a></div><div class="ttdeci">unsigned getInstrLatency(const InstrItineraryData *ItinData, const MachineInstr &amp;MI, unsigned *PredCost=nullptr) const override</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8cpp_source.html#l00145">PPCInstrInfo.cpp:145</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a56b7fed94faeb5bc67ee2b71608d2665"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a56b7fed94faeb5bc67ee2b71608d2665">llvm::MachineInstr::getNumExplicitOperands</a></div><div class="ttdeci">unsigned getNumExplicitOperands() const</div><div class="ttdoc">Returns the number of non-implicit operands. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8cpp_source.html#l00699">MachineInstr.cpp:699</a></div></div>
<div class="ttc" id="HexagonShuffler_8cpp_html_a1672231b4c403877a69e1104ad69e006"><div class="ttname"><a href="HexagonShuffler_8cpp.html#a1672231b4c403877a69e1104ad69e006">first</a></div><div class="ttdeci">unsigned first</div><div class="ttdef"><b>Definition:</b> <a href="HexagonShuffler_8cpp_source.html#l00220">HexagonShuffler.cpp:220</a></div></div>
<div class="ttc" id="PPCInstrInfo_8cpp_html_a71aad62a44b1b906e8d438e380eb61e8ab62346bcab871ebe7507de208c2a302d"><div class="ttname"><a href="PPCInstrInfo_8cpp.html#a71aad62a44b1b906e8d438e380eb61e8ab62346bcab871ebe7507de208c2a302d">SOK_SPESpill</a></div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8cpp_source.html#l00092">PPCInstrInfo.cpp:92</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a8a82683fccdef8a5ef772ef03277aee7"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a8a82683fccdef8a5ef772ef03277aee7">llvm::MachineOperand::setIsKill</a></div><div class="ttdeci">void setIsKill(bool Val=true)</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00498">MachineOperand.h:498</a></div></div>
<div class="ttc" id="namespacellvm_html_ad73248c76f67b663abacff7aff17fd2c"><div class="ttname"><a href="namespacellvm.html#ad73248c76f67b663abacff7aff17fd2c">llvm::addFrameReference</a></div><div class="ttdeci">static const MachineInstrBuilder &amp; addFrameReference(const MachineInstrBuilder &amp;MIB, int FI, int Offset=0, bool mem=true)</div><div class="ttdoc">addFrameReference - This function is used to add a reference to the base of an abstract object on the...</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrBuilder_8h_source.html#l00032">PPCInstrBuilder.h:32</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCII_html_ae73836094d8b0399ba10a6e540a363ffa473364a1f0cc5c395f582cf7ba1ff468"><div class="ttname"><a href="namespacellvm_1_1PPCII.html#ae73836094d8b0399ba10a6e540a363ffa473364a1f0cc5c395f582cf7ba1ff468">llvm::PPCII::MO_ACCESS_MASK</a></div><div class="ttdoc">The next are not flags but distinct values. </div><div class="ttdef"><b>Definition:</b> <a href="PPC_8h_source.html#l00112">PPC.h:112</a></div></div>
<div class="ttc" id="classllvm_1_1MachineMemOperand_html_aaa2020e47e35179234b9ea27d555b2ddaed357b1367bc90a56fefa4d1b0e17374"><div class="ttname"><a href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2ddaed357b1367bc90a56fefa4d1b0e17374">llvm::MachineMemOperand::MOStore</a></div><div class="ttdoc">The memory access writes data. </div><div class="ttdef"><b>Definition:</b> <a href="MachineMemOperand_8h_source.html#l00135">MachineMemOperand.h:135</a></div></div>
<div class="ttc" id="PPCInstrInfo_8cpp_html_a0b7ca65c5b5aa6d4c80bcddfdd9e520c"><div class="ttname"><a href="PPCInstrInfo_8cpp.html#a0b7ca65c5b5aa6d4c80bcddfdd9e520c">MBBDefinesCTR</a></div><div class="ttdeci">static bool MBBDefinesCTR(MachineBasicBlock &amp;MBB)</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8cpp_source.html#l01392">PPCInstrInfo.cpp:1392</a></div></div>
<div class="ttc" id="classllvm_1_1PPCInstrInfo_html_ae1d4c0d71423c8fa3d000f7518a4e8ae"><div class="ttname"><a href="classllvm_1_1PPCInstrInfo.html#ae1d4c0d71423c8fa3d000f7518a4e8ae">llvm::PPCInstrInfo::isImmInstrEligibleForFolding</a></div><div class="ttdeci">bool isImmInstrEligibleForFolding(MachineInstr &amp;MI, unsigned &amp;BaseReg, unsigned &amp;XFormOpcode, int64_t &amp;OffsetOfImmInstr, ImmInstrInfo &amp;III) const</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8cpp_source.html#l02646">PPCInstrInfo.cpp:2646</a></div></div>
<div class="ttc" id="classllvm_1_1PPCInstrInfo_html_a6bc6b3ade5432bb6d51e0039c8482445"><div class="ttname"><a href="classllvm_1_1PPCInstrInfo.html#a6bc6b3ade5432bb6d51e0039c8482445">llvm::PPCInstrInfo::isBDNZ</a></div><div class="ttdeci">bool isBDNZ(unsigned Opcode) const</div><div class="ttdoc">Check Opcode is BDNZ (Decrement CTR and branch if it is still nonzero). </div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8cpp_source.html#l04150">PPCInstrInfo.cpp:4150</a></div></div>
<div class="ttc" id="structllvm_1_1LoadImmediateInfo_html_a66834eb3a0e2888f90445ced87675079"><div class="ttname"><a href="structllvm_1_1LoadImmediateInfo.html#a66834eb3a0e2888f90445ced87675079">llvm::LoadImmediateInfo::SetCR</a></div><div class="ttdeci">unsigned SetCR</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8h_source.html#l00108">PPCInstrInfo.h:108</a></div></div>
<div class="ttc" id="classllvm_1_1MCInstrDesc_html_a7695bd2e20788ffc4b645533c018f26e"><div class="ttname"><a href="classllvm_1_1MCInstrDesc.html#a7695bd2e20788ffc4b645533c018f26e">llvm::MCInstrDesc::getOperandConstraint</a></div><div class="ttdeci">int getOperandConstraint(unsigned OpNum, MCOI::OperandConstraint Constraint) const</div><div class="ttdoc">Returns the value of the specific constraint if it is set. </div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00212">MCInstrDesc.h:212</a></div></div>
<div class="ttc" id="classllvm_1_1StackMapOpers_html_a4330cae153bbaadcf79bb4917a6c3924"><div class="ttname"><a href="classllvm_1_1StackMapOpers.html#a4330cae153bbaadcf79bb4917a6c3924">llvm::StackMapOpers::getNumPatchBytes</a></div><div class="ttdeci">uint32_t getNumPatchBytes() const</div><div class="ttdoc">Return the number of patchable bytes the given stackmap should emit. </div><div class="ttdef"><b>Definition:</b> <a href="StackMaps_8h_source.html#l00050">StackMaps.h:50</a></div></div>
<div class="ttc" id="namespacellvm_1_1MipsII_html_ab0cf5f5ed4db649fc89a1b41f8b5771fa017c78afd95cb34d547e5b12d7e82cf2"><div class="ttname"><a href="namespacellvm_1_1MipsII.html#ab0cf5f5ed4db649fc89a1b41f8b5771fa017c78afd95cb34d547e5b12d7e82cf2">llvm::MipsII::MO_TPREL_LO</a></div><div class="ttdef"><b>Definition:</b> <a href="MipsBaseInfo_8h_source.html#l00074">MipsBaseInfo.h:74</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_abe04ffc605f0c3a48a581cdb3ded2df4"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#abe04ffc605f0c3a48a581cdb3ded2df4">llvm::MachineInstr::readsRegister</a></div><div class="ttdeci">bool readsRegister(Register Reg, const TargetRegisterInfo *TRI=nullptr) const</div><div class="ttdoc">Return true if the MachineInstr reads the specified register. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l01188">MachineInstr.h:1188</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPC_html_a40c2294c9ecba721df7f29aaf05157d8"><div class="ttname"><a href="namespacellvm_1_1PPC.html#a40c2294c9ecba721df7f29aaf05157d8">llvm::PPC::getPredicate</a></div><div class="ttdeci">Predicate getPredicate(unsigned Condition, unsigned Hint)</div><div class="ttdoc">Return predicate consisting of specified condition and hint bits. </div><div class="ttdef"><b>Definition:</b> <a href="PPCPredicates_8h_source.html#l00087">PPCPredicates.h:87</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPC_html_a14028f7fe73a11dabc6583510cc0a355aa55740b85ae5278b5e206d20eeef303a"><div class="ttname"><a href="namespacellvm_1_1PPC.html#a14028f7fe73a11dabc6583510cc0a355aa55740b85ae5278b5e206d20eeef303a">llvm::PPC::PRED_LE_MINUS</a></div><div class="ttdef"><b>Definition:</b> <a href="PPCPredicates_8h_source.html#l00036">PPCPredicates.h:36</a></div></div>
<div class="ttc" id="classllvm_1_1ilist__iterator_html"><div class="ttname"><a href="classllvm_1_1ilist__iterator.html">llvm::ilist_iterator</a></div><div class="ttdoc">Iterator for intrusive lists based on ilist_node. </div><div class="ttdef"><b>Definition:</b> <a href="ilist__iterator_8h_source.html#l00057">ilist_iterator.h:57</a></div></div>
<div class="ttc" id="classllvm_1_1MCInst_html_ae844d6ff99f067e6672e004ed7613c24"><div class="ttname"><a href="classllvm_1_1MCInst.html#ae844d6ff99f067e6672e004ed7613c24">llvm::MCInst::setOpcode</a></div><div class="ttdeci">void setOpcode(unsigned Op)</div><div class="ttdef"><b>Definition:</b> <a href="MCInst_8h_source.html#l00171">MCInst.h:171</a></div></div>
<div class="ttc" id="classllvm_1_1PPCInstrInfo_html_a3922ba52ea3ad741ad0fcd568dd4adce"><div class="ttname"><a href="classllvm_1_1PPCInstrInfo.html#a3922ba52ea3ad741ad0fcd568dd4adce">llvm::PPCInstrInfo::isUnpredicatedTerminator</a></div><div class="ttdeci">bool isUnpredicatedTerminator(const MachineInstr &amp;MI) const override</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8cpp_source.html#l01426">PPCInstrInfo.cpp:1426</a></div></div>
<div class="ttc" id="StackMaps_8h_html"><div class="ttname"><a href="StackMaps_8h.html">StackMaps.h</a></div></div>
<div class="ttc" id="classllvm_1_1SmallPtrSet_html"><div class="ttname"><a href="classllvm_1_1SmallPtrSet.html">llvm::SmallPtrSet</a></div><div class="ttdoc">SmallPtrSet - This class implements a set which is optimized for holding SmallSize or less elements...</div><div class="ttdef"><b>Definition:</b> <a href="SmallPtrSet_8h_source.html#l00443">SmallPtrSet.h:443</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a1ecb35298bc4d1fe03997959e1210c87"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a1ecb35298bc4d1fe03997959e1210c87">llvm::MachineInstr::setDesc</a></div><div class="ttdeci">void setDesc(const MCInstrDesc &amp;tid)</div><div class="ttdoc">Replace the instruction descriptor (thus opcode) of the current instruction with a new one...</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l01559">MachineInstr.h:1559</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a469e271fba3a9b52dad4fa54eaf44e2b"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a469e271fba3a9b52dad4fa54eaf44e2b">llvm::MachineInstr::addOperand</a></div><div class="ttdeci">void addOperand(MachineFunction &amp;MF, const MachineOperand &amp;Op)</div><div class="ttdoc">Add the specified operand to the instruction. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8cpp_source.html#l00199">MachineInstr.cpp:199</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPC_html_a0e285e6b57446c2e6915107fe598883aa40aa4eed5523516b6f4be5d29307b5cc"><div class="ttname"><a href="namespacellvm_1_1PPC.html#a0e285e6b57446c2e6915107fe598883aa40aa4eed5523516b6f4be5d29307b5cc">llvm::PPC::DIR_PWR5X</a></div><div class="ttdef"><b>Definition:</b> <a href="PPCSubtarget_8h_source.html#l00054">PPCSubtarget.h:54</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPC_html_a14028f7fe73a11dabc6583510cc0a355a33e681071c4ec83f4c4cc4855fc1ed1e"><div class="ttname"><a href="namespacellvm_1_1PPC.html#a14028f7fe73a11dabc6583510cc0a355a33e681071c4ec83f4c4cc4855fc1ed1e">llvm::PPC::PRED_LT_MINUS</a></div><div class="ttdef"><b>Definition:</b> <a href="PPCPredicates_8h_source.html#l00035">PPCPredicates.h:35</a></div></div>
<div class="ttc" id="namespacellvm_html_a81b52e18d84e3cc61df7e897bba1b259"><div class="ttname"><a href="namespacellvm.html#a81b52e18d84e3cc61df7e897bba1b259">llvm::max</a></div><div class="ttdeci">Align max(MaybeAlign Lhs, Align Rhs)</div><div class="ttdef"><b>Definition:</b> <a href="Alignment_8h_source.html#l00390">Alignment.h:390</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_a40bf8f9579717d3f9be7640f1c6d678b"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#a40bf8f9579717d3f9be7640f1c6d678b">llvm::MachineBasicBlock::instrs</a></div><div class="ttdeci">instr_range instrs()</div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00211">MachineBasicBlock.h:211</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_ab0d1155c8c38e84cbe387998fd2e517e"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#ab0d1155c8c38e84cbe387998fd2e517e">llvm::MachineOperand::isGlobal</a></div><div class="ttdeci">bool isGlobal() const</div><div class="ttdoc">isGlobal - Tests if this is a MO_GlobalAddress operand. </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00337">MachineOperand.h:337</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_aa5ff177bc1498508696aaf27235db3fc"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#aa5ff177bc1498508696aaf27235db3fc">llvm::MachineInstr::memoperands_begin</a></div><div class="ttdeci">mmo_iterator memoperands_begin() const</div><div class="ttdoc">Access to memory operands of the instruction. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00567">MachineInstr.h:567</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a7415ab9f2172c59a2ee7c7a02afa56a4"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a7415ab9f2172c59a2ee7c7a02afa56a4">llvm::ISD::OR</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00448">ISDOpcodes.h:448</a></div></div>
<div class="ttc" id="FileCheck_8cpp_html_a1e23cc505a17287914489e2d7f7093ba"><div class="ttname"><a href="FileCheck_8cpp.html#a1e23cc505a17287914489e2d7f7093ba">add</a></div><div class="ttdeci">static uint64_t add(uint64_t LeftOp, uint64_t RightOp)</div><div class="ttdef"><b>Definition:</b> <a href="FileCheck_8cpp_source.html#l00208">FileCheck.cpp:208</a></div></div>
<div class="ttc" id="classllvm_1_1PPCInstrInfo_html_af9f681180cbdf52e64376e14092d76fa"><div class="ttname"><a href="classllvm_1_1PPCInstrInfo.html#af9f681180cbdf52e64376e14092d76fa">llvm::PPCInstrInfo::getNoop</a></div><div class="ttdeci">void getNoop(MCInst &amp;NopInst) const override</div><div class="ttdoc">Return the noop instruction to use for a noop. </div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8cpp_source.html#l00488">PPCInstrInfo.cpp:488</a></div></div>
<div class="ttc" id="PPCInstrInfo_8cpp_html_a33e79f764c95a364fa5fcb22078d621a"><div class="ttname"><a href="PPCInstrInfo_8cpp.html#a33e79f764c95a364fa5fcb22078d621a">getCRBitValue</a></div><div class="ttdeci">static unsigned getCRBitValue(unsigned CRBit)</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8cpp_source.html#l00877">PPCInstrInfo.cpp:877</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html"><div class="ttname"><a href="classllvm_1_1MachineOperand.html">llvm::MachineOperand</a></div><div class="ttdoc">MachineOperand class - Representation of each machine instruction operand. </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00050">MachineOperand.h:50</a></div></div>
<div class="ttc" id="classllvm_1_1SmallVector_html"><div class="ttname"><a href="classllvm_1_1SmallVector.html">llvm::SmallVector&lt; MachineInstr *, 4 &gt;</a></div></div>
<div class="ttc" id="classllvm_1_1PPCSubtarget_html"><div class="ttname"><a href="classllvm_1_1PPCSubtarget.html">llvm::PPCSubtarget</a></div><div class="ttdef"><b>Definition:</b> <a href="PPCSubtarget_8h_source.html#l00068">PPCSubtarget.h:68</a></div></div>
<div class="ttc" id="AArch64ExpandPseudoInsts_8cpp_html_ad3ece0ac2421637044624c9b01c42466"><div class="ttname"><a href="AArch64ExpandPseudoInsts_8cpp.html#ad3ece0ac2421637044624c9b01c42466">DefMI</a></div><div class="ttdeci">MachineInstrBuilder MachineInstrBuilder &amp; DefMI</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ExpandPseudoInsts_8cpp_source.html#l00093">AArch64ExpandPseudoInsts.cpp:93</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a66e91c5407ade0326e5dbd87e986e648"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a66e91c5407ade0326e5dbd87e986e648">llvm::MachineInstr::modifiesRegister</a></div><div class="ttdeci">bool modifiesRegister(Register Reg, const TargetRegisterInfo *TRI) const</div><div class="ttdoc">Return true if the MachineInstr modifies (fully define or partially define) the specified register...</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l01226">MachineInstr.h:1226</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPC_html_a14028f7fe73a11dabc6583510cc0a355a8a796e02eaa344b39a352e03938f0680"><div class="ttname"><a href="namespacellvm_1_1PPC.html#a14028f7fe73a11dabc6583510cc0a355a8a796e02eaa344b39a352e03938f0680">llvm::PPC::PRED_GT_PLUS</a></div><div class="ttdef"><b>Definition:</b> <a href="PPCPredicates_8h_source.html#l00047">PPCPredicates.h:47</a></div></div>
<div class="ttc" id="namespacellvm_html_a7510cdb641954d5eca96ba44129a0737"><div class="ttname"><a href="namespacellvm.html#a7510cdb641954d5eca96ba44129a0737">llvm::array_lengthof</a></div><div class="ttdeci">constexpr size_t array_lengthof(T(&amp;)[N])</div><div class="ttdoc">Find the length of an array. </div><div class="ttdef"><b>Definition:</b> <a href="STLExtras_8h_source.html#l01027">STLExtras.h:1027</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPC_html_a14028f7fe73a11dabc6583510cc0a355"><div class="ttname"><a href="namespacellvm_1_1PPC.html#a14028f7fe73a11dabc6583510cc0a355">llvm::PPC::Predicate</a></div><div class="ttdeci">Predicate</div><div class="ttdoc">Predicate - These are &quot;(BI &lt;&lt; 5) | BO&quot; for various predicates. </div><div class="ttdef"><b>Definition:</b> <a href="PPCPredicates_8h_source.html#l00026">PPCPredicates.h:26</a></div></div>
<div class="ttc" id="PPCInstrInfo_8cpp_html_a20ff8d783c172c203d8a144fcda853fa"><div class="ttname"><a href="PPCInstrInfo_8cpp.html#a20ff8d783c172c203d8a144fcda853fa">VSXSelfCopyCrash</a></div><div class="ttdeci">static cl::opt&lt; bool &gt; VSXSelfCopyCrash(&quot;crash-on-ppc-vsx-self-copy&quot;, cl::desc(&quot;Causes the backend to crash instead of generating a nop VSX copy&quot;), cl::Hidden)</div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a86dd1b4ce6ff2d4a0b4593c5f7b2a3fd"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a86dd1b4ce6ff2d4a0b4593c5f7b2a3fd">llvm::MachineRegisterInfo::isSSA</a></div><div class="ttdeci">bool isSSA() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00185">MachineRegisterInfo.h:185</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPC_html_a14028f7fe73a11dabc6583510cc0a355a46b241a630995742d2839a44af358923"><div class="ttname"><a href="namespacellvm_1_1PPC.html#a14028f7fe73a11dabc6583510cc0a355a46b241a630995742d2839a44af358923">llvm::PPC::PRED_LE_PLUS</a></div><div class="ttdef"><b>Definition:</b> <a href="PPCPredicates_8h_source.html#l00044">PPCPredicates.h:44</a></div></div>
<div class="ttc" id="PPCInstrInfo_8cpp_html_a58e3d8f1d20226777984b48012c68c2b"><div class="ttname"><a href="PPCInstrInfo_8cpp.html#a58e3d8f1d20226777984b48012c68c2b">UseOldLatencyCalc</a></div><div class="ttdeci">static cl::opt&lt; bool &gt; UseOldLatencyCalc(&quot;ppc-old-latency-calc&quot;, cl::Hidden, cl::desc(&quot;Use the old (incorrect) instruction latency calculation&quot;))</div></div>
<div class="ttc" id="Support_2ErrorHandling_8h_html"><div class="ttname"><a href="Support_2ErrorHandling_8h.html">ErrorHandling.h</a></div></div>
<div class="ttc" id="classllvm_1_1APInt_html_aa548cc4a0fd9e7c713b180f7780655e2"><div class="ttname"><a href="classllvm_1_1APInt.html#aa548cc4a0fd9e7c713b180f7780655e2">llvm::APInt::rotl</a></div><div class="ttdeci">APInt rotl(unsigned rotateAmt) const</div><div class="ttdoc">Rotate left by rotateAmt. </div><div class="ttdef"><b>Definition:</b> <a href="APInt_8cpp_source.html#l01074">APInt.cpp:1074</a></div></div>
<div class="ttc" id="classllvm_1_1PPCInstrInfo_html_ad429378397640f1b9bd01d55da3e4763"><div class="ttname"><a href="classllvm_1_1PPCInstrInfo.html#ad429378397640f1b9bd01d55da3e4763">llvm::PPCInstrInfo::canInsertSelect</a></div><div class="ttdeci">bool canInsertSelect(const MachineBasicBlock &amp;, ArrayRef&lt; MachineOperand &gt; Cond, unsigned, unsigned, int &amp;, int &amp;, int &amp;) const override</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8cpp_source.html#l00755">PPCInstrInfo.cpp:755</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_aabc3917d917c6247778c88107945d13b"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#aabc3917d917c6247778c88107945d13b">llvm::MachineInstr::hasOrderedMemoryRef</a></div><div class="ttdeci">bool hasOrderedMemoryRef() const</div><div class="ttdoc">Return true if this instruction may have an ordered or volatile memory reference, or if the informati...</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8cpp_source.html#l01287">MachineInstr.cpp:1287</a></div></div>
<div class="ttc" id="classPPCGenInstrInfo_html"><div class="ttname"><a href="classPPCGenInstrInfo.html">PPCGenInstrInfo</a></div></div>
<div class="ttc" id="classllvm_1_1PPCInstrInfo_html_ae5781ad71db6e0e3bf84f10c4490e291"><div class="ttname"><a href="classllvm_1_1PPCInstrInfo.html#ae5781ad71db6e0e3bf84f10c4490e291">llvm::PPCInstrInfo::PredicateInstruction</a></div><div class="ttdeci">bool PredicateInstruction(MachineInstr &amp;MI, ArrayRef&lt; MachineOperand &gt; Pred) const override</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8cpp_source.html#l01437">PPCInstrInfo.cpp:1437</a></div></div>
<div class="ttc" id="BuiltinGCs_8cpp_html_a9bf617fd3367180fb96cebccfaae8dfa"><div class="ttname"><a href="BuiltinGCs_8cpp.html#a9bf617fd3367180fb96cebccfaae8dfa">D</a></div><div class="ttdeci">static GCRegistry::Add&lt; StatepointGC &gt; D(&quot;statepoint-example&quot;, &quot;an example strategy for statepoint&quot;)</div></div>
<div class="ttc" id="classllvm_1_1PPCInstrInfo_html_a87b39c65c6a9fd9acdc3cd6ea03ed323"><div class="ttname"><a href="classllvm_1_1PPCInstrInfo.html#a87b39c65c6a9fd9acdc3cd6ea03ed323">llvm::PPCInstrInfo::SubsumesPredicate</a></div><div class="ttdeci">bool SubsumesPredicate(ArrayRef&lt; MachineOperand &gt; Pred1, ArrayRef&lt; MachineOperand &gt; Pred2) const override</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8cpp_source.html#l01523">PPCInstrInfo.cpp:1523</a></div></div>
<div class="ttc" id="classllvm_1_1PPCInstrInfo_html_a81d3f027b08f5bcac3813ec29ea87d94"><div class="ttname"><a href="classllvm_1_1PPCInstrInfo.html#a81d3f027b08f5bcac3813ec29ea87d94">llvm::PPCInstrInfo::DefinesPredicate</a></div><div class="ttdeci">bool DefinesPredicate(MachineInstr &amp;MI, std::vector&lt; MachineOperand &gt; &amp;Pred) const override</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8cpp_source.html#l01554">PPCInstrInfo.cpp:1554</a></div></div>
<div class="ttc" id="classllvm_1_1PPCInstrInfo_html_a4a925741128762aa8606a501ed9dad40"><div class="ttname"><a href="classllvm_1_1PPCInstrInfo.html#a4a925741128762aa8606a501ed9dad40">llvm::PPCInstrInfo::isVFRegister</a></div><div class="ttdeci">static bool isVFRegister(unsigned Reg)</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8h_source.html#l00395">PPCInstrInfo.h:395</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a38b28a85f818b49d8806c150b8a5b4f7"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">llvm::MachineOperand::getImm</a></div><div class="ttdeci">int64_t getImm() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00535">MachineOperand.h:535</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_abd85c9d7c51eb515a550069e9ad9445e"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#abd85c9d7c51eb515a550069e9ad9445e">llvm::MachineBasicBlock::isLayoutSuccessor</a></div><div class="ttdeci">bool isLayoutSuccessor(const MachineBasicBlock *MBB) const</div><div class="ttdoc">Return true if the specified MBB will be emitted immediately after this block, such that if this bloc...</div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8cpp_source.html#l00821">MachineBasicBlock.cpp:821</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a83b7b1113f9f59efaa7ef036dd4cfc1b"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a83b7b1113f9f59efaa7ef036dd4cfc1b">llvm::MachineRegisterInfo::getUniqueVRegDef</a></div><div class="ttdeci">MachineInstr * getUniqueVRegDef(unsigned Reg) const</div><div class="ttdoc">getUniqueVRegDef - Return the unique machine instr that defines the specified virtual register or nul...</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8cpp_source.html#l00411">MachineRegisterInfo.cpp:411</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_a23208fdd822500e88be7115c58865421"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#a23208fdd822500e88be7115c58865421">llvm::MachineFunction::getFunction</a></div><div class="ttdeci">const Function &amp; getFunction() const</div><div class="ttdoc">Return the LLVM function that this machine code represents. </div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00456">MachineFunction.h:456</a></div></div>
<div class="ttc" id="namespacellvm_html_a7c46c742c31be54870e2038048e6b391"><div class="ttname"><a href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">llvm::dbgs</a></div><div class="ttdeci">raw_ostream &amp; dbgs()</div><div class="ttdoc">dbgs() - This returns a reference to a raw_ostream for debugging messages. </div><div class="ttdef"><b>Definition:</b> <a href="Debug_8cpp_source.html#l00132">Debug.cpp:132</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterClass_html_a881bc79908403b2d42dc1c4377e5cbb6"><div class="ttname"><a href="classllvm_1_1TargetRegisterClass.html#a881bc79908403b2d42dc1c4377e5cbb6">llvm::TargetRegisterClass::end</a></div><div class="ttdeci">iterator end() const</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00072">TargetRegisterInfo.h:72</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_ad5bef9f5be828b62f053b3017eb9dbdb"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#ad5bef9f5be828b62f053b3017eb9dbdb">llvm::MachineOperand::clobbersPhysReg</a></div><div class="ttdeci">static bool clobbersPhysReg(const uint32_t *RegMask, unsigned PhysReg)</div><div class="ttdoc">clobbersPhysReg - Returns true if this RegMask clobbers PhysReg. </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00615">MachineOperand.h:615</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPC_html_a0e285e6b57446c2e6915107fe598883aaa3de856d909c5b0166919bf6e4bd1a3d"><div class="ttname"><a href="namespacellvm_1_1PPC.html#a0e285e6b57446c2e6915107fe598883aaa3de856d909c5b0166919bf6e4bd1a3d">llvm::PPC::DIR_PWR8</a></div><div class="ttdef"><b>Definition:</b> <a href="PPCSubtarget_8h_source.html#l00058">PPCSubtarget.h:58</a></div></div>
<div class="ttc" id="classllvm_1_1APInt_html"><div class="ttname"><a href="classllvm_1_1APInt.html">llvm::APInt</a></div><div class="ttdoc">Class for arbitrary precision integers. </div><div class="ttdef"><b>Definition:</b> <a href="APInt_8h_source.html#l00069">APInt.h:69</a></div></div>
<div class="ttc" id="classllvm_1_1PPCInstrInfo_html_a7c1001c415a0435743c316d7b941f56f"><div class="ttname"><a href="classllvm_1_1PPCInstrInfo.html#a7c1001c415a0435743c316d7b941f56f">llvm::PPCInstrInfo::insertNoop</a></div><div class="ttdeci">void insertNoop(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator MI) const override</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8cpp_source.html#l00468">PPCInstrInfo.cpp:468</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19a0a59fdcfe34b6c48dbb8f370da9e3c0b"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a0a59fdcfe34b6c48dbb8f370da9e3c0b">llvm::PPCISD::QVGPCI</a></div><div class="ttdoc">QVGPCI = This corresponds to the QPX qvgpci instruction. </div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00417">PPCISelLowering.h:417</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a4b437632fd9b97dd36010d85eb363efe"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a4b437632fd9b97dd36010d85eb363efe">llvm::ISD::FrameIndex</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00063">ISDOpcodes.h:63</a></div></div>
<div class="ttc" id="MipsDisassembler_8cpp_html_a30bccd0ebacd9892c243f7bd520e4aa0"><div class="ttname"><a href="MipsDisassembler_8cpp.html#a30bccd0ebacd9892c243f7bd520e4aa0">getReg</a></div><div class="ttdeci">static unsigned getReg(const void *D, unsigned RC, unsigned RegNo)</div><div class="ttdef"><b>Definition:</b> <a href="MipsDisassembler_8cpp_source.html#l00580">MipsDisassembler.cpp:580</a></div></div>
<div class="ttc" id="classllvm_1_1PPCInstrInfo_html_aff2173f1b09ff7e5b1458b9441bcf10d"><div class="ttname"><a href="classllvm_1_1PPCInstrInfo.html#aff2173f1b09ff7e5b1458b9441bcf10d">llvm::PPCInstrInfo::getDefMIPostRA</a></div><div class="ttdeci">MachineInstr * getDefMIPostRA(unsigned Reg, MachineInstr &amp;MI, bool &amp;SeenIntermediateUse) const</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8cpp_source.html#l02307">PPCInstrInfo.cpp:2307</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPC_html_a0e285e6b57446c2e6915107fe598883aa56adb1ba4082b00854c8401847ade1a9"><div class="ttname"><a href="namespacellvm_1_1PPC.html#a0e285e6b57446c2e6915107fe598883aa56adb1ba4082b00854c8401847ade1a9">llvm::PPC::DIR_970</a></div><div class="ttdef"><b>Definition:</b> <a href="PPCSubtarget_8h_source.html#l00046">PPCSubtarget.h:46</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a8b4741a5cb0780b4d02fe6bd43ef0b68"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a8b4741a5cb0780b4d02fe6bd43ef0b68">llvm::MachineInstr::implicit_operands</a></div><div class="ttdeci">iterator_range&lt; mop_iterator &gt; implicit_operands()</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00506">MachineInstr.h:506</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a98654f32fd96ffb498b0181c6546bf53"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a98654f32fd96ffb498b0181c6546bf53">llvm::MachineRegisterInfo::use_empty</a></div><div class="ttdeci">bool use_empty(unsigned RegNo) const</div><div class="ttdoc">use_empty - Return true if there are no instructions using the specified register. </div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00496">MachineRegisterInfo.h:496</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a0012f75cbba71c9c29aac592ff3d6400"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a0012f75cbba71c9c29aac592ff3d6400">llvm::MachineInstr::findRegisterUseOperandIdx</a></div><div class="ttdeci">int findRegisterUseOperandIdx(Register Reg, bool isKill=false, const TargetRegisterInfo *TRI=nullptr) const</div><div class="ttdoc">Returns the operand index that is a use of the specific register or -1 if it is not found...</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8cpp_source.html#l00943">MachineInstr.cpp:943</a></div></div>
<div class="ttc" id="LiveIntervals_8h_html"><div class="ttname"><a href="LiveIntervals_8h.html">LiveIntervals.h</a></div></div>
<div class="ttc" id="namespacellvm_1_1AVRII_html_af0b01fa3c73b359837f3a7713274269aac78eef6657cad8b6d62131d926614fe8"><div class="ttname"><a href="namespacellvm_1_1AVRII.html#af0b01fa3c73b359837f3a7713274269aac78eef6657cad8b6d62131d926614fe8">llvm::AVRII::MO_LO</a></div><div class="ttdoc">On a symbol operand, this represents the lo part. </div><div class="ttdef"><b>Definition:</b> <a href="AVRInstrInfo_8h_source.html#l00052">AVRInstrInfo.h:52</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPC_html_a14028f7fe73a11dabc6583510cc0a355a94061699653bc6df4c3809c7a4d44ac9"><div class="ttname"><a href="namespacellvm_1_1PPC.html#a14028f7fe73a11dabc6583510cc0a355a94061699653bc6df4c3809c7a4d44ac9">llvm::PPC::PRED_NU</a></div><div class="ttdef"><b>Definition:</b> <a href="PPCPredicates_8h_source.html#l00034">PPCPredicates.h:34</a></div></div>
<div class="ttc" id="classllvm_1_1ScoreboardHazardRecognizer_html"><div class="ttname"><a href="classllvm_1_1ScoreboardHazardRecognizer.html">llvm::ScoreboardHazardRecognizer</a></div><div class="ttdef"><b>Definition:</b> <a href="ScoreboardHazardRecognizer_8h_source.html#l00029">ScoreboardHazardRecognizer.h:29</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a002fd916e7206e01d512eeb06d405cf0"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">llvm::MachineInstr::getParent</a></div><div class="ttdeci">const MachineBasicBlock * getParent() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00271">MachineInstr.h:271</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html">llvm::MachineRegisterInfo</a></div><div class="ttdoc">MachineRegisterInfo - Keep track of information for virtual and physical registers, including vreg register classes, use/def chains for registers, etc. </div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00052">MachineRegisterInfo.h:52</a></div></div>
<div class="ttc" id="classllvm_1_1MachineMemOperand_html_aaa2020e47e35179234b9ea27d555b2dda7d12be6206e5b0026c71bbcd5cb76494"><div class="ttname"><a href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2dda7d12be6206e5b0026c71bbcd5cb76494">llvm::MachineMemOperand::MOLoad</a></div><div class="ttdoc">The memory access reads data. </div><div class="ttdef"><b>Definition:</b> <a href="MachineMemOperand_8h_source.html#l00133">MachineMemOperand.h:133</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a69544ec8658eadeed98245dc37c3a541"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a69544ec8658eadeed98245dc37c3a541">llvm::MachineOperand::isUse</a></div><div class="ttdeci">bool isUse() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00368">MachineOperand.h:368</a></div></div>
<div class="ttc" id="classllvm_1_1TargetSubtargetInfo_html"><div class="ttname"><a href="classllvm_1_1TargetSubtargetInfo.html">llvm::TargetSubtargetInfo</a></div><div class="ttdoc">TargetSubtargetInfo - Generic base class for all target subtargets. </div><div class="ttdef"><b>Definition:</b> <a href="TargetSubtargetInfo_8h_source.html#l00062">TargetSubtargetInfo.h:62</a></div></div>
<div class="ttc" id="classllvm_1_1PPCInstrInfo_html_ab29a74c54db1e0ef935d15714d857ddc"><div class="ttname"><a href="classllvm_1_1PPCInstrInfo.html#ab29a74c54db1e0ef935d15714d857ddc">llvm::PPCInstrInfo::getMachineCombinerPatterns</a></div><div class="ttdeci">bool getMachineCombinerPatterns(MachineInstr &amp;Root, SmallVectorImpl&lt; MachineCombinerPattern &gt; &amp;P) const override</div><div class="ttdoc">Return true when there is potentially a faster code sequence for an instruction chain ending in &lt;Root...</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8cpp_source.html#l00267">PPCInstrInfo.cpp:267</a></div></div>
<div class="ttc" id="classllvm_1_1PPCInstrInfo_html_a142a35a3df3a734306ff0a9d751c76bd"><div class="ttname"><a href="classllvm_1_1PPCInstrInfo.html#a142a35a3df3a734306ff0a9d751c76bd">llvm::PPCInstrInfo::isPredicated</a></div><div class="ttdeci">bool isPredicated(const MachineInstr &amp;MI) const override</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8cpp_source.html#l01415">PPCInstrInfo.cpp:1415</a></div></div>
<div class="ttc" id="structllvm_1_1MachinePointerInfo_html_ad8ce1aee13dbdcc05d20284a30e83170"><div class="ttname"><a href="structllvm_1_1MachinePointerInfo.html#ad8ce1aee13dbdcc05d20284a30e83170">llvm::MachinePointerInfo::getFixedStack</a></div><div class="ttdeci">static MachinePointerInfo getFixedStack(MachineFunction &amp;MF, int FI, int64_t Offset=0)</div><div class="ttdoc">Return a MachinePointerInfo record that refers to the specified FrameIndex. </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8cpp_source.html#l00984">MachineOperand.cpp:984</a></div></div>
<div class="ttc" id="MachineRegisterInfo_8h_html"><div class="ttname"><a href="MachineRegisterInfo_8h.html">MachineRegisterInfo.h</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a466ce899b4682c8608c399ad215da282"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a466ce899b4682c8608c399ad215da282">llvm::MachineRegisterInfo::isLiveIn</a></div><div class="ttdeci">bool isLiveIn(unsigned Reg) const</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8cpp_source.html#l00442">MachineRegisterInfo.cpp:442</a></div></div>
<div class="ttc" id="namespacellvm_1_1MipsISD_html_a422daf9aa810935178671306b651d69ba366e1eac31eeb1a1892d62ccfc0c8cf8"><div class="ttname"><a href="namespacellvm_1_1MipsISD.html#a422daf9aa810935178671306b651d69ba366e1eac31eeb1a1892d62ccfc0c8cf8">llvm::MipsISD::Ret</a></div><div class="ttdef"><b>Definition:</b> <a href="MipsISelLowering_8h_source.html#l00118">MipsISelLowering.h:118</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html"><div class="ttname"><a href="classllvm_1_1MachineInstr.html">llvm::MachineInstr</a></div><div class="ttdoc">Representation of each machine instruction. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00063">MachineInstr.h:63</a></div></div>
<div class="ttc" id="classllvm_1_1PPCInstrInfo_html_a5d0eb474ed80ff47a9838b71df8cf1f4"><div class="ttname"><a href="classllvm_1_1PPCInstrInfo.html#a5d0eb474ed80ff47a9838b71df8cf1f4">llvm::PPCInstrInfo::isLoadFromStackSlot</a></div><div class="ttdeci">unsigned isLoadFromStackSlot(const MachineInstr &amp;MI, int &amp;FrameIndex) const override</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8cpp_source.html#l00298">PPCInstrInfo.cpp:298</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_a4e21760f681d6f97f95c8414e7b83ea5"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#a4e21760f681d6f97f95c8414e7b83ea5">llvm::MachineBasicBlock::getParent</a></div><div class="ttdeci">const MachineFunction * getParent() const</div><div class="ttdoc">Return the MachineFunction containing this basic block. </div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00173">MachineBasicBlock.h:173</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPC_html_a975319b2f772b89387ffea1b1ba1f049"><div class="ttname"><a href="namespacellvm_1_1PPC.html#a975319b2f772b89387ffea1b1ba1f049">llvm::PPC::InvertPredicate</a></div><div class="ttdeci">Predicate InvertPredicate(Predicate Opcode)</div><div class="ttdoc">Invert the specified predicate. != -&gt; ==, &lt; -&gt; &gt;=. </div></div>
<div class="ttc" id="classllvm_1_1PPCInstrInfo_html_a408324387078ea63e833142e4e006702"><div class="ttname"><a href="classllvm_1_1PPCInstrInfo.html#a408324387078ea63e833142e4e006702">llvm::PPCInstrInfo::isReallyTriviallyReMaterializable</a></div><div class="ttdeci">bool isReallyTriviallyReMaterializable(const MachineInstr &amp;MI, AAResults *AA) const override</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8cpp_source.html#l00318">PPCInstrInfo.cpp:318</a></div></div>
<div class="ttc" id="classllvm_1_1cl_1_1opt_html"><div class="ttname"><a href="classllvm_1_1cl_1_1opt.html">llvm::cl::opt</a></div><div class="ttdef"><b>Definition:</b> <a href="CommandLine_8h_source.html#l01415">CommandLine.h:1415</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBuilder_html_a4f1ceb770fe3446bfb2b3fa26858098f"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">llvm::MachineInstrBuilder::addImm</a></div><div class="ttdeci">const MachineInstrBuilder &amp; addImm(int64_t Val) const</div><div class="ttdoc">Add a new immediate operand. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00122">MachineInstrBuilder.h:122</a></div></div>
<div class="ttc" id="PPCInstrInfo_8cpp_html_a71aad62a44b1b906e8d438e380eb61e8a87b12edfc98ccf0eee56d155b2301e01"><div class="ttname"><a href="PPCInstrInfo_8cpp.html#a71aad62a44b1b906e8d438e380eb61e8a87b12edfc98ccf0eee56d155b2301e01">SOK_VectorFloat8Spill</a></div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8cpp_source.html#l00085">PPCInstrInfo.cpp:85</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110ac513a7da1bf74fb3e3c594da8534f2d2"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ac513a7da1bf74fb3e3c594da8534f2d2">llvm::ISD::AND</a></div><div class="ttdoc">Bitwise operators - logical and, logical or, logical xor. </div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00448">ISDOpcodes.h:448</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPC_html_a0e285e6b57446c2e6915107fe598883aa7b91cd4044a62473da3166dd0d2b2ddc"><div class="ttname"><a href="namespacellvm_1_1PPC.html#a0e285e6b57446c2e6915107fe598883aa7b91cd4044a62473da3166dd0d2b2ddc">llvm::PPC::DIR_440</a></div><div class="ttdef"><b>Definition:</b> <a href="PPCSubtarget_8h_source.html#l00040">PPCSubtarget.h:40</a></div></div>
<div class="ttc" id="classllvm_1_1PPCInstrInfo_html_a6a795ea8121aee4241d4e53d56c5741f"><div class="ttname"><a href="classllvm_1_1PPCInstrInfo.html#a6a795ea8121aee4241d4e53d56c5741f">llvm::PPCInstrInfo::FoldImmediate</a></div><div class="ttdeci">bool FoldImmediate(MachineInstr &amp;UseMI, MachineInstr &amp;DefMI, unsigned Reg, MachineRegisterInfo *MRI) const override</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8cpp_source.html#l01324">PPCInstrInfo.cpp:1324</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html_a7242b69b2f705111801d717e2ea243b5"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a7242b69b2f705111801d717e2ea243b5">llvm::TargetInstrInfo::CreateTargetHazardRecognizer</a></div><div class="ttdeci">virtual ScheduleHazardRecognizer * CreateTargetHazardRecognizer(const TargetSubtargetInfo *STI, const ScheduleDAG *DAG) const</div><div class="ttdoc">Allocate and return a hazard recognizer to use for this target when scheduling the machine instructio...</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8cpp_source.html#l01012">TargetInstrInfo.cpp:1012</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a4a0be37f8867dd216462956f3207d457"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a4a0be37f8867dd216462956f3207d457">llvm::MachineRegisterInfo::hasOneUse</a></div><div class="ttdeci">bool hasOneUse(unsigned RegNo) const</div><div class="ttdoc">hasOneUse - Return true if there is exactly one instruction using the specified register. </div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00500">MachineRegisterInfo.h:500</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPC_html_a14028f7fe73a11dabc6583510cc0a355aa3aa5d66d33f7c07c2932141ad4c4b67"><div class="ttname"><a href="namespacellvm_1_1PPC.html#a14028f7fe73a11dabc6583510cc0a355aa3aa5d66d33f7c07c2932141ad4c4b67">llvm::PPC::PRED_BIT_UNSET</a></div><div class="ttdef"><b>Definition:</b> <a href="PPCPredicates_8h_source.html#l00058">PPCPredicates.h:58</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_ab4a6ca428289b667dd691a00e9f7e334"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#ab4a6ca428289b667dd691a00e9f7e334">llvm::MachineFunction::getRegInfo</a></div><div class="ttdeci">MachineRegisterInfo &amp; getRegInfo()</div><div class="ttdoc">getRegInfo - Return information about the registers currently in use. </div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00479">MachineFunction.h:479</a></div></div>
<div class="ttc" id="classllvm_1_1StackMapOpers_html"><div class="ttname"><a href="classllvm_1_1StackMapOpers.html">llvm::StackMapOpers</a></div><div class="ttdoc">MI-level stackmap operands. </div><div class="ttdef"><b>Definition:</b> <a href="StackMaps_8h_source.html#l00035">StackMaps.h:35</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html_add685d2989450666a223c0d9e4c40876"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#add685d2989450666a223c0d9e4c40876">llvm::TargetRegisterInfo::getMatchingSuperReg</a></div><div class="ttdeci">unsigned getMatchingSuperReg(unsigned Reg, unsigned SubIdx, const TargetRegisterClass *RC) const</div><div class="ttdoc">Return a super-register of the specified register Reg so its sub-register of index SubIdx is Reg...</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00516">TargetRegisterInfo.h:516</a></div></div>
<div class="ttc" id="classllvm_1_1Loop_html"><div class="ttname"><a href="classllvm_1_1Loop.html">llvm::Loop</a></div><div class="ttdoc">Represents a single loop in the control flow graph. </div><div class="ttdef"><b>Definition:</b> <a href="LoopInfo_8h_source.html#l00509">LoopInfo.h:509</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPC_html_a0e285e6b57446c2e6915107fe598883aa1a9618f9addb07ce52555fa524ccf39d"><div class="ttname"><a href="namespacellvm_1_1PPC.html#a0e285e6b57446c2e6915107fe598883aa1a9618f9addb07ce52555fa524ccf39d">llvm::PPC::DIR_PWR4</a></div><div class="ttdef"><b>Definition:</b> <a href="PPCSubtarget_8h_source.html#l00052">PPCSubtarget.h:52</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html_a422b844cc7e3db360908c008cb651f96"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a422b844cc7e3db360908c008cb651f96">llvm::TargetInstrInfo::findCommutedOpIndices</a></div><div class="ttdeci">virtual bool findCommutedOpIndices(const MachineInstr &amp;MI, unsigned &amp;SrcOpIdx1, unsigned &amp;SrcOpIdx2) const</div><div class="ttdoc">Returns true iff the routine could find two commutable operands in the given machine instruction...</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8cpp_source.html#l00286">TargetInstrInfo.cpp:286</a></div></div>
<div class="ttc" id="structllvm_1_1ImmInstrInfo_html_a1efa58146b5134a31174c35b39cb6bd4"><div class="ttname"><a href="structllvm_1_1ImmInstrInfo.html#a1efa58146b5134a31174c35b39cb6bd4">llvm::ImmInstrInfo::ImmOpcode</a></div><div class="ttdeci">uint64_t ImmOpcode</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8h_source.html#l00094">PPCInstrInfo.h:94</a></div></div>
<div class="ttc" id="classllvm_1_1PPCInstrInfo_html_a809bcfaa5a36e8e145a700b3e0e21926"><div class="ttname"><a href="classllvm_1_1PPCInstrInfo.html#a809bcfaa5a36e8e145a700b3e0e21926">llvm::PPCInstrInfo::isValidToBeChangedReg</a></div><div class="ttdeci">bool isValidToBeChangedReg(MachineInstr *ADDMI, unsigned Index, MachineInstr *&amp;ADDIMI, int64_t &amp;OffsetAddi, int64_t OffsetImm) const</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8cpp_source.html#l02689">PPCInstrInfo.cpp:2689</a></div></div>
<div class="ttc" id="classllvm_1_1TargetMachine_html_ab1fb67187fc37e569cc5171cbebba873"><div class="ttname"><a href="classllvm_1_1TargetMachine.html#ab1fb67187fc37e569cc5171cbebba873">llvm::TargetMachine::Options</a></div><div class="ttdeci">TargetOptions Options</div><div class="ttdef"><b>Definition:</b> <a href="Target_2TargetMachine_8h_source.html#l00103">TargetMachine.h:103</a></div></div>
<div class="ttc" id="PPCInstrInfo_8cpp_html_a43e309a9a6862a93a89be34a92df52d8"><div class="ttname"><a href="PPCInstrInfo_8cpp.html#a43e309a9a6862a93a89be34a92df52d8">isSignExtendingOp</a></div><div class="ttdeci">static bool isSignExtendingOp(const MachineInstr &amp;MI)</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8cpp_source.html#l03877">PPCInstrInfo.cpp:3877</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_ab09679b541a6ba1219b3602569847364"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#ab09679b541a6ba1219b3602569847364">llvm::MachineOperand::CreateImm</a></div><div class="ttdeci">static MachineOperand CreateImm(int64_t Val)</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00761">MachineOperand.h:761</a></div></div>
<div class="ttc" id="MD5_8cpp_html_ac0eafdc9ee161b71e7af98af736952fd"><div class="ttname"><a href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a></div><div class="ttdeci">#define I(x, y, z)</div><div class="ttdef"><b>Definition:</b> <a href="MD5_8cpp_source.html#l00058">MD5.cpp:58</a></div></div>
<div class="ttc" id="classllvm_1_1PPCInstrInfo_html_a17463e83d13415aa673c6296f0fbe2c1"><div class="ttname"><a href="classllvm_1_1PPCInstrInfo.html#a17463e83d13415aa673c6296f0fbe2c1">llvm::PPCInstrInfo::getLoadOpcodeForSpill</a></div><div class="ttdeci">unsigned getLoadOpcodeForSpill(unsigned Reg, const TargetRegisterClass *RC=nullptr) const</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8cpp_source.html#l01114">PPCInstrInfo.cpp:1114</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPC_html_a14028f7fe73a11dabc6583510cc0a355ada22e0b2b224aa2dc5e2266546424f39"><div class="ttname"><a href="namespacellvm_1_1PPC.html#a14028f7fe73a11dabc6583510cc0a355ada22e0b2b224aa2dc5e2266546424f39">llvm::PPC::PRED_EQ_MINUS</a></div><div class="ttdef"><b>Definition:</b> <a href="PPCPredicates_8h_source.html#l00037">PPCPredicates.h:37</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a9404d5d9e4be534bb544777aae216691"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a9404d5d9e4be534bb544777aae216691">llvm::MachineOperand::ChangeToRegister</a></div><div class="ttdeci">void ChangeToRegister(Register Reg, bool isDef, bool isImp=false, bool isKill=false, bool isDead=false, bool isUndef=false, bool isDebug=false)</div><div class="ttdoc">ChangeToRegister - Replace this operand with a new register operand of the specified value...</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8cpp_source.html#l00234">MachineOperand.cpp:234</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a001d31fcea92be51d2999826b806606f"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a001d31fcea92be51d2999826b806606f">llvm::MachineOperand::setSubReg</a></div><div class="ttdeci">void setSubReg(unsigned subReg)</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00469">MachineOperand.h:469</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_ad7213433bd60dc33020246384dc18b9b"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#ad7213433bd60dc33020246384dc18b9b">llvm::MachineOperand::isFI</a></div><div class="ttdeci">bool isFI() const</div><div class="ttdoc">isFI - Tests if this is a MO_FrameIndex operand. </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00329">MachineOperand.h:329</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_a856266240556bbae90bc5ba75c156eef"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#a856266240556bbae90bc5ba75c156eef">llvm::MachineBasicBlock::getBasicBlock</a></div><div class="ttdeci">const BasicBlock * getBasicBlock() const</div><div class="ttdoc">Return the LLVM basic block that this instance corresponded to originally. </div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00150">MachineBasicBlock.h:150</a></div></div>
<div class="ttc" id="classllvm_1_1PPCInstrInfo_html_a9d6784be23d8e71c2aa5aa878d7f18ec"><div class="ttname"><a href="classllvm_1_1PPCInstrInfo.html#a9d6784be23d8e71c2aa5aa878d7f18ec">llvm::PPCInstrInfo::fixupIsDeadOrKill</a></div><div class="ttdeci">void fixupIsDeadOrKill(MachineInstr &amp;StartMI, MachineInstr &amp;EndMI, unsigned RegNo) const</div><div class="ttdoc">Fixup killed/dead flag for register RegNo between instructions [StartMI, EndMI]. </div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8cpp_source.html#l02435">PPCInstrInfo.cpp:2435</a></div></div>
<div class="ttc" id="classllvm_1_1PPCInstrInfo_html_adaba46ae7351c9a651fc32fae020cb0d"><div class="ttname"><a href="classllvm_1_1PPCInstrInfo.html#adaba46ae7351c9a651fc32fae020cb0d">llvm::PPCInstrInfo::getInstSizeInBytes</a></div><div class="ttdeci">unsigned getInstSizeInBytes(const MachineInstr &amp;MI) const override</div><div class="ttdoc">GetInstSize - Return the number of bytes of code the specified instruction may be. </div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8cpp_source.html#l01994">PPCInstrInfo.cpp:1994</a></div></div>
<div class="ttc" id="namespacellvm_html_a4db2f71d62968b2be3c4bffc5050d8c7"><div class="ttname"><a href="namespacellvm.html#a4db2f71d62968b2be3c4bffc5050d8c7">llvm::dyn_cast</a></div><div class="ttdeci">LLVM_NODISCARD std::enable_if&lt;!is_simple_type&lt; Y &gt;::value, typename cast_retty&lt; X, const Y &gt;::ret_type &gt;::type dyn_cast(const Y &amp;Val)</div><div class="ttdef"><b>Definition:</b> <a href="Casting_8h_source.html#l00332">Casting.h:332</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_ab2d91e7bec944efcbc39d8e30644f111"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#ab2d91e7bec944efcbc39d8e30644f111">llvm::MachineBasicBlock::begin</a></div><div class="ttdeci">iterator begin()</div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00216">MachineBasicBlock.h:216</a></div></div>
<div class="ttc" id="PPCPredicates_8h_html"><div class="ttname"><a href="PPCPredicates_8h.html">PPCPredicates.h</a></div></div>
<div class="ttc" id="namespacellvm_1_1ARM__MB_html_ad70272e2a9ec2a7e3a497458e1edbc85a7289f7156c17c31399fe5226bf556781"><div class="ttname"><a href="namespacellvm_1_1ARM__MB.html#ad70272e2a9ec2a7e3a497458e1edbc85a7289f7156c17c31399fe5226bf556781">llvm::ARM_MB::LD</a></div><div class="ttdef"><b>Definition:</b> <a href="MCTargetDesc_2ARMBaseInfo_8h_source.html#l00072">ARMBaseInfo.h:72</a></div></div>
<div class="ttc" id="classllvm_1_1PatchPointOpers_html_aa319bb1da5a106c84bfa9a1fdca084bc"><div class="ttname"><a href="classllvm_1_1PatchPointOpers.html#aa319bb1da5a106c84bfa9a1fdca084bc">llvm::PatchPointOpers::getNumPatchBytes</a></div><div class="ttdeci">uint32_t getNumPatchBytes() const</div><div class="ttdoc">Return the number of patchable bytes the given patchpoint should emit. </div><div class="ttdef"><b>Definition:</b> <a href="StackMaps_8h_source.html#l00104">StackMaps.h:104</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_ae68d159179d37dc7969439d842e2644f"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#ae68d159179d37dc7969439d842e2644f">llvm::MachineFunction::getTarget</a></div><div class="ttdeci">const LLVMTargetMachine &amp; getTarget() const</div><div class="ttdoc">getTarget - Return the target machine this machine code is compiled with </div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00465">MachineFunction.h:465</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAG_html_a348590624c488b04d0f9e227e6c3960e"><div class="ttname"><a href="classllvm_1_1ScheduleDAG.html#a348590624c488b04d0f9e227e6c3960e">llvm::ScheduleDAG::TII</a></div><div class="ttdeci">const TargetInstrInfo * TII</div><div class="ttdoc">Target instruction information. </div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00558">ScheduleDAG.h:558</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_ae3b0ac9c0aa471a4f05360c8dd596fa2"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#ae3b0ac9c0aa471a4f05360c8dd596fa2">llvm::MachineRegisterInfo::hasOneNonDBGUse</a></div><div class="ttdeci">bool hasOneNonDBGUse(unsigned RegNo) const</div><div class="ttdoc">hasOneNonDBGUse - Return true if there is exactly one non-Debug use of the specified register...</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8cpp_source.html#l00419">MachineRegisterInfo.cpp:419</a></div></div>
<div class="ttc" id="namespacellvm_html_a0a3b4b736315e94fd7120f6030d12a32"><div class="ttname"><a href="namespacellvm.html#a0a3b4b736315e94fd7120f6030d12a32">llvm::isUInt&lt; 16 &gt;</a></div><div class="ttdeci">constexpr bool isUInt&lt; 16 &gt;(uint64_t x)</div><div class="ttdef"><b>Definition:</b> <a href="MathExtras_8h_source.html#l00382">MathExtras.h:382</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBuilder_html"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html">llvm::MachineInstrBuilder</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00060">MachineInstrBuilder.h:60</a></div></div>
<div class="ttc" id="classllvm_1_1APInt_html_a87d50d10274efe9688166584391ae489"><div class="ttname"><a href="classllvm_1_1APInt.html#a87d50d10274efe9688166584391ae489">llvm::APInt::isSignedIntN</a></div><div class="ttdeci">bool isSignedIntN(unsigned N) const</div><div class="ttdoc">Check if this APInt has an N-bits signed integer value. </div><div class="ttdef"><b>Definition:</b> <a href="APInt_8h_source.html#l00460">APInt.h:460</a></div></div>
<div class="ttc" id="namespacellvm_1_1RegState_html_ac2161d1bd500a418fe1d3b5bc820ddd8a833922eca2ad0eab70573ba1f5fba9af"><div class="ttname"><a href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8a833922eca2ad0eab70573ba1f5fba9af">llvm::RegState::ImplicitDefine</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00054">MachineInstrBuilder.h:54</a></div></div>
<div class="ttc" id="classllvm_1_1PPCInstrInfo_html_a849ceee707ad46510fd6a651de065478"><div class="ttname"><a href="classllvm_1_1PPCInstrInfo.html#a849ceee707ad46510fd6a651de065478">llvm::PPCInstrInfo::isADDInstrEligibleForFolding</a></div><div class="ttdeci">bool isADDInstrEligibleForFolding(MachineInstr &amp;ADDMI) const</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8cpp_source.html#l02639">PPCInstrInfo.cpp:2639</a></div></div>
<div class="ttc" id="PPCInstrInfo_8cpp_html_ae59be82dae82b53d60148c4fa4ca61e9"><div class="ttname"><a href="PPCInstrInfo_8cpp.html#ae59be82dae82b53d60148c4fa4ca61e9">MAX_DEPTH</a></div><div class="ttdeci">const unsigned MAX_DEPTH</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8cpp_source.html#l03987">PPCInstrInfo.cpp:3987</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a4c9594c955fec80c73ddd964b5efd554"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">llvm::MachineOperand::isReg</a></div><div class="ttdeci">bool isReg() const</div><div class="ttdoc">isReg - Tests if this is a MO_Register operand. </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00319">MachineOperand.h:319</a></div></div>
<div class="ttc" id="classllvm_1_1PPCInstrInfo_html_a878d28bcb9d1575d5f5e56c5b1bcf064"><div class="ttname"><a href="classllvm_1_1PPCInstrInfo.html#a878d28bcb9d1575d5f5e56c5b1bcf064">llvm::PPCInstrInfo::areMemAccessesTriviallyDisjoint</a></div><div class="ttdeci">bool areMemAccessesTriviallyDisjoint(const MachineInstr &amp;MIa, const MachineInstr &amp;MIb) const override</div><div class="ttdoc">Return true if two MIs access different memory addresses and false otherwise. </div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8cpp_source.html#l04280">PPCInstrInfo.cpp:4280</a></div></div>
<div class="ttc" id="namespacellvm_1_1RegState_html_ac2161d1bd500a418fe1d3b5bc820ddd8a72c17e2ff2d5af62a30e56ac152aa8d5"><div class="ttname"><a href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8a72c17e2ff2d5af62a30e56ac152aa8d5">llvm::RegState::Define</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00044">MachineInstrBuilder.h:44</a></div></div>
<div class="ttc" id="PPCInstrBuilder_8h_html"><div class="ttname"><a href="PPCInstrBuilder_8h.html">PPCInstrBuilder.h</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a12cf2c9d0141338b1095ed6cdf393d9b"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a12cf2c9d0141338b1095ed6cdf393d9b">llvm::MachineRegisterInfo::use_instructions</a></div><div class="ttdeci">iterator_range&lt; use_instr_iterator &gt; use_instructions(unsigned Reg) const</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00475">MachineRegisterInfo.h:475</a></div></div>
<div class="ttc" id="structllvm_1_1ImmInstrInfo_html_a5dd4306fe361b27da876c8023b219a56"><div class="ttname"><a href="structllvm_1_1ImmInstrInfo.html#a5dd4306fe361b27da876c8023b219a56">llvm::ImmInstrInfo::ImmMustBeMultipleOf</a></div><div class="ttdeci">uint64_t ImmMustBeMultipleOf</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8h_source.html#l00080">PPCInstrInfo.h:80</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPC_html_a2624042e885fc1d665e8fc01a0ab390b"><div class="ttname"><a href="namespacellvm_1_1PPC.html#a2624042e885fc1d665e8fc01a0ab390b">llvm::PPC::getPredicateCondition</a></div><div class="ttdeci">unsigned getPredicateCondition(Predicate Opcode)</div><div class="ttdoc">Return the condition without hint bits. </div><div class="ttdef"><b>Definition:</b> <a href="PPCPredicates_8h_source.html#l00077">PPCPredicates.h:77</a></div></div>
<div class="ttc" id="SILowerControlFlow_8cpp_html_a4868c5d81c5ccc98c47aeab6244346a0"><div class="ttname"><a href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a></div><div class="ttdeci">assert(ImpDefSCC.getReg()==AMDGPU::SCC &amp;&amp;ImpDefSCC.isDef())</div></div>
<div class="ttc" id="classllvm_1_1PPCInstrInfo_html_aa311c9795e28799c06e59252e767c155"><div class="ttname"><a href="classllvm_1_1PPCInstrInfo.html#aa311c9795e28799c06e59252e767c155">llvm::PPCInstrInfo::removeBranch</a></div><div class="ttdeci">unsigned removeBranch(MachineBasicBlock &amp;MBB, int *BytesRemoved=nullptr) const override</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8cpp_source.html#l00670">PPCInstrInfo.cpp:670</a></div></div>
<div class="ttc" id="classllvm_1_1PPCInstrInfo_html_af7fcfb5e7294b3fe2d66d3349d5acfb7"><div class="ttname"><a href="classllvm_1_1PPCInstrInfo.html#af7fcfb5e7294b3fe2d66d3349d5acfb7">llvm::PPCInstrInfo::getOperandLatency</a></div><div class="ttdeci">int getOperandLatency(const InstrItineraryData *ItinData, const MachineInstr &amp;DefMI, unsigned DefIdx, const MachineInstr &amp;UseMI, unsigned UseIdx) const override</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8cpp_source.html#l00175">PPCInstrInfo.cpp:175</a></div></div>
<div class="ttc" id="ScheduleDAG_8h_html"><div class="ttname"><a href="ScheduleDAG_8h.html">ScheduleDAG.h</a></div></div>
<div class="ttc" id="classllvm_1_1PPCFunctionInfo_html_aef016a0197f54630dea016329dd47485"><div class="ttname"><a href="classllvm_1_1PPCFunctionInfo.html#aef016a0197f54630dea016329dd47485">llvm::PPCFunctionInfo::isLiveInZExt</a></div><div class="ttdeci">bool isLiveInZExt(unsigned VReg) const</div><div class="ttdoc">This function returns true if the specified vreg is a live-in register and zero-extended. </div><div class="ttdef"><b>Definition:</b> <a href="PPCMachineFunctionInfo_8cpp_source.html#l00053">PPCMachineFunctionInfo.cpp:53</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110ab969e7d43eb37a0398b5ded23bccc136"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ab969e7d43eb37a0398b5ded23bccc136">llvm::ISD::INLINEASM_BR</a></div><div class="ttdoc">INLINEASM_BR - Terminator version of inline asm. Used by asm-goto. </div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00728">ISDOpcodes.h:728</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPC_html_a14028f7fe73a11dabc6583510cc0a355a5f3291fa021498b6f788f19bf4880b39"><div class="ttname"><a href="namespacellvm_1_1PPC.html#a14028f7fe73a11dabc6583510cc0a355a5f3291fa021498b6f788f19bf4880b39">llvm::PPC::PRED_LT_PLUS</a></div><div class="ttdef"><b>Definition:</b> <a href="PPCPredicates_8h_source.html#l00043">PPCPredicates.h:43</a></div></div>
<div class="ttc" id="PPCInstrInfo_8cpp_html_a71aad62a44b1b906e8d438e380eb61e8abb0c68c8580c1a19d11c50ee65144bf4"><div class="ttname"><a href="PPCInstrInfo_8cpp.html#a71aad62a44b1b906e8d438e380eb61e8abb0c68c8580c1a19d11c50ee65144bf4">SOK_QuadFloat8Spill</a></div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8cpp_source.html#l00088">PPCInstrInfo.cpp:88</a></div></div>
<div class="ttc" id="classllvm_1_1Value_html"><div class="ttname"><a href="classllvm_1_1Value.html">llvm::Value</a></div><div class="ttdoc">LLVM Value Representation. </div><div class="ttdef"><b>Definition:</b> <a href="Value_8h_source.html#l00074">Value.h:74</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a92febb83e6ba116eb7aae8e7e3f70cc1"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a92febb83e6ba116eb7aae8e7e3f70cc1">llvm::ISD::XOR</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00448">ISDOpcodes.h:448</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a4046212ebc647b17e811837ae4ea3afd"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a4046212ebc647b17e811837ae4ea3afd">llvm::MachineOperand::isKill</a></div><div class="ttdeci">bool isKill() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00388">MachineOperand.h:388</a></div></div>
<div class="ttc" id="namespacellvm_1_1RegState_html_ac2161d1bd500a418fe1d3b5bc820ddd8a9ddde91ef09476d28a088fe57f8e2921"><div class="ttname"><a href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8a9ddde91ef09476d28a088fe57f8e2921">llvm::RegState::Kill</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00046">MachineInstrBuilder.h:46</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a7a73104304bf1f9d344ad495283561b5"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a7a73104304bf1f9d344ad495283561b5">llvm::MachineRegisterInfo::use_instr_end</a></div><div class="ttdeci">static use_instr_iterator use_instr_end()</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00470">MachineRegisterInfo.h:470</a></div></div>
<div class="ttc" id="classllvm_1_1Register_html_ab94ac0eb79655589fb116359f862886c"><div class="ttname"><a href="classllvm_1_1Register.html#ab94ac0eb79655589fb116359f862886c">llvm::Register::isVirtualRegister</a></div><div class="ttdeci">static bool isVirtualRegister(unsigned Reg)</div><div class="ttdoc">Return true if the specified register number is in the virtual register namespace. </div><div class="ttdef"><b>Definition:</b> <a href="Register_8h_source.html#l00069">Register.h:69</a></div></div>
<div class="ttc" id="Compiler_8h_html_a9579881de06b1560d242d15171ca1b86"><div class="ttname"><a href="Compiler_8h.html#a9579881de06b1560d242d15171ca1b86">LLVM_FALLTHROUGH</a></div><div class="ttdeci">#define LLVM_FALLTHROUGH</div><div class="ttdoc">LLVM_FALLTHROUGH - Mark fallthrough cases in switch statements. </div><div class="ttdef"><b>Definition:</b> <a href="Compiler_8h_source.html#l00279">Compiler.h:279</a></div></div>
<div class="ttc" id="classllvm_1_1MCInstrDesc_html_aa4766bd7c8b854a0c28d85283ab303ad"><div class="ttname"><a href="classllvm_1_1MCInstrDesc.html#aa4766bd7c8b854a0c28d85283ab303ad">llvm::MCInstrDesc::OpInfo</a></div><div class="ttdeci">const MCOperandInfo * OpInfo</div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00199">MCInstrDesc.h:199</a></div></div>
<div class="ttc" id="namespacellvm_1_1BitmaskEnumDetail_html_a57281a2e15e74e18c8697f5db821262b"><div class="ttname"><a href="namespacellvm_1_1BitmaskEnumDetail.html#a57281a2e15e74e18c8697f5db821262b">llvm::BitmaskEnumDetail::Mask</a></div><div class="ttdeci">std::underlying_type&lt; E &gt;::type Mask()</div><div class="ttdoc">Get a bitmask with 1s in all places up to the high-order bit of E&amp;#39;s largest value. </div><div class="ttdef"><b>Definition:</b> <a href="BitmaskEnum_8h_source.html#l00080">BitmaskEnum.h:80</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPC_html_a0e285e6b57446c2e6915107fe598883aa6cdba3048334fa40e8f46956ffeab0c3"><div class="ttname"><a href="namespacellvm_1_1PPC.html#a0e285e6b57446c2e6915107fe598883aa6cdba3048334fa40e8f46956ffeab0c3">llvm::PPC::DIR_7400</a></div><div class="ttdef"><b>Definition:</b> <a href="PPCSubtarget_8h_source.html#l00044">PPCSubtarget.h:44</a></div></div>
<div class="ttc" id="classllvm_1_1InstrItineraryData_html_a70cf5735a63513dea34475b5812d520a"><div class="ttname"><a href="classllvm_1_1InstrItineraryData.html#a70cf5735a63513dea34475b5812d520a">llvm::InstrItineraryData::getOperandCycle</a></div><div class="ttdeci">int getOperandCycle(unsigned ItinClassIndx, unsigned OperandIdx) const</div><div class="ttdoc">Return the cycle for the given class and operand. </div><div class="ttdef"><b>Definition:</b> <a href="MCInstrItineraries_8h_source.html#l00164">MCInstrItineraries.h:164</a></div></div>
<div class="ttc" id="MachineFunctionPass_8h_html"><div class="ttname"><a href="MachineFunctionPass_8h.html">MachineFunctionPass.h</a></div></div>
<div class="ttc" id="PPCInstrInfo_8cpp_html_a71aad62a44b1b906e8d438e380eb61e8ae31e400d93d1d48fe833fbe1e9823995"><div class="ttname"><a href="PPCInstrInfo_8cpp.html#a71aad62a44b1b906e8d438e380eb61e8ae31e400d93d1d48fe833fbe1e9823995">SOK_QuadBitSpill</a></div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8cpp_source.html#l00090">PPCInstrInfo.cpp:90</a></div></div>
<div class="ttc" id="classuint16__t_html"><div class="ttname"><a href="classuint16__t.html">uint16_t</a></div></div>
<div class="ttc" id="classllvm_1_1PPCFunctionInfo_html_ad56d6a4ebccec8c13d1f1e8b982ff0ba"><div class="ttname"><a href="classllvm_1_1PPCFunctionInfo.html#ad56d6a4ebccec8c13d1f1e8b982ff0ba">llvm::PPCFunctionInfo::setSpillsCR</a></div><div class="ttdeci">void setSpillsCR()</div><div class="ttdef"><b>Definition:</b> <a href="PPCMachineFunctionInfo_8h_source.html#l00175">PPCMachineFunctionInfo.h:175</a></div></div>
<div class="ttc" id="classllvm_1_1PPCInstrInfo_html_a63d1433613d2b51a9c6389a63ccd2cce"><div class="ttname"><a href="classllvm_1_1PPCInstrInfo.html#a63d1433613d2b51a9c6389a63ccd2cce">llvm::PPCInstrInfo::CreateTargetPostRAHazardRecognizer</a></div><div class="ttdeci">ScheduleHazardRecognizer * CreateTargetPostRAHazardRecognizer(const InstrItineraryData *II, const ScheduleDAG *DAG) const override</div><div class="ttdoc">CreateTargetPostRAHazardRecognizer - Return the postRA hazard recognizer to use for this target when ...</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8cpp_source.html#l00125">PPCInstrInfo.cpp:125</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a8c161f5f015730ac6853c802c3693a41"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a8c161f5f015730ac6853c802c3693a41">llvm::MachineInstr::hasUnmodeledSideEffects</a></div><div class="ttdeci">bool hasUnmodeledSideEffects() const</div><div class="ttdoc">Return true if this instruction has side effects that are not modeled by mayLoad / mayStore...</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8cpp_source.html#l01368">MachineInstr.cpp:1368</a></div></div>
<div class="ttc" id="IRTranslator_8cpp_html_abe44dfdea65b4f7e11e0a608ab708b76"><div class="ttname"><a href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a></div><div class="ttdeci">IRTranslator LLVM IR MI</div><div class="ttdef"><b>Definition:</b> <a href="IRTranslator_8cpp_source.html#l00093">IRTranslator.cpp:93</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a2dbc79cfed570a9127d2853385162bdf"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a2dbc79cfed570a9127d2853385162bdf">llvm::MachineInstr::isBarrier</a></div><div class="ttdeci">bool isBarrier(QueryType Type=AnyInBundle) const</div><div class="ttdoc">Returns true if the specified instruction stops control flow from executing the instruction immediate...</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00689">MachineInstr.h:689</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_abc2f27ea446a79159a27f3fb39840847"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#abc2f27ea446a79159a27f3fb39840847">llvm::MachineRegisterInfo::setRegClass</a></div><div class="ttdeci">void setRegClass(unsigned Reg, const TargetRegisterClass *RC)</div><div class="ttdoc">setRegClass - Set the register class of the specified virtual register. </div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8cpp_source.html#l00058">MachineRegisterInfo.cpp:58</a></div></div>
<div class="ttc" id="classllvm_1_1PPCInstrInfo_html_ad6baf8df1c1b7018aac6efd45462d3d6"><div class="ttname"><a href="classllvm_1_1PPCInstrInfo.html#ad6baf8df1c1b7018aac6efd45462d3d6">llvm::PPCInstrInfo::loadRegFromStackSlot</a></div><div class="ttdeci">void loadRegFromStackSlot(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator MBBI, unsigned DestReg, int FrameIndex, const TargetRegisterClass *RC, const TargetRegisterInfo *TRI) const override</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8cpp_source.html#l01277">PPCInstrInfo.cpp:1277</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_afe1784e242ce66da6029b3a681896bd2"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#afe1784e242ce66da6029b3a681896bd2">llvm::MachineOperand::isMBB</a></div><div class="ttdeci">bool isMBB() const</div><div class="ttdoc">isMBB - Tests if this is a MO_MachineBasicBlock operand. </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00327">MachineOperand.h:327</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a58fb7c99a3300f341e23893f999d35f3"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a58fb7c99a3300f341e23893f999d35f3">llvm::MachineInstr::RemoveOperand</a></div><div class="ttdeci">void RemoveOperand(unsigned OpNo)</div><div class="ttdoc">Erase an operand from an instruction, leaving it with one fewer operand than it started with...</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8cpp_source.html#l00295">MachineInstr.cpp:295</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPC_html_a14028f7fe73a11dabc6583510cc0a355ae9f2ac70e132d4184268f6ae4d0ffcf6"><div class="ttname"><a href="namespacellvm_1_1PPC.html#a14028f7fe73a11dabc6583510cc0a355ae9f2ac70e132d4184268f6ae4d0ffcf6">llvm::PPC::PRED_EQ_PLUS</a></div><div class="ttdef"><b>Definition:</b> <a href="PPCPredicates_8h_source.html#l00045">PPCPredicates.h:45</a></div></div>
<div class="ttc" id="TargetRegistry_8h_html"><div class="ttname"><a href="TargetRegistry_8h.html">TargetRegistry.h</a></div></div>
<div class="ttc" id="classllvm_1_1PPCInstrInfo_html_a76f800670cc87a59e8df8f90f74ffc02"><div class="ttname"><a href="classllvm_1_1PPCInstrInfo.html#a76f800670cc87a59e8df8f90f74ffc02">llvm::PPCInstrInfo::decomposeMachineOperandsTargetFlags</a></div><div class="ttdeci">std::pair&lt; unsigned, unsigned &gt; decomposeMachineOperandsTargetFlags(unsigned TF) const override</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8cpp_source.html#l02013">PPCInstrInfo.cpp:2013</a></div></div>
<div class="ttc" id="raw__ostream_8h_html"><div class="ttname"><a href="raw__ostream_8h.html">raw_ostream.h</a></div></div>
<div class="ttc" id="classllvm_1_1PPCSubtarget_html_a9ba17ee6253b371840a5541b1a21b298"><div class="ttname"><a href="classllvm_1_1PPCSubtarget.html#a9ba17ee6253b371840a5541b1a21b298">llvm::PPCSubtarget::isSVR4ABI</a></div><div class="ttdeci">bool isSVR4ABI() const</div><div class="ttdef"><b>Definition:</b> <a href="PPCSubtarget_8h_source.html#l00326">PPCSubtarget.h:326</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_ac0035d7c1c860501c877c20e6e93297b"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">llvm::MachineOperand::getReg</a></div><div class="ttdeci">Register getReg() const</div><div class="ttdoc">getReg - Returns the register number. </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00358">MachineOperand.h:358</a></div></div>
<div class="ttc" id="classllvm_1_1MCOperandInfo_html"><div class="ttname"><a href="classllvm_1_1MCOperandInfo.html">llvm::MCOperandInfo</a></div><div class="ttdoc">This holds information about one operand of a machine instruction, indicating the register class for ...</div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00075">MCInstrDesc.h:75</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPC_html_a0e285e6b57446c2e6915107fe598883aac4e6bb06de05f2620850b3fc53a0433e"><div class="ttname"><a href="namespacellvm_1_1PPC.html#a0e285e6b57446c2e6915107fe598883aac4e6bb06de05f2620850b3fc53a0433e">llvm::PPC::DIR_E5500</a></div><div class="ttdef"><b>Definition:</b> <a href="PPCSubtarget_8h_source.html#l00050">PPCSubtarget.h:50</a></div></div>
<div class="ttc" id="Debug_8h_html_a08efc68d15935eb8889400a46c3749ba"><div class="ttname"><a href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a></div><div class="ttdeci">#define LLVM_DEBUG(X)</div><div class="ttdef"><b>Definition:</b> <a href="Debug_8h_source.html#l00122">Debug.h:122</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a3f7a45f6e10668a5f702e26bca80d18e"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">llvm::MachineInstr::getOperand</a></div><div class="ttdeci">const MachineOperand &amp; getOperand(unsigned i) const</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00431">MachineInstr.h:431</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCII_html_ae73836094d8b0399ba10a6e540a363ffab055ede9c173349e17e7aada20410b93"><div class="ttname"><a href="namespacellvm_1_1PPCII.html#ae73836094d8b0399ba10a6e540a363ffab055ede9c173349e17e7aada20410b93">llvm::PPCII::MO_PLT</a></div><div class="ttdoc">On a symbol operand &quot;FOO&quot;, this indicates that the reference is actually to &quot;FOO@plt&quot;. </div><div class="ttdef"><b>Definition:</b> <a href="PPC_8h_source.html#l00096">PPC.h:96</a></div></div>
<div class="ttc" id="classllvm_1_1PPCInstrInfo_html_a7736d6dc0c4303c59d1192988b8919e9"><div class="ttname"><a href="classllvm_1_1PPCInstrInfo.html#a7736d6dc0c4303c59d1192988b8919e9">llvm::PPCInstrInfo::getRegisterInfo</a></div><div class="ttdeci">const PPCRegisterInfo &amp; getRegisterInfo() const</div><div class="ttdoc">getRegisterInfo - TargetInstrInfo is a superset of MRegister info. </div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8h_source.html#l00185">PPCInstrInfo.h:185</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html_aab6233724e39369c7a0d78ff3b2f6dbe"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#aab6233724e39369c7a0d78ff3b2f6dbe">llvm::TargetRegisterInfo::lookThruCopyLike</a></div><div class="ttdeci">virtual unsigned lookThruCopyLike(unsigned SrcReg, const MachineRegisterInfo *MRI) const</div><div class="ttdoc">Returns the original SrcReg unless it is the target of a copy-like operation, in which case we chain ...</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8cpp_source.html#l00495">TargetRegisterInfo.cpp:495</a></div></div>
<div class="ttc" id="classllvm_1_1PPCInstrInfo_html_a7a39ff16bf039402969f41f53763d905"><div class="ttname"><a href="classllvm_1_1PPCInstrInfo.html#a7a39ff16bf039402969f41f53763d905">llvm::PPCInstrInfo::isProfitableToIfCvt</a></div><div class="ttdeci">bool isProfitableToIfCvt(MachineBasicBlock &amp;MBB, unsigned NumCycles, unsigned ExtraPredCycles, BranchProbability Probability) const override</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8h_source.html#l00313">PPCInstrInfo.h:313</a></div></div>
<div class="ttc" id="PPCInstrInfo_8cpp_html_a2020155e83c7126b4863de105c09bd45"><div class="ttname"><a href="PPCInstrInfo_8cpp.html#a2020155e83c7126b4863de105c09bd45">DisableCTRLoopAnal</a></div><div class="ttdeci">static cl::opt&lt; bool &gt; DisableCTRLoopAnal(&quot;disable-ppc-ctrloop-analysis&quot;, cl::Hidden, cl::desc(&quot;Disable analysis for CTR loops&quot;))</div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_acc786576edf1d6a2697426143314bcef"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#acc786576edf1d6a2697426143314bcef">llvm::MachineBasicBlock::const_instr_iterator</a></div><div class="ttdeci">Instructions::const_iterator const_instr_iterator</div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00177">MachineBasicBlock.h:177</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBuilder_html_ad08ed580345a51c50d9477dec1e65818"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">llvm::MachineInstrBuilder::addReg</a></div><div class="ttdeci">const MachineInstrBuilder &amp; addReg(Register RegNo, unsigned flags=0, unsigned SubReg=0) const</div><div class="ttdoc">Add a new virtual register operand. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00088">MachineInstrBuilder.h:88</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19a480a6977d64df14b9af6821de3f520b9"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a480a6977d64df14b9af6821de3f520b9">llvm::PPCISD::LFIWZX</a></div><div class="ttdoc">GPRC, CHAIN = LFIWZX CHAIN, Ptr - This is a floating-point load which zero-extends from a 32-bit inte...</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00457">PPCISelLowering.h:457</a></div></div>
<div class="ttc" id="namespacellvm_1_1MipsII_html_ab0cf5f5ed4db649fc89a1b41f8b5771fad15659773f43e297a5f00bc6e74c476b"><div class="ttname"><a href="namespacellvm_1_1MipsII.html#ab0cf5f5ed4db649fc89a1b41f8b5771fad15659773f43e297a5f00bc6e74c476b">llvm::MipsII::MO_DTPREL_LO</a></div><div class="ttdef"><b>Definition:</b> <a href="MipsBaseInfo_8h_source.html#l00065">MipsBaseInfo.h:65</a></div></div>
<div class="ttc" id="PPCInstrInfo_8cpp_html_a71aad62a44b1b906e8d438e380eb61e8"><div class="ttname"><a href="PPCInstrInfo_8cpp.html#a71aad62a44b1b906e8d438e380eb61e8">SpillOpcodeKey</a></div><div class="ttdeci">SpillOpcodeKey</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8cpp_source.html#l00076">PPCInstrInfo.cpp:76</a></div></div>
<div class="ttc" id="PPCInstrInfo_8cpp_html_a71aad62a44b1b906e8d438e380eb61e8a6dc1de852eacadd0a2bb703191844004"><div class="ttname"><a href="PPCInstrInfo_8cpp.html#a71aad62a44b1b906e8d438e380eb61e8a6dc1de852eacadd0a2bb703191844004">SOK_CRSpill</a></div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8cpp_source.html#l00081">PPCInstrInfo.cpp:81</a></div></div>
<div class="ttc" id="classllvm_1_1PPCInstrInfo_html_adc8a417082dae00c6f459b63a65e0ed8"><div class="ttname"><a href="classllvm_1_1PPCInstrInfo.html#adc8a417082dae00c6f459b63a65e0ed8">llvm::PPCInstrInfo::analyzeLoopForPipelining</a></div><div class="ttdeci">std::unique_ptr&lt; TargetInstrInfo::PipelinerLoopInfo &gt; analyzeLoopForPipelining(MachineBasicBlock *LoopBB) const override</div><div class="ttdoc">Analyze loop L, which must be a single-basic-block loop, and if the conditions can be understood enou...</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8cpp_source.html#l04224">PPCInstrInfo.cpp:4224</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCII_html_ae73836094d8b0399ba10a6e540a363ffaf464d229c08e6d5eb945d7b905a7c9fd"><div class="ttname"><a href="namespacellvm_1_1PPCII.html#ae73836094d8b0399ba10a6e540a363ffaf464d229c08e6d5eb945d7b905a7c9fd">llvm::PPCII::MO_PIC_FLAG</a></div><div class="ttdoc">MO_PIC_FLAG - If this bit is set, the symbol reference is relative to the function&amp;#39;s picbase...</div><div class="ttdef"><b>Definition:</b> <a href="PPC_8h_source.html#l00100">PPC.h:100</a></div></div>
<div class="ttc" id="classllvm_1_1PPCInstrInfo_html_a66df27d1558e144f63148f347b79392f"><div class="ttname"><a href="classllvm_1_1PPCInstrInfo.html#a66df27d1558e144f63148f347b79392f">llvm::PPCInstrInfo::convertToImmediateForm</a></div><div class="ttdeci">bool convertToImmediateForm(MachineInstr &amp;MI, MachineInstr **KilledDef=nullptr) const</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8cpp_source.html#l02734">PPCInstrInfo.cpp:2734</a></div></div>
<div class="ttc" id="PPCInstrInfo_8cpp_html_a3abad49282c799b7daeacb2b1bd5272b"><div class="ttname"><a href="PPCInstrInfo_8cpp.html#a3abad49282c799b7daeacb2b1bd5272b">isAnImmediateOperand</a></div><div class="ttdeci">static bool isAnImmediateOperand(const MachineOperand &amp;MO)</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8cpp_source.html#l02112">PPCInstrInfo.cpp:2112</a></div></div>
<div class="ttc" id="classllvm_1_1PPCInstrInfo_html_a7941fd2c7d339dfe155c4327fd95fab0"><div class="ttname"><a href="classllvm_1_1PPCInstrInfo.html#a7941fd2c7d339dfe155c4327fd95fab0">llvm::PPCInstrInfo::expandPostRAPseudo</a></div><div class="ttdeci">bool expandPostRAPseudo(MachineInstr &amp;MI) const override</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8cpp_source.html#l02116">PPCInstrInfo.cpp:2116</a></div></div>
<div class="ttc" id="classllvm_1_1Register_html"><div class="ttname"><a href="classllvm_1_1Register.html">llvm::Register</a></div><div class="ttdoc">Wrapper class representing virtual and physical registers. </div><div class="ttdef"><b>Definition:</b> <a href="Register_8h_source.html#l00019">Register.h:19</a></div></div>
<div class="ttc" id="classllvm_1_1ArrayRef_html_ac835b8735b1b2faec0efdca236e37d94"><div class="ttname"><a href="classllvm_1_1ArrayRef.html#ac835b8735b1b2faec0efdca236e37d94">llvm::ArrayRef::empty</a></div><div class="ttdeci">bool empty() const</div><div class="ttdoc">empty - Check if the array is empty. </div><div class="ttdef"><b>Definition:</b> <a href="ArrayRef_8h_source.html#l00153">ArrayRef.h:153</a></div></div>
<div class="ttc" id="classllvm_1_1MCInstrDesc_html_afa581b05e41ad3fb1b3624888311f56e"><div class="ttname"><a href="classllvm_1_1MCInstrDesc.html#afa581b05e41ad3fb1b3624888311f56e">llvm::MCInstrDesc::ImplicitUses</a></div><div class="ttdeci">const MCPhysReg * ImplicitUses</div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00197">MCInstrDesc.h:197</a></div></div>
<div class="ttc" id="classllvm_1_1PPCInstrInfo_html_a1517c8d905b7053ac5bdb9582cf49c03"><div class="ttname"><a href="classllvm_1_1PPCInstrInfo.html#a1517c8d905b7053ac5bdb9582cf49c03">llvm::PPCInstrInfo::expandVSXMemPseudo</a></div><div class="ttdeci">bool expandVSXMemPseudo(MachineInstr &amp;MI) const</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8cpp_source.html#l02050">PPCInstrInfo.cpp:2050</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a3bf161859e1ad7fd3da485d3cb688d34"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a3bf161859e1ad7fd3da485d3cb688d34">llvm::MachineOperand::isImplicit</a></div><div class="ttdeci">bool isImplicit() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00378">MachineOperand.h:378</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCII_html_ae73836094d8b0399ba10a6e540a363ffaf3ceb6d8d3d044088a869d52777a6ed6"><div class="ttname"><a href="namespacellvm_1_1PPCII.html#ae73836094d8b0399ba10a6e540a363ffaf3ceb6d8d3d044088a869d52777a6ed6">llvm::PPCII::MO_HA</a></div><div class="ttdef"><b>Definition:</b> <a href="PPC_8h_source.html#l00116">PPC.h:116</a></div></div>
<div class="ttc" id="PPCInstrInfo_8cpp_html_a71aad62a44b1b906e8d438e380eb61e8afaf509af67130e810f323386125f145a"><div class="ttname"><a href="PPCInstrInfo_8cpp.html#a71aad62a44b1b906e8d438e380eb61e8afaf509af67130e810f323386125f145a">SOK_CRBitSpill</a></div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8cpp_source.html#l00082">PPCInstrInfo.cpp:82</a></div></div>
<div class="ttc" id="classllvm_1_1PPCInstrInfo_html_a6d03f34bcff20f1daa14c53bd4dee09b"><div class="ttname"><a href="classllvm_1_1PPCInstrInfo.html#a6d03f34bcff20f1daa14c53bd4dee09b">llvm::PPCInstrInfo::isZeroExtended</a></div><div class="ttdeci">bool isZeroExtended(const MachineInstr &amp;MI, const unsigned depth=0) const</div><div class="ttdoc">Return true if the output of the instruction is always zero-extended, i.e. </div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8h_source.html#l00417">PPCInstrInfo.h:417</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPC_html_a12c2165ec169065a665bc3a9fcacea89"><div class="ttname"><a href="namespacellvm_1_1PPC.html#a12c2165ec169065a665bc3a9fcacea89">llvm::PPC::getSwappedPredicate</a></div><div class="ttdeci">Predicate getSwappedPredicate(Predicate Opcode)</div><div class="ttdoc">Assume the condition register is set by MI(a,b), return the predicate if we modify the instructions s...</div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Tue Mar 24 2020 13:12:37 for LLVM by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.13
</small></address>
</body>
</html>
