
ubuntu-preinstalled/pslog:     file format elf32-littlearm


Disassembly of section .init:

0000071c <.init>:
 71c:	push	{r3, lr}
 720:	bl	af0 <closedir@plt+0x29c>
 724:	pop	{r3, pc}

Disassembly of section .plt:

00000728 <__strncat_chk@plt-0x14>:
 728:	push	{lr}		; (str lr, [sp, #-4]!)
 72c:	ldr	lr, [pc, #4]	; 738 <__strncat_chk@plt-0x4>
 730:	add	lr, pc, lr
 734:	ldr	pc, [lr, #8]!
 738:	andeq	r1, r1, r4, lsr r8

0000073c <__strncat_chk@plt>:
 73c:	add	ip, pc, #0, 12
 740:	add	ip, ip, #69632	; 0x11000
 744:	ldr	pc, [ip, #2100]!	; 0x834

00000748 <strcmp@plt>:
 748:	add	ip, pc, #0, 12
 74c:	add	ip, ip, #69632	; 0x11000
 750:	ldr	pc, [ip, #2092]!	; 0x82c

00000754 <__cxa_finalize@plt>:
 754:	add	ip, pc, #0, 12
 758:	add	ip, ip, #69632	; 0x11000
 75c:	ldr	pc, [ip, #2084]!	; 0x824

00000760 <free@plt>:
 760:	add	ip, pc, #0, 12
 764:	add	ip, ip, #69632	; 0x11000
 768:	ldr	pc, [ip, #2076]!	; 0x81c

0000076c <__stack_chk_fail@plt>:
 76c:	add	ip, pc, #0, 12
 770:	add	ip, ip, #69632	; 0x11000
 774:	ldr	pc, [ip, #2068]!	; 0x814

00000778 <regexec@plt>:
 778:	add	ip, pc, #0, 12
 77c:	add	ip, ip, #69632	; 0x11000
 780:	ldr	pc, [ip, #2060]!	; 0x80c

00000784 <perror@plt>:
 784:	add	ip, pc, #0, 12
 788:	add	ip, ip, #69632	; 0x11000
 78c:	ldr	pc, [ip, #2052]!	; 0x804

00000790 <readlink@plt>:
 790:	add	ip, pc, #0, 12
 794:	add	ip, ip, #69632	; 0x11000
 798:	ldr	pc, [ip, #2044]!	; 0x7fc

0000079c <fwrite@plt>:
 79c:			; <UNDEFINED> instruction: 0xe7fd4778
 7a0:	add	ip, pc, #0, 12
 7a4:	add	ip, ip, #69632	; 0x11000
 7a8:	ldr	pc, [ip, #2032]!	; 0x7f0

000007ac <regfree@plt>:
 7ac:	add	ip, pc, #0, 12
 7b0:	add	ip, ip, #69632	; 0x11000
 7b4:	ldr	pc, [ip, #2024]!	; 0x7e8

000007b8 <opendir@plt>:
 7b8:	add	ip, pc, #0, 12
 7bc:	add	ip, ip, #69632	; 0x11000
 7c0:	ldr	pc, [ip, #2016]!	; 0x7e0

000007c4 <__asprintf_chk@plt>:
 7c4:	add	ip, pc, #0, 12
 7c8:	add	ip, ip, #69632	; 0x11000
 7cc:	ldr	pc, [ip, #2008]!	; 0x7d8

000007d0 <malloc@plt>:
 7d0:	add	ip, pc, #0, 12
 7d4:	add	ip, ip, #69632	; 0x11000
 7d8:	ldr	pc, [ip, #2000]!	; 0x7d0

000007dc <__libc_start_main@plt>:
 7dc:	add	ip, pc, #0, 12
 7e0:	add	ip, ip, #69632	; 0x11000
 7e4:	ldr	pc, [ip, #1992]!	; 0x7c8

000007e8 <__gmon_start__@plt>:
 7e8:	add	ip, pc, #0, 12
 7ec:	add	ip, ip, #69632	; 0x11000
 7f0:	ldr	pc, [ip, #1984]!	; 0x7c0

000007f4 <exit@plt>:
 7f4:	add	ip, pc, #0, 12
 7f8:	add	ip, ip, #69632	; 0x11000
 7fc:	ldr	pc, [ip, #1976]!	; 0x7b8

00000800 <strlen@plt>:
 800:	add	ip, pc, #0, 12
 804:	add	ip, ip, #69632	; 0x11000
 808:	ldr	pc, [ip, #1968]!	; 0x7b0

0000080c <memset@plt>:
 80c:	add	ip, pc, #0, 12
 810:	add	ip, ip, #69632	; 0x11000
 814:	ldr	pc, [ip, #1960]!	; 0x7a8

00000818 <strncpy@plt>:
 818:	add	ip, pc, #0, 12
 81c:	add	ip, ip, #69632	; 0x11000
 820:	ldr	pc, [ip, #1952]!	; 0x7a0

00000824 <__fprintf_chk@plt>:
 824:	add	ip, pc, #0, 12
 828:	add	ip, ip, #69632	; 0x11000
 82c:	ldr	pc, [ip, #1944]!	; 0x798

00000830 <readdir@plt>:
 830:	add	ip, pc, #0, 12
 834:	add	ip, ip, #69632	; 0x11000
 838:	ldr	pc, [ip, #1936]!	; 0x790

0000083c <regcomp@plt>:
 83c:	add	ip, pc, #0, 12
 840:	add	ip, ip, #69632	; 0x11000
 844:	ldr	pc, [ip, #1928]!	; 0x788

00000848 <abort@plt>:
 848:	add	ip, pc, #0, 12
 84c:	add	ip, ip, #69632	; 0x11000
 850:	ldr	pc, [ip, #1920]!	; 0x780

00000854 <closedir@plt>:
 854:	add	ip, pc, #0, 12
 858:	add	ip, ip, #69632	; 0x11000
 85c:	ldr	pc, [ip, #1912]!	; 0x778

Disassembly of section .text:

00000860 <.text>:
 860:	svcmi	0x00f0e92d
 864:	ldmdbmi	lr!, {r0, r2, r3, r9, sl, lr}^
 868:	cfstr32pl	mvfx15, [r3, #692]	; 0x2b4
 86c:	addlt	r4, r1, sp, ror sl
 870:			; <UNDEFINED> instruction: 0xf50d4479
 874:			; <UNDEFINED> instruction: 0xf8df5382
 878:	svcge	0x0008a1f0
 87c:	stmdacs	r1, {r1, r3, r7, fp, ip, lr}
 880:	tsteq	ip, #-1073741824	; 0xc0000000	; <UNPREDICTABLE>
 884:			; <UNDEFINED> instruction: 0xf04f44fa
 888:	ldmdavs	r2, {sl}
 88c:			; <UNDEFINED> instruction: 0xf04f601a
 890:			; <UNDEFINED> instruction: 0xf8470200
 894:			; <UNDEFINED> instruction: 0xf3404c0c
 898:	mcrge	0, 0, r8, cr14, cr9, {6}
 89c:	andcs	r4, r9, #1884160	; 0x1cc000
 8a0:			; <UNDEFINED> instruction: 0x46304479
 8a4:	svc	0x00caf7ff
 8a8:	strtmi	r9, [r3], -r0, lsl #8
 8ac:	stmdavs	r9!, {r1, r5, r9, sl, lr}^
 8b0:			; <UNDEFINED> instruction: 0xf7ff4630
 8b4:	strmi	lr, [r4], -r2, ror #30
 8b8:			; <UNDEFINED> instruction: 0xf0402800
 8bc:	stmdavs	r9!, {r0, r2, r3, r4, r5, r7, pc}^
 8c0:	blcs	b5e8f4 <_IO_stdin_used@@Base+0xb5dc70>
 8c4:	stmdavc	fp, {r3, r4, r8, ip, lr, pc}^
 8c8:	tstle	r5, r6, asr fp
 8cc:	ldmiblt	fp, {r0, r1, r3, r7, fp, ip, sp, lr}
 8d0:			; <UNDEFINED> instruction: 0xf988f000
 8d4:			; <UNDEFINED> instruction: 0xf50d4966
 8d8:	bmi	18956e8 <_IO_stdin_used@@Base+0x1894a64>
 8dc:	ldrbtmi	r3, [r9], #-796	; 0xfffffce4
 8e0:	ldmdavs	r1, {r1, r3, r7, fp, ip, lr}
 8e4:	subsmi	r6, r1, sl, lsl r8
 8e8:	adcshi	pc, r2, r0, asr #32
 8ec:			; <UNDEFINED> instruction: 0xf50d4620
 8f0:	andlt	r5, r1, r3, lsl #27
 8f4:	svchi	0x00f0e8bd
 8f8:	ldrbtmi	r4, [r8], #-2142	; 0xfffff7a2
 8fc:	svc	0x0024f7ff
 900:	rscle	r2, r5, r0, lsl #16
 904:			; <UNDEFINED> instruction: 0xf1a74630
 908:			; <UNDEFINED> instruction: 0xf7ff0808
 90c:	ldmdbmi	sl, {r4, r6, r8, r9, sl, fp, sp, lr, pc}^
 910:	strbmi	r2, [r0], -r9, lsl #4
 914:			; <UNDEFINED> instruction: 0xf7ff4479
 918:	vrecps.f32	d30, d17, d2
 91c:			; <UNDEFINED> instruction: 0xf7ff0001
 920:			; <UNDEFINED> instruction: 0x4604ef58
 924:			; <UNDEFINED> instruction: 0xf0002800
 928:	stmdavs	fp!, {r0, r2, r4, r7, pc}^
 92c:	stmdbeq	ip, {r0, r1, r2, r5, r7, r8, ip, sp, lr, pc}
 930:	bcs	bde9a0 <_IO_stdin_used@@Base+0xbddd1c>
 934:	bmi	1474af0 <_IO_stdin_used@@Base+0x1473e6c>
 938:	tstcs	r1, sl, ror r4
 93c:			; <UNDEFINED> instruction: 0xf7ff4648
 940:	stmdacs	r0, {r1, r6, r8, r9, sl, fp, sp, lr, pc}
 944:			; <UNDEFINED> instruction: 0xf857db72
 948:			; <UNDEFINED> instruction: 0xf7ff0c0c
 94c:			; <UNDEFINED> instruction: 0x4606ef36
 950:	rsble	r2, r1, r0, lsl #16
 954:	tstcs	r1, sl, asr #16
 958:			; <UNDEFINED> instruction: 0xf8df4a4a
 95c:			; <UNDEFINED> instruction: 0xf85ab12c
 960:	ldrbtmi	r0, [sl], #-0
 964:	ldrbtmi	r6, [fp], #2155	; 0x86b
 968:	andls	sl, r3, r6, lsl sp
 96c:			; <UNDEFINED> instruction: 0xf7ff6800
 970:	and	lr, r6, sl, asr pc
 974:	vrhadd.s8	d18, d1, d0
 978:	strtmi	r0, [r8], -r1, lsl #4
 97c:			; <UNDEFINED> instruction: 0xf7ff7021
 980:	ldrtmi	lr, [r0], -r6, asr #30
 984:	svc	0x0054f7ff
 988:	cmplt	r8, #136314880	; 0x8200000
 98c:	ldrdne	pc, [r0], -r9
 990:	addpl	pc, r0, #1325400064	; 0x4f000000
 994:			; <UNDEFINED> instruction: 0xf7ff4620
 998:	strtmi	lr, [r0], -r0, asr #30
 99c:	svc	0x0030f7ff
 9a0:	movweq	pc, #4673	; 0x1241	; <UNPREDICTABLE>
 9a4:	tsteq	fp, sl, lsl #2	; <UNPREDICTABLE>
 9a8:	addpl	pc, r0, #192, 10	; 0x30000000
 9ac:			; <UNDEFINED> instruction: 0xf7ff4620
 9b0:			; <UNDEFINED> instruction: 0xf640eec6
 9b4:			; <UNDEFINED> instruction: 0x462972ff
 9b8:			; <UNDEFINED> instruction: 0xf7ff4620
 9bc:	movwcs	lr, #3818	; 0xeea
 9c0:	movwls	r4, #1562	; 0x61a
 9c4:	strtmi	r4, [r8], #-1577	; 0xfffff9d7
 9c8:	strbmi	r7, [r0], -r3, asr #32
 9cc:	mrc	7, 6, APSR_nzcv, cr4, cr15, {7}
 9d0:	bicle	r2, pc, r0, lsl #16
 9d4:	strtmi	r9, [fp], -r3, lsl #16
 9d8:	tstcs	r1, sl, asr r6
 9dc:			; <UNDEFINED> instruction: 0xf7ff6800
 9e0:	strb	lr, [r7, r2, lsr #30]
 9e4:			; <UNDEFINED> instruction: 0xf7ff4620
 9e8:			; <UNDEFINED> instruction: 0xf857eebc
 9ec:			; <UNDEFINED> instruction: 0xf7ff0c0c
 9f0:			; <UNDEFINED> instruction: 0x4640eeb8
 9f4:	mrc	7, 6, APSR_nzcv, cr10, cr15, {7}
 9f8:			; <UNDEFINED> instruction: 0xf7ff4630
 9fc:	strmi	lr, [r4], -ip, lsr #30
 a00:			; <UNDEFINED> instruction: 0xf43f2800
 a04:	stmdami	r1!, {r0, r1, r2, r5, r6, r8, r9, sl, fp, sp, pc}
 a08:	ldrbtmi	r2, [r8], #-1025	; 0xfffffbff
 a0c:	mrc	7, 5, APSR_nzcv, cr10, cr15, {7}
 a10:	bmi	7fa798 <_IO_stdin_used@@Base+0x7f9b14>
 a14:			; <UNDEFINED> instruction: 0xe790447a
 a18:	strcs	r4, [r1], #-2078	; 0xfffff7e2
 a1c:			; <UNDEFINED> instruction: 0xf7ff4478
 a20:			; <UNDEFINED> instruction: 0xf857eeb2
 a24:			; <UNDEFINED> instruction: 0xf7ff0c0c
 a28:			; <UNDEFINED> instruction: 0xe753ee9c
 a2c:	strcs	r4, [r1], #-2074	; 0xfffff7e6
 a30:			; <UNDEFINED> instruction: 0xf7ff4478
 a34:	strb	lr, [sp, -r8, lsr #29]
 a38:	tstcs	r1, r8, lsl r8
 a3c:	stmdavs	fp!, {r3, r4, r9, fp, lr}^
 a40:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
 a44:	stmdavs	r0, {r1, r3, r4, r5, r6, sl, lr}
 a48:	mcr	7, 7, pc, cr12, cr15, {7}	; <UNPREDICTABLE>
 a4c:			; <UNDEFINED> instruction: 0xf8b4f000
 a50:	mcr	7, 4, pc, cr12, cr15, {7}	; <UNPREDICTABLE>
 a54:	strcs	r4, [r1], #-2067	; 0xfffff7ed
 a58:			; <UNDEFINED> instruction: 0xf7ff4478
 a5c:			; <UNDEFINED> instruction: 0xe739ee94
 a60:	strdeq	r1, [r1], -r8
 a64:	andeq	r0, r0, r8, ror r0
 a68:	andeq	r1, r1, r4, ror #13
 a6c:	andeq	r0, r0, ip, ror #10
 a70:	andeq	r1, r1, sl, lsl #13
 a74:	andeq	r0, r0, sl, asr r5
 a78:	andeq	r0, r0, ip, asr #10
 a7c:	andeq	r0, r0, ip, lsr r5
 a80:	andeq	r0, r0, r8, lsl #1
 a84:	andeq	r0, r0, lr, lsr r5
 a88:	andeq	r0, r0, r6, asr #10
 a8c:			; <UNDEFINED> instruction: 0x000004b2
 a90:	andeq	r0, r0, ip, ror r4
 a94:	andeq	r0, r0, ip, ror r4
 a98:	andeq	r0, r0, r4, asr r4
 a9c:	andeq	r0, r0, ip, ror r0
 aa0:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
 aa4:	andeq	r0, r0, r4, lsl r4
 aa8:	bleq	3cbec <_IO_stdin_used@@Base+0x3bf68>
 aac:	cdpeq	0, 0, cr15, cr0, cr15, {2}
 ab0:	strbtmi	fp, [sl], -r2, lsl #24
 ab4:	strlt	fp, [r1], #-1028	; 0xfffffbfc
 ab8:	ldrdge	pc, [r4], -pc	; <UNPREDICTABLE>
 abc:	ldrmi	sl, [sl], #776	; 0x308
 ac0:	ldrdgt	pc, [r0], -pc	; <UNPREDICTABLE>
 ac4:	andgt	pc, ip, sl, asr r8	; <UNPREDICTABLE>
 ac8:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
 acc:			; <UNDEFINED> instruction: 0xf85a4b06
 ad0:	stmdami	r6, {r0, r1, ip, sp}
 ad4:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
 ad8:	mcr	7, 4, pc, cr0, cr15, {7}	; <UNPREDICTABLE>
 adc:	mrc	7, 5, APSR_nzcv, cr4, cr15, {7}
 ae0:	andeq	r1, r1, ip, lsl #9
 ae4:	andeq	r0, r0, ip, rrx
 ae8:	andeq	r0, r0, r4, lsl #1
 aec:	andeq	r0, r0, ip, lsl #1
 af0:	ldr	r3, [pc, #20]	; b0c <closedir@plt+0x2b8>
 af4:	ldr	r2, [pc, #20]	; b10 <closedir@plt+0x2bc>
 af8:	add	r3, pc, r3
 afc:	ldr	r2, [r3, r2]
 b00:	cmp	r2, #0
 b04:	bxeq	lr
 b08:	b	7e8 <__gmon_start__@plt>
 b0c:	andeq	r1, r1, ip, ror #8
 b10:	andeq	r0, r0, r0, lsl #1
 b14:	blmi	1d2b34 <_IO_stdin_used@@Base+0x1d1eb0>
 b18:	bmi	1d1d00 <_IO_stdin_used@@Base+0x1d107c>
 b1c:	addmi	r4, r3, #2063597568	; 0x7b000000
 b20:	andle	r4, r3, sl, ror r4
 b24:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
 b28:	ldrmi	fp, [r8, -r3, lsl #2]
 b2c:	svclt	0x00004770
 b30:	andeq	r1, r1, ip, ror #9
 b34:	andeq	r1, r1, r8, ror #9
 b38:	andeq	r1, r1, r8, asr #8
 b3c:	andeq	r0, r0, r4, ror r0
 b40:	stmdbmi	r9, {r3, fp, lr}
 b44:	bmi	251d2c <_IO_stdin_used@@Base+0x2510a8>
 b48:	bne	251d34 <_IO_stdin_used@@Base+0x2510b0>
 b4c:	svceq	0x00cb447a
 b50:			; <UNDEFINED> instruction: 0x01a1eb03
 b54:	andle	r1, r3, r9, asr #32
 b58:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
 b5c:	ldrmi	fp, [r8, -r3, lsl #2]
 b60:	svclt	0x00004770
 b64:	andeq	r1, r1, r0, asr #9
 b68:			; <UNDEFINED> instruction: 0x000114bc
 b6c:	andeq	r1, r1, ip, lsl r4
 b70:	muleq	r0, r0, r0
 b74:	blmi	2adf9c <_IO_stdin_used@@Base+0x2ad318>
 b78:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
 b7c:	ldmdavc	fp, {r1, r3, r4, r5, r6, sl, lr}
 b80:	blmi	26f134 <_IO_stdin_used@@Base+0x26e4b0>
 b84:	ldrdlt	r5, [r3, -r3]!
 b88:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
 b8c:			; <UNDEFINED> instruction: 0xf7ff6818
 b90:			; <UNDEFINED> instruction: 0xf7ffede2
 b94:	blmi	1c0a98 <_IO_stdin_used@@Base+0x1bfe14>
 b98:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
 b9c:	stclt	0, cr7, [r8, #-104]	; 0xffffff98
 ba0:	andeq	r1, r1, sl, lsl #9
 ba4:	andeq	r1, r1, ip, ror #7
 ba8:	andeq	r0, r0, r0, ror r0
 bac:	andeq	r1, r1, r6, ror r4
 bb0:	andeq	r1, r1, sl, ror #8
 bb4:	svclt	0x0000e7c4
 bb8:	subscs	fp, ip, #8, 10	; 0x2000000
 bbc:	tstcs	r1, r6, lsl #22
 bc0:	ldrbtmi	r4, [fp], #-3078	; 0xfffff3fa
 bc4:	ldmdbpl	fp, {r1, r2, fp, lr}
 bc8:	ldmdavs	fp, {r3, r4, r5, r6, sl, lr}
 bcc:	stcl	7, cr15, [r8, #1020]!	; 0x3fc
 bd0:			; <UNDEFINED> instruction: 0xf7ff20ff
 bd4:	svclt	0x0000ee10
 bd8:	andeq	r1, r1, r6, lsr #7
 bdc:	andeq	r0, r0, ip, ror r0
 be0:	strheq	r0, [r0], -ip
 be4:	tstcs	r1, lr, lsl #16
 be8:	ldrbtmi	fp, [r8], #-1296	; 0xfffffaf0
 bec:	blmi	393c28 <_IO_stdin_used@@Base+0x392fa4>
 bf0:	stmdbpl	r4, {r1, r2, r3, r9, fp, lr}
 bf4:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
 bf8:			; <UNDEFINED> instruction: 0xf7ff6820
 bfc:	stmdami	ip, {r2, r4, r9, sl, fp, sp, lr, pc}
 c00:	eorcs	r6, r5, #2293760	; 0x230000
 c04:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
 c08:	stcl	7, cr15, [sl, #1020]	; 0x3fc
 c0c:	stmdavs	r3!, {r0, r3, fp, lr}
 c10:	pop	{r1, r5, r6, r7, r9, sp}
 c14:	ldrbtmi	r4, [r8], #-16
 c18:			; <UNDEFINED> instruction: 0xf7ff2101
 c1c:	svclt	0x0000bdbf
 c20:	andeq	r1, r1, lr, ror r3
 c24:	andeq	r0, r0, ip, ror r0
 c28:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
 c2c:	strdeq	r0, [r0], -r6
 c30:	strdeq	r0, [r0], -sl
 c34:	andeq	r0, r0, r2, lsl r1
 c38:	mvnsmi	lr, #737280	; 0xb4000
 c3c:	cfmadd32mi	mvax0, mvfx4, mvfx12, mvfx7
 c40:	stcmi	6, cr4, [ip, #-544]	; 0xfffffde0
 c44:	ldrbtmi	r4, [lr], #-1681	; 0xfffff96f
 c48:	stcl	7, cr15, [r8, #-1020]!	; 0xfffffc04
 c4c:	blne	1d91e48 <_IO_stdin_used@@Base+0x1d911c4>
 c50:	strhle	r1, [sl], -r6
 c54:	strcs	r3, [r0], #-3332	; 0xfffff2fc
 c58:	svccc	0x0004f855
 c5c:	strbmi	r3, [sl], -r1, lsl #8
 c60:	ldrtmi	r4, [r8], -r1, asr #12
 c64:	adcmi	r4, r6, #152, 14	; 0x2600000
 c68:	pop	{r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
 c6c:	svclt	0x000083f8
 c70:	andeq	r1, r1, lr, lsl r2
 c74:	andeq	r1, r1, r4, lsl r2
 c78:	svclt	0x00004770

Disassembly of section .fini:

00000c7c <.fini>:
 c7c:	push	{r3, lr}
 c80:	pop	{r3, pc}
