// Seed: 2777242354
module module_0 (
    input supply1 id_0,
    input tri0 id_1,
    input tri id_2,
    output tri1 id_3,
    input wand id_4,
    input uwire id_5,
    output wand id_6,
    output uwire id_7,
    output uwire id_8,
    input tri0 id_9,
    output supply0 id_10,
    output wand id_11,
    output wire id_12,
    output supply0 id_13
);
  uwire id_15 = 1 + id_15;
  wire  id_16;
endmodule
module module_1 (
    input  tri1  id_0,
    input  wire  id_1,
    input  tri   id_2
    , id_6,
    input  uwire id_3,
    output tri0  id_4
    , id_7
);
  assign id_7[1] = (1);
  module_0(
      id_3, id_1, id_0, id_4, id_3, id_0, id_4, id_4, id_4, id_2, id_4, id_4, id_4, id_4
  );
endmodule
