---
code: ECOE72
title: VHDL
similar: []

specifics:
  - branch: EC
    semester: 7
    credits: [3, 0, 0, 3]

prereq: [ECPC34]
kind: OE
---

# Objectives

- To enable the students to design digital circuits in VHDL

# Content

## Unit 1

1. **INTRODUCTION:**
   - Introduction to VHDL
   - Hardware design construction
   - PROGRAMMABLE LOGIC DEVICES
   - Introduction to programmable logic device
   - Architectures
   - Characteristics of PLDs
   - CPLDs and FPGAs
   - BEHAVIORAL MODELING
   - Entity declaration
   - Architecture body
   - Process statement
   - Variable assignment
   - Signal assignment
   - Inertial and transport delays
   - Simulation deltas
   - Signal drivers

## Unit 2

1. **DATA FLOW AND STRUCTURAL MODELLING:**
   - Concurrent signal assignment
   - Sequential signal assignment
   - Multiple drivers
   - Conditional signal assignment
   - Selected signal assignment
   - Block statements
   - Concurrent assertion statement
   - Component declaration
   - Component instantiation

## Unit 3

1. **GENERICS AND CONFIGURATIONS:**
   - Configurations
   - Generics in configuration
   - Generic value specification in architecture
   - Block configurations
   - Architecture configurations
   - SUBPROGRAMS AND PACKAGES
   - Subprograms
   - Functions
   - Procedures
   - Declarations
   - Package declarations
   - Package body
   - Use clause
   - Predefinal package standard
   - Design libraries
   - Design file

## Unit 4

1. **ADVANCED TOPICS:**
   - Digital design using FSM
   - Generate Statements
   - Aliases
   - Qualified expressions
   - Type conversions
   - Guarded signals
   - User defined attributes
   - Predefined attributes
   - VHDL synthesis

# Reference Books

- D. Perry , VHDL: Programming by Example, McGraw-Hill Education; 4th Edition 2002
- J. Bhasker, A.VHDL- Primer, Phi Learning, 3rd Edition, 2009
- K. Skahil, VHDL for Programmable logic, Pearson Education India; 1st Edition 2006

# Outcomes

- Understand various programmable logic devices and EDA tools.
- Understand the behavioral modeling.
- Understand the data flow and structural modelling.
- Understand modeling styles in VHDL and to design digital systems.
- Understand generics and configurations VHDL.
- Understand advanced topics in VHDL.
