
NUCLEO-G474RET6-Inverter_Base.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000954c  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000002e4  0800972c  0800972c  0000a72c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009a10  08009a10  0000b05c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08009a10  08009a10  0000aa10  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009a18  08009a18  0000b05c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009a18  08009a18  0000aa18  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08009a1c  08009a1c  0000aa1c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000005c  20000000  08009a20  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000007e8  2000005c  08009a7c  0000b05c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000844  08009a7c  0000b844  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000b05c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001b095  00000000  00000000  0000b08c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003b10  00000000  00000000  00026121  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001640  00000000  00000000  00029c38  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000112d  00000000  00000000  0002b278  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000299b5  00000000  00000000  0002c3a5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001c4bd  00000000  00000000  00055d5a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    001139af  00000000  00000000  00072217  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00185bc6  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006454  00000000  00000000  00185c0c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000069  00000000  00000000  0018c060  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	2000005c 	.word	0x2000005c
 80001fc:	00000000 	.word	0x00000000
 8000200:	08009714 	.word	0x08009714

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	20000060 	.word	0x20000060
 800021c:	08009714 	.word	0x08009714

08000220 <strcmp>:
 8000220:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000224:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000228:	2a01      	cmp	r2, #1
 800022a:	bf28      	it	cs
 800022c:	429a      	cmpcs	r2, r3
 800022e:	d0f7      	beq.n	8000220 <strcmp>
 8000230:	1ad0      	subs	r0, r2, r3
 8000232:	4770      	bx	lr
	...

08000240 <memchr>:
 8000240:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000244:	2a10      	cmp	r2, #16
 8000246:	db2b      	blt.n	80002a0 <memchr+0x60>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	d008      	beq.n	8000260 <memchr+0x20>
 800024e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000252:	3a01      	subs	r2, #1
 8000254:	428b      	cmp	r3, r1
 8000256:	d02d      	beq.n	80002b4 <memchr+0x74>
 8000258:	f010 0f07 	tst.w	r0, #7
 800025c:	b342      	cbz	r2, 80002b0 <memchr+0x70>
 800025e:	d1f6      	bne.n	800024e <memchr+0xe>
 8000260:	b4f0      	push	{r4, r5, r6, r7}
 8000262:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000266:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800026a:	f022 0407 	bic.w	r4, r2, #7
 800026e:	f07f 0700 	mvns.w	r7, #0
 8000272:	2300      	movs	r3, #0
 8000274:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000278:	3c08      	subs	r4, #8
 800027a:	ea85 0501 	eor.w	r5, r5, r1
 800027e:	ea86 0601 	eor.w	r6, r6, r1
 8000282:	fa85 f547 	uadd8	r5, r5, r7
 8000286:	faa3 f587 	sel	r5, r3, r7
 800028a:	fa86 f647 	uadd8	r6, r6, r7
 800028e:	faa5 f687 	sel	r6, r5, r7
 8000292:	b98e      	cbnz	r6, 80002b8 <memchr+0x78>
 8000294:	d1ee      	bne.n	8000274 <memchr+0x34>
 8000296:	bcf0      	pop	{r4, r5, r6, r7}
 8000298:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800029c:	f002 0207 	and.w	r2, r2, #7
 80002a0:	b132      	cbz	r2, 80002b0 <memchr+0x70>
 80002a2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002a6:	3a01      	subs	r2, #1
 80002a8:	ea83 0301 	eor.w	r3, r3, r1
 80002ac:	b113      	cbz	r3, 80002b4 <memchr+0x74>
 80002ae:	d1f8      	bne.n	80002a2 <memchr+0x62>
 80002b0:	2000      	movs	r0, #0
 80002b2:	4770      	bx	lr
 80002b4:	3801      	subs	r0, #1
 80002b6:	4770      	bx	lr
 80002b8:	2d00      	cmp	r5, #0
 80002ba:	bf06      	itte	eq
 80002bc:	4635      	moveq	r5, r6
 80002be:	3803      	subeq	r0, #3
 80002c0:	3807      	subne	r0, #7
 80002c2:	f015 0f01 	tst.w	r5, #1
 80002c6:	d107      	bne.n	80002d8 <memchr+0x98>
 80002c8:	3001      	adds	r0, #1
 80002ca:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ce:	bf02      	ittt	eq
 80002d0:	3001      	addeq	r0, #1
 80002d2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002d6:	3001      	addeq	r0, #1
 80002d8:	bcf0      	pop	{r4, r5, r6, r7}
 80002da:	3801      	subs	r0, #1
 80002dc:	4770      	bx	lr
 80002de:	bf00      	nop

080002e0 <__aeabi_dmul>:
 80002e0:	b570      	push	{r4, r5, r6, lr}
 80002e2:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80002e6:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80002ea:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80002ee:	bf1d      	ittte	ne
 80002f0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80002f4:	ea94 0f0c 	teqne	r4, ip
 80002f8:	ea95 0f0c 	teqne	r5, ip
 80002fc:	f000 f8de 	bleq	80004bc <__aeabi_dmul+0x1dc>
 8000300:	442c      	add	r4, r5
 8000302:	ea81 0603 	eor.w	r6, r1, r3
 8000306:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800030a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800030e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000312:	bf18      	it	ne
 8000314:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000318:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800031c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000320:	d038      	beq.n	8000394 <__aeabi_dmul+0xb4>
 8000322:	fba0 ce02 	umull	ip, lr, r0, r2
 8000326:	f04f 0500 	mov.w	r5, #0
 800032a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800032e:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 8000332:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000336:	f04f 0600 	mov.w	r6, #0
 800033a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800033e:	f09c 0f00 	teq	ip, #0
 8000342:	bf18      	it	ne
 8000344:	f04e 0e01 	orrne.w	lr, lr, #1
 8000348:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 800034c:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000350:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 8000354:	d204      	bcs.n	8000360 <__aeabi_dmul+0x80>
 8000356:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800035a:	416d      	adcs	r5, r5
 800035c:	eb46 0606 	adc.w	r6, r6, r6
 8000360:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000364:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000368:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800036c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000370:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000374:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000378:	bf88      	it	hi
 800037a:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800037e:	d81e      	bhi.n	80003be <__aeabi_dmul+0xde>
 8000380:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 8000384:	bf08      	it	eq
 8000386:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800038a:	f150 0000 	adcs.w	r0, r0, #0
 800038e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000392:	bd70      	pop	{r4, r5, r6, pc}
 8000394:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000398:	ea46 0101 	orr.w	r1, r6, r1
 800039c:	ea40 0002 	orr.w	r0, r0, r2
 80003a0:	ea81 0103 	eor.w	r1, r1, r3
 80003a4:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80003a8:	bfc2      	ittt	gt
 80003aa:	ebd4 050c 	rsbsgt	r5, r4, ip
 80003ae:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80003b2:	bd70      	popgt	{r4, r5, r6, pc}
 80003b4:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80003b8:	f04f 0e00 	mov.w	lr, #0
 80003bc:	3c01      	subs	r4, #1
 80003be:	f300 80ab 	bgt.w	8000518 <__aeabi_dmul+0x238>
 80003c2:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80003c6:	bfde      	ittt	le
 80003c8:	2000      	movle	r0, #0
 80003ca:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80003ce:	bd70      	pople	{r4, r5, r6, pc}
 80003d0:	f1c4 0400 	rsb	r4, r4, #0
 80003d4:	3c20      	subs	r4, #32
 80003d6:	da35      	bge.n	8000444 <__aeabi_dmul+0x164>
 80003d8:	340c      	adds	r4, #12
 80003da:	dc1b      	bgt.n	8000414 <__aeabi_dmul+0x134>
 80003dc:	f104 0414 	add.w	r4, r4, #20
 80003e0:	f1c4 0520 	rsb	r5, r4, #32
 80003e4:	fa00 f305 	lsl.w	r3, r0, r5
 80003e8:	fa20 f004 	lsr.w	r0, r0, r4
 80003ec:	fa01 f205 	lsl.w	r2, r1, r5
 80003f0:	ea40 0002 	orr.w	r0, r0, r2
 80003f4:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80003f8:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80003fc:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000400:	fa21 f604 	lsr.w	r6, r1, r4
 8000404:	eb42 0106 	adc.w	r1, r2, r6
 8000408:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800040c:	bf08      	it	eq
 800040e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000412:	bd70      	pop	{r4, r5, r6, pc}
 8000414:	f1c4 040c 	rsb	r4, r4, #12
 8000418:	f1c4 0520 	rsb	r5, r4, #32
 800041c:	fa00 f304 	lsl.w	r3, r0, r4
 8000420:	fa20 f005 	lsr.w	r0, r0, r5
 8000424:	fa01 f204 	lsl.w	r2, r1, r4
 8000428:	ea40 0002 	orr.w	r0, r0, r2
 800042c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000430:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000434:	f141 0100 	adc.w	r1, r1, #0
 8000438:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800043c:	bf08      	it	eq
 800043e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000442:	bd70      	pop	{r4, r5, r6, pc}
 8000444:	f1c4 0520 	rsb	r5, r4, #32
 8000448:	fa00 f205 	lsl.w	r2, r0, r5
 800044c:	ea4e 0e02 	orr.w	lr, lr, r2
 8000450:	fa20 f304 	lsr.w	r3, r0, r4
 8000454:	fa01 f205 	lsl.w	r2, r1, r5
 8000458:	ea43 0302 	orr.w	r3, r3, r2
 800045c:	fa21 f004 	lsr.w	r0, r1, r4
 8000460:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000464:	fa21 f204 	lsr.w	r2, r1, r4
 8000468:	ea20 0002 	bic.w	r0, r0, r2
 800046c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000470:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000474:	bf08      	it	eq
 8000476:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800047a:	bd70      	pop	{r4, r5, r6, pc}
 800047c:	f094 0f00 	teq	r4, #0
 8000480:	d10f      	bne.n	80004a2 <__aeabi_dmul+0x1c2>
 8000482:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 8000486:	0040      	lsls	r0, r0, #1
 8000488:	eb41 0101 	adc.w	r1, r1, r1
 800048c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000490:	bf08      	it	eq
 8000492:	3c01      	subeq	r4, #1
 8000494:	d0f7      	beq.n	8000486 <__aeabi_dmul+0x1a6>
 8000496:	ea41 0106 	orr.w	r1, r1, r6
 800049a:	f095 0f00 	teq	r5, #0
 800049e:	bf18      	it	ne
 80004a0:	4770      	bxne	lr
 80004a2:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80004a6:	0052      	lsls	r2, r2, #1
 80004a8:	eb43 0303 	adc.w	r3, r3, r3
 80004ac:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80004b0:	bf08      	it	eq
 80004b2:	3d01      	subeq	r5, #1
 80004b4:	d0f7      	beq.n	80004a6 <__aeabi_dmul+0x1c6>
 80004b6:	ea43 0306 	orr.w	r3, r3, r6
 80004ba:	4770      	bx	lr
 80004bc:	ea94 0f0c 	teq	r4, ip
 80004c0:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80004c4:	bf18      	it	ne
 80004c6:	ea95 0f0c 	teqne	r5, ip
 80004ca:	d00c      	beq.n	80004e6 <__aeabi_dmul+0x206>
 80004cc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80004d0:	bf18      	it	ne
 80004d2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80004d6:	d1d1      	bne.n	800047c <__aeabi_dmul+0x19c>
 80004d8:	ea81 0103 	eor.w	r1, r1, r3
 80004dc:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80004e0:	f04f 0000 	mov.w	r0, #0
 80004e4:	bd70      	pop	{r4, r5, r6, pc}
 80004e6:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80004ea:	bf06      	itte	eq
 80004ec:	4610      	moveq	r0, r2
 80004ee:	4619      	moveq	r1, r3
 80004f0:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80004f4:	d019      	beq.n	800052a <__aeabi_dmul+0x24a>
 80004f6:	ea94 0f0c 	teq	r4, ip
 80004fa:	d102      	bne.n	8000502 <__aeabi_dmul+0x222>
 80004fc:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000500:	d113      	bne.n	800052a <__aeabi_dmul+0x24a>
 8000502:	ea95 0f0c 	teq	r5, ip
 8000506:	d105      	bne.n	8000514 <__aeabi_dmul+0x234>
 8000508:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800050c:	bf1c      	itt	ne
 800050e:	4610      	movne	r0, r2
 8000510:	4619      	movne	r1, r3
 8000512:	d10a      	bne.n	800052a <__aeabi_dmul+0x24a>
 8000514:	ea81 0103 	eor.w	r1, r1, r3
 8000518:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800051c:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000520:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000524:	f04f 0000 	mov.w	r0, #0
 8000528:	bd70      	pop	{r4, r5, r6, pc}
 800052a:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 800052e:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 8000532:	bd70      	pop	{r4, r5, r6, pc}

08000534 <__aeabi_drsub>:
 8000534:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000538:	e002      	b.n	8000540 <__adddf3>
 800053a:	bf00      	nop

0800053c <__aeabi_dsub>:
 800053c:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

08000540 <__adddf3>:
 8000540:	b530      	push	{r4, r5, lr}
 8000542:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000546:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800054a:	ea94 0f05 	teq	r4, r5
 800054e:	bf08      	it	eq
 8000550:	ea90 0f02 	teqeq	r0, r2
 8000554:	bf1f      	itttt	ne
 8000556:	ea54 0c00 	orrsne.w	ip, r4, r0
 800055a:	ea55 0c02 	orrsne.w	ip, r5, r2
 800055e:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000562:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000566:	f000 80e2 	beq.w	800072e <__adddf3+0x1ee>
 800056a:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800056e:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000572:	bfb8      	it	lt
 8000574:	426d      	neglt	r5, r5
 8000576:	dd0c      	ble.n	8000592 <__adddf3+0x52>
 8000578:	442c      	add	r4, r5
 800057a:	ea80 0202 	eor.w	r2, r0, r2
 800057e:	ea81 0303 	eor.w	r3, r1, r3
 8000582:	ea82 0000 	eor.w	r0, r2, r0
 8000586:	ea83 0101 	eor.w	r1, r3, r1
 800058a:	ea80 0202 	eor.w	r2, r0, r2
 800058e:	ea81 0303 	eor.w	r3, r1, r3
 8000592:	2d36      	cmp	r5, #54	@ 0x36
 8000594:	bf88      	it	hi
 8000596:	bd30      	pophi	{r4, r5, pc}
 8000598:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 800059c:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80005a0:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80005a4:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80005a8:	d002      	beq.n	80005b0 <__adddf3+0x70>
 80005aa:	4240      	negs	r0, r0
 80005ac:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b0:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80005b4:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80005b8:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80005bc:	d002      	beq.n	80005c4 <__adddf3+0x84>
 80005be:	4252      	negs	r2, r2
 80005c0:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80005c4:	ea94 0f05 	teq	r4, r5
 80005c8:	f000 80a7 	beq.w	800071a <__adddf3+0x1da>
 80005cc:	f1a4 0401 	sub.w	r4, r4, #1
 80005d0:	f1d5 0e20 	rsbs	lr, r5, #32
 80005d4:	db0d      	blt.n	80005f2 <__adddf3+0xb2>
 80005d6:	fa02 fc0e 	lsl.w	ip, r2, lr
 80005da:	fa22 f205 	lsr.w	r2, r2, r5
 80005de:	1880      	adds	r0, r0, r2
 80005e0:	f141 0100 	adc.w	r1, r1, #0
 80005e4:	fa03 f20e 	lsl.w	r2, r3, lr
 80005e8:	1880      	adds	r0, r0, r2
 80005ea:	fa43 f305 	asr.w	r3, r3, r5
 80005ee:	4159      	adcs	r1, r3
 80005f0:	e00e      	b.n	8000610 <__adddf3+0xd0>
 80005f2:	f1a5 0520 	sub.w	r5, r5, #32
 80005f6:	f10e 0e20 	add.w	lr, lr, #32
 80005fa:	2a01      	cmp	r2, #1
 80005fc:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000600:	bf28      	it	cs
 8000602:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000606:	fa43 f305 	asr.w	r3, r3, r5
 800060a:	18c0      	adds	r0, r0, r3
 800060c:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000610:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000614:	d507      	bpl.n	8000626 <__adddf3+0xe6>
 8000616:	f04f 0e00 	mov.w	lr, #0
 800061a:	f1dc 0c00 	rsbs	ip, ip, #0
 800061e:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000622:	eb6e 0101 	sbc.w	r1, lr, r1
 8000626:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 800062a:	d31b      	bcc.n	8000664 <__adddf3+0x124>
 800062c:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 8000630:	d30c      	bcc.n	800064c <__adddf3+0x10c>
 8000632:	0849      	lsrs	r1, r1, #1
 8000634:	ea5f 0030 	movs.w	r0, r0, rrx
 8000638:	ea4f 0c3c 	mov.w	ip, ip, rrx
 800063c:	f104 0401 	add.w	r4, r4, #1
 8000640:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000644:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000648:	f080 809a 	bcs.w	8000780 <__adddf3+0x240>
 800064c:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000650:	bf08      	it	eq
 8000652:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000656:	f150 0000 	adcs.w	r0, r0, #0
 800065a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800065e:	ea41 0105 	orr.w	r1, r1, r5
 8000662:	bd30      	pop	{r4, r5, pc}
 8000664:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000668:	4140      	adcs	r0, r0
 800066a:	eb41 0101 	adc.w	r1, r1, r1
 800066e:	3c01      	subs	r4, #1
 8000670:	bf28      	it	cs
 8000672:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000676:	d2e9      	bcs.n	800064c <__adddf3+0x10c>
 8000678:	f091 0f00 	teq	r1, #0
 800067c:	bf04      	itt	eq
 800067e:	4601      	moveq	r1, r0
 8000680:	2000      	moveq	r0, #0
 8000682:	fab1 f381 	clz	r3, r1
 8000686:	bf08      	it	eq
 8000688:	3320      	addeq	r3, #32
 800068a:	f1a3 030b 	sub.w	r3, r3, #11
 800068e:	f1b3 0220 	subs.w	r2, r3, #32
 8000692:	da0c      	bge.n	80006ae <__adddf3+0x16e>
 8000694:	320c      	adds	r2, #12
 8000696:	dd08      	ble.n	80006aa <__adddf3+0x16a>
 8000698:	f102 0c14 	add.w	ip, r2, #20
 800069c:	f1c2 020c 	rsb	r2, r2, #12
 80006a0:	fa01 f00c 	lsl.w	r0, r1, ip
 80006a4:	fa21 f102 	lsr.w	r1, r1, r2
 80006a8:	e00c      	b.n	80006c4 <__adddf3+0x184>
 80006aa:	f102 0214 	add.w	r2, r2, #20
 80006ae:	bfd8      	it	le
 80006b0:	f1c2 0c20 	rsble	ip, r2, #32
 80006b4:	fa01 f102 	lsl.w	r1, r1, r2
 80006b8:	fa20 fc0c 	lsr.w	ip, r0, ip
 80006bc:	bfdc      	itt	le
 80006be:	ea41 010c 	orrle.w	r1, r1, ip
 80006c2:	4090      	lslle	r0, r2
 80006c4:	1ae4      	subs	r4, r4, r3
 80006c6:	bfa2      	ittt	ge
 80006c8:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80006cc:	4329      	orrge	r1, r5
 80006ce:	bd30      	popge	{r4, r5, pc}
 80006d0:	ea6f 0404 	mvn.w	r4, r4
 80006d4:	3c1f      	subs	r4, #31
 80006d6:	da1c      	bge.n	8000712 <__adddf3+0x1d2>
 80006d8:	340c      	adds	r4, #12
 80006da:	dc0e      	bgt.n	80006fa <__adddf3+0x1ba>
 80006dc:	f104 0414 	add.w	r4, r4, #20
 80006e0:	f1c4 0220 	rsb	r2, r4, #32
 80006e4:	fa20 f004 	lsr.w	r0, r0, r4
 80006e8:	fa01 f302 	lsl.w	r3, r1, r2
 80006ec:	ea40 0003 	orr.w	r0, r0, r3
 80006f0:	fa21 f304 	lsr.w	r3, r1, r4
 80006f4:	ea45 0103 	orr.w	r1, r5, r3
 80006f8:	bd30      	pop	{r4, r5, pc}
 80006fa:	f1c4 040c 	rsb	r4, r4, #12
 80006fe:	f1c4 0220 	rsb	r2, r4, #32
 8000702:	fa20 f002 	lsr.w	r0, r0, r2
 8000706:	fa01 f304 	lsl.w	r3, r1, r4
 800070a:	ea40 0003 	orr.w	r0, r0, r3
 800070e:	4629      	mov	r1, r5
 8000710:	bd30      	pop	{r4, r5, pc}
 8000712:	fa21 f004 	lsr.w	r0, r1, r4
 8000716:	4629      	mov	r1, r5
 8000718:	bd30      	pop	{r4, r5, pc}
 800071a:	f094 0f00 	teq	r4, #0
 800071e:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 8000722:	bf06      	itte	eq
 8000724:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000728:	3401      	addeq	r4, #1
 800072a:	3d01      	subne	r5, #1
 800072c:	e74e      	b.n	80005cc <__adddf3+0x8c>
 800072e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000732:	bf18      	it	ne
 8000734:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000738:	d029      	beq.n	800078e <__adddf3+0x24e>
 800073a:	ea94 0f05 	teq	r4, r5
 800073e:	bf08      	it	eq
 8000740:	ea90 0f02 	teqeq	r0, r2
 8000744:	d005      	beq.n	8000752 <__adddf3+0x212>
 8000746:	ea54 0c00 	orrs.w	ip, r4, r0
 800074a:	bf04      	itt	eq
 800074c:	4619      	moveq	r1, r3
 800074e:	4610      	moveq	r0, r2
 8000750:	bd30      	pop	{r4, r5, pc}
 8000752:	ea91 0f03 	teq	r1, r3
 8000756:	bf1e      	ittt	ne
 8000758:	2100      	movne	r1, #0
 800075a:	2000      	movne	r0, #0
 800075c:	bd30      	popne	{r4, r5, pc}
 800075e:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000762:	d105      	bne.n	8000770 <__adddf3+0x230>
 8000764:	0040      	lsls	r0, r0, #1
 8000766:	4149      	adcs	r1, r1
 8000768:	bf28      	it	cs
 800076a:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800076e:	bd30      	pop	{r4, r5, pc}
 8000770:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000774:	bf3c      	itt	cc
 8000776:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 800077a:	bd30      	popcc	{r4, r5, pc}
 800077c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000780:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000784:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000788:	f04f 0000 	mov.w	r0, #0
 800078c:	bd30      	pop	{r4, r5, pc}
 800078e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000792:	bf1a      	itte	ne
 8000794:	4619      	movne	r1, r3
 8000796:	4610      	movne	r0, r2
 8000798:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 800079c:	bf1c      	itt	ne
 800079e:	460b      	movne	r3, r1
 80007a0:	4602      	movne	r2, r0
 80007a2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80007a6:	bf06      	itte	eq
 80007a8:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80007ac:	ea91 0f03 	teqeq	r1, r3
 80007b0:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80007b4:	bd30      	pop	{r4, r5, pc}
 80007b6:	bf00      	nop

080007b8 <__aeabi_ui2d>:
 80007b8:	f090 0f00 	teq	r0, #0
 80007bc:	bf04      	itt	eq
 80007be:	2100      	moveq	r1, #0
 80007c0:	4770      	bxeq	lr
 80007c2:	b530      	push	{r4, r5, lr}
 80007c4:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80007c8:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80007cc:	f04f 0500 	mov.w	r5, #0
 80007d0:	f04f 0100 	mov.w	r1, #0
 80007d4:	e750      	b.n	8000678 <__adddf3+0x138>
 80007d6:	bf00      	nop

080007d8 <__aeabi_i2d>:
 80007d8:	f090 0f00 	teq	r0, #0
 80007dc:	bf04      	itt	eq
 80007de:	2100      	moveq	r1, #0
 80007e0:	4770      	bxeq	lr
 80007e2:	b530      	push	{r4, r5, lr}
 80007e4:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80007e8:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80007ec:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 80007f0:	bf48      	it	mi
 80007f2:	4240      	negmi	r0, r0
 80007f4:	f04f 0100 	mov.w	r1, #0
 80007f8:	e73e      	b.n	8000678 <__adddf3+0x138>
 80007fa:	bf00      	nop

080007fc <__aeabi_f2d>:
 80007fc:	0042      	lsls	r2, r0, #1
 80007fe:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000802:	ea4f 0131 	mov.w	r1, r1, rrx
 8000806:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800080a:	bf1f      	itttt	ne
 800080c:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 8000810:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000814:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000818:	4770      	bxne	lr
 800081a:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800081e:	bf08      	it	eq
 8000820:	4770      	bxeq	lr
 8000822:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000826:	bf04      	itt	eq
 8000828:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 800082c:	4770      	bxeq	lr
 800082e:	b530      	push	{r4, r5, lr}
 8000830:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000834:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000838:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 800083c:	e71c      	b.n	8000678 <__adddf3+0x138>
 800083e:	bf00      	nop

08000840 <__aeabi_ul2d>:
 8000840:	ea50 0201 	orrs.w	r2, r0, r1
 8000844:	bf08      	it	eq
 8000846:	4770      	bxeq	lr
 8000848:	b530      	push	{r4, r5, lr}
 800084a:	f04f 0500 	mov.w	r5, #0
 800084e:	e00a      	b.n	8000866 <__aeabi_l2d+0x16>

08000850 <__aeabi_l2d>:
 8000850:	ea50 0201 	orrs.w	r2, r0, r1
 8000854:	bf08      	it	eq
 8000856:	4770      	bxeq	lr
 8000858:	b530      	push	{r4, r5, lr}
 800085a:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800085e:	d502      	bpl.n	8000866 <__aeabi_l2d+0x16>
 8000860:	4240      	negs	r0, r0
 8000862:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000866:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800086a:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800086e:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000872:	f43f aed8 	beq.w	8000626 <__adddf3+0xe6>
 8000876:	f04f 0203 	mov.w	r2, #3
 800087a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800087e:	bf18      	it	ne
 8000880:	3203      	addne	r2, #3
 8000882:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000886:	bf18      	it	ne
 8000888:	3203      	addne	r2, #3
 800088a:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800088e:	f1c2 0320 	rsb	r3, r2, #32
 8000892:	fa00 fc03 	lsl.w	ip, r0, r3
 8000896:	fa20 f002 	lsr.w	r0, r0, r2
 800089a:	fa01 fe03 	lsl.w	lr, r1, r3
 800089e:	ea40 000e 	orr.w	r0, r0, lr
 80008a2:	fa21 f102 	lsr.w	r1, r1, r2
 80008a6:	4414      	add	r4, r2
 80008a8:	e6bd      	b.n	8000626 <__adddf3+0xe6>
 80008aa:	bf00      	nop

080008ac <__aeabi_d2f>:
 80008ac:	ea4f 0241 	mov.w	r2, r1, lsl #1
 80008b0:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 80008b4:	bf24      	itt	cs
 80008b6:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 80008ba:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 80008be:	d90d      	bls.n	80008dc <__aeabi_d2f+0x30>
 80008c0:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 80008c4:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 80008c8:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 80008cc:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 80008d0:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 80008d4:	bf08      	it	eq
 80008d6:	f020 0001 	biceq.w	r0, r0, #1
 80008da:	4770      	bx	lr
 80008dc:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 80008e0:	d121      	bne.n	8000926 <__aeabi_d2f+0x7a>
 80008e2:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 80008e6:	bfbc      	itt	lt
 80008e8:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 80008ec:	4770      	bxlt	lr
 80008ee:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80008f2:	ea4f 5252 	mov.w	r2, r2, lsr #21
 80008f6:	f1c2 0218 	rsb	r2, r2, #24
 80008fa:	f1c2 0c20 	rsb	ip, r2, #32
 80008fe:	fa10 f30c 	lsls.w	r3, r0, ip
 8000902:	fa20 f002 	lsr.w	r0, r0, r2
 8000906:	bf18      	it	ne
 8000908:	f040 0001 	orrne.w	r0, r0, #1
 800090c:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000910:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000914:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000918:	ea40 000c 	orr.w	r0, r0, ip
 800091c:	fa23 f302 	lsr.w	r3, r3, r2
 8000920:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000924:	e7cc      	b.n	80008c0 <__aeabi_d2f+0x14>
 8000926:	ea7f 5362 	mvns.w	r3, r2, asr #21
 800092a:	d107      	bne.n	800093c <__aeabi_d2f+0x90>
 800092c:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000930:	bf1e      	ittt	ne
 8000932:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000936:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 800093a:	4770      	bxne	lr
 800093c:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000940:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000944:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000948:	4770      	bx	lr
 800094a:	bf00      	nop

0800094c <__aeabi_uldivmod>:
 800094c:	b953      	cbnz	r3, 8000964 <__aeabi_uldivmod+0x18>
 800094e:	b94a      	cbnz	r2, 8000964 <__aeabi_uldivmod+0x18>
 8000950:	2900      	cmp	r1, #0
 8000952:	bf08      	it	eq
 8000954:	2800      	cmpeq	r0, #0
 8000956:	bf1c      	itt	ne
 8000958:	f04f 31ff 	movne.w	r1, #4294967295
 800095c:	f04f 30ff 	movne.w	r0, #4294967295
 8000960:	f000 b988 	b.w	8000c74 <__aeabi_idiv0>
 8000964:	f1ad 0c08 	sub.w	ip, sp, #8
 8000968:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 800096c:	f000 f806 	bl	800097c <__udivmoddi4>
 8000970:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000974:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000978:	b004      	add	sp, #16
 800097a:	4770      	bx	lr

0800097c <__udivmoddi4>:
 800097c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000980:	9d08      	ldr	r5, [sp, #32]
 8000982:	468e      	mov	lr, r1
 8000984:	4604      	mov	r4, r0
 8000986:	4688      	mov	r8, r1
 8000988:	2b00      	cmp	r3, #0
 800098a:	d14a      	bne.n	8000a22 <__udivmoddi4+0xa6>
 800098c:	428a      	cmp	r2, r1
 800098e:	4617      	mov	r7, r2
 8000990:	d962      	bls.n	8000a58 <__udivmoddi4+0xdc>
 8000992:	fab2 f682 	clz	r6, r2
 8000996:	b14e      	cbz	r6, 80009ac <__udivmoddi4+0x30>
 8000998:	f1c6 0320 	rsb	r3, r6, #32
 800099c:	fa01 f806 	lsl.w	r8, r1, r6
 80009a0:	fa20 f303 	lsr.w	r3, r0, r3
 80009a4:	40b7      	lsls	r7, r6
 80009a6:	ea43 0808 	orr.w	r8, r3, r8
 80009aa:	40b4      	lsls	r4, r6
 80009ac:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80009b0:	fa1f fc87 	uxth.w	ip, r7
 80009b4:	fbb8 f1fe 	udiv	r1, r8, lr
 80009b8:	0c23      	lsrs	r3, r4, #16
 80009ba:	fb0e 8811 	mls	r8, lr, r1, r8
 80009be:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80009c2:	fb01 f20c 	mul.w	r2, r1, ip
 80009c6:	429a      	cmp	r2, r3
 80009c8:	d909      	bls.n	80009de <__udivmoddi4+0x62>
 80009ca:	18fb      	adds	r3, r7, r3
 80009cc:	f101 30ff 	add.w	r0, r1, #4294967295
 80009d0:	f080 80ea 	bcs.w	8000ba8 <__udivmoddi4+0x22c>
 80009d4:	429a      	cmp	r2, r3
 80009d6:	f240 80e7 	bls.w	8000ba8 <__udivmoddi4+0x22c>
 80009da:	3902      	subs	r1, #2
 80009dc:	443b      	add	r3, r7
 80009de:	1a9a      	subs	r2, r3, r2
 80009e0:	b2a3      	uxth	r3, r4
 80009e2:	fbb2 f0fe 	udiv	r0, r2, lr
 80009e6:	fb0e 2210 	mls	r2, lr, r0, r2
 80009ea:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80009ee:	fb00 fc0c 	mul.w	ip, r0, ip
 80009f2:	459c      	cmp	ip, r3
 80009f4:	d909      	bls.n	8000a0a <__udivmoddi4+0x8e>
 80009f6:	18fb      	adds	r3, r7, r3
 80009f8:	f100 32ff 	add.w	r2, r0, #4294967295
 80009fc:	f080 80d6 	bcs.w	8000bac <__udivmoddi4+0x230>
 8000a00:	459c      	cmp	ip, r3
 8000a02:	f240 80d3 	bls.w	8000bac <__udivmoddi4+0x230>
 8000a06:	443b      	add	r3, r7
 8000a08:	3802      	subs	r0, #2
 8000a0a:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000a0e:	eba3 030c 	sub.w	r3, r3, ip
 8000a12:	2100      	movs	r1, #0
 8000a14:	b11d      	cbz	r5, 8000a1e <__udivmoddi4+0xa2>
 8000a16:	40f3      	lsrs	r3, r6
 8000a18:	2200      	movs	r2, #0
 8000a1a:	e9c5 3200 	strd	r3, r2, [r5]
 8000a1e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000a22:	428b      	cmp	r3, r1
 8000a24:	d905      	bls.n	8000a32 <__udivmoddi4+0xb6>
 8000a26:	b10d      	cbz	r5, 8000a2c <__udivmoddi4+0xb0>
 8000a28:	e9c5 0100 	strd	r0, r1, [r5]
 8000a2c:	2100      	movs	r1, #0
 8000a2e:	4608      	mov	r0, r1
 8000a30:	e7f5      	b.n	8000a1e <__udivmoddi4+0xa2>
 8000a32:	fab3 f183 	clz	r1, r3
 8000a36:	2900      	cmp	r1, #0
 8000a38:	d146      	bne.n	8000ac8 <__udivmoddi4+0x14c>
 8000a3a:	4573      	cmp	r3, lr
 8000a3c:	d302      	bcc.n	8000a44 <__udivmoddi4+0xc8>
 8000a3e:	4282      	cmp	r2, r0
 8000a40:	f200 8105 	bhi.w	8000c4e <__udivmoddi4+0x2d2>
 8000a44:	1a84      	subs	r4, r0, r2
 8000a46:	eb6e 0203 	sbc.w	r2, lr, r3
 8000a4a:	2001      	movs	r0, #1
 8000a4c:	4690      	mov	r8, r2
 8000a4e:	2d00      	cmp	r5, #0
 8000a50:	d0e5      	beq.n	8000a1e <__udivmoddi4+0xa2>
 8000a52:	e9c5 4800 	strd	r4, r8, [r5]
 8000a56:	e7e2      	b.n	8000a1e <__udivmoddi4+0xa2>
 8000a58:	2a00      	cmp	r2, #0
 8000a5a:	f000 8090 	beq.w	8000b7e <__udivmoddi4+0x202>
 8000a5e:	fab2 f682 	clz	r6, r2
 8000a62:	2e00      	cmp	r6, #0
 8000a64:	f040 80a4 	bne.w	8000bb0 <__udivmoddi4+0x234>
 8000a68:	1a8a      	subs	r2, r1, r2
 8000a6a:	0c03      	lsrs	r3, r0, #16
 8000a6c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000a70:	b280      	uxth	r0, r0
 8000a72:	b2bc      	uxth	r4, r7
 8000a74:	2101      	movs	r1, #1
 8000a76:	fbb2 fcfe 	udiv	ip, r2, lr
 8000a7a:	fb0e 221c 	mls	r2, lr, ip, r2
 8000a7e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000a82:	fb04 f20c 	mul.w	r2, r4, ip
 8000a86:	429a      	cmp	r2, r3
 8000a88:	d907      	bls.n	8000a9a <__udivmoddi4+0x11e>
 8000a8a:	18fb      	adds	r3, r7, r3
 8000a8c:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000a90:	d202      	bcs.n	8000a98 <__udivmoddi4+0x11c>
 8000a92:	429a      	cmp	r2, r3
 8000a94:	f200 80e0 	bhi.w	8000c58 <__udivmoddi4+0x2dc>
 8000a98:	46c4      	mov	ip, r8
 8000a9a:	1a9b      	subs	r3, r3, r2
 8000a9c:	fbb3 f2fe 	udiv	r2, r3, lr
 8000aa0:	fb0e 3312 	mls	r3, lr, r2, r3
 8000aa4:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000aa8:	fb02 f404 	mul.w	r4, r2, r4
 8000aac:	429c      	cmp	r4, r3
 8000aae:	d907      	bls.n	8000ac0 <__udivmoddi4+0x144>
 8000ab0:	18fb      	adds	r3, r7, r3
 8000ab2:	f102 30ff 	add.w	r0, r2, #4294967295
 8000ab6:	d202      	bcs.n	8000abe <__udivmoddi4+0x142>
 8000ab8:	429c      	cmp	r4, r3
 8000aba:	f200 80ca 	bhi.w	8000c52 <__udivmoddi4+0x2d6>
 8000abe:	4602      	mov	r2, r0
 8000ac0:	1b1b      	subs	r3, r3, r4
 8000ac2:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000ac6:	e7a5      	b.n	8000a14 <__udivmoddi4+0x98>
 8000ac8:	f1c1 0620 	rsb	r6, r1, #32
 8000acc:	408b      	lsls	r3, r1
 8000ace:	fa22 f706 	lsr.w	r7, r2, r6
 8000ad2:	431f      	orrs	r7, r3
 8000ad4:	fa0e f401 	lsl.w	r4, lr, r1
 8000ad8:	fa20 f306 	lsr.w	r3, r0, r6
 8000adc:	fa2e fe06 	lsr.w	lr, lr, r6
 8000ae0:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000ae4:	4323      	orrs	r3, r4
 8000ae6:	fa00 f801 	lsl.w	r8, r0, r1
 8000aea:	fa1f fc87 	uxth.w	ip, r7
 8000aee:	fbbe f0f9 	udiv	r0, lr, r9
 8000af2:	0c1c      	lsrs	r4, r3, #16
 8000af4:	fb09 ee10 	mls	lr, r9, r0, lr
 8000af8:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000afc:	fb00 fe0c 	mul.w	lr, r0, ip
 8000b00:	45a6      	cmp	lr, r4
 8000b02:	fa02 f201 	lsl.w	r2, r2, r1
 8000b06:	d909      	bls.n	8000b1c <__udivmoddi4+0x1a0>
 8000b08:	193c      	adds	r4, r7, r4
 8000b0a:	f100 3aff 	add.w	sl, r0, #4294967295
 8000b0e:	f080 809c 	bcs.w	8000c4a <__udivmoddi4+0x2ce>
 8000b12:	45a6      	cmp	lr, r4
 8000b14:	f240 8099 	bls.w	8000c4a <__udivmoddi4+0x2ce>
 8000b18:	3802      	subs	r0, #2
 8000b1a:	443c      	add	r4, r7
 8000b1c:	eba4 040e 	sub.w	r4, r4, lr
 8000b20:	fa1f fe83 	uxth.w	lr, r3
 8000b24:	fbb4 f3f9 	udiv	r3, r4, r9
 8000b28:	fb09 4413 	mls	r4, r9, r3, r4
 8000b2c:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000b30:	fb03 fc0c 	mul.w	ip, r3, ip
 8000b34:	45a4      	cmp	ip, r4
 8000b36:	d908      	bls.n	8000b4a <__udivmoddi4+0x1ce>
 8000b38:	193c      	adds	r4, r7, r4
 8000b3a:	f103 3eff 	add.w	lr, r3, #4294967295
 8000b3e:	f080 8082 	bcs.w	8000c46 <__udivmoddi4+0x2ca>
 8000b42:	45a4      	cmp	ip, r4
 8000b44:	d97f      	bls.n	8000c46 <__udivmoddi4+0x2ca>
 8000b46:	3b02      	subs	r3, #2
 8000b48:	443c      	add	r4, r7
 8000b4a:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000b4e:	eba4 040c 	sub.w	r4, r4, ip
 8000b52:	fba0 ec02 	umull	lr, ip, r0, r2
 8000b56:	4564      	cmp	r4, ip
 8000b58:	4673      	mov	r3, lr
 8000b5a:	46e1      	mov	r9, ip
 8000b5c:	d362      	bcc.n	8000c24 <__udivmoddi4+0x2a8>
 8000b5e:	d05f      	beq.n	8000c20 <__udivmoddi4+0x2a4>
 8000b60:	b15d      	cbz	r5, 8000b7a <__udivmoddi4+0x1fe>
 8000b62:	ebb8 0203 	subs.w	r2, r8, r3
 8000b66:	eb64 0409 	sbc.w	r4, r4, r9
 8000b6a:	fa04 f606 	lsl.w	r6, r4, r6
 8000b6e:	fa22 f301 	lsr.w	r3, r2, r1
 8000b72:	431e      	orrs	r6, r3
 8000b74:	40cc      	lsrs	r4, r1
 8000b76:	e9c5 6400 	strd	r6, r4, [r5]
 8000b7a:	2100      	movs	r1, #0
 8000b7c:	e74f      	b.n	8000a1e <__udivmoddi4+0xa2>
 8000b7e:	fbb1 fcf2 	udiv	ip, r1, r2
 8000b82:	0c01      	lsrs	r1, r0, #16
 8000b84:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000b88:	b280      	uxth	r0, r0
 8000b8a:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000b8e:	463b      	mov	r3, r7
 8000b90:	4638      	mov	r0, r7
 8000b92:	463c      	mov	r4, r7
 8000b94:	46b8      	mov	r8, r7
 8000b96:	46be      	mov	lr, r7
 8000b98:	2620      	movs	r6, #32
 8000b9a:	fbb1 f1f7 	udiv	r1, r1, r7
 8000b9e:	eba2 0208 	sub.w	r2, r2, r8
 8000ba2:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000ba6:	e766      	b.n	8000a76 <__udivmoddi4+0xfa>
 8000ba8:	4601      	mov	r1, r0
 8000baa:	e718      	b.n	80009de <__udivmoddi4+0x62>
 8000bac:	4610      	mov	r0, r2
 8000bae:	e72c      	b.n	8000a0a <__udivmoddi4+0x8e>
 8000bb0:	f1c6 0220 	rsb	r2, r6, #32
 8000bb4:	fa2e f302 	lsr.w	r3, lr, r2
 8000bb8:	40b7      	lsls	r7, r6
 8000bba:	40b1      	lsls	r1, r6
 8000bbc:	fa20 f202 	lsr.w	r2, r0, r2
 8000bc0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000bc4:	430a      	orrs	r2, r1
 8000bc6:	fbb3 f8fe 	udiv	r8, r3, lr
 8000bca:	b2bc      	uxth	r4, r7
 8000bcc:	fb0e 3318 	mls	r3, lr, r8, r3
 8000bd0:	0c11      	lsrs	r1, r2, #16
 8000bd2:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000bd6:	fb08 f904 	mul.w	r9, r8, r4
 8000bda:	40b0      	lsls	r0, r6
 8000bdc:	4589      	cmp	r9, r1
 8000bde:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000be2:	b280      	uxth	r0, r0
 8000be4:	d93e      	bls.n	8000c64 <__udivmoddi4+0x2e8>
 8000be6:	1879      	adds	r1, r7, r1
 8000be8:	f108 3cff 	add.w	ip, r8, #4294967295
 8000bec:	d201      	bcs.n	8000bf2 <__udivmoddi4+0x276>
 8000bee:	4589      	cmp	r9, r1
 8000bf0:	d81f      	bhi.n	8000c32 <__udivmoddi4+0x2b6>
 8000bf2:	eba1 0109 	sub.w	r1, r1, r9
 8000bf6:	fbb1 f9fe 	udiv	r9, r1, lr
 8000bfa:	fb09 f804 	mul.w	r8, r9, r4
 8000bfe:	fb0e 1119 	mls	r1, lr, r9, r1
 8000c02:	b292      	uxth	r2, r2
 8000c04:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000c08:	4542      	cmp	r2, r8
 8000c0a:	d229      	bcs.n	8000c60 <__udivmoddi4+0x2e4>
 8000c0c:	18ba      	adds	r2, r7, r2
 8000c0e:	f109 31ff 	add.w	r1, r9, #4294967295
 8000c12:	d2c4      	bcs.n	8000b9e <__udivmoddi4+0x222>
 8000c14:	4542      	cmp	r2, r8
 8000c16:	d2c2      	bcs.n	8000b9e <__udivmoddi4+0x222>
 8000c18:	f1a9 0102 	sub.w	r1, r9, #2
 8000c1c:	443a      	add	r2, r7
 8000c1e:	e7be      	b.n	8000b9e <__udivmoddi4+0x222>
 8000c20:	45f0      	cmp	r8, lr
 8000c22:	d29d      	bcs.n	8000b60 <__udivmoddi4+0x1e4>
 8000c24:	ebbe 0302 	subs.w	r3, lr, r2
 8000c28:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000c2c:	3801      	subs	r0, #1
 8000c2e:	46e1      	mov	r9, ip
 8000c30:	e796      	b.n	8000b60 <__udivmoddi4+0x1e4>
 8000c32:	eba7 0909 	sub.w	r9, r7, r9
 8000c36:	4449      	add	r1, r9
 8000c38:	f1a8 0c02 	sub.w	ip, r8, #2
 8000c3c:	fbb1 f9fe 	udiv	r9, r1, lr
 8000c40:	fb09 f804 	mul.w	r8, r9, r4
 8000c44:	e7db      	b.n	8000bfe <__udivmoddi4+0x282>
 8000c46:	4673      	mov	r3, lr
 8000c48:	e77f      	b.n	8000b4a <__udivmoddi4+0x1ce>
 8000c4a:	4650      	mov	r0, sl
 8000c4c:	e766      	b.n	8000b1c <__udivmoddi4+0x1a0>
 8000c4e:	4608      	mov	r0, r1
 8000c50:	e6fd      	b.n	8000a4e <__udivmoddi4+0xd2>
 8000c52:	443b      	add	r3, r7
 8000c54:	3a02      	subs	r2, #2
 8000c56:	e733      	b.n	8000ac0 <__udivmoddi4+0x144>
 8000c58:	f1ac 0c02 	sub.w	ip, ip, #2
 8000c5c:	443b      	add	r3, r7
 8000c5e:	e71c      	b.n	8000a9a <__udivmoddi4+0x11e>
 8000c60:	4649      	mov	r1, r9
 8000c62:	e79c      	b.n	8000b9e <__udivmoddi4+0x222>
 8000c64:	eba1 0109 	sub.w	r1, r1, r9
 8000c68:	46c4      	mov	ip, r8
 8000c6a:	fbb1 f9fe 	udiv	r9, r1, lr
 8000c6e:	fb09 f804 	mul.w	r8, r9, r4
 8000c72:	e7c4      	b.n	8000bfe <__udivmoddi4+0x282>

08000c74 <__aeabi_idiv0>:
 8000c74:	4770      	bx	lr
 8000c76:	bf00      	nop

08000c78 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
ADC_HandleTypeDef hadc2;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000c78:	b580      	push	{r7, lr}
 8000c7a:	b08c      	sub	sp, #48	@ 0x30
 8000c7c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8000c7e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000c82:	2200      	movs	r2, #0
 8000c84:	601a      	str	r2, [r3, #0]
 8000c86:	605a      	str	r2, [r3, #4]
 8000c88:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8000c8a:	1d3b      	adds	r3, r7, #4
 8000c8c:	2220      	movs	r2, #32
 8000c8e:	2100      	movs	r1, #0
 8000c90:	4618      	mov	r0, r3
 8000c92:	f008 f8c1 	bl	8008e18 <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8000c96:	4b32      	ldr	r3, [pc, #200]	@ (8000d60 <MX_ADC1_Init+0xe8>)
 8000c98:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8000c9c:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8000c9e:	4b30      	ldr	r3, [pc, #192]	@ (8000d60 <MX_ADC1_Init+0xe8>)
 8000ca0:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8000ca4:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000ca6:	4b2e      	ldr	r3, [pc, #184]	@ (8000d60 <MX_ADC1_Init+0xe8>)
 8000ca8:	2200      	movs	r2, #0
 8000caa:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000cac:	4b2c      	ldr	r3, [pc, #176]	@ (8000d60 <MX_ADC1_Init+0xe8>)
 8000cae:	2200      	movs	r2, #0
 8000cb0:	60da      	str	r2, [r3, #12]
  hadc1.Init.GainCompensation = 0;
 8000cb2:	4b2b      	ldr	r3, [pc, #172]	@ (8000d60 <MX_ADC1_Init+0xe8>)
 8000cb4:	2200      	movs	r2, #0
 8000cb6:	611a      	str	r2, [r3, #16]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000cb8:	4b29      	ldr	r3, [pc, #164]	@ (8000d60 <MX_ADC1_Init+0xe8>)
 8000cba:	2200      	movs	r2, #0
 8000cbc:	615a      	str	r2, [r3, #20]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000cbe:	4b28      	ldr	r3, [pc, #160]	@ (8000d60 <MX_ADC1_Init+0xe8>)
 8000cc0:	2204      	movs	r2, #4
 8000cc2:	619a      	str	r2, [r3, #24]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000cc4:	4b26      	ldr	r3, [pc, #152]	@ (8000d60 <MX_ADC1_Init+0xe8>)
 8000cc6:	2200      	movs	r2, #0
 8000cc8:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000cca:	4b25      	ldr	r3, [pc, #148]	@ (8000d60 <MX_ADC1_Init+0xe8>)
 8000ccc:	2200      	movs	r2, #0
 8000cce:	775a      	strb	r2, [r3, #29]
  hadc1.Init.NbrOfConversion = 1;
 8000cd0:	4b23      	ldr	r3, [pc, #140]	@ (8000d60 <MX_ADC1_Init+0xe8>)
 8000cd2:	2201      	movs	r2, #1
 8000cd4:	621a      	str	r2, [r3, #32]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000cd6:	4b22      	ldr	r3, [pc, #136]	@ (8000d60 <MX_ADC1_Init+0xe8>)
 8000cd8:	2200      	movs	r2, #0
 8000cda:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000cde:	4b20      	ldr	r3, [pc, #128]	@ (8000d60 <MX_ADC1_Init+0xe8>)
 8000ce0:	2200      	movs	r2, #0
 8000ce2:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000ce4:	4b1e      	ldr	r3, [pc, #120]	@ (8000d60 <MX_ADC1_Init+0xe8>)
 8000ce6:	2200      	movs	r2, #0
 8000ce8:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8000cea:	4b1d      	ldr	r3, [pc, #116]	@ (8000d60 <MX_ADC1_Init+0xe8>)
 8000cec:	2200      	movs	r2, #0
 8000cee:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000cf2:	4b1b      	ldr	r3, [pc, #108]	@ (8000d60 <MX_ADC1_Init+0xe8>)
 8000cf4:	2200      	movs	r2, #0
 8000cf6:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc1.Init.OversamplingMode = DISABLE;
 8000cf8:	4b19      	ldr	r3, [pc, #100]	@ (8000d60 <MX_ADC1_Init+0xe8>)
 8000cfa:	2200      	movs	r2, #0
 8000cfc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000d00:	4817      	ldr	r0, [pc, #92]	@ (8000d60 <MX_ADC1_Init+0xe8>)
 8000d02:	f001 fd67 	bl	80027d4 <HAL_ADC_Init>
 8000d06:	4603      	mov	r3, r0
 8000d08:	2b00      	cmp	r3, #0
 8000d0a:	d001      	beq.n	8000d10 <MX_ADC1_Init+0x98>
  {
    Error_Handler();
 8000d0c:	f000 fb02 	bl	8001314 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8000d10:	2300      	movs	r3, #0
 8000d12:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8000d14:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000d18:	4619      	mov	r1, r3
 8000d1a:	4811      	ldr	r0, [pc, #68]	@ (8000d60 <MX_ADC1_Init+0xe8>)
 8000d1c:	f002 fb7c 	bl	8003418 <HAL_ADCEx_MultiModeConfigChannel>
 8000d20:	4603      	mov	r3, r0
 8000d22:	2b00      	cmp	r3, #0
 8000d24:	d001      	beq.n	8000d2a <MX_ADC1_Init+0xb2>
  {
    Error_Handler();
 8000d26:	f000 faf5 	bl	8001314 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_8;
 8000d2a:	4b0e      	ldr	r3, [pc, #56]	@ (8000d64 <MX_ADC1_Init+0xec>)
 8000d2c:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000d2e:	2306      	movs	r3, #6
 8000d30:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8000d32:	2300      	movs	r3, #0
 8000d34:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000d36:	237f      	movs	r3, #127	@ 0x7f
 8000d38:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000d3a:	2304      	movs	r3, #4
 8000d3c:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8000d3e:	2300      	movs	r3, #0
 8000d40:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000d42:	1d3b      	adds	r3, r7, #4
 8000d44:	4619      	mov	r1, r3
 8000d46:	4806      	ldr	r0, [pc, #24]	@ (8000d60 <MX_ADC1_Init+0xe8>)
 8000d48:	f001 ff00 	bl	8002b4c <HAL_ADC_ConfigChannel>
 8000d4c:	4603      	mov	r3, r0
 8000d4e:	2b00      	cmp	r3, #0
 8000d50:	d001      	beq.n	8000d56 <MX_ADC1_Init+0xde>
  {
    Error_Handler();
 8000d52:	f000 fadf 	bl	8001314 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000d56:	bf00      	nop
 8000d58:	3730      	adds	r7, #48	@ 0x30
 8000d5a:	46bd      	mov	sp, r7
 8000d5c:	bd80      	pop	{r7, pc}
 8000d5e:	bf00      	nop
 8000d60:	20000078 	.word	0x20000078
 8000d64:	21800100 	.word	0x21800100

08000d68 <MX_ADC2_Init>:
/* ADC2 init function */
void MX_ADC2_Init(void)
{
 8000d68:	b580      	push	{r7, lr}
 8000d6a:	b088      	sub	sp, #32
 8000d6c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000d6e:	463b      	mov	r3, r7
 8000d70:	2220      	movs	r2, #32
 8000d72:	2100      	movs	r1, #0
 8000d74:	4618      	mov	r0, r3
 8000d76:	f008 f84f 	bl	8008e18 <memset>

  /* USER CODE END ADC2_Init 1 */

  /** Common config
  */
  hadc2.Instance = ADC2;
 8000d7a:	4b2b      	ldr	r3, [pc, #172]	@ (8000e28 <MX_ADC2_Init+0xc0>)
 8000d7c:	4a2b      	ldr	r2, [pc, #172]	@ (8000e2c <MX_ADC2_Init+0xc4>)
 8000d7e:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8000d80:	4b29      	ldr	r3, [pc, #164]	@ (8000e28 <MX_ADC2_Init+0xc0>)
 8000d82:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8000d86:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 8000d88:	4b27      	ldr	r3, [pc, #156]	@ (8000e28 <MX_ADC2_Init+0xc0>)
 8000d8a:	2200      	movs	r2, #0
 8000d8c:	609a      	str	r2, [r3, #8]
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000d8e:	4b26      	ldr	r3, [pc, #152]	@ (8000e28 <MX_ADC2_Init+0xc0>)
 8000d90:	2200      	movs	r2, #0
 8000d92:	60da      	str	r2, [r3, #12]
  hadc2.Init.GainCompensation = 0;
 8000d94:	4b24      	ldr	r3, [pc, #144]	@ (8000e28 <MX_ADC2_Init+0xc0>)
 8000d96:	2200      	movs	r2, #0
 8000d98:	611a      	str	r2, [r3, #16]
  hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000d9a:	4b23      	ldr	r3, [pc, #140]	@ (8000e28 <MX_ADC2_Init+0xc0>)
 8000d9c:	2200      	movs	r2, #0
 8000d9e:	615a      	str	r2, [r3, #20]
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000da0:	4b21      	ldr	r3, [pc, #132]	@ (8000e28 <MX_ADC2_Init+0xc0>)
 8000da2:	2204      	movs	r2, #4
 8000da4:	619a      	str	r2, [r3, #24]
  hadc2.Init.LowPowerAutoWait = DISABLE;
 8000da6:	4b20      	ldr	r3, [pc, #128]	@ (8000e28 <MX_ADC2_Init+0xc0>)
 8000da8:	2200      	movs	r2, #0
 8000daa:	771a      	strb	r2, [r3, #28]
  hadc2.Init.ContinuousConvMode = DISABLE;
 8000dac:	4b1e      	ldr	r3, [pc, #120]	@ (8000e28 <MX_ADC2_Init+0xc0>)
 8000dae:	2200      	movs	r2, #0
 8000db0:	775a      	strb	r2, [r3, #29]
  hadc2.Init.NbrOfConversion = 1;
 8000db2:	4b1d      	ldr	r3, [pc, #116]	@ (8000e28 <MX_ADC2_Init+0xc0>)
 8000db4:	2201      	movs	r2, #1
 8000db6:	621a      	str	r2, [r3, #32]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 8000db8:	4b1b      	ldr	r3, [pc, #108]	@ (8000e28 <MX_ADC2_Init+0xc0>)
 8000dba:	2200      	movs	r2, #0
 8000dbc:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000dc0:	4b19      	ldr	r3, [pc, #100]	@ (8000e28 <MX_ADC2_Init+0xc0>)
 8000dc2:	2200      	movs	r2, #0
 8000dc4:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000dc6:	4b18      	ldr	r3, [pc, #96]	@ (8000e28 <MX_ADC2_Init+0xc0>)
 8000dc8:	2200      	movs	r2, #0
 8000dca:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc2.Init.DMAContinuousRequests = DISABLE;
 8000dcc:	4b16      	ldr	r3, [pc, #88]	@ (8000e28 <MX_ADC2_Init+0xc0>)
 8000dce:	2200      	movs	r2, #0
 8000dd0:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc2.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000dd4:	4b14      	ldr	r3, [pc, #80]	@ (8000e28 <MX_ADC2_Init+0xc0>)
 8000dd6:	2200      	movs	r2, #0
 8000dd8:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc2.Init.OversamplingMode = DISABLE;
 8000dda:	4b13      	ldr	r3, [pc, #76]	@ (8000e28 <MX_ADC2_Init+0xc0>)
 8000ddc:	2200      	movs	r2, #0
 8000dde:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8000de2:	4811      	ldr	r0, [pc, #68]	@ (8000e28 <MX_ADC2_Init+0xc0>)
 8000de4:	f001 fcf6 	bl	80027d4 <HAL_ADC_Init>
 8000de8:	4603      	mov	r3, r0
 8000dea:	2b00      	cmp	r3, #0
 8000dec:	d001      	beq.n	8000df2 <MX_ADC2_Init+0x8a>
  {
    Error_Handler();
 8000dee:	f000 fa91 	bl	8001314 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_6;
 8000df2:	4b0f      	ldr	r3, [pc, #60]	@ (8000e30 <MX_ADC2_Init+0xc8>)
 8000df4:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000df6:	2306      	movs	r3, #6
 8000df8:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8000dfa:	2300      	movs	r3, #0
 8000dfc:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000dfe:	237f      	movs	r3, #127	@ 0x7f
 8000e00:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000e02:	2304      	movs	r3, #4
 8000e04:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 8000e06:	2300      	movs	r3, #0
 8000e08:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8000e0a:	463b      	mov	r3, r7
 8000e0c:	4619      	mov	r1, r3
 8000e0e:	4806      	ldr	r0, [pc, #24]	@ (8000e28 <MX_ADC2_Init+0xc0>)
 8000e10:	f001 fe9c 	bl	8002b4c <HAL_ADC_ConfigChannel>
 8000e14:	4603      	mov	r3, r0
 8000e16:	2b00      	cmp	r3, #0
 8000e18:	d001      	beq.n	8000e1e <MX_ADC2_Init+0xb6>
  {
    Error_Handler();
 8000e1a:	f000 fa7b 	bl	8001314 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 8000e1e:	bf00      	nop
 8000e20:	3720      	adds	r7, #32
 8000e22:	46bd      	mov	sp, r7
 8000e24:	bd80      	pop	{r7, pc}
 8000e26:	bf00      	nop
 8000e28:	200000e4 	.word	0x200000e4
 8000e2c:	50000100 	.word	0x50000100
 8000e30:	19200040 	.word	0x19200040

08000e34 <HAL_ADC_MspInit>:

static uint32_t HAL_RCC_ADC12_CLK_ENABLED=0;

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8000e34:	b580      	push	{r7, lr}
 8000e36:	b0a4      	sub	sp, #144	@ 0x90
 8000e38:	af00      	add	r7, sp, #0
 8000e3a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e3c:	f107 037c 	add.w	r3, r7, #124	@ 0x7c
 8000e40:	2200      	movs	r2, #0
 8000e42:	601a      	str	r2, [r3, #0]
 8000e44:	605a      	str	r2, [r3, #4]
 8000e46:	609a      	str	r2, [r3, #8]
 8000e48:	60da      	str	r2, [r3, #12]
 8000e4a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000e4c:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000e50:	2254      	movs	r2, #84	@ 0x54
 8000e52:	2100      	movs	r1, #0
 8000e54:	4618      	mov	r0, r3
 8000e56:	f007 ffdf 	bl	8008e18 <memset>
  if(adcHandle->Instance==ADC1)
 8000e5a:	687b      	ldr	r3, [r7, #4]
 8000e5c:	681b      	ldr	r3, [r3, #0]
 8000e5e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8000e62:	d174      	bne.n	8000f4e <HAL_ADC_MspInit+0x11a>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 8000e64:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8000e68:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 8000e6a:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 8000e6e:	66fb      	str	r3, [r7, #108]	@ 0x6c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000e70:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000e74:	4618      	mov	r0, r3
 8000e76:	f003 fd63 	bl	8004940 <HAL_RCCEx_PeriphCLKConfig>
 8000e7a:	4603      	mov	r3, r0
 8000e7c:	2b00      	cmp	r3, #0
 8000e7e:	d001      	beq.n	8000e84 <HAL_ADC_MspInit+0x50>
    {
      Error_Handler();
 8000e80:	f000 fa48 	bl	8001314 <Error_Handler>
    }

    /* ADC1 clock enable */
    HAL_RCC_ADC12_CLK_ENABLED++;
 8000e84:	4b63      	ldr	r3, [pc, #396]	@ (8001014 <HAL_ADC_MspInit+0x1e0>)
 8000e86:	681b      	ldr	r3, [r3, #0]
 8000e88:	3301      	adds	r3, #1
 8000e8a:	4a62      	ldr	r2, [pc, #392]	@ (8001014 <HAL_ADC_MspInit+0x1e0>)
 8000e8c:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 8000e8e:	4b61      	ldr	r3, [pc, #388]	@ (8001014 <HAL_ADC_MspInit+0x1e0>)
 8000e90:	681b      	ldr	r3, [r3, #0]
 8000e92:	2b01      	cmp	r3, #1
 8000e94:	d10b      	bne.n	8000eae <HAL_ADC_MspInit+0x7a>
      __HAL_RCC_ADC12_CLK_ENABLE();
 8000e96:	4b60      	ldr	r3, [pc, #384]	@ (8001018 <HAL_ADC_MspInit+0x1e4>)
 8000e98:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000e9a:	4a5f      	ldr	r2, [pc, #380]	@ (8001018 <HAL_ADC_MspInit+0x1e4>)
 8000e9c:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8000ea0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000ea2:	4b5d      	ldr	r3, [pc, #372]	@ (8001018 <HAL_ADC_MspInit+0x1e4>)
 8000ea4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000ea6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8000eaa:	627b      	str	r3, [r7, #36]	@ 0x24
 8000eac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    }

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000eae:	4b5a      	ldr	r3, [pc, #360]	@ (8001018 <HAL_ADC_MspInit+0x1e4>)
 8000eb0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000eb2:	4a59      	ldr	r2, [pc, #356]	@ (8001018 <HAL_ADC_MspInit+0x1e4>)
 8000eb4:	f043 0304 	orr.w	r3, r3, #4
 8000eb8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000eba:	4b57      	ldr	r3, [pc, #348]	@ (8001018 <HAL_ADC_MspInit+0x1e4>)
 8000ebc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000ebe:	f003 0304 	and.w	r3, r3, #4
 8000ec2:	623b      	str	r3, [r7, #32]
 8000ec4:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ec6:	4b54      	ldr	r3, [pc, #336]	@ (8001018 <HAL_ADC_MspInit+0x1e4>)
 8000ec8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000eca:	4a53      	ldr	r2, [pc, #332]	@ (8001018 <HAL_ADC_MspInit+0x1e4>)
 8000ecc:	f043 0301 	orr.w	r3, r3, #1
 8000ed0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000ed2:	4b51      	ldr	r3, [pc, #324]	@ (8001018 <HAL_ADC_MspInit+0x1e4>)
 8000ed4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000ed6:	f003 0301 	and.w	r3, r3, #1
 8000eda:	61fb      	str	r3, [r7, #28]
 8000edc:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000ede:	4b4e      	ldr	r3, [pc, #312]	@ (8001018 <HAL_ADC_MspInit+0x1e4>)
 8000ee0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000ee2:	4a4d      	ldr	r2, [pc, #308]	@ (8001018 <HAL_ADC_MspInit+0x1e4>)
 8000ee4:	f043 0302 	orr.w	r3, r3, #2
 8000ee8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000eea:	4b4b      	ldr	r3, [pc, #300]	@ (8001018 <HAL_ADC_MspInit+0x1e4>)
 8000eec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000eee:	f003 0302 	and.w	r3, r3, #2
 8000ef2:	61bb      	str	r3, [r7, #24]
 8000ef4:	69bb      	ldr	r3, [r7, #24]
    PC2     ------> ADC1_IN8
    PA1     ------> ADC1_IN2
    PB0     ------> ADC1_IN15
    PB1     ------> ADC1_IN12
    */
    GPIO_InitStruct.Pin = Bus_Imes_Pin;
 8000ef6:	2304      	movs	r3, #4
 8000ef8:	67fb      	str	r3, [r7, #124]	@ 0x7c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000efa:	2303      	movs	r3, #3
 8000efc:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f00:	2300      	movs	r3, #0
 8000f02:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    HAL_GPIO_Init(Bus_Imes_GPIO_Port, &GPIO_InitStruct);
 8000f06:	f107 037c 	add.w	r3, r7, #124	@ 0x7c
 8000f0a:	4619      	mov	r1, r3
 8000f0c:	4843      	ldr	r0, [pc, #268]	@ (800101c <HAL_ADC_MspInit+0x1e8>)
 8000f0e:	f002 fd2b 	bl	8003968 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = U_Imes_Pin;
 8000f12:	2302      	movs	r3, #2
 8000f14:	67fb      	str	r3, [r7, #124]	@ 0x7c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000f16:	2303      	movs	r3, #3
 8000f18:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f1c:	2300      	movs	r3, #0
 8000f1e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    HAL_GPIO_Init(U_Imes_GPIO_Port, &GPIO_InitStruct);
 8000f22:	f107 037c 	add.w	r3, r7, #124	@ 0x7c
 8000f26:	4619      	mov	r1, r3
 8000f28:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000f2c:	f002 fd1c 	bl	8003968 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8000f30:	2303      	movs	r3, #3
 8000f32:	67fb      	str	r3, [r7, #124]	@ 0x7c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000f34:	2303      	movs	r3, #3
 8000f36:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f3a:	2300      	movs	r3, #0
 8000f3c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000f40:	f107 037c 	add.w	r3, r7, #124	@ 0x7c
 8000f44:	4619      	mov	r1, r3
 8000f46:	4836      	ldr	r0, [pc, #216]	@ (8001020 <HAL_ADC_MspInit+0x1ec>)
 8000f48:	f002 fd0e 	bl	8003968 <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }
}
 8000f4c:	e05e      	b.n	800100c <HAL_ADC_MspInit+0x1d8>
  else if(adcHandle->Instance==ADC2)
 8000f4e:	687b      	ldr	r3, [r7, #4]
 8000f50:	681b      	ldr	r3, [r3, #0]
 8000f52:	4a34      	ldr	r2, [pc, #208]	@ (8001024 <HAL_ADC_MspInit+0x1f0>)
 8000f54:	4293      	cmp	r3, r2
 8000f56:	d159      	bne.n	800100c <HAL_ADC_MspInit+0x1d8>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 8000f58:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8000f5c:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 8000f5e:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 8000f62:	66fb      	str	r3, [r7, #108]	@ 0x6c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000f64:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000f68:	4618      	mov	r0, r3
 8000f6a:	f003 fce9 	bl	8004940 <HAL_RCCEx_PeriphCLKConfig>
 8000f6e:	4603      	mov	r3, r0
 8000f70:	2b00      	cmp	r3, #0
 8000f72:	d001      	beq.n	8000f78 <HAL_ADC_MspInit+0x144>
      Error_Handler();
 8000f74:	f000 f9ce 	bl	8001314 <Error_Handler>
    HAL_RCC_ADC12_CLK_ENABLED++;
 8000f78:	4b26      	ldr	r3, [pc, #152]	@ (8001014 <HAL_ADC_MspInit+0x1e0>)
 8000f7a:	681b      	ldr	r3, [r3, #0]
 8000f7c:	3301      	adds	r3, #1
 8000f7e:	4a25      	ldr	r2, [pc, #148]	@ (8001014 <HAL_ADC_MspInit+0x1e0>)
 8000f80:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 8000f82:	4b24      	ldr	r3, [pc, #144]	@ (8001014 <HAL_ADC_MspInit+0x1e0>)
 8000f84:	681b      	ldr	r3, [r3, #0]
 8000f86:	2b01      	cmp	r3, #1
 8000f88:	d10b      	bne.n	8000fa2 <HAL_ADC_MspInit+0x16e>
      __HAL_RCC_ADC12_CLK_ENABLE();
 8000f8a:	4b23      	ldr	r3, [pc, #140]	@ (8001018 <HAL_ADC_MspInit+0x1e4>)
 8000f8c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000f8e:	4a22      	ldr	r2, [pc, #136]	@ (8001018 <HAL_ADC_MspInit+0x1e4>)
 8000f90:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8000f94:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000f96:	4b20      	ldr	r3, [pc, #128]	@ (8001018 <HAL_ADC_MspInit+0x1e4>)
 8000f98:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000f9a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8000f9e:	617b      	str	r3, [r7, #20]
 8000fa0:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000fa2:	4b1d      	ldr	r3, [pc, #116]	@ (8001018 <HAL_ADC_MspInit+0x1e4>)
 8000fa4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000fa6:	4a1c      	ldr	r2, [pc, #112]	@ (8001018 <HAL_ADC_MspInit+0x1e4>)
 8000fa8:	f043 0304 	orr.w	r3, r3, #4
 8000fac:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000fae:	4b1a      	ldr	r3, [pc, #104]	@ (8001018 <HAL_ADC_MspInit+0x1e4>)
 8000fb0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000fb2:	f003 0304 	and.w	r3, r3, #4
 8000fb6:	613b      	str	r3, [r7, #16]
 8000fb8:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000fba:	4b17      	ldr	r3, [pc, #92]	@ (8001018 <HAL_ADC_MspInit+0x1e4>)
 8000fbc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000fbe:	4a16      	ldr	r2, [pc, #88]	@ (8001018 <HAL_ADC_MspInit+0x1e4>)
 8000fc0:	f043 0301 	orr.w	r3, r3, #1
 8000fc4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000fc6:	4b14      	ldr	r3, [pc, #80]	@ (8001018 <HAL_ADC_MspInit+0x1e4>)
 8000fc8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000fca:	f003 0301 	and.w	r3, r3, #1
 8000fce:	60fb      	str	r3, [r7, #12]
 8000fd0:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = U_VPh_Pin|W_VPh_Pin|V_VPh_Pin;
 8000fd2:	230b      	movs	r3, #11
 8000fd4:	67fb      	str	r3, [r7, #124]	@ 0x7c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000fd6:	2303      	movs	r3, #3
 8000fd8:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fdc:	2300      	movs	r3, #0
 8000fde:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000fe2:	f107 037c 	add.w	r3, r7, #124	@ 0x7c
 8000fe6:	4619      	mov	r1, r3
 8000fe8:	480c      	ldr	r0, [pc, #48]	@ (800101c <HAL_ADC_MspInit+0x1e8>)
 8000fea:	f002 fcbd 	bl	8003968 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = Bus_V_Pin;
 8000fee:	2301      	movs	r3, #1
 8000ff0:	67fb      	str	r3, [r7, #124]	@ 0x7c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000ff2:	2303      	movs	r3, #3
 8000ff4:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ff8:	2300      	movs	r3, #0
 8000ffa:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    HAL_GPIO_Init(Bus_V_GPIO_Port, &GPIO_InitStruct);
 8000ffe:	f107 037c 	add.w	r3, r7, #124	@ 0x7c
 8001002:	4619      	mov	r1, r3
 8001004:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001008:	f002 fcae 	bl	8003968 <HAL_GPIO_Init>
}
 800100c:	bf00      	nop
 800100e:	3790      	adds	r7, #144	@ 0x90
 8001010:	46bd      	mov	sp, r7
 8001012:	bd80      	pop	{r7, pc}
 8001014:	20000150 	.word	0x20000150
 8001018:	40021000 	.word	0x40021000
 800101c:	48000800 	.word	0x48000800
 8001020:	48000400 	.word	0x48000400
 8001024:	50000100 	.word	0x50000100

08001028 <init_device>:

#include "user_interface/shell.h"

static char shell_uart2_received_char;

void init_device(void){
 8001028:	b580      	push	{r7, lr}
 800102a:	af00      	add	r7, sp, #0
// Initialisation user interface
	// SHELL
	hshell1.drv.transmit = shell_uart2_transmit;
 800102c:	4b0a      	ldr	r3, [pc, #40]	@ (8001058 <init_device+0x30>)
 800102e:	4a0b      	ldr	r2, [pc, #44]	@ (800105c <init_device+0x34>)
 8001030:	f8c3 2384 	str.w	r2, [r3, #900]	@ 0x384
	hshell1.drv.receive = shell_uart2_receive;
 8001034:	4b08      	ldr	r3, [pc, #32]	@ (8001058 <init_device+0x30>)
 8001036:	4a0a      	ldr	r2, [pc, #40]	@ (8001060 <init_device+0x38>)
 8001038:	f8c3 2388 	str.w	r2, [r3, #904]	@ 0x388
	shell_init(&hshell1);
 800103c:	4806      	ldr	r0, [pc, #24]	@ (8001058 <init_device+0x30>)
 800103e:	f001 f813 	bl	8002068 <shell_init>
	HAL_UART_Receive_IT(&huart2, (uint8_t *)&shell_uart2_received_char, 1);
 8001042:	2201      	movs	r2, #1
 8001044:	4907      	ldr	r1, [pc, #28]	@ (8001064 <init_device+0x3c>)
 8001046:	4808      	ldr	r0, [pc, #32]	@ (8001068 <init_device+0x40>)
 8001048:	f005 fdbc 	bl	8006bc4 <HAL_UART_Receive_IT>

	// LED
	led_init();
 800104c:	f000 fe40 	bl	8001cd0 <led_init>
	// BUTTON
//	button_init();
//
// Initialisation motor control
	// MOTOR
	motor_init();
 8001050:	f000 fde2 	bl	8001c18 <motor_init>
// Initialisation data acquistion
	// ANALOG INPUT
//	input_analog_init();
	// ENCODER INPUT
//	input_encoder_init();
}
 8001054:	bf00      	nop
 8001056:	bd80      	pop	{r7, pc}
 8001058:	20000368 	.word	0x20000368
 800105c:	0800106d 	.word	0x0800106d
 8001060:	08001099 	.word	0x08001099
 8001064:	20000154 	.word	0x20000154
 8001068:	20000240 	.word	0x20000240

0800106c <shell_uart2_transmit>:

uint8_t shell_uart2_transmit(const char *pData, uint16_t size)
{
 800106c:	b580      	push	{r7, lr}
 800106e:	b082      	sub	sp, #8
 8001070:	af00      	add	r7, sp, #0
 8001072:	6078      	str	r0, [r7, #4]
 8001074:	460b      	mov	r3, r1
 8001076:	807b      	strh	r3, [r7, #2]
	HAL_UART_Transmit(&huart2, (uint8_t *)pData, size, HAL_MAX_DELAY);
 8001078:	887a      	ldrh	r2, [r7, #2]
 800107a:	f04f 33ff 	mov.w	r3, #4294967295
 800107e:	6879      	ldr	r1, [r7, #4]
 8001080:	4804      	ldr	r0, [pc, #16]	@ (8001094 <shell_uart2_transmit+0x28>)
 8001082:	f005 fd10 	bl	8006aa6 <HAL_UART_Transmit>
	return size;
 8001086:	887b      	ldrh	r3, [r7, #2]
 8001088:	b2db      	uxtb	r3, r3
}
 800108a:	4618      	mov	r0, r3
 800108c:	3708      	adds	r7, #8
 800108e:	46bd      	mov	sp, r7
 8001090:	bd80      	pop	{r7, pc}
 8001092:	bf00      	nop
 8001094:	20000240 	.word	0x20000240

08001098 <shell_uart2_receive>:

uint8_t shell_uart2_receive(char *pData, uint16_t size)
{
 8001098:	b480      	push	{r7}
 800109a:	b083      	sub	sp, #12
 800109c:	af00      	add	r7, sp, #0
 800109e:	6078      	str	r0, [r7, #4]
 80010a0:	460b      	mov	r3, r1
 80010a2:	807b      	strh	r3, [r7, #2]
	*pData = shell_uart2_received_char;
 80010a4:	4b05      	ldr	r3, [pc, #20]	@ (80010bc <shell_uart2_receive+0x24>)
 80010a6:	781a      	ldrb	r2, [r3, #0]
 80010a8:	687b      	ldr	r3, [r7, #4]
 80010aa:	701a      	strb	r2, [r3, #0]
	return 1;
 80010ac:	2301      	movs	r3, #1
}
 80010ae:	4618      	mov	r0, r3
 80010b0:	370c      	adds	r7, #12
 80010b2:	46bd      	mov	sp, r7
 80010b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010b8:	4770      	bx	lr
 80010ba:	bf00      	nop
 80010bc:	20000154 	.word	0x20000154

080010c0 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 80010c0:	b580      	push	{r7, lr}
 80010c2:	b082      	sub	sp, #8
 80010c4:	af00      	add	r7, sp, #0
 80010c6:	6078      	str	r0, [r7, #4]
	if (huart->Instance == USART2) {
 80010c8:	687b      	ldr	r3, [r7, #4]
 80010ca:	681b      	ldr	r3, [r3, #0]
 80010cc:	4a07      	ldr	r2, [pc, #28]	@ (80010ec <HAL_UART_RxCpltCallback+0x2c>)
 80010ce:	4293      	cmp	r3, r2
 80010d0:	d107      	bne.n	80010e2 <HAL_UART_RxCpltCallback+0x22>
		//		HAL_UART_Transmit(&huart2, (uint8_t *)&shell_uart2_received_char, 1, HAL_MAX_DELAY);
		HAL_UART_Receive_IT(&huart2, (uint8_t *)&shell_uart2_received_char, 1);
 80010d2:	2201      	movs	r2, #1
 80010d4:	4906      	ldr	r1, [pc, #24]	@ (80010f0 <HAL_UART_RxCpltCallback+0x30>)
 80010d6:	4807      	ldr	r0, [pc, #28]	@ (80010f4 <HAL_UART_RxCpltCallback+0x34>)
 80010d8:	f005 fd74 	bl	8006bc4 <HAL_UART_Receive_IT>
		shell_run(&hshell1);
 80010dc:	4806      	ldr	r0, [pc, #24]	@ (80010f8 <HAL_UART_RxCpltCallback+0x38>)
 80010de:	f001 f8bf 	bl	8002260 <shell_run>
	}
}
 80010e2:	bf00      	nop
 80010e4:	3708      	adds	r7, #8
 80010e6:	46bd      	mov	sp, r7
 80010e8:	bd80      	pop	{r7, pc}
 80010ea:	bf00      	nop
 80010ec:	40004400 	.word	0x40004400
 80010f0:	20000154 	.word	0x20000154
 80010f4:	20000240 	.word	0x20000240
 80010f8:	20000368 	.word	0x20000368

080010fc <loop>:

void loop(){
 80010fc:	b480      	push	{r7}
 80010fe:	af00      	add	r7, sp, #0

}
 8001100:	bf00      	nop
 8001102:	46bd      	mov	sp, r7
 8001104:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001108:	4770      	bx	lr
	...

0800110c <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 800110c:	b580      	push	{r7, lr}
 800110e:	b08a      	sub	sp, #40	@ 0x28
 8001110:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001112:	f107 0314 	add.w	r3, r7, #20
 8001116:	2200      	movs	r2, #0
 8001118:	601a      	str	r2, [r3, #0]
 800111a:	605a      	str	r2, [r3, #4]
 800111c:	609a      	str	r2, [r3, #8]
 800111e:	60da      	str	r2, [r3, #12]
 8001120:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001122:	4b3f      	ldr	r3, [pc, #252]	@ (8001220 <MX_GPIO_Init+0x114>)
 8001124:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001126:	4a3e      	ldr	r2, [pc, #248]	@ (8001220 <MX_GPIO_Init+0x114>)
 8001128:	f043 0304 	orr.w	r3, r3, #4
 800112c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800112e:	4b3c      	ldr	r3, [pc, #240]	@ (8001220 <MX_GPIO_Init+0x114>)
 8001130:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001132:	f003 0304 	and.w	r3, r3, #4
 8001136:	613b      	str	r3, [r7, #16]
 8001138:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800113a:	4b39      	ldr	r3, [pc, #228]	@ (8001220 <MX_GPIO_Init+0x114>)
 800113c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800113e:	4a38      	ldr	r2, [pc, #224]	@ (8001220 <MX_GPIO_Init+0x114>)
 8001140:	f043 0320 	orr.w	r3, r3, #32
 8001144:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001146:	4b36      	ldr	r3, [pc, #216]	@ (8001220 <MX_GPIO_Init+0x114>)
 8001148:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800114a:	f003 0320 	and.w	r3, r3, #32
 800114e:	60fb      	str	r3, [r7, #12]
 8001150:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001152:	4b33      	ldr	r3, [pc, #204]	@ (8001220 <MX_GPIO_Init+0x114>)
 8001154:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001156:	4a32      	ldr	r2, [pc, #200]	@ (8001220 <MX_GPIO_Init+0x114>)
 8001158:	f043 0301 	orr.w	r3, r3, #1
 800115c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800115e:	4b30      	ldr	r3, [pc, #192]	@ (8001220 <MX_GPIO_Init+0x114>)
 8001160:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001162:	f003 0301 	and.w	r3, r3, #1
 8001166:	60bb      	str	r3, [r7, #8]
 8001168:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800116a:	4b2d      	ldr	r3, [pc, #180]	@ (8001220 <MX_GPIO_Init+0x114>)
 800116c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800116e:	4a2c      	ldr	r2, [pc, #176]	@ (8001220 <MX_GPIO_Init+0x114>)
 8001170:	f043 0302 	orr.w	r3, r3, #2
 8001174:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001176:	4b2a      	ldr	r3, [pc, #168]	@ (8001220 <MX_GPIO_Init+0x114>)
 8001178:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800117a:	f003 0302 	and.w	r3, r3, #2
 800117e:	607b      	str	r3, [r7, #4]
 8001180:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001182:	4b27      	ldr	r3, [pc, #156]	@ (8001220 <MX_GPIO_Init+0x114>)
 8001184:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001186:	4a26      	ldr	r2, [pc, #152]	@ (8001220 <MX_GPIO_Init+0x114>)
 8001188:	f043 0308 	orr.w	r3, r3, #8
 800118c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800118e:	4b24      	ldr	r3, [pc, #144]	@ (8001220 <MX_GPIO_Init+0x114>)
 8001190:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001192:	f003 0308 	and.w	r3, r3, #8
 8001196:	603b      	str	r3, [r7, #0]
 8001198:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USR_LED_GPIO_Port, USR_LED_Pin, GPIO_PIN_RESET);
 800119a:	2200      	movs	r2, #0
 800119c:	2120      	movs	r1, #32
 800119e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80011a2:	f002 fd63 	bl	8003c6c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(NRST_SafetyUC_GPIO_Port, NRST_SafetyUC_Pin, GPIO_PIN_RESET);
 80011a6:	2200      	movs	r2, #0
 80011a8:	2104      	movs	r1, #4
 80011aa:	481e      	ldr	r0, [pc, #120]	@ (8001224 <MX_GPIO_Init+0x118>)
 80011ac:	f002 fd5e 	bl	8003c6c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : USR_BTN_Pin */
  GPIO_InitStruct.Pin = USR_BTN_Pin;
 80011b0:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80011b4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80011b6:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 80011ba:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011bc:	2300      	movs	r3, #0
 80011be:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(USR_BTN_GPIO_Port, &GPIO_InitStruct);
 80011c0:	f107 0314 	add.w	r3, r7, #20
 80011c4:	4619      	mov	r1, r3
 80011c6:	4818      	ldr	r0, [pc, #96]	@ (8001228 <MX_GPIO_Init+0x11c>)
 80011c8:	f002 fbce 	bl	8003968 <HAL_GPIO_Init>

  /*Configure GPIO pin : USR_LED_Pin */
  GPIO_InitStruct.Pin = USR_LED_Pin;
 80011cc:	2320      	movs	r3, #32
 80011ce:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80011d0:	2301      	movs	r3, #1
 80011d2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011d4:	2300      	movs	r3, #0
 80011d6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011d8:	2300      	movs	r3, #0
 80011da:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(USR_LED_GPIO_Port, &GPIO_InitStruct);
 80011dc:	f107 0314 	add.w	r3, r7, #20
 80011e0:	4619      	mov	r1, r3
 80011e2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80011e6:	f002 fbbf 	bl	8003968 <HAL_GPIO_Init>

  /*Configure GPIO pin : NRST_SafetyUC_Pin */
  GPIO_InitStruct.Pin = NRST_SafetyUC_Pin;
 80011ea:	2304      	movs	r3, #4
 80011ec:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80011ee:	2301      	movs	r3, #1
 80011f0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011f2:	2300      	movs	r3, #0
 80011f4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011f6:	2300      	movs	r3, #0
 80011f8:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(NRST_SafetyUC_GPIO_Port, &GPIO_InitStruct);
 80011fa:	f107 0314 	add.w	r3, r7, #20
 80011fe:	4619      	mov	r1, r3
 8001200:	4808      	ldr	r0, [pc, #32]	@ (8001224 <MX_GPIO_Init+0x118>)
 8001202:	f002 fbb1 	bl	8003968 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8001206:	2200      	movs	r2, #0
 8001208:	2100      	movs	r1, #0
 800120a:	2028      	movs	r0, #40	@ 0x28
 800120c:	f002 fac4 	bl	8003798 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001210:	2028      	movs	r0, #40	@ 0x28
 8001212:	f002 fadb 	bl	80037cc <HAL_NVIC_EnableIRQ>

}
 8001216:	bf00      	nop
 8001218:	3728      	adds	r7, #40	@ 0x28
 800121a:	46bd      	mov	sp, r7
 800121c:	bd80      	pop	{r7, pc}
 800121e:	bf00      	nop
 8001220:	40021000 	.word	0x40021000
 8001224:	48000c00 	.word	0x48000c00
 8001228:	48000800 	.word	0x48000800

0800122c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800122c:	b580      	push	{r7, lr}
 800122e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001230:	f001 f8c3 	bl	80023ba <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001234:	f000 f813 	bl	800125e <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001238:	f7ff ff68 	bl	800110c <MX_GPIO_Init>
  MX_ADC2_Init();
 800123c:	f7ff fd94 	bl	8000d68 <MX_ADC2_Init>
  MX_ADC1_Init();
 8001240:	f7ff fd1a 	bl	8000c78 <MX_ADC1_Init>
  MX_TIM1_Init();
 8001244:	f000 f990 	bl	8001568 <MX_TIM1_Init>
  MX_TIM3_Init();
 8001248:	f000 fa56 	bl	80016f8 <MX_TIM3_Init>
  MX_USART2_UART_Init();
 800124c:	f000 fb8a 	bl	8001964 <MX_USART2_UART_Init>
  MX_USART3_UART_Init();
 8001250:	f000 fbd4 	bl	80019fc <MX_USART3_UART_Init>
  /* USER CODE BEGIN 2 */
	init_device();
 8001254:	f7ff fee8 	bl	8001028 <init_device>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while (1)
	{
		loop();
 8001258:	f7ff ff50 	bl	80010fc <loop>
 800125c:	e7fc      	b.n	8001258 <main+0x2c>

0800125e <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800125e:	b580      	push	{r7, lr}
 8001260:	b094      	sub	sp, #80	@ 0x50
 8001262:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001264:	f107 0318 	add.w	r3, r7, #24
 8001268:	2238      	movs	r2, #56	@ 0x38
 800126a:	2100      	movs	r1, #0
 800126c:	4618      	mov	r0, r3
 800126e:	f007 fdd3 	bl	8008e18 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001272:	1d3b      	adds	r3, r7, #4
 8001274:	2200      	movs	r2, #0
 8001276:	601a      	str	r2, [r3, #0]
 8001278:	605a      	str	r2, [r3, #4]
 800127a:	609a      	str	r2, [r3, #8]
 800127c:	60da      	str	r2, [r3, #12]
 800127e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 8001280:	2000      	movs	r0, #0
 8001282:	f002 fd49 	bl	8003d18 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001286:	2301      	movs	r3, #1
 8001288:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800128a:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800128e:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001290:	2302      	movs	r3, #2
 8001292:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001294:	2303      	movs	r3, #3
 8001296:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV6;
 8001298:	2306      	movs	r3, #6
 800129a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 85;
 800129c:	2355      	movs	r3, #85	@ 0x55
 800129e:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80012a0:	2302      	movs	r3, #2
 80012a2:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80012a4:	2302      	movs	r3, #2
 80012a6:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80012a8:	2302      	movs	r3, #2
 80012aa:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80012ac:	f107 0318 	add.w	r3, r7, #24
 80012b0:	4618      	mov	r0, r3
 80012b2:	f002 fde5 	bl	8003e80 <HAL_RCC_OscConfig>
 80012b6:	4603      	mov	r3, r0
 80012b8:	2b00      	cmp	r3, #0
 80012ba:	d001      	beq.n	80012c0 <SystemClock_Config+0x62>
  {
    Error_Handler();
 80012bc:	f000 f82a 	bl	8001314 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80012c0:	230f      	movs	r3, #15
 80012c2:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80012c4:	2303      	movs	r3, #3
 80012c6:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80012c8:	2300      	movs	r3, #0
 80012ca:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80012cc:	2300      	movs	r3, #0
 80012ce:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80012d0:	2300      	movs	r3, #0
 80012d2:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80012d4:	1d3b      	adds	r3, r7, #4
 80012d6:	2104      	movs	r1, #4
 80012d8:	4618      	mov	r0, r3
 80012da:	f003 f8e3 	bl	80044a4 <HAL_RCC_ClockConfig>
 80012de:	4603      	mov	r3, r0
 80012e0:	2b00      	cmp	r3, #0
 80012e2:	d001      	beq.n	80012e8 <SystemClock_Config+0x8a>
  {
    Error_Handler();
 80012e4:	f000 f816 	bl	8001314 <Error_Handler>
  }
}
 80012e8:	bf00      	nop
 80012ea:	3750      	adds	r7, #80	@ 0x50
 80012ec:	46bd      	mov	sp, r7
 80012ee:	bd80      	pop	{r7, pc}

080012f0 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80012f0:	b580      	push	{r7, lr}
 80012f2:	b082      	sub	sp, #8
 80012f4:	af00      	add	r7, sp, #0
 80012f6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6)
 80012f8:	687b      	ldr	r3, [r7, #4]
 80012fa:	681b      	ldr	r3, [r3, #0]
 80012fc:	4a04      	ldr	r2, [pc, #16]	@ (8001310 <HAL_TIM_PeriodElapsedCallback+0x20>)
 80012fe:	4293      	cmp	r3, r2
 8001300:	d101      	bne.n	8001306 <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 8001302:	f001 f873 	bl	80023ec <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8001306:	bf00      	nop
 8001308:	3708      	adds	r7, #8
 800130a:	46bd      	mov	sp, r7
 800130c:	bd80      	pop	{r7, pc}
 800130e:	bf00      	nop
 8001310:	40001000 	.word	0x40001000

08001314 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001314:	b480      	push	{r7}
 8001316:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001318:	b672      	cpsid	i
}
 800131a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 800131c:	bf00      	nop
 800131e:	e7fd      	b.n	800131c <Error_Handler+0x8>

08001320 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001320:	b580      	push	{r7, lr}
 8001322:	b082      	sub	sp, #8
 8001324:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001326:	4b0f      	ldr	r3, [pc, #60]	@ (8001364 <HAL_MspInit+0x44>)
 8001328:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800132a:	4a0e      	ldr	r2, [pc, #56]	@ (8001364 <HAL_MspInit+0x44>)
 800132c:	f043 0301 	orr.w	r3, r3, #1
 8001330:	6613      	str	r3, [r2, #96]	@ 0x60
 8001332:	4b0c      	ldr	r3, [pc, #48]	@ (8001364 <HAL_MspInit+0x44>)
 8001334:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001336:	f003 0301 	and.w	r3, r3, #1
 800133a:	607b      	str	r3, [r7, #4]
 800133c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800133e:	4b09      	ldr	r3, [pc, #36]	@ (8001364 <HAL_MspInit+0x44>)
 8001340:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001342:	4a08      	ldr	r2, [pc, #32]	@ (8001364 <HAL_MspInit+0x44>)
 8001344:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001348:	6593      	str	r3, [r2, #88]	@ 0x58
 800134a:	4b06      	ldr	r3, [pc, #24]	@ (8001364 <HAL_MspInit+0x44>)
 800134c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800134e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001352:	603b      	str	r3, [r7, #0]
 8001354:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 8001356:	f002 fd83 	bl	8003e60 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800135a:	bf00      	nop
 800135c:	3708      	adds	r7, #8
 800135e:	46bd      	mov	sp, r7
 8001360:	bd80      	pop	{r7, pc}
 8001362:	bf00      	nop
 8001364:	40021000 	.word	0x40021000

08001368 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001368:	b580      	push	{r7, lr}
 800136a:	b08c      	sub	sp, #48	@ 0x30
 800136c:	af00      	add	r7, sp, #0
 800136e:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8001370:	2300      	movs	r3, #0
 8001372:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              uwPrescalerValue = 0;
 8001374:	2300      	movs	r3, #0
 8001376:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8001378:	4b2c      	ldr	r3, [pc, #176]	@ (800142c <HAL_InitTick+0xc4>)
 800137a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800137c:	4a2b      	ldr	r2, [pc, #172]	@ (800142c <HAL_InitTick+0xc4>)
 800137e:	f043 0310 	orr.w	r3, r3, #16
 8001382:	6593      	str	r3, [r2, #88]	@ 0x58
 8001384:	4b29      	ldr	r3, [pc, #164]	@ (800142c <HAL_InitTick+0xc4>)
 8001386:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001388:	f003 0310 	and.w	r3, r3, #16
 800138c:	60bb      	str	r3, [r7, #8]
 800138e:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001390:	f107 020c 	add.w	r2, r7, #12
 8001394:	f107 0310 	add.w	r3, r7, #16
 8001398:	4611      	mov	r1, r2
 800139a:	4618      	mov	r0, r3
 800139c:	f003 fa58 	bl	8004850 <HAL_RCC_GetClockConfig>

  /* Compute TIM6 clock */
  uwTimclock = HAL_RCC_GetPCLK1Freq();
 80013a0:	f003 fa2a 	bl	80047f8 <HAL_RCC_GetPCLK1Freq>
 80013a4:	62b8      	str	r0, [r7, #40]	@ 0x28

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80013a6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80013a8:	4a21      	ldr	r2, [pc, #132]	@ (8001430 <HAL_InitTick+0xc8>)
 80013aa:	fba2 2303 	umull	r2, r3, r2, r3
 80013ae:	0c9b      	lsrs	r3, r3, #18
 80013b0:	3b01      	subs	r3, #1
 80013b2:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 80013b4:	4b1f      	ldr	r3, [pc, #124]	@ (8001434 <HAL_InitTick+0xcc>)
 80013b6:	4a20      	ldr	r2, [pc, #128]	@ (8001438 <HAL_InitTick+0xd0>)
 80013b8:	601a      	str	r2, [r3, #0]
   * Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 80013ba:	4b1e      	ldr	r3, [pc, #120]	@ (8001434 <HAL_InitTick+0xcc>)
 80013bc:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80013c0:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 80013c2:	4a1c      	ldr	r2, [pc, #112]	@ (8001434 <HAL_InitTick+0xcc>)
 80013c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80013c6:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 80013c8:	4b1a      	ldr	r3, [pc, #104]	@ (8001434 <HAL_InitTick+0xcc>)
 80013ca:	2200      	movs	r2, #0
 80013cc:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 80013ce:	4b19      	ldr	r3, [pc, #100]	@ (8001434 <HAL_InitTick+0xcc>)
 80013d0:	2200      	movs	r2, #0
 80013d2:	609a      	str	r2, [r3, #8]

  status = HAL_TIM_Base_Init(&htim6);
 80013d4:	4817      	ldr	r0, [pc, #92]	@ (8001434 <HAL_InitTick+0xcc>)
 80013d6:	f003 fd01 	bl	8004ddc <HAL_TIM_Base_Init>
 80013da:	4603      	mov	r3, r0
 80013dc:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (status == HAL_OK)
 80013e0:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80013e4:	2b00      	cmp	r3, #0
 80013e6:	d11b      	bne.n	8001420 <HAL_InitTick+0xb8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 80013e8:	4812      	ldr	r0, [pc, #72]	@ (8001434 <HAL_InitTick+0xcc>)
 80013ea:	f003 fd4f 	bl	8004e8c <HAL_TIM_Base_Start_IT>
 80013ee:	4603      	mov	r3, r0
 80013f0:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (status == HAL_OK)
 80013f4:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80013f8:	2b00      	cmp	r3, #0
 80013fa:	d111      	bne.n	8001420 <HAL_InitTick+0xb8>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 80013fc:	2036      	movs	r0, #54	@ 0x36
 80013fe:	f002 f9e5 	bl	80037cc <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001402:	687b      	ldr	r3, [r7, #4]
 8001404:	2b0f      	cmp	r3, #15
 8001406:	d808      	bhi.n	800141a <HAL_InitTick+0xb2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 8001408:	2200      	movs	r2, #0
 800140a:	6879      	ldr	r1, [r7, #4]
 800140c:	2036      	movs	r0, #54	@ 0x36
 800140e:	f002 f9c3 	bl	8003798 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001412:	4a0a      	ldr	r2, [pc, #40]	@ (800143c <HAL_InitTick+0xd4>)
 8001414:	687b      	ldr	r3, [r7, #4]
 8001416:	6013      	str	r3, [r2, #0]
 8001418:	e002      	b.n	8001420 <HAL_InitTick+0xb8>
      }
      else
      {
        status = HAL_ERROR;
 800141a:	2301      	movs	r3, #1
 800141c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 8001420:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8001424:	4618      	mov	r0, r3
 8001426:	3730      	adds	r7, #48	@ 0x30
 8001428:	46bd      	mov	sp, r7
 800142a:	bd80      	pop	{r7, pc}
 800142c:	40021000 	.word	0x40021000
 8001430:	431bde83 	.word	0x431bde83
 8001434:	20000158 	.word	0x20000158
 8001438:	40001000 	.word	0x40001000
 800143c:	20000004 	.word	0x20000004

08001440 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001440:	b480      	push	{r7}
 8001442:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001444:	bf00      	nop
 8001446:	e7fd      	b.n	8001444 <NMI_Handler+0x4>

08001448 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001448:	b480      	push	{r7}
 800144a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800144c:	bf00      	nop
 800144e:	e7fd      	b.n	800144c <HardFault_Handler+0x4>

08001450 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001450:	b480      	push	{r7}
 8001452:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001454:	bf00      	nop
 8001456:	e7fd      	b.n	8001454 <MemManage_Handler+0x4>

08001458 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001458:	b480      	push	{r7}
 800145a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800145c:	bf00      	nop
 800145e:	e7fd      	b.n	800145c <BusFault_Handler+0x4>

08001460 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001460:	b480      	push	{r7}
 8001462:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001464:	bf00      	nop
 8001466:	e7fd      	b.n	8001464 <UsageFault_Handler+0x4>

08001468 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001468:	b480      	push	{r7}
 800146a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800146c:	bf00      	nop
 800146e:	46bd      	mov	sp, r7
 8001470:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001474:	4770      	bx	lr

08001476 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001476:	b480      	push	{r7}
 8001478:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800147a:	bf00      	nop
 800147c:	46bd      	mov	sp, r7
 800147e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001482:	4770      	bx	lr

08001484 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001484:	b480      	push	{r7}
 8001486:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001488:	bf00      	nop
 800148a:	46bd      	mov	sp, r7
 800148c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001490:	4770      	bx	lr

08001492 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001492:	b480      	push	{r7}
 8001494:	af00      	add	r7, sp, #0
  /* USER CODE END SysTick_IRQn 0 */

  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001496:	bf00      	nop
 8001498:	46bd      	mov	sp, r7
 800149a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800149e:	4770      	bx	lr

080014a0 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt / USART2 wake-up interrupt through EXTI line 26.
  */
void USART2_IRQHandler(void)
{
 80014a0:	b580      	push	{r7, lr}
 80014a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80014a4:	4802      	ldr	r0, [pc, #8]	@ (80014b0 <USART2_IRQHandler+0x10>)
 80014a6:	f005 fbd9 	bl	8006c5c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80014aa:	bf00      	nop
 80014ac:	bd80      	pop	{r7, pc}
 80014ae:	bf00      	nop
 80014b0:	20000240 	.word	0x20000240

080014b4 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 80014b4:	b580      	push	{r7, lr}
 80014b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(USR_BTN_Pin);
 80014b8:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 80014bc:	f002 fc08 	bl	8003cd0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 80014c0:	bf00      	nop
 80014c2:	bd80      	pop	{r7, pc}

080014c4 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC3 channel underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 80014c4:	b580      	push	{r7, lr}
 80014c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 80014c8:	4802      	ldr	r0, [pc, #8]	@ (80014d4 <TIM6_DAC_IRQHandler+0x10>)
 80014ca:	f003 fecb 	bl	8005264 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 80014ce:	bf00      	nop
 80014d0:	bd80      	pop	{r7, pc}
 80014d2:	bf00      	nop
 80014d4:	20000158 	.word	0x20000158

080014d8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80014d8:	b580      	push	{r7, lr}
 80014da:	b086      	sub	sp, #24
 80014dc:	af00      	add	r7, sp, #0
 80014de:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80014e0:	4a14      	ldr	r2, [pc, #80]	@ (8001534 <_sbrk+0x5c>)
 80014e2:	4b15      	ldr	r3, [pc, #84]	@ (8001538 <_sbrk+0x60>)
 80014e4:	1ad3      	subs	r3, r2, r3
 80014e6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80014e8:	697b      	ldr	r3, [r7, #20]
 80014ea:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80014ec:	4b13      	ldr	r3, [pc, #76]	@ (800153c <_sbrk+0x64>)
 80014ee:	681b      	ldr	r3, [r3, #0]
 80014f0:	2b00      	cmp	r3, #0
 80014f2:	d102      	bne.n	80014fa <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80014f4:	4b11      	ldr	r3, [pc, #68]	@ (800153c <_sbrk+0x64>)
 80014f6:	4a12      	ldr	r2, [pc, #72]	@ (8001540 <_sbrk+0x68>)
 80014f8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80014fa:	4b10      	ldr	r3, [pc, #64]	@ (800153c <_sbrk+0x64>)
 80014fc:	681a      	ldr	r2, [r3, #0]
 80014fe:	687b      	ldr	r3, [r7, #4]
 8001500:	4413      	add	r3, r2
 8001502:	693a      	ldr	r2, [r7, #16]
 8001504:	429a      	cmp	r2, r3
 8001506:	d207      	bcs.n	8001518 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001508:	f007 fc8e 	bl	8008e28 <__errno>
 800150c:	4603      	mov	r3, r0
 800150e:	220c      	movs	r2, #12
 8001510:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001512:	f04f 33ff 	mov.w	r3, #4294967295
 8001516:	e009      	b.n	800152c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001518:	4b08      	ldr	r3, [pc, #32]	@ (800153c <_sbrk+0x64>)
 800151a:	681b      	ldr	r3, [r3, #0]
 800151c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800151e:	4b07      	ldr	r3, [pc, #28]	@ (800153c <_sbrk+0x64>)
 8001520:	681a      	ldr	r2, [r3, #0]
 8001522:	687b      	ldr	r3, [r7, #4]
 8001524:	4413      	add	r3, r2
 8001526:	4a05      	ldr	r2, [pc, #20]	@ (800153c <_sbrk+0x64>)
 8001528:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800152a:	68fb      	ldr	r3, [r7, #12]
}
 800152c:	4618      	mov	r0, r3
 800152e:	3718      	adds	r7, #24
 8001530:	46bd      	mov	sp, r7
 8001532:	bd80      	pop	{r7, pc}
 8001534:	20020000 	.word	0x20020000
 8001538:	00000400 	.word	0x00000400
 800153c:	200001a4 	.word	0x200001a4
 8001540:	20000848 	.word	0x20000848

08001544 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8001544:	b480      	push	{r7}
 8001546:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8001548:	4b06      	ldr	r3, [pc, #24]	@ (8001564 <SystemInit+0x20>)
 800154a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800154e:	4a05      	ldr	r2, [pc, #20]	@ (8001564 <SystemInit+0x20>)
 8001550:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001554:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001558:	bf00      	nop
 800155a:	46bd      	mov	sp, r7
 800155c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001560:	4770      	bx	lr
 8001562:	bf00      	nop
 8001564:	e000ed00 	.word	0xe000ed00

08001568 <MX_TIM1_Init>:
TIM_HandleTypeDef htim1;
TIM_HandleTypeDef htim3;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8001568:	b580      	push	{r7, lr}
 800156a:	b09c      	sub	sp, #112	@ 0x70
 800156c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800156e:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 8001572:	2200      	movs	r2, #0
 8001574:	601a      	str	r2, [r3, #0]
 8001576:	605a      	str	r2, [r3, #4]
 8001578:	609a      	str	r2, [r3, #8]
 800157a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800157c:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001580:	2200      	movs	r2, #0
 8001582:	601a      	str	r2, [r3, #0]
 8001584:	605a      	str	r2, [r3, #4]
 8001586:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001588:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 800158c:	2200      	movs	r2, #0
 800158e:	601a      	str	r2, [r3, #0]
 8001590:	605a      	str	r2, [r3, #4]
 8001592:	609a      	str	r2, [r3, #8]
 8001594:	60da      	str	r2, [r3, #12]
 8001596:	611a      	str	r2, [r3, #16]
 8001598:	615a      	str	r2, [r3, #20]
 800159a:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800159c:	1d3b      	adds	r3, r7, #4
 800159e:	2234      	movs	r2, #52	@ 0x34
 80015a0:	2100      	movs	r1, #0
 80015a2:	4618      	mov	r0, r3
 80015a4:	f007 fc38 	bl	8008e18 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80015a8:	4b51      	ldr	r3, [pc, #324]	@ (80016f0 <MX_TIM1_Init+0x188>)
 80015aa:	4a52      	ldr	r2, [pc, #328]	@ (80016f4 <MX_TIM1_Init+0x18c>)
 80015ac:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 80015ae:	4b50      	ldr	r3, [pc, #320]	@ (80016f0 <MX_TIM1_Init+0x188>)
 80015b0:	2200      	movs	r2, #0
 80015b2:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80015b4:	4b4e      	ldr	r3, [pc, #312]	@ (80016f0 <MX_TIM1_Init+0x188>)
 80015b6:	2200      	movs	r2, #0
 80015b8:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 8499;
 80015ba:	4b4d      	ldr	r3, [pc, #308]	@ (80016f0 <MX_TIM1_Init+0x188>)
 80015bc:	f242 1233 	movw	r2, #8499	@ 0x2133
 80015c0:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80015c2:	4b4b      	ldr	r3, [pc, #300]	@ (80016f0 <MX_TIM1_Init+0x188>)
 80015c4:	2200      	movs	r2, #0
 80015c6:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80015c8:	4b49      	ldr	r3, [pc, #292]	@ (80016f0 <MX_TIM1_Init+0x188>)
 80015ca:	2200      	movs	r2, #0
 80015cc:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80015ce:	4b48      	ldr	r3, [pc, #288]	@ (80016f0 <MX_TIM1_Init+0x188>)
 80015d0:	2200      	movs	r2, #0
 80015d2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80015d4:	4846      	ldr	r0, [pc, #280]	@ (80016f0 <MX_TIM1_Init+0x188>)
 80015d6:	f003 fc01 	bl	8004ddc <HAL_TIM_Base_Init>
 80015da:	4603      	mov	r3, r0
 80015dc:	2b00      	cmp	r3, #0
 80015de:	d001      	beq.n	80015e4 <MX_TIM1_Init+0x7c>
  {
    Error_Handler();
 80015e0:	f7ff fe98 	bl	8001314 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80015e4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80015e8:	663b      	str	r3, [r7, #96]	@ 0x60
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80015ea:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 80015ee:	4619      	mov	r1, r3
 80015f0:	483f      	ldr	r0, [pc, #252]	@ (80016f0 <MX_TIM1_Init+0x188>)
 80015f2:	f004 f89b 	bl	800572c <HAL_TIM_ConfigClockSource>
 80015f6:	4603      	mov	r3, r0
 80015f8:	2b00      	cmp	r3, #0
 80015fa:	d001      	beq.n	8001600 <MX_TIM1_Init+0x98>
  {
    Error_Handler();
 80015fc:	f7ff fe8a 	bl	8001314 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8001600:	483b      	ldr	r0, [pc, #236]	@ (80016f0 <MX_TIM1_Init+0x188>)
 8001602:	f003 fcbb 	bl	8004f7c <HAL_TIM_PWM_Init>
 8001606:	4603      	mov	r3, r0
 8001608:	2b00      	cmp	r3, #0
 800160a:	d001      	beq.n	8001610 <MX_TIM1_Init+0xa8>
  {
    Error_Handler();
 800160c:	f7ff fe82 	bl	8001314 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001610:	2300      	movs	r3, #0
 8001612:	657b      	str	r3, [r7, #84]	@ 0x54
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8001614:	2300      	movs	r3, #0
 8001616:	65bb      	str	r3, [r7, #88]	@ 0x58
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001618:	2300      	movs	r3, #0
 800161a:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800161c:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001620:	4619      	mov	r1, r3
 8001622:	4833      	ldr	r0, [pc, #204]	@ (80016f0 <MX_TIM1_Init+0x188>)
 8001624:	f005 f844 	bl	80066b0 <HAL_TIMEx_MasterConfigSynchronization>
 8001628:	4603      	mov	r3, r0
 800162a:	2b00      	cmp	r3, #0
 800162c:	d001      	beq.n	8001632 <MX_TIM1_Init+0xca>
  {
    Error_Handler();
 800162e:	f7ff fe71 	bl	8001314 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001632:	2360      	movs	r3, #96	@ 0x60
 8001634:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.Pulse = 0;
 8001636:	2300      	movs	r3, #0
 8001638:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800163a:	2300      	movs	r3, #0
 800163c:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800163e:	2300      	movs	r3, #0
 8001640:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001642:	2300      	movs	r3, #0
 8001644:	64bb      	str	r3, [r7, #72]	@ 0x48
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001646:	2300      	movs	r3, #0
 8001648:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800164a:	2300      	movs	r3, #0
 800164c:	653b      	str	r3, [r7, #80]	@ 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800164e:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8001652:	2200      	movs	r2, #0
 8001654:	4619      	mov	r1, r3
 8001656:	4826      	ldr	r0, [pc, #152]	@ (80016f0 <MX_TIM1_Init+0x188>)
 8001658:	f003 ff54 	bl	8005504 <HAL_TIM_PWM_ConfigChannel>
 800165c:	4603      	mov	r3, r0
 800165e:	2b00      	cmp	r3, #0
 8001660:	d001      	beq.n	8001666 <MX_TIM1_Init+0xfe>
  {
    Error_Handler();
 8001662:	f7ff fe57 	bl	8001314 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001666:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 800166a:	2204      	movs	r2, #4
 800166c:	4619      	mov	r1, r3
 800166e:	4820      	ldr	r0, [pc, #128]	@ (80016f0 <MX_TIM1_Init+0x188>)
 8001670:	f003 ff48 	bl	8005504 <HAL_TIM_PWM_ConfigChannel>
 8001674:	4603      	mov	r3, r0
 8001676:	2b00      	cmp	r3, #0
 8001678:	d001      	beq.n	800167e <MX_TIM1_Init+0x116>
  {
    Error_Handler();
 800167a:	f7ff fe4b 	bl	8001314 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 800167e:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8001682:	2208      	movs	r2, #8
 8001684:	4619      	mov	r1, r3
 8001686:	481a      	ldr	r0, [pc, #104]	@ (80016f0 <MX_TIM1_Init+0x188>)
 8001688:	f003 ff3c 	bl	8005504 <HAL_TIM_PWM_ConfigChannel>
 800168c:	4603      	mov	r3, r0
 800168e:	2b00      	cmp	r3, #0
 8001690:	d001      	beq.n	8001696 <MX_TIM1_Init+0x12e>
  {
    Error_Handler();
 8001692:	f7ff fe3f 	bl	8001314 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001696:	2300      	movs	r3, #0
 8001698:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 800169a:	2300      	movs	r3, #0
 800169c:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 800169e:	2300      	movs	r3, #0
 80016a0:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 80016a2:	2300      	movs	r3, #0
 80016a4:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80016a6:	2300      	movs	r3, #0
 80016a8:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80016aa:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80016ae:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 80016b0:	2300      	movs	r3, #0
 80016b2:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 80016b4:	2300      	movs	r3, #0
 80016b6:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 80016b8:	2300      	movs	r3, #0
 80016ba:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 80016bc:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80016c0:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.Break2Filter = 0;
 80016c2:	2300      	movs	r3, #0
 80016c4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 80016c6:	2300      	movs	r3, #0
 80016c8:	633b      	str	r3, [r7, #48]	@ 0x30
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80016ca:	2300      	movs	r3, #0
 80016cc:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80016ce:	1d3b      	adds	r3, r7, #4
 80016d0:	4619      	mov	r1, r3
 80016d2:	4807      	ldr	r0, [pc, #28]	@ (80016f0 <MX_TIM1_Init+0x188>)
 80016d4:	f005 f882 	bl	80067dc <HAL_TIMEx_ConfigBreakDeadTime>
 80016d8:	4603      	mov	r3, r0
 80016da:	2b00      	cmp	r3, #0
 80016dc:	d001      	beq.n	80016e2 <MX_TIM1_Init+0x17a>
  {
    Error_Handler();
 80016de:	f7ff fe19 	bl	8001314 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 80016e2:	4803      	ldr	r0, [pc, #12]	@ (80016f0 <MX_TIM1_Init+0x188>)
 80016e4:	f000 f8d6 	bl	8001894 <HAL_TIM_MspPostInit>

}
 80016e8:	bf00      	nop
 80016ea:	3770      	adds	r7, #112	@ 0x70
 80016ec:	46bd      	mov	sp, r7
 80016ee:	bd80      	pop	{r7, pc}
 80016f0:	200001a8 	.word	0x200001a8
 80016f4:	40012c00 	.word	0x40012c00

080016f8 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 80016f8:	b580      	push	{r7, lr}
 80016fa:	b088      	sub	sp, #32
 80016fc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_HallSensor_InitTypeDef sConfig = {0};
 80016fe:	f107 0310 	add.w	r3, r7, #16
 8001702:	2200      	movs	r2, #0
 8001704:	601a      	str	r2, [r3, #0]
 8001706:	605a      	str	r2, [r3, #4]
 8001708:	609a      	str	r2, [r3, #8]
 800170a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800170c:	1d3b      	adds	r3, r7, #4
 800170e:	2200      	movs	r2, #0
 8001710:	601a      	str	r2, [r3, #0]
 8001712:	605a      	str	r2, [r3, #4]
 8001714:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001716:	4b1c      	ldr	r3, [pc, #112]	@ (8001788 <MX_TIM3_Init+0x90>)
 8001718:	4a1c      	ldr	r2, [pc, #112]	@ (800178c <MX_TIM3_Init+0x94>)
 800171a:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 800171c:	4b1a      	ldr	r3, [pc, #104]	@ (8001788 <MX_TIM3_Init+0x90>)
 800171e:	2200      	movs	r2, #0
 8001720:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001722:	4b19      	ldr	r3, [pc, #100]	@ (8001788 <MX_TIM3_Init+0x90>)
 8001724:	2200      	movs	r2, #0
 8001726:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8001728:	4b17      	ldr	r3, [pc, #92]	@ (8001788 <MX_TIM3_Init+0x90>)
 800172a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800172e:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001730:	4b15      	ldr	r3, [pc, #84]	@ (8001788 <MX_TIM3_Init+0x90>)
 8001732:	2200      	movs	r2, #0
 8001734:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001736:	4b14      	ldr	r3, [pc, #80]	@ (8001788 <MX_TIM3_Init+0x90>)
 8001738:	2200      	movs	r2, #0
 800173a:	619a      	str	r2, [r3, #24]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 800173c:	2300      	movs	r3, #0
 800173e:	613b      	str	r3, [r7, #16]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001740:	2300      	movs	r3, #0
 8001742:	617b      	str	r3, [r7, #20]
  sConfig.IC1Filter = 0;
 8001744:	2300      	movs	r3, #0
 8001746:	61bb      	str	r3, [r7, #24]
  sConfig.Commutation_Delay = 0;
 8001748:	2300      	movs	r3, #0
 800174a:	61fb      	str	r3, [r7, #28]
  if (HAL_TIMEx_HallSensor_Init(&htim3, &sConfig) != HAL_OK)
 800174c:	f107 0310 	add.w	r3, r7, #16
 8001750:	4619      	mov	r1, r3
 8001752:	480d      	ldr	r0, [pc, #52]	@ (8001788 <MX_TIM3_Init+0x90>)
 8001754:	f004 fe3b 	bl	80063ce <HAL_TIMEx_HallSensor_Init>
 8001758:	4603      	mov	r3, r0
 800175a:	2b00      	cmp	r3, #0
 800175c:	d001      	beq.n	8001762 <MX_TIM3_Init+0x6a>
  {
    Error_Handler();
 800175e:	f7ff fdd9 	bl	8001314 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_OC2REF;
 8001762:	2350      	movs	r3, #80	@ 0x50
 8001764:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001766:	2300      	movs	r3, #0
 8001768:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800176a:	1d3b      	adds	r3, r7, #4
 800176c:	4619      	mov	r1, r3
 800176e:	4806      	ldr	r0, [pc, #24]	@ (8001788 <MX_TIM3_Init+0x90>)
 8001770:	f004 ff9e 	bl	80066b0 <HAL_TIMEx_MasterConfigSynchronization>
 8001774:	4603      	mov	r3, r0
 8001776:	2b00      	cmp	r3, #0
 8001778:	d001      	beq.n	800177e <MX_TIM3_Init+0x86>
  {
    Error_Handler();
 800177a:	f7ff fdcb 	bl	8001314 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 800177e:	bf00      	nop
 8001780:	3720      	adds	r7, #32
 8001782:	46bd      	mov	sp, r7
 8001784:	bd80      	pop	{r7, pc}
 8001786:	bf00      	nop
 8001788:	200001f4 	.word	0x200001f4
 800178c:	40000400 	.word	0x40000400

08001790 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001790:	b480      	push	{r7}
 8001792:	b085      	sub	sp, #20
 8001794:	af00      	add	r7, sp, #0
 8001796:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 8001798:	687b      	ldr	r3, [r7, #4]
 800179a:	681b      	ldr	r3, [r3, #0]
 800179c:	4a0a      	ldr	r2, [pc, #40]	@ (80017c8 <HAL_TIM_Base_MspInit+0x38>)
 800179e:	4293      	cmp	r3, r2
 80017a0:	d10b      	bne.n	80017ba <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80017a2:	4b0a      	ldr	r3, [pc, #40]	@ (80017cc <HAL_TIM_Base_MspInit+0x3c>)
 80017a4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80017a6:	4a09      	ldr	r2, [pc, #36]	@ (80017cc <HAL_TIM_Base_MspInit+0x3c>)
 80017a8:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80017ac:	6613      	str	r3, [r2, #96]	@ 0x60
 80017ae:	4b07      	ldr	r3, [pc, #28]	@ (80017cc <HAL_TIM_Base_MspInit+0x3c>)
 80017b0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80017b2:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80017b6:	60fb      	str	r3, [r7, #12]
 80017b8:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 80017ba:	bf00      	nop
 80017bc:	3714      	adds	r7, #20
 80017be:	46bd      	mov	sp, r7
 80017c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017c4:	4770      	bx	lr
 80017c6:	bf00      	nop
 80017c8:	40012c00 	.word	0x40012c00
 80017cc:	40021000 	.word	0x40021000

080017d0 <HAL_TIMEx_HallSensor_MspInit>:

void HAL_TIMEx_HallSensor_MspInit(TIM_HandleTypeDef* timex_hallsensorHandle)
{
 80017d0:	b580      	push	{r7, lr}
 80017d2:	b08a      	sub	sp, #40	@ 0x28
 80017d4:	af00      	add	r7, sp, #0
 80017d6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80017d8:	f107 0314 	add.w	r3, r7, #20
 80017dc:	2200      	movs	r2, #0
 80017de:	601a      	str	r2, [r3, #0]
 80017e0:	605a      	str	r2, [r3, #4]
 80017e2:	609a      	str	r2, [r3, #8]
 80017e4:	60da      	str	r2, [r3, #12]
 80017e6:	611a      	str	r2, [r3, #16]
  if(timex_hallsensorHandle->Instance==TIM3)
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	681b      	ldr	r3, [r3, #0]
 80017ec:	4a26      	ldr	r2, [pc, #152]	@ (8001888 <HAL_TIMEx_HallSensor_MspInit+0xb8>)
 80017ee:	4293      	cmp	r3, r2
 80017f0:	d145      	bne.n	800187e <HAL_TIMEx_HallSensor_MspInit+0xae>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 80017f2:	4b26      	ldr	r3, [pc, #152]	@ (800188c <HAL_TIMEx_HallSensor_MspInit+0xbc>)
 80017f4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80017f6:	4a25      	ldr	r2, [pc, #148]	@ (800188c <HAL_TIMEx_HallSensor_MspInit+0xbc>)
 80017f8:	f043 0302 	orr.w	r3, r3, #2
 80017fc:	6593      	str	r3, [r2, #88]	@ 0x58
 80017fe:	4b23      	ldr	r3, [pc, #140]	@ (800188c <HAL_TIMEx_HallSensor_MspInit+0xbc>)
 8001800:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001802:	f003 0302 	and.w	r3, r3, #2
 8001806:	613b      	str	r3, [r7, #16]
 8001808:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800180a:	4b20      	ldr	r3, [pc, #128]	@ (800188c <HAL_TIMEx_HallSensor_MspInit+0xbc>)
 800180c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800180e:	4a1f      	ldr	r2, [pc, #124]	@ (800188c <HAL_TIMEx_HallSensor_MspInit+0xbc>)
 8001810:	f043 0301 	orr.w	r3, r3, #1
 8001814:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001816:	4b1d      	ldr	r3, [pc, #116]	@ (800188c <HAL_TIMEx_HallSensor_MspInit+0xbc>)
 8001818:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800181a:	f003 0301 	and.w	r3, r3, #1
 800181e:	60fb      	str	r3, [r7, #12]
 8001820:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001822:	4b1a      	ldr	r3, [pc, #104]	@ (800188c <HAL_TIMEx_HallSensor_MspInit+0xbc>)
 8001824:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001826:	4a19      	ldr	r2, [pc, #100]	@ (800188c <HAL_TIMEx_HallSensor_MspInit+0xbc>)
 8001828:	f043 0304 	orr.w	r3, r3, #4
 800182c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800182e:	4b17      	ldr	r3, [pc, #92]	@ (800188c <HAL_TIMEx_HallSensor_MspInit+0xbc>)
 8001830:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001832:	f003 0304 	and.w	r3, r3, #4
 8001836:	60bb      	str	r3, [r7, #8]
 8001838:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PA4     ------> TIM3_CH2
    PA6     ------> TIM3_CH1
    PC8     ------> TIM3_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_6;
 800183a:	2350      	movs	r3, #80	@ 0x50
 800183c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800183e:	2302      	movs	r3, #2
 8001840:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001842:	2300      	movs	r3, #0
 8001844:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001846:	2300      	movs	r3, #0
 8001848:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 800184a:	2302      	movs	r3, #2
 800184c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800184e:	f107 0314 	add.w	r3, r7, #20
 8001852:	4619      	mov	r1, r3
 8001854:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001858:	f002 f886 	bl	8003968 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_8;
 800185c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001860:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001862:	2302      	movs	r3, #2
 8001864:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001866:	2300      	movs	r3, #0
 8001868:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800186a:	2300      	movs	r3, #0
 800186c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 800186e:	2302      	movs	r3, #2
 8001870:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001872:	f107 0314 	add.w	r3, r7, #20
 8001876:	4619      	mov	r1, r3
 8001878:	4805      	ldr	r0, [pc, #20]	@ (8001890 <HAL_TIMEx_HallSensor_MspInit+0xc0>)
 800187a:	f002 f875 	bl	8003968 <HAL_GPIO_Init>

  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 800187e:	bf00      	nop
 8001880:	3728      	adds	r7, #40	@ 0x28
 8001882:	46bd      	mov	sp, r7
 8001884:	bd80      	pop	{r7, pc}
 8001886:	bf00      	nop
 8001888:	40000400 	.word	0x40000400
 800188c:	40021000 	.word	0x40021000
 8001890:	48000800 	.word	0x48000800

08001894 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8001894:	b580      	push	{r7, lr}
 8001896:	b08a      	sub	sp, #40	@ 0x28
 8001898:	af00      	add	r7, sp, #0
 800189a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800189c:	f107 0314 	add.w	r3, r7, #20
 80018a0:	2200      	movs	r2, #0
 80018a2:	601a      	str	r2, [r3, #0]
 80018a4:	605a      	str	r2, [r3, #4]
 80018a6:	609a      	str	r2, [r3, #8]
 80018a8:	60da      	str	r2, [r3, #12]
 80018aa:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM1)
 80018ac:	687b      	ldr	r3, [r7, #4]
 80018ae:	681b      	ldr	r3, [r3, #0]
 80018b0:	4a29      	ldr	r2, [pc, #164]	@ (8001958 <HAL_TIM_MspPostInit+0xc4>)
 80018b2:	4293      	cmp	r3, r2
 80018b4:	d14b      	bne.n	800194e <HAL_TIM_MspPostInit+0xba>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80018b6:	4b29      	ldr	r3, [pc, #164]	@ (800195c <HAL_TIM_MspPostInit+0xc8>)
 80018b8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80018ba:	4a28      	ldr	r2, [pc, #160]	@ (800195c <HAL_TIM_MspPostInit+0xc8>)
 80018bc:	f043 0302 	orr.w	r3, r3, #2
 80018c0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80018c2:	4b26      	ldr	r3, [pc, #152]	@ (800195c <HAL_TIM_MspPostInit+0xc8>)
 80018c4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80018c6:	f003 0302 	and.w	r3, r3, #2
 80018ca:	613b      	str	r3, [r7, #16]
 80018cc:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80018ce:	4b23      	ldr	r3, [pc, #140]	@ (800195c <HAL_TIM_MspPostInit+0xc8>)
 80018d0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80018d2:	4a22      	ldr	r2, [pc, #136]	@ (800195c <HAL_TIM_MspPostInit+0xc8>)
 80018d4:	f043 0301 	orr.w	r3, r3, #1
 80018d8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80018da:	4b20      	ldr	r3, [pc, #128]	@ (800195c <HAL_TIM_MspPostInit+0xc8>)
 80018dc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80018de:	f003 0301 	and.w	r3, r3, #1
 80018e2:	60fb      	str	r3, [r7, #12]
 80018e4:	68fb      	ldr	r3, [r7, #12]
    PB15     ------> TIM1_CH3N
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    PA10     ------> TIM1_CH3
    */
    GPIO_InitStruct.Pin = U_PWM_L_Pin|V_PWM_L_Pin;
 80018e6:	f44f 43c0 	mov.w	r3, #24576	@ 0x6000
 80018ea:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80018ec:	2302      	movs	r3, #2
 80018ee:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018f0:	2300      	movs	r3, #0
 80018f2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018f4:	2300      	movs	r3, #0
 80018f6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 80018f8:	2306      	movs	r3, #6
 80018fa:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80018fc:	f107 0314 	add.w	r3, r7, #20
 8001900:	4619      	mov	r1, r3
 8001902:	4817      	ldr	r0, [pc, #92]	@ (8001960 <HAL_TIM_MspPostInit+0xcc>)
 8001904:	f002 f830 	bl	8003968 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = W_PWM_L_Pin;
 8001908:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800190c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800190e:	2302      	movs	r3, #2
 8001910:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001912:	2300      	movs	r3, #0
 8001914:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001916:	2300      	movs	r3, #0
 8001918:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_TIM1;
 800191a:	2304      	movs	r3, #4
 800191c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(W_PWM_L_GPIO_Port, &GPIO_InitStruct);
 800191e:	f107 0314 	add.w	r3, r7, #20
 8001922:	4619      	mov	r1, r3
 8001924:	480e      	ldr	r0, [pc, #56]	@ (8001960 <HAL_TIM_MspPostInit+0xcc>)
 8001926:	f002 f81f 	bl	8003968 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = U_PWM_H_Pin|V_PWM_H_Pin|W_PWM_H_Pin;
 800192a:	f44f 63e0 	mov.w	r3, #1792	@ 0x700
 800192e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001930:	2302      	movs	r3, #2
 8001932:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001934:	2300      	movs	r3, #0
 8001936:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001938:	2300      	movs	r3, #0
 800193a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 800193c:	2306      	movs	r3, #6
 800193e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001940:	f107 0314 	add.w	r3, r7, #20
 8001944:	4619      	mov	r1, r3
 8001946:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800194a:	f002 f80d 	bl	8003968 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 800194e:	bf00      	nop
 8001950:	3728      	adds	r7, #40	@ 0x28
 8001952:	46bd      	mov	sp, r7
 8001954:	bd80      	pop	{r7, pc}
 8001956:	bf00      	nop
 8001958:	40012c00 	.word	0x40012c00
 800195c:	40021000 	.word	0x40021000
 8001960:	48000400 	.word	0x48000400

08001964 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart3;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8001964:	b580      	push	{r7, lr}
 8001966:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001968:	4b22      	ldr	r3, [pc, #136]	@ (80019f4 <MX_USART2_UART_Init+0x90>)
 800196a:	4a23      	ldr	r2, [pc, #140]	@ (80019f8 <MX_USART2_UART_Init+0x94>)
 800196c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800196e:	4b21      	ldr	r3, [pc, #132]	@ (80019f4 <MX_USART2_UART_Init+0x90>)
 8001970:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001974:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001976:	4b1f      	ldr	r3, [pc, #124]	@ (80019f4 <MX_USART2_UART_Init+0x90>)
 8001978:	2200      	movs	r2, #0
 800197a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800197c:	4b1d      	ldr	r3, [pc, #116]	@ (80019f4 <MX_USART2_UART_Init+0x90>)
 800197e:	2200      	movs	r2, #0
 8001980:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001982:	4b1c      	ldr	r3, [pc, #112]	@ (80019f4 <MX_USART2_UART_Init+0x90>)
 8001984:	2200      	movs	r2, #0
 8001986:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001988:	4b1a      	ldr	r3, [pc, #104]	@ (80019f4 <MX_USART2_UART_Init+0x90>)
 800198a:	220c      	movs	r2, #12
 800198c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800198e:	4b19      	ldr	r3, [pc, #100]	@ (80019f4 <MX_USART2_UART_Init+0x90>)
 8001990:	2200      	movs	r2, #0
 8001992:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001994:	4b17      	ldr	r3, [pc, #92]	@ (80019f4 <MX_USART2_UART_Init+0x90>)
 8001996:	2200      	movs	r2, #0
 8001998:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800199a:	4b16      	ldr	r3, [pc, #88]	@ (80019f4 <MX_USART2_UART_Init+0x90>)
 800199c:	2200      	movs	r2, #0
 800199e:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80019a0:	4b14      	ldr	r3, [pc, #80]	@ (80019f4 <MX_USART2_UART_Init+0x90>)
 80019a2:	2200      	movs	r2, #0
 80019a4:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80019a6:	4b13      	ldr	r3, [pc, #76]	@ (80019f4 <MX_USART2_UART_Init+0x90>)
 80019a8:	2200      	movs	r2, #0
 80019aa:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80019ac:	4811      	ldr	r0, [pc, #68]	@ (80019f4 <MX_USART2_UART_Init+0x90>)
 80019ae:	f005 f82a 	bl	8006a06 <HAL_UART_Init>
 80019b2:	4603      	mov	r3, r0
 80019b4:	2b00      	cmp	r3, #0
 80019b6:	d001      	beq.n	80019bc <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 80019b8:	f7ff fcac 	bl	8001314 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80019bc:	2100      	movs	r1, #0
 80019be:	480d      	ldr	r0, [pc, #52]	@ (80019f4 <MX_USART2_UART_Init+0x90>)
 80019c0:	f007 f8a1 	bl	8008b06 <HAL_UARTEx_SetTxFifoThreshold>
 80019c4:	4603      	mov	r3, r0
 80019c6:	2b00      	cmp	r3, #0
 80019c8:	d001      	beq.n	80019ce <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 80019ca:	f7ff fca3 	bl	8001314 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80019ce:	2100      	movs	r1, #0
 80019d0:	4808      	ldr	r0, [pc, #32]	@ (80019f4 <MX_USART2_UART_Init+0x90>)
 80019d2:	f007 f8d6 	bl	8008b82 <HAL_UARTEx_SetRxFifoThreshold>
 80019d6:	4603      	mov	r3, r0
 80019d8:	2b00      	cmp	r3, #0
 80019da:	d001      	beq.n	80019e0 <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 80019dc:	f7ff fc9a 	bl	8001314 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 80019e0:	4804      	ldr	r0, [pc, #16]	@ (80019f4 <MX_USART2_UART_Init+0x90>)
 80019e2:	f007 f857 	bl	8008a94 <HAL_UARTEx_DisableFifoMode>
 80019e6:	4603      	mov	r3, r0
 80019e8:	2b00      	cmp	r3, #0
 80019ea:	d001      	beq.n	80019f0 <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 80019ec:	f7ff fc92 	bl	8001314 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80019f0:	bf00      	nop
 80019f2:	bd80      	pop	{r7, pc}
 80019f4:	20000240 	.word	0x20000240
 80019f8:	40004400 	.word	0x40004400

080019fc <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 80019fc:	b580      	push	{r7, lr}
 80019fe:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8001a00:	4b22      	ldr	r3, [pc, #136]	@ (8001a8c <MX_USART3_UART_Init+0x90>)
 8001a02:	4a23      	ldr	r2, [pc, #140]	@ (8001a90 <MX_USART3_UART_Init+0x94>)
 8001a04:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8001a06:	4b21      	ldr	r3, [pc, #132]	@ (8001a8c <MX_USART3_UART_Init+0x90>)
 8001a08:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001a0c:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8001a0e:	4b1f      	ldr	r3, [pc, #124]	@ (8001a8c <MX_USART3_UART_Init+0x90>)
 8001a10:	2200      	movs	r2, #0
 8001a12:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001a14:	4b1d      	ldr	r3, [pc, #116]	@ (8001a8c <MX_USART3_UART_Init+0x90>)
 8001a16:	2200      	movs	r2, #0
 8001a18:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8001a1a:	4b1c      	ldr	r3, [pc, #112]	@ (8001a8c <MX_USART3_UART_Init+0x90>)
 8001a1c:	2200      	movs	r2, #0
 8001a1e:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001a20:	4b1a      	ldr	r3, [pc, #104]	@ (8001a8c <MX_USART3_UART_Init+0x90>)
 8001a22:	220c      	movs	r2, #12
 8001a24:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001a26:	4b19      	ldr	r3, [pc, #100]	@ (8001a8c <MX_USART3_UART_Init+0x90>)
 8001a28:	2200      	movs	r2, #0
 8001a2a:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001a2c:	4b17      	ldr	r3, [pc, #92]	@ (8001a8c <MX_USART3_UART_Init+0x90>)
 8001a2e:	2200      	movs	r2, #0
 8001a30:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001a32:	4b16      	ldr	r3, [pc, #88]	@ (8001a8c <MX_USART3_UART_Init+0x90>)
 8001a34:	2200      	movs	r2, #0
 8001a36:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001a38:	4b14      	ldr	r3, [pc, #80]	@ (8001a8c <MX_USART3_UART_Init+0x90>)
 8001a3a:	2200      	movs	r2, #0
 8001a3c:	625a      	str	r2, [r3, #36]	@ 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001a3e:	4b13      	ldr	r3, [pc, #76]	@ (8001a8c <MX_USART3_UART_Init+0x90>)
 8001a40:	2200      	movs	r2, #0
 8001a42:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8001a44:	4811      	ldr	r0, [pc, #68]	@ (8001a8c <MX_USART3_UART_Init+0x90>)
 8001a46:	f004 ffde 	bl	8006a06 <HAL_UART_Init>
 8001a4a:	4603      	mov	r3, r0
 8001a4c:	2b00      	cmp	r3, #0
 8001a4e:	d001      	beq.n	8001a54 <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 8001a50:	f7ff fc60 	bl	8001314 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001a54:	2100      	movs	r1, #0
 8001a56:	480d      	ldr	r0, [pc, #52]	@ (8001a8c <MX_USART3_UART_Init+0x90>)
 8001a58:	f007 f855 	bl	8008b06 <HAL_UARTEx_SetTxFifoThreshold>
 8001a5c:	4603      	mov	r3, r0
 8001a5e:	2b00      	cmp	r3, #0
 8001a60:	d001      	beq.n	8001a66 <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 8001a62:	f7ff fc57 	bl	8001314 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001a66:	2100      	movs	r1, #0
 8001a68:	4808      	ldr	r0, [pc, #32]	@ (8001a8c <MX_USART3_UART_Init+0x90>)
 8001a6a:	f007 f88a 	bl	8008b82 <HAL_UARTEx_SetRxFifoThreshold>
 8001a6e:	4603      	mov	r3, r0
 8001a70:	2b00      	cmp	r3, #0
 8001a72:	d001      	beq.n	8001a78 <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 8001a74:	f7ff fc4e 	bl	8001314 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 8001a78:	4804      	ldr	r0, [pc, #16]	@ (8001a8c <MX_USART3_UART_Init+0x90>)
 8001a7a:	f007 f80b 	bl	8008a94 <HAL_UARTEx_DisableFifoMode>
 8001a7e:	4603      	mov	r3, r0
 8001a80:	2b00      	cmp	r3, #0
 8001a82:	d001      	beq.n	8001a88 <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 8001a84:	f7ff fc46 	bl	8001314 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8001a88:	bf00      	nop
 8001a8a:	bd80      	pop	{r7, pc}
 8001a8c:	200002d4 	.word	0x200002d4
 8001a90:	40004800 	.word	0x40004800

08001a94 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001a94:	b580      	push	{r7, lr}
 8001a96:	b0a0      	sub	sp, #128	@ 0x80
 8001a98:	af00      	add	r7, sp, #0
 8001a9a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a9c:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8001aa0:	2200      	movs	r2, #0
 8001aa2:	601a      	str	r2, [r3, #0]
 8001aa4:	605a      	str	r2, [r3, #4]
 8001aa6:	609a      	str	r2, [r3, #8]
 8001aa8:	60da      	str	r2, [r3, #12]
 8001aaa:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001aac:	f107 0318 	add.w	r3, r7, #24
 8001ab0:	2254      	movs	r2, #84	@ 0x54
 8001ab2:	2100      	movs	r1, #0
 8001ab4:	4618      	mov	r0, r3
 8001ab6:	f007 f9af 	bl	8008e18 <memset>
  if(uartHandle->Instance==USART2)
 8001aba:	687b      	ldr	r3, [r7, #4]
 8001abc:	681b      	ldr	r3, [r3, #0]
 8001abe:	4a41      	ldr	r2, [pc, #260]	@ (8001bc4 <HAL_UART_MspInit+0x130>)
 8001ac0:	4293      	cmp	r3, r2
 8001ac2:	d13f      	bne.n	8001b44 <HAL_UART_MspInit+0xb0>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8001ac4:	2302      	movs	r3, #2
 8001ac6:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8001ac8:	2300      	movs	r3, #0
 8001aca:	623b      	str	r3, [r7, #32]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001acc:	f107 0318 	add.w	r3, r7, #24
 8001ad0:	4618      	mov	r0, r3
 8001ad2:	f002 ff35 	bl	8004940 <HAL_RCCEx_PeriphCLKConfig>
 8001ad6:	4603      	mov	r3, r0
 8001ad8:	2b00      	cmp	r3, #0
 8001ada:	d001      	beq.n	8001ae0 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001adc:	f7ff fc1a 	bl	8001314 <Error_Handler>
    }

    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001ae0:	4b39      	ldr	r3, [pc, #228]	@ (8001bc8 <HAL_UART_MspInit+0x134>)
 8001ae2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001ae4:	4a38      	ldr	r2, [pc, #224]	@ (8001bc8 <HAL_UART_MspInit+0x134>)
 8001ae6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001aea:	6593      	str	r3, [r2, #88]	@ 0x58
 8001aec:	4b36      	ldr	r3, [pc, #216]	@ (8001bc8 <HAL_UART_MspInit+0x134>)
 8001aee:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001af0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001af4:	617b      	str	r3, [r7, #20]
 8001af6:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001af8:	4b33      	ldr	r3, [pc, #204]	@ (8001bc8 <HAL_UART_MspInit+0x134>)
 8001afa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001afc:	4a32      	ldr	r2, [pc, #200]	@ (8001bc8 <HAL_UART_MspInit+0x134>)
 8001afe:	f043 0301 	orr.w	r3, r3, #1
 8001b02:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001b04:	4b30      	ldr	r3, [pc, #192]	@ (8001bc8 <HAL_UART_MspInit+0x134>)
 8001b06:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001b08:	f003 0301 	and.w	r3, r3, #1
 8001b0c:	613b      	str	r3, [r7, #16]
 8001b0e:	693b      	ldr	r3, [r7, #16]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8001b10:	230c      	movs	r3, #12
 8001b12:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b14:	2302      	movs	r3, #2
 8001b16:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b18:	2300      	movs	r3, #0
 8001b1a:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b1c:	2300      	movs	r3, #0
 8001b1e:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001b20:	2307      	movs	r3, #7
 8001b22:	67fb      	str	r3, [r7, #124]	@ 0x7c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b24:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8001b28:	4619      	mov	r1, r3
 8001b2a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001b2e:	f001 ff1b 	bl	8003968 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8001b32:	2200      	movs	r2, #0
 8001b34:	2100      	movs	r1, #0
 8001b36:	2026      	movs	r0, #38	@ 0x26
 8001b38:	f001 fe2e 	bl	8003798 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8001b3c:	2026      	movs	r0, #38	@ 0x26
 8001b3e:	f001 fe45 	bl	80037cc <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 8001b42:	e03b      	b.n	8001bbc <HAL_UART_MspInit+0x128>
  else if(uartHandle->Instance==USART3)
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	681b      	ldr	r3, [r3, #0]
 8001b48:	4a20      	ldr	r2, [pc, #128]	@ (8001bcc <HAL_UART_MspInit+0x138>)
 8001b4a:	4293      	cmp	r3, r2
 8001b4c:	d136      	bne.n	8001bbc <HAL_UART_MspInit+0x128>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8001b4e:	2304      	movs	r3, #4
 8001b50:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8001b52:	2300      	movs	r3, #0
 8001b54:	627b      	str	r3, [r7, #36]	@ 0x24
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001b56:	f107 0318 	add.w	r3, r7, #24
 8001b5a:	4618      	mov	r0, r3
 8001b5c:	f002 fef0 	bl	8004940 <HAL_RCCEx_PeriphCLKConfig>
 8001b60:	4603      	mov	r3, r0
 8001b62:	2b00      	cmp	r3, #0
 8001b64:	d001      	beq.n	8001b6a <HAL_UART_MspInit+0xd6>
      Error_Handler();
 8001b66:	f7ff fbd5 	bl	8001314 <Error_Handler>
    __HAL_RCC_USART3_CLK_ENABLE();
 8001b6a:	4b17      	ldr	r3, [pc, #92]	@ (8001bc8 <HAL_UART_MspInit+0x134>)
 8001b6c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001b6e:	4a16      	ldr	r2, [pc, #88]	@ (8001bc8 <HAL_UART_MspInit+0x134>)
 8001b70:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001b74:	6593      	str	r3, [r2, #88]	@ 0x58
 8001b76:	4b14      	ldr	r3, [pc, #80]	@ (8001bc8 <HAL_UART_MspInit+0x134>)
 8001b78:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001b7a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001b7e:	60fb      	str	r3, [r7, #12]
 8001b80:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001b82:	4b11      	ldr	r3, [pc, #68]	@ (8001bc8 <HAL_UART_MspInit+0x134>)
 8001b84:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001b86:	4a10      	ldr	r2, [pc, #64]	@ (8001bc8 <HAL_UART_MspInit+0x134>)
 8001b88:	f043 0304 	orr.w	r3, r3, #4
 8001b8c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001b8e:	4b0e      	ldr	r3, [pc, #56]	@ (8001bc8 <HAL_UART_MspInit+0x134>)
 8001b90:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001b92:	f003 0304 	and.w	r3, r3, #4
 8001b96:	60bb      	str	r3, [r7, #8]
 8001b98:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8001b9a:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8001b9e:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ba0:	2302      	movs	r3, #2
 8001ba2:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ba4:	2300      	movs	r3, #0
 8001ba6:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ba8:	2300      	movs	r3, #0
 8001baa:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001bac:	2307      	movs	r3, #7
 8001bae:	67fb      	str	r3, [r7, #124]	@ 0x7c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001bb0:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8001bb4:	4619      	mov	r1, r3
 8001bb6:	4806      	ldr	r0, [pc, #24]	@ (8001bd0 <HAL_UART_MspInit+0x13c>)
 8001bb8:	f001 fed6 	bl	8003968 <HAL_GPIO_Init>
}
 8001bbc:	bf00      	nop
 8001bbe:	3780      	adds	r7, #128	@ 0x80
 8001bc0:	46bd      	mov	sp, r7
 8001bc2:	bd80      	pop	{r7, pc}
 8001bc4:	40004400 	.word	0x40004400
 8001bc8:	40021000 	.word	0x40021000
 8001bcc:	40004800 	.word	0x40004800
 8001bd0:	48000800 	.word	0x48000800

08001bd4 <motor_set_duty_cycle>:
//#define CCR                 ARR * DUTY_CYCLE_TEST // = 5100 pour 60%
#define MAX_SPEED			1000



void motor_set_duty_cycle(float duty_cycle) {
 8001bd4:	b480      	push	{r7}
 8001bd6:	b085      	sub	sp, #20
 8001bd8:	af00      	add	r7, sp, #0
 8001bda:	ed87 0a01 	vstr	s0, [r7, #4]
	int ccr = ARR * duty_cycle;
 8001bde:	edd7 7a01 	vldr	s15, [r7, #4]
 8001be2:	ed9f 7a0b 	vldr	s14, [pc, #44]	@ 8001c10 <motor_set_duty_cycle+0x3c>
 8001be6:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001bea:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001bee:	ee17 3a90 	vmov	r3, s15
 8001bf2:	60fb      	str	r3, [r7, #12]
	__HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_1, ccr);
 8001bf4:	4b07      	ldr	r3, [pc, #28]	@ (8001c14 <motor_set_duty_cycle+0x40>)
 8001bf6:	681b      	ldr	r3, [r3, #0]
 8001bf8:	68fa      	ldr	r2, [r7, #12]
 8001bfa:	635a      	str	r2, [r3, #52]	@ 0x34
	__HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_2, ccr);
 8001bfc:	4b05      	ldr	r3, [pc, #20]	@ (8001c14 <motor_set_duty_cycle+0x40>)
 8001bfe:	681b      	ldr	r3, [r3, #0]
 8001c00:	68fa      	ldr	r2, [r7, #12]
 8001c02:	639a      	str	r2, [r3, #56]	@ 0x38
}
 8001c04:	bf00      	nop
 8001c06:	3714      	adds	r7, #20
 8001c08:	46bd      	mov	sp, r7
 8001c0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c0e:	4770      	bx	lr
 8001c10:	4604d000 	.word	0x4604d000
 8001c14:	200001a8 	.word	0x200001a8

08001c18 <motor_init>:

void motor_init(void) {
 8001c18:	b580      	push	{r7, lr}
 8001c1a:	af00      	add	r7, sp, #0
	HAL_TIM_PWM_Init(&htim1);
 8001c1c:	480e      	ldr	r0, [pc, #56]	@ (8001c58 <motor_init+0x40>)
 8001c1e:	f003 f9ad 	bl	8004f7c <HAL_TIM_PWM_Init>
	HAL_TIMEx_ConfigDeadTime(&htim1, DEAD_TIME_NS);
 8001c22:	2127      	movs	r1, #39	@ 0x27
 8001c24:	480c      	ldr	r0, [pc, #48]	@ (8001c58 <motor_init+0x40>)
 8001c26:	f004 fe6d 	bl	8006904 <HAL_TIMEx_ConfigDeadTime>
	HAL_TIM_PWM_Start(&htim1,TIM_CHANNEL_1);
 8001c2a:	2100      	movs	r1, #0
 8001c2c:	480a      	ldr	r0, [pc, #40]	@ (8001c58 <motor_init+0x40>)
 8001c2e:	f003 fa07 	bl	8005040 <HAL_TIM_PWM_Start>
	HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_1);
 8001c32:	2100      	movs	r1, #0
 8001c34:	4808      	ldr	r0, [pc, #32]	@ (8001c58 <motor_init+0x40>)
 8001c36:	f004 fc79 	bl	800652c <HAL_TIMEx_PWMN_Start>
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 8001c3a:	2104      	movs	r1, #4
 8001c3c:	4806      	ldr	r0, [pc, #24]	@ (8001c58 <motor_init+0x40>)
 8001c3e:	f003 f9ff 	bl	8005040 <HAL_TIM_PWM_Start>
	HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_2);
 8001c42:	2104      	movs	r1, #4
 8001c44:	4804      	ldr	r0, [pc, #16]	@ (8001c58 <motor_init+0x40>)
 8001c46:	f004 fc71 	bl	800652c <HAL_TIMEx_PWMN_Start>
	motor_set_duty_cycle(DUTY_CYCLE_INITIAL);
 8001c4a:	ed9f 0a04 	vldr	s0, [pc, #16]	@ 8001c5c <motor_init+0x44>
 8001c4e:	f7ff ffc1 	bl	8001bd4 <motor_set_duty_cycle>
}
 8001c52:	bf00      	nop
 8001c54:	bd80      	pop	{r7, pc}
 8001c56:	bf00      	nop
 8001c58:	200001a8 	.word	0x200001a8
 8001c5c:	3f19999a 	.word	0x3f19999a

08001c60 <set_speed>:

void set_speed(int speed) {
 8001c60:	b580      	push	{r7, lr}
 8001c62:	b084      	sub	sp, #16
 8001c64:	af00      	add	r7, sp, #0
 8001c66:	6078      	str	r0, [r7, #4]
	if (speed > MAX_SPEED) {
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8001c6e:	dd02      	ble.n	8001c76 <set_speed+0x16>
		speed = MAX_SPEED;
 8001c70:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001c74:	607b      	str	r3, [r7, #4]
	}
	float duty_cycle = speed / MAX_SPEED * DUTY_CYCLE_STOP + DUTY_CYCLE_STOP;
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	4a13      	ldr	r2, [pc, #76]	@ (8001cc8 <set_speed+0x68>)
 8001c7a:	fb82 1203 	smull	r1, r2, r2, r3
 8001c7e:	1192      	asrs	r2, r2, #6
 8001c80:	17db      	asrs	r3, r3, #31
 8001c82:	1ad3      	subs	r3, r2, r3
 8001c84:	4618      	mov	r0, r3
 8001c86:	f7fe fda7 	bl	80007d8 <__aeabi_i2d>
 8001c8a:	f04f 0200 	mov.w	r2, #0
 8001c8e:	4b0f      	ldr	r3, [pc, #60]	@ (8001ccc <set_speed+0x6c>)
 8001c90:	f7fe fb26 	bl	80002e0 <__aeabi_dmul>
 8001c94:	4602      	mov	r2, r0
 8001c96:	460b      	mov	r3, r1
 8001c98:	4610      	mov	r0, r2
 8001c9a:	4619      	mov	r1, r3
 8001c9c:	f04f 0200 	mov.w	r2, #0
 8001ca0:	4b0a      	ldr	r3, [pc, #40]	@ (8001ccc <set_speed+0x6c>)
 8001ca2:	f7fe fc4d 	bl	8000540 <__adddf3>
 8001ca6:	4602      	mov	r2, r0
 8001ca8:	460b      	mov	r3, r1
 8001caa:	4610      	mov	r0, r2
 8001cac:	4619      	mov	r1, r3
 8001cae:	f7fe fdfd 	bl	80008ac <__aeabi_d2f>
 8001cb2:	4603      	mov	r3, r0
 8001cb4:	60fb      	str	r3, [r7, #12]
	motor_set_duty_cycle(duty_cycle);
 8001cb6:	ed97 0a03 	vldr	s0, [r7, #12]
 8001cba:	f7ff ff8b 	bl	8001bd4 <motor_set_duty_cycle>
}
 8001cbe:	bf00      	nop
 8001cc0:	3710      	adds	r7, #16
 8001cc2:	46bd      	mov	sp, r7
 8001cc4:	bd80      	pop	{r7, pc}
 8001cc6:	bf00      	nop
 8001cc8:	10624dd3 	.word	0x10624dd3
 8001ccc:	3fe00000 	.word	0x3fe00000

08001cd0 <led_init>:
 *      Author: nicolas
 */

#include "user_interface/led.h"

int led_init(){
 8001cd0:	b580      	push	{r7, lr}
 8001cd2:	af00      	add	r7, sp, #0
	return shell_add(&hshell1, "led", led_control, "Control LED");
 8001cd4:	4b04      	ldr	r3, [pc, #16]	@ (8001ce8 <led_init+0x18>)
 8001cd6:	4a05      	ldr	r2, [pc, #20]	@ (8001cec <led_init+0x1c>)
 8001cd8:	4905      	ldr	r1, [pc, #20]	@ (8001cf0 <led_init+0x20>)
 8001cda:	4806      	ldr	r0, [pc, #24]	@ (8001cf4 <led_init+0x24>)
 8001cdc:	f000 fa12 	bl	8002104 <shell_add>
 8001ce0:	4603      	mov	r3, r0
}
 8001ce2:	4618      	mov	r0, r3
 8001ce4:	bd80      	pop	{r7, pc}
 8001ce6:	bf00      	nop
 8001ce8:	0800972c 	.word	0x0800972c
 8001cec:	08001cf9 	.word	0x08001cf9
 8001cf0:	08009738 	.word	0x08009738
 8001cf4:	20000368 	.word	0x20000368

08001cf8 <led_control>:

int led_control(h_shell_t* h_shell, int argc, char** argv)
{
 8001cf8:	b580      	push	{r7, lr}
 8001cfa:	b086      	sub	sp, #24
 8001cfc:	af00      	add	r7, sp, #0
 8001cfe:	60f8      	str	r0, [r7, #12]
 8001d00:	60b9      	str	r1, [r7, #8]
 8001d02:	607a      	str	r2, [r7, #4]
	int size;

	if(argc!=2){
 8001d04:	68bb      	ldr	r3, [r7, #8]
 8001d06:	2b02      	cmp	r3, #2
 8001d08:	d014      	beq.n	8001d34 <led_control+0x3c>
		size = snprintf(h_shell->print_buffer, SHELL_PRINT_BUFFER_SIZE, "Need 2 arguments : LED on/off/toggle\r\n");
 8001d0a:	68fb      	ldr	r3, [r7, #12]
 8001d0c:	f503 7341 	add.w	r3, r3, #772	@ 0x304
 8001d10:	4a4b      	ldr	r2, [pc, #300]	@ (8001e40 <led_control+0x148>)
 8001d12:	2140      	movs	r1, #64	@ 0x40
 8001d14:	4618      	mov	r0, r3
 8001d16:	f007 f849 	bl	8008dac <sniprintf>
 8001d1a:	6178      	str	r0, [r7, #20]
		h_shell->drv.transmit(h_shell->print_buffer, size);
 8001d1c:	68fb      	ldr	r3, [r7, #12]
 8001d1e:	f8d3 3384 	ldr.w	r3, [r3, #900]	@ 0x384
 8001d22:	68fa      	ldr	r2, [r7, #12]
 8001d24:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 8001d28:	6979      	ldr	r1, [r7, #20]
 8001d2a:	b289      	uxth	r1, r1
 8001d2c:	4610      	mov	r0, r2
 8001d2e:	4798      	blx	r3
		return HAL_ERROR;
 8001d30:	2301      	movs	r3, #1
 8001d32:	e081      	b.n	8001e38 <led_control+0x140>
	}
	if(strcmp(argv[1],"on")==0){
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	3304      	adds	r3, #4
 8001d38:	681b      	ldr	r3, [r3, #0]
 8001d3a:	4942      	ldr	r1, [pc, #264]	@ (8001e44 <led_control+0x14c>)
 8001d3c:	4618      	mov	r0, r3
 8001d3e:	f7fe fa6f 	bl	8000220 <strcmp>
 8001d42:	4603      	mov	r3, r0
 8001d44:	2b00      	cmp	r3, #0
 8001d46:	d11a      	bne.n	8001d7e <led_control+0x86>
		HAL_GPIO_WritePin(USR_LED_GPIO_Port, USR_LED_Pin, SET);
 8001d48:	2201      	movs	r2, #1
 8001d4a:	2120      	movs	r1, #32
 8001d4c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001d50:	f001 ff8c 	bl	8003c6c <HAL_GPIO_WritePin>
		size = snprintf(h_shell->print_buffer, SHELL_PRINT_BUFFER_SIZE, "LED ON\r\n");
 8001d54:	68fb      	ldr	r3, [r7, #12]
 8001d56:	f503 7341 	add.w	r3, r3, #772	@ 0x304
 8001d5a:	4a3b      	ldr	r2, [pc, #236]	@ (8001e48 <led_control+0x150>)
 8001d5c:	2140      	movs	r1, #64	@ 0x40
 8001d5e:	4618      	mov	r0, r3
 8001d60:	f007 f824 	bl	8008dac <sniprintf>
 8001d64:	6178      	str	r0, [r7, #20]
		h_shell->drv.transmit(h_shell->print_buffer, size);
 8001d66:	68fb      	ldr	r3, [r7, #12]
 8001d68:	f8d3 3384 	ldr.w	r3, [r3, #900]	@ 0x384
 8001d6c:	68fa      	ldr	r2, [r7, #12]
 8001d6e:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 8001d72:	6979      	ldr	r1, [r7, #20]
 8001d74:	b289      	uxth	r1, r1
 8001d76:	4610      	mov	r0, r2
 8001d78:	4798      	blx	r3
		return HAL_OK;
 8001d7a:	2300      	movs	r3, #0
 8001d7c:	e05c      	b.n	8001e38 <led_control+0x140>
	}
	else if(strcmp(argv[1],"off")==0){
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	3304      	adds	r3, #4
 8001d82:	681b      	ldr	r3, [r3, #0]
 8001d84:	4931      	ldr	r1, [pc, #196]	@ (8001e4c <led_control+0x154>)
 8001d86:	4618      	mov	r0, r3
 8001d88:	f7fe fa4a 	bl	8000220 <strcmp>
 8001d8c:	4603      	mov	r3, r0
 8001d8e:	2b00      	cmp	r3, #0
 8001d90:	d11a      	bne.n	8001dc8 <led_control+0xd0>
		HAL_GPIO_WritePin(USR_LED_GPIO_Port, USR_LED_Pin, RESET);
 8001d92:	2200      	movs	r2, #0
 8001d94:	2120      	movs	r1, #32
 8001d96:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001d9a:	f001 ff67 	bl	8003c6c <HAL_GPIO_WritePin>
		size = snprintf(h_shell->print_buffer, SHELL_PRINT_BUFFER_SIZE, "LED OFF\r\n");
 8001d9e:	68fb      	ldr	r3, [r7, #12]
 8001da0:	f503 7341 	add.w	r3, r3, #772	@ 0x304
 8001da4:	4a2a      	ldr	r2, [pc, #168]	@ (8001e50 <led_control+0x158>)
 8001da6:	2140      	movs	r1, #64	@ 0x40
 8001da8:	4618      	mov	r0, r3
 8001daa:	f006 ffff 	bl	8008dac <sniprintf>
 8001dae:	6178      	str	r0, [r7, #20]
		h_shell->drv.transmit(h_shell->print_buffer, size);
 8001db0:	68fb      	ldr	r3, [r7, #12]
 8001db2:	f8d3 3384 	ldr.w	r3, [r3, #900]	@ 0x384
 8001db6:	68fa      	ldr	r2, [r7, #12]
 8001db8:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 8001dbc:	6979      	ldr	r1, [r7, #20]
 8001dbe:	b289      	uxth	r1, r1
 8001dc0:	4610      	mov	r0, r2
 8001dc2:	4798      	blx	r3
		return HAL_OK;
 8001dc4:	2300      	movs	r3, #0
 8001dc6:	e037      	b.n	8001e38 <led_control+0x140>
	}
	else if(strcmp(argv[1],"toggle")==0){
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	3304      	adds	r3, #4
 8001dcc:	681b      	ldr	r3, [r3, #0]
 8001dce:	4921      	ldr	r1, [pc, #132]	@ (8001e54 <led_control+0x15c>)
 8001dd0:	4618      	mov	r0, r3
 8001dd2:	f7fe fa25 	bl	8000220 <strcmp>
 8001dd6:	4603      	mov	r3, r0
 8001dd8:	2b00      	cmp	r3, #0
 8001dda:	d119      	bne.n	8001e10 <led_control+0x118>
		HAL_GPIO_TogglePin(USR_LED_GPIO_Port, USR_LED_Pin);
 8001ddc:	2120      	movs	r1, #32
 8001dde:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001de2:	f001 ff5b 	bl	8003c9c <HAL_GPIO_TogglePin>
		size = snprintf(h_shell->print_buffer, SHELL_PRINT_BUFFER_SIZE, "LED TOGGLE\r\n");
 8001de6:	68fb      	ldr	r3, [r7, #12]
 8001de8:	f503 7341 	add.w	r3, r3, #772	@ 0x304
 8001dec:	4a1a      	ldr	r2, [pc, #104]	@ (8001e58 <led_control+0x160>)
 8001dee:	2140      	movs	r1, #64	@ 0x40
 8001df0:	4618      	mov	r0, r3
 8001df2:	f006 ffdb 	bl	8008dac <sniprintf>
 8001df6:	6178      	str	r0, [r7, #20]
		h_shell->drv.transmit(h_shell->print_buffer, size);
 8001df8:	68fb      	ldr	r3, [r7, #12]
 8001dfa:	f8d3 3384 	ldr.w	r3, [r3, #900]	@ 0x384
 8001dfe:	68fa      	ldr	r2, [r7, #12]
 8001e00:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 8001e04:	6979      	ldr	r1, [r7, #20]
 8001e06:	b289      	uxth	r1, r1
 8001e08:	4610      	mov	r0, r2
 8001e0a:	4798      	blx	r3
		return HAL_OK;
 8001e0c:	2300      	movs	r3, #0
 8001e0e:	e013      	b.n	8001e38 <led_control+0x140>
	}

	size = snprintf(h_shell->print_buffer, SHELL_PRINT_BUFFER_SIZE, "Need 2 arguments : LED on/off/toggle\r\n");
 8001e10:	68fb      	ldr	r3, [r7, #12]
 8001e12:	f503 7341 	add.w	r3, r3, #772	@ 0x304
 8001e16:	4a0a      	ldr	r2, [pc, #40]	@ (8001e40 <led_control+0x148>)
 8001e18:	2140      	movs	r1, #64	@ 0x40
 8001e1a:	4618      	mov	r0, r3
 8001e1c:	f006 ffc6 	bl	8008dac <sniprintf>
 8001e20:	6178      	str	r0, [r7, #20]
	h_shell->drv.transmit(h_shell->print_buffer, size);
 8001e22:	68fb      	ldr	r3, [r7, #12]
 8001e24:	f8d3 3384 	ldr.w	r3, [r3, #900]	@ 0x384
 8001e28:	68fa      	ldr	r2, [r7, #12]
 8001e2a:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 8001e2e:	6979      	ldr	r1, [r7, #20]
 8001e30:	b289      	uxth	r1, r1
 8001e32:	4610      	mov	r0, r2
 8001e34:	4798      	blx	r3
	return HAL_ERROR;
 8001e36:	2301      	movs	r3, #1
}
 8001e38:	4618      	mov	r0, r3
 8001e3a:	3718      	adds	r7, #24
 8001e3c:	46bd      	mov	sp, r7
 8001e3e:	bd80      	pop	{r7, pc}
 8001e40:	0800973c 	.word	0x0800973c
 8001e44:	08009764 	.word	0x08009764
 8001e48:	08009768 	.word	0x08009768
 8001e4c:	08009774 	.word	0x08009774
 8001e50:	08009778 	.word	0x08009778
 8001e54:	08009784 	.word	0x08009784
 8001e58:	0800978c 	.word	0x0800978c

08001e5c <is_character_valid>:
 *
 * @param c The character to check.
 * @return 1 if the character is valid, 0 otherwise.
 */
static int is_character_valid(char c)
{
 8001e5c:	b480      	push	{r7}
 8001e5e:	b083      	sub	sp, #12
 8001e60:	af00      	add	r7, sp, #0
 8001e62:	4603      	mov	r3, r0
 8001e64:	71fb      	strb	r3, [r7, #7]
	return (c >= 'a' && c <= 'z') || (c >= 'A' && c <= 'Z') || (c >= '0' && c <= '9') || (c == ' ') || (c == '=');
 8001e66:	79fb      	ldrb	r3, [r7, #7]
 8001e68:	2b60      	cmp	r3, #96	@ 0x60
 8001e6a:	d902      	bls.n	8001e72 <is_character_valid+0x16>
 8001e6c:	79fb      	ldrb	r3, [r7, #7]
 8001e6e:	2b7a      	cmp	r3, #122	@ 0x7a
 8001e70:	d911      	bls.n	8001e96 <is_character_valid+0x3a>
 8001e72:	79fb      	ldrb	r3, [r7, #7]
 8001e74:	2b40      	cmp	r3, #64	@ 0x40
 8001e76:	d902      	bls.n	8001e7e <is_character_valid+0x22>
 8001e78:	79fb      	ldrb	r3, [r7, #7]
 8001e7a:	2b5a      	cmp	r3, #90	@ 0x5a
 8001e7c:	d90b      	bls.n	8001e96 <is_character_valid+0x3a>
 8001e7e:	79fb      	ldrb	r3, [r7, #7]
 8001e80:	2b2f      	cmp	r3, #47	@ 0x2f
 8001e82:	d902      	bls.n	8001e8a <is_character_valid+0x2e>
 8001e84:	79fb      	ldrb	r3, [r7, #7]
 8001e86:	2b39      	cmp	r3, #57	@ 0x39
 8001e88:	d905      	bls.n	8001e96 <is_character_valid+0x3a>
 8001e8a:	79fb      	ldrb	r3, [r7, #7]
 8001e8c:	2b20      	cmp	r3, #32
 8001e8e:	d002      	beq.n	8001e96 <is_character_valid+0x3a>
 8001e90:	79fb      	ldrb	r3, [r7, #7]
 8001e92:	2b3d      	cmp	r3, #61	@ 0x3d
 8001e94:	d101      	bne.n	8001e9a <is_character_valid+0x3e>
 8001e96:	2301      	movs	r3, #1
 8001e98:	e000      	b.n	8001e9c <is_character_valid+0x40>
 8001e9a:	2300      	movs	r3, #0
}
 8001e9c:	4618      	mov	r0, r3
 8001e9e:	370c      	adds	r7, #12
 8001ea0:	46bd      	mov	sp, r7
 8001ea2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ea6:	4770      	bx	lr

08001ea8 <is_string_valid>:

static int is_string_valid(char* str)
{
 8001ea8:	b580      	push	{r7, lr}
 8001eaa:	b084      	sub	sp, #16
 8001eac:	af00      	add	r7, sp, #0
 8001eae:	6078      	str	r0, [r7, #4]
	int reading_head = 0;
 8001eb0:	2300      	movs	r3, #0
 8001eb2:	60fb      	str	r3, [r7, #12]
	while(str[reading_head] != '\0'){
 8001eb4:	e018      	b.n	8001ee8 <is_string_valid+0x40>
		//		char c = str[reading_head];
		if(!is_character_valid(str[reading_head])){
 8001eb6:	68fb      	ldr	r3, [r7, #12]
 8001eb8:	687a      	ldr	r2, [r7, #4]
 8001eba:	4413      	add	r3, r2
 8001ebc:	781b      	ldrb	r3, [r3, #0]
 8001ebe:	4618      	mov	r0, r3
 8001ec0:	f7ff ffcc 	bl	8001e5c <is_character_valid>
 8001ec4:	4603      	mov	r3, r0
 8001ec6:	2b00      	cmp	r3, #0
 8001ec8:	d10b      	bne.n	8001ee2 <is_string_valid+0x3a>
			if(reading_head == 0){
 8001eca:	68fb      	ldr	r3, [r7, #12]
 8001ecc:	2b00      	cmp	r3, #0
 8001ece:	d101      	bne.n	8001ed4 <is_string_valid+0x2c>
				return 0;
 8001ed0:	2300      	movs	r3, #0
 8001ed2:	e010      	b.n	8001ef6 <is_string_valid+0x4e>
			}
			else{
				str[reading_head] = '\0';
 8001ed4:	68fb      	ldr	r3, [r7, #12]
 8001ed6:	687a      	ldr	r2, [r7, #4]
 8001ed8:	4413      	add	r3, r2
 8001eda:	2200      	movs	r2, #0
 8001edc:	701a      	strb	r2, [r3, #0]
				return 1;
 8001ede:	2301      	movs	r3, #1
 8001ee0:	e009      	b.n	8001ef6 <is_string_valid+0x4e>
			}
		}
		reading_head++;
 8001ee2:	68fb      	ldr	r3, [r7, #12]
 8001ee4:	3301      	adds	r3, #1
 8001ee6:	60fb      	str	r3, [r7, #12]
	while(str[reading_head] != '\0'){
 8001ee8:	68fb      	ldr	r3, [r7, #12]
 8001eea:	687a      	ldr	r2, [r7, #4]
 8001eec:	4413      	add	r3, r2
 8001eee:	781b      	ldrb	r3, [r3, #0]
 8001ef0:	2b00      	cmp	r3, #0
 8001ef2:	d1e0      	bne.n	8001eb6 <is_string_valid+0xe>
	}
	return 1;
 8001ef4:	2301      	movs	r3, #1
}
 8001ef6:	4618      	mov	r0, r3
 8001ef8:	3710      	adds	r7, #16
 8001efa:	46bd      	mov	sp, r7
 8001efc:	bd80      	pop	{r7, pc}
	...

08001f00 <sh_help>:
 * @param argc The number of command arguments.
 * @param argv The array of command arguments.
 * @return 0 on success.
 */
static int sh_help(h_shell_t* h_shell, int argc, char** argv)
{
 8001f00:	b590      	push	{r4, r7, lr}
 8001f02:	b089      	sub	sp, #36	@ 0x24
 8001f04:	af02      	add	r7, sp, #8
 8001f06:	60f8      	str	r0, [r7, #12]
 8001f08:	60b9      	str	r1, [r7, #8]
 8001f0a:	607a      	str	r2, [r7, #4]
	int i, size;
	size = snprintf(h_shell->print_buffer, SHELL_PRINT_BUFFER_SIZE, "Code \t | Description \r\n");
 8001f0c:	68fb      	ldr	r3, [r7, #12]
 8001f0e:	f503 7341 	add.w	r3, r3, #772	@ 0x304
 8001f12:	4a2c      	ldr	r2, [pc, #176]	@ (8001fc4 <sh_help+0xc4>)
 8001f14:	2140      	movs	r1, #64	@ 0x40
 8001f16:	4618      	mov	r0, r3
 8001f18:	f006 ff48 	bl	8008dac <sniprintf>
 8001f1c:	6138      	str	r0, [r7, #16]
	h_shell->drv.transmit(h_shell->print_buffer, size);
 8001f1e:	68fb      	ldr	r3, [r7, #12]
 8001f20:	f8d3 3384 	ldr.w	r3, [r3, #900]	@ 0x384
 8001f24:	68fa      	ldr	r2, [r7, #12]
 8001f26:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 8001f2a:	6939      	ldr	r1, [r7, #16]
 8001f2c:	b289      	uxth	r1, r1
 8001f2e:	4610      	mov	r0, r2
 8001f30:	4798      	blx	r3
	size = snprintf(h_shell->print_buffer, SHELL_PRINT_BUFFER_SIZE, "----------------------\r\n");
 8001f32:	68fb      	ldr	r3, [r7, #12]
 8001f34:	f503 7341 	add.w	r3, r3, #772	@ 0x304
 8001f38:	4a23      	ldr	r2, [pc, #140]	@ (8001fc8 <sh_help+0xc8>)
 8001f3a:	2140      	movs	r1, #64	@ 0x40
 8001f3c:	4618      	mov	r0, r3
 8001f3e:	f006 ff35 	bl	8008dac <sniprintf>
 8001f42:	6138      	str	r0, [r7, #16]
	h_shell->drv.transmit(h_shell->print_buffer, size);
 8001f44:	68fb      	ldr	r3, [r7, #12]
 8001f46:	f8d3 3384 	ldr.w	r3, [r3, #900]	@ 0x384
 8001f4a:	68fa      	ldr	r2, [r7, #12]
 8001f4c:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 8001f50:	6939      	ldr	r1, [r7, #16]
 8001f52:	b289      	uxth	r1, r1
 8001f54:	4610      	mov	r0, r2
 8001f56:	4798      	blx	r3

	for (i = 0; i < h_shell->func_list_size; i++){
 8001f58:	2300      	movs	r3, #0
 8001f5a:	617b      	str	r3, [r7, #20]
 8001f5c:	e028      	b.n	8001fb0 <sh_help+0xb0>
		size = snprintf(h_shell->print_buffer, SHELL_PRINT_BUFFER_SIZE, "%s \t | %s\r\n", h_shell->func_list[i].string_func_code, h_shell->func_list[i].description);
 8001f5e:	68fb      	ldr	r3, [r7, #12]
 8001f60:	f503 7041 	add.w	r0, r3, #772	@ 0x304
 8001f64:	68f9      	ldr	r1, [r7, #12]
 8001f66:	697a      	ldr	r2, [r7, #20]
 8001f68:	4613      	mov	r3, r2
 8001f6a:	005b      	lsls	r3, r3, #1
 8001f6c:	4413      	add	r3, r2
 8001f6e:	009b      	lsls	r3, r3, #2
 8001f70:	440b      	add	r3, r1
 8001f72:	3304      	adds	r3, #4
 8001f74:	681c      	ldr	r4, [r3, #0]
 8001f76:	68f9      	ldr	r1, [r7, #12]
 8001f78:	697a      	ldr	r2, [r7, #20]
 8001f7a:	4613      	mov	r3, r2
 8001f7c:	005b      	lsls	r3, r3, #1
 8001f7e:	4413      	add	r3, r2
 8001f80:	009b      	lsls	r3, r3, #2
 8001f82:	440b      	add	r3, r1
 8001f84:	330c      	adds	r3, #12
 8001f86:	681b      	ldr	r3, [r3, #0]
 8001f88:	9300      	str	r3, [sp, #0]
 8001f8a:	4623      	mov	r3, r4
 8001f8c:	4a0f      	ldr	r2, [pc, #60]	@ (8001fcc <sh_help+0xcc>)
 8001f8e:	2140      	movs	r1, #64	@ 0x40
 8001f90:	f006 ff0c 	bl	8008dac <sniprintf>
 8001f94:	6138      	str	r0, [r7, #16]
		h_shell->drv.transmit(h_shell->print_buffer, size);
 8001f96:	68fb      	ldr	r3, [r7, #12]
 8001f98:	f8d3 3384 	ldr.w	r3, [r3, #900]	@ 0x384
 8001f9c:	68fa      	ldr	r2, [r7, #12]
 8001f9e:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 8001fa2:	6939      	ldr	r1, [r7, #16]
 8001fa4:	b289      	uxth	r1, r1
 8001fa6:	4610      	mov	r0, r2
 8001fa8:	4798      	blx	r3
	for (i = 0; i < h_shell->func_list_size; i++){
 8001faa:	697b      	ldr	r3, [r7, #20]
 8001fac:	3301      	adds	r3, #1
 8001fae:	617b      	str	r3, [r7, #20]
 8001fb0:	68fb      	ldr	r3, [r7, #12]
 8001fb2:	681b      	ldr	r3, [r3, #0]
 8001fb4:	697a      	ldr	r2, [r7, #20]
 8001fb6:	429a      	cmp	r2, r3
 8001fb8:	dbd1      	blt.n	8001f5e <sh_help+0x5e>
	}
	return 0;
 8001fba:	2300      	movs	r3, #0
}
 8001fbc:	4618      	mov	r0, r3
 8001fbe:	371c      	adds	r7, #28
 8001fc0:	46bd      	mov	sp, r7
 8001fc2:	bd90      	pop	{r4, r7, pc}
 8001fc4:	0800979c 	.word	0x0800979c
 8001fc8:	080097b4 	.word	0x080097b4
 8001fcc:	080097d0 	.word	0x080097d0

08001fd0 <sh_test_list>:

static int sh_test_list(h_shell_t* h_shell, int argc, char** argv)
{
 8001fd0:	b580      	push	{r7, lr}
 8001fd2:	b088      	sub	sp, #32
 8001fd4:	af02      	add	r7, sp, #8
 8001fd6:	60f8      	str	r0, [r7, #12]
 8001fd8:	60b9      	str	r1, [r7, #8]
 8001fda:	607a      	str	r2, [r7, #4]
	int size;
	for(int arg=0; arg<argc; arg++){
 8001fdc:	2300      	movs	r3, #0
 8001fde:	617b      	str	r3, [r7, #20]
 8001fe0:	e01b      	b.n	800201a <sh_test_list+0x4a>
		size = snprintf(h_shell->print_buffer, SHELL_PRINT_BUFFER_SIZE, "Arg %d \t %s\r\n", arg, argv[arg]);
 8001fe2:	68fb      	ldr	r3, [r7, #12]
 8001fe4:	f503 7041 	add.w	r0, r3, #772	@ 0x304
 8001fe8:	697b      	ldr	r3, [r7, #20]
 8001fea:	009b      	lsls	r3, r3, #2
 8001fec:	687a      	ldr	r2, [r7, #4]
 8001fee:	4413      	add	r3, r2
 8001ff0:	681b      	ldr	r3, [r3, #0]
 8001ff2:	9300      	str	r3, [sp, #0]
 8001ff4:	697b      	ldr	r3, [r7, #20]
 8001ff6:	4a0d      	ldr	r2, [pc, #52]	@ (800202c <sh_test_list+0x5c>)
 8001ff8:	2140      	movs	r1, #64	@ 0x40
 8001ffa:	f006 fed7 	bl	8008dac <sniprintf>
 8001ffe:	6138      	str	r0, [r7, #16]
		h_shell->drv.transmit(h_shell->print_buffer, size);
 8002000:	68fb      	ldr	r3, [r7, #12]
 8002002:	f8d3 3384 	ldr.w	r3, [r3, #900]	@ 0x384
 8002006:	68fa      	ldr	r2, [r7, #12]
 8002008:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 800200c:	6939      	ldr	r1, [r7, #16]
 800200e:	b289      	uxth	r1, r1
 8002010:	4610      	mov	r0, r2
 8002012:	4798      	blx	r3
	for(int arg=0; arg<argc; arg++){
 8002014:	697b      	ldr	r3, [r7, #20]
 8002016:	3301      	adds	r3, #1
 8002018:	617b      	str	r3, [r7, #20]
 800201a:	697a      	ldr	r2, [r7, #20]
 800201c:	68bb      	ldr	r3, [r7, #8]
 800201e:	429a      	cmp	r2, r3
 8002020:	dbdf      	blt.n	8001fe2 <sh_test_list+0x12>
	}
	return 0;
 8002022:	2300      	movs	r3, #0
}
 8002024:	4618      	mov	r0, r3
 8002026:	3718      	adds	r7, #24
 8002028:	46bd      	mov	sp, r7
 800202a:	bd80      	pop	{r7, pc}
 800202c:	080097dc 	.word	0x080097dc

08002030 <sh_speed>:


static int sh_speed(h_shell_t* h_shell, int argc, char ** argv) {
 8002030:	b580      	push	{r7, lr}
 8002032:	b086      	sub	sp, #24
 8002034:	af00      	add	r7, sp, #0
 8002036:	60f8      	str	r0, [r7, #12]
 8002038:	60b9      	str	r1, [r7, #8]
 800203a:	607a      	str	r2, [r7, #4]
	if (argc < 1) {
 800203c:	68bb      	ldr	r3, [r7, #8]
 800203e:	2b00      	cmp	r3, #0
 8002040:	dc02      	bgt.n	8002048 <sh_speed+0x18>
		return -1;
 8002042:	f04f 33ff 	mov.w	r3, #4294967295
 8002046:	e00a      	b.n	800205e <sh_speed+0x2e>
	}
	int speed = atoi(argv[1]);
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	3304      	adds	r3, #4
 800204c:	681b      	ldr	r3, [r3, #0]
 800204e:	4618      	mov	r0, r3
 8002050:	f006 fe24 	bl	8008c9c <atoi>
 8002054:	6178      	str	r0, [r7, #20]
	set_speed(speed);
 8002056:	6978      	ldr	r0, [r7, #20]
 8002058:	f7ff fe02 	bl	8001c60 <set_speed>
	return 0;
 800205c:	2300      	movs	r3, #0
}
 800205e:	4618      	mov	r0, r3
 8002060:	3718      	adds	r7, #24
 8002062:	46bd      	mov	sp, r7
 8002064:	bd80      	pop	{r7, pc}
	...

08002068 <shell_init>:
 * This function initializes the shell instance by setting up the internal data structures and registering the help command.
 *
 * @param h_shell The pointer to the shell instance.
 */
void shell_init(h_shell_t* h_shell)
{
 8002068:	b580      	push	{r7, lr}
 800206a:	b084      	sub	sp, #16
 800206c:	af00      	add	r7, sp, #0
 800206e:	6078      	str	r0, [r7, #4]
	int size = 0;
 8002070:	2300      	movs	r3, #0
 8002072:	60fb      	str	r3, [r7, #12]

	h_shell->func_list_size = 0;
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	2200      	movs	r2, #0
 8002078:	601a      	str	r2, [r3, #0]

	size = snprintf(h_shell->print_buffer, SHELL_PRINT_BUFFER_SIZE, "\r\n=> Monsieur Shell v0.2.2 without FreeRTOS <=\r\n");
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	f503 7341 	add.w	r3, r3, #772	@ 0x304
 8002080:	4a15      	ldr	r2, [pc, #84]	@ (80020d8 <shell_init+0x70>)
 8002082:	2140      	movs	r1, #64	@ 0x40
 8002084:	4618      	mov	r0, r3
 8002086:	f006 fe91 	bl	8008dac <sniprintf>
 800208a:	60f8      	str	r0, [r7, #12]
	h_shell->drv.transmit(h_shell->print_buffer, size);
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	f8d3 3384 	ldr.w	r3, [r3, #900]	@ 0x384
 8002092:	687a      	ldr	r2, [r7, #4]
 8002094:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 8002098:	68f9      	ldr	r1, [r7, #12]
 800209a:	b289      	uxth	r1, r1
 800209c:	4610      	mov	r0, r2
 800209e:	4798      	blx	r3
	h_shell->drv.transmit(PROMPT, sizeof(PROMPT));
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	f8d3 3384 	ldr.w	r3, [r3, #900]	@ 0x384
 80020a6:	210d      	movs	r1, #13
 80020a8:	480c      	ldr	r0, [pc, #48]	@ (80020dc <shell_init+0x74>)
 80020aa:	4798      	blx	r3

	shell_add(h_shell, "help", sh_help, "Help");
 80020ac:	4b0c      	ldr	r3, [pc, #48]	@ (80020e0 <shell_init+0x78>)
 80020ae:	4a0d      	ldr	r2, [pc, #52]	@ (80020e4 <shell_init+0x7c>)
 80020b0:	490d      	ldr	r1, [pc, #52]	@ (80020e8 <shell_init+0x80>)
 80020b2:	6878      	ldr	r0, [r7, #4]
 80020b4:	f000 f826 	bl	8002104 <shell_add>
	shell_add(h_shell, "test", sh_test_list, "Test list");
 80020b8:	4b0c      	ldr	r3, [pc, #48]	@ (80020ec <shell_init+0x84>)
 80020ba:	4a0d      	ldr	r2, [pc, #52]	@ (80020f0 <shell_init+0x88>)
 80020bc:	490d      	ldr	r1, [pc, #52]	@ (80020f4 <shell_init+0x8c>)
 80020be:	6878      	ldr	r0, [r7, #4]
 80020c0:	f000 f820 	bl	8002104 <shell_add>
	shell_add(h_shell, "speed", sh_speed, "Dfinit une vitesse au moteur");
 80020c4:	4b0c      	ldr	r3, [pc, #48]	@ (80020f8 <shell_init+0x90>)
 80020c6:	4a0d      	ldr	r2, [pc, #52]	@ (80020fc <shell_init+0x94>)
 80020c8:	490d      	ldr	r1, [pc, #52]	@ (8002100 <shell_init+0x98>)
 80020ca:	6878      	ldr	r0, [r7, #4]
 80020cc:	f000 f81a 	bl	8002104 <shell_add>
}
 80020d0:	bf00      	nop
 80020d2:	3710      	adds	r7, #16
 80020d4:	46bd      	mov	sp, r7
 80020d6:	bd80      	pop	{r7, pc}
 80020d8:	080097ec 	.word	0x080097ec
 80020dc:	08009820 	.word	0x08009820
 80020e0:	08009830 	.word	0x08009830
 80020e4:	08001f01 	.word	0x08001f01
 80020e8:	08009838 	.word	0x08009838
 80020ec:	08009840 	.word	0x08009840
 80020f0:	08001fd1 	.word	0x08001fd1
 80020f4:	0800984c 	.word	0x0800984c
 80020f8:	08009854 	.word	0x08009854
 80020fc:	08002031 	.word	0x08002031
 8002100:	08009874 	.word	0x08009874

08002104 <shell_add>:
 * @param pfunc Pointer to the function implementing the command.
 * @param description The description of the command.
 * @return 0 on success, or a negative error code on failure.
 */
int shell_add(h_shell_t* h_shell, char* string_func_code, shell_func_pointer_t pfunc, char* description)
{
 8002104:	b580      	push	{r7, lr}
 8002106:	b084      	sub	sp, #16
 8002108:	af00      	add	r7, sp, #0
 800210a:	60f8      	str	r0, [r7, #12]
 800210c:	60b9      	str	r1, [r7, #8]
 800210e:	607a      	str	r2, [r7, #4]
 8002110:	603b      	str	r3, [r7, #0]
	if(is_string_valid(string_func_code))
 8002112:	68b8      	ldr	r0, [r7, #8]
 8002114:	f7ff fec8 	bl	8001ea8 <is_string_valid>
 8002118:	4603      	mov	r3, r0
 800211a:	2b00      	cmp	r3, #0
 800211c:	d02b      	beq.n	8002176 <shell_add+0x72>
	{
		if (h_shell->func_list_size < SHELL_FUNC_LIST_MAX_SIZE)
 800211e:	68fb      	ldr	r3, [r7, #12]
 8002120:	681b      	ldr	r3, [r3, #0]
 8002122:	2b3f      	cmp	r3, #63	@ 0x3f
 8002124:	dc27      	bgt.n	8002176 <shell_add+0x72>
		{
			h_shell->func_list[h_shell->func_list_size].string_func_code = string_func_code;
 8002126:	68fb      	ldr	r3, [r7, #12]
 8002128:	681a      	ldr	r2, [r3, #0]
 800212a:	68f9      	ldr	r1, [r7, #12]
 800212c:	4613      	mov	r3, r2
 800212e:	005b      	lsls	r3, r3, #1
 8002130:	4413      	add	r3, r2
 8002132:	009b      	lsls	r3, r3, #2
 8002134:	440b      	add	r3, r1
 8002136:	3304      	adds	r3, #4
 8002138:	68ba      	ldr	r2, [r7, #8]
 800213a:	601a      	str	r2, [r3, #0]
			h_shell->func_list[h_shell->func_list_size].func = pfunc;
 800213c:	68fb      	ldr	r3, [r7, #12]
 800213e:	681a      	ldr	r2, [r3, #0]
 8002140:	68f9      	ldr	r1, [r7, #12]
 8002142:	4613      	mov	r3, r2
 8002144:	005b      	lsls	r3, r3, #1
 8002146:	4413      	add	r3, r2
 8002148:	009b      	lsls	r3, r3, #2
 800214a:	440b      	add	r3, r1
 800214c:	3308      	adds	r3, #8
 800214e:	687a      	ldr	r2, [r7, #4]
 8002150:	601a      	str	r2, [r3, #0]
			h_shell->func_list[h_shell->func_list_size].description = description;
 8002152:	68fb      	ldr	r3, [r7, #12]
 8002154:	681a      	ldr	r2, [r3, #0]
 8002156:	68f9      	ldr	r1, [r7, #12]
 8002158:	4613      	mov	r3, r2
 800215a:	005b      	lsls	r3, r3, #1
 800215c:	4413      	add	r3, r2
 800215e:	009b      	lsls	r3, r3, #2
 8002160:	440b      	add	r3, r1
 8002162:	330c      	adds	r3, #12
 8002164:	683a      	ldr	r2, [r7, #0]
 8002166:	601a      	str	r2, [r3, #0]
			h_shell->func_list_size++;
 8002168:	68fb      	ldr	r3, [r7, #12]
 800216a:	681b      	ldr	r3, [r3, #0]
 800216c:	1c5a      	adds	r2, r3, #1
 800216e:	68fb      	ldr	r3, [r7, #12]
 8002170:	601a      	str	r2, [r3, #0]
			return 0;
 8002172:	2300      	movs	r3, #0
 8002174:	e001      	b.n	800217a <shell_add+0x76>
		}
	}
	return -1;
 8002176:	f04f 33ff 	mov.w	r3, #4294967295
}
 800217a:	4618      	mov	r0, r3
 800217c:	3710      	adds	r7, #16
 800217e:	46bd      	mov	sp, r7
 8002180:	bd80      	pop	{r7, pc}
	...

08002184 <shell_exec>:
 * @param h_shell The pointer to the shell instance.
 * @param buf The input buffer containing the command.
 * @return 0 on success, or a negative error code on failure.
 */
static int shell_exec(h_shell_t* h_shell, char* buf)
{
 8002184:	b580      	push	{r7, lr}
 8002186:	b08e      	sub	sp, #56	@ 0x38
 8002188:	af00      	add	r7, sp, #0
 800218a:	6078      	str	r0, [r7, #4]
 800218c:	6039      	str	r1, [r7, #0]
	int i, argc;
	char* argv[SHELL_ARGC_MAX];
	char* p;

	// Create argc, argv**
	argc = 1;
 800218e:	2301      	movs	r3, #1
 8002190:	633b      	str	r3, [r7, #48]	@ 0x30
	argv[0] = buf;
 8002192:	683b      	ldr	r3, [r7, #0]
 8002194:	60bb      	str	r3, [r7, #8]
	for (p = buf; *p != '\0' && argc < SHELL_ARGC_MAX; p++)
 8002196:	683b      	ldr	r3, [r7, #0]
 8002198:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800219a:	e013      	b.n	80021c4 <shell_exec+0x40>
	{
		if (*p == ' ')
 800219c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800219e:	781b      	ldrb	r3, [r3, #0]
 80021a0:	2b20      	cmp	r3, #32
 80021a2:	d10c      	bne.n	80021be <shell_exec+0x3a>
		{
			*p = '\0';
 80021a4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80021a6:	2200      	movs	r2, #0
 80021a8:	701a      	strb	r2, [r3, #0]
			argv[argc++] = p + 1;
 80021aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80021ac:	1c5a      	adds	r2, r3, #1
 80021ae:	633a      	str	r2, [r7, #48]	@ 0x30
 80021b0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80021b2:	3201      	adds	r2, #1
 80021b4:	009b      	lsls	r3, r3, #2
 80021b6:	3338      	adds	r3, #56	@ 0x38
 80021b8:	443b      	add	r3, r7
 80021ba:	f843 2c30 	str.w	r2, [r3, #-48]
	for (p = buf; *p != '\0' && argc < SHELL_ARGC_MAX; p++)
 80021be:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80021c0:	3301      	adds	r3, #1
 80021c2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80021c4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80021c6:	781b      	ldrb	r3, [r3, #0]
 80021c8:	2b00      	cmp	r3, #0
 80021ca:	d002      	beq.n	80021d2 <shell_exec+0x4e>
 80021cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80021ce:	2b07      	cmp	r3, #7
 80021d0:	dde4      	ble.n	800219c <shell_exec+0x18>
		}
	}

	for (i = 0; i < h_shell->func_list_size; i++)
 80021d2:	2300      	movs	r3, #0
 80021d4:	637b      	str	r3, [r7, #52]	@ 0x34
 80021d6:	e023      	b.n	8002220 <shell_exec+0x9c>
	{
		if(strcmp(h_shell->func_list[i].string_func_code, argv[0])==0)
 80021d8:	6879      	ldr	r1, [r7, #4]
 80021da:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80021dc:	4613      	mov	r3, r2
 80021de:	005b      	lsls	r3, r3, #1
 80021e0:	4413      	add	r3, r2
 80021e2:	009b      	lsls	r3, r3, #2
 80021e4:	440b      	add	r3, r1
 80021e6:	3304      	adds	r3, #4
 80021e8:	681b      	ldr	r3, [r3, #0]
 80021ea:	68ba      	ldr	r2, [r7, #8]
 80021ec:	4611      	mov	r1, r2
 80021ee:	4618      	mov	r0, r3
 80021f0:	f7fe f816 	bl	8000220 <strcmp>
 80021f4:	4603      	mov	r3, r0
 80021f6:	2b00      	cmp	r3, #0
 80021f8:	d10f      	bne.n	800221a <shell_exec+0x96>
		{

			return h_shell->func_list[i].func(h_shell, argc, argv);
 80021fa:	6879      	ldr	r1, [r7, #4]
 80021fc:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80021fe:	4613      	mov	r3, r2
 8002200:	005b      	lsls	r3, r3, #1
 8002202:	4413      	add	r3, r2
 8002204:	009b      	lsls	r3, r3, #2
 8002206:	440b      	add	r3, r1
 8002208:	3308      	adds	r3, #8
 800220a:	681b      	ldr	r3, [r3, #0]
 800220c:	f107 0208 	add.w	r2, r7, #8
 8002210:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8002212:	6878      	ldr	r0, [r7, #4]
 8002214:	4798      	blx	r3
 8002216:	4603      	mov	r3, r0
 8002218:	e01c      	b.n	8002254 <shell_exec+0xd0>
	for (i = 0; i < h_shell->func_list_size; i++)
 800221a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800221c:	3301      	adds	r3, #1
 800221e:	637b      	str	r3, [r7, #52]	@ 0x34
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	681b      	ldr	r3, [r3, #0]
 8002224:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8002226:	429a      	cmp	r2, r3
 8002228:	dbd6      	blt.n	80021d8 <shell_exec+0x54>
		}
	}

	int size;
	size = snprintf(h_shell->print_buffer, SHELL_PRINT_BUFFER_SIZE, "%s : no such command\r\n", argv[0]);
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	f503 7041 	add.w	r0, r3, #772	@ 0x304
 8002230:	68bb      	ldr	r3, [r7, #8]
 8002232:	4a0a      	ldr	r2, [pc, #40]	@ (800225c <shell_exec+0xd8>)
 8002234:	2140      	movs	r1, #64	@ 0x40
 8002236:	f006 fdb9 	bl	8008dac <sniprintf>
 800223a:	62b8      	str	r0, [r7, #40]	@ 0x28
	h_shell->drv.transmit(h_shell->print_buffer, size);
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	f8d3 3384 	ldr.w	r3, [r3, #900]	@ 0x384
 8002242:	687a      	ldr	r2, [r7, #4]
 8002244:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 8002248:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800224a:	b289      	uxth	r1, r1
 800224c:	4610      	mov	r0, r2
 800224e:	4798      	blx	r3
	return -1;
 8002250:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002254:	4618      	mov	r0, r3
 8002256:	3738      	adds	r7, #56	@ 0x38
 8002258:	46bd      	mov	sp, r7
 800225a:	bd80      	pop	{r7, pc}
 800225c:	0800987c 	.word	0x0800987c

08002260 <shell_run>:
 *
 * @param h_shell The pointer to the shell instance.
 * @return Never returns, it's an infinite loop.
 */
int shell_run(h_shell_t* h_shell)
{
 8002260:	b580      	push	{r7, lr}
 8002262:	b084      	sub	sp, #16
 8002264:	af00      	add	r7, sp, #0
 8002266:	6078      	str	r0, [r7, #4]
	static int cmd_buffer_index;
	char c;
	int size;

	h_shell->drv.receive(&c, 1);
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	f8d3 3388 	ldr.w	r3, [r3, #904]	@ 0x388
 800226e:	f107 020b 	add.w	r2, r7, #11
 8002272:	2101      	movs	r1, #1
 8002274:	4610      	mov	r0, r2
 8002276:	4798      	blx	r3

	switch(c)
 8002278:	7afb      	ldrb	r3, [r7, #11]
 800227a:	2b08      	cmp	r3, #8
 800227c:	d02f      	beq.n	80022de <shell_run+0x7e>
 800227e:	2b0d      	cmp	r3, #13
 8002280:	d144      	bne.n	800230c <shell_run+0xac>
	{
	case '\r': // Process RETURN key
		//case '\n':
		size = snprintf(h_shell->print_buffer, SHELL_PRINT_BUFFER_SIZE, "\r\n");
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	f503 7341 	add.w	r3, r3, #772	@ 0x304
 8002288:	4a33      	ldr	r2, [pc, #204]	@ (8002358 <shell_run+0xf8>)
 800228a:	2140      	movs	r1, #64	@ 0x40
 800228c:	4618      	mov	r0, r3
 800228e:	f006 fd8d 	bl	8008dac <sniprintf>
 8002292:	60f8      	str	r0, [r7, #12]
		h_shell->drv.transmit(h_shell->print_buffer, size);
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	f8d3 3384 	ldr.w	r3, [r3, #900]	@ 0x384
 800229a:	687a      	ldr	r2, [r7, #4]
 800229c:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 80022a0:	68f9      	ldr	r1, [r7, #12]
 80022a2:	b289      	uxth	r1, r1
 80022a4:	4610      	mov	r0, r2
 80022a6:	4798      	blx	r3
		h_shell->cmd_buffer[cmd_buffer_index++] = 0; // Add '\0' char at the end of the string
 80022a8:	4b2c      	ldr	r3, [pc, #176]	@ (800235c <shell_run+0xfc>)
 80022aa:	681b      	ldr	r3, [r3, #0]
 80022ac:	1c5a      	adds	r2, r3, #1
 80022ae:	492b      	ldr	r1, [pc, #172]	@ (800235c <shell_run+0xfc>)
 80022b0:	600a      	str	r2, [r1, #0]
 80022b2:	687a      	ldr	r2, [r7, #4]
 80022b4:	4413      	add	r3, r2
 80022b6:	2200      	movs	r2, #0
 80022b8:	f883 2344 	strb.w	r2, [r3, #836]	@ 0x344
		//		size = snprintf(h_shell->print_buffer, SHELL_PRINT_BUFFER_SIZE, ":%s\r\n", h_shell->cmd_buffer);
		//		h_shell->drv.transmit(h_shell->print_buffer, size);
		cmd_buffer_index = 0; // Reset buffer
 80022bc:	4b27      	ldr	r3, [pc, #156]	@ (800235c <shell_run+0xfc>)
 80022be:	2200      	movs	r2, #0
 80022c0:	601a      	str	r2, [r3, #0]
		shell_exec(h_shell, h_shell->cmd_buffer);
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	f503 7351 	add.w	r3, r3, #836	@ 0x344
 80022c8:	4619      	mov	r1, r3
 80022ca:	6878      	ldr	r0, [r7, #4]
 80022cc:	f7ff ff5a 	bl	8002184 <shell_exec>
		h_shell->drv.transmit(PROMPT, sizeof(PROMPT));
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	f8d3 3384 	ldr.w	r3, [r3, #900]	@ 0x384
 80022d6:	210d      	movs	r1, #13
 80022d8:	4821      	ldr	r0, [pc, #132]	@ (8002360 <shell_run+0x100>)
 80022da:	4798      	blx	r3
		break;
 80022dc:	e036      	b.n	800234c <shell_run+0xec>

	case '\b': // Backspace
		if (cmd_buffer_index > 0) // Is there a character to delete?
 80022de:	4b1f      	ldr	r3, [pc, #124]	@ (800235c <shell_run+0xfc>)
 80022e0:	681b      	ldr	r3, [r3, #0]
 80022e2:	2b00      	cmp	r3, #0
 80022e4:	dd31      	ble.n	800234a <shell_run+0xea>
		{
			h_shell->cmd_buffer[cmd_buffer_index] = '\0'; // Removes character from the buffer, '\0' character is required for shell_exec to work
 80022e6:	4b1d      	ldr	r3, [pc, #116]	@ (800235c <shell_run+0xfc>)
 80022e8:	681b      	ldr	r3, [r3, #0]
 80022ea:	687a      	ldr	r2, [r7, #4]
 80022ec:	4413      	add	r3, r2
 80022ee:	2200      	movs	r2, #0
 80022f0:	f883 2344 	strb.w	r2, [r3, #836]	@ 0x344
			cmd_buffer_index--;
 80022f4:	4b19      	ldr	r3, [pc, #100]	@ (800235c <shell_run+0xfc>)
 80022f6:	681b      	ldr	r3, [r3, #0]
 80022f8:	3b01      	subs	r3, #1
 80022fa:	4a18      	ldr	r2, [pc, #96]	@ (800235c <shell_run+0xfc>)
 80022fc:	6013      	str	r3, [r2, #0]
			h_shell->drv.transmit("\b \b", 3); // "Deletes" the character on the terminal
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	f8d3 3384 	ldr.w	r3, [r3, #900]	@ 0x384
 8002304:	2103      	movs	r1, #3
 8002306:	4817      	ldr	r0, [pc, #92]	@ (8002364 <shell_run+0x104>)
 8002308:	4798      	blx	r3
		}
		break;
 800230a:	e01e      	b.n	800234a <shell_run+0xea>

	default: // Other characters
		// Only store characters if the buffer has space
		if (cmd_buffer_index < SHELL_CMD_BUFFER_SIZE)
 800230c:	4b13      	ldr	r3, [pc, #76]	@ (800235c <shell_run+0xfc>)
 800230e:	681b      	ldr	r3, [r3, #0]
 8002310:	2b3f      	cmp	r3, #63	@ 0x3f
 8002312:	dc1b      	bgt.n	800234c <shell_run+0xec>
		{
			if (is_character_valid(c))
 8002314:	7afb      	ldrb	r3, [r7, #11]
 8002316:	4618      	mov	r0, r3
 8002318:	f7ff fda0 	bl	8001e5c <is_character_valid>
 800231c:	4603      	mov	r3, r0
 800231e:	2b00      	cmp	r3, #0
 8002320:	d014      	beq.n	800234c <shell_run+0xec>
			{
				h_shell->drv.transmit(&c, 1); // echo
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	f8d3 3384 	ldr.w	r3, [r3, #900]	@ 0x384
 8002328:	f107 020b 	add.w	r2, r7, #11
 800232c:	2101      	movs	r1, #1
 800232e:	4610      	mov	r0, r2
 8002330:	4798      	blx	r3
				h_shell->cmd_buffer[cmd_buffer_index++] = c; // Store
 8002332:	4b0a      	ldr	r3, [pc, #40]	@ (800235c <shell_run+0xfc>)
 8002334:	681b      	ldr	r3, [r3, #0]
 8002336:	1c5a      	adds	r2, r3, #1
 8002338:	4908      	ldr	r1, [pc, #32]	@ (800235c <shell_run+0xfc>)
 800233a:	600a      	str	r2, [r1, #0]
 800233c:	7af9      	ldrb	r1, [r7, #11]
 800233e:	687a      	ldr	r2, [r7, #4]
 8002340:	4413      	add	r3, r2
 8002342:	460a      	mov	r2, r1
 8002344:	f883 2344 	strb.w	r2, [r3, #836]	@ 0x344
 8002348:	e000      	b.n	800234c <shell_run+0xec>
		break;
 800234a:	bf00      	nop
			}
		}
	}
	return 0;
 800234c:	2300      	movs	r3, #0
}
 800234e:	4618      	mov	r0, r3
 8002350:	3710      	adds	r7, #16
 8002352:	46bd      	mov	sp, r7
 8002354:	bd80      	pop	{r7, pc}
 8002356:	bf00      	nop
 8002358:	08009894 	.word	0x08009894
 800235c:	200006f4 	.word	0x200006f4
 8002360:	08009820 	.word	0x08009820
 8002364:	08009898 	.word	0x08009898

08002368 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8002368:	480d      	ldr	r0, [pc, #52]	@ (80023a0 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800236a:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
    bl  SystemInit
 800236c:	f7ff f8ea 	bl	8001544 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002370:	480c      	ldr	r0, [pc, #48]	@ (80023a4 <LoopForever+0x6>)
  ldr r1, =_edata
 8002372:	490d      	ldr	r1, [pc, #52]	@ (80023a8 <LoopForever+0xa>)
  ldr r2, =_sidata
 8002374:	4a0d      	ldr	r2, [pc, #52]	@ (80023ac <LoopForever+0xe>)
  movs r3, #0
 8002376:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8002378:	e002      	b.n	8002380 <LoopCopyDataInit>

0800237a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800237a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800237c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800237e:	3304      	adds	r3, #4

08002380 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002380:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002382:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002384:	d3f9      	bcc.n	800237a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002386:	4a0a      	ldr	r2, [pc, #40]	@ (80023b0 <LoopForever+0x12>)
  ldr r4, =_ebss
 8002388:	4c0a      	ldr	r4, [pc, #40]	@ (80023b4 <LoopForever+0x16>)
  movs r3, #0
 800238a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800238c:	e001      	b.n	8002392 <LoopFillZerobss>

0800238e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800238e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002390:	3204      	adds	r2, #4

08002392 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002392:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002394:	d3fb      	bcc.n	800238e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002396:	f006 fd4d 	bl	8008e34 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800239a:	f7fe ff47 	bl	800122c <main>

0800239e <LoopForever>:

LoopForever:
    b LoopForever
 800239e:	e7fe      	b.n	800239e <LoopForever>
  ldr   r0, =_estack
 80023a0:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80023a4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80023a8:	2000005c 	.word	0x2000005c
  ldr r2, =_sidata
 80023ac:	08009a20 	.word	0x08009a20
  ldr r2, =_sbss
 80023b0:	2000005c 	.word	0x2000005c
  ldr r4, =_ebss
 80023b4:	20000844 	.word	0x20000844

080023b8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80023b8:	e7fe      	b.n	80023b8 <ADC1_2_IRQHandler>

080023ba <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80023ba:	b580      	push	{r7, lr}
 80023bc:	b082      	sub	sp, #8
 80023be:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80023c0:	2300      	movs	r3, #0
 80023c2:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80023c4:	2003      	movs	r0, #3
 80023c6:	f001 f9dc 	bl	8003782 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80023ca:	200f      	movs	r0, #15
 80023cc:	f7fe ffcc 	bl	8001368 <HAL_InitTick>
 80023d0:	4603      	mov	r3, r0
 80023d2:	2b00      	cmp	r3, #0
 80023d4:	d002      	beq.n	80023dc <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80023d6:	2301      	movs	r3, #1
 80023d8:	71fb      	strb	r3, [r7, #7]
 80023da:	e001      	b.n	80023e0 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80023dc:	f7fe ffa0 	bl	8001320 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80023e0:	79fb      	ldrb	r3, [r7, #7]

}
 80023e2:	4618      	mov	r0, r3
 80023e4:	3708      	adds	r7, #8
 80023e6:	46bd      	mov	sp, r7
 80023e8:	bd80      	pop	{r7, pc}
	...

080023ec <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80023ec:	b480      	push	{r7}
 80023ee:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80023f0:	4b05      	ldr	r3, [pc, #20]	@ (8002408 <HAL_IncTick+0x1c>)
 80023f2:	681a      	ldr	r2, [r3, #0]
 80023f4:	4b05      	ldr	r3, [pc, #20]	@ (800240c <HAL_IncTick+0x20>)
 80023f6:	681b      	ldr	r3, [r3, #0]
 80023f8:	4413      	add	r3, r2
 80023fa:	4a03      	ldr	r2, [pc, #12]	@ (8002408 <HAL_IncTick+0x1c>)
 80023fc:	6013      	str	r3, [r2, #0]
}
 80023fe:	bf00      	nop
 8002400:	46bd      	mov	sp, r7
 8002402:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002406:	4770      	bx	lr
 8002408:	200006f8 	.word	0x200006f8
 800240c:	20000008 	.word	0x20000008

08002410 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002410:	b480      	push	{r7}
 8002412:	af00      	add	r7, sp, #0
  return uwTick;
 8002414:	4b03      	ldr	r3, [pc, #12]	@ (8002424 <HAL_GetTick+0x14>)
 8002416:	681b      	ldr	r3, [r3, #0]
}
 8002418:	4618      	mov	r0, r3
 800241a:	46bd      	mov	sp, r7
 800241c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002420:	4770      	bx	lr
 8002422:	bf00      	nop
 8002424:	200006f8 	.word	0x200006f8

08002428 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8002428:	b480      	push	{r7}
 800242a:	b083      	sub	sp, #12
 800242c:	af00      	add	r7, sp, #0
 800242e:	6078      	str	r0, [r7, #4]
 8002430:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	689b      	ldr	r3, [r3, #8]
 8002436:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 800243a:	683b      	ldr	r3, [r7, #0]
 800243c:	431a      	orrs	r2, r3
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	609a      	str	r2, [r3, #8]
}
 8002442:	bf00      	nop
 8002444:	370c      	adds	r7, #12
 8002446:	46bd      	mov	sp, r7
 8002448:	f85d 7b04 	ldr.w	r7, [sp], #4
 800244c:	4770      	bx	lr

0800244e <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 800244e:	b480      	push	{r7}
 8002450:	b083      	sub	sp, #12
 8002452:	af00      	add	r7, sp, #0
 8002454:	6078      	str	r0, [r7, #4]
 8002456:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	689b      	ldr	r3, [r3, #8]
 800245c:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8002460:	683b      	ldr	r3, [r7, #0]
 8002462:	431a      	orrs	r2, r3
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	609a      	str	r2, [r3, #8]
}
 8002468:	bf00      	nop
 800246a:	370c      	adds	r7, #12
 800246c:	46bd      	mov	sp, r7
 800246e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002472:	4770      	bx	lr

08002474 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8002474:	b480      	push	{r7}
 8002476:	b083      	sub	sp, #12
 8002478:	af00      	add	r7, sp, #0
 800247a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	689b      	ldr	r3, [r3, #8]
 8002480:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8002484:	4618      	mov	r0, r3
 8002486:	370c      	adds	r7, #12
 8002488:	46bd      	mov	sp, r7
 800248a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800248e:	4770      	bx	lr

08002490 <LL_ADC_SetOffset>:
  *             (fADC) to convert in 12-bit resolution.\n
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8002490:	b480      	push	{r7}
 8002492:	b087      	sub	sp, #28
 8002494:	af00      	add	r7, sp, #0
 8002496:	60f8      	str	r0, [r7, #12]
 8002498:	60b9      	str	r1, [r7, #8]
 800249a:	607a      	str	r2, [r7, #4]
 800249c:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800249e:	68fb      	ldr	r3, [r7, #12]
 80024a0:	3360      	adds	r3, #96	@ 0x60
 80024a2:	461a      	mov	r2, r3
 80024a4:	68bb      	ldr	r3, [r7, #8]
 80024a6:	009b      	lsls	r3, r3, #2
 80024a8:	4413      	add	r3, r2
 80024aa:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80024ac:	697b      	ldr	r3, [r7, #20]
 80024ae:	681a      	ldr	r2, [r3, #0]
 80024b0:	4b08      	ldr	r3, [pc, #32]	@ (80024d4 <LL_ADC_SetOffset+0x44>)
 80024b2:	4013      	ands	r3, r2
 80024b4:	687a      	ldr	r2, [r7, #4]
 80024b6:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 80024ba:	683a      	ldr	r2, [r7, #0]
 80024bc:	430a      	orrs	r2, r1
 80024be:	4313      	orrs	r3, r2
 80024c0:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 80024c4:	697b      	ldr	r3, [r7, #20]
 80024c6:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 80024c8:	bf00      	nop
 80024ca:	371c      	adds	r7, #28
 80024cc:	46bd      	mov	sp, r7
 80024ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024d2:	4770      	bx	lr
 80024d4:	03fff000 	.word	0x03fff000

080024d8 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 80024d8:	b480      	push	{r7}
 80024da:	b085      	sub	sp, #20
 80024dc:	af00      	add	r7, sp, #0
 80024de:	6078      	str	r0, [r7, #4]
 80024e0:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	3360      	adds	r3, #96	@ 0x60
 80024e6:	461a      	mov	r2, r3
 80024e8:	683b      	ldr	r3, [r7, #0]
 80024ea:	009b      	lsls	r3, r3, #2
 80024ec:	4413      	add	r3, r2
 80024ee:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80024f0:	68fb      	ldr	r3, [r7, #12]
 80024f2:	681b      	ldr	r3, [r3, #0]
 80024f4:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 80024f8:	4618      	mov	r0, r3
 80024fa:	3714      	adds	r7, #20
 80024fc:	46bd      	mov	sp, r7
 80024fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002502:	4770      	bx	lr

08002504 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8002504:	b480      	push	{r7}
 8002506:	b087      	sub	sp, #28
 8002508:	af00      	add	r7, sp, #0
 800250a:	60f8      	str	r0, [r7, #12]
 800250c:	60b9      	str	r1, [r7, #8]
 800250e:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002510:	68fb      	ldr	r3, [r7, #12]
 8002512:	3360      	adds	r3, #96	@ 0x60
 8002514:	461a      	mov	r2, r3
 8002516:	68bb      	ldr	r3, [r7, #8]
 8002518:	009b      	lsls	r3, r3, #2
 800251a:	4413      	add	r3, r2
 800251c:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800251e:	697b      	ldr	r3, [r7, #20]
 8002520:	681b      	ldr	r3, [r3, #0]
 8002522:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	431a      	orrs	r2, r3
 800252a:	697b      	ldr	r3, [r7, #20]
 800252c:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 800252e:	bf00      	nop
 8002530:	371c      	adds	r7, #28
 8002532:	46bd      	mov	sp, r7
 8002534:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002538:	4770      	bx	lr

0800253a <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 800253a:	b480      	push	{r7}
 800253c:	b087      	sub	sp, #28
 800253e:	af00      	add	r7, sp, #0
 8002540:	60f8      	str	r0, [r7, #12]
 8002542:	60b9      	str	r1, [r7, #8]
 8002544:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002546:	68fb      	ldr	r3, [r7, #12]
 8002548:	3360      	adds	r3, #96	@ 0x60
 800254a:	461a      	mov	r2, r3
 800254c:	68bb      	ldr	r3, [r7, #8]
 800254e:	009b      	lsls	r3, r3, #2
 8002550:	4413      	add	r3, r2
 8002552:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002554:	697b      	ldr	r3, [r7, #20]
 8002556:	681b      	ldr	r3, [r3, #0]
 8002558:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	431a      	orrs	r2, r3
 8002560:	697b      	ldr	r3, [r7, #20]
 8002562:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 8002564:	bf00      	nop
 8002566:	371c      	adds	r7, #28
 8002568:	46bd      	mov	sp, r7
 800256a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800256e:	4770      	bx	lr

08002570 <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 8002570:	b480      	push	{r7}
 8002572:	b087      	sub	sp, #28
 8002574:	af00      	add	r7, sp, #0
 8002576:	60f8      	str	r0, [r7, #12]
 8002578:	60b9      	str	r1, [r7, #8]
 800257a:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800257c:	68fb      	ldr	r3, [r7, #12]
 800257e:	3360      	adds	r3, #96	@ 0x60
 8002580:	461a      	mov	r2, r3
 8002582:	68bb      	ldr	r3, [r7, #8]
 8002584:	009b      	lsls	r3, r3, #2
 8002586:	4413      	add	r3, r2
 8002588:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800258a:	697b      	ldr	r3, [r7, #20]
 800258c:	681b      	ldr	r3, [r3, #0]
 800258e:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	431a      	orrs	r2, r3
 8002596:	697b      	ldr	r3, [r7, #20]
 8002598:	601a      	str	r2, [r3, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 800259a:	bf00      	nop
 800259c:	371c      	adds	r7, #28
 800259e:	46bd      	mov	sp, r7
 80025a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025a4:	4770      	bx	lr

080025a6 <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 80025a6:	b480      	push	{r7}
 80025a8:	b083      	sub	sp, #12
 80025aa:	af00      	add	r7, sp, #0
 80025ac:	6078      	str	r0, [r7, #4]
 80025ae:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	695b      	ldr	r3, [r3, #20]
 80025b4:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80025b8:	683b      	ldr	r3, [r7, #0]
 80025ba:	431a      	orrs	r2, r3
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	615a      	str	r2, [r3, #20]
}
 80025c0:	bf00      	nop
 80025c2:	370c      	adds	r7, #12
 80025c4:	46bd      	mov	sp, r7
 80025c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025ca:	4770      	bx	lr

080025cc <LL_ADC_REG_SetSequencerRanks>:
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles
  *             (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 80025cc:	b480      	push	{r7}
 80025ce:	b087      	sub	sp, #28
 80025d0:	af00      	add	r7, sp, #0
 80025d2:	60f8      	str	r0, [r7, #12]
 80025d4:	60b9      	str	r1, [r7, #8]
 80025d6:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 80025d8:	68fb      	ldr	r3, [r7, #12]
 80025da:	3330      	adds	r3, #48	@ 0x30
 80025dc:	461a      	mov	r2, r3
 80025de:	68bb      	ldr	r3, [r7, #8]
 80025e0:	0a1b      	lsrs	r3, r3, #8
 80025e2:	009b      	lsls	r3, r3, #2
 80025e4:	f003 030c 	and.w	r3, r3, #12
 80025e8:	4413      	add	r3, r2
 80025ea:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 80025ec:	697b      	ldr	r3, [r7, #20]
 80025ee:	681a      	ldr	r2, [r3, #0]
 80025f0:	68bb      	ldr	r3, [r7, #8]
 80025f2:	f003 031f 	and.w	r3, r3, #31
 80025f6:	211f      	movs	r1, #31
 80025f8:	fa01 f303 	lsl.w	r3, r1, r3
 80025fc:	43db      	mvns	r3, r3
 80025fe:	401a      	ands	r2, r3
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	0e9b      	lsrs	r3, r3, #26
 8002604:	f003 011f 	and.w	r1, r3, #31
 8002608:	68bb      	ldr	r3, [r7, #8]
 800260a:	f003 031f 	and.w	r3, r3, #31
 800260e:	fa01 f303 	lsl.w	r3, r1, r3
 8002612:	431a      	orrs	r2, r3
 8002614:	697b      	ldr	r3, [r7, #20]
 8002616:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8002618:	bf00      	nop
 800261a:	371c      	adds	r7, #28
 800261c:	46bd      	mov	sp, r7
 800261e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002622:	4770      	bx	lr

08002624 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8002624:	b480      	push	{r7}
 8002626:	b087      	sub	sp, #28
 8002628:	af00      	add	r7, sp, #0
 800262a:	60f8      	str	r0, [r7, #12]
 800262c:	60b9      	str	r1, [r7, #8]
 800262e:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8002630:	68fb      	ldr	r3, [r7, #12]
 8002632:	3314      	adds	r3, #20
 8002634:	461a      	mov	r2, r3
 8002636:	68bb      	ldr	r3, [r7, #8]
 8002638:	0e5b      	lsrs	r3, r3, #25
 800263a:	009b      	lsls	r3, r3, #2
 800263c:	f003 0304 	and.w	r3, r3, #4
 8002640:	4413      	add	r3, r2
 8002642:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8002644:	697b      	ldr	r3, [r7, #20]
 8002646:	681a      	ldr	r2, [r3, #0]
 8002648:	68bb      	ldr	r3, [r7, #8]
 800264a:	0d1b      	lsrs	r3, r3, #20
 800264c:	f003 031f 	and.w	r3, r3, #31
 8002650:	2107      	movs	r1, #7
 8002652:	fa01 f303 	lsl.w	r3, r1, r3
 8002656:	43db      	mvns	r3, r3
 8002658:	401a      	ands	r2, r3
 800265a:	68bb      	ldr	r3, [r7, #8]
 800265c:	0d1b      	lsrs	r3, r3, #20
 800265e:	f003 031f 	and.w	r3, r3, #31
 8002662:	6879      	ldr	r1, [r7, #4]
 8002664:	fa01 f303 	lsl.w	r3, r1, r3
 8002668:	431a      	orrs	r2, r3
 800266a:	697b      	ldr	r3, [r7, #20]
 800266c:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 800266e:	bf00      	nop
 8002670:	371c      	adds	r7, #28
 8002672:	46bd      	mov	sp, r7
 8002674:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002678:	4770      	bx	lr
	...

0800267c <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 800267c:	b480      	push	{r7}
 800267e:	b085      	sub	sp, #20
 8002680:	af00      	add	r7, sp, #0
 8002682:	60f8      	str	r0, [r7, #12]
 8002684:	60b9      	str	r1, [r7, #8]
 8002686:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8002688:	68fb      	ldr	r3, [r7, #12]
 800268a:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 800268e:	68bb      	ldr	r3, [r7, #8]
 8002690:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002694:	43db      	mvns	r3, r3
 8002696:	401a      	ands	r2, r3
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	f003 0318 	and.w	r3, r3, #24
 800269e:	4908      	ldr	r1, [pc, #32]	@ (80026c0 <LL_ADC_SetChannelSingleDiff+0x44>)
 80026a0:	40d9      	lsrs	r1, r3
 80026a2:	68bb      	ldr	r3, [r7, #8]
 80026a4:	400b      	ands	r3, r1
 80026a6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80026aa:	431a      	orrs	r2, r3
 80026ac:	68fb      	ldr	r3, [r7, #12]
 80026ae:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 80026b2:	bf00      	nop
 80026b4:	3714      	adds	r7, #20
 80026b6:	46bd      	mov	sp, r7
 80026b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026bc:	4770      	bx	lr
 80026be:	bf00      	nop
 80026c0:	0007ffff 	.word	0x0007ffff

080026c4 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 80026c4:	b480      	push	{r7}
 80026c6:	b083      	sub	sp, #12
 80026c8:	af00      	add	r7, sp, #0
 80026ca:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	689b      	ldr	r3, [r3, #8]
 80026d0:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 80026d4:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80026d8:	687a      	ldr	r2, [r7, #4]
 80026da:	6093      	str	r3, [r2, #8]
}
 80026dc:	bf00      	nop
 80026de:	370c      	adds	r7, #12
 80026e0:	46bd      	mov	sp, r7
 80026e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026e6:	4770      	bx	lr

080026e8 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 80026e8:	b480      	push	{r7}
 80026ea:	b083      	sub	sp, #12
 80026ec:	af00      	add	r7, sp, #0
 80026ee:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	689b      	ldr	r3, [r3, #8]
 80026f4:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80026f8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80026fc:	d101      	bne.n	8002702 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 80026fe:	2301      	movs	r3, #1
 8002700:	e000      	b.n	8002704 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8002702:	2300      	movs	r3, #0
}
 8002704:	4618      	mov	r0, r3
 8002706:	370c      	adds	r7, #12
 8002708:	46bd      	mov	sp, r7
 800270a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800270e:	4770      	bx	lr

08002710 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8002710:	b480      	push	{r7}
 8002712:	b083      	sub	sp, #12
 8002714:	af00      	add	r7, sp, #0
 8002716:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	689b      	ldr	r3, [r3, #8]
 800271c:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 8002720:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002724:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 800272c:	bf00      	nop
 800272e:	370c      	adds	r7, #12
 8002730:	46bd      	mov	sp, r7
 8002732:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002736:	4770      	bx	lr

08002738 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8002738:	b480      	push	{r7}
 800273a:	b083      	sub	sp, #12
 800273c:	af00      	add	r7, sp, #0
 800273e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	689b      	ldr	r3, [r3, #8]
 8002744:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002748:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800274c:	d101      	bne.n	8002752 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 800274e:	2301      	movs	r3, #1
 8002750:	e000      	b.n	8002754 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8002752:	2300      	movs	r3, #0
}
 8002754:	4618      	mov	r0, r3
 8002756:	370c      	adds	r7, #12
 8002758:	46bd      	mov	sp, r7
 800275a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800275e:	4770      	bx	lr

08002760 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8002760:	b480      	push	{r7}
 8002762:	b083      	sub	sp, #12
 8002764:	af00      	add	r7, sp, #0
 8002766:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	689b      	ldr	r3, [r3, #8]
 800276c:	f003 0301 	and.w	r3, r3, #1
 8002770:	2b01      	cmp	r3, #1
 8002772:	d101      	bne.n	8002778 <LL_ADC_IsEnabled+0x18>
 8002774:	2301      	movs	r3, #1
 8002776:	e000      	b.n	800277a <LL_ADC_IsEnabled+0x1a>
 8002778:	2300      	movs	r3, #0
}
 800277a:	4618      	mov	r0, r3
 800277c:	370c      	adds	r7, #12
 800277e:	46bd      	mov	sp, r7
 8002780:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002784:	4770      	bx	lr

08002786 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8002786:	b480      	push	{r7}
 8002788:	b083      	sub	sp, #12
 800278a:	af00      	add	r7, sp, #0
 800278c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	689b      	ldr	r3, [r3, #8]
 8002792:	f003 0304 	and.w	r3, r3, #4
 8002796:	2b04      	cmp	r3, #4
 8002798:	d101      	bne.n	800279e <LL_ADC_REG_IsConversionOngoing+0x18>
 800279a:	2301      	movs	r3, #1
 800279c:	e000      	b.n	80027a0 <LL_ADC_REG_IsConversionOngoing+0x1a>
 800279e:	2300      	movs	r3, #0
}
 80027a0:	4618      	mov	r0, r3
 80027a2:	370c      	adds	r7, #12
 80027a4:	46bd      	mov	sp, r7
 80027a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027aa:	4770      	bx	lr

080027ac <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 80027ac:	b480      	push	{r7}
 80027ae:	b083      	sub	sp, #12
 80027b0:	af00      	add	r7, sp, #0
 80027b2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	689b      	ldr	r3, [r3, #8]
 80027b8:	f003 0308 	and.w	r3, r3, #8
 80027bc:	2b08      	cmp	r3, #8
 80027be:	d101      	bne.n	80027c4 <LL_ADC_INJ_IsConversionOngoing+0x18>
 80027c0:	2301      	movs	r3, #1
 80027c2:	e000      	b.n	80027c6 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 80027c4:	2300      	movs	r3, #0
}
 80027c6:	4618      	mov	r0, r3
 80027c8:	370c      	adds	r7, #12
 80027ca:	46bd      	mov	sp, r7
 80027cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027d0:	4770      	bx	lr
	...

080027d4 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80027d4:	b590      	push	{r4, r7, lr}
 80027d6:	b089      	sub	sp, #36	@ 0x24
 80027d8:	af00      	add	r7, sp, #0
 80027da:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80027dc:	2300      	movs	r3, #0
 80027de:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 80027e0:	2300      	movs	r3, #0
 80027e2:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	2b00      	cmp	r3, #0
 80027e8:	d101      	bne.n	80027ee <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 80027ea:	2301      	movs	r3, #1
 80027ec:	e1a9      	b.n	8002b42 <HAL_ADC_Init+0x36e>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	695b      	ldr	r3, [r3, #20]
 80027f2:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80027f8:	2b00      	cmp	r3, #0
 80027fa:	d109      	bne.n	8002810 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80027fc:	6878      	ldr	r0, [r7, #4]
 80027fe:	f7fe fb19 	bl	8000e34 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	2200      	movs	r2, #0
 8002806:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	2200      	movs	r2, #0
 800280c:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	681b      	ldr	r3, [r3, #0]
 8002814:	4618      	mov	r0, r3
 8002816:	f7ff ff67 	bl	80026e8 <LL_ADC_IsDeepPowerDownEnabled>
 800281a:	4603      	mov	r3, r0
 800281c:	2b00      	cmp	r3, #0
 800281e:	d004      	beq.n	800282a <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	681b      	ldr	r3, [r3, #0]
 8002824:	4618      	mov	r0, r3
 8002826:	f7ff ff4d 	bl	80026c4 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	681b      	ldr	r3, [r3, #0]
 800282e:	4618      	mov	r0, r3
 8002830:	f7ff ff82 	bl	8002738 <LL_ADC_IsInternalRegulatorEnabled>
 8002834:	4603      	mov	r3, r0
 8002836:	2b00      	cmp	r3, #0
 8002838:	d115      	bne.n	8002866 <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	681b      	ldr	r3, [r3, #0]
 800283e:	4618      	mov	r0, r3
 8002840:	f7ff ff66 	bl	8002710 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002844:	4b9c      	ldr	r3, [pc, #624]	@ (8002ab8 <HAL_ADC_Init+0x2e4>)
 8002846:	681b      	ldr	r3, [r3, #0]
 8002848:	099b      	lsrs	r3, r3, #6
 800284a:	4a9c      	ldr	r2, [pc, #624]	@ (8002abc <HAL_ADC_Init+0x2e8>)
 800284c:	fba2 2303 	umull	r2, r3, r2, r3
 8002850:	099b      	lsrs	r3, r3, #6
 8002852:	3301      	adds	r3, #1
 8002854:	005b      	lsls	r3, r3, #1
 8002856:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8002858:	e002      	b.n	8002860 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 800285a:	68fb      	ldr	r3, [r7, #12]
 800285c:	3b01      	subs	r3, #1
 800285e:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8002860:	68fb      	ldr	r3, [r7, #12]
 8002862:	2b00      	cmp	r3, #0
 8002864:	d1f9      	bne.n	800285a <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	681b      	ldr	r3, [r3, #0]
 800286a:	4618      	mov	r0, r3
 800286c:	f7ff ff64 	bl	8002738 <LL_ADC_IsInternalRegulatorEnabled>
 8002870:	4603      	mov	r3, r0
 8002872:	2b00      	cmp	r3, #0
 8002874:	d10d      	bne.n	8002892 <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800287a:	f043 0210 	orr.w	r2, r3, #16
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002886:	f043 0201 	orr.w	r2, r3, #1
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 800288e:	2301      	movs	r3, #1
 8002890:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	681b      	ldr	r3, [r3, #0]
 8002896:	4618      	mov	r0, r3
 8002898:	f7ff ff75 	bl	8002786 <LL_ADC_REG_IsConversionOngoing>
 800289c:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80028a2:	f003 0310 	and.w	r3, r3, #16
 80028a6:	2b00      	cmp	r3, #0
 80028a8:	f040 8142 	bne.w	8002b30 <HAL_ADC_Init+0x35c>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 80028ac:	697b      	ldr	r3, [r7, #20]
 80028ae:	2b00      	cmp	r3, #0
 80028b0:	f040 813e 	bne.w	8002b30 <HAL_ADC_Init+0x35c>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80028b8:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 80028bc:	f043 0202 	orr.w	r2, r3, #2
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	681b      	ldr	r3, [r3, #0]
 80028c8:	4618      	mov	r0, r3
 80028ca:	f7ff ff49 	bl	8002760 <LL_ADC_IsEnabled>
 80028ce:	4603      	mov	r3, r0
 80028d0:	2b00      	cmp	r3, #0
 80028d2:	d141      	bne.n	8002958 <HAL_ADC_Init+0x184>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80028dc:	d004      	beq.n	80028e8 <HAL_ADC_Init+0x114>
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	681b      	ldr	r3, [r3, #0]
 80028e2:	4a77      	ldr	r2, [pc, #476]	@ (8002ac0 <HAL_ADC_Init+0x2ec>)
 80028e4:	4293      	cmp	r3, r2
 80028e6:	d10f      	bne.n	8002908 <HAL_ADC_Init+0x134>
 80028e8:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 80028ec:	f7ff ff38 	bl	8002760 <LL_ADC_IsEnabled>
 80028f0:	4604      	mov	r4, r0
 80028f2:	4873      	ldr	r0, [pc, #460]	@ (8002ac0 <HAL_ADC_Init+0x2ec>)
 80028f4:	f7ff ff34 	bl	8002760 <LL_ADC_IsEnabled>
 80028f8:	4603      	mov	r3, r0
 80028fa:	4323      	orrs	r3, r4
 80028fc:	2b00      	cmp	r3, #0
 80028fe:	bf0c      	ite	eq
 8002900:	2301      	moveq	r3, #1
 8002902:	2300      	movne	r3, #0
 8002904:	b2db      	uxtb	r3, r3
 8002906:	e012      	b.n	800292e <HAL_ADC_Init+0x15a>
 8002908:	486e      	ldr	r0, [pc, #440]	@ (8002ac4 <HAL_ADC_Init+0x2f0>)
 800290a:	f7ff ff29 	bl	8002760 <LL_ADC_IsEnabled>
 800290e:	4604      	mov	r4, r0
 8002910:	486d      	ldr	r0, [pc, #436]	@ (8002ac8 <HAL_ADC_Init+0x2f4>)
 8002912:	f7ff ff25 	bl	8002760 <LL_ADC_IsEnabled>
 8002916:	4603      	mov	r3, r0
 8002918:	431c      	orrs	r4, r3
 800291a:	486c      	ldr	r0, [pc, #432]	@ (8002acc <HAL_ADC_Init+0x2f8>)
 800291c:	f7ff ff20 	bl	8002760 <LL_ADC_IsEnabled>
 8002920:	4603      	mov	r3, r0
 8002922:	4323      	orrs	r3, r4
 8002924:	2b00      	cmp	r3, #0
 8002926:	bf0c      	ite	eq
 8002928:	2301      	moveq	r3, #1
 800292a:	2300      	movne	r3, #0
 800292c:	b2db      	uxtb	r3, r3
 800292e:	2b00      	cmp	r3, #0
 8002930:	d012      	beq.n	8002958 <HAL_ADC_Init+0x184>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	681b      	ldr	r3, [r3, #0]
 8002936:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800293a:	d004      	beq.n	8002946 <HAL_ADC_Init+0x172>
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	681b      	ldr	r3, [r3, #0]
 8002940:	4a5f      	ldr	r2, [pc, #380]	@ (8002ac0 <HAL_ADC_Init+0x2ec>)
 8002942:	4293      	cmp	r3, r2
 8002944:	d101      	bne.n	800294a <HAL_ADC_Init+0x176>
 8002946:	4a62      	ldr	r2, [pc, #392]	@ (8002ad0 <HAL_ADC_Init+0x2fc>)
 8002948:	e000      	b.n	800294c <HAL_ADC_Init+0x178>
 800294a:	4a62      	ldr	r2, [pc, #392]	@ (8002ad4 <HAL_ADC_Init+0x300>)
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	685b      	ldr	r3, [r3, #4]
 8002950:	4619      	mov	r1, r3
 8002952:	4610      	mov	r0, r2
 8002954:	f7ff fd68 	bl	8002428 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	7f5b      	ldrb	r3, [r3, #29]
 800295c:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002962:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 8002968:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 800296e:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8002976:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002978:	4313      	orrs	r3, r2
 800297a:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8002982:	2b01      	cmp	r3, #1
 8002984:	d106      	bne.n	8002994 <HAL_ADC_Init+0x1c0>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800298a:	3b01      	subs	r3, #1
 800298c:	045b      	lsls	r3, r3, #17
 800298e:	69ba      	ldr	r2, [r7, #24]
 8002990:	4313      	orrs	r3, r2
 8002992:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002998:	2b00      	cmp	r3, #0
 800299a:	d009      	beq.n	80029b0 <HAL_ADC_Init+0x1dc>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80029a0:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                   | hadc->Init.ExternalTrigConvEdge
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80029a8:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80029aa:	69ba      	ldr	r2, [r7, #24]
 80029ac:	4313      	orrs	r3, r2
 80029ae:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	681b      	ldr	r3, [r3, #0]
 80029b4:	68da      	ldr	r2, [r3, #12]
 80029b6:	4b48      	ldr	r3, [pc, #288]	@ (8002ad8 <HAL_ADC_Init+0x304>)
 80029b8:	4013      	ands	r3, r2
 80029ba:	687a      	ldr	r2, [r7, #4]
 80029bc:	6812      	ldr	r2, [r2, #0]
 80029be:	69b9      	ldr	r1, [r7, #24]
 80029c0:	430b      	orrs	r3, r1
 80029c2:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	681b      	ldr	r3, [r3, #0]
 80029c8:	691b      	ldr	r3, [r3, #16]
 80029ca:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	681b      	ldr	r3, [r3, #0]
 80029d6:	430a      	orrs	r2, r1
 80029d8:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	681b      	ldr	r3, [r3, #0]
 80029de:	4618      	mov	r0, r3
 80029e0:	f7ff fee4 	bl	80027ac <LL_ADC_INJ_IsConversionOngoing>
 80029e4:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80029e6:	697b      	ldr	r3, [r7, #20]
 80029e8:	2b00      	cmp	r3, #0
 80029ea:	d17f      	bne.n	8002aec <HAL_ADC_Init+0x318>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80029ec:	693b      	ldr	r3, [r7, #16]
 80029ee:	2b00      	cmp	r3, #0
 80029f0:	d17c      	bne.n	8002aec <HAL_ADC_Init+0x318>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	7f1b      	ldrb	r3, [r3, #28]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 80029f6:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80029fe:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8002a00:	4313      	orrs	r3, r2
 8002a02:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	681b      	ldr	r3, [r3, #0]
 8002a08:	68db      	ldr	r3, [r3, #12]
 8002a0a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8002a0e:	f023 0302 	bic.w	r3, r3, #2
 8002a12:	687a      	ldr	r2, [r7, #4]
 8002a14:	6812      	ldr	r2, [r2, #0]
 8002a16:	69b9      	ldr	r1, [r7, #24]
 8002a18:	430b      	orrs	r3, r1
 8002a1a:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	691b      	ldr	r3, [r3, #16]
 8002a20:	2b00      	cmp	r3, #0
 8002a22:	d017      	beq.n	8002a54 <HAL_ADC_Init+0x280>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	681b      	ldr	r3, [r3, #0]
 8002a28:	691a      	ldr	r2, [r3, #16]
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	681b      	ldr	r3, [r3, #0]
 8002a2e:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8002a32:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	681b      	ldr	r3, [r3, #0]
 8002a38:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8002a3c:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8002a40:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002a44:	687a      	ldr	r2, [r7, #4]
 8002a46:	6911      	ldr	r1, [r2, #16]
 8002a48:	687a      	ldr	r2, [r7, #4]
 8002a4a:	6812      	ldr	r2, [r2, #0]
 8002a4c:	430b      	orrs	r3, r1
 8002a4e:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
 8002a52:	e013      	b.n	8002a7c <HAL_ADC_Init+0x2a8>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	681b      	ldr	r3, [r3, #0]
 8002a58:	691a      	ldr	r2, [r3, #16]
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	681b      	ldr	r3, [r3, #0]
 8002a5e:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8002a62:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	681b      	ldr	r3, [r3, #0]
 8002a68:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8002a6c:	687a      	ldr	r2, [r7, #4]
 8002a6e:	6812      	ldr	r2, [r2, #0]
 8002a70:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8002a74:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002a78:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002a82:	2b01      	cmp	r3, #1
 8002a84:	d12a      	bne.n	8002adc <HAL_ADC_Init+0x308>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	681b      	ldr	r3, [r3, #0]
 8002a8a:	691b      	ldr	r3, [r3, #16]
 8002a8c:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8002a90:	f023 0304 	bic.w	r3, r3, #4
 8002a94:	687a      	ldr	r2, [r7, #4]
 8002a96:	6c51      	ldr	r1, [r2, #68]	@ 0x44
 8002a98:	687a      	ldr	r2, [r7, #4]
 8002a9a:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8002a9c:	4311      	orrs	r1, r2
 8002a9e:	687a      	ldr	r2, [r7, #4]
 8002aa0:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8002aa2:	4311      	orrs	r1, r2
 8002aa4:	687a      	ldr	r2, [r7, #4]
 8002aa6:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8002aa8:	430a      	orrs	r2, r1
 8002aaa:	431a      	orrs	r2, r3
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	681b      	ldr	r3, [r3, #0]
 8002ab0:	f042 0201 	orr.w	r2, r2, #1
 8002ab4:	611a      	str	r2, [r3, #16]
 8002ab6:	e019      	b.n	8002aec <HAL_ADC_Init+0x318>
 8002ab8:	20000000 	.word	0x20000000
 8002abc:	053e2d63 	.word	0x053e2d63
 8002ac0:	50000100 	.word	0x50000100
 8002ac4:	50000400 	.word	0x50000400
 8002ac8:	50000500 	.word	0x50000500
 8002acc:	50000600 	.word	0x50000600
 8002ad0:	50000300 	.word	0x50000300
 8002ad4:	50000700 	.word	0x50000700
 8002ad8:	fff04007 	.word	0xfff04007
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	681b      	ldr	r3, [r3, #0]
 8002ae0:	691a      	ldr	r2, [r3, #16]
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	681b      	ldr	r3, [r3, #0]
 8002ae6:	f022 0201 	bic.w	r2, r2, #1
 8002aea:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	695b      	ldr	r3, [r3, #20]
 8002af0:	2b01      	cmp	r3, #1
 8002af2:	d10c      	bne.n	8002b0e <HAL_ADC_Init+0x33a>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	681b      	ldr	r3, [r3, #0]
 8002af8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002afa:	f023 010f 	bic.w	r1, r3, #15
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	6a1b      	ldr	r3, [r3, #32]
 8002b02:	1e5a      	subs	r2, r3, #1
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	681b      	ldr	r3, [r3, #0]
 8002b08:	430a      	orrs	r2, r1
 8002b0a:	631a      	str	r2, [r3, #48]	@ 0x30
 8002b0c:	e007      	b.n	8002b1e <HAL_ADC_Init+0x34a>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	681b      	ldr	r3, [r3, #0]
 8002b12:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	681b      	ldr	r3, [r3, #0]
 8002b18:	f022 020f 	bic.w	r2, r2, #15
 8002b1c:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002b22:	f023 0303 	bic.w	r3, r3, #3
 8002b26:	f043 0201 	orr.w	r2, r3, #1
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	65da      	str	r2, [r3, #92]	@ 0x5c
 8002b2e:	e007      	b.n	8002b40 <HAL_ADC_Init+0x36c>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002b34:	f043 0210 	orr.w	r2, r3, #16
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8002b3c:	2301      	movs	r3, #1
 8002b3e:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8002b40:	7ffb      	ldrb	r3, [r7, #31]
}
 8002b42:	4618      	mov	r0, r3
 8002b44:	3724      	adds	r7, #36	@ 0x24
 8002b46:	46bd      	mov	sp, r7
 8002b48:	bd90      	pop	{r4, r7, pc}
 8002b4a:	bf00      	nop

08002b4c <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8002b4c:	b580      	push	{r7, lr}
 8002b4e:	b0b6      	sub	sp, #216	@ 0xd8
 8002b50:	af00      	add	r7, sp, #0
 8002b52:	6078      	str	r0, [r7, #4]
 8002b54:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002b56:	2300      	movs	r3, #0
 8002b58:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8002b5c:	2300      	movs	r3, #0
 8002b5e:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8002b66:	2b01      	cmp	r3, #1
 8002b68:	d102      	bne.n	8002b70 <HAL_ADC_ConfigChannel+0x24>
 8002b6a:	2302      	movs	r3, #2
 8002b6c:	f000 bc13 	b.w	8003396 <HAL_ADC_ConfigChannel+0x84a>
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	2201      	movs	r2, #1
 8002b74:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	681b      	ldr	r3, [r3, #0]
 8002b7c:	4618      	mov	r0, r3
 8002b7e:	f7ff fe02 	bl	8002786 <LL_ADC_REG_IsConversionOngoing>
 8002b82:	4603      	mov	r3, r0
 8002b84:	2b00      	cmp	r3, #0
 8002b86:	f040 83f3 	bne.w	8003370 <HAL_ADC_ConfigChannel+0x824>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	6818      	ldr	r0, [r3, #0]
 8002b8e:	683b      	ldr	r3, [r7, #0]
 8002b90:	6859      	ldr	r1, [r3, #4]
 8002b92:	683b      	ldr	r3, [r7, #0]
 8002b94:	681b      	ldr	r3, [r3, #0]
 8002b96:	461a      	mov	r2, r3
 8002b98:	f7ff fd18 	bl	80025cc <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	681b      	ldr	r3, [r3, #0]
 8002ba0:	4618      	mov	r0, r3
 8002ba2:	f7ff fdf0 	bl	8002786 <LL_ADC_REG_IsConversionOngoing>
 8002ba6:	f8c7 00d0 	str.w	r0, [r7, #208]	@ 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	681b      	ldr	r3, [r3, #0]
 8002bae:	4618      	mov	r0, r3
 8002bb0:	f7ff fdfc 	bl	80027ac <LL_ADC_INJ_IsConversionOngoing>
 8002bb4:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8002bb8:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 8002bbc:	2b00      	cmp	r3, #0
 8002bbe:	f040 81d9 	bne.w	8002f74 <HAL_ADC_ConfigChannel+0x428>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8002bc2:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8002bc6:	2b00      	cmp	r3, #0
 8002bc8:	f040 81d4 	bne.w	8002f74 <HAL_ADC_ConfigChannel+0x428>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8002bcc:	683b      	ldr	r3, [r7, #0]
 8002bce:	689b      	ldr	r3, [r3, #8]
 8002bd0:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8002bd4:	d10f      	bne.n	8002bf6 <HAL_ADC_ConfigChannel+0xaa>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	6818      	ldr	r0, [r3, #0]
 8002bda:	683b      	ldr	r3, [r7, #0]
 8002bdc:	681b      	ldr	r3, [r3, #0]
 8002bde:	2200      	movs	r2, #0
 8002be0:	4619      	mov	r1, r3
 8002be2:	f7ff fd1f 	bl	8002624 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	681b      	ldr	r3, [r3, #0]
 8002bea:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 8002bee:	4618      	mov	r0, r3
 8002bf0:	f7ff fcd9 	bl	80025a6 <LL_ADC_SetSamplingTimeCommonConfig>
 8002bf4:	e00e      	b.n	8002c14 <HAL_ADC_ConfigChannel+0xc8>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	6818      	ldr	r0, [r3, #0]
 8002bfa:	683b      	ldr	r3, [r7, #0]
 8002bfc:	6819      	ldr	r1, [r3, #0]
 8002bfe:	683b      	ldr	r3, [r7, #0]
 8002c00:	689b      	ldr	r3, [r3, #8]
 8002c02:	461a      	mov	r2, r3
 8002c04:	f7ff fd0e 	bl	8002624 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	681b      	ldr	r3, [r3, #0]
 8002c0c:	2100      	movs	r1, #0
 8002c0e:	4618      	mov	r0, r3
 8002c10:	f7ff fcc9 	bl	80025a6 <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 8002c14:	683b      	ldr	r3, [r7, #0]
 8002c16:	695a      	ldr	r2, [r3, #20]
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	681b      	ldr	r3, [r3, #0]
 8002c1c:	68db      	ldr	r3, [r3, #12]
 8002c1e:	08db      	lsrs	r3, r3, #3
 8002c20:	f003 0303 	and.w	r3, r3, #3
 8002c24:	005b      	lsls	r3, r3, #1
 8002c26:	fa02 f303 	lsl.w	r3, r2, r3
 8002c2a:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 8002c2e:	683b      	ldr	r3, [r7, #0]
 8002c30:	691b      	ldr	r3, [r3, #16]
 8002c32:	2b04      	cmp	r3, #4
 8002c34:	d022      	beq.n	8002c7c <HAL_ADC_ConfigChannel+0x130>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	6818      	ldr	r0, [r3, #0]
 8002c3a:	683b      	ldr	r3, [r7, #0]
 8002c3c:	6919      	ldr	r1, [r3, #16]
 8002c3e:	683b      	ldr	r3, [r7, #0]
 8002c40:	681a      	ldr	r2, [r3, #0]
 8002c42:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8002c46:	f7ff fc23 	bl	8002490 <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(pConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(pConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, pConfig->OffsetNumber, pConfig->OffsetSign);
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	6818      	ldr	r0, [r3, #0]
 8002c4e:	683b      	ldr	r3, [r7, #0]
 8002c50:	6919      	ldr	r1, [r3, #16]
 8002c52:	683b      	ldr	r3, [r7, #0]
 8002c54:	699b      	ldr	r3, [r3, #24]
 8002c56:	461a      	mov	r2, r3
 8002c58:	f7ff fc6f 	bl	800253a <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	6818      	ldr	r0, [r3, #0]
 8002c60:	683b      	ldr	r3, [r7, #0]
 8002c62:	6919      	ldr	r1, [r3, #16]
                                   (pConfig->OffsetSaturation == ENABLE) ?
 8002c64:	683b      	ldr	r3, [r7, #0]
 8002c66:	7f1b      	ldrb	r3, [r3, #28]
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8002c68:	2b01      	cmp	r3, #1
 8002c6a:	d102      	bne.n	8002c72 <HAL_ADC_ConfigChannel+0x126>
 8002c6c:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002c70:	e000      	b.n	8002c74 <HAL_ADC_ConfigChannel+0x128>
 8002c72:	2300      	movs	r3, #0
 8002c74:	461a      	mov	r2, r3
 8002c76:	f7ff fc7b 	bl	8002570 <LL_ADC_SetOffsetSaturation>
 8002c7a:	e17b      	b.n	8002f74 <HAL_ADC_ConfigChannel+0x428>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	681b      	ldr	r3, [r3, #0]
 8002c80:	2100      	movs	r1, #0
 8002c82:	4618      	mov	r0, r3
 8002c84:	f7ff fc28 	bl	80024d8 <LL_ADC_GetOffsetChannel>
 8002c88:	4603      	mov	r3, r0
 8002c8a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002c8e:	2b00      	cmp	r3, #0
 8002c90:	d10a      	bne.n	8002ca8 <HAL_ADC_ConfigChannel+0x15c>
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	681b      	ldr	r3, [r3, #0]
 8002c96:	2100      	movs	r1, #0
 8002c98:	4618      	mov	r0, r3
 8002c9a:	f7ff fc1d 	bl	80024d8 <LL_ADC_GetOffsetChannel>
 8002c9e:	4603      	mov	r3, r0
 8002ca0:	0e9b      	lsrs	r3, r3, #26
 8002ca2:	f003 021f 	and.w	r2, r3, #31
 8002ca6:	e01e      	b.n	8002ce6 <HAL_ADC_ConfigChannel+0x19a>
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	681b      	ldr	r3, [r3, #0]
 8002cac:	2100      	movs	r1, #0
 8002cae:	4618      	mov	r0, r3
 8002cb0:	f7ff fc12 	bl	80024d8 <LL_ADC_GetOffsetChannel>
 8002cb4:	4603      	mov	r3, r0
 8002cb6:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002cba:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8002cbe:	fa93 f3a3 	rbit	r3, r3
 8002cc2:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8002cc6:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8002cca:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8002cce:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8002cd2:	2b00      	cmp	r3, #0
 8002cd4:	d101      	bne.n	8002cda <HAL_ADC_ConfigChannel+0x18e>
  {
    return 32U;
 8002cd6:	2320      	movs	r3, #32
 8002cd8:	e004      	b.n	8002ce4 <HAL_ADC_ConfigChannel+0x198>
  }
  return __builtin_clz(value);
 8002cda:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8002cde:	fab3 f383 	clz	r3, r3
 8002ce2:	b2db      	uxtb	r3, r3
 8002ce4:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002ce6:	683b      	ldr	r3, [r7, #0]
 8002ce8:	681b      	ldr	r3, [r3, #0]
 8002cea:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002cee:	2b00      	cmp	r3, #0
 8002cf0:	d105      	bne.n	8002cfe <HAL_ADC_ConfigChannel+0x1b2>
 8002cf2:	683b      	ldr	r3, [r7, #0]
 8002cf4:	681b      	ldr	r3, [r3, #0]
 8002cf6:	0e9b      	lsrs	r3, r3, #26
 8002cf8:	f003 031f 	and.w	r3, r3, #31
 8002cfc:	e018      	b.n	8002d30 <HAL_ADC_ConfigChannel+0x1e4>
 8002cfe:	683b      	ldr	r3, [r7, #0]
 8002d00:	681b      	ldr	r3, [r3, #0]
 8002d02:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d06:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8002d0a:	fa93 f3a3 	rbit	r3, r3
 8002d0e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  return result;
 8002d12:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8002d16:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  if (value == 0U)
 8002d1a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8002d1e:	2b00      	cmp	r3, #0
 8002d20:	d101      	bne.n	8002d26 <HAL_ADC_ConfigChannel+0x1da>
    return 32U;
 8002d22:	2320      	movs	r3, #32
 8002d24:	e004      	b.n	8002d30 <HAL_ADC_ConfigChannel+0x1e4>
  return __builtin_clz(value);
 8002d26:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8002d2a:	fab3 f383 	clz	r3, r3
 8002d2e:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8002d30:	429a      	cmp	r2, r3
 8002d32:	d106      	bne.n	8002d42 <HAL_ADC_ConfigChannel+0x1f6>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	681b      	ldr	r3, [r3, #0]
 8002d38:	2200      	movs	r2, #0
 8002d3a:	2100      	movs	r1, #0
 8002d3c:	4618      	mov	r0, r3
 8002d3e:	f7ff fbe1 	bl	8002504 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	681b      	ldr	r3, [r3, #0]
 8002d46:	2101      	movs	r1, #1
 8002d48:	4618      	mov	r0, r3
 8002d4a:	f7ff fbc5 	bl	80024d8 <LL_ADC_GetOffsetChannel>
 8002d4e:	4603      	mov	r3, r0
 8002d50:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002d54:	2b00      	cmp	r3, #0
 8002d56:	d10a      	bne.n	8002d6e <HAL_ADC_ConfigChannel+0x222>
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	681b      	ldr	r3, [r3, #0]
 8002d5c:	2101      	movs	r1, #1
 8002d5e:	4618      	mov	r0, r3
 8002d60:	f7ff fbba 	bl	80024d8 <LL_ADC_GetOffsetChannel>
 8002d64:	4603      	mov	r3, r0
 8002d66:	0e9b      	lsrs	r3, r3, #26
 8002d68:	f003 021f 	and.w	r2, r3, #31
 8002d6c:	e01e      	b.n	8002dac <HAL_ADC_ConfigChannel+0x260>
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	681b      	ldr	r3, [r3, #0]
 8002d72:	2101      	movs	r1, #1
 8002d74:	4618      	mov	r0, r3
 8002d76:	f7ff fbaf 	bl	80024d8 <LL_ADC_GetOffsetChannel>
 8002d7a:	4603      	mov	r3, r0
 8002d7c:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d80:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8002d84:	fa93 f3a3 	rbit	r3, r3
 8002d88:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  return result;
 8002d8c:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8002d90:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  if (value == 0U)
 8002d94:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8002d98:	2b00      	cmp	r3, #0
 8002d9a:	d101      	bne.n	8002da0 <HAL_ADC_ConfigChannel+0x254>
    return 32U;
 8002d9c:	2320      	movs	r3, #32
 8002d9e:	e004      	b.n	8002daa <HAL_ADC_ConfigChannel+0x25e>
  return __builtin_clz(value);
 8002da0:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8002da4:	fab3 f383 	clz	r3, r3
 8002da8:	b2db      	uxtb	r3, r3
 8002daa:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002dac:	683b      	ldr	r3, [r7, #0]
 8002dae:	681b      	ldr	r3, [r3, #0]
 8002db0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002db4:	2b00      	cmp	r3, #0
 8002db6:	d105      	bne.n	8002dc4 <HAL_ADC_ConfigChannel+0x278>
 8002db8:	683b      	ldr	r3, [r7, #0]
 8002dba:	681b      	ldr	r3, [r3, #0]
 8002dbc:	0e9b      	lsrs	r3, r3, #26
 8002dbe:	f003 031f 	and.w	r3, r3, #31
 8002dc2:	e018      	b.n	8002df6 <HAL_ADC_ConfigChannel+0x2aa>
 8002dc4:	683b      	ldr	r3, [r7, #0]
 8002dc6:	681b      	ldr	r3, [r3, #0]
 8002dc8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002dcc:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8002dd0:	fa93 f3a3 	rbit	r3, r3
 8002dd4:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  return result;
 8002dd8:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8002ddc:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  if (value == 0U)
 8002de0:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8002de4:	2b00      	cmp	r3, #0
 8002de6:	d101      	bne.n	8002dec <HAL_ADC_ConfigChannel+0x2a0>
    return 32U;
 8002de8:	2320      	movs	r3, #32
 8002dea:	e004      	b.n	8002df6 <HAL_ADC_ConfigChannel+0x2aa>
  return __builtin_clz(value);
 8002dec:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8002df0:	fab3 f383 	clz	r3, r3
 8002df4:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8002df6:	429a      	cmp	r2, r3
 8002df8:	d106      	bne.n	8002e08 <HAL_ADC_ConfigChannel+0x2bc>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	681b      	ldr	r3, [r3, #0]
 8002dfe:	2200      	movs	r2, #0
 8002e00:	2101      	movs	r1, #1
 8002e02:	4618      	mov	r0, r3
 8002e04:	f7ff fb7e 	bl	8002504 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	681b      	ldr	r3, [r3, #0]
 8002e0c:	2102      	movs	r1, #2
 8002e0e:	4618      	mov	r0, r3
 8002e10:	f7ff fb62 	bl	80024d8 <LL_ADC_GetOffsetChannel>
 8002e14:	4603      	mov	r3, r0
 8002e16:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002e1a:	2b00      	cmp	r3, #0
 8002e1c:	d10a      	bne.n	8002e34 <HAL_ADC_ConfigChannel+0x2e8>
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	681b      	ldr	r3, [r3, #0]
 8002e22:	2102      	movs	r1, #2
 8002e24:	4618      	mov	r0, r3
 8002e26:	f7ff fb57 	bl	80024d8 <LL_ADC_GetOffsetChannel>
 8002e2a:	4603      	mov	r3, r0
 8002e2c:	0e9b      	lsrs	r3, r3, #26
 8002e2e:	f003 021f 	and.w	r2, r3, #31
 8002e32:	e01e      	b.n	8002e72 <HAL_ADC_ConfigChannel+0x326>
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	681b      	ldr	r3, [r3, #0]
 8002e38:	2102      	movs	r1, #2
 8002e3a:	4618      	mov	r0, r3
 8002e3c:	f7ff fb4c 	bl	80024d8 <LL_ADC_GetOffsetChannel>
 8002e40:	4603      	mov	r3, r0
 8002e42:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e46:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002e4a:	fa93 f3a3 	rbit	r3, r3
 8002e4e:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  return result;
 8002e52:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8002e56:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  if (value == 0U)
 8002e5a:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8002e5e:	2b00      	cmp	r3, #0
 8002e60:	d101      	bne.n	8002e66 <HAL_ADC_ConfigChannel+0x31a>
    return 32U;
 8002e62:	2320      	movs	r3, #32
 8002e64:	e004      	b.n	8002e70 <HAL_ADC_ConfigChannel+0x324>
  return __builtin_clz(value);
 8002e66:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8002e6a:	fab3 f383 	clz	r3, r3
 8002e6e:	b2db      	uxtb	r3, r3
 8002e70:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002e72:	683b      	ldr	r3, [r7, #0]
 8002e74:	681b      	ldr	r3, [r3, #0]
 8002e76:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002e7a:	2b00      	cmp	r3, #0
 8002e7c:	d105      	bne.n	8002e8a <HAL_ADC_ConfigChannel+0x33e>
 8002e7e:	683b      	ldr	r3, [r7, #0]
 8002e80:	681b      	ldr	r3, [r3, #0]
 8002e82:	0e9b      	lsrs	r3, r3, #26
 8002e84:	f003 031f 	and.w	r3, r3, #31
 8002e88:	e016      	b.n	8002eb8 <HAL_ADC_ConfigChannel+0x36c>
 8002e8a:	683b      	ldr	r3, [r7, #0]
 8002e8c:	681b      	ldr	r3, [r3, #0]
 8002e8e:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e92:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8002e96:	fa93 f3a3 	rbit	r3, r3
 8002e9a:	67fb      	str	r3, [r7, #124]	@ 0x7c
  return result;
 8002e9c:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8002e9e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  if (value == 0U)
 8002ea2:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8002ea6:	2b00      	cmp	r3, #0
 8002ea8:	d101      	bne.n	8002eae <HAL_ADC_ConfigChannel+0x362>
    return 32U;
 8002eaa:	2320      	movs	r3, #32
 8002eac:	e004      	b.n	8002eb8 <HAL_ADC_ConfigChannel+0x36c>
  return __builtin_clz(value);
 8002eae:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8002eb2:	fab3 f383 	clz	r3, r3
 8002eb6:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8002eb8:	429a      	cmp	r2, r3
 8002eba:	d106      	bne.n	8002eca <HAL_ADC_ConfigChannel+0x37e>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	681b      	ldr	r3, [r3, #0]
 8002ec0:	2200      	movs	r2, #0
 8002ec2:	2102      	movs	r1, #2
 8002ec4:	4618      	mov	r0, r3
 8002ec6:	f7ff fb1d 	bl	8002504 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	681b      	ldr	r3, [r3, #0]
 8002ece:	2103      	movs	r1, #3
 8002ed0:	4618      	mov	r0, r3
 8002ed2:	f7ff fb01 	bl	80024d8 <LL_ADC_GetOffsetChannel>
 8002ed6:	4603      	mov	r3, r0
 8002ed8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002edc:	2b00      	cmp	r3, #0
 8002ede:	d10a      	bne.n	8002ef6 <HAL_ADC_ConfigChannel+0x3aa>
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	681b      	ldr	r3, [r3, #0]
 8002ee4:	2103      	movs	r1, #3
 8002ee6:	4618      	mov	r0, r3
 8002ee8:	f7ff faf6 	bl	80024d8 <LL_ADC_GetOffsetChannel>
 8002eec:	4603      	mov	r3, r0
 8002eee:	0e9b      	lsrs	r3, r3, #26
 8002ef0:	f003 021f 	and.w	r2, r3, #31
 8002ef4:	e017      	b.n	8002f26 <HAL_ADC_ConfigChannel+0x3da>
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	681b      	ldr	r3, [r3, #0]
 8002efa:	2103      	movs	r1, #3
 8002efc:	4618      	mov	r0, r3
 8002efe:	f7ff faeb 	bl	80024d8 <LL_ADC_GetOffsetChannel>
 8002f02:	4603      	mov	r3, r0
 8002f04:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f06:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002f08:	fa93 f3a3 	rbit	r3, r3
 8002f0c:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 8002f0e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8002f10:	67bb      	str	r3, [r7, #120]	@ 0x78
  if (value == 0U)
 8002f12:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8002f14:	2b00      	cmp	r3, #0
 8002f16:	d101      	bne.n	8002f1c <HAL_ADC_ConfigChannel+0x3d0>
    return 32U;
 8002f18:	2320      	movs	r3, #32
 8002f1a:	e003      	b.n	8002f24 <HAL_ADC_ConfigChannel+0x3d8>
  return __builtin_clz(value);
 8002f1c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8002f1e:	fab3 f383 	clz	r3, r3
 8002f22:	b2db      	uxtb	r3, r3
 8002f24:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002f26:	683b      	ldr	r3, [r7, #0]
 8002f28:	681b      	ldr	r3, [r3, #0]
 8002f2a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002f2e:	2b00      	cmp	r3, #0
 8002f30:	d105      	bne.n	8002f3e <HAL_ADC_ConfigChannel+0x3f2>
 8002f32:	683b      	ldr	r3, [r7, #0]
 8002f34:	681b      	ldr	r3, [r3, #0]
 8002f36:	0e9b      	lsrs	r3, r3, #26
 8002f38:	f003 031f 	and.w	r3, r3, #31
 8002f3c:	e011      	b.n	8002f62 <HAL_ADC_ConfigChannel+0x416>
 8002f3e:	683b      	ldr	r3, [r7, #0]
 8002f40:	681b      	ldr	r3, [r3, #0]
 8002f42:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f44:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8002f46:	fa93 f3a3 	rbit	r3, r3
 8002f4a:	667b      	str	r3, [r7, #100]	@ 0x64
  return result;
 8002f4c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8002f4e:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (value == 0U)
 8002f50:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002f52:	2b00      	cmp	r3, #0
 8002f54:	d101      	bne.n	8002f5a <HAL_ADC_ConfigChannel+0x40e>
    return 32U;
 8002f56:	2320      	movs	r3, #32
 8002f58:	e003      	b.n	8002f62 <HAL_ADC_ConfigChannel+0x416>
  return __builtin_clz(value);
 8002f5a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002f5c:	fab3 f383 	clz	r3, r3
 8002f60:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8002f62:	429a      	cmp	r2, r3
 8002f64:	d106      	bne.n	8002f74 <HAL_ADC_ConfigChannel+0x428>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	2200      	movs	r2, #0
 8002f6c:	2103      	movs	r1, #3
 8002f6e:	4618      	mov	r0, r3
 8002f70:	f7ff fac8 	bl	8002504 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	681b      	ldr	r3, [r3, #0]
 8002f78:	4618      	mov	r0, r3
 8002f7a:	f7ff fbf1 	bl	8002760 <LL_ADC_IsEnabled>
 8002f7e:	4603      	mov	r3, r0
 8002f80:	2b00      	cmp	r3, #0
 8002f82:	f040 813d 	bne.w	8003200 <HAL_ADC_ConfigChannel+0x6b4>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	6818      	ldr	r0, [r3, #0]
 8002f8a:	683b      	ldr	r3, [r7, #0]
 8002f8c:	6819      	ldr	r1, [r3, #0]
 8002f8e:	683b      	ldr	r3, [r7, #0]
 8002f90:	68db      	ldr	r3, [r3, #12]
 8002f92:	461a      	mov	r2, r3
 8002f94:	f7ff fb72 	bl	800267c <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8002f98:	683b      	ldr	r3, [r7, #0]
 8002f9a:	68db      	ldr	r3, [r3, #12]
 8002f9c:	4aa2      	ldr	r2, [pc, #648]	@ (8003228 <HAL_ADC_ConfigChannel+0x6dc>)
 8002f9e:	4293      	cmp	r3, r2
 8002fa0:	f040 812e 	bne.w	8003200 <HAL_ADC_ConfigChannel+0x6b4>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8002fa8:	683b      	ldr	r3, [r7, #0]
 8002faa:	681b      	ldr	r3, [r3, #0]
 8002fac:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002fb0:	2b00      	cmp	r3, #0
 8002fb2:	d10b      	bne.n	8002fcc <HAL_ADC_ConfigChannel+0x480>
 8002fb4:	683b      	ldr	r3, [r7, #0]
 8002fb6:	681b      	ldr	r3, [r3, #0]
 8002fb8:	0e9b      	lsrs	r3, r3, #26
 8002fba:	3301      	adds	r3, #1
 8002fbc:	f003 031f 	and.w	r3, r3, #31
 8002fc0:	2b09      	cmp	r3, #9
 8002fc2:	bf94      	ite	ls
 8002fc4:	2301      	movls	r3, #1
 8002fc6:	2300      	movhi	r3, #0
 8002fc8:	b2db      	uxtb	r3, r3
 8002fca:	e019      	b.n	8003000 <HAL_ADC_ConfigChannel+0x4b4>
 8002fcc:	683b      	ldr	r3, [r7, #0]
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002fd2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002fd4:	fa93 f3a3 	rbit	r3, r3
 8002fd8:	65bb      	str	r3, [r7, #88]	@ 0x58
  return result;
 8002fda:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002fdc:	663b      	str	r3, [r7, #96]	@ 0x60
  if (value == 0U)
 8002fde:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8002fe0:	2b00      	cmp	r3, #0
 8002fe2:	d101      	bne.n	8002fe8 <HAL_ADC_ConfigChannel+0x49c>
    return 32U;
 8002fe4:	2320      	movs	r3, #32
 8002fe6:	e003      	b.n	8002ff0 <HAL_ADC_ConfigChannel+0x4a4>
  return __builtin_clz(value);
 8002fe8:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8002fea:	fab3 f383 	clz	r3, r3
 8002fee:	b2db      	uxtb	r3, r3
 8002ff0:	3301      	adds	r3, #1
 8002ff2:	f003 031f 	and.w	r3, r3, #31
 8002ff6:	2b09      	cmp	r3, #9
 8002ff8:	bf94      	ite	ls
 8002ffa:	2301      	movls	r3, #1
 8002ffc:	2300      	movhi	r3, #0
 8002ffe:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003000:	2b00      	cmp	r3, #0
 8003002:	d079      	beq.n	80030f8 <HAL_ADC_ConfigChannel+0x5ac>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8003004:	683b      	ldr	r3, [r7, #0]
 8003006:	681b      	ldr	r3, [r3, #0]
 8003008:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800300c:	2b00      	cmp	r3, #0
 800300e:	d107      	bne.n	8003020 <HAL_ADC_ConfigChannel+0x4d4>
 8003010:	683b      	ldr	r3, [r7, #0]
 8003012:	681b      	ldr	r3, [r3, #0]
 8003014:	0e9b      	lsrs	r3, r3, #26
 8003016:	3301      	adds	r3, #1
 8003018:	069b      	lsls	r3, r3, #26
 800301a:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800301e:	e015      	b.n	800304c <HAL_ADC_ConfigChannel+0x500>
 8003020:	683b      	ldr	r3, [r7, #0]
 8003022:	681b      	ldr	r3, [r3, #0]
 8003024:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003026:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003028:	fa93 f3a3 	rbit	r3, r3
 800302c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 800302e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003030:	657b      	str	r3, [r7, #84]	@ 0x54
  if (value == 0U)
 8003032:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003034:	2b00      	cmp	r3, #0
 8003036:	d101      	bne.n	800303c <HAL_ADC_ConfigChannel+0x4f0>
    return 32U;
 8003038:	2320      	movs	r3, #32
 800303a:	e003      	b.n	8003044 <HAL_ADC_ConfigChannel+0x4f8>
  return __builtin_clz(value);
 800303c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800303e:	fab3 f383 	clz	r3, r3
 8003042:	b2db      	uxtb	r3, r3
 8003044:	3301      	adds	r3, #1
 8003046:	069b      	lsls	r3, r3, #26
 8003048:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800304c:	683b      	ldr	r3, [r7, #0]
 800304e:	681b      	ldr	r3, [r3, #0]
 8003050:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003054:	2b00      	cmp	r3, #0
 8003056:	d109      	bne.n	800306c <HAL_ADC_ConfigChannel+0x520>
 8003058:	683b      	ldr	r3, [r7, #0]
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	0e9b      	lsrs	r3, r3, #26
 800305e:	3301      	adds	r3, #1
 8003060:	f003 031f 	and.w	r3, r3, #31
 8003064:	2101      	movs	r1, #1
 8003066:	fa01 f303 	lsl.w	r3, r1, r3
 800306a:	e017      	b.n	800309c <HAL_ADC_ConfigChannel+0x550>
 800306c:	683b      	ldr	r3, [r7, #0]
 800306e:	681b      	ldr	r3, [r3, #0]
 8003070:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003072:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003074:	fa93 f3a3 	rbit	r3, r3
 8003078:	643b      	str	r3, [r7, #64]	@ 0x40
  return result;
 800307a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800307c:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (value == 0U)
 800307e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003080:	2b00      	cmp	r3, #0
 8003082:	d101      	bne.n	8003088 <HAL_ADC_ConfigChannel+0x53c>
    return 32U;
 8003084:	2320      	movs	r3, #32
 8003086:	e003      	b.n	8003090 <HAL_ADC_ConfigChannel+0x544>
  return __builtin_clz(value);
 8003088:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800308a:	fab3 f383 	clz	r3, r3
 800308e:	b2db      	uxtb	r3, r3
 8003090:	3301      	adds	r3, #1
 8003092:	f003 031f 	and.w	r3, r3, #31
 8003096:	2101      	movs	r1, #1
 8003098:	fa01 f303 	lsl.w	r3, r1, r3
 800309c:	ea42 0103 	orr.w	r1, r2, r3
 80030a0:	683b      	ldr	r3, [r7, #0]
 80030a2:	681b      	ldr	r3, [r3, #0]
 80030a4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80030a8:	2b00      	cmp	r3, #0
 80030aa:	d10a      	bne.n	80030c2 <HAL_ADC_ConfigChannel+0x576>
 80030ac:	683b      	ldr	r3, [r7, #0]
 80030ae:	681b      	ldr	r3, [r3, #0]
 80030b0:	0e9b      	lsrs	r3, r3, #26
 80030b2:	3301      	adds	r3, #1
 80030b4:	f003 021f 	and.w	r2, r3, #31
 80030b8:	4613      	mov	r3, r2
 80030ba:	005b      	lsls	r3, r3, #1
 80030bc:	4413      	add	r3, r2
 80030be:	051b      	lsls	r3, r3, #20
 80030c0:	e018      	b.n	80030f4 <HAL_ADC_ConfigChannel+0x5a8>
 80030c2:	683b      	ldr	r3, [r7, #0]
 80030c4:	681b      	ldr	r3, [r3, #0]
 80030c6:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80030c8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80030ca:	fa93 f3a3 	rbit	r3, r3
 80030ce:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 80030d0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80030d2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (value == 0U)
 80030d4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80030d6:	2b00      	cmp	r3, #0
 80030d8:	d101      	bne.n	80030de <HAL_ADC_ConfigChannel+0x592>
    return 32U;
 80030da:	2320      	movs	r3, #32
 80030dc:	e003      	b.n	80030e6 <HAL_ADC_ConfigChannel+0x59a>
  return __builtin_clz(value);
 80030de:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80030e0:	fab3 f383 	clz	r3, r3
 80030e4:	b2db      	uxtb	r3, r3
 80030e6:	3301      	adds	r3, #1
 80030e8:	f003 021f 	and.w	r2, r3, #31
 80030ec:	4613      	mov	r3, r2
 80030ee:	005b      	lsls	r3, r3, #1
 80030f0:	4413      	add	r3, r2
 80030f2:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80030f4:	430b      	orrs	r3, r1
 80030f6:	e07e      	b.n	80031f6 <HAL_ADC_ConfigChannel+0x6aa>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80030f8:	683b      	ldr	r3, [r7, #0]
 80030fa:	681b      	ldr	r3, [r3, #0]
 80030fc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003100:	2b00      	cmp	r3, #0
 8003102:	d107      	bne.n	8003114 <HAL_ADC_ConfigChannel+0x5c8>
 8003104:	683b      	ldr	r3, [r7, #0]
 8003106:	681b      	ldr	r3, [r3, #0]
 8003108:	0e9b      	lsrs	r3, r3, #26
 800310a:	3301      	adds	r3, #1
 800310c:	069b      	lsls	r3, r3, #26
 800310e:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8003112:	e015      	b.n	8003140 <HAL_ADC_ConfigChannel+0x5f4>
 8003114:	683b      	ldr	r3, [r7, #0]
 8003116:	681b      	ldr	r3, [r3, #0]
 8003118:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800311a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800311c:	fa93 f3a3 	rbit	r3, r3
 8003120:	62bb      	str	r3, [r7, #40]	@ 0x28
  return result;
 8003122:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003124:	633b      	str	r3, [r7, #48]	@ 0x30
  if (value == 0U)
 8003126:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003128:	2b00      	cmp	r3, #0
 800312a:	d101      	bne.n	8003130 <HAL_ADC_ConfigChannel+0x5e4>
    return 32U;
 800312c:	2320      	movs	r3, #32
 800312e:	e003      	b.n	8003138 <HAL_ADC_ConfigChannel+0x5ec>
  return __builtin_clz(value);
 8003130:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003132:	fab3 f383 	clz	r3, r3
 8003136:	b2db      	uxtb	r3, r3
 8003138:	3301      	adds	r3, #1
 800313a:	069b      	lsls	r3, r3, #26
 800313c:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8003140:	683b      	ldr	r3, [r7, #0]
 8003142:	681b      	ldr	r3, [r3, #0]
 8003144:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003148:	2b00      	cmp	r3, #0
 800314a:	d109      	bne.n	8003160 <HAL_ADC_ConfigChannel+0x614>
 800314c:	683b      	ldr	r3, [r7, #0]
 800314e:	681b      	ldr	r3, [r3, #0]
 8003150:	0e9b      	lsrs	r3, r3, #26
 8003152:	3301      	adds	r3, #1
 8003154:	f003 031f 	and.w	r3, r3, #31
 8003158:	2101      	movs	r1, #1
 800315a:	fa01 f303 	lsl.w	r3, r1, r3
 800315e:	e017      	b.n	8003190 <HAL_ADC_ConfigChannel+0x644>
 8003160:	683b      	ldr	r3, [r7, #0]
 8003162:	681b      	ldr	r3, [r3, #0]
 8003164:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003166:	6a3b      	ldr	r3, [r7, #32]
 8003168:	fa93 f3a3 	rbit	r3, r3
 800316c:	61fb      	str	r3, [r7, #28]
  return result;
 800316e:	69fb      	ldr	r3, [r7, #28]
 8003170:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8003172:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003174:	2b00      	cmp	r3, #0
 8003176:	d101      	bne.n	800317c <HAL_ADC_ConfigChannel+0x630>
    return 32U;
 8003178:	2320      	movs	r3, #32
 800317a:	e003      	b.n	8003184 <HAL_ADC_ConfigChannel+0x638>
  return __builtin_clz(value);
 800317c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800317e:	fab3 f383 	clz	r3, r3
 8003182:	b2db      	uxtb	r3, r3
 8003184:	3301      	adds	r3, #1
 8003186:	f003 031f 	and.w	r3, r3, #31
 800318a:	2101      	movs	r1, #1
 800318c:	fa01 f303 	lsl.w	r3, r1, r3
 8003190:	ea42 0103 	orr.w	r1, r2, r3
 8003194:	683b      	ldr	r3, [r7, #0]
 8003196:	681b      	ldr	r3, [r3, #0]
 8003198:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800319c:	2b00      	cmp	r3, #0
 800319e:	d10d      	bne.n	80031bc <HAL_ADC_ConfigChannel+0x670>
 80031a0:	683b      	ldr	r3, [r7, #0]
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	0e9b      	lsrs	r3, r3, #26
 80031a6:	3301      	adds	r3, #1
 80031a8:	f003 021f 	and.w	r2, r3, #31
 80031ac:	4613      	mov	r3, r2
 80031ae:	005b      	lsls	r3, r3, #1
 80031b0:	4413      	add	r3, r2
 80031b2:	3b1e      	subs	r3, #30
 80031b4:	051b      	lsls	r3, r3, #20
 80031b6:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80031ba:	e01b      	b.n	80031f4 <HAL_ADC_ConfigChannel+0x6a8>
 80031bc:	683b      	ldr	r3, [r7, #0]
 80031be:	681b      	ldr	r3, [r3, #0]
 80031c0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80031c2:	697b      	ldr	r3, [r7, #20]
 80031c4:	fa93 f3a3 	rbit	r3, r3
 80031c8:	613b      	str	r3, [r7, #16]
  return result;
 80031ca:	693b      	ldr	r3, [r7, #16]
 80031cc:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 80031ce:	69bb      	ldr	r3, [r7, #24]
 80031d0:	2b00      	cmp	r3, #0
 80031d2:	d101      	bne.n	80031d8 <HAL_ADC_ConfigChannel+0x68c>
    return 32U;
 80031d4:	2320      	movs	r3, #32
 80031d6:	e003      	b.n	80031e0 <HAL_ADC_ConfigChannel+0x694>
  return __builtin_clz(value);
 80031d8:	69bb      	ldr	r3, [r7, #24]
 80031da:	fab3 f383 	clz	r3, r3
 80031de:	b2db      	uxtb	r3, r3
 80031e0:	3301      	adds	r3, #1
 80031e2:	f003 021f 	and.w	r2, r3, #31
 80031e6:	4613      	mov	r3, r2
 80031e8:	005b      	lsls	r3, r3, #1
 80031ea:	4413      	add	r3, r2
 80031ec:	3b1e      	subs	r3, #30
 80031ee:	051b      	lsls	r3, r3, #20
 80031f0:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80031f4:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 80031f6:	683a      	ldr	r2, [r7, #0]
 80031f8:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80031fa:	4619      	mov	r1, r3
 80031fc:	f7ff fa12 	bl	8002624 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8003200:	683b      	ldr	r3, [r7, #0]
 8003202:	681a      	ldr	r2, [r3, #0]
 8003204:	4b09      	ldr	r3, [pc, #36]	@ (800322c <HAL_ADC_ConfigChannel+0x6e0>)
 8003206:	4013      	ands	r3, r2
 8003208:	2b00      	cmp	r3, #0
 800320a:	f000 80be 	beq.w	800338a <HAL_ADC_ConfigChannel+0x83e>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	681b      	ldr	r3, [r3, #0]
 8003212:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003216:	d004      	beq.n	8003222 <HAL_ADC_ConfigChannel+0x6d6>
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	681b      	ldr	r3, [r3, #0]
 800321c:	4a04      	ldr	r2, [pc, #16]	@ (8003230 <HAL_ADC_ConfigChannel+0x6e4>)
 800321e:	4293      	cmp	r3, r2
 8003220:	d10a      	bne.n	8003238 <HAL_ADC_ConfigChannel+0x6ec>
 8003222:	4b04      	ldr	r3, [pc, #16]	@ (8003234 <HAL_ADC_ConfigChannel+0x6e8>)
 8003224:	e009      	b.n	800323a <HAL_ADC_ConfigChannel+0x6ee>
 8003226:	bf00      	nop
 8003228:	407f0000 	.word	0x407f0000
 800322c:	80080000 	.word	0x80080000
 8003230:	50000100 	.word	0x50000100
 8003234:	50000300 	.word	0x50000300
 8003238:	4b59      	ldr	r3, [pc, #356]	@ (80033a0 <HAL_ADC_ConfigChannel+0x854>)
 800323a:	4618      	mov	r0, r3
 800323c:	f7ff f91a 	bl	8002474 <LL_ADC_GetCommonPathInternalCh>
 8003240:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 8003244:	683b      	ldr	r3, [r7, #0]
 8003246:	681b      	ldr	r3, [r3, #0]
 8003248:	4a56      	ldr	r2, [pc, #344]	@ (80033a4 <HAL_ADC_ConfigChannel+0x858>)
 800324a:	4293      	cmp	r3, r2
 800324c:	d004      	beq.n	8003258 <HAL_ADC_ConfigChannel+0x70c>
 800324e:	683b      	ldr	r3, [r7, #0]
 8003250:	681b      	ldr	r3, [r3, #0]
 8003252:	4a55      	ldr	r2, [pc, #340]	@ (80033a8 <HAL_ADC_ConfigChannel+0x85c>)
 8003254:	4293      	cmp	r3, r2
 8003256:	d13a      	bne.n	80032ce <HAL_ADC_ConfigChannel+0x782>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8003258:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800325c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003260:	2b00      	cmp	r3, #0
 8003262:	d134      	bne.n	80032ce <HAL_ADC_ConfigChannel+0x782>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	681b      	ldr	r3, [r3, #0]
 8003268:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800326c:	d005      	beq.n	800327a <HAL_ADC_ConfigChannel+0x72e>
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	681b      	ldr	r3, [r3, #0]
 8003272:	4a4e      	ldr	r2, [pc, #312]	@ (80033ac <HAL_ADC_ConfigChannel+0x860>)
 8003274:	4293      	cmp	r3, r2
 8003276:	f040 8085 	bne.w	8003384 <HAL_ADC_ConfigChannel+0x838>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	681b      	ldr	r3, [r3, #0]
 800327e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003282:	d004      	beq.n	800328e <HAL_ADC_ConfigChannel+0x742>
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	681b      	ldr	r3, [r3, #0]
 8003288:	4a49      	ldr	r2, [pc, #292]	@ (80033b0 <HAL_ADC_ConfigChannel+0x864>)
 800328a:	4293      	cmp	r3, r2
 800328c:	d101      	bne.n	8003292 <HAL_ADC_ConfigChannel+0x746>
 800328e:	4a49      	ldr	r2, [pc, #292]	@ (80033b4 <HAL_ADC_ConfigChannel+0x868>)
 8003290:	e000      	b.n	8003294 <HAL_ADC_ConfigChannel+0x748>
 8003292:	4a43      	ldr	r2, [pc, #268]	@ (80033a0 <HAL_ADC_ConfigChannel+0x854>)
 8003294:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003298:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800329c:	4619      	mov	r1, r3
 800329e:	4610      	mov	r0, r2
 80032a0:	f7ff f8d5 	bl	800244e <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80032a4:	4b44      	ldr	r3, [pc, #272]	@ (80033b8 <HAL_ADC_ConfigChannel+0x86c>)
 80032a6:	681b      	ldr	r3, [r3, #0]
 80032a8:	099b      	lsrs	r3, r3, #6
 80032aa:	4a44      	ldr	r2, [pc, #272]	@ (80033bc <HAL_ADC_ConfigChannel+0x870>)
 80032ac:	fba2 2303 	umull	r2, r3, r2, r3
 80032b0:	099b      	lsrs	r3, r3, #6
 80032b2:	1c5a      	adds	r2, r3, #1
 80032b4:	4613      	mov	r3, r2
 80032b6:	005b      	lsls	r3, r3, #1
 80032b8:	4413      	add	r3, r2
 80032ba:	009b      	lsls	r3, r3, #2
 80032bc:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 80032be:	e002      	b.n	80032c6 <HAL_ADC_ConfigChannel+0x77a>
          {
            wait_loop_index--;
 80032c0:	68fb      	ldr	r3, [r7, #12]
 80032c2:	3b01      	subs	r3, #1
 80032c4:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 80032c6:	68fb      	ldr	r3, [r7, #12]
 80032c8:	2b00      	cmp	r3, #0
 80032ca:	d1f9      	bne.n	80032c0 <HAL_ADC_ConfigChannel+0x774>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80032cc:	e05a      	b.n	8003384 <HAL_ADC_ConfigChannel+0x838>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 80032ce:	683b      	ldr	r3, [r7, #0]
 80032d0:	681b      	ldr	r3, [r3, #0]
 80032d2:	4a3b      	ldr	r2, [pc, #236]	@ (80033c0 <HAL_ADC_ConfigChannel+0x874>)
 80032d4:	4293      	cmp	r3, r2
 80032d6:	d125      	bne.n	8003324 <HAL_ADC_ConfigChannel+0x7d8>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 80032d8:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80032dc:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80032e0:	2b00      	cmp	r3, #0
 80032e2:	d11f      	bne.n	8003324 <HAL_ADC_ConfigChannel+0x7d8>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	681b      	ldr	r3, [r3, #0]
 80032e8:	4a31      	ldr	r2, [pc, #196]	@ (80033b0 <HAL_ADC_ConfigChannel+0x864>)
 80032ea:	4293      	cmp	r3, r2
 80032ec:	d104      	bne.n	80032f8 <HAL_ADC_ConfigChannel+0x7ac>
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	681b      	ldr	r3, [r3, #0]
 80032f2:	4a34      	ldr	r2, [pc, #208]	@ (80033c4 <HAL_ADC_ConfigChannel+0x878>)
 80032f4:	4293      	cmp	r3, r2
 80032f6:	d047      	beq.n	8003388 <HAL_ADC_ConfigChannel+0x83c>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	681b      	ldr	r3, [r3, #0]
 80032fc:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003300:	d004      	beq.n	800330c <HAL_ADC_ConfigChannel+0x7c0>
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	681b      	ldr	r3, [r3, #0]
 8003306:	4a2a      	ldr	r2, [pc, #168]	@ (80033b0 <HAL_ADC_ConfigChannel+0x864>)
 8003308:	4293      	cmp	r3, r2
 800330a:	d101      	bne.n	8003310 <HAL_ADC_ConfigChannel+0x7c4>
 800330c:	4a29      	ldr	r2, [pc, #164]	@ (80033b4 <HAL_ADC_ConfigChannel+0x868>)
 800330e:	e000      	b.n	8003312 <HAL_ADC_ConfigChannel+0x7c6>
 8003310:	4a23      	ldr	r2, [pc, #140]	@ (80033a0 <HAL_ADC_ConfigChannel+0x854>)
 8003312:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003316:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800331a:	4619      	mov	r1, r3
 800331c:	4610      	mov	r0, r2
 800331e:	f7ff f896 	bl	800244e <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8003322:	e031      	b.n	8003388 <HAL_ADC_ConfigChannel+0x83c>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 8003324:	683b      	ldr	r3, [r7, #0]
 8003326:	681b      	ldr	r3, [r3, #0]
 8003328:	4a27      	ldr	r2, [pc, #156]	@ (80033c8 <HAL_ADC_ConfigChannel+0x87c>)
 800332a:	4293      	cmp	r3, r2
 800332c:	d12d      	bne.n	800338a <HAL_ADC_ConfigChannel+0x83e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 800332e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003332:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003336:	2b00      	cmp	r3, #0
 8003338:	d127      	bne.n	800338a <HAL_ADC_ConfigChannel+0x83e>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	681b      	ldr	r3, [r3, #0]
 800333e:	4a1c      	ldr	r2, [pc, #112]	@ (80033b0 <HAL_ADC_ConfigChannel+0x864>)
 8003340:	4293      	cmp	r3, r2
 8003342:	d022      	beq.n	800338a <HAL_ADC_ConfigChannel+0x83e>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	681b      	ldr	r3, [r3, #0]
 8003348:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800334c:	d004      	beq.n	8003358 <HAL_ADC_ConfigChannel+0x80c>
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	681b      	ldr	r3, [r3, #0]
 8003352:	4a17      	ldr	r2, [pc, #92]	@ (80033b0 <HAL_ADC_ConfigChannel+0x864>)
 8003354:	4293      	cmp	r3, r2
 8003356:	d101      	bne.n	800335c <HAL_ADC_ConfigChannel+0x810>
 8003358:	4a16      	ldr	r2, [pc, #88]	@ (80033b4 <HAL_ADC_ConfigChannel+0x868>)
 800335a:	e000      	b.n	800335e <HAL_ADC_ConfigChannel+0x812>
 800335c:	4a10      	ldr	r2, [pc, #64]	@ (80033a0 <HAL_ADC_ConfigChannel+0x854>)
 800335e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003362:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8003366:	4619      	mov	r1, r3
 8003368:	4610      	mov	r0, r2
 800336a:	f7ff f870 	bl	800244e <LL_ADC_SetCommonPathInternalCh>
 800336e:	e00c      	b.n	800338a <HAL_ADC_ConfigChannel+0x83e>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003374:	f043 0220 	orr.w	r2, r3, #32
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 800337c:	2301      	movs	r3, #1
 800337e:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
 8003382:	e002      	b.n	800338a <HAL_ADC_ConfigChannel+0x83e>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8003384:	bf00      	nop
 8003386:	e000      	b.n	800338a <HAL_ADC_ConfigChannel+0x83e>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8003388:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	2200      	movs	r2, #0
 800338e:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 8003392:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 8003396:	4618      	mov	r0, r3
 8003398:	37d8      	adds	r7, #216	@ 0xd8
 800339a:	46bd      	mov	sp, r7
 800339c:	bd80      	pop	{r7, pc}
 800339e:	bf00      	nop
 80033a0:	50000700 	.word	0x50000700
 80033a4:	c3210000 	.word	0xc3210000
 80033a8:	90c00010 	.word	0x90c00010
 80033ac:	50000600 	.word	0x50000600
 80033b0:	50000100 	.word	0x50000100
 80033b4:	50000300 	.word	0x50000300
 80033b8:	20000000 	.word	0x20000000
 80033bc:	053e2d63 	.word	0x053e2d63
 80033c0:	c7520000 	.word	0xc7520000
 80033c4:	50000500 	.word	0x50000500
 80033c8:	cb840000 	.word	0xcb840000

080033cc <LL_ADC_IsEnabled>:
{
 80033cc:	b480      	push	{r7}
 80033ce:	b083      	sub	sp, #12
 80033d0:	af00      	add	r7, sp, #0
 80033d2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	689b      	ldr	r3, [r3, #8]
 80033d8:	f003 0301 	and.w	r3, r3, #1
 80033dc:	2b01      	cmp	r3, #1
 80033de:	d101      	bne.n	80033e4 <LL_ADC_IsEnabled+0x18>
 80033e0:	2301      	movs	r3, #1
 80033e2:	e000      	b.n	80033e6 <LL_ADC_IsEnabled+0x1a>
 80033e4:	2300      	movs	r3, #0
}
 80033e6:	4618      	mov	r0, r3
 80033e8:	370c      	adds	r7, #12
 80033ea:	46bd      	mov	sp, r7
 80033ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033f0:	4770      	bx	lr

080033f2 <LL_ADC_REG_IsConversionOngoing>:
{
 80033f2:	b480      	push	{r7}
 80033f4:	b083      	sub	sp, #12
 80033f6:	af00      	add	r7, sp, #0
 80033f8:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	689b      	ldr	r3, [r3, #8]
 80033fe:	f003 0304 	and.w	r3, r3, #4
 8003402:	2b04      	cmp	r3, #4
 8003404:	d101      	bne.n	800340a <LL_ADC_REG_IsConversionOngoing+0x18>
 8003406:	2301      	movs	r3, #1
 8003408:	e000      	b.n	800340c <LL_ADC_REG_IsConversionOngoing+0x1a>
 800340a:	2300      	movs	r3, #0
}
 800340c:	4618      	mov	r0, r3
 800340e:	370c      	adds	r7, #12
 8003410:	46bd      	mov	sp, r7
 8003412:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003416:	4770      	bx	lr

08003418 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param pMultimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, const ADC_MultiModeTypeDef *pMultimode)
{
 8003418:	b590      	push	{r4, r7, lr}
 800341a:	b0a1      	sub	sp, #132	@ 0x84
 800341c:	af00      	add	r7, sp, #0
 800341e:	6078      	str	r0, [r7, #4]
 8003420:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003422:	2300      	movs	r3, #0
 8003424:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(pMultimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(pMultimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 800342e:	2b01      	cmp	r3, #1
 8003430:	d101      	bne.n	8003436 <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8003432:	2302      	movs	r3, #2
 8003434:	e0e7      	b.n	8003606 <HAL_ADCEx_MultiModeConfigChannel+0x1ee>
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	2201      	movs	r2, #1
 800343a:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 800343e:	2300      	movs	r3, #0
 8003440:	667b      	str	r3, [r7, #100]	@ 0x64
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 8003442:	2300      	movs	r3, #0
 8003444:	66bb      	str	r3, [r7, #104]	@ 0x68

  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	681b      	ldr	r3, [r3, #0]
 800344a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800344e:	d102      	bne.n	8003456 <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8003450:	4b6f      	ldr	r3, [pc, #444]	@ (8003610 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8003452:	60bb      	str	r3, [r7, #8]
 8003454:	e009      	b.n	800346a <HAL_ADCEx_MultiModeConfigChannel+0x52>
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	681b      	ldr	r3, [r3, #0]
 800345a:	4a6e      	ldr	r2, [pc, #440]	@ (8003614 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 800345c:	4293      	cmp	r3, r2
 800345e:	d102      	bne.n	8003466 <HAL_ADCEx_MultiModeConfigChannel+0x4e>
 8003460:	4b6d      	ldr	r3, [pc, #436]	@ (8003618 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 8003462:	60bb      	str	r3, [r7, #8]
 8003464:	e001      	b.n	800346a <HAL_ADCEx_MultiModeConfigChannel+0x52>
 8003466:	2300      	movs	r3, #0
 8003468:	60bb      	str	r3, [r7, #8]

  if (tmp_hadc_slave.Instance == NULL)
 800346a:	68bb      	ldr	r3, [r7, #8]
 800346c:	2b00      	cmp	r3, #0
 800346e:	d10b      	bne.n	8003488 <HAL_ADCEx_MultiModeConfigChannel+0x70>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003474:	f043 0220 	orr.w	r2, r3, #32
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	2200      	movs	r2, #0
 8003480:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

    return HAL_ERROR;
 8003484:	2301      	movs	r3, #1
 8003486:	e0be      	b.n	8003606 <HAL_ADCEx_MultiModeConfigChannel+0x1ee>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmp_hadc_slave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmp_hadc_slave)->Instance);
 8003488:	68bb      	ldr	r3, [r7, #8]
 800348a:	4618      	mov	r0, r3
 800348c:	f7ff ffb1 	bl	80033f2 <LL_ADC_REG_IsConversionOngoing>
 8003490:	67b8      	str	r0, [r7, #120]	@ 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	4618      	mov	r0, r3
 8003498:	f7ff ffab 	bl	80033f2 <LL_ADC_REG_IsConversionOngoing>
 800349c:	4603      	mov	r3, r0
 800349e:	2b00      	cmp	r3, #0
 80034a0:	f040 80a0 	bne.w	80035e4 <HAL_ADCEx_MultiModeConfigChannel+0x1cc>
      && (tmp_hadc_slave_conversion_on_going == 0UL))
 80034a4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80034a6:	2b00      	cmp	r3, #0
 80034a8:	f040 809c 	bne.w	80035e4 <HAL_ADCEx_MultiModeConfigChannel+0x1cc>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80034b4:	d004      	beq.n	80034c0 <HAL_ADCEx_MultiModeConfigChannel+0xa8>
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	681b      	ldr	r3, [r3, #0]
 80034ba:	4a55      	ldr	r2, [pc, #340]	@ (8003610 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 80034bc:	4293      	cmp	r3, r2
 80034be:	d101      	bne.n	80034c4 <HAL_ADCEx_MultiModeConfigChannel+0xac>
 80034c0:	4b56      	ldr	r3, [pc, #344]	@ (800361c <HAL_ADCEx_MultiModeConfigChannel+0x204>)
 80034c2:	e000      	b.n	80034c6 <HAL_ADCEx_MultiModeConfigChannel+0xae>
 80034c4:	4b56      	ldr	r3, [pc, #344]	@ (8003620 <HAL_ADCEx_MultiModeConfigChannel+0x208>)
 80034c6:	677b      	str	r3, [r7, #116]	@ 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 80034c8:	683b      	ldr	r3, [r7, #0]
 80034ca:	681b      	ldr	r3, [r3, #0]
 80034cc:	2b00      	cmp	r3, #0
 80034ce:	d04b      	beq.n	8003568 <HAL_ADCEx_MultiModeConfigChannel+0x150>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 80034d0:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80034d2:	689b      	ldr	r3, [r3, #8]
 80034d4:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80034d8:	683b      	ldr	r3, [r7, #0]
 80034da:	6859      	ldr	r1, [r3, #4]
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80034e2:	035b      	lsls	r3, r3, #13
 80034e4:	430b      	orrs	r3, r1
 80034e6:	431a      	orrs	r2, r3
 80034e8:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80034ea:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	681b      	ldr	r3, [r3, #0]
 80034f0:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80034f4:	d004      	beq.n	8003500 <HAL_ADCEx_MultiModeConfigChannel+0xe8>
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	681b      	ldr	r3, [r3, #0]
 80034fa:	4a45      	ldr	r2, [pc, #276]	@ (8003610 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 80034fc:	4293      	cmp	r3, r2
 80034fe:	d10f      	bne.n	8003520 <HAL_ADCEx_MultiModeConfigChannel+0x108>
 8003500:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8003504:	f7ff ff62 	bl	80033cc <LL_ADC_IsEnabled>
 8003508:	4604      	mov	r4, r0
 800350a:	4841      	ldr	r0, [pc, #260]	@ (8003610 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 800350c:	f7ff ff5e 	bl	80033cc <LL_ADC_IsEnabled>
 8003510:	4603      	mov	r3, r0
 8003512:	4323      	orrs	r3, r4
 8003514:	2b00      	cmp	r3, #0
 8003516:	bf0c      	ite	eq
 8003518:	2301      	moveq	r3, #1
 800351a:	2300      	movne	r3, #0
 800351c:	b2db      	uxtb	r3, r3
 800351e:	e012      	b.n	8003546 <HAL_ADCEx_MultiModeConfigChannel+0x12e>
 8003520:	483c      	ldr	r0, [pc, #240]	@ (8003614 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 8003522:	f7ff ff53 	bl	80033cc <LL_ADC_IsEnabled>
 8003526:	4604      	mov	r4, r0
 8003528:	483b      	ldr	r0, [pc, #236]	@ (8003618 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 800352a:	f7ff ff4f 	bl	80033cc <LL_ADC_IsEnabled>
 800352e:	4603      	mov	r3, r0
 8003530:	431c      	orrs	r4, r3
 8003532:	483c      	ldr	r0, [pc, #240]	@ (8003624 <HAL_ADCEx_MultiModeConfigChannel+0x20c>)
 8003534:	f7ff ff4a 	bl	80033cc <LL_ADC_IsEnabled>
 8003538:	4603      	mov	r3, r0
 800353a:	4323      	orrs	r3, r4
 800353c:	2b00      	cmp	r3, #0
 800353e:	bf0c      	ite	eq
 8003540:	2301      	moveq	r3, #1
 8003542:	2300      	movne	r3, #0
 8003544:	b2db      	uxtb	r3, r3
 8003546:	2b00      	cmp	r3, #0
 8003548:	d056      	beq.n	80035f8 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 800354a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800354c:	689b      	ldr	r3, [r3, #8]
 800354e:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8003552:	f023 030f 	bic.w	r3, r3, #15
 8003556:	683a      	ldr	r2, [r7, #0]
 8003558:	6811      	ldr	r1, [r2, #0]
 800355a:	683a      	ldr	r2, [r7, #0]
 800355c:	6892      	ldr	r2, [r2, #8]
 800355e:	430a      	orrs	r2, r1
 8003560:	431a      	orrs	r2, r3
 8003562:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003564:	609a      	str	r2, [r3, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8003566:	e047      	b.n	80035f8 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8003568:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800356a:	689b      	ldr	r3, [r3, #8]
 800356c:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8003570:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003572:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	681b      	ldr	r3, [r3, #0]
 8003578:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800357c:	d004      	beq.n	8003588 <HAL_ADCEx_MultiModeConfigChannel+0x170>
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	681b      	ldr	r3, [r3, #0]
 8003582:	4a23      	ldr	r2, [pc, #140]	@ (8003610 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8003584:	4293      	cmp	r3, r2
 8003586:	d10f      	bne.n	80035a8 <HAL_ADCEx_MultiModeConfigChannel+0x190>
 8003588:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 800358c:	f7ff ff1e 	bl	80033cc <LL_ADC_IsEnabled>
 8003590:	4604      	mov	r4, r0
 8003592:	481f      	ldr	r0, [pc, #124]	@ (8003610 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8003594:	f7ff ff1a 	bl	80033cc <LL_ADC_IsEnabled>
 8003598:	4603      	mov	r3, r0
 800359a:	4323      	orrs	r3, r4
 800359c:	2b00      	cmp	r3, #0
 800359e:	bf0c      	ite	eq
 80035a0:	2301      	moveq	r3, #1
 80035a2:	2300      	movne	r3, #0
 80035a4:	b2db      	uxtb	r3, r3
 80035a6:	e012      	b.n	80035ce <HAL_ADCEx_MultiModeConfigChannel+0x1b6>
 80035a8:	481a      	ldr	r0, [pc, #104]	@ (8003614 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 80035aa:	f7ff ff0f 	bl	80033cc <LL_ADC_IsEnabled>
 80035ae:	4604      	mov	r4, r0
 80035b0:	4819      	ldr	r0, [pc, #100]	@ (8003618 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 80035b2:	f7ff ff0b 	bl	80033cc <LL_ADC_IsEnabled>
 80035b6:	4603      	mov	r3, r0
 80035b8:	431c      	orrs	r4, r3
 80035ba:	481a      	ldr	r0, [pc, #104]	@ (8003624 <HAL_ADCEx_MultiModeConfigChannel+0x20c>)
 80035bc:	f7ff ff06 	bl	80033cc <LL_ADC_IsEnabled>
 80035c0:	4603      	mov	r3, r0
 80035c2:	4323      	orrs	r3, r4
 80035c4:	2b00      	cmp	r3, #0
 80035c6:	bf0c      	ite	eq
 80035c8:	2301      	moveq	r3, #1
 80035ca:	2300      	movne	r3, #0
 80035cc:	b2db      	uxtb	r3, r3
 80035ce:	2b00      	cmp	r3, #0
 80035d0:	d012      	beq.n	80035f8 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 80035d2:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80035d4:	689b      	ldr	r3, [r3, #8]
 80035d6:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 80035da:	f023 030f 	bic.w	r3, r3, #15
 80035de:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 80035e0:	6093      	str	r3, [r2, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 80035e2:	e009      	b.n	80035f8 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80035e8:	f043 0220 	orr.w	r2, r3, #32
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 80035f0:	2301      	movs	r3, #1
 80035f2:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
 80035f6:	e000      	b.n	80035fa <HAL_ADCEx_MultiModeConfigChannel+0x1e2>
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 80035f8:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	2200      	movs	r2, #0
 80035fe:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 8003602:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
}
 8003606:	4618      	mov	r0, r3
 8003608:	3784      	adds	r7, #132	@ 0x84
 800360a:	46bd      	mov	sp, r7
 800360c:	bd90      	pop	{r4, r7, pc}
 800360e:	bf00      	nop
 8003610:	50000100 	.word	0x50000100
 8003614:	50000400 	.word	0x50000400
 8003618:	50000500 	.word	0x50000500
 800361c:	50000300 	.word	0x50000300
 8003620:	50000700 	.word	0x50000700
 8003624:	50000600 	.word	0x50000600

08003628 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003628:	b480      	push	{r7}
 800362a:	b085      	sub	sp, #20
 800362c:	af00      	add	r7, sp, #0
 800362e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	f003 0307 	and.w	r3, r3, #7
 8003636:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003638:	4b0c      	ldr	r3, [pc, #48]	@ (800366c <__NVIC_SetPriorityGrouping+0x44>)
 800363a:	68db      	ldr	r3, [r3, #12]
 800363c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800363e:	68ba      	ldr	r2, [r7, #8]
 8003640:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003644:	4013      	ands	r3, r2
 8003646:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003648:	68fb      	ldr	r3, [r7, #12]
 800364a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800364c:	68bb      	ldr	r3, [r7, #8]
 800364e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003650:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003654:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003658:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800365a:	4a04      	ldr	r2, [pc, #16]	@ (800366c <__NVIC_SetPriorityGrouping+0x44>)
 800365c:	68bb      	ldr	r3, [r7, #8]
 800365e:	60d3      	str	r3, [r2, #12]
}
 8003660:	bf00      	nop
 8003662:	3714      	adds	r7, #20
 8003664:	46bd      	mov	sp, r7
 8003666:	f85d 7b04 	ldr.w	r7, [sp], #4
 800366a:	4770      	bx	lr
 800366c:	e000ed00 	.word	0xe000ed00

08003670 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003670:	b480      	push	{r7}
 8003672:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003674:	4b04      	ldr	r3, [pc, #16]	@ (8003688 <__NVIC_GetPriorityGrouping+0x18>)
 8003676:	68db      	ldr	r3, [r3, #12]
 8003678:	0a1b      	lsrs	r3, r3, #8
 800367a:	f003 0307 	and.w	r3, r3, #7
}
 800367e:	4618      	mov	r0, r3
 8003680:	46bd      	mov	sp, r7
 8003682:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003686:	4770      	bx	lr
 8003688:	e000ed00 	.word	0xe000ed00

0800368c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800368c:	b480      	push	{r7}
 800368e:	b083      	sub	sp, #12
 8003690:	af00      	add	r7, sp, #0
 8003692:	4603      	mov	r3, r0
 8003694:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003696:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800369a:	2b00      	cmp	r3, #0
 800369c:	db0b      	blt.n	80036b6 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800369e:	79fb      	ldrb	r3, [r7, #7]
 80036a0:	f003 021f 	and.w	r2, r3, #31
 80036a4:	4907      	ldr	r1, [pc, #28]	@ (80036c4 <__NVIC_EnableIRQ+0x38>)
 80036a6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80036aa:	095b      	lsrs	r3, r3, #5
 80036ac:	2001      	movs	r0, #1
 80036ae:	fa00 f202 	lsl.w	r2, r0, r2
 80036b2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80036b6:	bf00      	nop
 80036b8:	370c      	adds	r7, #12
 80036ba:	46bd      	mov	sp, r7
 80036bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036c0:	4770      	bx	lr
 80036c2:	bf00      	nop
 80036c4:	e000e100 	.word	0xe000e100

080036c8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80036c8:	b480      	push	{r7}
 80036ca:	b083      	sub	sp, #12
 80036cc:	af00      	add	r7, sp, #0
 80036ce:	4603      	mov	r3, r0
 80036d0:	6039      	str	r1, [r7, #0]
 80036d2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80036d4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80036d8:	2b00      	cmp	r3, #0
 80036da:	db0a      	blt.n	80036f2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80036dc:	683b      	ldr	r3, [r7, #0]
 80036de:	b2da      	uxtb	r2, r3
 80036e0:	490c      	ldr	r1, [pc, #48]	@ (8003714 <__NVIC_SetPriority+0x4c>)
 80036e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80036e6:	0112      	lsls	r2, r2, #4
 80036e8:	b2d2      	uxtb	r2, r2
 80036ea:	440b      	add	r3, r1
 80036ec:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80036f0:	e00a      	b.n	8003708 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80036f2:	683b      	ldr	r3, [r7, #0]
 80036f4:	b2da      	uxtb	r2, r3
 80036f6:	4908      	ldr	r1, [pc, #32]	@ (8003718 <__NVIC_SetPriority+0x50>)
 80036f8:	79fb      	ldrb	r3, [r7, #7]
 80036fa:	f003 030f 	and.w	r3, r3, #15
 80036fe:	3b04      	subs	r3, #4
 8003700:	0112      	lsls	r2, r2, #4
 8003702:	b2d2      	uxtb	r2, r2
 8003704:	440b      	add	r3, r1
 8003706:	761a      	strb	r2, [r3, #24]
}
 8003708:	bf00      	nop
 800370a:	370c      	adds	r7, #12
 800370c:	46bd      	mov	sp, r7
 800370e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003712:	4770      	bx	lr
 8003714:	e000e100 	.word	0xe000e100
 8003718:	e000ed00 	.word	0xe000ed00

0800371c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800371c:	b480      	push	{r7}
 800371e:	b089      	sub	sp, #36	@ 0x24
 8003720:	af00      	add	r7, sp, #0
 8003722:	60f8      	str	r0, [r7, #12]
 8003724:	60b9      	str	r1, [r7, #8]
 8003726:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003728:	68fb      	ldr	r3, [r7, #12]
 800372a:	f003 0307 	and.w	r3, r3, #7
 800372e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003730:	69fb      	ldr	r3, [r7, #28]
 8003732:	f1c3 0307 	rsb	r3, r3, #7
 8003736:	2b04      	cmp	r3, #4
 8003738:	bf28      	it	cs
 800373a:	2304      	movcs	r3, #4
 800373c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800373e:	69fb      	ldr	r3, [r7, #28]
 8003740:	3304      	adds	r3, #4
 8003742:	2b06      	cmp	r3, #6
 8003744:	d902      	bls.n	800374c <NVIC_EncodePriority+0x30>
 8003746:	69fb      	ldr	r3, [r7, #28]
 8003748:	3b03      	subs	r3, #3
 800374a:	e000      	b.n	800374e <NVIC_EncodePriority+0x32>
 800374c:	2300      	movs	r3, #0
 800374e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003750:	f04f 32ff 	mov.w	r2, #4294967295
 8003754:	69bb      	ldr	r3, [r7, #24]
 8003756:	fa02 f303 	lsl.w	r3, r2, r3
 800375a:	43da      	mvns	r2, r3
 800375c:	68bb      	ldr	r3, [r7, #8]
 800375e:	401a      	ands	r2, r3
 8003760:	697b      	ldr	r3, [r7, #20]
 8003762:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003764:	f04f 31ff 	mov.w	r1, #4294967295
 8003768:	697b      	ldr	r3, [r7, #20]
 800376a:	fa01 f303 	lsl.w	r3, r1, r3
 800376e:	43d9      	mvns	r1, r3
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003774:	4313      	orrs	r3, r2
         );
}
 8003776:	4618      	mov	r0, r3
 8003778:	3724      	adds	r7, #36	@ 0x24
 800377a:	46bd      	mov	sp, r7
 800377c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003780:	4770      	bx	lr

08003782 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003782:	b580      	push	{r7, lr}
 8003784:	b082      	sub	sp, #8
 8003786:	af00      	add	r7, sp, #0
 8003788:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800378a:	6878      	ldr	r0, [r7, #4]
 800378c:	f7ff ff4c 	bl	8003628 <__NVIC_SetPriorityGrouping>
}
 8003790:	bf00      	nop
 8003792:	3708      	adds	r7, #8
 8003794:	46bd      	mov	sp, r7
 8003796:	bd80      	pop	{r7, pc}

08003798 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003798:	b580      	push	{r7, lr}
 800379a:	b086      	sub	sp, #24
 800379c:	af00      	add	r7, sp, #0
 800379e:	4603      	mov	r3, r0
 80037a0:	60b9      	str	r1, [r7, #8]
 80037a2:	607a      	str	r2, [r7, #4]
 80037a4:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80037a6:	f7ff ff63 	bl	8003670 <__NVIC_GetPriorityGrouping>
 80037aa:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80037ac:	687a      	ldr	r2, [r7, #4]
 80037ae:	68b9      	ldr	r1, [r7, #8]
 80037b0:	6978      	ldr	r0, [r7, #20]
 80037b2:	f7ff ffb3 	bl	800371c <NVIC_EncodePriority>
 80037b6:	4602      	mov	r2, r0
 80037b8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80037bc:	4611      	mov	r1, r2
 80037be:	4618      	mov	r0, r3
 80037c0:	f7ff ff82 	bl	80036c8 <__NVIC_SetPriority>
}
 80037c4:	bf00      	nop
 80037c6:	3718      	adds	r7, #24
 80037c8:	46bd      	mov	sp, r7
 80037ca:	bd80      	pop	{r7, pc}

080037cc <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80037cc:	b580      	push	{r7, lr}
 80037ce:	b082      	sub	sp, #8
 80037d0:	af00      	add	r7, sp, #0
 80037d2:	4603      	mov	r3, r0
 80037d4:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80037d6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80037da:	4618      	mov	r0, r3
 80037dc:	f7ff ff56 	bl	800368c <__NVIC_EnableIRQ>
}
 80037e0:	bf00      	nop
 80037e2:	3708      	adds	r7, #8
 80037e4:	46bd      	mov	sp, r7
 80037e6:	bd80      	pop	{r7, pc}

080037e8 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80037e8:	b480      	push	{r7}
 80037ea:	b085      	sub	sp, #20
 80037ec:	af00      	add	r7, sp, #0
 80037ee:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80037f0:	2300      	movs	r3, #0
 80037f2:	73fb      	strb	r3, [r7, #15]

  if(hdma->State != HAL_DMA_STATE_BUSY)
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80037fa:	b2db      	uxtb	r3, r3
 80037fc:	2b02      	cmp	r3, #2
 80037fe:	d005      	beq.n	800380c <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	2204      	movs	r2, #4
 8003804:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8003806:	2301      	movs	r3, #1
 8003808:	73fb      	strb	r3, [r7, #15]
 800380a:	e037      	b.n	800387c <HAL_DMA_Abort+0x94>
  }
  else
  {
     /* Disable DMA IT */
     __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	681b      	ldr	r3, [r3, #0]
 8003810:	681a      	ldr	r2, [r3, #0]
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	681b      	ldr	r3, [r3, #0]
 8003816:	f022 020e 	bic.w	r2, r2, #14
 800381a:	601a      	str	r2, [r3, #0]
     
     /* disable the DMAMUX sync overrun IT*/
     hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003820:	681a      	ldr	r2, [r3, #0]
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003826:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800382a:	601a      	str	r2, [r3, #0]
     
     /* Disable the channel */
     __HAL_DMA_DISABLE(hdma);
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	681b      	ldr	r3, [r3, #0]
 8003830:	681a      	ldr	r2, [r3, #0]
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	681b      	ldr	r3, [r3, #0]
 8003836:	f022 0201 	bic.w	r2, r2, #1
 800383a:	601a      	str	r2, [r3, #0]
     
     /* Clear all flags */
     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003840:	f003 021f 	and.w	r2, r3, #31
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003848:	2101      	movs	r1, #1
 800384a:	fa01 f202 	lsl.w	r2, r1, r2
 800384e:	605a      	str	r2, [r3, #4]
     
     /* Clear the DMAMUX synchro overrun flag */
     hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003854:	687a      	ldr	r2, [r7, #4]
 8003856:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8003858:	605a      	str	r2, [r3, #4]
     
     if (hdma->DMAmuxRequestGen != 0U)
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800385e:	2b00      	cmp	r3, #0
 8003860:	d00c      	beq.n	800387c <HAL_DMA_Abort+0x94>
     {
       /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
       /* disable the request gen overrun IT*/
       hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003866:	681a      	ldr	r2, [r3, #0]
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800386c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003870:	601a      	str	r2, [r3, #0]
     
       /* Clear the DMAMUX request generator overrun flag */
       hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003876:	687a      	ldr	r2, [r7, #4]
 8003878:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 800387a:	605a      	str	r2, [r3, #4]
     }
  }  
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	2201      	movs	r2, #1
 8003880:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	2200      	movs	r2, #0
 8003888:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return status;
 800388c:	7bfb      	ldrb	r3, [r7, #15]
}
 800388e:	4618      	mov	r0, r3
 8003890:	3714      	adds	r7, #20
 8003892:	46bd      	mov	sp, r7
 8003894:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003898:	4770      	bx	lr

0800389a <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800389a:	b580      	push	{r7, lr}
 800389c:	b084      	sub	sp, #16
 800389e:	af00      	add	r7, sp, #0
 80038a0:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80038a2:	2300      	movs	r3, #0
 80038a4:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80038ac:	b2db      	uxtb	r3, r3
 80038ae:	2b02      	cmp	r3, #2
 80038b0:	d00d      	beq.n	80038ce <HAL_DMA_Abort_IT+0x34>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	2204      	movs	r2, #4
 80038b6:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	2201      	movs	r2, #1
 80038bc:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	2200      	movs	r2, #0
 80038c4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    status = HAL_ERROR;
 80038c8:	2301      	movs	r3, #1
 80038ca:	73fb      	strb	r3, [r7, #15]
 80038cc:	e047      	b.n	800395e <HAL_DMA_Abort_IT+0xc4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	681b      	ldr	r3, [r3, #0]
 80038d2:	681a      	ldr	r2, [r3, #0]
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	681b      	ldr	r3, [r3, #0]
 80038d8:	f022 020e 	bic.w	r2, r2, #14
 80038dc:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	681b      	ldr	r3, [r3, #0]
 80038e2:	681a      	ldr	r2, [r3, #0]
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	681b      	ldr	r3, [r3, #0]
 80038e8:	f022 0201 	bic.w	r2, r2, #1
 80038ec:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80038f2:	681a      	ldr	r2, [r3, #0]
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80038f8:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80038fc:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003902:	f003 021f 	and.w	r2, r3, #31
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800390a:	2101      	movs	r1, #1
 800390c:	fa01 f202 	lsl.w	r2, r1, r2
 8003910:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003916:	687a      	ldr	r2, [r7, #4]
 8003918:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800391a:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003920:	2b00      	cmp	r3, #0
 8003922:	d00c      	beq.n	800393e <HAL_DMA_Abort_IT+0xa4>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003928:	681a      	ldr	r2, [r3, #0]
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800392e:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003932:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003938:	687a      	ldr	r2, [r7, #4]
 800393a:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 800393c:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	2201      	movs	r2, #1
 8003942:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	2200      	movs	r2, #0
 800394a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003952:	2b00      	cmp	r3, #0
 8003954:	d003      	beq.n	800395e <HAL_DMA_Abort_IT+0xc4>
    {
      hdma->XferAbortCallback(hdma);
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800395a:	6878      	ldr	r0, [r7, #4]
 800395c:	4798      	blx	r3
    }
  }
  return status;
 800395e:	7bfb      	ldrb	r3, [r7, #15]
}
 8003960:	4618      	mov	r0, r3
 8003962:	3710      	adds	r7, #16
 8003964:	46bd      	mov	sp, r7
 8003966:	bd80      	pop	{r7, pc}

08003968 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003968:	b480      	push	{r7}
 800396a:	b087      	sub	sp, #28
 800396c:	af00      	add	r7, sp, #0
 800396e:	6078      	str	r0, [r7, #4]
 8003970:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8003972:	2300      	movs	r3, #0
 8003974:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8003976:	e15a      	b.n	8003c2e <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8003978:	683b      	ldr	r3, [r7, #0]
 800397a:	681a      	ldr	r2, [r3, #0]
 800397c:	2101      	movs	r1, #1
 800397e:	697b      	ldr	r3, [r7, #20]
 8003980:	fa01 f303 	lsl.w	r3, r1, r3
 8003984:	4013      	ands	r3, r2
 8003986:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8003988:	68fb      	ldr	r3, [r7, #12]
 800398a:	2b00      	cmp	r3, #0
 800398c:	f000 814c 	beq.w	8003c28 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8003990:	683b      	ldr	r3, [r7, #0]
 8003992:	685b      	ldr	r3, [r3, #4]
 8003994:	f003 0303 	and.w	r3, r3, #3
 8003998:	2b01      	cmp	r3, #1
 800399a:	d005      	beq.n	80039a8 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800399c:	683b      	ldr	r3, [r7, #0]
 800399e:	685b      	ldr	r3, [r3, #4]
 80039a0:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80039a4:	2b02      	cmp	r3, #2
 80039a6:	d130      	bne.n	8003a0a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	689b      	ldr	r3, [r3, #8]
 80039ac:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80039ae:	697b      	ldr	r3, [r7, #20]
 80039b0:	005b      	lsls	r3, r3, #1
 80039b2:	2203      	movs	r2, #3
 80039b4:	fa02 f303 	lsl.w	r3, r2, r3
 80039b8:	43db      	mvns	r3, r3
 80039ba:	693a      	ldr	r2, [r7, #16]
 80039bc:	4013      	ands	r3, r2
 80039be:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80039c0:	683b      	ldr	r3, [r7, #0]
 80039c2:	68da      	ldr	r2, [r3, #12]
 80039c4:	697b      	ldr	r3, [r7, #20]
 80039c6:	005b      	lsls	r3, r3, #1
 80039c8:	fa02 f303 	lsl.w	r3, r2, r3
 80039cc:	693a      	ldr	r2, [r7, #16]
 80039ce:	4313      	orrs	r3, r2
 80039d0:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	693a      	ldr	r2, [r7, #16]
 80039d6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	685b      	ldr	r3, [r3, #4]
 80039dc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80039de:	2201      	movs	r2, #1
 80039e0:	697b      	ldr	r3, [r7, #20]
 80039e2:	fa02 f303 	lsl.w	r3, r2, r3
 80039e6:	43db      	mvns	r3, r3
 80039e8:	693a      	ldr	r2, [r7, #16]
 80039ea:	4013      	ands	r3, r2
 80039ec:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80039ee:	683b      	ldr	r3, [r7, #0]
 80039f0:	685b      	ldr	r3, [r3, #4]
 80039f2:	091b      	lsrs	r3, r3, #4
 80039f4:	f003 0201 	and.w	r2, r3, #1
 80039f8:	697b      	ldr	r3, [r7, #20]
 80039fa:	fa02 f303 	lsl.w	r3, r2, r3
 80039fe:	693a      	ldr	r2, [r7, #16]
 8003a00:	4313      	orrs	r3, r2
 8003a02:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	693a      	ldr	r2, [r7, #16]
 8003a08:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003a0a:	683b      	ldr	r3, [r7, #0]
 8003a0c:	685b      	ldr	r3, [r3, #4]
 8003a0e:	f003 0303 	and.w	r3, r3, #3
 8003a12:	2b03      	cmp	r3, #3
 8003a14:	d017      	beq.n	8003a46 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	68db      	ldr	r3, [r3, #12]
 8003a1a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8003a1c:	697b      	ldr	r3, [r7, #20]
 8003a1e:	005b      	lsls	r3, r3, #1
 8003a20:	2203      	movs	r2, #3
 8003a22:	fa02 f303 	lsl.w	r3, r2, r3
 8003a26:	43db      	mvns	r3, r3
 8003a28:	693a      	ldr	r2, [r7, #16]
 8003a2a:	4013      	ands	r3, r2
 8003a2c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003a2e:	683b      	ldr	r3, [r7, #0]
 8003a30:	689a      	ldr	r2, [r3, #8]
 8003a32:	697b      	ldr	r3, [r7, #20]
 8003a34:	005b      	lsls	r3, r3, #1
 8003a36:	fa02 f303 	lsl.w	r3, r2, r3
 8003a3a:	693a      	ldr	r2, [r7, #16]
 8003a3c:	4313      	orrs	r3, r2
 8003a3e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	693a      	ldr	r2, [r7, #16]
 8003a44:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003a46:	683b      	ldr	r3, [r7, #0]
 8003a48:	685b      	ldr	r3, [r3, #4]
 8003a4a:	f003 0303 	and.w	r3, r3, #3
 8003a4e:	2b02      	cmp	r3, #2
 8003a50:	d123      	bne.n	8003a9a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003a52:	697b      	ldr	r3, [r7, #20]
 8003a54:	08da      	lsrs	r2, r3, #3
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	3208      	adds	r2, #8
 8003a5a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003a5e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8003a60:	697b      	ldr	r3, [r7, #20]
 8003a62:	f003 0307 	and.w	r3, r3, #7
 8003a66:	009b      	lsls	r3, r3, #2
 8003a68:	220f      	movs	r2, #15
 8003a6a:	fa02 f303 	lsl.w	r3, r2, r3
 8003a6e:	43db      	mvns	r3, r3
 8003a70:	693a      	ldr	r2, [r7, #16]
 8003a72:	4013      	ands	r3, r2
 8003a74:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8003a76:	683b      	ldr	r3, [r7, #0]
 8003a78:	691a      	ldr	r2, [r3, #16]
 8003a7a:	697b      	ldr	r3, [r7, #20]
 8003a7c:	f003 0307 	and.w	r3, r3, #7
 8003a80:	009b      	lsls	r3, r3, #2
 8003a82:	fa02 f303 	lsl.w	r3, r2, r3
 8003a86:	693a      	ldr	r2, [r7, #16]
 8003a88:	4313      	orrs	r3, r2
 8003a8a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8003a8c:	697b      	ldr	r3, [r7, #20]
 8003a8e:	08da      	lsrs	r2, r3, #3
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	3208      	adds	r2, #8
 8003a94:	6939      	ldr	r1, [r7, #16]
 8003a96:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	681b      	ldr	r3, [r3, #0]
 8003a9e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8003aa0:	697b      	ldr	r3, [r7, #20]
 8003aa2:	005b      	lsls	r3, r3, #1
 8003aa4:	2203      	movs	r2, #3
 8003aa6:	fa02 f303 	lsl.w	r3, r2, r3
 8003aaa:	43db      	mvns	r3, r3
 8003aac:	693a      	ldr	r2, [r7, #16]
 8003aae:	4013      	ands	r3, r2
 8003ab0:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003ab2:	683b      	ldr	r3, [r7, #0]
 8003ab4:	685b      	ldr	r3, [r3, #4]
 8003ab6:	f003 0203 	and.w	r2, r3, #3
 8003aba:	697b      	ldr	r3, [r7, #20]
 8003abc:	005b      	lsls	r3, r3, #1
 8003abe:	fa02 f303 	lsl.w	r3, r2, r3
 8003ac2:	693a      	ldr	r2, [r7, #16]
 8003ac4:	4313      	orrs	r3, r2
 8003ac6:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	693a      	ldr	r2, [r7, #16]
 8003acc:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8003ace:	683b      	ldr	r3, [r7, #0]
 8003ad0:	685b      	ldr	r3, [r3, #4]
 8003ad2:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003ad6:	2b00      	cmp	r3, #0
 8003ad8:	f000 80a6 	beq.w	8003c28 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003adc:	4b5b      	ldr	r3, [pc, #364]	@ (8003c4c <HAL_GPIO_Init+0x2e4>)
 8003ade:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003ae0:	4a5a      	ldr	r2, [pc, #360]	@ (8003c4c <HAL_GPIO_Init+0x2e4>)
 8003ae2:	f043 0301 	orr.w	r3, r3, #1
 8003ae6:	6613      	str	r3, [r2, #96]	@ 0x60
 8003ae8:	4b58      	ldr	r3, [pc, #352]	@ (8003c4c <HAL_GPIO_Init+0x2e4>)
 8003aea:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003aec:	f003 0301 	and.w	r3, r3, #1
 8003af0:	60bb      	str	r3, [r7, #8]
 8003af2:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003af4:	4a56      	ldr	r2, [pc, #344]	@ (8003c50 <HAL_GPIO_Init+0x2e8>)
 8003af6:	697b      	ldr	r3, [r7, #20]
 8003af8:	089b      	lsrs	r3, r3, #2
 8003afa:	3302      	adds	r3, #2
 8003afc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003b00:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8003b02:	697b      	ldr	r3, [r7, #20]
 8003b04:	f003 0303 	and.w	r3, r3, #3
 8003b08:	009b      	lsls	r3, r3, #2
 8003b0a:	220f      	movs	r2, #15
 8003b0c:	fa02 f303 	lsl.w	r3, r2, r3
 8003b10:	43db      	mvns	r3, r3
 8003b12:	693a      	ldr	r2, [r7, #16]
 8003b14:	4013      	ands	r3, r2
 8003b16:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8003b1e:	d01f      	beq.n	8003b60 <HAL_GPIO_Init+0x1f8>
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	4a4c      	ldr	r2, [pc, #304]	@ (8003c54 <HAL_GPIO_Init+0x2ec>)
 8003b24:	4293      	cmp	r3, r2
 8003b26:	d019      	beq.n	8003b5c <HAL_GPIO_Init+0x1f4>
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	4a4b      	ldr	r2, [pc, #300]	@ (8003c58 <HAL_GPIO_Init+0x2f0>)
 8003b2c:	4293      	cmp	r3, r2
 8003b2e:	d013      	beq.n	8003b58 <HAL_GPIO_Init+0x1f0>
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	4a4a      	ldr	r2, [pc, #296]	@ (8003c5c <HAL_GPIO_Init+0x2f4>)
 8003b34:	4293      	cmp	r3, r2
 8003b36:	d00d      	beq.n	8003b54 <HAL_GPIO_Init+0x1ec>
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	4a49      	ldr	r2, [pc, #292]	@ (8003c60 <HAL_GPIO_Init+0x2f8>)
 8003b3c:	4293      	cmp	r3, r2
 8003b3e:	d007      	beq.n	8003b50 <HAL_GPIO_Init+0x1e8>
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	4a48      	ldr	r2, [pc, #288]	@ (8003c64 <HAL_GPIO_Init+0x2fc>)
 8003b44:	4293      	cmp	r3, r2
 8003b46:	d101      	bne.n	8003b4c <HAL_GPIO_Init+0x1e4>
 8003b48:	2305      	movs	r3, #5
 8003b4a:	e00a      	b.n	8003b62 <HAL_GPIO_Init+0x1fa>
 8003b4c:	2306      	movs	r3, #6
 8003b4e:	e008      	b.n	8003b62 <HAL_GPIO_Init+0x1fa>
 8003b50:	2304      	movs	r3, #4
 8003b52:	e006      	b.n	8003b62 <HAL_GPIO_Init+0x1fa>
 8003b54:	2303      	movs	r3, #3
 8003b56:	e004      	b.n	8003b62 <HAL_GPIO_Init+0x1fa>
 8003b58:	2302      	movs	r3, #2
 8003b5a:	e002      	b.n	8003b62 <HAL_GPIO_Init+0x1fa>
 8003b5c:	2301      	movs	r3, #1
 8003b5e:	e000      	b.n	8003b62 <HAL_GPIO_Init+0x1fa>
 8003b60:	2300      	movs	r3, #0
 8003b62:	697a      	ldr	r2, [r7, #20]
 8003b64:	f002 0203 	and.w	r2, r2, #3
 8003b68:	0092      	lsls	r2, r2, #2
 8003b6a:	4093      	lsls	r3, r2
 8003b6c:	693a      	ldr	r2, [r7, #16]
 8003b6e:	4313      	orrs	r3, r2
 8003b70:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003b72:	4937      	ldr	r1, [pc, #220]	@ (8003c50 <HAL_GPIO_Init+0x2e8>)
 8003b74:	697b      	ldr	r3, [r7, #20]
 8003b76:	089b      	lsrs	r3, r3, #2
 8003b78:	3302      	adds	r3, #2
 8003b7a:	693a      	ldr	r2, [r7, #16]
 8003b7c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8003b80:	4b39      	ldr	r3, [pc, #228]	@ (8003c68 <HAL_GPIO_Init+0x300>)
 8003b82:	689b      	ldr	r3, [r3, #8]
 8003b84:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003b86:	68fb      	ldr	r3, [r7, #12]
 8003b88:	43db      	mvns	r3, r3
 8003b8a:	693a      	ldr	r2, [r7, #16]
 8003b8c:	4013      	ands	r3, r2
 8003b8e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003b90:	683b      	ldr	r3, [r7, #0]
 8003b92:	685b      	ldr	r3, [r3, #4]
 8003b94:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003b98:	2b00      	cmp	r3, #0
 8003b9a:	d003      	beq.n	8003ba4 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8003b9c:	693a      	ldr	r2, [r7, #16]
 8003b9e:	68fb      	ldr	r3, [r7, #12]
 8003ba0:	4313      	orrs	r3, r2
 8003ba2:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8003ba4:	4a30      	ldr	r2, [pc, #192]	@ (8003c68 <HAL_GPIO_Init+0x300>)
 8003ba6:	693b      	ldr	r3, [r7, #16]
 8003ba8:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8003baa:	4b2f      	ldr	r3, [pc, #188]	@ (8003c68 <HAL_GPIO_Init+0x300>)
 8003bac:	68db      	ldr	r3, [r3, #12]
 8003bae:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003bb0:	68fb      	ldr	r3, [r7, #12]
 8003bb2:	43db      	mvns	r3, r3
 8003bb4:	693a      	ldr	r2, [r7, #16]
 8003bb6:	4013      	ands	r3, r2
 8003bb8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003bba:	683b      	ldr	r3, [r7, #0]
 8003bbc:	685b      	ldr	r3, [r3, #4]
 8003bbe:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003bc2:	2b00      	cmp	r3, #0
 8003bc4:	d003      	beq.n	8003bce <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8003bc6:	693a      	ldr	r2, [r7, #16]
 8003bc8:	68fb      	ldr	r3, [r7, #12]
 8003bca:	4313      	orrs	r3, r2
 8003bcc:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8003bce:	4a26      	ldr	r2, [pc, #152]	@ (8003c68 <HAL_GPIO_Init+0x300>)
 8003bd0:	693b      	ldr	r3, [r7, #16]
 8003bd2:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8003bd4:	4b24      	ldr	r3, [pc, #144]	@ (8003c68 <HAL_GPIO_Init+0x300>)
 8003bd6:	685b      	ldr	r3, [r3, #4]
 8003bd8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003bda:	68fb      	ldr	r3, [r7, #12]
 8003bdc:	43db      	mvns	r3, r3
 8003bde:	693a      	ldr	r2, [r7, #16]
 8003be0:	4013      	ands	r3, r2
 8003be2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003be4:	683b      	ldr	r3, [r7, #0]
 8003be6:	685b      	ldr	r3, [r3, #4]
 8003be8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003bec:	2b00      	cmp	r3, #0
 8003bee:	d003      	beq.n	8003bf8 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8003bf0:	693a      	ldr	r2, [r7, #16]
 8003bf2:	68fb      	ldr	r3, [r7, #12]
 8003bf4:	4313      	orrs	r3, r2
 8003bf6:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8003bf8:	4a1b      	ldr	r2, [pc, #108]	@ (8003c68 <HAL_GPIO_Init+0x300>)
 8003bfa:	693b      	ldr	r3, [r7, #16]
 8003bfc:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8003bfe:	4b1a      	ldr	r3, [pc, #104]	@ (8003c68 <HAL_GPIO_Init+0x300>)
 8003c00:	681b      	ldr	r3, [r3, #0]
 8003c02:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003c04:	68fb      	ldr	r3, [r7, #12]
 8003c06:	43db      	mvns	r3, r3
 8003c08:	693a      	ldr	r2, [r7, #16]
 8003c0a:	4013      	ands	r3, r2
 8003c0c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003c0e:	683b      	ldr	r3, [r7, #0]
 8003c10:	685b      	ldr	r3, [r3, #4]
 8003c12:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003c16:	2b00      	cmp	r3, #0
 8003c18:	d003      	beq.n	8003c22 <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8003c1a:	693a      	ldr	r2, [r7, #16]
 8003c1c:	68fb      	ldr	r3, [r7, #12]
 8003c1e:	4313      	orrs	r3, r2
 8003c20:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8003c22:	4a11      	ldr	r2, [pc, #68]	@ (8003c68 <HAL_GPIO_Init+0x300>)
 8003c24:	693b      	ldr	r3, [r7, #16]
 8003c26:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8003c28:	697b      	ldr	r3, [r7, #20]
 8003c2a:	3301      	adds	r3, #1
 8003c2c:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8003c2e:	683b      	ldr	r3, [r7, #0]
 8003c30:	681a      	ldr	r2, [r3, #0]
 8003c32:	697b      	ldr	r3, [r7, #20]
 8003c34:	fa22 f303 	lsr.w	r3, r2, r3
 8003c38:	2b00      	cmp	r3, #0
 8003c3a:	f47f ae9d 	bne.w	8003978 <HAL_GPIO_Init+0x10>
  }
}
 8003c3e:	bf00      	nop
 8003c40:	bf00      	nop
 8003c42:	371c      	adds	r7, #28
 8003c44:	46bd      	mov	sp, r7
 8003c46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c4a:	4770      	bx	lr
 8003c4c:	40021000 	.word	0x40021000
 8003c50:	40010000 	.word	0x40010000
 8003c54:	48000400 	.word	0x48000400
 8003c58:	48000800 	.word	0x48000800
 8003c5c:	48000c00 	.word	0x48000c00
 8003c60:	48001000 	.word	0x48001000
 8003c64:	48001400 	.word	0x48001400
 8003c68:	40010400 	.word	0x40010400

08003c6c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003c6c:	b480      	push	{r7}
 8003c6e:	b083      	sub	sp, #12
 8003c70:	af00      	add	r7, sp, #0
 8003c72:	6078      	str	r0, [r7, #4]
 8003c74:	460b      	mov	r3, r1
 8003c76:	807b      	strh	r3, [r7, #2]
 8003c78:	4613      	mov	r3, r2
 8003c7a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003c7c:	787b      	ldrb	r3, [r7, #1]
 8003c7e:	2b00      	cmp	r3, #0
 8003c80:	d003      	beq.n	8003c8a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8003c82:	887a      	ldrh	r2, [r7, #2]
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8003c88:	e002      	b.n	8003c90 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8003c8a:	887a      	ldrh	r2, [r7, #2]
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8003c90:	bf00      	nop
 8003c92:	370c      	adds	r7, #12
 8003c94:	46bd      	mov	sp, r7
 8003c96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c9a:	4770      	bx	lr

08003c9c <HAL_GPIO_TogglePin>:
  * @param  GPIO_Pin specifies the pin to be toggled.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8003c9c:	b480      	push	{r7}
 8003c9e:	b085      	sub	sp, #20
 8003ca0:	af00      	add	r7, sp, #0
 8003ca2:	6078      	str	r0, [r7, #4]
 8003ca4:	460b      	mov	r3, r1
 8003ca6:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	695b      	ldr	r3, [r3, #20]
 8003cac:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8003cae:	887a      	ldrh	r2, [r7, #2]
 8003cb0:	68fb      	ldr	r3, [r7, #12]
 8003cb2:	4013      	ands	r3, r2
 8003cb4:	041a      	lsls	r2, r3, #16
 8003cb6:	68fb      	ldr	r3, [r7, #12]
 8003cb8:	43d9      	mvns	r1, r3
 8003cba:	887b      	ldrh	r3, [r7, #2]
 8003cbc:	400b      	ands	r3, r1
 8003cbe:	431a      	orrs	r2, r3
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	619a      	str	r2, [r3, #24]
}
 8003cc4:	bf00      	nop
 8003cc6:	3714      	adds	r7, #20
 8003cc8:	46bd      	mov	sp, r7
 8003cca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cce:	4770      	bx	lr

08003cd0 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003cd0:	b580      	push	{r7, lr}
 8003cd2:	b082      	sub	sp, #8
 8003cd4:	af00      	add	r7, sp, #0
 8003cd6:	4603      	mov	r3, r0
 8003cd8:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8003cda:	4b08      	ldr	r3, [pc, #32]	@ (8003cfc <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003cdc:	695a      	ldr	r2, [r3, #20]
 8003cde:	88fb      	ldrh	r3, [r7, #6]
 8003ce0:	4013      	ands	r3, r2
 8003ce2:	2b00      	cmp	r3, #0
 8003ce4:	d006      	beq.n	8003cf4 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8003ce6:	4a05      	ldr	r2, [pc, #20]	@ (8003cfc <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003ce8:	88fb      	ldrh	r3, [r7, #6]
 8003cea:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003cec:	88fb      	ldrh	r3, [r7, #6]
 8003cee:	4618      	mov	r0, r3
 8003cf0:	f000 f806 	bl	8003d00 <HAL_GPIO_EXTI_Callback>
  }
}
 8003cf4:	bf00      	nop
 8003cf6:	3708      	adds	r7, #8
 8003cf8:	46bd      	mov	sp, r7
 8003cfa:	bd80      	pop	{r7, pc}
 8003cfc:	40010400 	.word	0x40010400

08003d00 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8003d00:	b480      	push	{r7}
 8003d02:	b083      	sub	sp, #12
 8003d04:	af00      	add	r7, sp, #0
 8003d06:	4603      	mov	r3, r0
 8003d08:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8003d0a:	bf00      	nop
 8003d0c:	370c      	adds	r7, #12
 8003d0e:	46bd      	mov	sp, r7
 8003d10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d14:	4770      	bx	lr
	...

08003d18 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8003d18:	b480      	push	{r7}
 8003d1a:	b085      	sub	sp, #20
 8003d1c:	af00      	add	r7, sp, #0
 8003d1e:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	2b00      	cmp	r3, #0
 8003d24:	d141      	bne.n	8003daa <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8003d26:	4b4b      	ldr	r3, [pc, #300]	@ (8003e54 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003d28:	681b      	ldr	r3, [r3, #0]
 8003d2a:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8003d2e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003d32:	d131      	bne.n	8003d98 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003d34:	4b47      	ldr	r3, [pc, #284]	@ (8003e54 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003d36:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003d3a:	4a46      	ldr	r2, [pc, #280]	@ (8003e54 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003d3c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003d40:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8003d44:	4b43      	ldr	r3, [pc, #268]	@ (8003e54 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003d46:	681b      	ldr	r3, [r3, #0]
 8003d48:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8003d4c:	4a41      	ldr	r2, [pc, #260]	@ (8003e54 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003d4e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003d52:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8003d54:	4b40      	ldr	r3, [pc, #256]	@ (8003e58 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8003d56:	681b      	ldr	r3, [r3, #0]
 8003d58:	2232      	movs	r2, #50	@ 0x32
 8003d5a:	fb02 f303 	mul.w	r3, r2, r3
 8003d5e:	4a3f      	ldr	r2, [pc, #252]	@ (8003e5c <HAL_PWREx_ControlVoltageScaling+0x144>)
 8003d60:	fba2 2303 	umull	r2, r3, r2, r3
 8003d64:	0c9b      	lsrs	r3, r3, #18
 8003d66:	3301      	adds	r3, #1
 8003d68:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003d6a:	e002      	b.n	8003d72 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8003d6c:	68fb      	ldr	r3, [r7, #12]
 8003d6e:	3b01      	subs	r3, #1
 8003d70:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003d72:	4b38      	ldr	r3, [pc, #224]	@ (8003e54 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003d74:	695b      	ldr	r3, [r3, #20]
 8003d76:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003d7a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003d7e:	d102      	bne.n	8003d86 <HAL_PWREx_ControlVoltageScaling+0x6e>
 8003d80:	68fb      	ldr	r3, [r7, #12]
 8003d82:	2b00      	cmp	r3, #0
 8003d84:	d1f2      	bne.n	8003d6c <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8003d86:	4b33      	ldr	r3, [pc, #204]	@ (8003e54 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003d88:	695b      	ldr	r3, [r3, #20]
 8003d8a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003d8e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003d92:	d158      	bne.n	8003e46 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8003d94:	2303      	movs	r3, #3
 8003d96:	e057      	b.n	8003e48 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003d98:	4b2e      	ldr	r3, [pc, #184]	@ (8003e54 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003d9a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003d9e:	4a2d      	ldr	r2, [pc, #180]	@ (8003e54 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003da0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003da4:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8003da8:	e04d      	b.n	8003e46 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003db0:	d141      	bne.n	8003e36 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8003db2:	4b28      	ldr	r3, [pc, #160]	@ (8003e54 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003db4:	681b      	ldr	r3, [r3, #0]
 8003db6:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8003dba:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003dbe:	d131      	bne.n	8003e24 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003dc0:	4b24      	ldr	r3, [pc, #144]	@ (8003e54 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003dc2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003dc6:	4a23      	ldr	r2, [pc, #140]	@ (8003e54 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003dc8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003dcc:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8003dd0:	4b20      	ldr	r3, [pc, #128]	@ (8003e54 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003dd2:	681b      	ldr	r3, [r3, #0]
 8003dd4:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8003dd8:	4a1e      	ldr	r2, [pc, #120]	@ (8003e54 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003dda:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003dde:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8003de0:	4b1d      	ldr	r3, [pc, #116]	@ (8003e58 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8003de2:	681b      	ldr	r3, [r3, #0]
 8003de4:	2232      	movs	r2, #50	@ 0x32
 8003de6:	fb02 f303 	mul.w	r3, r2, r3
 8003dea:	4a1c      	ldr	r2, [pc, #112]	@ (8003e5c <HAL_PWREx_ControlVoltageScaling+0x144>)
 8003dec:	fba2 2303 	umull	r2, r3, r2, r3
 8003df0:	0c9b      	lsrs	r3, r3, #18
 8003df2:	3301      	adds	r3, #1
 8003df4:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003df6:	e002      	b.n	8003dfe <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8003df8:	68fb      	ldr	r3, [r7, #12]
 8003dfa:	3b01      	subs	r3, #1
 8003dfc:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003dfe:	4b15      	ldr	r3, [pc, #84]	@ (8003e54 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003e00:	695b      	ldr	r3, [r3, #20]
 8003e02:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003e06:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003e0a:	d102      	bne.n	8003e12 <HAL_PWREx_ControlVoltageScaling+0xfa>
 8003e0c:	68fb      	ldr	r3, [r7, #12]
 8003e0e:	2b00      	cmp	r3, #0
 8003e10:	d1f2      	bne.n	8003df8 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8003e12:	4b10      	ldr	r3, [pc, #64]	@ (8003e54 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003e14:	695b      	ldr	r3, [r3, #20]
 8003e16:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003e1a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003e1e:	d112      	bne.n	8003e46 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8003e20:	2303      	movs	r3, #3
 8003e22:	e011      	b.n	8003e48 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003e24:	4b0b      	ldr	r3, [pc, #44]	@ (8003e54 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003e26:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003e2a:	4a0a      	ldr	r2, [pc, #40]	@ (8003e54 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003e2c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003e30:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8003e34:	e007      	b.n	8003e46 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8003e36:	4b07      	ldr	r3, [pc, #28]	@ (8003e54 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003e38:	681b      	ldr	r3, [r3, #0]
 8003e3a:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8003e3e:	4a05      	ldr	r2, [pc, #20]	@ (8003e54 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003e40:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8003e44:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8003e46:	2300      	movs	r3, #0
}
 8003e48:	4618      	mov	r0, r3
 8003e4a:	3714      	adds	r7, #20
 8003e4c:	46bd      	mov	sp, r7
 8003e4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e52:	4770      	bx	lr
 8003e54:	40007000 	.word	0x40007000
 8003e58:	20000000 	.word	0x20000000
 8003e5c:	431bde83 	.word	0x431bde83

08003e60 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8003e60:	b480      	push	{r7}
 8003e62:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8003e64:	4b05      	ldr	r3, [pc, #20]	@ (8003e7c <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8003e66:	689b      	ldr	r3, [r3, #8]
 8003e68:	4a04      	ldr	r2, [pc, #16]	@ (8003e7c <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8003e6a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003e6e:	6093      	str	r3, [r2, #8]
}
 8003e70:	bf00      	nop
 8003e72:	46bd      	mov	sp, r7
 8003e74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e78:	4770      	bx	lr
 8003e7a:	bf00      	nop
 8003e7c:	40007000 	.word	0x40007000

08003e80 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003e80:	b580      	push	{r7, lr}
 8003e82:	b088      	sub	sp, #32
 8003e84:	af00      	add	r7, sp, #0
 8003e86:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	2b00      	cmp	r3, #0
 8003e8c:	d101      	bne.n	8003e92 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003e8e:	2301      	movs	r3, #1
 8003e90:	e2fe      	b.n	8004490 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	681b      	ldr	r3, [r3, #0]
 8003e96:	f003 0301 	and.w	r3, r3, #1
 8003e9a:	2b00      	cmp	r3, #0
 8003e9c:	d075      	beq.n	8003f8a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003e9e:	4b97      	ldr	r3, [pc, #604]	@ (80040fc <HAL_RCC_OscConfig+0x27c>)
 8003ea0:	689b      	ldr	r3, [r3, #8]
 8003ea2:	f003 030c 	and.w	r3, r3, #12
 8003ea6:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003ea8:	4b94      	ldr	r3, [pc, #592]	@ (80040fc <HAL_RCC_OscConfig+0x27c>)
 8003eaa:	68db      	ldr	r3, [r3, #12]
 8003eac:	f003 0303 	and.w	r3, r3, #3
 8003eb0:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8003eb2:	69bb      	ldr	r3, [r7, #24]
 8003eb4:	2b0c      	cmp	r3, #12
 8003eb6:	d102      	bne.n	8003ebe <HAL_RCC_OscConfig+0x3e>
 8003eb8:	697b      	ldr	r3, [r7, #20]
 8003eba:	2b03      	cmp	r3, #3
 8003ebc:	d002      	beq.n	8003ec4 <HAL_RCC_OscConfig+0x44>
 8003ebe:	69bb      	ldr	r3, [r7, #24]
 8003ec0:	2b08      	cmp	r3, #8
 8003ec2:	d10b      	bne.n	8003edc <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003ec4:	4b8d      	ldr	r3, [pc, #564]	@ (80040fc <HAL_RCC_OscConfig+0x27c>)
 8003ec6:	681b      	ldr	r3, [r3, #0]
 8003ec8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003ecc:	2b00      	cmp	r3, #0
 8003ece:	d05b      	beq.n	8003f88 <HAL_RCC_OscConfig+0x108>
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	685b      	ldr	r3, [r3, #4]
 8003ed4:	2b00      	cmp	r3, #0
 8003ed6:	d157      	bne.n	8003f88 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003ed8:	2301      	movs	r3, #1
 8003eda:	e2d9      	b.n	8004490 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	685b      	ldr	r3, [r3, #4]
 8003ee0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003ee4:	d106      	bne.n	8003ef4 <HAL_RCC_OscConfig+0x74>
 8003ee6:	4b85      	ldr	r3, [pc, #532]	@ (80040fc <HAL_RCC_OscConfig+0x27c>)
 8003ee8:	681b      	ldr	r3, [r3, #0]
 8003eea:	4a84      	ldr	r2, [pc, #528]	@ (80040fc <HAL_RCC_OscConfig+0x27c>)
 8003eec:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003ef0:	6013      	str	r3, [r2, #0]
 8003ef2:	e01d      	b.n	8003f30 <HAL_RCC_OscConfig+0xb0>
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	685b      	ldr	r3, [r3, #4]
 8003ef8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003efc:	d10c      	bne.n	8003f18 <HAL_RCC_OscConfig+0x98>
 8003efe:	4b7f      	ldr	r3, [pc, #508]	@ (80040fc <HAL_RCC_OscConfig+0x27c>)
 8003f00:	681b      	ldr	r3, [r3, #0]
 8003f02:	4a7e      	ldr	r2, [pc, #504]	@ (80040fc <HAL_RCC_OscConfig+0x27c>)
 8003f04:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003f08:	6013      	str	r3, [r2, #0]
 8003f0a:	4b7c      	ldr	r3, [pc, #496]	@ (80040fc <HAL_RCC_OscConfig+0x27c>)
 8003f0c:	681b      	ldr	r3, [r3, #0]
 8003f0e:	4a7b      	ldr	r2, [pc, #492]	@ (80040fc <HAL_RCC_OscConfig+0x27c>)
 8003f10:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003f14:	6013      	str	r3, [r2, #0]
 8003f16:	e00b      	b.n	8003f30 <HAL_RCC_OscConfig+0xb0>
 8003f18:	4b78      	ldr	r3, [pc, #480]	@ (80040fc <HAL_RCC_OscConfig+0x27c>)
 8003f1a:	681b      	ldr	r3, [r3, #0]
 8003f1c:	4a77      	ldr	r2, [pc, #476]	@ (80040fc <HAL_RCC_OscConfig+0x27c>)
 8003f1e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003f22:	6013      	str	r3, [r2, #0]
 8003f24:	4b75      	ldr	r3, [pc, #468]	@ (80040fc <HAL_RCC_OscConfig+0x27c>)
 8003f26:	681b      	ldr	r3, [r3, #0]
 8003f28:	4a74      	ldr	r2, [pc, #464]	@ (80040fc <HAL_RCC_OscConfig+0x27c>)
 8003f2a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003f2e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	685b      	ldr	r3, [r3, #4]
 8003f34:	2b00      	cmp	r3, #0
 8003f36:	d013      	beq.n	8003f60 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003f38:	f7fe fa6a 	bl	8002410 <HAL_GetTick>
 8003f3c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003f3e:	e008      	b.n	8003f52 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003f40:	f7fe fa66 	bl	8002410 <HAL_GetTick>
 8003f44:	4602      	mov	r2, r0
 8003f46:	693b      	ldr	r3, [r7, #16]
 8003f48:	1ad3      	subs	r3, r2, r3
 8003f4a:	2b64      	cmp	r3, #100	@ 0x64
 8003f4c:	d901      	bls.n	8003f52 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003f4e:	2303      	movs	r3, #3
 8003f50:	e29e      	b.n	8004490 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003f52:	4b6a      	ldr	r3, [pc, #424]	@ (80040fc <HAL_RCC_OscConfig+0x27c>)
 8003f54:	681b      	ldr	r3, [r3, #0]
 8003f56:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003f5a:	2b00      	cmp	r3, #0
 8003f5c:	d0f0      	beq.n	8003f40 <HAL_RCC_OscConfig+0xc0>
 8003f5e:	e014      	b.n	8003f8a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003f60:	f7fe fa56 	bl	8002410 <HAL_GetTick>
 8003f64:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003f66:	e008      	b.n	8003f7a <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003f68:	f7fe fa52 	bl	8002410 <HAL_GetTick>
 8003f6c:	4602      	mov	r2, r0
 8003f6e:	693b      	ldr	r3, [r7, #16]
 8003f70:	1ad3      	subs	r3, r2, r3
 8003f72:	2b64      	cmp	r3, #100	@ 0x64
 8003f74:	d901      	bls.n	8003f7a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003f76:	2303      	movs	r3, #3
 8003f78:	e28a      	b.n	8004490 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003f7a:	4b60      	ldr	r3, [pc, #384]	@ (80040fc <HAL_RCC_OscConfig+0x27c>)
 8003f7c:	681b      	ldr	r3, [r3, #0]
 8003f7e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003f82:	2b00      	cmp	r3, #0
 8003f84:	d1f0      	bne.n	8003f68 <HAL_RCC_OscConfig+0xe8>
 8003f86:	e000      	b.n	8003f8a <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003f88:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	681b      	ldr	r3, [r3, #0]
 8003f8e:	f003 0302 	and.w	r3, r3, #2
 8003f92:	2b00      	cmp	r3, #0
 8003f94:	d075      	beq.n	8004082 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003f96:	4b59      	ldr	r3, [pc, #356]	@ (80040fc <HAL_RCC_OscConfig+0x27c>)
 8003f98:	689b      	ldr	r3, [r3, #8]
 8003f9a:	f003 030c 	and.w	r3, r3, #12
 8003f9e:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003fa0:	4b56      	ldr	r3, [pc, #344]	@ (80040fc <HAL_RCC_OscConfig+0x27c>)
 8003fa2:	68db      	ldr	r3, [r3, #12]
 8003fa4:	f003 0303 	and.w	r3, r3, #3
 8003fa8:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8003faa:	69bb      	ldr	r3, [r7, #24]
 8003fac:	2b0c      	cmp	r3, #12
 8003fae:	d102      	bne.n	8003fb6 <HAL_RCC_OscConfig+0x136>
 8003fb0:	697b      	ldr	r3, [r7, #20]
 8003fb2:	2b02      	cmp	r3, #2
 8003fb4:	d002      	beq.n	8003fbc <HAL_RCC_OscConfig+0x13c>
 8003fb6:	69bb      	ldr	r3, [r7, #24]
 8003fb8:	2b04      	cmp	r3, #4
 8003fba:	d11f      	bne.n	8003ffc <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003fbc:	4b4f      	ldr	r3, [pc, #316]	@ (80040fc <HAL_RCC_OscConfig+0x27c>)
 8003fbe:	681b      	ldr	r3, [r3, #0]
 8003fc0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003fc4:	2b00      	cmp	r3, #0
 8003fc6:	d005      	beq.n	8003fd4 <HAL_RCC_OscConfig+0x154>
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	68db      	ldr	r3, [r3, #12]
 8003fcc:	2b00      	cmp	r3, #0
 8003fce:	d101      	bne.n	8003fd4 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8003fd0:	2301      	movs	r3, #1
 8003fd2:	e25d      	b.n	8004490 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003fd4:	4b49      	ldr	r3, [pc, #292]	@ (80040fc <HAL_RCC_OscConfig+0x27c>)
 8003fd6:	685b      	ldr	r3, [r3, #4]
 8003fd8:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	691b      	ldr	r3, [r3, #16]
 8003fe0:	061b      	lsls	r3, r3, #24
 8003fe2:	4946      	ldr	r1, [pc, #280]	@ (80040fc <HAL_RCC_OscConfig+0x27c>)
 8003fe4:	4313      	orrs	r3, r2
 8003fe6:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8003fe8:	4b45      	ldr	r3, [pc, #276]	@ (8004100 <HAL_RCC_OscConfig+0x280>)
 8003fea:	681b      	ldr	r3, [r3, #0]
 8003fec:	4618      	mov	r0, r3
 8003fee:	f7fd f9bb 	bl	8001368 <HAL_InitTick>
 8003ff2:	4603      	mov	r3, r0
 8003ff4:	2b00      	cmp	r3, #0
 8003ff6:	d043      	beq.n	8004080 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8003ff8:	2301      	movs	r3, #1
 8003ffa:	e249      	b.n	8004490 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	68db      	ldr	r3, [r3, #12]
 8004000:	2b00      	cmp	r3, #0
 8004002:	d023      	beq.n	800404c <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004004:	4b3d      	ldr	r3, [pc, #244]	@ (80040fc <HAL_RCC_OscConfig+0x27c>)
 8004006:	681b      	ldr	r3, [r3, #0]
 8004008:	4a3c      	ldr	r2, [pc, #240]	@ (80040fc <HAL_RCC_OscConfig+0x27c>)
 800400a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800400e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004010:	f7fe f9fe 	bl	8002410 <HAL_GetTick>
 8004014:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004016:	e008      	b.n	800402a <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004018:	f7fe f9fa 	bl	8002410 <HAL_GetTick>
 800401c:	4602      	mov	r2, r0
 800401e:	693b      	ldr	r3, [r7, #16]
 8004020:	1ad3      	subs	r3, r2, r3
 8004022:	2b02      	cmp	r3, #2
 8004024:	d901      	bls.n	800402a <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8004026:	2303      	movs	r3, #3
 8004028:	e232      	b.n	8004490 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800402a:	4b34      	ldr	r3, [pc, #208]	@ (80040fc <HAL_RCC_OscConfig+0x27c>)
 800402c:	681b      	ldr	r3, [r3, #0]
 800402e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004032:	2b00      	cmp	r3, #0
 8004034:	d0f0      	beq.n	8004018 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004036:	4b31      	ldr	r3, [pc, #196]	@ (80040fc <HAL_RCC_OscConfig+0x27c>)
 8004038:	685b      	ldr	r3, [r3, #4]
 800403a:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	691b      	ldr	r3, [r3, #16]
 8004042:	061b      	lsls	r3, r3, #24
 8004044:	492d      	ldr	r1, [pc, #180]	@ (80040fc <HAL_RCC_OscConfig+0x27c>)
 8004046:	4313      	orrs	r3, r2
 8004048:	604b      	str	r3, [r1, #4]
 800404a:	e01a      	b.n	8004082 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800404c:	4b2b      	ldr	r3, [pc, #172]	@ (80040fc <HAL_RCC_OscConfig+0x27c>)
 800404e:	681b      	ldr	r3, [r3, #0]
 8004050:	4a2a      	ldr	r2, [pc, #168]	@ (80040fc <HAL_RCC_OscConfig+0x27c>)
 8004052:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004056:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004058:	f7fe f9da 	bl	8002410 <HAL_GetTick>
 800405c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800405e:	e008      	b.n	8004072 <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004060:	f7fe f9d6 	bl	8002410 <HAL_GetTick>
 8004064:	4602      	mov	r2, r0
 8004066:	693b      	ldr	r3, [r7, #16]
 8004068:	1ad3      	subs	r3, r2, r3
 800406a:	2b02      	cmp	r3, #2
 800406c:	d901      	bls.n	8004072 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 800406e:	2303      	movs	r3, #3
 8004070:	e20e      	b.n	8004490 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004072:	4b22      	ldr	r3, [pc, #136]	@ (80040fc <HAL_RCC_OscConfig+0x27c>)
 8004074:	681b      	ldr	r3, [r3, #0]
 8004076:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800407a:	2b00      	cmp	r3, #0
 800407c:	d1f0      	bne.n	8004060 <HAL_RCC_OscConfig+0x1e0>
 800407e:	e000      	b.n	8004082 <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004080:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	681b      	ldr	r3, [r3, #0]
 8004086:	f003 0308 	and.w	r3, r3, #8
 800408a:	2b00      	cmp	r3, #0
 800408c:	d041      	beq.n	8004112 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	695b      	ldr	r3, [r3, #20]
 8004092:	2b00      	cmp	r3, #0
 8004094:	d01c      	beq.n	80040d0 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004096:	4b19      	ldr	r3, [pc, #100]	@ (80040fc <HAL_RCC_OscConfig+0x27c>)
 8004098:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800409c:	4a17      	ldr	r2, [pc, #92]	@ (80040fc <HAL_RCC_OscConfig+0x27c>)
 800409e:	f043 0301 	orr.w	r3, r3, #1
 80040a2:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80040a6:	f7fe f9b3 	bl	8002410 <HAL_GetTick>
 80040aa:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80040ac:	e008      	b.n	80040c0 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80040ae:	f7fe f9af 	bl	8002410 <HAL_GetTick>
 80040b2:	4602      	mov	r2, r0
 80040b4:	693b      	ldr	r3, [r7, #16]
 80040b6:	1ad3      	subs	r3, r2, r3
 80040b8:	2b02      	cmp	r3, #2
 80040ba:	d901      	bls.n	80040c0 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 80040bc:	2303      	movs	r3, #3
 80040be:	e1e7      	b.n	8004490 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80040c0:	4b0e      	ldr	r3, [pc, #56]	@ (80040fc <HAL_RCC_OscConfig+0x27c>)
 80040c2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80040c6:	f003 0302 	and.w	r3, r3, #2
 80040ca:	2b00      	cmp	r3, #0
 80040cc:	d0ef      	beq.n	80040ae <HAL_RCC_OscConfig+0x22e>
 80040ce:	e020      	b.n	8004112 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80040d0:	4b0a      	ldr	r3, [pc, #40]	@ (80040fc <HAL_RCC_OscConfig+0x27c>)
 80040d2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80040d6:	4a09      	ldr	r2, [pc, #36]	@ (80040fc <HAL_RCC_OscConfig+0x27c>)
 80040d8:	f023 0301 	bic.w	r3, r3, #1
 80040dc:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80040e0:	f7fe f996 	bl	8002410 <HAL_GetTick>
 80040e4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80040e6:	e00d      	b.n	8004104 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80040e8:	f7fe f992 	bl	8002410 <HAL_GetTick>
 80040ec:	4602      	mov	r2, r0
 80040ee:	693b      	ldr	r3, [r7, #16]
 80040f0:	1ad3      	subs	r3, r2, r3
 80040f2:	2b02      	cmp	r3, #2
 80040f4:	d906      	bls.n	8004104 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 80040f6:	2303      	movs	r3, #3
 80040f8:	e1ca      	b.n	8004490 <HAL_RCC_OscConfig+0x610>
 80040fa:	bf00      	nop
 80040fc:	40021000 	.word	0x40021000
 8004100:	20000004 	.word	0x20000004
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004104:	4b8c      	ldr	r3, [pc, #560]	@ (8004338 <HAL_RCC_OscConfig+0x4b8>)
 8004106:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800410a:	f003 0302 	and.w	r3, r3, #2
 800410e:	2b00      	cmp	r3, #0
 8004110:	d1ea      	bne.n	80040e8 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	681b      	ldr	r3, [r3, #0]
 8004116:	f003 0304 	and.w	r3, r3, #4
 800411a:	2b00      	cmp	r3, #0
 800411c:	f000 80a6 	beq.w	800426c <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004120:	2300      	movs	r3, #0
 8004122:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8004124:	4b84      	ldr	r3, [pc, #528]	@ (8004338 <HAL_RCC_OscConfig+0x4b8>)
 8004126:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004128:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800412c:	2b00      	cmp	r3, #0
 800412e:	d101      	bne.n	8004134 <HAL_RCC_OscConfig+0x2b4>
 8004130:	2301      	movs	r3, #1
 8004132:	e000      	b.n	8004136 <HAL_RCC_OscConfig+0x2b6>
 8004134:	2300      	movs	r3, #0
 8004136:	2b00      	cmp	r3, #0
 8004138:	d00d      	beq.n	8004156 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800413a:	4b7f      	ldr	r3, [pc, #508]	@ (8004338 <HAL_RCC_OscConfig+0x4b8>)
 800413c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800413e:	4a7e      	ldr	r2, [pc, #504]	@ (8004338 <HAL_RCC_OscConfig+0x4b8>)
 8004140:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004144:	6593      	str	r3, [r2, #88]	@ 0x58
 8004146:	4b7c      	ldr	r3, [pc, #496]	@ (8004338 <HAL_RCC_OscConfig+0x4b8>)
 8004148:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800414a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800414e:	60fb      	str	r3, [r7, #12]
 8004150:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8004152:	2301      	movs	r3, #1
 8004154:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004156:	4b79      	ldr	r3, [pc, #484]	@ (800433c <HAL_RCC_OscConfig+0x4bc>)
 8004158:	681b      	ldr	r3, [r3, #0]
 800415a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800415e:	2b00      	cmp	r3, #0
 8004160:	d118      	bne.n	8004194 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004162:	4b76      	ldr	r3, [pc, #472]	@ (800433c <HAL_RCC_OscConfig+0x4bc>)
 8004164:	681b      	ldr	r3, [r3, #0]
 8004166:	4a75      	ldr	r2, [pc, #468]	@ (800433c <HAL_RCC_OscConfig+0x4bc>)
 8004168:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800416c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800416e:	f7fe f94f 	bl	8002410 <HAL_GetTick>
 8004172:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004174:	e008      	b.n	8004188 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004176:	f7fe f94b 	bl	8002410 <HAL_GetTick>
 800417a:	4602      	mov	r2, r0
 800417c:	693b      	ldr	r3, [r7, #16]
 800417e:	1ad3      	subs	r3, r2, r3
 8004180:	2b02      	cmp	r3, #2
 8004182:	d901      	bls.n	8004188 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8004184:	2303      	movs	r3, #3
 8004186:	e183      	b.n	8004490 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004188:	4b6c      	ldr	r3, [pc, #432]	@ (800433c <HAL_RCC_OscConfig+0x4bc>)
 800418a:	681b      	ldr	r3, [r3, #0]
 800418c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004190:	2b00      	cmp	r3, #0
 8004192:	d0f0      	beq.n	8004176 <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	689b      	ldr	r3, [r3, #8]
 8004198:	2b01      	cmp	r3, #1
 800419a:	d108      	bne.n	80041ae <HAL_RCC_OscConfig+0x32e>
 800419c:	4b66      	ldr	r3, [pc, #408]	@ (8004338 <HAL_RCC_OscConfig+0x4b8>)
 800419e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80041a2:	4a65      	ldr	r2, [pc, #404]	@ (8004338 <HAL_RCC_OscConfig+0x4b8>)
 80041a4:	f043 0301 	orr.w	r3, r3, #1
 80041a8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80041ac:	e024      	b.n	80041f8 <HAL_RCC_OscConfig+0x378>
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	689b      	ldr	r3, [r3, #8]
 80041b2:	2b05      	cmp	r3, #5
 80041b4:	d110      	bne.n	80041d8 <HAL_RCC_OscConfig+0x358>
 80041b6:	4b60      	ldr	r3, [pc, #384]	@ (8004338 <HAL_RCC_OscConfig+0x4b8>)
 80041b8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80041bc:	4a5e      	ldr	r2, [pc, #376]	@ (8004338 <HAL_RCC_OscConfig+0x4b8>)
 80041be:	f043 0304 	orr.w	r3, r3, #4
 80041c2:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80041c6:	4b5c      	ldr	r3, [pc, #368]	@ (8004338 <HAL_RCC_OscConfig+0x4b8>)
 80041c8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80041cc:	4a5a      	ldr	r2, [pc, #360]	@ (8004338 <HAL_RCC_OscConfig+0x4b8>)
 80041ce:	f043 0301 	orr.w	r3, r3, #1
 80041d2:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80041d6:	e00f      	b.n	80041f8 <HAL_RCC_OscConfig+0x378>
 80041d8:	4b57      	ldr	r3, [pc, #348]	@ (8004338 <HAL_RCC_OscConfig+0x4b8>)
 80041da:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80041de:	4a56      	ldr	r2, [pc, #344]	@ (8004338 <HAL_RCC_OscConfig+0x4b8>)
 80041e0:	f023 0301 	bic.w	r3, r3, #1
 80041e4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80041e8:	4b53      	ldr	r3, [pc, #332]	@ (8004338 <HAL_RCC_OscConfig+0x4b8>)
 80041ea:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80041ee:	4a52      	ldr	r2, [pc, #328]	@ (8004338 <HAL_RCC_OscConfig+0x4b8>)
 80041f0:	f023 0304 	bic.w	r3, r3, #4
 80041f4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	689b      	ldr	r3, [r3, #8]
 80041fc:	2b00      	cmp	r3, #0
 80041fe:	d016      	beq.n	800422e <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004200:	f7fe f906 	bl	8002410 <HAL_GetTick>
 8004204:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004206:	e00a      	b.n	800421e <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004208:	f7fe f902 	bl	8002410 <HAL_GetTick>
 800420c:	4602      	mov	r2, r0
 800420e:	693b      	ldr	r3, [r7, #16]
 8004210:	1ad3      	subs	r3, r2, r3
 8004212:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004216:	4293      	cmp	r3, r2
 8004218:	d901      	bls.n	800421e <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 800421a:	2303      	movs	r3, #3
 800421c:	e138      	b.n	8004490 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800421e:	4b46      	ldr	r3, [pc, #280]	@ (8004338 <HAL_RCC_OscConfig+0x4b8>)
 8004220:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004224:	f003 0302 	and.w	r3, r3, #2
 8004228:	2b00      	cmp	r3, #0
 800422a:	d0ed      	beq.n	8004208 <HAL_RCC_OscConfig+0x388>
 800422c:	e015      	b.n	800425a <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800422e:	f7fe f8ef 	bl	8002410 <HAL_GetTick>
 8004232:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004234:	e00a      	b.n	800424c <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004236:	f7fe f8eb 	bl	8002410 <HAL_GetTick>
 800423a:	4602      	mov	r2, r0
 800423c:	693b      	ldr	r3, [r7, #16]
 800423e:	1ad3      	subs	r3, r2, r3
 8004240:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004244:	4293      	cmp	r3, r2
 8004246:	d901      	bls.n	800424c <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8004248:	2303      	movs	r3, #3
 800424a:	e121      	b.n	8004490 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800424c:	4b3a      	ldr	r3, [pc, #232]	@ (8004338 <HAL_RCC_OscConfig+0x4b8>)
 800424e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004252:	f003 0302 	and.w	r3, r3, #2
 8004256:	2b00      	cmp	r3, #0
 8004258:	d1ed      	bne.n	8004236 <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800425a:	7ffb      	ldrb	r3, [r7, #31]
 800425c:	2b01      	cmp	r3, #1
 800425e:	d105      	bne.n	800426c <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004260:	4b35      	ldr	r3, [pc, #212]	@ (8004338 <HAL_RCC_OscConfig+0x4b8>)
 8004262:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004264:	4a34      	ldr	r2, [pc, #208]	@ (8004338 <HAL_RCC_OscConfig+0x4b8>)
 8004266:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800426a:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	681b      	ldr	r3, [r3, #0]
 8004270:	f003 0320 	and.w	r3, r3, #32
 8004274:	2b00      	cmp	r3, #0
 8004276:	d03c      	beq.n	80042f2 <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	699b      	ldr	r3, [r3, #24]
 800427c:	2b00      	cmp	r3, #0
 800427e:	d01c      	beq.n	80042ba <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8004280:	4b2d      	ldr	r3, [pc, #180]	@ (8004338 <HAL_RCC_OscConfig+0x4b8>)
 8004282:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004286:	4a2c      	ldr	r2, [pc, #176]	@ (8004338 <HAL_RCC_OscConfig+0x4b8>)
 8004288:	f043 0301 	orr.w	r3, r3, #1
 800428c:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004290:	f7fe f8be 	bl	8002410 <HAL_GetTick>
 8004294:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8004296:	e008      	b.n	80042aa <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004298:	f7fe f8ba 	bl	8002410 <HAL_GetTick>
 800429c:	4602      	mov	r2, r0
 800429e:	693b      	ldr	r3, [r7, #16]
 80042a0:	1ad3      	subs	r3, r2, r3
 80042a2:	2b02      	cmp	r3, #2
 80042a4:	d901      	bls.n	80042aa <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 80042a6:	2303      	movs	r3, #3
 80042a8:	e0f2      	b.n	8004490 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80042aa:	4b23      	ldr	r3, [pc, #140]	@ (8004338 <HAL_RCC_OscConfig+0x4b8>)
 80042ac:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80042b0:	f003 0302 	and.w	r3, r3, #2
 80042b4:	2b00      	cmp	r3, #0
 80042b6:	d0ef      	beq.n	8004298 <HAL_RCC_OscConfig+0x418>
 80042b8:	e01b      	b.n	80042f2 <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80042ba:	4b1f      	ldr	r3, [pc, #124]	@ (8004338 <HAL_RCC_OscConfig+0x4b8>)
 80042bc:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80042c0:	4a1d      	ldr	r2, [pc, #116]	@ (8004338 <HAL_RCC_OscConfig+0x4b8>)
 80042c2:	f023 0301 	bic.w	r3, r3, #1
 80042c6:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80042ca:	f7fe f8a1 	bl	8002410 <HAL_GetTick>
 80042ce:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80042d0:	e008      	b.n	80042e4 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80042d2:	f7fe f89d 	bl	8002410 <HAL_GetTick>
 80042d6:	4602      	mov	r2, r0
 80042d8:	693b      	ldr	r3, [r7, #16]
 80042da:	1ad3      	subs	r3, r2, r3
 80042dc:	2b02      	cmp	r3, #2
 80042de:	d901      	bls.n	80042e4 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 80042e0:	2303      	movs	r3, #3
 80042e2:	e0d5      	b.n	8004490 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80042e4:	4b14      	ldr	r3, [pc, #80]	@ (8004338 <HAL_RCC_OscConfig+0x4b8>)
 80042e6:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80042ea:	f003 0302 	and.w	r3, r3, #2
 80042ee:	2b00      	cmp	r3, #0
 80042f0:	d1ef      	bne.n	80042d2 <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	69db      	ldr	r3, [r3, #28]
 80042f6:	2b00      	cmp	r3, #0
 80042f8:	f000 80c9 	beq.w	800448e <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80042fc:	4b0e      	ldr	r3, [pc, #56]	@ (8004338 <HAL_RCC_OscConfig+0x4b8>)
 80042fe:	689b      	ldr	r3, [r3, #8]
 8004300:	f003 030c 	and.w	r3, r3, #12
 8004304:	2b0c      	cmp	r3, #12
 8004306:	f000 8083 	beq.w	8004410 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	69db      	ldr	r3, [r3, #28]
 800430e:	2b02      	cmp	r3, #2
 8004310:	d15e      	bne.n	80043d0 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004312:	4b09      	ldr	r3, [pc, #36]	@ (8004338 <HAL_RCC_OscConfig+0x4b8>)
 8004314:	681b      	ldr	r3, [r3, #0]
 8004316:	4a08      	ldr	r2, [pc, #32]	@ (8004338 <HAL_RCC_OscConfig+0x4b8>)
 8004318:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800431c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800431e:	f7fe f877 	bl	8002410 <HAL_GetTick>
 8004322:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004324:	e00c      	b.n	8004340 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004326:	f7fe f873 	bl	8002410 <HAL_GetTick>
 800432a:	4602      	mov	r2, r0
 800432c:	693b      	ldr	r3, [r7, #16]
 800432e:	1ad3      	subs	r3, r2, r3
 8004330:	2b02      	cmp	r3, #2
 8004332:	d905      	bls.n	8004340 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8004334:	2303      	movs	r3, #3
 8004336:	e0ab      	b.n	8004490 <HAL_RCC_OscConfig+0x610>
 8004338:	40021000 	.word	0x40021000
 800433c:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004340:	4b55      	ldr	r3, [pc, #340]	@ (8004498 <HAL_RCC_OscConfig+0x618>)
 8004342:	681b      	ldr	r3, [r3, #0]
 8004344:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004348:	2b00      	cmp	r3, #0
 800434a:	d1ec      	bne.n	8004326 <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800434c:	4b52      	ldr	r3, [pc, #328]	@ (8004498 <HAL_RCC_OscConfig+0x618>)
 800434e:	68da      	ldr	r2, [r3, #12]
 8004350:	4b52      	ldr	r3, [pc, #328]	@ (800449c <HAL_RCC_OscConfig+0x61c>)
 8004352:	4013      	ands	r3, r2
 8004354:	687a      	ldr	r2, [r7, #4]
 8004356:	6a11      	ldr	r1, [r2, #32]
 8004358:	687a      	ldr	r2, [r7, #4]
 800435a:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800435c:	3a01      	subs	r2, #1
 800435e:	0112      	lsls	r2, r2, #4
 8004360:	4311      	orrs	r1, r2
 8004362:	687a      	ldr	r2, [r7, #4]
 8004364:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8004366:	0212      	lsls	r2, r2, #8
 8004368:	4311      	orrs	r1, r2
 800436a:	687a      	ldr	r2, [r7, #4]
 800436c:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800436e:	0852      	lsrs	r2, r2, #1
 8004370:	3a01      	subs	r2, #1
 8004372:	0552      	lsls	r2, r2, #21
 8004374:	4311      	orrs	r1, r2
 8004376:	687a      	ldr	r2, [r7, #4]
 8004378:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800437a:	0852      	lsrs	r2, r2, #1
 800437c:	3a01      	subs	r2, #1
 800437e:	0652      	lsls	r2, r2, #25
 8004380:	4311      	orrs	r1, r2
 8004382:	687a      	ldr	r2, [r7, #4]
 8004384:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8004386:	06d2      	lsls	r2, r2, #27
 8004388:	430a      	orrs	r2, r1
 800438a:	4943      	ldr	r1, [pc, #268]	@ (8004498 <HAL_RCC_OscConfig+0x618>)
 800438c:	4313      	orrs	r3, r2
 800438e:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004390:	4b41      	ldr	r3, [pc, #260]	@ (8004498 <HAL_RCC_OscConfig+0x618>)
 8004392:	681b      	ldr	r3, [r3, #0]
 8004394:	4a40      	ldr	r2, [pc, #256]	@ (8004498 <HAL_RCC_OscConfig+0x618>)
 8004396:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800439a:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800439c:	4b3e      	ldr	r3, [pc, #248]	@ (8004498 <HAL_RCC_OscConfig+0x618>)
 800439e:	68db      	ldr	r3, [r3, #12]
 80043a0:	4a3d      	ldr	r2, [pc, #244]	@ (8004498 <HAL_RCC_OscConfig+0x618>)
 80043a2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80043a6:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80043a8:	f7fe f832 	bl	8002410 <HAL_GetTick>
 80043ac:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80043ae:	e008      	b.n	80043c2 <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80043b0:	f7fe f82e 	bl	8002410 <HAL_GetTick>
 80043b4:	4602      	mov	r2, r0
 80043b6:	693b      	ldr	r3, [r7, #16]
 80043b8:	1ad3      	subs	r3, r2, r3
 80043ba:	2b02      	cmp	r3, #2
 80043bc:	d901      	bls.n	80043c2 <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 80043be:	2303      	movs	r3, #3
 80043c0:	e066      	b.n	8004490 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80043c2:	4b35      	ldr	r3, [pc, #212]	@ (8004498 <HAL_RCC_OscConfig+0x618>)
 80043c4:	681b      	ldr	r3, [r3, #0]
 80043c6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80043ca:	2b00      	cmp	r3, #0
 80043cc:	d0f0      	beq.n	80043b0 <HAL_RCC_OscConfig+0x530>
 80043ce:	e05e      	b.n	800448e <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80043d0:	4b31      	ldr	r3, [pc, #196]	@ (8004498 <HAL_RCC_OscConfig+0x618>)
 80043d2:	681b      	ldr	r3, [r3, #0]
 80043d4:	4a30      	ldr	r2, [pc, #192]	@ (8004498 <HAL_RCC_OscConfig+0x618>)
 80043d6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80043da:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80043dc:	f7fe f818 	bl	8002410 <HAL_GetTick>
 80043e0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80043e2:	e008      	b.n	80043f6 <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80043e4:	f7fe f814 	bl	8002410 <HAL_GetTick>
 80043e8:	4602      	mov	r2, r0
 80043ea:	693b      	ldr	r3, [r7, #16]
 80043ec:	1ad3      	subs	r3, r2, r3
 80043ee:	2b02      	cmp	r3, #2
 80043f0:	d901      	bls.n	80043f6 <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 80043f2:	2303      	movs	r3, #3
 80043f4:	e04c      	b.n	8004490 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80043f6:	4b28      	ldr	r3, [pc, #160]	@ (8004498 <HAL_RCC_OscConfig+0x618>)
 80043f8:	681b      	ldr	r3, [r3, #0]
 80043fa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80043fe:	2b00      	cmp	r3, #0
 8004400:	d1f0      	bne.n	80043e4 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8004402:	4b25      	ldr	r3, [pc, #148]	@ (8004498 <HAL_RCC_OscConfig+0x618>)
 8004404:	68da      	ldr	r2, [r3, #12]
 8004406:	4924      	ldr	r1, [pc, #144]	@ (8004498 <HAL_RCC_OscConfig+0x618>)
 8004408:	4b25      	ldr	r3, [pc, #148]	@ (80044a0 <HAL_RCC_OscConfig+0x620>)
 800440a:	4013      	ands	r3, r2
 800440c:	60cb      	str	r3, [r1, #12]
 800440e:	e03e      	b.n	800448e <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	69db      	ldr	r3, [r3, #28]
 8004414:	2b01      	cmp	r3, #1
 8004416:	d101      	bne.n	800441c <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 8004418:	2301      	movs	r3, #1
 800441a:	e039      	b.n	8004490 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 800441c:	4b1e      	ldr	r3, [pc, #120]	@ (8004498 <HAL_RCC_OscConfig+0x618>)
 800441e:	68db      	ldr	r3, [r3, #12]
 8004420:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004422:	697b      	ldr	r3, [r7, #20]
 8004424:	f003 0203 	and.w	r2, r3, #3
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	6a1b      	ldr	r3, [r3, #32]
 800442c:	429a      	cmp	r2, r3
 800442e:	d12c      	bne.n	800448a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004430:	697b      	ldr	r3, [r7, #20]
 8004432:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800443a:	3b01      	subs	r3, #1
 800443c:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800443e:	429a      	cmp	r2, r3
 8004440:	d123      	bne.n	800448a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8004442:	697b      	ldr	r3, [r7, #20]
 8004444:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800444c:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800444e:	429a      	cmp	r2, r3
 8004450:	d11b      	bne.n	800448a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8004452:	697b      	ldr	r3, [r7, #20]
 8004454:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800445c:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800445e:	429a      	cmp	r2, r3
 8004460:	d113      	bne.n	800448a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004462:	697b      	ldr	r3, [r7, #20]
 8004464:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800446c:	085b      	lsrs	r3, r3, #1
 800446e:	3b01      	subs	r3, #1
 8004470:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8004472:	429a      	cmp	r2, r3
 8004474:	d109      	bne.n	800448a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8004476:	697b      	ldr	r3, [r7, #20]
 8004478:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004480:	085b      	lsrs	r3, r3, #1
 8004482:	3b01      	subs	r3, #1
 8004484:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004486:	429a      	cmp	r2, r3
 8004488:	d001      	beq.n	800448e <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 800448a:	2301      	movs	r3, #1
 800448c:	e000      	b.n	8004490 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 800448e:	2300      	movs	r3, #0
}
 8004490:	4618      	mov	r0, r3
 8004492:	3720      	adds	r7, #32
 8004494:	46bd      	mov	sp, r7
 8004496:	bd80      	pop	{r7, pc}
 8004498:	40021000 	.word	0x40021000
 800449c:	019f800c 	.word	0x019f800c
 80044a0:	feeefffc 	.word	0xfeeefffc

080044a4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80044a4:	b580      	push	{r7, lr}
 80044a6:	b086      	sub	sp, #24
 80044a8:	af00      	add	r7, sp, #0
 80044aa:	6078      	str	r0, [r7, #4]
 80044ac:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 80044ae:	2300      	movs	r3, #0
 80044b0:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	2b00      	cmp	r3, #0
 80044b6:	d101      	bne.n	80044bc <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80044b8:	2301      	movs	r3, #1
 80044ba:	e11e      	b.n	80046fa <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80044bc:	4b91      	ldr	r3, [pc, #580]	@ (8004704 <HAL_RCC_ClockConfig+0x260>)
 80044be:	681b      	ldr	r3, [r3, #0]
 80044c0:	f003 030f 	and.w	r3, r3, #15
 80044c4:	683a      	ldr	r2, [r7, #0]
 80044c6:	429a      	cmp	r2, r3
 80044c8:	d910      	bls.n	80044ec <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80044ca:	4b8e      	ldr	r3, [pc, #568]	@ (8004704 <HAL_RCC_ClockConfig+0x260>)
 80044cc:	681b      	ldr	r3, [r3, #0]
 80044ce:	f023 020f 	bic.w	r2, r3, #15
 80044d2:	498c      	ldr	r1, [pc, #560]	@ (8004704 <HAL_RCC_ClockConfig+0x260>)
 80044d4:	683b      	ldr	r3, [r7, #0]
 80044d6:	4313      	orrs	r3, r2
 80044d8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80044da:	4b8a      	ldr	r3, [pc, #552]	@ (8004704 <HAL_RCC_ClockConfig+0x260>)
 80044dc:	681b      	ldr	r3, [r3, #0]
 80044de:	f003 030f 	and.w	r3, r3, #15
 80044e2:	683a      	ldr	r2, [r7, #0]
 80044e4:	429a      	cmp	r2, r3
 80044e6:	d001      	beq.n	80044ec <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80044e8:	2301      	movs	r3, #1
 80044ea:	e106      	b.n	80046fa <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	681b      	ldr	r3, [r3, #0]
 80044f0:	f003 0301 	and.w	r3, r3, #1
 80044f4:	2b00      	cmp	r3, #0
 80044f6:	d073      	beq.n	80045e0 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	685b      	ldr	r3, [r3, #4]
 80044fc:	2b03      	cmp	r3, #3
 80044fe:	d129      	bne.n	8004554 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004500:	4b81      	ldr	r3, [pc, #516]	@ (8004708 <HAL_RCC_ClockConfig+0x264>)
 8004502:	681b      	ldr	r3, [r3, #0]
 8004504:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004508:	2b00      	cmp	r3, #0
 800450a:	d101      	bne.n	8004510 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 800450c:	2301      	movs	r3, #1
 800450e:	e0f4      	b.n	80046fa <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8004510:	f000 f9d0 	bl	80048b4 <RCC_GetSysClockFreqFromPLLSource>
 8004514:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8004516:	693b      	ldr	r3, [r7, #16]
 8004518:	4a7c      	ldr	r2, [pc, #496]	@ (800470c <HAL_RCC_ClockConfig+0x268>)
 800451a:	4293      	cmp	r3, r2
 800451c:	d93f      	bls.n	800459e <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800451e:	4b7a      	ldr	r3, [pc, #488]	@ (8004708 <HAL_RCC_ClockConfig+0x264>)
 8004520:	689b      	ldr	r3, [r3, #8]
 8004522:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004526:	2b00      	cmp	r3, #0
 8004528:	d009      	beq.n	800453e <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	681b      	ldr	r3, [r3, #0]
 800452e:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8004532:	2b00      	cmp	r3, #0
 8004534:	d033      	beq.n	800459e <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800453a:	2b00      	cmp	r3, #0
 800453c:	d12f      	bne.n	800459e <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800453e:	4b72      	ldr	r3, [pc, #456]	@ (8004708 <HAL_RCC_ClockConfig+0x264>)
 8004540:	689b      	ldr	r3, [r3, #8]
 8004542:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004546:	4a70      	ldr	r2, [pc, #448]	@ (8004708 <HAL_RCC_ClockConfig+0x264>)
 8004548:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800454c:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 800454e:	2380      	movs	r3, #128	@ 0x80
 8004550:	617b      	str	r3, [r7, #20]
 8004552:	e024      	b.n	800459e <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	685b      	ldr	r3, [r3, #4]
 8004558:	2b02      	cmp	r3, #2
 800455a:	d107      	bne.n	800456c <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800455c:	4b6a      	ldr	r3, [pc, #424]	@ (8004708 <HAL_RCC_ClockConfig+0x264>)
 800455e:	681b      	ldr	r3, [r3, #0]
 8004560:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004564:	2b00      	cmp	r3, #0
 8004566:	d109      	bne.n	800457c <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8004568:	2301      	movs	r3, #1
 800456a:	e0c6      	b.n	80046fa <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800456c:	4b66      	ldr	r3, [pc, #408]	@ (8004708 <HAL_RCC_ClockConfig+0x264>)
 800456e:	681b      	ldr	r3, [r3, #0]
 8004570:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004574:	2b00      	cmp	r3, #0
 8004576:	d101      	bne.n	800457c <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8004578:	2301      	movs	r3, #1
 800457a:	e0be      	b.n	80046fa <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 800457c:	f000 f8ce 	bl	800471c <HAL_RCC_GetSysClockFreq>
 8004580:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8004582:	693b      	ldr	r3, [r7, #16]
 8004584:	4a61      	ldr	r2, [pc, #388]	@ (800470c <HAL_RCC_ClockConfig+0x268>)
 8004586:	4293      	cmp	r3, r2
 8004588:	d909      	bls.n	800459e <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800458a:	4b5f      	ldr	r3, [pc, #380]	@ (8004708 <HAL_RCC_ClockConfig+0x264>)
 800458c:	689b      	ldr	r3, [r3, #8]
 800458e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004592:	4a5d      	ldr	r2, [pc, #372]	@ (8004708 <HAL_RCC_ClockConfig+0x264>)
 8004594:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004598:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 800459a:	2380      	movs	r3, #128	@ 0x80
 800459c:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800459e:	4b5a      	ldr	r3, [pc, #360]	@ (8004708 <HAL_RCC_ClockConfig+0x264>)
 80045a0:	689b      	ldr	r3, [r3, #8]
 80045a2:	f023 0203 	bic.w	r2, r3, #3
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	685b      	ldr	r3, [r3, #4]
 80045aa:	4957      	ldr	r1, [pc, #348]	@ (8004708 <HAL_RCC_ClockConfig+0x264>)
 80045ac:	4313      	orrs	r3, r2
 80045ae:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80045b0:	f7fd ff2e 	bl	8002410 <HAL_GetTick>
 80045b4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80045b6:	e00a      	b.n	80045ce <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80045b8:	f7fd ff2a 	bl	8002410 <HAL_GetTick>
 80045bc:	4602      	mov	r2, r0
 80045be:	68fb      	ldr	r3, [r7, #12]
 80045c0:	1ad3      	subs	r3, r2, r3
 80045c2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80045c6:	4293      	cmp	r3, r2
 80045c8:	d901      	bls.n	80045ce <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 80045ca:	2303      	movs	r3, #3
 80045cc:	e095      	b.n	80046fa <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80045ce:	4b4e      	ldr	r3, [pc, #312]	@ (8004708 <HAL_RCC_ClockConfig+0x264>)
 80045d0:	689b      	ldr	r3, [r3, #8]
 80045d2:	f003 020c 	and.w	r2, r3, #12
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	685b      	ldr	r3, [r3, #4]
 80045da:	009b      	lsls	r3, r3, #2
 80045dc:	429a      	cmp	r2, r3
 80045de:	d1eb      	bne.n	80045b8 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	681b      	ldr	r3, [r3, #0]
 80045e4:	f003 0302 	and.w	r3, r3, #2
 80045e8:	2b00      	cmp	r3, #0
 80045ea:	d023      	beq.n	8004634 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	681b      	ldr	r3, [r3, #0]
 80045f0:	f003 0304 	and.w	r3, r3, #4
 80045f4:	2b00      	cmp	r3, #0
 80045f6:	d005      	beq.n	8004604 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80045f8:	4b43      	ldr	r3, [pc, #268]	@ (8004708 <HAL_RCC_ClockConfig+0x264>)
 80045fa:	689b      	ldr	r3, [r3, #8]
 80045fc:	4a42      	ldr	r2, [pc, #264]	@ (8004708 <HAL_RCC_ClockConfig+0x264>)
 80045fe:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8004602:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	681b      	ldr	r3, [r3, #0]
 8004608:	f003 0308 	and.w	r3, r3, #8
 800460c:	2b00      	cmp	r3, #0
 800460e:	d007      	beq.n	8004620 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8004610:	4b3d      	ldr	r3, [pc, #244]	@ (8004708 <HAL_RCC_ClockConfig+0x264>)
 8004612:	689b      	ldr	r3, [r3, #8]
 8004614:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8004618:	4a3b      	ldr	r2, [pc, #236]	@ (8004708 <HAL_RCC_ClockConfig+0x264>)
 800461a:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800461e:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004620:	4b39      	ldr	r3, [pc, #228]	@ (8004708 <HAL_RCC_ClockConfig+0x264>)
 8004622:	689b      	ldr	r3, [r3, #8]
 8004624:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	689b      	ldr	r3, [r3, #8]
 800462c:	4936      	ldr	r1, [pc, #216]	@ (8004708 <HAL_RCC_ClockConfig+0x264>)
 800462e:	4313      	orrs	r3, r2
 8004630:	608b      	str	r3, [r1, #8]
 8004632:	e008      	b.n	8004646 <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8004634:	697b      	ldr	r3, [r7, #20]
 8004636:	2b80      	cmp	r3, #128	@ 0x80
 8004638:	d105      	bne.n	8004646 <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 800463a:	4b33      	ldr	r3, [pc, #204]	@ (8004708 <HAL_RCC_ClockConfig+0x264>)
 800463c:	689b      	ldr	r3, [r3, #8]
 800463e:	4a32      	ldr	r2, [pc, #200]	@ (8004708 <HAL_RCC_ClockConfig+0x264>)
 8004640:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004644:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004646:	4b2f      	ldr	r3, [pc, #188]	@ (8004704 <HAL_RCC_ClockConfig+0x260>)
 8004648:	681b      	ldr	r3, [r3, #0]
 800464a:	f003 030f 	and.w	r3, r3, #15
 800464e:	683a      	ldr	r2, [r7, #0]
 8004650:	429a      	cmp	r2, r3
 8004652:	d21d      	bcs.n	8004690 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004654:	4b2b      	ldr	r3, [pc, #172]	@ (8004704 <HAL_RCC_ClockConfig+0x260>)
 8004656:	681b      	ldr	r3, [r3, #0]
 8004658:	f023 020f 	bic.w	r2, r3, #15
 800465c:	4929      	ldr	r1, [pc, #164]	@ (8004704 <HAL_RCC_ClockConfig+0x260>)
 800465e:	683b      	ldr	r3, [r7, #0]
 8004660:	4313      	orrs	r3, r2
 8004662:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8004664:	f7fd fed4 	bl	8002410 <HAL_GetTick>
 8004668:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800466a:	e00a      	b.n	8004682 <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800466c:	f7fd fed0 	bl	8002410 <HAL_GetTick>
 8004670:	4602      	mov	r2, r0
 8004672:	68fb      	ldr	r3, [r7, #12]
 8004674:	1ad3      	subs	r3, r2, r3
 8004676:	f241 3288 	movw	r2, #5000	@ 0x1388
 800467a:	4293      	cmp	r3, r2
 800467c:	d901      	bls.n	8004682 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 800467e:	2303      	movs	r3, #3
 8004680:	e03b      	b.n	80046fa <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004682:	4b20      	ldr	r3, [pc, #128]	@ (8004704 <HAL_RCC_ClockConfig+0x260>)
 8004684:	681b      	ldr	r3, [r3, #0]
 8004686:	f003 030f 	and.w	r3, r3, #15
 800468a:	683a      	ldr	r2, [r7, #0]
 800468c:	429a      	cmp	r2, r3
 800468e:	d1ed      	bne.n	800466c <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	681b      	ldr	r3, [r3, #0]
 8004694:	f003 0304 	and.w	r3, r3, #4
 8004698:	2b00      	cmp	r3, #0
 800469a:	d008      	beq.n	80046ae <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800469c:	4b1a      	ldr	r3, [pc, #104]	@ (8004708 <HAL_RCC_ClockConfig+0x264>)
 800469e:	689b      	ldr	r3, [r3, #8]
 80046a0:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	68db      	ldr	r3, [r3, #12]
 80046a8:	4917      	ldr	r1, [pc, #92]	@ (8004708 <HAL_RCC_ClockConfig+0x264>)
 80046aa:	4313      	orrs	r3, r2
 80046ac:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	681b      	ldr	r3, [r3, #0]
 80046b2:	f003 0308 	and.w	r3, r3, #8
 80046b6:	2b00      	cmp	r3, #0
 80046b8:	d009      	beq.n	80046ce <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80046ba:	4b13      	ldr	r3, [pc, #76]	@ (8004708 <HAL_RCC_ClockConfig+0x264>)
 80046bc:	689b      	ldr	r3, [r3, #8]
 80046be:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	691b      	ldr	r3, [r3, #16]
 80046c6:	00db      	lsls	r3, r3, #3
 80046c8:	490f      	ldr	r1, [pc, #60]	@ (8004708 <HAL_RCC_ClockConfig+0x264>)
 80046ca:	4313      	orrs	r3, r2
 80046cc:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80046ce:	f000 f825 	bl	800471c <HAL_RCC_GetSysClockFreq>
 80046d2:	4602      	mov	r2, r0
 80046d4:	4b0c      	ldr	r3, [pc, #48]	@ (8004708 <HAL_RCC_ClockConfig+0x264>)
 80046d6:	689b      	ldr	r3, [r3, #8]
 80046d8:	091b      	lsrs	r3, r3, #4
 80046da:	f003 030f 	and.w	r3, r3, #15
 80046de:	490c      	ldr	r1, [pc, #48]	@ (8004710 <HAL_RCC_ClockConfig+0x26c>)
 80046e0:	5ccb      	ldrb	r3, [r1, r3]
 80046e2:	f003 031f 	and.w	r3, r3, #31
 80046e6:	fa22 f303 	lsr.w	r3, r2, r3
 80046ea:	4a0a      	ldr	r2, [pc, #40]	@ (8004714 <HAL_RCC_ClockConfig+0x270>)
 80046ec:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 80046ee:	4b0a      	ldr	r3, [pc, #40]	@ (8004718 <HAL_RCC_ClockConfig+0x274>)
 80046f0:	681b      	ldr	r3, [r3, #0]
 80046f2:	4618      	mov	r0, r3
 80046f4:	f7fc fe38 	bl	8001368 <HAL_InitTick>
 80046f8:	4603      	mov	r3, r0
}
 80046fa:	4618      	mov	r0, r3
 80046fc:	3718      	adds	r7, #24
 80046fe:	46bd      	mov	sp, r7
 8004700:	bd80      	pop	{r7, pc}
 8004702:	bf00      	nop
 8004704:	40022000 	.word	0x40022000
 8004708:	40021000 	.word	0x40021000
 800470c:	04c4b400 	.word	0x04c4b400
 8004710:	0800989c 	.word	0x0800989c
 8004714:	20000000 	.word	0x20000000
 8004718:	20000004 	.word	0x20000004

0800471c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800471c:	b480      	push	{r7}
 800471e:	b087      	sub	sp, #28
 8004720:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8004722:	4b2c      	ldr	r3, [pc, #176]	@ (80047d4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004724:	689b      	ldr	r3, [r3, #8]
 8004726:	f003 030c 	and.w	r3, r3, #12
 800472a:	2b04      	cmp	r3, #4
 800472c:	d102      	bne.n	8004734 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800472e:	4b2a      	ldr	r3, [pc, #168]	@ (80047d8 <HAL_RCC_GetSysClockFreq+0xbc>)
 8004730:	613b      	str	r3, [r7, #16]
 8004732:	e047      	b.n	80047c4 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8004734:	4b27      	ldr	r3, [pc, #156]	@ (80047d4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004736:	689b      	ldr	r3, [r3, #8]
 8004738:	f003 030c 	and.w	r3, r3, #12
 800473c:	2b08      	cmp	r3, #8
 800473e:	d102      	bne.n	8004746 <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8004740:	4b26      	ldr	r3, [pc, #152]	@ (80047dc <HAL_RCC_GetSysClockFreq+0xc0>)
 8004742:	613b      	str	r3, [r7, #16]
 8004744:	e03e      	b.n	80047c4 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8004746:	4b23      	ldr	r3, [pc, #140]	@ (80047d4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004748:	689b      	ldr	r3, [r3, #8]
 800474a:	f003 030c 	and.w	r3, r3, #12
 800474e:	2b0c      	cmp	r3, #12
 8004750:	d136      	bne.n	80047c0 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8004752:	4b20      	ldr	r3, [pc, #128]	@ (80047d4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004754:	68db      	ldr	r3, [r3, #12]
 8004756:	f003 0303 	and.w	r3, r3, #3
 800475a:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800475c:	4b1d      	ldr	r3, [pc, #116]	@ (80047d4 <HAL_RCC_GetSysClockFreq+0xb8>)
 800475e:	68db      	ldr	r3, [r3, #12]
 8004760:	091b      	lsrs	r3, r3, #4
 8004762:	f003 030f 	and.w	r3, r3, #15
 8004766:	3301      	adds	r3, #1
 8004768:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800476a:	68fb      	ldr	r3, [r7, #12]
 800476c:	2b03      	cmp	r3, #3
 800476e:	d10c      	bne.n	800478a <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8004770:	4a1a      	ldr	r2, [pc, #104]	@ (80047dc <HAL_RCC_GetSysClockFreq+0xc0>)
 8004772:	68bb      	ldr	r3, [r7, #8]
 8004774:	fbb2 f3f3 	udiv	r3, r2, r3
 8004778:	4a16      	ldr	r2, [pc, #88]	@ (80047d4 <HAL_RCC_GetSysClockFreq+0xb8>)
 800477a:	68d2      	ldr	r2, [r2, #12]
 800477c:	0a12      	lsrs	r2, r2, #8
 800477e:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8004782:	fb02 f303 	mul.w	r3, r2, r3
 8004786:	617b      	str	r3, [r7, #20]
      break;
 8004788:	e00c      	b.n	80047a4 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800478a:	4a13      	ldr	r2, [pc, #76]	@ (80047d8 <HAL_RCC_GetSysClockFreq+0xbc>)
 800478c:	68bb      	ldr	r3, [r7, #8]
 800478e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004792:	4a10      	ldr	r2, [pc, #64]	@ (80047d4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004794:	68d2      	ldr	r2, [r2, #12]
 8004796:	0a12      	lsrs	r2, r2, #8
 8004798:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800479c:	fb02 f303 	mul.w	r3, r2, r3
 80047a0:	617b      	str	r3, [r7, #20]
      break;
 80047a2:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80047a4:	4b0b      	ldr	r3, [pc, #44]	@ (80047d4 <HAL_RCC_GetSysClockFreq+0xb8>)
 80047a6:	68db      	ldr	r3, [r3, #12]
 80047a8:	0e5b      	lsrs	r3, r3, #25
 80047aa:	f003 0303 	and.w	r3, r3, #3
 80047ae:	3301      	adds	r3, #1
 80047b0:	005b      	lsls	r3, r3, #1
 80047b2:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 80047b4:	697a      	ldr	r2, [r7, #20]
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	fbb2 f3f3 	udiv	r3, r2, r3
 80047bc:	613b      	str	r3, [r7, #16]
 80047be:	e001      	b.n	80047c4 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 80047c0:	2300      	movs	r3, #0
 80047c2:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 80047c4:	693b      	ldr	r3, [r7, #16]
}
 80047c6:	4618      	mov	r0, r3
 80047c8:	371c      	adds	r7, #28
 80047ca:	46bd      	mov	sp, r7
 80047cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047d0:	4770      	bx	lr
 80047d2:	bf00      	nop
 80047d4:	40021000 	.word	0x40021000
 80047d8:	00f42400 	.word	0x00f42400
 80047dc:	016e3600 	.word	0x016e3600

080047e0 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80047e0:	b480      	push	{r7}
 80047e2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80047e4:	4b03      	ldr	r3, [pc, #12]	@ (80047f4 <HAL_RCC_GetHCLKFreq+0x14>)
 80047e6:	681b      	ldr	r3, [r3, #0]
}
 80047e8:	4618      	mov	r0, r3
 80047ea:	46bd      	mov	sp, r7
 80047ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047f0:	4770      	bx	lr
 80047f2:	bf00      	nop
 80047f4:	20000000 	.word	0x20000000

080047f8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80047f8:	b580      	push	{r7, lr}
 80047fa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80047fc:	f7ff fff0 	bl	80047e0 <HAL_RCC_GetHCLKFreq>
 8004800:	4602      	mov	r2, r0
 8004802:	4b06      	ldr	r3, [pc, #24]	@ (800481c <HAL_RCC_GetPCLK1Freq+0x24>)
 8004804:	689b      	ldr	r3, [r3, #8]
 8004806:	0a1b      	lsrs	r3, r3, #8
 8004808:	f003 0307 	and.w	r3, r3, #7
 800480c:	4904      	ldr	r1, [pc, #16]	@ (8004820 <HAL_RCC_GetPCLK1Freq+0x28>)
 800480e:	5ccb      	ldrb	r3, [r1, r3]
 8004810:	f003 031f 	and.w	r3, r3, #31
 8004814:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004818:	4618      	mov	r0, r3
 800481a:	bd80      	pop	{r7, pc}
 800481c:	40021000 	.word	0x40021000
 8004820:	080098ac 	.word	0x080098ac

08004824 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004824:	b580      	push	{r7, lr}
 8004826:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8004828:	f7ff ffda 	bl	80047e0 <HAL_RCC_GetHCLKFreq>
 800482c:	4602      	mov	r2, r0
 800482e:	4b06      	ldr	r3, [pc, #24]	@ (8004848 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004830:	689b      	ldr	r3, [r3, #8]
 8004832:	0adb      	lsrs	r3, r3, #11
 8004834:	f003 0307 	and.w	r3, r3, #7
 8004838:	4904      	ldr	r1, [pc, #16]	@ (800484c <HAL_RCC_GetPCLK2Freq+0x28>)
 800483a:	5ccb      	ldrb	r3, [r1, r3]
 800483c:	f003 031f 	and.w	r3, r3, #31
 8004840:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004844:	4618      	mov	r0, r3
 8004846:	bd80      	pop	{r7, pc}
 8004848:	40021000 	.word	0x40021000
 800484c:	080098ac 	.word	0x080098ac

08004850 <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8004850:	b480      	push	{r7}
 8004852:	b083      	sub	sp, #12
 8004854:	af00      	add	r7, sp, #0
 8004856:	6078      	str	r0, [r7, #4]
 8004858:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	220f      	movs	r2, #15
 800485e:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 8004860:	4b12      	ldr	r3, [pc, #72]	@ (80048ac <HAL_RCC_GetClockConfig+0x5c>)
 8004862:	689b      	ldr	r3, [r3, #8]
 8004864:	f003 0203 	and.w	r2, r3, #3
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 800486c:	4b0f      	ldr	r3, [pc, #60]	@ (80048ac <HAL_RCC_GetClockConfig+0x5c>)
 800486e:	689b      	ldr	r3, [r3, #8]
 8004870:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 8004878:	4b0c      	ldr	r3, [pc, #48]	@ (80048ac <HAL_RCC_GetClockConfig+0x5c>)
 800487a:	689b      	ldr	r3, [r3, #8]
 800487c:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 8004884:	4b09      	ldr	r3, [pc, #36]	@ (80048ac <HAL_RCC_GetClockConfig+0x5c>)
 8004886:	689b      	ldr	r3, [r3, #8]
 8004888:	08db      	lsrs	r3, r3, #3
 800488a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 8004892:	4b07      	ldr	r3, [pc, #28]	@ (80048b0 <HAL_RCC_GetClockConfig+0x60>)
 8004894:	681b      	ldr	r3, [r3, #0]
 8004896:	f003 020f 	and.w	r2, r3, #15
 800489a:	683b      	ldr	r3, [r7, #0]
 800489c:	601a      	str	r2, [r3, #0]
}
 800489e:	bf00      	nop
 80048a0:	370c      	adds	r7, #12
 80048a2:	46bd      	mov	sp, r7
 80048a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048a8:	4770      	bx	lr
 80048aa:	bf00      	nop
 80048ac:	40021000 	.word	0x40021000
 80048b0:	40022000 	.word	0x40022000

080048b4 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 80048b4:	b480      	push	{r7}
 80048b6:	b087      	sub	sp, #28
 80048b8:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80048ba:	4b1e      	ldr	r3, [pc, #120]	@ (8004934 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80048bc:	68db      	ldr	r3, [r3, #12]
 80048be:	f003 0303 	and.w	r3, r3, #3
 80048c2:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80048c4:	4b1b      	ldr	r3, [pc, #108]	@ (8004934 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80048c6:	68db      	ldr	r3, [r3, #12]
 80048c8:	091b      	lsrs	r3, r3, #4
 80048ca:	f003 030f 	and.w	r3, r3, #15
 80048ce:	3301      	adds	r3, #1
 80048d0:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 80048d2:	693b      	ldr	r3, [r7, #16]
 80048d4:	2b03      	cmp	r3, #3
 80048d6:	d10c      	bne.n	80048f2 <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80048d8:	4a17      	ldr	r2, [pc, #92]	@ (8004938 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 80048da:	68fb      	ldr	r3, [r7, #12]
 80048dc:	fbb2 f3f3 	udiv	r3, r2, r3
 80048e0:	4a14      	ldr	r2, [pc, #80]	@ (8004934 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80048e2:	68d2      	ldr	r2, [r2, #12]
 80048e4:	0a12      	lsrs	r2, r2, #8
 80048e6:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80048ea:	fb02 f303 	mul.w	r3, r2, r3
 80048ee:	617b      	str	r3, [r7, #20]
    break;
 80048f0:	e00c      	b.n	800490c <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80048f2:	4a12      	ldr	r2, [pc, #72]	@ (800493c <RCC_GetSysClockFreqFromPLLSource+0x88>)
 80048f4:	68fb      	ldr	r3, [r7, #12]
 80048f6:	fbb2 f3f3 	udiv	r3, r2, r3
 80048fa:	4a0e      	ldr	r2, [pc, #56]	@ (8004934 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80048fc:	68d2      	ldr	r2, [r2, #12]
 80048fe:	0a12      	lsrs	r2, r2, #8
 8004900:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8004904:	fb02 f303 	mul.w	r3, r2, r3
 8004908:	617b      	str	r3, [r7, #20]
    break;
 800490a:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800490c:	4b09      	ldr	r3, [pc, #36]	@ (8004934 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800490e:	68db      	ldr	r3, [r3, #12]
 8004910:	0e5b      	lsrs	r3, r3, #25
 8004912:	f003 0303 	and.w	r3, r3, #3
 8004916:	3301      	adds	r3, #1
 8004918:	005b      	lsls	r3, r3, #1
 800491a:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 800491c:	697a      	ldr	r2, [r7, #20]
 800491e:	68bb      	ldr	r3, [r7, #8]
 8004920:	fbb2 f3f3 	udiv	r3, r2, r3
 8004924:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 8004926:	687b      	ldr	r3, [r7, #4]
}
 8004928:	4618      	mov	r0, r3
 800492a:	371c      	adds	r7, #28
 800492c:	46bd      	mov	sp, r7
 800492e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004932:	4770      	bx	lr
 8004934:	40021000 	.word	0x40021000
 8004938:	016e3600 	.word	0x016e3600
 800493c:	00f42400 	.word	0x00f42400

08004940 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004940:	b580      	push	{r7, lr}
 8004942:	b086      	sub	sp, #24
 8004944:	af00      	add	r7, sp, #0
 8004946:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8004948:	2300      	movs	r3, #0
 800494a:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800494c:	2300      	movs	r3, #0
 800494e:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	681b      	ldr	r3, [r3, #0]
 8004954:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004958:	2b00      	cmp	r3, #0
 800495a:	f000 8098 	beq.w	8004a8e <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800495e:	2300      	movs	r3, #0
 8004960:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004962:	4b43      	ldr	r3, [pc, #268]	@ (8004a70 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004964:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004966:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800496a:	2b00      	cmp	r3, #0
 800496c:	d10d      	bne.n	800498a <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800496e:	4b40      	ldr	r3, [pc, #256]	@ (8004a70 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004970:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004972:	4a3f      	ldr	r2, [pc, #252]	@ (8004a70 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004974:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004978:	6593      	str	r3, [r2, #88]	@ 0x58
 800497a:	4b3d      	ldr	r3, [pc, #244]	@ (8004a70 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800497c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800497e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004982:	60bb      	str	r3, [r7, #8]
 8004984:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004986:	2301      	movs	r3, #1
 8004988:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800498a:	4b3a      	ldr	r3, [pc, #232]	@ (8004a74 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800498c:	681b      	ldr	r3, [r3, #0]
 800498e:	4a39      	ldr	r2, [pc, #228]	@ (8004a74 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8004990:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004994:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8004996:	f7fd fd3b 	bl	8002410 <HAL_GetTick>
 800499a:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800499c:	e009      	b.n	80049b2 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800499e:	f7fd fd37 	bl	8002410 <HAL_GetTick>
 80049a2:	4602      	mov	r2, r0
 80049a4:	68fb      	ldr	r3, [r7, #12]
 80049a6:	1ad3      	subs	r3, r2, r3
 80049a8:	2b02      	cmp	r3, #2
 80049aa:	d902      	bls.n	80049b2 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 80049ac:	2303      	movs	r3, #3
 80049ae:	74fb      	strb	r3, [r7, #19]
        break;
 80049b0:	e005      	b.n	80049be <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80049b2:	4b30      	ldr	r3, [pc, #192]	@ (8004a74 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80049b4:	681b      	ldr	r3, [r3, #0]
 80049b6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80049ba:	2b00      	cmp	r3, #0
 80049bc:	d0ef      	beq.n	800499e <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 80049be:	7cfb      	ldrb	r3, [r7, #19]
 80049c0:	2b00      	cmp	r3, #0
 80049c2:	d159      	bne.n	8004a78 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80049c4:	4b2a      	ldr	r3, [pc, #168]	@ (8004a70 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80049c6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80049ca:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80049ce:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80049d0:	697b      	ldr	r3, [r7, #20]
 80049d2:	2b00      	cmp	r3, #0
 80049d4:	d01e      	beq.n	8004a14 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80049da:	697a      	ldr	r2, [r7, #20]
 80049dc:	429a      	cmp	r2, r3
 80049de:	d019      	beq.n	8004a14 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80049e0:	4b23      	ldr	r3, [pc, #140]	@ (8004a70 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80049e2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80049e6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80049ea:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80049ec:	4b20      	ldr	r3, [pc, #128]	@ (8004a70 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80049ee:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80049f2:	4a1f      	ldr	r2, [pc, #124]	@ (8004a70 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80049f4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80049f8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80049fc:	4b1c      	ldr	r3, [pc, #112]	@ (8004a70 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80049fe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004a02:	4a1b      	ldr	r2, [pc, #108]	@ (8004a70 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004a04:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004a08:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8004a0c:	4a18      	ldr	r2, [pc, #96]	@ (8004a70 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004a0e:	697b      	ldr	r3, [r7, #20]
 8004a10:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8004a14:	697b      	ldr	r3, [r7, #20]
 8004a16:	f003 0301 	and.w	r3, r3, #1
 8004a1a:	2b00      	cmp	r3, #0
 8004a1c:	d016      	beq.n	8004a4c <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004a1e:	f7fd fcf7 	bl	8002410 <HAL_GetTick>
 8004a22:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004a24:	e00b      	b.n	8004a3e <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004a26:	f7fd fcf3 	bl	8002410 <HAL_GetTick>
 8004a2a:	4602      	mov	r2, r0
 8004a2c:	68fb      	ldr	r3, [r7, #12]
 8004a2e:	1ad3      	subs	r3, r2, r3
 8004a30:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004a34:	4293      	cmp	r3, r2
 8004a36:	d902      	bls.n	8004a3e <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 8004a38:	2303      	movs	r3, #3
 8004a3a:	74fb      	strb	r3, [r7, #19]
            break;
 8004a3c:	e006      	b.n	8004a4c <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004a3e:	4b0c      	ldr	r3, [pc, #48]	@ (8004a70 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004a40:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004a44:	f003 0302 	and.w	r3, r3, #2
 8004a48:	2b00      	cmp	r3, #0
 8004a4a:	d0ec      	beq.n	8004a26 <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 8004a4c:	7cfb      	ldrb	r3, [r7, #19]
 8004a4e:	2b00      	cmp	r3, #0
 8004a50:	d10b      	bne.n	8004a6a <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004a52:	4b07      	ldr	r3, [pc, #28]	@ (8004a70 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004a54:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004a58:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004a60:	4903      	ldr	r1, [pc, #12]	@ (8004a70 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004a62:	4313      	orrs	r3, r2
 8004a64:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8004a68:	e008      	b.n	8004a7c <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8004a6a:	7cfb      	ldrb	r3, [r7, #19]
 8004a6c:	74bb      	strb	r3, [r7, #18]
 8004a6e:	e005      	b.n	8004a7c <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8004a70:	40021000 	.word	0x40021000
 8004a74:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004a78:	7cfb      	ldrb	r3, [r7, #19]
 8004a7a:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004a7c:	7c7b      	ldrb	r3, [r7, #17]
 8004a7e:	2b01      	cmp	r3, #1
 8004a80:	d105      	bne.n	8004a8e <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004a82:	4ba7      	ldr	r3, [pc, #668]	@ (8004d20 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004a84:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004a86:	4aa6      	ldr	r2, [pc, #664]	@ (8004d20 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004a88:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004a8c:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	681b      	ldr	r3, [r3, #0]
 8004a92:	f003 0301 	and.w	r3, r3, #1
 8004a96:	2b00      	cmp	r3, #0
 8004a98:	d00a      	beq.n	8004ab0 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004a9a:	4ba1      	ldr	r3, [pc, #644]	@ (8004d20 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004a9c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004aa0:	f023 0203 	bic.w	r2, r3, #3
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	685b      	ldr	r3, [r3, #4]
 8004aa8:	499d      	ldr	r1, [pc, #628]	@ (8004d20 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004aaa:	4313      	orrs	r3, r2
 8004aac:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	681b      	ldr	r3, [r3, #0]
 8004ab4:	f003 0302 	and.w	r3, r3, #2
 8004ab8:	2b00      	cmp	r3, #0
 8004aba:	d00a      	beq.n	8004ad2 <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004abc:	4b98      	ldr	r3, [pc, #608]	@ (8004d20 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004abe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004ac2:	f023 020c 	bic.w	r2, r3, #12
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	689b      	ldr	r3, [r3, #8]
 8004aca:	4995      	ldr	r1, [pc, #596]	@ (8004d20 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004acc:	4313      	orrs	r3, r2
 8004ace:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	681b      	ldr	r3, [r3, #0]
 8004ad6:	f003 0304 	and.w	r3, r3, #4
 8004ada:	2b00      	cmp	r3, #0
 8004adc:	d00a      	beq.n	8004af4 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8004ade:	4b90      	ldr	r3, [pc, #576]	@ (8004d20 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004ae0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004ae4:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	68db      	ldr	r3, [r3, #12]
 8004aec:	498c      	ldr	r1, [pc, #560]	@ (8004d20 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004aee:	4313      	orrs	r3, r2
 8004af0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	681b      	ldr	r3, [r3, #0]
 8004af8:	f003 0308 	and.w	r3, r3, #8
 8004afc:	2b00      	cmp	r3, #0
 8004afe:	d00a      	beq.n	8004b16 <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8004b00:	4b87      	ldr	r3, [pc, #540]	@ (8004d20 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004b02:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004b06:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	691b      	ldr	r3, [r3, #16]
 8004b0e:	4984      	ldr	r1, [pc, #528]	@ (8004d20 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004b10:	4313      	orrs	r3, r2
 8004b12:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	681b      	ldr	r3, [r3, #0]
 8004b1a:	f003 0310 	and.w	r3, r3, #16
 8004b1e:	2b00      	cmp	r3, #0
 8004b20:	d00a      	beq.n	8004b38 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8004b22:	4b7f      	ldr	r3, [pc, #508]	@ (8004d20 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004b24:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004b28:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	695b      	ldr	r3, [r3, #20]
 8004b30:	497b      	ldr	r1, [pc, #492]	@ (8004d20 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004b32:	4313      	orrs	r3, r2
 8004b34:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	681b      	ldr	r3, [r3, #0]
 8004b3c:	f003 0320 	and.w	r3, r3, #32
 8004b40:	2b00      	cmp	r3, #0
 8004b42:	d00a      	beq.n	8004b5a <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8004b44:	4b76      	ldr	r3, [pc, #472]	@ (8004d20 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004b46:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004b4a:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	699b      	ldr	r3, [r3, #24]
 8004b52:	4973      	ldr	r1, [pc, #460]	@ (8004d20 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004b54:	4313      	orrs	r3, r2
 8004b56:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	681b      	ldr	r3, [r3, #0]
 8004b5e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004b62:	2b00      	cmp	r3, #0
 8004b64:	d00a      	beq.n	8004b7c <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004b66:	4b6e      	ldr	r3, [pc, #440]	@ (8004d20 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004b68:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004b6c:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	69db      	ldr	r3, [r3, #28]
 8004b74:	496a      	ldr	r1, [pc, #424]	@ (8004d20 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004b76:	4313      	orrs	r3, r2
 8004b78:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	681b      	ldr	r3, [r3, #0]
 8004b80:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004b84:	2b00      	cmp	r3, #0
 8004b86:	d00a      	beq.n	8004b9e <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8004b88:	4b65      	ldr	r3, [pc, #404]	@ (8004d20 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004b8a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004b8e:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	6a1b      	ldr	r3, [r3, #32]
 8004b96:	4962      	ldr	r1, [pc, #392]	@ (8004d20 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004b98:	4313      	orrs	r3, r2
 8004b9a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	681b      	ldr	r3, [r3, #0]
 8004ba2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004ba6:	2b00      	cmp	r3, #0
 8004ba8:	d00a      	beq.n	8004bc0 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8004baa:	4b5d      	ldr	r3, [pc, #372]	@ (8004d20 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004bac:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004bb0:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004bb8:	4959      	ldr	r1, [pc, #356]	@ (8004d20 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004bba:	4313      	orrs	r3, r2
 8004bbc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* I2C3 */
#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	681b      	ldr	r3, [r3, #0]
 8004bc4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004bc8:	2b00      	cmp	r3, #0
 8004bca:	d00a      	beq.n	8004be2 <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8004bcc:	4b54      	ldr	r3, [pc, #336]	@ (8004d20 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004bce:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004bd2:	f023 0203 	bic.w	r2, r3, #3
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004bda:	4951      	ldr	r1, [pc, #324]	@ (8004d20 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004bdc:	4313      	orrs	r3, r2
 8004bde:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	681b      	ldr	r3, [r3, #0]
 8004be6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004bea:	2b00      	cmp	r3, #0
 8004bec:	d00a      	beq.n	8004c04 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8004bee:	4b4c      	ldr	r3, [pc, #304]	@ (8004d20 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004bf0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004bf4:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004bfc:	4948      	ldr	r1, [pc, #288]	@ (8004d20 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004bfe:	4313      	orrs	r3, r2
 8004c00:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	681b      	ldr	r3, [r3, #0]
 8004c08:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004c0c:	2b00      	cmp	r3, #0
 8004c0e:	d015      	beq.n	8004c3c <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8004c10:	4b43      	ldr	r3, [pc, #268]	@ (8004d20 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004c12:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004c16:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004c1e:	4940      	ldr	r1, [pc, #256]	@ (8004d20 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004c20:	4313      	orrs	r3, r2
 8004c22:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004c2a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004c2e:	d105      	bne.n	8004c3c <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004c30:	4b3b      	ldr	r3, [pc, #236]	@ (8004d20 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004c32:	68db      	ldr	r3, [r3, #12]
 8004c34:	4a3a      	ldr	r2, [pc, #232]	@ (8004d20 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004c36:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004c3a:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	681b      	ldr	r3, [r3, #0]
 8004c40:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004c44:	2b00      	cmp	r3, #0
 8004c46:	d015      	beq.n	8004c74 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8004c48:	4b35      	ldr	r3, [pc, #212]	@ (8004d20 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004c4a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004c4e:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004c56:	4932      	ldr	r1, [pc, #200]	@ (8004d20 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004c58:	4313      	orrs	r3, r2
 8004c5a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004c62:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004c66:	d105      	bne.n	8004c74 <HAL_RCCEx_PeriphCLKConfig+0x334>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004c68:	4b2d      	ldr	r3, [pc, #180]	@ (8004d20 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004c6a:	68db      	ldr	r3, [r3, #12]
 8004c6c:	4a2c      	ldr	r2, [pc, #176]	@ (8004d20 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004c6e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004c72:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	681b      	ldr	r3, [r3, #0]
 8004c78:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004c7c:	2b00      	cmp	r3, #0
 8004c7e:	d015      	beq.n	8004cac <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8004c80:	4b27      	ldr	r3, [pc, #156]	@ (8004d20 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004c82:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004c86:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004c8e:	4924      	ldr	r1, [pc, #144]	@ (8004d20 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004c90:	4313      	orrs	r3, r2
 8004c92:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004c9a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004c9e:	d105      	bne.n	8004cac <HAL_RCCEx_PeriphCLKConfig+0x36c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004ca0:	4b1f      	ldr	r3, [pc, #124]	@ (8004d20 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004ca2:	68db      	ldr	r3, [r3, #12]
 8004ca4:	4a1e      	ldr	r2, [pc, #120]	@ (8004d20 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004ca6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004caa:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	681b      	ldr	r3, [r3, #0]
 8004cb0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004cb4:	2b00      	cmp	r3, #0
 8004cb6:	d015      	beq.n	8004ce4 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004cb8:	4b19      	ldr	r3, [pc, #100]	@ (8004d20 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004cba:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004cbe:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004cc6:	4916      	ldr	r1, [pc, #88]	@ (8004d20 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004cc8:	4313      	orrs	r3, r2
 8004cca:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004cd2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004cd6:	d105      	bne.n	8004ce4 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004cd8:	4b11      	ldr	r3, [pc, #68]	@ (8004d20 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004cda:	68db      	ldr	r3, [r3, #12]
 8004cdc:	4a10      	ldr	r2, [pc, #64]	@ (8004d20 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004cde:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004ce2:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	681b      	ldr	r3, [r3, #0]
 8004ce8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004cec:	2b00      	cmp	r3, #0
 8004cee:	d019      	beq.n	8004d24 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8004cf0:	4b0b      	ldr	r3, [pc, #44]	@ (8004d20 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004cf2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004cf6:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004cfe:	4908      	ldr	r1, [pc, #32]	@ (8004d20 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004d00:	4313      	orrs	r3, r2
 8004d02:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d0a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004d0e:	d109      	bne.n	8004d24 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004d10:	4b03      	ldr	r3, [pc, #12]	@ (8004d20 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004d12:	68db      	ldr	r3, [r3, #12]
 8004d14:	4a02      	ldr	r2, [pc, #8]	@ (8004d20 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004d16:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004d1a:	60d3      	str	r3, [r2, #12]
 8004d1c:	e002      	b.n	8004d24 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 8004d1e:	bf00      	nop
 8004d20:	40021000 	.word	0x40021000
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	681b      	ldr	r3, [r3, #0]
 8004d28:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004d2c:	2b00      	cmp	r3, #0
 8004d2e:	d015      	beq.n	8004d5c <HAL_RCCEx_PeriphCLKConfig+0x41c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8004d30:	4b29      	ldr	r3, [pc, #164]	@ (8004dd8 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004d32:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004d36:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004d3e:	4926      	ldr	r1, [pc, #152]	@ (8004dd8 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004d40:	4313      	orrs	r3, r2
 8004d42:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004d4a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004d4e:	d105      	bne.n	8004d5c <HAL_RCCEx_PeriphCLKConfig+0x41c>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8004d50:	4b21      	ldr	r3, [pc, #132]	@ (8004dd8 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004d52:	68db      	ldr	r3, [r3, #12]
 8004d54:	4a20      	ldr	r2, [pc, #128]	@ (8004dd8 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004d56:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004d5a:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	681b      	ldr	r3, [r3, #0]
 8004d60:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004d64:	2b00      	cmp	r3, #0
 8004d66:	d015      	beq.n	8004d94 <HAL_RCCEx_PeriphCLKConfig+0x454>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 8004d68:	4b1b      	ldr	r3, [pc, #108]	@ (8004dd8 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004d6a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004d6e:	f023 4240 	bic.w	r2, r3, #3221225472	@ 0xc0000000
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004d76:	4918      	ldr	r1, [pc, #96]	@ (8004dd8 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004d78:	4313      	orrs	r3, r2
 8004d7a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004d82:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004d86:	d105      	bne.n	8004d94 <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8004d88:	4b13      	ldr	r3, [pc, #76]	@ (8004dd8 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004d8a:	68db      	ldr	r3, [r3, #12]
 8004d8c:	4a12      	ldr	r2, [pc, #72]	@ (8004dd8 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004d8e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004d92:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	681b      	ldr	r3, [r3, #0]
 8004d98:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004d9c:	2b00      	cmp	r3, #0
 8004d9e:	d015      	beq.n	8004dcc <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8004da0:	4b0d      	ldr	r3, [pc, #52]	@ (8004dd8 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004da2:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004da6:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004dae:	490a      	ldr	r1, [pc, #40]	@ (8004dd8 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004db0:	4313      	orrs	r3, r2
 8004db2:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004dba:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004dbe:	d105      	bne.n	8004dcc <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004dc0:	4b05      	ldr	r3, [pc, #20]	@ (8004dd8 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004dc2:	68db      	ldr	r3, [r3, #12]
 8004dc4:	4a04      	ldr	r2, [pc, #16]	@ (8004dd8 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004dc6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004dca:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 8004dcc:	7cbb      	ldrb	r3, [r7, #18]
}
 8004dce:	4618      	mov	r0, r3
 8004dd0:	3718      	adds	r7, #24
 8004dd2:	46bd      	mov	sp, r7
 8004dd4:	bd80      	pop	{r7, pc}
 8004dd6:	bf00      	nop
 8004dd8:	40021000 	.word	0x40021000

08004ddc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004ddc:	b580      	push	{r7, lr}
 8004dde:	b082      	sub	sp, #8
 8004de0:	af00      	add	r7, sp, #0
 8004de2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	2b00      	cmp	r3, #0
 8004de8:	d101      	bne.n	8004dee <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004dea:	2301      	movs	r3, #1
 8004dec:	e049      	b.n	8004e82 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004df4:	b2db      	uxtb	r3, r3
 8004df6:	2b00      	cmp	r3, #0
 8004df8:	d106      	bne.n	8004e08 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	2200      	movs	r2, #0
 8004dfe:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004e02:	6878      	ldr	r0, [r7, #4]
 8004e04:	f7fc fcc4 	bl	8001790 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	2202      	movs	r2, #2
 8004e0c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	681a      	ldr	r2, [r3, #0]
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	3304      	adds	r3, #4
 8004e18:	4619      	mov	r1, r3
 8004e1a:	4610      	mov	r0, r2
 8004e1c:	f000 fdc4 	bl	80059a8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	2201      	movs	r2, #1
 8004e24:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	2201      	movs	r2, #1
 8004e2c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	2201      	movs	r2, #1
 8004e34:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	2201      	movs	r2, #1
 8004e3c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	2201      	movs	r2, #1
 8004e44:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8004e48:	687b      	ldr	r3, [r7, #4]
 8004e4a:	2201      	movs	r2, #1
 8004e4c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	2201      	movs	r2, #1
 8004e54:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	2201      	movs	r2, #1
 8004e5c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	2201      	movs	r2, #1
 8004e64:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	2201      	movs	r2, #1
 8004e6c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	2201      	movs	r2, #1
 8004e74:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	2201      	movs	r2, #1
 8004e7c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004e80:	2300      	movs	r3, #0
}
 8004e82:	4618      	mov	r0, r3
 8004e84:	3708      	adds	r7, #8
 8004e86:	46bd      	mov	sp, r7
 8004e88:	bd80      	pop	{r7, pc}
	...

08004e8c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004e8c:	b480      	push	{r7}
 8004e8e:	b085      	sub	sp, #20
 8004e90:	af00      	add	r7, sp, #0
 8004e92:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004e9a:	b2db      	uxtb	r3, r3
 8004e9c:	2b01      	cmp	r3, #1
 8004e9e:	d001      	beq.n	8004ea4 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004ea0:	2301      	movs	r3, #1
 8004ea2:	e054      	b.n	8004f4e <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	2202      	movs	r2, #2
 8004ea8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	681b      	ldr	r3, [r3, #0]
 8004eb0:	68da      	ldr	r2, [r3, #12]
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	681b      	ldr	r3, [r3, #0]
 8004eb6:	f042 0201 	orr.w	r2, r2, #1
 8004eba:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	681b      	ldr	r3, [r3, #0]
 8004ec0:	4a26      	ldr	r2, [pc, #152]	@ (8004f5c <HAL_TIM_Base_Start_IT+0xd0>)
 8004ec2:	4293      	cmp	r3, r2
 8004ec4:	d022      	beq.n	8004f0c <HAL_TIM_Base_Start_IT+0x80>
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	681b      	ldr	r3, [r3, #0]
 8004eca:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004ece:	d01d      	beq.n	8004f0c <HAL_TIM_Base_Start_IT+0x80>
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	681b      	ldr	r3, [r3, #0]
 8004ed4:	4a22      	ldr	r2, [pc, #136]	@ (8004f60 <HAL_TIM_Base_Start_IT+0xd4>)
 8004ed6:	4293      	cmp	r3, r2
 8004ed8:	d018      	beq.n	8004f0c <HAL_TIM_Base_Start_IT+0x80>
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	681b      	ldr	r3, [r3, #0]
 8004ede:	4a21      	ldr	r2, [pc, #132]	@ (8004f64 <HAL_TIM_Base_Start_IT+0xd8>)
 8004ee0:	4293      	cmp	r3, r2
 8004ee2:	d013      	beq.n	8004f0c <HAL_TIM_Base_Start_IT+0x80>
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	681b      	ldr	r3, [r3, #0]
 8004ee8:	4a1f      	ldr	r2, [pc, #124]	@ (8004f68 <HAL_TIM_Base_Start_IT+0xdc>)
 8004eea:	4293      	cmp	r3, r2
 8004eec:	d00e      	beq.n	8004f0c <HAL_TIM_Base_Start_IT+0x80>
 8004eee:	687b      	ldr	r3, [r7, #4]
 8004ef0:	681b      	ldr	r3, [r3, #0]
 8004ef2:	4a1e      	ldr	r2, [pc, #120]	@ (8004f6c <HAL_TIM_Base_Start_IT+0xe0>)
 8004ef4:	4293      	cmp	r3, r2
 8004ef6:	d009      	beq.n	8004f0c <HAL_TIM_Base_Start_IT+0x80>
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	681b      	ldr	r3, [r3, #0]
 8004efc:	4a1c      	ldr	r2, [pc, #112]	@ (8004f70 <HAL_TIM_Base_Start_IT+0xe4>)
 8004efe:	4293      	cmp	r3, r2
 8004f00:	d004      	beq.n	8004f0c <HAL_TIM_Base_Start_IT+0x80>
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	681b      	ldr	r3, [r3, #0]
 8004f06:	4a1b      	ldr	r2, [pc, #108]	@ (8004f74 <HAL_TIM_Base_Start_IT+0xe8>)
 8004f08:	4293      	cmp	r3, r2
 8004f0a:	d115      	bne.n	8004f38 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	681b      	ldr	r3, [r3, #0]
 8004f10:	689a      	ldr	r2, [r3, #8]
 8004f12:	4b19      	ldr	r3, [pc, #100]	@ (8004f78 <HAL_TIM_Base_Start_IT+0xec>)
 8004f14:	4013      	ands	r3, r2
 8004f16:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004f18:	68fb      	ldr	r3, [r7, #12]
 8004f1a:	2b06      	cmp	r3, #6
 8004f1c:	d015      	beq.n	8004f4a <HAL_TIM_Base_Start_IT+0xbe>
 8004f1e:	68fb      	ldr	r3, [r7, #12]
 8004f20:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004f24:	d011      	beq.n	8004f4a <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	681b      	ldr	r3, [r3, #0]
 8004f2a:	681a      	ldr	r2, [r3, #0]
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	681b      	ldr	r3, [r3, #0]
 8004f30:	f042 0201 	orr.w	r2, r2, #1
 8004f34:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004f36:	e008      	b.n	8004f4a <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	681b      	ldr	r3, [r3, #0]
 8004f3c:	681a      	ldr	r2, [r3, #0]
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	681b      	ldr	r3, [r3, #0]
 8004f42:	f042 0201 	orr.w	r2, r2, #1
 8004f46:	601a      	str	r2, [r3, #0]
 8004f48:	e000      	b.n	8004f4c <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004f4a:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8004f4c:	2300      	movs	r3, #0
}
 8004f4e:	4618      	mov	r0, r3
 8004f50:	3714      	adds	r7, #20
 8004f52:	46bd      	mov	sp, r7
 8004f54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f58:	4770      	bx	lr
 8004f5a:	bf00      	nop
 8004f5c:	40012c00 	.word	0x40012c00
 8004f60:	40000400 	.word	0x40000400
 8004f64:	40000800 	.word	0x40000800
 8004f68:	40000c00 	.word	0x40000c00
 8004f6c:	40013400 	.word	0x40013400
 8004f70:	40014000 	.word	0x40014000
 8004f74:	40015000 	.word	0x40015000
 8004f78:	00010007 	.word	0x00010007

08004f7c <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8004f7c:	b580      	push	{r7, lr}
 8004f7e:	b082      	sub	sp, #8
 8004f80:	af00      	add	r7, sp, #0
 8004f82:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	2b00      	cmp	r3, #0
 8004f88:	d101      	bne.n	8004f8e <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8004f8a:	2301      	movs	r3, #1
 8004f8c:	e049      	b.n	8005022 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004f8e:	687b      	ldr	r3, [r7, #4]
 8004f90:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004f94:	b2db      	uxtb	r3, r3
 8004f96:	2b00      	cmp	r3, #0
 8004f98:	d106      	bne.n	8004fa8 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	2200      	movs	r2, #0
 8004f9e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8004fa2:	6878      	ldr	r0, [r7, #4]
 8004fa4:	f000 f841 	bl	800502a <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	2202      	movs	r2, #2
 8004fac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	681a      	ldr	r2, [r3, #0]
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	3304      	adds	r3, #4
 8004fb8:	4619      	mov	r1, r3
 8004fba:	4610      	mov	r0, r2
 8004fbc:	f000 fcf4 	bl	80059a8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	2201      	movs	r2, #1
 8004fc4:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	2201      	movs	r2, #1
 8004fcc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	2201      	movs	r2, #1
 8004fd4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	2201      	movs	r2, #1
 8004fdc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	2201      	movs	r2, #1
 8004fe4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	2201      	movs	r2, #1
 8004fec:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	2201      	movs	r2, #1
 8004ff4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	2201      	movs	r2, #1
 8004ffc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	2201      	movs	r2, #1
 8005004:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	2201      	movs	r2, #1
 800500c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	2201      	movs	r2, #1
 8005014:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	2201      	movs	r2, #1
 800501c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005020:	2300      	movs	r3, #0
}
 8005022:	4618      	mov	r0, r3
 8005024:	3708      	adds	r7, #8
 8005026:	46bd      	mov	sp, r7
 8005028:	bd80      	pop	{r7, pc}

0800502a <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800502a:	b480      	push	{r7}
 800502c:	b083      	sub	sp, #12
 800502e:	af00      	add	r7, sp, #0
 8005030:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8005032:	bf00      	nop
 8005034:	370c      	adds	r7, #12
 8005036:	46bd      	mov	sp, r7
 8005038:	f85d 7b04 	ldr.w	r7, [sp], #4
 800503c:	4770      	bx	lr
	...

08005040 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005040:	b580      	push	{r7, lr}
 8005042:	b084      	sub	sp, #16
 8005044:	af00      	add	r7, sp, #0
 8005046:	6078      	str	r0, [r7, #4]
 8005048:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800504a:	683b      	ldr	r3, [r7, #0]
 800504c:	2b00      	cmp	r3, #0
 800504e:	d109      	bne.n	8005064 <HAL_TIM_PWM_Start+0x24>
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005056:	b2db      	uxtb	r3, r3
 8005058:	2b01      	cmp	r3, #1
 800505a:	bf14      	ite	ne
 800505c:	2301      	movne	r3, #1
 800505e:	2300      	moveq	r3, #0
 8005060:	b2db      	uxtb	r3, r3
 8005062:	e03c      	b.n	80050de <HAL_TIM_PWM_Start+0x9e>
 8005064:	683b      	ldr	r3, [r7, #0]
 8005066:	2b04      	cmp	r3, #4
 8005068:	d109      	bne.n	800507e <HAL_TIM_PWM_Start+0x3e>
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8005070:	b2db      	uxtb	r3, r3
 8005072:	2b01      	cmp	r3, #1
 8005074:	bf14      	ite	ne
 8005076:	2301      	movne	r3, #1
 8005078:	2300      	moveq	r3, #0
 800507a:	b2db      	uxtb	r3, r3
 800507c:	e02f      	b.n	80050de <HAL_TIM_PWM_Start+0x9e>
 800507e:	683b      	ldr	r3, [r7, #0]
 8005080:	2b08      	cmp	r3, #8
 8005082:	d109      	bne.n	8005098 <HAL_TIM_PWM_Start+0x58>
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800508a:	b2db      	uxtb	r3, r3
 800508c:	2b01      	cmp	r3, #1
 800508e:	bf14      	ite	ne
 8005090:	2301      	movne	r3, #1
 8005092:	2300      	moveq	r3, #0
 8005094:	b2db      	uxtb	r3, r3
 8005096:	e022      	b.n	80050de <HAL_TIM_PWM_Start+0x9e>
 8005098:	683b      	ldr	r3, [r7, #0]
 800509a:	2b0c      	cmp	r3, #12
 800509c:	d109      	bne.n	80050b2 <HAL_TIM_PWM_Start+0x72>
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80050a4:	b2db      	uxtb	r3, r3
 80050a6:	2b01      	cmp	r3, #1
 80050a8:	bf14      	ite	ne
 80050aa:	2301      	movne	r3, #1
 80050ac:	2300      	moveq	r3, #0
 80050ae:	b2db      	uxtb	r3, r3
 80050b0:	e015      	b.n	80050de <HAL_TIM_PWM_Start+0x9e>
 80050b2:	683b      	ldr	r3, [r7, #0]
 80050b4:	2b10      	cmp	r3, #16
 80050b6:	d109      	bne.n	80050cc <HAL_TIM_PWM_Start+0x8c>
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80050be:	b2db      	uxtb	r3, r3
 80050c0:	2b01      	cmp	r3, #1
 80050c2:	bf14      	ite	ne
 80050c4:	2301      	movne	r3, #1
 80050c6:	2300      	moveq	r3, #0
 80050c8:	b2db      	uxtb	r3, r3
 80050ca:	e008      	b.n	80050de <HAL_TIM_PWM_Start+0x9e>
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 80050d2:	b2db      	uxtb	r3, r3
 80050d4:	2b01      	cmp	r3, #1
 80050d6:	bf14      	ite	ne
 80050d8:	2301      	movne	r3, #1
 80050da:	2300      	moveq	r3, #0
 80050dc:	b2db      	uxtb	r3, r3
 80050de:	2b00      	cmp	r3, #0
 80050e0:	d001      	beq.n	80050e6 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 80050e2:	2301      	movs	r3, #1
 80050e4:	e0a6      	b.n	8005234 <HAL_TIM_PWM_Start+0x1f4>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80050e6:	683b      	ldr	r3, [r7, #0]
 80050e8:	2b00      	cmp	r3, #0
 80050ea:	d104      	bne.n	80050f6 <HAL_TIM_PWM_Start+0xb6>
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	2202      	movs	r2, #2
 80050f0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80050f4:	e023      	b.n	800513e <HAL_TIM_PWM_Start+0xfe>
 80050f6:	683b      	ldr	r3, [r7, #0]
 80050f8:	2b04      	cmp	r3, #4
 80050fa:	d104      	bne.n	8005106 <HAL_TIM_PWM_Start+0xc6>
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	2202      	movs	r2, #2
 8005100:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005104:	e01b      	b.n	800513e <HAL_TIM_PWM_Start+0xfe>
 8005106:	683b      	ldr	r3, [r7, #0]
 8005108:	2b08      	cmp	r3, #8
 800510a:	d104      	bne.n	8005116 <HAL_TIM_PWM_Start+0xd6>
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	2202      	movs	r2, #2
 8005110:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005114:	e013      	b.n	800513e <HAL_TIM_PWM_Start+0xfe>
 8005116:	683b      	ldr	r3, [r7, #0]
 8005118:	2b0c      	cmp	r3, #12
 800511a:	d104      	bne.n	8005126 <HAL_TIM_PWM_Start+0xe6>
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	2202      	movs	r2, #2
 8005120:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8005124:	e00b      	b.n	800513e <HAL_TIM_PWM_Start+0xfe>
 8005126:	683b      	ldr	r3, [r7, #0]
 8005128:	2b10      	cmp	r3, #16
 800512a:	d104      	bne.n	8005136 <HAL_TIM_PWM_Start+0xf6>
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	2202      	movs	r2, #2
 8005130:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005134:	e003      	b.n	800513e <HAL_TIM_PWM_Start+0xfe>
 8005136:	687b      	ldr	r3, [r7, #4]
 8005138:	2202      	movs	r2, #2
 800513a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	681b      	ldr	r3, [r3, #0]
 8005142:	2201      	movs	r2, #1
 8005144:	6839      	ldr	r1, [r7, #0]
 8005146:	4618      	mov	r0, r3
 8005148:	f001 f91c 	bl	8006384 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	681b      	ldr	r3, [r3, #0]
 8005150:	4a3a      	ldr	r2, [pc, #232]	@ (800523c <HAL_TIM_PWM_Start+0x1fc>)
 8005152:	4293      	cmp	r3, r2
 8005154:	d018      	beq.n	8005188 <HAL_TIM_PWM_Start+0x148>
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	681b      	ldr	r3, [r3, #0]
 800515a:	4a39      	ldr	r2, [pc, #228]	@ (8005240 <HAL_TIM_PWM_Start+0x200>)
 800515c:	4293      	cmp	r3, r2
 800515e:	d013      	beq.n	8005188 <HAL_TIM_PWM_Start+0x148>
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	681b      	ldr	r3, [r3, #0]
 8005164:	4a37      	ldr	r2, [pc, #220]	@ (8005244 <HAL_TIM_PWM_Start+0x204>)
 8005166:	4293      	cmp	r3, r2
 8005168:	d00e      	beq.n	8005188 <HAL_TIM_PWM_Start+0x148>
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	681b      	ldr	r3, [r3, #0]
 800516e:	4a36      	ldr	r2, [pc, #216]	@ (8005248 <HAL_TIM_PWM_Start+0x208>)
 8005170:	4293      	cmp	r3, r2
 8005172:	d009      	beq.n	8005188 <HAL_TIM_PWM_Start+0x148>
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	681b      	ldr	r3, [r3, #0]
 8005178:	4a34      	ldr	r2, [pc, #208]	@ (800524c <HAL_TIM_PWM_Start+0x20c>)
 800517a:	4293      	cmp	r3, r2
 800517c:	d004      	beq.n	8005188 <HAL_TIM_PWM_Start+0x148>
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	681b      	ldr	r3, [r3, #0]
 8005182:	4a33      	ldr	r2, [pc, #204]	@ (8005250 <HAL_TIM_PWM_Start+0x210>)
 8005184:	4293      	cmp	r3, r2
 8005186:	d101      	bne.n	800518c <HAL_TIM_PWM_Start+0x14c>
 8005188:	2301      	movs	r3, #1
 800518a:	e000      	b.n	800518e <HAL_TIM_PWM_Start+0x14e>
 800518c:	2300      	movs	r3, #0
 800518e:	2b00      	cmp	r3, #0
 8005190:	d007      	beq.n	80051a2 <HAL_TIM_PWM_Start+0x162>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8005192:	687b      	ldr	r3, [r7, #4]
 8005194:	681b      	ldr	r3, [r3, #0]
 8005196:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	681b      	ldr	r3, [r3, #0]
 800519c:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80051a0:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	681b      	ldr	r3, [r3, #0]
 80051a6:	4a25      	ldr	r2, [pc, #148]	@ (800523c <HAL_TIM_PWM_Start+0x1fc>)
 80051a8:	4293      	cmp	r3, r2
 80051aa:	d022      	beq.n	80051f2 <HAL_TIM_PWM_Start+0x1b2>
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	681b      	ldr	r3, [r3, #0]
 80051b0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80051b4:	d01d      	beq.n	80051f2 <HAL_TIM_PWM_Start+0x1b2>
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	681b      	ldr	r3, [r3, #0]
 80051ba:	4a26      	ldr	r2, [pc, #152]	@ (8005254 <HAL_TIM_PWM_Start+0x214>)
 80051bc:	4293      	cmp	r3, r2
 80051be:	d018      	beq.n	80051f2 <HAL_TIM_PWM_Start+0x1b2>
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	681b      	ldr	r3, [r3, #0]
 80051c4:	4a24      	ldr	r2, [pc, #144]	@ (8005258 <HAL_TIM_PWM_Start+0x218>)
 80051c6:	4293      	cmp	r3, r2
 80051c8:	d013      	beq.n	80051f2 <HAL_TIM_PWM_Start+0x1b2>
 80051ca:	687b      	ldr	r3, [r7, #4]
 80051cc:	681b      	ldr	r3, [r3, #0]
 80051ce:	4a23      	ldr	r2, [pc, #140]	@ (800525c <HAL_TIM_PWM_Start+0x21c>)
 80051d0:	4293      	cmp	r3, r2
 80051d2:	d00e      	beq.n	80051f2 <HAL_TIM_PWM_Start+0x1b2>
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	681b      	ldr	r3, [r3, #0]
 80051d8:	4a19      	ldr	r2, [pc, #100]	@ (8005240 <HAL_TIM_PWM_Start+0x200>)
 80051da:	4293      	cmp	r3, r2
 80051dc:	d009      	beq.n	80051f2 <HAL_TIM_PWM_Start+0x1b2>
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	681b      	ldr	r3, [r3, #0]
 80051e2:	4a18      	ldr	r2, [pc, #96]	@ (8005244 <HAL_TIM_PWM_Start+0x204>)
 80051e4:	4293      	cmp	r3, r2
 80051e6:	d004      	beq.n	80051f2 <HAL_TIM_PWM_Start+0x1b2>
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	681b      	ldr	r3, [r3, #0]
 80051ec:	4a18      	ldr	r2, [pc, #96]	@ (8005250 <HAL_TIM_PWM_Start+0x210>)
 80051ee:	4293      	cmp	r3, r2
 80051f0:	d115      	bne.n	800521e <HAL_TIM_PWM_Start+0x1de>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	681b      	ldr	r3, [r3, #0]
 80051f6:	689a      	ldr	r2, [r3, #8]
 80051f8:	4b19      	ldr	r3, [pc, #100]	@ (8005260 <HAL_TIM_PWM_Start+0x220>)
 80051fa:	4013      	ands	r3, r2
 80051fc:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80051fe:	68fb      	ldr	r3, [r7, #12]
 8005200:	2b06      	cmp	r3, #6
 8005202:	d015      	beq.n	8005230 <HAL_TIM_PWM_Start+0x1f0>
 8005204:	68fb      	ldr	r3, [r7, #12]
 8005206:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800520a:	d011      	beq.n	8005230 <HAL_TIM_PWM_Start+0x1f0>
    {
      __HAL_TIM_ENABLE(htim);
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	681b      	ldr	r3, [r3, #0]
 8005210:	681a      	ldr	r2, [r3, #0]
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	681b      	ldr	r3, [r3, #0]
 8005216:	f042 0201 	orr.w	r2, r2, #1
 800521a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800521c:	e008      	b.n	8005230 <HAL_TIM_PWM_Start+0x1f0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	681b      	ldr	r3, [r3, #0]
 8005222:	681a      	ldr	r2, [r3, #0]
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	681b      	ldr	r3, [r3, #0]
 8005228:	f042 0201 	orr.w	r2, r2, #1
 800522c:	601a      	str	r2, [r3, #0]
 800522e:	e000      	b.n	8005232 <HAL_TIM_PWM_Start+0x1f2>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005230:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8005232:	2300      	movs	r3, #0
}
 8005234:	4618      	mov	r0, r3
 8005236:	3710      	adds	r7, #16
 8005238:	46bd      	mov	sp, r7
 800523a:	bd80      	pop	{r7, pc}
 800523c:	40012c00 	.word	0x40012c00
 8005240:	40013400 	.word	0x40013400
 8005244:	40014000 	.word	0x40014000
 8005248:	40014400 	.word	0x40014400
 800524c:	40014800 	.word	0x40014800
 8005250:	40015000 	.word	0x40015000
 8005254:	40000400 	.word	0x40000400
 8005258:	40000800 	.word	0x40000800
 800525c:	40000c00 	.word	0x40000c00
 8005260:	00010007 	.word	0x00010007

08005264 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005264:	b580      	push	{r7, lr}
 8005266:	b084      	sub	sp, #16
 8005268:	af00      	add	r7, sp, #0
 800526a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	681b      	ldr	r3, [r3, #0]
 8005270:	68db      	ldr	r3, [r3, #12]
 8005272:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8005274:	687b      	ldr	r3, [r7, #4]
 8005276:	681b      	ldr	r3, [r3, #0]
 8005278:	691b      	ldr	r3, [r3, #16]
 800527a:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800527c:	68bb      	ldr	r3, [r7, #8]
 800527e:	f003 0302 	and.w	r3, r3, #2
 8005282:	2b00      	cmp	r3, #0
 8005284:	d020      	beq.n	80052c8 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8005286:	68fb      	ldr	r3, [r7, #12]
 8005288:	f003 0302 	and.w	r3, r3, #2
 800528c:	2b00      	cmp	r3, #0
 800528e:	d01b      	beq.n	80052c8 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	681b      	ldr	r3, [r3, #0]
 8005294:	f06f 0202 	mvn.w	r2, #2
 8005298:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	2201      	movs	r2, #1
 800529e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	681b      	ldr	r3, [r3, #0]
 80052a4:	699b      	ldr	r3, [r3, #24]
 80052a6:	f003 0303 	and.w	r3, r3, #3
 80052aa:	2b00      	cmp	r3, #0
 80052ac:	d003      	beq.n	80052b6 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80052ae:	6878      	ldr	r0, [r7, #4]
 80052b0:	f000 fb5c 	bl	800596c <HAL_TIM_IC_CaptureCallback>
 80052b4:	e005      	b.n	80052c2 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80052b6:	6878      	ldr	r0, [r7, #4]
 80052b8:	f000 fb4e 	bl	8005958 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80052bc:	6878      	ldr	r0, [r7, #4]
 80052be:	f000 fb5f 	bl	8005980 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80052c2:	687b      	ldr	r3, [r7, #4]
 80052c4:	2200      	movs	r2, #0
 80052c6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80052c8:	68bb      	ldr	r3, [r7, #8]
 80052ca:	f003 0304 	and.w	r3, r3, #4
 80052ce:	2b00      	cmp	r3, #0
 80052d0:	d020      	beq.n	8005314 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80052d2:	68fb      	ldr	r3, [r7, #12]
 80052d4:	f003 0304 	and.w	r3, r3, #4
 80052d8:	2b00      	cmp	r3, #0
 80052da:	d01b      	beq.n	8005314 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	681b      	ldr	r3, [r3, #0]
 80052e0:	f06f 0204 	mvn.w	r2, #4
 80052e4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	2202      	movs	r2, #2
 80052ea:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	681b      	ldr	r3, [r3, #0]
 80052f0:	699b      	ldr	r3, [r3, #24]
 80052f2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80052f6:	2b00      	cmp	r3, #0
 80052f8:	d003      	beq.n	8005302 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80052fa:	6878      	ldr	r0, [r7, #4]
 80052fc:	f000 fb36 	bl	800596c <HAL_TIM_IC_CaptureCallback>
 8005300:	e005      	b.n	800530e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005302:	6878      	ldr	r0, [r7, #4]
 8005304:	f000 fb28 	bl	8005958 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005308:	6878      	ldr	r0, [r7, #4]
 800530a:	f000 fb39 	bl	8005980 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800530e:	687b      	ldr	r3, [r7, #4]
 8005310:	2200      	movs	r2, #0
 8005312:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8005314:	68bb      	ldr	r3, [r7, #8]
 8005316:	f003 0308 	and.w	r3, r3, #8
 800531a:	2b00      	cmp	r3, #0
 800531c:	d020      	beq.n	8005360 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800531e:	68fb      	ldr	r3, [r7, #12]
 8005320:	f003 0308 	and.w	r3, r3, #8
 8005324:	2b00      	cmp	r3, #0
 8005326:	d01b      	beq.n	8005360 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	681b      	ldr	r3, [r3, #0]
 800532c:	f06f 0208 	mvn.w	r2, #8
 8005330:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	2204      	movs	r2, #4
 8005336:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	681b      	ldr	r3, [r3, #0]
 800533c:	69db      	ldr	r3, [r3, #28]
 800533e:	f003 0303 	and.w	r3, r3, #3
 8005342:	2b00      	cmp	r3, #0
 8005344:	d003      	beq.n	800534e <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005346:	6878      	ldr	r0, [r7, #4]
 8005348:	f000 fb10 	bl	800596c <HAL_TIM_IC_CaptureCallback>
 800534c:	e005      	b.n	800535a <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800534e:	6878      	ldr	r0, [r7, #4]
 8005350:	f000 fb02 	bl	8005958 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005354:	6878      	ldr	r0, [r7, #4]
 8005356:	f000 fb13 	bl	8005980 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	2200      	movs	r2, #0
 800535e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8005360:	68bb      	ldr	r3, [r7, #8]
 8005362:	f003 0310 	and.w	r3, r3, #16
 8005366:	2b00      	cmp	r3, #0
 8005368:	d020      	beq.n	80053ac <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800536a:	68fb      	ldr	r3, [r7, #12]
 800536c:	f003 0310 	and.w	r3, r3, #16
 8005370:	2b00      	cmp	r3, #0
 8005372:	d01b      	beq.n	80053ac <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	681b      	ldr	r3, [r3, #0]
 8005378:	f06f 0210 	mvn.w	r2, #16
 800537c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	2208      	movs	r2, #8
 8005382:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	681b      	ldr	r3, [r3, #0]
 8005388:	69db      	ldr	r3, [r3, #28]
 800538a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800538e:	2b00      	cmp	r3, #0
 8005390:	d003      	beq.n	800539a <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005392:	6878      	ldr	r0, [r7, #4]
 8005394:	f000 faea 	bl	800596c <HAL_TIM_IC_CaptureCallback>
 8005398:	e005      	b.n	80053a6 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800539a:	6878      	ldr	r0, [r7, #4]
 800539c:	f000 fadc 	bl	8005958 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80053a0:	6878      	ldr	r0, [r7, #4]
 80053a2:	f000 faed 	bl	8005980 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	2200      	movs	r2, #0
 80053aa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80053ac:	68bb      	ldr	r3, [r7, #8]
 80053ae:	f003 0301 	and.w	r3, r3, #1
 80053b2:	2b00      	cmp	r3, #0
 80053b4:	d00c      	beq.n	80053d0 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80053b6:	68fb      	ldr	r3, [r7, #12]
 80053b8:	f003 0301 	and.w	r3, r3, #1
 80053bc:	2b00      	cmp	r3, #0
 80053be:	d007      	beq.n	80053d0 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	681b      	ldr	r3, [r3, #0]
 80053c4:	f06f 0201 	mvn.w	r2, #1
 80053c8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80053ca:	6878      	ldr	r0, [r7, #4]
 80053cc:	f7fb ff90 	bl	80012f0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80053d0:	68bb      	ldr	r3, [r7, #8]
 80053d2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80053d6:	2b00      	cmp	r3, #0
 80053d8:	d104      	bne.n	80053e4 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 80053da:	68bb      	ldr	r3, [r7, #8]
 80053dc:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80053e0:	2b00      	cmp	r3, #0
 80053e2:	d00c      	beq.n	80053fe <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80053e4:	68fb      	ldr	r3, [r7, #12]
 80053e6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80053ea:	2b00      	cmp	r3, #0
 80053ec:	d007      	beq.n	80053fe <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	681b      	ldr	r3, [r3, #0]
 80053f2:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 80053f6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80053f8:	6878      	ldr	r0, [r7, #4]
 80053fa:	f001 faa3 	bl	8006944 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 80053fe:	68bb      	ldr	r3, [r7, #8]
 8005400:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005404:	2b00      	cmp	r3, #0
 8005406:	d00c      	beq.n	8005422 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8005408:	68fb      	ldr	r3, [r7, #12]
 800540a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800540e:	2b00      	cmp	r3, #0
 8005410:	d007      	beq.n	8005422 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8005412:	687b      	ldr	r3, [r7, #4]
 8005414:	681b      	ldr	r3, [r3, #0]
 8005416:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 800541a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800541c:	6878      	ldr	r0, [r7, #4]
 800541e:	f001 fa9b 	bl	8006958 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8005422:	68bb      	ldr	r3, [r7, #8]
 8005424:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005428:	2b00      	cmp	r3, #0
 800542a:	d00c      	beq.n	8005446 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800542c:	68fb      	ldr	r3, [r7, #12]
 800542e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005432:	2b00      	cmp	r3, #0
 8005434:	d007      	beq.n	8005446 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	681b      	ldr	r3, [r3, #0]
 800543a:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800543e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005440:	6878      	ldr	r0, [r7, #4]
 8005442:	f000 faa7 	bl	8005994 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8005446:	68bb      	ldr	r3, [r7, #8]
 8005448:	f003 0320 	and.w	r3, r3, #32
 800544c:	2b00      	cmp	r3, #0
 800544e:	d00c      	beq.n	800546a <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8005450:	68fb      	ldr	r3, [r7, #12]
 8005452:	f003 0320 	and.w	r3, r3, #32
 8005456:	2b00      	cmp	r3, #0
 8005458:	d007      	beq.n	800546a <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	681b      	ldr	r3, [r3, #0]
 800545e:	f06f 0220 	mvn.w	r2, #32
 8005462:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005464:	6878      	ldr	r0, [r7, #4]
 8005466:	f001 fa63 	bl	8006930 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if ((itflag & (TIM_FLAG_IDX)) == (TIM_FLAG_IDX))
 800546a:	68bb      	ldr	r3, [r7, #8]
 800546c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8005470:	2b00      	cmp	r3, #0
 8005472:	d00c      	beq.n	800548e <HAL_TIM_IRQHandler+0x22a>
  {
    if ((itsource & (TIM_IT_IDX)) == (TIM_IT_IDX))
 8005474:	68fb      	ldr	r3, [r7, #12]
 8005476:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800547a:	2b00      	cmp	r3, #0
 800547c:	d007      	beq.n	800548e <HAL_TIM_IRQHandler+0x22a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IDX);
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	681b      	ldr	r3, [r3, #0]
 8005482:	f46f 1280 	mvn.w	r2, #1048576	@ 0x100000
 8005486:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
#else
      HAL_TIMEx_EncoderIndexCallback(htim);
 8005488:	6878      	ldr	r0, [r7, #4]
 800548a:	f001 fa6f 	bl	800696c <HAL_TIMEx_EncoderIndexCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if ((itflag & (TIM_FLAG_DIR)) == (TIM_FLAG_DIR))
 800548e:	68bb      	ldr	r3, [r7, #8]
 8005490:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8005494:	2b00      	cmp	r3, #0
 8005496:	d00c      	beq.n	80054b2 <HAL_TIM_IRQHandler+0x24e>
  {
    if ((itsource & (TIM_IT_DIR)) == (TIM_IT_DIR))
 8005498:	68fb      	ldr	r3, [r7, #12]
 800549a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800549e:	2b00      	cmp	r3, #0
 80054a0:	d007      	beq.n	80054b2 <HAL_TIM_IRQHandler+0x24e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_DIR);
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	681b      	ldr	r3, [r3, #0]
 80054a6:	f46f 1200 	mvn.w	r2, #2097152	@ 0x200000
 80054aa:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
#else
      HAL_TIMEx_DirectionChangeCallback(htim);
 80054ac:	6878      	ldr	r0, [r7, #4]
 80054ae:	f001 fa67 	bl	8006980 <HAL_TIMEx_DirectionChangeCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if ((itflag & (TIM_FLAG_IERR)) == (TIM_FLAG_IERR))
 80054b2:	68bb      	ldr	r3, [r7, #8]
 80054b4:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80054b8:	2b00      	cmp	r3, #0
 80054ba:	d00c      	beq.n	80054d6 <HAL_TIM_IRQHandler+0x272>
  {
    if ((itsource & (TIM_IT_IERR)) == (TIM_IT_IERR))
 80054bc:	68fb      	ldr	r3, [r7, #12]
 80054be:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80054c2:	2b00      	cmp	r3, #0
 80054c4:	d007      	beq.n	80054d6 <HAL_TIM_IRQHandler+0x272>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IERR);
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	681b      	ldr	r3, [r3, #0]
 80054ca:	f46f 0280 	mvn.w	r2, #4194304	@ 0x400000
 80054ce:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
#else
      HAL_TIMEx_IndexErrorCallback(htim);
 80054d0:	6878      	ldr	r0, [r7, #4]
 80054d2:	f001 fa5f 	bl	8006994 <HAL_TIMEx_IndexErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if ((itflag & (TIM_FLAG_TERR)) == (TIM_FLAG_TERR))
 80054d6:	68bb      	ldr	r3, [r7, #8]
 80054d8:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80054dc:	2b00      	cmp	r3, #0
 80054de:	d00c      	beq.n	80054fa <HAL_TIM_IRQHandler+0x296>
  {
    if ((itsource & (TIM_IT_TERR)) == (TIM_IT_TERR))
 80054e0:	68fb      	ldr	r3, [r7, #12]
 80054e2:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80054e6:	2b00      	cmp	r3, #0
 80054e8:	d007      	beq.n	80054fa <HAL_TIM_IRQHandler+0x296>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TERR);
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	681b      	ldr	r3, [r3, #0]
 80054ee:	f46f 0200 	mvn.w	r2, #8388608	@ 0x800000
 80054f2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
 80054f4:	6878      	ldr	r0, [r7, #4]
 80054f6:	f001 fa57 	bl	80069a8 <HAL_TIMEx_TransitionErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80054fa:	bf00      	nop
 80054fc:	3710      	adds	r7, #16
 80054fe:	46bd      	mov	sp, r7
 8005500:	bd80      	pop	{r7, pc}
	...

08005504 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8005504:	b580      	push	{r7, lr}
 8005506:	b086      	sub	sp, #24
 8005508:	af00      	add	r7, sp, #0
 800550a:	60f8      	str	r0, [r7, #12]
 800550c:	60b9      	str	r1, [r7, #8]
 800550e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005510:	2300      	movs	r3, #0
 8005512:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005514:	68fb      	ldr	r3, [r7, #12]
 8005516:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800551a:	2b01      	cmp	r3, #1
 800551c:	d101      	bne.n	8005522 <HAL_TIM_PWM_ConfigChannel+0x1e>
 800551e:	2302      	movs	r3, #2
 8005520:	e0ff      	b.n	8005722 <HAL_TIM_PWM_ConfigChannel+0x21e>
 8005522:	68fb      	ldr	r3, [r7, #12]
 8005524:	2201      	movs	r2, #1
 8005526:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800552a:	687b      	ldr	r3, [r7, #4]
 800552c:	2b14      	cmp	r3, #20
 800552e:	f200 80f0 	bhi.w	8005712 <HAL_TIM_PWM_ConfigChannel+0x20e>
 8005532:	a201      	add	r2, pc, #4	@ (adr r2, 8005538 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8005534:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005538:	0800558d 	.word	0x0800558d
 800553c:	08005713 	.word	0x08005713
 8005540:	08005713 	.word	0x08005713
 8005544:	08005713 	.word	0x08005713
 8005548:	080055cd 	.word	0x080055cd
 800554c:	08005713 	.word	0x08005713
 8005550:	08005713 	.word	0x08005713
 8005554:	08005713 	.word	0x08005713
 8005558:	0800560f 	.word	0x0800560f
 800555c:	08005713 	.word	0x08005713
 8005560:	08005713 	.word	0x08005713
 8005564:	08005713 	.word	0x08005713
 8005568:	0800564f 	.word	0x0800564f
 800556c:	08005713 	.word	0x08005713
 8005570:	08005713 	.word	0x08005713
 8005574:	08005713 	.word	0x08005713
 8005578:	08005691 	.word	0x08005691
 800557c:	08005713 	.word	0x08005713
 8005580:	08005713 	.word	0x08005713
 8005584:	08005713 	.word	0x08005713
 8005588:	080056d1 	.word	0x080056d1
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800558c:	68fb      	ldr	r3, [r7, #12]
 800558e:	681b      	ldr	r3, [r3, #0]
 8005590:	68b9      	ldr	r1, [r7, #8]
 8005592:	4618      	mov	r0, r3
 8005594:	f000 fabc 	bl	8005b10 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8005598:	68fb      	ldr	r3, [r7, #12]
 800559a:	681b      	ldr	r3, [r3, #0]
 800559c:	699a      	ldr	r2, [r3, #24]
 800559e:	68fb      	ldr	r3, [r7, #12]
 80055a0:	681b      	ldr	r3, [r3, #0]
 80055a2:	f042 0208 	orr.w	r2, r2, #8
 80055a6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80055a8:	68fb      	ldr	r3, [r7, #12]
 80055aa:	681b      	ldr	r3, [r3, #0]
 80055ac:	699a      	ldr	r2, [r3, #24]
 80055ae:	68fb      	ldr	r3, [r7, #12]
 80055b0:	681b      	ldr	r3, [r3, #0]
 80055b2:	f022 0204 	bic.w	r2, r2, #4
 80055b6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80055b8:	68fb      	ldr	r3, [r7, #12]
 80055ba:	681b      	ldr	r3, [r3, #0]
 80055bc:	6999      	ldr	r1, [r3, #24]
 80055be:	68bb      	ldr	r3, [r7, #8]
 80055c0:	691a      	ldr	r2, [r3, #16]
 80055c2:	68fb      	ldr	r3, [r7, #12]
 80055c4:	681b      	ldr	r3, [r3, #0]
 80055c6:	430a      	orrs	r2, r1
 80055c8:	619a      	str	r2, [r3, #24]
      break;
 80055ca:	e0a5      	b.n	8005718 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80055cc:	68fb      	ldr	r3, [r7, #12]
 80055ce:	681b      	ldr	r3, [r3, #0]
 80055d0:	68b9      	ldr	r1, [r7, #8]
 80055d2:	4618      	mov	r0, r3
 80055d4:	f000 fb36 	bl	8005c44 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80055d8:	68fb      	ldr	r3, [r7, #12]
 80055da:	681b      	ldr	r3, [r3, #0]
 80055dc:	699a      	ldr	r2, [r3, #24]
 80055de:	68fb      	ldr	r3, [r7, #12]
 80055e0:	681b      	ldr	r3, [r3, #0]
 80055e2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80055e6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80055e8:	68fb      	ldr	r3, [r7, #12]
 80055ea:	681b      	ldr	r3, [r3, #0]
 80055ec:	699a      	ldr	r2, [r3, #24]
 80055ee:	68fb      	ldr	r3, [r7, #12]
 80055f0:	681b      	ldr	r3, [r3, #0]
 80055f2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80055f6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80055f8:	68fb      	ldr	r3, [r7, #12]
 80055fa:	681b      	ldr	r3, [r3, #0]
 80055fc:	6999      	ldr	r1, [r3, #24]
 80055fe:	68bb      	ldr	r3, [r7, #8]
 8005600:	691b      	ldr	r3, [r3, #16]
 8005602:	021a      	lsls	r2, r3, #8
 8005604:	68fb      	ldr	r3, [r7, #12]
 8005606:	681b      	ldr	r3, [r3, #0]
 8005608:	430a      	orrs	r2, r1
 800560a:	619a      	str	r2, [r3, #24]
      break;
 800560c:	e084      	b.n	8005718 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800560e:	68fb      	ldr	r3, [r7, #12]
 8005610:	681b      	ldr	r3, [r3, #0]
 8005612:	68b9      	ldr	r1, [r7, #8]
 8005614:	4618      	mov	r0, r3
 8005616:	f000 fba9 	bl	8005d6c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800561a:	68fb      	ldr	r3, [r7, #12]
 800561c:	681b      	ldr	r3, [r3, #0]
 800561e:	69da      	ldr	r2, [r3, #28]
 8005620:	68fb      	ldr	r3, [r7, #12]
 8005622:	681b      	ldr	r3, [r3, #0]
 8005624:	f042 0208 	orr.w	r2, r2, #8
 8005628:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800562a:	68fb      	ldr	r3, [r7, #12]
 800562c:	681b      	ldr	r3, [r3, #0]
 800562e:	69da      	ldr	r2, [r3, #28]
 8005630:	68fb      	ldr	r3, [r7, #12]
 8005632:	681b      	ldr	r3, [r3, #0]
 8005634:	f022 0204 	bic.w	r2, r2, #4
 8005638:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800563a:	68fb      	ldr	r3, [r7, #12]
 800563c:	681b      	ldr	r3, [r3, #0]
 800563e:	69d9      	ldr	r1, [r3, #28]
 8005640:	68bb      	ldr	r3, [r7, #8]
 8005642:	691a      	ldr	r2, [r3, #16]
 8005644:	68fb      	ldr	r3, [r7, #12]
 8005646:	681b      	ldr	r3, [r3, #0]
 8005648:	430a      	orrs	r2, r1
 800564a:	61da      	str	r2, [r3, #28]
      break;
 800564c:	e064      	b.n	8005718 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800564e:	68fb      	ldr	r3, [r7, #12]
 8005650:	681b      	ldr	r3, [r3, #0]
 8005652:	68b9      	ldr	r1, [r7, #8]
 8005654:	4618      	mov	r0, r3
 8005656:	f000 fc1b 	bl	8005e90 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800565a:	68fb      	ldr	r3, [r7, #12]
 800565c:	681b      	ldr	r3, [r3, #0]
 800565e:	69da      	ldr	r2, [r3, #28]
 8005660:	68fb      	ldr	r3, [r7, #12]
 8005662:	681b      	ldr	r3, [r3, #0]
 8005664:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005668:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800566a:	68fb      	ldr	r3, [r7, #12]
 800566c:	681b      	ldr	r3, [r3, #0]
 800566e:	69da      	ldr	r2, [r3, #28]
 8005670:	68fb      	ldr	r3, [r7, #12]
 8005672:	681b      	ldr	r3, [r3, #0]
 8005674:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005678:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800567a:	68fb      	ldr	r3, [r7, #12]
 800567c:	681b      	ldr	r3, [r3, #0]
 800567e:	69d9      	ldr	r1, [r3, #28]
 8005680:	68bb      	ldr	r3, [r7, #8]
 8005682:	691b      	ldr	r3, [r3, #16]
 8005684:	021a      	lsls	r2, r3, #8
 8005686:	68fb      	ldr	r3, [r7, #12]
 8005688:	681b      	ldr	r3, [r3, #0]
 800568a:	430a      	orrs	r2, r1
 800568c:	61da      	str	r2, [r3, #28]
      break;
 800568e:	e043      	b.n	8005718 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8005690:	68fb      	ldr	r3, [r7, #12]
 8005692:	681b      	ldr	r3, [r3, #0]
 8005694:	68b9      	ldr	r1, [r7, #8]
 8005696:	4618      	mov	r0, r3
 8005698:	f000 fc8e 	bl	8005fb8 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800569c:	68fb      	ldr	r3, [r7, #12]
 800569e:	681b      	ldr	r3, [r3, #0]
 80056a0:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80056a2:	68fb      	ldr	r3, [r7, #12]
 80056a4:	681b      	ldr	r3, [r3, #0]
 80056a6:	f042 0208 	orr.w	r2, r2, #8
 80056aa:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 80056ac:	68fb      	ldr	r3, [r7, #12]
 80056ae:	681b      	ldr	r3, [r3, #0]
 80056b0:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80056b2:	68fb      	ldr	r3, [r7, #12]
 80056b4:	681b      	ldr	r3, [r3, #0]
 80056b6:	f022 0204 	bic.w	r2, r2, #4
 80056ba:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 80056bc:	68fb      	ldr	r3, [r7, #12]
 80056be:	681b      	ldr	r3, [r3, #0]
 80056c0:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 80056c2:	68bb      	ldr	r3, [r7, #8]
 80056c4:	691a      	ldr	r2, [r3, #16]
 80056c6:	68fb      	ldr	r3, [r7, #12]
 80056c8:	681b      	ldr	r3, [r3, #0]
 80056ca:	430a      	orrs	r2, r1
 80056cc:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 80056ce:	e023      	b.n	8005718 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 80056d0:	68fb      	ldr	r3, [r7, #12]
 80056d2:	681b      	ldr	r3, [r3, #0]
 80056d4:	68b9      	ldr	r1, [r7, #8]
 80056d6:	4618      	mov	r0, r3
 80056d8:	f000 fcd8 	bl	800608c <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 80056dc:	68fb      	ldr	r3, [r7, #12]
 80056de:	681b      	ldr	r3, [r3, #0]
 80056e0:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80056e2:	68fb      	ldr	r3, [r7, #12]
 80056e4:	681b      	ldr	r3, [r3, #0]
 80056e6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80056ea:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 80056ec:	68fb      	ldr	r3, [r7, #12]
 80056ee:	681b      	ldr	r3, [r3, #0]
 80056f0:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80056f2:	68fb      	ldr	r3, [r7, #12]
 80056f4:	681b      	ldr	r3, [r3, #0]
 80056f6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80056fa:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 80056fc:	68fb      	ldr	r3, [r7, #12]
 80056fe:	681b      	ldr	r3, [r3, #0]
 8005700:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 8005702:	68bb      	ldr	r3, [r7, #8]
 8005704:	691b      	ldr	r3, [r3, #16]
 8005706:	021a      	lsls	r2, r3, #8
 8005708:	68fb      	ldr	r3, [r7, #12]
 800570a:	681b      	ldr	r3, [r3, #0]
 800570c:	430a      	orrs	r2, r1
 800570e:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 8005710:	e002      	b.n	8005718 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8005712:	2301      	movs	r3, #1
 8005714:	75fb      	strb	r3, [r7, #23]
      break;
 8005716:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8005718:	68fb      	ldr	r3, [r7, #12]
 800571a:	2200      	movs	r2, #0
 800571c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005720:	7dfb      	ldrb	r3, [r7, #23]
}
 8005722:	4618      	mov	r0, r3
 8005724:	3718      	adds	r7, #24
 8005726:	46bd      	mov	sp, r7
 8005728:	bd80      	pop	{r7, pc}
 800572a:	bf00      	nop

0800572c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800572c:	b580      	push	{r7, lr}
 800572e:	b084      	sub	sp, #16
 8005730:	af00      	add	r7, sp, #0
 8005732:	6078      	str	r0, [r7, #4]
 8005734:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005736:	2300      	movs	r3, #0
 8005738:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800573a:	687b      	ldr	r3, [r7, #4]
 800573c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005740:	2b01      	cmp	r3, #1
 8005742:	d101      	bne.n	8005748 <HAL_TIM_ConfigClockSource+0x1c>
 8005744:	2302      	movs	r3, #2
 8005746:	e0f6      	b.n	8005936 <HAL_TIM_ConfigClockSource+0x20a>
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	2201      	movs	r2, #1
 800574c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	2202      	movs	r2, #2
 8005754:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	681b      	ldr	r3, [r3, #0]
 800575c:	689b      	ldr	r3, [r3, #8]
 800575e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005760:	68bb      	ldr	r3, [r7, #8]
 8005762:	f423 1344 	bic.w	r3, r3, #3211264	@ 0x310000
 8005766:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800576a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800576c:	68bb      	ldr	r3, [r7, #8]
 800576e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005772:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	681b      	ldr	r3, [r3, #0]
 8005778:	68ba      	ldr	r2, [r7, #8]
 800577a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800577c:	683b      	ldr	r3, [r7, #0]
 800577e:	681b      	ldr	r3, [r3, #0]
 8005780:	4a6f      	ldr	r2, [pc, #444]	@ (8005940 <HAL_TIM_ConfigClockSource+0x214>)
 8005782:	4293      	cmp	r3, r2
 8005784:	f000 80c1 	beq.w	800590a <HAL_TIM_ConfigClockSource+0x1de>
 8005788:	4a6d      	ldr	r2, [pc, #436]	@ (8005940 <HAL_TIM_ConfigClockSource+0x214>)
 800578a:	4293      	cmp	r3, r2
 800578c:	f200 80c6 	bhi.w	800591c <HAL_TIM_ConfigClockSource+0x1f0>
 8005790:	4a6c      	ldr	r2, [pc, #432]	@ (8005944 <HAL_TIM_ConfigClockSource+0x218>)
 8005792:	4293      	cmp	r3, r2
 8005794:	f000 80b9 	beq.w	800590a <HAL_TIM_ConfigClockSource+0x1de>
 8005798:	4a6a      	ldr	r2, [pc, #424]	@ (8005944 <HAL_TIM_ConfigClockSource+0x218>)
 800579a:	4293      	cmp	r3, r2
 800579c:	f200 80be 	bhi.w	800591c <HAL_TIM_ConfigClockSource+0x1f0>
 80057a0:	4a69      	ldr	r2, [pc, #420]	@ (8005948 <HAL_TIM_ConfigClockSource+0x21c>)
 80057a2:	4293      	cmp	r3, r2
 80057a4:	f000 80b1 	beq.w	800590a <HAL_TIM_ConfigClockSource+0x1de>
 80057a8:	4a67      	ldr	r2, [pc, #412]	@ (8005948 <HAL_TIM_ConfigClockSource+0x21c>)
 80057aa:	4293      	cmp	r3, r2
 80057ac:	f200 80b6 	bhi.w	800591c <HAL_TIM_ConfigClockSource+0x1f0>
 80057b0:	4a66      	ldr	r2, [pc, #408]	@ (800594c <HAL_TIM_ConfigClockSource+0x220>)
 80057b2:	4293      	cmp	r3, r2
 80057b4:	f000 80a9 	beq.w	800590a <HAL_TIM_ConfigClockSource+0x1de>
 80057b8:	4a64      	ldr	r2, [pc, #400]	@ (800594c <HAL_TIM_ConfigClockSource+0x220>)
 80057ba:	4293      	cmp	r3, r2
 80057bc:	f200 80ae 	bhi.w	800591c <HAL_TIM_ConfigClockSource+0x1f0>
 80057c0:	4a63      	ldr	r2, [pc, #396]	@ (8005950 <HAL_TIM_ConfigClockSource+0x224>)
 80057c2:	4293      	cmp	r3, r2
 80057c4:	f000 80a1 	beq.w	800590a <HAL_TIM_ConfigClockSource+0x1de>
 80057c8:	4a61      	ldr	r2, [pc, #388]	@ (8005950 <HAL_TIM_ConfigClockSource+0x224>)
 80057ca:	4293      	cmp	r3, r2
 80057cc:	f200 80a6 	bhi.w	800591c <HAL_TIM_ConfigClockSource+0x1f0>
 80057d0:	4a60      	ldr	r2, [pc, #384]	@ (8005954 <HAL_TIM_ConfigClockSource+0x228>)
 80057d2:	4293      	cmp	r3, r2
 80057d4:	f000 8099 	beq.w	800590a <HAL_TIM_ConfigClockSource+0x1de>
 80057d8:	4a5e      	ldr	r2, [pc, #376]	@ (8005954 <HAL_TIM_ConfigClockSource+0x228>)
 80057da:	4293      	cmp	r3, r2
 80057dc:	f200 809e 	bhi.w	800591c <HAL_TIM_ConfigClockSource+0x1f0>
 80057e0:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 80057e4:	f000 8091 	beq.w	800590a <HAL_TIM_ConfigClockSource+0x1de>
 80057e8:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 80057ec:	f200 8096 	bhi.w	800591c <HAL_TIM_ConfigClockSource+0x1f0>
 80057f0:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80057f4:	f000 8089 	beq.w	800590a <HAL_TIM_ConfigClockSource+0x1de>
 80057f8:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80057fc:	f200 808e 	bhi.w	800591c <HAL_TIM_ConfigClockSource+0x1f0>
 8005800:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005804:	d03e      	beq.n	8005884 <HAL_TIM_ConfigClockSource+0x158>
 8005806:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800580a:	f200 8087 	bhi.w	800591c <HAL_TIM_ConfigClockSource+0x1f0>
 800580e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005812:	f000 8086 	beq.w	8005922 <HAL_TIM_ConfigClockSource+0x1f6>
 8005816:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800581a:	d87f      	bhi.n	800591c <HAL_TIM_ConfigClockSource+0x1f0>
 800581c:	2b70      	cmp	r3, #112	@ 0x70
 800581e:	d01a      	beq.n	8005856 <HAL_TIM_ConfigClockSource+0x12a>
 8005820:	2b70      	cmp	r3, #112	@ 0x70
 8005822:	d87b      	bhi.n	800591c <HAL_TIM_ConfigClockSource+0x1f0>
 8005824:	2b60      	cmp	r3, #96	@ 0x60
 8005826:	d050      	beq.n	80058ca <HAL_TIM_ConfigClockSource+0x19e>
 8005828:	2b60      	cmp	r3, #96	@ 0x60
 800582a:	d877      	bhi.n	800591c <HAL_TIM_ConfigClockSource+0x1f0>
 800582c:	2b50      	cmp	r3, #80	@ 0x50
 800582e:	d03c      	beq.n	80058aa <HAL_TIM_ConfigClockSource+0x17e>
 8005830:	2b50      	cmp	r3, #80	@ 0x50
 8005832:	d873      	bhi.n	800591c <HAL_TIM_ConfigClockSource+0x1f0>
 8005834:	2b40      	cmp	r3, #64	@ 0x40
 8005836:	d058      	beq.n	80058ea <HAL_TIM_ConfigClockSource+0x1be>
 8005838:	2b40      	cmp	r3, #64	@ 0x40
 800583a:	d86f      	bhi.n	800591c <HAL_TIM_ConfigClockSource+0x1f0>
 800583c:	2b30      	cmp	r3, #48	@ 0x30
 800583e:	d064      	beq.n	800590a <HAL_TIM_ConfigClockSource+0x1de>
 8005840:	2b30      	cmp	r3, #48	@ 0x30
 8005842:	d86b      	bhi.n	800591c <HAL_TIM_ConfigClockSource+0x1f0>
 8005844:	2b20      	cmp	r3, #32
 8005846:	d060      	beq.n	800590a <HAL_TIM_ConfigClockSource+0x1de>
 8005848:	2b20      	cmp	r3, #32
 800584a:	d867      	bhi.n	800591c <HAL_TIM_ConfigClockSource+0x1f0>
 800584c:	2b00      	cmp	r3, #0
 800584e:	d05c      	beq.n	800590a <HAL_TIM_ConfigClockSource+0x1de>
 8005850:	2b10      	cmp	r3, #16
 8005852:	d05a      	beq.n	800590a <HAL_TIM_ConfigClockSource+0x1de>
 8005854:	e062      	b.n	800591c <HAL_TIM_ConfigClockSource+0x1f0>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005856:	687b      	ldr	r3, [r7, #4]
 8005858:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800585a:	683b      	ldr	r3, [r7, #0]
 800585c:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800585e:	683b      	ldr	r3, [r7, #0]
 8005860:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005862:	683b      	ldr	r3, [r7, #0]
 8005864:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005866:	f000 fd6d 	bl	8006344 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800586a:	687b      	ldr	r3, [r7, #4]
 800586c:	681b      	ldr	r3, [r3, #0]
 800586e:	689b      	ldr	r3, [r3, #8]
 8005870:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005872:	68bb      	ldr	r3, [r7, #8]
 8005874:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8005878:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800587a:	687b      	ldr	r3, [r7, #4]
 800587c:	681b      	ldr	r3, [r3, #0]
 800587e:	68ba      	ldr	r2, [r7, #8]
 8005880:	609a      	str	r2, [r3, #8]
      break;
 8005882:	e04f      	b.n	8005924 <HAL_TIM_ConfigClockSource+0x1f8>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005888:	683b      	ldr	r3, [r7, #0]
 800588a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800588c:	683b      	ldr	r3, [r7, #0]
 800588e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005890:	683b      	ldr	r3, [r7, #0]
 8005892:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005894:	f000 fd56 	bl	8006344 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005898:	687b      	ldr	r3, [r7, #4]
 800589a:	681b      	ldr	r3, [r3, #0]
 800589c:	689a      	ldr	r2, [r3, #8]
 800589e:	687b      	ldr	r3, [r7, #4]
 80058a0:	681b      	ldr	r3, [r3, #0]
 80058a2:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80058a6:	609a      	str	r2, [r3, #8]
      break;
 80058a8:	e03c      	b.n	8005924 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80058aa:	687b      	ldr	r3, [r7, #4]
 80058ac:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80058ae:	683b      	ldr	r3, [r7, #0]
 80058b0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80058b2:	683b      	ldr	r3, [r7, #0]
 80058b4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80058b6:	461a      	mov	r2, r3
 80058b8:	f000 fcc8 	bl	800624c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	681b      	ldr	r3, [r3, #0]
 80058c0:	2150      	movs	r1, #80	@ 0x50
 80058c2:	4618      	mov	r0, r3
 80058c4:	f000 fd21 	bl	800630a <TIM_ITRx_SetConfig>
      break;
 80058c8:	e02c      	b.n	8005924 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80058ca:	687b      	ldr	r3, [r7, #4]
 80058cc:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80058ce:	683b      	ldr	r3, [r7, #0]
 80058d0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80058d2:	683b      	ldr	r3, [r7, #0]
 80058d4:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80058d6:	461a      	mov	r2, r3
 80058d8:	f000 fce7 	bl	80062aa <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	681b      	ldr	r3, [r3, #0]
 80058e0:	2160      	movs	r1, #96	@ 0x60
 80058e2:	4618      	mov	r0, r3
 80058e4:	f000 fd11 	bl	800630a <TIM_ITRx_SetConfig>
      break;
 80058e8:	e01c      	b.n	8005924 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80058ea:	687b      	ldr	r3, [r7, #4]
 80058ec:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80058ee:	683b      	ldr	r3, [r7, #0]
 80058f0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80058f2:	683b      	ldr	r3, [r7, #0]
 80058f4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80058f6:	461a      	mov	r2, r3
 80058f8:	f000 fca8 	bl	800624c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	681b      	ldr	r3, [r3, #0]
 8005900:	2140      	movs	r1, #64	@ 0x40
 8005902:	4618      	mov	r0, r3
 8005904:	f000 fd01 	bl	800630a <TIM_ITRx_SetConfig>
      break;
 8005908:	e00c      	b.n	8005924 <HAL_TIM_ConfigClockSource+0x1f8>
    case TIM_CLOCKSOURCE_ITR11:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_INSTANCE((htim->Instance), sClockSourceConfig->ClockSource));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	681a      	ldr	r2, [r3, #0]
 800590e:	683b      	ldr	r3, [r7, #0]
 8005910:	681b      	ldr	r3, [r3, #0]
 8005912:	4619      	mov	r1, r3
 8005914:	4610      	mov	r0, r2
 8005916:	f000 fcf8 	bl	800630a <TIM_ITRx_SetConfig>
      break;
 800591a:	e003      	b.n	8005924 <HAL_TIM_ConfigClockSource+0x1f8>
    }

    default:
      status = HAL_ERROR;
 800591c:	2301      	movs	r3, #1
 800591e:	73fb      	strb	r3, [r7, #15]
      break;
 8005920:	e000      	b.n	8005924 <HAL_TIM_ConfigClockSource+0x1f8>
      break;
 8005922:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	2201      	movs	r2, #1
 8005928:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800592c:	687b      	ldr	r3, [r7, #4]
 800592e:	2200      	movs	r2, #0
 8005930:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005934:	7bfb      	ldrb	r3, [r7, #15]
}
 8005936:	4618      	mov	r0, r3
 8005938:	3710      	adds	r7, #16
 800593a:	46bd      	mov	sp, r7
 800593c:	bd80      	pop	{r7, pc}
 800593e:	bf00      	nop
 8005940:	00100070 	.word	0x00100070
 8005944:	00100060 	.word	0x00100060
 8005948:	00100050 	.word	0x00100050
 800594c:	00100040 	.word	0x00100040
 8005950:	00100030 	.word	0x00100030
 8005954:	00100020 	.word	0x00100020

08005958 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005958:	b480      	push	{r7}
 800595a:	b083      	sub	sp, #12
 800595c:	af00      	add	r7, sp, #0
 800595e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005960:	bf00      	nop
 8005962:	370c      	adds	r7, #12
 8005964:	46bd      	mov	sp, r7
 8005966:	f85d 7b04 	ldr.w	r7, [sp], #4
 800596a:	4770      	bx	lr

0800596c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800596c:	b480      	push	{r7}
 800596e:	b083      	sub	sp, #12
 8005970:	af00      	add	r7, sp, #0
 8005972:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005974:	bf00      	nop
 8005976:	370c      	adds	r7, #12
 8005978:	46bd      	mov	sp, r7
 800597a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800597e:	4770      	bx	lr

08005980 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005980:	b480      	push	{r7}
 8005982:	b083      	sub	sp, #12
 8005984:	af00      	add	r7, sp, #0
 8005986:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005988:	bf00      	nop
 800598a:	370c      	adds	r7, #12
 800598c:	46bd      	mov	sp, r7
 800598e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005992:	4770      	bx	lr

08005994 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005994:	b480      	push	{r7}
 8005996:	b083      	sub	sp, #12
 8005998:	af00      	add	r7, sp, #0
 800599a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800599c:	bf00      	nop
 800599e:	370c      	adds	r7, #12
 80059a0:	46bd      	mov	sp, r7
 80059a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059a6:	4770      	bx	lr

080059a8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80059a8:	b480      	push	{r7}
 80059aa:	b085      	sub	sp, #20
 80059ac:	af00      	add	r7, sp, #0
 80059ae:	6078      	str	r0, [r7, #4]
 80059b0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	681b      	ldr	r3, [r3, #0]
 80059b6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	4a4c      	ldr	r2, [pc, #304]	@ (8005aec <TIM_Base_SetConfig+0x144>)
 80059bc:	4293      	cmp	r3, r2
 80059be:	d017      	beq.n	80059f0 <TIM_Base_SetConfig+0x48>
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80059c6:	d013      	beq.n	80059f0 <TIM_Base_SetConfig+0x48>
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	4a49      	ldr	r2, [pc, #292]	@ (8005af0 <TIM_Base_SetConfig+0x148>)
 80059cc:	4293      	cmp	r3, r2
 80059ce:	d00f      	beq.n	80059f0 <TIM_Base_SetConfig+0x48>
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	4a48      	ldr	r2, [pc, #288]	@ (8005af4 <TIM_Base_SetConfig+0x14c>)
 80059d4:	4293      	cmp	r3, r2
 80059d6:	d00b      	beq.n	80059f0 <TIM_Base_SetConfig+0x48>
 80059d8:	687b      	ldr	r3, [r7, #4]
 80059da:	4a47      	ldr	r2, [pc, #284]	@ (8005af8 <TIM_Base_SetConfig+0x150>)
 80059dc:	4293      	cmp	r3, r2
 80059de:	d007      	beq.n	80059f0 <TIM_Base_SetConfig+0x48>
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	4a46      	ldr	r2, [pc, #280]	@ (8005afc <TIM_Base_SetConfig+0x154>)
 80059e4:	4293      	cmp	r3, r2
 80059e6:	d003      	beq.n	80059f0 <TIM_Base_SetConfig+0x48>
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	4a45      	ldr	r2, [pc, #276]	@ (8005b00 <TIM_Base_SetConfig+0x158>)
 80059ec:	4293      	cmp	r3, r2
 80059ee:	d108      	bne.n	8005a02 <TIM_Base_SetConfig+0x5a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80059f0:	68fb      	ldr	r3, [r7, #12]
 80059f2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80059f6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80059f8:	683b      	ldr	r3, [r7, #0]
 80059fa:	685b      	ldr	r3, [r3, #4]
 80059fc:	68fa      	ldr	r2, [r7, #12]
 80059fe:	4313      	orrs	r3, r2
 8005a00:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	4a39      	ldr	r2, [pc, #228]	@ (8005aec <TIM_Base_SetConfig+0x144>)
 8005a06:	4293      	cmp	r3, r2
 8005a08:	d023      	beq.n	8005a52 <TIM_Base_SetConfig+0xaa>
 8005a0a:	687b      	ldr	r3, [r7, #4]
 8005a0c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005a10:	d01f      	beq.n	8005a52 <TIM_Base_SetConfig+0xaa>
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	4a36      	ldr	r2, [pc, #216]	@ (8005af0 <TIM_Base_SetConfig+0x148>)
 8005a16:	4293      	cmp	r3, r2
 8005a18:	d01b      	beq.n	8005a52 <TIM_Base_SetConfig+0xaa>
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	4a35      	ldr	r2, [pc, #212]	@ (8005af4 <TIM_Base_SetConfig+0x14c>)
 8005a1e:	4293      	cmp	r3, r2
 8005a20:	d017      	beq.n	8005a52 <TIM_Base_SetConfig+0xaa>
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	4a34      	ldr	r2, [pc, #208]	@ (8005af8 <TIM_Base_SetConfig+0x150>)
 8005a26:	4293      	cmp	r3, r2
 8005a28:	d013      	beq.n	8005a52 <TIM_Base_SetConfig+0xaa>
 8005a2a:	687b      	ldr	r3, [r7, #4]
 8005a2c:	4a33      	ldr	r2, [pc, #204]	@ (8005afc <TIM_Base_SetConfig+0x154>)
 8005a2e:	4293      	cmp	r3, r2
 8005a30:	d00f      	beq.n	8005a52 <TIM_Base_SetConfig+0xaa>
 8005a32:	687b      	ldr	r3, [r7, #4]
 8005a34:	4a33      	ldr	r2, [pc, #204]	@ (8005b04 <TIM_Base_SetConfig+0x15c>)
 8005a36:	4293      	cmp	r3, r2
 8005a38:	d00b      	beq.n	8005a52 <TIM_Base_SetConfig+0xaa>
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	4a32      	ldr	r2, [pc, #200]	@ (8005b08 <TIM_Base_SetConfig+0x160>)
 8005a3e:	4293      	cmp	r3, r2
 8005a40:	d007      	beq.n	8005a52 <TIM_Base_SetConfig+0xaa>
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	4a31      	ldr	r2, [pc, #196]	@ (8005b0c <TIM_Base_SetConfig+0x164>)
 8005a46:	4293      	cmp	r3, r2
 8005a48:	d003      	beq.n	8005a52 <TIM_Base_SetConfig+0xaa>
 8005a4a:	687b      	ldr	r3, [r7, #4]
 8005a4c:	4a2c      	ldr	r2, [pc, #176]	@ (8005b00 <TIM_Base_SetConfig+0x158>)
 8005a4e:	4293      	cmp	r3, r2
 8005a50:	d108      	bne.n	8005a64 <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005a52:	68fb      	ldr	r3, [r7, #12]
 8005a54:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005a58:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005a5a:	683b      	ldr	r3, [r7, #0]
 8005a5c:	68db      	ldr	r3, [r3, #12]
 8005a5e:	68fa      	ldr	r2, [r7, #12]
 8005a60:	4313      	orrs	r3, r2
 8005a62:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005a64:	68fb      	ldr	r3, [r7, #12]
 8005a66:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8005a6a:	683b      	ldr	r3, [r7, #0]
 8005a6c:	695b      	ldr	r3, [r3, #20]
 8005a6e:	4313      	orrs	r3, r2
 8005a70:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	68fa      	ldr	r2, [r7, #12]
 8005a76:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005a78:	683b      	ldr	r3, [r7, #0]
 8005a7a:	689a      	ldr	r2, [r3, #8]
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005a80:	683b      	ldr	r3, [r7, #0]
 8005a82:	681a      	ldr	r2, [r3, #0]
 8005a84:	687b      	ldr	r3, [r7, #4]
 8005a86:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005a88:	687b      	ldr	r3, [r7, #4]
 8005a8a:	4a18      	ldr	r2, [pc, #96]	@ (8005aec <TIM_Base_SetConfig+0x144>)
 8005a8c:	4293      	cmp	r3, r2
 8005a8e:	d013      	beq.n	8005ab8 <TIM_Base_SetConfig+0x110>
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	4a1a      	ldr	r2, [pc, #104]	@ (8005afc <TIM_Base_SetConfig+0x154>)
 8005a94:	4293      	cmp	r3, r2
 8005a96:	d00f      	beq.n	8005ab8 <TIM_Base_SetConfig+0x110>
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	4a1a      	ldr	r2, [pc, #104]	@ (8005b04 <TIM_Base_SetConfig+0x15c>)
 8005a9c:	4293      	cmp	r3, r2
 8005a9e:	d00b      	beq.n	8005ab8 <TIM_Base_SetConfig+0x110>
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	4a19      	ldr	r2, [pc, #100]	@ (8005b08 <TIM_Base_SetConfig+0x160>)
 8005aa4:	4293      	cmp	r3, r2
 8005aa6:	d007      	beq.n	8005ab8 <TIM_Base_SetConfig+0x110>
 8005aa8:	687b      	ldr	r3, [r7, #4]
 8005aaa:	4a18      	ldr	r2, [pc, #96]	@ (8005b0c <TIM_Base_SetConfig+0x164>)
 8005aac:	4293      	cmp	r3, r2
 8005aae:	d003      	beq.n	8005ab8 <TIM_Base_SetConfig+0x110>
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	4a13      	ldr	r2, [pc, #76]	@ (8005b00 <TIM_Base_SetConfig+0x158>)
 8005ab4:	4293      	cmp	r3, r2
 8005ab6:	d103      	bne.n	8005ac0 <TIM_Base_SetConfig+0x118>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005ab8:	683b      	ldr	r3, [r7, #0]
 8005aba:	691a      	ldr	r2, [r3, #16]
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005ac0:	687b      	ldr	r3, [r7, #4]
 8005ac2:	2201      	movs	r2, #1
 8005ac4:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8005ac6:	687b      	ldr	r3, [r7, #4]
 8005ac8:	691b      	ldr	r3, [r3, #16]
 8005aca:	f003 0301 	and.w	r3, r3, #1
 8005ace:	2b01      	cmp	r3, #1
 8005ad0:	d105      	bne.n	8005ade <TIM_Base_SetConfig+0x136>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	691b      	ldr	r3, [r3, #16]
 8005ad6:	f023 0201 	bic.w	r2, r3, #1
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	611a      	str	r2, [r3, #16]
  }
}
 8005ade:	bf00      	nop
 8005ae0:	3714      	adds	r7, #20
 8005ae2:	46bd      	mov	sp, r7
 8005ae4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ae8:	4770      	bx	lr
 8005aea:	bf00      	nop
 8005aec:	40012c00 	.word	0x40012c00
 8005af0:	40000400 	.word	0x40000400
 8005af4:	40000800 	.word	0x40000800
 8005af8:	40000c00 	.word	0x40000c00
 8005afc:	40013400 	.word	0x40013400
 8005b00:	40015000 	.word	0x40015000
 8005b04:	40014000 	.word	0x40014000
 8005b08:	40014400 	.word	0x40014400
 8005b0c:	40014800 	.word	0x40014800

08005b10 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005b10:	b480      	push	{r7}
 8005b12:	b087      	sub	sp, #28
 8005b14:	af00      	add	r7, sp, #0
 8005b16:	6078      	str	r0, [r7, #4]
 8005b18:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	6a1b      	ldr	r3, [r3, #32]
 8005b1e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	6a1b      	ldr	r3, [r3, #32]
 8005b24:	f023 0201 	bic.w	r2, r3, #1
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005b2c:	687b      	ldr	r3, [r7, #4]
 8005b2e:	685b      	ldr	r3, [r3, #4]
 8005b30:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	699b      	ldr	r3, [r3, #24]
 8005b36:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8005b38:	68fb      	ldr	r3, [r7, #12]
 8005b3a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005b3e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005b42:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005b44:	68fb      	ldr	r3, [r7, #12]
 8005b46:	f023 0303 	bic.w	r3, r3, #3
 8005b4a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005b4c:	683b      	ldr	r3, [r7, #0]
 8005b4e:	681b      	ldr	r3, [r3, #0]
 8005b50:	68fa      	ldr	r2, [r7, #12]
 8005b52:	4313      	orrs	r3, r2
 8005b54:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8005b56:	697b      	ldr	r3, [r7, #20]
 8005b58:	f023 0302 	bic.w	r3, r3, #2
 8005b5c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8005b5e:	683b      	ldr	r3, [r7, #0]
 8005b60:	689b      	ldr	r3, [r3, #8]
 8005b62:	697a      	ldr	r2, [r7, #20]
 8005b64:	4313      	orrs	r3, r2
 8005b66:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	4a30      	ldr	r2, [pc, #192]	@ (8005c2c <TIM_OC1_SetConfig+0x11c>)
 8005b6c:	4293      	cmp	r3, r2
 8005b6e:	d013      	beq.n	8005b98 <TIM_OC1_SetConfig+0x88>
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	4a2f      	ldr	r2, [pc, #188]	@ (8005c30 <TIM_OC1_SetConfig+0x120>)
 8005b74:	4293      	cmp	r3, r2
 8005b76:	d00f      	beq.n	8005b98 <TIM_OC1_SetConfig+0x88>
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	4a2e      	ldr	r2, [pc, #184]	@ (8005c34 <TIM_OC1_SetConfig+0x124>)
 8005b7c:	4293      	cmp	r3, r2
 8005b7e:	d00b      	beq.n	8005b98 <TIM_OC1_SetConfig+0x88>
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	4a2d      	ldr	r2, [pc, #180]	@ (8005c38 <TIM_OC1_SetConfig+0x128>)
 8005b84:	4293      	cmp	r3, r2
 8005b86:	d007      	beq.n	8005b98 <TIM_OC1_SetConfig+0x88>
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	4a2c      	ldr	r2, [pc, #176]	@ (8005c3c <TIM_OC1_SetConfig+0x12c>)
 8005b8c:	4293      	cmp	r3, r2
 8005b8e:	d003      	beq.n	8005b98 <TIM_OC1_SetConfig+0x88>
 8005b90:	687b      	ldr	r3, [r7, #4]
 8005b92:	4a2b      	ldr	r2, [pc, #172]	@ (8005c40 <TIM_OC1_SetConfig+0x130>)
 8005b94:	4293      	cmp	r3, r2
 8005b96:	d10c      	bne.n	8005bb2 <TIM_OC1_SetConfig+0xa2>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8005b98:	697b      	ldr	r3, [r7, #20]
 8005b9a:	f023 0308 	bic.w	r3, r3, #8
 8005b9e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8005ba0:	683b      	ldr	r3, [r7, #0]
 8005ba2:	68db      	ldr	r3, [r3, #12]
 8005ba4:	697a      	ldr	r2, [r7, #20]
 8005ba6:	4313      	orrs	r3, r2
 8005ba8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8005baa:	697b      	ldr	r3, [r7, #20]
 8005bac:	f023 0304 	bic.w	r3, r3, #4
 8005bb0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	4a1d      	ldr	r2, [pc, #116]	@ (8005c2c <TIM_OC1_SetConfig+0x11c>)
 8005bb6:	4293      	cmp	r3, r2
 8005bb8:	d013      	beq.n	8005be2 <TIM_OC1_SetConfig+0xd2>
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	4a1c      	ldr	r2, [pc, #112]	@ (8005c30 <TIM_OC1_SetConfig+0x120>)
 8005bbe:	4293      	cmp	r3, r2
 8005bc0:	d00f      	beq.n	8005be2 <TIM_OC1_SetConfig+0xd2>
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	4a1b      	ldr	r2, [pc, #108]	@ (8005c34 <TIM_OC1_SetConfig+0x124>)
 8005bc6:	4293      	cmp	r3, r2
 8005bc8:	d00b      	beq.n	8005be2 <TIM_OC1_SetConfig+0xd2>
 8005bca:	687b      	ldr	r3, [r7, #4]
 8005bcc:	4a1a      	ldr	r2, [pc, #104]	@ (8005c38 <TIM_OC1_SetConfig+0x128>)
 8005bce:	4293      	cmp	r3, r2
 8005bd0:	d007      	beq.n	8005be2 <TIM_OC1_SetConfig+0xd2>
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	4a19      	ldr	r2, [pc, #100]	@ (8005c3c <TIM_OC1_SetConfig+0x12c>)
 8005bd6:	4293      	cmp	r3, r2
 8005bd8:	d003      	beq.n	8005be2 <TIM_OC1_SetConfig+0xd2>
 8005bda:	687b      	ldr	r3, [r7, #4]
 8005bdc:	4a18      	ldr	r2, [pc, #96]	@ (8005c40 <TIM_OC1_SetConfig+0x130>)
 8005bde:	4293      	cmp	r3, r2
 8005be0:	d111      	bne.n	8005c06 <TIM_OC1_SetConfig+0xf6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8005be2:	693b      	ldr	r3, [r7, #16]
 8005be4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005be8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8005bea:	693b      	ldr	r3, [r7, #16]
 8005bec:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8005bf0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8005bf2:	683b      	ldr	r3, [r7, #0]
 8005bf4:	695b      	ldr	r3, [r3, #20]
 8005bf6:	693a      	ldr	r2, [r7, #16]
 8005bf8:	4313      	orrs	r3, r2
 8005bfa:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005bfc:	683b      	ldr	r3, [r7, #0]
 8005bfe:	699b      	ldr	r3, [r3, #24]
 8005c00:	693a      	ldr	r2, [r7, #16]
 8005c02:	4313      	orrs	r3, r2
 8005c04:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005c06:	687b      	ldr	r3, [r7, #4]
 8005c08:	693a      	ldr	r2, [r7, #16]
 8005c0a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	68fa      	ldr	r2, [r7, #12]
 8005c10:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8005c12:	683b      	ldr	r3, [r7, #0]
 8005c14:	685a      	ldr	r2, [r3, #4]
 8005c16:	687b      	ldr	r3, [r7, #4]
 8005c18:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005c1a:	687b      	ldr	r3, [r7, #4]
 8005c1c:	697a      	ldr	r2, [r7, #20]
 8005c1e:	621a      	str	r2, [r3, #32]
}
 8005c20:	bf00      	nop
 8005c22:	371c      	adds	r7, #28
 8005c24:	46bd      	mov	sp, r7
 8005c26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c2a:	4770      	bx	lr
 8005c2c:	40012c00 	.word	0x40012c00
 8005c30:	40013400 	.word	0x40013400
 8005c34:	40014000 	.word	0x40014000
 8005c38:	40014400 	.word	0x40014400
 8005c3c:	40014800 	.word	0x40014800
 8005c40:	40015000 	.word	0x40015000

08005c44 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005c44:	b480      	push	{r7}
 8005c46:	b087      	sub	sp, #28
 8005c48:	af00      	add	r7, sp, #0
 8005c4a:	6078      	str	r0, [r7, #4]
 8005c4c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	6a1b      	ldr	r3, [r3, #32]
 8005c52:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005c54:	687b      	ldr	r3, [r7, #4]
 8005c56:	6a1b      	ldr	r3, [r3, #32]
 8005c58:	f023 0210 	bic.w	r2, r3, #16
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	685b      	ldr	r3, [r3, #4]
 8005c64:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	699b      	ldr	r3, [r3, #24]
 8005c6a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005c6c:	68fb      	ldr	r3, [r7, #12]
 8005c6e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005c72:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005c76:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005c78:	68fb      	ldr	r3, [r7, #12]
 8005c7a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005c7e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005c80:	683b      	ldr	r3, [r7, #0]
 8005c82:	681b      	ldr	r3, [r3, #0]
 8005c84:	021b      	lsls	r3, r3, #8
 8005c86:	68fa      	ldr	r2, [r7, #12]
 8005c88:	4313      	orrs	r3, r2
 8005c8a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005c8c:	697b      	ldr	r3, [r7, #20]
 8005c8e:	f023 0320 	bic.w	r3, r3, #32
 8005c92:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005c94:	683b      	ldr	r3, [r7, #0]
 8005c96:	689b      	ldr	r3, [r3, #8]
 8005c98:	011b      	lsls	r3, r3, #4
 8005c9a:	697a      	ldr	r2, [r7, #20]
 8005c9c:	4313      	orrs	r3, r2
 8005c9e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	4a2c      	ldr	r2, [pc, #176]	@ (8005d54 <TIM_OC2_SetConfig+0x110>)
 8005ca4:	4293      	cmp	r3, r2
 8005ca6:	d007      	beq.n	8005cb8 <TIM_OC2_SetConfig+0x74>
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	4a2b      	ldr	r2, [pc, #172]	@ (8005d58 <TIM_OC2_SetConfig+0x114>)
 8005cac:	4293      	cmp	r3, r2
 8005cae:	d003      	beq.n	8005cb8 <TIM_OC2_SetConfig+0x74>
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	4a2a      	ldr	r2, [pc, #168]	@ (8005d5c <TIM_OC2_SetConfig+0x118>)
 8005cb4:	4293      	cmp	r3, r2
 8005cb6:	d10d      	bne.n	8005cd4 <TIM_OC2_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005cb8:	697b      	ldr	r3, [r7, #20]
 8005cba:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005cbe:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005cc0:	683b      	ldr	r3, [r7, #0]
 8005cc2:	68db      	ldr	r3, [r3, #12]
 8005cc4:	011b      	lsls	r3, r3, #4
 8005cc6:	697a      	ldr	r2, [r7, #20]
 8005cc8:	4313      	orrs	r3, r2
 8005cca:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005ccc:	697b      	ldr	r3, [r7, #20]
 8005cce:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005cd2:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005cd4:	687b      	ldr	r3, [r7, #4]
 8005cd6:	4a1f      	ldr	r2, [pc, #124]	@ (8005d54 <TIM_OC2_SetConfig+0x110>)
 8005cd8:	4293      	cmp	r3, r2
 8005cda:	d013      	beq.n	8005d04 <TIM_OC2_SetConfig+0xc0>
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	4a1e      	ldr	r2, [pc, #120]	@ (8005d58 <TIM_OC2_SetConfig+0x114>)
 8005ce0:	4293      	cmp	r3, r2
 8005ce2:	d00f      	beq.n	8005d04 <TIM_OC2_SetConfig+0xc0>
 8005ce4:	687b      	ldr	r3, [r7, #4]
 8005ce6:	4a1e      	ldr	r2, [pc, #120]	@ (8005d60 <TIM_OC2_SetConfig+0x11c>)
 8005ce8:	4293      	cmp	r3, r2
 8005cea:	d00b      	beq.n	8005d04 <TIM_OC2_SetConfig+0xc0>
 8005cec:	687b      	ldr	r3, [r7, #4]
 8005cee:	4a1d      	ldr	r2, [pc, #116]	@ (8005d64 <TIM_OC2_SetConfig+0x120>)
 8005cf0:	4293      	cmp	r3, r2
 8005cf2:	d007      	beq.n	8005d04 <TIM_OC2_SetConfig+0xc0>
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	4a1c      	ldr	r2, [pc, #112]	@ (8005d68 <TIM_OC2_SetConfig+0x124>)
 8005cf8:	4293      	cmp	r3, r2
 8005cfa:	d003      	beq.n	8005d04 <TIM_OC2_SetConfig+0xc0>
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	4a17      	ldr	r2, [pc, #92]	@ (8005d5c <TIM_OC2_SetConfig+0x118>)
 8005d00:	4293      	cmp	r3, r2
 8005d02:	d113      	bne.n	8005d2c <TIM_OC2_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005d04:	693b      	ldr	r3, [r7, #16]
 8005d06:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8005d0a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005d0c:	693b      	ldr	r3, [r7, #16]
 8005d0e:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8005d12:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005d14:	683b      	ldr	r3, [r7, #0]
 8005d16:	695b      	ldr	r3, [r3, #20]
 8005d18:	009b      	lsls	r3, r3, #2
 8005d1a:	693a      	ldr	r2, [r7, #16]
 8005d1c:	4313      	orrs	r3, r2
 8005d1e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005d20:	683b      	ldr	r3, [r7, #0]
 8005d22:	699b      	ldr	r3, [r3, #24]
 8005d24:	009b      	lsls	r3, r3, #2
 8005d26:	693a      	ldr	r2, [r7, #16]
 8005d28:	4313      	orrs	r3, r2
 8005d2a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	693a      	ldr	r2, [r7, #16]
 8005d30:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005d32:	687b      	ldr	r3, [r7, #4]
 8005d34:	68fa      	ldr	r2, [r7, #12]
 8005d36:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005d38:	683b      	ldr	r3, [r7, #0]
 8005d3a:	685a      	ldr	r2, [r3, #4]
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	697a      	ldr	r2, [r7, #20]
 8005d44:	621a      	str	r2, [r3, #32]
}
 8005d46:	bf00      	nop
 8005d48:	371c      	adds	r7, #28
 8005d4a:	46bd      	mov	sp, r7
 8005d4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d50:	4770      	bx	lr
 8005d52:	bf00      	nop
 8005d54:	40012c00 	.word	0x40012c00
 8005d58:	40013400 	.word	0x40013400
 8005d5c:	40015000 	.word	0x40015000
 8005d60:	40014000 	.word	0x40014000
 8005d64:	40014400 	.word	0x40014400
 8005d68:	40014800 	.word	0x40014800

08005d6c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005d6c:	b480      	push	{r7}
 8005d6e:	b087      	sub	sp, #28
 8005d70:	af00      	add	r7, sp, #0
 8005d72:	6078      	str	r0, [r7, #4]
 8005d74:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005d76:	687b      	ldr	r3, [r7, #4]
 8005d78:	6a1b      	ldr	r3, [r3, #32]
 8005d7a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005d7c:	687b      	ldr	r3, [r7, #4]
 8005d7e:	6a1b      	ldr	r3, [r3, #32]
 8005d80:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8005d84:	687b      	ldr	r3, [r7, #4]
 8005d86:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	685b      	ldr	r3, [r3, #4]
 8005d8c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005d8e:	687b      	ldr	r3, [r7, #4]
 8005d90:	69db      	ldr	r3, [r3, #28]
 8005d92:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005d94:	68fb      	ldr	r3, [r7, #12]
 8005d96:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005d9a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005d9e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005da0:	68fb      	ldr	r3, [r7, #12]
 8005da2:	f023 0303 	bic.w	r3, r3, #3
 8005da6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005da8:	683b      	ldr	r3, [r7, #0]
 8005daa:	681b      	ldr	r3, [r3, #0]
 8005dac:	68fa      	ldr	r2, [r7, #12]
 8005dae:	4313      	orrs	r3, r2
 8005db0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8005db2:	697b      	ldr	r3, [r7, #20]
 8005db4:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8005db8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8005dba:	683b      	ldr	r3, [r7, #0]
 8005dbc:	689b      	ldr	r3, [r3, #8]
 8005dbe:	021b      	lsls	r3, r3, #8
 8005dc0:	697a      	ldr	r2, [r7, #20]
 8005dc2:	4313      	orrs	r3, r2
 8005dc4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8005dc6:	687b      	ldr	r3, [r7, #4]
 8005dc8:	4a2b      	ldr	r2, [pc, #172]	@ (8005e78 <TIM_OC3_SetConfig+0x10c>)
 8005dca:	4293      	cmp	r3, r2
 8005dcc:	d007      	beq.n	8005dde <TIM_OC3_SetConfig+0x72>
 8005dce:	687b      	ldr	r3, [r7, #4]
 8005dd0:	4a2a      	ldr	r2, [pc, #168]	@ (8005e7c <TIM_OC3_SetConfig+0x110>)
 8005dd2:	4293      	cmp	r3, r2
 8005dd4:	d003      	beq.n	8005dde <TIM_OC3_SetConfig+0x72>
 8005dd6:	687b      	ldr	r3, [r7, #4]
 8005dd8:	4a29      	ldr	r2, [pc, #164]	@ (8005e80 <TIM_OC3_SetConfig+0x114>)
 8005dda:	4293      	cmp	r3, r2
 8005ddc:	d10d      	bne.n	8005dfa <TIM_OC3_SetConfig+0x8e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8005dde:	697b      	ldr	r3, [r7, #20]
 8005de0:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8005de4:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005de6:	683b      	ldr	r3, [r7, #0]
 8005de8:	68db      	ldr	r3, [r3, #12]
 8005dea:	021b      	lsls	r3, r3, #8
 8005dec:	697a      	ldr	r2, [r7, #20]
 8005dee:	4313      	orrs	r3, r2
 8005df0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8005df2:	697b      	ldr	r3, [r7, #20]
 8005df4:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8005df8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005dfa:	687b      	ldr	r3, [r7, #4]
 8005dfc:	4a1e      	ldr	r2, [pc, #120]	@ (8005e78 <TIM_OC3_SetConfig+0x10c>)
 8005dfe:	4293      	cmp	r3, r2
 8005e00:	d013      	beq.n	8005e2a <TIM_OC3_SetConfig+0xbe>
 8005e02:	687b      	ldr	r3, [r7, #4]
 8005e04:	4a1d      	ldr	r2, [pc, #116]	@ (8005e7c <TIM_OC3_SetConfig+0x110>)
 8005e06:	4293      	cmp	r3, r2
 8005e08:	d00f      	beq.n	8005e2a <TIM_OC3_SetConfig+0xbe>
 8005e0a:	687b      	ldr	r3, [r7, #4]
 8005e0c:	4a1d      	ldr	r2, [pc, #116]	@ (8005e84 <TIM_OC3_SetConfig+0x118>)
 8005e0e:	4293      	cmp	r3, r2
 8005e10:	d00b      	beq.n	8005e2a <TIM_OC3_SetConfig+0xbe>
 8005e12:	687b      	ldr	r3, [r7, #4]
 8005e14:	4a1c      	ldr	r2, [pc, #112]	@ (8005e88 <TIM_OC3_SetConfig+0x11c>)
 8005e16:	4293      	cmp	r3, r2
 8005e18:	d007      	beq.n	8005e2a <TIM_OC3_SetConfig+0xbe>
 8005e1a:	687b      	ldr	r3, [r7, #4]
 8005e1c:	4a1b      	ldr	r2, [pc, #108]	@ (8005e8c <TIM_OC3_SetConfig+0x120>)
 8005e1e:	4293      	cmp	r3, r2
 8005e20:	d003      	beq.n	8005e2a <TIM_OC3_SetConfig+0xbe>
 8005e22:	687b      	ldr	r3, [r7, #4]
 8005e24:	4a16      	ldr	r2, [pc, #88]	@ (8005e80 <TIM_OC3_SetConfig+0x114>)
 8005e26:	4293      	cmp	r3, r2
 8005e28:	d113      	bne.n	8005e52 <TIM_OC3_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8005e2a:	693b      	ldr	r3, [r7, #16]
 8005e2c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005e30:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8005e32:	693b      	ldr	r3, [r7, #16]
 8005e34:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8005e38:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8005e3a:	683b      	ldr	r3, [r7, #0]
 8005e3c:	695b      	ldr	r3, [r3, #20]
 8005e3e:	011b      	lsls	r3, r3, #4
 8005e40:	693a      	ldr	r2, [r7, #16]
 8005e42:	4313      	orrs	r3, r2
 8005e44:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005e46:	683b      	ldr	r3, [r7, #0]
 8005e48:	699b      	ldr	r3, [r3, #24]
 8005e4a:	011b      	lsls	r3, r3, #4
 8005e4c:	693a      	ldr	r2, [r7, #16]
 8005e4e:	4313      	orrs	r3, r2
 8005e50:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005e52:	687b      	ldr	r3, [r7, #4]
 8005e54:	693a      	ldr	r2, [r7, #16]
 8005e56:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	68fa      	ldr	r2, [r7, #12]
 8005e5c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8005e5e:	683b      	ldr	r3, [r7, #0]
 8005e60:	685a      	ldr	r2, [r3, #4]
 8005e62:	687b      	ldr	r3, [r7, #4]
 8005e64:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005e66:	687b      	ldr	r3, [r7, #4]
 8005e68:	697a      	ldr	r2, [r7, #20]
 8005e6a:	621a      	str	r2, [r3, #32]
}
 8005e6c:	bf00      	nop
 8005e6e:	371c      	adds	r7, #28
 8005e70:	46bd      	mov	sp, r7
 8005e72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e76:	4770      	bx	lr
 8005e78:	40012c00 	.word	0x40012c00
 8005e7c:	40013400 	.word	0x40013400
 8005e80:	40015000 	.word	0x40015000
 8005e84:	40014000 	.word	0x40014000
 8005e88:	40014400 	.word	0x40014400
 8005e8c:	40014800 	.word	0x40014800

08005e90 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005e90:	b480      	push	{r7}
 8005e92:	b087      	sub	sp, #28
 8005e94:	af00      	add	r7, sp, #0
 8005e96:	6078      	str	r0, [r7, #4]
 8005e98:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005e9a:	687b      	ldr	r3, [r7, #4]
 8005e9c:	6a1b      	ldr	r3, [r3, #32]
 8005e9e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005ea0:	687b      	ldr	r3, [r7, #4]
 8005ea2:	6a1b      	ldr	r3, [r3, #32]
 8005ea4:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8005ea8:	687b      	ldr	r3, [r7, #4]
 8005eaa:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005eac:	687b      	ldr	r3, [r7, #4]
 8005eae:	685b      	ldr	r3, [r3, #4]
 8005eb0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005eb2:	687b      	ldr	r3, [r7, #4]
 8005eb4:	69db      	ldr	r3, [r3, #28]
 8005eb6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005eb8:	68fb      	ldr	r3, [r7, #12]
 8005eba:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005ebe:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005ec2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005ec4:	68fb      	ldr	r3, [r7, #12]
 8005ec6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005eca:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005ecc:	683b      	ldr	r3, [r7, #0]
 8005ece:	681b      	ldr	r3, [r3, #0]
 8005ed0:	021b      	lsls	r3, r3, #8
 8005ed2:	68fa      	ldr	r2, [r7, #12]
 8005ed4:	4313      	orrs	r3, r2
 8005ed6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005ed8:	697b      	ldr	r3, [r7, #20]
 8005eda:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8005ede:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005ee0:	683b      	ldr	r3, [r7, #0]
 8005ee2:	689b      	ldr	r3, [r3, #8]
 8005ee4:	031b      	lsls	r3, r3, #12
 8005ee6:	697a      	ldr	r2, [r7, #20]
 8005ee8:	4313      	orrs	r3, r2
 8005eea:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 8005eec:	687b      	ldr	r3, [r7, #4]
 8005eee:	4a2c      	ldr	r2, [pc, #176]	@ (8005fa0 <TIM_OC4_SetConfig+0x110>)
 8005ef0:	4293      	cmp	r3, r2
 8005ef2:	d007      	beq.n	8005f04 <TIM_OC4_SetConfig+0x74>
 8005ef4:	687b      	ldr	r3, [r7, #4]
 8005ef6:	4a2b      	ldr	r2, [pc, #172]	@ (8005fa4 <TIM_OC4_SetConfig+0x114>)
 8005ef8:	4293      	cmp	r3, r2
 8005efa:	d003      	beq.n	8005f04 <TIM_OC4_SetConfig+0x74>
 8005efc:	687b      	ldr	r3, [r7, #4]
 8005efe:	4a2a      	ldr	r2, [pc, #168]	@ (8005fa8 <TIM_OC4_SetConfig+0x118>)
 8005f00:	4293      	cmp	r3, r2
 8005f02:	d10d      	bne.n	8005f20 <TIM_OC4_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 8005f04:	697b      	ldr	r3, [r7, #20]
 8005f06:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8005f0a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 8005f0c:	683b      	ldr	r3, [r7, #0]
 8005f0e:	68db      	ldr	r3, [r3, #12]
 8005f10:	031b      	lsls	r3, r3, #12
 8005f12:	697a      	ldr	r2, [r7, #20]
 8005f14:	4313      	orrs	r3, r2
 8005f16:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 8005f18:	697b      	ldr	r3, [r7, #20]
 8005f1a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8005f1e:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005f20:	687b      	ldr	r3, [r7, #4]
 8005f22:	4a1f      	ldr	r2, [pc, #124]	@ (8005fa0 <TIM_OC4_SetConfig+0x110>)
 8005f24:	4293      	cmp	r3, r2
 8005f26:	d013      	beq.n	8005f50 <TIM_OC4_SetConfig+0xc0>
 8005f28:	687b      	ldr	r3, [r7, #4]
 8005f2a:	4a1e      	ldr	r2, [pc, #120]	@ (8005fa4 <TIM_OC4_SetConfig+0x114>)
 8005f2c:	4293      	cmp	r3, r2
 8005f2e:	d00f      	beq.n	8005f50 <TIM_OC4_SetConfig+0xc0>
 8005f30:	687b      	ldr	r3, [r7, #4]
 8005f32:	4a1e      	ldr	r2, [pc, #120]	@ (8005fac <TIM_OC4_SetConfig+0x11c>)
 8005f34:	4293      	cmp	r3, r2
 8005f36:	d00b      	beq.n	8005f50 <TIM_OC4_SetConfig+0xc0>
 8005f38:	687b      	ldr	r3, [r7, #4]
 8005f3a:	4a1d      	ldr	r2, [pc, #116]	@ (8005fb0 <TIM_OC4_SetConfig+0x120>)
 8005f3c:	4293      	cmp	r3, r2
 8005f3e:	d007      	beq.n	8005f50 <TIM_OC4_SetConfig+0xc0>
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	4a1c      	ldr	r2, [pc, #112]	@ (8005fb4 <TIM_OC4_SetConfig+0x124>)
 8005f44:	4293      	cmp	r3, r2
 8005f46:	d003      	beq.n	8005f50 <TIM_OC4_SetConfig+0xc0>
 8005f48:	687b      	ldr	r3, [r7, #4]
 8005f4a:	4a17      	ldr	r2, [pc, #92]	@ (8005fa8 <TIM_OC4_SetConfig+0x118>)
 8005f4c:	4293      	cmp	r3, r2
 8005f4e:	d113      	bne.n	8005f78 <TIM_OC4_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005f50:	693b      	ldr	r3, [r7, #16]
 8005f52:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8005f56:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 8005f58:	693b      	ldr	r3, [r7, #16]
 8005f5a:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8005f5e:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005f60:	683b      	ldr	r3, [r7, #0]
 8005f62:	695b      	ldr	r3, [r3, #20]
 8005f64:	019b      	lsls	r3, r3, #6
 8005f66:	693a      	ldr	r2, [r7, #16]
 8005f68:	4313      	orrs	r3, r2
 8005f6a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 8005f6c:	683b      	ldr	r3, [r7, #0]
 8005f6e:	699b      	ldr	r3, [r3, #24]
 8005f70:	019b      	lsls	r3, r3, #6
 8005f72:	693a      	ldr	r2, [r7, #16]
 8005f74:	4313      	orrs	r3, r2
 8005f76:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005f78:	687b      	ldr	r3, [r7, #4]
 8005f7a:	693a      	ldr	r2, [r7, #16]
 8005f7c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005f7e:	687b      	ldr	r3, [r7, #4]
 8005f80:	68fa      	ldr	r2, [r7, #12]
 8005f82:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005f84:	683b      	ldr	r3, [r7, #0]
 8005f86:	685a      	ldr	r2, [r3, #4]
 8005f88:	687b      	ldr	r3, [r7, #4]
 8005f8a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005f8c:	687b      	ldr	r3, [r7, #4]
 8005f8e:	697a      	ldr	r2, [r7, #20]
 8005f90:	621a      	str	r2, [r3, #32]
}
 8005f92:	bf00      	nop
 8005f94:	371c      	adds	r7, #28
 8005f96:	46bd      	mov	sp, r7
 8005f98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f9c:	4770      	bx	lr
 8005f9e:	bf00      	nop
 8005fa0:	40012c00 	.word	0x40012c00
 8005fa4:	40013400 	.word	0x40013400
 8005fa8:	40015000 	.word	0x40015000
 8005fac:	40014000 	.word	0x40014000
 8005fb0:	40014400 	.word	0x40014400
 8005fb4:	40014800 	.word	0x40014800

08005fb8 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8005fb8:	b480      	push	{r7}
 8005fba:	b087      	sub	sp, #28
 8005fbc:	af00      	add	r7, sp, #0
 8005fbe:	6078      	str	r0, [r7, #4]
 8005fc0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005fc2:	687b      	ldr	r3, [r7, #4]
 8005fc4:	6a1b      	ldr	r3, [r3, #32]
 8005fc6:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8005fc8:	687b      	ldr	r3, [r7, #4]
 8005fca:	6a1b      	ldr	r3, [r3, #32]
 8005fcc:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8005fd0:	687b      	ldr	r3, [r7, #4]
 8005fd2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005fd4:	687b      	ldr	r3, [r7, #4]
 8005fd6:	685b      	ldr	r3, [r3, #4]
 8005fd8:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8005fda:	687b      	ldr	r3, [r7, #4]
 8005fdc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005fde:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8005fe0:	68fb      	ldr	r3, [r7, #12]
 8005fe2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005fe6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005fea:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005fec:	683b      	ldr	r3, [r7, #0]
 8005fee:	681b      	ldr	r3, [r3, #0]
 8005ff0:	68fa      	ldr	r2, [r7, #12]
 8005ff2:	4313      	orrs	r3, r2
 8005ff4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8005ff6:	693b      	ldr	r3, [r7, #16]
 8005ff8:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8005ffc:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8005ffe:	683b      	ldr	r3, [r7, #0]
 8006000:	689b      	ldr	r3, [r3, #8]
 8006002:	041b      	lsls	r3, r3, #16
 8006004:	693a      	ldr	r2, [r7, #16]
 8006006:	4313      	orrs	r3, r2
 8006008:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800600a:	687b      	ldr	r3, [r7, #4]
 800600c:	4a19      	ldr	r2, [pc, #100]	@ (8006074 <TIM_OC5_SetConfig+0xbc>)
 800600e:	4293      	cmp	r3, r2
 8006010:	d013      	beq.n	800603a <TIM_OC5_SetConfig+0x82>
 8006012:	687b      	ldr	r3, [r7, #4]
 8006014:	4a18      	ldr	r2, [pc, #96]	@ (8006078 <TIM_OC5_SetConfig+0xc0>)
 8006016:	4293      	cmp	r3, r2
 8006018:	d00f      	beq.n	800603a <TIM_OC5_SetConfig+0x82>
 800601a:	687b      	ldr	r3, [r7, #4]
 800601c:	4a17      	ldr	r2, [pc, #92]	@ (800607c <TIM_OC5_SetConfig+0xc4>)
 800601e:	4293      	cmp	r3, r2
 8006020:	d00b      	beq.n	800603a <TIM_OC5_SetConfig+0x82>
 8006022:	687b      	ldr	r3, [r7, #4]
 8006024:	4a16      	ldr	r2, [pc, #88]	@ (8006080 <TIM_OC5_SetConfig+0xc8>)
 8006026:	4293      	cmp	r3, r2
 8006028:	d007      	beq.n	800603a <TIM_OC5_SetConfig+0x82>
 800602a:	687b      	ldr	r3, [r7, #4]
 800602c:	4a15      	ldr	r2, [pc, #84]	@ (8006084 <TIM_OC5_SetConfig+0xcc>)
 800602e:	4293      	cmp	r3, r2
 8006030:	d003      	beq.n	800603a <TIM_OC5_SetConfig+0x82>
 8006032:	687b      	ldr	r3, [r7, #4]
 8006034:	4a14      	ldr	r2, [pc, #80]	@ (8006088 <TIM_OC5_SetConfig+0xd0>)
 8006036:	4293      	cmp	r3, r2
 8006038:	d109      	bne.n	800604e <TIM_OC5_SetConfig+0x96>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800603a:	697b      	ldr	r3, [r7, #20]
 800603c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006040:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8006042:	683b      	ldr	r3, [r7, #0]
 8006044:	695b      	ldr	r3, [r3, #20]
 8006046:	021b      	lsls	r3, r3, #8
 8006048:	697a      	ldr	r2, [r7, #20]
 800604a:	4313      	orrs	r3, r2
 800604c:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800604e:	687b      	ldr	r3, [r7, #4]
 8006050:	697a      	ldr	r2, [r7, #20]
 8006052:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8006054:	687b      	ldr	r3, [r7, #4]
 8006056:	68fa      	ldr	r2, [r7, #12]
 8006058:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800605a:	683b      	ldr	r3, [r7, #0]
 800605c:	685a      	ldr	r2, [r3, #4]
 800605e:	687b      	ldr	r3, [r7, #4]
 8006060:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006062:	687b      	ldr	r3, [r7, #4]
 8006064:	693a      	ldr	r2, [r7, #16]
 8006066:	621a      	str	r2, [r3, #32]
}
 8006068:	bf00      	nop
 800606a:	371c      	adds	r7, #28
 800606c:	46bd      	mov	sp, r7
 800606e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006072:	4770      	bx	lr
 8006074:	40012c00 	.word	0x40012c00
 8006078:	40013400 	.word	0x40013400
 800607c:	40014000 	.word	0x40014000
 8006080:	40014400 	.word	0x40014400
 8006084:	40014800 	.word	0x40014800
 8006088:	40015000 	.word	0x40015000

0800608c <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800608c:	b480      	push	{r7}
 800608e:	b087      	sub	sp, #28
 8006090:	af00      	add	r7, sp, #0
 8006092:	6078      	str	r0, [r7, #4]
 8006094:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006096:	687b      	ldr	r3, [r7, #4]
 8006098:	6a1b      	ldr	r3, [r3, #32]
 800609a:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800609c:	687b      	ldr	r3, [r7, #4]
 800609e:	6a1b      	ldr	r3, [r3, #32]
 80060a0:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 80060a4:	687b      	ldr	r3, [r7, #4]
 80060a6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80060a8:	687b      	ldr	r3, [r7, #4]
 80060aa:	685b      	ldr	r3, [r3, #4]
 80060ac:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80060ae:	687b      	ldr	r3, [r7, #4]
 80060b0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80060b2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 80060b4:	68fb      	ldr	r3, [r7, #12]
 80060b6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80060ba:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80060be:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80060c0:	683b      	ldr	r3, [r7, #0]
 80060c2:	681b      	ldr	r3, [r3, #0]
 80060c4:	021b      	lsls	r3, r3, #8
 80060c6:	68fa      	ldr	r2, [r7, #12]
 80060c8:	4313      	orrs	r3, r2
 80060ca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 80060cc:	693b      	ldr	r3, [r7, #16]
 80060ce:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80060d2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 80060d4:	683b      	ldr	r3, [r7, #0]
 80060d6:	689b      	ldr	r3, [r3, #8]
 80060d8:	051b      	lsls	r3, r3, #20
 80060da:	693a      	ldr	r2, [r7, #16]
 80060dc:	4313      	orrs	r3, r2
 80060de:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80060e0:	687b      	ldr	r3, [r7, #4]
 80060e2:	4a1a      	ldr	r2, [pc, #104]	@ (800614c <TIM_OC6_SetConfig+0xc0>)
 80060e4:	4293      	cmp	r3, r2
 80060e6:	d013      	beq.n	8006110 <TIM_OC6_SetConfig+0x84>
 80060e8:	687b      	ldr	r3, [r7, #4]
 80060ea:	4a19      	ldr	r2, [pc, #100]	@ (8006150 <TIM_OC6_SetConfig+0xc4>)
 80060ec:	4293      	cmp	r3, r2
 80060ee:	d00f      	beq.n	8006110 <TIM_OC6_SetConfig+0x84>
 80060f0:	687b      	ldr	r3, [r7, #4]
 80060f2:	4a18      	ldr	r2, [pc, #96]	@ (8006154 <TIM_OC6_SetConfig+0xc8>)
 80060f4:	4293      	cmp	r3, r2
 80060f6:	d00b      	beq.n	8006110 <TIM_OC6_SetConfig+0x84>
 80060f8:	687b      	ldr	r3, [r7, #4]
 80060fa:	4a17      	ldr	r2, [pc, #92]	@ (8006158 <TIM_OC6_SetConfig+0xcc>)
 80060fc:	4293      	cmp	r3, r2
 80060fe:	d007      	beq.n	8006110 <TIM_OC6_SetConfig+0x84>
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	4a16      	ldr	r2, [pc, #88]	@ (800615c <TIM_OC6_SetConfig+0xd0>)
 8006104:	4293      	cmp	r3, r2
 8006106:	d003      	beq.n	8006110 <TIM_OC6_SetConfig+0x84>
 8006108:	687b      	ldr	r3, [r7, #4]
 800610a:	4a15      	ldr	r2, [pc, #84]	@ (8006160 <TIM_OC6_SetConfig+0xd4>)
 800610c:	4293      	cmp	r3, r2
 800610e:	d109      	bne.n	8006124 <TIM_OC6_SetConfig+0x98>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8006110:	697b      	ldr	r3, [r7, #20]
 8006112:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8006116:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8006118:	683b      	ldr	r3, [r7, #0]
 800611a:	695b      	ldr	r3, [r3, #20]
 800611c:	029b      	lsls	r3, r3, #10
 800611e:	697a      	ldr	r2, [r7, #20]
 8006120:	4313      	orrs	r3, r2
 8006122:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006124:	687b      	ldr	r3, [r7, #4]
 8006126:	697a      	ldr	r2, [r7, #20]
 8006128:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800612a:	687b      	ldr	r3, [r7, #4]
 800612c:	68fa      	ldr	r2, [r7, #12]
 800612e:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8006130:	683b      	ldr	r3, [r7, #0]
 8006132:	685a      	ldr	r2, [r3, #4]
 8006134:	687b      	ldr	r3, [r7, #4]
 8006136:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006138:	687b      	ldr	r3, [r7, #4]
 800613a:	693a      	ldr	r2, [r7, #16]
 800613c:	621a      	str	r2, [r3, #32]
}
 800613e:	bf00      	nop
 8006140:	371c      	adds	r7, #28
 8006142:	46bd      	mov	sp, r7
 8006144:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006148:	4770      	bx	lr
 800614a:	bf00      	nop
 800614c:	40012c00 	.word	0x40012c00
 8006150:	40013400 	.word	0x40013400
 8006154:	40014000 	.word	0x40014000
 8006158:	40014400 	.word	0x40014400
 800615c:	40014800 	.word	0x40014800
 8006160:	40015000 	.word	0x40015000

08006164 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8006164:	b480      	push	{r7}
 8006166:	b087      	sub	sp, #28
 8006168:	af00      	add	r7, sp, #0
 800616a:	60f8      	str	r0, [r7, #12]
 800616c:	60b9      	str	r1, [r7, #8]
 800616e:	607a      	str	r2, [r7, #4]
 8006170:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006172:	68fb      	ldr	r3, [r7, #12]
 8006174:	6a1b      	ldr	r3, [r3, #32]
 8006176:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006178:	68fb      	ldr	r3, [r7, #12]
 800617a:	6a1b      	ldr	r3, [r3, #32]
 800617c:	f023 0201 	bic.w	r2, r3, #1
 8006180:	68fb      	ldr	r3, [r7, #12]
 8006182:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006184:	68fb      	ldr	r3, [r7, #12]
 8006186:	699b      	ldr	r3, [r3, #24]
 8006188:	617b      	str	r3, [r7, #20]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 800618a:	68fb      	ldr	r3, [r7, #12]
 800618c:	4a28      	ldr	r2, [pc, #160]	@ (8006230 <TIM_TI1_SetConfig+0xcc>)
 800618e:	4293      	cmp	r3, r2
 8006190:	d01b      	beq.n	80061ca <TIM_TI1_SetConfig+0x66>
 8006192:	68fb      	ldr	r3, [r7, #12]
 8006194:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006198:	d017      	beq.n	80061ca <TIM_TI1_SetConfig+0x66>
 800619a:	68fb      	ldr	r3, [r7, #12]
 800619c:	4a25      	ldr	r2, [pc, #148]	@ (8006234 <TIM_TI1_SetConfig+0xd0>)
 800619e:	4293      	cmp	r3, r2
 80061a0:	d013      	beq.n	80061ca <TIM_TI1_SetConfig+0x66>
 80061a2:	68fb      	ldr	r3, [r7, #12]
 80061a4:	4a24      	ldr	r2, [pc, #144]	@ (8006238 <TIM_TI1_SetConfig+0xd4>)
 80061a6:	4293      	cmp	r3, r2
 80061a8:	d00f      	beq.n	80061ca <TIM_TI1_SetConfig+0x66>
 80061aa:	68fb      	ldr	r3, [r7, #12]
 80061ac:	4a23      	ldr	r2, [pc, #140]	@ (800623c <TIM_TI1_SetConfig+0xd8>)
 80061ae:	4293      	cmp	r3, r2
 80061b0:	d00b      	beq.n	80061ca <TIM_TI1_SetConfig+0x66>
 80061b2:	68fb      	ldr	r3, [r7, #12]
 80061b4:	4a22      	ldr	r2, [pc, #136]	@ (8006240 <TIM_TI1_SetConfig+0xdc>)
 80061b6:	4293      	cmp	r3, r2
 80061b8:	d007      	beq.n	80061ca <TIM_TI1_SetConfig+0x66>
 80061ba:	68fb      	ldr	r3, [r7, #12]
 80061bc:	4a21      	ldr	r2, [pc, #132]	@ (8006244 <TIM_TI1_SetConfig+0xe0>)
 80061be:	4293      	cmp	r3, r2
 80061c0:	d003      	beq.n	80061ca <TIM_TI1_SetConfig+0x66>
 80061c2:	68fb      	ldr	r3, [r7, #12]
 80061c4:	4a20      	ldr	r2, [pc, #128]	@ (8006248 <TIM_TI1_SetConfig+0xe4>)
 80061c6:	4293      	cmp	r3, r2
 80061c8:	d101      	bne.n	80061ce <TIM_TI1_SetConfig+0x6a>
 80061ca:	2301      	movs	r3, #1
 80061cc:	e000      	b.n	80061d0 <TIM_TI1_SetConfig+0x6c>
 80061ce:	2300      	movs	r3, #0
 80061d0:	2b00      	cmp	r3, #0
 80061d2:	d008      	beq.n	80061e6 <TIM_TI1_SetConfig+0x82>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 80061d4:	697b      	ldr	r3, [r7, #20]
 80061d6:	f023 0303 	bic.w	r3, r3, #3
 80061da:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 80061dc:	697a      	ldr	r2, [r7, #20]
 80061de:	687b      	ldr	r3, [r7, #4]
 80061e0:	4313      	orrs	r3, r2
 80061e2:	617b      	str	r3, [r7, #20]
 80061e4:	e003      	b.n	80061ee <TIM_TI1_SetConfig+0x8a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 80061e6:	697b      	ldr	r3, [r7, #20]
 80061e8:	f043 0301 	orr.w	r3, r3, #1
 80061ec:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80061ee:	697b      	ldr	r3, [r7, #20]
 80061f0:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80061f4:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 80061f6:	683b      	ldr	r3, [r7, #0]
 80061f8:	011b      	lsls	r3, r3, #4
 80061fa:	b2db      	uxtb	r3, r3
 80061fc:	697a      	ldr	r2, [r7, #20]
 80061fe:	4313      	orrs	r3, r2
 8006200:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006202:	693b      	ldr	r3, [r7, #16]
 8006204:	f023 030a 	bic.w	r3, r3, #10
 8006208:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 800620a:	68bb      	ldr	r3, [r7, #8]
 800620c:	f003 030a 	and.w	r3, r3, #10
 8006210:	693a      	ldr	r2, [r7, #16]
 8006212:	4313      	orrs	r3, r2
 8006214:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006216:	68fb      	ldr	r3, [r7, #12]
 8006218:	697a      	ldr	r2, [r7, #20]
 800621a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800621c:	68fb      	ldr	r3, [r7, #12]
 800621e:	693a      	ldr	r2, [r7, #16]
 8006220:	621a      	str	r2, [r3, #32]
}
 8006222:	bf00      	nop
 8006224:	371c      	adds	r7, #28
 8006226:	46bd      	mov	sp, r7
 8006228:	f85d 7b04 	ldr.w	r7, [sp], #4
 800622c:	4770      	bx	lr
 800622e:	bf00      	nop
 8006230:	40012c00 	.word	0x40012c00
 8006234:	40000400 	.word	0x40000400
 8006238:	40000800 	.word	0x40000800
 800623c:	40000c00 	.word	0x40000c00
 8006240:	40013400 	.word	0x40013400
 8006244:	40014000 	.word	0x40014000
 8006248:	40015000 	.word	0x40015000

0800624c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800624c:	b480      	push	{r7}
 800624e:	b087      	sub	sp, #28
 8006250:	af00      	add	r7, sp, #0
 8006252:	60f8      	str	r0, [r7, #12]
 8006254:	60b9      	str	r1, [r7, #8]
 8006256:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006258:	68fb      	ldr	r3, [r7, #12]
 800625a:	6a1b      	ldr	r3, [r3, #32]
 800625c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800625e:	68fb      	ldr	r3, [r7, #12]
 8006260:	6a1b      	ldr	r3, [r3, #32]
 8006262:	f023 0201 	bic.w	r2, r3, #1
 8006266:	68fb      	ldr	r3, [r7, #12]
 8006268:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800626a:	68fb      	ldr	r3, [r7, #12]
 800626c:	699b      	ldr	r3, [r3, #24]
 800626e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006270:	693b      	ldr	r3, [r7, #16]
 8006272:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8006276:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006278:	687b      	ldr	r3, [r7, #4]
 800627a:	011b      	lsls	r3, r3, #4
 800627c:	693a      	ldr	r2, [r7, #16]
 800627e:	4313      	orrs	r3, r2
 8006280:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006282:	697b      	ldr	r3, [r7, #20]
 8006284:	f023 030a 	bic.w	r3, r3, #10
 8006288:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800628a:	697a      	ldr	r2, [r7, #20]
 800628c:	68bb      	ldr	r3, [r7, #8]
 800628e:	4313      	orrs	r3, r2
 8006290:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006292:	68fb      	ldr	r3, [r7, #12]
 8006294:	693a      	ldr	r2, [r7, #16]
 8006296:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006298:	68fb      	ldr	r3, [r7, #12]
 800629a:	697a      	ldr	r2, [r7, #20]
 800629c:	621a      	str	r2, [r3, #32]
}
 800629e:	bf00      	nop
 80062a0:	371c      	adds	r7, #28
 80062a2:	46bd      	mov	sp, r7
 80062a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062a8:	4770      	bx	lr

080062aa <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80062aa:	b480      	push	{r7}
 80062ac:	b087      	sub	sp, #28
 80062ae:	af00      	add	r7, sp, #0
 80062b0:	60f8      	str	r0, [r7, #12]
 80062b2:	60b9      	str	r1, [r7, #8]
 80062b4:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80062b6:	68fb      	ldr	r3, [r7, #12]
 80062b8:	6a1b      	ldr	r3, [r3, #32]
 80062ba:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80062bc:	68fb      	ldr	r3, [r7, #12]
 80062be:	6a1b      	ldr	r3, [r3, #32]
 80062c0:	f023 0210 	bic.w	r2, r3, #16
 80062c4:	68fb      	ldr	r3, [r7, #12]
 80062c6:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80062c8:	68fb      	ldr	r3, [r7, #12]
 80062ca:	699b      	ldr	r3, [r3, #24]
 80062cc:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80062ce:	693b      	ldr	r3, [r7, #16]
 80062d0:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80062d4:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80062d6:	687b      	ldr	r3, [r7, #4]
 80062d8:	031b      	lsls	r3, r3, #12
 80062da:	693a      	ldr	r2, [r7, #16]
 80062dc:	4313      	orrs	r3, r2
 80062de:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80062e0:	697b      	ldr	r3, [r7, #20]
 80062e2:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80062e6:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80062e8:	68bb      	ldr	r3, [r7, #8]
 80062ea:	011b      	lsls	r3, r3, #4
 80062ec:	697a      	ldr	r2, [r7, #20]
 80062ee:	4313      	orrs	r3, r2
 80062f0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80062f2:	68fb      	ldr	r3, [r7, #12]
 80062f4:	693a      	ldr	r2, [r7, #16]
 80062f6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80062f8:	68fb      	ldr	r3, [r7, #12]
 80062fa:	697a      	ldr	r2, [r7, #20]
 80062fc:	621a      	str	r2, [r3, #32]
}
 80062fe:	bf00      	nop
 8006300:	371c      	adds	r7, #28
 8006302:	46bd      	mov	sp, r7
 8006304:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006308:	4770      	bx	lr

0800630a <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800630a:	b480      	push	{r7}
 800630c:	b085      	sub	sp, #20
 800630e:	af00      	add	r7, sp, #0
 8006310:	6078      	str	r0, [r7, #4]
 8006312:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006314:	687b      	ldr	r3, [r7, #4]
 8006316:	689b      	ldr	r3, [r3, #8]
 8006318:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800631a:	68fb      	ldr	r3, [r7, #12]
 800631c:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 8006320:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006324:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006326:	683a      	ldr	r2, [r7, #0]
 8006328:	68fb      	ldr	r3, [r7, #12]
 800632a:	4313      	orrs	r3, r2
 800632c:	f043 0307 	orr.w	r3, r3, #7
 8006330:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006332:	687b      	ldr	r3, [r7, #4]
 8006334:	68fa      	ldr	r2, [r7, #12]
 8006336:	609a      	str	r2, [r3, #8]
}
 8006338:	bf00      	nop
 800633a:	3714      	adds	r7, #20
 800633c:	46bd      	mov	sp, r7
 800633e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006342:	4770      	bx	lr

08006344 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006344:	b480      	push	{r7}
 8006346:	b087      	sub	sp, #28
 8006348:	af00      	add	r7, sp, #0
 800634a:	60f8      	str	r0, [r7, #12]
 800634c:	60b9      	str	r1, [r7, #8]
 800634e:	607a      	str	r2, [r7, #4]
 8006350:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8006352:	68fb      	ldr	r3, [r7, #12]
 8006354:	689b      	ldr	r3, [r3, #8]
 8006356:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006358:	697b      	ldr	r3, [r7, #20]
 800635a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800635e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006360:	683b      	ldr	r3, [r7, #0]
 8006362:	021a      	lsls	r2, r3, #8
 8006364:	687b      	ldr	r3, [r7, #4]
 8006366:	431a      	orrs	r2, r3
 8006368:	68bb      	ldr	r3, [r7, #8]
 800636a:	4313      	orrs	r3, r2
 800636c:	697a      	ldr	r2, [r7, #20]
 800636e:	4313      	orrs	r3, r2
 8006370:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006372:	68fb      	ldr	r3, [r7, #12]
 8006374:	697a      	ldr	r2, [r7, #20]
 8006376:	609a      	str	r2, [r3, #8]
}
 8006378:	bf00      	nop
 800637a:	371c      	adds	r7, #28
 800637c:	46bd      	mov	sp, r7
 800637e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006382:	4770      	bx	lr

08006384 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8006384:	b480      	push	{r7}
 8006386:	b087      	sub	sp, #28
 8006388:	af00      	add	r7, sp, #0
 800638a:	60f8      	str	r0, [r7, #12]
 800638c:	60b9      	str	r1, [r7, #8]
 800638e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8006390:	68bb      	ldr	r3, [r7, #8]
 8006392:	f003 031f 	and.w	r3, r3, #31
 8006396:	2201      	movs	r2, #1
 8006398:	fa02 f303 	lsl.w	r3, r2, r3
 800639c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800639e:	68fb      	ldr	r3, [r7, #12]
 80063a0:	6a1a      	ldr	r2, [r3, #32]
 80063a2:	697b      	ldr	r3, [r7, #20]
 80063a4:	43db      	mvns	r3, r3
 80063a6:	401a      	ands	r2, r3
 80063a8:	68fb      	ldr	r3, [r7, #12]
 80063aa:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80063ac:	68fb      	ldr	r3, [r7, #12]
 80063ae:	6a1a      	ldr	r2, [r3, #32]
 80063b0:	68bb      	ldr	r3, [r7, #8]
 80063b2:	f003 031f 	and.w	r3, r3, #31
 80063b6:	6879      	ldr	r1, [r7, #4]
 80063b8:	fa01 f303 	lsl.w	r3, r1, r3
 80063bc:	431a      	orrs	r2, r3
 80063be:	68fb      	ldr	r3, [r7, #12]
 80063c0:	621a      	str	r2, [r3, #32]
}
 80063c2:	bf00      	nop
 80063c4:	371c      	adds	r7, #28
 80063c6:	46bd      	mov	sp, r7
 80063c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063cc:	4770      	bx	lr

080063ce <HAL_TIMEx_HallSensor_Init>:
  * @param  htim TIM Hall Sensor Interface handle
  * @param  sConfig TIM Hall Sensor configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_HallSensor_Init(TIM_HandleTypeDef *htim, const TIM_HallSensor_InitTypeDef *sConfig)
{
 80063ce:	b580      	push	{r7, lr}
 80063d0:	b08a      	sub	sp, #40	@ 0x28
 80063d2:	af00      	add	r7, sp, #0
 80063d4:	6078      	str	r0, [r7, #4]
 80063d6:	6039      	str	r1, [r7, #0]
  TIM_OC_InitTypeDef OC_Config;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 80063d8:	687b      	ldr	r3, [r7, #4]
 80063da:	2b00      	cmp	r3, #0
 80063dc:	d101      	bne.n	80063e2 <HAL_TIMEx_HallSensor_Init+0x14>
  {
    return HAL_ERROR;
 80063de:	2301      	movs	r3, #1
 80063e0:	e0a0      	b.n	8006524 <HAL_TIMEx_HallSensor_Init+0x156>
  assert_param(IS_TIM_IC_POLARITY(sConfig->IC1Polarity));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 80063e2:	687b      	ldr	r3, [r7, #4]
 80063e4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80063e8:	b2db      	uxtb	r3, r3
 80063ea:	2b00      	cmp	r3, #0
 80063ec:	d106      	bne.n	80063fc <HAL_TIMEx_HallSensor_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80063ee:	687b      	ldr	r3, [r7, #4]
 80063f0:	2200      	movs	r2, #0
 80063f2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->HallSensor_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIMEx_HallSensor_MspInit(htim);
 80063f6:	6878      	ldr	r0, [r7, #4]
 80063f8:	f7fb f9ea 	bl	80017d0 <HAL_TIMEx_HallSensor_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80063fc:	687b      	ldr	r3, [r7, #4]
 80063fe:	2202      	movs	r2, #2
 8006400:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006404:	687b      	ldr	r3, [r7, #4]
 8006406:	681a      	ldr	r2, [r3, #0]
 8006408:	687b      	ldr	r3, [r7, #4]
 800640a:	3304      	adds	r3, #4
 800640c:	4619      	mov	r1, r3
 800640e:	4610      	mov	r0, r2
 8006410:	f7ff faca 	bl	80059a8 <TIM_Base_SetConfig>

  /* Configure the Channel 1 as Input Channel to interface with the three Outputs of the  Hall sensor */
  TIM_TI1_SetConfig(htim->Instance, sConfig->IC1Polarity, TIM_ICSELECTION_TRC, sConfig->IC1Filter);
 8006414:	687b      	ldr	r3, [r7, #4]
 8006416:	6818      	ldr	r0, [r3, #0]
 8006418:	683b      	ldr	r3, [r7, #0]
 800641a:	6819      	ldr	r1, [r3, #0]
 800641c:	683b      	ldr	r3, [r7, #0]
 800641e:	689b      	ldr	r3, [r3, #8]
 8006420:	2203      	movs	r2, #3
 8006422:	f7ff fe9f 	bl	8006164 <TIM_TI1_SetConfig>

  /* Reset the IC1PSC Bits */
  htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8006426:	687b      	ldr	r3, [r7, #4]
 8006428:	681b      	ldr	r3, [r3, #0]
 800642a:	699a      	ldr	r2, [r3, #24]
 800642c:	687b      	ldr	r3, [r7, #4]
 800642e:	681b      	ldr	r3, [r3, #0]
 8006430:	f022 020c 	bic.w	r2, r2, #12
 8006434:	619a      	str	r2, [r3, #24]
  /* Set the IC1PSC value */
  htim->Instance->CCMR1 |= sConfig->IC1Prescaler;
 8006436:	687b      	ldr	r3, [r7, #4]
 8006438:	681b      	ldr	r3, [r3, #0]
 800643a:	6999      	ldr	r1, [r3, #24]
 800643c:	683b      	ldr	r3, [r7, #0]
 800643e:	685a      	ldr	r2, [r3, #4]
 8006440:	687b      	ldr	r3, [r7, #4]
 8006442:	681b      	ldr	r3, [r3, #0]
 8006444:	430a      	orrs	r2, r1
 8006446:	619a      	str	r2, [r3, #24]

  /* Enable the Hall sensor interface (XOR function of the three inputs) */
  htim->Instance->CR2 |= TIM_CR2_TI1S;
 8006448:	687b      	ldr	r3, [r7, #4]
 800644a:	681b      	ldr	r3, [r3, #0]
 800644c:	685a      	ldr	r2, [r3, #4]
 800644e:	687b      	ldr	r3, [r7, #4]
 8006450:	681b      	ldr	r3, [r3, #0]
 8006452:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8006456:	605a      	str	r2, [r3, #4]

  /* Select the TIM_TS_TI1F_ED signal as Input trigger for the TIM */
  htim->Instance->SMCR &= ~TIM_SMCR_TS;
 8006458:	687b      	ldr	r3, [r7, #4]
 800645a:	681b      	ldr	r3, [r3, #0]
 800645c:	689b      	ldr	r3, [r3, #8]
 800645e:	687a      	ldr	r2, [r7, #4]
 8006460:	6812      	ldr	r2, [r2, #0]
 8006462:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 8006466:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800646a:	6093      	str	r3, [r2, #8]
  htim->Instance->SMCR |= TIM_TS_TI1F_ED;
 800646c:	687b      	ldr	r3, [r7, #4]
 800646e:	681b      	ldr	r3, [r3, #0]
 8006470:	689a      	ldr	r2, [r3, #8]
 8006472:	687b      	ldr	r3, [r7, #4]
 8006474:	681b      	ldr	r3, [r3, #0]
 8006476:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800647a:	609a      	str	r2, [r3, #8]

  /* Use the TIM_TS_TI1F_ED signal to reset the TIM counter each edge detection */
  htim->Instance->SMCR &= ~TIM_SMCR_SMS;
 800647c:	687b      	ldr	r3, [r7, #4]
 800647e:	681b      	ldr	r3, [r3, #0]
 8006480:	689b      	ldr	r3, [r3, #8]
 8006482:	687a      	ldr	r2, [r7, #4]
 8006484:	6812      	ldr	r2, [r2, #0]
 8006486:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800648a:	f023 0307 	bic.w	r3, r3, #7
 800648e:	6093      	str	r3, [r2, #8]
  htim->Instance->SMCR |= TIM_SLAVEMODE_RESET;
 8006490:	687b      	ldr	r3, [r7, #4]
 8006492:	681b      	ldr	r3, [r3, #0]
 8006494:	689a      	ldr	r2, [r3, #8]
 8006496:	687b      	ldr	r3, [r7, #4]
 8006498:	681b      	ldr	r3, [r3, #0]
 800649a:	f042 0204 	orr.w	r2, r2, #4
 800649e:	609a      	str	r2, [r3, #8]

  /* Program channel 2 in PWM 2 mode with the desired Commutation_Delay*/
  OC_Config.OCFastMode = TIM_OCFAST_DISABLE;
 80064a0:	2300      	movs	r3, #0
 80064a2:	61fb      	str	r3, [r7, #28]
  OC_Config.OCIdleState = TIM_OCIDLESTATE_RESET;
 80064a4:	2300      	movs	r3, #0
 80064a6:	623b      	str	r3, [r7, #32]
  OC_Config.OCMode = TIM_OCMODE_PWM2;
 80064a8:	2370      	movs	r3, #112	@ 0x70
 80064aa:	60fb      	str	r3, [r7, #12]
  OC_Config.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80064ac:	2300      	movs	r3, #0
 80064ae:	627b      	str	r3, [r7, #36]	@ 0x24
  OC_Config.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80064b0:	2300      	movs	r3, #0
 80064b2:	61bb      	str	r3, [r7, #24]
  OC_Config.OCPolarity = TIM_OCPOLARITY_HIGH;
 80064b4:	2300      	movs	r3, #0
 80064b6:	617b      	str	r3, [r7, #20]
  OC_Config.Pulse = sConfig->Commutation_Delay;
 80064b8:	683b      	ldr	r3, [r7, #0]
 80064ba:	68db      	ldr	r3, [r3, #12]
 80064bc:	613b      	str	r3, [r7, #16]

  TIM_OC2_SetConfig(htim->Instance, &OC_Config);
 80064be:	687b      	ldr	r3, [r7, #4]
 80064c0:	681b      	ldr	r3, [r3, #0]
 80064c2:	f107 020c 	add.w	r2, r7, #12
 80064c6:	4611      	mov	r1, r2
 80064c8:	4618      	mov	r0, r3
 80064ca:	f7ff fbbb 	bl	8005c44 <TIM_OC2_SetConfig>

  /* Select OC2REF as trigger output on TRGO: write the MMS bits in the TIMx_CR2
    register to 101 */
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 80064ce:	687b      	ldr	r3, [r7, #4]
 80064d0:	681b      	ldr	r3, [r3, #0]
 80064d2:	685b      	ldr	r3, [r3, #4]
 80064d4:	687a      	ldr	r2, [r7, #4]
 80064d6:	6812      	ldr	r2, [r2, #0]
 80064d8:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 80064dc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80064e0:	6053      	str	r3, [r2, #4]
  htim->Instance->CR2 |= TIM_TRGO_OC2REF;
 80064e2:	687b      	ldr	r3, [r7, #4]
 80064e4:	681b      	ldr	r3, [r3, #0]
 80064e6:	685a      	ldr	r2, [r3, #4]
 80064e8:	687b      	ldr	r3, [r7, #4]
 80064ea:	681b      	ldr	r3, [r3, #0]
 80064ec:	f042 0250 	orr.w	r2, r2, #80	@ 0x50
 80064f0:	605a      	str	r2, [r3, #4]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80064f2:	687b      	ldr	r3, [r7, #4]
 80064f4:	2201      	movs	r2, #1
 80064f6:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80064fa:	687b      	ldr	r3, [r7, #4]
 80064fc:	2201      	movs	r2, #1
 80064fe:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8006502:	687b      	ldr	r3, [r7, #4]
 8006504:	2201      	movs	r2, #1
 8006506:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800650a:	687b      	ldr	r3, [r7, #4]
 800650c:	2201      	movs	r2, #1
 800650e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8006512:	687b      	ldr	r3, [r7, #4]
 8006514:	2201      	movs	r2, #1
 8006516:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800651a:	687b      	ldr	r3, [r7, #4]
 800651c:	2201      	movs	r2, #1
 800651e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8006522:	2300      	movs	r3, #0
}
 8006524:	4618      	mov	r0, r3
 8006526:	3728      	adds	r7, #40	@ 0x28
 8006528:	46bd      	mov	sp, r7
 800652a:	bd80      	pop	{r7, pc}

0800652c <HAL_TIMEx_PWMN_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_PWMN_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800652c:	b580      	push	{r7, lr}
 800652e:	b084      	sub	sp, #16
 8006530:	af00      	add	r7, sp, #0
 8006532:	6078      	str	r0, [r7, #4]
 8006534:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));

  /* Check the TIM complementary channel state */
  if (TIM_CHANNEL_N_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8006536:	683b      	ldr	r3, [r7, #0]
 8006538:	2b00      	cmp	r3, #0
 800653a:	d109      	bne.n	8006550 <HAL_TIMEx_PWMN_Start+0x24>
 800653c:	687b      	ldr	r3, [r7, #4]
 800653e:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8006542:	b2db      	uxtb	r3, r3
 8006544:	2b01      	cmp	r3, #1
 8006546:	bf14      	ite	ne
 8006548:	2301      	movne	r3, #1
 800654a:	2300      	moveq	r3, #0
 800654c:	b2db      	uxtb	r3, r3
 800654e:	e022      	b.n	8006596 <HAL_TIMEx_PWMN_Start+0x6a>
 8006550:	683b      	ldr	r3, [r7, #0]
 8006552:	2b04      	cmp	r3, #4
 8006554:	d109      	bne.n	800656a <HAL_TIMEx_PWMN_Start+0x3e>
 8006556:	687b      	ldr	r3, [r7, #4]
 8006558:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800655c:	b2db      	uxtb	r3, r3
 800655e:	2b01      	cmp	r3, #1
 8006560:	bf14      	ite	ne
 8006562:	2301      	movne	r3, #1
 8006564:	2300      	moveq	r3, #0
 8006566:	b2db      	uxtb	r3, r3
 8006568:	e015      	b.n	8006596 <HAL_TIMEx_PWMN_Start+0x6a>
 800656a:	683b      	ldr	r3, [r7, #0]
 800656c:	2b08      	cmp	r3, #8
 800656e:	d109      	bne.n	8006584 <HAL_TIMEx_PWMN_Start+0x58>
 8006570:	687b      	ldr	r3, [r7, #4]
 8006572:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 8006576:	b2db      	uxtb	r3, r3
 8006578:	2b01      	cmp	r3, #1
 800657a:	bf14      	ite	ne
 800657c:	2301      	movne	r3, #1
 800657e:	2300      	moveq	r3, #0
 8006580:	b2db      	uxtb	r3, r3
 8006582:	e008      	b.n	8006596 <HAL_TIMEx_PWMN_Start+0x6a>
 8006584:	687b      	ldr	r3, [r7, #4]
 8006586:	f893 3047 	ldrb.w	r3, [r3, #71]	@ 0x47
 800658a:	b2db      	uxtb	r3, r3
 800658c:	2b01      	cmp	r3, #1
 800658e:	bf14      	ite	ne
 8006590:	2301      	movne	r3, #1
 8006592:	2300      	moveq	r3, #0
 8006594:	b2db      	uxtb	r3, r3
 8006596:	2b00      	cmp	r3, #0
 8006598:	d001      	beq.n	800659e <HAL_TIMEx_PWMN_Start+0x72>
  {
    return HAL_ERROR;
 800659a:	2301      	movs	r3, #1
 800659c:	e073      	b.n	8006686 <HAL_TIMEx_PWMN_Start+0x15a>
  }

  /* Set the TIM complementary channel state */
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800659e:	683b      	ldr	r3, [r7, #0]
 80065a0:	2b00      	cmp	r3, #0
 80065a2:	d104      	bne.n	80065ae <HAL_TIMEx_PWMN_Start+0x82>
 80065a4:	687b      	ldr	r3, [r7, #4]
 80065a6:	2202      	movs	r2, #2
 80065a8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80065ac:	e013      	b.n	80065d6 <HAL_TIMEx_PWMN_Start+0xaa>
 80065ae:	683b      	ldr	r3, [r7, #0]
 80065b0:	2b04      	cmp	r3, #4
 80065b2:	d104      	bne.n	80065be <HAL_TIMEx_PWMN_Start+0x92>
 80065b4:	687b      	ldr	r3, [r7, #4]
 80065b6:	2202      	movs	r2, #2
 80065b8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80065bc:	e00b      	b.n	80065d6 <HAL_TIMEx_PWMN_Start+0xaa>
 80065be:	683b      	ldr	r3, [r7, #0]
 80065c0:	2b08      	cmp	r3, #8
 80065c2:	d104      	bne.n	80065ce <HAL_TIMEx_PWMN_Start+0xa2>
 80065c4:	687b      	ldr	r3, [r7, #4]
 80065c6:	2202      	movs	r2, #2
 80065c8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80065cc:	e003      	b.n	80065d6 <HAL_TIMEx_PWMN_Start+0xaa>
 80065ce:	687b      	ldr	r3, [r7, #4]
 80065d0:	2202      	movs	r2, #2
 80065d2:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Enable the complementary PWM output  */
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE);
 80065d6:	687b      	ldr	r3, [r7, #4]
 80065d8:	681b      	ldr	r3, [r3, #0]
 80065da:	2204      	movs	r2, #4
 80065dc:	6839      	ldr	r1, [r7, #0]
 80065de:	4618      	mov	r0, r3
 80065e0:	f000 f9ec 	bl	80069bc <TIM_CCxNChannelCmd>

  /* Enable the Main Output */
  __HAL_TIM_MOE_ENABLE(htim);
 80065e4:	687b      	ldr	r3, [r7, #4]
 80065e6:	681b      	ldr	r3, [r3, #0]
 80065e8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80065ea:	687b      	ldr	r3, [r7, #4]
 80065ec:	681b      	ldr	r3, [r3, #0]
 80065ee:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80065f2:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80065f4:	687b      	ldr	r3, [r7, #4]
 80065f6:	681b      	ldr	r3, [r3, #0]
 80065f8:	4a25      	ldr	r2, [pc, #148]	@ (8006690 <HAL_TIMEx_PWMN_Start+0x164>)
 80065fa:	4293      	cmp	r3, r2
 80065fc:	d022      	beq.n	8006644 <HAL_TIMEx_PWMN_Start+0x118>
 80065fe:	687b      	ldr	r3, [r7, #4]
 8006600:	681b      	ldr	r3, [r3, #0]
 8006602:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006606:	d01d      	beq.n	8006644 <HAL_TIMEx_PWMN_Start+0x118>
 8006608:	687b      	ldr	r3, [r7, #4]
 800660a:	681b      	ldr	r3, [r3, #0]
 800660c:	4a21      	ldr	r2, [pc, #132]	@ (8006694 <HAL_TIMEx_PWMN_Start+0x168>)
 800660e:	4293      	cmp	r3, r2
 8006610:	d018      	beq.n	8006644 <HAL_TIMEx_PWMN_Start+0x118>
 8006612:	687b      	ldr	r3, [r7, #4]
 8006614:	681b      	ldr	r3, [r3, #0]
 8006616:	4a20      	ldr	r2, [pc, #128]	@ (8006698 <HAL_TIMEx_PWMN_Start+0x16c>)
 8006618:	4293      	cmp	r3, r2
 800661a:	d013      	beq.n	8006644 <HAL_TIMEx_PWMN_Start+0x118>
 800661c:	687b      	ldr	r3, [r7, #4]
 800661e:	681b      	ldr	r3, [r3, #0]
 8006620:	4a1e      	ldr	r2, [pc, #120]	@ (800669c <HAL_TIMEx_PWMN_Start+0x170>)
 8006622:	4293      	cmp	r3, r2
 8006624:	d00e      	beq.n	8006644 <HAL_TIMEx_PWMN_Start+0x118>
 8006626:	687b      	ldr	r3, [r7, #4]
 8006628:	681b      	ldr	r3, [r3, #0]
 800662a:	4a1d      	ldr	r2, [pc, #116]	@ (80066a0 <HAL_TIMEx_PWMN_Start+0x174>)
 800662c:	4293      	cmp	r3, r2
 800662e:	d009      	beq.n	8006644 <HAL_TIMEx_PWMN_Start+0x118>
 8006630:	687b      	ldr	r3, [r7, #4]
 8006632:	681b      	ldr	r3, [r3, #0]
 8006634:	4a1b      	ldr	r2, [pc, #108]	@ (80066a4 <HAL_TIMEx_PWMN_Start+0x178>)
 8006636:	4293      	cmp	r3, r2
 8006638:	d004      	beq.n	8006644 <HAL_TIMEx_PWMN_Start+0x118>
 800663a:	687b      	ldr	r3, [r7, #4]
 800663c:	681b      	ldr	r3, [r3, #0]
 800663e:	4a1a      	ldr	r2, [pc, #104]	@ (80066a8 <HAL_TIMEx_PWMN_Start+0x17c>)
 8006640:	4293      	cmp	r3, r2
 8006642:	d115      	bne.n	8006670 <HAL_TIMEx_PWMN_Start+0x144>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006644:	687b      	ldr	r3, [r7, #4]
 8006646:	681b      	ldr	r3, [r3, #0]
 8006648:	689a      	ldr	r2, [r3, #8]
 800664a:	4b18      	ldr	r3, [pc, #96]	@ (80066ac <HAL_TIMEx_PWMN_Start+0x180>)
 800664c:	4013      	ands	r3, r2
 800664e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006650:	68fb      	ldr	r3, [r7, #12]
 8006652:	2b06      	cmp	r3, #6
 8006654:	d015      	beq.n	8006682 <HAL_TIMEx_PWMN_Start+0x156>
 8006656:	68fb      	ldr	r3, [r7, #12]
 8006658:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800665c:	d011      	beq.n	8006682 <HAL_TIMEx_PWMN_Start+0x156>
    {
      __HAL_TIM_ENABLE(htim);
 800665e:	687b      	ldr	r3, [r7, #4]
 8006660:	681b      	ldr	r3, [r3, #0]
 8006662:	681a      	ldr	r2, [r3, #0]
 8006664:	687b      	ldr	r3, [r7, #4]
 8006666:	681b      	ldr	r3, [r3, #0]
 8006668:	f042 0201 	orr.w	r2, r2, #1
 800666c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800666e:	e008      	b.n	8006682 <HAL_TIMEx_PWMN_Start+0x156>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006670:	687b      	ldr	r3, [r7, #4]
 8006672:	681b      	ldr	r3, [r3, #0]
 8006674:	681a      	ldr	r2, [r3, #0]
 8006676:	687b      	ldr	r3, [r7, #4]
 8006678:	681b      	ldr	r3, [r3, #0]
 800667a:	f042 0201 	orr.w	r2, r2, #1
 800667e:	601a      	str	r2, [r3, #0]
 8006680:	e000      	b.n	8006684 <HAL_TIMEx_PWMN_Start+0x158>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006682:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8006684:	2300      	movs	r3, #0
}
 8006686:	4618      	mov	r0, r3
 8006688:	3710      	adds	r7, #16
 800668a:	46bd      	mov	sp, r7
 800668c:	bd80      	pop	{r7, pc}
 800668e:	bf00      	nop
 8006690:	40012c00 	.word	0x40012c00
 8006694:	40000400 	.word	0x40000400
 8006698:	40000800 	.word	0x40000800
 800669c:	40000c00 	.word	0x40000c00
 80066a0:	40013400 	.word	0x40013400
 80066a4:	40014000 	.word	0x40014000
 80066a8:	40015000 	.word	0x40015000
 80066ac:	00010007 	.word	0x00010007

080066b0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80066b0:	b480      	push	{r7}
 80066b2:	b085      	sub	sp, #20
 80066b4:	af00      	add	r7, sp, #0
 80066b6:	6078      	str	r0, [r7, #4]
 80066b8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80066ba:	687b      	ldr	r3, [r7, #4]
 80066bc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80066c0:	2b01      	cmp	r3, #1
 80066c2:	d101      	bne.n	80066c8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80066c4:	2302      	movs	r3, #2
 80066c6:	e074      	b.n	80067b2 <HAL_TIMEx_MasterConfigSynchronization+0x102>
 80066c8:	687b      	ldr	r3, [r7, #4]
 80066ca:	2201      	movs	r2, #1
 80066cc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80066d0:	687b      	ldr	r3, [r7, #4]
 80066d2:	2202      	movs	r2, #2
 80066d4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80066d8:	687b      	ldr	r3, [r7, #4]
 80066da:	681b      	ldr	r3, [r3, #0]
 80066dc:	685b      	ldr	r3, [r3, #4]
 80066de:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80066e0:	687b      	ldr	r3, [r7, #4]
 80066e2:	681b      	ldr	r3, [r3, #0]
 80066e4:	689b      	ldr	r3, [r3, #8]
 80066e6:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80066e8:	687b      	ldr	r3, [r7, #4]
 80066ea:	681b      	ldr	r3, [r3, #0]
 80066ec:	4a34      	ldr	r2, [pc, #208]	@ (80067c0 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 80066ee:	4293      	cmp	r3, r2
 80066f0:	d009      	beq.n	8006706 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 80066f2:	687b      	ldr	r3, [r7, #4]
 80066f4:	681b      	ldr	r3, [r3, #0]
 80066f6:	4a33      	ldr	r2, [pc, #204]	@ (80067c4 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 80066f8:	4293      	cmp	r3, r2
 80066fa:	d004      	beq.n	8006706 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 80066fc:	687b      	ldr	r3, [r7, #4]
 80066fe:	681b      	ldr	r3, [r3, #0]
 8006700:	4a31      	ldr	r2, [pc, #196]	@ (80067c8 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8006702:	4293      	cmp	r3, r2
 8006704:	d108      	bne.n	8006718 <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8006706:	68fb      	ldr	r3, [r7, #12]
 8006708:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800670c:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800670e:	683b      	ldr	r3, [r7, #0]
 8006710:	685b      	ldr	r3, [r3, #4]
 8006712:	68fa      	ldr	r2, [r7, #12]
 8006714:	4313      	orrs	r3, r2
 8006716:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006718:	68fb      	ldr	r3, [r7, #12]
 800671a:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 800671e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006722:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006724:	683b      	ldr	r3, [r7, #0]
 8006726:	681b      	ldr	r3, [r3, #0]
 8006728:	68fa      	ldr	r2, [r7, #12]
 800672a:	4313      	orrs	r3, r2
 800672c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800672e:	687b      	ldr	r3, [r7, #4]
 8006730:	681b      	ldr	r3, [r3, #0]
 8006732:	68fa      	ldr	r2, [r7, #12]
 8006734:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006736:	687b      	ldr	r3, [r7, #4]
 8006738:	681b      	ldr	r3, [r3, #0]
 800673a:	4a21      	ldr	r2, [pc, #132]	@ (80067c0 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800673c:	4293      	cmp	r3, r2
 800673e:	d022      	beq.n	8006786 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8006740:	687b      	ldr	r3, [r7, #4]
 8006742:	681b      	ldr	r3, [r3, #0]
 8006744:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006748:	d01d      	beq.n	8006786 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800674a:	687b      	ldr	r3, [r7, #4]
 800674c:	681b      	ldr	r3, [r3, #0]
 800674e:	4a1f      	ldr	r2, [pc, #124]	@ (80067cc <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 8006750:	4293      	cmp	r3, r2
 8006752:	d018      	beq.n	8006786 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8006754:	687b      	ldr	r3, [r7, #4]
 8006756:	681b      	ldr	r3, [r3, #0]
 8006758:	4a1d      	ldr	r2, [pc, #116]	@ (80067d0 <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 800675a:	4293      	cmp	r3, r2
 800675c:	d013      	beq.n	8006786 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800675e:	687b      	ldr	r3, [r7, #4]
 8006760:	681b      	ldr	r3, [r3, #0]
 8006762:	4a1c      	ldr	r2, [pc, #112]	@ (80067d4 <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 8006764:	4293      	cmp	r3, r2
 8006766:	d00e      	beq.n	8006786 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8006768:	687b      	ldr	r3, [r7, #4]
 800676a:	681b      	ldr	r3, [r3, #0]
 800676c:	4a15      	ldr	r2, [pc, #84]	@ (80067c4 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800676e:	4293      	cmp	r3, r2
 8006770:	d009      	beq.n	8006786 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8006772:	687b      	ldr	r3, [r7, #4]
 8006774:	681b      	ldr	r3, [r3, #0]
 8006776:	4a18      	ldr	r2, [pc, #96]	@ (80067d8 <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 8006778:	4293      	cmp	r3, r2
 800677a:	d004      	beq.n	8006786 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800677c:	687b      	ldr	r3, [r7, #4]
 800677e:	681b      	ldr	r3, [r3, #0]
 8006780:	4a11      	ldr	r2, [pc, #68]	@ (80067c8 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8006782:	4293      	cmp	r3, r2
 8006784:	d10c      	bne.n	80067a0 <HAL_TIMEx_MasterConfigSynchronization+0xf0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006786:	68bb      	ldr	r3, [r7, #8]
 8006788:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800678c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800678e:	683b      	ldr	r3, [r7, #0]
 8006790:	689b      	ldr	r3, [r3, #8]
 8006792:	68ba      	ldr	r2, [r7, #8]
 8006794:	4313      	orrs	r3, r2
 8006796:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006798:	687b      	ldr	r3, [r7, #4]
 800679a:	681b      	ldr	r3, [r3, #0]
 800679c:	68ba      	ldr	r2, [r7, #8]
 800679e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80067a0:	687b      	ldr	r3, [r7, #4]
 80067a2:	2201      	movs	r2, #1
 80067a4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80067a8:	687b      	ldr	r3, [r7, #4]
 80067aa:	2200      	movs	r2, #0
 80067ac:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80067b0:	2300      	movs	r3, #0
}
 80067b2:	4618      	mov	r0, r3
 80067b4:	3714      	adds	r7, #20
 80067b6:	46bd      	mov	sp, r7
 80067b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067bc:	4770      	bx	lr
 80067be:	bf00      	nop
 80067c0:	40012c00 	.word	0x40012c00
 80067c4:	40013400 	.word	0x40013400
 80067c8:	40015000 	.word	0x40015000
 80067cc:	40000400 	.word	0x40000400
 80067d0:	40000800 	.word	0x40000800
 80067d4:	40000c00 	.word	0x40000c00
 80067d8:	40014000 	.word	0x40014000

080067dc <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 80067dc:	b480      	push	{r7}
 80067de:	b085      	sub	sp, #20
 80067e0:	af00      	add	r7, sp, #0
 80067e2:	6078      	str	r0, [r7, #4]
 80067e4:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 80067e6:	2300      	movs	r3, #0
 80067e8:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));
  assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80067ea:	687b      	ldr	r3, [r7, #4]
 80067ec:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80067f0:	2b01      	cmp	r3, #1
 80067f2:	d101      	bne.n	80067f8 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 80067f4:	2302      	movs	r3, #2
 80067f6:	e078      	b.n	80068ea <HAL_TIMEx_ConfigBreakDeadTime+0x10e>
 80067f8:	687b      	ldr	r3, [r7, #4]
 80067fa:	2201      	movs	r2, #1
 80067fc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8006800:	68fb      	ldr	r3, [r7, #12]
 8006802:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8006806:	683b      	ldr	r3, [r7, #0]
 8006808:	68db      	ldr	r3, [r3, #12]
 800680a:	4313      	orrs	r3, r2
 800680c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800680e:	68fb      	ldr	r3, [r7, #12]
 8006810:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8006814:	683b      	ldr	r3, [r7, #0]
 8006816:	689b      	ldr	r3, [r3, #8]
 8006818:	4313      	orrs	r3, r2
 800681a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800681c:	68fb      	ldr	r3, [r7, #12]
 800681e:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8006822:	683b      	ldr	r3, [r7, #0]
 8006824:	685b      	ldr	r3, [r3, #4]
 8006826:	4313      	orrs	r3, r2
 8006828:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800682a:	68fb      	ldr	r3, [r7, #12]
 800682c:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8006830:	683b      	ldr	r3, [r7, #0]
 8006832:	681b      	ldr	r3, [r3, #0]
 8006834:	4313      	orrs	r3, r2
 8006836:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8006838:	68fb      	ldr	r3, [r7, #12]
 800683a:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800683e:	683b      	ldr	r3, [r7, #0]
 8006840:	691b      	ldr	r3, [r3, #16]
 8006842:	4313      	orrs	r3, r2
 8006844:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8006846:	68fb      	ldr	r3, [r7, #12]
 8006848:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 800684c:	683b      	ldr	r3, [r7, #0]
 800684e:	695b      	ldr	r3, [r3, #20]
 8006850:	4313      	orrs	r3, r2
 8006852:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8006854:	68fb      	ldr	r3, [r7, #12]
 8006856:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 800685a:	683b      	ldr	r3, [r7, #0]
 800685c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800685e:	4313      	orrs	r3, r2
 8006860:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8006862:	68fb      	ldr	r3, [r7, #12]
 8006864:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 8006868:	683b      	ldr	r3, [r7, #0]
 800686a:	699b      	ldr	r3, [r3, #24]
 800686c:	041b      	lsls	r3, r3, #16
 800686e:	4313      	orrs	r3, r2
 8006870:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 8006872:	68fb      	ldr	r3, [r7, #12]
 8006874:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8006878:	683b      	ldr	r3, [r7, #0]
 800687a:	69db      	ldr	r3, [r3, #28]
 800687c:	4313      	orrs	r3, r2
 800687e:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8006880:	687b      	ldr	r3, [r7, #4]
 8006882:	681b      	ldr	r3, [r3, #0]
 8006884:	4a1c      	ldr	r2, [pc, #112]	@ (80068f8 <HAL_TIMEx_ConfigBreakDeadTime+0x11c>)
 8006886:	4293      	cmp	r3, r2
 8006888:	d009      	beq.n	800689e <HAL_TIMEx_ConfigBreakDeadTime+0xc2>
 800688a:	687b      	ldr	r3, [r7, #4]
 800688c:	681b      	ldr	r3, [r3, #0]
 800688e:	4a1b      	ldr	r2, [pc, #108]	@ (80068fc <HAL_TIMEx_ConfigBreakDeadTime+0x120>)
 8006890:	4293      	cmp	r3, r2
 8006892:	d004      	beq.n	800689e <HAL_TIMEx_ConfigBreakDeadTime+0xc2>
 8006894:	687b      	ldr	r3, [r7, #4]
 8006896:	681b      	ldr	r3, [r3, #0]
 8006898:	4a19      	ldr	r2, [pc, #100]	@ (8006900 <HAL_TIMEx_ConfigBreakDeadTime+0x124>)
 800689a:	4293      	cmp	r3, r2
 800689c:	d11c      	bne.n	80068d8 <HAL_TIMEx_ConfigBreakDeadTime+0xfc>
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));
    assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 800689e:	68fb      	ldr	r3, [r7, #12]
 80068a0:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 80068a4:	683b      	ldr	r3, [r7, #0]
 80068a6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80068a8:	051b      	lsls	r3, r3, #20
 80068aa:	4313      	orrs	r3, r2
 80068ac:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 80068ae:	68fb      	ldr	r3, [r7, #12]
 80068b0:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 80068b4:	683b      	ldr	r3, [r7, #0]
 80068b6:	6a1b      	ldr	r3, [r3, #32]
 80068b8:	4313      	orrs	r3, r2
 80068ba:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 80068bc:	68fb      	ldr	r3, [r7, #12]
 80068be:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 80068c2:	683b      	ldr	r3, [r7, #0]
 80068c4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80068c6:	4313      	orrs	r3, r2
 80068c8:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 80068ca:	68fb      	ldr	r3, [r7, #12]
 80068cc:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 80068d0:	683b      	ldr	r3, [r7, #0]
 80068d2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80068d4:	4313      	orrs	r3, r2
 80068d6:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80068d8:	687b      	ldr	r3, [r7, #4]
 80068da:	681b      	ldr	r3, [r3, #0]
 80068dc:	68fa      	ldr	r2, [r7, #12]
 80068de:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 80068e0:	687b      	ldr	r3, [r7, #4]
 80068e2:	2200      	movs	r2, #0
 80068e4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80068e8:	2300      	movs	r3, #0
}
 80068ea:	4618      	mov	r0, r3
 80068ec:	3714      	adds	r7, #20
 80068ee:	46bd      	mov	sp, r7
 80068f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068f4:	4770      	bx	lr
 80068f6:	bf00      	nop
 80068f8:	40012c00 	.word	0x40012c00
 80068fc:	40013400 	.word	0x40013400
 8006900:	40015000 	.word	0x40015000

08006904 <HAL_TIMEx_ConfigDeadTime>:
  * @param  Deadtime Deadtime value
  * @note   This parameter can be a number between Min_Data = 0x00 and Max_Data = 0xFF
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigDeadTime(TIM_HandleTypeDef *htim, uint32_t Deadtime)
{
 8006904:	b480      	push	{r7}
 8006906:	b083      	sub	sp, #12
 8006908:	af00      	add	r7, sp, #0
 800690a:	6078      	str	r0, [r7, #4]
 800690c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_BREAK_INSTANCE(htim->Instance));
  assert_param(IS_TIM_DEADTIME(Deadtime));

  MODIFY_REG(htim->Instance->BDTR, TIM_BDTR_DTG, Deadtime);
 800690e:	687b      	ldr	r3, [r7, #4]
 8006910:	681b      	ldr	r3, [r3, #0]
 8006912:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006914:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8006918:	687b      	ldr	r3, [r7, #4]
 800691a:	681b      	ldr	r3, [r3, #0]
 800691c:	683a      	ldr	r2, [r7, #0]
 800691e:	430a      	orrs	r2, r1
 8006920:	645a      	str	r2, [r3, #68]	@ 0x44
  return HAL_OK;
 8006922:	2300      	movs	r3, #0
}
 8006924:	4618      	mov	r0, r3
 8006926:	370c      	adds	r7, #12
 8006928:	46bd      	mov	sp, r7
 800692a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800692e:	4770      	bx	lr

08006930 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006930:	b480      	push	{r7}
 8006932:	b083      	sub	sp, #12
 8006934:	af00      	add	r7, sp, #0
 8006936:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006938:	bf00      	nop
 800693a:	370c      	adds	r7, #12
 800693c:	46bd      	mov	sp, r7
 800693e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006942:	4770      	bx	lr

08006944 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006944:	b480      	push	{r7}
 8006946:	b083      	sub	sp, #12
 8006948:	af00      	add	r7, sp, #0
 800694a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800694c:	bf00      	nop
 800694e:	370c      	adds	r7, #12
 8006950:	46bd      	mov	sp, r7
 8006952:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006956:	4770      	bx	lr

08006958 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8006958:	b480      	push	{r7}
 800695a:	b083      	sub	sp, #12
 800695c:	af00      	add	r7, sp, #0
 800695e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8006960:	bf00      	nop
 8006962:	370c      	adds	r7, #12
 8006964:	46bd      	mov	sp, r7
 8006966:	f85d 7b04 	ldr.w	r7, [sp], #4
 800696a:	4770      	bx	lr

0800696c <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 800696c:	b480      	push	{r7}
 800696e:	b083      	sub	sp, #12
 8006970:	af00      	add	r7, sp, #0
 8006972:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 8006974:	bf00      	nop
 8006976:	370c      	adds	r7, #12
 8006978:	46bd      	mov	sp, r7
 800697a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800697e:	4770      	bx	lr

08006980 <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 8006980:	b480      	push	{r7}
 8006982:	b083      	sub	sp, #12
 8006984:	af00      	add	r7, sp, #0
 8006986:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 8006988:	bf00      	nop
 800698a:	370c      	adds	r7, #12
 800698c:	46bd      	mov	sp, r7
 800698e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006992:	4770      	bx	lr

08006994 <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 8006994:	b480      	push	{r7}
 8006996:	b083      	sub	sp, #12
 8006998:	af00      	add	r7, sp, #0
 800699a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 800699c:	bf00      	nop
 800699e:	370c      	adds	r7, #12
 80069a0:	46bd      	mov	sp, r7
 80069a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069a6:	4770      	bx	lr

080069a8 <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 80069a8:	b480      	push	{r7}
 80069aa:	b083      	sub	sp, #12
 80069ac:	af00      	add	r7, sp, #0
 80069ae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 80069b0:	bf00      	nop
 80069b2:	370c      	adds	r7, #12
 80069b4:	46bd      	mov	sp, r7
 80069b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069ba:	4770      	bx	lr

080069bc <TIM_CCxNChannelCmd>:
  * @param  ChannelNState specifies the TIM Channel CCxNE bit new state.
  *          This parameter can be: TIM_CCxN_ENABLE or TIM_CCxN_Disable.
  * @retval None
  */
static void TIM_CCxNChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelNState)
{
 80069bc:	b480      	push	{r7}
 80069be:	b087      	sub	sp, #28
 80069c0:	af00      	add	r7, sp, #0
 80069c2:	60f8      	str	r0, [r7, #12]
 80069c4:	60b9      	str	r1, [r7, #8]
 80069c6:	607a      	str	r2, [r7, #4]
  uint32_t tmp;

  tmp = TIM_CCER_CC1NE << (Channel & 0xFU); /* 0xFU = 15 bits max shift */
 80069c8:	68bb      	ldr	r3, [r7, #8]
 80069ca:	f003 030f 	and.w	r3, r3, #15
 80069ce:	2204      	movs	r2, #4
 80069d0:	fa02 f303 	lsl.w	r3, r2, r3
 80069d4:	617b      	str	r3, [r7, #20]

  /* Reset the CCxNE Bit */
  TIMx->CCER &=  ~tmp;
 80069d6:	68fb      	ldr	r3, [r7, #12]
 80069d8:	6a1a      	ldr	r2, [r3, #32]
 80069da:	697b      	ldr	r3, [r7, #20]
 80069dc:	43db      	mvns	r3, r3
 80069de:	401a      	ands	r2, r3
 80069e0:	68fb      	ldr	r3, [r7, #12]
 80069e2:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxNE Bit */
  TIMx->CCER |= (uint32_t)(ChannelNState << (Channel & 0xFU)); /* 0xFU = 15 bits max shift */
 80069e4:	68fb      	ldr	r3, [r7, #12]
 80069e6:	6a1a      	ldr	r2, [r3, #32]
 80069e8:	68bb      	ldr	r3, [r7, #8]
 80069ea:	f003 030f 	and.w	r3, r3, #15
 80069ee:	6879      	ldr	r1, [r7, #4]
 80069f0:	fa01 f303 	lsl.w	r3, r1, r3
 80069f4:	431a      	orrs	r2, r3
 80069f6:	68fb      	ldr	r3, [r7, #12]
 80069f8:	621a      	str	r2, [r3, #32]
}
 80069fa:	bf00      	nop
 80069fc:	371c      	adds	r7, #28
 80069fe:	46bd      	mov	sp, r7
 8006a00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a04:	4770      	bx	lr

08006a06 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006a06:	b580      	push	{r7, lr}
 8006a08:	b082      	sub	sp, #8
 8006a0a:	af00      	add	r7, sp, #0
 8006a0c:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006a0e:	687b      	ldr	r3, [r7, #4]
 8006a10:	2b00      	cmp	r3, #0
 8006a12:	d101      	bne.n	8006a18 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006a14:	2301      	movs	r3, #1
 8006a16:	e042      	b.n	8006a9e <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8006a18:	687b      	ldr	r3, [r7, #4]
 8006a1a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006a1e:	2b00      	cmp	r3, #0
 8006a20:	d106      	bne.n	8006a30 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006a22:	687b      	ldr	r3, [r7, #4]
 8006a24:	2200      	movs	r2, #0
 8006a26:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006a2a:	6878      	ldr	r0, [r7, #4]
 8006a2c:	f7fb f832 	bl	8001a94 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006a30:	687b      	ldr	r3, [r7, #4]
 8006a32:	2224      	movs	r2, #36	@ 0x24
 8006a34:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8006a38:	687b      	ldr	r3, [r7, #4]
 8006a3a:	681b      	ldr	r3, [r3, #0]
 8006a3c:	681a      	ldr	r2, [r3, #0]
 8006a3e:	687b      	ldr	r3, [r7, #4]
 8006a40:	681b      	ldr	r3, [r3, #0]
 8006a42:	f022 0201 	bic.w	r2, r2, #1
 8006a46:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8006a48:	687b      	ldr	r3, [r7, #4]
 8006a4a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006a4c:	2b00      	cmp	r3, #0
 8006a4e:	d002      	beq.n	8006a56 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8006a50:	6878      	ldr	r0, [r7, #4]
 8006a52:	f000 ff61 	bl	8007918 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8006a56:	6878      	ldr	r0, [r7, #4]
 8006a58:	f000 fc62 	bl	8007320 <UART_SetConfig>
 8006a5c:	4603      	mov	r3, r0
 8006a5e:	2b01      	cmp	r3, #1
 8006a60:	d101      	bne.n	8006a66 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8006a62:	2301      	movs	r3, #1
 8006a64:	e01b      	b.n	8006a9e <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006a66:	687b      	ldr	r3, [r7, #4]
 8006a68:	681b      	ldr	r3, [r3, #0]
 8006a6a:	685a      	ldr	r2, [r3, #4]
 8006a6c:	687b      	ldr	r3, [r7, #4]
 8006a6e:	681b      	ldr	r3, [r3, #0]
 8006a70:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8006a74:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006a76:	687b      	ldr	r3, [r7, #4]
 8006a78:	681b      	ldr	r3, [r3, #0]
 8006a7a:	689a      	ldr	r2, [r3, #8]
 8006a7c:	687b      	ldr	r3, [r7, #4]
 8006a7e:	681b      	ldr	r3, [r3, #0]
 8006a80:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8006a84:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8006a86:	687b      	ldr	r3, [r7, #4]
 8006a88:	681b      	ldr	r3, [r3, #0]
 8006a8a:	681a      	ldr	r2, [r3, #0]
 8006a8c:	687b      	ldr	r3, [r7, #4]
 8006a8e:	681b      	ldr	r3, [r3, #0]
 8006a90:	f042 0201 	orr.w	r2, r2, #1
 8006a94:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8006a96:	6878      	ldr	r0, [r7, #4]
 8006a98:	f000 ffe0 	bl	8007a5c <UART_CheckIdleState>
 8006a9c:	4603      	mov	r3, r0
}
 8006a9e:	4618      	mov	r0, r3
 8006aa0:	3708      	adds	r7, #8
 8006aa2:	46bd      	mov	sp, r7
 8006aa4:	bd80      	pop	{r7, pc}

08006aa6 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006aa6:	b580      	push	{r7, lr}
 8006aa8:	b08a      	sub	sp, #40	@ 0x28
 8006aaa:	af02      	add	r7, sp, #8
 8006aac:	60f8      	str	r0, [r7, #12]
 8006aae:	60b9      	str	r1, [r7, #8]
 8006ab0:	603b      	str	r3, [r7, #0]
 8006ab2:	4613      	mov	r3, r2
 8006ab4:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006ab6:	68fb      	ldr	r3, [r7, #12]
 8006ab8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006abc:	2b20      	cmp	r3, #32
 8006abe:	d17b      	bne.n	8006bb8 <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 8006ac0:	68bb      	ldr	r3, [r7, #8]
 8006ac2:	2b00      	cmp	r3, #0
 8006ac4:	d002      	beq.n	8006acc <HAL_UART_Transmit+0x26>
 8006ac6:	88fb      	ldrh	r3, [r7, #6]
 8006ac8:	2b00      	cmp	r3, #0
 8006aca:	d101      	bne.n	8006ad0 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8006acc:	2301      	movs	r3, #1
 8006ace:	e074      	b.n	8006bba <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006ad0:	68fb      	ldr	r3, [r7, #12]
 8006ad2:	2200      	movs	r2, #0
 8006ad4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006ad8:	68fb      	ldr	r3, [r7, #12]
 8006ada:	2221      	movs	r2, #33	@ 0x21
 8006adc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8006ae0:	f7fb fc96 	bl	8002410 <HAL_GetTick>
 8006ae4:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8006ae6:	68fb      	ldr	r3, [r7, #12]
 8006ae8:	88fa      	ldrh	r2, [r7, #6]
 8006aea:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8006aee:	68fb      	ldr	r3, [r7, #12]
 8006af0:	88fa      	ldrh	r2, [r7, #6]
 8006af2:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006af6:	68fb      	ldr	r3, [r7, #12]
 8006af8:	689b      	ldr	r3, [r3, #8]
 8006afa:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006afe:	d108      	bne.n	8006b12 <HAL_UART_Transmit+0x6c>
 8006b00:	68fb      	ldr	r3, [r7, #12]
 8006b02:	691b      	ldr	r3, [r3, #16]
 8006b04:	2b00      	cmp	r3, #0
 8006b06:	d104      	bne.n	8006b12 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8006b08:	2300      	movs	r3, #0
 8006b0a:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8006b0c:	68bb      	ldr	r3, [r7, #8]
 8006b0e:	61bb      	str	r3, [r7, #24]
 8006b10:	e003      	b.n	8006b1a <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8006b12:	68bb      	ldr	r3, [r7, #8]
 8006b14:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006b16:	2300      	movs	r3, #0
 8006b18:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8006b1a:	e030      	b.n	8006b7e <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006b1c:	683b      	ldr	r3, [r7, #0]
 8006b1e:	9300      	str	r3, [sp, #0]
 8006b20:	697b      	ldr	r3, [r7, #20]
 8006b22:	2200      	movs	r2, #0
 8006b24:	2180      	movs	r1, #128	@ 0x80
 8006b26:	68f8      	ldr	r0, [r7, #12]
 8006b28:	f001 f842 	bl	8007bb0 <UART_WaitOnFlagUntilTimeout>
 8006b2c:	4603      	mov	r3, r0
 8006b2e:	2b00      	cmp	r3, #0
 8006b30:	d005      	beq.n	8006b3e <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 8006b32:	68fb      	ldr	r3, [r7, #12]
 8006b34:	2220      	movs	r2, #32
 8006b36:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 8006b3a:	2303      	movs	r3, #3
 8006b3c:	e03d      	b.n	8006bba <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 8006b3e:	69fb      	ldr	r3, [r7, #28]
 8006b40:	2b00      	cmp	r3, #0
 8006b42:	d10b      	bne.n	8006b5c <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8006b44:	69bb      	ldr	r3, [r7, #24]
 8006b46:	881b      	ldrh	r3, [r3, #0]
 8006b48:	461a      	mov	r2, r3
 8006b4a:	68fb      	ldr	r3, [r7, #12]
 8006b4c:	681b      	ldr	r3, [r3, #0]
 8006b4e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006b52:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8006b54:	69bb      	ldr	r3, [r7, #24]
 8006b56:	3302      	adds	r3, #2
 8006b58:	61bb      	str	r3, [r7, #24]
 8006b5a:	e007      	b.n	8006b6c <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8006b5c:	69fb      	ldr	r3, [r7, #28]
 8006b5e:	781a      	ldrb	r2, [r3, #0]
 8006b60:	68fb      	ldr	r3, [r7, #12]
 8006b62:	681b      	ldr	r3, [r3, #0]
 8006b64:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8006b66:	69fb      	ldr	r3, [r7, #28]
 8006b68:	3301      	adds	r3, #1
 8006b6a:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8006b6c:	68fb      	ldr	r3, [r7, #12]
 8006b6e:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8006b72:	b29b      	uxth	r3, r3
 8006b74:	3b01      	subs	r3, #1
 8006b76:	b29a      	uxth	r2, r3
 8006b78:	68fb      	ldr	r3, [r7, #12]
 8006b7a:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 8006b7e:	68fb      	ldr	r3, [r7, #12]
 8006b80:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8006b84:	b29b      	uxth	r3, r3
 8006b86:	2b00      	cmp	r3, #0
 8006b88:	d1c8      	bne.n	8006b1c <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8006b8a:	683b      	ldr	r3, [r7, #0]
 8006b8c:	9300      	str	r3, [sp, #0]
 8006b8e:	697b      	ldr	r3, [r7, #20]
 8006b90:	2200      	movs	r2, #0
 8006b92:	2140      	movs	r1, #64	@ 0x40
 8006b94:	68f8      	ldr	r0, [r7, #12]
 8006b96:	f001 f80b 	bl	8007bb0 <UART_WaitOnFlagUntilTimeout>
 8006b9a:	4603      	mov	r3, r0
 8006b9c:	2b00      	cmp	r3, #0
 8006b9e:	d005      	beq.n	8006bac <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 8006ba0:	68fb      	ldr	r3, [r7, #12]
 8006ba2:	2220      	movs	r2, #32
 8006ba4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 8006ba8:	2303      	movs	r3, #3
 8006baa:	e006      	b.n	8006bba <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8006bac:	68fb      	ldr	r3, [r7, #12]
 8006bae:	2220      	movs	r2, #32
 8006bb0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 8006bb4:	2300      	movs	r3, #0
 8006bb6:	e000      	b.n	8006bba <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 8006bb8:	2302      	movs	r3, #2
  }
}
 8006bba:	4618      	mov	r0, r3
 8006bbc:	3720      	adds	r7, #32
 8006bbe:	46bd      	mov	sp, r7
 8006bc0:	bd80      	pop	{r7, pc}
	...

08006bc4 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006bc4:	b580      	push	{r7, lr}
 8006bc6:	b08a      	sub	sp, #40	@ 0x28
 8006bc8:	af00      	add	r7, sp, #0
 8006bca:	60f8      	str	r0, [r7, #12]
 8006bcc:	60b9      	str	r1, [r7, #8]
 8006bce:	4613      	mov	r3, r2
 8006bd0:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8006bd2:	68fb      	ldr	r3, [r7, #12]
 8006bd4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006bd8:	2b20      	cmp	r3, #32
 8006bda:	d137      	bne.n	8006c4c <HAL_UART_Receive_IT+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 8006bdc:	68bb      	ldr	r3, [r7, #8]
 8006bde:	2b00      	cmp	r3, #0
 8006be0:	d002      	beq.n	8006be8 <HAL_UART_Receive_IT+0x24>
 8006be2:	88fb      	ldrh	r3, [r7, #6]
 8006be4:	2b00      	cmp	r3, #0
 8006be6:	d101      	bne.n	8006bec <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 8006be8:	2301      	movs	r3, #1
 8006bea:	e030      	b.n	8006c4e <HAL_UART_Receive_IT+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006bec:	68fb      	ldr	r3, [r7, #12]
 8006bee:	2200      	movs	r2, #0
 8006bf0:	66da      	str	r2, [r3, #108]	@ 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8006bf2:	68fb      	ldr	r3, [r7, #12]
 8006bf4:	681b      	ldr	r3, [r3, #0]
 8006bf6:	4a18      	ldr	r2, [pc, #96]	@ (8006c58 <HAL_UART_Receive_IT+0x94>)
 8006bf8:	4293      	cmp	r3, r2
 8006bfa:	d01f      	beq.n	8006c3c <HAL_UART_Receive_IT+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8006bfc:	68fb      	ldr	r3, [r7, #12]
 8006bfe:	681b      	ldr	r3, [r3, #0]
 8006c00:	685b      	ldr	r3, [r3, #4]
 8006c02:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006c06:	2b00      	cmp	r3, #0
 8006c08:	d018      	beq.n	8006c3c <HAL_UART_Receive_IT+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8006c0a:	68fb      	ldr	r3, [r7, #12]
 8006c0c:	681b      	ldr	r3, [r3, #0]
 8006c0e:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006c10:	697b      	ldr	r3, [r7, #20]
 8006c12:	e853 3f00 	ldrex	r3, [r3]
 8006c16:	613b      	str	r3, [r7, #16]
   return(result);
 8006c18:	693b      	ldr	r3, [r7, #16]
 8006c1a:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8006c1e:	627b      	str	r3, [r7, #36]	@ 0x24
 8006c20:	68fb      	ldr	r3, [r7, #12]
 8006c22:	681b      	ldr	r3, [r3, #0]
 8006c24:	461a      	mov	r2, r3
 8006c26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c28:	623b      	str	r3, [r7, #32]
 8006c2a:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006c2c:	69f9      	ldr	r1, [r7, #28]
 8006c2e:	6a3a      	ldr	r2, [r7, #32]
 8006c30:	e841 2300 	strex	r3, r2, [r1]
 8006c34:	61bb      	str	r3, [r7, #24]
   return(result);
 8006c36:	69bb      	ldr	r3, [r7, #24]
 8006c38:	2b00      	cmp	r3, #0
 8006c3a:	d1e6      	bne.n	8006c0a <HAL_UART_Receive_IT+0x46>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 8006c3c:	88fb      	ldrh	r3, [r7, #6]
 8006c3e:	461a      	mov	r2, r3
 8006c40:	68b9      	ldr	r1, [r7, #8]
 8006c42:	68f8      	ldr	r0, [r7, #12]
 8006c44:	f001 f822 	bl	8007c8c <UART_Start_Receive_IT>
 8006c48:	4603      	mov	r3, r0
 8006c4a:	e000      	b.n	8006c4e <HAL_UART_Receive_IT+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8006c4c:	2302      	movs	r3, #2
  }
}
 8006c4e:	4618      	mov	r0, r3
 8006c50:	3728      	adds	r7, #40	@ 0x28
 8006c52:	46bd      	mov	sp, r7
 8006c54:	bd80      	pop	{r7, pc}
 8006c56:	bf00      	nop
 8006c58:	40008000 	.word	0x40008000

08006c5c <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8006c5c:	b580      	push	{r7, lr}
 8006c5e:	b0ba      	sub	sp, #232	@ 0xe8
 8006c60:	af00      	add	r7, sp, #0
 8006c62:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8006c64:	687b      	ldr	r3, [r7, #4]
 8006c66:	681b      	ldr	r3, [r3, #0]
 8006c68:	69db      	ldr	r3, [r3, #28]
 8006c6a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8006c6e:	687b      	ldr	r3, [r7, #4]
 8006c70:	681b      	ldr	r3, [r3, #0]
 8006c72:	681b      	ldr	r3, [r3, #0]
 8006c74:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8006c78:	687b      	ldr	r3, [r7, #4]
 8006c7a:	681b      	ldr	r3, [r3, #0]
 8006c7c:	689b      	ldr	r3, [r3, #8]
 8006c7e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8006c82:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8006c86:	f640 030f 	movw	r3, #2063	@ 0x80f
 8006c8a:	4013      	ands	r3, r2
 8006c8c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8006c90:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8006c94:	2b00      	cmp	r3, #0
 8006c96:	d11b      	bne.n	8006cd0 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8006c98:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006c9c:	f003 0320 	and.w	r3, r3, #32
 8006ca0:	2b00      	cmp	r3, #0
 8006ca2:	d015      	beq.n	8006cd0 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8006ca4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006ca8:	f003 0320 	and.w	r3, r3, #32
 8006cac:	2b00      	cmp	r3, #0
 8006cae:	d105      	bne.n	8006cbc <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8006cb0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006cb4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006cb8:	2b00      	cmp	r3, #0
 8006cba:	d009      	beq.n	8006cd0 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 8006cbc:	687b      	ldr	r3, [r7, #4]
 8006cbe:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006cc0:	2b00      	cmp	r3, #0
 8006cc2:	f000 8300 	beq.w	80072c6 <HAL_UART_IRQHandler+0x66a>
      {
        huart->RxISR(huart);
 8006cc6:	687b      	ldr	r3, [r7, #4]
 8006cc8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006cca:	6878      	ldr	r0, [r7, #4]
 8006ccc:	4798      	blx	r3
      }
      return;
 8006cce:	e2fa      	b.n	80072c6 <HAL_UART_IRQHandler+0x66a>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8006cd0:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8006cd4:	2b00      	cmp	r3, #0
 8006cd6:	f000 8123 	beq.w	8006f20 <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 8006cda:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8006cde:	4b8d      	ldr	r3, [pc, #564]	@ (8006f14 <HAL_UART_IRQHandler+0x2b8>)
 8006ce0:	4013      	ands	r3, r2
 8006ce2:	2b00      	cmp	r3, #0
 8006ce4:	d106      	bne.n	8006cf4 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 8006ce6:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 8006cea:	4b8b      	ldr	r3, [pc, #556]	@ (8006f18 <HAL_UART_IRQHandler+0x2bc>)
 8006cec:	4013      	ands	r3, r2
 8006cee:	2b00      	cmp	r3, #0
 8006cf0:	f000 8116 	beq.w	8006f20 <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8006cf4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006cf8:	f003 0301 	and.w	r3, r3, #1
 8006cfc:	2b00      	cmp	r3, #0
 8006cfe:	d011      	beq.n	8006d24 <HAL_UART_IRQHandler+0xc8>
 8006d00:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006d04:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006d08:	2b00      	cmp	r3, #0
 8006d0a:	d00b      	beq.n	8006d24 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8006d0c:	687b      	ldr	r3, [r7, #4]
 8006d0e:	681b      	ldr	r3, [r3, #0]
 8006d10:	2201      	movs	r2, #1
 8006d12:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8006d14:	687b      	ldr	r3, [r7, #4]
 8006d16:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006d1a:	f043 0201 	orr.w	r2, r3, #1
 8006d1e:	687b      	ldr	r3, [r7, #4]
 8006d20:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8006d24:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006d28:	f003 0302 	and.w	r3, r3, #2
 8006d2c:	2b00      	cmp	r3, #0
 8006d2e:	d011      	beq.n	8006d54 <HAL_UART_IRQHandler+0xf8>
 8006d30:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006d34:	f003 0301 	and.w	r3, r3, #1
 8006d38:	2b00      	cmp	r3, #0
 8006d3a:	d00b      	beq.n	8006d54 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8006d3c:	687b      	ldr	r3, [r7, #4]
 8006d3e:	681b      	ldr	r3, [r3, #0]
 8006d40:	2202      	movs	r2, #2
 8006d42:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8006d44:	687b      	ldr	r3, [r7, #4]
 8006d46:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006d4a:	f043 0204 	orr.w	r2, r3, #4
 8006d4e:	687b      	ldr	r3, [r7, #4]
 8006d50:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8006d54:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006d58:	f003 0304 	and.w	r3, r3, #4
 8006d5c:	2b00      	cmp	r3, #0
 8006d5e:	d011      	beq.n	8006d84 <HAL_UART_IRQHandler+0x128>
 8006d60:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006d64:	f003 0301 	and.w	r3, r3, #1
 8006d68:	2b00      	cmp	r3, #0
 8006d6a:	d00b      	beq.n	8006d84 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8006d6c:	687b      	ldr	r3, [r7, #4]
 8006d6e:	681b      	ldr	r3, [r3, #0]
 8006d70:	2204      	movs	r2, #4
 8006d72:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8006d74:	687b      	ldr	r3, [r7, #4]
 8006d76:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006d7a:	f043 0202 	orr.w	r2, r3, #2
 8006d7e:	687b      	ldr	r3, [r7, #4]
 8006d80:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8006d84:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006d88:	f003 0308 	and.w	r3, r3, #8
 8006d8c:	2b00      	cmp	r3, #0
 8006d8e:	d017      	beq.n	8006dc0 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8006d90:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006d94:	f003 0320 	and.w	r3, r3, #32
 8006d98:	2b00      	cmp	r3, #0
 8006d9a:	d105      	bne.n	8006da8 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 8006d9c:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8006da0:	4b5c      	ldr	r3, [pc, #368]	@ (8006f14 <HAL_UART_IRQHandler+0x2b8>)
 8006da2:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8006da4:	2b00      	cmp	r3, #0
 8006da6:	d00b      	beq.n	8006dc0 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8006da8:	687b      	ldr	r3, [r7, #4]
 8006daa:	681b      	ldr	r3, [r3, #0]
 8006dac:	2208      	movs	r2, #8
 8006dae:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8006db0:	687b      	ldr	r3, [r7, #4]
 8006db2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006db6:	f043 0208 	orr.w	r2, r3, #8
 8006dba:	687b      	ldr	r3, [r7, #4]
 8006dbc:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8006dc0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006dc4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006dc8:	2b00      	cmp	r3, #0
 8006dca:	d012      	beq.n	8006df2 <HAL_UART_IRQHandler+0x196>
 8006dcc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006dd0:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8006dd4:	2b00      	cmp	r3, #0
 8006dd6:	d00c      	beq.n	8006df2 <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006dd8:	687b      	ldr	r3, [r7, #4]
 8006dda:	681b      	ldr	r3, [r3, #0]
 8006ddc:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8006de0:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8006de2:	687b      	ldr	r3, [r7, #4]
 8006de4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006de8:	f043 0220 	orr.w	r2, r3, #32
 8006dec:	687b      	ldr	r3, [r7, #4]
 8006dee:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8006df2:	687b      	ldr	r3, [r7, #4]
 8006df4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006df8:	2b00      	cmp	r3, #0
 8006dfa:	f000 8266 	beq.w	80072ca <HAL_UART_IRQHandler+0x66e>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8006dfe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006e02:	f003 0320 	and.w	r3, r3, #32
 8006e06:	2b00      	cmp	r3, #0
 8006e08:	d013      	beq.n	8006e32 <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8006e0a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006e0e:	f003 0320 	and.w	r3, r3, #32
 8006e12:	2b00      	cmp	r3, #0
 8006e14:	d105      	bne.n	8006e22 <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8006e16:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006e1a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006e1e:	2b00      	cmp	r3, #0
 8006e20:	d007      	beq.n	8006e32 <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 8006e22:	687b      	ldr	r3, [r7, #4]
 8006e24:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006e26:	2b00      	cmp	r3, #0
 8006e28:	d003      	beq.n	8006e32 <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 8006e2a:	687b      	ldr	r3, [r7, #4]
 8006e2c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006e2e:	6878      	ldr	r0, [r7, #4]
 8006e30:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8006e32:	687b      	ldr	r3, [r7, #4]
 8006e34:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006e38:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8006e3c:	687b      	ldr	r3, [r7, #4]
 8006e3e:	681b      	ldr	r3, [r3, #0]
 8006e40:	689b      	ldr	r3, [r3, #8]
 8006e42:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006e46:	2b40      	cmp	r3, #64	@ 0x40
 8006e48:	d005      	beq.n	8006e56 <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8006e4a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8006e4e:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8006e52:	2b00      	cmp	r3, #0
 8006e54:	d054      	beq.n	8006f00 <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8006e56:	6878      	ldr	r0, [r7, #4]
 8006e58:	f001 f83a 	bl	8007ed0 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006e5c:	687b      	ldr	r3, [r7, #4]
 8006e5e:	681b      	ldr	r3, [r3, #0]
 8006e60:	689b      	ldr	r3, [r3, #8]
 8006e62:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006e66:	2b40      	cmp	r3, #64	@ 0x40
 8006e68:	d146      	bne.n	8006ef8 <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006e6a:	687b      	ldr	r3, [r7, #4]
 8006e6c:	681b      	ldr	r3, [r3, #0]
 8006e6e:	3308      	adds	r3, #8
 8006e70:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e74:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8006e78:	e853 3f00 	ldrex	r3, [r3]
 8006e7c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8006e80:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8006e84:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006e88:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8006e8c:	687b      	ldr	r3, [r7, #4]
 8006e8e:	681b      	ldr	r3, [r3, #0]
 8006e90:	3308      	adds	r3, #8
 8006e92:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8006e96:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8006e9a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e9e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8006ea2:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8006ea6:	e841 2300 	strex	r3, r2, [r1]
 8006eaa:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8006eae:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8006eb2:	2b00      	cmp	r3, #0
 8006eb4:	d1d9      	bne.n	8006e6a <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8006eb6:	687b      	ldr	r3, [r7, #4]
 8006eb8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006ebc:	2b00      	cmp	r3, #0
 8006ebe:	d017      	beq.n	8006ef0 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8006ec0:	687b      	ldr	r3, [r7, #4]
 8006ec2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006ec6:	4a15      	ldr	r2, [pc, #84]	@ (8006f1c <HAL_UART_IRQHandler+0x2c0>)
 8006ec8:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8006eca:	687b      	ldr	r3, [r7, #4]
 8006ecc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006ed0:	4618      	mov	r0, r3
 8006ed2:	f7fc fce2 	bl	800389a <HAL_DMA_Abort_IT>
 8006ed6:	4603      	mov	r3, r0
 8006ed8:	2b00      	cmp	r3, #0
 8006eda:	d019      	beq.n	8006f10 <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8006edc:	687b      	ldr	r3, [r7, #4]
 8006ede:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006ee2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006ee4:	687a      	ldr	r2, [r7, #4]
 8006ee6:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 8006eea:	4610      	mov	r0, r2
 8006eec:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006eee:	e00f      	b.n	8006f10 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8006ef0:	6878      	ldr	r0, [r7, #4]
 8006ef2:	f000 f9ff 	bl	80072f4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006ef6:	e00b      	b.n	8006f10 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8006ef8:	6878      	ldr	r0, [r7, #4]
 8006efa:	f000 f9fb 	bl	80072f4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006efe:	e007      	b.n	8006f10 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8006f00:	6878      	ldr	r0, [r7, #4]
 8006f02:	f000 f9f7 	bl	80072f4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006f06:	687b      	ldr	r3, [r7, #4]
 8006f08:	2200      	movs	r2, #0
 8006f0a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 8006f0e:	e1dc      	b.n	80072ca <HAL_UART_IRQHandler+0x66e>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006f10:	bf00      	nop
    return;
 8006f12:	e1da      	b.n	80072ca <HAL_UART_IRQHandler+0x66e>
 8006f14:	10000001 	.word	0x10000001
 8006f18:	04000120 	.word	0x04000120
 8006f1c:	08007f9d 	.word	0x08007f9d

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006f20:	687b      	ldr	r3, [r7, #4]
 8006f22:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006f24:	2b01      	cmp	r3, #1
 8006f26:	f040 8170 	bne.w	800720a <HAL_UART_IRQHandler+0x5ae>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8006f2a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006f2e:	f003 0310 	and.w	r3, r3, #16
 8006f32:	2b00      	cmp	r3, #0
 8006f34:	f000 8169 	beq.w	800720a <HAL_UART_IRQHandler+0x5ae>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8006f38:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006f3c:	f003 0310 	and.w	r3, r3, #16
 8006f40:	2b00      	cmp	r3, #0
 8006f42:	f000 8162 	beq.w	800720a <HAL_UART_IRQHandler+0x5ae>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8006f46:	687b      	ldr	r3, [r7, #4]
 8006f48:	681b      	ldr	r3, [r3, #0]
 8006f4a:	2210      	movs	r2, #16
 8006f4c:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006f4e:	687b      	ldr	r3, [r7, #4]
 8006f50:	681b      	ldr	r3, [r3, #0]
 8006f52:	689b      	ldr	r3, [r3, #8]
 8006f54:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006f58:	2b40      	cmp	r3, #64	@ 0x40
 8006f5a:	f040 80d8 	bne.w	800710e <HAL_UART_IRQHandler+0x4b2>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8006f5e:	687b      	ldr	r3, [r7, #4]
 8006f60:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006f64:	681b      	ldr	r3, [r3, #0]
 8006f66:	685b      	ldr	r3, [r3, #4]
 8006f68:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8006f6c:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8006f70:	2b00      	cmp	r3, #0
 8006f72:	f000 80af 	beq.w	80070d4 <HAL_UART_IRQHandler+0x478>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8006f76:	687b      	ldr	r3, [r7, #4]
 8006f78:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8006f7c:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8006f80:	429a      	cmp	r2, r3
 8006f82:	f080 80a7 	bcs.w	80070d4 <HAL_UART_IRQHandler+0x478>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8006f86:	687b      	ldr	r3, [r7, #4]
 8006f88:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8006f8c:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8006f90:	687b      	ldr	r3, [r7, #4]
 8006f92:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006f96:	681b      	ldr	r3, [r3, #0]
 8006f98:	681b      	ldr	r3, [r3, #0]
 8006f9a:	f003 0320 	and.w	r3, r3, #32
 8006f9e:	2b00      	cmp	r3, #0
 8006fa0:	f040 8087 	bne.w	80070b2 <HAL_UART_IRQHandler+0x456>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006fa4:	687b      	ldr	r3, [r7, #4]
 8006fa6:	681b      	ldr	r3, [r3, #0]
 8006fa8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006fac:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8006fb0:	e853 3f00 	ldrex	r3, [r3]
 8006fb4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8006fb8:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8006fbc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006fc0:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8006fc4:	687b      	ldr	r3, [r7, #4]
 8006fc6:	681b      	ldr	r3, [r3, #0]
 8006fc8:	461a      	mov	r2, r3
 8006fca:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8006fce:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8006fd2:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006fd6:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8006fda:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8006fde:	e841 2300 	strex	r3, r2, [r1]
 8006fe2:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8006fe6:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8006fea:	2b00      	cmp	r3, #0
 8006fec:	d1da      	bne.n	8006fa4 <HAL_UART_IRQHandler+0x348>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006fee:	687b      	ldr	r3, [r7, #4]
 8006ff0:	681b      	ldr	r3, [r3, #0]
 8006ff2:	3308      	adds	r3, #8
 8006ff4:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006ff6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006ff8:	e853 3f00 	ldrex	r3, [r3]
 8006ffc:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8006ffe:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8007000:	f023 0301 	bic.w	r3, r3, #1
 8007004:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8007008:	687b      	ldr	r3, [r7, #4]
 800700a:	681b      	ldr	r3, [r3, #0]
 800700c:	3308      	adds	r3, #8
 800700e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8007012:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8007016:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007018:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800701a:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800701e:	e841 2300 	strex	r3, r2, [r1]
 8007022:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8007024:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8007026:	2b00      	cmp	r3, #0
 8007028:	d1e1      	bne.n	8006fee <HAL_UART_IRQHandler+0x392>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800702a:	687b      	ldr	r3, [r7, #4]
 800702c:	681b      	ldr	r3, [r3, #0]
 800702e:	3308      	adds	r3, #8
 8007030:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007032:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8007034:	e853 3f00 	ldrex	r3, [r3]
 8007038:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800703a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800703c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007040:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8007044:	687b      	ldr	r3, [r7, #4]
 8007046:	681b      	ldr	r3, [r3, #0]
 8007048:	3308      	adds	r3, #8
 800704a:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800704e:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8007050:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007052:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8007054:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8007056:	e841 2300 	strex	r3, r2, [r1]
 800705a:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800705c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800705e:	2b00      	cmp	r3, #0
 8007060:	d1e3      	bne.n	800702a <HAL_UART_IRQHandler+0x3ce>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8007062:	687b      	ldr	r3, [r7, #4]
 8007064:	2220      	movs	r2, #32
 8007066:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800706a:	687b      	ldr	r3, [r7, #4]
 800706c:	2200      	movs	r2, #0
 800706e:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007070:	687b      	ldr	r3, [r7, #4]
 8007072:	681b      	ldr	r3, [r3, #0]
 8007074:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007076:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007078:	e853 3f00 	ldrex	r3, [r3]
 800707c:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800707e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007080:	f023 0310 	bic.w	r3, r3, #16
 8007084:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8007088:	687b      	ldr	r3, [r7, #4]
 800708a:	681b      	ldr	r3, [r3, #0]
 800708c:	461a      	mov	r2, r3
 800708e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007092:	65bb      	str	r3, [r7, #88]	@ 0x58
 8007094:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007096:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8007098:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800709a:	e841 2300 	strex	r3, r2, [r1]
 800709e:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80070a0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80070a2:	2b00      	cmp	r3, #0
 80070a4:	d1e4      	bne.n	8007070 <HAL_UART_IRQHandler+0x414>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80070a6:	687b      	ldr	r3, [r7, #4]
 80070a8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80070ac:	4618      	mov	r0, r3
 80070ae:	f7fc fb9b 	bl	80037e8 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80070b2:	687b      	ldr	r3, [r7, #4]
 80070b4:	2202      	movs	r2, #2
 80070b6:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80070b8:	687b      	ldr	r3, [r7, #4]
 80070ba:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 80070be:	687b      	ldr	r3, [r7, #4]
 80070c0:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80070c4:	b29b      	uxth	r3, r3
 80070c6:	1ad3      	subs	r3, r2, r3
 80070c8:	b29b      	uxth	r3, r3
 80070ca:	4619      	mov	r1, r3
 80070cc:	6878      	ldr	r0, [r7, #4]
 80070ce:	f000 f91b 	bl	8007308 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 80070d2:	e0fc      	b.n	80072ce <HAL_UART_IRQHandler+0x672>
        if (nb_remaining_rx_data == huart->RxXferSize)
 80070d4:	687b      	ldr	r3, [r7, #4]
 80070d6:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80070da:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80070de:	429a      	cmp	r2, r3
 80070e0:	f040 80f5 	bne.w	80072ce <HAL_UART_IRQHandler+0x672>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 80070e4:	687b      	ldr	r3, [r7, #4]
 80070e6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80070ea:	681b      	ldr	r3, [r3, #0]
 80070ec:	681b      	ldr	r3, [r3, #0]
 80070ee:	f003 0320 	and.w	r3, r3, #32
 80070f2:	2b20      	cmp	r3, #32
 80070f4:	f040 80eb 	bne.w	80072ce <HAL_UART_IRQHandler+0x672>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80070f8:	687b      	ldr	r3, [r7, #4]
 80070fa:	2202      	movs	r2, #2
 80070fc:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80070fe:	687b      	ldr	r3, [r7, #4]
 8007100:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8007104:	4619      	mov	r1, r3
 8007106:	6878      	ldr	r0, [r7, #4]
 8007108:	f000 f8fe 	bl	8007308 <HAL_UARTEx_RxEventCallback>
      return;
 800710c:	e0df      	b.n	80072ce <HAL_UART_IRQHandler+0x672>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800710e:	687b      	ldr	r3, [r7, #4]
 8007110:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8007114:	687b      	ldr	r3, [r7, #4]
 8007116:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800711a:	b29b      	uxth	r3, r3
 800711c:	1ad3      	subs	r3, r2, r3
 800711e:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8007122:	687b      	ldr	r3, [r7, #4]
 8007124:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8007128:	b29b      	uxth	r3, r3
 800712a:	2b00      	cmp	r3, #0
 800712c:	f000 80d1 	beq.w	80072d2 <HAL_UART_IRQHandler+0x676>
          && (nb_rx_data > 0U))
 8007130:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8007134:	2b00      	cmp	r3, #0
 8007136:	f000 80cc 	beq.w	80072d2 <HAL_UART_IRQHandler+0x676>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800713a:	687b      	ldr	r3, [r7, #4]
 800713c:	681b      	ldr	r3, [r3, #0]
 800713e:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007140:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007142:	e853 3f00 	ldrex	r3, [r3]
 8007146:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8007148:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800714a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800714e:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8007152:	687b      	ldr	r3, [r7, #4]
 8007154:	681b      	ldr	r3, [r3, #0]
 8007156:	461a      	mov	r2, r3
 8007158:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800715c:	647b      	str	r3, [r7, #68]	@ 0x44
 800715e:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007160:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8007162:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007164:	e841 2300 	strex	r3, r2, [r1]
 8007168:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800716a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800716c:	2b00      	cmp	r3, #0
 800716e:	d1e4      	bne.n	800713a <HAL_UART_IRQHandler+0x4de>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8007170:	687b      	ldr	r3, [r7, #4]
 8007172:	681b      	ldr	r3, [r3, #0]
 8007174:	3308      	adds	r3, #8
 8007176:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007178:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800717a:	e853 3f00 	ldrex	r3, [r3]
 800717e:	623b      	str	r3, [r7, #32]
   return(result);
 8007180:	6a3b      	ldr	r3, [r7, #32]
 8007182:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007186:	f023 0301 	bic.w	r3, r3, #1
 800718a:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800718e:	687b      	ldr	r3, [r7, #4]
 8007190:	681b      	ldr	r3, [r3, #0]
 8007192:	3308      	adds	r3, #8
 8007194:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8007198:	633a      	str	r2, [r7, #48]	@ 0x30
 800719a:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800719c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800719e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80071a0:	e841 2300 	strex	r3, r2, [r1]
 80071a4:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80071a6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80071a8:	2b00      	cmp	r3, #0
 80071aa:	d1e1      	bne.n	8007170 <HAL_UART_IRQHandler+0x514>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80071ac:	687b      	ldr	r3, [r7, #4]
 80071ae:	2220      	movs	r2, #32
 80071b0:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80071b4:	687b      	ldr	r3, [r7, #4]
 80071b6:	2200      	movs	r2, #0
 80071b8:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80071ba:	687b      	ldr	r3, [r7, #4]
 80071bc:	2200      	movs	r2, #0
 80071be:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80071c0:	687b      	ldr	r3, [r7, #4]
 80071c2:	681b      	ldr	r3, [r3, #0]
 80071c4:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80071c6:	693b      	ldr	r3, [r7, #16]
 80071c8:	e853 3f00 	ldrex	r3, [r3]
 80071cc:	60fb      	str	r3, [r7, #12]
   return(result);
 80071ce:	68fb      	ldr	r3, [r7, #12]
 80071d0:	f023 0310 	bic.w	r3, r3, #16
 80071d4:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80071d8:	687b      	ldr	r3, [r7, #4]
 80071da:	681b      	ldr	r3, [r3, #0]
 80071dc:	461a      	mov	r2, r3
 80071de:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80071e2:	61fb      	str	r3, [r7, #28]
 80071e4:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80071e6:	69b9      	ldr	r1, [r7, #24]
 80071e8:	69fa      	ldr	r2, [r7, #28]
 80071ea:	e841 2300 	strex	r3, r2, [r1]
 80071ee:	617b      	str	r3, [r7, #20]
   return(result);
 80071f0:	697b      	ldr	r3, [r7, #20]
 80071f2:	2b00      	cmp	r3, #0
 80071f4:	d1e4      	bne.n	80071c0 <HAL_UART_IRQHandler+0x564>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80071f6:	687b      	ldr	r3, [r7, #4]
 80071f8:	2202      	movs	r2, #2
 80071fa:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80071fc:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8007200:	4619      	mov	r1, r3
 8007202:	6878      	ldr	r0, [r7, #4]
 8007204:	f000 f880 	bl	8007308 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8007208:	e063      	b.n	80072d2 <HAL_UART_IRQHandler+0x676>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800720a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800720e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8007212:	2b00      	cmp	r3, #0
 8007214:	d00e      	beq.n	8007234 <HAL_UART_IRQHandler+0x5d8>
 8007216:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800721a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800721e:	2b00      	cmp	r3, #0
 8007220:	d008      	beq.n	8007234 <HAL_UART_IRQHandler+0x5d8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8007222:	687b      	ldr	r3, [r7, #4]
 8007224:	681b      	ldr	r3, [r3, #0]
 8007226:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 800722a:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800722c:	6878      	ldr	r0, [r7, #4]
 800722e:	f001 fc13 	bl	8008a58 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8007232:	e051      	b.n	80072d8 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8007234:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007238:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800723c:	2b00      	cmp	r3, #0
 800723e:	d014      	beq.n	800726a <HAL_UART_IRQHandler+0x60e>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8007240:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007244:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007248:	2b00      	cmp	r3, #0
 800724a:	d105      	bne.n	8007258 <HAL_UART_IRQHandler+0x5fc>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 800724c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007250:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007254:	2b00      	cmp	r3, #0
 8007256:	d008      	beq.n	800726a <HAL_UART_IRQHandler+0x60e>
  {
    if (huart->TxISR != NULL)
 8007258:	687b      	ldr	r3, [r7, #4]
 800725a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800725c:	2b00      	cmp	r3, #0
 800725e:	d03a      	beq.n	80072d6 <HAL_UART_IRQHandler+0x67a>
    {
      huart->TxISR(huart);
 8007260:	687b      	ldr	r3, [r7, #4]
 8007262:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8007264:	6878      	ldr	r0, [r7, #4]
 8007266:	4798      	blx	r3
    }
    return;
 8007268:	e035      	b.n	80072d6 <HAL_UART_IRQHandler+0x67a>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800726a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800726e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007272:	2b00      	cmp	r3, #0
 8007274:	d009      	beq.n	800728a <HAL_UART_IRQHandler+0x62e>
 8007276:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800727a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800727e:	2b00      	cmp	r3, #0
 8007280:	d003      	beq.n	800728a <HAL_UART_IRQHandler+0x62e>
  {
    UART_EndTransmit_IT(huart);
 8007282:	6878      	ldr	r0, [r7, #4]
 8007284:	f000 fe9c 	bl	8007fc0 <UART_EndTransmit_IT>
    return;
 8007288:	e026      	b.n	80072d8 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 800728a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800728e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007292:	2b00      	cmp	r3, #0
 8007294:	d009      	beq.n	80072aa <HAL_UART_IRQHandler+0x64e>
 8007296:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800729a:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800729e:	2b00      	cmp	r3, #0
 80072a0:	d003      	beq.n	80072aa <HAL_UART_IRQHandler+0x64e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 80072a2:	6878      	ldr	r0, [r7, #4]
 80072a4:	f001 fbec 	bl	8008a80 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80072a8:	e016      	b.n	80072d8 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 80072aa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80072ae:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80072b2:	2b00      	cmp	r3, #0
 80072b4:	d010      	beq.n	80072d8 <HAL_UART_IRQHandler+0x67c>
 80072b6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80072ba:	2b00      	cmp	r3, #0
 80072bc:	da0c      	bge.n	80072d8 <HAL_UART_IRQHandler+0x67c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 80072be:	6878      	ldr	r0, [r7, #4]
 80072c0:	f001 fbd4 	bl	8008a6c <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80072c4:	e008      	b.n	80072d8 <HAL_UART_IRQHandler+0x67c>
      return;
 80072c6:	bf00      	nop
 80072c8:	e006      	b.n	80072d8 <HAL_UART_IRQHandler+0x67c>
    return;
 80072ca:	bf00      	nop
 80072cc:	e004      	b.n	80072d8 <HAL_UART_IRQHandler+0x67c>
      return;
 80072ce:	bf00      	nop
 80072d0:	e002      	b.n	80072d8 <HAL_UART_IRQHandler+0x67c>
      return;
 80072d2:	bf00      	nop
 80072d4:	e000      	b.n	80072d8 <HAL_UART_IRQHandler+0x67c>
    return;
 80072d6:	bf00      	nop
  }
}
 80072d8:	37e8      	adds	r7, #232	@ 0xe8
 80072da:	46bd      	mov	sp, r7
 80072dc:	bd80      	pop	{r7, pc}
 80072de:	bf00      	nop

080072e0 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80072e0:	b480      	push	{r7}
 80072e2:	b083      	sub	sp, #12
 80072e4:	af00      	add	r7, sp, #0
 80072e6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 80072e8:	bf00      	nop
 80072ea:	370c      	adds	r7, #12
 80072ec:	46bd      	mov	sp, r7
 80072ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072f2:	4770      	bx	lr

080072f4 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80072f4:	b480      	push	{r7}
 80072f6:	b083      	sub	sp, #12
 80072f8:	af00      	add	r7, sp, #0
 80072fa:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 80072fc:	bf00      	nop
 80072fe:	370c      	adds	r7, #12
 8007300:	46bd      	mov	sp, r7
 8007302:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007306:	4770      	bx	lr

08007308 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8007308:	b480      	push	{r7}
 800730a:	b083      	sub	sp, #12
 800730c:	af00      	add	r7, sp, #0
 800730e:	6078      	str	r0, [r7, #4]
 8007310:	460b      	mov	r3, r1
 8007312:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8007314:	bf00      	nop
 8007316:	370c      	adds	r7, #12
 8007318:	46bd      	mov	sp, r7
 800731a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800731e:	4770      	bx	lr

08007320 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007320:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007324:	b08c      	sub	sp, #48	@ 0x30
 8007326:	af00      	add	r7, sp, #0
 8007328:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800732a:	2300      	movs	r3, #0
 800732c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8007330:	697b      	ldr	r3, [r7, #20]
 8007332:	689a      	ldr	r2, [r3, #8]
 8007334:	697b      	ldr	r3, [r7, #20]
 8007336:	691b      	ldr	r3, [r3, #16]
 8007338:	431a      	orrs	r2, r3
 800733a:	697b      	ldr	r3, [r7, #20]
 800733c:	695b      	ldr	r3, [r3, #20]
 800733e:	431a      	orrs	r2, r3
 8007340:	697b      	ldr	r3, [r7, #20]
 8007342:	69db      	ldr	r3, [r3, #28]
 8007344:	4313      	orrs	r3, r2
 8007346:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8007348:	697b      	ldr	r3, [r7, #20]
 800734a:	681b      	ldr	r3, [r3, #0]
 800734c:	681a      	ldr	r2, [r3, #0]
 800734e:	4baa      	ldr	r3, [pc, #680]	@ (80075f8 <UART_SetConfig+0x2d8>)
 8007350:	4013      	ands	r3, r2
 8007352:	697a      	ldr	r2, [r7, #20]
 8007354:	6812      	ldr	r2, [r2, #0]
 8007356:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007358:	430b      	orrs	r3, r1
 800735a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800735c:	697b      	ldr	r3, [r7, #20]
 800735e:	681b      	ldr	r3, [r3, #0]
 8007360:	685b      	ldr	r3, [r3, #4]
 8007362:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8007366:	697b      	ldr	r3, [r7, #20]
 8007368:	68da      	ldr	r2, [r3, #12]
 800736a:	697b      	ldr	r3, [r7, #20]
 800736c:	681b      	ldr	r3, [r3, #0]
 800736e:	430a      	orrs	r2, r1
 8007370:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8007372:	697b      	ldr	r3, [r7, #20]
 8007374:	699b      	ldr	r3, [r3, #24]
 8007376:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8007378:	697b      	ldr	r3, [r7, #20]
 800737a:	681b      	ldr	r3, [r3, #0]
 800737c:	4a9f      	ldr	r2, [pc, #636]	@ (80075fc <UART_SetConfig+0x2dc>)
 800737e:	4293      	cmp	r3, r2
 8007380:	d004      	beq.n	800738c <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8007382:	697b      	ldr	r3, [r7, #20]
 8007384:	6a1b      	ldr	r3, [r3, #32]
 8007386:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007388:	4313      	orrs	r3, r2
 800738a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800738c:	697b      	ldr	r3, [r7, #20]
 800738e:	681b      	ldr	r3, [r3, #0]
 8007390:	689b      	ldr	r3, [r3, #8]
 8007392:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 8007396:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 800739a:	697a      	ldr	r2, [r7, #20]
 800739c:	6812      	ldr	r2, [r2, #0]
 800739e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80073a0:	430b      	orrs	r3, r1
 80073a2:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80073a4:	697b      	ldr	r3, [r7, #20]
 80073a6:	681b      	ldr	r3, [r3, #0]
 80073a8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80073aa:	f023 010f 	bic.w	r1, r3, #15
 80073ae:	697b      	ldr	r3, [r7, #20]
 80073b0:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80073b2:	697b      	ldr	r3, [r7, #20]
 80073b4:	681b      	ldr	r3, [r3, #0]
 80073b6:	430a      	orrs	r2, r1
 80073b8:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80073ba:	697b      	ldr	r3, [r7, #20]
 80073bc:	681b      	ldr	r3, [r3, #0]
 80073be:	4a90      	ldr	r2, [pc, #576]	@ (8007600 <UART_SetConfig+0x2e0>)
 80073c0:	4293      	cmp	r3, r2
 80073c2:	d125      	bne.n	8007410 <UART_SetConfig+0xf0>
 80073c4:	4b8f      	ldr	r3, [pc, #572]	@ (8007604 <UART_SetConfig+0x2e4>)
 80073c6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80073ca:	f003 0303 	and.w	r3, r3, #3
 80073ce:	2b03      	cmp	r3, #3
 80073d0:	d81a      	bhi.n	8007408 <UART_SetConfig+0xe8>
 80073d2:	a201      	add	r2, pc, #4	@ (adr r2, 80073d8 <UART_SetConfig+0xb8>)
 80073d4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80073d8:	080073e9 	.word	0x080073e9
 80073dc:	080073f9 	.word	0x080073f9
 80073e0:	080073f1 	.word	0x080073f1
 80073e4:	08007401 	.word	0x08007401
 80073e8:	2301      	movs	r3, #1
 80073ea:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80073ee:	e116      	b.n	800761e <UART_SetConfig+0x2fe>
 80073f0:	2302      	movs	r3, #2
 80073f2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80073f6:	e112      	b.n	800761e <UART_SetConfig+0x2fe>
 80073f8:	2304      	movs	r3, #4
 80073fa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80073fe:	e10e      	b.n	800761e <UART_SetConfig+0x2fe>
 8007400:	2308      	movs	r3, #8
 8007402:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007406:	e10a      	b.n	800761e <UART_SetConfig+0x2fe>
 8007408:	2310      	movs	r3, #16
 800740a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800740e:	e106      	b.n	800761e <UART_SetConfig+0x2fe>
 8007410:	697b      	ldr	r3, [r7, #20]
 8007412:	681b      	ldr	r3, [r3, #0]
 8007414:	4a7c      	ldr	r2, [pc, #496]	@ (8007608 <UART_SetConfig+0x2e8>)
 8007416:	4293      	cmp	r3, r2
 8007418:	d138      	bne.n	800748c <UART_SetConfig+0x16c>
 800741a:	4b7a      	ldr	r3, [pc, #488]	@ (8007604 <UART_SetConfig+0x2e4>)
 800741c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007420:	f003 030c 	and.w	r3, r3, #12
 8007424:	2b0c      	cmp	r3, #12
 8007426:	d82d      	bhi.n	8007484 <UART_SetConfig+0x164>
 8007428:	a201      	add	r2, pc, #4	@ (adr r2, 8007430 <UART_SetConfig+0x110>)
 800742a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800742e:	bf00      	nop
 8007430:	08007465 	.word	0x08007465
 8007434:	08007485 	.word	0x08007485
 8007438:	08007485 	.word	0x08007485
 800743c:	08007485 	.word	0x08007485
 8007440:	08007475 	.word	0x08007475
 8007444:	08007485 	.word	0x08007485
 8007448:	08007485 	.word	0x08007485
 800744c:	08007485 	.word	0x08007485
 8007450:	0800746d 	.word	0x0800746d
 8007454:	08007485 	.word	0x08007485
 8007458:	08007485 	.word	0x08007485
 800745c:	08007485 	.word	0x08007485
 8007460:	0800747d 	.word	0x0800747d
 8007464:	2300      	movs	r3, #0
 8007466:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800746a:	e0d8      	b.n	800761e <UART_SetConfig+0x2fe>
 800746c:	2302      	movs	r3, #2
 800746e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007472:	e0d4      	b.n	800761e <UART_SetConfig+0x2fe>
 8007474:	2304      	movs	r3, #4
 8007476:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800747a:	e0d0      	b.n	800761e <UART_SetConfig+0x2fe>
 800747c:	2308      	movs	r3, #8
 800747e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007482:	e0cc      	b.n	800761e <UART_SetConfig+0x2fe>
 8007484:	2310      	movs	r3, #16
 8007486:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800748a:	e0c8      	b.n	800761e <UART_SetConfig+0x2fe>
 800748c:	697b      	ldr	r3, [r7, #20]
 800748e:	681b      	ldr	r3, [r3, #0]
 8007490:	4a5e      	ldr	r2, [pc, #376]	@ (800760c <UART_SetConfig+0x2ec>)
 8007492:	4293      	cmp	r3, r2
 8007494:	d125      	bne.n	80074e2 <UART_SetConfig+0x1c2>
 8007496:	4b5b      	ldr	r3, [pc, #364]	@ (8007604 <UART_SetConfig+0x2e4>)
 8007498:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800749c:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 80074a0:	2b30      	cmp	r3, #48	@ 0x30
 80074a2:	d016      	beq.n	80074d2 <UART_SetConfig+0x1b2>
 80074a4:	2b30      	cmp	r3, #48	@ 0x30
 80074a6:	d818      	bhi.n	80074da <UART_SetConfig+0x1ba>
 80074a8:	2b20      	cmp	r3, #32
 80074aa:	d00a      	beq.n	80074c2 <UART_SetConfig+0x1a2>
 80074ac:	2b20      	cmp	r3, #32
 80074ae:	d814      	bhi.n	80074da <UART_SetConfig+0x1ba>
 80074b0:	2b00      	cmp	r3, #0
 80074b2:	d002      	beq.n	80074ba <UART_SetConfig+0x19a>
 80074b4:	2b10      	cmp	r3, #16
 80074b6:	d008      	beq.n	80074ca <UART_SetConfig+0x1aa>
 80074b8:	e00f      	b.n	80074da <UART_SetConfig+0x1ba>
 80074ba:	2300      	movs	r3, #0
 80074bc:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80074c0:	e0ad      	b.n	800761e <UART_SetConfig+0x2fe>
 80074c2:	2302      	movs	r3, #2
 80074c4:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80074c8:	e0a9      	b.n	800761e <UART_SetConfig+0x2fe>
 80074ca:	2304      	movs	r3, #4
 80074cc:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80074d0:	e0a5      	b.n	800761e <UART_SetConfig+0x2fe>
 80074d2:	2308      	movs	r3, #8
 80074d4:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80074d8:	e0a1      	b.n	800761e <UART_SetConfig+0x2fe>
 80074da:	2310      	movs	r3, #16
 80074dc:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80074e0:	e09d      	b.n	800761e <UART_SetConfig+0x2fe>
 80074e2:	697b      	ldr	r3, [r7, #20]
 80074e4:	681b      	ldr	r3, [r3, #0]
 80074e6:	4a4a      	ldr	r2, [pc, #296]	@ (8007610 <UART_SetConfig+0x2f0>)
 80074e8:	4293      	cmp	r3, r2
 80074ea:	d125      	bne.n	8007538 <UART_SetConfig+0x218>
 80074ec:	4b45      	ldr	r3, [pc, #276]	@ (8007604 <UART_SetConfig+0x2e4>)
 80074ee:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80074f2:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 80074f6:	2bc0      	cmp	r3, #192	@ 0xc0
 80074f8:	d016      	beq.n	8007528 <UART_SetConfig+0x208>
 80074fa:	2bc0      	cmp	r3, #192	@ 0xc0
 80074fc:	d818      	bhi.n	8007530 <UART_SetConfig+0x210>
 80074fe:	2b80      	cmp	r3, #128	@ 0x80
 8007500:	d00a      	beq.n	8007518 <UART_SetConfig+0x1f8>
 8007502:	2b80      	cmp	r3, #128	@ 0x80
 8007504:	d814      	bhi.n	8007530 <UART_SetConfig+0x210>
 8007506:	2b00      	cmp	r3, #0
 8007508:	d002      	beq.n	8007510 <UART_SetConfig+0x1f0>
 800750a:	2b40      	cmp	r3, #64	@ 0x40
 800750c:	d008      	beq.n	8007520 <UART_SetConfig+0x200>
 800750e:	e00f      	b.n	8007530 <UART_SetConfig+0x210>
 8007510:	2300      	movs	r3, #0
 8007512:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007516:	e082      	b.n	800761e <UART_SetConfig+0x2fe>
 8007518:	2302      	movs	r3, #2
 800751a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800751e:	e07e      	b.n	800761e <UART_SetConfig+0x2fe>
 8007520:	2304      	movs	r3, #4
 8007522:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007526:	e07a      	b.n	800761e <UART_SetConfig+0x2fe>
 8007528:	2308      	movs	r3, #8
 800752a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800752e:	e076      	b.n	800761e <UART_SetConfig+0x2fe>
 8007530:	2310      	movs	r3, #16
 8007532:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007536:	e072      	b.n	800761e <UART_SetConfig+0x2fe>
 8007538:	697b      	ldr	r3, [r7, #20]
 800753a:	681b      	ldr	r3, [r3, #0]
 800753c:	4a35      	ldr	r2, [pc, #212]	@ (8007614 <UART_SetConfig+0x2f4>)
 800753e:	4293      	cmp	r3, r2
 8007540:	d12a      	bne.n	8007598 <UART_SetConfig+0x278>
 8007542:	4b30      	ldr	r3, [pc, #192]	@ (8007604 <UART_SetConfig+0x2e4>)
 8007544:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007548:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800754c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007550:	d01a      	beq.n	8007588 <UART_SetConfig+0x268>
 8007552:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007556:	d81b      	bhi.n	8007590 <UART_SetConfig+0x270>
 8007558:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800755c:	d00c      	beq.n	8007578 <UART_SetConfig+0x258>
 800755e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007562:	d815      	bhi.n	8007590 <UART_SetConfig+0x270>
 8007564:	2b00      	cmp	r3, #0
 8007566:	d003      	beq.n	8007570 <UART_SetConfig+0x250>
 8007568:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800756c:	d008      	beq.n	8007580 <UART_SetConfig+0x260>
 800756e:	e00f      	b.n	8007590 <UART_SetConfig+0x270>
 8007570:	2300      	movs	r3, #0
 8007572:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007576:	e052      	b.n	800761e <UART_SetConfig+0x2fe>
 8007578:	2302      	movs	r3, #2
 800757a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800757e:	e04e      	b.n	800761e <UART_SetConfig+0x2fe>
 8007580:	2304      	movs	r3, #4
 8007582:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007586:	e04a      	b.n	800761e <UART_SetConfig+0x2fe>
 8007588:	2308      	movs	r3, #8
 800758a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800758e:	e046      	b.n	800761e <UART_SetConfig+0x2fe>
 8007590:	2310      	movs	r3, #16
 8007592:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007596:	e042      	b.n	800761e <UART_SetConfig+0x2fe>
 8007598:	697b      	ldr	r3, [r7, #20]
 800759a:	681b      	ldr	r3, [r3, #0]
 800759c:	4a17      	ldr	r2, [pc, #92]	@ (80075fc <UART_SetConfig+0x2dc>)
 800759e:	4293      	cmp	r3, r2
 80075a0:	d13a      	bne.n	8007618 <UART_SetConfig+0x2f8>
 80075a2:	4b18      	ldr	r3, [pc, #96]	@ (8007604 <UART_SetConfig+0x2e4>)
 80075a4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80075a8:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80075ac:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80075b0:	d01a      	beq.n	80075e8 <UART_SetConfig+0x2c8>
 80075b2:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80075b6:	d81b      	bhi.n	80075f0 <UART_SetConfig+0x2d0>
 80075b8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80075bc:	d00c      	beq.n	80075d8 <UART_SetConfig+0x2b8>
 80075be:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80075c2:	d815      	bhi.n	80075f0 <UART_SetConfig+0x2d0>
 80075c4:	2b00      	cmp	r3, #0
 80075c6:	d003      	beq.n	80075d0 <UART_SetConfig+0x2b0>
 80075c8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80075cc:	d008      	beq.n	80075e0 <UART_SetConfig+0x2c0>
 80075ce:	e00f      	b.n	80075f0 <UART_SetConfig+0x2d0>
 80075d0:	2300      	movs	r3, #0
 80075d2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80075d6:	e022      	b.n	800761e <UART_SetConfig+0x2fe>
 80075d8:	2302      	movs	r3, #2
 80075da:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80075de:	e01e      	b.n	800761e <UART_SetConfig+0x2fe>
 80075e0:	2304      	movs	r3, #4
 80075e2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80075e6:	e01a      	b.n	800761e <UART_SetConfig+0x2fe>
 80075e8:	2308      	movs	r3, #8
 80075ea:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80075ee:	e016      	b.n	800761e <UART_SetConfig+0x2fe>
 80075f0:	2310      	movs	r3, #16
 80075f2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80075f6:	e012      	b.n	800761e <UART_SetConfig+0x2fe>
 80075f8:	cfff69f3 	.word	0xcfff69f3
 80075fc:	40008000 	.word	0x40008000
 8007600:	40013800 	.word	0x40013800
 8007604:	40021000 	.word	0x40021000
 8007608:	40004400 	.word	0x40004400
 800760c:	40004800 	.word	0x40004800
 8007610:	40004c00 	.word	0x40004c00
 8007614:	40005000 	.word	0x40005000
 8007618:	2310      	movs	r3, #16
 800761a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800761e:	697b      	ldr	r3, [r7, #20]
 8007620:	681b      	ldr	r3, [r3, #0]
 8007622:	4aae      	ldr	r2, [pc, #696]	@ (80078dc <UART_SetConfig+0x5bc>)
 8007624:	4293      	cmp	r3, r2
 8007626:	f040 8097 	bne.w	8007758 <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800762a:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800762e:	2b08      	cmp	r3, #8
 8007630:	d823      	bhi.n	800767a <UART_SetConfig+0x35a>
 8007632:	a201      	add	r2, pc, #4	@ (adr r2, 8007638 <UART_SetConfig+0x318>)
 8007634:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007638:	0800765d 	.word	0x0800765d
 800763c:	0800767b 	.word	0x0800767b
 8007640:	08007665 	.word	0x08007665
 8007644:	0800767b 	.word	0x0800767b
 8007648:	0800766b 	.word	0x0800766b
 800764c:	0800767b 	.word	0x0800767b
 8007650:	0800767b 	.word	0x0800767b
 8007654:	0800767b 	.word	0x0800767b
 8007658:	08007673 	.word	0x08007673
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800765c:	f7fd f8cc 	bl	80047f8 <HAL_RCC_GetPCLK1Freq>
 8007660:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8007662:	e010      	b.n	8007686 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007664:	4b9e      	ldr	r3, [pc, #632]	@ (80078e0 <UART_SetConfig+0x5c0>)
 8007666:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8007668:	e00d      	b.n	8007686 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800766a:	f7fd f857 	bl	800471c <HAL_RCC_GetSysClockFreq>
 800766e:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8007670:	e009      	b.n	8007686 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007672:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007676:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8007678:	e005      	b.n	8007686 <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 800767a:	2300      	movs	r3, #0
 800767c:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800767e:	2301      	movs	r3, #1
 8007680:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8007684:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8007686:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007688:	2b00      	cmp	r3, #0
 800768a:	f000 8130 	beq.w	80078ee <UART_SetConfig+0x5ce>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800768e:	697b      	ldr	r3, [r7, #20]
 8007690:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007692:	4a94      	ldr	r2, [pc, #592]	@ (80078e4 <UART_SetConfig+0x5c4>)
 8007694:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007698:	461a      	mov	r2, r3
 800769a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800769c:	fbb3 f3f2 	udiv	r3, r3, r2
 80076a0:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80076a2:	697b      	ldr	r3, [r7, #20]
 80076a4:	685a      	ldr	r2, [r3, #4]
 80076a6:	4613      	mov	r3, r2
 80076a8:	005b      	lsls	r3, r3, #1
 80076aa:	4413      	add	r3, r2
 80076ac:	69ba      	ldr	r2, [r7, #24]
 80076ae:	429a      	cmp	r2, r3
 80076b0:	d305      	bcc.n	80076be <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 80076b2:	697b      	ldr	r3, [r7, #20]
 80076b4:	685b      	ldr	r3, [r3, #4]
 80076b6:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80076b8:	69ba      	ldr	r2, [r7, #24]
 80076ba:	429a      	cmp	r2, r3
 80076bc:	d903      	bls.n	80076c6 <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 80076be:	2301      	movs	r3, #1
 80076c0:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80076c4:	e113      	b.n	80078ee <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80076c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80076c8:	2200      	movs	r2, #0
 80076ca:	60bb      	str	r3, [r7, #8]
 80076cc:	60fa      	str	r2, [r7, #12]
 80076ce:	697b      	ldr	r3, [r7, #20]
 80076d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80076d2:	4a84      	ldr	r2, [pc, #528]	@ (80078e4 <UART_SetConfig+0x5c4>)
 80076d4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80076d8:	b29b      	uxth	r3, r3
 80076da:	2200      	movs	r2, #0
 80076dc:	603b      	str	r3, [r7, #0]
 80076de:	607a      	str	r2, [r7, #4]
 80076e0:	e9d7 2300 	ldrd	r2, r3, [r7]
 80076e4:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80076e8:	f7f9 f930 	bl	800094c <__aeabi_uldivmod>
 80076ec:	4602      	mov	r2, r0
 80076ee:	460b      	mov	r3, r1
 80076f0:	4610      	mov	r0, r2
 80076f2:	4619      	mov	r1, r3
 80076f4:	f04f 0200 	mov.w	r2, #0
 80076f8:	f04f 0300 	mov.w	r3, #0
 80076fc:	020b      	lsls	r3, r1, #8
 80076fe:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8007702:	0202      	lsls	r2, r0, #8
 8007704:	6979      	ldr	r1, [r7, #20]
 8007706:	6849      	ldr	r1, [r1, #4]
 8007708:	0849      	lsrs	r1, r1, #1
 800770a:	2000      	movs	r0, #0
 800770c:	460c      	mov	r4, r1
 800770e:	4605      	mov	r5, r0
 8007710:	eb12 0804 	adds.w	r8, r2, r4
 8007714:	eb43 0905 	adc.w	r9, r3, r5
 8007718:	697b      	ldr	r3, [r7, #20]
 800771a:	685b      	ldr	r3, [r3, #4]
 800771c:	2200      	movs	r2, #0
 800771e:	469a      	mov	sl, r3
 8007720:	4693      	mov	fp, r2
 8007722:	4652      	mov	r2, sl
 8007724:	465b      	mov	r3, fp
 8007726:	4640      	mov	r0, r8
 8007728:	4649      	mov	r1, r9
 800772a:	f7f9 f90f 	bl	800094c <__aeabi_uldivmod>
 800772e:	4602      	mov	r2, r0
 8007730:	460b      	mov	r3, r1
 8007732:	4613      	mov	r3, r2
 8007734:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8007736:	6a3b      	ldr	r3, [r7, #32]
 8007738:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800773c:	d308      	bcc.n	8007750 <UART_SetConfig+0x430>
 800773e:	6a3b      	ldr	r3, [r7, #32]
 8007740:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007744:	d204      	bcs.n	8007750 <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 8007746:	697b      	ldr	r3, [r7, #20]
 8007748:	681b      	ldr	r3, [r3, #0]
 800774a:	6a3a      	ldr	r2, [r7, #32]
 800774c:	60da      	str	r2, [r3, #12]
 800774e:	e0ce      	b.n	80078ee <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 8007750:	2301      	movs	r3, #1
 8007752:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8007756:	e0ca      	b.n	80078ee <UART_SetConfig+0x5ce>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007758:	697b      	ldr	r3, [r7, #20]
 800775a:	69db      	ldr	r3, [r3, #28]
 800775c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007760:	d166      	bne.n	8007830 <UART_SetConfig+0x510>
  {
    switch (clocksource)
 8007762:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8007766:	2b08      	cmp	r3, #8
 8007768:	d827      	bhi.n	80077ba <UART_SetConfig+0x49a>
 800776a:	a201      	add	r2, pc, #4	@ (adr r2, 8007770 <UART_SetConfig+0x450>)
 800776c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007770:	08007795 	.word	0x08007795
 8007774:	0800779d 	.word	0x0800779d
 8007778:	080077a5 	.word	0x080077a5
 800777c:	080077bb 	.word	0x080077bb
 8007780:	080077ab 	.word	0x080077ab
 8007784:	080077bb 	.word	0x080077bb
 8007788:	080077bb 	.word	0x080077bb
 800778c:	080077bb 	.word	0x080077bb
 8007790:	080077b3 	.word	0x080077b3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007794:	f7fd f830 	bl	80047f8 <HAL_RCC_GetPCLK1Freq>
 8007798:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800779a:	e014      	b.n	80077c6 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800779c:	f7fd f842 	bl	8004824 <HAL_RCC_GetPCLK2Freq>
 80077a0:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80077a2:	e010      	b.n	80077c6 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80077a4:	4b4e      	ldr	r3, [pc, #312]	@ (80078e0 <UART_SetConfig+0x5c0>)
 80077a6:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80077a8:	e00d      	b.n	80077c6 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80077aa:	f7fc ffb7 	bl	800471c <HAL_RCC_GetSysClockFreq>
 80077ae:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80077b0:	e009      	b.n	80077c6 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80077b2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80077b6:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80077b8:	e005      	b.n	80077c6 <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 80077ba:	2300      	movs	r3, #0
 80077bc:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 80077be:	2301      	movs	r3, #1
 80077c0:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 80077c4:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80077c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80077c8:	2b00      	cmp	r3, #0
 80077ca:	f000 8090 	beq.w	80078ee <UART_SetConfig+0x5ce>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80077ce:	697b      	ldr	r3, [r7, #20]
 80077d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80077d2:	4a44      	ldr	r2, [pc, #272]	@ (80078e4 <UART_SetConfig+0x5c4>)
 80077d4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80077d8:	461a      	mov	r2, r3
 80077da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80077dc:	fbb3 f3f2 	udiv	r3, r3, r2
 80077e0:	005a      	lsls	r2, r3, #1
 80077e2:	697b      	ldr	r3, [r7, #20]
 80077e4:	685b      	ldr	r3, [r3, #4]
 80077e6:	085b      	lsrs	r3, r3, #1
 80077e8:	441a      	add	r2, r3
 80077ea:	697b      	ldr	r3, [r7, #20]
 80077ec:	685b      	ldr	r3, [r3, #4]
 80077ee:	fbb2 f3f3 	udiv	r3, r2, r3
 80077f2:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80077f4:	6a3b      	ldr	r3, [r7, #32]
 80077f6:	2b0f      	cmp	r3, #15
 80077f8:	d916      	bls.n	8007828 <UART_SetConfig+0x508>
 80077fa:	6a3b      	ldr	r3, [r7, #32]
 80077fc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007800:	d212      	bcs.n	8007828 <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8007802:	6a3b      	ldr	r3, [r7, #32]
 8007804:	b29b      	uxth	r3, r3
 8007806:	f023 030f 	bic.w	r3, r3, #15
 800780a:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800780c:	6a3b      	ldr	r3, [r7, #32]
 800780e:	085b      	lsrs	r3, r3, #1
 8007810:	b29b      	uxth	r3, r3
 8007812:	f003 0307 	and.w	r3, r3, #7
 8007816:	b29a      	uxth	r2, r3
 8007818:	8bfb      	ldrh	r3, [r7, #30]
 800781a:	4313      	orrs	r3, r2
 800781c:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 800781e:	697b      	ldr	r3, [r7, #20]
 8007820:	681b      	ldr	r3, [r3, #0]
 8007822:	8bfa      	ldrh	r2, [r7, #30]
 8007824:	60da      	str	r2, [r3, #12]
 8007826:	e062      	b.n	80078ee <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 8007828:	2301      	movs	r3, #1
 800782a:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800782e:	e05e      	b.n	80078ee <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 8007830:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8007834:	2b08      	cmp	r3, #8
 8007836:	d828      	bhi.n	800788a <UART_SetConfig+0x56a>
 8007838:	a201      	add	r2, pc, #4	@ (adr r2, 8007840 <UART_SetConfig+0x520>)
 800783a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800783e:	bf00      	nop
 8007840:	08007865 	.word	0x08007865
 8007844:	0800786d 	.word	0x0800786d
 8007848:	08007875 	.word	0x08007875
 800784c:	0800788b 	.word	0x0800788b
 8007850:	0800787b 	.word	0x0800787b
 8007854:	0800788b 	.word	0x0800788b
 8007858:	0800788b 	.word	0x0800788b
 800785c:	0800788b 	.word	0x0800788b
 8007860:	08007883 	.word	0x08007883
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007864:	f7fc ffc8 	bl	80047f8 <HAL_RCC_GetPCLK1Freq>
 8007868:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800786a:	e014      	b.n	8007896 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800786c:	f7fc ffda 	bl	8004824 <HAL_RCC_GetPCLK2Freq>
 8007870:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8007872:	e010      	b.n	8007896 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007874:	4b1a      	ldr	r3, [pc, #104]	@ (80078e0 <UART_SetConfig+0x5c0>)
 8007876:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8007878:	e00d      	b.n	8007896 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800787a:	f7fc ff4f 	bl	800471c <HAL_RCC_GetSysClockFreq>
 800787e:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8007880:	e009      	b.n	8007896 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007882:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007886:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8007888:	e005      	b.n	8007896 <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 800788a:	2300      	movs	r3, #0
 800788c:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800788e:	2301      	movs	r3, #1
 8007890:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8007894:	bf00      	nop
    }

    if (pclk != 0U)
 8007896:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007898:	2b00      	cmp	r3, #0
 800789a:	d028      	beq.n	80078ee <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800789c:	697b      	ldr	r3, [r7, #20]
 800789e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80078a0:	4a10      	ldr	r2, [pc, #64]	@ (80078e4 <UART_SetConfig+0x5c4>)
 80078a2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80078a6:	461a      	mov	r2, r3
 80078a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80078aa:	fbb3 f2f2 	udiv	r2, r3, r2
 80078ae:	697b      	ldr	r3, [r7, #20]
 80078b0:	685b      	ldr	r3, [r3, #4]
 80078b2:	085b      	lsrs	r3, r3, #1
 80078b4:	441a      	add	r2, r3
 80078b6:	697b      	ldr	r3, [r7, #20]
 80078b8:	685b      	ldr	r3, [r3, #4]
 80078ba:	fbb2 f3f3 	udiv	r3, r2, r3
 80078be:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80078c0:	6a3b      	ldr	r3, [r7, #32]
 80078c2:	2b0f      	cmp	r3, #15
 80078c4:	d910      	bls.n	80078e8 <UART_SetConfig+0x5c8>
 80078c6:	6a3b      	ldr	r3, [r7, #32]
 80078c8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80078cc:	d20c      	bcs.n	80078e8 <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80078ce:	6a3b      	ldr	r3, [r7, #32]
 80078d0:	b29a      	uxth	r2, r3
 80078d2:	697b      	ldr	r3, [r7, #20]
 80078d4:	681b      	ldr	r3, [r3, #0]
 80078d6:	60da      	str	r2, [r3, #12]
 80078d8:	e009      	b.n	80078ee <UART_SetConfig+0x5ce>
 80078da:	bf00      	nop
 80078dc:	40008000 	.word	0x40008000
 80078e0:	00f42400 	.word	0x00f42400
 80078e4:	080098b4 	.word	0x080098b4
      }
      else
      {
        ret = HAL_ERROR;
 80078e8:	2301      	movs	r3, #1
 80078ea:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 80078ee:	697b      	ldr	r3, [r7, #20]
 80078f0:	2201      	movs	r2, #1
 80078f2:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 80078f6:	697b      	ldr	r3, [r7, #20]
 80078f8:	2201      	movs	r2, #1
 80078fa:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80078fe:	697b      	ldr	r3, [r7, #20]
 8007900:	2200      	movs	r2, #0
 8007902:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8007904:	697b      	ldr	r3, [r7, #20]
 8007906:	2200      	movs	r2, #0
 8007908:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800790a:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 800790e:	4618      	mov	r0, r3
 8007910:	3730      	adds	r7, #48	@ 0x30
 8007912:	46bd      	mov	sp, r7
 8007914:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08007918 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8007918:	b480      	push	{r7}
 800791a:	b083      	sub	sp, #12
 800791c:	af00      	add	r7, sp, #0
 800791e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8007920:	687b      	ldr	r3, [r7, #4]
 8007922:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007924:	f003 0308 	and.w	r3, r3, #8
 8007928:	2b00      	cmp	r3, #0
 800792a:	d00a      	beq.n	8007942 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800792c:	687b      	ldr	r3, [r7, #4]
 800792e:	681b      	ldr	r3, [r3, #0]
 8007930:	685b      	ldr	r3, [r3, #4]
 8007932:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8007936:	687b      	ldr	r3, [r7, #4]
 8007938:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800793a:	687b      	ldr	r3, [r7, #4]
 800793c:	681b      	ldr	r3, [r3, #0]
 800793e:	430a      	orrs	r2, r1
 8007940:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8007942:	687b      	ldr	r3, [r7, #4]
 8007944:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007946:	f003 0301 	and.w	r3, r3, #1
 800794a:	2b00      	cmp	r3, #0
 800794c:	d00a      	beq.n	8007964 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800794e:	687b      	ldr	r3, [r7, #4]
 8007950:	681b      	ldr	r3, [r3, #0]
 8007952:	685b      	ldr	r3, [r3, #4]
 8007954:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8007958:	687b      	ldr	r3, [r7, #4]
 800795a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800795c:	687b      	ldr	r3, [r7, #4]
 800795e:	681b      	ldr	r3, [r3, #0]
 8007960:	430a      	orrs	r2, r1
 8007962:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8007964:	687b      	ldr	r3, [r7, #4]
 8007966:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007968:	f003 0302 	and.w	r3, r3, #2
 800796c:	2b00      	cmp	r3, #0
 800796e:	d00a      	beq.n	8007986 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8007970:	687b      	ldr	r3, [r7, #4]
 8007972:	681b      	ldr	r3, [r3, #0]
 8007974:	685b      	ldr	r3, [r3, #4]
 8007976:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800797a:	687b      	ldr	r3, [r7, #4]
 800797c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800797e:	687b      	ldr	r3, [r7, #4]
 8007980:	681b      	ldr	r3, [r3, #0]
 8007982:	430a      	orrs	r2, r1
 8007984:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8007986:	687b      	ldr	r3, [r7, #4]
 8007988:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800798a:	f003 0304 	and.w	r3, r3, #4
 800798e:	2b00      	cmp	r3, #0
 8007990:	d00a      	beq.n	80079a8 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8007992:	687b      	ldr	r3, [r7, #4]
 8007994:	681b      	ldr	r3, [r3, #0]
 8007996:	685b      	ldr	r3, [r3, #4]
 8007998:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800799c:	687b      	ldr	r3, [r7, #4]
 800799e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80079a0:	687b      	ldr	r3, [r7, #4]
 80079a2:	681b      	ldr	r3, [r3, #0]
 80079a4:	430a      	orrs	r2, r1
 80079a6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80079a8:	687b      	ldr	r3, [r7, #4]
 80079aa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80079ac:	f003 0310 	and.w	r3, r3, #16
 80079b0:	2b00      	cmp	r3, #0
 80079b2:	d00a      	beq.n	80079ca <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80079b4:	687b      	ldr	r3, [r7, #4]
 80079b6:	681b      	ldr	r3, [r3, #0]
 80079b8:	689b      	ldr	r3, [r3, #8]
 80079ba:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 80079be:	687b      	ldr	r3, [r7, #4]
 80079c0:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80079c2:	687b      	ldr	r3, [r7, #4]
 80079c4:	681b      	ldr	r3, [r3, #0]
 80079c6:	430a      	orrs	r2, r1
 80079c8:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80079ca:	687b      	ldr	r3, [r7, #4]
 80079cc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80079ce:	f003 0320 	and.w	r3, r3, #32
 80079d2:	2b00      	cmp	r3, #0
 80079d4:	d00a      	beq.n	80079ec <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80079d6:	687b      	ldr	r3, [r7, #4]
 80079d8:	681b      	ldr	r3, [r3, #0]
 80079da:	689b      	ldr	r3, [r3, #8]
 80079dc:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 80079e0:	687b      	ldr	r3, [r7, #4]
 80079e2:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80079e4:	687b      	ldr	r3, [r7, #4]
 80079e6:	681b      	ldr	r3, [r3, #0]
 80079e8:	430a      	orrs	r2, r1
 80079ea:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80079ec:	687b      	ldr	r3, [r7, #4]
 80079ee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80079f0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80079f4:	2b00      	cmp	r3, #0
 80079f6:	d01a      	beq.n	8007a2e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80079f8:	687b      	ldr	r3, [r7, #4]
 80079fa:	681b      	ldr	r3, [r3, #0]
 80079fc:	685b      	ldr	r3, [r3, #4]
 80079fe:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8007a02:	687b      	ldr	r3, [r7, #4]
 8007a04:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007a06:	687b      	ldr	r3, [r7, #4]
 8007a08:	681b      	ldr	r3, [r3, #0]
 8007a0a:	430a      	orrs	r2, r1
 8007a0c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8007a0e:	687b      	ldr	r3, [r7, #4]
 8007a10:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007a12:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007a16:	d10a      	bne.n	8007a2e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8007a18:	687b      	ldr	r3, [r7, #4]
 8007a1a:	681b      	ldr	r3, [r3, #0]
 8007a1c:	685b      	ldr	r3, [r3, #4]
 8007a1e:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8007a22:	687b      	ldr	r3, [r7, #4]
 8007a24:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8007a26:	687b      	ldr	r3, [r7, #4]
 8007a28:	681b      	ldr	r3, [r3, #0]
 8007a2a:	430a      	orrs	r2, r1
 8007a2c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8007a2e:	687b      	ldr	r3, [r7, #4]
 8007a30:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007a32:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007a36:	2b00      	cmp	r3, #0
 8007a38:	d00a      	beq.n	8007a50 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8007a3a:	687b      	ldr	r3, [r7, #4]
 8007a3c:	681b      	ldr	r3, [r3, #0]
 8007a3e:	685b      	ldr	r3, [r3, #4]
 8007a40:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8007a44:	687b      	ldr	r3, [r7, #4]
 8007a46:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8007a48:	687b      	ldr	r3, [r7, #4]
 8007a4a:	681b      	ldr	r3, [r3, #0]
 8007a4c:	430a      	orrs	r2, r1
 8007a4e:	605a      	str	r2, [r3, #4]
  }
}
 8007a50:	bf00      	nop
 8007a52:	370c      	adds	r7, #12
 8007a54:	46bd      	mov	sp, r7
 8007a56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a5a:	4770      	bx	lr

08007a5c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8007a5c:	b580      	push	{r7, lr}
 8007a5e:	b098      	sub	sp, #96	@ 0x60
 8007a60:	af02      	add	r7, sp, #8
 8007a62:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007a64:	687b      	ldr	r3, [r7, #4]
 8007a66:	2200      	movs	r2, #0
 8007a68:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8007a6c:	f7fa fcd0 	bl	8002410 <HAL_GetTick>
 8007a70:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8007a72:	687b      	ldr	r3, [r7, #4]
 8007a74:	681b      	ldr	r3, [r3, #0]
 8007a76:	681b      	ldr	r3, [r3, #0]
 8007a78:	f003 0308 	and.w	r3, r3, #8
 8007a7c:	2b08      	cmp	r3, #8
 8007a7e:	d12f      	bne.n	8007ae0 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007a80:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8007a84:	9300      	str	r3, [sp, #0]
 8007a86:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007a88:	2200      	movs	r2, #0
 8007a8a:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8007a8e:	6878      	ldr	r0, [r7, #4]
 8007a90:	f000 f88e 	bl	8007bb0 <UART_WaitOnFlagUntilTimeout>
 8007a94:	4603      	mov	r3, r0
 8007a96:	2b00      	cmp	r3, #0
 8007a98:	d022      	beq.n	8007ae0 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8007a9a:	687b      	ldr	r3, [r7, #4]
 8007a9c:	681b      	ldr	r3, [r3, #0]
 8007a9e:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007aa0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007aa2:	e853 3f00 	ldrex	r3, [r3]
 8007aa6:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8007aa8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007aaa:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007aae:	653b      	str	r3, [r7, #80]	@ 0x50
 8007ab0:	687b      	ldr	r3, [r7, #4]
 8007ab2:	681b      	ldr	r3, [r3, #0]
 8007ab4:	461a      	mov	r2, r3
 8007ab6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007ab8:	647b      	str	r3, [r7, #68]	@ 0x44
 8007aba:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007abc:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8007abe:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007ac0:	e841 2300 	strex	r3, r2, [r1]
 8007ac4:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8007ac6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007ac8:	2b00      	cmp	r3, #0
 8007aca:	d1e6      	bne.n	8007a9a <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8007acc:	687b      	ldr	r3, [r7, #4]
 8007ace:	2220      	movs	r2, #32
 8007ad0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8007ad4:	687b      	ldr	r3, [r7, #4]
 8007ad6:	2200      	movs	r2, #0
 8007ad8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007adc:	2303      	movs	r3, #3
 8007ade:	e063      	b.n	8007ba8 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8007ae0:	687b      	ldr	r3, [r7, #4]
 8007ae2:	681b      	ldr	r3, [r3, #0]
 8007ae4:	681b      	ldr	r3, [r3, #0]
 8007ae6:	f003 0304 	and.w	r3, r3, #4
 8007aea:	2b04      	cmp	r3, #4
 8007aec:	d149      	bne.n	8007b82 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007aee:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8007af2:	9300      	str	r3, [sp, #0]
 8007af4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007af6:	2200      	movs	r2, #0
 8007af8:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8007afc:	6878      	ldr	r0, [r7, #4]
 8007afe:	f000 f857 	bl	8007bb0 <UART_WaitOnFlagUntilTimeout>
 8007b02:	4603      	mov	r3, r0
 8007b04:	2b00      	cmp	r3, #0
 8007b06:	d03c      	beq.n	8007b82 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8007b08:	687b      	ldr	r3, [r7, #4]
 8007b0a:	681b      	ldr	r3, [r3, #0]
 8007b0c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007b0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007b10:	e853 3f00 	ldrex	r3, [r3]
 8007b14:	623b      	str	r3, [r7, #32]
   return(result);
 8007b16:	6a3b      	ldr	r3, [r7, #32]
 8007b18:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007b1c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007b1e:	687b      	ldr	r3, [r7, #4]
 8007b20:	681b      	ldr	r3, [r3, #0]
 8007b22:	461a      	mov	r2, r3
 8007b24:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007b26:	633b      	str	r3, [r7, #48]	@ 0x30
 8007b28:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007b2a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007b2c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007b2e:	e841 2300 	strex	r3, r2, [r1]
 8007b32:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007b34:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007b36:	2b00      	cmp	r3, #0
 8007b38:	d1e6      	bne.n	8007b08 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007b3a:	687b      	ldr	r3, [r7, #4]
 8007b3c:	681b      	ldr	r3, [r3, #0]
 8007b3e:	3308      	adds	r3, #8
 8007b40:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007b42:	693b      	ldr	r3, [r7, #16]
 8007b44:	e853 3f00 	ldrex	r3, [r3]
 8007b48:	60fb      	str	r3, [r7, #12]
   return(result);
 8007b4a:	68fb      	ldr	r3, [r7, #12]
 8007b4c:	f023 0301 	bic.w	r3, r3, #1
 8007b50:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007b52:	687b      	ldr	r3, [r7, #4]
 8007b54:	681b      	ldr	r3, [r3, #0]
 8007b56:	3308      	adds	r3, #8
 8007b58:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007b5a:	61fa      	str	r2, [r7, #28]
 8007b5c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007b5e:	69b9      	ldr	r1, [r7, #24]
 8007b60:	69fa      	ldr	r2, [r7, #28]
 8007b62:	e841 2300 	strex	r3, r2, [r1]
 8007b66:	617b      	str	r3, [r7, #20]
   return(result);
 8007b68:	697b      	ldr	r3, [r7, #20]
 8007b6a:	2b00      	cmp	r3, #0
 8007b6c:	d1e5      	bne.n	8007b3a <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8007b6e:	687b      	ldr	r3, [r7, #4]
 8007b70:	2220      	movs	r2, #32
 8007b72:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8007b76:	687b      	ldr	r3, [r7, #4]
 8007b78:	2200      	movs	r2, #0
 8007b7a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007b7e:	2303      	movs	r3, #3
 8007b80:	e012      	b.n	8007ba8 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8007b82:	687b      	ldr	r3, [r7, #4]
 8007b84:	2220      	movs	r2, #32
 8007b86:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8007b8a:	687b      	ldr	r3, [r7, #4]
 8007b8c:	2220      	movs	r2, #32
 8007b8e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007b92:	687b      	ldr	r3, [r7, #4]
 8007b94:	2200      	movs	r2, #0
 8007b96:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007b98:	687b      	ldr	r3, [r7, #4]
 8007b9a:	2200      	movs	r2, #0
 8007b9c:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8007b9e:	687b      	ldr	r3, [r7, #4]
 8007ba0:	2200      	movs	r2, #0
 8007ba2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8007ba6:	2300      	movs	r3, #0
}
 8007ba8:	4618      	mov	r0, r3
 8007baa:	3758      	adds	r7, #88	@ 0x58
 8007bac:	46bd      	mov	sp, r7
 8007bae:	bd80      	pop	{r7, pc}

08007bb0 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8007bb0:	b580      	push	{r7, lr}
 8007bb2:	b084      	sub	sp, #16
 8007bb4:	af00      	add	r7, sp, #0
 8007bb6:	60f8      	str	r0, [r7, #12]
 8007bb8:	60b9      	str	r1, [r7, #8]
 8007bba:	603b      	str	r3, [r7, #0]
 8007bbc:	4613      	mov	r3, r2
 8007bbe:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007bc0:	e04f      	b.n	8007c62 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007bc2:	69bb      	ldr	r3, [r7, #24]
 8007bc4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007bc8:	d04b      	beq.n	8007c62 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007bca:	f7fa fc21 	bl	8002410 <HAL_GetTick>
 8007bce:	4602      	mov	r2, r0
 8007bd0:	683b      	ldr	r3, [r7, #0]
 8007bd2:	1ad3      	subs	r3, r2, r3
 8007bd4:	69ba      	ldr	r2, [r7, #24]
 8007bd6:	429a      	cmp	r2, r3
 8007bd8:	d302      	bcc.n	8007be0 <UART_WaitOnFlagUntilTimeout+0x30>
 8007bda:	69bb      	ldr	r3, [r7, #24]
 8007bdc:	2b00      	cmp	r3, #0
 8007bde:	d101      	bne.n	8007be4 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8007be0:	2303      	movs	r3, #3
 8007be2:	e04e      	b.n	8007c82 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8007be4:	68fb      	ldr	r3, [r7, #12]
 8007be6:	681b      	ldr	r3, [r3, #0]
 8007be8:	681b      	ldr	r3, [r3, #0]
 8007bea:	f003 0304 	and.w	r3, r3, #4
 8007bee:	2b00      	cmp	r3, #0
 8007bf0:	d037      	beq.n	8007c62 <UART_WaitOnFlagUntilTimeout+0xb2>
 8007bf2:	68bb      	ldr	r3, [r7, #8]
 8007bf4:	2b80      	cmp	r3, #128	@ 0x80
 8007bf6:	d034      	beq.n	8007c62 <UART_WaitOnFlagUntilTimeout+0xb2>
 8007bf8:	68bb      	ldr	r3, [r7, #8]
 8007bfa:	2b40      	cmp	r3, #64	@ 0x40
 8007bfc:	d031      	beq.n	8007c62 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8007bfe:	68fb      	ldr	r3, [r7, #12]
 8007c00:	681b      	ldr	r3, [r3, #0]
 8007c02:	69db      	ldr	r3, [r3, #28]
 8007c04:	f003 0308 	and.w	r3, r3, #8
 8007c08:	2b08      	cmp	r3, #8
 8007c0a:	d110      	bne.n	8007c2e <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8007c0c:	68fb      	ldr	r3, [r7, #12]
 8007c0e:	681b      	ldr	r3, [r3, #0]
 8007c10:	2208      	movs	r2, #8
 8007c12:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007c14:	68f8      	ldr	r0, [r7, #12]
 8007c16:	f000 f95b 	bl	8007ed0 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8007c1a:	68fb      	ldr	r3, [r7, #12]
 8007c1c:	2208      	movs	r2, #8
 8007c1e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007c22:	68fb      	ldr	r3, [r7, #12]
 8007c24:	2200      	movs	r2, #0
 8007c26:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8007c2a:	2301      	movs	r3, #1
 8007c2c:	e029      	b.n	8007c82 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8007c2e:	68fb      	ldr	r3, [r7, #12]
 8007c30:	681b      	ldr	r3, [r3, #0]
 8007c32:	69db      	ldr	r3, [r3, #28]
 8007c34:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007c38:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007c3c:	d111      	bne.n	8007c62 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007c3e:	68fb      	ldr	r3, [r7, #12]
 8007c40:	681b      	ldr	r3, [r3, #0]
 8007c42:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8007c46:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007c48:	68f8      	ldr	r0, [r7, #12]
 8007c4a:	f000 f941 	bl	8007ed0 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8007c4e:	68fb      	ldr	r3, [r7, #12]
 8007c50:	2220      	movs	r2, #32
 8007c52:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007c56:	68fb      	ldr	r3, [r7, #12]
 8007c58:	2200      	movs	r2, #0
 8007c5a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8007c5e:	2303      	movs	r3, #3
 8007c60:	e00f      	b.n	8007c82 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007c62:	68fb      	ldr	r3, [r7, #12]
 8007c64:	681b      	ldr	r3, [r3, #0]
 8007c66:	69da      	ldr	r2, [r3, #28]
 8007c68:	68bb      	ldr	r3, [r7, #8]
 8007c6a:	4013      	ands	r3, r2
 8007c6c:	68ba      	ldr	r2, [r7, #8]
 8007c6e:	429a      	cmp	r2, r3
 8007c70:	bf0c      	ite	eq
 8007c72:	2301      	moveq	r3, #1
 8007c74:	2300      	movne	r3, #0
 8007c76:	b2db      	uxtb	r3, r3
 8007c78:	461a      	mov	r2, r3
 8007c7a:	79fb      	ldrb	r3, [r7, #7]
 8007c7c:	429a      	cmp	r2, r3
 8007c7e:	d0a0      	beq.n	8007bc2 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007c80:	2300      	movs	r3, #0
}
 8007c82:	4618      	mov	r0, r3
 8007c84:	3710      	adds	r7, #16
 8007c86:	46bd      	mov	sp, r7
 8007c88:	bd80      	pop	{r7, pc}
	...

08007c8c <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007c8c:	b480      	push	{r7}
 8007c8e:	b0a3      	sub	sp, #140	@ 0x8c
 8007c90:	af00      	add	r7, sp, #0
 8007c92:	60f8      	str	r0, [r7, #12]
 8007c94:	60b9      	str	r1, [r7, #8]
 8007c96:	4613      	mov	r3, r2
 8007c98:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 8007c9a:	68fb      	ldr	r3, [r7, #12]
 8007c9c:	68ba      	ldr	r2, [r7, #8]
 8007c9e:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize  = Size;
 8007ca0:	68fb      	ldr	r3, [r7, #12]
 8007ca2:	88fa      	ldrh	r2, [r7, #6]
 8007ca4:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
  huart->RxXferCount = Size;
 8007ca8:	68fb      	ldr	r3, [r7, #12]
 8007caa:	88fa      	ldrh	r2, [r7, #6]
 8007cac:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->RxISR       = NULL;
 8007cb0:	68fb      	ldr	r3, [r7, #12]
 8007cb2:	2200      	movs	r2, #0
 8007cb4:	675a      	str	r2, [r3, #116]	@ 0x74

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 8007cb6:	68fb      	ldr	r3, [r7, #12]
 8007cb8:	689b      	ldr	r3, [r3, #8]
 8007cba:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007cbe:	d10e      	bne.n	8007cde <UART_Start_Receive_IT+0x52>
 8007cc0:	68fb      	ldr	r3, [r7, #12]
 8007cc2:	691b      	ldr	r3, [r3, #16]
 8007cc4:	2b00      	cmp	r3, #0
 8007cc6:	d105      	bne.n	8007cd4 <UART_Start_Receive_IT+0x48>
 8007cc8:	68fb      	ldr	r3, [r7, #12]
 8007cca:	f240 12ff 	movw	r2, #511	@ 0x1ff
 8007cce:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8007cd2:	e02d      	b.n	8007d30 <UART_Start_Receive_IT+0xa4>
 8007cd4:	68fb      	ldr	r3, [r7, #12]
 8007cd6:	22ff      	movs	r2, #255	@ 0xff
 8007cd8:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8007cdc:	e028      	b.n	8007d30 <UART_Start_Receive_IT+0xa4>
 8007cde:	68fb      	ldr	r3, [r7, #12]
 8007ce0:	689b      	ldr	r3, [r3, #8]
 8007ce2:	2b00      	cmp	r3, #0
 8007ce4:	d10d      	bne.n	8007d02 <UART_Start_Receive_IT+0x76>
 8007ce6:	68fb      	ldr	r3, [r7, #12]
 8007ce8:	691b      	ldr	r3, [r3, #16]
 8007cea:	2b00      	cmp	r3, #0
 8007cec:	d104      	bne.n	8007cf8 <UART_Start_Receive_IT+0x6c>
 8007cee:	68fb      	ldr	r3, [r7, #12]
 8007cf0:	22ff      	movs	r2, #255	@ 0xff
 8007cf2:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8007cf6:	e01b      	b.n	8007d30 <UART_Start_Receive_IT+0xa4>
 8007cf8:	68fb      	ldr	r3, [r7, #12]
 8007cfa:	227f      	movs	r2, #127	@ 0x7f
 8007cfc:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8007d00:	e016      	b.n	8007d30 <UART_Start_Receive_IT+0xa4>
 8007d02:	68fb      	ldr	r3, [r7, #12]
 8007d04:	689b      	ldr	r3, [r3, #8]
 8007d06:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007d0a:	d10d      	bne.n	8007d28 <UART_Start_Receive_IT+0x9c>
 8007d0c:	68fb      	ldr	r3, [r7, #12]
 8007d0e:	691b      	ldr	r3, [r3, #16]
 8007d10:	2b00      	cmp	r3, #0
 8007d12:	d104      	bne.n	8007d1e <UART_Start_Receive_IT+0x92>
 8007d14:	68fb      	ldr	r3, [r7, #12]
 8007d16:	227f      	movs	r2, #127	@ 0x7f
 8007d18:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8007d1c:	e008      	b.n	8007d30 <UART_Start_Receive_IT+0xa4>
 8007d1e:	68fb      	ldr	r3, [r7, #12]
 8007d20:	223f      	movs	r2, #63	@ 0x3f
 8007d22:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8007d26:	e003      	b.n	8007d30 <UART_Start_Receive_IT+0xa4>
 8007d28:	68fb      	ldr	r3, [r7, #12]
 8007d2a:	2200      	movs	r2, #0
 8007d2c:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007d30:	68fb      	ldr	r3, [r7, #12]
 8007d32:	2200      	movs	r2, #0
 8007d34:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8007d38:	68fb      	ldr	r3, [r7, #12]
 8007d3a:	2222      	movs	r2, #34	@ 0x22
 8007d3c:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007d40:	68fb      	ldr	r3, [r7, #12]
 8007d42:	681b      	ldr	r3, [r3, #0]
 8007d44:	3308      	adds	r3, #8
 8007d46:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007d48:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007d4a:	e853 3f00 	ldrex	r3, [r3]
 8007d4e:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 8007d50:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8007d52:	f043 0301 	orr.w	r3, r3, #1
 8007d56:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8007d5a:	68fb      	ldr	r3, [r7, #12]
 8007d5c:	681b      	ldr	r3, [r3, #0]
 8007d5e:	3308      	adds	r3, #8
 8007d60:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 8007d64:	673a      	str	r2, [r7, #112]	@ 0x70
 8007d66:	66fb      	str	r3, [r7, #108]	@ 0x6c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007d68:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 8007d6a:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 8007d6c:	e841 2300 	strex	r3, r2, [r1]
 8007d70:	66bb      	str	r3, [r7, #104]	@ 0x68
   return(result);
 8007d72:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8007d74:	2b00      	cmp	r3, #0
 8007d76:	d1e3      	bne.n	8007d40 <UART_Start_Receive_IT+0xb4>

  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 8007d78:	68fb      	ldr	r3, [r7, #12]
 8007d7a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007d7c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007d80:	d14f      	bne.n	8007e22 <UART_Start_Receive_IT+0x196>
 8007d82:	68fb      	ldr	r3, [r7, #12]
 8007d84:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8007d88:	88fa      	ldrh	r2, [r7, #6]
 8007d8a:	429a      	cmp	r2, r3
 8007d8c:	d349      	bcc.n	8007e22 <UART_Start_Receive_IT+0x196>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007d8e:	68fb      	ldr	r3, [r7, #12]
 8007d90:	689b      	ldr	r3, [r3, #8]
 8007d92:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007d96:	d107      	bne.n	8007da8 <UART_Start_Receive_IT+0x11c>
 8007d98:	68fb      	ldr	r3, [r7, #12]
 8007d9a:	691b      	ldr	r3, [r3, #16]
 8007d9c:	2b00      	cmp	r3, #0
 8007d9e:	d103      	bne.n	8007da8 <UART_Start_Receive_IT+0x11c>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 8007da0:	68fb      	ldr	r3, [r7, #12]
 8007da2:	4a47      	ldr	r2, [pc, #284]	@ (8007ec0 <UART_Start_Receive_IT+0x234>)
 8007da4:	675a      	str	r2, [r3, #116]	@ 0x74
 8007da6:	e002      	b.n	8007dae <UART_Start_Receive_IT+0x122>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 8007da8:	68fb      	ldr	r3, [r7, #12]
 8007daa:	4a46      	ldr	r2, [pc, #280]	@ (8007ec4 <UART_Start_Receive_IT+0x238>)
 8007dac:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 8007dae:	68fb      	ldr	r3, [r7, #12]
 8007db0:	691b      	ldr	r3, [r3, #16]
 8007db2:	2b00      	cmp	r3, #0
 8007db4:	d01a      	beq.n	8007dec <UART_Start_Receive_IT+0x160>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007db6:	68fb      	ldr	r3, [r7, #12]
 8007db8:	681b      	ldr	r3, [r3, #0]
 8007dba:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007dbc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007dbe:	e853 3f00 	ldrex	r3, [r3]
 8007dc2:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8007dc4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007dc6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007dca:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8007dce:	68fb      	ldr	r3, [r7, #12]
 8007dd0:	681b      	ldr	r3, [r3, #0]
 8007dd2:	461a      	mov	r2, r3
 8007dd4:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8007dd8:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8007dda:	65ba      	str	r2, [r7, #88]	@ 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007ddc:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 8007dde:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8007de0:	e841 2300 	strex	r3, r2, [r1]
 8007de4:	657b      	str	r3, [r7, #84]	@ 0x54
   return(result);
 8007de6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007de8:	2b00      	cmp	r3, #0
 8007dea:	d1e4      	bne.n	8007db6 <UART_Start_Receive_IT+0x12a>
    }
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8007dec:	68fb      	ldr	r3, [r7, #12]
 8007dee:	681b      	ldr	r3, [r3, #0]
 8007df0:	3308      	adds	r3, #8
 8007df2:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007df4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007df6:	e853 3f00 	ldrex	r3, [r3]
 8007dfa:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8007dfc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007dfe:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007e02:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8007e04:	68fb      	ldr	r3, [r7, #12]
 8007e06:	681b      	ldr	r3, [r3, #0]
 8007e08:	3308      	adds	r3, #8
 8007e0a:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8007e0c:	64ba      	str	r2, [r7, #72]	@ 0x48
 8007e0e:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007e10:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8007e12:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007e14:	e841 2300 	strex	r3, r2, [r1]
 8007e18:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 8007e1a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007e1c:	2b00      	cmp	r3, #0
 8007e1e:	d1e5      	bne.n	8007dec <UART_Start_Receive_IT+0x160>
 8007e20:	e046      	b.n	8007eb0 <UART_Start_Receive_IT+0x224>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007e22:	68fb      	ldr	r3, [r7, #12]
 8007e24:	689b      	ldr	r3, [r3, #8]
 8007e26:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007e2a:	d107      	bne.n	8007e3c <UART_Start_Receive_IT+0x1b0>
 8007e2c:	68fb      	ldr	r3, [r7, #12]
 8007e2e:	691b      	ldr	r3, [r3, #16]
 8007e30:	2b00      	cmp	r3, #0
 8007e32:	d103      	bne.n	8007e3c <UART_Start_Receive_IT+0x1b0>
    {
      huart->RxISR = UART_RxISR_16BIT;
 8007e34:	68fb      	ldr	r3, [r7, #12]
 8007e36:	4a24      	ldr	r2, [pc, #144]	@ (8007ec8 <UART_Start_Receive_IT+0x23c>)
 8007e38:	675a      	str	r2, [r3, #116]	@ 0x74
 8007e3a:	e002      	b.n	8007e42 <UART_Start_Receive_IT+0x1b6>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 8007e3c:	68fb      	ldr	r3, [r7, #12]
 8007e3e:	4a23      	ldr	r2, [pc, #140]	@ (8007ecc <UART_Start_Receive_IT+0x240>)
 8007e40:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 8007e42:	68fb      	ldr	r3, [r7, #12]
 8007e44:	691b      	ldr	r3, [r3, #16]
 8007e46:	2b00      	cmp	r3, #0
 8007e48:	d019      	beq.n	8007e7e <UART_Start_Receive_IT+0x1f2>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 8007e4a:	68fb      	ldr	r3, [r7, #12]
 8007e4c:	681b      	ldr	r3, [r3, #0]
 8007e4e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007e50:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007e52:	e853 3f00 	ldrex	r3, [r3]
 8007e56:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8007e58:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007e5a:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 8007e5e:	677b      	str	r3, [r7, #116]	@ 0x74
 8007e60:	68fb      	ldr	r3, [r7, #12]
 8007e62:	681b      	ldr	r3, [r3, #0]
 8007e64:	461a      	mov	r2, r3
 8007e66:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8007e68:	637b      	str	r3, [r7, #52]	@ 0x34
 8007e6a:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007e6c:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8007e6e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8007e70:	e841 2300 	strex	r3, r2, [r1]
 8007e74:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 8007e76:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007e78:	2b00      	cmp	r3, #0
 8007e7a:	d1e6      	bne.n	8007e4a <UART_Start_Receive_IT+0x1be>
 8007e7c:	e018      	b.n	8007eb0 <UART_Start_Receive_IT+0x224>
    }
    else
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8007e7e:	68fb      	ldr	r3, [r7, #12]
 8007e80:	681b      	ldr	r3, [r3, #0]
 8007e82:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007e84:	697b      	ldr	r3, [r7, #20]
 8007e86:	e853 3f00 	ldrex	r3, [r3]
 8007e8a:	613b      	str	r3, [r7, #16]
   return(result);
 8007e8c:	693b      	ldr	r3, [r7, #16]
 8007e8e:	f043 0320 	orr.w	r3, r3, #32
 8007e92:	67bb      	str	r3, [r7, #120]	@ 0x78
 8007e94:	68fb      	ldr	r3, [r7, #12]
 8007e96:	681b      	ldr	r3, [r3, #0]
 8007e98:	461a      	mov	r2, r3
 8007e9a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8007e9c:	623b      	str	r3, [r7, #32]
 8007e9e:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007ea0:	69f9      	ldr	r1, [r7, #28]
 8007ea2:	6a3a      	ldr	r2, [r7, #32]
 8007ea4:	e841 2300 	strex	r3, r2, [r1]
 8007ea8:	61bb      	str	r3, [r7, #24]
   return(result);
 8007eaa:	69bb      	ldr	r3, [r7, #24]
 8007eac:	2b00      	cmp	r3, #0
 8007eae:	d1e6      	bne.n	8007e7e <UART_Start_Receive_IT+0x1f2>
    }
  }
  return HAL_OK;
 8007eb0:	2300      	movs	r3, #0
}
 8007eb2:	4618      	mov	r0, r3
 8007eb4:	378c      	adds	r7, #140	@ 0x8c
 8007eb6:	46bd      	mov	sp, r7
 8007eb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ebc:	4770      	bx	lr
 8007ebe:	bf00      	nop
 8007ec0:	080086ed 	.word	0x080086ed
 8007ec4:	08008389 	.word	0x08008389
 8007ec8:	080081d1 	.word	0x080081d1
 8007ecc:	08008019 	.word	0x08008019

08007ed0 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007ed0:	b480      	push	{r7}
 8007ed2:	b095      	sub	sp, #84	@ 0x54
 8007ed4:	af00      	add	r7, sp, #0
 8007ed6:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8007ed8:	687b      	ldr	r3, [r7, #4]
 8007eda:	681b      	ldr	r3, [r3, #0]
 8007edc:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007ede:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007ee0:	e853 3f00 	ldrex	r3, [r3]
 8007ee4:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8007ee6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007ee8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007eec:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007eee:	687b      	ldr	r3, [r7, #4]
 8007ef0:	681b      	ldr	r3, [r3, #0]
 8007ef2:	461a      	mov	r2, r3
 8007ef4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007ef6:	643b      	str	r3, [r7, #64]	@ 0x40
 8007ef8:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007efa:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8007efc:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8007efe:	e841 2300 	strex	r3, r2, [r1]
 8007f02:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8007f04:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007f06:	2b00      	cmp	r3, #0
 8007f08:	d1e6      	bne.n	8007ed8 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8007f0a:	687b      	ldr	r3, [r7, #4]
 8007f0c:	681b      	ldr	r3, [r3, #0]
 8007f0e:	3308      	adds	r3, #8
 8007f10:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007f12:	6a3b      	ldr	r3, [r7, #32]
 8007f14:	e853 3f00 	ldrex	r3, [r3]
 8007f18:	61fb      	str	r3, [r7, #28]
   return(result);
 8007f1a:	69fb      	ldr	r3, [r7, #28]
 8007f1c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007f20:	f023 0301 	bic.w	r3, r3, #1
 8007f24:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007f26:	687b      	ldr	r3, [r7, #4]
 8007f28:	681b      	ldr	r3, [r3, #0]
 8007f2a:	3308      	adds	r3, #8
 8007f2c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007f2e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8007f30:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007f32:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007f34:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007f36:	e841 2300 	strex	r3, r2, [r1]
 8007f3a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8007f3c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007f3e:	2b00      	cmp	r3, #0
 8007f40:	d1e3      	bne.n	8007f0a <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007f42:	687b      	ldr	r3, [r7, #4]
 8007f44:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007f46:	2b01      	cmp	r3, #1
 8007f48:	d118      	bne.n	8007f7c <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007f4a:	687b      	ldr	r3, [r7, #4]
 8007f4c:	681b      	ldr	r3, [r3, #0]
 8007f4e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007f50:	68fb      	ldr	r3, [r7, #12]
 8007f52:	e853 3f00 	ldrex	r3, [r3]
 8007f56:	60bb      	str	r3, [r7, #8]
   return(result);
 8007f58:	68bb      	ldr	r3, [r7, #8]
 8007f5a:	f023 0310 	bic.w	r3, r3, #16
 8007f5e:	647b      	str	r3, [r7, #68]	@ 0x44
 8007f60:	687b      	ldr	r3, [r7, #4]
 8007f62:	681b      	ldr	r3, [r3, #0]
 8007f64:	461a      	mov	r2, r3
 8007f66:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007f68:	61bb      	str	r3, [r7, #24]
 8007f6a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007f6c:	6979      	ldr	r1, [r7, #20]
 8007f6e:	69ba      	ldr	r2, [r7, #24]
 8007f70:	e841 2300 	strex	r3, r2, [r1]
 8007f74:	613b      	str	r3, [r7, #16]
   return(result);
 8007f76:	693b      	ldr	r3, [r7, #16]
 8007f78:	2b00      	cmp	r3, #0
 8007f7a:	d1e6      	bne.n	8007f4a <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8007f7c:	687b      	ldr	r3, [r7, #4]
 8007f7e:	2220      	movs	r2, #32
 8007f80:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007f84:	687b      	ldr	r3, [r7, #4]
 8007f86:	2200      	movs	r2, #0
 8007f88:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8007f8a:	687b      	ldr	r3, [r7, #4]
 8007f8c:	2200      	movs	r2, #0
 8007f8e:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8007f90:	bf00      	nop
 8007f92:	3754      	adds	r7, #84	@ 0x54
 8007f94:	46bd      	mov	sp, r7
 8007f96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f9a:	4770      	bx	lr

08007f9c <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8007f9c:	b580      	push	{r7, lr}
 8007f9e:	b084      	sub	sp, #16
 8007fa0:	af00      	add	r7, sp, #0
 8007fa2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8007fa4:	687b      	ldr	r3, [r7, #4]
 8007fa6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007fa8:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8007faa:	68fb      	ldr	r3, [r7, #12]
 8007fac:	2200      	movs	r2, #0
 8007fae:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8007fb2:	68f8      	ldr	r0, [r7, #12]
 8007fb4:	f7ff f99e 	bl	80072f4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007fb8:	bf00      	nop
 8007fba:	3710      	adds	r7, #16
 8007fbc:	46bd      	mov	sp, r7
 8007fbe:	bd80      	pop	{r7, pc}

08007fc0 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8007fc0:	b580      	push	{r7, lr}
 8007fc2:	b088      	sub	sp, #32
 8007fc4:	af00      	add	r7, sp, #0
 8007fc6:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8007fc8:	687b      	ldr	r3, [r7, #4]
 8007fca:	681b      	ldr	r3, [r3, #0]
 8007fcc:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007fce:	68fb      	ldr	r3, [r7, #12]
 8007fd0:	e853 3f00 	ldrex	r3, [r3]
 8007fd4:	60bb      	str	r3, [r7, #8]
   return(result);
 8007fd6:	68bb      	ldr	r3, [r7, #8]
 8007fd8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007fdc:	61fb      	str	r3, [r7, #28]
 8007fde:	687b      	ldr	r3, [r7, #4]
 8007fe0:	681b      	ldr	r3, [r3, #0]
 8007fe2:	461a      	mov	r2, r3
 8007fe4:	69fb      	ldr	r3, [r7, #28]
 8007fe6:	61bb      	str	r3, [r7, #24]
 8007fe8:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007fea:	6979      	ldr	r1, [r7, #20]
 8007fec:	69ba      	ldr	r2, [r7, #24]
 8007fee:	e841 2300 	strex	r3, r2, [r1]
 8007ff2:	613b      	str	r3, [r7, #16]
   return(result);
 8007ff4:	693b      	ldr	r3, [r7, #16]
 8007ff6:	2b00      	cmp	r3, #0
 8007ff8:	d1e6      	bne.n	8007fc8 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8007ffa:	687b      	ldr	r3, [r7, #4]
 8007ffc:	2220      	movs	r2, #32
 8007ffe:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8008002:	687b      	ldr	r3, [r7, #4]
 8008004:	2200      	movs	r2, #0
 8008006:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8008008:	6878      	ldr	r0, [r7, #4]
 800800a:	f7ff f969 	bl	80072e0 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800800e:	bf00      	nop
 8008010:	3720      	adds	r7, #32
 8008012:	46bd      	mov	sp, r7
 8008014:	bd80      	pop	{r7, pc}
	...

08008018 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8008018:	b580      	push	{r7, lr}
 800801a:	b09c      	sub	sp, #112	@ 0x70
 800801c:	af00      	add	r7, sp, #0
 800801e:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8008020:	687b      	ldr	r3, [r7, #4]
 8008022:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8008026:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800802a:	687b      	ldr	r3, [r7, #4]
 800802c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008030:	2b22      	cmp	r3, #34	@ 0x22
 8008032:	f040 80be 	bne.w	80081b2 <UART_RxISR_8BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8008036:	687b      	ldr	r3, [r7, #4]
 8008038:	681b      	ldr	r3, [r3, #0]
 800803a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800803c:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8008040:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 8008044:	b2d9      	uxtb	r1, r3
 8008046:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 800804a:	b2da      	uxtb	r2, r3
 800804c:	687b      	ldr	r3, [r7, #4]
 800804e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008050:	400a      	ands	r2, r1
 8008052:	b2d2      	uxtb	r2, r2
 8008054:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8008056:	687b      	ldr	r3, [r7, #4]
 8008058:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800805a:	1c5a      	adds	r2, r3, #1
 800805c:	687b      	ldr	r3, [r7, #4]
 800805e:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 8008060:	687b      	ldr	r3, [r7, #4]
 8008062:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8008066:	b29b      	uxth	r3, r3
 8008068:	3b01      	subs	r3, #1
 800806a:	b29a      	uxth	r2, r3
 800806c:	687b      	ldr	r3, [r7, #4]
 800806e:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 8008072:	687b      	ldr	r3, [r7, #4]
 8008074:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8008078:	b29b      	uxth	r3, r3
 800807a:	2b00      	cmp	r3, #0
 800807c:	f040 80a1 	bne.w	80081c2 <UART_RxISR_8BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8008080:	687b      	ldr	r3, [r7, #4]
 8008082:	681b      	ldr	r3, [r3, #0]
 8008084:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008086:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008088:	e853 3f00 	ldrex	r3, [r3]
 800808c:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800808e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008090:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008094:	66bb      	str	r3, [r7, #104]	@ 0x68
 8008096:	687b      	ldr	r3, [r7, #4]
 8008098:	681b      	ldr	r3, [r3, #0]
 800809a:	461a      	mov	r2, r3
 800809c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800809e:	65bb      	str	r3, [r7, #88]	@ 0x58
 80080a0:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80080a2:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80080a4:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80080a6:	e841 2300 	strex	r3, r2, [r1]
 80080aa:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80080ac:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80080ae:	2b00      	cmp	r3, #0
 80080b0:	d1e6      	bne.n	8008080 <UART_RxISR_8BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80080b2:	687b      	ldr	r3, [r7, #4]
 80080b4:	681b      	ldr	r3, [r3, #0]
 80080b6:	3308      	adds	r3, #8
 80080b8:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80080ba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80080bc:	e853 3f00 	ldrex	r3, [r3]
 80080c0:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80080c2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80080c4:	f023 0301 	bic.w	r3, r3, #1
 80080c8:	667b      	str	r3, [r7, #100]	@ 0x64
 80080ca:	687b      	ldr	r3, [r7, #4]
 80080cc:	681b      	ldr	r3, [r3, #0]
 80080ce:	3308      	adds	r3, #8
 80080d0:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 80080d2:	647a      	str	r2, [r7, #68]	@ 0x44
 80080d4:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80080d6:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80080d8:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80080da:	e841 2300 	strex	r3, r2, [r1]
 80080de:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80080e0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80080e2:	2b00      	cmp	r3, #0
 80080e4:	d1e5      	bne.n	80080b2 <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80080e6:	687b      	ldr	r3, [r7, #4]
 80080e8:	2220      	movs	r2, #32
 80080ea:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 80080ee:	687b      	ldr	r3, [r7, #4]
 80080f0:	2200      	movs	r2, #0
 80080f2:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80080f4:	687b      	ldr	r3, [r7, #4]
 80080f6:	2200      	movs	r2, #0
 80080f8:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80080fa:	687b      	ldr	r3, [r7, #4]
 80080fc:	681b      	ldr	r3, [r3, #0]
 80080fe:	4a33      	ldr	r2, [pc, #204]	@ (80081cc <UART_RxISR_8BIT+0x1b4>)
 8008100:	4293      	cmp	r3, r2
 8008102:	d01f      	beq.n	8008144 <UART_RxISR_8BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8008104:	687b      	ldr	r3, [r7, #4]
 8008106:	681b      	ldr	r3, [r3, #0]
 8008108:	685b      	ldr	r3, [r3, #4]
 800810a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800810e:	2b00      	cmp	r3, #0
 8008110:	d018      	beq.n	8008144 <UART_RxISR_8BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8008112:	687b      	ldr	r3, [r7, #4]
 8008114:	681b      	ldr	r3, [r3, #0]
 8008116:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008118:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800811a:	e853 3f00 	ldrex	r3, [r3]
 800811e:	623b      	str	r3, [r7, #32]
   return(result);
 8008120:	6a3b      	ldr	r3, [r7, #32]
 8008122:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8008126:	663b      	str	r3, [r7, #96]	@ 0x60
 8008128:	687b      	ldr	r3, [r7, #4]
 800812a:	681b      	ldr	r3, [r3, #0]
 800812c:	461a      	mov	r2, r3
 800812e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8008130:	633b      	str	r3, [r7, #48]	@ 0x30
 8008132:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008134:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008136:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008138:	e841 2300 	strex	r3, r2, [r1]
 800813c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800813e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008140:	2b00      	cmp	r3, #0
 8008142:	d1e6      	bne.n	8008112 <UART_RxISR_8BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008144:	687b      	ldr	r3, [r7, #4]
 8008146:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008148:	2b01      	cmp	r3, #1
 800814a:	d12e      	bne.n	80081aa <UART_RxISR_8BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800814c:	687b      	ldr	r3, [r7, #4]
 800814e:	2200      	movs	r2, #0
 8008150:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008152:	687b      	ldr	r3, [r7, #4]
 8008154:	681b      	ldr	r3, [r3, #0]
 8008156:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008158:	693b      	ldr	r3, [r7, #16]
 800815a:	e853 3f00 	ldrex	r3, [r3]
 800815e:	60fb      	str	r3, [r7, #12]
   return(result);
 8008160:	68fb      	ldr	r3, [r7, #12]
 8008162:	f023 0310 	bic.w	r3, r3, #16
 8008166:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8008168:	687b      	ldr	r3, [r7, #4]
 800816a:	681b      	ldr	r3, [r3, #0]
 800816c:	461a      	mov	r2, r3
 800816e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8008170:	61fb      	str	r3, [r7, #28]
 8008172:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008174:	69b9      	ldr	r1, [r7, #24]
 8008176:	69fa      	ldr	r2, [r7, #28]
 8008178:	e841 2300 	strex	r3, r2, [r1]
 800817c:	617b      	str	r3, [r7, #20]
   return(result);
 800817e:	697b      	ldr	r3, [r7, #20]
 8008180:	2b00      	cmp	r3, #0
 8008182:	d1e6      	bne.n	8008152 <UART_RxISR_8BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8008184:	687b      	ldr	r3, [r7, #4]
 8008186:	681b      	ldr	r3, [r3, #0]
 8008188:	69db      	ldr	r3, [r3, #28]
 800818a:	f003 0310 	and.w	r3, r3, #16
 800818e:	2b10      	cmp	r3, #16
 8008190:	d103      	bne.n	800819a <UART_RxISR_8BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8008192:	687b      	ldr	r3, [r7, #4]
 8008194:	681b      	ldr	r3, [r3, #0]
 8008196:	2210      	movs	r2, #16
 8008198:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800819a:	687b      	ldr	r3, [r7, #4]
 800819c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80081a0:	4619      	mov	r1, r3
 80081a2:	6878      	ldr	r0, [r7, #4]
 80081a4:	f7ff f8b0 	bl	8007308 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80081a8:	e00b      	b.n	80081c2 <UART_RxISR_8BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 80081aa:	6878      	ldr	r0, [r7, #4]
 80081ac:	f7f8 ff88 	bl	80010c0 <HAL_UART_RxCpltCallback>
}
 80081b0:	e007      	b.n	80081c2 <UART_RxISR_8BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80081b2:	687b      	ldr	r3, [r7, #4]
 80081b4:	681b      	ldr	r3, [r3, #0]
 80081b6:	699a      	ldr	r2, [r3, #24]
 80081b8:	687b      	ldr	r3, [r7, #4]
 80081ba:	681b      	ldr	r3, [r3, #0]
 80081bc:	f042 0208 	orr.w	r2, r2, #8
 80081c0:	619a      	str	r2, [r3, #24]
}
 80081c2:	bf00      	nop
 80081c4:	3770      	adds	r7, #112	@ 0x70
 80081c6:	46bd      	mov	sp, r7
 80081c8:	bd80      	pop	{r7, pc}
 80081ca:	bf00      	nop
 80081cc:	40008000 	.word	0x40008000

080081d0 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 80081d0:	b580      	push	{r7, lr}
 80081d2:	b09c      	sub	sp, #112	@ 0x70
 80081d4:	af00      	add	r7, sp, #0
 80081d6:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 80081d8:	687b      	ldr	r3, [r7, #4]
 80081da:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 80081de:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80081e2:	687b      	ldr	r3, [r7, #4]
 80081e4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80081e8:	2b22      	cmp	r3, #34	@ 0x22
 80081ea:	f040 80be 	bne.w	800836a <UART_RxISR_16BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80081ee:	687b      	ldr	r3, [r7, #4]
 80081f0:	681b      	ldr	r3, [r3, #0]
 80081f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80081f4:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 80081f8:	687b      	ldr	r3, [r7, #4]
 80081fa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80081fc:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 80081fe:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 8008202:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8008206:	4013      	ands	r3, r2
 8008208:	b29a      	uxth	r2, r3
 800820a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800820c:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 800820e:	687b      	ldr	r3, [r7, #4]
 8008210:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008212:	1c9a      	adds	r2, r3, #2
 8008214:	687b      	ldr	r3, [r7, #4]
 8008216:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 8008218:	687b      	ldr	r3, [r7, #4]
 800821a:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800821e:	b29b      	uxth	r3, r3
 8008220:	3b01      	subs	r3, #1
 8008222:	b29a      	uxth	r2, r3
 8008224:	687b      	ldr	r3, [r7, #4]
 8008226:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 800822a:	687b      	ldr	r3, [r7, #4]
 800822c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8008230:	b29b      	uxth	r3, r3
 8008232:	2b00      	cmp	r3, #0
 8008234:	f040 80a1 	bne.w	800837a <UART_RxISR_16BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8008238:	687b      	ldr	r3, [r7, #4]
 800823a:	681b      	ldr	r3, [r3, #0]
 800823c:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800823e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008240:	e853 3f00 	ldrex	r3, [r3]
 8008244:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8008246:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008248:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800824c:	667b      	str	r3, [r7, #100]	@ 0x64
 800824e:	687b      	ldr	r3, [r7, #4]
 8008250:	681b      	ldr	r3, [r3, #0]
 8008252:	461a      	mov	r2, r3
 8008254:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008256:	657b      	str	r3, [r7, #84]	@ 0x54
 8008258:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800825a:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800825c:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800825e:	e841 2300 	strex	r3, r2, [r1]
 8008262:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8008264:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008266:	2b00      	cmp	r3, #0
 8008268:	d1e6      	bne.n	8008238 <UART_RxISR_16BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800826a:	687b      	ldr	r3, [r7, #4]
 800826c:	681b      	ldr	r3, [r3, #0]
 800826e:	3308      	adds	r3, #8
 8008270:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008272:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008274:	e853 3f00 	ldrex	r3, [r3]
 8008278:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800827a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800827c:	f023 0301 	bic.w	r3, r3, #1
 8008280:	663b      	str	r3, [r7, #96]	@ 0x60
 8008282:	687b      	ldr	r3, [r7, #4]
 8008284:	681b      	ldr	r3, [r3, #0]
 8008286:	3308      	adds	r3, #8
 8008288:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800828a:	643a      	str	r2, [r7, #64]	@ 0x40
 800828c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800828e:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8008290:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8008292:	e841 2300 	strex	r3, r2, [r1]
 8008296:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8008298:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800829a:	2b00      	cmp	r3, #0
 800829c:	d1e5      	bne.n	800826a <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800829e:	687b      	ldr	r3, [r7, #4]
 80082a0:	2220      	movs	r2, #32
 80082a2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 80082a6:	687b      	ldr	r3, [r7, #4]
 80082a8:	2200      	movs	r2, #0
 80082aa:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80082ac:	687b      	ldr	r3, [r7, #4]
 80082ae:	2200      	movs	r2, #0
 80082b0:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80082b2:	687b      	ldr	r3, [r7, #4]
 80082b4:	681b      	ldr	r3, [r3, #0]
 80082b6:	4a33      	ldr	r2, [pc, #204]	@ (8008384 <UART_RxISR_16BIT+0x1b4>)
 80082b8:	4293      	cmp	r3, r2
 80082ba:	d01f      	beq.n	80082fc <UART_RxISR_16BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80082bc:	687b      	ldr	r3, [r7, #4]
 80082be:	681b      	ldr	r3, [r3, #0]
 80082c0:	685b      	ldr	r3, [r3, #4]
 80082c2:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80082c6:	2b00      	cmp	r3, #0
 80082c8:	d018      	beq.n	80082fc <UART_RxISR_16BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80082ca:	687b      	ldr	r3, [r7, #4]
 80082cc:	681b      	ldr	r3, [r3, #0]
 80082ce:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80082d0:	6a3b      	ldr	r3, [r7, #32]
 80082d2:	e853 3f00 	ldrex	r3, [r3]
 80082d6:	61fb      	str	r3, [r7, #28]
   return(result);
 80082d8:	69fb      	ldr	r3, [r7, #28]
 80082da:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80082de:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80082e0:	687b      	ldr	r3, [r7, #4]
 80082e2:	681b      	ldr	r3, [r3, #0]
 80082e4:	461a      	mov	r2, r3
 80082e6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80082e8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80082ea:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80082ec:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80082ee:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80082f0:	e841 2300 	strex	r3, r2, [r1]
 80082f4:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80082f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80082f8:	2b00      	cmp	r3, #0
 80082fa:	d1e6      	bne.n	80082ca <UART_RxISR_16BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80082fc:	687b      	ldr	r3, [r7, #4]
 80082fe:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008300:	2b01      	cmp	r3, #1
 8008302:	d12e      	bne.n	8008362 <UART_RxISR_16BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008304:	687b      	ldr	r3, [r7, #4]
 8008306:	2200      	movs	r2, #0
 8008308:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800830a:	687b      	ldr	r3, [r7, #4]
 800830c:	681b      	ldr	r3, [r3, #0]
 800830e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008310:	68fb      	ldr	r3, [r7, #12]
 8008312:	e853 3f00 	ldrex	r3, [r3]
 8008316:	60bb      	str	r3, [r7, #8]
   return(result);
 8008318:	68bb      	ldr	r3, [r7, #8]
 800831a:	f023 0310 	bic.w	r3, r3, #16
 800831e:	65bb      	str	r3, [r7, #88]	@ 0x58
 8008320:	687b      	ldr	r3, [r7, #4]
 8008322:	681b      	ldr	r3, [r3, #0]
 8008324:	461a      	mov	r2, r3
 8008326:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8008328:	61bb      	str	r3, [r7, #24]
 800832a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800832c:	6979      	ldr	r1, [r7, #20]
 800832e:	69ba      	ldr	r2, [r7, #24]
 8008330:	e841 2300 	strex	r3, r2, [r1]
 8008334:	613b      	str	r3, [r7, #16]
   return(result);
 8008336:	693b      	ldr	r3, [r7, #16]
 8008338:	2b00      	cmp	r3, #0
 800833a:	d1e6      	bne.n	800830a <UART_RxISR_16BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800833c:	687b      	ldr	r3, [r7, #4]
 800833e:	681b      	ldr	r3, [r3, #0]
 8008340:	69db      	ldr	r3, [r3, #28]
 8008342:	f003 0310 	and.w	r3, r3, #16
 8008346:	2b10      	cmp	r3, #16
 8008348:	d103      	bne.n	8008352 <UART_RxISR_16BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800834a:	687b      	ldr	r3, [r7, #4]
 800834c:	681b      	ldr	r3, [r3, #0]
 800834e:	2210      	movs	r2, #16
 8008350:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008352:	687b      	ldr	r3, [r7, #4]
 8008354:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8008358:	4619      	mov	r1, r3
 800835a:	6878      	ldr	r0, [r7, #4]
 800835c:	f7fe ffd4 	bl	8007308 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8008360:	e00b      	b.n	800837a <UART_RxISR_16BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 8008362:	6878      	ldr	r0, [r7, #4]
 8008364:	f7f8 feac 	bl	80010c0 <HAL_UART_RxCpltCallback>
}
 8008368:	e007      	b.n	800837a <UART_RxISR_16BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800836a:	687b      	ldr	r3, [r7, #4]
 800836c:	681b      	ldr	r3, [r3, #0]
 800836e:	699a      	ldr	r2, [r3, #24]
 8008370:	687b      	ldr	r3, [r7, #4]
 8008372:	681b      	ldr	r3, [r3, #0]
 8008374:	f042 0208 	orr.w	r2, r2, #8
 8008378:	619a      	str	r2, [r3, #24]
}
 800837a:	bf00      	nop
 800837c:	3770      	adds	r7, #112	@ 0x70
 800837e:	46bd      	mov	sp, r7
 8008380:	bd80      	pop	{r7, pc}
 8008382:	bf00      	nop
 8008384:	40008000 	.word	0x40008000

08008388 <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8008388:	b580      	push	{r7, lr}
 800838a:	b0ac      	sub	sp, #176	@ 0xb0
 800838c:	af00      	add	r7, sp, #0
 800838e:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 8008390:	687b      	ldr	r3, [r7, #4]
 8008392:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8008396:	f8a7 30aa 	strh.w	r3, [r7, #170]	@ 0xaa
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 800839a:	687b      	ldr	r3, [r7, #4]
 800839c:	681b      	ldr	r3, [r3, #0]
 800839e:	69db      	ldr	r3, [r3, #28]
 80083a0:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 80083a4:	687b      	ldr	r3, [r7, #4]
 80083a6:	681b      	ldr	r3, [r3, #0]
 80083a8:	681b      	ldr	r3, [r3, #0]
 80083aa:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 80083ae:	687b      	ldr	r3, [r7, #4]
 80083b0:	681b      	ldr	r3, [r3, #0]
 80083b2:	689b      	ldr	r3, [r3, #8]
 80083b4:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80083b8:	687b      	ldr	r3, [r7, #4]
 80083ba:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80083be:	2b22      	cmp	r3, #34	@ 0x22
 80083c0:	f040 8183 	bne.w	80086ca <UART_RxISR_8BIT_FIFOEN+0x342>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 80083c4:	687b      	ldr	r3, [r7, #4]
 80083c6:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 80083ca:	f8a7 309e 	strh.w	r3, [r7, #158]	@ 0x9e
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 80083ce:	e126      	b.n	800861e <UART_RxISR_8BIT_FIFOEN+0x296>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80083d0:	687b      	ldr	r3, [r7, #4]
 80083d2:	681b      	ldr	r3, [r3, #0]
 80083d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80083d6:	f8a7 309c 	strh.w	r3, [r7, #156]	@ 0x9c
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 80083da:	f8b7 309c 	ldrh.w	r3, [r7, #156]	@ 0x9c
 80083de:	b2d9      	uxtb	r1, r3
 80083e0:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	@ 0xaa
 80083e4:	b2da      	uxtb	r2, r3
 80083e6:	687b      	ldr	r3, [r7, #4]
 80083e8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80083ea:	400a      	ands	r2, r1
 80083ec:	b2d2      	uxtb	r2, r2
 80083ee:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 80083f0:	687b      	ldr	r3, [r7, #4]
 80083f2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80083f4:	1c5a      	adds	r2, r3, #1
 80083f6:	687b      	ldr	r3, [r7, #4]
 80083f8:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 80083fa:	687b      	ldr	r3, [r7, #4]
 80083fc:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8008400:	b29b      	uxth	r3, r3
 8008402:	3b01      	subs	r3, #1
 8008404:	b29a      	uxth	r2, r3
 8008406:	687b      	ldr	r3, [r7, #4]
 8008408:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 800840c:	687b      	ldr	r3, [r7, #4]
 800840e:	681b      	ldr	r3, [r3, #0]
 8008410:	69db      	ldr	r3, [r3, #28]
 8008412:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 8008416:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800841a:	f003 0307 	and.w	r3, r3, #7
 800841e:	2b00      	cmp	r3, #0
 8008420:	d053      	beq.n	80084ca <UART_RxISR_8BIT_FIFOEN+0x142>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8008422:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008426:	f003 0301 	and.w	r3, r3, #1
 800842a:	2b00      	cmp	r3, #0
 800842c:	d011      	beq.n	8008452 <UART_RxISR_8BIT_FIFOEN+0xca>
 800842e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8008432:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008436:	2b00      	cmp	r3, #0
 8008438:	d00b      	beq.n	8008452 <UART_RxISR_8BIT_FIFOEN+0xca>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800843a:	687b      	ldr	r3, [r7, #4]
 800843c:	681b      	ldr	r3, [r3, #0]
 800843e:	2201      	movs	r2, #1
 8008440:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 8008442:	687b      	ldr	r3, [r7, #4]
 8008444:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008448:	f043 0201 	orr.w	r2, r3, #1
 800844c:	687b      	ldr	r3, [r7, #4]
 800844e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8008452:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008456:	f003 0302 	and.w	r3, r3, #2
 800845a:	2b00      	cmp	r3, #0
 800845c:	d011      	beq.n	8008482 <UART_RxISR_8BIT_FIFOEN+0xfa>
 800845e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8008462:	f003 0301 	and.w	r3, r3, #1
 8008466:	2b00      	cmp	r3, #0
 8008468:	d00b      	beq.n	8008482 <UART_RxISR_8BIT_FIFOEN+0xfa>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800846a:	687b      	ldr	r3, [r7, #4]
 800846c:	681b      	ldr	r3, [r3, #0]
 800846e:	2202      	movs	r2, #2
 8008470:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 8008472:	687b      	ldr	r3, [r7, #4]
 8008474:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008478:	f043 0204 	orr.w	r2, r3, #4
 800847c:	687b      	ldr	r3, [r7, #4]
 800847e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8008482:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008486:	f003 0304 	and.w	r3, r3, #4
 800848a:	2b00      	cmp	r3, #0
 800848c:	d011      	beq.n	80084b2 <UART_RxISR_8BIT_FIFOEN+0x12a>
 800848e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8008492:	f003 0301 	and.w	r3, r3, #1
 8008496:	2b00      	cmp	r3, #0
 8008498:	d00b      	beq.n	80084b2 <UART_RxISR_8BIT_FIFOEN+0x12a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800849a:	687b      	ldr	r3, [r7, #4]
 800849c:	681b      	ldr	r3, [r3, #0]
 800849e:	2204      	movs	r2, #4
 80084a0:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 80084a2:	687b      	ldr	r3, [r7, #4]
 80084a4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80084a8:	f043 0202 	orr.w	r2, r3, #2
 80084ac:	687b      	ldr	r3, [r7, #4]
 80084ae:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80084b2:	687b      	ldr	r3, [r7, #4]
 80084b4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80084b8:	2b00      	cmp	r3, #0
 80084ba:	d006      	beq.n	80084ca <UART_RxISR_8BIT_FIFOEN+0x142>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80084bc:	6878      	ldr	r0, [r7, #4]
 80084be:	f7fe ff19 	bl	80072f4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 80084c2:	687b      	ldr	r3, [r7, #4]
 80084c4:	2200      	movs	r2, #0
 80084c6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 80084ca:	687b      	ldr	r3, [r7, #4]
 80084cc:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80084d0:	b29b      	uxth	r3, r3
 80084d2:	2b00      	cmp	r3, #0
 80084d4:	f040 80a3 	bne.w	800861e <UART_RxISR_8BIT_FIFOEN+0x296>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80084d8:	687b      	ldr	r3, [r7, #4]
 80084da:	681b      	ldr	r3, [r3, #0]
 80084dc:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80084de:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80084e0:	e853 3f00 	ldrex	r3, [r3]
 80084e4:	66fb      	str	r3, [r7, #108]	@ 0x6c
   return(result);
 80084e6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80084e8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80084ec:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80084f0:	687b      	ldr	r3, [r7, #4]
 80084f2:	681b      	ldr	r3, [r3, #0]
 80084f4:	461a      	mov	r2, r3
 80084f6:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80084fa:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80084fc:	67ba      	str	r2, [r7, #120]	@ 0x78
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80084fe:	6fb9      	ldr	r1, [r7, #120]	@ 0x78
 8008500:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8008502:	e841 2300 	strex	r3, r2, [r1]
 8008506:	677b      	str	r3, [r7, #116]	@ 0x74
   return(result);
 8008508:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800850a:	2b00      	cmp	r3, #0
 800850c:	d1e4      	bne.n	80084d8 <UART_RxISR_8BIT_FIFOEN+0x150>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800850e:	687b      	ldr	r3, [r7, #4]
 8008510:	681b      	ldr	r3, [r3, #0]
 8008512:	3308      	adds	r3, #8
 8008514:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008516:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8008518:	e853 3f00 	ldrex	r3, [r3]
 800851c:	65bb      	str	r3, [r7, #88]	@ 0x58
   return(result);
 800851e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8008520:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8008524:	f023 0301 	bic.w	r3, r3, #1
 8008528:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800852c:	687b      	ldr	r3, [r7, #4]
 800852e:	681b      	ldr	r3, [r3, #0]
 8008530:	3308      	adds	r3, #8
 8008532:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8008536:	66ba      	str	r2, [r7, #104]	@ 0x68
 8008538:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800853a:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 800853c:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800853e:	e841 2300 	strex	r3, r2, [r1]
 8008542:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 8008544:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8008546:	2b00      	cmp	r3, #0
 8008548:	d1e1      	bne.n	800850e <UART_RxISR_8BIT_FIFOEN+0x186>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800854a:	687b      	ldr	r3, [r7, #4]
 800854c:	2220      	movs	r2, #32
 800854e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8008552:	687b      	ldr	r3, [r7, #4]
 8008554:	2200      	movs	r2, #0
 8008556:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008558:	687b      	ldr	r3, [r7, #4]
 800855a:	2200      	movs	r2, #0
 800855c:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800855e:	687b      	ldr	r3, [r7, #4]
 8008560:	681b      	ldr	r3, [r3, #0]
 8008562:	4a60      	ldr	r2, [pc, #384]	@ (80086e4 <UART_RxISR_8BIT_FIFOEN+0x35c>)
 8008564:	4293      	cmp	r3, r2
 8008566:	d021      	beq.n	80085ac <UART_RxISR_8BIT_FIFOEN+0x224>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8008568:	687b      	ldr	r3, [r7, #4]
 800856a:	681b      	ldr	r3, [r3, #0]
 800856c:	685b      	ldr	r3, [r3, #4]
 800856e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8008572:	2b00      	cmp	r3, #0
 8008574:	d01a      	beq.n	80085ac <UART_RxISR_8BIT_FIFOEN+0x224>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8008576:	687b      	ldr	r3, [r7, #4]
 8008578:	681b      	ldr	r3, [r3, #0]
 800857a:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800857c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800857e:	e853 3f00 	ldrex	r3, [r3]
 8008582:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8008584:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008586:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800858a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800858e:	687b      	ldr	r3, [r7, #4]
 8008590:	681b      	ldr	r3, [r3, #0]
 8008592:	461a      	mov	r2, r3
 8008594:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8008598:	657b      	str	r3, [r7, #84]	@ 0x54
 800859a:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800859c:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800859e:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80085a0:	e841 2300 	strex	r3, r2, [r1]
 80085a4:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 80085a6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80085a8:	2b00      	cmp	r3, #0
 80085aa:	d1e4      	bne.n	8008576 <UART_RxISR_8BIT_FIFOEN+0x1ee>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80085ac:	687b      	ldr	r3, [r7, #4]
 80085ae:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80085b0:	2b01      	cmp	r3, #1
 80085b2:	d130      	bne.n	8008616 <UART_RxISR_8BIT_FIFOEN+0x28e>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80085b4:	687b      	ldr	r3, [r7, #4]
 80085b6:	2200      	movs	r2, #0
 80085b8:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80085ba:	687b      	ldr	r3, [r7, #4]
 80085bc:	681b      	ldr	r3, [r3, #0]
 80085be:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80085c0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80085c2:	e853 3f00 	ldrex	r3, [r3]
 80085c6:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80085c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80085ca:	f023 0310 	bic.w	r3, r3, #16
 80085ce:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80085d2:	687b      	ldr	r3, [r7, #4]
 80085d4:	681b      	ldr	r3, [r3, #0]
 80085d6:	461a      	mov	r2, r3
 80085d8:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80085dc:	643b      	str	r3, [r7, #64]	@ 0x40
 80085de:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80085e0:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80085e2:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80085e4:	e841 2300 	strex	r3, r2, [r1]
 80085e8:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80085ea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80085ec:	2b00      	cmp	r3, #0
 80085ee:	d1e4      	bne.n	80085ba <UART_RxISR_8BIT_FIFOEN+0x232>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80085f0:	687b      	ldr	r3, [r7, #4]
 80085f2:	681b      	ldr	r3, [r3, #0]
 80085f4:	69db      	ldr	r3, [r3, #28]
 80085f6:	f003 0310 	and.w	r3, r3, #16
 80085fa:	2b10      	cmp	r3, #16
 80085fc:	d103      	bne.n	8008606 <UART_RxISR_8BIT_FIFOEN+0x27e>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80085fe:	687b      	ldr	r3, [r7, #4]
 8008600:	681b      	ldr	r3, [r3, #0]
 8008602:	2210      	movs	r2, #16
 8008604:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008606:	687b      	ldr	r3, [r7, #4]
 8008608:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800860c:	4619      	mov	r1, r3
 800860e:	6878      	ldr	r0, [r7, #4]
 8008610:	f7fe fe7a 	bl	8007308 <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 8008614:	e00e      	b.n	8008634 <UART_RxISR_8BIT_FIFOEN+0x2ac>
          HAL_UART_RxCpltCallback(huart);
 8008616:	6878      	ldr	r0, [r7, #4]
 8008618:	f7f8 fd52 	bl	80010c0 <HAL_UART_RxCpltCallback>
        break;
 800861c:	e00a      	b.n	8008634 <UART_RxISR_8BIT_FIFOEN+0x2ac>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800861e:	f8b7 309e 	ldrh.w	r3, [r7, #158]	@ 0x9e
 8008622:	2b00      	cmp	r3, #0
 8008624:	d006      	beq.n	8008634 <UART_RxISR_8BIT_FIFOEN+0x2ac>
 8008626:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800862a:	f003 0320 	and.w	r3, r3, #32
 800862e:	2b00      	cmp	r3, #0
 8008630:	f47f aece 	bne.w	80083d0 <UART_RxISR_8BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 8008634:	687b      	ldr	r3, [r7, #4]
 8008636:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800863a:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 800863e:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 8008642:	2b00      	cmp	r3, #0
 8008644:	d049      	beq.n	80086da <UART_RxISR_8BIT_FIFOEN+0x352>
 8008646:	687b      	ldr	r3, [r7, #4]
 8008648:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800864c:	f8b7 208a 	ldrh.w	r2, [r7, #138]	@ 0x8a
 8008650:	429a      	cmp	r2, r3
 8008652:	d242      	bcs.n	80086da <UART_RxISR_8BIT_FIFOEN+0x352>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8008654:	687b      	ldr	r3, [r7, #4]
 8008656:	681b      	ldr	r3, [r3, #0]
 8008658:	3308      	adds	r3, #8
 800865a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800865c:	6a3b      	ldr	r3, [r7, #32]
 800865e:	e853 3f00 	ldrex	r3, [r3]
 8008662:	61fb      	str	r3, [r7, #28]
   return(result);
 8008664:	69fb      	ldr	r3, [r7, #28]
 8008666:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800866a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800866e:	687b      	ldr	r3, [r7, #4]
 8008670:	681b      	ldr	r3, [r3, #0]
 8008672:	3308      	adds	r3, #8
 8008674:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 8008678:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800867a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800867c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800867e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008680:	e841 2300 	strex	r3, r2, [r1]
 8008684:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8008686:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008688:	2b00      	cmp	r3, #0
 800868a:	d1e3      	bne.n	8008654 <UART_RxISR_8BIT_FIFOEN+0x2cc>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 800868c:	687b      	ldr	r3, [r7, #4]
 800868e:	4a16      	ldr	r2, [pc, #88]	@ (80086e8 <UART_RxISR_8BIT_FIFOEN+0x360>)
 8008690:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8008692:	687b      	ldr	r3, [r7, #4]
 8008694:	681b      	ldr	r3, [r3, #0]
 8008696:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008698:	68fb      	ldr	r3, [r7, #12]
 800869a:	e853 3f00 	ldrex	r3, [r3]
 800869e:	60bb      	str	r3, [r7, #8]
   return(result);
 80086a0:	68bb      	ldr	r3, [r7, #8]
 80086a2:	f043 0320 	orr.w	r3, r3, #32
 80086a6:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80086aa:	687b      	ldr	r3, [r7, #4]
 80086ac:	681b      	ldr	r3, [r3, #0]
 80086ae:	461a      	mov	r2, r3
 80086b0:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80086b4:	61bb      	str	r3, [r7, #24]
 80086b6:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80086b8:	6979      	ldr	r1, [r7, #20]
 80086ba:	69ba      	ldr	r2, [r7, #24]
 80086bc:	e841 2300 	strex	r3, r2, [r1]
 80086c0:	613b      	str	r3, [r7, #16]
   return(result);
 80086c2:	693b      	ldr	r3, [r7, #16]
 80086c4:	2b00      	cmp	r3, #0
 80086c6:	d1e4      	bne.n	8008692 <UART_RxISR_8BIT_FIFOEN+0x30a>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80086c8:	e007      	b.n	80086da <UART_RxISR_8BIT_FIFOEN+0x352>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80086ca:	687b      	ldr	r3, [r7, #4]
 80086cc:	681b      	ldr	r3, [r3, #0]
 80086ce:	699a      	ldr	r2, [r3, #24]
 80086d0:	687b      	ldr	r3, [r7, #4]
 80086d2:	681b      	ldr	r3, [r3, #0]
 80086d4:	f042 0208 	orr.w	r2, r2, #8
 80086d8:	619a      	str	r2, [r3, #24]
}
 80086da:	bf00      	nop
 80086dc:	37b0      	adds	r7, #176	@ 0xb0
 80086de:	46bd      	mov	sp, r7
 80086e0:	bd80      	pop	{r7, pc}
 80086e2:	bf00      	nop
 80086e4:	40008000 	.word	0x40008000
 80086e8:	08008019 	.word	0x08008019

080086ec <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 80086ec:	b580      	push	{r7, lr}
 80086ee:	b0ae      	sub	sp, #184	@ 0xb8
 80086f0:	af00      	add	r7, sp, #0
 80086f2:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 80086f4:	687b      	ldr	r3, [r7, #4]
 80086f6:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 80086fa:	f8a7 30b2 	strh.w	r3, [r7, #178]	@ 0xb2
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 80086fe:	687b      	ldr	r3, [r7, #4]
 8008700:	681b      	ldr	r3, [r3, #0]
 8008702:	69db      	ldr	r3, [r3, #28]
 8008704:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8008708:	687b      	ldr	r3, [r7, #4]
 800870a:	681b      	ldr	r3, [r3, #0]
 800870c:	681b      	ldr	r3, [r3, #0]
 800870e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 8008712:	687b      	ldr	r3, [r7, #4]
 8008714:	681b      	ldr	r3, [r3, #0]
 8008716:	689b      	ldr	r3, [r3, #8]
 8008718:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800871c:	687b      	ldr	r3, [r7, #4]
 800871e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008722:	2b22      	cmp	r3, #34	@ 0x22
 8008724:	f040 8187 	bne.w	8008a36 <UART_RxISR_16BIT_FIFOEN+0x34a>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 8008728:	687b      	ldr	r3, [r7, #4]
 800872a:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800872e:	f8a7 30a6 	strh.w	r3, [r7, #166]	@ 0xa6
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8008732:	e12a      	b.n	800898a <UART_RxISR_16BIT_FIFOEN+0x29e>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8008734:	687b      	ldr	r3, [r7, #4]
 8008736:	681b      	ldr	r3, [r3, #0]
 8008738:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800873a:	f8a7 30a4 	strh.w	r3, [r7, #164]	@ 0xa4
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 800873e:	687b      	ldr	r3, [r7, #4]
 8008740:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008742:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
      *tmp = (uint16_t)(uhdata & uhMask);
 8008746:	f8b7 20a4 	ldrh.w	r2, [r7, #164]	@ 0xa4
 800874a:	f8b7 30b2 	ldrh.w	r3, [r7, #178]	@ 0xb2
 800874e:	4013      	ands	r3, r2
 8008750:	b29a      	uxth	r2, r3
 8008752:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8008756:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8008758:	687b      	ldr	r3, [r7, #4]
 800875a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800875c:	1c9a      	adds	r2, r3, #2
 800875e:	687b      	ldr	r3, [r7, #4]
 8008760:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 8008762:	687b      	ldr	r3, [r7, #4]
 8008764:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8008768:	b29b      	uxth	r3, r3
 800876a:	3b01      	subs	r3, #1
 800876c:	b29a      	uxth	r2, r3
 800876e:	687b      	ldr	r3, [r7, #4]
 8008770:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 8008774:	687b      	ldr	r3, [r7, #4]
 8008776:	681b      	ldr	r3, [r3, #0]
 8008778:	69db      	ldr	r3, [r3, #28]
 800877a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 800877e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8008782:	f003 0307 	and.w	r3, r3, #7
 8008786:	2b00      	cmp	r3, #0
 8008788:	d053      	beq.n	8008832 <UART_RxISR_16BIT_FIFOEN+0x146>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800878a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800878e:	f003 0301 	and.w	r3, r3, #1
 8008792:	2b00      	cmp	r3, #0
 8008794:	d011      	beq.n	80087ba <UART_RxISR_16BIT_FIFOEN+0xce>
 8008796:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800879a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800879e:	2b00      	cmp	r3, #0
 80087a0:	d00b      	beq.n	80087ba <UART_RxISR_16BIT_FIFOEN+0xce>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80087a2:	687b      	ldr	r3, [r7, #4]
 80087a4:	681b      	ldr	r3, [r3, #0]
 80087a6:	2201      	movs	r2, #1
 80087a8:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 80087aa:	687b      	ldr	r3, [r7, #4]
 80087ac:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80087b0:	f043 0201 	orr.w	r2, r3, #1
 80087b4:	687b      	ldr	r3, [r7, #4]
 80087b6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80087ba:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80087be:	f003 0302 	and.w	r3, r3, #2
 80087c2:	2b00      	cmp	r3, #0
 80087c4:	d011      	beq.n	80087ea <UART_RxISR_16BIT_FIFOEN+0xfe>
 80087c6:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80087ca:	f003 0301 	and.w	r3, r3, #1
 80087ce:	2b00      	cmp	r3, #0
 80087d0:	d00b      	beq.n	80087ea <UART_RxISR_16BIT_FIFOEN+0xfe>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80087d2:	687b      	ldr	r3, [r7, #4]
 80087d4:	681b      	ldr	r3, [r3, #0]
 80087d6:	2202      	movs	r2, #2
 80087d8:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 80087da:	687b      	ldr	r3, [r7, #4]
 80087dc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80087e0:	f043 0204 	orr.w	r2, r3, #4
 80087e4:	687b      	ldr	r3, [r7, #4]
 80087e6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80087ea:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80087ee:	f003 0304 	and.w	r3, r3, #4
 80087f2:	2b00      	cmp	r3, #0
 80087f4:	d011      	beq.n	800881a <UART_RxISR_16BIT_FIFOEN+0x12e>
 80087f6:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80087fa:	f003 0301 	and.w	r3, r3, #1
 80087fe:	2b00      	cmp	r3, #0
 8008800:	d00b      	beq.n	800881a <UART_RxISR_16BIT_FIFOEN+0x12e>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8008802:	687b      	ldr	r3, [r7, #4]
 8008804:	681b      	ldr	r3, [r3, #0]
 8008806:	2204      	movs	r2, #4
 8008808:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 800880a:	687b      	ldr	r3, [r7, #4]
 800880c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008810:	f043 0202 	orr.w	r2, r3, #2
 8008814:	687b      	ldr	r3, [r7, #4]
 8008816:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800881a:	687b      	ldr	r3, [r7, #4]
 800881c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008820:	2b00      	cmp	r3, #0
 8008822:	d006      	beq.n	8008832 <UART_RxISR_16BIT_FIFOEN+0x146>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8008824:	6878      	ldr	r0, [r7, #4]
 8008826:	f7fe fd65 	bl	80072f4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 800882a:	687b      	ldr	r3, [r7, #4]
 800882c:	2200      	movs	r2, #0
 800882e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 8008832:	687b      	ldr	r3, [r7, #4]
 8008834:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8008838:	b29b      	uxth	r3, r3
 800883a:	2b00      	cmp	r3, #0
 800883c:	f040 80a5 	bne.w	800898a <UART_RxISR_16BIT_FIFOEN+0x29e>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008840:	687b      	ldr	r3, [r7, #4]
 8008842:	681b      	ldr	r3, [r3, #0]
 8008844:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008846:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8008848:	e853 3f00 	ldrex	r3, [r3]
 800884c:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800884e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8008850:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008854:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8008858:	687b      	ldr	r3, [r7, #4]
 800885a:	681b      	ldr	r3, [r3, #0]
 800885c:	461a      	mov	r2, r3
 800885e:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8008862:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8008866:	67fa      	str	r2, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008868:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800886a:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800886e:	e841 2300 	strex	r3, r2, [r1]
 8008872:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8008874:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8008876:	2b00      	cmp	r3, #0
 8008878:	d1e2      	bne.n	8008840 <UART_RxISR_16BIT_FIFOEN+0x154>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800887a:	687b      	ldr	r3, [r7, #4]
 800887c:	681b      	ldr	r3, [r3, #0]
 800887e:	3308      	adds	r3, #8
 8008880:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008882:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8008884:	e853 3f00 	ldrex	r3, [r3]
 8008888:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800888a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800888c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8008890:	f023 0301 	bic.w	r3, r3, #1
 8008894:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8008898:	687b      	ldr	r3, [r7, #4]
 800889a:	681b      	ldr	r3, [r3, #0]
 800889c:	3308      	adds	r3, #8
 800889e:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 80088a2:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80088a4:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80088a6:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80088a8:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80088aa:	e841 2300 	strex	r3, r2, [r1]
 80088ae:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80088b0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80088b2:	2b00      	cmp	r3, #0
 80088b4:	d1e1      	bne.n	800887a <UART_RxISR_16BIT_FIFOEN+0x18e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80088b6:	687b      	ldr	r3, [r7, #4]
 80088b8:	2220      	movs	r2, #32
 80088ba:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80088be:	687b      	ldr	r3, [r7, #4]
 80088c0:	2200      	movs	r2, #0
 80088c2:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 80088c4:	687b      	ldr	r3, [r7, #4]
 80088c6:	2200      	movs	r2, #0
 80088c8:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80088ca:	687b      	ldr	r3, [r7, #4]
 80088cc:	681b      	ldr	r3, [r3, #0]
 80088ce:	4a60      	ldr	r2, [pc, #384]	@ (8008a50 <UART_RxISR_16BIT_FIFOEN+0x364>)
 80088d0:	4293      	cmp	r3, r2
 80088d2:	d021      	beq.n	8008918 <UART_RxISR_16BIT_FIFOEN+0x22c>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80088d4:	687b      	ldr	r3, [r7, #4]
 80088d6:	681b      	ldr	r3, [r3, #0]
 80088d8:	685b      	ldr	r3, [r3, #4]
 80088da:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80088de:	2b00      	cmp	r3, #0
 80088e0:	d01a      	beq.n	8008918 <UART_RxISR_16BIT_FIFOEN+0x22c>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80088e2:	687b      	ldr	r3, [r7, #4]
 80088e4:	681b      	ldr	r3, [r3, #0]
 80088e6:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80088e8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80088ea:	e853 3f00 	ldrex	r3, [r3]
 80088ee:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80088f0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80088f2:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80088f6:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80088fa:	687b      	ldr	r3, [r7, #4]
 80088fc:	681b      	ldr	r3, [r3, #0]
 80088fe:	461a      	mov	r2, r3
 8008900:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8008904:	65bb      	str	r3, [r7, #88]	@ 0x58
 8008906:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008908:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800890a:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800890c:	e841 2300 	strex	r3, r2, [r1]
 8008910:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8008912:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008914:	2b00      	cmp	r3, #0
 8008916:	d1e4      	bne.n	80088e2 <UART_RxISR_16BIT_FIFOEN+0x1f6>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008918:	687b      	ldr	r3, [r7, #4]
 800891a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800891c:	2b01      	cmp	r3, #1
 800891e:	d130      	bne.n	8008982 <UART_RxISR_16BIT_FIFOEN+0x296>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008920:	687b      	ldr	r3, [r7, #4]
 8008922:	2200      	movs	r2, #0
 8008924:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008926:	687b      	ldr	r3, [r7, #4]
 8008928:	681b      	ldr	r3, [r3, #0]
 800892a:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800892c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800892e:	e853 3f00 	ldrex	r3, [r3]
 8008932:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8008934:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008936:	f023 0310 	bic.w	r3, r3, #16
 800893a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800893e:	687b      	ldr	r3, [r7, #4]
 8008940:	681b      	ldr	r3, [r3, #0]
 8008942:	461a      	mov	r2, r3
 8008944:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8008948:	647b      	str	r3, [r7, #68]	@ 0x44
 800894a:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800894c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800894e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008950:	e841 2300 	strex	r3, r2, [r1]
 8008954:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8008956:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008958:	2b00      	cmp	r3, #0
 800895a:	d1e4      	bne.n	8008926 <UART_RxISR_16BIT_FIFOEN+0x23a>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800895c:	687b      	ldr	r3, [r7, #4]
 800895e:	681b      	ldr	r3, [r3, #0]
 8008960:	69db      	ldr	r3, [r3, #28]
 8008962:	f003 0310 	and.w	r3, r3, #16
 8008966:	2b10      	cmp	r3, #16
 8008968:	d103      	bne.n	8008972 <UART_RxISR_16BIT_FIFOEN+0x286>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800896a:	687b      	ldr	r3, [r7, #4]
 800896c:	681b      	ldr	r3, [r3, #0]
 800896e:	2210      	movs	r2, #16
 8008970:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008972:	687b      	ldr	r3, [r7, #4]
 8008974:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8008978:	4619      	mov	r1, r3
 800897a:	6878      	ldr	r0, [r7, #4]
 800897c:	f7fe fcc4 	bl	8007308 <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 8008980:	e00e      	b.n	80089a0 <UART_RxISR_16BIT_FIFOEN+0x2b4>
          HAL_UART_RxCpltCallback(huart);
 8008982:	6878      	ldr	r0, [r7, #4]
 8008984:	f7f8 fb9c 	bl	80010c0 <HAL_UART_RxCpltCallback>
        break;
 8008988:	e00a      	b.n	80089a0 <UART_RxISR_16BIT_FIFOEN+0x2b4>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800898a:	f8b7 30a6 	ldrh.w	r3, [r7, #166]	@ 0xa6
 800898e:	2b00      	cmp	r3, #0
 8008990:	d006      	beq.n	80089a0 <UART_RxISR_16BIT_FIFOEN+0x2b4>
 8008992:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8008996:	f003 0320 	and.w	r3, r3, #32
 800899a:	2b00      	cmp	r3, #0
 800899c:	f47f aeca 	bne.w	8008734 <UART_RxISR_16BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 80089a0:	687b      	ldr	r3, [r7, #4]
 80089a2:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80089a6:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 80089aa:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 80089ae:	2b00      	cmp	r3, #0
 80089b0:	d049      	beq.n	8008a46 <UART_RxISR_16BIT_FIFOEN+0x35a>
 80089b2:	687b      	ldr	r3, [r7, #4]
 80089b4:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 80089b8:	f8b7 208e 	ldrh.w	r2, [r7, #142]	@ 0x8e
 80089bc:	429a      	cmp	r2, r3
 80089be:	d242      	bcs.n	8008a46 <UART_RxISR_16BIT_FIFOEN+0x35a>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 80089c0:	687b      	ldr	r3, [r7, #4]
 80089c2:	681b      	ldr	r3, [r3, #0]
 80089c4:	3308      	adds	r3, #8
 80089c6:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80089c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80089ca:	e853 3f00 	ldrex	r3, [r3]
 80089ce:	623b      	str	r3, [r7, #32]
   return(result);
 80089d0:	6a3b      	ldr	r3, [r7, #32]
 80089d2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80089d6:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80089da:	687b      	ldr	r3, [r7, #4]
 80089dc:	681b      	ldr	r3, [r3, #0]
 80089de:	3308      	adds	r3, #8
 80089e0:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 80089e4:	633a      	str	r2, [r7, #48]	@ 0x30
 80089e6:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80089e8:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80089ea:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80089ec:	e841 2300 	strex	r3, r2, [r1]
 80089f0:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80089f2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80089f4:	2b00      	cmp	r3, #0
 80089f6:	d1e3      	bne.n	80089c0 <UART_RxISR_16BIT_FIFOEN+0x2d4>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 80089f8:	687b      	ldr	r3, [r7, #4]
 80089fa:	4a16      	ldr	r2, [pc, #88]	@ (8008a54 <UART_RxISR_16BIT_FIFOEN+0x368>)
 80089fc:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 80089fe:	687b      	ldr	r3, [r7, #4]
 8008a00:	681b      	ldr	r3, [r3, #0]
 8008a02:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008a04:	693b      	ldr	r3, [r7, #16]
 8008a06:	e853 3f00 	ldrex	r3, [r3]
 8008a0a:	60fb      	str	r3, [r7, #12]
   return(result);
 8008a0c:	68fb      	ldr	r3, [r7, #12]
 8008a0e:	f043 0320 	orr.w	r3, r3, #32
 8008a12:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8008a16:	687b      	ldr	r3, [r7, #4]
 8008a18:	681b      	ldr	r3, [r3, #0]
 8008a1a:	461a      	mov	r2, r3
 8008a1c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8008a20:	61fb      	str	r3, [r7, #28]
 8008a22:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008a24:	69b9      	ldr	r1, [r7, #24]
 8008a26:	69fa      	ldr	r2, [r7, #28]
 8008a28:	e841 2300 	strex	r3, r2, [r1]
 8008a2c:	617b      	str	r3, [r7, #20]
   return(result);
 8008a2e:	697b      	ldr	r3, [r7, #20]
 8008a30:	2b00      	cmp	r3, #0
 8008a32:	d1e4      	bne.n	80089fe <UART_RxISR_16BIT_FIFOEN+0x312>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8008a34:	e007      	b.n	8008a46 <UART_RxISR_16BIT_FIFOEN+0x35a>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8008a36:	687b      	ldr	r3, [r7, #4]
 8008a38:	681b      	ldr	r3, [r3, #0]
 8008a3a:	699a      	ldr	r2, [r3, #24]
 8008a3c:	687b      	ldr	r3, [r7, #4]
 8008a3e:	681b      	ldr	r3, [r3, #0]
 8008a40:	f042 0208 	orr.w	r2, r2, #8
 8008a44:	619a      	str	r2, [r3, #24]
}
 8008a46:	bf00      	nop
 8008a48:	37b8      	adds	r7, #184	@ 0xb8
 8008a4a:	46bd      	mov	sp, r7
 8008a4c:	bd80      	pop	{r7, pc}
 8008a4e:	bf00      	nop
 8008a50:	40008000 	.word	0x40008000
 8008a54:	080081d1 	.word	0x080081d1

08008a58 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8008a58:	b480      	push	{r7}
 8008a5a:	b083      	sub	sp, #12
 8008a5c:	af00      	add	r7, sp, #0
 8008a5e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8008a60:	bf00      	nop
 8008a62:	370c      	adds	r7, #12
 8008a64:	46bd      	mov	sp, r7
 8008a66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a6a:	4770      	bx	lr

08008a6c <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 8008a6c:	b480      	push	{r7}
 8008a6e:	b083      	sub	sp, #12
 8008a70:	af00      	add	r7, sp, #0
 8008a72:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 8008a74:	bf00      	nop
 8008a76:	370c      	adds	r7, #12
 8008a78:	46bd      	mov	sp, r7
 8008a7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a7e:	4770      	bx	lr

08008a80 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 8008a80:	b480      	push	{r7}
 8008a82:	b083      	sub	sp, #12
 8008a84:	af00      	add	r7, sp, #0
 8008a86:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 8008a88:	bf00      	nop
 8008a8a:	370c      	adds	r7, #12
 8008a8c:	46bd      	mov	sp, r7
 8008a8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a92:	4770      	bx	lr

08008a94 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8008a94:	b480      	push	{r7}
 8008a96:	b085      	sub	sp, #20
 8008a98:	af00      	add	r7, sp, #0
 8008a9a:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8008a9c:	687b      	ldr	r3, [r7, #4]
 8008a9e:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8008aa2:	2b01      	cmp	r3, #1
 8008aa4:	d101      	bne.n	8008aaa <HAL_UARTEx_DisableFifoMode+0x16>
 8008aa6:	2302      	movs	r3, #2
 8008aa8:	e027      	b.n	8008afa <HAL_UARTEx_DisableFifoMode+0x66>
 8008aaa:	687b      	ldr	r3, [r7, #4]
 8008aac:	2201      	movs	r2, #1
 8008aae:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8008ab2:	687b      	ldr	r3, [r7, #4]
 8008ab4:	2224      	movs	r2, #36	@ 0x24
 8008ab6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8008aba:	687b      	ldr	r3, [r7, #4]
 8008abc:	681b      	ldr	r3, [r3, #0]
 8008abe:	681b      	ldr	r3, [r3, #0]
 8008ac0:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8008ac2:	687b      	ldr	r3, [r7, #4]
 8008ac4:	681b      	ldr	r3, [r3, #0]
 8008ac6:	681a      	ldr	r2, [r3, #0]
 8008ac8:	687b      	ldr	r3, [r7, #4]
 8008aca:	681b      	ldr	r3, [r3, #0]
 8008acc:	f022 0201 	bic.w	r2, r2, #1
 8008ad0:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8008ad2:	68fb      	ldr	r3, [r7, #12]
 8008ad4:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8008ad8:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8008ada:	687b      	ldr	r3, [r7, #4]
 8008adc:	2200      	movs	r2, #0
 8008ade:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8008ae0:	687b      	ldr	r3, [r7, #4]
 8008ae2:	681b      	ldr	r3, [r3, #0]
 8008ae4:	68fa      	ldr	r2, [r7, #12]
 8008ae6:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8008ae8:	687b      	ldr	r3, [r7, #4]
 8008aea:	2220      	movs	r2, #32
 8008aec:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8008af0:	687b      	ldr	r3, [r7, #4]
 8008af2:	2200      	movs	r2, #0
 8008af4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8008af8:	2300      	movs	r3, #0
}
 8008afa:	4618      	mov	r0, r3
 8008afc:	3714      	adds	r7, #20
 8008afe:	46bd      	mov	sp, r7
 8008b00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b04:	4770      	bx	lr

08008b06 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8008b06:	b580      	push	{r7, lr}
 8008b08:	b084      	sub	sp, #16
 8008b0a:	af00      	add	r7, sp, #0
 8008b0c:	6078      	str	r0, [r7, #4]
 8008b0e:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8008b10:	687b      	ldr	r3, [r7, #4]
 8008b12:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8008b16:	2b01      	cmp	r3, #1
 8008b18:	d101      	bne.n	8008b1e <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8008b1a:	2302      	movs	r3, #2
 8008b1c:	e02d      	b.n	8008b7a <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8008b1e:	687b      	ldr	r3, [r7, #4]
 8008b20:	2201      	movs	r2, #1
 8008b22:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8008b26:	687b      	ldr	r3, [r7, #4]
 8008b28:	2224      	movs	r2, #36	@ 0x24
 8008b2a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8008b2e:	687b      	ldr	r3, [r7, #4]
 8008b30:	681b      	ldr	r3, [r3, #0]
 8008b32:	681b      	ldr	r3, [r3, #0]
 8008b34:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8008b36:	687b      	ldr	r3, [r7, #4]
 8008b38:	681b      	ldr	r3, [r3, #0]
 8008b3a:	681a      	ldr	r2, [r3, #0]
 8008b3c:	687b      	ldr	r3, [r7, #4]
 8008b3e:	681b      	ldr	r3, [r3, #0]
 8008b40:	f022 0201 	bic.w	r2, r2, #1
 8008b44:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8008b46:	687b      	ldr	r3, [r7, #4]
 8008b48:	681b      	ldr	r3, [r3, #0]
 8008b4a:	689b      	ldr	r3, [r3, #8]
 8008b4c:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8008b50:	687b      	ldr	r3, [r7, #4]
 8008b52:	681b      	ldr	r3, [r3, #0]
 8008b54:	683a      	ldr	r2, [r7, #0]
 8008b56:	430a      	orrs	r2, r1
 8008b58:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8008b5a:	6878      	ldr	r0, [r7, #4]
 8008b5c:	f000 f850 	bl	8008c00 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8008b60:	687b      	ldr	r3, [r7, #4]
 8008b62:	681b      	ldr	r3, [r3, #0]
 8008b64:	68fa      	ldr	r2, [r7, #12]
 8008b66:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8008b68:	687b      	ldr	r3, [r7, #4]
 8008b6a:	2220      	movs	r2, #32
 8008b6c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8008b70:	687b      	ldr	r3, [r7, #4]
 8008b72:	2200      	movs	r2, #0
 8008b74:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8008b78:	2300      	movs	r3, #0
}
 8008b7a:	4618      	mov	r0, r3
 8008b7c:	3710      	adds	r7, #16
 8008b7e:	46bd      	mov	sp, r7
 8008b80:	bd80      	pop	{r7, pc}

08008b82 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8008b82:	b580      	push	{r7, lr}
 8008b84:	b084      	sub	sp, #16
 8008b86:	af00      	add	r7, sp, #0
 8008b88:	6078      	str	r0, [r7, #4]
 8008b8a:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8008b8c:	687b      	ldr	r3, [r7, #4]
 8008b8e:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8008b92:	2b01      	cmp	r3, #1
 8008b94:	d101      	bne.n	8008b9a <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8008b96:	2302      	movs	r3, #2
 8008b98:	e02d      	b.n	8008bf6 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8008b9a:	687b      	ldr	r3, [r7, #4]
 8008b9c:	2201      	movs	r2, #1
 8008b9e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8008ba2:	687b      	ldr	r3, [r7, #4]
 8008ba4:	2224      	movs	r2, #36	@ 0x24
 8008ba6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8008baa:	687b      	ldr	r3, [r7, #4]
 8008bac:	681b      	ldr	r3, [r3, #0]
 8008bae:	681b      	ldr	r3, [r3, #0]
 8008bb0:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8008bb2:	687b      	ldr	r3, [r7, #4]
 8008bb4:	681b      	ldr	r3, [r3, #0]
 8008bb6:	681a      	ldr	r2, [r3, #0]
 8008bb8:	687b      	ldr	r3, [r7, #4]
 8008bba:	681b      	ldr	r3, [r3, #0]
 8008bbc:	f022 0201 	bic.w	r2, r2, #1
 8008bc0:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8008bc2:	687b      	ldr	r3, [r7, #4]
 8008bc4:	681b      	ldr	r3, [r3, #0]
 8008bc6:	689b      	ldr	r3, [r3, #8]
 8008bc8:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8008bcc:	687b      	ldr	r3, [r7, #4]
 8008bce:	681b      	ldr	r3, [r3, #0]
 8008bd0:	683a      	ldr	r2, [r7, #0]
 8008bd2:	430a      	orrs	r2, r1
 8008bd4:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8008bd6:	6878      	ldr	r0, [r7, #4]
 8008bd8:	f000 f812 	bl	8008c00 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8008bdc:	687b      	ldr	r3, [r7, #4]
 8008bde:	681b      	ldr	r3, [r3, #0]
 8008be0:	68fa      	ldr	r2, [r7, #12]
 8008be2:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8008be4:	687b      	ldr	r3, [r7, #4]
 8008be6:	2220      	movs	r2, #32
 8008be8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8008bec:	687b      	ldr	r3, [r7, #4]
 8008bee:	2200      	movs	r2, #0
 8008bf0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8008bf4:	2300      	movs	r3, #0
}
 8008bf6:	4618      	mov	r0, r3
 8008bf8:	3710      	adds	r7, #16
 8008bfa:	46bd      	mov	sp, r7
 8008bfc:	bd80      	pop	{r7, pc}
	...

08008c00 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8008c00:	b480      	push	{r7}
 8008c02:	b085      	sub	sp, #20
 8008c04:	af00      	add	r7, sp, #0
 8008c06:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8008c08:	687b      	ldr	r3, [r7, #4]
 8008c0a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008c0c:	2b00      	cmp	r3, #0
 8008c0e:	d108      	bne.n	8008c22 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8008c10:	687b      	ldr	r3, [r7, #4]
 8008c12:	2201      	movs	r2, #1
 8008c14:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8008c18:	687b      	ldr	r3, [r7, #4]
 8008c1a:	2201      	movs	r2, #1
 8008c1c:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8008c20:	e031      	b.n	8008c86 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8008c22:	2308      	movs	r3, #8
 8008c24:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8008c26:	2308      	movs	r3, #8
 8008c28:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8008c2a:	687b      	ldr	r3, [r7, #4]
 8008c2c:	681b      	ldr	r3, [r3, #0]
 8008c2e:	689b      	ldr	r3, [r3, #8]
 8008c30:	0e5b      	lsrs	r3, r3, #25
 8008c32:	b2db      	uxtb	r3, r3
 8008c34:	f003 0307 	and.w	r3, r3, #7
 8008c38:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8008c3a:	687b      	ldr	r3, [r7, #4]
 8008c3c:	681b      	ldr	r3, [r3, #0]
 8008c3e:	689b      	ldr	r3, [r3, #8]
 8008c40:	0f5b      	lsrs	r3, r3, #29
 8008c42:	b2db      	uxtb	r3, r3
 8008c44:	f003 0307 	and.w	r3, r3, #7
 8008c48:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8008c4a:	7bbb      	ldrb	r3, [r7, #14]
 8008c4c:	7b3a      	ldrb	r2, [r7, #12]
 8008c4e:	4911      	ldr	r1, [pc, #68]	@ (8008c94 <UARTEx_SetNbDataToProcess+0x94>)
 8008c50:	5c8a      	ldrb	r2, [r1, r2]
 8008c52:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8008c56:	7b3a      	ldrb	r2, [r7, #12]
 8008c58:	490f      	ldr	r1, [pc, #60]	@ (8008c98 <UARTEx_SetNbDataToProcess+0x98>)
 8008c5a:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8008c5c:	fb93 f3f2 	sdiv	r3, r3, r2
 8008c60:	b29a      	uxth	r2, r3
 8008c62:	687b      	ldr	r3, [r7, #4]
 8008c64:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8008c68:	7bfb      	ldrb	r3, [r7, #15]
 8008c6a:	7b7a      	ldrb	r2, [r7, #13]
 8008c6c:	4909      	ldr	r1, [pc, #36]	@ (8008c94 <UARTEx_SetNbDataToProcess+0x94>)
 8008c6e:	5c8a      	ldrb	r2, [r1, r2]
 8008c70:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8008c74:	7b7a      	ldrb	r2, [r7, #13]
 8008c76:	4908      	ldr	r1, [pc, #32]	@ (8008c98 <UARTEx_SetNbDataToProcess+0x98>)
 8008c78:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8008c7a:	fb93 f3f2 	sdiv	r3, r3, r2
 8008c7e:	b29a      	uxth	r2, r3
 8008c80:	687b      	ldr	r3, [r7, #4]
 8008c82:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8008c86:	bf00      	nop
 8008c88:	3714      	adds	r7, #20
 8008c8a:	46bd      	mov	sp, r7
 8008c8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c90:	4770      	bx	lr
 8008c92:	bf00      	nop
 8008c94:	080098cc 	.word	0x080098cc
 8008c98:	080098d4 	.word	0x080098d4

08008c9c <atoi>:
 8008c9c:	220a      	movs	r2, #10
 8008c9e:	2100      	movs	r1, #0
 8008ca0:	f000 b87a 	b.w	8008d98 <strtol>

08008ca4 <_strtol_l.isra.0>:
 8008ca4:	2b24      	cmp	r3, #36	@ 0x24
 8008ca6:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008caa:	4686      	mov	lr, r0
 8008cac:	4690      	mov	r8, r2
 8008cae:	d801      	bhi.n	8008cb4 <_strtol_l.isra.0+0x10>
 8008cb0:	2b01      	cmp	r3, #1
 8008cb2:	d106      	bne.n	8008cc2 <_strtol_l.isra.0+0x1e>
 8008cb4:	f000 f8b8 	bl	8008e28 <__errno>
 8008cb8:	2316      	movs	r3, #22
 8008cba:	6003      	str	r3, [r0, #0]
 8008cbc:	2000      	movs	r0, #0
 8008cbe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008cc2:	4834      	ldr	r0, [pc, #208]	@ (8008d94 <_strtol_l.isra.0+0xf0>)
 8008cc4:	460d      	mov	r5, r1
 8008cc6:	462a      	mov	r2, r5
 8008cc8:	f815 4b01 	ldrb.w	r4, [r5], #1
 8008ccc:	5d06      	ldrb	r6, [r0, r4]
 8008cce:	f016 0608 	ands.w	r6, r6, #8
 8008cd2:	d1f8      	bne.n	8008cc6 <_strtol_l.isra.0+0x22>
 8008cd4:	2c2d      	cmp	r4, #45	@ 0x2d
 8008cd6:	d110      	bne.n	8008cfa <_strtol_l.isra.0+0x56>
 8008cd8:	782c      	ldrb	r4, [r5, #0]
 8008cda:	2601      	movs	r6, #1
 8008cdc:	1c95      	adds	r5, r2, #2
 8008cde:	f033 0210 	bics.w	r2, r3, #16
 8008ce2:	d115      	bne.n	8008d10 <_strtol_l.isra.0+0x6c>
 8008ce4:	2c30      	cmp	r4, #48	@ 0x30
 8008ce6:	d10d      	bne.n	8008d04 <_strtol_l.isra.0+0x60>
 8008ce8:	782a      	ldrb	r2, [r5, #0]
 8008cea:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8008cee:	2a58      	cmp	r2, #88	@ 0x58
 8008cf0:	d108      	bne.n	8008d04 <_strtol_l.isra.0+0x60>
 8008cf2:	786c      	ldrb	r4, [r5, #1]
 8008cf4:	3502      	adds	r5, #2
 8008cf6:	2310      	movs	r3, #16
 8008cf8:	e00a      	b.n	8008d10 <_strtol_l.isra.0+0x6c>
 8008cfa:	2c2b      	cmp	r4, #43	@ 0x2b
 8008cfc:	bf04      	itt	eq
 8008cfe:	782c      	ldrbeq	r4, [r5, #0]
 8008d00:	1c95      	addeq	r5, r2, #2
 8008d02:	e7ec      	b.n	8008cde <_strtol_l.isra.0+0x3a>
 8008d04:	2b00      	cmp	r3, #0
 8008d06:	d1f6      	bne.n	8008cf6 <_strtol_l.isra.0+0x52>
 8008d08:	2c30      	cmp	r4, #48	@ 0x30
 8008d0a:	bf14      	ite	ne
 8008d0c:	230a      	movne	r3, #10
 8008d0e:	2308      	moveq	r3, #8
 8008d10:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 8008d14:	f10c 3cff 	add.w	ip, ip, #4294967295
 8008d18:	2200      	movs	r2, #0
 8008d1a:	fbbc f9f3 	udiv	r9, ip, r3
 8008d1e:	4610      	mov	r0, r2
 8008d20:	fb03 ca19 	mls	sl, r3, r9, ip
 8008d24:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8008d28:	2f09      	cmp	r7, #9
 8008d2a:	d80f      	bhi.n	8008d4c <_strtol_l.isra.0+0xa8>
 8008d2c:	463c      	mov	r4, r7
 8008d2e:	42a3      	cmp	r3, r4
 8008d30:	dd1b      	ble.n	8008d6a <_strtol_l.isra.0+0xc6>
 8008d32:	1c57      	adds	r7, r2, #1
 8008d34:	d007      	beq.n	8008d46 <_strtol_l.isra.0+0xa2>
 8008d36:	4581      	cmp	r9, r0
 8008d38:	d314      	bcc.n	8008d64 <_strtol_l.isra.0+0xc0>
 8008d3a:	d101      	bne.n	8008d40 <_strtol_l.isra.0+0x9c>
 8008d3c:	45a2      	cmp	sl, r4
 8008d3e:	db11      	blt.n	8008d64 <_strtol_l.isra.0+0xc0>
 8008d40:	fb00 4003 	mla	r0, r0, r3, r4
 8008d44:	2201      	movs	r2, #1
 8008d46:	f815 4b01 	ldrb.w	r4, [r5], #1
 8008d4a:	e7eb      	b.n	8008d24 <_strtol_l.isra.0+0x80>
 8008d4c:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8008d50:	2f19      	cmp	r7, #25
 8008d52:	d801      	bhi.n	8008d58 <_strtol_l.isra.0+0xb4>
 8008d54:	3c37      	subs	r4, #55	@ 0x37
 8008d56:	e7ea      	b.n	8008d2e <_strtol_l.isra.0+0x8a>
 8008d58:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 8008d5c:	2f19      	cmp	r7, #25
 8008d5e:	d804      	bhi.n	8008d6a <_strtol_l.isra.0+0xc6>
 8008d60:	3c57      	subs	r4, #87	@ 0x57
 8008d62:	e7e4      	b.n	8008d2e <_strtol_l.isra.0+0x8a>
 8008d64:	f04f 32ff 	mov.w	r2, #4294967295
 8008d68:	e7ed      	b.n	8008d46 <_strtol_l.isra.0+0xa2>
 8008d6a:	1c53      	adds	r3, r2, #1
 8008d6c:	d108      	bne.n	8008d80 <_strtol_l.isra.0+0xdc>
 8008d6e:	2322      	movs	r3, #34	@ 0x22
 8008d70:	f8ce 3000 	str.w	r3, [lr]
 8008d74:	4660      	mov	r0, ip
 8008d76:	f1b8 0f00 	cmp.w	r8, #0
 8008d7a:	d0a0      	beq.n	8008cbe <_strtol_l.isra.0+0x1a>
 8008d7c:	1e69      	subs	r1, r5, #1
 8008d7e:	e006      	b.n	8008d8e <_strtol_l.isra.0+0xea>
 8008d80:	b106      	cbz	r6, 8008d84 <_strtol_l.isra.0+0xe0>
 8008d82:	4240      	negs	r0, r0
 8008d84:	f1b8 0f00 	cmp.w	r8, #0
 8008d88:	d099      	beq.n	8008cbe <_strtol_l.isra.0+0x1a>
 8008d8a:	2a00      	cmp	r2, #0
 8008d8c:	d1f6      	bne.n	8008d7c <_strtol_l.isra.0+0xd8>
 8008d8e:	f8c8 1000 	str.w	r1, [r8]
 8008d92:	e794      	b.n	8008cbe <_strtol_l.isra.0+0x1a>
 8008d94:	080098dd 	.word	0x080098dd

08008d98 <strtol>:
 8008d98:	4613      	mov	r3, r2
 8008d9a:	460a      	mov	r2, r1
 8008d9c:	4601      	mov	r1, r0
 8008d9e:	4802      	ldr	r0, [pc, #8]	@ (8008da8 <strtol+0x10>)
 8008da0:	6800      	ldr	r0, [r0, #0]
 8008da2:	f7ff bf7f 	b.w	8008ca4 <_strtol_l.isra.0>
 8008da6:	bf00      	nop
 8008da8:	2000000c 	.word	0x2000000c

08008dac <sniprintf>:
 8008dac:	b40c      	push	{r2, r3}
 8008dae:	b530      	push	{r4, r5, lr}
 8008db0:	4b18      	ldr	r3, [pc, #96]	@ (8008e14 <sniprintf+0x68>)
 8008db2:	1e0c      	subs	r4, r1, #0
 8008db4:	681d      	ldr	r5, [r3, #0]
 8008db6:	b09d      	sub	sp, #116	@ 0x74
 8008db8:	da08      	bge.n	8008dcc <sniprintf+0x20>
 8008dba:	238b      	movs	r3, #139	@ 0x8b
 8008dbc:	602b      	str	r3, [r5, #0]
 8008dbe:	f04f 30ff 	mov.w	r0, #4294967295
 8008dc2:	b01d      	add	sp, #116	@ 0x74
 8008dc4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8008dc8:	b002      	add	sp, #8
 8008dca:	4770      	bx	lr
 8008dcc:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8008dd0:	f8ad 3014 	strh.w	r3, [sp, #20]
 8008dd4:	f04f 0300 	mov.w	r3, #0
 8008dd8:	931b      	str	r3, [sp, #108]	@ 0x6c
 8008dda:	bf14      	ite	ne
 8008ddc:	f104 33ff 	addne.w	r3, r4, #4294967295
 8008de0:	4623      	moveq	r3, r4
 8008de2:	9304      	str	r3, [sp, #16]
 8008de4:	9307      	str	r3, [sp, #28]
 8008de6:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8008dea:	9002      	str	r0, [sp, #8]
 8008dec:	9006      	str	r0, [sp, #24]
 8008dee:	f8ad 3016 	strh.w	r3, [sp, #22]
 8008df2:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8008df4:	ab21      	add	r3, sp, #132	@ 0x84
 8008df6:	a902      	add	r1, sp, #8
 8008df8:	4628      	mov	r0, r5
 8008dfa:	9301      	str	r3, [sp, #4]
 8008dfc:	f000 f994 	bl	8009128 <_svfiprintf_r>
 8008e00:	1c43      	adds	r3, r0, #1
 8008e02:	bfbc      	itt	lt
 8008e04:	238b      	movlt	r3, #139	@ 0x8b
 8008e06:	602b      	strlt	r3, [r5, #0]
 8008e08:	2c00      	cmp	r4, #0
 8008e0a:	d0da      	beq.n	8008dc2 <sniprintf+0x16>
 8008e0c:	9b02      	ldr	r3, [sp, #8]
 8008e0e:	2200      	movs	r2, #0
 8008e10:	701a      	strb	r2, [r3, #0]
 8008e12:	e7d6      	b.n	8008dc2 <sniprintf+0x16>
 8008e14:	2000000c 	.word	0x2000000c

08008e18 <memset>:
 8008e18:	4402      	add	r2, r0
 8008e1a:	4603      	mov	r3, r0
 8008e1c:	4293      	cmp	r3, r2
 8008e1e:	d100      	bne.n	8008e22 <memset+0xa>
 8008e20:	4770      	bx	lr
 8008e22:	f803 1b01 	strb.w	r1, [r3], #1
 8008e26:	e7f9      	b.n	8008e1c <memset+0x4>

08008e28 <__errno>:
 8008e28:	4b01      	ldr	r3, [pc, #4]	@ (8008e30 <__errno+0x8>)
 8008e2a:	6818      	ldr	r0, [r3, #0]
 8008e2c:	4770      	bx	lr
 8008e2e:	bf00      	nop
 8008e30:	2000000c 	.word	0x2000000c

08008e34 <__libc_init_array>:
 8008e34:	b570      	push	{r4, r5, r6, lr}
 8008e36:	4d0d      	ldr	r5, [pc, #52]	@ (8008e6c <__libc_init_array+0x38>)
 8008e38:	4c0d      	ldr	r4, [pc, #52]	@ (8008e70 <__libc_init_array+0x3c>)
 8008e3a:	1b64      	subs	r4, r4, r5
 8008e3c:	10a4      	asrs	r4, r4, #2
 8008e3e:	2600      	movs	r6, #0
 8008e40:	42a6      	cmp	r6, r4
 8008e42:	d109      	bne.n	8008e58 <__libc_init_array+0x24>
 8008e44:	4d0b      	ldr	r5, [pc, #44]	@ (8008e74 <__libc_init_array+0x40>)
 8008e46:	4c0c      	ldr	r4, [pc, #48]	@ (8008e78 <__libc_init_array+0x44>)
 8008e48:	f000 fc64 	bl	8009714 <_init>
 8008e4c:	1b64      	subs	r4, r4, r5
 8008e4e:	10a4      	asrs	r4, r4, #2
 8008e50:	2600      	movs	r6, #0
 8008e52:	42a6      	cmp	r6, r4
 8008e54:	d105      	bne.n	8008e62 <__libc_init_array+0x2e>
 8008e56:	bd70      	pop	{r4, r5, r6, pc}
 8008e58:	f855 3b04 	ldr.w	r3, [r5], #4
 8008e5c:	4798      	blx	r3
 8008e5e:	3601      	adds	r6, #1
 8008e60:	e7ee      	b.n	8008e40 <__libc_init_array+0xc>
 8008e62:	f855 3b04 	ldr.w	r3, [r5], #4
 8008e66:	4798      	blx	r3
 8008e68:	3601      	adds	r6, #1
 8008e6a:	e7f2      	b.n	8008e52 <__libc_init_array+0x1e>
 8008e6c:	08009a18 	.word	0x08009a18
 8008e70:	08009a18 	.word	0x08009a18
 8008e74:	08009a18 	.word	0x08009a18
 8008e78:	08009a1c 	.word	0x08009a1c

08008e7c <__retarget_lock_acquire_recursive>:
 8008e7c:	4770      	bx	lr

08008e7e <__retarget_lock_release_recursive>:
 8008e7e:	4770      	bx	lr

08008e80 <_free_r>:
 8008e80:	b538      	push	{r3, r4, r5, lr}
 8008e82:	4605      	mov	r5, r0
 8008e84:	2900      	cmp	r1, #0
 8008e86:	d041      	beq.n	8008f0c <_free_r+0x8c>
 8008e88:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008e8c:	1f0c      	subs	r4, r1, #4
 8008e8e:	2b00      	cmp	r3, #0
 8008e90:	bfb8      	it	lt
 8008e92:	18e4      	addlt	r4, r4, r3
 8008e94:	f000 f8e0 	bl	8009058 <__malloc_lock>
 8008e98:	4a1d      	ldr	r2, [pc, #116]	@ (8008f10 <_free_r+0x90>)
 8008e9a:	6813      	ldr	r3, [r2, #0]
 8008e9c:	b933      	cbnz	r3, 8008eac <_free_r+0x2c>
 8008e9e:	6063      	str	r3, [r4, #4]
 8008ea0:	6014      	str	r4, [r2, #0]
 8008ea2:	4628      	mov	r0, r5
 8008ea4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008ea8:	f000 b8dc 	b.w	8009064 <__malloc_unlock>
 8008eac:	42a3      	cmp	r3, r4
 8008eae:	d908      	bls.n	8008ec2 <_free_r+0x42>
 8008eb0:	6820      	ldr	r0, [r4, #0]
 8008eb2:	1821      	adds	r1, r4, r0
 8008eb4:	428b      	cmp	r3, r1
 8008eb6:	bf01      	itttt	eq
 8008eb8:	6819      	ldreq	r1, [r3, #0]
 8008eba:	685b      	ldreq	r3, [r3, #4]
 8008ebc:	1809      	addeq	r1, r1, r0
 8008ebe:	6021      	streq	r1, [r4, #0]
 8008ec0:	e7ed      	b.n	8008e9e <_free_r+0x1e>
 8008ec2:	461a      	mov	r2, r3
 8008ec4:	685b      	ldr	r3, [r3, #4]
 8008ec6:	b10b      	cbz	r3, 8008ecc <_free_r+0x4c>
 8008ec8:	42a3      	cmp	r3, r4
 8008eca:	d9fa      	bls.n	8008ec2 <_free_r+0x42>
 8008ecc:	6811      	ldr	r1, [r2, #0]
 8008ece:	1850      	adds	r0, r2, r1
 8008ed0:	42a0      	cmp	r0, r4
 8008ed2:	d10b      	bne.n	8008eec <_free_r+0x6c>
 8008ed4:	6820      	ldr	r0, [r4, #0]
 8008ed6:	4401      	add	r1, r0
 8008ed8:	1850      	adds	r0, r2, r1
 8008eda:	4283      	cmp	r3, r0
 8008edc:	6011      	str	r1, [r2, #0]
 8008ede:	d1e0      	bne.n	8008ea2 <_free_r+0x22>
 8008ee0:	6818      	ldr	r0, [r3, #0]
 8008ee2:	685b      	ldr	r3, [r3, #4]
 8008ee4:	6053      	str	r3, [r2, #4]
 8008ee6:	4408      	add	r0, r1
 8008ee8:	6010      	str	r0, [r2, #0]
 8008eea:	e7da      	b.n	8008ea2 <_free_r+0x22>
 8008eec:	d902      	bls.n	8008ef4 <_free_r+0x74>
 8008eee:	230c      	movs	r3, #12
 8008ef0:	602b      	str	r3, [r5, #0]
 8008ef2:	e7d6      	b.n	8008ea2 <_free_r+0x22>
 8008ef4:	6820      	ldr	r0, [r4, #0]
 8008ef6:	1821      	adds	r1, r4, r0
 8008ef8:	428b      	cmp	r3, r1
 8008efa:	bf04      	itt	eq
 8008efc:	6819      	ldreq	r1, [r3, #0]
 8008efe:	685b      	ldreq	r3, [r3, #4]
 8008f00:	6063      	str	r3, [r4, #4]
 8008f02:	bf04      	itt	eq
 8008f04:	1809      	addeq	r1, r1, r0
 8008f06:	6021      	streq	r1, [r4, #0]
 8008f08:	6054      	str	r4, [r2, #4]
 8008f0a:	e7ca      	b.n	8008ea2 <_free_r+0x22>
 8008f0c:	bd38      	pop	{r3, r4, r5, pc}
 8008f0e:	bf00      	nop
 8008f10:	20000840 	.word	0x20000840

08008f14 <sbrk_aligned>:
 8008f14:	b570      	push	{r4, r5, r6, lr}
 8008f16:	4e0f      	ldr	r6, [pc, #60]	@ (8008f54 <sbrk_aligned+0x40>)
 8008f18:	460c      	mov	r4, r1
 8008f1a:	6831      	ldr	r1, [r6, #0]
 8008f1c:	4605      	mov	r5, r0
 8008f1e:	b911      	cbnz	r1, 8008f26 <sbrk_aligned+0x12>
 8008f20:	f000 fba4 	bl	800966c <_sbrk_r>
 8008f24:	6030      	str	r0, [r6, #0]
 8008f26:	4621      	mov	r1, r4
 8008f28:	4628      	mov	r0, r5
 8008f2a:	f000 fb9f 	bl	800966c <_sbrk_r>
 8008f2e:	1c43      	adds	r3, r0, #1
 8008f30:	d103      	bne.n	8008f3a <sbrk_aligned+0x26>
 8008f32:	f04f 34ff 	mov.w	r4, #4294967295
 8008f36:	4620      	mov	r0, r4
 8008f38:	bd70      	pop	{r4, r5, r6, pc}
 8008f3a:	1cc4      	adds	r4, r0, #3
 8008f3c:	f024 0403 	bic.w	r4, r4, #3
 8008f40:	42a0      	cmp	r0, r4
 8008f42:	d0f8      	beq.n	8008f36 <sbrk_aligned+0x22>
 8008f44:	1a21      	subs	r1, r4, r0
 8008f46:	4628      	mov	r0, r5
 8008f48:	f000 fb90 	bl	800966c <_sbrk_r>
 8008f4c:	3001      	adds	r0, #1
 8008f4e:	d1f2      	bne.n	8008f36 <sbrk_aligned+0x22>
 8008f50:	e7ef      	b.n	8008f32 <sbrk_aligned+0x1e>
 8008f52:	bf00      	nop
 8008f54:	2000083c 	.word	0x2000083c

08008f58 <_malloc_r>:
 8008f58:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008f5c:	1ccd      	adds	r5, r1, #3
 8008f5e:	f025 0503 	bic.w	r5, r5, #3
 8008f62:	3508      	adds	r5, #8
 8008f64:	2d0c      	cmp	r5, #12
 8008f66:	bf38      	it	cc
 8008f68:	250c      	movcc	r5, #12
 8008f6a:	2d00      	cmp	r5, #0
 8008f6c:	4606      	mov	r6, r0
 8008f6e:	db01      	blt.n	8008f74 <_malloc_r+0x1c>
 8008f70:	42a9      	cmp	r1, r5
 8008f72:	d904      	bls.n	8008f7e <_malloc_r+0x26>
 8008f74:	230c      	movs	r3, #12
 8008f76:	6033      	str	r3, [r6, #0]
 8008f78:	2000      	movs	r0, #0
 8008f7a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008f7e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8009054 <_malloc_r+0xfc>
 8008f82:	f000 f869 	bl	8009058 <__malloc_lock>
 8008f86:	f8d8 3000 	ldr.w	r3, [r8]
 8008f8a:	461c      	mov	r4, r3
 8008f8c:	bb44      	cbnz	r4, 8008fe0 <_malloc_r+0x88>
 8008f8e:	4629      	mov	r1, r5
 8008f90:	4630      	mov	r0, r6
 8008f92:	f7ff ffbf 	bl	8008f14 <sbrk_aligned>
 8008f96:	1c43      	adds	r3, r0, #1
 8008f98:	4604      	mov	r4, r0
 8008f9a:	d158      	bne.n	800904e <_malloc_r+0xf6>
 8008f9c:	f8d8 4000 	ldr.w	r4, [r8]
 8008fa0:	4627      	mov	r7, r4
 8008fa2:	2f00      	cmp	r7, #0
 8008fa4:	d143      	bne.n	800902e <_malloc_r+0xd6>
 8008fa6:	2c00      	cmp	r4, #0
 8008fa8:	d04b      	beq.n	8009042 <_malloc_r+0xea>
 8008faa:	6823      	ldr	r3, [r4, #0]
 8008fac:	4639      	mov	r1, r7
 8008fae:	4630      	mov	r0, r6
 8008fb0:	eb04 0903 	add.w	r9, r4, r3
 8008fb4:	f000 fb5a 	bl	800966c <_sbrk_r>
 8008fb8:	4581      	cmp	r9, r0
 8008fba:	d142      	bne.n	8009042 <_malloc_r+0xea>
 8008fbc:	6821      	ldr	r1, [r4, #0]
 8008fbe:	1a6d      	subs	r5, r5, r1
 8008fc0:	4629      	mov	r1, r5
 8008fc2:	4630      	mov	r0, r6
 8008fc4:	f7ff ffa6 	bl	8008f14 <sbrk_aligned>
 8008fc8:	3001      	adds	r0, #1
 8008fca:	d03a      	beq.n	8009042 <_malloc_r+0xea>
 8008fcc:	6823      	ldr	r3, [r4, #0]
 8008fce:	442b      	add	r3, r5
 8008fd0:	6023      	str	r3, [r4, #0]
 8008fd2:	f8d8 3000 	ldr.w	r3, [r8]
 8008fd6:	685a      	ldr	r2, [r3, #4]
 8008fd8:	bb62      	cbnz	r2, 8009034 <_malloc_r+0xdc>
 8008fda:	f8c8 7000 	str.w	r7, [r8]
 8008fde:	e00f      	b.n	8009000 <_malloc_r+0xa8>
 8008fe0:	6822      	ldr	r2, [r4, #0]
 8008fe2:	1b52      	subs	r2, r2, r5
 8008fe4:	d420      	bmi.n	8009028 <_malloc_r+0xd0>
 8008fe6:	2a0b      	cmp	r2, #11
 8008fe8:	d917      	bls.n	800901a <_malloc_r+0xc2>
 8008fea:	1961      	adds	r1, r4, r5
 8008fec:	42a3      	cmp	r3, r4
 8008fee:	6025      	str	r5, [r4, #0]
 8008ff0:	bf18      	it	ne
 8008ff2:	6059      	strne	r1, [r3, #4]
 8008ff4:	6863      	ldr	r3, [r4, #4]
 8008ff6:	bf08      	it	eq
 8008ff8:	f8c8 1000 	streq.w	r1, [r8]
 8008ffc:	5162      	str	r2, [r4, r5]
 8008ffe:	604b      	str	r3, [r1, #4]
 8009000:	4630      	mov	r0, r6
 8009002:	f000 f82f 	bl	8009064 <__malloc_unlock>
 8009006:	f104 000b 	add.w	r0, r4, #11
 800900a:	1d23      	adds	r3, r4, #4
 800900c:	f020 0007 	bic.w	r0, r0, #7
 8009010:	1ac2      	subs	r2, r0, r3
 8009012:	bf1c      	itt	ne
 8009014:	1a1b      	subne	r3, r3, r0
 8009016:	50a3      	strne	r3, [r4, r2]
 8009018:	e7af      	b.n	8008f7a <_malloc_r+0x22>
 800901a:	6862      	ldr	r2, [r4, #4]
 800901c:	42a3      	cmp	r3, r4
 800901e:	bf0c      	ite	eq
 8009020:	f8c8 2000 	streq.w	r2, [r8]
 8009024:	605a      	strne	r2, [r3, #4]
 8009026:	e7eb      	b.n	8009000 <_malloc_r+0xa8>
 8009028:	4623      	mov	r3, r4
 800902a:	6864      	ldr	r4, [r4, #4]
 800902c:	e7ae      	b.n	8008f8c <_malloc_r+0x34>
 800902e:	463c      	mov	r4, r7
 8009030:	687f      	ldr	r7, [r7, #4]
 8009032:	e7b6      	b.n	8008fa2 <_malloc_r+0x4a>
 8009034:	461a      	mov	r2, r3
 8009036:	685b      	ldr	r3, [r3, #4]
 8009038:	42a3      	cmp	r3, r4
 800903a:	d1fb      	bne.n	8009034 <_malloc_r+0xdc>
 800903c:	2300      	movs	r3, #0
 800903e:	6053      	str	r3, [r2, #4]
 8009040:	e7de      	b.n	8009000 <_malloc_r+0xa8>
 8009042:	230c      	movs	r3, #12
 8009044:	6033      	str	r3, [r6, #0]
 8009046:	4630      	mov	r0, r6
 8009048:	f000 f80c 	bl	8009064 <__malloc_unlock>
 800904c:	e794      	b.n	8008f78 <_malloc_r+0x20>
 800904e:	6005      	str	r5, [r0, #0]
 8009050:	e7d6      	b.n	8009000 <_malloc_r+0xa8>
 8009052:	bf00      	nop
 8009054:	20000840 	.word	0x20000840

08009058 <__malloc_lock>:
 8009058:	4801      	ldr	r0, [pc, #4]	@ (8009060 <__malloc_lock+0x8>)
 800905a:	f7ff bf0f 	b.w	8008e7c <__retarget_lock_acquire_recursive>
 800905e:	bf00      	nop
 8009060:	20000838 	.word	0x20000838

08009064 <__malloc_unlock>:
 8009064:	4801      	ldr	r0, [pc, #4]	@ (800906c <__malloc_unlock+0x8>)
 8009066:	f7ff bf0a 	b.w	8008e7e <__retarget_lock_release_recursive>
 800906a:	bf00      	nop
 800906c:	20000838 	.word	0x20000838

08009070 <__ssputs_r>:
 8009070:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009074:	688e      	ldr	r6, [r1, #8]
 8009076:	461f      	mov	r7, r3
 8009078:	42be      	cmp	r6, r7
 800907a:	680b      	ldr	r3, [r1, #0]
 800907c:	4682      	mov	sl, r0
 800907e:	460c      	mov	r4, r1
 8009080:	4690      	mov	r8, r2
 8009082:	d82d      	bhi.n	80090e0 <__ssputs_r+0x70>
 8009084:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8009088:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800908c:	d026      	beq.n	80090dc <__ssputs_r+0x6c>
 800908e:	6965      	ldr	r5, [r4, #20]
 8009090:	6909      	ldr	r1, [r1, #16]
 8009092:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8009096:	eba3 0901 	sub.w	r9, r3, r1
 800909a:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800909e:	1c7b      	adds	r3, r7, #1
 80090a0:	444b      	add	r3, r9
 80090a2:	106d      	asrs	r5, r5, #1
 80090a4:	429d      	cmp	r5, r3
 80090a6:	bf38      	it	cc
 80090a8:	461d      	movcc	r5, r3
 80090aa:	0553      	lsls	r3, r2, #21
 80090ac:	d527      	bpl.n	80090fe <__ssputs_r+0x8e>
 80090ae:	4629      	mov	r1, r5
 80090b0:	f7ff ff52 	bl	8008f58 <_malloc_r>
 80090b4:	4606      	mov	r6, r0
 80090b6:	b360      	cbz	r0, 8009112 <__ssputs_r+0xa2>
 80090b8:	6921      	ldr	r1, [r4, #16]
 80090ba:	464a      	mov	r2, r9
 80090bc:	f000 fae6 	bl	800968c <memcpy>
 80090c0:	89a3      	ldrh	r3, [r4, #12]
 80090c2:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80090c6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80090ca:	81a3      	strh	r3, [r4, #12]
 80090cc:	6126      	str	r6, [r4, #16]
 80090ce:	6165      	str	r5, [r4, #20]
 80090d0:	444e      	add	r6, r9
 80090d2:	eba5 0509 	sub.w	r5, r5, r9
 80090d6:	6026      	str	r6, [r4, #0]
 80090d8:	60a5      	str	r5, [r4, #8]
 80090da:	463e      	mov	r6, r7
 80090dc:	42be      	cmp	r6, r7
 80090de:	d900      	bls.n	80090e2 <__ssputs_r+0x72>
 80090e0:	463e      	mov	r6, r7
 80090e2:	6820      	ldr	r0, [r4, #0]
 80090e4:	4632      	mov	r2, r6
 80090e6:	4641      	mov	r1, r8
 80090e8:	f000 faa6 	bl	8009638 <memmove>
 80090ec:	68a3      	ldr	r3, [r4, #8]
 80090ee:	1b9b      	subs	r3, r3, r6
 80090f0:	60a3      	str	r3, [r4, #8]
 80090f2:	6823      	ldr	r3, [r4, #0]
 80090f4:	4433      	add	r3, r6
 80090f6:	6023      	str	r3, [r4, #0]
 80090f8:	2000      	movs	r0, #0
 80090fa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80090fe:	462a      	mov	r2, r5
 8009100:	f000 fad2 	bl	80096a8 <_realloc_r>
 8009104:	4606      	mov	r6, r0
 8009106:	2800      	cmp	r0, #0
 8009108:	d1e0      	bne.n	80090cc <__ssputs_r+0x5c>
 800910a:	6921      	ldr	r1, [r4, #16]
 800910c:	4650      	mov	r0, sl
 800910e:	f7ff feb7 	bl	8008e80 <_free_r>
 8009112:	230c      	movs	r3, #12
 8009114:	f8ca 3000 	str.w	r3, [sl]
 8009118:	89a3      	ldrh	r3, [r4, #12]
 800911a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800911e:	81a3      	strh	r3, [r4, #12]
 8009120:	f04f 30ff 	mov.w	r0, #4294967295
 8009124:	e7e9      	b.n	80090fa <__ssputs_r+0x8a>
	...

08009128 <_svfiprintf_r>:
 8009128:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800912c:	4698      	mov	r8, r3
 800912e:	898b      	ldrh	r3, [r1, #12]
 8009130:	061b      	lsls	r3, r3, #24
 8009132:	b09d      	sub	sp, #116	@ 0x74
 8009134:	4607      	mov	r7, r0
 8009136:	460d      	mov	r5, r1
 8009138:	4614      	mov	r4, r2
 800913a:	d510      	bpl.n	800915e <_svfiprintf_r+0x36>
 800913c:	690b      	ldr	r3, [r1, #16]
 800913e:	b973      	cbnz	r3, 800915e <_svfiprintf_r+0x36>
 8009140:	2140      	movs	r1, #64	@ 0x40
 8009142:	f7ff ff09 	bl	8008f58 <_malloc_r>
 8009146:	6028      	str	r0, [r5, #0]
 8009148:	6128      	str	r0, [r5, #16]
 800914a:	b930      	cbnz	r0, 800915a <_svfiprintf_r+0x32>
 800914c:	230c      	movs	r3, #12
 800914e:	603b      	str	r3, [r7, #0]
 8009150:	f04f 30ff 	mov.w	r0, #4294967295
 8009154:	b01d      	add	sp, #116	@ 0x74
 8009156:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800915a:	2340      	movs	r3, #64	@ 0x40
 800915c:	616b      	str	r3, [r5, #20]
 800915e:	2300      	movs	r3, #0
 8009160:	9309      	str	r3, [sp, #36]	@ 0x24
 8009162:	2320      	movs	r3, #32
 8009164:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8009168:	f8cd 800c 	str.w	r8, [sp, #12]
 800916c:	2330      	movs	r3, #48	@ 0x30
 800916e:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800930c <_svfiprintf_r+0x1e4>
 8009172:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8009176:	f04f 0901 	mov.w	r9, #1
 800917a:	4623      	mov	r3, r4
 800917c:	469a      	mov	sl, r3
 800917e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009182:	b10a      	cbz	r2, 8009188 <_svfiprintf_r+0x60>
 8009184:	2a25      	cmp	r2, #37	@ 0x25
 8009186:	d1f9      	bne.n	800917c <_svfiprintf_r+0x54>
 8009188:	ebba 0b04 	subs.w	fp, sl, r4
 800918c:	d00b      	beq.n	80091a6 <_svfiprintf_r+0x7e>
 800918e:	465b      	mov	r3, fp
 8009190:	4622      	mov	r2, r4
 8009192:	4629      	mov	r1, r5
 8009194:	4638      	mov	r0, r7
 8009196:	f7ff ff6b 	bl	8009070 <__ssputs_r>
 800919a:	3001      	adds	r0, #1
 800919c:	f000 80a7 	beq.w	80092ee <_svfiprintf_r+0x1c6>
 80091a0:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80091a2:	445a      	add	r2, fp
 80091a4:	9209      	str	r2, [sp, #36]	@ 0x24
 80091a6:	f89a 3000 	ldrb.w	r3, [sl]
 80091aa:	2b00      	cmp	r3, #0
 80091ac:	f000 809f 	beq.w	80092ee <_svfiprintf_r+0x1c6>
 80091b0:	2300      	movs	r3, #0
 80091b2:	f04f 32ff 	mov.w	r2, #4294967295
 80091b6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80091ba:	f10a 0a01 	add.w	sl, sl, #1
 80091be:	9304      	str	r3, [sp, #16]
 80091c0:	9307      	str	r3, [sp, #28]
 80091c2:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80091c6:	931a      	str	r3, [sp, #104]	@ 0x68
 80091c8:	4654      	mov	r4, sl
 80091ca:	2205      	movs	r2, #5
 80091cc:	f814 1b01 	ldrb.w	r1, [r4], #1
 80091d0:	484e      	ldr	r0, [pc, #312]	@ (800930c <_svfiprintf_r+0x1e4>)
 80091d2:	f7f7 f835 	bl	8000240 <memchr>
 80091d6:	9a04      	ldr	r2, [sp, #16]
 80091d8:	b9d8      	cbnz	r0, 8009212 <_svfiprintf_r+0xea>
 80091da:	06d0      	lsls	r0, r2, #27
 80091dc:	bf44      	itt	mi
 80091de:	2320      	movmi	r3, #32
 80091e0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80091e4:	0711      	lsls	r1, r2, #28
 80091e6:	bf44      	itt	mi
 80091e8:	232b      	movmi	r3, #43	@ 0x2b
 80091ea:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80091ee:	f89a 3000 	ldrb.w	r3, [sl]
 80091f2:	2b2a      	cmp	r3, #42	@ 0x2a
 80091f4:	d015      	beq.n	8009222 <_svfiprintf_r+0xfa>
 80091f6:	9a07      	ldr	r2, [sp, #28]
 80091f8:	4654      	mov	r4, sl
 80091fa:	2000      	movs	r0, #0
 80091fc:	f04f 0c0a 	mov.w	ip, #10
 8009200:	4621      	mov	r1, r4
 8009202:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009206:	3b30      	subs	r3, #48	@ 0x30
 8009208:	2b09      	cmp	r3, #9
 800920a:	d94b      	bls.n	80092a4 <_svfiprintf_r+0x17c>
 800920c:	b1b0      	cbz	r0, 800923c <_svfiprintf_r+0x114>
 800920e:	9207      	str	r2, [sp, #28]
 8009210:	e014      	b.n	800923c <_svfiprintf_r+0x114>
 8009212:	eba0 0308 	sub.w	r3, r0, r8
 8009216:	fa09 f303 	lsl.w	r3, r9, r3
 800921a:	4313      	orrs	r3, r2
 800921c:	9304      	str	r3, [sp, #16]
 800921e:	46a2      	mov	sl, r4
 8009220:	e7d2      	b.n	80091c8 <_svfiprintf_r+0xa0>
 8009222:	9b03      	ldr	r3, [sp, #12]
 8009224:	1d19      	adds	r1, r3, #4
 8009226:	681b      	ldr	r3, [r3, #0]
 8009228:	9103      	str	r1, [sp, #12]
 800922a:	2b00      	cmp	r3, #0
 800922c:	bfbb      	ittet	lt
 800922e:	425b      	neglt	r3, r3
 8009230:	f042 0202 	orrlt.w	r2, r2, #2
 8009234:	9307      	strge	r3, [sp, #28]
 8009236:	9307      	strlt	r3, [sp, #28]
 8009238:	bfb8      	it	lt
 800923a:	9204      	strlt	r2, [sp, #16]
 800923c:	7823      	ldrb	r3, [r4, #0]
 800923e:	2b2e      	cmp	r3, #46	@ 0x2e
 8009240:	d10a      	bne.n	8009258 <_svfiprintf_r+0x130>
 8009242:	7863      	ldrb	r3, [r4, #1]
 8009244:	2b2a      	cmp	r3, #42	@ 0x2a
 8009246:	d132      	bne.n	80092ae <_svfiprintf_r+0x186>
 8009248:	9b03      	ldr	r3, [sp, #12]
 800924a:	1d1a      	adds	r2, r3, #4
 800924c:	681b      	ldr	r3, [r3, #0]
 800924e:	9203      	str	r2, [sp, #12]
 8009250:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8009254:	3402      	adds	r4, #2
 8009256:	9305      	str	r3, [sp, #20]
 8009258:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800931c <_svfiprintf_r+0x1f4>
 800925c:	7821      	ldrb	r1, [r4, #0]
 800925e:	2203      	movs	r2, #3
 8009260:	4650      	mov	r0, sl
 8009262:	f7f6 ffed 	bl	8000240 <memchr>
 8009266:	b138      	cbz	r0, 8009278 <_svfiprintf_r+0x150>
 8009268:	9b04      	ldr	r3, [sp, #16]
 800926a:	eba0 000a 	sub.w	r0, r0, sl
 800926e:	2240      	movs	r2, #64	@ 0x40
 8009270:	4082      	lsls	r2, r0
 8009272:	4313      	orrs	r3, r2
 8009274:	3401      	adds	r4, #1
 8009276:	9304      	str	r3, [sp, #16]
 8009278:	f814 1b01 	ldrb.w	r1, [r4], #1
 800927c:	4824      	ldr	r0, [pc, #144]	@ (8009310 <_svfiprintf_r+0x1e8>)
 800927e:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8009282:	2206      	movs	r2, #6
 8009284:	f7f6 ffdc 	bl	8000240 <memchr>
 8009288:	2800      	cmp	r0, #0
 800928a:	d036      	beq.n	80092fa <_svfiprintf_r+0x1d2>
 800928c:	4b21      	ldr	r3, [pc, #132]	@ (8009314 <_svfiprintf_r+0x1ec>)
 800928e:	bb1b      	cbnz	r3, 80092d8 <_svfiprintf_r+0x1b0>
 8009290:	9b03      	ldr	r3, [sp, #12]
 8009292:	3307      	adds	r3, #7
 8009294:	f023 0307 	bic.w	r3, r3, #7
 8009298:	3308      	adds	r3, #8
 800929a:	9303      	str	r3, [sp, #12]
 800929c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800929e:	4433      	add	r3, r6
 80092a0:	9309      	str	r3, [sp, #36]	@ 0x24
 80092a2:	e76a      	b.n	800917a <_svfiprintf_r+0x52>
 80092a4:	fb0c 3202 	mla	r2, ip, r2, r3
 80092a8:	460c      	mov	r4, r1
 80092aa:	2001      	movs	r0, #1
 80092ac:	e7a8      	b.n	8009200 <_svfiprintf_r+0xd8>
 80092ae:	2300      	movs	r3, #0
 80092b0:	3401      	adds	r4, #1
 80092b2:	9305      	str	r3, [sp, #20]
 80092b4:	4619      	mov	r1, r3
 80092b6:	f04f 0c0a 	mov.w	ip, #10
 80092ba:	4620      	mov	r0, r4
 80092bc:	f810 2b01 	ldrb.w	r2, [r0], #1
 80092c0:	3a30      	subs	r2, #48	@ 0x30
 80092c2:	2a09      	cmp	r2, #9
 80092c4:	d903      	bls.n	80092ce <_svfiprintf_r+0x1a6>
 80092c6:	2b00      	cmp	r3, #0
 80092c8:	d0c6      	beq.n	8009258 <_svfiprintf_r+0x130>
 80092ca:	9105      	str	r1, [sp, #20]
 80092cc:	e7c4      	b.n	8009258 <_svfiprintf_r+0x130>
 80092ce:	fb0c 2101 	mla	r1, ip, r1, r2
 80092d2:	4604      	mov	r4, r0
 80092d4:	2301      	movs	r3, #1
 80092d6:	e7f0      	b.n	80092ba <_svfiprintf_r+0x192>
 80092d8:	ab03      	add	r3, sp, #12
 80092da:	9300      	str	r3, [sp, #0]
 80092dc:	462a      	mov	r2, r5
 80092de:	4b0e      	ldr	r3, [pc, #56]	@ (8009318 <_svfiprintf_r+0x1f0>)
 80092e0:	a904      	add	r1, sp, #16
 80092e2:	4638      	mov	r0, r7
 80092e4:	f3af 8000 	nop.w
 80092e8:	1c42      	adds	r2, r0, #1
 80092ea:	4606      	mov	r6, r0
 80092ec:	d1d6      	bne.n	800929c <_svfiprintf_r+0x174>
 80092ee:	89ab      	ldrh	r3, [r5, #12]
 80092f0:	065b      	lsls	r3, r3, #25
 80092f2:	f53f af2d 	bmi.w	8009150 <_svfiprintf_r+0x28>
 80092f6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80092f8:	e72c      	b.n	8009154 <_svfiprintf_r+0x2c>
 80092fa:	ab03      	add	r3, sp, #12
 80092fc:	9300      	str	r3, [sp, #0]
 80092fe:	462a      	mov	r2, r5
 8009300:	4b05      	ldr	r3, [pc, #20]	@ (8009318 <_svfiprintf_r+0x1f0>)
 8009302:	a904      	add	r1, sp, #16
 8009304:	4638      	mov	r0, r7
 8009306:	f000 f879 	bl	80093fc <_printf_i>
 800930a:	e7ed      	b.n	80092e8 <_svfiprintf_r+0x1c0>
 800930c:	080099dd 	.word	0x080099dd
 8009310:	080099e7 	.word	0x080099e7
 8009314:	00000000 	.word	0x00000000
 8009318:	08009071 	.word	0x08009071
 800931c:	080099e3 	.word	0x080099e3

08009320 <_printf_common>:
 8009320:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009324:	4616      	mov	r6, r2
 8009326:	4698      	mov	r8, r3
 8009328:	688a      	ldr	r2, [r1, #8]
 800932a:	690b      	ldr	r3, [r1, #16]
 800932c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8009330:	4293      	cmp	r3, r2
 8009332:	bfb8      	it	lt
 8009334:	4613      	movlt	r3, r2
 8009336:	6033      	str	r3, [r6, #0]
 8009338:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800933c:	4607      	mov	r7, r0
 800933e:	460c      	mov	r4, r1
 8009340:	b10a      	cbz	r2, 8009346 <_printf_common+0x26>
 8009342:	3301      	adds	r3, #1
 8009344:	6033      	str	r3, [r6, #0]
 8009346:	6823      	ldr	r3, [r4, #0]
 8009348:	0699      	lsls	r1, r3, #26
 800934a:	bf42      	ittt	mi
 800934c:	6833      	ldrmi	r3, [r6, #0]
 800934e:	3302      	addmi	r3, #2
 8009350:	6033      	strmi	r3, [r6, #0]
 8009352:	6825      	ldr	r5, [r4, #0]
 8009354:	f015 0506 	ands.w	r5, r5, #6
 8009358:	d106      	bne.n	8009368 <_printf_common+0x48>
 800935a:	f104 0a19 	add.w	sl, r4, #25
 800935e:	68e3      	ldr	r3, [r4, #12]
 8009360:	6832      	ldr	r2, [r6, #0]
 8009362:	1a9b      	subs	r3, r3, r2
 8009364:	42ab      	cmp	r3, r5
 8009366:	dc26      	bgt.n	80093b6 <_printf_common+0x96>
 8009368:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800936c:	6822      	ldr	r2, [r4, #0]
 800936e:	3b00      	subs	r3, #0
 8009370:	bf18      	it	ne
 8009372:	2301      	movne	r3, #1
 8009374:	0692      	lsls	r2, r2, #26
 8009376:	d42b      	bmi.n	80093d0 <_printf_common+0xb0>
 8009378:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800937c:	4641      	mov	r1, r8
 800937e:	4638      	mov	r0, r7
 8009380:	47c8      	blx	r9
 8009382:	3001      	adds	r0, #1
 8009384:	d01e      	beq.n	80093c4 <_printf_common+0xa4>
 8009386:	6823      	ldr	r3, [r4, #0]
 8009388:	6922      	ldr	r2, [r4, #16]
 800938a:	f003 0306 	and.w	r3, r3, #6
 800938e:	2b04      	cmp	r3, #4
 8009390:	bf02      	ittt	eq
 8009392:	68e5      	ldreq	r5, [r4, #12]
 8009394:	6833      	ldreq	r3, [r6, #0]
 8009396:	1aed      	subeq	r5, r5, r3
 8009398:	68a3      	ldr	r3, [r4, #8]
 800939a:	bf0c      	ite	eq
 800939c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80093a0:	2500      	movne	r5, #0
 80093a2:	4293      	cmp	r3, r2
 80093a4:	bfc4      	itt	gt
 80093a6:	1a9b      	subgt	r3, r3, r2
 80093a8:	18ed      	addgt	r5, r5, r3
 80093aa:	2600      	movs	r6, #0
 80093ac:	341a      	adds	r4, #26
 80093ae:	42b5      	cmp	r5, r6
 80093b0:	d11a      	bne.n	80093e8 <_printf_common+0xc8>
 80093b2:	2000      	movs	r0, #0
 80093b4:	e008      	b.n	80093c8 <_printf_common+0xa8>
 80093b6:	2301      	movs	r3, #1
 80093b8:	4652      	mov	r2, sl
 80093ba:	4641      	mov	r1, r8
 80093bc:	4638      	mov	r0, r7
 80093be:	47c8      	blx	r9
 80093c0:	3001      	adds	r0, #1
 80093c2:	d103      	bne.n	80093cc <_printf_common+0xac>
 80093c4:	f04f 30ff 	mov.w	r0, #4294967295
 80093c8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80093cc:	3501      	adds	r5, #1
 80093ce:	e7c6      	b.n	800935e <_printf_common+0x3e>
 80093d0:	18e1      	adds	r1, r4, r3
 80093d2:	1c5a      	adds	r2, r3, #1
 80093d4:	2030      	movs	r0, #48	@ 0x30
 80093d6:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80093da:	4422      	add	r2, r4
 80093dc:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80093e0:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80093e4:	3302      	adds	r3, #2
 80093e6:	e7c7      	b.n	8009378 <_printf_common+0x58>
 80093e8:	2301      	movs	r3, #1
 80093ea:	4622      	mov	r2, r4
 80093ec:	4641      	mov	r1, r8
 80093ee:	4638      	mov	r0, r7
 80093f0:	47c8      	blx	r9
 80093f2:	3001      	adds	r0, #1
 80093f4:	d0e6      	beq.n	80093c4 <_printf_common+0xa4>
 80093f6:	3601      	adds	r6, #1
 80093f8:	e7d9      	b.n	80093ae <_printf_common+0x8e>
	...

080093fc <_printf_i>:
 80093fc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009400:	7e0f      	ldrb	r7, [r1, #24]
 8009402:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8009404:	2f78      	cmp	r7, #120	@ 0x78
 8009406:	4691      	mov	r9, r2
 8009408:	4680      	mov	r8, r0
 800940a:	460c      	mov	r4, r1
 800940c:	469a      	mov	sl, r3
 800940e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8009412:	d807      	bhi.n	8009424 <_printf_i+0x28>
 8009414:	2f62      	cmp	r7, #98	@ 0x62
 8009416:	d80a      	bhi.n	800942e <_printf_i+0x32>
 8009418:	2f00      	cmp	r7, #0
 800941a:	f000 80d1 	beq.w	80095c0 <_printf_i+0x1c4>
 800941e:	2f58      	cmp	r7, #88	@ 0x58
 8009420:	f000 80b8 	beq.w	8009594 <_printf_i+0x198>
 8009424:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8009428:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800942c:	e03a      	b.n	80094a4 <_printf_i+0xa8>
 800942e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8009432:	2b15      	cmp	r3, #21
 8009434:	d8f6      	bhi.n	8009424 <_printf_i+0x28>
 8009436:	a101      	add	r1, pc, #4	@ (adr r1, 800943c <_printf_i+0x40>)
 8009438:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800943c:	08009495 	.word	0x08009495
 8009440:	080094a9 	.word	0x080094a9
 8009444:	08009425 	.word	0x08009425
 8009448:	08009425 	.word	0x08009425
 800944c:	08009425 	.word	0x08009425
 8009450:	08009425 	.word	0x08009425
 8009454:	080094a9 	.word	0x080094a9
 8009458:	08009425 	.word	0x08009425
 800945c:	08009425 	.word	0x08009425
 8009460:	08009425 	.word	0x08009425
 8009464:	08009425 	.word	0x08009425
 8009468:	080095a7 	.word	0x080095a7
 800946c:	080094d3 	.word	0x080094d3
 8009470:	08009561 	.word	0x08009561
 8009474:	08009425 	.word	0x08009425
 8009478:	08009425 	.word	0x08009425
 800947c:	080095c9 	.word	0x080095c9
 8009480:	08009425 	.word	0x08009425
 8009484:	080094d3 	.word	0x080094d3
 8009488:	08009425 	.word	0x08009425
 800948c:	08009425 	.word	0x08009425
 8009490:	08009569 	.word	0x08009569
 8009494:	6833      	ldr	r3, [r6, #0]
 8009496:	1d1a      	adds	r2, r3, #4
 8009498:	681b      	ldr	r3, [r3, #0]
 800949a:	6032      	str	r2, [r6, #0]
 800949c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80094a0:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80094a4:	2301      	movs	r3, #1
 80094a6:	e09c      	b.n	80095e2 <_printf_i+0x1e6>
 80094a8:	6833      	ldr	r3, [r6, #0]
 80094aa:	6820      	ldr	r0, [r4, #0]
 80094ac:	1d19      	adds	r1, r3, #4
 80094ae:	6031      	str	r1, [r6, #0]
 80094b0:	0606      	lsls	r6, r0, #24
 80094b2:	d501      	bpl.n	80094b8 <_printf_i+0xbc>
 80094b4:	681d      	ldr	r5, [r3, #0]
 80094b6:	e003      	b.n	80094c0 <_printf_i+0xc4>
 80094b8:	0645      	lsls	r5, r0, #25
 80094ba:	d5fb      	bpl.n	80094b4 <_printf_i+0xb8>
 80094bc:	f9b3 5000 	ldrsh.w	r5, [r3]
 80094c0:	2d00      	cmp	r5, #0
 80094c2:	da03      	bge.n	80094cc <_printf_i+0xd0>
 80094c4:	232d      	movs	r3, #45	@ 0x2d
 80094c6:	426d      	negs	r5, r5
 80094c8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80094cc:	4858      	ldr	r0, [pc, #352]	@ (8009630 <_printf_i+0x234>)
 80094ce:	230a      	movs	r3, #10
 80094d0:	e011      	b.n	80094f6 <_printf_i+0xfa>
 80094d2:	6821      	ldr	r1, [r4, #0]
 80094d4:	6833      	ldr	r3, [r6, #0]
 80094d6:	0608      	lsls	r0, r1, #24
 80094d8:	f853 5b04 	ldr.w	r5, [r3], #4
 80094dc:	d402      	bmi.n	80094e4 <_printf_i+0xe8>
 80094de:	0649      	lsls	r1, r1, #25
 80094e0:	bf48      	it	mi
 80094e2:	b2ad      	uxthmi	r5, r5
 80094e4:	2f6f      	cmp	r7, #111	@ 0x6f
 80094e6:	4852      	ldr	r0, [pc, #328]	@ (8009630 <_printf_i+0x234>)
 80094e8:	6033      	str	r3, [r6, #0]
 80094ea:	bf14      	ite	ne
 80094ec:	230a      	movne	r3, #10
 80094ee:	2308      	moveq	r3, #8
 80094f0:	2100      	movs	r1, #0
 80094f2:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80094f6:	6866      	ldr	r6, [r4, #4]
 80094f8:	60a6      	str	r6, [r4, #8]
 80094fa:	2e00      	cmp	r6, #0
 80094fc:	db05      	blt.n	800950a <_printf_i+0x10e>
 80094fe:	6821      	ldr	r1, [r4, #0]
 8009500:	432e      	orrs	r6, r5
 8009502:	f021 0104 	bic.w	r1, r1, #4
 8009506:	6021      	str	r1, [r4, #0]
 8009508:	d04b      	beq.n	80095a2 <_printf_i+0x1a6>
 800950a:	4616      	mov	r6, r2
 800950c:	fbb5 f1f3 	udiv	r1, r5, r3
 8009510:	fb03 5711 	mls	r7, r3, r1, r5
 8009514:	5dc7      	ldrb	r7, [r0, r7]
 8009516:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800951a:	462f      	mov	r7, r5
 800951c:	42bb      	cmp	r3, r7
 800951e:	460d      	mov	r5, r1
 8009520:	d9f4      	bls.n	800950c <_printf_i+0x110>
 8009522:	2b08      	cmp	r3, #8
 8009524:	d10b      	bne.n	800953e <_printf_i+0x142>
 8009526:	6823      	ldr	r3, [r4, #0]
 8009528:	07df      	lsls	r7, r3, #31
 800952a:	d508      	bpl.n	800953e <_printf_i+0x142>
 800952c:	6923      	ldr	r3, [r4, #16]
 800952e:	6861      	ldr	r1, [r4, #4]
 8009530:	4299      	cmp	r1, r3
 8009532:	bfde      	ittt	le
 8009534:	2330      	movle	r3, #48	@ 0x30
 8009536:	f806 3c01 	strble.w	r3, [r6, #-1]
 800953a:	f106 36ff 	addle.w	r6, r6, #4294967295
 800953e:	1b92      	subs	r2, r2, r6
 8009540:	6122      	str	r2, [r4, #16]
 8009542:	f8cd a000 	str.w	sl, [sp]
 8009546:	464b      	mov	r3, r9
 8009548:	aa03      	add	r2, sp, #12
 800954a:	4621      	mov	r1, r4
 800954c:	4640      	mov	r0, r8
 800954e:	f7ff fee7 	bl	8009320 <_printf_common>
 8009552:	3001      	adds	r0, #1
 8009554:	d14a      	bne.n	80095ec <_printf_i+0x1f0>
 8009556:	f04f 30ff 	mov.w	r0, #4294967295
 800955a:	b004      	add	sp, #16
 800955c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009560:	6823      	ldr	r3, [r4, #0]
 8009562:	f043 0320 	orr.w	r3, r3, #32
 8009566:	6023      	str	r3, [r4, #0]
 8009568:	4832      	ldr	r0, [pc, #200]	@ (8009634 <_printf_i+0x238>)
 800956a:	2778      	movs	r7, #120	@ 0x78
 800956c:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8009570:	6823      	ldr	r3, [r4, #0]
 8009572:	6831      	ldr	r1, [r6, #0]
 8009574:	061f      	lsls	r7, r3, #24
 8009576:	f851 5b04 	ldr.w	r5, [r1], #4
 800957a:	d402      	bmi.n	8009582 <_printf_i+0x186>
 800957c:	065f      	lsls	r7, r3, #25
 800957e:	bf48      	it	mi
 8009580:	b2ad      	uxthmi	r5, r5
 8009582:	6031      	str	r1, [r6, #0]
 8009584:	07d9      	lsls	r1, r3, #31
 8009586:	bf44      	itt	mi
 8009588:	f043 0320 	orrmi.w	r3, r3, #32
 800958c:	6023      	strmi	r3, [r4, #0]
 800958e:	b11d      	cbz	r5, 8009598 <_printf_i+0x19c>
 8009590:	2310      	movs	r3, #16
 8009592:	e7ad      	b.n	80094f0 <_printf_i+0xf4>
 8009594:	4826      	ldr	r0, [pc, #152]	@ (8009630 <_printf_i+0x234>)
 8009596:	e7e9      	b.n	800956c <_printf_i+0x170>
 8009598:	6823      	ldr	r3, [r4, #0]
 800959a:	f023 0320 	bic.w	r3, r3, #32
 800959e:	6023      	str	r3, [r4, #0]
 80095a0:	e7f6      	b.n	8009590 <_printf_i+0x194>
 80095a2:	4616      	mov	r6, r2
 80095a4:	e7bd      	b.n	8009522 <_printf_i+0x126>
 80095a6:	6833      	ldr	r3, [r6, #0]
 80095a8:	6825      	ldr	r5, [r4, #0]
 80095aa:	6961      	ldr	r1, [r4, #20]
 80095ac:	1d18      	adds	r0, r3, #4
 80095ae:	6030      	str	r0, [r6, #0]
 80095b0:	062e      	lsls	r6, r5, #24
 80095b2:	681b      	ldr	r3, [r3, #0]
 80095b4:	d501      	bpl.n	80095ba <_printf_i+0x1be>
 80095b6:	6019      	str	r1, [r3, #0]
 80095b8:	e002      	b.n	80095c0 <_printf_i+0x1c4>
 80095ba:	0668      	lsls	r0, r5, #25
 80095bc:	d5fb      	bpl.n	80095b6 <_printf_i+0x1ba>
 80095be:	8019      	strh	r1, [r3, #0]
 80095c0:	2300      	movs	r3, #0
 80095c2:	6123      	str	r3, [r4, #16]
 80095c4:	4616      	mov	r6, r2
 80095c6:	e7bc      	b.n	8009542 <_printf_i+0x146>
 80095c8:	6833      	ldr	r3, [r6, #0]
 80095ca:	1d1a      	adds	r2, r3, #4
 80095cc:	6032      	str	r2, [r6, #0]
 80095ce:	681e      	ldr	r6, [r3, #0]
 80095d0:	6862      	ldr	r2, [r4, #4]
 80095d2:	2100      	movs	r1, #0
 80095d4:	4630      	mov	r0, r6
 80095d6:	f7f6 fe33 	bl	8000240 <memchr>
 80095da:	b108      	cbz	r0, 80095e0 <_printf_i+0x1e4>
 80095dc:	1b80      	subs	r0, r0, r6
 80095de:	6060      	str	r0, [r4, #4]
 80095e0:	6863      	ldr	r3, [r4, #4]
 80095e2:	6123      	str	r3, [r4, #16]
 80095e4:	2300      	movs	r3, #0
 80095e6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80095ea:	e7aa      	b.n	8009542 <_printf_i+0x146>
 80095ec:	6923      	ldr	r3, [r4, #16]
 80095ee:	4632      	mov	r2, r6
 80095f0:	4649      	mov	r1, r9
 80095f2:	4640      	mov	r0, r8
 80095f4:	47d0      	blx	sl
 80095f6:	3001      	adds	r0, #1
 80095f8:	d0ad      	beq.n	8009556 <_printf_i+0x15a>
 80095fa:	6823      	ldr	r3, [r4, #0]
 80095fc:	079b      	lsls	r3, r3, #30
 80095fe:	d413      	bmi.n	8009628 <_printf_i+0x22c>
 8009600:	68e0      	ldr	r0, [r4, #12]
 8009602:	9b03      	ldr	r3, [sp, #12]
 8009604:	4298      	cmp	r0, r3
 8009606:	bfb8      	it	lt
 8009608:	4618      	movlt	r0, r3
 800960a:	e7a6      	b.n	800955a <_printf_i+0x15e>
 800960c:	2301      	movs	r3, #1
 800960e:	4632      	mov	r2, r6
 8009610:	4649      	mov	r1, r9
 8009612:	4640      	mov	r0, r8
 8009614:	47d0      	blx	sl
 8009616:	3001      	adds	r0, #1
 8009618:	d09d      	beq.n	8009556 <_printf_i+0x15a>
 800961a:	3501      	adds	r5, #1
 800961c:	68e3      	ldr	r3, [r4, #12]
 800961e:	9903      	ldr	r1, [sp, #12]
 8009620:	1a5b      	subs	r3, r3, r1
 8009622:	42ab      	cmp	r3, r5
 8009624:	dcf2      	bgt.n	800960c <_printf_i+0x210>
 8009626:	e7eb      	b.n	8009600 <_printf_i+0x204>
 8009628:	2500      	movs	r5, #0
 800962a:	f104 0619 	add.w	r6, r4, #25
 800962e:	e7f5      	b.n	800961c <_printf_i+0x220>
 8009630:	080099ee 	.word	0x080099ee
 8009634:	080099ff 	.word	0x080099ff

08009638 <memmove>:
 8009638:	4288      	cmp	r0, r1
 800963a:	b510      	push	{r4, lr}
 800963c:	eb01 0402 	add.w	r4, r1, r2
 8009640:	d902      	bls.n	8009648 <memmove+0x10>
 8009642:	4284      	cmp	r4, r0
 8009644:	4623      	mov	r3, r4
 8009646:	d807      	bhi.n	8009658 <memmove+0x20>
 8009648:	1e43      	subs	r3, r0, #1
 800964a:	42a1      	cmp	r1, r4
 800964c:	d008      	beq.n	8009660 <memmove+0x28>
 800964e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8009652:	f803 2f01 	strb.w	r2, [r3, #1]!
 8009656:	e7f8      	b.n	800964a <memmove+0x12>
 8009658:	4402      	add	r2, r0
 800965a:	4601      	mov	r1, r0
 800965c:	428a      	cmp	r2, r1
 800965e:	d100      	bne.n	8009662 <memmove+0x2a>
 8009660:	bd10      	pop	{r4, pc}
 8009662:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8009666:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800966a:	e7f7      	b.n	800965c <memmove+0x24>

0800966c <_sbrk_r>:
 800966c:	b538      	push	{r3, r4, r5, lr}
 800966e:	4d06      	ldr	r5, [pc, #24]	@ (8009688 <_sbrk_r+0x1c>)
 8009670:	2300      	movs	r3, #0
 8009672:	4604      	mov	r4, r0
 8009674:	4608      	mov	r0, r1
 8009676:	602b      	str	r3, [r5, #0]
 8009678:	f7f7 ff2e 	bl	80014d8 <_sbrk>
 800967c:	1c43      	adds	r3, r0, #1
 800967e:	d102      	bne.n	8009686 <_sbrk_r+0x1a>
 8009680:	682b      	ldr	r3, [r5, #0]
 8009682:	b103      	cbz	r3, 8009686 <_sbrk_r+0x1a>
 8009684:	6023      	str	r3, [r4, #0]
 8009686:	bd38      	pop	{r3, r4, r5, pc}
 8009688:	20000834 	.word	0x20000834

0800968c <memcpy>:
 800968c:	440a      	add	r2, r1
 800968e:	4291      	cmp	r1, r2
 8009690:	f100 33ff 	add.w	r3, r0, #4294967295
 8009694:	d100      	bne.n	8009698 <memcpy+0xc>
 8009696:	4770      	bx	lr
 8009698:	b510      	push	{r4, lr}
 800969a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800969e:	f803 4f01 	strb.w	r4, [r3, #1]!
 80096a2:	4291      	cmp	r1, r2
 80096a4:	d1f9      	bne.n	800969a <memcpy+0xe>
 80096a6:	bd10      	pop	{r4, pc}

080096a8 <_realloc_r>:
 80096a8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80096ac:	4607      	mov	r7, r0
 80096ae:	4614      	mov	r4, r2
 80096b0:	460d      	mov	r5, r1
 80096b2:	b921      	cbnz	r1, 80096be <_realloc_r+0x16>
 80096b4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80096b8:	4611      	mov	r1, r2
 80096ba:	f7ff bc4d 	b.w	8008f58 <_malloc_r>
 80096be:	b92a      	cbnz	r2, 80096cc <_realloc_r+0x24>
 80096c0:	f7ff fbde 	bl	8008e80 <_free_r>
 80096c4:	4625      	mov	r5, r4
 80096c6:	4628      	mov	r0, r5
 80096c8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80096cc:	f000 f81a 	bl	8009704 <_malloc_usable_size_r>
 80096d0:	4284      	cmp	r4, r0
 80096d2:	4606      	mov	r6, r0
 80096d4:	d802      	bhi.n	80096dc <_realloc_r+0x34>
 80096d6:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80096da:	d8f4      	bhi.n	80096c6 <_realloc_r+0x1e>
 80096dc:	4621      	mov	r1, r4
 80096de:	4638      	mov	r0, r7
 80096e0:	f7ff fc3a 	bl	8008f58 <_malloc_r>
 80096e4:	4680      	mov	r8, r0
 80096e6:	b908      	cbnz	r0, 80096ec <_realloc_r+0x44>
 80096e8:	4645      	mov	r5, r8
 80096ea:	e7ec      	b.n	80096c6 <_realloc_r+0x1e>
 80096ec:	42b4      	cmp	r4, r6
 80096ee:	4622      	mov	r2, r4
 80096f0:	4629      	mov	r1, r5
 80096f2:	bf28      	it	cs
 80096f4:	4632      	movcs	r2, r6
 80096f6:	f7ff ffc9 	bl	800968c <memcpy>
 80096fa:	4629      	mov	r1, r5
 80096fc:	4638      	mov	r0, r7
 80096fe:	f7ff fbbf 	bl	8008e80 <_free_r>
 8009702:	e7f1      	b.n	80096e8 <_realloc_r+0x40>

08009704 <_malloc_usable_size_r>:
 8009704:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009708:	1f18      	subs	r0, r3, #4
 800970a:	2b00      	cmp	r3, #0
 800970c:	bfbc      	itt	lt
 800970e:	580b      	ldrlt	r3, [r1, r0]
 8009710:	18c0      	addlt	r0, r0, r3
 8009712:	4770      	bx	lr

08009714 <_init>:
 8009714:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009716:	bf00      	nop
 8009718:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800971a:	bc08      	pop	{r3}
 800971c:	469e      	mov	lr, r3
 800971e:	4770      	bx	lr

08009720 <_fini>:
 8009720:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009722:	bf00      	nop
 8009724:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009726:	bc08      	pop	{r3}
 8009728:	469e      	mov	lr, r3
 800972a:	4770      	bx	lr
