TimeQuest Timing Analyzer report for motor
Thu Nov 11 11:59:03 2021
Quartus Prime Version 17.1.1 Internal Build 593 12/11/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'testbench:U1|DE2_LTM_Control:U5|div[0]'
 13. Slow 1200mV 85C Model Setup: 'Reloj'
 14. Slow 1200mV 85C Model Setup: 'testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK'
 15. Slow 1200mV 85C Model Hold: 'testbench:U1|DE2_LTM_Control:U5|div[0]'
 16. Slow 1200mV 85C Model Hold: 'Reloj'
 17. Slow 1200mV 85C Model Hold: 'testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK'
 18. Slow 1200mV 85C Model Recovery: 'testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK'
 19. Slow 1200mV 85C Model Recovery: 'Reloj'
 20. Slow 1200mV 85C Model Recovery: 'testbench:U1|DE2_LTM_Control:U5|div[0]'
 21. Slow 1200mV 85C Model Removal: 'testbench:U1|DE2_LTM_Control:U5|div[0]'
 22. Slow 1200mV 85C Model Removal: 'Reloj'
 23. Slow 1200mV 85C Model Removal: 'testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK'
 24. Slow 1200mV 85C Model Metastability Summary
 25. Slow 1200mV 0C Model Fmax Summary
 26. Slow 1200mV 0C Model Setup Summary
 27. Slow 1200mV 0C Model Hold Summary
 28. Slow 1200mV 0C Model Recovery Summary
 29. Slow 1200mV 0C Model Removal Summary
 30. Slow 1200mV 0C Model Minimum Pulse Width Summary
 31. Slow 1200mV 0C Model Setup: 'testbench:U1|DE2_LTM_Control:U5|div[0]'
 32. Slow 1200mV 0C Model Setup: 'Reloj'
 33. Slow 1200mV 0C Model Setup: 'testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK'
 34. Slow 1200mV 0C Model Hold: 'testbench:U1|DE2_LTM_Control:U5|div[0]'
 35. Slow 1200mV 0C Model Hold: 'Reloj'
 36. Slow 1200mV 0C Model Hold: 'testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK'
 37. Slow 1200mV 0C Model Recovery: 'testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK'
 38. Slow 1200mV 0C Model Recovery: 'Reloj'
 39. Slow 1200mV 0C Model Recovery: 'testbench:U1|DE2_LTM_Control:U5|div[0]'
 40. Slow 1200mV 0C Model Removal: 'testbench:U1|DE2_LTM_Control:U5|div[0]'
 41. Slow 1200mV 0C Model Removal: 'Reloj'
 42. Slow 1200mV 0C Model Removal: 'testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK'
 43. Slow 1200mV 0C Model Metastability Summary
 44. Fast 1200mV 0C Model Setup Summary
 45. Fast 1200mV 0C Model Hold Summary
 46. Fast 1200mV 0C Model Recovery Summary
 47. Fast 1200mV 0C Model Removal Summary
 48. Fast 1200mV 0C Model Minimum Pulse Width Summary
 49. Fast 1200mV 0C Model Setup: 'testbench:U1|DE2_LTM_Control:U5|div[0]'
 50. Fast 1200mV 0C Model Setup: 'Reloj'
 51. Fast 1200mV 0C Model Setup: 'testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK'
 52. Fast 1200mV 0C Model Hold: 'testbench:U1|DE2_LTM_Control:U5|div[0]'
 53. Fast 1200mV 0C Model Hold: 'Reloj'
 54. Fast 1200mV 0C Model Hold: 'testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK'
 55. Fast 1200mV 0C Model Recovery: 'testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK'
 56. Fast 1200mV 0C Model Recovery: 'Reloj'
 57. Fast 1200mV 0C Model Recovery: 'testbench:U1|DE2_LTM_Control:U5|div[0]'
 58. Fast 1200mV 0C Model Removal: 'testbench:U1|DE2_LTM_Control:U5|div[0]'
 59. Fast 1200mV 0C Model Removal: 'Reloj'
 60. Fast 1200mV 0C Model Removal: 'testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK'
 61. Fast 1200mV 0C Model Metastability Summary
 62. Multicorner Timing Analysis Summary
 63. Board Trace Model Assignments
 64. Input Transition Times
 65. Signal Integrity Metrics (Slow 1200mv 0c Model)
 66. Signal Integrity Metrics (Slow 1200mv 85c Model)
 67. Signal Integrity Metrics (Fast 1200mv 0c Model)
 68. Setup Transfers
 69. Hold Transfers
 70. Recovery Transfers
 71. Removal Transfers
 72. Report TCCS
 73. Report RSKM
 74. Unconstrained Paths Summary
 75. Clock Status Summary
 76. Unconstrained Input Ports
 77. Unconstrained Output Ports
 78. Unconstrained Input Ports
 79. Unconstrained Output Ports
 80. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                    ;
+-----------------------+--------------------------------------------------------------+
; Quartus Prime Version ; Version 17.1.1 Internal Build 593 12/11/2017 SJ Lite Edition ;
; Timing Analyzer       ; TimeQuest                                                    ;
; Revision Name         ; motor                                                        ;
; Device Family         ; Cyclone IV E                                                 ;
; Device Name           ; EP4CE115F29C7                                                ;
; Timing Models         ; Final                                                        ;
; Delay Model           ; Combined                                                     ;
; Rise/Fall Delays      ; Enabled                                                      ;
+-----------------------+--------------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.04        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   1.4%      ;
;     Processors 3-6         ;   0.7%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                         ;
+----------------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------------------------------------------------------------------------------+
; Clock Name                                                                             ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                                                                    ;
+----------------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------------------------------------------------------------------------------+
; Reloj                                                                                  ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { Reloj }                                                                                  ;
; testbench:U1|DE2_LTM_Control:U5|div[0]                                                 ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { testbench:U1|DE2_LTM_Control:U5|div[0] }                                                 ;
; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK } ;
+----------------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                           ;
+------------+-----------------+----------------------------------------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                                                             ; Note ;
+------------+-----------------+----------------------------------------------------------------------------------------+------+
; 115.51 MHz ; 115.51 MHz      ; testbench:U1|DE2_LTM_Control:U5|div[0]                                                 ;      ;
; 194.51 MHz ; 194.51 MHz      ; Reloj                                                                                  ;      ;
; 230.63 MHz ; 230.63 MHz      ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ;      ;
+------------+-----------------+----------------------------------------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-----------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                                                             ;
+----------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                  ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------------------------+--------+---------------+
; testbench:U1|DE2_LTM_Control:U5|div[0]                                                 ; -7.657 ; -550.362      ;
; Reloj                                                                                  ; -4.141 ; -591.639      ;
; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; -2.494 ; -74.903       ;
+----------------------------------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                                                             ;
+----------------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                                  ; Slack ; End Point TNS ;
+----------------------------------------------------------------------------------------+-------+---------------+
; testbench:U1|DE2_LTM_Control:U5|div[0]                                                 ; 0.324 ; 0.000         ;
; Reloj                                                                                  ; 0.386 ; 0.000         ;
; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.403 ; 0.000         ;
+----------------------------------------------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                                                          ;
+----------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                  ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------------------------+--------+---------------+
; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; -3.531 ; -70.961       ;
; Reloj                                                                                  ; -2.846 ; -295.463      ;
; testbench:U1|DE2_LTM_Control:U5|div[0]                                                 ; -1.181 ; -80.590       ;
+----------------------------------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                                                          ;
+----------------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                                  ; Slack ; End Point TNS ;
+----------------------------------------------------------------------------------------+-------+---------------+
; testbench:U1|DE2_LTM_Control:U5|div[0]                                                 ; 0.937 ; 0.000         ;
; Reloj                                                                                  ; 2.802 ; 0.000         ;
; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 2.972 ; 0.000         ;
+----------------------------------------------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                                               ;
+----------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                  ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------------------------+--------+---------------+
; Reloj                                                                                  ; -3.000 ; -265.140      ;
; testbench:U1|DE2_LTM_Control:U5|div[0]                                                 ; -2.693 ; -243.506      ;
; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; -1.285 ; -48.830       ;
+----------------------------------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'testbench:U1|DE2_LTM_Control:U5|div[0]'                                                                                                                                                                                                                                                                                                             ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                ; To Node                                                            ; Launch Clock                           ; Latch Clock                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+
; -7.657 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a46~porta_address_reg0 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_G[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; -0.450     ; 8.205      ;
; -7.657 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a46~porta_address_reg0 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_G[1] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; -0.450     ; 8.205      ;
; -7.657 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a46~porta_address_reg0 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_G[2] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; -0.450     ; 8.205      ;
; -7.657 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a46~porta_address_reg0 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_G[3] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; -0.450     ; 8.205      ;
; -7.657 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a46~porta_address_reg0 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_G[4] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; -0.450     ; 8.205      ;
; -7.657 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a46~porta_address_reg0 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_G[5] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; -0.450     ; 8.205      ;
; -7.657 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a46~porta_address_reg0 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_G[6] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; -0.450     ; 8.205      ;
; -7.657 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a46~porta_address_reg0 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_G[7] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; -0.450     ; 8.205      ;
; -7.650 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a46~porta_address_reg0 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_B[5] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; -0.457     ; 8.191      ;
; -7.637 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a46~porta_address_reg0 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_B[7] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; -0.457     ; 8.178      ;
; -7.636 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a46~porta_address_reg0 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_B[2] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; -0.457     ; 8.177      ;
; -7.634 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a46~porta_address_reg0 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_B[3] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; -0.457     ; 8.175      ;
; -7.634 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a46~porta_address_reg0 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_B[6] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; -0.457     ; 8.175      ;
; -7.631 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a46~porta_address_reg0 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_B[1] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; -0.457     ; 8.172      ;
; -7.631 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a46~porta_address_reg0 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_B[4] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; -0.457     ; 8.172      ;
; -7.630 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a46~porta_address_reg0 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_B[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; -0.457     ; 8.171      ;
; -7.572 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a42~porta_address_reg0 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_G[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; -0.430     ; 8.140      ;
; -7.572 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a42~porta_address_reg0 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_G[1] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; -0.430     ; 8.140      ;
; -7.572 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a42~porta_address_reg0 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_G[2] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; -0.430     ; 8.140      ;
; -7.572 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a42~porta_address_reg0 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_G[3] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; -0.430     ; 8.140      ;
; -7.572 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a42~porta_address_reg0 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_G[4] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; -0.430     ; 8.140      ;
; -7.572 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a42~porta_address_reg0 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_G[5] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; -0.430     ; 8.140      ;
; -7.572 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a42~porta_address_reg0 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_G[6] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; -0.430     ; 8.140      ;
; -7.572 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a42~porta_address_reg0 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_G[7] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; -0.430     ; 8.140      ;
; -7.565 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a42~porta_address_reg0 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_B[5] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; -0.437     ; 8.126      ;
; -7.552 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a42~porta_address_reg0 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_B[7] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; -0.437     ; 8.113      ;
; -7.551 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a42~porta_address_reg0 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_B[2] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; -0.437     ; 8.112      ;
; -7.549 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a42~porta_address_reg0 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_B[3] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; -0.437     ; 8.110      ;
; -7.549 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a42~porta_address_reg0 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_B[6] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; -0.437     ; 8.110      ;
; -7.546 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a42~porta_address_reg0 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_B[1] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; -0.437     ; 8.107      ;
; -7.546 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a42~porta_address_reg0 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_B[4] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; -0.437     ; 8.107      ;
; -7.545 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a42~porta_address_reg0 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_B[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; -0.437     ; 8.106      ;
; -7.519 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a39~porta_address_reg0 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_G[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; -0.442     ; 8.075      ;
; -7.519 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a39~porta_address_reg0 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_G[1] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; -0.442     ; 8.075      ;
; -7.519 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a39~porta_address_reg0 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_G[2] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; -0.442     ; 8.075      ;
; -7.519 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a39~porta_address_reg0 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_G[3] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; -0.442     ; 8.075      ;
; -7.519 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a39~porta_address_reg0 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_G[4] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; -0.442     ; 8.075      ;
; -7.519 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a39~porta_address_reg0 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_G[5] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; -0.442     ; 8.075      ;
; -7.519 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a39~porta_address_reg0 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_G[6] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; -0.442     ; 8.075      ;
; -7.519 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a39~porta_address_reg0 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_G[7] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; -0.442     ; 8.075      ;
; -7.512 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a39~porta_address_reg0 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_B[5] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; -0.449     ; 8.061      ;
; -7.499 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a39~porta_address_reg0 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_B[7] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; -0.449     ; 8.048      ;
; -7.498 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a39~porta_address_reg0 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_B[2] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; -0.449     ; 8.047      ;
; -7.496 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a39~porta_address_reg0 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_B[3] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; -0.449     ; 8.045      ;
; -7.496 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a39~porta_address_reg0 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_B[6] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; -0.449     ; 8.045      ;
; -7.493 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a39~porta_address_reg0 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_B[1] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; -0.449     ; 8.042      ;
; -7.493 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a39~porta_address_reg0 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_B[4] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; -0.449     ; 8.042      ;
; -7.492 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a39~porta_address_reg0 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_B[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; -0.449     ; 8.041      ;
; -7.475 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a38~porta_address_reg0 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_G[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; -0.432     ; 8.041      ;
; -7.475 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a38~porta_address_reg0 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_G[1] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; -0.432     ; 8.041      ;
; -7.475 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a38~porta_address_reg0 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_G[2] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; -0.432     ; 8.041      ;
; -7.475 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a38~porta_address_reg0 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_G[3] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; -0.432     ; 8.041      ;
; -7.475 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a38~porta_address_reg0 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_G[4] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; -0.432     ; 8.041      ;
; -7.475 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a38~porta_address_reg0 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_G[5] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; -0.432     ; 8.041      ;
; -7.475 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a38~porta_address_reg0 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_G[6] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; -0.432     ; 8.041      ;
; -7.475 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a38~porta_address_reg0 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_G[7] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; -0.432     ; 8.041      ;
; -7.468 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a38~porta_address_reg0 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_B[5] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; -0.439     ; 8.027      ;
; -7.455 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a38~porta_address_reg0 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_B[7] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; -0.439     ; 8.014      ;
; -7.454 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a38~porta_address_reg0 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_B[2] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; -0.439     ; 8.013      ;
; -7.452 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a38~porta_address_reg0 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_B[3] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; -0.439     ; 8.011      ;
; -7.452 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a38~porta_address_reg0 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_B[6] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; -0.439     ; 8.011      ;
; -7.449 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a38~porta_address_reg0 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_B[1] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; -0.439     ; 8.008      ;
; -7.449 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a38~porta_address_reg0 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_B[4] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; -0.439     ; 8.008      ;
; -7.448 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a38~porta_address_reg0 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_B[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; -0.439     ; 8.007      ;
; -7.443 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a45~porta_address_reg0 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_G[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; -0.453     ; 7.988      ;
; -7.443 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a45~porta_address_reg0 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_G[1] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; -0.453     ; 7.988      ;
; -7.443 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a45~porta_address_reg0 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_G[2] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; -0.453     ; 7.988      ;
; -7.443 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a45~porta_address_reg0 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_G[3] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; -0.453     ; 7.988      ;
; -7.443 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a45~porta_address_reg0 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_G[4] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; -0.453     ; 7.988      ;
; -7.443 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a45~porta_address_reg0 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_G[5] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; -0.453     ; 7.988      ;
; -7.443 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a45~porta_address_reg0 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_G[6] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; -0.453     ; 7.988      ;
; -7.443 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a45~porta_address_reg0 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_G[7] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; -0.453     ; 7.988      ;
; -7.437 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a44~porta_address_reg0 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_G[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; -0.417     ; 8.018      ;
; -7.437 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a44~porta_address_reg0 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_G[1] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; -0.417     ; 8.018      ;
; -7.437 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a44~porta_address_reg0 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_G[2] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; -0.417     ; 8.018      ;
; -7.437 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a44~porta_address_reg0 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_G[3] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; -0.417     ; 8.018      ;
; -7.437 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a44~porta_address_reg0 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_G[4] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; -0.417     ; 8.018      ;
; -7.437 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a44~porta_address_reg0 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_G[5] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; -0.417     ; 8.018      ;
; -7.437 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a44~porta_address_reg0 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_G[6] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; -0.417     ; 8.018      ;
; -7.437 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a44~porta_address_reg0 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_G[7] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; -0.417     ; 8.018      ;
; -7.436 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a45~porta_address_reg0 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_B[5] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; -0.460     ; 7.974      ;
; -7.433 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a4~porta_address_reg0  ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_G[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; -0.415     ; 8.016      ;
; -7.433 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a4~porta_address_reg0  ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_G[1] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; -0.415     ; 8.016      ;
; -7.433 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a4~porta_address_reg0  ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_G[2] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; -0.415     ; 8.016      ;
; -7.433 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a4~porta_address_reg0  ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_G[3] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; -0.415     ; 8.016      ;
; -7.433 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a4~porta_address_reg0  ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_G[4] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; -0.415     ; 8.016      ;
; -7.433 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a4~porta_address_reg0  ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_G[5] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; -0.415     ; 8.016      ;
; -7.433 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a4~porta_address_reg0  ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_G[6] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; -0.415     ; 8.016      ;
; -7.433 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a4~porta_address_reg0  ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_G[7] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; -0.415     ; 8.016      ;
; -7.430 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a44~porta_address_reg0 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_B[5] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; -0.424     ; 8.004      ;
; -7.426 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a43~porta_address_reg0 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_G[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; -0.397     ; 8.027      ;
; -7.426 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a43~porta_address_reg0 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_G[1] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; -0.397     ; 8.027      ;
; -7.426 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a43~porta_address_reg0 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_G[2] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; -0.397     ; 8.027      ;
; -7.426 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a43~porta_address_reg0 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_G[3] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; -0.397     ; 8.027      ;
; -7.426 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a43~porta_address_reg0 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_G[4] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; -0.397     ; 8.027      ;
; -7.426 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a43~porta_address_reg0 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_G[5] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; -0.397     ; 8.027      ;
; -7.426 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a43~porta_address_reg0 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_G[6] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; -0.397     ; 8.027      ;
; -7.426 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a43~porta_address_reg0 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_G[7] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; -0.397     ; 8.027      ;
; -7.426 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a4~porta_address_reg0  ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_B[5] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; -0.422     ; 8.002      ;
; -7.424 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a37~porta_address_reg0 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_G[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; -0.410     ; 8.012      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'Reloj'                                                                                                                                                                                                                                   ;
+--------+------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                      ; To Node                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -4.141 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[5]  ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; Reloj        ; Reloj       ; 1.000        ; -0.511     ; 4.628      ;
; -4.103 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[3]  ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; Reloj        ; Reloj       ; 1.000        ; -0.511     ; 4.590      ;
; -4.081 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[10] ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; Reloj        ; Reloj       ; 1.000        ; -0.511     ; 4.568      ;
; -4.029 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|dclk_cnt[6]                              ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|mx_coordinate[5]                 ; Reloj        ; Reloj       ; 1.000        ; -0.508     ; 4.519      ;
; -4.024 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[12] ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; Reloj        ; Reloj       ; 1.000        ; -0.511     ; 4.511      ;
; -3.996 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|dclk_cnt[1]                              ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|mx_coordinate[5]                 ; Reloj        ; Reloj       ; 1.000        ; -0.508     ; 4.486      ;
; -3.961 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|dclk_cnt[2]                              ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|mx_coordinate[5]                 ; Reloj        ; Reloj       ; 1.000        ; -0.508     ; 4.451      ;
; -3.934 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|dclk_cnt[5]                              ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|mx_coordinate[5]                 ; Reloj        ; Reloj       ; 1.000        ; -0.508     ; 4.424      ;
; -3.922 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[2]  ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; Reloj        ; Reloj       ; 1.000        ; -0.511     ; 4.409      ;
; -3.913 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[7]  ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; Reloj        ; Reloj       ; 1.000        ; -0.511     ; 4.400      ;
; -3.897 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[14] ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; Reloj        ; Reloj       ; 1.000        ; -0.511     ; 4.384      ;
; -3.842 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|dclk_cnt[12]                             ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|mx_coordinate[5]                 ; Reloj        ; Reloj       ; 1.000        ; -0.508     ; 4.332      ;
; -3.840 ; testbench:U1|control_velocidad:U2|cuenta[0]                                                    ; testbench:U1|control_velocidad:U2|cuentador[24]                                        ; Reloj        ; Reloj       ; 1.000        ; 0.290      ; 5.128      ;
; -3.834 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|dclk_cnt[6]                              ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|oX_COORD[10]                     ; Reloj        ; Reloj       ; 1.000        ; -0.506     ; 4.326      ;
; -3.834 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|dclk_cnt[6]                              ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|oX_COORD[7]                      ; Reloj        ; Reloj       ; 1.000        ; -0.506     ; 4.326      ;
; -3.834 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|dclk_cnt[6]                              ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|oX_COORD[6]                      ; Reloj        ; Reloj       ; 1.000        ; -0.506     ; 4.326      ;
; -3.834 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|dclk_cnt[6]                              ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|oX_COORD[5]                      ; Reloj        ; Reloj       ; 1.000        ; -0.506     ; 4.326      ;
; -3.834 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|dclk_cnt[6]                              ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|oX_COORD[4]                      ; Reloj        ; Reloj       ; 1.000        ; -0.506     ; 4.326      ;
; -3.825 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|dclk_cnt[6]                              ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|mx_coordinate[11]                ; Reloj        ; Reloj       ; 1.000        ; -0.506     ; 4.317      ;
; -3.825 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|dclk_cnt[6]                              ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|mx_coordinate[10]                ; Reloj        ; Reloj       ; 1.000        ; -0.506     ; 4.317      ;
; -3.825 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|dclk_cnt[6]                              ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|mx_coordinate[9]                 ; Reloj        ; Reloj       ; 1.000        ; -0.506     ; 4.317      ;
; -3.825 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|dclk_cnt[6]                              ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|mx_coordinate[8]                 ; Reloj        ; Reloj       ; 1.000        ; -0.506     ; 4.317      ;
; -3.825 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|dclk_cnt[6]                              ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|mx_coordinate[7]                 ; Reloj        ; Reloj       ; 1.000        ; -0.506     ; 4.317      ;
; -3.825 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|dclk_cnt[6]                              ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|mx_coordinate[6]                 ; Reloj        ; Reloj       ; 1.000        ; -0.506     ; 4.317      ;
; -3.825 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|dclk_cnt[6]                              ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|mx_coordinate[4]                 ; Reloj        ; Reloj       ; 1.000        ; -0.506     ; 4.317      ;
; -3.825 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|dclk_cnt[6]                              ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|mx_coordinate[3]                 ; Reloj        ; Reloj       ; 1.000        ; -0.506     ; 4.317      ;
; -3.825 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|dclk_cnt[6]                              ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|mx_coordinate[2]                 ; Reloj        ; Reloj       ; 1.000        ; -0.506     ; 4.317      ;
; -3.825 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|dclk_cnt[6]                              ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|mx_coordinate[1]                 ; Reloj        ; Reloj       ; 1.000        ; -0.506     ; 4.317      ;
; -3.825 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|dclk_cnt[6]                              ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|mx_coordinate[0]                 ; Reloj        ; Reloj       ; 1.000        ; -0.506     ; 4.317      ;
; -3.821 ; testbench:U1|control_velocidad:U2|cuenta[0]                                                    ; testbench:U1|control_velocidad:U2|cuentador[20]                                        ; Reloj        ; Reloj       ; 1.000        ; 0.290      ; 5.109      ;
; -3.804 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[4]  ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; Reloj        ; Reloj       ; 1.000        ; -0.511     ; 4.291      ;
; -3.801 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|dclk_cnt[1]                              ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|oX_COORD[10]                     ; Reloj        ; Reloj       ; 1.000        ; -0.506     ; 4.293      ;
; -3.801 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|dclk_cnt[1]                              ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|oX_COORD[7]                      ; Reloj        ; Reloj       ; 1.000        ; -0.506     ; 4.293      ;
; -3.801 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|dclk_cnt[1]                              ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|oX_COORD[6]                      ; Reloj        ; Reloj       ; 1.000        ; -0.506     ; 4.293      ;
; -3.801 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|dclk_cnt[1]                              ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|oX_COORD[5]                      ; Reloj        ; Reloj       ; 1.000        ; -0.506     ; 4.293      ;
; -3.801 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|dclk_cnt[1]                              ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|oX_COORD[4]                      ; Reloj        ; Reloj       ; 1.000        ; -0.506     ; 4.293      ;
; -3.800 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|dclk_cnt[6]                              ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|oX_COORD[11]                     ; Reloj        ; Reloj       ; 1.000        ; -0.133     ; 4.665      ;
; -3.800 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|dclk_cnt[6]                              ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|oX_COORD[9]                      ; Reloj        ; Reloj       ; 1.000        ; -0.133     ; 4.665      ;
; -3.800 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|dclk_cnt[6]                              ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|oX_COORD[8]                      ; Reloj        ; Reloj       ; 1.000        ; -0.133     ; 4.665      ;
; -3.800 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|dclk_cnt[6]                              ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|oX_COORD[3]                      ; Reloj        ; Reloj       ; 1.000        ; -0.133     ; 4.665      ;
; -3.800 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|dclk_cnt[6]                              ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|oX_COORD[2]                      ; Reloj        ; Reloj       ; 1.000        ; -0.133     ; 4.665      ;
; -3.800 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|dclk_cnt[6]                              ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|oX_COORD[1]                      ; Reloj        ; Reloj       ; 1.000        ; -0.133     ; 4.665      ;
; -3.800 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|dclk_cnt[6]                              ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|oX_COORD[0]                      ; Reloj        ; Reloj       ; 1.000        ; -0.133     ; 4.665      ;
; -3.792 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|dclk_cnt[1]                              ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|mx_coordinate[11]                ; Reloj        ; Reloj       ; 1.000        ; -0.506     ; 4.284      ;
; -3.792 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|dclk_cnt[1]                              ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|mx_coordinate[10]                ; Reloj        ; Reloj       ; 1.000        ; -0.506     ; 4.284      ;
; -3.792 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|dclk_cnt[1]                              ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|mx_coordinate[9]                 ; Reloj        ; Reloj       ; 1.000        ; -0.506     ; 4.284      ;
; -3.792 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|dclk_cnt[1]                              ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|mx_coordinate[8]                 ; Reloj        ; Reloj       ; 1.000        ; -0.506     ; 4.284      ;
; -3.792 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|dclk_cnt[1]                              ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|mx_coordinate[7]                 ; Reloj        ; Reloj       ; 1.000        ; -0.506     ; 4.284      ;
; -3.792 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|dclk_cnt[1]                              ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|mx_coordinate[6]                 ; Reloj        ; Reloj       ; 1.000        ; -0.506     ; 4.284      ;
; -3.792 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|dclk_cnt[1]                              ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|mx_coordinate[4]                 ; Reloj        ; Reloj       ; 1.000        ; -0.506     ; 4.284      ;
; -3.792 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|dclk_cnt[1]                              ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|mx_coordinate[3]                 ; Reloj        ; Reloj       ; 1.000        ; -0.506     ; 4.284      ;
; -3.792 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|dclk_cnt[1]                              ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|mx_coordinate[2]                 ; Reloj        ; Reloj       ; 1.000        ; -0.506     ; 4.284      ;
; -3.792 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|dclk_cnt[1]                              ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|mx_coordinate[1]                 ; Reloj        ; Reloj       ; 1.000        ; -0.506     ; 4.284      ;
; -3.792 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|dclk_cnt[1]                              ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|mx_coordinate[0]                 ; Reloj        ; Reloj       ; 1.000        ; -0.506     ; 4.284      ;
; -3.789 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[6]  ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; Reloj        ; Reloj       ; 1.000        ; -0.511     ; 4.276      ;
; -3.787 ; testbench:U1|control_velocidad:U2|cuenta[1]                                                    ; testbench:U1|control_velocidad:U2|cuentador[25]                                        ; Reloj        ; Reloj       ; 1.000        ; 0.290      ; 5.075      ;
; -3.777 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|dclk_cnt[3]                              ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|mx_coordinate[5]                 ; Reloj        ; Reloj       ; 1.000        ; -0.508     ; 4.267      ;
; -3.770 ; testbench:U1|control_velocidad:U2|cuenta[2]                                                    ; testbench:U1|control_velocidad:U2|cuentador[24]                                        ; Reloj        ; Reloj       ; 1.000        ; 0.290      ; 5.058      ;
; -3.767 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|dclk_cnt[1]                              ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|oX_COORD[11]                     ; Reloj        ; Reloj       ; 1.000        ; -0.133     ; 4.632      ;
; -3.767 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|dclk_cnt[1]                              ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|oX_COORD[9]                      ; Reloj        ; Reloj       ; 1.000        ; -0.133     ; 4.632      ;
; -3.767 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|dclk_cnt[1]                              ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|oX_COORD[8]                      ; Reloj        ; Reloj       ; 1.000        ; -0.133     ; 4.632      ;
; -3.767 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|dclk_cnt[1]                              ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|oX_COORD[3]                      ; Reloj        ; Reloj       ; 1.000        ; -0.133     ; 4.632      ;
; -3.767 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|dclk_cnt[1]                              ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|oX_COORD[2]                      ; Reloj        ; Reloj       ; 1.000        ; -0.133     ; 4.632      ;
; -3.767 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|dclk_cnt[1]                              ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|oX_COORD[1]                      ; Reloj        ; Reloj       ; 1.000        ; -0.133     ; 4.632      ;
; -3.767 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|dclk_cnt[1]                              ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|oX_COORD[0]                      ; Reloj        ; Reloj       ; 1.000        ; -0.133     ; 4.632      ;
; -3.766 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|dclk_cnt[2]                              ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|oX_COORD[10]                     ; Reloj        ; Reloj       ; 1.000        ; -0.506     ; 4.258      ;
; -3.766 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|dclk_cnt[2]                              ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|oX_COORD[7]                      ; Reloj        ; Reloj       ; 1.000        ; -0.506     ; 4.258      ;
; -3.766 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|dclk_cnt[2]                              ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|oX_COORD[6]                      ; Reloj        ; Reloj       ; 1.000        ; -0.506     ; 4.258      ;
; -3.766 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|dclk_cnt[2]                              ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|oX_COORD[5]                      ; Reloj        ; Reloj       ; 1.000        ; -0.506     ; 4.258      ;
; -3.766 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|dclk_cnt[2]                              ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|oX_COORD[4]                      ; Reloj        ; Reloj       ; 1.000        ; -0.506     ; 4.258      ;
; -3.762 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|dclk_cnt[13]                             ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|mx_coordinate[5]                 ; Reloj        ; Reloj       ; 1.000        ; -0.508     ; 4.252      ;
; -3.760 ; testbench:U1|control_velocidad:U2|cuenta[0]                                                    ; testbench:U1|control_velocidad:U2|cuentador[25]                                        ; Reloj        ; Reloj       ; 1.000        ; 0.290      ; 5.048      ;
; -3.758 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|dclk_cnt[15]                             ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|mx_coordinate[5]                 ; Reloj        ; Reloj       ; 1.000        ; -0.508     ; 4.248      ;
; -3.757 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|dclk_cnt[2]                              ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|mx_coordinate[11]                ; Reloj        ; Reloj       ; 1.000        ; -0.506     ; 4.249      ;
; -3.757 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|dclk_cnt[2]                              ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|mx_coordinate[10]                ; Reloj        ; Reloj       ; 1.000        ; -0.506     ; 4.249      ;
; -3.757 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|dclk_cnt[2]                              ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|mx_coordinate[9]                 ; Reloj        ; Reloj       ; 1.000        ; -0.506     ; 4.249      ;
; -3.757 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|dclk_cnt[2]                              ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|mx_coordinate[8]                 ; Reloj        ; Reloj       ; 1.000        ; -0.506     ; 4.249      ;
; -3.757 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|dclk_cnt[2]                              ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|mx_coordinate[7]                 ; Reloj        ; Reloj       ; 1.000        ; -0.506     ; 4.249      ;
; -3.757 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|dclk_cnt[2]                              ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|mx_coordinate[6]                 ; Reloj        ; Reloj       ; 1.000        ; -0.506     ; 4.249      ;
; -3.757 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|dclk_cnt[2]                              ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|mx_coordinate[4]                 ; Reloj        ; Reloj       ; 1.000        ; -0.506     ; 4.249      ;
; -3.757 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|dclk_cnt[2]                              ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|mx_coordinate[3]                 ; Reloj        ; Reloj       ; 1.000        ; -0.506     ; 4.249      ;
; -3.757 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|dclk_cnt[2]                              ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|mx_coordinate[2]                 ; Reloj        ; Reloj       ; 1.000        ; -0.506     ; 4.249      ;
; -3.757 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|dclk_cnt[2]                              ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|mx_coordinate[1]                 ; Reloj        ; Reloj       ; 1.000        ; -0.506     ; 4.249      ;
; -3.757 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|dclk_cnt[2]                              ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|mx_coordinate[0]                 ; Reloj        ; Reloj       ; 1.000        ; -0.506     ; 4.249      ;
; -3.751 ; testbench:U1|control_velocidad:U2|cuenta[2]                                                    ; testbench:U1|control_velocidad:U2|cuentador[20]                                        ; Reloj        ; Reloj       ; 1.000        ; 0.290      ; 5.039      ;
; -3.744 ; testbench:U1|control_velocidad:U2|cuenta[1]                                                    ; testbench:U1|control_velocidad:U2|cuentador[24]                                        ; Reloj        ; Reloj       ; 1.000        ; 0.290      ; 5.032      ;
; -3.743 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|dclk_cnt[5]                              ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|mx_coordinate[11]                ; Reloj        ; Reloj       ; 1.000        ; -0.506     ; 4.235      ;
; -3.743 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|dclk_cnt[5]                              ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|mx_coordinate[10]                ; Reloj        ; Reloj       ; 1.000        ; -0.506     ; 4.235      ;
; -3.743 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|dclk_cnt[5]                              ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|mx_coordinate[9]                 ; Reloj        ; Reloj       ; 1.000        ; -0.506     ; 4.235      ;
; -3.743 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|dclk_cnt[5]                              ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|mx_coordinate[8]                 ; Reloj        ; Reloj       ; 1.000        ; -0.506     ; 4.235      ;
; -3.743 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|dclk_cnt[5]                              ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|mx_coordinate[7]                 ; Reloj        ; Reloj       ; 1.000        ; -0.506     ; 4.235      ;
; -3.743 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|dclk_cnt[5]                              ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|mx_coordinate[6]                 ; Reloj        ; Reloj       ; 1.000        ; -0.506     ; 4.235      ;
; -3.743 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|dclk_cnt[5]                              ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|mx_coordinate[4]                 ; Reloj        ; Reloj       ; 1.000        ; -0.506     ; 4.235      ;
; -3.743 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|dclk_cnt[5]                              ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|mx_coordinate[3]                 ; Reloj        ; Reloj       ; 1.000        ; -0.506     ; 4.235      ;
; -3.743 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|dclk_cnt[5]                              ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|mx_coordinate[2]                 ; Reloj        ; Reloj       ; 1.000        ; -0.506     ; 4.235      ;
; -3.743 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|dclk_cnt[5]                              ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|mx_coordinate[1]                 ; Reloj        ; Reloj       ; 1.000        ; -0.506     ; 4.235      ;
; -3.743 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|dclk_cnt[5]                              ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|mx_coordinate[0]                 ; Reloj        ; Reloj       ; 1.000        ; -0.506     ; 4.235      ;
; -3.739 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|dclk_cnt[5]                              ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|oX_COORD[10]                     ; Reloj        ; Reloj       ; 1.000        ; -0.506     ; 4.231      ;
; -3.739 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|dclk_cnt[5]                              ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|oX_COORD[7]                      ; Reloj        ; Reloj       ; 1.000        ; -0.506     ; 4.231      ;
; -3.739 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|dclk_cnt[5]                              ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|oX_COORD[6]                      ; Reloj        ; Reloj       ; 1.000        ; -0.506     ; 4.231      ;
+--------+------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK'                                                                                                                                                                                                                                                                                           ;
+--------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                            ; To Node                                                                              ; Launch Clock                                                                           ; Latch Clock                                                                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+--------------+------------+------------+
; -2.494 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[4]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[5]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.081     ; 3.411      ;
; -2.494 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[4]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[3]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.081     ; 3.411      ;
; -2.494 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[4]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[1]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.081     ; 3.411      ;
; -2.494 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[4]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[0]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.081     ; 3.411      ;
; -2.494 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[4]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[2]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.081     ; 3.411      ;
; -2.494 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[4]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[4]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.081     ; 3.411      ;
; -2.484 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[5]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[5]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.081     ; 3.401      ;
; -2.484 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[5]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[3]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.081     ; 3.401      ;
; -2.484 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[5]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[1]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.081     ; 3.401      ;
; -2.484 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[5]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[0]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.081     ; 3.401      ;
; -2.484 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[5]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[2]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.081     ; 3.401      ;
; -2.484 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[5]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[4]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.081     ; 3.401      ;
; -2.480 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[4]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|m3wire_data[12]                 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.080     ; 3.398      ;
; -2.470 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[5]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|m3wire_data[12]                 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.080     ; 3.388      ;
; -2.454 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[4]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|m3wire_data[10]                 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.081     ; 3.371      ;
; -2.454 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[4]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|m3wire_data[8]                  ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.081     ; 3.371      ;
; -2.454 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[4]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|m3wire_data[2]                  ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.081     ; 3.371      ;
; -2.453 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[4]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|m3wire_data[11]                 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.081     ; 3.370      ;
; -2.444 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[5]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|m3wire_data[10]                 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.081     ; 3.361      ;
; -2.444 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[5]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|m3wire_data[8]                  ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.081     ; 3.361      ;
; -2.444 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[5]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|m3wire_data[2]                  ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.081     ; 3.361      ;
; -2.443 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[5]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|m3wire_data[11]                 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.081     ; 3.360      ;
; -2.345 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[2]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[5]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.081     ; 3.262      ;
; -2.345 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[2]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[3]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.081     ; 3.262      ;
; -2.345 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[2]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[1]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.081     ; 3.262      ;
; -2.345 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[2]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[0]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.081     ; 3.262      ;
; -2.345 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[2]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[2]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.081     ; 3.262      ;
; -2.345 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[2]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[4]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.081     ; 3.262      ;
; -2.331 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[2]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|m3wire_data[12]                 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.080     ; 3.249      ;
; -2.305 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[2]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|m3wire_data[10]                 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.081     ; 3.222      ;
; -2.305 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[2]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|m3wire_data[8]                  ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.081     ; 3.222      ;
; -2.305 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[2]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|m3wire_data[2]                  ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.081     ; 3.222      ;
; -2.304 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[2]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|m3wire_data[11]                 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.081     ; 3.221      ;
; -2.221 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[3]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[5]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.081     ; 3.138      ;
; -2.221 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[3]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[3]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.081     ; 3.138      ;
; -2.221 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[3]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[1]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.081     ; 3.138      ;
; -2.221 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[3]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[0]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.081     ; 3.138      ;
; -2.221 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[3]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[2]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.081     ; 3.138      ;
; -2.221 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[3]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[4]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.081     ; 3.138      ;
; -2.207 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[3]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|m3wire_data[12]                 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.080     ; 3.125      ;
; -2.202 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[4]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|m3wire_data[14]                 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.079     ; 3.121      ;
; -2.202 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[4]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|m3wire_data[15]                 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.079     ; 3.121      ;
; -2.202 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[4]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|m3wire_data[3]                  ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.079     ; 3.121      ;
; -2.202 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[4]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|m3wire_data[1]                  ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.079     ; 3.121      ;
; -2.202 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[4]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|m3wire_data[0]                  ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.079     ; 3.121      ;
; -2.202 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[4]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|m3wire_data[7]                  ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.079     ; 3.121      ;
; -2.202 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[4]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|m3wire_data[5]                  ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.079     ; 3.121      ;
; -2.202 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[4]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|m3wire_data[4]                  ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.079     ; 3.121      ;
; -2.202 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[4]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|m3wire_data[6]                  ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.079     ; 3.121      ;
; -2.192 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[5]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|m3wire_data[14]                 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.079     ; 3.111      ;
; -2.192 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[5]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|m3wire_data[15]                 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.079     ; 3.111      ;
; -2.192 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[5]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|m3wire_data[3]                  ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.079     ; 3.111      ;
; -2.192 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[5]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|m3wire_data[1]                  ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.079     ; 3.111      ;
; -2.192 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[5]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|m3wire_data[0]                  ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.079     ; 3.111      ;
; -2.192 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[5]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|m3wire_data[7]                  ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.079     ; 3.111      ;
; -2.192 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[5]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|m3wire_data[5]                  ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.079     ; 3.111      ;
; -2.192 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[5]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|m3wire_data[4]                  ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.079     ; 3.111      ;
; -2.192 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[5]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|m3wire_data[6]                  ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.079     ; 3.111      ;
; -2.181 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[3]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|m3wire_data[10]                 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.081     ; 3.098      ;
; -2.181 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[3]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|m3wire_data[8]                  ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.081     ; 3.098      ;
; -2.181 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[3]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|m3wire_data[2]                  ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.081     ; 3.098      ;
; -2.180 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[3]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|m3wire_data[11]                 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.081     ; 3.097      ;
; -2.125 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|msetup_st.0010                  ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|m3wire_data[12]                 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.073     ; 3.050      ;
; -2.099 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|msetup_st.0010                  ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|m3wire_data[10]                 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.074     ; 3.023      ;
; -2.099 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|msetup_st.0010                  ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|m3wire_data[8]                  ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.074     ; 3.023      ;
; -2.099 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|msetup_st.0010                  ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|m3wire_data[2]                  ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.074     ; 3.023      ;
; -2.098 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|msetup_st.0010                  ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|m3wire_data[11]                 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.074     ; 3.022      ;
; -2.092 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[2]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|m3wire_data[15]                 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.079     ; 3.011      ;
; -2.089 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[1]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|m3wire_data[15]                 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.079     ; 3.008      ;
; -2.053 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[2]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|m3wire_data[14]                 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.079     ; 2.972      ;
; -2.053 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[2]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|m3wire_data[3]                  ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.079     ; 2.972      ;
; -2.053 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[2]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|m3wire_data[1]                  ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.079     ; 2.972      ;
; -2.053 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[2]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|m3wire_data[0]                  ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.079     ; 2.972      ;
; -2.053 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[2]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|m3wire_data[7]                  ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.079     ; 2.972      ;
; -2.053 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[2]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|m3wire_data[5]                  ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.079     ; 2.972      ;
; -2.053 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[2]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|m3wire_data[4]                  ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.079     ; 2.972      ;
; -2.053 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[2]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|m3wire_data[6]                  ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.079     ; 2.972      ;
; -2.034 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[4]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|m3wire_data[13]                 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; 0.335      ; 3.367      ;
; -2.029 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[1]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|m3wire_data[10]                 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.081     ; 2.946      ;
; -2.024 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[5]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|m3wire_data[13]                 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; 0.335      ; 3.357      ;
; -1.986 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[1] ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSDATA ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; 0.350      ; 3.334      ;
; -1.961 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[0] ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSDATA ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; 0.350      ; 3.309      ;
; -1.929 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[3]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|m3wire_data[14]                 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.079     ; 2.848      ;
; -1.929 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[3]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|m3wire_data[15]                 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.079     ; 2.848      ;
; -1.929 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[3]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|m3wire_data[3]                  ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.079     ; 2.848      ;
; -1.929 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[3]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|m3wire_data[1]                  ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.079     ; 2.848      ;
; -1.929 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[3]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|m3wire_data[0]                  ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.079     ; 2.848      ;
; -1.929 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[3]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|m3wire_data[7]                  ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.079     ; 2.848      ;
; -1.929 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[3]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|m3wire_data[5]                  ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.079     ; 2.848      ;
; -1.929 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[3]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|m3wire_data[4]                  ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.079     ; 2.848      ;
; -1.929 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[3]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|m3wire_data[6]                  ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.079     ; 2.848      ;
; -1.885 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[2]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|m3wire_data[13]                 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; 0.335      ; 3.218      ;
; -1.847 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|msetup_st.0010                  ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|m3wire_data[14]                 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.072     ; 2.773      ;
; -1.847 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|msetup_st.0010                  ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|m3wire_data[15]                 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.072     ; 2.773      ;
; -1.847 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|msetup_st.0010                  ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|m3wire_data[3]                  ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.072     ; 2.773      ;
; -1.847 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|msetup_st.0010                  ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|m3wire_data[1]                  ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.072     ; 2.773      ;
; -1.847 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|msetup_st.0010                  ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|m3wire_data[0]                  ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.072     ; 2.773      ;
; -1.847 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|msetup_st.0010                  ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|m3wire_data[7]                  ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.072     ; 2.773      ;
; -1.847 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|msetup_st.0010                  ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|m3wire_data[5]                  ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.072     ; 2.773      ;
; -1.847 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|msetup_st.0010                  ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|m3wire_data[4]                  ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.072     ; 2.773      ;
+--------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'testbench:U1|DE2_LTM_Control:U5|div[0]'                                                                                                                                                                                                                                                                                                                   ;
+-------+--------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                ; To Node                                                                                                                                                                  ; Launch Clock                           ; Latch Clock                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+
; 0.324 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[1]  ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a38~porta_address_reg0 ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.434      ; 0.980      ;
; 0.402 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[12] ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[12]                                                                                                 ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[14] ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[14]                                                                                                 ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[16] ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[16]                                                                                                 ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[17] ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[17]                                                                                                 ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[15] ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[15]                                                                                                 ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[13] ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[13]                                                                                                 ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[0]  ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[0]                                                                                                  ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[7]  ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[7]                                                                                                  ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[8]  ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[8]                                                                                                  ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[6]  ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[6]                                                                                                  ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[9]  ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[9]                                                                                                  ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[3]  ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[3]                                                                                                  ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[2]  ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[2]                                                                                                  ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[1]  ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[1]                                                                                                  ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[4]  ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[4]                                                                                                  ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[5]  ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[5]                                                                                                  ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[10] ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[10]                                                                                                 ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[11] ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[11]                                                                                                 ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.403 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[18] ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[18]                                                                                                 ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.423 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|mvd             ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oVD                                                                                                             ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.080      ; 0.689      ;
; 0.561 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[10] ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a46~porta_address_reg0 ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.448      ; 1.231      ;
; 0.606 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[11] ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a46~porta_address_reg0 ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.449      ; 1.277      ;
; 0.630 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[12] ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a46~porta_address_reg0 ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.449      ; 1.301      ;
; 0.651 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[3]  ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a3~porta_address_reg0  ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.443      ; 1.316      ;
; 0.657 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|x_cnt[2]        ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|x_cnt[2]                                                                                                        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.081      ; 0.924      ;
; 0.657 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|x_cnt[1]        ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|x_cnt[1]                                                                                                        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.081      ; 0.924      ;
; 0.660 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[8]  ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a36~porta_address_reg0 ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.429      ; 1.311      ;
; 0.661 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[0]  ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a0~porta_address_reg0  ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.437      ; 1.320      ;
; 0.663 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|x_cnt[3]        ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|x_cnt[3]                                                                                                        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.081      ; 0.930      ;
; 0.664 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|y_cnt[5]        ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|y_cnt[5]                                                                                                        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.081      ; 0.931      ;
; 0.665 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|y_cnt[4]        ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|y_cnt[4]                                                                                                        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.081      ; 0.932      ;
; 0.666 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|y_cnt[7]        ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|y_cnt[7]                                                                                                        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.081      ; 0.933      ;
; 0.666 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|x_cnt[7]        ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|x_cnt[7]                                                                                                        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.081      ; 0.933      ;
; 0.669 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|y_cnt[6]        ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|y_cnt[6]                                                                                                        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.081      ; 0.936      ;
; 0.669 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|x_cnt[6]        ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|x_cnt[6]                                                                                                        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.081      ; 0.936      ;
; 0.674 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[3]  ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a32~porta_address_reg0 ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.417      ; 1.313      ;
; 0.675 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[2]  ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a36~porta_address_reg0 ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.425      ; 1.322      ;
; 0.676 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[5]  ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a38~porta_address_reg0 ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.434      ; 1.332      ;
; 0.677 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|x_cnt[4]        ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|x_cnt[4]                                                                                                        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.081      ; 0.944      ;
; 0.680 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|x_cnt[9]        ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|x_cnt[9]                                                                                                        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.081      ; 0.947      ;
; 0.680 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|x_cnt[8]        ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|x_cnt[8]                                                                                                        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.081      ; 0.947      ;
; 0.682 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|x_cnt[0]        ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|x_cnt[0]                                                                                                        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.081      ; 0.949      ;
; 0.683 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|y_cnt[8]        ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|y_cnt[8]                                                                                                        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.081      ; 0.950      ;
; 0.688 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[0]  ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a2~porta_address_reg0  ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.440      ; 1.350      ;
; 0.689 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[2]  ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a14~porta_address_reg0 ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.418      ; 1.329      ;
; 0.716 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[7]  ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a33~porta_address_reg0 ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.425      ; 1.363      ;
; 0.718 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[7]  ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a14~porta_address_reg0 ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.422      ; 1.362      ;
; 0.721 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[12] ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a1~porta_address_reg0  ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.441      ; 1.384      ;
; 0.722 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[7]  ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a36~porta_address_reg0 ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.429      ; 1.373      ;
; 0.723 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[9]  ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a1~porta_address_reg0  ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.441      ; 1.386      ;
; 0.730 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[12] ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a3~porta_address_reg0  ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.440      ; 1.392      ;
; 0.730 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[12] ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a2~porta_address_reg0  ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.437      ; 1.389      ;
; 0.731 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[5]  ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a1~porta_address_reg0  ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.444      ; 1.397      ;
; 0.738 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[7]  ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a1~porta_address_reg0  ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.444      ; 1.404      ;
; 0.739 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[9]  ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a36~porta_address_reg0 ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.426      ; 1.387      ;
; 0.762 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[7]  ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a32~porta_address_reg0 ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.417      ; 1.401      ;
; 0.770 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[9]  ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a33~porta_address_reg0 ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.422      ; 1.414      ;
; 0.773 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[7]  ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a3~porta_address_reg0  ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.443      ; 1.438      ;
; 0.787 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[5]  ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a3~porta_address_reg0  ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.443      ; 1.452      ;
; 0.787 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[5]  ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a2~porta_address_reg0  ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.440      ; 1.449      ;
; 0.788 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|y_cnt[9]        ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|y_cnt[9]                                                                                                        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.081      ; 1.055      ;
; 0.794 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|mhd             ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oHD                                                                                                             ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.080      ; 1.060      ;
; 0.798 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|y_cnt[1]        ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|y_cnt[1]                                                                                                        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.081      ; 1.065      ;
; 0.864 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[8]  ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a45~porta_address_reg0 ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.455      ; 1.541      ;
; 0.870 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[1]  ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a6~porta_address_reg0  ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.449      ; 1.541      ;
; 0.895 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[6]  ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a41~porta_address_reg0 ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.436      ; 1.553      ;
; 0.897 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[11] ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a6~porta_address_reg0  ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.446      ; 1.565      ;
; 0.914 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[1]  ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a2~porta_address_reg0  ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.440      ; 1.576      ;
; 0.915 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[11] ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a39~porta_address_reg0 ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.441      ; 1.578      ;
; 0.918 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[1]  ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a3~porta_address_reg0  ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.443      ; 1.583      ;
; 0.918 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[1]  ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a1~porta_address_reg0  ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.444      ; 1.584      ;
; 0.920 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[5]  ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a36~porta_address_reg0 ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.429      ; 1.571      ;
; 0.921 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[8]  ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a1~porta_address_reg0  ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.444      ; 1.587      ;
; 0.927 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|x_cnt[10]       ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|x_cnt[10]                                                                                                       ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.081      ; 1.194      ;
; 0.928 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[11] ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a16~porta_address_reg0 ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.436      ; 1.586      ;
; 0.928 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[3]  ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a1~porta_address_reg0  ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.444      ; 1.594      ;
; 0.930 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[12] ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a45~porta_address_reg0 ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.452      ; 1.604      ;
; 0.937 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[5]  ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a33~porta_address_reg0 ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.425      ; 1.584      ;
; 0.937 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[11] ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a1~porta_address_reg0  ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.441      ; 1.600      ;
; 0.957 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[5]  ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a0~porta_address_reg0  ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.437      ; 1.616      ;
; 0.960 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[8]  ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a3~porta_address_reg0  ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.443      ; 1.625      ;
; 0.961 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[11] ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a41~porta_address_reg0 ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.434      ; 1.617      ;
; 0.965 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[1]  ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a32~porta_address_reg0 ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.417      ; 1.604      ;
; 0.966 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[12] ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a39~porta_address_reg0 ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.441      ; 1.629      ;
; 0.967 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[6]  ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a32~porta_address_reg0 ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.416      ; 1.605      ;
; 0.974 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[1]  ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a33~porta_address_reg0 ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.425      ; 1.621      ;
; 0.974 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|x_cnt[1]        ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|x_cnt[2]                                                                                                        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.081      ; 1.241      ;
; 0.975 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[0]  ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a1~porta_address_reg0  ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.444      ; 1.641      ;
; 0.976 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[2]  ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a38~porta_address_reg0 ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.430      ; 1.628      ;
; 0.977 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[5]  ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a14~porta_address_reg0 ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.422      ; 1.621      ;
; 0.981 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|x_cnt[3]        ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|x_cnt[4]                                                                                                        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.081      ; 1.248      ;
; 0.982 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[0]  ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a3~porta_address_reg0  ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.443      ; 1.647      ;
; 0.982 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[17] ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|address_reg_a[4]                 ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.065      ; 1.233      ;
; 0.982 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|y_cnt[5]        ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|y_cnt[6]                                                                                                        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.081      ; 1.249      ;
; 0.983 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|x_cnt[5]        ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|x_cnt[6]                                                                                                        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.081      ; 1.250      ;
; 0.983 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|x_cnt[7]        ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|x_cnt[8]                                                                                                        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.081      ; 1.250      ;
; 0.983 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|y_cnt[7]        ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|y_cnt[8]                                                                                                        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.081      ; 1.250      ;
; 0.984 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[12] ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a16~porta_address_reg0 ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.436      ; 1.642      ;
; 0.984 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[10] ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a14~porta_address_reg0 ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.418      ; 1.624      ;
+-------+--------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'Reloj'                                                                                                                                                                                                                                           ;
+-------+------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                      ; To Node                                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.386 ; testbench:U1|DE2_LTM_Control:U5|touch_irq_detector:u5|touch_en_clr                             ; testbench:U1|DE2_LTM_Control:U5|touch_irq_detector:u5|touch_en_clr                             ; Reloj        ; Reloj       ; 0.000        ; 0.097      ; 0.669      ;
; 0.386 ; testbench:U1|DE2_LTM_Control:U5|touch_irq_detector:u5|touch_en                                 ; testbench:U1|DE2_LTM_Control:U5|touch_irq_detector:u5|touch_en                                 ; Reloj        ; Reloj       ; 0.000        ; 0.097      ; 0.669      ;
; 0.386 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|mdclk                                    ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|mdclk                                    ; Reloj        ; Reloj       ; 0.000        ; 0.097      ; 0.669      ;
; 0.386 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|y_coordinate_config                      ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|y_coordinate_config                      ; Reloj        ; Reloj       ; 0.000        ; 0.097      ; 0.669      ;
; 0.390 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|spi_ctrl_cnt[6]                          ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|spi_ctrl_cnt[6]                          ; Reloj        ; Reloj       ; 0.000        ; 0.098      ; 0.674      ;
; 0.402 ; testbench:U1|Codificador:U3|cuenta_sig[3]                                                      ; testbench:U1|Codificador:U3|cuenta_sig[3]                                                      ; Reloj        ; Reloj       ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; testbench:U1|Codificador:U3|cuenta_sig[2]                                                      ; testbench:U1|Codificador:U3|cuenta_sig[2]                                                      ; Reloj        ; Reloj       ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; testbench:U1|Codificador:U3|cuenta_sig[1]                                                      ; testbench:U1|Codificador:U3|cuenta_sig[1]                                                      ; Reloj        ; Reloj       ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; testbench:U1|Codificador:U3|cuenta_sig[0]                                                      ; testbench:U1|Codificador:U3|cuenta_sig[0]                                                      ; Reloj        ; Reloj       ; 0.000        ; 0.081      ; 0.669      ;
; 0.403 ; testbench:U1|control_velocidad:U2|cuenta[0]                                                    ; testbench:U1|control_velocidad:U2|cuenta[0]                                                    ; Reloj        ; Reloj       ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; testbench:U1|control_velocidad:U2|ESTADO.S1                                                    ; testbench:U1|control_velocidad:U2|ESTADO.S1                                                    ; Reloj        ; Reloj       ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; testbench:U1|control_velocidad:U2|ESTADO.S2_MENOS                                              ; testbench:U1|control_velocidad:U2|ESTADO.S2_MENOS                                              ; Reloj        ; Reloj       ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; testbench:U1|control_velocidad:U2|ESTADO.S2_MAS                                                ; testbench:U1|control_velocidad:U2|ESTADO.S2_MAS                                                ; Reloj        ; Reloj       ; 0.000        ; 0.080      ; 0.669      ;
; 0.404 ; control_motor:U2|Estado_actual~14                                                              ; control_motor:U2|Estado_actual~14                                                              ; Reloj        ; Reloj       ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; control_motor:U2|Estado_actual~13                                                              ; control_motor:U2|Estado_actual~13                                                              ; Reloj        ; Reloj       ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; control_motor:U2|Estado_actual~12                                                              ; control_motor:U2|Estado_actual~12                                                              ; Reloj        ; Reloj       ; 0.000        ; 0.079      ; 0.669      ;
; 0.413 ; testbench:U1|control_velocidad:U2|cuentador[25]                                                ; testbench:U1|control_velocidad:U2|cuentador[25]                                                ; Reloj        ; Reloj       ; 0.000        ; 0.095      ; 0.694      ;
; 0.413 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|my_coordinate[7]                         ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|my_coordinate[8]                         ; Reloj        ; Reloj       ; 0.000        ; 0.097      ; 0.696      ;
; 0.414 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|d2_PENIRQ_n                              ; testbench:U1|DE2_LTM_Control:U5|touch_irq_detector:u5|touch_en                                 ; Reloj        ; Reloj       ; 0.000        ; 0.097      ; 0.697      ;
; 0.418 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|my_coordinate[5]                         ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|my_coordinate[6]                         ; Reloj        ; Reloj       ; 0.000        ; 0.097      ; 0.701      ;
; 0.419 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|my_coordinate[4]                         ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|my_coordinate[5]                         ; Reloj        ; Reloj       ; 0.000        ; 0.097      ; 0.702      ;
; 0.421 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|my_coordinate[8]                         ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|my_coordinate[9]                         ; Reloj        ; Reloj       ; 0.000        ; 0.097      ; 0.704      ;
; 0.421 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|my_coordinate[1]                         ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|my_coordinate[2]                         ; Reloj        ; Reloj       ; 0.000        ; 0.097      ; 0.704      ;
; 0.421 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|my_coordinate[0]                         ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|my_coordinate[1]                         ; Reloj        ; Reloj       ; 0.000        ; 0.097      ; 0.704      ;
; 0.425 ; testbench:U1|DE2_LTM_Control:U5|touch_irq_detector:u5|touch_delay_cnt[24]                      ; testbench:U1|DE2_LTM_Control:U5|touch_irq_detector:u5|touch_delay_cnt[24]                      ; Reloj        ; Reloj       ; 0.000        ; 0.097      ; 0.708      ;
; 0.428 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|mdata_in[3]                              ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|mdata_in[4]                              ; Reloj        ; Reloj       ; 0.000        ; 0.081      ; 0.695      ;
; 0.429 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|mdata_in[6]                              ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|mdata_in[7]                              ; Reloj        ; Reloj       ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|mdata_in[1]                              ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|mdata_in[2]                              ; Reloj        ; Reloj       ; 0.000        ; 0.081      ; 0.696      ;
; 0.430 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|mdata_in[2]                              ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|mdata_in[3]                              ; Reloj        ; Reloj       ; 0.000        ; 0.081      ; 0.697      ;
; 0.431 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|mdata_in[4]                              ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|mdata_in[5]                              ; Reloj        ; Reloj       ; 0.000        ; 0.081      ; 0.698      ;
; 0.436 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|mx_coordinate[7]                         ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|oX_COORD[7]                              ; Reloj        ; Reloj       ; 0.000        ; 0.081      ; 0.703      ;
; 0.436 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|mx_coordinate[6]                         ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|oX_COORD[6]                              ; Reloj        ; Reloj       ; 0.000        ; 0.081      ; 0.703      ;
; 0.437 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|mx_coordinate[7]                         ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|mx_coordinate[8]                         ; Reloj        ; Reloj       ; 0.000        ; 0.081      ; 0.704      ;
; 0.437 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|mx_coordinate[6]                         ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|mx_coordinate[7]                         ; Reloj        ; Reloj       ; 0.000        ; 0.081      ; 0.704      ;
; 0.443 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|spi_ctrl_cnt[0]                          ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|spi_ctrl_cnt[1]                          ; Reloj        ; Reloj       ; 0.000        ; 0.098      ; 0.727      ;
; 0.448 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|Cont[21]                                        ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|Cont[21]                                        ; Reloj        ; Reloj       ; 0.000        ; 0.082      ; 0.716      ;
; 0.451 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|mx_coordinate[9]                         ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|mx_coordinate[10]                        ; Reloj        ; Reloj       ; 0.000        ; 0.081      ; 0.718      ;
; 0.451 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|mx_coordinate[8]                         ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|mx_coordinate[9]                         ; Reloj        ; Reloj       ; 0.000        ; 0.081      ; 0.718      ;
; 0.452 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|mx_coordinate[3]                         ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|mx_coordinate[4]                         ; Reloj        ; Reloj       ; 0.000        ; 0.081      ; 0.719      ;
; 0.539 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|my_coordinate[11]                        ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|oY_COORD[11]                             ; Reloj        ; Reloj       ; 0.000        ; 0.131      ; 0.856      ;
; 0.559 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|dclk_cnt[4]                              ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|dclk_cnt[5]                              ; Reloj        ; Reloj       ; 0.000        ; 0.509      ; 1.254      ;
; 0.564 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|dclk_cnt[4]                              ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|dclk_cnt[6]                              ; Reloj        ; Reloj       ; 0.000        ; 0.509      ; 1.259      ;
; 0.576 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|mx_coordinate[8]                         ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|oX_COORD[8]                              ; Reloj        ; Reloj       ; 0.000        ; 0.469      ; 1.231      ;
; 0.580 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|my_coordinate[3]                         ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|my_coordinate[4]                         ; Reloj        ; Reloj       ; 0.000        ; 0.097      ; 0.863      ;
; 0.590 ; testbench:U1|Codificador:U3|Q_ahora[5]                                                         ; testbench:U1|Codificador:U3|Q_antes_estado.S3                                                  ; Reloj        ; Reloj       ; 0.000        ; 0.079      ; 0.855      ;
; 0.590 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|my_coordinate[6]                         ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|my_coordinate[7]                         ; Reloj        ; Reloj       ; 0.000        ; 0.097      ; 0.873      ;
; 0.591 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|my_coordinate[9]                         ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|my_coordinate[10]                        ; Reloj        ; Reloj       ; 0.000        ; 0.097      ; 0.874      ;
; 0.594 ; testbench:U1|control_velocidad:U2|cuentador[14]                                                ; testbench:U1|control_velocidad:U2|cuentador[15]                                                ; Reloj        ; Reloj       ; 0.000        ; 0.473      ; 1.253      ;
; 0.599 ; testbench:U1|control_velocidad:U2|cuentador[14]                                                ; testbench:U1|control_velocidad:U2|cuentador[16]                                                ; Reloj        ; Reloj       ; 0.000        ; 0.473      ; 1.258      ;
; 0.599 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|mx_coordinate[4]                         ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|oX_COORD[4]                              ; Reloj        ; Reloj       ; 0.000        ; 0.081      ; 0.866      ;
; 0.605 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|mx_coordinate[4]                         ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|mx_coordinate[5]                         ; Reloj        ; Reloj       ; 0.000        ; 0.079      ; 0.870      ;
; 0.609 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|mx_coordinate[10]                        ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|mx_coordinate[11]                        ; Reloj        ; Reloj       ; 0.000        ; 0.081      ; 0.876      ;
; 0.610 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|mx_coordinate[10]                        ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|oX_COORD[10]                             ; Reloj        ; Reloj       ; 0.000        ; 0.081      ; 0.877      ;
; 0.617 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[1]  ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[1]  ; Reloj        ; Reloj       ; 0.000        ; 0.098      ; 0.901      ;
; 0.622 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|mx_coordinate[2]                         ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|mx_coordinate[3]                         ; Reloj        ; Reloj       ; 0.000        ; 0.081      ; 0.889      ;
; 0.622 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|mx_coordinate[0]                         ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|mx_coordinate[1]                         ; Reloj        ; Reloj       ; 0.000        ; 0.081      ; 0.889      ;
; 0.623 ; testbench:U1|DE2_LTM_Control:U5|touch_irq_detector:u5|touch_delay_cnt[9]                       ; testbench:U1|DE2_LTM_Control:U5|touch_irq_detector:u5|touch_delay_cnt[9]                       ; Reloj        ; Reloj       ; 0.000        ; 0.097      ; 0.906      ;
; 0.623 ; testbench:U1|DE2_LTM_Control:U5|touch_irq_detector:u5|touch_delay_cnt[11]                      ; testbench:U1|DE2_LTM_Control:U5|touch_irq_detector:u5|touch_delay_cnt[11]                      ; Reloj        ; Reloj       ; 0.000        ; 0.097      ; 0.906      ;
; 0.624 ; testbench:U1|DE2_LTM_Control:U5|touch_irq_detector:u5|touch_delay_cnt[7]                       ; testbench:U1|DE2_LTM_Control:U5|touch_irq_detector:u5|touch_delay_cnt[7]                       ; Reloj        ; Reloj       ; 0.000        ; 0.097      ; 0.907      ;
; 0.624 ; testbench:U1|DE2_LTM_Control:U5|touch_irq_detector:u5|touch_delay_cnt[15]                      ; testbench:U1|DE2_LTM_Control:U5|touch_irq_detector:u5|touch_delay_cnt[15]                      ; Reloj        ; Reloj       ; 0.000        ; 0.097      ; 0.907      ;
; 0.624 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|mx_coordinate[1]                         ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|mx_coordinate[2]                         ; Reloj        ; Reloj       ; 0.000        ; 0.081      ; 0.891      ;
; 0.625 ; testbench:U1|DE2_LTM_Control:U5|touch_irq_detector:u5|touch_delay_cnt[1]                       ; testbench:U1|DE2_LTM_Control:U5|touch_irq_detector:u5|touch_delay_cnt[1]                       ; Reloj        ; Reloj       ; 0.000        ; 0.097      ; 0.908      ;
; 0.625 ; testbench:U1|DE2_LTM_Control:U5|touch_irq_detector:u5|touch_delay_cnt[13]                      ; testbench:U1|DE2_LTM_Control:U5|touch_irq_detector:u5|touch_delay_cnt[13]                      ; Reloj        ; Reloj       ; 0.000        ; 0.097      ; 0.908      ;
; 0.625 ; testbench:U1|DE2_LTM_Control:U5|touch_irq_detector:u5|touch_delay_cnt[17]                      ; testbench:U1|DE2_LTM_Control:U5|touch_irq_detector:u5|touch_delay_cnt[17]                      ; Reloj        ; Reloj       ; 0.000        ; 0.097      ; 0.908      ;
; 0.626 ; testbench:U1|control_velocidad:U2|cuentador[16]                                                ; testbench:U1|control_velocidad:U2|cuentador[16]                                                ; Reloj        ; Reloj       ; 0.000        ; 0.095      ; 0.907      ;
; 0.627 ; testbench:U1|DE2_LTM_Control:U5|touch_irq_detector:u5|touch_delay_cnt[2]                       ; testbench:U1|DE2_LTM_Control:U5|touch_irq_detector:u5|touch_delay_cnt[2]                       ; Reloj        ; Reloj       ; 0.000        ; 0.097      ; 0.910      ;
; 0.627 ; testbench:U1|DE2_LTM_Control:U5|touch_irq_detector:u5|touch_delay_cnt[5]                       ; testbench:U1|DE2_LTM_Control:U5|touch_irq_detector:u5|touch_delay_cnt[5]                       ; Reloj        ; Reloj       ; 0.000        ; 0.097      ; 0.910      ;
; 0.627 ; testbench:U1|DE2_LTM_Control:U5|touch_irq_detector:u5|touch_delay_cnt[23]                      ; testbench:U1|DE2_LTM_Control:U5|touch_irq_detector:u5|touch_delay_cnt[23]                      ; Reloj        ; Reloj       ; 0.000        ; 0.097      ; 0.910      ;
; 0.628 ; testbench:U1|control_velocidad:U2|cuentador[24]                                                ; testbench:U1|control_velocidad:U2|cuentador[24]                                                ; Reloj        ; Reloj       ; 0.000        ; 0.095      ; 0.909      ;
; 0.628 ; testbench:U1|DE2_LTM_Control:U5|touch_irq_detector:u5|touch_delay_cnt[3]                       ; testbench:U1|DE2_LTM_Control:U5|touch_irq_detector:u5|touch_delay_cnt[3]                       ; Reloj        ; Reloj       ; 0.000        ; 0.097      ; 0.911      ;
; 0.628 ; testbench:U1|DE2_LTM_Control:U5|touch_irq_detector:u5|touch_delay_cnt[10]                      ; testbench:U1|DE2_LTM_Control:U5|touch_irq_detector:u5|touch_delay_cnt[10]                      ; Reloj        ; Reloj       ; 0.000        ; 0.097      ; 0.911      ;
; 0.628 ; testbench:U1|DE2_LTM_Control:U5|touch_irq_detector:u5|touch_delay_cnt[12]                      ; testbench:U1|DE2_LTM_Control:U5|touch_irq_detector:u5|touch_delay_cnt[12]                      ; Reloj        ; Reloj       ; 0.000        ; 0.097      ; 0.911      ;
; 0.628 ; testbench:U1|DE2_LTM_Control:U5|touch_irq_detector:u5|touch_delay_cnt[18]                      ; testbench:U1|DE2_LTM_Control:U5|touch_irq_detector:u5|touch_delay_cnt[18]                      ; Reloj        ; Reloj       ; 0.000        ; 0.097      ; 0.911      ;
; 0.628 ; testbench:U1|DE2_LTM_Control:U5|touch_irq_detector:u5|touch_delay_cnt[19]                      ; testbench:U1|DE2_LTM_Control:U5|touch_irq_detector:u5|touch_delay_cnt[19]                      ; Reloj        ; Reloj       ; 0.000        ; 0.097      ; 0.911      ;
; 0.628 ; testbench:U1|DE2_LTM_Control:U5|touch_irq_detector:u5|touch_delay_cnt[21]                      ; testbench:U1|DE2_LTM_Control:U5|touch_irq_detector:u5|touch_delay_cnt[21]                      ; Reloj        ; Reloj       ; 0.000        ; 0.097      ; 0.911      ;
; 0.629 ; testbench:U1|DE2_LTM_Control:U5|touch_irq_detector:u5|touch_delay_cnt[8]                       ; testbench:U1|DE2_LTM_Control:U5|touch_irq_detector:u5|touch_delay_cnt[8]                       ; Reloj        ; Reloj       ; 0.000        ; 0.097      ; 0.912      ;
; 0.629 ; testbench:U1|DE2_LTM_Control:U5|touch_irq_detector:u5|touch_delay_cnt[14]                      ; testbench:U1|DE2_LTM_Control:U5|touch_irq_detector:u5|touch_delay_cnt[14]                      ; Reloj        ; Reloj       ; 0.000        ; 0.097      ; 0.912      ;
; 0.630 ; testbench:U1|control_velocidad:U2|cuentador[19]                                                ; testbench:U1|control_velocidad:U2|cuentador[19]                                                ; Reloj        ; Reloj       ; 0.000        ; 0.095      ; 0.911      ;
; 0.630 ; testbench:U1|DE2_LTM_Control:U5|touch_irq_detector:u5|touch_delay_cnt[4]                       ; testbench:U1|DE2_LTM_Control:U5|touch_irq_detector:u5|touch_delay_cnt[4]                       ; Reloj        ; Reloj       ; 0.000        ; 0.097      ; 0.913      ;
; 0.630 ; testbench:U1|DE2_LTM_Control:U5|touch_irq_detector:u5|touch_delay_cnt[16]                      ; testbench:U1|DE2_LTM_Control:U5|touch_irq_detector:u5|touch_delay_cnt[16]                      ; Reloj        ; Reloj       ; 0.000        ; 0.097      ; 0.913      ;
; 0.631 ; testbench:U1|control_velocidad:U2|cuentador[20]                                                ; testbench:U1|control_velocidad:U2|cuentador[20]                                                ; Reloj        ; Reloj       ; 0.000        ; 0.095      ; 0.912      ;
; 0.631 ; testbench:U1|control_velocidad:U2|cuentador[22]                                                ; testbench:U1|control_velocidad:U2|cuentador[22]                                                ; Reloj        ; Reloj       ; 0.000        ; 0.095      ; 0.912      ;
; 0.632 ; testbench:U1|control_velocidad:U2|cuentador[17]                                                ; testbench:U1|control_velocidad:U2|cuentador[17]                                                ; Reloj        ; Reloj       ; 0.000        ; 0.095      ; 0.913      ;
; 0.632 ; testbench:U1|DE2_LTM_Control:U5|touch_irq_detector:u5|touch_delay_cnt[20]                      ; testbench:U1|DE2_LTM_Control:U5|touch_irq_detector:u5|touch_delay_cnt[20]                      ; Reloj        ; Reloj       ; 0.000        ; 0.097      ; 0.915      ;
; 0.633 ; testbench:U1|control_velocidad:U2|cuentador[21]                                                ; testbench:U1|control_velocidad:U2|cuentador[21]                                                ; Reloj        ; Reloj       ; 0.000        ; 0.095      ; 0.914      ;
; 0.638 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[3]  ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[3]  ; Reloj        ; Reloj       ; 0.000        ; 0.098      ; 0.922      ;
; 0.638 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[5]  ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[5]  ; Reloj        ; Reloj       ; 0.000        ; 0.098      ; 0.922      ;
; 0.638 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[13] ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[13] ; Reloj        ; Reloj       ; 0.000        ; 0.098      ; 0.922      ;
; 0.639 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[11] ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[11] ; Reloj        ; Reloj       ; 0.000        ; 0.098      ; 0.923      ;
; 0.639 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|dclk_cnt[3]                              ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|dclk_cnt[3]                              ; Reloj        ; Reloj       ; 0.000        ; 0.097      ; 0.922      ;
; 0.639 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|dclk_cnt[13]                             ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|dclk_cnt[13]                             ; Reloj        ; Reloj       ; 0.000        ; 0.097      ; 0.922      ;
; 0.639 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|Cont[6]                                         ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|Cont[6]                                         ; Reloj        ; Reloj       ; 0.000        ; 0.082      ; 0.907      ;
; 0.639 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|dclk_cnt[5]                              ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|dclk_cnt[5]                              ; Reloj        ; Reloj       ; 0.000        ; 0.097      ; 0.922      ;
; 0.640 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[15] ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[15] ; Reloj        ; Reloj       ; 0.000        ; 0.098      ; 0.924      ;
; 0.640 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[6]  ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[6]  ; Reloj        ; Reloj       ; 0.000        ; 0.098      ; 0.924      ;
; 0.640 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|spi_ctrl_cnt[5]                          ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|spi_ctrl_cnt[5]                          ; Reloj        ; Reloj       ; 0.000        ; 0.098      ; 0.924      ;
; 0.640 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|dclk_cnt[11]                             ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|dclk_cnt[11]                             ; Reloj        ; Reloj       ; 0.000        ; 0.097      ; 0.923      ;
; 0.640 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|dclk_cnt[1]                              ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|dclk_cnt[1]                              ; Reloj        ; Reloj       ; 0.000        ; 0.097      ; 0.923      ;
; 0.641 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[7]  ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[7]  ; Reloj        ; Reloj       ; 0.000        ; 0.098      ; 0.925      ;
; 0.641 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[9]  ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[9]  ; Reloj        ; Reloj       ; 0.000        ; 0.098      ; 0.925      ;
+-------+------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK'                                                                                                                                                                                                                                                                                              ;
+-------+--------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                            ; To Node                                                                                 ; Launch Clock                                                                           ; Latch Clock                                                                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.403 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|m3wire_str                      ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|m3wire_str                         ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|msetup_st.0011                  ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|msetup_st.0011                     ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.080      ; 0.669      ;
; 0.405 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSCLK  ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSCLK     ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.078      ; 0.669      ;
; 0.407 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[0]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[0]                       ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.081      ; 0.674      ;
; 0.422 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|msetup_st.0000                  ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|msetup_st.0001                     ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.080      ; 0.688      ;
; 0.425 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[5]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[5]                       ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.081      ; 0.692      ;
; 0.600 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|msetup_st.0001                  ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|msetup_st.0010                     ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.080      ; 0.866      ;
; 0.655 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|msetup_st.0011                  ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|msetup_st.0100                     ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.080      ; 0.921      ;
; 0.659 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|msetup_st.0010                  ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|msetup_st.0011                     ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.080      ; 0.925      ;
; 0.679 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[4]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[4]                       ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.081      ; 0.946      ;
; 0.681 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[3] ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[3]    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.078      ; 0.945      ;
; 0.682 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[1] ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[1]    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.078      ; 0.946      ;
; 0.686 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[2] ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[2]    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.078      ; 0.950      ;
; 0.695 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[2]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[2]                       ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.081      ; 0.962      ;
; 0.697 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[4] ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[4]    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.078      ; 0.961      ;
; 0.698 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[3]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[3]                       ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.081      ; 0.965      ;
; 0.699 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[1]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[1]                       ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.081      ; 0.966      ;
; 0.707 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[0] ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[0]    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.078      ; 0.971      ;
; 0.718 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|msetup_st.0100                  ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|msetup_st.0000                     ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.080      ; 0.984      ;
; 0.739 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[4] ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSCLK     ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.078      ; 1.003      ;
; 0.794 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[4]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|m3wire_data[13]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.514      ; 1.494      ;
; 0.819 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[3]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|m3wire_data[11]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.081      ; 1.086      ;
; 0.850 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[4]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|m3wire_data[2]                     ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.081      ; 1.117      ;
; 0.857 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|m3wire_str                      ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSDATA~en ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; -0.500       ; 0.517      ; 1.080      ;
; 0.865 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[4]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|m3wire_data[12]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.082      ; 1.133      ;
; 0.903 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[4]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|m3wire_data[11]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.081      ; 1.170      ;
; 0.920 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[3]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|m3wire_data[4]                     ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.083      ; 1.189      ;
; 0.922 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mACK   ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mACK      ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.078      ; 1.186      ;
; 0.942 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[2]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|m3wire_data[11]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.081      ; 1.209      ;
; 0.989 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[1]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|m3wire_data[13]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.514      ; 1.689      ;
; 0.997 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[4]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[5]                       ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.081      ; 1.264      ;
; 0.999 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[1] ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[2]    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.078      ; 1.263      ;
; 0.999 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[3] ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[4]    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.078      ; 1.263      ;
; 1.010 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|msetup_st.0011                  ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|msetup_st.0000                     ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.080      ; 1.276      ;
; 1.011 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[0] ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[1]    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.078      ; 1.275      ;
; 1.012 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[1]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[2]                       ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.081      ; 1.279      ;
; 1.013 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[2]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[3]                       ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.081      ; 1.280      ;
; 1.013 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[2] ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[3]    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.078      ; 1.277      ;
; 1.016 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[0] ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[2]    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.078      ; 1.280      ;
; 1.017 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[1]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[3]                       ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.081      ; 1.284      ;
; 1.018 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[3] ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSDATA    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.524      ; 1.728      ;
; 1.018 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[2] ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[4]    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.078      ; 1.282      ;
; 1.020 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[2] ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSDATA    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.524      ; 1.730      ;
; 1.025 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[3]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[4]                       ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.081      ; 1.292      ;
; 1.027 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSCLK  ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSEN      ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.078      ; 1.291      ;
; 1.030 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[3]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[5]                       ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.081      ; 1.297      ;
; 1.032 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[4]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|m3wire_data[0]                     ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.083      ; 1.301      ;
; 1.033 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[4]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|m3wire_data[7]                     ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.083      ; 1.302      ;
; 1.033 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[4]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|m3wire_data[5]                     ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.083      ; 1.302      ;
; 1.034 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[4]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|m3wire_data[14]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.083      ; 1.303      ;
; 1.037 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[4]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|m3wire_data[3]                     ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.083      ; 1.306      ;
; 1.038 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[4]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|m3wire_data[4]                     ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.083      ; 1.307      ;
; 1.042 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[4]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|m3wire_data[1]                     ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.083      ; 1.311      ;
; 1.058 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[3]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|o3WIRE_BUSY_n                      ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.501      ; 1.745      ;
; 1.078 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[4] ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mACK      ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.078      ; 1.342      ;
; 1.081 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[0] ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSCLK     ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.078      ; 1.345      ;
; 1.094 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[0]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|m3wire_data[13]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.514      ; 1.794      ;
; 1.098 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[0]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[1]                       ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.081      ; 1.365      ;
; 1.103 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[1]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|m3wire_data[11]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.081      ; 1.370      ;
; 1.110 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[2]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|m3wire_data[0]                     ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.083      ; 1.379      ;
; 1.114 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[2]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|m3wire_data[1]                     ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.083      ; 1.383      ;
; 1.120 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[1] ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[3]    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.078      ; 1.384      ;
; 1.125 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|m3wire_str                      ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSEN      ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; -0.500       ; 0.125      ; 0.956      ;
; 1.125 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|m3wire_str                      ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mACK      ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; -0.500       ; 0.125      ; 0.956      ;
; 1.125 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[1] ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[4]    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.078      ; 1.389      ;
; 1.126 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|m3wire_str                      ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSCLK     ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; -0.500       ; 0.125      ; 0.957      ;
; 1.129 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[2]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|m3wire_data[12]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.082      ; 1.397      ;
; 1.130 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[3]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|m3wire_data[12]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.082      ; 1.398      ;
; 1.134 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[2]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[4]                       ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.081      ; 1.401      ;
; 1.137 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[0] ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[3]    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.078      ; 1.401      ;
; 1.138 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[1]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[4]                       ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.081      ; 1.405      ;
; 1.139 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[2]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[5]                       ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.081      ; 1.406      ;
; 1.142 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[0] ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[4]    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.078      ; 1.406      ;
; 1.143 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[1]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[5]                       ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.081      ; 1.410      ;
; 1.148 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[0]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|m3wire_data[3]                     ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.083      ; 1.417      ;
; 1.156 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[2]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|m3wire_data[4]                     ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.083      ; 1.425      ;
; 1.177 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[3]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|m3wire_data[0]                     ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.083      ; 1.446      ;
; 1.181 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[2]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|o3WIRE_BUSY_n                      ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.501      ; 1.868      ;
; 1.182 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[3]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|m3wire_data[1]                     ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.083      ; 1.451      ;
; 1.185 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[3]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|m3wire_data[13]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.514      ; 1.885      ;
; 1.196 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[3]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|m3wire_data[8]                     ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.081      ; 1.463      ;
; 1.200 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[0]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|m3wire_data[5]                     ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.083      ; 1.469      ;
; 1.201 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[4]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|m3wire_data[6]                     ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.083      ; 1.470      ;
; 1.202 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[2] ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSCLK     ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.078      ; 1.466      ;
; 1.210 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|m3wire_data[8]                  ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSDATA    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; -0.500       ; 0.565      ; 1.481      ;
; 1.211 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[2]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|m3wire_data[13]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.514      ; 1.911      ;
; 1.215 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[3]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|m3wire_data[2]                     ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.081      ; 1.482      ;
; 1.223 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[1] ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSDATA    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.524      ; 1.933      ;
; 1.238 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|m3wire_data[2]                  ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSDATA    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; -0.500       ; 0.565      ; 1.509      ;
; 1.250 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[5]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|o3WIRE_BUSY_n                      ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.501      ; 1.937      ;
; 1.259 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|msetup_st.0011                  ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|m3wire_str                         ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.080      ; 1.525      ;
; 1.261 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[3]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|m3wire_data[5]                     ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.083      ; 1.530      ;
; 1.271 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[4] ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSEN      ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.078      ; 1.535      ;
; 1.282 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[4]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|o3WIRE_BUSY_n                      ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.501      ; 1.969      ;
; 1.286 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSEN   ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSEN      ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.078      ; 1.550      ;
; 1.304 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[4]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|m3wire_data[8]                     ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.081      ; 1.571      ;
; 1.336 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[4] ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|msetup_st.0100                     ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; -0.500       ; 0.037      ; 1.079      ;
; 1.337 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[2]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|m3wire_data[2]                     ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.081      ; 1.604      ;
; 1.338 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[2]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|m3wire_data[5]                     ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.083      ; 1.607      ;
; 1.387 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[3]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|m3wire_data[3]                     ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.083      ; 1.656      ;
+-------+--------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK'                                                                                                                                                                                  ;
+--------+-------------------------------------------------------+-----------------------------------------------------------------------------------------+--------------+----------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                             ; To Node                                                                                 ; Launch Clock ; Latch Clock                                                                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------+-----------------------------------------------------------------------------------------+--------------+----------------------------------------------------------------------------------------+--------------+------------+------------+
; -3.531 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[0]    ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.500        ; -0.323     ; 3.696      ;
; -3.531 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[1]    ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.500        ; -0.323     ; 3.696      ;
; -3.531 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[2]    ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.500        ; -0.323     ; 3.696      ;
; -3.531 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[3]    ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.500        ; -0.323     ; 3.696      ;
; -3.531 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mACK      ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.500        ; -0.323     ; 3.696      ;
; -3.531 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[4]    ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.500        ; -0.323     ; 3.696      ;
; -3.531 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSCLK     ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.500        ; -0.323     ; 3.696      ;
; -3.531 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSEN      ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.500        ; -0.323     ; 3.696      ;
; -3.156 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSDATA~en ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.500        ; 0.053      ; 3.697      ;
; -3.075 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|msetup_st.0000                     ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.366     ; 3.697      ;
; -3.075 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|msetup_st.0001                     ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.366     ; 3.697      ;
; -3.075 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|msetup_st.0010                     ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.366     ; 3.697      ;
; -3.075 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|msetup_st.0011                     ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.366     ; 3.697      ;
; -3.075 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|msetup_st.0100                     ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.366     ; 3.697      ;
; -3.075 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|m3wire_str                         ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.366     ; 3.697      ;
; -3.074 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[0]                       ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.360     ; 3.702      ;
; -3.074 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[1]                       ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.360     ; 3.702      ;
; -3.074 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[2]                       ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.360     ; 3.702      ;
; -3.074 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[3]                       ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.360     ; 3.702      ;
; -3.074 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[4]                       ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.360     ; 3.702      ;
; -3.074 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[5]                       ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.360     ; 3.702      ;
; -2.663 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|o3WIRE_BUSY_n                      ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; 0.043      ; 3.694      ;
+--------+-------------------------------------------------------+-----------------------------------------------------------------------------------------+--------------+----------------------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'Reloj'                                                                                                                                                                                               ;
+--------+-------------------------------------------------------+------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                             ; To Node                                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------+------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.846 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK         ; Reloj        ; Reloj       ; 1.000        ; -0.135     ; 3.709      ;
; -2.789 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|mdata_in[7]                              ; Reloj        ; Reloj       ; 1.000        ; -0.120     ; 3.667      ;
; -2.789 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|mdata_in[6]                              ; Reloj        ; Reloj       ; 1.000        ; -0.120     ; 3.667      ;
; -2.789 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|mdata_in[5]                              ; Reloj        ; Reloj       ; 1.000        ; -0.120     ; 3.667      ;
; -2.789 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|mdata_in[4]                              ; Reloj        ; Reloj       ; 1.000        ; -0.120     ; 3.667      ;
; -2.789 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|mdata_in[3]                              ; Reloj        ; Reloj       ; 1.000        ; -0.120     ; 3.667      ;
; -2.789 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|mdata_in[2]                              ; Reloj        ; Reloj       ; 1.000        ; -0.120     ; 3.667      ;
; -2.789 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|oX_COORD[10]                             ; Reloj        ; Reloj       ; 1.000        ; -0.126     ; 3.661      ;
; -2.789 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|mx_coordinate[11]                        ; Reloj        ; Reloj       ; 1.000        ; -0.126     ; 3.661      ;
; -2.789 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|mx_coordinate[10]                        ; Reloj        ; Reloj       ; 1.000        ; -0.126     ; 3.661      ;
; -2.789 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|mx_coordinate[9]                         ; Reloj        ; Reloj       ; 1.000        ; -0.126     ; 3.661      ;
; -2.789 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|mx_coordinate[8]                         ; Reloj        ; Reloj       ; 1.000        ; -0.126     ; 3.661      ;
; -2.789 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|oX_COORD[7]                              ; Reloj        ; Reloj       ; 1.000        ; -0.126     ; 3.661      ;
; -2.789 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|oX_COORD[6]                              ; Reloj        ; Reloj       ; 1.000        ; -0.126     ; 3.661      ;
; -2.789 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|mx_coordinate[7]                         ; Reloj        ; Reloj       ; 1.000        ; -0.126     ; 3.661      ;
; -2.789 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|mx_coordinate[6]                         ; Reloj        ; Reloj       ; 1.000        ; -0.126     ; 3.661      ;
; -2.789 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|oX_COORD[5]                              ; Reloj        ; Reloj       ; 1.000        ; -0.126     ; 3.661      ;
; -2.789 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|mx_coordinate[5]                         ; Reloj        ; Reloj       ; 1.000        ; -0.128     ; 3.659      ;
; -2.789 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|oX_COORD[4]                              ; Reloj        ; Reloj       ; 1.000        ; -0.126     ; 3.661      ;
; -2.789 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|mx_coordinate[4]                         ; Reloj        ; Reloj       ; 1.000        ; -0.126     ; 3.661      ;
; -2.789 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|mx_coordinate[3]                         ; Reloj        ; Reloj       ; 1.000        ; -0.126     ; 3.661      ;
; -2.789 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|mx_coordinate[2]                         ; Reloj        ; Reloj       ; 1.000        ; -0.126     ; 3.661      ;
; -2.789 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|mx_coordinate[1]                         ; Reloj        ; Reloj       ; 1.000        ; -0.126     ; 3.661      ;
; -2.789 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|mx_coordinate[0]                         ; Reloj        ; Reloj       ; 1.000        ; -0.126     ; 3.661      ;
; -2.789 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|mdata_in[1]                              ; Reloj        ; Reloj       ; 1.000        ; -0.120     ; 3.667      ;
; -2.788 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|dclk_cnt[4]                              ; Reloj        ; Reloj       ; 1.000        ; -0.129     ; 3.657      ;
; -2.432 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[0]  ; Reloj        ; Reloj       ; 1.000        ; 0.278      ; 3.708      ;
; -2.432 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[1]  ; Reloj        ; Reloj       ; 1.000        ; 0.278      ; 3.708      ;
; -2.432 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[2]  ; Reloj        ; Reloj       ; 1.000        ; 0.278      ; 3.708      ;
; -2.432 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[3]  ; Reloj        ; Reloj       ; 1.000        ; 0.278      ; 3.708      ;
; -2.432 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[4]  ; Reloj        ; Reloj       ; 1.000        ; 0.278      ; 3.708      ;
; -2.432 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[5]  ; Reloj        ; Reloj       ; 1.000        ; 0.278      ; 3.708      ;
; -2.432 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[6]  ; Reloj        ; Reloj       ; 1.000        ; 0.278      ; 3.708      ;
; -2.432 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[7]  ; Reloj        ; Reloj       ; 1.000        ; 0.278      ; 3.708      ;
; -2.432 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[8]  ; Reloj        ; Reloj       ; 1.000        ; 0.278      ; 3.708      ;
; -2.432 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[9]  ; Reloj        ; Reloj       ; 1.000        ; 0.278      ; 3.708      ;
; -2.432 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[10] ; Reloj        ; Reloj       ; 1.000        ; 0.278      ; 3.708      ;
; -2.432 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[11] ; Reloj        ; Reloj       ; 1.000        ; 0.278      ; 3.708      ;
; -2.432 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[12] ; Reloj        ; Reloj       ; 1.000        ; 0.278      ; 3.708      ;
; -2.432 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[13] ; Reloj        ; Reloj       ; 1.000        ; 0.278      ; 3.708      ;
; -2.432 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[14] ; Reloj        ; Reloj       ; 1.000        ; 0.278      ; 3.708      ;
; -2.432 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[15] ; Reloj        ; Reloj       ; 1.000        ; 0.278      ; 3.708      ;
; -2.412 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|oX_COORD[11]                             ; Reloj        ; Reloj       ; 1.000        ; 0.247      ; 3.657      ;
; -2.412 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|oX_COORD[9]                              ; Reloj        ; Reloj       ; 1.000        ; 0.247      ; 3.657      ;
; -2.412 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|oX_COORD[8]                              ; Reloj        ; Reloj       ; 1.000        ; 0.247      ; 3.657      ;
; -2.412 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|oX_COORD[3]                              ; Reloj        ; Reloj       ; 1.000        ; 0.247      ; 3.657      ;
; -2.412 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|oX_COORD[2]                              ; Reloj        ; Reloj       ; 1.000        ; 0.247      ; 3.657      ;
; -2.412 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|oX_COORD[1]                              ; Reloj        ; Reloj       ; 1.000        ; 0.247      ; 3.657      ;
; -2.412 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|oX_COORD[0]                              ; Reloj        ; Reloj       ; 1.000        ; 0.247      ; 3.657      ;
; -2.410 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|touch_irq_detector:u5|touch_en_clr                             ; Reloj        ; Reloj       ; 1.000        ; 0.259      ; 3.667      ;
; -2.410 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|touch_irq_detector:u5|touch_en                                 ; Reloj        ; Reloj       ; 1.000        ; 0.259      ; 3.667      ;
; -2.410 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|mdclk                                    ; Reloj        ; Reloj       ; 1.000        ; 0.259      ; 3.667      ;
; -2.410 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|y_coordinate_config                      ; Reloj        ; Reloj       ; 1.000        ; 0.259      ; 3.667      ;
; -2.410 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|transmit_en                              ; Reloj        ; Reloj       ; 1.000        ; 0.259      ; 3.667      ;
; -2.410 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|d2_PENIRQ_n                              ; Reloj        ; Reloj       ; 1.000        ; 0.259      ; 3.667      ;
; -2.410 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|d1_PENIRQ_n                              ; Reloj        ; Reloj       ; 1.000        ; 0.259      ; 3.667      ;
; -2.400 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|my_coordinate[11]                        ; Reloj        ; Reloj       ; 1.000        ; 0.265      ; 3.663      ;
; -2.400 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|my_coordinate[10]                        ; Reloj        ; Reloj       ; 1.000        ; 0.265      ; 3.663      ;
; -2.400 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|my_coordinate[9]                         ; Reloj        ; Reloj       ; 1.000        ; 0.265      ; 3.663      ;
; -2.400 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|my_coordinate[8]                         ; Reloj        ; Reloj       ; 1.000        ; 0.265      ; 3.663      ;
; -2.400 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|my_coordinate[7]                         ; Reloj        ; Reloj       ; 1.000        ; 0.265      ; 3.663      ;
; -2.400 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|my_coordinate[6]                         ; Reloj        ; Reloj       ; 1.000        ; 0.265      ; 3.663      ;
; -2.400 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|my_coordinate[5]                         ; Reloj        ; Reloj       ; 1.000        ; 0.265      ; 3.663      ;
; -2.400 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|my_coordinate[4]                         ; Reloj        ; Reloj       ; 1.000        ; 0.265      ; 3.663      ;
; -2.400 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|my_coordinate[3]                         ; Reloj        ; Reloj       ; 1.000        ; 0.265      ; 3.663      ;
; -2.400 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|my_coordinate[2]                         ; Reloj        ; Reloj       ; 1.000        ; 0.265      ; 3.663      ;
; -2.400 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|my_coordinate[1]                         ; Reloj        ; Reloj       ; 1.000        ; 0.265      ; 3.663      ;
; -2.400 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|my_coordinate[0]                         ; Reloj        ; Reloj       ; 1.000        ; 0.265      ; 3.663      ;
; -2.387 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|touch_irq_detector:u5|touch_delay_cnt[8]                       ; Reloj        ; Reloj       ; 1.000        ; 0.274      ; 3.659      ;
; -2.387 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|touch_irq_detector:u5|touch_delay_cnt[0]                       ; Reloj        ; Reloj       ; 1.000        ; 0.274      ; 3.659      ;
; -2.387 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|touch_irq_detector:u5|touch_delay_cnt[1]                       ; Reloj        ; Reloj       ; 1.000        ; 0.274      ; 3.659      ;
; -2.387 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|touch_irq_detector:u5|touch_delay_cnt[2]                       ; Reloj        ; Reloj       ; 1.000        ; 0.274      ; 3.659      ;
; -2.387 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|touch_irq_detector:u5|touch_delay_cnt[3]                       ; Reloj        ; Reloj       ; 1.000        ; 0.274      ; 3.659      ;
; -2.387 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|touch_irq_detector:u5|touch_delay_cnt[4]                       ; Reloj        ; Reloj       ; 1.000        ; 0.274      ; 3.659      ;
; -2.387 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|touch_irq_detector:u5|touch_delay_cnt[5]                       ; Reloj        ; Reloj       ; 1.000        ; 0.274      ; 3.659      ;
; -2.387 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|touch_irq_detector:u5|touch_delay_cnt[6]                       ; Reloj        ; Reloj       ; 1.000        ; 0.274      ; 3.659      ;
; -2.387 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|touch_irq_detector:u5|touch_delay_cnt[7]                       ; Reloj        ; Reloj       ; 1.000        ; 0.274      ; 3.659      ;
; -2.387 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|touch_irq_detector:u5|touch_delay_cnt[9]                       ; Reloj        ; Reloj       ; 1.000        ; 0.274      ; 3.659      ;
; -2.387 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|touch_irq_detector:u5|touch_delay_cnt[10]                      ; Reloj        ; Reloj       ; 1.000        ; 0.274      ; 3.659      ;
; -2.387 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|touch_irq_detector:u5|touch_delay_cnt[11]                      ; Reloj        ; Reloj       ; 1.000        ; 0.274      ; 3.659      ;
; -2.386 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|touch_irq_detector:u5|touch_delay_cnt[24]                      ; Reloj        ; Reloj       ; 1.000        ; 0.277      ; 3.661      ;
; -2.386 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|touch_irq_detector:u5|touch_delay_cnt[12]                      ; Reloj        ; Reloj       ; 1.000        ; 0.277      ; 3.661      ;
; -2.386 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|touch_irq_detector:u5|touch_delay_cnt[14]                      ; Reloj        ; Reloj       ; 1.000        ; 0.277      ; 3.661      ;
; -2.386 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|touch_irq_detector:u5|touch_delay_cnt[13]                      ; Reloj        ; Reloj       ; 1.000        ; 0.277      ; 3.661      ;
; -2.386 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|touch_irq_detector:u5|touch_delay_cnt[15]                      ; Reloj        ; Reloj       ; 1.000        ; 0.277      ; 3.661      ;
; -2.386 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|touch_irq_detector:u5|touch_delay_cnt[16]                      ; Reloj        ; Reloj       ; 1.000        ; 0.277      ; 3.661      ;
; -2.386 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|touch_irq_detector:u5|touch_delay_cnt[17]                      ; Reloj        ; Reloj       ; 1.000        ; 0.277      ; 3.661      ;
; -2.386 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|touch_irq_detector:u5|touch_delay_cnt[18]                      ; Reloj        ; Reloj       ; 1.000        ; 0.277      ; 3.661      ;
; -2.386 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|touch_irq_detector:u5|touch_delay_cnt[19]                      ; Reloj        ; Reloj       ; 1.000        ; 0.277      ; 3.661      ;
; -2.386 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|touch_irq_detector:u5|touch_delay_cnt[20]                      ; Reloj        ; Reloj       ; 1.000        ; 0.277      ; 3.661      ;
; -2.386 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|touch_irq_detector:u5|touch_delay_cnt[21]                      ; Reloj        ; Reloj       ; 1.000        ; 0.277      ; 3.661      ;
; -2.386 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|touch_irq_detector:u5|touch_delay_cnt[22]                      ; Reloj        ; Reloj       ; 1.000        ; 0.277      ; 3.661      ;
; -2.386 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|touch_irq_detector:u5|touch_delay_cnt[23]                      ; Reloj        ; Reloj       ; 1.000        ; 0.277      ; 3.661      ;
; -2.377 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|touch_irq_detector:u5|oDISPLAY_MODE[0]                         ; Reloj        ; Reloj       ; 1.000        ; 0.282      ; 3.657      ;
; -2.377 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|touch_irq_detector:u5|oDISPLAY_MODE[1]                         ; Reloj        ; Reloj       ; 1.000        ; 0.282      ; 3.657      ;
; -2.376 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|spi_ctrl_cnt[6]                          ; Reloj        ; Reloj       ; 1.000        ; 0.291      ; 3.665      ;
; -2.376 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|spi_ctrl_cnt[1]                          ; Reloj        ; Reloj       ; 1.000        ; 0.291      ; 3.665      ;
; -2.376 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|spi_ctrl_cnt[5]                          ; Reloj        ; Reloj       ; 1.000        ; 0.291      ; 3.665      ;
; -2.376 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|spi_ctrl_cnt[4]                          ; Reloj        ; Reloj       ; 1.000        ; 0.291      ; 3.665      ;
; -2.376 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|spi_ctrl_cnt[3]                          ; Reloj        ; Reloj       ; 1.000        ; 0.291      ; 3.665      ;
+--------+-------------------------------------------------------+------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'testbench:U1|DE2_LTM_Control:U5|div[0]'                                                                                                                                                                    ;
+--------+-------------------------------------------------------+---------------------------------------------------------------------------+--------------+----------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                             ; To Node                                                                   ; Launch Clock ; Latch Clock                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------+---------------------------------------------------------------------------+--------------+----------------------------------------+--------------+------------+------------+
; -1.181 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_G[0]        ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; 0.064      ; 2.233      ;
; -1.181 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_G[1]        ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; 0.064      ; 2.233      ;
; -1.181 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_G[2]        ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; 0.064      ; 2.233      ;
; -1.181 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_G[3]        ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; 0.064      ; 2.233      ;
; -1.181 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_G[4]        ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; 0.064      ; 2.233      ;
; -1.181 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_G[5]        ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; 0.064      ; 2.233      ;
; -1.181 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_G[6]        ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; 0.064      ; 2.233      ;
; -1.181 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_G[7]        ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; 0.064      ; 2.233      ;
; -1.129 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_R[0]        ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; 0.056      ; 2.173      ;
; -1.129 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_R[1]        ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; 0.056      ; 2.173      ;
; -1.129 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_R[2]        ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; 0.056      ; 2.173      ;
; -1.129 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_R[3]        ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; 0.056      ; 2.173      ;
; -1.129 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_R[4]        ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; 0.056      ; 2.173      ;
; -1.129 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_R[5]        ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; 0.056      ; 2.173      ;
; -1.129 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_R[6]        ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; 0.056      ; 2.173      ;
; -1.129 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_R[7]        ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; 0.056      ; 2.173      ;
; -1.105 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_B[0]        ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; 0.057      ; 2.150      ;
; -1.105 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_B[1]        ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; 0.057      ; 2.150      ;
; -1.105 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_B[2]        ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; 0.057      ; 2.150      ;
; -1.105 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_B[3]        ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; 0.057      ; 2.150      ;
; -1.105 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_B[4]        ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; 0.057      ; 2.150      ;
; -1.105 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_B[5]        ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; 0.057      ; 2.150      ;
; -1.105 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_B[6]        ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; 0.057      ; 2.150      ;
; -1.105 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_B[7]        ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; 0.057      ; 2.150      ;
; -0.976 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oVD              ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; 0.064      ; 2.028      ;
; -0.976 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|mvd              ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; 0.064      ; 2.028      ;
; -0.976 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|elevenclock[7]   ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; 0.064      ; 2.028      ;
; -0.976 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|thirteenclock[7] ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; 0.064      ; 2.028      ;
; -0.966 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|tenclock[7]      ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; 0.058      ; 2.012      ;
; -0.966 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|fourteenclock[7] ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; 0.058      ; 2.012      ;
; -0.966 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|nineoclock[7]    ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; 0.058      ; 2.012      ;
; -0.966 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|sixoclock[7]     ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; 0.058      ; 2.012      ;
; -0.966 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|threeoclock[7]   ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; 0.058      ; 2.012      ;
; -0.966 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|sixclock[7]      ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; 0.058      ; 2.012      ;
; -0.966 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oclock[7]        ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; 0.058      ; 2.012      ;
; -0.966 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|twoclock[7]      ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; 0.058      ; 2.012      ;
; -0.961 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[0]   ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; 0.062      ; 2.011      ;
; -0.961 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[5]   ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; 0.062      ; 2.011      ;
; -0.961 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[4]   ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; 0.062      ; 2.011      ;
; -0.961 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[1]   ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; 0.062      ; 2.011      ;
; -0.961 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[3]   ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; 0.062      ; 2.011      ;
; -0.961 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[8]   ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; 0.062      ; 2.011      ;
; -0.961 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[7]   ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; 0.062      ; 2.011      ;
; -0.933 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oDEN             ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; 0.065      ; 1.986      ;
; -0.933 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|mhd              ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; 0.069      ; 1.990      ;
; -0.933 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[12]  ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; 0.065      ; 1.986      ;
; -0.933 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[17]  ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; 0.065      ; 1.986      ;
; -0.933 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[16]  ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; 0.065      ; 1.986      ;
; -0.933 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[14]  ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; 0.065      ; 1.986      ;
; -0.933 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[11]  ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; 0.065      ; 1.986      ;
; -0.933 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[9]   ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; 0.065      ; 1.986      ;
; -0.931 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|fiveclock[7]     ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; 0.059      ; 1.978      ;
; -0.931 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|sevenclock[7]    ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; 0.059      ; 1.978      ;
; -0.931 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oneclock[7]      ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; 0.059      ; 1.978      ;
; -0.931 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|threeclock[7]    ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; 0.059      ; 1.978      ;
; -0.931 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|fifteenclock[7]  ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; 0.059      ; 1.978      ;
; -0.931 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|nineclock[7]     ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; 0.059      ; 1.978      ;
; -0.931 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[18]  ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; 0.059      ; 1.978      ;
; -0.926 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[6]   ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; 0.063      ; 1.977      ;
; -0.917 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[15]  ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; 0.066      ; 1.971      ;
; -0.917 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[13]  ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; 0.066      ; 1.971      ;
; -0.917 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[10]  ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; 0.066      ; 1.971      ;
; -0.917 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[2]   ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; 0.066      ; 1.971      ;
; -0.888 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oHD              ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; 0.068      ; 1.944      ;
; -0.888 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|x_cnt[10]        ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; 0.068      ; 1.944      ;
; -0.888 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|x_cnt[9]         ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; 0.068      ; 1.944      ;
; -0.888 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|x_cnt[8]         ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; 0.068      ; 1.944      ;
; -0.888 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|x_cnt[7]         ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; 0.068      ; 1.944      ;
; -0.888 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|x_cnt[6]         ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; 0.068      ; 1.944      ;
; -0.888 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|x_cnt[5]         ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; 0.068      ; 1.944      ;
; -0.888 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|x_cnt[4]         ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; 0.068      ; 1.944      ;
; -0.888 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|x_cnt[3]         ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; 0.068      ; 1.944      ;
; -0.888 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|x_cnt[2]         ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; 0.068      ; 1.944      ;
; -0.888 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|x_cnt[1]         ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; 0.068      ; 1.944      ;
; -0.888 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|x_cnt[0]         ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; 0.068      ; 1.944      ;
; -0.568 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|y_cnt[8]         ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; 0.072      ; 1.628      ;
; -0.568 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|y_cnt[0]         ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; 0.072      ; 1.628      ;
; -0.568 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|y_cnt[9]         ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; 0.072      ; 1.628      ;
; -0.568 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|y_cnt[7]         ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; 0.072      ; 1.628      ;
; -0.568 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|y_cnt[5]         ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; 0.072      ; 1.628      ;
; -0.568 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|y_cnt[6]         ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; 0.072      ; 1.628      ;
; -0.568 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|y_cnt[4]         ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; 0.072      ; 1.628      ;
; -0.568 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|y_cnt[3]         ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; 0.072      ; 1.628      ;
; -0.568 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|y_cnt[1]         ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; 0.072      ; 1.628      ;
; -0.568 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|y_cnt[2]         ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; 0.072      ; 1.628      ;
+--------+-------------------------------------------------------+---------------------------------------------------------------------------+--------------+----------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'testbench:U1|DE2_LTM_Control:U5|div[0]'                                                                                                                                                                    ;
+-------+-------------------------------------------------------+---------------------------------------------------------------------------+--------------+----------------------------------------+--------------+------------+------------+
; Slack ; From Node                                             ; To Node                                                                   ; Launch Clock ; Latch Clock                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------+---------------------------------------------------------------------------+--------------+----------------------------------------+--------------+------------+------------+
; 0.937 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|y_cnt[8]         ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.337      ; 1.490      ;
; 0.937 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|y_cnt[0]         ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.337      ; 1.490      ;
; 0.937 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|y_cnt[9]         ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.337      ; 1.490      ;
; 0.937 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|y_cnt[7]         ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.337      ; 1.490      ;
; 0.937 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|y_cnt[5]         ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.337      ; 1.490      ;
; 0.937 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|y_cnt[6]         ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.337      ; 1.490      ;
; 0.937 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|y_cnt[4]         ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.337      ; 1.490      ;
; 0.937 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|y_cnt[3]         ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.337      ; 1.490      ;
; 0.937 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|y_cnt[1]         ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.337      ; 1.490      ;
; 0.937 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|y_cnt[2]         ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.337      ; 1.490      ;
; 1.253 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oHD              ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.333      ; 1.802      ;
; 1.253 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|x_cnt[10]        ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.333      ; 1.802      ;
; 1.253 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|x_cnt[9]         ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.333      ; 1.802      ;
; 1.253 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|x_cnt[8]         ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.333      ; 1.802      ;
; 1.253 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|x_cnt[7]         ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.333      ; 1.802      ;
; 1.253 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|x_cnt[6]         ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.333      ; 1.802      ;
; 1.253 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|x_cnt[5]         ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.333      ; 1.802      ;
; 1.253 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|x_cnt[4]         ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.333      ; 1.802      ;
; 1.253 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|x_cnt[3]         ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.333      ; 1.802      ;
; 1.253 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|x_cnt[2]         ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.333      ; 1.802      ;
; 1.253 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|x_cnt[1]         ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.333      ; 1.802      ;
; 1.253 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|x_cnt[0]         ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.333      ; 1.802      ;
; 1.280 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|mhd              ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.334      ; 1.830      ;
; 1.283 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[15]  ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.331      ; 1.830      ;
; 1.283 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[13]  ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.331      ; 1.830      ;
; 1.283 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[10]  ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.331      ; 1.830      ;
; 1.283 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[2]   ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.331      ; 1.830      ;
; 1.283 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[6]   ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.328      ; 1.827      ;
; 1.289 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|fiveclock[7]     ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.323      ; 1.828      ;
; 1.289 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|sevenclock[7]    ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.323      ; 1.828      ;
; 1.289 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oneclock[7]      ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.323      ; 1.828      ;
; 1.289 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|threeclock[7]    ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.323      ; 1.828      ;
; 1.289 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|fifteenclock[7]  ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.323      ; 1.828      ;
; 1.289 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|nineclock[7]     ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.323      ; 1.828      ;
; 1.289 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[18]  ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.323      ; 1.828      ;
; 1.295 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oDEN             ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.330      ; 1.841      ;
; 1.295 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[12]  ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.330      ; 1.841      ;
; 1.295 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[17]  ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.330      ; 1.841      ;
; 1.295 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[16]  ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.330      ; 1.841      ;
; 1.295 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[14]  ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.330      ; 1.841      ;
; 1.295 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[11]  ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.330      ; 1.841      ;
; 1.295 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[9]   ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.330      ; 1.841      ;
; 1.302 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[0]   ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.327      ; 1.845      ;
; 1.302 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[5]   ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.327      ; 1.845      ;
; 1.302 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[4]   ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.327      ; 1.845      ;
; 1.302 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[1]   ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.327      ; 1.845      ;
; 1.302 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[3]   ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.327      ; 1.845      ;
; 1.302 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[8]   ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.327      ; 1.845      ;
; 1.302 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[7]   ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.327      ; 1.845      ;
; 1.306 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|tenclock[7]      ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.323      ; 1.845      ;
; 1.306 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|fourteenclock[7] ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.323      ; 1.845      ;
; 1.306 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|nineoclock[7]    ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.323      ; 1.845      ;
; 1.306 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|sixoclock[7]     ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.323      ; 1.845      ;
; 1.306 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|threeoclock[7]   ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.323      ; 1.845      ;
; 1.306 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|sixclock[7]      ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.323      ; 1.845      ;
; 1.306 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oclock[7]        ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.323      ; 1.845      ;
; 1.306 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|twoclock[7]      ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.323      ; 1.845      ;
; 1.310 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oVD              ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.328      ; 1.854      ;
; 1.310 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|mvd              ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.328      ; 1.854      ;
; 1.310 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|elevenclock[7]   ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.328      ; 1.854      ;
; 1.310 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|thirteenclock[7] ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.328      ; 1.854      ;
; 1.477 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_B[0]        ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.321      ; 2.014      ;
; 1.477 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_B[1]        ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.321      ; 2.014      ;
; 1.477 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_B[2]        ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.321      ; 2.014      ;
; 1.477 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_B[3]        ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.321      ; 2.014      ;
; 1.477 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_B[4]        ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.321      ; 2.014      ;
; 1.477 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_B[5]        ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.321      ; 2.014      ;
; 1.477 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_B[6]        ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.321      ; 2.014      ;
; 1.477 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_B[7]        ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.321      ; 2.014      ;
; 1.509 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_R[0]        ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.320      ; 2.045      ;
; 1.509 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_R[1]        ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.320      ; 2.045      ;
; 1.509 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_R[2]        ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.320      ; 2.045      ;
; 1.509 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_R[3]        ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.320      ; 2.045      ;
; 1.509 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_R[4]        ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.320      ; 2.045      ;
; 1.509 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_R[5]        ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.320      ; 2.045      ;
; 1.509 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_R[6]        ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.320      ; 2.045      ;
; 1.509 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_R[7]        ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.320      ; 2.045      ;
; 1.539 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_G[0]        ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.328      ; 2.083      ;
; 1.539 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_G[1]        ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.328      ; 2.083      ;
; 1.539 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_G[2]        ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.328      ; 2.083      ;
; 1.539 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_G[3]        ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.328      ; 2.083      ;
; 1.539 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_G[4]        ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.328      ; 2.083      ;
; 1.539 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_G[5]        ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.328      ; 2.083      ;
; 1.539 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_G[6]        ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.328      ; 2.083      ;
; 1.539 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_G[7]        ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.328      ; 2.083      ;
+-------+-------------------------------------------------------+---------------------------------------------------------------------------+--------------+----------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'Reloj'                                                                                                                                                                                               ;
+-------+-------------------------------------------------------+------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                             ; To Node                                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------+------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.802 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|oY_COORD[11]                             ; Reloj        ; Reloj       ; 0.000        ; 0.478      ; 3.466      ;
; 2.809 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|dclk_cnt[0]                              ; Reloj        ; Reloj       ; 0.000        ; 0.467      ; 3.462      ;
; 2.809 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|madc_out                                 ; Reloj        ; Reloj       ; 0.000        ; 0.467      ; 3.462      ;
; 2.811 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|spi_ctrl_cnt[6]                          ; Reloj        ; Reloj       ; 0.000        ; 0.471      ; 3.468      ;
; 2.811 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|spi_ctrl_cnt[1]                          ; Reloj        ; Reloj       ; 0.000        ; 0.471      ; 3.468      ;
; 2.811 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|spi_ctrl_cnt[5]                          ; Reloj        ; Reloj       ; 0.000        ; 0.471      ; 3.468      ;
; 2.811 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|spi_ctrl_cnt[4]                          ; Reloj        ; Reloj       ; 0.000        ; 0.471      ; 3.468      ;
; 2.811 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|spi_ctrl_cnt[3]                          ; Reloj        ; Reloj       ; 0.000        ; 0.471      ; 3.468      ;
; 2.811 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|spi_ctrl_cnt[2]                          ; Reloj        ; Reloj       ; 0.000        ; 0.471      ; 3.468      ;
; 2.811 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|spi_ctrl_cnt[0]                          ; Reloj        ; Reloj       ; 0.000        ; 0.471      ; 3.468      ;
; 2.812 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|dclk_cnt[15]                             ; Reloj        ; Reloj       ; 0.000        ; 0.462      ; 3.460      ;
; 2.812 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|dclk_cnt[11]                             ; Reloj        ; Reloj       ; 0.000        ; 0.462      ; 3.460      ;
; 2.812 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|dclk_cnt[1]                              ; Reloj        ; Reloj       ; 0.000        ; 0.462      ; 3.460      ;
; 2.812 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|dclk_cnt[2]                              ; Reloj        ; Reloj       ; 0.000        ; 0.462      ; 3.460      ;
; 2.812 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|dclk_cnt[3]                              ; Reloj        ; Reloj       ; 0.000        ; 0.462      ; 3.460      ;
; 2.812 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|dclk_cnt[5]                              ; Reloj        ; Reloj       ; 0.000        ; 0.462      ; 3.460      ;
; 2.812 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|dclk_cnt[6]                              ; Reloj        ; Reloj       ; 0.000        ; 0.462      ; 3.460      ;
; 2.812 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|dclk_cnt[7]                              ; Reloj        ; Reloj       ; 0.000        ; 0.462      ; 3.460      ;
; 2.812 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|dclk_cnt[8]                              ; Reloj        ; Reloj       ; 0.000        ; 0.462      ; 3.460      ;
; 2.812 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|dclk_cnt[9]                              ; Reloj        ; Reloj       ; 0.000        ; 0.462      ; 3.460      ;
; 2.812 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|dclk_cnt[10]                             ; Reloj        ; Reloj       ; 0.000        ; 0.462      ; 3.460      ;
; 2.812 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|dclk_cnt[14]                             ; Reloj        ; Reloj       ; 0.000        ; 0.462      ; 3.460      ;
; 2.812 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|dclk_cnt[12]                             ; Reloj        ; Reloj       ; 0.000        ; 0.462      ; 3.460      ;
; 2.812 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|dclk_cnt[13]                             ; Reloj        ; Reloj       ; 0.000        ; 0.462      ; 3.460      ;
; 2.814 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|touch_irq_detector:u5|oDISPLAY_MODE[0]                         ; Reloj        ; Reloj       ; 0.000        ; 0.461      ; 3.461      ;
; 2.814 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|touch_irq_detector:u5|oDISPLAY_MODE[1]                         ; Reloj        ; Reloj       ; 0.000        ; 0.461      ; 3.461      ;
; 2.818 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[0]  ; Reloj        ; Reloj       ; 0.000        ; 0.506      ; 3.510      ;
; 2.818 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[1]  ; Reloj        ; Reloj       ; 0.000        ; 0.506      ; 3.510      ;
; 2.818 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[2]  ; Reloj        ; Reloj       ; 0.000        ; 0.506      ; 3.510      ;
; 2.818 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[3]  ; Reloj        ; Reloj       ; 0.000        ; 0.506      ; 3.510      ;
; 2.818 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[4]  ; Reloj        ; Reloj       ; 0.000        ; 0.506      ; 3.510      ;
; 2.818 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[5]  ; Reloj        ; Reloj       ; 0.000        ; 0.506      ; 3.510      ;
; 2.818 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[6]  ; Reloj        ; Reloj       ; 0.000        ; 0.506      ; 3.510      ;
; 2.818 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[7]  ; Reloj        ; Reloj       ; 0.000        ; 0.506      ; 3.510      ;
; 2.818 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[8]  ; Reloj        ; Reloj       ; 0.000        ; 0.506      ; 3.510      ;
; 2.818 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[9]  ; Reloj        ; Reloj       ; 0.000        ; 0.506      ; 3.510      ;
; 2.818 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[10] ; Reloj        ; Reloj       ; 0.000        ; 0.506      ; 3.510      ;
; 2.818 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[11] ; Reloj        ; Reloj       ; 0.000        ; 0.506      ; 3.510      ;
; 2.818 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[12] ; Reloj        ; Reloj       ; 0.000        ; 0.506      ; 3.510      ;
; 2.818 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[13] ; Reloj        ; Reloj       ; 0.000        ; 0.506      ; 3.510      ;
; 2.818 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[14] ; Reloj        ; Reloj       ; 0.000        ; 0.506      ; 3.510      ;
; 2.818 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[15] ; Reloj        ; Reloj       ; 0.000        ; 0.506      ; 3.510      ;
; 2.822 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|touch_irq_detector:u5|touch_delay_cnt[24]                      ; Reloj        ; Reloj       ; 0.000        ; 0.456      ; 3.464      ;
; 2.822 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|touch_irq_detector:u5|touch_delay_cnt[12]                      ; Reloj        ; Reloj       ; 0.000        ; 0.456      ; 3.464      ;
; 2.822 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|touch_irq_detector:u5|touch_delay_cnt[14]                      ; Reloj        ; Reloj       ; 0.000        ; 0.456      ; 3.464      ;
; 2.822 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|touch_irq_detector:u5|touch_delay_cnt[13]                      ; Reloj        ; Reloj       ; 0.000        ; 0.456      ; 3.464      ;
; 2.822 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|touch_irq_detector:u5|touch_delay_cnt[15]                      ; Reloj        ; Reloj       ; 0.000        ; 0.456      ; 3.464      ;
; 2.822 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|touch_irq_detector:u5|touch_delay_cnt[16]                      ; Reloj        ; Reloj       ; 0.000        ; 0.456      ; 3.464      ;
; 2.822 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|touch_irq_detector:u5|touch_delay_cnt[17]                      ; Reloj        ; Reloj       ; 0.000        ; 0.456      ; 3.464      ;
; 2.822 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|touch_irq_detector:u5|touch_delay_cnt[18]                      ; Reloj        ; Reloj       ; 0.000        ; 0.456      ; 3.464      ;
; 2.822 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|touch_irq_detector:u5|touch_delay_cnt[19]                      ; Reloj        ; Reloj       ; 0.000        ; 0.456      ; 3.464      ;
; 2.822 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|touch_irq_detector:u5|touch_delay_cnt[20]                      ; Reloj        ; Reloj       ; 0.000        ; 0.456      ; 3.464      ;
; 2.822 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|touch_irq_detector:u5|touch_delay_cnt[21]                      ; Reloj        ; Reloj       ; 0.000        ; 0.456      ; 3.464      ;
; 2.822 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|touch_irq_detector:u5|touch_delay_cnt[22]                      ; Reloj        ; Reloj       ; 0.000        ; 0.456      ; 3.464      ;
; 2.822 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|touch_irq_detector:u5|touch_delay_cnt[23]                      ; Reloj        ; Reloj       ; 0.000        ; 0.456      ; 3.464      ;
; 2.824 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|touch_irq_detector:u5|touch_delay_cnt[8]                       ; Reloj        ; Reloj       ; 0.000        ; 0.453      ; 3.463      ;
; 2.824 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|touch_irq_detector:u5|touch_delay_cnt[0]                       ; Reloj        ; Reloj       ; 0.000        ; 0.453      ; 3.463      ;
; 2.824 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|touch_irq_detector:u5|touch_delay_cnt[1]                       ; Reloj        ; Reloj       ; 0.000        ; 0.453      ; 3.463      ;
; 2.824 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|touch_irq_detector:u5|touch_delay_cnt[2]                       ; Reloj        ; Reloj       ; 0.000        ; 0.453      ; 3.463      ;
; 2.824 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|touch_irq_detector:u5|touch_delay_cnt[3]                       ; Reloj        ; Reloj       ; 0.000        ; 0.453      ; 3.463      ;
; 2.824 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|touch_irq_detector:u5|touch_delay_cnt[4]                       ; Reloj        ; Reloj       ; 0.000        ; 0.453      ; 3.463      ;
; 2.824 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|touch_irq_detector:u5|touch_delay_cnt[5]                       ; Reloj        ; Reloj       ; 0.000        ; 0.453      ; 3.463      ;
; 2.824 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|touch_irq_detector:u5|touch_delay_cnt[6]                       ; Reloj        ; Reloj       ; 0.000        ; 0.453      ; 3.463      ;
; 2.824 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|touch_irq_detector:u5|touch_delay_cnt[7]                       ; Reloj        ; Reloj       ; 0.000        ; 0.453      ; 3.463      ;
; 2.824 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|touch_irq_detector:u5|touch_delay_cnt[9]                       ; Reloj        ; Reloj       ; 0.000        ; 0.453      ; 3.463      ;
; 2.824 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|touch_irq_detector:u5|touch_delay_cnt[10]                      ; Reloj        ; Reloj       ; 0.000        ; 0.453      ; 3.463      ;
; 2.824 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|touch_irq_detector:u5|touch_delay_cnt[11]                      ; Reloj        ; Reloj       ; 0.000        ; 0.453      ; 3.463      ;
; 2.836 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|my_coordinate[11]                        ; Reloj        ; Reloj       ; 0.000        ; 0.444      ; 3.466      ;
; 2.836 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|my_coordinate[10]                        ; Reloj        ; Reloj       ; 0.000        ; 0.444      ; 3.466      ;
; 2.836 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|my_coordinate[9]                         ; Reloj        ; Reloj       ; 0.000        ; 0.444      ; 3.466      ;
; 2.836 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|my_coordinate[8]                         ; Reloj        ; Reloj       ; 0.000        ; 0.444      ; 3.466      ;
; 2.836 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|my_coordinate[7]                         ; Reloj        ; Reloj       ; 0.000        ; 0.444      ; 3.466      ;
; 2.836 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|my_coordinate[6]                         ; Reloj        ; Reloj       ; 0.000        ; 0.444      ; 3.466      ;
; 2.836 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|my_coordinate[5]                         ; Reloj        ; Reloj       ; 0.000        ; 0.444      ; 3.466      ;
; 2.836 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|my_coordinate[4]                         ; Reloj        ; Reloj       ; 0.000        ; 0.444      ; 3.466      ;
; 2.836 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|my_coordinate[3]                         ; Reloj        ; Reloj       ; 0.000        ; 0.444      ; 3.466      ;
; 2.836 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|my_coordinate[2]                         ; Reloj        ; Reloj       ; 0.000        ; 0.444      ; 3.466      ;
; 2.836 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|my_coordinate[1]                         ; Reloj        ; Reloj       ; 0.000        ; 0.444      ; 3.466      ;
; 2.836 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|my_coordinate[0]                         ; Reloj        ; Reloj       ; 0.000        ; 0.444      ; 3.466      ;
; 2.846 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|touch_irq_detector:u5|touch_en_clr                             ; Reloj        ; Reloj       ; 0.000        ; 0.438      ; 3.470      ;
; 2.846 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|touch_irq_detector:u5|touch_en                                 ; Reloj        ; Reloj       ; 0.000        ; 0.438      ; 3.470      ;
; 2.846 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|mdclk                                    ; Reloj        ; Reloj       ; 0.000        ; 0.438      ; 3.470      ;
; 2.846 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|y_coordinate_config                      ; Reloj        ; Reloj       ; 0.000        ; 0.438      ; 3.470      ;
; 2.846 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|transmit_en                              ; Reloj        ; Reloj       ; 0.000        ; 0.438      ; 3.470      ;
; 2.846 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|d2_PENIRQ_n                              ; Reloj        ; Reloj       ; 0.000        ; 0.438      ; 3.470      ;
; 2.846 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|d1_PENIRQ_n                              ; Reloj        ; Reloj       ; 0.000        ; 0.438      ; 3.470      ;
; 2.850 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|oX_COORD[11]                             ; Reloj        ; Reloj       ; 0.000        ; 0.425      ; 3.461      ;
; 2.850 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|oX_COORD[9]                              ; Reloj        ; Reloj       ; 0.000        ; 0.425      ; 3.461      ;
; 2.850 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|oX_COORD[8]                              ; Reloj        ; Reloj       ; 0.000        ; 0.425      ; 3.461      ;
; 2.850 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|oX_COORD[3]                              ; Reloj        ; Reloj       ; 0.000        ; 0.425      ; 3.461      ;
; 2.850 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|oX_COORD[2]                              ; Reloj        ; Reloj       ; 0.000        ; 0.425      ; 3.461      ;
; 2.850 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|oX_COORD[1]                              ; Reloj        ; Reloj       ; 0.000        ; 0.425      ; 3.461      ;
; 2.850 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|oX_COORD[0]                              ; Reloj        ; Reloj       ; 0.000        ; 0.425      ; 3.461      ;
; 3.241 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|mdata_in[7]                              ; Reloj        ; Reloj       ; 0.000        ; 0.043      ; 3.470      ;
; 3.241 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|mdata_in[6]                              ; Reloj        ; Reloj       ; 0.000        ; 0.043      ; 3.470      ;
; 3.241 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|mdata_in[5]                              ; Reloj        ; Reloj       ; 0.000        ; 0.043      ; 3.470      ;
; 3.241 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|mdata_in[4]                              ; Reloj        ; Reloj       ; 0.000        ; 0.043      ; 3.470      ;
; 3.241 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|mdata_in[3]                              ; Reloj        ; Reloj       ; 0.000        ; 0.043      ; 3.470      ;
; 3.241 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|mdata_in[2]                              ; Reloj        ; Reloj       ; 0.000        ; 0.043      ; 3.470      ;
; 3.241 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|oX_COORD[10]                             ; Reloj        ; Reloj       ; 0.000        ; 0.037      ; 3.464      ;
+-------+-------------------------------------------------------+------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK'                                                                                                                                                                                  ;
+-------+-------------------------------------------------------+-----------------------------------------------------------------------------------------+--------------+----------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                             ; To Node                                                                                 ; Launch Clock ; Latch Clock                                                                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------+-----------------------------------------------------------------------------------------+--------------+----------------------------------------------------------------------------------------+--------------+------------+------------+
; 2.972 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|o3WIRE_BUSY_n                      ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.307      ; 3.495      ;
; 3.401 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[0]                       ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; -0.113     ; 3.504      ;
; 3.401 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[1]                       ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; -0.113     ; 3.504      ;
; 3.401 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[2]                       ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; -0.113     ; 3.504      ;
; 3.401 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[3]                       ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; -0.113     ; 3.504      ;
; 3.401 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[4]                       ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; -0.113     ; 3.504      ;
; 3.401 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[5]                       ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; -0.113     ; 3.504      ;
; 3.402 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|msetup_st.0000                     ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; -0.120     ; 3.498      ;
; 3.402 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|msetup_st.0001                     ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; -0.120     ; 3.498      ;
; 3.402 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|msetup_st.0010                     ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; -0.120     ; 3.498      ;
; 3.402 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|msetup_st.0011                     ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; -0.120     ; 3.498      ;
; 3.402 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|msetup_st.0100                     ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; -0.120     ; 3.498      ;
; 3.402 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|m3wire_str                         ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; -0.120     ; 3.498      ;
; 3.465 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSDATA~en ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; -0.500       ; 0.317      ; 3.498      ;
; 3.856 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[0]    ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; -0.500       ; -0.075     ; 3.497      ;
; 3.856 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[1]    ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; -0.500       ; -0.075     ; 3.497      ;
; 3.856 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[2]    ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; -0.500       ; -0.075     ; 3.497      ;
; 3.856 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[3]    ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; -0.500       ; -0.075     ; 3.497      ;
; 3.856 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mACK      ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; -0.500       ; -0.075     ; 3.497      ;
; 3.856 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[4]    ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; -0.500       ; -0.075     ; 3.497      ;
; 3.856 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSCLK     ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; -0.500       ; -0.075     ; 3.497      ;
; 3.856 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSEN      ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; -0.500       ; -0.075     ; 3.497      ;
+-------+-------------------------------------------------------+-----------------------------------------------------------------------------------------+--------------+----------------------------------------------------------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                            ;
+------------+-----------------+----------------------------------------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                                                             ; Note ;
+------------+-----------------+----------------------------------------------------------------------------------------+------+
; 127.75 MHz ; 127.75 MHz      ; testbench:U1|DE2_LTM_Control:U5|div[0]                                                 ;      ;
; 210.48 MHz ; 210.48 MHz      ; Reloj                                                                                  ;      ;
; 254.45 MHz ; 254.45 MHz      ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ;      ;
+------------+-----------------+----------------------------------------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-----------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                                              ;
+----------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                  ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------------------------+--------+---------------+
; testbench:U1|DE2_LTM_Control:U5|div[0]                                                 ; -6.828 ; -491.121      ;
; Reloj                                                                                  ; -3.751 ; -522.776      ;
; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; -2.230 ; -66.010       ;
+----------------------------------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                                              ;
+----------------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                                  ; Slack ; End Point TNS ;
+----------------------------------------------------------------------------------------+-------+---------------+
; testbench:U1|DE2_LTM_Control:U5|div[0]                                                 ; 0.327 ; 0.000         ;
; Reloj                                                                                  ; 0.340 ; 0.000         ;
; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.354 ; 0.000         ;
+----------------------------------------------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                                                           ;
+----------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                  ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------------------------+--------+---------------+
; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; -3.176 ; -62.976       ;
; Reloj                                                                                  ; -2.459 ; -252.872      ;
; testbench:U1|DE2_LTM_Control:U5|div[0]                                                 ; -1.001 ; -65.994       ;
+----------------------------------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                                                           ;
+----------------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                                  ; Slack ; End Point TNS ;
+----------------------------------------------------------------------------------------+-------+---------------+
; testbench:U1|DE2_LTM_Control:U5|div[0]                                                 ; 0.866 ; 0.000         ;
; Reloj                                                                                  ; 2.502 ; 0.000         ;
; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 2.690 ; 0.000         ;
+----------------------------------------------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                                                ;
+----------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                  ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------------------------+--------+---------------+
; Reloj                                                                                  ; -3.000 ; -265.140      ;
; testbench:U1|DE2_LTM_Control:U5|div[0]                                                 ; -2.649 ; -241.438      ;
; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; -1.285 ; -48.830       ;
+----------------------------------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'testbench:U1|DE2_LTM_Control:U5|div[0]'                                                                                                                                                                                                                                                                                                              ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                ; To Node                                                            ; Launch Clock                           ; Latch Clock                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+
; -6.828 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a42~porta_address_reg0 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_G[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; -0.382     ; 7.445      ;
; -6.828 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a42~porta_address_reg0 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_G[2] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; -0.382     ; 7.445      ;
; -6.828 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a42~porta_address_reg0 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_G[3] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; -0.382     ; 7.445      ;
; -6.828 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a42~porta_address_reg0 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_G[4] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; -0.382     ; 7.445      ;
; -6.828 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a42~porta_address_reg0 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_G[5] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; -0.382     ; 7.445      ;
; -6.827 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a42~porta_address_reg0 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_G[1] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; -0.382     ; 7.444      ;
; -6.827 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a42~porta_address_reg0 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_G[6] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; -0.382     ; 7.444      ;
; -6.827 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a42~porta_address_reg0 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_G[7] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; -0.382     ; 7.444      ;
; -6.816 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a46~porta_address_reg0 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_G[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; -0.402     ; 7.413      ;
; -6.816 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a46~porta_address_reg0 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_G[2] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; -0.402     ; 7.413      ;
; -6.816 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a46~porta_address_reg0 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_G[3] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; -0.402     ; 7.413      ;
; -6.816 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a46~porta_address_reg0 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_G[4] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; -0.402     ; 7.413      ;
; -6.816 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a46~porta_address_reg0 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_G[5] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; -0.402     ; 7.413      ;
; -6.815 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a46~porta_address_reg0 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_G[1] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; -0.402     ; 7.412      ;
; -6.815 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a46~porta_address_reg0 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_G[6] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; -0.402     ; 7.412      ;
; -6.815 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a46~porta_address_reg0 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_G[7] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; -0.402     ; 7.412      ;
; -6.809 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a42~porta_address_reg0 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_B[5] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; -0.387     ; 7.421      ;
; -6.797 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a46~porta_address_reg0 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_B[5] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; -0.407     ; 7.389      ;
; -6.795 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a39~porta_address_reg0 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_G[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; -0.395     ; 7.399      ;
; -6.795 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a39~porta_address_reg0 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_G[2] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; -0.395     ; 7.399      ;
; -6.795 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a39~porta_address_reg0 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_G[3] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; -0.395     ; 7.399      ;
; -6.795 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a39~porta_address_reg0 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_G[4] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; -0.395     ; 7.399      ;
; -6.795 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a39~porta_address_reg0 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_G[5] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; -0.395     ; 7.399      ;
; -6.794 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a39~porta_address_reg0 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_G[1] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; -0.395     ; 7.398      ;
; -6.794 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a39~porta_address_reg0 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_G[6] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; -0.395     ; 7.398      ;
; -6.794 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a39~porta_address_reg0 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_G[7] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; -0.395     ; 7.398      ;
; -6.786 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a42~porta_address_reg0 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_B[2] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; -0.387     ; 7.398      ;
; -6.786 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a42~porta_address_reg0 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_B[7] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; -0.387     ; 7.398      ;
; -6.784 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a42~porta_address_reg0 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_B[3] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; -0.387     ; 7.396      ;
; -6.784 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a42~porta_address_reg0 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_B[6] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; -0.387     ; 7.396      ;
; -6.781 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a42~porta_address_reg0 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_B[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; -0.387     ; 7.393      ;
; -6.781 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a42~porta_address_reg0 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_B[1] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; -0.387     ; 7.393      ;
; -6.781 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a42~porta_address_reg0 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_B[4] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; -0.387     ; 7.393      ;
; -6.776 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a39~porta_address_reg0 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_B[5] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; -0.400     ; 7.375      ;
; -6.776 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a37~porta_address_reg0 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_G[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; -0.366     ; 7.409      ;
; -6.776 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a37~porta_address_reg0 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_G[2] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; -0.366     ; 7.409      ;
; -6.776 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a37~porta_address_reg0 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_G[3] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; -0.366     ; 7.409      ;
; -6.776 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a37~porta_address_reg0 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_G[4] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; -0.366     ; 7.409      ;
; -6.776 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a37~porta_address_reg0 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_G[5] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; -0.366     ; 7.409      ;
; -6.775 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a37~porta_address_reg0 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_G[1] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; -0.366     ; 7.408      ;
; -6.775 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a37~porta_address_reg0 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_G[6] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; -0.366     ; 7.408      ;
; -6.775 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a37~porta_address_reg0 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_G[7] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; -0.366     ; 7.408      ;
; -6.774 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a46~porta_address_reg0 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_B[2] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; -0.407     ; 7.366      ;
; -6.774 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a46~porta_address_reg0 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_B[7] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; -0.407     ; 7.366      ;
; -6.772 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a46~porta_address_reg0 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_B[3] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; -0.407     ; 7.364      ;
; -6.772 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a46~porta_address_reg0 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_B[6] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; -0.407     ; 7.364      ;
; -6.769 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a46~porta_address_reg0 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_B[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; -0.407     ; 7.361      ;
; -6.769 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a46~porta_address_reg0 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_B[1] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; -0.407     ; 7.361      ;
; -6.769 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a46~porta_address_reg0 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_B[4] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; -0.407     ; 7.361      ;
; -6.757 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a37~porta_address_reg0 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_B[5] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; -0.371     ; 7.385      ;
; -6.753 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a39~porta_address_reg0 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_B[2] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; -0.400     ; 7.352      ;
; -6.753 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a39~porta_address_reg0 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_B[7] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; -0.400     ; 7.352      ;
; -6.751 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a39~porta_address_reg0 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_B[3] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; -0.400     ; 7.350      ;
; -6.751 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a39~porta_address_reg0 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_B[6] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; -0.400     ; 7.350      ;
; -6.748 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a39~porta_address_reg0 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_B[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; -0.400     ; 7.347      ;
; -6.748 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a39~porta_address_reg0 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_B[1] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; -0.400     ; 7.347      ;
; -6.748 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a39~porta_address_reg0 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_B[4] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; -0.400     ; 7.347      ;
; -6.734 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a37~porta_address_reg0 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_B[2] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; -0.371     ; 7.362      ;
; -6.734 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a37~porta_address_reg0 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_B[7] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; -0.371     ; 7.362      ;
; -6.732 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a37~porta_address_reg0 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_B[3] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; -0.371     ; 7.360      ;
; -6.732 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a37~porta_address_reg0 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_B[6] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; -0.371     ; 7.360      ;
; -6.729 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a37~porta_address_reg0 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_B[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; -0.371     ; 7.357      ;
; -6.729 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a37~porta_address_reg0 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_B[1] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; -0.371     ; 7.357      ;
; -6.729 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a37~porta_address_reg0 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_B[4] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; -0.371     ; 7.357      ;
; -6.726 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a45~porta_address_reg0 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_G[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; -0.405     ; 7.320      ;
; -6.726 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a45~porta_address_reg0 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_G[2] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; -0.405     ; 7.320      ;
; -6.726 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a45~porta_address_reg0 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_G[3] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; -0.405     ; 7.320      ;
; -6.726 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a45~porta_address_reg0 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_G[4] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; -0.405     ; 7.320      ;
; -6.726 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a45~porta_address_reg0 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_G[5] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; -0.405     ; 7.320      ;
; -6.725 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a45~porta_address_reg0 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_G[1] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; -0.405     ; 7.319      ;
; -6.725 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a45~porta_address_reg0 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_G[6] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; -0.405     ; 7.319      ;
; -6.725 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a45~porta_address_reg0 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_G[7] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; -0.405     ; 7.319      ;
; -6.716 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a44~porta_address_reg0 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_G[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; -0.369     ; 7.346      ;
; -6.716 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a44~porta_address_reg0 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_G[2] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; -0.369     ; 7.346      ;
; -6.716 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a44~porta_address_reg0 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_G[3] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; -0.369     ; 7.346      ;
; -6.716 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a44~porta_address_reg0 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_G[4] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; -0.369     ; 7.346      ;
; -6.716 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a44~porta_address_reg0 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_G[5] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; -0.369     ; 7.346      ;
; -6.715 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a44~porta_address_reg0 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_G[1] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; -0.369     ; 7.345      ;
; -6.715 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a44~porta_address_reg0 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_G[6] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; -0.369     ; 7.345      ;
; -6.715 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a44~porta_address_reg0 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_G[7] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; -0.369     ; 7.345      ;
; -6.710 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a38~porta_address_reg0 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_G[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; -0.386     ; 7.323      ;
; -6.710 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a38~porta_address_reg0 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_G[2] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; -0.386     ; 7.323      ;
; -6.710 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a38~porta_address_reg0 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_G[3] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; -0.386     ; 7.323      ;
; -6.710 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a38~porta_address_reg0 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_G[4] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; -0.386     ; 7.323      ;
; -6.710 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a38~porta_address_reg0 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_G[5] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; -0.386     ; 7.323      ;
; -6.709 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a38~porta_address_reg0 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_G[1] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; -0.386     ; 7.322      ;
; -6.709 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a38~porta_address_reg0 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_G[6] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; -0.386     ; 7.322      ;
; -6.709 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a38~porta_address_reg0 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_G[7] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; -0.386     ; 7.322      ;
; -6.707 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a45~porta_address_reg0 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_B[5] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; -0.410     ; 7.296      ;
; -6.697 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a44~porta_address_reg0 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_B[5] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; -0.374     ; 7.322      ;
; -6.691 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a38~porta_address_reg0 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_B[5] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; -0.391     ; 7.299      ;
; -6.684 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a45~porta_address_reg0 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_B[2] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; -0.410     ; 7.273      ;
; -6.684 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a45~porta_address_reg0 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_B[7] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; -0.410     ; 7.273      ;
; -6.682 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a45~porta_address_reg0 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_B[3] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; -0.410     ; 7.271      ;
; -6.682 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a45~porta_address_reg0 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_B[6] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; -0.410     ; 7.271      ;
; -6.679 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a45~porta_address_reg0 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_B[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; -0.410     ; 7.268      ;
; -6.679 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a45~porta_address_reg0 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_B[1] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; -0.410     ; 7.268      ;
; -6.679 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a45~porta_address_reg0 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_B[4] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; -0.410     ; 7.268      ;
; -6.678 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a4~porta_address_reg0  ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_G[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; -0.369     ; 7.308      ;
; -6.678 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a4~porta_address_reg0  ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_G[2] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; -0.369     ; 7.308      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'Reloj'                                                                                                                                                                                                                                    ;
+--------+------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                      ; To Node                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.751 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[5]  ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; Reloj        ; Reloj       ; 1.000        ; -0.467     ; 4.283      ;
; -3.713 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[3]  ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; Reloj        ; Reloj       ; 1.000        ; -0.467     ; 4.245      ;
; -3.676 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[10] ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; Reloj        ; Reloj       ; 1.000        ; -0.467     ; 4.208      ;
; -3.668 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[12] ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; Reloj        ; Reloj       ; 1.000        ; -0.467     ; 4.200      ;
; -3.610 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|dclk_cnt[6]                              ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|mx_coordinate[5]                 ; Reloj        ; Reloj       ; 1.000        ; -0.465     ; 4.144      ;
; -3.578 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|dclk_cnt[1]                              ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|mx_coordinate[5]                 ; Reloj        ; Reloj       ; 1.000        ; -0.465     ; 4.112      ;
; -3.564 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[7]  ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; Reloj        ; Reloj       ; 1.000        ; -0.467     ; 4.096      ;
; -3.558 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|dclk_cnt[5]                              ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|mx_coordinate[5]                 ; Reloj        ; Reloj       ; 1.000        ; -0.465     ; 4.092      ;
; -3.547 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|dclk_cnt[2]                              ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|mx_coordinate[5]                 ; Reloj        ; Reloj       ; 1.000        ; -0.465     ; 4.081      ;
; -3.544 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[2]  ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; Reloj        ; Reloj       ; 1.000        ; -0.467     ; 4.076      ;
; -3.536 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[14] ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; Reloj        ; Reloj       ; 1.000        ; -0.467     ; 4.068      ;
; -3.452 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|dclk_cnt[12]                             ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|mx_coordinate[5]                 ; Reloj        ; Reloj       ; 1.000        ; -0.465     ; 3.986      ;
; -3.432 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[4]  ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; Reloj        ; Reloj       ; 1.000        ; -0.467     ; 3.964      ;
; -3.431 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[6]  ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; Reloj        ; Reloj       ; 1.000        ; -0.467     ; 3.963      ;
; -3.431 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|dclk_cnt[6]                              ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|oX_COORD[10]                     ; Reloj        ; Reloj       ; 1.000        ; -0.463     ; 3.967      ;
; -3.431 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|dclk_cnt[6]                              ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|oX_COORD[7]                      ; Reloj        ; Reloj       ; 1.000        ; -0.463     ; 3.967      ;
; -3.431 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|dclk_cnt[6]                              ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|oX_COORD[6]                      ; Reloj        ; Reloj       ; 1.000        ; -0.463     ; 3.967      ;
; -3.431 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|dclk_cnt[6]                              ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|oX_COORD[5]                      ; Reloj        ; Reloj       ; 1.000        ; -0.463     ; 3.967      ;
; -3.431 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|dclk_cnt[6]                              ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|oX_COORD[4]                      ; Reloj        ; Reloj       ; 1.000        ; -0.463     ; 3.967      ;
; -3.412 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|dclk_cnt[6]                              ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|oX_COORD[11]                     ; Reloj        ; Reloj       ; 1.000        ; -0.124     ; 4.287      ;
; -3.412 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|dclk_cnt[6]                              ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|oX_COORD[9]                      ; Reloj        ; Reloj       ; 1.000        ; -0.124     ; 4.287      ;
; -3.412 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|dclk_cnt[6]                              ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|oX_COORD[8]                      ; Reloj        ; Reloj       ; 1.000        ; -0.124     ; 4.287      ;
; -3.412 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|dclk_cnt[6]                              ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|oX_COORD[3]                      ; Reloj        ; Reloj       ; 1.000        ; -0.124     ; 4.287      ;
; -3.412 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|dclk_cnt[6]                              ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|oX_COORD[2]                      ; Reloj        ; Reloj       ; 1.000        ; -0.124     ; 4.287      ;
; -3.412 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|dclk_cnt[6]                              ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|oX_COORD[1]                      ; Reloj        ; Reloj       ; 1.000        ; -0.124     ; 4.287      ;
; -3.412 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|dclk_cnt[6]                              ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|oX_COORD[0]                      ; Reloj        ; Reloj       ; 1.000        ; -0.124     ; 4.287      ;
; -3.412 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|dclk_cnt[13]                             ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|mx_coordinate[5]                 ; Reloj        ; Reloj       ; 1.000        ; -0.465     ; 3.946      ;
; -3.408 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|dclk_cnt[6]                              ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|mx_coordinate[11]                ; Reloj        ; Reloj       ; 1.000        ; -0.463     ; 3.944      ;
; -3.408 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|dclk_cnt[6]                              ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|mx_coordinate[10]                ; Reloj        ; Reloj       ; 1.000        ; -0.463     ; 3.944      ;
; -3.408 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|dclk_cnt[6]                              ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|mx_coordinate[9]                 ; Reloj        ; Reloj       ; 1.000        ; -0.463     ; 3.944      ;
; -3.408 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|dclk_cnt[6]                              ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|mx_coordinate[8]                 ; Reloj        ; Reloj       ; 1.000        ; -0.463     ; 3.944      ;
; -3.408 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|dclk_cnt[6]                              ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|mx_coordinate[7]                 ; Reloj        ; Reloj       ; 1.000        ; -0.463     ; 3.944      ;
; -3.408 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|dclk_cnt[6]                              ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|mx_coordinate[6]                 ; Reloj        ; Reloj       ; 1.000        ; -0.463     ; 3.944      ;
; -3.408 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|dclk_cnt[6]                              ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|mx_coordinate[4]                 ; Reloj        ; Reloj       ; 1.000        ; -0.463     ; 3.944      ;
; -3.408 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|dclk_cnt[6]                              ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|mx_coordinate[3]                 ; Reloj        ; Reloj       ; 1.000        ; -0.463     ; 3.944      ;
; -3.408 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|dclk_cnt[6]                              ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|mx_coordinate[2]                 ; Reloj        ; Reloj       ; 1.000        ; -0.463     ; 3.944      ;
; -3.408 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|dclk_cnt[6]                              ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|mx_coordinate[1]                 ; Reloj        ; Reloj       ; 1.000        ; -0.463     ; 3.944      ;
; -3.408 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|dclk_cnt[6]                              ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|mx_coordinate[0]                 ; Reloj        ; Reloj       ; 1.000        ; -0.463     ; 3.944      ;
; -3.407 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|dclk_cnt[3]                              ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|mx_coordinate[5]                 ; Reloj        ; Reloj       ; 1.000        ; -0.465     ; 3.941      ;
; -3.399 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|dclk_cnt[1]                              ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|oX_COORD[10]                     ; Reloj        ; Reloj       ; 1.000        ; -0.463     ; 3.935      ;
; -3.399 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|dclk_cnt[1]                              ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|oX_COORD[7]                      ; Reloj        ; Reloj       ; 1.000        ; -0.463     ; 3.935      ;
; -3.399 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|dclk_cnt[1]                              ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|oX_COORD[6]                      ; Reloj        ; Reloj       ; 1.000        ; -0.463     ; 3.935      ;
; -3.399 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|dclk_cnt[1]                              ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|oX_COORD[5]                      ; Reloj        ; Reloj       ; 1.000        ; -0.463     ; 3.935      ;
; -3.399 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|dclk_cnt[1]                              ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|oX_COORD[4]                      ; Reloj        ; Reloj       ; 1.000        ; -0.463     ; 3.935      ;
; -3.380 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|dclk_cnt[1]                              ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|oX_COORD[11]                     ; Reloj        ; Reloj       ; 1.000        ; -0.124     ; 4.255      ;
; -3.380 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|dclk_cnt[1]                              ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|oX_COORD[9]                      ; Reloj        ; Reloj       ; 1.000        ; -0.124     ; 4.255      ;
; -3.380 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|dclk_cnt[1]                              ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|oX_COORD[8]                      ; Reloj        ; Reloj       ; 1.000        ; -0.124     ; 4.255      ;
; -3.380 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|dclk_cnt[1]                              ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|oX_COORD[3]                      ; Reloj        ; Reloj       ; 1.000        ; -0.124     ; 4.255      ;
; -3.380 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|dclk_cnt[1]                              ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|oX_COORD[2]                      ; Reloj        ; Reloj       ; 1.000        ; -0.124     ; 4.255      ;
; -3.380 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|dclk_cnt[1]                              ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|oX_COORD[1]                      ; Reloj        ; Reloj       ; 1.000        ; -0.124     ; 4.255      ;
; -3.380 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|dclk_cnt[1]                              ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|oX_COORD[0]                      ; Reloj        ; Reloj       ; 1.000        ; -0.124     ; 4.255      ;
; -3.379 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|dclk_cnt[5]                              ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|oX_COORD[10]                     ; Reloj        ; Reloj       ; 1.000        ; -0.463     ; 3.915      ;
; -3.379 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|dclk_cnt[5]                              ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|oX_COORD[7]                      ; Reloj        ; Reloj       ; 1.000        ; -0.463     ; 3.915      ;
; -3.379 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|dclk_cnt[5]                              ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|oX_COORD[6]                      ; Reloj        ; Reloj       ; 1.000        ; -0.463     ; 3.915      ;
; -3.379 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|dclk_cnt[5]                              ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|oX_COORD[5]                      ; Reloj        ; Reloj       ; 1.000        ; -0.463     ; 3.915      ;
; -3.379 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|dclk_cnt[5]                              ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|oX_COORD[4]                      ; Reloj        ; Reloj       ; 1.000        ; -0.463     ; 3.915      ;
; -3.376 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|dclk_cnt[1]                              ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|mx_coordinate[11]                ; Reloj        ; Reloj       ; 1.000        ; -0.463     ; 3.912      ;
; -3.376 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|dclk_cnt[1]                              ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|mx_coordinate[10]                ; Reloj        ; Reloj       ; 1.000        ; -0.463     ; 3.912      ;
; -3.376 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|dclk_cnt[1]                              ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|mx_coordinate[9]                 ; Reloj        ; Reloj       ; 1.000        ; -0.463     ; 3.912      ;
; -3.376 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|dclk_cnt[1]                              ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|mx_coordinate[8]                 ; Reloj        ; Reloj       ; 1.000        ; -0.463     ; 3.912      ;
; -3.376 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|dclk_cnt[1]                              ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|mx_coordinate[7]                 ; Reloj        ; Reloj       ; 1.000        ; -0.463     ; 3.912      ;
; -3.376 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|dclk_cnt[1]                              ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|mx_coordinate[6]                 ; Reloj        ; Reloj       ; 1.000        ; -0.463     ; 3.912      ;
; -3.376 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|dclk_cnt[1]                              ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|mx_coordinate[4]                 ; Reloj        ; Reloj       ; 1.000        ; -0.463     ; 3.912      ;
; -3.376 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|dclk_cnt[1]                              ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|mx_coordinate[3]                 ; Reloj        ; Reloj       ; 1.000        ; -0.463     ; 3.912      ;
; -3.376 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|dclk_cnt[1]                              ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|mx_coordinate[2]                 ; Reloj        ; Reloj       ; 1.000        ; -0.463     ; 3.912      ;
; -3.376 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|dclk_cnt[1]                              ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|mx_coordinate[1]                 ; Reloj        ; Reloj       ; 1.000        ; -0.463     ; 3.912      ;
; -3.376 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|dclk_cnt[1]                              ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|mx_coordinate[0]                 ; Reloj        ; Reloj       ; 1.000        ; -0.463     ; 3.912      ;
; -3.372 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|dclk_cnt[15]                             ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|mx_coordinate[5]                 ; Reloj        ; Reloj       ; 1.000        ; -0.465     ; 3.906      ;
; -3.368 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|dclk_cnt[2]                              ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|oX_COORD[10]                     ; Reloj        ; Reloj       ; 1.000        ; -0.463     ; 3.904      ;
; -3.368 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|dclk_cnt[2]                              ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|oX_COORD[7]                      ; Reloj        ; Reloj       ; 1.000        ; -0.463     ; 3.904      ;
; -3.368 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|dclk_cnt[2]                              ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|oX_COORD[6]                      ; Reloj        ; Reloj       ; 1.000        ; -0.463     ; 3.904      ;
; -3.368 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|dclk_cnt[2]                              ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|oX_COORD[5]                      ; Reloj        ; Reloj       ; 1.000        ; -0.463     ; 3.904      ;
; -3.368 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|dclk_cnt[2]                              ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|oX_COORD[4]                      ; Reloj        ; Reloj       ; 1.000        ; -0.463     ; 3.904      ;
; -3.361 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|dclk_cnt[8]                              ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|mx_coordinate[5]                 ; Reloj        ; Reloj       ; 1.000        ; -0.465     ; 3.895      ;
; -3.360 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|dclk_cnt[5]                              ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|oX_COORD[11]                     ; Reloj        ; Reloj       ; 1.000        ; -0.124     ; 4.235      ;
; -3.360 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|dclk_cnt[5]                              ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|oX_COORD[9]                      ; Reloj        ; Reloj       ; 1.000        ; -0.124     ; 4.235      ;
; -3.360 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|dclk_cnt[5]                              ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|oX_COORD[8]                      ; Reloj        ; Reloj       ; 1.000        ; -0.124     ; 4.235      ;
; -3.360 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|dclk_cnt[5]                              ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|oX_COORD[3]                      ; Reloj        ; Reloj       ; 1.000        ; -0.124     ; 4.235      ;
; -3.360 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|dclk_cnt[5]                              ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|oX_COORD[2]                      ; Reloj        ; Reloj       ; 1.000        ; -0.124     ; 4.235      ;
; -3.360 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|dclk_cnt[5]                              ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|oX_COORD[1]                      ; Reloj        ; Reloj       ; 1.000        ; -0.124     ; 4.235      ;
; -3.360 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|dclk_cnt[5]                              ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|oX_COORD[0]                      ; Reloj        ; Reloj       ; 1.000        ; -0.124     ; 4.235      ;
; -3.356 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|dclk_cnt[5]                              ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|mx_coordinate[11]                ; Reloj        ; Reloj       ; 1.000        ; -0.463     ; 3.892      ;
; -3.356 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|dclk_cnt[5]                              ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|mx_coordinate[10]                ; Reloj        ; Reloj       ; 1.000        ; -0.463     ; 3.892      ;
; -3.356 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|dclk_cnt[5]                              ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|mx_coordinate[9]                 ; Reloj        ; Reloj       ; 1.000        ; -0.463     ; 3.892      ;
; -3.356 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|dclk_cnt[5]                              ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|mx_coordinate[8]                 ; Reloj        ; Reloj       ; 1.000        ; -0.463     ; 3.892      ;
; -3.356 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|dclk_cnt[5]                              ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|mx_coordinate[7]                 ; Reloj        ; Reloj       ; 1.000        ; -0.463     ; 3.892      ;
; -3.356 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|dclk_cnt[5]                              ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|mx_coordinate[6]                 ; Reloj        ; Reloj       ; 1.000        ; -0.463     ; 3.892      ;
; -3.356 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|dclk_cnt[5]                              ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|mx_coordinate[4]                 ; Reloj        ; Reloj       ; 1.000        ; -0.463     ; 3.892      ;
; -3.356 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|dclk_cnt[5]                              ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|mx_coordinate[3]                 ; Reloj        ; Reloj       ; 1.000        ; -0.463     ; 3.892      ;
; -3.356 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|dclk_cnt[5]                              ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|mx_coordinate[2]                 ; Reloj        ; Reloj       ; 1.000        ; -0.463     ; 3.892      ;
; -3.356 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|dclk_cnt[5]                              ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|mx_coordinate[1]                 ; Reloj        ; Reloj       ; 1.000        ; -0.463     ; 3.892      ;
; -3.356 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|dclk_cnt[5]                              ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|mx_coordinate[0]                 ; Reloj        ; Reloj       ; 1.000        ; -0.463     ; 3.892      ;
; -3.352 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|dclk_cnt[10]                             ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|mx_coordinate[5]                 ; Reloj        ; Reloj       ; 1.000        ; -0.465     ; 3.886      ;
; -3.349 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[9]  ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; Reloj        ; Reloj       ; 1.000        ; -0.467     ; 3.881      ;
; -3.349 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[13] ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; Reloj        ; Reloj       ; 1.000        ; -0.467     ; 3.881      ;
; -3.349 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|dclk_cnt[2]                              ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|oX_COORD[11]                     ; Reloj        ; Reloj       ; 1.000        ; -0.124     ; 4.224      ;
; -3.349 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|dclk_cnt[2]                              ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|oX_COORD[9]                      ; Reloj        ; Reloj       ; 1.000        ; -0.124     ; 4.224      ;
; -3.349 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|dclk_cnt[2]                              ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|oX_COORD[8]                      ; Reloj        ; Reloj       ; 1.000        ; -0.124     ; 4.224      ;
; -3.349 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|dclk_cnt[2]                              ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|oX_COORD[3]                      ; Reloj        ; Reloj       ; 1.000        ; -0.124     ; 4.224      ;
; -3.349 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|dclk_cnt[2]                              ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|oX_COORD[2]                      ; Reloj        ; Reloj       ; 1.000        ; -0.124     ; 4.224      ;
+--------+------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK'                                                                                                                                                                                                                                                                                            ;
+--------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                            ; To Node                                                                              ; Launch Clock                                                                           ; Latch Clock                                                                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+--------------+------------+------------+
; -2.230 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[4]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[5]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.072     ; 3.157      ;
; -2.230 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[4]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[3]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.072     ; 3.157      ;
; -2.230 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[4]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[1]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.072     ; 3.157      ;
; -2.230 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[4]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[0]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.072     ; 3.157      ;
; -2.230 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[4]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[2]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.072     ; 3.157      ;
; -2.230 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[4]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[4]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.072     ; 3.157      ;
; -2.218 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[5]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[5]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.072     ; 3.145      ;
; -2.218 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[5]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[3]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.072     ; 3.145      ;
; -2.218 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[5]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[1]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.072     ; 3.145      ;
; -2.218 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[5]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[0]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.072     ; 3.145      ;
; -2.218 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[5]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[2]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.072     ; 3.145      ;
; -2.218 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[5]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[4]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.072     ; 3.145      ;
; -2.216 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[4]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|m3wire_data[12]                 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.071     ; 3.144      ;
; -2.204 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[5]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|m3wire_data[12]                 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.071     ; 3.132      ;
; -2.196 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[4]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|m3wire_data[10]                 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.072     ; 3.123      ;
; -2.196 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[4]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|m3wire_data[8]                  ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.072     ; 3.123      ;
; -2.196 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[4]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|m3wire_data[2]                  ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.072     ; 3.123      ;
; -2.189 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[4]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|m3wire_data[11]                 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.072     ; 3.116      ;
; -2.184 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[5]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|m3wire_data[10]                 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.072     ; 3.111      ;
; -2.184 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[5]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|m3wire_data[8]                  ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.072     ; 3.111      ;
; -2.184 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[5]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|m3wire_data[2]                  ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.072     ; 3.111      ;
; -2.177 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[5]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|m3wire_data[11]                 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.072     ; 3.104      ;
; -2.101 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[2]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[5]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.072     ; 3.028      ;
; -2.101 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[2]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[3]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.072     ; 3.028      ;
; -2.101 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[2]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[1]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.072     ; 3.028      ;
; -2.101 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[2]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[0]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.072     ; 3.028      ;
; -2.101 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[2]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[2]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.072     ; 3.028      ;
; -2.101 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[2]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[4]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.072     ; 3.028      ;
; -2.087 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[2]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|m3wire_data[12]                 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.071     ; 3.015      ;
; -2.067 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[2]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|m3wire_data[10]                 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.072     ; 2.994      ;
; -2.067 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[2]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|m3wire_data[8]                  ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.072     ; 2.994      ;
; -2.067 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[2]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|m3wire_data[2]                  ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.072     ; 2.994      ;
; -2.060 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[2]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|m3wire_data[11]                 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.072     ; 2.987      ;
; -1.985 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[3]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[5]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.072     ; 2.912      ;
; -1.985 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[3]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[3]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.072     ; 2.912      ;
; -1.985 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[3]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[1]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.072     ; 2.912      ;
; -1.985 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[3]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[0]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.072     ; 2.912      ;
; -1.985 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[3]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[2]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.072     ; 2.912      ;
; -1.985 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[3]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[4]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.072     ; 2.912      ;
; -1.971 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[3]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|m3wire_data[12]                 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.071     ; 2.899      ;
; -1.960 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[4]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|m3wire_data[14]                 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.070     ; 2.889      ;
; -1.960 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[4]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|m3wire_data[15]                 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.070     ; 2.889      ;
; -1.960 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[4]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|m3wire_data[3]                  ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.070     ; 2.889      ;
; -1.960 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[4]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|m3wire_data[1]                  ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.070     ; 2.889      ;
; -1.960 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[4]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|m3wire_data[0]                  ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.070     ; 2.889      ;
; -1.960 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[4]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|m3wire_data[7]                  ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.070     ; 2.889      ;
; -1.960 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[4]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|m3wire_data[5]                  ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.070     ; 2.889      ;
; -1.960 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[4]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|m3wire_data[4]                  ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.070     ; 2.889      ;
; -1.960 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[4]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|m3wire_data[6]                  ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.070     ; 2.889      ;
; -1.951 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[3]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|m3wire_data[10]                 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.072     ; 2.878      ;
; -1.951 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[3]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|m3wire_data[8]                  ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.072     ; 2.878      ;
; -1.951 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[3]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|m3wire_data[2]                  ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.072     ; 2.878      ;
; -1.948 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[5]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|m3wire_data[14]                 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.070     ; 2.877      ;
; -1.948 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[5]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|m3wire_data[15]                 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.070     ; 2.877      ;
; -1.948 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[5]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|m3wire_data[3]                  ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.070     ; 2.877      ;
; -1.948 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[5]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|m3wire_data[1]                  ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.070     ; 2.877      ;
; -1.948 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[5]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|m3wire_data[0]                  ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.070     ; 2.877      ;
; -1.948 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[5]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|m3wire_data[7]                  ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.070     ; 2.877      ;
; -1.948 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[5]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|m3wire_data[5]                  ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.070     ; 2.877      ;
; -1.948 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[5]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|m3wire_data[4]                  ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.070     ; 2.877      ;
; -1.948 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[5]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|m3wire_data[6]                  ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.070     ; 2.877      ;
; -1.944 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[3]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|m3wire_data[11]                 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.072     ; 2.871      ;
; -1.913 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|msetup_st.0010                  ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|m3wire_data[12]                 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.065     ; 2.847      ;
; -1.893 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|msetup_st.0010                  ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|m3wire_data[10]                 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.066     ; 2.826      ;
; -1.893 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|msetup_st.0010                  ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|m3wire_data[8]                  ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.066     ; 2.826      ;
; -1.893 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|msetup_st.0010                  ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|m3wire_data[2]                  ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.066     ; 2.826      ;
; -1.886 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|msetup_st.0010                  ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|m3wire_data[11]                 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.066     ; 2.819      ;
; -1.831 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[2]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|m3wire_data[14]                 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.070     ; 2.760      ;
; -1.831 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[2]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|m3wire_data[15]                 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.070     ; 2.760      ;
; -1.831 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[2]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|m3wire_data[3]                  ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.070     ; 2.760      ;
; -1.831 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[2]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|m3wire_data[1]                  ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.070     ; 2.760      ;
; -1.831 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[2]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|m3wire_data[0]                  ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.070     ; 2.760      ;
; -1.831 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[2]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|m3wire_data[7]                  ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.070     ; 2.760      ;
; -1.831 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[2]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|m3wire_data[5]                  ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.070     ; 2.760      ;
; -1.831 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[2]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|m3wire_data[4]                  ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.070     ; 2.760      ;
; -1.831 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[2]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|m3wire_data[6]                  ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.070     ; 2.760      ;
; -1.806 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[4]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|m3wire_data[13]                 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; 0.309      ; 3.114      ;
; -1.803 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[1]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|m3wire_data[15]                 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.070     ; 2.732      ;
; -1.794 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[5]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|m3wire_data[13]                 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; 0.309      ; 3.102      ;
; -1.771 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[1] ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSDATA ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; 0.306      ; 3.076      ;
; -1.751 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[1]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|m3wire_data[10]                 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.072     ; 2.678      ;
; -1.715 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[3]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|m3wire_data[14]                 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.070     ; 2.644      ;
; -1.715 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[3]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|m3wire_data[15]                 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.070     ; 2.644      ;
; -1.715 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[3]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|m3wire_data[3]                  ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.070     ; 2.644      ;
; -1.715 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[3]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|m3wire_data[1]                  ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.070     ; 2.644      ;
; -1.715 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[3]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|m3wire_data[0]                  ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.070     ; 2.644      ;
; -1.715 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[3]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|m3wire_data[7]                  ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.070     ; 2.644      ;
; -1.715 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[3]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|m3wire_data[5]                  ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.070     ; 2.644      ;
; -1.715 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[3]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|m3wire_data[4]                  ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.070     ; 2.644      ;
; -1.715 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[3]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|m3wire_data[6]                  ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.070     ; 2.644      ;
; -1.705 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[0] ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSDATA ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; 0.306      ; 3.010      ;
; -1.677 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[2]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|m3wire_data[13]                 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; 0.309      ; 2.985      ;
; -1.657 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|msetup_st.0010                  ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|m3wire_data[14]                 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.064     ; 2.592      ;
; -1.657 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|msetup_st.0010                  ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|m3wire_data[15]                 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.064     ; 2.592      ;
; -1.657 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|msetup_st.0010                  ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|m3wire_data[3]                  ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.064     ; 2.592      ;
; -1.657 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|msetup_st.0010                  ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|m3wire_data[1]                  ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.064     ; 2.592      ;
; -1.657 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|msetup_st.0010                  ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|m3wire_data[0]                  ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.064     ; 2.592      ;
; -1.657 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|msetup_st.0010                  ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|m3wire_data[7]                  ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.064     ; 2.592      ;
; -1.657 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|msetup_st.0010                  ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|m3wire_data[5]                  ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.064     ; 2.592      ;
; -1.657 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|msetup_st.0010                  ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|m3wire_data[4]                  ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.064     ; 2.592      ;
+--------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'testbench:U1|DE2_LTM_Control:U5|div[0]'                                                                                                                                                                                                                                                                                                                    ;
+-------+--------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                ; To Node                                                                                                                                                                  ; Launch Clock                           ; Latch Clock                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+
; 0.327 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[1]  ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a38~porta_address_reg0 ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.387      ; 0.915      ;
; 0.354 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[12] ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[12]                                                                                                 ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[14] ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[14]                                                                                                 ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[16] ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[16]                                                                                                 ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[17] ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[17]                                                                                                 ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[18] ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[18]                                                                                                 ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[15] ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[15]                                                                                                 ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[13] ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[13]                                                                                                 ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[0]  ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[0]                                                                                                  ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[7]  ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[7]                                                                                                  ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[8]  ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[8]                                                                                                  ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[6]  ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[6]                                                                                                  ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[9]  ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[9]                                                                                                  ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[3]  ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[3]                                                                                                  ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[2]  ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[2]                                                                                                  ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[1]  ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[1]                                                                                                  ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[4]  ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[4]                                                                                                  ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[5]  ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[5]                                                                                                  ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[10] ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[10]                                                                                                 ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[11] ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[11]                                                                                                 ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.381 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|mvd             ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oVD                                                                                                             ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.073      ; 0.625      ;
; 0.545 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[10] ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a46~porta_address_reg0 ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.399      ; 1.145      ;
; 0.581 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[11] ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a46~porta_address_reg0 ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.400      ; 1.182      ;
; 0.600 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|x_cnt[2]        ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|x_cnt[2]                                                                                                        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.072      ; 0.843      ;
; 0.602 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|x_cnt[1]        ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|x_cnt[1]                                                                                                        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.072      ; 0.845      ;
; 0.605 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[12] ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a46~porta_address_reg0 ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.400      ; 1.206      ;
; 0.606 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|y_cnt[5]        ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|y_cnt[5]                                                                                                        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.073      ; 0.850      ;
; 0.606 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|x_cnt[3]        ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|x_cnt[3]                                                                                                        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.072      ; 0.849      ;
; 0.607 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|y_cnt[4]        ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|y_cnt[4]                                                                                                        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.073      ; 0.851      ;
; 0.609 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|y_cnt[7]        ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|y_cnt[7]                                                                                                        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.073      ; 0.853      ;
; 0.610 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|x_cnt[7]        ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|x_cnt[7]                                                                                                        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.072      ; 0.853      ;
; 0.611 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|y_cnt[6]        ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|y_cnt[6]                                                                                                        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.073      ; 0.855      ;
; 0.612 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|x_cnt[6]        ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|x_cnt[6]                                                                                                        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.072      ; 0.855      ;
; 0.618 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[3]  ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a3~porta_address_reg0  ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.396      ; 1.215      ;
; 0.619 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|x_cnt[8]        ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|x_cnt[8]                                                                                                        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.072      ; 0.862      ;
; 0.619 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|x_cnt[4]        ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|x_cnt[4]                                                                                                        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.072      ; 0.862      ;
; 0.621 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|x_cnt[9]        ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|x_cnt[9]                                                                                                        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.072      ; 0.864      ;
; 0.623 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|y_cnt[8]        ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|y_cnt[8]                                                                                                        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.073      ; 0.867      ;
; 0.625 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|x_cnt[0]        ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|x_cnt[0]                                                                                                        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.072      ; 0.868      ;
; 0.632 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[8]  ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a36~porta_address_reg0 ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.384      ; 1.217      ;
; 0.633 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[0]  ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a0~porta_address_reg0  ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.390      ; 1.224      ;
; 0.640 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[3]  ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a32~porta_address_reg0 ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.371      ; 1.212      ;
; 0.644 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[2]  ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a36~porta_address_reg0 ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.380      ; 1.225      ;
; 0.649 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[5]  ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a38~porta_address_reg0 ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.387      ; 1.237      ;
; 0.651 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[0]  ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a2~porta_address_reg0  ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.394      ; 1.246      ;
; 0.661 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[2]  ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a14~porta_address_reg0 ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.371      ; 1.233      ;
; 0.686 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[12] ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a1~porta_address_reg0  ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.396      ; 1.283      ;
; 0.689 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[7]  ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a33~porta_address_reg0 ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.380      ; 1.270      ;
; 0.693 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[12] ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a3~porta_address_reg0  ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.393      ; 1.287      ;
; 0.693 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[9]  ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a1~porta_address_reg0  ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.396      ; 1.290      ;
; 0.693 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[7]  ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a14~porta_address_reg0 ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.375      ; 1.269      ;
; 0.694 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[7]  ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a36~porta_address_reg0 ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.384      ; 1.279      ;
; 0.696 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[12] ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a2~porta_address_reg0  ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.391      ; 1.288      ;
; 0.701 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[5]  ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a1~porta_address_reg0  ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.399      ; 1.301      ;
; 0.708 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[9]  ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a36~porta_address_reg0 ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.381      ; 1.290      ;
; 0.709 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[7]  ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a1~porta_address_reg0  ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.399      ; 1.309      ;
; 0.711 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|y_cnt[9]        ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|y_cnt[9]                                                                                                        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.073      ; 0.955      ;
; 0.734 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[7]  ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a32~porta_address_reg0 ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.371      ; 1.306      ;
; 0.738 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|mhd             ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oHD                                                                                                             ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.072      ; 0.981      ;
; 0.739 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[9]  ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a33~porta_address_reg0 ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.377      ; 1.317      ;
; 0.741 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|y_cnt[1]        ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|y_cnt[1]                                                                                                        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.073      ; 0.985      ;
; 0.745 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[7]  ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a3~porta_address_reg0  ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.396      ; 1.342      ;
; 0.751 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[5]  ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a2~porta_address_reg0  ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.394      ; 1.346      ;
; 0.755 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[5]  ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a3~porta_address_reg0  ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.396      ; 1.352      ;
; 0.810 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[1]  ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a6~porta_address_reg0  ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.400      ; 1.411      ;
; 0.811 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[8]  ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a45~porta_address_reg0 ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.406      ; 1.418      ;
; 0.834 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[1]  ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a2~porta_address_reg0  ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.394      ; 1.429      ;
; 0.837 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[1]  ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a1~porta_address_reg0  ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.399      ; 1.437      ;
; 0.839 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[1]  ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a3~porta_address_reg0  ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.396      ; 1.436      ;
; 0.842 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[11] ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a6~porta_address_reg0  ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.397      ; 1.440      ;
; 0.847 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[5]  ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a36~porta_address_reg0 ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.384      ; 1.432      ;
; 0.847 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[6]  ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a41~porta_address_reg0 ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.387      ; 1.435      ;
; 0.852 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|x_cnt[10]       ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|x_cnt[10]                                                                                                       ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.072      ; 1.095      ;
; 0.859 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[8]  ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a1~porta_address_reg0  ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.399      ; 1.459      ;
; 0.860 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[3]  ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a1~porta_address_reg0  ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.399      ; 1.460      ;
; 0.861 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[11] ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a39~porta_address_reg0 ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.393      ; 1.455      ;
; 0.861 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[12] ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a45~porta_address_reg0 ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.403      ; 1.465      ;
; 0.865 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[5]  ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a33~porta_address_reg0 ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.380      ; 1.446      ;
; 0.867 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[11] ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a1~porta_address_reg0  ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.396      ; 1.464      ;
; 0.873 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[11] ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a16~porta_address_reg0 ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.389      ; 1.463      ;
; 0.883 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[1]  ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a32~porta_address_reg0 ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.371      ; 1.455      ;
; 0.888 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|x_cnt[2]        ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|x_cnt[3]                                                                                                        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.072      ; 1.131      ;
; 0.889 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[1]  ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a33~porta_address_reg0 ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.380      ; 1.470      ;
; 0.889 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|x_cnt[1]        ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|x_cnt[2]                                                                                                        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.072      ; 1.132      ;
; 0.889 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|y_cnt[0]        ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|y_cnt[1]                                                                                                        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.073      ; 1.133      ;
; 0.892 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|y_cnt[5]        ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|y_cnt[6]                                                                                                        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.073      ; 1.136      ;
; 0.892 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|x_cnt[3]        ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|x_cnt[4]                                                                                                        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.072      ; 1.135      ;
; 0.894 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|x_cnt[0]        ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|x_cnt[1]                                                                                                        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.072      ; 1.137      ;
; 0.895 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|y_cnt[4]        ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|y_cnt[5]                                                                                                        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.073      ; 1.139      ;
; 0.896 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[0]  ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a1~porta_address_reg0  ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.399      ; 1.496      ;
; 0.896 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|y_cnt[7]        ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|y_cnt[8]                                                                                                        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.073      ; 1.140      ;
; 0.897 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[5]  ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a0~porta_address_reg0  ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.390      ; 1.488      ;
; 0.897 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|y_cnt[3]        ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|y_cnt[4]                                                                                                        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.073      ; 1.141      ;
; 0.897 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|x_cnt[5]        ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|x_cnt[6]                                                                                                        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.072      ; 1.140      ;
; 0.897 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|x_cnt[7]        ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|x_cnt[8]                                                                                                        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.072      ; 1.140      ;
; 0.899 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[8]  ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a3~porta_address_reg0  ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.396      ; 1.496      ;
; 0.899 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|y_cnt[6]        ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|y_cnt[7]                                                                                                        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.073      ; 1.143      ;
; 0.899 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|x_cnt[2]        ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|x_cnt[4]                                                                                                        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.072      ; 1.142      ;
; 0.900 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|x_cnt[6]        ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|x_cnt[7]                                                                                                        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.072      ; 1.143      ;
; 0.900 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|y_cnt[2]        ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|y_cnt[4]                                                                                                        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.073      ; 1.144      ;
+-------+--------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'Reloj'                                                                                                                                                                                                                                            ;
+-------+------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                      ; To Node                                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.340 ; testbench:U1|DE2_LTM_Control:U5|touch_irq_detector:u5|touch_en_clr                             ; testbench:U1|DE2_LTM_Control:U5|touch_irq_detector:u5|touch_en_clr                             ; Reloj        ; Reloj       ; 0.000        ; 0.086      ; 0.597      ;
; 0.340 ; testbench:U1|DE2_LTM_Control:U5|touch_irq_detector:u5|touch_en                                 ; testbench:U1|DE2_LTM_Control:U5|touch_irq_detector:u5|touch_en                                 ; Reloj        ; Reloj       ; 0.000        ; 0.086      ; 0.597      ;
; 0.340 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|mdclk                                    ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|mdclk                                    ; Reloj        ; Reloj       ; 0.000        ; 0.086      ; 0.597      ;
; 0.340 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|y_coordinate_config                      ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|y_coordinate_config                      ; Reloj        ; Reloj       ; 0.000        ; 0.086      ; 0.597      ;
; 0.350 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|spi_ctrl_cnt[6]                          ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|spi_ctrl_cnt[6]                          ; Reloj        ; Reloj       ; 0.000        ; 0.087      ; 0.608      ;
; 0.353 ; testbench:U1|Codificador:U3|cuenta_sig[1]                                                      ; testbench:U1|Codificador:U3|cuenta_sig[1]                                                      ; Reloj        ; Reloj       ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; testbench:U1|Codificador:U3|cuenta_sig[0]                                                      ; testbench:U1|Codificador:U3|cuenta_sig[0]                                                      ; Reloj        ; Reloj       ; 0.000        ; 0.073      ; 0.597      ;
; 0.354 ; testbench:U1|Codificador:U3|cuenta_sig[3]                                                      ; testbench:U1|Codificador:U3|cuenta_sig[3]                                                      ; Reloj        ; Reloj       ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; testbench:U1|Codificador:U3|cuenta_sig[2]                                                      ; testbench:U1|Codificador:U3|cuenta_sig[2]                                                      ; Reloj        ; Reloj       ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; testbench:U1|control_velocidad:U2|cuenta[0]                                                    ; testbench:U1|control_velocidad:U2|cuenta[0]                                                    ; Reloj        ; Reloj       ; 0.000        ; 0.072      ; 0.597      ;
; 0.355 ; testbench:U1|control_velocidad:U2|ESTADO.S1                                                    ; testbench:U1|control_velocidad:U2|ESTADO.S1                                                    ; Reloj        ; Reloj       ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; testbench:U1|control_velocidad:U2|ESTADO.S2_MENOS                                              ; testbench:U1|control_velocidad:U2|ESTADO.S2_MENOS                                              ; Reloj        ; Reloj       ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; testbench:U1|control_velocidad:U2|ESTADO.S2_MAS                                                ; testbench:U1|control_velocidad:U2|ESTADO.S2_MAS                                                ; Reloj        ; Reloj       ; 0.000        ; 0.071      ; 0.597      ;
; 0.356 ; control_motor:U2|Estado_actual~14                                                              ; control_motor:U2|Estado_actual~14                                                              ; Reloj        ; Reloj       ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; control_motor:U2|Estado_actual~13                                                              ; control_motor:U2|Estado_actual~13                                                              ; Reloj        ; Reloj       ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; control_motor:U2|Estado_actual~12                                                              ; control_motor:U2|Estado_actual~12                                                              ; Reloj        ; Reloj       ; 0.000        ; 0.070      ; 0.597      ;
; 0.373 ; testbench:U1|control_velocidad:U2|cuentador[25]                                                ; testbench:U1|control_velocidad:U2|cuentador[25]                                                ; Reloj        ; Reloj       ; 0.000        ; 0.085      ; 0.629      ;
; 0.382 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|my_coordinate[7]                         ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|my_coordinate[8]                         ; Reloj        ; Reloj       ; 0.000        ; 0.086      ; 0.639      ;
; 0.384 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|d2_PENIRQ_n                              ; testbench:U1|DE2_LTM_Control:U5|touch_irq_detector:u5|touch_en                                 ; Reloj        ; Reloj       ; 0.000        ; 0.086      ; 0.641      ;
; 0.385 ; testbench:U1|DE2_LTM_Control:U5|touch_irq_detector:u5|touch_delay_cnt[24]                      ; testbench:U1|DE2_LTM_Control:U5|touch_irq_detector:u5|touch_delay_cnt[24]                      ; Reloj        ; Reloj       ; 0.000        ; 0.087      ; 0.643      ;
; 0.387 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|my_coordinate[5]                         ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|my_coordinate[6]                         ; Reloj        ; Reloj       ; 0.000        ; 0.086      ; 0.644      ;
; 0.388 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|my_coordinate[4]                         ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|my_coordinate[5]                         ; Reloj        ; Reloj       ; 0.000        ; 0.086      ; 0.645      ;
; 0.389 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|my_coordinate[8]                         ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|my_coordinate[9]                         ; Reloj        ; Reloj       ; 0.000        ; 0.086      ; 0.646      ;
; 0.389 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|my_coordinate[1]                         ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|my_coordinate[2]                         ; Reloj        ; Reloj       ; 0.000        ; 0.086      ; 0.646      ;
; 0.391 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|my_coordinate[0]                         ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|my_coordinate[1]                         ; Reloj        ; Reloj       ; 0.000        ; 0.086      ; 0.648      ;
; 0.395 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|mdata_in[3]                              ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|mdata_in[4]                              ; Reloj        ; Reloj       ; 0.000        ; 0.072      ; 0.638      ;
; 0.396 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|mdata_in[6]                              ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|mdata_in[7]                              ; Reloj        ; Reloj       ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|mdata_in[1]                              ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|mdata_in[2]                              ; Reloj        ; Reloj       ; 0.000        ; 0.072      ; 0.639      ;
; 0.397 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|mdata_in[2]                              ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|mdata_in[3]                              ; Reloj        ; Reloj       ; 0.000        ; 0.072      ; 0.640      ;
; 0.398 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|mdata_in[4]                              ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|mdata_in[5]                              ; Reloj        ; Reloj       ; 0.000        ; 0.072      ; 0.641      ;
; 0.402 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|mx_coordinate[7]                         ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|oX_COORD[7]                              ; Reloj        ; Reloj       ; 0.000        ; 0.072      ; 0.645      ;
; 0.403 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|mx_coordinate[7]                         ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|mx_coordinate[8]                         ; Reloj        ; Reloj       ; 0.000        ; 0.072      ; 0.646      ;
; 0.403 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|mx_coordinate[6]                         ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|oX_COORD[6]                              ; Reloj        ; Reloj       ; 0.000        ; 0.072      ; 0.646      ;
; 0.403 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|mx_coordinate[6]                         ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|mx_coordinate[7]                         ; Reloj        ; Reloj       ; 0.000        ; 0.072      ; 0.646      ;
; 0.406 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|Cont[21]                                        ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|Cont[21]                                        ; Reloj        ; Reloj       ; 0.000        ; 0.073      ; 0.650      ;
; 0.407 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|spi_ctrl_cnt[0]                          ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|spi_ctrl_cnt[1]                          ; Reloj        ; Reloj       ; 0.000        ; 0.087      ; 0.665      ;
; 0.416 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|mx_coordinate[8]                         ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|mx_coordinate[9]                         ; Reloj        ; Reloj       ; 0.000        ; 0.072      ; 0.659      ;
; 0.417 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|mx_coordinate[9]                         ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|mx_coordinate[10]                        ; Reloj        ; Reloj       ; 0.000        ; 0.072      ; 0.660      ;
; 0.418 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|mx_coordinate[3]                         ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|mx_coordinate[4]                         ; Reloj        ; Reloj       ; 0.000        ; 0.072      ; 0.661      ;
; 0.497 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|dclk_cnt[4]                              ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|dclk_cnt[5]                              ; Reloj        ; Reloj       ; 0.000        ; 0.467      ; 1.135      ;
; 0.498 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|my_coordinate[11]                        ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|oY_COORD[11]                             ; Reloj        ; Reloj       ; 0.000        ; 0.120      ; 0.789      ;
; 0.508 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|dclk_cnt[4]                              ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|dclk_cnt[6]                              ; Reloj        ; Reloj       ; 0.000        ; 0.467      ; 1.146      ;
; 0.524 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|mx_coordinate[8]                         ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|oX_COORD[8]                              ; Reloj        ; Reloj       ; 0.000        ; 0.424      ; 1.119      ;
; 0.528 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|my_coordinate[3]                         ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|my_coordinate[4]                         ; Reloj        ; Reloj       ; 0.000        ; 0.086      ; 0.785      ;
; 0.534 ; testbench:U1|control_velocidad:U2|cuentador[14]                                                ; testbench:U1|control_velocidad:U2|cuentador[15]                                                ; Reloj        ; Reloj       ; 0.000        ; 0.430      ; 1.135      ;
; 0.541 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|my_coordinate[6]                         ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|my_coordinate[7]                         ; Reloj        ; Reloj       ; 0.000        ; 0.086      ; 0.798      ;
; 0.542 ; testbench:U1|Codificador:U3|Q_ahora[5]                                                         ; testbench:U1|Codificador:U3|Q_antes_estado.S3                                                  ; Reloj        ; Reloj       ; 0.000        ; 0.069      ; 0.782      ;
; 0.542 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|my_coordinate[9]                         ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|my_coordinate[10]                        ; Reloj        ; Reloj       ; 0.000        ; 0.086      ; 0.799      ;
; 0.545 ; testbench:U1|control_velocidad:U2|cuentador[14]                                                ; testbench:U1|control_velocidad:U2|cuentador[16]                                                ; Reloj        ; Reloj       ; 0.000        ; 0.430      ; 1.146      ;
; 0.557 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|mx_coordinate[10]                        ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|oX_COORD[10]                             ; Reloj        ; Reloj       ; 0.000        ; 0.072      ; 0.800      ;
; 0.557 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|mx_coordinate[10]                        ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|mx_coordinate[11]                        ; Reloj        ; Reloj       ; 0.000        ; 0.072      ; 0.800      ;
; 0.557 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|mx_coordinate[4]                         ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|oX_COORD[4]                              ; Reloj        ; Reloj       ; 0.000        ; 0.072      ; 0.800      ;
; 0.564 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|mx_coordinate[4]                         ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|mx_coordinate[5]                         ; Reloj        ; Reloj       ; 0.000        ; 0.070      ; 0.805      ;
; 0.565 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[1]  ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[1]  ; Reloj        ; Reloj       ; 0.000        ; 0.088      ; 0.824      ;
; 0.569 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|mx_coordinate[2]                         ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|mx_coordinate[3]                         ; Reloj        ; Reloj       ; 0.000        ; 0.072      ; 0.812      ;
; 0.569 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|mx_coordinate[0]                         ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|mx_coordinate[1]                         ; Reloj        ; Reloj       ; 0.000        ; 0.072      ; 0.812      ;
; 0.570 ; testbench:U1|DE2_LTM_Control:U5|touch_irq_detector:u5|touch_delay_cnt[9]                       ; testbench:U1|DE2_LTM_Control:U5|touch_irq_detector:u5|touch_delay_cnt[9]                       ; Reloj        ; Reloj       ; 0.000        ; 0.086      ; 0.827      ;
; 0.570 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|mx_coordinate[1]                         ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|mx_coordinate[2]                         ; Reloj        ; Reloj       ; 0.000        ; 0.072      ; 0.813      ;
; 0.571 ; testbench:U1|DE2_LTM_Control:U5|touch_irq_detector:u5|touch_delay_cnt[7]                       ; testbench:U1|DE2_LTM_Control:U5|touch_irq_detector:u5|touch_delay_cnt[7]                       ; Reloj        ; Reloj       ; 0.000        ; 0.086      ; 0.828      ;
; 0.571 ; testbench:U1|DE2_LTM_Control:U5|touch_irq_detector:u5|touch_delay_cnt[11]                      ; testbench:U1|DE2_LTM_Control:U5|touch_irq_detector:u5|touch_delay_cnt[11]                      ; Reloj        ; Reloj       ; 0.000        ; 0.086      ; 0.828      ;
; 0.571 ; testbench:U1|DE2_LTM_Control:U5|touch_irq_detector:u5|touch_delay_cnt[15]                      ; testbench:U1|DE2_LTM_Control:U5|touch_irq_detector:u5|touch_delay_cnt[15]                      ; Reloj        ; Reloj       ; 0.000        ; 0.087      ; 0.829      ;
; 0.571 ; testbench:U1|DE2_LTM_Control:U5|touch_irq_detector:u5|touch_delay_cnt[17]                      ; testbench:U1|DE2_LTM_Control:U5|touch_irq_detector:u5|touch_delay_cnt[17]                      ; Reloj        ; Reloj       ; 0.000        ; 0.087      ; 0.829      ;
; 0.572 ; testbench:U1|DE2_LTM_Control:U5|touch_irq_detector:u5|touch_delay_cnt[1]                       ; testbench:U1|DE2_LTM_Control:U5|touch_irq_detector:u5|touch_delay_cnt[1]                       ; Reloj        ; Reloj       ; 0.000        ; 0.086      ; 0.829      ;
; 0.572 ; testbench:U1|DE2_LTM_Control:U5|touch_irq_detector:u5|touch_delay_cnt[13]                      ; testbench:U1|DE2_LTM_Control:U5|touch_irq_detector:u5|touch_delay_cnt[13]                      ; Reloj        ; Reloj       ; 0.000        ; 0.087      ; 0.830      ;
; 0.572 ; testbench:U1|DE2_LTM_Control:U5|touch_irq_detector:u5|touch_delay_cnt[23]                      ; testbench:U1|DE2_LTM_Control:U5|touch_irq_detector:u5|touch_delay_cnt[23]                      ; Reloj        ; Reloj       ; 0.000        ; 0.087      ; 0.830      ;
; 0.572 ; testbench:U1|control_velocidad:U2|cuentador[16]                                                ; testbench:U1|control_velocidad:U2|cuentador[16]                                                ; Reloj        ; Reloj       ; 0.000        ; 0.085      ; 0.828      ;
; 0.573 ; testbench:U1|DE2_LTM_Control:U5|touch_irq_detector:u5|touch_delay_cnt[18]                      ; testbench:U1|DE2_LTM_Control:U5|touch_irq_detector:u5|touch_delay_cnt[18]                      ; Reloj        ; Reloj       ; 0.000        ; 0.087      ; 0.831      ;
; 0.574 ; testbench:U1|DE2_LTM_Control:U5|touch_irq_detector:u5|touch_delay_cnt[2]                       ; testbench:U1|DE2_LTM_Control:U5|touch_irq_detector:u5|touch_delay_cnt[2]                       ; Reloj        ; Reloj       ; 0.000        ; 0.086      ; 0.831      ;
; 0.574 ; testbench:U1|DE2_LTM_Control:U5|touch_irq_detector:u5|touch_delay_cnt[12]                      ; testbench:U1|DE2_LTM_Control:U5|touch_irq_detector:u5|touch_delay_cnt[12]                      ; Reloj        ; Reloj       ; 0.000        ; 0.087      ; 0.832      ;
; 0.575 ; testbench:U1|control_velocidad:U2|cuentador[24]                                                ; testbench:U1|control_velocidad:U2|cuentador[24]                                                ; Reloj        ; Reloj       ; 0.000        ; 0.085      ; 0.831      ;
; 0.575 ; testbench:U1|DE2_LTM_Control:U5|touch_irq_detector:u5|touch_delay_cnt[5]                       ; testbench:U1|DE2_LTM_Control:U5|touch_irq_detector:u5|touch_delay_cnt[5]                       ; Reloj        ; Reloj       ; 0.000        ; 0.086      ; 0.832      ;
; 0.575 ; testbench:U1|DE2_LTM_Control:U5|touch_irq_detector:u5|touch_delay_cnt[10]                      ; testbench:U1|DE2_LTM_Control:U5|touch_irq_detector:u5|touch_delay_cnt[10]                      ; Reloj        ; Reloj       ; 0.000        ; 0.086      ; 0.832      ;
; 0.575 ; testbench:U1|DE2_LTM_Control:U5|touch_irq_detector:u5|touch_delay_cnt[14]                      ; testbench:U1|DE2_LTM_Control:U5|touch_irq_detector:u5|touch_delay_cnt[14]                      ; Reloj        ; Reloj       ; 0.000        ; 0.087      ; 0.833      ;
; 0.575 ; testbench:U1|DE2_LTM_Control:U5|touch_irq_detector:u5|touch_delay_cnt[19]                      ; testbench:U1|DE2_LTM_Control:U5|touch_irq_detector:u5|touch_delay_cnt[19]                      ; Reloj        ; Reloj       ; 0.000        ; 0.087      ; 0.833      ;
; 0.575 ; testbench:U1|DE2_LTM_Control:U5|touch_irq_detector:u5|touch_delay_cnt[21]                      ; testbench:U1|DE2_LTM_Control:U5|touch_irq_detector:u5|touch_delay_cnt[21]                      ; Reloj        ; Reloj       ; 0.000        ; 0.087      ; 0.833      ;
; 0.576 ; testbench:U1|control_velocidad:U2|cuentador[19]                                                ; testbench:U1|control_velocidad:U2|cuentador[19]                                                ; Reloj        ; Reloj       ; 0.000        ; 0.085      ; 0.832      ;
; 0.576 ; testbench:U1|DE2_LTM_Control:U5|touch_irq_detector:u5|touch_delay_cnt[8]                       ; testbench:U1|DE2_LTM_Control:U5|touch_irq_detector:u5|touch_delay_cnt[8]                       ; Reloj        ; Reloj       ; 0.000        ; 0.086      ; 0.833      ;
; 0.576 ; testbench:U1|DE2_LTM_Control:U5|touch_irq_detector:u5|touch_delay_cnt[3]                       ; testbench:U1|DE2_LTM_Control:U5|touch_irq_detector:u5|touch_delay_cnt[3]                       ; Reloj        ; Reloj       ; 0.000        ; 0.086      ; 0.833      ;
; 0.576 ; testbench:U1|DE2_LTM_Control:U5|touch_irq_detector:u5|touch_delay_cnt[16]                      ; testbench:U1|DE2_LTM_Control:U5|touch_irq_detector:u5|touch_delay_cnt[16]                      ; Reloj        ; Reloj       ; 0.000        ; 0.087      ; 0.834      ;
; 0.577 ; testbench:U1|control_velocidad:U2|cuentador[20]                                                ; testbench:U1|control_velocidad:U2|cuentador[20]                                                ; Reloj        ; Reloj       ; 0.000        ; 0.085      ; 0.833      ;
; 0.577 ; testbench:U1|control_velocidad:U2|cuentador[22]                                                ; testbench:U1|control_velocidad:U2|cuentador[22]                                                ; Reloj        ; Reloj       ; 0.000        ; 0.085      ; 0.833      ;
; 0.577 ; testbench:U1|DE2_LTM_Control:U5|touch_irq_detector:u5|touch_delay_cnt[4]                       ; testbench:U1|DE2_LTM_Control:U5|touch_irq_detector:u5|touch_delay_cnt[4]                       ; Reloj        ; Reloj       ; 0.000        ; 0.086      ; 0.834      ;
; 0.577 ; testbench:U1|DE2_LTM_Control:U5|touch_irq_detector:u5|touch_delay_cnt[20]                      ; testbench:U1|DE2_LTM_Control:U5|touch_irq_detector:u5|touch_delay_cnt[20]                      ; Reloj        ; Reloj       ; 0.000        ; 0.087      ; 0.835      ;
; 0.578 ; testbench:U1|control_velocidad:U2|cuentador[17]                                                ; testbench:U1|control_velocidad:U2|cuentador[17]                                                ; Reloj        ; Reloj       ; 0.000        ; 0.085      ; 0.834      ;
; 0.579 ; testbench:U1|control_velocidad:U2|cuentador[21]                                                ; testbench:U1|control_velocidad:U2|cuentador[21]                                                ; Reloj        ; Reloj       ; 0.000        ; 0.085      ; 0.835      ;
; 0.583 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[3]  ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[3]  ; Reloj        ; Reloj       ; 0.000        ; 0.088      ; 0.842      ;
; 0.583 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[5]  ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[5]  ; Reloj        ; Reloj       ; 0.000        ; 0.088      ; 0.842      ;
; 0.583 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[13] ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[13] ; Reloj        ; Reloj       ; 0.000        ; 0.088      ; 0.842      ;
; 0.584 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[15] ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[15] ; Reloj        ; Reloj       ; 0.000        ; 0.088      ; 0.843      ;
; 0.584 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[11] ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[11] ; Reloj        ; Reloj       ; 0.000        ; 0.088      ; 0.843      ;
; 0.584 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|dclk_cnt[3]                              ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|dclk_cnt[3]                              ; Reloj        ; Reloj       ; 0.000        ; 0.087      ; 0.842      ;
; 0.584 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|dclk_cnt[13]                             ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|dclk_cnt[13]                             ; Reloj        ; Reloj       ; 0.000        ; 0.087      ; 0.842      ;
; 0.584 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|Cont[6]                                         ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|Cont[6]                                         ; Reloj        ; Reloj       ; 0.000        ; 0.073      ; 0.828      ;
; 0.584 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|dclk_cnt[5]                              ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|dclk_cnt[5]                              ; Reloj        ; Reloj       ; 0.000        ; 0.087      ; 0.842      ;
; 0.585 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[6]  ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[6]  ; Reloj        ; Reloj       ; 0.000        ; 0.088      ; 0.844      ;
; 0.585 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|spi_ctrl_cnt[5]                          ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|spi_ctrl_cnt[5]                          ; Reloj        ; Reloj       ; 0.000        ; 0.087      ; 0.843      ;
; 0.585 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|dclk_cnt[15]                             ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|dclk_cnt[15]                             ; Reloj        ; Reloj       ; 0.000        ; 0.087      ; 0.843      ;
; 0.585 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|dclk_cnt[11]                             ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|dclk_cnt[11]                             ; Reloj        ; Reloj       ; 0.000        ; 0.087      ; 0.843      ;
; 0.586 ; testbench:U1|control_velocidad:U2|cuentador[8]                                                 ; testbench:U1|control_velocidad:U2|cuentador[8]                                                 ; Reloj        ; Reloj       ; 0.000        ; 0.071      ; 0.828      ;
; 0.586 ; testbench:U1|control_velocidad:U2|cuentador[10]                                                ; testbench:U1|control_velocidad:U2|cuentador[10]                                                ; Reloj        ; Reloj       ; 0.000        ; 0.071      ; 0.828      ;
+-------+------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK'                                                                                                                                                                                                                                                                                               ;
+-------+--------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                            ; To Node                                                                                 ; Launch Clock                                                                           ; Latch Clock                                                                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.354 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|m3wire_str                      ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|m3wire_str                         ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|msetup_st.0011                  ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|msetup_st.0011                     ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.072      ; 0.597      ;
; 0.355 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSCLK  ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSCLK     ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.071      ; 0.597      ;
; 0.365 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[0]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[0]                       ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.072      ; 0.608      ;
; 0.382 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|msetup_st.0000                  ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|msetup_st.0001                     ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.072      ; 0.625      ;
; 0.385 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[5]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[5]                       ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.072      ; 0.628      ;
; 0.548 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|msetup_st.0001                  ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|msetup_st.0010                     ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.072      ; 0.791      ;
; 0.598 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|msetup_st.0011                  ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|msetup_st.0100                     ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.072      ; 0.841      ;
; 0.602 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|msetup_st.0010                  ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|msetup_st.0011                     ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.072      ; 0.845      ;
; 0.620 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[4]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[4]                       ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.072      ; 0.863      ;
; 0.622 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[1] ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[1]    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.071      ; 0.864      ;
; 0.623 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[3] ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[3]    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.071      ; 0.865      ;
; 0.625 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[2] ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[2]    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.071      ; 0.867      ;
; 0.634 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[2]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[2]                       ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.072      ; 0.877      ;
; 0.635 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[4] ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[4]    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.071      ; 0.877      ;
; 0.637 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[3]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[3]                       ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.072      ; 0.880      ;
; 0.640 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[1]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[1]                       ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.072      ; 0.883      ;
; 0.644 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[0] ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[0]    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.071      ; 0.886      ;
; 0.657 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|msetup_st.0100                  ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|msetup_st.0000                     ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.072      ; 0.900      ;
; 0.666 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[4] ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSCLK     ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.071      ; 0.908      ;
; 0.733 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[4]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|m3wire_data[13]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.469      ; 1.373      ;
; 0.738 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[3]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|m3wire_data[11]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.072      ; 0.981      ;
; 0.772 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[4]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|m3wire_data[2]                     ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.072      ; 1.015      ;
; 0.808 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[4]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|m3wire_data[12]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.073      ; 1.052      ;
; 0.828 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[4]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|m3wire_data[11]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.072      ; 1.071      ;
; 0.846 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mACK   ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mACK      ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.071      ; 1.088      ;
; 0.851 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[2]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|m3wire_data[11]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.072      ; 1.094      ;
; 0.862 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|m3wire_str                      ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSDATA~en ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; -0.500       ; 0.442      ; 0.995      ;
; 0.863 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[3]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|m3wire_data[4]                     ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.074      ; 1.108      ;
; 0.906 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[4]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[5]                       ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.072      ; 1.149      ;
; 0.909 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[1] ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[2]    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.071      ; 1.151      ;
; 0.909 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[3] ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[4]    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.071      ; 1.151      ;
; 0.911 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[0] ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[1]    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.071      ; 1.153      ;
; 0.912 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[3] ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSDATA    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.463      ; 1.546      ;
; 0.913 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[1]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[2]                       ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.072      ; 1.156      ;
; 0.913 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[2] ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[3]    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.071      ; 1.155      ;
; 0.920 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[2]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[3]                       ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.072      ; 1.163      ;
; 0.922 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[1]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|m3wire_data[13]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.469      ; 1.562      ;
; 0.922 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[0] ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[2]    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.071      ; 1.164      ;
; 0.924 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|msetup_st.0011                  ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|msetup_st.0000                     ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.072      ; 1.167      ;
; 0.924 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[1]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[3]                       ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.072      ; 1.167      ;
; 0.924 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[2] ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[4]    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.071      ; 1.166      ;
; 0.925 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[3]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[4]                       ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.072      ; 1.168      ;
; 0.936 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[3]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[5]                       ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.072      ; 1.179      ;
; 0.943 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSCLK  ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSEN      ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.071      ; 1.185      ;
; 0.948 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[3]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|o3WIRE_BUSY_n                      ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.455      ; 1.574      ;
; 0.962 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[4]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|m3wire_data[0]                     ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.074      ; 1.207      ;
; 0.962 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[4]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|m3wire_data[5]                     ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.074      ; 1.207      ;
; 0.963 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[4]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|m3wire_data[7]                     ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.074      ; 1.208      ;
; 0.965 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[4]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|m3wire_data[14]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.074      ; 1.210      ;
; 0.965 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[2] ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSDATA    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.463      ; 1.599      ;
; 0.966 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[4]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|m3wire_data[3]                     ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.074      ; 1.211      ;
; 0.969 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[4]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|m3wire_data[4]                     ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.074      ; 1.214      ;
; 0.969 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[0] ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSCLK     ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.071      ; 1.211      ;
; 0.972 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[4]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|m3wire_data[1]                     ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.074      ; 1.217      ;
; 0.986 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[0]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[1]                       ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.072      ; 1.229      ;
; 0.986 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[4] ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mACK      ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.071      ; 1.228      ;
; 1.008 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[1] ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[3]    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.071      ; 1.250      ;
; 1.014 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[1]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|m3wire_data[11]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.072      ; 1.257      ;
; 1.015 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[0]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|m3wire_data[13]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.469      ; 1.655      ;
; 1.019 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[2]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[4]                       ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.072      ; 1.262      ;
; 1.019 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[1] ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[4]    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.071      ; 1.261      ;
; 1.021 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[0] ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[3]    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.071      ; 1.263      ;
; 1.023 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[1]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[4]                       ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.072      ; 1.266      ;
; 1.030 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[2]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[5]                       ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.072      ; 1.273      ;
; 1.032 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[0] ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[4]    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.071      ; 1.274      ;
; 1.034 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[1]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[5]                       ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.072      ; 1.277      ;
; 1.035 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[3]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|m3wire_data[12]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.073      ; 1.279      ;
; 1.039 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[2]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|m3wire_data[0]                     ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.074      ; 1.284      ;
; 1.044 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[2]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|m3wire_data[1]                     ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.074      ; 1.289      ;
; 1.060 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[2]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|o3WIRE_BUSY_n                      ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.455      ; 1.686      ;
; 1.064 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[2]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|m3wire_data[12]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.073      ; 1.308      ;
; 1.068 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[3]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|m3wire_data[0]                     ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.074      ; 1.313      ;
; 1.070 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[0]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|m3wire_data[3]                     ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.074      ; 1.315      ;
; 1.073 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[3]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|m3wire_data[1]                     ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.074      ; 1.318      ;
; 1.080 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[2]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|m3wire_data[4]                     ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.074      ; 1.325      ;
; 1.080 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[2] ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSCLK     ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.071      ; 1.322      ;
; 1.083 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[3]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|m3wire_data[8]                     ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.072      ; 1.326      ;
; 1.087 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[3]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|m3wire_data[2]                     ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.072      ; 1.330      ;
; 1.090 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|m3wire_str                      ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSCLK     ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; -0.500       ; 0.097      ; 0.878      ;
; 1.090 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|m3wire_str                      ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSEN      ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; -0.500       ; 0.097      ; 0.878      ;
; 1.090 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|m3wire_str                      ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mACK      ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; -0.500       ; 0.097      ; 0.878      ;
; 1.099 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[0]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|m3wire_data[5]                     ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.074      ; 1.344      ;
; 1.102 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[3]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|m3wire_data[13]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.469      ; 1.742      ;
; 1.120 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[4]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|m3wire_data[6]                     ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.074      ; 1.365      ;
; 1.124 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[1] ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSDATA    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.463      ; 1.758      ;
; 1.128 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[5]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|o3WIRE_BUSY_n                      ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.455      ; 1.754      ;
; 1.139 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|msetup_st.0011                  ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|m3wire_str                         ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.072      ; 1.382      ;
; 1.140 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[2]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|m3wire_data[13]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.469      ; 1.780      ;
; 1.151 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[3]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|m3wire_data[5]                     ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.074      ; 1.396      ;
; 1.158 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[4]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|o3WIRE_BUSY_n                      ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.455      ; 1.784      ;
; 1.160 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[4] ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSEN      ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.071      ; 1.402      ;
; 1.165 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSEN   ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSEN      ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.071      ; 1.407      ;
; 1.172 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|m3wire_data[8]                  ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSDATA    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; -0.500       ; 0.483      ; 1.346      ;
; 1.184 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[4]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|m3wire_data[8]                     ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.072      ; 1.427      ;
; 1.199 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[2]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|m3wire_data[2]                     ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.072      ; 1.442      ;
; 1.216 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|m3wire_data[2]                  ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSDATA    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; -0.500       ; 0.483      ; 1.390      ;
; 1.241 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[2]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|m3wire_data[5]                     ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.074      ; 1.486      ;
; 1.254 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[3]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|m3wire_data[3]                     ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.074      ; 1.499      ;
; 1.257 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[0]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[2]                       ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.072      ; 1.500      ;
+-------+--------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK'                                                                                                                                                                                   ;
+--------+-------------------------------------------------------+-----------------------------------------------------------------------------------------+--------------+----------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                             ; To Node                                                                                 ; Launch Clock ; Latch Clock                                                                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------+-----------------------------------------------------------------------------------------+--------------+----------------------------------------------------------------------------------------+--------------+------------+------------+
; -3.176 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[0]    ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.500        ; -0.342     ; 3.323      ;
; -3.176 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[1]    ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.500        ; -0.342     ; 3.323      ;
; -3.176 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[2]    ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.500        ; -0.342     ; 3.323      ;
; -3.176 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[3]    ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.500        ; -0.342     ; 3.323      ;
; -3.176 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mACK      ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.500        ; -0.342     ; 3.323      ;
; -3.176 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[4]    ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.500        ; -0.342     ; 3.323      ;
; -3.176 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSCLK     ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.500        ; -0.342     ; 3.323      ;
; -3.176 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSEN      ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.500        ; -0.342     ; 3.323      ;
; -2.845 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSDATA~en ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.500        ; -0.010     ; 3.324      ;
; -2.700 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|msetup_st.0000                     ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.365     ; 3.324      ;
; -2.700 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|msetup_st.0001                     ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.365     ; 3.324      ;
; -2.700 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|msetup_st.0010                     ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.365     ; 3.324      ;
; -2.700 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|msetup_st.0011                     ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.365     ; 3.324      ;
; -2.700 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|msetup_st.0100                     ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.365     ; 3.324      ;
; -2.700 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[0]                       ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.359     ; 3.330      ;
; -2.700 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[1]                       ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.359     ; 3.330      ;
; -2.700 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[2]                       ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.359     ; 3.330      ;
; -2.700 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[3]                       ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.359     ; 3.330      ;
; -2.700 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[4]                       ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.359     ; 3.330      ;
; -2.700 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[5]                       ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.359     ; 3.330      ;
; -2.700 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|m3wire_str                         ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.365     ; 3.324      ;
; -2.323 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|o3WIRE_BUSY_n                      ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; 0.009      ; 3.321      ;
+--------+-------------------------------------------------------+-----------------------------------------------------------------------------------------+--------------+----------------------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'Reloj'                                                                                                                                                                                                ;
+--------+-------------------------------------------------------+------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                             ; To Node                                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------+------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.459 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK         ; Reloj        ; Reloj       ; 1.000        ; -0.121     ; 3.337      ;
; -2.405 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|mdata_in[7]                              ; Reloj        ; Reloj       ; 1.000        ; -0.111     ; 3.293      ;
; -2.405 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|mdata_in[6]                              ; Reloj        ; Reloj       ; 1.000        ; -0.111     ; 3.293      ;
; -2.405 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|mdata_in[5]                              ; Reloj        ; Reloj       ; 1.000        ; -0.111     ; 3.293      ;
; -2.405 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|mdata_in[4]                              ; Reloj        ; Reloj       ; 1.000        ; -0.111     ; 3.293      ;
; -2.405 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|mdata_in[3]                              ; Reloj        ; Reloj       ; 1.000        ; -0.111     ; 3.293      ;
; -2.405 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|mdata_in[2]                              ; Reloj        ; Reloj       ; 1.000        ; -0.111     ; 3.293      ;
; -2.405 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|oX_COORD[10]                             ; Reloj        ; Reloj       ; 1.000        ; -0.117     ; 3.287      ;
; -2.405 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|mx_coordinate[11]                        ; Reloj        ; Reloj       ; 1.000        ; -0.117     ; 3.287      ;
; -2.405 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|mx_coordinate[10]                        ; Reloj        ; Reloj       ; 1.000        ; -0.117     ; 3.287      ;
; -2.405 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|mx_coordinate[9]                         ; Reloj        ; Reloj       ; 1.000        ; -0.117     ; 3.287      ;
; -2.405 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|mx_coordinate[8]                         ; Reloj        ; Reloj       ; 1.000        ; -0.117     ; 3.287      ;
; -2.405 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|oX_COORD[7]                              ; Reloj        ; Reloj       ; 1.000        ; -0.117     ; 3.287      ;
; -2.405 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|oX_COORD[6]                              ; Reloj        ; Reloj       ; 1.000        ; -0.117     ; 3.287      ;
; -2.405 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|mx_coordinate[7]                         ; Reloj        ; Reloj       ; 1.000        ; -0.117     ; 3.287      ;
; -2.405 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|mx_coordinate[6]                         ; Reloj        ; Reloj       ; 1.000        ; -0.117     ; 3.287      ;
; -2.405 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|oX_COORD[5]                              ; Reloj        ; Reloj       ; 1.000        ; -0.117     ; 3.287      ;
; -2.405 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|mx_coordinate[5]                         ; Reloj        ; Reloj       ; 1.000        ; -0.119     ; 3.285      ;
; -2.405 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|oX_COORD[4]                              ; Reloj        ; Reloj       ; 1.000        ; -0.117     ; 3.287      ;
; -2.405 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|mx_coordinate[4]                         ; Reloj        ; Reloj       ; 1.000        ; -0.117     ; 3.287      ;
; -2.405 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|mx_coordinate[3]                         ; Reloj        ; Reloj       ; 1.000        ; -0.117     ; 3.287      ;
; -2.405 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|mx_coordinate[2]                         ; Reloj        ; Reloj       ; 1.000        ; -0.117     ; 3.287      ;
; -2.405 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|mx_coordinate[1]                         ; Reloj        ; Reloj       ; 1.000        ; -0.117     ; 3.287      ;
; -2.405 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|mx_coordinate[0]                         ; Reloj        ; Reloj       ; 1.000        ; -0.117     ; 3.287      ;
; -2.405 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|mdata_in[1]                              ; Reloj        ; Reloj       ; 1.000        ; -0.111     ; 3.293      ;
; -2.405 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|dclk_cnt[4]                              ; Reloj        ; Reloj       ; 1.000        ; -0.121     ; 3.283      ;
; -2.080 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[0]  ; Reloj        ; Reloj       ; 1.000        ; 0.258      ; 3.337      ;
; -2.080 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[1]  ; Reloj        ; Reloj       ; 1.000        ; 0.258      ; 3.337      ;
; -2.080 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[2]  ; Reloj        ; Reloj       ; 1.000        ; 0.258      ; 3.337      ;
; -2.080 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[3]  ; Reloj        ; Reloj       ; 1.000        ; 0.258      ; 3.337      ;
; -2.080 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[4]  ; Reloj        ; Reloj       ; 1.000        ; 0.258      ; 3.337      ;
; -2.080 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[5]  ; Reloj        ; Reloj       ; 1.000        ; 0.258      ; 3.337      ;
; -2.080 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[6]  ; Reloj        ; Reloj       ; 1.000        ; 0.258      ; 3.337      ;
; -2.080 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[7]  ; Reloj        ; Reloj       ; 1.000        ; 0.258      ; 3.337      ;
; -2.080 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[8]  ; Reloj        ; Reloj       ; 1.000        ; 0.258      ; 3.337      ;
; -2.080 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[9]  ; Reloj        ; Reloj       ; 1.000        ; 0.258      ; 3.337      ;
; -2.080 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[10] ; Reloj        ; Reloj       ; 1.000        ; 0.258      ; 3.337      ;
; -2.080 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[11] ; Reloj        ; Reloj       ; 1.000        ; 0.258      ; 3.337      ;
; -2.080 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[12] ; Reloj        ; Reloj       ; 1.000        ; 0.258      ; 3.337      ;
; -2.080 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[13] ; Reloj        ; Reloj       ; 1.000        ; 0.258      ; 3.337      ;
; -2.080 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[14] ; Reloj        ; Reloj       ; 1.000        ; 0.258      ; 3.337      ;
; -2.080 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[15] ; Reloj        ; Reloj       ; 1.000        ; 0.258      ; 3.337      ;
; -2.063 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|oX_COORD[11]                             ; Reloj        ; Reloj       ; 1.000        ; 0.222      ; 3.284      ;
; -2.063 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|oX_COORD[9]                              ; Reloj        ; Reloj       ; 1.000        ; 0.222      ; 3.284      ;
; -2.063 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|oX_COORD[8]                              ; Reloj        ; Reloj       ; 1.000        ; 0.222      ; 3.284      ;
; -2.063 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|oX_COORD[3]                              ; Reloj        ; Reloj       ; 1.000        ; 0.222      ; 3.284      ;
; -2.063 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|oX_COORD[2]                              ; Reloj        ; Reloj       ; 1.000        ; 0.222      ; 3.284      ;
; -2.063 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|oX_COORD[1]                              ; Reloj        ; Reloj       ; 1.000        ; 0.222      ; 3.284      ;
; -2.063 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|oX_COORD[0]                              ; Reloj        ; Reloj       ; 1.000        ; 0.222      ; 3.284      ;
; -2.059 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|touch_irq_detector:u5|touch_en_clr                             ; Reloj        ; Reloj       ; 1.000        ; 0.235      ; 3.293      ;
; -2.059 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|touch_irq_detector:u5|touch_en                                 ; Reloj        ; Reloj       ; 1.000        ; 0.235      ; 3.293      ;
; -2.059 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|mdclk                                    ; Reloj        ; Reloj       ; 1.000        ; 0.235      ; 3.293      ;
; -2.059 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|y_coordinate_config                      ; Reloj        ; Reloj       ; 1.000        ; 0.235      ; 3.293      ;
; -2.059 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|transmit_en                              ; Reloj        ; Reloj       ; 1.000        ; 0.235      ; 3.293      ;
; -2.059 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|d2_PENIRQ_n                              ; Reloj        ; Reloj       ; 1.000        ; 0.235      ; 3.293      ;
; -2.059 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|d1_PENIRQ_n                              ; Reloj        ; Reloj       ; 1.000        ; 0.235      ; 3.293      ;
; -2.050 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|my_coordinate[11]                        ; Reloj        ; Reloj       ; 1.000        ; 0.240      ; 3.289      ;
; -2.050 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|my_coordinate[10]                        ; Reloj        ; Reloj       ; 1.000        ; 0.240      ; 3.289      ;
; -2.050 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|my_coordinate[9]                         ; Reloj        ; Reloj       ; 1.000        ; 0.240      ; 3.289      ;
; -2.050 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|my_coordinate[8]                         ; Reloj        ; Reloj       ; 1.000        ; 0.240      ; 3.289      ;
; -2.050 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|my_coordinate[7]                         ; Reloj        ; Reloj       ; 1.000        ; 0.240      ; 3.289      ;
; -2.050 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|my_coordinate[6]                         ; Reloj        ; Reloj       ; 1.000        ; 0.240      ; 3.289      ;
; -2.050 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|my_coordinate[5]                         ; Reloj        ; Reloj       ; 1.000        ; 0.240      ; 3.289      ;
; -2.050 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|my_coordinate[4]                         ; Reloj        ; Reloj       ; 1.000        ; 0.240      ; 3.289      ;
; -2.050 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|my_coordinate[3]                         ; Reloj        ; Reloj       ; 1.000        ; 0.240      ; 3.289      ;
; -2.050 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|my_coordinate[2]                         ; Reloj        ; Reloj       ; 1.000        ; 0.240      ; 3.289      ;
; -2.050 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|my_coordinate[1]                         ; Reloj        ; Reloj       ; 1.000        ; 0.240      ; 3.289      ;
; -2.050 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|my_coordinate[0]                         ; Reloj        ; Reloj       ; 1.000        ; 0.240      ; 3.289      ;
; -2.037 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|touch_irq_detector:u5|touch_delay_cnt[8]                       ; Reloj        ; Reloj       ; 1.000        ; 0.250      ; 3.286      ;
; -2.037 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|touch_irq_detector:u5|touch_delay_cnt[0]                       ; Reloj        ; Reloj       ; 1.000        ; 0.250      ; 3.286      ;
; -2.037 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|touch_irq_detector:u5|touch_delay_cnt[1]                       ; Reloj        ; Reloj       ; 1.000        ; 0.250      ; 3.286      ;
; -2.037 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|touch_irq_detector:u5|touch_delay_cnt[2]                       ; Reloj        ; Reloj       ; 1.000        ; 0.250      ; 3.286      ;
; -2.037 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|touch_irq_detector:u5|touch_delay_cnt[3]                       ; Reloj        ; Reloj       ; 1.000        ; 0.250      ; 3.286      ;
; -2.037 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|touch_irq_detector:u5|touch_delay_cnt[4]                       ; Reloj        ; Reloj       ; 1.000        ; 0.250      ; 3.286      ;
; -2.037 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|touch_irq_detector:u5|touch_delay_cnt[5]                       ; Reloj        ; Reloj       ; 1.000        ; 0.250      ; 3.286      ;
; -2.037 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|touch_irq_detector:u5|touch_delay_cnt[6]                       ; Reloj        ; Reloj       ; 1.000        ; 0.250      ; 3.286      ;
; -2.037 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|touch_irq_detector:u5|touch_delay_cnt[7]                       ; Reloj        ; Reloj       ; 1.000        ; 0.250      ; 3.286      ;
; -2.037 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|touch_irq_detector:u5|touch_delay_cnt[9]                       ; Reloj        ; Reloj       ; 1.000        ; 0.250      ; 3.286      ;
; -2.037 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|touch_irq_detector:u5|touch_delay_cnt[10]                      ; Reloj        ; Reloj       ; 1.000        ; 0.250      ; 3.286      ;
; -2.037 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|touch_irq_detector:u5|touch_delay_cnt[11]                      ; Reloj        ; Reloj       ; 1.000        ; 0.250      ; 3.286      ;
; -2.036 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|touch_irq_detector:u5|touch_delay_cnt[24]                      ; Reloj        ; Reloj       ; 1.000        ; 0.253      ; 3.288      ;
; -2.036 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|touch_irq_detector:u5|touch_delay_cnt[12]                      ; Reloj        ; Reloj       ; 1.000        ; 0.253      ; 3.288      ;
; -2.036 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|touch_irq_detector:u5|touch_delay_cnt[14]                      ; Reloj        ; Reloj       ; 1.000        ; 0.253      ; 3.288      ;
; -2.036 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|touch_irq_detector:u5|touch_delay_cnt[13]                      ; Reloj        ; Reloj       ; 1.000        ; 0.253      ; 3.288      ;
; -2.036 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|touch_irq_detector:u5|touch_delay_cnt[15]                      ; Reloj        ; Reloj       ; 1.000        ; 0.253      ; 3.288      ;
; -2.036 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|touch_irq_detector:u5|touch_delay_cnt[16]                      ; Reloj        ; Reloj       ; 1.000        ; 0.253      ; 3.288      ;
; -2.036 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|touch_irq_detector:u5|touch_delay_cnt[17]                      ; Reloj        ; Reloj       ; 1.000        ; 0.253      ; 3.288      ;
; -2.036 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|touch_irq_detector:u5|touch_delay_cnt[18]                      ; Reloj        ; Reloj       ; 1.000        ; 0.253      ; 3.288      ;
; -2.036 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|touch_irq_detector:u5|touch_delay_cnt[19]                      ; Reloj        ; Reloj       ; 1.000        ; 0.253      ; 3.288      ;
; -2.036 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|touch_irq_detector:u5|touch_delay_cnt[20]                      ; Reloj        ; Reloj       ; 1.000        ; 0.253      ; 3.288      ;
; -2.036 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|touch_irq_detector:u5|touch_delay_cnt[21]                      ; Reloj        ; Reloj       ; 1.000        ; 0.253      ; 3.288      ;
; -2.036 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|touch_irq_detector:u5|touch_delay_cnt[22]                      ; Reloj        ; Reloj       ; 1.000        ; 0.253      ; 3.288      ;
; -2.036 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|touch_irq_detector:u5|touch_delay_cnt[23]                      ; Reloj        ; Reloj       ; 1.000        ; 0.253      ; 3.288      ;
; -2.028 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|touch_irq_detector:u5|oDISPLAY_MODE[0]                         ; Reloj        ; Reloj       ; 1.000        ; 0.257      ; 3.284      ;
; -2.028 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|touch_irq_detector:u5|oDISPLAY_MODE[1]                         ; Reloj        ; Reloj       ; 1.000        ; 0.257      ; 3.284      ;
; -2.025 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|spi_ctrl_cnt[6]                          ; Reloj        ; Reloj       ; 1.000        ; 0.267      ; 3.291      ;
; -2.025 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|spi_ctrl_cnt[1]                          ; Reloj        ; Reloj       ; 1.000        ; 0.267      ; 3.291      ;
; -2.025 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|spi_ctrl_cnt[5]                          ; Reloj        ; Reloj       ; 1.000        ; 0.267      ; 3.291      ;
; -2.025 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|spi_ctrl_cnt[4]                          ; Reloj        ; Reloj       ; 1.000        ; 0.267      ; 3.291      ;
; -2.025 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|spi_ctrl_cnt[3]                          ; Reloj        ; Reloj       ; 1.000        ; 0.267      ; 3.291      ;
+--------+-------------------------------------------------------+------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'testbench:U1|DE2_LTM_Control:U5|div[0]'                                                                                                                                                                     ;
+--------+-------------------------------------------------------+---------------------------------------------------------------------------+--------------+----------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                             ; To Node                                                                   ; Launch Clock ; Latch Clock                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------+---------------------------------------------------------------------------+--------------+----------------------------------------+--------------+------------+------------+
; -1.001 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_G[0]        ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; 0.052      ; 2.042      ;
; -1.001 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_G[1]        ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; 0.052      ; 2.042      ;
; -1.001 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_G[2]        ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; 0.052      ; 2.042      ;
; -1.001 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_G[3]        ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; 0.052      ; 2.042      ;
; -1.001 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_G[4]        ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; 0.052      ; 2.042      ;
; -1.001 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_G[5]        ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; 0.052      ; 2.042      ;
; -1.001 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_G[6]        ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; 0.052      ; 2.042      ;
; -1.001 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_G[7]        ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; 0.052      ; 2.042      ;
; -0.970 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_R[0]        ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; 0.046      ; 2.005      ;
; -0.970 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_R[1]        ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; 0.046      ; 2.005      ;
; -0.970 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_R[2]        ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; 0.046      ; 2.005      ;
; -0.970 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_R[3]        ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; 0.046      ; 2.005      ;
; -0.970 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_R[4]        ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; 0.046      ; 2.005      ;
; -0.970 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_R[5]        ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; 0.046      ; 2.005      ;
; -0.970 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_R[6]        ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; 0.046      ; 2.005      ;
; -0.970 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_R[7]        ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; 0.046      ; 2.005      ;
; -0.939 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_B[0]        ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; 0.047      ; 1.975      ;
; -0.939 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_B[1]        ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; 0.047      ; 1.975      ;
; -0.939 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_B[2]        ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; 0.047      ; 1.975      ;
; -0.939 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_B[3]        ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; 0.047      ; 1.975      ;
; -0.939 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_B[4]        ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; 0.047      ; 1.975      ;
; -0.939 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_B[5]        ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; 0.047      ; 1.975      ;
; -0.939 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_B[6]        ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; 0.047      ; 1.975      ;
; -0.939 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_B[7]        ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; 0.047      ; 1.975      ;
; -0.784 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oVD              ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; 0.052      ; 1.825      ;
; -0.784 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|mvd              ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; 0.052      ; 1.825      ;
; -0.784 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|elevenclock[7]   ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; 0.052      ; 1.825      ;
; -0.784 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|thirteenclock[7] ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; 0.052      ; 1.825      ;
; -0.778 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|tenclock[7]      ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; 0.048      ; 1.815      ;
; -0.778 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|fourteenclock[7] ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; 0.048      ; 1.815      ;
; -0.778 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|nineoclock[7]    ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; 0.048      ; 1.815      ;
; -0.778 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|sixoclock[7]     ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; 0.048      ; 1.815      ;
; -0.778 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|threeoclock[7]   ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; 0.048      ; 1.815      ;
; -0.778 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|sixclock[7]      ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; 0.048      ; 1.815      ;
; -0.778 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oclock[7]        ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; 0.048      ; 1.815      ;
; -0.778 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|twoclock[7]      ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; 0.048      ; 1.815      ;
; -0.774 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[0]   ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; 0.051      ; 1.814      ;
; -0.774 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[5]   ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; 0.051      ; 1.814      ;
; -0.774 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[4]   ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; 0.051      ; 1.814      ;
; -0.774 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[1]   ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; 0.051      ; 1.814      ;
; -0.774 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[3]   ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; 0.051      ; 1.814      ;
; -0.774 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[8]   ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; 0.051      ; 1.814      ;
; -0.774 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[7]   ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; 0.051      ; 1.814      ;
; -0.763 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oDEN             ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; 0.054      ; 1.806      ;
; -0.763 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[12]  ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; 0.054      ; 1.806      ;
; -0.763 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[17]  ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; 0.054      ; 1.806      ;
; -0.763 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[16]  ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; 0.054      ; 1.806      ;
; -0.763 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[14]  ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; 0.054      ; 1.806      ;
; -0.763 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[11]  ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; 0.054      ; 1.806      ;
; -0.763 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[9]   ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; 0.054      ; 1.806      ;
; -0.757 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|fiveclock[7]     ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; 0.049      ; 1.795      ;
; -0.757 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|sevenclock[7]    ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; 0.049      ; 1.795      ;
; -0.757 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oneclock[7]      ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; 0.049      ; 1.795      ;
; -0.757 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|threeclock[7]    ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; 0.049      ; 1.795      ;
; -0.757 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|fifteenclock[7]  ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; 0.049      ; 1.795      ;
; -0.757 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|nineclock[7]     ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; 0.049      ; 1.795      ;
; -0.757 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[18]  ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; 0.049      ; 1.795      ;
; -0.754 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[6]   ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; 0.052      ; 1.795      ;
; -0.750 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[15]  ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; 0.055      ; 1.794      ;
; -0.750 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[13]  ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; 0.055      ; 1.794      ;
; -0.750 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[10]  ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; 0.055      ; 1.794      ;
; -0.750 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[2]   ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; 0.055      ; 1.794      ;
; -0.748 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|mhd              ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; 0.058      ; 1.795      ;
; -0.722 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oHD              ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; 0.058      ; 1.769      ;
; -0.722 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|x_cnt[10]        ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; 0.058      ; 1.769      ;
; -0.722 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|x_cnt[9]         ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; 0.058      ; 1.769      ;
; -0.722 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|x_cnt[8]         ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; 0.058      ; 1.769      ;
; -0.722 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|x_cnt[7]         ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; 0.058      ; 1.769      ;
; -0.722 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|x_cnt[6]         ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; 0.058      ; 1.769      ;
; -0.722 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|x_cnt[5]         ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; 0.058      ; 1.769      ;
; -0.722 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|x_cnt[4]         ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; 0.058      ; 1.769      ;
; -0.722 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|x_cnt[3]         ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; 0.058      ; 1.769      ;
; -0.722 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|x_cnt[2]         ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; 0.058      ; 1.769      ;
; -0.722 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|x_cnt[1]         ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; 0.058      ; 1.769      ;
; -0.722 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|x_cnt[0]         ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; 0.058      ; 1.769      ;
; -0.413 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|y_cnt[8]         ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; 0.061      ; 1.463      ;
; -0.413 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|y_cnt[0]         ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; 0.061      ; 1.463      ;
; -0.413 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|y_cnt[9]         ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; 0.061      ; 1.463      ;
; -0.413 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|y_cnt[7]         ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; 0.061      ; 1.463      ;
; -0.413 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|y_cnt[5]         ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; 0.061      ; 1.463      ;
; -0.413 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|y_cnt[6]         ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; 0.061      ; 1.463      ;
; -0.413 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|y_cnt[4]         ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; 0.061      ; 1.463      ;
; -0.413 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|y_cnt[3]         ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; 0.061      ; 1.463      ;
; -0.413 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|y_cnt[1]         ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; 0.061      ; 1.463      ;
; -0.413 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|y_cnt[2]         ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; 0.061      ; 1.463      ;
+--------+-------------------------------------------------------+---------------------------------------------------------------------------+--------------+----------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'testbench:U1|DE2_LTM_Control:U5|div[0]'                                                                                                                                                                     ;
+-------+-------------------------------------------------------+---------------------------------------------------------------------------+--------------+----------------------------------------+--------------+------------+------------+
; Slack ; From Node                                             ; To Node                                                                   ; Launch Clock ; Latch Clock                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------+---------------------------------------------------------------------------+--------------+----------------------------------------+--------------+------------+------------+
; 0.866 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|y_cnt[8]         ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.299      ; 1.366      ;
; 0.866 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|y_cnt[0]         ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.299      ; 1.366      ;
; 0.866 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|y_cnt[9]         ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.299      ; 1.366      ;
; 0.866 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|y_cnt[7]         ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.299      ; 1.366      ;
; 0.866 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|y_cnt[5]         ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.299      ; 1.366      ;
; 0.866 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|y_cnt[6]         ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.299      ; 1.366      ;
; 0.866 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|y_cnt[4]         ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.299      ; 1.366      ;
; 0.866 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|y_cnt[3]         ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.299      ; 1.366      ;
; 0.866 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|y_cnt[1]         ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.299      ; 1.366      ;
; 0.866 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|y_cnt[2]         ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.299      ; 1.366      ;
; 1.146 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oHD              ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.295      ; 1.642      ;
; 1.146 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|x_cnt[10]        ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.295      ; 1.642      ;
; 1.146 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|x_cnt[9]         ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.295      ; 1.642      ;
; 1.146 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|x_cnt[8]         ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.295      ; 1.642      ;
; 1.146 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|x_cnt[7]         ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.295      ; 1.642      ;
; 1.146 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|x_cnt[6]         ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.295      ; 1.642      ;
; 1.146 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|x_cnt[5]         ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.295      ; 1.642      ;
; 1.146 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|x_cnt[4]         ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.295      ; 1.642      ;
; 1.146 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|x_cnt[3]         ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.295      ; 1.642      ;
; 1.146 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|x_cnt[2]         ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.295      ; 1.642      ;
; 1.146 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|x_cnt[1]         ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.295      ; 1.642      ;
; 1.146 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|x_cnt[0]         ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.295      ; 1.642      ;
; 1.172 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[15]  ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.292      ; 1.665      ;
; 1.172 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[13]  ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.292      ; 1.665      ;
; 1.172 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[10]  ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.292      ; 1.665      ;
; 1.172 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[2]   ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.292      ; 1.665      ;
; 1.183 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[6]   ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.289      ; 1.673      ;
; 1.185 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|mhd              ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.296      ; 1.682      ;
; 1.187 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oDEN             ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.291      ; 1.679      ;
; 1.187 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|fiveclock[7]     ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.286      ; 1.674      ;
; 1.187 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|sevenclock[7]    ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.286      ; 1.674      ;
; 1.187 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oneclock[7]      ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.286      ; 1.674      ;
; 1.187 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|threeclock[7]    ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.286      ; 1.674      ;
; 1.187 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|fifteenclock[7]  ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.286      ; 1.674      ;
; 1.187 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|nineclock[7]     ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.286      ; 1.674      ;
; 1.187 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[12]  ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.291      ; 1.679      ;
; 1.187 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[18]  ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.286      ; 1.674      ;
; 1.187 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[17]  ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.291      ; 1.679      ;
; 1.187 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[16]  ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.291      ; 1.679      ;
; 1.187 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[14]  ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.291      ; 1.679      ;
; 1.187 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[11]  ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.291      ; 1.679      ;
; 1.187 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[9]   ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.291      ; 1.679      ;
; 1.210 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[0]   ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.288      ; 1.699      ;
; 1.210 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[5]   ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.288      ; 1.699      ;
; 1.210 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[4]   ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.288      ; 1.699      ;
; 1.210 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[1]   ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.288      ; 1.699      ;
; 1.210 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[3]   ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.288      ; 1.699      ;
; 1.210 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[8]   ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.288      ; 1.699      ;
; 1.210 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[7]   ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.288      ; 1.699      ;
; 1.214 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|tenclock[7]      ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.285      ; 1.700      ;
; 1.214 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|fourteenclock[7] ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.285      ; 1.700      ;
; 1.214 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|nineoclock[7]    ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.285      ; 1.700      ;
; 1.214 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|sixoclock[7]     ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.285      ; 1.700      ;
; 1.214 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|threeoclock[7]   ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.285      ; 1.700      ;
; 1.214 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|sixclock[7]      ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.285      ; 1.700      ;
; 1.214 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oclock[7]        ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.285      ; 1.700      ;
; 1.214 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|twoclock[7]      ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.285      ; 1.700      ;
; 1.221 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oVD              ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.290      ; 1.712      ;
; 1.221 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|mvd              ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.290      ; 1.712      ;
; 1.221 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|elevenclock[7]   ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.290      ; 1.712      ;
; 1.221 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|thirteenclock[7] ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.290      ; 1.712      ;
; 1.337 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_B[0]        ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.284      ; 1.822      ;
; 1.337 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_B[1]        ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.284      ; 1.822      ;
; 1.337 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_B[2]        ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.284      ; 1.822      ;
; 1.337 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_B[3]        ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.284      ; 1.822      ;
; 1.337 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_B[4]        ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.284      ; 1.822      ;
; 1.337 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_B[5]        ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.284      ; 1.822      ;
; 1.337 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_B[6]        ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.284      ; 1.822      ;
; 1.337 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_B[7]        ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.284      ; 1.822      ;
; 1.356 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_R[0]        ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.283      ; 1.840      ;
; 1.356 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_R[1]        ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.283      ; 1.840      ;
; 1.356 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_R[2]        ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.283      ; 1.840      ;
; 1.356 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_R[3]        ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.283      ; 1.840      ;
; 1.356 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_R[4]        ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.283      ; 1.840      ;
; 1.356 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_R[5]        ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.283      ; 1.840      ;
; 1.356 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_R[6]        ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.283      ; 1.840      ;
; 1.356 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_R[7]        ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.283      ; 1.840      ;
; 1.398 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_G[0]        ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.290      ; 1.889      ;
; 1.398 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_G[1]        ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.290      ; 1.889      ;
; 1.398 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_G[2]        ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.290      ; 1.889      ;
; 1.398 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_G[3]        ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.290      ; 1.889      ;
; 1.398 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_G[4]        ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.290      ; 1.889      ;
; 1.398 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_G[5]        ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.290      ; 1.889      ;
; 1.398 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_G[6]        ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.290      ; 1.889      ;
; 1.398 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_G[7]        ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.290      ; 1.889      ;
+-------+-------------------------------------------------------+---------------------------------------------------------------------------+--------------+----------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'Reloj'                                                                                                                                                                                                ;
+-------+-------------------------------------------------------+------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                             ; To Node                                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------+------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.502 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|oY_COORD[11]                             ; Reloj        ; Reloj       ; 0.000        ; 0.433      ; 3.106      ;
; 2.507 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|dclk_cnt[0]                              ; Reloj        ; Reloj       ; 0.000        ; 0.424      ; 3.102      ;
; 2.507 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|madc_out                                 ; Reloj        ; Reloj       ; 0.000        ; 0.424      ; 3.102      ;
; 2.510 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|spi_ctrl_cnt[6]                          ; Reloj        ; Reloj       ; 0.000        ; 0.427      ; 3.108      ;
; 2.510 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|spi_ctrl_cnt[1]                          ; Reloj        ; Reloj       ; 0.000        ; 0.427      ; 3.108      ;
; 2.510 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|spi_ctrl_cnt[5]                          ; Reloj        ; Reloj       ; 0.000        ; 0.427      ; 3.108      ;
; 2.510 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|spi_ctrl_cnt[4]                          ; Reloj        ; Reloj       ; 0.000        ; 0.427      ; 3.108      ;
; 2.510 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|spi_ctrl_cnt[3]                          ; Reloj        ; Reloj       ; 0.000        ; 0.427      ; 3.108      ;
; 2.510 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|spi_ctrl_cnt[2]                          ; Reloj        ; Reloj       ; 0.000        ; 0.427      ; 3.108      ;
; 2.510 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|spi_ctrl_cnt[0]                          ; Reloj        ; Reloj       ; 0.000        ; 0.427      ; 3.108      ;
; 2.510 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|dclk_cnt[15]                             ; Reloj        ; Reloj       ; 0.000        ; 0.419      ; 3.100      ;
; 2.510 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|dclk_cnt[11]                             ; Reloj        ; Reloj       ; 0.000        ; 0.419      ; 3.100      ;
; 2.510 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|dclk_cnt[1]                              ; Reloj        ; Reloj       ; 0.000        ; 0.419      ; 3.100      ;
; 2.510 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|dclk_cnt[2]                              ; Reloj        ; Reloj       ; 0.000        ; 0.419      ; 3.100      ;
; 2.510 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|dclk_cnt[3]                              ; Reloj        ; Reloj       ; 0.000        ; 0.419      ; 3.100      ;
; 2.510 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|dclk_cnt[5]                              ; Reloj        ; Reloj       ; 0.000        ; 0.419      ; 3.100      ;
; 2.510 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|dclk_cnt[6]                              ; Reloj        ; Reloj       ; 0.000        ; 0.419      ; 3.100      ;
; 2.510 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|dclk_cnt[7]                              ; Reloj        ; Reloj       ; 0.000        ; 0.419      ; 3.100      ;
; 2.510 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|dclk_cnt[8]                              ; Reloj        ; Reloj       ; 0.000        ; 0.419      ; 3.100      ;
; 2.510 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|dclk_cnt[9]                              ; Reloj        ; Reloj       ; 0.000        ; 0.419      ; 3.100      ;
; 2.510 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|dclk_cnt[10]                             ; Reloj        ; Reloj       ; 0.000        ; 0.419      ; 3.100      ;
; 2.510 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|dclk_cnt[14]                             ; Reloj        ; Reloj       ; 0.000        ; 0.419      ; 3.100      ;
; 2.510 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|dclk_cnt[12]                             ; Reloj        ; Reloj       ; 0.000        ; 0.419      ; 3.100      ;
; 2.510 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|dclk_cnt[13]                             ; Reloj        ; Reloj       ; 0.000        ; 0.419      ; 3.100      ;
; 2.512 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|touch_irq_detector:u5|oDISPLAY_MODE[0]                         ; Reloj        ; Reloj       ; 0.000        ; 0.417      ; 3.100      ;
; 2.512 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|touch_irq_detector:u5|oDISPLAY_MODE[1]                         ; Reloj        ; Reloj       ; 0.000        ; 0.417      ; 3.100      ;
; 2.518 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[0]  ; Reloj        ; Reloj       ; 0.000        ; 0.461      ; 3.150      ;
; 2.518 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[1]  ; Reloj        ; Reloj       ; 0.000        ; 0.461      ; 3.150      ;
; 2.518 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[2]  ; Reloj        ; Reloj       ; 0.000        ; 0.461      ; 3.150      ;
; 2.518 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[3]  ; Reloj        ; Reloj       ; 0.000        ; 0.461      ; 3.150      ;
; 2.518 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[4]  ; Reloj        ; Reloj       ; 0.000        ; 0.461      ; 3.150      ;
; 2.518 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[5]  ; Reloj        ; Reloj       ; 0.000        ; 0.461      ; 3.150      ;
; 2.518 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[6]  ; Reloj        ; Reloj       ; 0.000        ; 0.461      ; 3.150      ;
; 2.518 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[7]  ; Reloj        ; Reloj       ; 0.000        ; 0.461      ; 3.150      ;
; 2.518 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[8]  ; Reloj        ; Reloj       ; 0.000        ; 0.461      ; 3.150      ;
; 2.518 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[9]  ; Reloj        ; Reloj       ; 0.000        ; 0.461      ; 3.150      ;
; 2.518 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[10] ; Reloj        ; Reloj       ; 0.000        ; 0.461      ; 3.150      ;
; 2.518 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[11] ; Reloj        ; Reloj       ; 0.000        ; 0.461      ; 3.150      ;
; 2.518 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[12] ; Reloj        ; Reloj       ; 0.000        ; 0.461      ; 3.150      ;
; 2.518 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[13] ; Reloj        ; Reloj       ; 0.000        ; 0.461      ; 3.150      ;
; 2.518 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[14] ; Reloj        ; Reloj       ; 0.000        ; 0.461      ; 3.150      ;
; 2.518 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[15] ; Reloj        ; Reloj       ; 0.000        ; 0.461      ; 3.150      ;
; 2.520 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|touch_irq_detector:u5|touch_delay_cnt[24]                      ; Reloj        ; Reloj       ; 0.000        ; 0.413      ; 3.104      ;
; 2.520 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|touch_irq_detector:u5|touch_delay_cnt[12]                      ; Reloj        ; Reloj       ; 0.000        ; 0.413      ; 3.104      ;
; 2.520 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|touch_irq_detector:u5|touch_delay_cnt[14]                      ; Reloj        ; Reloj       ; 0.000        ; 0.413      ; 3.104      ;
; 2.520 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|touch_irq_detector:u5|touch_delay_cnt[13]                      ; Reloj        ; Reloj       ; 0.000        ; 0.413      ; 3.104      ;
; 2.520 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|touch_irq_detector:u5|touch_delay_cnt[15]                      ; Reloj        ; Reloj       ; 0.000        ; 0.413      ; 3.104      ;
; 2.520 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|touch_irq_detector:u5|touch_delay_cnt[16]                      ; Reloj        ; Reloj       ; 0.000        ; 0.413      ; 3.104      ;
; 2.520 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|touch_irq_detector:u5|touch_delay_cnt[17]                      ; Reloj        ; Reloj       ; 0.000        ; 0.413      ; 3.104      ;
; 2.520 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|touch_irq_detector:u5|touch_delay_cnt[18]                      ; Reloj        ; Reloj       ; 0.000        ; 0.413      ; 3.104      ;
; 2.520 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|touch_irq_detector:u5|touch_delay_cnt[19]                      ; Reloj        ; Reloj       ; 0.000        ; 0.413      ; 3.104      ;
; 2.520 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|touch_irq_detector:u5|touch_delay_cnt[20]                      ; Reloj        ; Reloj       ; 0.000        ; 0.413      ; 3.104      ;
; 2.520 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|touch_irq_detector:u5|touch_delay_cnt[21]                      ; Reloj        ; Reloj       ; 0.000        ; 0.413      ; 3.104      ;
; 2.520 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|touch_irq_detector:u5|touch_delay_cnt[22]                      ; Reloj        ; Reloj       ; 0.000        ; 0.413      ; 3.104      ;
; 2.520 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|touch_irq_detector:u5|touch_delay_cnt[23]                      ; Reloj        ; Reloj       ; 0.000        ; 0.413      ; 3.104      ;
; 2.522 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|touch_irq_detector:u5|touch_delay_cnt[8]                       ; Reloj        ; Reloj       ; 0.000        ; 0.409      ; 3.102      ;
; 2.522 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|touch_irq_detector:u5|touch_delay_cnt[0]                       ; Reloj        ; Reloj       ; 0.000        ; 0.409      ; 3.102      ;
; 2.522 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|touch_irq_detector:u5|touch_delay_cnt[1]                       ; Reloj        ; Reloj       ; 0.000        ; 0.409      ; 3.102      ;
; 2.522 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|touch_irq_detector:u5|touch_delay_cnt[2]                       ; Reloj        ; Reloj       ; 0.000        ; 0.409      ; 3.102      ;
; 2.522 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|touch_irq_detector:u5|touch_delay_cnt[3]                       ; Reloj        ; Reloj       ; 0.000        ; 0.409      ; 3.102      ;
; 2.522 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|touch_irq_detector:u5|touch_delay_cnt[4]                       ; Reloj        ; Reloj       ; 0.000        ; 0.409      ; 3.102      ;
; 2.522 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|touch_irq_detector:u5|touch_delay_cnt[5]                       ; Reloj        ; Reloj       ; 0.000        ; 0.409      ; 3.102      ;
; 2.522 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|touch_irq_detector:u5|touch_delay_cnt[6]                       ; Reloj        ; Reloj       ; 0.000        ; 0.409      ; 3.102      ;
; 2.522 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|touch_irq_detector:u5|touch_delay_cnt[7]                       ; Reloj        ; Reloj       ; 0.000        ; 0.409      ; 3.102      ;
; 2.522 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|touch_irq_detector:u5|touch_delay_cnt[9]                       ; Reloj        ; Reloj       ; 0.000        ; 0.409      ; 3.102      ;
; 2.522 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|touch_irq_detector:u5|touch_delay_cnt[10]                      ; Reloj        ; Reloj       ; 0.000        ; 0.409      ; 3.102      ;
; 2.522 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|touch_irq_detector:u5|touch_delay_cnt[11]                      ; Reloj        ; Reloj       ; 0.000        ; 0.409      ; 3.102      ;
; 2.536 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|my_coordinate[11]                        ; Reloj        ; Reloj       ; 0.000        ; 0.399      ; 3.106      ;
; 2.536 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|my_coordinate[10]                        ; Reloj        ; Reloj       ; 0.000        ; 0.399      ; 3.106      ;
; 2.536 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|my_coordinate[9]                         ; Reloj        ; Reloj       ; 0.000        ; 0.399      ; 3.106      ;
; 2.536 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|my_coordinate[8]                         ; Reloj        ; Reloj       ; 0.000        ; 0.399      ; 3.106      ;
; 2.536 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|my_coordinate[7]                         ; Reloj        ; Reloj       ; 0.000        ; 0.399      ; 3.106      ;
; 2.536 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|my_coordinate[6]                         ; Reloj        ; Reloj       ; 0.000        ; 0.399      ; 3.106      ;
; 2.536 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|my_coordinate[5]                         ; Reloj        ; Reloj       ; 0.000        ; 0.399      ; 3.106      ;
; 2.536 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|my_coordinate[4]                         ; Reloj        ; Reloj       ; 0.000        ; 0.399      ; 3.106      ;
; 2.536 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|my_coordinate[3]                         ; Reloj        ; Reloj       ; 0.000        ; 0.399      ; 3.106      ;
; 2.536 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|my_coordinate[2]                         ; Reloj        ; Reloj       ; 0.000        ; 0.399      ; 3.106      ;
; 2.536 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|my_coordinate[1]                         ; Reloj        ; Reloj       ; 0.000        ; 0.399      ; 3.106      ;
; 2.536 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|my_coordinate[0]                         ; Reloj        ; Reloj       ; 0.000        ; 0.399      ; 3.106      ;
; 2.545 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|touch_irq_detector:u5|touch_en_clr                             ; Reloj        ; Reloj       ; 0.000        ; 0.394      ; 3.110      ;
; 2.545 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|touch_irq_detector:u5|touch_en                                 ; Reloj        ; Reloj       ; 0.000        ; 0.394      ; 3.110      ;
; 2.545 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|mdclk                                    ; Reloj        ; Reloj       ; 0.000        ; 0.394      ; 3.110      ;
; 2.545 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|y_coordinate_config                      ; Reloj        ; Reloj       ; 0.000        ; 0.394      ; 3.110      ;
; 2.545 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|transmit_en                              ; Reloj        ; Reloj       ; 0.000        ; 0.394      ; 3.110      ;
; 2.545 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|d2_PENIRQ_n                              ; Reloj        ; Reloj       ; 0.000        ; 0.394      ; 3.110      ;
; 2.545 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|d1_PENIRQ_n                              ; Reloj        ; Reloj       ; 0.000        ; 0.394      ; 3.110      ;
; 2.549 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|oX_COORD[11]                             ; Reloj        ; Reloj       ; 0.000        ; 0.380      ; 3.100      ;
; 2.549 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|oX_COORD[9]                              ; Reloj        ; Reloj       ; 0.000        ; 0.380      ; 3.100      ;
; 2.549 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|oX_COORD[8]                              ; Reloj        ; Reloj       ; 0.000        ; 0.380      ; 3.100      ;
; 2.549 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|oX_COORD[3]                              ; Reloj        ; Reloj       ; 0.000        ; 0.380      ; 3.100      ;
; 2.549 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|oX_COORD[2]                              ; Reloj        ; Reloj       ; 0.000        ; 0.380      ; 3.100      ;
; 2.549 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|oX_COORD[1]                              ; Reloj        ; Reloj       ; 0.000        ; 0.380      ; 3.100      ;
; 2.549 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|oX_COORD[0]                              ; Reloj        ; Reloj       ; 0.000        ; 0.380      ; 3.100      ;
; 2.905 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|mdata_in[7]                              ; Reloj        ; Reloj       ; 0.000        ; 0.034      ; 3.110      ;
; 2.905 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|mdata_in[6]                              ; Reloj        ; Reloj       ; 0.000        ; 0.034      ; 3.110      ;
; 2.905 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|mdata_in[5]                              ; Reloj        ; Reloj       ; 0.000        ; 0.034      ; 3.110      ;
; 2.905 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|mdata_in[4]                              ; Reloj        ; Reloj       ; 0.000        ; 0.034      ; 3.110      ;
; 2.905 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|mdata_in[3]                              ; Reloj        ; Reloj       ; 0.000        ; 0.034      ; 3.110      ;
; 2.905 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|mdata_in[2]                              ; Reloj        ; Reloj       ; 0.000        ; 0.034      ; 3.110      ;
; 2.905 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|oX_COORD[10]                             ; Reloj        ; Reloj       ; 0.000        ; 0.028      ; 3.104      ;
+-------+-------------------------------------------------------+------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK'                                                                                                                                                                                   ;
+-------+-------------------------------------------------------+-----------------------------------------------------------------------------------------+--------------+----------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                             ; To Node                                                                                 ; Launch Clock ; Latch Clock                                                                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------+-----------------------------------------------------------------------------------------+--------------+----------------------------------------------------------------------------------------+--------------+------------+------------+
; 2.690 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|o3WIRE_BUSY_n                      ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.244      ; 3.135      ;
; 3.081 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[0]                       ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; -0.139     ; 3.143      ;
; 3.081 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[1]                       ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; -0.139     ; 3.143      ;
; 3.081 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[2]                       ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; -0.139     ; 3.143      ;
; 3.081 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[3]                       ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; -0.139     ; 3.143      ;
; 3.081 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[4]                       ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; -0.139     ; 3.143      ;
; 3.081 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[5]                       ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; -0.139     ; 3.143      ;
; 3.082 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|msetup_st.0000                     ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; -0.145     ; 3.138      ;
; 3.082 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|msetup_st.0001                     ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; -0.145     ; 3.138      ;
; 3.082 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|msetup_st.0010                     ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; -0.145     ; 3.138      ;
; 3.082 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|msetup_st.0011                     ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; -0.145     ; 3.138      ;
; 3.082 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|msetup_st.0100                     ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; -0.145     ; 3.138      ;
; 3.082 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|m3wire_str                         ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; -0.145     ; 3.138      ;
; 3.212 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSDATA~en ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; -0.500       ; 0.225      ; 3.138      ;
; 3.556 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[0]    ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; -0.500       ; -0.120     ; 3.137      ;
; 3.556 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[1]    ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; -0.500       ; -0.120     ; 3.137      ;
; 3.556 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[2]    ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; -0.500       ; -0.120     ; 3.137      ;
; 3.556 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[3]    ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; -0.500       ; -0.120     ; 3.137      ;
; 3.556 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mACK      ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; -0.500       ; -0.120     ; 3.137      ;
; 3.556 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[4]    ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; -0.500       ; -0.120     ; 3.137      ;
; 3.556 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSCLK     ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; -0.500       ; -0.120     ; 3.137      ;
; 3.556 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSEN      ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; -0.500       ; -0.120     ; 3.137      ;
+-------+-------------------------------------------------------+-----------------------------------------------------------------------------------------+--------------+----------------------------------------------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                                              ;
+----------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                  ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------------------------+--------+---------------+
; testbench:U1|DE2_LTM_Control:U5|div[0]                                                 ; -3.130 ; -206.017      ;
; Reloj                                                                                  ; -1.601 ; -185.065      ;
; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; -0.679 ; -17.458       ;
+----------------------------------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                                              ;
+----------------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                                  ; Slack ; End Point TNS ;
+----------------------------------------------------------------------------------------+-------+---------------+
; testbench:U1|DE2_LTM_Control:U5|div[0]                                                 ; 0.126 ; 0.000         ;
; Reloj                                                                                  ; 0.175 ; 0.000         ;
; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.179 ; 0.000         ;
+----------------------------------------------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                                                           ;
+----------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                  ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------------------------+--------+---------------+
; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; -1.582 ; -28.694       ;
; Reloj                                                                                  ; -1.073 ; -106.676      ;
; testbench:U1|DE2_LTM_Control:U5|div[0]                                                 ; -0.122 ; -2.649        ;
+----------------------------------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                                                           ;
+----------------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                                  ; Slack ; End Point TNS ;
+----------------------------------------------------------------------------------------+-------+---------------+
; testbench:U1|DE2_LTM_Control:U5|div[0]                                                 ; 0.383 ; 0.000         ;
; Reloj                                                                                  ; 1.478 ; 0.000         ;
; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.494 ; 0.000         ;
+----------------------------------------------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                                                ;
+----------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                  ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------------------------+--------+---------------+
; Reloj                                                                                  ; -3.000 ; -270.096      ;
; testbench:U1|DE2_LTM_Control:U5|div[0]                                                 ; -1.000 ; -138.000      ;
; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; -1.000 ; -38.000       ;
+----------------------------------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'testbench:U1|DE2_LTM_Control:U5|div[0]'                                                                                                                                                                                                                                                                                                              ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                ; To Node                                                            ; Launch Clock                           ; Latch Clock                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+
; -3.130 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a46~porta_address_reg0 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_G[5] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; -0.233     ; 3.884      ;
; -3.129 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a46~porta_address_reg0 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_G[3] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; -0.233     ; 3.883      ;
; -3.129 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a46~porta_address_reg0 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_G[7] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; -0.233     ; 3.883      ;
; -3.128 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a46~porta_address_reg0 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_G[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; -0.233     ; 3.882      ;
; -3.128 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a46~porta_address_reg0 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_G[1] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; -0.233     ; 3.882      ;
; -3.128 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a46~porta_address_reg0 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_G[4] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; -0.233     ; 3.882      ;
; -3.128 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a46~porta_address_reg0 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_G[6] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; -0.233     ; 3.882      ;
; -3.127 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a46~porta_address_reg0 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_G[2] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; -0.233     ; 3.881      ;
; -3.117 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a46~porta_address_reg0 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_B[7] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; -0.240     ; 3.864      ;
; -3.116 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a46~porta_address_reg0 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_B[2] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; -0.240     ; 3.863      ;
; -3.114 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a46~porta_address_reg0 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_B[3] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; -0.240     ; 3.861      ;
; -3.113 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a46~porta_address_reg0 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_B[6] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; -0.240     ; 3.860      ;
; -3.110 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a46~porta_address_reg0 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_B[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; -0.240     ; 3.857      ;
; -3.110 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a46~porta_address_reg0 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_B[1] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; -0.240     ; 3.857      ;
; -3.109 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a46~porta_address_reg0 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_B[4] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; -0.240     ; 3.856      ;
; -3.102 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a46~porta_address_reg0 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_B[5] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; -0.240     ; 3.849      ;
; -3.066 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a39~porta_address_reg0 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_G[5] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; -0.226     ; 3.827      ;
; -3.065 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a39~porta_address_reg0 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_G[3] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; -0.226     ; 3.826      ;
; -3.065 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a39~porta_address_reg0 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_G[7] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; -0.226     ; 3.826      ;
; -3.064 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a39~porta_address_reg0 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_G[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; -0.226     ; 3.825      ;
; -3.064 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a39~porta_address_reg0 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_G[1] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; -0.226     ; 3.825      ;
; -3.064 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a39~porta_address_reg0 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_G[4] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; -0.226     ; 3.825      ;
; -3.064 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a39~porta_address_reg0 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_G[6] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; -0.226     ; 3.825      ;
; -3.063 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a39~porta_address_reg0 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_G[2] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; -0.226     ; 3.824      ;
; -3.054 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a42~porta_address_reg0 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_G[5] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; -0.211     ; 3.830      ;
; -3.053 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a42~porta_address_reg0 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_G[3] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; -0.211     ; 3.829      ;
; -3.053 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a42~porta_address_reg0 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_G[7] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; -0.211     ; 3.829      ;
; -3.053 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a39~porta_address_reg0 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_B[7] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; -0.233     ; 3.807      ;
; -3.052 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a42~porta_address_reg0 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_G[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; -0.211     ; 3.828      ;
; -3.052 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a42~porta_address_reg0 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_G[1] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; -0.211     ; 3.828      ;
; -3.052 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a42~porta_address_reg0 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_G[4] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; -0.211     ; 3.828      ;
; -3.052 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a42~porta_address_reg0 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_G[6] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; -0.211     ; 3.828      ;
; -3.052 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a39~porta_address_reg0 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_B[2] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; -0.233     ; 3.806      ;
; -3.051 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a45~porta_address_reg0 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_G[5] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; -0.236     ; 3.802      ;
; -3.051 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a42~porta_address_reg0 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_G[2] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; -0.211     ; 3.827      ;
; -3.050 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a45~porta_address_reg0 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_G[3] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; -0.236     ; 3.801      ;
; -3.050 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a45~porta_address_reg0 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_G[7] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; -0.236     ; 3.801      ;
; -3.050 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a39~porta_address_reg0 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_B[3] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; -0.233     ; 3.804      ;
; -3.049 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a45~porta_address_reg0 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_G[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; -0.236     ; 3.800      ;
; -3.049 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a45~porta_address_reg0 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_G[1] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; -0.236     ; 3.800      ;
; -3.049 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a45~porta_address_reg0 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_G[4] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; -0.236     ; 3.800      ;
; -3.049 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a45~porta_address_reg0 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_G[6] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; -0.236     ; 3.800      ;
; -3.049 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a39~porta_address_reg0 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_B[6] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; -0.233     ; 3.803      ;
; -3.048 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a45~porta_address_reg0 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_G[2] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; -0.236     ; 3.799      ;
; -3.046 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a39~porta_address_reg0 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_B[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; -0.233     ; 3.800      ;
; -3.046 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a39~porta_address_reg0 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_B[1] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; -0.233     ; 3.800      ;
; -3.045 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a39~porta_address_reg0 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_B[4] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; -0.233     ; 3.799      ;
; -3.041 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a42~porta_address_reg0 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_B[7] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; -0.218     ; 3.810      ;
; -3.040 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a42~porta_address_reg0 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_B[2] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; -0.218     ; 3.809      ;
; -3.038 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a45~porta_address_reg0 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_B[7] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; -0.243     ; 3.782      ;
; -3.038 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a42~porta_address_reg0 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_B[3] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; -0.218     ; 3.807      ;
; -3.038 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a39~porta_address_reg0 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_B[5] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; -0.233     ; 3.792      ;
; -3.037 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a45~porta_address_reg0 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_B[2] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; -0.243     ; 3.781      ;
; -3.037 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a42~porta_address_reg0 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_B[6] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; -0.218     ; 3.806      ;
; -3.035 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a45~porta_address_reg0 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_B[3] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; -0.243     ; 3.779      ;
; -3.034 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a45~porta_address_reg0 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_B[6] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; -0.243     ; 3.778      ;
; -3.034 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a42~porta_address_reg0 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_B[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; -0.218     ; 3.803      ;
; -3.034 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a42~porta_address_reg0 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_B[1] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; -0.218     ; 3.803      ;
; -3.033 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a42~porta_address_reg0 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_B[4] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; -0.218     ; 3.802      ;
; -3.031 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a45~porta_address_reg0 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_B[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; -0.243     ; 3.775      ;
; -3.031 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a45~porta_address_reg0 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_B[1] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; -0.243     ; 3.775      ;
; -3.030 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a45~porta_address_reg0 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_B[4] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; -0.243     ; 3.774      ;
; -3.026 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a42~porta_address_reg0 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_B[5] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; -0.218     ; 3.795      ;
; -3.023 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a45~porta_address_reg0 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_B[5] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; -0.243     ; 3.767      ;
; -3.008 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a37~porta_address_reg0 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_G[5] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; -0.198     ; 3.797      ;
; -3.007 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a44~porta_address_reg0 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_G[5] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; -0.201     ; 3.793      ;
; -3.007 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a37~porta_address_reg0 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_G[3] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; -0.198     ; 3.796      ;
; -3.007 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a37~porta_address_reg0 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_G[7] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; -0.198     ; 3.796      ;
; -3.006 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a44~porta_address_reg0 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_G[3] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; -0.201     ; 3.792      ;
; -3.006 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a44~porta_address_reg0 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_G[7] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; -0.201     ; 3.792      ;
; -3.006 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a37~porta_address_reg0 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_G[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; -0.198     ; 3.795      ;
; -3.006 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a37~porta_address_reg0 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_G[1] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; -0.198     ; 3.795      ;
; -3.006 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a37~porta_address_reg0 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_G[4] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; -0.198     ; 3.795      ;
; -3.006 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a37~porta_address_reg0 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_G[6] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; -0.198     ; 3.795      ;
; -3.005 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a44~porta_address_reg0 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_G[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; -0.201     ; 3.791      ;
; -3.005 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a44~porta_address_reg0 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_G[1] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; -0.201     ; 3.791      ;
; -3.005 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a44~porta_address_reg0 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_G[4] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; -0.201     ; 3.791      ;
; -3.005 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a44~porta_address_reg0 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_G[6] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; -0.201     ; 3.791      ;
; -3.005 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a37~porta_address_reg0 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_G[2] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; -0.198     ; 3.794      ;
; -3.004 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a44~porta_address_reg0 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_G[2] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; -0.201     ; 3.790      ;
; -3.004 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a4~porta_address_reg0  ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_G[5] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; -0.201     ; 3.790      ;
; -3.003 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a4~porta_address_reg0  ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_G[3] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; -0.201     ; 3.789      ;
; -3.003 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a4~porta_address_reg0  ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_G[7] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; -0.201     ; 3.789      ;
; -3.002 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a4~porta_address_reg0  ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_G[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; -0.201     ; 3.788      ;
; -3.002 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a4~porta_address_reg0  ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_G[1] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; -0.201     ; 3.788      ;
; -3.002 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a4~porta_address_reg0  ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_G[4] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; -0.201     ; 3.788      ;
; -3.002 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a4~porta_address_reg0  ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_G[6] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; -0.201     ; 3.788      ;
; -3.001 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a4~porta_address_reg0  ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_G[2] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; -0.201     ; 3.787      ;
; -3.000 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a5~porta_address_reg0  ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_G[5] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; -0.210     ; 3.777      ;
; -2.999 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a5~porta_address_reg0  ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_G[3] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; -0.210     ; 3.776      ;
; -2.999 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a5~porta_address_reg0  ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_G[7] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; -0.210     ; 3.776      ;
; -2.998 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a5~porta_address_reg0  ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_G[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; -0.210     ; 3.775      ;
; -2.998 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a5~porta_address_reg0  ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_G[1] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; -0.210     ; 3.775      ;
; -2.998 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a5~porta_address_reg0  ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_G[4] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; -0.210     ; 3.775      ;
; -2.998 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a5~porta_address_reg0  ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_G[6] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; -0.210     ; 3.775      ;
; -2.997 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a5~porta_address_reg0  ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_G[2] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; -0.210     ; 3.774      ;
; -2.995 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a37~porta_address_reg0 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_B[7] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; -0.205     ; 3.777      ;
; -2.995 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a38~porta_address_reg0 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_G[5] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; -0.220     ; 3.762      ;
; -2.994 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a44~porta_address_reg0 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_B[7] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; -0.208     ; 3.773      ;
; -2.994 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a37~porta_address_reg0 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_B[2] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; -0.205     ; 3.776      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'Reloj'                                                                                                                                                                                                                                    ;
+--------+------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                      ; To Node                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.601 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[5]  ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; Reloj        ; Reloj       ; 1.000        ; -0.243     ; 2.345      ;
; -1.586 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[10] ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; Reloj        ; Reloj       ; 1.000        ; -0.243     ; 2.330      ;
; -1.581 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[3]  ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; Reloj        ; Reloj       ; 1.000        ; -0.243     ; 2.325      ;
; -1.559 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[12] ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; Reloj        ; Reloj       ; 1.000        ; -0.243     ; 2.303      ;
; -1.516 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[7]  ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; Reloj        ; Reloj       ; 1.000        ; -0.243     ; 2.260      ;
; -1.492 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[14] ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; Reloj        ; Reloj       ; 1.000        ; -0.243     ; 2.236      ;
; -1.484 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[2]  ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; Reloj        ; Reloj       ; 1.000        ; -0.243     ; 2.228      ;
; -1.451 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[6]  ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; Reloj        ; Reloj       ; 1.000        ; -0.243     ; 2.195      ;
; -1.433 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[4]  ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; Reloj        ; Reloj       ; 1.000        ; -0.243     ; 2.177      ;
; -1.401 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[9]  ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; Reloj        ; Reloj       ; 1.000        ; -0.243     ; 2.145      ;
; -1.397 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[13] ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; Reloj        ; Reloj       ; 1.000        ; -0.243     ; 2.141      ;
; -1.396 ; testbench:U1|control_velocidad:U2|cuenta[0]                                                    ; testbench:U1|control_velocidad:U2|cuentador[24]                                        ; Reloj        ; Reloj       ; 1.000        ; 0.133      ; 2.516      ;
; -1.387 ; testbench:U1|control_velocidad:U2|cuenta[0]                                                    ; testbench:U1|control_velocidad:U2|cuentador[25]                                        ; Reloj        ; Reloj       ; 1.000        ; 0.133      ; 2.507      ;
; -1.387 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|dclk_cnt[5]                              ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|mx_coordinate[5]                 ; Reloj        ; Reloj       ; 1.000        ; -0.241     ; 2.133      ;
; -1.375 ; testbench:U1|Codificador:U3|comando[0]                                                         ; testbench:U1|Codificador:U3|cuenta_sig[2]                                              ; Reloj        ; Reloj       ; 1.000        ; 0.024      ; 2.386      ;
; -1.372 ; testbench:U1|control_velocidad:U2|cuenta[0]                                                    ; testbench:U1|control_velocidad:U2|cuentador[20]                                        ; Reloj        ; Reloj       ; 1.000        ; 0.133      ; 2.492      ;
; -1.369 ; testbench:U1|Codificador:U3|comando[2]                                                         ; testbench:U1|Codificador:U3|cuenta_sig[2]                                              ; Reloj        ; Reloj       ; 1.000        ; 0.024      ; 2.380      ;
; -1.363 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|dclk_cnt[6]                              ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|mx_coordinate[5]                 ; Reloj        ; Reloj       ; 1.000        ; -0.241     ; 2.109      ;
; -1.357 ; testbench:U1|control_velocidad:U2|cuenta[2]                                                    ; testbench:U1|control_velocidad:U2|cuentador[24]                                        ; Reloj        ; Reloj       ; 1.000        ; 0.133      ; 2.477      ;
; -1.351 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|dclk_cnt[1]                              ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|mx_coordinate[5]                 ; Reloj        ; Reloj       ; 1.000        ; -0.241     ; 2.097      ;
; -1.348 ; testbench:U1|control_velocidad:U2|cuenta[2]                                                    ; testbench:U1|control_velocidad:U2|cuentador[25]                                        ; Reloj        ; Reloj       ; 1.000        ; 0.133      ; 2.468      ;
; -1.345 ; testbench:U1|control_velocidad:U2|cuenta[1]                                                    ; testbench:U1|control_velocidad:U2|cuentador[24]                                        ; Reloj        ; Reloj       ; 1.000        ; 0.133      ; 2.465      ;
; -1.339 ; testbench:U1|control_velocidad:U2|cuenta[0]                                                    ; testbench:U1|control_velocidad:U2|cuentador[22]                                        ; Reloj        ; Reloj       ; 1.000        ; 0.133      ; 2.459      ;
; -1.336 ; testbench:U1|control_velocidad:U2|cuenta[1]                                                    ; testbench:U1|control_velocidad:U2|cuentador[25]                                        ; Reloj        ; Reloj       ; 1.000        ; 0.133      ; 2.456      ;
; -1.333 ; testbench:U1|control_velocidad:U2|cuenta[2]                                                    ; testbench:U1|control_velocidad:U2|cuentador[20]                                        ; Reloj        ; Reloj       ; 1.000        ; 0.133      ; 2.453      ;
; -1.333 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|dclk_cnt[2]                              ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|mx_coordinate[5]                 ; Reloj        ; Reloj       ; 1.000        ; -0.241     ; 2.079      ;
; -1.327 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[15] ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; Reloj        ; Reloj       ; 1.000        ; -0.243     ; 2.071      ;
; -1.326 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[8]  ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; Reloj        ; Reloj       ; 1.000        ; -0.243     ; 2.070      ;
; -1.321 ; testbench:U1|control_velocidad:U2|cuenta[1]                                                    ; testbench:U1|control_velocidad:U2|cuentador[20]                                        ; Reloj        ; Reloj       ; 1.000        ; 0.133      ; 2.441      ;
; -1.309 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|dclk_cnt[5]                              ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|oX_COORD[11]                     ; Reloj        ; Reloj       ; 1.000        ; -0.067     ; 2.229      ;
; -1.309 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|dclk_cnt[5]                              ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|oX_COORD[9]                      ; Reloj        ; Reloj       ; 1.000        ; -0.067     ; 2.229      ;
; -1.309 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|dclk_cnt[5]                              ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|oX_COORD[8]                      ; Reloj        ; Reloj       ; 1.000        ; -0.067     ; 2.229      ;
; -1.309 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|dclk_cnt[5]                              ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|oX_COORD[3]                      ; Reloj        ; Reloj       ; 1.000        ; -0.067     ; 2.229      ;
; -1.309 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|dclk_cnt[5]                              ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|oX_COORD[2]                      ; Reloj        ; Reloj       ; 1.000        ; -0.067     ; 2.229      ;
; -1.309 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|dclk_cnt[5]                              ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|oX_COORD[1]                      ; Reloj        ; Reloj       ; 1.000        ; -0.067     ; 2.229      ;
; -1.309 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|dclk_cnt[5]                              ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|oX_COORD[0]                      ; Reloj        ; Reloj       ; 1.000        ; -0.067     ; 2.229      ;
; -1.306 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|dclk_cnt[13]                             ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|mx_coordinate[5]                 ; Reloj        ; Reloj       ; 1.000        ; -0.241     ; 2.052      ;
; -1.300 ; testbench:U1|control_velocidad:U2|cuenta[2]                                                    ; testbench:U1|control_velocidad:U2|cuentador[22]                                        ; Reloj        ; Reloj       ; 1.000        ; 0.133      ; 2.420      ;
; -1.298 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|dclk_cnt[3]                              ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|mx_coordinate[5]                 ; Reloj        ; Reloj       ; 1.000        ; -0.241     ; 2.044      ;
; -1.288 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|dclk_cnt[5]                              ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|oX_COORD[10]                     ; Reloj        ; Reloj       ; 1.000        ; -0.239     ; 2.036      ;
; -1.288 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|dclk_cnt[5]                              ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|oX_COORD[7]                      ; Reloj        ; Reloj       ; 1.000        ; -0.239     ; 2.036      ;
; -1.288 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|dclk_cnt[5]                              ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|oX_COORD[6]                      ; Reloj        ; Reloj       ; 1.000        ; -0.239     ; 2.036      ;
; -1.288 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|dclk_cnt[5]                              ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|oX_COORD[5]                      ; Reloj        ; Reloj       ; 1.000        ; -0.239     ; 2.036      ;
; -1.288 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|dclk_cnt[5]                              ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|oX_COORD[4]                      ; Reloj        ; Reloj       ; 1.000        ; -0.239     ; 2.036      ;
; -1.288 ; testbench:U1|control_velocidad:U2|cuenta[1]                                                    ; testbench:U1|control_velocidad:U2|cuentador[22]                                        ; Reloj        ; Reloj       ; 1.000        ; 0.133      ; 2.408      ;
; -1.287 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|dclk_cnt[5]                              ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|mx_coordinate[11]                ; Reloj        ; Reloj       ; 1.000        ; -0.239     ; 2.035      ;
; -1.287 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|dclk_cnt[5]                              ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|mx_coordinate[10]                ; Reloj        ; Reloj       ; 1.000        ; -0.239     ; 2.035      ;
; -1.287 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|dclk_cnt[5]                              ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|mx_coordinate[9]                 ; Reloj        ; Reloj       ; 1.000        ; -0.239     ; 2.035      ;
; -1.287 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|dclk_cnt[5]                              ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|mx_coordinate[8]                 ; Reloj        ; Reloj       ; 1.000        ; -0.239     ; 2.035      ;
; -1.287 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|dclk_cnt[5]                              ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|mx_coordinate[7]                 ; Reloj        ; Reloj       ; 1.000        ; -0.239     ; 2.035      ;
; -1.287 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|dclk_cnt[5]                              ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|mx_coordinate[6]                 ; Reloj        ; Reloj       ; 1.000        ; -0.239     ; 2.035      ;
; -1.287 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|dclk_cnt[5]                              ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|mx_coordinate[4]                 ; Reloj        ; Reloj       ; 1.000        ; -0.239     ; 2.035      ;
; -1.287 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|dclk_cnt[5]                              ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|mx_coordinate[3]                 ; Reloj        ; Reloj       ; 1.000        ; -0.239     ; 2.035      ;
; -1.287 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|dclk_cnt[5]                              ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|mx_coordinate[2]                 ; Reloj        ; Reloj       ; 1.000        ; -0.239     ; 2.035      ;
; -1.287 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|dclk_cnt[5]                              ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|mx_coordinate[1]                 ; Reloj        ; Reloj       ; 1.000        ; -0.239     ; 2.035      ;
; -1.287 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|dclk_cnt[5]                              ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|mx_coordinate[0]                 ; Reloj        ; Reloj       ; 1.000        ; -0.239     ; 2.035      ;
; -1.281 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|dclk_cnt[6]                              ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|oX_COORD[11]                     ; Reloj        ; Reloj       ; 1.000        ; -0.067     ; 2.201      ;
; -1.281 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|dclk_cnt[6]                              ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|oX_COORD[9]                      ; Reloj        ; Reloj       ; 1.000        ; -0.067     ; 2.201      ;
; -1.281 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|dclk_cnt[6]                              ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|oX_COORD[8]                      ; Reloj        ; Reloj       ; 1.000        ; -0.067     ; 2.201      ;
; -1.281 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|dclk_cnt[6]                              ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|oX_COORD[3]                      ; Reloj        ; Reloj       ; 1.000        ; -0.067     ; 2.201      ;
; -1.281 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|dclk_cnt[6]                              ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|oX_COORD[2]                      ; Reloj        ; Reloj       ; 1.000        ; -0.067     ; 2.201      ;
; -1.281 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|dclk_cnt[6]                              ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|oX_COORD[1]                      ; Reloj        ; Reloj       ; 1.000        ; -0.067     ; 2.201      ;
; -1.281 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|dclk_cnt[6]                              ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|oX_COORD[0]                      ; Reloj        ; Reloj       ; 1.000        ; -0.067     ; 2.201      ;
; -1.277 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|dclk_cnt[6]                              ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|oX_COORD[10]                     ; Reloj        ; Reloj       ; 1.000        ; -0.239     ; 2.025      ;
; -1.277 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|dclk_cnt[6]                              ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|mx_coordinate[11]                ; Reloj        ; Reloj       ; 1.000        ; -0.239     ; 2.025      ;
; -1.277 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|dclk_cnt[6]                              ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|mx_coordinate[10]                ; Reloj        ; Reloj       ; 1.000        ; -0.239     ; 2.025      ;
; -1.277 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|dclk_cnt[6]                              ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|mx_coordinate[9]                 ; Reloj        ; Reloj       ; 1.000        ; -0.239     ; 2.025      ;
; -1.277 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|dclk_cnt[6]                              ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|mx_coordinate[8]                 ; Reloj        ; Reloj       ; 1.000        ; -0.239     ; 2.025      ;
; -1.277 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|dclk_cnt[6]                              ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|oX_COORD[7]                      ; Reloj        ; Reloj       ; 1.000        ; -0.239     ; 2.025      ;
; -1.277 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|dclk_cnt[6]                              ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|oX_COORD[6]                      ; Reloj        ; Reloj       ; 1.000        ; -0.239     ; 2.025      ;
; -1.277 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|dclk_cnt[6]                              ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|mx_coordinate[7]                 ; Reloj        ; Reloj       ; 1.000        ; -0.239     ; 2.025      ;
; -1.277 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|dclk_cnt[6]                              ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|mx_coordinate[6]                 ; Reloj        ; Reloj       ; 1.000        ; -0.239     ; 2.025      ;
; -1.277 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|dclk_cnt[6]                              ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|oX_COORD[5]                      ; Reloj        ; Reloj       ; 1.000        ; -0.239     ; 2.025      ;
; -1.277 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|dclk_cnt[6]                              ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|oX_COORD[4]                      ; Reloj        ; Reloj       ; 1.000        ; -0.239     ; 2.025      ;
; -1.277 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|dclk_cnt[6]                              ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|mx_coordinate[4]                 ; Reloj        ; Reloj       ; 1.000        ; -0.239     ; 2.025      ;
; -1.277 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|dclk_cnt[6]                              ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|mx_coordinate[3]                 ; Reloj        ; Reloj       ; 1.000        ; -0.239     ; 2.025      ;
; -1.277 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|dclk_cnt[6]                              ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|mx_coordinate[2]                 ; Reloj        ; Reloj       ; 1.000        ; -0.239     ; 2.025      ;
; -1.277 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|dclk_cnt[6]                              ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|mx_coordinate[1]                 ; Reloj        ; Reloj       ; 1.000        ; -0.239     ; 2.025      ;
; -1.277 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|dclk_cnt[6]                              ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|mx_coordinate[0]                 ; Reloj        ; Reloj       ; 1.000        ; -0.239     ; 2.025      ;
; -1.276 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|dclk_cnt[12]                             ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|mx_coordinate[5]                 ; Reloj        ; Reloj       ; 1.000        ; -0.241     ; 2.022      ;
; -1.273 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|dclk_cnt[8]                              ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|mx_coordinate[5]                 ; Reloj        ; Reloj       ; 1.000        ; -0.241     ; 2.019      ;
; -1.273 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|dclk_cnt[1]                              ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|oX_COORD[11]                     ; Reloj        ; Reloj       ; 1.000        ; -0.067     ; 2.193      ;
; -1.273 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|dclk_cnt[1]                              ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|oX_COORD[9]                      ; Reloj        ; Reloj       ; 1.000        ; -0.067     ; 2.193      ;
; -1.273 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|dclk_cnt[1]                              ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|oX_COORD[8]                      ; Reloj        ; Reloj       ; 1.000        ; -0.067     ; 2.193      ;
; -1.273 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|dclk_cnt[1]                              ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|oX_COORD[3]                      ; Reloj        ; Reloj       ; 1.000        ; -0.067     ; 2.193      ;
; -1.273 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|dclk_cnt[1]                              ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|oX_COORD[2]                      ; Reloj        ; Reloj       ; 1.000        ; -0.067     ; 2.193      ;
; -1.273 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|dclk_cnt[1]                              ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|oX_COORD[1]                      ; Reloj        ; Reloj       ; 1.000        ; -0.067     ; 2.193      ;
; -1.273 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|dclk_cnt[1]                              ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|oX_COORD[0]                      ; Reloj        ; Reloj       ; 1.000        ; -0.067     ; 2.193      ;
; -1.272 ; testbench:U1|control_velocidad:U2|cuenta[0]                                                    ; testbench:U1|control_velocidad:U2|cuentador[21]                                        ; Reloj        ; Reloj       ; 1.000        ; 0.133      ; 2.392      ;
; -1.263 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|spi_ctrl_cnt[2]                          ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|mx_coordinate[5]                 ; Reloj        ; Reloj       ; 1.000        ; -0.249     ; 2.001      ;
; -1.262 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[11] ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; Reloj        ; Reloj       ; 1.000        ; -0.243     ; 2.006      ;
; -1.259 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|dclk_cnt[1]                              ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|oX_COORD[10]                     ; Reloj        ; Reloj       ; 1.000        ; -0.239     ; 2.007      ;
; -1.259 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|dclk_cnt[1]                              ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|mx_coordinate[11]                ; Reloj        ; Reloj       ; 1.000        ; -0.239     ; 2.007      ;
; -1.259 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|dclk_cnt[1]                              ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|mx_coordinate[10]                ; Reloj        ; Reloj       ; 1.000        ; -0.239     ; 2.007      ;
; -1.259 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|dclk_cnt[1]                              ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|mx_coordinate[9]                 ; Reloj        ; Reloj       ; 1.000        ; -0.239     ; 2.007      ;
; -1.259 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|dclk_cnt[1]                              ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|mx_coordinate[8]                 ; Reloj        ; Reloj       ; 1.000        ; -0.239     ; 2.007      ;
; -1.259 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|dclk_cnt[1]                              ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|oX_COORD[7]                      ; Reloj        ; Reloj       ; 1.000        ; -0.239     ; 2.007      ;
; -1.259 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|dclk_cnt[1]                              ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|oX_COORD[6]                      ; Reloj        ; Reloj       ; 1.000        ; -0.239     ; 2.007      ;
; -1.259 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|dclk_cnt[1]                              ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|mx_coordinate[7]                 ; Reloj        ; Reloj       ; 1.000        ; -0.239     ; 2.007      ;
; -1.259 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|dclk_cnt[1]                              ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|mx_coordinate[6]                 ; Reloj        ; Reloj       ; 1.000        ; -0.239     ; 2.007      ;
+--------+------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK'                                                                                                                                                                                                                                                                                            ;
+--------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                            ; To Node                                                                              ; Launch Clock                                                                           ; Latch Clock                                                                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+--------------+------------+------------+
; -0.679 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[5]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[5]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.042     ; 1.624      ;
; -0.679 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[5]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[3]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.042     ; 1.624      ;
; -0.679 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[5]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[1]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.042     ; 1.624      ;
; -0.679 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[5]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[0]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.042     ; 1.624      ;
; -0.679 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[5]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[2]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.042     ; 1.624      ;
; -0.679 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[5]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[4]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.042     ; 1.624      ;
; -0.678 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[4]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[5]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.042     ; 1.623      ;
; -0.678 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[4]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[3]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.042     ; 1.623      ;
; -0.678 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[4]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[1]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.042     ; 1.623      ;
; -0.678 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[4]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[0]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.042     ; 1.623      ;
; -0.678 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[4]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[2]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.042     ; 1.623      ;
; -0.678 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[4]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[4]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.042     ; 1.623      ;
; -0.634 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[5]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|m3wire_data[12]                 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.041     ; 1.580      ;
; -0.633 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[4]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|m3wire_data[12]                 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.041     ; 1.579      ;
; -0.619 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[4]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|m3wire_data[11]                 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.042     ; 1.564      ;
; -0.618 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[5]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|m3wire_data[11]                 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.042     ; 1.563      ;
; -0.618 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[5]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|m3wire_data[10]                 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.041     ; 1.564      ;
; -0.618 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[5]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|m3wire_data[8]                  ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.041     ; 1.564      ;
; -0.618 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[5]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|m3wire_data[2]                  ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.041     ; 1.564      ;
; -0.617 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[4]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|m3wire_data[10]                 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.041     ; 1.563      ;
; -0.617 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[4]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|m3wire_data[8]                  ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.041     ; 1.563      ;
; -0.617 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[4]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|m3wire_data[2]                  ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.041     ; 1.563      ;
; -0.611 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[2]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[5]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.042     ; 1.556      ;
; -0.611 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[2]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[3]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.042     ; 1.556      ;
; -0.611 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[2]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[1]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.042     ; 1.556      ;
; -0.611 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[2]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[0]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.042     ; 1.556      ;
; -0.611 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[2]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[2]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.042     ; 1.556      ;
; -0.611 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[2]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[4]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.042     ; 1.556      ;
; -0.577 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|msetup_st.0010                  ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|m3wire_data[12]                 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.038     ; 1.526      ;
; -0.572 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[3] ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|msetup_st.0000                  ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.500        ; -0.104     ; 0.955      ;
; -0.566 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[2]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|m3wire_data[12]                 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.041     ; 1.512      ;
; -0.565 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[1] ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|msetup_st.0000                  ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.500        ; -0.104     ; 0.948      ;
; -0.561 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|msetup_st.0010                  ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|m3wire_data[11]                 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.039     ; 1.509      ;
; -0.561 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|msetup_st.0010                  ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|m3wire_data[10]                 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.038     ; 1.510      ;
; -0.561 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|msetup_st.0010                  ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|m3wire_data[8]                  ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.038     ; 1.510      ;
; -0.561 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|msetup_st.0010                  ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|m3wire_data[2]                  ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.038     ; 1.510      ;
; -0.551 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[3]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[5]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.042     ; 1.496      ;
; -0.551 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[3]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[3]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.042     ; 1.496      ;
; -0.551 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[3]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[1]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.042     ; 1.496      ;
; -0.551 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[3]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[0]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.042     ; 1.496      ;
; -0.551 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[3]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[2]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.042     ; 1.496      ;
; -0.551 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[3]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[4]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.042     ; 1.496      ;
; -0.550 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[2]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|m3wire_data[11]                 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.042     ; 1.495      ;
; -0.550 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[2]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|m3wire_data[10]                 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.041     ; 1.496      ;
; -0.550 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[2]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|m3wire_data[8]                  ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.041     ; 1.496      ;
; -0.550 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[2]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|m3wire_data[2]                  ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.041     ; 1.496      ;
; -0.506 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[4]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|m3wire_data[14]                 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.041     ; 1.452      ;
; -0.506 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[4]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|m3wire_data[15]                 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.041     ; 1.452      ;
; -0.506 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[4]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|m3wire_data[3]                  ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.041     ; 1.452      ;
; -0.506 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[4]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|m3wire_data[1]                  ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.041     ; 1.452      ;
; -0.506 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[4]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|m3wire_data[0]                  ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.041     ; 1.452      ;
; -0.506 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[4]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|m3wire_data[7]                  ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.041     ; 1.452      ;
; -0.506 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[4]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|m3wire_data[5]                  ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.041     ; 1.452      ;
; -0.506 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[4]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|m3wire_data[4]                  ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.041     ; 1.452      ;
; -0.506 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[4]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|m3wire_data[6]                  ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.041     ; 1.452      ;
; -0.506 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[3]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|m3wire_data[12]                 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.041     ; 1.452      ;
; -0.503 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[0] ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSDATA ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; 0.180      ; 1.670      ;
; -0.500 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[5]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|m3wire_data[14]                 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.041     ; 1.446      ;
; -0.500 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[5]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|m3wire_data[15]                 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.041     ; 1.446      ;
; -0.500 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[5]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|m3wire_data[3]                  ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.041     ; 1.446      ;
; -0.500 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[5]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|m3wire_data[1]                  ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.041     ; 1.446      ;
; -0.500 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[5]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|m3wire_data[0]                  ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.041     ; 1.446      ;
; -0.500 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[5]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|m3wire_data[7]                  ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.041     ; 1.446      ;
; -0.500 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[5]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|m3wire_data[5]                  ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.041     ; 1.446      ;
; -0.500 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[5]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|m3wire_data[4]                  ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.041     ; 1.446      ;
; -0.500 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[5]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|m3wire_data[6]                  ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.041     ; 1.446      ;
; -0.500 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[1] ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSDATA ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; 0.180      ; 1.667      ;
; -0.495 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[2] ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|msetup_st.0000                  ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.500        ; -0.104     ; 0.878      ;
; -0.490 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[3]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|m3wire_data[11]                 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.042     ; 1.435      ;
; -0.490 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[3]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|m3wire_data[10]                 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.041     ; 1.436      ;
; -0.490 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[3]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|m3wire_data[8]                  ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.041     ; 1.436      ;
; -0.490 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[3]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|m3wire_data[2]                  ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.041     ; 1.436      ;
; -0.481 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[2]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|m3wire_data[15]                 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.041     ; 1.427      ;
; -0.476 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[1]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|m3wire_data[15]                 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.041     ; 1.422      ;
; -0.471 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[0] ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|msetup_st.0000                  ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.500        ; -0.104     ; 0.854      ;
; -0.442 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|msetup_st.0010                  ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|m3wire_data[14]                 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.038     ; 1.391      ;
; -0.442 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|msetup_st.0010                  ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|m3wire_data[15]                 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.038     ; 1.391      ;
; -0.442 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|msetup_st.0010                  ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|m3wire_data[3]                  ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.038     ; 1.391      ;
; -0.442 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|msetup_st.0010                  ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|m3wire_data[1]                  ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.038     ; 1.391      ;
; -0.442 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|msetup_st.0010                  ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|m3wire_data[0]                  ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.038     ; 1.391      ;
; -0.442 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|msetup_st.0010                  ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|m3wire_data[7]                  ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.038     ; 1.391      ;
; -0.442 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|msetup_st.0010                  ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|m3wire_data[5]                  ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.038     ; 1.391      ;
; -0.442 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|msetup_st.0010                  ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|m3wire_data[4]                  ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.038     ; 1.391      ;
; -0.442 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|msetup_st.0010                  ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|m3wire_data[6]                  ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.038     ; 1.391      ;
; -0.442 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[1]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|m3wire_data[10]                 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.041     ; 1.388      ;
; -0.435 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|m3wire_data[5]                  ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSDATA ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.500        ; 0.238      ; 1.160      ;
; -0.431 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[2]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|m3wire_data[14]                 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.041     ; 1.377      ;
; -0.431 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[2]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|m3wire_data[3]                  ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.041     ; 1.377      ;
; -0.431 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[2]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|m3wire_data[1]                  ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.041     ; 1.377      ;
; -0.431 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[2]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|m3wire_data[0]                  ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.041     ; 1.377      ;
; -0.431 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[2]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|m3wire_data[7]                  ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.041     ; 1.377      ;
; -0.431 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[2]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|m3wire_data[5]                  ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.041     ; 1.377      ;
; -0.431 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[2]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|m3wire_data[4]                  ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.041     ; 1.377      ;
; -0.431 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[2]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|m3wire_data[6]                  ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.041     ; 1.377      ;
; -0.421 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[4]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|m3wire_data[13]                 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; 0.154      ; 1.562      ;
; -0.418 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[5]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|m3wire_data[13]                 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; 0.154      ; 1.559      ;
; -0.418 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mACK   ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|msetup_st.0000                  ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.500        ; -0.104     ; 0.801      ;
; -0.410 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[3] ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|msetup_st.0011                  ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.500        ; -0.104     ; 0.793      ;
; -0.407 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[3] ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|m3wire_str                      ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.500        ; -0.104     ; 0.790      ;
; -0.405 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|m3wire_str                      ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[4] ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.500        ; 0.018      ; 0.910      ;
+--------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'testbench:U1|DE2_LTM_Control:U5|div[0]'                                                                                                                                                                                                                                                                                                                    ;
+-------+--------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                ; To Node                                                                                                                                                                  ; Launch Clock                           ; Latch Clock                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+
; 0.126 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[1]  ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a38~porta_address_reg0 ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.224      ; 0.454      ;
; 0.181 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[12] ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[12]                                                                                                 ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[14] ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[14]                                                                                                 ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[16] ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[16]                                                                                                 ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[17] ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[17]                                                                                                 ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[15] ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[15]                                                                                                 ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[13] ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[13]                                                                                                 ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[0]  ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[0]                                                                                                  ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[7]  ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[7]                                                                                                  ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[8]  ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[8]                                                                                                  ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[9]  ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[9]                                                                                                  ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[3]  ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[3]                                                                                                  ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[2]  ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[2]                                                                                                  ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[1]  ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[1]                                                                                                  ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[4]  ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[4]                                                                                                  ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[5]  ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[5]                                                                                                  ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[10] ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[10]                                                                                                 ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[11] ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[11]                                                                                                 ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.182 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[18] ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[18]                                                                                                 ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[6]  ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[6]                                                                                                  ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.194 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|mvd             ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oVD                                                                                                             ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.042      ; 0.320      ;
; 0.243 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[10] ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a46~porta_address_reg0 ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.232      ; 0.579      ;
; 0.260 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[11] ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a46~porta_address_reg0 ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.233      ; 0.597      ;
; 0.273 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[12] ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a46~porta_address_reg0 ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.233      ; 0.610      ;
; 0.282 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[3]  ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a3~porta_address_reg0  ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.233      ; 0.619      ;
; 0.284 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[0]  ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a0~porta_address_reg0  ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.228      ; 0.616      ;
; 0.294 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[8]  ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a36~porta_address_reg0 ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.221      ; 0.619      ;
; 0.296 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[0]  ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a2~porta_address_reg0  ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.231      ; 0.631      ;
; 0.298 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[5]  ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a38~porta_address_reg0 ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.224      ; 0.626      ;
; 0.300 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|x_cnt[2]        ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|x_cnt[2]                                                                                                        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|x_cnt[1]        ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|x_cnt[1]                                                                                                        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.042      ; 0.426      ;
; 0.302 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[2]  ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a36~porta_address_reg0 ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.216      ; 0.622      ;
; 0.303 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|x_cnt[3]        ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|x_cnt[3]                                                                                                        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.042      ; 0.429      ;
; 0.304 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|y_cnt[7]        ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|y_cnt[7]                                                                                                        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.042      ; 0.430      ;
; 0.304 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|y_cnt[5]        ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|y_cnt[5]                                                                                                        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.042      ; 0.430      ;
; 0.305 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|y_cnt[4]        ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|y_cnt[4]                                                                                                        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.042      ; 0.431      ;
; 0.305 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|x_cnt[7]        ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|x_cnt[7]                                                                                                        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.042      ; 0.431      ;
; 0.306 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|y_cnt[6]        ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|y_cnt[6]                                                                                                        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.042      ; 0.432      ;
; 0.306 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|x_cnt[6]        ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|x_cnt[6]                                                                                                        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.042      ; 0.432      ;
; 0.308 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[3]  ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a32~porta_address_reg0 ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.206      ; 0.618      ;
; 0.310 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|x_cnt[4]        ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|x_cnt[4]                                                                                                        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.042      ; 0.436      ;
; 0.312 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|x_cnt[9]        ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|x_cnt[9]                                                                                                        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.042      ; 0.438      ;
; 0.312 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|x_cnt[8]        ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|x_cnt[8]                                                                                                        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.042      ; 0.438      ;
; 0.313 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|y_cnt[8]        ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|y_cnt[8]                                                                                                        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.042      ; 0.439      ;
; 0.313 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|x_cnt[0]        ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|x_cnt[0]                                                                                                        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.042      ; 0.439      ;
; 0.319 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[2]  ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a14~porta_address_reg0 ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.206      ; 0.629      ;
; 0.325 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[12] ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a1~porta_address_reg0  ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.231      ; 0.660      ;
; 0.325 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[7]  ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a36~porta_address_reg0 ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.221      ; 0.650      ;
; 0.326 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[12] ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a2~porta_address_reg0  ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.227      ; 0.657      ;
; 0.326 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[9]  ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a1~porta_address_reg0  ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.231      ; 0.661      ;
; 0.327 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[12] ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a3~porta_address_reg0  ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.229      ; 0.660      ;
; 0.329 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[5]  ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a1~porta_address_reg0  ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.235      ; 0.668      ;
; 0.334 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[7]  ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a33~porta_address_reg0 ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.217      ; 0.655      ;
; 0.334 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[7]  ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a1~porta_address_reg0  ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.235      ; 0.673      ;
; 0.340 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|mhd             ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oHD                                                                                                             ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.042      ; 0.466      ;
; 0.341 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[9]  ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a36~porta_address_reg0 ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.217      ; 0.662      ;
; 0.342 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[7]  ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a14~porta_address_reg0 ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.211      ; 0.657      ;
; 0.350 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[5]  ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a2~porta_address_reg0  ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.231      ; 0.685      ;
; 0.351 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[7]  ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a3~porta_address_reg0  ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.233      ; 0.688      ;
; 0.353 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[5]  ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a3~porta_address_reg0  ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.233      ; 0.690      ;
; 0.355 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|y_cnt[9]        ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|y_cnt[9]                                                                                                        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.042      ; 0.481      ;
; 0.357 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|y_cnt[1]        ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|y_cnt[1]                                                                                                        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.042      ; 0.483      ;
; 0.359 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[9]  ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a33~porta_address_reg0 ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.213      ; 0.676      ;
; 0.361 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[7]  ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a32~porta_address_reg0 ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.206      ; 0.671      ;
; 0.389 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[8]  ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a45~porta_address_reg0 ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.240      ; 0.733      ;
; 0.393 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[1]  ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a6~porta_address_reg0  ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.233      ; 0.730      ;
; 0.397 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[1]  ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a2~porta_address_reg0  ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.231      ; 0.732      ;
; 0.400 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[1]  ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a1~porta_address_reg0  ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.235      ; 0.739      ;
; 0.402 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[1]  ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a3~porta_address_reg0  ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.233      ; 0.739      ;
; 0.406 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[11] ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a6~porta_address_reg0  ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.229      ; 0.739      ;
; 0.412 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[5]  ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a36~porta_address_reg0 ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.221      ; 0.737      ;
; 0.414 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[6]  ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a41~porta_address_reg0 ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.219      ; 0.737      ;
; 0.414 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[12] ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a45~porta_address_reg0 ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.236      ; 0.754      ;
; 0.416 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|x_cnt[10]       ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|x_cnt[10]                                                                                                       ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.042      ; 0.542      ;
; 0.417 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[8]  ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a1~porta_address_reg0  ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.235      ; 0.756      ;
; 0.418 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[3]  ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a1~porta_address_reg0  ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.235      ; 0.757      ;
; 0.422 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[11] ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a1~porta_address_reg0  ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.231      ; 0.757      ;
; 0.422 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[11] ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a39~porta_address_reg0 ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.226      ; 0.752      ;
; 0.427 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[1]  ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a33~porta_address_reg0 ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.217      ; 0.748      ;
; 0.429 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[5]  ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a33~porta_address_reg0 ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.217      ; 0.750      ;
; 0.433 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[11] ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a16~porta_address_reg0 ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.222      ; 0.759      ;
; 0.434 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[5]  ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a0~porta_address_reg0  ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.228      ; 0.766      ;
; 0.434 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[0]  ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a1~porta_address_reg0  ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.235      ; 0.773      ;
; 0.436 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[1]  ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a32~porta_address_reg0 ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.206      ; 0.746      ;
; 0.440 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[2]  ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a38~porta_address_reg0 ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.219      ; 0.763      ;
; 0.441 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[8]  ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a3~porta_address_reg0  ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.233      ; 0.778      ;
; 0.441 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[1]  ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a14~porta_address_reg0 ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.211      ; 0.756      ;
; 0.446 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[0]  ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a3~porta_address_reg0  ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.233      ; 0.783      ;
; 0.446 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[12] ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a39~porta_address_reg0 ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.226      ; 0.776      ;
; 0.449 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|x_cnt[1]        ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|x_cnt[2]                                                                                                        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.042      ; 0.575      ;
; 0.452 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[10] ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a1~porta_address_reg0  ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.230      ; 0.786      ;
; 0.452 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[11] ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a41~porta_address_reg0 ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.216      ; 0.772      ;
; 0.452 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|x_cnt[3]        ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|x_cnt[4]                                                                                                        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.042      ; 0.578      ;
; 0.453 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|y_cnt[5]        ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|y_cnt[6]                                                                                                        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.042      ; 0.579      ;
; 0.453 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|y_cnt[7]        ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|y_cnt[8]                                                                                                        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.042      ; 0.579      ;
; 0.454 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[7]  ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a2~porta_address_reg0  ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.231      ; 0.789      ;
; 0.454 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[5]  ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|imagen_fondo:u0|altsyncram:altsyncram_component|altsyncram_g681:auto_generated|ram_block1a14~porta_address_reg0 ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.211      ; 0.769      ;
; 0.454 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|x_cnt[7]        ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|x_cnt[8]                                                                                                        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.042      ; 0.580      ;
; 0.455 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|x_cnt[5]        ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|x_cnt[6]                                                                                                        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.042      ; 0.581      ;
; 0.456 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|y_cnt[2]        ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|y_cnt[2]                                                                                                        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.042      ; 0.582      ;
+-------+--------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'Reloj'                                                                                                                                                                                                                                            ;
+-------+------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                      ; To Node                                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.175 ; testbench:U1|DE2_LTM_Control:U5|touch_irq_detector:u5|touch_en_clr                             ; testbench:U1|DE2_LTM_Control:U5|touch_irq_detector:u5|touch_en_clr                             ; Reloj        ; Reloj       ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; testbench:U1|DE2_LTM_Control:U5|touch_irq_detector:u5|touch_en                                 ; testbench:U1|DE2_LTM_Control:U5|touch_irq_detector:u5|touch_en                                 ; Reloj        ; Reloj       ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|mdclk                                    ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|mdclk                                    ; Reloj        ; Reloj       ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|y_coordinate_config                      ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|y_coordinate_config                      ; Reloj        ; Reloj       ; 0.000        ; 0.048      ; 0.307      ;
; 0.181 ; testbench:U1|Codificador:U3|cuenta_sig[3]                                                      ; testbench:U1|Codificador:U3|cuenta_sig[3]                                                      ; Reloj        ; Reloj       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; testbench:U1|Codificador:U3|cuenta_sig[2]                                                      ; testbench:U1|Codificador:U3|cuenta_sig[2]                                                      ; Reloj        ; Reloj       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; testbench:U1|Codificador:U3|cuenta_sig[1]                                                      ; testbench:U1|Codificador:U3|cuenta_sig[1]                                                      ; Reloj        ; Reloj       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; testbench:U1|Codificador:U3|cuenta_sig[0]                                                      ; testbench:U1|Codificador:U3|cuenta_sig[0]                                                      ; Reloj        ; Reloj       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|spi_ctrl_cnt[6]                          ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|spi_ctrl_cnt[6]                          ; Reloj        ; Reloj       ; 0.000        ; 0.049      ; 0.314      ;
; 0.182 ; testbench:U1|control_velocidad:U2|ESTADO.S1                                                    ; testbench:U1|control_velocidad:U2|ESTADO.S1                                                    ; Reloj        ; Reloj       ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; testbench:U1|control_velocidad:U2|ESTADO.S2_MENOS                                              ; testbench:U1|control_velocidad:U2|ESTADO.S2_MENOS                                              ; Reloj        ; Reloj       ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; testbench:U1|control_velocidad:U2|ESTADO.S2_MAS                                                ; testbench:U1|control_velocidad:U2|ESTADO.S2_MAS                                                ; Reloj        ; Reloj       ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|my_coordinate[7]                         ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|my_coordinate[8]                         ; Reloj        ; Reloj       ; 0.000        ; 0.048      ; 0.314      ;
; 0.183 ; control_motor:U2|Estado_actual~12                                                              ; control_motor:U2|Estado_actual~12                                                              ; Reloj        ; Reloj       ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; testbench:U1|control_velocidad:U2|cuenta[0]                                                    ; testbench:U1|control_velocidad:U2|cuenta[0]                                                    ; Reloj        ; Reloj       ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|d2_PENIRQ_n                              ; testbench:U1|DE2_LTM_Control:U5|touch_irq_detector:u5|touch_en                                 ; Reloj        ; Reloj       ; 0.000        ; 0.048      ; 0.315      ;
; 0.184 ; control_motor:U2|Estado_actual~14                                                              ; control_motor:U2|Estado_actual~14                                                              ; Reloj        ; Reloj       ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; control_motor:U2|Estado_actual~13                                                              ; control_motor:U2|Estado_actual~13                                                              ; Reloj        ; Reloj       ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|my_coordinate[5]                         ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|my_coordinate[6]                         ; Reloj        ; Reloj       ; 0.000        ; 0.048      ; 0.316      ;
; 0.186 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|my_coordinate[8]                         ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|my_coordinate[9]                         ; Reloj        ; Reloj       ; 0.000        ; 0.048      ; 0.318      ;
; 0.186 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|my_coordinate[4]                         ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|my_coordinate[5]                         ; Reloj        ; Reloj       ; 0.000        ; 0.048      ; 0.318      ;
; 0.187 ; testbench:U1|control_velocidad:U2|cuentador[25]                                                ; testbench:U1|control_velocidad:U2|cuentador[25]                                                ; Reloj        ; Reloj       ; 0.000        ; 0.047      ; 0.318      ;
; 0.187 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|my_coordinate[1]                         ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|my_coordinate[2]                         ; Reloj        ; Reloj       ; 0.000        ; 0.048      ; 0.319      ;
; 0.188 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|mdata_in[3]                              ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|mdata_in[4]                              ; Reloj        ; Reloj       ; 0.000        ; 0.041      ; 0.313      ;
; 0.188 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|my_coordinate[0]                         ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|my_coordinate[1]                         ; Reloj        ; Reloj       ; 0.000        ; 0.048      ; 0.320      ;
; 0.189 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|mdata_in[6]                              ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|mdata_in[7]                              ; Reloj        ; Reloj       ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|mdata_in[1]                              ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|mdata_in[2]                              ; Reloj        ; Reloj       ; 0.000        ; 0.041      ; 0.314      ;
; 0.190 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|mdata_in[2]                              ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|mdata_in[3]                              ; Reloj        ; Reloj       ; 0.000        ; 0.041      ; 0.315      ;
; 0.191 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|mdata_in[4]                              ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|mdata_in[5]                              ; Reloj        ; Reloj       ; 0.000        ; 0.041      ; 0.316      ;
; 0.192 ; testbench:U1|DE2_LTM_Control:U5|touch_irq_detector:u5|touch_delay_cnt[24]                      ; testbench:U1|DE2_LTM_Control:U5|touch_irq_detector:u5|touch_delay_cnt[24]                      ; Reloj        ; Reloj       ; 0.000        ; 0.049      ; 0.325      ;
; 0.193 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|mx_coordinate[7]                         ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|mx_coordinate[8]                         ; Reloj        ; Reloj       ; 0.000        ; 0.041      ; 0.318      ;
; 0.193 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|mx_coordinate[7]                         ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|oX_COORD[7]                              ; Reloj        ; Reloj       ; 0.000        ; 0.041      ; 0.318      ;
; 0.193 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|mx_coordinate[6]                         ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|oX_COORD[6]                              ; Reloj        ; Reloj       ; 0.000        ; 0.041      ; 0.318      ;
; 0.193 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|mx_coordinate[6]                         ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|mx_coordinate[7]                         ; Reloj        ; Reloj       ; 0.000        ; 0.041      ; 0.318      ;
; 0.200 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|mx_coordinate[8]                         ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|mx_coordinate[9]                         ; Reloj        ; Reloj       ; 0.000        ; 0.041      ; 0.325      ;
; 0.201 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|mx_coordinate[9]                         ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|mx_coordinate[10]                        ; Reloj        ; Reloj       ; 0.000        ; 0.041      ; 0.326      ;
; 0.202 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|mx_coordinate[3]                         ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|mx_coordinate[4]                         ; Reloj        ; Reloj       ; 0.000        ; 0.041      ; 0.327      ;
; 0.204 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|Cont[21]                                        ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|Cont[21]                                        ; Reloj        ; Reloj       ; 0.000        ; 0.042      ; 0.330      ;
; 0.212 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|spi_ctrl_cnt[0]                          ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|spi_ctrl_cnt[1]                          ; Reloj        ; Reloj       ; 0.000        ; 0.049      ; 0.345      ;
; 0.234 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|my_coordinate[11]                        ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|oY_COORD[11]                             ; Reloj        ; Reloj       ; 0.000        ; 0.064      ; 0.382      ;
; 0.250 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|my_coordinate[3]                         ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|my_coordinate[4]                         ; Reloj        ; Reloj       ; 0.000        ; 0.048      ; 0.382      ;
; 0.257 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|mx_coordinate[8]                         ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|oX_COORD[8]                              ; Reloj        ; Reloj       ; 0.000        ; 0.220      ; 0.561      ;
; 0.258 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|dclk_cnt[4]                              ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|dclk_cnt[5]                              ; Reloj        ; Reloj       ; 0.000        ; 0.243      ; 0.585      ;
; 0.261 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|my_coordinate[9]                         ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|my_coordinate[10]                        ; Reloj        ; Reloj       ; 0.000        ; 0.048      ; 0.393      ;
; 0.261 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|my_coordinate[6]                         ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|my_coordinate[7]                         ; Reloj        ; Reloj       ; 0.000        ; 0.048      ; 0.393      ;
; 0.261 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|dclk_cnt[4]                              ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|dclk_cnt[6]                              ; Reloj        ; Reloj       ; 0.000        ; 0.243      ; 0.588      ;
; 0.263 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|mx_coordinate[4]                         ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|oX_COORD[4]                              ; Reloj        ; Reloj       ; 0.000        ; 0.041      ; 0.388      ;
; 0.266 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|mx_coordinate[4]                         ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|mx_coordinate[5]                         ; Reloj        ; Reloj       ; 0.000        ; 0.039      ; 0.389      ;
; 0.269 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|mx_coordinate[10]                        ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|mx_coordinate[11]                        ; Reloj        ; Reloj       ; 0.000        ; 0.041      ; 0.394      ;
; 0.270 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|mx_coordinate[10]                        ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|oX_COORD[10]                             ; Reloj        ; Reloj       ; 0.000        ; 0.041      ; 0.395      ;
; 0.271 ; testbench:U1|Codificador:U3|Q_ahora[5]                                                         ; testbench:U1|Codificador:U3|Q_antes_estado.S3                                                  ; Reloj        ; Reloj       ; 0.000        ; 0.039      ; 0.394      ;
; 0.274 ; testbench:U1|control_velocidad:U2|cuentador[14]                                                ; testbench:U1|control_velocidad:U2|cuentador[15]                                                ; Reloj        ; Reloj       ; 0.000        ; 0.226      ; 0.584      ;
; 0.274 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|mx_coordinate[0]                         ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|mx_coordinate[1]                         ; Reloj        ; Reloj       ; 0.000        ; 0.041      ; 0.399      ;
; 0.275 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|mx_coordinate[2]                         ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|mx_coordinate[3]                         ; Reloj        ; Reloj       ; 0.000        ; 0.041      ; 0.400      ;
; 0.276 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|mx_coordinate[1]                         ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|mx_coordinate[2]                         ; Reloj        ; Reloj       ; 0.000        ; 0.041      ; 0.401      ;
; 0.277 ; testbench:U1|control_velocidad:U2|cuentador[14]                                                ; testbench:U1|control_velocidad:U2|cuentador[16]                                                ; Reloj        ; Reloj       ; 0.000        ; 0.226      ; 0.587      ;
; 0.281 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[1]  ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[1]  ; Reloj        ; Reloj       ; 0.000        ; 0.049      ; 0.414      ;
; 0.284 ; testbench:U1|DE2_LTM_Control:U5|touch_irq_detector:u5|touch_delay_cnt[11]                      ; testbench:U1|DE2_LTM_Control:U5|touch_irq_detector:u5|touch_delay_cnt[11]                      ; Reloj        ; Reloj       ; 0.000        ; 0.048      ; 0.416      ;
; 0.285 ; testbench:U1|DE2_LTM_Control:U5|touch_irq_detector:u5|touch_delay_cnt[9]                       ; testbench:U1|DE2_LTM_Control:U5|touch_irq_detector:u5|touch_delay_cnt[9]                       ; Reloj        ; Reloj       ; 0.000        ; 0.048      ; 0.417      ;
; 0.285 ; testbench:U1|DE2_LTM_Control:U5|touch_irq_detector:u5|touch_delay_cnt[12]                      ; testbench:U1|DE2_LTM_Control:U5|touch_irq_detector:u5|touch_delay_cnt[12]                      ; Reloj        ; Reloj       ; 0.000        ; 0.049      ; 0.418      ;
; 0.285 ; testbench:U1|DE2_LTM_Control:U5|touch_irq_detector:u5|touch_delay_cnt[13]                      ; testbench:U1|DE2_LTM_Control:U5|touch_irq_detector:u5|touch_delay_cnt[13]                      ; Reloj        ; Reloj       ; 0.000        ; 0.049      ; 0.418      ;
; 0.285 ; testbench:U1|DE2_LTM_Control:U5|touch_irq_detector:u5|touch_delay_cnt[15]                      ; testbench:U1|DE2_LTM_Control:U5|touch_irq_detector:u5|touch_delay_cnt[15]                      ; Reloj        ; Reloj       ; 0.000        ; 0.049      ; 0.418      ;
; 0.285 ; testbench:U1|DE2_LTM_Control:U5|touch_irq_detector:u5|touch_delay_cnt[17]                      ; testbench:U1|DE2_LTM_Control:U5|touch_irq_detector:u5|touch_delay_cnt[17]                      ; Reloj        ; Reloj       ; 0.000        ; 0.049      ; 0.418      ;
; 0.286 ; testbench:U1|DE2_LTM_Control:U5|touch_irq_detector:u5|touch_delay_cnt[1]                       ; testbench:U1|DE2_LTM_Control:U5|touch_irq_detector:u5|touch_delay_cnt[1]                       ; Reloj        ; Reloj       ; 0.000        ; 0.048      ; 0.418      ;
; 0.286 ; testbench:U1|DE2_LTM_Control:U5|touch_irq_detector:u5|touch_delay_cnt[5]                       ; testbench:U1|DE2_LTM_Control:U5|touch_irq_detector:u5|touch_delay_cnt[5]                       ; Reloj        ; Reloj       ; 0.000        ; 0.048      ; 0.418      ;
; 0.286 ; testbench:U1|DE2_LTM_Control:U5|touch_irq_detector:u5|touch_delay_cnt[7]                       ; testbench:U1|DE2_LTM_Control:U5|touch_irq_detector:u5|touch_delay_cnt[7]                       ; Reloj        ; Reloj       ; 0.000        ; 0.048      ; 0.418      ;
; 0.286 ; testbench:U1|DE2_LTM_Control:U5|touch_irq_detector:u5|touch_delay_cnt[10]                      ; testbench:U1|DE2_LTM_Control:U5|touch_irq_detector:u5|touch_delay_cnt[10]                      ; Reloj        ; Reloj       ; 0.000        ; 0.048      ; 0.418      ;
; 0.286 ; testbench:U1|DE2_LTM_Control:U5|touch_irq_detector:u5|touch_delay_cnt[14]                      ; testbench:U1|DE2_LTM_Control:U5|touch_irq_detector:u5|touch_delay_cnt[14]                      ; Reloj        ; Reloj       ; 0.000        ; 0.049      ; 0.419      ;
; 0.286 ; testbench:U1|DE2_LTM_Control:U5|touch_irq_detector:u5|touch_delay_cnt[19]                      ; testbench:U1|DE2_LTM_Control:U5|touch_irq_detector:u5|touch_delay_cnt[19]                      ; Reloj        ; Reloj       ; 0.000        ; 0.049      ; 0.419      ;
; 0.286 ; testbench:U1|DE2_LTM_Control:U5|touch_irq_detector:u5|touch_delay_cnt[21]                      ; testbench:U1|DE2_LTM_Control:U5|touch_irq_detector:u5|touch_delay_cnt[21]                      ; Reloj        ; Reloj       ; 0.000        ; 0.049      ; 0.419      ;
; 0.286 ; testbench:U1|DE2_LTM_Control:U5|touch_irq_detector:u5|touch_delay_cnt[23]                      ; testbench:U1|DE2_LTM_Control:U5|touch_irq_detector:u5|touch_delay_cnt[23]                      ; Reloj        ; Reloj       ; 0.000        ; 0.049      ; 0.419      ;
; 0.286 ; testbench:U1|control_velocidad:U2|cuentador[16]                                                ; testbench:U1|control_velocidad:U2|cuentador[16]                                                ; Reloj        ; Reloj       ; 0.000        ; 0.047      ; 0.417      ;
; 0.287 ; testbench:U1|DE2_LTM_Control:U5|touch_irq_detector:u5|touch_delay_cnt[8]                       ; testbench:U1|DE2_LTM_Control:U5|touch_irq_detector:u5|touch_delay_cnt[8]                       ; Reloj        ; Reloj       ; 0.000        ; 0.048      ; 0.419      ;
; 0.287 ; testbench:U1|DE2_LTM_Control:U5|touch_irq_detector:u5|touch_delay_cnt[2]                       ; testbench:U1|DE2_LTM_Control:U5|touch_irq_detector:u5|touch_delay_cnt[2]                       ; Reloj        ; Reloj       ; 0.000        ; 0.048      ; 0.419      ;
; 0.287 ; testbench:U1|DE2_LTM_Control:U5|touch_irq_detector:u5|touch_delay_cnt[3]                       ; testbench:U1|DE2_LTM_Control:U5|touch_irq_detector:u5|touch_delay_cnt[3]                       ; Reloj        ; Reloj       ; 0.000        ; 0.048      ; 0.419      ;
; 0.287 ; testbench:U1|DE2_LTM_Control:U5|touch_irq_detector:u5|touch_delay_cnt[16]                      ; testbench:U1|DE2_LTM_Control:U5|touch_irq_detector:u5|touch_delay_cnt[16]                      ; Reloj        ; Reloj       ; 0.000        ; 0.049      ; 0.420      ;
; 0.287 ; testbench:U1|DE2_LTM_Control:U5|touch_irq_detector:u5|touch_delay_cnt[18]                      ; testbench:U1|DE2_LTM_Control:U5|touch_irq_detector:u5|touch_delay_cnt[18]                      ; Reloj        ; Reloj       ; 0.000        ; 0.049      ; 0.420      ;
; 0.288 ; testbench:U1|control_velocidad:U2|cuentador[20]                                                ; testbench:U1|control_velocidad:U2|cuentador[20]                                                ; Reloj        ; Reloj       ; 0.000        ; 0.047      ; 0.419      ;
; 0.288 ; testbench:U1|control_velocidad:U2|cuentador[24]                                                ; testbench:U1|control_velocidad:U2|cuentador[24]                                                ; Reloj        ; Reloj       ; 0.000        ; 0.047      ; 0.419      ;
; 0.288 ; testbench:U1|DE2_LTM_Control:U5|touch_irq_detector:u5|touch_delay_cnt[4]                       ; testbench:U1|DE2_LTM_Control:U5|touch_irq_detector:u5|touch_delay_cnt[4]                       ; Reloj        ; Reloj       ; 0.000        ; 0.048      ; 0.420      ;
; 0.288 ; testbench:U1|DE2_LTM_Control:U5|touch_irq_detector:u5|touch_delay_cnt[20]                      ; testbench:U1|DE2_LTM_Control:U5|touch_irq_detector:u5|touch_delay_cnt[20]                      ; Reloj        ; Reloj       ; 0.000        ; 0.049      ; 0.421      ;
; 0.289 ; testbench:U1|control_velocidad:U2|cuentador[21]                                                ; testbench:U1|control_velocidad:U2|cuentador[21]                                                ; Reloj        ; Reloj       ; 0.000        ; 0.047      ; 0.420      ;
; 0.289 ; testbench:U1|control_velocidad:U2|cuentador[17]                                                ; testbench:U1|control_velocidad:U2|cuentador[17]                                                ; Reloj        ; Reloj       ; 0.000        ; 0.047      ; 0.420      ;
; 0.289 ; testbench:U1|control_velocidad:U2|cuentador[19]                                                ; testbench:U1|control_velocidad:U2|cuentador[19]                                                ; Reloj        ; Reloj       ; 0.000        ; 0.047      ; 0.420      ;
; 0.289 ; testbench:U1|control_velocidad:U2|cuentador[22]                                                ; testbench:U1|control_velocidad:U2|cuentador[22]                                                ; Reloj        ; Reloj       ; 0.000        ; 0.047      ; 0.420      ;
; 0.291 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[15] ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[15] ; Reloj        ; Reloj       ; 0.000        ; 0.049      ; 0.424      ;
; 0.291 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|dclk_cnt[15]                             ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|dclk_cnt[15]                             ; Reloj        ; Reloj       ; 0.000        ; 0.049      ; 0.424      ;
; 0.291 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|Cont[4]                                         ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|Cont[4]                                         ; Reloj        ; Reloj       ; 0.000        ; 0.043      ; 0.418      ;
; 0.291 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|Cont[6]                                         ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|Cont[6]                                         ; Reloj        ; Reloj       ; 0.000        ; 0.043      ; 0.418      ;
; 0.292 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[0]  ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[0]  ; Reloj        ; Reloj       ; 0.000        ; 0.049      ; 0.425      ;
; 0.292 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[3]  ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[3]  ; Reloj        ; Reloj       ; 0.000        ; 0.049      ; 0.425      ;
; 0.292 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[5]  ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[5]  ; Reloj        ; Reloj       ; 0.000        ; 0.049      ; 0.425      ;
; 0.292 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[11] ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[11] ; Reloj        ; Reloj       ; 0.000        ; 0.049      ; 0.425      ;
; 0.292 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[13] ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[13] ; Reloj        ; Reloj       ; 0.000        ; 0.049      ; 0.425      ;
; 0.292 ; testbench:U1|control_velocidad:U2|cuentador[10]                                                ; testbench:U1|control_velocidad:U2|cuentador[10]                                                ; Reloj        ; Reloj       ; 0.000        ; 0.041      ; 0.417      ;
; 0.292 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|dclk_cnt[11]                             ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|dclk_cnt[11]                             ; Reloj        ; Reloj       ; 0.000        ; 0.049      ; 0.425      ;
; 0.292 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|dclk_cnt[1]                              ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|dclk_cnt[1]                              ; Reloj        ; Reloj       ; 0.000        ; 0.049      ; 0.425      ;
; 0.292 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|dclk_cnt[3]                              ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|dclk_cnt[3]                              ; Reloj        ; Reloj       ; 0.000        ; 0.049      ; 0.425      ;
; 0.292 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|dclk_cnt[13]                             ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|dclk_cnt[13]                             ; Reloj        ; Reloj       ; 0.000        ; 0.049      ; 0.425      ;
; 0.292 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|Cont[11]                                        ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|Cont[11]                                        ; Reloj        ; Reloj       ; 0.000        ; 0.042      ; 0.418      ;
+-------+------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK'                                                                                                                                                                                                                                                                                               ;
+-------+--------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                            ; To Node                                                                                 ; Launch Clock                                                                           ; Latch Clock                                                                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.179 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSCLK  ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSCLK     ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.044      ; 0.307      ;
; 0.182 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|m3wire_str                      ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|m3wire_str                         ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|msetup_st.0011                  ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|msetup_st.0011                     ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.041      ; 0.307      ;
; 0.188 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[0]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[0]                       ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.042      ; 0.314      ;
; 0.191 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[5]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[5]                       ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.042      ; 0.317      ;
; 0.195 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|msetup_st.0000                  ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|msetup_st.0001                     ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.041      ; 0.320      ;
; 0.262 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|msetup_st.0001                  ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|msetup_st.0010                     ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.041      ; 0.387      ;
; 0.300 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|msetup_st.0011                  ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|msetup_st.0100                     ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.041      ; 0.425      ;
; 0.301 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|msetup_st.0010                  ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|msetup_st.0011                     ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.041      ; 0.426      ;
; 0.310 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[1] ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[1]    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.044      ; 0.438      ;
; 0.312 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[3] ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[3]    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.044      ; 0.440      ;
; 0.313 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[4]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[4]                       ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.042      ; 0.439      ;
; 0.313 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[2] ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[2]    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.044      ; 0.441      ;
; 0.319 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[4] ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[4]    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.044      ; 0.447      ;
; 0.320 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[0] ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[0]    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.044      ; 0.448      ;
; 0.321 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[3]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[3]                       ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.042      ; 0.447      ;
; 0.321 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[1]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[1]                       ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.042      ; 0.447      ;
; 0.322 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[2]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[2]                       ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.042      ; 0.448      ;
; 0.327 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|msetup_st.0100                  ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|msetup_st.0000                     ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.041      ; 0.452      ;
; 0.341 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[4] ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSCLK     ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.044      ; 0.469      ;
; 0.342 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[4]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|m3wire_data[13]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.246      ; 0.672      ;
; 0.377 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[4]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|m3wire_data[2]                     ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.042      ; 0.503      ;
; 0.389 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[3]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|m3wire_data[11]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.042      ; 0.515      ;
; 0.392 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[4]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|m3wire_data[12]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.042      ; 0.518      ;
; 0.408 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mACK   ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mACK      ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.044      ; 0.536      ;
; 0.417 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[3]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|m3wire_data[4]                     ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.043      ; 0.544      ;
; 0.421 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[4]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|m3wire_data[11]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.042      ; 0.547      ;
; 0.427 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[3] ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSDATA    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.278      ; 0.789      ;
; 0.431 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[1]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|m3wire_data[13]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.246      ; 0.761      ;
; 0.440 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[2] ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSDATA    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.278      ; 0.802      ;
; 0.446 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[2]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|m3wire_data[11]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.042      ; 0.572      ;
; 0.459 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[1] ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[2]    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.044      ; 0.587      ;
; 0.461 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSCLK  ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSEN      ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.044      ; 0.589      ;
; 0.461 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[3] ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[4]    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.044      ; 0.589      ;
; 0.462 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[4]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[5]                       ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.042      ; 0.588      ;
; 0.465 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|msetup_st.0011                  ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|msetup_st.0000                     ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.041      ; 0.590      ;
; 0.467 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[0] ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[1]    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.044      ; 0.595      ;
; 0.470 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[0] ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[2]    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.044      ; 0.598      ;
; 0.471 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[2]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[3]                       ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.042      ; 0.597      ;
; 0.471 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[2] ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[3]    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.044      ; 0.599      ;
; 0.472 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[4]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|m3wire_data[5]                     ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.043      ; 0.599      ;
; 0.473 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[4]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|m3wire_data[0]                     ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.043      ; 0.600      ;
; 0.474 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[4]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|m3wire_data[7]                     ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.043      ; 0.601      ;
; 0.474 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[1]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[2]                       ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.042      ; 0.600      ;
; 0.474 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[2] ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[4]    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.044      ; 0.602      ;
; 0.475 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[4]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|m3wire_data[14]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.043      ; 0.602      ;
; 0.476 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[4]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|m3wire_data[3]                     ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.043      ; 0.603      ;
; 0.477 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[1]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[3]                       ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.042      ; 0.603      ;
; 0.479 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[3]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[4]                       ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.042      ; 0.605      ;
; 0.479 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[4]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|m3wire_data[4]                     ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.043      ; 0.606      ;
; 0.481 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[4]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|m3wire_data[1]                     ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.043      ; 0.608      ;
; 0.482 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[3]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[5]                       ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.042      ; 0.608      ;
; 0.483 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[0]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|m3wire_data[13]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.246      ; 0.813      ;
; 0.486 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[0]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[1]                       ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.042      ; 0.612      ;
; 0.487 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[4] ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mACK      ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.044      ; 0.615      ;
; 0.503 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[1]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|m3wire_data[11]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.042      ; 0.629      ;
; 0.508 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[2]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|m3wire_data[0]                     ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.043      ; 0.635      ;
; 0.511 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[0]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|m3wire_data[3]                     ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.043      ; 0.638      ;
; 0.513 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[2]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|m3wire_data[1]                     ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.043      ; 0.640      ;
; 0.514 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[3]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|m3wire_data[12]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.042      ; 0.640      ;
; 0.517 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[0] ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSCLK     ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.044      ; 0.645      ;
; 0.521 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[3]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|m3wire_data[13]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.246      ; 0.851      ;
; 0.522 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[2]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|m3wire_data[12]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.042      ; 0.648      ;
; 0.522 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[1] ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[3]    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.044      ; 0.650      ;
; 0.525 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[1] ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[4]    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.044      ; 0.653      ;
; 0.530 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[3]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|m3wire_data[0]                     ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.043      ; 0.657      ;
; 0.532 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[2]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|m3wire_data[4]                     ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.043      ; 0.659      ;
; 0.533 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[0] ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[3]    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.044      ; 0.661      ;
; 0.534 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[2]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[4]                       ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.042      ; 0.660      ;
; 0.535 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[3]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|m3wire_data[1]                     ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.043      ; 0.662      ;
; 0.535 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[1] ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSDATA    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.278      ; 0.897      ;
; 0.536 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[0] ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[4]    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.044      ; 0.664      ;
; 0.537 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[2]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[5]                       ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.042      ; 0.663      ;
; 0.540 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[2]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|m3wire_data[13]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.246      ; 0.870      ;
; 0.540 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[0]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|m3wire_data[5]                     ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.043      ; 0.667      ;
; 0.540 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[1]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[4]                       ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.042      ; 0.666      ;
; 0.543 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[1]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[5]                       ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.042      ; 0.669      ;
; 0.552 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[3]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|o3WIRE_BUSY_n                      ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.238      ; 0.874      ;
; 0.557 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[4]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|m3wire_data[6]                     ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.043      ; 0.684      ;
; 0.561 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[3]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|m3wire_data[8]                     ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.042      ; 0.687      ;
; 0.567 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[3]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|m3wire_data[5]                     ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.043      ; 0.694      ;
; 0.567 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|m3wire_str                      ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSDATA~en ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; -0.500       ; 0.309      ; 0.480      ;
; 0.572 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[2] ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSCLK     ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.044      ; 0.700      ;
; 0.582 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[4] ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSEN      ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.044      ; 0.710      ;
; 0.593 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[3]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|m3wire_data[2]                     ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.042      ; 0.719      ;
; 0.593 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|msetup_st.0011                  ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|m3wire_str                         ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.041      ; 0.718      ;
; 0.600 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSEN   ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSEN      ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.044      ; 0.728      ;
; 0.608 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[2]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|o3WIRE_BUSY_n                      ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.238      ; 0.930      ;
; 0.610 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[4]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|m3wire_data[8]                     ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.042      ; 0.736      ;
; 0.612 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[2]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|m3wire_data[5]                     ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.043      ; 0.739      ;
; 0.626 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[3]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|m3wire_data[3]                     ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.043      ; 0.753      ;
; 0.627 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[4] ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSDATA~en ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.249      ; 0.960      ;
; 0.635 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[5]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|o3WIRE_BUSY_n                      ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.238      ; 0.957      ;
; 0.638 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[0]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[2]                       ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.042      ; 0.764      ;
; 0.641 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[0]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[3]                       ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.042      ; 0.767      ;
; 0.649 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[2]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|m3wire_data[2]                     ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.042      ; 0.775      ;
; 0.650 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[1]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|m3wire_data[0]                     ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.043      ; 0.777      ;
; 0.654 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[4]                    ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|o3WIRE_BUSY_n                      ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.238      ; 0.976      ;
; 0.655 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|msetup_st.0010                  ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|m3wire_str                         ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.041      ; 0.780      ;
; 0.657 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[1] ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSCLK     ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.044      ; 0.785      ;
+-------+--------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK'                                                                                                                                                                                   ;
+--------+-------------------------------------------------------+-----------------------------------------------------------------------------------------+--------------+----------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                             ; To Node                                                                                 ; Launch Clock ; Latch Clock                                                                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------+-----------------------------------------------------------------------------------------+--------------+----------------------------------------------------------------------------------------+--------------+------------+------------+
; -1.582 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[0]    ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.500        ; -0.078     ; 1.981      ;
; -1.582 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[1]    ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.500        ; -0.078     ; 1.981      ;
; -1.582 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[2]    ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.500        ; -0.078     ; 1.981      ;
; -1.582 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[3]    ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.500        ; -0.078     ; 1.981      ;
; -1.582 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mACK      ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.500        ; -0.078     ; 1.981      ;
; -1.582 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[4]    ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.500        ; -0.078     ; 1.981      ;
; -1.582 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSCLK     ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.500        ; -0.078     ; 1.981      ;
; -1.582 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSEN      ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.500        ; -0.078     ; 1.981      ;
; -1.387 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSDATA~en ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.500        ; 0.118      ; 1.982      ;
; -1.142 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|msetup_st.0000                     ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.137     ; 1.982      ;
; -1.142 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|msetup_st.0001                     ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.137     ; 1.982      ;
; -1.142 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|msetup_st.0010                     ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.137     ; 1.982      ;
; -1.142 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|msetup_st.0011                     ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.137     ; 1.982      ;
; -1.142 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|msetup_st.0100                     ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.137     ; 1.982      ;
; -1.142 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[0]                       ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.135     ; 1.984      ;
; -1.142 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[1]                       ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.135     ; 1.984      ;
; -1.142 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[2]                       ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.135     ; 1.984      ;
; -1.142 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[3]                       ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.135     ; 1.984      ;
; -1.142 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[4]                       ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.135     ; 1.984      ;
; -1.142 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[5]                       ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.135     ; 1.984      ;
; -1.142 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|m3wire_str                         ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.137     ; 1.982      ;
; -0.947 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|o3WIRE_BUSY_n                      ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; 0.054      ; 1.978      ;
+--------+-------------------------------------------------------+-----------------------------------------------------------------------------------------+--------------+----------------------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'Reloj'                                                                                                                                                                                                ;
+--------+-------------------------------------------------------+------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                             ; To Node                                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------+------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.073 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK         ; Reloj        ; Reloj       ; 1.000        ; -0.073     ; 1.987      ;
; -1.039 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|mdata_in[7]                              ; Reloj        ; Reloj       ; 1.000        ; -0.075     ; 1.951      ;
; -1.039 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|mdata_in[6]                              ; Reloj        ; Reloj       ; 1.000        ; -0.075     ; 1.951      ;
; -1.039 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|mdata_in[5]                              ; Reloj        ; Reloj       ; 1.000        ; -0.075     ; 1.951      ;
; -1.039 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|mdata_in[4]                              ; Reloj        ; Reloj       ; 1.000        ; -0.075     ; 1.951      ;
; -1.039 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|mdata_in[3]                              ; Reloj        ; Reloj       ; 1.000        ; -0.075     ; 1.951      ;
; -1.039 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|mdata_in[2]                              ; Reloj        ; Reloj       ; 1.000        ; -0.075     ; 1.951      ;
; -1.039 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|oX_COORD[10]                             ; Reloj        ; Reloj       ; 1.000        ; -0.081     ; 1.945      ;
; -1.039 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|mx_coordinate[11]                        ; Reloj        ; Reloj       ; 1.000        ; -0.081     ; 1.945      ;
; -1.039 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|mx_coordinate[10]                        ; Reloj        ; Reloj       ; 1.000        ; -0.081     ; 1.945      ;
; -1.039 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|mx_coordinate[9]                         ; Reloj        ; Reloj       ; 1.000        ; -0.081     ; 1.945      ;
; -1.039 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|mx_coordinate[8]                         ; Reloj        ; Reloj       ; 1.000        ; -0.081     ; 1.945      ;
; -1.039 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|oX_COORD[7]                              ; Reloj        ; Reloj       ; 1.000        ; -0.081     ; 1.945      ;
; -1.039 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|oX_COORD[6]                              ; Reloj        ; Reloj       ; 1.000        ; -0.081     ; 1.945      ;
; -1.039 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|mx_coordinate[7]                         ; Reloj        ; Reloj       ; 1.000        ; -0.081     ; 1.945      ;
; -1.039 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|mx_coordinate[6]                         ; Reloj        ; Reloj       ; 1.000        ; -0.081     ; 1.945      ;
; -1.039 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|oX_COORD[5]                              ; Reloj        ; Reloj       ; 1.000        ; -0.081     ; 1.945      ;
; -1.039 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|mx_coordinate[5]                         ; Reloj        ; Reloj       ; 1.000        ; -0.083     ; 1.943      ;
; -1.039 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|oX_COORD[4]                              ; Reloj        ; Reloj       ; 1.000        ; -0.081     ; 1.945      ;
; -1.039 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|mx_coordinate[4]                         ; Reloj        ; Reloj       ; 1.000        ; -0.081     ; 1.945      ;
; -1.039 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|mx_coordinate[3]                         ; Reloj        ; Reloj       ; 1.000        ; -0.081     ; 1.945      ;
; -1.039 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|mx_coordinate[2]                         ; Reloj        ; Reloj       ; 1.000        ; -0.081     ; 1.945      ;
; -1.039 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|mx_coordinate[1]                         ; Reloj        ; Reloj       ; 1.000        ; -0.081     ; 1.945      ;
; -1.039 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|mx_coordinate[0]                         ; Reloj        ; Reloj       ; 1.000        ; -0.081     ; 1.945      ;
; -1.039 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|mdata_in[1]                              ; Reloj        ; Reloj       ; 1.000        ; -0.075     ; 1.951      ;
; -1.039 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|dclk_cnt[4]                              ; Reloj        ; Reloj       ; 1.000        ; -0.085     ; 1.941      ;
; -0.878 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[0]  ; Reloj        ; Reloj       ; 1.000        ; 0.121      ; 1.986      ;
; -0.878 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[1]  ; Reloj        ; Reloj       ; 1.000        ; 0.121      ; 1.986      ;
; -0.878 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[2]  ; Reloj        ; Reloj       ; 1.000        ; 0.121      ; 1.986      ;
; -0.878 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[3]  ; Reloj        ; Reloj       ; 1.000        ; 0.121      ; 1.986      ;
; -0.878 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[4]  ; Reloj        ; Reloj       ; 1.000        ; 0.121      ; 1.986      ;
; -0.878 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[5]  ; Reloj        ; Reloj       ; 1.000        ; 0.121      ; 1.986      ;
; -0.878 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[6]  ; Reloj        ; Reloj       ; 1.000        ; 0.121      ; 1.986      ;
; -0.878 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[7]  ; Reloj        ; Reloj       ; 1.000        ; 0.121      ; 1.986      ;
; -0.878 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[8]  ; Reloj        ; Reloj       ; 1.000        ; 0.121      ; 1.986      ;
; -0.878 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[9]  ; Reloj        ; Reloj       ; 1.000        ; 0.121      ; 1.986      ;
; -0.878 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[10] ; Reloj        ; Reloj       ; 1.000        ; 0.121      ; 1.986      ;
; -0.878 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[11] ; Reloj        ; Reloj       ; 1.000        ; 0.121      ; 1.986      ;
; -0.878 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[12] ; Reloj        ; Reloj       ; 1.000        ; 0.121      ; 1.986      ;
; -0.878 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[13] ; Reloj        ; Reloj       ; 1.000        ; 0.121      ; 1.986      ;
; -0.878 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[14] ; Reloj        ; Reloj       ; 1.000        ; 0.121      ; 1.986      ;
; -0.878 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[15] ; Reloj        ; Reloj       ; 1.000        ; 0.121      ; 1.986      ;
; -0.862 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|oX_COORD[11]                             ; Reloj        ; Reloj       ; 1.000        ; 0.091      ; 1.940      ;
; -0.862 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|oX_COORD[9]                              ; Reloj        ; Reloj       ; 1.000        ; 0.091      ; 1.940      ;
; -0.862 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|oX_COORD[8]                              ; Reloj        ; Reloj       ; 1.000        ; 0.091      ; 1.940      ;
; -0.862 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|oX_COORD[3]                              ; Reloj        ; Reloj       ; 1.000        ; 0.091      ; 1.940      ;
; -0.862 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|oX_COORD[2]                              ; Reloj        ; Reloj       ; 1.000        ; 0.091      ; 1.940      ;
; -0.862 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|oX_COORD[1]                              ; Reloj        ; Reloj       ; 1.000        ; 0.091      ; 1.940      ;
; -0.862 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|oX_COORD[0]                              ; Reloj        ; Reloj       ; 1.000        ; 0.091      ; 1.940      ;
; -0.860 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|touch_irq_detector:u5|touch_en_clr                             ; Reloj        ; Reloj       ; 1.000        ; 0.104      ; 1.951      ;
; -0.860 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|touch_irq_detector:u5|touch_en                                 ; Reloj        ; Reloj       ; 1.000        ; 0.104      ; 1.951      ;
; -0.860 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|mdclk                                    ; Reloj        ; Reloj       ; 1.000        ; 0.104      ; 1.951      ;
; -0.860 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|y_coordinate_config                      ; Reloj        ; Reloj       ; 1.000        ; 0.104      ; 1.951      ;
; -0.860 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|transmit_en                              ; Reloj        ; Reloj       ; 1.000        ; 0.104      ; 1.951      ;
; -0.860 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|d2_PENIRQ_n                              ; Reloj        ; Reloj       ; 1.000        ; 0.104      ; 1.951      ;
; -0.860 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|d1_PENIRQ_n                              ; Reloj        ; Reloj       ; 1.000        ; 0.104      ; 1.951      ;
; -0.855 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|my_coordinate[11]                        ; Reloj        ; Reloj       ; 1.000        ; 0.105      ; 1.947      ;
; -0.855 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|my_coordinate[10]                        ; Reloj        ; Reloj       ; 1.000        ; 0.105      ; 1.947      ;
; -0.855 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|my_coordinate[9]                         ; Reloj        ; Reloj       ; 1.000        ; 0.105      ; 1.947      ;
; -0.855 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|my_coordinate[8]                         ; Reloj        ; Reloj       ; 1.000        ; 0.105      ; 1.947      ;
; -0.855 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|my_coordinate[7]                         ; Reloj        ; Reloj       ; 1.000        ; 0.105      ; 1.947      ;
; -0.855 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|my_coordinate[6]                         ; Reloj        ; Reloj       ; 1.000        ; 0.105      ; 1.947      ;
; -0.855 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|my_coordinate[5]                         ; Reloj        ; Reloj       ; 1.000        ; 0.105      ; 1.947      ;
; -0.855 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|my_coordinate[4]                         ; Reloj        ; Reloj       ; 1.000        ; 0.105      ; 1.947      ;
; -0.855 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|my_coordinate[3]                         ; Reloj        ; Reloj       ; 1.000        ; 0.105      ; 1.947      ;
; -0.855 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|my_coordinate[2]                         ; Reloj        ; Reloj       ; 1.000        ; 0.105      ; 1.947      ;
; -0.855 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|my_coordinate[1]                         ; Reloj        ; Reloj       ; 1.000        ; 0.105      ; 1.947      ;
; -0.855 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|my_coordinate[0]                         ; Reloj        ; Reloj       ; 1.000        ; 0.105      ; 1.947      ;
; -0.853 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|touch_irq_detector:u5|touch_delay_cnt[24]                      ; Reloj        ; Reloj       ; 1.000        ; 0.106      ; 1.946      ;
; -0.853 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|touch_irq_detector:u5|touch_delay_cnt[12]                      ; Reloj        ; Reloj       ; 1.000        ; 0.106      ; 1.946      ;
; -0.853 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|touch_irq_detector:u5|touch_delay_cnt[14]                      ; Reloj        ; Reloj       ; 1.000        ; 0.106      ; 1.946      ;
; -0.853 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|touch_irq_detector:u5|touch_delay_cnt[13]                      ; Reloj        ; Reloj       ; 1.000        ; 0.106      ; 1.946      ;
; -0.853 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|touch_irq_detector:u5|touch_delay_cnt[15]                      ; Reloj        ; Reloj       ; 1.000        ; 0.106      ; 1.946      ;
; -0.853 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|touch_irq_detector:u5|touch_delay_cnt[16]                      ; Reloj        ; Reloj       ; 1.000        ; 0.106      ; 1.946      ;
; -0.853 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|touch_irq_detector:u5|touch_delay_cnt[17]                      ; Reloj        ; Reloj       ; 1.000        ; 0.106      ; 1.946      ;
; -0.853 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|touch_irq_detector:u5|touch_delay_cnt[18]                      ; Reloj        ; Reloj       ; 1.000        ; 0.106      ; 1.946      ;
; -0.853 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|touch_irq_detector:u5|touch_delay_cnt[19]                      ; Reloj        ; Reloj       ; 1.000        ; 0.106      ; 1.946      ;
; -0.853 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|touch_irq_detector:u5|touch_delay_cnt[20]                      ; Reloj        ; Reloj       ; 1.000        ; 0.106      ; 1.946      ;
; -0.853 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|touch_irq_detector:u5|touch_delay_cnt[21]                      ; Reloj        ; Reloj       ; 1.000        ; 0.106      ; 1.946      ;
; -0.853 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|touch_irq_detector:u5|touch_delay_cnt[22]                      ; Reloj        ; Reloj       ; 1.000        ; 0.106      ; 1.946      ;
; -0.853 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|touch_irq_detector:u5|touch_delay_cnt[23]                      ; Reloj        ; Reloj       ; 1.000        ; 0.106      ; 1.946      ;
; -0.851 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|touch_irq_detector:u5|touch_delay_cnt[8]                       ; Reloj        ; Reloj       ; 1.000        ; 0.104      ; 1.942      ;
; -0.851 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|touch_irq_detector:u5|touch_delay_cnt[0]                       ; Reloj        ; Reloj       ; 1.000        ; 0.104      ; 1.942      ;
; -0.851 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|touch_irq_detector:u5|touch_delay_cnt[1]                       ; Reloj        ; Reloj       ; 1.000        ; 0.104      ; 1.942      ;
; -0.851 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|touch_irq_detector:u5|touch_delay_cnt[2]                       ; Reloj        ; Reloj       ; 1.000        ; 0.104      ; 1.942      ;
; -0.851 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|touch_irq_detector:u5|touch_delay_cnt[3]                       ; Reloj        ; Reloj       ; 1.000        ; 0.104      ; 1.942      ;
; -0.851 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|touch_irq_detector:u5|touch_delay_cnt[4]                       ; Reloj        ; Reloj       ; 1.000        ; 0.104      ; 1.942      ;
; -0.851 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|touch_irq_detector:u5|touch_delay_cnt[5]                       ; Reloj        ; Reloj       ; 1.000        ; 0.104      ; 1.942      ;
; -0.851 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|touch_irq_detector:u5|touch_delay_cnt[6]                       ; Reloj        ; Reloj       ; 1.000        ; 0.104      ; 1.942      ;
; -0.851 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|touch_irq_detector:u5|touch_delay_cnt[7]                       ; Reloj        ; Reloj       ; 1.000        ; 0.104      ; 1.942      ;
; -0.851 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|touch_irq_detector:u5|touch_delay_cnt[9]                       ; Reloj        ; Reloj       ; 1.000        ; 0.104      ; 1.942      ;
; -0.851 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|touch_irq_detector:u5|touch_delay_cnt[10]                      ; Reloj        ; Reloj       ; 1.000        ; 0.104      ; 1.942      ;
; -0.851 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|touch_irq_detector:u5|touch_delay_cnt[11]                      ; Reloj        ; Reloj       ; 1.000        ; 0.104      ; 1.942      ;
; -0.846 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|touch_irq_detector:u5|oDISPLAY_MODE[0]                         ; Reloj        ; Reloj       ; 1.000        ; 0.107      ; 1.940      ;
; -0.846 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|touch_irq_detector:u5|oDISPLAY_MODE[1]                         ; Reloj        ; Reloj       ; 1.000        ; 0.107      ; 1.940      ;
; -0.845 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|spi_ctrl_cnt[6]                          ; Reloj        ; Reloj       ; 1.000        ; 0.117      ; 1.949      ;
; -0.845 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|spi_ctrl_cnt[1]                          ; Reloj        ; Reloj       ; 1.000        ; 0.117      ; 1.949      ;
; -0.845 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|spi_ctrl_cnt[5]                          ; Reloj        ; Reloj       ; 1.000        ; 0.117      ; 1.949      ;
; -0.845 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|spi_ctrl_cnt[4]                          ; Reloj        ; Reloj       ; 1.000        ; 0.117      ; 1.949      ;
; -0.845 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|spi_ctrl_cnt[3]                          ; Reloj        ; Reloj       ; 1.000        ; 0.117      ; 1.949      ;
+--------+-------------------------------------------------------+------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'testbench:U1|DE2_LTM_Control:U5|div[0]'                                                                                                                                                                     ;
+--------+-------------------------------------------------------+---------------------------------------------------------------------------+--------------+----------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                             ; To Node                                                                   ; Launch Clock ; Latch Clock                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------+---------------------------------------------------------------------------+--------------+----------------------------------------+--------------+------------+------------+
; -0.122 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_G[0]        ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; 0.052      ; 1.151      ;
; -0.122 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_G[1]        ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; 0.052      ; 1.151      ;
; -0.122 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_G[2]        ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; 0.052      ; 1.151      ;
; -0.122 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_G[3]        ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; 0.052      ; 1.151      ;
; -0.122 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_G[4]        ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; 0.052      ; 1.151      ;
; -0.122 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_G[5]        ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; 0.052      ; 1.151      ;
; -0.122 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_G[6]        ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; 0.052      ; 1.151      ;
; -0.122 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_G[7]        ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; 0.052      ; 1.151      ;
; -0.098 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_R[0]        ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; 0.045      ; 1.120      ;
; -0.098 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_R[1]        ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; 0.045      ; 1.120      ;
; -0.098 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_R[2]        ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; 0.045      ; 1.120      ;
; -0.098 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_R[3]        ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; 0.045      ; 1.120      ;
; -0.098 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_R[4]        ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; 0.045      ; 1.120      ;
; -0.098 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_R[5]        ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; 0.045      ; 1.120      ;
; -0.098 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_R[6]        ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; 0.045      ; 1.120      ;
; -0.098 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_R[7]        ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; 0.045      ; 1.120      ;
; -0.086 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_B[0]        ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; 0.045      ; 1.108      ;
; -0.086 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_B[1]        ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; 0.045      ; 1.108      ;
; -0.086 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_B[2]        ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; 0.045      ; 1.108      ;
; -0.086 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_B[3]        ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; 0.045      ; 1.108      ;
; -0.086 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_B[4]        ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; 0.045      ; 1.108      ;
; -0.086 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_B[5]        ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; 0.045      ; 1.108      ;
; -0.086 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_B[6]        ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; 0.045      ; 1.108      ;
; -0.086 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_B[7]        ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; 0.045      ; 1.108      ;
; -0.016 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oVD              ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; 0.049      ; 1.042      ;
; -0.016 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|mvd              ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; 0.049      ; 1.042      ;
; -0.016 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|elevenclock[7]   ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; 0.049      ; 1.042      ;
; -0.016 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|thirteenclock[7] ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; 0.049      ; 1.042      ;
; -0.011 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|tenclock[7]      ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; 0.045      ; 1.033      ;
; -0.011 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|fourteenclock[7] ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; 0.045      ; 1.033      ;
; -0.011 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|nineoclock[7]    ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; 0.045      ; 1.033      ;
; -0.011 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|sixoclock[7]     ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; 0.045      ; 1.033      ;
; -0.011 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|threeoclock[7]   ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; 0.045      ; 1.033      ;
; -0.011 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|sixclock[7]      ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; 0.045      ; 1.033      ;
; -0.011 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oclock[7]        ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; 0.045      ; 1.033      ;
; -0.011 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|twoclock[7]      ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; 0.045      ; 1.033      ;
; -0.007 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[0]   ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; 0.048      ; 1.032      ;
; -0.007 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[5]   ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; 0.048      ; 1.032      ;
; -0.007 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[4]   ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; 0.048      ; 1.032      ;
; -0.007 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[1]   ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; 0.048      ; 1.032      ;
; -0.007 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[3]   ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; 0.048      ; 1.032      ;
; -0.007 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[8]   ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; 0.048      ; 1.032      ;
; -0.007 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[7]   ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; 0.048      ; 1.032      ;
; 0.003  ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|fiveclock[7]     ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; 0.046      ; 1.020      ;
; 0.003  ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|sevenclock[7]    ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; 0.046      ; 1.020      ;
; 0.003  ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oneclock[7]      ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; 0.046      ; 1.020      ;
; 0.003  ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|threeclock[7]    ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; 0.046      ; 1.020      ;
; 0.003  ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|fifteenclock[7]  ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; 0.046      ; 1.020      ;
; 0.003  ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|nineclock[7]     ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; 0.046      ; 1.020      ;
; 0.003  ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[18]  ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; 0.046      ; 1.020      ;
; 0.007  ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[6]   ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; 0.049      ; 1.019      ;
; 0.010  ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oDEN             ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; 0.052      ; 1.019      ;
; 0.010  ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[12]  ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; 0.052      ; 1.019      ;
; 0.010  ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[17]  ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; 0.052      ; 1.019      ;
; 0.010  ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[16]  ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; 0.052      ; 1.019      ;
; 0.010  ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[14]  ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; 0.052      ; 1.019      ;
; 0.010  ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[11]  ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; 0.052      ; 1.019      ;
; 0.010  ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[9]   ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; 0.052      ; 1.019      ;
; 0.019  ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|mhd              ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; 0.055      ; 1.013      ;
; 0.024  ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[15]  ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; 0.053      ; 1.006      ;
; 0.024  ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[13]  ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; 0.053      ; 1.006      ;
; 0.024  ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[10]  ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; 0.053      ; 1.006      ;
; 0.024  ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[2]   ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; 0.053      ; 1.006      ;
; 0.041  ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oHD              ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; 0.055      ; 0.991      ;
; 0.041  ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|x_cnt[10]        ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; 0.055      ; 0.991      ;
; 0.041  ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|x_cnt[9]         ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; 0.055      ; 0.991      ;
; 0.041  ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|x_cnt[8]         ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; 0.055      ; 0.991      ;
; 0.041  ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|x_cnt[7]         ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; 0.055      ; 0.991      ;
; 0.041  ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|x_cnt[6]         ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; 0.055      ; 0.991      ;
; 0.041  ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|x_cnt[5]         ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; 0.055      ; 0.991      ;
; 0.041  ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|x_cnt[4]         ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; 0.055      ; 0.991      ;
; 0.041  ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|x_cnt[3]         ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; 0.055      ; 0.991      ;
; 0.041  ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|x_cnt[2]         ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; 0.055      ; 0.991      ;
; 0.041  ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|x_cnt[1]         ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; 0.055      ; 0.991      ;
; 0.041  ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|x_cnt[0]         ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; 0.055      ; 0.991      ;
; 0.225  ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|y_cnt[8]         ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; 0.058      ; 0.810      ;
; 0.225  ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|y_cnt[0]         ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; 0.058      ; 0.810      ;
; 0.225  ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|y_cnt[9]         ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; 0.058      ; 0.810      ;
; 0.225  ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|y_cnt[7]         ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; 0.058      ; 0.810      ;
; 0.225  ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|y_cnt[5]         ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; 0.058      ; 0.810      ;
; 0.225  ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|y_cnt[6]         ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; 0.058      ; 0.810      ;
; 0.225  ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|y_cnt[4]         ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; 0.058      ; 0.810      ;
; 0.225  ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|y_cnt[3]         ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; 0.058      ; 0.810      ;
; 0.225  ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|y_cnt[1]         ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; 0.058      ; 0.810      ;
; 0.225  ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|y_cnt[2]         ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 1.000        ; 0.058      ; 0.810      ;
+--------+-------------------------------------------------------+---------------------------------------------------------------------------+--------------+----------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'testbench:U1|DE2_LTM_Control:U5|div[0]'                                                                                                                                                                     ;
+-------+-------------------------------------------------------+---------------------------------------------------------------------------+--------------+----------------------------------------+--------------+------------+------------+
; Slack ; From Node                                             ; To Node                                                                   ; Launch Clock ; Latch Clock                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------+---------------------------------------------------------------------------+--------------+----------------------------------------+--------------+------------+------------+
; 0.383 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|y_cnt[8]         ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.200      ; 0.697      ;
; 0.383 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|y_cnt[0]         ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.200      ; 0.697      ;
; 0.383 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|y_cnt[9]         ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.200      ; 0.697      ;
; 0.383 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|y_cnt[7]         ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.200      ; 0.697      ;
; 0.383 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|y_cnt[5]         ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.200      ; 0.697      ;
; 0.383 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|y_cnt[6]         ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.200      ; 0.697      ;
; 0.383 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|y_cnt[4]         ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.200      ; 0.697      ;
; 0.383 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|y_cnt[3]         ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.200      ; 0.697      ;
; 0.383 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|y_cnt[1]         ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.200      ; 0.697      ;
; 0.383 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|y_cnt[2]         ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.200      ; 0.697      ;
; 0.537 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oHD              ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.197      ; 0.848      ;
; 0.537 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|x_cnt[10]        ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.197      ; 0.848      ;
; 0.537 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|x_cnt[9]         ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.197      ; 0.848      ;
; 0.537 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|x_cnt[8]         ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.197      ; 0.848      ;
; 0.537 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|x_cnt[7]         ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.197      ; 0.848      ;
; 0.537 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|x_cnt[6]         ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.197      ; 0.848      ;
; 0.537 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|x_cnt[5]         ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.197      ; 0.848      ;
; 0.537 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|x_cnt[4]         ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.197      ; 0.848      ;
; 0.537 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|x_cnt[3]         ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.197      ; 0.848      ;
; 0.537 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|x_cnt[2]         ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.197      ; 0.848      ;
; 0.537 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|x_cnt[1]         ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.197      ; 0.848      ;
; 0.537 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|x_cnt[0]         ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.197      ; 0.848      ;
; 0.549 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|mhd              ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.197      ; 0.860      ;
; 0.553 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[15]  ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.195      ; 0.862      ;
; 0.553 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[13]  ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.195      ; 0.862      ;
; 0.553 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[10]  ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.195      ; 0.862      ;
; 0.553 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[2]   ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.195      ; 0.862      ;
; 0.561 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oDEN             ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.194      ; 0.869      ;
; 0.561 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[12]  ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.194      ; 0.869      ;
; 0.561 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[17]  ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.194      ; 0.869      ;
; 0.561 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[16]  ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.194      ; 0.869      ;
; 0.561 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[14]  ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.194      ; 0.869      ;
; 0.561 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[11]  ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.194      ; 0.869      ;
; 0.561 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[9]   ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.194      ; 0.869      ;
; 0.564 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[6]   ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.190      ; 0.868      ;
; 0.568 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|fiveclock[7]     ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.187      ; 0.869      ;
; 0.568 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|sevenclock[7]    ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.187      ; 0.869      ;
; 0.568 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oneclock[7]      ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.187      ; 0.869      ;
; 0.568 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|threeclock[7]    ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.187      ; 0.869      ;
; 0.568 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|fifteenclock[7]  ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.187      ; 0.869      ;
; 0.568 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|nineclock[7]     ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.187      ; 0.869      ;
; 0.568 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[18]  ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.187      ; 0.869      ;
; 0.569 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[0]   ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.190      ; 0.873      ;
; 0.569 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[5]   ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.190      ; 0.873      ;
; 0.569 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[4]   ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.190      ; 0.873      ;
; 0.569 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[1]   ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.190      ; 0.873      ;
; 0.569 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[3]   ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.190      ; 0.873      ;
; 0.569 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[8]   ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.190      ; 0.873      ;
; 0.569 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|address_cnt[7]   ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.190      ; 0.873      ;
; 0.573 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oVD              ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.191      ; 0.878      ;
; 0.573 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|mvd              ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.191      ; 0.878      ;
; 0.573 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|tenclock[7]      ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.187      ; 0.874      ;
; 0.573 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|fourteenclock[7] ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.187      ; 0.874      ;
; 0.573 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|nineoclock[7]    ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.187      ; 0.874      ;
; 0.573 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|sixoclock[7]     ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.187      ; 0.874      ;
; 0.573 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|threeoclock[7]   ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.187      ; 0.874      ;
; 0.573 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|sixclock[7]      ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.187      ; 0.874      ;
; 0.573 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oclock[7]        ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.187      ; 0.874      ;
; 0.573 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|twoclock[7]      ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.187      ; 0.874      ;
; 0.573 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|elevenclock[7]   ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.191      ; 0.878      ;
; 0.573 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|thirteenclock[7] ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.191      ; 0.878      ;
; 0.649 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_B[0]        ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.187      ; 0.950      ;
; 0.649 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_B[1]        ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.187      ; 0.950      ;
; 0.649 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_B[2]        ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.187      ; 0.950      ;
; 0.649 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_B[3]        ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.187      ; 0.950      ;
; 0.649 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_B[4]        ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.187      ; 0.950      ;
; 0.649 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_B[5]        ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.187      ; 0.950      ;
; 0.649 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_B[6]        ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.187      ; 0.950      ;
; 0.649 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_B[7]        ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.187      ; 0.950      ;
; 0.664 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_R[0]        ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.186      ; 0.964      ;
; 0.664 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_R[1]        ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.186      ; 0.964      ;
; 0.664 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_R[2]        ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.186      ; 0.964      ;
; 0.664 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_R[3]        ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.186      ; 0.964      ;
; 0.664 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_R[4]        ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.186      ; 0.964      ;
; 0.664 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_R[5]        ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.186      ; 0.964      ;
; 0.664 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_R[6]        ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.186      ; 0.964      ;
; 0.664 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_R[7]        ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.186      ; 0.964      ;
; 0.670 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_G[0]        ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.194      ; 0.978      ;
; 0.670 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_G[1]        ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.194      ; 0.978      ;
; 0.670 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_G[2]        ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.194      ; 0.978      ;
; 0.670 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_G[3]        ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.194      ; 0.978      ;
; 0.670 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_G[4]        ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.194      ; 0.978      ;
; 0.670 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_G[5]        ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.194      ; 0.978      ;
; 0.670 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_G[6]        ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.194      ; 0.978      ;
; 0.670 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_2 ; testbench:U1|DE2_LTM_Control:U5|lcd_timing_controller:u6|oLCD_G[7]        ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|div[0] ; 0.000        ; 0.194      ; 0.978      ;
+-------+-------------------------------------------------------+---------------------------------------------------------------------------+--------------+----------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'Reloj'                                                                                                                                                                                                ;
+-------+-------------------------------------------------------+------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                             ; To Node                                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------+------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.478 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|oY_COORD[11]                             ; Reloj        ; Reloj       ; 0.000        ; 0.212      ; 1.774      ;
; 1.482 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|dclk_cnt[0]                              ; Reloj        ; Reloj       ; 0.000        ; 0.204      ; 1.770      ;
; 1.482 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|madc_out                                 ; Reloj        ; Reloj       ; 0.000        ; 0.204      ; 1.770      ;
; 1.483 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|spi_ctrl_cnt[6]                          ; Reloj        ; Reloj       ; 0.000        ; 0.209      ; 1.776      ;
; 1.483 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|spi_ctrl_cnt[1]                          ; Reloj        ; Reloj       ; 0.000        ; 0.209      ; 1.776      ;
; 1.483 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|spi_ctrl_cnt[5]                          ; Reloj        ; Reloj       ; 0.000        ; 0.209      ; 1.776      ;
; 1.483 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|spi_ctrl_cnt[4]                          ; Reloj        ; Reloj       ; 0.000        ; 0.209      ; 1.776      ;
; 1.483 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|spi_ctrl_cnt[3]                          ; Reloj        ; Reloj       ; 0.000        ; 0.209      ; 1.776      ;
; 1.483 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|spi_ctrl_cnt[2]                          ; Reloj        ; Reloj       ; 0.000        ; 0.209      ; 1.776      ;
; 1.483 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|spi_ctrl_cnt[0]                          ; Reloj        ; Reloj       ; 0.000        ; 0.209      ; 1.776      ;
; 1.483 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|dclk_cnt[15]                             ; Reloj        ; Reloj       ; 0.000        ; 0.201      ; 1.768      ;
; 1.483 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|dclk_cnt[11]                             ; Reloj        ; Reloj       ; 0.000        ; 0.201      ; 1.768      ;
; 1.483 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|dclk_cnt[1]                              ; Reloj        ; Reloj       ; 0.000        ; 0.201      ; 1.768      ;
; 1.483 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|dclk_cnt[2]                              ; Reloj        ; Reloj       ; 0.000        ; 0.201      ; 1.768      ;
; 1.483 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|dclk_cnt[3]                              ; Reloj        ; Reloj       ; 0.000        ; 0.201      ; 1.768      ;
; 1.483 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|dclk_cnt[5]                              ; Reloj        ; Reloj       ; 0.000        ; 0.201      ; 1.768      ;
; 1.483 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|dclk_cnt[6]                              ; Reloj        ; Reloj       ; 0.000        ; 0.201      ; 1.768      ;
; 1.483 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|dclk_cnt[7]                              ; Reloj        ; Reloj       ; 0.000        ; 0.201      ; 1.768      ;
; 1.483 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|dclk_cnt[8]                              ; Reloj        ; Reloj       ; 0.000        ; 0.201      ; 1.768      ;
; 1.483 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|dclk_cnt[9]                              ; Reloj        ; Reloj       ; 0.000        ; 0.201      ; 1.768      ;
; 1.483 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|dclk_cnt[10]                             ; Reloj        ; Reloj       ; 0.000        ; 0.201      ; 1.768      ;
; 1.483 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|dclk_cnt[14]                             ; Reloj        ; Reloj       ; 0.000        ; 0.201      ; 1.768      ;
; 1.483 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|dclk_cnt[12]                             ; Reloj        ; Reloj       ; 0.000        ; 0.201      ; 1.768      ;
; 1.483 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|dclk_cnt[13]                             ; Reloj        ; Reloj       ; 0.000        ; 0.201      ; 1.768      ;
; 1.487 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|touch_irq_detector:u5|oDISPLAY_MODE[0]                         ; Reloj        ; Reloj       ; 0.000        ; 0.198      ; 1.769      ;
; 1.487 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|touch_irq_detector:u5|oDISPLAY_MODE[1]                         ; Reloj        ; Reloj       ; 0.000        ; 0.198      ; 1.769      ;
; 1.487 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[0]  ; Reloj        ; Reloj       ; 0.000        ; 0.243      ; 1.814      ;
; 1.487 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[1]  ; Reloj        ; Reloj       ; 0.000        ; 0.243      ; 1.814      ;
; 1.487 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[2]  ; Reloj        ; Reloj       ; 0.000        ; 0.243      ; 1.814      ;
; 1.487 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[3]  ; Reloj        ; Reloj       ; 0.000        ; 0.243      ; 1.814      ;
; 1.487 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[4]  ; Reloj        ; Reloj       ; 0.000        ; 0.243      ; 1.814      ;
; 1.487 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[5]  ; Reloj        ; Reloj       ; 0.000        ; 0.243      ; 1.814      ;
; 1.487 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[6]  ; Reloj        ; Reloj       ; 0.000        ; 0.243      ; 1.814      ;
; 1.487 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[7]  ; Reloj        ; Reloj       ; 0.000        ; 0.243      ; 1.814      ;
; 1.487 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[8]  ; Reloj        ; Reloj       ; 0.000        ; 0.243      ; 1.814      ;
; 1.487 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[9]  ; Reloj        ; Reloj       ; 0.000        ; 0.243      ; 1.814      ;
; 1.487 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[10] ; Reloj        ; Reloj       ; 0.000        ; 0.243      ; 1.814      ;
; 1.487 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[11] ; Reloj        ; Reloj       ; 0.000        ; 0.243      ; 1.814      ;
; 1.487 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[12] ; Reloj        ; Reloj       ; 0.000        ; 0.243      ; 1.814      ;
; 1.487 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[13] ; Reloj        ; Reloj       ; 0.000        ; 0.243      ; 1.814      ;
; 1.487 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[14] ; Reloj        ; Reloj       ; 0.000        ; 0.243      ; 1.814      ;
; 1.487 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[15] ; Reloj        ; Reloj       ; 0.000        ; 0.243      ; 1.814      ;
; 1.490 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|touch_irq_detector:u5|touch_delay_cnt[24]                      ; Reloj        ; Reloj       ; 0.000        ; 0.198      ; 1.772      ;
; 1.490 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|touch_irq_detector:u5|touch_delay_cnt[12]                      ; Reloj        ; Reloj       ; 0.000        ; 0.198      ; 1.772      ;
; 1.490 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|touch_irq_detector:u5|touch_delay_cnt[14]                      ; Reloj        ; Reloj       ; 0.000        ; 0.198      ; 1.772      ;
; 1.490 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|touch_irq_detector:u5|touch_delay_cnt[13]                      ; Reloj        ; Reloj       ; 0.000        ; 0.198      ; 1.772      ;
; 1.490 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|touch_irq_detector:u5|touch_delay_cnt[15]                      ; Reloj        ; Reloj       ; 0.000        ; 0.198      ; 1.772      ;
; 1.490 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|touch_irq_detector:u5|touch_delay_cnt[16]                      ; Reloj        ; Reloj       ; 0.000        ; 0.198      ; 1.772      ;
; 1.490 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|touch_irq_detector:u5|touch_delay_cnt[17]                      ; Reloj        ; Reloj       ; 0.000        ; 0.198      ; 1.772      ;
; 1.490 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|touch_irq_detector:u5|touch_delay_cnt[18]                      ; Reloj        ; Reloj       ; 0.000        ; 0.198      ; 1.772      ;
; 1.490 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|touch_irq_detector:u5|touch_delay_cnt[19]                      ; Reloj        ; Reloj       ; 0.000        ; 0.198      ; 1.772      ;
; 1.490 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|touch_irq_detector:u5|touch_delay_cnt[20]                      ; Reloj        ; Reloj       ; 0.000        ; 0.198      ; 1.772      ;
; 1.490 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|touch_irq_detector:u5|touch_delay_cnt[21]                      ; Reloj        ; Reloj       ; 0.000        ; 0.198      ; 1.772      ;
; 1.490 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|touch_irq_detector:u5|touch_delay_cnt[22]                      ; Reloj        ; Reloj       ; 0.000        ; 0.198      ; 1.772      ;
; 1.490 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|touch_irq_detector:u5|touch_delay_cnt[23]                      ; Reloj        ; Reloj       ; 0.000        ; 0.198      ; 1.772      ;
; 1.492 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|touch_irq_detector:u5|touch_delay_cnt[8]                       ; Reloj        ; Reloj       ; 0.000        ; 0.195      ; 1.771      ;
; 1.492 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|touch_irq_detector:u5|touch_delay_cnt[0]                       ; Reloj        ; Reloj       ; 0.000        ; 0.195      ; 1.771      ;
; 1.492 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|touch_irq_detector:u5|touch_delay_cnt[1]                       ; Reloj        ; Reloj       ; 0.000        ; 0.195      ; 1.771      ;
; 1.492 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|touch_irq_detector:u5|touch_delay_cnt[2]                       ; Reloj        ; Reloj       ; 0.000        ; 0.195      ; 1.771      ;
; 1.492 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|touch_irq_detector:u5|touch_delay_cnt[3]                       ; Reloj        ; Reloj       ; 0.000        ; 0.195      ; 1.771      ;
; 1.492 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|touch_irq_detector:u5|touch_delay_cnt[4]                       ; Reloj        ; Reloj       ; 0.000        ; 0.195      ; 1.771      ;
; 1.492 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|touch_irq_detector:u5|touch_delay_cnt[5]                       ; Reloj        ; Reloj       ; 0.000        ; 0.195      ; 1.771      ;
; 1.492 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|touch_irq_detector:u5|touch_delay_cnt[6]                       ; Reloj        ; Reloj       ; 0.000        ; 0.195      ; 1.771      ;
; 1.492 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|touch_irq_detector:u5|touch_delay_cnt[7]                       ; Reloj        ; Reloj       ; 0.000        ; 0.195      ; 1.771      ;
; 1.492 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|touch_irq_detector:u5|touch_delay_cnt[9]                       ; Reloj        ; Reloj       ; 0.000        ; 0.195      ; 1.771      ;
; 1.492 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|touch_irq_detector:u5|touch_delay_cnt[10]                      ; Reloj        ; Reloj       ; 0.000        ; 0.195      ; 1.771      ;
; 1.492 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|touch_irq_detector:u5|touch_delay_cnt[11]                      ; Reloj        ; Reloj       ; 0.000        ; 0.195      ; 1.771      ;
; 1.494 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|my_coordinate[11]                        ; Reloj        ; Reloj       ; 0.000        ; 0.196      ; 1.774      ;
; 1.494 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|my_coordinate[10]                        ; Reloj        ; Reloj       ; 0.000        ; 0.196      ; 1.774      ;
; 1.494 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|my_coordinate[9]                         ; Reloj        ; Reloj       ; 0.000        ; 0.196      ; 1.774      ;
; 1.494 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|my_coordinate[8]                         ; Reloj        ; Reloj       ; 0.000        ; 0.196      ; 1.774      ;
; 1.494 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|my_coordinate[7]                         ; Reloj        ; Reloj       ; 0.000        ; 0.196      ; 1.774      ;
; 1.494 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|my_coordinate[6]                         ; Reloj        ; Reloj       ; 0.000        ; 0.196      ; 1.774      ;
; 1.494 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|my_coordinate[5]                         ; Reloj        ; Reloj       ; 0.000        ; 0.196      ; 1.774      ;
; 1.494 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|my_coordinate[4]                         ; Reloj        ; Reloj       ; 0.000        ; 0.196      ; 1.774      ;
; 1.494 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|my_coordinate[3]                         ; Reloj        ; Reloj       ; 0.000        ; 0.196      ; 1.774      ;
; 1.494 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|my_coordinate[2]                         ; Reloj        ; Reloj       ; 0.000        ; 0.196      ; 1.774      ;
; 1.494 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|my_coordinate[1]                         ; Reloj        ; Reloj       ; 0.000        ; 0.196      ; 1.774      ;
; 1.494 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|my_coordinate[0]                         ; Reloj        ; Reloj       ; 0.000        ; 0.196      ; 1.774      ;
; 1.499 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|touch_irq_detector:u5|touch_en_clr                             ; Reloj        ; Reloj       ; 0.000        ; 0.195      ; 1.778      ;
; 1.499 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|touch_irq_detector:u5|touch_en                                 ; Reloj        ; Reloj       ; 0.000        ; 0.195      ; 1.778      ;
; 1.499 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|mdclk                                    ; Reloj        ; Reloj       ; 0.000        ; 0.195      ; 1.778      ;
; 1.499 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|y_coordinate_config                      ; Reloj        ; Reloj       ; 0.000        ; 0.195      ; 1.778      ;
; 1.499 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|transmit_en                              ; Reloj        ; Reloj       ; 0.000        ; 0.195      ; 1.778      ;
; 1.499 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|d2_PENIRQ_n                              ; Reloj        ; Reloj       ; 0.000        ; 0.195      ; 1.778      ;
; 1.499 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|d1_PENIRQ_n                              ; Reloj        ; Reloj       ; 0.000        ; 0.195      ; 1.778      ;
; 1.503 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|oX_COORD[11]                             ; Reloj        ; Reloj       ; 0.000        ; 0.182      ; 1.769      ;
; 1.503 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|oX_COORD[9]                              ; Reloj        ; Reloj       ; 0.000        ; 0.182      ; 1.769      ;
; 1.503 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|oX_COORD[8]                              ; Reloj        ; Reloj       ; 0.000        ; 0.182      ; 1.769      ;
; 1.503 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|oX_COORD[3]                              ; Reloj        ; Reloj       ; 0.000        ; 0.182      ; 1.769      ;
; 1.503 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|oX_COORD[2]                              ; Reloj        ; Reloj       ; 0.000        ; 0.182      ; 1.769      ;
; 1.503 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|oX_COORD[1]                              ; Reloj        ; Reloj       ; 0.000        ; 0.182      ; 1.769      ;
; 1.503 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|oX_COORD[0]                              ; Reloj        ; Reloj       ; 0.000        ; 0.182      ; 1.769      ;
; 1.685 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|mdata_in[7]                              ; Reloj        ; Reloj       ; 0.000        ; 0.009      ; 1.778      ;
; 1.685 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|mdata_in[6]                              ; Reloj        ; Reloj       ; 0.000        ; 0.009      ; 1.778      ;
; 1.685 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|mdata_in[5]                              ; Reloj        ; Reloj       ; 0.000        ; 0.009      ; 1.778      ;
; 1.685 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|mdata_in[4]                              ; Reloj        ; Reloj       ; 0.000        ; 0.009      ; 1.778      ;
; 1.685 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|mdata_in[3]                              ; Reloj        ; Reloj       ; 0.000        ; 0.009      ; 1.778      ;
; 1.685 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|mdata_in[2]                              ; Reloj        ; Reloj       ; 0.000        ; 0.009      ; 1.778      ;
; 1.685 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|adc_spi_controller:u4|oX_COORD[10]                             ; Reloj        ; Reloj       ; 0.000        ; 0.003      ; 1.772      ;
+-------+-------------------------------------------------------+------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK'                                                                                                                                                                                   ;
+-------+-------------------------------------------------------+-----------------------------------------------------------------------------------------+--------------+----------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                             ; To Node                                                                                 ; Launch Clock ; Latch Clock                                                                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------+-----------------------------------------------------------------------------------------+--------------+----------------------------------------------------------------------------------------+--------------+------------+------------+
; 1.494 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|o3WIRE_BUSY_n                      ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.195      ; 1.803      ;
; 1.696 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[0]                       ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; -0.001     ; 1.809      ;
; 1.696 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[1]                       ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; -0.001     ; 1.809      ;
; 1.696 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[2]                       ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; -0.001     ; 1.809      ;
; 1.696 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[3]                       ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; -0.001     ; 1.809      ;
; 1.696 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[4]                       ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; -0.001     ; 1.809      ;
; 1.696 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|lut_index[5]                       ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; -0.001     ; 1.809      ;
; 1.697 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|msetup_st.0000                     ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; -0.004     ; 1.807      ;
; 1.697 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|msetup_st.0001                     ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; -0.004     ; 1.807      ;
; 1.697 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|msetup_st.0010                     ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; -0.004     ; 1.807      ;
; 1.697 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|msetup_st.0011                     ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; -0.004     ; 1.807      ;
; 1.697 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|msetup_st.0100                     ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; -0.004     ; 1.807      ;
; 1.697 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|m3wire_str                         ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; -0.004     ; 1.807      ;
; 1.929 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSDATA~en ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; -0.500       ; 0.264      ; 1.807      ;
; 2.133 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[0]    ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; -0.500       ; 0.059      ; 1.806      ;
; 2.133 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[1]    ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; -0.500       ; 0.059      ; 1.806      ;
; 2.133 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[2]    ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; -0.500       ; 0.059      ; 1.806      ;
; 2.133 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[3]    ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; -0.500       ; 0.059      ; 1.806      ;
; 2.133 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mACK      ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; -0.500       ; 0.059      ; 1.806      ;
; 2.133 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[4]    ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; -0.500       ; 0.059      ; 1.806      ;
; 2.133 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSCLK     ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; -0.500       ; 0.059      ; 1.806      ;
; 2.133 ; testbench:U1|DE2_LTM_Control:U5|Reset_Delay:u3|oRST_0 ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSEN      ; Reloj        ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; -0.500       ; 0.059      ; 1.806      ;
+-------+-------------------------------------------------------+-----------------------------------------------------------------------------------------+--------------+----------------------------------------------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                                                    ;
+-----------------------------------------------------------------------------------------+-----------+-------+----------+---------+---------------------+
; Clock                                                                                   ; Setup     ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-----------------------------------------------------------------------------------------+-----------+-------+----------+---------+---------------------+
; Worst-case Slack                                                                        ; -7.657    ; 0.126 ; -3.531   ; 0.383   ; -3.000              ;
;  Reloj                                                                                  ; -4.141    ; 0.175 ; -2.846   ; 1.478   ; -3.000              ;
;  testbench:U1|DE2_LTM_Control:U5|div[0]                                                 ; -7.657    ; 0.126 ; -1.181   ; 0.383   ; -2.693              ;
;  testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; -2.494    ; 0.179 ; -3.531   ; 1.494   ; -1.285              ;
; Design-wide TNS                                                                         ; -1216.904 ; 0.0   ; -447.014 ; 0.0     ; -557.476            ;
;  Reloj                                                                                  ; -591.639  ; 0.000 ; -295.463 ; 0.000   ; -270.096            ;
;  testbench:U1|DE2_LTM_Control:U5|div[0]                                                 ; -550.362  ; 0.000 ; -80.590  ; 0.000   ; -243.506            ;
;  testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; -74.903   ; 0.000 ; -70.961  ; 0.000   ; -48.830             ;
+-----------------------------------------------------------------------------------------+-----------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; LTM_SDA       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; A             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; B             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; C             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; INH1          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; INH2          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0_a        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0_b        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0_c        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0_d        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0_e        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0_f        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0_g        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1_a        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1_b        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1_c        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1_d        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1_e        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1_f        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1_g        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2_a        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2_b        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2_c        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2_d        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2_e        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2_f        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2_g        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3_a        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3_b        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3_c        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3_d        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3_e        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3_f        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3_g        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[0]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[1]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[2]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[3]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[4]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[5]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[6]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[7]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[8]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[9]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[10]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[11]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[12]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[13]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[14]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[15]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LTM_R[0]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LTM_R[1]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LTM_R[2]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LTM_R[3]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LTM_R[4]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LTM_R[5]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LTM_R[6]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LTM_R[7]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LTM_G[0]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LTM_G[1]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LTM_G[2]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LTM_G[3]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LTM_G[4]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LTM_G[5]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LTM_G[6]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LTM_G[7]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LTM_B[0]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LTM_B[1]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LTM_B[2]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LTM_B[3]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LTM_B[4]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LTM_B[5]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LTM_B[6]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LTM_B[7]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LTM_NCLK      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LTM_HD        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LTM_VD        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LTM_DEN       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LTM_GRST      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LTM_SCEN      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ADC_DIN       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ADC_LTM_SCLK  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; LTM_SDA                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ADC_BUSY                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ADC_DOUT                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ADC_PENIRQ_N            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ENABLE                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; Reloj                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; Reset                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY3                    ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY2                    ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; HALF_FULL               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; UP_DOWN                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LTM_SDA       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; A             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; B             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; C             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; D             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; INH1          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; INH2          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX0_a        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX0_b        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; HEX0_c        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX0_d        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; HEX0_e        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; HEX0_f        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; HEX0_g        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; HEX1_a        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; HEX1_b        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX1_c        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX1_d        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX1_e        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX1_f        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; HEX1_g        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; HEX2_a        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX2_b        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX2_c        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX2_d        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX2_e        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX2_f        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX2_g        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX3_a        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX3_b        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; HEX3_c        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; HEX3_d        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX3_e        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX3_f        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX3_g        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LEDR[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LEDR[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LEDR[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LEDR[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LEDR[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LEDR[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LEDR[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LEDR[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LEDR[8]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LEDR[9]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; LEDR[10]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LEDR[11]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LEDR[12]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LEDR[13]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LEDR[14]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LEDR[15]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; LTM_R[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LTM_R[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LTM_R[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LTM_R[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LTM_R[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LTM_R[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LTM_R[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LTM_R[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LTM_G[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LTM_G[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LTM_G[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LTM_G[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LTM_G[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LTM_G[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LTM_G[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LTM_G[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LTM_B[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LTM_B[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LTM_B[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LTM_B[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LTM_B[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LTM_B[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LTM_B[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LTM_B[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LTM_NCLK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LTM_HD        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LTM_VD        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LTM_DEN       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LTM_GRST      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LTM_SCEN      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; ADC_DIN       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; ADC_LTM_SCLK  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.73e-09 V                   ; 3.19 V              ; -0.173 V            ; 0.149 V                              ; 0.259 V                              ; 2.79e-10 s                  ; 2.42e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.73e-09 V                  ; 3.19 V             ; -0.173 V           ; 0.149 V                             ; 0.259 V                             ; 2.79e-10 s                 ; 2.42e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LTM_SDA       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; A             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; B             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; C             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; D             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; INH1          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; INH2          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX0_a        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX0_b        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; HEX0_c        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX0_d        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; HEX0_e        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; HEX0_f        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; HEX0_g        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; HEX1_a        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; HEX1_b        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX1_c        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX1_d        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX1_e        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX1_f        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; HEX1_g        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; HEX2_a        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX2_b        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX2_c        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX2_d        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX2_e        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX2_f        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX2_g        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX3_a        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX3_b        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; HEX3_c        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; HEX3_d        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX3_e        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX3_f        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX3_g        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LEDR[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LEDR[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LEDR[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LEDR[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LEDR[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LEDR[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LEDR[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LEDR[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LEDR[8]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LEDR[9]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[10]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LEDR[11]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LEDR[12]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LEDR[13]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LEDR[14]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LEDR[15]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; LTM_R[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LTM_R[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LTM_R[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LTM_R[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LTM_R[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LTM_R[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LTM_R[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LTM_R[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LTM_G[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LTM_G[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LTM_G[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LTM_G[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LTM_G[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LTM_G[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LTM_G[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LTM_G[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LTM_B[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LTM_B[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LTM_B[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LTM_B[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LTM_B[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LTM_B[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LTM_B[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LTM_B[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LTM_NCLK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LTM_HD        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LTM_VD        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LTM_DEN       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LTM_GRST      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LTM_SCEN      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; ADC_DIN       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; ADC_LTM_SCLK  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.54e-07 V                   ; 3.14 V              ; -0.115 V            ; 0.146 V                              ; 0.141 V                              ; 3.07e-10 s                  ; 3.96e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 6.54e-07 V                  ; 3.14 V             ; -0.115 V           ; 0.146 V                             ; 0.141 V                             ; 3.07e-10 s                 ; 3.96e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LTM_SDA       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; A             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; B             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; C             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; D             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; INH1          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; INH2          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX0_a        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX0_b        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; HEX0_c        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX0_d        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; HEX0_e        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; HEX0_f        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; HEX0_g        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; HEX1_a        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; HEX1_b        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX1_c        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX1_d        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX1_e        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX1_f        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; HEX1_g        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; HEX2_a        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX2_b        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX2_c        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX2_d        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX2_e        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX2_f        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX2_g        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX3_a        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX3_b        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; HEX3_c        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; HEX3_d        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX3_e        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX3_f        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX3_g        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LEDR[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LEDR[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LEDR[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LEDR[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LEDR[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LEDR[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LEDR[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LEDR[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LEDR[8]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LEDR[9]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; LEDR[10]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LEDR[11]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LEDR[12]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LEDR[13]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LEDR[14]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LEDR[15]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; LTM_R[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LTM_R[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LTM_R[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LTM_R[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LTM_R[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LTM_R[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LTM_R[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LTM_R[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LTM_G[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LTM_G[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LTM_G[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LTM_G[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LTM_G[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LTM_G[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LTM_G[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LTM_G[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LTM_B[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LTM_B[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LTM_B[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LTM_B[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LTM_B[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LTM_B[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LTM_B[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LTM_B[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LTM_NCLK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LTM_HD        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LTM_VD        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LTM_DEN       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LTM_GRST      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LTM_SCEN      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ADC_DIN       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ADC_LTM_SCLK  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.26 V             ; 0.41 V                               ; 0.32 V                               ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.26 V            ; 0.41 V                              ; 0.32 V                              ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                                                             ;
+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                             ; To Clock                                                                               ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+----------+----------+----------+----------+
; Reloj                                                                                  ; Reloj                                                                                  ; 7578     ; 0        ; 0        ; 0        ;
; testbench:U1|DE2_LTM_Control:U5|div[0]                                                 ; Reloj                                                                                  ; 1        ; 1        ; 0        ; 0        ;
; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; Reloj                                                                                  ; 1        ; 1        ; 0        ; 0        ;
; Reloj                                                                                  ; testbench:U1|DE2_LTM_Control:U5|div[0]                                                 ; 248      ; 0        ; 0        ; 0        ;
; testbench:U1|DE2_LTM_Control:U5|div[0]                                                 ; testbench:U1|DE2_LTM_Control:U5|div[0]                                                 ; 6133     ; 0        ; 0        ; 0        ;
; Reloj                                                                                  ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 15       ; 0        ; 0        ; 0        ;
; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 277      ; 22       ; 31       ; 77       ;
+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                                                              ;
+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                             ; To Clock                                                                               ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+----------+----------+----------+----------+
; Reloj                                                                                  ; Reloj                                                                                  ; 7578     ; 0        ; 0        ; 0        ;
; testbench:U1|DE2_LTM_Control:U5|div[0]                                                 ; Reloj                                                                                  ; 1        ; 1        ; 0        ; 0        ;
; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; Reloj                                                                                  ; 1        ; 1        ; 0        ; 0        ;
; Reloj                                                                                  ; testbench:U1|DE2_LTM_Control:U5|div[0]                                                 ; 248      ; 0        ; 0        ; 0        ;
; testbench:U1|DE2_LTM_Control:U5|div[0]                                                 ; testbench:U1|DE2_LTM_Control:U5|div[0]                                                 ; 6133     ; 0        ; 0        ; 0        ;
; Reloj                                                                                  ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 15       ; 0        ; 0        ; 0        ;
; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 277      ; 22       ; 31       ; 77       ;
+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                              ;
+------------+----------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock ; To Clock                                                                               ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------------------------------------------------------------------------------------+----------+----------+----------+----------+
; Reloj      ; Reloj                                                                                  ; 119      ; 0        ; 0        ; 0        ;
; Reloj      ; testbench:U1|DE2_LTM_Control:U5|div[0]                                                 ; 85       ; 0        ; 0        ; 0        ;
; Reloj      ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 13       ; 0        ; 9        ; 0        ;
+------------+----------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                               ;
+------------+----------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock ; To Clock                                                                               ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------------------------------------------------------------------------------------+----------+----------+----------+----------+
; Reloj      ; Reloj                                                                                  ; 119      ; 0        ; 0        ; 0        ;
; Reloj      ; testbench:U1|DE2_LTM_Control:U5|div[0]                                                 ; 85       ; 0        ; 0        ; 0        ;
; Reloj      ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 13       ; 0        ; 9        ; 0        ;
+------------+----------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 7     ; 7    ;
; Unconstrained Input Port Paths  ; 120   ; 120  ;
; Unconstrained Output Ports      ; 69    ; 69   ;
; Unconstrained Output Port Paths ; 192   ; 192  ;
+---------------------------------+-------+------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+------+-------------+
; Target                                                                                 ; Clock                                                                                  ; Type ; Status      ;
+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+------+-------------+
; Reloj                                                                                  ; Reloj                                                                                  ; Base ; Constrained ;
; testbench:U1|DE2_LTM_Control:U5|div[0]                                                 ; testbench:U1|DE2_LTM_Control:U5|div[0]                                                 ; Base ; Constrained ;
; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; Base ; Constrained ;
+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+------+-------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                           ;
+--------------+--------------------------------------------------------------------------------------+
; Input Port   ; Comment                                                                              ;
+--------------+--------------------------------------------------------------------------------------+
; ADC_DOUT     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ADC_PENIRQ_N ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ENABLE       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HALF_FULL    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LTM_SDA      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Reset        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; UP_DOWN      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+--------------+--------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                           ;
+--------------+---------------------------------------------------------------------------------------+
; Output Port  ; Comment                                                                               ;
+--------------+---------------------------------------------------------------------------------------+
; A            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ADC_DIN      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ADC_LTM_SCLK ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; B            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; C            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0_a       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0_b       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0_c       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0_d       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0_e       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0_f       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0_g       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX3_a       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX3_b       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX3_c       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX3_d       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX3_e       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX3_f       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX3_g       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; INH1         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; INH2         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[3]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[4]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[5]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[6]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[7]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[8]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[9]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[10]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[11]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[12]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[13]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[14]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[15]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LTM_B[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LTM_B[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LTM_B[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LTM_B[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LTM_B[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LTM_B[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LTM_B[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LTM_B[7]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LTM_DEN      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LTM_GRST     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LTM_G[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LTM_G[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LTM_G[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LTM_G[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LTM_G[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LTM_G[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LTM_G[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LTM_G[7]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LTM_HD       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LTM_NCLK     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LTM_R[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LTM_R[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LTM_R[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LTM_R[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LTM_R[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LTM_R[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LTM_R[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LTM_R[7]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LTM_SCEN     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LTM_SDA      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LTM_VD       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+--------------+---------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                           ;
+--------------+--------------------------------------------------------------------------------------+
; Input Port   ; Comment                                                                              ;
+--------------+--------------------------------------------------------------------------------------+
; ADC_DOUT     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ADC_PENIRQ_N ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ENABLE       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HALF_FULL    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LTM_SDA      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Reset        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; UP_DOWN      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+--------------+--------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                           ;
+--------------+---------------------------------------------------------------------------------------+
; Output Port  ; Comment                                                                               ;
+--------------+---------------------------------------------------------------------------------------+
; A            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ADC_DIN      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ADC_LTM_SCLK ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; B            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; C            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0_a       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0_b       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0_c       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0_d       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0_e       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0_f       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0_g       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX3_a       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX3_b       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX3_c       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX3_d       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX3_e       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX3_f       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX3_g       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; INH1         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; INH2         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[3]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[4]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[5]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[6]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[7]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[8]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[9]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[10]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[11]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[12]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[13]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[14]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[15]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LTM_B[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LTM_B[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LTM_B[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LTM_B[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LTM_B[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LTM_B[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LTM_B[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LTM_B[7]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LTM_DEN      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LTM_GRST     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LTM_G[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LTM_G[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LTM_G[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LTM_G[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LTM_G[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LTM_G[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LTM_G[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LTM_G[7]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LTM_HD       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LTM_NCLK     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LTM_R[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LTM_R[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LTM_R[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LTM_R[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LTM_R[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LTM_R[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LTM_R[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LTM_R[7]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LTM_SCEN     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LTM_SDA      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LTM_VD       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+--------------+---------------------------------------------------------------------------------------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime TimeQuest Timing Analyzer
    Info: Version 17.1.1 Internal Build 593 12/11/2017 SJ Lite Edition
    Info: Processing started: Thu Nov 11 11:58:57 2021
Info: Command: quartus_sta motor -c motor
Info: qsta_default_script.tcl version: #3
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'motor.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name Reloj Reloj
    Info (332105): create_clock -period 1.000 -name testbench:U1|DE2_LTM_Control:U5|div[0] testbench:U1|DE2_LTM_Control:U5|div[0]
    Info (332105): create_clock -period 1.000 -name testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -7.657
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -7.657            -550.362 testbench:U1|DE2_LTM_Control:U5|div[0] 
    Info (332119):    -4.141            -591.639 Reloj 
    Info (332119):    -2.494             -74.903 testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK 
Info (332146): Worst-case hold slack is 0.324
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.324               0.000 testbench:U1|DE2_LTM_Control:U5|div[0] 
    Info (332119):     0.386               0.000 Reloj 
    Info (332119):     0.403               0.000 testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK 
Info (332146): Worst-case recovery slack is -3.531
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.531             -70.961 testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK 
    Info (332119):    -2.846            -295.463 Reloj 
    Info (332119):    -1.181             -80.590 testbench:U1|DE2_LTM_Control:U5|div[0] 
Info (332146): Worst-case removal slack is 0.937
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.937               0.000 testbench:U1|DE2_LTM_Control:U5|div[0] 
    Info (332119):     2.802               0.000 Reloj 
    Info (332119):     2.972               0.000 testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -265.140 Reloj 
    Info (332119):    -2.693            -243.506 testbench:U1|DE2_LTM_Control:U5|div[0] 
    Info (332119):    -1.285             -48.830 testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -6.828
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -6.828            -491.121 testbench:U1|DE2_LTM_Control:U5|div[0] 
    Info (332119):    -3.751            -522.776 Reloj 
    Info (332119):    -2.230             -66.010 testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK 
Info (332146): Worst-case hold slack is 0.327
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.327               0.000 testbench:U1|DE2_LTM_Control:U5|div[0] 
    Info (332119):     0.340               0.000 Reloj 
    Info (332119):     0.354               0.000 testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK 
Info (332146): Worst-case recovery slack is -3.176
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.176             -62.976 testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK 
    Info (332119):    -2.459            -252.872 Reloj 
    Info (332119):    -1.001             -65.994 testbench:U1|DE2_LTM_Control:U5|div[0] 
Info (332146): Worst-case removal slack is 0.866
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.866               0.000 testbench:U1|DE2_LTM_Control:U5|div[0] 
    Info (332119):     2.502               0.000 Reloj 
    Info (332119):     2.690               0.000 testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -265.140 Reloj 
    Info (332119):    -2.649            -241.438 testbench:U1|DE2_LTM_Control:U5|div[0] 
    Info (332119):    -1.285             -48.830 testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -3.130
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.130            -206.017 testbench:U1|DE2_LTM_Control:U5|div[0] 
    Info (332119):    -1.601            -185.065 Reloj 
    Info (332119):    -0.679             -17.458 testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK 
Info (332146): Worst-case hold slack is 0.126
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.126               0.000 testbench:U1|DE2_LTM_Control:U5|div[0] 
    Info (332119):     0.175               0.000 Reloj 
    Info (332119):     0.179               0.000 testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK 
Info (332146): Worst-case recovery slack is -1.582
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.582             -28.694 testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK 
    Info (332119):    -1.073            -106.676 Reloj 
    Info (332119):    -0.122              -2.649 testbench:U1|DE2_LTM_Control:U5|div[0] 
Info (332146): Worst-case removal slack is 0.383
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.383               0.000 testbench:U1|DE2_LTM_Control:U5|div[0] 
    Info (332119):     1.478               0.000 Reloj 
    Info (332119):     1.494               0.000 testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -270.096 Reloj 
    Info (332119):    -1.000            -138.000 testbench:U1|DE2_LTM_Control:U5|div[0] 
    Info (332119):    -1.000             -38.000 testbench:U1|DE2_LTM_Control:U5|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4884 megabytes
    Info: Processing ended: Thu Nov 11 11:59:03 2021
    Info: Elapsed time: 00:00:06
    Info: Total CPU time (on all processors): 00:00:03


