|mesure_f
sysclk => sysclk.IN1
fx => startCnt.CLK
fx => fxCntTemp[0].CLK
fx => fxCntTemp[1].CLK
fx => fxCntTemp[2].CLK
fx => fxCntTemp[3].CLK
fx => fxCntTemp[4].CLK
fx => fxCntTemp[5].CLK
fx => fxCntTemp[6].CLK
fx => fxCntTemp[7].CLK
fx => fxCntTemp[8].CLK
fx => fxCntTemp[9].CLK
fx => fxCntTemp[10].CLK
fx => fxCntTemp[11].CLK
fx => fxCntTemp[12].CLK
fx => fxCntTemp[13].CLK
fx => fxCntTemp[14].CLK
fx => fxCntTemp[15].CLK
fx => fxCntTemp[16].CLK
fx => fxCntTemp[17].CLK
fx => fxCntTemp[18].CLK
fx => fxCntTemp[19].CLK
fx => fxCntTemp[20].CLK
fx => fxCntTemp[21].CLK
fx => fxCntTemp[22].CLK
fx => fxCntTemp[23].CLK
fx => fxCntTemp[24].CLK
fx => fxCntTemp[25].CLK
fx => fxCntTemp[26].CLK
fx => fxCntTemp[27].CLK
fx => fxCntTemp[28].CLK
fx => fxCntTemp[29].CLK
fx => fxCntTemp[30].CLK
fx => fxCntTemp[31].CLK
sel0 => data_out.OUTPUTSELECT
sel0 => data_out.OUTPUTSELECT
sel0 => data_out.OUTPUTSELECT
sel0 => data_out.OUTPUTSELECT
sel0 => data_out.OUTPUTSELECT
sel0 => data_out.OUTPUTSELECT
sel0 => data_out.OUTPUTSELECT
sel0 => data_out.OUTPUTSELECT
sel1 => data_out.OUTPUTSELECT
sel1 => data_out.OUTPUTSELECT
sel1 => data_out.OUTPUTSELECT
sel1 => data_out.OUTPUTSELECT
sel1 => data_out.OUTPUTSELECT
sel1 => data_out.OUTPUTSELECT
sel1 => data_out.OUTPUTSELECT
sel1 => data_out.OUTPUTSELECT
sel1 => data_out.OUTPUTSELECT
sel1 => data_out.OUTPUTSELECT
sel1 => data_out.OUTPUTSELECT
sel1 => data_out.OUTPUTSELECT
sel1 => data_out.OUTPUTSELECT
sel1 => data_out.OUTPUTSELECT
sel1 => data_out.OUTPUTSELECT
sel1 => data_out.OUTPUTSELECT
sel2 => Decoder0.IN0


|mesure_f|PLL_test:PLL_test_inst
areset => areset.IN1
inclk0 => sub_wire4[0].IN1


|mesure_f|PLL_test:PLL_test_inst|altpll:altpll_component
inclk[0] => PLL_test_altpll:auto_generated.inclk[0]
inclk[1] => PLL_test_altpll:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => PLL_test_altpll:auto_generated.areset
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>


|mesure_f|PLL_test:PLL_test_inst|altpll:altpll_component|PLL_test_altpll:auto_generated
areset => pll_lock_sync.ACLR
areset => pll1.ARESET
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1


