Classic Timing Analyzer report for projetoHardware
Mon May 08 20:27:20 2017
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clock'
  7. tco
  8. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                 ;
+------------------------------+-------+---------------+----------------------------------+------------------------------------------+-----------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From                                     ; To                          ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+------------------------------------------+-----------------------------+------------+----------+--------------+
; Worst-case tco               ; N/A   ; None          ; 34.134 ns                        ; unidadeControle:unidadeControle|state.JR ; WriteDataReg[27]            ; clock      ; --       ; 0            ;
; Clock Setup: 'clock'         ; N/A   ; None          ; 36.36 MHz ( period = 27.506 ns ) ; unidadeControle:unidadeControle|state.JR ; Banco_reg:BancoReg|Reg8[26] ; clock      ; clock    ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;                                          ;                             ;            ;          ; 0            ;
+------------------------------+-------+---------------+----------------------------------+------------------------------------------+-----------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C70F896C6       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clock           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clock'                                                                                                                                                                                                                                                                            ;
+-----------------------------------------+-----------------------------------------------------+------------------------------------------------------+------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                 ; To                           ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+------------------------------------------------------+------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 36.36 MHz ( period = 27.506 ns )                    ; unidadeControle:unidadeControle|state.JR             ; Banco_reg:BancoReg|Reg24[26] ; clock      ; clock    ; None                        ; None                      ; 27.264 ns               ;
; N/A                                     ; 36.36 MHz ( period = 27.506 ns )                    ; unidadeControle:unidadeControle|state.JR             ; Banco_reg:BancoReg|Reg8[26]  ; clock      ; clock    ; None                        ; None                      ; 27.264 ns               ;
; N/A                                     ; 36.49 MHz ( period = 27.406 ns )                    ; unidadeControle:unidadeControle|state.J              ; Banco_reg:BancoReg|Reg24[26] ; clock      ; clock    ; None                        ; None                      ; 27.164 ns               ;
; N/A                                     ; 36.49 MHz ( period = 27.406 ns )                    ; unidadeControle:unidadeControle|state.J              ; Banco_reg:BancoReg|Reg8[26]  ; clock      ; clock    ; None                        ; None                      ; 27.164 ns               ;
; N/A                                     ; 36.58 MHz ( period = 27.334 ns )                    ; unidadeControle:unidadeControle|state.ShiftCarrega   ; Banco_reg:BancoReg|Reg24[26] ; clock      ; clock    ; None                        ; None                      ; 27.117 ns               ;
; N/A                                     ; 36.58 MHz ( period = 27.334 ns )                    ; unidadeControle:unidadeControle|state.ShiftCarrega   ; Banco_reg:BancoReg|Reg8[26]  ; clock      ; clock    ; None                        ; None                      ; 27.117 ns               ;
; N/A                                     ; 36.64 MHz ( period = 27.294 ns )                    ; unidadeControle:unidadeControle|state.Jal            ; Banco_reg:BancoReg|Reg24[26] ; clock      ; clock    ; None                        ; None                      ; 27.052 ns               ;
; N/A                                     ; 36.64 MHz ( period = 27.294 ns )                    ; unidadeControle:unidadeControle|state.Jal            ; Banco_reg:BancoReg|Reg8[26]  ; clock      ; clock    ; None                        ; None                      ; 27.052 ns               ;
; N/A                                     ; 36.79 MHz ( period = 27.182 ns )                    ; unidadeControle:unidadeControle|state.Lui            ; Banco_reg:BancoReg|Reg24[26] ; clock      ; clock    ; None                        ; None                      ; 26.965 ns               ;
; N/A                                     ; 36.79 MHz ( period = 27.182 ns )                    ; unidadeControle:unidadeControle|state.Lui            ; Banco_reg:BancoReg|Reg8[26]  ; clock      ; clock    ; None                        ; None                      ; 26.965 ns               ;
; N/A                                     ; 36.80 MHz ( period = 27.171 ns )                    ; unidadeControle:unidadeControle|state.JR             ; Banco_reg:BancoReg|Reg13[26] ; clock      ; clock    ; None                        ; None                      ; 26.889 ns               ;
; N/A                                     ; 36.81 MHz ( period = 27.168 ns )                    ; unidadeControle:unidadeControle|state.JR             ; Banco_reg:BancoReg|Reg15[26] ; clock      ; clock    ; None                        ; None                      ; 26.886 ns               ;
; N/A                                     ; 36.81 MHz ( period = 27.165 ns )                    ; unidadeControle:unidadeControle|state.JR             ; Banco_reg:BancoReg|Reg14[26] ; clock      ; clock    ; None                        ; None                      ; 26.940 ns               ;
; N/A                                     ; 36.82 MHz ( period = 27.162 ns )                    ; unidadeControle:unidadeControle|state.JR             ; Banco_reg:BancoReg|Reg6[26]  ; clock      ; clock    ; None                        ; None                      ; 26.937 ns               ;
; N/A                                     ; 36.94 MHz ( period = 27.071 ns )                    ; unidadeControle:unidadeControle|state.J              ; Banco_reg:BancoReg|Reg13[26] ; clock      ; clock    ; None                        ; None                      ; 26.789 ns               ;
; N/A                                     ; 36.94 MHz ( period = 27.068 ns )                    ; unidadeControle:unidadeControle|state.J              ; Banco_reg:BancoReg|Reg15[26] ; clock      ; clock    ; None                        ; None                      ; 26.786 ns               ;
; N/A                                     ; 36.95 MHz ( period = 27.065 ns )                    ; unidadeControle:unidadeControle|state.J              ; Banco_reg:BancoReg|Reg14[26] ; clock      ; clock    ; None                        ; None                      ; 26.840 ns               ;
; N/A                                     ; 36.95 MHz ( period = 27.062 ns )                    ; unidadeControle:unidadeControle|state.J              ; Banco_reg:BancoReg|Reg6[26]  ; clock      ; clock    ; None                        ; None                      ; 26.837 ns               ;
; N/A                                     ; 37.03 MHz ( period = 27.005 ns )                    ; unidadeControle:unidadeControle|state.ShiftExeSrl    ; Banco_reg:BancoReg|Reg24[26] ; clock      ; clock    ; None                        ; None                      ; 26.764 ns               ;
; N/A                                     ; 37.03 MHz ( period = 27.005 ns )                    ; unidadeControle:unidadeControle|state.ShiftExeSrl    ; Banco_reg:BancoReg|Reg8[26]  ; clock      ; clock    ; None                        ; None                      ; 26.764 ns               ;
; N/A                                     ; 37.04 MHz ( period = 26.999 ns )                    ; unidadeControle:unidadeControle|state.ShiftCarrega   ; Banco_reg:BancoReg|Reg13[26] ; clock      ; clock    ; None                        ; None                      ; 26.742 ns               ;
; N/A                                     ; 37.04 MHz ( period = 26.996 ns )                    ; unidadeControle:unidadeControle|state.ShiftCarrega   ; Banco_reg:BancoReg|Reg15[26] ; clock      ; clock    ; None                        ; None                      ; 26.739 ns               ;
; N/A                                     ; 37.05 MHz ( period = 26.993 ns )                    ; unidadeControle:unidadeControle|state.ShiftCarrega   ; Banco_reg:BancoReg|Reg14[26] ; clock      ; clock    ; None                        ; None                      ; 26.793 ns               ;
; N/A                                     ; 37.05 MHz ( period = 26.992 ns )                    ; unidadeControle:unidadeControle|state.JalEscreveR31  ; Banco_reg:BancoReg|Reg24[26] ; clock      ; clock    ; None                        ; None                      ; 26.750 ns               ;
; N/A                                     ; 37.05 MHz ( period = 26.992 ns )                    ; unidadeControle:unidadeControle|state.JalEscreveR31  ; Banco_reg:BancoReg|Reg8[26]  ; clock      ; clock    ; None                        ; None                      ; 26.750 ns               ;
; N/A                                     ; 37.05 MHz ( period = 26.990 ns )                    ; unidadeControle:unidadeControle|state.ShiftCarrega   ; Banco_reg:BancoReg|Reg6[26]  ; clock      ; clock    ; None                        ; None                      ; 26.790 ns               ;
; N/A                                     ; 37.09 MHz ( period = 26.959 ns )                    ; unidadeControle:unidadeControle|state.Jal            ; Banco_reg:BancoReg|Reg13[26] ; clock      ; clock    ; None                        ; None                      ; 26.677 ns               ;
; N/A                                     ; 37.10 MHz ( period = 26.956 ns )                    ; unidadeControle:unidadeControle|state.Jal            ; Banco_reg:BancoReg|Reg15[26] ; clock      ; clock    ; None                        ; None                      ; 26.674 ns               ;
; N/A                                     ; 37.10 MHz ( period = 26.953 ns )                    ; unidadeControle:unidadeControle|state.Jal            ; Banco_reg:BancoReg|Reg14[26] ; clock      ; clock    ; None                        ; None                      ; 26.728 ns               ;
; N/A                                     ; 37.11 MHz ( period = 26.950 ns )                    ; unidadeControle:unidadeControle|state.Jal            ; Banco_reg:BancoReg|Reg6[26]  ; clock      ; clock    ; None                        ; None                      ; 26.725 ns               ;
; N/A                                     ; 37.16 MHz ( period = 26.914 ns )                    ; unidadeControle:unidadeControle|state.MemoryRead     ; Banco_reg:BancoReg|Reg24[26] ; clock      ; clock    ; None                        ; None                      ; 26.673 ns               ;
; N/A                                     ; 37.16 MHz ( period = 26.914 ns )                    ; unidadeControle:unidadeControle|state.MemoryRead     ; Banco_reg:BancoReg|Reg8[26]  ; clock      ; clock    ; None                        ; None                      ; 26.673 ns               ;
; N/A                                     ; 37.17 MHz ( period = 26.907 ns )                    ; unidadeControle:unidadeControle|state.ShiftExeSllv   ; Banco_reg:BancoReg|Reg24[26] ; clock      ; clock    ; None                        ; None                      ; 26.666 ns               ;
; N/A                                     ; 37.17 MHz ( period = 26.907 ns )                    ; unidadeControle:unidadeControle|state.ShiftExeSllv   ; Banco_reg:BancoReg|Reg8[26]  ; clock      ; clock    ; None                        ; None                      ; 26.666 ns               ;
; N/A                                     ; 37.17 MHz ( period = 26.906 ns )                    ; unidadeControle:unidadeControle|state.JR             ; Banco_reg:BancoReg|Reg16[26] ; clock      ; clock    ; None                        ; None                      ; 26.671 ns               ;
; N/A                                     ; 37.17 MHz ( period = 26.905 ns )                    ; unidadeControle:unidadeControle|state.JR             ; Banco_reg:BancoReg|Reg0[26]  ; clock      ; clock    ; None                        ; None                      ; 26.670 ns               ;
; N/A                                     ; 37.17 MHz ( period = 26.901 ns )                    ; unidadeControle:unidadeControle|state.WaitMemoryRead ; Banco_reg:BancoReg|Reg24[26] ; clock      ; clock    ; None                        ; None                      ; 26.660 ns               ;
; N/A                                     ; 37.17 MHz ( period = 26.901 ns )                    ; unidadeControle:unidadeControle|state.WaitMemoryRead ; Banco_reg:BancoReg|Reg8[26]  ; clock      ; clock    ; None                        ; None                      ; 26.660 ns               ;
; N/A                                     ; 37.25 MHz ( period = 26.847 ns )                    ; unidadeControle:unidadeControle|state.Lui            ; Banco_reg:BancoReg|Reg13[26] ; clock      ; clock    ; None                        ; None                      ; 26.590 ns               ;
; N/A                                     ; 37.25 MHz ( period = 26.844 ns )                    ; unidadeControle:unidadeControle|state.Lui            ; Banco_reg:BancoReg|Reg15[26] ; clock      ; clock    ; None                        ; None                      ; 26.587 ns               ;
; N/A                                     ; 37.26 MHz ( period = 26.841 ns )                    ; unidadeControle:unidadeControle|state.Lui            ; Banco_reg:BancoReg|Reg14[26] ; clock      ; clock    ; None                        ; None                      ; 26.641 ns               ;
; N/A                                     ; 37.26 MHz ( period = 26.838 ns )                    ; unidadeControle:unidadeControle|state.Lui            ; Banco_reg:BancoReg|Reg6[26]  ; clock      ; clock    ; None                        ; None                      ; 26.638 ns               ;
; N/A                                     ; 37.26 MHz ( period = 26.838 ns )                    ; unidadeControle:unidadeControle|state.JR             ; Banco_reg:BancoReg|Reg1[26]  ; clock      ; clock    ; None                        ; None                      ; 26.588 ns               ;
; N/A                                     ; 37.26 MHz ( period = 26.837 ns )                    ; unidadeControle:unidadeControle|state.JR             ; Banco_reg:BancoReg|Reg3[26]  ; clock      ; clock    ; None                        ; None                      ; 26.587 ns               ;
; N/A                                     ; 37.31 MHz ( period = 26.806 ns )                    ; unidadeControle:unidadeControle|state.J              ; Banco_reg:BancoReg|Reg16[26] ; clock      ; clock    ; None                        ; None                      ; 26.571 ns               ;
; N/A                                     ; 37.31 MHz ( period = 26.805 ns )                    ; unidadeControle:unidadeControle|state.J              ; Banco_reg:BancoReg|Reg0[26]  ; clock      ; clock    ; None                        ; None                      ; 26.570 ns               ;
; N/A                                     ; 37.32 MHz ( period = 26.794 ns )                    ; unidadeControle:unidadeControle|state.Nop            ; Banco_reg:BancoReg|Reg24[26] ; clock      ; clock    ; None                        ; None                      ; 26.566 ns               ;
; N/A                                     ; 37.32 MHz ( period = 26.794 ns )                    ; unidadeControle:unidadeControle|state.Nop            ; Banco_reg:BancoReg|Reg8[26]  ; clock      ; clock    ; None                        ; None                      ; 26.566 ns               ;
; N/A                                     ; 37.34 MHz ( period = 26.781 ns )                    ; unidadeControle:unidadeControle|state.ShiftExeSll    ; Banco_reg:BancoReg|Reg24[26] ; clock      ; clock    ; None                        ; None                      ; 26.540 ns               ;
; N/A                                     ; 37.34 MHz ( period = 26.781 ns )                    ; unidadeControle:unidadeControle|state.ShiftExeSll    ; Banco_reg:BancoReg|Reg8[26]  ; clock      ; clock    ; None                        ; None                      ; 26.540 ns               ;
; N/A                                     ; 37.37 MHz ( period = 26.761 ns )                    ; unidadeControle:unidadeControle|state.Sub            ; Banco_reg:BancoReg|Reg24[26] ; clock      ; clock    ; None                        ; None                      ; 26.533 ns               ;
; N/A                                     ; 37.37 MHz ( period = 26.761 ns )                    ; unidadeControle:unidadeControle|state.Sub            ; Banco_reg:BancoReg|Reg8[26]  ; clock      ; clock    ; None                        ; None                      ; 26.533 ns               ;
; N/A                                     ; 37.40 MHz ( period = 26.738 ns )                    ; unidadeControle:unidadeControle|state.J              ; Banco_reg:BancoReg|Reg1[26]  ; clock      ; clock    ; None                        ; None                      ; 26.488 ns               ;
; N/A                                     ; 37.40 MHz ( period = 26.737 ns )                    ; unidadeControle:unidadeControle|state.J              ; Banco_reg:BancoReg|Reg3[26]  ; clock      ; clock    ; None                        ; None                      ; 26.487 ns               ;
; N/A                                     ; 37.41 MHz ( period = 26.734 ns )                    ; unidadeControle:unidadeControle|state.ShiftCarrega   ; Banco_reg:BancoReg|Reg16[26] ; clock      ; clock    ; None                        ; None                      ; 26.524 ns               ;
; N/A                                     ; 37.41 MHz ( period = 26.733 ns )                    ; unidadeControle:unidadeControle|state.ShiftCarrega   ; Banco_reg:BancoReg|Reg0[26]  ; clock      ; clock    ; None                        ; None                      ; 26.523 ns               ;
; N/A                                     ; 37.43 MHz ( period = 26.720 ns )                    ; unidadeControle:unidadeControle|state.Beq            ; Banco_reg:BancoReg|Reg24[26] ; clock      ; clock    ; None                        ; None                      ; 26.478 ns               ;
; N/A                                     ; 37.43 MHz ( period = 26.720 ns )                    ; unidadeControle:unidadeControle|state.Beq            ; Banco_reg:BancoReg|Reg8[26]  ; clock      ; clock    ; None                        ; None                      ; 26.478 ns               ;
; N/A                                     ; 37.43 MHz ( period = 26.714 ns )                    ; unidadeControle:unidadeControle|state.JR             ; Banco_reg:BancoReg|Reg20[27] ; clock      ; clock    ; None                        ; None                      ; 26.453 ns               ;
; N/A                                     ; 37.43 MHz ( period = 26.713 ns )                    ; unidadeControle:unidadeControle|state.JR             ; Banco_reg:BancoReg|Reg28[27] ; clock      ; clock    ; None                        ; None                      ; 26.452 ns               ;
; N/A                                     ; 37.46 MHz ( period = 26.694 ns )                    ; unidadeControle:unidadeControle|state.Jal            ; Banco_reg:BancoReg|Reg16[26] ; clock      ; clock    ; None                        ; None                      ; 26.459 ns               ;
; N/A                                     ; 37.46 MHz ( period = 26.693 ns )                    ; unidadeControle:unidadeControle|state.Jal            ; Banco_reg:BancoReg|Reg0[26]  ; clock      ; clock    ; None                        ; None                      ; 26.458 ns               ;
; N/A                                     ; 37.49 MHz ( period = 26.674 ns )                    ; unidadeControle:unidadeControle|state.IRWrite        ; Banco_reg:BancoReg|Reg24[26] ; clock      ; clock    ; None                        ; None                      ; 26.433 ns               ;
; N/A                                     ; 37.49 MHz ( period = 26.674 ns )                    ; unidadeControle:unidadeControle|state.IRWrite        ; Banco_reg:BancoReg|Reg8[26]  ; clock      ; clock    ; None                        ; None                      ; 26.433 ns               ;
; N/A                                     ; 37.50 MHz ( period = 26.670 ns )                    ; unidadeControle:unidadeControle|state.ShiftExeSrl    ; Banco_reg:BancoReg|Reg13[26] ; clock      ; clock    ; None                        ; None                      ; 26.389 ns               ;
; N/A                                     ; 37.50 MHz ( period = 26.667 ns )                    ; unidadeControle:unidadeControle|state.ShiftExeSrl    ; Banco_reg:BancoReg|Reg15[26] ; clock      ; clock    ; None                        ; None                      ; 26.386 ns               ;
; N/A                                     ; 37.50 MHz ( period = 26.666 ns )                    ; unidadeControle:unidadeControle|state.ShiftCarrega   ; Banco_reg:BancoReg|Reg1[26]  ; clock      ; clock    ; None                        ; None                      ; 26.441 ns               ;
; N/A                                     ; 37.50 MHz ( period = 26.665 ns )                    ; unidadeControle:unidadeControle|state.ShiftCarrega   ; Banco_reg:BancoReg|Reg3[26]  ; clock      ; clock    ; None                        ; None                      ; 26.440 ns               ;
; N/A                                     ; 37.50 MHz ( period = 26.664 ns )                    ; unidadeControle:unidadeControle|state.ShiftExeSrl    ; Banco_reg:BancoReg|Reg14[26] ; clock      ; clock    ; None                        ; None                      ; 26.440 ns               ;
; N/A                                     ; 37.51 MHz ( period = 26.661 ns )                    ; unidadeControle:unidadeControle|state.ShiftExeSrl    ; Banco_reg:BancoReg|Reg6[26]  ; clock      ; clock    ; None                        ; None                      ; 26.437 ns               ;
; N/A                                     ; 37.51 MHz ( period = 26.657 ns )                    ; unidadeControle:unidadeControle|state.JalEscreveR31  ; Banco_reg:BancoReg|Reg13[26] ; clock      ; clock    ; None                        ; None                      ; 26.375 ns               ;
; N/A                                     ; 37.52 MHz ( period = 26.654 ns )                    ; unidadeControle:unidadeControle|state.JalEscreveR31  ; Banco_reg:BancoReg|Reg15[26] ; clock      ; clock    ; None                        ; None                      ; 26.372 ns               ;
; N/A                                     ; 37.52 MHz ( period = 26.651 ns )                    ; unidadeControle:unidadeControle|state.JalEscreveR31  ; Banco_reg:BancoReg|Reg14[26] ; clock      ; clock    ; None                        ; None                      ; 26.426 ns               ;
; N/A                                     ; 37.53 MHz ( period = 26.648 ns )                    ; unidadeControle:unidadeControle|state.JalEscreveR31  ; Banco_reg:BancoReg|Reg6[26]  ; clock      ; clock    ; None                        ; None                      ; 26.423 ns               ;
; N/A                                     ; 37.55 MHz ( period = 26.633 ns )                    ; unidadeControle:unidadeControle|state.ShiftExeSrav   ; Banco_reg:BancoReg|Reg24[26] ; clock      ; clock    ; None                        ; None                      ; 26.392 ns               ;
; N/A                                     ; 37.55 MHz ( period = 26.633 ns )                    ; unidadeControle:unidadeControle|state.ShiftExeSrav   ; Banco_reg:BancoReg|Reg8[26]  ; clock      ; clock    ; None                        ; None                      ; 26.392 ns               ;
; N/A                                     ; 37.56 MHz ( period = 26.626 ns )                    ; unidadeControle:unidadeControle|state.Jal            ; Banco_reg:BancoReg|Reg1[26]  ; clock      ; clock    ; None                        ; None                      ; 26.376 ns               ;
; N/A                                     ; 37.56 MHz ( period = 26.625 ns )                    ; unidadeControle:unidadeControle|state.Jal            ; Banco_reg:BancoReg|Reg3[26]  ; clock      ; clock    ; None                        ; None                      ; 26.375 ns               ;
; N/A                                     ; 37.57 MHz ( period = 26.614 ns )                    ; unidadeControle:unidadeControle|state.J              ; Banco_reg:BancoReg|Reg20[27] ; clock      ; clock    ; None                        ; None                      ; 26.353 ns               ;
; N/A                                     ; 37.58 MHz ( period = 26.613 ns )                    ; unidadeControle:unidadeControle|state.J              ; Banco_reg:BancoReg|Reg28[27] ; clock      ; clock    ; None                        ; None                      ; 26.352 ns               ;
; N/A                                     ; 37.60 MHz ( period = 26.595 ns )                    ; unidadeControle:unidadeControle|state.ShiftExeSra    ; Banco_reg:BancoReg|Reg24[26] ; clock      ; clock    ; None                        ; None                      ; 26.354 ns               ;
; N/A                                     ; 37.60 MHz ( period = 26.595 ns )                    ; unidadeControle:unidadeControle|state.ShiftExeSra    ; Banco_reg:BancoReg|Reg8[26]  ; clock      ; clock    ; None                        ; None                      ; 26.354 ns               ;
; N/A                                     ; 37.60 MHz ( period = 26.593 ns )                    ; unidadeControle:unidadeControle|state.Decode         ; Banco_reg:BancoReg|Reg24[26] ; clock      ; clock    ; None                        ; None                      ; 26.352 ns               ;
; N/A                                     ; 37.60 MHz ( period = 26.593 ns )                    ; unidadeControle:unidadeControle|state.Decode         ; Banco_reg:BancoReg|Reg8[26]  ; clock      ; clock    ; None                        ; None                      ; 26.352 ns               ;
; N/A                                     ; 37.62 MHz ( period = 26.584 ns )                    ; unidadeControle:unidadeControle|state.Break          ; Banco_reg:BancoReg|Reg24[26] ; clock      ; clock    ; None                        ; None                      ; 26.355 ns               ;
; N/A                                     ; 37.62 MHz ( period = 26.584 ns )                    ; unidadeControle:unidadeControle|state.Break          ; Banco_reg:BancoReg|Reg8[26]  ; clock      ; clock    ; None                        ; None                      ; 26.355 ns               ;
; N/A                                     ; 37.62 MHz ( period = 26.582 ns )                    ; unidadeControle:unidadeControle|state.Lui            ; Banco_reg:BancoReg|Reg16[26] ; clock      ; clock    ; None                        ; None                      ; 26.372 ns               ;
; N/A                                     ; 37.62 MHz ( period = 26.581 ns )                    ; unidadeControle:unidadeControle|state.Lui            ; Banco_reg:BancoReg|Reg0[26]  ; clock      ; clock    ; None                        ; None                      ; 26.371 ns               ;
; N/A                                     ; 37.62 MHz ( period = 26.579 ns )                    ; unidadeControle:unidadeControle|state.MemoryRead     ; Banco_reg:BancoReg|Reg13[26] ; clock      ; clock    ; None                        ; None                      ; 26.298 ns               ;
; N/A                                     ; 37.63 MHz ( period = 26.576 ns )                    ; unidadeControle:unidadeControle|state.MemoryRead     ; Banco_reg:BancoReg|Reg15[26] ; clock      ; clock    ; None                        ; None                      ; 26.295 ns               ;
; N/A                                     ; 37.63 MHz ( period = 26.573 ns )                    ; unidadeControle:unidadeControle|state.MemoryRead     ; Banco_reg:BancoReg|Reg14[26] ; clock      ; clock    ; None                        ; None                      ; 26.349 ns               ;
; N/A                                     ; 37.63 MHz ( period = 26.572 ns )                    ; unidadeControle:unidadeControle|state.ShiftExeSllv   ; Banco_reg:BancoReg|Reg13[26] ; clock      ; clock    ; None                        ; None                      ; 26.291 ns               ;
; N/A                                     ; 37.64 MHz ( period = 26.570 ns )                    ; unidadeControle:unidadeControle|state.MemoryRead     ; Banco_reg:BancoReg|Reg6[26]  ; clock      ; clock    ; None                        ; None                      ; 26.346 ns               ;
; N/A                                     ; 37.64 MHz ( period = 26.569 ns )                    ; unidadeControle:unidadeControle|state.ShiftExeSllv   ; Banco_reg:BancoReg|Reg15[26] ; clock      ; clock    ; None                        ; None                      ; 26.288 ns               ;
; N/A                                     ; 37.64 MHz ( period = 26.566 ns )                    ; unidadeControle:unidadeControle|state.WaitMemoryRead ; Banco_reg:BancoReg|Reg13[26] ; clock      ; clock    ; None                        ; None                      ; 26.285 ns               ;
; N/A                                     ; 37.64 MHz ( period = 26.566 ns )                    ; unidadeControle:unidadeControle|state.ShiftExeSllv   ; Banco_reg:BancoReg|Reg14[26] ; clock      ; clock    ; None                        ; None                      ; 26.342 ns               ;
; N/A                                     ; 37.65 MHz ( period = 26.563 ns )                    ; unidadeControle:unidadeControle|state.WaitMemoryRead ; Banco_reg:BancoReg|Reg15[26] ; clock      ; clock    ; None                        ; None                      ; 26.282 ns               ;
; N/A                                     ; 37.65 MHz ( period = 26.563 ns )                    ; unidadeControle:unidadeControle|state.ShiftExeSllv   ; Banco_reg:BancoReg|Reg6[26]  ; clock      ; clock    ; None                        ; None                      ; 26.339 ns               ;
; N/A                                     ; 37.65 MHz ( period = 26.560 ns )                    ; unidadeControle:unidadeControle|state.WaitMemoryRead ; Banco_reg:BancoReg|Reg14[26] ; clock      ; clock    ; None                        ; None                      ; 26.336 ns               ;
; N/A                                     ; 37.65 MHz ( period = 26.557 ns )                    ; unidadeControle:unidadeControle|state.WaitMemoryRead ; Banco_reg:BancoReg|Reg6[26]  ; clock      ; clock    ; None                        ; None                      ; 26.333 ns               ;
; N/A                                     ; 37.68 MHz ( period = 26.542 ns )                    ; unidadeControle:unidadeControle|state.ShiftCarrega   ; Banco_reg:BancoReg|Reg20[27] ; clock      ; clock    ; None                        ; None                      ; 26.306 ns               ;
; N/A                                     ; 37.68 MHz ( period = 26.541 ns )                    ; unidadeControle:unidadeControle|state.ShiftCarrega   ; Banco_reg:BancoReg|Reg28[27] ; clock      ; clock    ; None                        ; None                      ; 26.305 ns               ;
; N/A                                     ; 37.70 MHz ( period = 26.522 ns )                    ; unidadeControle:unidadeControle|state.Slt            ; Banco_reg:BancoReg|Reg24[26] ; clock      ; clock    ; None                        ; None                      ; 26.294 ns               ;
; N/A                                     ; 37.70 MHz ( period = 26.522 ns )                    ; unidadeControle:unidadeControle|state.Slt            ; Banco_reg:BancoReg|Reg8[26]  ; clock      ; clock    ; None                        ; None                      ; 26.294 ns               ;
; N/A                                     ; 37.71 MHz ( period = 26.520 ns )                    ; unidadeControle:unidadeControle|state.JR             ; Banco_reg:BancoReg|Reg11[27] ; clock      ; clock    ; None                        ; None                      ; 26.250 ns               ;
; N/A                                     ; 37.71 MHz ( period = 26.520 ns )                    ; unidadeControle:unidadeControle|state.WriteRegAlu    ; Banco_reg:BancoReg|Reg24[26] ; clock      ; clock    ; None                        ; None                      ; 26.278 ns               ;
; N/A                                     ; 37.71 MHz ( period = 26.520 ns )                    ; unidadeControle:unidadeControle|state.WriteRegAlu    ; Banco_reg:BancoReg|Reg8[26]  ; clock      ; clock    ; None                        ; None                      ; 26.278 ns               ;
; N/A                                     ; 37.71 MHz ( period = 26.519 ns )                    ; unidadeControle:unidadeControle|state.JR             ; Banco_reg:BancoReg|Reg9[27]  ; clock      ; clock    ; None                        ; None                      ; 26.249 ns               ;
; N/A                                     ; 37.71 MHz ( period = 26.516 ns )                    ; unidadeControle:unidadeControle|state.Reset          ; Banco_reg:BancoReg|Reg24[26] ; clock      ; clock    ; None                        ; None                      ; 26.274 ns               ;
; N/A                                     ; 37.71 MHz ( period = 26.516 ns )                    ; unidadeControle:unidadeControle|state.Reset          ; Banco_reg:BancoReg|Reg8[26]  ; clock      ; clock    ; None                        ; None                      ; 26.274 ns               ;
; N/A                                     ; 37.72 MHz ( period = 26.514 ns )                    ; unidadeControle:unidadeControle|state.Lui            ; Banco_reg:BancoReg|Reg1[26]  ; clock      ; clock    ; None                        ; None                      ; 26.289 ns               ;
; N/A                                     ; 37.72 MHz ( period = 26.513 ns )                    ; unidadeControle:unidadeControle|state.Lui            ; Banco_reg:BancoReg|Reg3[26]  ; clock      ; clock    ; None                        ; None                      ; 26.288 ns               ;
; N/A                                     ; 37.73 MHz ( period = 26.502 ns )                    ; unidadeControle:unidadeControle|state.Jal            ; Banco_reg:BancoReg|Reg20[27] ; clock      ; clock    ; None                        ; None                      ; 26.241 ns               ;
; N/A                                     ; 37.73 MHz ( period = 26.501 ns )                    ; unidadeControle:unidadeControle|state.Jal            ; Banco_reg:BancoReg|Reg28[27] ; clock      ; clock    ; None                        ; None                      ; 26.240 ns               ;
; N/A                                     ; 37.75 MHz ( period = 26.488 ns )                    ; unidadeControle:unidadeControle|state.Bne            ; Banco_reg:BancoReg|Reg24[26] ; clock      ; clock    ; None                        ; None                      ; 26.246 ns               ;
; N/A                                     ; 37.75 MHz ( period = 26.488 ns )                    ; unidadeControle:unidadeControle|state.Bne            ; Banco_reg:BancoReg|Reg8[26]  ; clock      ; clock    ; None                        ; None                      ; 26.246 ns               ;
; N/A                                     ; 37.79 MHz ( period = 26.459 ns )                    ; unidadeControle:unidadeControle|state.Nop            ; Banco_reg:BancoReg|Reg13[26] ; clock      ; clock    ; None                        ; None                      ; 26.191 ns               ;
; N/A                                     ; 37.80 MHz ( period = 26.456 ns )                    ; unidadeControle:unidadeControle|state.Nop            ; Banco_reg:BancoReg|Reg15[26] ; clock      ; clock    ; None                        ; None                      ; 26.188 ns               ;
; N/A                                     ; 37.80 MHz ( period = 26.453 ns )                    ; unidadeControle:unidadeControle|state.Nop            ; Banco_reg:BancoReg|Reg14[26] ; clock      ; clock    ; None                        ; None                      ; 26.242 ns               ;
; N/A                                     ; 37.81 MHz ( period = 26.450 ns )                    ; unidadeControle:unidadeControle|state.Nop            ; Banco_reg:BancoReg|Reg6[26]  ; clock      ; clock    ; None                        ; None                      ; 26.239 ns               ;
; N/A                                     ; 37.81 MHz ( period = 26.446 ns )                    ; unidadeControle:unidadeControle|state.ShiftExeSll    ; Banco_reg:BancoReg|Reg13[26] ; clock      ; clock    ; None                        ; None                      ; 26.165 ns               ;
; N/A                                     ; 37.82 MHz ( period = 26.443 ns )                    ; unidadeControle:unidadeControle|state.ShiftExeSll    ; Banco_reg:BancoReg|Reg15[26] ; clock      ; clock    ; None                        ; None                      ; 26.162 ns               ;
; N/A                                     ; 37.82 MHz ( period = 26.440 ns )                    ; unidadeControle:unidadeControle|state.ShiftExeSll    ; Banco_reg:BancoReg|Reg14[26] ; clock      ; clock    ; None                        ; None                      ; 26.216 ns               ;
; N/A                                     ; 37.83 MHz ( period = 26.437 ns )                    ; unidadeControle:unidadeControle|state.ShiftExeSll    ; Banco_reg:BancoReg|Reg6[26]  ; clock      ; clock    ; None                        ; None                      ; 26.213 ns               ;
; N/A                                     ; 37.84 MHz ( period = 26.426 ns )                    ; unidadeControle:unidadeControle|state.Sub            ; Banco_reg:BancoReg|Reg13[26] ; clock      ; clock    ; None                        ; None                      ; 26.158 ns               ;
; N/A                                     ; 37.85 MHz ( period = 26.423 ns )                    ; unidadeControle:unidadeControle|state.Sub            ; Banco_reg:BancoReg|Reg15[26] ; clock      ; clock    ; None                        ; None                      ; 26.155 ns               ;
; N/A                                     ; 37.85 MHz ( period = 26.420 ns )                    ; unidadeControle:unidadeControle|state.J              ; Banco_reg:BancoReg|Reg11[27] ; clock      ; clock    ; None                        ; None                      ; 26.150 ns               ;
; N/A                                     ; 37.85 MHz ( period = 26.420 ns )                    ; unidadeControle:unidadeControle|state.Sub            ; Banco_reg:BancoReg|Reg14[26] ; clock      ; clock    ; None                        ; None                      ; 26.209 ns               ;
; N/A                                     ; 37.85 MHz ( period = 26.419 ns )                    ; unidadeControle:unidadeControle|state.J              ; Banco_reg:BancoReg|Reg9[27]  ; clock      ; clock    ; None                        ; None                      ; 26.149 ns               ;
; N/A                                     ; 37.85 MHz ( period = 26.417 ns )                    ; unidadeControle:unidadeControle|state.Sub            ; Banco_reg:BancoReg|Reg6[26]  ; clock      ; clock    ; None                        ; None                      ; 26.206 ns               ;
; N/A                                     ; 37.87 MHz ( period = 26.405 ns )                    ; unidadeControle:unidadeControle|state.ShiftExeSrl    ; Banco_reg:BancoReg|Reg16[26] ; clock      ; clock    ; None                        ; None                      ; 26.171 ns               ;
; N/A                                     ; 37.87 MHz ( period = 26.404 ns )                    ; unidadeControle:unidadeControle|state.ShiftExeSrl    ; Banco_reg:BancoReg|Reg0[26]  ; clock      ; clock    ; None                        ; None                      ; 26.170 ns               ;
; N/A                                     ; 37.89 MHz ( period = 26.394 ns )                    ; unidadeControle:unidadeControle|state.And            ; Banco_reg:BancoReg|Reg24[26] ; clock      ; clock    ; None                        ; None                      ; 26.166 ns               ;
; N/A                                     ; 37.89 MHz ( period = 26.394 ns )                    ; unidadeControle:unidadeControle|state.And            ; Banco_reg:BancoReg|Reg8[26]  ; clock      ; clock    ; None                        ; None                      ; 26.166 ns               ;
; N/A                                     ; 37.89 MHz ( period = 26.393 ns )                    ; unidadeControle:unidadeControle|state.JR             ; Banco_reg:BancoReg|Reg5[26]  ; clock      ; clock    ; None                        ; None                      ; 26.112 ns               ;
; N/A                                     ; 37.89 MHz ( period = 26.393 ns )                    ; unidadeControle:unidadeControle|state.JR             ; Banco_reg:BancoReg|Reg7[26]  ; clock      ; clock    ; None                        ; None                      ; 26.112 ns               ;
; N/A                                     ; 37.89 MHz ( period = 26.392 ns )                    ; unidadeControle:unidadeControle|state.JalEscreveR31  ; Banco_reg:BancoReg|Reg16[26] ; clock      ; clock    ; None                        ; None                      ; 26.157 ns               ;
; N/A                                     ; 37.89 MHz ( period = 26.391 ns )                    ; unidadeControle:unidadeControle|state.JalEscreveR31  ; Banco_reg:BancoReg|Reg0[26]  ; clock      ; clock    ; None                        ; None                      ; 26.156 ns               ;
; N/A                                     ; 37.89 MHz ( period = 26.390 ns )                    ; unidadeControle:unidadeControle|state.Lui            ; Banco_reg:BancoReg|Reg20[27] ; clock      ; clock    ; None                        ; None                      ; 26.154 ns               ;
; N/A                                     ; 37.89 MHz ( period = 26.389 ns )                    ; unidadeControle:unidadeControle|state.Lui            ; Banco_reg:BancoReg|Reg28[27] ; clock      ; clock    ; None                        ; None                      ; 26.153 ns               ;
; N/A                                     ; 37.90 MHz ( period = 26.385 ns )                    ; unidadeControle:unidadeControle|state.Beq            ; Banco_reg:BancoReg|Reg13[26] ; clock      ; clock    ; None                        ; None                      ; 26.103 ns               ;
; N/A                                     ; 37.90 MHz ( period = 26.382 ns )                    ; unidadeControle:unidadeControle|state.Beq            ; Banco_reg:BancoReg|Reg15[26] ; clock      ; clock    ; None                        ; None                      ; 26.100 ns               ;
; N/A                                     ; 37.91 MHz ( period = 26.379 ns )                    ; unidadeControle:unidadeControle|state.Beq            ; Banco_reg:BancoReg|Reg14[26] ; clock      ; clock    ; None                        ; None                      ; 26.154 ns               ;
; N/A                                     ; 37.91 MHz ( period = 26.376 ns )                    ; unidadeControle:unidadeControle|state.Beq            ; Banco_reg:BancoReg|Reg6[26]  ; clock      ; clock    ; None                        ; None                      ; 26.151 ns               ;
; N/A                                     ; 37.95 MHz ( period = 26.348 ns )                    ; unidadeControle:unidadeControle|state.ShiftCarrega   ; Banco_reg:BancoReg|Reg11[27] ; clock      ; clock    ; None                        ; None                      ; 26.103 ns               ;
; N/A                                     ; 37.95 MHz ( period = 26.347 ns )                    ; unidadeControle:unidadeControle|state.ShiftCarrega   ; Banco_reg:BancoReg|Reg9[27]  ; clock      ; clock    ; None                        ; None                      ; 26.102 ns               ;
; N/A                                     ; 37.97 MHz ( period = 26.339 ns )                    ; unidadeControle:unidadeControle|state.IRWrite        ; Banco_reg:BancoReg|Reg13[26] ; clock      ; clock    ; None                        ; None                      ; 26.058 ns               ;
; N/A                                     ; 37.97 MHz ( period = 26.339 ns )                    ; unidadeControle:unidadeControle|state.Xor            ; Banco_reg:BancoReg|Reg24[26] ; clock      ; clock    ; None                        ; None                      ; 26.111 ns               ;
; N/A                                     ; 37.97 MHz ( period = 26.339 ns )                    ; unidadeControle:unidadeControle|state.Xor            ; Banco_reg:BancoReg|Reg8[26]  ; clock      ; clock    ; None                        ; None                      ; 26.111 ns               ;
; N/A                                     ; 37.97 MHz ( period = 26.337 ns )                    ; unidadeControle:unidadeControle|state.ShiftExeSrl    ; Banco_reg:BancoReg|Reg1[26]  ; clock      ; clock    ; None                        ; None                      ; 26.088 ns               ;
; N/A                                     ; 37.97 MHz ( period = 26.336 ns )                    ; unidadeControle:unidadeControle|state.IRWrite        ; Banco_reg:BancoReg|Reg15[26] ; clock      ; clock    ; None                        ; None                      ; 26.055 ns               ;
; N/A                                     ; 37.97 MHz ( period = 26.336 ns )                    ; unidadeControle:unidadeControle|state.ShiftExeSrl    ; Banco_reg:BancoReg|Reg3[26]  ; clock      ; clock    ; None                        ; None                      ; 26.087 ns               ;
; N/A                                     ; 37.98 MHz ( period = 26.333 ns )                    ; unidadeControle:unidadeControle|state.IRWrite        ; Banco_reg:BancoReg|Reg14[26] ; clock      ; clock    ; None                        ; None                      ; 26.109 ns               ;
; N/A                                     ; 37.98 MHz ( period = 26.330 ns )                    ; unidadeControle:unidadeControle|state.IRWrite        ; Banco_reg:BancoReg|Reg6[26]  ; clock      ; clock    ; None                        ; None                      ; 26.106 ns               ;
; N/A                                     ; 37.99 MHz ( period = 26.324 ns )                    ; unidadeControle:unidadeControle|state.JalEscreveR31  ; Banco_reg:BancoReg|Reg1[26]  ; clock      ; clock    ; None                        ; None                      ; 26.074 ns               ;
; N/A                                     ; 37.99 MHz ( period = 26.323 ns )                    ; unidadeControle:unidadeControle|state.JalEscreveR31  ; Banco_reg:BancoReg|Reg3[26]  ; clock      ; clock    ; None                        ; None                      ; 26.073 ns               ;
; N/A                                     ; 38.00 MHz ( period = 26.314 ns )                    ; unidadeControle:unidadeControle|state.MemoryRead     ; Banco_reg:BancoReg|Reg16[26] ; clock      ; clock    ; None                        ; None                      ; 26.080 ns               ;
; N/A                                     ; 38.00 MHz ( period = 26.313 ns )                    ; unidadeControle:unidadeControle|state.MemoryRead     ; Banco_reg:BancoReg|Reg0[26]  ; clock      ; clock    ; None                        ; None                      ; 26.079 ns               ;
; N/A                                     ; 38.01 MHz ( period = 26.308 ns )                    ; unidadeControle:unidadeControle|state.Jal            ; Banco_reg:BancoReg|Reg11[27] ; clock      ; clock    ; None                        ; None                      ; 26.038 ns               ;
; N/A                                     ; 38.01 MHz ( period = 26.307 ns )                    ; unidadeControle:unidadeControle|state.Jal            ; Banco_reg:BancoReg|Reg9[27]  ; clock      ; clock    ; None                        ; None                      ; 26.037 ns               ;
; N/A                                     ; 38.01 MHz ( period = 26.307 ns )                    ; unidadeControle:unidadeControle|state.ShiftExeSllv   ; Banco_reg:BancoReg|Reg16[26] ; clock      ; clock    ; None                        ; None                      ; 26.073 ns               ;
; N/A                                     ; 38.01 MHz ( period = 26.306 ns )                    ; unidadeControle:unidadeControle|state.ShiftExeSllv   ; Banco_reg:BancoReg|Reg0[26]  ; clock      ; clock    ; None                        ; None                      ; 26.072 ns               ;
; N/A                                     ; 38.02 MHz ( period = 26.301 ns )                    ; unidadeControle:unidadeControle|state.WaitMemoryRead ; Banco_reg:BancoReg|Reg16[26] ; clock      ; clock    ; None                        ; None                      ; 26.067 ns               ;
; N/A                                     ; 38.02 MHz ( period = 26.300 ns )                    ; unidadeControle:unidadeControle|state.WaitMemoryRead ; Banco_reg:BancoReg|Reg0[26]  ; clock      ; clock    ; None                        ; None                      ; 26.066 ns               ;
; N/A                                     ; 38.03 MHz ( period = 26.298 ns )                    ; unidadeControle:unidadeControle|state.ShiftExeSrav   ; Banco_reg:BancoReg|Reg13[26] ; clock      ; clock    ; None                        ; None                      ; 26.017 ns               ;
; N/A                                     ; 38.03 MHz ( period = 26.295 ns )                    ; unidadeControle:unidadeControle|state.ShiftExeSrav   ; Banco_reg:BancoReg|Reg15[26] ; clock      ; clock    ; None                        ; None                      ; 26.014 ns               ;
; N/A                                     ; 38.03 MHz ( period = 26.293 ns )                    ; unidadeControle:unidadeControle|state.J              ; Banco_reg:BancoReg|Reg5[26]  ; clock      ; clock    ; None                        ; None                      ; 26.012 ns               ;
; N/A                                     ; 38.03 MHz ( period = 26.293 ns )                    ; unidadeControle:unidadeControle|state.J              ; Banco_reg:BancoReg|Reg7[26]  ; clock      ; clock    ; None                        ; None                      ; 26.012 ns               ;
; N/A                                     ; 38.03 MHz ( period = 26.292 ns )                    ; unidadeControle:unidadeControle|state.ShiftExeSrav   ; Banco_reg:BancoReg|Reg14[26] ; clock      ; clock    ; None                        ; None                      ; 26.068 ns               ;
; N/A                                     ; 38.04 MHz ( period = 26.289 ns )                    ; unidadeControle:unidadeControle|state.ShiftExeSrav   ; Banco_reg:BancoReg|Reg6[26]  ; clock      ; clock    ; None                        ; None                      ; 26.065 ns               ;
; N/A                                     ; 38.08 MHz ( period = 26.260 ns )                    ; unidadeControle:unidadeControle|state.ShiftExeSra    ; Banco_reg:BancoReg|Reg13[26] ; clock      ; clock    ; None                        ; None                      ; 25.979 ns               ;
; N/A                                     ; 38.08 MHz ( period = 26.258 ns )                    ; unidadeControle:unidadeControle|state.Decode         ; Banco_reg:BancoReg|Reg13[26] ; clock      ; clock    ; None                        ; None                      ; 25.977 ns               ;
; N/A                                     ; 38.09 MHz ( period = 26.257 ns )                    ; unidadeControle:unidadeControle|state.ShiftExeSra    ; Banco_reg:BancoReg|Reg15[26] ; clock      ; clock    ; None                        ; None                      ; 25.976 ns               ;
; N/A                                     ; 38.09 MHz ( period = 26.255 ns )                    ; unidadeControle:unidadeControle|state.Decode         ; Banco_reg:BancoReg|Reg15[26] ; clock      ; clock    ; None                        ; None                      ; 25.974 ns               ;
; N/A                                     ; 38.09 MHz ( period = 26.254 ns )                    ; unidadeControle:unidadeControle|state.ShiftExeSra    ; Banco_reg:BancoReg|Reg14[26] ; clock      ; clock    ; None                        ; None                      ; 26.030 ns               ;
; N/A                                     ; 38.09 MHz ( period = 26.252 ns )                    ; unidadeControle:unidadeControle|state.Decode         ; Banco_reg:BancoReg|Reg14[26] ; clock      ; clock    ; None                        ; None                      ; 26.028 ns               ;
; N/A                                     ; 38.09 MHz ( period = 26.251 ns )                    ; unidadeControle:unidadeControle|state.ShiftExeSra    ; Banco_reg:BancoReg|Reg6[26]  ; clock      ; clock    ; None                        ; None                      ; 26.027 ns               ;
; N/A                                     ; 38.10 MHz ( period = 26.249 ns )                    ; unidadeControle:unidadeControle|state.Break          ; Banco_reg:BancoReg|Reg13[26] ; clock      ; clock    ; None                        ; None                      ; 25.980 ns               ;
; N/A                                     ; 38.10 MHz ( period = 26.249 ns )                    ; unidadeControle:unidadeControle|state.Decode         ; Banco_reg:BancoReg|Reg6[26]  ; clock      ; clock    ; None                        ; None                      ; 26.025 ns               ;
; N/A                                     ; 38.10 MHz ( period = 26.246 ns )                    ; unidadeControle:unidadeControle|state.Break          ; Banco_reg:BancoReg|Reg15[26] ; clock      ; clock    ; None                        ; None                      ; 25.977 ns               ;
; N/A                                     ; 38.10 MHz ( period = 26.246 ns )                    ; unidadeControle:unidadeControle|state.MemoryRead     ; Banco_reg:BancoReg|Reg1[26]  ; clock      ; clock    ; None                        ; None                      ; 25.997 ns               ;
; N/A                                     ; 38.10 MHz ( period = 26.245 ns )                    ; unidadeControle:unidadeControle|state.MemoryRead     ; Banco_reg:BancoReg|Reg3[26]  ; clock      ; clock    ; None                        ; None                      ; 25.996 ns               ;
; N/A                                     ; 38.11 MHz ( period = 26.243 ns )                    ; unidadeControle:unidadeControle|state.Break          ; Banco_reg:BancoReg|Reg14[26] ; clock      ; clock    ; None                        ; None                      ; 26.031 ns               ;
; N/A                                     ; 38.11 MHz ( period = 26.240 ns )                    ; unidadeControle:unidadeControle|state.Break          ; Banco_reg:BancoReg|Reg6[26]  ; clock      ; clock    ; None                        ; None                      ; 26.028 ns               ;
; N/A                                     ; 38.11 MHz ( period = 26.239 ns )                    ; unidadeControle:unidadeControle|state.ShiftExeSllv   ; Banco_reg:BancoReg|Reg1[26]  ; clock      ; clock    ; None                        ; None                      ; 25.990 ns               ;
; N/A                                     ; 38.11 MHz ( period = 26.238 ns )                    ; unidadeControle:unidadeControle|state.ShiftExeSllv   ; Banco_reg:BancoReg|Reg3[26]  ; clock      ; clock    ; None                        ; None                      ; 25.989 ns               ;
; N/A                                     ; 38.12 MHz ( period = 26.233 ns )                    ; unidadeControle:unidadeControle|state.WaitMemoryRead ; Banco_reg:BancoReg|Reg1[26]  ; clock      ; clock    ; None                        ; None                      ; 25.984 ns               ;
; N/A                                     ; 38.12 MHz ( period = 26.232 ns )                    ; unidadeControle:unidadeControle|state.WaitMemoryRead ; Banco_reg:BancoReg|Reg3[26]  ; clock      ; clock    ; None                        ; None                      ; 25.983 ns               ;
; N/A                                     ; 38.13 MHz ( period = 26.226 ns )                    ; unidadeControle:unidadeControle|state.JR             ; Banco_reg:BancoReg|Reg12[26] ; clock      ; clock    ; None                        ; None                      ; 25.978 ns               ;
; N/A                                     ; 38.13 MHz ( period = 26.226 ns )                    ; unidadeControle:unidadeControle|state.JR             ; Banco_reg:BancoReg|Reg4[26]  ; clock      ; clock    ; None                        ; None                      ; 25.978 ns               ;
; N/A                                     ; 38.14 MHz ( period = 26.221 ns )                    ; unidadeControle:unidadeControle|state.ShiftCarrega   ; Banco_reg:BancoReg|Reg5[26]  ; clock      ; clock    ; None                        ; None                      ; 25.965 ns               ;
; N/A                                     ; 38.14 MHz ( period = 26.221 ns )                    ; unidadeControle:unidadeControle|state.ShiftCarrega   ; Banco_reg:BancoReg|Reg7[26]  ; clock      ; clock    ; None                        ; None                      ; 25.965 ns               ;
; N/A                                     ; 38.15 MHz ( period = 26.213 ns )                    ; unidadeControle:unidadeControle|state.ShiftExeSrl    ; Banco_reg:BancoReg|Reg20[27] ; clock      ; clock    ; None                        ; None                      ; 25.953 ns               ;
; N/A                                     ; 38.15 MHz ( period = 26.212 ns )                    ; unidadeControle:unidadeControle|state.ShiftExeSrl    ; Banco_reg:BancoReg|Reg28[27] ; clock      ; clock    ; None                        ; None                      ; 25.952 ns               ;
; N/A                                     ; 38.16 MHz ( period = 26.204 ns )                    ; unidadeControle:unidadeControle|state.JR             ; Banco_reg:BancoReg|Reg16[27] ; clock      ; clock    ; None                        ; None                      ; 25.969 ns               ;
; N/A                                     ; 38.17 MHz ( period = 26.200 ns )                    ; unidadeControle:unidadeControle|state.JalEscreveR31  ; Banco_reg:BancoReg|Reg20[27] ; clock      ; clock    ; None                        ; None                      ; 25.939 ns               ;
; N/A                                     ; 38.17 MHz ( period = 26.200 ns )                    ; unidadeControle:unidadeControle|state.JR             ; Banco_reg:BancoReg|Reg0[27]  ; clock      ; clock    ; None                        ; None                      ; 25.965 ns               ;
; N/A                                     ; 38.17 MHz ( period = 26.199 ns )                    ; unidadeControle:unidadeControle|state.JalEscreveR31  ; Banco_reg:BancoReg|Reg28[27] ; clock      ; clock    ; None                        ; None                      ; 25.938 ns               ;
; N/A                                     ; 38.17 MHz ( period = 26.196 ns )                    ; unidadeControle:unidadeControle|state.Lui            ; Banco_reg:BancoReg|Reg11[27] ; clock      ; clock    ; None                        ; None                      ; 25.951 ns               ;
; N/A                                     ; 38.18 MHz ( period = 26.195 ns )                    ; unidadeControle:unidadeControle|state.Lui            ; Banco_reg:BancoReg|Reg9[27]  ; clock      ; clock    ; None                        ; None                      ; 25.950 ns               ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                      ;                              ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+------------------------------------------------------+------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                                               ;
+-----------------------------------------+-----------------------------------------------------+------------+------------------------------------------------------+------------------+------------+
; Slack                                   ; Required tco                                        ; Actual tco ; From                                                 ; To               ; From Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+------------------------------------------------------+------------------+------------+
; N/A                                     ; None                                                ; 34.134 ns  ; unidadeControle:unidadeControle|state.JR             ; WriteDataReg[27] ; clock      ;
; N/A                                     ; None                                                ; 34.060 ns  ; unidadeControle:unidadeControle|state.JR             ; WriteDataReg[1]  ; clock      ;
; N/A                                     ; None                                                ; 34.034 ns  ; unidadeControle:unidadeControle|state.J              ; WriteDataReg[27] ; clock      ;
; N/A                                     ; None                                                ; 33.962 ns  ; unidadeControle:unidadeControle|state.ShiftCarrega   ; WriteDataReg[27] ; clock      ;
; N/A                                     ; None                                                ; 33.960 ns  ; unidadeControle:unidadeControle|state.J              ; WriteDataReg[1]  ; clock      ;
; N/A                                     ; None                                                ; 33.922 ns  ; unidadeControle:unidadeControle|state.Jal            ; WriteDataReg[27] ; clock      ;
; N/A                                     ; None                                                ; 33.888 ns  ; unidadeControle:unidadeControle|state.ShiftCarrega   ; WriteDataReg[1]  ; clock      ;
; N/A                                     ; None                                                ; 33.848 ns  ; unidadeControle:unidadeControle|state.Jal            ; WriteDataReg[1]  ; clock      ;
; N/A                                     ; None                                                ; 33.810 ns  ; unidadeControle:unidadeControle|state.Lui            ; WriteDataReg[27] ; clock      ;
; N/A                                     ; None                                                ; 33.736 ns  ; unidadeControle:unidadeControle|state.Lui            ; WriteDataReg[1]  ; clock      ;
; N/A                                     ; None                                                ; 33.633 ns  ; unidadeControle:unidadeControle|state.ShiftExeSrl    ; WriteDataReg[27] ; clock      ;
; N/A                                     ; None                                                ; 33.620 ns  ; unidadeControle:unidadeControle|state.JalEscreveR31  ; WriteDataReg[27] ; clock      ;
; N/A                                     ; None                                                ; 33.559 ns  ; unidadeControle:unidadeControle|state.ShiftExeSrl    ; WriteDataReg[1]  ; clock      ;
; N/A                                     ; None                                                ; 33.546 ns  ; unidadeControle:unidadeControle|state.JalEscreveR31  ; WriteDataReg[1]  ; clock      ;
; N/A                                     ; None                                                ; 33.542 ns  ; unidadeControle:unidadeControle|state.MemoryRead     ; WriteDataReg[27] ; clock      ;
; N/A                                     ; None                                                ; 33.535 ns  ; unidadeControle:unidadeControle|state.ShiftExeSllv   ; WriteDataReg[27] ; clock      ;
; N/A                                     ; None                                                ; 33.529 ns  ; unidadeControle:unidadeControle|state.WaitMemoryRead ; WriteDataReg[27] ; clock      ;
; N/A                                     ; None                                                ; 33.468 ns  ; unidadeControle:unidadeControle|state.MemoryRead     ; WriteDataReg[1]  ; clock      ;
; N/A                                     ; None                                                ; 33.461 ns  ; unidadeControle:unidadeControle|state.ShiftExeSllv   ; WriteDataReg[1]  ; clock      ;
; N/A                                     ; None                                                ; 33.455 ns  ; unidadeControle:unidadeControle|state.WaitMemoryRead ; WriteDataReg[1]  ; clock      ;
; N/A                                     ; None                                                ; 33.422 ns  ; unidadeControle:unidadeControle|state.Nop            ; WriteDataReg[27] ; clock      ;
; N/A                                     ; None                                                ; 33.409 ns  ; unidadeControle:unidadeControle|state.ShiftExeSll    ; WriteDataReg[27] ; clock      ;
; N/A                                     ; None                                                ; 33.389 ns  ; unidadeControle:unidadeControle|state.Sub            ; WriteDataReg[27] ; clock      ;
; N/A                                     ; None                                                ; 33.348 ns  ; unidadeControle:unidadeControle|state.Beq            ; WriteDataReg[27] ; clock      ;
; N/A                                     ; None                                                ; 33.348 ns  ; unidadeControle:unidadeControle|state.Nop            ; WriteDataReg[1]  ; clock      ;
; N/A                                     ; None                                                ; 33.335 ns  ; unidadeControle:unidadeControle|state.ShiftExeSll    ; WriteDataReg[1]  ; clock      ;
; N/A                                     ; None                                                ; 33.315 ns  ; unidadeControle:unidadeControle|state.Sub            ; WriteDataReg[1]  ; clock      ;
; N/A                                     ; None                                                ; 33.302 ns  ; unidadeControle:unidadeControle|state.IRWrite        ; WriteDataReg[27] ; clock      ;
; N/A                                     ; None                                                ; 33.274 ns  ; unidadeControle:unidadeControle|state.Beq            ; WriteDataReg[1]  ; clock      ;
; N/A                                     ; None                                                ; 33.261 ns  ; unidadeControle:unidadeControle|state.ShiftExeSrav   ; WriteDataReg[27] ; clock      ;
; N/A                                     ; None                                                ; 33.228 ns  ; unidadeControle:unidadeControle|state.IRWrite        ; WriteDataReg[1]  ; clock      ;
; N/A                                     ; None                                                ; 33.223 ns  ; unidadeControle:unidadeControle|state.ShiftExeSra    ; WriteDataReg[27] ; clock      ;
; N/A                                     ; None                                                ; 33.221 ns  ; unidadeControle:unidadeControle|state.Decode         ; WriteDataReg[27] ; clock      ;
; N/A                                     ; None                                                ; 33.212 ns  ; unidadeControle:unidadeControle|state.Break          ; WriteDataReg[27] ; clock      ;
; N/A                                     ; None                                                ; 33.201 ns  ; unidadeControle:unidadeControle|state.JR             ; WriteDataReg[3]  ; clock      ;
; N/A                                     ; None                                                ; 33.188 ns  ; unidadeControle:unidadeControle|state.JR             ; WriteDataReg[25] ; clock      ;
; N/A                                     ; None                                                ; 33.187 ns  ; unidadeControle:unidadeControle|state.ShiftExeSrav   ; WriteDataReg[1]  ; clock      ;
; N/A                                     ; None                                                ; 33.150 ns  ; unidadeControle:unidadeControle|state.Slt            ; WriteDataReg[27] ; clock      ;
; N/A                                     ; None                                                ; 33.149 ns  ; unidadeControle:unidadeControle|state.ShiftExeSra    ; WriteDataReg[1]  ; clock      ;
; N/A                                     ; None                                                ; 33.148 ns  ; unidadeControle:unidadeControle|state.WriteRegAlu    ; WriteDataReg[27] ; clock      ;
; N/A                                     ; None                                                ; 33.147 ns  ; unidadeControle:unidadeControle|state.Decode         ; WriteDataReg[1]  ; clock      ;
; N/A                                     ; None                                                ; 33.144 ns  ; unidadeControle:unidadeControle|state.Reset          ; WriteDataReg[27] ; clock      ;
; N/A                                     ; None                                                ; 33.138 ns  ; unidadeControle:unidadeControle|state.Break          ; WriteDataReg[1]  ; clock      ;
; N/A                                     ; None                                                ; 33.116 ns  ; unidadeControle:unidadeControle|state.Bne            ; WriteDataReg[27] ; clock      ;
; N/A                                     ; None                                                ; 33.101 ns  ; unidadeControle:unidadeControle|state.J              ; WriteDataReg[3]  ; clock      ;
; N/A                                     ; None                                                ; 33.088 ns  ; unidadeControle:unidadeControle|state.J              ; WriteDataReg[25] ; clock      ;
; N/A                                     ; None                                                ; 33.076 ns  ; unidadeControle:unidadeControle|state.Slt            ; WriteDataReg[1]  ; clock      ;
; N/A                                     ; None                                                ; 33.074 ns  ; unidadeControle:unidadeControle|state.WriteRegAlu    ; WriteDataReg[1]  ; clock      ;
; N/A                                     ; None                                                ; 33.070 ns  ; unidadeControle:unidadeControle|state.Reset          ; WriteDataReg[1]  ; clock      ;
; N/A                                     ; None                                                ; 33.042 ns  ; unidadeControle:unidadeControle|state.Bne            ; WriteDataReg[1]  ; clock      ;
; N/A                                     ; None                                                ; 33.029 ns  ; unidadeControle:unidadeControle|state.ShiftCarrega   ; WriteDataReg[3]  ; clock      ;
; N/A                                     ; None                                                ; 33.022 ns  ; unidadeControle:unidadeControle|state.And            ; WriteDataReg[27] ; clock      ;
; N/A                                     ; None                                                ; 33.016 ns  ; unidadeControle:unidadeControle|state.ShiftCarrega   ; WriteDataReg[25] ; clock      ;
; N/A                                     ; None                                                ; 32.989 ns  ; unidadeControle:unidadeControle|state.Jal            ; WriteDataReg[3]  ; clock      ;
; N/A                                     ; None                                                ; 32.976 ns  ; unidadeControle:unidadeControle|state.Jal            ; WriteDataReg[25] ; clock      ;
; N/A                                     ; None                                                ; 32.967 ns  ; unidadeControle:unidadeControle|state.Xor            ; WriteDataReg[27] ; clock      ;
; N/A                                     ; None                                                ; 32.948 ns  ; unidadeControle:unidadeControle|state.And            ; WriteDataReg[1]  ; clock      ;
; N/A                                     ; None                                                ; 32.893 ns  ; unidadeControle:unidadeControle|state.Xor            ; WriteDataReg[1]  ; clock      ;
; N/A                                     ; None                                                ; 32.877 ns  ; unidadeControle:unidadeControle|state.Lui            ; WriteDataReg[3]  ; clock      ;
; N/A                                     ; None                                                ; 32.864 ns  ; unidadeControle:unidadeControle|state.Lui            ; WriteDataReg[25] ; clock      ;
; N/A                                     ; None                                                ; 32.741 ns  ; unidadeControle:unidadeControle|state.WriteRegAluImm ; WriteDataReg[27] ; clock      ;
; N/A                                     ; None                                                ; 32.736 ns  ; Instr_Reg:IR|Instr15_0[0]                            ; WriteDataReg[27] ; clock      ;
; N/A                                     ; None                                                ; 32.700 ns  ; unidadeControle:unidadeControle|state.ShiftExeSrl    ; WriteDataReg[3]  ; clock      ;
; N/A                                     ; None                                                ; 32.688 ns  ; unidadeControle:unidadeControle|state.Add            ; WriteDataReg[27] ; clock      ;
; N/A                                     ; None                                                ; 32.687 ns  ; unidadeControle:unidadeControle|state.ShiftExeSrl    ; WriteDataReg[25] ; clock      ;
; N/A                                     ; None                                                ; 32.687 ns  ; unidadeControle:unidadeControle|state.JalEscreveR31  ; WriteDataReg[3]  ; clock      ;
; N/A                                     ; None                                                ; 32.674 ns  ; unidadeControle:unidadeControle|state.JalEscreveR31  ; WriteDataReg[25] ; clock      ;
; N/A                                     ; None                                                ; 32.667 ns  ; unidadeControle:unidadeControle|state.WriteRegAluImm ; WriteDataReg[1]  ; clock      ;
; N/A                                     ; None                                                ; 32.662 ns  ; Instr_Reg:IR|Instr15_0[0]                            ; WriteDataReg[1]  ; clock      ;
; N/A                                     ; None                                                ; 32.614 ns  ; unidadeControle:unidadeControle|state.Add            ; WriteDataReg[1]  ; clock      ;
; N/A                                     ; None                                                ; 32.609 ns  ; unidadeControle:unidadeControle|state.MemoryRead     ; WriteDataReg[3]  ; clock      ;
; N/A                                     ; None                                                ; 32.602 ns  ; unidadeControle:unidadeControle|state.JR             ; WriteDataReg[24] ; clock      ;
; N/A                                     ; None                                                ; 32.602 ns  ; unidadeControle:unidadeControle|state.ShiftExeSllv   ; WriteDataReg[3]  ; clock      ;
; N/A                                     ; None                                                ; 32.596 ns  ; unidadeControle:unidadeControle|state.MemoryRead     ; WriteDataReg[25] ; clock      ;
; N/A                                     ; None                                                ; 32.596 ns  ; unidadeControle:unidadeControle|state.WaitMemoryRead ; WriteDataReg[3]  ; clock      ;
; N/A                                     ; None                                                ; 32.589 ns  ; unidadeControle:unidadeControle|state.ShiftExeSllv   ; WriteDataReg[25] ; clock      ;
; N/A                                     ; None                                                ; 32.585 ns  ; unidadeControle:unidadeControle|state.JR             ; WriteDataReg[31] ; clock      ;
; N/A                                     ; None                                                ; 32.583 ns  ; unidadeControle:unidadeControle|state.WaitMemoryRead ; WriteDataReg[25] ; clock      ;
; N/A                                     ; None                                                ; 32.556 ns  ; unidadeControle:unidadeControle|state.Andi           ; WriteDataReg[27] ; clock      ;
; N/A                                     ; None                                                ; 32.548 ns  ; unidadeControle:unidadeControle|state.JR             ; WriteDataReg[29] ; clock      ;
; N/A                                     ; None                                                ; 32.503 ns  ; unidadeControle:unidadeControle|state.JR             ; WriteDataReg[8]  ; clock      ;
; N/A                                     ; None                                                ; 32.502 ns  ; unidadeControle:unidadeControle|state.J              ; WriteDataReg[24] ; clock      ;
; N/A                                     ; None                                                ; 32.494 ns  ; unidadeControle:unidadeControle|state.JR             ; WriteDataReg[26] ; clock      ;
; N/A                                     ; None                                                ; 32.489 ns  ; unidadeControle:unidadeControle|state.Nop            ; WriteDataReg[3]  ; clock      ;
; N/A                                     ; None                                                ; 32.485 ns  ; unidadeControle:unidadeControle|state.J              ; WriteDataReg[31] ; clock      ;
; N/A                                     ; None                                                ; 32.482 ns  ; unidadeControle:unidadeControle|state.Andi           ; WriteDataReg[1]  ; clock      ;
; N/A                                     ; None                                                ; 32.476 ns  ; unidadeControle:unidadeControle|state.Nop            ; WriteDataReg[25] ; clock      ;
; N/A                                     ; None                                                ; 32.476 ns  ; unidadeControle:unidadeControle|state.ShiftExeSll    ; WriteDataReg[3]  ; clock      ;
; N/A                                     ; None                                                ; 32.464 ns  ; unidadeControle:unidadeControle|state.SltWrite       ; WriteDataReg[27] ; clock      ;
; N/A                                     ; None                                                ; 32.463 ns  ; unidadeControle:unidadeControle|state.ShiftExeSll    ; WriteDataReg[25] ; clock      ;
; N/A                                     ; None                                                ; 32.461 ns  ; unidadeControle:unidadeControle|state.JR             ; WriteDataReg[0]  ; clock      ;
; N/A                                     ; None                                                ; 32.456 ns  ; unidadeControle:unidadeControle|state.Sub            ; WriteDataReg[3]  ; clock      ;
; N/A                                     ; None                                                ; 32.448 ns  ; unidadeControle:unidadeControle|state.J              ; WriteDataReg[29] ; clock      ;
; N/A                                     ; None                                                ; 32.443 ns  ; unidadeControle:unidadeControle|state.Sub            ; WriteDataReg[25] ; clock      ;
; N/A                                     ; None                                                ; 32.430 ns  ; unidadeControle:unidadeControle|state.ShiftCarrega   ; WriteDataReg[24] ; clock      ;
; N/A                                     ; None                                                ; 32.415 ns  ; unidadeControle:unidadeControle|state.Beq            ; WriteDataReg[3]  ; clock      ;
; N/A                                     ; None                                                ; 32.413 ns  ; unidadeControle:unidadeControle|state.ShiftCarrega   ; WriteDataReg[31] ; clock      ;
; N/A                                     ; None                                                ; 32.403 ns  ; unidadeControle:unidadeControle|state.J              ; WriteDataReg[8]  ; clock      ;
; N/A                                     ; None                                                ; 32.402 ns  ; unidadeControle:unidadeControle|state.Beq            ; WriteDataReg[25] ; clock      ;
; N/A                                     ; None                                                ; 32.394 ns  ; unidadeControle:unidadeControle|state.J              ; WriteDataReg[26] ; clock      ;
; N/A                                     ; None                                                ; 32.390 ns  ; unidadeControle:unidadeControle|state.Jal            ; WriteDataReg[24] ; clock      ;
; N/A                                     ; None                                                ; 32.390 ns  ; unidadeControle:unidadeControle|state.SltWrite       ; WriteDataReg[1]  ; clock      ;
; N/A                                     ; None                                                ; 32.376 ns  ; unidadeControle:unidadeControle|state.ShiftCarrega   ; WriteDataReg[29] ; clock      ;
; N/A                                     ; None                                                ; 32.375 ns  ; unidadeControle:unidadeControle|state.JR             ; WriteDataReg[21] ; clock      ;
; N/A                                     ; None                                                ; 32.373 ns  ; unidadeControle:unidadeControle|state.Jal            ; WriteDataReg[31] ; clock      ;
; N/A                                     ; None                                                ; 32.369 ns  ; unidadeControle:unidadeControle|state.IRWrite        ; WriteDataReg[3]  ; clock      ;
; N/A                                     ; None                                                ; 32.361 ns  ; unidadeControle:unidadeControle|state.J              ; WriteDataReg[0]  ; clock      ;
; N/A                                     ; None                                                ; 32.356 ns  ; unidadeControle:unidadeControle|state.IRWrite        ; WriteDataReg[25] ; clock      ;
; N/A                                     ; None                                                ; 32.336 ns  ; unidadeControle:unidadeControle|state.Jal            ; WriteDataReg[29] ; clock      ;
; N/A                                     ; None                                                ; 32.331 ns  ; unidadeControle:unidadeControle|state.ShiftCarrega   ; WriteDataReg[8]  ; clock      ;
; N/A                                     ; None                                                ; 32.328 ns  ; unidadeControle:unidadeControle|state.ShiftExeSrav   ; WriteDataReg[3]  ; clock      ;
; N/A                                     ; None                                                ; 32.322 ns  ; unidadeControle:unidadeControle|state.ShiftCarrega   ; WriteDataReg[26] ; clock      ;
; N/A                                     ; None                                                ; 32.315 ns  ; unidadeControle:unidadeControle|state.ShiftExeSrav   ; WriteDataReg[25] ; clock      ;
; N/A                                     ; None                                                ; 32.292 ns  ; unidadeControle:unidadeControle|state.JR             ; WriteDataReg[19] ; clock      ;
; N/A                                     ; None                                                ; 32.291 ns  ; unidadeControle:unidadeControle|state.Jal            ; WriteDataReg[8]  ; clock      ;
; N/A                                     ; None                                                ; 32.290 ns  ; unidadeControle:unidadeControle|state.ShiftExeSra    ; WriteDataReg[3]  ; clock      ;
; N/A                                     ; None                                                ; 32.289 ns  ; unidadeControle:unidadeControle|state.ShiftCarrega   ; WriteDataReg[0]  ; clock      ;
; N/A                                     ; None                                                ; 32.288 ns  ; unidadeControle:unidadeControle|state.Decode         ; WriteDataReg[3]  ; clock      ;
; N/A                                     ; None                                                ; 32.282 ns  ; unidadeControle:unidadeControle|state.Jal            ; WriteDataReg[26] ; clock      ;
; N/A                                     ; None                                                ; 32.282 ns  ; unidadeControle:unidadeControle|state.JR             ; WriteDataReg[9]  ; clock      ;
; N/A                                     ; None                                                ; 32.279 ns  ; unidadeControle:unidadeControle|state.Break          ; WriteDataReg[3]  ; clock      ;
; N/A                                     ; None                                                ; 32.278 ns  ; unidadeControle:unidadeControle|state.Lui            ; WriteDataReg[24] ; clock      ;
; N/A                                     ; None                                                ; 32.277 ns  ; unidadeControle:unidadeControle|state.ShiftExeSra    ; WriteDataReg[25] ; clock      ;
; N/A                                     ; None                                                ; 32.275 ns  ; unidadeControle:unidadeControle|state.Decode         ; WriteDataReg[25] ; clock      ;
; N/A                                     ; None                                                ; 32.275 ns  ; unidadeControle:unidadeControle|state.J              ; WriteDataReg[21] ; clock      ;
; N/A                                     ; None                                                ; 32.266 ns  ; unidadeControle:unidadeControle|state.Break          ; WriteDataReg[25] ; clock      ;
; N/A                                     ; None                                                ; 32.261 ns  ; unidadeControle:unidadeControle|state.Lui            ; WriteDataReg[31] ; clock      ;
; N/A                                     ; None                                                ; 32.249 ns  ; unidadeControle:unidadeControle|state.Jal            ; WriteDataReg[0]  ; clock      ;
; N/A                                     ; None                                                ; 32.224 ns  ; unidadeControle:unidadeControle|state.Lui            ; WriteDataReg[29] ; clock      ;
; N/A                                     ; None                                                ; 32.217 ns  ; unidadeControle:unidadeControle|state.JR             ; WriteDataReg[10] ; clock      ;
; N/A                                     ; None                                                ; 32.217 ns  ; unidadeControle:unidadeControle|state.Slt            ; WriteDataReg[3]  ; clock      ;
; N/A                                     ; None                                                ; 32.215 ns  ; unidadeControle:unidadeControle|state.WriteRegAlu    ; WriteDataReg[3]  ; clock      ;
; N/A                                     ; None                                                ; 32.211 ns  ; unidadeControle:unidadeControle|state.Reset          ; WriteDataReg[3]  ; clock      ;
; N/A                                     ; None                                                ; 32.204 ns  ; unidadeControle:unidadeControle|state.Slt            ; WriteDataReg[25] ; clock      ;
; N/A                                     ; None                                                ; 32.203 ns  ; unidadeControle:unidadeControle|state.ShiftCarrega   ; WriteDataReg[21] ; clock      ;
; N/A                                     ; None                                                ; 32.202 ns  ; unidadeControle:unidadeControle|state.WriteRegAlu    ; WriteDataReg[25] ; clock      ;
; N/A                                     ; None                                                ; 32.198 ns  ; unidadeControle:unidadeControle|state.Reset          ; WriteDataReg[25] ; clock      ;
; N/A                                     ; None                                                ; 32.192 ns  ; unidadeControle:unidadeControle|state.J              ; WriteDataReg[19] ; clock      ;
; N/A                                     ; None                                                ; 32.183 ns  ; unidadeControle:unidadeControle|state.Bne            ; WriteDataReg[3]  ; clock      ;
; N/A                                     ; None                                                ; 32.182 ns  ; unidadeControle:unidadeControle|state.J              ; WriteDataReg[9]  ; clock      ;
; N/A                                     ; None                                                ; 32.179 ns  ; unidadeControle:unidadeControle|state.Lui            ; WriteDataReg[8]  ; clock      ;
; N/A                                     ; None                                                ; 32.170 ns  ; unidadeControle:unidadeControle|state.Lui            ; WriteDataReg[26] ; clock      ;
; N/A                                     ; None                                                ; 32.170 ns  ; unidadeControle:unidadeControle|state.Bne            ; WriteDataReg[25] ; clock      ;
; N/A                                     ; None                                                ; 32.163 ns  ; unidadeControle:unidadeControle|state.Jal            ; WriteDataReg[21] ; clock      ;
; N/A                                     ; None                                                ; 32.154 ns  ; unidadeControle:unidadeControle|state.JR             ; WriteDataReg[15] ; clock      ;
; N/A                                     ; None                                                ; 32.139 ns  ; unidadeControle:unidadeControle|state.JR             ; WriteDataReg[2]  ; clock      ;
; N/A                                     ; None                                                ; 32.137 ns  ; unidadeControle:unidadeControle|state.Lui            ; WriteDataReg[0]  ; clock      ;
; N/A                                     ; None                                                ; 32.120 ns  ; unidadeControle:unidadeControle|state.ShiftCarrega   ; WriteDataReg[19] ; clock      ;
; N/A                                     ; None                                                ; 32.117 ns  ; unidadeControle:unidadeControle|state.J              ; WriteDataReg[10] ; clock      ;
; N/A                                     ; None                                                ; 32.110 ns  ; unidadeControle:unidadeControle|state.ShiftCarrega   ; WriteDataReg[9]  ; clock      ;
; N/A                                     ; None                                                ; 32.101 ns  ; unidadeControle:unidadeControle|state.ShiftExeSrl    ; WriteDataReg[24] ; clock      ;
; N/A                                     ; None                                                ; 32.100 ns  ; unidadeControle:unidadeControle|state.JR             ; WriteDataReg[20] ; clock      ;
; N/A                                     ; None                                                ; 32.090 ns  ; unidadeControle:unidadeControle|state.JR             ; WriteDataReg[13] ; clock      ;
; N/A                                     ; None                                                ; 32.089 ns  ; unidadeControle:unidadeControle|state.And            ; WriteDataReg[3]  ; clock      ;
; N/A                                     ; None                                                ; 32.088 ns  ; unidadeControle:unidadeControle|state.JalEscreveR31  ; WriteDataReg[24] ; clock      ;
; N/A                                     ; None                                                ; 32.084 ns  ; unidadeControle:unidadeControle|state.ShiftExeSrl    ; WriteDataReg[31] ; clock      ;
; N/A                                     ; None                                                ; 32.080 ns  ; unidadeControle:unidadeControle|state.Jal            ; WriteDataReg[19] ; clock      ;
; N/A                                     ; None                                                ; 32.076 ns  ; unidadeControle:unidadeControle|state.And            ; WriteDataReg[25] ; clock      ;
; N/A                                     ; None                                                ; 32.071 ns  ; unidadeControle:unidadeControle|state.JalEscreveR31  ; WriteDataReg[31] ; clock      ;
; N/A                                     ; None                                                ; 32.070 ns  ; unidadeControle:unidadeControle|state.Jal            ; WriteDataReg[9]  ; clock      ;
; N/A                                     ; None                                                ; 32.054 ns  ; unidadeControle:unidadeControle|state.J              ; WriteDataReg[15] ; clock      ;
; N/A                                     ; None                                                ; 32.051 ns  ; unidadeControle:unidadeControle|state.Lui            ; WriteDataReg[21] ; clock      ;
; N/A                                     ; None                                                ; 32.047 ns  ; unidadeControle:unidadeControle|state.ShiftExeSrl    ; WriteDataReg[29] ; clock      ;
; N/A                                     ; None                                                ; 32.045 ns  ; unidadeControle:unidadeControle|state.ShiftCarrega   ; WriteDataReg[10] ; clock      ;
; N/A                                     ; None                                                ; 32.039 ns  ; unidadeControle:unidadeControle|state.J              ; WriteDataReg[2]  ; clock      ;
; N/A                                     ; None                                                ; 32.034 ns  ; unidadeControle:unidadeControle|state.JalEscreveR31  ; WriteDataReg[29] ; clock      ;
; N/A                                     ; None                                                ; 32.034 ns  ; unidadeControle:unidadeControle|state.Xor            ; WriteDataReg[3]  ; clock      ;
; N/A                                     ; None                                                ; 32.021 ns  ; unidadeControle:unidadeControle|state.Xor            ; WriteDataReg[25] ; clock      ;
; N/A                                     ; None                                                ; 32.010 ns  ; unidadeControle:unidadeControle|state.MemoryRead     ; WriteDataReg[24] ; clock      ;
; N/A                                     ; None                                                ; 32.005 ns  ; unidadeControle:unidadeControle|state.Jal            ; WriteDataReg[10] ; clock      ;
; N/A                                     ; None                                                ; 32.003 ns  ; unidadeControle:unidadeControle|state.ShiftExeSllv   ; WriteDataReg[24] ; clock      ;
; N/A                                     ; None                                                ; 32.002 ns  ; unidadeControle:unidadeControle|state.ShiftExeSrl    ; WriteDataReg[8]  ; clock      ;
; N/A                                     ; None                                                ; 32.000 ns  ; unidadeControle:unidadeControle|state.J              ; WriteDataReg[20] ; clock      ;
; N/A                                     ; None                                                ; 31.997 ns  ; unidadeControle:unidadeControle|state.WaitMemoryRead ; WriteDataReg[24] ; clock      ;
; N/A                                     ; None                                                ; 31.993 ns  ; unidadeControle:unidadeControle|state.MemoryRead     ; WriteDataReg[31] ; clock      ;
; N/A                                     ; None                                                ; 31.993 ns  ; unidadeControle:unidadeControle|state.ShiftExeSrl    ; WriteDataReg[26] ; clock      ;
; N/A                                     ; None                                                ; 31.992 ns  ; unidadeControle:unidadeControle|state.JR             ; WriteDataReg[23] ; clock      ;
; N/A                                     ; None                                                ; 31.990 ns  ; Registrador:A|Saida[0]                               ; WriteDataReg[27] ; clock      ;
; N/A                                     ; None                                                ; 31.990 ns  ; unidadeControle:unidadeControle|state.J              ; WriteDataReg[13] ; clock      ;
; N/A                                     ; None                                                ; 31.989 ns  ; unidadeControle:unidadeControle|state.JalEscreveR31  ; WriteDataReg[8]  ; clock      ;
; N/A                                     ; None                                                ; 31.986 ns  ; unidadeControle:unidadeControle|state.ShiftExeSllv   ; WriteDataReg[31] ; clock      ;
; N/A                                     ; None                                                ; 31.982 ns  ; unidadeControle:unidadeControle|state.ShiftCarrega   ; WriteDataReg[15] ; clock      ;
; N/A                                     ; None                                                ; 31.980 ns  ; unidadeControle:unidadeControle|state.WaitMemoryRead ; WriteDataReg[31] ; clock      ;
; N/A                                     ; None                                                ; 31.980 ns  ; unidadeControle:unidadeControle|state.JalEscreveR31  ; WriteDataReg[26] ; clock      ;
; N/A                                     ; None                                                ; 31.973 ns  ; Registrador:pcReg|Saida[0]                           ; WriteDataReg[27] ; clock      ;
; N/A                                     ; None                                                ; 31.968 ns  ; unidadeControle:unidadeControle|state.Lui            ; WriteDataReg[19] ; clock      ;
; N/A                                     ; None                                                ; 31.967 ns  ; unidadeControle:unidadeControle|state.ShiftCarrega   ; WriteDataReg[2]  ; clock      ;
; N/A                                     ; None                                                ; 31.965 ns  ; Registrador:B|Saida[0]                               ; WriteDataReg[27] ; clock      ;
; N/A                                     ; None                                                ; 31.964 ns  ; Registrador:A|Saida[1]                               ; WriteDataReg[27] ; clock      ;
; N/A                                     ; None                                                ; 31.960 ns  ; unidadeControle:unidadeControle|state.ShiftExeSrl    ; WriteDataReg[0]  ; clock      ;
; N/A                                     ; None                                                ; 31.958 ns  ; unidadeControle:unidadeControle|state.Lui            ; WriteDataReg[9]  ; clock      ;
; N/A                                     ; None                                                ; 31.956 ns  ; unidadeControle:unidadeControle|state.MemoryRead     ; WriteDataReg[29] ; clock      ;
; N/A                                     ; None                                                ; 31.949 ns  ; unidadeControle:unidadeControle|state.ShiftExeSllv   ; WriteDataReg[29] ; clock      ;
; N/A                                     ; None                                                ; 31.947 ns  ; unidadeControle:unidadeControle|state.JalEscreveR31  ; WriteDataReg[0]  ; clock      ;
; N/A                                     ; None                                                ; 31.943 ns  ; unidadeControle:unidadeControle|state.WaitMemoryRead ; WriteDataReg[29] ; clock      ;
; N/A                                     ; None                                                ; 31.942 ns  ; unidadeControle:unidadeControle|state.Jal            ; WriteDataReg[15] ; clock      ;
; N/A                                     ; None                                                ; 31.928 ns  ; unidadeControle:unidadeControle|state.ShiftCarrega   ; WriteDataReg[20] ; clock      ;
; N/A                                     ; None                                                ; 31.927 ns  ; Instr_Reg:IR|Instr15_0[2]                            ; WriteDataReg[27] ; clock      ;
; N/A                                     ; None                                                ; 31.927 ns  ; unidadeControle:unidadeControle|state.Jal            ; WriteDataReg[2]  ; clock      ;
; N/A                                     ; None                                                ; 31.923 ns  ; unidadeControle:unidadeControle|state.JR             ; WriteDataReg[11] ; clock      ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                                                      ;                  ;            ;
+-----------------------------------------+-----------------------------------------------------+------------+------------------------------------------------------+------------------+------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Mon May 08 20:27:19 2017
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off projetoHardware -c projetoHardware --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clock" is an undefined clock
Info: Clock "clock" has Internal fmax of 36.36 MHz between source register "unidadeControle:unidadeControle|state.JR" and destination register "Banco_reg:BancoReg|Reg24[26]" (period= 27.506 ns)
    Info: + Longest register to register delay is 27.264 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X38_Y27_N15; Fanout = 6; REG Node = 'unidadeControle:unidadeControle|state.JR'
        Info: 2: + IC(0.320 ns) + CELL(0.376 ns) = 0.696 ns; Loc. = LCCOMB_X38_Y27_N18; Fanout = 3; COMB Node = 'unidadeControle:unidadeControle|WideOr32~0'
        Info: 3: + IC(0.759 ns) + CELL(0.385 ns) = 1.840 ns; Loc. = LCCOMB_X39_Y31_N24; Fanout = 4; COMB Node = 'unidadeControle:unidadeControle|WideOr64~1'
        Info: 4: + IC(1.196 ns) + CELL(0.275 ns) = 3.311 ns; Loc. = LCCOMB_X39_Y30_N0; Fanout = 4; COMB Node = 'MuxA:MuxA|AOut[0]~15'
        Info: 5: + IC(0.455 ns) + CELL(0.420 ns) = 4.186 ns; Loc. = LCCOMB_X39_Y31_N4; Fanout = 2; COMB Node = 'Ula32:Ula|carry_temp[0]~48'
        Info: 6: + IC(0.277 ns) + CELL(0.271 ns) = 4.734 ns; Loc. = LCCOMB_X39_Y31_N2; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[1]~19'
        Info: 7: + IC(0.252 ns) + CELL(0.150 ns) = 5.136 ns; Loc. = LCCOMB_X39_Y31_N28; Fanout = 1; COMB Node = 'Ula32:Ula|carry_temp[3]~20'
        Info: 8: + IC(0.252 ns) + CELL(0.150 ns) = 5.538 ns; Loc. = LCCOMB_X39_Y31_N6; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[3]~21'
        Info: 9: + IC(0.256 ns) + CELL(0.150 ns) = 5.944 ns; Loc. = LCCOMB_X39_Y31_N0; Fanout = 1; COMB Node = 'Ula32:Ula|carry_temp[5]~22'
        Info: 10: + IC(0.250 ns) + CELL(0.150 ns) = 6.344 ns; Loc. = LCCOMB_X39_Y31_N18; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[5]~23'
        Info: 11: + IC(0.991 ns) + CELL(0.150 ns) = 7.485 ns; Loc. = LCCOMB_X36_Y29_N24; Fanout = 1; COMB Node = 'Ula32:Ula|carry_temp[7]~24'
        Info: 12: + IC(0.255 ns) + CELL(0.275 ns) = 8.015 ns; Loc. = LCCOMB_X36_Y29_N26; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[7]~25'
        Info: 13: + IC(0.254 ns) + CELL(0.150 ns) = 8.419 ns; Loc. = LCCOMB_X36_Y29_N12; Fanout = 1; COMB Node = 'Ula32:Ula|carry_temp[9]~26'
        Info: 14: + IC(0.251 ns) + CELL(0.150 ns) = 8.820 ns; Loc. = LCCOMB_X36_Y29_N6; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[9]~27'
        Info: 15: + IC(0.257 ns) + CELL(0.150 ns) = 9.227 ns; Loc. = LCCOMB_X36_Y29_N0; Fanout = 1; COMB Node = 'Ula32:Ula|carry_temp[11]~28'
        Info: 16: + IC(0.248 ns) + CELL(0.150 ns) = 9.625 ns; Loc. = LCCOMB_X36_Y29_N10; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[11]~29'
        Info: 17: + IC(0.262 ns) + CELL(0.150 ns) = 10.037 ns; Loc. = LCCOMB_X36_Y29_N20; Fanout = 2; COMB Node = 'Ula32:Ula|carry_temp[12]~30'
        Info: 18: + IC(0.264 ns) + CELL(0.275 ns) = 10.576 ns; Loc. = LCCOMB_X36_Y29_N14; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[13]~31'
        Info: 19: + IC(0.267 ns) + CELL(0.275 ns) = 11.118 ns; Loc. = LCCOMB_X36_Y29_N16; Fanout = 2; COMB Node = 'Ula32:Ula|carry_temp[14]~32'
        Info: 20: + IC(0.261 ns) + CELL(0.275 ns) = 11.654 ns; Loc. = LCCOMB_X36_Y29_N18; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[15]~33'
        Info: 21: + IC(0.264 ns) + CELL(0.150 ns) = 12.068 ns; Loc. = LCCOMB_X36_Y29_N4; Fanout = 2; COMB Node = 'Ula32:Ula|carry_temp[16]~34'
        Info: 22: + IC(0.263 ns) + CELL(0.275 ns) = 12.606 ns; Loc. = LCCOMB_X36_Y29_N30; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[17]~35'
        Info: 23: + IC(0.254 ns) + CELL(0.150 ns) = 13.010 ns; Loc. = LCCOMB_X36_Y29_N8; Fanout = 2; COMB Node = 'Ula32:Ula|carry_temp[18]~36'
        Info: 24: + IC(0.460 ns) + CELL(0.275 ns) = 13.745 ns; Loc. = LCCOMB_X35_Y29_N16; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[19]~37'
        Info: 25: + IC(0.276 ns) + CELL(0.275 ns) = 14.296 ns; Loc. = LCCOMB_X35_Y29_N24; Fanout = 2; COMB Node = 'Ula32:Ula|carry_temp[20]~53'
        Info: 26: + IC(0.272 ns) + CELL(0.275 ns) = 14.843 ns; Loc. = LCCOMB_X35_Y29_N12; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[21]~39'
        Info: 27: + IC(0.260 ns) + CELL(0.150 ns) = 15.253 ns; Loc. = LCCOMB_X35_Y29_N14; Fanout = 2; COMB Node = 'Ula32:Ula|carry_temp[22]~40'
        Info: 28: + IC(0.255 ns) + CELL(0.275 ns) = 15.783 ns; Loc. = LCCOMB_X35_Y29_N0; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[23]~41'
        Info: 29: + IC(0.261 ns) + CELL(0.150 ns) = 16.194 ns; Loc. = LCCOMB_X35_Y29_N20; Fanout = 2; COMB Node = 'Ula32:Ula|carry_temp[24]~55'
        Info: 30: + IC(0.270 ns) + CELL(0.275 ns) = 16.739 ns; Loc. = LCCOMB_X35_Y29_N28; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[25]~43'
        Info: 31: + IC(0.263 ns) + CELL(0.150 ns) = 17.152 ns; Loc. = LCCOMB_X35_Y29_N6; Fanout = 2; COMB Node = 'Ula32:Ula|carry_temp[26]~56'
        Info: 32: + IC(0.938 ns) + CELL(0.275 ns) = 18.365 ns; Loc. = LCCOMB_X40_Y29_N28; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[27]~45'
        Info: 33: + IC(0.262 ns) + CELL(0.150 ns) = 18.777 ns; Loc. = LCCOMB_X40_Y29_N6; Fanout = 1; COMB Node = 'Ula32:Ula|carry_temp[29]~46'
        Info: 34: + IC(0.242 ns) + CELL(0.150 ns) = 19.169 ns; Loc. = LCCOMB_X40_Y29_N0; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[29]~47'
        Info: 35: + IC(0.252 ns) + CELL(0.150 ns) = 19.571 ns; Loc. = LCCOMB_X40_Y29_N2; Fanout = 3; COMB Node = 'Ula32:Ula|Menor~4'
        Info: 36: + IC(0.746 ns) + CELL(0.275 ns) = 20.592 ns; Loc. = LCCOMB_X41_Y31_N20; Fanout = 31; COMB Node = 'unidadeControle:unidadeControle|Selector113~2'
        Info: 37: + IC(0.834 ns) + CELL(0.438 ns) = 21.864 ns; Loc. = LCCOMB_X41_Y33_N2; Fanout = 16; COMB Node = 'MuxDataWrite:MuxDataWrite|Mux8~0'
        Info: 38: + IC(0.767 ns) + CELL(0.420 ns) = 23.051 ns; Loc. = LCCOMB_X41_Y31_N30; Fanout = 1; COMB Node = 'MuxDataWrite:MuxDataWrite|Mux5~2'
        Info: 39: + IC(0.980 ns) + CELL(0.150 ns) = 24.181 ns; Loc. = LCCOMB_X39_Y33_N14; Fanout = 33; COMB Node = 'MuxDataWrite:MuxDataWrite|Mux5~3'
        Info: 40: + IC(2.717 ns) + CELL(0.366 ns) = 27.264 ns; Loc. = LCFF_X38_Y33_N21; Fanout = 2; REG Node = 'Banco_reg:BancoReg|Reg24[26]'
        Info: Total cell delay = 9.101 ns ( 33.38 % )
        Info: Total interconnect delay = 18.163 ns ( 66.62 % )
    Info: - Smallest clock skew is -0.028 ns
        Info: + Shortest clock path from clock "clock" to destination register is 2.867 ns
            Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clock'
            Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.103 ns; Loc. = CLKCTRL_G3; Fanout = 1424; COMB Node = 'clock~clkctrl'
            Info: 3: + IC(1.227 ns) + CELL(0.537 ns) = 2.867 ns; Loc. = LCFF_X38_Y33_N21; Fanout = 2; REG Node = 'Banco_reg:BancoReg|Reg24[26]'
            Info: Total cell delay = 1.526 ns ( 53.23 % )
            Info: Total interconnect delay = 1.341 ns ( 46.77 % )
        Info: - Longest clock path from clock "clock" to source register is 2.895 ns
            Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clock'
            Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.103 ns; Loc. = CLKCTRL_G3; Fanout = 1424; COMB Node = 'clock~clkctrl'
            Info: 3: + IC(1.255 ns) + CELL(0.537 ns) = 2.895 ns; Loc. = LCFF_X38_Y27_N15; Fanout = 6; REG Node = 'unidadeControle:unidadeControle|state.JR'
            Info: Total cell delay = 1.526 ns ( 52.71 % )
            Info: Total interconnect delay = 1.369 ns ( 47.29 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Micro setup delay of destination is -0.036 ns
Info: tco from clock "clock" to destination pin "WriteDataReg[27]" through register "unidadeControle:unidadeControle|state.JR" is 34.134 ns
    Info: + Longest clock path from clock "clock" to source register is 2.895 ns
        Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clock'
        Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.103 ns; Loc. = CLKCTRL_G3; Fanout = 1424; COMB Node = 'clock~clkctrl'
        Info: 3: + IC(1.255 ns) + CELL(0.537 ns) = 2.895 ns; Loc. = LCFF_X38_Y27_N15; Fanout = 6; REG Node = 'unidadeControle:unidadeControle|state.JR'
        Info: Total cell delay = 1.526 ns ( 52.71 % )
        Info: Total interconnect delay = 1.369 ns ( 47.29 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Longest register to pin delay is 30.989 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X38_Y27_N15; Fanout = 6; REG Node = 'unidadeControle:unidadeControle|state.JR'
        Info: 2: + IC(0.320 ns) + CELL(0.376 ns) = 0.696 ns; Loc. = LCCOMB_X38_Y27_N18; Fanout = 3; COMB Node = 'unidadeControle:unidadeControle|WideOr32~0'
        Info: 3: + IC(0.759 ns) + CELL(0.385 ns) = 1.840 ns; Loc. = LCCOMB_X39_Y31_N24; Fanout = 4; COMB Node = 'unidadeControle:unidadeControle|WideOr64~1'
        Info: 4: + IC(1.196 ns) + CELL(0.275 ns) = 3.311 ns; Loc. = LCCOMB_X39_Y30_N0; Fanout = 4; COMB Node = 'MuxA:MuxA|AOut[0]~15'
        Info: 5: + IC(0.455 ns) + CELL(0.420 ns) = 4.186 ns; Loc. = LCCOMB_X39_Y31_N4; Fanout = 2; COMB Node = 'Ula32:Ula|carry_temp[0]~48'
        Info: 6: + IC(0.277 ns) + CELL(0.271 ns) = 4.734 ns; Loc. = LCCOMB_X39_Y31_N2; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[1]~19'
        Info: 7: + IC(0.252 ns) + CELL(0.150 ns) = 5.136 ns; Loc. = LCCOMB_X39_Y31_N28; Fanout = 1; COMB Node = 'Ula32:Ula|carry_temp[3]~20'
        Info: 8: + IC(0.252 ns) + CELL(0.150 ns) = 5.538 ns; Loc. = LCCOMB_X39_Y31_N6; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[3]~21'
        Info: 9: + IC(0.256 ns) + CELL(0.150 ns) = 5.944 ns; Loc. = LCCOMB_X39_Y31_N0; Fanout = 1; COMB Node = 'Ula32:Ula|carry_temp[5]~22'
        Info: 10: + IC(0.250 ns) + CELL(0.150 ns) = 6.344 ns; Loc. = LCCOMB_X39_Y31_N18; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[5]~23'
        Info: 11: + IC(0.991 ns) + CELL(0.150 ns) = 7.485 ns; Loc. = LCCOMB_X36_Y29_N24; Fanout = 1; COMB Node = 'Ula32:Ula|carry_temp[7]~24'
        Info: 12: + IC(0.255 ns) + CELL(0.275 ns) = 8.015 ns; Loc. = LCCOMB_X36_Y29_N26; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[7]~25'
        Info: 13: + IC(0.254 ns) + CELL(0.150 ns) = 8.419 ns; Loc. = LCCOMB_X36_Y29_N12; Fanout = 1; COMB Node = 'Ula32:Ula|carry_temp[9]~26'
        Info: 14: + IC(0.251 ns) + CELL(0.150 ns) = 8.820 ns; Loc. = LCCOMB_X36_Y29_N6; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[9]~27'
        Info: 15: + IC(0.257 ns) + CELL(0.150 ns) = 9.227 ns; Loc. = LCCOMB_X36_Y29_N0; Fanout = 1; COMB Node = 'Ula32:Ula|carry_temp[11]~28'
        Info: 16: + IC(0.248 ns) + CELL(0.150 ns) = 9.625 ns; Loc. = LCCOMB_X36_Y29_N10; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[11]~29'
        Info: 17: + IC(0.262 ns) + CELL(0.150 ns) = 10.037 ns; Loc. = LCCOMB_X36_Y29_N20; Fanout = 2; COMB Node = 'Ula32:Ula|carry_temp[12]~30'
        Info: 18: + IC(0.264 ns) + CELL(0.275 ns) = 10.576 ns; Loc. = LCCOMB_X36_Y29_N14; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[13]~31'
        Info: 19: + IC(0.267 ns) + CELL(0.275 ns) = 11.118 ns; Loc. = LCCOMB_X36_Y29_N16; Fanout = 2; COMB Node = 'Ula32:Ula|carry_temp[14]~32'
        Info: 20: + IC(0.261 ns) + CELL(0.275 ns) = 11.654 ns; Loc. = LCCOMB_X36_Y29_N18; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[15]~33'
        Info: 21: + IC(0.264 ns) + CELL(0.150 ns) = 12.068 ns; Loc. = LCCOMB_X36_Y29_N4; Fanout = 2; COMB Node = 'Ula32:Ula|carry_temp[16]~34'
        Info: 22: + IC(0.263 ns) + CELL(0.275 ns) = 12.606 ns; Loc. = LCCOMB_X36_Y29_N30; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[17]~35'
        Info: 23: + IC(0.254 ns) + CELL(0.150 ns) = 13.010 ns; Loc. = LCCOMB_X36_Y29_N8; Fanout = 2; COMB Node = 'Ula32:Ula|carry_temp[18]~36'
        Info: 24: + IC(0.460 ns) + CELL(0.275 ns) = 13.745 ns; Loc. = LCCOMB_X35_Y29_N16; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[19]~37'
        Info: 25: + IC(0.276 ns) + CELL(0.275 ns) = 14.296 ns; Loc. = LCCOMB_X35_Y29_N24; Fanout = 2; COMB Node = 'Ula32:Ula|carry_temp[20]~53'
        Info: 26: + IC(0.272 ns) + CELL(0.275 ns) = 14.843 ns; Loc. = LCCOMB_X35_Y29_N12; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[21]~39'
        Info: 27: + IC(0.260 ns) + CELL(0.150 ns) = 15.253 ns; Loc. = LCCOMB_X35_Y29_N14; Fanout = 2; COMB Node = 'Ula32:Ula|carry_temp[22]~40'
        Info: 28: + IC(0.255 ns) + CELL(0.275 ns) = 15.783 ns; Loc. = LCCOMB_X35_Y29_N0; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[23]~41'
        Info: 29: + IC(0.261 ns) + CELL(0.150 ns) = 16.194 ns; Loc. = LCCOMB_X35_Y29_N20; Fanout = 2; COMB Node = 'Ula32:Ula|carry_temp[24]~55'
        Info: 30: + IC(0.270 ns) + CELL(0.275 ns) = 16.739 ns; Loc. = LCCOMB_X35_Y29_N28; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[25]~43'
        Info: 31: + IC(0.263 ns) + CELL(0.150 ns) = 17.152 ns; Loc. = LCCOMB_X35_Y29_N6; Fanout = 2; COMB Node = 'Ula32:Ula|carry_temp[26]~56'
        Info: 32: + IC(0.938 ns) + CELL(0.275 ns) = 18.365 ns; Loc. = LCCOMB_X40_Y29_N28; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[27]~45'
        Info: 33: + IC(0.262 ns) + CELL(0.150 ns) = 18.777 ns; Loc. = LCCOMB_X40_Y29_N6; Fanout = 1; COMB Node = 'Ula32:Ula|carry_temp[29]~46'
        Info: 34: + IC(0.242 ns) + CELL(0.150 ns) = 19.169 ns; Loc. = LCCOMB_X40_Y29_N0; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[29]~47'
        Info: 35: + IC(0.252 ns) + CELL(0.150 ns) = 19.571 ns; Loc. = LCCOMB_X40_Y29_N2; Fanout = 3; COMB Node = 'Ula32:Ula|Menor~4'
        Info: 36: + IC(0.746 ns) + CELL(0.275 ns) = 20.592 ns; Loc. = LCCOMB_X41_Y31_N20; Fanout = 31; COMB Node = 'unidadeControle:unidadeControle|Selector113~2'
        Info: 37: + IC(1.733 ns) + CELL(0.438 ns) = 22.763 ns; Loc. = LCCOMB_X39_Y34_N6; Fanout = 1; COMB Node = 'MuxDataWrite:MuxDataWrite|Mux4~1'
        Info: 38: + IC(0.717 ns) + CELL(0.150 ns) = 23.630 ns; Loc. = LCCOMB_X39_Y33_N18; Fanout = 1; COMB Node = 'MuxDataWrite:MuxDataWrite|Mux4~2'
        Info: 39: + IC(0.245 ns) + CELL(0.150 ns) = 24.025 ns; Loc. = LCCOMB_X39_Y33_N20; Fanout = 33; COMB Node = 'MuxDataWrite:MuxDataWrite|Mux4~3'
        Info: 40: + IC(4.362 ns) + CELL(2.602 ns) = 30.989 ns; Loc. = PIN_M6; Fanout = 0; PIN Node = 'WriteDataReg[27]'
        Info: Total cell delay = 11.067 ns ( 35.71 % )
        Info: Total interconnect delay = 19.922 ns ( 64.29 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 202 megabytes
    Info: Processing ended: Mon May 08 20:27:21 2017
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:01


