Fitter report for lab4
Tue Mar  1 12:08:35 2016
Quartus II 64-Bit Version 15.0.0 Build 145 04/22/2015 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. I/O Assignment Warnings
  6. Fitter Netlist Optimizations
  7. Ignored Assignments
  8. Incremental Compilation Preservation Summary
  9. Incremental Compilation Partition Settings
 10. Incremental Compilation Placement Preservation
 11. Pin-Out File
 12. Fitter Resource Usage Summary
 13. Fitter Partition Statistics
 14. Input Pins
 15. Output Pins
 16. Bidir Pins
 17. I/O Bank Usage
 18. All Package Pins
 19. DLL Summary
 20. PLL Usage Summary
 21. Fitter Resource Utilization by Entity
 22. Delay Chain Summary
 23. Pad To Core Delay Chain Fanout
 24. Control Signals
 25. Global & Other Fast Signals
 26. Non-Global High Fan-Out Signals
 27. Fitter RAM Summary
 28. Routing Usage Summary
 29. I/O Rules Summary
 30. I/O Rules Details
 31. I/O Rules Matrix
 32. Fitter Device Options
 33. Operating Settings and Conditions
 34. Estimated Delay Added for Hold Timing Summary
 35. Estimated Delay Added for Hold Timing Details
 36. Fitter Messages
 37. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------------+
; Fitter Summary                                                                ;
+---------------------------------+---------------------------------------------+
; Fitter Status                   ; Successful - Tue Mar  1 12:08:34 2016       ;
; Quartus II 64-Bit Version       ; 15.0.0 Build 145 04/22/2015 SJ Full Version ;
; Revision Name                   ; lab4                                        ;
; Top-level Entity Name           ; lab4                                        ;
; Family                          ; Cyclone V                                   ;
; Device                          ; 5CSEMA5F31C6                                ;
; Timing Models                   ; Final                                       ;
; Logic utilization (in ALMs)     ; 2,754 / 32,070 ( 9 % )                      ;
; Total registers                 ; 4811                                        ;
; Total pins                      ; 227 / 457 ( 50 % )                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 60,638 / 4,065,280 ( 1 % )                  ;
; Total RAM Blocks                ; 14 / 397 ( 4 % )                            ;
; Total DSP Blocks                ; 0 / 87 ( 0 % )                              ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 3 / 6 ( 50 % )                              ;
; Total DLLs                      ; 1 / 4 ( 25 % )                              ;
+---------------------------------+---------------------------------------------+


+--------------------------------------------------------------------------------+
; Fitter Settings                                                                ;
+--------------------------------------------------------------------------------+
Option        : Device
Setting       : 5CSEMA5F31C6
Default Value : 

Option        : Minimum Core Junction Temperature
Setting       : 0
Default Value : 

Option        : Maximum Core Junction Temperature
Setting       : 85
Default Value : 

Option        : Device I/O Standard
Setting       : 2.5 V
Default Value : 

Option        : Regenerate Full Fit Report During ECO Compiles
Setting       : On
Default Value : Off

Option        : Use smart compilation
Setting       : Off
Default Value : Off

Option        : Enable parallel Assembler and TimeQuest Timing Analyzer during compilation
Setting       : On
Default Value : On

Option        : Enable compact report table
Setting       : Off
Default Value : Off

Option        : Router Timing Optimization Level
Setting       : Normal
Default Value : Normal

Option        : Perform Clocking Topology Analysis During Routing
Setting       : Off
Default Value : Off

Option        : Placement Effort Multiplier
Setting       : 1.0
Default Value : 1.0

Option        : Device initialization clock source
Setting       : INIT_INTOSC
Default Value : INIT_INTOSC

Option        : Optimize Hold Timing
Setting       : All Paths
Default Value : All Paths

Option        : Optimize Multi-Corner Timing
Setting       : On
Default Value : On

Option        : Auto RAM to MLAB Conversion
Setting       : On
Default Value : On

Option        : Equivalent RAM and MLAB Power Up
Setting       : Auto
Default Value : Auto

Option        : Equivalent RAM and MLAB Paused Read Capabilities
Setting       : Care
Default Value : Care

Option        : PowerPlay Power Optimization During Fitting
Setting       : Normal compilation
Default Value : Normal compilation

Option        : SSN Optimization
Setting       : Off
Default Value : Off

Option        : Optimize Timing
Setting       : Normal compilation
Default Value : Normal compilation

Option        : Optimize Timing for ECOs
Setting       : Off
Default Value : Off

Option        : Optimize IOC Register Placement for Timing
Setting       : Normal
Default Value : Normal

Option        : Final Placement Optimizations
Setting       : Automatically
Default Value : Automatically

Option        : Fitter Aggressive Routability Optimizations
Setting       : Automatically
Default Value : Automatically

Option        : Fitter Initial Placement Seed
Setting       : 1
Default Value : 1

Option        : Weak Pull-Up Resistor
Setting       : Off
Default Value : Off

Option        : Enable Bus-Hold Circuitry
Setting       : Off
Default Value : Off

Option        : Auto Packed Registers
Setting       : Auto
Default Value : Auto

Option        : Auto Delay Chains
Setting       : On
Default Value : On

Option        : Auto Delay Chains for High Fanout Input Pins
Setting       : Off
Default Value : Off

Option        : Treat Bidirectional Pin as Output Pin
Setting       : Off
Default Value : Off

Option        : Perform Physical Synthesis for Combinational Logic for Fitting
Setting       : Off
Default Value : Off

Option        : Perform Physical Synthesis for Combinational Logic for Performance
Setting       : Off
Default Value : Off

Option        : Perform Register Duplication for Performance
Setting       : Off
Default Value : Off

Option        : Perform Register Retiming for Performance
Setting       : Off
Default Value : Off

Option        : Perform Asynchronous Signal Pipelining
Setting       : Off
Default Value : Off

Option        : Fitter Effort
Setting       : Auto Fit
Default Value : Auto Fit

Option        : Physical Synthesis Effort Level
Setting       : Normal
Default Value : Normal

Option        : Logic Cell Insertion - Logic Duplication
Setting       : Auto
Default Value : Auto

Option        : Auto Register Duplication
Setting       : Auto
Default Value : Auto

Option        : Auto Global Clock
Setting       : On
Default Value : On

Option        : Auto Global Register Control Signals
Setting       : On
Default Value : On

Option        : Reserve all unused pins
Setting       : As input tri-stated with weak pull-up
Default Value : As input tri-stated with weak pull-up

Option        : Synchronizer Identification
Setting       : Off
Default Value : Off

Option        : Enable Beneficial Skew Optimization
Setting       : On
Default Value : On

Option        : Optimize Design for Metastability
Setting       : On
Default Value : On

Option        : Active Serial clock source
Setting       : FREQ_100MHz
Default Value : FREQ_100MHz

Option        : Force Fitter to Avoid Periphery Placement Warnings
Setting       : Off
Default Value : Off

Option        : Clamping Diode
Setting       : Off
Default Value : Off

Option        : Enable input tri-state on active configuration pins in user mode
Setting       : Off
Default Value : Off

Option        : Advanced Physical Optimization
Setting       : On
Default Value : On
+--------------------------------------------------------------------------------+



+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.52        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;  17.2%      ;
+----------------------------+-------------+


+----------------------------------------------------------+
; I/O Assignment Warnings                                  ;
+-------------------+--------------------------------------+
; Pin Name          ; Reason                               ;
+-------------------+--------------------------------------+
; DRAM_ADDR[0]      ; Missing drive strength and slew rate ;
; DRAM_ADDR[1]      ; Missing drive strength and slew rate ;
; DRAM_ADDR[2]      ; Missing drive strength and slew rate ;
; DRAM_ADDR[3]      ; Missing drive strength and slew rate ;
; DRAM_ADDR[4]      ; Missing drive strength and slew rate ;
; DRAM_ADDR[5]      ; Missing drive strength and slew rate ;
; DRAM_ADDR[6]      ; Missing drive strength and slew rate ;
; DRAM_ADDR[7]      ; Missing drive strength and slew rate ;
; DRAM_ADDR[8]      ; Missing drive strength and slew rate ;
; DRAM_ADDR[9]      ; Missing drive strength and slew rate ;
; DRAM_ADDR[10]     ; Missing drive strength and slew rate ;
; DRAM_ADDR[11]     ; Missing drive strength and slew rate ;
; DRAM_ADDR[12]     ; Missing drive strength and slew rate ;
; DRAM_BA[0]        ; Missing drive strength and slew rate ;
; DRAM_BA[1]        ; Missing drive strength and slew rate ;
; DRAM_CAS_N        ; Missing drive strength and slew rate ;
; DRAM_CKE          ; Missing drive strength and slew rate ;
; DRAM_CLK          ; Missing drive strength and slew rate ;
; DRAM_CS_N         ; Missing drive strength and slew rate ;
; DRAM_LDQM         ; Missing drive strength and slew rate ;
; DRAM_RAS_N        ; Missing drive strength and slew rate ;
; DRAM_UDQM         ; Missing drive strength and slew rate ;
; DRAM_WE_N         ; Missing drive strength and slew rate ;
; HEX0[0]           ; Missing drive strength and slew rate ;
; HEX0[1]           ; Missing drive strength and slew rate ;
; HEX0[2]           ; Missing drive strength and slew rate ;
; HEX0[3]           ; Missing drive strength and slew rate ;
; HEX0[4]           ; Missing drive strength and slew rate ;
; HEX0[5]           ; Missing drive strength and slew rate ;
; HEX0[6]           ; Missing drive strength and slew rate ;
; HEX1[0]           ; Missing drive strength and slew rate ;
; HEX1[1]           ; Missing drive strength and slew rate ;
; HEX1[2]           ; Missing drive strength and slew rate ;
; HEX1[3]           ; Missing drive strength and slew rate ;
; HEX1[4]           ; Missing drive strength and slew rate ;
; HEX1[5]           ; Missing drive strength and slew rate ;
; HEX1[6]           ; Missing drive strength and slew rate ;
; HEX2[0]           ; Missing drive strength and slew rate ;
; HEX2[1]           ; Missing drive strength and slew rate ;
; HEX2[2]           ; Missing drive strength and slew rate ;
; HEX2[3]           ; Missing drive strength and slew rate ;
; HEX2[4]           ; Missing drive strength and slew rate ;
; HEX2[5]           ; Missing drive strength and slew rate ;
; HEX2[6]           ; Missing drive strength and slew rate ;
; HEX3[0]           ; Missing drive strength and slew rate ;
; HEX3[1]           ; Missing drive strength and slew rate ;
; HEX3[2]           ; Missing drive strength and slew rate ;
; HEX3[3]           ; Missing drive strength and slew rate ;
; HEX3[4]           ; Missing drive strength and slew rate ;
; HEX3[5]           ; Missing drive strength and slew rate ;
; HEX3[6]           ; Missing drive strength and slew rate ;
; HEX4[0]           ; Missing drive strength and slew rate ;
; HEX4[1]           ; Missing drive strength and slew rate ;
; HEX4[2]           ; Missing drive strength and slew rate ;
; HEX4[3]           ; Missing drive strength and slew rate ;
; HEX4[4]           ; Missing drive strength and slew rate ;
; HEX4[5]           ; Missing drive strength and slew rate ;
; HEX4[6]           ; Missing drive strength and slew rate ;
; HEX5[0]           ; Missing drive strength and slew rate ;
; HEX5[1]           ; Missing drive strength and slew rate ;
; HEX5[2]           ; Missing drive strength and slew rate ;
; HEX5[3]           ; Missing drive strength and slew rate ;
; HEX5[4]           ; Missing drive strength and slew rate ;
; HEX5[5]           ; Missing drive strength and slew rate ;
; HEX5[6]           ; Missing drive strength and slew rate ;
; HPS_DDR3_ADDR[0]  ; Missing slew rate                    ;
; HPS_DDR3_ADDR[1]  ; Missing slew rate                    ;
; HPS_DDR3_ADDR[2]  ; Missing slew rate                    ;
; HPS_DDR3_ADDR[3]  ; Missing slew rate                    ;
; HPS_DDR3_ADDR[4]  ; Missing slew rate                    ;
; HPS_DDR3_ADDR[5]  ; Missing slew rate                    ;
; HPS_DDR3_ADDR[6]  ; Missing slew rate                    ;
; HPS_DDR3_ADDR[7]  ; Missing slew rate                    ;
; HPS_DDR3_ADDR[8]  ; Missing slew rate                    ;
; HPS_DDR3_ADDR[9]  ; Missing slew rate                    ;
; HPS_DDR3_ADDR[10] ; Missing slew rate                    ;
; HPS_DDR3_ADDR[11] ; Missing slew rate                    ;
; HPS_DDR3_ADDR[12] ; Missing slew rate                    ;
; HPS_DDR3_ADDR[13] ; Missing slew rate                    ;
; HPS_DDR3_ADDR[14] ; Missing slew rate                    ;
; HPS_DDR3_BA[0]    ; Missing slew rate                    ;
; HPS_DDR3_BA[1]    ; Missing slew rate                    ;
; HPS_DDR3_BA[2]    ; Missing slew rate                    ;
; HPS_DDR3_CAS_N    ; Missing slew rate                    ;
; HPS_DDR3_CKE      ; Missing slew rate                    ;
; HPS_DDR3_CS_N     ; Missing slew rate                    ;
; HPS_DDR3_ODT      ; Missing slew rate                    ;
; HPS_DDR3_RAS_N    ; Missing slew rate                    ;
; HPS_DDR3_RESET_N  ; Missing slew rate                    ;
; HPS_DDR3_WE_N     ; Missing slew rate                    ;
; HPS_SD_CLK        ; Missing drive strength and slew rate ;
; HPS_UART_TX       ; Missing drive strength and slew rate ;
; HPS_USB_STP       ; Missing drive strength and slew rate ;
; LEDR[0]           ; Missing drive strength and slew rate ;
; LEDR[1]           ; Missing drive strength and slew rate ;
; LEDR[2]           ; Missing drive strength and slew rate ;
; LEDR[3]           ; Missing drive strength and slew rate ;
; LEDR[4]           ; Missing drive strength and slew rate ;
; LEDR[5]           ; Missing drive strength and slew rate ;
; LEDR[6]           ; Missing drive strength and slew rate ;
; LEDR[7]           ; Missing drive strength and slew rate ;
; LEDR[8]           ; Missing drive strength and slew rate ;
; LEDR[9]           ; Missing drive strength and slew rate ;
; VGA_B[0]          ; Missing drive strength and slew rate ;
; VGA_B[1]          ; Missing drive strength and slew rate ;
; VGA_B[2]          ; Missing drive strength and slew rate ;
; VGA_B[3]          ; Missing drive strength and slew rate ;
; VGA_B[4]          ; Missing drive strength and slew rate ;
; VGA_B[5]          ; Missing drive strength and slew rate ;
; VGA_B[6]          ; Missing drive strength and slew rate ;
; VGA_B[7]          ; Missing drive strength and slew rate ;
; VGA_BLANK_N       ; Missing drive strength and slew rate ;
; VGA_CLK           ; Missing drive strength and slew rate ;
; VGA_G[0]          ; Missing drive strength and slew rate ;
; VGA_G[1]          ; Missing drive strength and slew rate ;
; VGA_G[2]          ; Missing drive strength and slew rate ;
; VGA_G[3]          ; Missing drive strength and slew rate ;
; VGA_G[4]          ; Missing drive strength and slew rate ;
; VGA_G[5]          ; Missing drive strength and slew rate ;
; VGA_G[6]          ; Missing drive strength and slew rate ;
; VGA_G[7]          ; Missing drive strength and slew rate ;
; VGA_HS            ; Missing drive strength and slew rate ;
; VGA_R[0]          ; Missing drive strength and slew rate ;
; VGA_R[1]          ; Missing drive strength and slew rate ;
; VGA_R[2]          ; Missing drive strength and slew rate ;
; VGA_R[3]          ; Missing drive strength and slew rate ;
; VGA_R[4]          ; Missing drive strength and slew rate ;
; VGA_R[5]          ; Missing drive strength and slew rate ;
; VGA_R[6]          ; Missing drive strength and slew rate ;
; VGA_R[7]          ; Missing drive strength and slew rate ;
; VGA_SYNC_N        ; Missing drive strength and slew rate ;
; VGA_VS            ; Missing drive strength and slew rate ;
; DRAM_DQ[0]        ; Missing drive strength and slew rate ;
; DRAM_DQ[1]        ; Missing drive strength and slew rate ;
; DRAM_DQ[2]        ; Missing drive strength and slew rate ;
; DRAM_DQ[3]        ; Missing drive strength and slew rate ;
; DRAM_DQ[4]        ; Missing drive strength and slew rate ;
; DRAM_DQ[5]        ; Missing drive strength and slew rate ;
; DRAM_DQ[6]        ; Missing drive strength and slew rate ;
; DRAM_DQ[7]        ; Missing drive strength and slew rate ;
; DRAM_DQ[8]        ; Missing drive strength and slew rate ;
; DRAM_DQ[9]        ; Missing drive strength and slew rate ;
; DRAM_DQ[10]       ; Missing drive strength and slew rate ;
; DRAM_DQ[11]       ; Missing drive strength and slew rate ;
; DRAM_DQ[12]       ; Missing drive strength and slew rate ;
; DRAM_DQ[13]       ; Missing drive strength and slew rate ;
; DRAM_DQ[14]       ; Missing drive strength and slew rate ;
; DRAM_DQ[15]       ; Missing drive strength and slew rate ;
; HPS_SD_CMD        ; Missing drive strength and slew rate ;
; HPS_SD_DATA[0]    ; Missing drive strength and slew rate ;
; HPS_SD_DATA[1]    ; Missing drive strength and slew rate ;
; HPS_SD_DATA[2]    ; Missing drive strength and slew rate ;
; HPS_SD_DATA[3]    ; Missing drive strength and slew rate ;
; HPS_USB_DATA[0]   ; Missing drive strength and slew rate ;
; HPS_USB_DATA[1]   ; Missing drive strength and slew rate ;
; HPS_USB_DATA[2]   ; Missing drive strength and slew rate ;
; HPS_USB_DATA[3]   ; Missing drive strength and slew rate ;
; HPS_USB_DATA[4]   ; Missing drive strength and slew rate ;
; HPS_USB_DATA[5]   ; Missing drive strength and slew rate ;
; HPS_USB_DATA[6]   ; Missing drive strength and slew rate ;
; HPS_USB_DATA[7]   ; Missing drive strength and slew rate ;
; HPS_DDR3_ADDR[0]  ; Missing location assignment          ;
; HPS_DDR3_ADDR[1]  ; Missing location assignment          ;
; HPS_DDR3_ADDR[2]  ; Missing location assignment          ;
; HPS_DDR3_ADDR[3]  ; Missing location assignment          ;
; HPS_DDR3_ADDR[4]  ; Missing location assignment          ;
; HPS_DDR3_ADDR[5]  ; Missing location assignment          ;
; HPS_DDR3_ADDR[6]  ; Missing location assignment          ;
; HPS_DDR3_ADDR[7]  ; Missing location assignment          ;
; HPS_DDR3_ADDR[8]  ; Missing location assignment          ;
; HPS_DDR3_ADDR[9]  ; Missing location assignment          ;
; HPS_DDR3_ADDR[10] ; Missing location assignment          ;
; HPS_DDR3_ADDR[11] ; Missing location assignment          ;
; HPS_DDR3_ADDR[12] ; Missing location assignment          ;
; HPS_DDR3_ADDR[13] ; Missing location assignment          ;
; HPS_DDR3_ADDR[14] ; Missing location assignment          ;
; HPS_DDR3_BA[0]    ; Missing location assignment          ;
; HPS_DDR3_BA[1]    ; Missing location assignment          ;
; HPS_DDR3_BA[2]    ; Missing location assignment          ;
; HPS_DDR3_CAS_N    ; Missing location assignment          ;
; HPS_DDR3_CKE      ; Missing location assignment          ;
; HPS_DDR3_CK_N     ; Missing location assignment          ;
; HPS_DDR3_CK_P     ; Missing location assignment          ;
; HPS_DDR3_CS_N     ; Missing location assignment          ;
; HPS_DDR3_DM[0]    ; Missing location assignment          ;
; HPS_DDR3_DM[1]    ; Missing location assignment          ;
; HPS_DDR3_DM[2]    ; Missing location assignment          ;
; HPS_DDR3_DM[3]    ; Missing location assignment          ;
; HPS_DDR3_ODT      ; Missing location assignment          ;
; HPS_DDR3_RAS_N    ; Missing location assignment          ;
; HPS_DDR3_RESET_N  ; Missing location assignment          ;
; HPS_DDR3_WE_N     ; Missing location assignment          ;
; HPS_DDR3_DQ[0]    ; Missing location assignment          ;
; HPS_DDR3_DQ[1]    ; Missing location assignment          ;
; HPS_DDR3_DQ[2]    ; Missing location assignment          ;
; HPS_DDR3_DQ[3]    ; Missing location assignment          ;
; HPS_DDR3_DQ[4]    ; Missing location assignment          ;
; HPS_DDR3_DQ[5]    ; Missing location assignment          ;
; HPS_DDR3_DQ[6]    ; Missing location assignment          ;
; HPS_DDR3_DQ[7]    ; Missing location assignment          ;
; HPS_DDR3_DQ[8]    ; Missing location assignment          ;
; HPS_DDR3_DQ[9]    ; Missing location assignment          ;
; HPS_DDR3_DQ[10]   ; Missing location assignment          ;
; HPS_DDR3_DQ[11]   ; Missing location assignment          ;
; HPS_DDR3_DQ[12]   ; Missing location assignment          ;
; HPS_DDR3_DQ[13]   ; Missing location assignment          ;
; HPS_DDR3_DQ[14]   ; Missing location assignment          ;
; HPS_DDR3_DQ[15]   ; Missing location assignment          ;
; HPS_DDR3_DQ[16]   ; Missing location assignment          ;
; HPS_DDR3_DQ[17]   ; Missing location assignment          ;
; HPS_DDR3_DQ[18]   ; Missing location assignment          ;
; HPS_DDR3_DQ[19]   ; Missing location assignment          ;
; HPS_DDR3_DQ[20]   ; Missing location assignment          ;
; HPS_DDR3_DQ[21]   ; Missing location assignment          ;
; HPS_DDR3_DQ[22]   ; Missing location assignment          ;
; HPS_DDR3_DQ[23]   ; Missing location assignment          ;
; HPS_DDR3_DQ[24]   ; Missing location assignment          ;
; HPS_DDR3_DQ[25]   ; Missing location assignment          ;
; HPS_DDR3_DQ[26]   ; Missing location assignment          ;
; HPS_DDR3_DQ[27]   ; Missing location assignment          ;
; HPS_DDR3_DQ[28]   ; Missing location assignment          ;
; HPS_DDR3_DQ[29]   ; Missing location assignment          ;
; HPS_DDR3_DQ[30]   ; Missing location assignment          ;
; HPS_DDR3_DQ[31]   ; Missing location assignment          ;
; HPS_DDR3_DQS_N[0] ; Missing location assignment          ;
; HPS_DDR3_DQS_N[1] ; Missing location assignment          ;
; HPS_DDR3_DQS_N[2] ; Missing location assignment          ;
; HPS_DDR3_DQS_N[3] ; Missing location assignment          ;
; HPS_DDR3_DQS_P[0] ; Missing location assignment          ;
; HPS_DDR3_DQS_P[1] ; Missing location assignment          ;
; HPS_DDR3_DQS_P[2] ; Missing location assignment          ;
; HPS_DDR3_DQS_P[3] ; Missing location assignment          ;
; HPS_DDR3_RZQ      ; Missing location assignment          ;
+-------------------+--------------------------------------+


+--------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                   ;
+--------------------------------------------------------------------------------+
Node                  : QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_fpga_interfaces:fpga_interfaces|h2f_rst_n[0]~CLKENA0
Action                : Created
Operation             : Placement
Reason                : Fitter Periphery Placement
Node Port             : 
Node Port Name        : 
Destination Node      : 
Destination Port      : 
Destination Port Name : 

Node                  : QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|~GND
Action                : Deleted
Operation             : Placement
Reason                : Fitter Periphery Placement
Node Port             : 
Node Port Name        : 
Destination Node      : 
Destination Port      : 
Destination Port Name : 

Node                  : QSYS_lab4:u0|QSYS_lab4_pll_0:pll_0|altera_pll:altera_pll_i|outclk_wire[0]~CLKENA0
Action                : Created
Operation             : Placement
Reason                : Fitter Periphery Placement
Node Port             : 
Node Port Name        : 
Destination Node      : 
Destination Port      : 
Destination Port Name : 

Node                  : QSYS_lab4:u0|QSYS_lab4_pll_1:pll_1|altera_pll:altera_pll_i|outclk_wire[0]~CLKENA0
Action                : Created
Operation             : Placement
Reason                : Fitter Periphery Placement
Node Port             : 
Node Port Name        : 
Destination Node      : 
Destination Port      : 
Destination Port Name : 

Node                  : QSYS_lab4:u0|QSYS_lab4_sys_sdram_pll_0:sys_sdram_pll_0|QSYS_lab4_sys_sdram_pll_0_sys_pll:sys_pll|altera_pll:altera_pll_i|outclk_wire[0]~CLKENA0
Action                : Created
Operation             : Placement
Reason                : Fitter Periphery Placement
Node Port             : 
Node Port Name        : 
Destination Node      : 
Destination Port      : 
Destination Port Name : 

Node                  : QSYS_lab4:u0|QSYS_lab4_sys_sdram_pll_0:sys_sdram_pll_0|QSYS_lab4_sys_sdram_pll_0_sys_pll:sys_pll|altera_pll:altera_pll_i|outclk_wire[1]~CLKENA0
Action                : Created
Operation             : Placement
Reason                : Fitter Periphery Placement
Node Port             : 
Node Port Name        : 
Destination Node      : 
Destination Port      : 
Destination Port Name : 

Node                  : HPS_DDR3_DM[1]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0
Action                : Merged
Operation             : Placement
Reason                : Fitter Periphery Placement
Node Port             : SERIESTERMINATIONCONTROL
Node Port Name        : 
Destination Node      : HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0
Destination Port      : SERIESTERMINATIONCONTROL
Destination Port Name : 

Node                  : HPS_DDR3_DM[3]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0
Action                : Merged
Operation             : Placement
Reason                : Fitter Periphery Placement
Node Port             : SERIESTERMINATIONCONTROL
Node Port Name        : 
Destination Node      : HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0
Destination Port      : SERIESTERMINATIONCONTROL
Destination Port Name : 

Node                  : HPS_DDR3_DQS_N[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0
Action                : Merged
Operation             : Placement
Reason                : Fitter Periphery Placement
Node Port             : SERIESTERMINATIONCONTROL
Node Port Name        : 
Destination Node      : HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0
Destination Port      : SERIESTERMINATIONCONTROL
Destination Port Name : 

Node                  : HPS_DDR3_DQS_N[1]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0
Action                : Merged
Operation             : Placement
Reason                : Fitter Periphery Placement
Node Port             : SERIESTERMINATIONCONTROL
Node Port Name        : 
Destination Node      : HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0
Destination Port      : SERIESTERMINATIONCONTROL
Destination Port Name : 

Node                  : HPS_DDR3_DQS_N[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0
Action                : Merged
Operation             : Placement
Reason                : Fitter Periphery Placement
Node Port             : SERIESTERMINATIONCONTROL
Node Port Name        : 
Destination Node      : HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0
Destination Port      : SERIESTERMINATIONCONTROL
Destination Port Name : 

Node                  : HPS_DDR3_DQS_N[3]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0
Action                : Merged
Operation             : Placement
Reason                : Fitter Periphery Placement
Node Port             : SERIESTERMINATIONCONTROL
Node Port Name        : 
Destination Node      : HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0
Destination Port      : SERIESTERMINATIONCONTROL
Destination Port Name : 

Node                  : HPS_DDR3_DQS_P[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0
Action                : Merged
Operation             : Placement
Reason                : Fitter Periphery Placement
Node Port             : SERIESTERMINATIONCONTROL
Node Port Name        : 
Destination Node      : HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0
Destination Port      : SERIESTERMINATIONCONTROL
Destination Port Name : 

Node                  : HPS_DDR3_DQS_P[1]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0
Action                : Merged
Operation             : Placement
Reason                : Fitter Periphery Placement
Node Port             : SERIESTERMINATIONCONTROL
Node Port Name        : 
Destination Node      : HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0
Destination Port      : SERIESTERMINATIONCONTROL
Destination Port Name : 

Node                  : HPS_DDR3_DQS_P[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0
Action                : Merged
Operation             : Placement
Reason                : Fitter Periphery Placement
Node Port             : SERIESTERMINATIONCONTROL
Node Port Name        : 
Destination Node      : HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0
Destination Port      : SERIESTERMINATIONCONTROL
Destination Port Name : 

Node                  : HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0
Action                : Merged
Operation             : Placement
Reason                : Fitter Periphery Placement
Node Port             : SERIESTERMINATIONCONTROL
Node Port Name        : 
Destination Node      : HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0
Destination Port      : SERIESTERMINATIONCONTROL
Destination Port Name : 

Node                  : HPS_DDR3_DQ[1]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0
Action                : Merged
Operation             : Placement
Reason                : Fitter Periphery Placement
Node Port             : SERIESTERMINATIONCONTROL
Node Port Name        : 
Destination Node      : HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0
Destination Port      : SERIESTERMINATIONCONTROL
Destination Port Name : 

Node                  : HPS_DDR3_DQ[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0
Action                : Merged
Operation             : Placement
Reason                : Fitter Periphery Placement
Node Port             : SERIESTERMINATIONCONTROL
Node Port Name        : 
Destination Node      : HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0
Destination Port      : SERIESTERMINATIONCONTROL
Destination Port Name : 

Node                  : HPS_DDR3_DQ[3]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0
Action                : Merged
Operation             : Placement
Reason                : Fitter Periphery Placement
Node Port             : SERIESTERMINATIONCONTROL
Node Port Name        : 
Destination Node      : HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0
Destination Port      : SERIESTERMINATIONCONTROL
Destination Port Name : 

Node                  : HPS_DDR3_DQ[4]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0
Action                : Merged
Operation             : Placement
Reason                : Fitter Periphery Placement
Node Port             : SERIESTERMINATIONCONTROL
Node Port Name        : 
Destination Node      : HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0
Destination Port      : SERIESTERMINATIONCONTROL
Destination Port Name : 

Node                  : HPS_DDR3_DQ[5]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0
Action                : Merged
Operation             : Placement
Reason                : Fitter Periphery Placement
Node Port             : SERIESTERMINATIONCONTROL
Node Port Name        : 
Destination Node      : HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0
Destination Port      : SERIESTERMINATIONCONTROL
Destination Port Name : 

Node                  : HPS_DDR3_DQ[6]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0
Action                : Merged
Operation             : Placement
Reason                : Fitter Periphery Placement
Node Port             : SERIESTERMINATIONCONTROL
Node Port Name        : 
Destination Node      : HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0
Destination Port      : SERIESTERMINATIONCONTROL
Destination Port Name : 

Node                  : HPS_DDR3_DQ[7]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0
Action                : Merged
Operation             : Placement
Reason                : Fitter Periphery Placement
Node Port             : SERIESTERMINATIONCONTROL
Node Port Name        : 
Destination Node      : HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0
Destination Port      : SERIESTERMINATIONCONTROL
Destination Port Name : 

Node                  : HPS_DDR3_DQ[8]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0
Action                : Merged
Operation             : Placement
Reason                : Fitter Periphery Placement
Node Port             : SERIESTERMINATIONCONTROL
Node Port Name        : 
Destination Node      : HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0
Destination Port      : SERIESTERMINATIONCONTROL
Destination Port Name : 

Node                  : HPS_DDR3_DQ[9]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0
Action                : Merged
Operation             : Placement
Reason                : Fitter Periphery Placement
Node Port             : SERIESTERMINATIONCONTROL
Node Port Name        : 
Destination Node      : HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0
Destination Port      : SERIESTERMINATIONCONTROL
Destination Port Name : 

Node                  : HPS_DDR3_DQ[10]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0
Action                : Merged
Operation             : Placement
Reason                : Fitter Periphery Placement
Node Port             : SERIESTERMINATIONCONTROL
Node Port Name        : 
Destination Node      : HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0
Destination Port      : SERIESTERMINATIONCONTROL
Destination Port Name : 

Node                  : HPS_DDR3_DQ[11]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0
Action                : Merged
Operation             : Placement
Reason                : Fitter Periphery Placement
Node Port             : SERIESTERMINATIONCONTROL
Node Port Name        : 
Destination Node      : HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0
Destination Port      : SERIESTERMINATIONCONTROL
Destination Port Name : 

Node                  : HPS_DDR3_DQ[12]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0
Action                : Merged
Operation             : Placement
Reason                : Fitter Periphery Placement
Node Port             : SERIESTERMINATIONCONTROL
Node Port Name        : 
Destination Node      : HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0
Destination Port      : SERIESTERMINATIONCONTROL
Destination Port Name : 

Node                  : HPS_DDR3_DQ[13]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0
Action                : Merged
Operation             : Placement
Reason                : Fitter Periphery Placement
Node Port             : SERIESTERMINATIONCONTROL
Node Port Name        : 
Destination Node      : HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0
Destination Port      : SERIESTERMINATIONCONTROL
Destination Port Name : 

Node                  : HPS_DDR3_DQ[14]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0
Action                : Merged
Operation             : Placement
Reason                : Fitter Periphery Placement
Node Port             : SERIESTERMINATIONCONTROL
Node Port Name        : 
Destination Node      : HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0
Destination Port      : SERIESTERMINATIONCONTROL
Destination Port Name : 

Node                  : HPS_DDR3_DQ[15]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0
Action                : Merged
Operation             : Placement
Reason                : Fitter Periphery Placement
Node Port             : SERIESTERMINATIONCONTROL
Node Port Name        : 
Destination Node      : HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0
Destination Port      : SERIESTERMINATIONCONTROL
Destination Port Name : 

Node                  : HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0
Action                : Merged
Operation             : Placement
Reason                : Fitter Periphery Placement
Node Port             : SERIESTERMINATIONCONTROL
Node Port Name        : 
Destination Node      : HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0
Destination Port      : SERIESTERMINATIONCONTROL
Destination Port Name : 

Node                  : HPS_DDR3_DQ[17]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0
Action                : Merged
Operation             : Placement
Reason                : Fitter Periphery Placement
Node Port             : SERIESTERMINATIONCONTROL
Node Port Name        : 
Destination Node      : HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0
Destination Port      : SERIESTERMINATIONCONTROL
Destination Port Name : 

Node                  : HPS_DDR3_DQ[18]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0
Action                : Merged
Operation             : Placement
Reason                : Fitter Periphery Placement
Node Port             : SERIESTERMINATIONCONTROL
Node Port Name        : 
Destination Node      : HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0
Destination Port      : SERIESTERMINATIONCONTROL
Destination Port Name : 

Node                  : HPS_DDR3_DQ[19]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0
Action                : Merged
Operation             : Placement
Reason                : Fitter Periphery Placement
Node Port             : SERIESTERMINATIONCONTROL
Node Port Name        : 
Destination Node      : HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0
Destination Port      : SERIESTERMINATIONCONTROL
Destination Port Name : 

Node                  : HPS_DDR3_DQ[20]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0
Action                : Merged
Operation             : Placement
Reason                : Fitter Periphery Placement
Node Port             : SERIESTERMINATIONCONTROL
Node Port Name        : 
Destination Node      : HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0
Destination Port      : SERIESTERMINATIONCONTROL
Destination Port Name : 

Node                  : HPS_DDR3_DQ[21]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0
Action                : Merged
Operation             : Placement
Reason                : Fitter Periphery Placement
Node Port             : SERIESTERMINATIONCONTROL
Node Port Name        : 
Destination Node      : HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0
Destination Port      : SERIESTERMINATIONCONTROL
Destination Port Name : 

Node                  : HPS_DDR3_DQ[22]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0
Action                : Merged
Operation             : Placement
Reason                : Fitter Periphery Placement
Node Port             : SERIESTERMINATIONCONTROL
Node Port Name        : 
Destination Node      : HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0
Destination Port      : SERIESTERMINATIONCONTROL
Destination Port Name : 

Node                  : HPS_DDR3_DQ[23]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0
Action                : Merged
Operation             : Placement
Reason                : Fitter Periphery Placement
Node Port             : SERIESTERMINATIONCONTROL
Node Port Name        : 
Destination Node      : HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0
Destination Port      : SERIESTERMINATIONCONTROL
Destination Port Name : 

Node                  : HPS_DDR3_DQ[24]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0
Action                : Merged
Operation             : Placement
Reason                : Fitter Periphery Placement
Node Port             : SERIESTERMINATIONCONTROL
Node Port Name        : 
Destination Node      : HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0
Destination Port      : SERIESTERMINATIONCONTROL
Destination Port Name : 

Node                  : HPS_DDR3_DQ[25]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0
Action                : Merged
Operation             : Placement
Reason                : Fitter Periphery Placement
Node Port             : SERIESTERMINATIONCONTROL
Node Port Name        : 
Destination Node      : HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0
Destination Port      : SERIESTERMINATIONCONTROL
Destination Port Name : 

Node                  : HPS_DDR3_DQ[26]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0
Action                : Merged
Operation             : Placement
Reason                : Fitter Periphery Placement
Node Port             : SERIESTERMINATIONCONTROL
Node Port Name        : 
Destination Node      : HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0
Destination Port      : SERIESTERMINATIONCONTROL
Destination Port Name : 

Node                  : HPS_DDR3_DQ[27]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0
Action                : Merged
Operation             : Placement
Reason                : Fitter Periphery Placement
Node Port             : SERIESTERMINATIONCONTROL
Node Port Name        : 
Destination Node      : HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0
Destination Port      : SERIESTERMINATIONCONTROL
Destination Port Name : 

Node                  : HPS_DDR3_DQ[28]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0
Action                : Merged
Operation             : Placement
Reason                : Fitter Periphery Placement
Node Port             : SERIESTERMINATIONCONTROL
Node Port Name        : 
Destination Node      : HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0
Destination Port      : SERIESTERMINATIONCONTROL
Destination Port Name : 

Node                  : HPS_DDR3_DQ[29]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0
Action                : Merged
Operation             : Placement
Reason                : Fitter Periphery Placement
Node Port             : SERIESTERMINATIONCONTROL
Node Port Name        : 
Destination Node      : HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0
Destination Port      : SERIESTERMINATIONCONTROL
Destination Port Name : 

Node                  : HPS_DDR3_DQ[30]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0
Action                : Merged
Operation             : Placement
Reason                : Fitter Periphery Placement
Node Port             : SERIESTERMINATIONCONTROL
Node Port Name        : 
Destination Node      : HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0
Destination Port      : SERIESTERMINATIONCONTROL
Destination Port Name : 

Node                  : HPS_DDR3_DQ[31]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0
Action                : Merged
Operation             : Placement
Reason                : Fitter Periphery Placement
Node Port             : SERIESTERMINATIONCONTROL
Node Port Name        : 
Destination Node      : HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0
Destination Port      : SERIESTERMINATIONCONTROL
Destination Port Name : 

Node                  : QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|seriesterminationcontrol[0]
Action                : Merged
Operation             : Placement
Reason                : Fitter Periphery Placement
Node Port             : SERIESTERMINATIONCONTROL
Node Port Name        : 
Destination Node      : HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0
Destination Port      : SERIESTERMINATIONCONTROL
Destination Port Name : 

Node                  : QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|clock_gen[0].leveled_dqs_clocks[0]
Action                : Merged
Operation             : Placement
Reason                : Fitter Periphery Placement
Node Port             : CLKOUT
Node Port Name        : 
Destination Node      : QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]
Destination Port      : CLKOUT
Destination Port Name : 

Node                  : QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|leveled_dqs_clocks[0]
Action                : Merged
Operation             : Placement
Reason                : Fitter Periphery Placement
Node Port             : CLKOUT
Node Port Name        : 
Destination Node      : QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]
Destination Port      : CLKOUT
Destination Port Name : 

Node                  : QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc|adc_clk_cps
Action                : Merged
Operation             : Placement
Reason                : Fitter Periphery Placement
Node Port             : CLKOUT
Node Port Name        : 
Destination Node      : QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps
Destination Port      : CLKOUT
Destination Port Name : 

Node                  : QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc|leveled_dqs_clocks[0]
Action                : Merged
Operation             : Placement
Reason                : Fitter Periphery Placement
Node Port             : CLKOUT
Node Port Name        : 
Destination Node      : QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]
Destination Port      : CLKOUT
Destination Port Name : 

Node                  : QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc|adc_clk_cps
Action                : Merged
Operation             : Placement
Reason                : Fitter Periphery Placement
Node Port             : CLKOUT
Node Port Name        : 
Destination Node      : QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps
Destination Port      : CLKOUT
Destination Port Name : 

Node                  : QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc|leveled_dqs_clocks[0]
Action                : Merged
Operation             : Placement
Reason                : Fitter Periphery Placement
Node Port             : CLKOUT
Node Port Name        : 
Destination Node      : QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]
Destination Port      : CLKOUT
Destination Port Name : 

Node                  : QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc|adc_clk_cps
Action                : Merged
Operation             : Placement
Reason                : Fitter Periphery Placement
Node Port             : CLKOUT
Node Port Name        : 
Destination Node      : QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps
Destination Port      : CLKOUT
Destination Port Name : 

Node                  : QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc|leveled_dqs_clocks[0]
Action                : Merged
Operation             : Placement
Reason                : Fitter Periphery Placement
Node Port             : CLKOUT
Node Port Name        : 
Destination Node      : QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]
Destination Port      : CLKOUT
Destination Port Name : 

Node                  : QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc|adc_clk_cps
Action                : Merged
Operation             : Placement
Reason                : Fitter Periphery Placement
Node Port             : CLKOUT
Node Port Name        : 
Destination Node      : QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps
Destination Port      : CLKOUT
Destination Port Name : 

Node                  : QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc|leveled_dqs_clocks[0]
Action                : Merged
Operation             : Placement
Reason                : Fitter Periphery Placement
Node Port             : CLKOUT
Node Port Name        : 
Destination Node      : QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]
Destination Port      : CLKOUT
Destination Port Name : 

Node                  : QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc|adc_clk_cps
Action                : Merged
Operation             : Placement
Reason                : Fitter Periphery Placement
Node Port             : CLKOUT
Node Port Name        : 
Destination Node      : QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps
Destination Port      : CLKOUT
Destination Port Name : 

Node                  : QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc|leveled_dqs_clocks[0]
Action                : Merged
Operation             : Placement
Reason                : Fitter Periphery Placement
Node Port             : CLKOUT
Node Port Name        : 
Destination Node      : QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]
Destination Port      : CLKOUT
Destination Port Name : 

Node                  : QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc|adc_clk_cps
Action                : Merged
Operation             : Placement
Reason                : Fitter Periphery Placement
Node Port             : CLKOUT
Node Port Name        : 
Destination Node      : QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps
Destination Port      : CLKOUT
Destination Port Name : 

Node                  : QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc|leveled_dqs_clocks[0]
Action                : Merged
Operation             : Placement
Reason                : Fitter Periphery Placement
Node Port             : CLKOUT
Node Port Name        : 
Destination Node      : QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]
Destination Port      : CLKOUT
Destination Port Name : 

Node                  : QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc|adc_clk_cps
Action                : Merged
Operation             : Placement
Reason                : Fitter Periphery Placement
Node Port             : CLKOUT
Node Port Name        : 
Destination Node      : QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps
Destination Port      : CLKOUT
Destination Port Name : 

Node                  : QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc|leveled_dqs_clocks[0]
Action                : Merged
Operation             : Placement
Reason                : Fitter Periphery Placement
Node Port             : CLKOUT
Node Port Name        : 
Destination Node      : QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]
Destination Port      : CLKOUT
Destination Port Name : 

Node                  : QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|leveled_dqs_clocks[0]
Action                : Merged
Operation             : Placement
Reason                : Fitter Periphery Placement
Node Port             : CLKOUT
Node Port Name        : 
Destination Node      : QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]
Destination Port      : CLKOUT
Destination Port Name : 

Node                  : QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc|adc_clk_cps
Action                : Merged
Operation             : Placement
Reason                : Fitter Periphery Placement
Node Port             : CLKOUT
Node Port Name        : 
Destination Node      : QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps
Destination Port      : CLKOUT
Destination Port Name : 

Node                  : QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc|leveled_dqs_clocks[0]
Action                : Merged
Operation             : Placement
Reason                : Fitter Periphery Placement
Node Port             : CLKOUT
Node Port Name        : 
Destination Node      : QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]
Destination Port      : CLKOUT
Destination Port Name : 

Node                  : QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc|adc_clk_cps
Action                : Merged
Operation             : Placement
Reason                : Fitter Periphery Placement
Node Port             : CLKOUT
Node Port Name        : 
Destination Node      : QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps
Destination Port      : CLKOUT
Destination Port Name : 

Node                  : QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc|leveled_dqs_clocks[0]
Action                : Merged
Operation             : Placement
Reason                : Fitter Periphery Placement
Node Port             : CLKOUT
Node Port Name        : 
Destination Node      : QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]
Destination Port      : CLKOUT
Destination Port Name : 

Node                  : QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc|adc_clk_cps
Action                : Merged
Operation             : Placement
Reason                : Fitter Periphery Placement
Node Port             : CLKOUT
Node Port Name        : 
Destination Node      : QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps
Destination Port      : CLKOUT
Destination Port Name : 

Node                  : QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc|leveled_dqs_clocks[0]
Action                : Merged
Operation             : Placement
Reason                : Fitter Periphery Placement
Node Port             : CLKOUT
Node Port Name        : 
Destination Node      : QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]
Destination Port      : CLKOUT
Destination Port Name : 

Node                  : QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc|adc_clk_cps
Action                : Merged
Operation             : Placement
Reason                : Fitter Periphery Placement
Node Port             : CLKOUT
Node Port Name        : 
Destination Node      : QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps
Destination Port      : CLKOUT
Destination Port Name : 

Node                  : QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc|leveled_dqs_clocks[0]
Action                : Merged
Operation             : Placement
Reason                : Fitter Periphery Placement
Node Port             : CLKOUT
Node Port Name        : 
Destination Node      : QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]
Destination Port      : CLKOUT
Destination Port Name : 

Node                  : QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc|adc_clk_cps
Action                : Merged
Operation             : Placement
Reason                : Fitter Periphery Placement
Node Port             : CLKOUT
Node Port Name        : 
Destination Node      : QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps
Destination Port      : CLKOUT
Destination Port Name : 

Node                  : QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc|leveled_dqs_clocks[0]
Action                : Merged
Operation             : Placement
Reason                : Fitter Periphery Placement
Node Port             : CLKOUT
Node Port Name        : 
Destination Node      : QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]
Destination Port      : CLKOUT
Destination Port Name : 

Node                  : QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc|adc_clk_cps
Action                : Merged
Operation             : Placement
Reason                : Fitter Periphery Placement
Node Port             : CLKOUT
Node Port Name        : 
Destination Node      : QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps
Destination Port      : CLKOUT
Destination Port Name : 

Node                  : QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc|leveled_dqs_clocks[0]
Action                : Merged
Operation             : Placement
Reason                : Fitter Periphery Placement
Node Port             : CLKOUT
Node Port Name        : 
Destination Node      : QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]
Destination Port      : CLKOUT
Destination Port Name : 

Node                  : QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc|adc_clk_cps
Action                : Merged
Operation             : Placement
Reason                : Fitter Periphery Placement
Node Port             : CLKOUT
Node Port Name        : 
Destination Node      : QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps
Destination Port      : CLKOUT
Destination Port Name : 

Node                  : QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc|leveled_dqs_clocks[0]
Action                : Merged
Operation             : Placement
Reason                : Fitter Periphery Placement
Node Port             : CLKOUT
Node Port Name        : 
Destination Node      : QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]
Destination Port      : CLKOUT
Destination Port Name : 

Node                  : QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc|adc_clk_cps
Action                : Merged
Operation             : Placement
Reason                : Fitter Periphery Placement
Node Port             : CLKOUT
Node Port Name        : 
Destination Node      : QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps
Destination Port      : CLKOUT
Destination Port Name : 

Node                  : QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc|leveled_dqs_clocks[0]
Action                : Merged
Operation             : Placement
Reason                : Fitter Periphery Placement
Node Port             : CLKOUT
Node Port Name        : 
Destination Node      : QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]
Destination Port      : CLKOUT
Destination Port Name : 

Node                  : QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc|adc_clk_cps
Action                : Merged
Operation             : Placement
Reason                : Fitter Periphery Placement
Node Port             : CLKOUT
Node Port Name        : 
Destination Node      : QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps
Destination Port      : CLKOUT
Destination Port Name : 

Node                  : QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc|leveled_dqs_clocks[0]
Action                : Merged
Operation             : Placement
Reason                : Fitter Periphery Placement
Node Port             : CLKOUT
Node Port Name        : 
Destination Node      : QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]
Destination Port      : CLKOUT
Destination Port Name : 

Node                  : QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc|adc_clk_cps
Action                : Merged
Operation             : Placement
Reason                : Fitter Periphery Placement
Node Port             : CLKOUT
Node Port Name        : 
Destination Node      : QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps
Destination Port      : CLKOUT
Destination Port Name : 

Node                  : QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc|leveled_dqs_clocks[0]
Action                : Merged
Operation             : Placement
Reason                : Fitter Periphery Placement
Node Port             : CLKOUT
Node Port Name        : 
Destination Node      : QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]
Destination Port      : CLKOUT
Destination Port Name : 

Node                  : QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc|leveled_dqs_clocks[0]
Action                : Merged
Operation             : Placement
Reason                : Fitter Periphery Placement
Node Port             : CLKOUT
Node Port Name        : 
Destination Node      : QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]
Destination Port      : CLKOUT
Destination Port Name : 

Node                  : QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc|leveled_dqs_clocks[0]
Action                : Merged
Operation             : Placement
Reason                : Fitter Periphery Placement
Node Port             : CLKOUT
Node Port Name        : 
Destination Node      : QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]
Destination Port      : CLKOUT
Destination Port Name : 

Node                  : QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc|adc_clk_cps
Action                : Merged
Operation             : Placement
Reason                : Fitter Periphery Placement
Node Port             : CLKOUT
Node Port Name        : 
Destination Node      : QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps
Destination Port      : CLKOUT
Destination Port Name : 

Node                  : QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc|leveled_dqs_clocks[0]
Action                : Merged
Operation             : Placement
Reason                : Fitter Periphery Placement
Node Port             : CLKOUT
Node Port Name        : 
Destination Node      : QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]
Destination Port      : CLKOUT
Destination Port Name : 

Node                  : QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc|adc_clk_cps
Action                : Merged
Operation             : Placement
Reason                : Fitter Periphery Placement
Node Port             : CLKOUT
Node Port Name        : 
Destination Node      : QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps
Destination Port      : CLKOUT
Destination Port Name : 

Node                  : QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc|leveled_dqs_clocks[0]
Action                : Merged
Operation             : Placement
Reason                : Fitter Periphery Placement
Node Port             : CLKOUT
Node Port Name        : 
Destination Node      : QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]
Destination Port      : CLKOUT
Destination Port Name : 

Node                  : QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[23].acv_ac_ldc|adc_clk_cps
Action                : Merged
Operation             : Placement
Reason                : Fitter Periphery Placement
Node Port             : CLKOUT
Node Port Name        : 
Destination Node      : QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps
Destination Port      : CLKOUT
Destination Port Name : 

Node                  : QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[23].acv_ac_ldc|leveled_dqs_clocks[0]
Action                : Merged
Operation             : Placement
Reason                : Fitter Periphery Placement
Node Port             : CLKOUT
Node Port Name        : 
Destination Node      : QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]
Destination Port      : CLKOUT
Destination Port Name : 

Node                  : QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc|leveled_dqs_clocks[0]
Action                : Merged
Operation             : Placement
Reason                : Fitter Periphery Placement
Node Port             : CLKOUT
Node Port Name        : 
Destination Node      : QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dqs_clocks[0]
Destination Port      : CLKOUT
Destination Port Name : 

Node                  : QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dqs_clocks[0]
Action                : Merged
Operation             : Placement
Reason                : Fitter Periphery Placement
Node Port             : CLKOUT
Node Port Name        : 
Destination Node      : QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]
Destination Port      : CLKOUT
Destination Port Name : 

Node                  : QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_hr_clocks[0]
Action                : Merged
Operation             : Placement
Reason                : Fitter Periphery Placement
Node Port             : CLKOUT
Node Port Name        : 
Destination Node      : QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_hr_clocks[0]
Destination Port      : CLKOUT
Destination Port Name : 

Node                  : QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dq_clocks[0]
Action                : Merged
Operation             : Placement
Reason                : Fitter Periphery Placement
Node Port             : CLKOUT
Node Port Name        : 
Destination Node      : QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dq_clocks[0]
Destination Port      : CLKOUT
Destination Port Name : 

Node                  : QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dqs_clocks[0]
Action                : Merged
Operation             : Placement
Reason                : Fitter Periphery Placement
Node Port             : CLKOUT
Node Port Name        : 
Destination Node      : QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]
Destination Port      : CLKOUT
Destination Port Name : 

Node                  : QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_hr_clocks[0]
Action                : Merged
Operation             : Placement
Reason                : Fitter Periphery Placement
Node Port             : CLKOUT
Node Port Name        : 
Destination Node      : QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_hr_clocks[0]
Destination Port      : CLKOUT
Destination Port Name : 

Node                  : QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dq_clocks[0]
Action                : Merged
Operation             : Placement
Reason                : Fitter Periphery Placement
Node Port             : CLKOUT
Node Port Name        : 
Destination Node      : QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dq_clocks[0]
Destination Port      : CLKOUT
Destination Port Name : 

Node                  : QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dqs_clocks[0]
Action                : Merged
Operation             : Placement
Reason                : Fitter Periphery Placement
Node Port             : CLKOUT
Node Port Name        : 
Destination Node      : QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dqs_clocks[0]
Destination Port      : CLKOUT
Destination Port Name : 

Node                  : QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_hr_clocks[0]
Action                : Merged
Operation             : Placement
Reason                : Fitter Periphery Placement
Node Port             : CLKOUT
Node Port Name        : 
Destination Node      : QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_hr_clocks[0]
Destination Port      : CLKOUT
Destination Port Name : 

Node                  : QSYS_lab4:u0|QSYS_lab4_SDRAM:sdram|m_addr[0]
Action                : Packed Register
Operation             : Register Packing
Reason                : Fast Output Register assignment
Node Port             : Q
Node Port Name        : 
Destination Node      : DRAM_ADDR[0]~output
Destination Port      : I
Destination Port Name : 

Node                  : QSYS_lab4:u0|QSYS_lab4_SDRAM:sdram|m_addr[1]
Action                : Packed Register
Operation             : Register Packing
Reason                : Fast Output Register assignment
Node Port             : Q
Node Port Name        : 
Destination Node      : DRAM_ADDR[1]~output
Destination Port      : I
Destination Port Name : 

Node                  : QSYS_lab4:u0|QSYS_lab4_SDRAM:sdram|m_addr[2]
Action                : Packed Register
Operation             : Register Packing
Reason                : Fast Output Register assignment
Node Port             : Q
Node Port Name        : 
Destination Node      : DRAM_ADDR[2]~output
Destination Port      : I
Destination Port Name : 

Node                  : QSYS_lab4:u0|QSYS_lab4_SDRAM:sdram|m_addr[3]
Action                : Packed Register
Operation             : Register Packing
Reason                : Fast Output Register assignment
Node Port             : Q
Node Port Name        : 
Destination Node      : DRAM_ADDR[3]~output
Destination Port      : I
Destination Port Name : 

Node                  : QSYS_lab4:u0|QSYS_lab4_SDRAM:sdram|m_addr[4]
Action                : Packed Register
Operation             : Register Packing
Reason                : Fast Output Register assignment
Node Port             : Q
Node Port Name        : 
Destination Node      : DRAM_ADDR[4]~output
Destination Port      : I
Destination Port Name : 

Node                  : QSYS_lab4:u0|QSYS_lab4_SDRAM:sdram|m_addr[5]
Action                : Packed Register
Operation             : Register Packing
Reason                : Fast Output Register assignment
Node Port             : Q
Node Port Name        : 
Destination Node      : DRAM_ADDR[5]~output
Destination Port      : I
Destination Port Name : 

Node                  : QSYS_lab4:u0|QSYS_lab4_SDRAM:sdram|m_addr[6]
Action                : Packed Register
Operation             : Register Packing
Reason                : Fast Output Register assignment
Node Port             : Q
Node Port Name        : 
Destination Node      : DRAM_ADDR[6]~output
Destination Port      : I
Destination Port Name : 

Node                  : QSYS_lab4:u0|QSYS_lab4_SDRAM:sdram|m_addr[7]
Action                : Packed Register
Operation             : Register Packing
Reason                : Fast Output Register assignment
Node Port             : Q
Node Port Name        : 
Destination Node      : DRAM_ADDR[7]~output
Destination Port      : I
Destination Port Name : 

Node                  : QSYS_lab4:u0|QSYS_lab4_SDRAM:sdram|m_addr[8]
Action                : Packed Register
Operation             : Register Packing
Reason                : Fast Output Register assignment
Node Port             : Q
Node Port Name        : 
Destination Node      : DRAM_ADDR[8]~output
Destination Port      : I
Destination Port Name : 

Node                  : QSYS_lab4:u0|QSYS_lab4_SDRAM:sdram|m_addr[9]
Action                : Packed Register
Operation             : Register Packing
Reason                : Fast Output Register assignment
Node Port             : Q
Node Port Name        : 
Destination Node      : DRAM_ADDR[9]~output
Destination Port      : I
Destination Port Name : 

Node                  : QSYS_lab4:u0|QSYS_lab4_SDRAM:sdram|m_addr[10]
Action                : Packed Register
Operation             : Register Packing
Reason                : Fast Output Register assignment
Node Port             : Q
Node Port Name        : 
Destination Node      : DRAM_ADDR[10]~output
Destination Port      : I
Destination Port Name : 

Node                  : QSYS_lab4:u0|QSYS_lab4_SDRAM:sdram|m_addr[11]
Action                : Packed Register
Operation             : Register Packing
Reason                : Fast Output Register assignment
Node Port             : Q
Node Port Name        : 
Destination Node      : DRAM_ADDR[11]~output
Destination Port      : I
Destination Port Name : 

Node                  : QSYS_lab4:u0|QSYS_lab4_SDRAM:sdram|m_addr[12]
Action                : Packed Register
Operation             : Register Packing
Reason                : Fast Output Register assignment
Node Port             : Q
Node Port Name        : 
Destination Node      : DRAM_ADDR[12]~output
Destination Port      : I
Destination Port Name : 

Node                  : QSYS_lab4:u0|QSYS_lab4_SDRAM:sdram|m_bank[0]
Action                : Packed Register
Operation             : Register Packing
Reason                : Fast Output Register assignment
Node Port             : Q
Node Port Name        : 
Destination Node      : DRAM_BA[0]~output
Destination Port      : I
Destination Port Name : 

Node                  : QSYS_lab4:u0|QSYS_lab4_SDRAM:sdram|m_bank[1]
Action                : Packed Register
Operation             : Register Packing
Reason                : Fast Output Register assignment
Node Port             : Q
Node Port Name        : 
Destination Node      : DRAM_BA[1]~output
Destination Port      : I
Destination Port Name : 

Node                  : QSYS_lab4:u0|QSYS_lab4_SDRAM:sdram|m_cmd[0]
Action                : Duplicated
Operation             : Register Packing
Reason                : Fast Output Register assignment
Node Port             : Q
Node Port Name        : 
Destination Node      : QSYS_lab4:u0|QSYS_lab4_SDRAM:sdram|m_cmd[0]~_Duplicate_1
Destination Port      : Q
Destination Port Name : 

Node                  : QSYS_lab4:u0|QSYS_lab4_SDRAM:sdram|m_cmd[0]
Action                : Packed Register
Operation             : Register Packing
Reason                : Fast Output Register assignment
Node Port             : Q
Node Port Name        : 
Destination Node      : DRAM_WE_N~output
Destination Port      : I
Destination Port Name : 

Node                  : QSYS_lab4:u0|QSYS_lab4_SDRAM:sdram|m_cmd[0]
Action                : Inverted
Operation             : Register Packing
Reason                : Fast Output Register assignment
Node Port             : Q
Node Port Name        : 
Destination Node      : 
Destination Port      : 
Destination Port Name : 

Node                  : QSYS_lab4:u0|QSYS_lab4_SDRAM:sdram|m_cmd[1]
Action                : Duplicated
Operation             : Register Packing
Reason                : Fast Output Register assignment
Node Port             : Q
Node Port Name        : 
Destination Node      : QSYS_lab4:u0|QSYS_lab4_SDRAM:sdram|m_cmd[1]~_Duplicate_1
Destination Port      : Q
Destination Port Name : 

Node                  : QSYS_lab4:u0|QSYS_lab4_SDRAM:sdram|m_cmd[1]
Action                : Packed Register
Operation             : Register Packing
Reason                : Fast Output Register assignment
Node Port             : Q
Node Port Name        : 
Destination Node      : DRAM_CAS_N~output
Destination Port      : I
Destination Port Name : 

Node                  : QSYS_lab4:u0|QSYS_lab4_SDRAM:sdram|m_cmd[1]
Action                : Inverted
Operation             : Register Packing
Reason                : Fast Output Register assignment
Node Port             : Q
Node Port Name        : 
Destination Node      : 
Destination Port      : 
Destination Port Name : 

Node                  : QSYS_lab4:u0|QSYS_lab4_SDRAM:sdram|m_cmd[2]
Action                : Duplicated
Operation             : Register Packing
Reason                : Fast Output Register assignment
Node Port             : Q
Node Port Name        : 
Destination Node      : QSYS_lab4:u0|QSYS_lab4_SDRAM:sdram|m_cmd[2]~_Duplicate_1
Destination Port      : Q
Destination Port Name : 

Node                  : QSYS_lab4:u0|QSYS_lab4_SDRAM:sdram|m_cmd[2]
Action                : Packed Register
Operation             : Register Packing
Reason                : Fast Output Register assignment
Node Port             : Q
Node Port Name        : 
Destination Node      : DRAM_RAS_N~output
Destination Port      : I
Destination Port Name : 

Node                  : QSYS_lab4:u0|QSYS_lab4_SDRAM:sdram|m_cmd[2]
Action                : Inverted
Operation             : Register Packing
Reason                : Fast Output Register assignment
Node Port             : Q
Node Port Name        : 
Destination Node      : 
Destination Port      : 
Destination Port Name : 

Node                  : QSYS_lab4:u0|QSYS_lab4_SDRAM:sdram|m_cmd[3]
Action                : Packed Register
Operation             : Register Packing
Reason                : Fast Output Register assignment
Node Port             : Q
Node Port Name        : 
Destination Node      : DRAM_CS_N~output
Destination Port      : I
Destination Port Name : 

Node                  : QSYS_lab4:u0|QSYS_lab4_SDRAM:sdram|m_cmd[3]
Action                : Inverted
Operation             : Register Packing
Reason                : Fast Output Register assignment
Node Port             : Q
Node Port Name        : 
Destination Node      : 
Destination Port      : 
Destination Port Name : 

Node                  : QSYS_lab4:u0|QSYS_lab4_SDRAM:sdram|m_data[0]
Action                : Duplicated
Operation             : Register Packing
Reason                : Fast Output Register assignment
Node Port             : Q
Node Port Name        : 
Destination Node      : QSYS_lab4:u0|QSYS_lab4_SDRAM:sdram|m_data[0]~_Duplicate_1
Destination Port      : Q
Destination Port Name : 

Node                  : QSYS_lab4:u0|QSYS_lab4_SDRAM:sdram|m_data[0]
Action                : Packed Register
Operation             : Register Packing
Reason                : Fast Output Register assignment
Node Port             : Q
Node Port Name        : 
Destination Node      : DRAM_DQ[0]~output
Destination Port      : I
Destination Port Name : 

Node                  : QSYS_lab4:u0|QSYS_lab4_SDRAM:sdram|m_data[1]
Action                : Duplicated
Operation             : Register Packing
Reason                : Fast Output Register assignment
Node Port             : Q
Node Port Name        : 
Destination Node      : QSYS_lab4:u0|QSYS_lab4_SDRAM:sdram|m_data[1]~_Duplicate_1
Destination Port      : Q
Destination Port Name : 

Node                  : QSYS_lab4:u0|QSYS_lab4_SDRAM:sdram|m_data[1]
Action                : Packed Register
Operation             : Register Packing
Reason                : Fast Output Register assignment
Node Port             : Q
Node Port Name        : 
Destination Node      : DRAM_DQ[1]~output
Destination Port      : I
Destination Port Name : 

Node                  : QSYS_lab4:u0|QSYS_lab4_SDRAM:sdram|m_data[2]
Action                : Duplicated
Operation             : Register Packing
Reason                : Fast Output Register assignment
Node Port             : Q
Node Port Name        : 
Destination Node      : QSYS_lab4:u0|QSYS_lab4_SDRAM:sdram|m_data[2]~_Duplicate_1
Destination Port      : Q
Destination Port Name : 

Node                  : QSYS_lab4:u0|QSYS_lab4_SDRAM:sdram|m_data[2]
Action                : Packed Register
Operation             : Register Packing
Reason                : Fast Output Register assignment
Node Port             : Q
Node Port Name        : 
Destination Node      : DRAM_DQ[2]~output
Destination Port      : I
Destination Port Name : 

Node                  : QSYS_lab4:u0|QSYS_lab4_SDRAM:sdram|m_data[3]
Action                : Duplicated
Operation             : Register Packing
Reason                : Fast Output Register assignment
Node Port             : Q
Node Port Name        : 
Destination Node      : QSYS_lab4:u0|QSYS_lab4_SDRAM:sdram|m_data[3]~_Duplicate_1
Destination Port      : Q
Destination Port Name : 

Node                  : QSYS_lab4:u0|QSYS_lab4_SDRAM:sdram|m_data[3]
Action                : Packed Register
Operation             : Register Packing
Reason                : Fast Output Register assignment
Node Port             : Q
Node Port Name        : 
Destination Node      : DRAM_DQ[3]~output
Destination Port      : I
Destination Port Name : 

Node                  : QSYS_lab4:u0|QSYS_lab4_SDRAM:sdram|m_data[4]
Action                : Duplicated
Operation             : Register Packing
Reason                : Fast Output Register assignment
Node Port             : Q
Node Port Name        : 
Destination Node      : QSYS_lab4:u0|QSYS_lab4_SDRAM:sdram|m_data[4]~_Duplicate_1
Destination Port      : Q
Destination Port Name : 

Node                  : QSYS_lab4:u0|QSYS_lab4_SDRAM:sdram|m_data[4]
Action                : Packed Register
Operation             : Register Packing
Reason                : Fast Output Register assignment
Node Port             : Q
Node Port Name        : 
Destination Node      : DRAM_DQ[4]~output
Destination Port      : I
Destination Port Name : 

Node                  : QSYS_lab4:u0|QSYS_lab4_SDRAM:sdram|m_data[5]
Action                : Duplicated
Operation             : Register Packing
Reason                : Fast Output Register assignment
Node Port             : Q
Node Port Name        : 
Destination Node      : QSYS_lab4:u0|QSYS_lab4_SDRAM:sdram|m_data[5]~_Duplicate_1
Destination Port      : Q
Destination Port Name : 

Node                  : QSYS_lab4:u0|QSYS_lab4_SDRAM:sdram|m_data[5]
Action                : Packed Register
Operation             : Register Packing
Reason                : Fast Output Register assignment
Node Port             : Q
Node Port Name        : 
Destination Node      : DRAM_DQ[5]~output
Destination Port      : I
Destination Port Name : 

Node                  : QSYS_lab4:u0|QSYS_lab4_SDRAM:sdram|m_data[6]
Action                : Duplicated
Operation             : Register Packing
Reason                : Fast Output Register assignment
Node Port             : Q
Node Port Name        : 
Destination Node      : QSYS_lab4:u0|QSYS_lab4_SDRAM:sdram|m_data[6]~_Duplicate_1
Destination Port      : Q
Destination Port Name : 

Node                  : QSYS_lab4:u0|QSYS_lab4_SDRAM:sdram|m_data[6]
Action                : Packed Register
Operation             : Register Packing
Reason                : Fast Output Register assignment
Node Port             : Q
Node Port Name        : 
Destination Node      : DRAM_DQ[6]~output
Destination Port      : I
Destination Port Name : 

Node                  : QSYS_lab4:u0|QSYS_lab4_SDRAM:sdram|m_data[7]
Action                : Duplicated
Operation             : Register Packing
Reason                : Fast Output Register assignment
Node Port             : Q
Node Port Name        : 
Destination Node      : QSYS_lab4:u0|QSYS_lab4_SDRAM:sdram|m_data[7]~_Duplicate_1
Destination Port      : Q
Destination Port Name : 

Node                  : QSYS_lab4:u0|QSYS_lab4_SDRAM:sdram|m_data[7]
Action                : Packed Register
Operation             : Register Packing
Reason                : Fast Output Register assignment
Node Port             : Q
Node Port Name        : 
Destination Node      : DRAM_DQ[7]~output
Destination Port      : I
Destination Port Name : 

Node                  : QSYS_lab4:u0|QSYS_lab4_SDRAM:sdram|m_data[8]
Action                : Duplicated
Operation             : Register Packing
Reason                : Fast Output Register assignment
Node Port             : Q
Node Port Name        : 
Destination Node      : QSYS_lab4:u0|QSYS_lab4_SDRAM:sdram|m_data[8]~_Duplicate_1
Destination Port      : Q
Destination Port Name : 

Node                  : QSYS_lab4:u0|QSYS_lab4_SDRAM:sdram|m_data[8]
Action                : Packed Register
Operation             : Register Packing
Reason                : Fast Output Register assignment
Node Port             : Q
Node Port Name        : 
Destination Node      : DRAM_DQ[8]~output
Destination Port      : I
Destination Port Name : 

Node                  : QSYS_lab4:u0|QSYS_lab4_SDRAM:sdram|m_data[9]
Action                : Duplicated
Operation             : Register Packing
Reason                : Fast Output Register assignment
Node Port             : Q
Node Port Name        : 
Destination Node      : QSYS_lab4:u0|QSYS_lab4_SDRAM:sdram|m_data[9]~_Duplicate_1
Destination Port      : Q
Destination Port Name : 

Node                  : QSYS_lab4:u0|QSYS_lab4_SDRAM:sdram|m_data[9]
Action                : Packed Register
Operation             : Register Packing
Reason                : Fast Output Register assignment
Node Port             : Q
Node Port Name        : 
Destination Node      : DRAM_DQ[9]~output
Destination Port      : I
Destination Port Name : 

Node                  : QSYS_lab4:u0|QSYS_lab4_SDRAM:sdram|m_data[10]
Action                : Duplicated
Operation             : Register Packing
Reason                : Fast Output Register assignment
Node Port             : Q
Node Port Name        : 
Destination Node      : QSYS_lab4:u0|QSYS_lab4_SDRAM:sdram|m_data[10]~_Duplicate_1
Destination Port      : Q
Destination Port Name : 

Node                  : QSYS_lab4:u0|QSYS_lab4_SDRAM:sdram|m_data[10]
Action                : Packed Register
Operation             : Register Packing
Reason                : Fast Output Register assignment
Node Port             : Q
Node Port Name        : 
Destination Node      : DRAM_DQ[10]~output
Destination Port      : I
Destination Port Name : 

Node                  : QSYS_lab4:u0|QSYS_lab4_SDRAM:sdram|m_data[11]
Action                : Duplicated
Operation             : Register Packing
Reason                : Fast Output Register assignment
Node Port             : Q
Node Port Name        : 
Destination Node      : QSYS_lab4:u0|QSYS_lab4_SDRAM:sdram|m_data[11]~_Duplicate_1
Destination Port      : Q
Destination Port Name : 

Node                  : QSYS_lab4:u0|QSYS_lab4_SDRAM:sdram|m_data[11]
Action                : Packed Register
Operation             : Register Packing
Reason                : Fast Output Register assignment
Node Port             : Q
Node Port Name        : 
Destination Node      : DRAM_DQ[11]~output
Destination Port      : I
Destination Port Name : 

Node                  : QSYS_lab4:u0|QSYS_lab4_SDRAM:sdram|m_data[12]
Action                : Duplicated
Operation             : Register Packing
Reason                : Fast Output Register assignment
Node Port             : Q
Node Port Name        : 
Destination Node      : QSYS_lab4:u0|QSYS_lab4_SDRAM:sdram|m_data[12]~_Duplicate_1
Destination Port      : Q
Destination Port Name : 

Node                  : QSYS_lab4:u0|QSYS_lab4_SDRAM:sdram|m_data[12]
Action                : Packed Register
Operation             : Register Packing
Reason                : Fast Output Register assignment
Node Port             : Q
Node Port Name        : 
Destination Node      : DRAM_DQ[12]~output
Destination Port      : I
Destination Port Name : 

Node                  : QSYS_lab4:u0|QSYS_lab4_SDRAM:sdram|m_data[13]
Action                : Duplicated
Operation             : Register Packing
Reason                : Fast Output Register assignment
Node Port             : Q
Node Port Name        : 
Destination Node      : QSYS_lab4:u0|QSYS_lab4_SDRAM:sdram|m_data[13]~_Duplicate_1
Destination Port      : Q
Destination Port Name : 

Node                  : QSYS_lab4:u0|QSYS_lab4_SDRAM:sdram|m_data[13]
Action                : Packed Register
Operation             : Register Packing
Reason                : Fast Output Register assignment
Node Port             : Q
Node Port Name        : 
Destination Node      : DRAM_DQ[13]~output
Destination Port      : I
Destination Port Name : 

Node                  : QSYS_lab4:u0|QSYS_lab4_SDRAM:sdram|m_data[14]
Action                : Duplicated
Operation             : Register Packing
Reason                : Fast Output Register assignment
Node Port             : Q
Node Port Name        : 
Destination Node      : QSYS_lab4:u0|QSYS_lab4_SDRAM:sdram|m_data[14]~_Duplicate_1
Destination Port      : Q
Destination Port Name : 

Node                  : QSYS_lab4:u0|QSYS_lab4_SDRAM:sdram|m_data[14]
Action                : Packed Register
Operation             : Register Packing
Reason                : Fast Output Register assignment
Node Port             : Q
Node Port Name        : 
Destination Node      : DRAM_DQ[14]~output
Destination Port      : I
Destination Port Name : 

Node                  : QSYS_lab4:u0|QSYS_lab4_SDRAM:sdram|m_data[15]
Action                : Duplicated
Operation             : Register Packing
Reason                : Fast Output Register assignment
Node Port             : Q
Node Port Name        : 
Destination Node      : QSYS_lab4:u0|QSYS_lab4_SDRAM:sdram|m_data[15]~_Duplicate_1
Destination Port      : Q
Destination Port Name : 

Node                  : QSYS_lab4:u0|QSYS_lab4_SDRAM:sdram|m_data[15]
Action                : Packed Register
Operation             : Register Packing
Reason                : Fast Output Register assignment
Node Port             : Q
Node Port Name        : 
Destination Node      : DRAM_DQ[15]~output
Destination Port      : I
Destination Port Name : 

Node                  : QSYS_lab4:u0|QSYS_lab4_SDRAM:sdram|m_dqm[0]
Action                : Packed Register
Operation             : Register Packing
Reason                : Fast Output Register assignment
Node Port             : Q
Node Port Name        : 
Destination Node      : DRAM_LDQM~output
Destination Port      : I
Destination Port Name : 

Node                  : QSYS_lab4:u0|QSYS_lab4_SDRAM:sdram|m_dqm[1]
Action                : Packed Register
Operation             : Register Packing
Reason                : Fast Output Register assignment
Node Port             : Q
Node Port Name        : 
Destination Node      : DRAM_UDQM~output
Destination Port      : I
Destination Port Name : 

Node                  : QSYS_lab4:u0|QSYS_lab4_SDRAM:sdram|oe
Action                : Duplicated
Operation             : Register Packing
Reason                : Fast Output Enable Register assignment
Node Port             : Q
Node Port Name        : 
Destination Node      : QSYS_lab4:u0|QSYS_lab4_SDRAM:sdram|oe~_Duplicate_1
Destination Port      : Q
Destination Port Name : 

Node                  : QSYS_lab4:u0|QSYS_lab4_SDRAM:sdram|oe
Action                : Packed Register
Operation             : Register Packing
Reason                : Fast Output Enable Register assignment
Node Port             : Q
Node Port Name        : 
Destination Node      : DRAM_DQ[0]~output
Destination Port      : OE
Destination Port Name : 

Node                  : QSYS_lab4:u0|QSYS_lab4_SDRAM:sdram|oe
Action                : Inverted
Operation             : Register Packing
Reason                : Fast Output Enable Register assignment
Node Port             : Q
Node Port Name        : 
Destination Node      : 
Destination Port      : 
Destination Port Name : 

Node                  : QSYS_lab4:u0|QSYS_lab4_SDRAM:sdram|oe~_Duplicate_1
Action                : Duplicated
Operation             : Register Packing
Reason                : Fast Output Enable Register assignment
Node Port             : Q
Node Port Name        : 
Destination Node      : QSYS_lab4:u0|QSYS_lab4_SDRAM:sdram|oe~_Duplicate_2
Destination Port      : Q
Destination Port Name : 

Node                  : QSYS_lab4:u0|QSYS_lab4_SDRAM:sdram|oe~_Duplicate_1
Action                : Packed Register
Operation             : Register Packing
Reason                : Fast Output Enable Register assignment
Node Port             : Q
Node Port Name        : 
Destination Node      : DRAM_DQ[1]~output
Destination Port      : OE
Destination Port Name : 

Node                  : QSYS_lab4:u0|QSYS_lab4_SDRAM:sdram|oe~_Duplicate_1
Action                : Inverted
Operation             : Register Packing
Reason                : Fast Output Enable Register assignment
Node Port             : Q
Node Port Name        : 
Destination Node      : 
Destination Port      : 
Destination Port Name : 

Node                  : QSYS_lab4:u0|QSYS_lab4_SDRAM:sdram|oe~_Duplicate_2
Action                : Duplicated
Operation             : Register Packing
Reason                : Fast Output Enable Register assignment
Node Port             : Q
Node Port Name        : 
Destination Node      : QSYS_lab4:u0|QSYS_lab4_SDRAM:sdram|oe~_Duplicate_3
Destination Port      : Q
Destination Port Name : 

Node                  : QSYS_lab4:u0|QSYS_lab4_SDRAM:sdram|oe~_Duplicate_2
Action                : Packed Register
Operation             : Register Packing
Reason                : Fast Output Enable Register assignment
Node Port             : Q
Node Port Name        : 
Destination Node      : DRAM_DQ[2]~output
Destination Port      : OE
Destination Port Name : 

Node                  : QSYS_lab4:u0|QSYS_lab4_SDRAM:sdram|oe~_Duplicate_2
Action                : Inverted
Operation             : Register Packing
Reason                : Fast Output Enable Register assignment
Node Port             : Q
Node Port Name        : 
Destination Node      : 
Destination Port      : 
Destination Port Name : 

Node                  : QSYS_lab4:u0|QSYS_lab4_SDRAM:sdram|oe~_Duplicate_3
Action                : Duplicated
Operation             : Register Packing
Reason                : Fast Output Enable Register assignment
Node Port             : Q
Node Port Name        : 
Destination Node      : QSYS_lab4:u0|QSYS_lab4_SDRAM:sdram|oe~_Duplicate_4
Destination Port      : Q
Destination Port Name : 

Node                  : QSYS_lab4:u0|QSYS_lab4_SDRAM:sdram|oe~_Duplicate_3
Action                : Packed Register
Operation             : Register Packing
Reason                : Fast Output Enable Register assignment
Node Port             : Q
Node Port Name        : 
Destination Node      : DRAM_DQ[3]~output
Destination Port      : OE
Destination Port Name : 

Node                  : QSYS_lab4:u0|QSYS_lab4_SDRAM:sdram|oe~_Duplicate_3
Action                : Inverted
Operation             : Register Packing
Reason                : Fast Output Enable Register assignment
Node Port             : Q
Node Port Name        : 
Destination Node      : 
Destination Port      : 
Destination Port Name : 

Node                  : QSYS_lab4:u0|QSYS_lab4_SDRAM:sdram|oe~_Duplicate_4
Action                : Duplicated
Operation             : Register Packing
Reason                : Fast Output Enable Register assignment
Node Port             : Q
Node Port Name        : 
Destination Node      : QSYS_lab4:u0|QSYS_lab4_SDRAM:sdram|oe~_Duplicate_5
Destination Port      : Q
Destination Port Name : 

Node                  : QSYS_lab4:u0|QSYS_lab4_SDRAM:sdram|oe~_Duplicate_4
Action                : Packed Register
Operation             : Register Packing
Reason                : Fast Output Enable Register assignment
Node Port             : Q
Node Port Name        : 
Destination Node      : DRAM_DQ[4]~output
Destination Port      : OE
Destination Port Name : 

Node                  : QSYS_lab4:u0|QSYS_lab4_SDRAM:sdram|oe~_Duplicate_4
Action                : Inverted
Operation             : Register Packing
Reason                : Fast Output Enable Register assignment
Node Port             : Q
Node Port Name        : 
Destination Node      : 
Destination Port      : 
Destination Port Name : 

Node                  : QSYS_lab4:u0|QSYS_lab4_SDRAM:sdram|oe~_Duplicate_5
Action                : Duplicated
Operation             : Register Packing
Reason                : Fast Output Enable Register assignment
Node Port             : Q
Node Port Name        : 
Destination Node      : QSYS_lab4:u0|QSYS_lab4_SDRAM:sdram|oe~_Duplicate_6
Destination Port      : Q
Destination Port Name : 

Node                  : QSYS_lab4:u0|QSYS_lab4_SDRAM:sdram|oe~_Duplicate_5
Action                : Packed Register
Operation             : Register Packing
Reason                : Fast Output Enable Register assignment
Node Port             : Q
Node Port Name        : 
Destination Node      : DRAM_DQ[5]~output
Destination Port      : OE
Destination Port Name : 

Node                  : QSYS_lab4:u0|QSYS_lab4_SDRAM:sdram|oe~_Duplicate_5
Action                : Inverted
Operation             : Register Packing
Reason                : Fast Output Enable Register assignment
Node Port             : Q
Node Port Name        : 
Destination Node      : 
Destination Port      : 
Destination Port Name : 

Node                  : QSYS_lab4:u0|QSYS_lab4_SDRAM:sdram|oe~_Duplicate_6
Action                : Duplicated
Operation             : Register Packing
Reason                : Fast Output Enable Register assignment
Node Port             : Q
Node Port Name        : 
Destination Node      : QSYS_lab4:u0|QSYS_lab4_SDRAM:sdram|oe~_Duplicate_7
Destination Port      : Q
Destination Port Name : 

Node                  : QSYS_lab4:u0|QSYS_lab4_SDRAM:sdram|oe~_Duplicate_6
Action                : Packed Register
Operation             : Register Packing
Reason                : Fast Output Enable Register assignment
Node Port             : Q
Node Port Name        : 
Destination Node      : DRAM_DQ[6]~output
Destination Port      : OE
Destination Port Name : 

Node                  : QSYS_lab4:u0|QSYS_lab4_SDRAM:sdram|oe~_Duplicate_6
Action                : Inverted
Operation             : Register Packing
Reason                : Fast Output Enable Register assignment
Node Port             : Q
Node Port Name        : 
Destination Node      : 
Destination Port      : 
Destination Port Name : 

Node                  : QSYS_lab4:u0|QSYS_lab4_SDRAM:sdram|oe~_Duplicate_7
Action                : Duplicated
Operation             : Register Packing
Reason                : Fast Output Enable Register assignment
Node Port             : Q
Node Port Name        : 
Destination Node      : QSYS_lab4:u0|QSYS_lab4_SDRAM:sdram|oe~_Duplicate_8
Destination Port      : Q
Destination Port Name : 

Node                  : QSYS_lab4:u0|QSYS_lab4_SDRAM:sdram|oe~_Duplicate_7
Action                : Packed Register
Operation             : Register Packing
Reason                : Fast Output Enable Register assignment
Node Port             : Q
Node Port Name        : 
Destination Node      : DRAM_DQ[7]~output
Destination Port      : OE
Destination Port Name : 

Node                  : QSYS_lab4:u0|QSYS_lab4_SDRAM:sdram|oe~_Duplicate_7
Action                : Inverted
Operation             : Register Packing
Reason                : Fast Output Enable Register assignment
Node Port             : Q
Node Port Name        : 
Destination Node      : 
Destination Port      : 
Destination Port Name : 

Node                  : QSYS_lab4:u0|QSYS_lab4_SDRAM:sdram|oe~_Duplicate_8
Action                : Duplicated
Operation             : Register Packing
Reason                : Fast Output Enable Register assignment
Node Port             : Q
Node Port Name        : 
Destination Node      : QSYS_lab4:u0|QSYS_lab4_SDRAM:sdram|oe~_Duplicate_9
Destination Port      : Q
Destination Port Name : 

Node                  : QSYS_lab4:u0|QSYS_lab4_SDRAM:sdram|oe~_Duplicate_8
Action                : Packed Register
Operation             : Register Packing
Reason                : Fast Output Enable Register assignment
Node Port             : Q
Node Port Name        : 
Destination Node      : DRAM_DQ[8]~output
Destination Port      : OE
Destination Port Name : 

Node                  : QSYS_lab4:u0|QSYS_lab4_SDRAM:sdram|oe~_Duplicate_8
Action                : Inverted
Operation             : Register Packing
Reason                : Fast Output Enable Register assignment
Node Port             : Q
Node Port Name        : 
Destination Node      : 
Destination Port      : 
Destination Port Name : 

Node                  : QSYS_lab4:u0|QSYS_lab4_SDRAM:sdram|oe~_Duplicate_9
Action                : Duplicated
Operation             : Register Packing
Reason                : Fast Output Enable Register assignment
Node Port             : Q
Node Port Name        : 
Destination Node      : QSYS_lab4:u0|QSYS_lab4_SDRAM:sdram|oe~_Duplicate_10
Destination Port      : Q
Destination Port Name : 

Node                  : QSYS_lab4:u0|QSYS_lab4_SDRAM:sdram|oe~_Duplicate_9
Action                : Packed Register
Operation             : Register Packing
Reason                : Fast Output Enable Register assignment
Node Port             : Q
Node Port Name        : 
Destination Node      : DRAM_DQ[9]~output
Destination Port      : OE
Destination Port Name : 

Node                  : QSYS_lab4:u0|QSYS_lab4_SDRAM:sdram|oe~_Duplicate_9
Action                : Inverted
Operation             : Register Packing
Reason                : Fast Output Enable Register assignment
Node Port             : Q
Node Port Name        : 
Destination Node      : 
Destination Port      : 
Destination Port Name : 

Node                  : QSYS_lab4:u0|QSYS_lab4_SDRAM:sdram|oe~_Duplicate_10
Action                : Duplicated
Operation             : Register Packing
Reason                : Fast Output Enable Register assignment
Node Port             : Q
Node Port Name        : 
Destination Node      : QSYS_lab4:u0|QSYS_lab4_SDRAM:sdram|oe~_Duplicate_11
Destination Port      : Q
Destination Port Name : 

Node                  : QSYS_lab4:u0|QSYS_lab4_SDRAM:sdram|oe~_Duplicate_10
Action                : Packed Register
Operation             : Register Packing
Reason                : Fast Output Enable Register assignment
Node Port             : Q
Node Port Name        : 
Destination Node      : DRAM_DQ[10]~output
Destination Port      : OE
Destination Port Name : 

Node                  : QSYS_lab4:u0|QSYS_lab4_SDRAM:sdram|oe~_Duplicate_10
Action                : Inverted
Operation             : Register Packing
Reason                : Fast Output Enable Register assignment
Node Port             : Q
Node Port Name        : 
Destination Node      : 
Destination Port      : 
Destination Port Name : 

Node                  : QSYS_lab4:u0|QSYS_lab4_SDRAM:sdram|oe~_Duplicate_11
Action                : Duplicated
Operation             : Register Packing
Reason                : Fast Output Enable Register assignment
Node Port             : Q
Node Port Name        : 
Destination Node      : QSYS_lab4:u0|QSYS_lab4_SDRAM:sdram|oe~_Duplicate_12
Destination Port      : Q
Destination Port Name : 

Node                  : QSYS_lab4:u0|QSYS_lab4_SDRAM:sdram|oe~_Duplicate_11
Action                : Packed Register
Operation             : Register Packing
Reason                : Fast Output Enable Register assignment
Node Port             : Q
Node Port Name        : 
Destination Node      : DRAM_DQ[11]~output
Destination Port      : OE
Destination Port Name : 

Node                  : QSYS_lab4:u0|QSYS_lab4_SDRAM:sdram|oe~_Duplicate_11
Action                : Inverted
Operation             : Register Packing
Reason                : Fast Output Enable Register assignment
Node Port             : Q
Node Port Name        : 
Destination Node      : 
Destination Port      : 
Destination Port Name : 

Node                  : QSYS_lab4:u0|QSYS_lab4_SDRAM:sdram|oe~_Duplicate_12
Action                : Duplicated
Operation             : Register Packing
Reason                : Fast Output Enable Register assignment
Node Port             : Q
Node Port Name        : 
Destination Node      : QSYS_lab4:u0|QSYS_lab4_SDRAM:sdram|oe~_Duplicate_13
Destination Port      : Q
Destination Port Name : 

Node                  : QSYS_lab4:u0|QSYS_lab4_SDRAM:sdram|oe~_Duplicate_12
Action                : Packed Register
Operation             : Register Packing
Reason                : Fast Output Enable Register assignment
Node Port             : Q
Node Port Name        : 
Destination Node      : DRAM_DQ[12]~output
Destination Port      : OE
Destination Port Name : 

Node                  : QSYS_lab4:u0|QSYS_lab4_SDRAM:sdram|oe~_Duplicate_12
Action                : Inverted
Operation             : Register Packing
Reason                : Fast Output Enable Register assignment
Node Port             : Q
Node Port Name        : 
Destination Node      : 
Destination Port      : 
Destination Port Name : 

Node                  : QSYS_lab4:u0|QSYS_lab4_SDRAM:sdram|oe~_Duplicate_13
Action                : Duplicated
Operation             : Register Packing
Reason                : Fast Output Enable Register assignment
Node Port             : Q
Node Port Name        : 
Destination Node      : QSYS_lab4:u0|QSYS_lab4_SDRAM:sdram|oe~_Duplicate_14
Destination Port      : Q
Destination Port Name : 

Node                  : QSYS_lab4:u0|QSYS_lab4_SDRAM:sdram|oe~_Duplicate_13
Action                : Packed Register
Operation             : Register Packing
Reason                : Fast Output Enable Register assignment
Node Port             : Q
Node Port Name        : 
Destination Node      : DRAM_DQ[13]~output
Destination Port      : OE
Destination Port Name : 

Node                  : QSYS_lab4:u0|QSYS_lab4_SDRAM:sdram|oe~_Duplicate_13
Action                : Inverted
Operation             : Register Packing
Reason                : Fast Output Enable Register assignment
Node Port             : Q
Node Port Name        : 
Destination Node      : 
Destination Port      : 
Destination Port Name : 

Node                  : QSYS_lab4:u0|QSYS_lab4_SDRAM:sdram|oe~_Duplicate_14
Action                : Duplicated
Operation             : Register Packing
Reason                : Fast Output Enable Register assignment
Node Port             : Q
Node Port Name        : 
Destination Node      : QSYS_lab4:u0|QSYS_lab4_SDRAM:sdram|oe~_Duplicate_15
Destination Port      : Q
Destination Port Name : 

Node                  : QSYS_lab4:u0|QSYS_lab4_SDRAM:sdram|oe~_Duplicate_14
Action                : Packed Register
Operation             : Register Packing
Reason                : Fast Output Enable Register assignment
Node Port             : Q
Node Port Name        : 
Destination Node      : DRAM_DQ[14]~output
Destination Port      : OE
Destination Port Name : 

Node                  : QSYS_lab4:u0|QSYS_lab4_SDRAM:sdram|oe~_Duplicate_14
Action                : Inverted
Operation             : Register Packing
Reason                : Fast Output Enable Register assignment
Node Port             : Q
Node Port Name        : 
Destination Node      : 
Destination Port      : 
Destination Port Name : 

Node                  : QSYS_lab4:u0|QSYS_lab4_SDRAM:sdram|oe~_Duplicate_15
Action                : Packed Register
Operation             : Register Packing
Reason                : Fast Output Enable Register assignment
Node Port             : Q
Node Port Name        : 
Destination Node      : DRAM_DQ[15]~output
Destination Port      : OE
Destination Port Name : 

Node                  : QSYS_lab4:u0|QSYS_lab4_SDRAM:sdram|oe~_Duplicate_15
Action                : Inverted
Operation             : Register Packing
Reason                : Fast Output Enable Register assignment
Node Port             : Q
Node Port Name        : 
Destination Node      : 
Destination Port      : 
Destination Port Name : 

Node                  : QSYS_lab4:u0|QSYS_lab4_SDRAM:sdram|za_data[0]
Action                : Packed Register
Operation             : Register Packing
Reason                : Fast Input Register assignment
Node Port             : Q
Node Port Name        : 
Destination Node      : DRAM_DQ[0]~input
Destination Port      : O
Destination Port Name : 

Node                  : QSYS_lab4:u0|QSYS_lab4_SDRAM:sdram|za_data[1]
Action                : Packed Register
Operation             : Register Packing
Reason                : Fast Input Register assignment
Node Port             : Q
Node Port Name        : 
Destination Node      : DRAM_DQ[1]~input
Destination Port      : O
Destination Port Name : 

Node                  : QSYS_lab4:u0|QSYS_lab4_SDRAM:sdram|za_data[2]
Action                : Packed Register
Operation             : Register Packing
Reason                : Fast Input Register assignment
Node Port             : Q
Node Port Name        : 
Destination Node      : DRAM_DQ[2]~input
Destination Port      : O
Destination Port Name : 

Node                  : QSYS_lab4:u0|QSYS_lab4_SDRAM:sdram|za_data[3]
Action                : Packed Register
Operation             : Register Packing
Reason                : Fast Input Register assignment
Node Port             : Q
Node Port Name        : 
Destination Node      : DRAM_DQ[3]~input
Destination Port      : O
Destination Port Name : 

Node                  : QSYS_lab4:u0|QSYS_lab4_SDRAM:sdram|za_data[4]
Action                : Packed Register
Operation             : Register Packing
Reason                : Fast Input Register assignment
Node Port             : Q
Node Port Name        : 
Destination Node      : DRAM_DQ[4]~input
Destination Port      : O
Destination Port Name : 

Node                  : QSYS_lab4:u0|QSYS_lab4_SDRAM:sdram|za_data[5]
Action                : Packed Register
Operation             : Register Packing
Reason                : Fast Input Register assignment
Node Port             : Q
Node Port Name        : 
Destination Node      : DRAM_DQ[5]~input
Destination Port      : O
Destination Port Name : 

Node                  : QSYS_lab4:u0|QSYS_lab4_SDRAM:sdram|za_data[6]
Action                : Packed Register
Operation             : Register Packing
Reason                : Fast Input Register assignment
Node Port             : Q
Node Port Name        : 
Destination Node      : DRAM_DQ[6]~input
Destination Port      : O
Destination Port Name : 

Node                  : QSYS_lab4:u0|QSYS_lab4_SDRAM:sdram|za_data[7]
Action                : Packed Register
Operation             : Register Packing
Reason                : Fast Input Register assignment
Node Port             : Q
Node Port Name        : 
Destination Node      : DRAM_DQ[7]~input
Destination Port      : O
Destination Port Name : 

Node                  : QSYS_lab4:u0|QSYS_lab4_SDRAM:sdram|za_data[8]
Action                : Packed Register
Operation             : Register Packing
Reason                : Fast Input Register assignment
Node Port             : Q
Node Port Name        : 
Destination Node      : DRAM_DQ[8]~input
Destination Port      : O
Destination Port Name : 

Node                  : QSYS_lab4:u0|QSYS_lab4_SDRAM:sdram|za_data[9]
Action                : Packed Register
Operation             : Register Packing
Reason                : Fast Input Register assignment
Node Port             : Q
Node Port Name        : 
Destination Node      : DRAM_DQ[9]~input
Destination Port      : O
Destination Port Name : 

Node                  : QSYS_lab4:u0|QSYS_lab4_SDRAM:sdram|za_data[10]
Action                : Packed Register
Operation             : Register Packing
Reason                : Fast Input Register assignment
Node Port             : Q
Node Port Name        : 
Destination Node      : DRAM_DQ[10]~input
Destination Port      : O
Destination Port Name : 

Node                  : QSYS_lab4:u0|QSYS_lab4_SDRAM:sdram|za_data[11]
Action                : Packed Register
Operation             : Register Packing
Reason                : Fast Input Register assignment
Node Port             : Q
Node Port Name        : 
Destination Node      : DRAM_DQ[11]~input
Destination Port      : O
Destination Port Name : 

Node                  : QSYS_lab4:u0|QSYS_lab4_SDRAM:sdram|za_data[12]
Action                : Packed Register
Operation             : Register Packing
Reason                : Fast Input Register assignment
Node Port             : Q
Node Port Name        : 
Destination Node      : DRAM_DQ[12]~input
Destination Port      : O
Destination Port Name : 

Node                  : QSYS_lab4:u0|QSYS_lab4_SDRAM:sdram|za_data[13]
Action                : Packed Register
Operation             : Register Packing
Reason                : Fast Input Register assignment
Node Port             : Q
Node Port Name        : 
Destination Node      : DRAM_DQ[13]~input
Destination Port      : O
Destination Port Name : 

Node                  : QSYS_lab4:u0|QSYS_lab4_SDRAM:sdram|za_data[14]
Action                : Packed Register
Operation             : Register Packing
Reason                : Fast Input Register assignment
Node Port             : Q
Node Port Name        : 
Destination Node      : DRAM_DQ[14]~input
Destination Port      : O
Destination Port Name : 

Node                  : QSYS_lab4:u0|QSYS_lab4_SDRAM:sdram|za_data[15]
Action                : Packed Register
Operation             : Register Packing
Reason                : Fast Input Register assignment
Node Port             : Q
Node Port Name        : 
Destination Node      : DRAM_DQ[15]~input
Destination Port      : O
Destination Port Name : 

Node                  : QSYS_lab4:u0|QSYS_lab4_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:QSYS_lab4_jtag_uart_0_alt_jtag_atlantic|rdata[0]
Action                : Packed Register
Operation             : Register Packing
Reason                : Timing optimization
Node Port             : Q
Node Port Name        : 
Destination Node      : QSYS_lab4:u0|QSYS_lab4_jtag_uart_0:jtag_uart_0|QSYS_lab4_jtag_uart_0_scfifo_w:the_QSYS_lab4_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|dpram_7s81:FIFOram|altsyncram_b8s1:altsyncram1|q_b[0]
Destination Port      : PORTBDATAOUT
Destination Port Name : 

Node                  : QSYS_lab4:u0|QSYS_lab4_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:QSYS_lab4_jtag_uart_0_alt_jtag_atlantic|rdata[1]
Action                : Packed Register
Operation             : Register Packing
Reason                : Timing optimization
Node Port             : Q
Node Port Name        : 
Destination Node      : QSYS_lab4:u0|QSYS_lab4_jtag_uart_0:jtag_uart_0|QSYS_lab4_jtag_uart_0_scfifo_w:the_QSYS_lab4_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|dpram_7s81:FIFOram|altsyncram_b8s1:altsyncram1|q_b[1]
Destination Port      : PORTBDATAOUT
Destination Port Name : 

Node                  : QSYS_lab4:u0|QSYS_lab4_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:QSYS_lab4_jtag_uart_0_alt_jtag_atlantic|rdata[2]
Action                : Packed Register
Operation             : Register Packing
Reason                : Timing optimization
Node Port             : Q
Node Port Name        : 
Destination Node      : QSYS_lab4:u0|QSYS_lab4_jtag_uart_0:jtag_uart_0|QSYS_lab4_jtag_uart_0_scfifo_w:the_QSYS_lab4_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|dpram_7s81:FIFOram|altsyncram_b8s1:altsyncram1|q_b[2]
Destination Port      : PORTBDATAOUT
Destination Port Name : 

Node                  : QSYS_lab4:u0|QSYS_lab4_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:QSYS_lab4_jtag_uart_0_alt_jtag_atlantic|rdata[3]
Action                : Packed Register
Operation             : Register Packing
Reason                : Timing optimization
Node Port             : Q
Node Port Name        : 
Destination Node      : QSYS_lab4:u0|QSYS_lab4_jtag_uart_0:jtag_uart_0|QSYS_lab4_jtag_uart_0_scfifo_w:the_QSYS_lab4_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|dpram_7s81:FIFOram|altsyncram_b8s1:altsyncram1|q_b[3]
Destination Port      : PORTBDATAOUT
Destination Port Name : 

Node                  : QSYS_lab4:u0|QSYS_lab4_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:QSYS_lab4_jtag_uart_0_alt_jtag_atlantic|rdata[4]
Action                : Packed Register
Operation             : Register Packing
Reason                : Timing optimization
Node Port             : Q
Node Port Name        : 
Destination Node      : QSYS_lab4:u0|QSYS_lab4_jtag_uart_0:jtag_uart_0|QSYS_lab4_jtag_uart_0_scfifo_w:the_QSYS_lab4_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|dpram_7s81:FIFOram|altsyncram_b8s1:altsyncram1|q_b[4]
Destination Port      : PORTBDATAOUT
Destination Port Name : 

Node                  : QSYS_lab4:u0|QSYS_lab4_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:QSYS_lab4_jtag_uart_0_alt_jtag_atlantic|rdata[5]
Action                : Packed Register
Operation             : Register Packing
Reason                : Timing optimization
Node Port             : Q
Node Port Name        : 
Destination Node      : QSYS_lab4:u0|QSYS_lab4_jtag_uart_0:jtag_uart_0|QSYS_lab4_jtag_uart_0_scfifo_w:the_QSYS_lab4_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|dpram_7s81:FIFOram|altsyncram_b8s1:altsyncram1|q_b[5]
Destination Port      : PORTBDATAOUT
Destination Port Name : 

Node                  : QSYS_lab4:u0|QSYS_lab4_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:QSYS_lab4_jtag_uart_0_alt_jtag_atlantic|rdata[6]
Action                : Packed Register
Operation             : Register Packing
Reason                : Timing optimization
Node Port             : Q
Node Port Name        : 
Destination Node      : QSYS_lab4:u0|QSYS_lab4_jtag_uart_0:jtag_uart_0|QSYS_lab4_jtag_uart_0_scfifo_w:the_QSYS_lab4_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|dpram_7s81:FIFOram|altsyncram_b8s1:altsyncram1|q_b[6]
Destination Port      : PORTBDATAOUT
Destination Port Name : 

Node                  : QSYS_lab4:u0|QSYS_lab4_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:QSYS_lab4_jtag_uart_0_alt_jtag_atlantic|rdata[7]
Action                : Packed Register
Operation             : Register Packing
Reason                : Timing optimization
Node Port             : Q
Node Port Name        : 
Destination Node      : QSYS_lab4:u0|QSYS_lab4_jtag_uart_0:jtag_uart_0|QSYS_lab4_jtag_uart_0_scfifo_w:the_QSYS_lab4_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|dpram_7s81:FIFOram|altsyncram_b8s1:altsyncram1|q_b[7]
Destination Port      : PORTBDATAOUT
Destination Port Name : 

Node                  : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[0]
Action                : Packed Register
Operation             : Register Packing
Reason                : Timing optimization
Node Port             : Q
Node Port Name        : 
Destination Node      : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a0
Destination Port      : PORTBDATAOUT
Destination Port Name : 

Node                  : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[1]
Action                : Packed Register
Operation             : Register Packing
Reason                : Timing optimization
Node Port             : Q
Node Port Name        : 
Destination Node      : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a1
Destination Port      : PORTBDATAOUT
Destination Port Name : 

Node                  : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[2]
Action                : Packed Register
Operation             : Register Packing
Reason                : Timing optimization
Node Port             : Q
Node Port Name        : 
Destination Node      : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a2
Destination Port      : PORTBDATAOUT
Destination Port Name : 

Node                  : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[3]
Action                : Packed Register
Operation             : Register Packing
Reason                : Timing optimization
Node Port             : Q
Node Port Name        : 
Destination Node      : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a3
Destination Port      : PORTBDATAOUT
Destination Port Name : 

Node                  : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[4]
Action                : Packed Register
Operation             : Register Packing
Reason                : Timing optimization
Node Port             : Q
Node Port Name        : 
Destination Node      : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a4
Destination Port      : PORTBDATAOUT
Destination Port Name : 

Node                  : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[5]
Action                : Packed Register
Operation             : Register Packing
Reason                : Timing optimization
Node Port             : Q
Node Port Name        : 
Destination Node      : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a5
Destination Port      : PORTBDATAOUT
Destination Port Name : 

Node                  : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[6]
Action                : Packed Register
Operation             : Register Packing
Reason                : Timing optimization
Node Port             : Q
Node Port Name        : 
Destination Node      : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a6
Destination Port      : PORTBDATAOUT
Destination Port Name : 

Node                  : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[7]
Action                : Packed Register
Operation             : Register Packing
Reason                : Timing optimization
Node Port             : Q
Node Port Name        : 
Destination Node      : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a7
Destination Port      : PORTBDATAOUT
Destination Port Name : 

Node                  : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[8]
Action                : Packed Register
Operation             : Register Packing
Reason                : Timing optimization
Node Port             : Q
Node Port Name        : 
Destination Node      : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a8
Destination Port      : PORTBDATAOUT
Destination Port Name : 

Node                  : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[9]
Action                : Packed Register
Operation             : Register Packing
Reason                : Timing optimization
Node Port             : Q
Node Port Name        : 
Destination Node      : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a9
Destination Port      : PORTBDATAOUT
Destination Port Name : 

Node                  : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[10]
Action                : Packed Register
Operation             : Register Packing
Reason                : Timing optimization
Node Port             : Q
Node Port Name        : 
Destination Node      : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a10
Destination Port      : PORTBDATAOUT
Destination Port Name : 

Node                  : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[11]
Action                : Packed Register
Operation             : Register Packing
Reason                : Timing optimization
Node Port             : Q
Node Port Name        : 
Destination Node      : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a11
Destination Port      : PORTBDATAOUT
Destination Port Name : 

Node                  : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[12]
Action                : Packed Register
Operation             : Register Packing
Reason                : Timing optimization
Node Port             : Q
Node Port Name        : 
Destination Node      : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a12
Destination Port      : PORTBDATAOUT
Destination Port Name : 

Node                  : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[13]
Action                : Packed Register
Operation             : Register Packing
Reason                : Timing optimization
Node Port             : Q
Node Port Name        : 
Destination Node      : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a13
Destination Port      : PORTBDATAOUT
Destination Port Name : 

Node                  : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[14]
Action                : Packed Register
Operation             : Register Packing
Reason                : Timing optimization
Node Port             : Q
Node Port Name        : 
Destination Node      : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a14
Destination Port      : PORTBDATAOUT
Destination Port Name : 

Node                  : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[15]
Action                : Packed Register
Operation             : Register Packing
Reason                : Timing optimization
Node Port             : Q
Node Port Name        : 
Destination Node      : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a15
Destination Port      : PORTBDATAOUT
Destination Port Name : 

Node                  : QSYS_lab4:u0|QSYS_lab4_SDRAM:sdram|active_addr[14]
Action                : Duplicated
Operation             : Router Logic Cell Insertion and Logic Duplication
Reason                : Routability optimization
Node Port             : 
Node Port Name        : 
Destination Node      : QSYS_lab4:u0|QSYS_lab4_SDRAM:sdram|active_addr[14]~DUPLICATE
Destination Port      : 
Destination Port Name : 

Node                  : QSYS_lab4:u0|QSYS_lab4_SDRAM:sdram|active_addr[23]
Action                : Duplicated
Operation             : Router Logic Cell Insertion and Logic Duplication
Reason                : Routability optimization
Node Port             : 
Node Port Name        : 
Destination Node      : QSYS_lab4:u0|QSYS_lab4_SDRAM:sdram|active_addr[23]~DUPLICATE
Destination Port      : 
Destination Port Name : 

Node                  : QSYS_lab4:u0|QSYS_lab4_SDRAM:sdram|i_state.010
Action                : Duplicated
Operation             : Router Logic Cell Insertion and Logic Duplication
Reason                : Routability optimization
Node Port             : 
Node Port Name        : 
Destination Node      : QSYS_lab4:u0|QSYS_lab4_SDRAM:sdram|i_state.010~DUPLICATE
Destination Port      : 
Destination Port Name : 

Node                  : QSYS_lab4:u0|QSYS_lab4_SDRAM:sdram|i_state.011
Action                : Duplicated
Operation             : Router Logic Cell Insertion and Logic Duplication
Reason                : Routability optimization
Node Port             : 
Node Port Name        : 
Destination Node      : QSYS_lab4:u0|QSYS_lab4_SDRAM:sdram|i_state.011~DUPLICATE
Destination Port      : 
Destination Port Name : 

Node                  : QSYS_lab4:u0|QSYS_lab4_SDRAM:sdram|m_count[1]
Action                : Duplicated
Operation             : Router Logic Cell Insertion and Logic Duplication
Reason                : Routability optimization
Node Port             : 
Node Port Name        : 
Destination Node      : QSYS_lab4:u0|QSYS_lab4_SDRAM:sdram|m_count[1]~DUPLICATE
Destination Port      : 
Destination Port Name : 

Node                  : QSYS_lab4:u0|QSYS_lab4_SDRAM:sdram|m_state.000001000
Action                : Duplicated
Operation             : Router Logic Cell Insertion and Logic Duplication
Reason                : Routability optimization
Node Port             : 
Node Port Name        : 
Destination Node      : QSYS_lab4:u0|QSYS_lab4_SDRAM:sdram|m_state.000001000~DUPLICATE
Destination Port      : 
Destination Port Name : 

Node                  : QSYS_lab4:u0|QSYS_lab4_jtag_uart_0:jtag_uart_0|QSYS_lab4_jtag_uart_0_scfifo_r:the_QSYS_lab4_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[1]
Action                : Duplicated
Operation             : Router Logic Cell Insertion and Logic Duplication
Reason                : Routability optimization
Node Port             : 
Node Port Name        : 
Destination Node      : QSYS_lab4:u0|QSYS_lab4_jtag_uart_0:jtag_uart_0|QSYS_lab4_jtag_uart_0_scfifo_r:the_QSYS_lab4_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[1]~DUPLICATE
Destination Port      : 
Destination Port Name : 

Node                  : QSYS_lab4:u0|QSYS_lab4_jtag_uart_0:jtag_uart_0|QSYS_lab4_jtag_uart_0_scfifo_w:the_QSYS_lab4_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[4]
Action                : Duplicated
Operation             : Router Logic Cell Insertion and Logic Duplication
Reason                : Routability optimization
Node Port             : 
Node Port Name        : 
Destination Node      : QSYS_lab4:u0|QSYS_lab4_jtag_uart_0:jtag_uart_0|QSYS_lab4_jtag_uart_0_scfifo_w:the_QSYS_lab4_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[4]~DUPLICATE
Destination Port      : 
Destination Port Name : 

Node                  : QSYS_lab4:u0|QSYS_lab4_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:QSYS_lab4_jtag_uart_0_alt_jtag_atlantic|count[1]
Action                : Duplicated
Operation             : Router Logic Cell Insertion and Logic Duplication
Reason                : Routability optimization
Node Port             : 
Node Port Name        : 
Destination Node      : QSYS_lab4:u0|QSYS_lab4_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:QSYS_lab4_jtag_uart_0_alt_jtag_atlantic|count[1]~DUPLICATE
Destination Port      : 
Destination Port Name : 

Node                  : QSYS_lab4:u0|QSYS_lab4_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:QSYS_lab4_jtag_uart_0_alt_jtag_atlantic|read
Action                : Duplicated
Operation             : Router Logic Cell Insertion and Logic Duplication
Reason                : Routability optimization
Node Port             : 
Node Port Name        : 
Destination Node      : QSYS_lab4:u0|QSYS_lab4_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:QSYS_lab4_jtag_uart_0_alt_jtag_atlantic|read~DUPLICATE
Destination Port      : 
Destination Port Name : 

Node                  : QSYS_lab4:u0|QSYS_lab4_jtag_uart_0:jtag_uart_0|av_waitrequest
Action                : Duplicated
Operation             : Router Logic Cell Insertion and Logic Duplication
Reason                : Routability optimization
Node Port             : 
Node Port Name        : 
Destination Node      : QSYS_lab4:u0|QSYS_lab4_jtag_uart_0:jtag_uart_0|av_waitrequest~DUPLICATE
Destination Port      : 
Destination Port Name : 

Node                  : QSYS_lab4:u0|QSYS_lab4_leds:leds|data_out[6]
Action                : Duplicated
Operation             : Router Logic Cell Insertion and Logic Duplication
Reason                : Routability optimization
Node Port             : 
Node Port Name        : 
Destination Node      : QSYS_lab4:u0|QSYS_lab4_leds:leds|data_out[6]~DUPLICATE
Destination Port      : 
Destination Port Name : 

Node                  : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[0][187]
Action                : Duplicated
Operation             : Router Logic Cell Insertion and Logic Duplication
Reason                : Routability optimization
Node Port             : 
Node Port Name        : 
Destination Node      : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[0][187]~DUPLICATE
Destination Port      : 
Destination Port Name : 

Node                  : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_merlin_burst_uncompressor:read_burst_uncompressor|burst_uncompress_byte_counter[8]
Action                : Duplicated
Operation             : Router Logic Cell Insertion and Logic Duplication
Reason                : Routability optimization
Node Port             : 
Node Port Name        : 
Destination Node      : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_merlin_burst_uncompressor:read_burst_uncompressor|burst_uncompress_byte_counter[8]~DUPLICATE
Destination Port      : 
Destination Port Name : 

Node                  : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_merlin_burst_uncompressor:read_burst_uncompressor|burst_uncompress_byte_counter[9]
Action                : Duplicated
Operation             : Router Logic Cell Insertion and Logic Duplication
Reason                : Routability optimization
Node Port             : 
Node Port Name        : 
Destination Node      : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_merlin_burst_uncompressor:read_burst_uncompressor|burst_uncompress_byte_counter[9]~DUPLICATE
Destination Port      : 
Destination Port Name : 

Node                  : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[8]
Action                : Duplicated
Operation             : Router Logic Cell Insertion and Logic Duplication
Reason                : Routability optimization
Node Port             : 
Node Port Name        : 
Destination Node      : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[8]~DUPLICATE
Destination Port      : 
Destination Port Name : 

Node                  : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg
Action                : Duplicated
Operation             : Router Logic Cell Insertion and Logic Duplication
Reason                : Routability optimization
Node Port             : 
Node Port Name        : 
Destination Node      : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~DUPLICATE
Destination Port      : 
Destination Port Name : 

Node                  : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:alt_vip_vfr_0_avalon_master_translator|burstcount_register_lint[5]
Action                : Duplicated
Operation             : Router Logic Cell Insertion and Logic Duplication
Reason                : Routability optimization
Node Port             : 
Node Port Name        : 
Destination Node      : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:alt_vip_vfr_0_avalon_master_translator|burstcount_register_lint[5]~DUPLICATE
Destination Port      : 
Destination Port Name : 

Node                  : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|QSYS_lab4_mm_interconnect_1_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]
Action                : Duplicated
Operation             : Router Logic Cell Insertion and Logic Duplication
Reason                : Routability optimization
Node Port             : 
Node Port Name        : 
Destination Node      : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|QSYS_lab4_mm_interconnect_1_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]~DUPLICATE
Destination Port      : 
Destination Port Name : 

Node                  : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|internal_out_valid
Action                : Duplicated
Operation             : Router Logic Cell Insertion and Logic Duplication
Reason                : Routability optimization
Node Port             : 
Node Port Name        : 
Destination Node      : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|internal_out_valid~DUPLICATE
Destination Port      : 
Destination Port Name : 

Node                  : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[0]
Action                : Duplicated
Operation             : Router Logic Cell Insertion and Logic Duplication
Reason                : Routability optimization
Node Port             : 
Node Port Name        : 
Destination Node      : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[0]~DUPLICATE
Destination Port      : 
Destination Port Name : 

Node                  : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[1]
Action                : Duplicated
Operation             : Router Logic Cell Insertion and Logic Duplication
Reason                : Routability optimization
Node Port             : 
Node Port Name        : 
Destination Node      : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[1]~DUPLICATE
Destination Port      : 
Destination Port Name : 

Node                  : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][63]
Action                : Duplicated
Operation             : Router Logic Cell Insertion and Logic Duplication
Reason                : Routability optimization
Node Port             : 
Node Port Name        : 
Destination Node      : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][63]~DUPLICATE
Destination Port      : 
Destination Port Name : 

Node                  : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[0]
Action                : Duplicated
Operation             : Router Logic Cell Insertion and Logic Duplication
Reason                : Routability optimization
Node Port             : 
Node Port Name        : 
Destination Node      : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[0]~DUPLICATE
Destination Port      : 
Destination Port Name : 

Node                  : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[3]
Action                : Duplicated
Operation             : Router Logic Cell Insertion and Logic Duplication
Reason                : Routability optimization
Node Port             : 
Node Port Name        : 
Destination Node      : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[3]~DUPLICATE
Destination Port      : 
Destination Port Name : 

Node                  : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|burst_bytecount[7]
Action                : Duplicated
Operation             : Router Logic Cell Insertion and Logic Duplication
Reason                : Routability optimization
Node Port             : 
Node Port Name        : 
Destination Node      : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|burst_bytecount[7]~DUPLICATE
Destination Port      : 
Destination Port Name : 

Node                  : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|sop_enable
Action                : Duplicated
Operation             : Router Logic Cell Insertion and Logic Duplication
Reason                : Routability optimization
Node Port             : 
Node Port Name        : 
Destination Node      : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|sop_enable~DUPLICATE
Destination Port      : 
Destination Port Name : 

Node                  : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[50]
Action                : Duplicated
Operation             : Router Logic Cell Insertion and Logic Duplication
Reason                : Routability optimization
Node Port             : 
Node Port Name        : 
Destination Node      : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[50]~DUPLICATE
Destination Port      : 
Destination Port Name : 

Node                  : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[1]
Action                : Duplicated
Operation             : Router Logic Cell Insertion and Logic Duplication
Reason                : Routability optimization
Node Port             : 
Node Port Name        : 
Destination Node      : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[1]~DUPLICATE
Destination Port      : 
Destination Port Name : 

Node                  : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[12]
Action                : Duplicated
Operation             : Router Logic Cell Insertion and Logic Duplication
Reason                : Routability optimization
Node Port             : 
Node Port Name        : 
Destination Node      : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[12]~DUPLICATE
Destination Port      : 
Destination Port Name : 

Node                  : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[16]
Action                : Duplicated
Operation             : Router Logic Cell Insertion and Logic Duplication
Reason                : Routability optimization
Node Port             : 
Node Port Name        : 
Destination Node      : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[16]~DUPLICATE
Destination Port      : 
Destination Port Name : 

Node                  : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[19]
Action                : Duplicated
Operation             : Router Logic Cell Insertion and Logic Duplication
Reason                : Routability optimization
Node Port             : 
Node Port Name        : 
Destination Node      : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[19]~DUPLICATE
Destination Port      : 
Destination Port Name : 

Node                  : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[20]
Action                : Duplicated
Operation             : Router Logic Cell Insertion and Logic Duplication
Reason                : Routability optimization
Node Port             : 
Node Port Name        : 
Destination Node      : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[20]~DUPLICATE
Destination Port      : 
Destination Port Name : 

Node                  : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[22]
Action                : Duplicated
Operation             : Router Logic Cell Insertion and Logic Duplication
Reason                : Routability optimization
Node Port             : 
Node Port Name        : 
Destination Node      : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[22]~DUPLICATE
Destination Port      : 
Destination Port Name : 

Node                  : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[23]
Action                : Duplicated
Operation             : Router Logic Cell Insertion and Logic Duplication
Reason                : Routability optimization
Node Port             : 
Node Port Name        : 
Destination Node      : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[23]~DUPLICATE
Destination Port      : 
Destination Port Name : 

Node                  : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[25]
Action                : Duplicated
Operation             : Router Logic Cell Insertion and Logic Duplication
Reason                : Routability optimization
Node Port             : 
Node Port Name        : 
Destination Node      : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[25]~DUPLICATE
Destination Port      : 
Destination Port Name : 

Node                  : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_2:mm_interconnect_2|QSYS_lab4_mm_interconnect_2_cmd_mux:cmd_mux_004|saved_grant[0]
Action                : Duplicated
Operation             : Router Logic Cell Insertion and Logic Duplication
Reason                : Routability optimization
Node Port             : 
Node Port Name        : 
Destination Node      : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_2:mm_interconnect_2|QSYS_lab4_mm_interconnect_2_cmd_mux:cmd_mux_004|saved_grant[0]~DUPLICATE
Destination Port      : 
Destination Port Name : 

Node                  : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:alt_vip_vfr_0_avalon_slave_agent_rdata_fifo|mem_used[0]
Action                : Duplicated
Operation             : Router Logic Cell Insertion and Logic Duplication
Reason                : Routability optimization
Node Port             : 
Node Port Name        : 
Destination Node      : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:alt_vip_vfr_0_avalon_slave_agent_rdata_fifo|mem_used[0]~DUPLICATE
Destination Port      : 
Destination Port Name : 

Node                  : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:alt_vip_vfr_0_avalon_slave_agent_rdata_fifo|mem_used[1]
Action                : Duplicated
Operation             : Router Logic Cell Insertion and Logic Duplication
Reason                : Routability optimization
Node Port             : 
Node Port Name        : 
Destination Node      : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:alt_vip_vfr_0_avalon_slave_agent_rdata_fifo|mem_used[1]~DUPLICATE
Destination Port      : 
Destination Port Name : 

Node                  : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:alt_vip_vfr_0_avalon_slave_agent_rsp_fifo|mem[0][66]
Action                : Duplicated
Operation             : Router Logic Cell Insertion and Logic Duplication
Reason                : Routability optimization
Node Port             : 
Node Port Name        : 
Destination Node      : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:alt_vip_vfr_0_avalon_slave_agent_rsp_fifo|mem[0][66]~DUPLICATE
Destination Port      : 
Destination Port Name : 

Node                  : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:alt_vip_vfr_0_avalon_slave_agent_rsp_fifo|mem_used[0]
Action                : Duplicated
Operation             : Router Logic Cell Insertion and Logic Duplication
Reason                : Routability optimization
Node Port             : 
Node Port Name        : 
Destination Node      : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:alt_vip_vfr_0_avalon_slave_agent_rsp_fifo|mem_used[0]~DUPLICATE
Destination Port      : 
Destination Port Name : 

Node                  : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem_used[1]
Action                : Duplicated
Operation             : Router Logic Cell Insertion and Logic Duplication
Reason                : Routability optimization
Node Port             : 
Node Port Name        : 
Destination Node      : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem_used[1]~DUPLICATE
Destination Port      : 
Destination Port Name : 

Node                  : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][68]
Action                : Duplicated
Operation             : Router Logic Cell Insertion and Logic Duplication
Reason                : Routability optimization
Node Port             : 
Node Port Name        : 
Destination Node      : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][68]~DUPLICATE
Destination Port      : 
Destination Port Name : 

Node                  : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[0][68]
Action                : Duplicated
Operation             : Router Logic Cell Insertion and Logic Duplication
Reason                : Routability optimization
Node Port             : 
Node Port Name        : 
Destination Node      : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[0][68]~DUPLICATE
Destination Port      : 
Destination Port Name : 

Node                  : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:switches_s1_agent_rdata_fifo|mem_used[0]
Action                : Duplicated
Operation             : Router Logic Cell Insertion and Logic Duplication
Reason                : Routability optimization
Node Port             : 
Node Port Name        : 
Destination Node      : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:switches_s1_agent_rdata_fifo|mem_used[0]~DUPLICATE
Destination Port      : 
Destination Port Name : 

Node                  : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[0]
Action                : Duplicated
Operation             : Router Logic Cell Insertion and Logic Duplication
Reason                : Routability optimization
Node Port             : 
Node Port Name        : 
Destination Node      : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[0]~DUPLICATE
Destination Port      : 
Destination Port Name : 

Node                  : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped
Action                : Duplicated
Operation             : Router Logic Cell Insertion and Logic Duplication
Reason                : Routability optimization
Node Port             : 
Node Port Name        : 
Destination Node      : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped~DUPLICATE
Destination Port      : 
Destination Port Name : 

Node                  : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[1]
Action                : Duplicated
Operation             : Router Logic Cell Insertion and Logic Duplication
Reason                : Routability optimization
Node Port             : 
Node Port Name        : 
Destination Node      : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[1]~DUPLICATE
Destination Port      : 
Destination Port Name : 

Node                  : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[2]
Action                : Duplicated
Operation             : Router Logic Cell Insertion and Logic Duplication
Reason                : Routability optimization
Node Port             : 
Node Port Name        : 
Destination Node      : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[2]~DUPLICATE
Destination Port      : 
Destination Port Name : 

Node                  : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|burst_bytecount[5]
Action                : Duplicated
Operation             : Router Logic Cell Insertion and Logic Duplication
Reason                : Routability optimization
Node Port             : 
Node Port Name        : 
Destination Node      : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|burst_bytecount[5]~DUPLICATE
Destination Port      : 
Destination Port Name : 

Node                  : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|burst_bytecount[6]
Action                : Duplicated
Operation             : Router Logic Cell Insertion and Logic Duplication
Reason                : Routability optimization
Node Port             : 
Node Port Name        : 
Destination Node      : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|burst_bytecount[6]~DUPLICATE
Destination Port      : 
Destination Port Name : 

Node                  : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:alt_vip_vfr_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[27]
Action                : Duplicated
Operation             : Router Logic Cell Insertion and Logic Duplication
Reason                : Routability optimization
Node Port             : 
Node Port Name        : 
Destination Node      : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:alt_vip_vfr_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[27]~DUPLICATE
Destination Port      : 
Destination Port Name : 

Node                  : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:alt_vip_vfr_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[60]
Action                : Duplicated
Operation             : Router Logic Cell Insertion and Logic Duplication
Reason                : Routability optimization
Node Port             : 
Node Port Name        : 
Destination Node      : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:alt_vip_vfr_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[60]~DUPLICATE
Destination Port      : 
Destination Port Name : 

Node                  : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:alt_vip_vfr_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg
Action                : Duplicated
Operation             : Router Logic Cell Insertion and Logic Duplication
Reason                : Routability optimization
Node Port             : 
Node Port Name        : 
Destination Node      : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:alt_vip_vfr_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE
Destination Port      : 
Destination Port Name : 

Node                  : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg
Action                : Duplicated
Operation             : Router Logic Cell Insertion and Logic Duplication
Reason                : Routability optimization
Node Port             : 
Node Port Name        : 
Destination Node      : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE
Destination Port      : 
Destination Port Name : 

Node                  : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[60]
Action                : Duplicated
Operation             : Router Logic Cell Insertion and Logic Duplication
Reason                : Routability optimization
Node Port             : 
Node Port Name        : 
Destination Node      : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[60]~DUPLICATE
Destination Port      : 
Destination Port Name : 

Node                  : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS
Action                : Duplicated
Operation             : Router Logic Cell Insertion and Logic Duplication
Reason                : Routability optimization
Node Port             : 
Node Port Name        : 
Destination Node      : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~DUPLICATE
Destination Port      : 
Destination Port Name : 

Node                  : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:sysid_qsys_0_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS
Action                : Duplicated
Operation             : Router Logic Cell Insertion and Logic Duplication
Reason                : Routability optimization
Node Port             : 
Node Port Name        : 
Destination Node      : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:sysid_qsys_0_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~DUPLICATE
Destination Port      : 
Destination Port Name : 

Node                  : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:alt_vip_vfr_0_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]
Action                : Duplicated
Operation             : Router Logic Cell Insertion and Logic Duplication
Reason                : Routability optimization
Node Port             : 
Node Port Name        : 
Destination Node      : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:alt_vip_vfr_0_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]~DUPLICATE
Destination Port      : 
Destination Port Name : 

Node                  : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]
Action                : Duplicated
Operation             : Router Logic Cell Insertion and Logic Duplication
Reason                : Routability optimization
Node Port             : 
Node Port Name        : 
Destination Node      : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]~DUPLICATE
Destination Port      : 
Destination Port Name : 

Node                  : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:leds_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy
Action                : Duplicated
Operation             : Router Logic Cell Insertion and Logic Duplication
Reason                : Routability optimization
Node Port             : 
Node Port Name        : 
Destination Node      : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:leds_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy~DUPLICATE
Destination Port      : 
Destination Port Name : 

Node                  : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:leds_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5]
Action                : Duplicated
Operation             : Router Logic Cell Insertion and Logic Duplication
Reason                : Routability optimization
Node Port             : 
Node Port Name        : 
Destination Node      : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:leds_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5]~DUPLICATE
Destination Port      : 
Destination Port Name : 

Node                  : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]
Action                : Duplicated
Operation             : Router Logic Cell Insertion and Logic Duplication
Reason                : Routability optimization
Node Port             : 
Node Port Name        : 
Destination Node      : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]~DUPLICATE
Destination Port      : 
Destination Port Name : 

Node                  : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:alt_vip_vfr_0_avalon_slave_translator|read_latency_shift_reg[0]
Action                : Duplicated
Operation             : Router Logic Cell Insertion and Logic Duplication
Reason                : Routability optimization
Node Port             : 
Node Port Name        : 
Destination Node      : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:alt_vip_vfr_0_avalon_slave_translator|read_latency_shift_reg[0]~DUPLICATE
Destination Port      : 
Destination Port Name : 

Node                  : QSYS_lab4:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_IS2Vid_statemachine:statemachine|state_int.WAIT_FOR_SYNCH
Action                : Duplicated
Operation             : Router Logic Cell Insertion and Logic Duplication
Reason                : Routability optimization
Node Port             : 
Node Port Name        : 
Destination Node      : QSYS_lab4:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_IS2Vid_statemachine:statemachine|state_int.WAIT_FOR_SYNCH~DUPLICATE
Destination Port      : 
Destination Port Name : 

Node                  : QSYS_lab4:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_upq1:auto_generated|a_graycounter_ldc:wrptr_g1p|counter8a5
Action                : Duplicated
Operation             : Router Logic Cell Insertion and Logic Duplication
Reason                : Routability optimization
Node Port             : 
Node Port Name        : 
Destination Node      : QSYS_lab4:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_upq1:auto_generated|a_graycounter_ldc:wrptr_g1p|counter8a5~DUPLICATE
Destination Port      : 
Destination Port Name : 

Node                  : QSYS_lab4:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_upq1:auto_generated|a_graycounter_ldc:wrptr_g1p|parity9
Action                : Duplicated
Operation             : Router Logic Cell Insertion and Logic Duplication
Reason                : Routability optimization
Node Port             : 
Node Port Name        : 
Destination Node      : QSYS_lab4:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_upq1:auto_generated|a_graycounter_ldc:wrptr_g1p|parity9~DUPLICATE
Destination Port      : 
Destination Port Name : 

Node                  : QSYS_lab4:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_upq1:auto_generated|a_graycounter_pv6:rdptr_g1p|counter5a4
Action                : Duplicated
Operation             : Router Logic Cell Insertion and Logic Duplication
Reason                : Routability optimization
Node Port             : 
Node Port Name        : 
Destination Node      : QSYS_lab4:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_upq1:auto_generated|a_graycounter_pv6:rdptr_g1p|counter5a4~DUPLICATE
Destination Port      : 
Destination Port Name : 

Node                  : QSYS_lab4:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_upq1:auto_generated|rdemp_eq_comp_lsb_aeb
Action                : Duplicated
Operation             : Router Logic Cell Insertion and Logic Duplication
Reason                : Routability optimization
Node Port             : 
Node Port Name        : 
Destination Node      : QSYS_lab4:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_upq1:auto_generated|rdemp_eq_comp_lsb_aeb~DUPLICATE
Destination Port      : 
Destination Port Name : 

Node                  : QSYS_lab4:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_upq1:auto_generated|rdptr_g[2]
Action                : Duplicated
Operation             : Router Logic Cell Insertion and Logic Duplication
Reason                : Routability optimization
Node Port             : 
Node Port Name        : 
Destination Node      : QSYS_lab4:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_upq1:auto_generated|rdptr_g[2]~DUPLICATE
Destination Port      : 
Destination Port Name : 

Node                  : QSYS_lab4:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_upq1:auto_generated|rdptr_g[11]
Action                : Duplicated
Operation             : Router Logic Cell Insertion and Logic Duplication
Reason                : Routability optimization
Node Port             : 
Node Port Name        : 
Destination Node      : QSYS_lab4:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_upq1:auto_generated|rdptr_g[11]~DUPLICATE
Destination Port      : 
Destination Port Name : 

Node                  : QSYS_lab4:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[6]
Action                : Duplicated
Operation             : Router Logic Cell Insertion and Logic Duplication
Reason                : Routability optimization
Node Port             : 
Node Port Name        : 
Destination Node      : QSYS_lab4:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[6]~DUPLICATE
Destination Port      : 
Destination Port Name : 

Node                  : QSYS_lab4:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[2]
Action                : Duplicated
Operation             : Router Logic Cell Insertion and Logic Duplication
Reason                : Routability optimization
Node Port             : 
Node Port Name        : 
Destination Node      : QSYS_lab4:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[2]~DUPLICATE
Destination Port      : 
Destination Port Name : 

Node                  : QSYS_lab4:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|interlaced_field_valid
Action                : Duplicated
Operation             : Router Logic Cell Insertion and Logic Duplication
Reason                : Routability optimization
Node Port             : 
Node Port Name        : 
Destination Node      : QSYS_lab4:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|interlaced_field_valid~DUPLICATE
Destination Port      : 
Destination Port Name : 

Node                  : QSYS_lab4:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|sync_lost
Action                : Duplicated
Operation             : Router Logic Cell Insertion and Logic Duplication
Reason                : Routability optimization
Node Port             : 
Node Port Name        : 
Destination Node      : QSYS_lab4:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|sync_lost~DUPLICATE
Destination Port      : 
Destination Port Name : 

Node                  : QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|av_readdata[24]
Action                : Duplicated
Operation             : Router Logic Cell Insertion and Logic Duplication
Reason                : Routability optimization
Node Port             : 
Node Port Name        : 
Destination Node      : QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|av_readdata[24]~DUPLICATE
Destination Port      : 
Destination Port Name : 

Node                  : QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|av_readdata[28]
Action                : Duplicated
Operation             : Router Logic Cell Insertion and Logic Duplication
Reason                : Routability optimization
Node Port             : 
Node Port Name        : 
Destination Node      : QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|av_readdata[28]~DUPLICATE
Destination Port      : 
Destination Port Name : 

Node                  : QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|av_readdata[31]
Action                : Duplicated
Operation             : Router Logic Cell Insertion and Logic Duplication
Reason                : Routability optimization
Node Port             : 
Node Port Name        : 
Destination Node      : QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|av_readdata[31]~DUPLICATE
Destination Port      : 
Destination Port Name : 

Node                  : QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[1][2]
Action                : Duplicated
Operation             : Router Logic Cell Insertion and Logic Duplication
Reason                : Routability optimization
Node Port             : 
Node Port Name        : 
Destination Node      : QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[1][2]~DUPLICATE
Destination Port      : 
Destination Port Name : 

Node                  : QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[2][25]
Action                : Duplicated
Operation             : Router Logic Cell Insertion and Logic Duplication
Reason                : Routability optimization
Node Port             : 
Node Port Name        : 
Destination Node      : QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[2][25]~DUPLICATE
Destination Port      : 
Destination Port Name : 

Node                  : QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[3][2]
Action                : Duplicated
Operation             : Router Logic Cell Insertion and Logic Duplication
Reason                : Routability optimization
Node Port             : 
Node Port Name        : 
Destination Node      : QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[3][2]~DUPLICATE
Destination Port      : 
Destination Port Name : 

Node                  : QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[3][30]
Action                : Duplicated
Operation             : Router Logic Cell Insertion and Logic Duplication
Reason                : Routability optimization
Node Port             : 
Node Port Name        : 
Destination Node      : QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[3][30]~DUPLICATE
Destination Port      : 
Destination Port Name : 

Node                  : QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[5][4]
Action                : Duplicated
Operation             : Router Logic Cell Insertion and Logic Duplication
Reason                : Routability optimization
Node Port             : 
Node Port Name        : 
Destination Node      : QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[5][4]~DUPLICATE
Destination Port      : 
Destination Port Name : 

Node                  : QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[5][5]
Action                : Duplicated
Operation             : Router Logic Cell Insertion and Logic Duplication
Reason                : Routability optimization
Node Port             : 
Node Port Name        : 
Destination Node      : QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[5][5]~DUPLICATE
Destination Port      : 
Destination Port Name : 

Node                  : QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[5][6]
Action                : Duplicated
Operation             : Router Logic Cell Insertion and Logic Duplication
Reason                : Routability optimization
Node Port             : 
Node Port Name        : 
Destination Node      : QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[5][6]~DUPLICATE
Destination Port      : 
Destination Port Name : 

Node                  : QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[5][8]
Action                : Duplicated
Operation             : Router Logic Cell Insertion and Logic Duplication
Reason                : Routability optimization
Node Port             : 
Node Port Name        : 
Destination Node      : QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[5][8]~DUPLICATE
Destination Port      : 
Destination Port Name : 

Node                  : QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[5][10]
Action                : Duplicated
Operation             : Router Logic Cell Insertion and Logic Duplication
Reason                : Routability optimization
Node Port             : 
Node Port Name        : 
Destination Node      : QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[5][10]~DUPLICATE
Destination Port      : 
Destination Port Name : 

Node                  : QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[7][0]
Action                : Duplicated
Operation             : Router Logic Cell Insertion and Logic Duplication
Reason                : Routability optimization
Node Port             : 
Node Port Name        : 
Destination Node      : QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[7][0]~DUPLICATE
Destination Port      : 
Destination Port Name : 

Node                  : QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[10][1]
Action                : Duplicated
Operation             : Router Logic Cell Insertion and Logic Duplication
Reason                : Routability optimization
Node Port             : 
Node Port Name        : 
Destination Node      : QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[10][1]~DUPLICATE
Destination Port      : 
Destination Port Name : 

Node                  : QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[14][2]
Action                : Duplicated
Operation             : Router Logic Cell Insertion and Logic Duplication
Reason                : Routability optimization
Node Port             : 
Node Port Name        : 
Destination Node      : QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[14][2]~DUPLICATE
Destination Port      : 
Destination Port Name : 

Node                  : QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_stream_output:outputter|int_valid_reg
Action                : Duplicated
Operation             : Router Logic Cell Insertion and Logic Duplication
Reason                : Routability optimization
Node Port             : 
Node Port Name        : 
Destination Node      : QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_stream_output:outputter|int_valid_reg~DUPLICATE
Destination Port      : 
Destination Port Name : 

Node                  : QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|cmd_length_of_burst[5]
Action                : Duplicated
Operation             : Router Logic Cell Insertion and Logic Duplication
Reason                : Routability optimization
Node Port             : 
Node Port Name        : 
Destination Node      : QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|cmd_length_of_burst[5]~DUPLICATE
Destination Port      : 
Destination Port Name : 

Node                  : QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|discard_remaining_data_of_read_word
Action                : Duplicated
Operation             : Router Logic Cell Insertion and Logic Duplication
Reason                : Routability optimization
Node Port             : 
Node Port Name        : 
Destination Node      : QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|discard_remaining_data_of_read_word~DUPLICATE
Destination Port      : 
Destination Port Name : 

Node                  : QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|pre_data_out[10]
Action                : Duplicated
Operation             : Router Logic Cell Insertion and Logic Duplication
Reason                : Routability optimization
Node Port             : 
Node Port Name        : 
Destination Node      : QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|pre_data_out[10]~DUPLICATE
Destination Port      : 
Destination Port Name : 

Node                  : QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|wrusedw_reg[6]
Action                : Duplicated
Operation             : Router Logic Cell Insertion and Logic Duplication
Reason                : Routability optimization
Node Port             : 
Node Port Name        : 
Destination Node      : QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|wrusedw_reg[6]~DUPLICATE
Destination Port      : 
Destination Port Name : 

Node                  : QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|rdpointer[0]
Action                : Duplicated
Operation             : Router Logic Cell Insertion and Logic Duplication
Reason                : Routability optimization
Node Port             : 
Node Port Name        : 
Destination Node      : QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|rdpointer[0]~DUPLICATE
Destination Port      : 
Destination Port Name : 

Node                  : QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|wrpointer[1]
Action                : Duplicated
Operation             : Router Logic Cell Insertion and Logic Duplication
Reason                : Routability optimization
Node Port             : 
Node Port Name        : 
Destination Node      : QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|wrpointer[1]~DUPLICATE
Destination Port      : 
Destination Port Name : 

Node                  : QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr131_common_gray_clock_crosser:\dual_clock_gen:rdcounter_to_wrclock|q_reg[0]
Action                : Duplicated
Operation             : Router Logic Cell Insertion and Logic Duplication
Reason                : Routability optimization
Node Port             : 
Node Port Name        : 
Destination Node      : QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr131_common_gray_clock_crosser:\dual_clock_gen:rdcounter_to_wrclock|q_reg[0]~DUPLICATE
Destination Port      : 
Destination Port Name : 

Node                  : QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|av_address_int[6]
Action                : Duplicated
Operation             : Router Logic Cell Insertion and Logic Duplication
Reason                : Routability optimization
Node Port             : 
Node Port Name        : 
Destination Node      : QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|av_address_int[6]~DUPLICATE
Destination Port      : 
Destination Port Name : 

Node                  : QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|av_address_int[9]
Action                : Duplicated
Operation             : Router Logic Cell Insertion and Logic Duplication
Reason                : Routability optimization
Node Port             : 
Node Port Name        : 
Destination Node      : QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|av_address_int[9]~DUPLICATE
Destination Port      : 
Destination Port Name : 

Node                  : QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|av_address_int[11]
Action                : Duplicated
Operation             : Router Logic Cell Insertion and Logic Duplication
Reason                : Routability optimization
Node Port             : 
Node Port Name        : 
Destination Node      : QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|av_address_int[11]~DUPLICATE
Destination Port      : 
Destination Port Name : 

Node                  : QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|cmd_fifo_q_reg.addr[25]
Action                : Duplicated
Operation             : Router Logic Cell Insertion and Logic Duplication
Reason                : Routability optimization
Node Port             : 
Node Port Name        : 
Destination Node      : QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|cmd_fifo_q_reg.addr[25]~DUPLICATE
Destination Port      : 
Destination Port Name : 

Node                  : QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|cmd_fifo_q_reg.len_be[8]
Action                : Duplicated
Operation             : Router Logic Cell Insertion and Logic Duplication
Reason                : Routability optimization
Node Port             : 
Node Port Name        : 
Destination Node      : QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|cmd_fifo_q_reg.len_be[8]~DUPLICATE
Destination Port      : 
Destination Port Name : 

Node                  : QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|cmd_fifo_q_reg.len_be[12]
Action                : Duplicated
Operation             : Router Logic Cell Insertion and Logic Duplication
Reason                : Routability optimization
Node Port             : 
Node Port Name        : 
Destination Node      : QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|cmd_fifo_q_reg.len_be[12]~DUPLICATE
Destination Port      : 
Destination Port Name : 

Node                  : QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|cmd_fifo_q_reg.len_be[14]
Action                : Duplicated
Operation             : Router Logic Cell Insertion and Logic Duplication
Reason                : Routability optimization
Node Port             : 
Node Port Name        : 
Destination Node      : QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|cmd_fifo_q_reg.len_be[14]~DUPLICATE
Destination Port      : 
Destination Port Name : 

Node                  : QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|outstanding_reads[0]
Action                : Duplicated
Operation             : Router Logic Cell Insertion and Logic Duplication
Reason                : Routability optimization
Node Port             : 
Node Port Name        : 
Destination Node      : QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|outstanding_reads[0]~DUPLICATE
Destination Port      : 
Destination Port Name : 

Node                  : QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|outstanding_reads[1]
Action                : Duplicated
Operation             : Router Logic Cell Insertion and Logic Duplication
Reason                : Routability optimization
Node Port             : 
Node Port Name        : 
Destination Node      : QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|outstanding_reads[1]~DUPLICATE
Destination Port      : 
Destination Port Name : 

Node                  : QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|outstanding_reads[3]
Action                : Duplicated
Operation             : Router Logic Cell Insertion and Logic Duplication
Reason                : Routability optimization
Node Port             : 
Node Port Name        : 
Destination Node      : QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|outstanding_reads[3]~DUPLICATE
Destination Port      : 
Destination Port Name : 

Node                  : QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.addr[20]
Action                : Duplicated
Operation             : Router Logic Cell Insertion and Logic Duplication
Reason                : Routability optimization
Node Port             : 
Node Port Name        : 
Destination Node      : QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.addr[20]~DUPLICATE
Destination Port      : 
Destination Port Name : 

Node                  : QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.addr[23]
Action                : Duplicated
Operation             : Router Logic Cell Insertion and Logic Duplication
Reason                : Routability optimization
Node Port             : 
Node Port Name        : 
Destination Node      : QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.addr[23]~DUPLICATE
Destination Port      : 
Destination Port Name : 

Node                  : QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.addr[28]
Action                : Duplicated
Operation             : Router Logic Cell Insertion and Logic Duplication
Reason                : Routability optimization
Node Port             : 
Node Port Name        : 
Destination Node      : QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.addr[28]~DUPLICATE
Destination Port      : 
Destination Port Name : 

Node                  : QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.addr[31]
Action                : Duplicated
Operation             : Router Logic Cell Insertion and Logic Duplication
Reason                : Routability optimization
Node Port             : 
Node Port Name        : 
Destination Node      : QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.addr[31]~DUPLICATE
Destination Port      : 
Destination Port Name : 

Node                  : QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.len_be[17]
Action                : Duplicated
Operation             : Router Logic Cell Insertion and Logic Duplication
Reason                : Routability optimization
Node Port             : 
Node Port Name        : 
Destination Node      : QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.len_be[17]~DUPLICATE
Destination Port      : 
Destination Port Name : 

Node                  : QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder|state[3]
Action                : Duplicated
Operation             : Router Logic Cell Insertion and Logic Duplication
Reason                : Routability optimization
Node Port             : 
Node Port Name        : 
Destination Node      : QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder|state[3]~DUPLICATE
Destination Port      : 
Destination Port Name : 

Node                  : QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_controller:controller|master_writedata[2]
Action                : Duplicated
Operation             : Router Logic Cell Insertion and Logic Duplication
Reason                : Routability optimization
Node Port             : 
Node Port Name        : 
Destination Node      : QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_controller:controller|master_writedata[2]~DUPLICATE
Destination Port      : 
Destination Port Name : 

Node                  : QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_controller:controller|state.SENDING_TYPE
Action                : Duplicated
Operation             : Router Logic Cell Insertion and Logic Duplication
Reason                : Routability optimization
Node Port             : 
Node Port Name        : 
Destination Node      : QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_controller:controller|state.SENDING_TYPE~DUPLICATE
Destination Port      : 
Destination Port Name : 

Node                  : sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]
Action                : Duplicated
Operation             : Router Logic Cell Insertion and Logic Duplication
Reason                : Routability optimization
Node Port             : 
Node Port Name        : 
Destination Node      : sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~DUPLICATE
Destination Port      : 
Destination Port Name : 

Node                  : sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]
Action                : Duplicated
Operation             : Router Logic Cell Insertion and Logic Duplication
Reason                : Routability optimization
Node Port             : 
Node Port Name        : 
Destination Node      : sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]~DUPLICATE
Destination Port      : 
Destination Port Name : 

Node                  : sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]
Action                : Duplicated
Operation             : Router Logic Cell Insertion and Logic Duplication
Reason                : Routability optimization
Node Port             : 
Node Port Name        : 
Destination Node      : sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~DUPLICATE
Destination Port      : 
Destination Port Name : 

Node                  : sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1]
Action                : Duplicated
Operation             : Router Logic Cell Insertion and Logic Duplication
Reason                : Routability optimization
Node Port             : 
Node Port Name        : 
Destination Node      : sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1]~DUPLICATE
Destination Port      : 
Destination Port Name : 
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Ignored Assignments                                                            ;
+--------------------------------------------------------------------------------+
Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : ADC_CS_N
Ignored Value  : PIN_AJ4
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : ADC_DIN
Ignored Value  : PIN_AK4
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : ADC_DOUT
Ignored Value  : PIN_AK3
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : ADC_SCLK
Ignored Value  : PIN_AK2
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : AUD_ADCDAT
Ignored Value  : PIN_K7
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : AUD_ADCLRCK
Ignored Value  : PIN_K8
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : AUD_BCLK
Ignored Value  : PIN_H7
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : AUD_DACDAT
Ignored Value  : PIN_J7
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : AUD_DACLRCK
Ignored Value  : PIN_H8
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : AUD_XCK
Ignored Value  : PIN_G7
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : CLOCK2_50
Ignored Value  : PIN_AA16
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : CLOCK3_50
Ignored Value  : PIN_Y26
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : CLOCK4_50
Ignored Value  : PIN_K14
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : FAN_CTRL
Ignored Value  : PIN_AA12
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : FPGA_I2C_SCLK
Ignored Value  : PIN_J12
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : FPGA_I2C_SDAT
Ignored Value  : PIN_K12
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : GPIO_0[0]
Ignored Value  : PIN_AC18
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : GPIO_0[10]
Ignored Value  : PIN_AH18
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : GPIO_0[11]
Ignored Value  : PIN_AH17
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : GPIO_0[12]
Ignored Value  : PIN_AG16
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : GPIO_0[13]
Ignored Value  : PIN_AE16
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : GPIO_0[14]
Ignored Value  : PIN_AF16
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : GPIO_0[15]
Ignored Value  : PIN_AG17
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : GPIO_0[16]
Ignored Value  : PIN_AA18
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : GPIO_0[17]
Ignored Value  : PIN_AA19
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : GPIO_0[18]
Ignored Value  : PIN_AE17
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : GPIO_0[19]
Ignored Value  : PIN_AC20
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : GPIO_0[1]
Ignored Value  : PIN_Y17
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : GPIO_0[20]
Ignored Value  : PIN_AH19
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : GPIO_0[21]
Ignored Value  : PIN_AJ20
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : GPIO_0[22]
Ignored Value  : PIN_AH20
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : GPIO_0[23]
Ignored Value  : PIN_AK21
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : GPIO_0[24]
Ignored Value  : PIN_AD19
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : GPIO_0[25]
Ignored Value  : PIN_AD20
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : GPIO_0[26]
Ignored Value  : PIN_AE18
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : GPIO_0[27]
Ignored Value  : PIN_AE19
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : GPIO_0[28]
Ignored Value  : PIN_AF20
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : GPIO_0[29]
Ignored Value  : PIN_AF21
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : GPIO_0[2]
Ignored Value  : PIN_AD17
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : GPIO_0[30]
Ignored Value  : PIN_AF19
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : GPIO_0[31]
Ignored Value  : PIN_AG21
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : GPIO_0[32]
Ignored Value  : PIN_AF18
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : GPIO_0[33]
Ignored Value  : PIN_AG20
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : GPIO_0[34]
Ignored Value  : PIN_AG18
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : GPIO_0[35]
Ignored Value  : PIN_AJ21
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : GPIO_0[3]
Ignored Value  : PIN_Y18
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : GPIO_0[4]
Ignored Value  : PIN_AK16
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : GPIO_0[5]
Ignored Value  : PIN_AK18
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : GPIO_0[6]
Ignored Value  : PIN_AK19
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : GPIO_0[7]
Ignored Value  : PIN_AJ19
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : GPIO_0[8]
Ignored Value  : PIN_AJ17
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : GPIO_0[9]
Ignored Value  : PIN_AJ16
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : GPIO_1[0]
Ignored Value  : PIN_AB17
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : GPIO_1[10]
Ignored Value  : PIN_AG26
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : GPIO_1[11]
Ignored Value  : PIN_AH24
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : GPIO_1[12]
Ignored Value  : PIN_AH27
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : GPIO_1[13]
Ignored Value  : PIN_AJ27
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : GPIO_1[14]
Ignored Value  : PIN_AK29
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : GPIO_1[15]
Ignored Value  : PIN_AK28
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : GPIO_1[16]
Ignored Value  : PIN_AK27
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : GPIO_1[17]
Ignored Value  : PIN_AJ26
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : GPIO_1[18]
Ignored Value  : PIN_AK26
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : GPIO_1[19]
Ignored Value  : PIN_AH25
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : GPIO_1[1]
Ignored Value  : PIN_AA21
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : GPIO_1[20]
Ignored Value  : PIN_AJ25
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : GPIO_1[21]
Ignored Value  : PIN_AJ24
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : GPIO_1[22]
Ignored Value  : PIN_AK24
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : GPIO_1[23]
Ignored Value  : PIN_AG23
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : GPIO_1[24]
Ignored Value  : PIN_AK23
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : GPIO_1[25]
Ignored Value  : PIN_AH23
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : GPIO_1[26]
Ignored Value  : PIN_AK22
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : GPIO_1[27]
Ignored Value  : PIN_AJ22
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : GPIO_1[28]
Ignored Value  : PIN_AH22
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : GPIO_1[29]
Ignored Value  : PIN_AG22
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : GPIO_1[2]
Ignored Value  : PIN_AB21
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : GPIO_1[30]
Ignored Value  : PIN_AF24
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : GPIO_1[31]
Ignored Value  : PIN_AF23
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : GPIO_1[32]
Ignored Value  : PIN_AE22
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : GPIO_1[33]
Ignored Value  : PIN_AD21
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : GPIO_1[34]
Ignored Value  : PIN_AA20
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : GPIO_1[35]
Ignored Value  : PIN_AC22
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : GPIO_1[3]
Ignored Value  : PIN_AC23
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : GPIO_1[4]
Ignored Value  : PIN_AD24
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : GPIO_1[5]
Ignored Value  : PIN_AE23
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : GPIO_1[6]
Ignored Value  : PIN_AE24
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : GPIO_1[7]
Ignored Value  : PIN_AF25
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : GPIO_1[8]
Ignored Value  : PIN_AF26
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : GPIO_1[9]
Ignored Value  : PIN_AG25
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : IRDA_RXD
Ignored Value  : PIN_AA30
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : IRDA_TXD
Ignored Value  : PIN_AB30
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : PS2_CLK
Ignored Value  : PIN_AD7
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : PS2_CLK2
Ignored Value  : PIN_AD9
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : PS2_DAT
Ignored Value  : PIN_AE7
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : PS2_DAT2
Ignored Value  : PIN_AE9
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : TD_CLK27
Ignored Value  : PIN_H15
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : TD_DATA[0]
Ignored Value  : PIN_D2
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : TD_DATA[1]
Ignored Value  : PIN_B1
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : TD_DATA[2]
Ignored Value  : PIN_E2
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : TD_DATA[3]
Ignored Value  : PIN_B2
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : TD_DATA[4]
Ignored Value  : PIN_D1
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : TD_DATA[5]
Ignored Value  : PIN_E1
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : TD_DATA[6]
Ignored Value  : PIN_C2
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : TD_DATA[7]
Ignored Value  : PIN_B3
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : TD_HS
Ignored Value  : PIN_A5
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : TD_RESET_N
Ignored Value  : PIN_F6
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : TD_VS
Ignored Value  : PIN_A3
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : USB_B2_CLK
Ignored Value  : PIN_AF4
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : USB_B2_DATA[0]
Ignored Value  : PIN_AH4
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : USB_B2_DATA[1]
Ignored Value  : PIN_AH3
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : USB_B2_DATA[2]
Ignored Value  : PIN_AJ2
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : USB_B2_DATA[3]
Ignored Value  : PIN_AJ1
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : USB_B2_DATA[4]
Ignored Value  : PIN_AH2
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : USB_B2_DATA[5]
Ignored Value  : PIN_AG3
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : USB_B2_DATA[6]
Ignored Value  : PIN_AG2
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : USB_B2_DATA[7]
Ignored Value  : PIN_AG1
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : USB_EMPTY
Ignored Value  : PIN_AF5
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : USB_FULL
Ignored Value  : PIN_AG5
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : USB_OE_N
Ignored Value  : PIN_AF6
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : USB_RD_N
Ignored Value  : PIN_AG6
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : USB_RESET_N
Ignored Value  : PIN_AG7
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : USB_SCL
Ignored Value  : PIN_AG8
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : USB_SDA
Ignored Value  : PIN_AF8
Ignored Source : QSF Assignment

Name           : Location
Ignored Entity : 
Ignored From   : 
Ignored To     : USB_WR_N
Ignored Value  : PIN_AH5
Ignored Source : QSF Assignment

Name           : Fast Input Register
Ignored Entity : QSYS_lab4_SDRAM
Ignored From   : 
Ignored To     : za_data[0]~reg0
Ignored Value  : ON
Ignored Source : Compiler or HDL Assignment

Name           : Fast Input Register
Ignored Entity : QSYS_lab4_SDRAM
Ignored From   : 
Ignored To     : za_data[10]~reg0
Ignored Value  : ON
Ignored Source : Compiler or HDL Assignment

Name           : Fast Input Register
Ignored Entity : QSYS_lab4_SDRAM
Ignored From   : 
Ignored To     : za_data[11]~reg0
Ignored Value  : ON
Ignored Source : Compiler or HDL Assignment

Name           : Fast Input Register
Ignored Entity : QSYS_lab4_SDRAM
Ignored From   : 
Ignored To     : za_data[12]~reg0
Ignored Value  : ON
Ignored Source : Compiler or HDL Assignment

Name           : Fast Input Register
Ignored Entity : QSYS_lab4_SDRAM
Ignored From   : 
Ignored To     : za_data[13]~reg0
Ignored Value  : ON
Ignored Source : Compiler or HDL Assignment

Name           : Fast Input Register
Ignored Entity : QSYS_lab4_SDRAM
Ignored From   : 
Ignored To     : za_data[14]~reg0
Ignored Value  : ON
Ignored Source : Compiler or HDL Assignment

Name           : Fast Input Register
Ignored Entity : QSYS_lab4_SDRAM
Ignored From   : 
Ignored To     : za_data[15]~reg0
Ignored Value  : ON
Ignored Source : Compiler or HDL Assignment

Name           : Fast Input Register
Ignored Entity : QSYS_lab4_SDRAM
Ignored From   : 
Ignored To     : za_data[1]~reg0
Ignored Value  : ON
Ignored Source : Compiler or HDL Assignment

Name           : Fast Input Register
Ignored Entity : QSYS_lab4_SDRAM
Ignored From   : 
Ignored To     : za_data[2]~reg0
Ignored Value  : ON
Ignored Source : Compiler or HDL Assignment

Name           : Fast Input Register
Ignored Entity : QSYS_lab4_SDRAM
Ignored From   : 
Ignored To     : za_data[3]~reg0
Ignored Value  : ON
Ignored Source : Compiler or HDL Assignment

Name           : Fast Input Register
Ignored Entity : QSYS_lab4_SDRAM
Ignored From   : 
Ignored To     : za_data[4]~reg0
Ignored Value  : ON
Ignored Source : Compiler or HDL Assignment

Name           : Fast Input Register
Ignored Entity : QSYS_lab4_SDRAM
Ignored From   : 
Ignored To     : za_data[5]~reg0
Ignored Value  : ON
Ignored Source : Compiler or HDL Assignment

Name           : Fast Input Register
Ignored Entity : QSYS_lab4_SDRAM
Ignored From   : 
Ignored To     : za_data[6]~reg0
Ignored Value  : ON
Ignored Source : Compiler or HDL Assignment

Name           : Fast Input Register
Ignored Entity : QSYS_lab4_SDRAM
Ignored From   : 
Ignored To     : za_data[7]~reg0
Ignored Value  : ON
Ignored Source : Compiler or HDL Assignment

Name           : Fast Input Register
Ignored Entity : QSYS_lab4_SDRAM
Ignored From   : 
Ignored To     : za_data[8]~reg0
Ignored Value  : ON
Ignored Source : Compiler or HDL Assignment

Name           : Fast Input Register
Ignored Entity : QSYS_lab4_SDRAM
Ignored From   : 
Ignored To     : za_data[9]~reg0
Ignored Value  : ON
Ignored Source : Compiler or HDL Assignment

Name           : Fast Output Enable Register
Ignored Entity : QSYS_lab4_SDRAM
Ignored From   : 
Ignored To     : m_data[0]
Ignored Value  : ON
Ignored Source : Compiler or HDL Assignment

Name           : Fast Output Enable Register
Ignored Entity : QSYS_lab4_SDRAM
Ignored From   : 
Ignored To     : m_data[10]
Ignored Value  : ON
Ignored Source : Compiler or HDL Assignment

Name           : Fast Output Enable Register
Ignored Entity : QSYS_lab4_SDRAM
Ignored From   : 
Ignored To     : m_data[11]
Ignored Value  : ON
Ignored Source : Compiler or HDL Assignment

Name           : Fast Output Enable Register
Ignored Entity : QSYS_lab4_SDRAM
Ignored From   : 
Ignored To     : m_data[12]
Ignored Value  : ON
Ignored Source : Compiler or HDL Assignment

Name           : Fast Output Enable Register
Ignored Entity : QSYS_lab4_SDRAM
Ignored From   : 
Ignored To     : m_data[13]
Ignored Value  : ON
Ignored Source : Compiler or HDL Assignment

Name           : Fast Output Enable Register
Ignored Entity : QSYS_lab4_SDRAM
Ignored From   : 
Ignored To     : m_data[14]
Ignored Value  : ON
Ignored Source : Compiler or HDL Assignment

Name           : Fast Output Enable Register
Ignored Entity : QSYS_lab4_SDRAM
Ignored From   : 
Ignored To     : m_data[15]
Ignored Value  : ON
Ignored Source : Compiler or HDL Assignment

Name           : Fast Output Enable Register
Ignored Entity : QSYS_lab4_SDRAM
Ignored From   : 
Ignored To     : m_data[1]
Ignored Value  : ON
Ignored Source : Compiler or HDL Assignment

Name           : Fast Output Enable Register
Ignored Entity : QSYS_lab4_SDRAM
Ignored From   : 
Ignored To     : m_data[2]
Ignored Value  : ON
Ignored Source : Compiler or HDL Assignment

Name           : Fast Output Enable Register
Ignored Entity : QSYS_lab4_SDRAM
Ignored From   : 
Ignored To     : m_data[3]
Ignored Value  : ON
Ignored Source : Compiler or HDL Assignment

Name           : Fast Output Enable Register
Ignored Entity : QSYS_lab4_SDRAM
Ignored From   : 
Ignored To     : m_data[4]
Ignored Value  : ON
Ignored Source : Compiler or HDL Assignment

Name           : Fast Output Enable Register
Ignored Entity : QSYS_lab4_SDRAM
Ignored From   : 
Ignored To     : m_data[5]
Ignored Value  : ON
Ignored Source : Compiler or HDL Assignment

Name           : Fast Output Enable Register
Ignored Entity : QSYS_lab4_SDRAM
Ignored From   : 
Ignored To     : m_data[6]
Ignored Value  : ON
Ignored Source : Compiler or HDL Assignment

Name           : Fast Output Enable Register
Ignored Entity : QSYS_lab4_SDRAM
Ignored From   : 
Ignored To     : m_data[7]
Ignored Value  : ON
Ignored Source : Compiler or HDL Assignment

Name           : Fast Output Enable Register
Ignored Entity : QSYS_lab4_SDRAM
Ignored From   : 
Ignored To     : m_data[8]
Ignored Value  : ON
Ignored Source : Compiler or HDL Assignment

Name           : Fast Output Enable Register
Ignored Entity : QSYS_lab4_SDRAM
Ignored From   : 
Ignored To     : m_data[9]
Ignored Value  : ON
Ignored Source : Compiler or HDL Assignment

Name           : Synchronizer Identification
Ignored Entity : alt_vipitc131_common_sync
Ignored From   : 
Ignored To     : data_out_sync0[1]
Ignored Value  : FORCED_IF_ASYNCHRONOUS
Ignored Source : Compiler or HDL Assignment

Name           : Fast Output Enable Register
Ignored Entity : altdq_dqs2_acv_connect_to_hard_phy_cyclonev
Ignored From   : 
Ignored To     : output_path_gen[0].oe_reg
Ignored Value  : on
Ignored Source : Compiler or HDL Assignment

Name           : Fast Output Enable Register
Ignored Entity : altdq_dqs2_acv_connect_to_hard_phy_cyclonev
Ignored From   : 
Ignored To     : output_path_gen[1].oe_reg
Ignored Value  : on
Ignored Source : Compiler or HDL Assignment

Name           : Fast Output Enable Register
Ignored Entity : altdq_dqs2_acv_connect_to_hard_phy_cyclonev
Ignored From   : 
Ignored To     : output_path_gen[2].oe_reg
Ignored Value  : on
Ignored Source : Compiler or HDL Assignment

Name           : Fast Output Enable Register
Ignored Entity : altdq_dqs2_acv_connect_to_hard_phy_cyclonev
Ignored From   : 
Ignored To     : output_path_gen[3].oe_reg
Ignored Value  : on
Ignored Source : Compiler or HDL Assignment

Name           : Fast Output Enable Register
Ignored Entity : altdq_dqs2_acv_connect_to_hard_phy_cyclonev
Ignored From   : 
Ignored To     : output_path_gen[4].oe_reg
Ignored Value  : on
Ignored Source : Compiler or HDL Assignment

Name           : Fast Output Enable Register
Ignored Entity : altdq_dqs2_acv_connect_to_hard_phy_cyclonev
Ignored From   : 
Ignored To     : output_path_gen[5].oe_reg
Ignored Value  : on
Ignored Source : Compiler or HDL Assignment

Name           : Fast Output Enable Register
Ignored Entity : altdq_dqs2_acv_connect_to_hard_phy_cyclonev
Ignored From   : 
Ignored To     : output_path_gen[6].oe_reg
Ignored Value  : on
Ignored Source : Compiler or HDL Assignment

Name           : Fast Output Enable Register
Ignored Entity : altdq_dqs2_acv_connect_to_hard_phy_cyclonev
Ignored From   : 
Ignored To     : output_path_gen[7].oe_reg
Ignored Value  : on
Ignored Source : Compiler or HDL Assignment

Name           : PLL Compensation Mode
Ignored Entity : lab4
Ignored From   : 
Ignored To     : u0|hps_0|hps_io|border|hps_sdram_inst|pll0|fbout
Ignored Value  : DIRECT
Ignored Source : QSF Assignment

Name           : Global Signal
Ignored Entity : lab4
Ignored From   : 
Ignored To     : u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].read_capture_clk_buffer
Ignored Value  : OFF
Ignored Source : QSF Assignment

Name           : Global Signal
Ignored Entity : lab4
Ignored From   : 
Ignored To     : u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].read_capture_clk_buffer
Ignored Value  : OFF
Ignored Source : QSF Assignment

Name           : Global Signal
Ignored Entity : lab4
Ignored From   : 
Ignored To     : u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].read_capture_clk_buffer
Ignored Value  : OFF
Ignored Source : QSF Assignment

Name           : Global Signal
Ignored Entity : lab4
Ignored From   : 
Ignored To     : u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].read_capture_clk_buffer
Ignored Value  : OFF
Ignored Source : QSF Assignment

Name           : Global Signal
Ignored Entity : lab4
Ignored From   : 
Ignored To     : u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[0]
Ignored Value  : OFF
Ignored Source : QSF Assignment

Name           : Global Signal
Ignored Entity : lab4
Ignored From   : 
Ignored To     : u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[1]
Ignored Value  : OFF
Ignored Source : QSF Assignment

Name           : Global Signal
Ignored Entity : lab4
Ignored From   : 
Ignored To     : u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[2]
Ignored Value  : OFF
Ignored Source : QSF Assignment

Name           : Global Signal
Ignored Entity : lab4
Ignored From   : 
Ignored To     : u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[3]
Ignored Value  : OFF
Ignored Source : QSF Assignment

Name           : Global Signal
Ignored Entity : lab4
Ignored From   : 
Ignored To     : u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_write_side[0]
Ignored Value  : OFF
Ignored Source : QSF Assignment

Name           : Global Signal
Ignored Entity : lab4
Ignored From   : 
Ignored To     : u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_write_side[1]
Ignored Value  : OFF
Ignored Source : QSF Assignment

Name           : Global Signal
Ignored Entity : lab4
Ignored From   : 
Ignored To     : u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_write_side[2]
Ignored Value  : OFF
Ignored Source : QSF Assignment

Name           : Global Signal
Ignored Entity : lab4
Ignored From   : 
Ignored To     : u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_write_side[3]
Ignored Value  : OFF
Ignored Source : QSF Assignment

Name           : Global Signal
Ignored Entity : lab4
Ignored From   : 
Ignored To     : u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ureset|phy_reset_mem_stable_n
Ignored Value  : OFF
Ignored Source : QSF Assignment

Name           : Global Signal
Ignored Entity : lab4
Ignored From   : 
Ignored To     : u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ureset|phy_reset_n
Ignored Value  : OFF
Ignored Source : QSF Assignment
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                   ;
+--------------------------------------------------------------------------------+
Type                       : Placement (by node)
Total [A + B]              : 
From Design Partitions [A] : 
From Rapid Recompile [B]   : 

Type                       :     -- Requested
Total [A + B]              : 0.00 % ( 0 / 9949 )
From Design Partitions [A] : 0.00 % ( 0 / 9949 )
From Rapid Recompile [B]   : 0.00 % ( 0 / 9949 )

Type                       :     -- Achieved
Total [A + B]              : 0.00 % ( 0 / 9949 )
From Design Partitions [A] : 0.00 % ( 0 / 9949 )
From Rapid Recompile [B]   : 0.00 % ( 0 / 9949 )

Type                       : 
Total [A + B]              : 
From Design Partitions [A] : 
From Rapid Recompile [B]   : 

Type                       : Routing (by net)
Total [A + B]              : 
From Design Partitions [A] : 
From Rapid Recompile [B]   : 

Type                       :     -- Requested
Total [A + B]              : 0.00 % ( 0 / 0 )
From Design Partitions [A] : 0.00 % ( 0 / 0 )
From Rapid Recompile [B]   : 0.00 % ( 0 / 0 )

Type                       :     -- Achieved
Total [A + B]              : 0.00 % ( 0 / 0 )
From Design Partitions [A] : 0.00 % ( 0 / 0 )
From Rapid Recompile [B]   : 0.00 % ( 0 / 0 )
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                     ;
+--------------------------------------------------------------------------------+
Partition Name               : Top
Partition Type               : User-created
Netlist Type Used            : Source File
Preservation Level Used      : N/A
Netlist Type Requested       : Source File
Preservation Level Requested : N/A
Contents                     : 

Partition Name               : QSYS_lab4_hps_0_hps_io_border:border
Partition Type               : Auto-generated
Netlist Type Used            : Post-Synthesis
Preservation Level Used      : N/A
Netlist Type Requested       : Post-Synthesis
Preservation Level Requested : N/A
Contents                     : QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border

Partition Name               : sld_hub:auto_hub
Partition Type               : Auto-generated
Netlist Type Used            : Post-Synthesis
Preservation Level Used      : N/A
Netlist Type Requested       : Post-Synthesis
Preservation Level Requested : N/A
Contents                     : sld_hub:auto_hub

Partition Name               : hard_block:auto_generated_inst
Partition Type               : Auto-generated
Netlist Type Used            : Source File
Preservation Level Used      : N/A
Netlist Type Requested       : Source File
Preservation Level Requested : N/A
Contents                     : hard_block:auto_generated_inst
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                 ;
+--------------------------------------------------------------------------------+
Partition Name          : Top
Preservation Achieved   : 0.00 % ( 0 / 8954 )
Preservation Level Used : N/A
Netlist Type Used       : Source File
Preservation Method     : N/A
Notes                   : 

Partition Name          : QSYS_lab4_hps_0_hps_io_border:border
Preservation Achieved   : 0.00 % ( 0 / 786 )
Preservation Level Used : N/A
Netlist Type Used       : Post-Synthesis
Preservation Method     : N/A
Notes                   : 

Partition Name          : sld_hub:auto_hub
Preservation Achieved   : 0.00 % ( 0 / 167 )
Preservation Level Used : N/A
Netlist Type Used       : Post-Synthesis
Preservation Method     : N/A
Notes                   : 

Partition Name          : hard_block:auto_generated_inst
Preservation Achieved   : 0.00 % ( 0 / 42 )
Preservation Level Used : N/A
Netlist Type Used       : Source File
Preservation Method     : N/A
Notes                   : 
+--------------------------------------------------------------------------------+



+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in /home/julam5/Desktop/181_Lab4_current/lab4_hps/output_files/lab4.pin.


+--------------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                                  ;
+--------------------------------------------------------------------------------+
Resource : Logic utilization (ALMs needed / total ALMs on device)
Usage    : 2,754 / 32,070
%        : 9 %

Resource : ALMs needed [=A-B+C]
Usage    : 2,754
%        : 

Resource :     [A] ALMs used in final placement [=a+b+c+d]
Usage    : 3,275 / 32,070
%        : 10 %

Resource :         [a] ALMs used for LUT logic and registers
Usage    : 1,219
%        : 

Resource :         [b] ALMs used for LUT logic
Usage    : 1,143
%        : 

Resource :         [c] ALMs used for registers
Usage    : 913
%        : 

Resource :         [d] ALMs used for memory (up to half of total ALMs)
Usage    : 0
%        : 

Resource :     [B] Estimate of ALMs recoverable by dense packing
Usage    : 535 / 32,070
%        : 2 %

Resource :     [C] Estimate of ALMs unavailable [=a+b+c+d]
Usage    : 14 / 32,070
%        : < 1 %

Resource :         [a] Due to location constrained logic
Usage    : 0
%        : 

Resource :         [b] Due to LAB-wide signal conflicts
Usage    : 6
%        : 

Resource :         [c] Due to LAB input limits
Usage    : 8
%        : 

Resource :         [d] Due to virtual I/Os
Usage    : 0
%        : 

Resource :  
Usage    :  
%        : 

Resource : Difficulty packing design
Usage    : Low
%        : 

Resource :  
Usage    :  
%        : 

Resource : Total LABs:  partially or completely used
Usage    : 417 / 3,207
%        : 13 %

Resource :     -- Logic LABs
Usage    : 417
%        : 

Resource :     -- Memory LABs (up to half of total LABs)
Usage    : 0
%        : 

Resource :  
Usage    :  
%        : 

Resource : Combinational ALUT usage for logic
Usage    : 4,113
%        : 

Resource :     -- 7 input functions
Usage    : 36
%        : 

Resource :     -- 6 input functions
Usage    : 696
%        : 

Resource :     -- 5 input functions
Usage    : 540
%        : 

Resource :     -- 4 input functions
Usage    : 791
%        : 

Resource :     -- <=3 input functions
Usage    : 2,050
%        : 

Resource : Combinational ALUT usage for route-throughs
Usage    : 1,141
%        : 

Resource : Dedicated logic registers
Usage    : 4,516
%        : 

Resource :     -- By type:
Usage    :  
%        : 

Resource :         -- Primary logic registers
Usage    : 4,263 / 64,140
%        : 7 %

Resource :         -- Secondary logic registers
Usage    : 253 / 64,140
%        : < 1 %

Resource :     -- By function:
Usage    :  
%        : 

Resource :         -- Design implementation registers
Usage    : 4,396
%        : 

Resource :         -- Routing optimization registers
Usage    : 120
%        : 

Resource :  
Usage    :  
%        : 

Resource : Virtual pins
Usage    : 0
%        : 

Resource : I/O pins
Usage    : 227 / 457
%        : 50 %

Resource :     -- Clock pins 
Usage    : 6 / 8
%        : 75 %

Resource :     -- Dedicated input pins 
Usage    : 3 / 21
%        : 14 %

Resource : I/O registers
Usage    : 295
%        : 

Resource :  
Usage    :  
%        : 

Resource : Hard processor system peripheral utilization
Usage    : 
%        : 

Resource :     -- Boot from FPGA
Usage    : 1 / 1 ( 100 % )
%        : 

Resource :     -- Clock resets
Usage    : 1 / 1 ( 100 % )
%        : 

Resource :     -- Cross trigger
Usage    : 0 / 1 ( 0 % )
%        : 

Resource :     -- S2F AXI
Usage    : 1 / 1 ( 100 % )
%        : 

Resource :     -- F2S AXI
Usage    : 1 / 1 ( 100 % )
%        : 

Resource :     -- AXI Lightweight
Usage    : 1 / 1 ( 100 % )
%        : 

Resource :     -- SDRAM
Usage    : 1 / 1 ( 100 % )
%        : 

Resource :     -- Interrupts
Usage    : 1 / 1 ( 100 % )
%        : 

Resource :     -- JTAG
Usage    : 0 / 1 ( 0 % )
%        : 

Resource :     -- Loan I/O
Usage    : 0 / 1 ( 0 % )
%        : 

Resource :     -- MPU event standby
Usage    : 0 / 1 ( 0 % )
%        : 

Resource :     -- MPU general purpose
Usage    : 0 / 1 ( 0 % )
%        : 

Resource :     -- STM event
Usage    : 0 / 1 ( 0 % )
%        : 

Resource :     -- TPIU trace
Usage    : 1 / 1 ( 100 % )
%        : 

Resource :     -- DMA
Usage    : 0 / 1 ( 0 % )
%        : 

Resource :     -- CAN
Usage    : 0 / 2 ( 0 % )
%        : 

Resource :     -- EMAC
Usage    : 0 / 2 ( 0 % )
%        : 

Resource :     -- I2C
Usage    : 0 / 4 ( 0 % )
%        : 

Resource :     -- NAND Flash
Usage    : 0 / 1 ( 0 % )
%        : 

Resource :     -- QSPI
Usage    : 0 / 1 ( 0 % )
%        : 

Resource :     -- SDMMC
Usage    : 1 / 1 ( 100 % )
%        : 

Resource :     -- SPI Master
Usage    : 0 / 2 ( 0 % )
%        : 

Resource :     -- SPI Slave
Usage    : 0 / 2 ( 0 % )
%        : 

Resource :     -- UART
Usage    : 1 / 2 ( 50 % )
%        : 

Resource :     -- USB
Usage    : 1 / 2 ( 50 % )
%        : 

Resource : 
Usage    : 
%        : 

Resource : Global signals 
Usage    : 6
%        : 

Resource : M10K blocks
Usage    : 14 / 397
%        : 4 %

Resource : Total MLAB memory bits
Usage    : 0
%        : 

Resource : Total block memory bits
Usage    : 60,638 / 4,065,280
%        : 1 %

Resource : Total block memory implementation bits
Usage    : 143,360 / 4,065,280
%        : 4 %

Resource :  
Usage    :  
%        : 

Resource : Total DSP Blocks
Usage    : 0 / 87
%        : 0 %

Resource :  
Usage    :  
%        : 

Resource : Fractional PLLs
Usage    : 3 / 6
%        : 50 %

Resource : Global clocks
Usage    : 5 / 16
%        : 31 %

Resource : Quadrant clocks
Usage    : 0 / 66
%        : 0 %

Resource : Horizontal periphery clocks
Usage    : 0 / 18
%        : 0 %

Resource : SERDES Transmitters
Usage    : 0 / 100
%        : 0 %

Resource : SERDES Receivers
Usage    : 0 / 100
%        : 0 %

Resource : JTAGs
Usage    : 1 / 1
%        : 100 %

Resource : ASMI blocks
Usage    : 0 / 1
%        : 0 %

Resource : CRC blocks
Usage    : 0 / 1
%        : 0 %

Resource : Remote update blocks
Usage    : 0 / 1
%        : 0 %

Resource : Oscillator blocks
Usage    : 0 / 1
%        : 0 %

Resource : Impedance control blocks
Usage    : 1 / 4
%        : 25 %

Resource : Hard Memory Controllers
Usage    : 1 / 2
%        : 50 %

Resource : Average interconnect usage (total/H/V)
Usage    : 2.5% / 2.4% / 2.6%
%        : 

Resource : Peak interconnect usage (total/H/V)
Usage    : 16.5% / 16.9% / 16.6%
%        : 

Resource : Maximum fan-out
Usage    : 2513
%        : 

Resource : Highest non-global fan-out
Usage    : 2096
%        : 

Resource : Total fan-out
Usage    : 37583
%        : 

Resource : Average fan-out
Usage    : 3.41
%        : 
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                    ;
+--------------------------------------------------------------------------------+
Statistic                            : Logic utilization (ALMs needed / total ALMs on device)
Top                                  : 2831 / 32070 ( 9 % )
QSYS_lab4_hps_0_hps_io_border:border : 0 / 32070 ( 0 % )
sld_hub:auto_hub                     : 61 / 32070 ( < 1 % )
hard_block:auto_generated_inst       : 0 / 32070 ( 0 % )

Statistic                            : ALMs needed [=A-B+C]
Top                                  : 2831
QSYS_lab4_hps_0_hps_io_border:border : 0
sld_hub:auto_hub                     : 61
hard_block:auto_generated_inst       : 0

Statistic                            :     [A] ALMs used in final placement [=a+b+c+d]
Top                                  : 3206 / 32070 ( 10 % )
QSYS_lab4_hps_0_hps_io_border:border : 0 / 32070 ( 0 % )
sld_hub:auto_hub                     : 69 / 32070 ( < 1 % )
hard_block:auto_generated_inst       : 0 / 32070 ( 0 % )

Statistic                            :         [a] ALMs used for LUT logic and registers
Top                                  : 1199
QSYS_lab4_hps_0_hps_io_border:border : 0
sld_hub:auto_hub                     : 20
hard_block:auto_generated_inst       : 0

Statistic                            :         [b] ALMs used for LUT logic
Top                                  : 1112
QSYS_lab4_hps_0_hps_io_border:border : 0
sld_hub:auto_hub                     : 31
hard_block:auto_generated_inst       : 0

Statistic                            :         [c] ALMs used for registers
Top                                  : 895
QSYS_lab4_hps_0_hps_io_border:border : 0
sld_hub:auto_hub                     : 18
hard_block:auto_generated_inst       : 0

Statistic                            :         [d] ALMs used for memory (up to half of total ALMs)
Top                                  : 0
QSYS_lab4_hps_0_hps_io_border:border : 0
sld_hub:auto_hub                     : 0
hard_block:auto_generated_inst       : 0

Statistic                            :     [B] Estimate of ALMs recoverable by dense packing
Top                                  : 389 / 32070 ( 1 % )
QSYS_lab4_hps_0_hps_io_border:border : 0 / 32070 ( 0 % )
sld_hub:auto_hub                     : 8 / 32070 ( < 1 % )
hard_block:auto_generated_inst       : 0 / 32070 ( 0 % )

Statistic                            :     [C] Estimate of ALMs unavailable [=a+b+c+d]
Top                                  : 14 / 32070 ( < 1 % )
QSYS_lab4_hps_0_hps_io_border:border : 0 / 32070 ( 0 % )
sld_hub:auto_hub                     : 0 / 32070 ( 0 % )
hard_block:auto_generated_inst       : 0 / 32070 ( 0 % )

Statistic                            :         [a] Due to location constrained logic
Top                                  : 0
QSYS_lab4_hps_0_hps_io_border:border : 0
sld_hub:auto_hub                     : 0
hard_block:auto_generated_inst       : 0

Statistic                            :         [b] Due to LAB-wide signal conflicts
Top                                  : 6
QSYS_lab4_hps_0_hps_io_border:border : 0
sld_hub:auto_hub                     : 0
hard_block:auto_generated_inst       : 0

Statistic                            :         [c] Due to LAB input limits
Top                                  : 8
QSYS_lab4_hps_0_hps_io_border:border : 0
sld_hub:auto_hub                     : 0
hard_block:auto_generated_inst       : 0

Statistic                            :         [d] Due to virtual I/Os
Top                                  : 0
QSYS_lab4_hps_0_hps_io_border:border : 0
sld_hub:auto_hub                     : 0
hard_block:auto_generated_inst       : 0

Statistic                            :  
Top                                  : 
QSYS_lab4_hps_0_hps_io_border:border : 
sld_hub:auto_hub                     : 
hard_block:auto_generated_inst       : 

Statistic                            : Difficulty packing design
Top                                  : Low
QSYS_lab4_hps_0_hps_io_border:border : Low
sld_hub:auto_hub                     : Low
hard_block:auto_generated_inst       : Low

Statistic                            :  
Top                                  : 
QSYS_lab4_hps_0_hps_io_border:border : 
sld_hub:auto_hub                     : 
hard_block:auto_generated_inst       : 

Statistic                            : Total LABs:  partially or completely used
Top                                  : 405 / 3207 ( 13 % )
QSYS_lab4_hps_0_hps_io_border:border : 0 / 3207 ( 0 % )
sld_hub:auto_hub                     : 14 / 3207 ( < 1 % )
hard_block:auto_generated_inst       : 0 / 3207 ( 0 % )

Statistic                            :     -- Logic LABs
Top                                  : 405
QSYS_lab4_hps_0_hps_io_border:border : 0
sld_hub:auto_hub                     : 14
hard_block:auto_generated_inst       : 0

Statistic                            :     -- Memory LABs (up to half of total LABs)
Top                                  : 0
QSYS_lab4_hps_0_hps_io_border:border : 0
sld_hub:auto_hub                     : 0
hard_block:auto_generated_inst       : 0

Statistic                            :  
Top                                  : 
QSYS_lab4_hps_0_hps_io_border:border : 
sld_hub:auto_hub                     : 
hard_block:auto_generated_inst       : 

Statistic                            : Combinational ALUT usage for logic
Top                                  : 4021
QSYS_lab4_hps_0_hps_io_border:border : 0
sld_hub:auto_hub                     : 92
hard_block:auto_generated_inst       : 0

Statistic                            :     -- 7 input functions
Top                                  : 35
QSYS_lab4_hps_0_hps_io_border:border : 0
sld_hub:auto_hub                     : 1
hard_block:auto_generated_inst       : 0

Statistic                            :     -- 6 input functions
Top                                  : 682
QSYS_lab4_hps_0_hps_io_border:border : 0
sld_hub:auto_hub                     : 14
hard_block:auto_generated_inst       : 0

Statistic                            :     -- 5 input functions
Top                                  : 519
QSYS_lab4_hps_0_hps_io_border:border : 0
sld_hub:auto_hub                     : 21
hard_block:auto_generated_inst       : 0

Statistic                            :     -- 4 input functions
Top                                  : 778
QSYS_lab4_hps_0_hps_io_border:border : 0
sld_hub:auto_hub                     : 13
hard_block:auto_generated_inst       : 0

Statistic                            :     -- <=3 input functions
Top                                  : 2007
QSYS_lab4_hps_0_hps_io_border:border : 0
sld_hub:auto_hub                     : 43
hard_block:auto_generated_inst       : 0

Statistic                            : Combinational ALUT usage for route-throughs
Top                                  : 1132
QSYS_lab4_hps_0_hps_io_border:border : 0
sld_hub:auto_hub                     : 9
hard_block:auto_generated_inst       : 0

Statistic                            : Memory ALUT usage
Top                                  : 0
QSYS_lab4_hps_0_hps_io_border:border : 0
sld_hub:auto_hub                     : 0
hard_block:auto_generated_inst       : 0

Statistic                            :     -- 64-address deep
Top                                  : 0
QSYS_lab4_hps_0_hps_io_border:border : 0
sld_hub:auto_hub                     : 0
hard_block:auto_generated_inst       : 0

Statistic                            :     -- 32-address deep
Top                                  : 0
QSYS_lab4_hps_0_hps_io_border:border : 0
sld_hub:auto_hub                     : 0
hard_block:auto_generated_inst       : 0

Statistic                            :  
Top                                  : 
QSYS_lab4_hps_0_hps_io_border:border : 
sld_hub:auto_hub                     : 
hard_block:auto_generated_inst       : 

Statistic                            : Dedicated logic registers
Top                                  : 0
QSYS_lab4_hps_0_hps_io_border:border : 0
sld_hub:auto_hub                     : 0
hard_block:auto_generated_inst       : 0

Statistic                            :     -- By type:
Top                                  : 
QSYS_lab4_hps_0_hps_io_border:border : 
sld_hub:auto_hub                     : 
hard_block:auto_generated_inst       : 

Statistic                            :         -- Primary logic registers
Top                                  : 4188 / 64140 ( 7 % )
QSYS_lab4_hps_0_hps_io_border:border : 0 / 64140 ( 0 % )
sld_hub:auto_hub                     : 75 / 64140 ( < 1 % )
hard_block:auto_generated_inst       : 0 / 64140 ( 0 % )

Statistic                            :         -- Secondary logic registers
Top                                  : 249 / 64140 ( < 1 % )
QSYS_lab4_hps_0_hps_io_border:border : 0 / 64140 ( 0 % )
sld_hub:auto_hub                     : 4 / 64140 ( < 1 % )
hard_block:auto_generated_inst       : 0 / 64140 ( 0 % )

Statistic                            :     -- By function:
Top                                  : 
QSYS_lab4_hps_0_hps_io_border:border : 
sld_hub:auto_hub                     : 
hard_block:auto_generated_inst       : 

Statistic                            :         -- Design implementation registers
Top                                  : 4321
QSYS_lab4_hps_0_hps_io_border:border : 0
sld_hub:auto_hub                     : 75
hard_block:auto_generated_inst       : 0

Statistic                            :         -- Routing optimization registers
Top                                  : 116
QSYS_lab4_hps_0_hps_io_border:border : 0
sld_hub:auto_hub                     : 4
hard_block:auto_generated_inst       : 0

Statistic                            :  
Top                                  : 
QSYS_lab4_hps_0_hps_io_border:border : 
sld_hub:auto_hub                     : 
hard_block:auto_generated_inst       : 

Statistic                            :  
Top                                  : 
QSYS_lab4_hps_0_hps_io_border:border : 
sld_hub:auto_hub                     : 
hard_block:auto_generated_inst       : 

Statistic                            : Virtual pins
Top                                  : 0
QSYS_lab4_hps_0_hps_io_border:border : 0
sld_hub:auto_hub                     : 0
hard_block:auto_generated_inst       : 0

Statistic                            : I/O pins
Top                                  : 165
QSYS_lab4_hps_0_hps_io_border:border : 59
sld_hub:auto_hub                     : 0
hard_block:auto_generated_inst       : 3

Statistic                            : I/O registers
Top                                  : 119
QSYS_lab4_hps_0_hps_io_border:border : 176
sld_hub:auto_hub                     : 0
hard_block:auto_generated_inst       : 0

Statistic                            : Total block memory bits
Top                                  : 60638
QSYS_lab4_hps_0_hps_io_border:border : 0
sld_hub:auto_hub                     : 0
hard_block:auto_generated_inst       : 0

Statistic                            : Total block memory implementation bits
Top                                  : 143360
QSYS_lab4_hps_0_hps_io_border:border : 0
sld_hub:auto_hub                     : 0
hard_block:auto_generated_inst       : 0

Statistic                            : JTAG
Top                                  : 0 / 1 ( 0 % )
QSYS_lab4_hps_0_hps_io_border:border : 0 / 1 ( 0 % )
sld_hub:auto_hub                     : 0 / 1 ( 0 % )
hard_block:auto_generated_inst       : 1 / 1 ( 100 % )

Statistic                            : M10K block
Top                                  : 14 / 397 ( 3 % )
QSYS_lab4_hps_0_hps_io_border:border : 0 / 397 ( 0 % )
sld_hub:auto_hub                     : 0 / 397 ( 0 % )
hard_block:auto_generated_inst       : 0 / 397 ( 0 % )

Statistic                            : DLL
Top                                  : 0 / 4 ( 0 % )
QSYS_lab4_hps_0_hps_io_border:border : 1 / 4 ( 25 % )
sld_hub:auto_hub                     : 0 / 4 ( 0 % )
hard_block:auto_generated_inst       : 0 / 4 ( 0 % )

Statistic                            : Clock enable block
Top                                  : 0 / 116 ( 0 % )
QSYS_lab4_hps_0_hps_io_border:border : 0 / 116 ( 0 % )
sld_hub:auto_hub                     : 0 / 116 ( 0 % )
hard_block:auto_generated_inst       : 5 / 116 ( 4 % )

Statistic                            : Impedance control block
Top                                  : 0 / 4 ( 0 % )
QSYS_lab4_hps_0_hps_io_border:border : 1 / 4 ( 25 % )
sld_hub:auto_hub                     : 0 / 4 ( 0 % )
hard_block:auto_generated_inst       : 0 / 4 ( 0 % )

Statistic                            : Double data rate I/O output circuitry
Top                                  : 0 / 1325 ( 0 % )
QSYS_lab4_hps_0_hps_io_border:border : 186 / 1325 ( 14 % )
sld_hub:auto_hub                     : 0 / 1325 ( 0 % )
hard_block:auto_generated_inst       : 0 / 1325 ( 0 % )

Statistic                            : Double data rate I/O input circuitry
Top                                  : 16 / 400 ( 4 % )
QSYS_lab4_hps_0_hps_io_border:border : 32 / 400 ( 8 % )
sld_hub:auto_hub                     : 0 / 400 ( 0 % )
hard_block:auto_generated_inst       : 0 / 400 ( 0 % )

Statistic                            : Double data rate I/O output circuitry
Top                                  : 37 / 400 ( 9 % )
QSYS_lab4_hps_0_hps_io_border:border : 66 / 400 ( 16 % )
sld_hub:auto_hub                     : 0 / 400 ( 0 % )
hard_block:auto_generated_inst       : 0 / 400 ( 0 % )

Statistic                            : Double data rate I/O output enable circuitry
Top                                  : 16 / 425 ( 3 % )
QSYS_lab4_hps_0_hps_io_border:border : 40 / 425 ( 9 % )
sld_hub:auto_hub                     : 0 / 425 ( 0 % )
hard_block:auto_generated_inst       : 0 / 425 ( 0 % )

Statistic                            : Impedance logic block
Top                                  : 0 / 8 ( 0 % )
QSYS_lab4_hps_0_hps_io_border:border : 2 / 8 ( 25 % )
sld_hub:auto_hub                     : 0 / 8 ( 0 % )
hard_block:auto_generated_inst       : 0 / 8 ( 0 % )

Statistic                            : DQS pin delay chain
Top                                  : 0 / 25 ( 0 % )
QSYS_lab4_hps_0_hps_io_border:border : 4 / 25 ( 16 % )
sld_hub:auto_hub                     : 0 / 25 ( 0 % )
hard_block:auto_generated_inst       : 0 / 25 ( 0 % )

Statistic                            : DQS pin enable control
Top                                  : 0 / 25 ( 0 % )
QSYS_lab4_hps_0_hps_io_border:border : 4 / 25 ( 16 % )
sld_hub:auto_hub                     : 0 / 25 ( 0 % )
hard_block:auto_generated_inst       : 0 / 25 ( 0 % )

Statistic                            : Delay chain
Top                                  : 0 / 1300 ( 0 % )
QSYS_lab4_hps_0_hps_io_border:border : 124 / 1300 ( 9 % )
sld_hub:auto_hub                     : 0 / 1300 ( 0 % )
hard_block:auto_generated_inst       : 0 / 1300 ( 0 % )

Statistic                            : Pin configuration
Top                                  : 0 / 400 ( 0 % )
QSYS_lab4_hps_0_hps_io_border:border : 40 / 400 ( 10 % )
sld_hub:auto_hub                     : 0 / 400 ( 0 % )
hard_block:auto_generated_inst       : 0 / 400 ( 0 % )

Statistic                            : DQS pin configuration
Top                                  : 0 / 25 ( 0 % )
QSYS_lab4_hps_0_hps_io_border:border : 4 / 25 ( 16 % )
sld_hub:auto_hub                     : 0 / 25 ( 0 % )
hard_block:auto_generated_inst       : 0 / 25 ( 0 % )

Statistic                            : Signal Splitter
Top                                  : 0 / 400 ( 0 % )
QSYS_lab4_hps_0_hps_io_border:border : 5 / 400 ( 1 % )
sld_hub:auto_hub                     : 0 / 400 ( 0 % )
hard_block:auto_generated_inst       : 0 / 400 ( 0 % )

Statistic                            : Leveling delay chain
Top                                  : 0 / 36 ( 0 % )
QSYS_lab4_hps_0_hps_io_border:border : 6 / 36 ( 16 % )
sld_hub:auto_hub                     : 0 / 36 ( 0 % )
hard_block:auto_generated_inst       : 0 / 36 ( 0 % )

Statistic                            : Clock Phase Select
Top                                  : 0 / 175 ( 0 % )
QSYS_lab4_hps_0_hps_io_border:border : 26 / 175 ( 14 % )
sld_hub:auto_hub                     : 0 / 175 ( 0 % )
hard_block:auto_generated_inst       : 0 / 175 ( 0 % )

Statistic                            : Read FIFO Read Clock Select Block
Top                                  : 0 / 400 ( 0 % )
QSYS_lab4_hps_0_hps_io_border:border : 32 / 400 ( 8 % )
sld_hub:auto_hub                     : 0 / 400 ( 0 % )
hard_block:auto_generated_inst       : 0 / 400 ( 0 % )

Statistic                            : LFIFO
Top                                  : 0 / 25 ( 0 % )
QSYS_lab4_hps_0_hps_io_border:border : 4 / 25 ( 16 % )
sld_hub:auto_hub                     : 0 / 25 ( 0 % )
hard_block:auto_generated_inst       : 0 / 25 ( 0 % )

Statistic                            : HPS SDRAM PLL
Top                                  : 0 / 1 ( 0 % )
QSYS_lab4_hps_0_hps_io_border:border : 1 / 1 ( 100 % )
sld_hub:auto_hub                     : 0 / 1 ( 0 % )
hard_block:auto_generated_inst       : 0 / 1 ( 0 % )

Statistic                            : HPS SDMMC peripheral
Top                                  : 0 / 1 ( 0 % )
QSYS_lab4_hps_0_hps_io_border:border : 1 / 1 ( 100 % )
sld_hub:auto_hub                     : 0 / 1 ( 0 % )
hard_block:auto_generated_inst       : 0 / 1 ( 0 % )

Statistic                            : HPS UART peripheral
Top                                  : 0 / 2 ( 0 % )
QSYS_lab4_hps_0_hps_io_border:border : 1 / 2 ( 50 % )
sld_hub:auto_hub                     : 0 / 2 ( 0 % )
hard_block:auto_generated_inst       : 0 / 2 ( 0 % )

Statistic                            : HPS USB peripheral
Top                                  : 0 / 2 ( 0 % )
QSYS_lab4_hps_0_hps_io_border:border : 1 / 2 ( 50 % )
sld_hub:auto_hub                     : 0 / 2 ( 0 % )
hard_block:auto_generated_inst       : 0 / 2 ( 0 % )

Statistic                            : HPS DBG APB interface
Top                                  : 0 / 1 ( 0 % )
QSYS_lab4_hps_0_hps_io_border:border : 0 / 1 ( 0 % )
sld_hub:auto_hub                     : 0 / 1 ( 0 % )
hard_block:auto_generated_inst       : 1 / 1 ( 100 % )

Statistic                            : Fractional PLL
Top                                  : 0 / 6 ( 0 % )
QSYS_lab4_hps_0_hps_io_border:border : 0 / 6 ( 0 % )
sld_hub:auto_hub                     : 0 / 6 ( 0 % )
hard_block:auto_generated_inst       : 3 / 6 ( 50 % )

Statistic                            : Hard Memory Controller
Top                                  : 0 / 2 ( 0 % )
QSYS_lab4_hps_0_hps_io_border:border : 1 / 2 ( 50 % )
sld_hub:auto_hub                     : 0 / 2 ( 0 % )
hard_block:auto_generated_inst       : 0 / 2 ( 0 % )

Statistic                            : HPS boot from FPGA interface
Top                                  : 0 / 1 ( 0 % )
QSYS_lab4_hps_0_hps_io_border:border : 0 / 1 ( 0 % )
sld_hub:auto_hub                     : 0 / 1 ( 0 % )
hard_block:auto_generated_inst       : 1 / 1 ( 100 % )

Statistic                            : HPS clock resets interface
Top                                  : 0 / 1 ( 0 % )
QSYS_lab4_hps_0_hps_io_border:border : 0 / 1 ( 0 % )
sld_hub:auto_hub                     : 0 / 1 ( 0 % )
hard_block:auto_generated_inst       : 1 / 1 ( 100 % )

Statistic                            : FPGA-to-HPS interface
Top                                  : 0 / 1 ( 0 % )
QSYS_lab4_hps_0_hps_io_border:border : 0 / 1 ( 0 % )
sld_hub:auto_hub                     : 0 / 1 ( 0 % )
hard_block:auto_generated_inst       : 1 / 1 ( 100 % )

Statistic                            : HPS FPGA-to-SDRAM interface
Top                                  : 0 / 1 ( 0 % )
QSYS_lab4_hps_0_hps_io_border:border : 0 / 1 ( 0 % )
sld_hub:auto_hub                     : 0 / 1 ( 0 % )
hard_block:auto_generated_inst       : 1 / 1 ( 100 % )

Statistic                            : HPS-to-FPGA interface
Top                                  : 0 / 1 ( 0 % )
QSYS_lab4_hps_0_hps_io_border:border : 0 / 1 ( 0 % )
sld_hub:auto_hub                     : 0 / 1 ( 0 % )
hard_block:auto_generated_inst       : 1 / 1 ( 100 % )

Statistic                            : HPS-to-FPGA lightweight interface
Top                                  : 0 / 1 ( 0 % )
QSYS_lab4_hps_0_hps_io_border:border : 0 / 1 ( 0 % )
sld_hub:auto_hub                     : 0 / 1 ( 0 % )
hard_block:auto_generated_inst       : 1 / 1 ( 100 % )

Statistic                            : HPS interrupts interface
Top                                  : 0 / 1 ( 0 % )
QSYS_lab4_hps_0_hps_io_border:border : 0 / 1 ( 0 % )
sld_hub:auto_hub                     : 0 / 1 ( 0 % )
hard_block:auto_generated_inst       : 1 / 1 ( 100 % )

Statistic                            : HPS TPIU trace interface
Top                                  : 0 / 1 ( 0 % )
QSYS_lab4_hps_0_hps_io_border:border : 0 / 1 ( 0 % )
sld_hub:auto_hub                     : 0 / 1 ( 0 % )
hard_block:auto_generated_inst       : 1 / 1 ( 100 % )

Statistic                            : IR FIFO USERDES Block
Top                                  : 0 / 400 ( 0 % )
QSYS_lab4_hps_0_hps_io_border:border : 32 / 400 ( 8 % )
sld_hub:auto_hub                     : 0 / 400 ( 0 % )
hard_block:auto_generated_inst       : 0 / 400 ( 0 % )

Statistic                            : Hard Memory PHY
Top                                  : 0 / 2 ( 0 % )
QSYS_lab4_hps_0_hps_io_border:border : 1 / 2 ( 50 % )
sld_hub:auto_hub                     : 0 / 2 ( 0 % )
hard_block:auto_generated_inst       : 0 / 2 ( 0 % )

Statistic                            : PLL Output Counter
Top                                  : 0 / 54 ( 0 % )
QSYS_lab4_hps_0_hps_io_border:border : 0 / 54 ( 0 % )
sld_hub:auto_hub                     : 0 / 54 ( 0 % )
hard_block:auto_generated_inst       : 4 / 54 ( 7 % )

Statistic                            : PLL Reconfiguration Block
Top                                  : 0 / 6 ( 0 % )
QSYS_lab4_hps_0_hps_io_border:border : 0 / 6 ( 0 % )
sld_hub:auto_hub                     : 0 / 6 ( 0 % )
hard_block:auto_generated_inst       : 3 / 6 ( 50 % )

Statistic                            : PLL Reference Clock Select Block
Top                                  : 0 / 6 ( 0 % )
QSYS_lab4_hps_0_hps_io_border:border : 0 / 6 ( 0 % )
sld_hub:auto_hub                     : 0 / 6 ( 0 % )
hard_block:auto_generated_inst       : 3 / 6 ( 50 % )

Statistic                            : VFIFO
Top                                  : 0 / 25 ( 0 % )
QSYS_lab4_hps_0_hps_io_border:border : 4 / 25 ( 16 % )
sld_hub:auto_hub                     : 0 / 25 ( 0 % )
hard_block:auto_generated_inst       : 0 / 25 ( 0 % )

Statistic                            : 
Top                                  : 
QSYS_lab4_hps_0_hps_io_border:border : 
sld_hub:auto_hub                     : 
hard_block:auto_generated_inst       : 

Statistic                            : Connections
Top                                  : 
QSYS_lab4_hps_0_hps_io_border:border : 
sld_hub:auto_hub                     : 
hard_block:auto_generated_inst       : 

Statistic                            :     -- Input Connections
Top                                  : 5985
QSYS_lab4_hps_0_hps_io_border:border : 58
sld_hub:auto_hub                     : 114
hard_block:auto_generated_inst       : 231

Statistic                            :     -- Registered Input Connections
Top                                  : 4678
QSYS_lab4_hps_0_hps_io_border:border : 0
sld_hub:auto_hub                     : 88
hard_block:auto_generated_inst       : 0

Statistic                            :     -- Output Connections
Top                                  : 253
QSYS_lab4_hps_0_hps_io_border:border : 81
sld_hub:auto_hub                     : 98
hard_block:auto_generated_inst       : 5956

Statistic                            :     -- Registered Output Connections
Top                                  : 88
QSYS_lab4_hps_0_hps_io_border:border : 0
sld_hub:auto_hub                     : 97
hard_block:auto_generated_inst       : 0

Statistic                            : 
Top                                  : 
QSYS_lab4_hps_0_hps_io_border:border : 
sld_hub:auto_hub                     : 
hard_block:auto_generated_inst       : 

Statistic                            : Internal Connections
Top                                  : 
QSYS_lab4_hps_0_hps_io_border:border : 
sld_hub:auto_hub                     : 
hard_block:auto_generated_inst       : 

Statistic                            :     -- Total Connections
Top                                  : 35811
QSYS_lab4_hps_0_hps_io_border:border : 5133
sld_hub:auto_hub                     : 684
hard_block:auto_generated_inst       : 6315

Statistic                            :     -- Registered Connections
Top                                  : 21353
QSYS_lab4_hps_0_hps_io_border:border : 100
sld_hub:auto_hub                     : 504
hard_block:auto_generated_inst       : 0

Statistic                            : 
Top                                  : 
QSYS_lab4_hps_0_hps_io_border:border : 
sld_hub:auto_hub                     : 
hard_block:auto_generated_inst       : 

Statistic                            : External Connections
Top                                  : 
QSYS_lab4_hps_0_hps_io_border:border : 
sld_hub:auto_hub                     : 
hard_block:auto_generated_inst       : 

Statistic                            :     -- Top
Top                                  : 32
QSYS_lab4_hps_0_hps_io_border:border : 33
sld_hub:auto_hub                     : 98
hard_block:auto_generated_inst       : 6075

Statistic                            :     -- QSYS_lab4_hps_0_hps_io_border:border
Top                                  : 33
QSYS_lab4_hps_0_hps_io_border:border : 106
sld_hub:auto_hub                     : 0
hard_block:auto_generated_inst       : 0

Statistic                            :     -- sld_hub:auto_hub
Top                                  : 98
QSYS_lab4_hps_0_hps_io_border:border : 0
sld_hub:auto_hub                     : 2
hard_block:auto_generated_inst       : 112

Statistic                            :     -- hard_block:auto_generated_inst
Top                                  : 6075
QSYS_lab4_hps_0_hps_io_border:border : 0
sld_hub:auto_hub                     : 112
hard_block:auto_generated_inst       : 0

Statistic                            : 
Top                                  : 
QSYS_lab4_hps_0_hps_io_border:border : 
sld_hub:auto_hub                     : 
hard_block:auto_generated_inst       : 

Statistic                            : Partition Interface
Top                                  : 
QSYS_lab4_hps_0_hps_io_border:border : 
sld_hub:auto_hub                     : 
hard_block:auto_generated_inst       : 

Statistic                            :     -- Input Ports
Top                                  : 47
QSYS_lab4_hps_0_hps_io_border:border : 5
sld_hub:auto_hub                     : 35
hard_block:auto_generated_inst       : 235

Statistic                            :     -- Output Ports
Top                                  : 142
QSYS_lab4_hps_0_hps_io_border:border : 34
sld_hub:auto_hub                     : 53
hard_block:auto_generated_inst       : 418

Statistic                            :     -- Bidir Ports
Top                                  : 69
QSYS_lab4_hps_0_hps_io_border:border : 53
sld_hub:auto_hub                     : 0
hard_block:auto_generated_inst       : 0

Statistic                            : 
Top                                  : 
QSYS_lab4_hps_0_hps_io_border:border : 
sld_hub:auto_hub                     : 
hard_block:auto_generated_inst       : 

Statistic                            : Registered Ports
Top                                  : 
QSYS_lab4_hps_0_hps_io_border:border : 
sld_hub:auto_hub                     : 
hard_block:auto_generated_inst       : 

Statistic                            :     -- Registered Input Ports
Top                                  : 0
QSYS_lab4_hps_0_hps_io_border:border : 0
sld_hub:auto_hub                     : 3
hard_block:auto_generated_inst       : 0

Statistic                            :     -- Registered Output Ports
Top                                  : 0
QSYS_lab4_hps_0_hps_io_border:border : 0
sld_hub:auto_hub                     : 19
hard_block:auto_generated_inst       : 0

Statistic                            : 
Top                                  : 
QSYS_lab4_hps_0_hps_io_border:border : 
sld_hub:auto_hub                     : 
hard_block:auto_generated_inst       : 

Statistic                            : Port Connectivity
Top                                  : 
QSYS_lab4_hps_0_hps_io_border:border : 
sld_hub:auto_hub                     : 
hard_block:auto_generated_inst       : 

Statistic                            :     -- Input Ports driven by GND
Top                                  : 0
QSYS_lab4_hps_0_hps_io_border:border : 0
sld_hub:auto_hub                     : 1
hard_block:auto_generated_inst       : 0

Statistic                            :     -- Output Ports driven by GND
Top                                  : 0
QSYS_lab4_hps_0_hps_io_border:border : 0
sld_hub:auto_hub                     : 28
hard_block:auto_generated_inst       : 0

Statistic                            :     -- Input Ports driven by VCC
Top                                  : 0
QSYS_lab4_hps_0_hps_io_border:border : 0
sld_hub:auto_hub                     : 0
hard_block:auto_generated_inst       : 0

Statistic                            :     -- Output Ports driven by VCC
Top                                  : 0
QSYS_lab4_hps_0_hps_io_border:border : 0
sld_hub:auto_hub                     : 0
hard_block:auto_generated_inst       : 0

Statistic                            :     -- Input Ports with no Source
Top                                  : 0
QSYS_lab4_hps_0_hps_io_border:border : 0
sld_hub:auto_hub                     : 24
hard_block:auto_generated_inst       : 0

Statistic                            :     -- Output Ports with no Source
Top                                  : 0
QSYS_lab4_hps_0_hps_io_border:border : 0
sld_hub:auto_hub                     : 0
hard_block:auto_generated_inst       : 0

Statistic                            :     -- Input Ports with no Fanout
Top                                  : 0
QSYS_lab4_hps_0_hps_io_border:border : 0
sld_hub:auto_hub                     : 29
hard_block:auto_generated_inst       : 13

Statistic                            :     -- Output Ports with no Fanout
Top                                  : 0
QSYS_lab4_hps_0_hps_io_border:border : 0
sld_hub:auto_hub                     : 43
hard_block:auto_generated_inst       : 0
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Input Pins                                                                     ;
+--------------------------------------------------------------------------------+
Name                      : CLOCK_50
Pin #                     : AF14
I/O Bank                  : 3B
X coordinate              : 32
Y coordinate              : 0
Z coordinate              : 0
Combinational Fan-Out     : 1
Registered Fan-Out        : 0
Global                    : no
Input Register            : no
PCI I/O Enabled           : no
Bus Hold                  : no
Weak Pull Up              : Off
I/O Standard              : 2.5 V
Termination               : Off
Termination Control Block : --
Location assigned by      : User
Slew Rate                 : no

Name                      : HPS_DDR3_RZQ
Pin #                     : D27
I/O Bank                  : 6A
X coordinate              : 89
Y coordinate              : 80
Z coordinate              : 54
Combinational Fan-Out     : 1
Registered Fan-Out        : 0
Global                    : no
Input Register            : no
PCI I/O Enabled           : no
Bus Hold                  : no
Weak Pull Up              : Off
I/O Standard              : SSTL-15 Class I
Termination               : Off
Termination Control Block : --
Location assigned by      : Fitter
Slew Rate                 : no

Name                      : HPS_UART_RX
Pin #                     : B25
I/O Bank                  : 7A
X coordinate              : 79
Y coordinate              : 81
Z coordinate              : 7
Combinational Fan-Out     : 1
Registered Fan-Out        : 0
Global                    : no
Input Register            : no
PCI I/O Enabled           : no
Bus Hold                  : no
Weak Pull Up              : Off
I/O Standard              : 2.5 V
Termination               : Off
Termination Control Block : --
Location assigned by      : User
Slew Rate                 : no

Name                      : HPS_USB_CLKOUT
Pin #                     : N16
I/O Bank                  : 7D
X coordinate              : 52
Y coordinate              : 81
Z coordinate              : 4
Combinational Fan-Out     : 1
Registered Fan-Out        : 0
Global                    : no
Input Register            : no
PCI I/O Enabled           : no
Bus Hold                  : no
Weak Pull Up              : Off
I/O Standard              : 2.5 V
Termination               : Off
Termination Control Block : --
Location assigned by      : User
Slew Rate                 : no

Name                      : HPS_USB_DIR
Pin #                     : E14
I/O Bank                  : 7D
X coordinate              : 49
Y coordinate              : 81
Z coordinate              : 0
Combinational Fan-Out     : 1
Registered Fan-Out        : 0
Global                    : no
Input Register            : no
PCI I/O Enabled           : no
Bus Hold                  : no
Weak Pull Up              : Off
I/O Standard              : 2.5 V
Termination               : Off
Termination Control Block : --
Location assigned by      : User
Slew Rate                 : no

Name                      : HPS_USB_NXT
Pin #                     : A14
I/O Bank                  : 7D
X coordinate              : 49
Y coordinate              : 81
Z coordinate              : 6
Combinational Fan-Out     : 1
Registered Fan-Out        : 0
Global                    : no
Input Register            : no
PCI I/O Enabled           : no
Bus Hold                  : no
Weak Pull Up              : Off
I/O Standard              : 2.5 V
Termination               : Off
Termination Control Block : --
Location assigned by      : User
Slew Rate                 : no

Name                      : KEY[0]
Pin #                     : AA14
I/O Bank                  : 3B
X coordinate              : 36
Y coordinate              : 0
Z coordinate              : 0
Combinational Fan-Out     : 0
Registered Fan-Out        : 0
Global                    : no
Input Register            : no
PCI I/O Enabled           : no
Bus Hold                  : no
Weak Pull Up              : Off
I/O Standard              : 2.5 V
Termination               : Off
Termination Control Block : --
Location assigned by      : User
Slew Rate                 : no

Name                      : KEY[1]
Pin #                     : AA15
I/O Bank                  : 3B
X coordinate              : 36
Y coordinate              : 0
Z coordinate              : 17
Combinational Fan-Out     : 0
Registered Fan-Out        : 0
Global                    : no
Input Register            : no
PCI I/O Enabled           : no
Bus Hold                  : no
Weak Pull Up              : Off
I/O Standard              : 2.5 V
Termination               : Off
Termination Control Block : --
Location assigned by      : User
Slew Rate                 : no

Name                      : KEY[2]
Pin #                     : W15
I/O Bank                  : 3B
X coordinate              : 40
Y coordinate              : 0
Z coordinate              : 0
Combinational Fan-Out     : 0
Registered Fan-Out        : 0
Global                    : no
Input Register            : no
PCI I/O Enabled           : no
Bus Hold                  : no
Weak Pull Up              : Off
I/O Standard              : 2.5 V
Termination               : Off
Termination Control Block : --
Location assigned by      : User
Slew Rate                 : no

Name                      : KEY[3]
Pin #                     : Y16
I/O Bank                  : 3B
X coordinate              : 40
Y coordinate              : 0
Z coordinate              : 17
Combinational Fan-Out     : 0
Registered Fan-Out        : 0
Global                    : no
Input Register            : no
PCI I/O Enabled           : no
Bus Hold                  : no
Weak Pull Up              : Off
I/O Standard              : 2.5 V
Termination               : Off
Termination Control Block : --
Location assigned by      : User
Slew Rate                 : no

Name                      : SW[0]
Pin #                     : AB12
I/O Bank                  : 3A
X coordinate              : 12
Y coordinate              : 0
Z coordinate              : 17
Combinational Fan-Out     : 1
Registered Fan-Out        : 0
Global                    : no
Input Register            : no
PCI I/O Enabled           : no
Bus Hold                  : no
Weak Pull Up              : Off
I/O Standard              : 2.5 V
Termination               : Off
Termination Control Block : --
Location assigned by      : User
Slew Rate                 : no

Name                      : SW[1]
Pin #                     : AC12
I/O Bank                  : 3A
X coordinate              : 16
Y coordinate              : 0
Z coordinate              : 0
Combinational Fan-Out     : 1
Registered Fan-Out        : 0
Global                    : no
Input Register            : no
PCI I/O Enabled           : no
Bus Hold                  : no
Weak Pull Up              : Off
I/O Standard              : 2.5 V
Termination               : Off
Termination Control Block : --
Location assigned by      : User
Slew Rate                 : no

Name                      : SW[2]
Pin #                     : AF9
I/O Bank                  : 3A
X coordinate              : 8
Y coordinate              : 0
Z coordinate              : 34
Combinational Fan-Out     : 1
Registered Fan-Out        : 0
Global                    : no
Input Register            : no
PCI I/O Enabled           : no
Bus Hold                  : no
Weak Pull Up              : Off
I/O Standard              : 2.5 V
Termination               : Off
Termination Control Block : --
Location assigned by      : User
Slew Rate                 : no

Name                      : SW[3]
Pin #                     : AF10
I/O Bank                  : 3A
X coordinate              : 4
Y coordinate              : 0
Z coordinate              : 51
Combinational Fan-Out     : 1
Registered Fan-Out        : 0
Global                    : no
Input Register            : no
PCI I/O Enabled           : no
Bus Hold                  : no
Weak Pull Up              : Off
I/O Standard              : 2.5 V
Termination               : Off
Termination Control Block : --
Location assigned by      : User
Slew Rate                 : no

Name                      : SW[4]
Pin #                     : AD11
I/O Bank                  : 3A
X coordinate              : 2
Y coordinate              : 0
Z coordinate              : 40
Combinational Fan-Out     : 1
Registered Fan-Out        : 0
Global                    : no
Input Register            : no
PCI I/O Enabled           : no
Bus Hold                  : no
Weak Pull Up              : Off
I/O Standard              : 2.5 V
Termination               : Off
Termination Control Block : --
Location assigned by      : User
Slew Rate                 : no

Name                      : SW[5]
Pin #                     : AD12
I/O Bank                  : 3A
X coordinate              : 16
Y coordinate              : 0
Z coordinate              : 17
Combinational Fan-Out     : 1
Registered Fan-Out        : 0
Global                    : no
Input Register            : no
PCI I/O Enabled           : no
Bus Hold                  : no
Weak Pull Up              : Off
I/O Standard              : 2.5 V
Termination               : Off
Termination Control Block : --
Location assigned by      : User
Slew Rate                 : no

Name                      : SW[6]
Pin #                     : AE11
I/O Bank                  : 3A
X coordinate              : 4
Y coordinate              : 0
Z coordinate              : 34
Combinational Fan-Out     : 1
Registered Fan-Out        : 0
Global                    : no
Input Register            : no
PCI I/O Enabled           : no
Bus Hold                  : no
Weak Pull Up              : Off
I/O Standard              : 2.5 V
Termination               : Off
Termination Control Block : --
Location assigned by      : User
Slew Rate                 : no

Name                      : SW[7]
Pin #                     : AC9
I/O Bank                  : 3A
X coordinate              : 4
Y coordinate              : 0
Z coordinate              : 0
Combinational Fan-Out     : 1
Registered Fan-Out        : 0
Global                    : no
Input Register            : no
PCI I/O Enabled           : no
Bus Hold                  : no
Weak Pull Up              : Off
I/O Standard              : 2.5 V
Termination               : Off
Termination Control Block : --
Location assigned by      : User
Slew Rate                 : no

Name                      : SW[8]
Pin #                     : AD10
I/O Bank                  : 3A
X coordinate              : 4
Y coordinate              : 0
Z coordinate              : 17
Combinational Fan-Out     : 1
Registered Fan-Out        : 0
Global                    : no
Input Register            : no
PCI I/O Enabled           : no
Bus Hold                  : no
Weak Pull Up              : Off
I/O Standard              : 2.5 V
Termination               : Off
Termination Control Block : --
Location assigned by      : User
Slew Rate                 : no

Name                      : SW[9]
Pin #                     : AE12
I/O Bank                  : 3A
X coordinate              : 2
Y coordinate              : 0
Z coordinate              : 57
Combinational Fan-Out     : 1
Registered Fan-Out        : 0
Global                    : no
Input Register            : no
PCI I/O Enabled           : no
Bus Hold                  : no
Weak Pull Up              : Off
I/O Standard              : 2.5 V
Termination               : Off
Termination Control Block : --
Location assigned by      : User
Slew Rate                 : no
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Output Pins                                                                    ;
+--------------------------------------------------------------------------------+
Name                        : DRAM_ADDR[0]
Pin #                       : AK14
I/O Bank                    : 3B
X coordinate                : 40
Y coordinate                : 0
Z coordinate                : 51
Output Register             : yes
Output Enable Register      : no
Slew Rate                   : 1
PCI I/O Enabled             : no
Open Drain                  : no
TRI Primitive               : no
Bus Hold                    : no
Weak Pull Up                : Off
I/O Standard                : 2.5 V
Current Strength            : Default
Termination                 : Series 50 Ohm without Calibration
Termination Control Block   : --
Output Buffer Pre-emphasis  : no
Voltage Output Differential : no
Output Buffer Delay         : 0
Output Buffer Delay Control : Off
Location assigned by        : User
Output Enable Source        : -
Output Enable Group         : -

Name                        : DRAM_ADDR[10]
Pin #                       : AG12
I/O Bank                    : 3B
X coordinate                : 26
Y coordinate                : 0
Z coordinate                : 40
Output Register             : yes
Output Enable Register      : no
Slew Rate                   : 1
PCI I/O Enabled             : no
Open Drain                  : no
TRI Primitive               : no
Bus Hold                    : no
Weak Pull Up                : Off
I/O Standard                : 2.5 V
Current Strength            : Default
Termination                 : Series 50 Ohm without Calibration
Termination Control Block   : --
Output Buffer Pre-emphasis  : no
Voltage Output Differential : no
Output Buffer Delay         : 0
Output Buffer Delay Control : Off
Location assigned by        : User
Output Enable Source        : -
Output Enable Group         : -

Name                        : DRAM_ADDR[11]
Pin #                       : AH13
I/O Bank                    : 3B
X coordinate                : 30
Y coordinate                : 0
Z coordinate                : 0
Output Register             : yes
Output Enable Register      : no
Slew Rate                   : 1
PCI I/O Enabled             : no
Open Drain                  : no
TRI Primitive               : no
Bus Hold                    : no
Weak Pull Up                : Off
I/O Standard                : 2.5 V
Current Strength            : Default
Termination                 : Series 50 Ohm without Calibration
Termination Control Block   : --
Output Buffer Pre-emphasis  : no
Voltage Output Differential : no
Output Buffer Delay         : 0
Output Buffer Delay Control : Off
Location assigned by        : User
Output Enable Source        : -
Output Enable Group         : -

Name                        : DRAM_ADDR[12]
Pin #                       : AJ14
I/O Bank                    : 3B
X coordinate                : 40
Y coordinate                : 0
Z coordinate                : 34
Output Register             : yes
Output Enable Register      : no
Slew Rate                   : 1
PCI I/O Enabled             : no
Open Drain                  : no
TRI Primitive               : no
Bus Hold                    : no
Weak Pull Up                : Off
I/O Standard                : 2.5 V
Current Strength            : Default
Termination                 : Series 50 Ohm without Calibration
Termination Control Block   : --
Output Buffer Pre-emphasis  : no
Voltage Output Differential : no
Output Buffer Delay         : 0
Output Buffer Delay Control : Off
Location assigned by        : User
Output Enable Source        : -
Output Enable Group         : -

Name                        : DRAM_ADDR[1]
Pin #                       : AH14
I/O Bank                    : 3B
X coordinate                : 30
Y coordinate                : 0
Z coordinate                : 17
Output Register             : yes
Output Enable Register      : no
Slew Rate                   : 1
PCI I/O Enabled             : no
Open Drain                  : no
TRI Primitive               : no
Bus Hold                    : no
Weak Pull Up                : Off
I/O Standard                : 2.5 V
Current Strength            : Default
Termination                 : Series 50 Ohm without Calibration
Termination Control Block   : --
Output Buffer Pre-emphasis  : no
Voltage Output Differential : no
Output Buffer Delay         : 0
Output Buffer Delay Control : Off
Location assigned by        : User
Output Enable Source        : -
Output Enable Group         : -

Name                        : DRAM_ADDR[2]
Pin #                       : AG15
I/O Bank                    : 3B
X coordinate                : 38
Y coordinate                : 0
Z coordinate                : 0
Output Register             : yes
Output Enable Register      : no
Slew Rate                   : 1
PCI I/O Enabled             : no
Open Drain                  : no
TRI Primitive               : no
Bus Hold                    : no
Weak Pull Up                : Off
I/O Standard                : 2.5 V
Current Strength            : Default
Termination                 : Series 50 Ohm without Calibration
Termination Control Block   : --
Output Buffer Pre-emphasis  : no
Voltage Output Differential : no
Output Buffer Delay         : 0
Output Buffer Delay Control : Off
Location assigned by        : User
Output Enable Source        : -
Output Enable Group         : -

Name                        : DRAM_ADDR[3]
Pin #                       : AE14
I/O Bank                    : 3B
X coordinate                : 24
Y coordinate                : 0
Z coordinate                : 17
Output Register             : yes
Output Enable Register      : no
Slew Rate                   : 1
PCI I/O Enabled             : no
Open Drain                  : no
TRI Primitive               : no
Bus Hold                    : no
Weak Pull Up                : Off
I/O Standard                : 2.5 V
Current Strength            : Default
Termination                 : Series 50 Ohm without Calibration
Termination Control Block   : --
Output Buffer Pre-emphasis  : no
Voltage Output Differential : no
Output Buffer Delay         : 0
Output Buffer Delay Control : Off
Location assigned by        : User
Output Enable Source        : -
Output Enable Group         : -

Name                        : DRAM_ADDR[4]
Pin #                       : AB15
I/O Bank                    : 3B
X coordinate                : 28
Y coordinate                : 0
Z coordinate                : 0
Output Register             : yes
Output Enable Register      : no
Slew Rate                   : 1
PCI I/O Enabled             : no
Open Drain                  : no
TRI Primitive               : no
Bus Hold                    : no
Weak Pull Up                : Off
I/O Standard                : 2.5 V
Current Strength            : Default
Termination                 : Series 50 Ohm without Calibration
Termination Control Block   : --
Output Buffer Pre-emphasis  : no
Voltage Output Differential : no
Output Buffer Delay         : 0
Output Buffer Delay Control : Off
Location assigned by        : User
Output Enable Source        : -
Output Enable Group         : -

Name                        : DRAM_ADDR[5]
Pin #                       : AC14
I/O Bank                    : 3B
X coordinate                : 28
Y coordinate                : 0
Z coordinate                : 17
Output Register             : yes
Output Enable Register      : no
Slew Rate                   : 1
PCI I/O Enabled             : no
Open Drain                  : no
TRI Primitive               : no
Bus Hold                    : no
Weak Pull Up                : Off
I/O Standard                : 2.5 V
Current Strength            : Default
Termination                 : Series 50 Ohm without Calibration
Termination Control Block   : --
Output Buffer Pre-emphasis  : no
Voltage Output Differential : no
Output Buffer Delay         : 0
Output Buffer Delay Control : Off
Location assigned by        : User
Output Enable Source        : -
Output Enable Group         : -

Name                        : DRAM_ADDR[6]
Pin #                       : AD14
I/O Bank                    : 3B
X coordinate                : 24
Y coordinate                : 0
Z coordinate                : 0
Output Register             : yes
Output Enable Register      : no
Slew Rate                   : 1
PCI I/O Enabled             : no
Open Drain                  : no
TRI Primitive               : no
Bus Hold                    : no
Weak Pull Up                : Off
I/O Standard                : 2.5 V
Current Strength            : Default
Termination                 : Series 50 Ohm without Calibration
Termination Control Block   : --
Output Buffer Pre-emphasis  : no
Voltage Output Differential : no
Output Buffer Delay         : 0
Output Buffer Delay Control : Off
Location assigned by        : User
Output Enable Source        : -
Output Enable Group         : -

Name                        : DRAM_ADDR[7]
Pin #                       : AF15
I/O Bank                    : 3B
X coordinate                : 32
Y coordinate                : 0
Z coordinate                : 17
Output Register             : yes
Output Enable Register      : no
Slew Rate                   : 1
PCI I/O Enabled             : no
Open Drain                  : no
TRI Primitive               : no
Bus Hold                    : no
Weak Pull Up                : Off
I/O Standard                : 2.5 V
Current Strength            : Default
Termination                 : Series 50 Ohm without Calibration
Termination Control Block   : --
Output Buffer Pre-emphasis  : no
Voltage Output Differential : no
Output Buffer Delay         : 0
Output Buffer Delay Control : Off
Location assigned by        : User
Output Enable Source        : -
Output Enable Group         : -

Name                        : DRAM_ADDR[8]
Pin #                       : AH15
I/O Bank                    : 3B
X coordinate                : 38
Y coordinate                : 0
Z coordinate                : 17
Output Register             : yes
Output Enable Register      : no
Slew Rate                   : 1
PCI I/O Enabled             : no
Open Drain                  : no
TRI Primitive               : no
Bus Hold                    : no
Weak Pull Up                : Off
I/O Standard                : 2.5 V
Current Strength            : Default
Termination                 : Series 50 Ohm without Calibration
Termination Control Block   : --
Output Buffer Pre-emphasis  : no
Voltage Output Differential : no
Output Buffer Delay         : 0
Output Buffer Delay Control : Off
Location assigned by        : User
Output Enable Source        : -
Output Enable Group         : -

Name                        : DRAM_ADDR[9]
Pin #                       : AG13
I/O Bank                    : 3B
X coordinate                : 26
Y coordinate                : 0
Z coordinate                : 57
Output Register             : yes
Output Enable Register      : no
Slew Rate                   : 1
PCI I/O Enabled             : no
Open Drain                  : no
TRI Primitive               : no
Bus Hold                    : no
Weak Pull Up                : Off
I/O Standard                : 2.5 V
Current Strength            : Default
Termination                 : Series 50 Ohm without Calibration
Termination Control Block   : --
Output Buffer Pre-emphasis  : no
Voltage Output Differential : no
Output Buffer Delay         : 0
Output Buffer Delay Control : Off
Location assigned by        : User
Output Enable Source        : -
Output Enable Group         : -

Name                        : DRAM_BA[0]
Pin #                       : AF13
I/O Bank                    : 3B
X coordinate                : 22
Y coordinate                : 0
Z coordinate                : 17
Output Register             : yes
Output Enable Register      : no
Slew Rate                   : 1
PCI I/O Enabled             : no
Open Drain                  : no
TRI Primitive               : no
Bus Hold                    : no
Weak Pull Up                : Off
I/O Standard                : 2.5 V
Current Strength            : Default
Termination                 : Series 50 Ohm without Calibration
Termination Control Block   : --
Output Buffer Pre-emphasis  : no
Voltage Output Differential : no
Output Buffer Delay         : 0
Output Buffer Delay Control : Off
Location assigned by        : User
Output Enable Source        : -
Output Enable Group         : -

Name                        : DRAM_BA[1]
Pin #                       : AJ12
I/O Bank                    : 3B
X coordinate                : 38
Y coordinate                : 0
Z coordinate                : 51
Output Register             : yes
Output Enable Register      : no
Slew Rate                   : 1
PCI I/O Enabled             : no
Open Drain                  : no
TRI Primitive               : no
Bus Hold                    : no
Weak Pull Up                : Off
I/O Standard                : 2.5 V
Current Strength            : Default
Termination                 : Series 50 Ohm without Calibration
Termination Control Block   : --
Output Buffer Pre-emphasis  : no
Voltage Output Differential : no
Output Buffer Delay         : 0
Output Buffer Delay Control : Off
Location assigned by        : User
Output Enable Source        : -
Output Enable Group         : -

Name                        : DRAM_CAS_N
Pin #                       : AF11
I/O Bank                    : 3B
X coordinate                : 18
Y coordinate                : 0
Z coordinate                : 40
Output Register             : yes
Output Enable Register      : no
Slew Rate                   : 1
PCI I/O Enabled             : no
Open Drain                  : no
TRI Primitive               : no
Bus Hold                    : no
Weak Pull Up                : Off
I/O Standard                : 2.5 V
Current Strength            : Default
Termination                 : Series 50 Ohm without Calibration
Termination Control Block   : --
Output Buffer Pre-emphasis  : no
Voltage Output Differential : no
Output Buffer Delay         : 0
Output Buffer Delay Control : Off
Location assigned by        : User
Output Enable Source        : -
Output Enable Group         : -

Name                        : DRAM_CKE
Pin #                       : AK13
I/O Bank                    : 3B
X coordinate                : 36
Y coordinate                : 0
Z coordinate                : 51
Output Register             : no
Output Enable Register      : no
Slew Rate                   : 1
PCI I/O Enabled             : no
Open Drain                  : no
TRI Primitive               : no
Bus Hold                    : no
Weak Pull Up                : Off
I/O Standard                : 2.5 V
Current Strength            : Default
Termination                 : Series 50 Ohm without Calibration
Termination Control Block   : --
Output Buffer Pre-emphasis  : no
Voltage Output Differential : no
Output Buffer Delay         : 0
Output Buffer Delay Control : Off
Location assigned by        : User
Output Enable Source        : -
Output Enable Group         : -

Name                        : DRAM_CLK
Pin #                       : AH12
I/O Bank                    : 3B
X coordinate                : 38
Y coordinate                : 0
Z coordinate                : 34
Output Register             : no
Output Enable Register      : no
Slew Rate                   : 1
PCI I/O Enabled             : no
Open Drain                  : no
TRI Primitive               : no
Bus Hold                    : no
Weak Pull Up                : Off
I/O Standard                : 2.5 V
Current Strength            : Default
Termination                 : Series 50 Ohm without Calibration
Termination Control Block   : --
Output Buffer Pre-emphasis  : no
Voltage Output Differential : no
Output Buffer Delay         : 0
Output Buffer Delay Control : Off
Location assigned by        : User
Output Enable Source        : -
Output Enable Group         : -

Name                        : DRAM_CS_N
Pin #                       : AG11
I/O Bank                    : 3B
X coordinate                : 18
Y coordinate                : 0
Z coordinate                : 57
Output Register             : yes
Output Enable Register      : no
Slew Rate                   : 1
PCI I/O Enabled             : no
Open Drain                  : no
TRI Primitive               : no
Bus Hold                    : no
Weak Pull Up                : Off
I/O Standard                : 2.5 V
Current Strength            : Default
Termination                 : Series 50 Ohm without Calibration
Termination Control Block   : --
Output Buffer Pre-emphasis  : no
Voltage Output Differential : no
Output Buffer Delay         : 0
Output Buffer Delay Control : Off
Location assigned by        : User
Output Enable Source        : -
Output Enable Group         : -

Name                        : DRAM_LDQM
Pin #                       : AB13
I/O Bank                    : 3B
X coordinate                : 20
Y coordinate                : 0
Z coordinate                : 17
Output Register             : yes
Output Enable Register      : no
Slew Rate                   : 1
PCI I/O Enabled             : no
Open Drain                  : no
TRI Primitive               : no
Bus Hold                    : no
Weak Pull Up                : Off
I/O Standard                : 2.5 V
Current Strength            : Default
Termination                 : Series 50 Ohm without Calibration
Termination Control Block   : --
Output Buffer Pre-emphasis  : no
Voltage Output Differential : no
Output Buffer Delay         : 0
Output Buffer Delay Control : Off
Location assigned by        : User
Output Enable Source        : -
Output Enable Group         : -

Name                        : DRAM_RAS_N
Pin #                       : AE13
I/O Bank                    : 3B
X coordinate                : 22
Y coordinate                : 0
Z coordinate                : 0
Output Register             : yes
Output Enable Register      : no
Slew Rate                   : 1
PCI I/O Enabled             : no
Open Drain                  : no
TRI Primitive               : no
Bus Hold                    : no
Weak Pull Up                : Off
I/O Standard                : 2.5 V
Current Strength            : Default
Termination                 : Series 50 Ohm without Calibration
Termination Control Block   : --
Output Buffer Pre-emphasis  : no
Voltage Output Differential : no
Output Buffer Delay         : 0
Output Buffer Delay Control : Off
Location assigned by        : User
Output Enable Source        : -
Output Enable Group         : -

Name                        : DRAM_UDQM
Pin #                       : AK12
I/O Bank                    : 3B
X coordinate                : 36
Y coordinate                : 0
Z coordinate                : 34
Output Register             : yes
Output Enable Register      : no
Slew Rate                   : 1
PCI I/O Enabled             : no
Open Drain                  : no
TRI Primitive               : no
Bus Hold                    : no
Weak Pull Up                : Off
I/O Standard                : 2.5 V
Current Strength            : Default
Termination                 : Series 50 Ohm without Calibration
Termination Control Block   : --
Output Buffer Pre-emphasis  : no
Voltage Output Differential : no
Output Buffer Delay         : 0
Output Buffer Delay Control : Off
Location assigned by        : User
Output Enable Source        : -
Output Enable Group         : -

Name                        : DRAM_WE_N
Pin #                       : AA13
I/O Bank                    : 3B
X coordinate                : 20
Y coordinate                : 0
Z coordinate                : 0
Output Register             : yes
Output Enable Register      : no
Slew Rate                   : 1
PCI I/O Enabled             : no
Open Drain                  : no
TRI Primitive               : no
Bus Hold                    : no
Weak Pull Up                : Off
I/O Standard                : 2.5 V
Current Strength            : Default
Termination                 : Series 50 Ohm without Calibration
Termination Control Block   : --
Output Buffer Pre-emphasis  : no
Voltage Output Differential : no
Output Buffer Delay         : 0
Output Buffer Delay Control : Off
Location assigned by        : User
Output Enable Source        : -
Output Enable Group         : -

Name                        : HEX0[0]
Pin #                       : AE26
I/O Bank                    : 5A
X coordinate                : 89
Y coordinate                : 8
Z coordinate                : 37
Output Register             : no
Output Enable Register      : no
Slew Rate                   : 1
PCI I/O Enabled             : no
Open Drain                  : no
TRI Primitive               : no
Bus Hold                    : no
Weak Pull Up                : Off
I/O Standard                : 2.5 V
Current Strength            : Default
Termination                 : Series 50 Ohm without Calibration
Termination Control Block   : --
Output Buffer Pre-emphasis  : no
Voltage Output Differential : no
Output Buffer Delay         : 0
Output Buffer Delay Control : Off
Location assigned by        : User
Output Enable Source        : -
Output Enable Group         : -

Name                        : HEX0[1]
Pin #                       : AE27
I/O Bank                    : 5A
X coordinate                : 89
Y coordinate                : 11
Z coordinate                : 77
Output Register             : no
Output Enable Register      : no
Slew Rate                   : 1
PCI I/O Enabled             : no
Open Drain                  : no
TRI Primitive               : no
Bus Hold                    : no
Weak Pull Up                : Off
I/O Standard                : 2.5 V
Current Strength            : Default
Termination                 : Series 50 Ohm without Calibration
Termination Control Block   : --
Output Buffer Pre-emphasis  : no
Voltage Output Differential : no
Output Buffer Delay         : 0
Output Buffer Delay Control : Off
Location assigned by        : User
Output Enable Source        : -
Output Enable Group         : -

Name                        : HEX0[2]
Pin #                       : AE28
I/O Bank                    : 5A
X coordinate                : 89
Y coordinate                : 11
Z coordinate                : 94
Output Register             : no
Output Enable Register      : no
Slew Rate                   : 1
PCI I/O Enabled             : no
Open Drain                  : no
TRI Primitive               : no
Bus Hold                    : no
Weak Pull Up                : Off
I/O Standard                : 2.5 V
Current Strength            : Default
Termination                 : Series 50 Ohm without Calibration
Termination Control Block   : --
Output Buffer Pre-emphasis  : no
Voltage Output Differential : no
Output Buffer Delay         : 0
Output Buffer Delay Control : Off
Location assigned by        : User
Output Enable Source        : -
Output Enable Group         : -

Name                        : HEX0[3]
Pin #                       : AG27
I/O Bank                    : 5A
X coordinate                : 89
Y coordinate                : 4
Z coordinate                : 77
Output Register             : no
Output Enable Register      : no
Slew Rate                   : 1
PCI I/O Enabled             : no
Open Drain                  : no
TRI Primitive               : no
Bus Hold                    : no
Weak Pull Up                : Off
I/O Standard                : 2.5 V
Current Strength            : Default
Termination                 : Series 50 Ohm without Calibration
Termination Control Block   : --
Output Buffer Pre-emphasis  : no
Voltage Output Differential : no
Output Buffer Delay         : 0
Output Buffer Delay Control : Off
Location assigned by        : User
Output Enable Source        : -
Output Enable Group         : -

Name                        : HEX0[4]
Pin #                       : AF28
I/O Bank                    : 5A
X coordinate                : 89
Y coordinate                : 13
Z coordinate                : 54
Output Register             : no
Output Enable Register      : no
Slew Rate                   : 1
PCI I/O Enabled             : no
Open Drain                  : no
TRI Primitive               : no
Bus Hold                    : no
Weak Pull Up                : Off
I/O Standard                : 2.5 V
Current Strength            : Default
Termination                 : Series 50 Ohm without Calibration
Termination Control Block   : --
Output Buffer Pre-emphasis  : no
Voltage Output Differential : no
Output Buffer Delay         : 0
Output Buffer Delay Control : Off
Location assigned by        : User
Output Enable Source        : -
Output Enable Group         : -

Name                        : HEX0[5]
Pin #                       : AG28
I/O Bank                    : 5A
X coordinate                : 89
Y coordinate                : 13
Z coordinate                : 37
Output Register             : no
Output Enable Register      : no
Slew Rate                   : 1
PCI I/O Enabled             : no
Open Drain                  : no
TRI Primitive               : no
Bus Hold                    : no
Weak Pull Up                : Off
I/O Standard                : 2.5 V
Current Strength            : Default
Termination                 : Series 50 Ohm without Calibration
Termination Control Block   : --
Output Buffer Pre-emphasis  : no
Voltage Output Differential : no
Output Buffer Delay         : 0
Output Buffer Delay Control : Off
Location assigned by        : User
Output Enable Source        : -
Output Enable Group         : -

Name                        : HEX0[6]
Pin #                       : AH28
I/O Bank                    : 5A
X coordinate                : 89
Y coordinate                : 4
Z coordinate                : 94
Output Register             : no
Output Enable Register      : no
Slew Rate                   : 1
PCI I/O Enabled             : no
Open Drain                  : no
TRI Primitive               : no
Bus Hold                    : no
Weak Pull Up                : Off
I/O Standard                : 2.5 V
Current Strength            : Default
Termination                 : Series 50 Ohm without Calibration
Termination Control Block   : --
Output Buffer Pre-emphasis  : no
Voltage Output Differential : no
Output Buffer Delay         : 0
Output Buffer Delay Control : Off
Location assigned by        : User
Output Enable Source        : -
Output Enable Group         : -

Name                        : HEX1[0]
Pin #                       : AJ29
I/O Bank                    : 5A
X coordinate                : 89
Y coordinate                : 6
Z coordinate                : 37
Output Register             : no
Output Enable Register      : no
Slew Rate                   : 1
PCI I/O Enabled             : no
Open Drain                  : no
TRI Primitive               : no
Bus Hold                    : no
Weak Pull Up                : Off
I/O Standard                : 2.5 V
Current Strength            : Default
Termination                 : Series 50 Ohm without Calibration
Termination Control Block   : --
Output Buffer Pre-emphasis  : no
Voltage Output Differential : no
Output Buffer Delay         : 0
Output Buffer Delay Control : Off
Location assigned by        : User
Output Enable Source        : -
Output Enable Group         : -

Name                        : HEX1[1]
Pin #                       : AH29
I/O Bank                    : 5A
X coordinate                : 89
Y coordinate                : 6
Z coordinate                : 54
Output Register             : no
Output Enable Register      : no
Slew Rate                   : 1
PCI I/O Enabled             : no
Open Drain                  : no
TRI Primitive               : no
Bus Hold                    : no
Weak Pull Up                : Off
I/O Standard                : 2.5 V
Current Strength            : Default
Termination                 : Series 50 Ohm without Calibration
Termination Control Block   : --
Output Buffer Pre-emphasis  : no
Voltage Output Differential : no
Output Buffer Delay         : 0
Output Buffer Delay Control : Off
Location assigned by        : User
Output Enable Source        : -
Output Enable Group         : -

Name                        : HEX1[2]
Pin #                       : AH30
I/O Bank                    : 5A
X coordinate                : 89
Y coordinate                : 16
Z coordinate                : 37
Output Register             : no
Output Enable Register      : no
Slew Rate                   : 1
PCI I/O Enabled             : no
Open Drain                  : no
TRI Primitive               : no
Bus Hold                    : no
Weak Pull Up                : Off
I/O Standard                : 2.5 V
Current Strength            : Default
Termination                 : Series 50 Ohm without Calibration
Termination Control Block   : --
Output Buffer Pre-emphasis  : no
Voltage Output Differential : no
Output Buffer Delay         : 0
Output Buffer Delay Control : Off
Location assigned by        : User
Output Enable Source        : -
Output Enable Group         : -

Name                        : HEX1[3]
Pin #                       : AG30
I/O Bank                    : 5A
X coordinate                : 89
Y coordinate                : 16
Z coordinate                : 54
Output Register             : no
Output Enable Register      : no
Slew Rate                   : 1
PCI I/O Enabled             : no
Open Drain                  : no
TRI Primitive               : no
Bus Hold                    : no
Weak Pull Up                : Off
I/O Standard                : 2.5 V
Current Strength            : Default
Termination                 : Series 50 Ohm without Calibration
Termination Control Block   : --
Output Buffer Pre-emphasis  : no
Voltage Output Differential : no
Output Buffer Delay         : 0
Output Buffer Delay Control : Off
Location assigned by        : User
Output Enable Source        : -
Output Enable Group         : -

Name                        : HEX1[4]
Pin #                       : AF29
I/O Bank                    : 5A
X coordinate                : 89
Y coordinate                : 15
Z coordinate                : 37
Output Register             : no
Output Enable Register      : no
Slew Rate                   : 1
PCI I/O Enabled             : no
Open Drain                  : no
TRI Primitive               : no
Bus Hold                    : no
Weak Pull Up                : Off
I/O Standard                : 2.5 V
Current Strength            : Default
Termination                 : Series 50 Ohm without Calibration
Termination Control Block   : --
Output Buffer Pre-emphasis  : no
Voltage Output Differential : no
Output Buffer Delay         : 0
Output Buffer Delay Control : Off
Location assigned by        : User
Output Enable Source        : -
Output Enable Group         : -

Name                        : HEX1[5]
Pin #                       : AF30
I/O Bank                    : 5A
X coordinate                : 89
Y coordinate                : 15
Z coordinate                : 54
Output Register             : no
Output Enable Register      : no
Slew Rate                   : 1
PCI I/O Enabled             : no
Open Drain                  : no
TRI Primitive               : no
Bus Hold                    : no
Weak Pull Up                : Off
I/O Standard                : 2.5 V
Current Strength            : Default
Termination                 : Series 50 Ohm without Calibration
Termination Control Block   : --
Output Buffer Pre-emphasis  : no
Voltage Output Differential : no
Output Buffer Delay         : 0
Output Buffer Delay Control : Off
Location assigned by        : User
Output Enable Source        : -
Output Enable Group         : -

Name                        : HEX1[6]
Pin #                       : AD27
I/O Bank                    : 5A
X coordinate                : 89
Y coordinate                : 8
Z coordinate                : 54
Output Register             : no
Output Enable Register      : no
Slew Rate                   : 1
PCI I/O Enabled             : no
Open Drain                  : no
TRI Primitive               : no
Bus Hold                    : no
Weak Pull Up                : Off
I/O Standard                : 2.5 V
Current Strength            : Default
Termination                 : Series 50 Ohm without Calibration
Termination Control Block   : --
Output Buffer Pre-emphasis  : no
Voltage Output Differential : no
Output Buffer Delay         : 0
Output Buffer Delay Control : Off
Location assigned by        : User
Output Enable Source        : -
Output Enable Group         : -

Name                        : HEX2[0]
Pin #                       : AB23
I/O Bank                    : 5A
X coordinate                : 89
Y coordinate                : 9
Z coordinate                : 20
Output Register             : no
Output Enable Register      : no
Slew Rate                   : 1
PCI I/O Enabled             : no
Open Drain                  : no
TRI Primitive               : no
Bus Hold                    : no
Weak Pull Up                : Off
I/O Standard                : 2.5 V
Current Strength            : Default
Termination                 : Series 50 Ohm without Calibration
Termination Control Block   : --
Output Buffer Pre-emphasis  : no
Voltage Output Differential : no
Output Buffer Delay         : 0
Output Buffer Delay Control : Off
Location assigned by        : User
Output Enable Source        : -
Output Enable Group         : -

Name                        : HEX2[1]
Pin #                       : AE29
I/O Bank                    : 5B
X coordinate                : 89
Y coordinate                : 23
Z coordinate                : 37
Output Register             : no
Output Enable Register      : no
Slew Rate                   : 1
PCI I/O Enabled             : no
Open Drain                  : no
TRI Primitive               : no
Bus Hold                    : no
Weak Pull Up                : Off
I/O Standard                : 2.5 V
Current Strength            : Default
Termination                 : Series 50 Ohm without Calibration
Termination Control Block   : --
Output Buffer Pre-emphasis  : no
Voltage Output Differential : no
Output Buffer Delay         : 0
Output Buffer Delay Control : Off
Location assigned by        : User
Output Enable Source        : -
Output Enable Group         : -

Name                        : HEX2[2]
Pin #                       : AD29
I/O Bank                    : 5B
X coordinate                : 89
Y coordinate                : 23
Z coordinate                : 54
Output Register             : no
Output Enable Register      : no
Slew Rate                   : 1
PCI I/O Enabled             : no
Open Drain                  : no
TRI Primitive               : no
Bus Hold                    : no
Weak Pull Up                : Off
I/O Standard                : 2.5 V
Current Strength            : Default
Termination                 : Series 50 Ohm without Calibration
Termination Control Block   : --
Output Buffer Pre-emphasis  : no
Voltage Output Differential : no
Output Buffer Delay         : 0
Output Buffer Delay Control : Off
Location assigned by        : User
Output Enable Source        : -
Output Enable Group         : -

Name                        : HEX2[3]
Pin #                       : AC28
I/O Bank                    : 5B
X coordinate                : 89
Y coordinate                : 20
Z coordinate                : 77
Output Register             : no
Output Enable Register      : no
Slew Rate                   : 1
PCI I/O Enabled             : no
Open Drain                  : no
TRI Primitive               : no
Bus Hold                    : no
Weak Pull Up                : Off
I/O Standard                : 2.5 V
Current Strength            : Default
Termination                 : Series 50 Ohm without Calibration
Termination Control Block   : --
Output Buffer Pre-emphasis  : no
Voltage Output Differential : no
Output Buffer Delay         : 0
Output Buffer Delay Control : Off
Location assigned by        : User
Output Enable Source        : -
Output Enable Group         : -

Name                        : HEX2[4]
Pin #                       : AD30
I/O Bank                    : 5B
X coordinate                : 89
Y coordinate                : 25
Z coordinate                : 37
Output Register             : no
Output Enable Register      : no
Slew Rate                   : 1
PCI I/O Enabled             : no
Open Drain                  : no
TRI Primitive               : no
Bus Hold                    : no
Weak Pull Up                : Off
I/O Standard                : 2.5 V
Current Strength            : Default
Termination                 : Series 50 Ohm without Calibration
Termination Control Block   : --
Output Buffer Pre-emphasis  : no
Voltage Output Differential : no
Output Buffer Delay         : 0
Output Buffer Delay Control : Off
Location assigned by        : User
Output Enable Source        : -
Output Enable Group         : -

Name                        : HEX2[5]
Pin #                       : AC29
I/O Bank                    : 5B
X coordinate                : 89
Y coordinate                : 20
Z coordinate                : 94
Output Register             : no
Output Enable Register      : no
Slew Rate                   : 1
PCI I/O Enabled             : no
Open Drain                  : no
TRI Primitive               : no
Bus Hold                    : no
Weak Pull Up                : Off
I/O Standard                : 2.5 V
Current Strength            : Default
Termination                 : Series 50 Ohm without Calibration
Termination Control Block   : --
Output Buffer Pre-emphasis  : no
Voltage Output Differential : no
Output Buffer Delay         : 0
Output Buffer Delay Control : Off
Location assigned by        : User
Output Enable Source        : -
Output Enable Group         : -

Name                        : HEX2[6]
Pin #                       : AC30
I/O Bank                    : 5B
X coordinate                : 89
Y coordinate                : 25
Z coordinate                : 54
Output Register             : no
Output Enable Register      : no
Slew Rate                   : 1
PCI I/O Enabled             : no
Open Drain                  : no
TRI Primitive               : no
Bus Hold                    : no
Weak Pull Up                : Off
I/O Standard                : 2.5 V
Current Strength            : Default
Termination                 : Series 50 Ohm without Calibration
Termination Control Block   : --
Output Buffer Pre-emphasis  : no
Voltage Output Differential : no
Output Buffer Delay         : 0
Output Buffer Delay Control : Off
Location assigned by        : User
Output Enable Source        : -
Output Enable Group         : -

Name                        : HEX3[0]
Pin #                       : AD26
I/O Bank                    : 5A
X coordinate                : 89
Y coordinate                : 16
Z coordinate                : 3
Output Register             : no
Output Enable Register      : no
Slew Rate                   : 1
PCI I/O Enabled             : no
Open Drain                  : no
TRI Primitive               : no
Bus Hold                    : no
Weak Pull Up                : Off
I/O Standard                : 2.5 V
Current Strength            : Default
Termination                 : Series 50 Ohm without Calibration
Termination Control Block   : --
Output Buffer Pre-emphasis  : no
Voltage Output Differential : no
Output Buffer Delay         : 0
Output Buffer Delay Control : Off
Location assigned by        : User
Output Enable Source        : -
Output Enable Group         : -

Name                        : HEX3[1]
Pin #                       : AC27
I/O Bank                    : 5A
X coordinate                : 89
Y coordinate                : 16
Z coordinate                : 20
Output Register             : no
Output Enable Register      : no
Slew Rate                   : 1
PCI I/O Enabled             : no
Open Drain                  : no
TRI Primitive               : no
Bus Hold                    : no
Weak Pull Up                : Off
I/O Standard                : 2.5 V
Current Strength            : Default
Termination                 : Series 50 Ohm without Calibration
Termination Control Block   : --
Output Buffer Pre-emphasis  : no
Voltage Output Differential : no
Output Buffer Delay         : 0
Output Buffer Delay Control : Off
Location assigned by        : User
Output Enable Source        : -
Output Enable Group         : -

Name                        : HEX3[2]
Pin #                       : AD25
I/O Bank                    : 5A
X coordinate                : 89
Y coordinate                : 4
Z coordinate                : 43
Output Register             : no
Output Enable Register      : no
Slew Rate                   : 1
PCI I/O Enabled             : no
Open Drain                  : no
TRI Primitive               : no
Bus Hold                    : no
Weak Pull Up                : Off
I/O Standard                : 2.5 V
Current Strength            : Default
Termination                 : Series 50 Ohm without Calibration
Termination Control Block   : --
Output Buffer Pre-emphasis  : no
Voltage Output Differential : no
Output Buffer Delay         : 0
Output Buffer Delay Control : Off
Location assigned by        : User
Output Enable Source        : -
Output Enable Group         : -

Name                        : HEX3[3]
Pin #                       : AC25
I/O Bank                    : 5A
X coordinate                : 89
Y coordinate                : 4
Z coordinate                : 60
Output Register             : no
Output Enable Register      : no
Slew Rate                   : 1
PCI I/O Enabled             : no
Open Drain                  : no
TRI Primitive               : no
Bus Hold                    : no
Weak Pull Up                : Off
I/O Standard                : 2.5 V
Current Strength            : Default
Termination                 : Series 50 Ohm without Calibration
Termination Control Block   : --
Output Buffer Pre-emphasis  : no
Voltage Output Differential : no
Output Buffer Delay         : 0
Output Buffer Delay Control : Off
Location assigned by        : User
Output Enable Source        : -
Output Enable Group         : -

Name                        : HEX3[4]
Pin #                       : AB28
I/O Bank                    : 5B
X coordinate                : 89
Y coordinate                : 21
Z coordinate                : 37
Output Register             : no
Output Enable Register      : no
Slew Rate                   : 1
PCI I/O Enabled             : no
Open Drain                  : no
TRI Primitive               : no
Bus Hold                    : no
Weak Pull Up                : Off
I/O Standard                : 2.5 V
Current Strength            : Default
Termination                 : Series 50 Ohm without Calibration
Termination Control Block   : --
Output Buffer Pre-emphasis  : no
Voltage Output Differential : no
Output Buffer Delay         : 0
Output Buffer Delay Control : Off
Location assigned by        : User
Output Enable Source        : -
Output Enable Group         : -

Name                        : HEX3[5]
Pin #                       : AB25
I/O Bank                    : 5A
X coordinate                : 89
Y coordinate                : 11
Z coordinate                : 60
Output Register             : no
Output Enable Register      : no
Slew Rate                   : 1
PCI I/O Enabled             : no
Open Drain                  : no
TRI Primitive               : no
Bus Hold                    : no
Weak Pull Up                : Off
I/O Standard                : 2.5 V
Current Strength            : Default
Termination                 : Series 50 Ohm without Calibration
Termination Control Block   : --
Output Buffer Pre-emphasis  : no
Voltage Output Differential : no
Output Buffer Delay         : 0
Output Buffer Delay Control : Off
Location assigned by        : User
Output Enable Source        : -
Output Enable Group         : -

Name                        : HEX3[6]
Pin #                       : AB22
I/O Bank                    : 5A
X coordinate                : 89
Y coordinate                : 9
Z coordinate                : 3
Output Register             : no
Output Enable Register      : no
Slew Rate                   : 1
PCI I/O Enabled             : no
Open Drain                  : no
TRI Primitive               : no
Bus Hold                    : no
Weak Pull Up                : Off
I/O Standard                : 2.5 V
Current Strength            : Default
Termination                 : Series 50 Ohm without Calibration
Termination Control Block   : --
Output Buffer Pre-emphasis  : no
Voltage Output Differential : no
Output Buffer Delay         : 0
Output Buffer Delay Control : Off
Location assigned by        : User
Output Enable Source        : -
Output Enable Group         : -

Name                        : HEX4[0]
Pin #                       : AA24
I/O Bank                    : 5A
X coordinate                : 89
Y coordinate                : 11
Z coordinate                : 43
Output Register             : no
Output Enable Register      : no
Slew Rate                   : 1
PCI I/O Enabled             : no
Open Drain                  : no
TRI Primitive               : no
Bus Hold                    : no
Weak Pull Up                : Off
I/O Standard                : 2.5 V
Current Strength            : Default
Termination                 : Series 50 Ohm without Calibration
Termination Control Block   : --
Output Buffer Pre-emphasis  : no
Voltage Output Differential : no
Output Buffer Delay         : 0
Output Buffer Delay Control : Off
Location assigned by        : User
Output Enable Source        : -
Output Enable Group         : -

Name                        : HEX4[1]
Pin #                       : Y23
I/O Bank                    : 5A
X coordinate                : 89
Y coordinate                : 13
Z coordinate                : 3
Output Register             : no
Output Enable Register      : no
Slew Rate                   : 1
PCI I/O Enabled             : no
Open Drain                  : no
TRI Primitive               : no
Bus Hold                    : no
Weak Pull Up                : Off
I/O Standard                : 2.5 V
Current Strength            : Default
Termination                 : Series 50 Ohm without Calibration
Termination Control Block   : --
Output Buffer Pre-emphasis  : no
Voltage Output Differential : no
Output Buffer Delay         : 0
Output Buffer Delay Control : Off
Location assigned by        : User
Output Enable Source        : -
Output Enable Group         : -

Name                        : HEX4[2]
Pin #                       : Y24
I/O Bank                    : 5A
X coordinate                : 89
Y coordinate                : 13
Z coordinate                : 20
Output Register             : no
Output Enable Register      : no
Slew Rate                   : 1
PCI I/O Enabled             : no
Open Drain                  : no
TRI Primitive               : no
Bus Hold                    : no
Weak Pull Up                : Off
I/O Standard                : 2.5 V
Current Strength            : Default
Termination                 : Series 50 Ohm without Calibration
Termination Control Block   : --
Output Buffer Pre-emphasis  : no
Voltage Output Differential : no
Output Buffer Delay         : 0
Output Buffer Delay Control : Off
Location assigned by        : User
Output Enable Source        : -
Output Enable Group         : -

Name                        : HEX4[3]
Pin #                       : W22
I/O Bank                    : 5A
X coordinate                : 89
Y coordinate                : 8
Z coordinate                : 20
Output Register             : no
Output Enable Register      : no
Slew Rate                   : 1
PCI I/O Enabled             : no
Open Drain                  : no
TRI Primitive               : no
Bus Hold                    : no
Weak Pull Up                : Off
I/O Standard                : 2.5 V
Current Strength            : Default
Termination                 : Series 50 Ohm without Calibration
Termination Control Block   : --
Output Buffer Pre-emphasis  : no
Voltage Output Differential : no
Output Buffer Delay         : 0
Output Buffer Delay Control : Off
Location assigned by        : User
Output Enable Source        : -
Output Enable Group         : -

Name                        : HEX4[4]
Pin #                       : W24
I/O Bank                    : 5A
X coordinate                : 89
Y coordinate                : 15
Z coordinate                : 20
Output Register             : no
Output Enable Register      : no
Slew Rate                   : 1
PCI I/O Enabled             : no
Open Drain                  : no
TRI Primitive               : no
Bus Hold                    : no
Weak Pull Up                : Off
I/O Standard                : 2.5 V
Current Strength            : Default
Termination                 : Series 50 Ohm without Calibration
Termination Control Block   : --
Output Buffer Pre-emphasis  : no
Voltage Output Differential : no
Output Buffer Delay         : 0
Output Buffer Delay Control : Off
Location assigned by        : User
Output Enable Source        : -
Output Enable Group         : -

Name                        : HEX4[5]
Pin #                       : V23
I/O Bank                    : 5A
X coordinate                : 89
Y coordinate                : 15
Z coordinate                : 3
Output Register             : no
Output Enable Register      : no
Slew Rate                   : 1
PCI I/O Enabled             : no
Open Drain                  : no
TRI Primitive               : no
Bus Hold                    : no
Weak Pull Up                : Off
I/O Standard                : 2.5 V
Current Strength            : Default
Termination                 : Series 50 Ohm without Calibration
Termination Control Block   : --
Output Buffer Pre-emphasis  : no
Voltage Output Differential : no
Output Buffer Delay         : 0
Output Buffer Delay Control : Off
Location assigned by        : User
Output Enable Source        : -
Output Enable Group         : -

Name                        : HEX4[6]
Pin #                       : W25
I/O Bank                    : 5B
X coordinate                : 89
Y coordinate                : 20
Z coordinate                : 43
Output Register             : no
Output Enable Register      : no
Slew Rate                   : 1
PCI I/O Enabled             : no
Open Drain                  : no
TRI Primitive               : no
Bus Hold                    : no
Weak Pull Up                : Off
I/O Standard                : 2.5 V
Current Strength            : Default
Termination                 : Series 50 Ohm without Calibration
Termination Control Block   : --
Output Buffer Pre-emphasis  : no
Voltage Output Differential : no
Output Buffer Delay         : 0
Output Buffer Delay Control : Off
Location assigned by        : User
Output Enable Source        : -
Output Enable Group         : -

Name                        : HEX5[0]
Pin #                       : V25
I/O Bank                    : 5B
X coordinate                : 89
Y coordinate                : 20
Z coordinate                : 60
Output Register             : no
Output Enable Register      : no
Slew Rate                   : 1
PCI I/O Enabled             : no
Open Drain                  : no
TRI Primitive               : no
Bus Hold                    : no
Weak Pull Up                : Off
I/O Standard                : 2.5 V
Current Strength            : Default
Termination                 : Series 50 Ohm without Calibration
Termination Control Block   : --
Output Buffer Pre-emphasis  : no
Voltage Output Differential : no
Output Buffer Delay         : 0
Output Buffer Delay Control : Off
Location assigned by        : User
Output Enable Source        : -
Output Enable Group         : -

Name                        : HEX5[1]
Pin #                       : AA28
I/O Bank                    : 5B
X coordinate                : 89
Y coordinate                : 21
Z coordinate                : 54
Output Register             : no
Output Enable Register      : no
Slew Rate                   : 1
PCI I/O Enabled             : no
Open Drain                  : no
TRI Primitive               : no
Bus Hold                    : no
Weak Pull Up                : Off
I/O Standard                : 2.5 V
Current Strength            : Default
Termination                 : Series 50 Ohm without Calibration
Termination Control Block   : --
Output Buffer Pre-emphasis  : no
Voltage Output Differential : no
Output Buffer Delay         : 0
Output Buffer Delay Control : Off
Location assigned by        : User
Output Enable Source        : -
Output Enable Group         : -

Name                        : HEX5[2]
Pin #                       : Y27
I/O Bank                    : 5B
X coordinate                : 89
Y coordinate                : 25
Z coordinate                : 20
Output Register             : no
Output Enable Register      : no
Slew Rate                   : 1
PCI I/O Enabled             : no
Open Drain                  : no
TRI Primitive               : no
Bus Hold                    : no
Weak Pull Up                : Off
I/O Standard                : 2.5 V
Current Strength            : Default
Termination                 : Series 50 Ohm without Calibration
Termination Control Block   : --
Output Buffer Pre-emphasis  : no
Voltage Output Differential : no
Output Buffer Delay         : 0
Output Buffer Delay Control : Off
Location assigned by        : User
Output Enable Source        : -
Output Enable Group         : -

Name                        : HEX5[3]
Pin #                       : AB27
I/O Bank                    : 5B
X coordinate                : 89
Y coordinate                : 23
Z coordinate                : 20
Output Register             : no
Output Enable Register      : no
Slew Rate                   : 1
PCI I/O Enabled             : no
Open Drain                  : no
TRI Primitive               : no
Bus Hold                    : no
Weak Pull Up                : Off
I/O Standard                : 2.5 V
Current Strength            : Default
Termination                 : Series 50 Ohm without Calibration
Termination Control Block   : --
Output Buffer Pre-emphasis  : no
Voltage Output Differential : no
Output Buffer Delay         : 0
Output Buffer Delay Control : Off
Location assigned by        : User
Output Enable Source        : -
Output Enable Group         : -

Name                        : HEX5[4]
Pin #                       : AB26
I/O Bank                    : 5A
X coordinate                : 89
Y coordinate                : 9
Z coordinate                : 54
Output Register             : no
Output Enable Register      : no
Slew Rate                   : 1
PCI I/O Enabled             : no
Open Drain                  : no
TRI Primitive               : no
Bus Hold                    : no
Weak Pull Up                : Off
I/O Standard                : 2.5 V
Current Strength            : Default
Termination                 : Series 50 Ohm without Calibration
Termination Control Block   : --
Output Buffer Pre-emphasis  : no
Voltage Output Differential : no
Output Buffer Delay         : 0
Output Buffer Delay Control : Off
Location assigned by        : User
Output Enable Source        : -
Output Enable Group         : -

Name                        : HEX5[5]
Pin #                       : AA26
I/O Bank                    : 5B
X coordinate                : 89
Y coordinate                : 23
Z coordinate                : 3
Output Register             : no
Output Enable Register      : no
Slew Rate                   : 1
PCI I/O Enabled             : no
Open Drain                  : no
TRI Primitive               : no
Bus Hold                    : no
Weak Pull Up                : Off
I/O Standard                : 2.5 V
Current Strength            : Default
Termination                 : Series 50 Ohm without Calibration
Termination Control Block   : --
Output Buffer Pre-emphasis  : no
Voltage Output Differential : no
Output Buffer Delay         : 0
Output Buffer Delay Control : Off
Location assigned by        : User
Output Enable Source        : -
Output Enable Group         : -

Name                        : HEX5[6]
Pin #                       : AA25
I/O Bank                    : 5A
X coordinate                : 89
Y coordinate                : 9
Z coordinate                : 37
Output Register             : no
Output Enable Register      : no
Slew Rate                   : 1
PCI I/O Enabled             : no
Open Drain                  : no
TRI Primitive               : no
Bus Hold                    : no
Weak Pull Up                : Off
I/O Standard                : 2.5 V
Current Strength            : Default
Termination                 : Series 50 Ohm without Calibration
Termination Control Block   : --
Output Buffer Pre-emphasis  : no
Voltage Output Differential : no
Output Buffer Delay         : 0
Output Buffer Delay Control : Off
Location assigned by        : User
Output Enable Source        : -
Output Enable Group         : -

Name                        : HPS_DDR3_ADDR[0]
Pin #                       : F26
I/O Bank                    : 6A
X coordinate                : 89
Y coordinate                : 71
Z coordinate                : 77
Output Register             : yes
Output Enable Register      : no
Slew Rate                   : 1
PCI I/O Enabled             : no
Open Drain                  : no
TRI Primitive               : no
Bus Hold                    : no
Weak Pull Up                : Off
I/O Standard                : SSTL-15 Class I
Current Strength            : 12mA
Termination                 : Off
Termination Control Block   : --
Output Buffer Pre-emphasis  : no
Voltage Output Differential : no
Output Buffer Delay         : 0
Output Buffer Delay Control : Off
Location assigned by        : Fitter
Output Enable Source        : -
Output Enable Group         : -

Name                        : HPS_DDR3_ADDR[10]
Pin #                       : D29
I/O Bank                    : 6A
X coordinate                : 89
Y coordinate                : 78
Z coordinate                : 37
Output Register             : yes
Output Enable Register      : no
Slew Rate                   : 1
PCI I/O Enabled             : no
Open Drain                  : no
TRI Primitive               : no
Bus Hold                    : no
Weak Pull Up                : Off
I/O Standard                : SSTL-15 Class I
Current Strength            : 12mA
Termination                 : Off
Termination Control Block   : --
Output Buffer Pre-emphasis  : no
Voltage Output Differential : no
Output Buffer Delay         : 0
Output Buffer Delay Control : Off
Location assigned by        : Fitter
Output Enable Source        : -
Output Enable Group         : -

Name                        : HPS_DDR3_ADDR[11]
Pin #                       : C30
I/O Bank                    : 6A
X coordinate                : 89
Y coordinate                : 78
Z coordinate                : 54
Output Register             : yes
Output Enable Register      : no
Slew Rate                   : 1
PCI I/O Enabled             : no
Open Drain                  : no
TRI Primitive               : no
Bus Hold                    : no
Weak Pull Up                : Off
I/O Standard                : SSTL-15 Class I
Current Strength            : 12mA
Termination                 : Off
Termination Control Block   : --
Output Buffer Pre-emphasis  : no
Voltage Output Differential : no
Output Buffer Delay         : 0
Output Buffer Delay Control : Off
Location assigned by        : Fitter
Output Enable Source        : -
Output Enable Group         : -

Name                        : HPS_DDR3_ADDR[12]
Pin #                       : B30
I/O Bank                    : 6A
X coordinate                : 89
Y coordinate                : 79
Z coordinate                : 37
Output Register             : yes
Output Enable Register      : no
Slew Rate                   : 1
PCI I/O Enabled             : no
Open Drain                  : no
TRI Primitive               : no
Bus Hold                    : no
Weak Pull Up                : Off
I/O Standard                : SSTL-15 Class I
Current Strength            : 12mA
Termination                 : Off
Termination Control Block   : --
Output Buffer Pre-emphasis  : no
Voltage Output Differential : no
Output Buffer Delay         : 0
Output Buffer Delay Control : Off
Location assigned by        : Fitter
Output Enable Source        : -
Output Enable Group         : -

Name                        : HPS_DDR3_ADDR[13]
Pin #                       : C29
I/O Bank                    : 6A
X coordinate                : 89
Y coordinate                : 79
Z coordinate                : 54
Output Register             : yes
Output Enable Register      : no
Slew Rate                   : 1
PCI I/O Enabled             : no
Open Drain                  : no
TRI Primitive               : no
Bus Hold                    : no
Weak Pull Up                : Off
I/O Standard                : SSTL-15 Class I
Current Strength            : 12mA
Termination                 : Off
Termination Control Block   : --
Output Buffer Pre-emphasis  : no
Voltage Output Differential : no
Output Buffer Delay         : 0
Output Buffer Delay Control : Off
Location assigned by        : Fitter
Output Enable Source        : -
Output Enable Group         : -

Name                        : HPS_DDR3_ADDR[14]
Pin #                       : H25
I/O Bank                    : 6A
X coordinate                : 89
Y coordinate                : 80
Z coordinate                : 3
Output Register             : yes
Output Enable Register      : no
Slew Rate                   : 1
PCI I/O Enabled             : no
Open Drain                  : no
TRI Primitive               : no
Bus Hold                    : no
Weak Pull Up                : Off
I/O Standard                : SSTL-15 Class I
Current Strength            : 12mA
Termination                 : Off
Termination Control Block   : --
Output Buffer Pre-emphasis  : no
Voltage Output Differential : no
Output Buffer Delay         : 0
Output Buffer Delay Control : Off
Location assigned by        : Fitter
Output Enable Source        : -
Output Enable Group         : -

Name                        : HPS_DDR3_ADDR[1]
Pin #                       : G30
I/O Bank                    : 6A
X coordinate                : 89
Y coordinate                : 71
Z coordinate                : 94
Output Register             : yes
Output Enable Register      : no
Slew Rate                   : 1
PCI I/O Enabled             : no
Open Drain                  : no
TRI Primitive               : no
Bus Hold                    : no
Weak Pull Up                : Off
I/O Standard                : SSTL-15 Class I
Current Strength            : 12mA
Termination                 : Off
Termination Control Block   : --
Output Buffer Pre-emphasis  : no
Voltage Output Differential : no
Output Buffer Delay         : 0
Output Buffer Delay Control : Off
Location assigned by        : Fitter
Output Enable Source        : -
Output Enable Group         : -

Name                        : HPS_DDR3_ADDR[2]
Pin #                       : F28
I/O Bank                    : 6A
X coordinate                : 89
Y coordinate                : 72
Z coordinate                : 37
Output Register             : yes
Output Enable Register      : no
Slew Rate                   : 1
PCI I/O Enabled             : no
Open Drain                  : no
TRI Primitive               : no
Bus Hold                    : no
Weak Pull Up                : Off
I/O Standard                : SSTL-15 Class I
Current Strength            : 12mA
Termination                 : Off
Termination Control Block   : --
Output Buffer Pre-emphasis  : no
Voltage Output Differential : no
Output Buffer Delay         : 0
Output Buffer Delay Control : Off
Location assigned by        : Fitter
Output Enable Source        : -
Output Enable Group         : -

Name                        : HPS_DDR3_ADDR[3]
Pin #                       : F30
I/O Bank                    : 6A
X coordinate                : 89
Y coordinate                : 72
Z coordinate                : 54
Output Register             : yes
Output Enable Register      : no
Slew Rate                   : 1
PCI I/O Enabled             : no
Open Drain                  : no
TRI Primitive               : no
Bus Hold                    : no
Weak Pull Up                : Off
I/O Standard                : SSTL-15 Class I
Current Strength            : 12mA
Termination                 : Off
Termination Control Block   : --
Output Buffer Pre-emphasis  : no
Voltage Output Differential : no
Output Buffer Delay         : 0
Output Buffer Delay Control : Off
Location assigned by        : Fitter
Output Enable Source        : -
Output Enable Group         : -

Name                        : HPS_DDR3_ADDR[4]
Pin #                       : J25
I/O Bank                    : 6A
X coordinate                : 89
Y coordinate                : 72
Z coordinate                : 3
Output Register             : yes
Output Enable Register      : no
Slew Rate                   : 1
PCI I/O Enabled             : no
Open Drain                  : no
TRI Primitive               : no
Bus Hold                    : no
Weak Pull Up                : Off
I/O Standard                : SSTL-15 Class I
Current Strength            : 12mA
Termination                 : Off
Termination Control Block   : --
Output Buffer Pre-emphasis  : no
Voltage Output Differential : no
Output Buffer Delay         : 0
Output Buffer Delay Control : Off
Location assigned by        : Fitter
Output Enable Source        : -
Output Enable Group         : -

Name                        : HPS_DDR3_ADDR[5]
Pin #                       : J27
I/O Bank                    : 6A
X coordinate                : 89
Y coordinate                : 72
Z coordinate                : 20
Output Register             : yes
Output Enable Register      : no
Slew Rate                   : 1
PCI I/O Enabled             : no
Open Drain                  : no
TRI Primitive               : no
Bus Hold                    : no
Weak Pull Up                : Off
I/O Standard                : SSTL-15 Class I
Current Strength            : 12mA
Termination                 : Off
Termination Control Block   : --
Output Buffer Pre-emphasis  : no
Voltage Output Differential : no
Output Buffer Delay         : 0
Output Buffer Delay Control : Off
Location assigned by        : Fitter
Output Enable Source        : -
Output Enable Group         : -

Name                        : HPS_DDR3_ADDR[6]
Pin #                       : F29
I/O Bank                    : 6A
X coordinate                : 89
Y coordinate                : 73
Z coordinate                : 37
Output Register             : yes
Output Enable Register      : no
Slew Rate                   : 1
PCI I/O Enabled             : no
Open Drain                  : no
TRI Primitive               : no
Bus Hold                    : no
Weak Pull Up                : Off
I/O Standard                : SSTL-15 Class I
Current Strength            : 12mA
Termination                 : Off
Termination Control Block   : --
Output Buffer Pre-emphasis  : no
Voltage Output Differential : no
Output Buffer Delay         : 0
Output Buffer Delay Control : Off
Location assigned by        : Fitter
Output Enable Source        : -
Output Enable Group         : -

Name                        : HPS_DDR3_ADDR[7]
Pin #                       : E28
I/O Bank                    : 6A
X coordinate                : 89
Y coordinate                : 73
Z coordinate                : 54
Output Register             : yes
Output Enable Register      : no
Slew Rate                   : 1
PCI I/O Enabled             : no
Open Drain                  : no
TRI Primitive               : no
Bus Hold                    : no
Weak Pull Up                : Off
I/O Standard                : SSTL-15 Class I
Current Strength            : 12mA
Termination                 : Off
Termination Control Block   : --
Output Buffer Pre-emphasis  : no
Voltage Output Differential : no
Output Buffer Delay         : 0
Output Buffer Delay Control : Off
Location assigned by        : Fitter
Output Enable Source        : -
Output Enable Group         : -

Name                        : HPS_DDR3_ADDR[8]
Pin #                       : H27
I/O Bank                    : 6A
X coordinate                : 89
Y coordinate                : 78
Z coordinate                : 3
Output Register             : yes
Output Enable Register      : no
Slew Rate                   : 1
PCI I/O Enabled             : no
Open Drain                  : no
TRI Primitive               : no
Bus Hold                    : no
Weak Pull Up                : Off
I/O Standard                : SSTL-15 Class I
Current Strength            : 12mA
Termination                 : Off
Termination Control Block   : --
Output Buffer Pre-emphasis  : no
Voltage Output Differential : no
Output Buffer Delay         : 0
Output Buffer Delay Control : Off
Location assigned by        : Fitter
Output Enable Source        : -
Output Enable Group         : -

Name                        : HPS_DDR3_ADDR[9]
Pin #                       : G26
I/O Bank                    : 6A
X coordinate                : 89
Y coordinate                : 78
Z coordinate                : 20
Output Register             : yes
Output Enable Register      : no
Slew Rate                   : 1
PCI I/O Enabled             : no
Open Drain                  : no
TRI Primitive               : no
Bus Hold                    : no
Weak Pull Up                : Off
I/O Standard                : SSTL-15 Class I
Current Strength            : 12mA
Termination                 : Off
Termination Control Block   : --
Output Buffer Pre-emphasis  : no
Voltage Output Differential : no
Output Buffer Delay         : 0
Output Buffer Delay Control : Off
Location assigned by        : Fitter
Output Enable Source        : -
Output Enable Group         : -

Name                        : HPS_DDR3_BA[0]
Pin #                       : E29
I/O Bank                    : 6A
X coordinate                : 89
Y coordinate                : 74
Z coordinate                : 37
Output Register             : yes
Output Enable Register      : no
Slew Rate                   : 1
PCI I/O Enabled             : no
Open Drain                  : no
TRI Primitive               : no
Bus Hold                    : no
Weak Pull Up                : Off
I/O Standard                : SSTL-15 Class I
Current Strength            : 12mA
Termination                 : Off
Termination Control Block   : --
Output Buffer Pre-emphasis  : no
Voltage Output Differential : no
Output Buffer Delay         : 0
Output Buffer Delay Control : Off
Location assigned by        : Fitter
Output Enable Source        : -
Output Enable Group         : -

Name                        : HPS_DDR3_BA[1]
Pin #                       : J24
I/O Bank                    : 6A
X coordinate                : 89
Y coordinate                : 74
Z coordinate                : 3
Output Register             : yes
Output Enable Register      : no
Slew Rate                   : 1
PCI I/O Enabled             : no
Open Drain                  : no
TRI Primitive               : no
Bus Hold                    : no
Weak Pull Up                : Off
I/O Standard                : SSTL-15 Class I
Current Strength            : 12mA
Termination                 : Off
Termination Control Block   : --
Output Buffer Pre-emphasis  : no
Voltage Output Differential : no
Output Buffer Delay         : 0
Output Buffer Delay Control : Off
Location assigned by        : Fitter
Output Enable Source        : -
Output Enable Group         : -

Name                        : HPS_DDR3_BA[2]
Pin #                       : J23
I/O Bank                    : 6A
X coordinate                : 89
Y coordinate                : 74
Z coordinate                : 20
Output Register             : yes
Output Enable Register      : no
Slew Rate                   : 1
PCI I/O Enabled             : no
Open Drain                  : no
TRI Primitive               : no
Bus Hold                    : no
Weak Pull Up                : Off
I/O Standard                : SSTL-15 Class I
Current Strength            : 12mA
Termination                 : Off
Termination Control Block   : --
Output Buffer Pre-emphasis  : no
Voltage Output Differential : no
Output Buffer Delay         : 0
Output Buffer Delay Control : Off
Location assigned by        : Fitter
Output Enable Source        : -
Output Enable Group         : -

Name                        : HPS_DDR3_CAS_N
Pin #                       : E27
I/O Bank                    : 6A
X coordinate                : 89
Y coordinate                : 77
Z coordinate                : 77
Output Register             : yes
Output Enable Register      : no
Slew Rate                   : 1
PCI I/O Enabled             : no
Open Drain                  : no
TRI Primitive               : no
Bus Hold                    : no
Weak Pull Up                : Off
I/O Standard                : SSTL-15 Class I
Current Strength            : 12mA
Termination                 : Off
Termination Control Block   : --
Output Buffer Pre-emphasis  : no
Voltage Output Differential : no
Output Buffer Delay         : 0
Output Buffer Delay Control : Off
Location assigned by        : Fitter
Output Enable Source        : -
Output Enable Group         : -

Name                        : HPS_DDR3_CKE
Pin #                       : L29
I/O Bank                    : 6A
X coordinate                : 89
Y coordinate                : 57
Z coordinate                : 54
Output Register             : yes
Output Enable Register      : no
Slew Rate                   : 1
PCI I/O Enabled             : no
Open Drain                  : no
TRI Primitive               : no
Bus Hold                    : no
Weak Pull Up                : Off
I/O Standard                : SSTL-15 Class I
Current Strength            : 12mA
Termination                 : Off
Termination Control Block   : --
Output Buffer Pre-emphasis  : no
Voltage Output Differential : no
Output Buffer Delay         : 0
Output Buffer Delay Control : Off
Location assigned by        : Fitter
Output Enable Source        : -
Output Enable Group         : -

Name                        : HPS_DDR3_CK_N
Pin #                       : L23
I/O Bank                    : 6A
X coordinate                : 89
Y coordinate                : 73
Z coordinate                : 20
Output Register             : yes
Output Enable Register      : no
Slew Rate                   : 1
PCI I/O Enabled             : no
Open Drain                  : no
TRI Primitive               : yes
Bus Hold                    : no
Weak Pull Up                : Off
I/O Standard                : Differential 1.5-V SSTL Class I
Current Strength            : Default
Termination                 : Series 50 Ohm without Calibration
Termination Control Block   : --
Output Buffer Pre-emphasis  : no
Voltage Output Differential : no
Output Buffer Delay         : 0
Output Buffer Delay Control : Off
Location assigned by        : Fitter
Output Enable Source        : -
Output Enable Group         : -

Name                        : HPS_DDR3_CK_P
Pin #                       : M23
I/O Bank                    : 6A
X coordinate                : 89
Y coordinate                : 73
Z coordinate                : 3
Output Register             : yes
Output Enable Register      : no
Slew Rate                   : 1
PCI I/O Enabled             : no
Open Drain                  : no
TRI Primitive               : yes
Bus Hold                    : no
Weak Pull Up                : Off
I/O Standard                : Differential 1.5-V SSTL Class I
Current Strength            : Default
Termination                 : Series 50 Ohm without Calibration
Termination Control Block   : --
Output Buffer Pre-emphasis  : no
Voltage Output Differential : no
Output Buffer Delay         : 0
Output Buffer Delay Control : Off
Location assigned by        : Fitter
Output Enable Source        : -
Output Enable Group         : -

Name                        : HPS_DDR3_CS_N
Pin #                       : H24
I/O Bank                    : 6A
X coordinate                : 89
Y coordinate                : 79
Z coordinate                : 3
Output Register             : yes
Output Enable Register      : no
Slew Rate                   : 1
PCI I/O Enabled             : no
Open Drain                  : no
TRI Primitive               : no
Bus Hold                    : no
Weak Pull Up                : Off
I/O Standard                : SSTL-15 Class I
Current Strength            : 12mA
Termination                 : Off
Termination Control Block   : --
Output Buffer Pre-emphasis  : no
Voltage Output Differential : no
Output Buffer Delay         : 0
Output Buffer Delay Control : Off
Location assigned by        : Fitter
Output Enable Source        : -
Output Enable Group         : -

Name                        : HPS_DDR3_DM[0]
Pin #                       : K28
I/O Bank                    : 6A
X coordinate                : 89
Y coordinate                : 63
Z coordinate                : 77
Output Register             : yes
Output Enable Register      : no
Slew Rate                   : 1
PCI I/O Enabled             : no
Open Drain                  : no
TRI Primitive               : yes
Bus Hold                    : no
Weak Pull Up                : Off
I/O Standard                : SSTL-15 Class I
Current Strength            : Default
Termination                 : Series 50 Ohm with Calibration
Termination Control Block   : QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0
Output Buffer Pre-emphasis  : no
Voltage Output Differential : no
Output Buffer Delay         : 0
Output Buffer Delay Control : Off
Location assigned by        : Fitter
Output Enable Source        : -
Output Enable Group         : -

Name                        : HPS_DDR3_DM[1]
Pin #                       : M28
I/O Bank                    : 6A
X coordinate                : 89
Y coordinate                : 56
Z coordinate                : 77
Output Register             : yes
Output Enable Register      : no
Slew Rate                   : 1
PCI I/O Enabled             : no
Open Drain                  : no
TRI Primitive               : yes
Bus Hold                    : no
Weak Pull Up                : Off
I/O Standard                : SSTL-15 Class I
Current Strength            : Default
Termination                 : Series 50 Ohm with Calibration
Termination Control Block   : QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0
Output Buffer Pre-emphasis  : no
Voltage Output Differential : no
Output Buffer Delay         : 0
Output Buffer Delay Control : Off
Location assigned by        : Fitter
Output Enable Source        : -
Output Enable Group         : -

Name                        : HPS_DDR3_DM[2]
Pin #                       : R28
I/O Bank                    : 6B
X coordinate                : 89
Y coordinate                : 49
Z coordinate                : 77
Output Register             : yes
Output Enable Register      : no
Slew Rate                   : 1
PCI I/O Enabled             : no
Open Drain                  : no
TRI Primitive               : yes
Bus Hold                    : no
Weak Pull Up                : Off
I/O Standard                : SSTL-15 Class I
Current Strength            : Default
Termination                 : Series 50 Ohm with Calibration
Termination Control Block   : QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0
Output Buffer Pre-emphasis  : no
Voltage Output Differential : no
Output Buffer Delay         : 0
Output Buffer Delay Control : Off
Location assigned by        : Fitter
Output Enable Source        : -
Output Enable Group         : -

Name                        : HPS_DDR3_DM[3]
Pin #                       : W30
I/O Bank                    : 6B
X coordinate                : 89
Y coordinate                : 42
Z coordinate                : 77
Output Register             : yes
Output Enable Register      : no
Slew Rate                   : 1
PCI I/O Enabled             : no
Open Drain                  : no
TRI Primitive               : yes
Bus Hold                    : no
Weak Pull Up                : Off
I/O Standard                : SSTL-15 Class I
Current Strength            : Default
Termination                 : Series 50 Ohm with Calibration
Termination Control Block   : QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0
Output Buffer Pre-emphasis  : no
Voltage Output Differential : no
Output Buffer Delay         : 0
Output Buffer Delay Control : Off
Location assigned by        : Fitter
Output Enable Source        : -
Output Enable Group         : -

Name                        : HPS_DDR3_ODT
Pin #                       : H28
I/O Bank                    : 6A
X coordinate                : 89
Y coordinate                : 65
Z coordinate                : 37
Output Register             : yes
Output Enable Register      : no
Slew Rate                   : 1
PCI I/O Enabled             : no
Open Drain                  : no
TRI Primitive               : no
Bus Hold                    : no
Weak Pull Up                : Off
I/O Standard                : SSTL-15 Class I
Current Strength            : 12mA
Termination                 : Off
Termination Control Block   : --
Output Buffer Pre-emphasis  : no
Voltage Output Differential : no
Output Buffer Delay         : 0
Output Buffer Delay Control : Off
Location assigned by        : Fitter
Output Enable Source        : -
Output Enable Group         : -

Name                        : HPS_DDR3_RAS_N
Pin #                       : D30
I/O Bank                    : 6A
X coordinate                : 89
Y coordinate                : 77
Z coordinate                : 94
Output Register             : yes
Output Enable Register      : no
Slew Rate                   : 1
PCI I/O Enabled             : no
Open Drain                  : no
TRI Primitive               : no
Bus Hold                    : no
Weak Pull Up                : Off
I/O Standard                : SSTL-15 Class I
Current Strength            : 12mA
Termination                 : Off
Termination Control Block   : --
Output Buffer Pre-emphasis  : no
Voltage Output Differential : no
Output Buffer Delay         : 0
Output Buffer Delay Control : Off
Location assigned by        : Fitter
Output Enable Source        : -
Output Enable Group         : -

Name                        : HPS_DDR3_RESET_N
Pin #                       : P30
I/O Bank                    : 6B
X coordinate                : 89
Y coordinate                : 51
Z coordinate                : 37
Output Register             : yes
Output Enable Register      : no
Slew Rate                   : 1
PCI I/O Enabled             : no
Open Drain                  : no
TRI Primitive               : no
Bus Hold                    : no
Weak Pull Up                : Off
I/O Standard                : SSTL-15 Class I
Current Strength            : 12mA
Termination                 : Off
Termination Control Block   : --
Output Buffer Pre-emphasis  : no
Voltage Output Differential : no
Output Buffer Delay         : 0
Output Buffer Delay Control : Off
Location assigned by        : Fitter
Output Enable Source        : -
Output Enable Group         : -

Name                        : HPS_DDR3_WE_N
Pin #                       : C28
I/O Bank                    : 6A
X coordinate                : 89
Y coordinate                : 80
Z coordinate                : 37
Output Register             : yes
Output Enable Register      : no
Slew Rate                   : 1
PCI I/O Enabled             : no
Open Drain                  : no
TRI Primitive               : no
Bus Hold                    : no
Weak Pull Up                : Off
I/O Standard                : SSTL-15 Class I
Current Strength            : 12mA
Termination                 : Off
Termination Control Block   : --
Output Buffer Pre-emphasis  : no
Voltage Output Differential : no
Output Buffer Delay         : 0
Output Buffer Delay Control : Off
Location assigned by        : Fitter
Output Enable Source        : -
Output Enable Group         : -

Name                        : HPS_SD_CLK
Pin #                       : A16
I/O Bank                    : 7C
X coordinate                : 55
Y coordinate                : 81
Z coordinate                : 7
Output Register             : no
Output Enable Register      : no
Slew Rate                   : 1
PCI I/O Enabled             : no
Open Drain                  : no
TRI Primitive               : no
Bus Hold                    : no
Weak Pull Up                : Off
I/O Standard                : 2.5 V
Current Strength            : Default
Termination                 : Series 50 Ohm without Calibration
Termination Control Block   : --
Output Buffer Pre-emphasis  : no
Voltage Output Differential : no
Output Buffer Delay         : 0
Output Buffer Delay Control : Off
Location assigned by        : User
Output Enable Source        : -
Output Enable Group         : -

Name                        : HPS_UART_TX
Pin #                       : C25
I/O Bank                    : 7A
X coordinate                : 79
Y coordinate                : 81
Z coordinate                : 4
Output Register             : no
Output Enable Register      : no
Slew Rate                   : 1
PCI I/O Enabled             : no
Open Drain                  : no
TRI Primitive               : no
Bus Hold                    : no
Weak Pull Up                : Off
I/O Standard                : 2.5 V
Current Strength            : Default
Termination                 : Series 50 Ohm without Calibration
Termination Control Block   : --
Output Buffer Pre-emphasis  : no
Voltage Output Differential : no
Output Buffer Delay         : 0
Output Buffer Delay Control : Off
Location assigned by        : User
Output Enable Source        : -
Output Enable Group         : -

Name                        : HPS_USB_STP
Pin #                       : C15
I/O Bank                    : 7D
X coordinate                : 52
Y coordinate                : 81
Z coordinate                : 10
Output Register             : no
Output Enable Register      : no
Slew Rate                   : 1
PCI I/O Enabled             : no
Open Drain                  : no
TRI Primitive               : no
Bus Hold                    : no
Weak Pull Up                : Off
I/O Standard                : 2.5 V
Current Strength            : Default
Termination                 : Series 50 Ohm without Calibration
Termination Control Block   : --
Output Buffer Pre-emphasis  : no
Voltage Output Differential : no
Output Buffer Delay         : 0
Output Buffer Delay Control : Off
Location assigned by        : User
Output Enable Source        : -
Output Enable Group         : -

Name                        : LEDR[0]
Pin #                       : V16
I/O Bank                    : 4A
X coordinate                : 52
Y coordinate                : 0
Z coordinate                : 0
Output Register             : no
Output Enable Register      : no
Slew Rate                   : 1
PCI I/O Enabled             : no
Open Drain                  : no
TRI Primitive               : no
Bus Hold                    : no
Weak Pull Up                : Off
I/O Standard                : 2.5 V
Current Strength            : Default
Termination                 : Series 50 Ohm without Calibration
Termination Control Block   : --
Output Buffer Pre-emphasis  : no
Voltage Output Differential : no
Output Buffer Delay         : 0
Output Buffer Delay Control : Off
Location assigned by        : User
Output Enable Source        : -
Output Enable Group         : -

Name                        : LEDR[1]
Pin #                       : W16
I/O Bank                    : 4A
X coordinate                : 52
Y coordinate                : 0
Z coordinate                : 17
Output Register             : no
Output Enable Register      : no
Slew Rate                   : 1
PCI I/O Enabled             : no
Open Drain                  : no
TRI Primitive               : no
Bus Hold                    : no
Weak Pull Up                : Off
I/O Standard                : 2.5 V
Current Strength            : Default
Termination                 : Series 50 Ohm without Calibration
Termination Control Block   : --
Output Buffer Pre-emphasis  : no
Voltage Output Differential : no
Output Buffer Delay         : 0
Output Buffer Delay Control : Off
Location assigned by        : User
Output Enable Source        : -
Output Enable Group         : -

Name                        : LEDR[2]
Pin #                       : V17
I/O Bank                    : 4A
X coordinate                : 60
Y coordinate                : 0
Z coordinate                : 0
Output Register             : no
Output Enable Register      : no
Slew Rate                   : 1
PCI I/O Enabled             : no
Open Drain                  : no
TRI Primitive               : no
Bus Hold                    : no
Weak Pull Up                : Off
I/O Standard                : 2.5 V
Current Strength            : Default
Termination                 : Series 50 Ohm without Calibration
Termination Control Block   : --
Output Buffer Pre-emphasis  : no
Voltage Output Differential : no
Output Buffer Delay         : 0
Output Buffer Delay Control : Off
Location assigned by        : User
Output Enable Source        : -
Output Enable Group         : -

Name                        : LEDR[3]
Pin #                       : V18
I/O Bank                    : 4A
X coordinate                : 80
Y coordinate                : 0
Z coordinate                : 0
Output Register             : no
Output Enable Register      : no
Slew Rate                   : 1
PCI I/O Enabled             : no
Open Drain                  : no
TRI Primitive               : no
Bus Hold                    : no
Weak Pull Up                : Off
I/O Standard                : 2.5 V
Current Strength            : Default
Termination                 : Series 50 Ohm without Calibration
Termination Control Block   : --
Output Buffer Pre-emphasis  : no
Voltage Output Differential : no
Output Buffer Delay         : 0
Output Buffer Delay Control : Off
Location assigned by        : User
Output Enable Source        : -
Output Enable Group         : -

Name                        : LEDR[4]
Pin #                       : W17
I/O Bank                    : 4A
X coordinate                : 60
Y coordinate                : 0
Z coordinate                : 17
Output Register             : no
Output Enable Register      : no
Slew Rate                   : 1
PCI I/O Enabled             : no
Open Drain                  : no
TRI Primitive               : no
Bus Hold                    : no
Weak Pull Up                : Off
I/O Standard                : 2.5 V
Current Strength            : Default
Termination                 : Series 50 Ohm without Calibration
Termination Control Block   : --
Output Buffer Pre-emphasis  : no
Voltage Output Differential : no
Output Buffer Delay         : 0
Output Buffer Delay Control : Off
Location assigned by        : User
Output Enable Source        : -
Output Enable Group         : -

Name                        : LEDR[5]
Pin #                       : W19
I/O Bank                    : 4A
X coordinate                : 80
Y coordinate                : 0
Z coordinate                : 17
Output Register             : no
Output Enable Register      : no
Slew Rate                   : 1
PCI I/O Enabled             : no
Open Drain                  : no
TRI Primitive               : no
Bus Hold                    : no
Weak Pull Up                : Off
I/O Standard                : 2.5 V
Current Strength            : Default
Termination                 : Series 50 Ohm without Calibration
Termination Control Block   : --
Output Buffer Pre-emphasis  : no
Voltage Output Differential : no
Output Buffer Delay         : 0
Output Buffer Delay Control : Off
Location assigned by        : User
Output Enable Source        : -
Output Enable Group         : -

Name                        : LEDR[6]
Pin #                       : Y19
I/O Bank                    : 4A
X coordinate                : 84
Y coordinate                : 0
Z coordinate                : 0
Output Register             : no
Output Enable Register      : no
Slew Rate                   : 1
PCI I/O Enabled             : no
Open Drain                  : no
TRI Primitive               : no
Bus Hold                    : no
Weak Pull Up                : Off
I/O Standard                : 2.5 V
Current Strength            : Default
Termination                 : Series 50 Ohm without Calibration
Termination Control Block   : --
Output Buffer Pre-emphasis  : no
Voltage Output Differential : no
Output Buffer Delay         : 0
Output Buffer Delay Control : Off
Location assigned by        : User
Output Enable Source        : -
Output Enable Group         : -

Name                        : LEDR[7]
Pin #                       : W20
I/O Bank                    : 5A
X coordinate                : 89
Y coordinate                : 6
Z coordinate                : 3
Output Register             : no
Output Enable Register      : no
Slew Rate                   : 1
PCI I/O Enabled             : no
Open Drain                  : no
TRI Primitive               : no
Bus Hold                    : no
Weak Pull Up                : Off
I/O Standard                : 2.5 V
Current Strength            : Default
Termination                 : Series 50 Ohm without Calibration
Termination Control Block   : --
Output Buffer Pre-emphasis  : no
Voltage Output Differential : no
Output Buffer Delay         : 0
Output Buffer Delay Control : Off
Location assigned by        : User
Output Enable Source        : -
Output Enable Group         : -

Name                        : LEDR[8]
Pin #                       : W21
I/O Bank                    : 5A
X coordinate                : 89
Y coordinate                : 8
Z coordinate                : 3
Output Register             : no
Output Enable Register      : no
Slew Rate                   : 1
PCI I/O Enabled             : no
Open Drain                  : no
TRI Primitive               : no
Bus Hold                    : no
Weak Pull Up                : Off
I/O Standard                : 2.5 V
Current Strength            : Default
Termination                 : Series 50 Ohm without Calibration
Termination Control Block   : --
Output Buffer Pre-emphasis  : no
Voltage Output Differential : no
Output Buffer Delay         : 0
Output Buffer Delay Control : Off
Location assigned by        : User
Output Enable Source        : -
Output Enable Group         : -

Name                        : LEDR[9]
Pin #                       : Y21
I/O Bank                    : 5A
X coordinate                : 89
Y coordinate                : 6
Z coordinate                : 20
Output Register             : no
Output Enable Register      : no
Slew Rate                   : 1
PCI I/O Enabled             : no
Open Drain                  : no
TRI Primitive               : no
Bus Hold                    : no
Weak Pull Up                : Off
I/O Standard                : 2.5 V
Current Strength            : Default
Termination                 : Series 50 Ohm without Calibration
Termination Control Block   : --
Output Buffer Pre-emphasis  : no
Voltage Output Differential : no
Output Buffer Delay         : 0
Output Buffer Delay Control : Off
Location assigned by        : User
Output Enable Source        : -
Output Enable Group         : -

Name                        : VGA_BLANK_N
Pin #                       : F10
I/O Bank                    : 8A
X coordinate                : 6
Y coordinate                : 81
Z coordinate                : 17
Output Register             : no
Output Enable Register      : no
Slew Rate                   : 1
PCI I/O Enabled             : no
Open Drain                  : no
TRI Primitive               : no
Bus Hold                    : no
Weak Pull Up                : Off
I/O Standard                : 2.5 V
Current Strength            : Default
Termination                 : Series 50 Ohm without Calibration
Termination Control Block   : --
Output Buffer Pre-emphasis  : no
Voltage Output Differential : no
Output Buffer Delay         : 0
Output Buffer Delay Control : Off
Location assigned by        : User
Output Enable Source        : -
Output Enable Group         : -

Name                        : VGA_B[0]
Pin #                       : B13
I/O Bank                    : 8A
X coordinate                : 40
Y coordinate                : 81
Z coordinate                : 34
Output Register             : no
Output Enable Register      : no
Slew Rate                   : 1
PCI I/O Enabled             : no
Open Drain                  : no
TRI Primitive               : no
Bus Hold                    : no
Weak Pull Up                : Off
I/O Standard                : 2.5 V
Current Strength            : Default
Termination                 : Series 50 Ohm without Calibration
Termination Control Block   : --
Output Buffer Pre-emphasis  : no
Voltage Output Differential : no
Output Buffer Delay         : 0
Output Buffer Delay Control : Off
Location assigned by        : User
Output Enable Source        : -
Output Enable Group         : -

Name                        : VGA_B[1]
Pin #                       : G13
I/O Bank                    : 8A
X coordinate                : 28
Y coordinate                : 81
Z coordinate                : 17
Output Register             : no
Output Enable Register      : no
Slew Rate                   : 1
PCI I/O Enabled             : no
Open Drain                  : no
TRI Primitive               : no
Bus Hold                    : no
Weak Pull Up                : Off
I/O Standard                : 2.5 V
Current Strength            : Default
Termination                 : Series 50 Ohm without Calibration
Termination Control Block   : --
Output Buffer Pre-emphasis  : no
Voltage Output Differential : no
Output Buffer Delay         : 0
Output Buffer Delay Control : Off
Location assigned by        : User
Output Enable Source        : -
Output Enable Group         : -

Name                        : VGA_B[2]
Pin #                       : H13
I/O Bank                    : 8A
X coordinate                : 20
Y coordinate                : 81
Z coordinate                : 0
Output Register             : no
Output Enable Register      : no
Slew Rate                   : 1
PCI I/O Enabled             : no
Open Drain                  : no
TRI Primitive               : no
Bus Hold                    : no
Weak Pull Up                : Off
I/O Standard                : 2.5 V
Current Strength            : Default
Termination                 : Series 50 Ohm without Calibration
Termination Control Block   : --
Output Buffer Pre-emphasis  : no
Voltage Output Differential : no
Output Buffer Delay         : 0
Output Buffer Delay Control : Off
Location assigned by        : User
Output Enable Source        : -
Output Enable Group         : -

Name                        : VGA_B[3]
Pin #                       : F14
I/O Bank                    : 8A
X coordinate                : 36
Y coordinate                : 81
Z coordinate                : 17
Output Register             : no
Output Enable Register      : no
Slew Rate                   : 1
PCI I/O Enabled             : no
Open Drain                  : no
TRI Primitive               : no
Bus Hold                    : no
Weak Pull Up                : Off
I/O Standard                : 2.5 V
Current Strength            : Default
Termination                 : Series 50 Ohm without Calibration
Termination Control Block   : --
Output Buffer Pre-emphasis  : no
Voltage Output Differential : no
Output Buffer Delay         : 0
Output Buffer Delay Control : Off
Location assigned by        : User
Output Enable Source        : -
Output Enable Group         : -

Name                        : VGA_B[4]
Pin #                       : H14
I/O Bank                    : 8A
X coordinate                : 28
Y coordinate                : 81
Z coordinate                : 0
Output Register             : no
Output Enable Register      : no
Slew Rate                   : 1
PCI I/O Enabled             : no
Open Drain                  : no
TRI Primitive               : no
Bus Hold                    : no
Weak Pull Up                : Off
I/O Standard                : 2.5 V
Current Strength            : Default
Termination                 : Series 50 Ohm without Calibration
Termination Control Block   : --
Output Buffer Pre-emphasis  : no
Voltage Output Differential : no
Output Buffer Delay         : 0
Output Buffer Delay Control : Off
Location assigned by        : User
Output Enable Source        : -
Output Enable Group         : -

Name                        : VGA_B[5]
Pin #                       : F15
I/O Bank                    : 8A
X coordinate                : 36
Y coordinate                : 81
Z coordinate                : 0
Output Register             : no
Output Enable Register      : no
Slew Rate                   : 1
PCI I/O Enabled             : no
Open Drain                  : no
TRI Primitive               : no
Bus Hold                    : no
Weak Pull Up                : Off
I/O Standard                : 2.5 V
Current Strength            : Default
Termination                 : Series 50 Ohm without Calibration
Termination Control Block   : --
Output Buffer Pre-emphasis  : no
Voltage Output Differential : no
Output Buffer Delay         : 0
Output Buffer Delay Control : Off
Location assigned by        : User
Output Enable Source        : -
Output Enable Group         : -

Name                        : VGA_B[6]
Pin #                       : G15
I/O Bank                    : 8A
X coordinate                : 40
Y coordinate                : 81
Z coordinate                : 17
Output Register             : no
Output Enable Register      : no
Slew Rate                   : 1
PCI I/O Enabled             : no
Open Drain                  : no
TRI Primitive               : no
Bus Hold                    : no
Weak Pull Up                : Off
I/O Standard                : 2.5 V
Current Strength            : Default
Termination                 : Series 50 Ohm without Calibration
Termination Control Block   : --
Output Buffer Pre-emphasis  : no
Voltage Output Differential : no
Output Buffer Delay         : 0
Output Buffer Delay Control : Off
Location assigned by        : User
Output Enable Source        : -
Output Enable Group         : -

Name                        : VGA_B[7]
Pin #                       : J14
I/O Bank                    : 8A
X coordinate                : 32
Y coordinate                : 81
Z coordinate                : 17
Output Register             : no
Output Enable Register      : no
Slew Rate                   : 1
PCI I/O Enabled             : no
Open Drain                  : no
TRI Primitive               : no
Bus Hold                    : no
Weak Pull Up                : Off
I/O Standard                : 2.5 V
Current Strength            : Default
Termination                 : Series 50 Ohm without Calibration
Termination Control Block   : --
Output Buffer Pre-emphasis  : no
Voltage Output Differential : no
Output Buffer Delay         : 0
Output Buffer Delay Control : Off
Location assigned by        : User
Output Enable Source        : -
Output Enable Group         : -

Name                        : VGA_CLK
Pin #                       : A11
I/O Bank                    : 8A
X coordinate                : 38
Y coordinate                : 81
Z coordinate                : 34
Output Register             : no
Output Enable Register      : no
Slew Rate                   : 1
PCI I/O Enabled             : no
Open Drain                  : no
TRI Primitive               : no
Bus Hold                    : no
Weak Pull Up                : Off
I/O Standard                : 2.5 V
Current Strength            : Default
Termination                 : Series 50 Ohm without Calibration
Termination Control Block   : --
Output Buffer Pre-emphasis  : no
Voltage Output Differential : no
Output Buffer Delay         : 0
Output Buffer Delay Control : Off
Location assigned by        : User
Output Enable Source        : -
Output Enable Group         : -

Name                        : VGA_G[0]
Pin #                       : J9
I/O Bank                    : 8A
X coordinate                : 4
Y coordinate                : 81
Z coordinate                : 17
Output Register             : no
Output Enable Register      : no
Slew Rate                   : 1
PCI I/O Enabled             : no
Open Drain                  : no
TRI Primitive               : no
Bus Hold                    : no
Weak Pull Up                : Off
I/O Standard                : 2.5 V
Current Strength            : Default
Termination                 : Series 50 Ohm without Calibration
Termination Control Block   : --
Output Buffer Pre-emphasis  : no
Voltage Output Differential : no
Output Buffer Delay         : 0
Output Buffer Delay Control : Off
Location assigned by        : User
Output Enable Source        : -
Output Enable Group         : -

Name                        : VGA_G[1]
Pin #                       : J10
I/O Bank                    : 8A
X coordinate                : 4
Y coordinate                : 81
Z coordinate                : 0
Output Register             : no
Output Enable Register      : no
Slew Rate                   : 1
PCI I/O Enabled             : no
Open Drain                  : no
TRI Primitive               : no
Bus Hold                    : no
Weak Pull Up                : Off
I/O Standard                : 2.5 V
Current Strength            : Default
Termination                 : Series 50 Ohm without Calibration
Termination Control Block   : --
Output Buffer Pre-emphasis  : no
Voltage Output Differential : no
Output Buffer Delay         : 0
Output Buffer Delay Control : Off
Location assigned by        : User
Output Enable Source        : -
Output Enable Group         : -

Name                        : VGA_G[2]
Pin #                       : H12
I/O Bank                    : 8A
X coordinate                : 20
Y coordinate                : 81
Z coordinate                : 17
Output Register             : no
Output Enable Register      : no
Slew Rate                   : 1
PCI I/O Enabled             : no
Open Drain                  : no
TRI Primitive               : no
Bus Hold                    : no
Weak Pull Up                : Off
I/O Standard                : 2.5 V
Current Strength            : Default
Termination                 : Series 50 Ohm without Calibration
Termination Control Block   : --
Output Buffer Pre-emphasis  : no
Voltage Output Differential : no
Output Buffer Delay         : 0
Output Buffer Delay Control : Off
Location assigned by        : User
Output Enable Source        : -
Output Enable Group         : -

Name                        : VGA_G[3]
Pin #                       : G10
I/O Bank                    : 8A
X coordinate                : 6
Y coordinate                : 81
Z coordinate                : 0
Output Register             : no
Output Enable Register      : no
Slew Rate                   : 1
PCI I/O Enabled             : no
Open Drain                  : no
TRI Primitive               : no
Bus Hold                    : no
Weak Pull Up                : Off
I/O Standard                : 2.5 V
Current Strength            : Default
Termination                 : Series 50 Ohm without Calibration
Termination Control Block   : --
Output Buffer Pre-emphasis  : no
Voltage Output Differential : no
Output Buffer Delay         : 0
Output Buffer Delay Control : Off
Location assigned by        : User
Output Enable Source        : -
Output Enable Group         : -

Name                        : VGA_G[4]
Pin #                       : G11
I/O Bank                    : 8A
X coordinate                : 10
Y coordinate                : 81
Z coordinate                : 57
Output Register             : no
Output Enable Register      : no
Slew Rate                   : 1
PCI I/O Enabled             : no
Open Drain                  : no
TRI Primitive               : no
Bus Hold                    : no
Weak Pull Up                : Off
I/O Standard                : 2.5 V
Current Strength            : Default
Termination                 : Series 50 Ohm without Calibration
Termination Control Block   : --
Output Buffer Pre-emphasis  : no
Voltage Output Differential : no
Output Buffer Delay         : 0
Output Buffer Delay Control : Off
Location assigned by        : User
Output Enable Source        : -
Output Enable Group         : -

Name                        : VGA_G[5]
Pin #                       : G12
I/O Bank                    : 8A
X coordinate                : 10
Y coordinate                : 81
Z coordinate                : 40
Output Register             : no
Output Enable Register      : no
Slew Rate                   : 1
PCI I/O Enabled             : no
Open Drain                  : no
TRI Primitive               : no
Bus Hold                    : no
Weak Pull Up                : Off
I/O Standard                : 2.5 V
Current Strength            : Default
Termination                 : Series 50 Ohm without Calibration
Termination Control Block   : --
Output Buffer Pre-emphasis  : no
Voltage Output Differential : no
Output Buffer Delay         : 0
Output Buffer Delay Control : Off
Location assigned by        : User
Output Enable Source        : -
Output Enable Group         : -

Name                        : VGA_G[6]
Pin #                       : F11
I/O Bank                    : 8A
X coordinate                : 18
Y coordinate                : 81
Z coordinate                : 40
Output Register             : no
Output Enable Register      : no
Slew Rate                   : 1
PCI I/O Enabled             : no
Open Drain                  : no
TRI Primitive               : no
Bus Hold                    : no
Weak Pull Up                : Off
I/O Standard                : 2.5 V
Current Strength            : Default
Termination                 : Series 50 Ohm without Calibration
Termination Control Block   : --
Output Buffer Pre-emphasis  : no
Voltage Output Differential : no
Output Buffer Delay         : 0
Output Buffer Delay Control : Off
Location assigned by        : User
Output Enable Source        : -
Output Enable Group         : -

Name                        : VGA_G[7]
Pin #                       : E11
I/O Bank                    : 8A
X coordinate                : 18
Y coordinate                : 81
Z coordinate                : 57
Output Register             : no
Output Enable Register      : no
Slew Rate                   : 1
PCI I/O Enabled             : no
Open Drain                  : no
TRI Primitive               : no
Bus Hold                    : no
Weak Pull Up                : Off
I/O Standard                : 2.5 V
Current Strength            : Default
Termination                 : Series 50 Ohm without Calibration
Termination Control Block   : --
Output Buffer Pre-emphasis  : no
Voltage Output Differential : no
Output Buffer Delay         : 0
Output Buffer Delay Control : Off
Location assigned by        : User
Output Enable Source        : -
Output Enable Group         : -

Name                        : VGA_HS
Pin #                       : B11
I/O Bank                    : 8A
X coordinate                : 36
Y coordinate                : 81
Z coordinate                : 51
Output Register             : no
Output Enable Register      : no
Slew Rate                   : 1
PCI I/O Enabled             : no
Open Drain                  : no
TRI Primitive               : no
Bus Hold                    : no
Weak Pull Up                : Off
I/O Standard                : 2.5 V
Current Strength            : Default
Termination                 : Series 50 Ohm without Calibration
Termination Control Block   : --
Output Buffer Pre-emphasis  : no
Voltage Output Differential : no
Output Buffer Delay         : 0
Output Buffer Delay Control : Off
Location assigned by        : User
Output Enable Source        : -
Output Enable Group         : -

Name                        : VGA_R[0]
Pin #                       : A13
I/O Bank                    : 8A
X coordinate                : 40
Y coordinate                : 81
Z coordinate                : 51
Output Register             : no
Output Enable Register      : no
Slew Rate                   : 1
PCI I/O Enabled             : no
Open Drain                  : no
TRI Primitive               : no
Bus Hold                    : no
Weak Pull Up                : Off
I/O Standard                : 2.5 V
Current Strength            : Default
Termination                 : Series 50 Ohm without Calibration
Termination Control Block   : --
Output Buffer Pre-emphasis  : no
Voltage Output Differential : no
Output Buffer Delay         : 0
Output Buffer Delay Control : Off
Location assigned by        : User
Output Enable Source        : -
Output Enable Group         : -

Name                        : VGA_R[1]
Pin #                       : C13
I/O Bank                    : 8A
X coordinate                : 38
Y coordinate                : 81
Z coordinate                : 0
Output Register             : no
Output Enable Register      : no
Slew Rate                   : 1
PCI I/O Enabled             : no
Open Drain                  : no
TRI Primitive               : no
Bus Hold                    : no
Weak Pull Up                : Off
I/O Standard                : 2.5 V
Current Strength            : Default
Termination                 : Series 50 Ohm without Calibration
Termination Control Block   : --
Output Buffer Pre-emphasis  : no
Voltage Output Differential : no
Output Buffer Delay         : 0
Output Buffer Delay Control : Off
Location assigned by        : User
Output Enable Source        : -
Output Enable Group         : -

Name                        : VGA_R[2]
Pin #                       : E13
I/O Bank                    : 8A
X coordinate                : 26
Y coordinate                : 81
Z coordinate                : 57
Output Register             : no
Output Enable Register      : no
Slew Rate                   : 1
PCI I/O Enabled             : no
Open Drain                  : no
TRI Primitive               : no
Bus Hold                    : no
Weak Pull Up                : Off
I/O Standard                : 2.5 V
Current Strength            : Default
Termination                 : Series 50 Ohm without Calibration
Termination Control Block   : --
Output Buffer Pre-emphasis  : no
Voltage Output Differential : no
Output Buffer Delay         : 0
Output Buffer Delay Control : Off
Location assigned by        : User
Output Enable Source        : -
Output Enable Group         : -

Name                        : VGA_R[3]
Pin #                       : B12
I/O Bank                    : 8A
X coordinate                : 38
Y coordinate                : 81
Z coordinate                : 17
Output Register             : no
Output Enable Register      : no
Slew Rate                   : 1
PCI I/O Enabled             : no
Open Drain                  : no
TRI Primitive               : no
Bus Hold                    : no
Weak Pull Up                : Off
I/O Standard                : 2.5 V
Current Strength            : Default
Termination                 : Series 50 Ohm without Calibration
Termination Control Block   : --
Output Buffer Pre-emphasis  : no
Voltage Output Differential : no
Output Buffer Delay         : 0
Output Buffer Delay Control : Off
Location assigned by        : User
Output Enable Source        : -
Output Enable Group         : -

Name                        : VGA_R[4]
Pin #                       : C12
I/O Bank                    : 8A
X coordinate                : 36
Y coordinate                : 81
Z coordinate                : 34
Output Register             : no
Output Enable Register      : no
Slew Rate                   : 1
PCI I/O Enabled             : no
Open Drain                  : no
TRI Primitive               : no
Bus Hold                    : no
Weak Pull Up                : Off
I/O Standard                : 2.5 V
Current Strength            : Default
Termination                 : Series 50 Ohm without Calibration
Termination Control Block   : --
Output Buffer Pre-emphasis  : no
Voltage Output Differential : no
Output Buffer Delay         : 0
Output Buffer Delay Control : Off
Location assigned by        : User
Output Enable Source        : -
Output Enable Group         : -

Name                        : VGA_R[5]
Pin #                       : D12
I/O Bank                    : 8A
X coordinate                : 22
Y coordinate                : 81
Z coordinate                : 17
Output Register             : no
Output Enable Register      : no
Slew Rate                   : 1
PCI I/O Enabled             : no
Open Drain                  : no
TRI Primitive               : no
Bus Hold                    : no
Weak Pull Up                : Off
I/O Standard                : 2.5 V
Current Strength            : Default
Termination                 : Series 50 Ohm without Calibration
Termination Control Block   : --
Output Buffer Pre-emphasis  : no
Voltage Output Differential : no
Output Buffer Delay         : 0
Output Buffer Delay Control : Off
Location assigned by        : User
Output Enable Source        : -
Output Enable Group         : -

Name                        : VGA_R[6]
Pin #                       : E12
I/O Bank                    : 8A
X coordinate                : 22
Y coordinate                : 81
Z coordinate                : 0
Output Register             : no
Output Enable Register      : no
Slew Rate                   : 1
PCI I/O Enabled             : no
Open Drain                  : no
TRI Primitive               : no
Bus Hold                    : no
Weak Pull Up                : Off
I/O Standard                : 2.5 V
Current Strength            : Default
Termination                 : Series 50 Ohm without Calibration
Termination Control Block   : --
Output Buffer Pre-emphasis  : no
Voltage Output Differential : no
Output Buffer Delay         : 0
Output Buffer Delay Control : Off
Location assigned by        : User
Output Enable Source        : -
Output Enable Group         : -

Name                        : VGA_R[7]
Pin #                       : F13
I/O Bank                    : 8A
X coordinate                : 26
Y coordinate                : 81
Z coordinate                : 40
Output Register             : no
Output Enable Register      : no
Slew Rate                   : 1
PCI I/O Enabled             : no
Open Drain                  : no
TRI Primitive               : no
Bus Hold                    : no
Weak Pull Up                : Off
I/O Standard                : 2.5 V
Current Strength            : Default
Termination                 : Series 50 Ohm without Calibration
Termination Control Block   : --
Output Buffer Pre-emphasis  : no
Voltage Output Differential : no
Output Buffer Delay         : 0
Output Buffer Delay Control : Off
Location assigned by        : User
Output Enable Source        : -
Output Enable Group         : -

Name                        : VGA_SYNC_N
Pin #                       : C10
I/O Bank                    : 8A
X coordinate                : 28
Y coordinate                : 81
Z coordinate                : 34
Output Register             : no
Output Enable Register      : no
Slew Rate                   : 1
PCI I/O Enabled             : no
Open Drain                  : no
TRI Primitive               : no
Bus Hold                    : no
Weak Pull Up                : Off
I/O Standard                : 2.5 V
Current Strength            : Default
Termination                 : Series 50 Ohm without Calibration
Termination Control Block   : --
Output Buffer Pre-emphasis  : no
Voltage Output Differential : no
Output Buffer Delay         : 0
Output Buffer Delay Control : Off
Location assigned by        : User
Output Enable Source        : -
Output Enable Group         : -

Name                        : VGA_VS
Pin #                       : D11
I/O Bank                    : 8A
X coordinate                : 34
Y coordinate                : 81
Z coordinate                : 40
Output Register             : no
Output Enable Register      : no
Slew Rate                   : 1
PCI I/O Enabled             : no
Open Drain                  : no
TRI Primitive               : no
Bus Hold                    : no
Weak Pull Up                : Off
I/O Standard                : 2.5 V
Current Strength            : Default
Termination                 : Series 50 Ohm without Calibration
Termination Control Block   : --
Output Buffer Pre-emphasis  : no
Voltage Output Differential : no
Output Buffer Delay         : 0
Output Buffer Delay Control : Off
Location assigned by        : User
Output Enable Source        : -
Output Enable Group         : -
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Bidir Pins                                                                     ;
+--------------------------------------------------------------------------------+
Name                        : DRAM_DQ[0]
Pin #                       : AK6
I/O Bank                    : 3B
X coordinate                : 24
Y coordinate                : 0
Z coordinate                : 51
Combinational Fan-Out       : 0
Registered Fan-Out          : 1
Global                      : no
Input Register              : yes
Output Register             : yes
Output Enable Register      : yes
Slew Rate                   : 1
PCI I/O Enabled             : no
Open Drain                  : no
Bus Hold                    : no
Weak Pull Up                : Off
I/O Standard                : 2.5 V
Current Strength            : Default
Input Termination           : Off
Output Termination          : Series 50 Ohm without Calibration
Termination Control Block   : --
Output Buffer Pre-emphasis  : no
Output Buffer Delay         : 0
Output Buffer Delay Control : Off
Location assigned by        : User
Output Enable Source        : 0 pF
Output Enable Group         : QSYS_lab4:u0|QSYS_lab4_SDRAM:sdram|oe

Name                        : DRAM_DQ[10]
Pin #                       : AJ9
I/O Bank                    : 3B
X coordinate                : 30
Y coordinate                : 0
Z coordinate                : 34
Combinational Fan-Out       : 0
Registered Fan-Out          : 1
Global                      : no
Input Register              : yes
Output Register             : yes
Output Enable Register      : yes
Slew Rate                   : 1
PCI I/O Enabled             : no
Open Drain                  : no
Bus Hold                    : no
Weak Pull Up                : Off
I/O Standard                : 2.5 V
Current Strength            : Default
Input Termination           : Off
Output Termination          : Series 50 Ohm without Calibration
Termination Control Block   : --
Output Buffer Pre-emphasis  : no
Output Buffer Delay         : 0
Output Buffer Delay Control : Off
Location assigned by        : User
Output Enable Source        : 0 pF
Output Enable Group         : QSYS_lab4:u0|QSYS_lab4_SDRAM:sdram|oe~_Duplicate_10

Name                        : DRAM_DQ[11]
Pin #                       : AH9
I/O Bank                    : 3B
X coordinate                : 18
Y coordinate                : 0
Z coordinate                : 91
Combinational Fan-Out       : 0
Registered Fan-Out          : 1
Global                      : no
Input Register              : yes
Output Register             : yes
Output Enable Register      : yes
Slew Rate                   : 1
PCI I/O Enabled             : no
Open Drain                  : no
Bus Hold                    : no
Weak Pull Up                : Off
I/O Standard                : 2.5 V
Current Strength            : Default
Input Termination           : Off
Output Termination          : Series 50 Ohm without Calibration
Termination Control Block   : --
Output Buffer Pre-emphasis  : no
Output Buffer Delay         : 0
Output Buffer Delay Control : Off
Location assigned by        : User
Output Enable Source        : 0 pF
Output Enable Group         : QSYS_lab4:u0|QSYS_lab4_SDRAM:sdram|oe~_Duplicate_11

Name                        : DRAM_DQ[12]
Pin #                       : AH8
I/O Bank                    : 3B
X coordinate                : 32
Y coordinate                : 0
Z coordinate                : 51
Combinational Fan-Out       : 0
Registered Fan-Out          : 1
Global                      : no
Input Register              : yes
Output Register             : yes
Output Enable Register      : yes
Slew Rate                   : 1
PCI I/O Enabled             : no
Open Drain                  : no
Bus Hold                    : no
Weak Pull Up                : Off
I/O Standard                : 2.5 V
Current Strength            : Default
Input Termination           : Off
Output Termination          : Series 50 Ohm without Calibration
Termination Control Block   : --
Output Buffer Pre-emphasis  : no
Output Buffer Delay         : 0
Output Buffer Delay Control : Off
Location assigned by        : User
Output Enable Source        : 0 pF
Output Enable Group         : QSYS_lab4:u0|QSYS_lab4_SDRAM:sdram|oe~_Duplicate_12

Name                        : DRAM_DQ[13]
Pin #                       : AH7
I/O Bank                    : 3B
X coordinate                : 32
Y coordinate                : 0
Z coordinate                : 34
Combinational Fan-Out       : 0
Registered Fan-Out          : 1
Global                      : no
Input Register              : yes
Output Register             : yes
Output Enable Register      : yes
Slew Rate                   : 1
PCI I/O Enabled             : no
Open Drain                  : no
Bus Hold                    : no
Weak Pull Up                : Off
I/O Standard                : 2.5 V
Current Strength            : Default
Input Termination           : Off
Output Termination          : Series 50 Ohm without Calibration
Termination Control Block   : --
Output Buffer Pre-emphasis  : no
Output Buffer Delay         : 0
Output Buffer Delay Control : Off
Location assigned by        : User
Output Enable Source        : 0 pF
Output Enable Group         : QSYS_lab4:u0|QSYS_lab4_SDRAM:sdram|oe~_Duplicate_13

Name                        : DRAM_DQ[14]
Pin #                       : AJ6
I/O Bank                    : 3B
X coordinate                : 26
Y coordinate                : 0
Z coordinate                : 74
Combinational Fan-Out       : 0
Registered Fan-Out          : 1
Global                      : no
Input Register              : yes
Output Register             : yes
Output Enable Register      : yes
Slew Rate                   : 1
PCI I/O Enabled             : no
Open Drain                  : no
Bus Hold                    : no
Weak Pull Up                : Off
I/O Standard                : 2.5 V
Current Strength            : Default
Input Termination           : Off
Output Termination          : Series 50 Ohm without Calibration
Termination Control Block   : --
Output Buffer Pre-emphasis  : no
Output Buffer Delay         : 0
Output Buffer Delay Control : Off
Location assigned by        : User
Output Enable Source        : 0 pF
Output Enable Group         : QSYS_lab4:u0|QSYS_lab4_SDRAM:sdram|oe~_Duplicate_14

Name                        : DRAM_DQ[15]
Pin #                       : AJ5
I/O Bank                    : 3B
X coordinate                : 24
Y coordinate                : 0
Z coordinate                : 34
Combinational Fan-Out       : 0
Registered Fan-Out          : 1
Global                      : no
Input Register              : yes
Output Register             : yes
Output Enable Register      : yes
Slew Rate                   : 1
PCI I/O Enabled             : no
Open Drain                  : no
Bus Hold                    : no
Weak Pull Up                : Off
I/O Standard                : 2.5 V
Current Strength            : Default
Input Termination           : Off
Output Termination          : Series 50 Ohm without Calibration
Termination Control Block   : --
Output Buffer Pre-emphasis  : no
Output Buffer Delay         : 0
Output Buffer Delay Control : Off
Location assigned by        : User
Output Enable Source        : 0 pF
Output Enable Group         : QSYS_lab4:u0|QSYS_lab4_SDRAM:sdram|oe~_Duplicate_15

Name                        : DRAM_DQ[1]
Pin #                       : AJ7
I/O Bank                    : 3B
X coordinate                : 26
Y coordinate                : 0
Z coordinate                : 91
Combinational Fan-Out       : 0
Registered Fan-Out          : 1
Global                      : no
Input Register              : yes
Output Register             : yes
Output Enable Register      : yes
Slew Rate                   : 1
PCI I/O Enabled             : no
Open Drain                  : no
Bus Hold                    : no
Weak Pull Up                : Off
I/O Standard                : 2.5 V
Current Strength            : Default
Input Termination           : Off
Output Termination          : Series 50 Ohm without Calibration
Termination Control Block   : --
Output Buffer Pre-emphasis  : no
Output Buffer Delay         : 0
Output Buffer Delay Control : Off
Location assigned by        : User
Output Enable Source        : 0 pF
Output Enable Group         : QSYS_lab4:u0|QSYS_lab4_SDRAM:sdram|oe~_Duplicate_1

Name                        : DRAM_DQ[2]
Pin #                       : AK7
I/O Bank                    : 3B
X coordinate                : 28
Y coordinate                : 0
Z coordinate                : 34
Combinational Fan-Out       : 0
Registered Fan-Out          : 1
Global                      : no
Input Register              : yes
Output Register             : yes
Output Enable Register      : yes
Slew Rate                   : 1
PCI I/O Enabled             : no
Open Drain                  : no
Bus Hold                    : no
Weak Pull Up                : Off
I/O Standard                : 2.5 V
Current Strength            : Default
Input Termination           : Off
Output Termination          : Series 50 Ohm without Calibration
Termination Control Block   : --
Output Buffer Pre-emphasis  : no
Output Buffer Delay         : 0
Output Buffer Delay Control : Off
Location assigned by        : User
Output Enable Source        : 0 pF
Output Enable Group         : QSYS_lab4:u0|QSYS_lab4_SDRAM:sdram|oe~_Duplicate_2

Name                        : DRAM_DQ[3]
Pin #                       : AK8
I/O Bank                    : 3B
X coordinate                : 28
Y coordinate                : 0
Z coordinate                : 51
Combinational Fan-Out       : 0
Registered Fan-Out          : 1
Global                      : no
Input Register              : yes
Output Register             : yes
Output Enable Register      : yes
Slew Rate                   : 1
PCI I/O Enabled             : no
Open Drain                  : no
Bus Hold                    : no
Weak Pull Up                : Off
I/O Standard                : 2.5 V
Current Strength            : Default
Input Termination           : Off
Output Termination          : Series 50 Ohm without Calibration
Termination Control Block   : --
Output Buffer Pre-emphasis  : no
Output Buffer Delay         : 0
Output Buffer Delay Control : Off
Location assigned by        : User
Output Enable Source        : 0 pF
Output Enable Group         : QSYS_lab4:u0|QSYS_lab4_SDRAM:sdram|oe~_Duplicate_3

Name                        : DRAM_DQ[4]
Pin #                       : AK9
I/O Bank                    : 3B
X coordinate                : 30
Y coordinate                : 0
Z coordinate                : 51
Combinational Fan-Out       : 0
Registered Fan-Out          : 1
Global                      : no
Input Register              : yes
Output Register             : yes
Output Enable Register      : yes
Slew Rate                   : 1
PCI I/O Enabled             : no
Open Drain                  : no
Bus Hold                    : no
Weak Pull Up                : Off
I/O Standard                : 2.5 V
Current Strength            : Default
Input Termination           : Off
Output Termination          : Series 50 Ohm without Calibration
Termination Control Block   : --
Output Buffer Pre-emphasis  : no
Output Buffer Delay         : 0
Output Buffer Delay Control : Off
Location assigned by        : User
Output Enable Source        : 0 pF
Output Enable Group         : QSYS_lab4:u0|QSYS_lab4_SDRAM:sdram|oe~_Duplicate_4

Name                        : DRAM_DQ[5]
Pin #                       : AG10
I/O Bank                    : 3B
X coordinate                : 18
Y coordinate                : 0
Z coordinate                : 74
Combinational Fan-Out       : 0
Registered Fan-Out          : 1
Global                      : no
Input Register              : yes
Output Register             : yes
Output Enable Register      : yes
Slew Rate                   : 1
PCI I/O Enabled             : no
Open Drain                  : no
Bus Hold                    : no
Weak Pull Up                : Off
I/O Standard                : 2.5 V
Current Strength            : Default
Input Termination           : Off
Output Termination          : Series 50 Ohm without Calibration
Termination Control Block   : --
Output Buffer Pre-emphasis  : no
Output Buffer Delay         : 0
Output Buffer Delay Control : Off
Location assigned by        : User
Output Enable Source        : 0 pF
Output Enable Group         : QSYS_lab4:u0|QSYS_lab4_SDRAM:sdram|oe~_Duplicate_5

Name                        : DRAM_DQ[6]
Pin #                       : AK11
I/O Bank                    : 3B
X coordinate                : 34
Y coordinate                : 0
Z coordinate                : 57
Combinational Fan-Out       : 0
Registered Fan-Out          : 1
Global                      : no
Input Register              : yes
Output Register             : yes
Output Enable Register      : yes
Slew Rate                   : 1
PCI I/O Enabled             : no
Open Drain                  : no
Bus Hold                    : no
Weak Pull Up                : Off
I/O Standard                : 2.5 V
Current Strength            : Default
Input Termination           : Off
Output Termination          : Series 50 Ohm without Calibration
Termination Control Block   : --
Output Buffer Pre-emphasis  : no
Output Buffer Delay         : 0
Output Buffer Delay Control : Off
Location assigned by        : User
Output Enable Source        : 0 pF
Output Enable Group         : QSYS_lab4:u0|QSYS_lab4_SDRAM:sdram|oe~_Duplicate_6

Name                        : DRAM_DQ[7]
Pin #                       : AJ11
I/O Bank                    : 3B
X coordinate                : 34
Y coordinate                : 0
Z coordinate                : 40
Combinational Fan-Out       : 0
Registered Fan-Out          : 1
Global                      : no
Input Register              : yes
Output Register             : yes
Output Enable Register      : yes
Slew Rate                   : 1
PCI I/O Enabled             : no
Open Drain                  : no
Bus Hold                    : no
Weak Pull Up                : Off
I/O Standard                : 2.5 V
Current Strength            : Default
Input Termination           : Off
Output Termination          : Series 50 Ohm without Calibration
Termination Control Block   : --
Output Buffer Pre-emphasis  : no
Output Buffer Delay         : 0
Output Buffer Delay Control : Off
Location assigned by        : User
Output Enable Source        : 0 pF
Output Enable Group         : QSYS_lab4:u0|QSYS_lab4_SDRAM:sdram|oe~_Duplicate_7

Name                        : DRAM_DQ[8]
Pin #                       : AH10
I/O Bank                    : 3B
X coordinate                : 34
Y coordinate                : 0
Z coordinate                : 74
Combinational Fan-Out       : 0
Registered Fan-Out          : 1
Global                      : no
Input Register              : yes
Output Register             : yes
Output Enable Register      : yes
Slew Rate                   : 1
PCI I/O Enabled             : no
Open Drain                  : no
Bus Hold                    : no
Weak Pull Up                : Off
I/O Standard                : 2.5 V
Current Strength            : Default
Input Termination           : Off
Output Termination          : Series 50 Ohm without Calibration
Termination Control Block   : --
Output Buffer Pre-emphasis  : no
Output Buffer Delay         : 0
Output Buffer Delay Control : Off
Location assigned by        : User
Output Enable Source        : 0 pF
Output Enable Group         : QSYS_lab4:u0|QSYS_lab4_SDRAM:sdram|oe~_Duplicate_8

Name                        : DRAM_DQ[9]
Pin #                       : AJ10
I/O Bank                    : 3B
X coordinate                : 34
Y coordinate                : 0
Z coordinate                : 91
Combinational Fan-Out       : 0
Registered Fan-Out          : 1
Global                      : no
Input Register              : yes
Output Register             : yes
Output Enable Register      : yes
Slew Rate                   : 1
PCI I/O Enabled             : no
Open Drain                  : no
Bus Hold                    : no
Weak Pull Up                : Off
I/O Standard                : 2.5 V
Current Strength            : Default
Input Termination           : Off
Output Termination          : Series 50 Ohm without Calibration
Termination Control Block   : --
Output Buffer Pre-emphasis  : no
Output Buffer Delay         : 0
Output Buffer Delay Control : Off
Location assigned by        : User
Output Enable Source        : 0 pF
Output Enable Group         : QSYS_lab4:u0|QSYS_lab4_SDRAM:sdram|oe~_Duplicate_9

Name                        : HPS_DDR3_DQS_N[0]
Pin #                       : M19
I/O Bank                    : 6A
X coordinate                : 89
Y coordinate                : 65
Z coordinate                : 20
Combinational Fan-Out       : 0
Registered Fan-Out          : 0
Global                      : no
Input Register              : no
Output Register             : yes
Output Enable Register      : yes
Slew Rate                   : 1
PCI I/O Enabled             : no
Open Drain                  : no
Bus Hold                    : no
Weak Pull Up                : Off
I/O Standard                : Differential 1.5-V SSTL Class I
Current Strength            : Default
Input Termination           : Parallel 50 Ohm with Calibration
Output Termination          : Series 50 Ohm with Calibration
Termination Control Block   : QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0
Output Buffer Pre-emphasis  : no
Output Buffer Delay         : 0
Output Buffer Delay Control : Off
Location assigned by        : Fitter
Output Enable Source        : 0 pF
Output Enable Group         : QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar

Name                        : HPS_DDR3_DQS_N[1]
Pin #                       : N24
I/O Bank                    : 6A
X coordinate                : 89
Y coordinate                : 58
Z coordinate                : 20
Combinational Fan-Out       : 0
Registered Fan-Out          : 0
Global                      : no
Input Register              : no
Output Register             : yes
Output Enable Register      : yes
Slew Rate                   : 1
PCI I/O Enabled             : no
Open Drain                  : no
Bus Hold                    : no
Weak Pull Up                : Off
I/O Standard                : Differential 1.5-V SSTL Class I
Current Strength            : Default
Input Termination           : Parallel 50 Ohm with Calibration
Output Termination          : Series 50 Ohm with Calibration
Termination Control Block   : QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0
Output Buffer Pre-emphasis  : no
Output Buffer Delay         : 0
Output Buffer Delay Control : Off
Location assigned by        : Fitter
Output Enable Source        : 0 pF
Output Enable Group         : QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar

Name                        : HPS_DDR3_DQS_N[2]
Pin #                       : R18
I/O Bank                    : 6B
X coordinate                : 89
Y coordinate                : 51
Z coordinate                : 20
Combinational Fan-Out       : 0
Registered Fan-Out          : 0
Global                      : no
Input Register              : no
Output Register             : yes
Output Enable Register      : yes
Slew Rate                   : 1
PCI I/O Enabled             : no
Open Drain                  : no
Bus Hold                    : no
Weak Pull Up                : Off
I/O Standard                : Differential 1.5-V SSTL Class I
Current Strength            : Default
Input Termination           : Parallel 50 Ohm with Calibration
Output Termination          : Series 50 Ohm with Calibration
Termination Control Block   : QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0
Output Buffer Pre-emphasis  : no
Output Buffer Delay         : 0
Output Buffer Delay Control : Off
Location assigned by        : Fitter
Output Enable Source        : 0 pF
Output Enable Group         : QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar

Name                        : HPS_DDR3_DQS_N[3]
Pin #                       : R21
I/O Bank                    : 6B
X coordinate                : 89
Y coordinate                : 44
Z coordinate                : 20
Combinational Fan-Out       : 0
Registered Fan-Out          : 0
Global                      : no
Input Register              : no
Output Register             : yes
Output Enable Register      : yes
Slew Rate                   : 1
PCI I/O Enabled             : no
Open Drain                  : no
Bus Hold                    : no
Weak Pull Up                : Off
I/O Standard                : Differential 1.5-V SSTL Class I
Current Strength            : Default
Input Termination           : Parallel 50 Ohm with Calibration
Output Termination          : Series 50 Ohm with Calibration
Termination Control Block   : QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0
Output Buffer Pre-emphasis  : no
Output Buffer Delay         : 0
Output Buffer Delay Control : Off
Location assigned by        : Fitter
Output Enable Source        : 0 pF
Output Enable Group         : QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar

Name                        : HPS_DDR3_DQS_P[0]
Pin #                       : N18
I/O Bank                    : 6A
X coordinate                : 89
Y coordinate                : 65
Z coordinate                : 3
Combinational Fan-Out       : 17
Registered Fan-Out          : 0
Global                      : no
Input Register              : no
Output Register             : yes
Output Enable Register      : yes
Slew Rate                   : 1
PCI I/O Enabled             : no
Open Drain                  : no
Bus Hold                    : no
Weak Pull Up                : Off
I/O Standard                : Differential 1.5-V SSTL Class I
Current Strength            : Default
Input Termination           : Parallel 50 Ohm with Calibration
Output Termination          : Series 50 Ohm with Calibration
Termination Control Block   : QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0
Output Buffer Pre-emphasis  : no
Output Buffer Delay         : 0
Output Buffer Delay Control : Off
Location assigned by        : Fitter
Output Enable Source        : 0 pF
Output Enable Group         : QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe

Name                        : HPS_DDR3_DQS_P[1]
Pin #                       : N25
I/O Bank                    : 6A
X coordinate                : 89
Y coordinate                : 58
Z coordinate                : 3
Combinational Fan-Out       : 17
Registered Fan-Out          : 0
Global                      : no
Input Register              : no
Output Register             : yes
Output Enable Register      : yes
Slew Rate                   : 1
PCI I/O Enabled             : no
Open Drain                  : no
Bus Hold                    : no
Weak Pull Up                : Off
I/O Standard                : Differential 1.5-V SSTL Class I
Current Strength            : Default
Input Termination           : Parallel 50 Ohm with Calibration
Output Termination          : Series 50 Ohm with Calibration
Termination Control Block   : QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0
Output Buffer Pre-emphasis  : no
Output Buffer Delay         : 0
Output Buffer Delay Control : Off
Location assigned by        : Fitter
Output Enable Source        : 0 pF
Output Enable Group         : QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe

Name                        : HPS_DDR3_DQS_P[2]
Pin #                       : R19
I/O Bank                    : 6B
X coordinate                : 89
Y coordinate                : 51
Z coordinate                : 3
Combinational Fan-Out       : 17
Registered Fan-Out          : 0
Global                      : no
Input Register              : no
Output Register             : yes
Output Enable Register      : yes
Slew Rate                   : 1
PCI I/O Enabled             : no
Open Drain                  : no
Bus Hold                    : no
Weak Pull Up                : Off
I/O Standard                : Differential 1.5-V SSTL Class I
Current Strength            : Default
Input Termination           : Parallel 50 Ohm with Calibration
Output Termination          : Series 50 Ohm with Calibration
Termination Control Block   : QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0
Output Buffer Pre-emphasis  : no
Output Buffer Delay         : 0
Output Buffer Delay Control : Off
Location assigned by        : Fitter
Output Enable Source        : 0 pF
Output Enable Group         : QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe

Name                        : HPS_DDR3_DQS_P[3]
Pin #                       : R22
I/O Bank                    : 6B
X coordinate                : 89
Y coordinate                : 44
Z coordinate                : 3
Combinational Fan-Out       : 17
Registered Fan-Out          : 0
Global                      : no
Input Register              : no
Output Register             : yes
Output Enable Register      : yes
Slew Rate                   : 1
PCI I/O Enabled             : no
Open Drain                  : no
Bus Hold                    : no
Weak Pull Up                : Off
I/O Standard                : Differential 1.5-V SSTL Class I
Current Strength            : Default
Input Termination           : Parallel 50 Ohm with Calibration
Output Termination          : Series 50 Ohm with Calibration
Termination Control Block   : QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0
Output Buffer Pre-emphasis  : no
Output Buffer Delay         : 0
Output Buffer Delay Control : Off
Location assigned by        : Fitter
Output Enable Source        : 0 pF
Output Enable Group         : QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe

Name                        : HPS_DDR3_DQ[0]
Pin #                       : K23
I/O Bank                    : 6A
X coordinate                : 89
Y coordinate                : 66
Z coordinate                : 20
Combinational Fan-Out       : 0
Registered Fan-Out          : 2
Global                      : no
Input Register              : yes
Output Register             : yes
Output Enable Register      : yes
Slew Rate                   : 1
PCI I/O Enabled             : no
Open Drain                  : no
Bus Hold                    : no
Weak Pull Up                : Off
I/O Standard                : SSTL-15 Class I
Current Strength            : Default
Input Termination           : Parallel 50 Ohm with Calibration
Output Termination          : Series 50 Ohm with Calibration
Termination Control Block   : QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0
Output Buffer Pre-emphasis  : no
Output Buffer Delay         : 0
Output Buffer Delay Control : Off
Location assigned by        : Fitter
Output Enable Source        : 0 pF
Output Enable Group         : QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1

Name                        : HPS_DDR3_DQ[10]
Pin #                       : K29
I/O Bank                    : 6A
X coordinate                : 89
Y coordinate                : 59
Z coordinate                : 37
Combinational Fan-Out       : 0
Registered Fan-Out          : 2
Global                      : no
Input Register              : yes
Output Register             : yes
Output Enable Register      : yes
Slew Rate                   : 1
PCI I/O Enabled             : no
Open Drain                  : no
Bus Hold                    : no
Weak Pull Up                : Off
I/O Standard                : SSTL-15 Class I
Current Strength            : Default
Input Termination           : Parallel 50 Ohm with Calibration
Output Termination          : Series 50 Ohm with Calibration
Termination Control Block   : QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0
Output Buffer Pre-emphasis  : no
Output Buffer Delay         : 0
Output Buffer Delay Control : Off
Location assigned by        : Fitter
Output Enable Source        : 0 pF
Output Enable Group         : QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1

Name                        : HPS_DDR3_DQ[11]
Pin #                       : K27
I/O Bank                    : 6A
X coordinate                : 89
Y coordinate                : 58
Z coordinate                : 54
Combinational Fan-Out       : 0
Registered Fan-Out          : 2
Global                      : no
Input Register              : yes
Output Register             : yes
Output Enable Register      : yes
Slew Rate                   : 1
PCI I/O Enabled             : no
Open Drain                  : no
Bus Hold                    : no
Weak Pull Up                : Off
I/O Standard                : SSTL-15 Class I
Current Strength            : Default
Input Termination           : Parallel 50 Ohm with Calibration
Output Termination          : Series 50 Ohm with Calibration
Termination Control Block   : QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0
Output Buffer Pre-emphasis  : no
Output Buffer Delay         : 0
Output Buffer Delay Control : Off
Location assigned by        : Fitter
Output Enable Source        : 0 pF
Output Enable Group         : QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1

Name                        : HPS_DDR3_DQ[12]
Pin #                       : M26
I/O Bank                    : 6A
X coordinate                : 89
Y coordinate                : 57
Z coordinate                : 20
Combinational Fan-Out       : 0
Registered Fan-Out          : 2
Global                      : no
Input Register              : yes
Output Register             : yes
Output Enable Register      : yes
Slew Rate                   : 1
PCI I/O Enabled             : no
Open Drain                  : no
Bus Hold                    : no
Weak Pull Up                : Off
I/O Standard                : SSTL-15 Class I
Current Strength            : Default
Input Termination           : Parallel 50 Ohm with Calibration
Output Termination          : Series 50 Ohm with Calibration
Termination Control Block   : QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0
Output Buffer Pre-emphasis  : no
Output Buffer Delay         : 0
Output Buffer Delay Control : Off
Location assigned by        : Fitter
Output Enable Source        : 0 pF
Output Enable Group         : QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1

Name                        : HPS_DDR3_DQ[13]
Pin #                       : M27
I/O Bank                    : 6A
X coordinate                : 89
Y coordinate                : 57
Z coordinate                : 3
Combinational Fan-Out       : 0
Registered Fan-Out          : 2
Global                      : no
Input Register              : yes
Output Register             : yes
Output Enable Register      : yes
Slew Rate                   : 1
PCI I/O Enabled             : no
Open Drain                  : no
Bus Hold                    : no
Weak Pull Up                : Off
I/O Standard                : SSTL-15 Class I
Current Strength            : Default
Input Termination           : Parallel 50 Ohm with Calibration
Output Termination          : Series 50 Ohm with Calibration
Termination Control Block   : QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0
Output Buffer Pre-emphasis  : no
Output Buffer Delay         : 0
Output Buffer Delay Control : Off
Location assigned by        : Fitter
Output Enable Source        : 0 pF
Output Enable Group         : QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1

Name                        : HPS_DDR3_DQ[14]
Pin #                       : L28
I/O Bank                    : 6A
X coordinate                : 89
Y coordinate                : 57
Z coordinate                : 37
Combinational Fan-Out       : 0
Registered Fan-Out          : 2
Global                      : no
Input Register              : yes
Output Register             : yes
Output Enable Register      : yes
Slew Rate                   : 1
PCI I/O Enabled             : no
Open Drain                  : no
Bus Hold                    : no
Weak Pull Up                : Off
I/O Standard                : SSTL-15 Class I
Current Strength            : Default
Input Termination           : Parallel 50 Ohm with Calibration
Output Termination          : Series 50 Ohm with Calibration
Termination Control Block   : QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0
Output Buffer Pre-emphasis  : no
Output Buffer Delay         : 0
Output Buffer Delay Control : Off
Location assigned by        : Fitter
Output Enable Source        : 0 pF
Output Enable Group         : QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1

Name                        : HPS_DDR3_DQ[15]
Pin #                       : M30
I/O Bank                    : 6A
X coordinate                : 89
Y coordinate                : 56
Z coordinate                : 94
Combinational Fan-Out       : 0
Registered Fan-Out          : 2
Global                      : no
Input Register              : yes
Output Register             : yes
Output Enable Register      : yes
Slew Rate                   : 1
PCI I/O Enabled             : no
Open Drain                  : no
Bus Hold                    : no
Weak Pull Up                : Off
I/O Standard                : SSTL-15 Class I
Current Strength            : Default
Input Termination           : Parallel 50 Ohm with Calibration
Output Termination          : Series 50 Ohm with Calibration
Termination Control Block   : QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0
Output Buffer Pre-emphasis  : no
Output Buffer Delay         : 0
Output Buffer Delay Control : Off
Location assigned by        : Fitter
Output Enable Source        : 0 pF
Output Enable Group         : QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1

Name                        : HPS_DDR3_DQ[16]
Pin #                       : U26
I/O Bank                    : 6B
X coordinate                : 89
Y coordinate                : 52
Z coordinate                : 20
Combinational Fan-Out       : 0
Registered Fan-Out          : 2
Global                      : no
Input Register              : yes
Output Register             : yes
Output Enable Register      : yes
Slew Rate                   : 1
PCI I/O Enabled             : no
Open Drain                  : no
Bus Hold                    : no
Weak Pull Up                : Off
I/O Standard                : SSTL-15 Class I
Current Strength            : Default
Input Termination           : Parallel 50 Ohm with Calibration
Output Termination          : Series 50 Ohm with Calibration
Termination Control Block   : QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0
Output Buffer Pre-emphasis  : no
Output Buffer Delay         : 0
Output Buffer Delay Control : Off
Location assigned by        : Fitter
Output Enable Source        : 0 pF
Output Enable Group         : QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1

Name                        : HPS_DDR3_DQ[17]
Pin #                       : T26
I/O Bank                    : 6B
X coordinate                : 89
Y coordinate                : 52
Z coordinate                : 3
Combinational Fan-Out       : 0
Registered Fan-Out          : 2
Global                      : no
Input Register              : yes
Output Register             : yes
Output Enable Register      : yes
Slew Rate                   : 1
PCI I/O Enabled             : no
Open Drain                  : no
Bus Hold                    : no
Weak Pull Up                : Off
I/O Standard                : SSTL-15 Class I
Current Strength            : Default
Input Termination           : Parallel 50 Ohm with Calibration
Output Termination          : Series 50 Ohm with Calibration
Termination Control Block   : QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0
Output Buffer Pre-emphasis  : no
Output Buffer Delay         : 0
Output Buffer Delay Control : Off
Location assigned by        : Fitter
Output Enable Source        : 0 pF
Output Enable Group         : QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1

Name                        : HPS_DDR3_DQ[18]
Pin #                       : N29
I/O Bank                    : 6B
X coordinate                : 89
Y coordinate                : 52
Z coordinate                : 37
Combinational Fan-Out       : 0
Registered Fan-Out          : 2
Global                      : no
Input Register              : yes
Output Register             : yes
Output Enable Register      : yes
Slew Rate                   : 1
PCI I/O Enabled             : no
Open Drain                  : no
Bus Hold                    : no
Weak Pull Up                : Off
I/O Standard                : SSTL-15 Class I
Current Strength            : Default
Input Termination           : Parallel 50 Ohm with Calibration
Output Termination          : Series 50 Ohm with Calibration
Termination Control Block   : QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0
Output Buffer Pre-emphasis  : no
Output Buffer Delay         : 0
Output Buffer Delay Control : Off
Location assigned by        : Fitter
Output Enable Source        : 0 pF
Output Enable Group         : QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1

Name                        : HPS_DDR3_DQ[19]
Pin #                       : N28
I/O Bank                    : 6B
X coordinate                : 89
Y coordinate                : 51
Z coordinate                : 54
Combinational Fan-Out       : 0
Registered Fan-Out          : 2
Global                      : no
Input Register              : yes
Output Register             : yes
Output Enable Register      : yes
Slew Rate                   : 1
PCI I/O Enabled             : no
Open Drain                  : no
Bus Hold                    : no
Weak Pull Up                : Off
I/O Standard                : SSTL-15 Class I
Current Strength            : Default
Input Termination           : Parallel 50 Ohm with Calibration
Output Termination          : Series 50 Ohm with Calibration
Termination Control Block   : QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0
Output Buffer Pre-emphasis  : no
Output Buffer Delay         : 0
Output Buffer Delay Control : Off
Location assigned by        : Fitter
Output Enable Source        : 0 pF
Output Enable Group         : QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1

Name                        : HPS_DDR3_DQ[1]
Pin #                       : K22
I/O Bank                    : 6A
X coordinate                : 89
Y coordinate                : 66
Z coordinate                : 3
Combinational Fan-Out       : 0
Registered Fan-Out          : 2
Global                      : no
Input Register              : yes
Output Register             : yes
Output Enable Register      : yes
Slew Rate                   : 1
PCI I/O Enabled             : no
Open Drain                  : no
Bus Hold                    : no
Weak Pull Up                : Off
I/O Standard                : SSTL-15 Class I
Current Strength            : Default
Input Termination           : Parallel 50 Ohm with Calibration
Output Termination          : Series 50 Ohm with Calibration
Termination Control Block   : QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0
Output Buffer Pre-emphasis  : no
Output Buffer Delay         : 0
Output Buffer Delay Control : Off
Location assigned by        : Fitter
Output Enable Source        : 0 pF
Output Enable Group         : QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1

Name                        : HPS_DDR3_DQ[20]
Pin #                       : P26
I/O Bank                    : 6B
X coordinate                : 89
Y coordinate                : 50
Z coordinate                : 20
Combinational Fan-Out       : 0
Registered Fan-Out          : 2
Global                      : no
Input Register              : yes
Output Register             : yes
Output Enable Register      : yes
Slew Rate                   : 1
PCI I/O Enabled             : no
Open Drain                  : no
Bus Hold                    : no
Weak Pull Up                : Off
I/O Standard                : SSTL-15 Class I
Current Strength            : Default
Input Termination           : Parallel 50 Ohm with Calibration
Output Termination          : Series 50 Ohm with Calibration
Termination Control Block   : QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0
Output Buffer Pre-emphasis  : no
Output Buffer Delay         : 0
Output Buffer Delay Control : Off
Location assigned by        : Fitter
Output Enable Source        : 0 pF
Output Enable Group         : QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1

Name                        : HPS_DDR3_DQ[21]
Pin #                       : P27
I/O Bank                    : 6B
X coordinate                : 89
Y coordinate                : 50
Z coordinate                : 3
Combinational Fan-Out       : 0
Registered Fan-Out          : 2
Global                      : no
Input Register              : yes
Output Register             : yes
Output Enable Register      : yes
Slew Rate                   : 1
PCI I/O Enabled             : no
Open Drain                  : no
Bus Hold                    : no
Weak Pull Up                : Off
I/O Standard                : SSTL-15 Class I
Current Strength            : Default
Input Termination           : Parallel 50 Ohm with Calibration
Output Termination          : Series 50 Ohm with Calibration
Termination Control Block   : QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0
Output Buffer Pre-emphasis  : no
Output Buffer Delay         : 0
Output Buffer Delay Control : Off
Location assigned by        : Fitter
Output Enable Source        : 0 pF
Output Enable Group         : QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1

Name                        : HPS_DDR3_DQ[22]
Pin #                       : N27
I/O Bank                    : 6B
X coordinate                : 89
Y coordinate                : 50
Z coordinate                : 37
Combinational Fan-Out       : 0
Registered Fan-Out          : 2
Global                      : no
Input Register              : yes
Output Register             : yes
Output Enable Register      : yes
Slew Rate                   : 1
PCI I/O Enabled             : no
Open Drain                  : no
Bus Hold                    : no
Weak Pull Up                : Off
I/O Standard                : SSTL-15 Class I
Current Strength            : Default
Input Termination           : Parallel 50 Ohm with Calibration
Output Termination          : Series 50 Ohm with Calibration
Termination Control Block   : QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0
Output Buffer Pre-emphasis  : no
Output Buffer Delay         : 0
Output Buffer Delay Control : Off
Location assigned by        : Fitter
Output Enable Source        : 0 pF
Output Enable Group         : QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1

Name                        : HPS_DDR3_DQ[23]
Pin #                       : R29
I/O Bank                    : 6B
X coordinate                : 89
Y coordinate                : 49
Z coordinate                : 94
Combinational Fan-Out       : 0
Registered Fan-Out          : 2
Global                      : no
Input Register              : yes
Output Register             : yes
Output Enable Register      : yes
Slew Rate                   : 1
PCI I/O Enabled             : no
Open Drain                  : no
Bus Hold                    : no
Weak Pull Up                : Off
I/O Standard                : SSTL-15 Class I
Current Strength            : Default
Input Termination           : Parallel 50 Ohm with Calibration
Output Termination          : Series 50 Ohm with Calibration
Termination Control Block   : QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0
Output Buffer Pre-emphasis  : no
Output Buffer Delay         : 0
Output Buffer Delay Control : Off
Location assigned by        : Fitter
Output Enable Source        : 0 pF
Output Enable Group         : QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1

Name                        : HPS_DDR3_DQ[24]
Pin #                       : P24
I/O Bank                    : 6B
X coordinate                : 89
Y coordinate                : 45
Z coordinate                : 20
Combinational Fan-Out       : 0
Registered Fan-Out          : 2
Global                      : no
Input Register              : yes
Output Register             : yes
Output Enable Register      : yes
Slew Rate                   : 1
PCI I/O Enabled             : no
Open Drain                  : no
Bus Hold                    : no
Weak Pull Up                : Off
I/O Standard                : SSTL-15 Class I
Current Strength            : Default
Input Termination           : Parallel 50 Ohm with Calibration
Output Termination          : Series 50 Ohm with Calibration
Termination Control Block   : QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0
Output Buffer Pre-emphasis  : no
Output Buffer Delay         : 0
Output Buffer Delay Control : Off
Location assigned by        : Fitter
Output Enable Source        : 0 pF
Output Enable Group         : QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1

Name                        : HPS_DDR3_DQ[25]
Pin #                       : P25
I/O Bank                    : 6B
X coordinate                : 89
Y coordinate                : 45
Z coordinate                : 3
Combinational Fan-Out       : 0
Registered Fan-Out          : 2
Global                      : no
Input Register              : yes
Output Register             : yes
Output Enable Register      : yes
Slew Rate                   : 1
PCI I/O Enabled             : no
Open Drain                  : no
Bus Hold                    : no
Weak Pull Up                : Off
I/O Standard                : SSTL-15 Class I
Current Strength            : Default
Input Termination           : Parallel 50 Ohm with Calibration
Output Termination          : Series 50 Ohm with Calibration
Termination Control Block   : QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0
Output Buffer Pre-emphasis  : no
Output Buffer Delay         : 0
Output Buffer Delay Control : Off
Location assigned by        : Fitter
Output Enable Source        : 0 pF
Output Enable Group         : QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1

Name                        : HPS_DDR3_DQ[26]
Pin #                       : T29
I/O Bank                    : 6B
X coordinate                : 89
Y coordinate                : 45
Z coordinate                : 37
Combinational Fan-Out       : 0
Registered Fan-Out          : 2
Global                      : no
Input Register              : yes
Output Register             : yes
Output Enable Register      : yes
Slew Rate                   : 1
PCI I/O Enabled             : no
Open Drain                  : no
Bus Hold                    : no
Weak Pull Up                : Off
I/O Standard                : SSTL-15 Class I
Current Strength            : Default
Input Termination           : Parallel 50 Ohm with Calibration
Output Termination          : Series 50 Ohm with Calibration
Termination Control Block   : QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0
Output Buffer Pre-emphasis  : no
Output Buffer Delay         : 0
Output Buffer Delay Control : Off
Location assigned by        : Fitter
Output Enable Source        : 0 pF
Output Enable Group         : QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1

Name                        : HPS_DDR3_DQ[27]
Pin #                       : T28
I/O Bank                    : 6B
X coordinate                : 89
Y coordinate                : 44
Z coordinate                : 54
Combinational Fan-Out       : 0
Registered Fan-Out          : 2
Global                      : no
Input Register              : yes
Output Register             : yes
Output Enable Register      : yes
Slew Rate                   : 1
PCI I/O Enabled             : no
Open Drain                  : no
Bus Hold                    : no
Weak Pull Up                : Off
I/O Standard                : SSTL-15 Class I
Current Strength            : Default
Input Termination           : Parallel 50 Ohm with Calibration
Output Termination          : Series 50 Ohm with Calibration
Termination Control Block   : QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0
Output Buffer Pre-emphasis  : no
Output Buffer Delay         : 0
Output Buffer Delay Control : Off
Location assigned by        : Fitter
Output Enable Source        : 0 pF
Output Enable Group         : QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1

Name                        : HPS_DDR3_DQ[28]
Pin #                       : R27
I/O Bank                    : 6B
X coordinate                : 89
Y coordinate                : 43
Z coordinate                : 20
Combinational Fan-Out       : 0
Registered Fan-Out          : 2
Global                      : no
Input Register              : yes
Output Register             : yes
Output Enable Register      : yes
Slew Rate                   : 1
PCI I/O Enabled             : no
Open Drain                  : no
Bus Hold                    : no
Weak Pull Up                : Off
I/O Standard                : SSTL-15 Class I
Current Strength            : Default
Input Termination           : Parallel 50 Ohm with Calibration
Output Termination          : Series 50 Ohm with Calibration
Termination Control Block   : QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0
Output Buffer Pre-emphasis  : no
Output Buffer Delay         : 0
Output Buffer Delay Control : Off
Location assigned by        : Fitter
Output Enable Source        : 0 pF
Output Enable Group         : QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1

Name                        : HPS_DDR3_DQ[29]
Pin #                       : R26
I/O Bank                    : 6B
X coordinate                : 89
Y coordinate                : 43
Z coordinate                : 3
Combinational Fan-Out       : 0
Registered Fan-Out          : 2
Global                      : no
Input Register              : yes
Output Register             : yes
Output Enable Register      : yes
Slew Rate                   : 1
PCI I/O Enabled             : no
Open Drain                  : no
Bus Hold                    : no
Weak Pull Up                : Off
I/O Standard                : SSTL-15 Class I
Current Strength            : Default
Input Termination           : Parallel 50 Ohm with Calibration
Output Termination          : Series 50 Ohm with Calibration
Termination Control Block   : QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0
Output Buffer Pre-emphasis  : no
Output Buffer Delay         : 0
Output Buffer Delay Control : Off
Location assigned by        : Fitter
Output Enable Source        : 0 pF
Output Enable Group         : QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1

Name                        : HPS_DDR3_DQ[2]
Pin #                       : H30
I/O Bank                    : 6A
X coordinate                : 89
Y coordinate                : 66
Z coordinate                : 37
Combinational Fan-Out       : 0
Registered Fan-Out          : 2
Global                      : no
Input Register              : yes
Output Register             : yes
Output Enable Register      : yes
Slew Rate                   : 1
PCI I/O Enabled             : no
Open Drain                  : no
Bus Hold                    : no
Weak Pull Up                : Off
I/O Standard                : SSTL-15 Class I
Current Strength            : Default
Input Termination           : Parallel 50 Ohm with Calibration
Output Termination          : Series 50 Ohm with Calibration
Termination Control Block   : QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0
Output Buffer Pre-emphasis  : no
Output Buffer Delay         : 0
Output Buffer Delay Control : Off
Location assigned by        : Fitter
Output Enable Source        : 0 pF
Output Enable Group         : QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1

Name                        : HPS_DDR3_DQ[30]
Pin #                       : V30
I/O Bank                    : 6B
X coordinate                : 89
Y coordinate                : 43
Z coordinate                : 37
Combinational Fan-Out       : 0
Registered Fan-Out          : 2
Global                      : no
Input Register              : yes
Output Register             : yes
Output Enable Register      : yes
Slew Rate                   : 1
PCI I/O Enabled             : no
Open Drain                  : no
Bus Hold                    : no
Weak Pull Up                : Off
I/O Standard                : SSTL-15 Class I
Current Strength            : Default
Input Termination           : Parallel 50 Ohm with Calibration
Output Termination          : Series 50 Ohm with Calibration
Termination Control Block   : QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0
Output Buffer Pre-emphasis  : no
Output Buffer Delay         : 0
Output Buffer Delay Control : Off
Location assigned by        : Fitter
Output Enable Source        : 0 pF
Output Enable Group         : QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1

Name                        : HPS_DDR3_DQ[31]
Pin #                       : W29
I/O Bank                    : 6B
X coordinate                : 89
Y coordinate                : 42
Z coordinate                : 94
Combinational Fan-Out       : 0
Registered Fan-Out          : 2
Global                      : no
Input Register              : yes
Output Register             : yes
Output Enable Register      : yes
Slew Rate                   : 1
PCI I/O Enabled             : no
Open Drain                  : no
Bus Hold                    : no
Weak Pull Up                : Off
I/O Standard                : SSTL-15 Class I
Current Strength            : Default
Input Termination           : Parallel 50 Ohm with Calibration
Output Termination          : Series 50 Ohm with Calibration
Termination Control Block   : QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0
Output Buffer Pre-emphasis  : no
Output Buffer Delay         : 0
Output Buffer Delay Control : Off
Location assigned by        : Fitter
Output Enable Source        : 0 pF
Output Enable Group         : QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1

Name                        : HPS_DDR3_DQ[3]
Pin #                       : G28
I/O Bank                    : 6A
X coordinate                : 89
Y coordinate                : 65
Z coordinate                : 54
Combinational Fan-Out       : 0
Registered Fan-Out          : 2
Global                      : no
Input Register              : yes
Output Register             : yes
Output Enable Register      : yes
Slew Rate                   : 1
PCI I/O Enabled             : no
Open Drain                  : no
Bus Hold                    : no
Weak Pull Up                : Off
I/O Standard                : SSTL-15 Class I
Current Strength            : Default
Input Termination           : Parallel 50 Ohm with Calibration
Output Termination          : Series 50 Ohm with Calibration
Termination Control Block   : QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0
Output Buffer Pre-emphasis  : no
Output Buffer Delay         : 0
Output Buffer Delay Control : Off
Location assigned by        : Fitter
Output Enable Source        : 0 pF
Output Enable Group         : QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1

Name                        : HPS_DDR3_DQ[4]
Pin #                       : L25
I/O Bank                    : 6A
X coordinate                : 89
Y coordinate                : 64
Z coordinate                : 20
Combinational Fan-Out       : 0
Registered Fan-Out          : 2
Global                      : no
Input Register              : yes
Output Register             : yes
Output Enable Register      : yes
Slew Rate                   : 1
PCI I/O Enabled             : no
Open Drain                  : no
Bus Hold                    : no
Weak Pull Up                : Off
I/O Standard                : SSTL-15 Class I
Current Strength            : Default
Input Termination           : Parallel 50 Ohm with Calibration
Output Termination          : Series 50 Ohm with Calibration
Termination Control Block   : QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0
Output Buffer Pre-emphasis  : no
Output Buffer Delay         : 0
Output Buffer Delay Control : Off
Location assigned by        : Fitter
Output Enable Source        : 0 pF
Output Enable Group         : QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1

Name                        : HPS_DDR3_DQ[5]
Pin #                       : L24
I/O Bank                    : 6A
X coordinate                : 89
Y coordinate                : 64
Z coordinate                : 3
Combinational Fan-Out       : 0
Registered Fan-Out          : 2
Global                      : no
Input Register              : yes
Output Register             : yes
Output Enable Register      : yes
Slew Rate                   : 1
PCI I/O Enabled             : no
Open Drain                  : no
Bus Hold                    : no
Weak Pull Up                : Off
I/O Standard                : SSTL-15 Class I
Current Strength            : Default
Input Termination           : Parallel 50 Ohm with Calibration
Output Termination          : Series 50 Ohm with Calibration
Termination Control Block   : QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0
Output Buffer Pre-emphasis  : no
Output Buffer Delay         : 0
Output Buffer Delay Control : Off
Location assigned by        : Fitter
Output Enable Source        : 0 pF
Output Enable Group         : QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1

Name                        : HPS_DDR3_DQ[6]
Pin #                       : J30
I/O Bank                    : 6A
X coordinate                : 89
Y coordinate                : 64
Z coordinate                : 37
Combinational Fan-Out       : 0
Registered Fan-Out          : 2
Global                      : no
Input Register              : yes
Output Register             : yes
Output Enable Register      : yes
Slew Rate                   : 1
PCI I/O Enabled             : no
Open Drain                  : no
Bus Hold                    : no
Weak Pull Up                : Off
I/O Standard                : SSTL-15 Class I
Current Strength            : Default
Input Termination           : Parallel 50 Ohm with Calibration
Output Termination          : Series 50 Ohm with Calibration
Termination Control Block   : QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0
Output Buffer Pre-emphasis  : no
Output Buffer Delay         : 0
Output Buffer Delay Control : Off
Location assigned by        : Fitter
Output Enable Source        : 0 pF
Output Enable Group         : QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1

Name                        : HPS_DDR3_DQ[7]
Pin #                       : J29
I/O Bank                    : 6A
X coordinate                : 89
Y coordinate                : 63
Z coordinate                : 94
Combinational Fan-Out       : 0
Registered Fan-Out          : 2
Global                      : no
Input Register              : yes
Output Register             : yes
Output Enable Register      : yes
Slew Rate                   : 1
PCI I/O Enabled             : no
Open Drain                  : no
Bus Hold                    : no
Weak Pull Up                : Off
I/O Standard                : SSTL-15 Class I
Current Strength            : Default
Input Termination           : Parallel 50 Ohm with Calibration
Output Termination          : Series 50 Ohm with Calibration
Termination Control Block   : QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0
Output Buffer Pre-emphasis  : no
Output Buffer Delay         : 0
Output Buffer Delay Control : Off
Location assigned by        : Fitter
Output Enable Source        : 0 pF
Output Enable Group         : QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1

Name                        : HPS_DDR3_DQ[8]
Pin #                       : K26
I/O Bank                    : 6A
X coordinate                : 89
Y coordinate                : 59
Z coordinate                : 20
Combinational Fan-Out       : 0
Registered Fan-Out          : 2
Global                      : no
Input Register              : yes
Output Register             : yes
Output Enable Register      : yes
Slew Rate                   : 1
PCI I/O Enabled             : no
Open Drain                  : no
Bus Hold                    : no
Weak Pull Up                : Off
I/O Standard                : SSTL-15 Class I
Current Strength            : Default
Input Termination           : Parallel 50 Ohm with Calibration
Output Termination          : Series 50 Ohm with Calibration
Termination Control Block   : QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0
Output Buffer Pre-emphasis  : no
Output Buffer Delay         : 0
Output Buffer Delay Control : Off
Location assigned by        : Fitter
Output Enable Source        : 0 pF
Output Enable Group         : QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1

Name                        : HPS_DDR3_DQ[9]
Pin #                       : L26
I/O Bank                    : 6A
X coordinate                : 89
Y coordinate                : 59
Z coordinate                : 3
Combinational Fan-Out       : 0
Registered Fan-Out          : 2
Global                      : no
Input Register              : yes
Output Register             : yes
Output Enable Register      : yes
Slew Rate                   : 1
PCI I/O Enabled             : no
Open Drain                  : no
Bus Hold                    : no
Weak Pull Up                : Off
I/O Standard                : SSTL-15 Class I
Current Strength            : Default
Input Termination           : Parallel 50 Ohm with Calibration
Output Termination          : Series 50 Ohm with Calibration
Termination Control Block   : QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0
Output Buffer Pre-emphasis  : no
Output Buffer Delay         : 0
Output Buffer Delay Control : Off
Location assigned by        : Fitter
Output Enable Source        : 0 pF
Output Enable Group         : QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1

Name                        : HPS_SD_CMD
Pin #                       : F18
I/O Bank                    : 7C
X coordinate                : 58
Y coordinate                : 81
Z coordinate                : 1
Combinational Fan-Out       : 1
Registered Fan-Out          : 0
Global                      : no
Input Register              : no
Output Register             : no
Output Enable Register      : no
Slew Rate                   : 1
PCI I/O Enabled             : no
Open Drain                  : no
Bus Hold                    : no
Weak Pull Up                : Off
I/O Standard                : 2.5 V
Current Strength            : Default
Input Termination           : Off
Output Termination          : Series 50 Ohm without Calibration
Termination Control Block   : --
Output Buffer Pre-emphasis  : no
Output Buffer Delay         : 0
Output Buffer Delay Control : Off
Location assigned by        : User
Output Enable Source        : 0 pF
Output Enable Group         : QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|intermediate[1] (inverted)

Name                        : HPS_SD_DATA[0]
Pin #                       : G18
I/O Bank                    : 7C
X coordinate                : 58
Y coordinate                : 81
Z coordinate                : 4
Combinational Fan-Out       : 1
Registered Fan-Out          : 0
Global                      : no
Input Register              : no
Output Register             : no
Output Enable Register      : no
Slew Rate                   : 1
PCI I/O Enabled             : no
Open Drain                  : no
Bus Hold                    : no
Weak Pull Up                : Off
I/O Standard                : 2.5 V
Current Strength            : Default
Input Termination           : Off
Output Termination          : Series 50 Ohm without Calibration
Termination Control Block   : --
Output Buffer Pre-emphasis  : no
Output Buffer Delay         : 0
Output Buffer Delay Control : Off
Location assigned by        : User
Output Enable Source        : 0 pF
Output Enable Group         : QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|intermediate[3] (inverted)

Name                        : HPS_SD_DATA[1]
Pin #                       : C17
I/O Bank                    : 7C
X coordinate                : 58
Y coordinate                : 81
Z coordinate                : 10
Combinational Fan-Out       : 1
Registered Fan-Out          : 0
Global                      : no
Input Register              : no
Output Register             : no
Output Enable Register      : no
Slew Rate                   : 1
PCI I/O Enabled             : no
Open Drain                  : no
Bus Hold                    : no
Weak Pull Up                : Off
I/O Standard                : 2.5 V
Current Strength            : Default
Input Termination           : Off
Output Termination          : Series 50 Ohm without Calibration
Termination Control Block   : --
Output Buffer Pre-emphasis  : no
Output Buffer Delay         : 0
Output Buffer Delay Control : Off
Location assigned by        : User
Output Enable Source        : 0 pF
Output Enable Group         : QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|intermediate[5] (inverted)

Name                        : HPS_SD_DATA[2]
Pin #                       : D17
I/O Bank                    : 7C
X coordinate                : 55
Y coordinate                : 81
Z coordinate                : 4
Combinational Fan-Out       : 1
Registered Fan-Out          : 0
Global                      : no
Input Register              : no
Output Register             : no
Output Enable Register      : no
Slew Rate                   : 1
PCI I/O Enabled             : no
Open Drain                  : no
Bus Hold                    : no
Weak Pull Up                : Off
I/O Standard                : 2.5 V
Current Strength            : Default
Input Termination           : Off
Output Termination          : Series 50 Ohm without Calibration
Termination Control Block   : --
Output Buffer Pre-emphasis  : no
Output Buffer Delay         : 0
Output Buffer Delay Control : Off
Location assigned by        : User
Output Enable Source        : 0 pF
Output Enable Group         : QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|intermediate[7] (inverted)

Name                        : HPS_SD_DATA[3]
Pin #                       : B16
I/O Bank                    : 7C
X coordinate                : 55
Y coordinate                : 81
Z coordinate                : 10
Combinational Fan-Out       : 1
Registered Fan-Out          : 0
Global                      : no
Input Register              : no
Output Register             : no
Output Enable Register      : no
Slew Rate                   : 1
PCI I/O Enabled             : no
Open Drain                  : no
Bus Hold                    : no
Weak Pull Up                : Off
I/O Standard                : 2.5 V
Current Strength            : Default
Input Termination           : Off
Output Termination          : Series 50 Ohm without Calibration
Termination Control Block   : --
Output Buffer Pre-emphasis  : no
Output Buffer Delay         : 0
Output Buffer Delay Control : Off
Location assigned by        : User
Output Enable Source        : 0 pF
Output Enable Group         : QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|intermediate[9] (inverted)

Name                        : HPS_USB_DATA[0]
Pin #                       : E16
I/O Bank                    : 7D
X coordinate                : 54
Y coordinate                : 81
Z coordinate                : 7
Combinational Fan-Out       : 1
Registered Fan-Out          : 0
Global                      : no
Input Register              : no
Output Register             : no
Output Enable Register      : no
Slew Rate                   : 1
PCI I/O Enabled             : no
Open Drain                  : no
Bus Hold                    : no
Weak Pull Up                : Off
I/O Standard                : 2.5 V
Current Strength            : Default
Input Termination           : Off
Output Termination          : Series 50 Ohm without Calibration
Termination Control Block   : --
Output Buffer Pre-emphasis  : no
Output Buffer Delay         : 0
Output Buffer Delay Control : Off
Location assigned by        : User
Output Enable Source        : 0 pF
Output Enable Group         : QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|intermediate[11] (inverted)

Name                        : HPS_USB_DATA[1]
Pin #                       : G16
I/O Bank                    : 7D
X coordinate                : 54
Y coordinate                : 81
Z coordinate                : 4
Combinational Fan-Out       : 1
Registered Fan-Out          : 0
Global                      : no
Input Register              : no
Output Register             : no
Output Enable Register      : no
Slew Rate                   : 1
PCI I/O Enabled             : no
Open Drain                  : no
Bus Hold                    : no
Weak Pull Up                : Off
I/O Standard                : 2.5 V
Current Strength            : Default
Input Termination           : Off
Output Termination          : Series 50 Ohm without Calibration
Termination Control Block   : --
Output Buffer Pre-emphasis  : no
Output Buffer Delay         : 0
Output Buffer Delay Control : Off
Location assigned by        : User
Output Enable Source        : 0 pF
Output Enable Group         : QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|intermediate[13] (inverted)

Name                        : HPS_USB_DATA[2]
Pin #                       : D16
I/O Bank                    : 7D
X coordinate                : 54
Y coordinate                : 81
Z coordinate                : 10
Combinational Fan-Out       : 1
Registered Fan-Out          : 0
Global                      : no
Input Register              : no
Output Register             : no
Output Enable Register      : no
Slew Rate                   : 1
PCI I/O Enabled             : no
Open Drain                  : no
Bus Hold                    : no
Weak Pull Up                : Off
I/O Standard                : 2.5 V
Current Strength            : Default
Input Termination           : Off
Output Termination          : Series 50 Ohm without Calibration
Termination Control Block   : --
Output Buffer Pre-emphasis  : no
Output Buffer Delay         : 0
Output Buffer Delay Control : Off
Location assigned by        : User
Output Enable Source        : 0 pF
Output Enable Group         : QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|intermediate[15] (inverted)

Name                        : HPS_USB_DATA[3]
Pin #                       : D14
I/O Bank                    : 7D
X coordinate                : 53
Y coordinate                : 81
Z coordinate                : 1
Combinational Fan-Out       : 1
Registered Fan-Out          : 0
Global                      : no
Input Register              : no
Output Register             : no
Output Enable Register      : no
Slew Rate                   : 1
PCI I/O Enabled             : no
Open Drain                  : no
Bus Hold                    : no
Weak Pull Up                : Off
I/O Standard                : 2.5 V
Current Strength            : Default
Input Termination           : Off
Output Termination          : Series 50 Ohm without Calibration
Termination Control Block   : --
Output Buffer Pre-emphasis  : no
Output Buffer Delay         : 0
Output Buffer Delay Control : Off
Location assigned by        : User
Output Enable Source        : 0 pF
Output Enable Group         : QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|intermediate[17] (inverted)

Name                        : HPS_USB_DATA[4]
Pin #                       : A15
I/O Bank                    : 7D
X coordinate                : 53
Y coordinate                : 81
Z coordinate                : 7
Combinational Fan-Out       : 1
Registered Fan-Out          : 0
Global                      : no
Input Register              : no
Output Register             : no
Output Enable Register      : no
Slew Rate                   : 1
PCI I/O Enabled             : no
Open Drain                  : no
Bus Hold                    : no
Weak Pull Up                : Off
I/O Standard                : 2.5 V
Current Strength            : Default
Input Termination           : Off
Output Termination          : Series 50 Ohm without Calibration
Termination Control Block   : --
Output Buffer Pre-emphasis  : no
Output Buffer Delay         : 0
Output Buffer Delay Control : Off
Location assigned by        : User
Output Enable Source        : 0 pF
Output Enable Group         : QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|intermediate[19] (inverted)

Name                        : HPS_USB_DATA[5]
Pin #                       : C14
I/O Bank                    : 7D
X coordinate                : 53
Y coordinate                : 81
Z coordinate                : 4
Combinational Fan-Out       : 1
Registered Fan-Out          : 0
Global                      : no
Input Register              : no
Output Register             : no
Output Enable Register      : no
Slew Rate                   : 1
PCI I/O Enabled             : no
Open Drain                  : no
Bus Hold                    : no
Weak Pull Up                : Off
I/O Standard                : 2.5 V
Current Strength            : Default
Input Termination           : Off
Output Termination          : Series 50 Ohm without Calibration
Termination Control Block   : --
Output Buffer Pre-emphasis  : no
Output Buffer Delay         : 0
Output Buffer Delay Control : Off
Location assigned by        : User
Output Enable Source        : 0 pF
Output Enable Group         : QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|intermediate[21] (inverted)

Name                        : HPS_USB_DATA[6]
Pin #                       : D15
I/O Bank                    : 7D
X coordinate                : 53
Y coordinate                : 81
Z coordinate                : 10
Combinational Fan-Out       : 1
Registered Fan-Out          : 0
Global                      : no
Input Register              : no
Output Register             : no
Output Enable Register      : no
Slew Rate                   : 1
PCI I/O Enabled             : no
Open Drain                  : no
Bus Hold                    : no
Weak Pull Up                : Off
I/O Standard                : 2.5 V
Current Strength            : Default
Input Termination           : Off
Output Termination          : Series 50 Ohm without Calibration
Termination Control Block   : --
Output Buffer Pre-emphasis  : no
Output Buffer Delay         : 0
Output Buffer Delay Control : Off
Location assigned by        : User
Output Enable Source        : 0 pF
Output Enable Group         : QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|intermediate[23] (inverted)

Name                        : HPS_USB_DATA[7]
Pin #                       : M17
I/O Bank                    : 7D
X coordinate                : 52
Y coordinate                : 81
Z coordinate                : 1
Combinational Fan-Out       : 1
Registered Fan-Out          : 0
Global                      : no
Input Register              : no
Output Register             : no
Output Enable Register      : no
Slew Rate                   : 1
PCI I/O Enabled             : no
Open Drain                  : no
Bus Hold                    : no
Weak Pull Up                : Off
I/O Standard                : 2.5 V
Current Strength            : Default
Input Termination           : Off
Output Termination          : Series 50 Ohm without Calibration
Termination Control Block   : --
Output Buffer Pre-emphasis  : no
Output Buffer Delay         : 0
Output Buffer Delay Control : Off
Location assigned by        : User
Output Enable Source        : 0 pF
Output Enable Group         : QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|intermediate[25] (inverted)
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; I/O Bank Usage                                                                 ;
+--------------------------------------------------------------------------------+
I/O Bank      : B2L
Usage         : 0 / 0 ( -- )
VCCIO Voltage : --
VREF Voltage  : --
VCCPD Voltage : --

I/O Bank      : B1L
Usage         : 0 / 0 ( -- )
VCCIO Voltage : --
VREF Voltage  : --
VCCPD Voltage : --

I/O Bank      : 3A
Usage         : 10 / 32 ( 31 % )
VCCIO Voltage : 2.5V
VREF Voltage  : --
VCCPD Voltage : 2.5V

I/O Bank      : 3B
Usage         : 44 / 48 ( 92 % )
VCCIO Voltage : 2.5V
VREF Voltage  : --
VCCPD Voltage : 2.5V

I/O Bank      : 4A
Usage         : 7 / 80 ( 9 % )
VCCIO Voltage : 2.5V
VREF Voltage  : --
VCCPD Voltage : 2.5V

I/O Bank      : 5A
Usage         : 32 / 32 ( 100 % )
VCCIO Voltage : 2.5V
VREF Voltage  : --
VCCPD Voltage : 2.5V

I/O Bank      : 5B
Usage         : 13 / 16 ( 81 % )
VCCIO Voltage : 2.5V
VREF Voltage  : --
VCCPD Voltage : 2.5V

I/O Bank      : 6B
Usage         : 23 / 44 ( 52 % )
VCCIO Voltage : 1.5V
VREF Voltage  : 0.75V
VCCPD Voltage : 2.5V

I/O Bank      : 6A
Usage         : 48 / 56 ( 86 % )
VCCIO Voltage : 1.5V
VREF Voltage  : 0.75V
VCCPD Voltage : 2.5V

I/O Bank      : 7A
Usage         : 2 / 19 ( 11 % )
VCCIO Voltage : 2.5V
VREF Voltage  : --
VCCPD Voltage : 2.5V

I/O Bank      : 7B
Usage         : 0 / 22 ( 0 % )
VCCIO Voltage : 2.5V
VREF Voltage  : --
VCCPD Voltage : 2.5V

I/O Bank      : 7C
Usage         : 6 / 12 ( 50 % )
VCCIO Voltage : 2.5V
VREF Voltage  : --
VCCPD Voltage : 2.5V

I/O Bank      : 7D
Usage         : 12 / 14 ( 86 % )
VCCIO Voltage : 2.5V
VREF Voltage  : --
VCCPD Voltage : 2.5V

I/O Bank      : 8A
Usage         : 29 / 80 ( 36 % )
VCCIO Voltage : 2.5V
VREF Voltage  : --
VCCPD Voltage : 2.5V
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; All Package Pins                                                               ;
+--------------------------------------------------------------------------------+
Location        : A2
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : A3
Pad Number      : 493
I/O Bank        : 8A
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : A4
Pad Number      : 491
I/O Bank        : 8A
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : A5
Pad Number      : 489
I/O Bank        : 8A
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : A6
Pad Number      : 487
I/O Bank        : 8A
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : A7
Pad Number      : 
I/O Bank        : 8A
Pin Name/Usage  : VCCIO8A
Dir.            : power
I/O Standard    : 
Voltage         : 2.5V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : A8
Pad Number      : 473
I/O Bank        : 8A
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : A9
Pad Number      : 471
I/O Bank        : 8A
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : A10
Pad Number      : 465
I/O Bank        : 8A
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : A11
Pad Number      : 463
I/O Bank        : 8A
Pin Name/Usage  : VGA_CLK
Dir.            : output
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Column I/O
User Assignment : Y
Bus Hold        : no
Weak Pull Up    : Off

Location        : A12
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : A13
Pad Number      : 461
I/O Bank        : 8A
Pin Name/Usage  : VGA_R[0]
Dir.            : output
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Column I/O
User Assignment : Y
Bus Hold        : no
Weak Pull Up    : Off

Location        : A14
Pad Number      : 455
I/O Bank        : 7D
Pin Name/Usage  : HPS_USB_NXT
Dir.            : input
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Column I/O
User Assignment : Y
Bus Hold        : no
Weak Pull Up    : Off

Location        : A15
Pad Number      : 447
I/O Bank        : 7D
Pin Name/Usage  : HPS_USB_DATA[4]
Dir.            : bidir
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Column I/O
User Assignment : Y
Bus Hold        : no
Weak Pull Up    : Off

Location        : A16
Pad Number      : 439
I/O Bank        : 7C
Pin Name/Usage  : HPS_SD_CLK
Dir.            : output
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Column I/O
User Assignment : Y
Bus Hold        : no
Weak Pull Up    : Off

Location        : A17
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : A18
Pad Number      : 425
I/O Bank        : 7B
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : A19
Pad Number      : 423
I/O Bank        : 7B
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : A20
Pad Number      : 415
I/O Bank        : 7B
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : A21
Pad Number      : 411
I/O Bank        : 7B
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : A22
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : A23
Pad Number      : 395
I/O Bank        : 7A
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : A24
Pad Number      : 391
I/O Bank        : 7A
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : A25
Pad Number      : 389
I/O Bank        : 7A
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : A26
Pad Number      : 382
I/O Bank        : 7A
Pin Name/Usage  : ^GND
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : A27
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : A28
Pad Number      : 380
I/O Bank        : 7A
Pin Name/Usage  : ^HPS_TRST
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : A29
Pad Number      : 378
I/O Bank        : 7A
Pin Name/Usage  : ^HPS_TMS
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : AA1
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : AA2
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : AA3
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : AA4
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : AA5
Pad Number      : 
I/O Bank        : --
Pin Name/Usage  : VCC
Dir.            : power
I/O Standard    : 
Voltage         : 1.1V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : AA6
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : AA7
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : DNU
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : AA8
Pad Number      : 
I/O Bank        : --
Pin Name/Usage  : VCCA_FPLL
Dir.            : power
I/O Standard    : 
Voltage         : 2.5V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : AA9
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : AA10
Pad Number      : 
I/O Bank        : 3A
Pin Name/Usage  : VCCPD3A
Dir.            : power
I/O Standard    : 
Voltage         : 2.5V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : AA11
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : AA12
Pad Number      : 74
I/O Bank        : 3A
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : AA13
Pad Number      : 90
I/O Bank        : 3B
Pin Name/Usage  : DRAM_WE_N
Dir.            : output
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Column I/O
User Assignment : Y
Bus Hold        : no
Weak Pull Up    : Off

Location        : AA14
Pad Number      : 122
I/O Bank        : 3B
Pin Name/Usage  : KEY[0]
Dir.            : input
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Column I/O
User Assignment : Y
Bus Hold        : no
Weak Pull Up    : Off

Location        : AA15
Pad Number      : 120
I/O Bank        : 3B
Pin Name/Usage  : KEY[1]
Dir.            : input
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Column I/O
User Assignment : Y
Bus Hold        : no
Weak Pull Up    : Off

Location        : AA16
Pad Number      : 146
I/O Bank        : 4A
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : AA17
Pad Number      : 
I/O Bank        : 4A
Pin Name/Usage  : VCCIO4A
Dir.            : power
I/O Standard    : 
Voltage         : 2.5V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : AA18
Pad Number      : 168
I/O Bank        : 4A
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : AA19
Pad Number      : 176
I/O Bank        : 4A
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : AA20
Pad Number      : 200
I/O Bank        : 4A
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : AA21
Pad Number      : 210
I/O Bank        : 4A
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : AA22
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : AA23
Pad Number      : 
I/O Bank        : --
Pin Name/Usage  : VCCPGM
Dir.            : power
I/O Standard    : 
Voltage         : 1.8V/2.5V/3.0V/3.3V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : AA24
Pad Number      : 228
I/O Bank        : 5A
Pin Name/Usage  : HEX4[0]
Dir.            : output
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Row I/O
User Assignment : Y
Bus Hold        : no
Weak Pull Up    : Off

Location        : AA25
Pad Number      : 224
I/O Bank        : 5A
Pin Name/Usage  : HEX5[6]
Dir.            : output
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Row I/O
User Assignment : Y
Bus Hold        : no
Weak Pull Up    : Off

Location        : AA26
Pad Number      : 252
I/O Bank        : 5B
Pin Name/Usage  : HEX5[5]
Dir.            : output
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Row I/O
User Assignment : Y
Bus Hold        : no
Weak Pull Up    : Off

Location        : AA27
Pad Number      : 
I/O Bank        : 5B
Pin Name/Usage  : VCCIO5B
Dir.            : power
I/O Standard    : 
Voltage         : 2.5V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : AA28
Pad Number      : 251
I/O Bank        : 5B
Pin Name/Usage  : HEX5[1]
Dir.            : output
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Row I/O
User Assignment : Y
Bus Hold        : no
Weak Pull Up    : Off

Location        : AA29
Pad Number      : 
I/O Bank        : 5B
Pin Name/Usage  : VREFB5BN0
Dir.            : power
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : AA30
Pad Number      : 250
I/O Bank        : 5B
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : AB1
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : AB2
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : AB3
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : DNU
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : AB4
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : DNU
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : AB5
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : AB6
Pad Number      : 
I/O Bank        : --
Pin Name/Usage  : VCCA_FPLL
Dir.            : power
I/O Standard    : 
Voltage         : 2.5V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : AB7
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : AB8
Pad Number      : 43
I/O Bank        : 3A
Pin Name/Usage  : ^nCSO, DATA4
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Weak Pull Up
User Assignment : 
Bus Hold        : --
Weak Pull Up    : On

Location        : AB9
Pad Number      : 42
I/O Bank        : 3A
Pin Name/Usage  : altera_reserved_tdo
Dir.            : output
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : --
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : AB10
Pad Number      : 
I/O Bank        : --
Pin Name/Usage  : VCCPGM
Dir.            : power
I/O Standard    : 
Voltage         : 1.8V/2.5V/3.0V/3.3V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : AB11
Pad Number      : 
I/O Bank        : --
Pin Name/Usage  : VCC_AUX
Dir.            : power
I/O Standard    : 
Voltage         : 2.5V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : AB12
Pad Number      : 72
I/O Bank        : 3A
Pin Name/Usage  : SW[0]
Dir.            : input
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Column I/O
User Assignment : Y
Bus Hold        : no
Weak Pull Up    : Off

Location        : AB13
Pad Number      : 88
I/O Bank        : 3B
Pin Name/Usage  : DRAM_LDQM
Dir.            : output
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Column I/O
User Assignment : Y
Bus Hold        : no
Weak Pull Up    : Off

Location        : AB14
Pad Number      : 
I/O Bank        : 3B
Pin Name/Usage  : VCCIO3B
Dir.            : power
I/O Standard    : 
Voltage         : 2.5V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : AB15
Pad Number      : 106
I/O Bank        : 3B
Pin Name/Usage  : DRAM_ADDR[4]
Dir.            : output
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Column I/O
User Assignment : Y
Bus Hold        : no
Weak Pull Up    : Off

Location        : AB16
Pad Number      : 
I/O Bank        : --
Pin Name/Usage  : VCC_AUX
Dir.            : power
I/O Standard    : 
Voltage         : 2.5V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : AB17
Pad Number      : 144
I/O Bank        : 4A
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : AB18
Pad Number      : 
I/O Bank        : --
Pin Name/Usage  : VCCPD3B4A
Dir.            : power
I/O Standard    : 
Voltage         : 2.5V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : AB19
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : AB20
Pad Number      : 
I/O Bank        : --
Pin Name/Usage  : VCCPD3B4A
Dir.            : power
I/O Standard    : 
Voltage         : 2.5V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : AB21
Pad Number      : 208
I/O Bank        : 4A
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : AB22
Pad Number      : 225
I/O Bank        : 5A
Pin Name/Usage  : HEX3[6]
Dir.            : output
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Row I/O
User Assignment : Y
Bus Hold        : no
Weak Pull Up    : Off

Location        : AB23
Pad Number      : 227
I/O Bank        : 5A
Pin Name/Usage  : HEX2[0]
Dir.            : output
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Row I/O
User Assignment : Y
Bus Hold        : no
Weak Pull Up    : Off

Location        : AB24
Pad Number      : 
I/O Bank        : 5A
Pin Name/Usage  : VCCIO5A
Dir.            : power
I/O Standard    : 
Voltage         : 2.5V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : AB25
Pad Number      : 230
I/O Bank        : 5A
Pin Name/Usage  : HEX3[5]
Dir.            : output
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Row I/O
User Assignment : Y
Bus Hold        : no
Weak Pull Up    : Off

Location        : AB26
Pad Number      : 226
I/O Bank        : 5A
Pin Name/Usage  : HEX5[4]
Dir.            : output
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Row I/O
User Assignment : Y
Bus Hold        : no
Weak Pull Up    : Off

Location        : AB27
Pad Number      : 254
I/O Bank        : 5B
Pin Name/Usage  : HEX5[3]
Dir.            : output
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Row I/O
User Assignment : Y
Bus Hold        : no
Weak Pull Up    : Off

Location        : AB28
Pad Number      : 249
I/O Bank        : 5B
Pin Name/Usage  : HEX3[4]
Dir.            : output
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Row I/O
User Assignment : Y
Bus Hold        : no
Weak Pull Up    : Off

Location        : AB29
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : AB30
Pad Number      : 248
I/O Bank        : 5B
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : AC1
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : AC2
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : AC3
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : AC4
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : AC5
Pad Number      : 46
I/O Bank        : 3A
Pin Name/Usage  : altera_reserved_tck
Dir.            : input
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : --
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : AC6
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : AC7
Pad Number      : 45
I/O Bank        : 3A
Pin Name/Usage  : ^AS_DATA3, DATA3
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Weak Pull Up
User Assignment : 
Bus Hold        : --
Weak Pull Up    : On

Location        : AC8
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : AC9
Pad Number      : 58
I/O Bank        : 3A
Pin Name/Usage  : SW[7]
Dir.            : input
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Column I/O
User Assignment : Y
Bus Hold        : no
Weak Pull Up    : Off

Location        : AC10
Pad Number      : 
I/O Bank        : 3A
Pin Name/Usage  : VCCPD3A
Dir.            : power
I/O Standard    : 
Voltage         : 2.5V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : AC11
Pad Number      : 
I/O Bank        : 3A
Pin Name/Usage  : VCCIO3A
Dir.            : power
I/O Standard    : 
Voltage         : 2.5V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : AC12
Pad Number      : 82
I/O Bank        : 3A
Pin Name/Usage  : SW[1]
Dir.            : input
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Column I/O
User Assignment : Y
Bus Hold        : no
Weak Pull Up    : Off

Location        : AC13
Pad Number      : 
I/O Bank        : --
Pin Name/Usage  : VCCPD3B4A
Dir.            : power
I/O Standard    : 
Voltage         : 2.5V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : AC14
Pad Number      : 104
I/O Bank        : 3B
Pin Name/Usage  : DRAM_ADDR[5]
Dir.            : output
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Column I/O
User Assignment : Y
Bus Hold        : no
Weak Pull Up    : Off

Location        : AC15
Pad Number      : 
I/O Bank        : --
Pin Name/Usage  : VCCPD3B4A
Dir.            : power
I/O Standard    : 
Voltage         : 2.5V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : AC16
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : AC17
Pad Number      : 
I/O Bank        : --
Pin Name/Usage  : VCCPD3B4A
Dir.            : power
I/O Standard    : 
Voltage         : 2.5V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : AC18
Pad Number      : 162
I/O Bank        : 4A
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : AC19
Pad Number      : 
I/O Bank        : --
Pin Name/Usage  : VCCPD3B4A
Dir.            : power
I/O Standard    : 
Voltage         : 2.5V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : AC20
Pad Number      : 186
I/O Bank        : 4A
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : AC21
Pad Number      : 
I/O Bank        : 4A
Pin Name/Usage  : VCCIO4A
Dir.            : power
I/O Standard    : 
Voltage         : 2.5V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : AC22
Pad Number      : 207
I/O Bank        : 4A
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : AC23
Pad Number      : 205
I/O Bank        : 4A
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : AC24
Pad Number      : 
I/O Bank        : 5A
Pin Name/Usage  : VREFB5AN0
Dir.            : power
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : AC25
Pad Number      : 215
I/O Bank        : 5A
Pin Name/Usage  : HEX3[3]
Dir.            : output
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Row I/O
User Assignment : Y
Bus Hold        : no
Weak Pull Up    : Off

Location        : AC26
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : AC27
Pad Number      : 242
I/O Bank        : 5A
Pin Name/Usage  : HEX3[1]
Dir.            : output
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Row I/O
User Assignment : Y
Bus Hold        : no
Weak Pull Up    : Off

Location        : AC28
Pad Number      : 245
I/O Bank        : 5B
Pin Name/Usage  : HEX2[3]
Dir.            : output
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Row I/O
User Assignment : Y
Bus Hold        : no
Weak Pull Up    : Off

Location        : AC29
Pad Number      : 247
I/O Bank        : 5B
Pin Name/Usage  : HEX2[5]
Dir.            : output
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Row I/O
User Assignment : Y
Bus Hold        : no
Weak Pull Up    : Off

Location        : AC30
Pad Number      : 259
I/O Bank        : 5B
Pin Name/Usage  : HEX2[6]
Dir.            : output
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Row I/O
User Assignment : Y
Bus Hold        : no
Weak Pull Up    : Off

Location        : AD1
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : AD2
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : AD3
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : DNU
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : AD4
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : DNU
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : AD5
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : AD6
Pad Number      : 
I/O Bank        : 3A
Pin Name/Usage  : VREFB3AN0
Dir.            : power
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : AD7
Pad Number      : 62
I/O Bank        : 3A
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : AD8
Pad Number      : 
I/O Bank        : 3A
Pin Name/Usage  : VCCIO3A
Dir.            : power
I/O Standard    : 
Voltage         : 2.5V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : AD9
Pad Number      : 55
I/O Bank        : 3A
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : AD10
Pad Number      : 56
I/O Bank        : 3A
Pin Name/Usage  : SW[8]
Dir.            : input
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Column I/O
User Assignment : Y
Bus Hold        : no
Weak Pull Up    : Off

Location        : AD11
Pad Number      : 54
I/O Bank        : 3A
Pin Name/Usage  : SW[4]
Dir.            : input
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Column I/O
User Assignment : Y
Bus Hold        : no
Weak Pull Up    : Off

Location        : AD12
Pad Number      : 80
I/O Bank        : 3A
Pin Name/Usage  : SW[5]
Dir.            : input
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Column I/O
User Assignment : Y
Bus Hold        : no
Weak Pull Up    : Off

Location        : AD13
Pad Number      : 
I/O Bank        : 3B
Pin Name/Usage  : VCCIO3B
Dir.            : power
I/O Standard    : 
Voltage         : 2.5V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : AD14
Pad Number      : 98
I/O Bank        : 3B
Pin Name/Usage  : DRAM_ADDR[6]
Dir.            : output
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Column I/O
User Assignment : Y
Bus Hold        : no
Weak Pull Up    : Off

Location        : AD15
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : DNU
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : AD16
Pad Number      : 
I/O Bank        : --
Pin Name/Usage  : VCCPD3B4A
Dir.            : power
I/O Standard    : 
Voltage         : 2.5V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : AD17
Pad Number      : 160
I/O Bank        : 4A
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : AD18
Pad Number      : 
I/O Bank        : 4A
Pin Name/Usage  : VCCIO4A
Dir.            : power
I/O Standard    : 
Voltage         : 2.5V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : AD19
Pad Number      : 184
I/O Bank        : 4A
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : AD20
Pad Number      : 199
I/O Bank        : 4A
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : AD21
Pad Number      : 197
I/O Bank        : 4A
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : AD22
Pad Number      : 
I/O Bank        : --
Pin Name/Usage  : VCC_AUX
Dir.            : power
I/O Standard    : 
Voltage         : 2.5V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : AD23
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : AD24
Pad Number      : 211
I/O Bank        : 4A
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : AD25
Pad Number      : 213
I/O Bank        : 5A
Pin Name/Usage  : HEX3[2]
Dir.            : output
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Row I/O
User Assignment : Y
Bus Hold        : no
Weak Pull Up    : Off

Location        : AD26
Pad Number      : 240
I/O Bank        : 5A
Pin Name/Usage  : HEX3[0]
Dir.            : output
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Row I/O
User Assignment : Y
Bus Hold        : no
Weak Pull Up    : Off

Location        : AD27
Pad Number      : 222
I/O Bank        : 5A
Pin Name/Usage  : HEX1[6]
Dir.            : output
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Row I/O
User Assignment : Y
Bus Hold        : no
Weak Pull Up    : Off

Location        : AD28
Pad Number      : 
I/O Bank        : 5A
Pin Name/Usage  : VCCIO5A
Dir.            : power
I/O Standard    : 
Voltage         : 2.5V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : AD29
Pad Number      : 255
I/O Bank        : 5B
Pin Name/Usage  : HEX2[2]
Dir.            : output
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Row I/O
User Assignment : Y
Bus Hold        : no
Weak Pull Up    : Off

Location        : AD30
Pad Number      : 257
I/O Bank        : 5B
Pin Name/Usage  : HEX2[4]
Dir.            : output
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Row I/O
User Assignment : Y
Bus Hold        : no
Weak Pull Up    : Off

Location        : AE1
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : AE2
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : AE3
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : AE4
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : AE5
Pad Number      : 49
I/O Bank        : 3A
Pin Name/Usage  : ^AS_DATA1, DATA1
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Weak Pull Up
User Assignment : 
Bus Hold        : --
Weak Pull Up    : On

Location        : AE6
Pad Number      : 51
I/O Bank        : 3A
Pin Name/Usage  : ^AS_DATA0, ASDO, DATA0
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Weak Pull Up
User Assignment : 
Bus Hold        : --
Weak Pull Up    : On

Location        : AE7
Pad Number      : 60
I/O Bank        : 3A
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : AE8
Pad Number      : 47
I/O Bank        : 3A
Pin Name/Usage  : ^AS_DATA2, DATA2
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Weak Pull Up
User Assignment : 
Bus Hold        : --
Weak Pull Up    : On

Location        : AE9
Pad Number      : 53
I/O Bank        : 3A
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : AE10
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : AE11
Pad Number      : 59
I/O Bank        : 3A
Pin Name/Usage  : SW[6]
Dir.            : input
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Column I/O
User Assignment : Y
Bus Hold        : no
Weak Pull Up    : Off

Location        : AE12
Pad Number      : 52
I/O Bank        : 3A
Pin Name/Usage  : SW[9]
Dir.            : input
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Column I/O
User Assignment : Y
Bus Hold        : no
Weak Pull Up    : Off

Location        : AE13
Pad Number      : 95
I/O Bank        : 3B
Pin Name/Usage  : DRAM_RAS_N
Dir.            : output
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Column I/O
User Assignment : Y
Bus Hold        : no
Weak Pull Up    : Off

Location        : AE14
Pad Number      : 96
I/O Bank        : 3B
Pin Name/Usage  : DRAM_ADDR[3]
Dir.            : output
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Column I/O
User Assignment : Y
Bus Hold        : no
Weak Pull Up    : Off

Location        : AE15
Pad Number      : 
I/O Bank        : 3B
Pin Name/Usage  : VCCIO3B
Dir.            : power
I/O Standard    : 
Voltage         : 2.5V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : AE16
Pad Number      : 139
I/O Bank        : 4A
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : AE17
Pad Number      : 135
I/O Bank        : 4A
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : AE18
Pad Number      : 167
I/O Bank        : 4A
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : AE19
Pad Number      : 165
I/O Bank        : 4A
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : AE20
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : AE21
Pad Number      : 
I/O Bank        : --
Pin Name/Usage  : VCCPD3B4A
Dir.            : power
I/O Standard    : 
Voltage         : 2.5V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : AE22
Pad Number      : 191
I/O Bank        : 4A
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : AE23
Pad Number      : 189
I/O Bank        : 4A
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : AE24
Pad Number      : 209
I/O Bank        : 4A
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : AE25
Pad Number      : 
I/O Bank        : 4A
Pin Name/Usage  : VCCIO4A
Dir.            : power
I/O Standard    : 
Voltage         : 2.5V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : AE26
Pad Number      : 220
I/O Bank        : 5A
Pin Name/Usage  : HEX0[0]
Dir.            : output
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Row I/O
User Assignment : Y
Bus Hold        : no
Weak Pull Up    : Off

Location        : AE27
Pad Number      : 229
I/O Bank        : 5A
Pin Name/Usage  : HEX0[1]
Dir.            : output
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Row I/O
User Assignment : Y
Bus Hold        : no
Weak Pull Up    : Off

Location        : AE28
Pad Number      : 231
I/O Bank        : 5A
Pin Name/Usage  : HEX0[2]
Dir.            : output
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Row I/O
User Assignment : Y
Bus Hold        : no
Weak Pull Up    : Off

Location        : AE29
Pad Number      : 253
I/O Bank        : 5B
Pin Name/Usage  : HEX2[1]
Dir.            : output
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Row I/O
User Assignment : Y
Bus Hold        : no
Weak Pull Up    : Off

Location        : AE30
Pad Number      : 
I/O Bank        : 5B
Pin Name/Usage  : VCCIO5B
Dir.            : power
I/O Standard    : 
Voltage         : 2.5V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : AF1
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : AF2
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : AF3
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : AF4
Pad Number      : 66
I/O Bank        : 3A
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : AF5
Pad Number      : 64
I/O Bank        : 3A
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : AF6
Pad Number      : 75
I/O Bank        : 3A
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : AF7
Pad Number      : 
I/O Bank        : 3A
Pin Name/Usage  : VCCIO3A
Dir.            : power
I/O Standard    : 
Voltage         : 2.5V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : AF8
Pad Number      : 70
I/O Bank        : 3A
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : AF9
Pad Number      : 67
I/O Bank        : 3A
Pin Name/Usage  : SW[2]
Dir.            : input
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Column I/O
User Assignment : Y
Bus Hold        : no
Weak Pull Up    : Off

Location        : AF10
Pad Number      : 57
I/O Bank        : 3A
Pin Name/Usage  : SW[3]
Dir.            : input
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Column I/O
User Assignment : Y
Bus Hold        : no
Weak Pull Up    : Off

Location        : AF11
Pad Number      : 87
I/O Bank        : 3B
Pin Name/Usage  : DRAM_CAS_N
Dir.            : output
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Column I/O
User Assignment : Y
Bus Hold        : no
Weak Pull Up    : Off

Location        : AF12
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : AF13
Pad Number      : 93
I/O Bank        : 3B
Pin Name/Usage  : DRAM_BA[0]
Dir.            : output
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Column I/O
User Assignment : Y
Bus Hold        : no
Weak Pull Up    : Off

Location        : AF14
Pad Number      : 114
I/O Bank        : 3B
Pin Name/Usage  : CLOCK_50
Dir.            : input
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Column I/O
User Assignment : Y
Bus Hold        : no
Weak Pull Up    : Off

Location        : AF15
Pad Number      : 112
I/O Bank        : 3B
Pin Name/Usage  : DRAM_ADDR[7]
Dir.            : output
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Column I/O
User Assignment : Y
Bus Hold        : no
Weak Pull Up    : Off

Location        : AF16
Pad Number      : 137
I/O Bank        : 4A
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : AF17
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : AF18
Pad Number      : 133
I/O Bank        : 4A
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : AF19
Pad Number      : 159
I/O Bank        : 4A
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : AF20
Pad Number      : 175
I/O Bank        : 4A
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : AF21
Pad Number      : 173
I/O Bank        : 4A
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : AF22
Pad Number      : 
I/O Bank        : 4A
Pin Name/Usage  : VCCIO4A
Dir.            : power
I/O Standard    : 
Voltage         : 2.5V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : AF23
Pad Number      : 183
I/O Bank        : 4A
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : AF24
Pad Number      : 181
I/O Bank        : 4A
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : AF25
Pad Number      : 206
I/O Bank        : 4A
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : AF26
Pad Number      : 204
I/O Bank        : 4A
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : AF27
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : AF28
Pad Number      : 235
I/O Bank        : 5A
Pin Name/Usage  : HEX0[4]
Dir.            : output
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Row I/O
User Assignment : Y
Bus Hold        : no
Weak Pull Up    : Off

Location        : AF29
Pad Number      : 237
I/O Bank        : 5A
Pin Name/Usage  : HEX1[4]
Dir.            : output
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Row I/O
User Assignment : Y
Bus Hold        : no
Weak Pull Up    : Off

Location        : AF30
Pad Number      : 239
I/O Bank        : 5A
Pin Name/Usage  : HEX1[5]
Dir.            : output
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Row I/O
User Assignment : Y
Bus Hold        : no
Weak Pull Up    : Off

Location        : AG1
Pad Number      : 71
I/O Bank        : 3A
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : AG2
Pad Number      : 83
I/O Bank        : 3A
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : AG3
Pad Number      : 63
I/O Bank        : 3A
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : AG4
Pad Number      : 
I/O Bank        : 3A
Pin Name/Usage  : VCCIO3A
Dir.            : power
I/O Standard    : 
Voltage         : 2.5V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : AG5
Pad Number      : 78
I/O Bank        : 3A
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : AG6
Pad Number      : 73
I/O Bank        : 3A
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : AG7
Pad Number      : 68
I/O Bank        : 3A
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : AG8
Pad Number      : 65
I/O Bank        : 3A
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : AG9
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : AG10
Pad Number      : 86
I/O Bank        : 3B
Pin Name/Usage  : DRAM_DQ[5]
Dir.            : bidir
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Column I/O
User Assignment : Y
Bus Hold        : no
Weak Pull Up    : Off

Location        : AG11
Pad Number      : 85
I/O Bank        : 3B
Pin Name/Usage  : DRAM_CS_N
Dir.            : output
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Column I/O
User Assignment : Y
Bus Hold        : no
Weak Pull Up    : Off

Location        : AG12
Pad Number      : 103
I/O Bank        : 3B
Pin Name/Usage  : DRAM_ADDR[10]
Dir.            : output
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Column I/O
User Assignment : Y
Bus Hold        : no
Weak Pull Up    : Off

Location        : AG13
Pad Number      : 101
I/O Bank        : 3B
Pin Name/Usage  : DRAM_ADDR[9]
Dir.            : output
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Column I/O
User Assignment : Y
Bus Hold        : no
Weak Pull Up    : Off

Location        : AG14
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : AG15
Pad Number      : 127
I/O Bank        : 3B
Pin Name/Usage  : DRAM_ADDR[2]
Dir.            : output
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Column I/O
User Assignment : Y
Bus Hold        : no
Weak Pull Up    : Off

Location        : AG16
Pad Number      : 134
I/O Bank        : 4A
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : AG17
Pad Number      : 132
I/O Bank        : 4A
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : AG18
Pad Number      : 150
I/O Bank        : 4A
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : AG19
Pad Number      : 
I/O Bank        : 4A
Pin Name/Usage  : VCCIO4A
Dir.            : power
I/O Standard    : 
Voltage         : 2.5V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : AG20
Pad Number      : 157
I/O Bank        : 4A
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : AG21
Pad Number      : 143
I/O Bank        : 4A
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : AG22
Pad Number      : 166
I/O Bank        : 4A
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : AG23
Pad Number      : 163
I/O Bank        : 4A
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : AG24
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : AG25
Pad Number      : 190
I/O Bank        : 4A
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : AG26
Pad Number      : 203
I/O Bank        : 4A
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : AG27
Pad Number      : 212
I/O Bank        : 5A
Pin Name/Usage  : HEX0[3]
Dir.            : output
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Row I/O
User Assignment : Y
Bus Hold        : no
Weak Pull Up    : Off

Location        : AG28
Pad Number      : 233
I/O Bank        : 5A
Pin Name/Usage  : HEX0[5]
Dir.            : output
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Row I/O
User Assignment : Y
Bus Hold        : no
Weak Pull Up    : Off

Location        : AG29
Pad Number      : 
I/O Bank        : 5A
Pin Name/Usage  : VCCIO5A
Dir.            : power
I/O Standard    : 
Voltage         : 2.5V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : AG30
Pad Number      : 243
I/O Bank        : 5A
Pin Name/Usage  : HEX1[3]
Dir.            : output
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Row I/O
User Assignment : Y
Bus Hold        : no
Weak Pull Up    : Off

Location        : AH1
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : AH2
Pad Number      : 69
I/O Bank        : 3A
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : AH3
Pad Number      : 81
I/O Bank        : 3A
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : AH4
Pad Number      : 61
I/O Bank        : 3A
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : AH5
Pad Number      : 76
I/O Bank        : 3A
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : AH6
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : AH7
Pad Number      : 115
I/O Bank        : 3B
Pin Name/Usage  : DRAM_DQ[13]
Dir.            : bidir
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Column I/O
User Assignment : Y
Bus Hold        : no
Weak Pull Up    : Off

Location        : AH8
Pad Number      : 113
I/O Bank        : 3B
Pin Name/Usage  : DRAM_DQ[12]
Dir.            : bidir
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Column I/O
User Assignment : Y
Bus Hold        : no
Weak Pull Up    : Off

Location        : AH9
Pad Number      : 84
I/O Bank        : 3B
Pin Name/Usage  : DRAM_DQ[11]
Dir.            : bidir
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Column I/O
User Assignment : Y
Bus Hold        : no
Weak Pull Up    : Off

Location        : AH10
Pad Number      : 118
I/O Bank        : 3B
Pin Name/Usage  : DRAM_DQ[8]
Dir.            : bidir
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Column I/O
User Assignment : Y
Bus Hold        : no
Weak Pull Up    : Off

Location        : AH11
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : AH12
Pad Number      : 126
I/O Bank        : 3B
Pin Name/Usage  : DRAM_CLK
Dir.            : output
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Column I/O
User Assignment : Y
Bus Hold        : no
Weak Pull Up    : Off

Location        : AH13
Pad Number      : 111
I/O Bank        : 3B
Pin Name/Usage  : DRAM_ADDR[11]
Dir.            : output
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Column I/O
User Assignment : Y
Bus Hold        : no
Weak Pull Up    : Off

Location        : AH14
Pad Number      : 109
I/O Bank        : 3B
Pin Name/Usage  : DRAM_ADDR[1]
Dir.            : output
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Column I/O
User Assignment : Y
Bus Hold        : no
Weak Pull Up    : Off

Location        : AH15
Pad Number      : 125
I/O Bank        : 3B
Pin Name/Usage  : DRAM_ADDR[8]
Dir.            : output
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Column I/O
User Assignment : Y
Bus Hold        : no
Weak Pull Up    : Off

Location        : AH16
Pad Number      : 
I/O Bank        : 4A
Pin Name/Usage  : VCCIO4A
Dir.            : power
I/O Standard    : 
Voltage         : 2.5V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : AH17
Pad Number      : 147
I/O Bank        : 4A
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : AH18
Pad Number      : 145
I/O Bank        : 4A
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : AH19
Pad Number      : 148
I/O Bank        : 4A
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : AH20
Pad Number      : 141
I/O Bank        : 4A
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : AH21
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : AH22
Pad Number      : 164
I/O Bank        : 4A
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : AH23
Pad Number      : 174
I/O Bank        : 4A
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : AH24
Pad Number      : 161
I/O Bank        : 4A
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : AH25
Pad Number      : 188
I/O Bank        : 4A
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : AH26
Pad Number      : 
I/O Bank        : 4A
Pin Name/Usage  : VCCIO4A
Dir.            : power
I/O Standard    : 
Voltage         : 2.5V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : AH27
Pad Number      : 201
I/O Bank        : 4A
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : AH28
Pad Number      : 214
I/O Bank        : 5A
Pin Name/Usage  : HEX0[6]
Dir.            : output
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Row I/O
User Assignment : Y
Bus Hold        : no
Weak Pull Up    : Off

Location        : AH29
Pad Number      : 218
I/O Bank        : 5A
Pin Name/Usage  : HEX1[1]
Dir.            : output
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Row I/O
User Assignment : Y
Bus Hold        : no
Weak Pull Up    : Off

Location        : AH30
Pad Number      : 241
I/O Bank        : 5A
Pin Name/Usage  : HEX1[2]
Dir.            : output
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Row I/O
User Assignment : Y
Bus Hold        : no
Weak Pull Up    : Off

Location        : AJ1
Pad Number      : 79
I/O Bank        : 3A
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : AJ2
Pad Number      : 77
I/O Bank        : 3A
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : AJ3
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : AJ4
Pad Number      : 94
I/O Bank        : 3B
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : AJ5
Pad Number      : 99
I/O Bank        : 3B
Pin Name/Usage  : DRAM_DQ[15]
Dir.            : bidir
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Column I/O
User Assignment : Y
Bus Hold        : no
Weak Pull Up    : Off

Location        : AJ6
Pad Number      : 102
I/O Bank        : 3B
Pin Name/Usage  : DRAM_DQ[14]
Dir.            : bidir
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Column I/O
User Assignment : Y
Bus Hold        : no
Weak Pull Up    : Off

Location        : AJ7
Pad Number      : 100
I/O Bank        : 3B
Pin Name/Usage  : DRAM_DQ[1]
Dir.            : bidir
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Column I/O
User Assignment : Y
Bus Hold        : no
Weak Pull Up    : Off

Location        : AJ8
Pad Number      : 
I/O Bank        : 3B
Pin Name/Usage  : VCCIO3B
Dir.            : power
I/O Standard    : 
Voltage         : 2.5V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : AJ9
Pad Number      : 110
I/O Bank        : 3B
Pin Name/Usage  : DRAM_DQ[10]
Dir.            : bidir
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Column I/O
User Assignment : Y
Bus Hold        : no
Weak Pull Up    : Off

Location        : AJ10
Pad Number      : 116
I/O Bank        : 3B
Pin Name/Usage  : DRAM_DQ[9]
Dir.            : bidir
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Column I/O
User Assignment : Y
Bus Hold        : no
Weak Pull Up    : Off

Location        : AJ11
Pad Number      : 119
I/O Bank        : 3B
Pin Name/Usage  : DRAM_DQ[7]
Dir.            : bidir
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Column I/O
User Assignment : Y
Bus Hold        : no
Weak Pull Up    : Off

Location        : AJ12
Pad Number      : 124
I/O Bank        : 3B
Pin Name/Usage  : DRAM_BA[1]
Dir.            : output
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Column I/O
User Assignment : Y
Bus Hold        : no
Weak Pull Up    : Off

Location        : AJ13
Pad Number      : 
I/O Bank        : 3B
Pin Name/Usage  : VCCIO3B
Dir.            : power
I/O Standard    : 
Voltage         : 2.5V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : AJ14
Pad Number      : 131
I/O Bank        : 3B
Pin Name/Usage  : DRAM_ADDR[12]
Dir.            : output
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Column I/O
User Assignment : Y
Bus Hold        : no
Weak Pull Up    : Off

Location        : AJ15
Pad Number      : 
I/O Bank        : 3B
Pin Name/Usage  : VREFB3BN0
Dir.            : power
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : AJ16
Pad Number      : 142
I/O Bank        : 4A
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : AJ17
Pad Number      : 151
I/O Bank        : 4A
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : AJ18
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : AJ19
Pad Number      : 155
I/O Bank        : 4A
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : AJ20
Pad Number      : 158
I/O Bank        : 4A
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : AJ21
Pad Number      : 156
I/O Bank        : 4A
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : AJ22
Pad Number      : 172
I/O Bank        : 4A
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : AJ23
Pad Number      : 
I/O Bank        : 4A
Pin Name/Usage  : VCCIO4A
Dir.            : power
I/O Standard    : 
Voltage         : 2.5V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : AJ24
Pad Number      : 182
I/O Bank        : 4A
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : AJ25
Pad Number      : 180
I/O Bank        : 4A
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : AJ26
Pad Number      : 187
I/O Bank        : 4A
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : AJ27
Pad Number      : 195
I/O Bank        : 4A
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : AJ28
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : AJ29
Pad Number      : 216
I/O Bank        : 5A
Pin Name/Usage  : HEX1[0]
Dir.            : output
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Row I/O
User Assignment : Y
Bus Hold        : no
Weak Pull Up    : Off

Location        : AJ30
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : AK2
Pad Number      : 91
I/O Bank        : 3B
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : AK3
Pad Number      : 89
I/O Bank        : 3B
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : AK4
Pad Number      : 92
I/O Bank        : 3B
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : AK5
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : AK6
Pad Number      : 97
I/O Bank        : 3B
Pin Name/Usage  : DRAM_DQ[0]
Dir.            : bidir
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Column I/O
User Assignment : Y
Bus Hold        : no
Weak Pull Up    : Off

Location        : AK7
Pad Number      : 107
I/O Bank        : 3B
Pin Name/Usage  : DRAM_DQ[2]
Dir.            : bidir
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Column I/O
User Assignment : Y
Bus Hold        : no
Weak Pull Up    : Off

Location        : AK8
Pad Number      : 105
I/O Bank        : 3B
Pin Name/Usage  : DRAM_DQ[3]
Dir.            : bidir
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Column I/O
User Assignment : Y
Bus Hold        : no
Weak Pull Up    : Off

Location        : AK9
Pad Number      : 108
I/O Bank        : 3B
Pin Name/Usage  : DRAM_DQ[4]
Dir.            : bidir
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Column I/O
User Assignment : Y
Bus Hold        : no
Weak Pull Up    : Off

Location        : AK10
Pad Number      : 
I/O Bank        : 3B
Pin Name/Usage  : VCCIO3B
Dir.            : power
I/O Standard    : 
Voltage         : 2.5V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : AK11
Pad Number      : 117
I/O Bank        : 3B
Pin Name/Usage  : DRAM_DQ[6]
Dir.            : bidir
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Column I/O
User Assignment : Y
Bus Hold        : no
Weak Pull Up    : Off

Location        : AK12
Pad Number      : 123
I/O Bank        : 3B
Pin Name/Usage  : DRAM_UDQM
Dir.            : output
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Column I/O
User Assignment : Y
Bus Hold        : no
Weak Pull Up    : Off

Location        : AK13
Pad Number      : 121
I/O Bank        : 3B
Pin Name/Usage  : DRAM_CKE
Dir.            : output
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Column I/O
User Assignment : Y
Bus Hold        : no
Weak Pull Up    : Off

Location        : AK14
Pad Number      : 129
I/O Bank        : 3B
Pin Name/Usage  : DRAM_ADDR[0]
Dir.            : output
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Column I/O
User Assignment : Y
Bus Hold        : no
Weak Pull Up    : Off

Location        : AK15
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : AK16
Pad Number      : 140
I/O Bank        : 4A
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : AK17
Pad Number      : 
I/O Bank        : 4A
Pin Name/Usage  : VREFB4AN0
Dir.            : power
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : AK18
Pad Number      : 149
I/O Bank        : 4A
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : AK19
Pad Number      : 153
I/O Bank        : 4A
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : AK20
Pad Number      : 
I/O Bank        : 4A
Pin Name/Usage  : VCCIO4A
Dir.            : power
I/O Standard    : 
Voltage         : 2.5V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : AK21
Pad Number      : 171
I/O Bank        : 4A
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : AK22
Pad Number      : 169
I/O Bank        : 4A
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : AK23
Pad Number      : 179
I/O Bank        : 4A
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : AK24
Pad Number      : 177
I/O Bank        : 4A
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : AK25
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : AK26
Pad Number      : 185
I/O Bank        : 4A
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : AK27
Pad Number      : 193
I/O Bank        : 4A
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : AK28
Pad Number      : 198
I/O Bank        : 4A
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : AK29
Pad Number      : 196
I/O Bank        : 4A
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : B1
Pad Number      : 509
I/O Bank        : 8A
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : B2
Pad Number      : 507
I/O Bank        : 8A
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : B3
Pad Number      : 513
I/O Bank        : 8A
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : B4
Pad Number      : 
I/O Bank        : 8A
Pin Name/Usage  : VCCIO8A
Dir.            : power
I/O Standard    : 
Voltage         : 2.5V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : B5
Pad Number      : 512
I/O Bank        : 8A
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : B6
Pad Number      : 510
I/O Bank        : 8A
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : B7
Pad Number      : 477
I/O Bank        : 8A
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : B8
Pad Number      : 481
I/O Bank        : 8A
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : B9
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : B10
Pad Number      : 
I/O Bank        : 8A
Pin Name/Usage  : VREFB8AN0
Dir.            : power
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : B11
Pad Number      : 469
I/O Bank        : 8A
Pin Name/Usage  : VGA_HS
Dir.            : output
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Column I/O
User Assignment : Y
Bus Hold        : no
Weak Pull Up    : Off

Location        : B12
Pad Number      : 464
I/O Bank        : 8A
Pin Name/Usage  : VGA_R[3]
Dir.            : output
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Column I/O
User Assignment : Y
Bus Hold        : no
Weak Pull Up    : Off

Location        : B13
Pad Number      : 459
I/O Bank        : 8A
Pin Name/Usage  : VGA_B[0]
Dir.            : output
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Column I/O
User Assignment : Y
Bus Hold        : no
Weak Pull Up    : Off

Location        : B14
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : B15
Pad Number      : 451
I/O Bank        : 7D
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : B16
Pad Number      : 441
I/O Bank        : 7C
Pin Name/Usage  : HPS_SD_DATA[3]
Dir.            : bidir
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Column I/O
User Assignment : Y
Bus Hold        : no
Weak Pull Up    : Off

Location        : B17
Pad Number      : 431
I/O Bank        : 7C
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : B18
Pad Number      : 418
I/O Bank        : 7B
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : B19
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : B20
Pad Number      : 417
I/O Bank        : 7B
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : B21
Pad Number      : 413
I/O Bank        : 7B
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : B22
Pad Number      : 399
I/O Bank        : 7A
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : B23
Pad Number      : 397
I/O Bank        : 7A
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : B24
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : B25
Pad Number      : 387
I/O Bank        : 7A
Pin Name/Usage  : HPS_UART_RX
Dir.            : input
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Column I/O
User Assignment : Y
Bus Hold        : no
Weak Pull Up    : Off

Location        : B26
Pad Number      : 386
I/O Bank        : 7A
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : B27
Pad Number      : 381
I/O Bank        : 7A
Pin Name/Usage  : ^HPS_TDI
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : B28
Pad Number      : 376
I/O Bank        : 7A
Pin Name/Usage  : ^HPS_TDO
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : B29
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : B30
Pad Number      : 365
I/O Bank        : 6A
Pin Name/Usage  : HPS_DDR3_ADDR[12]
Dir.            : output
I/O Standard    : SSTL-15 Class I
Voltage         : 
I/O Type        : Row I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : C1
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : C2
Pad Number      : 517
I/O Bank        : 8A
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : C3
Pad Number      : 511
I/O Bank        : 8A
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : C4
Pad Number      : 501
I/O Bank        : 8A
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : C5
Pad Number      : 497
I/O Bank        : 8A
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : C6
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : C7
Pad Number      : 475
I/O Bank        : 8A
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : C8
Pad Number      : 479
I/O Bank        : 8A
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : C9
Pad Number      : 485
I/O Bank        : 8A
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : C10
Pad Number      : 483
I/O Bank        : 8A
Pin Name/Usage  : VGA_SYNC_N
Dir.            : output
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Column I/O
User Assignment : Y
Bus Hold        : no
Weak Pull Up    : Off

Location        : C11
Pad Number      : 
I/O Bank        : 8A
Pin Name/Usage  : VCCIO8A
Dir.            : power
I/O Standard    : 
Voltage         : 2.5V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : C12
Pad Number      : 467
I/O Bank        : 8A
Pin Name/Usage  : VGA_R[4]
Dir.            : output
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Column I/O
User Assignment : Y
Bus Hold        : no
Weak Pull Up    : Off

Location        : C13
Pad Number      : 462
I/O Bank        : 8A
Pin Name/Usage  : VGA_R[1]
Dir.            : output
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Column I/O
User Assignment : Y
Bus Hold        : no
Weak Pull Up    : Off

Location        : C14
Pad Number      : 448
I/O Bank        : 7D
Pin Name/Usage  : HPS_USB_DATA[5]
Dir.            : bidir
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Column I/O
User Assignment : Y
Bus Hold        : no
Weak Pull Up    : Off

Location        : C15
Pad Number      : 453
I/O Bank        : 7D
Pin Name/Usage  : HPS_USB_STP
Dir.            : output
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Column I/O
User Assignment : Y
Bus Hold        : no
Weak Pull Up    : Off

Location        : C16
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : C17
Pad Number      : 433
I/O Bank        : 7C
Pin Name/Usage  : HPS_SD_DATA[1]
Dir.            : bidir
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Column I/O
User Assignment : Y
Bus Hold        : no
Weak Pull Up    : Off

Location        : C18
Pad Number      : 435
I/O Bank        : 7C
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : C19
Pad Number      : 427
I/O Bank        : 7B
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : C20
Pad Number      : 421
I/O Bank        : 7B
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : C21
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : C22
Pad Number      : 396
I/O Bank        : 7A
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : C23
Pad Number      : 401
I/O Bank        : 7A
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : C24
Pad Number      : 393
I/O Bank        : 7A
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : C25
Pad Number      : 388
I/O Bank        : 7A
Pin Name/Usage  : HPS_UART_TX
Dir.            : output
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Column I/O
User Assignment : Y
Bus Hold        : no
Weak Pull Up    : Off

Location        : C26
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : C27
Pad Number      : 374
I/O Bank        : 7A
Pin Name/Usage  : ^HPS_nRST
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : C28
Pad Number      : 369
I/O Bank        : 6A
Pin Name/Usage  : HPS_DDR3_WE_N
Dir.            : output
I/O Standard    : SSTL-15 Class I
Voltage         : 
I/O Type        : Row I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : C29
Pad Number      : 367
I/O Bank        : 6A
Pin Name/Usage  : HPS_DDR3_ADDR[13]
Dir.            : output
I/O Standard    : SSTL-15 Class I
Voltage         : 
I/O Type        : Row I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : C30
Pad Number      : 363
I/O Bank        : 6A
Pin Name/Usage  : HPS_DDR3_ADDR[11]
Dir.            : output
I/O Standard    : SSTL-15 Class I
Voltage         : 
I/O Type        : Row I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : D1
Pad Number      : 529
I/O Bank        : 8A
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : D2
Pad Number      : 515
I/O Bank        : 8A
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : D3
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : D4
Pad Number      : 521
I/O Bank        : 8A
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : D5
Pad Number      : 499
I/O Bank        : 8A
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : D6
Pad Number      : 495
I/O Bank        : 8A
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : D7
Pad Number      : 505
I/O Bank        : 8A
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : D8
Pad Number      : 
I/O Bank        : 8A
Pin Name/Usage  : VCCIO8A
Dir.            : power
I/O Standard    : 
Voltage         : 2.5V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : D9
Pad Number      : 480
I/O Bank        : 8A
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : D10
Pad Number      : 472
I/O Bank        : 8A
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : D11
Pad Number      : 470
I/O Bank        : 8A
Pin Name/Usage  : VGA_VS
Dir.            : output
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Column I/O
User Assignment : Y
Bus Hold        : no
Weak Pull Up    : Off

Location        : D12
Pad Number      : 496
I/O Bank        : 8A
Pin Name/Usage  : VGA_R[5]
Dir.            : output
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Column I/O
User Assignment : Y
Bus Hold        : no
Weak Pull Up    : Off

Location        : D13
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : D14
Pad Number      : 446
I/O Bank        : 7D
Pin Name/Usage  : HPS_USB_DATA[3]
Dir.            : bidir
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Column I/O
User Assignment : Y
Bus Hold        : no
Weak Pull Up    : Off

Location        : D15
Pad Number      : 449
I/O Bank        : 7D
Pin Name/Usage  : HPS_USB_DATA[6]
Dir.            : bidir
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Column I/O
User Assignment : Y
Bus Hold        : no
Weak Pull Up    : Off

Location        : D16
Pad Number      : 445
I/O Bank        : 7D
Pin Name/Usage  : HPS_USB_DATA[2]
Dir.            : bidir
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Column I/O
User Assignment : Y
Bus Hold        : no
Weak Pull Up    : Off

Location        : D17
Pad Number      : 440
I/O Bank        : 7C
Pin Name/Usage  : HPS_SD_DATA[2]
Dir.            : bidir
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Column I/O
User Assignment : Y
Bus Hold        : no
Weak Pull Up    : Off

Location        : D18
Pad Number      : 
I/O Bank        : 7C
Pin Name/Usage  : VCCIO7C_HPS
Dir.            : power
I/O Standard    : 
Voltage         : 2.5V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : D19
Pad Number      : 426
I/O Bank        : 7B
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : D20
Pad Number      : 420
I/O Bank        : 7B
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : D21
Pad Number      : 419
I/O Bank        : 7B
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : D22
Pad Number      : 402
I/O Bank        : 7A
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : D23
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : D24
Pad Number      : 404
I/O Bank        : 7A
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : D25
Pad Number      : 384
I/O Bank        : 7A
Pin Name/Usage  : ^HPS_CLK1
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : D26
Pad Number      : 373
I/O Bank        : 7A
Pin Name/Usage  : ^GND
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : D27
Pad Number      : 371
I/O Bank        : 6A
Pin Name/Usage  : HPS_DDR3_RZQ
Dir.            : input
I/O Standard    : SSTL-15 Class I
Voltage         : 
I/O Type        : --
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : D28
Pad Number      : 
I/O Bank        : 6A
Pin Name/Usage  : VCCIO6A_HPS
Dir.            : power
I/O Standard    : 
Voltage         : 1.5V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : D29
Pad Number      : 361
I/O Bank        : 6A
Pin Name/Usage  : HPS_DDR3_ADDR[10]
Dir.            : output
I/O Standard    : SSTL-15 Class I
Voltage         : 
I/O Type        : Row I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : D30
Pad Number      : 359
I/O Bank        : 6A
Pin Name/Usage  : HPS_DDR3_RAS_N
Dir.            : output
I/O Standard    : SSTL-15 Class I
Voltage         : 
I/O Type        : Row I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : E1
Pad Number      : 527
I/O Bank        : 8A
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : E2
Pad Number      : 525
I/O Bank        : 8A
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : E3
Pad Number      : 523
I/O Bank        : 8A
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : E4
Pad Number      : 519
I/O Bank        : 8A
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : E5
Pad Number      : 
I/O Bank        : 8A
Pin Name/Usage  : VCCIO8A
Dir.            : power
I/O Standard    : 
Voltage         : 2.5V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : E6
Pad Number      : 533
I/O Bank        : 8A
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : E7
Pad Number      : 531
I/O Bank        : 8A
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : E8
Pad Number      : 503
I/O Bank        : 8A
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : E9
Pad Number      : 478
I/O Bank        : 8A
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : E10
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : E11
Pad Number      : 504
I/O Bank        : 8A
Pin Name/Usage  : VGA_G[7]
Dir.            : output
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Column I/O
User Assignment : Y
Bus Hold        : no
Weak Pull Up    : Off

Location        : E12
Pad Number      : 494
I/O Bank        : 8A
Pin Name/Usage  : VGA_R[6]
Dir.            : output
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Column I/O
User Assignment : Y
Bus Hold        : no
Weak Pull Up    : Off

Location        : E13
Pad Number      : 488
I/O Bank        : 8A
Pin Name/Usage  : VGA_R[2]
Dir.            : output
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Column I/O
User Assignment : Y
Bus Hold        : no
Weak Pull Up    : Off

Location        : E14
Pad Number      : 454
I/O Bank        : 7D
Pin Name/Usage  : HPS_USB_DIR
Dir.            : input
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Column I/O
User Assignment : Y
Bus Hold        : no
Weak Pull Up    : Off

Location        : E15
Pad Number      : 
I/O Bank        : 7D
Pin Name/Usage  : VCCIO7D_HPS
Dir.            : power
I/O Standard    : 
Voltage         : 2.5V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : E16
Pad Number      : 443
I/O Bank        : 7D
Pin Name/Usage  : HPS_USB_DATA[0]
Dir.            : bidir
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Column I/O
User Assignment : Y
Bus Hold        : no
Weak Pull Up    : Off

Location        : E17
Pad Number      : 438
I/O Bank        : 7C
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : E18
Pad Number      : 437
I/O Bank        : 7C
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : E19
Pad Number      : 424
I/O Bank        : 7B
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : E20
Pad Number      : 
I/O Bank        : 7B
Pin Name/Usage  : VCCIO7B_HPS
Dir.            : power
I/O Standard    : 
Voltage         : 2.5V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : E21
Pad Number      : 412
I/O Bank        : 7B
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : E22
Pad Number      : 
I/O Bank        : --
Pin Name/Usage  : VREFB7A7B7C7DN0_HPS
Dir.            : power
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : E23
Pad Number      : 394
I/O Bank        : 7A
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : E24
Pad Number      : 403
I/O Bank        : 7A
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : E25
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : E26
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : DNU
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : E27
Pad Number      : 357
I/O Bank        : 6A
Pin Name/Usage  : HPS_DDR3_CAS_N
Dir.            : output
I/O Standard    : SSTL-15 Class I
Voltage         : 
I/O Type        : Row I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : E28
Pad Number      : 351
I/O Bank        : 6A
Pin Name/Usage  : HPS_DDR3_ADDR[7]
Dir.            : output
I/O Standard    : SSTL-15 Class I
Voltage         : 
I/O Type        : Row I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : E29
Pad Number      : 353
I/O Bank        : 6A
Pin Name/Usage  : HPS_DDR3_BA[0]
Dir.            : output
I/O Standard    : SSTL-15 Class I
Voltage         : 
I/O Type        : Row I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : E30
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : F1
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : DNU
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : F2
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : F3
Pad Number      : 539
I/O Bank        : 9A
Pin Name/Usage  : ^CONF_DONE
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : F4
Pad Number      : 541
I/O Bank        : 9A
Pin Name/Usage  : ^nSTATUS
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : F5
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : F6
Pad Number      : 537
I/O Bank        : 8A
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : F7
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : F8
Pad Number      : 536
I/O Bank        : 8A
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : F9
Pad Number      : 534
I/O Bank        : 8A
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : F10
Pad Number      : 528
I/O Bank        : 8A
Pin Name/Usage  : VGA_BLANK_N
Dir.            : output
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Column I/O
User Assignment : Y
Bus Hold        : no
Weak Pull Up    : Off

Location        : F11
Pad Number      : 502
I/O Bank        : 8A
Pin Name/Usage  : VGA_G[6]
Dir.            : output
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Column I/O
User Assignment : Y
Bus Hold        : no
Weak Pull Up    : Off

Location        : F12
Pad Number      : 
I/O Bank        : 8A
Pin Name/Usage  : VCCIO8A
Dir.            : power
I/O Standard    : 
Voltage         : 2.5V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : F13
Pad Number      : 486
I/O Bank        : 8A
Pin Name/Usage  : VGA_R[7]
Dir.            : output
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Column I/O
User Assignment : Y
Bus Hold        : no
Weak Pull Up    : Off

Location        : F14
Pad Number      : 468
I/O Bank        : 8A
Pin Name/Usage  : VGA_B[3]
Dir.            : output
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Column I/O
User Assignment : Y
Bus Hold        : no
Weak Pull Up    : Off

Location        : F15
Pad Number      : 466
I/O Bank        : 8A
Pin Name/Usage  : VGA_B[5]
Dir.            : output
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Column I/O
User Assignment : Y
Bus Hold        : no
Weak Pull Up    : Off

Location        : F16
Pad Number      : 442
I/O Bank        : 7D
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : F17
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : F18
Pad Number      : 430
I/O Bank        : 7C
Pin Name/Usage  : HPS_SD_CMD
Dir.            : bidir
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Column I/O
User Assignment : Y
Bus Hold        : no
Weak Pull Up    : Off

Location        : F19
Pad Number      : 410
I/O Bank        : 7B
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : F20
Pad Number      : 407
I/O Bank        : 7B
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : F21
Pad Number      : 409
I/O Bank        : 7B
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : F22
Pad Number      : 
I/O Bank        : 7A
Pin Name/Usage  : VCCIO7A_HPS
Dir.            : power
I/O Standard    : 
Voltage         : 2.5V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : F23
Pad Number      : 375
I/O Bank        : 7A
Pin Name/Usage  : ^HPS_nPOR
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : F24
Pad Number      : 383
I/O Bank        : 7A
Pin Name/Usage  : ^HPS_PORSEL
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : F25
Pad Number      : 385
I/O Bank        : 7A
Pin Name/Usage  : ^HPS_CLK2
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : F26
Pad Number      : 341
I/O Bank        : 6A
Pin Name/Usage  : HPS_DDR3_ADDR[0]
Dir.            : output
I/O Standard    : SSTL-15 Class I
Voltage         : 
I/O Type        : Row I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : F27
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : F28
Pad Number      : 345
I/O Bank        : 6A
Pin Name/Usage  : HPS_DDR3_ADDR[2]
Dir.            : output
I/O Standard    : SSTL-15 Class I
Voltage         : 
I/O Type        : Row I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : F29
Pad Number      : 349
I/O Bank        : 6A
Pin Name/Usage  : HPS_DDR3_ADDR[6]
Dir.            : output
I/O Standard    : SSTL-15 Class I
Voltage         : 
I/O Type        : Row I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : F30
Pad Number      : 347
I/O Bank        : 6A
Pin Name/Usage  : HPS_DDR3_ADDR[3]
Dir.            : output
I/O Standard    : SSTL-15 Class I
Voltage         : 
I/O Type        : Row I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : G1
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : RREF
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : G2
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : DNU
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : G3
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : G4
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : G5
Pad Number      : 542
I/O Bank        : 9A
Pin Name/Usage  : ^nCE
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : G6
Pad Number      : 543
I/O Bank        : 9A
Pin Name/Usage  : ^MSEL2
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : G7
Pad Number      : 535
I/O Bank        : 8A
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : G8
Pad Number      : 492
I/O Bank        : 8A
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : G9
Pad Number      : 
I/O Bank        : 8A
Pin Name/Usage  : VCCIO8A
Dir.            : power
I/O Standard    : 
Voltage         : 2.5V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : G10
Pad Number      : 526
I/O Bank        : 8A
Pin Name/Usage  : VGA_G[3]
Dir.            : output
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Column I/O
User Assignment : Y
Bus Hold        : no
Weak Pull Up    : Off

Location        : G11
Pad Number      : 520
I/O Bank        : 8A
Pin Name/Usage  : VGA_G[4]
Dir.            : output
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Column I/O
User Assignment : Y
Bus Hold        : no
Weak Pull Up    : Off

Location        : G12
Pad Number      : 518
I/O Bank        : 8A
Pin Name/Usage  : VGA_G[5]
Dir.            : output
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Column I/O
User Assignment : Y
Bus Hold        : no
Weak Pull Up    : Off

Location        : G13
Pad Number      : 484
I/O Bank        : 8A
Pin Name/Usage  : VGA_B[1]
Dir.            : output
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Column I/O
User Assignment : Y
Bus Hold        : no
Weak Pull Up    : Off

Location        : G14
Pad Number      : 
I/O Bank        : 8A
Pin Name/Usage  : VCCIO8A
Dir.            : power
I/O Standard    : 
Voltage         : 2.5V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : G15
Pad Number      : 460
I/O Bank        : 8A
Pin Name/Usage  : VGA_B[6]
Dir.            : output
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Column I/O
User Assignment : Y
Bus Hold        : no
Weak Pull Up    : Off

Location        : G16
Pad Number      : 444
I/O Bank        : 7D
Pin Name/Usage  : HPS_USB_DATA[1]
Dir.            : bidir
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Column I/O
User Assignment : Y
Bus Hold        : no
Weak Pull Up    : Off

Location        : G17
Pad Number      : 436
I/O Bank        : 7C
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : G18
Pad Number      : 432
I/O Bank        : 7C
Pin Name/Usage  : HPS_SD_DATA[0]
Dir.            : bidir
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Column I/O
User Assignment : Y
Bus Hold        : no
Weak Pull Up    : Off

Location        : G19
Pad Number      : 
I/O Bank        : 7B
Pin Name/Usage  : VCCIO7B_HPS
Dir.            : power
I/O Standard    : 
Voltage         : 2.5V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : G20
Pad Number      : 416
I/O Bank        : 7B
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : G21
Pad Number      : 392
I/O Bank        : 7A
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : G22
Pad Number      : 400
I/O Bank        : 7A
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : G23
Pad Number      : 377
I/O Bank        : 7A
Pin Name/Usage  : ^VCCRSTCLK_HPS
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : G24
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : G25
Pad Number      : 370
I/O Bank        : 6A
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : G26
Pad Number      : 362
I/O Bank        : 6A
Pin Name/Usage  : HPS_DDR3_ADDR[9]
Dir.            : output
I/O Standard    : SSTL-15 Class I
Voltage         : 
I/O Type        : Row I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : G27
Pad Number      : 339
I/O Bank        : 6A
Pin Name/Usage  : VREFB6AN0_HPS
Dir.            : 
I/O Standard    : 
Voltage         : 0.75V
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : G28
Pad Number      : 335
I/O Bank        : 6A
Pin Name/Usage  : HPS_DDR3_DQ[3]
Dir.            : bidir
I/O Standard    : SSTL-15 Class I
Voltage         : 
I/O Type        : Row I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : G29
Pad Number      : 
I/O Bank        : 6A
Pin Name/Usage  : VCCIO6A_HPS
Dir.            : power
I/O Standard    : 
Voltage         : 1.5V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : G30
Pad Number      : 343
I/O Bank        : 6A
Pin Name/Usage  : HPS_DDR3_ADDR[1]
Dir.            : output
I/O Standard    : SSTL-15 Class I
Voltage         : 
I/O Type        : Row I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : H1
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : H2
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : H3
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : DNU
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : H4
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : DNU
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : H5
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : H6
Pad Number      : 
I/O Bank        : 8A
Pin Name/Usage  : VCCIO8A
Dir.            : power
I/O Standard    : 
Voltage         : 2.5V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : H7
Pad Number      : 508
I/O Bank        : 8A
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : H8
Pad Number      : 490
I/O Bank        : 8A
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : H9
Pad Number      : 
I/O Bank        : --
Pin Name/Usage  : VCCBAT
Dir.            : power
I/O Standard    : 
Voltage         : 1.2V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : H10
Pad Number      : 
I/O Bank        : --
Pin Name/Usage  : VCC_AUX
Dir.            : power
I/O Standard    : 
Voltage         : 2.5V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : H11
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : H12
Pad Number      : 500
I/O Bank        : 8A
Pin Name/Usage  : VGA_G[2]
Dir.            : output
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Column I/O
User Assignment : Y
Bus Hold        : no
Weak Pull Up    : Off

Location        : H13
Pad Number      : 498
I/O Bank        : 8A
Pin Name/Usage  : VGA_B[2]
Dir.            : output
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Column I/O
User Assignment : Y
Bus Hold        : no
Weak Pull Up    : Off

Location        : H14
Pad Number      : 482
I/O Bank        : 8A
Pin Name/Usage  : VGA_B[4]
Dir.            : output
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Column I/O
User Assignment : Y
Bus Hold        : no
Weak Pull Up    : Off

Location        : H15
Pad Number      : 458
I/O Bank        : 8A
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : H16
Pad Number      : 
I/O Bank        : 7D
Pin Name/Usage  : VCCIO7D_HPS
Dir.            : power
I/O Standard    : 
Voltage         : 2.5V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : H17
Pad Number      : 434
I/O Bank        : 7C
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : H18
Pad Number      : 422
I/O Bank        : 7B
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : H19
Pad Number      : 406
I/O Bank        : 7B
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : H20
Pad Number      : 398
I/O Bank        : 7A
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : H21
Pad Number      : 
I/O Bank        : 7A
Pin Name/Usage  : VCCIO7A_HPS
Dir.            : power
I/O Standard    : 
Voltage         : 2.5V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : H22
Pad Number      : 379
I/O Bank        : 7A
Pin Name/Usage  : ^HPS_TCK
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : H23
Pad Number      : 390
I/O Bank        : 7A
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : H24
Pad Number      : 364
I/O Bank        : 6A
Pin Name/Usage  : HPS_DDR3_CS_N
Dir.            : output
I/O Standard    : SSTL-15 Class I
Voltage         : 
I/O Type        : Row I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : H25
Pad Number      : 368
I/O Bank        : 6A
Pin Name/Usage  : HPS_DDR3_ADDR[14]
Dir.            : output
I/O Standard    : SSTL-15 Class I
Voltage         : 
I/O Type        : Row I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : H26
Pad Number      : 
I/O Bank        : 6A
Pin Name/Usage  : VCCIO6A_HPS
Dir.            : power
I/O Standard    : 
Voltage         : 1.5V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : H27
Pad Number      : 360
I/O Bank        : 6A
Pin Name/Usage  : HPS_DDR3_ADDR[8]
Dir.            : output
I/O Standard    : SSTL-15 Class I
Voltage         : 
I/O Type        : Row I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : H28
Pad Number      : 333
I/O Bank        : 6A
Pin Name/Usage  : HPS_DDR3_ODT
Dir.            : output
I/O Standard    : SSTL-15 Class I
Voltage         : 
I/O Type        : Row I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : H29
Pad Number      : 331
I/O Bank        : 6A
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : H30
Pad Number      : 337
I/O Bank        : 6A
Pin Name/Usage  : HPS_DDR3_DQ[2]
Dir.            : bidir
I/O Standard    : SSTL-15 Class I
Voltage         : 
I/O Type        : Row I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : J1
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : J2
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : J3
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : J4
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : J5
Pad Number      : 545
I/O Bank        : 9A
Pin Name/Usage  : ^nCONFIG
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : J6
Pad Number      : 547
I/O Bank        : 9A
Pin Name/Usage  : ^GND
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : J7
Pad Number      : 506
I/O Bank        : 8A
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : J8
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : J9
Pad Number      : 532
I/O Bank        : 8A
Pin Name/Usage  : VGA_G[0]
Dir.            : output
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Column I/O
User Assignment : Y
Bus Hold        : no
Weak Pull Up    : Off

Location        : J10
Pad Number      : 530
I/O Bank        : 8A
Pin Name/Usage  : VGA_G[1]
Dir.            : output
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Column I/O
User Assignment : Y
Bus Hold        : no
Weak Pull Up    : Off

Location        : J11
Pad Number      : 
I/O Bank        : --
Pin Name/Usage  : VCCPGM
Dir.            : power
I/O Standard    : 
Voltage         : 1.8V/2.5V/3.0V/3.3V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : J12
Pad Number      : 516
I/O Bank        : 8A
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : J13
Pad Number      : 
I/O Bank        : 8A
Pin Name/Usage  : VCCIO8A
Dir.            : power
I/O Standard    : 
Voltage         : 2.5V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : J14
Pad Number      : 476
I/O Bank        : 8A
Pin Name/Usage  : VGA_B[7]
Dir.            : output
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Column I/O
User Assignment : Y
Bus Hold        : no
Weak Pull Up    : Off

Location        : J15
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : DNU
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : J16
Pad Number      : 
I/O Bank        : --
Pin Name/Usage  : VCC_AUX
Dir.            : power
I/O Standard    : 
Voltage         : 2.5V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : J17
Pad Number      : 
I/O Bank        : 7C
Pin Name/Usage  : VCCPD7C_HPS
Dir.            : power
I/O Standard    : 
Voltage         : 2.5V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : J18
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : J19
Pad Number      : 408
I/O Bank        : 7B
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : J20
Pad Number      : 
I/O Bank        : --
Pin Name/Usage  : VCCRSTCLK_HPS
Dir.            : power
I/O Standard    : 
Voltage         : 1.8V/2.5V/3.0V/3.3V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : J21
Pad Number      : 
I/O Bank        : --
Pin Name/Usage  : VCC_AUX_SHARED
Dir.            : power
I/O Standard    : 
Voltage         : 2.5V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : J22
Pad Number      : 372
I/O Bank        : 7A
Pin Name/Usage  : ^GND
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : J23
Pad Number      : 354
I/O Bank        : 6A
Pin Name/Usage  : HPS_DDR3_BA[2]
Dir.            : output
I/O Standard    : SSTL-15 Class I
Voltage         : 
I/O Type        : Row I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : J24
Pad Number      : 352
I/O Bank        : 6A
Pin Name/Usage  : HPS_DDR3_BA[1]
Dir.            : output
I/O Standard    : SSTL-15 Class I
Voltage         : 
I/O Type        : Row I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : J25
Pad Number      : 344
I/O Bank        : 6A
Pin Name/Usage  : HPS_DDR3_ADDR[4]
Dir.            : output
I/O Standard    : SSTL-15 Class I
Voltage         : 
I/O Type        : Row I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : J26
Pad Number      : 323
I/O Bank        : 6A
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : J27
Pad Number      : 346
I/O Bank        : 6A
Pin Name/Usage  : HPS_DDR3_ADDR[5]
Dir.            : output
I/O Standard    : SSTL-15 Class I
Voltage         : 
I/O Type        : Row I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : J28
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : J29
Pad Number      : 327
I/O Bank        : 6A
Pin Name/Usage  : HPS_DDR3_DQ[7]
Dir.            : bidir
I/O Standard    : SSTL-15 Class I
Voltage         : 
I/O Type        : Row I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : J30
Pad Number      : 329
I/O Bank        : 6A
Pin Name/Usage  : HPS_DDR3_DQ[6]
Dir.            : bidir
I/O Standard    : SSTL-15 Class I
Voltage         : 
I/O Type        : Row I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : K1
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : K2
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : K3
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : DNU
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : K4
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : DNU
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : K5
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : K6
Pad Number      : 540
I/O Bank        : 9A
Pin Name/Usage  : ^MSEL1
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : K7
Pad Number      : 522
I/O Bank        : 8A
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : K8
Pad Number      : 524
I/O Bank        : 8A
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : K9
Pad Number      : 
I/O Bank        : --
Pin Name/Usage  : VCCA_FPLL
Dir.            : power
I/O Standard    : 
Voltage         : 2.5V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : K10
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : K11
Pad Number      : 
I/O Bank        : 8A
Pin Name/Usage  : VCCPD8A
Dir.            : power
I/O Standard    : 
Voltage         : 2.5V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : K12
Pad Number      : 514
I/O Bank        : 8A
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : K13
Pad Number      : 
I/O Bank        : 8A
Pin Name/Usage  : VCCPD8A
Dir.            : power
I/O Standard    : 
Voltage         : 2.5V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : K14
Pad Number      : 474
I/O Bank        : 8A
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : K15
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : K16
Pad Number      : 
I/O Bank        : 7D
Pin Name/Usage  : VCCPD7D_HPS
Dir.            : power
I/O Standard    : 
Voltage         : 2.5V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : K17
Pad Number      : 414
I/O Bank        : 7B
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : K18
Pad Number      : 
I/O Bank        : 7B
Pin Name/Usage  : VCCPD7B_HPS
Dir.            : power
I/O Standard    : 
Voltage         : 2.5V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : K19
Pad Number      : 
I/O Bank        : 7A
Pin Name/Usage  : VCCPD7A_HPS
Dir.            : power
I/O Standard    : 
Voltage         : 2.5V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : K20
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : K21
Pad Number      : 366
I/O Bank        : 6A
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : K22
Pad Number      : 336
I/O Bank        : 6A
Pin Name/Usage  : HPS_DDR3_DQ[1]
Dir.            : bidir
I/O Standard    : SSTL-15 Class I
Voltage         : 
I/O Type        : Row I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : K23
Pad Number      : 338
I/O Bank        : 6A
Pin Name/Usage  : HPS_DDR3_DQ[0]
Dir.            : bidir
I/O Standard    : SSTL-15 Class I
Voltage         : 
I/O Type        : Row I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : K24
Pad Number      : 
I/O Bank        : 6A
Pin Name/Usage  : VCCIO6A_HPS
Dir.            : power
I/O Standard    : 
Voltage         : 1.5V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : K25
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : K26
Pad Number      : 322
I/O Bank        : 6A
Pin Name/Usage  : HPS_DDR3_DQ[8]
Dir.            : bidir
I/O Standard    : SSTL-15 Class I
Voltage         : 
I/O Type        : Row I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : K27
Pad Number      : 319
I/O Bank        : 6A
Pin Name/Usage  : HPS_DDR3_DQ[11]
Dir.            : bidir
I/O Standard    : SSTL-15 Class I
Voltage         : 
I/O Type        : Row I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : K28
Pad Number      : 325
I/O Bank        : 6A
Pin Name/Usage  : HPS_DDR3_DM[0]
Dir.            : output
I/O Standard    : SSTL-15 Class I
Voltage         : 
I/O Type        : Row I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : K29
Pad Number      : 321
I/O Bank        : 6A
Pin Name/Usage  : HPS_DDR3_DQ[10]
Dir.            : bidir
I/O Standard    : SSTL-15 Class I
Voltage         : 
I/O Type        : Row I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : K30
Pad Number      : 
I/O Bank        : 6A
Pin Name/Usage  : VCCIO6A_HPS
Dir.            : power
I/O Standard    : 
Voltage         : 1.5V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : L1
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : L2
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : L3
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : L4
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : L5
Pad Number      : 
I/O Bank        : --
Pin Name/Usage  : VCC
Dir.            : power
I/O Standard    : 
Voltage         : 1.1V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : L6
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : L7
Pad Number      : 544
I/O Bank        : 9A
Pin Name/Usage  : ^MSEL3
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : L8
Pad Number      : 538
I/O Bank        : 9A
Pin Name/Usage  : ^MSEL0
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : L9
Pad Number      : 546
I/O Bank        : 9A
Pin Name/Usage  : ^MSEL4
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : L10
Pad Number      : 
I/O Bank        : 8A
Pin Name/Usage  : VCCPD8A
Dir.            : power
I/O Standard    : 
Voltage         : 2.5V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : L11
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : L12
Pad Number      : 
I/O Bank        : 8A
Pin Name/Usage  : VCCPD8A
Dir.            : power
I/O Standard    : 
Voltage         : 2.5V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : L13
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : L14
Pad Number      : 
I/O Bank        : 8A
Pin Name/Usage  : VCCPD8A
Dir.            : power
I/O Standard    : 
Voltage         : 2.5V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : L15
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : L16
Pad Number      : 
I/O Bank        : --
Pin Name/Usage  : VCC_HPS
Dir.            : power
I/O Standard    : 
Voltage         : 1.1V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : L17
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : L18
Pad Number      : 
I/O Bank        : --
Pin Name/Usage  : VCC_HPS
Dir.            : power
I/O Standard    : 
Voltage         : 1.1V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : L19
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : L20
Pad Number      : 
I/O Bank        : --
Pin Name/Usage  : VCC_HPS
Dir.            : power
I/O Standard    : 
Voltage         : 1.1V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : L21
Pad Number      : 
I/O Bank        : --
Pin Name/Usage  : VCCPLL_HPS
Dir.            : power
I/O Standard    : 
Voltage         : 2.5V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : L22
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : L23
Pad Number      : 350
I/O Bank        : 6A
Pin Name/Usage  : HPS_DDR3_CK_N
Dir.            : output
I/O Standard    : Differential 1.5-V SSTL Class I
Voltage         : 
I/O Type        : Row I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : L24
Pad Number      : 328
I/O Bank        : 6A
Pin Name/Usage  : HPS_DDR3_DQ[5]
Dir.            : bidir
I/O Standard    : SSTL-15 Class I
Voltage         : 
I/O Type        : Row I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : L25
Pad Number      : 330
I/O Bank        : 6A
Pin Name/Usage  : HPS_DDR3_DQ[4]
Dir.            : bidir
I/O Standard    : SSTL-15 Class I
Voltage         : 
I/O Type        : Row I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : L26
Pad Number      : 320
I/O Bank        : 6A
Pin Name/Usage  : HPS_DDR3_DQ[9]
Dir.            : bidir
I/O Standard    : SSTL-15 Class I
Voltage         : 
I/O Type        : Row I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : L27
Pad Number      : 
I/O Bank        : 6A
Pin Name/Usage  : VCCIO6A_HPS
Dir.            : power
I/O Standard    : 
Voltage         : 1.5V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : L28
Pad Number      : 313
I/O Bank        : 6A
Pin Name/Usage  : HPS_DDR3_DQ[14]
Dir.            : bidir
I/O Standard    : SSTL-15 Class I
Voltage         : 
I/O Type        : Row I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : L29
Pad Number      : 315
I/O Bank        : 6A
Pin Name/Usage  : HPS_DDR3_CKE
Dir.            : output
I/O Standard    : SSTL-15 Class I
Voltage         : 
I/O Type        : Row I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : L30
Pad Number      : 317
I/O Bank        : 6A
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : M1
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : M2
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : M3
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : DNU
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : M4
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : DNU
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : M5
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : M6
Pad Number      : 
I/O Bank        : --
Pin Name/Usage  : VCC
Dir.            : power
I/O Standard    : 
Voltage         : 1.1V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : M7
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : M8
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : M9
Pad Number      : 
I/O Bank        : --
Pin Name/Usage  : VCC
Dir.            : power
I/O Standard    : 
Voltage         : 1.1V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : M10
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : M11
Pad Number      : 
I/O Bank        : --
Pin Name/Usage  : VCC
Dir.            : power
I/O Standard    : 
Voltage         : 1.1V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : M12
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : M13
Pad Number      : 
I/O Bank        : --
Pin Name/Usage  : VCC
Dir.            : power
I/O Standard    : 
Voltage         : 1.1V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : M14
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : M15
Pad Number      : 
I/O Bank        : --
Pin Name/Usage  : VCC_HPS
Dir.            : power
I/O Standard    : 
Voltage         : 1.1V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : M16
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : M17
Pad Number      : 450
I/O Bank        : 7D
Pin Name/Usage  : HPS_USB_DATA[7]
Dir.            : bidir
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Column I/O
User Assignment : Y
Bus Hold        : no
Weak Pull Up    : Off

Location        : M18
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : M19
Pad Number      : 334
I/O Bank        : 6A
Pin Name/Usage  : HPS_DDR3_DQS_N[0]
Dir.            : bidir
I/O Standard    : Differential 1.5-V SSTL Class I
Voltage         : 
I/O Type        : Row I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : M20
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : M21
Pad Number      : 
I/O Bank        : --
Pin Name/Usage  : VCCPD6A6B_HPS
Dir.            : power
I/O Standard    : 
Voltage         : 2.5V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : M22
Pad Number      : 308
I/O Bank        : 6A
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : M23
Pad Number      : 348
I/O Bank        : 6A
Pin Name/Usage  : HPS_DDR3_CK_P
Dir.            : output
I/O Standard    : Differential 1.5-V SSTL Class I
Voltage         : 
I/O Type        : Row I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : M24
Pad Number      : 
I/O Bank        : 6A
Pin Name/Usage  : VCCIO6A_HPS
Dir.            : power
I/O Standard    : 
Voltage         : 1.5V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : M25
Pad Number      : 324
I/O Bank        : 6A
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : M26
Pad Number      : 314
I/O Bank        : 6A
Pin Name/Usage  : HPS_DDR3_DQ[12]
Dir.            : bidir
I/O Standard    : SSTL-15 Class I
Voltage         : 
I/O Type        : Row I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : M27
Pad Number      : 312
I/O Bank        : 6A
Pin Name/Usage  : HPS_DDR3_DQ[13]
Dir.            : bidir
I/O Standard    : SSTL-15 Class I
Voltage         : 
I/O Type        : Row I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : M28
Pad Number      : 309
I/O Bank        : 6A
Pin Name/Usage  : HPS_DDR3_DM[1]
Dir.            : output
I/O Standard    : SSTL-15 Class I
Voltage         : 
I/O Type        : Row I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : M29
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : M30
Pad Number      : 311
I/O Bank        : 6A
Pin Name/Usage  : HPS_DDR3_DQ[15]
Dir.            : bidir
I/O Standard    : SSTL-15 Class I
Voltage         : 
I/O Type        : Row I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : N1
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : N2
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : N3
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : N4
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : N5
Pad Number      : 
I/O Bank        : --
Pin Name/Usage  : VCC
Dir.            : power
I/O Standard    : 
Voltage         : 1.1V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : N6
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : N7
Pad Number      : 
I/O Bank        : --
Pin Name/Usage  : VCCA_FPLL
Dir.            : power
I/O Standard    : 
Voltage         : 2.5V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : N8
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : N9
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : N10
Pad Number      : 
I/O Bank        : --
Pin Name/Usage  : VCC
Dir.            : power
I/O Standard    : 
Voltage         : 1.1V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : N11
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : N12
Pad Number      : 
I/O Bank        : --
Pin Name/Usage  : VCC
Dir.            : power
I/O Standard    : 
Voltage         : 1.1V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : N13
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : N14
Pad Number      : 
I/O Bank        : --
Pin Name/Usage  : VCC
Dir.            : power
I/O Standard    : 
Voltage         : 1.1V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : N15
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : N16
Pad Number      : 452
I/O Bank        : 7D
Pin Name/Usage  : HPS_USB_CLKOUT
Dir.            : input
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Column I/O
User Assignment : Y
Bus Hold        : no
Weak Pull Up    : Off

Location        : N17
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : N18
Pad Number      : 332
I/O Bank        : 6A
Pin Name/Usage  : HPS_DDR3_DQS_P[0]
Dir.            : bidir
I/O Standard    : Differential 1.5-V SSTL Class I
Voltage         : 
I/O Type        : Row I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : N19
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : N20
Pad Number      : 
I/O Bank        : --
Pin Name/Usage  : VCC_HPS
Dir.            : power
I/O Standard    : 
Voltage         : 1.1V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : N21
Pad Number      : 
I/O Bank        : 6A
Pin Name/Usage  : VCCIO6A_HPS
Dir.            : power
I/O Standard    : 
Voltage         : 1.5V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : N22
Pad Number      : 
I/O Bank        : --
Pin Name/Usage  : VCCPD6A6B_HPS
Dir.            : power
I/O Standard    : 
Voltage         : 2.5V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : N23
Pad Number      : 310
I/O Bank        : 6A
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : N24
Pad Number      : 318
I/O Bank        : 6A
Pin Name/Usage  : HPS_DDR3_DQS_N[1]
Dir.            : bidir
I/O Standard    : Differential 1.5-V SSTL Class I
Voltage         : 
I/O Type        : Row I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : N25
Pad Number      : 316
I/O Bank        : 6A
Pin Name/Usage  : HPS_DDR3_DQS_P[1]
Dir.            : bidir
I/O Standard    : Differential 1.5-V SSTL Class I
Voltage         : 
I/O Type        : Row I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : N26
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : N27
Pad Number      : 297
I/O Bank        : 6B
Pin Name/Usage  : HPS_DDR3_DQ[22]
Dir.            : bidir
I/O Standard    : SSTL-15 Class I
Voltage         : 
I/O Type        : Row I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : N28
Pad Number      : 303
I/O Bank        : 6B
Pin Name/Usage  : HPS_DDR3_DQ[19]
Dir.            : bidir
I/O Standard    : SSTL-15 Class I
Voltage         : 
I/O Type        : Row I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : N29
Pad Number      : 305
I/O Bank        : 6B
Pin Name/Usage  : HPS_DDR3_DQ[18]
Dir.            : bidir
I/O Standard    : SSTL-15 Class I
Voltage         : 
I/O Type        : Row I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : N30
Pad Number      : 307
I/O Bank        : 6B
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : P1
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : P2
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : P3
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : DNU
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : P4
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : DNU
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : P5
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : P6
Pad Number      : 
I/O Bank        : --
Pin Name/Usage  : VCCA_FPLL
Dir.            : power
I/O Standard    : 
Voltage         : 2.5V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : P7
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : P8
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : P9
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : P10
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : P11
Pad Number      : 
I/O Bank        : --
Pin Name/Usage  : VCC
Dir.            : power
I/O Standard    : 
Voltage         : 1.1V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : P12
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : P13
Pad Number      : 
I/O Bank        : --
Pin Name/Usage  : VCC
Dir.            : power
I/O Standard    : 
Voltage         : 1.1V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : P14
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : P15
Pad Number      : 
I/O Bank        : --
Pin Name/Usage  : VCC_HPS
Dir.            : power
I/O Standard    : 
Voltage         : 1.1V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : P16
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : P17
Pad Number      : 
I/O Bank        : --
Pin Name/Usage  : VCC_HPS
Dir.            : power
I/O Standard    : 
Voltage         : 1.1V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : P18
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : P19
Pad Number      : 
I/O Bank        : --
Pin Name/Usage  : VCC_HPS
Dir.            : power
I/O Standard    : 
Voltage         : 1.1V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : P20
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : P21
Pad Number      : 
I/O Bank        : --
Pin Name/Usage  : VCCPD6A6B_HPS
Dir.            : power
I/O Standard    : 
Voltage         : 2.5V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : P22
Pad Number      : 294
I/O Bank        : 6B
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : P23
Pad Number      : 
I/O Bank        : 6B
Pin Name/Usage  : VCCIO6B_HPS
Dir.            : power
I/O Standard    : 
Voltage         : 1.5V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : P24
Pad Number      : 290
I/O Bank        : 6B
Pin Name/Usage  : HPS_DDR3_DQ[24]
Dir.            : bidir
I/O Standard    : SSTL-15 Class I
Voltage         : 
I/O Type        : Row I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : P25
Pad Number      : 288
I/O Bank        : 6B
Pin Name/Usage  : HPS_DDR3_DQ[25]
Dir.            : bidir
I/O Standard    : SSTL-15 Class I
Voltage         : 
I/O Type        : Row I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : P26
Pad Number      : 298
I/O Bank        : 6B
Pin Name/Usage  : HPS_DDR3_DQ[20]
Dir.            : bidir
I/O Standard    : SSTL-15 Class I
Voltage         : 
I/O Type        : Row I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : P27
Pad Number      : 296
I/O Bank        : 6B
Pin Name/Usage  : HPS_DDR3_DQ[21]
Dir.            : bidir
I/O Standard    : SSTL-15 Class I
Voltage         : 
I/O Type        : Row I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : P28
Pad Number      : 
I/O Bank        : 6B
Pin Name/Usage  : VCCIO6B_HPS
Dir.            : power
I/O Standard    : 
Voltage         : 1.5V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : P29
Pad Number      : 299
I/O Bank        : 6B
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : P30
Pad Number      : 301
I/O Bank        : 6B
Pin Name/Usage  : HPS_DDR3_RESET_N
Dir.            : output
I/O Standard    : SSTL-15 Class I
Voltage         : 
I/O Type        : Row I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : R1
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : R2
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : R3
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : R4
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : R5
Pad Number      : 
I/O Bank        : --
Pin Name/Usage  : VCC
Dir.            : power
I/O Standard    : 
Voltage         : 1.1V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : R6
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : R7
Pad Number      : 
I/O Bank        : --
Pin Name/Usage  : VCCA_FPLL
Dir.            : power
I/O Standard    : 
Voltage         : 2.5V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : R8
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : R9
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : R10
Pad Number      : 
I/O Bank        : --
Pin Name/Usage  : VCC
Dir.            : power
I/O Standard    : 
Voltage         : 1.1V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : R11
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : R12
Pad Number      : 
I/O Bank        : --
Pin Name/Usage  : VCC
Dir.            : power
I/O Standard    : 
Voltage         : 1.1V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : R13
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : R14
Pad Number      : 
I/O Bank        : --
Pin Name/Usage  : VCC
Dir.            : power
I/O Standard    : 
Voltage         : 1.1V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : R15
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : R16
Pad Number      : 
I/O Bank        : --
Pin Name/Usage  : VCC_HPS
Dir.            : power
I/O Standard    : 
Voltage         : 1.1V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : R17
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : R18
Pad Number      : 302
I/O Bank        : 6B
Pin Name/Usage  : HPS_DDR3_DQS_N[2]
Dir.            : bidir
I/O Standard    : Differential 1.5-V SSTL Class I
Voltage         : 
I/O Type        : Row I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : R19
Pad Number      : 300
I/O Bank        : 6B
Pin Name/Usage  : HPS_DDR3_DQS_P[2]
Dir.            : bidir
I/O Standard    : Differential 1.5-V SSTL Class I
Voltage         : 
I/O Type        : Row I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : R20
Pad Number      : 
I/O Bank        : --
Pin Name/Usage  : VCCPD6A6B_HPS
Dir.            : power
I/O Standard    : 
Voltage         : 2.5V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : R21
Pad Number      : 286
I/O Bank        : 6B
Pin Name/Usage  : HPS_DDR3_DQS_N[3]
Dir.            : bidir
I/O Standard    : Differential 1.5-V SSTL Class I
Voltage         : 
I/O Type        : Row I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : R22
Pad Number      : 284
I/O Bank        : 6B
Pin Name/Usage  : HPS_DDR3_DQS_P[3]
Dir.            : bidir
I/O Standard    : Differential 1.5-V SSTL Class I
Voltage         : 
I/O Type        : Row I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : R23
Pad Number      : 
I/O Bank        : --
Pin Name/Usage  : VCCPD6A6B_HPS
Dir.            : power
I/O Standard    : 
Voltage         : 2.5V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : R24
Pad Number      : 272
I/O Bank        : 6B
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : R25
Pad Number      : 
I/O Bank        : 6B
Pin Name/Usage  : VCCIO6B_HPS
Dir.            : power
I/O Standard    : 
Voltage         : 1.5V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : R26
Pad Number      : 280
I/O Bank        : 6B
Pin Name/Usage  : HPS_DDR3_DQ[29]
Dir.            : bidir
I/O Standard    : SSTL-15 Class I
Voltage         : 
I/O Type        : Row I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : R27
Pad Number      : 282
I/O Bank        : 6B
Pin Name/Usage  : HPS_DDR3_DQ[28]
Dir.            : bidir
I/O Standard    : SSTL-15 Class I
Voltage         : 
I/O Type        : Row I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : R28
Pad Number      : 293
I/O Bank        : 6B
Pin Name/Usage  : HPS_DDR3_DM[2]
Dir.            : output
I/O Standard    : SSTL-15 Class I
Voltage         : 
I/O Type        : Row I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : R29
Pad Number      : 295
I/O Bank        : 6B
Pin Name/Usage  : HPS_DDR3_DQ[23]
Dir.            : bidir
I/O Standard    : SSTL-15 Class I
Voltage         : 
I/O Type        : Row I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : R30
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : T1
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : T2
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : T3
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : DNU
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : T4
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : DNU
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : T5
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : T6
Pad Number      : 
I/O Bank        : --
Pin Name/Usage  : VCC
Dir.            : power
I/O Standard    : 
Voltage         : 1.1V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : T7
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : T8
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : T9
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : T10
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : T11
Pad Number      : 
I/O Bank        : --
Pin Name/Usage  : VCC
Dir.            : power
I/O Standard    : 
Voltage         : 1.1V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : T12
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : T13
Pad Number      : 
I/O Bank        : --
Pin Name/Usage  : VCC
Dir.            : power
I/O Standard    : 
Voltage         : 1.1V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : T14
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : T15
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : T16
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : T17
Pad Number      : 
I/O Bank        : --
Pin Name/Usage  : VCC_HPS
Dir.            : power
I/O Standard    : 
Voltage         : 1.1V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : T18
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : T19
Pad Number      : 
I/O Bank        : --
Pin Name/Usage  : VCC_HPS
Dir.            : power
I/O Standard    : 
Voltage         : 1.1V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : T20
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : T21
Pad Number      : 278
I/O Bank        : 6B
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : T22
Pad Number      : 
I/O Bank        : 6B
Pin Name/Usage  : VCCIO6B_HPS
Dir.            : power
I/O Standard    : 
Voltage         : 1.5V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : T23
Pad Number      : 270
I/O Bank        : 6B
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : T24
Pad Number      : 268
I/O Bank        : 6B
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : T25
Pad Number      : 266
I/O Bank        : 6B
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : T26
Pad Number      : 304
I/O Bank        : 6B
Pin Name/Usage  : HPS_DDR3_DQ[17]
Dir.            : bidir
I/O Standard    : SSTL-15 Class I
Voltage         : 
I/O Type        : Row I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : T27
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : T28
Pad Number      : 287
I/O Bank        : 6B
Pin Name/Usage  : HPS_DDR3_DQ[27]
Dir.            : bidir
I/O Standard    : SSTL-15 Class I
Voltage         : 
I/O Type        : Row I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : T29
Pad Number      : 289
I/O Bank        : 6B
Pin Name/Usage  : HPS_DDR3_DQ[26]
Dir.            : bidir
I/O Standard    : SSTL-15 Class I
Voltage         : 
I/O Type        : Row I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : T30
Pad Number      : 291
I/O Bank        : 6B
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : U1
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : U2
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : U3
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : U4
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : U5
Pad Number      : 
I/O Bank        : --
Pin Name/Usage  : VCC
Dir.            : power
I/O Standard    : 
Voltage         : 1.1V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : U6
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : U7
Pad Number      : 50
I/O Bank        : 3A
Pin Name/Usage  : ^DCLK
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Weak Pull Up
User Assignment : 
Bus Hold        : --
Weak Pull Up    : On

Location        : U8
Pad Number      : 48
I/O Bank        : 3A
Pin Name/Usage  : altera_reserved_tdi
Dir.            : input
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : --
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : U9
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : U10
Pad Number      : 
I/O Bank        : --
Pin Name/Usage  : VCC
Dir.            : power
I/O Standard    : 
Voltage         : 1.1V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : U11
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : U12
Pad Number      : 
I/O Bank        : --
Pin Name/Usage  : VCC
Dir.            : power
I/O Standard    : 
Voltage         : 1.1V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : U13
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : U14
Pad Number      : 
I/O Bank        : --
Pin Name/Usage  : VCC
Dir.            : power
I/O Standard    : 
Voltage         : 1.1V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : U15
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : U16
Pad Number      : 
I/O Bank        : --
Pin Name/Usage  : VCC_HPS
Dir.            : power
I/O Standard    : 
Voltage         : 1.1V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : U17
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : U18
Pad Number      : 
I/O Bank        : --
Pin Name/Usage  : VCC_HPS
Dir.            : power
I/O Standard    : 
Voltage         : 1.1V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : U19
Pad Number      : 
I/O Bank        : 6B
Pin Name/Usage  : VCCIO6B_HPS
Dir.            : power
I/O Standard    : 
Voltage         : 1.5V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : U20
Pad Number      : 276
I/O Bank        : 6B
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : U21
Pad Number      : 
I/O Bank        : --
Pin Name/Usage  : VCC
Dir.            : power
I/O Standard    : 
Voltage         : 1.1V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : U22
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : U23
Pad Number      : 
I/O Bank        : 5B
Pin Name/Usage  : VCCPD5B
Dir.            : power
I/O Standard    : 
Voltage         : 2.5V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : U24
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : U25
Pad Number      : 264
I/O Bank        : 6B
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : U26
Pad Number      : 306
I/O Bank        : 6B
Pin Name/Usage  : HPS_DDR3_DQ[16]
Dir.            : bidir
I/O Standard    : SSTL-15 Class I
Voltage         : 
I/O Type        : Row I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : U27
Pad Number      : 273
I/O Bank        : 6B
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : U28
Pad Number      : 285
I/O Bank        : 6B
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : U29
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : U30
Pad Number      : 283
I/O Bank        : 6B
Pin Name/Usage  : VREFB6BN0_HPS
Dir.            : 
I/O Standard    : 
Voltage         : 0.75V
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : V1
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : V2
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : V3
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : DNU
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : V4
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : DNU
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : V5
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : V6
Pad Number      : 
I/O Bank        : --
Pin Name/Usage  : VCCA_FPLL
Dir.            : power
I/O Standard    : 
Voltage         : 2.5V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : V7
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : V8
Pad Number      : 
I/O Bank        : --
Pin Name/Usage  : VCCA_FPLL
Dir.            : power
I/O Standard    : 
Voltage         : 2.5V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : V9
Pad Number      : 44
I/O Bank        : 3A
Pin Name/Usage  : altera_reserved_tms
Dir.            : input
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : --
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : V10
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : V11
Pad Number      : 
I/O Bank        : --
Pin Name/Usage  : VCC
Dir.            : power
I/O Standard    : 
Voltage         : 1.1V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : V12
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : V13
Pad Number      : 
I/O Bank        : --
Pin Name/Usage  : VCC
Dir.            : power
I/O Standard    : 
Voltage         : 1.1V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : V14
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : V15
Pad Number      : 
I/O Bank        : --
Pin Name/Usage  : VCC
Dir.            : power
I/O Standard    : 
Voltage         : 1.1V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : V16
Pad Number      : 138
I/O Bank        : 4A
Pin Name/Usage  : LEDR[0]
Dir.            : output
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Column I/O
User Assignment : Y
Bus Hold        : no
Weak Pull Up    : Off

Location        : V17
Pad Number      : 154
I/O Bank        : 4A
Pin Name/Usage  : LEDR[2]
Dir.            : output
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Column I/O
User Assignment : Y
Bus Hold        : no
Weak Pull Up    : Off

Location        : V18
Pad Number      : 194
I/O Bank        : 4A
Pin Name/Usage  : LEDR[3]
Dir.            : output
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Column I/O
User Assignment : Y
Bus Hold        : no
Weak Pull Up    : Off

Location        : V19
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : V20
Pad Number      : 292
I/O Bank        : 6B
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : V21
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : V22
Pad Number      : 
I/O Bank        : 5A
Pin Name/Usage  : VCCPD5A
Dir.            : power
I/O Standard    : 
Voltage         : 2.5V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : V23
Pad Number      : 236
I/O Bank        : 5A
Pin Name/Usage  : HEX4[5]
Dir.            : output
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Row I/O
User Assignment : Y
Bus Hold        : no
Weak Pull Up    : Off

Location        : V24
Pad Number      : 
I/O Bank        : 5A
Pin Name/Usage  : VCCPD5A
Dir.            : power
I/O Standard    : 
Voltage         : 2.5V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : V25
Pad Number      : 246
I/O Bank        : 5B
Pin Name/Usage  : HEX5[0]
Dir.            : output
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Row I/O
User Assignment : Y
Bus Hold        : no
Weak Pull Up    : Off

Location        : V26
Pad Number      : 
I/O Bank        : 6B
Pin Name/Usage  : VCCIO6B_HPS
Dir.            : power
I/O Standard    : 
Voltage         : 1.5V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : V27
Pad Number      : 265
I/O Bank        : 6B
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : V28
Pad Number      : 271
I/O Bank        : 6B
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : V29
Pad Number      : 275
I/O Bank        : 6B
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : V30
Pad Number      : 281
I/O Bank        : 6B
Pin Name/Usage  : HPS_DDR3_DQ[30]
Dir.            : bidir
I/O Standard    : SSTL-15 Class I
Voltage         : 
I/O Type        : Row I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : W1
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : W2
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : W3
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : W4
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : W5
Pad Number      : 
I/O Bank        : --
Pin Name/Usage  : VCC
Dir.            : power
I/O Standard    : 
Voltage         : 1.1V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : W6
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : W7
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : W8
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : W9
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : W10
Pad Number      : 
I/O Bank        : --
Pin Name/Usage  : VCC
Dir.            : power
I/O Standard    : 
Voltage         : 1.1V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : W11
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : W12
Pad Number      : 
I/O Bank        : --
Pin Name/Usage  : VCC
Dir.            : power
I/O Standard    : 
Voltage         : 1.1V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : W13
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : W14
Pad Number      : 
I/O Bank        : --
Pin Name/Usage  : VCC
Dir.            : power
I/O Standard    : 
Voltage         : 1.1V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : W15
Pad Number      : 130
I/O Bank        : 3B
Pin Name/Usage  : KEY[2]
Dir.            : input
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Column I/O
User Assignment : Y
Bus Hold        : no
Weak Pull Up    : Off

Location        : W16
Pad Number      : 136
I/O Bank        : 4A
Pin Name/Usage  : LEDR[1]
Dir.            : output
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Column I/O
User Assignment : Y
Bus Hold        : no
Weak Pull Up    : Off

Location        : W17
Pad Number      : 152
I/O Bank        : 4A
Pin Name/Usage  : LEDR[4]
Dir.            : output
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Column I/O
User Assignment : Y
Bus Hold        : no
Weak Pull Up    : Off

Location        : W18
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : W19
Pad Number      : 192
I/O Bank        : 4A
Pin Name/Usage  : LEDR[5]
Dir.            : output
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Column I/O
User Assignment : Y
Bus Hold        : no
Weak Pull Up    : Off

Location        : W20
Pad Number      : 217
I/O Bank        : 5A
Pin Name/Usage  : LEDR[7]
Dir.            : output
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Row I/O
User Assignment : Y
Bus Hold        : no
Weak Pull Up    : Off

Location        : W21
Pad Number      : 221
I/O Bank        : 5A
Pin Name/Usage  : LEDR[8]
Dir.            : output
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Row I/O
User Assignment : Y
Bus Hold        : no
Weak Pull Up    : Off

Location        : W22
Pad Number      : 223
I/O Bank        : 5A
Pin Name/Usage  : HEX4[3]
Dir.            : output
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Row I/O
User Assignment : Y
Bus Hold        : no
Weak Pull Up    : Off

Location        : W23
Pad Number      : 
I/O Bank        : 5A
Pin Name/Usage  : VCCIO5A
Dir.            : power
I/O Standard    : 
Voltage         : 2.5V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : W24
Pad Number      : 238
I/O Bank        : 5A
Pin Name/Usage  : HEX4[4]
Dir.            : output
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Row I/O
User Assignment : Y
Bus Hold        : no
Weak Pull Up    : Off

Location        : W25
Pad Number      : 244
I/O Bank        : 5B
Pin Name/Usage  : HEX4[6]
Dir.            : output
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Row I/O
User Assignment : Y
Bus Hold        : no
Weak Pull Up    : Off

Location        : W26
Pad Number      : 274
I/O Bank        : 6B
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : W27
Pad Number      : 261
I/O Bank        : 6B
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : W28
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : W29
Pad Number      : 279
I/O Bank        : 6B
Pin Name/Usage  : HPS_DDR3_DQ[31]
Dir.            : bidir
I/O Standard    : SSTL-15 Class I
Voltage         : 
I/O Type        : Row I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : W30
Pad Number      : 277
I/O Bank        : 6B
Pin Name/Usage  : HPS_DDR3_DM[3]
Dir.            : output
I/O Standard    : SSTL-15 Class I
Voltage         : 
I/O Type        : Row I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : Y1
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : Y2
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : Y3
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : DNU
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : Y4
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : DNU
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : Y5
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : Y6
Pad Number      : 
I/O Bank        : --
Pin Name/Usage  : VCC
Dir.            : power
I/O Standard    : 
Voltage         : 1.1V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : Y7
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : Y8
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : Y9
Pad Number      : 
I/O Bank        : --
Pin Name/Usage  : VCC
Dir.            : power
I/O Standard    : 
Voltage         : 1.1V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : Y10
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : Y11
Pad Number      : 
I/O Bank        : --
Pin Name/Usage  : VCC
Dir.            : power
I/O Standard    : 
Voltage         : 1.1V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : Y12
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : Y13
Pad Number      : 
I/O Bank        : --
Pin Name/Usage  : VCC
Dir.            : power
I/O Standard    : 
Voltage         : 1.1V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : Y14
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : Y15
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : Y16
Pad Number      : 128
I/O Bank        : 3B
Pin Name/Usage  : KEY[3]
Dir.            : input
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Column I/O
User Assignment : Y
Bus Hold        : no
Weak Pull Up    : Off

Location        : Y17
Pad Number      : 170
I/O Bank        : 4A
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : Y18
Pad Number      : 178
I/O Bank        : 4A
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : Y19
Pad Number      : 202
I/O Bank        : 4A
Pin Name/Usage  : LEDR[6]
Dir.            : output
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Column I/O
User Assignment : Y
Bus Hold        : no
Weak Pull Up    : Off

Location        : Y20
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : Y21
Pad Number      : 219
I/O Bank        : 5A
Pin Name/Usage  : LEDR[9]
Dir.            : output
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Row I/O
User Assignment : Y
Bus Hold        : no
Weak Pull Up    : Off

Location        : Y22
Pad Number      : 
I/O Bank        : --
Pin Name/Usage  : VCCA_FPLL
Dir.            : power
I/O Standard    : 
Voltage         : 2.5V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : Y23
Pad Number      : 232
I/O Bank        : 5A
Pin Name/Usage  : HEX4[1]
Dir.            : output
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Row I/O
User Assignment : Y
Bus Hold        : no
Weak Pull Up    : Off

Location        : Y24
Pad Number      : 234
I/O Bank        : 5A
Pin Name/Usage  : HEX4[2]
Dir.            : output
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Row I/O
User Assignment : Y
Bus Hold        : no
Weak Pull Up    : Off

Location        : Y25
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : Y26
Pad Number      : 256
I/O Bank        : 5B
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : Y27
Pad Number      : 258
I/O Bank        : 5B
Pin Name/Usage  : HEX5[2]
Dir.            : output
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Row I/O
User Assignment : Y
Bus Hold        : no
Weak Pull Up    : Off

Location        : Y28
Pad Number      : 269
I/O Bank        : 6B
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : Y29
Pad Number      : 263
I/O Bank        : 6B
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : Y30
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --
+--------------------------------------------------------------------------------+

Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+--------------------------------------------------------------------------------+
; DLL Summary                                                                    ;
+--------------------------------------------------------------------------------+
DLL                     : QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll|dll_wys_m
Location                : DLL_X89_Y81_N3
Low Jitter/Fast Lock    : Low Jitter
Cycles Required to Lock : 1280
Delay Control Out Mode  : normal
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Usage Summary                                                                                                                                                                                                                                                                                                        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
;                                                                                                                                                                        ;                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; QSYS_lab4:u0|QSYS_lab4_sys_sdram_pll_0:sys_sdram_pll_0|QSYS_lab4_sys_sdram_pll_0_sys_pll:sys_pll|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL                ;                                                                                                                                                 ;
;     -- PLL Type                                                                                                                                                        ; Integer PLL                                                                                                                                     ;
;     -- PLL Location                                                                                                                                                    ; FRACTIONALPLL_X0_Y15_N0                                                                                                                         ;
;     -- PLL Feedback clock type                                                                                                                                         ; none                                                                                                                                            ;
;     -- PLL Bandwidth                                                                                                                                                   ; Auto                                                                                                                                            ;
;         -- PLL Bandwidth Range                                                                                                                                         ; 1200000 to 600000 Hz                                                                                                                            ;
;     -- Reference Clock Frequency                                                                                                                                       ; 50.0 MHz                                                                                                                                        ;
;     -- Reference Clock Sourced by                                                                                                                                      ; Dedicated Pin                                                                                                                                   ;
;     -- PLL VCO Frequency                                                                                                                                               ; 500.0 MHz                                                                                                                                       ;
;     -- PLL Operation Mode                                                                                                                                              ; Direct                                                                                                                                          ;
;     -- PLL Freq Min Lock                                                                                                                                               ; 30.000000 MHz                                                                                                                                   ;
;     -- PLL Freq Max Lock                                                                                                                                               ; 80.000000 MHz                                                                                                                                   ;
;     -- PLL Enable                                                                                                                                                      ; On                                                                                                                                              ;
;     -- PLL Fractional Division                                                                                                                                         ; N/A                                                                                                                                             ;
;     -- M Counter                                                                                                                                                       ; 20                                                                                                                                              ;
;     -- N Counter                                                                                                                                                       ; 2                                                                                                                                               ;
;     -- PLL Refclk Select                                                                                                                                               ;                                                                                                                                                 ;
;             -- PLL Refclk Select Location                                                                                                                              ; PLLREFCLKSELECT_X0_Y21_N0                                                                                                                       ;
;             -- PLL Reference Clock Input 0 source                                                                                                                      ; clk_0                                                                                                                                           ;
;             -- PLL Reference Clock Input 1 source                                                                                                                      ; ref_clk1                                                                                                                                        ;
;             -- ADJPLLIN source                                                                                                                                         ; N/A                                                                                                                                             ;
;             -- CORECLKIN source                                                                                                                                        ; N/A                                                                                                                                             ;
;             -- IQTXRXCLKIN source                                                                                                                                      ; N/A                                                                                                                                             ;
;             -- PLLIQCLKIN source                                                                                                                                       ; N/A                                                                                                                                             ;
;             -- RXIQCLKIN source                                                                                                                                        ; N/A                                                                                                                                             ;
;             -- CLKIN(0) source                                                                                                                                         ; CLOCK_50~input                                                                                                                                  ;
;             -- CLKIN(1) source                                                                                                                                         ; N/A                                                                                                                                             ;
;             -- CLKIN(2) source                                                                                                                                         ; N/A                                                                                                                                             ;
;             -- CLKIN(3) source                                                                                                                                         ; N/A                                                                                                                                             ;
;     -- PLL Output Counter                                                                                                                                              ;                                                                                                                                                 ;
;         -- QSYS_lab4:u0|QSYS_lab4_sys_sdram_pll_0:sys_sdram_pll_0|QSYS_lab4_sys_sdram_pll_0_sys_pll:sys_pll|altera_pll:altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER ;                                                                                                                                                 ;
;             -- Output Clock Frequency                                                                                                                                  ; 50.0 MHz                                                                                                                                        ;
;             -- Output Clock Location                                                                                                                                   ; PLLOUTPUTCOUNTER_X0_Y21_N1                                                                                                                      ;
;             -- C Counter Odd Divider Even Duty Enable                                                                                                                  ; Off                                                                                                                                             ;
;             -- Duty Cycle                                                                                                                                              ; 50.0000                                                                                                                                         ;
;             -- Phase Shift                                                                                                                                             ; 0.000000 degrees                                                                                                                                ;
;             -- C Counter                                                                                                                                               ; 10                                                                                                                                              ;
;             -- C Counter PH Mux PRST                                                                                                                                   ; 0                                                                                                                                               ;
;             -- C Counter PRST                                                                                                                                          ; 1                                                                                                                                               ;
;         -- QSYS_lab4:u0|QSYS_lab4_sys_sdram_pll_0:sys_sdram_pll_0|QSYS_lab4_sys_sdram_pll_0_sys_pll:sys_pll|altera_pll:altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER ;                                                                                                                                                 ;
;             -- Output Clock Frequency                                                                                                                                  ; 50.0 MHz                                                                                                                                        ;
;             -- Output Clock Location                                                                                                                                   ; PLLOUTPUTCOUNTER_X0_Y20_N1                                                                                                                      ;
;             -- C Counter Odd Divider Even Duty Enable                                                                                                                  ; Off                                                                                                                                             ;
;             -- Duty Cycle                                                                                                                                              ; 50.0000                                                                                                                                         ;
;             -- Phase Shift                                                                                                                                             ; 306.000000 degrees                                                                                                                              ;
;             -- C Counter                                                                                                                                               ; 10                                                                                                                                              ;
;             -- C Counter PH Mux PRST                                                                                                                                   ; 4                                                                                                                                               ;
;             -- C Counter PRST                                                                                                                                          ; 9                                                                                                                                               ;
;                                                                                                                                                                        ;                                                                                                                                                 ;
; QSYS_lab4:u0|QSYS_lab4_pll_1:pll_1|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL                                                                              ;                                                                                                                                                 ;
;     -- PLL Type                                                                                                                                                        ; Integer PLL                                                                                                                                     ;
;     -- PLL Location                                                                                                                                                    ; FRACTIONALPLL_X0_Y1_N0                                                                                                                          ;
;     -- PLL Feedback clock type                                                                                                                                         ; none                                                                                                                                            ;
;     -- PLL Bandwidth                                                                                                                                                   ; Auto                                                                                                                                            ;
;         -- PLL Bandwidth Range                                                                                                                                         ; 2100000 to 1400000 Hz                                                                                                                           ;
;     -- Reference Clock Frequency                                                                                                                                       ; 50.0 MHz                                                                                                                                        ;
;     -- Reference Clock Sourced by                                                                                                                                      ; Dedicated Pin                                                                                                                                   ;
;     -- PLL VCO Frequency                                                                                                                                               ; 325.0 MHz                                                                                                                                       ;
;     -- PLL Operation Mode                                                                                                                                              ; Direct                                                                                                                                          ;
;     -- PLL Freq Min Lock                                                                                                                                               ; 46.153847 MHz                                                                                                                                   ;
;     -- PLL Freq Max Lock                                                                                                                                               ; 123.076923 MHz                                                                                                                                  ;
;     -- PLL Enable                                                                                                                                                      ; On                                                                                                                                              ;
;     -- PLL Fractional Division                                                                                                                                         ; N/A                                                                                                                                             ;
;     -- M Counter                                                                                                                                                       ; 13                                                                                                                                              ;
;     -- N Counter                                                                                                                                                       ; 2                                                                                                                                               ;
;     -- PLL Refclk Select                                                                                                                                               ;                                                                                                                                                 ;
;             -- PLL Refclk Select Location                                                                                                                              ; PLLREFCLKSELECT_X0_Y7_N0                                                                                                                        ;
;             -- PLL Reference Clock Input 0 source                                                                                                                      ; core_ref_clk                                                                                                                                    ;
;             -- PLL Reference Clock Input 1 source                                                                                                                      ; ref_clk1                                                                                                                                        ;
;             -- ADJPLLIN source                                                                                                                                         ; N/A                                                                                                                                             ;
;             -- CORECLKIN source                                                                                                                                        ; QSYS_lab4:u0|QSYS_lab4_sys_sdram_pll_0:sys_sdram_pll_0|QSYS_lab4_sys_sdram_pll_0_sys_pll:sys_pll|altera_pll:altera_pll_i|outclk_wire[0]~CLKENA0 ;
;             -- IQTXRXCLKIN source                                                                                                                                      ; N/A                                                                                                                                             ;
;             -- PLLIQCLKIN source                                                                                                                                       ; N/A                                                                                                                                             ;
;             -- RXIQCLKIN source                                                                                                                                        ; N/A                                                                                                                                             ;
;             -- CLKIN(0) source                                                                                                                                         ; N/A                                                                                                                                             ;
;             -- CLKIN(1) source                                                                                                                                         ; N/A                                                                                                                                             ;
;             -- CLKIN(2) source                                                                                                                                         ; N/A                                                                                                                                             ;
;             -- CLKIN(3) source                                                                                                                                         ; N/A                                                                                                                                             ;
;     -- PLL Output Counter                                                                                                                                              ;                                                                                                                                                 ;
;         -- QSYS_lab4:u0|QSYS_lab4_pll_1:pll_1|altera_pll:altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER                                                               ;                                                                                                                                                 ;
;             -- Output Clock Frequency                                                                                                                                  ; 65.0 MHz                                                                                                                                        ;
;             -- Output Clock Location                                                                                                                                   ; PLLOUTPUTCOUNTER_X0_Y5_N1                                                                                                                       ;
;             -- C Counter Odd Divider Even Duty Enable                                                                                                                  ; On                                                                                                                                              ;
;             -- Duty Cycle                                                                                                                                              ; 50.0000                                                                                                                                         ;
;             -- Phase Shift                                                                                                                                             ; 0.000000 degrees                                                                                                                                ;
;             -- C Counter                                                                                                                                               ; 5                                                                                                                                               ;
;             -- C Counter PH Mux PRST                                                                                                                                   ; 0                                                                                                                                               ;
;             -- C Counter PRST                                                                                                                                          ; 1                                                                                                                                               ;
;                                                                                                                                                                        ;                                                                                                                                                 ;
; QSYS_lab4:u0|QSYS_lab4_pll_0:pll_0|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL                                                                              ;                                                                                                                                                 ;
;     -- PLL Type                                                                                                                                                        ; Fractional PLL                                                                                                                                  ;
;     -- PLL Location                                                                                                                                                    ; FRACTIONALPLL_X89_Y1_N0                                                                                                                         ;
;     -- PLL Feedback clock type                                                                                                                                         ; Global Clock                                                                                                                                    ;
;     -- PLL Bandwidth                                                                                                                                                   ; Auto                                                                                                                                            ;
;         -- PLL Bandwidth Range                                                                                                                                         ; 2100000 to 1400000 Hz                                                                                                                           ;
;     -- Reference Clock Frequency                                                                                                                                       ; 50.0 MHz                                                                                                                                        ;
;     -- Reference Clock Sourced by                                                                                                                                      ; Dedicated Pin                                                                                                                                   ;
;     -- PLL VCO Frequency                                                                                                                                               ; 519.999999 MHz                                                                                                                                  ;
;     -- PLL Operation Mode                                                                                                                                              ; Normal                                                                                                                                          ;
;     -- PLL Freq Min Lock                                                                                                                                               ; 50.000000 MHz                                                                                                                                   ;
;     -- PLL Freq Max Lock                                                                                                                                               ; 76.923077 MHz                                                                                                                                   ;
;     -- PLL Enable                                                                                                                                                      ; On                                                                                                                                              ;
;     -- PLL Fractional Division                                                                                                                                         ; 1717986833 / 4294967296                                                                                                                         ;
;     -- M Counter                                                                                                                                                       ; 10                                                                                                                                              ;
;     -- N Counter                                                                                                                                                       ; 1                                                                                                                                               ;
;     -- PLL Refclk Select                                                                                                                                               ;                                                                                                                                                 ;
;             -- PLL Refclk Select Location                                                                                                                              ; PLLREFCLKSELECT_X89_Y7_N0                                                                                                                       ;
;             -- PLL Reference Clock Input 0 source                                                                                                                      ; core_ref_clk                                                                                                                                    ;
;             -- PLL Reference Clock Input 1 source                                                                                                                      ; ref_clk1                                                                                                                                        ;
;             -- ADJPLLIN source                                                                                                                                         ; N/A                                                                                                                                             ;
;             -- CORECLKIN source                                                                                                                                        ; QSYS_lab4:u0|QSYS_lab4_sys_sdram_pll_0:sys_sdram_pll_0|QSYS_lab4_sys_sdram_pll_0_sys_pll:sys_pll|altera_pll:altera_pll_i|outclk_wire[0]~CLKENA0 ;
;             -- IQTXRXCLKIN source                                                                                                                                      ; N/A                                                                                                                                             ;
;             -- PLLIQCLKIN source                                                                                                                                       ; N/A                                                                                                                                             ;
;             -- RXIQCLKIN source                                                                                                                                        ; N/A                                                                                                                                             ;
;             -- CLKIN(0) source                                                                                                                                         ; N/A                                                                                                                                             ;
;             -- CLKIN(1) source                                                                                                                                         ; N/A                                                                                                                                             ;
;             -- CLKIN(2) source                                                                                                                                         ; N/A                                                                                                                                             ;
;             -- CLKIN(3) source                                                                                                                                         ; N/A                                                                                                                                             ;
;     -- PLL Output Counter                                                                                                                                              ;                                                                                                                                                 ;
;         -- QSYS_lab4:u0|QSYS_lab4_pll_0:pll_0|altera_pll:altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER                                                               ;                                                                                                                                                 ;
;             -- Output Clock Frequency                                                                                                                                  ; 129.999999 MHz                                                                                                                                  ;
;             -- Output Clock Location                                                                                                                                   ; PLLOUTPUTCOUNTER_X89_Y7_N1                                                                                                                      ;
;             -- C Counter Odd Divider Even Duty Enable                                                                                                                  ; Off                                                                                                                                             ;
;             -- Duty Cycle                                                                                                                                              ; 50.0000                                                                                                                                         ;
;             -- Phase Shift                                                                                                                                             ; 0.000000 degrees                                                                                                                                ;
;             -- C Counter                                                                                                                                               ; 4                                                                                                                                               ;
;             -- C Counter PH Mux PRST                                                                                                                                   ; 0                                                                                                                                               ;
;             -- C Counter PRST                                                                                                                                          ; 1                                                                                                                                               ;
;                                                                                                                                                                        ;                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                          ;
+--------------------------------------------------------------------------------+
Compilation Hierarchy Node                        : |lab4
ALMs needed [=A-B+C]                              : 2754.0 (4.9)
[A] ALMs used in final placement                  : 3274.5 (4.9)
[B] Estimate of ALMs recoverable by dense packing : 534.0 (0.0)
[C] Estimate of ALMs unavailable                  : 13.5 (0.0)
ALMs used for memory                              : 0.0 (0.0)
Combinational ALUTs                               : 4113 (9)
Dedicated Logic Registers                         : 4516 (0)
I/O Registers                                     : 295 (295)
Block Memory Bits                                 : 60638
M10Ks                                             : 14
DSP Blocks                                        : 0
Pins                                              : 227
Virtual Pins                                      : 0
Full Hierarchy Name                               : |lab4
Library Name                                      : work

Compilation Hierarchy Node                        :    |QSYS_lab4:u0|
ALMs needed [=A-B+C]                              : 2694.8 (0.0)
[A] ALMs used in final placement                  : 3201.1 (0.0)
[B] Estimate of ALMs recoverable by dense packing : 519.7 (0.0)
[C] Estimate of ALMs unavailable                  : 13.5 (0.0)
ALMs used for memory                              : 0.0 (0.0)
Combinational ALUTs                               : 4012 (0)
Dedicated Logic Registers                         : 4437 (0)
I/O Registers                                     : 0 (0)
Block Memory Bits                                 : 60638
M10Ks                                             : 14
DSP Blocks                                        : 0
Pins                                              : 0
Virtual Pins                                      : 0
Full Hierarchy Name                               : |lab4|QSYS_lab4:u0
Library Name                                      : QSYS_lab4

Compilation Hierarchy Node                        :       |QSYS_lab4_SDRAM:sdram|
ALMs needed [=A-B+C]                              : 127.5 (102.0)
[A] ALMs used in final placement                  : 156.1 (105.5)
[B] Estimate of ALMs recoverable by dense packing : 28.6 (3.4)
[C] Estimate of ALMs unavailable                  : 0.0 (0.0)
ALMs used for memory                              : 0.0 (0.0)
Combinational ALUTs                               : 225 (173)
Dedicated Logic Registers                         : 219 (127)
I/O Registers                                     : 0 (0)
Block Memory Bits                                 : 0
M10Ks                                             : 0
DSP Blocks                                        : 0
Pins                                              : 0
Virtual Pins                                      : 0
Full Hierarchy Name                               : |lab4|QSYS_lab4:u0|QSYS_lab4_SDRAM:sdram
Library Name                                      : QSYS_lab4

Compilation Hierarchy Node                        :          |QSYS_lab4_SDRAM_input_efifo_module:the_QSYS_lab4_SDRAM_input_efifo_module|
ALMs needed [=A-B+C]                              : 25.5 (25.5)
[A] ALMs used in final placement                  : 50.6 (50.6)
[B] Estimate of ALMs recoverable by dense packing : 25.1 (25.1)
[C] Estimate of ALMs unavailable                  : 0.0 (0.0)
ALMs used for memory                              : 0.0 (0.0)
Combinational ALUTs                               : 52 (52)
Dedicated Logic Registers                         : 92 (92)
I/O Registers                                     : 0 (0)
Block Memory Bits                                 : 0
M10Ks                                             : 0
DSP Blocks                                        : 0
Pins                                              : 0
Virtual Pins                                      : 0
Full Hierarchy Name                               : |lab4|QSYS_lab4:u0|QSYS_lab4_SDRAM:sdram|QSYS_lab4_SDRAM_input_efifo_module:the_QSYS_lab4_SDRAM_input_efifo_module
Library Name                                      : QSYS_lab4

Compilation Hierarchy Node                        :       |QSYS_lab4_hps_0:hps_0|
ALMs needed [=A-B+C]                              : 0.0 (0.0)
[A] ALMs used in final placement                  : 0.0 (0.0)
[B] Estimate of ALMs recoverable by dense packing : 0.0 (0.0)
[C] Estimate of ALMs unavailable                  : 0.0 (0.0)
ALMs used for memory                              : 0.0 (0.0)
Combinational ALUTs                               : 0 (0)
Dedicated Logic Registers                         : 0 (0)
I/O Registers                                     : 0 (0)
Block Memory Bits                                 : 0
M10Ks                                             : 0
DSP Blocks                                        : 0
Pins                                              : 0
Virtual Pins                                      : 0
Full Hierarchy Name                               : |lab4|QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0
Library Name                                      : QSYS_lab4

Compilation Hierarchy Node                        :          |QSYS_lab4_hps_0_fpga_interfaces:fpga_interfaces|
ALMs needed [=A-B+C]                              : 0.0 (0.0)
[A] ALMs used in final placement                  : 0.0 (0.0)
[B] Estimate of ALMs recoverable by dense packing : 0.0 (0.0)
[C] Estimate of ALMs unavailable                  : 0.0 (0.0)
ALMs used for memory                              : 0.0 (0.0)
Combinational ALUTs                               : 0 (0)
Dedicated Logic Registers                         : 0 (0)
I/O Registers                                     : 0 (0)
Block Memory Bits                                 : 0
M10Ks                                             : 0
DSP Blocks                                        : 0
Pins                                              : 0
Virtual Pins                                      : 0
Full Hierarchy Name                               : |lab4|QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_fpga_interfaces:fpga_interfaces
Library Name                                      : QSYS_lab4

Compilation Hierarchy Node                        :          |QSYS_lab4_hps_0_hps_io:hps_io|
ALMs needed [=A-B+C]                              : 0.0 (0.0)
[A] ALMs used in final placement                  : 0.0 (0.0)
[B] Estimate of ALMs recoverable by dense packing : 0.0 (0.0)
[C] Estimate of ALMs unavailable                  : 0.0 (0.0)
ALMs used for memory                              : 0.0 (0.0)
Combinational ALUTs                               : 0 (0)
Dedicated Logic Registers                         : 0 (0)
I/O Registers                                     : 0 (0)
Block Memory Bits                                 : 0
M10Ks                                             : 0
DSP Blocks                                        : 0
Pins                                              : 0
Virtual Pins                                      : 0
Full Hierarchy Name                               : |lab4|QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io
Library Name                                      : QSYS_lab4

Compilation Hierarchy Node                        :             |QSYS_lab4_hps_0_hps_io_border:border|
ALMs needed [=A-B+C]                              : 0.0 (0.0)
[A] ALMs used in final placement                  : 0.0 (0.0)
[B] Estimate of ALMs recoverable by dense packing : 0.0 (0.0)
[C] Estimate of ALMs unavailable                  : 0.0 (0.0)
ALMs used for memory                              : 0.0 (0.0)
Combinational ALUTs                               : 0 (0)
Dedicated Logic Registers                         : 0 (0)
I/O Registers                                     : 0 (0)
Block Memory Bits                                 : 0
M10Ks                                             : 0
DSP Blocks                                        : 0
Pins                                              : 0
Virtual Pins                                      : 0
Full Hierarchy Name                               : |lab4|QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border
Library Name                                      : QSYS_lab4

Compilation Hierarchy Node                        :                |hps_sdram:hps_sdram_inst|
ALMs needed [=A-B+C]                              : 0.0 (0.0)
[A] ALMs used in final placement                  : 0.0 (0.0)
[B] Estimate of ALMs recoverable by dense packing : 0.0 (0.0)
[C] Estimate of ALMs unavailable                  : 0.0 (0.0)
ALMs used for memory                              : 0.0 (0.0)
Combinational ALUTs                               : 0 (0)
Dedicated Logic Registers                         : 0 (0)
I/O Registers                                     : 0 (0)
Block Memory Bits                                 : 0
M10Ks                                             : 0
DSP Blocks                                        : 0
Pins                                              : 0
Virtual Pins                                      : 0
Full Hierarchy Name                               : |lab4|QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst
Library Name                                      : QSYS_lab4

Compilation Hierarchy Node                        :                   |altera_mem_if_dll_cyclonev:dll|
ALMs needed [=A-B+C]                              : 0.0 (0.0)
[A] ALMs used in final placement                  : 0.0 (0.0)
[B] Estimate of ALMs recoverable by dense packing : 0.0 (0.0)
[C] Estimate of ALMs unavailable                  : 0.0 (0.0)
ALMs used for memory                              : 0.0 (0.0)
Combinational ALUTs                               : 0 (0)
Dedicated Logic Registers                         : 0 (0)
I/O Registers                                     : 0 (0)
Block Memory Bits                                 : 0
M10Ks                                             : 0
DSP Blocks                                        : 0
Pins                                              : 0
Virtual Pins                                      : 0
Full Hierarchy Name                               : |lab4|QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll
Library Name                                      : QSYS_lab4

Compilation Hierarchy Node                        :                   |altera_mem_if_hard_memory_controller_top_cyclonev:c0|
ALMs needed [=A-B+C]                              : 0.0 (0.0)
[A] ALMs used in final placement                  : 0.0 (0.0)
[B] Estimate of ALMs recoverable by dense packing : 0.0 (0.0)
[C] Estimate of ALMs unavailable                  : 0.0 (0.0)
ALMs used for memory                              : 0.0 (0.0)
Combinational ALUTs                               : 0 (0)
Dedicated Logic Registers                         : 0 (0)
I/O Registers                                     : 0 (0)
Block Memory Bits                                 : 0
M10Ks                                             : 0
DSP Blocks                                        : 0
Pins                                              : 0
Virtual Pins                                      : 0
Full Hierarchy Name                               : |lab4|QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0
Library Name                                      : QSYS_lab4

Compilation Hierarchy Node                        :                   |altera_mem_if_oct_cyclonev:oct|
ALMs needed [=A-B+C]                              : 0.0 (0.0)
[A] ALMs used in final placement                  : 0.0 (0.0)
[B] Estimate of ALMs recoverable by dense packing : 0.0 (0.0)
[C] Estimate of ALMs unavailable                  : 0.0 (0.0)
ALMs used for memory                              : 0.0 (0.0)
Combinational ALUTs                               : 0 (0)
Dedicated Logic Registers                         : 0 (0)
I/O Registers                                     : 0 (0)
Block Memory Bits                                 : 0
M10Ks                                             : 0
DSP Blocks                                        : 0
Pins                                              : 0
Virtual Pins                                      : 0
Full Hierarchy Name                               : |lab4|QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct
Library Name                                      : QSYS_lab4

Compilation Hierarchy Node                        :                   |hps_sdram_p0:p0|
ALMs needed [=A-B+C]                              : 0.0 (0.0)
[A] ALMs used in final placement                  : 0.0 (0.0)
[B] Estimate of ALMs recoverable by dense packing : 0.0 (0.0)
[C] Estimate of ALMs unavailable                  : 0.0 (0.0)
ALMs used for memory                              : 0.0 (0.0)
Combinational ALUTs                               : 0 (0)
Dedicated Logic Registers                         : 0 (0)
I/O Registers                                     : 0 (0)
Block Memory Bits                                 : 0
M10Ks                                             : 0
DSP Blocks                                        : 0
Pins                                              : 0
Virtual Pins                                      : 0
Full Hierarchy Name                               : |lab4|QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0
Library Name                                      : QSYS_lab4

Compilation Hierarchy Node                        :                      |hps_sdram_p0_acv_hard_memphy:umemphy|
ALMs needed [=A-B+C]                              : 0.0 (0.0)
[A] ALMs used in final placement                  : 0.0 (0.0)
[B] Estimate of ALMs recoverable by dense packing : 0.0 (0.0)
[C] Estimate of ALMs unavailable                  : 0.0 (0.0)
ALMs used for memory                              : 0.0 (0.0)
Combinational ALUTs                               : 0 (0)
Dedicated Logic Registers                         : 0 (0)
I/O Registers                                     : 0 (0)
Block Memory Bits                                 : 0
M10Ks                                             : 0
DSP Blocks                                        : 0
Pins                                              : 0
Virtual Pins                                      : 0
Full Hierarchy Name                               : |lab4|QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy
Library Name                                      : QSYS_lab4

Compilation Hierarchy Node                        :                         |hps_sdram_p0_acv_hard_io_pads:uio_pads|
ALMs needed [=A-B+C]                              : 0.0 (0.0)
[A] ALMs used in final placement                  : 0.0 (0.0)
[B] Estimate of ALMs recoverable by dense packing : 0.0 (0.0)
[C] Estimate of ALMs unavailable                  : 0.0 (0.0)
ALMs used for memory                              : 0.0 (0.0)
Combinational ALUTs                               : 0 (0)
Dedicated Logic Registers                         : 0 (0)
I/O Registers                                     : 0 (0)
Block Memory Bits                                 : 0
M10Ks                                             : 0
DSP Blocks                                        : 0
Pins                                              : 0
Virtual Pins                                      : 0
Full Hierarchy Name                               : |lab4|QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads
Library Name                                      : QSYS_lab4

Compilation Hierarchy Node                        :                            |hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|
ALMs needed [=A-B+C]                              : 0.0 (0.0)
[A] ALMs used in final placement                  : 0.0 (0.0)
[B] Estimate of ALMs recoverable by dense packing : 0.0 (0.0)
[C] Estimate of ALMs unavailable                  : 0.0 (0.0)
ALMs used for memory                              : 0.0 (0.0)
Combinational ALUTs                               : 0 (0)
Dedicated Logic Registers                         : 0 (0)
I/O Registers                                     : 0 (0)
Block Memory Bits                                 : 0
M10Ks                                             : 0
DSP Blocks                                        : 0
Pins                                              : 0
Virtual Pins                                      : 0
Full Hierarchy Name                               : |lab4|QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads
Library Name                                      : QSYS_lab4

Compilation Hierarchy Node                        :                               |altddio_out:clock_gen[0].umem_ck_pad|
ALMs needed [=A-B+C]                              : 0.0 (0.0)
[A] ALMs used in final placement                  : 0.0 (0.0)
[B] Estimate of ALMs recoverable by dense packing : 0.0 (0.0)
[C] Estimate of ALMs unavailable                  : 0.0 (0.0)
ALMs used for memory                              : 0.0 (0.0)
Combinational ALUTs                               : 0 (0)
Dedicated Logic Registers                         : 0 (0)
I/O Registers                                     : 0 (0)
Block Memory Bits                                 : 0
M10Ks                                             : 0
DSP Blocks                                        : 0
Pins                                              : 0
Virtual Pins                                      : 0
Full Hierarchy Name                               : |lab4|QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad
Library Name                                      : work

Compilation Hierarchy Node                        :                                  |ddio_out_uqe:auto_generated|
ALMs needed [=A-B+C]                              : 0.0 (0.0)
[A] ALMs used in final placement                  : 0.0 (0.0)
[B] Estimate of ALMs recoverable by dense packing : 0.0 (0.0)
[C] Estimate of ALMs unavailable                  : 0.0 (0.0)
ALMs used for memory                              : 0.0 (0.0)
Combinational ALUTs                               : 0 (0)
Dedicated Logic Registers                         : 0 (0)
I/O Registers                                     : 0 (0)
Block Memory Bits                                 : 0
M10Ks                                             : 0
DSP Blocks                                        : 0
Pins                                              : 0
Virtual Pins                                      : 0
Full Hierarchy Name                               : |lab4|QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad|ddio_out_uqe:auto_generated
Library Name                                      : work

Compilation Hierarchy Node                        :                               |hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|
ALMs needed [=A-B+C]                              : 0.0 (0.0)
[A] ALMs used in final placement                  : 0.0 (0.0)
[B] Estimate of ALMs recoverable by dense packing : 0.0 (0.0)
[C] Estimate of ALMs unavailable                  : 0.0 (0.0)
ALMs used for memory                              : 0.0 (0.0)
Combinational ALUTs                               : 0 (0)
Dedicated Logic Registers                         : 0 (0)
I/O Registers                                     : 0 (0)
Block Memory Bits                                 : 0
M10Ks                                             : 0
DSP Blocks                                        : 0
Pins                                              : 0
Virtual Pins                                      : 0
Full Hierarchy Name                               : |lab4|QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc
Library Name                                      : QSYS_lab4

Compilation Hierarchy Node                        :                               |hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc|
ALMs needed [=A-B+C]                              : 0.0 (0.0)
[A] ALMs used in final placement                  : 0.0 (0.0)
[B] Estimate of ALMs recoverable by dense packing : 0.0 (0.0)
[C] Estimate of ALMs unavailable                  : 0.0 (0.0)
ALMs used for memory                              : 0.0 (0.0)
Combinational ALUTs                               : 0 (0)
Dedicated Logic Registers                         : 0 (0)
I/O Registers                                     : 0 (0)
Block Memory Bits                                 : 0
M10Ks                                             : 0
DSP Blocks                                        : 0
Pins                                              : 0
Virtual Pins                                      : 0
Full Hierarchy Name                               : |lab4|QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc
Library Name                                      : QSYS_lab4

Compilation Hierarchy Node                        :                               |hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc|
ALMs needed [=A-B+C]                              : 0.0 (0.0)
[A] ALMs used in final placement                  : 0.0 (0.0)
[B] Estimate of ALMs recoverable by dense packing : 0.0 (0.0)
[C] Estimate of ALMs unavailable                  : 0.0 (0.0)
ALMs used for memory                              : 0.0 (0.0)
Combinational ALUTs                               : 0 (0)
Dedicated Logic Registers                         : 0 (0)
I/O Registers                                     : 0 (0)
Block Memory Bits                                 : 0
M10Ks                                             : 0
DSP Blocks                                        : 0
Pins                                              : 0
Virtual Pins                                      : 0
Full Hierarchy Name                               : |lab4|QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc
Library Name                                      : QSYS_lab4

Compilation Hierarchy Node                        :                               |hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc|
ALMs needed [=A-B+C]                              : 0.0 (0.0)
[A] ALMs used in final placement                  : 0.0 (0.0)
[B] Estimate of ALMs recoverable by dense packing : 0.0 (0.0)
[C] Estimate of ALMs unavailable                  : 0.0 (0.0)
ALMs used for memory                              : 0.0 (0.0)
Combinational ALUTs                               : 0 (0)
Dedicated Logic Registers                         : 0 (0)
I/O Registers                                     : 0 (0)
Block Memory Bits                                 : 0
M10Ks                                             : 0
DSP Blocks                                        : 0
Pins                                              : 0
Virtual Pins                                      : 0
Full Hierarchy Name                               : |lab4|QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc
Library Name                                      : QSYS_lab4

Compilation Hierarchy Node                        :                               |hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|
ALMs needed [=A-B+C]                              : 0.0 (0.0)
[A] ALMs used in final placement                  : 0.0 (0.0)
[B] Estimate of ALMs recoverable by dense packing : 0.0 (0.0)
[C] Estimate of ALMs unavailable                  : 0.0 (0.0)
ALMs used for memory                              : 0.0 (0.0)
Combinational ALUTs                               : 0 (0)
Dedicated Logic Registers                         : 0 (0)
I/O Registers                                     : 0 (0)
Block Memory Bits                                 : 0
M10Ks                                             : 0
DSP Blocks                                        : 0
Pins                                              : 0
Virtual Pins                                      : 0
Full Hierarchy Name                               : |lab4|QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc
Library Name                                      : QSYS_lab4

Compilation Hierarchy Node                        :                               |hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator|
ALMs needed [=A-B+C]                              : 0.0 (0.0)
[A] ALMs used in final placement                  : 0.0 (0.0)
[B] Estimate of ALMs recoverable by dense packing : 0.0 (0.0)
[C] Estimate of ALMs unavailable                  : 0.0 (0.0)
ALMs used for memory                              : 0.0 (0.0)
Combinational ALUTs                               : 0 (0)
Dedicated Logic Registers                         : 0 (0)
I/O Registers                                     : 0 (0)
Block Memory Bits                                 : 0
M10Ks                                             : 0
DSP Blocks                                        : 0
Pins                                              : 0
Virtual Pins                                      : 0
Full Hierarchy Name                               : |lab4|QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator
Library Name                                      : QSYS_lab4

Compilation Hierarchy Node                        :                               |hps_sdram_p0_generic_ddio:uaddress_pad|
ALMs needed [=A-B+C]                              : 0.0 (0.0)
[A] ALMs used in final placement                  : 0.0 (0.0)
[B] Estimate of ALMs recoverable by dense packing : 0.0 (0.0)
[C] Estimate of ALMs unavailable                  : 0.0 (0.0)
ALMs used for memory                              : 0.0 (0.0)
Combinational ALUTs                               : 0 (0)
Dedicated Logic Registers                         : 0 (0)
I/O Registers                                     : 0 (0)
Block Memory Bits                                 : 0
M10Ks                                             : 0
DSP Blocks                                        : 0
Pins                                              : 0
Virtual Pins                                      : 0
Full Hierarchy Name                               : |lab4|QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad
Library Name                                      : QSYS_lab4

Compilation Hierarchy Node                        :                               |hps_sdram_p0_generic_ddio:ubank_pad|
ALMs needed [=A-B+C]                              : 0.0 (0.0)
[A] ALMs used in final placement                  : 0.0 (0.0)
[B] Estimate of ALMs recoverable by dense packing : 0.0 (0.0)
[C] Estimate of ALMs unavailable                  : 0.0 (0.0)
ALMs used for memory                              : 0.0 (0.0)
Combinational ALUTs                               : 0 (0)
Dedicated Logic Registers                         : 0 (0)
I/O Registers                                     : 0 (0)
Block Memory Bits                                 : 0
M10Ks                                             : 0
DSP Blocks                                        : 0
Pins                                              : 0
Virtual Pins                                      : 0
Full Hierarchy Name                               : |lab4|QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ubank_pad
Library Name                                      : QSYS_lab4

Compilation Hierarchy Node                        :                               |hps_sdram_p0_generic_ddio:ucmd_pad|
ALMs needed [=A-B+C]                              : 0.0 (0.0)
[A] ALMs used in final placement                  : 0.0 (0.0)
[B] Estimate of ALMs recoverable by dense packing : 0.0 (0.0)
[C] Estimate of ALMs unavailable                  : 0.0 (0.0)
ALMs used for memory                              : 0.0 (0.0)
Combinational ALUTs                               : 0 (0)
Dedicated Logic Registers                         : 0 (0)
I/O Registers                                     : 0 (0)
Block Memory Bits                                 : 0
M10Ks                                             : 0
DSP Blocks                                        : 0
Pins                                              : 0
Virtual Pins                                      : 0
Full Hierarchy Name                               : |lab4|QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad
Library Name                                      : QSYS_lab4

Compilation Hierarchy Node                        :                               |hps_sdram_p0_generic_ddio:ureset_n_pad|
ALMs needed [=A-B+C]                              : 0.0 (0.0)
[A] ALMs used in final placement                  : 0.0 (0.0)
[B] Estimate of ALMs recoverable by dense packing : 0.0 (0.0)
[C] Estimate of ALMs unavailable                  : 0.0 (0.0)
ALMs used for memory                              : 0.0 (0.0)
Combinational ALUTs                               : 0 (0)
Dedicated Logic Registers                         : 0 (0)
I/O Registers                                     : 0 (0)
Block Memory Bits                                 : 0
M10Ks                                             : 0
DSP Blocks                                        : 0
Pins                                              : 0
Virtual Pins                                      : 0
Full Hierarchy Name                               : |lab4|QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ureset_n_pad
Library Name                                      : QSYS_lab4

Compilation Hierarchy Node                        :                            |hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|
ALMs needed [=A-B+C]                              : 0.0 (0.0)
[A] ALMs used in final placement                  : 0.0 (0.0)
[B] Estimate of ALMs recoverable by dense packing : 0.0 (0.0)
[C] Estimate of ALMs unavailable                  : 0.0 (0.0)
ALMs used for memory                              : 0.0 (0.0)
Combinational ALUTs                               : 0 (0)
Dedicated Logic Registers                         : 0 (0)
I/O Registers                                     : 0 (0)
Block Memory Bits                                 : 0
M10Ks                                             : 0
DSP Blocks                                        : 0
Pins                                              : 0
Virtual Pins                                      : 0
Full Hierarchy Name                               : |lab4|QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs
Library Name                                      : QSYS_lab4

Compilation Hierarchy Node                        :                               |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|
ALMs needed [=A-B+C]                              : 0.0 (0.0)
[A] ALMs used in final placement                  : 0.0 (0.0)
[B] Estimate of ALMs recoverable by dense packing : 0.0 (0.0)
[C] Estimate of ALMs unavailable                  : 0.0 (0.0)
ALMs used for memory                              : 0.0 (0.0)
Combinational ALUTs                               : 0 (0)
Dedicated Logic Registers                         : 0 (0)
I/O Registers                                     : 0 (0)
Block Memory Bits                                 : 0
M10Ks                                             : 0
DSP Blocks                                        : 0
Pins                                              : 0
Virtual Pins                                      : 0
Full Hierarchy Name                               : |lab4|QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst
Library Name                                      : QSYS_lab4

Compilation Hierarchy Node                        :                            |hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|
ALMs needed [=A-B+C]                              : 0.0 (0.0)
[A] ALMs used in final placement                  : 0.0 (0.0)
[B] Estimate of ALMs recoverable by dense packing : 0.0 (0.0)
[C] Estimate of ALMs unavailable                  : 0.0 (0.0)
ALMs used for memory                              : 0.0 (0.0)
Combinational ALUTs                               : 0 (0)
Dedicated Logic Registers                         : 0 (0)
I/O Registers                                     : 0 (0)
Block Memory Bits                                 : 0
M10Ks                                             : 0
DSP Blocks                                        : 0
Pins                                              : 0
Virtual Pins                                      : 0
Full Hierarchy Name                               : |lab4|QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs
Library Name                                      : QSYS_lab4

Compilation Hierarchy Node                        :                               |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|
ALMs needed [=A-B+C]                              : 0.0 (0.0)
[A] ALMs used in final placement                  : 0.0 (0.0)
[B] Estimate of ALMs recoverable by dense packing : 0.0 (0.0)
[C] Estimate of ALMs unavailable                  : 0.0 (0.0)
ALMs used for memory                              : 0.0 (0.0)
Combinational ALUTs                               : 0 (0)
Dedicated Logic Registers                         : 0 (0)
I/O Registers                                     : 0 (0)
Block Memory Bits                                 : 0
M10Ks                                             : 0
DSP Blocks                                        : 0
Pins                                              : 0
Virtual Pins                                      : 0
Full Hierarchy Name                               : |lab4|QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst
Library Name                                      : QSYS_lab4

Compilation Hierarchy Node                        :                            |hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|
ALMs needed [=A-B+C]                              : 0.0 (0.0)
[A] ALMs used in final placement                  : 0.0 (0.0)
[B] Estimate of ALMs recoverable by dense packing : 0.0 (0.0)
[C] Estimate of ALMs unavailable                  : 0.0 (0.0)
ALMs used for memory                              : 0.0 (0.0)
Combinational ALUTs                               : 0 (0)
Dedicated Logic Registers                         : 0 (0)
I/O Registers                                     : 0 (0)
Block Memory Bits                                 : 0
M10Ks                                             : 0
DSP Blocks                                        : 0
Pins                                              : 0
Virtual Pins                                      : 0
Full Hierarchy Name                               : |lab4|QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs
Library Name                                      : QSYS_lab4

Compilation Hierarchy Node                        :                               |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|
ALMs needed [=A-B+C]                              : 0.0 (0.0)
[A] ALMs used in final placement                  : 0.0 (0.0)
[B] Estimate of ALMs recoverable by dense packing : 0.0 (0.0)
[C] Estimate of ALMs unavailable                  : 0.0 (0.0)
ALMs used for memory                              : 0.0 (0.0)
Combinational ALUTs                               : 0 (0)
Dedicated Logic Registers                         : 0 (0)
I/O Registers                                     : 0 (0)
Block Memory Bits                                 : 0
M10Ks                                             : 0
DSP Blocks                                        : 0
Pins                                              : 0
Virtual Pins                                      : 0
Full Hierarchy Name                               : |lab4|QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst
Library Name                                      : QSYS_lab4

Compilation Hierarchy Node                        :                            |hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|
ALMs needed [=A-B+C]                              : 0.0 (0.0)
[A] ALMs used in final placement                  : 0.0 (0.0)
[B] Estimate of ALMs recoverable by dense packing : 0.0 (0.0)
[C] Estimate of ALMs unavailable                  : 0.0 (0.0)
ALMs used for memory                              : 0.0 (0.0)
Combinational ALUTs                               : 0 (0)
Dedicated Logic Registers                         : 0 (0)
I/O Registers                                     : 0 (0)
Block Memory Bits                                 : 0
M10Ks                                             : 0
DSP Blocks                                        : 0
Pins                                              : 0
Virtual Pins                                      : 0
Full Hierarchy Name                               : |lab4|QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs
Library Name                                      : QSYS_lab4

Compilation Hierarchy Node                        :                               |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|
ALMs needed [=A-B+C]                              : 0.0 (0.0)
[A] ALMs used in final placement                  : 0.0 (0.0)
[B] Estimate of ALMs recoverable by dense packing : 0.0 (0.0)
[C] Estimate of ALMs unavailable                  : 0.0 (0.0)
ALMs used for memory                              : 0.0 (0.0)
Combinational ALUTs                               : 0 (0)
Dedicated Logic Registers                         : 0 (0)
I/O Registers                                     : 0 (0)
Block Memory Bits                                 : 0
M10Ks                                             : 0
DSP Blocks                                        : 0
Pins                                              : 0
Virtual Pins                                      : 0
Full Hierarchy Name                               : |lab4|QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst
Library Name                                      : QSYS_lab4

Compilation Hierarchy Node                        :                         |hps_sdram_p0_acv_ldc:memphy_ldc|
ALMs needed [=A-B+C]                              : 0.0 (0.0)
[A] ALMs used in final placement                  : 0.0 (0.0)
[B] Estimate of ALMs recoverable by dense packing : 0.0 (0.0)
[C] Estimate of ALMs unavailable                  : 0.0 (0.0)
ALMs used for memory                              : 0.0 (0.0)
Combinational ALUTs                               : 0 (0)
Dedicated Logic Registers                         : 0 (0)
I/O Registers                                     : 0 (0)
Block Memory Bits                                 : 0
M10Ks                                             : 0
DSP Blocks                                        : 0
Pins                                              : 0
Virtual Pins                                      : 0
Full Hierarchy Name                               : |lab4|QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc
Library Name                                      : QSYS_lab4

Compilation Hierarchy Node                        :                   |hps_sdram_pll:pll|
ALMs needed [=A-B+C]                              : 0.0 (0.0)
[A] ALMs used in final placement                  : 0.0 (0.0)
[B] Estimate of ALMs recoverable by dense packing : 0.0 (0.0)
[C] Estimate of ALMs unavailable                  : 0.0 (0.0)
ALMs used for memory                              : 0.0 (0.0)
Combinational ALUTs                               : 0 (0)
Dedicated Logic Registers                         : 0 (0)
I/O Registers                                     : 0 (0)
Block Memory Bits                                 : 0
M10Ks                                             : 0
DSP Blocks                                        : 0
Pins                                              : 0
Virtual Pins                                      : 0
Full Hierarchy Name                               : |lab4|QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll
Library Name                                      : QSYS_lab4

Compilation Hierarchy Node                        :       |QSYS_lab4_jtag_uart_0:jtag_uart_0|
ALMs needed [=A-B+C]                              : 60.7 (14.7)
[A] ALMs used in final placement                  : 75.9 (16.3)
[B] Estimate of ALMs recoverable by dense packing : 15.2 (1.7)
[C] Estimate of ALMs unavailable                  : 0.0 (0.0)
ALMs used for memory                              : 0.0 (0.0)
Combinational ALUTs                               : 115 (32)
Dedicated Logic Registers                         : 109 (14)
I/O Registers                                     : 0 (0)
Block Memory Bits                                 : 1024
M10Ks                                             : 2
DSP Blocks                                        : 0
Pins                                              : 0
Virtual Pins                                      : 0
Full Hierarchy Name                               : |lab4|QSYS_lab4:u0|QSYS_lab4_jtag_uart_0:jtag_uart_0
Library Name                                      : QSYS_lab4

Compilation Hierarchy Node                        :          |QSYS_lab4_jtag_uart_0_scfifo_r:the_QSYS_lab4_jtag_uart_0_scfifo_r|
ALMs needed [=A-B+C]                              : 12.1 (0.0)
[A] ALMs used in final placement                  : 12.8 (0.0)
[B] Estimate of ALMs recoverable by dense packing : 0.8 (0.0)
[C] Estimate of ALMs unavailable                  : 0.0 (0.0)
ALMs used for memory                              : 0.0 (0.0)
Combinational ALUTs                               : 24 (0)
Dedicated Logic Registers                         : 21 (0)
I/O Registers                                     : 0 (0)
Block Memory Bits                                 : 512
M10Ks                                             : 1
DSP Blocks                                        : 0
Pins                                              : 0
Virtual Pins                                      : 0
Full Hierarchy Name                               : |lab4|QSYS_lab4:u0|QSYS_lab4_jtag_uart_0:jtag_uart_0|QSYS_lab4_jtag_uart_0_scfifo_r:the_QSYS_lab4_jtag_uart_0_scfifo_r
Library Name                                      : QSYS_lab4

Compilation Hierarchy Node                        :             |scfifo:rfifo|
ALMs needed [=A-B+C]                              : 12.1 (0.0)
[A] ALMs used in final placement                  : 12.8 (0.0)
[B] Estimate of ALMs recoverable by dense packing : 0.8 (0.0)
[C] Estimate of ALMs unavailable                  : 0.0 (0.0)
ALMs used for memory                              : 0.0 (0.0)
Combinational ALUTs                               : 24 (0)
Dedicated Logic Registers                         : 21 (0)
I/O Registers                                     : 0 (0)
Block Memory Bits                                 : 512
M10Ks                                             : 1
DSP Blocks                                        : 0
Pins                                              : 0
Virtual Pins                                      : 0
Full Hierarchy Name                               : |lab4|QSYS_lab4:u0|QSYS_lab4_jtag_uart_0:jtag_uart_0|QSYS_lab4_jtag_uart_0_scfifo_r:the_QSYS_lab4_jtag_uart_0_scfifo_r|scfifo:rfifo
Library Name                                      : work

Compilation Hierarchy Node                        :                |scfifo_3291:auto_generated|
ALMs needed [=A-B+C]                              : 12.1 (0.0)
[A] ALMs used in final placement                  : 12.8 (0.0)
[B] Estimate of ALMs recoverable by dense packing : 0.8 (0.0)
[C] Estimate of ALMs unavailable                  : 0.0 (0.0)
ALMs used for memory                              : 0.0 (0.0)
Combinational ALUTs                               : 24 (0)
Dedicated Logic Registers                         : 21 (0)
I/O Registers                                     : 0 (0)
Block Memory Bits                                 : 512
M10Ks                                             : 1
DSP Blocks                                        : 0
Pins                                              : 0
Virtual Pins                                      : 0
Full Hierarchy Name                               : |lab4|QSYS_lab4:u0|QSYS_lab4_jtag_uart_0:jtag_uart_0|QSYS_lab4_jtag_uart_0_scfifo_r:the_QSYS_lab4_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated
Library Name                                      : work

Compilation Hierarchy Node                        :                   |a_dpfifo_a891:dpfifo|
ALMs needed [=A-B+C]                              : 12.1 (0.0)
[A] ALMs used in final placement                  : 12.8 (0.0)
[B] Estimate of ALMs recoverable by dense packing : 0.8 (0.0)
[C] Estimate of ALMs unavailable                  : 0.0 (0.0)
ALMs used for memory                              : 0.0 (0.0)
Combinational ALUTs                               : 24 (0)
Dedicated Logic Registers                         : 21 (0)
I/O Registers                                     : 0 (0)
Block Memory Bits                                 : 512
M10Ks                                             : 1
DSP Blocks                                        : 0
Pins                                              : 0
Virtual Pins                                      : 0
Full Hierarchy Name                               : |lab4|QSYS_lab4:u0|QSYS_lab4_jtag_uart_0:jtag_uart_0|QSYS_lab4_jtag_uart_0_scfifo_r:the_QSYS_lab4_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo
Library Name                                      : work

Compilation Hierarchy Node                        :                      |a_fefifo_7cf:fifo_state|
ALMs needed [=A-B+C]                              : 6.1 (3.1)
[A] ALMs used in final placement                  : 6.8 (3.8)
[B] Estimate of ALMs recoverable by dense packing : 0.8 (0.8)
[C] Estimate of ALMs unavailable                  : 0.0 (0.0)
ALMs used for memory                              : 0.0 (0.0)
Combinational ALUTs                               : 12 (6)
Dedicated Logic Registers                         : 9 (2)
I/O Registers                                     : 0 (0)
Block Memory Bits                                 : 0
M10Ks                                             : 0
DSP Blocks                                        : 0
Pins                                              : 0
Virtual Pins                                      : 0
Full Hierarchy Name                               : |lab4|QSYS_lab4:u0|QSYS_lab4_jtag_uart_0:jtag_uart_0|QSYS_lab4_jtag_uart_0_scfifo_r:the_QSYS_lab4_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|a_fefifo_7cf:fifo_state
Library Name                                      : work

Compilation Hierarchy Node                        :                         |cntr_vg7:count_usedw|
ALMs needed [=A-B+C]                              : 3.0 (3.0)
[A] ALMs used in final placement                  : 3.0 (3.0)
[B] Estimate of ALMs recoverable by dense packing : 0.0 (0.0)
[C] Estimate of ALMs unavailable                  : 0.0 (0.0)
ALMs used for memory                              : 0.0 (0.0)
Combinational ALUTs                               : 6 (6)
Dedicated Logic Registers                         : 7 (7)
I/O Registers                                     : 0 (0)
Block Memory Bits                                 : 0
M10Ks                                             : 0
DSP Blocks                                        : 0
Pins                                              : 0
Virtual Pins                                      : 0
Full Hierarchy Name                               : |lab4|QSYS_lab4:u0|QSYS_lab4_jtag_uart_0:jtag_uart_0|QSYS_lab4_jtag_uart_0_scfifo_r:the_QSYS_lab4_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw
Library Name                                      : work

Compilation Hierarchy Node                        :                      |cntr_jgb:rd_ptr_count|
ALMs needed [=A-B+C]                              : 3.0 (3.0)
[A] ALMs used in final placement                  : 3.0 (3.0)
[B] Estimate of ALMs recoverable by dense packing : 0.0 (0.0)
[C] Estimate of ALMs unavailable                  : 0.0 (0.0)
ALMs used for memory                              : 0.0 (0.0)
Combinational ALUTs                               : 6 (6)
Dedicated Logic Registers                         : 6 (6)
I/O Registers                                     : 0 (0)
Block Memory Bits                                 : 0
M10Ks                                             : 0
DSP Blocks                                        : 0
Pins                                              : 0
Virtual Pins                                      : 0
Full Hierarchy Name                               : |lab4|QSYS_lab4:u0|QSYS_lab4_jtag_uart_0:jtag_uart_0|QSYS_lab4_jtag_uart_0_scfifo_r:the_QSYS_lab4_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|cntr_jgb:rd_ptr_count
Library Name                                      : work

Compilation Hierarchy Node                        :                      |cntr_jgb:wr_ptr|
ALMs needed [=A-B+C]                              : 3.0 (3.0)
[A] ALMs used in final placement                  : 3.0 (3.0)
[B] Estimate of ALMs recoverable by dense packing : 0.0 (0.0)
[C] Estimate of ALMs unavailable                  : 0.0 (0.0)
ALMs used for memory                              : 0.0 (0.0)
Combinational ALUTs                               : 6 (6)
Dedicated Logic Registers                         : 6 (6)
I/O Registers                                     : 0 (0)
Block Memory Bits                                 : 0
M10Ks                                             : 0
DSP Blocks                                        : 0
Pins                                              : 0
Virtual Pins                                      : 0
Full Hierarchy Name                               : |lab4|QSYS_lab4:u0|QSYS_lab4_jtag_uart_0:jtag_uart_0|QSYS_lab4_jtag_uart_0_scfifo_r:the_QSYS_lab4_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|cntr_jgb:wr_ptr
Library Name                                      : work

Compilation Hierarchy Node                        :                      |dpram_7s81:FIFOram|
ALMs needed [=A-B+C]                              : 0.0 (0.0)
[A] ALMs used in final placement                  : 0.0 (0.0)
[B] Estimate of ALMs recoverable by dense packing : 0.0 (0.0)
[C] Estimate of ALMs unavailable                  : 0.0 (0.0)
ALMs used for memory                              : 0.0 (0.0)
Combinational ALUTs                               : 0 (0)
Dedicated Logic Registers                         : 0 (0)
I/O Registers                                     : 0 (0)
Block Memory Bits                                 : 512
M10Ks                                             : 1
DSP Blocks                                        : 0
Pins                                              : 0
Virtual Pins                                      : 0
Full Hierarchy Name                               : |lab4|QSYS_lab4:u0|QSYS_lab4_jtag_uart_0:jtag_uart_0|QSYS_lab4_jtag_uart_0_scfifo_r:the_QSYS_lab4_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|dpram_7s81:FIFOram
Library Name                                      : work

Compilation Hierarchy Node                        :                         |altsyncram_b8s1:altsyncram1|
ALMs needed [=A-B+C]                              : 0.0 (0.0)
[A] ALMs used in final placement                  : 0.0 (0.0)
[B] Estimate of ALMs recoverable by dense packing : 0.0 (0.0)
[C] Estimate of ALMs unavailable                  : 0.0 (0.0)
ALMs used for memory                              : 0.0 (0.0)
Combinational ALUTs                               : 0 (0)
Dedicated Logic Registers                         : 0 (0)
I/O Registers                                     : 0 (0)
Block Memory Bits                                 : 512
M10Ks                                             : 1
DSP Blocks                                        : 0
Pins                                              : 0
Virtual Pins                                      : 0
Full Hierarchy Name                               : |lab4|QSYS_lab4:u0|QSYS_lab4_jtag_uart_0:jtag_uart_0|QSYS_lab4_jtag_uart_0_scfifo_r:the_QSYS_lab4_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|dpram_7s81:FIFOram|altsyncram_b8s1:altsyncram1
Library Name                                      : work

Compilation Hierarchy Node                        :          |QSYS_lab4_jtag_uart_0_scfifo_w:the_QSYS_lab4_jtag_uart_0_scfifo_w|
ALMs needed [=A-B+C]                              : 12.1 (0.0)
[A] ALMs used in final placement                  : 12.2 (0.0)
[B] Estimate of ALMs recoverable by dense packing : 0.2 (0.0)
[C] Estimate of ALMs unavailable                  : 0.0 (0.0)
ALMs used for memory                              : 0.0 (0.0)
Combinational ALUTs                               : 24 (0)
Dedicated Logic Registers                         : 21 (0)
I/O Registers                                     : 0 (0)
Block Memory Bits                                 : 512
M10Ks                                             : 1
DSP Blocks                                        : 0
Pins                                              : 0
Virtual Pins                                      : 0
Full Hierarchy Name                               : |lab4|QSYS_lab4:u0|QSYS_lab4_jtag_uart_0:jtag_uart_0|QSYS_lab4_jtag_uart_0_scfifo_w:the_QSYS_lab4_jtag_uart_0_scfifo_w
Library Name                                      : QSYS_lab4

Compilation Hierarchy Node                        :             |scfifo:wfifo|
ALMs needed [=A-B+C]                              : 12.1 (0.0)
[A] ALMs used in final placement                  : 12.2 (0.0)
[B] Estimate of ALMs recoverable by dense packing : 0.2 (0.0)
[C] Estimate of ALMs unavailable                  : 0.0 (0.0)
ALMs used for memory                              : 0.0 (0.0)
Combinational ALUTs                               : 24 (0)
Dedicated Logic Registers                         : 21 (0)
I/O Registers                                     : 0 (0)
Block Memory Bits                                 : 512
M10Ks                                             : 1
DSP Blocks                                        : 0
Pins                                              : 0
Virtual Pins                                      : 0
Full Hierarchy Name                               : |lab4|QSYS_lab4:u0|QSYS_lab4_jtag_uart_0:jtag_uart_0|QSYS_lab4_jtag_uart_0_scfifo_w:the_QSYS_lab4_jtag_uart_0_scfifo_w|scfifo:wfifo
Library Name                                      : work

Compilation Hierarchy Node                        :                |scfifo_3291:auto_generated|
ALMs needed [=A-B+C]                              : 12.1 (0.0)
[A] ALMs used in final placement                  : 12.2 (0.0)
[B] Estimate of ALMs recoverable by dense packing : 0.2 (0.0)
[C] Estimate of ALMs unavailable                  : 0.0 (0.0)
ALMs used for memory                              : 0.0 (0.0)
Combinational ALUTs                               : 24 (0)
Dedicated Logic Registers                         : 21 (0)
I/O Registers                                     : 0 (0)
Block Memory Bits                                 : 512
M10Ks                                             : 1
DSP Blocks                                        : 0
Pins                                              : 0
Virtual Pins                                      : 0
Full Hierarchy Name                               : |lab4|QSYS_lab4:u0|QSYS_lab4_jtag_uart_0:jtag_uart_0|QSYS_lab4_jtag_uart_0_scfifo_w:the_QSYS_lab4_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated
Library Name                                      : work

Compilation Hierarchy Node                        :                   |a_dpfifo_a891:dpfifo|
ALMs needed [=A-B+C]                              : 12.1 (0.0)
[A] ALMs used in final placement                  : 12.2 (0.0)
[B] Estimate of ALMs recoverable by dense packing : 0.2 (0.0)
[C] Estimate of ALMs unavailable                  : 0.0 (0.0)
ALMs used for memory                              : 0.0 (0.0)
Combinational ALUTs                               : 24 (0)
Dedicated Logic Registers                         : 21 (0)
I/O Registers                                     : 0 (0)
Block Memory Bits                                 : 512
M10Ks                                             : 1
DSP Blocks                                        : 0
Pins                                              : 0
Virtual Pins                                      : 0
Full Hierarchy Name                               : |lab4|QSYS_lab4:u0|QSYS_lab4_jtag_uart_0:jtag_uart_0|QSYS_lab4_jtag_uart_0_scfifo_w:the_QSYS_lab4_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo
Library Name                                      : work

Compilation Hierarchy Node                        :                      |a_fefifo_7cf:fifo_state|
ALMs needed [=A-B+C]                              : 6.1 (3.1)
[A] ALMs used in final placement                  : 6.2 (3.2)
[B] Estimate of ALMs recoverable by dense packing : 0.2 (0.2)
[C] Estimate of ALMs unavailable                  : 0.0 (0.0)
ALMs used for memory                              : 0.0 (0.0)
Combinational ALUTs                               : 12 (6)
Dedicated Logic Registers                         : 9 (2)
I/O Registers                                     : 0 (0)
Block Memory Bits                                 : 0
M10Ks                                             : 0
DSP Blocks                                        : 0
Pins                                              : 0
Virtual Pins                                      : 0
Full Hierarchy Name                               : |lab4|QSYS_lab4:u0|QSYS_lab4_jtag_uart_0:jtag_uart_0|QSYS_lab4_jtag_uart_0_scfifo_w:the_QSYS_lab4_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|a_fefifo_7cf:fifo_state
Library Name                                      : work

Compilation Hierarchy Node                        :                         |cntr_vg7:count_usedw|
ALMs needed [=A-B+C]                              : 3.0 (3.0)
[A] ALMs used in final placement                  : 3.0 (3.0)
[B] Estimate of ALMs recoverable by dense packing : 0.0 (0.0)
[C] Estimate of ALMs unavailable                  : 0.0 (0.0)
ALMs used for memory                              : 0.0 (0.0)
Combinational ALUTs                               : 6 (6)
Dedicated Logic Registers                         : 7 (7)
I/O Registers                                     : 0 (0)
Block Memory Bits                                 : 0
M10Ks                                             : 0
DSP Blocks                                        : 0
Pins                                              : 0
Virtual Pins                                      : 0
Full Hierarchy Name                               : |lab4|QSYS_lab4:u0|QSYS_lab4_jtag_uart_0:jtag_uart_0|QSYS_lab4_jtag_uart_0_scfifo_w:the_QSYS_lab4_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw
Library Name                                      : work

Compilation Hierarchy Node                        :                      |cntr_jgb:rd_ptr_count|
ALMs needed [=A-B+C]                              : 3.0 (3.0)
[A] ALMs used in final placement                  : 3.0 (3.0)
[B] Estimate of ALMs recoverable by dense packing : 0.0 (0.0)
[C] Estimate of ALMs unavailable                  : 0.0 (0.0)
ALMs used for memory                              : 0.0 (0.0)
Combinational ALUTs                               : 6 (6)
Dedicated Logic Registers                         : 6 (6)
I/O Registers                                     : 0 (0)
Block Memory Bits                                 : 0
M10Ks                                             : 0
DSP Blocks                                        : 0
Pins                                              : 0
Virtual Pins                                      : 0
Full Hierarchy Name                               : |lab4|QSYS_lab4:u0|QSYS_lab4_jtag_uart_0:jtag_uart_0|QSYS_lab4_jtag_uart_0_scfifo_w:the_QSYS_lab4_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|cntr_jgb:rd_ptr_count
Library Name                                      : work

Compilation Hierarchy Node                        :                      |cntr_jgb:wr_ptr|
ALMs needed [=A-B+C]                              : 3.0 (3.0)
[A] ALMs used in final placement                  : 3.0 (3.0)
[B] Estimate of ALMs recoverable by dense packing : 0.0 (0.0)
[C] Estimate of ALMs unavailable                  : 0.0 (0.0)
ALMs used for memory                              : 0.0 (0.0)
Combinational ALUTs                               : 6 (6)
Dedicated Logic Registers                         : 6 (6)
I/O Registers                                     : 0 (0)
Block Memory Bits                                 : 0
M10Ks                                             : 0
DSP Blocks                                        : 0
Pins                                              : 0
Virtual Pins                                      : 0
Full Hierarchy Name                               : |lab4|QSYS_lab4:u0|QSYS_lab4_jtag_uart_0:jtag_uart_0|QSYS_lab4_jtag_uart_0_scfifo_w:the_QSYS_lab4_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|cntr_jgb:wr_ptr
Library Name                                      : work

Compilation Hierarchy Node                        :                      |dpram_7s81:FIFOram|
ALMs needed [=A-B+C]                              : 0.0 (0.0)
[A] ALMs used in final placement                  : 0.0 (0.0)
[B] Estimate of ALMs recoverable by dense packing : 0.0 (0.0)
[C] Estimate of ALMs unavailable                  : 0.0 (0.0)
ALMs used for memory                              : 0.0 (0.0)
Combinational ALUTs                               : 0 (0)
Dedicated Logic Registers                         : 0 (0)
I/O Registers                                     : 0 (0)
Block Memory Bits                                 : 512
M10Ks                                             : 1
DSP Blocks                                        : 0
Pins                                              : 0
Virtual Pins                                      : 0
Full Hierarchy Name                               : |lab4|QSYS_lab4:u0|QSYS_lab4_jtag_uart_0:jtag_uart_0|QSYS_lab4_jtag_uart_0_scfifo_w:the_QSYS_lab4_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|dpram_7s81:FIFOram
Library Name                                      : work

Compilation Hierarchy Node                        :                         |altsyncram_b8s1:altsyncram1|
ALMs needed [=A-B+C]                              : 0.0 (0.0)
[A] ALMs used in final placement                  : 0.0 (0.0)
[B] Estimate of ALMs recoverable by dense packing : 0.0 (0.0)
[C] Estimate of ALMs unavailable                  : 0.0 (0.0)
ALMs used for memory                              : 0.0 (0.0)
Combinational ALUTs                               : 0 (0)
Dedicated Logic Registers                         : 0 (0)
I/O Registers                                     : 0 (0)
Block Memory Bits                                 : 512
M10Ks                                             : 1
DSP Blocks                                        : 0
Pins                                              : 0
Virtual Pins                                      : 0
Full Hierarchy Name                               : |lab4|QSYS_lab4:u0|QSYS_lab4_jtag_uart_0:jtag_uart_0|QSYS_lab4_jtag_uart_0_scfifo_w:the_QSYS_lab4_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|dpram_7s81:FIFOram|altsyncram_b8s1:altsyncram1
Library Name                                      : work

Compilation Hierarchy Node                        :          |alt_jtag_atlantic:QSYS_lab4_jtag_uart_0_alt_jtag_atlantic|
ALMs needed [=A-B+C]                              : 21.8 (21.8)
[A] ALMs used in final placement                  : 34.5 (34.5)
[B] Estimate of ALMs recoverable by dense packing : 12.7 (12.7)
[C] Estimate of ALMs unavailable                  : 0.0 (0.0)
ALMs used for memory                              : 0.0 (0.0)
Combinational ALUTs                               : 35 (35)
Dedicated Logic Registers                         : 53 (53)
I/O Registers                                     : 0 (0)
Block Memory Bits                                 : 0
M10Ks                                             : 0
DSP Blocks                                        : 0
Pins                                              : 0
Virtual Pins                                      : 0
Full Hierarchy Name                               : |lab4|QSYS_lab4:u0|QSYS_lab4_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:QSYS_lab4_jtag_uart_0_alt_jtag_atlantic
Library Name                                      : work

Compilation Hierarchy Node                        :       |QSYS_lab4_leds:leds|
ALMs needed [=A-B+C]                              : 3.7 (3.7)
[A] ALMs used in final placement                  : 8.0 (8.0)
[B] Estimate of ALMs recoverable by dense packing : 4.3 (4.3)
[C] Estimate of ALMs unavailable                  : 0.0 (0.0)
ALMs used for memory                              : 0.0 (0.0)
Combinational ALUTs                               : 11 (11)
Dedicated Logic Registers                         : 11 (11)
I/O Registers                                     : 0 (0)
Block Memory Bits                                 : 0
M10Ks                                             : 0
DSP Blocks                                        : 0
Pins                                              : 0
Virtual Pins                                      : 0
Full Hierarchy Name                               : |lab4|QSYS_lab4:u0|QSYS_lab4_leds:leds
Library Name                                      : QSYS_lab4

Compilation Hierarchy Node                        :       |QSYS_lab4_mm_interconnect_0:mm_interconnect_0|
ALMs needed [=A-B+C]                              : 319.5 (0.0)
[A] ALMs used in final placement                  : 334.7 (0.0)
[B] Estimate of ALMs recoverable by dense packing : 15.8 (0.0)
[C] Estimate of ALMs unavailable                  : 0.7 (0.0)
ALMs used for memory                              : 0.0 (0.0)
Combinational ALUTs                               : 521 (0)
Dedicated Logic Registers                         : 297 (0)
I/O Registers                                     : 0 (0)
Block Memory Bits                                 : 0
M10Ks                                             : 0
DSP Blocks                                        : 0
Pins                                              : 0
Virtual Pins                                      : 0
Full Hierarchy Name                               : |lab4|QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0
Library Name                                      : QSYS_lab4

Compilation Hierarchy Node                        :          |QSYS_lab4_mm_interconnect_0_rsp_mux:rsp_mux|
ALMs needed [=A-B+C]                              : 64.7 (64.7)
[A] ALMs used in final placement                  : 65.0 (65.0)
[B] Estimate of ALMs recoverable by dense packing : 0.3 (0.3)
[C] Estimate of ALMs unavailable                  : 0.0 (0.0)
ALMs used for memory                              : 0.0 (0.0)
Combinational ALUTs                               : 129 (129)
Dedicated Logic Registers                         : 0 (0)
I/O Registers                                     : 0 (0)
Block Memory Bits                                 : 0
M10Ks                                             : 0
DSP Blocks                                        : 0
Pins                                              : 0
Virtual Pins                                      : 0
Full Hierarchy Name                               : |lab4|QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|QSYS_lab4_mm_interconnect_0_rsp_mux:rsp_mux
Library Name                                      : QSYS_lab4

Compilation Hierarchy Node                        :          |altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|
ALMs needed [=A-B+C]                              : 76.3 (4.5)
[A] ALMs used in final placement                  : 79.8 (4.5)
[B] Estimate of ALMs recoverable by dense packing : 3.5 (0.0)
[C] Estimate of ALMs unavailable                  : 0.0 (0.0)
ALMs used for memory                              : 0.0 (0.0)
Combinational ALUTs                               : 67 (9)
Dedicated Logic Registers                         : 119 (0)
I/O Registers                                     : 0 (0)
Block Memory Bits                                 : 0
M10Ks                                             : 0
DSP Blocks                                        : 0
Pins                                              : 0
Virtual Pins                                      : 0
Full Hierarchy Name                               : |lab4|QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent
Library Name                                      : QSYS_lab4

Compilation Hierarchy Node                        :             |altera_avalon_sc_fifo:read_rsp_fifo|
ALMs needed [=A-B+C]                              : 53.6 (53.6)
[A] ALMs used in final placement                  : 56.9 (56.9)
[B] Estimate of ALMs recoverable by dense packing : 3.3 (3.3)
[C] Estimate of ALMs unavailable                  : 0.0 (0.0)
ALMs used for memory                              : 0.0 (0.0)
Combinational ALUTs                               : 30 (30)
Dedicated Logic Registers                         : 105 (105)
I/O Registers                                     : 0 (0)
Block Memory Bits                                 : 0
M10Ks                                             : 0
DSP Blocks                                        : 0
Pins                                              : 0
Virtual Pins                                      : 0
Full Hierarchy Name                               : |lab4|QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo
Library Name                                      : QSYS_lab4

Compilation Hierarchy Node                        :             |altera_merlin_burst_uncompressor:read_burst_uncompressor|
ALMs needed [=A-B+C]                              : 18.1 (18.1)
[A] ALMs used in final placement                  : 18.4 (18.4)
[B] Estimate of ALMs recoverable by dense packing : 0.3 (0.3)
[C] Estimate of ALMs unavailable                  : 0.0 (0.0)
ALMs used for memory                              : 0.0 (0.0)
Combinational ALUTs                               : 28 (28)
Dedicated Logic Registers                         : 14 (14)
I/O Registers                                     : 0 (0)
Block Memory Bits                                 : 0
M10Ks                                             : 0
DSP Blocks                                        : 0
Pins                                              : 0
Virtual Pins                                      : 0
Full Hierarchy Name                               : |lab4|QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_merlin_burst_uncompressor:read_burst_uncompressor
Library Name                                      : QSYS_lab4

Compilation Hierarchy Node                        :          |altera_merlin_burst_adapter:hps_0_f2h_axi_slave_rd_burst_adapter|
ALMs needed [=A-B+C]                              : 112.4 (0.0)
[A] ALMs used in final placement                  : 118.6 (0.0)
[B] Estimate of ALMs recoverable by dense packing : 6.2 (0.0)
[C] Estimate of ALMs unavailable                  : 0.0 (0.0)
ALMs used for memory                              : 0.0 (0.0)
Combinational ALUTs                               : 213 (0)
Dedicated Logic Registers                         : 91 (0)
I/O Registers                                     : 0 (0)
Block Memory Bits                                 : 0
M10Ks                                             : 0
DSP Blocks                                        : 0
Pins                                              : 0
Virtual Pins                                      : 0
Full Hierarchy Name                               : |lab4|QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_rd_burst_adapter
Library Name                                      : QSYS_lab4

Compilation Hierarchy Node                        :             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|
ALMs needed [=A-B+C]                              : 112.4 (93.0)
[A] ALMs used in final placement                  : 118.6 (97.0)
[B] Estimate of ALMs recoverable by dense packing : 6.2 (4.0)
[C] Estimate of ALMs unavailable                  : 0.0 (0.0)
ALMs used for memory                              : 0.0 (0.0)
Combinational ALUTs                               : 213 (178)
Dedicated Logic Registers                         : 91 (91)
I/O Registers                                     : 0 (0)
Block Memory Bits                                 : 0
M10Ks                                             : 0
DSP Blocks                                        : 0
Pins                                              : 0
Virtual Pins                                      : 0
Full Hierarchy Name                               : |lab4|QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter
Library Name                                      : QSYS_lab4

Compilation Hierarchy Node                        :                |altera_merlin_burst_adapter_min:the_min|
ALMs needed [=A-B+C]                              : 19.4 (9.2)
[A] ALMs used in final placement                  : 21.6 (10.1)
[B] Estimate of ALMs recoverable by dense packing : 2.2 (0.8)
[C] Estimate of ALMs unavailable                  : 0.0 (0.0)
ALMs used for memory                              : 0.0 (0.0)
Combinational ALUTs                               : 35 (18)
Dedicated Logic Registers                         : 0 (0)
I/O Registers                                     : 0 (0)
Block Memory Bits                                 : 0
M10Ks                                             : 0
DSP Blocks                                        : 0
Pins                                              : 0
Virtual Pins                                      : 0
Full Hierarchy Name                               : |lab4|QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min
Library Name                                      : QSYS_lab4

Compilation Hierarchy Node                        :                   |altera_merlin_burst_adapter_subtractor:ac_sub|
ALMs needed [=A-B+C]                              : 8.2 (0.0)
[A] ALMs used in final placement                  : 9.5 (0.0)
[B] Estimate of ALMs recoverable by dense packing : 1.3 (0.0)
[C] Estimate of ALMs unavailable                  : 0.0 (0.0)
ALMs used for memory                              : 0.0 (0.0)
Combinational ALUTs                               : 14 (0)
Dedicated Logic Registers                         : 0 (0)
I/O Registers                                     : 0 (0)
Block Memory Bits                                 : 0
M10Ks                                             : 0
DSP Blocks                                        : 0
Pins                                              : 0
Virtual Pins                                      : 0
Full Hierarchy Name                               : |lab4|QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub
Library Name                                      : QSYS_lab4

Compilation Hierarchy Node                        :                      |altera_merlin_burst_adapter_adder:subtract|
ALMs needed [=A-B+C]                              : 8.2 (8.2)
[A] ALMs used in final placement                  : 9.5 (9.5)
[B] Estimate of ALMs recoverable by dense packing : 1.3 (1.3)
[C] Estimate of ALMs unavailable                  : 0.0 (0.0)
ALMs used for memory                              : 0.0 (0.0)
Combinational ALUTs                               : 14 (14)
Dedicated Logic Registers                         : 0 (0)
I/O Registers                                     : 0 (0)
Block Memory Bits                                 : 0
M10Ks                                             : 0
DSP Blocks                                        : 0
Pins                                              : 0
Virtual Pins                                      : 0
Full Hierarchy Name                               : |lab4|QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract
Library Name                                      : QSYS_lab4

Compilation Hierarchy Node                        :                   |altera_merlin_burst_adapter_subtractor:da_sub|
ALMs needed [=A-B+C]                              : 2.0 (0.0)
[A] ALMs used in final placement                  : 2.0 (0.0)
[B] Estimate of ALMs recoverable by dense packing : 0.0 (0.0)
[C] Estimate of ALMs unavailable                  : 0.0 (0.0)
ALMs used for memory                              : 0.0 (0.0)
Combinational ALUTs                               : 3 (0)
Dedicated Logic Registers                         : 0 (0)
I/O Registers                                     : 0 (0)
Block Memory Bits                                 : 0
M10Ks                                             : 0
DSP Blocks                                        : 0
Pins                                              : 0
Virtual Pins                                      : 0
Full Hierarchy Name                               : |lab4|QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub
Library Name                                      : QSYS_lab4

Compilation Hierarchy Node                        :                      |altera_merlin_burst_adapter_adder:subtract|
ALMs needed [=A-B+C]                              : 2.0 (2.0)
[A] ALMs used in final placement                  : 2.0 (2.0)
[B] Estimate of ALMs recoverable by dense packing : 0.0 (0.0)
[C] Estimate of ALMs unavailable                  : 0.0 (0.0)
ALMs used for memory                              : 0.0 (0.0)
Combinational ALUTs                               : 3 (3)
Dedicated Logic Registers                         : 0 (0)
I/O Registers                                     : 0 (0)
Block Memory Bits                                 : 0
M10Ks                                             : 0
DSP Blocks                                        : 0
Pins                                              : 0
Virtual Pins                                      : 0
Full Hierarchy Name                               : |lab4|QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract
Library Name                                      : QSYS_lab4

Compilation Hierarchy Node                        :          |altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter|
ALMs needed [=A-B+C]                              : 25.5 (0.0)
[A] ALMs used in final placement                  : 26.3 (0.0)
[B] Estimate of ALMs recoverable by dense packing : 0.8 (0.0)
[C] Estimate of ALMs unavailable                  : 0.0 (0.0)
ALMs used for memory                              : 0.0 (0.0)
Combinational ALUTs                               : 21 (0)
Dedicated Logic Registers                         : 43 (0)
I/O Registers                                     : 0 (0)
Block Memory Bits                                 : 0
M10Ks                                             : 0
DSP Blocks                                        : 0
Pins                                              : 0
Virtual Pins                                      : 0
Full Hierarchy Name                               : |lab4|QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter
Library Name                                      : QSYS_lab4

Compilation Hierarchy Node                        :             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|
ALMs needed [=A-B+C]                              : 25.5 (20.5)
[A] ALMs used in final placement                  : 26.3 (21.2)
[B] Estimate of ALMs recoverable by dense packing : 0.8 (0.8)
[C] Estimate of ALMs unavailable                  : 0.0 (0.0)
ALMs used for memory                              : 0.0 (0.0)
Combinational ALUTs                               : 21 (13)
Dedicated Logic Registers                         : 43 (43)
I/O Registers                                     : 0 (0)
Block Memory Bits                                 : 0
M10Ks                                             : 0
DSP Blocks                                        : 0
Pins                                              : 0
Virtual Pins                                      : 0
Full Hierarchy Name                               : |lab4|QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter
Library Name                                      : QSYS_lab4

Compilation Hierarchy Node                        :                |altera_merlin_burst_adapter_min:the_min|
ALMs needed [=A-B+C]                              : 5.0 (2.6)
[A] ALMs used in final placement                  : 5.1 (2.6)
[B] Estimate of ALMs recoverable by dense packing : 0.1 (0.0)
[C] Estimate of ALMs unavailable                  : 0.0 (0.0)
ALMs used for memory                              : 0.0 (0.0)
Combinational ALUTs                               : 8 (5)
Dedicated Logic Registers                         : 0 (0)
I/O Registers                                     : 0 (0)
Block Memory Bits                                 : 0
M10Ks                                             : 0
DSP Blocks                                        : 0
Pins                                              : 0
Virtual Pins                                      : 0
Full Hierarchy Name                               : |lab4|QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min
Library Name                                      : QSYS_lab4

Compilation Hierarchy Node                        :                   |altera_merlin_burst_adapter_subtractor:da_sub|
ALMs needed [=A-B+C]                              : 2.2 (0.0)
[A] ALMs used in final placement                  : 2.5 (0.0)
[B] Estimate of ALMs recoverable by dense packing : 0.3 (0.0)
[C] Estimate of ALMs unavailable                  : 0.0 (0.0)
ALMs used for memory                              : 0.0 (0.0)
Combinational ALUTs                               : 3 (0)
Dedicated Logic Registers                         : 0 (0)
I/O Registers                                     : 0 (0)
Block Memory Bits                                 : 0
M10Ks                                             : 0
DSP Blocks                                        : 0
Pins                                              : 0
Virtual Pins                                      : 0
Full Hierarchy Name                               : |lab4|QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub
Library Name                                      : QSYS_lab4

Compilation Hierarchy Node                        :                      |altera_merlin_burst_adapter_adder:subtract|
ALMs needed [=A-B+C]                              : 2.2 (2.2)
[A] ALMs used in final placement                  : 2.5 (2.5)
[B] Estimate of ALMs recoverable by dense packing : 0.3 (0.3)
[C] Estimate of ALMs unavailable                  : 0.0 (0.0)
ALMs used for memory                              : 0.0 (0.0)
Combinational ALUTs                               : 3 (3)
Dedicated Logic Registers                         : 0 (0)
I/O Registers                                     : 0 (0)
Block Memory Bits                                 : 0
M10Ks                                             : 0
DSP Blocks                                        : 0
Pins                                              : 0
Virtual Pins                                      : 0
Full Hierarchy Name                               : |lab4|QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract
Library Name                                      : QSYS_lab4

Compilation Hierarchy Node                        :          |altera_merlin_master_agent:alt_vip_vfr_0_avalon_master_agent|
ALMs needed [=A-B+C]                              : 1.6 (1.6)
[A] ALMs used in final placement                  : 1.6 (1.6)
[B] Estimate of ALMs recoverable by dense packing : 0.0 (0.0)
[C] Estimate of ALMs unavailable                  : 0.0 (0.0)
ALMs used for memory                              : 0.0 (0.0)
Combinational ALUTs                               : 4 (4)
Dedicated Logic Registers                         : 0 (0)
I/O Registers                                     : 0 (0)
Block Memory Bits                                 : 0
M10Ks                                             : 0
DSP Blocks                                        : 0
Pins                                              : 0
Virtual Pins                                      : 0
Full Hierarchy Name                               : |lab4|QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:alt_vip_vfr_0_avalon_master_agent
Library Name                                      : QSYS_lab4

Compilation Hierarchy Node                        :          |altera_merlin_master_translator:alt_vip_vfr_0_avalon_master_translator|
ALMs needed [=A-B+C]                              : 33.5 (33.5)
[A] ALMs used in final placement                  : 36.7 (36.7)
[B] Estimate of ALMs recoverable by dense packing : 3.8 (3.8)
[C] Estimate of ALMs unavailable                  : 0.6 (0.6)
ALMs used for memory                              : 0.0 (0.0)
Combinational ALUTs                               : 77 (77)
Dedicated Logic Registers                         : 37 (37)
I/O Registers                                     : 0 (0)
Block Memory Bits                                 : 0
M10Ks                                             : 0
DSP Blocks                                        : 0
Pins                                              : 0
Virtual Pins                                      : 0
Full Hierarchy Name                               : |lab4|QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:alt_vip_vfr_0_avalon_master_translator
Library Name                                      : QSYS_lab4

Compilation Hierarchy Node                        :          |altera_merlin_traffic_limiter:alt_vip_vfr_0_avalon_master_limiter|
ALMs needed [=A-B+C]                              : 5.5 (5.5)
[A] ALMs used in final placement                  : 6.7 (6.7)
[B] Estimate of ALMs recoverable by dense packing : 1.2 (1.2)
[C] Estimate of ALMs unavailable                  : 0.0 (0.0)
ALMs used for memory                              : 0.0 (0.0)
Combinational ALUTs                               : 10 (10)
Dedicated Logic Registers                         : 7 (7)
I/O Registers                                     : 0 (0)
Block Memory Bits                                 : 0
M10Ks                                             : 0
DSP Blocks                                        : 0
Pins                                              : 0
Virtual Pins                                      : 0
Full Hierarchy Name                               : |lab4|QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:alt_vip_vfr_0_avalon_master_limiter
Library Name                                      : QSYS_lab4

Compilation Hierarchy Node                        :       |QSYS_lab4_mm_interconnect_1:mm_interconnect_1|
ALMs needed [=A-B+C]                              : 535.0 (0.0)
[A] ALMs used in final placement                  : 553.6 (0.0)
[B] Estimate of ALMs recoverable by dense packing : 21.6 (0.0)
[C] Estimate of ALMs unavailable                  : 3.0 (0.0)
ALMs used for memory                              : 0.0 (0.0)
Combinational ALUTs                               : 761 (0)
Dedicated Logic Registers                         : 573 (0)
I/O Registers                                     : 0 (0)
Block Memory Bits                                 : 128
M10Ks                                             : 1
DSP Blocks                                        : 0
Pins                                              : 0
Virtual Pins                                      : 0
Full Hierarchy Name                               : |lab4|QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1
Library Name                                      : QSYS_lab4

Compilation Hierarchy Node                        :          |QSYS_lab4_mm_interconnect_1_cmd_mux:cmd_mux|
ALMs needed [=A-B+C]                              : 63.5 (60.8)
[A] ALMs used in final placement                  : 66.0 (63.5)
[B] Estimate of ALMs recoverable by dense packing : 2.7 (2.9)
[C] Estimate of ALMs unavailable                  : 0.2 (0.2)
ALMs used for memory                              : 0.0 (0.0)
Combinational ALUTs                               : 126 (121)
Dedicated Logic Registers                         : 6 (3)
I/O Registers                                     : 0 (0)
Block Memory Bits                                 : 0
M10Ks                                             : 0
DSP Blocks                                        : 0
Pins                                              : 0
Virtual Pins                                      : 0
Full Hierarchy Name                               : |lab4|QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|QSYS_lab4_mm_interconnect_1_cmd_mux:cmd_mux
Library Name                                      : QSYS_lab4

Compilation Hierarchy Node                        :             |altera_merlin_arbitrator:arb|
ALMs needed [=A-B+C]                              : 2.6 (2.6)
[A] ALMs used in final placement                  : 2.5 (2.5)
[B] Estimate of ALMs recoverable by dense packing : 0.0 (0.0)
[C] Estimate of ALMs unavailable                  : 0.1 (0.1)
ALMs used for memory                              : 0.0 (0.0)
Combinational ALUTs                               : 5 (5)
Dedicated Logic Registers                         : 3 (3)
I/O Registers                                     : 0 (0)
Block Memory Bits                                 : 0
M10Ks                                             : 0
DSP Blocks                                        : 0
Pins                                              : 0
Virtual Pins                                      : 0
Full Hierarchy Name                               : |lab4|QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|QSYS_lab4_mm_interconnect_1_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb
Library Name                                      : QSYS_lab4

Compilation Hierarchy Node                        :          |QSYS_lab4_mm_interconnect_1_rsp_demux:rsp_demux|
ALMs needed [=A-B+C]                              : 1.5 (1.5)
[A] ALMs used in final placement                  : 1.5 (1.5)
[B] Estimate of ALMs recoverable by dense packing : 0.0 (0.0)
[C] Estimate of ALMs unavailable                  : 0.0 (0.0)
ALMs used for memory                              : 0.0 (0.0)
Combinational ALUTs                               : 3 (3)
Dedicated Logic Registers                         : 0 (0)
I/O Registers                                     : 0 (0)
Block Memory Bits                                 : 0
M10Ks                                             : 0
DSP Blocks                                        : 0
Pins                                              : 0
Virtual Pins                                      : 0
Full Hierarchy Name                               : |lab4|QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|QSYS_lab4_mm_interconnect_1_rsp_demux:rsp_demux
Library Name                                      : QSYS_lab4

Compilation Hierarchy Node                        :          |altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|
ALMs needed [=A-B+C]                              : 8.7 (8.7)
[A] ALMs used in final placement                  : 8.7 (8.7)
[B] Estimate of ALMs recoverable by dense packing : 0.0 (0.0)
[C] Estimate of ALMs unavailable                  : 0.0 (0.0)
ALMs used for memory                              : 0.0 (0.0)
Combinational ALUTs                               : 14 (14)
Dedicated Logic Registers                         : 13 (13)
I/O Registers                                     : 0 (0)
Block Memory Bits                                 : 128
M10Ks                                             : 1
DSP Blocks                                        : 0
Pins                                              : 0
Virtual Pins                                      : 0
Full Hierarchy Name                               : |lab4|QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo
Library Name                                      : QSYS_lab4

Compilation Hierarchy Node                        :             |altsyncram:mem_rtl_0|
ALMs needed [=A-B+C]                              : 0.0 (0.0)
[A] ALMs used in final placement                  : 0.0 (0.0)
[B] Estimate of ALMs recoverable by dense packing : 0.0 (0.0)
[C] Estimate of ALMs unavailable                  : 0.0 (0.0)
ALMs used for memory                              : 0.0 (0.0)
Combinational ALUTs                               : 0 (0)
Dedicated Logic Registers                         : 0 (0)
I/O Registers                                     : 0 (0)
Block Memory Bits                                 : 128
M10Ks                                             : 1
DSP Blocks                                        : 0
Pins                                              : 0
Virtual Pins                                      : 0
Full Hierarchy Name                               : |lab4|QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0
Library Name                                      : work

Compilation Hierarchy Node                        :                |altsyncram_40n1:auto_generated|
ALMs needed [=A-B+C]                              : 0.0 (0.0)
[A] ALMs used in final placement                  : 0.0 (0.0)
[B] Estimate of ALMs recoverable by dense packing : 0.0 (0.0)
[C] Estimate of ALMs unavailable                  : 0.0 (0.0)
ALMs used for memory                              : 0.0 (0.0)
Combinational ALUTs                               : 0 (0)
Dedicated Logic Registers                         : 0 (0)
I/O Registers                                     : 0 (0)
Block Memory Bits                                 : 128
M10Ks                                             : 1
DSP Blocks                                        : 0
Pins                                              : 0
Virtual Pins                                      : 0
Full Hierarchy Name                               : |lab4|QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated
Library Name                                      : work

Compilation Hierarchy Node                        :          |altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|
ALMs needed [=A-B+C]                              : 129.8 (129.8)
[A] ALMs used in final placement                  : 139.8 (139.8)
[B] Estimate of ALMs recoverable by dense packing : 11.1 (11.1)
[C] Estimate of ALMs unavailable                  : 1.0 (1.0)
ALMs used for memory                              : 0.0 (0.0)
Combinational ALUTs                               : 52 (52)
Dedicated Logic Registers                         : 281 (281)
I/O Registers                                     : 0 (0)
Block Memory Bits                                 : 0
M10Ks                                             : 0
DSP Blocks                                        : 0
Pins                                              : 0
Virtual Pins                                      : 0
Full Hierarchy Name                               : |lab4|QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo
Library Name                                      : QSYS_lab4

Compilation Hierarchy Node                        :          |altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|
ALMs needed [=A-B+C]                              : 68.2 (30.7)
[A] ALMs used in final placement                  : 68.7 (30.7)
[B] Estimate of ALMs recoverable by dense packing : 0.5 (0.0)
[C] Estimate of ALMs unavailable                  : 0.0 (0.0)
ALMs used for memory                              : 0.0 (0.0)
Combinational ALUTs                               : 126 (57)
Dedicated Logic Registers                         : 36 (8)
I/O Registers                                     : 0 (0)
Block Memory Bits                                 : 0
M10Ks                                             : 0
DSP Blocks                                        : 0
Pins                                              : 0
Virtual Pins                                      : 0
Full Hierarchy Name                               : |lab4|QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent
Library Name                                      : QSYS_lab4

Compilation Hierarchy Node                        :             |altera_merlin_address_alignment:align_address_to_size|
ALMs needed [=A-B+C]                              : 37.3 (37.3)
[A] ALMs used in final placement                  : 38.0 (38.0)
[B] Estimate of ALMs recoverable by dense packing : 0.7 (0.7)
[C] Estimate of ALMs unavailable                  : 0.0 (0.0)
ALMs used for memory                              : 0.0 (0.0)
Combinational ALUTs                               : 69 (69)
Dedicated Logic Registers                         : 28 (28)
I/O Registers                                     : 0 (0)
Block Memory Bits                                 : 0
M10Ks                                             : 0
DSP Blocks                                        : 0
Pins                                              : 0
Virtual Pins                                      : 0
Full Hierarchy Name                               : |lab4|QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size
Library Name                                      : QSYS_lab4

Compilation Hierarchy Node                        :          |altera_merlin_burst_adapter:sdram_s1_burst_adapter|
ALMs needed [=A-B+C]                              : 103.6 (0.0)
[A] ALMs used in final placement                  : 107.3 (0.0)
[B] Estimate of ALMs recoverable by dense packing : 4.4 (0.0)
[C] Estimate of ALMs unavailable                  : 0.7 (0.0)
ALMs used for memory                              : 0.0 (0.0)
Combinational ALUTs                               : 144 (0)
Dedicated Logic Registers                         : 130 (0)
I/O Registers                                     : 0 (0)
Block Memory Bits                                 : 0
M10Ks                                             : 0
DSP Blocks                                        : 0
Pins                                              : 0
Virtual Pins                                      : 0
Full Hierarchy Name                               : |lab4|QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter
Library Name                                      : QSYS_lab4

Compilation Hierarchy Node                        :             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|
ALMs needed [=A-B+C]                              : 103.6 (103.1)
[A] ALMs used in final placement                  : 107.3 (107.1)
[B] Estimate of ALMs recoverable by dense packing : 4.4 (4.7)
[C] Estimate of ALMs unavailable                  : 0.7 (0.7)
ALMs used for memory                              : 0.0 (0.0)
Combinational ALUTs                               : 144 (143)
Dedicated Logic Registers                         : 130 (130)
I/O Registers                                     : 0 (0)
Block Memory Bits                                 : 0
M10Ks                                             : 0
DSP Blocks                                        : 0
Pins                                              : 0
Virtual Pins                                      : 0
Full Hierarchy Name                               : |lab4|QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter
Library Name                                      : QSYS_lab4

Compilation Hierarchy Node                        :                |altera_merlin_address_alignment:align_address_to_size|
ALMs needed [=A-B+C]                              : 0.2 (0.2)
[A] ALMs used in final placement                  : 0.2 (0.2)
[B] Estimate of ALMs recoverable by dense packing : 0.0 (0.0)
[C] Estimate of ALMs unavailable                  : 0.0 (0.0)
ALMs used for memory                              : 0.0 (0.0)
Combinational ALUTs                               : 1 (1)
Dedicated Logic Registers                         : 0 (0)
I/O Registers                                     : 0 (0)
Block Memory Bits                                 : 0
M10Ks                                             : 0
DSP Blocks                                        : 0
Pins                                              : 0
Virtual Pins                                      : 0
Full Hierarchy Name                               : |lab4|QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size
Library Name                                      : QSYS_lab4

Compilation Hierarchy Node                        :          |altera_merlin_slave_agent:sdram_s1_agent|
ALMs needed [=A-B+C]                              : 29.1 (3.1)
[A] ALMs used in final placement                  : 29.3 (3.3)
[B] Estimate of ALMs recoverable by dense packing : 0.2 (0.2)
[C] Estimate of ALMs unavailable                  : 0.0 (0.0)
ALMs used for memory                              : 0.0 (0.0)
Combinational ALUTs                               : 54 (6)
Dedicated Logic Registers                         : 15 (0)
I/O Registers                                     : 0 (0)
Block Memory Bits                                 : 0
M10Ks                                             : 0
DSP Blocks                                        : 0
Pins                                              : 0
Virtual Pins                                      : 0
Full Hierarchy Name                               : |lab4|QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sdram_s1_agent
Library Name                                      : QSYS_lab4

Compilation Hierarchy Node                        :             |altera_merlin_burst_uncompressor:uncompressor|
ALMs needed [=A-B+C]                              : 26.0 (26.0)
[A] ALMs used in final placement                  : 26.0 (26.0)
[B] Estimate of ALMs recoverable by dense packing : 0.0 (0.0)
[C] Estimate of ALMs unavailable                  : 0.0 (0.0)
ALMs used for memory                              : 0.0 (0.0)
Combinational ALUTs                               : 48 (48)
Dedicated Logic Registers                         : 15 (15)
I/O Registers                                     : 0 (0)
Block Memory Bits                                 : 0
M10Ks                                             : 0
DSP Blocks                                        : 0
Pins                                              : 0
Virtual Pins                                      : 0
Full Hierarchy Name                               : |lab4|QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor
Library Name                                      : QSYS_lab4

Compilation Hierarchy Node                        :          |altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|
ALMs needed [=A-B+C]                              : 66.0 (66.0)
[A] ALMs used in final placement                  : 68.0 (68.0)
[B] Estimate of ALMs recoverable by dense packing : 2.6 (2.6)
[C] Estimate of ALMs unavailable                  : 0.6 (0.6)
ALMs used for memory                              : 0.0 (0.0)
Combinational ALUTs                               : 117 (117)
Dedicated Logic Registers                         : 44 (44)
I/O Registers                                     : 0 (0)
Block Memory Bits                                 : 0
M10Ks                                             : 0
DSP Blocks                                        : 0
Pins                                              : 0
Virtual Pins                                      : 0
Full Hierarchy Name                               : |lab4|QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter
Library Name                                      : QSYS_lab4

Compilation Hierarchy Node                        :          |altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|
ALMs needed [=A-B+C]                              : 64.7 (64.7)
[A] ALMs used in final placement                  : 64.2 (64.2)
[B] Estimate of ALMs recoverable by dense packing : 0.0 (0.0)
[C] Estimate of ALMs unavailable                  : 0.5 (0.5)
ALMs used for memory                              : 0.0 (0.0)
Combinational ALUTs                               : 125 (125)
Dedicated Logic Registers                         : 48 (48)
I/O Registers                                     : 0 (0)
Block Memory Bits                                 : 0
M10Ks                                             : 0
DSP Blocks                                        : 0
Pins                                              : 0
Virtual Pins                                      : 0
Full Hierarchy Name                               : |lab4|QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter
Library Name                                      : QSYS_lab4

Compilation Hierarchy Node                        :       |QSYS_lab4_mm_interconnect_2:mm_interconnect_2|
ALMs needed [=A-B+C]                              : 716.5 (0.0)
[A] ALMs used in final placement                  : 850.2 (0.0)
[B] Estimate of ALMs recoverable by dense packing : 134.7 (0.0)
[C] Estimate of ALMs unavailable                  : 1.0 (0.0)
ALMs used for memory                              : 0.0 (0.0)
Combinational ALUTs                               : 1173 (0)
Dedicated Logic Registers                         : 1240 (0)
I/O Registers                                     : 0 (0)
Block Memory Bits                                 : 0
M10Ks                                             : 0
DSP Blocks                                        : 0
Pins                                              : 0
Virtual Pins                                      : 0
Full Hierarchy Name                               : |lab4|QSYS_lab4:u0|QSYS_lab4_mm_interconnect_2:mm_interconnect_2
Library Name                                      : QSYS_lab4

Compilation Hierarchy Node                        :          |QSYS_lab4_mm_interconnect_2_cmd_demux:cmd_demux|
ALMs needed [=A-B+C]                              : 4.0 (4.0)
[A] ALMs used in final placement                  : 4.3 (4.3)
[B] Estimate of ALMs recoverable by dense packing : 0.3 (0.3)
[C] Estimate of ALMs unavailable                  : 0.0 (0.0)
ALMs used for memory                              : 0.0 (0.0)
Combinational ALUTs                               : 8 (8)
Dedicated Logic Registers                         : 0 (0)
I/O Registers                                     : 0 (0)
Block Memory Bits                                 : 0
M10Ks                                             : 0
DSP Blocks                                        : 0
Pins                                              : 0
Virtual Pins                                      : 0
Full Hierarchy Name                               : |lab4|QSYS_lab4:u0|QSYS_lab4_mm_interconnect_2:mm_interconnect_2|QSYS_lab4_mm_interconnect_2_cmd_demux:cmd_demux
Library Name                                      : QSYS_lab4

Compilation Hierarchy Node                        :          |QSYS_lab4_mm_interconnect_2_cmd_demux:cmd_demux_001|
ALMs needed [=A-B+C]                              : 5.8 (5.8)
[A] ALMs used in final placement                  : 5.9 (5.9)
[B] Estimate of ALMs recoverable by dense packing : 0.1 (0.1)
[C] Estimate of ALMs unavailable                  : 0.0 (0.0)
ALMs used for memory                              : 0.0 (0.0)
Combinational ALUTs                               : 10 (10)
Dedicated Logic Registers                         : 0 (0)
I/O Registers                                     : 0 (0)
Block Memory Bits                                 : 0
M10Ks                                             : 0
DSP Blocks                                        : 0
Pins                                              : 0
Virtual Pins                                      : 0
Full Hierarchy Name                               : |lab4|QSYS_lab4:u0|QSYS_lab4_mm_interconnect_2:mm_interconnect_2|QSYS_lab4_mm_interconnect_2_cmd_demux:cmd_demux_001
Library Name                                      : QSYS_lab4

Compilation Hierarchy Node                        :          |QSYS_lab4_mm_interconnect_2_cmd_mux:cmd_mux|
ALMs needed [=A-B+C]                              : 13.8 (10.5)
[A] ALMs used in final placement                  : 14.7 (11.5)
[B] Estimate of ALMs recoverable by dense packing : 1.0 (1.0)
[C] Estimate of ALMs unavailable                  : 0.0 (0.0)
ALMs used for memory                              : 0.0 (0.0)
Combinational ALUTs                               : 41 (36)
Dedicated Logic Registers                         : 5 (3)
I/O Registers                                     : 0 (0)
Block Memory Bits                                 : 0
M10Ks                                             : 0
DSP Blocks                                        : 0
Pins                                              : 0
Virtual Pins                                      : 0
Full Hierarchy Name                               : |lab4|QSYS_lab4:u0|QSYS_lab4_mm_interconnect_2:mm_interconnect_2|QSYS_lab4_mm_interconnect_2_cmd_mux:cmd_mux
Library Name                                      : QSYS_lab4

Compilation Hierarchy Node                        :             |altera_merlin_arbitrator:arb|
ALMs needed [=A-B+C]                              : 3.2 (3.2)
[A] ALMs used in final placement                  : 3.2 (3.2)
[B] Estimate of ALMs recoverable by dense packing : 0.0 (0.0)
[C] Estimate of ALMs unavailable                  : 0.0 (0.0)
ALMs used for memory                              : 0.0 (0.0)
Combinational ALUTs                               : 5 (5)
Dedicated Logic Registers                         : 2 (2)
I/O Registers                                     : 0 (0)
Block Memory Bits                                 : 0
M10Ks                                             : 0
DSP Blocks                                        : 0
Pins                                              : 0
Virtual Pins                                      : 0
Full Hierarchy Name                               : |lab4|QSYS_lab4:u0|QSYS_lab4_mm_interconnect_2:mm_interconnect_2|QSYS_lab4_mm_interconnect_2_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb
Library Name                                      : QSYS_lab4

Compilation Hierarchy Node                        :          |QSYS_lab4_mm_interconnect_2_cmd_mux:cmd_mux_001|
ALMs needed [=A-B+C]                              : 20.1 (17.9)
[A] ALMs used in final placement                  : 20.6 (18.5)
[B] Estimate of ALMs recoverable by dense packing : 0.6 (0.6)
[C] Estimate of ALMs unavailable                  : 0.0 (0.0)
ALMs used for memory                              : 0.0 (0.0)
Combinational ALUTs                               : 70 (65)
Dedicated Logic Registers                         : 5 (3)
I/O Registers                                     : 0 (0)
Block Memory Bits                                 : 0
M10Ks                                             : 0
DSP Blocks                                        : 0
Pins                                              : 0
Virtual Pins                                      : 0
Full Hierarchy Name                               : |lab4|QSYS_lab4:u0|QSYS_lab4_mm_interconnect_2:mm_interconnect_2|QSYS_lab4_mm_interconnect_2_cmd_mux:cmd_mux_001
Library Name                                      : QSYS_lab4

Compilation Hierarchy Node                        :             |altera_merlin_arbitrator:arb|
ALMs needed [=A-B+C]                              : 2.2 (2.2)
[A] ALMs used in final placement                  : 2.2 (2.2)
[B] Estimate of ALMs recoverable by dense packing : 0.0 (0.0)
[C] Estimate of ALMs unavailable                  : 0.0 (0.0)
ALMs used for memory                              : 0.0 (0.0)
Combinational ALUTs                               : 5 (5)
Dedicated Logic Registers                         : 2 (2)
I/O Registers                                     : 0 (0)
Block Memory Bits                                 : 0
M10Ks                                             : 0
DSP Blocks                                        : 0
Pins                                              : 0
Virtual Pins                                      : 0
Full Hierarchy Name                               : |lab4|QSYS_lab4:u0|QSYS_lab4_mm_interconnect_2:mm_interconnect_2|QSYS_lab4_mm_interconnect_2_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb
Library Name                                      : QSYS_lab4

Compilation Hierarchy Node                        :          |QSYS_lab4_mm_interconnect_2_cmd_mux:cmd_mux_002|
ALMs needed [=A-B+C]                              : 5.7 (5.7)
[A] ALMs used in final placement                  : 5.8 (5.8)
[B] Estimate of ALMs recoverable by dense packing : 0.1 (0.1)
[C] Estimate of ALMs unavailable                  : 0.0 (0.0)
ALMs used for memory                              : 0.0 (0.0)
Combinational ALUTs                               : 19 (19)
Dedicated Logic Registers                         : 2 (2)
I/O Registers                                     : 0 (0)
Block Memory Bits                                 : 0
M10Ks                                             : 0
DSP Blocks                                        : 0
Pins                                              : 0
Virtual Pins                                      : 0
Full Hierarchy Name                               : |lab4|QSYS_lab4:u0|QSYS_lab4_mm_interconnect_2:mm_interconnect_2|QSYS_lab4_mm_interconnect_2_cmd_mux:cmd_mux_002
Library Name                                      : QSYS_lab4

Compilation Hierarchy Node                        :          |QSYS_lab4_mm_interconnect_2_cmd_mux:cmd_mux_003|
ALMs needed [=A-B+C]                              : 5.2 (5.2)
[A] ALMs used in final placement                  : 5.3 (5.3)
[B] Estimate of ALMs recoverable by dense packing : 0.1 (0.1)
[C] Estimate of ALMs unavailable                  : 0.0 (0.0)
ALMs used for memory                              : 0.0 (0.0)
Combinational ALUTs                               : 19 (19)
Dedicated Logic Registers                         : 2 (2)
I/O Registers                                     : 0 (0)
Block Memory Bits                                 : 0
M10Ks                                             : 0
DSP Blocks                                        : 0
Pins                                              : 0
Virtual Pins                                      : 0
Full Hierarchy Name                               : |lab4|QSYS_lab4:u0|QSYS_lab4_mm_interconnect_2:mm_interconnect_2|QSYS_lab4_mm_interconnect_2_cmd_mux:cmd_mux_003
Library Name                                      : QSYS_lab4

Compilation Hierarchy Node                        :          |QSYS_lab4_mm_interconnect_2_cmd_mux:cmd_mux_004|
ALMs needed [=A-B+C]                              : 13.8 (11.3)
[A] ALMs used in final placement                  : 15.3 (12.8)
[B] Estimate of ALMs recoverable by dense packing : 1.5 (1.5)
[C] Estimate of ALMs unavailable                  : 0.0 (0.0)
ALMs used for memory                              : 0.0 (0.0)
Combinational ALUTs                               : 43 (38)
Dedicated Logic Registers                         : 6 (4)
I/O Registers                                     : 0 (0)
Block Memory Bits                                 : 0
M10Ks                                             : 0
DSP Blocks                                        : 0
Pins                                              : 0
Virtual Pins                                      : 0
Full Hierarchy Name                               : |lab4|QSYS_lab4:u0|QSYS_lab4_mm_interconnect_2:mm_interconnect_2|QSYS_lab4_mm_interconnect_2_cmd_mux:cmd_mux_004
Library Name                                      : QSYS_lab4

Compilation Hierarchy Node                        :             |altera_merlin_arbitrator:arb|
ALMs needed [=A-B+C]                              : 2.6 (2.6)
[A] ALMs used in final placement                  : 2.6 (2.6)
[B] Estimate of ALMs recoverable by dense packing : 0.0 (0.0)
[C] Estimate of ALMs unavailable                  : 0.0 (0.0)
ALMs used for memory                              : 0.0 (0.0)
Combinational ALUTs                               : 5 (5)
Dedicated Logic Registers                         : 2 (2)
I/O Registers                                     : 0 (0)
Block Memory Bits                                 : 0
M10Ks                                             : 0
DSP Blocks                                        : 0
Pins                                              : 0
Virtual Pins                                      : 0
Full Hierarchy Name                               : |lab4|QSYS_lab4:u0|QSYS_lab4_mm_interconnect_2:mm_interconnect_2|QSYS_lab4_mm_interconnect_2_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb
Library Name                                      : QSYS_lab4

Compilation Hierarchy Node                        :          |QSYS_lab4_mm_interconnect_2_router:router|
ALMs needed [=A-B+C]                              : 3.7 (3.7)
[A] ALMs used in final placement                  : 3.7 (3.7)
[B] Estimate of ALMs recoverable by dense packing : 0.0 (0.0)
[C] Estimate of ALMs unavailable                  : 0.0 (0.0)
ALMs used for memory                              : 0.0 (0.0)
Combinational ALUTs                               : 6 (6)
Dedicated Logic Registers                         : 0 (0)
I/O Registers                                     : 0 (0)
Block Memory Bits                                 : 0
M10Ks                                             : 0
DSP Blocks                                        : 0
Pins                                              : 0
Virtual Pins                                      : 0
Full Hierarchy Name                               : |lab4|QSYS_lab4:u0|QSYS_lab4_mm_interconnect_2:mm_interconnect_2|QSYS_lab4_mm_interconnect_2_router:router
Library Name                                      : QSYS_lab4

Compilation Hierarchy Node                        :          |QSYS_lab4_mm_interconnect_2_router:router_001|
ALMs needed [=A-B+C]                              : 2.3 (2.3)
[A] ALMs used in final placement                  : 3.2 (3.2)
[B] Estimate of ALMs recoverable by dense packing : 0.8 (0.8)
[C] Estimate of ALMs unavailable                  : 0.0 (0.0)
ALMs used for memory                              : 0.0 (0.0)
Combinational ALUTs                               : 8 (8)
Dedicated Logic Registers                         : 0 (0)
I/O Registers                                     : 0 (0)
Block Memory Bits                                 : 0
M10Ks                                             : 0
DSP Blocks                                        : 0
Pins                                              : 0
Virtual Pins                                      : 0
Full Hierarchy Name                               : |lab4|QSYS_lab4:u0|QSYS_lab4_mm_interconnect_2:mm_interconnect_2|QSYS_lab4_mm_interconnect_2_router:router_001
Library Name                                      : QSYS_lab4

Compilation Hierarchy Node                        :          |QSYS_lab4_mm_interconnect_2_router_002:router_003|
ALMs needed [=A-B+C]                              : 0.2 (0.2)
[A] ALMs used in final placement                  : 0.2 (0.2)
[B] Estimate of ALMs recoverable by dense packing : 0.0 (0.0)
[C] Estimate of ALMs unavailable                  : 0.0 (0.0)
ALMs used for memory                              : 0.0 (0.0)
Combinational ALUTs                               : 1 (1)
Dedicated Logic Registers                         : 0 (0)
I/O Registers                                     : 0 (0)
Block Memory Bits                                 : 0
M10Ks                                             : 0
DSP Blocks                                        : 0
Pins                                              : 0
Virtual Pins                                      : 0
Full Hierarchy Name                               : |lab4|QSYS_lab4:u0|QSYS_lab4_mm_interconnect_2:mm_interconnect_2|QSYS_lab4_mm_interconnect_2_router_002:router_003
Library Name                                      : QSYS_lab4

Compilation Hierarchy Node                        :          |QSYS_lab4_mm_interconnect_2_rsp_demux:rsp_demux|
ALMs needed [=A-B+C]                              : 1.5 (1.5)
[A] ALMs used in final placement                  : 1.8 (1.8)
[B] Estimate of ALMs recoverable by dense packing : 0.3 (0.3)
[C] Estimate of ALMs unavailable                  : 0.0 (0.0)
ALMs used for memory                              : 0.0 (0.0)
Combinational ALUTs                               : 3 (3)
Dedicated Logic Registers                         : 0 (0)
I/O Registers                                     : 0 (0)
Block Memory Bits                                 : 0
M10Ks                                             : 0
DSP Blocks                                        : 0
Pins                                              : 0
Virtual Pins                                      : 0
Full Hierarchy Name                               : |lab4|QSYS_lab4:u0|QSYS_lab4_mm_interconnect_2:mm_interconnect_2|QSYS_lab4_mm_interconnect_2_rsp_demux:rsp_demux
Library Name                                      : QSYS_lab4

Compilation Hierarchy Node                        :          |QSYS_lab4_mm_interconnect_2_rsp_demux:rsp_demux_004|
ALMs needed [=A-B+C]                              : 1.4 (1.4)
[A] ALMs used in final placement                  : 1.5 (1.5)
[B] Estimate of ALMs recoverable by dense packing : 0.1 (0.1)
[C] Estimate of ALMs unavailable                  : 0.0 (0.0)
ALMs used for memory                              : 0.0 (0.0)
Combinational ALUTs                               : 3 (3)
Dedicated Logic Registers                         : 0 (0)
I/O Registers                                     : 0 (0)
Block Memory Bits                                 : 0
M10Ks                                             : 0
DSP Blocks                                        : 0
Pins                                              : 0
Virtual Pins                                      : 0
Full Hierarchy Name                               : |lab4|QSYS_lab4:u0|QSYS_lab4_mm_interconnect_2:mm_interconnect_2|QSYS_lab4_mm_interconnect_2_rsp_demux:rsp_demux_004
Library Name                                      : QSYS_lab4

Compilation Hierarchy Node                        :          |QSYS_lab4_mm_interconnect_2_rsp_demux_001:rsp_demux_001|
ALMs needed [=A-B+C]                              : 0.5 (0.5)
[A] ALMs used in final placement                  : 0.5 (0.5)
[B] Estimate of ALMs recoverable by dense packing : 0.0 (0.0)
[C] Estimate of ALMs unavailable                  : 0.0 (0.0)
ALMs used for memory                              : 0.0 (0.0)
Combinational ALUTs                               : 1 (1)
Dedicated Logic Registers                         : 0 (0)
I/O Registers                                     : 0 (0)
Block Memory Bits                                 : 0
M10Ks                                             : 0
DSP Blocks                                        : 0
Pins                                              : 0
Virtual Pins                                      : 0
Full Hierarchy Name                               : |lab4|QSYS_lab4:u0|QSYS_lab4_mm_interconnect_2:mm_interconnect_2|QSYS_lab4_mm_interconnect_2_rsp_demux_001:rsp_demux_001
Library Name                                      : QSYS_lab4

Compilation Hierarchy Node                        :          |QSYS_lab4_mm_interconnect_2_rsp_mux:rsp_mux|
ALMs needed [=A-B+C]                              : 7.7 (7.7)
[A] ALMs used in final placement                  : 8.2 (8.2)
[B] Estimate of ALMs recoverable by dense packing : 0.5 (0.5)
[C] Estimate of ALMs unavailable                  : 0.0 (0.0)
ALMs used for memory                              : 0.0 (0.0)
Combinational ALUTs                               : 13 (13)
Dedicated Logic Registers                         : 0 (0)
I/O Registers                                     : 0 (0)
Block Memory Bits                                 : 0
M10Ks                                             : 0
DSP Blocks                                        : 0
Pins                                              : 0
Virtual Pins                                      : 0
Full Hierarchy Name                               : |lab4|QSYS_lab4:u0|QSYS_lab4_mm_interconnect_2:mm_interconnect_2|QSYS_lab4_mm_interconnect_2_rsp_mux:rsp_mux
Library Name                                      : QSYS_lab4

Compilation Hierarchy Node                        :          |QSYS_lab4_mm_interconnect_2_rsp_mux:rsp_mux_001|
ALMs needed [=A-B+C]                              : 37.0 (37.0)
[A] ALMs used in final placement                  : 39.1 (39.1)
[B] Estimate of ALMs recoverable by dense packing : 2.2 (2.2)
[C] Estimate of ALMs unavailable                  : 0.1 (0.1)
ALMs used for memory                              : 0.0 (0.0)
Combinational ALUTs                               : 103 (103)
Dedicated Logic Registers                         : 0 (0)
I/O Registers                                     : 0 (0)
Block Memory Bits                                 : 0
M10Ks                                             : 0
DSP Blocks                                        : 0
Pins                                              : 0
Virtual Pins                                      : 0
Full Hierarchy Name                               : |lab4|QSYS_lab4:u0|QSYS_lab4_mm_interconnect_2:mm_interconnect_2|QSYS_lab4_mm_interconnect_2_rsp_mux:rsp_mux_001
Library Name                                      : QSYS_lab4

Compilation Hierarchy Node                        :          |altera_avalon_sc_fifo:alt_vip_vfr_0_avalon_slave_agent_rdata_fifo|
ALMs needed [=A-B+C]                              : 24.0 (24.0)
[A] ALMs used in final placement                  : 30.7 (30.7)
[B] Estimate of ALMs recoverable by dense packing : 6.7 (6.7)
[C] Estimate of ALMs unavailable                  : 0.0 (0.0)
ALMs used for memory                              : 0.0 (0.0)
Combinational ALUTs                               : 38 (38)
Dedicated Logic Registers                         : 68 (68)
I/O Registers                                     : 0 (0)
Block Memory Bits                                 : 0
M10Ks                                             : 0
DSP Blocks                                        : 0
Pins                                              : 0
Virtual Pins                                      : 0
Full Hierarchy Name                               : |lab4|QSYS_lab4:u0|QSYS_lab4_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:alt_vip_vfr_0_avalon_slave_agent_rdata_fifo
Library Name                                      : QSYS_lab4

Compilation Hierarchy Node                        :          |altera_avalon_sc_fifo:alt_vip_vfr_0_avalon_slave_agent_rsp_fifo|
ALMs needed [=A-B+C]                              : 21.3 (21.3)
[A] ALMs used in final placement                  : 25.6 (25.6)
[B] Estimate of ALMs recoverable by dense packing : 4.2 (4.2)
[C] Estimate of ALMs unavailable                  : 0.0 (0.0)
ALMs used for memory                              : 0.0 (0.0)
Combinational ALUTs                               : 28 (28)
Dedicated Logic Registers                         : 48 (48)
I/O Registers                                     : 0 (0)
Block Memory Bits                                 : 0
M10Ks                                             : 0
DSP Blocks                                        : 0
Pins                                              : 0
Virtual Pins                                      : 0
Full Hierarchy Name                               : |lab4|QSYS_lab4:u0|QSYS_lab4_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:alt_vip_vfr_0_avalon_slave_agent_rsp_fifo
Library Name                                      : QSYS_lab4

Compilation Hierarchy Node                        :          |altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|
ALMs needed [=A-B+C]                              : 19.0 (19.0)
[A] ALMs used in final placement                  : 19.0 (19.0)
[B] Estimate of ALMs recoverable by dense packing : 0.1 (0.1)
[C] Estimate of ALMs unavailable                  : 0.1 (0.1)
ALMs used for memory                              : 0.0 (0.0)
Combinational ALUTs                               : 27 (27)
Dedicated Logic Registers                         : 47 (47)
I/O Registers                                     : 0 (0)
Block Memory Bits                                 : 0
M10Ks                                             : 0
DSP Blocks                                        : 0
Pins                                              : 0
Virtual Pins                                      : 0
Full Hierarchy Name                               : |lab4|QSYS_lab4:u0|QSYS_lab4_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo
Library Name                                      : QSYS_lab4

Compilation Hierarchy Node                        :          |altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|
ALMs needed [=A-B+C]                              : 19.3 (19.3)
[A] ALMs used in final placement                  : 22.3 (22.3)
[B] Estimate of ALMs recoverable by dense packing : 3.2 (3.2)
[C] Estimate of ALMs unavailable                  : 0.2 (0.2)
ALMs used for memory                              : 0.0 (0.0)
Combinational ALUTs                               : 28 (28)
Dedicated Logic Registers                         : 45 (45)
I/O Registers                                     : 0 (0)
Block Memory Bits                                 : 0
M10Ks                                             : 0
DSP Blocks                                        : 0
Pins                                              : 0
Virtual Pins                                      : 0
Full Hierarchy Name                               : |lab4|QSYS_lab4:u0|QSYS_lab4_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo
Library Name                                      : QSYS_lab4

Compilation Hierarchy Node                        :          |altera_avalon_sc_fifo:leds_s1_agent_rdata_fifo|
ALMs needed [=A-B+C]                              : 9.8 (9.8)
[A] ALMs used in final placement                  : 9.8 (9.8)
[B] Estimate of ALMs recoverable by dense packing : 0.0 (0.0)
[C] Estimate of ALMs unavailable                  : 0.0 (0.0)
ALMs used for memory                              : 0.0 (0.0)
Combinational ALUTs                               : 15 (15)
Dedicated Logic Registers                         : 22 (22)
I/O Registers                                     : 0 (0)
Block Memory Bits                                 : 0
M10Ks                                             : 0
DSP Blocks                                        : 0
Pins                                              : 0
Virtual Pins                                      : 0
Full Hierarchy Name                               : |lab4|QSYS_lab4:u0|QSYS_lab4_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:leds_s1_agent_rdata_fifo
Library Name                                      : QSYS_lab4

Compilation Hierarchy Node                        :          |altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|
ALMs needed [=A-B+C]                              : 19.8 (19.8)
[A] ALMs used in final placement                  : 22.8 (22.8)
[B] Estimate of ALMs recoverable by dense packing : 3.0 (3.0)
[C] Estimate of ALMs unavailable                  : 0.0 (0.0)
ALMs used for memory                              : 0.0 (0.0)
Combinational ALUTs                               : 27 (27)
Dedicated Logic Registers                         : 45 (45)
I/O Registers                                     : 0 (0)
Block Memory Bits                                 : 0
M10Ks                                             : 0
DSP Blocks                                        : 0
Pins                                              : 0
Virtual Pins                                      : 0
Full Hierarchy Name                               : |lab4|QSYS_lab4:u0|QSYS_lab4_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo
Library Name                                      : QSYS_lab4

Compilation Hierarchy Node                        :          |altera_avalon_sc_fifo:switches_s1_agent_rdata_fifo|
ALMs needed [=A-B+C]                              : 7.8 (7.8)
[A] ALMs used in final placement                  : 7.8 (7.8)
[B] Estimate of ALMs recoverable by dense packing : 0.0 (0.0)
[C] Estimate of ALMs unavailable                  : 0.0 (0.0)
ALMs used for memory                              : 0.0 (0.0)
Combinational ALUTs                               : 15 (15)
Dedicated Logic Registers                         : 23 (23)
I/O Registers                                     : 0 (0)
Block Memory Bits                                 : 0
M10Ks                                             : 0
DSP Blocks                                        : 0
Pins                                              : 0
Virtual Pins                                      : 0
Full Hierarchy Name                               : |lab4|QSYS_lab4:u0|QSYS_lab4_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:switches_s1_agent_rdata_fifo
Library Name                                      : QSYS_lab4

Compilation Hierarchy Node                        :          |altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|
ALMs needed [=A-B+C]                              : 16.3 (16.3)
[A] ALMs used in final placement                  : 17.5 (17.5)
[B] Estimate of ALMs recoverable by dense packing : 1.2 (1.2)
[C] Estimate of ALMs unavailable                  : 0.0 (0.0)
ALMs used for memory                              : 0.0 (0.0)
Combinational ALUTs                               : 24 (24)
Dedicated Logic Registers                         : 40 (40)
I/O Registers                                     : 0 (0)
Block Memory Bits                                 : 0
M10Ks                                             : 0
DSP Blocks                                        : 0
Pins                                              : 0
Virtual Pins                                      : 0
Full Hierarchy Name                               : |lab4|QSYS_lab4:u0|QSYS_lab4_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo
Library Name                                      : QSYS_lab4

Compilation Hierarchy Node                        :          |altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|
ALMs needed [=A-B+C]                              : 2.5 (2.5)
[A] ALMs used in final placement                  : 2.5 (2.5)
[B] Estimate of ALMs recoverable by dense packing : 0.0 (0.0)
[C] Estimate of ALMs unavailable                  : 0.0 (0.0)
ALMs used for memory                              : 0.0 (0.0)
Combinational ALUTs                               : 5 (5)
Dedicated Logic Registers                         : 4 (4)
I/O Registers                                     : 0 (0)
Block Memory Bits                                 : 0
M10Ks                                             : 0
DSP Blocks                                        : 0
Pins                                              : 0
Virtual Pins                                      : 0
Full Hierarchy Name                               : |lab4|QSYS_lab4:u0|QSYS_lab4_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo
Library Name                                      : QSYS_lab4

Compilation Hierarchy Node                        :          |altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|
ALMs needed [=A-B+C]                              : 18.1 (18.1)
[A] ALMs used in final placement                  : 19.3 (19.3)
[B] Estimate of ALMs recoverable by dense packing : 1.3 (1.3)
[C] Estimate of ALMs unavailable                  : 0.1 (0.1)
ALMs used for memory                              : 0.0 (0.0)
Combinational ALUTs                               : 24 (24)
Dedicated Logic Registers                         : 41 (41)
I/O Registers                                     : 0 (0)
Block Memory Bits                                 : 0
M10Ks                                             : 0
DSP Blocks                                        : 0
Pins                                              : 0
Virtual Pins                                      : 0
Full Hierarchy Name                               : |lab4|QSYS_lab4:u0|QSYS_lab4_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo
Library Name                                      : QSYS_lab4

Compilation Hierarchy Node                        :          |altera_avalon_st_handshake_clock_crosser:crosser|
ALMs needed [=A-B+C]                              : 20.1 (0.0)
[A] ALMs used in final placement                  : 67.7 (0.0)
[B] Estimate of ALMs recoverable by dense packing : 47.8 (0.0)
[C] Estimate of ALMs unavailable                  : 0.2 (0.0)
ALMs used for memory                              : 0.0 (0.0)
Combinational ALUTs                               : 7 (0)
Dedicated Logic Registers                         : 150 (0)
I/O Registers                                     : 0 (0)
Block Memory Bits                                 : 0
M10Ks                                             : 0
DSP Blocks                                        : 0
Pins                                              : 0
Virtual Pins                                      : 0
Full Hierarchy Name                               : |lab4|QSYS_lab4:u0|QSYS_lab4_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser
Library Name                                      : QSYS_lab4

Compilation Hierarchy Node                        :             |altera_avalon_st_clock_crosser:clock_xer|
ALMs needed [=A-B+C]                              : 20.1 (19.3)
[A] ALMs used in final placement                  : 67.7 (66.3)
[B] Estimate of ALMs recoverable by dense packing : 47.8 (47.3)
[C] Estimate of ALMs unavailable                  : 0.2 (0.2)
ALMs used for memory                              : 0.0 (0.0)
Combinational ALUTs                               : 7 (7)
Dedicated Logic Registers                         : 150 (146)
I/O Registers                                     : 0 (0)
Block Memory Bits                                 : 0
M10Ks                                             : 0
DSP Blocks                                        : 0
Pins                                              : 0
Virtual Pins                                      : 0
Full Hierarchy Name                               : |lab4|QSYS_lab4:u0|QSYS_lab4_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer
Library Name                                      : QSYS_lab4

Compilation Hierarchy Node                        :                |altera_std_synchronizer:in_to_out_synchronizer|
ALMs needed [=A-B+C]                              : 0.7 (0.7)
[A] ALMs used in final placement                  : 0.7 (0.7)
[B] Estimate of ALMs recoverable by dense packing : 0.0 (0.0)
[C] Estimate of ALMs unavailable                  : 0.0 (0.0)
ALMs used for memory                              : 0.0 (0.0)
Combinational ALUTs                               : 0 (0)
Dedicated Logic Registers                         : 2 (2)
I/O Registers                                     : 0 (0)
Block Memory Bits                                 : 0
M10Ks                                             : 0
DSP Blocks                                        : 0
Pins                                              : 0
Virtual Pins                                      : 0
Full Hierarchy Name                               : |lab4|QSYS_lab4:u0|QSYS_lab4_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
Library Name                                      : work

Compilation Hierarchy Node                        :                |altera_std_synchronizer:out_to_in_synchronizer|
ALMs needed [=A-B+C]                              : 0.2 (0.2)
[A] ALMs used in final placement                  : 0.7 (0.7)
[B] Estimate of ALMs recoverable by dense packing : 0.5 (0.5)
[C] Estimate of ALMs unavailable                  : 0.0 (0.0)
ALMs used for memory                              : 0.0 (0.0)
Combinational ALUTs                               : 0 (0)
Dedicated Logic Registers                         : 2 (2)
I/O Registers                                     : 0 (0)
Block Memory Bits                                 : 0
M10Ks                                             : 0
DSP Blocks                                        : 0
Pins                                              : 0
Virtual Pins                                      : 0
Full Hierarchy Name                               : |lab4|QSYS_lab4:u0|QSYS_lab4_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
Library Name                                      : work

Compilation Hierarchy Node                        :          |altera_avalon_st_handshake_clock_crosser:crosser_001|
ALMs needed [=A-B+C]                              : 14.4 (0.0)
[A] ALMs used in final placement                  : 34.8 (0.0)
[B] Estimate of ALMs recoverable by dense packing : 20.4 (0.0)
[C] Estimate of ALMs unavailable                  : 0.0 (0.0)
ALMs used for memory                              : 0.0 (0.0)
Combinational ALUTs                               : 11 (0)
Dedicated Logic Registers                         : 88 (0)
I/O Registers                                     : 0 (0)
Block Memory Bits                                 : 0
M10Ks                                             : 0
DSP Blocks                                        : 0
Pins                                              : 0
Virtual Pins                                      : 0
Full Hierarchy Name                               : |lab4|QSYS_lab4:u0|QSYS_lab4_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser_001
Library Name                                      : QSYS_lab4

Compilation Hierarchy Node                        :             |altera_avalon_st_clock_crosser:clock_xer|
ALMs needed [=A-B+C]                              : 14.4 (13.4)
[A] ALMs used in final placement                  : 34.8 (33.7)
[B] Estimate of ALMs recoverable by dense packing : 20.4 (20.2)
[C] Estimate of ALMs unavailable                  : 0.0 (0.0)
ALMs used for memory                              : 0.0 (0.0)
Combinational ALUTs                               : 11 (11)
Dedicated Logic Registers                         : 88 (84)
I/O Registers                                     : 0 (0)
Block Memory Bits                                 : 0
M10Ks                                             : 0
DSP Blocks                                        : 0
Pins                                              : 0
Virtual Pins                                      : 0
Full Hierarchy Name                               : |lab4|QSYS_lab4:u0|QSYS_lab4_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer
Library Name                                      : QSYS_lab4

Compilation Hierarchy Node                        :                |altera_std_synchronizer:in_to_out_synchronizer|
ALMs needed [=A-B+C]                              : 0.5 (0.5)
[A] ALMs used in final placement                  : 0.7 (0.7)
[B] Estimate of ALMs recoverable by dense packing : 0.2 (0.2)
[C] Estimate of ALMs unavailable                  : 0.0 (0.0)
ALMs used for memory                              : 0.0 (0.0)
Combinational ALUTs                               : 0 (0)
Dedicated Logic Registers                         : 2 (2)
I/O Registers                                     : 0 (0)
Block Memory Bits                                 : 0
M10Ks                                             : 0
DSP Blocks                                        : 0
Pins                                              : 0
Virtual Pins                                      : 0
Full Hierarchy Name                               : |lab4|QSYS_lab4:u0|QSYS_lab4_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
Library Name                                      : work

Compilation Hierarchy Node                        :                |altera_std_synchronizer:out_to_in_synchronizer|
ALMs needed [=A-B+C]                              : 0.5 (0.5)
[A] ALMs used in final placement                  : 0.5 (0.5)
[B] Estimate of ALMs recoverable by dense packing : 0.0 (0.0)
[C] Estimate of ALMs unavailable                  : 0.0 (0.0)
ALMs used for memory                              : 0.0 (0.0)
Combinational ALUTs                               : 0 (0)
Dedicated Logic Registers                         : 2 (2)
I/O Registers                                     : 0 (0)
Block Memory Bits                                 : 0
M10Ks                                             : 0
DSP Blocks                                        : 0
Pins                                              : 0
Virtual Pins                                      : 0
Full Hierarchy Name                               : |lab4|QSYS_lab4:u0|QSYS_lab4_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
Library Name                                      : work

Compilation Hierarchy Node                        :          |altera_avalon_st_handshake_clock_crosser:crosser_002|
ALMs needed [=A-B+C]                              : 7.4 (0.0)
[A] ALMs used in final placement                  : 15.0 (0.0)
[B] Estimate of ALMs recoverable by dense packing : 7.6 (0.0)
[C] Estimate of ALMs unavailable                  : 0.0 (0.0)
ALMs used for memory                              : 0.0 (0.0)
Combinational ALUTs                               : 5 (0)
Dedicated Logic Registers                         : 33 (0)
I/O Registers                                     : 0 (0)
Block Memory Bits                                 : 0
M10Ks                                             : 0
DSP Blocks                                        : 0
Pins                                              : 0
Virtual Pins                                      : 0
Full Hierarchy Name                               : |lab4|QSYS_lab4:u0|QSYS_lab4_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser_002
Library Name                                      : QSYS_lab4

Compilation Hierarchy Node                        :             |altera_avalon_st_clock_crosser:clock_xer|
ALMs needed [=A-B+C]                              : 7.4 (6.7)
[A] ALMs used in final placement                  : 15.0 (13.7)
[B] Estimate of ALMs recoverable by dense packing : 7.6 (7.0)
[C] Estimate of ALMs unavailable                  : 0.0 (0.0)
ALMs used for memory                              : 0.0 (0.0)
Combinational ALUTs                               : 5 (5)
Dedicated Logic Registers                         : 33 (29)
I/O Registers                                     : 0 (0)
Block Memory Bits                                 : 0
M10Ks                                             : 0
DSP Blocks                                        : 0
Pins                                              : 0
Virtual Pins                                      : 0
Full Hierarchy Name                               : |lab4|QSYS_lab4:u0|QSYS_lab4_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer
Library Name                                      : QSYS_lab4

Compilation Hierarchy Node                        :                |altera_std_synchronizer:in_to_out_synchronizer|
ALMs needed [=A-B+C]                              : 0.6 (0.6)
[A] ALMs used in final placement                  : 0.7 (0.7)
[B] Estimate of ALMs recoverable by dense packing : 0.1 (0.1)
[C] Estimate of ALMs unavailable                  : 0.0 (0.0)
ALMs used for memory                              : 0.0 (0.0)
Combinational ALUTs                               : 0 (0)
Dedicated Logic Registers                         : 2 (2)
I/O Registers                                     : 0 (0)
Block Memory Bits                                 : 0
M10Ks                                             : 0
DSP Blocks                                        : 0
Pins                                              : 0
Virtual Pins                                      : 0
Full Hierarchy Name                               : |lab4|QSYS_lab4:u0|QSYS_lab4_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
Library Name                                      : work

Compilation Hierarchy Node                        :                |altera_std_synchronizer:out_to_in_synchronizer|
ALMs needed [=A-B+C]                              : 0.2 (0.2)
[A] ALMs used in final placement                  : 0.7 (0.7)
[B] Estimate of ALMs recoverable by dense packing : 0.5 (0.5)
[C] Estimate of ALMs unavailable                  : 0.0 (0.0)
ALMs used for memory                              : 0.0 (0.0)
Combinational ALUTs                               : 0 (0)
Dedicated Logic Registers                         : 2 (2)
I/O Registers                                     : 0 (0)
Block Memory Bits                                 : 0
M10Ks                                             : 0
DSP Blocks                                        : 0
Pins                                              : 0
Virtual Pins                                      : 0
Full Hierarchy Name                               : |lab4|QSYS_lab4:u0|QSYS_lab4_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
Library Name                                      : work

Compilation Hierarchy Node                        :          |altera_avalon_st_handshake_clock_crosser:crosser_003|
ALMs needed [=A-B+C]                              : 26.3 (0.0)
[A] ALMs used in final placement                  : 43.5 (0.0)
[B] Estimate of ALMs recoverable by dense packing : 17.2 (0.0)
[C] Estimate of ALMs unavailable                  : 0.0 (0.0)
ALMs used for memory                              : 0.0 (0.0)
Combinational ALUTs                               : 4 (0)
Dedicated Logic Registers                         : 96 (0)
I/O Registers                                     : 0 (0)
Block Memory Bits                                 : 0
M10Ks                                             : 0
DSP Blocks                                        : 0
Pins                                              : 0
Virtual Pins                                      : 0
Full Hierarchy Name                               : |lab4|QSYS_lab4:u0|QSYS_lab4_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser_003
Library Name                                      : QSYS_lab4

Compilation Hierarchy Node                        :             |altera_avalon_st_clock_crosser:clock_xer|
ALMs needed [=A-B+C]                              : 26.3 (25.8)
[A] ALMs used in final placement                  : 43.5 (41.9)
[B] Estimate of ALMs recoverable by dense packing : 17.2 (16.2)
[C] Estimate of ALMs unavailable                  : 0.0 (0.0)
ALMs used for memory                              : 0.0 (0.0)
Combinational ALUTs                               : 4 (4)
Dedicated Logic Registers                         : 96 (92)
I/O Registers                                     : 0 (0)
Block Memory Bits                                 : 0
M10Ks                                             : 0
DSP Blocks                                        : 0
Pins                                              : 0
Virtual Pins                                      : 0
Full Hierarchy Name                               : |lab4|QSYS_lab4:u0|QSYS_lab4_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer
Library Name                                      : QSYS_lab4

Compilation Hierarchy Node                        :                |altera_std_synchronizer:in_to_out_synchronizer|
ALMs needed [=A-B+C]                              : 0.1 (0.1)
[A] ALMs used in final placement                  : 1.0 (1.0)
[B] Estimate of ALMs recoverable by dense packing : 0.9 (0.9)
[C] Estimate of ALMs unavailable                  : 0.0 (0.0)
ALMs used for memory                              : 0.0 (0.0)
Combinational ALUTs                               : 0 (0)
Dedicated Logic Registers                         : 2 (2)
I/O Registers                                     : 0 (0)
Block Memory Bits                                 : 0
M10Ks                                             : 0
DSP Blocks                                        : 0
Pins                                              : 0
Virtual Pins                                      : 0
Full Hierarchy Name                               : |lab4|QSYS_lab4:u0|QSYS_lab4_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
Library Name                                      : work

Compilation Hierarchy Node                        :                |altera_std_synchronizer:out_to_in_synchronizer|
ALMs needed [=A-B+C]                              : 0.5 (0.5)
[A] ALMs used in final placement                  : 0.6 (0.6)
[B] Estimate of ALMs recoverable by dense packing : 0.1 (0.1)
[C] Estimate of ALMs unavailable                  : 0.0 (0.0)
ALMs used for memory                              : 0.0 (0.0)
Combinational ALUTs                               : 0 (0)
Dedicated Logic Registers                         : 2 (2)
I/O Registers                                     : 0 (0)
Block Memory Bits                                 : 0
M10Ks                                             : 0
DSP Blocks                                        : 0
Pins                                              : 0
Virtual Pins                                      : 0
Full Hierarchy Name                               : |lab4|QSYS_lab4:u0|QSYS_lab4_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
Library Name                                      : work

Compilation Hierarchy Node                        :          |altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|
ALMs needed [=A-B+C]                              : 50.3 (30.1)
[A] ALMs used in final placement                  : 54.8 (33.3)
[B] Estimate of ALMs recoverable by dense packing : 4.5 (3.3)
[C] Estimate of ALMs unavailable                  : 0.0 (0.0)
ALMs used for memory                              : 0.0 (0.0)
Combinational ALUTs                               : 111 (72)
Dedicated Logic Registers                         : 18 (8)
I/O Registers                                     : 0 (0)
Block Memory Bits                                 : 0
M10Ks                                             : 0
DSP Blocks                                        : 0
Pins                                              : 0
Virtual Pins                                      : 0
Full Hierarchy Name                               : |lab4|QSYS_lab4:u0|QSYS_lab4_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent
Library Name                                      : QSYS_lab4

Compilation Hierarchy Node                        :             |altera_merlin_address_alignment:align_address_to_size|
ALMs needed [=A-B+C]                              : 20.2 (20.2)
[A] ALMs used in final placement                  : 21.5 (21.5)
[B] Estimate of ALMs recoverable by dense packing : 1.3 (1.3)
[C] Estimate of ALMs unavailable                  : 0.0 (0.0)
ALMs used for memory                              : 0.0 (0.0)
Combinational ALUTs                               : 39 (39)
Dedicated Logic Registers                         : 10 (10)
I/O Registers                                     : 0 (0)
Block Memory Bits                                 : 0
M10Ks                                             : 0
DSP Blocks                                        : 0
Pins                                              : 0
Virtual Pins                                      : 0
Full Hierarchy Name                               : |lab4|QSYS_lab4:u0|QSYS_lab4_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size
Library Name                                      : QSYS_lab4

Compilation Hierarchy Node                        :          |altera_merlin_burst_adapter:alt_vip_vfr_0_avalon_slave_burst_adapter|
ALMs needed [=A-B+C]                              : 61.5 (0.0)
[A] ALMs used in final placement                  : 63.0 (0.0)
[B] Estimate of ALMs recoverable by dense packing : 1.5 (0.0)
[C] Estimate of ALMs unavailable                  : 0.0 (0.0)
ALMs used for memory                              : 0.0 (0.0)
Combinational ALUTs                               : 89 (0)
Dedicated Logic Registers                         : 106 (0)
I/O Registers                                     : 0 (0)
Block Memory Bits                                 : 0
M10Ks                                             : 0
DSP Blocks                                        : 0
Pins                                              : 0
Virtual Pins                                      : 0
Full Hierarchy Name                               : |lab4|QSYS_lab4:u0|QSYS_lab4_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:alt_vip_vfr_0_avalon_slave_burst_adapter
Library Name                                      : QSYS_lab4

Compilation Hierarchy Node                        :             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|
ALMs needed [=A-B+C]                              : 61.5 (61.2)
[A] ALMs used in final placement                  : 63.0 (62.7)
[B] Estimate of ALMs recoverable by dense packing : 1.5 (1.5)
[C] Estimate of ALMs unavailable                  : 0.0 (0.0)
ALMs used for memory                              : 0.0 (0.0)
Combinational ALUTs                               : 89 (88)
Dedicated Logic Registers                         : 106 (106)
I/O Registers                                     : 0 (0)
Block Memory Bits                                 : 0
M10Ks                                             : 0
DSP Blocks                                        : 0
Pins                                              : 0
Virtual Pins                                      : 0
Full Hierarchy Name                               : |lab4|QSYS_lab4:u0|QSYS_lab4_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:alt_vip_vfr_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter
Library Name                                      : QSYS_lab4

Compilation Hierarchy Node                        :                |altera_merlin_address_alignment:align_address_to_size|
ALMs needed [=A-B+C]                              : 0.2 (0.2)
[A] ALMs used in final placement                  : 0.3 (0.3)
[B] Estimate of ALMs recoverable by dense packing : 0.1 (0.1)
[C] Estimate of ALMs unavailable                  : 0.0 (0.0)
ALMs used for memory                              : 0.0 (0.0)
Combinational ALUTs                               : 1 (1)
Dedicated Logic Registers                         : 0 (0)
I/O Registers                                     : 0 (0)
Block Memory Bits                                 : 0
M10Ks                                             : 0
DSP Blocks                                        : 0
Pins                                              : 0
Virtual Pins                                      : 0
Full Hierarchy Name                               : |lab4|QSYS_lab4:u0|QSYS_lab4_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:alt_vip_vfr_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size
Library Name                                      : QSYS_lab4

Compilation Hierarchy Node                        :          |altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter|
ALMs needed [=A-B+C]                              : 42.0 (0.0)
[A] ALMs used in final placement                  : 43.3 (0.0)
[B] Estimate of ALMs recoverable by dense packing : 1.3 (0.0)
[C] Estimate of ALMs unavailable                  : 0.0 (0.0)
ALMs used for memory                              : 0.0 (0.0)
Combinational ALUTs                               : 57 (0)
Dedicated Logic Registers                         : 63 (0)
I/O Registers                                     : 0 (0)
Block Memory Bits                                 : 0
M10Ks                                             : 0
DSP Blocks                                        : 0
Pins                                              : 0
Virtual Pins                                      : 0
Full Hierarchy Name                               : |lab4|QSYS_lab4:u0|QSYS_lab4_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter
Library Name                                      : QSYS_lab4

Compilation Hierarchy Node                        :             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|
ALMs needed [=A-B+C]                              : 42.0 (41.7)
[A] ALMs used in final placement                  : 43.3 (42.9)
[B] Estimate of ALMs recoverable by dense packing : 1.3 (1.3)
[C] Estimate of ALMs unavailable                  : 0.0 (0.0)
ALMs used for memory                              : 0.0 (0.0)
Combinational ALUTs                               : 57 (56)
Dedicated Logic Registers                         : 63 (63)
I/O Registers                                     : 0 (0)
Block Memory Bits                                 : 0
M10Ks                                             : 0
DSP Blocks                                        : 0
Pins                                              : 0
Virtual Pins                                      : 0
Full Hierarchy Name                               : |lab4|QSYS_lab4:u0|QSYS_lab4_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter
Library Name                                      : QSYS_lab4

Compilation Hierarchy Node                        :                |altera_merlin_address_alignment:align_address_to_size|
ALMs needed [=A-B+C]                              : 0.3 (0.3)
[A] ALMs used in final placement                  : 0.3 (0.3)
[B] Estimate of ALMs recoverable by dense packing : 0.0 (0.0)
[C] Estimate of ALMs unavailable                  : 0.0 (0.0)
ALMs used for memory                              : 0.0 (0.0)
Combinational ALUTs                               : 1 (1)
Dedicated Logic Registers                         : 0 (0)
I/O Registers                                     : 0 (0)
Block Memory Bits                                 : 0
M10Ks                                             : 0
DSP Blocks                                        : 0
Pins                                              : 0
Virtual Pins                                      : 0
Full Hierarchy Name                               : |lab4|QSYS_lab4:u0|QSYS_lab4_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size
Library Name                                      : QSYS_lab4

Compilation Hierarchy Node                        :          |altera_merlin_burst_adapter:leds_s1_burst_adapter|
ALMs needed [=A-B+C]                              : 42.7 (0.0)
[A] ALMs used in final placement                  : 43.2 (0.0)
[B] Estimate of ALMs recoverable by dense packing : 0.5 (0.0)
[C] Estimate of ALMs unavailable                  : 0.0 (0.0)
ALMs used for memory                              : 0.0 (0.0)
Combinational ALUTs                               : 60 (0)
Dedicated Logic Registers                         : 69 (0)
I/O Registers                                     : 0 (0)
Block Memory Bits                                 : 0
M10Ks                                             : 0
DSP Blocks                                        : 0
Pins                                              : 0
Virtual Pins                                      : 0
Full Hierarchy Name                               : |lab4|QSYS_lab4:u0|QSYS_lab4_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:leds_s1_burst_adapter
Library Name                                      : QSYS_lab4

Compilation Hierarchy Node                        :             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|
ALMs needed [=A-B+C]                              : 42.7 (42.4)
[A] ALMs used in final placement                  : 43.2 (42.9)
[B] Estimate of ALMs recoverable by dense packing : 0.5 (0.5)
[C] Estimate of ALMs unavailable                  : 0.0 (0.0)
ALMs used for memory                              : 0.0 (0.0)
Combinational ALUTs                               : 60 (59)
Dedicated Logic Registers                         : 69 (69)
I/O Registers                                     : 0 (0)
Block Memory Bits                                 : 0
M10Ks                                             : 0
DSP Blocks                                        : 0
Pins                                              : 0
Virtual Pins                                      : 0
Full Hierarchy Name                               : |lab4|QSYS_lab4:u0|QSYS_lab4_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter
Library Name                                      : QSYS_lab4

Compilation Hierarchy Node                        :                |altera_merlin_address_alignment:align_address_to_size|
ALMs needed [=A-B+C]                              : 0.2 (0.2)
[A] ALMs used in final placement                  : 0.2 (0.2)
[B] Estimate of ALMs recoverable by dense packing : 0.0 (0.0)
[C] Estimate of ALMs unavailable                  : 0.0 (0.0)
ALMs used for memory                              : 0.0 (0.0)
Combinational ALUTs                               : 1 (1)
Dedicated Logic Registers                         : 0 (0)
I/O Registers                                     : 0 (0)
Block Memory Bits                                 : 0
M10Ks                                             : 0
DSP Blocks                                        : 0
Pins                                              : 0
Virtual Pins                                      : 0
Full Hierarchy Name                               : |lab4|QSYS_lab4:u0|QSYS_lab4_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size
Library Name                                      : QSYS_lab4

Compilation Hierarchy Node                        :          |altera_merlin_burst_adapter:switches_s1_burst_adapter|
ALMs needed [=A-B+C]                              : 36.7 (0.0)
[A] ALMs used in final placement                  : 37.3 (0.0)
[B] Estimate of ALMs recoverable by dense packing : 0.7 (0.0)
[C] Estimate of ALMs unavailable                  : 0.0 (0.0)
ALMs used for memory                              : 0.0 (0.0)
Combinational ALUTs                               : 53 (0)
Dedicated Logic Registers                         : 51 (0)
I/O Registers                                     : 0 (0)
Block Memory Bits                                 : 0
M10Ks                                             : 0
DSP Blocks                                        : 0
Pins                                              : 0
Virtual Pins                                      : 0
Full Hierarchy Name                               : |lab4|QSYS_lab4:u0|QSYS_lab4_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:switches_s1_burst_adapter
Library Name                                      : QSYS_lab4

Compilation Hierarchy Node                        :             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|
ALMs needed [=A-B+C]                              : 36.7 (36.1)
[A] ALMs used in final placement                  : 37.3 (36.8)
[B] Estimate of ALMs recoverable by dense packing : 0.7 (0.8)
[C] Estimate of ALMs unavailable                  : 0.0 (0.0)
ALMs used for memory                              : 0.0 (0.0)
Combinational ALUTs                               : 53 (51)
Dedicated Logic Registers                         : 51 (51)
I/O Registers                                     : 0 (0)
Block Memory Bits                                 : 0
M10Ks                                             : 0
DSP Blocks                                        : 0
Pins                                              : 0
Virtual Pins                                      : 0
Full Hierarchy Name                               : |lab4|QSYS_lab4:u0|QSYS_lab4_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter
Library Name                                      : QSYS_lab4

Compilation Hierarchy Node                        :                |altera_merlin_address_alignment:align_address_to_size|
ALMs needed [=A-B+C]                              : 0.5 (0.5)
[A] ALMs used in final placement                  : 0.5 (0.5)
[B] Estimate of ALMs recoverable by dense packing : 0.0 (0.0)
[C] Estimate of ALMs unavailable                  : 0.0 (0.0)
ALMs used for memory                              : 0.0 (0.0)
Combinational ALUTs                               : 2 (2)
Dedicated Logic Registers                         : 0 (0)
I/O Registers                                     : 0 (0)
Block Memory Bits                                 : 0
M10Ks                                             : 0
DSP Blocks                                        : 0
Pins                                              : 0
Virtual Pins                                      : 0
Full Hierarchy Name                               : |lab4|QSYS_lab4:u0|QSYS_lab4_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size
Library Name                                      : QSYS_lab4

Compilation Hierarchy Node                        :          |altera_merlin_burst_adapter:sysid_qsys_0_control_slave_burst_adapter|
ALMs needed [=A-B+C]                              : 33.3 (0.0)
[A] ALMs used in final placement                  : 35.3 (0.0)
[B] Estimate of ALMs recoverable by dense packing : 1.9 (0.0)
[C] Estimate of ALMs unavailable                  : 0.0 (0.0)
ALMs used for memory                              : 0.0 (0.0)
Combinational ALUTs                               : 47 (0)
Dedicated Logic Registers                         : 49 (0)
I/O Registers                                     : 0 (0)
Block Memory Bits                                 : 0
M10Ks                                             : 0
DSP Blocks                                        : 0
Pins                                              : 0
Virtual Pins                                      : 0
Full Hierarchy Name                               : |lab4|QSYS_lab4:u0|QSYS_lab4_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:sysid_qsys_0_control_slave_burst_adapter
Library Name                                      : QSYS_lab4

Compilation Hierarchy Node                        :             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|
ALMs needed [=A-B+C]                              : 33.3 (33.1)
[A] ALMs used in final placement                  : 35.3 (35.0)
[B] Estimate of ALMs recoverable by dense packing : 1.9 (1.9)
[C] Estimate of ALMs unavailable                  : 0.0 (0.0)
ALMs used for memory                              : 0.0 (0.0)
Combinational ALUTs                               : 47 (46)
Dedicated Logic Registers                         : 49 (49)
I/O Registers                                     : 0 (0)
Block Memory Bits                                 : 0
M10Ks                                             : 0
DSP Blocks                                        : 0
Pins                                              : 0
Virtual Pins                                      : 0
Full Hierarchy Name                               : |lab4|QSYS_lab4:u0|QSYS_lab4_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:sysid_qsys_0_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter
Library Name                                      : QSYS_lab4

Compilation Hierarchy Node                        :                |altera_merlin_address_alignment:align_address_to_size|
ALMs needed [=A-B+C]                              : 0.2 (0.2)
[A] ALMs used in final placement                  : 0.2 (0.2)
[B] Estimate of ALMs recoverable by dense packing : 0.0 (0.0)
[C] Estimate of ALMs unavailable                  : 0.0 (0.0)
ALMs used for memory                              : 0.0 (0.0)
Combinational ALUTs                               : 1 (1)
Dedicated Logic Registers                         : 0 (0)
I/O Registers                                     : 0 (0)
Block Memory Bits                                 : 0
M10Ks                                             : 0
DSP Blocks                                        : 0
Pins                                              : 0
Virtual Pins                                      : 0
Full Hierarchy Name                               : |lab4|QSYS_lab4:u0|QSYS_lab4_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:sysid_qsys_0_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size
Library Name                                      : QSYS_lab4

Compilation Hierarchy Node                        :          |altera_merlin_slave_agent:alt_vip_vfr_0_avalon_slave_agent|
ALMs needed [=A-B+C]                              : 14.2 (3.8)
[A] ALMs used in final placement                  : 15.2 (3.8)
[B] Estimate of ALMs recoverable by dense packing : 1.0 (0.0)
[C] Estimate of ALMs unavailable                  : 0.0 (0.0)
ALMs used for memory                              : 0.0 (0.0)
Combinational ALUTs                               : 26 (8)
Dedicated Logic Registers                         : 8 (0)
I/O Registers                                     : 0 (0)
Block Memory Bits                                 : 0
M10Ks                                             : 0
DSP Blocks                                        : 0
Pins                                              : 0
Virtual Pins                                      : 0
Full Hierarchy Name                               : |lab4|QSYS_lab4:u0|QSYS_lab4_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:alt_vip_vfr_0_avalon_slave_agent
Library Name                                      : QSYS_lab4

Compilation Hierarchy Node                        :             |altera_merlin_burst_uncompressor:uncompressor|
ALMs needed [=A-B+C]                              : 10.3 (10.3)
[A] ALMs used in final placement                  : 11.4 (11.4)
[B] Estimate of ALMs recoverable by dense packing : 1.1 (1.1)
[C] Estimate of ALMs unavailable                  : 0.0 (0.0)
ALMs used for memory                              : 0.0 (0.0)
Combinational ALUTs                               : 18 (18)
Dedicated Logic Registers                         : 8 (8)
I/O Registers                                     : 0 (0)
Block Memory Bits                                 : 0
M10Ks                                             : 0
DSP Blocks                                        : 0
Pins                                              : 0
Virtual Pins                                      : 0
Full Hierarchy Name                               : |lab4|QSYS_lab4:u0|QSYS_lab4_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:alt_vip_vfr_0_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor
Library Name                                      : QSYS_lab4

Compilation Hierarchy Node                        :          |altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|
ALMs needed [=A-B+C]                              : 12.9 (3.5)
[A] ALMs used in final placement                  : 13.2 (3.5)
[B] Estimate of ALMs recoverable by dense packing : 0.2 (0.0)
[C] Estimate of ALMs unavailable                  : 0.0 (0.0)
ALMs used for memory                              : 0.0 (0.0)
Combinational ALUTs                               : 23 (7)
Dedicated Logic Registers                         : 8 (0)
I/O Registers                                     : 0 (0)
Block Memory Bits                                 : 0
M10Ks                                             : 0
DSP Blocks                                        : 0
Pins                                              : 0
Virtual Pins                                      : 0
Full Hierarchy Name                               : |lab4|QSYS_lab4:u0|QSYS_lab4_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent
Library Name                                      : QSYS_lab4

Compilation Hierarchy Node                        :             |altera_merlin_burst_uncompressor:uncompressor|
ALMs needed [=A-B+C]                              : 9.4 (9.4)
[A] ALMs used in final placement                  : 9.7 (9.7)
[B] Estimate of ALMs recoverable by dense packing : 0.2 (0.2)
[C] Estimate of ALMs unavailable                  : 0.0 (0.0)
ALMs used for memory                              : 0.0 (0.0)
Combinational ALUTs                               : 16 (16)
Dedicated Logic Registers                         : 8 (8)
I/O Registers                                     : 0 (0)
Block Memory Bits                                 : 0
M10Ks                                             : 0
DSP Blocks                                        : 0
Pins                                              : 0
Virtual Pins                                      : 0
Full Hierarchy Name                               : |lab4|QSYS_lab4:u0|QSYS_lab4_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor
Library Name                                      : QSYS_lab4

Compilation Hierarchy Node                        :          |altera_merlin_slave_agent:leds_s1_agent|
ALMs needed [=A-B+C]                              : 13.3 (3.8)
[A] ALMs used in final placement                  : 13.3 (4.2)
[B] Estimate of ALMs recoverable by dense packing : 0.0 (0.4)
[C] Estimate of ALMs unavailable                  : 0.0 (0.0)
ALMs used for memory                              : 0.0 (0.0)
Combinational ALUTs                               : 24 (8)
Dedicated Logic Registers                         : 9 (0)
I/O Registers                                     : 0 (0)
Block Memory Bits                                 : 0
M10Ks                                             : 0
DSP Blocks                                        : 0
Pins                                              : 0
Virtual Pins                                      : 0
Full Hierarchy Name                               : |lab4|QSYS_lab4:u0|QSYS_lab4_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:leds_s1_agent
Library Name                                      : QSYS_lab4

Compilation Hierarchy Node                        :             |altera_merlin_burst_uncompressor:uncompressor|
ALMs needed [=A-B+C]                              : 9.2 (9.2)
[A] ALMs used in final placement                  : 9.2 (9.2)
[B] Estimate of ALMs recoverable by dense packing : 0.0 (0.0)
[C] Estimate of ALMs unavailable                  : 0.0 (0.0)
ALMs used for memory                              : 0.0 (0.0)
Combinational ALUTs                               : 16 (16)
Dedicated Logic Registers                         : 9 (9)
I/O Registers                                     : 0 (0)
Block Memory Bits                                 : 0
M10Ks                                             : 0
DSP Blocks                                        : 0
Pins                                              : 0
Virtual Pins                                      : 0
Full Hierarchy Name                               : |lab4|QSYS_lab4:u0|QSYS_lab4_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:leds_s1_agent|altera_merlin_burst_uncompressor:uncompressor
Library Name                                      : QSYS_lab4

Compilation Hierarchy Node                        :          |altera_merlin_slave_agent:switches_s1_agent|
ALMs needed [=A-B+C]                              : 11.5 (1.5)
[A] ALMs used in final placement                  : 11.5 (1.5)
[B] Estimate of ALMs recoverable by dense packing : 0.0 (0.0)
[C] Estimate of ALMs unavailable                  : 0.0 (0.0)
ALMs used for memory                              : 0.0 (0.0)
Combinational ALUTs                               : 20 (3)
Dedicated Logic Registers                         : 7 (0)
I/O Registers                                     : 0 (0)
Block Memory Bits                                 : 0
M10Ks                                             : 0
DSP Blocks                                        : 0
Pins                                              : 0
Virtual Pins                                      : 0
Full Hierarchy Name                               : |lab4|QSYS_lab4:u0|QSYS_lab4_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:switches_s1_agent
Library Name                                      : QSYS_lab4

Compilation Hierarchy Node                        :             |altera_merlin_burst_uncompressor:uncompressor|
ALMs needed [=A-B+C]                              : 10.0 (10.0)
[A] ALMs used in final placement                  : 10.0 (10.0)
[B] Estimate of ALMs recoverable by dense packing : 0.0 (0.0)
[C] Estimate of ALMs unavailable                  : 0.0 (0.0)
ALMs used for memory                              : 0.0 (0.0)
Combinational ALUTs                               : 17 (17)
Dedicated Logic Registers                         : 7 (7)
I/O Registers                                     : 0 (0)
Block Memory Bits                                 : 0
M10Ks                                             : 0
DSP Blocks                                        : 0
Pins                                              : 0
Virtual Pins                                      : 0
Full Hierarchy Name                               : |lab4|QSYS_lab4:u0|QSYS_lab4_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:switches_s1_agent|altera_merlin_burst_uncompressor:uncompressor
Library Name                                      : QSYS_lab4

Compilation Hierarchy Node                        :          |altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|
ALMs needed [=A-B+C]                              : 11.8 (1.5)
[A] ALMs used in final placement                  : 11.8 (1.5)
[B] Estimate of ALMs recoverable by dense packing : 0.0 (0.0)
[C] Estimate of ALMs unavailable                  : 0.0 (0.0)
ALMs used for memory                              : 0.0 (0.0)
Combinational ALUTs                               : 20 (3)
Dedicated Logic Registers                         : 8 (0)
I/O Registers                                     : 0 (0)
Block Memory Bits                                 : 0
M10Ks                                             : 0
DSP Blocks                                        : 0
Pins                                              : 0
Virtual Pins                                      : 0
Full Hierarchy Name                               : |lab4|QSYS_lab4:u0|QSYS_lab4_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent
Library Name                                      : QSYS_lab4

Compilation Hierarchy Node                        :             |altera_merlin_burst_uncompressor:uncompressor|
ALMs needed [=A-B+C]                              : 10.3 (10.3)
[A] ALMs used in final placement                  : 10.3 (10.3)
[B] Estimate of ALMs recoverable by dense packing : 0.0 (0.0)
[C] Estimate of ALMs unavailable                  : 0.0 (0.0)
ALMs used for memory                              : 0.0 (0.0)
Combinational ALUTs                               : 17 (17)
Dedicated Logic Registers                         : 8 (8)
I/O Registers                                     : 0 (0)
Block Memory Bits                                 : 0
M10Ks                                             : 0
DSP Blocks                                        : 0
Pins                                              : 0
Virtual Pins                                      : 0
Full Hierarchy Name                               : |lab4|QSYS_lab4:u0|QSYS_lab4_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor
Library Name                                      : QSYS_lab4

Compilation Hierarchy Node                        :          |altera_merlin_slave_translator:alt_vip_vfr_0_avalon_slave_translator|
ALMs needed [=A-B+C]                              : 0.5 (0.5)
[A] ALMs used in final placement                  : 1.0 (1.0)
[B] Estimate of ALMs recoverable by dense packing : 0.5 (0.5)
[C] Estimate of ALMs unavailable                  : 0.0 (0.0)
ALMs used for memory                              : 0.0 (0.0)
Combinational ALUTs                               : 2 (2)
Dedicated Logic Registers                         : 3 (3)
I/O Registers                                     : 0 (0)
Block Memory Bits                                 : 0
M10Ks                                             : 0
DSP Blocks                                        : 0
Pins                                              : 0
Virtual Pins                                      : 0
Full Hierarchy Name                               : |lab4|QSYS_lab4:u0|QSYS_lab4_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:alt_vip_vfr_0_avalon_slave_translator
Library Name                                      : QSYS_lab4

Compilation Hierarchy Node                        :          |altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|
ALMs needed [=A-B+C]                              : 7.8 (7.8)
[A] ALMs used in final placement                  : 8.8 (8.8)
[B] Estimate of ALMs recoverable by dense packing : 0.9 (0.9)
[C] Estimate of ALMs unavailable                  : 0.0 (0.0)
ALMs used for memory                              : 0.0 (0.0)
Combinational ALUTs                               : 3 (3)
Dedicated Logic Registers                         : 23 (23)
I/O Registers                                     : 0 (0)
Block Memory Bits                                 : 0
M10Ks                                             : 0
DSP Blocks                                        : 0
Pins                                              : 0
Virtual Pins                                      : 0
Full Hierarchy Name                               : |lab4|QSYS_lab4:u0|QSYS_lab4_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator
Library Name                                      : QSYS_lab4

Compilation Hierarchy Node                        :          |altera_merlin_slave_translator:leds_s1_translator|
ALMs needed [=A-B+C]                              : 4.8 (4.8)
[A] ALMs used in final placement                  : 5.0 (5.0)
[B] Estimate of ALMs recoverable by dense packing : 0.2 (0.2)
[C] Estimate of ALMs unavailable                  : 0.0 (0.0)
ALMs used for memory                              : 0.0 (0.0)
Combinational ALUTs                               : 5 (5)
Dedicated Logic Registers                         : 13 (13)
I/O Registers                                     : 0 (0)
Block Memory Bits                                 : 0
M10Ks                                             : 0
DSP Blocks                                        : 0
Pins                                              : 0
Virtual Pins                                      : 0
Full Hierarchy Name                               : |lab4|QSYS_lab4:u0|QSYS_lab4_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:leds_s1_translator
Library Name                                      : QSYS_lab4

Compilation Hierarchy Node                        :          |altera_merlin_slave_translator:switches_s1_translator|
ALMs needed [=A-B+C]                              : 3.8 (3.8)
[A] ALMs used in final placement                  : 3.8 (3.8)
[B] Estimate of ALMs recoverable by dense packing : 0.0 (0.0)
[C] Estimate of ALMs unavailable                  : 0.0 (0.0)
ALMs used for memory                              : 0.0 (0.0)
Combinational ALUTs                               : 2 (2)
Dedicated Logic Registers                         : 13 (13)
I/O Registers                                     : 0 (0)
Block Memory Bits                                 : 0
M10Ks                                             : 0
DSP Blocks                                        : 0
Pins                                              : 0
Virtual Pins                                      : 0
Full Hierarchy Name                               : |lab4|QSYS_lab4:u0|QSYS_lab4_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:switches_s1_translator
Library Name                                      : QSYS_lab4

Compilation Hierarchy Node                        :          |altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|
ALMs needed [=A-B+C]                              : 1.7 (1.7)
[A] ALMs used in final placement                  : 1.9 (1.9)
[B] Estimate of ALMs recoverable by dense packing : 0.2 (0.2)
[C] Estimate of ALMs unavailable                  : 0.0 (0.0)
ALMs used for memory                              : 0.0 (0.0)
Combinational ALUTs                               : 2 (2)
Dedicated Logic Registers                         : 4 (4)
I/O Registers                                     : 0 (0)
Block Memory Bits                                 : 0
M10Ks                                             : 0
DSP Blocks                                        : 0
Pins                                              : 0
Virtual Pins                                      : 0
Full Hierarchy Name                               : |lab4|QSYS_lab4:u0|QSYS_lab4_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator
Library Name                                      : QSYS_lab4

Compilation Hierarchy Node                        :          |altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_rd_limiter|
ALMs needed [=A-B+C]                              : 9.5 (9.5)
[A] ALMs used in final placement                  : 11.2 (11.2)
[B] Estimate of ALMs recoverable by dense packing : 1.9 (1.9)
[C] Estimate of ALMs unavailable                  : 0.2 (0.2)
ALMs used for memory                              : 0.0 (0.0)
Combinational ALUTs                               : 13 (13)
Dedicated Logic Registers                         : 11 (11)
I/O Registers                                     : 0 (0)
Block Memory Bits                                 : 0
M10Ks                                             : 0
DSP Blocks                                        : 0
Pins                                              : 0
Virtual Pins                                      : 0
Full Hierarchy Name                               : |lab4|QSYS_lab4:u0|QSYS_lab4_mm_interconnect_2:mm_interconnect_2|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_rd_limiter
Library Name                                      : QSYS_lab4

Compilation Hierarchy Node                        :          |altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter|
ALMs needed [=A-B+C]                              : 7.5 (7.5)
[A] ALMs used in final placement                  : 8.0 (8.0)
[B] Estimate of ALMs recoverable by dense packing : 0.5 (0.5)
[C] Estimate of ALMs unavailable                  : 0.0 (0.0)
ALMs used for memory                              : 0.0 (0.0)
Combinational ALUTs                               : 10 (10)
Dedicated Logic Registers                         : 7 (7)
I/O Registers                                     : 0 (0)
Block Memory Bits                                 : 0
M10Ks                                             : 0
DSP Blocks                                        : 0
Pins                                              : 0
Virtual Pins                                      : 0
Full Hierarchy Name                               : |lab4|QSYS_lab4:u0|QSYS_lab4_mm_interconnect_2:mm_interconnect_2|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter
Library Name                                      : QSYS_lab4

Compilation Hierarchy Node                        :       |QSYS_lab4_pll_0:pll_0|
ALMs needed [=A-B+C]                              : 0.0 (0.0)
[A] ALMs used in final placement                  : 0.0 (0.0)
[B] Estimate of ALMs recoverable by dense packing : 0.0 (0.0)
[C] Estimate of ALMs unavailable                  : 0.0 (0.0)
ALMs used for memory                              : 0.0 (0.0)
Combinational ALUTs                               : 0 (0)
Dedicated Logic Registers                         : 0 (0)
I/O Registers                                     : 0 (0)
Block Memory Bits                                 : 0
M10Ks                                             : 0
DSP Blocks                                        : 0
Pins                                              : 0
Virtual Pins                                      : 0
Full Hierarchy Name                               : |lab4|QSYS_lab4:u0|QSYS_lab4_pll_0:pll_0
Library Name                                      : QSYS_lab4

Compilation Hierarchy Node                        :          |altera_pll:altera_pll_i|
ALMs needed [=A-B+C]                              : 0.0 (0.0)
[A] ALMs used in final placement                  : 0.0 (0.0)
[B] Estimate of ALMs recoverable by dense packing : 0.0 (0.0)
[C] Estimate of ALMs unavailable                  : 0.0 (0.0)
ALMs used for memory                              : 0.0 (0.0)
Combinational ALUTs                               : 0 (0)
Dedicated Logic Registers                         : 0 (0)
I/O Registers                                     : 0 (0)
Block Memory Bits                                 : 0
M10Ks                                             : 0
DSP Blocks                                        : 0
Pins                                              : 0
Virtual Pins                                      : 0
Full Hierarchy Name                               : |lab4|QSYS_lab4:u0|QSYS_lab4_pll_0:pll_0|altera_pll:altera_pll_i
Library Name                                      : work

Compilation Hierarchy Node                        :       |QSYS_lab4_pll_1:pll_1|
ALMs needed [=A-B+C]                              : 0.0 (0.0)
[A] ALMs used in final placement                  : 0.0 (0.0)
[B] Estimate of ALMs recoverable by dense packing : 0.0 (0.0)
[C] Estimate of ALMs unavailable                  : 0.0 (0.0)
ALMs used for memory                              : 0.0 (0.0)
Combinational ALUTs                               : 0 (0)
Dedicated Logic Registers                         : 0 (0)
I/O Registers                                     : 0 (0)
Block Memory Bits                                 : 0
M10Ks                                             : 0
DSP Blocks                                        : 0
Pins                                              : 0
Virtual Pins                                      : 0
Full Hierarchy Name                               : |lab4|QSYS_lab4:u0|QSYS_lab4_pll_1:pll_1
Library Name                                      : QSYS_lab4

Compilation Hierarchy Node                        :          |altera_pll:altera_pll_i|
ALMs needed [=A-B+C]                              : 0.0 (0.0)
[A] ALMs used in final placement                  : 0.0 (0.0)
[B] Estimate of ALMs recoverable by dense packing : 0.0 (0.0)
[C] Estimate of ALMs unavailable                  : 0.0 (0.0)
ALMs used for memory                              : 0.0 (0.0)
Combinational ALUTs                               : 0 (0)
Dedicated Logic Registers                         : 0 (0)
I/O Registers                                     : 0 (0)
Block Memory Bits                                 : 0
M10Ks                                             : 0
DSP Blocks                                        : 0
Pins                                              : 0
Virtual Pins                                      : 0
Full Hierarchy Name                               : |lab4|QSYS_lab4:u0|QSYS_lab4_pll_1:pll_1|altera_pll:altera_pll_i
Library Name                                      : work

Compilation Hierarchy Node                        :       |QSYS_lab4_switches:switches|
ALMs needed [=A-B+C]                              : 5.0 (5.0)
[A] ALMs used in final placement                  : 5.0 (5.0)
[B] Estimate of ALMs recoverable by dense packing : 0.0 (0.0)
[C] Estimate of ALMs unavailable                  : 0.0 (0.0)
ALMs used for memory                              : 0.0 (0.0)
Combinational ALUTs                               : 10 (10)
Dedicated Logic Registers                         : 10 (10)
I/O Registers                                     : 0 (0)
Block Memory Bits                                 : 0
M10Ks                                             : 0
DSP Blocks                                        : 0
Pins                                              : 0
Virtual Pins                                      : 0
Full Hierarchy Name                               : |lab4|QSYS_lab4:u0|QSYS_lab4_switches:switches
Library Name                                      : QSYS_lab4

Compilation Hierarchy Node                        :       |QSYS_lab4_sys_sdram_pll_0:sys_sdram_pll_0|
ALMs needed [=A-B+C]                              : 0.0 (0.0)
[A] ALMs used in final placement                  : 0.0 (0.0)
[B] Estimate of ALMs recoverable by dense packing : 0.0 (0.0)
[C] Estimate of ALMs unavailable                  : 0.0 (0.0)
ALMs used for memory                              : 0.0 (0.0)
Combinational ALUTs                               : 0 (0)
Dedicated Logic Registers                         : 0 (0)
I/O Registers                                     : 0 (0)
Block Memory Bits                                 : 0
M10Ks                                             : 0
DSP Blocks                                        : 0
Pins                                              : 0
Virtual Pins                                      : 0
Full Hierarchy Name                               : |lab4|QSYS_lab4:u0|QSYS_lab4_sys_sdram_pll_0:sys_sdram_pll_0
Library Name                                      : QSYS_lab4

Compilation Hierarchy Node                        :          |QSYS_lab4_sys_sdram_pll_0_sys_pll:sys_pll|
ALMs needed [=A-B+C]                              : 0.0 (0.0)
[A] ALMs used in final placement                  : 0.0 (0.0)
[B] Estimate of ALMs recoverable by dense packing : 0.0 (0.0)
[C] Estimate of ALMs unavailable                  : 0.0 (0.0)
ALMs used for memory                              : 0.0 (0.0)
Combinational ALUTs                               : 0 (0)
Dedicated Logic Registers                         : 0 (0)
I/O Registers                                     : 0 (0)
Block Memory Bits                                 : 0
M10Ks                                             : 0
DSP Blocks                                        : 0
Pins                                              : 0
Virtual Pins                                      : 0
Full Hierarchy Name                               : |lab4|QSYS_lab4:u0|QSYS_lab4_sys_sdram_pll_0:sys_sdram_pll_0|QSYS_lab4_sys_sdram_pll_0_sys_pll:sys_pll
Library Name                                      : QSYS_lab4

Compilation Hierarchy Node                        :             |altera_pll:altera_pll_i|
ALMs needed [=A-B+C]                              : 0.0 (0.0)
[A] ALMs used in final placement                  : 0.0 (0.0)
[B] Estimate of ALMs recoverable by dense packing : 0.0 (0.0)
[C] Estimate of ALMs unavailable                  : 0.0 (0.0)
ALMs used for memory                              : 0.0 (0.0)
Combinational ALUTs                               : 0 (0)
Dedicated Logic Registers                         : 0 (0)
I/O Registers                                     : 0 (0)
Block Memory Bits                                 : 0
M10Ks                                             : 0
DSP Blocks                                        : 0
Pins                                              : 0
Virtual Pins                                      : 0
Full Hierarchy Name                               : |lab4|QSYS_lab4:u0|QSYS_lab4_sys_sdram_pll_0:sys_sdram_pll_0|QSYS_lab4_sys_sdram_pll_0_sys_pll:sys_pll|altera_pll:altera_pll_i
Library Name                                      : work

Compilation Hierarchy Node                        :       |alt_vipitc131_IS2Vid:alt_vip_itc_0|
ALMs needed [=A-B+C]                              : 173.7 (49.0)
[A] ALMs used in final placement                  : 205.7 (53.3)
[B] Estimate of ALMs recoverable by dense packing : 32.1 (4.3)
[C] Estimate of ALMs unavailable                  : 0.0 (0.0)
ALMs used for memory                              : 0.0 (0.0)
Combinational ALUTs                               : 268 (69)
Dedicated Logic Registers                         : 299 (68)
I/O Registers                                     : 0 (0)
Block Memory Bits                                 : 51200
M10Ks                                             : 5
DSP Blocks                                        : 0
Pins                                              : 0
Virtual Pins                                      : 0
Full Hierarchy Name                               : |lab4|QSYS_lab4:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0
Library Name                                      : QSYS_lab4

Compilation Hierarchy Node                        :          |alt_vipitc131_IS2Vid_statemachine:statemachine|
ALMs needed [=A-B+C]                              : 24.8 (24.8)
[A] ALMs used in final placement                  : 27.5 (27.5)
[B] Estimate of ALMs recoverable by dense packing : 2.8 (2.8)
[C] Estimate of ALMs unavailable                  : 0.0 (0.0)
ALMs used for memory                              : 0.0 (0.0)
Combinational ALUTs                               : 44 (44)
Dedicated Logic Registers                         : 11 (11)
I/O Registers                                     : 0 (0)
Block Memory Bits                                 : 0
M10Ks                                             : 0
DSP Blocks                                        : 0
Pins                                              : 0
Virtual Pins                                      : 0
Full Hierarchy Name                               : |lab4|QSYS_lab4:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_IS2Vid_statemachine:statemachine
Library Name                                      : QSYS_lab4

Compilation Hierarchy Node                        :          |alt_vipitc131_common_fifo:input_fifo|
ALMs needed [=A-B+C]                              : 83.1 (0.0)
[A] ALMs used in final placement                  : 108.0 (0.0)
[B] Estimate of ALMs recoverable by dense packing : 24.9 (0.0)
[C] Estimate of ALMs unavailable                  : 0.0 (0.0)
ALMs used for memory                              : 0.0 (0.0)
Combinational ALUTs                               : 122 (0)
Dedicated Logic Registers                         : 192 (0)
I/O Registers                                     : 0 (0)
Block Memory Bits                                 : 51200
M10Ks                                             : 5
DSP Blocks                                        : 0
Pins                                              : 0
Virtual Pins                                      : 0
Full Hierarchy Name                               : |lab4|QSYS_lab4:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo
Library Name                                      : QSYS_lab4

Compilation Hierarchy Node                        :             |dcfifo:input_fifo|
ALMs needed [=A-B+C]                              : 83.1 (0.0)
[A] ALMs used in final placement                  : 108.0 (0.0)
[B] Estimate of ALMs recoverable by dense packing : 24.9 (0.0)
[C] Estimate of ALMs unavailable                  : 0.0 (0.0)
ALMs used for memory                              : 0.0 (0.0)
Combinational ALUTs                               : 122 (0)
Dedicated Logic Registers                         : 192 (0)
I/O Registers                                     : 0 (0)
Block Memory Bits                                 : 51200
M10Ks                                             : 5
DSP Blocks                                        : 0
Pins                                              : 0
Virtual Pins                                      : 0
Full Hierarchy Name                               : |lab4|QSYS_lab4:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo
Library Name                                      : work

Compilation Hierarchy Node                        :                |dcfifo_upq1:auto_generated|
ALMs needed [=A-B+C]                              : 83.1 (23.1)
[A] ALMs used in final placement                  : 108.0 (34.3)
[B] Estimate of ALMs recoverable by dense packing : 24.9 (11.2)
[C] Estimate of ALMs unavailable                  : 0.0 (0.0)
ALMs used for memory                              : 0.0 (0.0)
Combinational ALUTs                               : 122 (26)
Dedicated Logic Registers                         : 192 (65)
I/O Registers                                     : 0 (0)
Block Memory Bits                                 : 51200
M10Ks                                             : 5
DSP Blocks                                        : 0
Pins                                              : 0
Virtual Pins                                      : 0
Full Hierarchy Name                               : |lab4|QSYS_lab4:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_upq1:auto_generated
Library Name                                      : work

Compilation Hierarchy Node                        :                   |a_gray2bin_qab:rdptr_g_gray2bin|
ALMs needed [=A-B+C]                              : 3.2 (3.2)
[A] ALMs used in final placement                  : 3.9 (3.9)
[B] Estimate of ALMs recoverable by dense packing : 0.7 (0.7)
[C] Estimate of ALMs unavailable                  : 0.0 (0.0)
ALMs used for memory                              : 0.0 (0.0)
Combinational ALUTs                               : 11 (11)
Dedicated Logic Registers                         : 0 (0)
I/O Registers                                     : 0 (0)
Block Memory Bits                                 : 0
M10Ks                                             : 0
DSP Blocks                                        : 0
Pins                                              : 0
Virtual Pins                                      : 0
Full Hierarchy Name                               : |lab4|QSYS_lab4:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_upq1:auto_generated|a_gray2bin_qab:rdptr_g_gray2bin
Library Name                                      : work

Compilation Hierarchy Node                        :                   |a_gray2bin_qab:rs_dgwp_gray2bin|
ALMs needed [=A-B+C]                              : 3.3 (3.3)
[A] ALMs used in final placement                  : 3.7 (3.7)
[B] Estimate of ALMs recoverable by dense packing : 0.4 (0.4)
[C] Estimate of ALMs unavailable                  : 0.0 (0.0)
ALMs used for memory                              : 0.0 (0.0)
Combinational ALUTs                               : 11 (11)
Dedicated Logic Registers                         : 0 (0)
I/O Registers                                     : 0 (0)
Block Memory Bits                                 : 0
M10Ks                                             : 0
DSP Blocks                                        : 0
Pins                                              : 0
Virtual Pins                                      : 0
Full Hierarchy Name                               : |lab4|QSYS_lab4:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_upq1:auto_generated|a_gray2bin_qab:rs_dgwp_gray2bin
Library Name                                      : work

Compilation Hierarchy Node                        :                   |a_gray2bin_qab:wrptr_g_gray2bin|
ALMs needed [=A-B+C]                              : 2.8 (2.8)
[A] ALMs used in final placement                  : 4.0 (4.0)
[B] Estimate of ALMs recoverable by dense packing : 1.2 (1.2)
[C] Estimate of ALMs unavailable                  : 0.0 (0.0)
ALMs used for memory                              : 0.0 (0.0)
Combinational ALUTs                               : 10 (10)
Dedicated Logic Registers                         : 0 (0)
I/O Registers                                     : 0 (0)
Block Memory Bits                                 : 0
M10Ks                                             : 0
DSP Blocks                                        : 0
Pins                                              : 0
Virtual Pins                                      : 0
Full Hierarchy Name                               : |lab4|QSYS_lab4:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_upq1:auto_generated|a_gray2bin_qab:wrptr_g_gray2bin
Library Name                                      : work

Compilation Hierarchy Node                        :                   |a_gray2bin_qab:ws_dgrp_gray2bin|
ALMs needed [=A-B+C]                              : 3.2 (3.2)
[A] ALMs used in final placement                  : 3.5 (3.5)
[B] Estimate of ALMs recoverable by dense packing : 0.2 (0.2)
[C] Estimate of ALMs unavailable                  : 0.0 (0.0)
ALMs used for memory                              : 0.0 (0.0)
Combinational ALUTs                               : 11 (11)
Dedicated Logic Registers                         : 0 (0)
I/O Registers                                     : 0 (0)
Block Memory Bits                                 : 0
M10Ks                                             : 0
DSP Blocks                                        : 0
Pins                                              : 0
Virtual Pins                                      : 0
Full Hierarchy Name                               : |lab4|QSYS_lab4:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_upq1:auto_generated|a_gray2bin_qab:ws_dgrp_gray2bin
Library Name                                      : work

Compilation Hierarchy Node                        :                   |a_graycounter_ldc:wrptr_g1p|
ALMs needed [=A-B+C]                              : 10.2 (10.2)
[A] ALMs used in final placement                  : 10.4 (10.4)
[B] Estimate of ALMs recoverable by dense packing : 0.3 (0.3)
[C] Estimate of ALMs unavailable                  : 0.0 (0.0)
ALMs used for memory                              : 0.0 (0.0)
Combinational ALUTs                               : 19 (19)
Dedicated Logic Registers                         : 17 (17)
I/O Registers                                     : 0 (0)
Block Memory Bits                                 : 0
M10Ks                                             : 0
DSP Blocks                                        : 0
Pins                                              : 0
Virtual Pins                                      : 0
Full Hierarchy Name                               : |lab4|QSYS_lab4:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_upq1:auto_generated|a_graycounter_ldc:wrptr_g1p
Library Name                                      : work

Compilation Hierarchy Node                        :                   |a_graycounter_pv6:rdptr_g1p|
ALMs needed [=A-B+C]                              : 11.5 (11.5)
[A] ALMs used in final placement                  : 12.8 (12.8)
[B] Estimate of ALMs recoverable by dense packing : 1.3 (1.3)
[C] Estimate of ALMs unavailable                  : 0.0 (0.0)
ALMs used for memory                              : 0.0 (0.0)
Combinational ALUTs                               : 21 (21)
Dedicated Logic Registers                         : 16 (16)
I/O Registers                                     : 0 (0)
Block Memory Bits                                 : 0
M10Ks                                             : 0
DSP Blocks                                        : 0
Pins                                              : 0
Virtual Pins                                      : 0
Full Hierarchy Name                               : |lab4|QSYS_lab4:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_upq1:auto_generated|a_graycounter_pv6:rdptr_g1p
Library Name                                      : work

Compilation Hierarchy Node                        :                   |alt_synch_pipe_1e8:rs_dgwp|
ALMs needed [=A-B+C]                              : 4.4 (0.0)
[A] ALMs used in final placement                  : 8.3 (0.0)
[B] Estimate of ALMs recoverable by dense packing : 3.9 (0.0)
[C] Estimate of ALMs unavailable                  : 0.0 (0.0)
ALMs used for memory                              : 0.0 (0.0)
Combinational ALUTs                               : 0 (0)
Dedicated Logic Registers                         : 24 (0)
I/O Registers                                     : 0 (0)
Block Memory Bits                                 : 0
M10Ks                                             : 0
DSP Blocks                                        : 0
Pins                                              : 0
Virtual Pins                                      : 0
Full Hierarchy Name                               : |lab4|QSYS_lab4:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_upq1:auto_generated|alt_synch_pipe_1e8:rs_dgwp
Library Name                                      : work

Compilation Hierarchy Node                        :                      |dffpipe_re9:dffpipe15|
ALMs needed [=A-B+C]                              : 4.4 (4.4)
[A] ALMs used in final placement                  : 8.3 (8.3)
[B] Estimate of ALMs recoverable by dense packing : 3.9 (3.9)
[C] Estimate of ALMs unavailable                  : 0.0 (0.0)
ALMs used for memory                              : 0.0 (0.0)
Combinational ALUTs                               : 0 (0)
Dedicated Logic Registers                         : 24 (24)
I/O Registers                                     : 0 (0)
Block Memory Bits                                 : 0
M10Ks                                             : 0
DSP Blocks                                        : 0
Pins                                              : 0
Virtual Pins                                      : 0
Full Hierarchy Name                               : |lab4|QSYS_lab4:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_upq1:auto_generated|alt_synch_pipe_1e8:rs_dgwp|dffpipe_re9:dffpipe15
Library Name                                      : work

Compilation Hierarchy Node                        :                   |alt_synch_pipe_2e8:ws_dgrp|
ALMs needed [=A-B+C]                              : 5.1 (0.0)
[A] ALMs used in final placement                  : 7.3 (0.0)
[B] Estimate of ALMs recoverable by dense packing : 2.3 (0.0)
[C] Estimate of ALMs unavailable                  : 0.0 (0.0)
ALMs used for memory                              : 0.0 (0.0)
Combinational ALUTs                               : 0 (0)
Dedicated Logic Registers                         : 24 (0)
I/O Registers                                     : 0 (0)
Block Memory Bits                                 : 0
M10Ks                                             : 0
DSP Blocks                                        : 0
Pins                                              : 0
Virtual Pins                                      : 0
Full Hierarchy Name                               : |lab4|QSYS_lab4:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_upq1:auto_generated|alt_synch_pipe_2e8:ws_dgrp
Library Name                                      : work

Compilation Hierarchy Node                        :                      |dffpipe_se9:dffpipe18|
ALMs needed [=A-B+C]                              : 5.1 (5.1)
[A] ALMs used in final placement                  : 7.3 (7.3)
[B] Estimate of ALMs recoverable by dense packing : 2.3 (2.3)
[C] Estimate of ALMs unavailable                  : 0.0 (0.0)
ALMs used for memory                              : 0.0 (0.0)
Combinational ALUTs                               : 0 (0)
Dedicated Logic Registers                         : 24 (24)
I/O Registers                                     : 0 (0)
Block Memory Bits                                 : 0
M10Ks                                             : 0
DSP Blocks                                        : 0
Pins                                              : 0
Virtual Pins                                      : 0
Full Hierarchy Name                               : |lab4|QSYS_lab4:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_upq1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_se9:dffpipe18
Library Name                                      : work

Compilation Hierarchy Node                        :                   |altsyncram_us91:fifo_ram|
ALMs needed [=A-B+C]                              : 0.0 (0.0)
[A] ALMs used in final placement                  : 0.0 (0.0)
[B] Estimate of ALMs recoverable by dense packing : 0.0 (0.0)
[C] Estimate of ALMs unavailable                  : 0.0 (0.0)
ALMs used for memory                              : 0.0 (0.0)
Combinational ALUTs                               : 0 (0)
Dedicated Logic Registers                         : 0 (0)
I/O Registers                                     : 0 (0)
Block Memory Bits                                 : 51200
M10Ks                                             : 5
DSP Blocks                                        : 0
Pins                                              : 0
Virtual Pins                                      : 0
Full Hierarchy Name                               : |lab4|QSYS_lab4:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_upq1:auto_generated|altsyncram_us91:fifo_ram
Library Name                                      : work

Compilation Hierarchy Node                        :                   |dffpipe_3dc:rdaclr|
ALMs needed [=A-B+C]                              : 0.6 (0.6)
[A] ALMs used in final placement                  : 1.0 (1.0)
[B] Estimate of ALMs recoverable by dense packing : 0.4 (0.4)
[C] Estimate of ALMs unavailable                  : 0.0 (0.0)
ALMs used for memory                              : 0.0 (0.0)
Combinational ALUTs                               : 1 (1)
Dedicated Logic Registers                         : 2 (2)
I/O Registers                                     : 0 (0)
Block Memory Bits                                 : 0
M10Ks                                             : 0
DSP Blocks                                        : 0
Pins                                              : 0
Virtual Pins                                      : 0
Full Hierarchy Name                               : |lab4|QSYS_lab4:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_upq1:auto_generated|dffpipe_3dc:rdaclr
Library Name                                      : work

Compilation Hierarchy Node                        :                   |dffpipe_qe9:rs_brp|
ALMs needed [=A-B+C]                              : 2.8 (2.8)
[A] ALMs used in final placement                  : 3.2 (3.2)
[B] Estimate of ALMs recoverable by dense packing : 0.4 (0.4)
[C] Estimate of ALMs unavailable                  : 0.0 (0.0)
ALMs used for memory                              : 0.0 (0.0)
Combinational ALUTs                               : 0 (0)
Dedicated Logic Registers                         : 11 (11)
I/O Registers                                     : 0 (0)
Block Memory Bits                                 : 0
M10Ks                                             : 0
DSP Blocks                                        : 0
Pins                                              : 0
Virtual Pins                                      : 0
Full Hierarchy Name                               : |lab4|QSYS_lab4:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_upq1:auto_generated|dffpipe_qe9:rs_brp
Library Name                                      : work

Compilation Hierarchy Node                        :                   |dffpipe_qe9:rs_bwp|
ALMs needed [=A-B+C]                              : 2.8 (2.8)
[A] ALMs used in final placement                  : 3.7 (3.7)
[B] Estimate of ALMs recoverable by dense packing : 0.8 (0.8)
[C] Estimate of ALMs unavailable                  : 0.0 (0.0)
ALMs used for memory                              : 0.0 (0.0)
Combinational ALUTs                               : 0 (0)
Dedicated Logic Registers                         : 11 (11)
I/O Registers                                     : 0 (0)
Block Memory Bits                                 : 0
M10Ks                                             : 0
DSP Blocks                                        : 0
Pins                                              : 0
Virtual Pins                                      : 0
Full Hierarchy Name                               : |lab4|QSYS_lab4:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_upq1:auto_generated|dffpipe_qe9:rs_bwp
Library Name                                      : work

Compilation Hierarchy Node                        :                   |dffpipe_qe9:ws_brp|
ALMs needed [=A-B+C]                              : 2.8 (2.8)
[A] ALMs used in final placement                  : 3.3 (3.3)
[B] Estimate of ALMs recoverable by dense packing : 0.6 (0.6)
[C] Estimate of ALMs unavailable                  : 0.0 (0.0)
ALMs used for memory                              : 0.0 (0.0)
Combinational ALUTs                               : 0 (0)
Dedicated Logic Registers                         : 11 (11)
I/O Registers                                     : 0 (0)
Block Memory Bits                                 : 0
M10Ks                                             : 0
DSP Blocks                                        : 0
Pins                                              : 0
Virtual Pins                                      : 0
Full Hierarchy Name                               : |lab4|QSYS_lab4:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_upq1:auto_generated|dffpipe_qe9:ws_brp
Library Name                                      : work

Compilation Hierarchy Node                        :                   |dffpipe_qe9:ws_bwp|
ALMs needed [=A-B+C]                              : 2.8 (2.8)
[A] ALMs used in final placement                  : 3.7 (3.7)
[B] Estimate of ALMs recoverable by dense packing : 0.9 (0.9)
[C] Estimate of ALMs unavailable                  : 0.0 (0.0)
ALMs used for memory                              : 0.0 (0.0)
Combinational ALUTs                               : 0 (0)
Dedicated Logic Registers                         : 11 (11)
I/O Registers                                     : 0 (0)
Block Memory Bits                                 : 0
M10Ks                                             : 0
DSP Blocks                                        : 0
Pins                                              : 0
Virtual Pins                                      : 0
Full Hierarchy Name                               : |lab4|QSYS_lab4:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_upq1:auto_generated|dffpipe_qe9:ws_bwp
Library Name                                      : work

Compilation Hierarchy Node                        :                   |mux_5r7:rdemp_eq_comp_lsb_mux|
ALMs needed [=A-B+C]                              : 2.3 (2.3)
[A] ALMs used in final placement                  : 2.4 (2.4)
[B] Estimate of ALMs recoverable by dense packing : 0.1 (0.1)
[C] Estimate of ALMs unavailable                  : 0.0 (0.0)
ALMs used for memory                              : 0.0 (0.0)
Combinational ALUTs                               : 6 (6)
Dedicated Logic Registers                         : 0 (0)
I/O Registers                                     : 0 (0)
Block Memory Bits                                 : 0
M10Ks                                             : 0
DSP Blocks                                        : 0
Pins                                              : 0
Virtual Pins                                      : 0
Full Hierarchy Name                               : |lab4|QSYS_lab4:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_upq1:auto_generated|mux_5r7:rdemp_eq_comp_lsb_mux
Library Name                                      : work

Compilation Hierarchy Node                        :                   |mux_5r7:rdemp_eq_comp_msb_mux|
ALMs needed [=A-B+C]                              : 2.2 (2.2)
[A] ALMs used in final placement                  : 2.4 (2.4)
[B] Estimate of ALMs recoverable by dense packing : 0.2 (0.2)
[C] Estimate of ALMs unavailable                  : 0.0 (0.0)
ALMs used for memory                              : 0.0 (0.0)
Combinational ALUTs                               : 6 (6)
Dedicated Logic Registers                         : 0 (0)
I/O Registers                                     : 0 (0)
Block Memory Bits                                 : 0
M10Ks                                             : 0
DSP Blocks                                        : 0
Pins                                              : 0
Virtual Pins                                      : 0
Full Hierarchy Name                               : |lab4|QSYS_lab4:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_upq1:auto_generated|mux_5r7:rdemp_eq_comp_msb_mux
Library Name                                      : work

Compilation Hierarchy Node                        :          |alt_vipitc131_common_generic_count:h_counter|
ALMs needed [=A-B+C]                              : 7.5 (7.5)
[A] ALMs used in final placement                  : 7.5 (7.5)
[B] Estimate of ALMs recoverable by dense packing : 0.0 (0.0)
[C] Estimate of ALMs unavailable                  : 0.0 (0.0)
ALMs used for memory                              : 0.0 (0.0)
Combinational ALUTs                               : 15 (15)
Dedicated Logic Registers                         : 13 (13)
I/O Registers                                     : 0 (0)
Block Memory Bits                                 : 0
M10Ks                                             : 0
DSP Blocks                                        : 0
Pins                                              : 0
Virtual Pins                                      : 0
Full Hierarchy Name                               : |lab4|QSYS_lab4:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter
Library Name                                      : QSYS_lab4

Compilation Hierarchy Node                        :          |alt_vipitc131_common_generic_count:v_counter|
ALMs needed [=A-B+C]                              : 8.7 (8.7)
[A] ALMs used in final placement                  : 8.7 (8.7)
[B] Estimate of ALMs recoverable by dense packing : 0.0 (0.0)
[C] Estimate of ALMs unavailable                  : 0.0 (0.0)
ALMs used for memory                              : 0.0 (0.0)
Combinational ALUTs                               : 17 (17)
Dedicated Logic Registers                         : 13 (13)
I/O Registers                                     : 0 (0)
Block Memory Bits                                 : 0
M10Ks                                             : 0
DSP Blocks                                        : 0
Pins                                              : 0
Virtual Pins                                      : 0
Full Hierarchy Name                               : |lab4|QSYS_lab4:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter
Library Name                                      : QSYS_lab4

Compilation Hierarchy Node                        :          |alt_vipitc131_common_sync:enable_sync|
ALMs needed [=A-B+C]                              : 0.2 (0.2)
[A] ALMs used in final placement                  : 0.8 (0.8)
[B] Estimate of ALMs recoverable by dense packing : 0.6 (0.6)
[C] Estimate of ALMs unavailable                  : 0.0 (0.0)
ALMs used for memory                              : 0.0 (0.0)
Combinational ALUTs                               : 1 (1)
Dedicated Logic Registers                         : 2 (2)
I/O Registers                                     : 0 (0)
Block Memory Bits                                 : 0
M10Ks                                             : 0
DSP Blocks                                        : 0
Pins                                              : 0
Virtual Pins                                      : 0
Full Hierarchy Name                               : |lab4|QSYS_lab4:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_sync:enable_sync
Library Name                                      : QSYS_lab4

Compilation Hierarchy Node                        :       |alt_vipvfr131_vfr:alt_vip_vfr_0|
ALMs needed [=A-B+C]                              : 752.8 (0.0)
[A] ALMs used in final placement                  : 1007.4 (0.0)
[B] Estimate of ALMs recoverable by dense packing : 263.4 (0.0)
[C] Estimate of ALMs unavailable                  : 8.8 (0.0)
ALMs used for memory                              : 0.0 (0.0)
Combinational ALUTs                               : 925 (0)
Dedicated Logic Registers                         : 1670 (0)
I/O Registers                                     : 0 (0)
Block Memory Bits                                 : 8286
M10Ks                                             : 6
DSP Blocks                                        : 0
Pins                                              : 0
Virtual Pins                                      : 0
Full Hierarchy Name                               : |lab4|QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0
Library Name                                      : QSYS_lab4

Compilation Hierarchy Node                        :          |alt_vipvfr131_common_avalon_mm_slave:slave|
ALMs needed [=A-B+C]                              : 254.8 (254.8)
[A] ALMs used in final placement                  : 384.4 (384.4)
[B] Estimate of ALMs recoverable by dense packing : 132.3 (132.3)
[C] Estimate of ALMs unavailable                  : 2.8 (2.8)
ALMs used for memory                              : 0.0 (0.0)
Combinational ALUTs                               : 227 (227)
Dedicated Logic Registers                         : 626 (626)
I/O Registers                                     : 0 (0)
Block Memory Bits                                 : 0
M10Ks                                             : 0
DSP Blocks                                        : 0
Pins                                              : 0
Virtual Pins                                      : 0
Full Hierarchy Name                               : |lab4|QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave
Library Name                                      : QSYS_lab4

Compilation Hierarchy Node                        :          |alt_vipvfr131_common_stream_output:outputter|
ALMs needed [=A-B+C]                              : 19.6 (19.6)
[A] ALMs used in final placement                  : 22.9 (22.9)
[B] Estimate of ALMs recoverable by dense packing : 3.4 (3.4)
[C] Estimate of ALMs unavailable                  : 0.1 (0.1)
ALMs used for memory                              : 0.0 (0.0)
Combinational ALUTs                               : 20 (20)
Dedicated Logic Registers                         : 40 (40)
I/O Registers                                     : 0 (0)
Block Memory Bits                                 : 0
M10Ks                                             : 0
DSP Blocks                                        : 0
Pins                                              : 0
Virtual Pins                                      : 0
Full Hierarchy Name                               : |lab4|QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_stream_output:outputter
Library Name                                      : QSYS_lab4

Compilation Hierarchy Node                        :          |alt_vipvfr131_prc:prc|
ALMs needed [=A-B+C]                              : 386.8 (1.5)
[A] ALMs used in final placement                  : 488.4 (1.5)
[B] Estimate of ALMs recoverable by dense packing : 105.4 (0.0)
[C] Estimate of ALMs unavailable                  : 3.8 (0.0)
ALMs used for memory                              : 0.0 (0.0)
Combinational ALUTs                               : 553 (3)
Dedicated Logic Registers                         : 877 (0)
I/O Registers                                     : 0 (0)
Block Memory Bits                                 : 8286
M10Ks                                             : 6
DSP Blocks                                        : 0
Pins                                              : 0
Virtual Pins                                      : 0
Full Hierarchy Name                               : |lab4|QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc
Library Name                                      : QSYS_lab4

Compilation Hierarchy Node                        :             |alt_vipvfr131_common_avalon_mm_slave:avalon_mm_control_slave|
ALMs needed [=A-B+C]                              : 7.3 (7.3)
[A] ALMs used in final placement                  : 36.7 (36.7)
[B] Estimate of ALMs recoverable by dense packing : 29.5 (29.5)
[C] Estimate of ALMs unavailable                  : 0.1 (0.1)
ALMs used for memory                              : 0.0 (0.0)
Combinational ALUTs                               : 9 (9)
Dedicated Logic Registers                         : 73 (73)
I/O Registers                                     : 0 (0)
Block Memory Bits                                 : 0
M10Ks                                             : 0
DSP Blocks                                        : 0
Pins                                              : 0
Virtual Pins                                      : 0
Full Hierarchy Name                               : |lab4|QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_common_avalon_mm_slave:avalon_mm_control_slave
Library Name                                      : QSYS_lab4

Compilation Hierarchy Node                        :             |alt_vipvfr131_prc_core:prc_core|
ALMs needed [=A-B+C]                              : 64.8 (64.8)
[A] ALMs used in final placement                  : 100.2 (100.2)
[B] Estimate of ALMs recoverable by dense packing : 35.5 (35.5)
[C] Estimate of ALMs unavailable                  : 0.1 (0.1)
ALMs used for memory                              : 0.0 (0.0)
Combinational ALUTs                               : 119 (119)
Dedicated Logic Registers                         : 170 (170)
I/O Registers                                     : 0 (0)
Block Memory Bits                                 : 0
M10Ks                                             : 0
DSP Blocks                                        : 0
Pins                                              : 0
Virtual Pins                                      : 0
Full Hierarchy Name                               : |lab4|QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core
Library Name                                      : QSYS_lab4

Compilation Hierarchy Node                        :             |alt_vipvfr131_prc_read_master:read_master|
ALMs needed [=A-B+C]                              : 313.2 (0.0)
[A] ALMs used in final placement                  : 350.0 (0.0)
[B] Estimate of ALMs recoverable by dense packing : 40.4 (0.0)
[C] Estimate of ALMs unavailable                  : 3.6 (0.0)
ALMs used for memory                              : 0.0 (0.0)
Combinational ALUTs                               : 422 (0)
Dedicated Logic Registers                         : 634 (0)
I/O Registers                                     : 0 (0)
Block Memory Bits                                 : 8286
M10Ks                                             : 6
DSP Blocks                                        : 0
Pins                                              : 0
Virtual Pins                                      : 0
Full Hierarchy Name                               : |lab4|QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master
Library Name                                      : QSYS_lab4

Compilation Hierarchy Node                        :                |alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|
ALMs needed [=A-B+C]                              : 253.2 (118.6)
[A] ALMs used in final placement                  : 286.5 (129.5)
[B] Estimate of ALMs recoverable by dense packing : 35.9 (11.6)
[C] Estimate of ALMs unavailable                  : 2.6 (0.6)
ALMs used for memory                              : 0.0 (0.0)
Combinational ALUTs                               : 412 (199)
Dedicated Logic Registers                         : 498 (195)
I/O Registers                                     : 0 (0)
Block Memory Bits                                 : 8286
M10Ks                                             : 6
DSP Blocks                                        : 0
Pins                                              : 0
Virtual Pins                                      : 0
Full Hierarchy Name                               : |lab4|QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo
Library Name                                      : qsys_lab4

Compilation Hierarchy Node                        :                   |alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|
ALMs needed [=A-B+C]                              : 55.8 (0.0)
[A] ALMs used in final placement                  : 68.0 (0.0)
[B] Estimate of ALMs recoverable by dense packing : 12.2 (0.0)
[C] Estimate of ALMs unavailable                  : 0.0 (0.0)
ALMs used for memory                              : 0.0 (0.0)
Combinational ALUTs                               : 95 (0)
Dedicated Logic Registers                         : 126 (0)
I/O Registers                                     : 0 (0)
Block Memory Bits                                 : 8192
M10Ks                                             : 4
DSP Blocks                                        : 0
Pins                                              : 0
Virtual Pins                                      : 0
Full Hierarchy Name                               : |lab4|QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo
Library Name                                      : qsys_lab4

Compilation Hierarchy Node                        :                      |alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|
ALMs needed [=A-B+C]                              : 48.5 (31.1)
[A] ALMs used in final placement                  : 61.0 (32.6)
[B] Estimate of ALMs recoverable by dense packing : 12.5 (1.5)
[C] Estimate of ALMs unavailable                  : 0.0 (0.0)
ALMs used for memory                              : 0.0 (0.0)
Combinational ALUTs                               : 81 (59)
Dedicated Logic Registers                         : 112 (42)
I/O Registers                                     : 0 (0)
Block Memory Bits                                 : 0
M10Ks                                             : 0
DSP Blocks                                        : 0
Pins                                              : 0
Virtual Pins                                      : 0
Full Hierarchy Name                               : |lab4|QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator
Library Name                                      : qsys_lab4

Compilation Hierarchy Node                        :                         |alt_vipvfr131_common_gray_clock_crosser:\dual_clock_gen:rdcounter_to_wrclock|
ALMs needed [=A-B+C]                              : 8.9 (8.9)
[A] ALMs used in final placement                  : 13.9 (13.9)
[B] Estimate of ALMs recoverable by dense packing : 5.0 (5.0)
[C] Estimate of ALMs unavailable                  : 0.0 (0.0)
ALMs used for memory                              : 0.0 (0.0)
Combinational ALUTs                               : 11 (11)
Dedicated Logic Registers                         : 35 (35)
I/O Registers                                     : 0 (0)
Block Memory Bits                                 : 0
M10Ks                                             : 0
DSP Blocks                                        : 0
Pins                                              : 0
Virtual Pins                                      : 0
Full Hierarchy Name                               : |lab4|QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr131_common_gray_clock_crosser:\dual_clock_gen:rdcounter_to_wrclock
Library Name                                      : qsys_lab4

Compilation Hierarchy Node                        :                         |alt_vipvfr131_common_gray_clock_crosser:\dual_clock_gen:wrcounter_to_rdclock|
ALMs needed [=A-B+C]                              : 8.5 (8.5)
[A] ALMs used in final placement                  : 14.5 (14.5)
[B] Estimate of ALMs recoverable by dense packing : 6.0 (6.0)
[C] Estimate of ALMs unavailable                  : 0.0 (0.0)
ALMs used for memory                              : 0.0 (0.0)
Combinational ALUTs                               : 11 (11)
Dedicated Logic Registers                         : 35 (35)
I/O Registers                                     : 0 (0)
Block Memory Bits                                 : 0
M10Ks                                             : 0
DSP Blocks                                        : 0
Pins                                              : 0
Virtual Pins                                      : 0
Full Hierarchy Name                               : |lab4|QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr131_common_gray_clock_crosser:\dual_clock_gen:wrcounter_to_rdclock
Library Name                                      : qsys_lab4

Compilation Hierarchy Node                        :                      |alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|
ALMs needed [=A-B+C]                              : 7.0 (7.0)
[A] ALMs used in final placement                  : 7.0 (7.0)
[B] Estimate of ALMs recoverable by dense packing : 0.0 (0.0)
[C] Estimate of ALMs unavailable                  : 0.0 (0.0)
ALMs used for memory                              : 0.0 (0.0)
Combinational ALUTs                               : 14 (14)
Dedicated Logic Registers                         : 14 (14)
I/O Registers                                     : 0 (0)
Block Memory Bits                                 : 8192
M10Ks                                             : 4
DSP Blocks                                        : 0
Pins                                              : 0
Virtual Pins                                      : 0
Full Hierarchy Name                               : |lab4|QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo
Library Name                                      : qsys_lab4

Compilation Hierarchy Node                        :                         |altsyncram:ram|
ALMs needed [=A-B+C]                              : 0.0 (0.0)
[A] ALMs used in final placement                  : 0.0 (0.0)
[B] Estimate of ALMs recoverable by dense packing : 0.0 (0.0)
[C] Estimate of ALMs unavailable                  : 0.0 (0.0)
ALMs used for memory                              : 0.0 (0.0)
Combinational ALUTs                               : 0 (0)
Dedicated Logic Registers                         : 0 (0)
I/O Registers                                     : 0 (0)
Block Memory Bits                                 : 8192
M10Ks                                             : 4
DSP Blocks                                        : 0
Pins                                              : 0
Virtual Pins                                      : 0
Full Hierarchy Name                               : |lab4|QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram
Library Name                                      : work

Compilation Hierarchy Node                        :                            |altsyncram_kvr1:auto_generated|
ALMs needed [=A-B+C]                              : 0.0 (0.0)
[A] ALMs used in final placement                  : 0.0 (0.0)
[B] Estimate of ALMs recoverable by dense packing : 0.0 (0.0)
[C] Estimate of ALMs unavailable                  : 0.0 (0.0)
ALMs used for memory                              : 0.0 (0.0)
Combinational ALUTs                               : 0 (0)
Dedicated Logic Registers                         : 0 (0)
I/O Registers                                     : 0 (0)
Block Memory Bits                                 : 8192
M10Ks                                             : 4
DSP Blocks                                        : 0
Pins                                              : 0
Virtual Pins                                      : 0
Full Hierarchy Name                               : |lab4|QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_kvr1:auto_generated
Library Name                                      : work

Compilation Hierarchy Node                        :                   |alt_vipvfr131_common_general_fifo:cmd_fifo|
ALMs needed [=A-B+C]                              : 78.8 (1.5)
[A] ALMs used in final placement                  : 89.0 (1.7)
[B] Estimate of ALMs recoverable by dense packing : 12.2 (0.2)
[C] Estimate of ALMs unavailable                  : 2.0 (0.0)
ALMs used for memory                              : 0.0 (0.0)
Combinational ALUTs                               : 118 (3)
Dedicated Logic Registers                         : 177 (2)
I/O Registers                                     : 0 (0)
Block Memory Bits                                 : 94
M10Ks                                             : 2
DSP Blocks                                        : 0
Pins                                              : 0
Virtual Pins                                      : 0
Full Hierarchy Name                               : |lab4|QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo
Library Name                                      : qsys_lab4

Compilation Hierarchy Node                        :                      |alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|
ALMs needed [=A-B+C]                              : 4.6 (2.2)
[A] ALMs used in final placement                  : 7.7 (2.8)
[B] Estimate of ALMs recoverable by dense packing : 3.1 (0.5)
[C] Estimate of ALMs unavailable                  : 0.0 (0.0)
ALMs used for memory                              : 0.0 (0.0)
Combinational ALUTs                               : 4 (4)
Dedicated Logic Registers                         : 21 (5)
I/O Registers                                     : 0 (0)
Block Memory Bits                                 : 0
M10Ks                                             : 0
DSP Blocks                                        : 0
Pins                                              : 0
Virtual Pins                                      : 0
Full Hierarchy Name                               : |lab4|QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator
Library Name                                      : qsys_lab4

Compilation Hierarchy Node                        :                         |alt_vipvfr131_common_gray_clock_crosser:\dual_clock_gen:rdcounter_to_wrclock|
ALMs needed [=A-B+C]                              : 1.2 (1.2)
[A] ALMs used in final placement                  : 1.4 (1.4)
[B] Estimate of ALMs recoverable by dense packing : 0.1 (0.1)
[C] Estimate of ALMs unavailable                  : 0.0 (0.0)
ALMs used for memory                              : 0.0 (0.0)
Combinational ALUTs                               : 0 (0)
Dedicated Logic Registers                         : 6 (6)
I/O Registers                                     : 0 (0)
Block Memory Bits                                 : 0
M10Ks                                             : 0
DSP Blocks                                        : 0
Pins                                              : 0
Virtual Pins                                      : 0
Full Hierarchy Name                               : |lab4|QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr131_common_gray_clock_crosser:\dual_clock_gen:rdcounter_to_wrclock
Library Name                                      : qsys_lab4

Compilation Hierarchy Node                        :                         |alt_vipvfr131_common_gray_clock_crosser:\dual_clock_gen:wrcounter_to_rdclock|
ALMs needed [=A-B+C]                              : 0.9 (0.9)
[A] ALMs used in final placement                  : 1.4 (1.4)
[B] Estimate of ALMs recoverable by dense packing : 0.5 (0.5)
[C] Estimate of ALMs unavailable                  : 0.0 (0.0)
ALMs used for memory                              : 0.0 (0.0)
Combinational ALUTs                               : 0 (0)
Dedicated Logic Registers                         : 5 (5)
I/O Registers                                     : 0 (0)
Block Memory Bits                                 : 0
M10Ks                                             : 0
DSP Blocks                                        : 0
Pins                                              : 0
Virtual Pins                                      : 0
Full Hierarchy Name                               : |lab4|QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr131_common_gray_clock_crosser:\dual_clock_gen:wrcounter_to_rdclock
Library Name                                      : qsys_lab4

Compilation Hierarchy Node                        :                         |alt_vipvfr131_common_std_logic_vector_delay:\dual_clock_gen:writes_this_read_cycle_delayer|
ALMs needed [=A-B+C]                              : 0.2 (0.2)
[A] ALMs used in final placement                  : 2.2 (2.2)
[B] Estimate of ALMs recoverable by dense packing : 2.0 (2.0)
[C] Estimate of ALMs unavailable                  : 0.0 (0.0)
ALMs used for memory                              : 0.0 (0.0)
Combinational ALUTs                               : 0 (0)
Dedicated Logic Registers                         : 5 (5)
I/O Registers                                     : 0 (0)
Block Memory Bits                                 : 0
M10Ks                                             : 0
DSP Blocks                                        : 0
Pins                                              : 0
Virtual Pins                                      : 0
Full Hierarchy Name                               : |lab4|QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr131_common_std_logic_vector_delay:\dual_clock_gen:writes_this_read_cycle_delayer
Library Name                                      : qsys_lab4

Compilation Hierarchy Node                        :                      |alt_vipvfr131_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|
ALMs needed [=A-B+C]                              : 69.5 (68.0)
[A] ALMs used in final placement                  : 74.8 (73.3)
[B] Estimate of ALMs recoverable by dense packing : 7.3 (7.3)
[C] Estimate of ALMs unavailable                  : 2.0 (2.0)
ALMs used for memory                              : 0.0 (0.0)
Combinational ALUTs                               : 108 (105)
Dedicated Logic Registers                         : 143 (141)
I/O Registers                                     : 0 (0)
Block Memory Bits                                 : 0
M10Ks                                             : 0
DSP Blocks                                        : 0
Pins                                              : 0
Virtual Pins                                      : 0
Full Hierarchy Name                               : |lab4|QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo
Library Name                                      : qsys_lab4

Compilation Hierarchy Node                        :                         |alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|
ALMs needed [=A-B+C]                              : 1.5 (1.5)
[A] ALMs used in final placement                  : 1.5 (1.5)
[B] Estimate of ALMs recoverable by dense packing : 0.0 (0.0)
[C] Estimate of ALMs unavailable                  : 0.0 (0.0)
ALMs used for memory                              : 0.0 (0.0)
Combinational ALUTs                               : 3 (3)
Dedicated Logic Registers                         : 2 (2)
I/O Registers                                     : 0 (0)
Block Memory Bits                                 : 0
M10Ks                                             : 0
DSP Blocks                                        : 0
Pins                                              : 0
Virtual Pins                                      : 0
Full Hierarchy Name                               : |lab4|QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator
Library Name                                      : qsys_lab4

Compilation Hierarchy Node                        :                      |alt_vipvfr131_common_one_bit_delay:\dual_clock_or_large_gen:output_logic_fifo_gen:ram_fifo_rdreq_delayer|
ALMs needed [=A-B+C]                              : 0.6 (0.6)
[A] ALMs used in final placement                  : 1.0 (1.0)
[B] Estimate of ALMs recoverable by dense packing : 0.4 (0.4)
[C] Estimate of ALMs unavailable                  : 0.0 (0.0)
ALMs used for memory                              : 0.0 (0.0)
Combinational ALUTs                               : 0 (0)
Dedicated Logic Registers                         : 2 (2)
I/O Registers                                     : 0 (0)
Block Memory Bits                                 : 0
M10Ks                                             : 0
DSP Blocks                                        : 0
Pins                                              : 0
Virtual Pins                                      : 0
Full Hierarchy Name                               : |lab4|QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_one_bit_delay:\dual_clock_or_large_gen:output_logic_fifo_gen:ram_fifo_rdreq_delayer
Library Name                                      : qsys_lab4

Compilation Hierarchy Node                        :                      |alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|
ALMs needed [=A-B+C]                              : 2.7 (1.3)
[A] ALMs used in final placement                  : 3.8 (1.3)
[B] Estimate of ALMs recoverable by dense packing : 1.2 (0.0)
[C] Estimate of ALMs unavailable                  : 0.0 (0.0)
ALMs used for memory                              : 0.0 (0.0)
Combinational ALUTs                               : 3 (2)
Dedicated Logic Registers                         : 9 (2)
I/O Registers                                     : 0 (0)
Block Memory Bits                                 : 94
M10Ks                                             : 2
DSP Blocks                                        : 0
Pins                                              : 0
Virtual Pins                                      : 0
Full Hierarchy Name                               : |lab4|QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo
Library Name                                      : qsys_lab4

Compilation Hierarchy Node                        :                         |alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|
ALMs needed [=A-B+C]                              : 1.3 (0.4)
[A] ALMs used in final placement                  : 2.5 (1.0)
[B] Estimate of ALMs recoverable by dense packing : 1.2 (0.6)
[C] Estimate of ALMs unavailable                  : 0.0 (0.0)
ALMs used for memory                              : 0.0 (0.0)
Combinational ALUTs                               : 1 (1)
Dedicated Logic Registers                         : 7 (2)
I/O Registers                                     : 0 (0)
Block Memory Bits                                 : 0
M10Ks                                             : 0
DSP Blocks                                        : 0
Pins                                              : 0
Virtual Pins                                      : 0
Full Hierarchy Name                               : |lab4|QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator
Library Name                                      : qsys_lab4

Compilation Hierarchy Node                        :                            |alt_vipvfr131_common_gray_clock_crosser:\dual_clock_gen:wrcounter_to_rdclock|
ALMs needed [=A-B+C]                              : 0.9 (0.9)
[A] ALMs used in final placement                  : 1.5 (1.5)
[B] Estimate of ALMs recoverable by dense packing : 0.6 (0.6)
[C] Estimate of ALMs unavailable                  : 0.0 (0.0)
ALMs used for memory                              : 0.0 (0.0)
Combinational ALUTs                               : 0 (0)
Dedicated Logic Registers                         : 5 (5)
I/O Registers                                     : 0 (0)
Block Memory Bits                                 : 0
M10Ks                                             : 0
DSP Blocks                                        : 0
Pins                                              : 0
Virtual Pins                                      : 0
Full Hierarchy Name                               : |lab4|QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr131_common_gray_clock_crosser:\dual_clock_gen:wrcounter_to_rdclock
Library Name                                      : qsys_lab4

Compilation Hierarchy Node                        :                         |altsyncram:ram|
ALMs needed [=A-B+C]                              : 0.0 (0.0)
[A] ALMs used in final placement                  : 0.0 (0.0)
[B] Estimate of ALMs recoverable by dense packing : 0.0 (0.0)
[C] Estimate of ALMs unavailable                  : 0.0 (0.0)
ALMs used for memory                              : 0.0 (0.0)
Combinational ALUTs                               : 0 (0)
Dedicated Logic Registers                         : 0 (0)
I/O Registers                                     : 0 (0)
Block Memory Bits                                 : 94
M10Ks                                             : 2
DSP Blocks                                        : 0
Pins                                              : 0
Virtual Pins                                      : 0
Full Hierarchy Name                               : |lab4|QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram
Library Name                                      : work

Compilation Hierarchy Node                        :                            |altsyncram_gor1:auto_generated|
ALMs needed [=A-B+C]                              : 0.0 (0.0)
[A] ALMs used in final placement                  : 0.0 (0.0)
[B] Estimate of ALMs recoverable by dense packing : 0.0 (0.0)
[C] Estimate of ALMs unavailable                  : 0.0 (0.0)
ALMs used for memory                              : 0.0 (0.0)
Combinational ALUTs                               : 0 (0)
Dedicated Logic Registers                         : 0 (0)
I/O Registers                                     : 0 (0)
Block Memory Bits                                 : 94
M10Ks                                             : 2
DSP Blocks                                        : 0
Pins                                              : 0
Virtual Pins                                      : 0
Full Hierarchy Name                               : |lab4|QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_gor1:auto_generated
Library Name                                      : work

Compilation Hierarchy Node                        :                |alt_vipvfr131_common_pulling_width_adapter:width_adaptor|
ALMs needed [=A-B+C]                              : 60.0 (60.0)
[A] ALMs used in final placement                  : 63.5 (63.5)
[B] Estimate of ALMs recoverable by dense packing : 4.5 (4.5)
[C] Estimate of ALMs unavailable                  : 1.0 (1.0)
ALMs used for memory                              : 0.0 (0.0)
Combinational ALUTs                               : 10 (10)
Dedicated Logic Registers                         : 136 (136)
I/O Registers                                     : 0 (0)
Block Memory Bits                                 : 0
M10Ks                                             : 0
DSP Blocks                                        : 0
Pins                                              : 0
Virtual Pins                                      : 0
Full Hierarchy Name                               : |lab4|QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_pulling_width_adapter:width_adaptor
Library Name                                      : qsys_lab4

Compilation Hierarchy Node                        :          |alt_vipvfr131_vfr_control_packet_encoder:encoder|
ALMs needed [=A-B+C]                              : 25.1 (25.1)
[A] ALMs used in final placement                  : 35.7 (35.7)
[B] Estimate of ALMs recoverable by dense packing : 10.7 (10.7)
[C] Estimate of ALMs unavailable                  : 0.1 (0.1)
ALMs used for memory                              : 0.0 (0.0)
Combinational ALUTs                               : 44 (44)
Dedicated Logic Registers                         : 42 (42)
I/O Registers                                     : 0 (0)
Block Memory Bits                                 : 0
M10Ks                                             : 0
DSP Blocks                                        : 0
Pins                                              : 0
Virtual Pins                                      : 0
Full Hierarchy Name                               : |lab4|QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder
Library Name                                      : QSYS_lab4

Compilation Hierarchy Node                        :          |alt_vipvfr131_vfr_controller:controller|
ALMs needed [=A-B+C]                              : 66.5 (66.5)
[A] ALMs used in final placement                  : 76.0 (76.0)
[B] Estimate of ALMs recoverable by dense packing : 11.5 (11.5)
[C] Estimate of ALMs unavailable                  : 2.0 (2.0)
ALMs used for memory                              : 0.0 (0.0)
Combinational ALUTs                               : 81 (81)
Dedicated Logic Registers                         : 85 (85)
I/O Registers                                     : 0 (0)
Block Memory Bits                                 : 0
M10Ks                                             : 0
DSP Blocks                                        : 0
Pins                                              : 0
Virtual Pins                                      : 0
Full Hierarchy Name                               : |lab4|QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_controller:controller
Library Name                                      : QSYS_lab4

Compilation Hierarchy Node                        :       |altera_reset_controller:rst_controller|
ALMs needed [=A-B+C]                              : 0.5 (0.0)
[A] ALMs used in final placement                  : 1.5 (0.0)
[B] Estimate of ALMs recoverable by dense packing : 1.0 (0.0)
[C] Estimate of ALMs unavailable                  : 0.0 (0.0)
ALMs used for memory                              : 0.0 (0.0)
Combinational ALUTs                               : 1 (0)
Dedicated Logic Registers                         : 3 (0)
I/O Registers                                     : 0 (0)
Block Memory Bits                                 : 0
M10Ks                                             : 0
DSP Blocks                                        : 0
Pins                                              : 0
Virtual Pins                                      : 0
Full Hierarchy Name                               : |lab4|QSYS_lab4:u0|altera_reset_controller:rst_controller
Library Name                                      : QSYS_lab4

Compilation Hierarchy Node                        :          |altera_reset_synchronizer:alt_rst_sync_uq1|
ALMs needed [=A-B+C]                              : 0.5 (0.5)
[A] ALMs used in final placement                  : 1.5 (1.5)
[B] Estimate of ALMs recoverable by dense packing : 1.0 (1.0)
[C] Estimate of ALMs unavailable                  : 0.0 (0.0)
ALMs used for memory                              : 0.0 (0.0)
Combinational ALUTs                               : 1 (1)
Dedicated Logic Registers                         : 3 (3)
I/O Registers                                     : 0 (0)
Block Memory Bits                                 : 0
M10Ks                                             : 0
DSP Blocks                                        : 0
Pins                                              : 0
Virtual Pins                                      : 0
Full Hierarchy Name                               : |lab4|QSYS_lab4:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
Library Name                                      : QSYS_lab4

Compilation Hierarchy Node                        :       |altera_reset_controller:rst_controller_001|
ALMs needed [=A-B+C]                              : 0.0 (0.0)
[A] ALMs used in final placement                  : 1.5 (0.0)
[B] Estimate of ALMs recoverable by dense packing : 1.5 (0.0)
[C] Estimate of ALMs unavailable                  : 0.0 (0.0)
ALMs used for memory                              : 0.0 (0.0)
Combinational ALUTs                               : 1 (0)
Dedicated Logic Registers                         : 3 (0)
I/O Registers                                     : 0 (0)
Block Memory Bits                                 : 0
M10Ks                                             : 0
DSP Blocks                                        : 0
Pins                                              : 0
Virtual Pins                                      : 0
Full Hierarchy Name                               : |lab4|QSYS_lab4:u0|altera_reset_controller:rst_controller_001
Library Name                                      : QSYS_lab4

Compilation Hierarchy Node                        :          |altera_reset_synchronizer:alt_rst_sync_uq1|
ALMs needed [=A-B+C]                              : 0.0 (0.0)
[A] ALMs used in final placement                  : 1.5 (1.5)
[B] Estimate of ALMs recoverable by dense packing : 1.5 (1.5)
[C] Estimate of ALMs unavailable                  : 0.0 (0.0)
ALMs used for memory                              : 0.0 (0.0)
Combinational ALUTs                               : 1 (1)
Dedicated Logic Registers                         : 3 (3)
I/O Registers                                     : 0 (0)
Block Memory Bits                                 : 0
M10Ks                                             : 0
DSP Blocks                                        : 0
Pins                                              : 0
Virtual Pins                                      : 0
Full Hierarchy Name                               : |lab4|QSYS_lab4:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
Library Name                                      : QSYS_lab4

Compilation Hierarchy Node                        :       |altera_reset_controller:rst_controller_002|
ALMs needed [=A-B+C]                              : 0.0 (0.0)
[A] ALMs used in final placement                  : 1.5 (0.0)
[B] Estimate of ALMs recoverable by dense packing : 1.5 (0.0)
[C] Estimate of ALMs unavailable                  : 0.0 (0.0)
ALMs used for memory                              : 0.0 (0.0)
Combinational ALUTs                               : 1 (0)
Dedicated Logic Registers                         : 3 (0)
I/O Registers                                     : 0 (0)
Block Memory Bits                                 : 0
M10Ks                                             : 0
DSP Blocks                                        : 0
Pins                                              : 0
Virtual Pins                                      : 0
Full Hierarchy Name                               : |lab4|QSYS_lab4:u0|altera_reset_controller:rst_controller_002
Library Name                                      : QSYS_lab4

Compilation Hierarchy Node                        :          |altera_reset_synchronizer:alt_rst_sync_uq1|
ALMs needed [=A-B+C]                              : 0.0 (0.0)
[A] ALMs used in final placement                  : 1.5 (1.5)
[B] Estimate of ALMs recoverable by dense packing : 1.5 (1.5)
[C] Estimate of ALMs unavailable                  : 0.0 (0.0)
ALMs used for memory                              : 0.0 (0.0)
Combinational ALUTs                               : 1 (1)
Dedicated Logic Registers                         : 3 (3)
I/O Registers                                     : 0 (0)
Block Memory Bits                                 : 0
M10Ks                                             : 0
DSP Blocks                                        : 0
Pins                                              : 0
Virtual Pins                                      : 0
Full Hierarchy Name                               : |lab4|QSYS_lab4:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1
Library Name                                      : QSYS_lab4

Compilation Hierarchy Node                        :    |sld_hub:auto_hub|
ALMs needed [=A-B+C]                              : 54.0 (0.5)
[A] ALMs used in final placement                  : 68.5 (0.5)
[B] Estimate of ALMs recoverable by dense packing : 14.5 (0.0)
[C] Estimate of ALMs unavailable                  : 0.0 (0.0)
ALMs used for memory                              : 0.0 (0.0)
Combinational ALUTs                               : 92 (1)
Dedicated Logic Registers                         : 79 (0)
I/O Registers                                     : 0 (0)
Block Memory Bits                                 : 0
M10Ks                                             : 0
DSP Blocks                                        : 0
Pins                                              : 0
Virtual Pins                                      : 0
Full Hierarchy Name                               : |lab4|sld_hub:auto_hub
Library Name                                      : altera_sld

Compilation Hierarchy Node                        :       |alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|
ALMs needed [=A-B+C]                              : 53.5 (0.0)
[A] ALMs used in final placement                  : 68.0 (0.0)
[B] Estimate of ALMs recoverable by dense packing : 14.5 (0.0)
[C] Estimate of ALMs unavailable                  : 0.0 (0.0)
ALMs used for memory                              : 0.0 (0.0)
Combinational ALUTs                               : 91 (0)
Dedicated Logic Registers                         : 79 (0)
I/O Registers                                     : 0 (0)
Block Memory Bits                                 : 0
M10Ks                                             : 0
DSP Blocks                                        : 0
Pins                                              : 0
Virtual Pins                                      : 0
Full Hierarchy Name                               : |lab4|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric
Library Name                                      : alt_sld_fab

Compilation Hierarchy Node                        :          |alt_sld_fab_alt_sld_fab:alt_sld_fab|
ALMs needed [=A-B+C]                              : 53.5 (0.1)
[A] ALMs used in final placement                  : 68.0 (2.2)
[B] Estimate of ALMs recoverable by dense packing : 14.5 (2.1)
[C] Estimate of ALMs unavailable                  : 0.0 (0.0)
ALMs used for memory                              : 0.0 (0.0)
Combinational ALUTs                               : 91 (1)
Dedicated Logic Registers                         : 79 (5)
I/O Registers                                     : 0 (0)
Block Memory Bits                                 : 0
M10Ks                                             : 0
DSP Blocks                                        : 0
Pins                                              : 0
Virtual Pins                                      : 0
Full Hierarchy Name                               : |lab4|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab
Library Name                                      : alt_sld_fab

Compilation Hierarchy Node                        :             |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|
ALMs needed [=A-B+C]                              : 53.4 (0.0)
[A] ALMs used in final placement                  : 65.8 (0.0)
[B] Estimate of ALMs recoverable by dense packing : 12.4 (0.0)
[C] Estimate of ALMs unavailable                  : 0.0 (0.0)
ALMs used for memory                              : 0.0 (0.0)
Combinational ALUTs                               : 90 (0)
Dedicated Logic Registers                         : 74 (0)
I/O Registers                                     : 0 (0)
Block Memory Bits                                 : 0
M10Ks                                             : 0
DSP Blocks                                        : 0
Pins                                              : 0
Virtual Pins                                      : 0
Full Hierarchy Name                               : |lab4|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric
Library Name                                      : alt_sld_fab

Compilation Hierarchy Node                        :                |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|
ALMs needed [=A-B+C]                              : 53.4 (32.8)
[A] ALMs used in final placement                  : 65.8 (39.5)
[B] Estimate of ALMs recoverable by dense packing : 12.4 (6.7)
[C] Estimate of ALMs unavailable                  : 0.0 (0.0)
ALMs used for memory                              : 0.0 (0.0)
Combinational ALUTs                               : 90 (56)
Dedicated Logic Registers                         : 74 (45)
I/O Registers                                     : 0 (0)
Block Memory Bits                                 : 0
M10Ks                                             : 0
DSP Blocks                                        : 0
Pins                                              : 0
Virtual Pins                                      : 0
Full Hierarchy Name                               : |lab4|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub
Library Name                                      : work

Compilation Hierarchy Node                        :                   |sld_rom_sr:hub_info_reg|
ALMs needed [=A-B+C]                              : 9.8 (9.8)
[A] ALMs used in final placement                  : 11.5 (11.5)
[B] Estimate of ALMs recoverable by dense packing : 1.7 (1.7)
[C] Estimate of ALMs unavailable                  : 0.0 (0.0)
ALMs used for memory                              : 0.0 (0.0)
Combinational ALUTs                               : 15 (15)
Dedicated Logic Registers                         : 10 (10)
I/O Registers                                     : 0 (0)
Block Memory Bits                                 : 0
M10Ks                                             : 0
DSP Blocks                                        : 0
Pins                                              : 0
Virtual Pins                                      : 0
Full Hierarchy Name                               : |lab4|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg
Library Name                                      : work

Compilation Hierarchy Node                        :                   |sld_shadow_jsm:shadow_jsm|
ALMs needed [=A-B+C]                              : 10.7 (10.7)
[A] ALMs used in final placement                  : 14.8 (14.8)
[B] Estimate of ALMs recoverable by dense packing : 4.1 (4.1)
[C] Estimate of ALMs unavailable                  : 0.0 (0.0)
ALMs used for memory                              : 0.0 (0.0)
Combinational ALUTs                               : 19 (19)
Dedicated Logic Registers                         : 19 (19)
I/O Registers                                     : 0 (0)
Block Memory Bits                                 : 0
M10Ks                                             : 0
DSP Blocks                                        : 0
Pins                                              : 0
Virtual Pins                                      : 0
Full Hierarchy Name                               : |lab4|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm
Library Name                                      : altera_sld
+--------------------------------------------------------------------------------+

Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------+
; Delay Chain Summary                                                            ;
+--------------------------------------------------------------------------------+
Name                     : DRAM_ADDR[0]
Pin Type                 : Output
D1                       : --
D3_0                     : --
D3_1                     : --
D4                       : --
D5                       : (0) 
D5 OE                    : --
D5 OCT                   : --
T11 (Postamble Gating)   : --
T11 (Postamble Ungating) : --

Name                     : DRAM_ADDR[1]
Pin Type                 : Output
D1                       : --
D3_0                     : --
D3_1                     : --
D4                       : --
D5                       : (0) 
D5 OE                    : --
D5 OCT                   : --
T11 (Postamble Gating)   : --
T11 (Postamble Ungating) : --

Name                     : DRAM_ADDR[2]
Pin Type                 : Output
D1                       : --
D3_0                     : --
D3_1                     : --
D4                       : --
D5                       : (0) 
D5 OE                    : --
D5 OCT                   : --
T11 (Postamble Gating)   : --
T11 (Postamble Ungating) : --

Name                     : DRAM_ADDR[3]
Pin Type                 : Output
D1                       : --
D3_0                     : --
D3_1                     : --
D4                       : --
D5                       : (0) 
D5 OE                    : --
D5 OCT                   : --
T11 (Postamble Gating)   : --
T11 (Postamble Ungating) : --

Name                     : DRAM_ADDR[4]
Pin Type                 : Output
D1                       : --
D3_0                     : --
D3_1                     : --
D4                       : --
D5                       : (0) 
D5 OE                    : --
D5 OCT                   : --
T11 (Postamble Gating)   : --
T11 (Postamble Ungating) : --

Name                     : DRAM_ADDR[5]
Pin Type                 : Output
D1                       : --
D3_0                     : --
D3_1                     : --
D4                       : --
D5                       : (0) 
D5 OE                    : --
D5 OCT                   : --
T11 (Postamble Gating)   : --
T11 (Postamble Ungating) : --

Name                     : DRAM_ADDR[6]
Pin Type                 : Output
D1                       : --
D3_0                     : --
D3_1                     : --
D4                       : --
D5                       : (0) 
D5 OE                    : --
D5 OCT                   : --
T11 (Postamble Gating)   : --
T11 (Postamble Ungating) : --

Name                     : DRAM_ADDR[7]
Pin Type                 : Output
D1                       : --
D3_0                     : --
D3_1                     : --
D4                       : --
D5                       : (0) 
D5 OE                    : --
D5 OCT                   : --
T11 (Postamble Gating)   : --
T11 (Postamble Ungating) : --

Name                     : DRAM_ADDR[8]
Pin Type                 : Output
D1                       : --
D3_0                     : --
D3_1                     : --
D4                       : --
D5                       : (0) 
D5 OE                    : --
D5 OCT                   : --
T11 (Postamble Gating)   : --
T11 (Postamble Ungating) : --

Name                     : DRAM_ADDR[9]
Pin Type                 : Output
D1                       : --
D3_0                     : --
D3_1                     : --
D4                       : --
D5                       : (0) 
D5 OE                    : --
D5 OCT                   : --
T11 (Postamble Gating)   : --
T11 (Postamble Ungating) : --

Name                     : DRAM_ADDR[10]
Pin Type                 : Output
D1                       : --
D3_0                     : --
D3_1                     : --
D4                       : --
D5                       : (0) 
D5 OE                    : --
D5 OCT                   : --
T11 (Postamble Gating)   : --
T11 (Postamble Ungating) : --

Name                     : DRAM_ADDR[11]
Pin Type                 : Output
D1                       : --
D3_0                     : --
D3_1                     : --
D4                       : --
D5                       : (0) 
D5 OE                    : --
D5 OCT                   : --
T11 (Postamble Gating)   : --
T11 (Postamble Ungating) : --

Name                     : DRAM_ADDR[12]
Pin Type                 : Output
D1                       : --
D3_0                     : --
D3_1                     : --
D4                       : --
D5                       : (0) 
D5 OE                    : --
D5 OCT                   : --
T11 (Postamble Gating)   : --
T11 (Postamble Ungating) : --

Name                     : DRAM_BA[0]
Pin Type                 : Output
D1                       : --
D3_0                     : --
D3_1                     : --
D4                       : --
D5                       : (0) 
D5 OE                    : --
D5 OCT                   : --
T11 (Postamble Gating)   : --
T11 (Postamble Ungating) : --

Name                     : DRAM_BA[1]
Pin Type                 : Output
D1                       : --
D3_0                     : --
D3_1                     : --
D4                       : --
D5                       : (0) 
D5 OE                    : --
D5 OCT                   : --
T11 (Postamble Gating)   : --
T11 (Postamble Ungating) : --

Name                     : DRAM_CAS_N
Pin Type                 : Output
D1                       : --
D3_0                     : --
D3_1                     : --
D4                       : --
D5                       : (0) 
D5 OE                    : --
D5 OCT                   : --
T11 (Postamble Gating)   : --
T11 (Postamble Ungating) : --

Name                     : DRAM_CKE
Pin Type                 : Output
D1                       : --
D3_0                     : --
D3_1                     : --
D4                       : --
D5                       : (0) 
D5 OE                    : (31) 
D5 OCT                   : --
T11 (Postamble Gating)   : --
T11 (Postamble Ungating) : --

Name                     : DRAM_CLK
Pin Type                 : Output
D1                       : --
D3_0                     : --
D3_1                     : --
D4                       : --
D5                       : (0) 
D5 OE                    : (31) 
D5 OCT                   : --
T11 (Postamble Gating)   : --
T11 (Postamble Ungating) : --

Name                     : DRAM_CS_N
Pin Type                 : Output
D1                       : --
D3_0                     : --
D3_1                     : --
D4                       : --
D5                       : (0) 
D5 OE                    : --
D5 OCT                   : --
T11 (Postamble Gating)   : --
T11 (Postamble Ungating) : --

Name                     : DRAM_LDQM
Pin Type                 : Output
D1                       : --
D3_0                     : --
D3_1                     : --
D4                       : --
D5                       : (0) 
D5 OE                    : --
D5 OCT                   : --
T11 (Postamble Gating)   : --
T11 (Postamble Ungating) : --

Name                     : DRAM_RAS_N
Pin Type                 : Output
D1                       : --
D3_0                     : --
D3_1                     : --
D4                       : --
D5                       : (0) 
D5 OE                    : --
D5 OCT                   : --
T11 (Postamble Gating)   : --
T11 (Postamble Ungating) : --

Name                     : DRAM_UDQM
Pin Type                 : Output
D1                       : --
D3_0                     : --
D3_1                     : --
D4                       : --
D5                       : (0) 
D5 OE                    : --
D5 OCT                   : --
T11 (Postamble Gating)   : --
T11 (Postamble Ungating) : --

Name                     : DRAM_WE_N
Pin Type                 : Output
D1                       : --
D3_0                     : --
D3_1                     : --
D4                       : --
D5                       : (0) 
D5 OE                    : --
D5 OCT                   : --
T11 (Postamble Gating)   : --
T11 (Postamble Ungating) : --

Name                     : HEX0[0]
Pin Type                 : Output
D1                       : --
D3_0                     : --
D3_1                     : --
D4                       : --
D5                       : (0) 
D5 OE                    : (31) 
D5 OCT                   : --
T11 (Postamble Gating)   : --
T11 (Postamble Ungating) : --

Name                     : HEX0[1]
Pin Type                 : Output
D1                       : --
D3_0                     : --
D3_1                     : --
D4                       : --
D5                       : (0) 
D5 OE                    : (31) 
D5 OCT                   : --
T11 (Postamble Gating)   : --
T11 (Postamble Ungating) : --

Name                     : HEX0[2]
Pin Type                 : Output
D1                       : --
D3_0                     : --
D3_1                     : --
D4                       : --
D5                       : (0) 
D5 OE                    : (31) 
D5 OCT                   : --
T11 (Postamble Gating)   : --
T11 (Postamble Ungating) : --

Name                     : HEX0[3]
Pin Type                 : Output
D1                       : --
D3_0                     : --
D3_1                     : --
D4                       : --
D5                       : (0) 
D5 OE                    : (31) 
D5 OCT                   : --
T11 (Postamble Gating)   : --
T11 (Postamble Ungating) : --

Name                     : HEX0[4]
Pin Type                 : Output
D1                       : --
D3_0                     : --
D3_1                     : --
D4                       : --
D5                       : (0) 
D5 OE                    : (31) 
D5 OCT                   : --
T11 (Postamble Gating)   : --
T11 (Postamble Ungating) : --

Name                     : HEX0[5]
Pin Type                 : Output
D1                       : --
D3_0                     : --
D3_1                     : --
D4                       : --
D5                       : (0) 
D5 OE                    : (31) 
D5 OCT                   : --
T11 (Postamble Gating)   : --
T11 (Postamble Ungating) : --

Name                     : HEX0[6]
Pin Type                 : Output
D1                       : --
D3_0                     : --
D3_1                     : --
D4                       : --
D5                       : (0) 
D5 OE                    : (31) 
D5 OCT                   : --
T11 (Postamble Gating)   : --
T11 (Postamble Ungating) : --

Name                     : HEX1[0]
Pin Type                 : Output
D1                       : --
D3_0                     : --
D3_1                     : --
D4                       : --
D5                       : (0) 
D5 OE                    : (31) 
D5 OCT                   : --
T11 (Postamble Gating)   : --
T11 (Postamble Ungating) : --

Name                     : HEX1[1]
Pin Type                 : Output
D1                       : --
D3_0                     : --
D3_1                     : --
D4                       : --
D5                       : (0) 
D5 OE                    : (31) 
D5 OCT                   : --
T11 (Postamble Gating)   : --
T11 (Postamble Ungating) : --

Name                     : HEX1[2]
Pin Type                 : Output
D1                       : --
D3_0                     : --
D3_1                     : --
D4                       : --
D5                       : (0) 
D5 OE                    : (31) 
D5 OCT                   : --
T11 (Postamble Gating)   : --
T11 (Postamble Ungating) : --

Name                     : HEX1[3]
Pin Type                 : Output
D1                       : --
D3_0                     : --
D3_1                     : --
D4                       : --
D5                       : (0) 
D5 OE                    : (31) 
D5 OCT                   : --
T11 (Postamble Gating)   : --
T11 (Postamble Ungating) : --

Name                     : HEX1[4]
Pin Type                 : Output
D1                       : --
D3_0                     : --
D3_1                     : --
D4                       : --
D5                       : (0) 
D5 OE                    : (31) 
D5 OCT                   : --
T11 (Postamble Gating)   : --
T11 (Postamble Ungating) : --

Name                     : HEX1[5]
Pin Type                 : Output
D1                       : --
D3_0                     : --
D3_1                     : --
D4                       : --
D5                       : (0) 
D5 OE                    : (31) 
D5 OCT                   : --
T11 (Postamble Gating)   : --
T11 (Postamble Ungating) : --

Name                     : HEX1[6]
Pin Type                 : Output
D1                       : --
D3_0                     : --
D3_1                     : --
D4                       : --
D5                       : (0) 
D5 OE                    : (31) 
D5 OCT                   : --
T11 (Postamble Gating)   : --
T11 (Postamble Ungating) : --

Name                     : HEX2[0]
Pin Type                 : Output
D1                       : --
D3_0                     : --
D3_1                     : --
D4                       : --
D5                       : (0) 
D5 OE                    : (31) 
D5 OCT                   : --
T11 (Postamble Gating)   : --
T11 (Postamble Ungating) : --

Name                     : HEX2[1]
Pin Type                 : Output
D1                       : --
D3_0                     : --
D3_1                     : --
D4                       : --
D5                       : (0) 
D5 OE                    : (31) 
D5 OCT                   : --
T11 (Postamble Gating)   : --
T11 (Postamble Ungating) : --

Name                     : HEX2[2]
Pin Type                 : Output
D1                       : --
D3_0                     : --
D3_1                     : --
D4                       : --
D5                       : (0) 
D5 OE                    : (31) 
D5 OCT                   : --
T11 (Postamble Gating)   : --
T11 (Postamble Ungating) : --

Name                     : HEX2[3]
Pin Type                 : Output
D1                       : --
D3_0                     : --
D3_1                     : --
D4                       : --
D5                       : (0) 
D5 OE                    : (31) 
D5 OCT                   : --
T11 (Postamble Gating)   : --
T11 (Postamble Ungating) : --

Name                     : HEX2[4]
Pin Type                 : Output
D1                       : --
D3_0                     : --
D3_1                     : --
D4                       : --
D5                       : (0) 
D5 OE                    : (31) 
D5 OCT                   : --
T11 (Postamble Gating)   : --
T11 (Postamble Ungating) : --

Name                     : HEX2[5]
Pin Type                 : Output
D1                       : --
D3_0                     : --
D3_1                     : --
D4                       : --
D5                       : (0) 
D5 OE                    : (31) 
D5 OCT                   : --
T11 (Postamble Gating)   : --
T11 (Postamble Ungating) : --

Name                     : HEX2[6]
Pin Type                 : Output
D1                       : --
D3_0                     : --
D3_1                     : --
D4                       : --
D5                       : (0) 
D5 OE                    : (31) 
D5 OCT                   : --
T11 (Postamble Gating)   : --
T11 (Postamble Ungating) : --

Name                     : HEX3[0]
Pin Type                 : Output
D1                       : --
D3_0                     : --
D3_1                     : --
D4                       : --
D5                       : (0) 
D5 OE                    : (31) 
D5 OCT                   : --
T11 (Postamble Gating)   : --
T11 (Postamble Ungating) : --

Name                     : HEX3[1]
Pin Type                 : Output
D1                       : --
D3_0                     : --
D3_1                     : --
D4                       : --
D5                       : (0) 
D5 OE                    : (31) 
D5 OCT                   : --
T11 (Postamble Gating)   : --
T11 (Postamble Ungating) : --

Name                     : HEX3[2]
Pin Type                 : Output
D1                       : --
D3_0                     : --
D3_1                     : --
D4                       : --
D5                       : (0) 
D5 OE                    : (31) 
D5 OCT                   : --
T11 (Postamble Gating)   : --
T11 (Postamble Ungating) : --

Name                     : HEX3[3]
Pin Type                 : Output
D1                       : --
D3_0                     : --
D3_1                     : --
D4                       : --
D5                       : (0) 
D5 OE                    : (31) 
D5 OCT                   : --
T11 (Postamble Gating)   : --
T11 (Postamble Ungating) : --

Name                     : HEX3[4]
Pin Type                 : Output
D1                       : --
D3_0                     : --
D3_1                     : --
D4                       : --
D5                       : (0) 
D5 OE                    : (31) 
D5 OCT                   : --
T11 (Postamble Gating)   : --
T11 (Postamble Ungating) : --

Name                     : HEX3[5]
Pin Type                 : Output
D1                       : --
D3_0                     : --
D3_1                     : --
D4                       : --
D5                       : (0) 
D5 OE                    : (31) 
D5 OCT                   : --
T11 (Postamble Gating)   : --
T11 (Postamble Ungating) : --

Name                     : HEX3[6]
Pin Type                 : Output
D1                       : --
D3_0                     : --
D3_1                     : --
D4                       : --
D5                       : (0) 
D5 OE                    : (31) 
D5 OCT                   : --
T11 (Postamble Gating)   : --
T11 (Postamble Ungating) : --

Name                     : HEX4[0]
Pin Type                 : Output
D1                       : --
D3_0                     : --
D3_1                     : --
D4                       : --
D5                       : (0) 
D5 OE                    : (31) 
D5 OCT                   : --
T11 (Postamble Gating)   : --
T11 (Postamble Ungating) : --

Name                     : HEX4[1]
Pin Type                 : Output
D1                       : --
D3_0                     : --
D3_1                     : --
D4                       : --
D5                       : (0) 
D5 OE                    : (31) 
D5 OCT                   : --
T11 (Postamble Gating)   : --
T11 (Postamble Ungating) : --

Name                     : HEX4[2]
Pin Type                 : Output
D1                       : --
D3_0                     : --
D3_1                     : --
D4                       : --
D5                       : (0) 
D5 OE                    : (31) 
D5 OCT                   : --
T11 (Postamble Gating)   : --
T11 (Postamble Ungating) : --

Name                     : HEX4[3]
Pin Type                 : Output
D1                       : --
D3_0                     : --
D3_1                     : --
D4                       : --
D5                       : (0) 
D5 OE                    : (31) 
D5 OCT                   : --
T11 (Postamble Gating)   : --
T11 (Postamble Ungating) : --

Name                     : HEX4[4]
Pin Type                 : Output
D1                       : --
D3_0                     : --
D3_1                     : --
D4                       : --
D5                       : (0) 
D5 OE                    : (31) 
D5 OCT                   : --
T11 (Postamble Gating)   : --
T11 (Postamble Ungating) : --

Name                     : HEX4[5]
Pin Type                 : Output
D1                       : --
D3_0                     : --
D3_1                     : --
D4                       : --
D5                       : (0) 
D5 OE                    : (31) 
D5 OCT                   : --
T11 (Postamble Gating)   : --
T11 (Postamble Ungating) : --

Name                     : HEX4[6]
Pin Type                 : Output
D1                       : --
D3_0                     : --
D3_1                     : --
D4                       : --
D5                       : (0) 
D5 OE                    : (31) 
D5 OCT                   : --
T11 (Postamble Gating)   : --
T11 (Postamble Ungating) : --

Name                     : HEX5[0]
Pin Type                 : Output
D1                       : --
D3_0                     : --
D3_1                     : --
D4                       : --
D5                       : (0) 
D5 OE                    : (31) 
D5 OCT                   : --
T11 (Postamble Gating)   : --
T11 (Postamble Ungating) : --

Name                     : HEX5[1]
Pin Type                 : Output
D1                       : --
D3_0                     : --
D3_1                     : --
D4                       : --
D5                       : (0) 
D5 OE                    : (31) 
D5 OCT                   : --
T11 (Postamble Gating)   : --
T11 (Postamble Ungating) : --

Name                     : HEX5[2]
Pin Type                 : Output
D1                       : --
D3_0                     : --
D3_1                     : --
D4                       : --
D5                       : (0) 
D5 OE                    : (31) 
D5 OCT                   : --
T11 (Postamble Gating)   : --
T11 (Postamble Ungating) : --

Name                     : HEX5[3]
Pin Type                 : Output
D1                       : --
D3_0                     : --
D3_1                     : --
D4                       : --
D5                       : (0) 
D5 OE                    : (31) 
D5 OCT                   : --
T11 (Postamble Gating)   : --
T11 (Postamble Ungating) : --

Name                     : HEX5[4]
Pin Type                 : Output
D1                       : --
D3_0                     : --
D3_1                     : --
D4                       : --
D5                       : (0) 
D5 OE                    : (31) 
D5 OCT                   : --
T11 (Postamble Gating)   : --
T11 (Postamble Ungating) : --

Name                     : HEX5[5]
Pin Type                 : Output
D1                       : --
D3_0                     : --
D3_1                     : --
D4                       : --
D5                       : (0) 
D5 OE                    : (31) 
D5 OCT                   : --
T11 (Postamble Gating)   : --
T11 (Postamble Ungating) : --

Name                     : HEX5[6]
Pin Type                 : Output
D1                       : --
D3_0                     : --
D3_1                     : --
D4                       : --
D5                       : (0) 
D5 OE                    : (31) 
D5 OCT                   : --
T11 (Postamble Gating)   : --
T11 (Postamble Ungating) : --

Name                     : HPS_DDR3_ADDR[0]
Pin Type                 : Output
D1                       : --
D3_0                     : --
D3_1                     : --
D4                       : --
D5                       : (4) 
D5 OE                    : --
D5 OCT                   : --
T11 (Postamble Gating)   : --
T11 (Postamble Ungating) : --

Name                     : HPS_DDR3_ADDR[1]
Pin Type                 : Output
D1                       : --
D3_0                     : --
D3_1                     : --
D4                       : --
D5                       : (5) 
D5 OE                    : --
D5 OCT                   : --
T11 (Postamble Gating)   : --
T11 (Postamble Ungating) : --

Name                     : HPS_DDR3_ADDR[2]
Pin Type                 : Output
D1                       : --
D3_0                     : --
D3_1                     : --
D4                       : --
D5                       : (5) 
D5 OE                    : --
D5 OCT                   : --
T11 (Postamble Gating)   : --
T11 (Postamble Ungating) : --

Name                     : HPS_DDR3_ADDR[3]
Pin Type                 : Output
D1                       : --
D3_0                     : --
D3_1                     : --
D4                       : --
D5                       : (6) 
D5 OE                    : --
D5 OCT                   : --
T11 (Postamble Gating)   : --
T11 (Postamble Ungating) : --

Name                     : HPS_DDR3_ADDR[4]
Pin Type                 : Output
D1                       : --
D3_0                     : --
D3_1                     : --
D4                       : --
D5                       : (9) 
D5 OE                    : --
D5 OCT                   : --
T11 (Postamble Gating)   : --
T11 (Postamble Ungating) : --

Name                     : HPS_DDR3_ADDR[5]
Pin Type                 : Output
D1                       : --
D3_0                     : --
D3_1                     : --
D4                       : --
D5                       : (9) 
D5 OE                    : --
D5 OCT                   : --
T11 (Postamble Gating)   : --
T11 (Postamble Ungating) : --

Name                     : HPS_DDR3_ADDR[6]
Pin Type                 : Output
D1                       : --
D3_0                     : --
D3_1                     : --
D4                       : --
D5                       : (5) 
D5 OE                    : --
D5 OCT                   : --
T11 (Postamble Gating)   : --
T11 (Postamble Ungating) : --

Name                     : HPS_DDR3_ADDR[7]
Pin Type                 : Output
D1                       : --
D3_0                     : --
D3_1                     : --
D4                       : --
D5                       : (5) 
D5 OE                    : --
D5 OCT                   : --
T11 (Postamble Gating)   : --
T11 (Postamble Ungating) : --

Name                     : HPS_DDR3_ADDR[8]
Pin Type                 : Output
D1                       : --
D3_0                     : --
D3_1                     : --
D4                       : --
D5                       : (8) 
D5 OE                    : --
D5 OCT                   : --
T11 (Postamble Gating)   : --
T11 (Postamble Ungating) : --

Name                     : HPS_DDR3_ADDR[9]
Pin Type                 : Output
D1                       : --
D3_0                     : --
D3_1                     : --
D4                       : --
D5                       : (9) 
D5 OE                    : --
D5 OCT                   : --
T11 (Postamble Gating)   : --
T11 (Postamble Ungating) : --

Name                     : HPS_DDR3_ADDR[10]
Pin Type                 : Output
D1                       : --
D3_0                     : --
D3_1                     : --
D4                       : --
D5                       : (4) 
D5 OE                    : --
D5 OCT                   : --
T11 (Postamble Gating)   : --
T11 (Postamble Ungating) : --

Name                     : HPS_DDR3_ADDR[11]
Pin Type                 : Output
D1                       : --
D3_0                     : --
D3_1                     : --
D4                       : --
D5                       : (5) 
D5 OE                    : --
D5 OCT                   : --
T11 (Postamble Gating)   : --
T11 (Postamble Ungating) : --

Name                     : HPS_DDR3_ADDR[12]
Pin Type                 : Output
D1                       : --
D3_0                     : --
D3_1                     : --
D4                       : --
D5                       : (4) 
D5 OE                    : --
D5 OCT                   : --
T11 (Postamble Gating)   : --
T11 (Postamble Ungating) : --

Name                     : HPS_DDR3_ADDR[13]
Pin Type                 : Output
D1                       : --
D3_0                     : --
D3_1                     : --
D4                       : --
D5                       : (5) 
D5 OE                    : --
D5 OCT                   : --
T11 (Postamble Gating)   : --
T11 (Postamble Ungating) : --

Name                     : HPS_DDR3_ADDR[14]
Pin Type                 : Output
D1                       : --
D3_0                     : --
D3_1                     : --
D4                       : --
D5                       : (9) 
D5 OE                    : --
D5 OCT                   : --
T11 (Postamble Gating)   : --
T11 (Postamble Ungating) : --

Name                     : HPS_DDR3_BA[0]
Pin Type                 : Output
D1                       : --
D3_0                     : --
D3_1                     : --
D4                       : --
D5                       : (5) 
D5 OE                    : --
D5 OCT                   : --
T11 (Postamble Gating)   : --
T11 (Postamble Ungating) : --

Name                     : HPS_DDR3_BA[1]
Pin Type                 : Output
D1                       : --
D3_0                     : --
D3_1                     : --
D4                       : --
D5                       : (9) 
D5 OE                    : --
D5 OCT                   : --
T11 (Postamble Gating)   : --
T11 (Postamble Ungating) : --

Name                     : HPS_DDR3_BA[2]
Pin Type                 : Output
D1                       : --
D3_0                     : --
D3_1                     : --
D4                       : --
D5                       : (9) 
D5 OE                    : --
D5 OCT                   : --
T11 (Postamble Gating)   : --
T11 (Postamble Ungating) : --

Name                     : HPS_DDR3_CAS_N
Pin Type                 : Output
D1                       : --
D3_0                     : --
D3_1                     : --
D4                       : --
D5                       : (4) 
D5 OE                    : --
D5 OCT                   : --
T11 (Postamble Gating)   : --
T11 (Postamble Ungating) : --

Name                     : HPS_DDR3_CKE
Pin Type                 : Output
D1                       : --
D3_0                     : --
D3_1                     : --
D4                       : --
D5                       : (6) 
D5 OE                    : --
D5 OCT                   : --
T11 (Postamble Gating)   : --
T11 (Postamble Ungating) : --

Name                     : HPS_DDR3_CK_N
Pin Type                 : Output
D1                       : --
D3_0                     : --
D3_1                     : --
D4                       : --
D5                       : (2) 
D5 OE                    : (0) 
D5 OCT                   : --
T11 (Postamble Gating)   : --
T11 (Postamble Ungating) : --

Name                     : HPS_DDR3_CK_P
Pin Type                 : Output
D1                       : --
D3_0                     : --
D3_1                     : --
D4                       : --
D5                       : (2) 
D5 OE                    : (0) 
D5 OCT                   : --
T11 (Postamble Gating)   : --
T11 (Postamble Ungating) : --

Name                     : HPS_DDR3_CS_N
Pin Type                 : Output
D1                       : --
D3_0                     : --
D3_1                     : --
D4                       : --
D5                       : (9) 
D5 OE                    : --
D5 OCT                   : --
T11 (Postamble Gating)   : --
T11 (Postamble Ungating) : --

Name                     : HPS_DDR3_DM[0]
Pin Type                 : Output
D1                       : --
D3_0                     : --
D3_1                     : --
D4                       : --
D5                       : (4) 
D5 OE                    : (4) 
D5 OCT                   : (0) 
T11 (Postamble Gating)   : --
T11 (Postamble Ungating) : --

Name                     : HPS_DDR3_DM[1]
Pin Type                 : Output
D1                       : --
D3_0                     : --
D3_1                     : --
D4                       : --
D5                       : (5) 
D5 OE                    : (5) 
D5 OCT                   : (0) 
T11 (Postamble Gating)   : --
T11 (Postamble Ungating) : --

Name                     : HPS_DDR3_DM[2]
Pin Type                 : Output
D1                       : --
D3_0                     : --
D3_1                     : --
D4                       : --
D5                       : (6) 
D5 OE                    : (6) 
D5 OCT                   : (0) 
T11 (Postamble Gating)   : --
T11 (Postamble Ungating) : --

Name                     : HPS_DDR3_DM[3]
Pin Type                 : Output
D1                       : --
D3_0                     : --
D3_1                     : --
D4                       : --
D5                       : (4) 
D5 OE                    : (4) 
D5 OCT                   : (0) 
T11 (Postamble Gating)   : --
T11 (Postamble Ungating) : --

Name                     : HPS_DDR3_ODT
Pin Type                 : Output
D1                       : --
D3_0                     : --
D3_1                     : --
D4                       : --
D5                       : (5) 
D5 OE                    : --
D5 OCT                   : --
T11 (Postamble Gating)   : --
T11 (Postamble Ungating) : --

Name                     : HPS_DDR3_RAS_N
Pin Type                 : Output
D1                       : --
D3_0                     : --
D3_1                     : --
D4                       : --
D5                       : (5) 
D5 OE                    : --
D5 OCT                   : --
T11 (Postamble Gating)   : --
T11 (Postamble Ungating) : --

Name                     : HPS_DDR3_RESET_N
Pin Type                 : Output
D1                       : --
D3_0                     : --
D3_1                     : --
D4                       : --
D5                       : (0) 
D5 OE                    : --
D5 OCT                   : --
T11 (Postamble Gating)   : --
T11 (Postamble Ungating) : --

Name                     : HPS_DDR3_WE_N
Pin Type                 : Output
D1                       : --
D3_0                     : --
D3_1                     : --
D4                       : --
D5                       : (5) 
D5 OE                    : --
D5 OCT                   : --
T11 (Postamble Gating)   : --
T11 (Postamble Ungating) : --

Name                     : HPS_SD_CLK
Pin Type                 : Output
D1                       : --
D3_0                     : --
D3_1                     : --
D4                       : --
D5                       : (0) 
D5 OE                    : (31) 
D5 OCT                   : --
T11 (Postamble Gating)   : --
T11 (Postamble Ungating) : --

Name                     : HPS_UART_TX
Pin Type                 : Output
D1                       : --
D3_0                     : --
D3_1                     : --
D4                       : --
D5                       : (0) 
D5 OE                    : (31) 
D5 OCT                   : --
T11 (Postamble Gating)   : --
T11 (Postamble Ungating) : --

Name                     : HPS_USB_STP
Pin Type                 : Output
D1                       : --
D3_0                     : --
D3_1                     : --
D4                       : --
D5                       : (0) 
D5 OE                    : (31) 
D5 OCT                   : --
T11 (Postamble Gating)   : --
T11 (Postamble Ungating) : --

Name                     : KEY[0]
Pin Type                 : Input
D1                       : --
D3_0                     : --
D3_1                     : --
D4                       : --
D5                       : --
D5 OE                    : --
D5 OCT                   : --
T11 (Postamble Gating)   : --
T11 (Postamble Ungating) : --

Name                     : KEY[1]
Pin Type                 : Input
D1                       : --
D3_0                     : --
D3_1                     : --
D4                       : --
D5                       : --
D5 OE                    : --
D5 OCT                   : --
T11 (Postamble Gating)   : --
T11 (Postamble Ungating) : --

Name                     : KEY[2]
Pin Type                 : Input
D1                       : --
D3_0                     : --
D3_1                     : --
D4                       : --
D5                       : --
D5 OE                    : --
D5 OCT                   : --
T11 (Postamble Gating)   : --
T11 (Postamble Ungating) : --

Name                     : KEY[3]
Pin Type                 : Input
D1                       : --
D3_0                     : --
D3_1                     : --
D4                       : --
D5                       : --
D5 OE                    : --
D5 OCT                   : --
T11 (Postamble Gating)   : --
T11 (Postamble Ungating) : --

Name                     : LEDR[0]
Pin Type                 : Output
D1                       : --
D3_0                     : --
D3_1                     : --
D4                       : --
D5                       : (0) 
D5 OE                    : (31) 
D5 OCT                   : --
T11 (Postamble Gating)   : --
T11 (Postamble Ungating) : --

Name                     : LEDR[1]
Pin Type                 : Output
D1                       : --
D3_0                     : --
D3_1                     : --
D4                       : --
D5                       : (0) 
D5 OE                    : (31) 
D5 OCT                   : --
T11 (Postamble Gating)   : --
T11 (Postamble Ungating) : --

Name                     : LEDR[2]
Pin Type                 : Output
D1                       : --
D3_0                     : --
D3_1                     : --
D4                       : --
D5                       : (0) 
D5 OE                    : (31) 
D5 OCT                   : --
T11 (Postamble Gating)   : --
T11 (Postamble Ungating) : --

Name                     : LEDR[3]
Pin Type                 : Output
D1                       : --
D3_0                     : --
D3_1                     : --
D4                       : --
D5                       : (0) 
D5 OE                    : (31) 
D5 OCT                   : --
T11 (Postamble Gating)   : --
T11 (Postamble Ungating) : --

Name                     : LEDR[4]
Pin Type                 : Output
D1                       : --
D3_0                     : --
D3_1                     : --
D4                       : --
D5                       : (0) 
D5 OE                    : (31) 
D5 OCT                   : --
T11 (Postamble Gating)   : --
T11 (Postamble Ungating) : --

Name                     : LEDR[5]
Pin Type                 : Output
D1                       : --
D3_0                     : --
D3_1                     : --
D4                       : --
D5                       : (0) 
D5 OE                    : (31) 
D5 OCT                   : --
T11 (Postamble Gating)   : --
T11 (Postamble Ungating) : --

Name                     : LEDR[6]
Pin Type                 : Output
D1                       : --
D3_0                     : --
D3_1                     : --
D4                       : --
D5                       : (0) 
D5 OE                    : (31) 
D5 OCT                   : --
T11 (Postamble Gating)   : --
T11 (Postamble Ungating) : --

Name                     : LEDR[7]
Pin Type                 : Output
D1                       : --
D3_0                     : --
D3_1                     : --
D4                       : --
D5                       : (0) 
D5 OE                    : (31) 
D5 OCT                   : --
T11 (Postamble Gating)   : --
T11 (Postamble Ungating) : --

Name                     : LEDR[8]
Pin Type                 : Output
D1                       : --
D3_0                     : --
D3_1                     : --
D4                       : --
D5                       : (0) 
D5 OE                    : (31) 
D5 OCT                   : --
T11 (Postamble Gating)   : --
T11 (Postamble Ungating) : --

Name                     : LEDR[9]
Pin Type                 : Output
D1                       : --
D3_0                     : --
D3_1                     : --
D4                       : --
D5                       : (0) 
D5 OE                    : (31) 
D5 OCT                   : --
T11 (Postamble Gating)   : --
T11 (Postamble Ungating) : --

Name                     : VGA_B[0]
Pin Type                 : Output
D1                       : --
D3_0                     : --
D3_1                     : --
D4                       : --
D5                       : (0) 
D5 OE                    : (31) 
D5 OCT                   : --
T11 (Postamble Gating)   : --
T11 (Postamble Ungating) : --

Name                     : VGA_B[1]
Pin Type                 : Output
D1                       : --
D3_0                     : --
D3_1                     : --
D4                       : --
D5                       : (0) 
D5 OE                    : (31) 
D5 OCT                   : --
T11 (Postamble Gating)   : --
T11 (Postamble Ungating) : --

Name                     : VGA_B[2]
Pin Type                 : Output
D1                       : --
D3_0                     : --
D3_1                     : --
D4                       : --
D5                       : (0) 
D5 OE                    : (31) 
D5 OCT                   : --
T11 (Postamble Gating)   : --
T11 (Postamble Ungating) : --

Name                     : VGA_B[3]
Pin Type                 : Output
D1                       : --
D3_0                     : --
D3_1                     : --
D4                       : --
D5                       : (0) 
D5 OE                    : (31) 
D5 OCT                   : --
T11 (Postamble Gating)   : --
T11 (Postamble Ungating) : --

Name                     : VGA_B[4]
Pin Type                 : Output
D1                       : --
D3_0                     : --
D3_1                     : --
D4                       : --
D5                       : (0) 
D5 OE                    : (31) 
D5 OCT                   : --
T11 (Postamble Gating)   : --
T11 (Postamble Ungating) : --

Name                     : VGA_B[5]
Pin Type                 : Output
D1                       : --
D3_0                     : --
D3_1                     : --
D4                       : --
D5                       : (0) 
D5 OE                    : (31) 
D5 OCT                   : --
T11 (Postamble Gating)   : --
T11 (Postamble Ungating) : --

Name                     : VGA_B[6]
Pin Type                 : Output
D1                       : --
D3_0                     : --
D3_1                     : --
D4                       : --
D5                       : (0) 
D5 OE                    : (31) 
D5 OCT                   : --
T11 (Postamble Gating)   : --
T11 (Postamble Ungating) : --

Name                     : VGA_B[7]
Pin Type                 : Output
D1                       : --
D3_0                     : --
D3_1                     : --
D4                       : --
D5                       : (0) 
D5 OE                    : (31) 
D5 OCT                   : --
T11 (Postamble Gating)   : --
T11 (Postamble Ungating) : --

Name                     : VGA_BLANK_N
Pin Type                 : Output
D1                       : --
D3_0                     : --
D3_1                     : --
D4                       : --
D5                       : (0) 
D5 OE                    : (31) 
D5 OCT                   : --
T11 (Postamble Gating)   : --
T11 (Postamble Ungating) : --

Name                     : VGA_CLK
Pin Type                 : Output
D1                       : --
D3_0                     : --
D3_1                     : --
D4                       : --
D5                       : (0) 
D5 OE                    : (31) 
D5 OCT                   : --
T11 (Postamble Gating)   : --
T11 (Postamble Ungating) : --

Name                     : VGA_G[0]
Pin Type                 : Output
D1                       : --
D3_0                     : --
D3_1                     : --
D4                       : --
D5                       : (0) 
D5 OE                    : (31) 
D5 OCT                   : --
T11 (Postamble Gating)   : --
T11 (Postamble Ungating) : --

Name                     : VGA_G[1]
Pin Type                 : Output
D1                       : --
D3_0                     : --
D3_1                     : --
D4                       : --
D5                       : (0) 
D5 OE                    : (31) 
D5 OCT                   : --
T11 (Postamble Gating)   : --
T11 (Postamble Ungating) : --

Name                     : VGA_G[2]
Pin Type                 : Output
D1                       : --
D3_0                     : --
D3_1                     : --
D4                       : --
D5                       : (0) 
D5 OE                    : (31) 
D5 OCT                   : --
T11 (Postamble Gating)   : --
T11 (Postamble Ungating) : --

Name                     : VGA_G[3]
Pin Type                 : Output
D1                       : --
D3_0                     : --
D3_1                     : --
D4                       : --
D5                       : (0) 
D5 OE                    : (31) 
D5 OCT                   : --
T11 (Postamble Gating)   : --
T11 (Postamble Ungating) : --

Name                     : VGA_G[4]
Pin Type                 : Output
D1                       : --
D3_0                     : --
D3_1                     : --
D4                       : --
D5                       : (0) 
D5 OE                    : (31) 
D5 OCT                   : --
T11 (Postamble Gating)   : --
T11 (Postamble Ungating) : --

Name                     : VGA_G[5]
Pin Type                 : Output
D1                       : --
D3_0                     : --
D3_1                     : --
D4                       : --
D5                       : (0) 
D5 OE                    : (31) 
D5 OCT                   : --
T11 (Postamble Gating)   : --
T11 (Postamble Ungating) : --

Name                     : VGA_G[6]
Pin Type                 : Output
D1                       : --
D3_0                     : --
D3_1                     : --
D4                       : --
D5                       : (0) 
D5 OE                    : (31) 
D5 OCT                   : --
T11 (Postamble Gating)   : --
T11 (Postamble Ungating) : --

Name                     : VGA_G[7]
Pin Type                 : Output
D1                       : --
D3_0                     : --
D3_1                     : --
D4                       : --
D5                       : (0) 
D5 OE                    : (31) 
D5 OCT                   : --
T11 (Postamble Gating)   : --
T11 (Postamble Ungating) : --

Name                     : VGA_HS
Pin Type                 : Output
D1                       : --
D3_0                     : --
D3_1                     : --
D4                       : --
D5                       : (0) 
D5 OE                    : (31) 
D5 OCT                   : --
T11 (Postamble Gating)   : --
T11 (Postamble Ungating) : --

Name                     : VGA_R[0]
Pin Type                 : Output
D1                       : --
D3_0                     : --
D3_1                     : --
D4                       : --
D5                       : (0) 
D5 OE                    : (31) 
D5 OCT                   : --
T11 (Postamble Gating)   : --
T11 (Postamble Ungating) : --

Name                     : VGA_R[1]
Pin Type                 : Output
D1                       : --
D3_0                     : --
D3_1                     : --
D4                       : --
D5                       : (0) 
D5 OE                    : (31) 
D5 OCT                   : --
T11 (Postamble Gating)   : --
T11 (Postamble Ungating) : --

Name                     : VGA_R[2]
Pin Type                 : Output
D1                       : --
D3_0                     : --
D3_1                     : --
D4                       : --
D5                       : (0) 
D5 OE                    : (31) 
D5 OCT                   : --
T11 (Postamble Gating)   : --
T11 (Postamble Ungating) : --

Name                     : VGA_R[3]
Pin Type                 : Output
D1                       : --
D3_0                     : --
D3_1                     : --
D4                       : --
D5                       : (0) 
D5 OE                    : (31) 
D5 OCT                   : --
T11 (Postamble Gating)   : --
T11 (Postamble Ungating) : --

Name                     : VGA_R[4]
Pin Type                 : Output
D1                       : --
D3_0                     : --
D3_1                     : --
D4                       : --
D5                       : (0) 
D5 OE                    : (31) 
D5 OCT                   : --
T11 (Postamble Gating)   : --
T11 (Postamble Ungating) : --

Name                     : VGA_R[5]
Pin Type                 : Output
D1                       : --
D3_0                     : --
D3_1                     : --
D4                       : --
D5                       : (0) 
D5 OE                    : (31) 
D5 OCT                   : --
T11 (Postamble Gating)   : --
T11 (Postamble Ungating) : --

Name                     : VGA_R[6]
Pin Type                 : Output
D1                       : --
D3_0                     : --
D3_1                     : --
D4                       : --
D5                       : (0) 
D5 OE                    : (31) 
D5 OCT                   : --
T11 (Postamble Gating)   : --
T11 (Postamble Ungating) : --

Name                     : VGA_R[7]
Pin Type                 : Output
D1                       : --
D3_0                     : --
D3_1                     : --
D4                       : --
D5                       : (0) 
D5 OE                    : (31) 
D5 OCT                   : --
T11 (Postamble Gating)   : --
T11 (Postamble Ungating) : --

Name                     : VGA_SYNC_N
Pin Type                 : Output
D1                       : --
D3_0                     : --
D3_1                     : --
D4                       : --
D5                       : (0) 
D5 OE                    : (31) 
D5 OCT                   : --
T11 (Postamble Gating)   : --
T11 (Postamble Ungating) : --

Name                     : VGA_VS
Pin Type                 : Output
D1                       : --
D3_0                     : --
D3_1                     : --
D4                       : --
D5                       : (0) 
D5 OE                    : (31) 
D5 OCT                   : --
T11 (Postamble Gating)   : --
T11 (Postamble Ungating) : --

Name                     : DRAM_DQ[0]
Pin Type                 : Bidir
D1                       : (0) 
D3_0                     : (0) 
D3_1                     : --
D4                       : --
D5                       : (0) 
D5 OE                    : (0) 
D5 OCT                   : --
T11 (Postamble Gating)   : --
T11 (Postamble Ungating) : --

Name                     : DRAM_DQ[1]
Pin Type                 : Bidir
D1                       : (0) 
D3_0                     : (0) 
D3_1                     : --
D4                       : --
D5                       : (0) 
D5 OE                    : (0) 
D5 OCT                   : --
T11 (Postamble Gating)   : --
T11 (Postamble Ungating) : --

Name                     : DRAM_DQ[2]
Pin Type                 : Bidir
D1                       : (0) 
D3_0                     : (0) 
D3_1                     : --
D4                       : --
D5                       : (0) 
D5 OE                    : (0) 
D5 OCT                   : --
T11 (Postamble Gating)   : --
T11 (Postamble Ungating) : --

Name                     : DRAM_DQ[3]
Pin Type                 : Bidir
D1                       : (0) 
D3_0                     : (0) 
D3_1                     : --
D4                       : --
D5                       : (0) 
D5 OE                    : (0) 
D5 OCT                   : --
T11 (Postamble Gating)   : --
T11 (Postamble Ungating) : --

Name                     : DRAM_DQ[4]
Pin Type                 : Bidir
D1                       : (0) 
D3_0                     : (0) 
D3_1                     : --
D4                       : --
D5                       : (0) 
D5 OE                    : (0) 
D5 OCT                   : --
T11 (Postamble Gating)   : --
T11 (Postamble Ungating) : --

Name                     : DRAM_DQ[5]
Pin Type                 : Bidir
D1                       : (0) 
D3_0                     : (0) 
D3_1                     : --
D4                       : --
D5                       : (0) 
D5 OE                    : (0) 
D5 OCT                   : --
T11 (Postamble Gating)   : --
T11 (Postamble Ungating) : --

Name                     : DRAM_DQ[6]
Pin Type                 : Bidir
D1                       : (0) 
D3_0                     : (0) 
D3_1                     : --
D4                       : --
D5                       : (0) 
D5 OE                    : (0) 
D5 OCT                   : --
T11 (Postamble Gating)   : --
T11 (Postamble Ungating) : --

Name                     : DRAM_DQ[7]
Pin Type                 : Bidir
D1                       : (0) 
D3_0                     : (0) 
D3_1                     : --
D4                       : --
D5                       : (0) 
D5 OE                    : (0) 
D5 OCT                   : --
T11 (Postamble Gating)   : --
T11 (Postamble Ungating) : --

Name                     : DRAM_DQ[8]
Pin Type                 : Bidir
D1                       : (0) 
D3_0                     : (0) 
D3_1                     : --
D4                       : --
D5                       : (0) 
D5 OE                    : (0) 
D5 OCT                   : --
T11 (Postamble Gating)   : --
T11 (Postamble Ungating) : --

Name                     : DRAM_DQ[9]
Pin Type                 : Bidir
D1                       : (0) 
D3_0                     : (0) 
D3_1                     : --
D4                       : --
D5                       : (0) 
D5 OE                    : (0) 
D5 OCT                   : --
T11 (Postamble Gating)   : --
T11 (Postamble Ungating) : --

Name                     : DRAM_DQ[10]
Pin Type                 : Bidir
D1                       : (0) 
D3_0                     : (0) 
D3_1                     : --
D4                       : --
D5                       : (0) 
D5 OE                    : (0) 
D5 OCT                   : --
T11 (Postamble Gating)   : --
T11 (Postamble Ungating) : --

Name                     : DRAM_DQ[11]
Pin Type                 : Bidir
D1                       : (0) 
D3_0                     : (0) 
D3_1                     : --
D4                       : --
D5                       : (0) 
D5 OE                    : (0) 
D5 OCT                   : --
T11 (Postamble Gating)   : --
T11 (Postamble Ungating) : --

Name                     : DRAM_DQ[12]
Pin Type                 : Bidir
D1                       : (0) 
D3_0                     : (0) 
D3_1                     : --
D4                       : --
D5                       : (0) 
D5 OE                    : (0) 
D5 OCT                   : --
T11 (Postamble Gating)   : --
T11 (Postamble Ungating) : --

Name                     : DRAM_DQ[13]
Pin Type                 : Bidir
D1                       : (0) 
D3_0                     : (0) 
D3_1                     : --
D4                       : --
D5                       : (0) 
D5 OE                    : (0) 
D5 OCT                   : --
T11 (Postamble Gating)   : --
T11 (Postamble Ungating) : --

Name                     : DRAM_DQ[14]
Pin Type                 : Bidir
D1                       : (0) 
D3_0                     : (0) 
D3_1                     : --
D4                       : --
D5                       : (0) 
D5 OE                    : (0) 
D5 OCT                   : --
T11 (Postamble Gating)   : --
T11 (Postamble Ungating) : --

Name                     : DRAM_DQ[15]
Pin Type                 : Bidir
D1                       : (0) 
D3_0                     : (0) 
D3_1                     : --
D4                       : --
D5                       : (0) 
D5 OE                    : (0) 
D5 OCT                   : --
T11 (Postamble Gating)   : --
T11 (Postamble Ungating) : --

Name                     : HPS_DDR3_DQ[0]
Pin Type                 : Bidir
D1                       : (10) 
D3_0                     : (0) 
D3_1                     : --
D4                       : --
D5                       : (7) 
D5 OE                    : (7) 
D5 OCT                   : (0) 
T11 (Postamble Gating)   : --
T11 (Postamble Ungating) : --

Name                     : HPS_DDR3_DQ[1]
Pin Type                 : Bidir
D1                       : (5) 
D3_0                     : (0) 
D3_1                     : --
D4                       : --
D5                       : (9) 
D5 OE                    : (9) 
D5 OCT                   : (0) 
T11 (Postamble Gating)   : --
T11 (Postamble Ungating) : --

Name                     : HPS_DDR3_DQ[2]
Pin Type                 : Bidir
D1                       : (6) 
D3_0                     : (0) 
D3_1                     : --
D4                       : --
D5                       : (4) 
D5 OE                    : (4) 
D5 OCT                   : (0) 
T11 (Postamble Gating)   : --
T11 (Postamble Ungating) : --

Name                     : HPS_DDR3_DQ[3]
Pin Type                 : Bidir
D1                       : (6) 
D3_0                     : (0) 
D3_1                     : --
D4                       : --
D5                       : (5) 
D5 OE                    : (5) 
D5 OCT                   : (0) 
T11 (Postamble Gating)   : --
T11 (Postamble Ungating) : --

Name                     : HPS_DDR3_DQ[4]
Pin Type                 : Bidir
D1                       : (10) 
D3_0                     : (0) 
D3_1                     : --
D4                       : --
D5                       : (8) 
D5 OE                    : (8) 
D5 OCT                   : (0) 
T11 (Postamble Gating)   : --
T11 (Postamble Ungating) : --

Name                     : HPS_DDR3_DQ[5]
Pin Type                 : Bidir
D1                       : (5) 
D3_0                     : (0) 
D3_1                     : --
D4                       : --
D5                       : (9) 
D5 OE                    : (9) 
D5 OCT                   : (0) 
T11 (Postamble Gating)   : --
T11 (Postamble Ungating) : --

Name                     : HPS_DDR3_DQ[6]
Pin Type                 : Bidir
D1                       : (6) 
D3_0                     : (0) 
D3_1                     : --
D4                       : --
D5                       : (5) 
D5 OE                    : (5) 
D5 OCT                   : (0) 
T11 (Postamble Gating)   : --
T11 (Postamble Ungating) : --

Name                     : HPS_DDR3_DQ[7]
Pin Type                 : Bidir
D1                       : (7) 
D3_0                     : (0) 
D3_1                     : --
D4                       : --
D5                       : (6) 
D5 OE                    : (6) 
D5 OCT                   : (0) 
T11 (Postamble Gating)   : --
T11 (Postamble Ungating) : --

Name                     : HPS_DDR3_DQ[8]
Pin Type                 : Bidir
D1                       : (9) 
D3_0                     : (0) 
D3_1                     : --
D4                       : --
D5                       : (7) 
D5 OE                    : (7) 
D5 OCT                   : (0) 
T11 (Postamble Gating)   : --
T11 (Postamble Ungating) : --

Name                     : HPS_DDR3_DQ[9]
Pin Type                 : Bidir
D1                       : (4) 
D3_0                     : (0) 
D3_1                     : --
D4                       : --
D5                       : (8) 
D5 OE                    : (8) 
D5 OCT                   : (0) 
T11 (Postamble Gating)   : --
T11 (Postamble Ungating) : --

Name                     : HPS_DDR3_DQ[10]
Pin Type                 : Bidir
D1                       : (6) 
D3_0                     : (0) 
D3_1                     : --
D4                       : --
D5                       : (5) 
D5 OE                    : (5) 
D5 OCT                   : (0) 
T11 (Postamble Gating)   : --
T11 (Postamble Ungating) : --

Name                     : HPS_DDR3_DQ[11]
Pin Type                 : Bidir
D1                       : (6) 
D3_0                     : (0) 
D3_1                     : --
D4                       : --
D5                       : (5) 
D5 OE                    : (5) 
D5 OCT                   : (0) 
T11 (Postamble Gating)   : --
T11 (Postamble Ungating) : --

Name                     : HPS_DDR3_DQ[12]
Pin Type                 : Bidir
D1                       : (9) 
D3_0                     : (0) 
D3_1                     : --
D4                       : --
D5                       : (7) 
D5 OE                    : (7) 
D5 OCT                   : (0) 
T11 (Postamble Gating)   : --
T11 (Postamble Ungating) : --

Name                     : HPS_DDR3_DQ[13]
Pin Type                 : Bidir
D1                       : (4) 
D3_0                     : (0) 
D3_1                     : --
D4                       : --
D5                       : (8) 
D5 OE                    : (8) 
D5 OCT                   : (0) 
T11 (Postamble Gating)   : --
T11 (Postamble Ungating) : --

Name                     : HPS_DDR3_DQ[14]
Pin Type                 : Bidir
D1                       : (6) 
D3_0                     : (0) 
D3_1                     : --
D4                       : --
D5                       : (5) 
D5 OE                    : (5) 
D5 OCT                   : (0) 
T11 (Postamble Gating)   : --
T11 (Postamble Ungating) : --

Name                     : HPS_DDR3_DQ[15]
Pin Type                 : Bidir
D1                       : (7) 
D3_0                     : (0) 
D3_1                     : --
D4                       : --
D5                       : (6) 
D5 OE                    : (6) 
D5 OCT                   : (0) 
T11 (Postamble Gating)   : --
T11 (Postamble Ungating) : --

Name                     : HPS_DDR3_DQ[16]
Pin Type                 : Bidir
D1                       : (10) 
D3_0                     : (0) 
D3_1                     : --
D4                       : --
D5                       : (8) 
D5 OE                    : (8) 
D5 OCT                   : (0) 
T11 (Postamble Gating)   : --
T11 (Postamble Ungating) : --

Name                     : HPS_DDR3_DQ[17]
Pin Type                 : Bidir
D1                       : (5) 
D3_0                     : (0) 
D3_1                     : --
D4                       : --
D5                       : (9) 
D5 OE                    : (9) 
D5 OCT                   : (0) 
T11 (Postamble Gating)   : --
T11 (Postamble Ungating) : --

Name                     : HPS_DDR3_DQ[18]
Pin Type                 : Bidir
D1                       : (7) 
D3_0                     : (0) 
D3_1                     : --
D4                       : --
D5                       : (5) 
D5 OE                    : (5) 
D5 OCT                   : (0) 
T11 (Postamble Gating)   : --
T11 (Postamble Ungating) : --

Name                     : HPS_DDR3_DQ[19]
Pin Type                 : Bidir
D1                       : (8) 
D3_0                     : (0) 
D3_1                     : --
D4                       : --
D5                       : (6) 
D5 OE                    : (6) 
D5 OCT                   : (0) 
T11 (Postamble Gating)   : --
T11 (Postamble Ungating) : --

Name                     : HPS_DDR3_DQ[20]
Pin Type                 : Bidir
D1                       : (10) 
D3_0                     : (0) 
D3_1                     : --
D4                       : --
D5                       : (8) 
D5 OE                    : (8) 
D5 OCT                   : (0) 
T11 (Postamble Gating)   : --
T11 (Postamble Ungating) : --

Name                     : HPS_DDR3_DQ[21]
Pin Type                 : Bidir
D1                       : (6) 
D3_0                     : (0) 
D3_1                     : --
D4                       : --
D5                       : (10) 
D5 OE                    : (10) 
D5 OCT                   : (0) 
T11 (Postamble Gating)   : --
T11 (Postamble Ungating) : --

Name                     : HPS_DDR3_DQ[22]
Pin Type                 : Bidir
D1                       : (7) 
D3_0                     : (0) 
D3_1                     : --
D4                       : --
D5                       : (5) 
D5 OE                    : (5) 
D5 OCT                   : (0) 
T11 (Postamble Gating)   : --
T11 (Postamble Ungating) : --

Name                     : HPS_DDR3_DQ[23]
Pin Type                 : Bidir
D1                       : (8) 
D3_0                     : (0) 
D3_1                     : --
D4                       : --
D5                       : (7) 
D5 OE                    : (7) 
D5 OCT                   : (0) 
T11 (Postamble Gating)   : --
T11 (Postamble Ungating) : --

Name                     : HPS_DDR3_DQ[24]
Pin Type                 : Bidir
D1                       : (10) 
D3_0                     : (0) 
D3_1                     : --
D4                       : --
D5                       : (7) 
D5 OE                    : (7) 
D5 OCT                   : (0) 
T11 (Postamble Gating)   : --
T11 (Postamble Ungating) : --

Name                     : HPS_DDR3_DQ[25]
Pin Type                 : Bidir
D1                       : (5) 
D3_0                     : (0) 
D3_1                     : --
D4                       : --
D5                       : (9) 
D5 OE                    : (9) 
D5 OCT                   : (0) 
T11 (Postamble Gating)   : --
T11 (Postamble Ungating) : --

Name                     : HPS_DDR3_DQ[26]
Pin Type                 : Bidir
D1                       : (6) 
D3_0                     : (0) 
D3_1                     : --
D4                       : --
D5                       : (5) 
D5 OE                    : (5) 
D5 OCT                   : (0) 
T11 (Postamble Gating)   : --
T11 (Postamble Ungating) : --

Name                     : HPS_DDR3_DQ[27]
Pin Type                 : Bidir
D1                       : (7) 
D3_0                     : (0) 
D3_1                     : --
D4                       : --
D5                       : (6) 
D5 OE                    : (6) 
D5 OCT                   : (0) 
T11 (Postamble Gating)   : --
T11 (Postamble Ungating) : --

Name                     : HPS_DDR3_DQ[28]
Pin Type                 : Bidir
D1                       : (9) 
D3_0                     : (0) 
D3_1                     : --
D4                       : --
D5                       : (7) 
D5 OE                    : (7) 
D5 OCT                   : (0) 
T11 (Postamble Gating)   : --
T11 (Postamble Ungating) : --

Name                     : HPS_DDR3_DQ[29]
Pin Type                 : Bidir
D1                       : (4) 
D3_0                     : (0) 
D3_1                     : --
D4                       : --
D5                       : (8) 
D5 OE                    : (8) 
D5 OCT                   : (0) 
T11 (Postamble Gating)   : --
T11 (Postamble Ungating) : --

Name                     : HPS_DDR3_DQ[30]
Pin Type                 : Bidir
D1                       : (6) 
D3_0                     : (0) 
D3_1                     : --
D4                       : --
D5                       : (4) 
D5 OE                    : (4) 
D5 OCT                   : (0) 
T11 (Postamble Gating)   : --
T11 (Postamble Ungating) : --

Name                     : HPS_DDR3_DQ[31]
Pin Type                 : Bidir
D1                       : (6) 
D3_0                     : (0) 
D3_1                     : --
D4                       : --
D5                       : (5) 
D5 OE                    : (5) 
D5 OCT                   : (0) 
T11 (Postamble Gating)   : --
T11 (Postamble Ungating) : --

Name                     : HPS_DDR3_DQS_N[0]
Pin Type                 : Bidir
D1                       : --
D3_0                     : --
D3_1                     : --
D4                       : (0) 
D5                       : (0) 
D5 OE                    : (0) 
D5 OCT                   : (0) 
T11 (Postamble Gating)   : (0) 
T11 (Postamble Ungating) : (0) 

Name                     : HPS_DDR3_DQS_N[1]
Pin Type                 : Bidir
D1                       : --
D3_0                     : --
D3_1                     : --
D4                       : (0) 
D5                       : (0) 
D5 OE                    : (0) 
D5 OCT                   : (0) 
T11 (Postamble Gating)   : (0) 
T11 (Postamble Ungating) : (0) 

Name                     : HPS_DDR3_DQS_N[2]
Pin Type                 : Bidir
D1                       : --
D3_0                     : --
D3_1                     : --
D4                       : (0) 
D5                       : (0) 
D5 OE                    : (0) 
D5 OCT                   : (0) 
T11 (Postamble Gating)   : (0) 
T11 (Postamble Ungating) : (0) 

Name                     : HPS_DDR3_DQS_N[3]
Pin Type                 : Bidir
D1                       : --
D3_0                     : --
D3_1                     : --
D4                       : (0) 
D5                       : (0) 
D5 OE                    : (0) 
D5 OCT                   : (0) 
T11 (Postamble Gating)   : (0) 
T11 (Postamble Ungating) : (0) 

Name                     : HPS_DDR3_DQS_P[0]
Pin Type                 : Bidir
D1                       : --
D3_0                     : --
D3_1                     : --
D4                       : (0) 
D5                       : (0) 
D5 OE                    : (0) 
D5 OCT                   : (0) 
T11 (Postamble Gating)   : (0) 
T11 (Postamble Ungating) : (0) 

Name                     : HPS_DDR3_DQS_P[1]
Pin Type                 : Bidir
D1                       : --
D3_0                     : --
D3_1                     : --
D4                       : (0) 
D5                       : (0) 
D5 OE                    : (0) 
D5 OCT                   : (0) 
T11 (Postamble Gating)   : (0) 
T11 (Postamble Ungating) : (0) 

Name                     : HPS_DDR3_DQS_P[2]
Pin Type                 : Bidir
D1                       : --
D3_0                     : --
D3_1                     : --
D4                       : (0) 
D5                       : (0) 
D5 OE                    : (0) 
D5 OCT                   : (0) 
T11 (Postamble Gating)   : (0) 
T11 (Postamble Ungating) : (0) 

Name                     : HPS_DDR3_DQS_P[3]
Pin Type                 : Bidir
D1                       : --
D3_0                     : --
D3_1                     : --
D4                       : (0) 
D5                       : (0) 
D5 OE                    : (0) 
D5 OCT                   : (0) 
T11 (Postamble Gating)   : (0) 
T11 (Postamble Ungating) : (0) 

Name                     : HPS_SD_CMD
Pin Type                 : Bidir
D1                       : --
D3_0                     : (0) 
D3_1                     : --
D4                       : --
D5                       : (0) 
D5 OE                    : (31) 
D5 OCT                   : --
T11 (Postamble Gating)   : --
T11 (Postamble Ungating) : --

Name                     : HPS_SD_DATA[0]
Pin Type                 : Bidir
D1                       : --
D3_0                     : (0) 
D3_1                     : --
D4                       : --
D5                       : (0) 
D5 OE                    : (31) 
D5 OCT                   : --
T11 (Postamble Gating)   : --
T11 (Postamble Ungating) : --

Name                     : HPS_SD_DATA[1]
Pin Type                 : Bidir
D1                       : --
D3_0                     : (0) 
D3_1                     : --
D4                       : --
D5                       : (0) 
D5 OE                    : (31) 
D5 OCT                   : --
T11 (Postamble Gating)   : --
T11 (Postamble Ungating) : --

Name                     : HPS_SD_DATA[2]
Pin Type                 : Bidir
D1                       : --
D3_0                     : (0) 
D3_1                     : --
D4                       : --
D5                       : (0) 
D5 OE                    : (31) 
D5 OCT                   : --
T11 (Postamble Gating)   : --
T11 (Postamble Ungating) : --

Name                     : HPS_SD_DATA[3]
Pin Type                 : Bidir
D1                       : --
D3_0                     : (0) 
D3_1                     : --
D4                       : --
D5                       : (0) 
D5 OE                    : (31) 
D5 OCT                   : --
T11 (Postamble Gating)   : --
T11 (Postamble Ungating) : --

Name                     : HPS_USB_DATA[0]
Pin Type                 : Bidir
D1                       : --
D3_0                     : (0) 
D3_1                     : --
D4                       : --
D5                       : (0) 
D5 OE                    : (31) 
D5 OCT                   : --
T11 (Postamble Gating)   : --
T11 (Postamble Ungating) : --

Name                     : HPS_USB_DATA[1]
Pin Type                 : Bidir
D1                       : --
D3_0                     : (0) 
D3_1                     : --
D4                       : --
D5                       : (0) 
D5 OE                    : (31) 
D5 OCT                   : --
T11 (Postamble Gating)   : --
T11 (Postamble Ungating) : --

Name                     : HPS_USB_DATA[2]
Pin Type                 : Bidir
D1                       : --
D3_0                     : (0) 
D3_1                     : --
D4                       : --
D5                       : (0) 
D5 OE                    : (31) 
D5 OCT                   : --
T11 (Postamble Gating)   : --
T11 (Postamble Ungating) : --

Name                     : HPS_USB_DATA[3]
Pin Type                 : Bidir
D1                       : --
D3_0                     : (0) 
D3_1                     : --
D4                       : --
D5                       : (0) 
D5 OE                    : (31) 
D5 OCT                   : --
T11 (Postamble Gating)   : --
T11 (Postamble Ungating) : --

Name                     : HPS_USB_DATA[4]
Pin Type                 : Bidir
D1                       : --
D3_0                     : (0) 
D3_1                     : --
D4                       : --
D5                       : (0) 
D5 OE                    : (31) 
D5 OCT                   : --
T11 (Postamble Gating)   : --
T11 (Postamble Ungating) : --

Name                     : HPS_USB_DATA[5]
Pin Type                 : Bidir
D1                       : --
D3_0                     : (0) 
D3_1                     : --
D4                       : --
D5                       : (0) 
D5 OE                    : (31) 
D5 OCT                   : --
T11 (Postamble Gating)   : --
T11 (Postamble Ungating) : --

Name                     : HPS_USB_DATA[6]
Pin Type                 : Bidir
D1                       : --
D3_0                     : (0) 
D3_1                     : --
D4                       : --
D5                       : (0) 
D5 OE                    : (31) 
D5 OCT                   : --
T11 (Postamble Gating)   : --
T11 (Postamble Ungating) : --

Name                     : HPS_USB_DATA[7]
Pin Type                 : Bidir
D1                       : --
D3_0                     : (0) 
D3_1                     : --
D4                       : --
D5                       : (0) 
D5 OE                    : (31) 
D5 OCT                   : --
T11 (Postamble Gating)   : --
T11 (Postamble Ungating) : --

Name                     : HPS_UART_RX
Pin Type                 : Input
D1                       : --
D3_0                     : (0) 
D3_1                     : --
D4                       : --
D5                       : --
D5 OE                    : --
D5 OCT                   : --
T11 (Postamble Gating)   : --
T11 (Postamble Ungating) : --

Name                     : HPS_USB_CLKOUT
Pin Type                 : Input
D1                       : --
D3_0                     : (0) 
D3_1                     : --
D4                       : --
D5                       : --
D5 OE                    : --
D5 OCT                   : --
T11 (Postamble Gating)   : --
T11 (Postamble Ungating) : --

Name                     : HPS_USB_DIR
Pin Type                 : Input
D1                       : --
D3_0                     : (0) 
D3_1                     : --
D4                       : --
D5                       : --
D5 OE                    : --
D5 OCT                   : --
T11 (Postamble Gating)   : --
T11 (Postamble Ungating) : --

Name                     : HPS_USB_NXT
Pin Type                 : Input
D1                       : --
D3_0                     : (0) 
D3_1                     : --
D4                       : --
D5                       : --
D5 OE                    : --
D5 OCT                   : --
T11 (Postamble Gating)   : --
T11 (Postamble Ungating) : --

Name                     : HPS_DDR3_RZQ
Pin Type                 : Input
D1                       : --
D3_0                     : (0) 
D3_1                     : --
D4                       : --
D5                       : --
D5 OE                    : --
D5 OCT                   : --
T11 (Postamble Gating)   : --
T11 (Postamble Ungating) : --

Name                     : CLOCK_50
Pin Type                 : Input
D1                       : --
D3_0                     : (0) 
D3_1                     : --
D4                       : --
D5                       : --
D5 OE                    : --
D5 OCT                   : --
T11 (Postamble Gating)   : --
T11 (Postamble Ungating) : --

Name                     : SW[0]
Pin Type                 : Input
D1                       : --
D3_0                     : (0) 
D3_1                     : --
D4                       : --
D5                       : --
D5 OE                    : --
D5 OCT                   : --
T11 (Postamble Gating)   : --
T11 (Postamble Ungating) : --

Name                     : SW[1]
Pin Type                 : Input
D1                       : --
D3_0                     : --
D3_1                     : (0) 
D4                       : --
D5                       : --
D5 OE                    : --
D5 OCT                   : --
T11 (Postamble Gating)   : --
T11 (Postamble Ungating) : --

Name                     : SW[2]
Pin Type                 : Input
D1                       : --
D3_0                     : (0) 
D3_1                     : --
D4                       : --
D5                       : --
D5 OE                    : --
D5 OCT                   : --
T11 (Postamble Gating)   : --
T11 (Postamble Ungating) : --

Name                     : SW[3]
Pin Type                 : Input
D1                       : --
D3_0                     : --
D3_1                     : (0) 
D4                       : --
D5                       : --
D5 OE                    : --
D5 OCT                   : --
T11 (Postamble Gating)   : --
T11 (Postamble Ungating) : --

Name                     : SW[4]
Pin Type                 : Input
D1                       : --
D3_0                     : --
D3_1                     : (0) 
D4                       : --
D5                       : --
D5 OE                    : --
D5 OCT                   : --
T11 (Postamble Gating)   : --
T11 (Postamble Ungating) : --

Name                     : SW[5]
Pin Type                 : Input
D1                       : --
D3_0                     : --
D3_1                     : (0) 
D4                       : --
D5                       : --
D5 OE                    : --
D5 OCT                   : --
T11 (Postamble Gating)   : --
T11 (Postamble Ungating) : --

Name                     : SW[6]
Pin Type                 : Input
D1                       : --
D3_0                     : (0) 
D3_1                     : --
D4                       : --
D5                       : --
D5 OE                    : --
D5 OCT                   : --
T11 (Postamble Gating)   : --
T11 (Postamble Ungating) : --

Name                     : SW[7]
Pin Type                 : Input
D1                       : --
D3_0                     : (0) 
D3_1                     : --
D4                       : --
D5                       : --
D5 OE                    : --
D5 OCT                   : --
T11 (Postamble Gating)   : --
T11 (Postamble Ungating) : --

Name                     : SW[8]
Pin Type                 : Input
D1                       : --
D3_0                     : --
D3_1                     : (0) 
D4                       : --
D5                       : --
D5 OE                    : --
D5 OCT                   : --
T11 (Postamble Gating)   : --
T11 (Postamble Ungating) : --

Name                     : SW[9]
Pin Type                 : Input
D1                       : --
D3_0                     : (0) 
D3_1                     : --
D4                       : --
D5                       : --
D5 OE                    : --
D5 OCT                   : --
T11 (Postamble Gating)   : --
T11 (Postamble Ungating) : --
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                 ;
+--------------------------------------------------------------------------------+
Source Pin / Fanout : KEY[0]
Pad To Core Index   :  
Setting             :  

Source Pin / Fanout : KEY[1]
Pad To Core Index   :  
Setting             :  

Source Pin / Fanout : KEY[2]
Pad To Core Index   :  
Setting             :  

Source Pin / Fanout : KEY[3]
Pad To Core Index   :  
Setting             :  

Source Pin / Fanout : DRAM_DQ[0]
Pad To Core Index   :  
Setting             :  

Source Pin / Fanout :      - QSYS_lab4:u0|QSYS_lab4_SDRAM:sdram|za_data[0]
Pad To Core Index   : 0
Setting             : 0

Source Pin / Fanout : DRAM_DQ[1]
Pad To Core Index   :  
Setting             :  

Source Pin / Fanout :      - QSYS_lab4:u0|QSYS_lab4_SDRAM:sdram|za_data[1]
Pad To Core Index   : 0
Setting             : 0

Source Pin / Fanout : DRAM_DQ[2]
Pad To Core Index   :  
Setting             :  

Source Pin / Fanout :      - QSYS_lab4:u0|QSYS_lab4_SDRAM:sdram|za_data[2]
Pad To Core Index   : 0
Setting             : 0

Source Pin / Fanout : DRAM_DQ[3]
Pad To Core Index   :  
Setting             :  

Source Pin / Fanout :      - QSYS_lab4:u0|QSYS_lab4_SDRAM:sdram|za_data[3]
Pad To Core Index   : 0
Setting             : 0

Source Pin / Fanout : DRAM_DQ[4]
Pad To Core Index   :  
Setting             :  

Source Pin / Fanout :      - QSYS_lab4:u0|QSYS_lab4_SDRAM:sdram|za_data[4]
Pad To Core Index   : 0
Setting             : 0

Source Pin / Fanout : DRAM_DQ[5]
Pad To Core Index   :  
Setting             :  

Source Pin / Fanout :      - QSYS_lab4:u0|QSYS_lab4_SDRAM:sdram|za_data[5]
Pad To Core Index   : 0
Setting             : 0

Source Pin / Fanout : DRAM_DQ[6]
Pad To Core Index   :  
Setting             :  

Source Pin / Fanout :      - QSYS_lab4:u0|QSYS_lab4_SDRAM:sdram|za_data[6]
Pad To Core Index   : 0
Setting             : 0

Source Pin / Fanout : DRAM_DQ[7]
Pad To Core Index   :  
Setting             :  

Source Pin / Fanout :      - QSYS_lab4:u0|QSYS_lab4_SDRAM:sdram|za_data[7]
Pad To Core Index   : 0
Setting             : 0

Source Pin / Fanout : DRAM_DQ[8]
Pad To Core Index   :  
Setting             :  

Source Pin / Fanout :      - QSYS_lab4:u0|QSYS_lab4_SDRAM:sdram|za_data[8]
Pad To Core Index   : 0
Setting             : 0

Source Pin / Fanout : DRAM_DQ[9]
Pad To Core Index   :  
Setting             :  

Source Pin / Fanout :      - QSYS_lab4:u0|QSYS_lab4_SDRAM:sdram|za_data[9]
Pad To Core Index   : 0
Setting             : 0

Source Pin / Fanout : DRAM_DQ[10]
Pad To Core Index   :  
Setting             :  

Source Pin / Fanout :      - QSYS_lab4:u0|QSYS_lab4_SDRAM:sdram|za_data[10]
Pad To Core Index   : 0
Setting             : 0

Source Pin / Fanout : DRAM_DQ[11]
Pad To Core Index   :  
Setting             :  

Source Pin / Fanout :      - QSYS_lab4:u0|QSYS_lab4_SDRAM:sdram|za_data[11]
Pad To Core Index   : 0
Setting             : 0

Source Pin / Fanout : DRAM_DQ[12]
Pad To Core Index   :  
Setting             :  

Source Pin / Fanout :      - QSYS_lab4:u0|QSYS_lab4_SDRAM:sdram|za_data[12]
Pad To Core Index   : 0
Setting             : 0

Source Pin / Fanout : DRAM_DQ[13]
Pad To Core Index   :  
Setting             :  

Source Pin / Fanout :      - QSYS_lab4:u0|QSYS_lab4_SDRAM:sdram|za_data[13]
Pad To Core Index   : 0
Setting             : 0

Source Pin / Fanout : DRAM_DQ[14]
Pad To Core Index   :  
Setting             :  

Source Pin / Fanout :      - QSYS_lab4:u0|QSYS_lab4_SDRAM:sdram|za_data[14]
Pad To Core Index   : 0
Setting             : 0

Source Pin / Fanout : DRAM_DQ[15]
Pad To Core Index   :  
Setting             :  

Source Pin / Fanout :      - QSYS_lab4:u0|QSYS_lab4_SDRAM:sdram|za_data[15]
Pad To Core Index   : 0
Setting             : 0

Source Pin / Fanout : HPS_DDR3_DQ[0]
Pad To Core Index   :  
Setting             :  

Source Pin / Fanout :      - QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].in_delay_1
Pad To Core Index   : 0
Setting             : 0

Source Pin / Fanout : HPS_DDR3_DQ[1]
Pad To Core Index   :  
Setting             :  

Source Pin / Fanout :      - QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].in_delay_1
Pad To Core Index   : 0
Setting             : 0

Source Pin / Fanout : HPS_DDR3_DQ[2]
Pad To Core Index   :  
Setting             :  

Source Pin / Fanout :      - QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].in_delay_1
Pad To Core Index   : 0
Setting             : 0

Source Pin / Fanout : HPS_DDR3_DQ[3]
Pad To Core Index   :  
Setting             :  

Source Pin / Fanout :      - QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].in_delay_1
Pad To Core Index   : 0
Setting             : 0

Source Pin / Fanout : HPS_DDR3_DQ[4]
Pad To Core Index   :  
Setting             :  

Source Pin / Fanout :      - QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].in_delay_1
Pad To Core Index   : 0
Setting             : 0

Source Pin / Fanout : HPS_DDR3_DQ[5]
Pad To Core Index   :  
Setting             :  

Source Pin / Fanout :      - QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].in_delay_1
Pad To Core Index   : 0
Setting             : 0

Source Pin / Fanout : HPS_DDR3_DQ[6]
Pad To Core Index   :  
Setting             :  

Source Pin / Fanout :      - QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].in_delay_1
Pad To Core Index   : 0
Setting             : 0

Source Pin / Fanout : HPS_DDR3_DQ[7]
Pad To Core Index   :  
Setting             :  

Source Pin / Fanout :      - QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].in_delay_1
Pad To Core Index   : 0
Setting             : 0

Source Pin / Fanout : HPS_DDR3_DQ[8]
Pad To Core Index   :  
Setting             :  

Source Pin / Fanout :      - QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].in_delay_1
Pad To Core Index   : 0
Setting             : 0

Source Pin / Fanout : HPS_DDR3_DQ[9]
Pad To Core Index   :  
Setting             :  

Source Pin / Fanout :      - QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].in_delay_1
Pad To Core Index   : 0
Setting             : 0

Source Pin / Fanout : HPS_DDR3_DQ[10]
Pad To Core Index   :  
Setting             :  

Source Pin / Fanout :      - QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].in_delay_1
Pad To Core Index   : 0
Setting             : 0

Source Pin / Fanout : HPS_DDR3_DQ[11]
Pad To Core Index   :  
Setting             :  

Source Pin / Fanout :      - QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].in_delay_1
Pad To Core Index   : 0
Setting             : 0

Source Pin / Fanout : HPS_DDR3_DQ[12]
Pad To Core Index   :  
Setting             :  

Source Pin / Fanout :      - QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].in_delay_1
Pad To Core Index   : 0
Setting             : 0

Source Pin / Fanout : HPS_DDR3_DQ[13]
Pad To Core Index   :  
Setting             :  

Source Pin / Fanout :      - QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].in_delay_1
Pad To Core Index   : 0
Setting             : 0

Source Pin / Fanout : HPS_DDR3_DQ[14]
Pad To Core Index   :  
Setting             :  

Source Pin / Fanout :      - QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].in_delay_1
Pad To Core Index   : 0
Setting             : 0

Source Pin / Fanout : HPS_DDR3_DQ[15]
Pad To Core Index   :  
Setting             :  

Source Pin / Fanout :      - QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].in_delay_1
Pad To Core Index   : 0
Setting             : 0

Source Pin / Fanout : HPS_DDR3_DQ[16]
Pad To Core Index   :  
Setting             :  

Source Pin / Fanout :      - QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].in_delay_1
Pad To Core Index   : 0
Setting             : 0

Source Pin / Fanout : HPS_DDR3_DQ[17]
Pad To Core Index   :  
Setting             :  

Source Pin / Fanout :      - QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].in_delay_1
Pad To Core Index   : 0
Setting             : 0

Source Pin / Fanout : HPS_DDR3_DQ[18]
Pad To Core Index   :  
Setting             :  

Source Pin / Fanout :      - QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].in_delay_1
Pad To Core Index   : 0
Setting             : 0

Source Pin / Fanout : HPS_DDR3_DQ[19]
Pad To Core Index   :  
Setting             :  

Source Pin / Fanout :      - QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].in_delay_1
Pad To Core Index   : 0
Setting             : 0

Source Pin / Fanout : HPS_DDR3_DQ[20]
Pad To Core Index   :  
Setting             :  

Source Pin / Fanout :      - QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].in_delay_1
Pad To Core Index   : 0
Setting             : 0

Source Pin / Fanout : HPS_DDR3_DQ[21]
Pad To Core Index   :  
Setting             :  

Source Pin / Fanout :      - QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].in_delay_1
Pad To Core Index   : 0
Setting             : 0

Source Pin / Fanout : HPS_DDR3_DQ[22]
Pad To Core Index   :  
Setting             :  

Source Pin / Fanout :      - QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].in_delay_1
Pad To Core Index   : 0
Setting             : 0

Source Pin / Fanout : HPS_DDR3_DQ[23]
Pad To Core Index   :  
Setting             :  

Source Pin / Fanout :      - QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].in_delay_1
Pad To Core Index   : 0
Setting             : 0

Source Pin / Fanout : HPS_DDR3_DQ[24]
Pad To Core Index   :  
Setting             :  

Source Pin / Fanout :      - QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].in_delay_1
Pad To Core Index   : 0
Setting             : 0

Source Pin / Fanout : HPS_DDR3_DQ[25]
Pad To Core Index   :  
Setting             :  

Source Pin / Fanout :      - QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].in_delay_1
Pad To Core Index   : 0
Setting             : 0

Source Pin / Fanout : HPS_DDR3_DQ[26]
Pad To Core Index   :  
Setting             :  

Source Pin / Fanout :      - QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].in_delay_1
Pad To Core Index   : 0
Setting             : 0

Source Pin / Fanout : HPS_DDR3_DQ[27]
Pad To Core Index   :  
Setting             :  

Source Pin / Fanout :      - QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].in_delay_1
Pad To Core Index   : 0
Setting             : 0

Source Pin / Fanout : HPS_DDR3_DQ[28]
Pad To Core Index   :  
Setting             :  

Source Pin / Fanout :      - QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].in_delay_1
Pad To Core Index   : 0
Setting             : 0

Source Pin / Fanout : HPS_DDR3_DQ[29]
Pad To Core Index   :  
Setting             :  

Source Pin / Fanout :      - QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].in_delay_1
Pad To Core Index   : 0
Setting             : 0

Source Pin / Fanout : HPS_DDR3_DQ[30]
Pad To Core Index   :  
Setting             :  

Source Pin / Fanout :      - QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].in_delay_1
Pad To Core Index   : 0
Setting             : 0

Source Pin / Fanout : HPS_DDR3_DQ[31]
Pad To Core Index   :  
Setting             :  

Source Pin / Fanout :      - QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].in_delay_1
Pad To Core Index   : 0
Setting             : 0

Source Pin / Fanout : HPS_DDR3_DQS_N[0]
Pad To Core Index   :  
Setting             :  

Source Pin / Fanout : HPS_DDR3_DQS_N[1]
Pad To Core Index   :  
Setting             :  

Source Pin / Fanout : HPS_DDR3_DQS_N[2]
Pad To Core Index   :  
Setting             :  

Source Pin / Fanout : HPS_DDR3_DQS_N[3]
Pad To Core Index   :  
Setting             :  

Source Pin / Fanout : HPS_DDR3_DQS_P[0]
Pad To Core Index   :  
Setting             :  

Source Pin / Fanout : HPS_DDR3_DQS_P[1]
Pad To Core Index   :  
Setting             :  

Source Pin / Fanout : HPS_DDR3_DQS_P[2]
Pad To Core Index   :  
Setting             :  

Source Pin / Fanout : HPS_DDR3_DQS_P[3]
Pad To Core Index   :  
Setting             :  

Source Pin / Fanout : HPS_SD_CMD
Pad To Core Index   :  
Setting             :  

Source Pin / Fanout : HPS_SD_DATA[0]
Pad To Core Index   :  
Setting             :  

Source Pin / Fanout : HPS_SD_DATA[1]
Pad To Core Index   :  
Setting             :  

Source Pin / Fanout : HPS_SD_DATA[2]
Pad To Core Index   :  
Setting             :  

Source Pin / Fanout : HPS_SD_DATA[3]
Pad To Core Index   :  
Setting             :  

Source Pin / Fanout : HPS_USB_DATA[0]
Pad To Core Index   :  
Setting             :  

Source Pin / Fanout : HPS_USB_DATA[1]
Pad To Core Index   :  
Setting             :  

Source Pin / Fanout : HPS_USB_DATA[2]
Pad To Core Index   :  
Setting             :  

Source Pin / Fanout : HPS_USB_DATA[3]
Pad To Core Index   :  
Setting             :  

Source Pin / Fanout : HPS_USB_DATA[4]
Pad To Core Index   :  
Setting             :  

Source Pin / Fanout : HPS_USB_DATA[5]
Pad To Core Index   :  
Setting             :  

Source Pin / Fanout : HPS_USB_DATA[6]
Pad To Core Index   :  
Setting             :  

Source Pin / Fanout : HPS_USB_DATA[7]
Pad To Core Index   :  
Setting             :  

Source Pin / Fanout : HPS_UART_RX
Pad To Core Index   :  
Setting             :  

Source Pin / Fanout : HPS_USB_CLKOUT
Pad To Core Index   :  
Setting             :  

Source Pin / Fanout : HPS_USB_DIR
Pad To Core Index   :  
Setting             :  

Source Pin / Fanout : HPS_USB_NXT
Pad To Core Index   :  
Setting             :  

Source Pin / Fanout : HPS_DDR3_RZQ
Pad To Core Index   :  
Setting             :  

Source Pin / Fanout : CLOCK_50
Pad To Core Index   :  
Setting             :  

Source Pin / Fanout : SW[0]
Pad To Core Index   :  
Setting             :  

Source Pin / Fanout :      - QSYS_lab4:u0|QSYS_lab4_switches:switches|read_mux_out[0]
Pad To Core Index   : 0
Setting             : 0

Source Pin / Fanout : SW[1]
Pad To Core Index   :  
Setting             :  

Source Pin / Fanout :      - QSYS_lab4:u0|QSYS_lab4_switches:switches|read_mux_out[1]
Pad To Core Index   : 1
Setting             : 0

Source Pin / Fanout : SW[2]
Pad To Core Index   :  
Setting             :  

Source Pin / Fanout :      - QSYS_lab4:u0|QSYS_lab4_switches:switches|read_mux_out[2]
Pad To Core Index   : 0
Setting             : 0

Source Pin / Fanout : SW[3]
Pad To Core Index   :  
Setting             :  

Source Pin / Fanout :      - QSYS_lab4:u0|QSYS_lab4_switches:switches|read_mux_out[3]
Pad To Core Index   : 1
Setting             : 0

Source Pin / Fanout : SW[4]
Pad To Core Index   :  
Setting             :  

Source Pin / Fanout :      - QSYS_lab4:u0|QSYS_lab4_switches:switches|read_mux_out[4]
Pad To Core Index   : 1
Setting             : 0

Source Pin / Fanout : SW[5]
Pad To Core Index   :  
Setting             :  

Source Pin / Fanout :      - QSYS_lab4:u0|QSYS_lab4_switches:switches|read_mux_out[5]
Pad To Core Index   : 1
Setting             : 0

Source Pin / Fanout : SW[6]
Pad To Core Index   :  
Setting             :  

Source Pin / Fanout :      - QSYS_lab4:u0|QSYS_lab4_switches:switches|read_mux_out[6]
Pad To Core Index   : 0
Setting             : 0

Source Pin / Fanout : SW[7]
Pad To Core Index   :  
Setting             :  

Source Pin / Fanout :      - QSYS_lab4:u0|QSYS_lab4_switches:switches|read_mux_out[7]
Pad To Core Index   : 0
Setting             : 0

Source Pin / Fanout : SW[8]
Pad To Core Index   :  
Setting             :  

Source Pin / Fanout :      - QSYS_lab4:u0|QSYS_lab4_switches:switches|read_mux_out[8]
Pad To Core Index   : 1
Setting             : 0

Source Pin / Fanout : SW[9]
Pad To Core Index   :  
Setting             :  

Source Pin / Fanout :      - QSYS_lab4:u0|QSYS_lab4_switches:switches|read_mux_out[9]
Pad To Core Index   : 0
Setting             : 0
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Control Signals                                                                ;
+--------------------------------------------------------------------------------+
Name                      : QSYS_lab4:u0|QSYS_lab4_SDRAM:sdram|QSYS_lab4_SDRAM_input_efifo_module:the_QSYS_lab4_SDRAM_input_efifo_module|entry_0[43]~0
Location                  : LABCELL_X45_Y34_N39
Fan-Out                   : 44
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : QSYS_lab4:u0|QSYS_lab4_SDRAM:sdram|QSYS_lab4_SDRAM_input_efifo_module:the_QSYS_lab4_SDRAM_input_efifo_module|entry_1[43]~0
Location                  : LABCELL_X45_Y34_N42
Fan-Out                   : 44
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : QSYS_lab4:u0|QSYS_lab4_SDRAM:sdram|WideOr16~0
Location                  : LABCELL_X40_Y31_N3
Fan-Out                   : 4
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : QSYS_lab4:u0|QSYS_lab4_SDRAM:sdram|active_rnw~2
Location                  : LABCELL_X40_Y31_N36
Fan-Out                   : 46
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : QSYS_lab4:u0|QSYS_lab4_SDRAM:sdram|m_addr[9]~2
Location                  : LABCELL_X42_Y29_N57
Fan-Out                   : 13
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : QSYS_lab4:u0|QSYS_lab4_SDRAM:sdram|m_state.000010000
Location                  : FF_X40_Y31_N22
Fan-Out                   : 24
Usage                     : Sync. load
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : QSYS_lab4:u0|QSYS_lab4_SDRAM:sdram|m_state.001000000
Location                  : FF_X43_Y29_N4
Fan-Out                   : 20
Usage                     : Sync. load
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : QSYS_lab4:u0|QSYS_lab4_SDRAM:sdram|oe
Location                  : DDIOOECELL_X24_Y0_N56
Fan-Out                   : 1
Usage                     : Output enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : QSYS_lab4:u0|QSYS_lab4_SDRAM:sdram|oe~_Duplicate_1
Location                  : DDIOOECELL_X26_Y0_N96
Fan-Out                   : 1
Usage                     : Output enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : QSYS_lab4:u0|QSYS_lab4_SDRAM:sdram|oe~_Duplicate_10
Location                  : DDIOOECELL_X30_Y0_N39
Fan-Out                   : 1
Usage                     : Output enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : QSYS_lab4:u0|QSYS_lab4_SDRAM:sdram|oe~_Duplicate_11
Location                  : DDIOOECELL_X18_Y0_N96
Fan-Out                   : 1
Usage                     : Output enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : QSYS_lab4:u0|QSYS_lab4_SDRAM:sdram|oe~_Duplicate_12
Location                  : DDIOOECELL_X32_Y0_N56
Fan-Out                   : 1
Usage                     : Output enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : QSYS_lab4:u0|QSYS_lab4_SDRAM:sdram|oe~_Duplicate_13
Location                  : DDIOOECELL_X32_Y0_N39
Fan-Out                   : 1
Usage                     : Output enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : QSYS_lab4:u0|QSYS_lab4_SDRAM:sdram|oe~_Duplicate_14
Location                  : DDIOOECELL_X26_Y0_N79
Fan-Out                   : 1
Usage                     : Output enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : QSYS_lab4:u0|QSYS_lab4_SDRAM:sdram|oe~_Duplicate_15
Location                  : DDIOOECELL_X24_Y0_N39
Fan-Out                   : 1
Usage                     : Output enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : QSYS_lab4:u0|QSYS_lab4_SDRAM:sdram|oe~_Duplicate_2
Location                  : DDIOOECELL_X28_Y0_N39
Fan-Out                   : 1
Usage                     : Output enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : QSYS_lab4:u0|QSYS_lab4_SDRAM:sdram|oe~_Duplicate_3
Location                  : DDIOOECELL_X28_Y0_N56
Fan-Out                   : 1
Usage                     : Output enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : QSYS_lab4:u0|QSYS_lab4_SDRAM:sdram|oe~_Duplicate_4
Location                  : DDIOOECELL_X30_Y0_N56
Fan-Out                   : 1
Usage                     : Output enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : QSYS_lab4:u0|QSYS_lab4_SDRAM:sdram|oe~_Duplicate_5
Location                  : DDIOOECELL_X18_Y0_N79
Fan-Out                   : 1
Usage                     : Output enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : QSYS_lab4:u0|QSYS_lab4_SDRAM:sdram|oe~_Duplicate_6
Location                  : DDIOOECELL_X34_Y0_N62
Fan-Out                   : 1
Usage                     : Output enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : QSYS_lab4:u0|QSYS_lab4_SDRAM:sdram|oe~_Duplicate_7
Location                  : DDIOOECELL_X34_Y0_N45
Fan-Out                   : 1
Usage                     : Output enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : QSYS_lab4:u0|QSYS_lab4_SDRAM:sdram|oe~_Duplicate_8
Location                  : DDIOOECELL_X34_Y0_N79
Fan-Out                   : 1
Usage                     : Output enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : QSYS_lab4:u0|QSYS_lab4_SDRAM:sdram|oe~_Duplicate_9
Location                  : DDIOOECELL_X34_Y0_N96
Fan-Out                   : 1
Usage                     : Output enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_fpga_interfaces:fpga_interfaces|f2h_RVALID[0]
Location                  : HPSINTERFACEFPGA2HPS_X52_Y45_N111
Fan-Out                   : 175
Usage                     : Clock enable, Write enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_fpga_interfaces:fpga_interfaces|h2f_AWBURST[0]
Location                  : HPSINTERFACEHPS2FPGA_X52_Y47_N111
Fan-Out                   : 42
Usage                     : Sync. load
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_AWBURST[0]
Location                  : HPSINTERFACEHPS2FPGALIGHTWEIGHT_X52_Y43_N111
Fan-Out                   : 15
Usage                     : Sync. load
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_fpga_interfaces:fpga_interfaces|h2f_rst_n[0]
Location                  : HPSINTERFACECLOCKSRESETS_X52_Y78_N111
Fan-Out                   : 4
Usage                     : Async. clear
Global                    : yes
Global Resource Used      : Global Clock
Global Line Name          : GCLK11
Enable Signal Source Name : --

Name                      : QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps
Location                  : CLKPHASESELECT_X89_Y71_N7
Fan-Out                   : 11
Usage                     : Clock
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc|adc_clk_cps
Location                  : CLKPHASESELECT_X89_Y56_N7
Fan-Out                   : 1
Usage                     : Clock
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc|adc_clk_cps
Location                  : CLKPHASESELECT_X89_Y63_N7
Fan-Out                   : 1
Usage                     : Clock
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc|adc_clk_cps
Location                  : CLKPHASESELECT_X89_Y49_N7
Fan-Out                   : 1
Usage                     : Clock
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps
Location                  : CLKPHASESELECT_X89_Y77_N7
Fan-Out                   : 11
Usage                     : Clock
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator|wire_pseudo_diffa_oebout[0]
Location                  : PSEUDODIFFOUT_X89_Y73_N6
Fan-Out                   : 1
Usage                     : Output enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator|wire_pseudo_diffa_oeout[0]
Location                  : PSEUDODIFFOUT_X89_Y73_N6
Fan-Out                   : 1
Usage                     : Output enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|mem_ck_source[0]
Location                  : CLKPHASESELECT_X89_Y71_N4
Fan-Out                   : 1
Usage                     : Clock
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe
Location                  : PSEUDODIFFOUT_X89_Y65_N6
Fan-Out                   : 1
Usage                     : Output enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar
Location                  : PSEUDODIFFOUT_X89_Y65_N6
Fan-Out                   : 1
Usage                     : Output enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dq_shifted_clock
Location                  : CLKPHASESELECT_X89_Y63_N8
Fan-Out                   : 17
Usage                     : Clock
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_shifted_clock
Location                  : CLKPHASESELECT_X89_Y63_N4
Fan-Out                   : 13
Usage                     : Clock
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsbusout
Location                  : DELAYCHAIN_X89_Y63_N22
Fan-Out                   : 17
Usage                     : Clock
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|fr_os_oct
Location                  : DDIOOUT_X89_Y63_N10
Fan-Out                   : 1
Usage                     : Output enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|hr_seq_clock
Location                  : CLKPHASESELECT_X89_Y63_N9
Fan-Out                   : 42
Usage                     : Clock
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1
Location                  : DELAYCHAIN_X89_Y66_N27
Fan-Out                   : 1
Usage                     : Output enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1
Location                  : DELAYCHAIN_X89_Y66_N10
Fan-Out                   : 1
Usage                     : Output enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1
Location                  : DELAYCHAIN_X89_Y66_N44
Fan-Out                   : 1
Usage                     : Output enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1
Location                  : DELAYCHAIN_X89_Y65_N61
Fan-Out                   : 1
Usage                     : Output enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1
Location                  : DELAYCHAIN_X89_Y64_N27
Fan-Out                   : 1
Usage                     : Output enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1
Location                  : DELAYCHAIN_X89_Y64_N10
Fan-Out                   : 1
Usage                     : Output enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1
Location                  : DELAYCHAIN_X89_Y64_N44
Fan-Out                   : 1
Usage                     : Output enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1
Location                  : DELAYCHAIN_X89_Y63_N101
Fan-Out                   : 1
Usage                     : Output enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe
Location                  : PSEUDODIFFOUT_X89_Y58_N6
Fan-Out                   : 1
Usage                     : Output enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar
Location                  : PSEUDODIFFOUT_X89_Y58_N6
Fan-Out                   : 1
Usage                     : Output enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dq_shifted_clock
Location                  : CLKPHASESELECT_X89_Y56_N8
Fan-Out                   : 17
Usage                     : Clock
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_shifted_clock
Location                  : CLKPHASESELECT_X89_Y56_N4
Fan-Out                   : 13
Usage                     : Clock
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsbusout
Location                  : DELAYCHAIN_X89_Y56_N22
Fan-Out                   : 17
Usage                     : Clock
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|fr_os_oct
Location                  : DDIOOUT_X89_Y56_N10
Fan-Out                   : 1
Usage                     : Output enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|hr_seq_clock
Location                  : CLKPHASESELECT_X89_Y56_N9
Fan-Out                   : 42
Usage                     : Clock
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1
Location                  : DELAYCHAIN_X89_Y59_N27
Fan-Out                   : 1
Usage                     : Output enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1
Location                  : DELAYCHAIN_X89_Y59_N10
Fan-Out                   : 1
Usage                     : Output enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1
Location                  : DELAYCHAIN_X89_Y59_N44
Fan-Out                   : 1
Usage                     : Output enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1
Location                  : DELAYCHAIN_X89_Y58_N61
Fan-Out                   : 1
Usage                     : Output enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1
Location                  : DELAYCHAIN_X89_Y57_N27
Fan-Out                   : 1
Usage                     : Output enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1
Location                  : DELAYCHAIN_X89_Y57_N10
Fan-Out                   : 1
Usage                     : Output enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1
Location                  : DELAYCHAIN_X89_Y57_N44
Fan-Out                   : 1
Usage                     : Output enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1
Location                  : DELAYCHAIN_X89_Y56_N101
Fan-Out                   : 1
Usage                     : Output enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe
Location                  : PSEUDODIFFOUT_X89_Y51_N6
Fan-Out                   : 1
Usage                     : Output enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar
Location                  : PSEUDODIFFOUT_X89_Y51_N6
Fan-Out                   : 1
Usage                     : Output enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dq_shifted_clock
Location                  : CLKPHASESELECT_X89_Y49_N8
Fan-Out                   : 17
Usage                     : Clock
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_shifted_clock
Location                  : CLKPHASESELECT_X89_Y49_N4
Fan-Out                   : 13
Usage                     : Clock
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsbusout
Location                  : DELAYCHAIN_X89_Y49_N22
Fan-Out                   : 17
Usage                     : Clock
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|fr_os_oct
Location                  : DDIOOUT_X89_Y49_N10
Fan-Out                   : 1
Usage                     : Output enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|hr_seq_clock
Location                  : CLKPHASESELECT_X89_Y49_N9
Fan-Out                   : 42
Usage                     : Clock
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1
Location                  : DELAYCHAIN_X89_Y52_N27
Fan-Out                   : 1
Usage                     : Output enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1
Location                  : DELAYCHAIN_X89_Y52_N10
Fan-Out                   : 1
Usage                     : Output enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1
Location                  : DELAYCHAIN_X89_Y52_N44
Fan-Out                   : 1
Usage                     : Output enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1
Location                  : DELAYCHAIN_X89_Y51_N61
Fan-Out                   : 1
Usage                     : Output enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1
Location                  : DELAYCHAIN_X89_Y50_N27
Fan-Out                   : 1
Usage                     : Output enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1
Location                  : DELAYCHAIN_X89_Y50_N10
Fan-Out                   : 1
Usage                     : Output enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1
Location                  : DELAYCHAIN_X89_Y50_N44
Fan-Out                   : 1
Usage                     : Output enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1
Location                  : DELAYCHAIN_X89_Y49_N101
Fan-Out                   : 1
Usage                     : Output enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe
Location                  : PSEUDODIFFOUT_X89_Y44_N6
Fan-Out                   : 1
Usage                     : Output enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar
Location                  : PSEUDODIFFOUT_X89_Y44_N6
Fan-Out                   : 1
Usage                     : Output enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dq_shifted_clock
Location                  : CLKPHASESELECT_X89_Y42_N8
Fan-Out                   : 17
Usage                     : Clock
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_shifted_clock
Location                  : CLKPHASESELECT_X89_Y42_N4
Fan-Out                   : 13
Usage                     : Clock
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsbusout
Location                  : DELAYCHAIN_X89_Y42_N22
Fan-Out                   : 17
Usage                     : Clock
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|fr_os_oct
Location                  : DDIOOUT_X89_Y42_N10
Fan-Out                   : 1
Usage                     : Output enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|hr_seq_clock
Location                  : CLKPHASESELECT_X89_Y42_N9
Fan-Out                   : 42
Usage                     : Clock
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1
Location                  : DELAYCHAIN_X89_Y45_N27
Fan-Out                   : 1
Usage                     : Output enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1
Location                  : DELAYCHAIN_X89_Y45_N10
Fan-Out                   : 1
Usage                     : Output enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1
Location                  : DELAYCHAIN_X89_Y45_N44
Fan-Out                   : 1
Usage                     : Output enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1
Location                  : DELAYCHAIN_X89_Y44_N61
Fan-Out                   : 1
Usage                     : Output enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1
Location                  : DELAYCHAIN_X89_Y43_N27
Fan-Out                   : 1
Usage                     : Output enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1
Location                  : DELAYCHAIN_X89_Y43_N10
Fan-Out                   : 1
Usage                     : Output enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1
Location                  : DELAYCHAIN_X89_Y43_N44
Fan-Out                   : 1
Usage                     : Output enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1
Location                  : DELAYCHAIN_X89_Y42_N101
Fan-Out                   : 1
Usage                     : Output enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk
Location                  : HPSSDRAMPLL_X84_Y41_N111
Fan-Out                   : 98
Usage                     : Clock
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk
Location                  : HPSSDRAMPLL_X84_Y41_N111
Fan-Out                   : 3
Usage                     : Clock
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|intermediate[11]
Location                  : HPSPERIPHERALUSB_X55_Y39_N111
Fan-Out                   : 1
Usage                     : Output enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|intermediate[13]
Location                  : HPSPERIPHERALUSB_X55_Y39_N111
Fan-Out                   : 1
Usage                     : Output enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|intermediate[15]
Location                  : HPSPERIPHERALUSB_X55_Y39_N111
Fan-Out                   : 1
Usage                     : Output enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|intermediate[17]
Location                  : HPSPERIPHERALUSB_X55_Y39_N111
Fan-Out                   : 1
Usage                     : Output enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|intermediate[19]
Location                  : HPSPERIPHERALUSB_X55_Y39_N111
Fan-Out                   : 1
Usage                     : Output enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|intermediate[1]
Location                  : HPSPERIPHERALSDMMC_X87_Y39_N111
Fan-Out                   : 1
Usage                     : Output enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|intermediate[21]
Location                  : HPSPERIPHERALUSB_X55_Y39_N111
Fan-Out                   : 1
Usage                     : Output enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|intermediate[23]
Location                  : HPSPERIPHERALUSB_X55_Y39_N111
Fan-Out                   : 1
Usage                     : Output enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|intermediate[25]
Location                  : HPSPERIPHERALUSB_X55_Y39_N111
Fan-Out                   : 1
Usage                     : Output enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|intermediate[3]
Location                  : HPSPERIPHERALSDMMC_X87_Y39_N111
Fan-Out                   : 1
Usage                     : Output enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|intermediate[5]
Location                  : HPSPERIPHERALSDMMC_X87_Y39_N111
Fan-Out                   : 1
Usage                     : Output enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|intermediate[7]
Location                  : HPSPERIPHERALSDMMC_X87_Y39_N111
Fan-Out                   : 1
Usage                     : Output enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|intermediate[9]
Location                  : HPSPERIPHERALSDMMC_X87_Y39_N111
Fan-Out                   : 1
Usage                     : Output enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : QSYS_lab4:u0|QSYS_lab4_jtag_uart_0:jtag_uart_0|QSYS_lab4_jtag_uart_0_scfifo_r:the_QSYS_lab4_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|a_fefifo_7cf:fifo_state|_~2
Location                  : LABCELL_X31_Y36_N57
Fan-Out                   : 7
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : QSYS_lab4:u0|QSYS_lab4_jtag_uart_0:jtag_uart_0|QSYS_lab4_jtag_uart_0_scfifo_w:the_QSYS_lab4_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|a_fefifo_7cf:fifo_state|_~0
Location                  : LABCELL_X35_Y36_N0
Fan-Out                   : 7
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : QSYS_lab4:u0|QSYS_lab4_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:QSYS_lab4_jtag_uart_0_alt_jtag_atlantic|r_ena~0
Location                  : LABCELL_X35_Y36_N6
Fan-Out                   : 3
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : QSYS_lab4:u0|QSYS_lab4_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:QSYS_lab4_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4
Location                  : MLABCELL_X3_Y4_N42
Fan-Out                   : 22
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : QSYS_lab4:u0|QSYS_lab4_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:QSYS_lab4_jtag_uart_0_alt_jtag_atlantic|wdata[1]~0
Location                  : LABCELL_X2_Y4_N18
Fan-Out                   : 8
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : QSYS_lab4:u0|QSYS_lab4_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:QSYS_lab4_jtag_uart_0_alt_jtag_atlantic|write_valid~0
Location                  : LABCELL_X2_Y4_N30
Fan-Out                   : 6
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : QSYS_lab4:u0|QSYS_lab4_jtag_uart_0:jtag_uart_0|fifo_rd~1
Location                  : LABCELL_X31_Y36_N12
Fan-Out                   : 9
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : QSYS_lab4:u0|QSYS_lab4_jtag_uart_0:jtag_uart_0|fifo_wr
Location                  : FF_X39_Y36_N59
Fan-Out                   : 15
Usage                     : Clock enable, Write enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : QSYS_lab4:u0|QSYS_lab4_jtag_uart_0:jtag_uart_0|ien_AE~0
Location                  : MLABCELL_X39_Y36_N45
Fan-Out                   : 3
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : QSYS_lab4:u0|QSYS_lab4_jtag_uart_0:jtag_uart_0|rd_wfifo
Location                  : LABCELL_X35_Y36_N30
Fan-Out                   : 10
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : QSYS_lab4:u0|QSYS_lab4_jtag_uart_0:jtag_uart_0|read_0
Location                  : FF_X39_Y36_N14
Fan-Out                   : 16
Usage                     : Sync. load
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : QSYS_lab4:u0|QSYS_lab4_jtag_uart_0:jtag_uart_0|wr_rfifo
Location                  : LABCELL_X31_Y36_N24
Fan-Out                   : 14
Usage                     : Clock enable, Write enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : QSYS_lab4:u0|QSYS_lab4_leds:leds|always0~0
Location                  : LABCELL_X48_Y38_N54
Fan-Out                   : 11
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|always0~0
Location                  : MLABCELL_X34_Y53_N57
Fan-Out                   : 13
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|always1~0
Location                  : MLABCELL_X34_Y54_N54
Fan-Out                   : 12
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|always2~0
Location                  : MLABCELL_X34_Y52_N15
Fan-Out                   : 12
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|always3~0
Location                  : LABCELL_X33_Y53_N36
Fan-Out                   : 12
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|always4~0
Location                  : LABCELL_X35_Y55_N51
Fan-Out                   : 12
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|always5~0
Location                  : LABCELL_X35_Y55_N9
Fan-Out                   : 12
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|always6~0
Location                  : LABCELL_X33_Y53_N27
Fan-Out                   : 12
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem_used[1]
Location                  : FF_X35_Y54_N11
Fan-Out                   : 16
Usage                     : Sync. load
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem_used[2]
Location                  : FF_X35_Y54_N8
Fan-Out                   : 15
Usage                     : Sync. load
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem_used[3]
Location                  : FF_X33_Y53_N23
Fan-Out                   : 15
Usage                     : Sync. load
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem_used[4]
Location                  : FF_X35_Y53_N44
Fan-Out                   : 15
Usage                     : Sync. load
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem_used[5]
Location                  : FF_X35_Y53_N50
Fan-Out                   : 15
Usage                     : Sync. load
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem_used[6]
Location                  : FF_X35_Y53_N53
Fan-Out                   : 15
Usage                     : Sync. load
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem_used[6]~3
Location                  : MLABCELL_X34_Y53_N0
Fan-Out                   : 6
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd
Location                  : LABCELL_X33_Y52_N30
Fan-Out                   : 6
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold
Location                  : FF_X37_Y50_N50
Fan-Out                   : 53
Usage                     : Sync. load
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd
Location                  : MLABCELL_X34_Y52_N12
Fan-Out                   : 84
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg
Location                  : FF_X35_Y51_N32
Fan-Out                   : 73
Usage                     : Sync. load
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS
Location                  : FF_X37_Y53_N29
Fan-Out                   : 14
Usage                     : Sync. load
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:alt_vip_vfr_0_avalon_master_translator|address_register[9]~0
Location                  : LABCELL_X33_Y52_N42
Fan-Out                   : 29
Usage                     : Sync. load
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:alt_vip_vfr_0_avalon_master_translator|always2~0
Location                  : LABCELL_X30_Y51_N54
Fan-Out                   : 42
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:alt_vip_vfr_0_avalon_master_limiter|pending_response_count[4]~0
Location                  : MLABCELL_X34_Y52_N21
Fan-Out                   : 5
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|QSYS_lab4_mm_interconnect_1_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]~1
Location                  : LABCELL_X45_Y48_N30
Fan-Out                   : 3
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|QSYS_lab4_mm_interconnect_1_cmd_mux:cmd_mux|update_grant~0
Location                  : LABCELL_X45_Y48_N39
Fan-Out                   : 3
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|internal_out_ready~1
Location                  : LABCELL_X35_Y49_N27
Fan-Out                   : 7
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|write
Location                  : LABCELL_X37_Y49_N33
Fan-Out                   : 7
Usage                     : Clock enable, Write enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|always0~0
Location                  : LABCELL_X35_Y49_N0
Fan-Out                   : 35
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|always1~0
Location                  : LABCELL_X31_Y47_N51
Fan-Out                   : 34
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|always2~0
Location                  : LABCELL_X31_Y47_N36
Fan-Out                   : 34
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|always3~0
Location                  : LABCELL_X31_Y47_N39
Fan-Out                   : 34
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|always4~0
Location                  : LABCELL_X31_Y47_N30
Fan-Out                   : 34
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|always5~0
Location                  : LABCELL_X31_Y47_N33
Fan-Out                   : 34
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|always6~0
Location                  : LABCELL_X31_Y47_N18
Fan-Out                   : 34
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[1]
Location                  : FF_X31_Y47_N44
Fan-Out                   : 38
Usage                     : Sync. load
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[2]
Location                  : FF_X31_Y47_N11
Fan-Out                   : 37
Usage                     : Sync. load
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[3]
Location                  : FF_X31_Y47_N8
Fan-Out                   : 37
Usage                     : Sync. load
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[4]
Location                  : FF_X31_Y47_N14
Fan-Out                   : 37
Usage                     : Sync. load
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[5]
Location                  : FF_X31_Y47_N17
Fan-Out                   : 37
Usage                     : Sync. load
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[6]
Location                  : FF_X31_Y47_N50
Fan-Out                   : 37
Usage                     : Sync. load
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[6]~3
Location                  : LABCELL_X31_Y47_N45
Fan-Out                   : 6
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|awready~1
Location                  : LABCELL_X40_Y48_N15
Fan-Out                   : 37
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd
Location                  : LABCELL_X40_Y48_N33
Fan-Out                   : 48
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|always10~0
Location                  : LABCELL_X40_Y48_N48
Fan-Out                   : 3
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd
Location                  : LABCELL_X40_Y48_N30
Fan-Out                   : 79
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg
Location                  : FF_X40_Y49_N50
Fan-Out                   : 96
Usage                     : Sync. load
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS
Location                  : FF_X40_Y47_N2
Fan-Out                   : 13
Usage                     : Sync. load
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|always1~0
Location                  : LABCELL_X35_Y49_N54
Fan-Out                   : 2
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|last_packet_beat~5
Location                  : MLABCELL_X34_Y49_N30
Fan-Out                   : 20
Usage                     : Sync. clear
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|sink_ready~0
Location                  : LABCELL_X35_Y49_N15
Fan-Out                   : 15
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[2]~0
Location                  : LABCELL_X40_Y48_N21
Fan-Out                   : 39
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|use_reg
Location                  : FF_X45_Y48_N8
Fan-Out                   : 71
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|always10~2
Location                  : LABCELL_X37_Y49_N57
Fan-Out                   : 49
Usage                     : Sync. clear
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|always9~0
Location                  : MLABCELL_X34_Y49_N39
Fan-Out                   : 48
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_2:mm_interconnect_2|QSYS_lab4_mm_interconnect_2_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]~1
Location                  : LABCELL_X36_Y40_N54
Fan-Out                   : 2
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_2:mm_interconnect_2|QSYS_lab4_mm_interconnect_2_cmd_mux:cmd_mux_001|update_grant~0
Location                  : LABCELL_X36_Y40_N9
Fan-Out                   : 3
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_2:mm_interconnect_2|QSYS_lab4_mm_interconnect_2_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[0]~1
Location                  : MLABCELL_X47_Y39_N12
Fan-Out                   : 2
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_2:mm_interconnect_2|QSYS_lab4_mm_interconnect_2_cmd_mux:cmd_mux_004|update_grant~0
Location                  : MLABCELL_X47_Y39_N54
Fan-Out                   : 4
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_2:mm_interconnect_2|QSYS_lab4_mm_interconnect_2_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]~1
Location                  : LABCELL_X46_Y39_N42
Fan-Out                   : 2
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_2:mm_interconnect_2|QSYS_lab4_mm_interconnect_2_cmd_mux:cmd_mux|update_grant~0
Location                  : LABCELL_X46_Y39_N54
Fan-Out                   : 3
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:alt_vip_vfr_0_avalon_slave_agent_rdata_fifo|always0~0
Location                  : MLABCELL_X34_Y40_N48
Fan-Out                   : 32
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:alt_vip_vfr_0_avalon_slave_agent_rdata_fifo|always4~0
Location                  : MLABCELL_X34_Y40_N39
Fan-Out                   : 32
Usage                     : Sync. load
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:alt_vip_vfr_0_avalon_slave_agent_rsp_fifo|always0~0
Location                  : LABCELL_X35_Y40_N48
Fan-Out                   : 23
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|always0~0
Location                  : LABCELL_X40_Y36_N0
Fan-Out                   : 22
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|always0~0
Location                  : LABCELL_X42_Y36_N36
Fan-Out                   : 22
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|read~0
Location                  : LABCELL_X40_Y36_N6
Fan-Out                   : 11
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:leds_s1_agent_rdata_fifo|always0~0
Location                  : MLABCELL_X47_Y40_N54
Fan-Out                   : 10
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|always0~0
Location                  : LABCELL_X48_Y40_N9
Fan-Out                   : 22
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|read~0
Location                  : LABCELL_X48_Y40_N0
Fan-Out                   : 12
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:switches_s1_agent_rdata_fifo|always0~0
Location                  : MLABCELL_X34_Y37_N57
Fan-Out                   : 10
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|always0~0
Location                  : LABCELL_X37_Y36_N54
Fan-Out                   : 19
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|always0~0
Location                  : LABCELL_X35_Y39_N57
Fan-Out                   : 19
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|take_in_data~0
Location                  : LABCELL_X43_Y39_N39
Fan-Out                   : 42
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|take_in_data
Location                  : MLABCELL_X34_Y40_N18
Fan-Out                   : 14
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|take_in_data
Location                  : MLABCELL_X34_Y40_N12
Fan-Out                   : 46
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|take_in_data~1
Location                  : LABCELL_X46_Y42_N39
Fan-Out                   : 73
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|always2~0
Location                  : MLABCELL_X47_Y41_N12
Fan-Out                   : 19
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|wready~0
Location                  : MLABCELL_X47_Y41_N42
Fan-Out                   : 3
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:alt_vip_vfr_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd
Location                  : LABCELL_X36_Y40_N3
Fan-Out                   : 67
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:alt_vip_vfr_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd
Location                  : LABCELL_X35_Y41_N51
Fan-Out                   : 39
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd
Location                  : LABCELL_X46_Y39_N18
Fan-Out                   : 36
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd
Location                  : MLABCELL_X39_Y36_N9
Fan-Out                   : 27
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd
Location                  : MLABCELL_X47_Y39_N0
Fan-Out                   : 39
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd
Location                  : LABCELL_X48_Y38_N45
Fan-Out                   : 30
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~1
Location                  : LABCELL_X40_Y37_N0
Fan-Out                   : 22
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd
Location                  : LABCELL_X40_Y37_N21
Fan-Out                   : 29
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:sysid_qsys_0_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~1
Location                  : LABCELL_X36_Y39_N36
Fan-Out                   : 21
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:sysid_qsys_0_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd
Location                  : LABCELL_X36_Y39_N21
Fan-Out                   : 27
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:alt_vip_vfr_0_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|always0~1
Location                  : LABCELL_X33_Y40_N33
Fan-Out                   : 8
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:alt_vip_vfr_0_avalon_slave_agent|m0_read
Location                  : LABCELL_X33_Y40_N24
Fan-Out                   : 36
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:switches_s1_agent|altera_merlin_burst_uncompressor:uncompressor|always0~0
Location                  : LABCELL_X37_Y36_N27
Fan-Out                   : 7
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|always0~0
Location                  : LABCELL_X35_Y39_N18
Fan-Out                   : 8
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_2:mm_interconnect_2|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_rd_limiter|internal_valid~0
Location                  : LABCELL_X42_Y39_N24
Fan-Out                   : 9
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_2:mm_interconnect_2|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_rd_limiter|pending_response_count[2]~0
Location                  : LABCELL_X40_Y39_N36
Fan-Out                   : 3
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_2:mm_interconnect_2|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter|pending_response_count[2]~0
Location                  : LABCELL_X48_Y41_N21
Fan-Out                   : 3
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : QSYS_lab4:u0|QSYS_lab4_pll_0:pll_0|altera_pll:altera_pll_i|outclk_wire[0]
Location                  : PLLOUTPUTCOUNTER_X89_Y7_N1
Fan-Out                   : 1779
Usage                     : Clock
Global                    : yes
Global Resource Used      : Global Clock
Global Line Name          : GCLK5
Enable Signal Source Name : --

Name                      : QSYS_lab4:u0|QSYS_lab4_pll_1:pll_1|altera_pll:altera_pll_i|outclk_wire[0]
Location                  : PLLOUTPUTCOUNTER_X0_Y5_N1
Fan-Out                   : 206
Usage                     : Clock
Global                    : yes
Global Resource Used      : Global Clock
Global Line Name          : GCLK4
Enable Signal Source Name : --

Name                      : QSYS_lab4:u0|QSYS_lab4_sys_sdram_pll_0:sys_sdram_pll_0|QSYS_lab4_sys_sdram_pll_0_sys_pll:sys_pll|altera_pll:altera_pll_i|locked_wire[0]
Location                  : FRACTIONALPLL_X0_Y15_N0
Fan-Out                   : 8
Usage                     : Async. clear
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : QSYS_lab4:u0|QSYS_lab4_sys_sdram_pll_0:sys_sdram_pll_0|QSYS_lab4_sys_sdram_pll_0_sys_pll:sys_pll|altera_pll:altera_pll_i|outclk_wire[0]
Location                  : PLLOUTPUTCOUNTER_X0_Y21_N1
Fan-Out                   : 2511
Usage                     : Clock
Global                    : yes
Global Resource Used      : Global Clock
Global Line Name          : GCLK3
Enable Signal Source Name : --

Name                      : QSYS_lab4:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|Equal19~0
Location                  : LABCELL_X27_Y59_N39
Fan-Out                   : 2
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : QSYS_lab4:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_upq1:auto_generated|a_graycounter_pv6:rdptr_g1p|_~0
Location                  : LABCELL_X30_Y56_N12
Fan-Out                   : 26
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : QSYS_lab4:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_upq1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]
Location                  : FF_X30_Y56_N20
Fan-Out                   : 98
Usage                     : Async. clear
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : QSYS_lab4:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[10]~1
Location                  : LABCELL_X27_Y60_N30
Fan-Out                   : 13
Usage                     : Sync. clear
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : QSYS_lab4:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[10]~2
Location                  : LABCELL_X29_Y59_N27
Fan-Out                   : 13
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : QSYS_lab4:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[6]~1
Location                  : LABCELL_X29_Y60_N15
Fan-Out                   : 13
Usage                     : Sync. clear
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : QSYS_lab4:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[6]~2
Location                  : LABCELL_X27_Y60_N15
Fan-Out                   : 13
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : QSYS_lab4:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|frames_in_sync[10]~0
Location                  : LABCELL_X29_Y60_N42
Fan-Out                   : 16
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : QSYS_lab4:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|reset_counters
Location                  : FF_X27_Y60_N2
Fan-Out                   : 25
Usage                     : Sync. clear
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : QSYS_lab4:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2
Location                  : FF_X28_Y59_N52
Fan-Out                   : 105
Usage                     : Async. clear
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : QSYS_lab4:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data_pre_ln~0
Location                  : LABCELL_X31_Y59_N24
Fan-Out                   : 24
Usage                     : Sync. clear
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|WideOr1~1
Location                  : LABCELL_X33_Y40_N18
Fan-Out                   : 16
Usage                     : Sync. clear
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|always32~0
Location                  : MLABCELL_X28_Y43_N33
Fan-Out                   : 2
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|triggers_nxt[0]
Location                  : LABCELL_X29_Y42_N6
Fan-Out                   : 32
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|triggers_nxt[10]
Location                  : LABCELL_X29_Y42_N30
Fan-Out                   : 33
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|triggers_nxt[11]
Location                  : MLABCELL_X28_Y43_N6
Fan-Out                   : 32
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|triggers_nxt[12]
Location                  : LABCELL_X29_Y42_N33
Fan-Out                   : 32
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|triggers_nxt[13]
Location                  : MLABCELL_X28_Y43_N21
Fan-Out                   : 32
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|triggers_nxt[14]
Location                  : LABCELL_X29_Y42_N18
Fan-Out                   : 33
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|triggers_nxt[15]
Location                  : MLABCELL_X28_Y43_N18
Fan-Out                   : 32
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|triggers_nxt[16]
Location                  : LABCELL_X29_Y42_N51
Fan-Out                   : 32
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|triggers_nxt[17]
Location                  : MLABCELL_X28_Y43_N0
Fan-Out                   : 32
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|triggers_nxt[1]
Location                  : MLABCELL_X28_Y43_N24
Fan-Out                   : 33
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|triggers_nxt[2]
Location                  : LABCELL_X29_Y42_N12
Fan-Out                   : 33
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|triggers_nxt[3]
Location                  : MLABCELL_X28_Y43_N42
Fan-Out                   : 34
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|triggers_nxt[4]
Location                  : LABCELL_X29_Y42_N15
Fan-Out                   : 32
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|triggers_nxt[5]
Location                  : MLABCELL_X28_Y43_N27
Fan-Out                   : 37
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|triggers_nxt[6]
Location                  : MLABCELL_X28_Y43_N36
Fan-Out                   : 32
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|triggers_nxt[7]
Location                  : LABCELL_X29_Y42_N9
Fan-Out                   : 33
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|triggers_nxt[8]
Location                  : MLABCELL_X28_Y43_N9
Fan-Out                   : 32
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|triggers_nxt[9]
Location                  : MLABCELL_X28_Y43_N3
Fan-Out                   : 32
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_stream_output:outputter|dout_data[24]~5
Location                  : LABCELL_X27_Y47_N9
Fan-Out                   : 12
Usage                     : Sync. clear
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_stream_output:outputter|dout_data[3]~1
Location                  : LABCELL_X27_Y46_N3
Fan-Out                   : 20
Usage                     : Sync. clear
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_stream_output:outputter|dout_valid~0
Location                  : LABCELL_X29_Y47_N54
Fan-Out                   : 25
Usage                     : Clock enable, Write enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_stream_output:outputter|int_ready
Location                  : MLABCELL_X28_Y49_N24
Fan-Out                   : 38
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_common_avalon_mm_slave:avalon_mm_control_slave|Equal1~1
Location                  : LABCELL_X24_Y47_N48
Fan-Out                   : 4
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_common_avalon_mm_slave:avalon_mm_control_slave|Equal1~3
Location                  : LABCELL_X24_Y47_N54
Fan-Out                   : 18
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_common_avalon_mm_slave:avalon_mm_control_slave|Equal1~4
Location                  : LABCELL_X24_Y47_N57
Fan-Out                   : 20
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_common_avalon_mm_slave:avalon_mm_control_slave|Equal1~5
Location                  : LABCELL_X24_Y47_N18
Fan-Out                   : 28
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|input_valid_shift_reg[1]
Location                  : FF_X25_Y47_N44
Fan-Out                   : 132
Usage                     : Sync. clear
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|packet_samples_reg[0]~1
Location                  : LABCELL_X22_Y44_N36
Fan-Out                   : 67
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|pre_data_out[3]~0
Location                  : MLABCELL_X25_Y47_N45
Fan-Out                   : 33
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|reads_issued[7]~1
Location                  : MLABCELL_X25_Y47_N18
Fan-Out                   : 20
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|state.IDLE
Location                  : FF_X24_Y47_N47
Fan-Out                   : 26
Usage                     : Sync. clear
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|state.RUNNING
Location                  : FF_X25_Y47_N56
Fan-Out                   : 44
Usage                     : Clock enable, Sync. clear
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|update_read_emptiness_signals~0
Location                  : LABCELL_X27_Y49_N27
Fan-Out                   : 18
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|wrusedw_reg[1]~0
Location                  : LABCELL_X22_Y50_N54
Fan-Out                   : 2
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|process_0~0
Location                  : LABCELL_X22_Y50_N57
Fan-Out                   : 48
Usage                     : Sync. load
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|process_0~1
Location                  : LABCELL_X22_Y50_N18
Fan-Out                   : 48
Usage                     : Sync. load
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|process_0~2
Location                  : LABCELL_X22_Y50_N30
Fan-Out                   : 48
Usage                     : Sync. clear
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[0][46]~0
Location                  : LABCELL_X22_Y50_N39
Fan-Out                   : 47
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[1][0]~34
Location                  : MLABCELL_X21_Y50_N3
Fan-Out                   : 47
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[2][39]~68
Location                  : MLABCELL_X21_Y50_N51
Fan-Out                   : 47
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|av_burstcount_int[2]~1
Location                  : LABCELL_X24_Y53_N24
Fan-Out                   : 7
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|av_burstcount_int[5]~0
Location                  : LABCELL_X33_Y52_N0
Fan-Out                   : 32
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|cmd_fifo_wrreq~0
Location                  : LABCELL_X19_Y49_N36
Fan-Out                   : 4
Usage                     : Write enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|pipeline2_en~0
Location                  : LABCELL_X24_Y53_N6
Fan-Out                   : 78
Usage                     : Clock enable, Sync. load
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_valid
Location                  : FF_X25_Y52_N47
Fan-Out                   : 146
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_valid~0
Location                  : MLABCELL_X25_Y52_N18
Fan-Out                   : 53
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|update_outstanding_reads~0
Location                  : LABCELL_X24_Y53_N18
Fan-Out                   : 10
Usage                     : Sync. load
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_pulling_width_adapter:width_adaptor|buffers[0][3]~1
Location                  : MLABCELL_X28_Y49_N39
Fan-Out                   : 97
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_pulling_width_adapter:width_adaptor|buffers[3][3]~2
Location                  : MLABCELL_X28_Y49_N57
Fan-Out                   : 32
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_pulling_width_adapter:width_adaptor|outputs_waiting[1]~3
Location                  : MLABCELL_X28_Y49_N36
Fan-Out                   : 3
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_pulling_width_adapter:width_adaptor|outputs_waiting_delay1
Location                  : FF_X28_Y49_N59
Fan-Out                   : 97
Usage                     : Sync. load
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|comb~2
Location                  : MLABCELL_X28_Y49_N51
Fan-Out                   : 33
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_controller:controller|WideOr12
Location                  : LABCELL_X23_Y45_N48
Fan-Out                   : 31
Usage                     : Sync. clear
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_controller:controller|bank_to_read
Location                  : FF_X24_Y44_N2
Fan-Out                   : 100
Usage                     : Sync. load
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_controller:controller|do_control_packet
Location                  : FF_X24_Y44_N17
Fan-Out                   : 44
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_controller:controller|state.IDLE
Location                  : FF_X23_Y45_N47
Fan-Out                   : 41
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_controller:controller|state.SENDING_ADDRESS
Location                  : FF_X24_Y44_N5
Fan-Out                   : 43
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : QSYS_lab4:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out
Location                  : FF_X18_Y39_N14
Fan-Out                   : 2096
Usage                     : Async. clear
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : QSYS_lab4:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out
Location                  : FF_X30_Y38_N17
Fan-Out                   : 509
Usage                     : Async. clear
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : QSYS_lab4:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out
Location                  : FF_X40_Y30_N26
Fan-Out                   : 1426
Usage                     : Async. clear, Async. load, Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : altera_internal_jtag~TCKUTAP
Location                  : JTAG_X0_Y2_N3
Fan-Out                   : 120
Usage                     : Clock
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : altera_internal_jtag~TMSUTAP
Location                  : JTAG_X0_Y2_N3
Fan-Out                   : 24
Usage                     : Sync. clear
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg
Location                  : FF_X1_Y2_N29
Fan-Out                   : 53
Usage                     : Async. clear
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena
Location                  : LABCELL_X1_Y5_N12
Fan-Out                   : 4
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0
Location                  : LABCELL_X1_Y5_N24
Fan-Out                   : 5
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0
Location                  : MLABCELL_X3_Y2_N42
Fan-Out                   : 4
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~0
Location                  : LABCELL_X2_Y2_N54
Fan-Out                   : 4
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~1
Location                  : LABCELL_X1_Y5_N36
Fan-Out                   : 6
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]~1
Location                  : LABCELL_X1_Y5_N57
Fan-Out                   : 4
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4]~1
Location                  : LABCELL_X2_Y3_N24
Fan-Out                   : 6
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]
Location                  : FF_X1_Y2_N2
Fan-Out                   : 15
Usage                     : Async. clear
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]
Location                  : FF_X1_Y3_N47
Fan-Out                   : 12
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]
Location                  : FF_X1_Y1_N41
Fan-Out                   : 45
Usage                     : Sync. clear
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]
Location                  : FF_X1_Y2_N38
Fan-Out                   : 11
Usage                     : Async. clear
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0
Location                  : LABCELL_X2_Y3_N51
Fan-Out                   : 3
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg
Location                  : FF_X2_Y3_N2
Fan-Out                   : 22
Usage                     : Async. clear
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]~0
Location                  : MLABCELL_X3_Y2_N15
Fan-Out                   : 4
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                    ;
+--------------------------------------------------------------------------------+
Name                      : QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_fpga_interfaces:fpga_interfaces|h2f_rst_n[0]
Location                  : HPSINTERFACECLOCKSRESETS_X52_Y78_N111
Fan-Out                   : 4
Global Resource Used      : Global Clock
Global Line Name          : GCLK11
Enable Signal Source Name : --

Name                      : QSYS_lab4:u0|QSYS_lab4_pll_0:pll_0|altera_pll:altera_pll_i|fboutclk_wire[0]
Location                  : FRACTIONALPLL_X89_Y1_N0
Fan-Out                   : 1
Global Resource Used      : Global Clock
Global Line Name          : --
Enable Signal Source Name : --

Name                      : QSYS_lab4:u0|QSYS_lab4_pll_0:pll_0|altera_pll:altera_pll_i|outclk_wire[0]
Location                  : PLLOUTPUTCOUNTER_X89_Y7_N1
Fan-Out                   : 1779
Global Resource Used      : Global Clock
Global Line Name          : GCLK5
Enable Signal Source Name : --

Name                      : QSYS_lab4:u0|QSYS_lab4_pll_1:pll_1|altera_pll:altera_pll_i|outclk_wire[0]
Location                  : PLLOUTPUTCOUNTER_X0_Y5_N1
Fan-Out                   : 206
Global Resource Used      : Global Clock
Global Line Name          : GCLK4
Enable Signal Source Name : --

Name                      : QSYS_lab4:u0|QSYS_lab4_sys_sdram_pll_0:sys_sdram_pll_0|QSYS_lab4_sys_sdram_pll_0_sys_pll:sys_pll|altera_pll:altera_pll_i|outclk_wire[0]
Location                  : PLLOUTPUTCOUNTER_X0_Y21_N1
Fan-Out                   : 2511
Global Resource Used      : Global Clock
Global Line Name          : GCLK3
Enable Signal Source Name : --

Name                      : QSYS_lab4:u0|QSYS_lab4_sys_sdram_pll_0:sys_sdram_pll_0|QSYS_lab4_sys_sdram_pll_0_sys_pll:sys_pll|altera_pll:altera_pll_i|outclk_wire[1]
Location                  : PLLOUTPUTCOUNTER_X0_Y20_N1
Fan-Out                   : 1
Global Resource Used      : Global Clock
Global Line Name          : GCLK2
Enable Signal Source Name : --
+--------------------------------------------------------------------------------+



+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                                      ;
+--------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                                       ; Fan-Out ;
+--------------------------------------------------------------------------------------------------------------------------------------------+---------+
; QSYS_lab4:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; 2096    ;
; QSYS_lab4:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; 1426    ;
; QSYS_lab4:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; 509     ;
+--------------------------------------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------+
; Fitter RAM Summary                                                             ;
+--------------------------------------------------------------------------------+
Name                        : QSYS_lab4:u0|QSYS_lab4_jtag_uart_0:jtag_uart_0|QSYS_lab4_jtag_uart_0_scfifo_r:the_QSYS_lab4_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|dpram_7s81:FIFOram|altsyncram_b8s1:altsyncram1|ALTSYNCRAM
Type                        : AUTO
Mode                        : Simple Dual Port
Clock Mode                  : Dual Clocks
Port A Depth                : 64
Port A Width                : 8
Port B Depth                : 64
Port B Width                : 8
Port A Input Registers      : yes
Port A Output Registers     : no
Port B Input Registers      : yes
Port B Output Registers     : no
Size                        : 512
Implementation Port A Depth : 64
Implementation Port A Width : 8
Implementation Port B Depth : 64
Implementation Port B Width : 8
Implementation Bits         : 512
M10K blocks                 : 1
MLAB cells                  : 0
MIF                         : None
Location                    : M10K_X38_Y36_N0
Mixed Width RDW Mode        : Don't care
Port A RDW Mode             : New data
Port B RDW Mode             : New data
Fits in MLABs               : No - Latch Type Behaviour

Name                        : QSYS_lab4:u0|QSYS_lab4_jtag_uart_0:jtag_uart_0|QSYS_lab4_jtag_uart_0_scfifo_w:the_QSYS_lab4_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|dpram_7s81:FIFOram|altsyncram_b8s1:altsyncram1|ALTSYNCRAM
Type                        : AUTO
Mode                        : Simple Dual Port
Clock Mode                  : Dual Clocks
Port A Depth                : 64
Port A Width                : 8
Port B Depth                : 64
Port B Width                : 8
Port A Input Registers      : yes
Port A Output Registers     : no
Port B Input Registers      : yes
Port B Output Registers     : yes
Size                        : 512
Implementation Port A Depth : 64
Implementation Port A Width : 8
Implementation Port B Depth : 64
Implementation Port B Width : 8
Implementation Bits         : 512
M10K blocks                 : 1
MLAB cells                  : 0
MIF                         : None
Location                    : M10K_X38_Y35_N0
Mixed Width RDW Mode        : Don't care
Port A RDW Mode             : New data
Port B RDW Mode             : New data
Fits in MLABs               : No - Latch Type Behaviour

Name                        : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ALTSYNCRAM
Type                        : AUTO
Mode                        : Simple Dual Port
Clock Mode                  : Single Clock
Port A Depth                : 8
Port A Width                : 16
Port B Depth                : 8
Port B Width                : 16
Port A Input Registers      : yes
Port A Output Registers     : no
Port B Input Registers      : yes
Port B Output Registers     : yes
Size                        : 128
Implementation Port A Depth : 8
Implementation Port A Width : 16
Implementation Port B Depth : 8
Implementation Port B Width : 16
Implementation Bits         : 128
M10K blocks                 : 1
MLAB cells                  : 0
MIF                         : None
Location                    : M10K_X38_Y49_N0
Mixed Width RDW Mode        : Old data
Port A RDW Mode             : New data
Port B RDW Mode             : New data
Fits in MLABs               : No - Unsupported Mixed Feed Through Setting

Name                        : QSYS_lab4:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_upq1:auto_generated|altsyncram_us91:fifo_ram|ALTSYNCRAM
Type                        : AUTO
Mode                        : Simple Dual Port
Clock Mode                  : Dual Clocks
Port A Depth                : 2048
Port A Width                : 33
Port B Depth                : 2048
Port B Width                : 33
Port A Input Registers      : yes
Port A Output Registers     : no
Port B Input Registers      : yes
Port B Output Registers     : yes
Size                        : 67584
Implementation Port A Depth : 2048
Implementation Port A Width : 25
Implementation Port B Depth : 2048
Implementation Port B Width : 25
Implementation Bits         : 51200
M10K blocks                 : 5
MLAB cells                  : 0
MIF                         : None
Location                    : M10K_X38_Y55_N0, M10K_X38_Y56_N0, M10K_X26_Y55_N0, M10K_X26_Y54_N0, M10K_X26_Y56_N0
Mixed Width RDW Mode        : Don't care
Port A RDW Mode             : New data
Port B RDW Mode             : New data
Fits in MLABs               : No - Address Too Wide

Name                        : QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_kvr1:auto_generated|ALTSYNCRAM
Type                        : AUTO
Mode                        : Simple Dual Port
Clock Mode                  : Dual Clocks
Port A Depth                : 64
Port A Width                : 128
Port B Depth                : 64
Port B Width                : 128
Port A Input Registers      : yes
Port A Output Registers     : no
Port B Input Registers      : yes
Port B Output Registers     : yes
Size                        : 8192
Implementation Port A Depth : 64
Implementation Port A Width : 128
Implementation Port B Depth : 64
Implementation Port B Width : 128
Implementation Bits         : 8192
M10K blocks                 : 4
MLAB cells                  : 0
MIF                         : None
Location                    : M10K_X41_Y44_N0, M10K_X41_Y45_N0, M10K_X49_Y45_N0, M10K_X49_Y46_N0
Mixed Width RDW Mode        : Don't care
Port A RDW Mode             : New data
Port B RDW Mode             : New data
Fits in MLABs               : No - Read Address Using Clock 1 on Port B

Name                        : QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_gor1:auto_generated|ALTSYNCRAM
Type                        : AUTO
Mode                        : Simple Dual Port
Clock Mode                  : Dual Clocks
Port A Depth                : 2
Port A Width                : 51
Port B Depth                : 2
Port B Width                : 51
Port A Input Registers      : yes
Port A Output Registers     : no
Port B Input Registers      : yes
Port B Output Registers     : yes
Size                        : 102
Implementation Port A Depth : 2
Implementation Port A Width : 47
Implementation Port B Depth : 2
Implementation Port B Width : 47
Implementation Bits         : 94
M10K blocks                 : 2
MLAB cells                  : 0
MIF                         : None
Location                    : M10K_X14_Y49_N0, M10K_X14_Y51_N0
Mixed Width RDW Mode        : Don't care
Port A RDW Mode             : New data
Port B RDW Mode             : New data
Fits in MLABs               : No - Read Address Using Clock 1 on Port B
+--------------------------------------------------------------------------------+

Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+-------------------------------------------------------------------------+
; Routing Usage Summary                                                   ;
+---------------------------------------------+---------------------------+
; Routing Resource Type                       ; Usage                     ;
+---------------------------------------------+---------------------------+
; Block interconnects                         ; 9,567 / 289,320 ( 3 % )   ;
; C12 interconnects                           ; 203 / 13,420 ( 2 % )      ;
; C2 interconnects                            ; 2,708 / 119,108 ( 2 % )   ;
; C4 interconnects                            ; 1,956 / 56,300 ( 3 % )    ;
; DQS bus muxes                               ; 4 / 25 ( 16 % )           ;
; DQS-18 I/O buses                            ; 0 / 25 ( 0 % )            ;
; DQS-9 I/O buses                             ; 4 / 25 ( 16 % )           ;
; Direct links                                ; 1,329 / 289,320 ( < 1 % ) ;
; Global clocks                               ; 5 / 16 ( 31 % )           ;
; HPS SDRAM PLL inputs                        ; 0 / 1 ( 0 % )             ;
; HPS SDRAM PLL outputs                       ; 0 / 1 ( 0 % )             ;
; HPS_INTERFACE_BOOT_FROM_FPGA_INPUTs         ; 0 / 9 ( 0 % )             ;
; HPS_INTERFACE_CLOCKS_RESETS_INPUTs          ; 0 / 7 ( 0 % )             ;
; HPS_INTERFACE_CLOCKS_RESETS_OUTPUTs         ; 1 / 6 ( 17 % )            ;
; HPS_INTERFACE_CROSS_TRIGGER_INPUTs          ; 0 / 18 ( 0 % )            ;
; HPS_INTERFACE_CROSS_TRIGGER_OUTPUTs         ; 0 / 24 ( 0 % )            ;
; HPS_INTERFACE_DBG_APB_INPUTs                ; 0 / 37 ( 0 % )            ;
; HPS_INTERFACE_DBG_APB_OUTPUTs               ; 0 / 55 ( 0 % )            ;
; HPS_INTERFACE_DMA_INPUTs                    ; 0 / 16 ( 0 % )            ;
; HPS_INTERFACE_DMA_OUTPUTs                   ; 0 / 8 ( 0 % )             ;
; HPS_INTERFACE_FPGA2HPS_INPUTs               ; 75 / 287 ( 26 % )         ;
; HPS_INTERFACE_FPGA2HPS_OUTPUTs              ; 130 / 154 ( 84 % )        ;
; HPS_INTERFACE_FPGA2SDRAM_INPUTs             ; 0 / 852 ( 0 % )           ;
; HPS_INTERFACE_FPGA2SDRAM_OUTPUTs            ; 0 / 408 ( 0 % )           ;
; HPS_INTERFACE_HPS2FPGA_INPUTs               ; 95 / 165 ( 58 % )         ;
; HPS_INTERFACE_HPS2FPGA_LIGHT_WEIGHT_INPUTs  ; 63 / 67 ( 94 % )          ;
; HPS_INTERFACE_HPS2FPGA_LIGHT_WEIGHT_OUTPUTs ; 100 / 156 ( 64 % )        ;
; HPS_INTERFACE_HPS2FPGA_OUTPUTs              ; 172 / 282 ( 61 % )        ;
; HPS_INTERFACE_INTERRUPTS_INPUTs             ; 1 / 64 ( 2 % )            ;
; HPS_INTERFACE_INTERRUPTS_OUTPUTs            ; 0 / 42 ( 0 % )            ;
; HPS_INTERFACE_JTAG_OUTPUTs                  ; 0 / 5 ( 0 % )             ;
; HPS_INTERFACE_LOAN_IO_INPUTs                ; 0 / 142 ( 0 % )           ;
; HPS_INTERFACE_LOAN_IO_OUTPUTs               ; 0 / 85 ( 0 % )            ;
; HPS_INTERFACE_MPU_EVENT_STANDBY_INPUTs      ; 0 / 1 ( 0 % )             ;
; HPS_INTERFACE_MPU_EVENT_STANDBY_OUTPUTs     ; 0 / 5 ( 0 % )             ;
; HPS_INTERFACE_MPU_GENERAL_PURPOSE_INPUTs    ; 0 / 32 ( 0 % )            ;
; HPS_INTERFACE_MPU_GENERAL_PURPOSE_OUTPUTs   ; 0 / 32 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_CAN_INPUTs         ; 0 / 2 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_CAN_OUTPUTs        ; 0 / 2 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_EMAC_INPUTs        ; 0 / 32 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_EMAC_OUTPUTs       ; 0 / 34 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_I2C_INPUTs         ; 0 / 8 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_I2C_OUTPUTs        ; 0 / 8 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_NAND_INPUTs        ; 0 / 12 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_NAND_OUTPUTs       ; 0 / 18 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_QSPI_INPUTs        ; 0 / 4 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_QSPI_OUTPUTs       ; 0 / 13 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SDMMC_INPUTs       ; 0 / 13 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SDMMC_OUTPUTs      ; 0 / 22 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SPI_MASTER_INPUTs  ; 0 / 4 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_SPI_MASTER_OUTPUTs ; 0 / 14 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SPI_SLAVE_INPUTs   ; 0 / 6 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_SPI_SLAVE_OUTPUTs  ; 0 / 4 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_UART_INPUTs        ; 0 / 10 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_UART_OUTPUTs       ; 0 / 10 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_USB_INPUTs         ; 0 / 22 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_USB_OUTPUTs        ; 0 / 34 ( 0 % )            ;
; HPS_INTERFACE_STM_EVENT_INPUTs              ; 0 / 28 ( 0 % )            ;
; HPS_INTERFACE_TEST_INPUTs                   ; 0 / 610 ( 0 % )           ;
; HPS_INTERFACE_TEST_OUTPUTs                  ; 0 / 513 ( 0 % )           ;
; HPS_INTERFACE_TPIU_TRACE_INPUTs             ; 0 / 2 ( 0 % )             ;
; HPS_INTERFACE_TPIU_TRACE_OUTPUTs            ; 0 / 33 ( 0 % )            ;
; Horizontal periphery clocks                 ; 0 / 72 ( 0 % )            ;
; Local interconnects                         ; 2,300 / 84,580 ( 3 % )    ;
; Quadrant clocks                             ; 0 / 66 ( 0 % )            ;
; R14 interconnects                           ; 271 / 12,676 ( 2 % )      ;
; R14/C12 interconnect drivers                ; 371 / 20,720 ( 2 % )      ;
; R3 interconnects                            ; 3,749 / 130,992 ( 3 % )   ;
; R6 interconnects                            ; 5,655 / 266,960 ( 2 % )   ;
; Spine clocks                                ; 15 / 360 ( 4 % )          ;
; Wire stub REs                               ; 0 / 15,858 ( 0 % )        ;
+---------------------------------------------+---------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 28    ;
; Number of I/O Rules Passed       ; 15    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 13    ;
+----------------------------------+-------+


+--------------------------------------------------------------------------------+
; I/O Rules Details                                                              ;
+--------------------------------------------------------------------------------+
Status            : Pass
ID                : IO_000002
Category          : Capacity Checks
Rule Description  : Number of clocks in an I/O bank should not exceed the number of clocks available.
Severity          : Critical
Information       : 0 such failures found.
Area              : I/O
Extra Information : 

Status            : Pass
ID                : IO_000003
Category          : Capacity Checks
Rule Description  : Number of pins in a Vrefgroup should not exceed the number of locations available.
Severity          : Critical
Information       : 0 such failures found.
Area              : I/O
Extra Information : 

Status            : Pass
ID                : IO_000001
Category          : Capacity Checks
Rule Description  : Number of pins in an I/O bank should not exceed the number of locations available.
Severity          : Critical
Information       : 0 such failures found.
Area              : I/O
Extra Information : 

Status            : Inapplicable
ID                : IO_000004
Category          : Voltage Compatibility Checks
Rule Description  : The I/O bank should support the requested VCCIO.
Severity          : Critical
Information       : No IOBANK_VCCIO assignments found.
Area              : I/O
Extra Information : 

Status            : Pass
ID                : IO_000005
Category          : Voltage Compatibility Checks
Rule Description  : The I/O bank should not have competing VREF values.
Severity          : Critical
Information       : 0 such failures found.
Area              : I/O
Extra Information : 

Status            : Pass
ID                : IO_000006
Category          : Voltage Compatibility Checks
Rule Description  : The I/O bank should not have competing VCCIO values.
Severity          : Critical
Information       : 0 such failures found.
Area              : I/O
Extra Information : 

Status            : Pass
ID                : IO_000007
Category          : Valid Location Checks
Rule Description  : Checks for unavailable locations.
Severity          : Critical
Information       : 0 such failures found.
Area              : I/O
Extra Information : 

Status            : Inapplicable
ID                : IO_000008
Category          : Valid Location Checks
Rule Description  : Checks for reserved locations.
Severity          : Critical
Information       : No reserved LogicLock region found.
Area              : I/O
Extra Information : 

Status            : Inapplicable
ID                : IO_000022
Category          : I/O Properties Checks for One I/O
Rule Description  : The I/O standard should support the requested Bus Hold value.
Severity          : Critical
Information       : No Enable Bus-Hold Circuitry assignments found.
Area              : I/O
Extra Information : 

Status            : Inapplicable
ID                : IO_000021
Category          : I/O Properties Checks for One I/O
Rule Description  : The I/O standard should support the requested Weak Pull Up value.
Severity          : Critical
Information       : No Weak Pull-Up Resistor assignments found.
Area              : I/O
Extra Information : 

Status            : Inapplicable
ID                : IO_000046
Category          : I/O Properties Checks for One I/O
Rule Description  : The location should support the requested Slew Rate value.
Severity          : Critical
Information       : No Slew Rate assignments found.
Area              : I/O
Extra Information : 

Status            : Inapplicable
ID                : IO_000023
Category          : I/O Properties Checks for One I/O
Rule Description  : The I/O standard should support the Open Drain value.
Severity          : Critical
Information       : No open drain assignments found.
Area              : I/O
Extra Information : 

Status            : Pass
ID                : IO_000024
Category          : I/O Properties Checks for One I/O
Rule Description  : The I/O direction should support the On Chip Termination value.
Severity          : Critical
Information       : 0 such failures found.
Area              : I/O
Extra Information : 

Status            : Pass
ID                : IO_000026
Category          : I/O Properties Checks for One I/O
Rule Description  : On Chip Termination and Current Strength should not be used at the same time.
Severity          : Critical
Information       : 0 such failures found.
Area              : I/O
Extra Information : 

Status            : Inapplicable
ID                : IO_000027
Category          : I/O Properties Checks for One I/O
Rule Description  : Weak Pull Up and Bus Hold should not be used at the same time.
Severity          : Critical
Information       : No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found.
Area              : I/O
Extra Information : 

Status            : Inapplicable
ID                : IO_000045
Category          : I/O Properties Checks for One I/O
Rule Description  : The I/O standard should support the requested Slew Rate value.
Severity          : Critical
Information       : No Slew Rate assignments found.
Area              : I/O
Extra Information : 

Status            : Inapplicable
ID                : IO_000047
Category          : I/O Properties Checks for One I/O
Rule Description  : On Chip Termination and Slew Rate should not be used at the same time.
Severity          : Critical
Information       : No Slew Rate assignments found.
Area              : I/O
Extra Information : 

Status            : Inapplicable
ID                : IO_000020
Category          : I/O Properties Checks for One I/O
Rule Description  : The I/O standard should support the requested PCI Clamp Diode.
Severity          : Critical
Information       : No Clamping Diode assignments found.
Area              : I/O
Extra Information : 

Status            : Pass
ID                : IO_000019
Category          : I/O Properties Checks for One I/O
Rule Description  : The I/O standard should support the requested On Chip Termination value.
Severity          : Critical
Information       : 0 such failures found.
Area              : I/O
Extra Information : 

Status            : Pass
ID                : IO_000018
Category          : I/O Properties Checks for One I/O
Rule Description  : The I/O standard should support the requested Current Strength.
Severity          : Critical
Information       : 0 such failures found.
Area              : I/O
Extra Information : 

Status            : Inapplicable
ID                : IO_000015
Category          : I/O Properties Checks for One I/O
Rule Description  : The location should support the requested PCI Clamp Diode.
Severity          : Critical
Information       : No Clamping Diode assignments found.
Area              : I/O
Extra Information : 

Status            : Inapplicable
ID                : IO_000014
Category          : I/O Properties Checks for One I/O
Rule Description  : The location should support the requested Weak Pull Up value.
Severity          : Critical
Information       : No Weak Pull-Up Resistor assignments found.
Area              : I/O
Extra Information : 

Status            : Inapplicable
ID                : IO_000013
Category          : I/O Properties Checks for One I/O
Rule Description  : The location should support the requested Bus Hold value.
Severity          : Critical
Information       : No Enable Bus-Hold Circuitry assignments found.
Area              : I/O
Extra Information : 

Status            : Pass
ID                : IO_000012
Category          : I/O Properties Checks for One I/O
Rule Description  : The location should support the requested On Chip Termination value.
Severity          : Critical
Information       : 0 such failures found.
Area              : I/O
Extra Information : 

Status            : Pass
ID                : IO_000011
Category          : I/O Properties Checks for One I/O
Rule Description  : The location should support the requested Current Strength.
Severity          : Critical
Information       : 0 such failures found.
Area              : I/O
Extra Information : 

Status            : Pass
ID                : IO_000010
Category          : I/O Properties Checks for One I/O
Rule Description  : The location should support the requested I/O direction.
Severity          : Critical
Information       : 0 such failures found.
Area              : I/O
Extra Information : 

Status            : Pass
ID                : IO_000009
Category          : I/O Properties Checks for One I/O
Rule Description  : The location should support the requested I/O standard.
Severity          : Critical
Information       : 0 such failures found.
Area              : I/O
Extra Information : 

Status            : Pass
ID                : IO_000034
Category          : SI Related Distance Checks
Rule Description  : Single-ended outputs should be 0 LAB row(s) away from a differential I/O.
Severity          : High
Information       : 0 such failures found.
Area              : I/O
Extra Information : 

Status            : ----
ID                : ----
Category          : Disclaimer
Rule Description  : LVDS rules are checked but not reported.
Severity          : None
Information       : ----
Area              : Differential Signaling
Extra Information : 

Status            : ----
ID                : ----
Category          : Disclaimer
Rule Description  : Memory interface related rules are checked but not reported.
Severity          : None
Information       : ----
Area              : Memory Interfaces
Extra Information : 

Status            : ----
ID                : ----
Category          : Disclaimer
Rule Description  : OCT rules are checked but not reported.
Severity          : None
Information       : ----
Area              : On Chip Termination
Extra Information : 
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; I/O Rules Matrix                                                               ;
+--------------------------------------------------------------------------------+
Pin/Rules : Total Pass
IO_000002 : 37
IO_000003 : 155
IO_000001 : 155
IO_000004 : 0
IO_000005 : 32
IO_000006 : 231
IO_000007 : 155
IO_000008 : 0
IO_000022 : 0
IO_000021 : 0
IO_000046 : 0
IO_000023 : 0
IO_000024 : 182
IO_000026 : 207
IO_000027 : 0
IO_000045 : 0
IO_000047 : 0
IO_000020 : 0
IO_000019 : 182
IO_000018 : 25
IO_000015 : 0
IO_000014 : 0
IO_000013 : 0
IO_000012 : 182
IO_000011 : 25
IO_000010 : 231
IO_000009 : 231
IO_000034 : 147

Pin/Rules : Total Unchecked
IO_000002 : 0
IO_000003 : 0
IO_000001 : 0
IO_000004 : 0
IO_000005 : 0
IO_000006 : 0
IO_000007 : 0
IO_000008 : 0
IO_000022 : 0
IO_000021 : 0
IO_000046 : 0
IO_000023 : 0
IO_000024 : 0
IO_000026 : 0
IO_000027 : 0
IO_000045 : 0
IO_000047 : 0
IO_000020 : 0
IO_000019 : 0
IO_000018 : 0
IO_000015 : 0
IO_000014 : 0
IO_000013 : 0
IO_000012 : 0
IO_000011 : 0
IO_000010 : 0
IO_000009 : 0
IO_000034 : 0

Pin/Rules : Total Inapplicable
IO_000002 : 194
IO_000003 : 76
IO_000001 : 76
IO_000004 : 231
IO_000005 : 199
IO_000006 : 0
IO_000007 : 76
IO_000008 : 231
IO_000022 : 231
IO_000021 : 231
IO_000046 : 231
IO_000023 : 231
IO_000024 : 49
IO_000026 : 24
IO_000027 : 231
IO_000045 : 231
IO_000047 : 231
IO_000020 : 231
IO_000019 : 49
IO_000018 : 206
IO_000015 : 231
IO_000014 : 231
IO_000013 : 231
IO_000012 : 49
IO_000011 : 206
IO_000010 : 0
IO_000009 : 0
IO_000034 : 84

Pin/Rules : Total Fail
IO_000002 : 0
IO_000003 : 0
IO_000001 : 0
IO_000004 : 0
IO_000005 : 0
IO_000006 : 0
IO_000007 : 0
IO_000008 : 0
IO_000022 : 0
IO_000021 : 0
IO_000046 : 0
IO_000023 : 0
IO_000024 : 0
IO_000026 : 0
IO_000027 : 0
IO_000045 : 0
IO_000047 : 0
IO_000020 : 0
IO_000019 : 0
IO_000018 : 0
IO_000015 : 0
IO_000014 : 0
IO_000013 : 0
IO_000012 : 0
IO_000011 : 0
IO_000010 : 0
IO_000009 : 0
IO_000034 : 0

Pin/Rules : DRAM_ADDR[0]
IO_000002 : Pass
IO_000003 : Pass
IO_000001 : Pass
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Pass
IO_000008 : Inapplicable
IO_000022 : Inapplicable
IO_000021 : Inapplicable
IO_000046 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Pass
IO_000026 : Pass
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000047 : Inapplicable
IO_000020 : Inapplicable
IO_000019 : Pass
IO_000018 : Inapplicable
IO_000015 : Inapplicable
IO_000014 : Inapplicable
IO_000013 : Inapplicable
IO_000012 : Pass
IO_000011 : Inapplicable
IO_000010 : Pass
IO_000009 : Pass
IO_000034 : Pass

Pin/Rules : DRAM_ADDR[1]
IO_000002 : Pass
IO_000003 : Pass
IO_000001 : Pass
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Pass
IO_000008 : Inapplicable
IO_000022 : Inapplicable
IO_000021 : Inapplicable
IO_000046 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Pass
IO_000026 : Pass
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000047 : Inapplicable
IO_000020 : Inapplicable
IO_000019 : Pass
IO_000018 : Inapplicable
IO_000015 : Inapplicable
IO_000014 : Inapplicable
IO_000013 : Inapplicable
IO_000012 : Pass
IO_000011 : Inapplicable
IO_000010 : Pass
IO_000009 : Pass
IO_000034 : Pass

Pin/Rules : DRAM_ADDR[2]
IO_000002 : Pass
IO_000003 : Pass
IO_000001 : Pass
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Pass
IO_000008 : Inapplicable
IO_000022 : Inapplicable
IO_000021 : Inapplicable
IO_000046 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Pass
IO_000026 : Pass
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000047 : Inapplicable
IO_000020 : Inapplicable
IO_000019 : Pass
IO_000018 : Inapplicable
IO_000015 : Inapplicable
IO_000014 : Inapplicable
IO_000013 : Inapplicable
IO_000012 : Pass
IO_000011 : Inapplicable
IO_000010 : Pass
IO_000009 : Pass
IO_000034 : Pass

Pin/Rules : DRAM_ADDR[3]
IO_000002 : Pass
IO_000003 : Pass
IO_000001 : Pass
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Pass
IO_000008 : Inapplicable
IO_000022 : Inapplicable
IO_000021 : Inapplicable
IO_000046 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Pass
IO_000026 : Pass
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000047 : Inapplicable
IO_000020 : Inapplicable
IO_000019 : Pass
IO_000018 : Inapplicable
IO_000015 : Inapplicable
IO_000014 : Inapplicable
IO_000013 : Inapplicable
IO_000012 : Pass
IO_000011 : Inapplicable
IO_000010 : Pass
IO_000009 : Pass
IO_000034 : Pass

Pin/Rules : DRAM_ADDR[4]
IO_000002 : Pass
IO_000003 : Pass
IO_000001 : Pass
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Pass
IO_000008 : Inapplicable
IO_000022 : Inapplicable
IO_000021 : Inapplicable
IO_000046 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Pass
IO_000026 : Pass
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000047 : Inapplicable
IO_000020 : Inapplicable
IO_000019 : Pass
IO_000018 : Inapplicable
IO_000015 : Inapplicable
IO_000014 : Inapplicable
IO_000013 : Inapplicable
IO_000012 : Pass
IO_000011 : Inapplicable
IO_000010 : Pass
IO_000009 : Pass
IO_000034 : Pass

Pin/Rules : DRAM_ADDR[5]
IO_000002 : Pass
IO_000003 : Pass
IO_000001 : Pass
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Pass
IO_000008 : Inapplicable
IO_000022 : Inapplicable
IO_000021 : Inapplicable
IO_000046 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Pass
IO_000026 : Pass
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000047 : Inapplicable
IO_000020 : Inapplicable
IO_000019 : Pass
IO_000018 : Inapplicable
IO_000015 : Inapplicable
IO_000014 : Inapplicable
IO_000013 : Inapplicable
IO_000012 : Pass
IO_000011 : Inapplicable
IO_000010 : Pass
IO_000009 : Pass
IO_000034 : Pass

Pin/Rules : DRAM_ADDR[6]
IO_000002 : Pass
IO_000003 : Pass
IO_000001 : Pass
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Pass
IO_000008 : Inapplicable
IO_000022 : Inapplicable
IO_000021 : Inapplicable
IO_000046 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Pass
IO_000026 : Pass
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000047 : Inapplicable
IO_000020 : Inapplicable
IO_000019 : Pass
IO_000018 : Inapplicable
IO_000015 : Inapplicable
IO_000014 : Inapplicable
IO_000013 : Inapplicable
IO_000012 : Pass
IO_000011 : Inapplicable
IO_000010 : Pass
IO_000009 : Pass
IO_000034 : Pass

Pin/Rules : DRAM_ADDR[7]
IO_000002 : Pass
IO_000003 : Pass
IO_000001 : Pass
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Pass
IO_000008 : Inapplicable
IO_000022 : Inapplicable
IO_000021 : Inapplicable
IO_000046 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Pass
IO_000026 : Pass
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000047 : Inapplicable
IO_000020 : Inapplicable
IO_000019 : Pass
IO_000018 : Inapplicable
IO_000015 : Inapplicable
IO_000014 : Inapplicable
IO_000013 : Inapplicable
IO_000012 : Pass
IO_000011 : Inapplicable
IO_000010 : Pass
IO_000009 : Pass
IO_000034 : Pass

Pin/Rules : DRAM_ADDR[8]
IO_000002 : Pass
IO_000003 : Pass
IO_000001 : Pass
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Pass
IO_000008 : Inapplicable
IO_000022 : Inapplicable
IO_000021 : Inapplicable
IO_000046 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Pass
IO_000026 : Pass
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000047 : Inapplicable
IO_000020 : Inapplicable
IO_000019 : Pass
IO_000018 : Inapplicable
IO_000015 : Inapplicable
IO_000014 : Inapplicable
IO_000013 : Inapplicable
IO_000012 : Pass
IO_000011 : Inapplicable
IO_000010 : Pass
IO_000009 : Pass
IO_000034 : Pass

Pin/Rules : DRAM_ADDR[9]
IO_000002 : Pass
IO_000003 : Pass
IO_000001 : Pass
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Pass
IO_000008 : Inapplicable
IO_000022 : Inapplicable
IO_000021 : Inapplicable
IO_000046 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Pass
IO_000026 : Pass
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000047 : Inapplicable
IO_000020 : Inapplicable
IO_000019 : Pass
IO_000018 : Inapplicable
IO_000015 : Inapplicable
IO_000014 : Inapplicable
IO_000013 : Inapplicable
IO_000012 : Pass
IO_000011 : Inapplicable
IO_000010 : Pass
IO_000009 : Pass
IO_000034 : Pass

Pin/Rules : DRAM_ADDR[10]
IO_000002 : Pass
IO_000003 : Pass
IO_000001 : Pass
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Pass
IO_000008 : Inapplicable
IO_000022 : Inapplicable
IO_000021 : Inapplicable
IO_000046 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Pass
IO_000026 : Pass
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000047 : Inapplicable
IO_000020 : Inapplicable
IO_000019 : Pass
IO_000018 : Inapplicable
IO_000015 : Inapplicable
IO_000014 : Inapplicable
IO_000013 : Inapplicable
IO_000012 : Pass
IO_000011 : Inapplicable
IO_000010 : Pass
IO_000009 : Pass
IO_000034 : Pass

Pin/Rules : DRAM_ADDR[11]
IO_000002 : Pass
IO_000003 : Pass
IO_000001 : Pass
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Pass
IO_000008 : Inapplicable
IO_000022 : Inapplicable
IO_000021 : Inapplicable
IO_000046 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Pass
IO_000026 : Pass
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000047 : Inapplicable
IO_000020 : Inapplicable
IO_000019 : Pass
IO_000018 : Inapplicable
IO_000015 : Inapplicable
IO_000014 : Inapplicable
IO_000013 : Inapplicable
IO_000012 : Pass
IO_000011 : Inapplicable
IO_000010 : Pass
IO_000009 : Pass
IO_000034 : Pass

Pin/Rules : DRAM_ADDR[12]
IO_000002 : Pass
IO_000003 : Pass
IO_000001 : Pass
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Pass
IO_000008 : Inapplicable
IO_000022 : Inapplicable
IO_000021 : Inapplicable
IO_000046 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Pass
IO_000026 : Pass
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000047 : Inapplicable
IO_000020 : Inapplicable
IO_000019 : Pass
IO_000018 : Inapplicable
IO_000015 : Inapplicable
IO_000014 : Inapplicable
IO_000013 : Inapplicable
IO_000012 : Pass
IO_000011 : Inapplicable
IO_000010 : Pass
IO_000009 : Pass
IO_000034 : Pass

Pin/Rules : DRAM_BA[0]
IO_000002 : Pass
IO_000003 : Pass
IO_000001 : Pass
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Pass
IO_000008 : Inapplicable
IO_000022 : Inapplicable
IO_000021 : Inapplicable
IO_000046 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Pass
IO_000026 : Pass
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000047 : Inapplicable
IO_000020 : Inapplicable
IO_000019 : Pass
IO_000018 : Inapplicable
IO_000015 : Inapplicable
IO_000014 : Inapplicable
IO_000013 : Inapplicable
IO_000012 : Pass
IO_000011 : Inapplicable
IO_000010 : Pass
IO_000009 : Pass
IO_000034 : Pass

Pin/Rules : DRAM_BA[1]
IO_000002 : Pass
IO_000003 : Pass
IO_000001 : Pass
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Pass
IO_000008 : Inapplicable
IO_000022 : Inapplicable
IO_000021 : Inapplicable
IO_000046 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Pass
IO_000026 : Pass
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000047 : Inapplicable
IO_000020 : Inapplicable
IO_000019 : Pass
IO_000018 : Inapplicable
IO_000015 : Inapplicable
IO_000014 : Inapplicable
IO_000013 : Inapplicable
IO_000012 : Pass
IO_000011 : Inapplicable
IO_000010 : Pass
IO_000009 : Pass
IO_000034 : Pass

Pin/Rules : DRAM_CAS_N
IO_000002 : Pass
IO_000003 : Pass
IO_000001 : Pass
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Pass
IO_000008 : Inapplicable
IO_000022 : Inapplicable
IO_000021 : Inapplicable
IO_000046 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Pass
IO_000026 : Pass
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000047 : Inapplicable
IO_000020 : Inapplicable
IO_000019 : Pass
IO_000018 : Inapplicable
IO_000015 : Inapplicable
IO_000014 : Inapplicable
IO_000013 : Inapplicable
IO_000012 : Pass
IO_000011 : Inapplicable
IO_000010 : Pass
IO_000009 : Pass
IO_000034 : Pass

Pin/Rules : DRAM_CKE
IO_000002 : Inapplicable
IO_000003 : Pass
IO_000001 : Pass
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Pass
IO_000008 : Inapplicable
IO_000022 : Inapplicable
IO_000021 : Inapplicable
IO_000046 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Pass
IO_000026 : Pass
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000047 : Inapplicable
IO_000020 : Inapplicable
IO_000019 : Pass
IO_000018 : Inapplicable
IO_000015 : Inapplicable
IO_000014 : Inapplicable
IO_000013 : Inapplicable
IO_000012 : Pass
IO_000011 : Inapplicable
IO_000010 : Pass
IO_000009 : Pass
IO_000034 : Pass

Pin/Rules : DRAM_CLK
IO_000002 : Inapplicable
IO_000003 : Pass
IO_000001 : Pass
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Pass
IO_000008 : Inapplicable
IO_000022 : Inapplicable
IO_000021 : Inapplicable
IO_000046 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Pass
IO_000026 : Pass
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000047 : Inapplicable
IO_000020 : Inapplicable
IO_000019 : Pass
IO_000018 : Inapplicable
IO_000015 : Inapplicable
IO_000014 : Inapplicable
IO_000013 : Inapplicable
IO_000012 : Pass
IO_000011 : Inapplicable
IO_000010 : Pass
IO_000009 : Pass
IO_000034 : Pass

Pin/Rules : DRAM_CS_N
IO_000002 : Pass
IO_000003 : Pass
IO_000001 : Pass
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Pass
IO_000008 : Inapplicable
IO_000022 : Inapplicable
IO_000021 : Inapplicable
IO_000046 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Pass
IO_000026 : Pass
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000047 : Inapplicable
IO_000020 : Inapplicable
IO_000019 : Pass
IO_000018 : Inapplicable
IO_000015 : Inapplicable
IO_000014 : Inapplicable
IO_000013 : Inapplicable
IO_000012 : Pass
IO_000011 : Inapplicable
IO_000010 : Pass
IO_000009 : Pass
IO_000034 : Pass

Pin/Rules : DRAM_LDQM
IO_000002 : Pass
IO_000003 : Pass
IO_000001 : Pass
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Pass
IO_000008 : Inapplicable
IO_000022 : Inapplicable
IO_000021 : Inapplicable
IO_000046 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Pass
IO_000026 : Pass
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000047 : Inapplicable
IO_000020 : Inapplicable
IO_000019 : Pass
IO_000018 : Inapplicable
IO_000015 : Inapplicable
IO_000014 : Inapplicable
IO_000013 : Inapplicable
IO_000012 : Pass
IO_000011 : Inapplicable
IO_000010 : Pass
IO_000009 : Pass
IO_000034 : Pass

Pin/Rules : DRAM_RAS_N
IO_000002 : Pass
IO_000003 : Pass
IO_000001 : Pass
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Pass
IO_000008 : Inapplicable
IO_000022 : Inapplicable
IO_000021 : Inapplicable
IO_000046 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Pass
IO_000026 : Pass
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000047 : Inapplicable
IO_000020 : Inapplicable
IO_000019 : Pass
IO_000018 : Inapplicable
IO_000015 : Inapplicable
IO_000014 : Inapplicable
IO_000013 : Inapplicable
IO_000012 : Pass
IO_000011 : Inapplicable
IO_000010 : Pass
IO_000009 : Pass
IO_000034 : Pass

Pin/Rules : DRAM_UDQM
IO_000002 : Pass
IO_000003 : Pass
IO_000001 : Pass
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Pass
IO_000008 : Inapplicable
IO_000022 : Inapplicable
IO_000021 : Inapplicable
IO_000046 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Pass
IO_000026 : Pass
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000047 : Inapplicable
IO_000020 : Inapplicable
IO_000019 : Pass
IO_000018 : Inapplicable
IO_000015 : Inapplicable
IO_000014 : Inapplicable
IO_000013 : Inapplicable
IO_000012 : Pass
IO_000011 : Inapplicable
IO_000010 : Pass
IO_000009 : Pass
IO_000034 : Pass

Pin/Rules : DRAM_WE_N
IO_000002 : Pass
IO_000003 : Pass
IO_000001 : Pass
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Pass
IO_000008 : Inapplicable
IO_000022 : Inapplicable
IO_000021 : Inapplicable
IO_000046 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Pass
IO_000026 : Pass
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000047 : Inapplicable
IO_000020 : Inapplicable
IO_000019 : Pass
IO_000018 : Inapplicable
IO_000015 : Inapplicable
IO_000014 : Inapplicable
IO_000013 : Inapplicable
IO_000012 : Pass
IO_000011 : Inapplicable
IO_000010 : Pass
IO_000009 : Pass
IO_000034 : Pass

Pin/Rules : HEX0[0]
IO_000002 : Inapplicable
IO_000003 : Pass
IO_000001 : Pass
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Pass
IO_000008 : Inapplicable
IO_000022 : Inapplicable
IO_000021 : Inapplicable
IO_000046 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Pass
IO_000026 : Pass
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000047 : Inapplicable
IO_000020 : Inapplicable
IO_000019 : Pass
IO_000018 : Inapplicable
IO_000015 : Inapplicable
IO_000014 : Inapplicable
IO_000013 : Inapplicable
IO_000012 : Pass
IO_000011 : Inapplicable
IO_000010 : Pass
IO_000009 : Pass
IO_000034 : Pass

Pin/Rules : HEX0[1]
IO_000002 : Inapplicable
IO_000003 : Pass
IO_000001 : Pass
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Pass
IO_000008 : Inapplicable
IO_000022 : Inapplicable
IO_000021 : Inapplicable
IO_000046 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Pass
IO_000026 : Pass
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000047 : Inapplicable
IO_000020 : Inapplicable
IO_000019 : Pass
IO_000018 : Inapplicable
IO_000015 : Inapplicable
IO_000014 : Inapplicable
IO_000013 : Inapplicable
IO_000012 : Pass
IO_000011 : Inapplicable
IO_000010 : Pass
IO_000009 : Pass
IO_000034 : Pass

Pin/Rules : HEX0[2]
IO_000002 : Inapplicable
IO_000003 : Pass
IO_000001 : Pass
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Pass
IO_000008 : Inapplicable
IO_000022 : Inapplicable
IO_000021 : Inapplicable
IO_000046 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Pass
IO_000026 : Pass
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000047 : Inapplicable
IO_000020 : Inapplicable
IO_000019 : Pass
IO_000018 : Inapplicable
IO_000015 : Inapplicable
IO_000014 : Inapplicable
IO_000013 : Inapplicable
IO_000012 : Pass
IO_000011 : Inapplicable
IO_000010 : Pass
IO_000009 : Pass
IO_000034 : Pass

Pin/Rules : HEX0[3]
IO_000002 : Inapplicable
IO_000003 : Pass
IO_000001 : Pass
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Pass
IO_000008 : Inapplicable
IO_000022 : Inapplicable
IO_000021 : Inapplicable
IO_000046 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Pass
IO_000026 : Pass
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000047 : Inapplicable
IO_000020 : Inapplicable
IO_000019 : Pass
IO_000018 : Inapplicable
IO_000015 : Inapplicable
IO_000014 : Inapplicable
IO_000013 : Inapplicable
IO_000012 : Pass
IO_000011 : Inapplicable
IO_000010 : Pass
IO_000009 : Pass
IO_000034 : Pass

Pin/Rules : HEX0[4]
IO_000002 : Inapplicable
IO_000003 : Pass
IO_000001 : Pass
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Pass
IO_000008 : Inapplicable
IO_000022 : Inapplicable
IO_000021 : Inapplicable
IO_000046 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Pass
IO_000026 : Pass
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000047 : Inapplicable
IO_000020 : Inapplicable
IO_000019 : Pass
IO_000018 : Inapplicable
IO_000015 : Inapplicable
IO_000014 : Inapplicable
IO_000013 : Inapplicable
IO_000012 : Pass
IO_000011 : Inapplicable
IO_000010 : Pass
IO_000009 : Pass
IO_000034 : Pass

Pin/Rules : HEX0[5]
IO_000002 : Inapplicable
IO_000003 : Pass
IO_000001 : Pass
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Pass
IO_000008 : Inapplicable
IO_000022 : Inapplicable
IO_000021 : Inapplicable
IO_000046 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Pass
IO_000026 : Pass
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000047 : Inapplicable
IO_000020 : Inapplicable
IO_000019 : Pass
IO_000018 : Inapplicable
IO_000015 : Inapplicable
IO_000014 : Inapplicable
IO_000013 : Inapplicable
IO_000012 : Pass
IO_000011 : Inapplicable
IO_000010 : Pass
IO_000009 : Pass
IO_000034 : Pass

Pin/Rules : HEX0[6]
IO_000002 : Inapplicable
IO_000003 : Pass
IO_000001 : Pass
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Pass
IO_000008 : Inapplicable
IO_000022 : Inapplicable
IO_000021 : Inapplicable
IO_000046 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Pass
IO_000026 : Pass
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000047 : Inapplicable
IO_000020 : Inapplicable
IO_000019 : Pass
IO_000018 : Inapplicable
IO_000015 : Inapplicable
IO_000014 : Inapplicable
IO_000013 : Inapplicable
IO_000012 : Pass
IO_000011 : Inapplicable
IO_000010 : Pass
IO_000009 : Pass
IO_000034 : Pass

Pin/Rules : HEX1[0]
IO_000002 : Inapplicable
IO_000003 : Pass
IO_000001 : Pass
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Pass
IO_000008 : Inapplicable
IO_000022 : Inapplicable
IO_000021 : Inapplicable
IO_000046 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Pass
IO_000026 : Pass
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000047 : Inapplicable
IO_000020 : Inapplicable
IO_000019 : Pass
IO_000018 : Inapplicable
IO_000015 : Inapplicable
IO_000014 : Inapplicable
IO_000013 : Inapplicable
IO_000012 : Pass
IO_000011 : Inapplicable
IO_000010 : Pass
IO_000009 : Pass
IO_000034 : Pass

Pin/Rules : HEX1[1]
IO_000002 : Inapplicable
IO_000003 : Pass
IO_000001 : Pass
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Pass
IO_000008 : Inapplicable
IO_000022 : Inapplicable
IO_000021 : Inapplicable
IO_000046 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Pass
IO_000026 : Pass
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000047 : Inapplicable
IO_000020 : Inapplicable
IO_000019 : Pass
IO_000018 : Inapplicable
IO_000015 : Inapplicable
IO_000014 : Inapplicable
IO_000013 : Inapplicable
IO_000012 : Pass
IO_000011 : Inapplicable
IO_000010 : Pass
IO_000009 : Pass
IO_000034 : Pass

Pin/Rules : HEX1[2]
IO_000002 : Inapplicable
IO_000003 : Pass
IO_000001 : Pass
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Pass
IO_000008 : Inapplicable
IO_000022 : Inapplicable
IO_000021 : Inapplicable
IO_000046 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Pass
IO_000026 : Pass
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000047 : Inapplicable
IO_000020 : Inapplicable
IO_000019 : Pass
IO_000018 : Inapplicable
IO_000015 : Inapplicable
IO_000014 : Inapplicable
IO_000013 : Inapplicable
IO_000012 : Pass
IO_000011 : Inapplicable
IO_000010 : Pass
IO_000009 : Pass
IO_000034 : Pass

Pin/Rules : HEX1[3]
IO_000002 : Inapplicable
IO_000003 : Pass
IO_000001 : Pass
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Pass
IO_000008 : Inapplicable
IO_000022 : Inapplicable
IO_000021 : Inapplicable
IO_000046 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Pass
IO_000026 : Pass
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000047 : Inapplicable
IO_000020 : Inapplicable
IO_000019 : Pass
IO_000018 : Inapplicable
IO_000015 : Inapplicable
IO_000014 : Inapplicable
IO_000013 : Inapplicable
IO_000012 : Pass
IO_000011 : Inapplicable
IO_000010 : Pass
IO_000009 : Pass
IO_000034 : Pass

Pin/Rules : HEX1[4]
IO_000002 : Inapplicable
IO_000003 : Pass
IO_000001 : Pass
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Pass
IO_000008 : Inapplicable
IO_000022 : Inapplicable
IO_000021 : Inapplicable
IO_000046 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Pass
IO_000026 : Pass
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000047 : Inapplicable
IO_000020 : Inapplicable
IO_000019 : Pass
IO_000018 : Inapplicable
IO_000015 : Inapplicable
IO_000014 : Inapplicable
IO_000013 : Inapplicable
IO_000012 : Pass
IO_000011 : Inapplicable
IO_000010 : Pass
IO_000009 : Pass
IO_000034 : Pass

Pin/Rules : HEX1[5]
IO_000002 : Inapplicable
IO_000003 : Pass
IO_000001 : Pass
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Pass
IO_000008 : Inapplicable
IO_000022 : Inapplicable
IO_000021 : Inapplicable
IO_000046 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Pass
IO_000026 : Pass
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000047 : Inapplicable
IO_000020 : Inapplicable
IO_000019 : Pass
IO_000018 : Inapplicable
IO_000015 : Inapplicable
IO_000014 : Inapplicable
IO_000013 : Inapplicable
IO_000012 : Pass
IO_000011 : Inapplicable
IO_000010 : Pass
IO_000009 : Pass
IO_000034 : Pass

Pin/Rules : HEX1[6]
IO_000002 : Inapplicable
IO_000003 : Pass
IO_000001 : Pass
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Pass
IO_000008 : Inapplicable
IO_000022 : Inapplicable
IO_000021 : Inapplicable
IO_000046 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Pass
IO_000026 : Pass
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000047 : Inapplicable
IO_000020 : Inapplicable
IO_000019 : Pass
IO_000018 : Inapplicable
IO_000015 : Inapplicable
IO_000014 : Inapplicable
IO_000013 : Inapplicable
IO_000012 : Pass
IO_000011 : Inapplicable
IO_000010 : Pass
IO_000009 : Pass
IO_000034 : Pass

Pin/Rules : HEX2[0]
IO_000002 : Inapplicable
IO_000003 : Pass
IO_000001 : Pass
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Pass
IO_000008 : Inapplicable
IO_000022 : Inapplicable
IO_000021 : Inapplicable
IO_000046 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Pass
IO_000026 : Pass
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000047 : Inapplicable
IO_000020 : Inapplicable
IO_000019 : Pass
IO_000018 : Inapplicable
IO_000015 : Inapplicable
IO_000014 : Inapplicable
IO_000013 : Inapplicable
IO_000012 : Pass
IO_000011 : Inapplicable
IO_000010 : Pass
IO_000009 : Pass
IO_000034 : Pass

Pin/Rules : HEX2[1]
IO_000002 : Inapplicable
IO_000003 : Pass
IO_000001 : Pass
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Pass
IO_000008 : Inapplicable
IO_000022 : Inapplicable
IO_000021 : Inapplicable
IO_000046 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Pass
IO_000026 : Pass
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000047 : Inapplicable
IO_000020 : Inapplicable
IO_000019 : Pass
IO_000018 : Inapplicable
IO_000015 : Inapplicable
IO_000014 : Inapplicable
IO_000013 : Inapplicable
IO_000012 : Pass
IO_000011 : Inapplicable
IO_000010 : Pass
IO_000009 : Pass
IO_000034 : Pass

Pin/Rules : HEX2[2]
IO_000002 : Inapplicable
IO_000003 : Pass
IO_000001 : Pass
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Pass
IO_000008 : Inapplicable
IO_000022 : Inapplicable
IO_000021 : Inapplicable
IO_000046 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Pass
IO_000026 : Pass
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000047 : Inapplicable
IO_000020 : Inapplicable
IO_000019 : Pass
IO_000018 : Inapplicable
IO_000015 : Inapplicable
IO_000014 : Inapplicable
IO_000013 : Inapplicable
IO_000012 : Pass
IO_000011 : Inapplicable
IO_000010 : Pass
IO_000009 : Pass
IO_000034 : Pass

Pin/Rules : HEX2[3]
IO_000002 : Inapplicable
IO_000003 : Pass
IO_000001 : Pass
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Pass
IO_000008 : Inapplicable
IO_000022 : Inapplicable
IO_000021 : Inapplicable
IO_000046 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Pass
IO_000026 : Pass
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000047 : Inapplicable
IO_000020 : Inapplicable
IO_000019 : Pass
IO_000018 : Inapplicable
IO_000015 : Inapplicable
IO_000014 : Inapplicable
IO_000013 : Inapplicable
IO_000012 : Pass
IO_000011 : Inapplicable
IO_000010 : Pass
IO_000009 : Pass
IO_000034 : Pass

Pin/Rules : HEX2[4]
IO_000002 : Inapplicable
IO_000003 : Pass
IO_000001 : Pass
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Pass
IO_000008 : Inapplicable
IO_000022 : Inapplicable
IO_000021 : Inapplicable
IO_000046 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Pass
IO_000026 : Pass
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000047 : Inapplicable
IO_000020 : Inapplicable
IO_000019 : Pass
IO_000018 : Inapplicable
IO_000015 : Inapplicable
IO_000014 : Inapplicable
IO_000013 : Inapplicable
IO_000012 : Pass
IO_000011 : Inapplicable
IO_000010 : Pass
IO_000009 : Pass
IO_000034 : Pass

Pin/Rules : HEX2[5]
IO_000002 : Inapplicable
IO_000003 : Pass
IO_000001 : Pass
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Pass
IO_000008 : Inapplicable
IO_000022 : Inapplicable
IO_000021 : Inapplicable
IO_000046 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Pass
IO_000026 : Pass
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000047 : Inapplicable
IO_000020 : Inapplicable
IO_000019 : Pass
IO_000018 : Inapplicable
IO_000015 : Inapplicable
IO_000014 : Inapplicable
IO_000013 : Inapplicable
IO_000012 : Pass
IO_000011 : Inapplicable
IO_000010 : Pass
IO_000009 : Pass
IO_000034 : Pass

Pin/Rules : HEX2[6]
IO_000002 : Inapplicable
IO_000003 : Pass
IO_000001 : Pass
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Pass
IO_000008 : Inapplicable
IO_000022 : Inapplicable
IO_000021 : Inapplicable
IO_000046 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Pass
IO_000026 : Pass
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000047 : Inapplicable
IO_000020 : Inapplicable
IO_000019 : Pass
IO_000018 : Inapplicable
IO_000015 : Inapplicable
IO_000014 : Inapplicable
IO_000013 : Inapplicable
IO_000012 : Pass
IO_000011 : Inapplicable
IO_000010 : Pass
IO_000009 : Pass
IO_000034 : Pass

Pin/Rules : HEX3[0]
IO_000002 : Inapplicable
IO_000003 : Pass
IO_000001 : Pass
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Pass
IO_000008 : Inapplicable
IO_000022 : Inapplicable
IO_000021 : Inapplicable
IO_000046 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Pass
IO_000026 : Pass
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000047 : Inapplicable
IO_000020 : Inapplicable
IO_000019 : Pass
IO_000018 : Inapplicable
IO_000015 : Inapplicable
IO_000014 : Inapplicable
IO_000013 : Inapplicable
IO_000012 : Pass
IO_000011 : Inapplicable
IO_000010 : Pass
IO_000009 : Pass
IO_000034 : Pass

Pin/Rules : HEX3[1]
IO_000002 : Inapplicable
IO_000003 : Pass
IO_000001 : Pass
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Pass
IO_000008 : Inapplicable
IO_000022 : Inapplicable
IO_000021 : Inapplicable
IO_000046 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Pass
IO_000026 : Pass
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000047 : Inapplicable
IO_000020 : Inapplicable
IO_000019 : Pass
IO_000018 : Inapplicable
IO_000015 : Inapplicable
IO_000014 : Inapplicable
IO_000013 : Inapplicable
IO_000012 : Pass
IO_000011 : Inapplicable
IO_000010 : Pass
IO_000009 : Pass
IO_000034 : Pass

Pin/Rules : HEX3[2]
IO_000002 : Inapplicable
IO_000003 : Pass
IO_000001 : Pass
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Pass
IO_000008 : Inapplicable
IO_000022 : Inapplicable
IO_000021 : Inapplicable
IO_000046 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Pass
IO_000026 : Pass
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000047 : Inapplicable
IO_000020 : Inapplicable
IO_000019 : Pass
IO_000018 : Inapplicable
IO_000015 : Inapplicable
IO_000014 : Inapplicable
IO_000013 : Inapplicable
IO_000012 : Pass
IO_000011 : Inapplicable
IO_000010 : Pass
IO_000009 : Pass
IO_000034 : Pass

Pin/Rules : HEX3[3]
IO_000002 : Inapplicable
IO_000003 : Pass
IO_000001 : Pass
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Pass
IO_000008 : Inapplicable
IO_000022 : Inapplicable
IO_000021 : Inapplicable
IO_000046 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Pass
IO_000026 : Pass
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000047 : Inapplicable
IO_000020 : Inapplicable
IO_000019 : Pass
IO_000018 : Inapplicable
IO_000015 : Inapplicable
IO_000014 : Inapplicable
IO_000013 : Inapplicable
IO_000012 : Pass
IO_000011 : Inapplicable
IO_000010 : Pass
IO_000009 : Pass
IO_000034 : Pass

Pin/Rules : HEX3[4]
IO_000002 : Inapplicable
IO_000003 : Pass
IO_000001 : Pass
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Pass
IO_000008 : Inapplicable
IO_000022 : Inapplicable
IO_000021 : Inapplicable
IO_000046 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Pass
IO_000026 : Pass
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000047 : Inapplicable
IO_000020 : Inapplicable
IO_000019 : Pass
IO_000018 : Inapplicable
IO_000015 : Inapplicable
IO_000014 : Inapplicable
IO_000013 : Inapplicable
IO_000012 : Pass
IO_000011 : Inapplicable
IO_000010 : Pass
IO_000009 : Pass
IO_000034 : Pass

Pin/Rules : HEX3[5]
IO_000002 : Inapplicable
IO_000003 : Pass
IO_000001 : Pass
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Pass
IO_000008 : Inapplicable
IO_000022 : Inapplicable
IO_000021 : Inapplicable
IO_000046 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Pass
IO_000026 : Pass
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000047 : Inapplicable
IO_000020 : Inapplicable
IO_000019 : Pass
IO_000018 : Inapplicable
IO_000015 : Inapplicable
IO_000014 : Inapplicable
IO_000013 : Inapplicable
IO_000012 : Pass
IO_000011 : Inapplicable
IO_000010 : Pass
IO_000009 : Pass
IO_000034 : Pass

Pin/Rules : HEX3[6]
IO_000002 : Inapplicable
IO_000003 : Pass
IO_000001 : Pass
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Pass
IO_000008 : Inapplicable
IO_000022 : Inapplicable
IO_000021 : Inapplicable
IO_000046 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Pass
IO_000026 : Pass
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000047 : Inapplicable
IO_000020 : Inapplicable
IO_000019 : Pass
IO_000018 : Inapplicable
IO_000015 : Inapplicable
IO_000014 : Inapplicable
IO_000013 : Inapplicable
IO_000012 : Pass
IO_000011 : Inapplicable
IO_000010 : Pass
IO_000009 : Pass
IO_000034 : Pass

Pin/Rules : HEX4[0]
IO_000002 : Inapplicable
IO_000003 : Pass
IO_000001 : Pass
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Pass
IO_000008 : Inapplicable
IO_000022 : Inapplicable
IO_000021 : Inapplicable
IO_000046 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Pass
IO_000026 : Pass
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000047 : Inapplicable
IO_000020 : Inapplicable
IO_000019 : Pass
IO_000018 : Inapplicable
IO_000015 : Inapplicable
IO_000014 : Inapplicable
IO_000013 : Inapplicable
IO_000012 : Pass
IO_000011 : Inapplicable
IO_000010 : Pass
IO_000009 : Pass
IO_000034 : Pass

Pin/Rules : HEX4[1]
IO_000002 : Inapplicable
IO_000003 : Pass
IO_000001 : Pass
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Pass
IO_000008 : Inapplicable
IO_000022 : Inapplicable
IO_000021 : Inapplicable
IO_000046 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Pass
IO_000026 : Pass
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000047 : Inapplicable
IO_000020 : Inapplicable
IO_000019 : Pass
IO_000018 : Inapplicable
IO_000015 : Inapplicable
IO_000014 : Inapplicable
IO_000013 : Inapplicable
IO_000012 : Pass
IO_000011 : Inapplicable
IO_000010 : Pass
IO_000009 : Pass
IO_000034 : Pass

Pin/Rules : HEX4[2]
IO_000002 : Inapplicable
IO_000003 : Pass
IO_000001 : Pass
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Pass
IO_000008 : Inapplicable
IO_000022 : Inapplicable
IO_000021 : Inapplicable
IO_000046 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Pass
IO_000026 : Pass
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000047 : Inapplicable
IO_000020 : Inapplicable
IO_000019 : Pass
IO_000018 : Inapplicable
IO_000015 : Inapplicable
IO_000014 : Inapplicable
IO_000013 : Inapplicable
IO_000012 : Pass
IO_000011 : Inapplicable
IO_000010 : Pass
IO_000009 : Pass
IO_000034 : Pass

Pin/Rules : HEX4[3]
IO_000002 : Inapplicable
IO_000003 : Pass
IO_000001 : Pass
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Pass
IO_000008 : Inapplicable
IO_000022 : Inapplicable
IO_000021 : Inapplicable
IO_000046 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Pass
IO_000026 : Pass
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000047 : Inapplicable
IO_000020 : Inapplicable
IO_000019 : Pass
IO_000018 : Inapplicable
IO_000015 : Inapplicable
IO_000014 : Inapplicable
IO_000013 : Inapplicable
IO_000012 : Pass
IO_000011 : Inapplicable
IO_000010 : Pass
IO_000009 : Pass
IO_000034 : Pass

Pin/Rules : HEX4[4]
IO_000002 : Inapplicable
IO_000003 : Pass
IO_000001 : Pass
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Pass
IO_000008 : Inapplicable
IO_000022 : Inapplicable
IO_000021 : Inapplicable
IO_000046 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Pass
IO_000026 : Pass
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000047 : Inapplicable
IO_000020 : Inapplicable
IO_000019 : Pass
IO_000018 : Inapplicable
IO_000015 : Inapplicable
IO_000014 : Inapplicable
IO_000013 : Inapplicable
IO_000012 : Pass
IO_000011 : Inapplicable
IO_000010 : Pass
IO_000009 : Pass
IO_000034 : Pass

Pin/Rules : HEX4[5]
IO_000002 : Inapplicable
IO_000003 : Pass
IO_000001 : Pass
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Pass
IO_000008 : Inapplicable
IO_000022 : Inapplicable
IO_000021 : Inapplicable
IO_000046 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Pass
IO_000026 : Pass
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000047 : Inapplicable
IO_000020 : Inapplicable
IO_000019 : Pass
IO_000018 : Inapplicable
IO_000015 : Inapplicable
IO_000014 : Inapplicable
IO_000013 : Inapplicable
IO_000012 : Pass
IO_000011 : Inapplicable
IO_000010 : Pass
IO_000009 : Pass
IO_000034 : Pass

Pin/Rules : HEX4[6]
IO_000002 : Inapplicable
IO_000003 : Pass
IO_000001 : Pass
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Pass
IO_000008 : Inapplicable
IO_000022 : Inapplicable
IO_000021 : Inapplicable
IO_000046 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Pass
IO_000026 : Pass
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000047 : Inapplicable
IO_000020 : Inapplicable
IO_000019 : Pass
IO_000018 : Inapplicable
IO_000015 : Inapplicable
IO_000014 : Inapplicable
IO_000013 : Inapplicable
IO_000012 : Pass
IO_000011 : Inapplicable
IO_000010 : Pass
IO_000009 : Pass
IO_000034 : Pass

Pin/Rules : HEX5[0]
IO_000002 : Inapplicable
IO_000003 : Pass
IO_000001 : Pass
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Pass
IO_000008 : Inapplicable
IO_000022 : Inapplicable
IO_000021 : Inapplicable
IO_000046 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Pass
IO_000026 : Pass
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000047 : Inapplicable
IO_000020 : Inapplicable
IO_000019 : Pass
IO_000018 : Inapplicable
IO_000015 : Inapplicable
IO_000014 : Inapplicable
IO_000013 : Inapplicable
IO_000012 : Pass
IO_000011 : Inapplicable
IO_000010 : Pass
IO_000009 : Pass
IO_000034 : Pass

Pin/Rules : HEX5[1]
IO_000002 : Inapplicable
IO_000003 : Pass
IO_000001 : Pass
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Pass
IO_000008 : Inapplicable
IO_000022 : Inapplicable
IO_000021 : Inapplicable
IO_000046 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Pass
IO_000026 : Pass
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000047 : Inapplicable
IO_000020 : Inapplicable
IO_000019 : Pass
IO_000018 : Inapplicable
IO_000015 : Inapplicable
IO_000014 : Inapplicable
IO_000013 : Inapplicable
IO_000012 : Pass
IO_000011 : Inapplicable
IO_000010 : Pass
IO_000009 : Pass
IO_000034 : Pass

Pin/Rules : HEX5[2]
IO_000002 : Inapplicable
IO_000003 : Pass
IO_000001 : Pass
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Pass
IO_000008 : Inapplicable
IO_000022 : Inapplicable
IO_000021 : Inapplicable
IO_000046 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Pass
IO_000026 : Pass
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000047 : Inapplicable
IO_000020 : Inapplicable
IO_000019 : Pass
IO_000018 : Inapplicable
IO_000015 : Inapplicable
IO_000014 : Inapplicable
IO_000013 : Inapplicable
IO_000012 : Pass
IO_000011 : Inapplicable
IO_000010 : Pass
IO_000009 : Pass
IO_000034 : Pass

Pin/Rules : HEX5[3]
IO_000002 : Inapplicable
IO_000003 : Pass
IO_000001 : Pass
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Pass
IO_000008 : Inapplicable
IO_000022 : Inapplicable
IO_000021 : Inapplicable
IO_000046 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Pass
IO_000026 : Pass
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000047 : Inapplicable
IO_000020 : Inapplicable
IO_000019 : Pass
IO_000018 : Inapplicable
IO_000015 : Inapplicable
IO_000014 : Inapplicable
IO_000013 : Inapplicable
IO_000012 : Pass
IO_000011 : Inapplicable
IO_000010 : Pass
IO_000009 : Pass
IO_000034 : Pass

Pin/Rules : HEX5[4]
IO_000002 : Inapplicable
IO_000003 : Pass
IO_000001 : Pass
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Pass
IO_000008 : Inapplicable
IO_000022 : Inapplicable
IO_000021 : Inapplicable
IO_000046 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Pass
IO_000026 : Pass
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000047 : Inapplicable
IO_000020 : Inapplicable
IO_000019 : Pass
IO_000018 : Inapplicable
IO_000015 : Inapplicable
IO_000014 : Inapplicable
IO_000013 : Inapplicable
IO_000012 : Pass
IO_000011 : Inapplicable
IO_000010 : Pass
IO_000009 : Pass
IO_000034 : Pass

Pin/Rules : HEX5[5]
IO_000002 : Inapplicable
IO_000003 : Pass
IO_000001 : Pass
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Pass
IO_000008 : Inapplicable
IO_000022 : Inapplicable
IO_000021 : Inapplicable
IO_000046 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Pass
IO_000026 : Pass
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000047 : Inapplicable
IO_000020 : Inapplicable
IO_000019 : Pass
IO_000018 : Inapplicable
IO_000015 : Inapplicable
IO_000014 : Inapplicable
IO_000013 : Inapplicable
IO_000012 : Pass
IO_000011 : Inapplicable
IO_000010 : Pass
IO_000009 : Pass
IO_000034 : Pass

Pin/Rules : HEX5[6]
IO_000002 : Inapplicable
IO_000003 : Pass
IO_000001 : Pass
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Pass
IO_000008 : Inapplicable
IO_000022 : Inapplicable
IO_000021 : Inapplicable
IO_000046 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Pass
IO_000026 : Pass
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000047 : Inapplicable
IO_000020 : Inapplicable
IO_000019 : Pass
IO_000018 : Inapplicable
IO_000015 : Inapplicable
IO_000014 : Inapplicable
IO_000013 : Inapplicable
IO_000012 : Pass
IO_000011 : Inapplicable
IO_000010 : Pass
IO_000009 : Pass
IO_000034 : Pass

Pin/Rules : HPS_DDR3_ADDR[0]
IO_000002 : Inapplicable
IO_000003 : Inapplicable
IO_000001 : Inapplicable
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Inapplicable
IO_000008 : Inapplicable
IO_000022 : Inapplicable
IO_000021 : Inapplicable
IO_000046 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Inapplicable
IO_000026 : Pass
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000047 : Inapplicable
IO_000020 : Inapplicable
IO_000019 : Inapplicable
IO_000018 : Pass
IO_000015 : Inapplicable
IO_000014 : Inapplicable
IO_000013 : Inapplicable
IO_000012 : Inapplicable
IO_000011 : Pass
IO_000010 : Pass
IO_000009 : Pass
IO_000034 : Inapplicable

Pin/Rules : HPS_DDR3_ADDR[1]
IO_000002 : Inapplicable
IO_000003 : Inapplicable
IO_000001 : Inapplicable
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Inapplicable
IO_000008 : Inapplicable
IO_000022 : Inapplicable
IO_000021 : Inapplicable
IO_000046 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Inapplicable
IO_000026 : Pass
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000047 : Inapplicable
IO_000020 : Inapplicable
IO_000019 : Inapplicable
IO_000018 : Pass
IO_000015 : Inapplicable
IO_000014 : Inapplicable
IO_000013 : Inapplicable
IO_000012 : Inapplicable
IO_000011 : Pass
IO_000010 : Pass
IO_000009 : Pass
IO_000034 : Inapplicable

Pin/Rules : HPS_DDR3_ADDR[2]
IO_000002 : Inapplicable
IO_000003 : Inapplicable
IO_000001 : Inapplicable
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Inapplicable
IO_000008 : Inapplicable
IO_000022 : Inapplicable
IO_000021 : Inapplicable
IO_000046 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Inapplicable
IO_000026 : Pass
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000047 : Inapplicable
IO_000020 : Inapplicable
IO_000019 : Inapplicable
IO_000018 : Pass
IO_000015 : Inapplicable
IO_000014 : Inapplicable
IO_000013 : Inapplicable
IO_000012 : Inapplicable
IO_000011 : Pass
IO_000010 : Pass
IO_000009 : Pass
IO_000034 : Inapplicable

Pin/Rules : HPS_DDR3_ADDR[3]
IO_000002 : Inapplicable
IO_000003 : Inapplicable
IO_000001 : Inapplicable
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Inapplicable
IO_000008 : Inapplicable
IO_000022 : Inapplicable
IO_000021 : Inapplicable
IO_000046 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Inapplicable
IO_000026 : Pass
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000047 : Inapplicable
IO_000020 : Inapplicable
IO_000019 : Inapplicable
IO_000018 : Pass
IO_000015 : Inapplicable
IO_000014 : Inapplicable
IO_000013 : Inapplicable
IO_000012 : Inapplicable
IO_000011 : Pass
IO_000010 : Pass
IO_000009 : Pass
IO_000034 : Inapplicable

Pin/Rules : HPS_DDR3_ADDR[4]
IO_000002 : Inapplicable
IO_000003 : Inapplicable
IO_000001 : Inapplicable
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Inapplicable
IO_000008 : Inapplicable
IO_000022 : Inapplicable
IO_000021 : Inapplicable
IO_000046 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Inapplicable
IO_000026 : Pass
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000047 : Inapplicable
IO_000020 : Inapplicable
IO_000019 : Inapplicable
IO_000018 : Pass
IO_000015 : Inapplicable
IO_000014 : Inapplicable
IO_000013 : Inapplicable
IO_000012 : Inapplicable
IO_000011 : Pass
IO_000010 : Pass
IO_000009 : Pass
IO_000034 : Inapplicable

Pin/Rules : HPS_DDR3_ADDR[5]
IO_000002 : Inapplicable
IO_000003 : Inapplicable
IO_000001 : Inapplicable
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Inapplicable
IO_000008 : Inapplicable
IO_000022 : Inapplicable
IO_000021 : Inapplicable
IO_000046 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Inapplicable
IO_000026 : Pass
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000047 : Inapplicable
IO_000020 : Inapplicable
IO_000019 : Inapplicable
IO_000018 : Pass
IO_000015 : Inapplicable
IO_000014 : Inapplicable
IO_000013 : Inapplicable
IO_000012 : Inapplicable
IO_000011 : Pass
IO_000010 : Pass
IO_000009 : Pass
IO_000034 : Inapplicable

Pin/Rules : HPS_DDR3_ADDR[6]
IO_000002 : Inapplicable
IO_000003 : Inapplicable
IO_000001 : Inapplicable
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Inapplicable
IO_000008 : Inapplicable
IO_000022 : Inapplicable
IO_000021 : Inapplicable
IO_000046 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Inapplicable
IO_000026 : Pass
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000047 : Inapplicable
IO_000020 : Inapplicable
IO_000019 : Inapplicable
IO_000018 : Pass
IO_000015 : Inapplicable
IO_000014 : Inapplicable
IO_000013 : Inapplicable
IO_000012 : Inapplicable
IO_000011 : Pass
IO_000010 : Pass
IO_000009 : Pass
IO_000034 : Inapplicable

Pin/Rules : HPS_DDR3_ADDR[7]
IO_000002 : Inapplicable
IO_000003 : Inapplicable
IO_000001 : Inapplicable
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Inapplicable
IO_000008 : Inapplicable
IO_000022 : Inapplicable
IO_000021 : Inapplicable
IO_000046 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Inapplicable
IO_000026 : Pass
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000047 : Inapplicable
IO_000020 : Inapplicable
IO_000019 : Inapplicable
IO_000018 : Pass
IO_000015 : Inapplicable
IO_000014 : Inapplicable
IO_000013 : Inapplicable
IO_000012 : Inapplicable
IO_000011 : Pass
IO_000010 : Pass
IO_000009 : Pass
IO_000034 : Inapplicable

Pin/Rules : HPS_DDR3_ADDR[8]
IO_000002 : Inapplicable
IO_000003 : Inapplicable
IO_000001 : Inapplicable
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Inapplicable
IO_000008 : Inapplicable
IO_000022 : Inapplicable
IO_000021 : Inapplicable
IO_000046 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Inapplicable
IO_000026 : Pass
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000047 : Inapplicable
IO_000020 : Inapplicable
IO_000019 : Inapplicable
IO_000018 : Pass
IO_000015 : Inapplicable
IO_000014 : Inapplicable
IO_000013 : Inapplicable
IO_000012 : Inapplicable
IO_000011 : Pass
IO_000010 : Pass
IO_000009 : Pass
IO_000034 : Inapplicable

Pin/Rules : HPS_DDR3_ADDR[9]
IO_000002 : Inapplicable
IO_000003 : Inapplicable
IO_000001 : Inapplicable
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Inapplicable
IO_000008 : Inapplicable
IO_000022 : Inapplicable
IO_000021 : Inapplicable
IO_000046 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Inapplicable
IO_000026 : Pass
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000047 : Inapplicable
IO_000020 : Inapplicable
IO_000019 : Inapplicable
IO_000018 : Pass
IO_000015 : Inapplicable
IO_000014 : Inapplicable
IO_000013 : Inapplicable
IO_000012 : Inapplicable
IO_000011 : Pass
IO_000010 : Pass
IO_000009 : Pass
IO_000034 : Inapplicable

Pin/Rules : HPS_DDR3_ADDR[10]
IO_000002 : Inapplicable
IO_000003 : Inapplicable
IO_000001 : Inapplicable
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Inapplicable
IO_000008 : Inapplicable
IO_000022 : Inapplicable
IO_000021 : Inapplicable
IO_000046 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Inapplicable
IO_000026 : Pass
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000047 : Inapplicable
IO_000020 : Inapplicable
IO_000019 : Inapplicable
IO_000018 : Pass
IO_000015 : Inapplicable
IO_000014 : Inapplicable
IO_000013 : Inapplicable
IO_000012 : Inapplicable
IO_000011 : Pass
IO_000010 : Pass
IO_000009 : Pass
IO_000034 : Inapplicable

Pin/Rules : HPS_DDR3_ADDR[11]
IO_000002 : Inapplicable
IO_000003 : Inapplicable
IO_000001 : Inapplicable
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Inapplicable
IO_000008 : Inapplicable
IO_000022 : Inapplicable
IO_000021 : Inapplicable
IO_000046 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Inapplicable
IO_000026 : Pass
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000047 : Inapplicable
IO_000020 : Inapplicable
IO_000019 : Inapplicable
IO_000018 : Pass
IO_000015 : Inapplicable
IO_000014 : Inapplicable
IO_000013 : Inapplicable
IO_000012 : Inapplicable
IO_000011 : Pass
IO_000010 : Pass
IO_000009 : Pass
IO_000034 : Inapplicable

Pin/Rules : HPS_DDR3_ADDR[12]
IO_000002 : Inapplicable
IO_000003 : Inapplicable
IO_000001 : Inapplicable
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Inapplicable
IO_000008 : Inapplicable
IO_000022 : Inapplicable
IO_000021 : Inapplicable
IO_000046 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Inapplicable
IO_000026 : Pass
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000047 : Inapplicable
IO_000020 : Inapplicable
IO_000019 : Inapplicable
IO_000018 : Pass
IO_000015 : Inapplicable
IO_000014 : Inapplicable
IO_000013 : Inapplicable
IO_000012 : Inapplicable
IO_000011 : Pass
IO_000010 : Pass
IO_000009 : Pass
IO_000034 : Inapplicable

Pin/Rules : HPS_DDR3_ADDR[13]
IO_000002 : Inapplicable
IO_000003 : Inapplicable
IO_000001 : Inapplicable
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Inapplicable
IO_000008 : Inapplicable
IO_000022 : Inapplicable
IO_000021 : Inapplicable
IO_000046 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Inapplicable
IO_000026 : Pass
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000047 : Inapplicable
IO_000020 : Inapplicable
IO_000019 : Inapplicable
IO_000018 : Pass
IO_000015 : Inapplicable
IO_000014 : Inapplicable
IO_000013 : Inapplicable
IO_000012 : Inapplicable
IO_000011 : Pass
IO_000010 : Pass
IO_000009 : Pass
IO_000034 : Inapplicable

Pin/Rules : HPS_DDR3_ADDR[14]
IO_000002 : Inapplicable
IO_000003 : Inapplicable
IO_000001 : Inapplicable
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Inapplicable
IO_000008 : Inapplicable
IO_000022 : Inapplicable
IO_000021 : Inapplicable
IO_000046 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Inapplicable
IO_000026 : Pass
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000047 : Inapplicable
IO_000020 : Inapplicable
IO_000019 : Inapplicable
IO_000018 : Pass
IO_000015 : Inapplicable
IO_000014 : Inapplicable
IO_000013 : Inapplicable
IO_000012 : Inapplicable
IO_000011 : Pass
IO_000010 : Pass
IO_000009 : Pass
IO_000034 : Inapplicable

Pin/Rules : HPS_DDR3_BA[0]
IO_000002 : Inapplicable
IO_000003 : Inapplicable
IO_000001 : Inapplicable
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Inapplicable
IO_000008 : Inapplicable
IO_000022 : Inapplicable
IO_000021 : Inapplicable
IO_000046 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Inapplicable
IO_000026 : Pass
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000047 : Inapplicable
IO_000020 : Inapplicable
IO_000019 : Inapplicable
IO_000018 : Pass
IO_000015 : Inapplicable
IO_000014 : Inapplicable
IO_000013 : Inapplicable
IO_000012 : Inapplicable
IO_000011 : Pass
IO_000010 : Pass
IO_000009 : Pass
IO_000034 : Inapplicable

Pin/Rules : HPS_DDR3_BA[1]
IO_000002 : Inapplicable
IO_000003 : Inapplicable
IO_000001 : Inapplicable
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Inapplicable
IO_000008 : Inapplicable
IO_000022 : Inapplicable
IO_000021 : Inapplicable
IO_000046 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Inapplicable
IO_000026 : Pass
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000047 : Inapplicable
IO_000020 : Inapplicable
IO_000019 : Inapplicable
IO_000018 : Pass
IO_000015 : Inapplicable
IO_000014 : Inapplicable
IO_000013 : Inapplicable
IO_000012 : Inapplicable
IO_000011 : Pass
IO_000010 : Pass
IO_000009 : Pass
IO_000034 : Inapplicable

Pin/Rules : HPS_DDR3_BA[2]
IO_000002 : Inapplicable
IO_000003 : Inapplicable
IO_000001 : Inapplicable
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Inapplicable
IO_000008 : Inapplicable
IO_000022 : Inapplicable
IO_000021 : Inapplicable
IO_000046 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Inapplicable
IO_000026 : Pass
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000047 : Inapplicable
IO_000020 : Inapplicable
IO_000019 : Inapplicable
IO_000018 : Pass
IO_000015 : Inapplicable
IO_000014 : Inapplicable
IO_000013 : Inapplicable
IO_000012 : Inapplicable
IO_000011 : Pass
IO_000010 : Pass
IO_000009 : Pass
IO_000034 : Inapplicable

Pin/Rules : HPS_DDR3_CAS_N
IO_000002 : Inapplicable
IO_000003 : Inapplicable
IO_000001 : Inapplicable
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Inapplicable
IO_000008 : Inapplicable
IO_000022 : Inapplicable
IO_000021 : Inapplicable
IO_000046 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Inapplicable
IO_000026 : Pass
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000047 : Inapplicable
IO_000020 : Inapplicable
IO_000019 : Inapplicable
IO_000018 : Pass
IO_000015 : Inapplicable
IO_000014 : Inapplicable
IO_000013 : Inapplicable
IO_000012 : Inapplicable
IO_000011 : Pass
IO_000010 : Pass
IO_000009 : Pass
IO_000034 : Inapplicable

Pin/Rules : HPS_DDR3_CKE
IO_000002 : Inapplicable
IO_000003 : Inapplicable
IO_000001 : Inapplicable
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Inapplicable
IO_000008 : Inapplicable
IO_000022 : Inapplicable
IO_000021 : Inapplicable
IO_000046 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Inapplicable
IO_000026 : Pass
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000047 : Inapplicable
IO_000020 : Inapplicable
IO_000019 : Inapplicable
IO_000018 : Pass
IO_000015 : Inapplicable
IO_000014 : Inapplicable
IO_000013 : Inapplicable
IO_000012 : Inapplicable
IO_000011 : Pass
IO_000010 : Pass
IO_000009 : Pass
IO_000034 : Inapplicable

Pin/Rules : HPS_DDR3_CK_N
IO_000002 : Inapplicable
IO_000003 : Inapplicable
IO_000001 : Inapplicable
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Inapplicable
IO_000008 : Inapplicable
IO_000022 : Inapplicable
IO_000021 : Inapplicable
IO_000046 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Pass
IO_000026 : Pass
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000047 : Inapplicable
IO_000020 : Inapplicable
IO_000019 : Pass
IO_000018 : Inapplicable
IO_000015 : Inapplicable
IO_000014 : Inapplicable
IO_000013 : Inapplicable
IO_000012 : Pass
IO_000011 : Inapplicable
IO_000010 : Pass
IO_000009 : Pass
IO_000034 : Pass

Pin/Rules : HPS_DDR3_CK_P
IO_000002 : Inapplicable
IO_000003 : Inapplicable
IO_000001 : Inapplicable
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Inapplicable
IO_000008 : Inapplicable
IO_000022 : Inapplicable
IO_000021 : Inapplicable
IO_000046 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Pass
IO_000026 : Pass
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000047 : Inapplicable
IO_000020 : Inapplicable
IO_000019 : Pass
IO_000018 : Inapplicable
IO_000015 : Inapplicable
IO_000014 : Inapplicable
IO_000013 : Inapplicable
IO_000012 : Pass
IO_000011 : Inapplicable
IO_000010 : Pass
IO_000009 : Pass
IO_000034 : Pass

Pin/Rules : HPS_DDR3_CS_N
IO_000002 : Inapplicable
IO_000003 : Inapplicable
IO_000001 : Inapplicable
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Inapplicable
IO_000008 : Inapplicable
IO_000022 : Inapplicable
IO_000021 : Inapplicable
IO_000046 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Inapplicable
IO_000026 : Pass
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000047 : Inapplicable
IO_000020 : Inapplicable
IO_000019 : Inapplicable
IO_000018 : Pass
IO_000015 : Inapplicable
IO_000014 : Inapplicable
IO_000013 : Inapplicable
IO_000012 : Inapplicable
IO_000011 : Pass
IO_000010 : Pass
IO_000009 : Pass
IO_000034 : Inapplicable

Pin/Rules : HPS_DDR3_DM[0]
IO_000002 : Inapplicable
IO_000003 : Inapplicable
IO_000001 : Inapplicable
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Inapplicable
IO_000008 : Inapplicable
IO_000022 : Inapplicable
IO_000021 : Inapplicable
IO_000046 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Pass
IO_000026 : Pass
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000047 : Inapplicable
IO_000020 : Inapplicable
IO_000019 : Pass
IO_000018 : Inapplicable
IO_000015 : Inapplicable
IO_000014 : Inapplicable
IO_000013 : Inapplicable
IO_000012 : Pass
IO_000011 : Inapplicable
IO_000010 : Pass
IO_000009 : Pass
IO_000034 : Inapplicable

Pin/Rules : HPS_DDR3_DM[1]
IO_000002 : Inapplicable
IO_000003 : Inapplicable
IO_000001 : Inapplicable
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Inapplicable
IO_000008 : Inapplicable
IO_000022 : Inapplicable
IO_000021 : Inapplicable
IO_000046 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Pass
IO_000026 : Pass
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000047 : Inapplicable
IO_000020 : Inapplicable
IO_000019 : Pass
IO_000018 : Inapplicable
IO_000015 : Inapplicable
IO_000014 : Inapplicable
IO_000013 : Inapplicable
IO_000012 : Pass
IO_000011 : Inapplicable
IO_000010 : Pass
IO_000009 : Pass
IO_000034 : Inapplicable

Pin/Rules : HPS_DDR3_DM[2]
IO_000002 : Inapplicable
IO_000003 : Inapplicable
IO_000001 : Inapplicable
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Inapplicable
IO_000008 : Inapplicable
IO_000022 : Inapplicable
IO_000021 : Inapplicable
IO_000046 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Pass
IO_000026 : Pass
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000047 : Inapplicable
IO_000020 : Inapplicable
IO_000019 : Pass
IO_000018 : Inapplicable
IO_000015 : Inapplicable
IO_000014 : Inapplicable
IO_000013 : Inapplicable
IO_000012 : Pass
IO_000011 : Inapplicable
IO_000010 : Pass
IO_000009 : Pass
IO_000034 : Inapplicable

Pin/Rules : HPS_DDR3_DM[3]
IO_000002 : Inapplicable
IO_000003 : Inapplicable
IO_000001 : Inapplicable
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Inapplicable
IO_000008 : Inapplicable
IO_000022 : Inapplicable
IO_000021 : Inapplicable
IO_000046 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Pass
IO_000026 : Pass
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000047 : Inapplicable
IO_000020 : Inapplicable
IO_000019 : Pass
IO_000018 : Inapplicable
IO_000015 : Inapplicable
IO_000014 : Inapplicable
IO_000013 : Inapplicable
IO_000012 : Pass
IO_000011 : Inapplicable
IO_000010 : Pass
IO_000009 : Pass
IO_000034 : Inapplicable

Pin/Rules : HPS_DDR3_ODT
IO_000002 : Inapplicable
IO_000003 : Inapplicable
IO_000001 : Inapplicable
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Inapplicable
IO_000008 : Inapplicable
IO_000022 : Inapplicable
IO_000021 : Inapplicable
IO_000046 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Inapplicable
IO_000026 : Pass
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000047 : Inapplicable
IO_000020 : Inapplicable
IO_000019 : Inapplicable
IO_000018 : Pass
IO_000015 : Inapplicable
IO_000014 : Inapplicable
IO_000013 : Inapplicable
IO_000012 : Inapplicable
IO_000011 : Pass
IO_000010 : Pass
IO_000009 : Pass
IO_000034 : Inapplicable

Pin/Rules : HPS_DDR3_RAS_N
IO_000002 : Inapplicable
IO_000003 : Inapplicable
IO_000001 : Inapplicable
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Inapplicable
IO_000008 : Inapplicable
IO_000022 : Inapplicable
IO_000021 : Inapplicable
IO_000046 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Inapplicable
IO_000026 : Pass
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000047 : Inapplicable
IO_000020 : Inapplicable
IO_000019 : Inapplicable
IO_000018 : Pass
IO_000015 : Inapplicable
IO_000014 : Inapplicable
IO_000013 : Inapplicable
IO_000012 : Inapplicable
IO_000011 : Pass
IO_000010 : Pass
IO_000009 : Pass
IO_000034 : Inapplicable

Pin/Rules : HPS_DDR3_RESET_N
IO_000002 : Inapplicable
IO_000003 : Inapplicable
IO_000001 : Inapplicable
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Inapplicable
IO_000008 : Inapplicable
IO_000022 : Inapplicable
IO_000021 : Inapplicable
IO_000046 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Inapplicable
IO_000026 : Pass
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000047 : Inapplicable
IO_000020 : Inapplicable
IO_000019 : Inapplicable
IO_000018 : Pass
IO_000015 : Inapplicable
IO_000014 : Inapplicable
IO_000013 : Inapplicable
IO_000012 : Inapplicable
IO_000011 : Pass
IO_000010 : Pass
IO_000009 : Pass
IO_000034 : Inapplicable

Pin/Rules : HPS_DDR3_WE_N
IO_000002 : Inapplicable
IO_000003 : Inapplicable
IO_000001 : Inapplicable
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Inapplicable
IO_000008 : Inapplicable
IO_000022 : Inapplicable
IO_000021 : Inapplicable
IO_000046 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Inapplicable
IO_000026 : Pass
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000047 : Inapplicable
IO_000020 : Inapplicable
IO_000019 : Inapplicable
IO_000018 : Pass
IO_000015 : Inapplicable
IO_000014 : Inapplicable
IO_000013 : Inapplicable
IO_000012 : Inapplicable
IO_000011 : Pass
IO_000010 : Pass
IO_000009 : Pass
IO_000034 : Inapplicable

Pin/Rules : HPS_SD_CLK
IO_000002 : Inapplicable
IO_000003 : Pass
IO_000001 : Pass
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Pass
IO_000008 : Inapplicable
IO_000022 : Inapplicable
IO_000021 : Inapplicable
IO_000046 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Pass
IO_000026 : Pass
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000047 : Inapplicable
IO_000020 : Inapplicable
IO_000019 : Pass
IO_000018 : Inapplicable
IO_000015 : Inapplicable
IO_000014 : Inapplicable
IO_000013 : Inapplicable
IO_000012 : Pass
IO_000011 : Inapplicable
IO_000010 : Pass
IO_000009 : Pass
IO_000034 : Pass

Pin/Rules : HPS_UART_TX
IO_000002 : Inapplicable
IO_000003 : Pass
IO_000001 : Pass
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Pass
IO_000008 : Inapplicable
IO_000022 : Inapplicable
IO_000021 : Inapplicable
IO_000046 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Pass
IO_000026 : Pass
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000047 : Inapplicable
IO_000020 : Inapplicable
IO_000019 : Pass
IO_000018 : Inapplicable
IO_000015 : Inapplicable
IO_000014 : Inapplicable
IO_000013 : Inapplicable
IO_000012 : Pass
IO_000011 : Inapplicable
IO_000010 : Pass
IO_000009 : Pass
IO_000034 : Pass

Pin/Rules : HPS_USB_STP
IO_000002 : Inapplicable
IO_000003 : Pass
IO_000001 : Pass
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Pass
IO_000008 : Inapplicable
IO_000022 : Inapplicable
IO_000021 : Inapplicable
IO_000046 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Pass
IO_000026 : Pass
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000047 : Inapplicable
IO_000020 : Inapplicable
IO_000019 : Pass
IO_000018 : Inapplicable
IO_000015 : Inapplicable
IO_000014 : Inapplicable
IO_000013 : Inapplicable
IO_000012 : Pass
IO_000011 : Inapplicable
IO_000010 : Pass
IO_000009 : Pass
IO_000034 : Pass

Pin/Rules : KEY[0]
IO_000002 : Inapplicable
IO_000003 : Pass
IO_000001 : Pass
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Pass
IO_000008 : Inapplicable
IO_000022 : Inapplicable
IO_000021 : Inapplicable
IO_000046 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Inapplicable
IO_000026 : Inapplicable
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000047 : Inapplicable
IO_000020 : Inapplicable
IO_000019 : Inapplicable
IO_000018 : Inapplicable
IO_000015 : Inapplicable
IO_000014 : Inapplicable
IO_000013 : Inapplicable
IO_000012 : Inapplicable
IO_000011 : Inapplicable
IO_000010 : Pass
IO_000009 : Pass
IO_000034 : Inapplicable

Pin/Rules : KEY[1]
IO_000002 : Inapplicable
IO_000003 : Pass
IO_000001 : Pass
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Pass
IO_000008 : Inapplicable
IO_000022 : Inapplicable
IO_000021 : Inapplicable
IO_000046 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Inapplicable
IO_000026 : Inapplicable
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000047 : Inapplicable
IO_000020 : Inapplicable
IO_000019 : Inapplicable
IO_000018 : Inapplicable
IO_000015 : Inapplicable
IO_000014 : Inapplicable
IO_000013 : Inapplicable
IO_000012 : Inapplicable
IO_000011 : Inapplicable
IO_000010 : Pass
IO_000009 : Pass
IO_000034 : Inapplicable

Pin/Rules : KEY[2]
IO_000002 : Inapplicable
IO_000003 : Pass
IO_000001 : Pass
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Pass
IO_000008 : Inapplicable
IO_000022 : Inapplicable
IO_000021 : Inapplicable
IO_000046 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Inapplicable
IO_000026 : Inapplicable
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000047 : Inapplicable
IO_000020 : Inapplicable
IO_000019 : Inapplicable
IO_000018 : Inapplicable
IO_000015 : Inapplicable
IO_000014 : Inapplicable
IO_000013 : Inapplicable
IO_000012 : Inapplicable
IO_000011 : Inapplicable
IO_000010 : Pass
IO_000009 : Pass
IO_000034 : Inapplicable

Pin/Rules : KEY[3]
IO_000002 : Inapplicable
IO_000003 : Pass
IO_000001 : Pass
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Pass
IO_000008 : Inapplicable
IO_000022 : Inapplicable
IO_000021 : Inapplicable
IO_000046 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Inapplicable
IO_000026 : Inapplicable
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000047 : Inapplicable
IO_000020 : Inapplicable
IO_000019 : Inapplicable
IO_000018 : Inapplicable
IO_000015 : Inapplicable
IO_000014 : Inapplicable
IO_000013 : Inapplicable
IO_000012 : Inapplicable
IO_000011 : Inapplicable
IO_000010 : Pass
IO_000009 : Pass
IO_000034 : Inapplicable

Pin/Rules : LEDR[0]
IO_000002 : Inapplicable
IO_000003 : Pass
IO_000001 : Pass
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Pass
IO_000008 : Inapplicable
IO_000022 : Inapplicable
IO_000021 : Inapplicable
IO_000046 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Pass
IO_000026 : Pass
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000047 : Inapplicable
IO_000020 : Inapplicable
IO_000019 : Pass
IO_000018 : Inapplicable
IO_000015 : Inapplicable
IO_000014 : Inapplicable
IO_000013 : Inapplicable
IO_000012 : Pass
IO_000011 : Inapplicable
IO_000010 : Pass
IO_000009 : Pass
IO_000034 : Pass

Pin/Rules : LEDR[1]
IO_000002 : Inapplicable
IO_000003 : Pass
IO_000001 : Pass
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Pass
IO_000008 : Inapplicable
IO_000022 : Inapplicable
IO_000021 : Inapplicable
IO_000046 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Pass
IO_000026 : Pass
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000047 : Inapplicable
IO_000020 : Inapplicable
IO_000019 : Pass
IO_000018 : Inapplicable
IO_000015 : Inapplicable
IO_000014 : Inapplicable
IO_000013 : Inapplicable
IO_000012 : Pass
IO_000011 : Inapplicable
IO_000010 : Pass
IO_000009 : Pass
IO_000034 : Pass

Pin/Rules : LEDR[2]
IO_000002 : Inapplicable
IO_000003 : Pass
IO_000001 : Pass
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Pass
IO_000008 : Inapplicable
IO_000022 : Inapplicable
IO_000021 : Inapplicable
IO_000046 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Pass
IO_000026 : Pass
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000047 : Inapplicable
IO_000020 : Inapplicable
IO_000019 : Pass
IO_000018 : Inapplicable
IO_000015 : Inapplicable
IO_000014 : Inapplicable
IO_000013 : Inapplicable
IO_000012 : Pass
IO_000011 : Inapplicable
IO_000010 : Pass
IO_000009 : Pass
IO_000034 : Pass

Pin/Rules : LEDR[3]
IO_000002 : Inapplicable
IO_000003 : Pass
IO_000001 : Pass
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Pass
IO_000008 : Inapplicable
IO_000022 : Inapplicable
IO_000021 : Inapplicable
IO_000046 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Pass
IO_000026 : Pass
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000047 : Inapplicable
IO_000020 : Inapplicable
IO_000019 : Pass
IO_000018 : Inapplicable
IO_000015 : Inapplicable
IO_000014 : Inapplicable
IO_000013 : Inapplicable
IO_000012 : Pass
IO_000011 : Inapplicable
IO_000010 : Pass
IO_000009 : Pass
IO_000034 : Pass

Pin/Rules : LEDR[4]
IO_000002 : Inapplicable
IO_000003 : Pass
IO_000001 : Pass
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Pass
IO_000008 : Inapplicable
IO_000022 : Inapplicable
IO_000021 : Inapplicable
IO_000046 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Pass
IO_000026 : Pass
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000047 : Inapplicable
IO_000020 : Inapplicable
IO_000019 : Pass
IO_000018 : Inapplicable
IO_000015 : Inapplicable
IO_000014 : Inapplicable
IO_000013 : Inapplicable
IO_000012 : Pass
IO_000011 : Inapplicable
IO_000010 : Pass
IO_000009 : Pass
IO_000034 : Pass

Pin/Rules : LEDR[5]
IO_000002 : Inapplicable
IO_000003 : Pass
IO_000001 : Pass
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Pass
IO_000008 : Inapplicable
IO_000022 : Inapplicable
IO_000021 : Inapplicable
IO_000046 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Pass
IO_000026 : Pass
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000047 : Inapplicable
IO_000020 : Inapplicable
IO_000019 : Pass
IO_000018 : Inapplicable
IO_000015 : Inapplicable
IO_000014 : Inapplicable
IO_000013 : Inapplicable
IO_000012 : Pass
IO_000011 : Inapplicable
IO_000010 : Pass
IO_000009 : Pass
IO_000034 : Pass

Pin/Rules : LEDR[6]
IO_000002 : Inapplicable
IO_000003 : Pass
IO_000001 : Pass
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Pass
IO_000008 : Inapplicable
IO_000022 : Inapplicable
IO_000021 : Inapplicable
IO_000046 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Pass
IO_000026 : Pass
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000047 : Inapplicable
IO_000020 : Inapplicable
IO_000019 : Pass
IO_000018 : Inapplicable
IO_000015 : Inapplicable
IO_000014 : Inapplicable
IO_000013 : Inapplicable
IO_000012 : Pass
IO_000011 : Inapplicable
IO_000010 : Pass
IO_000009 : Pass
IO_000034 : Pass

Pin/Rules : LEDR[7]
IO_000002 : Inapplicable
IO_000003 : Pass
IO_000001 : Pass
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Pass
IO_000008 : Inapplicable
IO_000022 : Inapplicable
IO_000021 : Inapplicable
IO_000046 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Pass
IO_000026 : Pass
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000047 : Inapplicable
IO_000020 : Inapplicable
IO_000019 : Pass
IO_000018 : Inapplicable
IO_000015 : Inapplicable
IO_000014 : Inapplicable
IO_000013 : Inapplicable
IO_000012 : Pass
IO_000011 : Inapplicable
IO_000010 : Pass
IO_000009 : Pass
IO_000034 : Pass

Pin/Rules : LEDR[8]
IO_000002 : Inapplicable
IO_000003 : Pass
IO_000001 : Pass
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Pass
IO_000008 : Inapplicable
IO_000022 : Inapplicable
IO_000021 : Inapplicable
IO_000046 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Pass
IO_000026 : Pass
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000047 : Inapplicable
IO_000020 : Inapplicable
IO_000019 : Pass
IO_000018 : Inapplicable
IO_000015 : Inapplicable
IO_000014 : Inapplicable
IO_000013 : Inapplicable
IO_000012 : Pass
IO_000011 : Inapplicable
IO_000010 : Pass
IO_000009 : Pass
IO_000034 : Pass

Pin/Rules : LEDR[9]
IO_000002 : Inapplicable
IO_000003 : Pass
IO_000001 : Pass
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Pass
IO_000008 : Inapplicable
IO_000022 : Inapplicable
IO_000021 : Inapplicable
IO_000046 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Pass
IO_000026 : Pass
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000047 : Inapplicable
IO_000020 : Inapplicable
IO_000019 : Pass
IO_000018 : Inapplicable
IO_000015 : Inapplicable
IO_000014 : Inapplicable
IO_000013 : Inapplicable
IO_000012 : Pass
IO_000011 : Inapplicable
IO_000010 : Pass
IO_000009 : Pass
IO_000034 : Pass

Pin/Rules : VGA_B[0]
IO_000002 : Inapplicable
IO_000003 : Pass
IO_000001 : Pass
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Pass
IO_000008 : Inapplicable
IO_000022 : Inapplicable
IO_000021 : Inapplicable
IO_000046 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Pass
IO_000026 : Pass
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000047 : Inapplicable
IO_000020 : Inapplicable
IO_000019 : Pass
IO_000018 : Inapplicable
IO_000015 : Inapplicable
IO_000014 : Inapplicable
IO_000013 : Inapplicable
IO_000012 : Pass
IO_000011 : Inapplicable
IO_000010 : Pass
IO_000009 : Pass
IO_000034 : Pass

Pin/Rules : VGA_B[1]
IO_000002 : Inapplicable
IO_000003 : Pass
IO_000001 : Pass
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Pass
IO_000008 : Inapplicable
IO_000022 : Inapplicable
IO_000021 : Inapplicable
IO_000046 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Pass
IO_000026 : Pass
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000047 : Inapplicable
IO_000020 : Inapplicable
IO_000019 : Pass
IO_000018 : Inapplicable
IO_000015 : Inapplicable
IO_000014 : Inapplicable
IO_000013 : Inapplicable
IO_000012 : Pass
IO_000011 : Inapplicable
IO_000010 : Pass
IO_000009 : Pass
IO_000034 : Pass

Pin/Rules : VGA_B[2]
IO_000002 : Inapplicable
IO_000003 : Pass
IO_000001 : Pass
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Pass
IO_000008 : Inapplicable
IO_000022 : Inapplicable
IO_000021 : Inapplicable
IO_000046 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Pass
IO_000026 : Pass
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000047 : Inapplicable
IO_000020 : Inapplicable
IO_000019 : Pass
IO_000018 : Inapplicable
IO_000015 : Inapplicable
IO_000014 : Inapplicable
IO_000013 : Inapplicable
IO_000012 : Pass
IO_000011 : Inapplicable
IO_000010 : Pass
IO_000009 : Pass
IO_000034 : Pass

Pin/Rules : VGA_B[3]
IO_000002 : Inapplicable
IO_000003 : Pass
IO_000001 : Pass
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Pass
IO_000008 : Inapplicable
IO_000022 : Inapplicable
IO_000021 : Inapplicable
IO_000046 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Pass
IO_000026 : Pass
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000047 : Inapplicable
IO_000020 : Inapplicable
IO_000019 : Pass
IO_000018 : Inapplicable
IO_000015 : Inapplicable
IO_000014 : Inapplicable
IO_000013 : Inapplicable
IO_000012 : Pass
IO_000011 : Inapplicable
IO_000010 : Pass
IO_000009 : Pass
IO_000034 : Pass

Pin/Rules : VGA_B[4]
IO_000002 : Inapplicable
IO_000003 : Pass
IO_000001 : Pass
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Pass
IO_000008 : Inapplicable
IO_000022 : Inapplicable
IO_000021 : Inapplicable
IO_000046 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Pass
IO_000026 : Pass
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000047 : Inapplicable
IO_000020 : Inapplicable
IO_000019 : Pass
IO_000018 : Inapplicable
IO_000015 : Inapplicable
IO_000014 : Inapplicable
IO_000013 : Inapplicable
IO_000012 : Pass
IO_000011 : Inapplicable
IO_000010 : Pass
IO_000009 : Pass
IO_000034 : Pass

Pin/Rules : VGA_B[5]
IO_000002 : Inapplicable
IO_000003 : Pass
IO_000001 : Pass
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Pass
IO_000008 : Inapplicable
IO_000022 : Inapplicable
IO_000021 : Inapplicable
IO_000046 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Pass
IO_000026 : Pass
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000047 : Inapplicable
IO_000020 : Inapplicable
IO_000019 : Pass
IO_000018 : Inapplicable
IO_000015 : Inapplicable
IO_000014 : Inapplicable
IO_000013 : Inapplicable
IO_000012 : Pass
IO_000011 : Inapplicable
IO_000010 : Pass
IO_000009 : Pass
IO_000034 : Pass

Pin/Rules : VGA_B[6]
IO_000002 : Inapplicable
IO_000003 : Pass
IO_000001 : Pass
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Pass
IO_000008 : Inapplicable
IO_000022 : Inapplicable
IO_000021 : Inapplicable
IO_000046 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Pass
IO_000026 : Pass
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000047 : Inapplicable
IO_000020 : Inapplicable
IO_000019 : Pass
IO_000018 : Inapplicable
IO_000015 : Inapplicable
IO_000014 : Inapplicable
IO_000013 : Inapplicable
IO_000012 : Pass
IO_000011 : Inapplicable
IO_000010 : Pass
IO_000009 : Pass
IO_000034 : Pass

Pin/Rules : VGA_B[7]
IO_000002 : Inapplicable
IO_000003 : Pass
IO_000001 : Pass
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Pass
IO_000008 : Inapplicable
IO_000022 : Inapplicable
IO_000021 : Inapplicable
IO_000046 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Pass
IO_000026 : Pass
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000047 : Inapplicable
IO_000020 : Inapplicable
IO_000019 : Pass
IO_000018 : Inapplicable
IO_000015 : Inapplicable
IO_000014 : Inapplicable
IO_000013 : Inapplicable
IO_000012 : Pass
IO_000011 : Inapplicable
IO_000010 : Pass
IO_000009 : Pass
IO_000034 : Pass

Pin/Rules : VGA_BLANK_N
IO_000002 : Inapplicable
IO_000003 : Pass
IO_000001 : Pass
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Pass
IO_000008 : Inapplicable
IO_000022 : Inapplicable
IO_000021 : Inapplicable
IO_000046 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Pass
IO_000026 : Pass
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000047 : Inapplicable
IO_000020 : Inapplicable
IO_000019 : Pass
IO_000018 : Inapplicable
IO_000015 : Inapplicable
IO_000014 : Inapplicable
IO_000013 : Inapplicable
IO_000012 : Pass
IO_000011 : Inapplicable
IO_000010 : Pass
IO_000009 : Pass
IO_000034 : Pass

Pin/Rules : VGA_CLK
IO_000002 : Inapplicable
IO_000003 : Pass
IO_000001 : Pass
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Pass
IO_000008 : Inapplicable
IO_000022 : Inapplicable
IO_000021 : Inapplicable
IO_000046 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Pass
IO_000026 : Pass
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000047 : Inapplicable
IO_000020 : Inapplicable
IO_000019 : Pass
IO_000018 : Inapplicable
IO_000015 : Inapplicable
IO_000014 : Inapplicable
IO_000013 : Inapplicable
IO_000012 : Pass
IO_000011 : Inapplicable
IO_000010 : Pass
IO_000009 : Pass
IO_000034 : Pass

Pin/Rules : VGA_G[0]
IO_000002 : Inapplicable
IO_000003 : Pass
IO_000001 : Pass
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Pass
IO_000008 : Inapplicable
IO_000022 : Inapplicable
IO_000021 : Inapplicable
IO_000046 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Pass
IO_000026 : Pass
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000047 : Inapplicable
IO_000020 : Inapplicable
IO_000019 : Pass
IO_000018 : Inapplicable
IO_000015 : Inapplicable
IO_000014 : Inapplicable
IO_000013 : Inapplicable
IO_000012 : Pass
IO_000011 : Inapplicable
IO_000010 : Pass
IO_000009 : Pass
IO_000034 : Pass

Pin/Rules : VGA_G[1]
IO_000002 : Inapplicable
IO_000003 : Pass
IO_000001 : Pass
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Pass
IO_000008 : Inapplicable
IO_000022 : Inapplicable
IO_000021 : Inapplicable
IO_000046 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Pass
IO_000026 : Pass
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000047 : Inapplicable
IO_000020 : Inapplicable
IO_000019 : Pass
IO_000018 : Inapplicable
IO_000015 : Inapplicable
IO_000014 : Inapplicable
IO_000013 : Inapplicable
IO_000012 : Pass
IO_000011 : Inapplicable
IO_000010 : Pass
IO_000009 : Pass
IO_000034 : Pass

Pin/Rules : VGA_G[2]
IO_000002 : Inapplicable
IO_000003 : Pass
IO_000001 : Pass
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Pass
IO_000008 : Inapplicable
IO_000022 : Inapplicable
IO_000021 : Inapplicable
IO_000046 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Pass
IO_000026 : Pass
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000047 : Inapplicable
IO_000020 : Inapplicable
IO_000019 : Pass
IO_000018 : Inapplicable
IO_000015 : Inapplicable
IO_000014 : Inapplicable
IO_000013 : Inapplicable
IO_000012 : Pass
IO_000011 : Inapplicable
IO_000010 : Pass
IO_000009 : Pass
IO_000034 : Pass

Pin/Rules : VGA_G[3]
IO_000002 : Inapplicable
IO_000003 : Pass
IO_000001 : Pass
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Pass
IO_000008 : Inapplicable
IO_000022 : Inapplicable
IO_000021 : Inapplicable
IO_000046 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Pass
IO_000026 : Pass
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000047 : Inapplicable
IO_000020 : Inapplicable
IO_000019 : Pass
IO_000018 : Inapplicable
IO_000015 : Inapplicable
IO_000014 : Inapplicable
IO_000013 : Inapplicable
IO_000012 : Pass
IO_000011 : Inapplicable
IO_000010 : Pass
IO_000009 : Pass
IO_000034 : Pass

Pin/Rules : VGA_G[4]
IO_000002 : Inapplicable
IO_000003 : Pass
IO_000001 : Pass
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Pass
IO_000008 : Inapplicable
IO_000022 : Inapplicable
IO_000021 : Inapplicable
IO_000046 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Pass
IO_000026 : Pass
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000047 : Inapplicable
IO_000020 : Inapplicable
IO_000019 : Pass
IO_000018 : Inapplicable
IO_000015 : Inapplicable
IO_000014 : Inapplicable
IO_000013 : Inapplicable
IO_000012 : Pass
IO_000011 : Inapplicable
IO_000010 : Pass
IO_000009 : Pass
IO_000034 : Pass

Pin/Rules : VGA_G[5]
IO_000002 : Inapplicable
IO_000003 : Pass
IO_000001 : Pass
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Pass
IO_000008 : Inapplicable
IO_000022 : Inapplicable
IO_000021 : Inapplicable
IO_000046 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Pass
IO_000026 : Pass
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000047 : Inapplicable
IO_000020 : Inapplicable
IO_000019 : Pass
IO_000018 : Inapplicable
IO_000015 : Inapplicable
IO_000014 : Inapplicable
IO_000013 : Inapplicable
IO_000012 : Pass
IO_000011 : Inapplicable
IO_000010 : Pass
IO_000009 : Pass
IO_000034 : Pass

Pin/Rules : VGA_G[6]
IO_000002 : Inapplicable
IO_000003 : Pass
IO_000001 : Pass
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Pass
IO_000008 : Inapplicable
IO_000022 : Inapplicable
IO_000021 : Inapplicable
IO_000046 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Pass
IO_000026 : Pass
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000047 : Inapplicable
IO_000020 : Inapplicable
IO_000019 : Pass
IO_000018 : Inapplicable
IO_000015 : Inapplicable
IO_000014 : Inapplicable
IO_000013 : Inapplicable
IO_000012 : Pass
IO_000011 : Inapplicable
IO_000010 : Pass
IO_000009 : Pass
IO_000034 : Pass

Pin/Rules : VGA_G[7]
IO_000002 : Inapplicable
IO_000003 : Pass
IO_000001 : Pass
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Pass
IO_000008 : Inapplicable
IO_000022 : Inapplicable
IO_000021 : Inapplicable
IO_000046 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Pass
IO_000026 : Pass
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000047 : Inapplicable
IO_000020 : Inapplicable
IO_000019 : Pass
IO_000018 : Inapplicable
IO_000015 : Inapplicable
IO_000014 : Inapplicable
IO_000013 : Inapplicable
IO_000012 : Pass
IO_000011 : Inapplicable
IO_000010 : Pass
IO_000009 : Pass
IO_000034 : Pass

Pin/Rules : VGA_HS
IO_000002 : Inapplicable
IO_000003 : Pass
IO_000001 : Pass
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Pass
IO_000008 : Inapplicable
IO_000022 : Inapplicable
IO_000021 : Inapplicable
IO_000046 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Pass
IO_000026 : Pass
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000047 : Inapplicable
IO_000020 : Inapplicable
IO_000019 : Pass
IO_000018 : Inapplicable
IO_000015 : Inapplicable
IO_000014 : Inapplicable
IO_000013 : Inapplicable
IO_000012 : Pass
IO_000011 : Inapplicable
IO_000010 : Pass
IO_000009 : Pass
IO_000034 : Pass

Pin/Rules : VGA_R[0]
IO_000002 : Inapplicable
IO_000003 : Pass
IO_000001 : Pass
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Pass
IO_000008 : Inapplicable
IO_000022 : Inapplicable
IO_000021 : Inapplicable
IO_000046 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Pass
IO_000026 : Pass
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000047 : Inapplicable
IO_000020 : Inapplicable
IO_000019 : Pass
IO_000018 : Inapplicable
IO_000015 : Inapplicable
IO_000014 : Inapplicable
IO_000013 : Inapplicable
IO_000012 : Pass
IO_000011 : Inapplicable
IO_000010 : Pass
IO_000009 : Pass
IO_000034 : Pass

Pin/Rules : VGA_R[1]
IO_000002 : Inapplicable
IO_000003 : Pass
IO_000001 : Pass
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Pass
IO_000008 : Inapplicable
IO_000022 : Inapplicable
IO_000021 : Inapplicable
IO_000046 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Pass
IO_000026 : Pass
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000047 : Inapplicable
IO_000020 : Inapplicable
IO_000019 : Pass
IO_000018 : Inapplicable
IO_000015 : Inapplicable
IO_000014 : Inapplicable
IO_000013 : Inapplicable
IO_000012 : Pass
IO_000011 : Inapplicable
IO_000010 : Pass
IO_000009 : Pass
IO_000034 : Pass

Pin/Rules : VGA_R[2]
IO_000002 : Inapplicable
IO_000003 : Pass
IO_000001 : Pass
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Pass
IO_000008 : Inapplicable
IO_000022 : Inapplicable
IO_000021 : Inapplicable
IO_000046 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Pass
IO_000026 : Pass
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000047 : Inapplicable
IO_000020 : Inapplicable
IO_000019 : Pass
IO_000018 : Inapplicable
IO_000015 : Inapplicable
IO_000014 : Inapplicable
IO_000013 : Inapplicable
IO_000012 : Pass
IO_000011 : Inapplicable
IO_000010 : Pass
IO_000009 : Pass
IO_000034 : Pass

Pin/Rules : VGA_R[3]
IO_000002 : Inapplicable
IO_000003 : Pass
IO_000001 : Pass
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Pass
IO_000008 : Inapplicable
IO_000022 : Inapplicable
IO_000021 : Inapplicable
IO_000046 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Pass
IO_000026 : Pass
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000047 : Inapplicable
IO_000020 : Inapplicable
IO_000019 : Pass
IO_000018 : Inapplicable
IO_000015 : Inapplicable
IO_000014 : Inapplicable
IO_000013 : Inapplicable
IO_000012 : Pass
IO_000011 : Inapplicable
IO_000010 : Pass
IO_000009 : Pass
IO_000034 : Pass

Pin/Rules : VGA_R[4]
IO_000002 : Inapplicable
IO_000003 : Pass
IO_000001 : Pass
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Pass
IO_000008 : Inapplicable
IO_000022 : Inapplicable
IO_000021 : Inapplicable
IO_000046 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Pass
IO_000026 : Pass
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000047 : Inapplicable
IO_000020 : Inapplicable
IO_000019 : Pass
IO_000018 : Inapplicable
IO_000015 : Inapplicable
IO_000014 : Inapplicable
IO_000013 : Inapplicable
IO_000012 : Pass
IO_000011 : Inapplicable
IO_000010 : Pass
IO_000009 : Pass
IO_000034 : Pass

Pin/Rules : VGA_R[5]
IO_000002 : Inapplicable
IO_000003 : Pass
IO_000001 : Pass
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Pass
IO_000008 : Inapplicable
IO_000022 : Inapplicable
IO_000021 : Inapplicable
IO_000046 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Pass
IO_000026 : Pass
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000047 : Inapplicable
IO_000020 : Inapplicable
IO_000019 : Pass
IO_000018 : Inapplicable
IO_000015 : Inapplicable
IO_000014 : Inapplicable
IO_000013 : Inapplicable
IO_000012 : Pass
IO_000011 : Inapplicable
IO_000010 : Pass
IO_000009 : Pass
IO_000034 : Pass

Pin/Rules : VGA_R[6]
IO_000002 : Inapplicable
IO_000003 : Pass
IO_000001 : Pass
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Pass
IO_000008 : Inapplicable
IO_000022 : Inapplicable
IO_000021 : Inapplicable
IO_000046 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Pass
IO_000026 : Pass
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000047 : Inapplicable
IO_000020 : Inapplicable
IO_000019 : Pass
IO_000018 : Inapplicable
IO_000015 : Inapplicable
IO_000014 : Inapplicable
IO_000013 : Inapplicable
IO_000012 : Pass
IO_000011 : Inapplicable
IO_000010 : Pass
IO_000009 : Pass
IO_000034 : Pass

Pin/Rules : VGA_R[7]
IO_000002 : Inapplicable
IO_000003 : Pass
IO_000001 : Pass
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Pass
IO_000008 : Inapplicable
IO_000022 : Inapplicable
IO_000021 : Inapplicable
IO_000046 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Pass
IO_000026 : Pass
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000047 : Inapplicable
IO_000020 : Inapplicable
IO_000019 : Pass
IO_000018 : Inapplicable
IO_000015 : Inapplicable
IO_000014 : Inapplicable
IO_000013 : Inapplicable
IO_000012 : Pass
IO_000011 : Inapplicable
IO_000010 : Pass
IO_000009 : Pass
IO_000034 : Pass

Pin/Rules : VGA_SYNC_N
IO_000002 : Inapplicable
IO_000003 : Pass
IO_000001 : Pass
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Pass
IO_000008 : Inapplicable
IO_000022 : Inapplicable
IO_000021 : Inapplicable
IO_000046 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Pass
IO_000026 : Pass
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000047 : Inapplicable
IO_000020 : Inapplicable
IO_000019 : Pass
IO_000018 : Inapplicable
IO_000015 : Inapplicable
IO_000014 : Inapplicable
IO_000013 : Inapplicable
IO_000012 : Pass
IO_000011 : Inapplicable
IO_000010 : Pass
IO_000009 : Pass
IO_000034 : Pass

Pin/Rules : VGA_VS
IO_000002 : Inapplicable
IO_000003 : Pass
IO_000001 : Pass
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Pass
IO_000008 : Inapplicable
IO_000022 : Inapplicable
IO_000021 : Inapplicable
IO_000046 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Pass
IO_000026 : Pass
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000047 : Inapplicable
IO_000020 : Inapplicable
IO_000019 : Pass
IO_000018 : Inapplicable
IO_000015 : Inapplicable
IO_000014 : Inapplicable
IO_000013 : Inapplicable
IO_000012 : Pass
IO_000011 : Inapplicable
IO_000010 : Pass
IO_000009 : Pass
IO_000034 : Pass

Pin/Rules : DRAM_DQ[0]
IO_000002 : Pass
IO_000003 : Pass
IO_000001 : Pass
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Pass
IO_000008 : Inapplicable
IO_000022 : Inapplicable
IO_000021 : Inapplicable
IO_000046 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Pass
IO_000026 : Pass
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000047 : Inapplicable
IO_000020 : Inapplicable
IO_000019 : Pass
IO_000018 : Inapplicable
IO_000015 : Inapplicable
IO_000014 : Inapplicable
IO_000013 : Inapplicable
IO_000012 : Pass
IO_000011 : Inapplicable
IO_000010 : Pass
IO_000009 : Pass
IO_000034 : Pass

Pin/Rules : DRAM_DQ[1]
IO_000002 : Pass
IO_000003 : Pass
IO_000001 : Pass
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Pass
IO_000008 : Inapplicable
IO_000022 : Inapplicable
IO_000021 : Inapplicable
IO_000046 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Pass
IO_000026 : Pass
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000047 : Inapplicable
IO_000020 : Inapplicable
IO_000019 : Pass
IO_000018 : Inapplicable
IO_000015 : Inapplicable
IO_000014 : Inapplicable
IO_000013 : Inapplicable
IO_000012 : Pass
IO_000011 : Inapplicable
IO_000010 : Pass
IO_000009 : Pass
IO_000034 : Pass

Pin/Rules : DRAM_DQ[2]
IO_000002 : Pass
IO_000003 : Pass
IO_000001 : Pass
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Pass
IO_000008 : Inapplicable
IO_000022 : Inapplicable
IO_000021 : Inapplicable
IO_000046 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Pass
IO_000026 : Pass
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000047 : Inapplicable
IO_000020 : Inapplicable
IO_000019 : Pass
IO_000018 : Inapplicable
IO_000015 : Inapplicable
IO_000014 : Inapplicable
IO_000013 : Inapplicable
IO_000012 : Pass
IO_000011 : Inapplicable
IO_000010 : Pass
IO_000009 : Pass
IO_000034 : Pass

Pin/Rules : DRAM_DQ[3]
IO_000002 : Pass
IO_000003 : Pass
IO_000001 : Pass
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Pass
IO_000008 : Inapplicable
IO_000022 : Inapplicable
IO_000021 : Inapplicable
IO_000046 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Pass
IO_000026 : Pass
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000047 : Inapplicable
IO_000020 : Inapplicable
IO_000019 : Pass
IO_000018 : Inapplicable
IO_000015 : Inapplicable
IO_000014 : Inapplicable
IO_000013 : Inapplicable
IO_000012 : Pass
IO_000011 : Inapplicable
IO_000010 : Pass
IO_000009 : Pass
IO_000034 : Pass

Pin/Rules : DRAM_DQ[4]
IO_000002 : Pass
IO_000003 : Pass
IO_000001 : Pass
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Pass
IO_000008 : Inapplicable
IO_000022 : Inapplicable
IO_000021 : Inapplicable
IO_000046 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Pass
IO_000026 : Pass
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000047 : Inapplicable
IO_000020 : Inapplicable
IO_000019 : Pass
IO_000018 : Inapplicable
IO_000015 : Inapplicable
IO_000014 : Inapplicable
IO_000013 : Inapplicable
IO_000012 : Pass
IO_000011 : Inapplicable
IO_000010 : Pass
IO_000009 : Pass
IO_000034 : Pass

Pin/Rules : DRAM_DQ[5]
IO_000002 : Pass
IO_000003 : Pass
IO_000001 : Pass
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Pass
IO_000008 : Inapplicable
IO_000022 : Inapplicable
IO_000021 : Inapplicable
IO_000046 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Pass
IO_000026 : Pass
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000047 : Inapplicable
IO_000020 : Inapplicable
IO_000019 : Pass
IO_000018 : Inapplicable
IO_000015 : Inapplicable
IO_000014 : Inapplicable
IO_000013 : Inapplicable
IO_000012 : Pass
IO_000011 : Inapplicable
IO_000010 : Pass
IO_000009 : Pass
IO_000034 : Pass

Pin/Rules : DRAM_DQ[6]
IO_000002 : Pass
IO_000003 : Pass
IO_000001 : Pass
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Pass
IO_000008 : Inapplicable
IO_000022 : Inapplicable
IO_000021 : Inapplicable
IO_000046 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Pass
IO_000026 : Pass
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000047 : Inapplicable
IO_000020 : Inapplicable
IO_000019 : Pass
IO_000018 : Inapplicable
IO_000015 : Inapplicable
IO_000014 : Inapplicable
IO_000013 : Inapplicable
IO_000012 : Pass
IO_000011 : Inapplicable
IO_000010 : Pass
IO_000009 : Pass
IO_000034 : Pass

Pin/Rules : DRAM_DQ[7]
IO_000002 : Pass
IO_000003 : Pass
IO_000001 : Pass
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Pass
IO_000008 : Inapplicable
IO_000022 : Inapplicable
IO_000021 : Inapplicable
IO_000046 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Pass
IO_000026 : Pass
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000047 : Inapplicable
IO_000020 : Inapplicable
IO_000019 : Pass
IO_000018 : Inapplicable
IO_000015 : Inapplicable
IO_000014 : Inapplicable
IO_000013 : Inapplicable
IO_000012 : Pass
IO_000011 : Inapplicable
IO_000010 : Pass
IO_000009 : Pass
IO_000034 : Pass

Pin/Rules : DRAM_DQ[8]
IO_000002 : Pass
IO_000003 : Pass
IO_000001 : Pass
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Pass
IO_000008 : Inapplicable
IO_000022 : Inapplicable
IO_000021 : Inapplicable
IO_000046 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Pass
IO_000026 : Pass
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000047 : Inapplicable
IO_000020 : Inapplicable
IO_000019 : Pass
IO_000018 : Inapplicable
IO_000015 : Inapplicable
IO_000014 : Inapplicable
IO_000013 : Inapplicable
IO_000012 : Pass
IO_000011 : Inapplicable
IO_000010 : Pass
IO_000009 : Pass
IO_000034 : Pass

Pin/Rules : DRAM_DQ[9]
IO_000002 : Pass
IO_000003 : Pass
IO_000001 : Pass
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Pass
IO_000008 : Inapplicable
IO_000022 : Inapplicable
IO_000021 : Inapplicable
IO_000046 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Pass
IO_000026 : Pass
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000047 : Inapplicable
IO_000020 : Inapplicable
IO_000019 : Pass
IO_000018 : Inapplicable
IO_000015 : Inapplicable
IO_000014 : Inapplicable
IO_000013 : Inapplicable
IO_000012 : Pass
IO_000011 : Inapplicable
IO_000010 : Pass
IO_000009 : Pass
IO_000034 : Pass

Pin/Rules : DRAM_DQ[10]
IO_000002 : Pass
IO_000003 : Pass
IO_000001 : Pass
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Pass
IO_000008 : Inapplicable
IO_000022 : Inapplicable
IO_000021 : Inapplicable
IO_000046 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Pass
IO_000026 : Pass
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000047 : Inapplicable
IO_000020 : Inapplicable
IO_000019 : Pass
IO_000018 : Inapplicable
IO_000015 : Inapplicable
IO_000014 : Inapplicable
IO_000013 : Inapplicable
IO_000012 : Pass
IO_000011 : Inapplicable
IO_000010 : Pass
IO_000009 : Pass
IO_000034 : Pass

Pin/Rules : DRAM_DQ[11]
IO_000002 : Pass
IO_000003 : Pass
IO_000001 : Pass
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Pass
IO_000008 : Inapplicable
IO_000022 : Inapplicable
IO_000021 : Inapplicable
IO_000046 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Pass
IO_000026 : Pass
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000047 : Inapplicable
IO_000020 : Inapplicable
IO_000019 : Pass
IO_000018 : Inapplicable
IO_000015 : Inapplicable
IO_000014 : Inapplicable
IO_000013 : Inapplicable
IO_000012 : Pass
IO_000011 : Inapplicable
IO_000010 : Pass
IO_000009 : Pass
IO_000034 : Pass

Pin/Rules : DRAM_DQ[12]
IO_000002 : Pass
IO_000003 : Pass
IO_000001 : Pass
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Pass
IO_000008 : Inapplicable
IO_000022 : Inapplicable
IO_000021 : Inapplicable
IO_000046 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Pass
IO_000026 : Pass
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000047 : Inapplicable
IO_000020 : Inapplicable
IO_000019 : Pass
IO_000018 : Inapplicable
IO_000015 : Inapplicable
IO_000014 : Inapplicable
IO_000013 : Inapplicable
IO_000012 : Pass
IO_000011 : Inapplicable
IO_000010 : Pass
IO_000009 : Pass
IO_000034 : Pass

Pin/Rules : DRAM_DQ[13]
IO_000002 : Pass
IO_000003 : Pass
IO_000001 : Pass
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Pass
IO_000008 : Inapplicable
IO_000022 : Inapplicable
IO_000021 : Inapplicable
IO_000046 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Pass
IO_000026 : Pass
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000047 : Inapplicable
IO_000020 : Inapplicable
IO_000019 : Pass
IO_000018 : Inapplicable
IO_000015 : Inapplicable
IO_000014 : Inapplicable
IO_000013 : Inapplicable
IO_000012 : Pass
IO_000011 : Inapplicable
IO_000010 : Pass
IO_000009 : Pass
IO_000034 : Pass

Pin/Rules : DRAM_DQ[14]
IO_000002 : Pass
IO_000003 : Pass
IO_000001 : Pass
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Pass
IO_000008 : Inapplicable
IO_000022 : Inapplicable
IO_000021 : Inapplicable
IO_000046 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Pass
IO_000026 : Pass
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000047 : Inapplicable
IO_000020 : Inapplicable
IO_000019 : Pass
IO_000018 : Inapplicable
IO_000015 : Inapplicable
IO_000014 : Inapplicable
IO_000013 : Inapplicable
IO_000012 : Pass
IO_000011 : Inapplicable
IO_000010 : Pass
IO_000009 : Pass
IO_000034 : Pass

Pin/Rules : DRAM_DQ[15]
IO_000002 : Pass
IO_000003 : Pass
IO_000001 : Pass
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Pass
IO_000008 : Inapplicable
IO_000022 : Inapplicable
IO_000021 : Inapplicable
IO_000046 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Pass
IO_000026 : Pass
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000047 : Inapplicable
IO_000020 : Inapplicable
IO_000019 : Pass
IO_000018 : Inapplicable
IO_000015 : Inapplicable
IO_000014 : Inapplicable
IO_000013 : Inapplicable
IO_000012 : Pass
IO_000011 : Inapplicable
IO_000010 : Pass
IO_000009 : Pass
IO_000034 : Pass

Pin/Rules : HPS_DDR3_DQ[0]
IO_000002 : Inapplicable
IO_000003 : Inapplicable
IO_000001 : Inapplicable
IO_000004 : Inapplicable
IO_000005 : Pass
IO_000006 : Pass
IO_000007 : Inapplicable
IO_000008 : Inapplicable
IO_000022 : Inapplicable
IO_000021 : Inapplicable
IO_000046 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Pass
IO_000026 : Pass
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000047 : Inapplicable
IO_000020 : Inapplicable
IO_000019 : Pass
IO_000018 : Inapplicable
IO_000015 : Inapplicable
IO_000014 : Inapplicable
IO_000013 : Inapplicable
IO_000012 : Pass
IO_000011 : Inapplicable
IO_000010 : Pass
IO_000009 : Pass
IO_000034 : Inapplicable

Pin/Rules : HPS_DDR3_DQ[1]
IO_000002 : Inapplicable
IO_000003 : Inapplicable
IO_000001 : Inapplicable
IO_000004 : Inapplicable
IO_000005 : Pass
IO_000006 : Pass
IO_000007 : Inapplicable
IO_000008 : Inapplicable
IO_000022 : Inapplicable
IO_000021 : Inapplicable
IO_000046 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Pass
IO_000026 : Pass
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000047 : Inapplicable
IO_000020 : Inapplicable
IO_000019 : Pass
IO_000018 : Inapplicable
IO_000015 : Inapplicable
IO_000014 : Inapplicable
IO_000013 : Inapplicable
IO_000012 : Pass
IO_000011 : Inapplicable
IO_000010 : Pass
IO_000009 : Pass
IO_000034 : Inapplicable

Pin/Rules : HPS_DDR3_DQ[2]
IO_000002 : Inapplicable
IO_000003 : Inapplicable
IO_000001 : Inapplicable
IO_000004 : Inapplicable
IO_000005 : Pass
IO_000006 : Pass
IO_000007 : Inapplicable
IO_000008 : Inapplicable
IO_000022 : Inapplicable
IO_000021 : Inapplicable
IO_000046 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Pass
IO_000026 : Pass
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000047 : Inapplicable
IO_000020 : Inapplicable
IO_000019 : Pass
IO_000018 : Inapplicable
IO_000015 : Inapplicable
IO_000014 : Inapplicable
IO_000013 : Inapplicable
IO_000012 : Pass
IO_000011 : Inapplicable
IO_000010 : Pass
IO_000009 : Pass
IO_000034 : Inapplicable

Pin/Rules : HPS_DDR3_DQ[3]
IO_000002 : Inapplicable
IO_000003 : Inapplicable
IO_000001 : Inapplicable
IO_000004 : Inapplicable
IO_000005 : Pass
IO_000006 : Pass
IO_000007 : Inapplicable
IO_000008 : Inapplicable
IO_000022 : Inapplicable
IO_000021 : Inapplicable
IO_000046 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Pass
IO_000026 : Pass
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000047 : Inapplicable
IO_000020 : Inapplicable
IO_000019 : Pass
IO_000018 : Inapplicable
IO_000015 : Inapplicable
IO_000014 : Inapplicable
IO_000013 : Inapplicable
IO_000012 : Pass
IO_000011 : Inapplicable
IO_000010 : Pass
IO_000009 : Pass
IO_000034 : Inapplicable

Pin/Rules : HPS_DDR3_DQ[4]
IO_000002 : Inapplicable
IO_000003 : Inapplicable
IO_000001 : Inapplicable
IO_000004 : Inapplicable
IO_000005 : Pass
IO_000006 : Pass
IO_000007 : Inapplicable
IO_000008 : Inapplicable
IO_000022 : Inapplicable
IO_000021 : Inapplicable
IO_000046 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Pass
IO_000026 : Pass
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000047 : Inapplicable
IO_000020 : Inapplicable
IO_000019 : Pass
IO_000018 : Inapplicable
IO_000015 : Inapplicable
IO_000014 : Inapplicable
IO_000013 : Inapplicable
IO_000012 : Pass
IO_000011 : Inapplicable
IO_000010 : Pass
IO_000009 : Pass
IO_000034 : Inapplicable

Pin/Rules : HPS_DDR3_DQ[5]
IO_000002 : Inapplicable
IO_000003 : Inapplicable
IO_000001 : Inapplicable
IO_000004 : Inapplicable
IO_000005 : Pass
IO_000006 : Pass
IO_000007 : Inapplicable
IO_000008 : Inapplicable
IO_000022 : Inapplicable
IO_000021 : Inapplicable
IO_000046 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Pass
IO_000026 : Pass
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000047 : Inapplicable
IO_000020 : Inapplicable
IO_000019 : Pass
IO_000018 : Inapplicable
IO_000015 : Inapplicable
IO_000014 : Inapplicable
IO_000013 : Inapplicable
IO_000012 : Pass
IO_000011 : Inapplicable
IO_000010 : Pass
IO_000009 : Pass
IO_000034 : Inapplicable

Pin/Rules : HPS_DDR3_DQ[6]
IO_000002 : Inapplicable
IO_000003 : Inapplicable
IO_000001 : Inapplicable
IO_000004 : Inapplicable
IO_000005 : Pass
IO_000006 : Pass
IO_000007 : Inapplicable
IO_000008 : Inapplicable
IO_000022 : Inapplicable
IO_000021 : Inapplicable
IO_000046 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Pass
IO_000026 : Pass
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000047 : Inapplicable
IO_000020 : Inapplicable
IO_000019 : Pass
IO_000018 : Inapplicable
IO_000015 : Inapplicable
IO_000014 : Inapplicable
IO_000013 : Inapplicable
IO_000012 : Pass
IO_000011 : Inapplicable
IO_000010 : Pass
IO_000009 : Pass
IO_000034 : Inapplicable

Pin/Rules : HPS_DDR3_DQ[7]
IO_000002 : Inapplicable
IO_000003 : Inapplicable
IO_000001 : Inapplicable
IO_000004 : Inapplicable
IO_000005 : Pass
IO_000006 : Pass
IO_000007 : Inapplicable
IO_000008 : Inapplicable
IO_000022 : Inapplicable
IO_000021 : Inapplicable
IO_000046 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Pass
IO_000026 : Pass
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000047 : Inapplicable
IO_000020 : Inapplicable
IO_000019 : Pass
IO_000018 : Inapplicable
IO_000015 : Inapplicable
IO_000014 : Inapplicable
IO_000013 : Inapplicable
IO_000012 : Pass
IO_000011 : Inapplicable
IO_000010 : Pass
IO_000009 : Pass
IO_000034 : Inapplicable

Pin/Rules : HPS_DDR3_DQ[8]
IO_000002 : Inapplicable
IO_000003 : Inapplicable
IO_000001 : Inapplicable
IO_000004 : Inapplicable
IO_000005 : Pass
IO_000006 : Pass
IO_000007 : Inapplicable
IO_000008 : Inapplicable
IO_000022 : Inapplicable
IO_000021 : Inapplicable
IO_000046 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Pass
IO_000026 : Pass
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000047 : Inapplicable
IO_000020 : Inapplicable
IO_000019 : Pass
IO_000018 : Inapplicable
IO_000015 : Inapplicable
IO_000014 : Inapplicable
IO_000013 : Inapplicable
IO_000012 : Pass
IO_000011 : Inapplicable
IO_000010 : Pass
IO_000009 : Pass
IO_000034 : Inapplicable

Pin/Rules : HPS_DDR3_DQ[9]
IO_000002 : Inapplicable
IO_000003 : Inapplicable
IO_000001 : Inapplicable
IO_000004 : Inapplicable
IO_000005 : Pass
IO_000006 : Pass
IO_000007 : Inapplicable
IO_000008 : Inapplicable
IO_000022 : Inapplicable
IO_000021 : Inapplicable
IO_000046 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Pass
IO_000026 : Pass
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000047 : Inapplicable
IO_000020 : Inapplicable
IO_000019 : Pass
IO_000018 : Inapplicable
IO_000015 : Inapplicable
IO_000014 : Inapplicable
IO_000013 : Inapplicable
IO_000012 : Pass
IO_000011 : Inapplicable
IO_000010 : Pass
IO_000009 : Pass
IO_000034 : Inapplicable

Pin/Rules : HPS_DDR3_DQ[10]
IO_000002 : Inapplicable
IO_000003 : Inapplicable
IO_000001 : Inapplicable
IO_000004 : Inapplicable
IO_000005 : Pass
IO_000006 : Pass
IO_000007 : Inapplicable
IO_000008 : Inapplicable
IO_000022 : Inapplicable
IO_000021 : Inapplicable
IO_000046 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Pass
IO_000026 : Pass
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000047 : Inapplicable
IO_000020 : Inapplicable
IO_000019 : Pass
IO_000018 : Inapplicable
IO_000015 : Inapplicable
IO_000014 : Inapplicable
IO_000013 : Inapplicable
IO_000012 : Pass
IO_000011 : Inapplicable
IO_000010 : Pass
IO_000009 : Pass
IO_000034 : Inapplicable

Pin/Rules : HPS_DDR3_DQ[11]
IO_000002 : Inapplicable
IO_000003 : Inapplicable
IO_000001 : Inapplicable
IO_000004 : Inapplicable
IO_000005 : Pass
IO_000006 : Pass
IO_000007 : Inapplicable
IO_000008 : Inapplicable
IO_000022 : Inapplicable
IO_000021 : Inapplicable
IO_000046 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Pass
IO_000026 : Pass
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000047 : Inapplicable
IO_000020 : Inapplicable
IO_000019 : Pass
IO_000018 : Inapplicable
IO_000015 : Inapplicable
IO_000014 : Inapplicable
IO_000013 : Inapplicable
IO_000012 : Pass
IO_000011 : Inapplicable
IO_000010 : Pass
IO_000009 : Pass
IO_000034 : Inapplicable

Pin/Rules : HPS_DDR3_DQ[12]
IO_000002 : Inapplicable
IO_000003 : Inapplicable
IO_000001 : Inapplicable
IO_000004 : Inapplicable
IO_000005 : Pass
IO_000006 : Pass
IO_000007 : Inapplicable
IO_000008 : Inapplicable
IO_000022 : Inapplicable
IO_000021 : Inapplicable
IO_000046 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Pass
IO_000026 : Pass
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000047 : Inapplicable
IO_000020 : Inapplicable
IO_000019 : Pass
IO_000018 : Inapplicable
IO_000015 : Inapplicable
IO_000014 : Inapplicable
IO_000013 : Inapplicable
IO_000012 : Pass
IO_000011 : Inapplicable
IO_000010 : Pass
IO_000009 : Pass
IO_000034 : Inapplicable

Pin/Rules : HPS_DDR3_DQ[13]
IO_000002 : Inapplicable
IO_000003 : Inapplicable
IO_000001 : Inapplicable
IO_000004 : Inapplicable
IO_000005 : Pass
IO_000006 : Pass
IO_000007 : Inapplicable
IO_000008 : Inapplicable
IO_000022 : Inapplicable
IO_000021 : Inapplicable
IO_000046 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Pass
IO_000026 : Pass
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000047 : Inapplicable
IO_000020 : Inapplicable
IO_000019 : Pass
IO_000018 : Inapplicable
IO_000015 : Inapplicable
IO_000014 : Inapplicable
IO_000013 : Inapplicable
IO_000012 : Pass
IO_000011 : Inapplicable
IO_000010 : Pass
IO_000009 : Pass
IO_000034 : Inapplicable

Pin/Rules : HPS_DDR3_DQ[14]
IO_000002 : Inapplicable
IO_000003 : Inapplicable
IO_000001 : Inapplicable
IO_000004 : Inapplicable
IO_000005 : Pass
IO_000006 : Pass
IO_000007 : Inapplicable
IO_000008 : Inapplicable
IO_000022 : Inapplicable
IO_000021 : Inapplicable
IO_000046 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Pass
IO_000026 : Pass
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000047 : Inapplicable
IO_000020 : Inapplicable
IO_000019 : Pass
IO_000018 : Inapplicable
IO_000015 : Inapplicable
IO_000014 : Inapplicable
IO_000013 : Inapplicable
IO_000012 : Pass
IO_000011 : Inapplicable
IO_000010 : Pass
IO_000009 : Pass
IO_000034 : Inapplicable

Pin/Rules : HPS_DDR3_DQ[15]
IO_000002 : Inapplicable
IO_000003 : Inapplicable
IO_000001 : Inapplicable
IO_000004 : Inapplicable
IO_000005 : Pass
IO_000006 : Pass
IO_000007 : Inapplicable
IO_000008 : Inapplicable
IO_000022 : Inapplicable
IO_000021 : Inapplicable
IO_000046 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Pass
IO_000026 : Pass
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000047 : Inapplicable
IO_000020 : Inapplicable
IO_000019 : Pass
IO_000018 : Inapplicable
IO_000015 : Inapplicable
IO_000014 : Inapplicable
IO_000013 : Inapplicable
IO_000012 : Pass
IO_000011 : Inapplicable
IO_000010 : Pass
IO_000009 : Pass
IO_000034 : Inapplicable

Pin/Rules : HPS_DDR3_DQ[16]
IO_000002 : Inapplicable
IO_000003 : Inapplicable
IO_000001 : Inapplicable
IO_000004 : Inapplicable
IO_000005 : Pass
IO_000006 : Pass
IO_000007 : Inapplicable
IO_000008 : Inapplicable
IO_000022 : Inapplicable
IO_000021 : Inapplicable
IO_000046 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Pass
IO_000026 : Pass
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000047 : Inapplicable
IO_000020 : Inapplicable
IO_000019 : Pass
IO_000018 : Inapplicable
IO_000015 : Inapplicable
IO_000014 : Inapplicable
IO_000013 : Inapplicable
IO_000012 : Pass
IO_000011 : Inapplicable
IO_000010 : Pass
IO_000009 : Pass
IO_000034 : Inapplicable

Pin/Rules : HPS_DDR3_DQ[17]
IO_000002 : Inapplicable
IO_000003 : Inapplicable
IO_000001 : Inapplicable
IO_000004 : Inapplicable
IO_000005 : Pass
IO_000006 : Pass
IO_000007 : Inapplicable
IO_000008 : Inapplicable
IO_000022 : Inapplicable
IO_000021 : Inapplicable
IO_000046 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Pass
IO_000026 : Pass
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000047 : Inapplicable
IO_000020 : Inapplicable
IO_000019 : Pass
IO_000018 : Inapplicable
IO_000015 : Inapplicable
IO_000014 : Inapplicable
IO_000013 : Inapplicable
IO_000012 : Pass
IO_000011 : Inapplicable
IO_000010 : Pass
IO_000009 : Pass
IO_000034 : Inapplicable

Pin/Rules : HPS_DDR3_DQ[18]
IO_000002 : Inapplicable
IO_000003 : Inapplicable
IO_000001 : Inapplicable
IO_000004 : Inapplicable
IO_000005 : Pass
IO_000006 : Pass
IO_000007 : Inapplicable
IO_000008 : Inapplicable
IO_000022 : Inapplicable
IO_000021 : Inapplicable
IO_000046 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Pass
IO_000026 : Pass
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000047 : Inapplicable
IO_000020 : Inapplicable
IO_000019 : Pass
IO_000018 : Inapplicable
IO_000015 : Inapplicable
IO_000014 : Inapplicable
IO_000013 : Inapplicable
IO_000012 : Pass
IO_000011 : Inapplicable
IO_000010 : Pass
IO_000009 : Pass
IO_000034 : Inapplicable

Pin/Rules : HPS_DDR3_DQ[19]
IO_000002 : Inapplicable
IO_000003 : Inapplicable
IO_000001 : Inapplicable
IO_000004 : Inapplicable
IO_000005 : Pass
IO_000006 : Pass
IO_000007 : Inapplicable
IO_000008 : Inapplicable
IO_000022 : Inapplicable
IO_000021 : Inapplicable
IO_000046 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Pass
IO_000026 : Pass
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000047 : Inapplicable
IO_000020 : Inapplicable
IO_000019 : Pass
IO_000018 : Inapplicable
IO_000015 : Inapplicable
IO_000014 : Inapplicable
IO_000013 : Inapplicable
IO_000012 : Pass
IO_000011 : Inapplicable
IO_000010 : Pass
IO_000009 : Pass
IO_000034 : Inapplicable

Pin/Rules : HPS_DDR3_DQ[20]
IO_000002 : Inapplicable
IO_000003 : Inapplicable
IO_000001 : Inapplicable
IO_000004 : Inapplicable
IO_000005 : Pass
IO_000006 : Pass
IO_000007 : Inapplicable
IO_000008 : Inapplicable
IO_000022 : Inapplicable
IO_000021 : Inapplicable
IO_000046 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Pass
IO_000026 : Pass
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000047 : Inapplicable
IO_000020 : Inapplicable
IO_000019 : Pass
IO_000018 : Inapplicable
IO_000015 : Inapplicable
IO_000014 : Inapplicable
IO_000013 : Inapplicable
IO_000012 : Pass
IO_000011 : Inapplicable
IO_000010 : Pass
IO_000009 : Pass
IO_000034 : Inapplicable

Pin/Rules : HPS_DDR3_DQ[21]
IO_000002 : Inapplicable
IO_000003 : Inapplicable
IO_000001 : Inapplicable
IO_000004 : Inapplicable
IO_000005 : Pass
IO_000006 : Pass
IO_000007 : Inapplicable
IO_000008 : Inapplicable
IO_000022 : Inapplicable
IO_000021 : Inapplicable
IO_000046 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Pass
IO_000026 : Pass
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000047 : Inapplicable
IO_000020 : Inapplicable
IO_000019 : Pass
IO_000018 : Inapplicable
IO_000015 : Inapplicable
IO_000014 : Inapplicable
IO_000013 : Inapplicable
IO_000012 : Pass
IO_000011 : Inapplicable
IO_000010 : Pass
IO_000009 : Pass
IO_000034 : Inapplicable

Pin/Rules : HPS_DDR3_DQ[22]
IO_000002 : Inapplicable
IO_000003 : Inapplicable
IO_000001 : Inapplicable
IO_000004 : Inapplicable
IO_000005 : Pass
IO_000006 : Pass
IO_000007 : Inapplicable
IO_000008 : Inapplicable
IO_000022 : Inapplicable
IO_000021 : Inapplicable
IO_000046 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Pass
IO_000026 : Pass
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000047 : Inapplicable
IO_000020 : Inapplicable
IO_000019 : Pass
IO_000018 : Inapplicable
IO_000015 : Inapplicable
IO_000014 : Inapplicable
IO_000013 : Inapplicable
IO_000012 : Pass
IO_000011 : Inapplicable
IO_000010 : Pass
IO_000009 : Pass
IO_000034 : Inapplicable

Pin/Rules : HPS_DDR3_DQ[23]
IO_000002 : Inapplicable
IO_000003 : Inapplicable
IO_000001 : Inapplicable
IO_000004 : Inapplicable
IO_000005 : Pass
IO_000006 : Pass
IO_000007 : Inapplicable
IO_000008 : Inapplicable
IO_000022 : Inapplicable
IO_000021 : Inapplicable
IO_000046 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Pass
IO_000026 : Pass
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000047 : Inapplicable
IO_000020 : Inapplicable
IO_000019 : Pass
IO_000018 : Inapplicable
IO_000015 : Inapplicable
IO_000014 : Inapplicable
IO_000013 : Inapplicable
IO_000012 : Pass
IO_000011 : Inapplicable
IO_000010 : Pass
IO_000009 : Pass
IO_000034 : Inapplicable

Pin/Rules : HPS_DDR3_DQ[24]
IO_000002 : Inapplicable
IO_000003 : Inapplicable
IO_000001 : Inapplicable
IO_000004 : Inapplicable
IO_000005 : Pass
IO_000006 : Pass
IO_000007 : Inapplicable
IO_000008 : Inapplicable
IO_000022 : Inapplicable
IO_000021 : Inapplicable
IO_000046 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Pass
IO_000026 : Pass
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000047 : Inapplicable
IO_000020 : Inapplicable
IO_000019 : Pass
IO_000018 : Inapplicable
IO_000015 : Inapplicable
IO_000014 : Inapplicable
IO_000013 : Inapplicable
IO_000012 : Pass
IO_000011 : Inapplicable
IO_000010 : Pass
IO_000009 : Pass
IO_000034 : Inapplicable

Pin/Rules : HPS_DDR3_DQ[25]
IO_000002 : Inapplicable
IO_000003 : Inapplicable
IO_000001 : Inapplicable
IO_000004 : Inapplicable
IO_000005 : Pass
IO_000006 : Pass
IO_000007 : Inapplicable
IO_000008 : Inapplicable
IO_000022 : Inapplicable
IO_000021 : Inapplicable
IO_000046 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Pass
IO_000026 : Pass
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000047 : Inapplicable
IO_000020 : Inapplicable
IO_000019 : Pass
IO_000018 : Inapplicable
IO_000015 : Inapplicable
IO_000014 : Inapplicable
IO_000013 : Inapplicable
IO_000012 : Pass
IO_000011 : Inapplicable
IO_000010 : Pass
IO_000009 : Pass
IO_000034 : Inapplicable

Pin/Rules : HPS_DDR3_DQ[26]
IO_000002 : Inapplicable
IO_000003 : Inapplicable
IO_000001 : Inapplicable
IO_000004 : Inapplicable
IO_000005 : Pass
IO_000006 : Pass
IO_000007 : Inapplicable
IO_000008 : Inapplicable
IO_000022 : Inapplicable
IO_000021 : Inapplicable
IO_000046 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Pass
IO_000026 : Pass
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000047 : Inapplicable
IO_000020 : Inapplicable
IO_000019 : Pass
IO_000018 : Inapplicable
IO_000015 : Inapplicable
IO_000014 : Inapplicable
IO_000013 : Inapplicable
IO_000012 : Pass
IO_000011 : Inapplicable
IO_000010 : Pass
IO_000009 : Pass
IO_000034 : Inapplicable

Pin/Rules : HPS_DDR3_DQ[27]
IO_000002 : Inapplicable
IO_000003 : Inapplicable
IO_000001 : Inapplicable
IO_000004 : Inapplicable
IO_000005 : Pass
IO_000006 : Pass
IO_000007 : Inapplicable
IO_000008 : Inapplicable
IO_000022 : Inapplicable
IO_000021 : Inapplicable
IO_000046 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Pass
IO_000026 : Pass
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000047 : Inapplicable
IO_000020 : Inapplicable
IO_000019 : Pass
IO_000018 : Inapplicable
IO_000015 : Inapplicable
IO_000014 : Inapplicable
IO_000013 : Inapplicable
IO_000012 : Pass
IO_000011 : Inapplicable
IO_000010 : Pass
IO_000009 : Pass
IO_000034 : Inapplicable

Pin/Rules : HPS_DDR3_DQ[28]
IO_000002 : Inapplicable
IO_000003 : Inapplicable
IO_000001 : Inapplicable
IO_000004 : Inapplicable
IO_000005 : Pass
IO_000006 : Pass
IO_000007 : Inapplicable
IO_000008 : Inapplicable
IO_000022 : Inapplicable
IO_000021 : Inapplicable
IO_000046 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Pass
IO_000026 : Pass
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000047 : Inapplicable
IO_000020 : Inapplicable
IO_000019 : Pass
IO_000018 : Inapplicable
IO_000015 : Inapplicable
IO_000014 : Inapplicable
IO_000013 : Inapplicable
IO_000012 : Pass
IO_000011 : Inapplicable
IO_000010 : Pass
IO_000009 : Pass
IO_000034 : Inapplicable

Pin/Rules : HPS_DDR3_DQ[29]
IO_000002 : Inapplicable
IO_000003 : Inapplicable
IO_000001 : Inapplicable
IO_000004 : Inapplicable
IO_000005 : Pass
IO_000006 : Pass
IO_000007 : Inapplicable
IO_000008 : Inapplicable
IO_000022 : Inapplicable
IO_000021 : Inapplicable
IO_000046 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Pass
IO_000026 : Pass
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000047 : Inapplicable
IO_000020 : Inapplicable
IO_000019 : Pass
IO_000018 : Inapplicable
IO_000015 : Inapplicable
IO_000014 : Inapplicable
IO_000013 : Inapplicable
IO_000012 : Pass
IO_000011 : Inapplicable
IO_000010 : Pass
IO_000009 : Pass
IO_000034 : Inapplicable

Pin/Rules : HPS_DDR3_DQ[30]
IO_000002 : Inapplicable
IO_000003 : Inapplicable
IO_000001 : Inapplicable
IO_000004 : Inapplicable
IO_000005 : Pass
IO_000006 : Pass
IO_000007 : Inapplicable
IO_000008 : Inapplicable
IO_000022 : Inapplicable
IO_000021 : Inapplicable
IO_000046 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Pass
IO_000026 : Pass
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000047 : Inapplicable
IO_000020 : Inapplicable
IO_000019 : Pass
IO_000018 : Inapplicable
IO_000015 : Inapplicable
IO_000014 : Inapplicable
IO_000013 : Inapplicable
IO_000012 : Pass
IO_000011 : Inapplicable
IO_000010 : Pass
IO_000009 : Pass
IO_000034 : Inapplicable

Pin/Rules : HPS_DDR3_DQ[31]
IO_000002 : Inapplicable
IO_000003 : Inapplicable
IO_000001 : Inapplicable
IO_000004 : Inapplicable
IO_000005 : Pass
IO_000006 : Pass
IO_000007 : Inapplicable
IO_000008 : Inapplicable
IO_000022 : Inapplicable
IO_000021 : Inapplicable
IO_000046 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Pass
IO_000026 : Pass
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000047 : Inapplicable
IO_000020 : Inapplicable
IO_000019 : Pass
IO_000018 : Inapplicable
IO_000015 : Inapplicable
IO_000014 : Inapplicable
IO_000013 : Inapplicable
IO_000012 : Pass
IO_000011 : Inapplicable
IO_000010 : Pass
IO_000009 : Pass
IO_000034 : Inapplicable

Pin/Rules : HPS_DDR3_DQS_N[0]
IO_000002 : Inapplicable
IO_000003 : Inapplicable
IO_000001 : Inapplicable
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Inapplicable
IO_000008 : Inapplicable
IO_000022 : Inapplicable
IO_000021 : Inapplicable
IO_000046 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Pass
IO_000026 : Pass
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000047 : Inapplicable
IO_000020 : Inapplicable
IO_000019 : Pass
IO_000018 : Inapplicable
IO_000015 : Inapplicable
IO_000014 : Inapplicable
IO_000013 : Inapplicable
IO_000012 : Pass
IO_000011 : Inapplicable
IO_000010 : Pass
IO_000009 : Pass
IO_000034 : Pass

Pin/Rules : HPS_DDR3_DQS_N[1]
IO_000002 : Inapplicable
IO_000003 : Inapplicable
IO_000001 : Inapplicable
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Inapplicable
IO_000008 : Inapplicable
IO_000022 : Inapplicable
IO_000021 : Inapplicable
IO_000046 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Pass
IO_000026 : Pass
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000047 : Inapplicable
IO_000020 : Inapplicable
IO_000019 : Pass
IO_000018 : Inapplicable
IO_000015 : Inapplicable
IO_000014 : Inapplicable
IO_000013 : Inapplicable
IO_000012 : Pass
IO_000011 : Inapplicable
IO_000010 : Pass
IO_000009 : Pass
IO_000034 : Pass

Pin/Rules : HPS_DDR3_DQS_N[2]
IO_000002 : Inapplicable
IO_000003 : Inapplicable
IO_000001 : Inapplicable
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Inapplicable
IO_000008 : Inapplicable
IO_000022 : Inapplicable
IO_000021 : Inapplicable
IO_000046 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Pass
IO_000026 : Pass
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000047 : Inapplicable
IO_000020 : Inapplicable
IO_000019 : Pass
IO_000018 : Inapplicable
IO_000015 : Inapplicable
IO_000014 : Inapplicable
IO_000013 : Inapplicable
IO_000012 : Pass
IO_000011 : Inapplicable
IO_000010 : Pass
IO_000009 : Pass
IO_000034 : Pass

Pin/Rules : HPS_DDR3_DQS_N[3]
IO_000002 : Inapplicable
IO_000003 : Inapplicable
IO_000001 : Inapplicable
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Inapplicable
IO_000008 : Inapplicable
IO_000022 : Inapplicable
IO_000021 : Inapplicable
IO_000046 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Pass
IO_000026 : Pass
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000047 : Inapplicable
IO_000020 : Inapplicable
IO_000019 : Pass
IO_000018 : Inapplicable
IO_000015 : Inapplicable
IO_000014 : Inapplicable
IO_000013 : Inapplicable
IO_000012 : Pass
IO_000011 : Inapplicable
IO_000010 : Pass
IO_000009 : Pass
IO_000034 : Pass

Pin/Rules : HPS_DDR3_DQS_P[0]
IO_000002 : Inapplicable
IO_000003 : Inapplicable
IO_000001 : Inapplicable
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Inapplicable
IO_000008 : Inapplicable
IO_000022 : Inapplicable
IO_000021 : Inapplicable
IO_000046 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Pass
IO_000026 : Pass
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000047 : Inapplicable
IO_000020 : Inapplicable
IO_000019 : Pass
IO_000018 : Inapplicable
IO_000015 : Inapplicable
IO_000014 : Inapplicable
IO_000013 : Inapplicable
IO_000012 : Pass
IO_000011 : Inapplicable
IO_000010 : Pass
IO_000009 : Pass
IO_000034 : Pass

Pin/Rules : HPS_DDR3_DQS_P[1]
IO_000002 : Inapplicable
IO_000003 : Inapplicable
IO_000001 : Inapplicable
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Inapplicable
IO_000008 : Inapplicable
IO_000022 : Inapplicable
IO_000021 : Inapplicable
IO_000046 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Pass
IO_000026 : Pass
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000047 : Inapplicable
IO_000020 : Inapplicable
IO_000019 : Pass
IO_000018 : Inapplicable
IO_000015 : Inapplicable
IO_000014 : Inapplicable
IO_000013 : Inapplicable
IO_000012 : Pass
IO_000011 : Inapplicable
IO_000010 : Pass
IO_000009 : Pass
IO_000034 : Pass

Pin/Rules : HPS_DDR3_DQS_P[2]
IO_000002 : Inapplicable
IO_000003 : Inapplicable
IO_000001 : Inapplicable
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Inapplicable
IO_000008 : Inapplicable
IO_000022 : Inapplicable
IO_000021 : Inapplicable
IO_000046 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Pass
IO_000026 : Pass
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000047 : Inapplicable
IO_000020 : Inapplicable
IO_000019 : Pass
IO_000018 : Inapplicable
IO_000015 : Inapplicable
IO_000014 : Inapplicable
IO_000013 : Inapplicable
IO_000012 : Pass
IO_000011 : Inapplicable
IO_000010 : Pass
IO_000009 : Pass
IO_000034 : Pass

Pin/Rules : HPS_DDR3_DQS_P[3]
IO_000002 : Inapplicable
IO_000003 : Inapplicable
IO_000001 : Inapplicable
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Inapplicable
IO_000008 : Inapplicable
IO_000022 : Inapplicable
IO_000021 : Inapplicable
IO_000046 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Pass
IO_000026 : Pass
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000047 : Inapplicable
IO_000020 : Inapplicable
IO_000019 : Pass
IO_000018 : Inapplicable
IO_000015 : Inapplicable
IO_000014 : Inapplicable
IO_000013 : Inapplicable
IO_000012 : Pass
IO_000011 : Inapplicable
IO_000010 : Pass
IO_000009 : Pass
IO_000034 : Pass

Pin/Rules : HPS_SD_CMD
IO_000002 : Inapplicable
IO_000003 : Pass
IO_000001 : Pass
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Pass
IO_000008 : Inapplicable
IO_000022 : Inapplicable
IO_000021 : Inapplicable
IO_000046 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Pass
IO_000026 : Pass
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000047 : Inapplicable
IO_000020 : Inapplicable
IO_000019 : Pass
IO_000018 : Inapplicable
IO_000015 : Inapplicable
IO_000014 : Inapplicable
IO_000013 : Inapplicable
IO_000012 : Pass
IO_000011 : Inapplicable
IO_000010 : Pass
IO_000009 : Pass
IO_000034 : Pass

Pin/Rules : HPS_SD_DATA[0]
IO_000002 : Inapplicable
IO_000003 : Pass
IO_000001 : Pass
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Pass
IO_000008 : Inapplicable
IO_000022 : Inapplicable
IO_000021 : Inapplicable
IO_000046 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Pass
IO_000026 : Pass
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000047 : Inapplicable
IO_000020 : Inapplicable
IO_000019 : Pass
IO_000018 : Inapplicable
IO_000015 : Inapplicable
IO_000014 : Inapplicable
IO_000013 : Inapplicable
IO_000012 : Pass
IO_000011 : Inapplicable
IO_000010 : Pass
IO_000009 : Pass
IO_000034 : Pass

Pin/Rules : HPS_SD_DATA[1]
IO_000002 : Inapplicable
IO_000003 : Pass
IO_000001 : Pass
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Pass
IO_000008 : Inapplicable
IO_000022 : Inapplicable
IO_000021 : Inapplicable
IO_000046 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Pass
IO_000026 : Pass
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000047 : Inapplicable
IO_000020 : Inapplicable
IO_000019 : Pass
IO_000018 : Inapplicable
IO_000015 : Inapplicable
IO_000014 : Inapplicable
IO_000013 : Inapplicable
IO_000012 : Pass
IO_000011 : Inapplicable
IO_000010 : Pass
IO_000009 : Pass
IO_000034 : Pass

Pin/Rules : HPS_SD_DATA[2]
IO_000002 : Inapplicable
IO_000003 : Pass
IO_000001 : Pass
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Pass
IO_000008 : Inapplicable
IO_000022 : Inapplicable
IO_000021 : Inapplicable
IO_000046 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Pass
IO_000026 : Pass
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000047 : Inapplicable
IO_000020 : Inapplicable
IO_000019 : Pass
IO_000018 : Inapplicable
IO_000015 : Inapplicable
IO_000014 : Inapplicable
IO_000013 : Inapplicable
IO_000012 : Pass
IO_000011 : Inapplicable
IO_000010 : Pass
IO_000009 : Pass
IO_000034 : Pass

Pin/Rules : HPS_SD_DATA[3]
IO_000002 : Inapplicable
IO_000003 : Pass
IO_000001 : Pass
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Pass
IO_000008 : Inapplicable
IO_000022 : Inapplicable
IO_000021 : Inapplicable
IO_000046 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Pass
IO_000026 : Pass
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000047 : Inapplicable
IO_000020 : Inapplicable
IO_000019 : Pass
IO_000018 : Inapplicable
IO_000015 : Inapplicable
IO_000014 : Inapplicable
IO_000013 : Inapplicable
IO_000012 : Pass
IO_000011 : Inapplicable
IO_000010 : Pass
IO_000009 : Pass
IO_000034 : Pass

Pin/Rules : HPS_USB_DATA[0]
IO_000002 : Inapplicable
IO_000003 : Pass
IO_000001 : Pass
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Pass
IO_000008 : Inapplicable
IO_000022 : Inapplicable
IO_000021 : Inapplicable
IO_000046 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Pass
IO_000026 : Pass
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000047 : Inapplicable
IO_000020 : Inapplicable
IO_000019 : Pass
IO_000018 : Inapplicable
IO_000015 : Inapplicable
IO_000014 : Inapplicable
IO_000013 : Inapplicable
IO_000012 : Pass
IO_000011 : Inapplicable
IO_000010 : Pass
IO_000009 : Pass
IO_000034 : Pass

Pin/Rules : HPS_USB_DATA[1]
IO_000002 : Inapplicable
IO_000003 : Pass
IO_000001 : Pass
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Pass
IO_000008 : Inapplicable
IO_000022 : Inapplicable
IO_000021 : Inapplicable
IO_000046 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Pass
IO_000026 : Pass
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000047 : Inapplicable
IO_000020 : Inapplicable
IO_000019 : Pass
IO_000018 : Inapplicable
IO_000015 : Inapplicable
IO_000014 : Inapplicable
IO_000013 : Inapplicable
IO_000012 : Pass
IO_000011 : Inapplicable
IO_000010 : Pass
IO_000009 : Pass
IO_000034 : Pass

Pin/Rules : HPS_USB_DATA[2]
IO_000002 : Inapplicable
IO_000003 : Pass
IO_000001 : Pass
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Pass
IO_000008 : Inapplicable
IO_000022 : Inapplicable
IO_000021 : Inapplicable
IO_000046 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Pass
IO_000026 : Pass
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000047 : Inapplicable
IO_000020 : Inapplicable
IO_000019 : Pass
IO_000018 : Inapplicable
IO_000015 : Inapplicable
IO_000014 : Inapplicable
IO_000013 : Inapplicable
IO_000012 : Pass
IO_000011 : Inapplicable
IO_000010 : Pass
IO_000009 : Pass
IO_000034 : Pass

Pin/Rules : HPS_USB_DATA[3]
IO_000002 : Inapplicable
IO_000003 : Pass
IO_000001 : Pass
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Pass
IO_000008 : Inapplicable
IO_000022 : Inapplicable
IO_000021 : Inapplicable
IO_000046 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Pass
IO_000026 : Pass
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000047 : Inapplicable
IO_000020 : Inapplicable
IO_000019 : Pass
IO_000018 : Inapplicable
IO_000015 : Inapplicable
IO_000014 : Inapplicable
IO_000013 : Inapplicable
IO_000012 : Pass
IO_000011 : Inapplicable
IO_000010 : Pass
IO_000009 : Pass
IO_000034 : Pass

Pin/Rules : HPS_USB_DATA[4]
IO_000002 : Inapplicable
IO_000003 : Pass
IO_000001 : Pass
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Pass
IO_000008 : Inapplicable
IO_000022 : Inapplicable
IO_000021 : Inapplicable
IO_000046 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Pass
IO_000026 : Pass
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000047 : Inapplicable
IO_000020 : Inapplicable
IO_000019 : Pass
IO_000018 : Inapplicable
IO_000015 : Inapplicable
IO_000014 : Inapplicable
IO_000013 : Inapplicable
IO_000012 : Pass
IO_000011 : Inapplicable
IO_000010 : Pass
IO_000009 : Pass
IO_000034 : Pass

Pin/Rules : HPS_USB_DATA[5]
IO_000002 : Inapplicable
IO_000003 : Pass
IO_000001 : Pass
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Pass
IO_000008 : Inapplicable
IO_000022 : Inapplicable
IO_000021 : Inapplicable
IO_000046 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Pass
IO_000026 : Pass
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000047 : Inapplicable
IO_000020 : Inapplicable
IO_000019 : Pass
IO_000018 : Inapplicable
IO_000015 : Inapplicable
IO_000014 : Inapplicable
IO_000013 : Inapplicable
IO_000012 : Pass
IO_000011 : Inapplicable
IO_000010 : Pass
IO_000009 : Pass
IO_000034 : Pass

Pin/Rules : HPS_USB_DATA[6]
IO_000002 : Inapplicable
IO_000003 : Pass
IO_000001 : Pass
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Pass
IO_000008 : Inapplicable
IO_000022 : Inapplicable
IO_000021 : Inapplicable
IO_000046 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Pass
IO_000026 : Pass
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000047 : Inapplicable
IO_000020 : Inapplicable
IO_000019 : Pass
IO_000018 : Inapplicable
IO_000015 : Inapplicable
IO_000014 : Inapplicable
IO_000013 : Inapplicable
IO_000012 : Pass
IO_000011 : Inapplicable
IO_000010 : Pass
IO_000009 : Pass
IO_000034 : Pass

Pin/Rules : HPS_USB_DATA[7]
IO_000002 : Inapplicable
IO_000003 : Pass
IO_000001 : Pass
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Pass
IO_000008 : Inapplicable
IO_000022 : Inapplicable
IO_000021 : Inapplicable
IO_000046 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Pass
IO_000026 : Pass
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000047 : Inapplicable
IO_000020 : Inapplicable
IO_000019 : Pass
IO_000018 : Inapplicable
IO_000015 : Inapplicable
IO_000014 : Inapplicable
IO_000013 : Inapplicable
IO_000012 : Pass
IO_000011 : Inapplicable
IO_000010 : Pass
IO_000009 : Pass
IO_000034 : Pass

Pin/Rules : HPS_UART_RX
IO_000002 : Inapplicable
IO_000003 : Pass
IO_000001 : Pass
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Pass
IO_000008 : Inapplicable
IO_000022 : Inapplicable
IO_000021 : Inapplicable
IO_000046 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Inapplicable
IO_000026 : Inapplicable
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000047 : Inapplicable
IO_000020 : Inapplicable
IO_000019 : Inapplicable
IO_000018 : Inapplicable
IO_000015 : Inapplicable
IO_000014 : Inapplicable
IO_000013 : Inapplicable
IO_000012 : Inapplicable
IO_000011 : Inapplicable
IO_000010 : Pass
IO_000009 : Pass
IO_000034 : Inapplicable

Pin/Rules : HPS_USB_CLKOUT
IO_000002 : Inapplicable
IO_000003 : Pass
IO_000001 : Pass
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Pass
IO_000008 : Inapplicable
IO_000022 : Inapplicable
IO_000021 : Inapplicable
IO_000046 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Inapplicable
IO_000026 : Inapplicable
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000047 : Inapplicable
IO_000020 : Inapplicable
IO_000019 : Inapplicable
IO_000018 : Inapplicable
IO_000015 : Inapplicable
IO_000014 : Inapplicable
IO_000013 : Inapplicable
IO_000012 : Inapplicable
IO_000011 : Inapplicable
IO_000010 : Pass
IO_000009 : Pass
IO_000034 : Inapplicable

Pin/Rules : HPS_USB_DIR
IO_000002 : Inapplicable
IO_000003 : Pass
IO_000001 : Pass
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Pass
IO_000008 : Inapplicable
IO_000022 : Inapplicable
IO_000021 : Inapplicable
IO_000046 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Inapplicable
IO_000026 : Inapplicable
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000047 : Inapplicable
IO_000020 : Inapplicable
IO_000019 : Inapplicable
IO_000018 : Inapplicable
IO_000015 : Inapplicable
IO_000014 : Inapplicable
IO_000013 : Inapplicable
IO_000012 : Inapplicable
IO_000011 : Inapplicable
IO_000010 : Pass
IO_000009 : Pass
IO_000034 : Inapplicable

Pin/Rules : HPS_USB_NXT
IO_000002 : Inapplicable
IO_000003 : Pass
IO_000001 : Pass
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Pass
IO_000008 : Inapplicable
IO_000022 : Inapplicable
IO_000021 : Inapplicable
IO_000046 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Inapplicable
IO_000026 : Inapplicable
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000047 : Inapplicable
IO_000020 : Inapplicable
IO_000019 : Inapplicable
IO_000018 : Inapplicable
IO_000015 : Inapplicable
IO_000014 : Inapplicable
IO_000013 : Inapplicable
IO_000012 : Inapplicable
IO_000011 : Inapplicable
IO_000010 : Pass
IO_000009 : Pass
IO_000034 : Inapplicable

Pin/Rules : HPS_DDR3_RZQ
IO_000002 : Inapplicable
IO_000003 : Inapplicable
IO_000001 : Inapplicable
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Inapplicable
IO_000008 : Inapplicable
IO_000022 : Inapplicable
IO_000021 : Inapplicable
IO_000046 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Inapplicable
IO_000026 : Inapplicable
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000047 : Inapplicable
IO_000020 : Inapplicable
IO_000019 : Inapplicable
IO_000018 : Inapplicable
IO_000015 : Inapplicable
IO_000014 : Inapplicable
IO_000013 : Inapplicable
IO_000012 : Inapplicable
IO_000011 : Inapplicable
IO_000010 : Pass
IO_000009 : Pass
IO_000034 : Inapplicable

Pin/Rules : CLOCK_50
IO_000002 : Inapplicable
IO_000003 : Pass
IO_000001 : Pass
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Pass
IO_000008 : Inapplicable
IO_000022 : Inapplicable
IO_000021 : Inapplicable
IO_000046 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Inapplicable
IO_000026 : Inapplicable
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000047 : Inapplicable
IO_000020 : Inapplicable
IO_000019 : Inapplicable
IO_000018 : Inapplicable
IO_000015 : Inapplicable
IO_000014 : Inapplicable
IO_000013 : Inapplicable
IO_000012 : Inapplicable
IO_000011 : Inapplicable
IO_000010 : Pass
IO_000009 : Pass
IO_000034 : Inapplicable

Pin/Rules : SW[0]
IO_000002 : Inapplicable
IO_000003 : Pass
IO_000001 : Pass
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Pass
IO_000008 : Inapplicable
IO_000022 : Inapplicable
IO_000021 : Inapplicable
IO_000046 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Inapplicable
IO_000026 : Inapplicable
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000047 : Inapplicable
IO_000020 : Inapplicable
IO_000019 : Inapplicable
IO_000018 : Inapplicable
IO_000015 : Inapplicable
IO_000014 : Inapplicable
IO_000013 : Inapplicable
IO_000012 : Inapplicable
IO_000011 : Inapplicable
IO_000010 : Pass
IO_000009 : Pass
IO_000034 : Inapplicable

Pin/Rules : SW[1]
IO_000002 : Inapplicable
IO_000003 : Pass
IO_000001 : Pass
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Pass
IO_000008 : Inapplicable
IO_000022 : Inapplicable
IO_000021 : Inapplicable
IO_000046 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Inapplicable
IO_000026 : Inapplicable
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000047 : Inapplicable
IO_000020 : Inapplicable
IO_000019 : Inapplicable
IO_000018 : Inapplicable
IO_000015 : Inapplicable
IO_000014 : Inapplicable
IO_000013 : Inapplicable
IO_000012 : Inapplicable
IO_000011 : Inapplicable
IO_000010 : Pass
IO_000009 : Pass
IO_000034 : Inapplicable

Pin/Rules : SW[2]
IO_000002 : Inapplicable
IO_000003 : Pass
IO_000001 : Pass
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Pass
IO_000008 : Inapplicable
IO_000022 : Inapplicable
IO_000021 : Inapplicable
IO_000046 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Inapplicable
IO_000026 : Inapplicable
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000047 : Inapplicable
IO_000020 : Inapplicable
IO_000019 : Inapplicable
IO_000018 : Inapplicable
IO_000015 : Inapplicable
IO_000014 : Inapplicable
IO_000013 : Inapplicable
IO_000012 : Inapplicable
IO_000011 : Inapplicable
IO_000010 : Pass
IO_000009 : Pass
IO_000034 : Inapplicable

Pin/Rules : SW[3]
IO_000002 : Inapplicable
IO_000003 : Pass
IO_000001 : Pass
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Pass
IO_000008 : Inapplicable
IO_000022 : Inapplicable
IO_000021 : Inapplicable
IO_000046 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Inapplicable
IO_000026 : Inapplicable
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000047 : Inapplicable
IO_000020 : Inapplicable
IO_000019 : Inapplicable
IO_000018 : Inapplicable
IO_000015 : Inapplicable
IO_000014 : Inapplicable
IO_000013 : Inapplicable
IO_000012 : Inapplicable
IO_000011 : Inapplicable
IO_000010 : Pass
IO_000009 : Pass
IO_000034 : Inapplicable

Pin/Rules : SW[4]
IO_000002 : Inapplicable
IO_000003 : Pass
IO_000001 : Pass
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Pass
IO_000008 : Inapplicable
IO_000022 : Inapplicable
IO_000021 : Inapplicable
IO_000046 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Inapplicable
IO_000026 : Inapplicable
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000047 : Inapplicable
IO_000020 : Inapplicable
IO_000019 : Inapplicable
IO_000018 : Inapplicable
IO_000015 : Inapplicable
IO_000014 : Inapplicable
IO_000013 : Inapplicable
IO_000012 : Inapplicable
IO_000011 : Inapplicable
IO_000010 : Pass
IO_000009 : Pass
IO_000034 : Inapplicable

Pin/Rules : SW[5]
IO_000002 : Inapplicable
IO_000003 : Pass
IO_000001 : Pass
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Pass
IO_000008 : Inapplicable
IO_000022 : Inapplicable
IO_000021 : Inapplicable
IO_000046 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Inapplicable
IO_000026 : Inapplicable
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000047 : Inapplicable
IO_000020 : Inapplicable
IO_000019 : Inapplicable
IO_000018 : Inapplicable
IO_000015 : Inapplicable
IO_000014 : Inapplicable
IO_000013 : Inapplicable
IO_000012 : Inapplicable
IO_000011 : Inapplicable
IO_000010 : Pass
IO_000009 : Pass
IO_000034 : Inapplicable

Pin/Rules : SW[6]
IO_000002 : Inapplicable
IO_000003 : Pass
IO_000001 : Pass
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Pass
IO_000008 : Inapplicable
IO_000022 : Inapplicable
IO_000021 : Inapplicable
IO_000046 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Inapplicable
IO_000026 : Inapplicable
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000047 : Inapplicable
IO_000020 : Inapplicable
IO_000019 : Inapplicable
IO_000018 : Inapplicable
IO_000015 : Inapplicable
IO_000014 : Inapplicable
IO_000013 : Inapplicable
IO_000012 : Inapplicable
IO_000011 : Inapplicable
IO_000010 : Pass
IO_000009 : Pass
IO_000034 : Inapplicable

Pin/Rules : SW[7]
IO_000002 : Inapplicable
IO_000003 : Pass
IO_000001 : Pass
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Pass
IO_000008 : Inapplicable
IO_000022 : Inapplicable
IO_000021 : Inapplicable
IO_000046 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Inapplicable
IO_000026 : Inapplicable
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000047 : Inapplicable
IO_000020 : Inapplicable
IO_000019 : Inapplicable
IO_000018 : Inapplicable
IO_000015 : Inapplicable
IO_000014 : Inapplicable
IO_000013 : Inapplicable
IO_000012 : Inapplicable
IO_000011 : Inapplicable
IO_000010 : Pass
IO_000009 : Pass
IO_000034 : Inapplicable

Pin/Rules : SW[8]
IO_000002 : Inapplicable
IO_000003 : Pass
IO_000001 : Pass
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Pass
IO_000008 : Inapplicable
IO_000022 : Inapplicable
IO_000021 : Inapplicable
IO_000046 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Inapplicable
IO_000026 : Inapplicable
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000047 : Inapplicable
IO_000020 : Inapplicable
IO_000019 : Inapplicable
IO_000018 : Inapplicable
IO_000015 : Inapplicable
IO_000014 : Inapplicable
IO_000013 : Inapplicable
IO_000012 : Inapplicable
IO_000011 : Inapplicable
IO_000010 : Pass
IO_000009 : Pass
IO_000034 : Inapplicable

Pin/Rules : SW[9]
IO_000002 : Inapplicable
IO_000003 : Pass
IO_000001 : Pass
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Pass
IO_000008 : Inapplicable
IO_000022 : Inapplicable
IO_000021 : Inapplicable
IO_000046 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Inapplicable
IO_000026 : Inapplicable
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000047 : Inapplicable
IO_000020 : Inapplicable
IO_000019 : Inapplicable
IO_000018 : Inapplicable
IO_000015 : Inapplicable
IO_000014 : Inapplicable
IO_000013 : Inapplicable
IO_000012 : Inapplicable
IO_000011 : Inapplicable
IO_000010 : Pass
IO_000009 : Pass
IO_000034 : Inapplicable

Pin/Rules : altera_reserved_tms
IO_000002 : Inapplicable
IO_000003 : Inapplicable
IO_000001 : Inapplicable
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Inapplicable
IO_000008 : Inapplicable
IO_000022 : Inapplicable
IO_000021 : Inapplicable
IO_000046 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Inapplicable
IO_000026 : Inapplicable
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000047 : Inapplicable
IO_000020 : Inapplicable
IO_000019 : Inapplicable
IO_000018 : Inapplicable
IO_000015 : Inapplicable
IO_000014 : Inapplicable
IO_000013 : Inapplicable
IO_000012 : Inapplicable
IO_000011 : Inapplicable
IO_000010 : Pass
IO_000009 : Pass
IO_000034 : Inapplicable

Pin/Rules : altera_reserved_tck
IO_000002 : Inapplicable
IO_000003 : Inapplicable
IO_000001 : Inapplicable
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Inapplicable
IO_000008 : Inapplicable
IO_000022 : Inapplicable
IO_000021 : Inapplicable
IO_000046 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Inapplicable
IO_000026 : Inapplicable
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000047 : Inapplicable
IO_000020 : Inapplicable
IO_000019 : Inapplicable
IO_000018 : Inapplicable
IO_000015 : Inapplicable
IO_000014 : Inapplicable
IO_000013 : Inapplicable
IO_000012 : Inapplicable
IO_000011 : Inapplicable
IO_000010 : Pass
IO_000009 : Pass
IO_000034 : Inapplicable

Pin/Rules : altera_reserved_tdi
IO_000002 : Inapplicable
IO_000003 : Inapplicable
IO_000001 : Inapplicable
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Inapplicable
IO_000008 : Inapplicable
IO_000022 : Inapplicable
IO_000021 : Inapplicable
IO_000046 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Inapplicable
IO_000026 : Inapplicable
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000047 : Inapplicable
IO_000020 : Inapplicable
IO_000019 : Inapplicable
IO_000018 : Inapplicable
IO_000015 : Inapplicable
IO_000014 : Inapplicable
IO_000013 : Inapplicable
IO_000012 : Inapplicable
IO_000011 : Inapplicable
IO_000010 : Pass
IO_000009 : Pass
IO_000034 : Inapplicable

Pin/Rules : altera_reserved_tdo
IO_000002 : Inapplicable
IO_000003 : Inapplicable
IO_000001 : Inapplicable
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Inapplicable
IO_000008 : Inapplicable
IO_000022 : Inapplicable
IO_000021 : Inapplicable
IO_000046 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Inapplicable
IO_000026 : Inapplicable
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000047 : Inapplicable
IO_000020 : Inapplicable
IO_000019 : Inapplicable
IO_000018 : Inapplicable
IO_000015 : Inapplicable
IO_000014 : Inapplicable
IO_000013 : Inapplicable
IO_000012 : Inapplicable
IO_000011 : Inapplicable
IO_000010 : Pass
IO_000009 : Pass
IO_000034 : Pass
+--------------------------------------------------------------------------------+



+------------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                          ;
+------------------------------------------------------------------+-----------------------------+
; Option                                                           ; Setting                     ;
+------------------------------------------------------------------+-----------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                         ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                         ;
; Enable device-wide output enable (DEV_OE)                        ; Off                         ;
; Enable INIT_DONE output                                          ; Off                         ;
; Configuration scheme                                             ; Passive Serial              ;
; Enable Error Detection CRC_ERROR pin                             ; Off                         ;
; Enable CvP_CONFDONE pin                                          ; Off                         ;
; Enable open drain on CRC_ERROR pin                               ; On                          ;
; Enable open drain on CvP_CONFDONE pin                            ; On                          ;
; Enable open drain on INIT_DONE pin                               ; On                          ;
; Enable open drain on Partial Reconfiguration pins                ; Off                         ;
; Enable open drain on nCEO pin                                    ; On                          ;
; Enable Partial Reconfiguration pins                              ; Off                         ;
; Enable input tri-state on active configuration pins in user mode ; Off                         ;
; Enable internal scrubbing                                        ; Off                         ;
; Active Serial clock source                                       ; 100 MHz Internal Oscillator ;
; Device initialization clock source                               ; Internal Oscillator         ;
; Configuration via Protocol                                       ; Off                         ;
; Configuration Voltage Level                                      ; Auto                        ;
; Force Configuration Voltage Level                                ; Off                         ;
; Enable nCEO output                                               ; Off                         ;
; Data[15..8]                                                      ; Unreserved                  ;
; Data[7..5]                                                       ; Unreserved                  ;
; Base pin-out file on sameframe device                            ; Off                         ;
+------------------------------------------------------------------+-----------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.10 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+--------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary                                  ;
+--------------------------------------------------------------------------------+
Source Clock(s)      : altera_reserved_tck
Destination Clock(s) : altera_reserved_tck
Delay Added in ns    : 104.3

Source Clock(s)      : I/O,altera_reserved_tck
Destination Clock(s) : altera_reserved_tck
Delay Added in ns    : 5.6
+--------------------------------------------------------------------------------+

Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the TimeQuest Timing Analyzer.


+--------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                  ;
+--------------------------------------------------------------------------------+
Source Register      : sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]
Destination Register : sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]
Delay Added in ns    : 1.567

Source Register      : sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]
Destination Register : sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]
Delay Added in ns    : 1.494

Source Register      : sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]
Destination Register : sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]
Delay Added in ns    : 1.480

Source Register      : sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg
Destination Register : sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]
Delay Added in ns    : 1.419

Source Register      : sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]
Destination Register : sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]
Delay Added in ns    : 1.221

Source Register      : sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]
Destination Register : sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]
Delay Added in ns    : 0.922

Source Register      : sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]
Destination Register : sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]
Delay Added in ns    : 0.908

Source Register      : sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]
Destination Register : sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]
Delay Added in ns    : 0.892

Source Register      : sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]
Destination Register : QSYS_lab4:u0|QSYS_lab4_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:QSYS_lab4_jtag_uart_0_alt_jtag_atlantic|state
Delay Added in ns    : 0.891

Source Register      : sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0]
Destination Register : sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]
Delay Added in ns    : 0.856

Source Register      : sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]
Destination Register : sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]
Delay Added in ns    : 0.850

Source Register      : sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]
Destination Register : sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]
Delay Added in ns    : 0.850

Source Register      : sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]
Destination Register : sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]
Delay Added in ns    : 0.850

Source Register      : sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1]
Destination Register : sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]
Delay Added in ns    : 0.845

Source Register      : QSYS_lab4:u0|QSYS_lab4_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:QSYS_lab4_jtag_uart_0_alt_jtag_atlantic|count[9]
Destination Register : QSYS_lab4:u0|QSYS_lab4_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:QSYS_lab4_jtag_uart_0_alt_jtag_atlantic|td_shift[7]
Delay Added in ns    : 0.836

Source Register      : sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]
Destination Register : sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]
Delay Added in ns    : 0.831

Source Register      : QSYS_lab4:u0|QSYS_lab4_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:QSYS_lab4_jtag_uart_0_alt_jtag_atlantic|td_shift[1]
Destination Register : QSYS_lab4:u0|QSYS_lab4_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:QSYS_lab4_jtag_uart_0_alt_jtag_atlantic|td_shift[0]
Delay Added in ns    : 0.830

Source Register      : sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]
Destination Register : sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]
Delay Added in ns    : 0.817

Source Register      : sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]
Destination Register : sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]
Delay Added in ns    : 0.815

Source Register      : sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]
Destination Register : sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]
Delay Added in ns    : 0.815

Source Register      : sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]
Destination Register : sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]
Delay Added in ns    : 0.815

Source Register      : sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]
Destination Register : sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]
Delay Added in ns    : 0.815

Source Register      : sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]
Destination Register : sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]
Delay Added in ns    : 0.815

Source Register      : sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2]
Destination Register : sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]
Delay Added in ns    : 0.804

Source Register      : sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]
Destination Register : sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]
Delay Added in ns    : 0.802

Source Register      : sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]
Destination Register : sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]
Delay Added in ns    : 0.793

Source Register      : sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3]
Destination Register : sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]
Delay Added in ns    : 0.786

Source Register      : sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]
Destination Register : sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]
Delay Added in ns    : 0.786

Source Register      : sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4]
Destination Register : sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]
Delay Added in ns    : 0.785

Source Register      : sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]
Destination Register : sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]
Delay Added in ns    : 0.783

Source Register      : QSYS_lab4:u0|QSYS_lab4_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:QSYS_lab4_jtag_uart_0_alt_jtag_atlantic|td_shift[8]
Destination Register : QSYS_lab4:u0|QSYS_lab4_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:QSYS_lab4_jtag_uart_0_alt_jtag_atlantic|td_shift[7]
Delay Added in ns    : 0.777

Source Register      : QSYS_lab4:u0|QSYS_lab4_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:QSYS_lab4_jtag_uart_0_alt_jtag_atlantic|td_shift[5]
Destination Register : QSYS_lab4:u0|QSYS_lab4_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:QSYS_lab4_jtag_uart_0_alt_jtag_atlantic|td_shift[4]
Delay Added in ns    : 0.777

Source Register      : QSYS_lab4:u0|QSYS_lab4_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:QSYS_lab4_jtag_uart_0_alt_jtag_atlantic|td_shift[9]
Destination Register : QSYS_lab4:u0|QSYS_lab4_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:QSYS_lab4_jtag_uart_0_alt_jtag_atlantic|td_shift[8]
Delay Added in ns    : 0.777

Source Register      : QSYS_lab4:u0|QSYS_lab4_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:QSYS_lab4_jtag_uart_0_alt_jtag_atlantic|td_shift[10]
Destination Register : QSYS_lab4:u0|QSYS_lab4_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:QSYS_lab4_jtag_uart_0_alt_jtag_atlantic|td_shift[9]
Delay Added in ns    : 0.777

Source Register      : QSYS_lab4:u0|QSYS_lab4_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:QSYS_lab4_jtag_uart_0_alt_jtag_atlantic|count[8]
Destination Register : QSYS_lab4:u0|QSYS_lab4_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:QSYS_lab4_jtag_uart_0_alt_jtag_atlantic|count[9]
Delay Added in ns    : 0.765

Source Register      : QSYS_lab4:u0|QSYS_lab4_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:QSYS_lab4_jtag_uart_0_alt_jtag_atlantic|td_shift[4]
Destination Register : QSYS_lab4:u0|QSYS_lab4_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:QSYS_lab4_jtag_uart_0_alt_jtag_atlantic|td_shift[3]
Delay Added in ns    : 0.764

Source Register      : sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]
Destination Register : sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]
Delay Added in ns    : 0.752

Source Register      : sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]
Destination Register : sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]
Delay Added in ns    : 0.750

Source Register      : sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]
Destination Register : sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]
Delay Added in ns    : 0.715

Source Register      : altera_reserved_tms
Destination Register : sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]
Delay Added in ns    : 0.707

Source Register      : altera_internal_jtag~FF_17
Destination Register : sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]
Delay Added in ns    : 0.707

Source Register      : altera_internal_jtag~FF_36
Destination Register : sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]
Delay Added in ns    : 0.707

Source Register      : sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]
Destination Register : sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]
Delay Added in ns    : 0.701

Source Register      : sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]
Destination Register : sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]
Delay Added in ns    : 0.689

Source Register      : sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]
Destination Register : sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]
Delay Added in ns    : 0.677

Source Register      : sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]
Destination Register : sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]
Delay Added in ns    : 0.647

Source Register      : QSYS_lab4:u0|QSYS_lab4_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:QSYS_lab4_jtag_uart_0_alt_jtag_atlantic|td_shift[3]
Destination Register : QSYS_lab4:u0|QSYS_lab4_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:QSYS_lab4_jtag_uart_0_alt_jtag_atlantic|td_shift[2]
Delay Added in ns    : 0.643

Source Register      : QSYS_lab4:u0|QSYS_lab4_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:QSYS_lab4_jtag_uart_0_alt_jtag_atlantic|td_shift[2]
Destination Register : QSYS_lab4:u0|QSYS_lab4_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:QSYS_lab4_jtag_uart_0_alt_jtag_atlantic|td_shift[1]
Delay Added in ns    : 0.643

Source Register      : QSYS_lab4:u0|QSYS_lab4_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:QSYS_lab4_jtag_uart_0_alt_jtag_atlantic|count[2]
Destination Register : QSYS_lab4:u0|QSYS_lab4_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:QSYS_lab4_jtag_uart_0_alt_jtag_atlantic|count[3]
Delay Added in ns    : 0.638

Source Register      : QSYS_lab4:u0|QSYS_lab4_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:QSYS_lab4_jtag_uart_0_alt_jtag_atlantic|count[0]
Destination Register : QSYS_lab4:u0|QSYS_lab4_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:QSYS_lab4_jtag_uart_0_alt_jtag_atlantic|count[1]
Delay Added in ns    : 0.627

Source Register      : QSYS_lab4:u0|QSYS_lab4_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:QSYS_lab4_jtag_uart_0_alt_jtag_atlantic|count[3]
Destination Register : QSYS_lab4:u0|QSYS_lab4_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:QSYS_lab4_jtag_uart_0_alt_jtag_atlantic|count[4]
Delay Added in ns    : 0.624

Source Register      : QSYS_lab4:u0|QSYS_lab4_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:QSYS_lab4_jtag_uart_0_alt_jtag_atlantic|count[4]
Destination Register : QSYS_lab4:u0|QSYS_lab4_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:QSYS_lab4_jtag_uart_0_alt_jtag_atlantic|count[5]
Delay Added in ns    : 0.624

Source Register      : QSYS_lab4:u0|QSYS_lab4_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:QSYS_lab4_jtag_uart_0_alt_jtag_atlantic|count[5]
Destination Register : QSYS_lab4:u0|QSYS_lab4_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:QSYS_lab4_jtag_uart_0_alt_jtag_atlantic|count[6]
Delay Added in ns    : 0.624

Source Register      : QSYS_lab4:u0|QSYS_lab4_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:QSYS_lab4_jtag_uart_0_alt_jtag_atlantic|count[6]
Destination Register : QSYS_lab4:u0|QSYS_lab4_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:QSYS_lab4_jtag_uart_0_alt_jtag_atlantic|count[7]
Delay Added in ns    : 0.624

Source Register      : sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]
Destination Register : sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]
Delay Added in ns    : 0.610

Source Register      : sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]
Destination Register : sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]
Delay Added in ns    : 0.610

Source Register      : sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]
Destination Register : sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]
Delay Added in ns    : 0.597

Source Register      : sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]
Destination Register : sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]
Delay Added in ns    : 0.597

Source Register      : sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]
Destination Register : sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]
Delay Added in ns    : 0.587

Source Register      : sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]
Destination Register : sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]
Delay Added in ns    : 0.570

Source Register      : sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]
Destination Register : sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]
Delay Added in ns    : 0.570

Source Register      : sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg
Destination Register : sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]
Delay Added in ns    : 0.570

Source Register      : sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]
Destination Register : sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]
Delay Added in ns    : 0.570

Source Register      : sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]
Destination Register : sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]
Delay Added in ns    : 0.570

Source Register      : sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]
Destination Register : sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]
Delay Added in ns    : 0.570

Source Register      : sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]
Destination Register : QSYS_lab4:u0|QSYS_lab4_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:QSYS_lab4_jtag_uart_0_alt_jtag_atlantic|count[9]
Delay Added in ns    : 0.569

Source Register      : sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]
Destination Register : sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]
Delay Added in ns    : 0.552

Source Register      : sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]
Destination Register : sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]
Delay Added in ns    : 0.552

Source Register      : sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]
Destination Register : sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]
Delay Added in ns    : 0.552

Source Register      : sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]
Destination Register : sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]
Delay Added in ns    : 0.552

Source Register      : QSYS_lab4:u0|QSYS_lab4_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:QSYS_lab4_jtag_uart_0_alt_jtag_atlantic|td_shift[7]
Destination Register : QSYS_lab4:u0|QSYS_lab4_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:QSYS_lab4_jtag_uart_0_alt_jtag_atlantic|td_shift[6]
Delay Added in ns    : 0.551

Source Register      : sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]
Destination Register : sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]
Delay Added in ns    : 0.551

Source Register      : sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]
Destination Register : sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]
Delay Added in ns    : 0.548

Source Register      : sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]
Destination Register : sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]
Delay Added in ns    : 0.546

Source Register      : sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]
Destination Register : QSYS_lab4:u0|QSYS_lab4_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:QSYS_lab4_jtag_uart_0_alt_jtag_atlantic|state
Delay Added in ns    : 0.545

Source Register      : QSYS_lab4:u0|QSYS_lab4_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:QSYS_lab4_jtag_uart_0_alt_jtag_atlantic|td_shift[6]
Destination Register : QSYS_lab4:u0|QSYS_lab4_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:QSYS_lab4_jtag_uart_0_alt_jtag_atlantic|td_shift[5]
Delay Added in ns    : 0.538

Source Register      : sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]
Destination Register : sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]
Delay Added in ns    : 0.536

Source Register      : sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg
Destination Register : QSYS_lab4:u0|QSYS_lab4_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:QSYS_lab4_jtag_uart_0_alt_jtag_atlantic|write_stalled
Delay Added in ns    : 0.535

Source Register      : sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg
Destination Register : sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]
Delay Added in ns    : 0.531

Source Register      : QSYS_lab4:u0|QSYS_lab4_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:QSYS_lab4_jtag_uart_0_alt_jtag_atlantic|state
Destination Register : QSYS_lab4:u0|QSYS_lab4_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:QSYS_lab4_jtag_uart_0_alt_jtag_atlantic|count[9]
Delay Added in ns    : 0.502

Source Register      : sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]
Destination Register : sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]
Delay Added in ns    : 0.481

Source Register      : altera_reserved_tdi
Destination Register : sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]
Delay Added in ns    : 0.419

Source Register      : altera_internal_jtag~FF_20
Destination Register : sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]
Delay Added in ns    : 0.419

Source Register      : altera_internal_jtag~FF_39
Destination Register : sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]
Delay Added in ns    : 0.419

Source Register      : sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]
Destination Register : sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg
Delay Added in ns    : 0.417

Source Register      : sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]
Destination Register : sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]
Delay Added in ns    : 0.407

Source Register      : sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]
Destination Register : sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]
Delay Added in ns    : 0.386

Source Register      : sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]
Destination Register : sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]
Delay Added in ns    : 0.361

Source Register      : QSYS_lab4:u0|QSYS_lab4_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:QSYS_lab4_jtag_uart_0_alt_jtag_atlantic|write_stalled
Destination Register : QSYS_lab4:u0|QSYS_lab4_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:QSYS_lab4_jtag_uart_0_alt_jtag_atlantic|write_stalled
Delay Added in ns    : 0.336

Source Register      : QSYS_lab4:u0|QSYS_lab4_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:QSYS_lab4_jtag_uart_0_alt_jtag_atlantic|tck_t_dav
Destination Register : QSYS_lab4:u0|QSYS_lab4_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:QSYS_lab4_jtag_uart_0_alt_jtag_atlantic|write_stalled
Delay Added in ns    : 0.336

Source Register      : sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]
Destination Register : sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]
Delay Added in ns    : 0.300

Source Register      : sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]
Destination Register : sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]
Delay Added in ns    : 0.300

Source Register      : sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]
Destination Register : sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]
Delay Added in ns    : 0.299

Source Register      : sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]
Destination Register : sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]
Delay Added in ns    : 0.275

Source Register      : QSYS_lab4:u0|QSYS_lab4_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:QSYS_lab4_jtag_uart_0_alt_jtag_atlantic|count[7]
Destination Register : QSYS_lab4:u0|QSYS_lab4_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:QSYS_lab4_jtag_uart_0_alt_jtag_atlantic|count[8]
Delay Added in ns    : 0.264

Source Register      : sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]
Destination Register : sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg
Delay Added in ns    : 0.251

Source Register      : QSYS_lab4:u0|QSYS_lab4_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:QSYS_lab4_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid
Destination Register : QSYS_lab4:u0|QSYS_lab4_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:QSYS_lab4_jtag_uart_0_alt_jtag_atlantic|td_shift[0]
Delay Added in ns    : 0.216

Source Register      : QSYS_lab4:u0|QSYS_lab4_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:QSYS_lab4_jtag_uart_0_alt_jtag_atlantic|count[1]
Destination Register : QSYS_lab4:u0|QSYS_lab4_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:QSYS_lab4_jtag_uart_0_alt_jtag_atlantic|td_shift[0]
Delay Added in ns    : 0.216

Source Register      : altera_reserved_tck
Destination Register : sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]
Delay Added in ns    : 0.212

Source Register      : altera_internal_jtag~FF_19
Destination Register : sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]
Delay Added in ns    : 0.212
+--------------------------------------------------------------------------------+

Note: This table only shows the top 100 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (119006): Selected device 5CSEMA5F31C6 for design "lab4"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (21300): LOCKED port on the PLL is not properly connected on instance "QSYS_lab4:u0|QSYS_lab4_pll_1:pll_1|altera_pll:altera_pll_i|general[0].gpll". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready.
Warning (21300): LOCKED port on the PLL is not properly connected on instance "QSYS_lab4:u0|QSYS_lab4_pll_0:pll_0|altera_pll:altera_pll_i|general[0].gpll". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready.
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Critical Warning (169085): No exact pin location assignment(s) for 72 pins of 227 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report.
Critical Warning (174073): No exact pin location assignment(s) for 1 RUP, RDN, or RZQ pins of 1 total RUP, RDN or RZQ pins
    Info (174074): RUP, RDN, or RZQ pin HPS_DDR3_RZQ not assigned to an exact location on the device
Info (184020): Starting Fitter periphery placement operations
Warning (177007): PLL(s) placed in location FRACTIONALPLL_X89_Y1_N0 do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks
    Info (177008): PLL QSYS_lab4:u0|QSYS_lab4_pll_0:pll_0|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL
Info (11178): Promoted 5 clocks (5 global)
    Info (11162): QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_fpga_interfaces:fpga_interfaces|h2f_rst_n[0]~CLKENA0 with 4 fanout uses global clock CLKCTRL_G11
    Info (11162): QSYS_lab4:u0|QSYS_lab4_sys_sdram_pll_0:sys_sdram_pll_0|QSYS_lab4_sys_sdram_pll_0_sys_pll:sys_pll|altera_pll:altera_pll_i|outclk_wire[0]~CLKENA0 with 2645 fanout uses global clock CLKCTRL_G3
    Info (11162): QSYS_lab4:u0|QSYS_lab4_sys_sdram_pll_0:sys_sdram_pll_0|QSYS_lab4_sys_sdram_pll_0_sys_pll:sys_pll|altera_pll:altera_pll_i|outclk_wire[1]~CLKENA0 with 1 fanout uses global clock CLKCTRL_G2
    Info (11162): QSYS_lab4:u0|QSYS_lab4_pll_1:pll_1|altera_pll:altera_pll_i|outclk_wire[0]~CLKENA0 with 217 fanout uses global clock CLKCTRL_G4
    Info (11162): QSYS_lab4:u0|QSYS_lab4_pll_0:pll_0|altera_pll:altera_pll_i|outclk_wire[0]~CLKENA0 with 1933 fanout uses global clock CLKCTRL_G5
Info (184021): Fitter periphery placement operations ending: elapsed time is 00:00:03
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity alt_jtag_atlantic
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|jupdate}] -to [get_registers {*|alt_jtag_atlantic:*|jupdate1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read}] -to [get_registers {*|alt_jtag_atlantic:*|read1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read_req}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rvalid}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|tck_t_dav}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|user_saw_rvalid}] -to [get_registers {*|alt_jtag_atlantic:*|rvalid0*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write}] -to [get_registers {*|alt_jtag_atlantic:*|write1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_ena*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_pause*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_valid}]
    Info (332165): Entity alt_vipitc131_common_sync
        Info (332166): set_false_path -to [get_keepers *data_out_sync0*]
        Info (332166): set_false_path -to [get_keepers *data_out_sync0*]
    Info (332165): Entity altera_avalon_st_clock_crosser
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity dcfifo_upq1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_se9:dffpipe18|dffe19a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_re9:dffpipe15|dffe16a* 
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 30MHz   
        Info (332166): if { [string equal quartus_fit $::TimeQuestInfo(nameofexecutable)] } { set_max_delay -to [get_ports { altera_reserved_tdo } ] 0 }
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'QSYS_lab4/synthesis/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'QSYS_lab4/synthesis/submodules/hps_sdram_p0.sdc'
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332174): Ignored filter at hps_sdram_p0.sdc(551): *:u0|*:hps_0|*:hps_io|*:border|*:hps_sdram_inst|*s0|* could not be matched with a clock or keeper or register or port or pin or cell or partition
Warning (332049): Ignored set_false_path at hps_sdram_p0.sdc(551): Argument <from> is not an object ID
    Info (332050): set_false_path -from ${prefix}|*s0|* -to [get_clocks $local_pll_write_clk]
Warning (332174): Ignored filter at hps_sdram_p0.sdc(552): *:u0|*:hps_0|*:hps_io|*:border|*:hps_sdram_inst|*s0|*hphy_bridge_s0_translator|av_readdata_pre[*] could not be matched with a clock or keeper or register or port or pin or cell or partition
Warning (332049): Ignored set_false_path at hps_sdram_p0.sdc(552): Argument <to> is not an object ID
    Info (332050): set_false_path -from [get_clocks $local_pll_write_clk] -to ${prefix}|*s0|*hphy_bridge_s0_translator|av_readdata_pre[*]
Info (332104): Reading SDC File: 'QSYS_lab4/synthesis/submodules/QSYS_lab4_hps_0_hps_io_border.sdc'
Warning (332174): Ignored filter at QSYS_lab4_hps_0_hps_io_border.sdc(1): hps_io_hps_io_sdio_inst_CMD could not be matched with a port
Warning (332049): Ignored set_false_path at QSYS_lab4_hps_0_hps_io_border.sdc(1): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_sdio_inst_CMD] -to *
Warning (332049): Ignored set_false_path at QSYS_lab4_hps_0_hps_io_border.sdc(2): Argument <to> is an empty collection
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_sdio_inst_CMD]
Warning (332174): Ignored filter at QSYS_lab4_hps_0_hps_io_border.sdc(3): hps_io_hps_io_sdio_inst_D0 could not be matched with a port
Warning (332049): Ignored set_false_path at QSYS_lab4_hps_0_hps_io_border.sdc(3): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_sdio_inst_D0] -to *
Warning (332049): Ignored set_false_path at QSYS_lab4_hps_0_hps_io_border.sdc(4): Argument <to> is an empty collection
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_sdio_inst_D0]
Warning (332174): Ignored filter at QSYS_lab4_hps_0_hps_io_border.sdc(5): hps_io_hps_io_sdio_inst_D1 could not be matched with a port
Warning (332049): Ignored set_false_path at QSYS_lab4_hps_0_hps_io_border.sdc(5): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_sdio_inst_D1] -to *
Warning (332049): Ignored set_false_path at QSYS_lab4_hps_0_hps_io_border.sdc(6): Argument <to> is an empty collection
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_sdio_inst_D1]
Warning (332174): Ignored filter at QSYS_lab4_hps_0_hps_io_border.sdc(7): hps_io_hps_io_sdio_inst_CLK could not be matched with a port
Warning (332049): Ignored set_false_path at QSYS_lab4_hps_0_hps_io_border.sdc(7): Argument <to> is an empty collection
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_sdio_inst_CLK]
Warning (332174): Ignored filter at QSYS_lab4_hps_0_hps_io_border.sdc(8): hps_io_hps_io_sdio_inst_D2 could not be matched with a port
Warning (332049): Ignored set_false_path at QSYS_lab4_hps_0_hps_io_border.sdc(8): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_sdio_inst_D2] -to *
Warning (332049): Ignored set_false_path at QSYS_lab4_hps_0_hps_io_border.sdc(9): Argument <to> is an empty collection
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_sdio_inst_D2]
Warning (332174): Ignored filter at QSYS_lab4_hps_0_hps_io_border.sdc(10): hps_io_hps_io_sdio_inst_D3 could not be matched with a port
Warning (332049): Ignored set_false_path at QSYS_lab4_hps_0_hps_io_border.sdc(10): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_sdio_inst_D3] -to *
Warning (332049): Ignored set_false_path at QSYS_lab4_hps_0_hps_io_border.sdc(11): Argument <to> is an empty collection
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_sdio_inst_D3]
Warning (332174): Ignored filter at QSYS_lab4_hps_0_hps_io_border.sdc(12): hps_io_hps_io_usb1_inst_D0 could not be matched with a port
Warning (332049): Ignored set_false_path at QSYS_lab4_hps_0_hps_io_border.sdc(12): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_D0] -to *
Warning (332049): Ignored set_false_path at QSYS_lab4_hps_0_hps_io_border.sdc(13): Argument <to> is an empty collection
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_D0]
Warning (332174): Ignored filter at QSYS_lab4_hps_0_hps_io_border.sdc(14): hps_io_hps_io_usb1_inst_D1 could not be matched with a port
Warning (332049): Ignored set_false_path at QSYS_lab4_hps_0_hps_io_border.sdc(14): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_D1] -to *
Warning (332049): Ignored set_false_path at QSYS_lab4_hps_0_hps_io_border.sdc(15): Argument <to> is an empty collection
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_D1]
Warning (332174): Ignored filter at QSYS_lab4_hps_0_hps_io_border.sdc(16): hps_io_hps_io_usb1_inst_D2 could not be matched with a port
Warning (332049): Ignored set_false_path at QSYS_lab4_hps_0_hps_io_border.sdc(16): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_D2] -to *
Warning (332049): Ignored set_false_path at QSYS_lab4_hps_0_hps_io_border.sdc(17): Argument <to> is an empty collection
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_D2]
Warning (332174): Ignored filter at QSYS_lab4_hps_0_hps_io_border.sdc(18): hps_io_hps_io_usb1_inst_D3 could not be matched with a port
Warning (332049): Ignored set_false_path at QSYS_lab4_hps_0_hps_io_border.sdc(18): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_D3] -to *
Warning (332049): Ignored set_false_path at QSYS_lab4_hps_0_hps_io_border.sdc(19): Argument <to> is an empty collection
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_D3]
Warning (332174): Ignored filter at QSYS_lab4_hps_0_hps_io_border.sdc(20): hps_io_hps_io_usb1_inst_D4 could not be matched with a port
Warning (332049): Ignored set_false_path at QSYS_lab4_hps_0_hps_io_border.sdc(20): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_D4] -to *
Warning (332049): Ignored set_false_path at QSYS_lab4_hps_0_hps_io_border.sdc(21): Argument <to> is an empty collection
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_D4]
Warning (332174): Ignored filter at QSYS_lab4_hps_0_hps_io_border.sdc(22): hps_io_hps_io_usb1_inst_D5 could not be matched with a port
Warning (332049): Ignored set_false_path at QSYS_lab4_hps_0_hps_io_border.sdc(22): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_D5] -to *
Warning (332049): Ignored set_false_path at QSYS_lab4_hps_0_hps_io_border.sdc(23): Argument <to> is an empty collection
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_D5]
Warning (332174): Ignored filter at QSYS_lab4_hps_0_hps_io_border.sdc(24): hps_io_hps_io_usb1_inst_D6 could not be matched with a port
Warning (332049): Ignored set_false_path at QSYS_lab4_hps_0_hps_io_border.sdc(24): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_D6] -to *
Warning (332049): Ignored set_false_path at QSYS_lab4_hps_0_hps_io_border.sdc(25): Argument <to> is an empty collection
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_D6]
Warning (332174): Ignored filter at QSYS_lab4_hps_0_hps_io_border.sdc(26): hps_io_hps_io_usb1_inst_D7 could not be matched with a port
Warning (332049): Ignored set_false_path at QSYS_lab4_hps_0_hps_io_border.sdc(26): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_D7] -to *
Warning (332049): Ignored set_false_path at QSYS_lab4_hps_0_hps_io_border.sdc(27): Argument <to> is an empty collection
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_D7]
Warning (332174): Ignored filter at QSYS_lab4_hps_0_hps_io_border.sdc(28): hps_io_hps_io_usb1_inst_CLK could not be matched with a port
Warning (332049): Ignored set_false_path at QSYS_lab4_hps_0_hps_io_border.sdc(28): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_CLK] -to *
Warning (332174): Ignored filter at QSYS_lab4_hps_0_hps_io_border.sdc(29): hps_io_hps_io_usb1_inst_STP could not be matched with a port
Warning (332049): Ignored set_false_path at QSYS_lab4_hps_0_hps_io_border.sdc(29): Argument <to> is an empty collection
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_STP]
Warning (332174): Ignored filter at QSYS_lab4_hps_0_hps_io_border.sdc(30): hps_io_hps_io_usb1_inst_DIR could not be matched with a port
Warning (332049): Ignored set_false_path at QSYS_lab4_hps_0_hps_io_border.sdc(30): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_DIR] -to *
Warning (332174): Ignored filter at QSYS_lab4_hps_0_hps_io_border.sdc(31): hps_io_hps_io_usb1_inst_NXT could not be matched with a port
Warning (332049): Ignored set_false_path at QSYS_lab4_hps_0_hps_io_border.sdc(31): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_NXT] -to *
Warning (332174): Ignored filter at QSYS_lab4_hps_0_hps_io_border.sdc(32): hps_io_hps_io_uart0_inst_RX could not be matched with a port
Warning (332049): Ignored set_false_path at QSYS_lab4_hps_0_hps_io_border.sdc(32): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_uart0_inst_RX] -to *
Warning (332174): Ignored filter at QSYS_lab4_hps_0_hps_io_border.sdc(33): hps_io_hps_io_uart0_inst_TX could not be matched with a port
Warning (332049): Ignored set_false_path at QSYS_lab4_hps_0_hps_io_border.sdc(33): Argument <to> is an empty collection
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_uart0_inst_TX]
Info (332104): Reading SDC File: 'QSYS_lab4/synthesis/submodules/alt_vipvfr131_vfr.sdc'
Info (332104): Reading SDC File: 'QSYS_lab4/synthesis/submodules/alt_vipitc131_cvo.sdc'
Info: Adding SDC requirements for alt_vipitc131_IS2Vid instance u0|alt_vip_itc_0
Warning (332174): Ignored filter at alt_vipitc131_cvo.sdc(64): u0|alt_vip_itc_0|mode_banks|u_calculate_mode_dynamic|* could not be matched with a net
Warning (332049): Ignored set_multicycle_path at alt_vipitc131_cvo.sdc(64): Argument <through> is an empty collection
    Info (332050): set_multicycle_path -setup -start -through [get_nets "${inst}|mode_banks|u_calculate_mode_dynamic|*"] 2
Warning (332049): Ignored set_multicycle_path at alt_vipitc131_cvo.sdc(65): Argument <through> is an empty collection
    Info (332050): set_multicycle_path -hold -start -through [get_nets "${inst}|mode_banks|u_calculate_mode_dynamic|*"] 1
Warning (332174): Ignored filter at alt_vipitc131_cvo.sdc(68): *alt_vipitc131_IS2Vid:*|is_mode_match[*] could not be matched with a keeper
Warning (332049): Ignored set_false_path at alt_vipitc131_cvo.sdc(68): Argument <to> is an empty collection
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc131_IS2Vid:*|is_mode_match[*]}]
Warning (332174): Ignored filter at alt_vipitc131_cvo.sdc(69): *alt_vipitc131_IS2Vid:*|is_interlaced[*] could not be matched with a keeper
Warning (332049): Ignored set_false_path at alt_vipitc131_cvo.sdc(69): Argument <to> is an empty collection
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc131_IS2Vid:*|is_interlaced[*]}]
Warning (332174): Ignored filter at alt_vipitc131_cvo.sdc(70): *alt_vipitc131_IS2Vid:*|is_serial_output[*] could not be matched with a keeper
Warning (332049): Ignored set_false_path at alt_vipitc131_cvo.sdc(70): Argument <to> is an empty collection
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc131_IS2Vid:*|is_serial_output[*]}]
Warning (332174): Ignored filter at alt_vipitc131_cvo.sdc(71): *alt_vipitc131_IS2Vid:*|is_sample_count[*][*] could not be matched with a keeper
Warning (332049): Ignored set_false_path at alt_vipitc131_cvo.sdc(71): Argument <to> is an empty collection
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc131_IS2Vid:*|is_sample_count[*][*]}]
Warning (332174): Ignored filter at alt_vipitc131_cvo.sdc(72): *alt_vipitc131_IS2Vid:*|is_line_count_f0[*][*] could not be matched with a keeper
Warning (332049): Ignored set_false_path at alt_vipitc131_cvo.sdc(72): Argument <to> is an empty collection
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc131_IS2Vid:*|is_line_count_f0[*][*]}]
Warning (332174): Ignored filter at alt_vipitc131_cvo.sdc(73): *alt_vipitc131_IS2Vid:*|is_line_count_f1[*][*] could not be matched with a keeper
Warning (332049): Ignored set_false_path at alt_vipitc131_cvo.sdc(73): Argument <to> is an empty collection
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc131_IS2Vid:*|is_line_count_f1[*][*]}]
Warning (332174): Ignored filter at alt_vipitc131_cvo.sdc(74): *alt_vipitc131_IS2Vid:*|is_h_front_porch[*][*] could not be matched with a keeper
Warning (332049): Ignored set_false_path at alt_vipitc131_cvo.sdc(74): Argument <to> is an empty collection
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc131_IS2Vid:*|is_h_front_porch[*][*]}]
Warning (332174): Ignored filter at alt_vipitc131_cvo.sdc(75): *alt_vipitc131_IS2Vid:*|is_h_sync_length[*][*] could not be matched with a keeper
Warning (332049): Ignored set_false_path at alt_vipitc131_cvo.sdc(75): Argument <to> is an empty collection
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc131_IS2Vid:*|is_h_sync_length[*][*]}]
Warning (332174): Ignored filter at alt_vipitc131_cvo.sdc(76): *alt_vipitc131_IS2Vid:*|is_h_blank[*][*] could not be matched with a keeper
Warning (332049): Ignored set_false_path at alt_vipitc131_cvo.sdc(76): Argument <to> is an empty collection
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc131_IS2Vid:*|is_h_blank[*][*]}]
Warning (332174): Ignored filter at alt_vipitc131_cvo.sdc(77): *alt_vipitc131_IS2Vid:*|is_v_front_porch[*][*] could not be matched with a keeper
Warning (332049): Ignored set_false_path at alt_vipitc131_cvo.sdc(77): Argument <to> is an empty collection
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc131_IS2Vid:*|is_v_front_porch[*][*]}]
Warning (332174): Ignored filter at alt_vipitc131_cvo.sdc(78): *alt_vipitc131_IS2Vid:*|is_v_sync_length[*][*] could not be matched with a keeper
Warning (332049): Ignored set_false_path at alt_vipitc131_cvo.sdc(78): Argument <to> is an empty collection
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc131_IS2Vid:*|is_v_sync_length[*][*]}]
Warning (332174): Ignored filter at alt_vipitc131_cvo.sdc(79): *alt_vipitc131_IS2Vid:*|is_v_blank[*][*] could not be matched with a keeper
Warning (332049): Ignored set_false_path at alt_vipitc131_cvo.sdc(79): Argument <to> is an empty collection
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc131_IS2Vid:*|is_v_blank[*][*]}]
Warning (332174): Ignored filter at alt_vipitc131_cvo.sdc(80): *alt_vipitc131_IS2Vid:*|is_v1_front_porch[*][*] could not be matched with a keeper
Warning (332049): Ignored set_false_path at alt_vipitc131_cvo.sdc(80): Argument <to> is an empty collection
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc131_IS2Vid:*|is_v1_front_porch[*][*]}]
Warning (332174): Ignored filter at alt_vipitc131_cvo.sdc(81): *alt_vipitc131_IS2Vid:*|is_v1_sync_length[*][*] could not be matched with a keeper
Warning (332049): Ignored set_false_path at alt_vipitc131_cvo.sdc(81): Argument <to> is an empty collection
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc131_IS2Vid:*|is_v1_sync_length[*][*]}]
Warning (332174): Ignored filter at alt_vipitc131_cvo.sdc(82): *alt_vipitc131_IS2Vid:*|is_v1_blank[*][*] could not be matched with a keeper
Warning (332049): Ignored set_false_path at alt_vipitc131_cvo.sdc(82): Argument <to> is an empty collection
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc131_IS2Vid:*|is_v1_blank[*][*]}]
Warning (332174): Ignored filter at alt_vipitc131_cvo.sdc(83): *alt_vipitc131_IS2Vid:*|is_ap_line[*][*] could not be matched with a keeper
Warning (332049): Ignored set_false_path at alt_vipitc131_cvo.sdc(83): Argument <to> is an empty collection
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc131_IS2Vid:*|is_ap_line[*][*]}]
Warning (332174): Ignored filter at alt_vipitc131_cvo.sdc(84): *alt_vipitc131_IS2Vid:*|is_v1_rising_edge[*][*] could not be matched with a keeper
Warning (332049): Ignored set_false_path at alt_vipitc131_cvo.sdc(84): Argument <to> is an empty collection
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc131_IS2Vid:*|is_v1_rising_edge[*][*]}]
Warning (332174): Ignored filter at alt_vipitc131_cvo.sdc(85): *alt_vipitc131_IS2Vid:*|is_f_rising_edge[*][*] could not be matched with a keeper
Warning (332049): Ignored set_false_path at alt_vipitc131_cvo.sdc(85): Argument <to> is an empty collection
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc131_IS2Vid:*|is_f_rising_edge[*][*]}]
Warning (332174): Ignored filter at alt_vipitc131_cvo.sdc(86): *alt_vipitc131_IS2Vid:*|is_f_falling_edge[*][*] could not be matched with a keeper
Warning (332049): Ignored set_false_path at alt_vipitc131_cvo.sdc(86): Argument <to> is an empty collection
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc131_IS2Vid:*|is_f_falling_edge[*][*]}]
Warning (332174): Ignored filter at alt_vipitc131_cvo.sdc(87): *alt_vipitc131_IS2Vid:*|is_standard[*][* could not be matched with a keeper
Warning (332049): Ignored set_false_path at alt_vipitc131_cvo.sdc(87): Argument <to> is an empty collection
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc131_IS2Vid:*|is_standard[*][*}]
Warning (332174): Ignored filter at alt_vipitc131_cvo.sdc(88): *alt_vipitc131_IS2Vid:*|is_sof_sample[*][* could not be matched with a keeper
Warning (332049): Ignored set_false_path at alt_vipitc131_cvo.sdc(88): Argument <to> is an empty collection
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc131_IS2Vid:*|is_sof_sample[*][*}]
Warning (332174): Ignored filter at alt_vipitc131_cvo.sdc(89): *alt_vipitc131_IS2Vid:*|is_sof_subsample[*][* could not be matched with a keeper
Warning (332049): Ignored set_false_path at alt_vipitc131_cvo.sdc(89): Argument <to> is an empty collection
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc131_IS2Vid:*|is_sof_subsample[*][*}]
Warning (332174): Ignored filter at alt_vipitc131_cvo.sdc(90): *alt_vipitc131_IS2Vid:*|is_sof_line[*][* could not be matched with a keeper
Warning (332049): Ignored set_false_path at alt_vipitc131_cvo.sdc(90): Argument <to> is an empty collection
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc131_IS2Vid:*|is_sof_line[*][*}]
Warning (332174): Ignored filter at alt_vipitc131_cvo.sdc(91): *alt_vipitc131_IS2Vid:*|is_vcoclk_divider_value[*][* could not be matched with a keeper
Warning (332049): Ignored set_false_path at alt_vipitc131_cvo.sdc(91): Argument <to> is an empty collection
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc131_IS2Vid:*|is_vcoclk_divider_value[*][*}]
Warning (332174): Ignored filter at alt_vipitc131_cvo.sdc(92): *alt_vipitc131_IS2Vid:*|is_anc_line[*] could not be matched with a keeper
Warning (332049): Ignored set_false_path at alt_vipitc131_cvo.sdc(92): Argument <to> is an empty collection
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc131_IS2Vid:*|is_anc_line[*]}]
Warning (332174): Ignored filter at alt_vipitc131_cvo.sdc(93): *alt_vipitc131_IS2Vid:*|is_v1_anc_line[*] could not be matched with a keeper
Warning (332049): Ignored set_false_path at alt_vipitc131_cvo.sdc(93): Argument <to> is an empty collection
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc131_IS2Vid:*|is_v1_anc_line[*]}]
Warning (332174): Ignored filter at alt_vipitc131_cvo.sdc(94): *alt_vipitc131_IS2Vid:*|is_valid_mode[*] could not be matched with a keeper
Warning (332049): Ignored set_false_path at alt_vipitc131_cvo.sdc(94): Argument <to> is an empty collection
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc131_IS2Vid:*|is_valid_mode[*]}]
Warning (332174): Ignored filter at alt_vipitc131_cvo.sdc(95): *alt_vipitc131_IS2Vid:*|dirty_mode[*] could not be matched with a keeper
Warning (332049): Ignored set_false_path at alt_vipitc131_cvo.sdc(95): Argument <to> is an empty collection
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc131_IS2Vid:*|dirty_mode[*]}]
Warning (332174): Ignored filter at alt_vipitc131_cvo.sdc(98): *alt_vipitc131_IS2Vid:*|alt_vipitc131_common_sync:clear_underflow_sticky_sync|data_out_sync0[*] could not be matched with a keeper
Warning (332049): Ignored set_false_path at alt_vipitc131_cvo.sdc(98): Argument <to> is an empty collection
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc131_IS2Vid:*|alt_vipitc131_common_sync:clear_underflow_sticky_sync|data_out_sync0[*]}]
Warning (332174): Ignored filter at alt_vipitc131_cvo.sdc(99): *alt_vipitc131_IS2Vid:*|alt_vipitc131_common_sync:enable_resync_sync|data_out_sync0[*] could not be matched with a keeper
Warning (332049): Ignored set_false_path at alt_vipitc131_cvo.sdc(99): Argument <to> is an empty collection
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc131_IS2Vid:*|alt_vipitc131_common_sync:enable_resync_sync|data_out_sync0[*]}]
Warning (332174): Ignored filter at alt_vipitc131_cvo.sdc(101): *alt_vipitc131_IS2Vid:*|alt_vipitc131_common_sync:genlocked_sync|data_out_sync0[*] could not be matched with a keeper
Warning (332049): Ignored set_false_path at alt_vipitc131_cvo.sdc(101): Argument <to> is an empty collection
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc131_IS2Vid:*|alt_vipitc131_common_sync:genlocked_sync|data_out_sync0[*]}]
Warning (332174): Ignored filter at alt_vipitc131_cvo.sdc(102): *alt_vipitc131_IS2Vid:*|alt_vipitc131_common_sync:genlock_enable_sync|data_out_sync0[*] could not be matched with a keeper
Warning (332049): Ignored set_false_path at alt_vipitc131_cvo.sdc(102): Argument <to> is an empty collection
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc131_IS2Vid:*|alt_vipitc131_common_sync:genlock_enable_sync|data_out_sync0[*]}]
Warning (332174): Ignored filter at alt_vipitc131_cvo.sdc(103): *alt_vipitc131_IS2Vid:*|alt_vipitc131_common_sync:underflow_sync|data_out_sync0[*] could not be matched with a keeper
Warning (332049): Ignored set_false_path at alt_vipitc131_cvo.sdc(103): Argument <to> is an empty collection
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc131_IS2Vid:*|alt_vipitc131_common_sync:underflow_sync|data_out_sync0[*]}]
Warning (332174): Ignored filter at alt_vipitc131_cvo.sdc(104): *alt_vipitc131_IS2Vid:*|alt_vipitc131_common_trigger_sync:av_waitrequest_trigger_sync|alt_vipitc131_common_sync:toggle_sync|data_out_sync0[*] could not be matched with a keeper
Warning (332049): Ignored set_false_path at alt_vipitc131_cvo.sdc(104): Argument <to> is an empty collection
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc131_IS2Vid:*|alt_vipitc131_common_trigger_sync:av_waitrequest_trigger_sync|alt_vipitc131_common_sync:toggle_sync|data_out_sync0[*]}]
Warning (332174): Ignored filter at alt_vipitc131_cvo.sdc(105): *alt_vipitc131_IS2Vid:*|alt_vipitc131_common_trigger_sync:av_write_trigger_sync|alt_vipitc131_common_sync:toggle_sync|data_out_sync0[*] could not be matched with a keeper
Warning (332049): Ignored set_false_path at alt_vipitc131_cvo.sdc(105): Argument <to> is an empty collection
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc131_IS2Vid:*|alt_vipitc131_common_trigger_sync:av_write_trigger_sync|alt_vipitc131_common_sync:toggle_sync|data_out_sync0[*]}]
Warning (332174): Ignored filter at alt_vipitc131_cvo.sdc(106): *alt_vipitc131_IS2Vid:*|alt_vipitc131_common_trigger_sync:mode_change_trigger_sync|alt_vipitc131_common_sync:toggle_sync|data_out_sync0[*] could not be matched with a keeper
Warning (332049): Ignored set_false_path at alt_vipitc131_cvo.sdc(106): Argument <to> is an empty collection
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc131_IS2Vid:*|alt_vipitc131_common_trigger_sync:mode_change_trigger_sync|alt_vipitc131_common_sync:toggle_sync|data_out_sync0[*]}]
Warning (332174): Ignored filter at alt_vipitc131_cvo.sdc(107): *alt_vipitc131_IS2Vid:*|alt_vipitc131_common_sync:sync_generation_generate.sof_cvi_locked_sync|data_out_sync0[*] could not be matched with a keeper
Warning (332049): Ignored set_false_path at alt_vipitc131_cvo.sdc(107): Argument <to> is an empty collection
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc131_IS2Vid:*|alt_vipitc131_common_sync:sync_generation_generate.sof_cvi_locked_sync|data_out_sync0[*]}]
Warning (332174): Ignored filter at alt_vipitc131_cvo.sdc(108): *alt_vipitc131_IS2Vid:*|alt_vipitc131_common_sync:sync_generation_generate.sof_cvi_sync|data_out_sync0[*] could not be matched with a keeper
Warning (332049): Ignored set_false_path at alt_vipitc131_cvo.sdc(108): Argument <to> is an empty collection
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc131_IS2Vid:*|alt_vipitc131_common_sync:sync_generation_generate.sof_cvi_sync|data_out_sync0[*]}]
Warning (332060): Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_fpga_interfaces:fpga_interfaces|fpga2hps~FF_338 is being clocked by CLOCK_50
Warning (332060): Node: HPS_USB_CLKOUT was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|usb1_inst~FF_3474 is being clocked by HPS_USB_CLKOUT
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout
    Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout
    Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout
    Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout
    Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout
    Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout
    Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout
    Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout
    Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout
    Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout
    Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout
    Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout
    Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout
    Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout
    Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout
    Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout
    Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].umem_ck_pad|auto_generated|ddio_outa[0]  from: muxsel  to: dataout
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332152): The following assignments are ignored by the derive_clock_uncertainty command
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: u0|sys_sdram_pll_0|sys_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: u0|pll_1|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Info (332171): The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command
    Info (332172): Setup clock transfer from HPS_DDR3_DQS_P[0]_IN (Rise) to HPS_DDR3_DQS_P[0]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from HPS_DDR3_DQS_P[0]_IN (Rise) to HPS_DDR3_DQS_P[0]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from HPS_DDR3_DQS_P[1]_IN (Rise) to HPS_DDR3_DQS_P[1]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from HPS_DDR3_DQS_P[1]_IN (Rise) to HPS_DDR3_DQS_P[1]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from HPS_DDR3_DQS_P[2]_IN (Rise) to HPS_DDR3_DQS_P[2]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from HPS_DDR3_DQS_P[2]_IN (Rise) to HPS_DDR3_DQS_P[2]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from HPS_DDR3_DQS_P[3]_IN (Rise) to HPS_DDR3_DQS_P[3]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from HPS_DDR3_DQS_P[3]_IN (Rise) to HPS_DDR3_DQS_P[3]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260
    Info (332172): Setup clock transfer from u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260
    Info (332172): Setup clock transfer from QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 18 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):   33.333 altera_reserved_tck
    Info (332111):    2.500 HPS_DDR3_CK_N
    Info (332111):    2.500 HPS_DDR3_CK_P
    Info (332111):    2.500 HPS_DDR3_DQS_N[0]_OUT
    Info (332111):    2.500 HPS_DDR3_DQS_N[1]_OUT
    Info (332111):    2.500 HPS_DDR3_DQS_N[2]_OUT
    Info (332111):    2.500 HPS_DDR3_DQS_N[3]_OUT
    Info (332111):    2.500 HPS_DDR3_DQS_P[0]_IN
    Info (332111):    2.500 HPS_DDR3_DQS_P[0]_OUT
    Info (332111):    2.500 HPS_DDR3_DQS_P[1]_IN
    Info (332111):    2.500 HPS_DDR3_DQS_P[1]_OUT
    Info (332111):    2.500 HPS_DDR3_DQS_P[2]_IN
    Info (332111):    2.500 HPS_DDR3_DQS_P[2]_OUT
    Info (332111):    2.500 HPS_DDR3_DQS_P[3]_IN
    Info (332111):    2.500 HPS_DDR3_DQS_P[3]_OUT
    Info (332111):    2.500 QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk
    Info (332111):    2.500 QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk
    Info (332111):    2.500 u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock
Info (176233): Starting register packing
Warning (176250): Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Warning (176251): Ignoring some wildcard destinations of fast I/O register assignments
    Info (176252): Wildcard assignment "Fast Output Enable Register=ON" to "oe" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[9]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[8]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[7]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[6]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[5]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[4]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[3]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[2]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[1]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[15]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[14]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[13]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[12]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[11]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[10]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[0]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_cmd[2]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_cmd[1]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_cmd[0]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
Info: Adding SDC requirements for alt_vipitc131_IS2Vid instance u0|alt_vip_itc_0
Info (176235): Finished register packing
    Extra Info (176218): Packed 24 registers into blocks of type EC
    Extra Info (176218): Packed 16 registers into blocks of type I/O input buffer
    Extra Info (176218): Packed 53 registers into blocks of type I/O output buffer
    Extra Info (176220): Created 34 register duplicates
Warning (15705): Ignored locations or region assignments to the following nodes
    Warning (15706): Node "ADC_CS_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ADC_DIN" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ADC_DOUT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ADC_SCLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "AUD_ADCDAT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "AUD_ADCLRCK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "AUD_BCLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "AUD_DACDAT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "AUD_DACLRCK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "AUD_XCK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "CLOCK2_50" is assigned to location or region, but does not exist in design
    Warning (15706): Node "CLOCK3_50" is assigned to location or region, but does not exist in design
    Warning (15706): Node "CLOCK4_50" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FAN_CTRL" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FPGA_I2C_SCLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FPGA_I2C_SDAT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[16]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[17]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[18]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[19]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[20]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[21]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[22]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[23]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[24]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[25]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[26]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[27]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[28]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[29]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[30]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[31]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[32]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[33]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[34]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[35]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[16]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[17]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[18]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[19]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[20]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[21]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[22]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[23]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[24]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[25]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[26]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[27]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[28]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[29]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[30]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[31]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[32]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[33]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[34]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[35]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "IRDA_RXD" is assigned to location or region, but does not exist in design
    Warning (15706): Node "IRDA_TXD" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PS2_CLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PS2_CLK2" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PS2_DAT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PS2_DAT2" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_CLK27" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_HS" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_RESET_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_VS" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_B2_CLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_B2_DATA[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_B2_DATA[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_B2_DATA[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_B2_DATA[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_B2_DATA[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_B2_DATA[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_B2_DATA[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_B2_DATA[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_EMPTY" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_FULL" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_OE_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_RD_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_RESET_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_SCL" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_SDA" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_WR_N" is assigned to location or region, but does not exist in design
Info (11798): Fitter preparation operations ending: elapsed time is 00:00:42
Info (170189): Fitter placement preparation operations beginning
Info: Adding SDC requirements for alt_vipitc131_IS2Vid instance u0|alt_vip_itc_0
Info (14951): The Fitter is using Advanced Physical Optimization.
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:10
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:08
Info: Adding SDC requirements for alt_vipitc131_IS2Vid instance u0|alt_vip_itc_0
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 2% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 15% of the available device resources in the region that extends from location X33_Y35 to location X44_Y45
Info (170194): Fitter routing operations ending: elapsed time is 00:00:12
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
Info (11888): Total time spent on timing analysis during the Fitter is 8.07 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info: Adding SDC requirements for alt_vipitc131_IS2Vid instance u0|alt_vip_itc_0
Info (11801): Fitter post-fit operations ending: elapsed time is 00:00:44
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Info (169186): Following groups of pins have the same dynamic on-chip termination control
    Info (169185): Following pins have the same dynamic on-chip termination control: QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc
        Info (169066): Type bi-directional pin HPS_DDR3_DQS_P[3] uses the Differential 1.5-V SSTL Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc
        Info (169066): Type bi-directional pin HPS_DDR3_DQS_P[2] uses the Differential 1.5-V SSTL Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc
        Info (169066): Type bi-directional pin HPS_DDR3_DQS_P[1] uses the Differential 1.5-V SSTL Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc
        Info (169066): Type bi-directional pin HPS_DDR3_DQS_P[0] uses the Differential 1.5-V SSTL Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc_bar
        Info (169066): Type bi-directional pin HPS_DDR3_DQS_N[3] uses the Differential 1.5-V SSTL Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc_bar
        Info (169066): Type bi-directional pin HPS_DDR3_DQS_N[2] uses the Differential 1.5-V SSTL Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc_bar
        Info (169066): Type bi-directional pin HPS_DDR3_DQS_N[1] uses the Differential 1.5-V SSTL Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc_bar
        Info (169066): Type bi-directional pin HPS_DDR3_DQS_N[0] uses the Differential 1.5-V SSTL Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[31] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[30] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[29] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[28] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[27] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[26] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[25] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[24] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[23] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[22] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[9] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[8] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[7] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[6] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[5] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[4] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[3] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[2] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[1] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[0] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[10] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[11] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[12] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[13] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[14] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[15] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[16] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[17] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[18] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[19] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[20] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[21] uses the SSTL-15 Class I I/O standard
Info (144001): Generated suppressed messages file /home/julam5/Desktop/181_Lab4_current/lab4_hps/output_files/lab4.fit.smsg
Info: Quartus II 64-Bit Fitter was successful. 0 errors, 275 warnings
    Info: Peak virtual memory: 3291 megabytes
    Info: Processing ended: Tue Mar  1 12:08:42 2016
    Info: Elapsed time: 00:02:57
    Info: Total CPU time (on all processors): 00:04:06


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in /home/julam5/Desktop/181_Lab4_current/lab4_hps/output_files/lab4.fit.smsg.


