

================================================================
== Vitis HLS Report for 'Loop_CACHE_STORE_proc'
================================================================
* Date:           Thu Oct  2 21:25:38 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        mhsa_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: versalhbm
* Target device:  xcv80-lsva4737-2MHP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.920 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      783|      783|  3.132 us|  3.132 us|  783|  783|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------------+--------------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |                                                       |                                            |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
        |                        Instance                       |                   Module                   |   min   |   max   |    min   |    max   | min | max |                      Type                      |
        +-------------------------------------------------------+--------------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |grp_Loop_CACHE_STORE_proc_Pipeline_CACHE_STORE_fu_182  |Loop_CACHE_STORE_proc_Pipeline_CACHE_STORE  |      770|      770|  3.080 us|  3.080 us|  768|  768|  loop auto-rewind stp (delay=0 clock cycles(s))|
        +-------------------------------------------------------+--------------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 14
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.81>
ST_1 : Operation 15 [1/1] (0.73ns)   --->   "%p_read_2 = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %p_read1"   --->   Operation 15 'read' 'p_read_2' <Predicate = true> <Delay = 0.73> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_1 : Operation 16 [1/1] (0.73ns)   --->   "%p_read_3 = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %p_read"   --->   Operation 16 'read' 'p_read_3' <Predicate = true> <Delay = 0.73> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%muxLogicFIFOCE_to_value_cache_read = muxlogic"   --->   Operation 17 'muxlogic' 'muxLogicFIFOCE_to_value_cache_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] ( I:0.75ns O:0.59ns )   --->   "%value_cache_read = read i64 @_ssdm_op_Read.ap_fifo.i64P0A, i64 %value_cache"   --->   Operation 18 'read' 'value_cache_read' <Predicate = true> <Delay = 0.75> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.93> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 3> <FIFO>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%muxLogicFIFOData_to_write_ln0 = muxlogic i64 %value_cache_read"   --->   Operation 19 'muxlogic' 'muxLogicFIFOData_to_write_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] ( I:0.75ns O:0.75ns )   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i64P0A, i64 %value_cache_c, i64 %value_cache_read"   --->   Operation 20 'write' 'write_ln0' <Predicate = true> <Delay = 0.75> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.93> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 3> <FIFO>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%muxLogicFIFOCE_to_key_cache_read = muxlogic"   --->   Operation 21 'muxlogic' 'muxLogicFIFOCE_to_key_cache_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] ( I:0.75ns O:0.59ns )   --->   "%key_cache_read = read i64 @_ssdm_op_Read.ap_fifo.i64P0A, i64 %key_cache"   --->   Operation 22 'read' 'key_cache_read' <Predicate = true> <Delay = 0.75> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.93> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 3> <FIFO>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%muxLogicFIFOData_to_write_ln0 = muxlogic i64 %key_cache_read"   --->   Operation 23 'muxlogic' 'muxLogicFIFOData_to_write_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] ( I:0.73ns O:0.73ns )   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i64P0A, i64 %key_cache_c, i64 %key_cache_read"   --->   Operation 24 'write' 'write_ln0' <Predicate = true> <Delay = 0.73> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %p_read_3, i32 2, i32 63" [kernel_MHSA.cpp:55->kernel_MHSA.cpp:55]   --->   Operation 25 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%sext_ln55 = sext i62 %trunc_ln" [kernel_MHSA.cpp:55->kernel_MHSA.cpp:55]   --->   Operation 26 'sext' 'sext_ln55' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%trunc_ln55_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %p_read_2, i32 2, i32 63" [kernel_MHSA.cpp:55->kernel_MHSA.cpp:55]   --->   Operation 27 'partselect' 'trunc_ln55_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%sext_ln55_1 = sext i62 %trunc_ln55_1" [kernel_MHSA.cpp:55->kernel_MHSA.cpp:55]   --->   Operation 28 'sext' 'sext_ln55_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%p_cast = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %value_cache_read, i32 2, i32 63"   --->   Operation 29 'partselect' 'p_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%p_cast1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %key_cache_read, i32 2, i32 63"   --->   Operation 30 'partselect' 'p_cast1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%gmem2_addr = getelementptr i32 %gmem2, i64 %sext_ln55" [kernel_MHSA.cpp:55->kernel_MHSA.cpp:55]   --->   Operation 31 'getelementptr' 'gmem2_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%gmem3_addr = getelementptr i32 %gmem3, i64 %sext_ln55_1" [kernel_MHSA.cpp:55->kernel_MHSA.cpp:55]   --->   Operation 32 'getelementptr' 'gmem3_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%muxLogicAXIMAddr_to_empty = muxlogic i32 %gmem2_addr"   --->   Operation 33 'muxlogic' 'muxLogicAXIMAddr_to_empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%muxLogicAXIMBurst_to_empty = muxlogic i64 768"   --->   Operation 34 'muxlogic' 'muxLogicAXIMBurst_to_empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (1.08ns)   --->   "%empty = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %gmem2_addr, i64 768" [kernel_MHSA.cpp:55->kernel_MHSA.cpp:55]   --->   Operation 35 'writereq' 'empty' <Predicate = true> <Delay = 1.08> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 0> <II = 1> <Delay = 1.60> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%muxLogicAXIMAddr_to_empty_507 = muxlogic i32 %gmem3_addr"   --->   Operation 36 'muxlogic' 'muxLogicAXIMAddr_to_empty_507' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%muxLogicAXIMBurst_to_empty_507 = muxlogic i64 768"   --->   Operation 37 'muxlogic' 'muxLogicAXIMBurst_to_empty_507' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (1.08ns)   --->   "%empty_507 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %gmem3_addr, i64 768" [kernel_MHSA.cpp:55->kernel_MHSA.cpp:55]   --->   Operation 38 'writereq' 'empty_507' <Predicate = true> <Delay = 1.08> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 0> <II = 1> <Delay = 1.60> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 39 [2/2] (0.00ns)   --->   "%call_ln55 = call void @Loop_CACHE_STORE_proc_Pipeline_CACHE_STORE, i32 %gmem3, i62 %trunc_ln55_1, i32 %gmem2, i62 %trunc_ln, i62 %p_cast, i62 %p_cast1, i32 %out_k_rope_0, i32 %out_k_rope_1, i32 %out_k_rope_2, i32 %out_k_rope_3, i32 %out_k_rope_4, i32 %out_k_rope_5, i32 %out_k_rope_6, i32 %out_k_rope_7, i32 %out_v_0, i32 %out_v_1, i32 %out_v_2, i32 %out_v_3, i32 %out_v_4, i32 %out_v_5, i32 %out_v_6, i32 %out_v_7, i32 %out_v_8, i32 %out_v_9, i32 %out_v_10, i32 %out_v_11, i32 %out_v_12, i32 %out_v_13, i32 %out_v_14, i32 %out_v_15" [kernel_MHSA.cpp:55->kernel_MHSA.cpp:55]   --->   Operation 39 'call' 'call_ln55' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 40 [1/2] (0.00ns)   --->   "%call_ln55 = call void @Loop_CACHE_STORE_proc_Pipeline_CACHE_STORE, i32 %gmem3, i62 %trunc_ln55_1, i32 %gmem2, i62 %trunc_ln, i62 %p_cast, i62 %p_cast1, i32 %out_k_rope_0, i32 %out_k_rope_1, i32 %out_k_rope_2, i32 %out_k_rope_3, i32 %out_k_rope_4, i32 %out_k_rope_5, i32 %out_k_rope_6, i32 %out_k_rope_7, i32 %out_v_0, i32 %out_v_1, i32 %out_v_2, i32 %out_v_3, i32 %out_v_4, i32 %out_v_5, i32 %out_v_6, i32 %out_v_7, i32 %out_v_8, i32 %out_v_9, i32 %out_v_10, i32 %out_v_11, i32 %out_v_12, i32 %out_v_13, i32 %out_v_14, i32 %out_v_15" [kernel_MHSA.cpp:55->kernel_MHSA.cpp:55]   --->   Operation 40 'call' 'call_ln55' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 4 <SV = 3> <Delay = 1.08>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%muxLogicAXIMCE_to_empty_508 = muxlogic"   --->   Operation 41 'muxlogic' 'muxLogicAXIMCE_to_empty_508' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 42 [11/11] (1.08ns)   --->   "%empty_508 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem2_addr" [kernel_MHSA.cpp:64->kernel_MHSA.cpp:55]   --->   Operation 42 'writeresp' 'empty_508' <Predicate = true> <Delay = 1.08> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.60> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%muxLogicAXIMCE_to_empty_509 = muxlogic"   --->   Operation 43 'muxlogic' 'muxLogicAXIMCE_to_empty_509' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 44 [11/11] (1.08ns)   --->   "%empty_509 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem3_addr" [kernel_MHSA.cpp:64->kernel_MHSA.cpp:55]   --->   Operation 44 'writeresp' 'empty_509' <Predicate = true> <Delay = 1.08> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.60> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 2.92>
ST_5 : Operation 45 [10/11] (2.92ns)   --->   "%empty_508 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem2_addr" [kernel_MHSA.cpp:64->kernel_MHSA.cpp:55]   --->   Operation 45 'writeresp' 'empty_508' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.60> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 46 [10/11] (2.92ns)   --->   "%empty_509 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem3_addr" [kernel_MHSA.cpp:64->kernel_MHSA.cpp:55]   --->   Operation 46 'writeresp' 'empty_509' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.60> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 2.92>
ST_6 : Operation 47 [9/11] (2.92ns)   --->   "%empty_508 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem2_addr" [kernel_MHSA.cpp:64->kernel_MHSA.cpp:55]   --->   Operation 47 'writeresp' 'empty_508' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.60> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 48 [9/11] (2.92ns)   --->   "%empty_509 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem3_addr" [kernel_MHSA.cpp:64->kernel_MHSA.cpp:55]   --->   Operation 48 'writeresp' 'empty_509' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.60> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 2.92>
ST_7 : Operation 49 [8/11] (2.92ns)   --->   "%empty_508 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem2_addr" [kernel_MHSA.cpp:64->kernel_MHSA.cpp:55]   --->   Operation 49 'writeresp' 'empty_508' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.60> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 50 [8/11] (2.92ns)   --->   "%empty_509 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem3_addr" [kernel_MHSA.cpp:64->kernel_MHSA.cpp:55]   --->   Operation 50 'writeresp' 'empty_509' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.60> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 2.92>
ST_8 : Operation 51 [7/11] (2.92ns)   --->   "%empty_508 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem2_addr" [kernel_MHSA.cpp:64->kernel_MHSA.cpp:55]   --->   Operation 51 'writeresp' 'empty_508' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.60> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 52 [7/11] (2.92ns)   --->   "%empty_509 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem3_addr" [kernel_MHSA.cpp:64->kernel_MHSA.cpp:55]   --->   Operation 52 'writeresp' 'empty_509' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.60> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 2.92>
ST_9 : Operation 53 [6/11] (2.92ns)   --->   "%empty_508 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem2_addr" [kernel_MHSA.cpp:64->kernel_MHSA.cpp:55]   --->   Operation 53 'writeresp' 'empty_508' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.60> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 54 [6/11] (2.92ns)   --->   "%empty_509 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem3_addr" [kernel_MHSA.cpp:64->kernel_MHSA.cpp:55]   --->   Operation 54 'writeresp' 'empty_509' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.60> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 2.92>
ST_10 : Operation 55 [5/11] (2.92ns)   --->   "%empty_508 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem2_addr" [kernel_MHSA.cpp:64->kernel_MHSA.cpp:55]   --->   Operation 55 'writeresp' 'empty_508' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.60> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 56 [5/11] (2.92ns)   --->   "%empty_509 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem3_addr" [kernel_MHSA.cpp:64->kernel_MHSA.cpp:55]   --->   Operation 56 'writeresp' 'empty_509' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.60> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 2.92>
ST_11 : Operation 57 [4/11] (2.92ns)   --->   "%empty_508 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem2_addr" [kernel_MHSA.cpp:64->kernel_MHSA.cpp:55]   --->   Operation 57 'writeresp' 'empty_508' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.60> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 58 [4/11] (2.92ns)   --->   "%empty_509 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem3_addr" [kernel_MHSA.cpp:64->kernel_MHSA.cpp:55]   --->   Operation 58 'writeresp' 'empty_509' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.60> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 2.92>
ST_12 : Operation 59 [3/11] (2.92ns)   --->   "%empty_508 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem2_addr" [kernel_MHSA.cpp:64->kernel_MHSA.cpp:55]   --->   Operation 59 'writeresp' 'empty_508' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.60> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 60 [3/11] (2.92ns)   --->   "%empty_509 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem3_addr" [kernel_MHSA.cpp:64->kernel_MHSA.cpp:55]   --->   Operation 60 'writeresp' 'empty_509' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.60> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 2.92>
ST_13 : Operation 61 [2/11] (2.92ns)   --->   "%empty_508 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem2_addr" [kernel_MHSA.cpp:64->kernel_MHSA.cpp:55]   --->   Operation 61 'writeresp' 'empty_508' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.60> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 62 [2/11] (2.92ns)   --->   "%empty_509 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem3_addr" [kernel_MHSA.cpp:64->kernel_MHSA.cpp:55]   --->   Operation 62 'writeresp' 'empty_509' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.60> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 0.89>
ST_14 : Operation 63 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %value_cache, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0, i32 0"   --->   Operation 63 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 64 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %value_cache_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0, i32 0"   --->   Operation 64 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 65 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %key_cache, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0, i32 0"   --->   Operation 65 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 66 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %key_cache_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0, i32 0"   --->   Operation 66 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 67 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %out_v_0, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 67 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 68 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %out_v_1, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 68 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 69 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %out_v_2, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 69 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 70 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %out_v_3, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 70 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 71 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %out_v_4, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 71 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 72 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %out_v_5, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 72 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 73 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %out_v_6, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 73 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 74 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %out_v_7, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 74 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 75 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %out_v_8, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 75 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 76 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %out_v_9, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 76 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 77 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %out_v_10, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 77 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 78 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %out_v_11, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 78 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 79 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %out_v_12, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 79 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 80 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %out_v_13, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 80 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 81 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %out_v_14, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 81 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 82 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %out_v_15, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 82 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 83 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem3, void @empty_50, i32 0, i32 0, void @empty_99, i32 0, i32 0, void @empty_58, void @empty_52, void @empty_99, i32 16, i32 16, i32 256, i32 256, void @empty_99, void @empty_99, i32 4294967295, i32 0, i32 0"   --->   Operation 83 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 84 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem2, void @empty_50, i32 0, i32 0, void @empty_99, i32 0, i32 0, void @empty_57, void @empty_52, void @empty_99, i32 16, i32 16, i32 256, i32 256, void @empty_99, void @empty_99, i32 4294967295, i32 0, i32 0"   --->   Operation 84 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 85 [1/11] (0.89ns)   --->   "%empty_508 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem2_addr" [kernel_MHSA.cpp:64->kernel_MHSA.cpp:55]   --->   Operation 85 'writeresp' 'empty_508' <Predicate = true> <Delay = 0.89> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.60> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 86 [1/11] (0.89ns)   --->   "%empty_509 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem3_addr" [kernel_MHSA.cpp:64->kernel_MHSA.cpp:55]   --->   Operation 86 'writeresp' 'empty_509' <Predicate = true> <Delay = 0.89> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.60> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 87 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 87 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ value_cache]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ key_cache]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ gmem2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ gmem3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ out_k_rope_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ out_k_rope_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ out_k_rope_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ out_k_rope_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ out_k_rope_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ out_k_rope_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ out_k_rope_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ out_k_rope_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ out_v_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ out_v_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ out_v_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ out_v_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ out_v_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ out_v_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ out_v_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ out_v_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ out_v_8]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ out_v_9]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ out_v_10]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ out_v_11]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ out_v_12]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ out_v_13]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ out_v_14]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ out_v_15]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ key_cache_c]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ value_cache_c]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
p_read_2                           (read         ) [ 000000000000000]
p_read_3                           (read         ) [ 000000000000000]
muxLogicFIFOCE_to_value_cache_read (muxlogic     ) [ 000000000000000]
value_cache_read                   (read         ) [ 000000000000000]
muxLogicFIFOData_to_write_ln0      (muxlogic     ) [ 000000000000000]
write_ln0                          (write        ) [ 000000000000000]
muxLogicFIFOCE_to_key_cache_read   (muxlogic     ) [ 000000000000000]
key_cache_read                     (read         ) [ 000000000000000]
muxLogicFIFOData_to_write_ln0      (muxlogic     ) [ 000000000000000]
write_ln0                          (write        ) [ 000000000000000]
trunc_ln                           (partselect   ) [ 001100000000000]
sext_ln55                          (sext         ) [ 000000000000000]
trunc_ln55_1                       (partselect   ) [ 001100000000000]
sext_ln55_1                        (sext         ) [ 000000000000000]
p_cast                             (partselect   ) [ 001100000000000]
p_cast1                            (partselect   ) [ 001100000000000]
gmem2_addr                         (getelementptr) [ 001111111111111]
gmem3_addr                         (getelementptr) [ 001111111111111]
muxLogicAXIMAddr_to_empty          (muxlogic     ) [ 000000000000000]
muxLogicAXIMBurst_to_empty         (muxlogic     ) [ 000000000000000]
empty                              (writereq     ) [ 000000000000000]
muxLogicAXIMAddr_to_empty_507      (muxlogic     ) [ 000000000000000]
muxLogicAXIMBurst_to_empty_507     (muxlogic     ) [ 000000000000000]
empty_507                          (writereq     ) [ 000000000000000]
call_ln55                          (call         ) [ 000000000000000]
muxLogicAXIMCE_to_empty_508        (muxlogic     ) [ 000000000000000]
muxLogicAXIMCE_to_empty_509        (muxlogic     ) [ 000000000000000]
specinterface_ln0                  (specinterface) [ 000000000000000]
specinterface_ln0                  (specinterface) [ 000000000000000]
specinterface_ln0                  (specinterface) [ 000000000000000]
specinterface_ln0                  (specinterface) [ 000000000000000]
specmemcore_ln0                    (specmemcore  ) [ 000000000000000]
specmemcore_ln0                    (specmemcore  ) [ 000000000000000]
specmemcore_ln0                    (specmemcore  ) [ 000000000000000]
specmemcore_ln0                    (specmemcore  ) [ 000000000000000]
specmemcore_ln0                    (specmemcore  ) [ 000000000000000]
specmemcore_ln0                    (specmemcore  ) [ 000000000000000]
specmemcore_ln0                    (specmemcore  ) [ 000000000000000]
specmemcore_ln0                    (specmemcore  ) [ 000000000000000]
specmemcore_ln0                    (specmemcore  ) [ 000000000000000]
specmemcore_ln0                    (specmemcore  ) [ 000000000000000]
specmemcore_ln0                    (specmemcore  ) [ 000000000000000]
specmemcore_ln0                    (specmemcore  ) [ 000000000000000]
specmemcore_ln0                    (specmemcore  ) [ 000000000000000]
specmemcore_ln0                    (specmemcore  ) [ 000000000000000]
specmemcore_ln0                    (specmemcore  ) [ 000000000000000]
specmemcore_ln0                    (specmemcore  ) [ 000000000000000]
specinterface_ln0                  (specinterface) [ 000000000000000]
specinterface_ln0                  (specinterface) [ 000000000000000]
empty_508                          (writeresp    ) [ 000000000000000]
empty_509                          (writeresp    ) [ 000000000000000]
ret_ln0                            (ret          ) [ 000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_read1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="value_cache">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="value_cache"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="key_cache">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="key_cache"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="gmem2">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="gmem3">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="out_k_rope_0">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_k_rope_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="out_k_rope_1">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_k_rope_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="out_k_rope_2">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_k_rope_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="out_k_rope_3">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_k_rope_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="out_k_rope_4">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_k_rope_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="out_k_rope_5">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_k_rope_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="out_k_rope_6">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_k_rope_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="out_k_rope_7">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_k_rope_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="out_v_0">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_v_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="out_v_1">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_v_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="out_v_2">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_v_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="out_v_3">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_v_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="out_v_4">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_v_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="out_v_5">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_v_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="out_v_6">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_v_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="out_v_7">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_v_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="out_v_8">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_v_8"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="out_v_9">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_v_9"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="out_v_10">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_v_10"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="out_v_11">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_v_11"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="out_v_12">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_v_12"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="out_v_13">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_v_13"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="out_v_14">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_v_14"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="out_v_15">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_v_15"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="key_cache_c">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="key_cache_c"/></StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="value_cache_c">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="value_cache_c"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i64P0A"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i64P0A"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i62.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Loop_CACHE_STORE_proc_Pipeline_CACHE_STORE"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_50"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_99"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_58"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_52"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_57"/></StgValue>
</bind>
</comp>

<comp id="118" class="1004" name="p_read_2_read_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="64" slack="0"/>
<pin id="120" dir="0" index="1" bw="64" slack="0"/>
<pin id="121" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_2/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="p_read_3_read_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="64" slack="0"/>
<pin id="126" dir="0" index="1" bw="64" slack="0"/>
<pin id="127" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_3/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="value_cache_read_read_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="64" slack="0"/>
<pin id="132" dir="0" index="1" bw="64" slack="0"/>
<pin id="133" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="value_cache_read/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="write_ln0_write_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="0" slack="0"/>
<pin id="138" dir="0" index="1" bw="64" slack="0"/>
<pin id="139" dir="0" index="2" bw="64" slack="0"/>
<pin id="140" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="key_cache_read_read_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="64" slack="0"/>
<pin id="146" dir="0" index="1" bw="64" slack="0"/>
<pin id="147" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="key_cache_read/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="write_ln0_write_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="0" slack="0"/>
<pin id="152" dir="0" index="1" bw="64" slack="0"/>
<pin id="153" dir="0" index="2" bw="64" slack="0"/>
<pin id="154" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="empty_writereq_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="0"/>
<pin id="160" dir="0" index="1" bw="32" slack="0"/>
<pin id="161" dir="0" index="2" bw="11" slack="0"/>
<pin id="162" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) " fcode="writereq"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="165" class="1004" name="empty_507_writereq_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="1" slack="0"/>
<pin id="167" dir="0" index="1" bw="32" slack="0"/>
<pin id="168" dir="0" index="2" bw="11" slack="0"/>
<pin id="169" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) " fcode="writereq"/>
<opset="empty_507/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="grp_writeresp_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="1" slack="0"/>
<pin id="174" dir="0" index="1" bw="32" slack="3"/>
<pin id="175" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writeresp(1158) " fcode="writeresp"/>
<opset="empty_508/4 "/>
</bind>
</comp>

<comp id="177" class="1004" name="grp_writeresp_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="1" slack="0"/>
<pin id="179" dir="0" index="1" bw="32" slack="3"/>
<pin id="180" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writeresp(1158) " fcode="writeresp"/>
<opset="empty_509/4 "/>
</bind>
</comp>

<comp id="182" class="1004" name="grp_Loop_CACHE_STORE_proc_Pipeline_CACHE_STORE_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="0" slack="0"/>
<pin id="184" dir="0" index="1" bw="32" slack="0"/>
<pin id="185" dir="0" index="2" bw="62" slack="1"/>
<pin id="186" dir="0" index="3" bw="32" slack="0"/>
<pin id="187" dir="0" index="4" bw="62" slack="1"/>
<pin id="188" dir="0" index="5" bw="62" slack="1"/>
<pin id="189" dir="0" index="6" bw="62" slack="1"/>
<pin id="190" dir="0" index="7" bw="32" slack="0"/>
<pin id="191" dir="0" index="8" bw="32" slack="0"/>
<pin id="192" dir="0" index="9" bw="32" slack="0"/>
<pin id="193" dir="0" index="10" bw="32" slack="0"/>
<pin id="194" dir="0" index="11" bw="32" slack="0"/>
<pin id="195" dir="0" index="12" bw="32" slack="0"/>
<pin id="196" dir="0" index="13" bw="32" slack="0"/>
<pin id="197" dir="0" index="14" bw="32" slack="0"/>
<pin id="198" dir="0" index="15" bw="32" slack="0"/>
<pin id="199" dir="0" index="16" bw="32" slack="0"/>
<pin id="200" dir="0" index="17" bw="32" slack="0"/>
<pin id="201" dir="0" index="18" bw="32" slack="0"/>
<pin id="202" dir="0" index="19" bw="32" slack="0"/>
<pin id="203" dir="0" index="20" bw="32" slack="0"/>
<pin id="204" dir="0" index="21" bw="32" slack="0"/>
<pin id="205" dir="0" index="22" bw="32" slack="0"/>
<pin id="206" dir="0" index="23" bw="32" slack="0"/>
<pin id="207" dir="0" index="24" bw="32" slack="0"/>
<pin id="208" dir="0" index="25" bw="32" slack="0"/>
<pin id="209" dir="0" index="26" bw="32" slack="0"/>
<pin id="210" dir="0" index="27" bw="32" slack="0"/>
<pin id="211" dir="0" index="28" bw="32" slack="0"/>
<pin id="212" dir="0" index="29" bw="32" slack="0"/>
<pin id="213" dir="0" index="30" bw="32" slack="0"/>
<pin id="214" dir="1" index="31" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln55/2 "/>
</bind>
</comp>

<comp id="242" class="1004" name="grp_fu_242">
<pin_list>
<pin id="243" dir="1" index="0" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicFIFOCE_to_value_cache_read/1 muxLogicAXIMCE_to_empty_508/4 "/>
</bind>
</comp>

<comp id="244" class="1004" name="grp_fu_244">
<pin_list>
<pin id="245" dir="1" index="0" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicFIFOCE_to_key_cache_read/1 muxLogicAXIMCE_to_empty_509/4 "/>
</bind>
</comp>

<comp id="246" class="1004" name="muxLogicFIFOData_to_write_ln0_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="64" slack="0"/>
<pin id="248" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicFIFOData_to_write_ln0/1 "/>
</bind>
</comp>

<comp id="250" class="1004" name="muxLogicFIFOData_to_write_ln0_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="64" slack="0"/>
<pin id="252" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicFIFOData_to_write_ln0/1 "/>
</bind>
</comp>

<comp id="254" class="1004" name="trunc_ln_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="62" slack="0"/>
<pin id="256" dir="0" index="1" bw="64" slack="0"/>
<pin id="257" dir="0" index="2" bw="3" slack="0"/>
<pin id="258" dir="0" index="3" bw="7" slack="0"/>
<pin id="259" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/1 "/>
</bind>
</comp>

<comp id="264" class="1004" name="sext_ln55_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="62" slack="0"/>
<pin id="266" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln55/1 "/>
</bind>
</comp>

<comp id="268" class="1004" name="trunc_ln55_1_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="62" slack="0"/>
<pin id="270" dir="0" index="1" bw="64" slack="0"/>
<pin id="271" dir="0" index="2" bw="3" slack="0"/>
<pin id="272" dir="0" index="3" bw="7" slack="0"/>
<pin id="273" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln55_1/1 "/>
</bind>
</comp>

<comp id="278" class="1004" name="sext_ln55_1_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="62" slack="0"/>
<pin id="280" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln55_1/1 "/>
</bind>
</comp>

<comp id="282" class="1004" name="p_cast_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="62" slack="0"/>
<pin id="284" dir="0" index="1" bw="64" slack="0"/>
<pin id="285" dir="0" index="2" bw="3" slack="0"/>
<pin id="286" dir="0" index="3" bw="7" slack="0"/>
<pin id="287" dir="1" index="4" bw="62" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_cast/1 "/>
</bind>
</comp>

<comp id="292" class="1004" name="p_cast1_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="62" slack="0"/>
<pin id="294" dir="0" index="1" bw="64" slack="0"/>
<pin id="295" dir="0" index="2" bw="3" slack="0"/>
<pin id="296" dir="0" index="3" bw="7" slack="0"/>
<pin id="297" dir="1" index="4" bw="62" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_cast1/1 "/>
</bind>
</comp>

<comp id="302" class="1004" name="gmem2_addr_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="32" slack="0"/>
<pin id="304" dir="0" index="1" bw="62" slack="0"/>
<pin id="305" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem2_addr/1 "/>
</bind>
</comp>

<comp id="309" class="1004" name="gmem3_addr_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="32" slack="0"/>
<pin id="311" dir="0" index="1" bw="62" slack="0"/>
<pin id="312" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem3_addr/1 "/>
</bind>
</comp>

<comp id="316" class="1004" name="muxLogicAXIMAddr_to_empty_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="32" slack="0"/>
<pin id="318" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicAXIMAddr_to_empty/1 "/>
</bind>
</comp>

<comp id="320" class="1004" name="muxLogicAXIMBurst_to_empty_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="11" slack="0"/>
<pin id="322" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicAXIMBurst_to_empty/1 "/>
</bind>
</comp>

<comp id="324" class="1004" name="muxLogicAXIMAddr_to_empty_507_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="32" slack="0"/>
<pin id="326" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicAXIMAddr_to_empty_507/1 "/>
</bind>
</comp>

<comp id="328" class="1004" name="muxLogicAXIMBurst_to_empty_507_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="11" slack="0"/>
<pin id="330" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicAXIMBurst_to_empty_507/1 "/>
</bind>
</comp>

<comp id="332" class="1005" name="trunc_ln_reg_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="62" slack="1"/>
<pin id="334" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

<comp id="337" class="1005" name="trunc_ln55_1_reg_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="62" slack="1"/>
<pin id="339" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln55_1 "/>
</bind>
</comp>

<comp id="342" class="1005" name="p_cast_reg_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="62" slack="1"/>
<pin id="344" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="p_cast "/>
</bind>
</comp>

<comp id="347" class="1005" name="p_cast1_reg_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="62" slack="1"/>
<pin id="349" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="p_cast1 "/>
</bind>
</comp>

<comp id="352" class="1005" name="gmem2_addr_reg_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="32" slack="3"/>
<pin id="354" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="gmem2_addr "/>
</bind>
</comp>

<comp id="357" class="1005" name="gmem3_addr_reg_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="32" slack="3"/>
<pin id="359" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="gmem3_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="122"><net_src comp="64" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="2" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="128"><net_src comp="64" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="0" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="134"><net_src comp="66" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="4" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="141"><net_src comp="68" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="142"><net_src comp="62" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="143"><net_src comp="130" pin="2"/><net_sink comp="136" pin=2"/></net>

<net id="148"><net_src comp="66" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="149"><net_src comp="6" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="155"><net_src comp="68" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="156"><net_src comp="60" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="157"><net_src comp="144" pin="2"/><net_sink comp="150" pin=2"/></net>

<net id="163"><net_src comp="78" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="164"><net_src comp="76" pin="0"/><net_sink comp="158" pin=2"/></net>

<net id="170"><net_src comp="78" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="171"><net_src comp="76" pin="0"/><net_sink comp="165" pin=2"/></net>

<net id="176"><net_src comp="82" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="181"><net_src comp="82" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="215"><net_src comp="80" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="216"><net_src comp="10" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="217"><net_src comp="8" pin="0"/><net_sink comp="182" pin=3"/></net>

<net id="218"><net_src comp="12" pin="0"/><net_sink comp="182" pin=7"/></net>

<net id="219"><net_src comp="14" pin="0"/><net_sink comp="182" pin=8"/></net>

<net id="220"><net_src comp="16" pin="0"/><net_sink comp="182" pin=9"/></net>

<net id="221"><net_src comp="18" pin="0"/><net_sink comp="182" pin=10"/></net>

<net id="222"><net_src comp="20" pin="0"/><net_sink comp="182" pin=11"/></net>

<net id="223"><net_src comp="22" pin="0"/><net_sink comp="182" pin=12"/></net>

<net id="224"><net_src comp="24" pin="0"/><net_sink comp="182" pin=13"/></net>

<net id="225"><net_src comp="26" pin="0"/><net_sink comp="182" pin=14"/></net>

<net id="226"><net_src comp="28" pin="0"/><net_sink comp="182" pin=15"/></net>

<net id="227"><net_src comp="30" pin="0"/><net_sink comp="182" pin=16"/></net>

<net id="228"><net_src comp="32" pin="0"/><net_sink comp="182" pin=17"/></net>

<net id="229"><net_src comp="34" pin="0"/><net_sink comp="182" pin=18"/></net>

<net id="230"><net_src comp="36" pin="0"/><net_sink comp="182" pin=19"/></net>

<net id="231"><net_src comp="38" pin="0"/><net_sink comp="182" pin=20"/></net>

<net id="232"><net_src comp="40" pin="0"/><net_sink comp="182" pin=21"/></net>

<net id="233"><net_src comp="42" pin="0"/><net_sink comp="182" pin=22"/></net>

<net id="234"><net_src comp="44" pin="0"/><net_sink comp="182" pin=23"/></net>

<net id="235"><net_src comp="46" pin="0"/><net_sink comp="182" pin=24"/></net>

<net id="236"><net_src comp="48" pin="0"/><net_sink comp="182" pin=25"/></net>

<net id="237"><net_src comp="50" pin="0"/><net_sink comp="182" pin=26"/></net>

<net id="238"><net_src comp="52" pin="0"/><net_sink comp="182" pin=27"/></net>

<net id="239"><net_src comp="54" pin="0"/><net_sink comp="182" pin=28"/></net>

<net id="240"><net_src comp="56" pin="0"/><net_sink comp="182" pin=29"/></net>

<net id="241"><net_src comp="58" pin="0"/><net_sink comp="182" pin=30"/></net>

<net id="249"><net_src comp="130" pin="2"/><net_sink comp="246" pin=0"/></net>

<net id="253"><net_src comp="144" pin="2"/><net_sink comp="250" pin=0"/></net>

<net id="260"><net_src comp="70" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="261"><net_src comp="124" pin="2"/><net_sink comp="254" pin=1"/></net>

<net id="262"><net_src comp="72" pin="0"/><net_sink comp="254" pin=2"/></net>

<net id="263"><net_src comp="74" pin="0"/><net_sink comp="254" pin=3"/></net>

<net id="267"><net_src comp="254" pin="4"/><net_sink comp="264" pin=0"/></net>

<net id="274"><net_src comp="70" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="275"><net_src comp="118" pin="2"/><net_sink comp="268" pin=1"/></net>

<net id="276"><net_src comp="72" pin="0"/><net_sink comp="268" pin=2"/></net>

<net id="277"><net_src comp="74" pin="0"/><net_sink comp="268" pin=3"/></net>

<net id="281"><net_src comp="268" pin="4"/><net_sink comp="278" pin=0"/></net>

<net id="288"><net_src comp="70" pin="0"/><net_sink comp="282" pin=0"/></net>

<net id="289"><net_src comp="130" pin="2"/><net_sink comp="282" pin=1"/></net>

<net id="290"><net_src comp="72" pin="0"/><net_sink comp="282" pin=2"/></net>

<net id="291"><net_src comp="74" pin="0"/><net_sink comp="282" pin=3"/></net>

<net id="298"><net_src comp="70" pin="0"/><net_sink comp="292" pin=0"/></net>

<net id="299"><net_src comp="144" pin="2"/><net_sink comp="292" pin=1"/></net>

<net id="300"><net_src comp="72" pin="0"/><net_sink comp="292" pin=2"/></net>

<net id="301"><net_src comp="74" pin="0"/><net_sink comp="292" pin=3"/></net>

<net id="306"><net_src comp="8" pin="0"/><net_sink comp="302" pin=0"/></net>

<net id="307"><net_src comp="264" pin="1"/><net_sink comp="302" pin=1"/></net>

<net id="308"><net_src comp="302" pin="2"/><net_sink comp="158" pin=1"/></net>

<net id="313"><net_src comp="10" pin="0"/><net_sink comp="309" pin=0"/></net>

<net id="314"><net_src comp="278" pin="1"/><net_sink comp="309" pin=1"/></net>

<net id="315"><net_src comp="309" pin="2"/><net_sink comp="165" pin=1"/></net>

<net id="319"><net_src comp="302" pin="2"/><net_sink comp="316" pin=0"/></net>

<net id="323"><net_src comp="76" pin="0"/><net_sink comp="320" pin=0"/></net>

<net id="327"><net_src comp="309" pin="2"/><net_sink comp="324" pin=0"/></net>

<net id="331"><net_src comp="76" pin="0"/><net_sink comp="328" pin=0"/></net>

<net id="335"><net_src comp="254" pin="4"/><net_sink comp="332" pin=0"/></net>

<net id="336"><net_src comp="332" pin="1"/><net_sink comp="182" pin=4"/></net>

<net id="340"><net_src comp="268" pin="4"/><net_sink comp="337" pin=0"/></net>

<net id="341"><net_src comp="337" pin="1"/><net_sink comp="182" pin=2"/></net>

<net id="345"><net_src comp="282" pin="4"/><net_sink comp="342" pin=0"/></net>

<net id="346"><net_src comp="342" pin="1"/><net_sink comp="182" pin=5"/></net>

<net id="350"><net_src comp="292" pin="4"/><net_sink comp="347" pin=0"/></net>

<net id="351"><net_src comp="347" pin="1"/><net_sink comp="182" pin=6"/></net>

<net id="355"><net_src comp="302" pin="2"/><net_sink comp="352" pin=0"/></net>

<net id="356"><net_src comp="352" pin="1"/><net_sink comp="172" pin=1"/></net>

<net id="360"><net_src comp="309" pin="2"/><net_sink comp="357" pin=0"/></net>

<net id="361"><net_src comp="357" pin="1"/><net_sink comp="177" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem2 | {1 2 3 4 5 6 7 8 9 10 11 12 13 14 }
	Port: gmem3 | {1 2 3 4 5 6 7 8 9 10 11 12 13 14 }
	Port: key_cache_c | {1 }
	Port: value_cache_c | {1 }
 - Input state : 
	Port: Loop_CACHE_STORE_proc : p_read | {1 }
	Port: Loop_CACHE_STORE_proc : p_read1 | {1 }
	Port: Loop_CACHE_STORE_proc : value_cache | {1 }
	Port: Loop_CACHE_STORE_proc : key_cache | {1 }
	Port: Loop_CACHE_STORE_proc : out_k_rope_0 | {2 3 }
	Port: Loop_CACHE_STORE_proc : out_k_rope_1 | {2 3 }
	Port: Loop_CACHE_STORE_proc : out_k_rope_2 | {2 3 }
	Port: Loop_CACHE_STORE_proc : out_k_rope_3 | {2 3 }
	Port: Loop_CACHE_STORE_proc : out_k_rope_4 | {2 3 }
	Port: Loop_CACHE_STORE_proc : out_k_rope_5 | {2 3 }
	Port: Loop_CACHE_STORE_proc : out_k_rope_6 | {2 3 }
	Port: Loop_CACHE_STORE_proc : out_k_rope_7 | {2 3 }
	Port: Loop_CACHE_STORE_proc : out_v_0 | {2 3 }
	Port: Loop_CACHE_STORE_proc : out_v_1 | {2 3 }
	Port: Loop_CACHE_STORE_proc : out_v_2 | {2 3 }
	Port: Loop_CACHE_STORE_proc : out_v_3 | {2 3 }
	Port: Loop_CACHE_STORE_proc : out_v_4 | {2 3 }
	Port: Loop_CACHE_STORE_proc : out_v_5 | {2 3 }
	Port: Loop_CACHE_STORE_proc : out_v_6 | {2 3 }
	Port: Loop_CACHE_STORE_proc : out_v_7 | {2 3 }
	Port: Loop_CACHE_STORE_proc : out_v_8 | {2 3 }
	Port: Loop_CACHE_STORE_proc : out_v_9 | {2 3 }
	Port: Loop_CACHE_STORE_proc : out_v_10 | {2 3 }
	Port: Loop_CACHE_STORE_proc : out_v_11 | {2 3 }
	Port: Loop_CACHE_STORE_proc : out_v_12 | {2 3 }
	Port: Loop_CACHE_STORE_proc : out_v_13 | {2 3 }
	Port: Loop_CACHE_STORE_proc : out_v_14 | {2 3 }
	Port: Loop_CACHE_STORE_proc : out_v_15 | {2 3 }
  - Chain level:
	State 1
		sext_ln55 : 1
		sext_ln55_1 : 1
		gmem2_addr : 2
		gmem3_addr : 2
		muxLogicAXIMAddr_to_empty : 3
		empty : 3
		muxLogicAXIMAddr_to_empty_507 : 3
		empty_507 : 3
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------------------------|---------|---------|---------|
| Operation|                    Functional Unit                    |  Delay  |    FF   |   LUT   |
|----------|-------------------------------------------------------|---------|---------|---------|
|   call   | grp_Loop_CACHE_STORE_proc_Pipeline_CACHE_STORE_fu_182 |   8.64  |   298   |   462   |
|----------|-------------------------------------------------------|---------|---------|---------|
|          |                  p_read_2_read_fu_118                 |    0    |    0    |    0    |
|   read   |                  p_read_3_read_fu_124                 |    0    |    0    |    0    |
|          |              value_cache_read_read_fu_130             |    0    |    0    |    0    |
|          |               key_cache_read_read_fu_144              |    0    |    0    |    0    |
|----------|-------------------------------------------------------|---------|---------|---------|
|   write  |                 write_ln0_write_fu_136                |    0    |    0    |    0    |
|          |                 write_ln0_write_fu_150                |    0    |    0    |    0    |
|----------|-------------------------------------------------------|---------|---------|---------|
| writereq |                 empty_writereq_fu_158                 |    0    |    0    |    0    |
|          |               empty_507_writereq_fu_165               |    0    |    0    |    0    |
|----------|-------------------------------------------------------|---------|---------|---------|
| writeresp|                  grp_writeresp_fu_172                 |    0    |    0    |    0    |
|          |                  grp_writeresp_fu_177                 |    0    |    0    |    0    |
|----------|-------------------------------------------------------|---------|---------|---------|
|          |                       grp_fu_242                      |    0    |    0    |    0    |
|          |                       grp_fu_244                      |    0    |    0    |    0    |
|          |          muxLogicFIFOData_to_write_ln0_fu_246         |    0    |    0    |    0    |
| muxlogic |          muxLogicFIFOData_to_write_ln0_fu_250         |    0    |    0    |    0    |
|          |            muxLogicAXIMAddr_to_empty_fu_316           |    0    |    0    |    0    |
|          |           muxLogicAXIMBurst_to_empty_fu_320           |    0    |    0    |    0    |
|          |          muxLogicAXIMAddr_to_empty_507_fu_324         |    0    |    0    |    0    |
|          |         muxLogicAXIMBurst_to_empty_507_fu_328         |    0    |    0    |    0    |
|----------|-------------------------------------------------------|---------|---------|---------|
|          |                    trunc_ln_fu_254                    |    0    |    0    |    0    |
|partselect|                  trunc_ln55_1_fu_268                  |    0    |    0    |    0    |
|          |                     p_cast_fu_282                     |    0    |    0    |    0    |
|          |                     p_cast1_fu_292                    |    0    |    0    |    0    |
|----------|-------------------------------------------------------|---------|---------|---------|
|   sext   |                    sext_ln55_fu_264                   |    0    |    0    |    0    |
|          |                   sext_ln55_1_fu_278                  |    0    |    0    |    0    |
|----------|-------------------------------------------------------|---------|---------|---------|
|   Total  |                                                       |   8.64  |   298   |   462   |
|----------|-------------------------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
| gmem2_addr_reg_352 |   32   |
| gmem3_addr_reg_357 |   32   |
|   p_cast1_reg_347  |   62   |
|   p_cast_reg_342   |   62   |
|trunc_ln55_1_reg_337|   62   |
|  trunc_ln_reg_332  |   62   |
+--------------------+--------+
|        Total       |   312  |
+--------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    8   |   298  |   462  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |
|  Register |    -   |   312  |    -   |
+-----------+--------+--------+--------+
|   Total   |    8   |   610  |   462  |
+-----------+--------+--------+--------+
