library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity pwm is
 Port (clk      : in STD_LOGIC;
       cu       : in STD_LOGIC_VECTOR(6 downto 0);
       pwm_out  : out STD_LOGIC);
end pwm;

architecture Behavioral of pwm is

begin


end Behavioral;
