`timescale 1ns / 1ps
//////////////////////////////////////////////////////////////////////////////////
// Company: 
// Engineer: 
// 
// Create Date: 2022/11/29 17:33:27
// Design Name: 
// Module Name: div3
// Project Name: 
// Target Devices: 
// Tool Versions: 
// Description: 
// 
// Dependencies: 
// 
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
// 
//////////////////////////////////////////////////////////////////////////////////


module div3(
    input wire rst, clk,
    output wire out
    );
    
    reg out1, out2;
    reg [1:0] count1, count2;
    
    always@(posedge clk)
    begin
        
    end
    
    
endmodule
