

================================================================
== Vitis HLS Report for 'Conv2D_HW'
================================================================
* Date:           Mon Mar 31 13:44:32 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        Vitis_Midterm
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                      |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_38_1     |        ?|        ?|         ?|          -|          -|     ?|        no|
        | + VITIS_LOOP_56_5    |        ?|        ?|         ?|          -|          -|     ?|        no|
        |  ++ VITIS_LOOP_58_6  |        ?|        ?|         ?|          -|          -|     ?|        no|
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 33
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 9 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 29 
26 --> 27 
27 --> 28 
28 --> 25 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 16 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%phi_mul124 = alloca i32 1"   --->   Operation 34 'alloca' 'phi_mul124' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%phi_mul = alloca i32 1"   --->   Operation 35 'alloca' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%iFilter_V = alloca i32 1"   --->   Operation 36 'alloca' 'iFilter_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (1.00ns)   --->   "%apply_relu_read = read i1 @_ssdm_op_Read.s_axilite.i1, i1 %apply_relu"   --->   Operation 37 'read' 'apply_relu_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 38 [1/1] (1.00ns)   --->   "%convHeight_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %convHeight"   --->   Operation 38 'read' 'convHeight_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 39 [1/1] (1.00ns)   --->   "%convWidth_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %convWidth"   --->   Operation 39 'read' 'convWidth_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 40 [1/1] (1.00ns)   --->   "%inputHeight_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %inputHeight"   --->   Operation 40 'read' 'inputHeight_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 41 [1/1] (1.00ns)   --->   "%inputWidth_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %inputWidth"   --->   Operation 41 'read' 'inputWidth_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 42 [1/1] (1.00ns)   --->   "%numFilters_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %numFilters"   --->   Operation 42 'read' 'numFilters_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 43 [1/1] (1.00ns)   --->   "%numChannels_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %numChannels"   --->   Operation 43 'read' 'numChannels_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 44 [1/1] (1.00ns)   --->   "%biases_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %biases"   --->   Operation 44 'read' 'biases_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 45 [1/1] (1.00ns)   --->   "%coeffs_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %coeffs"   --->   Operation 45 'read' 'coeffs_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 46 [1/1] (1.00ns)   --->   "%output_r_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %output_r"   --->   Operation 46 'read' 'output_r_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 47 [1/1] (1.00ns)   --->   "%input_r_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %input_r"   --->   Operation 47 'read' 'input_r_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%acc_2_loc = alloca i64 1"   --->   Operation 48 'alloca' 'acc_2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%coeff_cache = alloca i64 1" [HLS_Optimized/conv2d.cpp:39]   --->   Operation 49 'alloca' 'coeff_cache' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (1.58ns)   --->   "%store_ln38 = store i32 0, i32 %iFilter_V" [HLS_Optimized/conv2d.cpp:38]   --->   Operation 50 'store' 'store_ln38' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 51 [1/1] (1.58ns)   --->   "%store_ln38 = store i64 0, i64 %phi_mul" [HLS_Optimized/conv2d.cpp:38]   --->   Operation 51 'store' 'store_ln38' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 52 [1/1] (1.58ns)   --->   "%store_ln38 = store i62 0, i62 %phi_mul124" [HLS_Optimized/conv2d.cpp:38]   --->   Operation 52 'store' 'store_ln38' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 6.91>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln17 = zext i32 %convHeight_read" [HLS_Optimized/conv2d.cpp:17]   --->   Operation 53 'zext' 'zext_ln17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln17_1 = zext i32 %convWidth_read" [HLS_Optimized/conv2d.cpp:17]   --->   Operation 54 'zext' 'zext_ln17_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [2/2] (6.91ns)   --->   "%mul_ln17 = mul i64 %zext_ln17, i64 %zext_ln17_1" [HLS_Optimized/conv2d.cpp:17]   --->   Operation 55 'mul' 'mul_ln17' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 6.91>
ST_3 : Operation 56 [1/2] (6.91ns)   --->   "%mul_ln17 = mul i64 %zext_ln17, i64 %zext_ln17_1" [HLS_Optimized/conv2d.cpp:17]   --->   Operation 56 'mul' 'mul_ln17' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.97>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln17_2 = zext i32 %numChannels_read" [HLS_Optimized/conv2d.cpp:17]   --->   Operation 57 'zext' 'zext_ln17_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln17_3 = zext i64 %mul_ln17" [HLS_Optimized/conv2d.cpp:17]   --->   Operation 58 'zext' 'zext_ln17_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 59 [5/5] (6.97ns)   --->   "%mul_ln17_1 = mul i96 %zext_ln17_2, i96 %zext_ln17_3" [HLS_Optimized/conv2d.cpp:17]   --->   Operation 59 'mul' 'mul_ln17_1' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.97>
ST_5 : Operation 60 [4/5] (6.97ns)   --->   "%mul_ln17_1 = mul i96 %zext_ln17_2, i96 %zext_ln17_3" [HLS_Optimized/conv2d.cpp:17]   --->   Operation 60 'mul' 'mul_ln17_1' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.97>
ST_6 : Operation 61 [1/1] (0.00ns)   --->   "%numChannels_cast = zext i32 %numChannels_read"   --->   Operation 61 'zext' 'numChannels_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 62 [1/1] (0.00ns)   --->   "%convHeight_cast = zext i32 %convHeight_read"   --->   Operation 62 'zext' 'convHeight_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 63 [1/1] (0.00ns)   --->   "%convWidth_cast = zext i32 %convWidth_read"   --->   Operation 63 'zext' 'convWidth_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 64 [1/1] (2.47ns)   --->   "%cmp_i5161174 = icmp_ne  i32 %convHeight_read, i32 0"   --->   Operation 64 'icmp' 'cmp_i5161174' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 65 [2/2] (6.91ns)   --->   "%mul_ln38 = mul i62 %convHeight_cast, i62 %convWidth_cast" [HLS_Optimized/conv2d.cpp:38]   --->   Operation 65 'mul' 'mul_ln38' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 66 [2/2] (6.91ns)   --->   "%mul_ln39 = mul i62 %numChannels_cast, i62 %convHeight_cast" [HLS_Optimized/conv2d.cpp:39]   --->   Operation 66 'mul' 'mul_ln39' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 67 [3/5] (6.97ns)   --->   "%mul_ln17_1 = mul i96 %zext_ln17_2, i96 %zext_ln17_3" [HLS_Optimized/conv2d.cpp:17]   --->   Operation 67 'mul' 'mul_ln17_1' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.97>
ST_7 : Operation 68 [1/2] (6.91ns)   --->   "%mul_ln38 = mul i62 %convHeight_cast, i62 %convWidth_cast" [HLS_Optimized/conv2d.cpp:38]   --->   Operation 68 'mul' 'mul_ln38' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 69 [1/2] (6.91ns)   --->   "%mul_ln39 = mul i62 %numChannels_cast, i62 %convHeight_cast" [HLS_Optimized/conv2d.cpp:39]   --->   Operation 69 'mul' 'mul_ln39' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 70 [2/5] (6.97ns)   --->   "%mul_ln17_1 = mul i96 %zext_ln17_2, i96 %zext_ln17_3" [HLS_Optimized/conv2d.cpp:17]   --->   Operation 70 'mul' 'mul_ln17_1' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.97>
ST_8 : Operation 71 [1/1] (0.00ns)   --->   "%spectopmodule_ln17 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_16" [HLS_Optimized/conv2d.cpp:17]   --->   Operation 71 'spectopmodule' 'spectopmodule_ln17' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 72 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty_6, i32 0, i32 0, void @empty_7, i32 0, i32 200000, void @empty_8, void @empty_21, void @empty_7, i32 16, i32 16, i32 16, i32 16, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 72 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 73 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem"   --->   Operation 73 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 74 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %input_r, void @empty_17, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_15, void @empty, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_22, i32 4294967295, i32 0"   --->   Operation 74 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 75 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %input_r, void @empty_0, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_22, i32 4294967295, i32 0"   --->   Operation 75 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 76 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %output_r, void @empty_17, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_15, void @empty_1, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_22, i32 4294967295, i32 0"   --->   Operation 76 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 77 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %output_r, void @empty_0, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_22, i32 4294967295, i32 0"   --->   Operation 77 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 78 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %coeffs, void @empty_17, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_15, void @empty_2, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_22, i32 4294967295, i32 0"   --->   Operation 78 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 79 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %coeffs, void @empty_0, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_22, i32 4294967295, i32 0"   --->   Operation 79 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 80 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %biases, void @empty_17, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_15, void @empty_3, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_22, i32 4294967295, i32 0"   --->   Operation 80 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 81 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %biases, void @empty_0, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_22, i32 4294967295, i32 0"   --->   Operation 81 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 82 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %numChannels"   --->   Operation 82 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 83 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %numChannels, void @empty_17, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_15, void @empty_4, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 83 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 84 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %numChannels, void @empty_0, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 84 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 85 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %numFilters"   --->   Operation 85 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 86 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %numFilters, void @empty_17, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_15, void @empty_5, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 86 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 87 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %numFilters, void @empty_0, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 87 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 88 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %inputWidth"   --->   Operation 88 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 89 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %inputWidth, void @empty_17, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_15, void @empty_11, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 89 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 90 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %inputWidth, void @empty_0, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 90 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 91 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %inputHeight"   --->   Operation 91 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 92 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %inputHeight, void @empty_17, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_15, void @empty_12, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 92 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 93 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %inputHeight, void @empty_0, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 93 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 94 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %convWidth"   --->   Operation 94 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 95 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %convWidth, void @empty_17, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_15, void @empty_13, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 95 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 96 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %convWidth, void @empty_0, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 96 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 97 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %convHeight"   --->   Operation 97 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 98 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %convHeight, void @empty_17, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_15, void @empty_14, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 98 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 99 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %convHeight, void @empty_0, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 99 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 100 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %apply_relu"   --->   Operation 100 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 101 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %apply_relu, void @empty_17, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_15, void @empty_18, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 101 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 102 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %apply_relu, void @empty_0, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 102 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 103 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_17, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_15, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 103 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 104 [1/1] (0.00ns)   --->   "%inputHeight_cast = zext i32 %inputHeight_read"   --->   Operation 104 'zext' 'inputHeight_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 105 [1/1] (2.55ns)   --->   "%sub_i_i341 = add i33 %inputHeight_cast, i33 8589934590"   --->   Operation 105 'add' 'sub_i_i341' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 106 [1/1] (0.00ns)   --->   "%inputWidth_cast = zext i32 %inputWidth_read"   --->   Operation 106 'zext' 'inputWidth_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 107 [1/1] (2.55ns)   --->   "%sub_i_i311 = add i33 %inputWidth_cast, i33 8589934590"   --->   Operation 107 'add' 'sub_i_i311' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 108 [1/1] (2.47ns)   --->   "%cmp_i5111172 = icmp_ne  i32 %convWidth_read, i32 0"   --->   Operation 108 'icmp' 'cmp_i5111172' <Predicate = (cmp_i5161174)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 109 [1/1] (2.48ns)   --->   "%cmp_i2881189 = icmp_sgt  i33 %sub_i_i311, i33 0"   --->   Operation 109 'icmp' 'cmp_i2881189' <Predicate = true> <Delay = 2.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 110 [1/1] (0.00ns)   --->   "%sext_ln44 = sext i33 %sub_i_i341" [HLS_Optimized/conv2d.cpp:44]   --->   Operation 110 'sext' 'sext_ln44' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node empty)   --->   "%trunc_ln44 = trunc i62 %mul_ln38" [HLS_Optimized/conv2d.cpp:44]   --->   Operation 111 'trunc' 'trunc_ln44' <Predicate = (cmp_i5161174)> <Delay = 0.00>
ST_8 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node empty)   --->   "%select_ln44 = select i1 %cmp_i5111172, i32 %trunc_ln44, i32 0" [HLS_Optimized/conv2d.cpp:44]   --->   Operation 112 'select' 'select_ln44' <Predicate = (cmp_i5161174)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 113 [1/1] (0.69ns) (out node of the LUT)   --->   "%empty = select i1 %cmp_i5161174, i32 %select_ln44, i32 0" [HLS_Optimized/conv2d.cpp:44]   --->   Operation 113 'select' 'empty' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 114 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %inputWidth_read, i2 0"   --->   Operation 114 'bitconcatenate' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 115 [1/1] (0.00ns)   --->   "%p_cast = zext i34 %tmp_1"   --->   Operation 115 'zext' 'p_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 116 [1/1] (2.63ns)   --->   "%tmp2 = add i35 %p_cast, i35 34359738360"   --->   Operation 116 'add' 'tmp2' <Predicate = true> <Delay = 2.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 117 [1/1] (0.00ns)   --->   "%sext_ln58_1 = sext i35 %tmp2" [HLS_Optimized/conv2d.cpp:58]   --->   Operation 117 'sext' 'sext_ln58_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 118 [1/1] (2.55ns)   --->   "%add_ln58 = add i32 %inputWidth_read, i32 4294967294" [HLS_Optimized/conv2d.cpp:58]   --->   Operation 118 'add' 'add_ln58' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 119 [1/1] (0.69ns)   --->   "%empty_47 = select i1 %cmp_i2881189, i32 %add_ln58, i32 0" [HLS_Optimized/conv2d.cpp:58]   --->   Operation 119 'select' 'empty_47' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 120 [1/5] (6.97ns)   --->   "%mul_ln17_1 = mul i96 %zext_ln17_2, i96 %zext_ln17_3" [HLS_Optimized/conv2d.cpp:17]   --->   Operation 120 'mul' 'mul_ln17_1' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 121 [1/1] (2.47ns)   --->   "%icmp_ln1027_1 = icmp_eq  i32 %convWidth_read, i32 0"   --->   Operation 121 'icmp' 'icmp_ln1027_1' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 122 [1/1] (0.00ns)   --->   "%br_ln38 = br void %VITIS_LOOP_43_2" [HLS_Optimized/conv2d.cpp:38]   --->   Operation 122 'br' 'br_ln38' <Predicate = true> <Delay = 0.00>

State 9 <SV = 8> <Delay = 6.85>
ST_9 : Operation 123 [1/1] (0.00ns)   --->   "%phi_mul124_load = load i62 %phi_mul124" [HLS_Optimized/conv2d.cpp:39]   --->   Operation 123 'load' 'phi_mul124_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 124 [1/1] (0.00ns)   --->   "%phi_mul_load = load i64 %phi_mul"   --->   Operation 124 'load' 'phi_mul_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 125 [1/1] (0.00ns)   --->   "%iFilter_V_1 = load i32 %iFilter_V"   --->   Operation 125 'load' 'iFilter_V_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 126 [1/1] (3.46ns)   --->   "%add_ln1027 = add i62 %phi_mul124_load, i62 %convWidth_cast"   --->   Operation 126 'add' 'add_ln1027' <Predicate = true> <Delay = 3.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 127 [1/1] (3.52ns)   --->   "%add_ln1027_4 = add i64 %phi_mul_load, i64 %sext_ln44"   --->   Operation 127 'add' 'add_ln1027_4' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 128 [1/1] (2.47ns)   --->   "%icmp_ln1027 = icmp_eq  i32 %iFilter_V_1, i32 %numFilters_read"   --->   Operation 128 'icmp' 'icmp_ln1027' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 129 [1/1] (2.55ns)   --->   "%add_ln840 = add i32 %iFilter_V_1, i32 1"   --->   Operation 129 'add' 'add_ln840' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 130 [1/1] (0.00ns)   --->   "%br_ln38 = br i1 %icmp_ln1027, void %VITIS_LOOP_43_2.split, void %for.end112.loopexit" [HLS_Optimized/conv2d.cpp:38]   --->   Operation 130 'br' 'br_ln38' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 131 [5/5] (6.85ns)   --->   "%mul_ln39_1 = mul i62 %mul_ln39, i62 %phi_mul124_load" [HLS_Optimized/conv2d.cpp:39]   --->   Operation 131 'mul' 'mul_ln39_1' <Predicate = (!icmp_ln1027)> <Delay = 6.85> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.85> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 132 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %iFilter_V_1, i2 0"   --->   Operation 132 'bitconcatenate' 'tmp_2' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_9 : Operation 133 [1/1] (0.00ns)   --->   "%p_cast14 = zext i34 %tmp_2"   --->   Operation 133 'zext' 'p_cast14' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_9 : Operation 134 [1/1] (3.52ns)   --->   "%empty_48 = add i64 %p_cast14, i64 %biases_read"   --->   Operation 134 'add' 'empty_48' <Predicate = (!icmp_ln1027)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 135 [1/1] (0.00ns)   --->   "%p_cast8 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_48, i32 2, i32 63"   --->   Operation 135 'partselect' 'p_cast8' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_9 : Operation 136 [1/1] (0.00ns)   --->   "%p_cast8_cast = sext i62 %p_cast8"   --->   Operation 136 'sext' 'p_cast8_cast' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_9 : Operation 137 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 %gmem, i64 %p_cast8_cast"   --->   Operation 137 'getelementptr' 'gmem_addr' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_9 : Operation 138 [1/1] (0.00ns)   --->   "%ret_ln85 = ret" [HLS_Optimized/conv2d.cpp:85]   --->   Operation 138 'ret' 'ret_ln85' <Predicate = (icmp_ln1027)> <Delay = 0.00>

State 10 <SV = 9> <Delay = 6.85>
ST_10 : Operation 139 [4/5] (6.85ns)   --->   "%mul_ln39_1 = mul i62 %mul_ln39, i62 %phi_mul124_load" [HLS_Optimized/conv2d.cpp:39]   --->   Operation 139 'mul' 'mul_ln39_1' <Predicate = true> <Delay = 6.85> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.85> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 6.85>
ST_11 : Operation 140 [3/5] (6.85ns)   --->   "%mul_ln39_1 = mul i62 %mul_ln39, i62 %phi_mul124_load" [HLS_Optimized/conv2d.cpp:39]   --->   Operation 140 'mul' 'mul_ln39_1' <Predicate = true> <Delay = 6.85> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.85> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 6.85>
ST_12 : Operation 141 [2/5] (6.85ns)   --->   "%mul_ln39_1 = mul i62 %mul_ln39, i62 %phi_mul124_load" [HLS_Optimized/conv2d.cpp:39]   --->   Operation 141 'mul' 'mul_ln39_1' <Predicate = true> <Delay = 6.85> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.85> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 6.85>
ST_13 : Operation 142 [1/5] (6.85ns)   --->   "%mul_ln39_1 = mul i62 %mul_ln39, i62 %phi_mul124_load" [HLS_Optimized/conv2d.cpp:39]   --->   Operation 142 'mul' 'mul_ln39_1' <Predicate = true> <Delay = 6.85> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.85> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 0.00>
ST_14 : Operation 143 [2/2] (0.00ns)   --->   "%call_ln17 = call void @Conv2D_HW_Pipeline_VITIS_LOOP_45_4, i32 %gmem, i32 %convWidth_read, i96 %mul_ln17_1, i32 %empty, i64 %mul_ln17, i62 %mul_ln38, i62 %mul_ln39_1, i64 %coeffs_read, i1 %icmp_ln1027_1, i32 %coeff_cache" [HLS_Optimized/conv2d.cpp:17]   --->   Operation 143 'call' 'call_ln17' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 1.58>
ST_15 : Operation 144 [1/1] (0.00ns)   --->   "%specloopname_ln38 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [HLS_Optimized/conv2d.cpp:38]   --->   Operation 144 'specloopname' 'specloopname_ln38' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 145 [1/2] (0.00ns)   --->   "%call_ln17 = call void @Conv2D_HW_Pipeline_VITIS_LOOP_45_4, i32 %gmem, i32 %convWidth_read, i96 %mul_ln17_1, i32 %empty, i64 %mul_ln17, i62 %mul_ln38, i62 %mul_ln39_1, i64 %coeffs_read, i1 %icmp_ln1027_1, i32 %coeff_cache" [HLS_Optimized/conv2d.cpp:17]   --->   Operation 145 'call' 'call_ln17' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 146 [1/1] (1.58ns)   --->   "%br_ln56 = br void %VITIS_LOOP_58_6" [HLS_Optimized/conv2d.cpp:56]   --->   Operation 146 'br' 'br_ln56' <Predicate = true> <Delay = 1.58>

State 16 <SV = 15> <Delay = 4.06>
ST_16 : Operation 147 [1/1] (0.00ns)   --->   "%y_V = phi i32 0, void %VITIS_LOOP_43_2.split, i32 %y_V_1, void %for.inc107.loopexit"   --->   Operation 147 'phi' 'y_V' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 148 [1/1] (0.00ns)   --->   "%zext_ln1027 = zext i32 %y_V"   --->   Operation 148 'zext' 'zext_ln1027' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 149 [1/1] (2.48ns)   --->   "%icmp_ln1027_2 = icmp_sgt  i33 %sub_i_i341, i33 %zext_ln1027"   --->   Operation 149 'icmp' 'icmp_ln1027_2' <Predicate = true> <Delay = 2.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 150 [1/1] (2.55ns)   --->   "%y_V_1 = add i32 %y_V, i32 1"   --->   Operation 150 'add' 'y_V_1' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 151 [1/1] (0.00ns)   --->   "%br_ln56 = br i1 %icmp_ln1027_2, void %for.inc110.loopexit, void %VITIS_LOOP_58_6.split" [HLS_Optimized/conv2d.cpp:56]   --->   Operation 151 'br' 'br_ln56' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 152 [1/1] (0.00ns)   --->   "%y_V_cast16 = zext i32 %y_V"   --->   Operation 152 'zext' 'y_V_cast16' <Predicate = (icmp_ln1027_2)> <Delay = 0.00>
ST_16 : Operation 153 [1/1] (3.52ns)   --->   "%tmp = add i64 %phi_mul_load, i64 %y_V_cast16"   --->   Operation 153 'add' 'tmp' <Predicate = (icmp_ln1027_2)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 154 [1/1] (1.58ns)   --->   "%store_ln38 = store i32 %add_ln840, i32 %iFilter_V" [HLS_Optimized/conv2d.cpp:38]   --->   Operation 154 'store' 'store_ln38' <Predicate = (!icmp_ln1027_2)> <Delay = 1.58>
ST_16 : Operation 155 [1/1] (1.58ns)   --->   "%store_ln38 = store i64 %add_ln1027_4, i64 %phi_mul" [HLS_Optimized/conv2d.cpp:38]   --->   Operation 155 'store' 'store_ln38' <Predicate = (!icmp_ln1027_2)> <Delay = 1.58>
ST_16 : Operation 156 [1/1] (1.58ns)   --->   "%store_ln38 = store i62 %add_ln1027, i62 %phi_mul124" [HLS_Optimized/conv2d.cpp:38]   --->   Operation 156 'store' 'store_ln38' <Predicate = (!icmp_ln1027_2)> <Delay = 1.58>
ST_16 : Operation 157 [1/1] (0.00ns)   --->   "%br_ln38 = br void %VITIS_LOOP_43_2" [HLS_Optimized/conv2d.cpp:38]   --->   Operation 157 'br' 'br_ln38' <Predicate = (!icmp_ln1027_2)> <Delay = 0.00>

State 17 <SV = 16> <Delay = 7.30>
ST_17 : Operation 158 [5/5] (6.97ns)   --->   "%empty_49 = mul i64 %tmp, i64 %sext_ln58_1"   --->   Operation 158 'mul' 'empty_49' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 159 [7/7] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1"   --->   Operation 159 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 7.30>
ST_18 : Operation 160 [4/5] (6.97ns)   --->   "%empty_49 = mul i64 %tmp, i64 %sext_ln58_1"   --->   Operation 160 'mul' 'empty_49' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 161 [6/7] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1"   --->   Operation 161 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 7.30>
ST_19 : Operation 162 [3/5] (6.97ns)   --->   "%empty_49 = mul i64 %tmp, i64 %sext_ln58_1"   --->   Operation 162 'mul' 'empty_49' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 163 [5/7] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1"   --->   Operation 163 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 19> <Delay = 7.30>
ST_20 : Operation 164 [2/5] (6.97ns)   --->   "%empty_49 = mul i64 %tmp, i64 %sext_ln58_1"   --->   Operation 164 'mul' 'empty_49' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 165 [4/7] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1"   --->   Operation 165 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 20> <Delay = 7.30>
ST_21 : Operation 166 [1/5] (6.97ns)   --->   "%empty_49 = mul i64 %tmp, i64 %sext_ln58_1"   --->   Operation 166 'mul' 'empty_49' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 167 [3/7] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1"   --->   Operation 167 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 21> <Delay = 7.30>
ST_22 : Operation 168 [1/1] (3.52ns)   --->   "%empty_50 = add i64 %empty_49, i64 %output_r_read"   --->   Operation 168 'add' 'empty_50' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 169 [2/7] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1"   --->   Operation 169 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 170 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_50, i32 2, i32 63" [HLS_Optimized/conv2d.cpp:58]   --->   Operation 170 'partselect' 'trunc_ln1' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 171 [1/1] (0.00ns)   --->   "%sext_ln58 = sext i62 %trunc_ln1" [HLS_Optimized/conv2d.cpp:58]   --->   Operation 171 'sext' 'sext_ln58' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 172 [1/1] (0.00ns)   --->   "%gmem_addr_1 = getelementptr i32 %gmem, i64 %sext_ln58" [HLS_Optimized/conv2d.cpp:58]   --->   Operation 172 'getelementptr' 'gmem_addr_1' <Predicate = true> <Delay = 0.00>

State 23 <SV = 22> <Delay = 7.30>
ST_23 : Operation 173 [1/7] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1"   --->   Operation 173 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 174 [1/1] (7.30ns)   --->   "%empty_51 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %empty_47" [HLS_Optimized/conv2d.cpp:58]   --->   Operation 174 'writereq' 'empty_51' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 23> <Delay = 7.30>
ST_24 : Operation 175 [1/1] (0.00ns)   --->   "%specloopname_ln56 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [HLS_Optimized/conv2d.cpp:56]   --->   Operation 175 'specloopname' 'specloopname_ln56' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 176 [1/1] (7.30ns)   --->   "%gmem_addr_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr"   --->   Operation 176 'read' 'gmem_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 177 [1/1] (1.58ns)   --->   "%br_ln58 = br void %VITIS_LOOP_61_7" [HLS_Optimized/conv2d.cpp:58]   --->   Operation 177 'br' 'br_ln58' <Predicate = true> <Delay = 1.58>

State 25 <SV = 24> <Delay = 2.55>
ST_25 : Operation 178 [1/1] (0.00ns)   --->   "%x_V = phi i32 0, void %VITIS_LOOP_58_6.split, i32 %x_V_1, void %VITIS_LOOP_61_7.split"   --->   Operation 178 'phi' 'x_V' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 179 [1/1] (0.00ns)   --->   "%zext_ln1027_1 = zext i32 %x_V"   --->   Operation 179 'zext' 'zext_ln1027_1' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 180 [1/1] (2.48ns)   --->   "%icmp_ln1027_4 = icmp_sgt  i33 %sub_i_i311, i33 %zext_ln1027_1"   --->   Operation 180 'icmp' 'icmp_ln1027_4' <Predicate = true> <Delay = 2.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 181 [1/1] (2.55ns)   --->   "%x_V_1 = add i32 %x_V, i32 1"   --->   Operation 181 'add' 'x_V_1' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 182 [1/1] (0.00ns)   --->   "%br_ln58 = br i1 %icmp_ln1027_4, void %for.inc107.loopexit, void %VITIS_LOOP_61_7.split" [HLS_Optimized/conv2d.cpp:58]   --->   Operation 182 'br' 'br_ln58' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 183 [2/2] (0.00ns)   --->   "%call_ln840 = call void @Conv2D_HW_Pipeline_VITIS_LOOP_65_9, i32 %gmem, i32 %inputHeight_read, i32 %y_V, i96 %mul_ln17_1, i32 %convWidth_read, i64 %mul_ln17, i32 %y_V, i1 %icmp_ln1027_1, i32 %inputWidth_read, i32 %x_V, i64 %input_r_read, i32 %coeff_cache, i32 %acc_2_loc"   --->   Operation 183 'call' 'call_ln840' <Predicate = (icmp_ln1027_4)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 26 <SV = 25> <Delay = 0.00>
ST_26 : Operation 184 [1/2] (0.00ns)   --->   "%call_ln840 = call void @Conv2D_HW_Pipeline_VITIS_LOOP_65_9, i32 %gmem, i32 %inputHeight_read, i32 %y_V, i96 %mul_ln17_1, i32 %convWidth_read, i64 %mul_ln17, i32 %y_V, i1 %icmp_ln1027_1, i32 %inputWidth_read, i32 %x_V, i64 %input_r_read, i32 %coeff_cache, i32 %acc_2_loc"   --->   Operation 184 'call' 'call_ln840' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 27 <SV = 26> <Delay = 3.53>
ST_27 : Operation 185 [1/1] (0.00ns)   --->   "%acc_2_loc_load = load i32 %acc_2_loc"   --->   Operation 185 'load' 'acc_2_loc_load' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 186 [1/1] (2.55ns)   --->   "%acc = add i32 %gmem_addr_read, i32 %acc_2_loc_load" [HLS_Optimized/conv2d.cpp:75]   --->   Operation 186 'add' 'acc' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 187 [1/1] (0.00ns) (grouped into LUT with out node acc_2)   --->   "%tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %acc, i32 31" [HLS_Optimized/conv2d.cpp:77]   --->   Operation 187 'bitselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 188 [1/1] (0.00ns) (grouped into LUT with out node acc_2)   --->   "%and_ln77 = and i1 %tmp_3, i1 %apply_relu_read" [HLS_Optimized/conv2d.cpp:77]   --->   Operation 188 'and' 'and_ln77' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 189 [1/1] (0.97ns) (out node of the LUT)   --->   "%acc_2 = select i1 %and_ln77, i32 0, i32 %acc" [HLS_Optimized/conv2d.cpp:77]   --->   Operation 189 'select' 'acc_2' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 28 <SV = 27> <Delay = 7.30>
ST_28 : Operation 190 [1/1] (0.00ns)   --->   "%specloopname_ln58 = specloopname void @_ssdm_op_SpecLoopName, void @empty_23" [HLS_Optimized/conv2d.cpp:58]   --->   Operation 190 'specloopname' 'specloopname_ln58' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 191 [1/1] (7.30ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_addr_1, i32 %acc_2, i4 15" [HLS_Optimized/conv2d.cpp:81]   --->   Operation 191 'write' 'write_ln81' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_28 : Operation 192 [1/1] (0.00ns)   --->   "%br_ln58 = br void %VITIS_LOOP_61_7" [HLS_Optimized/conv2d.cpp:58]   --->   Operation 192 'br' 'br_ln58' <Predicate = true> <Delay = 0.00>

State 29 <SV = 25> <Delay = 7.30>
ST_29 : Operation 193 [5/5] (7.30ns)   --->   "%empty_52 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_1"   --->   Operation 193 'writeresp' 'empty_52' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 30 <SV = 26> <Delay = 7.30>
ST_30 : Operation 194 [4/5] (7.30ns)   --->   "%empty_52 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_1"   --->   Operation 194 'writeresp' 'empty_52' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 31 <SV = 27> <Delay = 7.30>
ST_31 : Operation 195 [3/5] (7.30ns)   --->   "%empty_52 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_1"   --->   Operation 195 'writeresp' 'empty_52' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 32 <SV = 28> <Delay = 7.30>
ST_32 : Operation 196 [2/5] (7.30ns)   --->   "%empty_52 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_1"   --->   Operation 196 'writeresp' 'empty_52' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 33 <SV = 29> <Delay = 7.30>
ST_33 : Operation 197 [1/5] (7.30ns)   --->   "%empty_52 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_1"   --->   Operation 197 'writeresp' 'empty_52' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_33 : Operation 198 [1/1] (0.00ns)   --->   "%br_ln56 = br void %VITIS_LOOP_58_6" [HLS_Optimized/conv2d.cpp:56]   --->   Operation 198 'br' 'br_ln56' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.59ns
The critical path consists of the following:
	'alloca' operation ('iFilter.V') [15]  (0 ns)
	'store' operation ('store_ln38', HLS_Optimized/conv2d.cpp:38) of constant 0 on local variable 'iFilter.V' [91]  (1.59 ns)

 <State 2>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln17', HLS_Optimized/conv2d.cpp:17) [86]  (6.91 ns)

 <State 3>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln17', HLS_Optimized/conv2d.cpp:17) [86]  (6.91 ns)

 <State 4>: 6.98ns
The critical path consists of the following:
	'mul' operation ('mul_ln17_1', HLS_Optimized/conv2d.cpp:17) [89]  (6.98 ns)

 <State 5>: 6.98ns
The critical path consists of the following:
	'mul' operation ('mul_ln17_1', HLS_Optimized/conv2d.cpp:17) [89]  (6.98 ns)

 <State 6>: 6.98ns
The critical path consists of the following:
	'mul' operation ('mul_ln17_1', HLS_Optimized/conv2d.cpp:17) [89]  (6.98 ns)

 <State 7>: 6.98ns
The critical path consists of the following:
	'mul' operation ('mul_ln17_1', HLS_Optimized/conv2d.cpp:17) [89]  (6.98 ns)

 <State 8>: 6.98ns
The critical path consists of the following:
	'mul' operation ('mul_ln17_1', HLS_Optimized/conv2d.cpp:17) [89]  (6.98 ns)

 <State 9>: 6.86ns
The critical path consists of the following:
	'load' operation ('phi_mul124_load', HLS_Optimized/conv2d.cpp:39) on local variable 'phi_mul124' [96]  (0 ns)
	'mul' operation ('mul_ln39_1', HLS_Optimized/conv2d.cpp:39) [106]  (6.86 ns)

 <State 10>: 6.86ns
The critical path consists of the following:
	'mul' operation ('mul_ln39_1', HLS_Optimized/conv2d.cpp:39) [106]  (6.86 ns)

 <State 11>: 6.86ns
The critical path consists of the following:
	'mul' operation ('mul_ln39_1', HLS_Optimized/conv2d.cpp:39) [106]  (6.86 ns)

 <State 12>: 6.86ns
The critical path consists of the following:
	'mul' operation ('mul_ln39_1', HLS_Optimized/conv2d.cpp:39) [106]  (6.86 ns)

 <State 13>: 6.86ns
The critical path consists of the following:
	'mul' operation ('mul_ln39_1', HLS_Optimized/conv2d.cpp:39) [106]  (6.86 ns)

 <State 14>: 0ns
The critical path consists of the following:

 <State 15>: 1.59ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('y.V') with incoming values : ('y.V') [116]  (1.59 ns)

 <State 16>: 4.07ns
The critical path consists of the following:
	'phi' operation ('y.V') with incoming values : ('y.V') [116]  (0 ns)
	'add' operation ('tmp') [124]  (3.52 ns)
	blocking operation 0.549 ns on control path)

 <State 17>: 7.3ns
The critical path consists of the following:
	bus request operation ('gmem_load_req') on port 'gmem' [127]  (7.3 ns)

 <State 18>: 7.3ns
The critical path consists of the following:
	bus request operation ('gmem_load_req') on port 'gmem' [127]  (7.3 ns)

 <State 19>: 7.3ns
The critical path consists of the following:
	bus request operation ('gmem_load_req') on port 'gmem' [127]  (7.3 ns)

 <State 20>: 7.3ns
The critical path consists of the following:
	bus request operation ('gmem_load_req') on port 'gmem' [127]  (7.3 ns)

 <State 21>: 7.3ns
The critical path consists of the following:
	bus request operation ('gmem_load_req') on port 'gmem' [127]  (7.3 ns)

 <State 22>: 7.3ns
The critical path consists of the following:
	bus request operation ('gmem_load_req') on port 'gmem' [127]  (7.3 ns)

 <State 23>: 7.3ns
The critical path consists of the following:
	bus request operation ('gmem_load_req') on port 'gmem' [127]  (7.3 ns)

 <State 24>: 7.3ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read') on port 'gmem' [128]  (7.3 ns)

 <State 25>: 2.55ns
The critical path consists of the following:
	'phi' operation ('x.V') with incoming values : ('x.V') [135]  (0 ns)
	'add' operation ('x.V') [138]  (2.55 ns)

 <State 26>: 0ns
The critical path consists of the following:

 <State 27>: 3.53ns
The critical path consists of the following:
	'load' operation ('acc_2_loc_load') on local variable 'acc_2_loc' [143]  (0 ns)
	'add' operation ('acc', HLS_Optimized/conv2d.cpp:75) [144]  (2.55 ns)
	'select' operation ('acc', HLS_Optimized/conv2d.cpp:77) [147]  (0.978 ns)

 <State 28>: 7.3ns
The critical path consists of the following:
	bus write operation ('write_ln81', HLS_Optimized/conv2d.cpp:81) on port 'gmem' (HLS_Optimized/conv2d.cpp:81) [148]  (7.3 ns)

 <State 29>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_52') on port 'gmem' [151]  (7.3 ns)

 <State 30>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_52') on port 'gmem' [151]  (7.3 ns)

 <State 31>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_52') on port 'gmem' [151]  (7.3 ns)

 <State 32>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_52') on port 'gmem' [151]  (7.3 ns)

 <State 33>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_52') on port 'gmem' [151]  (7.3 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
