8:34:36 PM
"D:\IceCube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "PWMtest_syn.prj" -log "D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt/PWMtest.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt/PWMtest.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\IceCube2\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-SVJSVPL

# Sat Nov 25 20:37:58 2023

#Implementation: PWMtest_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"D:\IceCube2\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"D:\IceCube2\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"D:\IceCube2\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"D:\IceCube2\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"D:\IceCube2\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\EGR401\CODE_WIP\PWM.v" (library work)
Verilog syntax check successful!
Selecting top level module PWM_Generator_Verilog
@N: CG364 :"D:\EGR401\CODE_WIP\PWM.v":59:7:59:13|Synthesizing module DFF_PWM in library work.

@N: CG364 :"D:\EGR401\CODE_WIP\PWM.v":1:7:1:27|Synthesizing module PWM_Generator_Verilog in library work.

@N: CL189 :"D:\EGR401\CODE_WIP\PWM.v":20:1:20:6|Register bit counter_debounce[1] is always 0.
@N: CL189 :"D:\EGR401\CODE_WIP\PWM.v":20:1:20:6|Register bit counter_debounce[2] is always 0.
@N: CL189 :"D:\EGR401\CODE_WIP\PWM.v":20:1:20:6|Register bit counter_debounce[3] is always 0.
@N: CL189 :"D:\EGR401\CODE_WIP\PWM.v":20:1:20:6|Register bit counter_debounce[4] is always 0.
@N: CL189 :"D:\EGR401\CODE_WIP\PWM.v":20:1:20:6|Register bit counter_debounce[5] is always 0.
@N: CL189 :"D:\EGR401\CODE_WIP\PWM.v":20:1:20:6|Register bit counter_debounce[6] is always 0.
@N: CL189 :"D:\EGR401\CODE_WIP\PWM.v":20:1:20:6|Register bit counter_debounce[7] is always 0.
@N: CL189 :"D:\EGR401\CODE_WIP\PWM.v":20:1:20:6|Register bit counter_debounce[8] is always 0.
@N: CL189 :"D:\EGR401\CODE_WIP\PWM.v":20:1:20:6|Register bit counter_debounce[9] is always 0.
@N: CL189 :"D:\EGR401\CODE_WIP\PWM.v":20:1:20:6|Register bit counter_debounce[10] is always 0.
@N: CL189 :"D:\EGR401\CODE_WIP\PWM.v":20:1:20:6|Register bit counter_debounce[11] is always 0.
@N: CL189 :"D:\EGR401\CODE_WIP\PWM.v":20:1:20:6|Register bit counter_debounce[12] is always 0.
@N: CL189 :"D:\EGR401\CODE_WIP\PWM.v":20:1:20:6|Register bit counter_debounce[13] is always 0.
@N: CL189 :"D:\EGR401\CODE_WIP\PWM.v":20:1:20:6|Register bit counter_debounce[14] is always 0.
@N: CL189 :"D:\EGR401\CODE_WIP\PWM.v":20:1:20:6|Register bit counter_debounce[15] is always 0.
@N: CL189 :"D:\EGR401\CODE_WIP\PWM.v":20:1:20:6|Register bit counter_debounce[16] is always 0.
@N: CL189 :"D:\EGR401\CODE_WIP\PWM.v":20:1:20:6|Register bit counter_debounce[17] is always 0.
@N: CL189 :"D:\EGR401\CODE_WIP\PWM.v":20:1:20:6|Register bit counter_debounce[18] is always 0.
@N: CL189 :"D:\EGR401\CODE_WIP\PWM.v":20:1:20:6|Register bit counter_debounce[19] is always 0.
@N: CL189 :"D:\EGR401\CODE_WIP\PWM.v":20:1:20:6|Register bit counter_debounce[20] is always 0.
@N: CL189 :"D:\EGR401\CODE_WIP\PWM.v":20:1:20:6|Register bit counter_debounce[21] is always 0.
@N: CL189 :"D:\EGR401\CODE_WIP\PWM.v":20:1:20:6|Register bit counter_debounce[22] is always 0.
@N: CL189 :"D:\EGR401\CODE_WIP\PWM.v":20:1:20:6|Register bit counter_debounce[23] is always 0.
@N: CL189 :"D:\EGR401\CODE_WIP\PWM.v":20:1:20:6|Register bit counter_debounce[24] is always 0.
@N: CL189 :"D:\EGR401\CODE_WIP\PWM.v":20:1:20:6|Register bit counter_debounce[25] is always 0.
@N: CL189 :"D:\EGR401\CODE_WIP\PWM.v":20:1:20:6|Register bit counter_debounce[26] is always 0.
@N: CL189 :"D:\EGR401\CODE_WIP\PWM.v":20:1:20:6|Register bit counter_debounce[27] is always 0.
@W: CL279 :"D:\EGR401\CODE_WIP\PWM.v":20:1:20:6|Pruning register bits 27 to 1 of counter_debounce[27:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Nov 25 20:37:58 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\EGR401\CODE_WIP\PWM.v":1:7:1:27|Selected library: work cell: PWM_Generator_Verilog view verilog as top level
@N: NF107 :"D:\EGR401\CODE_WIP\PWM.v":1:7:1:27|Selected library: work cell: PWM_Generator_Verilog view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Nov 25 20:37:58 2023

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Nov 25 20:37:58 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\EGR401\CODE_WIP\PWM.v":1:7:1:27|Selected library: work cell: PWM_Generator_Verilog view verilog as top level
@N: NF107 :"D:\EGR401\CODE_WIP\PWM.v":1:7:1:27|Selected library: work cell: PWM_Generator_Verilog view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Nov 25 20:38:00 2023

###########################################################]
Pre-mapping Report

# Sat Nov 25 20:38:00 2023

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: D:\IceCube2\verilog\Projects\PWMtest\PWMtest_Implmnt\PWMtest_scck.rpt 
Printing clock  summary report in "D:\IceCube2\verilog\Projects\PWMtest\PWMtest_Implmnt\PWMtest_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist PWM_Generator_Verilog

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                         Requested     Requested     Clock        Clock                     Clock
Clock                         Frequency     Period        Type         Group                     Load 
------------------------------------------------------------------------------------------------------
PWM_Generator_Verilog|clk     198.8 MHz     5.031         inferred     Autoconstr_clkgroup_0     13   
======================================================================================================

@W: MT529 :"d:\egr401\code_wip\pwm.v":62:0:62:5|Found inferred clock PWM_Generator_Verilog|clk which controls 13 sequential elements including PWM_DFF1.Q. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\IceCube2\verilog\Projects\PWMtest\PWMtest_Implmnt\PWMtest.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Nov 25 20:38:00 2023

###########################################################]
Map & Optimize Report

# Sat Nov 25 20:38:00 2023

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"d:\egr401\code_wip\pwm.v":42:1:42:6|User-specified initial value defined for instance DUTY_CYCLE[3:0] is being ignored. 
@W: FX1039 :"d:\egr401\code_wip\pwm.v":50:1:50:6|User-specified initial value defined for instance counter_PWM[3:0] is being ignored. 
@W: FX1039 :"d:\egr401\code_wip\pwm.v":20:1:20:6|User-specified initial value defined for instance counter_debounce[0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -2.54ns		  26 /        13
   2		0h:00m:00s		    -2.54ns		  26 /        13

   3		0h:00m:00s		    -1.14ns		  35 /        13


   4		0h:00m:00s		    -1.14ns		  34 /        13
@A: BN291 :"d:\egr401\code_wip\pwm.v":62:0:62:5|Boundary register PWM_DFF1.Q (in view: work.PWM_Generator_Verilog(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\egr401\code_wip\pwm.v":62:0:62:5|Boundary register PWM_DFF3.Q (in view: work.PWM_Generator_Verilog(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: FX1016 :"d:\egr401\code_wip\pwm.v":8:7:8:9|SB_GB_IO inserted on the port clk.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 134MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 134MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 13 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0001       clk_ibuf_gb_io      SB_GB_IO               13         counter_PWM[0] 
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 108MB peak: 134MB)

Writing Analyst data base D:\IceCube2\verilog\Projects\PWMtest\PWMtest_Implmnt\synwork\PWMtest_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\IceCube2\verilog\Projects\PWMtest\PWMtest_Implmnt\PWMtest.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

@W: MT420 |Found inferred clock PWM_Generator_Verilog|clk with period 8.13ns. Please declare a user-defined clock on object "p:clk"


##### START OF TIMING REPORT #####[
# Timing Report written on Sat Nov 25 20:38:01 2023
#


Top view:               PWM_Generator_Verilog
Requested Frequency:    123.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.434

                              Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock                Frequency     Frequency     Period        Period        Slack      Type         Group                
-----------------------------------------------------------------------------------------------------------------------------------
PWM_Generator_Verilog|clk     123.0 MHz     104.6 MHz     8.127         9.561         -1.434     inferred     Autoconstr_clkgroup_0
===================================================================================================================================





Clock Relationships
*******************

Clocks                                                |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------------------------------------------
Starting                   Ending                     |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------------------------------------------
PWM_Generator_Verilog|clk  PWM_Generator_Verilog|clk  |  8.127       -1.434  |  No paths    -      |  No paths    -      |  No paths    -    
=============================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: PWM_Generator_Verilog|clk
====================================



Starting Points with Worst Slack
********************************

                        Starting                                                                  Arrival           
Instance                Reference                     Type        Pin     Net                     Time        Slack 
                        Clock                                                                                       
--------------------------------------------------------------------------------------------------------------------
DUTY_CYCLE[1]           PWM_Generator_Verilog|clk     SB_DFF      Q       DUTY_CYCLE[1]           0.540       -1.434
DUTY_CYCLE[2]           PWM_Generator_Verilog|clk     SB_DFF      Q       DUTY_CYCLE[2]           0.540       -1.385
DUTY_CYCLE[3]           PWM_Generator_Verilog|clk     SB_DFF      Q       DUTY_CYCLE[3]           0.540       -1.364
counter_debounce[0]     PWM_Generator_Verilog|clk     SB_DFF      Q       counter_debounce[0]     0.540       0.337 
DUTY_CYCLE[0]           PWM_Generator_Verilog|clk     SB_DFF      Q       DUTY_CYCLE[0]           0.540       0.386 
PWM_DFF1.Q_e_0          PWM_Generator_Verilog|clk     SB_DFFE     Q       tmp1                    0.540       0.407 
PWM_DFF3.Q_e_0          PWM_Generator_Verilog|clk     SB_DFFE     Q       tmp3                    0.540       0.456 
PWM_DFF2.Q_e_0          PWM_Generator_Verilog|clk     SB_DFFE     Q       tmp2                    0.540       0.470 
PWM_DFF4.Q_e_0          PWM_Generator_Verilog|clk     SB_DFFE     Q       tmp4                    0.540       0.526 
counter_PWM[0]          PWM_Generator_Verilog|clk     SB_DFF      Q       counter_PWM[0]          0.540       3.927 
====================================================================================================================


Ending Points with Worst Slack
******************************

                        Starting                                                                    Required           
Instance                Reference                     Type        Pin     Net                       Time         Slack 
                        Clock                                                                                          
-----------------------------------------------------------------------------------------------------------------------
DUTY_CYCLE[1]           PWM_Generator_Verilog|clk     SB_DFF      D       DUTY_CYCLE_RNO[1]         8.022        -1.434
DUTY_CYCLE[2]           PWM_Generator_Verilog|clk     SB_DFF      D       DUTY_CYCLE_RNO[2]         8.022        -1.413
DUTY_CYCLE[0]           PWM_Generator_Verilog|clk     SB_DFF      D       un1_DUTY_CYCLE_2_axb0     8.022        0.337 
DUTY_CYCLE[3]           PWM_Generator_Verilog|clk     SB_DFF      D       DUTY_CYCLE_RNO[3]         8.022        0.386 
counter_PWM[0]          PWM_Generator_Verilog|clk     SB_DFF      D       counter_PWM               8.022        3.927 
counter_PWM[1]          PWM_Generator_Verilog|clk     SB_DFF      D       counter_PWM_0             8.022        3.927 
counter_PWM[2]          PWM_Generator_Verilog|clk     SB_DFF      D       counter_PWM_1             8.022        3.927 
counter_PWM[3]          PWM_Generator_Verilog|clk     SB_DFF      D       counter_PWM_2             8.022        3.927 
counter_debounce[0]     PWM_Generator_Verilog|clk     SB_DFF      D       counter_debounce_i[0]     8.022        3.927 
PWM_DFF4.Q_e_0          PWM_Generator_Verilog|clk     SB_DFFE     D       tmp3                      8.022        4.914 
=======================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      8.127
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.022

    - Propagation time:                      9.456
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.434

    Number of logic level(s):                4
    Starting point:                          DUTY_CYCLE[1] / Q
    Ending point:                            DUTY_CYCLE[1] / D
    The start point is clocked by            PWM_Generator_Verilog|clk [rising] on pin C
    The end   point is clocked by            PWM_Generator_Verilog|clk [rising] on pin C

Instance / Net                          Pin      Pin               Arrival     No. of    
Name                        Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------
DUTY_CYCLE[1]               SB_DFF      Q        Out     0.540     0.540       -         
DUTY_CYCLE[1]               Net         -        -       1.599     -           11        
DUTY_CYCLE_RNITA2R[3]       SB_LUT4     I0       In      -         2.139       -         
DUTY_CYCLE_RNITA2R[3]       SB_LUT4     O        Out     0.449     2.588       -         
g1_1_0                      Net         -        -       1.371     -           1         
PWM_DFF2.Q_e_0_RNIMPHD1     SB_LUT4     I1       In      -         3.959       -         
PWM_DFF2.Q_e_0_RNIMPHD1     SB_LUT4     O        Out     0.400     4.359       -         
DUTY_CYCLE13_0              Net         -        -       1.371     -           1         
PWM_DFF4.Q_e_0_RNIGNUQ2     SB_LUT4     I0       In      -         5.729       -         
PWM_DFF4.Q_e_0_RNIGNUQ2     SB_LUT4     O        Out     0.449     6.178       -         
un1_DUTY_CYCLE_2_c1         Net         -        -       1.371     -           2         
DUTY_CYCLE_RNO[1]           SB_LUT4     I1       In      -         7.549       -         
DUTY_CYCLE_RNO[1]           SB_LUT4     O        Out     0.400     7.949       -         
DUTY_CYCLE_RNO[1]           Net         -        -       1.507     -           1         
DUTY_CYCLE[1]               SB_DFF      D        In      -         9.456       -         
=========================================================================================
Total path delay (propagation time + setup) of 9.561 is 2.342(24.5%) logic and 7.219(75.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      8.127
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.022

    - Propagation time:                      9.435
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.413

    Number of logic level(s):                4
    Starting point:                          DUTY_CYCLE[1] / Q
    Ending point:                            DUTY_CYCLE[2] / D
    The start point is clocked by            PWM_Generator_Verilog|clk [rising] on pin C
    The end   point is clocked by            PWM_Generator_Verilog|clk [rising] on pin C

Instance / Net                          Pin      Pin               Arrival     No. of    
Name                        Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------
DUTY_CYCLE[1]               SB_DFF      Q        Out     0.540     0.540       -         
DUTY_CYCLE[1]               Net         -        -       1.599     -           11        
DUTY_CYCLE_RNITA2R[3]       SB_LUT4     I0       In      -         2.139       -         
DUTY_CYCLE_RNITA2R[3]       SB_LUT4     O        Out     0.449     2.588       -         
g1_1_0                      Net         -        -       1.371     -           1         
PWM_DFF2.Q_e_0_RNIMPHD1     SB_LUT4     I1       In      -         3.959       -         
PWM_DFF2.Q_e_0_RNIMPHD1     SB_LUT4     O        Out     0.400     4.359       -         
DUTY_CYCLE13_0              Net         -        -       1.371     -           1         
PWM_DFF4.Q_e_0_RNIGNUQ2     SB_LUT4     I0       In      -         5.729       -         
PWM_DFF4.Q_e_0_RNIGNUQ2     SB_LUT4     O        Out     0.449     6.178       -         
un1_DUTY_CYCLE_2_c1         Net         -        -       1.371     -           2         
DUTY_CYCLE_RNO[2]           SB_LUT4     I2       In      -         7.549       -         
DUTY_CYCLE_RNO[2]           SB_LUT4     O        Out     0.379     7.928       -         
DUTY_CYCLE_RNO[2]           Net         -        -       1.507     -           1         
DUTY_CYCLE[2]               SB_DFF      D        In      -         9.435       -         
=========================================================================================
Total path delay (propagation time + setup) of 9.540 is 2.321(24.3%) logic and 7.219(75.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      8.127
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.022

    - Propagation time:                      9.407
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.385

    Number of logic level(s):                4
    Starting point:                          DUTY_CYCLE[2] / Q
    Ending point:                            DUTY_CYCLE[1] / D
    The start point is clocked by            PWM_Generator_Verilog|clk [rising] on pin C
    The end   point is clocked by            PWM_Generator_Verilog|clk [rising] on pin C

Instance / Net                          Pin      Pin               Arrival     No. of    
Name                        Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------
DUTY_CYCLE[2]               SB_DFF      Q        Out     0.540     0.540       -         
DUTY_CYCLE[2]               Net         -        -       1.599     -           10        
DUTY_CYCLE_RNITA2R[3]       SB_LUT4     I1       In      -         2.139       -         
DUTY_CYCLE_RNITA2R[3]       SB_LUT4     O        Out     0.400     2.539       -         
g1_1_0                      Net         -        -       1.371     -           1         
PWM_DFF2.Q_e_0_RNIMPHD1     SB_LUT4     I1       In      -         3.910       -         
PWM_DFF2.Q_e_0_RNIMPHD1     SB_LUT4     O        Out     0.400     4.309       -         
DUTY_CYCLE13_0              Net         -        -       1.371     -           1         
PWM_DFF4.Q_e_0_RNIGNUQ2     SB_LUT4     I0       In      -         5.680       -         
PWM_DFF4.Q_e_0_RNIGNUQ2     SB_LUT4     O        Out     0.449     6.129       -         
un1_DUTY_CYCLE_2_c1         Net         -        -       1.371     -           2         
DUTY_CYCLE_RNO[1]           SB_LUT4     I1       In      -         7.500       -         
DUTY_CYCLE_RNO[1]           SB_LUT4     O        Out     0.400     7.900       -         
DUTY_CYCLE_RNO[1]           Net         -        -       1.507     -           1         
DUTY_CYCLE[1]               SB_DFF      D        In      -         9.407       -         
=========================================================================================
Total path delay (propagation time + setup) of 9.512 is 2.293(24.1%) logic and 7.219(75.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      8.127
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.022

    - Propagation time:                      9.386
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.364

    Number of logic level(s):                4
    Starting point:                          DUTY_CYCLE[3] / Q
    Ending point:                            DUTY_CYCLE[1] / D
    The start point is clocked by            PWM_Generator_Verilog|clk [rising] on pin C
    The end   point is clocked by            PWM_Generator_Verilog|clk [rising] on pin C

Instance / Net                          Pin      Pin               Arrival     No. of    
Name                        Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------
DUTY_CYCLE[3]               SB_DFF      Q        Out     0.540     0.540       -         
DUTY_CYCLE[3]               Net         -        -       1.599     -           9         
DUTY_CYCLE_RNITA2R[3]       SB_LUT4     I2       In      -         2.139       -         
DUTY_CYCLE_RNITA2R[3]       SB_LUT4     O        Out     0.379     2.518       -         
g1_1_0                      Net         -        -       1.371     -           1         
PWM_DFF2.Q_e_0_RNIMPHD1     SB_LUT4     I1       In      -         3.889       -         
PWM_DFF2.Q_e_0_RNIMPHD1     SB_LUT4     O        Out     0.400     4.288       -         
DUTY_CYCLE13_0              Net         -        -       1.371     -           1         
PWM_DFF4.Q_e_0_RNIGNUQ2     SB_LUT4     I0       In      -         5.659       -         
PWM_DFF4.Q_e_0_RNIGNUQ2     SB_LUT4     O        Out     0.449     6.108       -         
un1_DUTY_CYCLE_2_c1         Net         -        -       1.371     -           2         
DUTY_CYCLE_RNO[1]           SB_LUT4     I1       In      -         7.479       -         
DUTY_CYCLE_RNO[1]           SB_LUT4     O        Out     0.400     7.879       -         
DUTY_CYCLE_RNO[1]           Net         -        -       1.507     -           1         
DUTY_CYCLE[1]               SB_DFF      D        In      -         9.386       -         
=========================================================================================
Total path delay (propagation time + setup) of 9.491 is 2.272(23.9%) logic and 7.219(76.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      8.127
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.022

    - Propagation time:                      9.386
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.364

    Number of logic level(s):                4
    Starting point:                          DUTY_CYCLE[2] / Q
    Ending point:                            DUTY_CYCLE[2] / D
    The start point is clocked by            PWM_Generator_Verilog|clk [rising] on pin C
    The end   point is clocked by            PWM_Generator_Verilog|clk [rising] on pin C

Instance / Net                          Pin      Pin               Arrival     No. of    
Name                        Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------
DUTY_CYCLE[2]               SB_DFF      Q        Out     0.540     0.540       -         
DUTY_CYCLE[2]               Net         -        -       1.599     -           10        
DUTY_CYCLE_RNITA2R[3]       SB_LUT4     I1       In      -         2.139       -         
DUTY_CYCLE_RNITA2R[3]       SB_LUT4     O        Out     0.400     2.539       -         
g1_1_0                      Net         -        -       1.371     -           1         
PWM_DFF2.Q_e_0_RNIMPHD1     SB_LUT4     I1       In      -         3.910       -         
PWM_DFF2.Q_e_0_RNIMPHD1     SB_LUT4     O        Out     0.400     4.309       -         
DUTY_CYCLE13_0              Net         -        -       1.371     -           1         
PWM_DFF4.Q_e_0_RNIGNUQ2     SB_LUT4     I0       In      -         5.680       -         
PWM_DFF4.Q_e_0_RNIGNUQ2     SB_LUT4     O        Out     0.449     6.129       -         
un1_DUTY_CYCLE_2_c1         Net         -        -       1.371     -           2         
DUTY_CYCLE_RNO[2]           SB_LUT4     I2       In      -         7.500       -         
DUTY_CYCLE_RNO[2]           SB_LUT4     O        Out     0.379     7.879       -         
DUTY_CYCLE_RNO[2]           Net         -        -       1.507     -           1         
DUTY_CYCLE[2]               SB_DFF      D        In      -         9.386       -         
=========================================================================================
Total path delay (propagation time + setup) of 9.491 is 2.272(23.9%) logic and 7.219(76.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

---------------------------------------
Resource Usage Report for PWM_Generator_Verilog 

Mapping to part: ice40hx1ktq144
Cell usage:
GND             4 uses
SB_CARRY        4 uses
SB_DFF          9 uses
SB_DFFE         4 uses
VCC             4 uses
SB_LUT4         29 uses

I/O ports: 4
I/O primitives: 4
SB_GB_IO       1 use
SB_IO          3 uses

I/O Register bits:                  0
Register bits not including I/Os:   13 (1%)
Total load per clock:
   PWM_Generator_Verilog|clk: 1

@S |Mapping Summary:
Total  LUTs: 29 (2%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 29 = 29 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 135MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Nov 25 20:38:01 2023

###########################################################]


Synthesis exit by 0.
Current Implementation PWMtest_Implmnt its sbt path: D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 3 seconds


"D:/IceCube2/sbt_backend/bin/win32/opt\edifparser.exe" "D:\IceCube2\sbt_backend\devices\ICE40P01.dev" "D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt/PWMtest.edf " "D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt\sbt\netlist" "-pTQ144" -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt/PWMtest.edf...
start to read sdc/scf file D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt/PWMtest.scf
sdc_reader OK D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt/PWMtest.scf
Stored edif netlist at D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt\sbt\netlist\oadb-PWM_Generator_Verilog...

write Timing Constraint to D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: PWM_Generator_Verilog

EDF Parser run-time: 0 (sec)
edif parser succeed.
Unrecognizable name PWM_Generator_Verilog


"D:/IceCube2/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt\sbt\netlist\oadb-PWM_Generator_Verilog" --outdir "D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt\sbt\outputs\placer" --device-file "D:\IceCube2\sbt_backend\devices\ICE40P01.dev" --package TQ144 --deviceMarketName iCE40HX1K --sdc-file "D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "D:\IceCube2\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt\sbt\outputs\placer\PWM_Generator_Verilog_pl.sdc"
starting placerrunning placerExecuting : D:\IceCube2\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt\sbt\netlist\oadb-PWM_Generator_Verilog --outdir D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt\sbt\outputs\placer --device-file D:\IceCube2\sbt_backend\devices\ICE40P01.dev --package TQ144 --deviceMarketName iCE40HX1K --sdc-file D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file D:\IceCube2\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt\sbt\outputs\placer\PWM_Generator_Verilog_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - D:\IceCube2\sbt_backend\devices\ICE40P01.dev
Package              - TQ144
Design database      - D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt\sbt\netlist\oadb-PWM_Generator_Verilog
SDC file             - D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt\sbt\outputs\placer
Timing library       - D:\IceCube2\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt\sbt\netlist\oadb-PWM_Generator_Verilog/BFPGA_DESIGN_ep
I2065: Reading device file : D:\IceCube2\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	29
    Number of DFFs      	:	13
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	4
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	3
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	4
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	1
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	5
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	34
    Number of DFFs      	:	13
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	4

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	13
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	17
        CARRY Only       	:	0
        LUT with CARRY   	:	4
    LogicCells                  :	34/1280
    PLBs                        :	6/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	4/96
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 8.3 (sec)

Final Design Statistics
    Number of LUTs      	:	34
    Number of DFFs      	:	13
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	4
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	3
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	34/1280
    PLBs                        :	6/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	4/96
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: PWM_Generator_Verilog|clk | Frequency: 234.23 MHz | Target: 123.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 8.8 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"D:/IceCube2/sbt_backend/bin/win32/opt\packer.exe" "D:\IceCube2\sbt_backend\devices\ICE40P01.dev" "D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt\sbt\netlist\oadb-PWM_Generator_Verilog" --package TQ144 --outdir "D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt\sbt\outputs\packer" --DRC_only  --translator "D:\IceCube2\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt\sbt\outputs\placer\PWM_Generator_Verilog_pl.sdc" --dst_sdc_file "D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt\sbt\outputs\packer\PWM_Generator_Verilog_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 41
used logic cells: 34
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"D:/IceCube2/sbt_backend/bin/win32/opt\packer.exe" "D:\IceCube2\sbt_backend\devices\ICE40P01.dev" "D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt\sbt\netlist\oadb-PWM_Generator_Verilog" --package TQ144 --outdir "D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt\sbt\outputs\packer" --translator "D:\IceCube2\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt\sbt\outputs\placer\PWM_Generator_Verilog_pl.sdc" --dst_sdc_file "D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt\sbt\outputs\packer\PWM_Generator_Verilog_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 41
used logic cells: 34
Translating sdc file D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt\sbt\outputs\placer\PWM_Generator_Verilog_pl.sdc...
Translated sdc file is D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt\sbt\outputs\packer\PWM_Generator_Verilog_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"D:\IceCube2\sbt_backend\bin\win32\opt\sbrouter.exe" "D:\IceCube2\sbt_backend\devices\ICE40P01.dev" "D:\IceCube2\verilog\Projects\PWMtest\PWMtest_Implmnt\sbt\netlist\oadb-PWM_Generator_Verilog" "D:\IceCube2\sbt_backend\devices\ice40HX1K.lib" "D:\IceCube2\verilog\Projects\PWMtest\PWMtest_Implmnt\sbt\outputs\packer\PWM_Generator_Verilog_pk.sdc" --outdir "D:\IceCube2\verilog\Projects\PWMtest\PWMtest_Implmnt\sbt\outputs\router" --sdf_file "D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt\sbt\outputs\simulation_netlist\PWM_Generator_Verilog_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : D:\IceCube2\sbt_backend\bin\win32\opt\sbrouter.exe D:\IceCube2\sbt_backend\devices\ICE40P01.dev D:\IceCube2\verilog\Projects\PWMtest\PWMtest_Implmnt\sbt\netlist\oadb-PWM_Generator_Verilog D:\IceCube2\sbt_backend\devices\ice40HX1K.lib D:\IceCube2\verilog\Projects\PWMtest\PWMtest_Implmnt\sbt\outputs\packer\PWM_Generator_Verilog_pk.sdc --outdir D:\IceCube2\verilog\Projects\PWMtest\PWMtest_Implmnt\sbt\outputs\router --sdf_file D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt\sbt\outputs\simulation_netlist\PWM_Generator_Verilog_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design PWM_Generator_Verilog
Read design time: 0
I1202: Reading Architecture of device iCE40HX1K
Read device time: 1
I1209: Started routing
I1223: Total Nets : 39 
I1212: Iteration  1 :     8 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design PWM_Generator_Verilog
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 1 seconds
router succeed.

"D:/IceCube2/sbt_backend/bin/win32/opt\netlister.exe" --verilog "D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt\sbt\outputs\simulation_netlist\PWM_Generator_Verilog_sbt.v" --vhdl "D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt/sbt/outputs/simulation_netlist\PWM_Generator_Verilog_sbt.vhd" --lib "D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt\sbt\netlist\oadb-PWM_Generator_Verilog" --view rt --device "D:\IceCube2\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt\sbt\outputs\packer\PWM_Generator_Verilog_pk.sdc" --out-sdc-file "D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt\sbt\outputs\netlister\PWM_Generator_Verilog_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt\sbt\outputs\simulation_netlist\PWM_Generator_Verilog_sbt.v
Writing D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt/sbt/outputs/simulation_netlist\PWM_Generator_Verilog_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"D:/IceCube2/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt\sbt\netlist\oadb-PWM_Generator_Verilog" --lib-file "D:\IceCube2\sbt_backend\devices\ice40HX1K.lib" --sdc-file "D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt\sbt\outputs\netlister\PWM_Generator_Verilog_sbt.sdc" --sdf-file "D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt\sbt\outputs\simulation_netlist\PWM_Generator_Verilog_sbt.sdf" --report-file "D:\IceCube2\verilog\Projects\PWMtest\PWMtest_Implmnt\sbt\outputs\timer\PWM_Generator_Verilog_timing.rpt" --device-file "D:\IceCube2\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : D:\IceCube2\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt\sbt\netlist\oadb-PWM_Generator_Verilog --lib-file D:\IceCube2\sbt_backend\devices\ice40HX1K.lib --sdc-file D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt\sbt\outputs\netlister\PWM_Generator_Verilog_sbt.sdc --sdf-file D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt\sbt\outputs\simulation_netlist\PWM_Generator_Verilog_sbt.sdf --report-file D:\IceCube2\verilog\Projects\PWMtest\PWMtest_Implmnt\sbt\outputs\timer\PWM_Generator_Verilog_timing.rpt --device-file D:\IceCube2\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Timer run-time: 0 seconds
timer succeed.
timer succeeded.


"D:/IceCube2/sbt_backend/bin/win32/opt\bitmap.exe" "D:\IceCube2\sbt_backend\devices\ICE40P01.dev" --design "D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt\sbt\netlist\oadb-PWM_Generator_Verilog" --device_name iCE40HX1K --package TQ144 --outdir "D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.
Unrecognizable name PWM_Generator_Verilog
"D:\IceCube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "PWMtest_syn.prj" -log "PWMtest_Implmnt/PWMtest.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of PWMtest_Implmnt/PWMtest.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\IceCube2\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-SVJSVPL

# Sat Nov 25 20:55:02 2023

#Implementation: PWMtest_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"D:\IceCube2\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"D:\IceCube2\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"D:\IceCube2\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"D:\IceCube2\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"D:\IceCube2\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\EGR401\CODE_WIP\PWM.v" (library work)
Verilog syntax check successful!
File D:\EGR401\CODE_WIP\PWM.v changed - recompiling
Selecting top level module PWM_Generator_Verilog
@N: CG364 :"D:\EGR401\CODE_WIP\PWM.v":59:7:59:13|Synthesizing module DFF_PWM in library work.

@N: CG364 :"D:\EGR401\CODE_WIP\PWM.v":1:7:1:27|Synthesizing module PWM_Generator_Verilog in library work.

@N: CL189 :"D:\EGR401\CODE_WIP\PWM.v":20:1:20:6|Register bit counter_debounce[1] is always 0.
@N: CL189 :"D:\EGR401\CODE_WIP\PWM.v":20:1:20:6|Register bit counter_debounce[2] is always 0.
@N: CL189 :"D:\EGR401\CODE_WIP\PWM.v":20:1:20:6|Register bit counter_debounce[3] is always 0.
@N: CL189 :"D:\EGR401\CODE_WIP\PWM.v":20:1:20:6|Register bit counter_debounce[4] is always 0.
@N: CL189 :"D:\EGR401\CODE_WIP\PWM.v":20:1:20:6|Register bit counter_debounce[5] is always 0.
@N: CL189 :"D:\EGR401\CODE_WIP\PWM.v":20:1:20:6|Register bit counter_debounce[6] is always 0.
@N: CL189 :"D:\EGR401\CODE_WIP\PWM.v":20:1:20:6|Register bit counter_debounce[7] is always 0.
@N: CL189 :"D:\EGR401\CODE_WIP\PWM.v":20:1:20:6|Register bit counter_debounce[8] is always 0.
@N: CL189 :"D:\EGR401\CODE_WIP\PWM.v":20:1:20:6|Register bit counter_debounce[9] is always 0.
@N: CL189 :"D:\EGR401\CODE_WIP\PWM.v":20:1:20:6|Register bit counter_debounce[10] is always 0.
@N: CL189 :"D:\EGR401\CODE_WIP\PWM.v":20:1:20:6|Register bit counter_debounce[11] is always 0.
@N: CL189 :"D:\EGR401\CODE_WIP\PWM.v":20:1:20:6|Register bit counter_debounce[12] is always 0.
@N: CL189 :"D:\EGR401\CODE_WIP\PWM.v":20:1:20:6|Register bit counter_debounce[13] is always 0.
@N: CL189 :"D:\EGR401\CODE_WIP\PWM.v":20:1:20:6|Register bit counter_debounce[14] is always 0.
@N: CL189 :"D:\EGR401\CODE_WIP\PWM.v":20:1:20:6|Register bit counter_debounce[15] is always 0.
@N: CL189 :"D:\EGR401\CODE_WIP\PWM.v":20:1:20:6|Register bit counter_debounce[16] is always 0.
@N: CL189 :"D:\EGR401\CODE_WIP\PWM.v":20:1:20:6|Register bit counter_debounce[17] is always 0.
@N: CL189 :"D:\EGR401\CODE_WIP\PWM.v":20:1:20:6|Register bit counter_debounce[18] is always 0.
@N: CL189 :"D:\EGR401\CODE_WIP\PWM.v":20:1:20:6|Register bit counter_debounce[19] is always 0.
@N: CL189 :"D:\EGR401\CODE_WIP\PWM.v":20:1:20:6|Register bit counter_debounce[20] is always 0.
@N: CL189 :"D:\EGR401\CODE_WIP\PWM.v":20:1:20:6|Register bit counter_debounce[21] is always 0.
@N: CL189 :"D:\EGR401\CODE_WIP\PWM.v":20:1:20:6|Register bit counter_debounce[22] is always 0.
@N: CL189 :"D:\EGR401\CODE_WIP\PWM.v":20:1:20:6|Register bit counter_debounce[23] is always 0.
@N: CL189 :"D:\EGR401\CODE_WIP\PWM.v":20:1:20:6|Register bit counter_debounce[24] is always 0.
@N: CL189 :"D:\EGR401\CODE_WIP\PWM.v":20:1:20:6|Register bit counter_debounce[25] is always 0.
@N: CL189 :"D:\EGR401\CODE_WIP\PWM.v":20:1:20:6|Register bit counter_debounce[26] is always 0.
@N: CL189 :"D:\EGR401\CODE_WIP\PWM.v":20:1:20:6|Register bit counter_debounce[27] is always 0.
@N: CL189 :"D:\EGR401\CODE_WIP\PWM.v":50:1:50:6|Register bit counter_PWM[17] is always 0.
@N: CL189 :"D:\EGR401\CODE_WIP\PWM.v":50:1:50:6|Register bit counter_PWM[18] is always 0.
@W: CL279 :"D:\EGR401\CODE_WIP\PWM.v":50:1:50:6|Pruning register bits 18 to 17 of counter_PWM[18:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\EGR401\CODE_WIP\PWM.v":20:1:20:6|Pruning register bits 27 to 1 of counter_debounce[27:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Nov 25 20:55:02 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\EGR401\CODE_WIP\PWM.v":1:7:1:27|Selected library: work cell: PWM_Generator_Verilog view verilog as top level
@N: NF107 :"D:\EGR401\CODE_WIP\PWM.v":1:7:1:27|Selected library: work cell: PWM_Generator_Verilog view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Nov 25 20:55:02 2023

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Nov 25 20:55:02 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\IceCube2\verilog\Projects\PWMtest\PWMtest_Implmnt\synwork\PWMtest_comp.srs changed - recompiling
@N: NF107 :"D:\EGR401\CODE_WIP\PWM.v":1:7:1:27|Selected library: work cell: PWM_Generator_Verilog view verilog as top level
@N: NF107 :"D:\EGR401\CODE_WIP\PWM.v":1:7:1:27|Selected library: work cell: PWM_Generator_Verilog view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Nov 25 20:55:03 2023

###########################################################]
Pre-mapping Report

# Sat Nov 25 20:55:04 2023

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: D:\IceCube2\verilog\Projects\PWMtest\PWMtest_Implmnt\PWMtest_scck.rpt 
Printing clock  summary report in "D:\IceCube2\verilog\Projects\PWMtest\PWMtest_Implmnt\PWMtest_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist PWM_Generator_Verilog

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                         Requested     Requested     Clock        Clock                     Clock
Clock                         Frequency     Period        Type         Group                     Load 
------------------------------------------------------------------------------------------------------
PWM_Generator_Verilog|clk     198.8 MHz     5.031         inferred     Autoconstr_clkgroup_0     26   
======================================================================================================

@W: MT529 :"d:\egr401\code_wip\pwm.v":62:0:62:5|Found inferred clock PWM_Generator_Verilog|clk which controls 26 sequential elements including PWM_DFF1.Q. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\IceCube2\verilog\Projects\PWMtest\PWMtest_Implmnt\PWMtest.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Nov 25 20:55:04 2023

###########################################################]
Map & Optimize Report

# Sat Nov 25 20:55:04 2023

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"d:\egr401\code_wip\pwm.v":42:1:42:6|User-specified initial value defined for instance DUTY_CYCLE[3:0] is being ignored. 
@W: FX1039 :"d:\egr401\code_wip\pwm.v":50:1:50:6|User-specified initial value defined for instance counter_PWM[16:0] is being ignored. 
@W: FX1039 :"d:\egr401\code_wip\pwm.v":20:1:20:6|User-specified initial value defined for instance counter_debounce[0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -2.54ns		  55 /        26
   2		0h:00m:00s		    -2.54ns		  55 /        26

   3		0h:00m:00s		    -1.14ns		  64 /        26


   4		0h:00m:00s		    -1.14ns		  63 /        26
@A: BN291 :"d:\egr401\code_wip\pwm.v":62:0:62:5|Boundary register PWM_DFF1.Q (in view: work.PWM_Generator_Verilog(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\egr401\code_wip\pwm.v":62:0:62:5|Boundary register PWM_DFF3.Q (in view: work.PWM_Generator_Verilog(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: FX1016 :"d:\egr401\code_wip\pwm.v":8:7:8:9|SB_GB_IO inserted on the port clk.
@N: FX1017 :|SB_GB inserted on the net un1_counter_PWM_0.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 26 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0001       clk_ibuf_gb_io      SB_GB_IO               26         counter_PWM[0] 
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 108MB peak: 135MB)

Writing Analyst data base D:\IceCube2\verilog\Projects\PWMtest\PWMtest_Implmnt\synwork\PWMtest_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 135MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\IceCube2\verilog\Projects\PWMtest\PWMtest_Implmnt\PWMtest.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

@W: MT420 |Found inferred clock PWM_Generator_Verilog|clk with period 8.13ns. Please declare a user-defined clock on object "p:clk"


##### START OF TIMING REPORT #####[
# Timing Report written on Sat Nov 25 20:55:05 2023
#


Top view:               PWM_Generator_Verilog
Requested Frequency:    123.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.434

                              Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock                Frequency     Frequency     Period        Period        Slack      Type         Group                
-----------------------------------------------------------------------------------------------------------------------------------
PWM_Generator_Verilog|clk     123.0 MHz     104.6 MHz     8.127         9.561         -1.434     inferred     Autoconstr_clkgroup_0
===================================================================================================================================





Clock Relationships
*******************

Clocks                                                |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------------------------------------------
Starting                   Ending                     |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------------------------------------------
PWM_Generator_Verilog|clk  PWM_Generator_Verilog|clk  |  8.127       -1.434  |  No paths    -      |  No paths    -      |  No paths    -    
=============================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: PWM_Generator_Verilog|clk
====================================



Starting Points with Worst Slack
********************************

                        Starting                                                                   Arrival           
Instance                Reference                     Type         Pin     Net                     Time        Slack 
                        Clock                                                                                        
---------------------------------------------------------------------------------------------------------------------
DUTY_CYCLE[1]           PWM_Generator_Verilog|clk     SB_DFF       Q       PWM_OUT_1               0.540       -1.434
DUTY_CYCLE[2]           PWM_Generator_Verilog|clk     SB_DFF       Q       PWM_OUT_2               0.540       -1.385
DUTY_CYCLE[3]           PWM_Generator_Verilog|clk     SB_DFF       Q       PWM_OUT_3               0.540       -1.364
counter_debounce[0]     PWM_Generator_Verilog|clk     SB_DFF       Q       counter_debounce[0]     0.540       0.337 
DUTY_CYCLE[0]           PWM_Generator_Verilog|clk     SB_DFF       Q       PWM_OUT_0               0.540       0.386 
PWM_DFF1.Q_e_0          PWM_Generator_Verilog|clk     SB_DFFE      Q       tmp1                    0.540       0.407 
PWM_DFF3.Q_e_0          PWM_Generator_Verilog|clk     SB_DFFE      Q       tmp3                    0.540       0.456 
PWM_DFF2.Q_e_0          PWM_Generator_Verilog|clk     SB_DFFE      Q       tmp2                    0.540       0.470 
PWM_DFF4.Q_e_0          PWM_Generator_Verilog|clk     SB_DFFE      Q       tmp4                    0.540       0.526 
counter_PWM[6]          PWM_Generator_Verilog|clk     SB_DFFSR     Q       counter_PWM[6]          0.540       1.444 
=====================================================================================================================


Ending Points with Worst Slack
******************************

                   Starting                                                                     Required           
Instance           Reference                     Type         Pin     Net                       Time         Slack 
                   Clock                                                                                           
-------------------------------------------------------------------------------------------------------------------
DUTY_CYCLE[1]      PWM_Generator_Verilog|clk     SB_DFF       D       DUTY_CYCLE_RNO[1]         8.022        -1.434
DUTY_CYCLE[2]      PWM_Generator_Verilog|clk     SB_DFF       D       DUTY_CYCLE_RNO[2]         8.022        -1.413
DUTY_CYCLE[0]      PWM_Generator_Verilog|clk     SB_DFF       D       un1_DUTY_CYCLE_2_axb0     8.022        0.337 
DUTY_CYCLE[3]      PWM_Generator_Verilog|clk     SB_DFF       D       DUTY_CYCLE_RNO[3]         8.022        0.386 
counter_PWM[0]     PWM_Generator_Verilog|clk     SB_DFFSR     R       un1_counter_PWM_0_g       8.022        1.444 
counter_PWM[1]     PWM_Generator_Verilog|clk     SB_DFFSR     R       un1_counter_PWM_0_g       8.022        1.444 
counter_PWM[2]     PWM_Generator_Verilog|clk     SB_DFFSR     R       un1_counter_PWM_0_g       8.022        1.444 
counter_PWM[3]     PWM_Generator_Verilog|clk     SB_DFFSR     R       un1_counter_PWM_0_g       8.022        1.444 
counter_PWM[4]     PWM_Generator_Verilog|clk     SB_DFFSR     R       un1_counter_PWM_0_g       8.022        1.444 
counter_PWM[5]     PWM_Generator_Verilog|clk     SB_DFFSR     R       un1_counter_PWM_0_g       8.022        1.444 
===================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      8.127
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.022

    - Propagation time:                      9.456
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.434

    Number of logic level(s):                4
    Starting point:                          DUTY_CYCLE[1] / Q
    Ending point:                            DUTY_CYCLE[1] / D
    The start point is clocked by            PWM_Generator_Verilog|clk [rising] on pin C
    The end   point is clocked by            PWM_Generator_Verilog|clk [rising] on pin C

Instance / Net                          Pin      Pin               Arrival     No. of    
Name                        Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------
DUTY_CYCLE[1]               SB_DFF      Q        Out     0.540     0.540       -         
PWM_OUT_1                   Net         -        -       1.599     -           11        
DUTY_CYCLE_RNITA2R[3]       SB_LUT4     I0       In      -         2.139       -         
DUTY_CYCLE_RNITA2R[3]       SB_LUT4     O        Out     0.449     2.588       -         
g1_1_0                      Net         -        -       1.371     -           1         
PWM_DFF2.Q_e_0_RNIMPHD1     SB_LUT4     I1       In      -         3.959       -         
PWM_DFF2.Q_e_0_RNIMPHD1     SB_LUT4     O        Out     0.400     4.359       -         
DUTY_CYCLE13_0              Net         -        -       1.371     -           1         
PWM_DFF4.Q_e_0_RNIGNUQ2     SB_LUT4     I0       In      -         5.729       -         
PWM_DFF4.Q_e_0_RNIGNUQ2     SB_LUT4     O        Out     0.449     6.178       -         
un1_DUTY_CYCLE_2_c1         Net         -        -       1.371     -           2         
DUTY_CYCLE_RNO[1]           SB_LUT4     I1       In      -         7.549       -         
DUTY_CYCLE_RNO[1]           SB_LUT4     O        Out     0.400     7.949       -         
DUTY_CYCLE_RNO[1]           Net         -        -       1.507     -           1         
DUTY_CYCLE[1]               SB_DFF      D        In      -         9.456       -         
=========================================================================================
Total path delay (propagation time + setup) of 9.561 is 2.342(24.5%) logic and 7.219(75.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      8.127
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.022

    - Propagation time:                      9.435
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.413

    Number of logic level(s):                4
    Starting point:                          DUTY_CYCLE[1] / Q
    Ending point:                            DUTY_CYCLE[2] / D
    The start point is clocked by            PWM_Generator_Verilog|clk [rising] on pin C
    The end   point is clocked by            PWM_Generator_Verilog|clk [rising] on pin C

Instance / Net                          Pin      Pin               Arrival     No. of    
Name                        Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------
DUTY_CYCLE[1]               SB_DFF      Q        Out     0.540     0.540       -         
PWM_OUT_1                   Net         -        -       1.599     -           11        
DUTY_CYCLE_RNITA2R[3]       SB_LUT4     I0       In      -         2.139       -         
DUTY_CYCLE_RNITA2R[3]       SB_LUT4     O        Out     0.449     2.588       -         
g1_1_0                      Net         -        -       1.371     -           1         
PWM_DFF2.Q_e_0_RNIMPHD1     SB_LUT4     I1       In      -         3.959       -         
PWM_DFF2.Q_e_0_RNIMPHD1     SB_LUT4     O        Out     0.400     4.359       -         
DUTY_CYCLE13_0              Net         -        -       1.371     -           1         
PWM_DFF4.Q_e_0_RNIGNUQ2     SB_LUT4     I0       In      -         5.729       -         
PWM_DFF4.Q_e_0_RNIGNUQ2     SB_LUT4     O        Out     0.449     6.178       -         
un1_DUTY_CYCLE_2_c1         Net         -        -       1.371     -           2         
DUTY_CYCLE_RNO[2]           SB_LUT4     I2       In      -         7.549       -         
DUTY_CYCLE_RNO[2]           SB_LUT4     O        Out     0.379     7.928       -         
DUTY_CYCLE_RNO[2]           Net         -        -       1.507     -           1         
DUTY_CYCLE[2]               SB_DFF      D        In      -         9.435       -         
=========================================================================================
Total path delay (propagation time + setup) of 9.540 is 2.321(24.3%) logic and 7.219(75.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      8.127
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.022

    - Propagation time:                      9.407
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.385

    Number of logic level(s):                4
    Starting point:                          DUTY_CYCLE[2] / Q
    Ending point:                            DUTY_CYCLE[1] / D
    The start point is clocked by            PWM_Generator_Verilog|clk [rising] on pin C
    The end   point is clocked by            PWM_Generator_Verilog|clk [rising] on pin C

Instance / Net                          Pin      Pin               Arrival     No. of    
Name                        Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------
DUTY_CYCLE[2]               SB_DFF      Q        Out     0.540     0.540       -         
PWM_OUT_2                   Net         -        -       1.599     -           10        
DUTY_CYCLE_RNITA2R[3]       SB_LUT4     I1       In      -         2.139       -         
DUTY_CYCLE_RNITA2R[3]       SB_LUT4     O        Out     0.400     2.539       -         
g1_1_0                      Net         -        -       1.371     -           1         
PWM_DFF2.Q_e_0_RNIMPHD1     SB_LUT4     I1       In      -         3.910       -         
PWM_DFF2.Q_e_0_RNIMPHD1     SB_LUT4     O        Out     0.400     4.309       -         
DUTY_CYCLE13_0              Net         -        -       1.371     -           1         
PWM_DFF4.Q_e_0_RNIGNUQ2     SB_LUT4     I0       In      -         5.680       -         
PWM_DFF4.Q_e_0_RNIGNUQ2     SB_LUT4     O        Out     0.449     6.129       -         
un1_DUTY_CYCLE_2_c1         Net         -        -       1.371     -           2         
DUTY_CYCLE_RNO[1]           SB_LUT4     I1       In      -         7.500       -         
DUTY_CYCLE_RNO[1]           SB_LUT4     O        Out     0.400     7.900       -         
DUTY_CYCLE_RNO[1]           Net         -        -       1.507     -           1         
DUTY_CYCLE[1]               SB_DFF      D        In      -         9.407       -         
=========================================================================================
Total path delay (propagation time + setup) of 9.512 is 2.293(24.1%) logic and 7.219(75.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      8.127
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.022

    - Propagation time:                      9.386
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.364

    Number of logic level(s):                4
    Starting point:                          DUTY_CYCLE[3] / Q
    Ending point:                            DUTY_CYCLE[1] / D
    The start point is clocked by            PWM_Generator_Verilog|clk [rising] on pin C
    The end   point is clocked by            PWM_Generator_Verilog|clk [rising] on pin C

Instance / Net                          Pin      Pin               Arrival     No. of    
Name                        Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------
DUTY_CYCLE[3]               SB_DFF      Q        Out     0.540     0.540       -         
PWM_OUT_3                   Net         -        -       1.599     -           9         
DUTY_CYCLE_RNITA2R[3]       SB_LUT4     I2       In      -         2.139       -         
DUTY_CYCLE_RNITA2R[3]       SB_LUT4     O        Out     0.379     2.518       -         
g1_1_0                      Net         -        -       1.371     -           1         
PWM_DFF2.Q_e_0_RNIMPHD1     SB_LUT4     I1       In      -         3.889       -         
PWM_DFF2.Q_e_0_RNIMPHD1     SB_LUT4     O        Out     0.400     4.288       -         
DUTY_CYCLE13_0              Net         -        -       1.371     -           1         
PWM_DFF4.Q_e_0_RNIGNUQ2     SB_LUT4     I0       In      -         5.659       -         
PWM_DFF4.Q_e_0_RNIGNUQ2     SB_LUT4     O        Out     0.449     6.108       -         
un1_DUTY_CYCLE_2_c1         Net         -        -       1.371     -           2         
DUTY_CYCLE_RNO[1]           SB_LUT4     I1       In      -         7.479       -         
DUTY_CYCLE_RNO[1]           SB_LUT4     O        Out     0.400     7.879       -         
DUTY_CYCLE_RNO[1]           Net         -        -       1.507     -           1         
DUTY_CYCLE[1]               SB_DFF      D        In      -         9.386       -         
=========================================================================================
Total path delay (propagation time + setup) of 9.491 is 2.272(23.9%) logic and 7.219(76.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      8.127
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.022

    - Propagation time:                      9.386
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.364

    Number of logic level(s):                4
    Starting point:                          DUTY_CYCLE[2] / Q
    Ending point:                            DUTY_CYCLE[2] / D
    The start point is clocked by            PWM_Generator_Verilog|clk [rising] on pin C
    The end   point is clocked by            PWM_Generator_Verilog|clk [rising] on pin C

Instance / Net                          Pin      Pin               Arrival     No. of    
Name                        Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------
DUTY_CYCLE[2]               SB_DFF      Q        Out     0.540     0.540       -         
PWM_OUT_2                   Net         -        -       1.599     -           10        
DUTY_CYCLE_RNITA2R[3]       SB_LUT4     I1       In      -         2.139       -         
DUTY_CYCLE_RNITA2R[3]       SB_LUT4     O        Out     0.400     2.539       -         
g1_1_0                      Net         -        -       1.371     -           1         
PWM_DFF2.Q_e_0_RNIMPHD1     SB_LUT4     I1       In      -         3.910       -         
PWM_DFF2.Q_e_0_RNIMPHD1     SB_LUT4     O        Out     0.400     4.309       -         
DUTY_CYCLE13_0              Net         -        -       1.371     -           1         
PWM_DFF4.Q_e_0_RNIGNUQ2     SB_LUT4     I0       In      -         5.680       -         
PWM_DFF4.Q_e_0_RNIGNUQ2     SB_LUT4     O        Out     0.449     6.129       -         
un1_DUTY_CYCLE_2_c1         Net         -        -       1.371     -           2         
DUTY_CYCLE_RNO[2]           SB_LUT4     I2       In      -         7.500       -         
DUTY_CYCLE_RNO[2]           SB_LUT4     O        Out     0.379     7.879       -         
DUTY_CYCLE_RNO[2]           Net         -        -       1.507     -           1         
DUTY_CYCLE[2]               SB_DFF      D        In      -         9.386       -         
=========================================================================================
Total path delay (propagation time + setup) of 9.491 is 2.272(23.9%) logic and 7.219(76.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

---------------------------------------
Resource Usage Report for PWM_Generator_Verilog 

Mapping to part: ice40hx1ktq144
Cell usage:
GND             4 uses
SB_CARRY        32 uses
SB_DFF          5 uses
SB_DFFE         4 uses
SB_DFFSR        17 uses
SB_GB           1 use
VCC             4 uses
SB_LUT4         59 uses

I/O ports: 4
I/O primitives: 4
SB_GB_IO       1 use
SB_IO          3 uses

I/O Register bits:                  0
Register bits not including I/Os:   26 (2%)
Total load per clock:
   PWM_Generator_Verilog|clk: 1

@S |Mapping Summary:
Total  LUTs: 59 (4%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 59 = 59 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 135MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Nov 25 20:55:05 2023

###########################################################]


Synthesis exit by 0.
Current Implementation PWMtest_Implmnt its sbt path: D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 3 seconds


"D:/IceCube2/sbt_backend/bin/win32/opt\edifparser.exe" "D:\IceCube2\sbt_backend\devices\ICE40P01.dev" "D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt/PWMtest.edf " "D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt\sbt\netlist" "-pTQ144" "-yD:\IceCube2\verilog\Projects\PWMtest\PWMtest_Implmnt\sbt\constraint\PWM_Generator_Verilog_pcf_sbt.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt/PWMtest.edf...
Parsing constraint file: D:\IceCube2\verilog\Projects\PWMtest\PWMtest_Implmnt\sbt\constraint\PWM_Generator_Verilog_pcf_sbt.pcf ...
start to read sdc/scf file D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt/PWMtest.scf
sdc_reader OK D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt/PWMtest.scf
Stored edif netlist at D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt\sbt\netlist\oadb-PWM_Generator_Verilog...

write Timing Constraint to D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: PWM_Generator_Verilog

EDF Parser run-time: 0 (sec)
edif parser succeed.


"D:/IceCube2/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt\sbt\netlist\oadb-PWM_Generator_Verilog" --outdir "D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt\sbt\outputs\placer" --device-file "D:\IceCube2\sbt_backend\devices\ICE40P01.dev" --package TQ144 --deviceMarketName iCE40HX1K --sdc-file "D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "D:\IceCube2\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt\sbt\outputs\placer\PWM_Generator_Verilog_pl.sdc"
starting placerrunning placerExecuting : D:\IceCube2\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt\sbt\netlist\oadb-PWM_Generator_Verilog --outdir D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt\sbt\outputs\placer --device-file D:\IceCube2\sbt_backend\devices\ICE40P01.dev --package TQ144 --deviceMarketName iCE40HX1K --sdc-file D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file D:\IceCube2\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt\sbt\outputs\placer\PWM_Generator_Verilog_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - D:\IceCube2\sbt_backend\devices\ICE40P01.dev
Package              - TQ144
Design database      - D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt\sbt\netlist\oadb-PWM_Generator_Verilog
SDC file             - D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt\sbt\outputs\placer
Timing library       - D:\IceCube2\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt\sbt\netlist\oadb-PWM_Generator_Verilog/BFPGA_DESIGN_ep
I2065: Reading device file : D:\IceCube2\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	59
    Number of DFFs      	:	26
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	32
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	3
    Number of GBIOs     	:	1
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	4
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	1
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	5
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	64
    Number of DFFs      	:	26
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	32

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	12
        LUT, DFF and CARRY	:	14
    Combinational LogicCells
        Only LUT         	:	21
        CARRY Only       	:	1
        LUT with CARRY   	:	17
    LogicCells                  :	65/1280
    PLBs                        :	10/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	4/96
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 7.8 (sec)

Final Design Statistics
    Number of LUTs      	:	64
    Number of DFFs      	:	26
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	32
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	3
    Number of GBIOs     	:	1
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	65/1280
    PLBs                        :	10/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	4/96
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: PWM_Generator_Verilog|clk | Frequency: 201.32 MHz | Target: 123.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 8.3 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"D:/IceCube2/sbt_backend/bin/win32/opt\packer.exe" "D:\IceCube2\sbt_backend\devices\ICE40P01.dev" "D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt\sbt\netlist\oadb-PWM_Generator_Verilog" --package TQ144 --outdir "D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt\sbt\outputs\packer" --DRC_only  --translator "D:\IceCube2\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt\sbt\outputs\placer\PWM_Generator_Verilog_pl.sdc" --dst_sdc_file "D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt\sbt\outputs\packer\PWM_Generator_Verilog_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 139
used logic cells: 65
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.
Unrecognizable name PWM_Generator_Verilog


"D:/IceCube2/sbt_backend/bin/win32/opt\packer.exe" "D:\IceCube2\sbt_backend\devices\ICE40P01.dev" "D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt\sbt\netlist\oadb-PWM_Generator_Verilog" --package TQ144 --outdir "D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt\sbt\outputs\packer" --translator "D:\IceCube2\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt\sbt\outputs\placer\PWM_Generator_Verilog_pl.sdc" --dst_sdc_file "D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt\sbt\outputs\packer\PWM_Generator_Verilog_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 139
used logic cells: 65
Translating sdc file D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt\sbt\outputs\placer\PWM_Generator_Verilog_pl.sdc...
Translated sdc file is D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt\sbt\outputs\packer\PWM_Generator_Verilog_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"D:\IceCube2\sbt_backend\bin\win32\opt\sbrouter.exe" "D:\IceCube2\sbt_backend\devices\ICE40P01.dev" "D:\IceCube2\verilog\Projects\PWMtest\PWMtest_Implmnt\sbt\netlist\oadb-PWM_Generator_Verilog" "D:\IceCube2\sbt_backend\devices\ice40HX1K.lib" "D:\IceCube2\verilog\Projects\PWMtest\PWMtest_Implmnt\sbt\outputs\packer\PWM_Generator_Verilog_pk.sdc" --outdir "D:\IceCube2\verilog\Projects\PWMtest\PWMtest_Implmnt\sbt\outputs\router" --sdf_file "D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt\sbt\outputs\simulation_netlist\PWM_Generator_Verilog_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : D:\IceCube2\sbt_backend\bin\win32\opt\sbrouter.exe D:\IceCube2\sbt_backend\devices\ICE40P01.dev D:\IceCube2\verilog\Projects\PWMtest\PWMtest_Implmnt\sbt\netlist\oadb-PWM_Generator_Verilog D:\IceCube2\sbt_backend\devices\ice40HX1K.lib D:\IceCube2\verilog\Projects\PWMtest\PWMtest_Implmnt\sbt\outputs\packer\PWM_Generator_Verilog_pk.sdc --outdir D:\IceCube2\verilog\Projects\PWMtest\PWMtest_Implmnt\sbt\outputs\router --sdf_file D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt\sbt\outputs\simulation_netlist\PWM_Generator_Verilog_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design PWM_Generator_Verilog
Read design time: 0
I1202: Reading Architecture of device iCE40HX1K
Read device time: 2
I1209: Started routing
I1223: Total Nets : 86 
I1212: Iteration  1 :    16 unrouted : 0 seconds
I1212: Iteration  2 :     2 unrouted : 0 seconds
I1212: Iteration  3 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design PWM_Generator_Verilog
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 2 seconds
router succeed.

"D:/IceCube2/sbt_backend/bin/win32/opt\netlister.exe" --verilog "D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt\sbt\outputs\simulation_netlist\PWM_Generator_Verilog_sbt.v" --vhdl "D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt/sbt/outputs/simulation_netlist\PWM_Generator_Verilog_sbt.vhd" --lib "D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt\sbt\netlist\oadb-PWM_Generator_Verilog" --view rt --device "D:\IceCube2\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt\sbt\outputs\packer\PWM_Generator_Verilog_pk.sdc" --out-sdc-file "D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt\sbt\outputs\netlister\PWM_Generator_Verilog_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt\sbt\outputs\simulation_netlist\PWM_Generator_Verilog_sbt.v
Writing D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt/sbt/outputs/simulation_netlist\PWM_Generator_Verilog_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"D:/IceCube2/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt\sbt\netlist\oadb-PWM_Generator_Verilog" --lib-file "D:\IceCube2\sbt_backend\devices\ice40HX1K.lib" --sdc-file "D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt\sbt\outputs\netlister\PWM_Generator_Verilog_sbt.sdc" --sdf-file "D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt\sbt\outputs\simulation_netlist\PWM_Generator_Verilog_sbt.sdf" --report-file "D:\IceCube2\verilog\Projects\PWMtest\PWMtest_Implmnt\sbt\outputs\timer\PWM_Generator_Verilog_timing.rpt" --device-file "D:\IceCube2\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : D:\IceCube2\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt\sbt\netlist\oadb-PWM_Generator_Verilog --lib-file D:\IceCube2\sbt_backend\devices\ice40HX1K.lib --sdc-file D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt\sbt\outputs\netlister\PWM_Generator_Verilog_sbt.sdc --sdf-file D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt\sbt\outputs\simulation_netlist\PWM_Generator_Verilog_sbt.sdf --report-file D:\IceCube2\verilog\Projects\PWMtest\PWMtest_Implmnt\sbt\outputs\timer\PWM_Generator_Verilog_timing.rpt --device-file D:\IceCube2\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"D:/IceCube2/sbt_backend/bin/win32/opt\bitmap.exe" "D:\IceCube2\sbt_backend\devices\ICE40P01.dev" --design "D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt\sbt\netlist\oadb-PWM_Generator_Verilog" --device_name iCE40HX1K --package TQ144 --outdir "D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.
"D:\IceCube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "PWMtest_syn.prj" -log "PWMtest_Implmnt/PWMtest.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of PWMtest_Implmnt/PWMtest.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\IceCube2\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-SVJSVPL

# Sat Nov 25 21:02:25 2023

#Implementation: PWMtest_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"D:\IceCube2\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"D:\IceCube2\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"D:\IceCube2\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"D:\IceCube2\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"D:\IceCube2\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\EGR401\CODE_WIP\PWM.v" (library work)
Verilog syntax check successful!
File D:\EGR401\CODE_WIP\PWM.v changed - recompiling
Selecting top level module PWM_Generator_Verilog
@N: CG364 :"D:\EGR401\CODE_WIP\PWM.v":59:7:59:13|Synthesizing module DFF_PWM in library work.

@N: CG364 :"D:\EGR401\CODE_WIP\PWM.v":1:7:1:27|Synthesizing module PWM_Generator_Verilog in library work.

@N: CL189 :"D:\EGR401\CODE_WIP\PWM.v":20:1:20:6|Register bit counter_debounce[1] is always 0.
@N: CL189 :"D:\EGR401\CODE_WIP\PWM.v":20:1:20:6|Register bit counter_debounce[2] is always 0.
@N: CL189 :"D:\EGR401\CODE_WIP\PWM.v":20:1:20:6|Register bit counter_debounce[3] is always 0.
@N: CL189 :"D:\EGR401\CODE_WIP\PWM.v":20:1:20:6|Register bit counter_debounce[4] is always 0.
@N: CL189 :"D:\EGR401\CODE_WIP\PWM.v":20:1:20:6|Register bit counter_debounce[5] is always 0.
@N: CL189 :"D:\EGR401\CODE_WIP\PWM.v":20:1:20:6|Register bit counter_debounce[6] is always 0.
@N: CL189 :"D:\EGR401\CODE_WIP\PWM.v":20:1:20:6|Register bit counter_debounce[7] is always 0.
@N: CL189 :"D:\EGR401\CODE_WIP\PWM.v":20:1:20:6|Register bit counter_debounce[8] is always 0.
@N: CL189 :"D:\EGR401\CODE_WIP\PWM.v":20:1:20:6|Register bit counter_debounce[9] is always 0.
@N: CL189 :"D:\EGR401\CODE_WIP\PWM.v":20:1:20:6|Register bit counter_debounce[10] is always 0.
@N: CL189 :"D:\EGR401\CODE_WIP\PWM.v":20:1:20:6|Register bit counter_debounce[11] is always 0.
@N: CL189 :"D:\EGR401\CODE_WIP\PWM.v":20:1:20:6|Register bit counter_debounce[12] is always 0.
@N: CL189 :"D:\EGR401\CODE_WIP\PWM.v":20:1:20:6|Register bit counter_debounce[13] is always 0.
@N: CL189 :"D:\EGR401\CODE_WIP\PWM.v":20:1:20:6|Register bit counter_debounce[14] is always 0.
@N: CL189 :"D:\EGR401\CODE_WIP\PWM.v":20:1:20:6|Register bit counter_debounce[15] is always 0.
@N: CL189 :"D:\EGR401\CODE_WIP\PWM.v":20:1:20:6|Register bit counter_debounce[16] is always 0.
@N: CL189 :"D:\EGR401\CODE_WIP\PWM.v":20:1:20:6|Register bit counter_debounce[17] is always 0.
@N: CL189 :"D:\EGR401\CODE_WIP\PWM.v":20:1:20:6|Register bit counter_debounce[18] is always 0.
@N: CL189 :"D:\EGR401\CODE_WIP\PWM.v":20:1:20:6|Register bit counter_debounce[19] is always 0.
@N: CL189 :"D:\EGR401\CODE_WIP\PWM.v":20:1:20:6|Register bit counter_debounce[20] is always 0.
@N: CL189 :"D:\EGR401\CODE_WIP\PWM.v":20:1:20:6|Register bit counter_debounce[21] is always 0.
@N: CL189 :"D:\EGR401\CODE_WIP\PWM.v":20:1:20:6|Register bit counter_debounce[22] is always 0.
@N: CL189 :"D:\EGR401\CODE_WIP\PWM.v":20:1:20:6|Register bit counter_debounce[23] is always 0.
@N: CL189 :"D:\EGR401\CODE_WIP\PWM.v":20:1:20:6|Register bit counter_debounce[24] is always 0.
@N: CL189 :"D:\EGR401\CODE_WIP\PWM.v":20:1:20:6|Register bit counter_debounce[25] is always 0.
@N: CL189 :"D:\EGR401\CODE_WIP\PWM.v":20:1:20:6|Register bit counter_debounce[26] is always 0.
@N: CL189 :"D:\EGR401\CODE_WIP\PWM.v":20:1:20:6|Register bit counter_debounce[27] is always 0.
@N: CL189 :"D:\EGR401\CODE_WIP\PWM.v":50:1:50:6|Register bit counter_PWM[17] is always 0.
@N: CL189 :"D:\EGR401\CODE_WIP\PWM.v":50:1:50:6|Register bit counter_PWM[18] is always 0.
@W: CL279 :"D:\EGR401\CODE_WIP\PWM.v":50:1:50:6|Pruning register bits 18 to 17 of counter_PWM[18:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\EGR401\CODE_WIP\PWM.v":20:1:20:6|Pruning register bits 27 to 1 of counter_debounce[27:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 72MB peak: 73MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Nov 25 21:02:25 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\EGR401\CODE_WIP\PWM.v":1:7:1:27|Selected library: work cell: PWM_Generator_Verilog view verilog as top level
@N: NF107 :"D:\EGR401\CODE_WIP\PWM.v":1:7:1:27|Selected library: work cell: PWM_Generator_Verilog view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Nov 25 21:02:26 2023

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Nov 25 21:02:26 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\IceCube2\verilog\Projects\PWMtest\PWMtest_Implmnt\synwork\PWMtest_comp.srs changed - recompiling
@N: NF107 :"D:\EGR401\CODE_WIP\PWM.v":1:7:1:27|Selected library: work cell: PWM_Generator_Verilog view verilog as top level
@N: NF107 :"D:\EGR401\CODE_WIP\PWM.v":1:7:1:27|Selected library: work cell: PWM_Generator_Verilog view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Nov 25 21:02:27 2023

###########################################################]
Pre-mapping Report

# Sat Nov 25 21:02:27 2023

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: D:\IceCube2\verilog\Projects\PWMtest\PWMtest_Implmnt\PWMtest_scck.rpt 
Printing clock  summary report in "D:\IceCube2\verilog\Projects\PWMtest\PWMtest_Implmnt\PWMtest_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist PWM_Generator_Verilog

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                         Requested     Requested     Clock        Clock                     Clock
Clock                         Frequency     Period        Type         Group                     Load 
------------------------------------------------------------------------------------------------------
PWM_Generator_Verilog|clk     127.2 MHz     7.864         inferred     Autoconstr_clkgroup_0     41   
======================================================================================================

@W: MT529 :"d:\egr401\code_wip\pwm.v":62:0:62:5|Found inferred clock PWM_Generator_Verilog|clk which controls 41 sequential elements including PWM_DFF1.Q. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\IceCube2\verilog\Projects\PWMtest\PWMtest_Implmnt\PWMtest.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Nov 25 21:02:27 2023

###########################################################]
Map & Optimize Report

# Sat Nov 25 21:02:27 2023

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"d:\egr401\code_wip\pwm.v":42:1:42:6|User-specified initial value defined for instance DUTY_CYCLE[18:0] is being ignored. 
@W: FX1039 :"d:\egr401\code_wip\pwm.v":50:1:50:6|User-specified initial value defined for instance counter_PWM[16:0] is being ignored. 
@W: FX1039 :"d:\egr401\code_wip\pwm.v":20:1:20:6|User-specified initial value defined for instance counter_debounce[0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO230 :"d:\egr401\code_wip\pwm.v":42:1:42:6|Found up-down counter in view:work.PWM_Generator_Verilog(verilog) instance DUTY_CYCLE[18:0]  

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -2.94ns		  76 /        41
   2		0h:00m:00s		    -2.94ns		  76 /        41

   3		0h:00m:00s		    -2.94ns		  81 /        41


   4		0h:00m:00s		    -2.94ns		  82 /        41
@A: BN291 :"d:\egr401\code_wip\pwm.v":62:0:62:5|Boundary register PWM_DFF1.Q (in view: work.PWM_Generator_Verilog(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\egr401\code_wip\pwm.v":62:0:62:5|Boundary register PWM_DFF3.Q (in view: work.PWM_Generator_Verilog(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: FX1016 :"d:\egr401\code_wip\pwm.v":8:7:8:9|SB_GB_IO inserted on the port clk.
@N: FX1017 :|SB_GB inserted on the net N_43.
@N: FX1017 :|SB_GB inserted on the net un1_counter_PWM_0.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 41 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0001       clk_ibuf_gb_io      SB_GB_IO               41         counter_PWM[0] 
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 133MB)

Writing Analyst data base D:\IceCube2\verilog\Projects\PWMtest\PWMtest_Implmnt\synwork\PWMtest_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\IceCube2\verilog\Projects\PWMtest\PWMtest_Implmnt\PWMtest.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@W: MT420 |Found inferred clock PWM_Generator_Verilog|clk with period 10.20ns. Please declare a user-defined clock on object "p:clk"


##### START OF TIMING REPORT #####[
# Timing Report written on Sat Nov 25 21:02:28 2023
#


Top view:               PWM_Generator_Verilog
Requested Frequency:    98.1 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.799

                              Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock                Frequency     Frequency     Period        Period        Slack      Type         Group                
-----------------------------------------------------------------------------------------------------------------------------------
PWM_Generator_Verilog|clk     98.1 MHz      83.4 MHz      10.196        11.995        -1.799     inferred     Autoconstr_clkgroup_0
===================================================================================================================================





Clock Relationships
*******************

Clocks                                                |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------------------------------------------
Starting                   Ending                     |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------------------------------------------
PWM_Generator_Verilog|clk  PWM_Generator_Verilog|clk  |  10.196      -1.799  |  No paths    -      |  No paths    -      |  No paths    -    
=============================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: PWM_Generator_Verilog|clk
====================================



Starting Points with Worst Slack
********************************

                   Starting                                                         Arrival           
Instance           Reference                     Type        Pin     Net            Time        Slack 
                   Clock                                                                              
------------------------------------------------------------------------------------------------------
DUTY_CYCLE[1]      PWM_Generator_Verilog|clk     SB_DFFE     Q       PWM_OUT_1      0.540       -1.799
DUTY_CYCLE[2]      PWM_Generator_Verilog|clk     SB_DFFE     Q       PWM_OUT_2      0.540       -1.750
DUTY_CYCLE[3]      PWM_Generator_Verilog|clk     SB_DFFE     Q       un4lto3        0.540       -1.729
DUTY_CYCLE[4]      PWM_Generator_Verilog|clk     SB_DFFE     Q       PWM_OUT_4      0.540       -1.596
DUTY_CYCLE[8]      PWM_Generator_Verilog|clk     SB_DFFE     Q       PWM_OUT_8      0.540       -1.556
DUTY_CYCLE[5]      PWM_Generator_Verilog|clk     SB_DFFE     Q       PWM_OUT_5      0.540       -1.547
DUTY_CYCLE[6]      PWM_Generator_Verilog|clk     SB_DFFE     Q       PWM_OUT_6      0.540       -1.526
DUTY_CYCLE[9]      PWM_Generator_Verilog|clk     SB_DFFE     Q       PWM_OUT_9      0.540       -1.507
DUTY_CYCLE[10]     PWM_Generator_Verilog|clk     SB_DFFE     Q       PWM_OUT_10     0.540       -1.486
DUTY_CYCLE[7]      PWM_Generator_Verilog|clk     SB_DFFE     Q       PWM_OUT_7      0.540       -1.463
======================================================================================================


Ending Points with Worst Slack
******************************

                   Starting                                                               Required           
Instance           Reference                     Type        Pin     Net                  Time         Slack 
                   Clock                                                                                     
-------------------------------------------------------------------------------------------------------------
DUTY_CYCLE[18]     PWM_Generator_Verilog|clk     SB_DFFE     D       DUTY_CYCLE_s[18]     10.091       -1.799
DUTY_CYCLE[17]     PWM_Generator_Verilog|clk     SB_DFFE     D       DUTY_CYCLE_s[17]     10.091       -1.659
DUTY_CYCLE[16]     PWM_Generator_Verilog|clk     SB_DFFE     D       DUTY_CYCLE_s[16]     10.091       -1.519
DUTY_CYCLE[15]     PWM_Generator_Verilog|clk     SB_DFFE     D       DUTY_CYCLE_s[15]     10.091       -1.379
DUTY_CYCLE[14]     PWM_Generator_Verilog|clk     SB_DFFE     D       DUTY_CYCLE_s[14]     10.091       -1.238
DUTY_CYCLE[13]     PWM_Generator_Verilog|clk     SB_DFFE     D       DUTY_CYCLE_s[13]     10.091       -1.098
DUTY_CYCLE[12]     PWM_Generator_Verilog|clk     SB_DFFE     D       DUTY_CYCLE_s[12]     10.091       -0.958
DUTY_CYCLE[11]     PWM_Generator_Verilog|clk     SB_DFFE     D       DUTY_CYCLE_s[11]     10.091       -0.818
DUTY_CYCLE[10]     PWM_Generator_Verilog|clk     SB_DFFE     D       DUTY_CYCLE_s[10]     10.091       -0.678
DUTY_CYCLE[9]      PWM_Generator_Verilog|clk     SB_DFFE     D       DUTY_CYCLE_s[9]      10.091       -0.537
=============================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.196
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.091

    - Propagation time:                      11.890
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.799

    Number of logic level(s):                22
    Starting point:                          DUTY_CYCLE[1] / Q
    Ending point:                            DUTY_CYCLE[18] / D
    The start point is clocked by            PWM_Generator_Verilog|clk [rising] on pin C
    The end   point is clocked by            PWM_Generator_Verilog|clk [rising] on pin C

Instance / Net                           Pin      Pin               Arrival     No. of    
Name                        Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------
DUTY_CYCLE[1]               SB_DFFE      Q        Out     0.540     0.540       -         
PWM_OUT_1                   Net          -        -       1.599     -           7         
DUTY_CYCLE_RNITA2R[1]       SB_LUT4      I0       In      -         2.139       -         
DUTY_CYCLE_RNITA2R[1]       SB_LUT4      O        Out     0.449     2.588       -         
N_5                         Net          -        -       1.371     -           1         
PWM_DFF2.Q_e_0_RNIMPHD1     SB_LUT4      I0       In      -         3.959       -         
PWM_DFF2.Q_e_0_RNIMPHD1     SB_LUT4      O        Out     0.449     4.408       -         
N_16_i_0_a2_0_2             Net          -        -       1.371     -           1         
PWM_DFF2.Q_e_0_RNIDEAR5     SB_LUT4      I0       In      -         5.779       -         
PWM_DFF2.Q_e_0_RNIDEAR5     SB_LUT4      O        Out     0.386     6.164       -         
N_15_0_i                    Net          -        -       0.905     -           37        
DUTY_CYCLE_cry_c[0]         SB_CARRY     I1       In      -         7.069       -         
DUTY_CYCLE_cry_c[0]         SB_CARRY     CO       Out     0.229     7.298       -         
DUTY_CYCLE_cry[0]           Net          -        -       0.014     -           2         
DUTY_CYCLE_cry_c[1]         SB_CARRY     CI       In      -         7.312       -         
DUTY_CYCLE_cry_c[1]         SB_CARRY     CO       Out     0.126     7.438       -         
DUTY_CYCLE_cry[1]           Net          -        -       0.014     -           2         
DUTY_CYCLE_cry_c[2]         SB_CARRY     CI       In      -         7.452       -         
DUTY_CYCLE_cry_c[2]         SB_CARRY     CO       Out     0.126     7.579       -         
DUTY_CYCLE_cry[2]           Net          -        -       0.014     -           2         
DUTY_CYCLE_cry_c[3]         SB_CARRY     CI       In      -         7.593       -         
DUTY_CYCLE_cry_c[3]         SB_CARRY     CO       Out     0.126     7.719       -         
DUTY_CYCLE_cry[3]           Net          -        -       0.014     -           2         
DUTY_CYCLE_cry_c[4]         SB_CARRY     CI       In      -         7.733       -         
DUTY_CYCLE_cry_c[4]         SB_CARRY     CO       Out     0.126     7.859       -         
DUTY_CYCLE_cry[4]           Net          -        -       0.014     -           2         
DUTY_CYCLE_cry_c[5]         SB_CARRY     CI       In      -         7.873       -         
DUTY_CYCLE_cry_c[5]         SB_CARRY     CO       Out     0.126     7.999       -         
DUTY_CYCLE_cry[5]           Net          -        -       0.014     -           2         
DUTY_CYCLE_cry_c[6]         SB_CARRY     CI       In      -         8.013       -         
DUTY_CYCLE_cry_c[6]         SB_CARRY     CO       Out     0.126     8.139       -         
DUTY_CYCLE_cry[6]           Net          -        -       0.014     -           2         
DUTY_CYCLE_cry_c[7]         SB_CARRY     CI       In      -         8.153       -         
DUTY_CYCLE_cry_c[7]         SB_CARRY     CO       Out     0.126     8.280       -         
DUTY_CYCLE_cry[7]           Net          -        -       0.014     -           2         
DUTY_CYCLE_cry_c[8]         SB_CARRY     CI       In      -         8.294       -         
DUTY_CYCLE_cry_c[8]         SB_CARRY     CO       Out     0.126     8.420       -         
DUTY_CYCLE_cry[8]           Net          -        -       0.014     -           2         
DUTY_CYCLE_cry_c[9]         SB_CARRY     CI       In      -         8.434       -         
DUTY_CYCLE_cry_c[9]         SB_CARRY     CO       Out     0.126     8.560       -         
DUTY_CYCLE_cry[9]           Net          -        -       0.014     -           2         
DUTY_CYCLE_cry_c[10]        SB_CARRY     CI       In      -         8.574       -         
DUTY_CYCLE_cry_c[10]        SB_CARRY     CO       Out     0.126     8.700       -         
DUTY_CYCLE_cry[10]          Net          -        -       0.014     -           2         
DUTY_CYCLE_cry_c[11]        SB_CARRY     CI       In      -         8.714       -         
DUTY_CYCLE_cry_c[11]        SB_CARRY     CO       Out     0.126     8.840       -         
DUTY_CYCLE_cry[11]          Net          -        -       0.014     -           2         
DUTY_CYCLE_cry_c[12]        SB_CARRY     CI       In      -         8.854       -         
DUTY_CYCLE_cry_c[12]        SB_CARRY     CO       Out     0.126     8.981       -         
DUTY_CYCLE_cry[12]          Net          -        -       0.014     -           2         
DUTY_CYCLE_cry_c[13]        SB_CARRY     CI       In      -         8.995       -         
DUTY_CYCLE_cry_c[13]        SB_CARRY     CO       Out     0.126     9.121       -         
DUTY_CYCLE_cry[13]          Net          -        -       0.014     -           2         
DUTY_CYCLE_cry_c[14]        SB_CARRY     CI       In      -         9.135       -         
DUTY_CYCLE_cry_c[14]        SB_CARRY     CO       Out     0.126     9.261       -         
DUTY_CYCLE_cry[14]          Net          -        -       0.014     -           2         
DUTY_CYCLE_cry_c[15]        SB_CARRY     CI       In      -         9.275       -         
DUTY_CYCLE_cry_c[15]        SB_CARRY     CO       Out     0.126     9.401       -         
DUTY_CYCLE_cry[15]          Net          -        -       0.014     -           2         
DUTY_CYCLE_cry_c[16]        SB_CARRY     CI       In      -         9.415       -         
DUTY_CYCLE_cry_c[16]        SB_CARRY     CO       Out     0.126     9.541       -         
DUTY_CYCLE_cry[16]          Net          -        -       0.014     -           2         
DUTY_CYCLE_cry_c[17]        SB_CARRY     CI       In      -         9.555       -         
DUTY_CYCLE_cry_c[17]        SB_CARRY     CO       Out     0.126     9.682       -         
DUTY_CYCLE_cry[17]          Net          -        -       0.386     -           1         
DUTY_CYCLE_RNO[18]          SB_LUT4      I3       In      -         10.068      -         
DUTY_CYCLE_RNO[18]          SB_LUT4      O        Out     0.316     10.383      -         
DUTY_CYCLE_s[18]            Net          -        -       1.507     -           1         
DUTY_CYCLE[18]              SB_DFFE      D        In      -         11.890      -         
==========================================================================================
Total path delay (propagation time + setup) of 11.995 is 4.618(38.5%) logic and 7.377(61.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      10.196
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.091

    - Propagation time:                      11.841
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.750

    Number of logic level(s):                22
    Starting point:                          DUTY_CYCLE[2] / Q
    Ending point:                            DUTY_CYCLE[18] / D
    The start point is clocked by            PWM_Generator_Verilog|clk [rising] on pin C
    The end   point is clocked by            PWM_Generator_Verilog|clk [rising] on pin C

Instance / Net                           Pin      Pin               Arrival     No. of    
Name                        Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------
DUTY_CYCLE[2]               SB_DFFE      Q        Out     0.540     0.540       -         
PWM_OUT_2                   Net          -        -       1.599     -           7         
DUTY_CYCLE_RNITA2R[1]       SB_LUT4      I1       In      -         2.139       -         
DUTY_CYCLE_RNITA2R[1]       SB_LUT4      O        Out     0.400     2.539       -         
N_5                         Net          -        -       1.371     -           1         
PWM_DFF2.Q_e_0_RNIMPHD1     SB_LUT4      I0       In      -         3.910       -         
PWM_DFF2.Q_e_0_RNIMPHD1     SB_LUT4      O        Out     0.449     4.359       -         
N_16_i_0_a2_0_2             Net          -        -       1.371     -           1         
PWM_DFF2.Q_e_0_RNIDEAR5     SB_LUT4      I0       In      -         5.729       -         
PWM_DFF2.Q_e_0_RNIDEAR5     SB_LUT4      O        Out     0.386     6.115       -         
N_15_0_i                    Net          -        -       0.905     -           37        
DUTY_CYCLE_cry_c[0]         SB_CARRY     I1       In      -         7.020       -         
DUTY_CYCLE_cry_c[0]         SB_CARRY     CO       Out     0.229     7.249       -         
DUTY_CYCLE_cry[0]           Net          -        -       0.014     -           2         
DUTY_CYCLE_cry_c[1]         SB_CARRY     CI       In      -         7.263       -         
DUTY_CYCLE_cry_c[1]         SB_CARRY     CO       Out     0.126     7.389       -         
DUTY_CYCLE_cry[1]           Net          -        -       0.014     -           2         
DUTY_CYCLE_cry_c[2]         SB_CARRY     CI       In      -         7.403       -         
DUTY_CYCLE_cry_c[2]         SB_CARRY     CO       Out     0.126     7.529       -         
DUTY_CYCLE_cry[2]           Net          -        -       0.014     -           2         
DUTY_CYCLE_cry_c[3]         SB_CARRY     CI       In      -         7.543       -         
DUTY_CYCLE_cry_c[3]         SB_CARRY     CO       Out     0.126     7.670       -         
DUTY_CYCLE_cry[3]           Net          -        -       0.014     -           2         
DUTY_CYCLE_cry_c[4]         SB_CARRY     CI       In      -         7.684       -         
DUTY_CYCLE_cry_c[4]         SB_CARRY     CO       Out     0.126     7.810       -         
DUTY_CYCLE_cry[4]           Net          -        -       0.014     -           2         
DUTY_CYCLE_cry_c[5]         SB_CARRY     CI       In      -         7.824       -         
DUTY_CYCLE_cry_c[5]         SB_CARRY     CO       Out     0.126     7.950       -         
DUTY_CYCLE_cry[5]           Net          -        -       0.014     -           2         
DUTY_CYCLE_cry_c[6]         SB_CARRY     CI       In      -         7.964       -         
DUTY_CYCLE_cry_c[6]         SB_CARRY     CO       Out     0.126     8.090       -         
DUTY_CYCLE_cry[6]           Net          -        -       0.014     -           2         
DUTY_CYCLE_cry_c[7]         SB_CARRY     CI       In      -         8.104       -         
DUTY_CYCLE_cry_c[7]         SB_CARRY     CO       Out     0.126     8.230       -         
DUTY_CYCLE_cry[7]           Net          -        -       0.014     -           2         
DUTY_CYCLE_cry_c[8]         SB_CARRY     CI       In      -         8.245       -         
DUTY_CYCLE_cry_c[8]         SB_CARRY     CO       Out     0.126     8.371       -         
DUTY_CYCLE_cry[8]           Net          -        -       0.014     -           2         
DUTY_CYCLE_cry_c[9]         SB_CARRY     CI       In      -         8.385       -         
DUTY_CYCLE_cry_c[9]         SB_CARRY     CO       Out     0.126     8.511       -         
DUTY_CYCLE_cry[9]           Net          -        -       0.014     -           2         
DUTY_CYCLE_cry_c[10]        SB_CARRY     CI       In      -         8.525       -         
DUTY_CYCLE_cry_c[10]        SB_CARRY     CO       Out     0.126     8.651       -         
DUTY_CYCLE_cry[10]          Net          -        -       0.014     -           2         
DUTY_CYCLE_cry_c[11]        SB_CARRY     CI       In      -         8.665       -         
DUTY_CYCLE_cry_c[11]        SB_CARRY     CO       Out     0.126     8.791       -         
DUTY_CYCLE_cry[11]          Net          -        -       0.014     -           2         
DUTY_CYCLE_cry_c[12]        SB_CARRY     CI       In      -         8.805       -         
DUTY_CYCLE_cry_c[12]        SB_CARRY     CO       Out     0.126     8.931       -         
DUTY_CYCLE_cry[12]          Net          -        -       0.014     -           2         
DUTY_CYCLE_cry_c[13]        SB_CARRY     CI       In      -         8.945       -         
DUTY_CYCLE_cry_c[13]        SB_CARRY     CO       Out     0.126     9.072       -         
DUTY_CYCLE_cry[13]          Net          -        -       0.014     -           2         
DUTY_CYCLE_cry_c[14]        SB_CARRY     CI       In      -         9.086       -         
DUTY_CYCLE_cry_c[14]        SB_CARRY     CO       Out     0.126     9.212       -         
DUTY_CYCLE_cry[14]          Net          -        -       0.014     -           2         
DUTY_CYCLE_cry_c[15]        SB_CARRY     CI       In      -         9.226       -         
DUTY_CYCLE_cry_c[15]        SB_CARRY     CO       Out     0.126     9.352       -         
DUTY_CYCLE_cry[15]          Net          -        -       0.014     -           2         
DUTY_CYCLE_cry_c[16]        SB_CARRY     CI       In      -         9.366       -         
DUTY_CYCLE_cry_c[16]        SB_CARRY     CO       Out     0.126     9.492       -         
DUTY_CYCLE_cry[16]          Net          -        -       0.014     -           2         
DUTY_CYCLE_cry_c[17]        SB_CARRY     CI       In      -         9.506       -         
DUTY_CYCLE_cry_c[17]        SB_CARRY     CO       Out     0.126     9.633       -         
DUTY_CYCLE_cry[17]          Net          -        -       0.386     -           1         
DUTY_CYCLE_RNO[18]          SB_LUT4      I3       In      -         10.019      -         
DUTY_CYCLE_RNO[18]          SB_LUT4      O        Out     0.316     10.334      -         
DUTY_CYCLE_s[18]            Net          -        -       1.507     -           1         
DUTY_CYCLE[18]              SB_DFFE      D        In      -         11.841      -         
==========================================================================================
Total path delay (propagation time + setup) of 11.946 is 4.569(38.2%) logic and 7.377(61.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      10.196
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.091

    - Propagation time:                      11.820
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.729

    Number of logic level(s):                22
    Starting point:                          DUTY_CYCLE[3] / Q
    Ending point:                            DUTY_CYCLE[18] / D
    The start point is clocked by            PWM_Generator_Verilog|clk [rising] on pin C
    The end   point is clocked by            PWM_Generator_Verilog|clk [rising] on pin C

Instance / Net                           Pin      Pin               Arrival     No. of    
Name                        Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------
DUTY_CYCLE[3]               SB_DFFE      Q        Out     0.540     0.540       -         
un4lto3                     Net          -        -       1.599     -           7         
DUTY_CYCLE_RNITA2R[1]       SB_LUT4      I2       In      -         2.139       -         
DUTY_CYCLE_RNITA2R[1]       SB_LUT4      O        Out     0.379     2.518       -         
N_5                         Net          -        -       1.371     -           1         
PWM_DFF2.Q_e_0_RNIMPHD1     SB_LUT4      I0       In      -         3.889       -         
PWM_DFF2.Q_e_0_RNIMPHD1     SB_LUT4      O        Out     0.449     4.338       -         
N_16_i_0_a2_0_2             Net          -        -       1.371     -           1         
PWM_DFF2.Q_e_0_RNIDEAR5     SB_LUT4      I0       In      -         5.708       -         
PWM_DFF2.Q_e_0_RNIDEAR5     SB_LUT4      O        Out     0.386     6.094       -         
N_15_0_i                    Net          -        -       0.905     -           37        
DUTY_CYCLE_cry_c[0]         SB_CARRY     I1       In      -         6.999       -         
DUTY_CYCLE_cry_c[0]         SB_CARRY     CO       Out     0.229     7.228       -         
DUTY_CYCLE_cry[0]           Net          -        -       0.014     -           2         
DUTY_CYCLE_cry_c[1]         SB_CARRY     CI       In      -         7.242       -         
DUTY_CYCLE_cry_c[1]         SB_CARRY     CO       Out     0.126     7.368       -         
DUTY_CYCLE_cry[1]           Net          -        -       0.014     -           2         
DUTY_CYCLE_cry_c[2]         SB_CARRY     CI       In      -         7.382       -         
DUTY_CYCLE_cry_c[2]         SB_CARRY     CO       Out     0.126     7.508       -         
DUTY_CYCLE_cry[2]           Net          -        -       0.014     -           2         
DUTY_CYCLE_cry_c[3]         SB_CARRY     CI       In      -         7.523       -         
DUTY_CYCLE_cry_c[3]         SB_CARRY     CO       Out     0.126     7.649       -         
DUTY_CYCLE_cry[3]           Net          -        -       0.014     -           2         
DUTY_CYCLE_cry_c[4]         SB_CARRY     CI       In      -         7.663       -         
DUTY_CYCLE_cry_c[4]         SB_CARRY     CO       Out     0.126     7.789       -         
DUTY_CYCLE_cry[4]           Net          -        -       0.014     -           2         
DUTY_CYCLE_cry_c[5]         SB_CARRY     CI       In      -         7.803       -         
DUTY_CYCLE_cry_c[5]         SB_CARRY     CO       Out     0.126     7.929       -         
DUTY_CYCLE_cry[5]           Net          -        -       0.014     -           2         
DUTY_CYCLE_cry_c[6]         SB_CARRY     CI       In      -         7.943       -         
DUTY_CYCLE_cry_c[6]         SB_CARRY     CO       Out     0.126     8.069       -         
DUTY_CYCLE_cry[6]           Net          -        -       0.014     -           2         
DUTY_CYCLE_cry_c[7]         SB_CARRY     CI       In      -         8.083       -         
DUTY_CYCLE_cry_c[7]         SB_CARRY     CO       Out     0.126     8.210       -         
DUTY_CYCLE_cry[7]           Net          -        -       0.014     -           2         
DUTY_CYCLE_cry_c[8]         SB_CARRY     CI       In      -         8.223       -         
DUTY_CYCLE_cry_c[8]         SB_CARRY     CO       Out     0.126     8.350       -         
DUTY_CYCLE_cry[8]           Net          -        -       0.014     -           2         
DUTY_CYCLE_cry_c[9]         SB_CARRY     CI       In      -         8.364       -         
DUTY_CYCLE_cry_c[9]         SB_CARRY     CO       Out     0.126     8.490       -         
DUTY_CYCLE_cry[9]           Net          -        -       0.014     -           2         
DUTY_CYCLE_cry_c[10]        SB_CARRY     CI       In      -         8.504       -         
DUTY_CYCLE_cry_c[10]        SB_CARRY     CO       Out     0.126     8.630       -         
DUTY_CYCLE_cry[10]          Net          -        -       0.014     -           2         
DUTY_CYCLE_cry_c[11]        SB_CARRY     CI       In      -         8.644       -         
DUTY_CYCLE_cry_c[11]        SB_CARRY     CO       Out     0.126     8.770       -         
DUTY_CYCLE_cry[11]          Net          -        -       0.014     -           2         
DUTY_CYCLE_cry_c[12]        SB_CARRY     CI       In      -         8.784       -         
DUTY_CYCLE_cry_c[12]        SB_CARRY     CO       Out     0.126     8.911       -         
DUTY_CYCLE_cry[12]          Net          -        -       0.014     -           2         
DUTY_CYCLE_cry_c[13]        SB_CARRY     CI       In      -         8.925       -         
DUTY_CYCLE_cry_c[13]        SB_CARRY     CO       Out     0.126     9.051       -         
DUTY_CYCLE_cry[13]          Net          -        -       0.014     -           2         
DUTY_CYCLE_cry_c[14]        SB_CARRY     CI       In      -         9.065       -         
DUTY_CYCLE_cry_c[14]        SB_CARRY     CO       Out     0.126     9.191       -         
DUTY_CYCLE_cry[14]          Net          -        -       0.014     -           2         
DUTY_CYCLE_cry_c[15]        SB_CARRY     CI       In      -         9.205       -         
DUTY_CYCLE_cry_c[15]        SB_CARRY     CO       Out     0.126     9.331       -         
DUTY_CYCLE_cry[15]          Net          -        -       0.014     -           2         
DUTY_CYCLE_cry_c[16]        SB_CARRY     CI       In      -         9.345       -         
DUTY_CYCLE_cry_c[16]        SB_CARRY     CO       Out     0.126     9.471       -         
DUTY_CYCLE_cry[16]          Net          -        -       0.014     -           2         
DUTY_CYCLE_cry_c[17]        SB_CARRY     CI       In      -         9.485       -         
DUTY_CYCLE_cry_c[17]        SB_CARRY     CO       Out     0.126     9.611       -         
DUTY_CYCLE_cry[17]          Net          -        -       0.386     -           1         
DUTY_CYCLE_RNO[18]          SB_LUT4      I3       In      -         9.998       -         
DUTY_CYCLE_RNO[18]          SB_LUT4      O        Out     0.316     10.313      -         
DUTY_CYCLE_s[18]            Net          -        -       1.507     -           1         
DUTY_CYCLE[18]              SB_DFFE      D        In      -         11.820      -         
==========================================================================================
Total path delay (propagation time + setup) of 11.925 is 4.548(38.1%) logic and 7.377(61.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      10.196
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.091

    - Propagation time:                      11.750
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.659

    Number of logic level(s):                21
    Starting point:                          DUTY_CYCLE[1] / Q
    Ending point:                            DUTY_CYCLE[18] / D
    The start point is clocked by            PWM_Generator_Verilog|clk [rising] on pin C
    The end   point is clocked by            PWM_Generator_Verilog|clk [rising] on pin C

Instance / Net                           Pin      Pin               Arrival     No. of    
Name                        Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------
DUTY_CYCLE[1]               SB_DFFE      Q        Out     0.540     0.540       -         
PWM_OUT_1                   Net          -        -       1.599     -           7         
DUTY_CYCLE_RNITA2R[1]       SB_LUT4      I0       In      -         2.139       -         
DUTY_CYCLE_RNITA2R[1]       SB_LUT4      O        Out     0.449     2.588       -         
N_5                         Net          -        -       1.371     -           1         
PWM_DFF2.Q_e_0_RNIMPHD1     SB_LUT4      I0       In      -         3.959       -         
PWM_DFF2.Q_e_0_RNIMPHD1     SB_LUT4      O        Out     0.449     4.408       -         
N_16_i_0_a2_0_2             Net          -        -       1.371     -           1         
PWM_DFF2.Q_e_0_RNIDEAR5     SB_LUT4      I0       In      -         5.779       -         
PWM_DFF2.Q_e_0_RNIDEAR5     SB_LUT4      O        Out     0.386     6.164       -         
N_15_0_i                    Net          -        -       0.905     -           37        
DUTY_CYCLE_cry_c[1]         SB_CARRY     I1       In      -         7.069       -         
DUTY_CYCLE_cry_c[1]         SB_CARRY     CO       Out     0.229     7.298       -         
DUTY_CYCLE_cry[1]           Net          -        -       0.014     -           2         
DUTY_CYCLE_cry_c[2]         SB_CARRY     CI       In      -         7.312       -         
DUTY_CYCLE_cry_c[2]         SB_CARRY     CO       Out     0.126     7.438       -         
DUTY_CYCLE_cry[2]           Net          -        -       0.014     -           2         
DUTY_CYCLE_cry_c[3]         SB_CARRY     CI       In      -         7.452       -         
DUTY_CYCLE_cry_c[3]         SB_CARRY     CO       Out     0.126     7.579       -         
DUTY_CYCLE_cry[3]           Net          -        -       0.014     -           2         
DUTY_CYCLE_cry_c[4]         SB_CARRY     CI       In      -         7.593       -         
DUTY_CYCLE_cry_c[4]         SB_CARRY     CO       Out     0.126     7.719       -         
DUTY_CYCLE_cry[4]           Net          -        -       0.014     -           2         
DUTY_CYCLE_cry_c[5]         SB_CARRY     CI       In      -         7.733       -         
DUTY_CYCLE_cry_c[5]         SB_CARRY     CO       Out     0.126     7.859       -         
DUTY_CYCLE_cry[5]           Net          -        -       0.014     -           2         
DUTY_CYCLE_cry_c[6]         SB_CARRY     CI       In      -         7.873       -         
DUTY_CYCLE_cry_c[6]         SB_CARRY     CO       Out     0.126     7.999       -         
DUTY_CYCLE_cry[6]           Net          -        -       0.014     -           2         
DUTY_CYCLE_cry_c[7]         SB_CARRY     CI       In      -         8.013       -         
DUTY_CYCLE_cry_c[7]         SB_CARRY     CO       Out     0.126     8.139       -         
DUTY_CYCLE_cry[7]           Net          -        -       0.014     -           2         
DUTY_CYCLE_cry_c[8]         SB_CARRY     CI       In      -         8.153       -         
DUTY_CYCLE_cry_c[8]         SB_CARRY     CO       Out     0.126     8.280       -         
DUTY_CYCLE_cry[8]           Net          -        -       0.014     -           2         
DUTY_CYCLE_cry_c[9]         SB_CARRY     CI       In      -         8.294       -         
DUTY_CYCLE_cry_c[9]         SB_CARRY     CO       Out     0.126     8.420       -         
DUTY_CYCLE_cry[9]           Net          -        -       0.014     -           2         
DUTY_CYCLE_cry_c[10]        SB_CARRY     CI       In      -         8.434       -         
DUTY_CYCLE_cry_c[10]        SB_CARRY     CO       Out     0.126     8.560       -         
DUTY_CYCLE_cry[10]          Net          -        -       0.014     -           2         
DUTY_CYCLE_cry_c[11]        SB_CARRY     CI       In      -         8.574       -         
DUTY_CYCLE_cry_c[11]        SB_CARRY     CO       Out     0.126     8.700       -         
DUTY_CYCLE_cry[11]          Net          -        -       0.014     -           2         
DUTY_CYCLE_cry_c[12]        SB_CARRY     CI       In      -         8.714       -         
DUTY_CYCLE_cry_c[12]        SB_CARRY     CO       Out     0.126     8.840       -         
DUTY_CYCLE_cry[12]          Net          -        -       0.014     -           2         
DUTY_CYCLE_cry_c[13]        SB_CARRY     CI       In      -         8.854       -         
DUTY_CYCLE_cry_c[13]        SB_CARRY     CO       Out     0.126     8.981       -         
DUTY_CYCLE_cry[13]          Net          -        -       0.014     -           2         
DUTY_CYCLE_cry_c[14]        SB_CARRY     CI       In      -         8.995       -         
DUTY_CYCLE_cry_c[14]        SB_CARRY     CO       Out     0.126     9.121       -         
DUTY_CYCLE_cry[14]          Net          -        -       0.014     -           2         
DUTY_CYCLE_cry_c[15]        SB_CARRY     CI       In      -         9.135       -         
DUTY_CYCLE_cry_c[15]        SB_CARRY     CO       Out     0.126     9.261       -         
DUTY_CYCLE_cry[15]          Net          -        -       0.014     -           2         
DUTY_CYCLE_cry_c[16]        SB_CARRY     CI       In      -         9.275       -         
DUTY_CYCLE_cry_c[16]        SB_CARRY     CO       Out     0.126     9.401       -         
DUTY_CYCLE_cry[16]          Net          -        -       0.014     -           2         
DUTY_CYCLE_cry_c[17]        SB_CARRY     CI       In      -         9.415       -         
DUTY_CYCLE_cry_c[17]        SB_CARRY     CO       Out     0.126     9.541       -         
DUTY_CYCLE_cry[17]          Net          -        -       0.386     -           1         
DUTY_CYCLE_RNO[18]          SB_LUT4      I3       In      -         9.927       -         
DUTY_CYCLE_RNO[18]          SB_LUT4      O        Out     0.316     10.243      -         
DUTY_CYCLE_s[18]            Net          -        -       1.507     -           1         
DUTY_CYCLE[18]              SB_DFFE      D        In      -         11.750      -         
==========================================================================================
Total path delay (propagation time + setup) of 11.855 is 4.492(37.9%) logic and 7.363(62.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      10.196
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.091

    - Propagation time:                      11.750
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.659

    Number of logic level(s):                21
    Starting point:                          DUTY_CYCLE[1] / Q
    Ending point:                            DUTY_CYCLE[17] / D
    The start point is clocked by            PWM_Generator_Verilog|clk [rising] on pin C
    The end   point is clocked by            PWM_Generator_Verilog|clk [rising] on pin C

Instance / Net                           Pin      Pin               Arrival     No. of    
Name                        Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------
DUTY_CYCLE[1]               SB_DFFE      Q        Out     0.540     0.540       -         
PWM_OUT_1                   Net          -        -       1.599     -           7         
DUTY_CYCLE_RNITA2R[1]       SB_LUT4      I0       In      -         2.139       -         
DUTY_CYCLE_RNITA2R[1]       SB_LUT4      O        Out     0.449     2.588       -         
N_5                         Net          -        -       1.371     -           1         
PWM_DFF2.Q_e_0_RNIMPHD1     SB_LUT4      I0       In      -         3.959       -         
PWM_DFF2.Q_e_0_RNIMPHD1     SB_LUT4      O        Out     0.449     4.408       -         
N_16_i_0_a2_0_2             Net          -        -       1.371     -           1         
PWM_DFF2.Q_e_0_RNIDEAR5     SB_LUT4      I0       In      -         5.779       -         
PWM_DFF2.Q_e_0_RNIDEAR5     SB_LUT4      O        Out     0.386     6.164       -         
N_15_0_i                    Net          -        -       0.905     -           37        
DUTY_CYCLE_cry_c[0]         SB_CARRY     I1       In      -         7.069       -         
DUTY_CYCLE_cry_c[0]         SB_CARRY     CO       Out     0.229     7.298       -         
DUTY_CYCLE_cry[0]           Net          -        -       0.014     -           2         
DUTY_CYCLE_cry_c[1]         SB_CARRY     CI       In      -         7.312       -         
DUTY_CYCLE_cry_c[1]         SB_CARRY     CO       Out     0.126     7.438       -         
DUTY_CYCLE_cry[1]           Net          -        -       0.014     -           2         
DUTY_CYCLE_cry_c[2]         SB_CARRY     CI       In      -         7.452       -         
DUTY_CYCLE_cry_c[2]         SB_CARRY     CO       Out     0.126     7.579       -         
DUTY_CYCLE_cry[2]           Net          -        -       0.014     -           2         
DUTY_CYCLE_cry_c[3]         SB_CARRY     CI       In      -         7.593       -         
DUTY_CYCLE_cry_c[3]         SB_CARRY     CO       Out     0.126     7.719       -         
DUTY_CYCLE_cry[3]           Net          -        -       0.014     -           2         
DUTY_CYCLE_cry_c[4]         SB_CARRY     CI       In      -         7.733       -         
DUTY_CYCLE_cry_c[4]         SB_CARRY     CO       Out     0.126     7.859       -         
DUTY_CYCLE_cry[4]           Net          -        -       0.014     -           2         
DUTY_CYCLE_cry_c[5]         SB_CARRY     CI       In      -         7.873       -         
DUTY_CYCLE_cry_c[5]         SB_CARRY     CO       Out     0.126     7.999       -         
DUTY_CYCLE_cry[5]           Net          -        -       0.014     -           2         
DUTY_CYCLE_cry_c[6]         SB_CARRY     CI       In      -         8.013       -         
DUTY_CYCLE_cry_c[6]         SB_CARRY     CO       Out     0.126     8.139       -         
DUTY_CYCLE_cry[6]           Net          -        -       0.014     -           2         
DUTY_CYCLE_cry_c[7]         SB_CARRY     CI       In      -         8.153       -         
DUTY_CYCLE_cry_c[7]         SB_CARRY     CO       Out     0.126     8.280       -         
DUTY_CYCLE_cry[7]           Net          -        -       0.014     -           2         
DUTY_CYCLE_cry_c[8]         SB_CARRY     CI       In      -         8.294       -         
DUTY_CYCLE_cry_c[8]         SB_CARRY     CO       Out     0.126     8.420       -         
DUTY_CYCLE_cry[8]           Net          -        -       0.014     -           2         
DUTY_CYCLE_cry_c[9]         SB_CARRY     CI       In      -         8.434       -         
DUTY_CYCLE_cry_c[9]         SB_CARRY     CO       Out     0.126     8.560       -         
DUTY_CYCLE_cry[9]           Net          -        -       0.014     -           2         
DUTY_CYCLE_cry_c[10]        SB_CARRY     CI       In      -         8.574       -         
DUTY_CYCLE_cry_c[10]        SB_CARRY     CO       Out     0.126     8.700       -         
DUTY_CYCLE_cry[10]          Net          -        -       0.014     -           2         
DUTY_CYCLE_cry_c[11]        SB_CARRY     CI       In      -         8.714       -         
DUTY_CYCLE_cry_c[11]        SB_CARRY     CO       Out     0.126     8.840       -         
DUTY_CYCLE_cry[11]          Net          -        -       0.014     -           2         
DUTY_CYCLE_cry_c[12]        SB_CARRY     CI       In      -         8.854       -         
DUTY_CYCLE_cry_c[12]        SB_CARRY     CO       Out     0.126     8.981       -         
DUTY_CYCLE_cry[12]          Net          -        -       0.014     -           2         
DUTY_CYCLE_cry_c[13]        SB_CARRY     CI       In      -         8.995       -         
DUTY_CYCLE_cry_c[13]        SB_CARRY     CO       Out     0.126     9.121       -         
DUTY_CYCLE_cry[13]          Net          -        -       0.014     -           2         
DUTY_CYCLE_cry_c[14]        SB_CARRY     CI       In      -         9.135       -         
DUTY_CYCLE_cry_c[14]        SB_CARRY     CO       Out     0.126     9.261       -         
DUTY_CYCLE_cry[14]          Net          -        -       0.014     -           2         
DUTY_CYCLE_cry_c[15]        SB_CARRY     CI       In      -         9.275       -         
DUTY_CYCLE_cry_c[15]        SB_CARRY     CO       Out     0.126     9.401       -         
DUTY_CYCLE_cry[15]          Net          -        -       0.014     -           2         
DUTY_CYCLE_cry_c[16]        SB_CARRY     CI       In      -         9.415       -         
DUTY_CYCLE_cry_c[16]        SB_CARRY     CO       Out     0.126     9.541       -         
DUTY_CYCLE_cry[16]          Net          -        -       0.386     -           2         
DUTY_CYCLE_RNO[17]          SB_LUT4      I3       In      -         9.927       -         
DUTY_CYCLE_RNO[17]          SB_LUT4      O        Out     0.316     10.243      -         
DUTY_CYCLE_s[17]            Net          -        -       1.507     -           1         
DUTY_CYCLE[17]              SB_DFFE      D        In      -         11.750      -         
==========================================================================================
Total path delay (propagation time + setup) of 11.855 is 4.492(37.9%) logic and 7.363(62.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

---------------------------------------
Resource Usage Report for PWM_Generator_Verilog 

Mapping to part: ice40hx1ktq144
Cell usage:
GND             4 uses
SB_CARRY        52 uses
SB_DFF          1 use
SB_DFFE         23 uses
SB_DFFSR        17 uses
SB_GB           2 uses
VCC             4 uses
SB_LUT4         76 uses

I/O ports: 4
I/O primitives: 4
SB_GB_IO       1 use
SB_IO          3 uses

I/O Register bits:                  0
Register bits not including I/Os:   41 (3%)
Total load per clock:
   PWM_Generator_Verilog|clk: 1

@S |Mapping Summary:
Total  LUTs: 76 (5%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 76 = 76 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Nov 25 21:02:28 2023

###########################################################]


Synthesis exit by 0.
Current Implementation PWMtest_Implmnt its sbt path: D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 3 seconds


"D:/IceCube2/sbt_backend/bin/win32/opt\edifparser.exe" "D:\IceCube2\sbt_backend\devices\ICE40P01.dev" "D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt/PWMtest.edf " "D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt\sbt\netlist" "-pTQ144" "-yD:\IceCube2\verilog\Projects\PWMtest\PWMtest_Implmnt\sbt\constraint\PWM_Generator_Verilog_pcf_sbt.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt/PWMtest.edf...
Parsing constraint file: D:\IceCube2\verilog\Projects\PWMtest\PWMtest_Implmnt\sbt\constraint\PWM_Generator_Verilog_pcf_sbt.pcf ...
start to read sdc/scf file D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt/PWMtest.scf
sdc_reader OK D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt/PWMtest.scf
Stored edif netlist at D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt\sbt\netlist\oadb-PWM_Generator_Verilog...

write Timing Constraint to D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: PWM_Generator_Verilog

EDF Parser run-time: 0 (sec)
edif parser succeed.


"D:/IceCube2/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt\sbt\netlist\oadb-PWM_Generator_Verilog" --outdir "D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt\sbt\outputs\placer" --device-file "D:\IceCube2\sbt_backend\devices\ICE40P01.dev" --package TQ144 --deviceMarketName iCE40HX1K --sdc-file "D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "D:\IceCube2\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt\sbt\outputs\placer\PWM_Generator_Verilog_pl.sdc"
starting placerrunning placerExecuting : D:\IceCube2\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt\sbt\netlist\oadb-PWM_Generator_Verilog --outdir D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt\sbt\outputs\placer --device-file D:\IceCube2\sbt_backend\devices\ICE40P01.dev --package TQ144 --deviceMarketName iCE40HX1K --sdc-file D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file D:\IceCube2\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt\sbt\outputs\placer\PWM_Generator_Verilog_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - D:\IceCube2\sbt_backend\devices\ICE40P01.dev
Package              - TQ144
Design database      - D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt\sbt\netlist\oadb-PWM_Generator_Verilog
SDC file             - D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt\sbt\outputs\placer
Timing library       - D:\IceCube2\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt\sbt\netlist\oadb-PWM_Generator_Verilog/BFPGA_DESIGN_ep
I2065: Reading device file : D:\IceCube2\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	76
    Number of DFFs      	:	41
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	52
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	3
    Number of GBIOs     	:	1
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	4
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	1
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	1
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	5
    Total CARRYs inserted                                          	:	1


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	82
    Number of DFFs      	:	41
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	53

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	9
        LUT, DFF and CARRY	:	32
    Combinational LogicCells
        Only LUT         	:	24
        CARRY Only       	:	4
        LUT with CARRY   	:	17
    LogicCells                  :	86/1280
    PLBs                        :	14/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	4/96
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 8.3 (sec)

Final Design Statistics
    Number of LUTs      	:	82
    Number of DFFs      	:	41
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	53
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	3
    Number of GBIOs     	:	1
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	86/1280
    PLBs                        :	15/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	4/96
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: PWM_Generator_Verilog|clk | Frequency: 125.01 MHz | Target: 98.04 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 8.8 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"D:/IceCube2/sbt_backend/bin/win32/opt\packer.exe" "D:\IceCube2\sbt_backend\devices\ICE40P01.dev" "D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt\sbt\netlist\oadb-PWM_Generator_Verilog" --package TQ144 --outdir "D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt\sbt\outputs\packer" --DRC_only  --translator "D:\IceCube2\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt\sbt\outputs\placer\PWM_Generator_Verilog_pl.sdc" --dst_sdc_file "D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt\sbt\outputs\packer\PWM_Generator_Verilog_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 235
used logic cells: 86
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"D:/IceCube2/sbt_backend/bin/win32/opt\packer.exe" "D:\IceCube2\sbt_backend\devices\ICE40P01.dev" "D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt\sbt\netlist\oadb-PWM_Generator_Verilog" --package TQ144 --outdir "D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt\sbt\outputs\packer" --translator "D:\IceCube2\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt\sbt\outputs\placer\PWM_Generator_Verilog_pl.sdc" --dst_sdc_file "D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt\sbt\outputs\packer\PWM_Generator_Verilog_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 235
used logic cells: 86
Translating sdc file D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt\sbt\outputs\placer\PWM_Generator_Verilog_pl.sdc...
Translated sdc file is D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt\sbt\outputs\packer\PWM_Generator_Verilog_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"D:\IceCube2\sbt_backend\bin\win32\opt\sbrouter.exe" "D:\IceCube2\sbt_backend\devices\ICE40P01.dev" "D:\IceCube2\verilog\Projects\PWMtest\PWMtest_Implmnt\sbt\netlist\oadb-PWM_Generator_Verilog" "D:\IceCube2\sbt_backend\devices\ice40HX1K.lib" "D:\IceCube2\verilog\Projects\PWMtest\PWMtest_Implmnt\sbt\outputs\packer\PWM_Generator_Verilog_pk.sdc" --outdir "D:\IceCube2\verilog\Projects\PWMtest\PWMtest_Implmnt\sbt\outputs\router" --sdf_file "D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt\sbt\outputs\simulation_netlist\PWM_Generator_Verilog_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : D:\IceCube2\sbt_backend\bin\win32\opt\sbrouter.exe D:\IceCube2\sbt_backend\devices\ICE40P01.dev D:\IceCube2\verilog\Projects\PWMtest\PWMtest_Implmnt\sbt\netlist\oadb-PWM_Generator_Verilog D:\IceCube2\sbt_backend\devices\ice40HX1K.lib D:\IceCube2\verilog\Projects\PWMtest\PWMtest_Implmnt\sbt\outputs\packer\PWM_Generator_Verilog_pk.sdc --outdir D:\IceCube2\verilog\Projects\PWMtest\PWMtest_Implmnt\sbt\outputs\router --sdf_file D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt\sbt\outputs\simulation_netlist\PWM_Generator_Verilog_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design PWM_Generator_Verilog
Read design time: 0
I1202: Reading Architecture of device iCE40HX1K
Read device time: 1
I1209: Started routing
I1223: Total Nets : 122 
I1212: Iteration  1 :    43 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design PWM_Generator_Verilog
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 2 seconds
router succeed.

"D:/IceCube2/sbt_backend/bin/win32/opt\netlister.exe" --verilog "D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt\sbt\outputs\simulation_netlist\PWM_Generator_Verilog_sbt.v" --vhdl "D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt/sbt/outputs/simulation_netlist\PWM_Generator_Verilog_sbt.vhd" --lib "D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt\sbt\netlist\oadb-PWM_Generator_Verilog" --view rt --device "D:\IceCube2\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt\sbt\outputs\packer\PWM_Generator_Verilog_pk.sdc" --out-sdc-file "D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt\sbt\outputs\netlister\PWM_Generator_Verilog_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt\sbt\outputs\simulation_netlist\PWM_Generator_Verilog_sbt.v
Writing D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt/sbt/outputs/simulation_netlist\PWM_Generator_Verilog_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"D:/IceCube2/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt\sbt\netlist\oadb-PWM_Generator_Verilog" --lib-file "D:\IceCube2\sbt_backend\devices\ice40HX1K.lib" --sdc-file "D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt\sbt\outputs\netlister\PWM_Generator_Verilog_sbt.sdc" --sdf-file "D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt\sbt\outputs\simulation_netlist\PWM_Generator_Verilog_sbt.sdf" --report-file "D:\IceCube2\verilog\Projects\PWMtest\PWMtest_Implmnt\sbt\outputs\timer\PWM_Generator_Verilog_timing.rpt" --device-file "D:\IceCube2\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : D:\IceCube2\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt\sbt\netlist\oadb-PWM_Generator_Verilog --lib-file D:\IceCube2\sbt_backend\devices\ice40HX1K.lib --sdc-file D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt\sbt\outputs\netlister\PWM_Generator_Verilog_sbt.sdc --sdf-file D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt\sbt\outputs\simulation_netlist\PWM_Generator_Verilog_sbt.sdf --report-file D:\IceCube2\verilog\Projects\PWMtest\PWMtest_Implmnt\sbt\outputs\timer\PWM_Generator_Verilog_timing.rpt --device-file D:\IceCube2\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"D:/IceCube2/sbt_backend/bin/win32/opt\bitmap.exe" "D:\IceCube2\sbt_backend\devices\ICE40P01.dev" --design "D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt\sbt\netlist\oadb-PWM_Generator_Verilog" --device_name iCE40HX1K --package TQ144 --outdir "D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"D:\IceCube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "PWMtest_syn.prj" -log "PWMtest_Implmnt/PWMtest.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of PWMtest_Implmnt/PWMtest.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\IceCube2\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-SVJSVPL

# Sat Nov 25 21:06:38 2023

#Implementation: PWMtest_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"D:\IceCube2\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"D:\IceCube2\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"D:\IceCube2\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"D:\IceCube2\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"D:\IceCube2\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\EGR401\CODE_WIP\PWM.v" (library work)
Verilog syntax check successful!
File D:\EGR401\CODE_WIP\PWM.v changed - recompiling
Selecting top level module PWM_Generator_Verilog
@N: CG364 :"D:\EGR401\CODE_WIP\PWM.v":63:7:63:13|Synthesizing module DFF_PWM in library work.

@N: CG364 :"D:\EGR401\CODE_WIP\PWM.v":1:7:1:27|Synthesizing module PWM_Generator_Verilog in library work.

@N: CL189 :"D:\EGR401\CODE_WIP\PWM.v":22:1:22:6|Register bit counter_debounce[1] is always 0.
@N: CL189 :"D:\EGR401\CODE_WIP\PWM.v":22:1:22:6|Register bit counter_debounce[2] is always 0.
@N: CL189 :"D:\EGR401\CODE_WIP\PWM.v":22:1:22:6|Register bit counter_debounce[3] is always 0.
@N: CL189 :"D:\EGR401\CODE_WIP\PWM.v":22:1:22:6|Register bit counter_debounce[4] is always 0.
@N: CL189 :"D:\EGR401\CODE_WIP\PWM.v":22:1:22:6|Register bit counter_debounce[5] is always 0.
@N: CL189 :"D:\EGR401\CODE_WIP\PWM.v":22:1:22:6|Register bit counter_debounce[6] is always 0.
@N: CL189 :"D:\EGR401\CODE_WIP\PWM.v":22:1:22:6|Register bit counter_debounce[7] is always 0.
@N: CL189 :"D:\EGR401\CODE_WIP\PWM.v":22:1:22:6|Register bit counter_debounce[8] is always 0.
@N: CL189 :"D:\EGR401\CODE_WIP\PWM.v":22:1:22:6|Register bit counter_debounce[9] is always 0.
@N: CL189 :"D:\EGR401\CODE_WIP\PWM.v":22:1:22:6|Register bit counter_debounce[10] is always 0.
@N: CL189 :"D:\EGR401\CODE_WIP\PWM.v":22:1:22:6|Register bit counter_debounce[11] is always 0.
@N: CL189 :"D:\EGR401\CODE_WIP\PWM.v":22:1:22:6|Register bit counter_debounce[12] is always 0.
@N: CL189 :"D:\EGR401\CODE_WIP\PWM.v":22:1:22:6|Register bit counter_debounce[13] is always 0.
@N: CL189 :"D:\EGR401\CODE_WIP\PWM.v":22:1:22:6|Register bit counter_debounce[14] is always 0.
@N: CL189 :"D:\EGR401\CODE_WIP\PWM.v":22:1:22:6|Register bit counter_debounce[15] is always 0.
@N: CL189 :"D:\EGR401\CODE_WIP\PWM.v":22:1:22:6|Register bit counter_debounce[16] is always 0.
@N: CL189 :"D:\EGR401\CODE_WIP\PWM.v":22:1:22:6|Register bit counter_debounce[17] is always 0.
@N: CL189 :"D:\EGR401\CODE_WIP\PWM.v":22:1:22:6|Register bit counter_debounce[18] is always 0.
@N: CL189 :"D:\EGR401\CODE_WIP\PWM.v":22:1:22:6|Register bit counter_debounce[19] is always 0.
@N: CL189 :"D:\EGR401\CODE_WIP\PWM.v":22:1:22:6|Register bit counter_debounce[20] is always 0.
@N: CL189 :"D:\EGR401\CODE_WIP\PWM.v":22:1:22:6|Register bit counter_debounce[21] is always 0.
@N: CL189 :"D:\EGR401\CODE_WIP\PWM.v":22:1:22:6|Register bit counter_debounce[22] is always 0.
@N: CL189 :"D:\EGR401\CODE_WIP\PWM.v":22:1:22:6|Register bit counter_debounce[23] is always 0.
@N: CL189 :"D:\EGR401\CODE_WIP\PWM.v":22:1:22:6|Register bit counter_debounce[24] is always 0.
@N: CL189 :"D:\EGR401\CODE_WIP\PWM.v":22:1:22:6|Register bit counter_debounce[25] is always 0.
@N: CL189 :"D:\EGR401\CODE_WIP\PWM.v":22:1:22:6|Register bit counter_debounce[26] is always 0.
@N: CL189 :"D:\EGR401\CODE_WIP\PWM.v":22:1:22:6|Register bit counter_debounce[27] is always 0.
@N: CL189 :"D:\EGR401\CODE_WIP\PWM.v":54:1:54:6|Register bit counter_PWM[17] is always 0.
@N: CL189 :"D:\EGR401\CODE_WIP\PWM.v":54:1:54:6|Register bit counter_PWM[18] is always 0.
@W: CL279 :"D:\EGR401\CODE_WIP\PWM.v":54:1:54:6|Pruning register bits 18 to 17 of counter_PWM[18:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\EGR401\CODE_WIP\PWM.v":22:1:22:6|Pruning register bits 27 to 1 of counter_debounce[27:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 72MB peak: 73MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Nov 25 21:06:38 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\EGR401\CODE_WIP\PWM.v":1:7:1:27|Selected library: work cell: PWM_Generator_Verilog view verilog as top level
@N: NF107 :"D:\EGR401\CODE_WIP\PWM.v":1:7:1:27|Selected library: work cell: PWM_Generator_Verilog view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Nov 25 21:06:38 2023

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Nov 25 21:06:38 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\IceCube2\verilog\Projects\PWMtest\PWMtest_Implmnt\synwork\PWMtest_comp.srs changed - recompiling
@N: NF107 :"D:\EGR401\CODE_WIP\PWM.v":1:7:1:27|Selected library: work cell: PWM_Generator_Verilog view verilog as top level
@N: NF107 :"D:\EGR401\CODE_WIP\PWM.v":1:7:1:27|Selected library: work cell: PWM_Generator_Verilog view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Nov 25 21:06:40 2023

###########################################################]
Pre-mapping Report

# Sat Nov 25 21:06:40 2023

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: D:\IceCube2\verilog\Projects\PWMtest\PWMtest_Implmnt\PWMtest_scck.rpt 
Printing clock  summary report in "D:\IceCube2\verilog\Projects\PWMtest\PWMtest_Implmnt\PWMtest_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist PWM_Generator_Verilog

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                         Requested     Requested     Clock        Clock                     Clock
Clock                         Frequency     Period        Type         Group                     Load 
------------------------------------------------------------------------------------------------------
PWM_Generator_Verilog|clk     136.5 MHz     7.326         inferred     Autoconstr_clkgroup_0     41   
======================================================================================================

@W: MT529 :"d:\egr401\code_wip\pwm.v":66:0:66:5|Found inferred clock PWM_Generator_Verilog|clk which controls 41 sequential elements including PWM_DFF1.Q. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\IceCube2\verilog\Projects\PWMtest\PWMtest_Implmnt\PWMtest.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Nov 25 21:06:40 2023

###########################################################]
Map & Optimize Report

# Sat Nov 25 21:06:40 2023

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"d:\egr401\code_wip\pwm.v":46:1:46:6|User-specified initial value defined for instance DUTY_CYCLE[18:0] is being ignored. 
@W: FX1039 :"d:\egr401\code_wip\pwm.v":54:1:54:6|User-specified initial value defined for instance counter_PWM[16:0] is being ignored. 
@W: FX1039 :"d:\egr401\code_wip\pwm.v":22:1:22:6|User-specified initial value defined for instance counter_debounce[0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@N: BN362 :"d:\egr401\code_wip\pwm.v":46:1:46:6|Removing sequential instance DUTY_CYCLE[0] (in view: work.PWM_Generator_Verilog(verilog)) because it does not drive other instances.
@N: BN362 :"d:\egr401\code_wip\pwm.v":46:1:46:6|Removing sequential instance DUTY_CYCLE[1] (in view: work.PWM_Generator_Verilog(verilog)) because it does not drive other instances.
@N: BN362 :"d:\egr401\code_wip\pwm.v":46:1:46:6|Removing sequential instance DUTY_CYCLE[2] (in view: work.PWM_Generator_Verilog(verilog)) because it does not drive other instances.
@N: BN362 :"d:\egr401\code_wip\pwm.v":46:1:46:6|Removing sequential instance DUTY_CYCLE[3] (in view: work.PWM_Generator_Verilog(verilog)) because it does not drive other instances.

Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -2.96ns		  70 /        37
   2		0h:00m:00s		    -2.96ns		  69 /        37

   3		0h:00m:00s		    -2.96ns		  75 /        37
   4		0h:00m:00s		    -1.56ns		  76 /        37


   5		0h:00m:00s		    -1.56ns		  75 /        37
@A: BN291 :"d:\egr401\code_wip\pwm.v":66:0:66:5|Boundary register PWM_DFF1.Q (in view: work.PWM_Generator_Verilog(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\egr401\code_wip\pwm.v":66:0:66:5|Boundary register PWM_DFF3.Q (in view: work.PWM_Generator_Verilog(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: FX1016 :"d:\egr401\code_wip\pwm.v":8:7:8:9|SB_GB_IO inserted on the port clk.
@N: FX1017 :|SB_GB inserted on the net un1_counter_PWM_0.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 37 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0001       clk_ibuf_gb_io      SB_GB_IO               37         counter_PWM[0] 
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 108MB peak: 134MB)

Writing Analyst data base D:\IceCube2\verilog\Projects\PWMtest\PWMtest_Implmnt\synwork\PWMtest_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\IceCube2\verilog\Projects\PWMtest\PWMtest_Implmnt\PWMtest.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

@W: MT420 |Found inferred clock PWM_Generator_Verilog|clk with period 11.20ns. Please declare a user-defined clock on object "p:clk"


##### START OF TIMING REPORT #####[
# Timing Report written on Sat Nov 25 21:06:41 2023
#


Top view:               PWM_Generator_Verilog
Requested Frequency:    89.3 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.977

                              Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock                Frequency     Frequency     Period        Period        Slack      Type         Group                
-----------------------------------------------------------------------------------------------------------------------------------
PWM_Generator_Verilog|clk     89.3 MHz      75.9 MHz      11.201        13.178        -1.977     inferred     Autoconstr_clkgroup_0
===================================================================================================================================





Clock Relationships
*******************

Clocks                                                |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------------------------------------------
Starting                   Ending                     |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------------------------------------------
PWM_Generator_Verilog|clk  PWM_Generator_Verilog|clk  |  11.201      -1.977  |  No paths    -      |  No paths    -      |  No paths    -    
=============================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: PWM_Generator_Verilog|clk
====================================



Starting Points with Worst Slack
********************************

                   Starting                                                         Arrival           
Instance           Reference                     Type        Pin     Net            Time        Slack 
                   Clock                                                                              
------------------------------------------------------------------------------------------------------
DUTY_CYCLE[4]      PWM_Generator_Verilog|clk     SB_DFF      Q       PWM_OUT_4      0.540       -1.977
DUTY_CYCLE[17]     PWM_Generator_Verilog|clk     SB_DFF      Q       PWM_OUT_17     0.540       -1.942
DUTY_CYCLE[13]     PWM_Generator_Verilog|clk     SB_DFF      Q       PWM_OUT_13     0.540       -1.935
DUTY_CYCLE[5]      PWM_Generator_Verilog|clk     SB_DFF      Q       PWM_OUT_5      0.540       -1.928
DUTY_CYCLE[6]      PWM_Generator_Verilog|clk     SB_DFF      Q       PWM_OUT_6      0.540       -1.907
PWM_DFF1.Q_e_0     PWM_Generator_Verilog|clk     SB_DFFE     Q       tmp1           0.540       -1.893
DUTY_CYCLE[14]     PWM_Generator_Verilog|clk     SB_DFF      Q       PWM_OUT_14     0.540       -1.886
DUTY_CYCLE[16]     PWM_Generator_Verilog|clk     SB_DFF      Q       PWM_OUT_16     0.540       -1.886
PWM_DFF2.Q_e_0     PWM_Generator_Verilog|clk     SB_DFFE     Q       tmp2           0.540       -1.872
DUTY_CYCLE[11]     PWM_Generator_Verilog|clk     SB_DFF      Q       un5lto11       0.540       -1.865
======================================================================================================


Ending Points with Worst Slack
******************************

                   Starting                                                                Required           
Instance           Reference                     Type       Pin     Net                    Time         Slack 
                   Clock                                                                                      
--------------------------------------------------------------------------------------------------------------
DUTY_CYCLE[18]     PWM_Generator_Verilog|clk     SB_DFF     D       DUTY_CYCLE_RNO[18]     11.096       -1.977
DUTY_CYCLE[17]     PWM_Generator_Verilog|clk     SB_DFF     D       DUTY_CYCLE_RNO[17]     11.096       -1.837
DUTY_CYCLE[16]     PWM_Generator_Verilog|clk     SB_DFF     D       DUTY_CYCLE_RNO[16]     11.096       -1.696
DUTY_CYCLE[15]     PWM_Generator_Verilog|clk     SB_DFF     D       DUTY_CYCLE_RNO[15]     11.096       -1.556
DUTY_CYCLE[14]     PWM_Generator_Verilog|clk     SB_DFF     D       DUTY_CYCLE_RNO[14]     11.096       -1.416
DUTY_CYCLE[13]     PWM_Generator_Verilog|clk     SB_DFF     D       DUTY_CYCLE_RNO[13]     11.096       -1.276
DUTY_CYCLE[12]     PWM_Generator_Verilog|clk     SB_DFF     D       DUTY_CYCLE_RNO[12]     11.096       -1.136
DUTY_CYCLE[11]     PWM_Generator_Verilog|clk     SB_DFF     D       DUTY_CYCLE_RNO[11]     11.096       -0.995
DUTY_CYCLE[10]     PWM_Generator_Verilog|clk     SB_DFF     D       DUTY_CYCLE_RNO[10]     11.096       -0.855
DUTY_CYCLE[9]      PWM_Generator_Verilog|clk     SB_DFF     D       DUTY_CYCLE_RNO[9]      11.096       -0.715
==============================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      11.201
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         11.096

    - Propagation time:                      13.073
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.977

    Number of logic level(s):                19
    Starting point:                          DUTY_CYCLE[4] / Q
    Ending point:                            DUTY_CYCLE[18] / D
    The start point is clocked by            PWM_Generator_Verilog|clk [rising] on pin C
    The end   point is clocked by            PWM_Generator_Verilog|clk [rising] on pin C

Instance / Net                                Pin      Pin               Arrival     No. of    
Name                             Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------
DUTY_CYCLE[4]                    SB_DFF       Q        Out     0.540     0.540       -         
PWM_OUT_4                        Net          -        -       1.599     -           8         
DUTY_CYCLE_RNIAI341[7]           SB_LUT4      I0       In      -         2.139       -         
DUTY_CYCLE_RNIAI341[7]           SB_LUT4      O        Out     0.449     2.588       -         
g0_1_0_N_4L5_1                   Net          -        -       1.371     -           1         
DUTY_CYCLE_RNI3SSV1[8]           SB_LUT4      I1       In      -         3.959       -         
DUTY_CYCLE_RNI3SSV1[8]           SB_LUT4      O        Out     0.400     4.359       -         
DUTY_CYCLE_RNI3SSV1[8]           Net          -        -       1.371     -           1         
DUTY_CYCLE_RNI0GV95[12]          SB_LUT4      I1       In      -         5.729       -         
DUTY_CYCLE_RNI0GV95[12]          SB_LUT4      O        Out     0.379     6.108       -         
DUTY_CYCLE14_i                   Net          -        -       1.371     -           10        
un1_DUTY_CYCLE_2_cry_4_c_RNO     SB_LUT4      I1       In      -         7.479       -         
un1_DUTY_CYCLE_2_cry_4_c_RNO     SB_LUT4      O        Out     0.400     7.879       -         
un1_DUTY_CYCLE_2_cry_4_c_RNO     Net          -        -       0.905     -           1         
un1_DUTY_CYCLE_2_cry_4_c         SB_CARRY     I0       In      -         8.784       -         
un1_DUTY_CYCLE_2_cry_4_c         SB_CARRY     CO       Out     0.258     9.041       -         
un1_DUTY_CYCLE_2_cry_4           Net          -        -       0.014     -           2         
un1_DUTY_CYCLE_2_cry_5_c         SB_CARRY     CI       In      -         9.055       -         
un1_DUTY_CYCLE_2_cry_5_c         SB_CARRY     CO       Out     0.126     9.182       -         
un1_DUTY_CYCLE_2_cry_5           Net          -        -       0.014     -           2         
un1_DUTY_CYCLE_2_cry_6_c         SB_CARRY     CI       In      -         9.196       -         
un1_DUTY_CYCLE_2_cry_6_c         SB_CARRY     CO       Out     0.126     9.322       -         
un1_DUTY_CYCLE_2_cry_6           Net          -        -       0.014     -           2         
un1_DUTY_CYCLE_2_cry_7_0_c       SB_CARRY     CI       In      -         9.336       -         
un1_DUTY_CYCLE_2_cry_7_0_c       SB_CARRY     CO       Out     0.126     9.462       -         
un1_DUTY_CYCLE_2_cry_7           Net          -        -       0.014     -           2         
un1_DUTY_CYCLE_2_cry_8_c         SB_CARRY     CI       In      -         9.476       -         
un1_DUTY_CYCLE_2_cry_8_c         SB_CARRY     CO       Out     0.126     9.602       -         
un1_DUTY_CYCLE_2_cry_8           Net          -        -       0.014     -           2         
un1_DUTY_CYCLE_2_cry_9_c         SB_CARRY     CI       In      -         9.616       -         
un1_DUTY_CYCLE_2_cry_9_c         SB_CARRY     CO       Out     0.126     9.742       -         
un1_DUTY_CYCLE_2_cry_9           Net          -        -       0.014     -           2         
un1_DUTY_CYCLE_2_cry_10_c        SB_CARRY     CI       In      -         9.756       -         
un1_DUTY_CYCLE_2_cry_10_c        SB_CARRY     CO       Out     0.126     9.883       -         
un1_DUTY_CYCLE_2_cry_10          Net          -        -       0.014     -           2         
un1_DUTY_CYCLE_2_cry_11_0_c      SB_CARRY     CI       In      -         9.897       -         
un1_DUTY_CYCLE_2_cry_11_0_c      SB_CARRY     CO       Out     0.126     10.023      -         
un1_DUTY_CYCLE_2_cry_11          Net          -        -       0.014     -           2         
un1_DUTY_CYCLE_2_cry_12_c        SB_CARRY     CI       In      -         10.037      -         
un1_DUTY_CYCLE_2_cry_12_c        SB_CARRY     CO       Out     0.126     10.163      -         
un1_DUTY_CYCLE_2_cry_12          Net          -        -       0.014     -           2         
un1_DUTY_CYCLE_2_cry_13_0_c      SB_CARRY     CI       In      -         10.177      -         
un1_DUTY_CYCLE_2_cry_13_0_c      SB_CARRY     CO       Out     0.126     10.303      -         
un1_DUTY_CYCLE_2_cry_13          Net          -        -       0.014     -           2         
un1_DUTY_CYCLE_2_cry_14_0_c      SB_CARRY     CI       In      -         10.317      -         
un1_DUTY_CYCLE_2_cry_14_0_c      SB_CARRY     CO       Out     0.126     10.443      -         
un1_DUTY_CYCLE_2_cry_14          Net          -        -       0.014     -           2         
un1_DUTY_CYCLE_2_cry_15_0_c      SB_CARRY     CI       In      -         10.457      -         
un1_DUTY_CYCLE_2_cry_15_0_c      SB_CARRY     CO       Out     0.126     10.584      -         
un1_DUTY_CYCLE_2_cry_15          Net          -        -       0.014     -           2         
un1_DUTY_CYCLE_2_cry_16_0_c      SB_CARRY     CI       In      -         10.598      -         
un1_DUTY_CYCLE_2_cry_16_0_c      SB_CARRY     CO       Out     0.126     10.724      -         
un1_DUTY_CYCLE_2_cry_16          Net          -        -       0.014     -           2         
un1_DUTY_CYCLE_2_cry_17_0_c      SB_CARRY     CI       In      -         10.738      -         
un1_DUTY_CYCLE_2_cry_17_0_c      SB_CARRY     CO       Out     0.126     10.864      -         
un1_DUTY_CYCLE_2_cry_17          Net          -        -       0.386     -           1         
DUTY_CYCLE_RNO[18]               SB_LUT4      I3       In      -         11.250      -         
DUTY_CYCLE_RNO[18]               SB_LUT4      O        Out     0.316     11.566      -         
DUTY_CYCLE_RNO[18]               Net          -        -       1.507     -           1         
DUTY_CYCLE[18]                   SB_DFF       D        In      -         13.073      -         
===============================================================================================
Total path delay (propagation time + setup) of 13.178 is 4.486(34.0%) logic and 8.692(66.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      11.201
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         11.096

    - Propagation time:                      13.038
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.942

    Number of logic level(s):                19
    Starting point:                          DUTY_CYCLE[17] / Q
    Ending point:                            DUTY_CYCLE[18] / D
    The start point is clocked by            PWM_Generator_Verilog|clk [rising] on pin C
    The end   point is clocked by            PWM_Generator_Verilog|clk [rising] on pin C

Instance / Net                                Pin      Pin               Arrival     No. of    
Name                             Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------
DUTY_CYCLE[17]                   SB_DFF       Q        Out     0.540     0.540       -         
PWM_OUT_17                       Net          -        -       1.599     -           5         
PWM_DFF2.Q_e_0_RNI2K6H           SB_LUT4      I0       In      -         2.139       -         
PWM_DFF2.Q_e_0_RNI2K6H           SB_LUT4      O        Out     0.449     2.588       -         
g0_1_0_3                         Net          -        -       1.371     -           1         
DUTY_CYCLE_RNIO3MF1[18]          SB_LUT4      I3       In      -         3.959       -         
DUTY_CYCLE_RNIO3MF1[18]          SB_LUT4      O        Out     0.316     4.274       -         
g0_1_0_4                         Net          -        -       1.371     -           1         
DUTY_CYCLE_RNI0GV95[12]          SB_LUT4      I0       In      -         5.645       -         
DUTY_CYCLE_RNI0GV95[12]          SB_LUT4      O        Out     0.449     6.094       -         
DUTY_CYCLE14_i                   Net          -        -       1.371     -           10        
un1_DUTY_CYCLE_2_cry_4_c_RNO     SB_LUT4      I1       In      -         7.465       -         
un1_DUTY_CYCLE_2_cry_4_c_RNO     SB_LUT4      O        Out     0.379     7.844       -         
un1_DUTY_CYCLE_2_cry_4_c_RNO     Net          -        -       0.905     -           1         
un1_DUTY_CYCLE_2_cry_4_c         SB_CARRY     I0       In      -         8.749       -         
un1_DUTY_CYCLE_2_cry_4_c         SB_CARRY     CO       Out     0.258     9.006       -         
un1_DUTY_CYCLE_2_cry_4           Net          -        -       0.014     -           2         
un1_DUTY_CYCLE_2_cry_5_c         SB_CARRY     CI       In      -         9.020       -         
un1_DUTY_CYCLE_2_cry_5_c         SB_CARRY     CO       Out     0.126     9.147       -         
un1_DUTY_CYCLE_2_cry_5           Net          -        -       0.014     -           2         
un1_DUTY_CYCLE_2_cry_6_c         SB_CARRY     CI       In      -         9.161       -         
un1_DUTY_CYCLE_2_cry_6_c         SB_CARRY     CO       Out     0.126     9.287       -         
un1_DUTY_CYCLE_2_cry_6           Net          -        -       0.014     -           2         
un1_DUTY_CYCLE_2_cry_7_0_c       SB_CARRY     CI       In      -         9.301       -         
un1_DUTY_CYCLE_2_cry_7_0_c       SB_CARRY     CO       Out     0.126     9.427       -         
un1_DUTY_CYCLE_2_cry_7           Net          -        -       0.014     -           2         
un1_DUTY_CYCLE_2_cry_8_c         SB_CARRY     CI       In      -         9.441       -         
un1_DUTY_CYCLE_2_cry_8_c         SB_CARRY     CO       Out     0.126     9.567       -         
un1_DUTY_CYCLE_2_cry_8           Net          -        -       0.014     -           2         
un1_DUTY_CYCLE_2_cry_9_c         SB_CARRY     CI       In      -         9.581       -         
un1_DUTY_CYCLE_2_cry_9_c         SB_CARRY     CO       Out     0.126     9.707       -         
un1_DUTY_CYCLE_2_cry_9           Net          -        -       0.014     -           2         
un1_DUTY_CYCLE_2_cry_10_c        SB_CARRY     CI       In      -         9.721       -         
un1_DUTY_CYCLE_2_cry_10_c        SB_CARRY     CO       Out     0.126     9.848       -         
un1_DUTY_CYCLE_2_cry_10          Net          -        -       0.014     -           2         
un1_DUTY_CYCLE_2_cry_11_0_c      SB_CARRY     CI       In      -         9.862       -         
un1_DUTY_CYCLE_2_cry_11_0_c      SB_CARRY     CO       Out     0.126     9.988       -         
un1_DUTY_CYCLE_2_cry_11          Net          -        -       0.014     -           2         
un1_DUTY_CYCLE_2_cry_12_c        SB_CARRY     CI       In      -         10.002      -         
un1_DUTY_CYCLE_2_cry_12_c        SB_CARRY     CO       Out     0.126     10.128      -         
un1_DUTY_CYCLE_2_cry_12          Net          -        -       0.014     -           2         
un1_DUTY_CYCLE_2_cry_13_0_c      SB_CARRY     CI       In      -         10.142      -         
un1_DUTY_CYCLE_2_cry_13_0_c      SB_CARRY     CO       Out     0.126     10.268      -         
un1_DUTY_CYCLE_2_cry_13          Net          -        -       0.014     -           2         
un1_DUTY_CYCLE_2_cry_14_0_c      SB_CARRY     CI       In      -         10.282      -         
un1_DUTY_CYCLE_2_cry_14_0_c      SB_CARRY     CO       Out     0.126     10.408      -         
un1_DUTY_CYCLE_2_cry_14          Net          -        -       0.014     -           2         
un1_DUTY_CYCLE_2_cry_15_0_c      SB_CARRY     CI       In      -         10.422      -         
un1_DUTY_CYCLE_2_cry_15_0_c      SB_CARRY     CO       Out     0.126     10.549      -         
un1_DUTY_CYCLE_2_cry_15          Net          -        -       0.014     -           2         
un1_DUTY_CYCLE_2_cry_16_0_c      SB_CARRY     CI       In      -         10.563      -         
un1_DUTY_CYCLE_2_cry_16_0_c      SB_CARRY     CO       Out     0.126     10.689      -         
un1_DUTY_CYCLE_2_cry_16          Net          -        -       0.014     -           2         
un1_DUTY_CYCLE_2_cry_17_0_c      SB_CARRY     CI       In      -         10.703      -         
un1_DUTY_CYCLE_2_cry_17_0_c      SB_CARRY     CO       Out     0.126     10.829      -         
un1_DUTY_CYCLE_2_cry_17          Net          -        -       0.386     -           1         
DUTY_CYCLE_RNO[18]               SB_LUT4      I3       In      -         11.215      -         
DUTY_CYCLE_RNO[18]               SB_LUT4      O        Out     0.316     11.531      -         
DUTY_CYCLE_RNO[18]               Net          -        -       1.507     -           1         
DUTY_CYCLE[18]                   SB_DFF       D        In      -         13.038      -         
===============================================================================================
Total path delay (propagation time + setup) of 13.143 is 4.451(33.9%) logic and 8.692(66.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      11.201
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         11.096

    - Propagation time:                      13.031
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.935

    Number of logic level(s):                19
    Starting point:                          DUTY_CYCLE[13] / Q
    Ending point:                            DUTY_CYCLE[18] / D
    The start point is clocked by            PWM_Generator_Verilog|clk [rising] on pin C
    The end   point is clocked by            PWM_Generator_Verilog|clk [rising] on pin C

Instance / Net                                Pin      Pin               Arrival     No. of    
Name                             Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------
DUTY_CYCLE[13]                   SB_DFF       Q        Out     0.540     0.540       -         
PWM_OUT_13                       Net          -        -       1.599     -           8         
DUTY_CYCLE_RNI2KT61[11]          SB_LUT4      I0       In      -         2.139       -         
DUTY_CYCLE_RNI2KT61[11]          SB_LUT4      O        Out     0.449     2.588       -         
DUTY_CYCLE_RNI2KT61[11]          Net          -        -       1.371     -           1         
DUTY_CYCLE_RNIL3LG1[15]          SB_LUT4      I2       In      -         3.959       -         
DUTY_CYCLE_RNIL3LG1[15]          SB_LUT4      O        Out     0.379     4.338       -         
DUTY_CYCLE_RNIL3LG1[15]          Net          -        -       1.371     -           1         
DUTY_CYCLE_RNI0GV95[12]          SB_LUT4      I2       In      -         5.708       -         
DUTY_CYCLE_RNI0GV95[12]          SB_LUT4      O        Out     0.379     6.087       -         
DUTY_CYCLE14_i                   Net          -        -       1.371     -           10        
un1_DUTY_CYCLE_2_cry_4_c_RNO     SB_LUT4      I1       In      -         7.458       -         
un1_DUTY_CYCLE_2_cry_4_c_RNO     SB_LUT4      O        Out     0.379     7.837       -         
un1_DUTY_CYCLE_2_cry_4_c_RNO     Net          -        -       0.905     -           1         
un1_DUTY_CYCLE_2_cry_4_c         SB_CARRY     I0       In      -         8.742       -         
un1_DUTY_CYCLE_2_cry_4_c         SB_CARRY     CO       Out     0.258     8.999       -         
un1_DUTY_CYCLE_2_cry_4           Net          -        -       0.014     -           2         
un1_DUTY_CYCLE_2_cry_5_c         SB_CARRY     CI       In      -         9.013       -         
un1_DUTY_CYCLE_2_cry_5_c         SB_CARRY     CO       Out     0.126     9.140       -         
un1_DUTY_CYCLE_2_cry_5           Net          -        -       0.014     -           2         
un1_DUTY_CYCLE_2_cry_6_c         SB_CARRY     CI       In      -         9.154       -         
un1_DUTY_CYCLE_2_cry_6_c         SB_CARRY     CO       Out     0.126     9.280       -         
un1_DUTY_CYCLE_2_cry_6           Net          -        -       0.014     -           2         
un1_DUTY_CYCLE_2_cry_7_0_c       SB_CARRY     CI       In      -         9.294       -         
un1_DUTY_CYCLE_2_cry_7_0_c       SB_CARRY     CO       Out     0.126     9.420       -         
un1_DUTY_CYCLE_2_cry_7           Net          -        -       0.014     -           2         
un1_DUTY_CYCLE_2_cry_8_c         SB_CARRY     CI       In      -         9.434       -         
un1_DUTY_CYCLE_2_cry_8_c         SB_CARRY     CO       Out     0.126     9.560       -         
un1_DUTY_CYCLE_2_cry_8           Net          -        -       0.014     -           2         
un1_DUTY_CYCLE_2_cry_9_c         SB_CARRY     CI       In      -         9.574       -         
un1_DUTY_CYCLE_2_cry_9_c         SB_CARRY     CO       Out     0.126     9.700       -         
un1_DUTY_CYCLE_2_cry_9           Net          -        -       0.014     -           2         
un1_DUTY_CYCLE_2_cry_10_c        SB_CARRY     CI       In      -         9.714       -         
un1_DUTY_CYCLE_2_cry_10_c        SB_CARRY     CO       Out     0.126     9.841       -         
un1_DUTY_CYCLE_2_cry_10          Net          -        -       0.014     -           2         
un1_DUTY_CYCLE_2_cry_11_0_c      SB_CARRY     CI       In      -         9.855       -         
un1_DUTY_CYCLE_2_cry_11_0_c      SB_CARRY     CO       Out     0.126     9.981       -         
un1_DUTY_CYCLE_2_cry_11          Net          -        -       0.014     -           2         
un1_DUTY_CYCLE_2_cry_12_c        SB_CARRY     CI       In      -         9.995       -         
un1_DUTY_CYCLE_2_cry_12_c        SB_CARRY     CO       Out     0.126     10.121      -         
un1_DUTY_CYCLE_2_cry_12          Net          -        -       0.014     -           2         
un1_DUTY_CYCLE_2_cry_13_0_c      SB_CARRY     CI       In      -         10.135      -         
un1_DUTY_CYCLE_2_cry_13_0_c      SB_CARRY     CO       Out     0.126     10.261      -         
un1_DUTY_CYCLE_2_cry_13          Net          -        -       0.014     -           2         
un1_DUTY_CYCLE_2_cry_14_0_c      SB_CARRY     CI       In      -         10.275      -         
un1_DUTY_CYCLE_2_cry_14_0_c      SB_CARRY     CO       Out     0.126     10.401      -         
un1_DUTY_CYCLE_2_cry_14          Net          -        -       0.014     -           2         
un1_DUTY_CYCLE_2_cry_15_0_c      SB_CARRY     CI       In      -         10.415      -         
un1_DUTY_CYCLE_2_cry_15_0_c      SB_CARRY     CO       Out     0.126     10.542      -         
un1_DUTY_CYCLE_2_cry_15          Net          -        -       0.014     -           2         
un1_DUTY_CYCLE_2_cry_16_0_c      SB_CARRY     CI       In      -         10.556      -         
un1_DUTY_CYCLE_2_cry_16_0_c      SB_CARRY     CO       Out     0.126     10.682      -         
un1_DUTY_CYCLE_2_cry_16          Net          -        -       0.014     -           2         
un1_DUTY_CYCLE_2_cry_17_0_c      SB_CARRY     CI       In      -         10.696      -         
un1_DUTY_CYCLE_2_cry_17_0_c      SB_CARRY     CO       Out     0.126     10.822      -         
un1_DUTY_CYCLE_2_cry_17          Net          -        -       0.386     -           1         
DUTY_CYCLE_RNO[18]               SB_LUT4      I3       In      -         11.208      -         
DUTY_CYCLE_RNO[18]               SB_LUT4      O        Out     0.316     11.524      -         
DUTY_CYCLE_RNO[18]               Net          -        -       1.507     -           1         
DUTY_CYCLE[18]                   SB_DFF       D        In      -         13.031      -         
===============================================================================================
Total path delay (propagation time + setup) of 13.136 is 4.444(33.8%) logic and 8.692(66.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      11.201
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         11.096

    - Propagation time:                      13.024
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.928

    Number of logic level(s):                19
    Starting point:                          DUTY_CYCLE[5] / Q
    Ending point:                            DUTY_CYCLE[18] / D
    The start point is clocked by            PWM_Generator_Verilog|clk [rising] on pin C
    The end   point is clocked by            PWM_Generator_Verilog|clk [rising] on pin C

Instance / Net                                Pin      Pin               Arrival     No. of    
Name                             Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------
DUTY_CYCLE[5]                    SB_DFF       Q        Out     0.540     0.540       -         
PWM_OUT_5                        Net          -        -       1.599     -           8         
DUTY_CYCLE_RNIAI341[7]           SB_LUT4      I1       In      -         2.139       -         
DUTY_CYCLE_RNIAI341[7]           SB_LUT4      O        Out     0.400     2.539       -         
g0_1_0_N_4L5_1                   Net          -        -       1.371     -           1         
DUTY_CYCLE_RNI3SSV1[8]           SB_LUT4      I1       In      -         3.910       -         
DUTY_CYCLE_RNI3SSV1[8]           SB_LUT4      O        Out     0.400     4.309       -         
DUTY_CYCLE_RNI3SSV1[8]           Net          -        -       1.371     -           1         
DUTY_CYCLE_RNI0GV95[12]          SB_LUT4      I1       In      -         5.680       -         
DUTY_CYCLE_RNI0GV95[12]          SB_LUT4      O        Out     0.379     6.059       -         
DUTY_CYCLE14_i                   Net          -        -       1.371     -           10        
un1_DUTY_CYCLE_2_cry_4_c_RNO     SB_LUT4      I1       In      -         7.430       -         
un1_DUTY_CYCLE_2_cry_4_c_RNO     SB_LUT4      O        Out     0.400     7.830       -         
un1_DUTY_CYCLE_2_cry_4_c_RNO     Net          -        -       0.905     -           1         
un1_DUTY_CYCLE_2_cry_4_c         SB_CARRY     I0       In      -         8.735       -         
un1_DUTY_CYCLE_2_cry_4_c         SB_CARRY     CO       Out     0.258     8.992       -         
un1_DUTY_CYCLE_2_cry_4           Net          -        -       0.014     -           2         
un1_DUTY_CYCLE_2_cry_5_c         SB_CARRY     CI       In      -         9.006       -         
un1_DUTY_CYCLE_2_cry_5_c         SB_CARRY     CO       Out     0.126     9.133       -         
un1_DUTY_CYCLE_2_cry_5           Net          -        -       0.014     -           2         
un1_DUTY_CYCLE_2_cry_6_c         SB_CARRY     CI       In      -         9.146       -         
un1_DUTY_CYCLE_2_cry_6_c         SB_CARRY     CO       Out     0.126     9.273       -         
un1_DUTY_CYCLE_2_cry_6           Net          -        -       0.014     -           2         
un1_DUTY_CYCLE_2_cry_7_0_c       SB_CARRY     CI       In      -         9.287       -         
un1_DUTY_CYCLE_2_cry_7_0_c       SB_CARRY     CO       Out     0.126     9.413       -         
un1_DUTY_CYCLE_2_cry_7           Net          -        -       0.014     -           2         
un1_DUTY_CYCLE_2_cry_8_c         SB_CARRY     CI       In      -         9.427       -         
un1_DUTY_CYCLE_2_cry_8_c         SB_CARRY     CO       Out     0.126     9.553       -         
un1_DUTY_CYCLE_2_cry_8           Net          -        -       0.014     -           2         
un1_DUTY_CYCLE_2_cry_9_c         SB_CARRY     CI       In      -         9.567       -         
un1_DUTY_CYCLE_2_cry_9_c         SB_CARRY     CO       Out     0.126     9.693       -         
un1_DUTY_CYCLE_2_cry_9           Net          -        -       0.014     -           2         
un1_DUTY_CYCLE_2_cry_10_c        SB_CARRY     CI       In      -         9.707       -         
un1_DUTY_CYCLE_2_cry_10_c        SB_CARRY     CO       Out     0.126     9.834       -         
un1_DUTY_CYCLE_2_cry_10          Net          -        -       0.014     -           2         
un1_DUTY_CYCLE_2_cry_11_0_c      SB_CARRY     CI       In      -         9.848       -         
un1_DUTY_CYCLE_2_cry_11_0_c      SB_CARRY     CO       Out     0.126     9.974       -         
un1_DUTY_CYCLE_2_cry_11          Net          -        -       0.014     -           2         
un1_DUTY_CYCLE_2_cry_12_c        SB_CARRY     CI       In      -         9.988       -         
un1_DUTY_CYCLE_2_cry_12_c        SB_CARRY     CO       Out     0.126     10.114      -         
un1_DUTY_CYCLE_2_cry_12          Net          -        -       0.014     -           2         
un1_DUTY_CYCLE_2_cry_13_0_c      SB_CARRY     CI       In      -         10.128      -         
un1_DUTY_CYCLE_2_cry_13_0_c      SB_CARRY     CO       Out     0.126     10.254      -         
un1_DUTY_CYCLE_2_cry_13          Net          -        -       0.014     -           2         
un1_DUTY_CYCLE_2_cry_14_0_c      SB_CARRY     CI       In      -         10.268      -         
un1_DUTY_CYCLE_2_cry_14_0_c      SB_CARRY     CO       Out     0.126     10.394      -         
un1_DUTY_CYCLE_2_cry_14          Net          -        -       0.014     -           2         
un1_DUTY_CYCLE_2_cry_15_0_c      SB_CARRY     CI       In      -         10.408      -         
un1_DUTY_CYCLE_2_cry_15_0_c      SB_CARRY     CO       Out     0.126     10.535      -         
un1_DUTY_CYCLE_2_cry_15          Net          -        -       0.014     -           2         
un1_DUTY_CYCLE_2_cry_16_0_c      SB_CARRY     CI       In      -         10.549      -         
un1_DUTY_CYCLE_2_cry_16_0_c      SB_CARRY     CO       Out     0.126     10.675      -         
un1_DUTY_CYCLE_2_cry_16          Net          -        -       0.014     -           2         
un1_DUTY_CYCLE_2_cry_17_0_c      SB_CARRY     CI       In      -         10.689      -         
un1_DUTY_CYCLE_2_cry_17_0_c      SB_CARRY     CO       Out     0.126     10.815      -         
un1_DUTY_CYCLE_2_cry_17          Net          -        -       0.386     -           1         
DUTY_CYCLE_RNO[18]               SB_LUT4      I3       In      -         11.201      -         
DUTY_CYCLE_RNO[18]               SB_LUT4      O        Out     0.316     11.517      -         
DUTY_CYCLE_RNO[18]               Net          -        -       1.507     -           1         
DUTY_CYCLE[18]                   SB_DFF       D        In      -         13.024      -         
===============================================================================================
Total path delay (propagation time + setup) of 13.129 is 4.437(33.8%) logic and 8.692(66.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      11.201
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         11.096

    - Propagation time:                      13.003
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.907

    Number of logic level(s):                19
    Starting point:                          DUTY_CYCLE[6] / Q
    Ending point:                            DUTY_CYCLE[18] / D
    The start point is clocked by            PWM_Generator_Verilog|clk [rising] on pin C
    The end   point is clocked by            PWM_Generator_Verilog|clk [rising] on pin C

Instance / Net                                Pin      Pin               Arrival     No. of    
Name                             Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------
DUTY_CYCLE[6]                    SB_DFF       Q        Out     0.540     0.540       -         
PWM_OUT_6                        Net          -        -       1.599     -           8         
DUTY_CYCLE_RNIAI341[7]           SB_LUT4      I2       In      -         2.139       -         
DUTY_CYCLE_RNIAI341[7]           SB_LUT4      O        Out     0.379     2.518       -         
g0_1_0_N_4L5_1                   Net          -        -       1.371     -           1         
DUTY_CYCLE_RNI3SSV1[8]           SB_LUT4      I1       In      -         3.889       -         
DUTY_CYCLE_RNI3SSV1[8]           SB_LUT4      O        Out     0.400     4.288       -         
DUTY_CYCLE_RNI3SSV1[8]           Net          -        -       1.371     -           1         
DUTY_CYCLE_RNI0GV95[12]          SB_LUT4      I1       In      -         5.659       -         
DUTY_CYCLE_RNI0GV95[12]          SB_LUT4      O        Out     0.379     6.038       -         
DUTY_CYCLE14_i                   Net          -        -       1.371     -           10        
un1_DUTY_CYCLE_2_cry_4_c_RNO     SB_LUT4      I1       In      -         7.409       -         
un1_DUTY_CYCLE_2_cry_4_c_RNO     SB_LUT4      O        Out     0.400     7.809       -         
un1_DUTY_CYCLE_2_cry_4_c_RNO     Net          -        -       0.905     -           1         
un1_DUTY_CYCLE_2_cry_4_c         SB_CARRY     I0       In      -         8.714       -         
un1_DUTY_CYCLE_2_cry_4_c         SB_CARRY     CO       Out     0.258     8.971       -         
un1_DUTY_CYCLE_2_cry_4           Net          -        -       0.014     -           2         
un1_DUTY_CYCLE_2_cry_5_c         SB_CARRY     CI       In      -         8.985       -         
un1_DUTY_CYCLE_2_cry_5_c         SB_CARRY     CO       Out     0.126     9.111       -         
un1_DUTY_CYCLE_2_cry_5           Net          -        -       0.014     -           2         
un1_DUTY_CYCLE_2_cry_6_c         SB_CARRY     CI       In      -         9.126       -         
un1_DUTY_CYCLE_2_cry_6_c         SB_CARRY     CO       Out     0.126     9.252       -         
un1_DUTY_CYCLE_2_cry_6           Net          -        -       0.014     -           2         
un1_DUTY_CYCLE_2_cry_7_0_c       SB_CARRY     CI       In      -         9.266       -         
un1_DUTY_CYCLE_2_cry_7_0_c       SB_CARRY     CO       Out     0.126     9.392       -         
un1_DUTY_CYCLE_2_cry_7           Net          -        -       0.014     -           2         
un1_DUTY_CYCLE_2_cry_8_c         SB_CARRY     CI       In      -         9.406       -         
un1_DUTY_CYCLE_2_cry_8_c         SB_CARRY     CO       Out     0.126     9.532       -         
un1_DUTY_CYCLE_2_cry_8           Net          -        -       0.014     -           2         
un1_DUTY_CYCLE_2_cry_9_c         SB_CARRY     CI       In      -         9.546       -         
un1_DUTY_CYCLE_2_cry_9_c         SB_CARRY     CO       Out     0.126     9.672       -         
un1_DUTY_CYCLE_2_cry_9           Net          -        -       0.014     -           2         
un1_DUTY_CYCLE_2_cry_10_c        SB_CARRY     CI       In      -         9.686       -         
un1_DUTY_CYCLE_2_cry_10_c        SB_CARRY     CO       Out     0.126     9.813       -         
un1_DUTY_CYCLE_2_cry_10          Net          -        -       0.014     -           2         
un1_DUTY_CYCLE_2_cry_11_0_c      SB_CARRY     CI       In      -         9.826       -         
un1_DUTY_CYCLE_2_cry_11_0_c      SB_CARRY     CO       Out     0.126     9.953       -         
un1_DUTY_CYCLE_2_cry_11          Net          -        -       0.014     -           2         
un1_DUTY_CYCLE_2_cry_12_c        SB_CARRY     CI       In      -         9.967       -         
un1_DUTY_CYCLE_2_cry_12_c        SB_CARRY     CO       Out     0.126     10.093      -         
un1_DUTY_CYCLE_2_cry_12          Net          -        -       0.014     -           2         
un1_DUTY_CYCLE_2_cry_13_0_c      SB_CARRY     CI       In      -         10.107      -         
un1_DUTY_CYCLE_2_cry_13_0_c      SB_CARRY     CO       Out     0.126     10.233      -         
un1_DUTY_CYCLE_2_cry_13          Net          -        -       0.014     -           2         
un1_DUTY_CYCLE_2_cry_14_0_c      SB_CARRY     CI       In      -         10.247      -         
un1_DUTY_CYCLE_2_cry_14_0_c      SB_CARRY     CO       Out     0.126     10.373      -         
un1_DUTY_CYCLE_2_cry_14          Net          -        -       0.014     -           2         
un1_DUTY_CYCLE_2_cry_15_0_c      SB_CARRY     CI       In      -         10.387      -         
un1_DUTY_CYCLE_2_cry_15_0_c      SB_CARRY     CO       Out     0.126     10.514      -         
un1_DUTY_CYCLE_2_cry_15          Net          -        -       0.014     -           2         
un1_DUTY_CYCLE_2_cry_16_0_c      SB_CARRY     CI       In      -         10.528      -         
un1_DUTY_CYCLE_2_cry_16_0_c      SB_CARRY     CO       Out     0.126     10.654      -         
un1_DUTY_CYCLE_2_cry_16          Net          -        -       0.014     -           2         
un1_DUTY_CYCLE_2_cry_17_0_c      SB_CARRY     CI       In      -         10.668      -         
un1_DUTY_CYCLE_2_cry_17_0_c      SB_CARRY     CO       Out     0.126     10.794      -         
un1_DUTY_CYCLE_2_cry_17          Net          -        -       0.386     -           1         
DUTY_CYCLE_RNO[18]               SB_LUT4      I3       In      -         11.180      -         
DUTY_CYCLE_RNO[18]               SB_LUT4      O        Out     0.316     11.496      -         
DUTY_CYCLE_RNO[18]               Net          -        -       1.507     -           1         
DUTY_CYCLE[18]                   SB_DFF       D        In      -         13.003      -         
===============================================================================================
Total path delay (propagation time + setup) of 13.108 is 4.416(33.7%) logic and 8.692(66.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

---------------------------------------
Resource Usage Report for PWM_Generator_Verilog 

Mapping to part: ice40hx1ktq144
Cell usage:
GND             4 uses
SB_CARRY        44 uses
SB_DFF          16 uses
SB_DFFE         4 uses
SB_DFFSR        17 uses
SB_GB           1 use
VCC             4 uses
SB_LUT4         83 uses

I/O ports: 4
I/O primitives: 4
SB_GB_IO       1 use
SB_IO          3 uses

I/O Register bits:                  0
Register bits not including I/Os:   37 (2%)
Total load per clock:
   PWM_Generator_Verilog|clk: 1

@S |Mapping Summary:
Total  LUTs: 83 (6%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 83 = 83 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 135MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Nov 25 21:06:41 2023

###########################################################]


Synthesis exit by 0.
Current Implementation PWMtest_Implmnt its sbt path: D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 3 seconds


"D:/IceCube2/sbt_backend/bin/win32/opt\edifparser.exe" "D:\IceCube2\sbt_backend\devices\ICE40P01.dev" "D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt/PWMtest.edf " "D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt\sbt\netlist" "-pTQ144" "-yD:\IceCube2\verilog\Projects\PWMtest\PWMtest_Implmnt\sbt\constraint\PWM_Generator_Verilog_pcf_sbt.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt/PWMtest.edf...
Parsing constraint file: D:\IceCube2\verilog\Projects\PWMtest\PWMtest_Implmnt\sbt\constraint\PWM_Generator_Verilog_pcf_sbt.pcf ...
start to read sdc/scf file D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt/PWMtest.scf
sdc_reader OK D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt/PWMtest.scf
Stored edif netlist at D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt\sbt\netlist\oadb-PWM_Generator_Verilog...

write Timing Constraint to D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: PWM_Generator_Verilog

EDF Parser run-time: 0 (sec)
edif parser succeed.


"D:/IceCube2/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt\sbt\netlist\oadb-PWM_Generator_Verilog" --outdir "D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt\sbt\outputs\placer" --device-file "D:\IceCube2\sbt_backend\devices\ICE40P01.dev" --package TQ144 --deviceMarketName iCE40HX1K --sdc-file "D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "D:\IceCube2\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt\sbt\outputs\placer\PWM_Generator_Verilog_pl.sdc"
starting placerrunning placerExecuting : D:\IceCube2\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt\sbt\netlist\oadb-PWM_Generator_Verilog --outdir D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt\sbt\outputs\placer --device-file D:\IceCube2\sbt_backend\devices\ICE40P01.dev --package TQ144 --deviceMarketName iCE40HX1K --sdc-file D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file D:\IceCube2\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt\sbt\outputs\placer\PWM_Generator_Verilog_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - D:\IceCube2\sbt_backend\devices\ICE40P01.dev
Package              - TQ144
Design database      - D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt\sbt\netlist\oadb-PWM_Generator_Verilog
SDC file             - D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt\sbt\outputs\placer
Timing library       - D:\IceCube2\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt\sbt\netlist\oadb-PWM_Generator_Verilog/BFPGA_DESIGN_ep
I2065: Reading device file : D:\IceCube2\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	83
    Number of DFFs      	:	37
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	44
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	3
    Number of GBIOs     	:	1
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	4
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	1
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	5
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	89
    Number of DFFs      	:	37
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	44

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	10
        LUT, DFF and CARRY	:	27
    Combinational LogicCells
        Only LUT         	:	39
        CARRY Only       	:	4
        LUT with CARRY   	:	13
    LogicCells                  :	93/1280
    PLBs                        :	14/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	4/96
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 7.7 (sec)

Final Design Statistics
    Number of LUTs      	:	89
    Number of DFFs      	:	37
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	44
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	3
    Number of GBIOs     	:	1
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	93/1280
    PLBs                        :	17/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	4/96
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: PWM_Generator_Verilog|clk | Frequency: 124.46 MHz | Target: 89.29 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 8.2 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"D:/IceCube2/sbt_backend/bin/win32/opt\packer.exe" "D:\IceCube2\sbt_backend\devices\ICE40P01.dev" "D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt\sbt\netlist\oadb-PWM_Generator_Verilog" --package TQ144 --outdir "D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt\sbt\outputs\packer" --DRC_only  --translator "D:\IceCube2\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt\sbt\outputs\placer\PWM_Generator_Verilog_pl.sdc" --dst_sdc_file "D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt\sbt\outputs\packer\PWM_Generator_Verilog_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 218
used logic cells: 93
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"D:/IceCube2/sbt_backend/bin/win32/opt\packer.exe" "D:\IceCube2\sbt_backend\devices\ICE40P01.dev" "D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt\sbt\netlist\oadb-PWM_Generator_Verilog" --package TQ144 --outdir "D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt\sbt\outputs\packer" --translator "D:\IceCube2\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt\sbt\outputs\placer\PWM_Generator_Verilog_pl.sdc" --dst_sdc_file "D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt\sbt\outputs\packer\PWM_Generator_Verilog_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 218
used logic cells: 93
Translating sdc file D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt\sbt\outputs\placer\PWM_Generator_Verilog_pl.sdc...
Translated sdc file is D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt\sbt\outputs\packer\PWM_Generator_Verilog_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"D:\IceCube2\sbt_backend\bin\win32\opt\sbrouter.exe" "D:\IceCube2\sbt_backend\devices\ICE40P01.dev" "D:\IceCube2\verilog\Projects\PWMtest\PWMtest_Implmnt\sbt\netlist\oadb-PWM_Generator_Verilog" "D:\IceCube2\sbt_backend\devices\ice40HX1K.lib" "D:\IceCube2\verilog\Projects\PWMtest\PWMtest_Implmnt\sbt\outputs\packer\PWM_Generator_Verilog_pk.sdc" --outdir "D:\IceCube2\verilog\Projects\PWMtest\PWMtest_Implmnt\sbt\outputs\router" --sdf_file "D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt\sbt\outputs\simulation_netlist\PWM_Generator_Verilog_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : D:\IceCube2\sbt_backend\bin\win32\opt\sbrouter.exe D:\IceCube2\sbt_backend\devices\ICE40P01.dev D:\IceCube2\verilog\Projects\PWMtest\PWMtest_Implmnt\sbt\netlist\oadb-PWM_Generator_Verilog D:\IceCube2\sbt_backend\devices\ice40HX1K.lib D:\IceCube2\verilog\Projects\PWMtest\PWMtest_Implmnt\sbt\outputs\packer\PWM_Generator_Verilog_pk.sdc --outdir D:\IceCube2\verilog\Projects\PWMtest\PWMtest_Implmnt\sbt\outputs\router --sdf_file D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt\sbt\outputs\simulation_netlist\PWM_Generator_Verilog_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design PWM_Generator_Verilog
Read design time: 0
I1202: Reading Architecture of device iCE40HX1K
Read device time: 1
I1209: Started routing
I1223: Total Nets : 128 
I1212: Iteration  1 :    43 unrouted : 1 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design PWM_Generator_Verilog
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 2 seconds
router succeed.

"D:/IceCube2/sbt_backend/bin/win32/opt\netlister.exe" --verilog "D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt\sbt\outputs\simulation_netlist\PWM_Generator_Verilog_sbt.v" --vhdl "D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt/sbt/outputs/simulation_netlist\PWM_Generator_Verilog_sbt.vhd" --lib "D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt\sbt\netlist\oadb-PWM_Generator_Verilog" --view rt --device "D:\IceCube2\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt\sbt\outputs\packer\PWM_Generator_Verilog_pk.sdc" --out-sdc-file "D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt\sbt\outputs\netlister\PWM_Generator_Verilog_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt\sbt\outputs\simulation_netlist\PWM_Generator_Verilog_sbt.v
Writing D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt/sbt/outputs/simulation_netlist\PWM_Generator_Verilog_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"D:/IceCube2/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt\sbt\netlist\oadb-PWM_Generator_Verilog" --lib-file "D:\IceCube2\sbt_backend\devices\ice40HX1K.lib" --sdc-file "D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt\sbt\outputs\netlister\PWM_Generator_Verilog_sbt.sdc" --sdf-file "D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt\sbt\outputs\simulation_netlist\PWM_Generator_Verilog_sbt.sdf" --report-file "D:\IceCube2\verilog\Projects\PWMtest\PWMtest_Implmnt\sbt\outputs\timer\PWM_Generator_Verilog_timing.rpt" --device-file "D:\IceCube2\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : D:\IceCube2\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt\sbt\netlist\oadb-PWM_Generator_Verilog --lib-file D:\IceCube2\sbt_backend\devices\ice40HX1K.lib --sdc-file D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt\sbt\outputs\netlister\PWM_Generator_Verilog_sbt.sdc --sdf-file D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt\sbt\outputs\simulation_netlist\PWM_Generator_Verilog_sbt.sdf --report-file D:\IceCube2\verilog\Projects\PWMtest\PWMtest_Implmnt\sbt\outputs\timer\PWM_Generator_Verilog_timing.rpt --device-file D:\IceCube2\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"D:/IceCube2/sbt_backend/bin/win32/opt\bitmap.exe" "D:\IceCube2\sbt_backend\devices\ICE40P01.dev" --design "D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt\sbt\netlist\oadb-PWM_Generator_Verilog" --device_name iCE40HX1K --package TQ144 --outdir "D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.
"D:\IceCube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "PWMtest_syn.prj" -log "PWMtest_Implmnt/PWMtest.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of PWMtest_Implmnt/PWMtest.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\IceCube2\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-SVJSVPL

# Sat Nov 25 21:12:58 2023

#Implementation: PWMtest_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"D:\IceCube2\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"D:\IceCube2\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"D:\IceCube2\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"D:\IceCube2\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"D:\IceCube2\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\EGR401\CODE_WIP\PWM.v" (library work)
Verilog syntax check successful!
File D:\EGR401\CODE_WIP\PWM.v changed - recompiling
Selecting top level module PWM_Generator_Verilog
@N: CG364 :"D:\EGR401\CODE_WIP\PWM.v":63:7:63:13|Synthesizing module DFF_PWM in library work.

@N: CG364 :"D:\EGR401\CODE_WIP\PWM.v":1:7:1:27|Synthesizing module PWM_Generator_Verilog in library work.

@N: CL189 :"D:\EGR401\CODE_WIP\PWM.v":22:1:22:6|Register bit counter_debounce[1] is always 0.
@N: CL189 :"D:\EGR401\CODE_WIP\PWM.v":22:1:22:6|Register bit counter_debounce[2] is always 0.
@N: CL189 :"D:\EGR401\CODE_WIP\PWM.v":22:1:22:6|Register bit counter_debounce[3] is always 0.
@N: CL189 :"D:\EGR401\CODE_WIP\PWM.v":22:1:22:6|Register bit counter_debounce[4] is always 0.
@N: CL189 :"D:\EGR401\CODE_WIP\PWM.v":22:1:22:6|Register bit counter_debounce[5] is always 0.
@N: CL189 :"D:\EGR401\CODE_WIP\PWM.v":22:1:22:6|Register bit counter_debounce[6] is always 0.
@N: CL189 :"D:\EGR401\CODE_WIP\PWM.v":22:1:22:6|Register bit counter_debounce[7] is always 0.
@N: CL189 :"D:\EGR401\CODE_WIP\PWM.v":22:1:22:6|Register bit counter_debounce[8] is always 0.
@N: CL189 :"D:\EGR401\CODE_WIP\PWM.v":22:1:22:6|Register bit counter_debounce[9] is always 0.
@N: CL189 :"D:\EGR401\CODE_WIP\PWM.v":22:1:22:6|Register bit counter_debounce[10] is always 0.
@N: CL189 :"D:\EGR401\CODE_WIP\PWM.v":22:1:22:6|Register bit counter_debounce[11] is always 0.
@N: CL189 :"D:\EGR401\CODE_WIP\PWM.v":22:1:22:6|Register bit counter_debounce[12] is always 0.
@N: CL189 :"D:\EGR401\CODE_WIP\PWM.v":22:1:22:6|Register bit counter_debounce[13] is always 0.
@N: CL189 :"D:\EGR401\CODE_WIP\PWM.v":22:1:22:6|Register bit counter_debounce[14] is always 0.
@N: CL189 :"D:\EGR401\CODE_WIP\PWM.v":22:1:22:6|Register bit counter_debounce[15] is always 0.
@N: CL189 :"D:\EGR401\CODE_WIP\PWM.v":22:1:22:6|Register bit counter_debounce[16] is always 0.
@N: CL189 :"D:\EGR401\CODE_WIP\PWM.v":22:1:22:6|Register bit counter_debounce[17] is always 0.
@N: CL189 :"D:\EGR401\CODE_WIP\PWM.v":22:1:22:6|Register bit counter_debounce[18] is always 0.
@N: CL189 :"D:\EGR401\CODE_WIP\PWM.v":22:1:22:6|Register bit counter_debounce[19] is always 0.
@N: CL189 :"D:\EGR401\CODE_WIP\PWM.v":22:1:22:6|Register bit counter_debounce[20] is always 0.
@N: CL189 :"D:\EGR401\CODE_WIP\PWM.v":22:1:22:6|Register bit counter_debounce[21] is always 0.
@N: CL189 :"D:\EGR401\CODE_WIP\PWM.v":22:1:22:6|Register bit counter_debounce[22] is always 0.
@N: CL189 :"D:\EGR401\CODE_WIP\PWM.v":22:1:22:6|Register bit counter_debounce[23] is always 0.
@N: CL189 :"D:\EGR401\CODE_WIP\PWM.v":22:1:22:6|Register bit counter_debounce[24] is always 0.
@N: CL189 :"D:\EGR401\CODE_WIP\PWM.v":22:1:22:6|Register bit counter_debounce[25] is always 0.
@N: CL189 :"D:\EGR401\CODE_WIP\PWM.v":22:1:22:6|Register bit counter_debounce[26] is always 0.
@N: CL189 :"D:\EGR401\CODE_WIP\PWM.v":22:1:22:6|Register bit counter_debounce[27] is always 0.
@N: CL189 :"D:\EGR401\CODE_WIP\PWM.v":54:1:54:6|Register bit counter_PWM[18] is always 0.
@W: CL260 :"D:\EGR401\CODE_WIP\PWM.v":54:1:54:6|Pruning register bit 18 of counter_PWM[18:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL279 :"D:\EGR401\CODE_WIP\PWM.v":22:1:22:6|Pruning register bits 27 to 1 of counter_debounce[27:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 72MB peak: 73MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Nov 25 21:12:58 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\EGR401\CODE_WIP\PWM.v":1:7:1:27|Selected library: work cell: PWM_Generator_Verilog view verilog as top level
@N: NF107 :"D:\EGR401\CODE_WIP\PWM.v":1:7:1:27|Selected library: work cell: PWM_Generator_Verilog view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Nov 25 21:12:58 2023

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Nov 25 21:12:58 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\IceCube2\verilog\Projects\PWMtest\PWMtest_Implmnt\synwork\PWMtest_comp.srs changed - recompiling
@N: NF107 :"D:\EGR401\CODE_WIP\PWM.v":1:7:1:27|Selected library: work cell: PWM_Generator_Verilog view verilog as top level
@N: NF107 :"D:\EGR401\CODE_WIP\PWM.v":1:7:1:27|Selected library: work cell: PWM_Generator_Verilog view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Nov 25 21:12:59 2023

###########################################################]
Pre-mapping Report

# Sat Nov 25 21:12:59 2023

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: D:\IceCube2\verilog\Projects\PWMtest\PWMtest_Implmnt\PWMtest_scck.rpt 
Printing clock  summary report in "D:\IceCube2\verilog\Projects\PWMtest\PWMtest_Implmnt\PWMtest_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist PWM_Generator_Verilog

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                         Requested     Requested     Clock        Clock                     Clock
Clock                         Frequency     Period        Type         Group                     Load 
------------------------------------------------------------------------------------------------------
PWM_Generator_Verilog|clk     136.5 MHz     7.326         inferred     Autoconstr_clkgroup_0     42   
======================================================================================================

@W: MT529 :"d:\egr401\code_wip\pwm.v":66:0:66:5|Found inferred clock PWM_Generator_Verilog|clk which controls 42 sequential elements including PWM_DFF1.Q. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\IceCube2\verilog\Projects\PWMtest\PWMtest_Implmnt\PWMtest.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Nov 25 21:12:59 2023

###########################################################]
Map & Optimize Report

# Sat Nov 25 21:12:59 2023

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"d:\egr401\code_wip\pwm.v":46:1:46:6|User-specified initial value defined for instance DUTY_CYCLE[18:0] is being ignored. 
@W: FX1039 :"d:\egr401\code_wip\pwm.v":54:1:54:6|User-specified initial value defined for instance counter_PWM[17:0] is being ignored. 
@W: FX1039 :"d:\egr401\code_wip\pwm.v":22:1:22:6|User-specified initial value defined for instance counter_debounce[0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@N: BN362 :"d:\egr401\code_wip\pwm.v":46:1:46:6|Removing sequential instance DUTY_CYCLE[0] (in view: work.PWM_Generator_Verilog(verilog)) because it does not drive other instances.
@N: BN362 :"d:\egr401\code_wip\pwm.v":46:1:46:6|Removing sequential instance DUTY_CYCLE[1] (in view: work.PWM_Generator_Verilog(verilog)) because it does not drive other instances.
@N: BN362 :"d:\egr401\code_wip\pwm.v":46:1:46:6|Removing sequential instance DUTY_CYCLE[2] (in view: work.PWM_Generator_Verilog(verilog)) because it does not drive other instances.
@N: BN362 :"d:\egr401\code_wip\pwm.v":46:1:46:6|Removing sequential instance DUTY_CYCLE[3] (in view: work.PWM_Generator_Verilog(verilog)) because it does not drive other instances.

Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -2.96ns		  71 /        38
   2		0h:00m:00s		    -2.96ns		  70 /        38

   3		0h:00m:00s		    -2.96ns		  76 /        38
   4		0h:00m:00s		    -1.56ns		  77 /        38


   5		0h:00m:00s		    -1.56ns		  76 /        38
@A: BN291 :"d:\egr401\code_wip\pwm.v":66:0:66:5|Boundary register PWM_DFF1.Q (in view: work.PWM_Generator_Verilog(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\egr401\code_wip\pwm.v":66:0:66:5|Boundary register PWM_DFF3.Q (in view: work.PWM_Generator_Verilog(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: FX1016 :"d:\egr401\code_wip\pwm.v":8:7:8:9|SB_GB_IO inserted on the port clk.
@N: FX1017 :|SB_GB inserted on the net un1_counter_PWM_0.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 38 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0001       clk_ibuf_gb_io      SB_GB_IO               38         counter_PWM[0] 
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 108MB peak: 134MB)

Writing Analyst data base D:\IceCube2\verilog\Projects\PWMtest\PWMtest_Implmnt\synwork\PWMtest_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\IceCube2\verilog\Projects\PWMtest\PWMtest_Implmnt\PWMtest.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

@W: MT420 |Found inferred clock PWM_Generator_Verilog|clk with period 11.20ns. Please declare a user-defined clock on object "p:clk"


##### START OF TIMING REPORT #####[
# Timing Report written on Sat Nov 25 21:13:00 2023
#


Top view:               PWM_Generator_Verilog
Requested Frequency:    89.3 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.977

                              Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock                Frequency     Frequency     Period        Period        Slack      Type         Group                
-----------------------------------------------------------------------------------------------------------------------------------
PWM_Generator_Verilog|clk     89.3 MHz      75.9 MHz      11.201        13.178        -1.977     inferred     Autoconstr_clkgroup_0
===================================================================================================================================





Clock Relationships
*******************

Clocks                                                |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------------------------------------------
Starting                   Ending                     |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------------------------------------------
PWM_Generator_Verilog|clk  PWM_Generator_Verilog|clk  |  11.201      -1.977  |  No paths    -      |  No paths    -      |  No paths    -    
=============================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: PWM_Generator_Verilog|clk
====================================



Starting Points with Worst Slack
********************************

                   Starting                                                         Arrival           
Instance           Reference                     Type        Pin     Net            Time        Slack 
                   Clock                                                                              
------------------------------------------------------------------------------------------------------
DUTY_CYCLE[4]      PWM_Generator_Verilog|clk     SB_DFF      Q       PWM_OUT_4      0.540       -1.977
DUTY_CYCLE[17]     PWM_Generator_Verilog|clk     SB_DFF      Q       PWM_OUT_17     0.540       -1.942
DUTY_CYCLE[13]     PWM_Generator_Verilog|clk     SB_DFF      Q       PWM_OUT_13     0.540       -1.935
DUTY_CYCLE[5]      PWM_Generator_Verilog|clk     SB_DFF      Q       PWM_OUT_5      0.540       -1.928
DUTY_CYCLE[6]      PWM_Generator_Verilog|clk     SB_DFF      Q       PWM_OUT_6      0.540       -1.907
PWM_DFF1.Q_e_0     PWM_Generator_Verilog|clk     SB_DFFE     Q       tmp1           0.540       -1.893
DUTY_CYCLE[14]     PWM_Generator_Verilog|clk     SB_DFF      Q       PWM_OUT_14     0.540       -1.886
DUTY_CYCLE[16]     PWM_Generator_Verilog|clk     SB_DFF      Q       PWM_OUT_16     0.540       -1.886
PWM_DFF2.Q_e_0     PWM_Generator_Verilog|clk     SB_DFFE     Q       tmp2           0.540       -1.872
DUTY_CYCLE[11]     PWM_Generator_Verilog|clk     SB_DFF      Q       un5lto11       0.540       -1.865
======================================================================================================


Ending Points with Worst Slack
******************************

                   Starting                                                                Required           
Instance           Reference                     Type       Pin     Net                    Time         Slack 
                   Clock                                                                                      
--------------------------------------------------------------------------------------------------------------
DUTY_CYCLE[18]     PWM_Generator_Verilog|clk     SB_DFF     D       DUTY_CYCLE_RNO[18]     11.096       -1.977
DUTY_CYCLE[17]     PWM_Generator_Verilog|clk     SB_DFF     D       DUTY_CYCLE_RNO[17]     11.096       -1.837
DUTY_CYCLE[16]     PWM_Generator_Verilog|clk     SB_DFF     D       DUTY_CYCLE_RNO[16]     11.096       -1.696
DUTY_CYCLE[15]     PWM_Generator_Verilog|clk     SB_DFF     D       DUTY_CYCLE_RNO[15]     11.096       -1.556
DUTY_CYCLE[14]     PWM_Generator_Verilog|clk     SB_DFF     D       DUTY_CYCLE_RNO[14]     11.096       -1.416
DUTY_CYCLE[13]     PWM_Generator_Verilog|clk     SB_DFF     D       DUTY_CYCLE_RNO[13]     11.096       -1.276
DUTY_CYCLE[12]     PWM_Generator_Verilog|clk     SB_DFF     D       DUTY_CYCLE_RNO[12]     11.096       -1.136
DUTY_CYCLE[11]     PWM_Generator_Verilog|clk     SB_DFF     D       DUTY_CYCLE_RNO[11]     11.096       -0.995
DUTY_CYCLE[10]     PWM_Generator_Verilog|clk     SB_DFF     D       DUTY_CYCLE_RNO[10]     11.096       -0.855
DUTY_CYCLE[9]      PWM_Generator_Verilog|clk     SB_DFF     D       DUTY_CYCLE_RNO[9]      11.096       -0.715
==============================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      11.201
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         11.096

    - Propagation time:                      13.073
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.977

    Number of logic level(s):                19
    Starting point:                          DUTY_CYCLE[4] / Q
    Ending point:                            DUTY_CYCLE[18] / D
    The start point is clocked by            PWM_Generator_Verilog|clk [rising] on pin C
    The end   point is clocked by            PWM_Generator_Verilog|clk [rising] on pin C

Instance / Net                                Pin      Pin               Arrival     No. of    
Name                             Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------
DUTY_CYCLE[4]                    SB_DFF       Q        Out     0.540     0.540       -         
PWM_OUT_4                        Net          -        -       1.599     -           8         
DUTY_CYCLE_RNIAI341[7]           SB_LUT4      I0       In      -         2.139       -         
DUTY_CYCLE_RNIAI341[7]           SB_LUT4      O        Out     0.449     2.588       -         
g0_1_0_N_4L5_1                   Net          -        -       1.371     -           1         
DUTY_CYCLE_RNI3SSV1[8]           SB_LUT4      I1       In      -         3.959       -         
DUTY_CYCLE_RNI3SSV1[8]           SB_LUT4      O        Out     0.400     4.359       -         
DUTY_CYCLE_RNI3SSV1[8]           Net          -        -       1.371     -           1         
DUTY_CYCLE_RNI0GV95[12]          SB_LUT4      I1       In      -         5.729       -         
DUTY_CYCLE_RNI0GV95[12]          SB_LUT4      O        Out     0.379     6.108       -         
DUTY_CYCLE14_i                   Net          -        -       1.371     -           10        
un1_DUTY_CYCLE_2_cry_4_c_RNO     SB_LUT4      I1       In      -         7.479       -         
un1_DUTY_CYCLE_2_cry_4_c_RNO     SB_LUT4      O        Out     0.400     7.879       -         
un1_DUTY_CYCLE_2_cry_4_c_RNO     Net          -        -       0.905     -           1         
un1_DUTY_CYCLE_2_cry_4_c         SB_CARRY     I0       In      -         8.784       -         
un1_DUTY_CYCLE_2_cry_4_c         SB_CARRY     CO       Out     0.258     9.041       -         
un1_DUTY_CYCLE_2_cry_4           Net          -        -       0.014     -           2         
un1_DUTY_CYCLE_2_cry_5_c         SB_CARRY     CI       In      -         9.055       -         
un1_DUTY_CYCLE_2_cry_5_c         SB_CARRY     CO       Out     0.126     9.182       -         
un1_DUTY_CYCLE_2_cry_5           Net          -        -       0.014     -           2         
un1_DUTY_CYCLE_2_cry_6_c         SB_CARRY     CI       In      -         9.196       -         
un1_DUTY_CYCLE_2_cry_6_c         SB_CARRY     CO       Out     0.126     9.322       -         
un1_DUTY_CYCLE_2_cry_6           Net          -        -       0.014     -           2         
un1_DUTY_CYCLE_2_cry_7_0_c       SB_CARRY     CI       In      -         9.336       -         
un1_DUTY_CYCLE_2_cry_7_0_c       SB_CARRY     CO       Out     0.126     9.462       -         
un1_DUTY_CYCLE_2_cry_7           Net          -        -       0.014     -           2         
un1_DUTY_CYCLE_2_cry_8_c         SB_CARRY     CI       In      -         9.476       -         
un1_DUTY_CYCLE_2_cry_8_c         SB_CARRY     CO       Out     0.126     9.602       -         
un1_DUTY_CYCLE_2_cry_8           Net          -        -       0.014     -           2         
un1_DUTY_CYCLE_2_cry_9_c         SB_CARRY     CI       In      -         9.616       -         
un1_DUTY_CYCLE_2_cry_9_c         SB_CARRY     CO       Out     0.126     9.742       -         
un1_DUTY_CYCLE_2_cry_9           Net          -        -       0.014     -           2         
un1_DUTY_CYCLE_2_cry_10_c        SB_CARRY     CI       In      -         9.756       -         
un1_DUTY_CYCLE_2_cry_10_c        SB_CARRY     CO       Out     0.126     9.883       -         
un1_DUTY_CYCLE_2_cry_10          Net          -        -       0.014     -           2         
un1_DUTY_CYCLE_2_cry_11_0_c      SB_CARRY     CI       In      -         9.897       -         
un1_DUTY_CYCLE_2_cry_11_0_c      SB_CARRY     CO       Out     0.126     10.023      -         
un1_DUTY_CYCLE_2_cry_11          Net          -        -       0.014     -           2         
un1_DUTY_CYCLE_2_cry_12_c        SB_CARRY     CI       In      -         10.037      -         
un1_DUTY_CYCLE_2_cry_12_c        SB_CARRY     CO       Out     0.126     10.163      -         
un1_DUTY_CYCLE_2_cry_12          Net          -        -       0.014     -           2         
un1_DUTY_CYCLE_2_cry_13_0_c      SB_CARRY     CI       In      -         10.177      -         
un1_DUTY_CYCLE_2_cry_13_0_c      SB_CARRY     CO       Out     0.126     10.303      -         
un1_DUTY_CYCLE_2_cry_13          Net          -        -       0.014     -           2         
un1_DUTY_CYCLE_2_cry_14_0_c      SB_CARRY     CI       In      -         10.317      -         
un1_DUTY_CYCLE_2_cry_14_0_c      SB_CARRY     CO       Out     0.126     10.443      -         
un1_DUTY_CYCLE_2_cry_14          Net          -        -       0.014     -           2         
un1_DUTY_CYCLE_2_cry_15_0_c      SB_CARRY     CI       In      -         10.457      -         
un1_DUTY_CYCLE_2_cry_15_0_c      SB_CARRY     CO       Out     0.126     10.584      -         
un1_DUTY_CYCLE_2_cry_15          Net          -        -       0.014     -           2         
un1_DUTY_CYCLE_2_cry_16_0_c      SB_CARRY     CI       In      -         10.598      -         
un1_DUTY_CYCLE_2_cry_16_0_c      SB_CARRY     CO       Out     0.126     10.724      -         
un1_DUTY_CYCLE_2_cry_16          Net          -        -       0.014     -           2         
un1_DUTY_CYCLE_2_cry_17_0_c      SB_CARRY     CI       In      -         10.738      -         
un1_DUTY_CYCLE_2_cry_17_0_c      SB_CARRY     CO       Out     0.126     10.864      -         
un1_DUTY_CYCLE_2_cry_17          Net          -        -       0.386     -           1         
DUTY_CYCLE_RNO[18]               SB_LUT4      I3       In      -         11.250      -         
DUTY_CYCLE_RNO[18]               SB_LUT4      O        Out     0.316     11.566      -         
DUTY_CYCLE_RNO[18]               Net          -        -       1.507     -           1         
DUTY_CYCLE[18]                   SB_DFF       D        In      -         13.073      -         
===============================================================================================
Total path delay (propagation time + setup) of 13.178 is 4.486(34.0%) logic and 8.692(66.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      11.201
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         11.096

    - Propagation time:                      13.038
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.942

    Number of logic level(s):                19
    Starting point:                          DUTY_CYCLE[17] / Q
    Ending point:                            DUTY_CYCLE[18] / D
    The start point is clocked by            PWM_Generator_Verilog|clk [rising] on pin C
    The end   point is clocked by            PWM_Generator_Verilog|clk [rising] on pin C

Instance / Net                                Pin      Pin               Arrival     No. of    
Name                             Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------
DUTY_CYCLE[17]                   SB_DFF       Q        Out     0.540     0.540       -         
PWM_OUT_17                       Net          -        -       1.599     -           6         
PWM_DFF2.Q_e_0_RNI2K6H           SB_LUT4      I0       In      -         2.139       -         
PWM_DFF2.Q_e_0_RNI2K6H           SB_LUT4      O        Out     0.449     2.588       -         
g0_1_0_3                         Net          -        -       1.371     -           1         
DUTY_CYCLE_RNIO3MF1[18]          SB_LUT4      I3       In      -         3.959       -         
DUTY_CYCLE_RNIO3MF1[18]          SB_LUT4      O        Out     0.316     4.274       -         
g0_1_0_4                         Net          -        -       1.371     -           1         
DUTY_CYCLE_RNI0GV95[12]          SB_LUT4      I0       In      -         5.645       -         
DUTY_CYCLE_RNI0GV95[12]          SB_LUT4      O        Out     0.449     6.094       -         
DUTY_CYCLE14_i                   Net          -        -       1.371     -           10        
un1_DUTY_CYCLE_2_cry_4_c_RNO     SB_LUT4      I1       In      -         7.465       -         
un1_DUTY_CYCLE_2_cry_4_c_RNO     SB_LUT4      O        Out     0.379     7.844       -         
un1_DUTY_CYCLE_2_cry_4_c_RNO     Net          -        -       0.905     -           1         
un1_DUTY_CYCLE_2_cry_4_c         SB_CARRY     I0       In      -         8.749       -         
un1_DUTY_CYCLE_2_cry_4_c         SB_CARRY     CO       Out     0.258     9.006       -         
un1_DUTY_CYCLE_2_cry_4           Net          -        -       0.014     -           2         
un1_DUTY_CYCLE_2_cry_5_c         SB_CARRY     CI       In      -         9.020       -         
un1_DUTY_CYCLE_2_cry_5_c         SB_CARRY     CO       Out     0.126     9.147       -         
un1_DUTY_CYCLE_2_cry_5           Net          -        -       0.014     -           2         
un1_DUTY_CYCLE_2_cry_6_c         SB_CARRY     CI       In      -         9.161       -         
un1_DUTY_CYCLE_2_cry_6_c         SB_CARRY     CO       Out     0.126     9.287       -         
un1_DUTY_CYCLE_2_cry_6           Net          -        -       0.014     -           2         
un1_DUTY_CYCLE_2_cry_7_0_c       SB_CARRY     CI       In      -         9.301       -         
un1_DUTY_CYCLE_2_cry_7_0_c       SB_CARRY     CO       Out     0.126     9.427       -         
un1_DUTY_CYCLE_2_cry_7           Net          -        -       0.014     -           2         
un1_DUTY_CYCLE_2_cry_8_c         SB_CARRY     CI       In      -         9.441       -         
un1_DUTY_CYCLE_2_cry_8_c         SB_CARRY     CO       Out     0.126     9.567       -         
un1_DUTY_CYCLE_2_cry_8           Net          -        -       0.014     -           2         
un1_DUTY_CYCLE_2_cry_9_c         SB_CARRY     CI       In      -         9.581       -         
un1_DUTY_CYCLE_2_cry_9_c         SB_CARRY     CO       Out     0.126     9.707       -         
un1_DUTY_CYCLE_2_cry_9           Net          -        -       0.014     -           2         
un1_DUTY_CYCLE_2_cry_10_c        SB_CARRY     CI       In      -         9.721       -         
un1_DUTY_CYCLE_2_cry_10_c        SB_CARRY     CO       Out     0.126     9.848       -         
un1_DUTY_CYCLE_2_cry_10          Net          -        -       0.014     -           2         
un1_DUTY_CYCLE_2_cry_11_0_c      SB_CARRY     CI       In      -         9.862       -         
un1_DUTY_CYCLE_2_cry_11_0_c      SB_CARRY     CO       Out     0.126     9.988       -         
un1_DUTY_CYCLE_2_cry_11          Net          -        -       0.014     -           2         
un1_DUTY_CYCLE_2_cry_12_c        SB_CARRY     CI       In      -         10.002      -         
un1_DUTY_CYCLE_2_cry_12_c        SB_CARRY     CO       Out     0.126     10.128      -         
un1_DUTY_CYCLE_2_cry_12          Net          -        -       0.014     -           2         
un1_DUTY_CYCLE_2_cry_13_0_c      SB_CARRY     CI       In      -         10.142      -         
un1_DUTY_CYCLE_2_cry_13_0_c      SB_CARRY     CO       Out     0.126     10.268      -         
un1_DUTY_CYCLE_2_cry_13          Net          -        -       0.014     -           2         
un1_DUTY_CYCLE_2_cry_14_0_c      SB_CARRY     CI       In      -         10.282      -         
un1_DUTY_CYCLE_2_cry_14_0_c      SB_CARRY     CO       Out     0.126     10.408      -         
un1_DUTY_CYCLE_2_cry_14          Net          -        -       0.014     -           2         
un1_DUTY_CYCLE_2_cry_15_0_c      SB_CARRY     CI       In      -         10.422      -         
un1_DUTY_CYCLE_2_cry_15_0_c      SB_CARRY     CO       Out     0.126     10.549      -         
un1_DUTY_CYCLE_2_cry_15          Net          -        -       0.014     -           2         
un1_DUTY_CYCLE_2_cry_16_0_c      SB_CARRY     CI       In      -         10.563      -         
un1_DUTY_CYCLE_2_cry_16_0_c      SB_CARRY     CO       Out     0.126     10.689      -         
un1_DUTY_CYCLE_2_cry_16          Net          -        -       0.014     -           2         
un1_DUTY_CYCLE_2_cry_17_0_c      SB_CARRY     CI       In      -         10.703      -         
un1_DUTY_CYCLE_2_cry_17_0_c      SB_CARRY     CO       Out     0.126     10.829      -         
un1_DUTY_CYCLE_2_cry_17          Net          -        -       0.386     -           1         
DUTY_CYCLE_RNO[18]               SB_LUT4      I3       In      -         11.215      -         
DUTY_CYCLE_RNO[18]               SB_LUT4      O        Out     0.316     11.531      -         
DUTY_CYCLE_RNO[18]               Net          -        -       1.507     -           1         
DUTY_CYCLE[18]                   SB_DFF       D        In      -         13.038      -         
===============================================================================================
Total path delay (propagation time + setup) of 13.143 is 4.451(33.9%) logic and 8.692(66.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      11.201
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         11.096

    - Propagation time:                      13.031
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.935

    Number of logic level(s):                19
    Starting point:                          DUTY_CYCLE[13] / Q
    Ending point:                            DUTY_CYCLE[18] / D
    The start point is clocked by            PWM_Generator_Verilog|clk [rising] on pin C
    The end   point is clocked by            PWM_Generator_Verilog|clk [rising] on pin C

Instance / Net                                Pin      Pin               Arrival     No. of    
Name                             Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------
DUTY_CYCLE[13]                   SB_DFF       Q        Out     0.540     0.540       -         
PWM_OUT_13                       Net          -        -       1.599     -           8         
DUTY_CYCLE_RNI2KT61[11]          SB_LUT4      I0       In      -         2.139       -         
DUTY_CYCLE_RNI2KT61[11]          SB_LUT4      O        Out     0.449     2.588       -         
DUTY_CYCLE_RNI2KT61[11]          Net          -        -       1.371     -           1         
DUTY_CYCLE_RNIL3LG1[15]          SB_LUT4      I2       In      -         3.959       -         
DUTY_CYCLE_RNIL3LG1[15]          SB_LUT4      O        Out     0.379     4.338       -         
DUTY_CYCLE_RNIL3LG1[15]          Net          -        -       1.371     -           1         
DUTY_CYCLE_RNI0GV95[12]          SB_LUT4      I2       In      -         5.708       -         
DUTY_CYCLE_RNI0GV95[12]          SB_LUT4      O        Out     0.379     6.087       -         
DUTY_CYCLE14_i                   Net          -        -       1.371     -           10        
un1_DUTY_CYCLE_2_cry_4_c_RNO     SB_LUT4      I1       In      -         7.458       -         
un1_DUTY_CYCLE_2_cry_4_c_RNO     SB_LUT4      O        Out     0.379     7.837       -         
un1_DUTY_CYCLE_2_cry_4_c_RNO     Net          -        -       0.905     -           1         
un1_DUTY_CYCLE_2_cry_4_c         SB_CARRY     I0       In      -         8.742       -         
un1_DUTY_CYCLE_2_cry_4_c         SB_CARRY     CO       Out     0.258     8.999       -         
un1_DUTY_CYCLE_2_cry_4           Net          -        -       0.014     -           2         
un1_DUTY_CYCLE_2_cry_5_c         SB_CARRY     CI       In      -         9.013       -         
un1_DUTY_CYCLE_2_cry_5_c         SB_CARRY     CO       Out     0.126     9.140       -         
un1_DUTY_CYCLE_2_cry_5           Net          -        -       0.014     -           2         
un1_DUTY_CYCLE_2_cry_6_c         SB_CARRY     CI       In      -         9.154       -         
un1_DUTY_CYCLE_2_cry_6_c         SB_CARRY     CO       Out     0.126     9.280       -         
un1_DUTY_CYCLE_2_cry_6           Net          -        -       0.014     -           2         
un1_DUTY_CYCLE_2_cry_7_0_c       SB_CARRY     CI       In      -         9.294       -         
un1_DUTY_CYCLE_2_cry_7_0_c       SB_CARRY     CO       Out     0.126     9.420       -         
un1_DUTY_CYCLE_2_cry_7           Net          -        -       0.014     -           2         
un1_DUTY_CYCLE_2_cry_8_c         SB_CARRY     CI       In      -         9.434       -         
un1_DUTY_CYCLE_2_cry_8_c         SB_CARRY     CO       Out     0.126     9.560       -         
un1_DUTY_CYCLE_2_cry_8           Net          -        -       0.014     -           2         
un1_DUTY_CYCLE_2_cry_9_c         SB_CARRY     CI       In      -         9.574       -         
un1_DUTY_CYCLE_2_cry_9_c         SB_CARRY     CO       Out     0.126     9.700       -         
un1_DUTY_CYCLE_2_cry_9           Net          -        -       0.014     -           2         
un1_DUTY_CYCLE_2_cry_10_c        SB_CARRY     CI       In      -         9.714       -         
un1_DUTY_CYCLE_2_cry_10_c        SB_CARRY     CO       Out     0.126     9.841       -         
un1_DUTY_CYCLE_2_cry_10          Net          -        -       0.014     -           2         
un1_DUTY_CYCLE_2_cry_11_0_c      SB_CARRY     CI       In      -         9.855       -         
un1_DUTY_CYCLE_2_cry_11_0_c      SB_CARRY     CO       Out     0.126     9.981       -         
un1_DUTY_CYCLE_2_cry_11          Net          -        -       0.014     -           2         
un1_DUTY_CYCLE_2_cry_12_c        SB_CARRY     CI       In      -         9.995       -         
un1_DUTY_CYCLE_2_cry_12_c        SB_CARRY     CO       Out     0.126     10.121      -         
un1_DUTY_CYCLE_2_cry_12          Net          -        -       0.014     -           2         
un1_DUTY_CYCLE_2_cry_13_0_c      SB_CARRY     CI       In      -         10.135      -         
un1_DUTY_CYCLE_2_cry_13_0_c      SB_CARRY     CO       Out     0.126     10.261      -         
un1_DUTY_CYCLE_2_cry_13          Net          -        -       0.014     -           2         
un1_DUTY_CYCLE_2_cry_14_0_c      SB_CARRY     CI       In      -         10.275      -         
un1_DUTY_CYCLE_2_cry_14_0_c      SB_CARRY     CO       Out     0.126     10.401      -         
un1_DUTY_CYCLE_2_cry_14          Net          -        -       0.014     -           2         
un1_DUTY_CYCLE_2_cry_15_0_c      SB_CARRY     CI       In      -         10.415      -         
un1_DUTY_CYCLE_2_cry_15_0_c      SB_CARRY     CO       Out     0.126     10.542      -         
un1_DUTY_CYCLE_2_cry_15          Net          -        -       0.014     -           2         
un1_DUTY_CYCLE_2_cry_16_0_c      SB_CARRY     CI       In      -         10.556      -         
un1_DUTY_CYCLE_2_cry_16_0_c      SB_CARRY     CO       Out     0.126     10.682      -         
un1_DUTY_CYCLE_2_cry_16          Net          -        -       0.014     -           2         
un1_DUTY_CYCLE_2_cry_17_0_c      SB_CARRY     CI       In      -         10.696      -         
un1_DUTY_CYCLE_2_cry_17_0_c      SB_CARRY     CO       Out     0.126     10.822      -         
un1_DUTY_CYCLE_2_cry_17          Net          -        -       0.386     -           1         
DUTY_CYCLE_RNO[18]               SB_LUT4      I3       In      -         11.208      -         
DUTY_CYCLE_RNO[18]               SB_LUT4      O        Out     0.316     11.524      -         
DUTY_CYCLE_RNO[18]               Net          -        -       1.507     -           1         
DUTY_CYCLE[18]                   SB_DFF       D        In      -         13.031      -         
===============================================================================================
Total path delay (propagation time + setup) of 13.136 is 4.444(33.8%) logic and 8.692(66.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      11.201
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         11.096

    - Propagation time:                      13.024
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.928

    Number of logic level(s):                19
    Starting point:                          DUTY_CYCLE[5] / Q
    Ending point:                            DUTY_CYCLE[18] / D
    The start point is clocked by            PWM_Generator_Verilog|clk [rising] on pin C
    The end   point is clocked by            PWM_Generator_Verilog|clk [rising] on pin C

Instance / Net                                Pin      Pin               Arrival     No. of    
Name                             Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------
DUTY_CYCLE[5]                    SB_DFF       Q        Out     0.540     0.540       -         
PWM_OUT_5                        Net          -        -       1.599     -           8         
DUTY_CYCLE_RNIAI341[7]           SB_LUT4      I1       In      -         2.139       -         
DUTY_CYCLE_RNIAI341[7]           SB_LUT4      O        Out     0.400     2.539       -         
g0_1_0_N_4L5_1                   Net          -        -       1.371     -           1         
DUTY_CYCLE_RNI3SSV1[8]           SB_LUT4      I1       In      -         3.910       -         
DUTY_CYCLE_RNI3SSV1[8]           SB_LUT4      O        Out     0.400     4.309       -         
DUTY_CYCLE_RNI3SSV1[8]           Net          -        -       1.371     -           1         
DUTY_CYCLE_RNI0GV95[12]          SB_LUT4      I1       In      -         5.680       -         
DUTY_CYCLE_RNI0GV95[12]          SB_LUT4      O        Out     0.379     6.059       -         
DUTY_CYCLE14_i                   Net          -        -       1.371     -           10        
un1_DUTY_CYCLE_2_cry_4_c_RNO     SB_LUT4      I1       In      -         7.430       -         
un1_DUTY_CYCLE_2_cry_4_c_RNO     SB_LUT4      O        Out     0.400     7.830       -         
un1_DUTY_CYCLE_2_cry_4_c_RNO     Net          -        -       0.905     -           1         
un1_DUTY_CYCLE_2_cry_4_c         SB_CARRY     I0       In      -         8.735       -         
un1_DUTY_CYCLE_2_cry_4_c         SB_CARRY     CO       Out     0.258     8.992       -         
un1_DUTY_CYCLE_2_cry_4           Net          -        -       0.014     -           2         
un1_DUTY_CYCLE_2_cry_5_c         SB_CARRY     CI       In      -         9.006       -         
un1_DUTY_CYCLE_2_cry_5_c         SB_CARRY     CO       Out     0.126     9.133       -         
un1_DUTY_CYCLE_2_cry_5           Net          -        -       0.014     -           2         
un1_DUTY_CYCLE_2_cry_6_c         SB_CARRY     CI       In      -         9.146       -         
un1_DUTY_CYCLE_2_cry_6_c         SB_CARRY     CO       Out     0.126     9.273       -         
un1_DUTY_CYCLE_2_cry_6           Net          -        -       0.014     -           2         
un1_DUTY_CYCLE_2_cry_7_0_c       SB_CARRY     CI       In      -         9.287       -         
un1_DUTY_CYCLE_2_cry_7_0_c       SB_CARRY     CO       Out     0.126     9.413       -         
un1_DUTY_CYCLE_2_cry_7           Net          -        -       0.014     -           2         
un1_DUTY_CYCLE_2_cry_8_c         SB_CARRY     CI       In      -         9.427       -         
un1_DUTY_CYCLE_2_cry_8_c         SB_CARRY     CO       Out     0.126     9.553       -         
un1_DUTY_CYCLE_2_cry_8           Net          -        -       0.014     -           2         
un1_DUTY_CYCLE_2_cry_9_c         SB_CARRY     CI       In      -         9.567       -         
un1_DUTY_CYCLE_2_cry_9_c         SB_CARRY     CO       Out     0.126     9.693       -         
un1_DUTY_CYCLE_2_cry_9           Net          -        -       0.014     -           2         
un1_DUTY_CYCLE_2_cry_10_c        SB_CARRY     CI       In      -         9.707       -         
un1_DUTY_CYCLE_2_cry_10_c        SB_CARRY     CO       Out     0.126     9.834       -         
un1_DUTY_CYCLE_2_cry_10          Net          -        -       0.014     -           2         
un1_DUTY_CYCLE_2_cry_11_0_c      SB_CARRY     CI       In      -         9.848       -         
un1_DUTY_CYCLE_2_cry_11_0_c      SB_CARRY     CO       Out     0.126     9.974       -         
un1_DUTY_CYCLE_2_cry_11          Net          -        -       0.014     -           2         
un1_DUTY_CYCLE_2_cry_12_c        SB_CARRY     CI       In      -         9.988       -         
un1_DUTY_CYCLE_2_cry_12_c        SB_CARRY     CO       Out     0.126     10.114      -         
un1_DUTY_CYCLE_2_cry_12          Net          -        -       0.014     -           2         
un1_DUTY_CYCLE_2_cry_13_0_c      SB_CARRY     CI       In      -         10.128      -         
un1_DUTY_CYCLE_2_cry_13_0_c      SB_CARRY     CO       Out     0.126     10.254      -         
un1_DUTY_CYCLE_2_cry_13          Net          -        -       0.014     -           2         
un1_DUTY_CYCLE_2_cry_14_0_c      SB_CARRY     CI       In      -         10.268      -         
un1_DUTY_CYCLE_2_cry_14_0_c      SB_CARRY     CO       Out     0.126     10.394      -         
un1_DUTY_CYCLE_2_cry_14          Net          -        -       0.014     -           2         
un1_DUTY_CYCLE_2_cry_15_0_c      SB_CARRY     CI       In      -         10.408      -         
un1_DUTY_CYCLE_2_cry_15_0_c      SB_CARRY     CO       Out     0.126     10.535      -         
un1_DUTY_CYCLE_2_cry_15          Net          -        -       0.014     -           2         
un1_DUTY_CYCLE_2_cry_16_0_c      SB_CARRY     CI       In      -         10.549      -         
un1_DUTY_CYCLE_2_cry_16_0_c      SB_CARRY     CO       Out     0.126     10.675      -         
un1_DUTY_CYCLE_2_cry_16          Net          -        -       0.014     -           2         
un1_DUTY_CYCLE_2_cry_17_0_c      SB_CARRY     CI       In      -         10.689      -         
un1_DUTY_CYCLE_2_cry_17_0_c      SB_CARRY     CO       Out     0.126     10.815      -         
un1_DUTY_CYCLE_2_cry_17          Net          -        -       0.386     -           1         
DUTY_CYCLE_RNO[18]               SB_LUT4      I3       In      -         11.201      -         
DUTY_CYCLE_RNO[18]               SB_LUT4      O        Out     0.316     11.517      -         
DUTY_CYCLE_RNO[18]               Net          -        -       1.507     -           1         
DUTY_CYCLE[18]                   SB_DFF       D        In      -         13.024      -         
===============================================================================================
Total path delay (propagation time + setup) of 13.129 is 4.437(33.8%) logic and 8.692(66.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      11.201
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         11.096

    - Propagation time:                      13.003
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.907

    Number of logic level(s):                19
    Starting point:                          DUTY_CYCLE[6] / Q
    Ending point:                            DUTY_CYCLE[18] / D
    The start point is clocked by            PWM_Generator_Verilog|clk [rising] on pin C
    The end   point is clocked by            PWM_Generator_Verilog|clk [rising] on pin C

Instance / Net                                Pin      Pin               Arrival     No. of    
Name                             Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------
DUTY_CYCLE[6]                    SB_DFF       Q        Out     0.540     0.540       -         
PWM_OUT_6                        Net          -        -       1.599     -           8         
DUTY_CYCLE_RNIAI341[7]           SB_LUT4      I2       In      -         2.139       -         
DUTY_CYCLE_RNIAI341[7]           SB_LUT4      O        Out     0.379     2.518       -         
g0_1_0_N_4L5_1                   Net          -        -       1.371     -           1         
DUTY_CYCLE_RNI3SSV1[8]           SB_LUT4      I1       In      -         3.889       -         
DUTY_CYCLE_RNI3SSV1[8]           SB_LUT4      O        Out     0.400     4.288       -         
DUTY_CYCLE_RNI3SSV1[8]           Net          -        -       1.371     -           1         
DUTY_CYCLE_RNI0GV95[12]          SB_LUT4      I1       In      -         5.659       -         
DUTY_CYCLE_RNI0GV95[12]          SB_LUT4      O        Out     0.379     6.038       -         
DUTY_CYCLE14_i                   Net          -        -       1.371     -           10        
un1_DUTY_CYCLE_2_cry_4_c_RNO     SB_LUT4      I1       In      -         7.409       -         
un1_DUTY_CYCLE_2_cry_4_c_RNO     SB_LUT4      O        Out     0.400     7.809       -         
un1_DUTY_CYCLE_2_cry_4_c_RNO     Net          -        -       0.905     -           1         
un1_DUTY_CYCLE_2_cry_4_c         SB_CARRY     I0       In      -         8.714       -         
un1_DUTY_CYCLE_2_cry_4_c         SB_CARRY     CO       Out     0.258     8.971       -         
un1_DUTY_CYCLE_2_cry_4           Net          -        -       0.014     -           2         
un1_DUTY_CYCLE_2_cry_5_c         SB_CARRY     CI       In      -         8.985       -         
un1_DUTY_CYCLE_2_cry_5_c         SB_CARRY     CO       Out     0.126     9.111       -         
un1_DUTY_CYCLE_2_cry_5           Net          -        -       0.014     -           2         
un1_DUTY_CYCLE_2_cry_6_c         SB_CARRY     CI       In      -         9.126       -         
un1_DUTY_CYCLE_2_cry_6_c         SB_CARRY     CO       Out     0.126     9.252       -         
un1_DUTY_CYCLE_2_cry_6           Net          -        -       0.014     -           2         
un1_DUTY_CYCLE_2_cry_7_0_c       SB_CARRY     CI       In      -         9.266       -         
un1_DUTY_CYCLE_2_cry_7_0_c       SB_CARRY     CO       Out     0.126     9.392       -         
un1_DUTY_CYCLE_2_cry_7           Net          -        -       0.014     -           2         
un1_DUTY_CYCLE_2_cry_8_c         SB_CARRY     CI       In      -         9.406       -         
un1_DUTY_CYCLE_2_cry_8_c         SB_CARRY     CO       Out     0.126     9.532       -         
un1_DUTY_CYCLE_2_cry_8           Net          -        -       0.014     -           2         
un1_DUTY_CYCLE_2_cry_9_c         SB_CARRY     CI       In      -         9.546       -         
un1_DUTY_CYCLE_2_cry_9_c         SB_CARRY     CO       Out     0.126     9.672       -         
un1_DUTY_CYCLE_2_cry_9           Net          -        -       0.014     -           2         
un1_DUTY_CYCLE_2_cry_10_c        SB_CARRY     CI       In      -         9.686       -         
un1_DUTY_CYCLE_2_cry_10_c        SB_CARRY     CO       Out     0.126     9.813       -         
un1_DUTY_CYCLE_2_cry_10          Net          -        -       0.014     -           2         
un1_DUTY_CYCLE_2_cry_11_0_c      SB_CARRY     CI       In      -         9.826       -         
un1_DUTY_CYCLE_2_cry_11_0_c      SB_CARRY     CO       Out     0.126     9.953       -         
un1_DUTY_CYCLE_2_cry_11          Net          -        -       0.014     -           2         
un1_DUTY_CYCLE_2_cry_12_c        SB_CARRY     CI       In      -         9.967       -         
un1_DUTY_CYCLE_2_cry_12_c        SB_CARRY     CO       Out     0.126     10.093      -         
un1_DUTY_CYCLE_2_cry_12          Net          -        -       0.014     -           2         
un1_DUTY_CYCLE_2_cry_13_0_c      SB_CARRY     CI       In      -         10.107      -         
un1_DUTY_CYCLE_2_cry_13_0_c      SB_CARRY     CO       Out     0.126     10.233      -         
un1_DUTY_CYCLE_2_cry_13          Net          -        -       0.014     -           2         
un1_DUTY_CYCLE_2_cry_14_0_c      SB_CARRY     CI       In      -         10.247      -         
un1_DUTY_CYCLE_2_cry_14_0_c      SB_CARRY     CO       Out     0.126     10.373      -         
un1_DUTY_CYCLE_2_cry_14          Net          -        -       0.014     -           2         
un1_DUTY_CYCLE_2_cry_15_0_c      SB_CARRY     CI       In      -         10.387      -         
un1_DUTY_CYCLE_2_cry_15_0_c      SB_CARRY     CO       Out     0.126     10.514      -         
un1_DUTY_CYCLE_2_cry_15          Net          -        -       0.014     -           2         
un1_DUTY_CYCLE_2_cry_16_0_c      SB_CARRY     CI       In      -         10.528      -         
un1_DUTY_CYCLE_2_cry_16_0_c      SB_CARRY     CO       Out     0.126     10.654      -         
un1_DUTY_CYCLE_2_cry_16          Net          -        -       0.014     -           2         
un1_DUTY_CYCLE_2_cry_17_0_c      SB_CARRY     CI       In      -         10.668      -         
un1_DUTY_CYCLE_2_cry_17_0_c      SB_CARRY     CO       Out     0.126     10.794      -         
un1_DUTY_CYCLE_2_cry_17          Net          -        -       0.386     -           1         
DUTY_CYCLE_RNO[18]               SB_LUT4      I3       In      -         11.180      -         
DUTY_CYCLE_RNO[18]               SB_LUT4      O        Out     0.316     11.496      -         
DUTY_CYCLE_RNO[18]               Net          -        -       1.507     -           1         
DUTY_CYCLE[18]                   SB_DFF       D        In      -         13.003      -         
===============================================================================================
Total path delay (propagation time + setup) of 13.108 is 4.416(33.7%) logic and 8.692(66.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

---------------------------------------
Resource Usage Report for PWM_Generator_Verilog 

Mapping to part: ice40hx1ktq144
Cell usage:
GND             4 uses
SB_CARRY        45 uses
SB_DFF          16 uses
SB_DFFE         4 uses
SB_DFFSR        18 uses
SB_GB           1 use
VCC             4 uses
SB_LUT4         85 uses

I/O ports: 4
I/O primitives: 4
SB_GB_IO       1 use
SB_IO          3 uses

I/O Register bits:                  0
Register bits not including I/Os:   38 (2%)
Total load per clock:
   PWM_Generator_Verilog|clk: 1

@S |Mapping Summary:
Total  LUTs: 85 (6%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 85 = 85 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 135MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Nov 25 21:13:00 2023

###########################################################]


Synthesis exit by 0.
Current Implementation PWMtest_Implmnt its sbt path: D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 3 seconds


"D:/IceCube2/sbt_backend/bin/win32/opt\edifparser.exe" "D:\IceCube2\sbt_backend\devices\ICE40P01.dev" "D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt/PWMtest.edf " "D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt\sbt\netlist" "-pTQ144" "-yD:\IceCube2\verilog\Projects\PWMtest\PWMtest_Implmnt\sbt\constraint\PWM_Generator_Verilog_pcf_sbt.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt/PWMtest.edf...
Parsing constraint file: D:\IceCube2\verilog\Projects\PWMtest\PWMtest_Implmnt\sbt\constraint\PWM_Generator_Verilog_pcf_sbt.pcf ...
start to read sdc/scf file D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt/PWMtest.scf
sdc_reader OK D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt/PWMtest.scf
Stored edif netlist at D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt\sbt\netlist\oadb-PWM_Generator_Verilog...

write Timing Constraint to D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: PWM_Generator_Verilog

EDF Parser run-time: 0 (sec)
edif parser succeed.


"D:/IceCube2/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt\sbt\netlist\oadb-PWM_Generator_Verilog" --outdir "D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt\sbt\outputs\placer" --device-file "D:\IceCube2\sbt_backend\devices\ICE40P01.dev" --package TQ144 --deviceMarketName iCE40HX1K --sdc-file "D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "D:\IceCube2\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt\sbt\outputs\placer\PWM_Generator_Verilog_pl.sdc"
starting placerrunning placerExecuting : D:\IceCube2\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt\sbt\netlist\oadb-PWM_Generator_Verilog --outdir D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt\sbt\outputs\placer --device-file D:\IceCube2\sbt_backend\devices\ICE40P01.dev --package TQ144 --deviceMarketName iCE40HX1K --sdc-file D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file D:\IceCube2\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt\sbt\outputs\placer\PWM_Generator_Verilog_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - D:\IceCube2\sbt_backend\devices\ICE40P01.dev
Package              - TQ144
Design database      - D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt\sbt\netlist\oadb-PWM_Generator_Verilog
SDC file             - D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt\sbt\outputs\placer
Timing library       - D:\IceCube2\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt\sbt\netlist\oadb-PWM_Generator_Verilog/BFPGA_DESIGN_ep
I2065: Reading device file : D:\IceCube2\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	85
    Number of DFFs      	:	38
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	45
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	3
    Number of GBIOs     	:	1
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	4
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	1
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	5
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	91
    Number of DFFs      	:	38
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	45

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	10
        LUT, DFF and CARRY	:	28
    Combinational LogicCells
        Only LUT         	:	39
        CARRY Only       	:	3
        LUT with CARRY   	:	14
    LogicCells                  :	94/1280
    PLBs                        :	15/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	4/96
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 8.5 (sec)

Final Design Statistics
    Number of LUTs      	:	91
    Number of DFFs      	:	38
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	45
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	3
    Number of GBIOs     	:	1
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	94/1280
    PLBs                        :	17/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	4/96
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: PWM_Generator_Verilog|clk | Frequency: 120.02 MHz | Target: 89.29 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 9.1 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"D:/IceCube2/sbt_backend/bin/win32/opt\packer.exe" "D:\IceCube2\sbt_backend\devices\ICE40P01.dev" "D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt\sbt\netlist\oadb-PWM_Generator_Verilog" --package TQ144 --outdir "D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt\sbt\outputs\packer" --DRC_only  --translator "D:\IceCube2\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt\sbt\outputs\placer\PWM_Generator_Verilog_pl.sdc" --dst_sdc_file "D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt\sbt\outputs\packer\PWM_Generator_Verilog_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 253
used logic cells: 94
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"D:/IceCube2/sbt_backend/bin/win32/opt\packer.exe" "D:\IceCube2\sbt_backend\devices\ICE40P01.dev" "D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt\sbt\netlist\oadb-PWM_Generator_Verilog" --package TQ144 --outdir "D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt\sbt\outputs\packer" --translator "D:\IceCube2\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt\sbt\outputs\placer\PWM_Generator_Verilog_pl.sdc" --dst_sdc_file "D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt\sbt\outputs\packer\PWM_Generator_Verilog_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 253
used logic cells: 94
Translating sdc file D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt\sbt\outputs\placer\PWM_Generator_Verilog_pl.sdc...
Translated sdc file is D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt\sbt\outputs\packer\PWM_Generator_Verilog_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"D:\IceCube2\sbt_backend\bin\win32\opt\sbrouter.exe" "D:\IceCube2\sbt_backend\devices\ICE40P01.dev" "D:\IceCube2\verilog\Projects\PWMtest\PWMtest_Implmnt\sbt\netlist\oadb-PWM_Generator_Verilog" "D:\IceCube2\sbt_backend\devices\ice40HX1K.lib" "D:\IceCube2\verilog\Projects\PWMtest\PWMtest_Implmnt\sbt\outputs\packer\PWM_Generator_Verilog_pk.sdc" --outdir "D:\IceCube2\verilog\Projects\PWMtest\PWMtest_Implmnt\sbt\outputs\router" --sdf_file "D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt\sbt\outputs\simulation_netlist\PWM_Generator_Verilog_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : D:\IceCube2\sbt_backend\bin\win32\opt\sbrouter.exe D:\IceCube2\sbt_backend\devices\ICE40P01.dev D:\IceCube2\verilog\Projects\PWMtest\PWMtest_Implmnt\sbt\netlist\oadb-PWM_Generator_Verilog D:\IceCube2\sbt_backend\devices\ice40HX1K.lib D:\IceCube2\verilog\Projects\PWMtest\PWMtest_Implmnt\sbt\outputs\packer\PWM_Generator_Verilog_pk.sdc --outdir D:\IceCube2\verilog\Projects\PWMtest\PWMtest_Implmnt\sbt\outputs\router --sdf_file D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt\sbt\outputs\simulation_netlist\PWM_Generator_Verilog_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design PWM_Generator_Verilog
Read design time: 1
I1202: Reading Architecture of device iCE40HX1K
Read device time: 1
I1209: Started routing
I1223: Total Nets : 129 
I1212: Iteration  1 :    48 unrouted : 0 seconds
I1212: Iteration  2 :     2 unrouted : 0 seconds
I1212: Iteration  3 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design PWM_Generator_Verilog
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 2 seconds
router succeed.

"D:/IceCube2/sbt_backend/bin/win32/opt\netlister.exe" --verilog "D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt\sbt\outputs\simulation_netlist\PWM_Generator_Verilog_sbt.v" --vhdl "D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt/sbt/outputs/simulation_netlist\PWM_Generator_Verilog_sbt.vhd" --lib "D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt\sbt\netlist\oadb-PWM_Generator_Verilog" --view rt --device "D:\IceCube2\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt\sbt\outputs\packer\PWM_Generator_Verilog_pk.sdc" --out-sdc-file "D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt\sbt\outputs\netlister\PWM_Generator_Verilog_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt\sbt\outputs\simulation_netlist\PWM_Generator_Verilog_sbt.v
Writing D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt/sbt/outputs/simulation_netlist\PWM_Generator_Verilog_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"D:/IceCube2/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt\sbt\netlist\oadb-PWM_Generator_Verilog" --lib-file "D:\IceCube2\sbt_backend\devices\ice40HX1K.lib" --sdc-file "D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt\sbt\outputs\netlister\PWM_Generator_Verilog_sbt.sdc" --sdf-file "D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt\sbt\outputs\simulation_netlist\PWM_Generator_Verilog_sbt.sdf" --report-file "D:\IceCube2\verilog\Projects\PWMtest\PWMtest_Implmnt\sbt\outputs\timer\PWM_Generator_Verilog_timing.rpt" --device-file "D:\IceCube2\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : D:\IceCube2\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt\sbt\netlist\oadb-PWM_Generator_Verilog --lib-file D:\IceCube2\sbt_backend\devices\ice40HX1K.lib --sdc-file D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt\sbt\outputs\netlister\PWM_Generator_Verilog_sbt.sdc --sdf-file D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt\sbt\outputs\simulation_netlist\PWM_Generator_Verilog_sbt.sdf --report-file D:\IceCube2\verilog\Projects\PWMtest\PWMtest_Implmnt\sbt\outputs\timer\PWM_Generator_Verilog_timing.rpt --device-file D:\IceCube2\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"D:/IceCube2/sbt_backend/bin/win32/opt\bitmap.exe" "D:\IceCube2\sbt_backend\devices\ICE40P01.dev" --design "D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt\sbt\netlist\oadb-PWM_Generator_Verilog" --device_name iCE40HX1K --package TQ144 --outdir "D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
2:52:01 PM
