{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1653642885696 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1653642885696 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 27 11:14:45 2022 " "Processing started: Fri May 27 11:14:45 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1653642885696 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653642885696 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off primedle -c primedle " "Command: quartus_map --read_settings_files=on --write_settings_files=off primedle -c primedle" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653642885697 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1653642885888 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1653642885889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/kreslotim/Documents/FPGA/TP8_9/primedle/architectures/timer-rtl.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/kreslotim/Documents/FPGA/TP8_9/primedle/architectures/timer-rtl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 timer-rtl " "Found design unit 1: timer-rtl" {  } { { "../architectures/timer-rtl.vhd" "" { Text "/home/kreslotim/Documents/FPGA/TP8_9/primedle/architectures/timer-rtl.vhd" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653642894868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653642894868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/kreslotim/Documents/FPGA/TP8_9/primedle/architectures/timed_button-rtl.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/kreslotim/Documents/FPGA/TP8_9/primedle/architectures/timed_button-rtl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 timed_button-rtl " "Found design unit 1: timed_button-rtl" {  } { { "../architectures/timed_button-rtl.vhd" "" { Text "/home/kreslotim/Documents/FPGA/TP8_9/primedle/architectures/timed_button-rtl.vhd" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653642894869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653642894869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/kreslotim/Documents/FPGA/TP8_9/primedle/architectures/seg_decoder-rtl.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/kreslotim/Documents/FPGA/TP8_9/primedle/architectures/seg_decoder-rtl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 seg_decoder-rtl " "Found design unit 1: seg_decoder-rtl" {  } { { "../architectures/seg_decoder-rtl.vhd" "" { Text "/home/kreslotim/Documents/FPGA/TP8_9/primedle/architectures/seg_decoder-rtl.vhd" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653642894869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653642894869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/kreslotim/Documents/FPGA/TP8_9/primedle/architectures/rand_gen-rtl.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/kreslotim/Documents/FPGA/TP8_9/primedle/architectures/rand_gen-rtl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rand_gen-rtl " "Found design unit 1: rand_gen-rtl" {  } { { "../architectures/rand_gen-rtl.vhd" "" { Text "/home/kreslotim/Documents/FPGA/TP8_9/primedle/architectures/rand_gen-rtl.vhd" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653642894870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653642894870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/kreslotim/Documents/FPGA/TP8_9/primedle/architectures/primedle-rtl.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/kreslotim/Documents/FPGA/TP8_9/primedle/architectures/primedle-rtl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 primedle-rtl " "Found design unit 1: primedle-rtl" {  } { { "../architectures/primedle-rtl.vhd" "" { Text "/home/kreslotim/Documents/FPGA/TP8_9/primedle/architectures/primedle-rtl.vhd" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653642894870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653642894870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/kreslotim/Documents/FPGA/TP8_9/primedle/architectures/prime_checker-rtl.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/kreslotim/Documents/FPGA/TP8_9/primedle/architectures/prime_checker-rtl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 prime_checker-rtl " "Found design unit 1: prime_checker-rtl" {  } { { "../architectures/prime_checker-rtl.vhd" "" { Text "/home/kreslotim/Documents/FPGA/TP8_9/primedle/architectures/prime_checker-rtl.vhd" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653642894871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653642894871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/kreslotim/Documents/FPGA/TP8_9/primedle/architectures/led_driver-rtl.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/kreslotim/Documents/FPGA/TP8_9/primedle/architectures/led_driver-rtl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 led_driver-rtl " "Found design unit 1: led_driver-rtl" {  } { { "../architectures/led_driver-rtl.vhd" "" { Text "/home/kreslotim/Documents/FPGA/TP8_9/primedle/architectures/led_driver-rtl.vhd" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653642894871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653642894871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/kreslotim/Documents/FPGA/TP8_9/primedle/architectures/game_ctrl-rtl.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/kreslotim/Documents/FPGA/TP8_9/primedle/architectures/game_ctrl-rtl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 game_ctrl-rtl " "Found design unit 1: game_ctrl-rtl" {  } { { "../architectures/game_ctrl-rtl.vhd" "" { Text "/home/kreslotim/Documents/FPGA/TP8_9/primedle/architectures/game_ctrl-rtl.vhd" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653642894872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653642894872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/kreslotim/Documents/FPGA/TP8_9/primedle/architectures/debouncer-rtl.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/kreslotim/Documents/FPGA/TP8_9/primedle/architectures/debouncer-rtl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 debouncer-rtl " "Found design unit 1: debouncer-rtl" {  } { { "../architectures/debouncer-rtl.vhd" "" { Text "/home/kreslotim/Documents/FPGA/TP8_9/primedle/architectures/debouncer-rtl.vhd" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653642894873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653642894873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/kreslotim/Documents/FPGA/TP8_9/primedle/packages/primes_pkg.vhd 2 0 " "Found 2 design units, including 0 entities, in source file /home/kreslotim/Documents/FPGA/TP8_9/primedle/packages/primes_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 primes_pkg " "Found design unit 1: primes_pkg" {  } { { "../packages/primes_pkg.vhd" "" { Text "/home/kreslotim/Documents/FPGA/TP8_9/primedle/packages/primes_pkg.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653642894873 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 primes_pkg-body " "Found design unit 2: primes_pkg-body" {  } { { "../packages/primes_pkg.vhd" "" { Text "/home/kreslotim/Documents/FPGA/TP8_9/primedle/packages/primes_pkg.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653642894873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653642894873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/kreslotim/Documents/FPGA/TP8_9/primedle/packages/game_types_pkg.vhd 2 0 " "Found 2 design units, including 0 entities, in source file /home/kreslotim/Documents/FPGA/TP8_9/primedle/packages/game_types_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 game_types_pkg " "Found design unit 1: game_types_pkg" {  } { { "../packages/game_types_pkg.vhd" "" { Text "/home/kreslotim/Documents/FPGA/TP8_9/primedle/packages/game_types_pkg.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653642894874 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 game_types_pkg-body " "Found design unit 2: game_types_pkg-body" {  } { { "../packages/game_types_pkg.vhd" "" { Text "/home/kreslotim/Documents/FPGA/TP8_9/primedle/packages/game_types_pkg.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653642894874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653642894874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/kreslotim/Documents/FPGA/TP8_9/primedle/entities/timer-entity.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /home/kreslotim/Documents/FPGA/TP8_9/primedle/entities/timer-entity.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 timer " "Found entity 1: timer" {  } { { "../entities/timer-entity.vhd" "" { Text "/home/kreslotim/Documents/FPGA/TP8_9/primedle/entities/timer-entity.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653642894876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653642894876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/kreslotim/Documents/FPGA/TP8_9/primedle/entities/timed_button-entity.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /home/kreslotim/Documents/FPGA/TP8_9/primedle/entities/timed_button-entity.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 timed_button " "Found entity 1: timed_button" {  } { { "../entities/timed_button-entity.vhd" "" { Text "/home/kreslotim/Documents/FPGA/TP8_9/primedle/entities/timed_button-entity.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653642894876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653642894876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/kreslotim/Documents/FPGA/TP8_9/primedle/entities/seg_decoder-entity.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /home/kreslotim/Documents/FPGA/TP8_9/primedle/entities/seg_decoder-entity.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 seg_decoder " "Found entity 1: seg_decoder" {  } { { "../entities/seg_decoder-entity.vhd" "" { Text "/home/kreslotim/Documents/FPGA/TP8_9/primedle/entities/seg_decoder-entity.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653642894877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653642894877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/kreslotim/Documents/FPGA/TP8_9/primedle/entities/rand_gen-entity.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /home/kreslotim/Documents/FPGA/TP8_9/primedle/entities/rand_gen-entity.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 rand_gen " "Found entity 1: rand_gen" {  } { { "../entities/rand_gen-entity.vhd" "" { Text "/home/kreslotim/Documents/FPGA/TP8_9/primedle/entities/rand_gen-entity.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653642894877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653642894877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/kreslotim/Documents/FPGA/TP8_9/primedle/entities/primedle-entity.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /home/kreslotim/Documents/FPGA/TP8_9/primedle/entities/primedle-entity.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 primedle " "Found entity 1: primedle" {  } { { "../entities/primedle-entity.vhd" "" { Text "/home/kreslotim/Documents/FPGA/TP8_9/primedle/entities/primedle-entity.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653642894878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653642894878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/kreslotim/Documents/FPGA/TP8_9/primedle/entities/prime_checker-entity.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /home/kreslotim/Documents/FPGA/TP8_9/primedle/entities/prime_checker-entity.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 prime_checker " "Found entity 1: prime_checker" {  } { { "../entities/prime_checker-entity.vhd" "" { Text "/home/kreslotim/Documents/FPGA/TP8_9/primedle/entities/prime_checker-entity.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653642894878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653642894878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/kreslotim/Documents/FPGA/TP8_9/primedle/entities/led_driver-entity.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /home/kreslotim/Documents/FPGA/TP8_9/primedle/entities/led_driver-entity.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 led_driver " "Found entity 1: led_driver" {  } { { "../entities/led_driver-entity.vhd" "" { Text "/home/kreslotim/Documents/FPGA/TP8_9/primedle/entities/led_driver-entity.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653642894879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653642894879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/kreslotim/Documents/FPGA/TP8_9/primedle/entities/game_ctrl-entity.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /home/kreslotim/Documents/FPGA/TP8_9/primedle/entities/game_ctrl-entity.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 game_ctrl " "Found entity 1: game_ctrl" {  } { { "../entities/game_ctrl-entity.vhd" "" { Text "/home/kreslotim/Documents/FPGA/TP8_9/primedle/entities/game_ctrl-entity.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653642894879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653642894879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/kreslotim/Documents/FPGA/TP8_9/primedle/entities/debouncer-entity.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /home/kreslotim/Documents/FPGA/TP8_9/primedle/entities/debouncer-entity.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 debouncer " "Found entity 1: debouncer" {  } { { "../entities/debouncer-entity.vhd" "" { Text "/home/kreslotim/Documents/FPGA/TP8_9/primedle/entities/debouncer-entity.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653642894880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653642894880 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "primedle " "Elaborating entity \"primedle\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1653642894933 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "game_records " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"game_records\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1653642894937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "rand_gen rand_gen:randgen A:rtl " "Elaborating entity \"rand_gen\" using architecture \"A:rtl\" for hierarchy \"rand_gen:randgen\"" {  } { { "../architectures/primedle-rtl.vhd" "randgen" { Text "/home/kreslotim/Documents/FPGA/TP8_9/primedle/architectures/primedle-rtl.vhd" 17 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653642894939 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "timed_button timed_button:btn A:rtl " "Elaborating entity \"timed_button\" using architecture \"A:rtl\" for hierarchy \"timed_button:btn\"" {  } { { "../architectures/primedle-rtl.vhd" "btn" { Text "/home/kreslotim/Documents/FPGA/TP8_9/primedle/architectures/primedle-rtl.vhd" 25 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653642894941 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "timer timed_button:btn\|timer:tmr A:rtl " "Elaborating entity \"timer\" using architecture \"A:rtl\" for hierarchy \"timed_button:btn\|timer:tmr\"" {  } { { "../architectures/timed_button-rtl.vhd" "tmr" { Text "/home/kreslotim/Documents/FPGA/TP8_9/primedle/architectures/timed_button-rtl.vhd" 4 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653642894942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "debouncer timed_button:btn\|debouncer:deb A:rtl " "Elaborating entity \"debouncer\" using architecture \"A:rtl\" for hierarchy \"timed_button:btn\|debouncer:deb\"" {  } { { "../architectures/timed_button-rtl.vhd" "deb" { Text "/home/kreslotim/Documents/FPGA/TP8_9/primedle/architectures/timed_button-rtl.vhd" 9 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653642894943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "prime_checker prime_checker:checker A:rtl " "Elaborating entity \"prime_checker\" using architecture \"A:rtl\" for hierarchy \"prime_checker:checker\"" {  } { { "../architectures/primedle-rtl.vhd" "checker" { Text "/home/kreslotim/Documents/FPGA/TP8_9/primedle/architectures/primedle-rtl.vhd" 32 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653642894945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "game_ctrl game_ctrl:ctrl A:rtl " "Elaborating entity \"game_ctrl\" using architecture \"A:rtl\" for hierarchy \"game_ctrl:ctrl\"" {  } { { "../architectures/primedle-rtl.vhd" "ctrl" { Text "/home/kreslotim/Documents/FPGA/TP8_9/primedle/architectures/primedle-rtl.vhd" 41 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653642894946 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "game_records " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"game_records\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1653642894948 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "game_records " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"game_records\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1653642894948 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "seg_decoder seg_decoder:seg3dec A:rtl " "Elaborating entity \"seg_decoder\" using architecture \"A:rtl\" for hierarchy \"seg_decoder:seg3dec\"" {  } { { "../architectures/primedle-rtl.vhd" "seg3dec" { Text "/home/kreslotim/Documents/FPGA/TP8_9/primedle/architectures/primedle-rtl.vhd" 58 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653642894949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "led_driver led_driver:led A:rtl " "Elaborating entity \"led_driver\" using architecture \"A:rtl\" for hierarchy \"led_driver:led\"" {  } { { "../architectures/primedle-rtl.vhd" "led" { Text "/home/kreslotim/Documents/FPGA/TP8_9/primedle/architectures/primedle-rtl.vhd" 72 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653642894951 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "game_records " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"game_records\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1653642894952 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "game_records " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"game_records\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1653642894952 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../entities/game_ctrl-entity.vhd" "" { Text "/home/kreslotim/Documents/FPGA/TP8_9/primedle/entities/game_ctrl-entity.vhd" 18 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1653642895494 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1653642895494 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "game_ctrl:ctrl\|rejected game_ctrl:ctrl\|rejected~_emulated game_ctrl:ctrl\|rejected~1 " "Register \"game_ctrl:ctrl\|rejected\" is converted into an equivalent circuit using register \"game_ctrl:ctrl\|rejected~_emulated\" and latch \"game_ctrl:ctrl\|rejected~1\"" {  } { { "../entities/game_ctrl-entity.vhd" "" { Text "/home/kreslotim/Documents/FPGA/TP8_9/primedle/entities/game_ctrl-entity.vhd" 17 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1653642895495 "|primedle|game_ctrl:ctrl|rejected"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1653642895495 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "seg3\[7\] GND " "Pin \"seg3\[7\]\" is stuck at GND" {  } { { "../entities/primedle-entity.vhd" "" { Text "/home/kreslotim/Documents/FPGA/TP8_9/primedle/entities/primedle-entity.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653642895616 "|primedle|seg3[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg3\[1\] VCC " "Pin \"seg3\[1\]\" is stuck at VCC" {  } { { "../entities/primedle-entity.vhd" "" { Text "/home/kreslotim/Documents/FPGA/TP8_9/primedle/entities/primedle-entity.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653642895616 "|primedle|seg3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg2\[7\] GND " "Pin \"seg2\[7\]\" is stuck at GND" {  } { { "../entities/primedle-entity.vhd" "" { Text "/home/kreslotim/Documents/FPGA/TP8_9/primedle/entities/primedle-entity.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653642895616 "|primedle|seg2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg2\[1\] VCC " "Pin \"seg2\[1\]\" is stuck at VCC" {  } { { "../entities/primedle-entity.vhd" "" { Text "/home/kreslotim/Documents/FPGA/TP8_9/primedle/entities/primedle-entity.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653642895616 "|primedle|seg2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg1\[7\] GND " "Pin \"seg1\[7\]\" is stuck at GND" {  } { { "../entities/primedle-entity.vhd" "" { Text "/home/kreslotim/Documents/FPGA/TP8_9/primedle/entities/primedle-entity.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653642895616 "|primedle|seg1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg1\[1\] VCC " "Pin \"seg1\[1\]\" is stuck at VCC" {  } { { "../entities/primedle-entity.vhd" "" { Text "/home/kreslotim/Documents/FPGA/TP8_9/primedle/entities/primedle-entity.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653642895616 "|primedle|seg1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg0\[7\] GND " "Pin \"seg0\[7\]\" is stuck at GND" {  } { { "../entities/primedle-entity.vhd" "" { Text "/home/kreslotim/Documents/FPGA/TP8_9/primedle/entities/primedle-entity.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653642895616 "|primedle|seg0[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg0\[1\] VCC " "Pin \"seg0\[1\]\" is stuck at VCC" {  } { { "../entities/primedle-entity.vhd" "" { Text "/home/kreslotim/Documents/FPGA/TP8_9/primedle/entities/primedle-entity.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653642895616 "|primedle|seg0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_array\[106\] GND " "Pin \"led_array\[106\]\" is stuck at GND" {  } { { "../entities/primedle-entity.vhd" "" { Text "/home/kreslotim/Documents/FPGA/TP8_9/primedle/entities/primedle-entity.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653642895616 "|primedle|led_array[106]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_array\[95\] GND " "Pin \"led_array\[95\]\" is stuck at GND" {  } { { "../entities/primedle-entity.vhd" "" { Text "/home/kreslotim/Documents/FPGA/TP8_9/primedle/entities/primedle-entity.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653642895616 "|primedle|led_array[95]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_array\[94\] GND " "Pin \"led_array\[94\]\" is stuck at GND" {  } { { "../entities/primedle-entity.vhd" "" { Text "/home/kreslotim/Documents/FPGA/TP8_9/primedle/entities/primedle-entity.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653642895616 "|primedle|led_array[94]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_array\[82\] GND " "Pin \"led_array\[82\]\" is stuck at GND" {  } { { "../entities/primedle-entity.vhd" "" { Text "/home/kreslotim/Documents/FPGA/TP8_9/primedle/entities/primedle-entity.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653642895616 "|primedle|led_array[82]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_array\[71\] GND " "Pin \"led_array\[71\]\" is stuck at GND" {  } { { "../entities/primedle-entity.vhd" "" { Text "/home/kreslotim/Documents/FPGA/TP8_9/primedle/entities/primedle-entity.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653642895616 "|primedle|led_array[71]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_array\[70\] GND " "Pin \"led_array\[70\]\" is stuck at GND" {  } { { "../entities/primedle-entity.vhd" "" { Text "/home/kreslotim/Documents/FPGA/TP8_9/primedle/entities/primedle-entity.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653642895616 "|primedle|led_array[70]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_array\[69\] GND " "Pin \"led_array\[69\]\" is stuck at GND" {  } { { "../entities/primedle-entity.vhd" "" { Text "/home/kreslotim/Documents/FPGA/TP8_9/primedle/entities/primedle-entity.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653642895616 "|primedle|led_array[69]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_array\[68\] GND " "Pin \"led_array\[68\]\" is stuck at GND" {  } { { "../entities/primedle-entity.vhd" "" { Text "/home/kreslotim/Documents/FPGA/TP8_9/primedle/entities/primedle-entity.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653642895616 "|primedle|led_array[68]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_array\[67\] GND " "Pin \"led_array\[67\]\" is stuck at GND" {  } { { "../entities/primedle-entity.vhd" "" { Text "/home/kreslotim/Documents/FPGA/TP8_9/primedle/entities/primedle-entity.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653642895616 "|primedle|led_array[67]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_array\[66\] GND " "Pin \"led_array\[66\]\" is stuck at GND" {  } { { "../entities/primedle-entity.vhd" "" { Text "/home/kreslotim/Documents/FPGA/TP8_9/primedle/entities/primedle-entity.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653642895616 "|primedle|led_array[66]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_array\[65\] GND " "Pin \"led_array\[65\]\" is stuck at GND" {  } { { "../entities/primedle-entity.vhd" "" { Text "/home/kreslotim/Documents/FPGA/TP8_9/primedle/entities/primedle-entity.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653642895616 "|primedle|led_array[65]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_array\[64\] GND " "Pin \"led_array\[64\]\" is stuck at GND" {  } { { "../entities/primedle-entity.vhd" "" { Text "/home/kreslotim/Documents/FPGA/TP8_9/primedle/entities/primedle-entity.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653642895616 "|primedle|led_array[64]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_array\[63\] GND " "Pin \"led_array\[63\]\" is stuck at GND" {  } { { "../entities/primedle-entity.vhd" "" { Text "/home/kreslotim/Documents/FPGA/TP8_9/primedle/entities/primedle-entity.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653642895616 "|primedle|led_array[63]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_array\[62\] GND " "Pin \"led_array\[62\]\" is stuck at GND" {  } { { "../entities/primedle-entity.vhd" "" { Text "/home/kreslotim/Documents/FPGA/TP8_9/primedle/entities/primedle-entity.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653642895616 "|primedle|led_array[62]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_array\[61\] GND " "Pin \"led_array\[61\]\" is stuck at GND" {  } { { "../entities/primedle-entity.vhd" "" { Text "/home/kreslotim/Documents/FPGA/TP8_9/primedle/entities/primedle-entity.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653642895616 "|primedle|led_array[61]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_array\[60\] GND " "Pin \"led_array\[60\]\" is stuck at GND" {  } { { "../entities/primedle-entity.vhd" "" { Text "/home/kreslotim/Documents/FPGA/TP8_9/primedle/entities/primedle-entity.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653642895616 "|primedle|led_array[60]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_array\[59\] GND " "Pin \"led_array\[59\]\" is stuck at GND" {  } { { "../entities/primedle-entity.vhd" "" { Text "/home/kreslotim/Documents/FPGA/TP8_9/primedle/entities/primedle-entity.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653642895616 "|primedle|led_array[59]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_array\[56\] GND " "Pin \"led_array\[56\]\" is stuck at GND" {  } { { "../entities/primedle-entity.vhd" "" { Text "/home/kreslotim/Documents/FPGA/TP8_9/primedle/entities/primedle-entity.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653642895616 "|primedle|led_array[56]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_array\[53\] GND " "Pin \"led_array\[53\]\" is stuck at GND" {  } { { "../entities/primedle-entity.vhd" "" { Text "/home/kreslotim/Documents/FPGA/TP8_9/primedle/entities/primedle-entity.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653642895616 "|primedle|led_array[53]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_array\[50\] GND " "Pin \"led_array\[50\]\" is stuck at GND" {  } { { "../entities/primedle-entity.vhd" "" { Text "/home/kreslotim/Documents/FPGA/TP8_9/primedle/entities/primedle-entity.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653642895616 "|primedle|led_array[50]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_array\[47\] GND " "Pin \"led_array\[47\]\" is stuck at GND" {  } { { "../entities/primedle-entity.vhd" "" { Text "/home/kreslotim/Documents/FPGA/TP8_9/primedle/entities/primedle-entity.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653642895616 "|primedle|led_array[47]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_array\[44\] GND " "Pin \"led_array\[44\]\" is stuck at GND" {  } { { "../entities/primedle-entity.vhd" "" { Text "/home/kreslotim/Documents/FPGA/TP8_9/primedle/entities/primedle-entity.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653642895616 "|primedle|led_array[44]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_array\[41\] GND " "Pin \"led_array\[41\]\" is stuck at GND" {  } { { "../entities/primedle-entity.vhd" "" { Text "/home/kreslotim/Documents/FPGA/TP8_9/primedle/entities/primedle-entity.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653642895616 "|primedle|led_array[41]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_array\[38\] GND " "Pin \"led_array\[38\]\" is stuck at GND" {  } { { "../entities/primedle-entity.vhd" "" { Text "/home/kreslotim/Documents/FPGA/TP8_9/primedle/entities/primedle-entity.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653642895616 "|primedle|led_array[38]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_array\[35\] GND " "Pin \"led_array\[35\]\" is stuck at GND" {  } { { "../entities/primedle-entity.vhd" "" { Text "/home/kreslotim/Documents/FPGA/TP8_9/primedle/entities/primedle-entity.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653642895616 "|primedle|led_array[35]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_array\[32\] GND " "Pin \"led_array\[32\]\" is stuck at GND" {  } { { "../entities/primedle-entity.vhd" "" { Text "/home/kreslotim/Documents/FPGA/TP8_9/primedle/entities/primedle-entity.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653642895616 "|primedle|led_array[32]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_array\[29\] GND " "Pin \"led_array\[29\]\" is stuck at GND" {  } { { "../entities/primedle-entity.vhd" "" { Text "/home/kreslotim/Documents/FPGA/TP8_9/primedle/entities/primedle-entity.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653642895616 "|primedle|led_array[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_array\[26\] GND " "Pin \"led_array\[26\]\" is stuck at GND" {  } { { "../entities/primedle-entity.vhd" "" { Text "/home/kreslotim/Documents/FPGA/TP8_9/primedle/entities/primedle-entity.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653642895616 "|primedle|led_array[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_array\[23\] GND " "Pin \"led_array\[23\]\" is stuck at GND" {  } { { "../entities/primedle-entity.vhd" "" { Text "/home/kreslotim/Documents/FPGA/TP8_9/primedle/entities/primedle-entity.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653642895616 "|primedle|led_array[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_array\[20\] GND " "Pin \"led_array\[20\]\" is stuck at GND" {  } { { "../entities/primedle-entity.vhd" "" { Text "/home/kreslotim/Documents/FPGA/TP8_9/primedle/entities/primedle-entity.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653642895616 "|primedle|led_array[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_array\[17\] GND " "Pin \"led_array\[17\]\" is stuck at GND" {  } { { "../entities/primedle-entity.vhd" "" { Text "/home/kreslotim/Documents/FPGA/TP8_9/primedle/entities/primedle-entity.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653642895616 "|primedle|led_array[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_array\[14\] GND " "Pin \"led_array\[14\]\" is stuck at GND" {  } { { "../entities/primedle-entity.vhd" "" { Text "/home/kreslotim/Documents/FPGA/TP8_9/primedle/entities/primedle-entity.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653642895616 "|primedle|led_array[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_array\[11\] GND " "Pin \"led_array\[11\]\" is stuck at GND" {  } { { "../entities/primedle-entity.vhd" "" { Text "/home/kreslotim/Documents/FPGA/TP8_9/primedle/entities/primedle-entity.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653642895616 "|primedle|led_array[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_array\[8\] GND " "Pin \"led_array\[8\]\" is stuck at GND" {  } { { "../entities/primedle-entity.vhd" "" { Text "/home/kreslotim/Documents/FPGA/TP8_9/primedle/entities/primedle-entity.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653642895616 "|primedle|led_array[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_array\[5\] GND " "Pin \"led_array\[5\]\" is stuck at GND" {  } { { "../entities/primedle-entity.vhd" "" { Text "/home/kreslotim/Documents/FPGA/TP8_9/primedle/entities/primedle-entity.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653642895616 "|primedle|led_array[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_array\[2\] GND " "Pin \"led_array\[2\]\" is stuck at GND" {  } { { "../entities/primedle-entity.vhd" "" { Text "/home/kreslotim/Documents/FPGA/TP8_9/primedle/entities/primedle-entity.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653642895616 "|primedle|led_array[2]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1653642895616 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1653642895703 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1653642896515 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1653642896636 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653642896636 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "520 " "Implemented 520 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Implemented 19 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1653642896717 ""} { "Info" "ICUT_CUT_TM_OPINS" "140 " "Implemented 140 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1653642896717 ""} { "Info" "ICUT_CUT_TM_LCELLS" "361 " "Implemented 361 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1653642896717 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1653642896717 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 48 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 48 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1028 " "Peak virtual memory: 1028 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1653642896727 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 27 11:14:56 2022 " "Processing ended: Fri May 27 11:14:56 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1653642896727 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1653642896727 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1653642896727 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1653642896727 ""}
