// Seed: 3771471805
module module_0 (
    input tri id_0,
    input wand id_1,
    input supply1 id_2,
    input wor id_3,
    input tri id_4,
    input supply1 id_5,
    output supply0 id_6,
    output supply1 id_7,
    output tri1 id_8,
    input wand id_9,
    output wire id_10,
    output wand id_11,
    output tri id_12
);
endmodule
module module_1 (
    input uwire id_0,
    output uwire id_1,
    input wor id_2,
    input tri id_3
    , id_8,
    output supply1 id_4,
    input logic id_5,
    input tri id_6
);
  always
    do begin
      id_8 <= id_5;
    end while ((1'b0 <-> id_8));
  module_0(
      id_2, id_0, id_6, id_0, id_6, id_6, id_1, id_4, id_4, id_3, id_4, id_4, id_1
  );
endmodule
