-- VHDL for IBM SMS ALD page 15.60.34.1
-- Title: E CH LINE LINE DRIVERS
-- IBM Machine Name 1411
-- Generated by GenerateHDL at 9/18/2020 9:20:46 PM

-- Included from HDLTemplate.vhdl

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;  -- For use in test benches only
use WORK.ALL;

-- End of include from HDLTemplate.vhdl

entity ALD_15_60_34_1_E_CH_LINE_LINE_DRIVERS is
	    Port (
		FPGA_CLK:		 in STD_LOGIC;
		PS_E2_REG_C_BIT:	 in STD_LOGIC;
		PS_E_CH_SELECT_UNIT_U:	 in STD_LOGIC;
		PS_E_CH_SELECT_UNIT_B:	 in STD_LOGIC;
		MS_E2_REG_C_BIT:	 in STD_LOGIC;
		MS_E2_REG_WM_BIT:	 in STD_LOGIC;
		MC_CPU_TO_E_CH_TAU_C_BIT:	 out STD_LOGIC;
		MC_CPU_TO_I_O_SYNC_C_BIT:	 out STD_LOGIC;
		MC_CPU_TO_E_CH_1301_C_BIT:	 out STD_LOGIC;
		MC_CPU_TO_E_CH_1405_C_BIT:	 out STD_LOGIC;
		MC_CPU_TO_E_CH_1301_WM_BIT:	 out STD_LOGIC;
		MC_CPU_TO_E_CH_1405_WM_BIT:	 out STD_LOGIC);
end ALD_15_60_34_1_E_CH_LINE_LINE_DRIVERS;

architecture behavioral of ALD_15_60_34_1_E_CH_LINE_LINE_DRIVERS is 

	signal OUT_5B_NoPin: STD_LOGIC;
	signal OUT_3C_E: STD_LOGIC;
	signal OUT_1C_G: STD_LOGIC;
	signal OUT_5D_NoPin: STD_LOGIC;
	signal OUT_1E_G: STD_LOGIC;
	signal OUT_1F_G: STD_LOGIC;
	signal OUT_1G_H: STD_LOGIC;

begin

	OUT_5B_NoPin <= NOT(PS_E2_REG_C_BIT AND PS_E_CH_SELECT_UNIT_U );
	OUT_3C_E <= NOT(OUT_5B_NoPin AND OUT_5D_NoPin );
	OUT_1C_G <= OUT_3C_E;
	OUT_5D_NoPin <= NOT(PS_E_CH_SELECT_UNIT_B AND MS_E2_REG_C_BIT );
	OUT_1E_G <= MS_E2_REG_C_BIT;
	OUT_1F_G <= MS_E2_REG_C_BIT;
	OUT_1G_H <= MS_E2_REG_WM_BIT;

	MC_CPU_TO_E_CH_TAU_C_BIT <= OUT_1C_G;
	MC_CPU_TO_I_O_SYNC_C_BIT <= OUT_1E_G;
	MC_CPU_TO_E_CH_1301_C_BIT <= OUT_1F_G;
	MC_CPU_TO_E_CH_1405_C_BIT <= OUT_1F_G;
	MC_CPU_TO_E_CH_1301_WM_BIT <= OUT_1G_H;
	MC_CPU_TO_E_CH_1405_WM_BIT <= OUT_1G_H;


end;
