<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p848" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_848{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_848{left:117px;bottom:68px;letter-spacing:0.1px;}
#t3_848{left:69px;bottom:1141px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t4_848{left:440px;bottom:1084px;letter-spacing:-0.13px;}
#t5_848{left:122px;bottom:1063px;letter-spacing:-0.14px;word-spacing:-1.52px;}
#t6_848{left:431px;bottom:1063px;letter-spacing:-0.14px;}
#t7_848{left:673px;bottom:1063px;letter-spacing:-0.13px;word-spacing:-1.49px;}
#t8_848{left:122px;bottom:1046px;letter-spacing:-0.15px;word-spacing:-0.92px;}
#t9_848{left:122px;bottom:1030px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#ta_848{left:122px;bottom:1013px;letter-spacing:-0.14px;}
#tb_848{left:69px;bottom:964px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tc_848{left:69px;bottom:947px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#td_848{left:69px;bottom:930px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#te_848{left:69px;bottom:914px;letter-spacing:-0.15px;word-spacing:-1.38px;}
#tf_848{left:69px;bottom:897px;letter-spacing:-0.15px;word-spacing:-0.43px;}
#tg_848{left:440px;bottom:857px;letter-spacing:-0.13px;}
#th_848{left:122px;bottom:836px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#ti_848{left:122px;bottom:819px;letter-spacing:-0.14px;word-spacing:-0.5px;}
#tj_848{left:122px;bottom:802px;letter-spacing:-0.16px;word-spacing:-0.4px;}
#tk_848{left:69px;bottom:752px;letter-spacing:-0.09px;}
#tl_848{left:154px;bottom:752px;letter-spacing:-0.11px;word-spacing:0.02px;}
#tm_848{left:69px;bottom:728px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tn_848{left:69px;bottom:711px;letter-spacing:-0.16px;word-spacing:-0.5px;}
#to_848{left:69px;bottom:694px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#tp_848{left:69px;bottom:670px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tq_848{left:69px;bottom:644px;}
#tr_848{left:95px;bottom:647px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#ts_848{left:390px;bottom:647px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tt_848{left:95px;bottom:630px;letter-spacing:-0.13px;}
#tu_848{left:69px;bottom:604px;}
#tv_848{left:95px;bottom:607px;letter-spacing:-0.15px;word-spacing:-0.75px;}
#tw_848{left:455px;bottom:607px;letter-spacing:-0.14px;word-spacing:-0.74px;}
#tx_848{left:95px;bottom:590px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#ty_848{left:95px;bottom:574px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tz_848{left:69px;bottom:269px;}
#t10_848{left:95px;bottom:272px;letter-spacing:-0.15px;word-spacing:-0.55px;}
#t11_848{left:345px;bottom:272px;letter-spacing:-0.14px;word-spacing:-0.56px;}
#t12_848{left:95px;bottom:256px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t13_848{left:69px;bottom:229px;}
#t14_848{left:95px;bottom:233px;letter-spacing:-0.15px;word-spacing:-0.68px;}
#t15_848{left:434px;bottom:233px;letter-spacing:-0.13px;word-spacing:-0.7px;}
#t16_848{left:95px;bottom:216px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t17_848{left:69px;bottom:189px;}
#t18_848{left:95px;bottom:193px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t19_848{left:333px;bottom:193px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1a_848{left:95px;bottom:176px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t1b_848{left:95px;bottom:159px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t1c_848{left:95px;bottom:142px;letter-spacing:-0.14px;word-spacing:-0.9px;}
#t1d_848{left:95px;bottom:126px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#t1e_848{left:290px;bottom:316px;letter-spacing:0.12px;word-spacing:0.02px;}
#t1f_848{left:392px;bottom:316px;letter-spacing:0.13px;word-spacing:-0.01px;}
#t1g_848{left:284px;bottom:524px;letter-spacing:-0.16px;}
#t1h_848{left:228px;bottom:440px;letter-spacing:0.11px;word-spacing:0.01px;}
#t1i_848{left:228px;bottom:426px;letter-spacing:0.11px;word-spacing:0.02px;}
#t1j_848{left:346px;bottom:425px;}
#t1k_848{left:229px;bottom:412px;letter-spacing:0.1px;word-spacing:0.01px;}
#t1l_848{left:228px;bottom:397px;letter-spacing:0.11px;word-spacing:0.01px;}
#t1m_848{left:585px;bottom:523px;letter-spacing:6.6px;}
#t1n_848{left:688px;bottom:523px;}
#t1o_848{left:616px;bottom:493px;letter-spacing:-0.14px;word-spacing:-0.05px;}
#t1p_848{left:228px;bottom:383px;letter-spacing:0.11px;word-spacing:0.02px;}
#t1q_848{left:228px;bottom:369px;letter-spacing:0.12px;word-spacing:0.01px;}
#t1r_848{left:228px;bottom:355px;letter-spacing:0.13px;word-spacing:0.02px;}
#t1s_848{left:528px;bottom:364px;}
#t1t_848{left:537px;bottom:365px;letter-spacing:0.09px;word-spacing:0.01px;}
#t1u_848{left:307px;bottom:501px;letter-spacing:-0.15px;word-spacing:-0.05px;}
#t1v_848{left:457px;bottom:494px;}
#t1w_848{left:405px;bottom:498px;}
#t1x_848{left:405px;bottom:488px;}
#t1y_848{left:433px;bottom:504px;}
#t1z_848{left:431px;bottom:494px;}
#t20_848{left:432px;bottom:484px;}
#t21_848{left:440px;bottom:524px;letter-spacing:-0.61px;}
#t22_848{left:479px;bottom:524px;letter-spacing:-0.61px;}
#t23_848{left:453px;bottom:524px;letter-spacing:-0.52px;}
#t24_848{left:492px;bottom:524px;letter-spacing:-0.61px;}
#t25_848{left:466px;bottom:524px;letter-spacing:-0.61px;}
#t26_848{left:428px;bottom:524px;letter-spacing:-0.52px;}
#t27_848{left:415px;bottom:524px;letter-spacing:-0.61px;}
#t28_848{left:402px;bottom:524px;letter-spacing:-0.61px;}
#t29_848{left:389px;bottom:524px;letter-spacing:-0.61px;}
#t2a_848{left:376px;bottom:524px;letter-spacing:-0.61px;}
#t2b_848{left:625px;bottom:408px;letter-spacing:0.11px;}
#t2c_848{left:394px;bottom:504px;}
#t2d_848{left:393px;bottom:494px;}
#t2e_848{left:393px;bottom:484px;}
#t2f_848{left:444px;bottom:498px;}
#t2g_848{left:444px;bottom:488px;}
#t2h_848{left:482px;bottom:504px;}
#t2i_848{left:482px;bottom:494px;}
#t2j_848{left:482px;bottom:484px;}
#t2k_848{left:469px;bottom:498px;}
#t2l_848{left:470px;bottom:488px;}
#t2m_848{left:496px;bottom:493px;letter-spacing:-0.16px;word-spacing:-0.01px;}
#t2n_848{left:316px;bottom:489px;letter-spacing:-0.19px;}

.s1_848{font-size:12px;font-family:NeoSansIntel_1uk1;color:#000;}
.s2_848{font-size:14px;font-family:NeoSansIntel_1uk1;color:#0860A8;}
.s3_848{font-size:17px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s4_848{font-size:14px;font-family:Verdana_3e8;color:#000;}
.s5_848{font-size:14px;font-family:Verdana_3e8;color:#0860A8;}
.s6_848{font-size:21px;font-family:TimesNewRoman_3ec;color:#000;}
.s7_848{font-size:14px;font-family:Verdana-Bold_3e7;color:#000;}
.s8_848{font-size:15px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s9_848{font-size:11px;font-family:Arial_3ed;color:#000;}
.sa_848{font-size:12px;font-family:Arial_3ed;color:#000;}
.sb_848{font-size:14px;font-family:Arial_3ed;color:#000;}
.sc_848{font-size:9px;font-family:Arial_3ed;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts848" type="text/css" >

@font-face {
	font-family: Arial_3ed;
	src: url("fonts/Arial_3ed.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntelMedium_1uk0;
	src: url("fonts/NeoSansIntelMedium_1uk0.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1uk1;
	src: url("fonts/NeoSansIntel_1uk1.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_3ec;
	src: url("fonts/TimesNewRoman_3ec.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_3e7;
	src: url("fonts/Verdana-Bold_3e7.woff") format("woff");
}

@font-face {
	font-family: Verdana_3e8;
	src: url("fonts/Verdana_3e8.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg848Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg848" style="-webkit-user-select: none;"><object width="935" height="1210" data="848/848.svg" type="image/svg+xml" id="pdf848" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_848" class="t s1_848">20-134 </span><span id="t2_848" class="t s1_848">Vol. 3B </span>
<span id="t3_848" class="t s2_848">PERFORMANCE MONITORING </span>
<span id="t4_848" class="t s3_848">NOTE </span>
<span id="t5_848" class="t s4_848">The performance-monitoring events found at </span><span id="t6_848" class="t s5_848">https://perfmon-events.intel.com/ </span><span id="t7_848" class="t s4_848">are intended to be </span>
<span id="t8_848" class="t s4_848">used as guides for performance tuning. Counter values reported are not guaranteed to be accurate </span>
<span id="t9_848" class="t s4_848">and should be used as a relative guide for tuning. Known discrepancies are documented where </span>
<span id="ta_848" class="t s4_848">applicable. </span>
<span id="tb_848" class="t s4_848">The performance-monitoring counters are supported by four MSRs: the performance event select MSRs (PerfEvt- </span>
<span id="tc_848" class="t s4_848">Sel0 and PerfEvtSel1) and the performance counter MSRs (PerfCtr0 and PerfCtr1). These registers can be read </span>
<span id="td_848" class="t s4_848">from and written to using the RDMSR and WRMSR instructions, respectively. They can be accessed using these </span>
<span id="te_848" class="t s4_848">instructions only when operating at privilege level 0. The PerfCtr0 and PerfCtr1 MSRs can be read from any privilege </span>
<span id="tf_848" class="t s4_848">level using the RDPMC (read performance-monitoring counters) instruction. </span>
<span id="tg_848" class="t s3_848">NOTE </span>
<span id="th_848" class="t s4_848">The PerfEvtSel0, PerfEvtSel1, PerfCtr0, and PerfCtr1 MSRs and the events listed for P6 family </span>
<span id="ti_848" class="t s4_848">processors are model-specific for P6 family processors. They are not guaranteed to be available in </span>
<span id="tj_848" class="t s4_848">other IA-32 processors. </span>
<span id="tk_848" class="t s3_848">20.6.8.1 </span><span id="tl_848" class="t s3_848">PerfEvtSel0 and PerfEvtSel1 MSRs </span>
<span id="tm_848" class="t s4_848">The PerfEvtSel0 and PerfEvtSel1 MSRs control the operation of the performance-monitoring counters, with one </span>
<span id="tn_848" class="t s4_848">register used to set up each counter. They specify the events to be counted, how they should be counted, and the </span>
<span id="to_848" class="t s4_848">privilege levels at which counting should take place. Figure 20-63 shows the flags and fields in these MSRs. </span>
<span id="tp_848" class="t s4_848">The functions of the flags and fields in the PerfEvtSel0 and PerfEvtSel1 MSRs are as follows: </span>
<span id="tq_848" class="t s6_848">• </span><span id="tr_848" class="t s7_848">Event select field (bits 0 through 7) — </span><span id="ts_848" class="t s4_848">Selects the event logic unit to detect certain microarchitectural </span>
<span id="tt_848" class="t s4_848">conditions. </span>
<span id="tu_848" class="t s6_848">• </span><span id="tv_848" class="t s7_848">Unit mask (UMASK) field (bits 8 through 15) — </span><span id="tw_848" class="t s4_848">Further qualifies the event logic unit selected in the event </span>
<span id="tx_848" class="t s4_848">select field to detect a specific microarchitectural condition. For example, for some cache events, the mask is </span>
<span id="ty_848" class="t s4_848">used as a MESI-protocol qualifier of cache states. </span>
<span id="tz_848" class="t s6_848">• </span><span id="t10_848" class="t s7_848">USR (user mode) flag (bit 16) — </span><span id="t11_848" class="t s4_848">Specifies that events are counted only when the processor is operating at </span>
<span id="t12_848" class="t s4_848">privilege levels 1, 2 or 3. This flag can be used in conjunction with the OS flag. </span>
<span id="t13_848" class="t s6_848">• </span><span id="t14_848" class="t s7_848">OS (operating system mode) flag (bit 17) — </span><span id="t15_848" class="t s4_848">Specifies that events are counted only when the processor is </span>
<span id="t16_848" class="t s4_848">operating at privilege level 0. This flag can be used in conjunction with the USR flag. </span>
<span id="t17_848" class="t s6_848">• </span><span id="t18_848" class="t s7_848">E (edge detect) flag (bit 18) — </span><span id="t19_848" class="t s4_848">Enables (when set) edge detection of events. The processor counts the </span>
<span id="t1a_848" class="t s4_848">number of deasserted to asserted transitions of any condition that can be expressed by the other fields. The </span>
<span id="t1b_848" class="t s4_848">mechanism is limited in that it does not permit back-to-back assertions to be distinguished. This mechanism </span>
<span id="t1c_848" class="t s4_848">allows software to measure not only the fraction of time spent in a particular state, but also the average length </span>
<span id="t1d_848" class="t s4_848">of time spent in such a state (for example, the time spent waiting for an interrupt to be serviced). </span>
<span id="t1e_848" class="t s8_848">Figure 20-63. </span><span id="t1f_848" class="t s8_848">PerfEvtSel0 and PerfEvtSel1 MSRs </span>
<span id="t1g_848" class="t s9_848">31 </span>
<span id="t1h_848" class="t sa_848">INV—Invert counter mask </span>
<span id="t1i_848" class="t sa_848">EN—Enable counters</span><span id="t1j_848" class="t sb_848">* </span>
<span id="t1k_848" class="t sa_848">INT—APIC interrupt enable </span>
<span id="t1l_848" class="t sa_848">PC—Pin control </span>
<span id="t1m_848" class="t s9_848">87 </span><span id="t1n_848" class="t s9_848">0 </span>
<span id="t1o_848" class="t s9_848">Event Select </span>
<span id="t1p_848" class="t sa_848">E—Edge detect </span>
<span id="t1q_848" class="t sa_848">OS—Operating system mode </span>
<span id="t1r_848" class="t sa_848">USR—User Mode </span>
<span id="t1s_848" class="t sb_848">* </span><span id="t1t_848" class="t sa_848">Only available in PerfEvtSel0. </span>
<span id="t1u_848" class="t s9_848">Counter Mask </span>
<span id="t1v_848" class="t sc_848">E </span>
<span id="t1w_848" class="t sc_848">E </span>
<span id="t1x_848" class="t sc_848">N </span>
<span id="t1y_848" class="t sc_848">I </span>
<span id="t1z_848" class="t sc_848">N </span>
<span id="t20_848" class="t sc_848">T </span>
<span id="t21_848" class="t s9_848">19 </span><span id="t22_848" class="t s9_848">16 </span><span id="t23_848" class="t s9_848">18 </span><span id="t24_848" class="t s9_848">15 </span><span id="t25_848" class="t s9_848">17 </span><span id="t26_848" class="t s9_848">20 </span><span id="t27_848" class="t s9_848">21 </span><span id="t28_848" class="t s9_848">22 </span><span id="t29_848" class="t s9_848">23 </span><span id="t2a_848" class="t s9_848">24 </span>
<span id="t2b_848" class="t sa_848">Reserved </span>
<span id="t2c_848" class="t sc_848">I </span>
<span id="t2d_848" class="t sc_848">N </span>
<span id="t2e_848" class="t sc_848">V </span>
<span id="t2f_848" class="t sc_848">P </span>
<span id="t2g_848" class="t sc_848">C </span>
<span id="t2h_848" class="t sc_848">U </span>
<span id="t2i_848" class="t sc_848">S </span>
<span id="t2j_848" class="t sc_848">R </span>
<span id="t2k_848" class="t sc_848">O </span>
<span id="t2l_848" class="t sc_848">S </span>
<span id="t2m_848" class="t s9_848">Unit Mask (UMASK) </span>
<span id="t2n_848" class="t s9_848">(CMASK) </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
