"Format","Summary of Operation","Instruction Code","States","T Bit"
"ADD #imm,Rn","Rn + imm → Rn","0111nnnniiiiiiii","1","--"
"ADD Rm,Rn","Rn + Rm → Rn","0011nnnnmmmm1100","1","--"
"ADDC Rm,Rn","Rn + Rm + T → Rn, carry → T","0011nnnnmmmm1110","1","Carry"
"ADDV Rm,Rn","Rn + Rm → Rn, overflow → T","0011nnnnmmmm1111","1","Overflow"
"AND #imm,R0","R0 & imm → R0","11001001iiiiiiii","1","--"
"AND Rm,Rn","Rn & Rm → Rn","0010nnnnmmmm1001","1","--"
"AND.B #imm,@(R0,GBR)","(R0 + GBR) & imm → (R0 + GBR)","11001101iiiiiiii","4","--"
"BCLR #imm3,Rn","0 → imm of Rn","10000110nnnn0iii","1","--"
"BF label","If T = 0 PC + 4 + disp × 2 → PC If T = 1, nop","10001011dddddddd","1","--"
"BF/S label","If T = 0 PC + 4 + disp × 2 → PC If T = 1, nop","10001111dddddddd","1","--"
"BLD #imm3,Rn","imm of Rn → T","10000111nnnn1iii","1","--"
"BRA label","PC + 4 + disp × 2 → PC","1010dddddddddddd","1","--"
"BRAF Rn","PC + 4 + Rn → PC","0000nnnn00100011","2","--"
"BSET #imm3,Rn","1 → imm of Rn","10000110nnnn1iii","1","--"
"BSR label","PC + 4 → PR, PC + 4 + disp × 2 → PC","1011dddddddddddd","1","--"
"BSRF Rn","PC + 4 → PR, PC + 4 + Rn → PC","0000nnnn00000011","2","--"
"BST #imm3,Rn","T → imm of Rn","10000111nnnn0iii","1","--"
"BT label","If T = 1 PC + 4 + disp × 2 → PC If T = 0, nop","10001001dddddddd","1","--"
"BT/S label","If T = 1 PC + 4 + disp × 2 → PC If T = 0, nop","10001101dddddddd","1","--"
"CLIPS.B Rn","When Rn > (H'0000007F), (H'0000007F) → Rn, 1 → CS when Rn < (H'FFFFFF80), (H'FFFFFF80) → Rn, 1 → CS","0100nnnn10010001","1","--"
"CLIPS.W Rn","When Rn > (H'00007FFF), (H'00007FFF) → Rn, 1 → CS When Rn <(H'FFFF8000),(H'FFFF8000) → Rn, 1 → CS","0100nnnn10010101","1","--"
"CLIPU.B Rn","When Rn > (H'000000FF), (H'000000FF) → Rn, 1 → CS","0100nnnn10000001","1","--"
"CLIPU.W Rn","When Rn > (H'0000FFFF), (H'0000FFFF) → Rn, 1 → CS","0100nnnn10000101","1","--"
"CLRMAC","0 → MACH, MACL","0000000000101000","1","--"
"CLRS","0 → S","0000000001001000","1","--"
"CLRT","0 → T","0000000000001000","1","0"
"CMP/EQ #imm,R0","When R0 = imm, 1 → T  Otherwise, 0 → T","10001000iiiiiiii","1","Comparison "
"CMP/EQ Rm,Rn","When Rn = Rm, 1 → T  Otherwise, 0 → T","0011nnnnmmmm0000","1","Comparison "
"CMP/GE Rm,Rn","When Rn ≥ Rm (signed), 1 → T  Otherwise, 0 → T","0011nnnnmmmm0011","1","Comparison "
"CMP/GT Rm,Rn","When Rn > Rm (signed), 1 → T  Otherwise, 0 → T","0011nnnnmmmm0111","1","Comparison "
"CMP/HI Rm,Rn","When Rn > Rm (unsigned),   1 → T Otherwise, 0 → T","0011nnnnmmmm0110","1","Comparison "
"CMP/HS Rm,Rn","When Rn ≥ Rm (unsigned),   1 → T Otherwise, 0 → T","0011nnnnmmmm0010","1","Comparison "
"CMP/PL Rn","When Rn > 0, 1 → T  Otherwise, 0 → T","0100nnnn00010101","1","Comparison "
"CMP/PZ Rn","When Rn ≥ 0, 1 → T  Otherwise, 0 → T","0100nnnn00010001","1","Comparison "
"CMP/STR Rm,Rn","When any bytes are equal,   1 → T Otherwise, 0 → T","0010nnnnmmmm1100","1","Comparison "
"DIV0S Rm,Rn","MSB of Rn → Q, MSB of Rm → M, M^Q → T","0010nnnnmmmm0111","1","Calculation"
"DIV0U","0 → M/Q/T","0000000000011001","1","0"
"DIV1 Rm,Rn","1-step division (Rn ÷ Rm)","0011nnnnmmmm0100","1","Calculation"
"DIVS R0,Rn","Signed operation of Rn÷R0 → Rn 32 ÷ 32 → 32 bits","0100nnnn10010100","36","--"
"DIVU R0,Rn","Unsigned operation of Rn ÷ R0 → Rn 32 ÷ 32 → 32 bits","0100nnnn10000100","34","--"
"DMULS.L Rm,Rn","Signed, Rn × Rm → MACH, MACL","0011nnnnmmmm1101","2-5","--"
"DMULU.L Rm,Rn","Unsigned, Rn × Rm → MACH, MACL","0011nnnnmmmm0101","2-5","--"
"DT Rn","Rn  1 → Rn; if Rn = 0, 1 → T if Rn ≠ 0, 0 → T","0100nnnn00010000","1","Comparison "
"EXTS.B Rm,Rn","Rm sign-extended from byte → Rn","0110nnnnmmmm1110","1","--"
"EXTS.W Rm,Rn","Rm sign-extended from word → Rn","0110nnnnmmmm1111","1","--"
"EXTU.B Rm,Rn","Rm zero-extended from byte → Rn","0110nnnnmmmm1100","1","--"
"EXTU.W Rm,Rn","Rm zero-extended from word → Rn","0110nnnnmmmm1101","1","--"
"FABS DRn","DRn & H'7FFF FFFF FFFF FFFF → Drn","1111nnn001011101","1","--"
"FABS FRn","FRn & H'7FFF FFFF → FRn","1111nnnn01011101","1","--"
"FADD DRm,DRn","DRn + DRm → DRn","1111nnn0mmm00000","6","--"
"FADD FRm,FRn","FRn + FRm → FRn","1111nnnnmmmm0000","1","--"
"FCMP/EQ DRm,DRn","(DRn==DRm)?1:0 → T","1111nnn0mmm00100","1","1/0"
"FCMP/EQ FRm,FRn","(FRn==FRm)?1:0 → T","1111nnnnmmmm0100","1","1/0"
"FCMP/GT DRm,DRn","(DRn>DRm)?1:0 → T","1111nnn0mmm00101","2","1/0"
"FCMP/GT FRm,FRn","(FRn>FRm)?1:0 → T","1111nnnnmmmm0101","2","1/0"
"FCNVDS DRm,FPUL","(float)DRm → FPUL","1111mmm010111101","2","--"
"FCNVSD FPUL,DRn","(double)FPUL → DRn","1111nnn010101101","2","--"
"FDIV DRm,DRn","DRn/DRm → DRn","1111nnn0mmm00011","23","--"
"FDIV FRm,FRn","FRn/FRm → FRn","1111nnnnmmmm0011","10","--"
"FIPR FVm,FVn","FVn ⋅ FVm → FR[n + 3]","1111nnmm11101101","1","--"
"FLDI0 FRn","0x00000000 → FRn","1111nnnn10001101","1","--"
"FLDI1 FRn","0x3F800000 → FRn","1111nnnn10011101","1","--"
"FLDS FRm,FPUL","FRm → FPUL","1111mmmm00011101","1","--"
"FLOAT FPUL,DRn","(float)FPUL → DRn","1111nnn000101101","2","--"
"FLOAT FPUL,FRn","(float)FPUL → FRn","1111nnnn00101101","1","--"
"FMAC FR0,FRm,FRn","FR0*FRm + FRn → FRn","1111nnnnmmmm1110","1","--"
"FMOV @(R0,Rm),DRn","(R0 + Rm) → DRn","1111nnn0mmmm0110","1","--"
"FMOV @(R0,Rm),XDn","(R0 + Rm) → XDn","1111nnn1mmmm0110","1","--"
"FMOV @Rm,DRn","(Rm) → DRn","1111nnn0mmmm1000","1","--"
"FMOV @Rm,XDn","(Rm) → XDn","1111nnn1mmmm1000","1","--"
"FMOV @Rm+,DRn","(Rm) → DRn, Rm + 8 → Rm","1111nnn0mmmm1001","1","--"
"FMOV @Rm+,XDn","(Rm) → XDn, Rm + 8 → Rm","1111nnn1mmmm1001","1","--"
"FMOV DRm,@-Rn","Rn-8 → Rn, DRm → (Rn)","1111nnnnmmm01011","1","--"
"FMOV DRm,@(R0,Rn)","DRm → (R0 + Rn)","1111nnnnmmm00111","1","--"
"FMOV DRm,@Rn","DRm → (Rn)","1111nnnnmmm01010","1","--"
"FMOV DRm,DRn","DRm → DRn","1111nnn0mmm01100","1","--"
"FMOV DRm,XDn","DRm → XDn","1111nnn1mmm01100","1","--"
"FMOV FRm,FRn","FRm → FRn","1111nnnnmmmm1100","1","--"
"FMOV XDm,@-Rn","Rn  = 8, XDm → (Rn)","1111nnnnmmm11011","1","--"
"FMOV XDm,@(R0,Rn)","XDm → (R0 + Rn)","1111nnnnmmm10111","1","--"
"FMOV XDm,@Rn","XDm → (Rn)","1111nnnnmmm11010","1","--"
"FMOV XDm,DRn","XDm → DRn","1111nnn0mmm11100","1","--"
"FMOV XDm,XDn","XDm → XDn","1111nnn1mmm11100","1","--"
"FMOV.S @(R0,Rm),FRn","(R0 + Rm) → FRn","1111nnnnmmmm0110","1","--"
"FMOV.S @Rm,FRn","(Rm) → FRn","1111nnnnmmmm1000","1","--"
"FMOV.S @Rm+,FRn","(Rm) → FRn, Rm + 4 → Rm","1111nnnnmmmm1001","1","--"
"FMOV.S FRm,@-Rn","Rn-4 → Rn, FRm → (Rn)","1111nnnnmmmm1011","1","--"
"FMOV.S FRm,@(R0,Rn)","FRm → (R0 + Rn)","1111nnnnmmmm0111","1","--"
"FMOV.S FRm,@Rn","FRm → (Rn)","1111nnnnmmmm1010","1","--"
"FMUL DRm,DRn","DRn*DRm → DRn","1111nnn0mmm00010","6","--"
"FMUL FRm,FRn","FRn*FRm → FRn","1111nnnnmmmm0010","1","--"
"FNEG DRn","DRn ^ H'8000 0000 0000 0000  → Drn","1111nnn001001101","1","--"
"FNEG FRn","FRn ∧ H'80000000 → FRn","1111nnnn01001101","1","--"
"FPCHG","~FPSCR.PR → FPSCR.PR","1111011111111101","1","--"
"FRCHG","FPSCR.FR = ~FPSCR.FR","1111101111111101","1","--"
"FSCA FPUL,DRn","sin(FPUL) → Frn cos(FPUL) → FR[n+1]","1111nnn011111101","3","--"
"FSCHG","FPSCR.SZ = ~FPSCR.SZ","1111001111111101","1","--"
"FSQRT DRn","√DRn → DRn","1111nnn001101101","22","--"
"FSQRT FRn","√FRn → FRn","1111nnnn01101101","9","--"
"FSRRA FRn","1/sqrt(FRn)* → Frn","1111nnnn01111101","1","--"
"FSTS FPUL,FRn","FPUL → FRn","1111nnnn00001101","1","--"
"FSUB DRm,DRn","DRn  DRm → DRn","1111nnn0mmm00001","6","--"
"FSUB FRm,FRn","FRn  FRm → FRn","1111nnnnmmmm0001","1","--"
"FTRC DRm,FPUL","(long)DRm → FPUL","1111mmm000111101","2","--"
"FTRC FRm,FPUL","(long)FRm → FPUL","1111mmmm00111101","1","--"
"FTRV XMTRX,FVn","XMTRX*FVn → FVn","1111nn0111111101","4","--"
"ICBI @Rn","Invalidates the instruction Cache","0000nnnn11100011","13","--"
"JMP @Rn","Rn → PC","0100nnnn00101011","2","--"
"JSR @Rn","PC + 4 → PR, Rn → PC","0100nnnn00001011","2","--"
"JSR/N @Rm","PC-2 → PR, Rm → PC","0100mmmm01001011","3","--"
"JSR/N @@(disp8, TBR)","PC-2 → PR, (disp × 4 + TBR) → PC","10000011dddddddd","5","--"
"LDBANK @Rm,R0","(Specified register bank) → R0","0100mmmm11100101","6","--"
"LDC Rm,DBR","Rm → DBR","0100mmmm11111010","1","--"
"LDC Rm,GBR","Rm → GBR","0100mmmm00011110","3","--"
"LDC Rm,R0_BANK","Rm → R0_BANK","0100mmmm10001110","1","--"
"LDC Rm,R1_BANK","Rm → R1_BANK","0100mmmm10011110","1","--"
"LDC Rm,R2_BANK","Rm → R2_BANK","0100mmmm10101110","1","--"
"LDC Rm,R3_BANK","Rm → R3_BANK","0100mmmm10111110","1","--"
"LDC Rm,R4_BANK","Rm → R4_BANK","0100mmmm11001110","1","--"
"LDC Rm,R5_BANK","Rm → R5_BANK","0100mmmm11011110","1","--"
"LDC Rm,R6_BANK","Rm → R6_BANK","0100mmmm11101110","1","--"
"LDC Rm,R7_BANK","Rm → R7_BANK","0100mmmm11111110","1","--"
"LDC Rm,SPC","Rm → SPC","0100mmmm01001110","1","--"
"LDC Rm,SR","Rm → SR","0100mmmm00001110","4","LSB"
"LDC Rm,SSR","Rm → SSR","0100mmmm00111110","1","--"
"LDC Rm,VBR","Rm → VBR","0100mmmm00101110","1","--"
"LDC.L @Rm+,DBR","(Rm) → DBR, Rm + 4 → Rm","0100mmmm11110110","1","--"
"LDC.L @Rm+,GBR","(Rm) → GBR, Rm + 4 → Rm","0100mmmm00010111","3","--"
"LDC.L @Rm+,R0_BANK","(Rm) → R0_BANK, Rm + 4 → Rm","0100mmmm10000111","1","--"
"LDC.L @Rm+,R1_BANK","(Rm) → R1_BANK, Rm + 4 → Rm","0100mmmm10010111","1","--"
"LDC.L @Rm+,R2_BANK","(Rm) → R2_BANK, Rm + 4 → Rm","0100mmmm10100111","1","--"
"LDC.L @Rm+,R3_BANK","(Rm) → R3_BANK, Rm + 4 → Rm","0100mmmm10110111","1","--"
"LDC.L @Rm+,R4_BANK","(Rm) → R4_BANK, Rm + 4 → Rm","0100mmmm11000111","1","--"
"LDC.L @Rm+,R5_BANK","(Rm) → R5_BANK, Rm + 4 → Rm","0100mmmm11010111","1","--"
"LDC.L @Rm+,R6_BANK","(Rm) → R6_BANK, Rm + 4 → Rm","0100mmmm11100111","1","--"
"LDC.L @Rm+,R7_BANK","(Rm) → R7_BANK, Rm + 4 → Rm","0100mmmm11110111","1","--"
"LDC.L @Rm+,SPC","(Rm) → SPC, Rm + 4 → Rm","0100mmmm01000111","1","--"
"LDC.L @Rm+,SR","(Rm) → SR, Rm + 4 → Rm","0100mmmm00000111","4","LSB"
"LDC.L @Rm+,SSR","(Rm) → SSR, Rm + 4 → Rm","0100mmmm00110111","1","--"
"LDC.L @Rm+,VBR","(Rm) → VBR, Rm + 4 → Rm","0100mmmm00100111","1","--"
"LDS Rm,FPSCR","Rm → FPSCR","0100mmmm01101010","1","--"
"LDS Rm,FPUL","Rm → FPUL","0100mmmm01011010","1","--"
"LDS Rm,MACH","Rm → MACH","0100mmmm00001010","1","--"
"LDS Rm,MACL","Rm → MACL","0100mmmm00011010","1","--"
"LDS Rm,PR","Rm → PR","0100mmmm00101010","2","--"
"LDS.L @Rm+,FPSCR","(Rm) → FPSCR, Rm + 4 → Rm","0100mmmm01100110","1","--"
"LDS.L @Rm+,FPUL","(Rm) → FPUL, Rm + 4 → Rm","0100mmmm01010110","1","--"
"LDS.L @Rm+,MACH","(Rm) → MACH, Rm + 4 → Rm","0100mmmm00000110","1","--"
"LDS.L @Rm+,MACL","(Rm) → MACL, Rm + 4 → Rm","0100mmmm00010110","1","--"
"LDS.L @Rm+,PR","(Rm) → PR, Rm + 4 → Rm","0100mmmm00100110","2","--"
"LDTLB","PTEH/PTEL/PTEA → TLB","0000000000111000","1","--"
"MAC.L @Rm+,@Rn+","Signed, (Rn) × (Rm) + MAC → MAC Rn + 4 → Rn, Rm + 4 → Rm","0000nnnnmmmm1111","2","5"
"MAC.W @Rm+,@Rn+","Signed, (Rn) × (Rm) + MAC → MAC Rn + 2 → Rn, Rm + 2 → Rm","0100nnnnmmmm1111","2","5"
"MOV #imm,Rn","imm → sign extension → Rn","1110nnnniiiiiiii","1","--"
"MOV Rm,Rn","Rm → Rn","0110nnnnmmmm0011","1","--"
"MOV.B @(disp,GBR),R0","(disp + GBR) → sign extension → R0","11000100dddddddd","1","--"
"MOV.B @(disp,Rm),R0","(disp + Rm) → sign extension → R0","10000100mmmmdddd","1","--"
"MOV.B @(R0,Rm),Rn","(R0 + Rm) → sign extension → Rn","0000nnnnmmmm1100","1","--"
"MOV.B @Rm,Rn","(Rm) → sign extension → Rn","0110nnnnmmmm0000","1","--"
"MOV.B @Rm+,Rn","(Rm) → sign extension → Rn, Rm + 1 → Rm","0110nnnnmmmm0100","1","--"
"MOV.B R0,@(disp,GBR)","R0 → (disp + GBR)","11000000dddddddd","1","--"
"MOV.B R0,@(disp,Rn)","R0 → (disp + Rn)","10000000nnnndddd","1","--"
"MOV.B Rm,@-Rn","Rn-1 → Rn, Rm → (Rn)","0010nnnnmmmm0100","1","--"
"MOV.B Rm,@(R0,Rn)","Rm → (R0 + Rn)","0000nnnnmmmm0100","1","--"
"MOV.B Rm,@Rn","Rm → (Rn)","0010nnnnmmmm0000","1","--"
"MOV.L @(disp,GBR),R0","(disp × 4 + GBR) → R0","11000110dddddddd","1","--"
"MOV.L @(disp,PC),Rn","(disp × 4 + PC & H'FFFFFFFC + 4) → Rn","1101nnnndddddddd","1","--"
"MOV.L @(disp,Rm),Rn","(disp × 4 + Rm) → Rn","0101nnnnmmmmdddd","1","--"
"MOV.L @(R0,Rm),Rn","(R0 + Rm) → Rn","0000nnnnmmmm1110","1","--"
"MOV.L @Rm,Rn","(Rm) → Rn","0110nnnnmmmm0010","1","--"
"MOV.L @Rm+,Rn","(Rm) → Rn, Rm + 4 → Rm","0110nnnnmmmm0110","1","--"
"MOV.L R0,@(disp,GBR)","R0 → (disp × 4 + GBR)","11000010dddddddd","1","--"
"MOV.L Rm,@-Rn","Rn-4 → Rn, Rm → (Rn)","0010nnnnmmmm0110","1","--"
"MOV.L Rm,@(disp,Rn)","Rm → (disp × 4 + Rn)","0001nnnnmmmmdddd","1","--"
"MOV.L Rm,@(R0,Rn)","Rm → (R0 + Rn)","0000nnnnmmmm0110","1","--"
"MOV.L Rm,@Rn","Rm → (Rn)","0010nnnnmmmm0010","1","--"
"MOV.W @(disp,GBR),R0","(disp × 2 + GBR) → sign extension → R0","11000101dddddddd","1","--"
"MOV.W @(disp,PC),Rn","(disp × 2 + PC + 4) → sign extension → Rn","1001nnnndddddddd","1","--"
"MOV.W @(disp,Rm),R0","(disp × 2 + Rm) → sign extension → R0","10000101mmmmdddd","1","--"
"MOV.W @(R0,Rm),Rn","(R0 + Rm) → sign extension → Rn","0000nnnnmmmm1101","1","--"
"MOV.W @Rm,Rn","(Rm) → sign extension → Rn","0110nnnnmmmm0001","1","--"
"MOV.W @Rm+,Rn","(Rm) → sign extension → Rn, Rm + 2 → Rm","0110nnnnmmmm0101","1","--"
"MOV.W R0,@(disp,GBR)","R0 → (disp × 2 + GBR)","11000001dddddddd","1","--"
"MOV.W R0,@(disp,Rn)","R0 → (disp × 2 + Rn)","10000001nnnndddd","1","--"
"MOV.W Rm,@-Rn","Rn-2 → Rn, Rm → (Rn)","0010nnnnmmmm0101","1","--"
"MOV.W Rm,@(R0,Rn)","Rm → (R0 + Rn)","0000nnnnmmmm0101","1","--"
"MOV.W Rm,@Rn","Rm → (Rn)","0010nnnnmmmm0001","1","--"
"MOVA @(disp,PC),R0","disp × 4 + PC & H'FFFFFFFC + 4 → R0","11000111dddddddd","1","--"
"MOVCA.L R0,@Rn","R0 → (Rn) (without fetching  cache block)","0000nnnn11000011","1","--"
"MOVCO.L R0,@Rn","LDST → T if (T==1) R0 → (Rn) 0 → LDST","0000nnnn01110011","1","--"
"MOVLI.L @Rm,R0","1 → LDST (Rm) → R0 0 → LDST","0000nnnn01100011","1","--"
"MOVML.L Rm,@-R15","R15 - 4 → R15, Rm → (R15)","0100mmmm11110001","16","--"
"MOVML.L @R15+,Rn","(R15) → R0, R15 + 4 → R15","0100nnnn11110101","16","--"
"MOVMU.L Rm,@-R15","R15 - 4 → R15, PR → (R15)","0100mmmm11110000","16","--"
"MOVMU.L @R15+,Rn","(R15) → Rn, R15 + 4 → R15","0100nnnn11110100","16","--"
"MOVRT Rn","~ T → Rn","0000nnnn00111001","1","--"
"MOVT Rn","T → Rn","0000nnnn00101001","1","--"
"MOVUA.L @Rm,R0","(Rm) → R0","0100nnnn10101001","2","--"
"MOVUA.L @Rm+,R0","(Rm) → R0, Rm + 4 → Rm","0100nnnn11101001","2","--"
"MUL.L Rm,Rn","Rn × Rm → MACL   32 × 32 → 32 bits","0000nnnnmmmm0111","2","5"
"MULR R0, Rn","Signed operation of Rn×Rm → MACL 16 × 16 → 32 bits","0100nnnn10000000","2","--"
"MULS.W Rm,Rn","Signed, Rn × Rm → MACL  16 × 16 → 32 bits","0010nnnnmmmm1111","2","5"
"MULU.W Rm,Rn","Unsigned, Rn × Rm → MACL  16 × 16 → 32 bits","0010nnnnmmmm1110","2","5"
"NEG Rm,Rn","0  Rm → Rn","0110nnnnmmmm1011","1","--"
"NEGC Rm,Rn","0  Rm  T → Rn, borrow → T","0110nnnnmmmm1010","1","Borrow"
"NOP","No operation","0000000000001001","1","--"
"NOT Rm,Rn","~Rm → Rn","0110nnnnmmmm0111","1","--"
"NOTT","~T → T","0000000001101000","1","--"
"OCBI @Rn","Operand cache block invalidation","0000nnnn10010011","1","--"
"OCBP @Rn","Operand cache block purge","0000nnnn10100011","1","--"
"OCBWB @Rn","Operand cache block write-back","0000nnnn10110011","1","--"
"OR #imm,R0","R0 | imm → R0","11001011iiiiiiii","1","--"
"OR Rm,Rn","Rn | Rm → Rn","0010nnnnmmmm1011","1","--"
"OR.B #imm,@(R0,GBR)","(R0 + GBR) | imm → (R0 + GBR)","11001111iiiiiiii","4","--"
"PREF @Rn","(Rn) → operand cache","0000nnnn10000011","1","--"
"PREFI @Rn","Invalidation of instruction cache","0000nnnn11010011","10","--"
"RESBANK","Bank → R0 to R14, GBR, MACH, MACL, PR","0000000001011011","9","--"
"ROTCL Rn","T ← Rn ← T","0100nnnn00100100","1","MSB"
"ROTCR Rn","T → Rn → T","0100nnnn00100101","1","LSB"
"ROTL Rn","T ← Rn ← MSB","0100nnnn00000100","1","MSB"
"ROTR Rn","LSB → Rn → T","0100nnnn00000101","1","LSB"
"RTE","SSR → SR, SPC→ PC","0000000000101011","5","--"
"RTS","PR → PC","0000000000001011","2","--"
"RTS/N","PR → PC","0000000001101011","3","--"
"RTV/N Rm","Rm → R0, PR → PC","0000mmmm01111011","3","--"
"SETS","1 → S","0000000001011000","1","--"
"SETT","1 → T","0000000000011000","1","1"
"SHAD Rm,Rn","When Rm ≥ 0, Rn << Rm → Rn When Rm < 0, Rn >> Rm → [MSB → Rn]","0100nnnnmmmm1100","1","--"
"SHAL Rn","T ← Rn ← 0","0100nnnn00100000","1","MSB"
"SHAR Rn","MSB → Rn → T","0100nnnn00100001","1","LSB"
"SHLD Rm,Rn","When Rm ≥ 0, Rn << Rm → Rn When Rm < 0, Rn >> Rm → [0 → Rn]","0100nnnnmmmm1101","1","--"
"SHLL Rn","T ← Rn ← 0","0100nnnn00000000","1","MSB"
"SHLL16 Rn","Rn << 16 → Rn","0100nnnn00101000","1","--"
"SHLL2 Rn","Rn << 2 → Rn","0100nnnn00001000","1","--"
"SHLL8 Rn","Rn << 8 → Rn","0100nnnn00011000","1","--"
"SHLR Rn","0 → Rn → T","0100nnnn00000001","1","LSB"
"SHLR16 Rn","Rn >> 16 → Rn","0100nnnn00101001","1","--"
"SHLR2 Rn","Rn >> 2 → Rn","0100nnnn00001001","1","--"
"SHLR8 Rn","Rn >> 8 → Rn","0100nnnn00011001","1","--"
"SLEEP","Sleep or standby","0000000000011011","4","--"
"STBANK R0,@Rn","R0 → (specified register bank)","0100nnnn11100001","7","--"
"STC DBR,Rn","DBR → Rn","0000nnnn11111010","2","--"
"STC GBR,Rn","GBR → Rn","0000nnnn00010010","2","--"
"STC R0_BANK,Rn","R0_BANK → Rn","0000nnnn10000010","2","--"
"STC R1_BANK,Rn","R1_BANK → Rn","0000nnnn10010010","2","--"
"STC R2_BANK,Rn","R2_BANK → Rn","0000nnnn10100010","2","--"
"STC R3_BANK,Rn","R3_BANK → Rn","0000nnnn10110010","2","--"
"STC R4_BANK,Rn","R4_BANK → Rn","0000nnnn11000010","2","--"
"STC R5_BANK,Rn","R5_BANK → Rn","0000nnnn11010010","2","--"
"STC R6_BANK,Rn","R6_BANK → Rn","0000nnnn11100010","2","--"
"STC R7_BANK,Rn","R7_BANK → Rn","0000nnnn11110010","2","--"
"STC SGR,Rn","SGR → Rn","0000nnnn00111010","3","--"
"STC SPC,Rn","SPC → Rn","0000nnnn01000010","2","--"
"STC SR,Rn","SR → Rn","0000nnnn00000010","2","--"
"STC SSR,Rn","SSR → Rn","0000nnnn00110010","2","--"
"STC VBR,Rn","VBR → Rn","0000nnnn00100010","2","--"
"STC.L DBR,@-Rn","Rn  4 → Rn, DBR → (Rn)","0100nnnn11110010","2","--"
"STC.L GBR,@-Rn","Rn  4 → Rn, GBR → (Rn)","0100nnnn00010011","2","--"
"STC.L R0_BANK,@Rn","Rn  4 → Rn, R0_BANK → (Rn)","0100nnnn10000011","2","--"
"STC.L R1_BANK,@Rn","Rn  4 → Rn, R1_BANK → (Rn)","0100nnnn10010011","2","--"
"STC.L R2_BANK,@Rn","Rn  4 → Rn, R2_BANK → (Rn)","0100nnnn10100011","2","--"
"STC.L R3_BANK,@Rn","Rn  4 → Rn, R3_BANK → (Rn)","0100nnnn10110011","2","--"
"STC.L R4_BANK,@Rn","Rn  4 → Rn, R4_BANK → (Rn)","0100nnnn11000011","2","--"
"STC.L R5_BANK,@Rn","Rn  4 → Rn, R5_BANK → (Rn)","0100nnnn11010011","2","--"
"STC.L R6_BANK,@Rn","Rn  4 → Rn, R6_BANK → (Rn)","0100nnnn11100011","2","--"
"STC.L R7_BANK,@Rn","Rn  4 → Rn, R7_BANK → (Rn)","0100nnnn11110011","2","--"
"STC.L SGR,@-Rn","Rn  4 → Rn, SGR → (Rn)","0100nnnn00110010","3","--"
"STC.L SPC,@-Rn","Rn  4 → Rn, SPC → (Rn)","0100nnnn01000011","2","--"
"STC.L SR,@-Rn","Rn  4 → Rn, SR → (Rn)","0100nnnn00000011","2","--"
"STC.L SSR,@-Rn","Rn  4 → Rn, SSR → (Rn)","0100nnnn00110011","2","--"
"STC.L VBR,@-Rn","Rn  4 → Rn, VBR → (Rn)","0100nnnn00100011","2","--"
"STS FPSCR,Rn","FPSCR → Rn","0000nnnn01101010","1","--"
"STS FPUL,Rn","FPUL → Rn","0000nnnn01011010","1","--"
"STS MACH,Rn","MACH → Rn","0000nnnn00001010","1","--"
"STS MACL,Rn","MACL → Rn","0000nnnn00011010","1","--"
"STS PR,Rn","PR → Rn","0000nnnn00101010","1","--"
"STS.L FPSCR,@-Rn","Rn  4 → Rn, FPSCR → (Rn)","0100nnnn01100010","1","--"
"STS.L FPUL,@-Rn","Rn  4 → Rn, FPUL → (Rn)","0100nnnn01010010","1","--"
"STS.L MACH,@-Rn","Rn  4 → Rn, MACH → (Rn)","0100nnnn00000010","1","--"
"STS.L MACL,@-Rn","Rn  4 → Rn, MACL → (Rn)","0100nnnn00010010","1","--"
"STS.L PR,@-Rn","Rn  4 → Rn, PR → (Rn)","0100nnnn00100010","1","--"
"SUB Rm,Rn","Rn  Rm → Rn","0011nnnnmmmm1000","1","--"
"SUBC Rm,Rn","Rn  Rm  T → Rn, borrow → T","0011nnnnmmmm1010","1","Borrow"
"SUBV Rm,Rn","Rn  Rm → Rn, underflow → T","0011nnnnmmmm1011","1","Underflow"
"SWAP.B Rm,Rn","Rm → swap lower 2 bytes → Rn","0110nnnnmmmm1000","1","--"
"SWAP.W Rm,Rn","Rm → swap upper/lower words → Rn","0110nnnnmmmm1001","1","--"
"SYNCO","used to synchronize data operations","0000000010101011","undef","--"
"TAS.B @Rn","If (Rn) = 0, 1 → T, else 0 → T 1 → MSB of (Rn)","0100nnnn00011011","5","Test "
"TRAPA #imm","PC + 2 → SPC, SR → SSR, #imm << 2 → TRA, H'160 → EXPEVT, VBR + H'0100 → PC","11000011iiiiiiii","7","--"
"TST #imm,R0","R0 & imm; if result is 0, 1 → T, else 0 → T","11001000iiiiiiii","1","Test "
"TST Rm,Rn","Rn & Rm; if result is 0, 1 → T, else 0 → T","0010nnnnmmmm1000","1","Test "
"TST.B #imm,@(R0,GBR)","(R0 + GBR) & imm; if result is 0, 1 → T, else 0 → T","11001100iiiiiiii","3","Test "
"XOR #imm,R0","R0 ∧ imm → R0","11001010iiiiiiii","1","--"
"XOR Rm,Rn","Rn ∧ Rm → Rn","0010nnnnmmmm1010","1","--"
"XOR.B #imm,@(R0,GBR)","(R0 + GBR) ∧ imm → (R0 + GBR)","11001110iiiiiiii","4","--"
"XTRCT Rm,Rn","Middle 32 bits of Rm:Rn → Rn","0010nnnnmmmm1101","1","--"
