{'NaN_input': {'CDeps': [[[], [], ['rst']], [[], [], ['rst'], ['enable']]],
               'CLines': [[None, None, '132:C'],
                          [None, None, '132:C', '191:C']],
               'Clocked': True,
               'DDeps': [[],
                         ['opa_QNaN', 'opb_QNaN', 'opa_SNaN', 'opb_SNaN']],
               'DLines': ['151:D', '210:D'],
               'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f49dfd66f50>,
                               <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f49df949c90>]},
 'NaN_out_trigger': {'CDeps': [[[], [], ['rst']],
                               [[], [], ['rst'], ['enable']]],
                     'CLines': [[None, None, '132:C'],
                                [None, None, '132:C', '191:C']],
                     'Clocked': True,
                     'DDeps': [[], ['NaN_input', 'invalid_trigger']],
                     'DLines': ['181:D', '246:D'],
                     'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f49df91a990>,
                                     <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f49dfc57710>]},
 'NaN_output': {'CDeps': [[[], [], ['rst']], [[], [], ['rst'], ['enable']]],
                'CLines': [[None, None, '132:C'],
                           [None, None, '132:C', '191:C']],
                'Clocked': True,
                'DDeps': [[],
                          ['SNaN_trigger',
                           'exp_2047',
                           'opa',
                           'NaN_output_0']],
                'DLines': ['184:D', '249:D'],
                'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f49df91add0>,
                                <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f49df9c1290>]},
 'NaN_output_0': {'CDeps': [[[], [], ['rst']], [[], [], ['rst'], ['enable']]],
                  'CLines': [[None, None, '132:C'],
                             [None, None, '132:C', '191:C']],
                  'Clocked': True,
                  'DDeps': [[],
                            ['a_NaN', 'exp_2047', 'opa', 'exp_2047', 'opb']],
                  'DLines': ['183:D', '248:D'],
                  'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f49df91ac90>,
                                  <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f49dfc57d10>]},
 'SNaN_input': {'CDeps': [[[], [], ['rst']], [[], [], ['rst'], ['enable']]],
                'CLines': [[None, None, '132:C'],
                           [None, None, '132:C', '191:C']],
                'Clocked': True,
                'DDeps': [[], ['opa_SNaN', 'opb_SNaN']],
                'DLines': ['152:D', '211:D'],
                'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f49dfd680d0>,
                                <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f49df949f50>]},
 'SNaN_trigger': {'CDeps': [[[], [], ['rst']], [[], [], ['rst'], ['enable']]],
                  'CLines': [[None, None, '132:C'],
                             [None, None, '132:C', '191:C']],
                  'Clocked': True,
                  'DDeps': [[], ['invalid_trigger', 'SNaN_input']],
                  'DLines': ['182:D', '247:D'],
                  'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f49df91ab10>,
                                  <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f49dfc57990>]},
 'a_NaN': {'CDeps': [[[], [], ['rst']], [[], [], ['rst'], ['enable']]],
           'CLines': [[None, None, '132:C'], [None, None, '132:C', '191:C']],
           'Clocked': True,
           'DDeps': [[], ['opa_QNaN', 'opa_SNaN']],
           'DLines': ['153:D', '212:D'],
           'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f49dfd68210>,
                           <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f49dfc3c150>]},
 'add': {'CDeps': [[[], [], ['rst']], [[], [], ['rst'], ['enable']]],
         'CLines': [[None, None, '132:C'], [None, None, '132:C', '191:C']],
         'Clocked': True,
         'DDeps': [[], ['fpu_op']],
         'DLines': ['137:D', '196:D'],
         'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f49dfd71d90>,
                         <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f49df930250>]},
 'add_inf': {'CDeps': [[[], [], ['rst']], [[], [], ['rst'], ['enable']]],
             'CLines': [[None, None, '132:C'],
                        [None, None, '132:C', '191:C']],
             'Clocked': True,
             'DDeps': [[], ['add', 'opa_inf', 'opb_inf']],
             'DLines': ['161:D', '220:D'],
             'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f49dfd68c90>,
                             <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f49dfc3d790>]},
 'addsub_inf': {'CDeps': [[[], [], ['rst']], [[], [], ['rst'], ['enable']]],
                'CLines': [[None, None, '132:C'],
                           [None, None, '132:C', '191:C']],
                'Clocked': True,
                'DDeps': [[], ['add_inf', 'sub_inf', 'addsub_inf_invalid']],
                'DLines': ['164:D', '224:D'],
                'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f49dfd6a0d0>,
                                <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f49dfc45210>]},
 'addsub_inf_invalid': {'CDeps': [[[], [], ['rst']],
                                  [[], [], ['rst'], ['enable']]],
                        'CLines': [[None, None, '132:C'],
                                   [None, None, '132:C', '191:C']],
                        'Clocked': True,
                        'DDeps': [[],
                                  ['add',
                                   'opa_pos_inf',
                                   'opb_neg_inf',
                                   'add',
                                   'opa_neg_inf',
                                   'opb_pos_inf',
                                   'subtract',
                                   'opa_pos_inf',
                                   'opb_pos_inf',
                                   'subtract',
                                   'opa_neg_inf',
                                   'opb_neg_inf']],
                        'DLines': ['163:D', '222:D'],
                        'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f49dfd68f50>,
                                        <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f49dfc3df90>]},
 'div_0_by_0': {'CDeps': [[[], [], ['rst']], [[], [], ['rst'], ['enable']]],
                'CLines': [[None, None, '132:C'],
                           [None, None, '132:C', '191:C']],
                'Clocked': True,
                'DDeps': [[], ['divide', 'opb_et_zero', 'opa_et_zero']],
                'DLines': ['155:D', '214:D'],
                'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f49dfd68490>,
                                <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f49dfc3c590>]},
 'div_by_0': {'CDeps': [[[], [], ['rst']], [[], [], ['rst'], ['enable']]],
              'CLines': [[None, None, '132:C'],
                         [None, None, '132:C', '191:C']],
              'Clocked': True,
              'DDeps': [[], ['divide', 'opb_et_zero', 'opa_et_zero']],
              'DLines': ['154:D', '213:D'],
              'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f49dfd68350>,
                              <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f49dfc3c310>]},
 'div_by_inf': {'CDeps': [[[], [], ['rst']], [[], [], ['rst'], ['enable']]],
                'CLines': [[None, None, '132:C'],
                           [None, None, '132:C', '191:C']],
                'Clocked': True,
                'DDeps': [[], ['divide', 'opa_inf', 'opb_inf']],
                'DLines': ['157:D', '216:D'],
                'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f49dfd68750>,
                                <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f49dfc3ca90>]},
 'div_inf': {'CDeps': [[[], [], ['rst']], [[], [], ['rst'], ['enable']]],
             'CLines': [[None, None, '132:C'],
                        [None, None, '132:C', '191:C']],
             'Clocked': True,
             'DDeps': [[], ['divide', 'opa_inf', 'opb_inf']],
             'DLines': ['160:D', '219:D'],
             'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f49dfd68b50>,
                             <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f49dfc3d3d0>]},
 'div_inf_by_inf': {'CDeps': [[[], [], ['rst']],
                              [[], [], ['rst'], ['enable']]],
                    'CLines': [[None, None, '132:C'],
                               [None, None, '132:C', '191:C']],
                    'Clocked': True,
                    'DDeps': [[], ['divide', 'opa_inf', 'opb_inf']],
                    'DLines': ['156:D', '215:D'],
                    'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f49dfd68610>,
                                    <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f49dfc3c810>]},
 'div_uf': {'CDeps': [[[], [], ['rst']], [[], [], ['rst'], ['enable']]],
            'CLines': [[None, None, '132:C'], [None, None, '132:C', '191:C']],
            'Clocked': True,
            'DDeps': [[], ['divide', 'opa_et_zero', 'in_et_zero']],
            'DLines': ['174:D', '236:D'],
            'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f49dfd6aed0>,
                            <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f49dfc4bed0>]},
 'divide': {'CDeps': [[[], [], ['rst']], [[], [], ['rst'], ['enable']]],
            'CLines': [[None, None, '132:C'], [None, None, '132:C', '191:C']],
            'Clocked': True,
            'DDeps': [[], ['fpu_op']],
            'DLines': ['140:D', '199:D'],
            'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f49dfd66190>,
                            <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f49df930790>]},
 'enable_trigger': {'CDeps': [[[], [], ['rst']],
                              [[], [], ['rst'], ['enable']]],
                    'CLines': [[None, None, '132:C'],
                               [None, None, '132:C', '191:C']],
                    'Clocked': True,
                    'DDeps': [[],
                              ['except_trigger',
                               'out_inf_trigger',
                               'NaN_input']],
                    'DLines': ['180:D', '245:D'],
                    'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f49df91a810>,
                                    <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f49dfc57450>]},
 'ex_enable': {'CDeps': [[[], [], ['rst'], ['enable']], [[], [], ['rst']]],
               'CLines': [[None, None, '260:C', '269:C'],
                          [None, None, '260:C']],
               'Clocked': True,
               'DDeps': [['enable_trigger'], []],
               'DLines': ['270:D', '261:D'],
               'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f49df9bcfd0>,
                               <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f49df9bc510>]},
 'except_trigger': {'CDeps': [[[], [], ['rst']],
                              [[], [], ['rst'], ['enable']]],
                    'CLines': [[None, None, '132:C'],
                               [None, None, '132:C', '191:C']],
                    'Clocked': True,
                    'DDeps': [[],
                              ['invalid_trigger',
                               'overflow_trigger',
                               'underflow_trigger',
                               'inexact_trigger']],
                    'DLines': ['179:D', '243:D'],
                    'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f49df91a690>,
                                    <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f49dfc57050>]},
 'exception': {'CDeps': [[[], [], ['rst'], ['enable']], [[], [], ['rst']]],
               'CLines': [[None, None, '260:C', '269:C'],
                          [None, None, '260:C']],
               'Clocked': True,
               'DDeps': [['except_trigger'], []],
               'DLines': ['274:D', '265:D'],
               'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f49df9b2610>,
                               <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f49df9bca50>]},
 'exp_2046': {'CDeps': [],
              'CLines': [],
              'Clocked': False,
              'DDeps': [[]],
              'DLines': ['120:D'],
              'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f49df95a550>]},
 'exp_2047': {'CDeps': [],
              'CLines': [],
              'Clocked': False,
              'DDeps': [[]],
              'DLines': ['119:D'],
              'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f49df95a290>]},
 'in_et_zero': {'CDeps': [[[], [], ['rst']], [[], [], ['rst'], ['enable']]],
                'CLines': [[None, None, '132:C'],
                           [None, None, '132:C', '191:C']],
                'Clocked': True,
                'DDeps': [[], ['in_except']],
                'DLines': ['133:D', '192:D'],
                'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f49dfd71850>,
                                <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f49dfd6e910>]},
 'inexact': {'CDeps': [[[], [], ['rst'], ['enable']], [[], [], ['rst']]],
             'CLines': [[None, None, '260:C', '269:C'],
                        [None, None, '260:C']],
             'Clocked': True,
             'DDeps': [['inexact_trigger'], []],
             'DLines': ['273:D', '264:D'],
             'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f49df9b2490>,
                             <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f49df9bc910>]},
 'inexact_trigger': {'CDeps': [[[], [], ['rst']],
                               [[], [], ['rst'], ['enable']]],
                     'CLines': [[None, None, '132:C'],
                                [None, None, '132:C', '191:C']],
                     'Clocked': True,
                     'DDeps': [[],
                               ['mantissa_in',
                                'out_inf_trigger',
                                'underflow_trigger',
                                'NaN_input']],
                     'DLines': ['178:D', '241:D'],
                     'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f49df91a510>,
                                     <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f49dfc48d10>]},
 'inf_round_down': {'CDeps': [[[], [], ['rst']],
                              [[], [], ['rst'], ['enable']]],
                    'CLines': [[None, None, '132:C'],
                               [None, None, '132:C', '191:C']],
                    'Clocked': True,
                    'DDeps': [[], ['exp_2046', 'mantissa_max']],
                    'DLines': ['185:D', '250:D'],
                    'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f49df91af50>,
                                    <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f49df9c1550>]},
 'inf_round_down_trigger': {'CDeps': [[[], [], ['rst']],
                                      [[], [], ['rst'], ['enable']]],
                            'CLines': [[None, None, '132:C'],
                                       [None, None, '132:C', '191:C']],
                            'Clocked': True,
                            'DDeps': [[],
                                      ['out_pos_inf',
                                       'round_to_neg_inf',
                                       'out_neg_inf',
                                       'round_to_pos_inf',
                                       'out_inf_trigger',
                                       'round_to_zero']],
                            'DLines': ['172:D', '232:D'],
                            'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f49dfd6ac50>,
                                            <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f49dfc4b990>]},
 'input_et_zero': {'CDeps': [[[], [], ['rst']],
                             [[], [], ['rst'], ['enable']]],
                   'CLines': [[None, None, '132:C'],
                              [None, None, '132:C', '191:C']],
                   'Clocked': True,
                   'DDeps': [[], ['in_except']],
                   'DLines': ['136:D', '195:D'],
                   'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f49dfd71c50>,
                                   <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f49dfd6ef10>]},
 'invalid': {'CDeps': [[[], [], ['rst'], ['enable']], [[], [], ['rst']]],
             'CLines': [[None, None, '260:C', '269:C'],
                        [None, None, '260:C']],
             'Clocked': True,
             'DDeps': [['invalid_trigger'], []],
             'DLines': ['275:D', '266:D'],
             'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f49df9b2790>,
                             <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f49df9bcb90>]},
 'invalid_trigger': {'CDeps': [[[], [], ['rst']],
                               [[], [], ['rst'], ['enable']]],
                     'CLines': [[None, None, '132:C'],
                                [None, None, '132:C', '191:C']],
                     'Clocked': True,
                     'DDeps': [[],
                               ['SNaN_input',
                                'addsub_inf_invalid',
                                'mul_0_by_inf',
                                'div_0_by_0',
                                'div_inf_by_inf']],
                     'DLines': ['176:D', '238:D'],
                     'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f49df91a210>,
                                     <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f49dfc48450>]},
 'mantissa_max': {'CDeps': [],
                  'CLines': [],
                  'Clocked': False,
                  'DDeps': [[]],
                  'DLines': ['123:D'],
                  'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f49df95ab90>]},
 'mul_0_by_inf': {'CDeps': [[[], [], ['rst']], [[], [], ['rst'], ['enable']]],
                  'CLines': [[None, None, '132:C'],
                             [None, None, '132:C', '191:C']],
                  'Clocked': True,
                  'DDeps': [[],
                            ['multiply',
                             'opa_inf',
                             'opb_et_zero',
                             'opa_et_zero',
                             'opb_inf']],
                  'DLines': ['158:D', '217:D'],
                  'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f49dfd688d0>,
                                  <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f49dfc3cf50>]},
 'mul_inf': {'CDeps': [[[], [], ['rst']], [[], [], ['rst'], ['enable']]],
             'CLines': [[None, None, '132:C'],
                        [None, None, '132:C', '191:C']],
             'Clocked': True,
             'DDeps': [[],
                       ['multiply', 'opa_inf', 'opb_inf', 'mul_0_by_inf']],
             'DLines': ['159:D', '218:D'],
             'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f49dfd68a10>,
                             <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f49dfc3d110>]},
 'mul_uf': {'CDeps': [[[], [], ['rst']], [[], [], ['rst'], ['enable']]],
            'CLines': [[None, None, '132:C'], [None, None, '132:C', '191:C']],
            'Clocked': True,
            'DDeps': [[],
                      ['multiply',
                       'opa_et_zero',
                       'opb_et_zero',
                       'in_et_zero']],
            'DLines': ['173:D', '235:D'],
            'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f49dfd6ad90>,
                            <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f49dfc4bb90>]},
 'multiply': {'CDeps': [[[], [], ['rst']], [[], [], ['rst'], ['enable']]],
              'CLines': [[None, None, '132:C'],
                         [None, None, '132:C', '191:C']],
              'Clocked': True,
              'DDeps': [[], ['fpu_op']],
              'DLines': ['139:D', '198:D'],
              'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f49dfd66050>,
                              <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f49df9305d0>]},
 'opa_QNaN': {'CDeps': [[[], [], ['rst']], [[], [], ['rst'], ['enable']]],
              'CLines': [[None, None, '132:C'],
                         [None, None, '132:C', '191:C']],
              'Clocked': True,
              'DDeps': [[], ['opa', 'opa', 'opa']],
              'DLines': ['141:D', '200:D'],
              'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f49dfd662d0>,
                              <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f49df930c90>]},
 'opa_SNaN': {'CDeps': [[[], [], ['rst']], [[], [], ['rst'], ['enable']]],
              'CLines': [[None, None, '132:C'],
                         [None, None, '132:C', '191:C']],
              'Clocked': True,
              'DDeps': [[], ['opa', 'opa', 'opa']],
              'DLines': ['143:D', '202:D'],
              'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f49dfd66550>,
                              <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f49df93a710>]},
 'opa_et_zero': {'CDeps': [[[], [], ['rst']], [[], [], ['rst'], ['enable']]],
                 'CLines': [[None, None, '132:C'],
                            [None, None, '132:C', '191:C']],
                 'Clocked': True,
                 'DDeps': [[], ['opa']],
                 'DLines': ['134:D', '193:D'],
                 'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f49dfd71990>,
                                 <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f49dfd6eb90>]},
 'opa_inf': {'CDeps': [[[], [], ['rst']], [[], [], ['rst'], ['enable']]],
             'CLines': [[None, None, '132:C'],
                        [None, None, '132:C', '191:C']],
             'Clocked': True,
             'DDeps': [[], ['opa', 'opa']],
             'DLines': ['149:D', '208:D'],
             'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f49dfd66cd0>,
                             <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f49df949710>]},
 'opa_neg_inf': {'CDeps': [[[], [], ['rst']], [[], [], ['rst'], ['enable']]],
                 'CLines': [[None, None, '132:C'],
                            [None, None, '132:C', '191:C']],
                 'Clocked': True,
                 'DDeps': [[], ['opa', 'opa', 'opa']],
                 'DLines': ['147:D', '206:D'],
                 'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f49dfd66a50>,
                                 <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f49df939d50>]},
 'opa_pos_inf': {'CDeps': [[[], [], ['rst']], [[], [], ['rst'], ['enable']]],
                 'CLines': [[None, None, '132:C'],
                            [None, None, '132:C', '191:C']],
                 'Clocked': True,
                 'DDeps': [[], ['opa', 'opa', 'opa']],
                 'DLines': ['145:D', '204:D'],
                 'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f49dfd667d0>,
                                 <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f49df939290>]},
 'opb_QNaN': {'CDeps': [[[], [], ['rst']], [[], [], ['rst'], ['enable']]],
              'CLines': [[None, None, '132:C'],
                         [None, None, '132:C', '191:C']],
              'Clocked': True,
              'DDeps': [[], ['opb', 'opb', 'opb']],
              'DLines': ['142:D', '201:D'],
              'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f49dfd66410>,
                              <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f49df93a1d0>]},
 'opb_SNaN': {'CDeps': [[[], [], ['rst']], [[], [], ['rst'], ['enable']]],
              'CLines': [[None, None, '132:C'],
                         [None, None, '132:C', '191:C']],
              'Clocked': True,
              'DDeps': [[], ['opb', 'opb', 'opb']],
              'DLines': ['144:D', '203:D'],
              'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f49dfd66690>,
                              <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f49df93ac50>]},
 'opb_et_zero': {'CDeps': [[[], [], ['rst']], [[], [], ['rst'], ['enable']]],
                 'CLines': [[None, None, '132:C'],
                            [None, None, '132:C', '191:C']],
                 'Clocked': True,
                 'DDeps': [[], ['opb']],
                 'DLines': ['135:D', '194:D'],
                 'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f49dfd71ad0>,
                                 <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f49dfd6ee10>]},
 'opb_inf': {'CDeps': [[[], [], ['rst']], [[], [], ['rst'], ['enable']]],
             'CLines': [[None, None, '132:C'],
                        [None, None, '132:C', '191:C']],
             'Clocked': True,
             'DDeps': [[], ['opb', 'opb']],
             'DLines': ['150:D', '209:D'],
             'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f49dfd66e10>,
                             <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f49df949b50>]},
 'opb_neg_inf': {'CDeps': [[[], [], ['rst']], [[], [], ['rst'], ['enable']]],
                 'CLines': [[None, None, '132:C'],
                            [None, None, '132:C', '191:C']],
                 'Clocked': True,
                 'DDeps': [[], ['opb', 'opb', 'opb']],
                 'DLines': ['148:D', '207:D'],
                 'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f49dfd66b90>,
                                 <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f49df9492d0>]},
 'opb_pos_inf': {'CDeps': [[[], [], ['rst']], [[], [], ['rst'], ['enable']]],
                 'CLines': [[None, None, '132:C'],
                            [None, None, '132:C', '191:C']],
                 'Clocked': True,
                 'DDeps': [[], ['opb', 'opb', 'opb']],
                 'DLines': ['146:D', '205:D'],
                 'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f49dfd66910>,
                                 <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f49df939810>]},
 'out': {'CDeps': [[[], [], ['rst'], ['enable']], [[], [], ['rst']]],
         'CLines': [[None, None, '260:C', '269:C'], [None, None, '260:C']],
         'Clocked': True,
         'DDeps': [['out_2'], []],
         'DLines': ['276:D', '267:D'],
         'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f49df9b28d0>,
                         <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f49df9bccd0>]},
 'out_0': {'CDeps': [[[], [], ['rst']], [[], [], ['rst'], ['enable']]],
           'CLines': [[None, None, '132:C'], [None, None, '132:C', '191:C']],
           'Clocked': True,
           'DDeps': [[], ['underflow_trigger', 'in_except', 'in_except']],
           'DLines': ['187:D', '252:D'],
           'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f49dfd6e210>,
                           <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f49df9c1b90>]},
 'out_1': {'CDeps': [[[], [], ['rst']], [[], [], ['rst'], ['enable']]],
           'CLines': [[None, None, '132:C'], [None, None, '132:C', '191:C']],
           'Clocked': True,
           'DDeps': [[],
                     ['out_inf_trigger', 'in_except', 'out_inf', 'out_0']],
           'DLines': ['188:D', '253:D'],
           'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f49dfd6e350>,
                           <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f49df9c1ed0>]},
 'out_2': {'CDeps': [[[], [], ['rst']], [[], [], ['rst'], ['enable']]],
           'CLines': [[None, None, '132:C'], [None, None, '132:C', '191:C']],
           'Clocked': True,
           'DDeps': [[],
                     ['NaN_out_trigger', 'in_except', 'NaN_output', 'out_1']],
           'DLines': ['189:D', '254:D'],
           'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f49dfd6e490>,
                           <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f49df9bc250>]},
 'out_inf': {'CDeps': [[[], [], ['rst']], [[], [], ['rst'], ['enable']]],
             'CLines': [[None, None, '132:C'],
                        [None, None, '132:C', '191:C']],
             'Clocked': True,
             'DDeps': [[],
                       ['inf_round_down_trigger',
                        'inf_round_down',
                        'exp_2047']],
             'DLines': ['186:D', '251:D'],
             'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f49dfd6e0d0>,
                             <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f49df9c1750>]},
 'out_inf_trigger': {'CDeps': [[[], [], ['rst']],
                               [[], [], ['rst'], ['enable']]],
                     'CLines': [[None, None, '132:C'],
                                [None, None, '132:C', '191:C']],
                     'Clocked': True,
                     'DDeps': [[],
                               ['addsub_inf',
                                'mul_inf',
                                'div_inf',
                                'div_by_0',
                                'exponent_in']],
                     'DLines': ['165:D', '225:D'],
                     'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f49dfd6a250>,
                                     <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f49dfc45710>]},
 'out_neg_inf': {'CDeps': [[[], [], ['rst']], [[], [], ['rst'], ['enable']]],
                 'CLines': [[None, None, '132:C'],
                            [None, None, '132:C', '191:C']],
                 'Clocked': True,
                 'DDeps': [[], ['out_inf_trigger', 'in_except']],
                 'DLines': ['167:D', '227:D'],
                 'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f49dfd6a4d0>,
                                 <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f49dfc45c50>]},
 'out_pos_inf': {'CDeps': [[[], [], ['rst']], [[], [], ['rst'], ['enable']]],
                 'CLines': [[None, None, '132:C'],
                            [None, None, '132:C', '191:C']],
                 'Clocked': True,
                 'DDeps': [[], ['out_inf_trigger', 'in_except']],
                 'DLines': ['166:D', '226:D'],
                 'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f49dfd6a390>,
                                 <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f49dfc459d0>]},
 'overflow': {'CDeps': [[[], [], ['rst'], ['enable']], [[], [], ['rst']]],
              'CLines': [[None, None, '260:C', '269:C'],
                         [None, None, '260:C']],
              'Clocked': True,
              'DDeps': [['overflow_trigger'], []],
              'DLines': ['272:D', '263:D'],
              'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f49df9b2310>,
                              <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f49df9bc7d0>]},
 'overflow_trigger': {'CDeps': [[[], [], ['rst']],
                                [[], [], ['rst'], ['enable']]],
                      'CLines': [[None, None, '132:C'],
                                 [None, None, '132:C', '191:C']],
                      'Clocked': True,
                      'DDeps': [[], ['out_inf_trigger', 'NaN_input']],
                      'DLines': ['177:D', '240:D'],
                      'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f49df91a390>,
                                      <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f49dfc488d0>]},
 'round_nearest': {'CDeps': [[[], [], ['rst']],
                             [[], [], ['rst'], ['enable']]],
                   'CLines': [[None, None, '132:C'],
                              [None, None, '132:C', '191:C']],
                   'Clocked': True,
                   'DDeps': [[], ['rmode']],
                   'DLines': ['168:D', '228:D'],
                   'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f49dfd6a650>,
                                   <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f49dfc45e50>]},
 'round_to_neg_inf': {'CDeps': [[[], [], ['rst']],
                                [[], [], ['rst'], ['enable']]],
                      'CLines': [[None, None, '132:C'],
                                 [None, None, '132:C', '191:C']],
                      'Clocked': True,
                      'DDeps': [[], ['rmode']],
                      'DLines': ['171:D', '231:D'],
                      'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f49dfd6aad0>,
                                      <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f49dfc4b490>]},
 'round_to_pos_inf': {'CDeps': [[[], [], ['rst']],
                                [[], [], ['rst'], ['enable']]],
                      'CLines': [[None, None, '132:C'],
                                 [None, None, '132:C', '191:C']],
                      'Clocked': True,
                      'DDeps': [[], ['rmode']],
                      'DLines': ['170:D', '230:D'],
                      'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f49dfd6a950>,
                                      <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f49dfc4b290>]},
 'round_to_zero': {'CDeps': [[[], [], ['rst']],
                             [[], [], ['rst'], ['enable']]],
                   'CLines': [[None, None, '132:C'],
                              [None, None, '132:C', '191:C']],
                   'Clocked': True,
                   'DDeps': [[], ['rmode']],
                   'DLines': ['169:D', '229:D'],
                   'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f49dfd6a7d0>,
                                   <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f49dfc45fd0>]},
 'sub_inf': {'CDeps': [[[], [], ['rst']], [[], [], ['rst'], ['enable']]],
             'CLines': [[None, None, '132:C'],
                        [None, None, '132:C', '191:C']],
             'Clocked': True,
             'DDeps': [[], ['subtract', 'opa_inf', 'opb_inf']],
             'DLines': ['162:D', '221:D'],
             'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f49dfd68dd0>,
                             <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f49dfc3d9d0>]},
 'subtract': {'CDeps': [[[], [], ['rst']], [[], [], ['rst'], ['enable']]],
              'CLines': [[None, None, '132:C'],
                         [None, None, '132:C', '191:C']],
              'Clocked': True,
              'DDeps': [[], ['fpu_op']],
              'DLines': ['138:D', '197:D'],
              'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f49dfd71ed0>,
                              <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f49df930410>]},
 'underflow': {'CDeps': [[[], [], ['rst'], ['enable']], [[], [], ['rst']]],
               'CLines': [[None, None, '260:C', '269:C'],
                          [None, None, '260:C']],
               'Clocked': True,
               'DDeps': [['underflow_trigger'], []],
               'DLines': ['271:D', '262:D'],
               'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f49df9b2190>,
                               <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f49df9bc690>]},
 'underflow_trigger': {'CDeps': [[[], [], ['rst']],
                                 [[], [], ['rst'], ['enable']]],
                       'CLines': [[None, None, '132:C'],
                                  [None, None, '132:C', '191:C']],
                       'Clocked': True,
                       'DDeps': [[], ['div_by_inf', 'mul_uf', 'div_uf']],
                       'DLines': ['175:D', '237:D'],
                       'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f49df91a090>,
                                       <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f49dfc48190>]}}
