/********************************************************************************
 * Broadcom Proprietary and Confidential. (c)2017 Broadcom. All rights reserved.
 *
 * This program is the proprietary software of Broadcom and/or its
 * licensors, and may only be used, duplicated, modified or distributed pursuant
 * to the terms and conditions of a separate, written license agreement executed
 * between you and Broadcom (an "Authorized License").  Except as set forth in
 * an Authorized License, Broadcom grants no license (express or implied), right
 * to use, or waiver of any kind with respect to the Software, and Broadcom
 * expressly reserves all rights in and to the Software and all intellectual
 * property rights therein.  IF YOU HAVE NO AUTHORIZED LICENSE, THEN YOU
 * HAVE NO RIGHT TO USE THIS SOFTWARE IN ANY WAY, AND SHOULD IMMEDIATELY
 * NOTIFY BROADCOM AND DISCONTINUE ALL USE OF THE SOFTWARE.
 *
 * Except as expressly set forth in the Authorized License,
 *
 * 1. This program, including its structure, sequence and organization,
 *    constitutes the valuable trade secrets of Broadcom, and you shall use all
 *    reasonable efforts to protect the confidentiality thereof, and to use
 *    this information only in connection with your use of Broadcom integrated
 *    circuit products.
 *
 * 2. TO THE MAXIMUM EXTENT PERMITTED BY LAW, THE SOFTWARE IS PROVIDED "AS IS"
 *    AND WITH ALL FAULTS AND BROADCOM MAKES NO PROMISES, REPRESENTATIONS OR
 *    WARRANTIES, EITHER EXPRESS, IMPLIED, STATUTORY, OR OTHERWISE, WITH RESPECT
 *    TO THE SOFTWARE.  BROADCOM SPECIFICALLY DISCLAIMS ANY AND ALL IMPLIED
 *    WARRANTIES OF TITLE, MERCHANTABILITY, NONINFRINGEMENT, FITNESS FOR A
 *    PARTICULAR PURPOSE, LACK OF VIRUSES, ACCURACY OR COMPLETENESS, QUIET
 *    ENJOYMENT, QUIET POSSESSION OR CORRESPONDENCE TO DESCRIPTION. YOU ASSUME
 *    THE ENTIRE RISK ARISING OUT OF USE OR PERFORMANCE OF THE SOFTWARE.
 *
 * 3. TO THE MAXIMUM EXTENT PERMITTED BY LAW, IN NO EVENT SHALL BROADCOM OR ITS
 *    LICENSORS BE LIABLE FOR (i) CONSEQUENTIAL, INCIDENTAL, SPECIAL, INDIRECT,
 *    OR EXEMPLARY DAMAGES WHATSOEVER ARISING OUT OF OR IN ANY WAY RELATING TO
 *    YOUR USE OF OR INABILITY TO USE THE SOFTWARE EVEN IF BROADCOM HAS BEEN
 *    ADVISED OF THE POSSIBILITY OF SUCH DAMAGES; OR (ii) ANY AMOUNT IN EXCESS
 *    OF THE AMOUNT ACTUALLY PAID FOR THE SOFTWARE ITSELF OR U.S. $1, WHICHEVER
 *    IS GREATER. THESE LIMITATIONS SHALL APPLY NOTWITHSTANDING ANY FAILURE OF
 *    ESSENTIAL PURPOSE OF ANY LIMITED REMEDY.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 * The launch point for all information concerning RDB is found at:
 *   http://bcgbu.broadcom.com/RDB/SitePages/Home.aspx
 *
 * Date:           Generated on               Wed Jan  4 10:49:53 2017
 *                 Full Compile MD5 Checksum  7d7ecd2f231e57c2cad54acc68aba7d0
 *                     (minus title and desc)
 *                 MD5 Checksum               abfa74885d525b3b66c0de72b0e964ec
 *
 * lock_release:   n/a
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     1139
 *                 unknown                    unknown
 *                 Perl Interpreter           5.008008
 *                 Operating System           linux
 *                 Script Source              /home/pntruong/sbin/combo_header.pl
 *                 DVTSWVER                   n/a
 *
 *
********************************************************************************/

#ifndef BCHP_ODS_INTR_0_H__
#define BCHP_ODS_INTR_0_H__

/***************************************************************************
 *ODS_INTR_0 - ODS L2 Interrupt Control Registers
 ***************************************************************************/
#define BCHP_ODS_INTR_0_CPU_STATUS               0x04600000 /* [RO][32] CPU interrupt Status Register */
#define BCHP_ODS_INTR_0_CPU_SET                  0x04600004 /* [WO][32] CPU interrupt Set Register */
#define BCHP_ODS_INTR_0_CPU_CLEAR                0x04600008 /* [WO][32] CPU interrupt Clear Register */
#define BCHP_ODS_INTR_0_CPU_MASK_STATUS          0x0460000c /* [RO][32] CPU interrupt Mask Status Register */
#define BCHP_ODS_INTR_0_CPU_MASK_SET             0x04600010 /* [WO][32] CPU interrupt Mask Set Register */
#define BCHP_ODS_INTR_0_CPU_MASK_CLEAR           0x04600014 /* [WO][32] CPU interrupt Mask Clear Register */
#define BCHP_ODS_INTR_0_PCI_STATUS               0x04600018 /* [RO][32] PCI interrupt Status Register */
#define BCHP_ODS_INTR_0_PCI_SET                  0x0460001c /* [WO][32] PCI interrupt Set Register */
#define BCHP_ODS_INTR_0_PCI_CLEAR                0x04600020 /* [WO][32] PCI interrupt Clear Register */
#define BCHP_ODS_INTR_0_PCI_MASK_STATUS          0x04600024 /* [RO][32] PCI interrupt Mask Status Register */
#define BCHP_ODS_INTR_0_PCI_MASK_SET             0x04600028 /* [WO][32] PCI interrupt Mask Set Register */
#define BCHP_ODS_INTR_0_PCI_MASK_CLEAR           0x0460002c /* [WO][32] PCI interrupt Mask Clear Register */

/***************************************************************************
 *CPU_STATUS - CPU interrupt Status Register
 ***************************************************************************/
/* ODS_INTR_0 :: CPU_STATUS :: reserved0 [31:29] */
#define BCHP_ODS_INTR_0_CPU_STATUS_reserved0_MASK                  0xe0000000
#define BCHP_ODS_INTR_0_CPU_STATUS_reserved0_SHIFT                 29

/* ODS_INTR_0 :: CPU_STATUS :: FFT_ANALYZER_DONE_INTR [28:28] */
#define BCHP_ODS_INTR_0_CPU_STATUS_FFT_ANALYZER_DONE_INTR_MASK     0x10000000
#define BCHP_ODS_INTR_0_CPU_STATUS_FFT_ANALYZER_DONE_INTR_SHIFT    28
#define BCHP_ODS_INTR_0_CPU_STATUS_FFT_ANALYZER_DONE_INTR_DEFAULT  0x00000000

/* ODS_INTR_0 :: CPU_STATUS :: TS_PKT_CNT_INTR [27:27] */
#define BCHP_ODS_INTR_0_CPU_STATUS_TS_PKT_CNT_INTR_MASK            0x08000000
#define BCHP_ODS_INTR_0_CPU_STATUS_TS_PKT_CNT_INTR_SHIFT           27
#define BCHP_ODS_INTR_0_CPU_STATUS_TS_PKT_CNT_INTR_DEFAULT         0x00000000

/* ODS_INTR_0 :: CPU_STATUS :: AC1_DEC_DONE_INTR [26:26] */
#define BCHP_ODS_INTR_0_CPU_STATUS_AC1_DEC_DONE_INTR_MASK          0x04000000
#define BCHP_ODS_INTR_0_CPU_STATUS_AC1_DEC_DONE_INTR_SHIFT         26
#define BCHP_ODS_INTR_0_CPU_STATUS_AC1_DEC_DONE_INTR_DEFAULT       0x00000000

/* ODS_INTR_0 :: CPU_STATUS :: TPS_TMCC_CHANGE_INTR [25:25] */
#define BCHP_ODS_INTR_0_CPU_STATUS_TPS_TMCC_CHANGE_INTR_MASK       0x02000000
#define BCHP_ODS_INTR_0_CPU_STATUS_TPS_TMCC_CHANGE_INTR_SHIFT      25
#define BCHP_ODS_INTR_0_CPU_STATUS_TPS_TMCC_CHANGE_INTR_DEFAULT    0x00000000

/* ODS_INTR_0 :: CPU_STATUS :: TPS_TMCC_SYNC_LOSS_INTR [24:24] */
#define BCHP_ODS_INTR_0_CPU_STATUS_TPS_TMCC_SYNC_LOSS_INTR_MASK    0x01000000
#define BCHP_ODS_INTR_0_CPU_STATUS_TPS_TMCC_SYNC_LOSS_INTR_SHIFT   24
#define BCHP_ODS_INTR_0_CPU_STATUS_TPS_TMCC_SYNC_LOSS_INTR_DEFAULT 0x00000000

/* ODS_INTR_0 :: CPU_STATUS :: TPS_TMCC_SYNC_INTR [23:23] */
#define BCHP_ODS_INTR_0_CPU_STATUS_TPS_TMCC_SYNC_INTR_MASK         0x00800000
#define BCHP_ODS_INTR_0_CPU_STATUS_TPS_TMCC_SYNC_INTR_SHIFT        23
#define BCHP_ODS_INTR_0_CPU_STATUS_TPS_TMCC_SYNC_INTR_DEFAULT      0x00000000

/* ODS_INTR_0 :: CPU_STATUS :: INBAND1_DEC_DONE_INTR [22:22] */
#define BCHP_ODS_INTR_0_CPU_STATUS_INBAND1_DEC_DONE_INTR_MASK      0x00400000
#define BCHP_ODS_INTR_0_CPU_STATUS_INBAND1_DEC_DONE_INTR_SHIFT     22
#define BCHP_ODS_INTR_0_CPU_STATUS_INBAND1_DEC_DONE_INTR_DEFAULT   0x00000000

/* ODS_INTR_0 :: CPU_STATUS :: INBAND0_DEC_DONE_INTR [21:21] */
#define BCHP_ODS_INTR_0_CPU_STATUS_INBAND0_DEC_DONE_INTR_MASK      0x00200000
#define BCHP_ODS_INTR_0_CPU_STATUS_INBAND0_DEC_DONE_INTR_SHIFT     21
#define BCHP_ODS_INTR_0_CPU_STATUS_INBAND0_DEC_DONE_INTR_DEFAULT   0x00000000

/* ODS_INTR_0 :: CPU_STATUS :: L1_POST_DEC_DONE_INTR [20:20] */
#define BCHP_ODS_INTR_0_CPU_STATUS_L1_POST_DEC_DONE_INTR_MASK      0x00100000
#define BCHP_ODS_INTR_0_CPU_STATUS_L1_POST_DEC_DONE_INTR_SHIFT     20
#define BCHP_ODS_INTR_0_CPU_STATUS_L1_POST_DEC_DONE_INTR_DEFAULT   0x00000000

/* ODS_INTR_0 :: CPU_STATUS :: L1_PRE_DEC_DONE_INTR [19:19] */
#define BCHP_ODS_INTR_0_CPU_STATUS_L1_PRE_DEC_DONE_INTR_MASK       0x00080000
#define BCHP_ODS_INTR_0_CPU_STATUS_L1_PRE_DEC_DONE_INTR_SHIFT      19
#define BCHP_ODS_INTR_0_CPU_STATUS_L1_PRE_DEC_DONE_INTR_DEFAULT    0x00000000

/* ODS_INTR_0 :: CPU_STATUS :: DFRM_OFLOW_INTR [18:18] */
#define BCHP_ODS_INTR_0_CPU_STATUS_DFRM_OFLOW_INTR_MASK            0x00040000
#define BCHP_ODS_INTR_0_CPU_STATUS_DFRM_OFLOW_INTR_SHIFT           18
#define BCHP_ODS_INTR_0_CPU_STATUS_DFRM_OFLOW_INTR_DEFAULT         0x00000000

/* ODS_INTR_0 :: CPU_STATUS :: OFDM_FRAME_START_INTR [17:17] */
#define BCHP_ODS_INTR_0_CPU_STATUS_OFDM_FRAME_START_INTR_MASK      0x00020000
#define BCHP_ODS_INTR_0_CPU_STATUS_OFDM_FRAME_START_INTR_SHIFT     17
#define BCHP_ODS_INTR_0_CPU_STATUS_OFDM_FRAME_START_INTR_DEFAULT   0x00000000

/* ODS_INTR_0 :: CPU_STATUS :: OFDM_FRAME_END_INTR [16:16] */
#define BCHP_ODS_INTR_0_CPU_STATUS_OFDM_FRAME_END_INTR_MASK        0x00010000
#define BCHP_ODS_INTR_0_CPU_STATUS_OFDM_FRAME_END_INTR_SHIFT       16
#define BCHP_ODS_INTR_0_CPU_STATUS_OFDM_FRAME_END_INTR_DEFAULT     0x00000000

/* ODS_INTR_0 :: CPU_STATUS :: TI_EST_VALID_INTR [15:15] */
#define BCHP_ODS_INTR_0_CPU_STATUS_TI_EST_VALID_INTR_MASK          0x00008000
#define BCHP_ODS_INTR_0_CPU_STATUS_TI_EST_VALID_INTR_SHIFT         15
#define BCHP_ODS_INTR_0_CPU_STATUS_TI_EST_VALID_INTR_DEFAULT       0x00000000

/* ODS_INTR_0 :: CPU_STATUS :: SP_SYNC_LOSS_INTR [14:14] */
#define BCHP_ODS_INTR_0_CPU_STATUS_SP_SYNC_LOSS_INTR_MASK          0x00004000
#define BCHP_ODS_INTR_0_CPU_STATUS_SP_SYNC_LOSS_INTR_SHIFT         14
#define BCHP_ODS_INTR_0_CPU_STATUS_SP_SYNC_LOSS_INTR_DEFAULT       0x00000000

/* ODS_INTR_0 :: CPU_STATUS :: SP_SYNC_INTR [13:13] */
#define BCHP_ODS_INTR_0_CPU_STATUS_SP_SYNC_INTR_MASK               0x00002000
#define BCHP_ODS_INTR_0_CPU_STATUS_SP_SYNC_INTR_SHIFT              13
#define BCHP_ODS_INTR_0_CPU_STATUS_SP_SYNC_INTR_DEFAULT            0x00000000

/* ODS_INTR_0 :: CPU_STATUS :: PP_TRK_DONE_INTR [12:12] */
#define BCHP_ODS_INTR_0_CPU_STATUS_PP_TRK_DONE_INTR_MASK           0x00001000
#define BCHP_ODS_INTR_0_CPU_STATUS_PP_TRK_DONE_INTR_SHIFT          12
#define BCHP_ODS_INTR_0_CPU_STATUS_PP_TRK_DONE_INTR_DEFAULT        0x00000000

/* ODS_INTR_0 :: CPU_STATUS :: PP_ACQ_DONE_INTR [11:11] */
#define BCHP_ODS_INTR_0_CPU_STATUS_PP_ACQ_DONE_INTR_MASK           0x00000800
#define BCHP_ODS_INTR_0_CPU_STATUS_PP_ACQ_DONE_INTR_SHIFT          11
#define BCHP_ODS_INTR_0_CPU_STATUS_PP_ACQ_DONE_INTR_DEFAULT        0x00000000

/* ODS_INTR_0 :: CPU_STATUS :: PP_ACQ_SYM_DONE_INTR [10:10] */
#define BCHP_ODS_INTR_0_CPU_STATUS_PP_ACQ_SYM_DONE_INTR_MASK       0x00000400
#define BCHP_ODS_INTR_0_CPU_STATUS_PP_ACQ_SYM_DONE_INTR_SHIFT      10
#define BCHP_ODS_INTR_0_CPU_STATUS_PP_ACQ_SYM_DONE_INTR_DEFAULT    0x00000000

/* ODS_INTR_0 :: CPU_STATUS :: GI_TRIGGER_DONE_INTR [09:09] */
#define BCHP_ODS_INTR_0_CPU_STATUS_GI_TRIGGER_DONE_INTR_MASK       0x00000200
#define BCHP_ODS_INTR_0_CPU_STATUS_GI_TRIGGER_DONE_INTR_SHIFT      9
#define BCHP_ODS_INTR_0_CPU_STATUS_GI_TRIGGER_DONE_INTR_DEFAULT    0x00000000

/* ODS_INTR_0 :: CPU_STATUS :: GI_SEARCH_DONE_INTR [08:08] */
#define BCHP_ODS_INTR_0_CPU_STATUS_GI_SEARCH_DONE_INTR_MASK        0x00000100
#define BCHP_ODS_INTR_0_CPU_STATUS_GI_SEARCH_DONE_INTR_SHIFT       8
#define BCHP_ODS_INTR_0_CPU_STATUS_GI_SEARCH_DONE_INTR_DEFAULT     0x00000000

/* ODS_INTR_0 :: CPU_STATUS :: P1_DEC_FEF_INTR [07:07] */
#define BCHP_ODS_INTR_0_CPU_STATUS_P1_DEC_FEF_INTR_MASK            0x00000080
#define BCHP_ODS_INTR_0_CPU_STATUS_P1_DEC_FEF_INTR_SHIFT           7
#define BCHP_ODS_INTR_0_CPU_STATUS_P1_DEC_FEF_INTR_DEFAULT         0x00000000

/* ODS_INTR_0 :: CPU_STATUS :: P1_DEC_VALID_INTR [06:06] */
#define BCHP_ODS_INTR_0_CPU_STATUS_P1_DEC_VALID_INTR_MASK          0x00000040
#define BCHP_ODS_INTR_0_CPU_STATUS_P1_DEC_VALID_INTR_SHIFT         6
#define BCHP_ODS_INTR_0_CPU_STATUS_P1_DEC_VALID_INTR_DEFAULT       0x00000000

/* ODS_INTR_0 :: CPU_STATUS :: P1_VAL_VALID_INTR [05:05] */
#define BCHP_ODS_INTR_0_CPU_STATUS_P1_VAL_VALID_INTR_MASK          0x00000020
#define BCHP_ODS_INTR_0_CPU_STATUS_P1_VAL_VALID_INTR_SHIFT         5
#define BCHP_ODS_INTR_0_CPU_STATUS_P1_VAL_VALID_INTR_DEFAULT       0x00000000

/* ODS_INTR_0 :: CPU_STATUS :: P1_DET_VALID_INTR [04:04] */
#define BCHP_ODS_INTR_0_CPU_STATUS_P1_DET_VALID_INTR_MASK          0x00000010
#define BCHP_ODS_INTR_0_CPU_STATUS_P1_DET_VALID_INTR_SHIFT         4
#define BCHP_ODS_INTR_0_CPU_STATUS_P1_DET_VALID_INTR_DEFAULT       0x00000000

/* ODS_INTR_0 :: CPU_STATUS :: FBCNT1_INTR [03:03] */
#define BCHP_ODS_INTR_0_CPU_STATUS_FBCNT1_INTR_MASK                0x00000008
#define BCHP_ODS_INTR_0_CPU_STATUS_FBCNT1_INTR_SHIFT               3
#define BCHP_ODS_INTR_0_CPU_STATUS_FBCNT1_INTR_DEFAULT             0x00000001

/* ODS_INTR_0 :: CPU_STATUS :: FBCNT0_INTR [02:02] */
#define BCHP_ODS_INTR_0_CPU_STATUS_FBCNT0_INTR_MASK                0x00000004
#define BCHP_ODS_INTR_0_CPU_STATUS_FBCNT0_INTR_SHIFT               2
#define BCHP_ODS_INTR_0_CPU_STATUS_FBCNT0_INTR_DEFAULT             0x00000001

/* ODS_INTR_0 :: CPU_STATUS :: FSCNT1_INTR [01:01] */
#define BCHP_ODS_INTR_0_CPU_STATUS_FSCNT1_INTR_MASK                0x00000002
#define BCHP_ODS_INTR_0_CPU_STATUS_FSCNT1_INTR_SHIFT               1
#define BCHP_ODS_INTR_0_CPU_STATUS_FSCNT1_INTR_DEFAULT             0x00000001

/* ODS_INTR_0 :: CPU_STATUS :: FSCNT0_INTR [00:00] */
#define BCHP_ODS_INTR_0_CPU_STATUS_FSCNT0_INTR_MASK                0x00000001
#define BCHP_ODS_INTR_0_CPU_STATUS_FSCNT0_INTR_SHIFT               0
#define BCHP_ODS_INTR_0_CPU_STATUS_FSCNT0_INTR_DEFAULT             0x00000001

/***************************************************************************
 *CPU_SET - CPU interrupt Set Register
 ***************************************************************************/
/* ODS_INTR_0 :: CPU_SET :: reserved0 [31:29] */
#define BCHP_ODS_INTR_0_CPU_SET_reserved0_MASK                     0xe0000000
#define BCHP_ODS_INTR_0_CPU_SET_reserved0_SHIFT                    29

/* ODS_INTR_0 :: CPU_SET :: FFT_ANALYZER_DONE_INTR [28:28] */
#define BCHP_ODS_INTR_0_CPU_SET_FFT_ANALYZER_DONE_INTR_MASK        0x10000000
#define BCHP_ODS_INTR_0_CPU_SET_FFT_ANALYZER_DONE_INTR_SHIFT       28
#define BCHP_ODS_INTR_0_CPU_SET_FFT_ANALYZER_DONE_INTR_DEFAULT     0x00000000

/* ODS_INTR_0 :: CPU_SET :: TS_PKT_CNT_INTR [27:27] */
#define BCHP_ODS_INTR_0_CPU_SET_TS_PKT_CNT_INTR_MASK               0x08000000
#define BCHP_ODS_INTR_0_CPU_SET_TS_PKT_CNT_INTR_SHIFT              27
#define BCHP_ODS_INTR_0_CPU_SET_TS_PKT_CNT_INTR_DEFAULT            0x00000000

/* ODS_INTR_0 :: CPU_SET :: AC1_DEC_DONE_INTR [26:26] */
#define BCHP_ODS_INTR_0_CPU_SET_AC1_DEC_DONE_INTR_MASK             0x04000000
#define BCHP_ODS_INTR_0_CPU_SET_AC1_DEC_DONE_INTR_SHIFT            26
#define BCHP_ODS_INTR_0_CPU_SET_AC1_DEC_DONE_INTR_DEFAULT          0x00000000

/* ODS_INTR_0 :: CPU_SET :: TPS_TMCC_CHANGE_INTR [25:25] */
#define BCHP_ODS_INTR_0_CPU_SET_TPS_TMCC_CHANGE_INTR_MASK          0x02000000
#define BCHP_ODS_INTR_0_CPU_SET_TPS_TMCC_CHANGE_INTR_SHIFT         25
#define BCHP_ODS_INTR_0_CPU_SET_TPS_TMCC_CHANGE_INTR_DEFAULT       0x00000000

/* ODS_INTR_0 :: CPU_SET :: TPS_TMCC_SYNC_LOSS_INTR [24:24] */
#define BCHP_ODS_INTR_0_CPU_SET_TPS_TMCC_SYNC_LOSS_INTR_MASK       0x01000000
#define BCHP_ODS_INTR_0_CPU_SET_TPS_TMCC_SYNC_LOSS_INTR_SHIFT      24
#define BCHP_ODS_INTR_0_CPU_SET_TPS_TMCC_SYNC_LOSS_INTR_DEFAULT    0x00000000

/* ODS_INTR_0 :: CPU_SET :: TPS_TMCC_SYNC_INTR [23:23] */
#define BCHP_ODS_INTR_0_CPU_SET_TPS_TMCC_SYNC_INTR_MASK            0x00800000
#define BCHP_ODS_INTR_0_CPU_SET_TPS_TMCC_SYNC_INTR_SHIFT           23
#define BCHP_ODS_INTR_0_CPU_SET_TPS_TMCC_SYNC_INTR_DEFAULT         0x00000000

/* ODS_INTR_0 :: CPU_SET :: INBAND1_DEC_DONE_INTR [22:22] */
#define BCHP_ODS_INTR_0_CPU_SET_INBAND1_DEC_DONE_INTR_MASK         0x00400000
#define BCHP_ODS_INTR_0_CPU_SET_INBAND1_DEC_DONE_INTR_SHIFT        22
#define BCHP_ODS_INTR_0_CPU_SET_INBAND1_DEC_DONE_INTR_DEFAULT      0x00000000

/* ODS_INTR_0 :: CPU_SET :: INBAND0_DEC_DONE_INTR [21:21] */
#define BCHP_ODS_INTR_0_CPU_SET_INBAND0_DEC_DONE_INTR_MASK         0x00200000
#define BCHP_ODS_INTR_0_CPU_SET_INBAND0_DEC_DONE_INTR_SHIFT        21
#define BCHP_ODS_INTR_0_CPU_SET_INBAND0_DEC_DONE_INTR_DEFAULT      0x00000000

/* ODS_INTR_0 :: CPU_SET :: L1_POST_DEC_DONE_INTR [20:20] */
#define BCHP_ODS_INTR_0_CPU_SET_L1_POST_DEC_DONE_INTR_MASK         0x00100000
#define BCHP_ODS_INTR_0_CPU_SET_L1_POST_DEC_DONE_INTR_SHIFT        20
#define BCHP_ODS_INTR_0_CPU_SET_L1_POST_DEC_DONE_INTR_DEFAULT      0x00000000

/* ODS_INTR_0 :: CPU_SET :: L1_PRE_DEC_DONE_INTR [19:19] */
#define BCHP_ODS_INTR_0_CPU_SET_L1_PRE_DEC_DONE_INTR_MASK          0x00080000
#define BCHP_ODS_INTR_0_CPU_SET_L1_PRE_DEC_DONE_INTR_SHIFT         19
#define BCHP_ODS_INTR_0_CPU_SET_L1_PRE_DEC_DONE_INTR_DEFAULT       0x00000000

/* ODS_INTR_0 :: CPU_SET :: DFRM_OFLOW_INTR [18:18] */
#define BCHP_ODS_INTR_0_CPU_SET_DFRM_OFLOW_INTR_MASK               0x00040000
#define BCHP_ODS_INTR_0_CPU_SET_DFRM_OFLOW_INTR_SHIFT              18
#define BCHP_ODS_INTR_0_CPU_SET_DFRM_OFLOW_INTR_DEFAULT            0x00000000

/* ODS_INTR_0 :: CPU_SET :: OFDM_FRAME_START_INTR [17:17] */
#define BCHP_ODS_INTR_0_CPU_SET_OFDM_FRAME_START_INTR_MASK         0x00020000
#define BCHP_ODS_INTR_0_CPU_SET_OFDM_FRAME_START_INTR_SHIFT        17
#define BCHP_ODS_INTR_0_CPU_SET_OFDM_FRAME_START_INTR_DEFAULT      0x00000000

/* ODS_INTR_0 :: CPU_SET :: OFDM_FRAME_END_INTR [16:16] */
#define BCHP_ODS_INTR_0_CPU_SET_OFDM_FRAME_END_INTR_MASK           0x00010000
#define BCHP_ODS_INTR_0_CPU_SET_OFDM_FRAME_END_INTR_SHIFT          16
#define BCHP_ODS_INTR_0_CPU_SET_OFDM_FRAME_END_INTR_DEFAULT        0x00000000

/* ODS_INTR_0 :: CPU_SET :: TI_EST_VALID_INTR [15:15] */
#define BCHP_ODS_INTR_0_CPU_SET_TI_EST_VALID_INTR_MASK             0x00008000
#define BCHP_ODS_INTR_0_CPU_SET_TI_EST_VALID_INTR_SHIFT            15
#define BCHP_ODS_INTR_0_CPU_SET_TI_EST_VALID_INTR_DEFAULT          0x00000000

/* ODS_INTR_0 :: CPU_SET :: SP_SYNC_LOSS_INTR [14:14] */
#define BCHP_ODS_INTR_0_CPU_SET_SP_SYNC_LOSS_INTR_MASK             0x00004000
#define BCHP_ODS_INTR_0_CPU_SET_SP_SYNC_LOSS_INTR_SHIFT            14
#define BCHP_ODS_INTR_0_CPU_SET_SP_SYNC_LOSS_INTR_DEFAULT          0x00000000

/* ODS_INTR_0 :: CPU_SET :: SP_SYNC_INTR [13:13] */
#define BCHP_ODS_INTR_0_CPU_SET_SP_SYNC_INTR_MASK                  0x00002000
#define BCHP_ODS_INTR_0_CPU_SET_SP_SYNC_INTR_SHIFT                 13
#define BCHP_ODS_INTR_0_CPU_SET_SP_SYNC_INTR_DEFAULT               0x00000000

/* ODS_INTR_0 :: CPU_SET :: PP_TRK_DONE_INTR [12:12] */
#define BCHP_ODS_INTR_0_CPU_SET_PP_TRK_DONE_INTR_MASK              0x00001000
#define BCHP_ODS_INTR_0_CPU_SET_PP_TRK_DONE_INTR_SHIFT             12
#define BCHP_ODS_INTR_0_CPU_SET_PP_TRK_DONE_INTR_DEFAULT           0x00000000

/* ODS_INTR_0 :: CPU_SET :: PP_ACQ_DONE_INTR [11:11] */
#define BCHP_ODS_INTR_0_CPU_SET_PP_ACQ_DONE_INTR_MASK              0x00000800
#define BCHP_ODS_INTR_0_CPU_SET_PP_ACQ_DONE_INTR_SHIFT             11
#define BCHP_ODS_INTR_0_CPU_SET_PP_ACQ_DONE_INTR_DEFAULT           0x00000000

/* ODS_INTR_0 :: CPU_SET :: PP_ACQ_SYM_DONE_INTR [10:10] */
#define BCHP_ODS_INTR_0_CPU_SET_PP_ACQ_SYM_DONE_INTR_MASK          0x00000400
#define BCHP_ODS_INTR_0_CPU_SET_PP_ACQ_SYM_DONE_INTR_SHIFT         10
#define BCHP_ODS_INTR_0_CPU_SET_PP_ACQ_SYM_DONE_INTR_DEFAULT       0x00000000

/* ODS_INTR_0 :: CPU_SET :: GI_TRIGGER_DONE_INTR [09:09] */
#define BCHP_ODS_INTR_0_CPU_SET_GI_TRIGGER_DONE_INTR_MASK          0x00000200
#define BCHP_ODS_INTR_0_CPU_SET_GI_TRIGGER_DONE_INTR_SHIFT         9
#define BCHP_ODS_INTR_0_CPU_SET_GI_TRIGGER_DONE_INTR_DEFAULT       0x00000000

/* ODS_INTR_0 :: CPU_SET :: GI_SEARCH_DONE_INTR [08:08] */
#define BCHP_ODS_INTR_0_CPU_SET_GI_SEARCH_DONE_INTR_MASK           0x00000100
#define BCHP_ODS_INTR_0_CPU_SET_GI_SEARCH_DONE_INTR_SHIFT          8
#define BCHP_ODS_INTR_0_CPU_SET_GI_SEARCH_DONE_INTR_DEFAULT        0x00000000

/* ODS_INTR_0 :: CPU_SET :: P1_DEC_FEF_INTR [07:07] */
#define BCHP_ODS_INTR_0_CPU_SET_P1_DEC_FEF_INTR_MASK               0x00000080
#define BCHP_ODS_INTR_0_CPU_SET_P1_DEC_FEF_INTR_SHIFT              7
#define BCHP_ODS_INTR_0_CPU_SET_P1_DEC_FEF_INTR_DEFAULT            0x00000000

/* ODS_INTR_0 :: CPU_SET :: P1_DEC_VALID_INTR [06:06] */
#define BCHP_ODS_INTR_0_CPU_SET_P1_DEC_VALID_INTR_MASK             0x00000040
#define BCHP_ODS_INTR_0_CPU_SET_P1_DEC_VALID_INTR_SHIFT            6
#define BCHP_ODS_INTR_0_CPU_SET_P1_DEC_VALID_INTR_DEFAULT          0x00000000

/* ODS_INTR_0 :: CPU_SET :: P1_VAL_VALID_INTR [05:05] */
#define BCHP_ODS_INTR_0_CPU_SET_P1_VAL_VALID_INTR_MASK             0x00000020
#define BCHP_ODS_INTR_0_CPU_SET_P1_VAL_VALID_INTR_SHIFT            5
#define BCHP_ODS_INTR_0_CPU_SET_P1_VAL_VALID_INTR_DEFAULT          0x00000000

/* ODS_INTR_0 :: CPU_SET :: P1_DET_VALID_INTR [04:04] */
#define BCHP_ODS_INTR_0_CPU_SET_P1_DET_VALID_INTR_MASK             0x00000010
#define BCHP_ODS_INTR_0_CPU_SET_P1_DET_VALID_INTR_SHIFT            4
#define BCHP_ODS_INTR_0_CPU_SET_P1_DET_VALID_INTR_DEFAULT          0x00000000

/* ODS_INTR_0 :: CPU_SET :: FBCNT1_INTR [03:03] */
#define BCHP_ODS_INTR_0_CPU_SET_FBCNT1_INTR_MASK                   0x00000008
#define BCHP_ODS_INTR_0_CPU_SET_FBCNT1_INTR_SHIFT                  3
#define BCHP_ODS_INTR_0_CPU_SET_FBCNT1_INTR_DEFAULT                0x00000001

/* ODS_INTR_0 :: CPU_SET :: FBCNT0_INTR [02:02] */
#define BCHP_ODS_INTR_0_CPU_SET_FBCNT0_INTR_MASK                   0x00000004
#define BCHP_ODS_INTR_0_CPU_SET_FBCNT0_INTR_SHIFT                  2
#define BCHP_ODS_INTR_0_CPU_SET_FBCNT0_INTR_DEFAULT                0x00000001

/* ODS_INTR_0 :: CPU_SET :: FSCNT1_INTR [01:01] */
#define BCHP_ODS_INTR_0_CPU_SET_FSCNT1_INTR_MASK                   0x00000002
#define BCHP_ODS_INTR_0_CPU_SET_FSCNT1_INTR_SHIFT                  1
#define BCHP_ODS_INTR_0_CPU_SET_FSCNT1_INTR_DEFAULT                0x00000001

/* ODS_INTR_0 :: CPU_SET :: FSCNT0_INTR [00:00] */
#define BCHP_ODS_INTR_0_CPU_SET_FSCNT0_INTR_MASK                   0x00000001
#define BCHP_ODS_INTR_0_CPU_SET_FSCNT0_INTR_SHIFT                  0
#define BCHP_ODS_INTR_0_CPU_SET_FSCNT0_INTR_DEFAULT                0x00000001

/***************************************************************************
 *CPU_CLEAR - CPU interrupt Clear Register
 ***************************************************************************/
/* ODS_INTR_0 :: CPU_CLEAR :: reserved0 [31:29] */
#define BCHP_ODS_INTR_0_CPU_CLEAR_reserved0_MASK                   0xe0000000
#define BCHP_ODS_INTR_0_CPU_CLEAR_reserved0_SHIFT                  29

/* ODS_INTR_0 :: CPU_CLEAR :: FFT_ANALYZER_DONE_INTR [28:28] */
#define BCHP_ODS_INTR_0_CPU_CLEAR_FFT_ANALYZER_DONE_INTR_MASK      0x10000000
#define BCHP_ODS_INTR_0_CPU_CLEAR_FFT_ANALYZER_DONE_INTR_SHIFT     28
#define BCHP_ODS_INTR_0_CPU_CLEAR_FFT_ANALYZER_DONE_INTR_DEFAULT   0x00000000

/* ODS_INTR_0 :: CPU_CLEAR :: TS_PKT_CNT_INTR [27:27] */
#define BCHP_ODS_INTR_0_CPU_CLEAR_TS_PKT_CNT_INTR_MASK             0x08000000
#define BCHP_ODS_INTR_0_CPU_CLEAR_TS_PKT_CNT_INTR_SHIFT            27
#define BCHP_ODS_INTR_0_CPU_CLEAR_TS_PKT_CNT_INTR_DEFAULT          0x00000000

/* ODS_INTR_0 :: CPU_CLEAR :: AC1_DEC_DONE_INTR [26:26] */
#define BCHP_ODS_INTR_0_CPU_CLEAR_AC1_DEC_DONE_INTR_MASK           0x04000000
#define BCHP_ODS_INTR_0_CPU_CLEAR_AC1_DEC_DONE_INTR_SHIFT          26
#define BCHP_ODS_INTR_0_CPU_CLEAR_AC1_DEC_DONE_INTR_DEFAULT        0x00000000

/* ODS_INTR_0 :: CPU_CLEAR :: TPS_TMCC_CHANGE_INTR [25:25] */
#define BCHP_ODS_INTR_0_CPU_CLEAR_TPS_TMCC_CHANGE_INTR_MASK        0x02000000
#define BCHP_ODS_INTR_0_CPU_CLEAR_TPS_TMCC_CHANGE_INTR_SHIFT       25
#define BCHP_ODS_INTR_0_CPU_CLEAR_TPS_TMCC_CHANGE_INTR_DEFAULT     0x00000000

/* ODS_INTR_0 :: CPU_CLEAR :: TPS_TMCC_SYNC_LOSS_INTR [24:24] */
#define BCHP_ODS_INTR_0_CPU_CLEAR_TPS_TMCC_SYNC_LOSS_INTR_MASK     0x01000000
#define BCHP_ODS_INTR_0_CPU_CLEAR_TPS_TMCC_SYNC_LOSS_INTR_SHIFT    24
#define BCHP_ODS_INTR_0_CPU_CLEAR_TPS_TMCC_SYNC_LOSS_INTR_DEFAULT  0x00000000

/* ODS_INTR_0 :: CPU_CLEAR :: TPS_TMCC_SYNC_INTR [23:23] */
#define BCHP_ODS_INTR_0_CPU_CLEAR_TPS_TMCC_SYNC_INTR_MASK          0x00800000
#define BCHP_ODS_INTR_0_CPU_CLEAR_TPS_TMCC_SYNC_INTR_SHIFT         23
#define BCHP_ODS_INTR_0_CPU_CLEAR_TPS_TMCC_SYNC_INTR_DEFAULT       0x00000000

/* ODS_INTR_0 :: CPU_CLEAR :: INBAND1_DEC_DONE_INTR [22:22] */
#define BCHP_ODS_INTR_0_CPU_CLEAR_INBAND1_DEC_DONE_INTR_MASK       0x00400000
#define BCHP_ODS_INTR_0_CPU_CLEAR_INBAND1_DEC_DONE_INTR_SHIFT      22
#define BCHP_ODS_INTR_0_CPU_CLEAR_INBAND1_DEC_DONE_INTR_DEFAULT    0x00000000

/* ODS_INTR_0 :: CPU_CLEAR :: INBAND0_DEC_DONE_INTR [21:21] */
#define BCHP_ODS_INTR_0_CPU_CLEAR_INBAND0_DEC_DONE_INTR_MASK       0x00200000
#define BCHP_ODS_INTR_0_CPU_CLEAR_INBAND0_DEC_DONE_INTR_SHIFT      21
#define BCHP_ODS_INTR_0_CPU_CLEAR_INBAND0_DEC_DONE_INTR_DEFAULT    0x00000000

/* ODS_INTR_0 :: CPU_CLEAR :: L1_POST_DEC_DONE_INTR [20:20] */
#define BCHP_ODS_INTR_0_CPU_CLEAR_L1_POST_DEC_DONE_INTR_MASK       0x00100000
#define BCHP_ODS_INTR_0_CPU_CLEAR_L1_POST_DEC_DONE_INTR_SHIFT      20
#define BCHP_ODS_INTR_0_CPU_CLEAR_L1_POST_DEC_DONE_INTR_DEFAULT    0x00000000

/* ODS_INTR_0 :: CPU_CLEAR :: L1_PRE_DEC_DONE_INTR [19:19] */
#define BCHP_ODS_INTR_0_CPU_CLEAR_L1_PRE_DEC_DONE_INTR_MASK        0x00080000
#define BCHP_ODS_INTR_0_CPU_CLEAR_L1_PRE_DEC_DONE_INTR_SHIFT       19
#define BCHP_ODS_INTR_0_CPU_CLEAR_L1_PRE_DEC_DONE_INTR_DEFAULT     0x00000000

/* ODS_INTR_0 :: CPU_CLEAR :: DFRM_OFLOW_INTR [18:18] */
#define BCHP_ODS_INTR_0_CPU_CLEAR_DFRM_OFLOW_INTR_MASK             0x00040000
#define BCHP_ODS_INTR_0_CPU_CLEAR_DFRM_OFLOW_INTR_SHIFT            18
#define BCHP_ODS_INTR_0_CPU_CLEAR_DFRM_OFLOW_INTR_DEFAULT          0x00000000

/* ODS_INTR_0 :: CPU_CLEAR :: OFDM_FRAME_START_INTR [17:17] */
#define BCHP_ODS_INTR_0_CPU_CLEAR_OFDM_FRAME_START_INTR_MASK       0x00020000
#define BCHP_ODS_INTR_0_CPU_CLEAR_OFDM_FRAME_START_INTR_SHIFT      17
#define BCHP_ODS_INTR_0_CPU_CLEAR_OFDM_FRAME_START_INTR_DEFAULT    0x00000000

/* ODS_INTR_0 :: CPU_CLEAR :: OFDM_FRAME_END_INTR [16:16] */
#define BCHP_ODS_INTR_0_CPU_CLEAR_OFDM_FRAME_END_INTR_MASK         0x00010000
#define BCHP_ODS_INTR_0_CPU_CLEAR_OFDM_FRAME_END_INTR_SHIFT        16
#define BCHP_ODS_INTR_0_CPU_CLEAR_OFDM_FRAME_END_INTR_DEFAULT      0x00000000

/* ODS_INTR_0 :: CPU_CLEAR :: TI_EST_VALID_INTR [15:15] */
#define BCHP_ODS_INTR_0_CPU_CLEAR_TI_EST_VALID_INTR_MASK           0x00008000
#define BCHP_ODS_INTR_0_CPU_CLEAR_TI_EST_VALID_INTR_SHIFT          15
#define BCHP_ODS_INTR_0_CPU_CLEAR_TI_EST_VALID_INTR_DEFAULT        0x00000000

/* ODS_INTR_0 :: CPU_CLEAR :: SP_SYNC_LOSS_INTR [14:14] */
#define BCHP_ODS_INTR_0_CPU_CLEAR_SP_SYNC_LOSS_INTR_MASK           0x00004000
#define BCHP_ODS_INTR_0_CPU_CLEAR_SP_SYNC_LOSS_INTR_SHIFT          14
#define BCHP_ODS_INTR_0_CPU_CLEAR_SP_SYNC_LOSS_INTR_DEFAULT        0x00000000

/* ODS_INTR_0 :: CPU_CLEAR :: SP_SYNC_INTR [13:13] */
#define BCHP_ODS_INTR_0_CPU_CLEAR_SP_SYNC_INTR_MASK                0x00002000
#define BCHP_ODS_INTR_0_CPU_CLEAR_SP_SYNC_INTR_SHIFT               13
#define BCHP_ODS_INTR_0_CPU_CLEAR_SP_SYNC_INTR_DEFAULT             0x00000000

/* ODS_INTR_0 :: CPU_CLEAR :: PP_TRK_DONE_INTR [12:12] */
#define BCHP_ODS_INTR_0_CPU_CLEAR_PP_TRK_DONE_INTR_MASK            0x00001000
#define BCHP_ODS_INTR_0_CPU_CLEAR_PP_TRK_DONE_INTR_SHIFT           12
#define BCHP_ODS_INTR_0_CPU_CLEAR_PP_TRK_DONE_INTR_DEFAULT         0x00000000

/* ODS_INTR_0 :: CPU_CLEAR :: PP_ACQ_DONE_INTR [11:11] */
#define BCHP_ODS_INTR_0_CPU_CLEAR_PP_ACQ_DONE_INTR_MASK            0x00000800
#define BCHP_ODS_INTR_0_CPU_CLEAR_PP_ACQ_DONE_INTR_SHIFT           11
#define BCHP_ODS_INTR_0_CPU_CLEAR_PP_ACQ_DONE_INTR_DEFAULT         0x00000000

/* ODS_INTR_0 :: CPU_CLEAR :: PP_ACQ_SYM_DONE_INTR [10:10] */
#define BCHP_ODS_INTR_0_CPU_CLEAR_PP_ACQ_SYM_DONE_INTR_MASK        0x00000400
#define BCHP_ODS_INTR_0_CPU_CLEAR_PP_ACQ_SYM_DONE_INTR_SHIFT       10
#define BCHP_ODS_INTR_0_CPU_CLEAR_PP_ACQ_SYM_DONE_INTR_DEFAULT     0x00000000

/* ODS_INTR_0 :: CPU_CLEAR :: GI_TRIGGER_DONE_INTR [09:09] */
#define BCHP_ODS_INTR_0_CPU_CLEAR_GI_TRIGGER_DONE_INTR_MASK        0x00000200
#define BCHP_ODS_INTR_0_CPU_CLEAR_GI_TRIGGER_DONE_INTR_SHIFT       9
#define BCHP_ODS_INTR_0_CPU_CLEAR_GI_TRIGGER_DONE_INTR_DEFAULT     0x00000000

/* ODS_INTR_0 :: CPU_CLEAR :: GI_SEARCH_DONE_INTR [08:08] */
#define BCHP_ODS_INTR_0_CPU_CLEAR_GI_SEARCH_DONE_INTR_MASK         0x00000100
#define BCHP_ODS_INTR_0_CPU_CLEAR_GI_SEARCH_DONE_INTR_SHIFT        8
#define BCHP_ODS_INTR_0_CPU_CLEAR_GI_SEARCH_DONE_INTR_DEFAULT      0x00000000

/* ODS_INTR_0 :: CPU_CLEAR :: P1_DEC_FEF_INTR [07:07] */
#define BCHP_ODS_INTR_0_CPU_CLEAR_P1_DEC_FEF_INTR_MASK             0x00000080
#define BCHP_ODS_INTR_0_CPU_CLEAR_P1_DEC_FEF_INTR_SHIFT            7
#define BCHP_ODS_INTR_0_CPU_CLEAR_P1_DEC_FEF_INTR_DEFAULT          0x00000000

/* ODS_INTR_0 :: CPU_CLEAR :: P1_DEC_VALID_INTR [06:06] */
#define BCHP_ODS_INTR_0_CPU_CLEAR_P1_DEC_VALID_INTR_MASK           0x00000040
#define BCHP_ODS_INTR_0_CPU_CLEAR_P1_DEC_VALID_INTR_SHIFT          6
#define BCHP_ODS_INTR_0_CPU_CLEAR_P1_DEC_VALID_INTR_DEFAULT        0x00000000

/* ODS_INTR_0 :: CPU_CLEAR :: P1_VAL_VALID_INTR [05:05] */
#define BCHP_ODS_INTR_0_CPU_CLEAR_P1_VAL_VALID_INTR_MASK           0x00000020
#define BCHP_ODS_INTR_0_CPU_CLEAR_P1_VAL_VALID_INTR_SHIFT          5
#define BCHP_ODS_INTR_0_CPU_CLEAR_P1_VAL_VALID_INTR_DEFAULT        0x00000000

/* ODS_INTR_0 :: CPU_CLEAR :: P1_DET_VALID_INTR [04:04] */
#define BCHP_ODS_INTR_0_CPU_CLEAR_P1_DET_VALID_INTR_MASK           0x00000010
#define BCHP_ODS_INTR_0_CPU_CLEAR_P1_DET_VALID_INTR_SHIFT          4
#define BCHP_ODS_INTR_0_CPU_CLEAR_P1_DET_VALID_INTR_DEFAULT        0x00000000

/* ODS_INTR_0 :: CPU_CLEAR :: FBCNT1_INTR [03:03] */
#define BCHP_ODS_INTR_0_CPU_CLEAR_FBCNT1_INTR_MASK                 0x00000008
#define BCHP_ODS_INTR_0_CPU_CLEAR_FBCNT1_INTR_SHIFT                3
#define BCHP_ODS_INTR_0_CPU_CLEAR_FBCNT1_INTR_DEFAULT              0x00000001

/* ODS_INTR_0 :: CPU_CLEAR :: FBCNT0_INTR [02:02] */
#define BCHP_ODS_INTR_0_CPU_CLEAR_FBCNT0_INTR_MASK                 0x00000004
#define BCHP_ODS_INTR_0_CPU_CLEAR_FBCNT0_INTR_SHIFT                2
#define BCHP_ODS_INTR_0_CPU_CLEAR_FBCNT0_INTR_DEFAULT              0x00000001

/* ODS_INTR_0 :: CPU_CLEAR :: FSCNT1_INTR [01:01] */
#define BCHP_ODS_INTR_0_CPU_CLEAR_FSCNT1_INTR_MASK                 0x00000002
#define BCHP_ODS_INTR_0_CPU_CLEAR_FSCNT1_INTR_SHIFT                1
#define BCHP_ODS_INTR_0_CPU_CLEAR_FSCNT1_INTR_DEFAULT              0x00000001

/* ODS_INTR_0 :: CPU_CLEAR :: FSCNT0_INTR [00:00] */
#define BCHP_ODS_INTR_0_CPU_CLEAR_FSCNT0_INTR_MASK                 0x00000001
#define BCHP_ODS_INTR_0_CPU_CLEAR_FSCNT0_INTR_SHIFT                0
#define BCHP_ODS_INTR_0_CPU_CLEAR_FSCNT0_INTR_DEFAULT              0x00000001

/***************************************************************************
 *CPU_MASK_STATUS - CPU interrupt Mask Status Register
 ***************************************************************************/
/* ODS_INTR_0 :: CPU_MASK_STATUS :: reserved0 [31:29] */
#define BCHP_ODS_INTR_0_CPU_MASK_STATUS_reserved0_MASK             0xe0000000
#define BCHP_ODS_INTR_0_CPU_MASK_STATUS_reserved0_SHIFT            29

/* ODS_INTR_0 :: CPU_MASK_STATUS :: FFT_ANALYZER_DONE_INTR [28:28] */
#define BCHP_ODS_INTR_0_CPU_MASK_STATUS_FFT_ANALYZER_DONE_INTR_MASK 0x10000000
#define BCHP_ODS_INTR_0_CPU_MASK_STATUS_FFT_ANALYZER_DONE_INTR_SHIFT 28
#define BCHP_ODS_INTR_0_CPU_MASK_STATUS_FFT_ANALYZER_DONE_INTR_DEFAULT 0x00000001

/* ODS_INTR_0 :: CPU_MASK_STATUS :: TS_PKT_CNT_INTR [27:27] */
#define BCHP_ODS_INTR_0_CPU_MASK_STATUS_TS_PKT_CNT_INTR_MASK       0x08000000
#define BCHP_ODS_INTR_0_CPU_MASK_STATUS_TS_PKT_CNT_INTR_SHIFT      27
#define BCHP_ODS_INTR_0_CPU_MASK_STATUS_TS_PKT_CNT_INTR_DEFAULT    0x00000001

/* ODS_INTR_0 :: CPU_MASK_STATUS :: AC1_DEC_DONE_INTR [26:26] */
#define BCHP_ODS_INTR_0_CPU_MASK_STATUS_AC1_DEC_DONE_INTR_MASK     0x04000000
#define BCHP_ODS_INTR_0_CPU_MASK_STATUS_AC1_DEC_DONE_INTR_SHIFT    26
#define BCHP_ODS_INTR_0_CPU_MASK_STATUS_AC1_DEC_DONE_INTR_DEFAULT  0x00000001

/* ODS_INTR_0 :: CPU_MASK_STATUS :: TPS_TMCC_CHANGE_INTR [25:25] */
#define BCHP_ODS_INTR_0_CPU_MASK_STATUS_TPS_TMCC_CHANGE_INTR_MASK  0x02000000
#define BCHP_ODS_INTR_0_CPU_MASK_STATUS_TPS_TMCC_CHANGE_INTR_SHIFT 25
#define BCHP_ODS_INTR_0_CPU_MASK_STATUS_TPS_TMCC_CHANGE_INTR_DEFAULT 0x00000001

/* ODS_INTR_0 :: CPU_MASK_STATUS :: TPS_TMCC_SYNC_LOSS_INTR [24:24] */
#define BCHP_ODS_INTR_0_CPU_MASK_STATUS_TPS_TMCC_SYNC_LOSS_INTR_MASK 0x01000000
#define BCHP_ODS_INTR_0_CPU_MASK_STATUS_TPS_TMCC_SYNC_LOSS_INTR_SHIFT 24
#define BCHP_ODS_INTR_0_CPU_MASK_STATUS_TPS_TMCC_SYNC_LOSS_INTR_DEFAULT 0x00000001

/* ODS_INTR_0 :: CPU_MASK_STATUS :: TPS_TMCC_SYNC_INTR [23:23] */
#define BCHP_ODS_INTR_0_CPU_MASK_STATUS_TPS_TMCC_SYNC_INTR_MASK    0x00800000
#define BCHP_ODS_INTR_0_CPU_MASK_STATUS_TPS_TMCC_SYNC_INTR_SHIFT   23
#define BCHP_ODS_INTR_0_CPU_MASK_STATUS_TPS_TMCC_SYNC_INTR_DEFAULT 0x00000001

/* ODS_INTR_0 :: CPU_MASK_STATUS :: INBAND1_DEC_DONE_INTR [22:22] */
#define BCHP_ODS_INTR_0_CPU_MASK_STATUS_INBAND1_DEC_DONE_INTR_MASK 0x00400000
#define BCHP_ODS_INTR_0_CPU_MASK_STATUS_INBAND1_DEC_DONE_INTR_SHIFT 22
#define BCHP_ODS_INTR_0_CPU_MASK_STATUS_INBAND1_DEC_DONE_INTR_DEFAULT 0x00000001

/* ODS_INTR_0 :: CPU_MASK_STATUS :: INBAND0_DEC_DONE_INTR [21:21] */
#define BCHP_ODS_INTR_0_CPU_MASK_STATUS_INBAND0_DEC_DONE_INTR_MASK 0x00200000
#define BCHP_ODS_INTR_0_CPU_MASK_STATUS_INBAND0_DEC_DONE_INTR_SHIFT 21
#define BCHP_ODS_INTR_0_CPU_MASK_STATUS_INBAND0_DEC_DONE_INTR_DEFAULT 0x00000001

/* ODS_INTR_0 :: CPU_MASK_STATUS :: L1_POST_DEC_DONE_INTR [20:20] */
#define BCHP_ODS_INTR_0_CPU_MASK_STATUS_L1_POST_DEC_DONE_INTR_MASK 0x00100000
#define BCHP_ODS_INTR_0_CPU_MASK_STATUS_L1_POST_DEC_DONE_INTR_SHIFT 20
#define BCHP_ODS_INTR_0_CPU_MASK_STATUS_L1_POST_DEC_DONE_INTR_DEFAULT 0x00000001

/* ODS_INTR_0 :: CPU_MASK_STATUS :: L1_PRE_DEC_DONE_INTR [19:19] */
#define BCHP_ODS_INTR_0_CPU_MASK_STATUS_L1_PRE_DEC_DONE_INTR_MASK  0x00080000
#define BCHP_ODS_INTR_0_CPU_MASK_STATUS_L1_PRE_DEC_DONE_INTR_SHIFT 19
#define BCHP_ODS_INTR_0_CPU_MASK_STATUS_L1_PRE_DEC_DONE_INTR_DEFAULT 0x00000001

/* ODS_INTR_0 :: CPU_MASK_STATUS :: DFRM_OFLOW_INTR [18:18] */
#define BCHP_ODS_INTR_0_CPU_MASK_STATUS_DFRM_OFLOW_INTR_MASK       0x00040000
#define BCHP_ODS_INTR_0_CPU_MASK_STATUS_DFRM_OFLOW_INTR_SHIFT      18
#define BCHP_ODS_INTR_0_CPU_MASK_STATUS_DFRM_OFLOW_INTR_DEFAULT    0x00000001

/* ODS_INTR_0 :: CPU_MASK_STATUS :: OFDM_FRAME_START_INTR [17:17] */
#define BCHP_ODS_INTR_0_CPU_MASK_STATUS_OFDM_FRAME_START_INTR_MASK 0x00020000
#define BCHP_ODS_INTR_0_CPU_MASK_STATUS_OFDM_FRAME_START_INTR_SHIFT 17
#define BCHP_ODS_INTR_0_CPU_MASK_STATUS_OFDM_FRAME_START_INTR_DEFAULT 0x00000001

/* ODS_INTR_0 :: CPU_MASK_STATUS :: OFDM_FRAME_END_INTR [16:16] */
#define BCHP_ODS_INTR_0_CPU_MASK_STATUS_OFDM_FRAME_END_INTR_MASK   0x00010000
#define BCHP_ODS_INTR_0_CPU_MASK_STATUS_OFDM_FRAME_END_INTR_SHIFT  16
#define BCHP_ODS_INTR_0_CPU_MASK_STATUS_OFDM_FRAME_END_INTR_DEFAULT 0x00000001

/* ODS_INTR_0 :: CPU_MASK_STATUS :: TI_EST_VALID_INTR [15:15] */
#define BCHP_ODS_INTR_0_CPU_MASK_STATUS_TI_EST_VALID_INTR_MASK     0x00008000
#define BCHP_ODS_INTR_0_CPU_MASK_STATUS_TI_EST_VALID_INTR_SHIFT    15
#define BCHP_ODS_INTR_0_CPU_MASK_STATUS_TI_EST_VALID_INTR_DEFAULT  0x00000001

/* ODS_INTR_0 :: CPU_MASK_STATUS :: SP_SYNC_LOSS_INTR [14:14] */
#define BCHP_ODS_INTR_0_CPU_MASK_STATUS_SP_SYNC_LOSS_INTR_MASK     0x00004000
#define BCHP_ODS_INTR_0_CPU_MASK_STATUS_SP_SYNC_LOSS_INTR_SHIFT    14
#define BCHP_ODS_INTR_0_CPU_MASK_STATUS_SP_SYNC_LOSS_INTR_DEFAULT  0x00000001

/* ODS_INTR_0 :: CPU_MASK_STATUS :: SP_SYNC_INTR [13:13] */
#define BCHP_ODS_INTR_0_CPU_MASK_STATUS_SP_SYNC_INTR_MASK          0x00002000
#define BCHP_ODS_INTR_0_CPU_MASK_STATUS_SP_SYNC_INTR_SHIFT         13
#define BCHP_ODS_INTR_0_CPU_MASK_STATUS_SP_SYNC_INTR_DEFAULT       0x00000001

/* ODS_INTR_0 :: CPU_MASK_STATUS :: PP_TRK_DONE_INTR [12:12] */
#define BCHP_ODS_INTR_0_CPU_MASK_STATUS_PP_TRK_DONE_INTR_MASK      0x00001000
#define BCHP_ODS_INTR_0_CPU_MASK_STATUS_PP_TRK_DONE_INTR_SHIFT     12
#define BCHP_ODS_INTR_0_CPU_MASK_STATUS_PP_TRK_DONE_INTR_DEFAULT   0x00000001

/* ODS_INTR_0 :: CPU_MASK_STATUS :: PP_ACQ_DONE_INTR [11:11] */
#define BCHP_ODS_INTR_0_CPU_MASK_STATUS_PP_ACQ_DONE_INTR_MASK      0x00000800
#define BCHP_ODS_INTR_0_CPU_MASK_STATUS_PP_ACQ_DONE_INTR_SHIFT     11
#define BCHP_ODS_INTR_0_CPU_MASK_STATUS_PP_ACQ_DONE_INTR_DEFAULT   0x00000001

/* ODS_INTR_0 :: CPU_MASK_STATUS :: PP_ACQ_SYM_DONE_INTR [10:10] */
#define BCHP_ODS_INTR_0_CPU_MASK_STATUS_PP_ACQ_SYM_DONE_INTR_MASK  0x00000400
#define BCHP_ODS_INTR_0_CPU_MASK_STATUS_PP_ACQ_SYM_DONE_INTR_SHIFT 10
#define BCHP_ODS_INTR_0_CPU_MASK_STATUS_PP_ACQ_SYM_DONE_INTR_DEFAULT 0x00000001

/* ODS_INTR_0 :: CPU_MASK_STATUS :: GI_TRIGGER_DONE_INTR [09:09] */
#define BCHP_ODS_INTR_0_CPU_MASK_STATUS_GI_TRIGGER_DONE_INTR_MASK  0x00000200
#define BCHP_ODS_INTR_0_CPU_MASK_STATUS_GI_TRIGGER_DONE_INTR_SHIFT 9
#define BCHP_ODS_INTR_0_CPU_MASK_STATUS_GI_TRIGGER_DONE_INTR_DEFAULT 0x00000001

/* ODS_INTR_0 :: CPU_MASK_STATUS :: GI_SEARCH_DONE_INTR [08:08] */
#define BCHP_ODS_INTR_0_CPU_MASK_STATUS_GI_SEARCH_DONE_INTR_MASK   0x00000100
#define BCHP_ODS_INTR_0_CPU_MASK_STATUS_GI_SEARCH_DONE_INTR_SHIFT  8
#define BCHP_ODS_INTR_0_CPU_MASK_STATUS_GI_SEARCH_DONE_INTR_DEFAULT 0x00000001

/* ODS_INTR_0 :: CPU_MASK_STATUS :: P1_DEC_FEF_INTR [07:07] */
#define BCHP_ODS_INTR_0_CPU_MASK_STATUS_P1_DEC_FEF_INTR_MASK       0x00000080
#define BCHP_ODS_INTR_0_CPU_MASK_STATUS_P1_DEC_FEF_INTR_SHIFT      7
#define BCHP_ODS_INTR_0_CPU_MASK_STATUS_P1_DEC_FEF_INTR_DEFAULT    0x00000001

/* ODS_INTR_0 :: CPU_MASK_STATUS :: P1_DEC_VALID_INTR [06:06] */
#define BCHP_ODS_INTR_0_CPU_MASK_STATUS_P1_DEC_VALID_INTR_MASK     0x00000040
#define BCHP_ODS_INTR_0_CPU_MASK_STATUS_P1_DEC_VALID_INTR_SHIFT    6
#define BCHP_ODS_INTR_0_CPU_MASK_STATUS_P1_DEC_VALID_INTR_DEFAULT  0x00000001

/* ODS_INTR_0 :: CPU_MASK_STATUS :: P1_VAL_VALID_INTR [05:05] */
#define BCHP_ODS_INTR_0_CPU_MASK_STATUS_P1_VAL_VALID_INTR_MASK     0x00000020
#define BCHP_ODS_INTR_0_CPU_MASK_STATUS_P1_VAL_VALID_INTR_SHIFT    5
#define BCHP_ODS_INTR_0_CPU_MASK_STATUS_P1_VAL_VALID_INTR_DEFAULT  0x00000001

/* ODS_INTR_0 :: CPU_MASK_STATUS :: P1_DET_VALID_INTR [04:04] */
#define BCHP_ODS_INTR_0_CPU_MASK_STATUS_P1_DET_VALID_INTR_MASK     0x00000010
#define BCHP_ODS_INTR_0_CPU_MASK_STATUS_P1_DET_VALID_INTR_SHIFT    4
#define BCHP_ODS_INTR_0_CPU_MASK_STATUS_P1_DET_VALID_INTR_DEFAULT  0x00000001

/* ODS_INTR_0 :: CPU_MASK_STATUS :: FBCNT1_INTR [03:03] */
#define BCHP_ODS_INTR_0_CPU_MASK_STATUS_FBCNT1_INTR_MASK           0x00000008
#define BCHP_ODS_INTR_0_CPU_MASK_STATUS_FBCNT1_INTR_SHIFT          3
#define BCHP_ODS_INTR_0_CPU_MASK_STATUS_FBCNT1_INTR_DEFAULT        0x00000001

/* ODS_INTR_0 :: CPU_MASK_STATUS :: FBCNT0_INTR [02:02] */
#define BCHP_ODS_INTR_0_CPU_MASK_STATUS_FBCNT0_INTR_MASK           0x00000004
#define BCHP_ODS_INTR_0_CPU_MASK_STATUS_FBCNT0_INTR_SHIFT          2
#define BCHP_ODS_INTR_0_CPU_MASK_STATUS_FBCNT0_INTR_DEFAULT        0x00000001

/* ODS_INTR_0 :: CPU_MASK_STATUS :: FSCNT1_INTR [01:01] */
#define BCHP_ODS_INTR_0_CPU_MASK_STATUS_FSCNT1_INTR_MASK           0x00000002
#define BCHP_ODS_INTR_0_CPU_MASK_STATUS_FSCNT1_INTR_SHIFT          1
#define BCHP_ODS_INTR_0_CPU_MASK_STATUS_FSCNT1_INTR_DEFAULT        0x00000001

/* ODS_INTR_0 :: CPU_MASK_STATUS :: FSCNT0_INTR [00:00] */
#define BCHP_ODS_INTR_0_CPU_MASK_STATUS_FSCNT0_INTR_MASK           0x00000001
#define BCHP_ODS_INTR_0_CPU_MASK_STATUS_FSCNT0_INTR_SHIFT          0
#define BCHP_ODS_INTR_0_CPU_MASK_STATUS_FSCNT0_INTR_DEFAULT        0x00000001

/***************************************************************************
 *CPU_MASK_SET - CPU interrupt Mask Set Register
 ***************************************************************************/
/* ODS_INTR_0 :: CPU_MASK_SET :: reserved0 [31:29] */
#define BCHP_ODS_INTR_0_CPU_MASK_SET_reserved0_MASK                0xe0000000
#define BCHP_ODS_INTR_0_CPU_MASK_SET_reserved0_SHIFT               29

/* ODS_INTR_0 :: CPU_MASK_SET :: FFT_ANALYZER_DONE_INTR [28:28] */
#define BCHP_ODS_INTR_0_CPU_MASK_SET_FFT_ANALYZER_DONE_INTR_MASK   0x10000000
#define BCHP_ODS_INTR_0_CPU_MASK_SET_FFT_ANALYZER_DONE_INTR_SHIFT  28
#define BCHP_ODS_INTR_0_CPU_MASK_SET_FFT_ANALYZER_DONE_INTR_DEFAULT 0x00000001

/* ODS_INTR_0 :: CPU_MASK_SET :: TS_PKT_CNT_INTR [27:27] */
#define BCHP_ODS_INTR_0_CPU_MASK_SET_TS_PKT_CNT_INTR_MASK          0x08000000
#define BCHP_ODS_INTR_0_CPU_MASK_SET_TS_PKT_CNT_INTR_SHIFT         27
#define BCHP_ODS_INTR_0_CPU_MASK_SET_TS_PKT_CNT_INTR_DEFAULT       0x00000001

/* ODS_INTR_0 :: CPU_MASK_SET :: AC1_DEC_DONE_INTR [26:26] */
#define BCHP_ODS_INTR_0_CPU_MASK_SET_AC1_DEC_DONE_INTR_MASK        0x04000000
#define BCHP_ODS_INTR_0_CPU_MASK_SET_AC1_DEC_DONE_INTR_SHIFT       26
#define BCHP_ODS_INTR_0_CPU_MASK_SET_AC1_DEC_DONE_INTR_DEFAULT     0x00000001

/* ODS_INTR_0 :: CPU_MASK_SET :: TPS_TMCC_CHANGE_INTR [25:25] */
#define BCHP_ODS_INTR_0_CPU_MASK_SET_TPS_TMCC_CHANGE_INTR_MASK     0x02000000
#define BCHP_ODS_INTR_0_CPU_MASK_SET_TPS_TMCC_CHANGE_INTR_SHIFT    25
#define BCHP_ODS_INTR_0_CPU_MASK_SET_TPS_TMCC_CHANGE_INTR_DEFAULT  0x00000001

/* ODS_INTR_0 :: CPU_MASK_SET :: TPS_TMCC_SYNC_LOSS_INTR [24:24] */
#define BCHP_ODS_INTR_0_CPU_MASK_SET_TPS_TMCC_SYNC_LOSS_INTR_MASK  0x01000000
#define BCHP_ODS_INTR_0_CPU_MASK_SET_TPS_TMCC_SYNC_LOSS_INTR_SHIFT 24
#define BCHP_ODS_INTR_0_CPU_MASK_SET_TPS_TMCC_SYNC_LOSS_INTR_DEFAULT 0x00000001

/* ODS_INTR_0 :: CPU_MASK_SET :: TPS_TMCC_SYNC_INTR [23:23] */
#define BCHP_ODS_INTR_0_CPU_MASK_SET_TPS_TMCC_SYNC_INTR_MASK       0x00800000
#define BCHP_ODS_INTR_0_CPU_MASK_SET_TPS_TMCC_SYNC_INTR_SHIFT      23
#define BCHP_ODS_INTR_0_CPU_MASK_SET_TPS_TMCC_SYNC_INTR_DEFAULT    0x00000001

/* ODS_INTR_0 :: CPU_MASK_SET :: INBAND1_DEC_DONE_INTR [22:22] */
#define BCHP_ODS_INTR_0_CPU_MASK_SET_INBAND1_DEC_DONE_INTR_MASK    0x00400000
#define BCHP_ODS_INTR_0_CPU_MASK_SET_INBAND1_DEC_DONE_INTR_SHIFT   22
#define BCHP_ODS_INTR_0_CPU_MASK_SET_INBAND1_DEC_DONE_INTR_DEFAULT 0x00000001

/* ODS_INTR_0 :: CPU_MASK_SET :: INBAND0_DEC_DONE_INTR [21:21] */
#define BCHP_ODS_INTR_0_CPU_MASK_SET_INBAND0_DEC_DONE_INTR_MASK    0x00200000
#define BCHP_ODS_INTR_0_CPU_MASK_SET_INBAND0_DEC_DONE_INTR_SHIFT   21
#define BCHP_ODS_INTR_0_CPU_MASK_SET_INBAND0_DEC_DONE_INTR_DEFAULT 0x00000001

/* ODS_INTR_0 :: CPU_MASK_SET :: L1_POST_DEC_DONE_INTR [20:20] */
#define BCHP_ODS_INTR_0_CPU_MASK_SET_L1_POST_DEC_DONE_INTR_MASK    0x00100000
#define BCHP_ODS_INTR_0_CPU_MASK_SET_L1_POST_DEC_DONE_INTR_SHIFT   20
#define BCHP_ODS_INTR_0_CPU_MASK_SET_L1_POST_DEC_DONE_INTR_DEFAULT 0x00000001

/* ODS_INTR_0 :: CPU_MASK_SET :: L1_PRE_DEC_DONE_INTR [19:19] */
#define BCHP_ODS_INTR_0_CPU_MASK_SET_L1_PRE_DEC_DONE_INTR_MASK     0x00080000
#define BCHP_ODS_INTR_0_CPU_MASK_SET_L1_PRE_DEC_DONE_INTR_SHIFT    19
#define BCHP_ODS_INTR_0_CPU_MASK_SET_L1_PRE_DEC_DONE_INTR_DEFAULT  0x00000001

/* ODS_INTR_0 :: CPU_MASK_SET :: DFRM_OFLOW_INTR [18:18] */
#define BCHP_ODS_INTR_0_CPU_MASK_SET_DFRM_OFLOW_INTR_MASK          0x00040000
#define BCHP_ODS_INTR_0_CPU_MASK_SET_DFRM_OFLOW_INTR_SHIFT         18
#define BCHP_ODS_INTR_0_CPU_MASK_SET_DFRM_OFLOW_INTR_DEFAULT       0x00000001

/* ODS_INTR_0 :: CPU_MASK_SET :: OFDM_FRAME_START_INTR [17:17] */
#define BCHP_ODS_INTR_0_CPU_MASK_SET_OFDM_FRAME_START_INTR_MASK    0x00020000
#define BCHP_ODS_INTR_0_CPU_MASK_SET_OFDM_FRAME_START_INTR_SHIFT   17
#define BCHP_ODS_INTR_0_CPU_MASK_SET_OFDM_FRAME_START_INTR_DEFAULT 0x00000001

/* ODS_INTR_0 :: CPU_MASK_SET :: OFDM_FRAME_END_INTR [16:16] */
#define BCHP_ODS_INTR_0_CPU_MASK_SET_OFDM_FRAME_END_INTR_MASK      0x00010000
#define BCHP_ODS_INTR_0_CPU_MASK_SET_OFDM_FRAME_END_INTR_SHIFT     16
#define BCHP_ODS_INTR_0_CPU_MASK_SET_OFDM_FRAME_END_INTR_DEFAULT   0x00000001

/* ODS_INTR_0 :: CPU_MASK_SET :: TI_EST_VALID_INTR [15:15] */
#define BCHP_ODS_INTR_0_CPU_MASK_SET_TI_EST_VALID_INTR_MASK        0x00008000
#define BCHP_ODS_INTR_0_CPU_MASK_SET_TI_EST_VALID_INTR_SHIFT       15
#define BCHP_ODS_INTR_0_CPU_MASK_SET_TI_EST_VALID_INTR_DEFAULT     0x00000001

/* ODS_INTR_0 :: CPU_MASK_SET :: SP_SYNC_LOSS_INTR [14:14] */
#define BCHP_ODS_INTR_0_CPU_MASK_SET_SP_SYNC_LOSS_INTR_MASK        0x00004000
#define BCHP_ODS_INTR_0_CPU_MASK_SET_SP_SYNC_LOSS_INTR_SHIFT       14
#define BCHP_ODS_INTR_0_CPU_MASK_SET_SP_SYNC_LOSS_INTR_DEFAULT     0x00000001

/* ODS_INTR_0 :: CPU_MASK_SET :: SP_SYNC_INTR [13:13] */
#define BCHP_ODS_INTR_0_CPU_MASK_SET_SP_SYNC_INTR_MASK             0x00002000
#define BCHP_ODS_INTR_0_CPU_MASK_SET_SP_SYNC_INTR_SHIFT            13
#define BCHP_ODS_INTR_0_CPU_MASK_SET_SP_SYNC_INTR_DEFAULT          0x00000001

/* ODS_INTR_0 :: CPU_MASK_SET :: PP_TRK_DONE_INTR [12:12] */
#define BCHP_ODS_INTR_0_CPU_MASK_SET_PP_TRK_DONE_INTR_MASK         0x00001000
#define BCHP_ODS_INTR_0_CPU_MASK_SET_PP_TRK_DONE_INTR_SHIFT        12
#define BCHP_ODS_INTR_0_CPU_MASK_SET_PP_TRK_DONE_INTR_DEFAULT      0x00000001

/* ODS_INTR_0 :: CPU_MASK_SET :: PP_ACQ_DONE_INTR [11:11] */
#define BCHP_ODS_INTR_0_CPU_MASK_SET_PP_ACQ_DONE_INTR_MASK         0x00000800
#define BCHP_ODS_INTR_0_CPU_MASK_SET_PP_ACQ_DONE_INTR_SHIFT        11
#define BCHP_ODS_INTR_0_CPU_MASK_SET_PP_ACQ_DONE_INTR_DEFAULT      0x00000001

/* ODS_INTR_0 :: CPU_MASK_SET :: PP_ACQ_SYM_DONE_INTR [10:10] */
#define BCHP_ODS_INTR_0_CPU_MASK_SET_PP_ACQ_SYM_DONE_INTR_MASK     0x00000400
#define BCHP_ODS_INTR_0_CPU_MASK_SET_PP_ACQ_SYM_DONE_INTR_SHIFT    10
#define BCHP_ODS_INTR_0_CPU_MASK_SET_PP_ACQ_SYM_DONE_INTR_DEFAULT  0x00000001

/* ODS_INTR_0 :: CPU_MASK_SET :: GI_TRIGGER_DONE_INTR [09:09] */
#define BCHP_ODS_INTR_0_CPU_MASK_SET_GI_TRIGGER_DONE_INTR_MASK     0x00000200
#define BCHP_ODS_INTR_0_CPU_MASK_SET_GI_TRIGGER_DONE_INTR_SHIFT    9
#define BCHP_ODS_INTR_0_CPU_MASK_SET_GI_TRIGGER_DONE_INTR_DEFAULT  0x00000001

/* ODS_INTR_0 :: CPU_MASK_SET :: GI_SEARCH_DONE_INTR [08:08] */
#define BCHP_ODS_INTR_0_CPU_MASK_SET_GI_SEARCH_DONE_INTR_MASK      0x00000100
#define BCHP_ODS_INTR_0_CPU_MASK_SET_GI_SEARCH_DONE_INTR_SHIFT     8
#define BCHP_ODS_INTR_0_CPU_MASK_SET_GI_SEARCH_DONE_INTR_DEFAULT   0x00000001

/* ODS_INTR_0 :: CPU_MASK_SET :: P1_DEC_FEF_INTR [07:07] */
#define BCHP_ODS_INTR_0_CPU_MASK_SET_P1_DEC_FEF_INTR_MASK          0x00000080
#define BCHP_ODS_INTR_0_CPU_MASK_SET_P1_DEC_FEF_INTR_SHIFT         7
#define BCHP_ODS_INTR_0_CPU_MASK_SET_P1_DEC_FEF_INTR_DEFAULT       0x00000001

/* ODS_INTR_0 :: CPU_MASK_SET :: P1_DEC_VALID_INTR [06:06] */
#define BCHP_ODS_INTR_0_CPU_MASK_SET_P1_DEC_VALID_INTR_MASK        0x00000040
#define BCHP_ODS_INTR_0_CPU_MASK_SET_P1_DEC_VALID_INTR_SHIFT       6
#define BCHP_ODS_INTR_0_CPU_MASK_SET_P1_DEC_VALID_INTR_DEFAULT     0x00000001

/* ODS_INTR_0 :: CPU_MASK_SET :: P1_VAL_VALID_INTR [05:05] */
#define BCHP_ODS_INTR_0_CPU_MASK_SET_P1_VAL_VALID_INTR_MASK        0x00000020
#define BCHP_ODS_INTR_0_CPU_MASK_SET_P1_VAL_VALID_INTR_SHIFT       5
#define BCHP_ODS_INTR_0_CPU_MASK_SET_P1_VAL_VALID_INTR_DEFAULT     0x00000001

/* ODS_INTR_0 :: CPU_MASK_SET :: P1_DET_VALID_INTR [04:04] */
#define BCHP_ODS_INTR_0_CPU_MASK_SET_P1_DET_VALID_INTR_MASK        0x00000010
#define BCHP_ODS_INTR_0_CPU_MASK_SET_P1_DET_VALID_INTR_SHIFT       4
#define BCHP_ODS_INTR_0_CPU_MASK_SET_P1_DET_VALID_INTR_DEFAULT     0x00000001

/* ODS_INTR_0 :: CPU_MASK_SET :: FBCNT1_INTR [03:03] */
#define BCHP_ODS_INTR_0_CPU_MASK_SET_FBCNT1_INTR_MASK              0x00000008
#define BCHP_ODS_INTR_0_CPU_MASK_SET_FBCNT1_INTR_SHIFT             3
#define BCHP_ODS_INTR_0_CPU_MASK_SET_FBCNT1_INTR_DEFAULT           0x00000001

/* ODS_INTR_0 :: CPU_MASK_SET :: FBCNT0_INTR [02:02] */
#define BCHP_ODS_INTR_0_CPU_MASK_SET_FBCNT0_INTR_MASK              0x00000004
#define BCHP_ODS_INTR_0_CPU_MASK_SET_FBCNT0_INTR_SHIFT             2
#define BCHP_ODS_INTR_0_CPU_MASK_SET_FBCNT0_INTR_DEFAULT           0x00000001

/* ODS_INTR_0 :: CPU_MASK_SET :: FSCNT1_INTR [01:01] */
#define BCHP_ODS_INTR_0_CPU_MASK_SET_FSCNT1_INTR_MASK              0x00000002
#define BCHP_ODS_INTR_0_CPU_MASK_SET_FSCNT1_INTR_SHIFT             1
#define BCHP_ODS_INTR_0_CPU_MASK_SET_FSCNT1_INTR_DEFAULT           0x00000001

/* ODS_INTR_0 :: CPU_MASK_SET :: FSCNT0_INTR [00:00] */
#define BCHP_ODS_INTR_0_CPU_MASK_SET_FSCNT0_INTR_MASK              0x00000001
#define BCHP_ODS_INTR_0_CPU_MASK_SET_FSCNT0_INTR_SHIFT             0
#define BCHP_ODS_INTR_0_CPU_MASK_SET_FSCNT0_INTR_DEFAULT           0x00000001

/***************************************************************************
 *CPU_MASK_CLEAR - CPU interrupt Mask Clear Register
 ***************************************************************************/
/* ODS_INTR_0 :: CPU_MASK_CLEAR :: reserved0 [31:29] */
#define BCHP_ODS_INTR_0_CPU_MASK_CLEAR_reserved0_MASK              0xe0000000
#define BCHP_ODS_INTR_0_CPU_MASK_CLEAR_reserved0_SHIFT             29

/* ODS_INTR_0 :: CPU_MASK_CLEAR :: FFT_ANALYZER_DONE_INTR [28:28] */
#define BCHP_ODS_INTR_0_CPU_MASK_CLEAR_FFT_ANALYZER_DONE_INTR_MASK 0x10000000
#define BCHP_ODS_INTR_0_CPU_MASK_CLEAR_FFT_ANALYZER_DONE_INTR_SHIFT 28
#define BCHP_ODS_INTR_0_CPU_MASK_CLEAR_FFT_ANALYZER_DONE_INTR_DEFAULT 0x00000001

/* ODS_INTR_0 :: CPU_MASK_CLEAR :: TS_PKT_CNT_INTR [27:27] */
#define BCHP_ODS_INTR_0_CPU_MASK_CLEAR_TS_PKT_CNT_INTR_MASK        0x08000000
#define BCHP_ODS_INTR_0_CPU_MASK_CLEAR_TS_PKT_CNT_INTR_SHIFT       27
#define BCHP_ODS_INTR_0_CPU_MASK_CLEAR_TS_PKT_CNT_INTR_DEFAULT     0x00000001

/* ODS_INTR_0 :: CPU_MASK_CLEAR :: AC1_DEC_DONE_INTR [26:26] */
#define BCHP_ODS_INTR_0_CPU_MASK_CLEAR_AC1_DEC_DONE_INTR_MASK      0x04000000
#define BCHP_ODS_INTR_0_CPU_MASK_CLEAR_AC1_DEC_DONE_INTR_SHIFT     26
#define BCHP_ODS_INTR_0_CPU_MASK_CLEAR_AC1_DEC_DONE_INTR_DEFAULT   0x00000001

/* ODS_INTR_0 :: CPU_MASK_CLEAR :: TPS_TMCC_CHANGE_INTR [25:25] */
#define BCHP_ODS_INTR_0_CPU_MASK_CLEAR_TPS_TMCC_CHANGE_INTR_MASK   0x02000000
#define BCHP_ODS_INTR_0_CPU_MASK_CLEAR_TPS_TMCC_CHANGE_INTR_SHIFT  25
#define BCHP_ODS_INTR_0_CPU_MASK_CLEAR_TPS_TMCC_CHANGE_INTR_DEFAULT 0x00000001

/* ODS_INTR_0 :: CPU_MASK_CLEAR :: TPS_TMCC_SYNC_LOSS_INTR [24:24] */
#define BCHP_ODS_INTR_0_CPU_MASK_CLEAR_TPS_TMCC_SYNC_LOSS_INTR_MASK 0x01000000
#define BCHP_ODS_INTR_0_CPU_MASK_CLEAR_TPS_TMCC_SYNC_LOSS_INTR_SHIFT 24
#define BCHP_ODS_INTR_0_CPU_MASK_CLEAR_TPS_TMCC_SYNC_LOSS_INTR_DEFAULT 0x00000001

/* ODS_INTR_0 :: CPU_MASK_CLEAR :: TPS_TMCC_SYNC_INTR [23:23] */
#define BCHP_ODS_INTR_0_CPU_MASK_CLEAR_TPS_TMCC_SYNC_INTR_MASK     0x00800000
#define BCHP_ODS_INTR_0_CPU_MASK_CLEAR_TPS_TMCC_SYNC_INTR_SHIFT    23
#define BCHP_ODS_INTR_0_CPU_MASK_CLEAR_TPS_TMCC_SYNC_INTR_DEFAULT  0x00000001

/* ODS_INTR_0 :: CPU_MASK_CLEAR :: INBAND1_DEC_DONE_INTR [22:22] */
#define BCHP_ODS_INTR_0_CPU_MASK_CLEAR_INBAND1_DEC_DONE_INTR_MASK  0x00400000
#define BCHP_ODS_INTR_0_CPU_MASK_CLEAR_INBAND1_DEC_DONE_INTR_SHIFT 22
#define BCHP_ODS_INTR_0_CPU_MASK_CLEAR_INBAND1_DEC_DONE_INTR_DEFAULT 0x00000001

/* ODS_INTR_0 :: CPU_MASK_CLEAR :: INBAND0_DEC_DONE_INTR [21:21] */
#define BCHP_ODS_INTR_0_CPU_MASK_CLEAR_INBAND0_DEC_DONE_INTR_MASK  0x00200000
#define BCHP_ODS_INTR_0_CPU_MASK_CLEAR_INBAND0_DEC_DONE_INTR_SHIFT 21
#define BCHP_ODS_INTR_0_CPU_MASK_CLEAR_INBAND0_DEC_DONE_INTR_DEFAULT 0x00000001

/* ODS_INTR_0 :: CPU_MASK_CLEAR :: L1_POST_DEC_DONE_INTR [20:20] */
#define BCHP_ODS_INTR_0_CPU_MASK_CLEAR_L1_POST_DEC_DONE_INTR_MASK  0x00100000
#define BCHP_ODS_INTR_0_CPU_MASK_CLEAR_L1_POST_DEC_DONE_INTR_SHIFT 20
#define BCHP_ODS_INTR_0_CPU_MASK_CLEAR_L1_POST_DEC_DONE_INTR_DEFAULT 0x00000001

/* ODS_INTR_0 :: CPU_MASK_CLEAR :: L1_PRE_DEC_DONE_INTR [19:19] */
#define BCHP_ODS_INTR_0_CPU_MASK_CLEAR_L1_PRE_DEC_DONE_INTR_MASK   0x00080000
#define BCHP_ODS_INTR_0_CPU_MASK_CLEAR_L1_PRE_DEC_DONE_INTR_SHIFT  19
#define BCHP_ODS_INTR_0_CPU_MASK_CLEAR_L1_PRE_DEC_DONE_INTR_DEFAULT 0x00000001

/* ODS_INTR_0 :: CPU_MASK_CLEAR :: DFRM_OFLOW_INTR [18:18] */
#define BCHP_ODS_INTR_0_CPU_MASK_CLEAR_DFRM_OFLOW_INTR_MASK        0x00040000
#define BCHP_ODS_INTR_0_CPU_MASK_CLEAR_DFRM_OFLOW_INTR_SHIFT       18
#define BCHP_ODS_INTR_0_CPU_MASK_CLEAR_DFRM_OFLOW_INTR_DEFAULT     0x00000001

/* ODS_INTR_0 :: CPU_MASK_CLEAR :: OFDM_FRAME_START_INTR [17:17] */
#define BCHP_ODS_INTR_0_CPU_MASK_CLEAR_OFDM_FRAME_START_INTR_MASK  0x00020000
#define BCHP_ODS_INTR_0_CPU_MASK_CLEAR_OFDM_FRAME_START_INTR_SHIFT 17
#define BCHP_ODS_INTR_0_CPU_MASK_CLEAR_OFDM_FRAME_START_INTR_DEFAULT 0x00000001

/* ODS_INTR_0 :: CPU_MASK_CLEAR :: OFDM_FRAME_END_INTR [16:16] */
#define BCHP_ODS_INTR_0_CPU_MASK_CLEAR_OFDM_FRAME_END_INTR_MASK    0x00010000
#define BCHP_ODS_INTR_0_CPU_MASK_CLEAR_OFDM_FRAME_END_INTR_SHIFT   16
#define BCHP_ODS_INTR_0_CPU_MASK_CLEAR_OFDM_FRAME_END_INTR_DEFAULT 0x00000001

/* ODS_INTR_0 :: CPU_MASK_CLEAR :: TI_EST_VALID_INTR [15:15] */
#define BCHP_ODS_INTR_0_CPU_MASK_CLEAR_TI_EST_VALID_INTR_MASK      0x00008000
#define BCHP_ODS_INTR_0_CPU_MASK_CLEAR_TI_EST_VALID_INTR_SHIFT     15
#define BCHP_ODS_INTR_0_CPU_MASK_CLEAR_TI_EST_VALID_INTR_DEFAULT   0x00000001

/* ODS_INTR_0 :: CPU_MASK_CLEAR :: SP_SYNC_LOSS_INTR [14:14] */
#define BCHP_ODS_INTR_0_CPU_MASK_CLEAR_SP_SYNC_LOSS_INTR_MASK      0x00004000
#define BCHP_ODS_INTR_0_CPU_MASK_CLEAR_SP_SYNC_LOSS_INTR_SHIFT     14
#define BCHP_ODS_INTR_0_CPU_MASK_CLEAR_SP_SYNC_LOSS_INTR_DEFAULT   0x00000001

/* ODS_INTR_0 :: CPU_MASK_CLEAR :: SP_SYNC_INTR [13:13] */
#define BCHP_ODS_INTR_0_CPU_MASK_CLEAR_SP_SYNC_INTR_MASK           0x00002000
#define BCHP_ODS_INTR_0_CPU_MASK_CLEAR_SP_SYNC_INTR_SHIFT          13
#define BCHP_ODS_INTR_0_CPU_MASK_CLEAR_SP_SYNC_INTR_DEFAULT        0x00000001

/* ODS_INTR_0 :: CPU_MASK_CLEAR :: PP_TRK_DONE_INTR [12:12] */
#define BCHP_ODS_INTR_0_CPU_MASK_CLEAR_PP_TRK_DONE_INTR_MASK       0x00001000
#define BCHP_ODS_INTR_0_CPU_MASK_CLEAR_PP_TRK_DONE_INTR_SHIFT      12
#define BCHP_ODS_INTR_0_CPU_MASK_CLEAR_PP_TRK_DONE_INTR_DEFAULT    0x00000001

/* ODS_INTR_0 :: CPU_MASK_CLEAR :: PP_ACQ_DONE_INTR [11:11] */
#define BCHP_ODS_INTR_0_CPU_MASK_CLEAR_PP_ACQ_DONE_INTR_MASK       0x00000800
#define BCHP_ODS_INTR_0_CPU_MASK_CLEAR_PP_ACQ_DONE_INTR_SHIFT      11
#define BCHP_ODS_INTR_0_CPU_MASK_CLEAR_PP_ACQ_DONE_INTR_DEFAULT    0x00000001

/* ODS_INTR_0 :: CPU_MASK_CLEAR :: PP_ACQ_SYM_DONE_INTR [10:10] */
#define BCHP_ODS_INTR_0_CPU_MASK_CLEAR_PP_ACQ_SYM_DONE_INTR_MASK   0x00000400
#define BCHP_ODS_INTR_0_CPU_MASK_CLEAR_PP_ACQ_SYM_DONE_INTR_SHIFT  10
#define BCHP_ODS_INTR_0_CPU_MASK_CLEAR_PP_ACQ_SYM_DONE_INTR_DEFAULT 0x00000001

/* ODS_INTR_0 :: CPU_MASK_CLEAR :: GI_TRIGGER_DONE_INTR [09:09] */
#define BCHP_ODS_INTR_0_CPU_MASK_CLEAR_GI_TRIGGER_DONE_INTR_MASK   0x00000200
#define BCHP_ODS_INTR_0_CPU_MASK_CLEAR_GI_TRIGGER_DONE_INTR_SHIFT  9
#define BCHP_ODS_INTR_0_CPU_MASK_CLEAR_GI_TRIGGER_DONE_INTR_DEFAULT 0x00000001

/* ODS_INTR_0 :: CPU_MASK_CLEAR :: GI_SEARCH_DONE_INTR [08:08] */
#define BCHP_ODS_INTR_0_CPU_MASK_CLEAR_GI_SEARCH_DONE_INTR_MASK    0x00000100
#define BCHP_ODS_INTR_0_CPU_MASK_CLEAR_GI_SEARCH_DONE_INTR_SHIFT   8
#define BCHP_ODS_INTR_0_CPU_MASK_CLEAR_GI_SEARCH_DONE_INTR_DEFAULT 0x00000001

/* ODS_INTR_0 :: CPU_MASK_CLEAR :: P1_DEC_FEF_INTR [07:07] */
#define BCHP_ODS_INTR_0_CPU_MASK_CLEAR_P1_DEC_FEF_INTR_MASK        0x00000080
#define BCHP_ODS_INTR_0_CPU_MASK_CLEAR_P1_DEC_FEF_INTR_SHIFT       7
#define BCHP_ODS_INTR_0_CPU_MASK_CLEAR_P1_DEC_FEF_INTR_DEFAULT     0x00000001

/* ODS_INTR_0 :: CPU_MASK_CLEAR :: P1_DEC_VALID_INTR [06:06] */
#define BCHP_ODS_INTR_0_CPU_MASK_CLEAR_P1_DEC_VALID_INTR_MASK      0x00000040
#define BCHP_ODS_INTR_0_CPU_MASK_CLEAR_P1_DEC_VALID_INTR_SHIFT     6
#define BCHP_ODS_INTR_0_CPU_MASK_CLEAR_P1_DEC_VALID_INTR_DEFAULT   0x00000001

/* ODS_INTR_0 :: CPU_MASK_CLEAR :: P1_VAL_VALID_INTR [05:05] */
#define BCHP_ODS_INTR_0_CPU_MASK_CLEAR_P1_VAL_VALID_INTR_MASK      0x00000020
#define BCHP_ODS_INTR_0_CPU_MASK_CLEAR_P1_VAL_VALID_INTR_SHIFT     5
#define BCHP_ODS_INTR_0_CPU_MASK_CLEAR_P1_VAL_VALID_INTR_DEFAULT   0x00000001

/* ODS_INTR_0 :: CPU_MASK_CLEAR :: P1_DET_VALID_INTR [04:04] */
#define BCHP_ODS_INTR_0_CPU_MASK_CLEAR_P1_DET_VALID_INTR_MASK      0x00000010
#define BCHP_ODS_INTR_0_CPU_MASK_CLEAR_P1_DET_VALID_INTR_SHIFT     4
#define BCHP_ODS_INTR_0_CPU_MASK_CLEAR_P1_DET_VALID_INTR_DEFAULT   0x00000001

/* ODS_INTR_0 :: CPU_MASK_CLEAR :: FBCNT1_INTR [03:03] */
#define BCHP_ODS_INTR_0_CPU_MASK_CLEAR_FBCNT1_INTR_MASK            0x00000008
#define BCHP_ODS_INTR_0_CPU_MASK_CLEAR_FBCNT1_INTR_SHIFT           3
#define BCHP_ODS_INTR_0_CPU_MASK_CLEAR_FBCNT1_INTR_DEFAULT         0x00000001

/* ODS_INTR_0 :: CPU_MASK_CLEAR :: FBCNT0_INTR [02:02] */
#define BCHP_ODS_INTR_0_CPU_MASK_CLEAR_FBCNT0_INTR_MASK            0x00000004
#define BCHP_ODS_INTR_0_CPU_MASK_CLEAR_FBCNT0_INTR_SHIFT           2
#define BCHP_ODS_INTR_0_CPU_MASK_CLEAR_FBCNT0_INTR_DEFAULT         0x00000001

/* ODS_INTR_0 :: CPU_MASK_CLEAR :: FSCNT1_INTR [01:01] */
#define BCHP_ODS_INTR_0_CPU_MASK_CLEAR_FSCNT1_INTR_MASK            0x00000002
#define BCHP_ODS_INTR_0_CPU_MASK_CLEAR_FSCNT1_INTR_SHIFT           1
#define BCHP_ODS_INTR_0_CPU_MASK_CLEAR_FSCNT1_INTR_DEFAULT         0x00000001

/* ODS_INTR_0 :: CPU_MASK_CLEAR :: FSCNT0_INTR [00:00] */
#define BCHP_ODS_INTR_0_CPU_MASK_CLEAR_FSCNT0_INTR_MASK            0x00000001
#define BCHP_ODS_INTR_0_CPU_MASK_CLEAR_FSCNT0_INTR_SHIFT           0
#define BCHP_ODS_INTR_0_CPU_MASK_CLEAR_FSCNT0_INTR_DEFAULT         0x00000001

/***************************************************************************
 *PCI_STATUS - PCI interrupt Status Register
 ***************************************************************************/
/* ODS_INTR_0 :: PCI_STATUS :: reserved0 [31:29] */
#define BCHP_ODS_INTR_0_PCI_STATUS_reserved0_MASK                  0xe0000000
#define BCHP_ODS_INTR_0_PCI_STATUS_reserved0_SHIFT                 29

/* ODS_INTR_0 :: PCI_STATUS :: FFT_ANALYZER_DONE_INTR [28:28] */
#define BCHP_ODS_INTR_0_PCI_STATUS_FFT_ANALYZER_DONE_INTR_MASK     0x10000000
#define BCHP_ODS_INTR_0_PCI_STATUS_FFT_ANALYZER_DONE_INTR_SHIFT    28
#define BCHP_ODS_INTR_0_PCI_STATUS_FFT_ANALYZER_DONE_INTR_DEFAULT  0x00000000

/* ODS_INTR_0 :: PCI_STATUS :: TS_PKT_CNT_INTR [27:27] */
#define BCHP_ODS_INTR_0_PCI_STATUS_TS_PKT_CNT_INTR_MASK            0x08000000
#define BCHP_ODS_INTR_0_PCI_STATUS_TS_PKT_CNT_INTR_SHIFT           27
#define BCHP_ODS_INTR_0_PCI_STATUS_TS_PKT_CNT_INTR_DEFAULT         0x00000000

/* ODS_INTR_0 :: PCI_STATUS :: AC1_DEC_DONE_INTR [26:26] */
#define BCHP_ODS_INTR_0_PCI_STATUS_AC1_DEC_DONE_INTR_MASK          0x04000000
#define BCHP_ODS_INTR_0_PCI_STATUS_AC1_DEC_DONE_INTR_SHIFT         26
#define BCHP_ODS_INTR_0_PCI_STATUS_AC1_DEC_DONE_INTR_DEFAULT       0x00000000

/* ODS_INTR_0 :: PCI_STATUS :: TPS_TMCC_CHANGE_INTR [25:25] */
#define BCHP_ODS_INTR_0_PCI_STATUS_TPS_TMCC_CHANGE_INTR_MASK       0x02000000
#define BCHP_ODS_INTR_0_PCI_STATUS_TPS_TMCC_CHANGE_INTR_SHIFT      25
#define BCHP_ODS_INTR_0_PCI_STATUS_TPS_TMCC_CHANGE_INTR_DEFAULT    0x00000000

/* ODS_INTR_0 :: PCI_STATUS :: TPS_TMCC_SYNC_LOSS_INTR [24:24] */
#define BCHP_ODS_INTR_0_PCI_STATUS_TPS_TMCC_SYNC_LOSS_INTR_MASK    0x01000000
#define BCHP_ODS_INTR_0_PCI_STATUS_TPS_TMCC_SYNC_LOSS_INTR_SHIFT   24
#define BCHP_ODS_INTR_0_PCI_STATUS_TPS_TMCC_SYNC_LOSS_INTR_DEFAULT 0x00000000

/* ODS_INTR_0 :: PCI_STATUS :: TPS_TMCC_SYNC_INTR [23:23] */
#define BCHP_ODS_INTR_0_PCI_STATUS_TPS_TMCC_SYNC_INTR_MASK         0x00800000
#define BCHP_ODS_INTR_0_PCI_STATUS_TPS_TMCC_SYNC_INTR_SHIFT        23
#define BCHP_ODS_INTR_0_PCI_STATUS_TPS_TMCC_SYNC_INTR_DEFAULT      0x00000000

/* ODS_INTR_0 :: PCI_STATUS :: INBAND1_DEC_DONE_INTR [22:22] */
#define BCHP_ODS_INTR_0_PCI_STATUS_INBAND1_DEC_DONE_INTR_MASK      0x00400000
#define BCHP_ODS_INTR_0_PCI_STATUS_INBAND1_DEC_DONE_INTR_SHIFT     22
#define BCHP_ODS_INTR_0_PCI_STATUS_INBAND1_DEC_DONE_INTR_DEFAULT   0x00000000

/* ODS_INTR_0 :: PCI_STATUS :: INBAND0_DEC_DONE_INTR [21:21] */
#define BCHP_ODS_INTR_0_PCI_STATUS_INBAND0_DEC_DONE_INTR_MASK      0x00200000
#define BCHP_ODS_INTR_0_PCI_STATUS_INBAND0_DEC_DONE_INTR_SHIFT     21
#define BCHP_ODS_INTR_0_PCI_STATUS_INBAND0_DEC_DONE_INTR_DEFAULT   0x00000000

/* ODS_INTR_0 :: PCI_STATUS :: L1_POST_DEC_DONE_INTR [20:20] */
#define BCHP_ODS_INTR_0_PCI_STATUS_L1_POST_DEC_DONE_INTR_MASK      0x00100000
#define BCHP_ODS_INTR_0_PCI_STATUS_L1_POST_DEC_DONE_INTR_SHIFT     20
#define BCHP_ODS_INTR_0_PCI_STATUS_L1_POST_DEC_DONE_INTR_DEFAULT   0x00000000

/* ODS_INTR_0 :: PCI_STATUS :: L1_PRE_DEC_DONE_INTR [19:19] */
#define BCHP_ODS_INTR_0_PCI_STATUS_L1_PRE_DEC_DONE_INTR_MASK       0x00080000
#define BCHP_ODS_INTR_0_PCI_STATUS_L1_PRE_DEC_DONE_INTR_SHIFT      19
#define BCHP_ODS_INTR_0_PCI_STATUS_L1_PRE_DEC_DONE_INTR_DEFAULT    0x00000000

/* ODS_INTR_0 :: PCI_STATUS :: DFRM_OFLOW_INTR [18:18] */
#define BCHP_ODS_INTR_0_PCI_STATUS_DFRM_OFLOW_INTR_MASK            0x00040000
#define BCHP_ODS_INTR_0_PCI_STATUS_DFRM_OFLOW_INTR_SHIFT           18
#define BCHP_ODS_INTR_0_PCI_STATUS_DFRM_OFLOW_INTR_DEFAULT         0x00000000

/* ODS_INTR_0 :: PCI_STATUS :: OFDM_FRAME_START_INTR [17:17] */
#define BCHP_ODS_INTR_0_PCI_STATUS_OFDM_FRAME_START_INTR_MASK      0x00020000
#define BCHP_ODS_INTR_0_PCI_STATUS_OFDM_FRAME_START_INTR_SHIFT     17
#define BCHP_ODS_INTR_0_PCI_STATUS_OFDM_FRAME_START_INTR_DEFAULT   0x00000000

/* ODS_INTR_0 :: PCI_STATUS :: OFDM_FRAME_END_INTR [16:16] */
#define BCHP_ODS_INTR_0_PCI_STATUS_OFDM_FRAME_END_INTR_MASK        0x00010000
#define BCHP_ODS_INTR_0_PCI_STATUS_OFDM_FRAME_END_INTR_SHIFT       16
#define BCHP_ODS_INTR_0_PCI_STATUS_OFDM_FRAME_END_INTR_DEFAULT     0x00000000

/* ODS_INTR_0 :: PCI_STATUS :: TI_EST_VALID_INTR [15:15] */
#define BCHP_ODS_INTR_0_PCI_STATUS_TI_EST_VALID_INTR_MASK          0x00008000
#define BCHP_ODS_INTR_0_PCI_STATUS_TI_EST_VALID_INTR_SHIFT         15
#define BCHP_ODS_INTR_0_PCI_STATUS_TI_EST_VALID_INTR_DEFAULT       0x00000000

/* ODS_INTR_0 :: PCI_STATUS :: SP_SYNC_LOSS_INTR [14:14] */
#define BCHP_ODS_INTR_0_PCI_STATUS_SP_SYNC_LOSS_INTR_MASK          0x00004000
#define BCHP_ODS_INTR_0_PCI_STATUS_SP_SYNC_LOSS_INTR_SHIFT         14
#define BCHP_ODS_INTR_0_PCI_STATUS_SP_SYNC_LOSS_INTR_DEFAULT       0x00000000

/* ODS_INTR_0 :: PCI_STATUS :: SP_SYNC_INTR [13:13] */
#define BCHP_ODS_INTR_0_PCI_STATUS_SP_SYNC_INTR_MASK               0x00002000
#define BCHP_ODS_INTR_0_PCI_STATUS_SP_SYNC_INTR_SHIFT              13
#define BCHP_ODS_INTR_0_PCI_STATUS_SP_SYNC_INTR_DEFAULT            0x00000000

/* ODS_INTR_0 :: PCI_STATUS :: PP_TRK_DONE_INTR [12:12] */
#define BCHP_ODS_INTR_0_PCI_STATUS_PP_TRK_DONE_INTR_MASK           0x00001000
#define BCHP_ODS_INTR_0_PCI_STATUS_PP_TRK_DONE_INTR_SHIFT          12
#define BCHP_ODS_INTR_0_PCI_STATUS_PP_TRK_DONE_INTR_DEFAULT        0x00000000

/* ODS_INTR_0 :: PCI_STATUS :: PP_ACQ_DONE_INTR [11:11] */
#define BCHP_ODS_INTR_0_PCI_STATUS_PP_ACQ_DONE_INTR_MASK           0x00000800
#define BCHP_ODS_INTR_0_PCI_STATUS_PP_ACQ_DONE_INTR_SHIFT          11
#define BCHP_ODS_INTR_0_PCI_STATUS_PP_ACQ_DONE_INTR_DEFAULT        0x00000000

/* ODS_INTR_0 :: PCI_STATUS :: PP_ACQ_SYM_DONE_INTR [10:10] */
#define BCHP_ODS_INTR_0_PCI_STATUS_PP_ACQ_SYM_DONE_INTR_MASK       0x00000400
#define BCHP_ODS_INTR_0_PCI_STATUS_PP_ACQ_SYM_DONE_INTR_SHIFT      10
#define BCHP_ODS_INTR_0_PCI_STATUS_PP_ACQ_SYM_DONE_INTR_DEFAULT    0x00000000

/* ODS_INTR_0 :: PCI_STATUS :: GI_TRIGGER_DONE_INTR [09:09] */
#define BCHP_ODS_INTR_0_PCI_STATUS_GI_TRIGGER_DONE_INTR_MASK       0x00000200
#define BCHP_ODS_INTR_0_PCI_STATUS_GI_TRIGGER_DONE_INTR_SHIFT      9
#define BCHP_ODS_INTR_0_PCI_STATUS_GI_TRIGGER_DONE_INTR_DEFAULT    0x00000000

/* ODS_INTR_0 :: PCI_STATUS :: GI_SEARCH_DONE_INTR [08:08] */
#define BCHP_ODS_INTR_0_PCI_STATUS_GI_SEARCH_DONE_INTR_MASK        0x00000100
#define BCHP_ODS_INTR_0_PCI_STATUS_GI_SEARCH_DONE_INTR_SHIFT       8
#define BCHP_ODS_INTR_0_PCI_STATUS_GI_SEARCH_DONE_INTR_DEFAULT     0x00000000

/* ODS_INTR_0 :: PCI_STATUS :: P1_DEC_FEF_INTR [07:07] */
#define BCHP_ODS_INTR_0_PCI_STATUS_P1_DEC_FEF_INTR_MASK            0x00000080
#define BCHP_ODS_INTR_0_PCI_STATUS_P1_DEC_FEF_INTR_SHIFT           7
#define BCHP_ODS_INTR_0_PCI_STATUS_P1_DEC_FEF_INTR_DEFAULT         0x00000000

/* ODS_INTR_0 :: PCI_STATUS :: P1_DEC_VALID_INTR [06:06] */
#define BCHP_ODS_INTR_0_PCI_STATUS_P1_DEC_VALID_INTR_MASK          0x00000040
#define BCHP_ODS_INTR_0_PCI_STATUS_P1_DEC_VALID_INTR_SHIFT         6
#define BCHP_ODS_INTR_0_PCI_STATUS_P1_DEC_VALID_INTR_DEFAULT       0x00000000

/* ODS_INTR_0 :: PCI_STATUS :: P1_VAL_VALID_INTR [05:05] */
#define BCHP_ODS_INTR_0_PCI_STATUS_P1_VAL_VALID_INTR_MASK          0x00000020
#define BCHP_ODS_INTR_0_PCI_STATUS_P1_VAL_VALID_INTR_SHIFT         5
#define BCHP_ODS_INTR_0_PCI_STATUS_P1_VAL_VALID_INTR_DEFAULT       0x00000000

/* ODS_INTR_0 :: PCI_STATUS :: P1_DET_VALID_INTR [04:04] */
#define BCHP_ODS_INTR_0_PCI_STATUS_P1_DET_VALID_INTR_MASK          0x00000010
#define BCHP_ODS_INTR_0_PCI_STATUS_P1_DET_VALID_INTR_SHIFT         4
#define BCHP_ODS_INTR_0_PCI_STATUS_P1_DET_VALID_INTR_DEFAULT       0x00000000

/* ODS_INTR_0 :: PCI_STATUS :: FBCNT1_INTR [03:03] */
#define BCHP_ODS_INTR_0_PCI_STATUS_FBCNT1_INTR_MASK                0x00000008
#define BCHP_ODS_INTR_0_PCI_STATUS_FBCNT1_INTR_SHIFT               3
#define BCHP_ODS_INTR_0_PCI_STATUS_FBCNT1_INTR_DEFAULT             0x00000001

/* ODS_INTR_0 :: PCI_STATUS :: FBCNT0_INTR [02:02] */
#define BCHP_ODS_INTR_0_PCI_STATUS_FBCNT0_INTR_MASK                0x00000004
#define BCHP_ODS_INTR_0_PCI_STATUS_FBCNT0_INTR_SHIFT               2
#define BCHP_ODS_INTR_0_PCI_STATUS_FBCNT0_INTR_DEFAULT             0x00000001

/* ODS_INTR_0 :: PCI_STATUS :: FSCNT1_INTR [01:01] */
#define BCHP_ODS_INTR_0_PCI_STATUS_FSCNT1_INTR_MASK                0x00000002
#define BCHP_ODS_INTR_0_PCI_STATUS_FSCNT1_INTR_SHIFT               1
#define BCHP_ODS_INTR_0_PCI_STATUS_FSCNT1_INTR_DEFAULT             0x00000001

/* ODS_INTR_0 :: PCI_STATUS :: FSCNT0_INTR [00:00] */
#define BCHP_ODS_INTR_0_PCI_STATUS_FSCNT0_INTR_MASK                0x00000001
#define BCHP_ODS_INTR_0_PCI_STATUS_FSCNT0_INTR_SHIFT               0
#define BCHP_ODS_INTR_0_PCI_STATUS_FSCNT0_INTR_DEFAULT             0x00000001

/***************************************************************************
 *PCI_SET - PCI interrupt Set Register
 ***************************************************************************/
/* ODS_INTR_0 :: PCI_SET :: reserved0 [31:29] */
#define BCHP_ODS_INTR_0_PCI_SET_reserved0_MASK                     0xe0000000
#define BCHP_ODS_INTR_0_PCI_SET_reserved0_SHIFT                    29

/* ODS_INTR_0 :: PCI_SET :: FFT_ANALYZER_DONE_INTR [28:28] */
#define BCHP_ODS_INTR_0_PCI_SET_FFT_ANALYZER_DONE_INTR_MASK        0x10000000
#define BCHP_ODS_INTR_0_PCI_SET_FFT_ANALYZER_DONE_INTR_SHIFT       28
#define BCHP_ODS_INTR_0_PCI_SET_FFT_ANALYZER_DONE_INTR_DEFAULT     0x00000000

/* ODS_INTR_0 :: PCI_SET :: TS_PKT_CNT_INTR [27:27] */
#define BCHP_ODS_INTR_0_PCI_SET_TS_PKT_CNT_INTR_MASK               0x08000000
#define BCHP_ODS_INTR_0_PCI_SET_TS_PKT_CNT_INTR_SHIFT              27
#define BCHP_ODS_INTR_0_PCI_SET_TS_PKT_CNT_INTR_DEFAULT            0x00000000

/* ODS_INTR_0 :: PCI_SET :: AC1_DEC_DONE_INTR [26:26] */
#define BCHP_ODS_INTR_0_PCI_SET_AC1_DEC_DONE_INTR_MASK             0x04000000
#define BCHP_ODS_INTR_0_PCI_SET_AC1_DEC_DONE_INTR_SHIFT            26
#define BCHP_ODS_INTR_0_PCI_SET_AC1_DEC_DONE_INTR_DEFAULT          0x00000000

/* ODS_INTR_0 :: PCI_SET :: TPS_TMCC_CHANGE_INTR [25:25] */
#define BCHP_ODS_INTR_0_PCI_SET_TPS_TMCC_CHANGE_INTR_MASK          0x02000000
#define BCHP_ODS_INTR_0_PCI_SET_TPS_TMCC_CHANGE_INTR_SHIFT         25
#define BCHP_ODS_INTR_0_PCI_SET_TPS_TMCC_CHANGE_INTR_DEFAULT       0x00000000

/* ODS_INTR_0 :: PCI_SET :: TPS_TMCC_SYNC_LOSS_INTR [24:24] */
#define BCHP_ODS_INTR_0_PCI_SET_TPS_TMCC_SYNC_LOSS_INTR_MASK       0x01000000
#define BCHP_ODS_INTR_0_PCI_SET_TPS_TMCC_SYNC_LOSS_INTR_SHIFT      24
#define BCHP_ODS_INTR_0_PCI_SET_TPS_TMCC_SYNC_LOSS_INTR_DEFAULT    0x00000000

/* ODS_INTR_0 :: PCI_SET :: TPS_TMCC_SYNC_INTR [23:23] */
#define BCHP_ODS_INTR_0_PCI_SET_TPS_TMCC_SYNC_INTR_MASK            0x00800000
#define BCHP_ODS_INTR_0_PCI_SET_TPS_TMCC_SYNC_INTR_SHIFT           23
#define BCHP_ODS_INTR_0_PCI_SET_TPS_TMCC_SYNC_INTR_DEFAULT         0x00000000

/* ODS_INTR_0 :: PCI_SET :: INBAND1_DEC_DONE_INTR [22:22] */
#define BCHP_ODS_INTR_0_PCI_SET_INBAND1_DEC_DONE_INTR_MASK         0x00400000
#define BCHP_ODS_INTR_0_PCI_SET_INBAND1_DEC_DONE_INTR_SHIFT        22
#define BCHP_ODS_INTR_0_PCI_SET_INBAND1_DEC_DONE_INTR_DEFAULT      0x00000000

/* ODS_INTR_0 :: PCI_SET :: INBAND0_DEC_DONE_INTR [21:21] */
#define BCHP_ODS_INTR_0_PCI_SET_INBAND0_DEC_DONE_INTR_MASK         0x00200000
#define BCHP_ODS_INTR_0_PCI_SET_INBAND0_DEC_DONE_INTR_SHIFT        21
#define BCHP_ODS_INTR_0_PCI_SET_INBAND0_DEC_DONE_INTR_DEFAULT      0x00000000

/* ODS_INTR_0 :: PCI_SET :: L1_POST_DEC_DONE_INTR [20:20] */
#define BCHP_ODS_INTR_0_PCI_SET_L1_POST_DEC_DONE_INTR_MASK         0x00100000
#define BCHP_ODS_INTR_0_PCI_SET_L1_POST_DEC_DONE_INTR_SHIFT        20
#define BCHP_ODS_INTR_0_PCI_SET_L1_POST_DEC_DONE_INTR_DEFAULT      0x00000000

/* ODS_INTR_0 :: PCI_SET :: L1_PRE_DEC_DONE_INTR [19:19] */
#define BCHP_ODS_INTR_0_PCI_SET_L1_PRE_DEC_DONE_INTR_MASK          0x00080000
#define BCHP_ODS_INTR_0_PCI_SET_L1_PRE_DEC_DONE_INTR_SHIFT         19
#define BCHP_ODS_INTR_0_PCI_SET_L1_PRE_DEC_DONE_INTR_DEFAULT       0x00000000

/* ODS_INTR_0 :: PCI_SET :: DFRM_OFLOW_INTR [18:18] */
#define BCHP_ODS_INTR_0_PCI_SET_DFRM_OFLOW_INTR_MASK               0x00040000
#define BCHP_ODS_INTR_0_PCI_SET_DFRM_OFLOW_INTR_SHIFT              18
#define BCHP_ODS_INTR_0_PCI_SET_DFRM_OFLOW_INTR_DEFAULT            0x00000000

/* ODS_INTR_0 :: PCI_SET :: OFDM_FRAME_START_INTR [17:17] */
#define BCHP_ODS_INTR_0_PCI_SET_OFDM_FRAME_START_INTR_MASK         0x00020000
#define BCHP_ODS_INTR_0_PCI_SET_OFDM_FRAME_START_INTR_SHIFT        17
#define BCHP_ODS_INTR_0_PCI_SET_OFDM_FRAME_START_INTR_DEFAULT      0x00000000

/* ODS_INTR_0 :: PCI_SET :: OFDM_FRAME_END_INTR [16:16] */
#define BCHP_ODS_INTR_0_PCI_SET_OFDM_FRAME_END_INTR_MASK           0x00010000
#define BCHP_ODS_INTR_0_PCI_SET_OFDM_FRAME_END_INTR_SHIFT          16
#define BCHP_ODS_INTR_0_PCI_SET_OFDM_FRAME_END_INTR_DEFAULT        0x00000000

/* ODS_INTR_0 :: PCI_SET :: TI_EST_VALID_INTR [15:15] */
#define BCHP_ODS_INTR_0_PCI_SET_TI_EST_VALID_INTR_MASK             0x00008000
#define BCHP_ODS_INTR_0_PCI_SET_TI_EST_VALID_INTR_SHIFT            15
#define BCHP_ODS_INTR_0_PCI_SET_TI_EST_VALID_INTR_DEFAULT          0x00000000

/* ODS_INTR_0 :: PCI_SET :: SP_SYNC_LOSS_INTR [14:14] */
#define BCHP_ODS_INTR_0_PCI_SET_SP_SYNC_LOSS_INTR_MASK             0x00004000
#define BCHP_ODS_INTR_0_PCI_SET_SP_SYNC_LOSS_INTR_SHIFT            14
#define BCHP_ODS_INTR_0_PCI_SET_SP_SYNC_LOSS_INTR_DEFAULT          0x00000000

/* ODS_INTR_0 :: PCI_SET :: SP_SYNC_INTR [13:13] */
#define BCHP_ODS_INTR_0_PCI_SET_SP_SYNC_INTR_MASK                  0x00002000
#define BCHP_ODS_INTR_0_PCI_SET_SP_SYNC_INTR_SHIFT                 13
#define BCHP_ODS_INTR_0_PCI_SET_SP_SYNC_INTR_DEFAULT               0x00000000

/* ODS_INTR_0 :: PCI_SET :: PP_TRK_DONE_INTR [12:12] */
#define BCHP_ODS_INTR_0_PCI_SET_PP_TRK_DONE_INTR_MASK              0x00001000
#define BCHP_ODS_INTR_0_PCI_SET_PP_TRK_DONE_INTR_SHIFT             12
#define BCHP_ODS_INTR_0_PCI_SET_PP_TRK_DONE_INTR_DEFAULT           0x00000000

/* ODS_INTR_0 :: PCI_SET :: PP_ACQ_DONE_INTR [11:11] */
#define BCHP_ODS_INTR_0_PCI_SET_PP_ACQ_DONE_INTR_MASK              0x00000800
#define BCHP_ODS_INTR_0_PCI_SET_PP_ACQ_DONE_INTR_SHIFT             11
#define BCHP_ODS_INTR_0_PCI_SET_PP_ACQ_DONE_INTR_DEFAULT           0x00000000

/* ODS_INTR_0 :: PCI_SET :: PP_ACQ_SYM_DONE_INTR [10:10] */
#define BCHP_ODS_INTR_0_PCI_SET_PP_ACQ_SYM_DONE_INTR_MASK          0x00000400
#define BCHP_ODS_INTR_0_PCI_SET_PP_ACQ_SYM_DONE_INTR_SHIFT         10
#define BCHP_ODS_INTR_0_PCI_SET_PP_ACQ_SYM_DONE_INTR_DEFAULT       0x00000000

/* ODS_INTR_0 :: PCI_SET :: GI_TRIGGER_DONE_INTR [09:09] */
#define BCHP_ODS_INTR_0_PCI_SET_GI_TRIGGER_DONE_INTR_MASK          0x00000200
#define BCHP_ODS_INTR_0_PCI_SET_GI_TRIGGER_DONE_INTR_SHIFT         9
#define BCHP_ODS_INTR_0_PCI_SET_GI_TRIGGER_DONE_INTR_DEFAULT       0x00000000

/* ODS_INTR_0 :: PCI_SET :: GI_SEARCH_DONE_INTR [08:08] */
#define BCHP_ODS_INTR_0_PCI_SET_GI_SEARCH_DONE_INTR_MASK           0x00000100
#define BCHP_ODS_INTR_0_PCI_SET_GI_SEARCH_DONE_INTR_SHIFT          8
#define BCHP_ODS_INTR_0_PCI_SET_GI_SEARCH_DONE_INTR_DEFAULT        0x00000000

/* ODS_INTR_0 :: PCI_SET :: P1_DEC_FEF_INTR [07:07] */
#define BCHP_ODS_INTR_0_PCI_SET_P1_DEC_FEF_INTR_MASK               0x00000080
#define BCHP_ODS_INTR_0_PCI_SET_P1_DEC_FEF_INTR_SHIFT              7
#define BCHP_ODS_INTR_0_PCI_SET_P1_DEC_FEF_INTR_DEFAULT            0x00000000

/* ODS_INTR_0 :: PCI_SET :: P1_DEC_VALID_INTR [06:06] */
#define BCHP_ODS_INTR_0_PCI_SET_P1_DEC_VALID_INTR_MASK             0x00000040
#define BCHP_ODS_INTR_0_PCI_SET_P1_DEC_VALID_INTR_SHIFT            6
#define BCHP_ODS_INTR_0_PCI_SET_P1_DEC_VALID_INTR_DEFAULT          0x00000000

/* ODS_INTR_0 :: PCI_SET :: P1_VAL_VALID_INTR [05:05] */
#define BCHP_ODS_INTR_0_PCI_SET_P1_VAL_VALID_INTR_MASK             0x00000020
#define BCHP_ODS_INTR_0_PCI_SET_P1_VAL_VALID_INTR_SHIFT            5
#define BCHP_ODS_INTR_0_PCI_SET_P1_VAL_VALID_INTR_DEFAULT          0x00000000

/* ODS_INTR_0 :: PCI_SET :: P1_DET_VALID_INTR [04:04] */
#define BCHP_ODS_INTR_0_PCI_SET_P1_DET_VALID_INTR_MASK             0x00000010
#define BCHP_ODS_INTR_0_PCI_SET_P1_DET_VALID_INTR_SHIFT            4
#define BCHP_ODS_INTR_0_PCI_SET_P1_DET_VALID_INTR_DEFAULT          0x00000000

/* ODS_INTR_0 :: PCI_SET :: FBCNT1_INTR [03:03] */
#define BCHP_ODS_INTR_0_PCI_SET_FBCNT1_INTR_MASK                   0x00000008
#define BCHP_ODS_INTR_0_PCI_SET_FBCNT1_INTR_SHIFT                  3
#define BCHP_ODS_INTR_0_PCI_SET_FBCNT1_INTR_DEFAULT                0x00000001

/* ODS_INTR_0 :: PCI_SET :: FBCNT0_INTR [02:02] */
#define BCHP_ODS_INTR_0_PCI_SET_FBCNT0_INTR_MASK                   0x00000004
#define BCHP_ODS_INTR_0_PCI_SET_FBCNT0_INTR_SHIFT                  2
#define BCHP_ODS_INTR_0_PCI_SET_FBCNT0_INTR_DEFAULT                0x00000001

/* ODS_INTR_0 :: PCI_SET :: FSCNT1_INTR [01:01] */
#define BCHP_ODS_INTR_0_PCI_SET_FSCNT1_INTR_MASK                   0x00000002
#define BCHP_ODS_INTR_0_PCI_SET_FSCNT1_INTR_SHIFT                  1
#define BCHP_ODS_INTR_0_PCI_SET_FSCNT1_INTR_DEFAULT                0x00000001

/* ODS_INTR_0 :: PCI_SET :: FSCNT0_INTR [00:00] */
#define BCHP_ODS_INTR_0_PCI_SET_FSCNT0_INTR_MASK                   0x00000001
#define BCHP_ODS_INTR_0_PCI_SET_FSCNT0_INTR_SHIFT                  0
#define BCHP_ODS_INTR_0_PCI_SET_FSCNT0_INTR_DEFAULT                0x00000001

/***************************************************************************
 *PCI_CLEAR - PCI interrupt Clear Register
 ***************************************************************************/
/* ODS_INTR_0 :: PCI_CLEAR :: reserved0 [31:29] */
#define BCHP_ODS_INTR_0_PCI_CLEAR_reserved0_MASK                   0xe0000000
#define BCHP_ODS_INTR_0_PCI_CLEAR_reserved0_SHIFT                  29

/* ODS_INTR_0 :: PCI_CLEAR :: FFT_ANALYZER_DONE_INTR [28:28] */
#define BCHP_ODS_INTR_0_PCI_CLEAR_FFT_ANALYZER_DONE_INTR_MASK      0x10000000
#define BCHP_ODS_INTR_0_PCI_CLEAR_FFT_ANALYZER_DONE_INTR_SHIFT     28
#define BCHP_ODS_INTR_0_PCI_CLEAR_FFT_ANALYZER_DONE_INTR_DEFAULT   0x00000000

/* ODS_INTR_0 :: PCI_CLEAR :: TS_PKT_CNT_INTR [27:27] */
#define BCHP_ODS_INTR_0_PCI_CLEAR_TS_PKT_CNT_INTR_MASK             0x08000000
#define BCHP_ODS_INTR_0_PCI_CLEAR_TS_PKT_CNT_INTR_SHIFT            27
#define BCHP_ODS_INTR_0_PCI_CLEAR_TS_PKT_CNT_INTR_DEFAULT          0x00000000

/* ODS_INTR_0 :: PCI_CLEAR :: AC1_DEC_DONE_INTR [26:26] */
#define BCHP_ODS_INTR_0_PCI_CLEAR_AC1_DEC_DONE_INTR_MASK           0x04000000
#define BCHP_ODS_INTR_0_PCI_CLEAR_AC1_DEC_DONE_INTR_SHIFT          26
#define BCHP_ODS_INTR_0_PCI_CLEAR_AC1_DEC_DONE_INTR_DEFAULT        0x00000000

/* ODS_INTR_0 :: PCI_CLEAR :: TPS_TMCC_CHANGE_INTR [25:25] */
#define BCHP_ODS_INTR_0_PCI_CLEAR_TPS_TMCC_CHANGE_INTR_MASK        0x02000000
#define BCHP_ODS_INTR_0_PCI_CLEAR_TPS_TMCC_CHANGE_INTR_SHIFT       25
#define BCHP_ODS_INTR_0_PCI_CLEAR_TPS_TMCC_CHANGE_INTR_DEFAULT     0x00000000

/* ODS_INTR_0 :: PCI_CLEAR :: TPS_TMCC_SYNC_LOSS_INTR [24:24] */
#define BCHP_ODS_INTR_0_PCI_CLEAR_TPS_TMCC_SYNC_LOSS_INTR_MASK     0x01000000
#define BCHP_ODS_INTR_0_PCI_CLEAR_TPS_TMCC_SYNC_LOSS_INTR_SHIFT    24
#define BCHP_ODS_INTR_0_PCI_CLEAR_TPS_TMCC_SYNC_LOSS_INTR_DEFAULT  0x00000000

/* ODS_INTR_0 :: PCI_CLEAR :: TPS_TMCC_SYNC_INTR [23:23] */
#define BCHP_ODS_INTR_0_PCI_CLEAR_TPS_TMCC_SYNC_INTR_MASK          0x00800000
#define BCHP_ODS_INTR_0_PCI_CLEAR_TPS_TMCC_SYNC_INTR_SHIFT         23
#define BCHP_ODS_INTR_0_PCI_CLEAR_TPS_TMCC_SYNC_INTR_DEFAULT       0x00000000

/* ODS_INTR_0 :: PCI_CLEAR :: INBAND1_DEC_DONE_INTR [22:22] */
#define BCHP_ODS_INTR_0_PCI_CLEAR_INBAND1_DEC_DONE_INTR_MASK       0x00400000
#define BCHP_ODS_INTR_0_PCI_CLEAR_INBAND1_DEC_DONE_INTR_SHIFT      22
#define BCHP_ODS_INTR_0_PCI_CLEAR_INBAND1_DEC_DONE_INTR_DEFAULT    0x00000000

/* ODS_INTR_0 :: PCI_CLEAR :: INBAND0_DEC_DONE_INTR [21:21] */
#define BCHP_ODS_INTR_0_PCI_CLEAR_INBAND0_DEC_DONE_INTR_MASK       0x00200000
#define BCHP_ODS_INTR_0_PCI_CLEAR_INBAND0_DEC_DONE_INTR_SHIFT      21
#define BCHP_ODS_INTR_0_PCI_CLEAR_INBAND0_DEC_DONE_INTR_DEFAULT    0x00000000

/* ODS_INTR_0 :: PCI_CLEAR :: L1_POST_DEC_DONE_INTR [20:20] */
#define BCHP_ODS_INTR_0_PCI_CLEAR_L1_POST_DEC_DONE_INTR_MASK       0x00100000
#define BCHP_ODS_INTR_0_PCI_CLEAR_L1_POST_DEC_DONE_INTR_SHIFT      20
#define BCHP_ODS_INTR_0_PCI_CLEAR_L1_POST_DEC_DONE_INTR_DEFAULT    0x00000000

/* ODS_INTR_0 :: PCI_CLEAR :: L1_PRE_DEC_DONE_INTR [19:19] */
#define BCHP_ODS_INTR_0_PCI_CLEAR_L1_PRE_DEC_DONE_INTR_MASK        0x00080000
#define BCHP_ODS_INTR_0_PCI_CLEAR_L1_PRE_DEC_DONE_INTR_SHIFT       19
#define BCHP_ODS_INTR_0_PCI_CLEAR_L1_PRE_DEC_DONE_INTR_DEFAULT     0x00000000

/* ODS_INTR_0 :: PCI_CLEAR :: DFRM_OFLOW_INTR [18:18] */
#define BCHP_ODS_INTR_0_PCI_CLEAR_DFRM_OFLOW_INTR_MASK             0x00040000
#define BCHP_ODS_INTR_0_PCI_CLEAR_DFRM_OFLOW_INTR_SHIFT            18
#define BCHP_ODS_INTR_0_PCI_CLEAR_DFRM_OFLOW_INTR_DEFAULT          0x00000000

/* ODS_INTR_0 :: PCI_CLEAR :: OFDM_FRAME_START_INTR [17:17] */
#define BCHP_ODS_INTR_0_PCI_CLEAR_OFDM_FRAME_START_INTR_MASK       0x00020000
#define BCHP_ODS_INTR_0_PCI_CLEAR_OFDM_FRAME_START_INTR_SHIFT      17
#define BCHP_ODS_INTR_0_PCI_CLEAR_OFDM_FRAME_START_INTR_DEFAULT    0x00000000

/* ODS_INTR_0 :: PCI_CLEAR :: OFDM_FRAME_END_INTR [16:16] */
#define BCHP_ODS_INTR_0_PCI_CLEAR_OFDM_FRAME_END_INTR_MASK         0x00010000
#define BCHP_ODS_INTR_0_PCI_CLEAR_OFDM_FRAME_END_INTR_SHIFT        16
#define BCHP_ODS_INTR_0_PCI_CLEAR_OFDM_FRAME_END_INTR_DEFAULT      0x00000000

/* ODS_INTR_0 :: PCI_CLEAR :: TI_EST_VALID_INTR [15:15] */
#define BCHP_ODS_INTR_0_PCI_CLEAR_TI_EST_VALID_INTR_MASK           0x00008000
#define BCHP_ODS_INTR_0_PCI_CLEAR_TI_EST_VALID_INTR_SHIFT          15
#define BCHP_ODS_INTR_0_PCI_CLEAR_TI_EST_VALID_INTR_DEFAULT        0x00000000

/* ODS_INTR_0 :: PCI_CLEAR :: SP_SYNC_LOSS_INTR [14:14] */
#define BCHP_ODS_INTR_0_PCI_CLEAR_SP_SYNC_LOSS_INTR_MASK           0x00004000
#define BCHP_ODS_INTR_0_PCI_CLEAR_SP_SYNC_LOSS_INTR_SHIFT          14
#define BCHP_ODS_INTR_0_PCI_CLEAR_SP_SYNC_LOSS_INTR_DEFAULT        0x00000000

/* ODS_INTR_0 :: PCI_CLEAR :: SP_SYNC_INTR [13:13] */
#define BCHP_ODS_INTR_0_PCI_CLEAR_SP_SYNC_INTR_MASK                0x00002000
#define BCHP_ODS_INTR_0_PCI_CLEAR_SP_SYNC_INTR_SHIFT               13
#define BCHP_ODS_INTR_0_PCI_CLEAR_SP_SYNC_INTR_DEFAULT             0x00000000

/* ODS_INTR_0 :: PCI_CLEAR :: PP_TRK_DONE_INTR [12:12] */
#define BCHP_ODS_INTR_0_PCI_CLEAR_PP_TRK_DONE_INTR_MASK            0x00001000
#define BCHP_ODS_INTR_0_PCI_CLEAR_PP_TRK_DONE_INTR_SHIFT           12
#define BCHP_ODS_INTR_0_PCI_CLEAR_PP_TRK_DONE_INTR_DEFAULT         0x00000000

/* ODS_INTR_0 :: PCI_CLEAR :: PP_ACQ_DONE_INTR [11:11] */
#define BCHP_ODS_INTR_0_PCI_CLEAR_PP_ACQ_DONE_INTR_MASK            0x00000800
#define BCHP_ODS_INTR_0_PCI_CLEAR_PP_ACQ_DONE_INTR_SHIFT           11
#define BCHP_ODS_INTR_0_PCI_CLEAR_PP_ACQ_DONE_INTR_DEFAULT         0x00000000

/* ODS_INTR_0 :: PCI_CLEAR :: PP_ACQ_SYM_DONE_INTR [10:10] */
#define BCHP_ODS_INTR_0_PCI_CLEAR_PP_ACQ_SYM_DONE_INTR_MASK        0x00000400
#define BCHP_ODS_INTR_0_PCI_CLEAR_PP_ACQ_SYM_DONE_INTR_SHIFT       10
#define BCHP_ODS_INTR_0_PCI_CLEAR_PP_ACQ_SYM_DONE_INTR_DEFAULT     0x00000000

/* ODS_INTR_0 :: PCI_CLEAR :: GI_TRIGGER_DONE_INTR [09:09] */
#define BCHP_ODS_INTR_0_PCI_CLEAR_GI_TRIGGER_DONE_INTR_MASK        0x00000200
#define BCHP_ODS_INTR_0_PCI_CLEAR_GI_TRIGGER_DONE_INTR_SHIFT       9
#define BCHP_ODS_INTR_0_PCI_CLEAR_GI_TRIGGER_DONE_INTR_DEFAULT     0x00000000

/* ODS_INTR_0 :: PCI_CLEAR :: GI_SEARCH_DONE_INTR [08:08] */
#define BCHP_ODS_INTR_0_PCI_CLEAR_GI_SEARCH_DONE_INTR_MASK         0x00000100
#define BCHP_ODS_INTR_0_PCI_CLEAR_GI_SEARCH_DONE_INTR_SHIFT        8
#define BCHP_ODS_INTR_0_PCI_CLEAR_GI_SEARCH_DONE_INTR_DEFAULT      0x00000000

/* ODS_INTR_0 :: PCI_CLEAR :: P1_DEC_FEF_INTR [07:07] */
#define BCHP_ODS_INTR_0_PCI_CLEAR_P1_DEC_FEF_INTR_MASK             0x00000080
#define BCHP_ODS_INTR_0_PCI_CLEAR_P1_DEC_FEF_INTR_SHIFT            7
#define BCHP_ODS_INTR_0_PCI_CLEAR_P1_DEC_FEF_INTR_DEFAULT          0x00000000

/* ODS_INTR_0 :: PCI_CLEAR :: P1_DEC_VALID_INTR [06:06] */
#define BCHP_ODS_INTR_0_PCI_CLEAR_P1_DEC_VALID_INTR_MASK           0x00000040
#define BCHP_ODS_INTR_0_PCI_CLEAR_P1_DEC_VALID_INTR_SHIFT          6
#define BCHP_ODS_INTR_0_PCI_CLEAR_P1_DEC_VALID_INTR_DEFAULT        0x00000000

/* ODS_INTR_0 :: PCI_CLEAR :: P1_VAL_VALID_INTR [05:05] */
#define BCHP_ODS_INTR_0_PCI_CLEAR_P1_VAL_VALID_INTR_MASK           0x00000020
#define BCHP_ODS_INTR_0_PCI_CLEAR_P1_VAL_VALID_INTR_SHIFT          5
#define BCHP_ODS_INTR_0_PCI_CLEAR_P1_VAL_VALID_INTR_DEFAULT        0x00000000

/* ODS_INTR_0 :: PCI_CLEAR :: P1_DET_VALID_INTR [04:04] */
#define BCHP_ODS_INTR_0_PCI_CLEAR_P1_DET_VALID_INTR_MASK           0x00000010
#define BCHP_ODS_INTR_0_PCI_CLEAR_P1_DET_VALID_INTR_SHIFT          4
#define BCHP_ODS_INTR_0_PCI_CLEAR_P1_DET_VALID_INTR_DEFAULT        0x00000000

/* ODS_INTR_0 :: PCI_CLEAR :: FBCNT1_INTR [03:03] */
#define BCHP_ODS_INTR_0_PCI_CLEAR_FBCNT1_INTR_MASK                 0x00000008
#define BCHP_ODS_INTR_0_PCI_CLEAR_FBCNT1_INTR_SHIFT                3
#define BCHP_ODS_INTR_0_PCI_CLEAR_FBCNT1_INTR_DEFAULT              0x00000001

/* ODS_INTR_0 :: PCI_CLEAR :: FBCNT0_INTR [02:02] */
#define BCHP_ODS_INTR_0_PCI_CLEAR_FBCNT0_INTR_MASK                 0x00000004
#define BCHP_ODS_INTR_0_PCI_CLEAR_FBCNT0_INTR_SHIFT                2
#define BCHP_ODS_INTR_0_PCI_CLEAR_FBCNT0_INTR_DEFAULT              0x00000001

/* ODS_INTR_0 :: PCI_CLEAR :: FSCNT1_INTR [01:01] */
#define BCHP_ODS_INTR_0_PCI_CLEAR_FSCNT1_INTR_MASK                 0x00000002
#define BCHP_ODS_INTR_0_PCI_CLEAR_FSCNT1_INTR_SHIFT                1
#define BCHP_ODS_INTR_0_PCI_CLEAR_FSCNT1_INTR_DEFAULT              0x00000001

/* ODS_INTR_0 :: PCI_CLEAR :: FSCNT0_INTR [00:00] */
#define BCHP_ODS_INTR_0_PCI_CLEAR_FSCNT0_INTR_MASK                 0x00000001
#define BCHP_ODS_INTR_0_PCI_CLEAR_FSCNT0_INTR_SHIFT                0
#define BCHP_ODS_INTR_0_PCI_CLEAR_FSCNT0_INTR_DEFAULT              0x00000001

/***************************************************************************
 *PCI_MASK_STATUS - PCI interrupt Mask Status Register
 ***************************************************************************/
/* ODS_INTR_0 :: PCI_MASK_STATUS :: reserved0 [31:29] */
#define BCHP_ODS_INTR_0_PCI_MASK_STATUS_reserved0_MASK             0xe0000000
#define BCHP_ODS_INTR_0_PCI_MASK_STATUS_reserved0_SHIFT            29

/* ODS_INTR_0 :: PCI_MASK_STATUS :: FFT_ANALYZER_DONE_INTR [28:28] */
#define BCHP_ODS_INTR_0_PCI_MASK_STATUS_FFT_ANALYZER_DONE_INTR_MASK 0x10000000
#define BCHP_ODS_INTR_0_PCI_MASK_STATUS_FFT_ANALYZER_DONE_INTR_SHIFT 28
#define BCHP_ODS_INTR_0_PCI_MASK_STATUS_FFT_ANALYZER_DONE_INTR_DEFAULT 0x00000001

/* ODS_INTR_0 :: PCI_MASK_STATUS :: TS_PKT_CNT_INTR [27:27] */
#define BCHP_ODS_INTR_0_PCI_MASK_STATUS_TS_PKT_CNT_INTR_MASK       0x08000000
#define BCHP_ODS_INTR_0_PCI_MASK_STATUS_TS_PKT_CNT_INTR_SHIFT      27
#define BCHP_ODS_INTR_0_PCI_MASK_STATUS_TS_PKT_CNT_INTR_DEFAULT    0x00000001

/* ODS_INTR_0 :: PCI_MASK_STATUS :: AC1_DEC_DONE_INTR [26:26] */
#define BCHP_ODS_INTR_0_PCI_MASK_STATUS_AC1_DEC_DONE_INTR_MASK     0x04000000
#define BCHP_ODS_INTR_0_PCI_MASK_STATUS_AC1_DEC_DONE_INTR_SHIFT    26
#define BCHP_ODS_INTR_0_PCI_MASK_STATUS_AC1_DEC_DONE_INTR_DEFAULT  0x00000001

/* ODS_INTR_0 :: PCI_MASK_STATUS :: TPS_TMCC_CHANGE_INTR [25:25] */
#define BCHP_ODS_INTR_0_PCI_MASK_STATUS_TPS_TMCC_CHANGE_INTR_MASK  0x02000000
#define BCHP_ODS_INTR_0_PCI_MASK_STATUS_TPS_TMCC_CHANGE_INTR_SHIFT 25
#define BCHP_ODS_INTR_0_PCI_MASK_STATUS_TPS_TMCC_CHANGE_INTR_DEFAULT 0x00000001

/* ODS_INTR_0 :: PCI_MASK_STATUS :: TPS_TMCC_SYNC_LOSS_INTR [24:24] */
#define BCHP_ODS_INTR_0_PCI_MASK_STATUS_TPS_TMCC_SYNC_LOSS_INTR_MASK 0x01000000
#define BCHP_ODS_INTR_0_PCI_MASK_STATUS_TPS_TMCC_SYNC_LOSS_INTR_SHIFT 24
#define BCHP_ODS_INTR_0_PCI_MASK_STATUS_TPS_TMCC_SYNC_LOSS_INTR_DEFAULT 0x00000001

/* ODS_INTR_0 :: PCI_MASK_STATUS :: TPS_TMCC_SYNC_INTR [23:23] */
#define BCHP_ODS_INTR_0_PCI_MASK_STATUS_TPS_TMCC_SYNC_INTR_MASK    0x00800000
#define BCHP_ODS_INTR_0_PCI_MASK_STATUS_TPS_TMCC_SYNC_INTR_SHIFT   23
#define BCHP_ODS_INTR_0_PCI_MASK_STATUS_TPS_TMCC_SYNC_INTR_DEFAULT 0x00000001

/* ODS_INTR_0 :: PCI_MASK_STATUS :: INBAND1_DEC_DONE_INTR [22:22] */
#define BCHP_ODS_INTR_0_PCI_MASK_STATUS_INBAND1_DEC_DONE_INTR_MASK 0x00400000
#define BCHP_ODS_INTR_0_PCI_MASK_STATUS_INBAND1_DEC_DONE_INTR_SHIFT 22
#define BCHP_ODS_INTR_0_PCI_MASK_STATUS_INBAND1_DEC_DONE_INTR_DEFAULT 0x00000001

/* ODS_INTR_0 :: PCI_MASK_STATUS :: INBAND0_DEC_DONE_INTR [21:21] */
#define BCHP_ODS_INTR_0_PCI_MASK_STATUS_INBAND0_DEC_DONE_INTR_MASK 0x00200000
#define BCHP_ODS_INTR_0_PCI_MASK_STATUS_INBAND0_DEC_DONE_INTR_SHIFT 21
#define BCHP_ODS_INTR_0_PCI_MASK_STATUS_INBAND0_DEC_DONE_INTR_DEFAULT 0x00000001

/* ODS_INTR_0 :: PCI_MASK_STATUS :: L1_POST_DEC_DONE_INTR [20:20] */
#define BCHP_ODS_INTR_0_PCI_MASK_STATUS_L1_POST_DEC_DONE_INTR_MASK 0x00100000
#define BCHP_ODS_INTR_0_PCI_MASK_STATUS_L1_POST_DEC_DONE_INTR_SHIFT 20
#define BCHP_ODS_INTR_0_PCI_MASK_STATUS_L1_POST_DEC_DONE_INTR_DEFAULT 0x00000001

/* ODS_INTR_0 :: PCI_MASK_STATUS :: L1_PRE_DEC_DONE_INTR [19:19] */
#define BCHP_ODS_INTR_0_PCI_MASK_STATUS_L1_PRE_DEC_DONE_INTR_MASK  0x00080000
#define BCHP_ODS_INTR_0_PCI_MASK_STATUS_L1_PRE_DEC_DONE_INTR_SHIFT 19
#define BCHP_ODS_INTR_0_PCI_MASK_STATUS_L1_PRE_DEC_DONE_INTR_DEFAULT 0x00000001

/* ODS_INTR_0 :: PCI_MASK_STATUS :: DFRM_OFLOW_INTR [18:18] */
#define BCHP_ODS_INTR_0_PCI_MASK_STATUS_DFRM_OFLOW_INTR_MASK       0x00040000
#define BCHP_ODS_INTR_0_PCI_MASK_STATUS_DFRM_OFLOW_INTR_SHIFT      18
#define BCHP_ODS_INTR_0_PCI_MASK_STATUS_DFRM_OFLOW_INTR_DEFAULT    0x00000001

/* ODS_INTR_0 :: PCI_MASK_STATUS :: OFDM_FRAME_START_INTR [17:17] */
#define BCHP_ODS_INTR_0_PCI_MASK_STATUS_OFDM_FRAME_START_INTR_MASK 0x00020000
#define BCHP_ODS_INTR_0_PCI_MASK_STATUS_OFDM_FRAME_START_INTR_SHIFT 17
#define BCHP_ODS_INTR_0_PCI_MASK_STATUS_OFDM_FRAME_START_INTR_DEFAULT 0x00000001

/* ODS_INTR_0 :: PCI_MASK_STATUS :: OFDM_FRAME_END_INTR [16:16] */
#define BCHP_ODS_INTR_0_PCI_MASK_STATUS_OFDM_FRAME_END_INTR_MASK   0x00010000
#define BCHP_ODS_INTR_0_PCI_MASK_STATUS_OFDM_FRAME_END_INTR_SHIFT  16
#define BCHP_ODS_INTR_0_PCI_MASK_STATUS_OFDM_FRAME_END_INTR_DEFAULT 0x00000001

/* ODS_INTR_0 :: PCI_MASK_STATUS :: TI_EST_VALID_INTR [15:15] */
#define BCHP_ODS_INTR_0_PCI_MASK_STATUS_TI_EST_VALID_INTR_MASK     0x00008000
#define BCHP_ODS_INTR_0_PCI_MASK_STATUS_TI_EST_VALID_INTR_SHIFT    15
#define BCHP_ODS_INTR_0_PCI_MASK_STATUS_TI_EST_VALID_INTR_DEFAULT  0x00000001

/* ODS_INTR_0 :: PCI_MASK_STATUS :: SP_SYNC_LOSS_INTR [14:14] */
#define BCHP_ODS_INTR_0_PCI_MASK_STATUS_SP_SYNC_LOSS_INTR_MASK     0x00004000
#define BCHP_ODS_INTR_0_PCI_MASK_STATUS_SP_SYNC_LOSS_INTR_SHIFT    14
#define BCHP_ODS_INTR_0_PCI_MASK_STATUS_SP_SYNC_LOSS_INTR_DEFAULT  0x00000001

/* ODS_INTR_0 :: PCI_MASK_STATUS :: SP_SYNC_INTR [13:13] */
#define BCHP_ODS_INTR_0_PCI_MASK_STATUS_SP_SYNC_INTR_MASK          0x00002000
#define BCHP_ODS_INTR_0_PCI_MASK_STATUS_SP_SYNC_INTR_SHIFT         13
#define BCHP_ODS_INTR_0_PCI_MASK_STATUS_SP_SYNC_INTR_DEFAULT       0x00000001

/* ODS_INTR_0 :: PCI_MASK_STATUS :: PP_TRK_DONE_INTR [12:12] */
#define BCHP_ODS_INTR_0_PCI_MASK_STATUS_PP_TRK_DONE_INTR_MASK      0x00001000
#define BCHP_ODS_INTR_0_PCI_MASK_STATUS_PP_TRK_DONE_INTR_SHIFT     12
#define BCHP_ODS_INTR_0_PCI_MASK_STATUS_PP_TRK_DONE_INTR_DEFAULT   0x00000001

/* ODS_INTR_0 :: PCI_MASK_STATUS :: PP_ACQ_DONE_INTR [11:11] */
#define BCHP_ODS_INTR_0_PCI_MASK_STATUS_PP_ACQ_DONE_INTR_MASK      0x00000800
#define BCHP_ODS_INTR_0_PCI_MASK_STATUS_PP_ACQ_DONE_INTR_SHIFT     11
#define BCHP_ODS_INTR_0_PCI_MASK_STATUS_PP_ACQ_DONE_INTR_DEFAULT   0x00000001

/* ODS_INTR_0 :: PCI_MASK_STATUS :: PP_ACQ_SYM_DONE_INTR [10:10] */
#define BCHP_ODS_INTR_0_PCI_MASK_STATUS_PP_ACQ_SYM_DONE_INTR_MASK  0x00000400
#define BCHP_ODS_INTR_0_PCI_MASK_STATUS_PP_ACQ_SYM_DONE_INTR_SHIFT 10
#define BCHP_ODS_INTR_0_PCI_MASK_STATUS_PP_ACQ_SYM_DONE_INTR_DEFAULT 0x00000001

/* ODS_INTR_0 :: PCI_MASK_STATUS :: GI_TRIGGER_DONE_INTR [09:09] */
#define BCHP_ODS_INTR_0_PCI_MASK_STATUS_GI_TRIGGER_DONE_INTR_MASK  0x00000200
#define BCHP_ODS_INTR_0_PCI_MASK_STATUS_GI_TRIGGER_DONE_INTR_SHIFT 9
#define BCHP_ODS_INTR_0_PCI_MASK_STATUS_GI_TRIGGER_DONE_INTR_DEFAULT 0x00000001

/* ODS_INTR_0 :: PCI_MASK_STATUS :: GI_SEARCH_DONE_INTR [08:08] */
#define BCHP_ODS_INTR_0_PCI_MASK_STATUS_GI_SEARCH_DONE_INTR_MASK   0x00000100
#define BCHP_ODS_INTR_0_PCI_MASK_STATUS_GI_SEARCH_DONE_INTR_SHIFT  8
#define BCHP_ODS_INTR_0_PCI_MASK_STATUS_GI_SEARCH_DONE_INTR_DEFAULT 0x00000001

/* ODS_INTR_0 :: PCI_MASK_STATUS :: P1_DEC_FEF_INTR [07:07] */
#define BCHP_ODS_INTR_0_PCI_MASK_STATUS_P1_DEC_FEF_INTR_MASK       0x00000080
#define BCHP_ODS_INTR_0_PCI_MASK_STATUS_P1_DEC_FEF_INTR_SHIFT      7
#define BCHP_ODS_INTR_0_PCI_MASK_STATUS_P1_DEC_FEF_INTR_DEFAULT    0x00000001

/* ODS_INTR_0 :: PCI_MASK_STATUS :: P1_DEC_VALID_INTR [06:06] */
#define BCHP_ODS_INTR_0_PCI_MASK_STATUS_P1_DEC_VALID_INTR_MASK     0x00000040
#define BCHP_ODS_INTR_0_PCI_MASK_STATUS_P1_DEC_VALID_INTR_SHIFT    6
#define BCHP_ODS_INTR_0_PCI_MASK_STATUS_P1_DEC_VALID_INTR_DEFAULT  0x00000001

/* ODS_INTR_0 :: PCI_MASK_STATUS :: P1_VAL_VALID_INTR [05:05] */
#define BCHP_ODS_INTR_0_PCI_MASK_STATUS_P1_VAL_VALID_INTR_MASK     0x00000020
#define BCHP_ODS_INTR_0_PCI_MASK_STATUS_P1_VAL_VALID_INTR_SHIFT    5
#define BCHP_ODS_INTR_0_PCI_MASK_STATUS_P1_VAL_VALID_INTR_DEFAULT  0x00000001

/* ODS_INTR_0 :: PCI_MASK_STATUS :: P1_DET_VALID_INTR [04:04] */
#define BCHP_ODS_INTR_0_PCI_MASK_STATUS_P1_DET_VALID_INTR_MASK     0x00000010
#define BCHP_ODS_INTR_0_PCI_MASK_STATUS_P1_DET_VALID_INTR_SHIFT    4
#define BCHP_ODS_INTR_0_PCI_MASK_STATUS_P1_DET_VALID_INTR_DEFAULT  0x00000001

/* ODS_INTR_0 :: PCI_MASK_STATUS :: FBCNT1_INTR [03:03] */
#define BCHP_ODS_INTR_0_PCI_MASK_STATUS_FBCNT1_INTR_MASK           0x00000008
#define BCHP_ODS_INTR_0_PCI_MASK_STATUS_FBCNT1_INTR_SHIFT          3
#define BCHP_ODS_INTR_0_PCI_MASK_STATUS_FBCNT1_INTR_DEFAULT        0x00000001

/* ODS_INTR_0 :: PCI_MASK_STATUS :: FBCNT0_INTR [02:02] */
#define BCHP_ODS_INTR_0_PCI_MASK_STATUS_FBCNT0_INTR_MASK           0x00000004
#define BCHP_ODS_INTR_0_PCI_MASK_STATUS_FBCNT0_INTR_SHIFT          2
#define BCHP_ODS_INTR_0_PCI_MASK_STATUS_FBCNT0_INTR_DEFAULT        0x00000001

/* ODS_INTR_0 :: PCI_MASK_STATUS :: FSCNT1_INTR [01:01] */
#define BCHP_ODS_INTR_0_PCI_MASK_STATUS_FSCNT1_INTR_MASK           0x00000002
#define BCHP_ODS_INTR_0_PCI_MASK_STATUS_FSCNT1_INTR_SHIFT          1
#define BCHP_ODS_INTR_0_PCI_MASK_STATUS_FSCNT1_INTR_DEFAULT        0x00000001

/* ODS_INTR_0 :: PCI_MASK_STATUS :: FSCNT0_INTR [00:00] */
#define BCHP_ODS_INTR_0_PCI_MASK_STATUS_FSCNT0_INTR_MASK           0x00000001
#define BCHP_ODS_INTR_0_PCI_MASK_STATUS_FSCNT0_INTR_SHIFT          0
#define BCHP_ODS_INTR_0_PCI_MASK_STATUS_FSCNT0_INTR_DEFAULT        0x00000001

/***************************************************************************
 *PCI_MASK_SET - PCI interrupt Mask Set Register
 ***************************************************************************/
/* ODS_INTR_0 :: PCI_MASK_SET :: reserved0 [31:29] */
#define BCHP_ODS_INTR_0_PCI_MASK_SET_reserved0_MASK                0xe0000000
#define BCHP_ODS_INTR_0_PCI_MASK_SET_reserved0_SHIFT               29

/* ODS_INTR_0 :: PCI_MASK_SET :: FFT_ANALYZER_DONE_INTR [28:28] */
#define BCHP_ODS_INTR_0_PCI_MASK_SET_FFT_ANALYZER_DONE_INTR_MASK   0x10000000
#define BCHP_ODS_INTR_0_PCI_MASK_SET_FFT_ANALYZER_DONE_INTR_SHIFT  28
#define BCHP_ODS_INTR_0_PCI_MASK_SET_FFT_ANALYZER_DONE_INTR_DEFAULT 0x00000001

/* ODS_INTR_0 :: PCI_MASK_SET :: TS_PKT_CNT_INTR [27:27] */
#define BCHP_ODS_INTR_0_PCI_MASK_SET_TS_PKT_CNT_INTR_MASK          0x08000000
#define BCHP_ODS_INTR_0_PCI_MASK_SET_TS_PKT_CNT_INTR_SHIFT         27
#define BCHP_ODS_INTR_0_PCI_MASK_SET_TS_PKT_CNT_INTR_DEFAULT       0x00000001

/* ODS_INTR_0 :: PCI_MASK_SET :: AC1_DEC_DONE_INTR [26:26] */
#define BCHP_ODS_INTR_0_PCI_MASK_SET_AC1_DEC_DONE_INTR_MASK        0x04000000
#define BCHP_ODS_INTR_0_PCI_MASK_SET_AC1_DEC_DONE_INTR_SHIFT       26
#define BCHP_ODS_INTR_0_PCI_MASK_SET_AC1_DEC_DONE_INTR_DEFAULT     0x00000001

/* ODS_INTR_0 :: PCI_MASK_SET :: TPS_TMCC_CHANGE_INTR [25:25] */
#define BCHP_ODS_INTR_0_PCI_MASK_SET_TPS_TMCC_CHANGE_INTR_MASK     0x02000000
#define BCHP_ODS_INTR_0_PCI_MASK_SET_TPS_TMCC_CHANGE_INTR_SHIFT    25
#define BCHP_ODS_INTR_0_PCI_MASK_SET_TPS_TMCC_CHANGE_INTR_DEFAULT  0x00000001

/* ODS_INTR_0 :: PCI_MASK_SET :: TPS_TMCC_SYNC_LOSS_INTR [24:24] */
#define BCHP_ODS_INTR_0_PCI_MASK_SET_TPS_TMCC_SYNC_LOSS_INTR_MASK  0x01000000
#define BCHP_ODS_INTR_0_PCI_MASK_SET_TPS_TMCC_SYNC_LOSS_INTR_SHIFT 24
#define BCHP_ODS_INTR_0_PCI_MASK_SET_TPS_TMCC_SYNC_LOSS_INTR_DEFAULT 0x00000001

/* ODS_INTR_0 :: PCI_MASK_SET :: TPS_TMCC_SYNC_INTR [23:23] */
#define BCHP_ODS_INTR_0_PCI_MASK_SET_TPS_TMCC_SYNC_INTR_MASK       0x00800000
#define BCHP_ODS_INTR_0_PCI_MASK_SET_TPS_TMCC_SYNC_INTR_SHIFT      23
#define BCHP_ODS_INTR_0_PCI_MASK_SET_TPS_TMCC_SYNC_INTR_DEFAULT    0x00000001

/* ODS_INTR_0 :: PCI_MASK_SET :: INBAND1_DEC_DONE_INTR [22:22] */
#define BCHP_ODS_INTR_0_PCI_MASK_SET_INBAND1_DEC_DONE_INTR_MASK    0x00400000
#define BCHP_ODS_INTR_0_PCI_MASK_SET_INBAND1_DEC_DONE_INTR_SHIFT   22
#define BCHP_ODS_INTR_0_PCI_MASK_SET_INBAND1_DEC_DONE_INTR_DEFAULT 0x00000001

/* ODS_INTR_0 :: PCI_MASK_SET :: INBAND0_DEC_DONE_INTR [21:21] */
#define BCHP_ODS_INTR_0_PCI_MASK_SET_INBAND0_DEC_DONE_INTR_MASK    0x00200000
#define BCHP_ODS_INTR_0_PCI_MASK_SET_INBAND0_DEC_DONE_INTR_SHIFT   21
#define BCHP_ODS_INTR_0_PCI_MASK_SET_INBAND0_DEC_DONE_INTR_DEFAULT 0x00000001

/* ODS_INTR_0 :: PCI_MASK_SET :: L1_POST_DEC_DONE_INTR [20:20] */
#define BCHP_ODS_INTR_0_PCI_MASK_SET_L1_POST_DEC_DONE_INTR_MASK    0x00100000
#define BCHP_ODS_INTR_0_PCI_MASK_SET_L1_POST_DEC_DONE_INTR_SHIFT   20
#define BCHP_ODS_INTR_0_PCI_MASK_SET_L1_POST_DEC_DONE_INTR_DEFAULT 0x00000001

/* ODS_INTR_0 :: PCI_MASK_SET :: L1_PRE_DEC_DONE_INTR [19:19] */
#define BCHP_ODS_INTR_0_PCI_MASK_SET_L1_PRE_DEC_DONE_INTR_MASK     0x00080000
#define BCHP_ODS_INTR_0_PCI_MASK_SET_L1_PRE_DEC_DONE_INTR_SHIFT    19
#define BCHP_ODS_INTR_0_PCI_MASK_SET_L1_PRE_DEC_DONE_INTR_DEFAULT  0x00000001

/* ODS_INTR_0 :: PCI_MASK_SET :: DFRM_OFLOW_INTR [18:18] */
#define BCHP_ODS_INTR_0_PCI_MASK_SET_DFRM_OFLOW_INTR_MASK          0x00040000
#define BCHP_ODS_INTR_0_PCI_MASK_SET_DFRM_OFLOW_INTR_SHIFT         18
#define BCHP_ODS_INTR_0_PCI_MASK_SET_DFRM_OFLOW_INTR_DEFAULT       0x00000001

/* ODS_INTR_0 :: PCI_MASK_SET :: OFDM_FRAME_START_INTR [17:17] */
#define BCHP_ODS_INTR_0_PCI_MASK_SET_OFDM_FRAME_START_INTR_MASK    0x00020000
#define BCHP_ODS_INTR_0_PCI_MASK_SET_OFDM_FRAME_START_INTR_SHIFT   17
#define BCHP_ODS_INTR_0_PCI_MASK_SET_OFDM_FRAME_START_INTR_DEFAULT 0x00000001

/* ODS_INTR_0 :: PCI_MASK_SET :: OFDM_FRAME_END_INTR [16:16] */
#define BCHP_ODS_INTR_0_PCI_MASK_SET_OFDM_FRAME_END_INTR_MASK      0x00010000
#define BCHP_ODS_INTR_0_PCI_MASK_SET_OFDM_FRAME_END_INTR_SHIFT     16
#define BCHP_ODS_INTR_0_PCI_MASK_SET_OFDM_FRAME_END_INTR_DEFAULT   0x00000001

/* ODS_INTR_0 :: PCI_MASK_SET :: TI_EST_VALID_INTR [15:15] */
#define BCHP_ODS_INTR_0_PCI_MASK_SET_TI_EST_VALID_INTR_MASK        0x00008000
#define BCHP_ODS_INTR_0_PCI_MASK_SET_TI_EST_VALID_INTR_SHIFT       15
#define BCHP_ODS_INTR_0_PCI_MASK_SET_TI_EST_VALID_INTR_DEFAULT     0x00000001

/* ODS_INTR_0 :: PCI_MASK_SET :: SP_SYNC_LOSS_INTR [14:14] */
#define BCHP_ODS_INTR_0_PCI_MASK_SET_SP_SYNC_LOSS_INTR_MASK        0x00004000
#define BCHP_ODS_INTR_0_PCI_MASK_SET_SP_SYNC_LOSS_INTR_SHIFT       14
#define BCHP_ODS_INTR_0_PCI_MASK_SET_SP_SYNC_LOSS_INTR_DEFAULT     0x00000001

/* ODS_INTR_0 :: PCI_MASK_SET :: SP_SYNC_INTR [13:13] */
#define BCHP_ODS_INTR_0_PCI_MASK_SET_SP_SYNC_INTR_MASK             0x00002000
#define BCHP_ODS_INTR_0_PCI_MASK_SET_SP_SYNC_INTR_SHIFT            13
#define BCHP_ODS_INTR_0_PCI_MASK_SET_SP_SYNC_INTR_DEFAULT          0x00000001

/* ODS_INTR_0 :: PCI_MASK_SET :: PP_TRK_DONE_INTR [12:12] */
#define BCHP_ODS_INTR_0_PCI_MASK_SET_PP_TRK_DONE_INTR_MASK         0x00001000
#define BCHP_ODS_INTR_0_PCI_MASK_SET_PP_TRK_DONE_INTR_SHIFT        12
#define BCHP_ODS_INTR_0_PCI_MASK_SET_PP_TRK_DONE_INTR_DEFAULT      0x00000001

/* ODS_INTR_0 :: PCI_MASK_SET :: PP_ACQ_DONE_INTR [11:11] */
#define BCHP_ODS_INTR_0_PCI_MASK_SET_PP_ACQ_DONE_INTR_MASK         0x00000800
#define BCHP_ODS_INTR_0_PCI_MASK_SET_PP_ACQ_DONE_INTR_SHIFT        11
#define BCHP_ODS_INTR_0_PCI_MASK_SET_PP_ACQ_DONE_INTR_DEFAULT      0x00000001

/* ODS_INTR_0 :: PCI_MASK_SET :: PP_ACQ_SYM_DONE_INTR [10:10] */
#define BCHP_ODS_INTR_0_PCI_MASK_SET_PP_ACQ_SYM_DONE_INTR_MASK     0x00000400
#define BCHP_ODS_INTR_0_PCI_MASK_SET_PP_ACQ_SYM_DONE_INTR_SHIFT    10
#define BCHP_ODS_INTR_0_PCI_MASK_SET_PP_ACQ_SYM_DONE_INTR_DEFAULT  0x00000001

/* ODS_INTR_0 :: PCI_MASK_SET :: GI_TRIGGER_DONE_INTR [09:09] */
#define BCHP_ODS_INTR_0_PCI_MASK_SET_GI_TRIGGER_DONE_INTR_MASK     0x00000200
#define BCHP_ODS_INTR_0_PCI_MASK_SET_GI_TRIGGER_DONE_INTR_SHIFT    9
#define BCHP_ODS_INTR_0_PCI_MASK_SET_GI_TRIGGER_DONE_INTR_DEFAULT  0x00000001

/* ODS_INTR_0 :: PCI_MASK_SET :: GI_SEARCH_DONE_INTR [08:08] */
#define BCHP_ODS_INTR_0_PCI_MASK_SET_GI_SEARCH_DONE_INTR_MASK      0x00000100
#define BCHP_ODS_INTR_0_PCI_MASK_SET_GI_SEARCH_DONE_INTR_SHIFT     8
#define BCHP_ODS_INTR_0_PCI_MASK_SET_GI_SEARCH_DONE_INTR_DEFAULT   0x00000001

/* ODS_INTR_0 :: PCI_MASK_SET :: P1_DEC_FEF_INTR [07:07] */
#define BCHP_ODS_INTR_0_PCI_MASK_SET_P1_DEC_FEF_INTR_MASK          0x00000080
#define BCHP_ODS_INTR_0_PCI_MASK_SET_P1_DEC_FEF_INTR_SHIFT         7
#define BCHP_ODS_INTR_0_PCI_MASK_SET_P1_DEC_FEF_INTR_DEFAULT       0x00000001

/* ODS_INTR_0 :: PCI_MASK_SET :: P1_DEC_VALID_INTR [06:06] */
#define BCHP_ODS_INTR_0_PCI_MASK_SET_P1_DEC_VALID_INTR_MASK        0x00000040
#define BCHP_ODS_INTR_0_PCI_MASK_SET_P1_DEC_VALID_INTR_SHIFT       6
#define BCHP_ODS_INTR_0_PCI_MASK_SET_P1_DEC_VALID_INTR_DEFAULT     0x00000001

/* ODS_INTR_0 :: PCI_MASK_SET :: P1_VAL_VALID_INTR [05:05] */
#define BCHP_ODS_INTR_0_PCI_MASK_SET_P1_VAL_VALID_INTR_MASK        0x00000020
#define BCHP_ODS_INTR_0_PCI_MASK_SET_P1_VAL_VALID_INTR_SHIFT       5
#define BCHP_ODS_INTR_0_PCI_MASK_SET_P1_VAL_VALID_INTR_DEFAULT     0x00000001

/* ODS_INTR_0 :: PCI_MASK_SET :: P1_DET_VALID_INTR [04:04] */
#define BCHP_ODS_INTR_0_PCI_MASK_SET_P1_DET_VALID_INTR_MASK        0x00000010
#define BCHP_ODS_INTR_0_PCI_MASK_SET_P1_DET_VALID_INTR_SHIFT       4
#define BCHP_ODS_INTR_0_PCI_MASK_SET_P1_DET_VALID_INTR_DEFAULT     0x00000001

/* ODS_INTR_0 :: PCI_MASK_SET :: FBCNT1_INTR [03:03] */
#define BCHP_ODS_INTR_0_PCI_MASK_SET_FBCNT1_INTR_MASK              0x00000008
#define BCHP_ODS_INTR_0_PCI_MASK_SET_FBCNT1_INTR_SHIFT             3
#define BCHP_ODS_INTR_0_PCI_MASK_SET_FBCNT1_INTR_DEFAULT           0x00000001

/* ODS_INTR_0 :: PCI_MASK_SET :: FBCNT0_INTR [02:02] */
#define BCHP_ODS_INTR_0_PCI_MASK_SET_FBCNT0_INTR_MASK              0x00000004
#define BCHP_ODS_INTR_0_PCI_MASK_SET_FBCNT0_INTR_SHIFT             2
#define BCHP_ODS_INTR_0_PCI_MASK_SET_FBCNT0_INTR_DEFAULT           0x00000001

/* ODS_INTR_0 :: PCI_MASK_SET :: FSCNT1_INTR [01:01] */
#define BCHP_ODS_INTR_0_PCI_MASK_SET_FSCNT1_INTR_MASK              0x00000002
#define BCHP_ODS_INTR_0_PCI_MASK_SET_FSCNT1_INTR_SHIFT             1
#define BCHP_ODS_INTR_0_PCI_MASK_SET_FSCNT1_INTR_DEFAULT           0x00000001

/* ODS_INTR_0 :: PCI_MASK_SET :: FSCNT0_INTR [00:00] */
#define BCHP_ODS_INTR_0_PCI_MASK_SET_FSCNT0_INTR_MASK              0x00000001
#define BCHP_ODS_INTR_0_PCI_MASK_SET_FSCNT0_INTR_SHIFT             0
#define BCHP_ODS_INTR_0_PCI_MASK_SET_FSCNT0_INTR_DEFAULT           0x00000001

/***************************************************************************
 *PCI_MASK_CLEAR - PCI interrupt Mask Clear Register
 ***************************************************************************/
/* ODS_INTR_0 :: PCI_MASK_CLEAR :: reserved0 [31:29] */
#define BCHP_ODS_INTR_0_PCI_MASK_CLEAR_reserved0_MASK              0xe0000000
#define BCHP_ODS_INTR_0_PCI_MASK_CLEAR_reserved0_SHIFT             29

/* ODS_INTR_0 :: PCI_MASK_CLEAR :: FFT_ANALYZER_DONE_INTR [28:28] */
#define BCHP_ODS_INTR_0_PCI_MASK_CLEAR_FFT_ANALYZER_DONE_INTR_MASK 0x10000000
#define BCHP_ODS_INTR_0_PCI_MASK_CLEAR_FFT_ANALYZER_DONE_INTR_SHIFT 28
#define BCHP_ODS_INTR_0_PCI_MASK_CLEAR_FFT_ANALYZER_DONE_INTR_DEFAULT 0x00000001

/* ODS_INTR_0 :: PCI_MASK_CLEAR :: TS_PKT_CNT_INTR [27:27] */
#define BCHP_ODS_INTR_0_PCI_MASK_CLEAR_TS_PKT_CNT_INTR_MASK        0x08000000
#define BCHP_ODS_INTR_0_PCI_MASK_CLEAR_TS_PKT_CNT_INTR_SHIFT       27
#define BCHP_ODS_INTR_0_PCI_MASK_CLEAR_TS_PKT_CNT_INTR_DEFAULT     0x00000001

/* ODS_INTR_0 :: PCI_MASK_CLEAR :: AC1_DEC_DONE_INTR [26:26] */
#define BCHP_ODS_INTR_0_PCI_MASK_CLEAR_AC1_DEC_DONE_INTR_MASK      0x04000000
#define BCHP_ODS_INTR_0_PCI_MASK_CLEAR_AC1_DEC_DONE_INTR_SHIFT     26
#define BCHP_ODS_INTR_0_PCI_MASK_CLEAR_AC1_DEC_DONE_INTR_DEFAULT   0x00000001

/* ODS_INTR_0 :: PCI_MASK_CLEAR :: TPS_TMCC_CHANGE_INTR [25:25] */
#define BCHP_ODS_INTR_0_PCI_MASK_CLEAR_TPS_TMCC_CHANGE_INTR_MASK   0x02000000
#define BCHP_ODS_INTR_0_PCI_MASK_CLEAR_TPS_TMCC_CHANGE_INTR_SHIFT  25
#define BCHP_ODS_INTR_0_PCI_MASK_CLEAR_TPS_TMCC_CHANGE_INTR_DEFAULT 0x00000001

/* ODS_INTR_0 :: PCI_MASK_CLEAR :: TPS_TMCC_SYNC_LOSS_INTR [24:24] */
#define BCHP_ODS_INTR_0_PCI_MASK_CLEAR_TPS_TMCC_SYNC_LOSS_INTR_MASK 0x01000000
#define BCHP_ODS_INTR_0_PCI_MASK_CLEAR_TPS_TMCC_SYNC_LOSS_INTR_SHIFT 24
#define BCHP_ODS_INTR_0_PCI_MASK_CLEAR_TPS_TMCC_SYNC_LOSS_INTR_DEFAULT 0x00000001

/* ODS_INTR_0 :: PCI_MASK_CLEAR :: TPS_TMCC_SYNC_INTR [23:23] */
#define BCHP_ODS_INTR_0_PCI_MASK_CLEAR_TPS_TMCC_SYNC_INTR_MASK     0x00800000
#define BCHP_ODS_INTR_0_PCI_MASK_CLEAR_TPS_TMCC_SYNC_INTR_SHIFT    23
#define BCHP_ODS_INTR_0_PCI_MASK_CLEAR_TPS_TMCC_SYNC_INTR_DEFAULT  0x00000001

/* ODS_INTR_0 :: PCI_MASK_CLEAR :: INBAND1_DEC_DONE_INTR [22:22] */
#define BCHP_ODS_INTR_0_PCI_MASK_CLEAR_INBAND1_DEC_DONE_INTR_MASK  0x00400000
#define BCHP_ODS_INTR_0_PCI_MASK_CLEAR_INBAND1_DEC_DONE_INTR_SHIFT 22
#define BCHP_ODS_INTR_0_PCI_MASK_CLEAR_INBAND1_DEC_DONE_INTR_DEFAULT 0x00000001

/* ODS_INTR_0 :: PCI_MASK_CLEAR :: INBAND0_DEC_DONE_INTR [21:21] */
#define BCHP_ODS_INTR_0_PCI_MASK_CLEAR_INBAND0_DEC_DONE_INTR_MASK  0x00200000
#define BCHP_ODS_INTR_0_PCI_MASK_CLEAR_INBAND0_DEC_DONE_INTR_SHIFT 21
#define BCHP_ODS_INTR_0_PCI_MASK_CLEAR_INBAND0_DEC_DONE_INTR_DEFAULT 0x00000001

/* ODS_INTR_0 :: PCI_MASK_CLEAR :: L1_POST_DEC_DONE_INTR [20:20] */
#define BCHP_ODS_INTR_0_PCI_MASK_CLEAR_L1_POST_DEC_DONE_INTR_MASK  0x00100000
#define BCHP_ODS_INTR_0_PCI_MASK_CLEAR_L1_POST_DEC_DONE_INTR_SHIFT 20
#define BCHP_ODS_INTR_0_PCI_MASK_CLEAR_L1_POST_DEC_DONE_INTR_DEFAULT 0x00000001

/* ODS_INTR_0 :: PCI_MASK_CLEAR :: L1_PRE_DEC_DONE_INTR [19:19] */
#define BCHP_ODS_INTR_0_PCI_MASK_CLEAR_L1_PRE_DEC_DONE_INTR_MASK   0x00080000
#define BCHP_ODS_INTR_0_PCI_MASK_CLEAR_L1_PRE_DEC_DONE_INTR_SHIFT  19
#define BCHP_ODS_INTR_0_PCI_MASK_CLEAR_L1_PRE_DEC_DONE_INTR_DEFAULT 0x00000001

/* ODS_INTR_0 :: PCI_MASK_CLEAR :: DFRM_OFLOW_INTR [18:18] */
#define BCHP_ODS_INTR_0_PCI_MASK_CLEAR_DFRM_OFLOW_INTR_MASK        0x00040000
#define BCHP_ODS_INTR_0_PCI_MASK_CLEAR_DFRM_OFLOW_INTR_SHIFT       18
#define BCHP_ODS_INTR_0_PCI_MASK_CLEAR_DFRM_OFLOW_INTR_DEFAULT     0x00000001

/* ODS_INTR_0 :: PCI_MASK_CLEAR :: OFDM_FRAME_START_INTR [17:17] */
#define BCHP_ODS_INTR_0_PCI_MASK_CLEAR_OFDM_FRAME_START_INTR_MASK  0x00020000
#define BCHP_ODS_INTR_0_PCI_MASK_CLEAR_OFDM_FRAME_START_INTR_SHIFT 17
#define BCHP_ODS_INTR_0_PCI_MASK_CLEAR_OFDM_FRAME_START_INTR_DEFAULT 0x00000001

/* ODS_INTR_0 :: PCI_MASK_CLEAR :: OFDM_FRAME_END_INTR [16:16] */
#define BCHP_ODS_INTR_0_PCI_MASK_CLEAR_OFDM_FRAME_END_INTR_MASK    0x00010000
#define BCHP_ODS_INTR_0_PCI_MASK_CLEAR_OFDM_FRAME_END_INTR_SHIFT   16
#define BCHP_ODS_INTR_0_PCI_MASK_CLEAR_OFDM_FRAME_END_INTR_DEFAULT 0x00000001

/* ODS_INTR_0 :: PCI_MASK_CLEAR :: TI_EST_VALID_INTR [15:15] */
#define BCHP_ODS_INTR_0_PCI_MASK_CLEAR_TI_EST_VALID_INTR_MASK      0x00008000
#define BCHP_ODS_INTR_0_PCI_MASK_CLEAR_TI_EST_VALID_INTR_SHIFT     15
#define BCHP_ODS_INTR_0_PCI_MASK_CLEAR_TI_EST_VALID_INTR_DEFAULT   0x00000001

/* ODS_INTR_0 :: PCI_MASK_CLEAR :: SP_SYNC_LOSS_INTR [14:14] */
#define BCHP_ODS_INTR_0_PCI_MASK_CLEAR_SP_SYNC_LOSS_INTR_MASK      0x00004000
#define BCHP_ODS_INTR_0_PCI_MASK_CLEAR_SP_SYNC_LOSS_INTR_SHIFT     14
#define BCHP_ODS_INTR_0_PCI_MASK_CLEAR_SP_SYNC_LOSS_INTR_DEFAULT   0x00000001

/* ODS_INTR_0 :: PCI_MASK_CLEAR :: SP_SYNC_INTR [13:13] */
#define BCHP_ODS_INTR_0_PCI_MASK_CLEAR_SP_SYNC_INTR_MASK           0x00002000
#define BCHP_ODS_INTR_0_PCI_MASK_CLEAR_SP_SYNC_INTR_SHIFT          13
#define BCHP_ODS_INTR_0_PCI_MASK_CLEAR_SP_SYNC_INTR_DEFAULT        0x00000001

/* ODS_INTR_0 :: PCI_MASK_CLEAR :: PP_TRK_DONE_INTR [12:12] */
#define BCHP_ODS_INTR_0_PCI_MASK_CLEAR_PP_TRK_DONE_INTR_MASK       0x00001000
#define BCHP_ODS_INTR_0_PCI_MASK_CLEAR_PP_TRK_DONE_INTR_SHIFT      12
#define BCHP_ODS_INTR_0_PCI_MASK_CLEAR_PP_TRK_DONE_INTR_DEFAULT    0x00000001

/* ODS_INTR_0 :: PCI_MASK_CLEAR :: PP_ACQ_DONE_INTR [11:11] */
#define BCHP_ODS_INTR_0_PCI_MASK_CLEAR_PP_ACQ_DONE_INTR_MASK       0x00000800
#define BCHP_ODS_INTR_0_PCI_MASK_CLEAR_PP_ACQ_DONE_INTR_SHIFT      11
#define BCHP_ODS_INTR_0_PCI_MASK_CLEAR_PP_ACQ_DONE_INTR_DEFAULT    0x00000001

/* ODS_INTR_0 :: PCI_MASK_CLEAR :: PP_ACQ_SYM_DONE_INTR [10:10] */
#define BCHP_ODS_INTR_0_PCI_MASK_CLEAR_PP_ACQ_SYM_DONE_INTR_MASK   0x00000400
#define BCHP_ODS_INTR_0_PCI_MASK_CLEAR_PP_ACQ_SYM_DONE_INTR_SHIFT  10
#define BCHP_ODS_INTR_0_PCI_MASK_CLEAR_PP_ACQ_SYM_DONE_INTR_DEFAULT 0x00000001

/* ODS_INTR_0 :: PCI_MASK_CLEAR :: GI_TRIGGER_DONE_INTR [09:09] */
#define BCHP_ODS_INTR_0_PCI_MASK_CLEAR_GI_TRIGGER_DONE_INTR_MASK   0x00000200
#define BCHP_ODS_INTR_0_PCI_MASK_CLEAR_GI_TRIGGER_DONE_INTR_SHIFT  9
#define BCHP_ODS_INTR_0_PCI_MASK_CLEAR_GI_TRIGGER_DONE_INTR_DEFAULT 0x00000001

/* ODS_INTR_0 :: PCI_MASK_CLEAR :: GI_SEARCH_DONE_INTR [08:08] */
#define BCHP_ODS_INTR_0_PCI_MASK_CLEAR_GI_SEARCH_DONE_INTR_MASK    0x00000100
#define BCHP_ODS_INTR_0_PCI_MASK_CLEAR_GI_SEARCH_DONE_INTR_SHIFT   8
#define BCHP_ODS_INTR_0_PCI_MASK_CLEAR_GI_SEARCH_DONE_INTR_DEFAULT 0x00000001

/* ODS_INTR_0 :: PCI_MASK_CLEAR :: P1_DEC_FEF_INTR [07:07] */
#define BCHP_ODS_INTR_0_PCI_MASK_CLEAR_P1_DEC_FEF_INTR_MASK        0x00000080
#define BCHP_ODS_INTR_0_PCI_MASK_CLEAR_P1_DEC_FEF_INTR_SHIFT       7
#define BCHP_ODS_INTR_0_PCI_MASK_CLEAR_P1_DEC_FEF_INTR_DEFAULT     0x00000001

/* ODS_INTR_0 :: PCI_MASK_CLEAR :: P1_DEC_VALID_INTR [06:06] */
#define BCHP_ODS_INTR_0_PCI_MASK_CLEAR_P1_DEC_VALID_INTR_MASK      0x00000040
#define BCHP_ODS_INTR_0_PCI_MASK_CLEAR_P1_DEC_VALID_INTR_SHIFT     6
#define BCHP_ODS_INTR_0_PCI_MASK_CLEAR_P1_DEC_VALID_INTR_DEFAULT   0x00000001

/* ODS_INTR_0 :: PCI_MASK_CLEAR :: P1_VAL_VALID_INTR [05:05] */
#define BCHP_ODS_INTR_0_PCI_MASK_CLEAR_P1_VAL_VALID_INTR_MASK      0x00000020
#define BCHP_ODS_INTR_0_PCI_MASK_CLEAR_P1_VAL_VALID_INTR_SHIFT     5
#define BCHP_ODS_INTR_0_PCI_MASK_CLEAR_P1_VAL_VALID_INTR_DEFAULT   0x00000001

/* ODS_INTR_0 :: PCI_MASK_CLEAR :: P1_DET_VALID_INTR [04:04] */
#define BCHP_ODS_INTR_0_PCI_MASK_CLEAR_P1_DET_VALID_INTR_MASK      0x00000010
#define BCHP_ODS_INTR_0_PCI_MASK_CLEAR_P1_DET_VALID_INTR_SHIFT     4
#define BCHP_ODS_INTR_0_PCI_MASK_CLEAR_P1_DET_VALID_INTR_DEFAULT   0x00000001

/* ODS_INTR_0 :: PCI_MASK_CLEAR :: FBCNT1_INTR [03:03] */
#define BCHP_ODS_INTR_0_PCI_MASK_CLEAR_FBCNT1_INTR_MASK            0x00000008
#define BCHP_ODS_INTR_0_PCI_MASK_CLEAR_FBCNT1_INTR_SHIFT           3
#define BCHP_ODS_INTR_0_PCI_MASK_CLEAR_FBCNT1_INTR_DEFAULT         0x00000001

/* ODS_INTR_0 :: PCI_MASK_CLEAR :: FBCNT0_INTR [02:02] */
#define BCHP_ODS_INTR_0_PCI_MASK_CLEAR_FBCNT0_INTR_MASK            0x00000004
#define BCHP_ODS_INTR_0_PCI_MASK_CLEAR_FBCNT0_INTR_SHIFT           2
#define BCHP_ODS_INTR_0_PCI_MASK_CLEAR_FBCNT0_INTR_DEFAULT         0x00000001

/* ODS_INTR_0 :: PCI_MASK_CLEAR :: FSCNT1_INTR [01:01] */
#define BCHP_ODS_INTR_0_PCI_MASK_CLEAR_FSCNT1_INTR_MASK            0x00000002
#define BCHP_ODS_INTR_0_PCI_MASK_CLEAR_FSCNT1_INTR_SHIFT           1
#define BCHP_ODS_INTR_0_PCI_MASK_CLEAR_FSCNT1_INTR_DEFAULT         0x00000001

/* ODS_INTR_0 :: PCI_MASK_CLEAR :: FSCNT0_INTR [00:00] */
#define BCHP_ODS_INTR_0_PCI_MASK_CLEAR_FSCNT0_INTR_MASK            0x00000001
#define BCHP_ODS_INTR_0_PCI_MASK_CLEAR_FSCNT0_INTR_SHIFT           0
#define BCHP_ODS_INTR_0_PCI_MASK_CLEAR_FSCNT0_INTR_DEFAULT         0x00000001

#endif /* #ifndef BCHP_ODS_INTR_0_H__ */

/* End of File */
