{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1640142818687 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1640142818687 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 22 11:13:38 2021 " "Processing started: Wed Dec 22 11:13:38 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1640142818687 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1640142818687 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off digital_clock -c digital_clock " "Command: quartus_map --read_settings_files=on --write_settings_files=off digital_clock -c digital_clock" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1640142818687 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1640142819187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sec_select.bdf 1 1 " "Found 1 design units, including 1 entities, in source file sec_select.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 sec_select " "Found entity 1: sec_select" {  } { { "sec_select.bdf" "" { Schematic "C:/Users/DELL/Desktop/digital_clock -lab/sec_select.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1640142819281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1640142819281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "m100.bdf 1 1 " "Found 1 design units, including 1 entities, in source file m100.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 m100 " "Found entity 1: m100" {  } { { "m100.bdf" "" { Schematic "C:/Users/DELL/Desktop/digital_clock -lab/m100.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1640142819281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1640142819281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "key_debounce.bdf 1 1 " "Found 1 design units, including 1 entities, in source file key_debounce.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 key_debounce " "Found entity 1: key_debounce" {  } { { "key_debounce.bdf" "" { Schematic "C:/Users/DELL/Desktop/digital_clock -lab/key_debounce.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1640142819296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1640142819296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fre_div.bdf 1 1 " "Found 1 design units, including 1 entities, in source file fre_div.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 fre_div " "Found entity 1: fre_div" {  } { { "fre_div.bdf" "" { Schematic "C:/Users/DELL/Desktop/digital_clock -lab/fre_div.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1640142819296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1640142819296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dig_select.bdf 1 1 " "Found 1 design units, including 1 entities, in source file dig_select.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 dig_select " "Found entity 1: dig_select" {  } { { "dig_select.bdf" "" { Schematic "C:/Users/DELL/Desktop/digital_clock -lab/dig_select.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1640142819296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1640142819296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code_select.bdf 1 1 " "Found 1 design units, including 1 entities, in source file code_select.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 code_select " "Found entity 1: code_select" {  } { { "code_select.bdf" "" { Schematic "C:/Users/DELL/Desktop/digital_clock -lab/code_select.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1640142819312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1640142819312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cnt6.bdf 1 1 " "Found 1 design units, including 1 entities, in source file cnt6.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 cnt6 " "Found entity 1: cnt6" {  } { { "cnt6.bdf" "" { Schematic "C:/Users/DELL/Desktop/digital_clock -lab/cnt6.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1640142819312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1640142819312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cnt100.bdf 1 1 " "Found 1 design units, including 1 entities, in source file cnt100.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 cnt100 " "Found entity 1: cnt100" {  } { { "cnt100.bdf" "" { Schematic "C:/Users/DELL/Desktop/digital_clock -lab/cnt100.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1640142819312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1640142819312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "digital_clock.bdf 1 1 " "Found 1 design units, including 1 entities, in source file digital_clock.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 digital_clock " "Found entity 1: digital_clock" {  } { { "digital_clock.bdf" "" { Schematic "C:/Users/DELL/Desktop/digital_clock -lab/digital_clock.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1640142819328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1640142819328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cnt60.bdf 1 1 " "Found 1 design units, including 1 entities, in source file cnt60.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 cnt60 " "Found entity 1: cnt60" {  } { { "cnt60.bdf" "" { Schematic "C:/Users/DELL/Desktop/digital_clock -lab/cnt60.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1640142819328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1640142819328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cnt10.bdf 1 1 " "Found 1 design units, including 1 entities, in source file cnt10.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 cnt10 " "Found entity 1: cnt10" {  } { { "cnt10.bdf" "" { Schematic "C:/Users/DELL/Desktop/digital_clock -lab/cnt10.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1640142819336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1640142819336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cnt24.bdf 1 1 " "Found 1 design units, including 1 entities, in source file cnt24.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 cnt24 " "Found entity 1: cnt24" {  } { { "cnt24.bdf" "" { Schematic "C:/Users/DELL/Desktop/digital_clock -lab/cnt24.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1640142819336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1640142819336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spead_select.bdf 1 1 " "Found 1 design units, including 1 entities, in source file spead_select.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 spead_select " "Found entity 1: spead_select" {  } { { "spead_select.bdf" "" { Schematic "C:/Users/DELL/Desktop/digital_clock -lab/spead_select.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1640142819336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1640142819336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cnt8.bdf 1 1 " "Found 1 design units, including 1 entities, in source file cnt8.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 cnt8 " "Found entity 1: cnt8" {  } { { "cnt8.bdf" "" { Schematic "C:/Users/DELL/Desktop/digital_clock -lab/cnt8.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1640142819352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1640142819352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cnt7.bdf 1 1 " "Found 1 design units, including 1 entities, in source file cnt7.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 cnt7 " "Found entity 1: cnt7" {  } { { "cnt7.bdf" "" { Schematic "C:/Users/DELL/Desktop/digital_clock -lab/cnt7.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1640142819352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1640142819352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer.bdf 1 1 " "Found 1 design units, including 1 entities, in source file timer.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 timer " "Found entity 1: timer" {  } { { "timer.bdf" "" { Schematic "C:/Users/DELL/Desktop/digital_clock -lab/timer.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1640142819352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1640142819352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "m10.bdf 1 1 " "Found 1 design units, including 1 entities, in source file m10.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 m10 " "Found entity 1: m10" {  } { { "m10.bdf" "" { Schematic "C:/Users/DELL/Desktop/digital_clock -lab/m10.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1640142819367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1640142819367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "knocker.bdf 1 1 " "Found 1 design units, including 1 entities, in source file knocker.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 knocker " "Found entity 1: knocker" {  } { { "knocker.bdf" "" { Schematic "C:/Users/DELL/Desktop/digital_clock -lab/knocker.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1640142819367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1640142819367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cnt16.bdf 1 1 " "Found 1 design units, including 1 entities, in source file cnt16.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 cnt16 " "Found entity 1: cnt16" {  } { { "cnt16.bdf" "" { Schematic "C:/Users/DELL/Desktop/digital_clock -lab/cnt16.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1640142819367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1640142819367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bell_judge.bdf 1 1 " "Found 1 design units, including 1 entities, in source file bell_judge.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 bell_judge " "Found entity 1: bell_judge" {  } { { "bell_judge.bdf" "" { Schematic "C:/Users/DELL/Desktop/digital_clock -lab/bell_judge.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1640142819383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1640142819383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock.bdf 1 1 " "Found 1 design units, including 1 entities, in source file clock.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 clock " "Found entity 1: clock" {  } { { "clock.bdf" "" { Schematic "C:/Users/DELL/Desktop/digital_clock -lab/clock.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1640142819383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1640142819383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mode_select.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mode_select.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mode_select " "Found entity 1: mode_select" {  } { { "mode_select.bdf" "" { Schematic "C:/Users/DELL/Desktop/digital_clock -lab/mode_select.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1640142819383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1640142819383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jjncnt1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file jjncnt1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 jjncnt1 " "Found entity 1: jjncnt1" {  } { { "jjncnt1.bdf" "" { Schematic "C:/Users/DELL/Desktop/digital_clock -lab/jjncnt1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1640142819399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1640142819399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "start_end.bdf 1 1 " "Found 1 design units, including 1 entities, in source file start_end.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 start_end " "Found entity 1: start_end" {  } { { "start_end.bdf" "" { Schematic "C:/Users/DELL/Desktop/digital_clock -lab/start_end.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1640142819399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1640142819399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "miaobiao.bdf 1 1 " "Found 1 design units, including 1 entities, in source file miaobiao.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 miaobiao " "Found entity 1: miaobiao" {  } { { "miaobiao.bdf" "" { Schematic "C:/Users/DELL/Desktop/digital_clock -lab/miaobiao.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1640142819399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1640142819399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ucnt10.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ucnt10.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Ucnt10 " "Found entity 1: Ucnt10" {  } { { "Ucnt10.bdf" "" { Schematic "C:/Users/DELL/Desktop/digital_clock -lab/Ucnt10.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1640142819414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1640142819414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ucnt100.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ucnt100.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Ucnt100 " "Found entity 1: Ucnt100" {  } { { "Ucnt100.bdf" "" { Schematic "C:/Users/DELL/Desktop/digital_clock -lab/Ucnt100.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1640142819414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1640142819414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ucnt60.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ucnt60.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Ucnt60 " "Found entity 1: Ucnt60" {  } { { "Ucnt60.bdf" "" { Schematic "C:/Users/DELL/Desktop/digital_clock -lab/Ucnt60.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1640142819414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1640142819414 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "spead_select " "Elaborating entity \"spead_select\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1640142819539 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74153M 74153M:inst2 " "Elaborating entity \"74153M\" for hierarchy \"74153M:inst2\"" {  } { { "spead_select.bdf" "inst2" { Schematic "C:/Users/DELL/Desktop/digital_clock -lab/spead_select.bdf" { { 304 480 584 448 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1640142819570 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "74153M:inst2 " "Elaborated megafunction instantiation \"74153M:inst2\"" {  } { { "spead_select.bdf" "" { Schematic "C:/Users/DELL/Desktop/digital_clock -lab/spead_select.bdf" { { 304 480 584 448 "inst2" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1640142819570 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1640142820102 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1640142820492 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1640142820492 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "8 " "Implemented 8 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1640142820539 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1640142820539 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2 " "Implemented 2 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1640142820539 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1640142820539 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4620 " "Peak virtual memory: 4620 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1640142820570 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 22 11:13:40 2021 " "Processing ended: Wed Dec 22 11:13:40 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1640142820570 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1640142820570 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1640142820570 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1640142820570 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1640142822898 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1640142822898 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 22 11:13:42 2021 " "Processing started: Wed Dec 22 11:13:42 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1640142822898 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1640142822898 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off digital_clock -c digital_clock " "Command: quartus_fit --read_settings_files=off --write_settings_files=off digital_clock -c digital_clock" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1640142822898 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1640142823023 ""}
{ "Info" "0" "" "Project  = digital_clock" {  } {  } 0 0 "Project  = digital_clock" 0 0 "Fitter" 0 0 1640142823023 ""}
{ "Info" "0" "" "Revision = digital_clock" {  } {  } 0 0 "Revision = digital_clock" 0 0 "Fitter" 0 0 1640142823023 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1640142823101 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "digital_clock EP3C16Q240C8 " "Selected device EP3C16Q240C8 for design \"digital_clock\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1640142823116 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1640142823163 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1640142823163 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1640142823226 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1640142823241 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C25Q240C8 " "Device EP3C25Q240C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1640142823569 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C40Q240C8 " "Device EP3C40Q240C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1640142823569 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1640142823569 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 12 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 12" {  } { { "d:/quartus13.1.0.162/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus13.1.0.162/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "d:/quartus13.1.0.162/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus13.1.0.162/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Desktop/digital_clock -lab/" { { 0 { 0 ""} 0 54 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1640142823569 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 14 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 14" {  } { { "d:/quartus13.1.0.162/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus13.1.0.162/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "d:/quartus13.1.0.162/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus13.1.0.162/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Desktop/digital_clock -lab/" { { 0 { 0 ""} 0 56 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1640142823569 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 23 " "Pin ~ALTERA_DCLK~ is reserved at location 23" {  } { { "d:/quartus13.1.0.162/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus13.1.0.162/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "d:/quartus13.1.0.162/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus13.1.0.162/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Desktop/digital_clock -lab/" { { 0 { 0 ""} 0 58 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1640142823569 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 24 " "Pin ~ALTERA_DATA0~ is reserved at location 24" {  } { { "d:/quartus13.1.0.162/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus13.1.0.162/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "d:/quartus13.1.0.162/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus13.1.0.162/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Desktop/digital_clock -lab/" { { 0 { 0 ""} 0 60 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1640142823569 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 162 " "Pin ~ALTERA_nCEO~ is reserved at location 162" {  } { { "d:/quartus13.1.0.162/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus13.1.0.162/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "d:/quartus13.1.0.162/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus13.1.0.162/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Desktop/digital_clock -lab/" { { 0 { 0 ""} 0 62 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1640142823569 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1640142823569 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1640142823569 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "6 6 " "No exact pin location assignment(s) for 6 pins of 6 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output " "Pin output not assigned to an exact location on the device" {  } { { "d:/quartus13.1.0.162/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus13.1.0.162/quartus/bin64/pin_planner.ppl" { output } } } { "spead_select.bdf" "" { Schematic "C:/Users/DELL/Desktop/digital_clock -lab/spead_select.bdf" { { 368 624 800 384 "output" "" } } } } { "d:/quartus13.1.0.162/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus13.1.0.162/quartus/bin64/TimingClosureFloorplan.fld" "" "" { output } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Desktop/digital_clock -lab/" { { 0 { 0 ""} 0 4 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1640142824054 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk_1kHz " "Pin clk_1kHz not assigned to an exact location on the device" {  } { { "d:/quartus13.1.0.162/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus13.1.0.162/quartus/bin64/pin_planner.ppl" { clk_1kHz } } } { "spead_select.bdf" "" { Schematic "C:/Users/DELL/Desktop/digital_clock -lab/spead_select.bdf" { { 352 136 304 368 "clk_1kHz" "" } } } } { "d:/quartus13.1.0.162/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus13.1.0.162/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_1kHz } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Desktop/digital_clock -lab/" { { 0 { 0 ""} 0 8 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1640142824054 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk_1Hz " "Pin clk_1Hz not assigned to an exact location on the device" {  } { { "d:/quartus13.1.0.162/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus13.1.0.162/quartus/bin64/pin_planner.ppl" { clk_1Hz } } } { "spead_select.bdf" "" { Schematic "C:/Users/DELL/Desktop/digital_clock -lab/spead_select.bdf" { { 336 136 304 352 "clk_1Hz" "" } } } } { "d:/quartus13.1.0.162/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus13.1.0.162/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_1Hz } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Desktop/digital_clock -lab/" { { 0 { 0 ""} 0 9 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1640142824054 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sw2 " "Pin sw2 not assigned to an exact location on the device" {  } { { "d:/quartus13.1.0.162/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus13.1.0.162/quartus/bin64/pin_planner.ppl" { sw2 } } } { "spead_select.bdf" "" { Schematic "C:/Users/DELL/Desktop/digital_clock -lab/spead_select.bdf" { { 416 136 304 432 "sw2" "" } } } } { "d:/quartus13.1.0.162/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus13.1.0.162/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sw2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Desktop/digital_clock -lab/" { { 0 { 0 ""} 0 5 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1640142824054 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sw1 " "Pin sw1 not assigned to an exact location on the device" {  } { { "d:/quartus13.1.0.162/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus13.1.0.162/quartus/bin64/pin_planner.ppl" { sw1 } } } { "spead_select.bdf" "" { Schematic "C:/Users/DELL/Desktop/digital_clock -lab/spead_select.bdf" { { 400 136 304 416 "sw1" "" } } } } { "d:/quartus13.1.0.162/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus13.1.0.162/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sw1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Desktop/digital_clock -lab/" { { 0 { 0 ""} 0 6 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1640142824054 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk5kHz " "Pin clk5kHz not assigned to an exact location on the device" {  } { { "d:/quartus13.1.0.162/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus13.1.0.162/quartus/bin64/pin_planner.ppl" { clk5kHz } } } { "spead_select.bdf" "" { Schematic "C:/Users/DELL/Desktop/digital_clock -lab/spead_select.bdf" { { 368 136 304 384 "clk5kHz" "" } } } } { "d:/quartus13.1.0.162/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus13.1.0.162/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk5kHz } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Desktop/digital_clock -lab/" { { 0 { 0 ""} 0 7 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1640142824054 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1640142824054 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "digital_clock.sdc " "Synopsys Design Constraints File file not found: 'digital_clock.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1640142824210 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1640142824210 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1640142824210 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1640142824210 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1640142824210 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1640142824210 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1640142824210 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1640142824210 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1640142824210 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1640142824210 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1640142824210 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1640142824210 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1640142824210 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1640142824210 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1640142824210 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1640142824210 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1640142824210 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1640142824210 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "6 unused 2.5V 5 1 0 " "Number of I/O pins in group: 6 (unused VREF, 2.5V VCCIO, 5 input, 1 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1640142824210 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1640142824210 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1640142824210 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 12 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1640142824210 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 17 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  17 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1640142824210 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 22 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  22 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1640142824210 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 24 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1640142824210 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 19 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  19 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1640142824210 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 16 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1640142824210 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 22 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  22 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1640142824210 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 24 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1640142824210 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1640142824210 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1640142824210 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "choose_miaobiao " "Node \"choose_miaobiao\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus13.1.0.162/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus13.1.0.162/quartus/bin64/Assignment Editor.qase" 1 { { 0 "choose_miaobiao" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1640142824226 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "clk_50MHz_16 " "Node \"clk_50MHz_16\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus13.1.0.162/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus13.1.0.162/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk_50MHz_16" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1640142824226 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "miaobiao_clr " "Node \"miaobiao_clr\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus13.1.0.162/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus13.1.0.162/quartus/bin64/Assignment Editor.qase" 1 { { 0 "miaobiao_clr" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1640142824226 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "miaobiao_start " "Node \"miaobiao_start\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus13.1.0.162/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus13.1.0.162/quartus/bin64/Assignment Editor.qase" 1 { { 0 "miaobiao_start" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1640142824226 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "q\[0\] " "Node \"q\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus13.1.0.162/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus13.1.0.162/quartus/bin64/Assignment Editor.qase" 1 { { 0 "q\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1640142824226 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "q\[1\] " "Node \"q\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus13.1.0.162/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus13.1.0.162/quartus/bin64/Assignment Editor.qase" 1 { { 0 "q\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1640142824226 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "q\[2\] " "Node \"q\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus13.1.0.162/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus13.1.0.162/quartus/bin64/Assignment Editor.qase" 1 { { 0 "q\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1640142824226 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "q\[3\] " "Node \"q\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus13.1.0.162/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus13.1.0.162/quartus/bin64/Assignment Editor.qase" 1 { { 0 "q\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1640142824226 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "q\[4\] " "Node \"q\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus13.1.0.162/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus13.1.0.162/quartus/bin64/Assignment Editor.qase" 1 { { 0 "q\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1640142824226 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "q\[5\] " "Node \"q\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus13.1.0.162/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus13.1.0.162/quartus/bin64/Assignment Editor.qase" 1 { { 0 "q\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1640142824226 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "q\[6\] " "Node \"q\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus13.1.0.162/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus13.1.0.162/quartus/bin64/Assignment Editor.qase" 1 { { 0 "q\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1640142824226 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "q\[7\] " "Node \"q\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus13.1.0.162/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus13.1.0.162/quartus/bin64/Assignment Editor.qase" 1 { { 0 "q\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1640142824226 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "seg_16\[0\] " "Node \"seg_16\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus13.1.0.162/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus13.1.0.162/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg_16\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1640142824226 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "seg_16\[1\] " "Node \"seg_16\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus13.1.0.162/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus13.1.0.162/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg_16\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1640142824226 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "seg_16\[2\] " "Node \"seg_16\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus13.1.0.162/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus13.1.0.162/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg_16\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1640142824226 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "seg_16\[3\] " "Node \"seg_16\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus13.1.0.162/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus13.1.0.162/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg_16\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1640142824226 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "seg_16\[4\] " "Node \"seg_16\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus13.1.0.162/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus13.1.0.162/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg_16\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1640142824226 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "seg_16\[5\] " "Node \"seg_16\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus13.1.0.162/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus13.1.0.162/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg_16\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1640142824226 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "seg_16\[6\] " "Node \"seg_16\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus13.1.0.162/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus13.1.0.162/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg_16\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1640142824226 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "set_clock_16 " "Node \"set_clock_16\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus13.1.0.162/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus13.1.0.162/quartus/bin64/Assignment Editor.qase" 1 { { 0 "set_clock_16" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1640142824226 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "set_hour_16 " "Node \"set_hour_16\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus13.1.0.162/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus13.1.0.162/quartus/bin64/Assignment Editor.qase" 1 { { 0 "set_hour_16" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1640142824226 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "set_min_16 " "Node \"set_min_16\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus13.1.0.162/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus13.1.0.162/quartus/bin64/Assignment Editor.qase" 1 { { 0 "set_min_16" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1640142824226 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "set_sec_16 " "Node \"set_sec_16\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus13.1.0.162/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus13.1.0.162/quartus/bin64/Assignment Editor.qase" 1 { { 0 "set_sec_16" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1640142824226 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "set_time " "Node \"set_time\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus13.1.0.162/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus13.1.0.162/quartus/bin64/Assignment Editor.qase" 1 { { 0 "set_time" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1640142824226 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "set_week_16 " "Node \"set_week_16\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus13.1.0.162/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus13.1.0.162/quartus/bin64/Assignment Editor.qase" 1 { { 0 "set_week_16" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1640142824226 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sw_spead_16 " "Node \"sw_spead_16\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus13.1.0.162/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus13.1.0.162/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw_spead_16" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1640142824226 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sw_speed2_16 " "Node \"sw_speed2_16\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus13.1.0.162/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus13.1.0.162/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw_speed2_16" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1640142824226 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "time_CLR " "Node \"time_CLR\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus13.1.0.162/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus13.1.0.162/quartus/bin64/Assignment Editor.qase" 1 { { 0 "time_CLR" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1640142824226 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "tobell_16 " "Node \"tobell_16\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus13.1.0.162/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus13.1.0.162/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tobell_16" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1640142824226 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1640142824226 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1640142824226 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1640142825100 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1640142825147 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1640142825163 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1640142825382 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1640142825382 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1640142825663 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y0 X9_Y9 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X9_Y9" {  } { { "loc" "" { Generic "C:/Users/DELL/Desktop/digital_clock -lab/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X9_Y9"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X9_Y9"} 0 0 10 10 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1640142826350 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1640142826350 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1640142826381 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1640142826381 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1640142826381 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1640142826381 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.13 " "Total time spent on timing analysis during the Fitter is 0.13 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1640142826397 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1640142826459 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1640142826772 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1640142826803 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1640142827131 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1640142827490 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1640142827819 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/DELL/Desktop/digital_clock -lab/output_files/digital_clock.fit.smsg " "Generated suppressed messages file C:/Users/DELL/Desktop/digital_clock -lab/output_files/digital_clock.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1640142827881 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 37 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 37 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4942 " "Peak virtual memory: 4942 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1640142828147 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 22 11:13:48 2021 " "Processing ended: Wed Dec 22 11:13:48 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1640142828147 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1640142828147 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1640142828147 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1640142828147 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1640142830677 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1640142830677 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 22 11:13:50 2021 " "Processing started: Wed Dec 22 11:13:50 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1640142830677 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1640142830677 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off digital_clock -c digital_clock " "Command: quartus_asm --read_settings_files=off --write_settings_files=off digital_clock -c digital_clock" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1640142830677 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1640142831568 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1640142831614 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4577 " "Peak virtual memory: 4577 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1640142832130 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 22 11:13:52 2021 " "Processing ended: Wed Dec 22 11:13:52 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1640142832130 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1640142832130 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1640142832130 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1640142832130 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1640142832770 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1640142834567 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1640142834567 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 22 11:13:54 2021 " "Processing started: Wed Dec 22 11:13:54 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1640142834567 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1640142834567 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta digital_clock -c digital_clock " "Command: quartus_sta digital_clock -c digital_clock" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1640142834567 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1640142834708 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1640142834973 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1640142835051 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1640142835051 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "digital_clock.sdc " "Synopsys Design Constraints File file not found: 'digital_clock.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1640142835285 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1640142835301 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Quartus II" 0 -1 1640142835301 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Quartus II" 0 -1 1640142835301 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1640142835301 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Quartus II" 0 -1 1640142835301 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1640142835301 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "Quartus II" 0 -1 1640142835301 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1640142835301 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1640142835301 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1640142835317 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1640142835317 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1640142835317 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1640142835332 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1640142835333 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1640142835341 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1640142835357 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1640142836028 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1640142836059 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Quartus II" 0 -1 1640142836059 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Quartus II" 0 -1 1640142836059 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Quartus II" 0 -1 1640142836059 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1640142836059 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1640142836075 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1640142836075 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1640142836091 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1640142836091 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1640142836106 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1640142836122 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1640142836231 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Quartus II" 0 -1 1640142836231 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Quartus II" 0 -1 1640142836231 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Quartus II" 0 -1 1640142836231 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1640142836231 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1640142836231 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1640142836247 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1640142836247 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1640142836247 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1640142836372 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1640142836372 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4616 " "Peak virtual memory: 4616 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1640142836419 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 22 11:13:56 2021 " "Processing ended: Wed Dec 22 11:13:56 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1640142836419 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1640142836419 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1640142836419 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1640142836419 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1640142838637 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1640142838637 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 22 11:13:58 2021 " "Processing started: Wed Dec 22 11:13:58 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1640142838637 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1640142838637 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off digital_clock -c digital_clock " "Command: quartus_eda --read_settings_files=off --write_settings_files=off digital_clock -c digital_clock" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1640142838637 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "digital_clock_8_1200mv_85c_slow.vo D:/Quartus13.1.0.162/digital_clock/simulation/qsim// simulation " "Generated file digital_clock_8_1200mv_85c_slow.vo in folder \"D:/Quartus13.1.0.162/digital_clock/simulation/qsim//\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1640142839184 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "digital_clock_8_1200mv_0c_slow.vo D:/Quartus13.1.0.162/digital_clock/simulation/qsim// simulation " "Generated file digital_clock_8_1200mv_0c_slow.vo in folder \"D:/Quartus13.1.0.162/digital_clock/simulation/qsim//\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1640142839215 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "digital_clock_min_1200mv_0c_fast.vo D:/Quartus13.1.0.162/digital_clock/simulation/qsim// simulation " "Generated file digital_clock_min_1200mv_0c_fast.vo in folder \"D:/Quartus13.1.0.162/digital_clock/simulation/qsim//\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1640142839246 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "digital_clock.vo D:/Quartus13.1.0.162/digital_clock/simulation/qsim// simulation " "Generated file digital_clock.vo in folder \"D:/Quartus13.1.0.162/digital_clock/simulation/qsim//\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1640142839277 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "digital_clock_8_1200mv_85c_v_slow.sdo D:/Quartus13.1.0.162/digital_clock/simulation/qsim// simulation " "Generated file digital_clock_8_1200mv_85c_v_slow.sdo in folder \"D:/Quartus13.1.0.162/digital_clock/simulation/qsim//\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1640142839293 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "digital_clock_8_1200mv_0c_v_slow.sdo D:/Quartus13.1.0.162/digital_clock/simulation/qsim// simulation " "Generated file digital_clock_8_1200mv_0c_v_slow.sdo in folder \"D:/Quartus13.1.0.162/digital_clock/simulation/qsim//\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1640142839309 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "digital_clock_min_1200mv_0c_v_fast.sdo D:/Quartus13.1.0.162/digital_clock/simulation/qsim// simulation " "Generated file digital_clock_min_1200mv_0c_v_fast.sdo in folder \"D:/Quartus13.1.0.162/digital_clock/simulation/qsim//\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1640142839324 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "digital_clock_v.sdo D:/Quartus13.1.0.162/digital_clock/simulation/qsim// simulation " "Generated file digital_clock_v.sdo in folder \"D:/Quartus13.1.0.162/digital_clock/simulation/qsim//\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1640142839340 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4541 " "Peak virtual memory: 4541 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1640142839387 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 22 11:13:59 2021 " "Processing ended: Wed Dec 22 11:13:59 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1640142839387 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1640142839387 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1640142839387 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1640142839387 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 43 s " "Quartus II Full Compilation was successful. 0 errors, 43 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1640142839996 ""}
