Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab10_behav xil_defaultlib.lab10 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 17 differs from formal bit length 18 for port 'addr1' [C:/Users/Shlab_46/Desktop/project_v8.8/lab10.srcs/sources_1/lab10.v:294]
WARNING: [VRFC 10-3091] actual bit length 17 differs from formal bit length 18 for port 'addr2' [C:/Users/Shlab_46/Desktop/project_v8.8/lab10.srcs/sources_1/lab10.v:295]
WARNING: [VRFC 10-3091] actual bit length 17 differs from formal bit length 18 for port 'addr1' [C:/Users/Shlab_46/Desktop/project_v8.8/lab10.srcs/sources_1/lab10.v:299]
WARNING: [VRFC 10-3091] actual bit length 17 differs from formal bit length 18 for port 'addr2' [C:/Users/Shlab_46/Desktop/project_v8.8/lab10.srcs/sources_1/lab10.v:300]
WARNING: [VRFC 10-3091] actual bit length 17 differs from formal bit length 18 for port 'addr' [C:/Users/Shlab_46/Desktop/project_v8.8/lab10.srcs/sources_1/lab10.v:304]
WARNING: [VRFC 10-3091] actual bit length 17 differs from formal bit length 18 for port 'addr1' [C:/Users/Shlab_46/Desktop/project_v8.8/lab10.srcs/sources_1/lab10.v:308]
WARNING: [VRFC 10-3091] actual bit length 17 differs from formal bit length 18 for port 'addr2' [C:/Users/Shlab_46/Desktop/project_v8.8/lab10.srcs/sources_1/lab10.v:309]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 18 for port 'addr1' [C:/Users/Shlab_46/Desktop/project_v8.8/lab10.srcs/sources_1/lab10.v:313]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.debounce
Compiling module xil_defaultlib.vga_sync
Compiling module xil_defaultlib.clk_divider(divider=2)
Compiling module xil_defaultlib.sram(DATA_WIDTH=12,ADDR_WIDTH=18...
Compiling module xil_defaultlib.sram_pikachus_and_ball(DATA_WIDT...
Compiling module xil_defaultlib.sram_cloud(DATA_WIDTH=12,ADDR_WI...
Compiling module xil_defaultlib.sram_score(DATA_WIDTH=12,ADDR_WI...
Compiling module xil_defaultlib.sram_ducks(DATA_WIDTH=12,ADDR_WI...
Compiling module xil_defaultlib.lab10
Compiling module xil_defaultlib.glbl
Built simulation snapshot lab10_behav
