
 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.48+57 (git sha1 d37449605, clang++ 18.1.8 -fPIC -O3)

-- Running command `verilog_defines -DSYNTHESIS; read -vlog2k system/System.v; synth_ecp5 -top SystemResourceCheck -json fpga_build/SystemResourceCheck-netlist.json' --

1. Executing Verilog-2005 frontend: system/System.v
Parsing Verilog input from `system/System.v' to AST representation.
Storing AST representation for module `$abstract\MyClockGen'.
Storing AST representation for module `$abstract\gp1'.
Storing AST representation for module `$abstract\gp4'.
Storing AST representation for module `$abstract\gp8'.
Storing AST representation for module `$abstract\cla'.
Storing AST representation for module `$abstract\RegFile'.
Storing AST representation for module `$abstract\DatapathSingleCycle'.
Storing AST representation for module `$abstract\MemorySingleCycle'.
Storing AST representation for module `$abstract\SystemResourceCheck'.
Successfully finished Verilog frontend.

2. Executing SYNTH_ECP5 pass.

2.1. Executing Verilog-2005 frontend: /tools/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v
Parsing Verilog input from `/tools/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\LUT4'.
Generating RTLIL representation for module `\$__ABC9_LUT5'.
Generating RTLIL representation for module `\$__ABC9_LUT6'.
Generating RTLIL representation for module `\$__ABC9_LUT7'.
Generating RTLIL representation for module `\L6MUX21'.
Generating RTLIL representation for module `\CCU2C'.
Generating RTLIL representation for module `\TRELLIS_RAM16X2'.
Generating RTLIL representation for module `\PFUMX'.
Generating RTLIL representation for module `\TRELLIS_DPR16X4'.
Generating RTLIL representation for module `\DPR16X4C'.
Generating RTLIL representation for module `\LUT2'.
Generating RTLIL representation for module `\TRELLIS_FF'.
Generating RTLIL representation for module `\TRELLIS_IO'.
Generating RTLIL representation for module `\INV'.
Generating RTLIL representation for module `\TRELLIS_COMB'.
Generating RTLIL representation for module `\DP16KD'.
Generating RTLIL representation for module `\FD1P3AX'.
Generating RTLIL representation for module `\FD1P3AY'.
Generating RTLIL representation for module `\FD1P3BX'.
Generating RTLIL representation for module `\FD1P3DX'.
Generating RTLIL representation for module `\FD1P3IX'.
Generating RTLIL representation for module `\FD1P3JX'.
Generating RTLIL representation for module `\FD1S3AX'.
Generating RTLIL representation for module `\FD1S3AY'.
Generating RTLIL representation for module `\FD1S3BX'.
Generating RTLIL representation for module `\FD1S3DX'.
Generating RTLIL representation for module `\FD1S3IX'.
Generating RTLIL representation for module `\FD1S3JX'.
Generating RTLIL representation for module `\IFS1P3BX'.
Generating RTLIL representation for module `\IFS1P3DX'.
Generating RTLIL representation for module `\IFS1P3IX'.
Generating RTLIL representation for module `\IFS1P3JX'.
Generating RTLIL representation for module `\OFS1P3BX'.
Generating RTLIL representation for module `\OFS1P3DX'.
Generating RTLIL representation for module `\OFS1P3IX'.
Generating RTLIL representation for module `\OFS1P3JX'.
Generating RTLIL representation for module `\IB'.
Generating RTLIL representation for module `\IBPU'.
Generating RTLIL representation for module `\IBPD'.
Generating RTLIL representation for module `\OB'.
Generating RTLIL representation for module `\OBZ'.
Generating RTLIL representation for module `\OBZPU'.
Generating RTLIL representation for module `\OBZPD'.
Generating RTLIL representation for module `\OBCO'.
Generating RTLIL representation for module `\BB'.
Generating RTLIL representation for module `\BBPU'.
Generating RTLIL representation for module `\BBPD'.
Generating RTLIL representation for module `\ILVDS'.
Generating RTLIL representation for module `\OLVDS'.
Successfully finished Verilog frontend.

2.2. Executing Verilog-2005 frontend: /tools/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v
Parsing Verilog input from `/tools/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v' to AST representation.
Generating RTLIL representation for module `\MULT18X18D'.
Generating RTLIL representation for module `\ALU54B'.
Generating RTLIL representation for module `\EHXPLLL'.
Generating RTLIL representation for module `\DTR'.
Generating RTLIL representation for module `\OSCG'.
Generating RTLIL representation for module `\USRMCLK'.
Generating RTLIL representation for module `\JTAGG'.
Generating RTLIL representation for module `\DELAYF'.
Generating RTLIL representation for module `\DELAYG'.
Generating RTLIL representation for module `\IDDRX1F'.
Generating RTLIL representation for module `\IDDRX2F'.
Generating RTLIL representation for module `\IDDR71B'.
Generating RTLIL representation for module `\IDDRX2DQA'.
Generating RTLIL representation for module `\ODDRX1F'.
Generating RTLIL representation for module `\ODDRX2F'.
Generating RTLIL representation for module `\ODDR71B'.
Generating RTLIL representation for module `\OSHX2A'.
Generating RTLIL representation for module `\ODDRX2DQA'.
Generating RTLIL representation for module `\ODDRX2DQSB'.
Generating RTLIL representation for module `\TSHX2DQA'.
Generating RTLIL representation for module `\TSHX2DQSA'.
Generating RTLIL representation for module `\DQSBUFM'.
Generating RTLIL representation for module `\DDRDLLA'.
Generating RTLIL representation for module `\DLLDELD'.
Generating RTLIL representation for module `\CLKDIVF'.
Generating RTLIL representation for module `\ECLKSYNCB'.
Generating RTLIL representation for module `\ECLKBRIDGECS'.
Generating RTLIL representation for module `\DCCA'.
Generating RTLIL representation for module `\DCSC'.
Generating RTLIL representation for module `\DCUA'.
Generating RTLIL representation for module `\EXTREFB'.
Generating RTLIL representation for module `\PCSCLKDIV'.
Generating RTLIL representation for module `\PUR'.
Generating RTLIL representation for module `\GSR'.
Generating RTLIL representation for module `\SGSR'.
Generating RTLIL representation for module `\PDPW16KD'.
Successfully finished Verilog frontend.

2.3. Executing HIERARCHY pass (managing design hierarchy).

2.4. Executing AST frontend in derive mode using pre-parsed AST for module `\SystemResourceCheck'.
Generating RTLIL representation for module `\SystemResourceCheck'.

2.4.1. Analyzing design hierarchy..
Top module:  \SystemResourceCheck

2.4.2. Executing AST frontend in derive mode using pre-parsed AST for module `\DatapathSingleCycle'.
Generating RTLIL representation for module `\DatapathSingleCycle'.
Parameter \NUM_WORDS = 128

2.4.3. Executing AST frontend in derive mode using pre-parsed AST for module `\MemorySingleCycle'.
Parameter \NUM_WORDS = 128
Generating RTLIL representation for module `$paramod\MemorySingleCycle\NUM_WORDS=s32'00000000000000000000000010000000'.

2.4.4. Executing AST frontend in derive mode using pre-parsed AST for module `\MyClockGen'.
Generating RTLIL representation for module `\MyClockGen'.

2.4.5. Analyzing design hierarchy..
Top module:  \SystemResourceCheck
Used module:     \DatapathSingleCycle
Used module:     $paramod\MemorySingleCycle\NUM_WORDS=s32'00000000000000000000000010000000
Used module:     \MyClockGen

2.4.6. Executing AST frontend in derive mode using pre-parsed AST for module `\cla'.
Generating RTLIL representation for module `\cla'.

2.4.7. Executing AST frontend in derive mode using pre-parsed AST for module `\RegFile'.
Generating RTLIL representation for module `\RegFile'.

2.4.8. Analyzing design hierarchy..
Top module:  \SystemResourceCheck
Used module:     \DatapathSingleCycle
Used module:         \cla
Used module:         \RegFile
Used module:     $paramod\MemorySingleCycle\NUM_WORDS=s32'00000000000000000000000010000000
Used module:     \MyClockGen

2.4.9. Executing AST frontend in derive mode using pre-parsed AST for module `\gp1'.
Generating RTLIL representation for module `\gp1'.

2.4.10. Executing AST frontend in derive mode using pre-parsed AST for module `\gp8'.
Generating RTLIL representation for module `\gp8'.

2.4.11. Analyzing design hierarchy..
Top module:  \SystemResourceCheck
Used module:     \DatapathSingleCycle
Used module:         \cla
Used module:             \gp1
Used module:             \gp8
Used module:         \RegFile
Used module:     $paramod\MemorySingleCycle\NUM_WORDS=s32'00000000000000000000000010000000
Used module:     \MyClockGen

2.4.12. Executing AST frontend in derive mode using pre-parsed AST for module `\gp4'.
Generating RTLIL representation for module `\gp4'.

2.4.13. Analyzing design hierarchy..
Top module:  \SystemResourceCheck
Used module:     \DatapathSingleCycle
Used module:         \cla
Used module:             \gp1
Used module:             \gp8
Used module:                 \gp4
Used module:         \RegFile
Used module:     $paramod\MemorySingleCycle\NUM_WORDS=s32'00000000000000000000000010000000
Used module:     \MyClockGen

2.4.14. Analyzing design hierarchy..
Top module:  \SystemResourceCheck
Used module:     \DatapathSingleCycle
Used module:         \cla
Used module:             \gp1
Used module:             \gp8
Used module:                 \gp4
Used module:         \RegFile
Used module:     $paramod\MemorySingleCycle\NUM_WORDS=s32'00000000000000000000000010000000
Used module:     \MyClockGen
Removing unused module `$abstract\SystemResourceCheck'.
Removing unused module `$abstract\MemorySingleCycle'.
Removing unused module `$abstract\DatapathSingleCycle'.
Removing unused module `$abstract\RegFile'.
Removing unused module `$abstract\cla'.
Removing unused module `$abstract\gp8'.
Removing unused module `$abstract\gp4'.
Removing unused module `$abstract\gp1'.
Removing unused module `$abstract\MyClockGen'.
Removed 9 unused modules.

2.5. Executing PROC pass (convert processes to netlists).

2.5.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `\TRELLIS_DPR16X4.$proc$/tools/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:213$118'.
Removing empty process `$paramod\MemorySingleCycle\NUM_WORDS=s32'00000000000000000000000010000000.$proc$system/System.v:0$506'.
Found and cleaned up 1 empty switch in `$paramod\MemorySingleCycle\NUM_WORDS=s32'00000000000000000000000010000000.$proc$system/System.v:585$463'.
Removing empty process `$paramod\MemorySingleCycle\NUM_WORDS=s32'00000000000000000000000010000000.$proc$system/System.v:585$463'.
Found and cleaned up 1 empty switch in `\DatapathSingleCycle.$proc$system/System.v:406$418'.
Found and cleaned up 1 empty switch in `\DatapathSingleCycle.$proc$system/System.v:337$402'.
Cleaned up 4 empty switches.

2.5.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/tools/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:350$225 in module TRELLIS_FF.
Marked 1 switch rules as full_case in process $proc$/tools/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:285$177 in module DPR16X4C.
Marked 1 switch rules as full_case in process $proc$/tools/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:221$119 in module TRELLIS_DPR16X4.
Marked 2 switch rules as full_case in process $proc$system/System.v:223$613 in module RegFile.
Marked 5 switch rules as full_case in process $proc$system/System.v:595$466 in module $paramod\MemorySingleCycle\NUM_WORDS=s32'00000000000000000000000010000000.
Marked 1 switch rules as full_case in process $proc$system/System.v:590$464 in module $paramod\MemorySingleCycle\NUM_WORDS=s32'00000000000000000000000010000000.
Removed 2 dead cases from process $proc$system/System.v:406$418 in module DatapathSingleCycle.
Marked 24 switch rules as full_case in process $proc$system/System.v:406$418 in module DatapathSingleCycle.
Marked 1 switch rules as full_case in process $proc$system/System.v:353$406 in module DatapathSingleCycle.
Marked 1 switch rules as full_case in process $proc$system/System.v:345$405 in module DatapathSingleCycle.
Marked 1 switch rules as full_case in process $proc$system/System.v:337$402 in module DatapathSingleCycle.
Removed a total of 2 dead cases.

2.5.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 2 redundant assignments.
Promoted 98 assignments to connections.

2.5.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\TRELLIS_FF.$proc$/tools/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:0$226'.
  Set init value: \Q = 1'0

2.5.5. Executing PROC_ARST pass (detect async resets in processes).

2.5.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~40 debug messages>

2.5.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\TRELLIS_FF.$proc$/tools/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:0$226'.
Creating decoders for process `\TRELLIS_FF.$proc$/tools/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:350$225'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DPR16X4C.$proc$/tools/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:0$200'.
Creating decoders for process `\DPR16X4C.$proc$/tools/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:285$177'.
     1/3: $1$memwr$\ram$/tools/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:287$176_EN[3:0]$183
     2/3: $1$memwr$\ram$/tools/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:287$176_DATA[3:0]$182
     3/3: $1$memwr$\ram$/tools/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:287$176_ADDR[3:0]$181
Creating decoders for process `\TRELLIS_DPR16X4.$proc$/tools/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:0$143'.
Creating decoders for process `\TRELLIS_DPR16X4.$proc$/tools/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:221$119'.
     1/3: $1$memwr$\mem$/tools/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:223$117_EN[3:0]$125
     2/3: $1$memwr$\mem$/tools/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:223$117_DATA[3:0]$124
     3/3: $1$memwr$\mem$/tools/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:223$117_ADDR[3:0]$123
Creating decoders for process `\TRELLIS_DPR16X4.$proc$/tools/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:213$118'.
Creating decoders for process `\RegFile.$proc$system/System.v:223$613'.
     1/39: $2$memwr$\regs$system/System.v:230$610_EN[31:0]$688
     2/39: $2$memwr$\regs$system/System.v:230$610_DATA[31:0]$687
     3/39: $2$memwr$\regs$system/System.v:230$610_ADDR[4:0]$686
     4/39: $1\sv2v_autoblock_1.i[31:0]
     5/39: $1$memwr$\regs$system/System.v:227$609_EN[31:0]$680
     6/39: $1$memwr$\regs$system/System.v:227$608_EN[31:0]$679
     7/39: $1$memwr$\regs$system/System.v:227$607_EN[31:0]$678
     8/39: $1$memwr$\regs$system/System.v:227$606_EN[31:0]$677
     9/39: $1$memwr$\regs$system/System.v:227$605_EN[31:0]$676
    10/39: $1$memwr$\regs$system/System.v:227$604_EN[31:0]$675
    11/39: $1$memwr$\regs$system/System.v:227$603_EN[31:0]$674
    12/39: $1$memwr$\regs$system/System.v:227$602_EN[31:0]$673
    13/39: $1$memwr$\regs$system/System.v:227$601_EN[31:0]$672
    14/39: $1$memwr$\regs$system/System.v:227$600_EN[31:0]$671
    15/39: $1$memwr$\regs$system/System.v:227$599_EN[31:0]$670
    16/39: $1$memwr$\regs$system/System.v:227$598_EN[31:0]$669
    17/39: $1$memwr$\regs$system/System.v:227$597_EN[31:0]$668
    18/39: $1$memwr$\regs$system/System.v:227$596_EN[31:0]$667
    19/39: $1$memwr$\regs$system/System.v:227$595_EN[31:0]$666
    20/39: $1$memwr$\regs$system/System.v:227$594_EN[31:0]$665
    21/39: $1$memwr$\regs$system/System.v:227$593_EN[31:0]$664
    22/39: $1$memwr$\regs$system/System.v:227$592_EN[31:0]$663
    23/39: $1$memwr$\regs$system/System.v:227$591_EN[31:0]$662
    24/39: $1$memwr$\regs$system/System.v:227$590_EN[31:0]$661
    25/39: $1$memwr$\regs$system/System.v:227$589_EN[31:0]$660
    26/39: $1$memwr$\regs$system/System.v:227$588_EN[31:0]$659
    27/39: $1$memwr$\regs$system/System.v:227$587_EN[31:0]$658
    28/39: $1$memwr$\regs$system/System.v:227$586_EN[31:0]$657
    29/39: $1$memwr$\regs$system/System.v:227$585_EN[31:0]$656
    30/39: $1$memwr$\regs$system/System.v:227$584_EN[31:0]$655
    31/39: $1$memwr$\regs$system/System.v:227$583_EN[31:0]$654
    32/39: $1$memwr$\regs$system/System.v:227$582_EN[31:0]$653
    33/39: $1$memwr$\regs$system/System.v:227$581_EN[31:0]$652
    34/39: $1$memwr$\regs$system/System.v:227$580_EN[31:0]$651
    35/39: $1$memwr$\regs$system/System.v:227$579_EN[31:0]$650
    36/39: $1$memwr$\regs$system/System.v:227$578_EN[31:0]$649
    37/39: $1$memwr$\regs$system/System.v:230$610_EN[31:0]$683
    38/39: $1$memwr$\regs$system/System.v:230$610_DATA[31:0]$682
    39/39: $1$memwr$\regs$system/System.v:230$610_ADDR[4:0]$681
Creating decoders for process `$paramod\MemorySingleCycle\NUM_WORDS=s32'00000000000000000000000010000000.$proc$system/System.v:595$466'.
     1/25: $2$memwr$\mem_array$system/System.v:606$462_EN[31:0]$502
     2/25: $2$memwr$\mem_array$system/System.v:606$462_DATA[31:0]$501
     3/25: $2$memwr$\mem_array$system/System.v:606$462_ADDR[6:0]$500
     4/25: $2$memwr$\mem_array$system/System.v:604$461_EN[31:0]$499
     5/25: $2$memwr$\mem_array$system/System.v:604$461_DATA[31:0]$498
     6/25: $2$memwr$\mem_array$system/System.v:604$461_ADDR[6:0]$497
     7/25: $2$memwr$\mem_array$system/System.v:602$460_EN[31:0]$496
     8/25: $2$memwr$\mem_array$system/System.v:602$460_DATA[31:0]$495
     9/25: $2$memwr$\mem_array$system/System.v:602$460_ADDR[6:0]$494
    10/25: $2$memwr$\mem_array$system/System.v:600$459_EN[31:0]$493
    11/25: $2$memwr$\mem_array$system/System.v:600$459_DATA[31:0]$492
    12/25: $2$memwr$\mem_array$system/System.v:600$459_ADDR[6:0]$491
    13/25: $1$memwr$\mem_array$system/System.v:606$462_EN[31:0]$490
    14/25: $1$memwr$\mem_array$system/System.v:606$462_DATA[31:0]$489
    15/25: $1$memwr$\mem_array$system/System.v:606$462_ADDR[6:0]$488
    16/25: $1$memwr$\mem_array$system/System.v:604$461_EN[31:0]$487
    17/25: $1$memwr$\mem_array$system/System.v:604$461_DATA[31:0]$486
    18/25: $1$memwr$\mem_array$system/System.v:604$461_ADDR[6:0]$485
    19/25: $1$memwr$\mem_array$system/System.v:602$460_EN[31:0]$484
    20/25: $1$memwr$\mem_array$system/System.v:602$460_DATA[31:0]$483
    21/25: $1$memwr$\mem_array$system/System.v:602$460_ADDR[6:0]$482
    22/25: $1$memwr$\mem_array$system/System.v:600$459_EN[31:0]$481
    23/25: $1$memwr$\mem_array$system/System.v:600$459_DATA[31:0]$480
    24/25: $1$memwr$\mem_array$system/System.v:600$459_ADDR[6:0]$479
    25/25: $0\load_data_from_dmem[31:0]
Creating decoders for process `$paramod\MemorySingleCycle\NUM_WORDS=s32'00000000000000000000000010000000.$proc$system/System.v:590$464'.
     1/1: $0\insn_from_imem[31:0]
Creating decoders for process `$paramod\MemorySingleCycle\NUM_WORDS=s32'00000000000000000000000010000000.$proc$system/System.v:0$507'.
Creating decoders for process `\DatapathSingleCycle.$proc$system/System.v:0$458'.
Creating decoders for process `\DatapathSingleCycle.$proc$system/System.v:406$418'.
     1/57: $2\branch_decision[0:0]
     2/57: $22\illegal_insn[0:0]
     3/57: $16\data_reg_write[31:0]
     4/57: $16\enable_reg_write[0:0]
     5/57: $21\illegal_insn[0:0]
     6/57: $20\illegal_insn[0:0]
     7/57: $15\data_reg_write[31:0]
     8/57: $15\enable_reg_write[0:0]
     9/57: $19\illegal_insn[0:0]
    10/57: $14\data_reg_write[31:0]
    11/57: $14\enable_reg_write[0:0]
    12/57: $18\illegal_insn[0:0]
    13/57: $13\data_reg_write[31:0]
    14/57: $13\enable_reg_write[0:0]
    15/57: $17\illegal_insn[0:0]
    16/57: $16\illegal_insn[0:0]
    17/57: $12\data_reg_write[31:0]
    18/57: $12\enable_reg_write[0:0]
    19/57: $15\illegal_insn[0:0]
    20/57: $14\illegal_insn[0:0]
    21/57: $11\data_reg_write[31:0]
    22/57: $11\enable_reg_write[0:0]
    23/57: $13\illegal_insn[0:0]
    24/57: $12\illegal_insn[0:0]
    25/57: $10\data_reg_write[31:0]
    26/57: $10\enable_reg_write[0:0]
    27/57: $11\illegal_insn[0:0]
    28/57: $10\illegal_insn[0:0]
    29/57: $9\data_reg_write[31:0]
    30/57: $9\enable_reg_write[0:0]
    31/57: $9\illegal_insn[0:0]
    32/57: $8\data_reg_write[31:0]
    33/57: $8\enable_reg_write[0:0]
    34/57: $8\illegal_insn[0:0]
    35/57: $7\data_reg_write[31:0]
    36/57: $7\enable_reg_write[0:0]
    37/57: $7\illegal_insn[0:0]
    38/57: $6\illegal_insn[0:0]
    39/57: $6\enable_reg_write[0:0]
    40/57: $6\data_reg_write[31:0]
    41/57: $5\data_reg_write[31:0]
    42/57: $5\enable_reg_write[0:0]
    43/57: $5\illegal_insn[0:0]
    44/57: $4\data_reg_write[31:0]
    45/57: $4\enable_reg_write[0:0]
    46/57: $4\illegal_insn[0:0]
    47/57: $3\data_reg_write[31:0]
    48/57: $3\enable_reg_write[0:0]
    49/57: $3\illegal_insn[0:0]
    50/57: $2\data_reg_write[31:0]
    51/57: $2\enable_reg_write[0:0]
    52/57: $2\illegal_insn[0:0]
    53/57: $1\data_reg_write[31:0]
    54/57: $1\enable_reg_write[0:0]
    55/57: $1\illegal_insn[0:0]
    56/57: $1\branch_decision[0:0]
    57/57: $1\halt[0:0]
Creating decoders for process `\DatapathSingleCycle.$proc$system/System.v:353$406'.
     1/2: $0\cycles_current[31:0]
     2/2: $0\num_insns_current[31:0]
Creating decoders for process `\DatapathSingleCycle.$proc$system/System.v:345$405'.
     1/1: $0\pcCurrent[31:0]
Creating decoders for process `\DatapathSingleCycle.$proc$system/System.v:337$402'.
     1/1: $1\pcNext[31:0]

2.5.8. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `$paramod\MemorySingleCycle\NUM_WORDS=s32'00000000000000000000000010000000.\_sv2v_0' from process `$paramod\MemorySingleCycle\NUM_WORDS=s32'00000000000000000000000010000000.$proc$system/System.v:0$507'.
No latch inferred for signal `\DatapathSingleCycle.\_sv2v_0' from process `\DatapathSingleCycle.$proc$system/System.v:0$458'.
No latch inferred for signal `\DatapathSingleCycle.\halt' from process `\DatapathSingleCycle.$proc$system/System.v:406$418'.
No latch inferred for signal `\DatapathSingleCycle.\branch_decision' from process `\DatapathSingleCycle.$proc$system/System.v:406$418'.
No latch inferred for signal `\DatapathSingleCycle.\data_reg_write' from process `\DatapathSingleCycle.$proc$system/System.v:406$418'.
No latch inferred for signal `\DatapathSingleCycle.\enable_reg_write' from process `\DatapathSingleCycle.$proc$system/System.v:406$418'.
No latch inferred for signal `\DatapathSingleCycle.\illegal_insn' from process `\DatapathSingleCycle.$proc$system/System.v:406$418'.
No latch inferred for signal `\DatapathSingleCycle.\pcNext' from process `\DatapathSingleCycle.$proc$system/System.v:337$402'.

2.5.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\TRELLIS_FF.\Q' using process `\TRELLIS_FF.$proc$/tools/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:350$225'.
  created $dff cell `$procdff$1701' with positive edge clock.
Creating register for signal `\DPR16X4C.\i' using process `\DPR16X4C.$proc$/tools/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:0$200'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/tools/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:281$161_EN' using process `\DPR16X4C.$proc$/tools/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:0$200'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/tools/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:281$162_EN' using process `\DPR16X4C.$proc$/tools/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:0$200'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/tools/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:281$163_EN' using process `\DPR16X4C.$proc$/tools/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:0$200'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/tools/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:281$164_EN' using process `\DPR16X4C.$proc$/tools/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:0$200'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/tools/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:281$165_EN' using process `\DPR16X4C.$proc$/tools/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:0$200'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/tools/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:281$166_EN' using process `\DPR16X4C.$proc$/tools/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:0$200'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/tools/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:281$167_EN' using process `\DPR16X4C.$proc$/tools/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:0$200'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/tools/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:281$168_EN' using process `\DPR16X4C.$proc$/tools/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:0$200'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/tools/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:281$169_EN' using process `\DPR16X4C.$proc$/tools/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:0$200'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/tools/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:281$170_EN' using process `\DPR16X4C.$proc$/tools/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:0$200'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/tools/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:281$171_EN' using process `\DPR16X4C.$proc$/tools/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:0$200'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/tools/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:281$172_EN' using process `\DPR16X4C.$proc$/tools/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:0$200'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/tools/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:281$173_EN' using process `\DPR16X4C.$proc$/tools/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:0$200'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/tools/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:281$174_EN' using process `\DPR16X4C.$proc$/tools/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:0$200'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/tools/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:281$175_EN' using process `\DPR16X4C.$proc$/tools/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:0$200'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/tools/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:287$176_ADDR' using process `\DPR16X4C.$proc$/tools/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:285$177'.
  created $dff cell `$procdff$1702' with positive edge clock.
Creating register for signal `\DPR16X4C.$memwr$\ram$/tools/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:287$176_DATA' using process `\DPR16X4C.$proc$/tools/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:285$177'.
  created $dff cell `$procdff$1703' with positive edge clock.
Creating register for signal `\DPR16X4C.$memwr$\ram$/tools/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:287$176_EN' using process `\DPR16X4C.$proc$/tools/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:285$177'.
  created $dff cell `$procdff$1704' with positive edge clock.
Creating register for signal `\TRELLIS_DPR16X4.\i' using process `\TRELLIS_DPR16X4.$proc$/tools/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:0$143'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/tools/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:207$101_EN' using process `\TRELLIS_DPR16X4.$proc$/tools/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:0$143'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/tools/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:207$102_EN' using process `\TRELLIS_DPR16X4.$proc$/tools/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:0$143'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/tools/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:207$103_EN' using process `\TRELLIS_DPR16X4.$proc$/tools/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:0$143'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/tools/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:207$104_EN' using process `\TRELLIS_DPR16X4.$proc$/tools/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:0$143'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/tools/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:207$105_EN' using process `\TRELLIS_DPR16X4.$proc$/tools/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:0$143'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/tools/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:207$106_EN' using process `\TRELLIS_DPR16X4.$proc$/tools/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:0$143'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/tools/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:207$107_EN' using process `\TRELLIS_DPR16X4.$proc$/tools/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:0$143'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/tools/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:207$108_EN' using process `\TRELLIS_DPR16X4.$proc$/tools/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:0$143'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/tools/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:207$109_EN' using process `\TRELLIS_DPR16X4.$proc$/tools/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:0$143'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/tools/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:207$110_EN' using process `\TRELLIS_DPR16X4.$proc$/tools/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:0$143'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/tools/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:207$111_EN' using process `\TRELLIS_DPR16X4.$proc$/tools/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:0$143'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/tools/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:207$112_EN' using process `\TRELLIS_DPR16X4.$proc$/tools/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:0$143'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/tools/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:207$113_EN' using process `\TRELLIS_DPR16X4.$proc$/tools/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:0$143'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/tools/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:207$114_EN' using process `\TRELLIS_DPR16X4.$proc$/tools/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:0$143'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/tools/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:207$115_EN' using process `\TRELLIS_DPR16X4.$proc$/tools/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:0$143'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/tools/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:207$116_EN' using process `\TRELLIS_DPR16X4.$proc$/tools/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:0$143'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/tools/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:223$117_ADDR' using process `\TRELLIS_DPR16X4.$proc$/tools/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:221$119'.
  created $dff cell `$procdff$1705' with positive edge clock.
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/tools/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:223$117_DATA' using process `\TRELLIS_DPR16X4.$proc$/tools/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:221$119'.
  created $dff cell `$procdff$1706' with positive edge clock.
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/tools/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:223$117_EN' using process `\TRELLIS_DPR16X4.$proc$/tools/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:221$119'.
  created $dff cell `$procdff$1707' with positive edge clock.
Creating register for signal `\TRELLIS_DPR16X4.\muxwre' using process `\TRELLIS_DPR16X4.$proc$/tools/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:213$118'.
  created direct connection (no actual register cell created).
Creating register for signal `\RegFile.\sv2v_autoblock_1.i' using process `\RegFile.$proc$system/System.v:223$613'.
  created $dff cell `$procdff$1708' with positive edge clock.
Creating register for signal `\RegFile.$memwr$\regs$system/System.v:227$578_EN' using process `\RegFile.$proc$system/System.v:223$613'.
  created $dff cell `$procdff$1709' with positive edge clock.
Creating register for signal `\RegFile.$memwr$\regs$system/System.v:227$579_EN' using process `\RegFile.$proc$system/System.v:223$613'.
  created $dff cell `$procdff$1710' with positive edge clock.
Creating register for signal `\RegFile.$memwr$\regs$system/System.v:227$580_EN' using process `\RegFile.$proc$system/System.v:223$613'.
  created $dff cell `$procdff$1711' with positive edge clock.
Creating register for signal `\RegFile.$memwr$\regs$system/System.v:227$581_EN' using process `\RegFile.$proc$system/System.v:223$613'.
  created $dff cell `$procdff$1712' with positive edge clock.
Creating register for signal `\RegFile.$memwr$\regs$system/System.v:227$582_EN' using process `\RegFile.$proc$system/System.v:223$613'.
  created $dff cell `$procdff$1713' with positive edge clock.
Creating register for signal `\RegFile.$memwr$\regs$system/System.v:227$583_EN' using process `\RegFile.$proc$system/System.v:223$613'.
  created $dff cell `$procdff$1714' with positive edge clock.
Creating register for signal `\RegFile.$memwr$\regs$system/System.v:227$584_EN' using process `\RegFile.$proc$system/System.v:223$613'.
  created $dff cell `$procdff$1715' with positive edge clock.
Creating register for signal `\RegFile.$memwr$\regs$system/System.v:227$585_EN' using process `\RegFile.$proc$system/System.v:223$613'.
  created $dff cell `$procdff$1716' with positive edge clock.
Creating register for signal `\RegFile.$memwr$\regs$system/System.v:227$586_EN' using process `\RegFile.$proc$system/System.v:223$613'.
  created $dff cell `$procdff$1717' with positive edge clock.
Creating register for signal `\RegFile.$memwr$\regs$system/System.v:227$587_EN' using process `\RegFile.$proc$system/System.v:223$613'.
  created $dff cell `$procdff$1718' with positive edge clock.
Creating register for signal `\RegFile.$memwr$\regs$system/System.v:227$588_EN' using process `\RegFile.$proc$system/System.v:223$613'.
  created $dff cell `$procdff$1719' with positive edge clock.
Creating register for signal `\RegFile.$memwr$\regs$system/System.v:227$589_EN' using process `\RegFile.$proc$system/System.v:223$613'.
  created $dff cell `$procdff$1720' with positive edge clock.
Creating register for signal `\RegFile.$memwr$\regs$system/System.v:227$590_EN' using process `\RegFile.$proc$system/System.v:223$613'.
  created $dff cell `$procdff$1721' with positive edge clock.
Creating register for signal `\RegFile.$memwr$\regs$system/System.v:227$591_EN' using process `\RegFile.$proc$system/System.v:223$613'.
  created $dff cell `$procdff$1722' with positive edge clock.
Creating register for signal `\RegFile.$memwr$\regs$system/System.v:227$592_EN' using process `\RegFile.$proc$system/System.v:223$613'.
  created $dff cell `$procdff$1723' with positive edge clock.
Creating register for signal `\RegFile.$memwr$\regs$system/System.v:227$593_EN' using process `\RegFile.$proc$system/System.v:223$613'.
  created $dff cell `$procdff$1724' with positive edge clock.
Creating register for signal `\RegFile.$memwr$\regs$system/System.v:227$594_EN' using process `\RegFile.$proc$system/System.v:223$613'.
  created $dff cell `$procdff$1725' with positive edge clock.
Creating register for signal `\RegFile.$memwr$\regs$system/System.v:227$595_EN' using process `\RegFile.$proc$system/System.v:223$613'.
  created $dff cell `$procdff$1726' with positive edge clock.
Creating register for signal `\RegFile.$memwr$\regs$system/System.v:227$596_EN' using process `\RegFile.$proc$system/System.v:223$613'.
  created $dff cell `$procdff$1727' with positive edge clock.
Creating register for signal `\RegFile.$memwr$\regs$system/System.v:227$597_EN' using process `\RegFile.$proc$system/System.v:223$613'.
  created $dff cell `$procdff$1728' with positive edge clock.
Creating register for signal `\RegFile.$memwr$\regs$system/System.v:227$598_EN' using process `\RegFile.$proc$system/System.v:223$613'.
  created $dff cell `$procdff$1729' with positive edge clock.
Creating register for signal `\RegFile.$memwr$\regs$system/System.v:227$599_EN' using process `\RegFile.$proc$system/System.v:223$613'.
  created $dff cell `$procdff$1730' with positive edge clock.
Creating register for signal `\RegFile.$memwr$\regs$system/System.v:227$600_EN' using process `\RegFile.$proc$system/System.v:223$613'.
  created $dff cell `$procdff$1731' with positive edge clock.
Creating register for signal `\RegFile.$memwr$\regs$system/System.v:227$601_EN' using process `\RegFile.$proc$system/System.v:223$613'.
  created $dff cell `$procdff$1732' with positive edge clock.
Creating register for signal `\RegFile.$memwr$\regs$system/System.v:227$602_EN' using process `\RegFile.$proc$system/System.v:223$613'.
  created $dff cell `$procdff$1733' with positive edge clock.
Creating register for signal `\RegFile.$memwr$\regs$system/System.v:227$603_EN' using process `\RegFile.$proc$system/System.v:223$613'.
  created $dff cell `$procdff$1734' with positive edge clock.
Creating register for signal `\RegFile.$memwr$\regs$system/System.v:227$604_EN' using process `\RegFile.$proc$system/System.v:223$613'.
  created $dff cell `$procdff$1735' with positive edge clock.
Creating register for signal `\RegFile.$memwr$\regs$system/System.v:227$605_EN' using process `\RegFile.$proc$system/System.v:223$613'.
  created $dff cell `$procdff$1736' with positive edge clock.
Creating register for signal `\RegFile.$memwr$\regs$system/System.v:227$606_EN' using process `\RegFile.$proc$system/System.v:223$613'.
  created $dff cell `$procdff$1737' with positive edge clock.
Creating register for signal `\RegFile.$memwr$\regs$system/System.v:227$607_EN' using process `\RegFile.$proc$system/System.v:223$613'.
  created $dff cell `$procdff$1738' with positive edge clock.
Creating register for signal `\RegFile.$memwr$\regs$system/System.v:227$608_EN' using process `\RegFile.$proc$system/System.v:223$613'.
  created $dff cell `$procdff$1739' with positive edge clock.
Creating register for signal `\RegFile.$memwr$\regs$system/System.v:227$609_EN' using process `\RegFile.$proc$system/System.v:223$613'.
  created $dff cell `$procdff$1740' with positive edge clock.
Creating register for signal `\RegFile.$memwr$\regs$system/System.v:230$610_ADDR' using process `\RegFile.$proc$system/System.v:223$613'.
  created $dff cell `$procdff$1741' with positive edge clock.
Creating register for signal `\RegFile.$memwr$\regs$system/System.v:230$610_DATA' using process `\RegFile.$proc$system/System.v:223$613'.
  created $dff cell `$procdff$1742' with positive edge clock.
Creating register for signal `\RegFile.$memwr$\regs$system/System.v:230$610_EN' using process `\RegFile.$proc$system/System.v:223$613'.
  created $dff cell `$procdff$1743' with positive edge clock.
Creating register for signal `$paramod\MemorySingleCycle\NUM_WORDS=s32'00000000000000000000000010000000.\load_data_from_dmem' using process `$paramod\MemorySingleCycle\NUM_WORDS=s32'00000000000000000000000010000000.$proc$system/System.v:595$466'.
  created $dff cell `$procdff$1744' with negative edge clock.
Creating register for signal `$paramod\MemorySingleCycle\NUM_WORDS=s32'00000000000000000000000010000000.$memwr$\mem_array$system/System.v:600$459_ADDR' using process `$paramod\MemorySingleCycle\NUM_WORDS=s32'00000000000000000000000010000000.$proc$system/System.v:595$466'.
  created $dff cell `$procdff$1745' with negative edge clock.
Creating register for signal `$paramod\MemorySingleCycle\NUM_WORDS=s32'00000000000000000000000010000000.$memwr$\mem_array$system/System.v:600$459_DATA' using process `$paramod\MemorySingleCycle\NUM_WORDS=s32'00000000000000000000000010000000.$proc$system/System.v:595$466'.
  created $dff cell `$procdff$1746' with negative edge clock.
Creating register for signal `$paramod\MemorySingleCycle\NUM_WORDS=s32'00000000000000000000000010000000.$memwr$\mem_array$system/System.v:600$459_EN' using process `$paramod\MemorySingleCycle\NUM_WORDS=s32'00000000000000000000000010000000.$proc$system/System.v:595$466'.
  created $dff cell `$procdff$1747' with negative edge clock.
Creating register for signal `$paramod\MemorySingleCycle\NUM_WORDS=s32'00000000000000000000000010000000.$memwr$\mem_array$system/System.v:602$460_ADDR' using process `$paramod\MemorySingleCycle\NUM_WORDS=s32'00000000000000000000000010000000.$proc$system/System.v:595$466'.
  created $dff cell `$procdff$1748' with negative edge clock.
Creating register for signal `$paramod\MemorySingleCycle\NUM_WORDS=s32'00000000000000000000000010000000.$memwr$\mem_array$system/System.v:602$460_DATA' using process `$paramod\MemorySingleCycle\NUM_WORDS=s32'00000000000000000000000010000000.$proc$system/System.v:595$466'.
  created $dff cell `$procdff$1749' with negative edge clock.
Creating register for signal `$paramod\MemorySingleCycle\NUM_WORDS=s32'00000000000000000000000010000000.$memwr$\mem_array$system/System.v:602$460_EN' using process `$paramod\MemorySingleCycle\NUM_WORDS=s32'00000000000000000000000010000000.$proc$system/System.v:595$466'.
  created $dff cell `$procdff$1750' with negative edge clock.
Creating register for signal `$paramod\MemorySingleCycle\NUM_WORDS=s32'00000000000000000000000010000000.$memwr$\mem_array$system/System.v:604$461_ADDR' using process `$paramod\MemorySingleCycle\NUM_WORDS=s32'00000000000000000000000010000000.$proc$system/System.v:595$466'.
  created $dff cell `$procdff$1751' with negative edge clock.
Creating register for signal `$paramod\MemorySingleCycle\NUM_WORDS=s32'00000000000000000000000010000000.$memwr$\mem_array$system/System.v:604$461_DATA' using process `$paramod\MemorySingleCycle\NUM_WORDS=s32'00000000000000000000000010000000.$proc$system/System.v:595$466'.
  created $dff cell `$procdff$1752' with negative edge clock.
Creating register for signal `$paramod\MemorySingleCycle\NUM_WORDS=s32'00000000000000000000000010000000.$memwr$\mem_array$system/System.v:604$461_EN' using process `$paramod\MemorySingleCycle\NUM_WORDS=s32'00000000000000000000000010000000.$proc$system/System.v:595$466'.
  created $dff cell `$procdff$1753' with negative edge clock.
Creating register for signal `$paramod\MemorySingleCycle\NUM_WORDS=s32'00000000000000000000000010000000.$memwr$\mem_array$system/System.v:606$462_ADDR' using process `$paramod\MemorySingleCycle\NUM_WORDS=s32'00000000000000000000000010000000.$proc$system/System.v:595$466'.
  created $dff cell `$procdff$1754' with negative edge clock.
Creating register for signal `$paramod\MemorySingleCycle\NUM_WORDS=s32'00000000000000000000000010000000.$memwr$\mem_array$system/System.v:606$462_DATA' using process `$paramod\MemorySingleCycle\NUM_WORDS=s32'00000000000000000000000010000000.$proc$system/System.v:595$466'.
  created $dff cell `$procdff$1755' with negative edge clock.
Creating register for signal `$paramod\MemorySingleCycle\NUM_WORDS=s32'00000000000000000000000010000000.$memwr$\mem_array$system/System.v:606$462_EN' using process `$paramod\MemorySingleCycle\NUM_WORDS=s32'00000000000000000000000010000000.$proc$system/System.v:595$466'.
  created $dff cell `$procdff$1756' with negative edge clock.
Creating register for signal `$paramod\MemorySingleCycle\NUM_WORDS=s32'00000000000000000000000010000000.\insn_from_imem' using process `$paramod\MemorySingleCycle\NUM_WORDS=s32'00000000000000000000000010000000.$proc$system/System.v:590$464'.
  created $dff cell `$procdff$1757' with positive edge clock.
Creating register for signal `\DatapathSingleCycle.\cycles_current' using process `\DatapathSingleCycle.$proc$system/System.v:353$406'.
  created $dff cell `$procdff$1758' with positive edge clock.
Creating register for signal `\DatapathSingleCycle.\num_insns_current' using process `\DatapathSingleCycle.$proc$system/System.v:353$406'.
  created $dff cell `$procdff$1759' with positive edge clock.
Creating register for signal `\DatapathSingleCycle.\pcCurrent' using process `\DatapathSingleCycle.$proc$system/System.v:345$405'.
  created $dff cell `$procdff$1760' with positive edge clock.

2.5.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

2.5.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `TRELLIS_FF.$proc$/tools/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:0$226'.
Found and cleaned up 2 empty switches in `\TRELLIS_FF.$proc$/tools/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:350$225'.
Removing empty process `TRELLIS_FF.$proc$/tools/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:350$225'.
Removing empty process `DPR16X4C.$proc$/tools/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:0$200'.
Found and cleaned up 1 empty switch in `\DPR16X4C.$proc$/tools/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:285$177'.
Removing empty process `TRELLIS_DPR16X4.$proc$/tools/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:0$143'.
Found and cleaned up 1 empty switch in `\TRELLIS_DPR16X4.$proc$/tools/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:221$119'.
Removing empty process `TRELLIS_DPR16X4.$proc$/tools/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:213$118'.
Found and cleaned up 2 empty switches in `\RegFile.$proc$system/System.v:223$613'.
Removing empty process `RegFile.$proc$system/System.v:223$613'.
Found and cleaned up 5 empty switches in `$paramod\MemorySingleCycle\NUM_WORDS=s32'00000000000000000000000010000000.$proc$system/System.v:595$466'.
Removing empty process `$paramod\MemorySingleCycle\NUM_WORDS=s32'00000000000000000000000010000000.$proc$system/System.v:595$466'.
Found and cleaned up 1 empty switch in `$paramod\MemorySingleCycle\NUM_WORDS=s32'00000000000000000000000010000000.$proc$system/System.v:590$464'.
Removing empty process `$paramod\MemorySingleCycle\NUM_WORDS=s32'00000000000000000000000010000000.$proc$system/System.v:590$464'.
Removing empty process `$paramod\MemorySingleCycle\NUM_WORDS=s32'00000000000000000000000010000000.$proc$system/System.v:0$507'.
Removing empty process `DatapathSingleCycle.$proc$system/System.v:0$458'.
Found and cleaned up 24 empty switches in `\DatapathSingleCycle.$proc$system/System.v:406$418'.
Removing empty process `DatapathSingleCycle.$proc$system/System.v:406$418'.
Found and cleaned up 2 empty switches in `\DatapathSingleCycle.$proc$system/System.v:353$406'.
Removing empty process `DatapathSingleCycle.$proc$system/System.v:353$406'.
Found and cleaned up 1 empty switch in `\DatapathSingleCycle.$proc$system/System.v:345$405'.
Removing empty process `DatapathSingleCycle.$proc$system/System.v:345$405'.
Found and cleaned up 1 empty switch in `\DatapathSingleCycle.$proc$system/System.v:337$402'.
Removing empty process `DatapathSingleCycle.$proc$system/System.v:337$402'.
Cleaned up 40 empty switches.

2.5.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module gp4.
Optimizing module gp8.
Optimizing module gp1.
Optimizing module RegFile.
<suppressed ~1 debug messages>
Optimizing module cla.
Optimizing module MyClockGen.
Optimizing module $paramod\MemorySingleCycle\NUM_WORDS=s32'00000000000000000000000010000000.
Optimizing module DatapathSingleCycle.
<suppressed ~42 debug messages>
Optimizing module SystemResourceCheck.

2.6. Executing FLATTEN pass (flatten design).
Deleting now unused module gp4.
Deleting now unused module gp8.
Deleting now unused module gp1.
Deleting now unused module RegFile.
Deleting now unused module cla.
Deleting now unused module MyClockGen.
Deleting now unused module $paramod\MemorySingleCycle\NUM_WORDS=s32'00000000000000000000000010000000.
Deleting now unused module DatapathSingleCycle.
<suppressed ~45 debug messages>

2.7. Executing TRIBUF pass.

2.8. Executing DEMINOUT pass (demote inout ports to input or output).

2.9. Executing OPT_EXPR pass (perform const folding).
Optimizing module SystemResourceCheck.
<suppressed ~103 debug messages>

2.10. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \SystemResourceCheck..
Removed 425 unused cells and 1283 unused wires.
<suppressed ~500 debug messages>

2.11. Executing CHECK pass (checking for obvious problems).
Checking module SystemResourceCheck...
Warning: Wire SystemResourceCheck.\led [7] is used but has no driver.
Warning: Wire SystemResourceCheck.\led [6] is used but has no driver.
Warning: Wire SystemResourceCheck.\led [5] is used but has no driver.
Warning: Wire SystemResourceCheck.\led [4] is used but has no driver.
Warning: Wire SystemResourceCheck.\led [3] is used but has no driver.
Warning: Wire SystemResourceCheck.\led [2] is used but has no driver.
Warning: Wire SystemResourceCheck.\led [1] is used but has no driver.
Warning: Wire SystemResourceCheck.\memory.store_data_to_dmem [7] is used but has no driver.
Warning: Wire SystemResourceCheck.\memory.store_data_to_dmem [6] is used but has no driver.
Warning: Wire SystemResourceCheck.\memory.store_data_to_dmem [5] is used but has no driver.
Warning: Wire SystemResourceCheck.\memory.store_data_to_dmem [4] is used but has no driver.
Warning: Wire SystemResourceCheck.\memory.store_data_to_dmem [3] is used but has no driver.
Warning: Wire SystemResourceCheck.\memory.store_data_to_dmem [2] is used but has no driver.
Warning: Wire SystemResourceCheck.\memory.store_data_to_dmem [1] is used but has no driver.
Warning: Wire SystemResourceCheck.\memory.store_data_to_dmem [0] is used but has no driver.
Warning: Wire SystemResourceCheck.\datapath.store_we_to_dmem [0] is used but has no driver.
Warning: Wire SystemResourceCheck.\memory.store_data_to_dmem [15] is used but has no driver.
Warning: Wire SystemResourceCheck.\memory.store_data_to_dmem [14] is used but has no driver.
Warning: Wire SystemResourceCheck.\memory.store_data_to_dmem [13] is used but has no driver.
Warning: Wire SystemResourceCheck.\memory.store_data_to_dmem [12] is used but has no driver.
Warning: Wire SystemResourceCheck.\memory.store_data_to_dmem [11] is used but has no driver.
Warning: Wire SystemResourceCheck.\memory.store_data_to_dmem [10] is used but has no driver.
Warning: Wire SystemResourceCheck.\memory.store_data_to_dmem [9] is used but has no driver.
Warning: Wire SystemResourceCheck.\memory.store_data_to_dmem [8] is used but has no driver.
Warning: Wire SystemResourceCheck.\datapath.store_we_to_dmem [1] is used but has no driver.
Warning: Wire SystemResourceCheck.\memory.store_data_to_dmem [23] is used but has no driver.
Warning: Wire SystemResourceCheck.\memory.store_data_to_dmem [22] is used but has no driver.
Warning: Wire SystemResourceCheck.\memory.store_data_to_dmem [21] is used but has no driver.
Warning: Wire SystemResourceCheck.\memory.store_data_to_dmem [20] is used but has no driver.
Warning: Wire SystemResourceCheck.\memory.store_data_to_dmem [19] is used but has no driver.
Warning: Wire SystemResourceCheck.\memory.store_data_to_dmem [18] is used but has no driver.
Warning: Wire SystemResourceCheck.\memory.store_data_to_dmem [17] is used but has no driver.
Warning: Wire SystemResourceCheck.\memory.store_data_to_dmem [16] is used but has no driver.
Warning: Wire SystemResourceCheck.\datapath.store_we_to_dmem [2] is used but has no driver.
Warning: Wire SystemResourceCheck.\memory.addr_to_dmem [8] is used but has no driver.
Warning: Wire SystemResourceCheck.\memory.addr_to_dmem [7] is used but has no driver.
Warning: Wire SystemResourceCheck.\memory.addr_to_dmem [6] is used but has no driver.
Warning: Wire SystemResourceCheck.\memory.addr_to_dmem [5] is used but has no driver.
Warning: Wire SystemResourceCheck.\memory.addr_to_dmem [4] is used but has no driver.
Warning: Wire SystemResourceCheck.\memory.addr_to_dmem [3] is used but has no driver.
Warning: Wire SystemResourceCheck.\memory.addr_to_dmem [2] is used but has no driver.
Warning: Wire SystemResourceCheck.\memory.store_data_to_dmem [31] is used but has no driver.
Warning: Wire SystemResourceCheck.\memory.store_data_to_dmem [30] is used but has no driver.
Warning: Wire SystemResourceCheck.\memory.store_data_to_dmem [29] is used but has no driver.
Warning: Wire SystemResourceCheck.\memory.store_data_to_dmem [28] is used but has no driver.
Warning: Wire SystemResourceCheck.\memory.store_data_to_dmem [27] is used but has no driver.
Warning: Wire SystemResourceCheck.\memory.store_data_to_dmem [26] is used but has no driver.
Warning: Wire SystemResourceCheck.\memory.store_data_to_dmem [25] is used but has no driver.
Warning: Wire SystemResourceCheck.\memory.store_data_to_dmem [24] is used but has no driver.
Warning: Wire SystemResourceCheck.\datapath.store_we_to_dmem [3] is used but has no driver.
Found and reported 50 problems.

2.12. Executing OPT pass (performing simple optimizations).

2.12.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module SystemResourceCheck.

2.12.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\SystemResourceCheck'.
<suppressed ~435 debug messages>
Removed a total of 145 cells.

2.12.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \SystemResourceCheck..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $flatten\datapath.$procmux$1062.
    dead port 2/2 on $mux $flatten\datapath.$procmux$1504.
    dead port 2/2 on $mux $flatten\datapath.$procmux$1064.
    dead port 1/2 on $mux $flatten\datapath.$procmux$1084.
    dead port 2/2 on $mux $flatten\datapath.$procmux$1086.
    dead port 2/2 on $mux $flatten\datapath.$procmux$1088.
    dead port 2/2 on $mux $flatten\datapath.$procmux$1517.
    dead port 1/2 on $mux $flatten\datapath.$procmux$1526.
    dead port 2/2 on $mux $flatten\datapath.$procmux$1528.
    dead port 1/2 on $mux $flatten\datapath.$procmux$1098.
    dead port 2/2 on $mux $flatten\datapath.$procmux$1530.
    dead port 1/2 on $mux $flatten\datapath.$procmux$1539.
    dead port 2/2 on $mux $flatten\datapath.$procmux$1541.
    dead port 2/2 on $mux $flatten\datapath.$procmux$1100.
    dead port 2/2 on $mux $flatten\datapath.$procmux$1543.
    dead port 2/2 on $mux $flatten\datapath.$procmux$1564.
    dead port 2/2 on $mux $flatten\datapath.$procmux$1102.
    dead port 2/2 on $mux $flatten\datapath.$procmux$1566.
    dead port 2/2 on $mux $flatten\datapath.$procmux$1574.
    dead port 2/2 on $mux $flatten\datapath.$procmux$1576.
    dead port 2/2 on $mux $flatten\datapath.$procmux$1125.
    dead port 2/2 on $mux $flatten\datapath.$procmux$1595.
    dead port 2/2 on $mux $flatten\datapath.$procmux$1597.
    dead port 2/2 on $mux $flatten\datapath.$procmux$1127.
    dead port 2/2 on $mux $flatten\datapath.$procmux$1606.
    dead port 2/2 on $mux $flatten\datapath.$procmux$1608.
    dead port 2/2 on $mux $flatten\datapath.$procmux$1136.
    dead port 2/2 on $mux $flatten\datapath.$procmux$1138.
    dead port 2/2 on $mux $flatten\datapath.$procmux$1173.
    dead port 2/2 on $mux $flatten\datapath.$procmux$1175.
    dead port 2/2 on $mux $flatten\datapath.$procmux$1633.
    dead port 2/2 on $mux $flatten\datapath.$procmux$1185.
    dead port 2/2 on $mux $flatten\datapath.$procmux$1187.
    dead port 2/2 on $mux $flatten\datapath.$procmux$1225.
    dead port 2/2 on $mux $flatten\datapath.$procmux$1647.
    dead port 2/2 on $mux $flatten\datapath.$procmux$1227.
    dead port 2/2 on $mux $flatten\datapath.$procmux$1238.
    dead port 2/2 on $mux $flatten\datapath.$procmux$1240.
    dead port 2/2 on $mux $flatten\datapath.$procmux$1281.
    dead port 2/2 on $mux $flatten\datapath.$procmux$1283.
    dead port 2/2 on $mux $flatten\datapath.$procmux$994.
    dead port 2/2 on $mux $flatten\datapath.$procmux$1295.
    dead port 2/2 on $mux $flatten\datapath.$procmux$1297.
    dead port 2/2 on $mux $flatten\datapath.$procmux$1341.
    dead port 2/2 on $mux $flatten\datapath.$procmux$1343.
    dead port 2/2 on $mux $flatten\datapath.$procmux$1356.
    dead port 2/2 on $mux $flatten\datapath.$procmux$1358.
    dead port 2/2 on $mux $flatten\datapath.$procmux$1012.
    dead port 1/2 on $mux $flatten\datapath.$procmux$1388.
    dead port 2/2 on $mux $flatten\datapath.$procmux$1390.
    dead port 2/2 on $mux $flatten\datapath.$procmux$1392.
    dead port 1/2 on $mux $flatten\datapath.$procmux$1407.
    dead port 2/2 on $mux $flatten\datapath.$procmux$1409.
    dead port 2/2 on $mux $flatten\datapath.$procmux$1014.
    dead port 2/2 on $mux $flatten\datapath.$procmux$1411.
    dead port 2/2 on $mux $flatten\datapath.$procmux$1444.
    dead port 2/2 on $mux $flatten\datapath.\rf.$procmux$749.
    dead port 2/2 on $mux $flatten\datapath.\rf.$procmux$755.
    dead port 2/2 on $mux $flatten\datapath.\rf.$procmux$761.
    dead port 2/2 on $mux $flatten\datapath.$procmux$1446.
    dead port 2/2 on $mux $flatten\datapath.$procmux$1021.
    dead port 2/2 on $mux $flatten\datapath.$procmux$1460.
    dead port 2/2 on $mux $flatten\datapath.$procmux$1462.
    dead port 2/2 on $mux $flatten\datapath.$procmux$1023.
    dead port 2/2 on $mux $flatten\datapath.$procmux$1052.
    dead port 2/2 on $mux $flatten\datapath.$procmux$1054.
    dead port 2/2 on $mux $flatten\memory.$procmux$875.
    dead port 2/2 on $mux $flatten\memory.$procmux$881.
    dead port 2/2 on $mux $flatten\memory.$procmux$887.
    dead port 2/2 on $mux $flatten\memory.$procmux$893.
    dead port 2/2 on $mux $flatten\memory.$procmux$899.
    dead port 2/2 on $mux $flatten\memory.$procmux$905.
    dead port 2/2 on $mux $flatten\memory.$procmux$911.
    dead port 2/2 on $mux $flatten\memory.$procmux$917.
    dead port 2/2 on $mux $flatten\memory.$procmux$923.
    dead port 2/2 on $mux $flatten\memory.$procmux$929.
    dead port 2/2 on $mux $flatten\memory.$procmux$935.
    dead port 2/2 on $mux $flatten\memory.$procmux$941.
Removed 78 multiplexer ports.
<suppressed ~52 debug messages>

2.12.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \SystemResourceCheck.
    Consolidated identical input bits for $mux cell $flatten\datapath.\rf.$procmux$746:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\datapath.\rf.$procmux$746_Y
      New ports: A=1'0, B=1'1, Y=$flatten\datapath.\rf.$procmux$746_Y [0]
      New connections: $flatten\datapath.\rf.$procmux$746_Y [31:1] = { $flatten\datapath.\rf.$procmux$746_Y [0] $flatten\datapath.\rf.$procmux$746_Y [0] $flatten\datapath.\rf.$procmux$746_Y [0] $flatten\datapath.\rf.$procmux$746_Y [0] $flatten\datapath.\rf.$procmux$746_Y [0] $flatten\datapath.\rf.$procmux$746_Y [0] $flatten\datapath.\rf.$procmux$746_Y [0] $flatten\datapath.\rf.$procmux$746_Y [0] $flatten\datapath.\rf.$procmux$746_Y [0] $flatten\datapath.\rf.$procmux$746_Y [0] $flatten\datapath.\rf.$procmux$746_Y [0] $flatten\datapath.\rf.$procmux$746_Y [0] $flatten\datapath.\rf.$procmux$746_Y [0] $flatten\datapath.\rf.$procmux$746_Y [0] $flatten\datapath.\rf.$procmux$746_Y [0] $flatten\datapath.\rf.$procmux$746_Y [0] $flatten\datapath.\rf.$procmux$746_Y [0] $flatten\datapath.\rf.$procmux$746_Y [0] $flatten\datapath.\rf.$procmux$746_Y [0] $flatten\datapath.\rf.$procmux$746_Y [0] $flatten\datapath.\rf.$procmux$746_Y [0] $flatten\datapath.\rf.$procmux$746_Y [0] $flatten\datapath.\rf.$procmux$746_Y [0] $flatten\datapath.\rf.$procmux$746_Y [0] $flatten\datapath.\rf.$procmux$746_Y [0] $flatten\datapath.\rf.$procmux$746_Y [0] $flatten\datapath.\rf.$procmux$746_Y [0] $flatten\datapath.\rf.$procmux$746_Y [0] $flatten\datapath.\rf.$procmux$746_Y [0] $flatten\datapath.\rf.$procmux$746_Y [0] $flatten\datapath.\rf.$procmux$746_Y [0] }
    Consolidated identical input bits for $mux cell $flatten\datapath.\rf.$procmux$767:
      Old ports: A=32'11111111111111111111111111111111, B=0, Y=$flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$609_EN[31:0]$645
      New ports: A=1'1, B=1'0, Y=$flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$609_EN[31:0]$645 [0]
      New connections: $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$609_EN[31:0]$645 [31:1] = { $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$609_EN[31:0]$645 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$609_EN[31:0]$645 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$609_EN[31:0]$645 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$609_EN[31:0]$645 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$609_EN[31:0]$645 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$609_EN[31:0]$645 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$609_EN[31:0]$645 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$609_EN[31:0]$645 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$609_EN[31:0]$645 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$609_EN[31:0]$645 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$609_EN[31:0]$645 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$609_EN[31:0]$645 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$609_EN[31:0]$645 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$609_EN[31:0]$645 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$609_EN[31:0]$645 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$609_EN[31:0]$645 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$609_EN[31:0]$645 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$609_EN[31:0]$645 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$609_EN[31:0]$645 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$609_EN[31:0]$645 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$609_EN[31:0]$645 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$609_EN[31:0]$645 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$609_EN[31:0]$645 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$609_EN[31:0]$645 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$609_EN[31:0]$645 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$609_EN[31:0]$645 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$609_EN[31:0]$645 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$609_EN[31:0]$645 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$609_EN[31:0]$645 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$609_EN[31:0]$645 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$609_EN[31:0]$645 [0] }
    Consolidated identical input bits for $mux cell $flatten\datapath.\rf.$procmux$770:
      Old ports: A=32'11111111111111111111111111111111, B=0, Y=$flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$608_EN[31:0]$644
      New ports: A=1'1, B=1'0, Y=$flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$608_EN[31:0]$644 [0]
      New connections: $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$608_EN[31:0]$644 [31:1] = { $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$608_EN[31:0]$644 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$608_EN[31:0]$644 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$608_EN[31:0]$644 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$608_EN[31:0]$644 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$608_EN[31:0]$644 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$608_EN[31:0]$644 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$608_EN[31:0]$644 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$608_EN[31:0]$644 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$608_EN[31:0]$644 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$608_EN[31:0]$644 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$608_EN[31:0]$644 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$608_EN[31:0]$644 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$608_EN[31:0]$644 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$608_EN[31:0]$644 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$608_EN[31:0]$644 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$608_EN[31:0]$644 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$608_EN[31:0]$644 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$608_EN[31:0]$644 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$608_EN[31:0]$644 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$608_EN[31:0]$644 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$608_EN[31:0]$644 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$608_EN[31:0]$644 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$608_EN[31:0]$644 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$608_EN[31:0]$644 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$608_EN[31:0]$644 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$608_EN[31:0]$644 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$608_EN[31:0]$644 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$608_EN[31:0]$644 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$608_EN[31:0]$644 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$608_EN[31:0]$644 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$608_EN[31:0]$644 [0] }
    Consolidated identical input bits for $mux cell $flatten\datapath.\rf.$procmux$773:
      Old ports: A=32'11111111111111111111111111111111, B=0, Y=$flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$607_EN[31:0]$643
      New ports: A=1'1, B=1'0, Y=$flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$607_EN[31:0]$643 [0]
      New connections: $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$607_EN[31:0]$643 [31:1] = { $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$607_EN[31:0]$643 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$607_EN[31:0]$643 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$607_EN[31:0]$643 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$607_EN[31:0]$643 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$607_EN[31:0]$643 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$607_EN[31:0]$643 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$607_EN[31:0]$643 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$607_EN[31:0]$643 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$607_EN[31:0]$643 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$607_EN[31:0]$643 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$607_EN[31:0]$643 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$607_EN[31:0]$643 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$607_EN[31:0]$643 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$607_EN[31:0]$643 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$607_EN[31:0]$643 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$607_EN[31:0]$643 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$607_EN[31:0]$643 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$607_EN[31:0]$643 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$607_EN[31:0]$643 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$607_EN[31:0]$643 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$607_EN[31:0]$643 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$607_EN[31:0]$643 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$607_EN[31:0]$643 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$607_EN[31:0]$643 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$607_EN[31:0]$643 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$607_EN[31:0]$643 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$607_EN[31:0]$643 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$607_EN[31:0]$643 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$607_EN[31:0]$643 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$607_EN[31:0]$643 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$607_EN[31:0]$643 [0] }
    Consolidated identical input bits for $mux cell $flatten\datapath.\rf.$procmux$776:
      Old ports: A=32'11111111111111111111111111111111, B=0, Y=$flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$606_EN[31:0]$642
      New ports: A=1'1, B=1'0, Y=$flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$606_EN[31:0]$642 [0]
      New connections: $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$606_EN[31:0]$642 [31:1] = { $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$606_EN[31:0]$642 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$606_EN[31:0]$642 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$606_EN[31:0]$642 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$606_EN[31:0]$642 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$606_EN[31:0]$642 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$606_EN[31:0]$642 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$606_EN[31:0]$642 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$606_EN[31:0]$642 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$606_EN[31:0]$642 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$606_EN[31:0]$642 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$606_EN[31:0]$642 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$606_EN[31:0]$642 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$606_EN[31:0]$642 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$606_EN[31:0]$642 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$606_EN[31:0]$642 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$606_EN[31:0]$642 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$606_EN[31:0]$642 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$606_EN[31:0]$642 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$606_EN[31:0]$642 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$606_EN[31:0]$642 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$606_EN[31:0]$642 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$606_EN[31:0]$642 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$606_EN[31:0]$642 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$606_EN[31:0]$642 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$606_EN[31:0]$642 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$606_EN[31:0]$642 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$606_EN[31:0]$642 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$606_EN[31:0]$642 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$606_EN[31:0]$642 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$606_EN[31:0]$642 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$606_EN[31:0]$642 [0] }
    Consolidated identical input bits for $mux cell $flatten\datapath.\rf.$procmux$779:
      Old ports: A=32'11111111111111111111111111111111, B=0, Y=$flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$605_EN[31:0]$641
      New ports: A=1'1, B=1'0, Y=$flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$605_EN[31:0]$641 [0]
      New connections: $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$605_EN[31:0]$641 [31:1] = { $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$605_EN[31:0]$641 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$605_EN[31:0]$641 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$605_EN[31:0]$641 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$605_EN[31:0]$641 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$605_EN[31:0]$641 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$605_EN[31:0]$641 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$605_EN[31:0]$641 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$605_EN[31:0]$641 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$605_EN[31:0]$641 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$605_EN[31:0]$641 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$605_EN[31:0]$641 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$605_EN[31:0]$641 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$605_EN[31:0]$641 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$605_EN[31:0]$641 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$605_EN[31:0]$641 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$605_EN[31:0]$641 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$605_EN[31:0]$641 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$605_EN[31:0]$641 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$605_EN[31:0]$641 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$605_EN[31:0]$641 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$605_EN[31:0]$641 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$605_EN[31:0]$641 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$605_EN[31:0]$641 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$605_EN[31:0]$641 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$605_EN[31:0]$641 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$605_EN[31:0]$641 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$605_EN[31:0]$641 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$605_EN[31:0]$641 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$605_EN[31:0]$641 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$605_EN[31:0]$641 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$605_EN[31:0]$641 [0] }
    Consolidated identical input bits for $mux cell $flatten\datapath.\rf.$procmux$782:
      Old ports: A=32'11111111111111111111111111111111, B=0, Y=$flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$604_EN[31:0]$640
      New ports: A=1'1, B=1'0, Y=$flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$604_EN[31:0]$640 [0]
      New connections: $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$604_EN[31:0]$640 [31:1] = { $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$604_EN[31:0]$640 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$604_EN[31:0]$640 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$604_EN[31:0]$640 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$604_EN[31:0]$640 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$604_EN[31:0]$640 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$604_EN[31:0]$640 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$604_EN[31:0]$640 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$604_EN[31:0]$640 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$604_EN[31:0]$640 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$604_EN[31:0]$640 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$604_EN[31:0]$640 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$604_EN[31:0]$640 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$604_EN[31:0]$640 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$604_EN[31:0]$640 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$604_EN[31:0]$640 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$604_EN[31:0]$640 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$604_EN[31:0]$640 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$604_EN[31:0]$640 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$604_EN[31:0]$640 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$604_EN[31:0]$640 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$604_EN[31:0]$640 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$604_EN[31:0]$640 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$604_EN[31:0]$640 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$604_EN[31:0]$640 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$604_EN[31:0]$640 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$604_EN[31:0]$640 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$604_EN[31:0]$640 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$604_EN[31:0]$640 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$604_EN[31:0]$640 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$604_EN[31:0]$640 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$604_EN[31:0]$640 [0] }
    Consolidated identical input bits for $mux cell $flatten\datapath.\rf.$procmux$785:
      Old ports: A=32'11111111111111111111111111111111, B=0, Y=$flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$603_EN[31:0]$639
      New ports: A=1'1, B=1'0, Y=$flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$603_EN[31:0]$639 [0]
      New connections: $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$603_EN[31:0]$639 [31:1] = { $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$603_EN[31:0]$639 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$603_EN[31:0]$639 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$603_EN[31:0]$639 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$603_EN[31:0]$639 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$603_EN[31:0]$639 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$603_EN[31:0]$639 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$603_EN[31:0]$639 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$603_EN[31:0]$639 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$603_EN[31:0]$639 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$603_EN[31:0]$639 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$603_EN[31:0]$639 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$603_EN[31:0]$639 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$603_EN[31:0]$639 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$603_EN[31:0]$639 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$603_EN[31:0]$639 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$603_EN[31:0]$639 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$603_EN[31:0]$639 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$603_EN[31:0]$639 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$603_EN[31:0]$639 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$603_EN[31:0]$639 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$603_EN[31:0]$639 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$603_EN[31:0]$639 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$603_EN[31:0]$639 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$603_EN[31:0]$639 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$603_EN[31:0]$639 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$603_EN[31:0]$639 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$603_EN[31:0]$639 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$603_EN[31:0]$639 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$603_EN[31:0]$639 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$603_EN[31:0]$639 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$603_EN[31:0]$639 [0] }
    Consolidated identical input bits for $mux cell $flatten\datapath.\rf.$procmux$788:
      Old ports: A=32'11111111111111111111111111111111, B=0, Y=$flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$602_EN[31:0]$638
      New ports: A=1'1, B=1'0, Y=$flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$602_EN[31:0]$638 [0]
      New connections: $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$602_EN[31:0]$638 [31:1] = { $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$602_EN[31:0]$638 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$602_EN[31:0]$638 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$602_EN[31:0]$638 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$602_EN[31:0]$638 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$602_EN[31:0]$638 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$602_EN[31:0]$638 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$602_EN[31:0]$638 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$602_EN[31:0]$638 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$602_EN[31:0]$638 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$602_EN[31:0]$638 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$602_EN[31:0]$638 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$602_EN[31:0]$638 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$602_EN[31:0]$638 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$602_EN[31:0]$638 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$602_EN[31:0]$638 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$602_EN[31:0]$638 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$602_EN[31:0]$638 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$602_EN[31:0]$638 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$602_EN[31:0]$638 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$602_EN[31:0]$638 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$602_EN[31:0]$638 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$602_EN[31:0]$638 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$602_EN[31:0]$638 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$602_EN[31:0]$638 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$602_EN[31:0]$638 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$602_EN[31:0]$638 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$602_EN[31:0]$638 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$602_EN[31:0]$638 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$602_EN[31:0]$638 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$602_EN[31:0]$638 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$602_EN[31:0]$638 [0] }
    Consolidated identical input bits for $mux cell $flatten\datapath.\rf.$procmux$791:
      Old ports: A=32'11111111111111111111111111111111, B=0, Y=$flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$601_EN[31:0]$637
      New ports: A=1'1, B=1'0, Y=$flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$601_EN[31:0]$637 [0]
      New connections: $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$601_EN[31:0]$637 [31:1] = { $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$601_EN[31:0]$637 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$601_EN[31:0]$637 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$601_EN[31:0]$637 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$601_EN[31:0]$637 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$601_EN[31:0]$637 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$601_EN[31:0]$637 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$601_EN[31:0]$637 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$601_EN[31:0]$637 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$601_EN[31:0]$637 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$601_EN[31:0]$637 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$601_EN[31:0]$637 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$601_EN[31:0]$637 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$601_EN[31:0]$637 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$601_EN[31:0]$637 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$601_EN[31:0]$637 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$601_EN[31:0]$637 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$601_EN[31:0]$637 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$601_EN[31:0]$637 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$601_EN[31:0]$637 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$601_EN[31:0]$637 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$601_EN[31:0]$637 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$601_EN[31:0]$637 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$601_EN[31:0]$637 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$601_EN[31:0]$637 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$601_EN[31:0]$637 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$601_EN[31:0]$637 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$601_EN[31:0]$637 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$601_EN[31:0]$637 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$601_EN[31:0]$637 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$601_EN[31:0]$637 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$601_EN[31:0]$637 [0] }
    Consolidated identical input bits for $mux cell $flatten\datapath.\rf.$procmux$794:
      Old ports: A=32'11111111111111111111111111111111, B=0, Y=$flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$600_EN[31:0]$636
      New ports: A=1'1, B=1'0, Y=$flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$600_EN[31:0]$636 [0]
      New connections: $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$600_EN[31:0]$636 [31:1] = { $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$600_EN[31:0]$636 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$600_EN[31:0]$636 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$600_EN[31:0]$636 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$600_EN[31:0]$636 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$600_EN[31:0]$636 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$600_EN[31:0]$636 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$600_EN[31:0]$636 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$600_EN[31:0]$636 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$600_EN[31:0]$636 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$600_EN[31:0]$636 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$600_EN[31:0]$636 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$600_EN[31:0]$636 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$600_EN[31:0]$636 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$600_EN[31:0]$636 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$600_EN[31:0]$636 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$600_EN[31:0]$636 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$600_EN[31:0]$636 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$600_EN[31:0]$636 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$600_EN[31:0]$636 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$600_EN[31:0]$636 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$600_EN[31:0]$636 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$600_EN[31:0]$636 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$600_EN[31:0]$636 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$600_EN[31:0]$636 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$600_EN[31:0]$636 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$600_EN[31:0]$636 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$600_EN[31:0]$636 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$600_EN[31:0]$636 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$600_EN[31:0]$636 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$600_EN[31:0]$636 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$600_EN[31:0]$636 [0] }
    Consolidated identical input bits for $mux cell $flatten\datapath.\rf.$procmux$797:
      Old ports: A=32'11111111111111111111111111111111, B=0, Y=$flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$599_EN[31:0]$635
      New ports: A=1'1, B=1'0, Y=$flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$599_EN[31:0]$635 [0]
      New connections: $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$599_EN[31:0]$635 [31:1] = { $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$599_EN[31:0]$635 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$599_EN[31:0]$635 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$599_EN[31:0]$635 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$599_EN[31:0]$635 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$599_EN[31:0]$635 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$599_EN[31:0]$635 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$599_EN[31:0]$635 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$599_EN[31:0]$635 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$599_EN[31:0]$635 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$599_EN[31:0]$635 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$599_EN[31:0]$635 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$599_EN[31:0]$635 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$599_EN[31:0]$635 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$599_EN[31:0]$635 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$599_EN[31:0]$635 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$599_EN[31:0]$635 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$599_EN[31:0]$635 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$599_EN[31:0]$635 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$599_EN[31:0]$635 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$599_EN[31:0]$635 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$599_EN[31:0]$635 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$599_EN[31:0]$635 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$599_EN[31:0]$635 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$599_EN[31:0]$635 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$599_EN[31:0]$635 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$599_EN[31:0]$635 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$599_EN[31:0]$635 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$599_EN[31:0]$635 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$599_EN[31:0]$635 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$599_EN[31:0]$635 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$599_EN[31:0]$635 [0] }
    Consolidated identical input bits for $mux cell $flatten\datapath.\rf.$procmux$800:
      Old ports: A=32'11111111111111111111111111111111, B=0, Y=$flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$598_EN[31:0]$634
      New ports: A=1'1, B=1'0, Y=$flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$598_EN[31:0]$634 [0]
      New connections: $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$598_EN[31:0]$634 [31:1] = { $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$598_EN[31:0]$634 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$598_EN[31:0]$634 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$598_EN[31:0]$634 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$598_EN[31:0]$634 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$598_EN[31:0]$634 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$598_EN[31:0]$634 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$598_EN[31:0]$634 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$598_EN[31:0]$634 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$598_EN[31:0]$634 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$598_EN[31:0]$634 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$598_EN[31:0]$634 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$598_EN[31:0]$634 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$598_EN[31:0]$634 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$598_EN[31:0]$634 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$598_EN[31:0]$634 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$598_EN[31:0]$634 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$598_EN[31:0]$634 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$598_EN[31:0]$634 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$598_EN[31:0]$634 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$598_EN[31:0]$634 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$598_EN[31:0]$634 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$598_EN[31:0]$634 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$598_EN[31:0]$634 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$598_EN[31:0]$634 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$598_EN[31:0]$634 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$598_EN[31:0]$634 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$598_EN[31:0]$634 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$598_EN[31:0]$634 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$598_EN[31:0]$634 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$598_EN[31:0]$634 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$598_EN[31:0]$634 [0] }
    Consolidated identical input bits for $mux cell $flatten\datapath.\rf.$procmux$803:
      Old ports: A=32'11111111111111111111111111111111, B=0, Y=$flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$597_EN[31:0]$633
      New ports: A=1'1, B=1'0, Y=$flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$597_EN[31:0]$633 [0]
      New connections: $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$597_EN[31:0]$633 [31:1] = { $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$597_EN[31:0]$633 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$597_EN[31:0]$633 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$597_EN[31:0]$633 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$597_EN[31:0]$633 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$597_EN[31:0]$633 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$597_EN[31:0]$633 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$597_EN[31:0]$633 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$597_EN[31:0]$633 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$597_EN[31:0]$633 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$597_EN[31:0]$633 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$597_EN[31:0]$633 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$597_EN[31:0]$633 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$597_EN[31:0]$633 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$597_EN[31:0]$633 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$597_EN[31:0]$633 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$597_EN[31:0]$633 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$597_EN[31:0]$633 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$597_EN[31:0]$633 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$597_EN[31:0]$633 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$597_EN[31:0]$633 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$597_EN[31:0]$633 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$597_EN[31:0]$633 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$597_EN[31:0]$633 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$597_EN[31:0]$633 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$597_EN[31:0]$633 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$597_EN[31:0]$633 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$597_EN[31:0]$633 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$597_EN[31:0]$633 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$597_EN[31:0]$633 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$597_EN[31:0]$633 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$597_EN[31:0]$633 [0] }
    Consolidated identical input bits for $mux cell $flatten\datapath.\rf.$procmux$806:
      Old ports: A=32'11111111111111111111111111111111, B=0, Y=$flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$596_EN[31:0]$632
      New ports: A=1'1, B=1'0, Y=$flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$596_EN[31:0]$632 [0]
      New connections: $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$596_EN[31:0]$632 [31:1] = { $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$596_EN[31:0]$632 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$596_EN[31:0]$632 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$596_EN[31:0]$632 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$596_EN[31:0]$632 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$596_EN[31:0]$632 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$596_EN[31:0]$632 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$596_EN[31:0]$632 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$596_EN[31:0]$632 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$596_EN[31:0]$632 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$596_EN[31:0]$632 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$596_EN[31:0]$632 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$596_EN[31:0]$632 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$596_EN[31:0]$632 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$596_EN[31:0]$632 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$596_EN[31:0]$632 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$596_EN[31:0]$632 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$596_EN[31:0]$632 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$596_EN[31:0]$632 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$596_EN[31:0]$632 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$596_EN[31:0]$632 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$596_EN[31:0]$632 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$596_EN[31:0]$632 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$596_EN[31:0]$632 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$596_EN[31:0]$632 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$596_EN[31:0]$632 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$596_EN[31:0]$632 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$596_EN[31:0]$632 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$596_EN[31:0]$632 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$596_EN[31:0]$632 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$596_EN[31:0]$632 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$596_EN[31:0]$632 [0] }
    Consolidated identical input bits for $mux cell $flatten\datapath.\rf.$procmux$809:
      Old ports: A=32'11111111111111111111111111111111, B=0, Y=$flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$595_EN[31:0]$631
      New ports: A=1'1, B=1'0, Y=$flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$595_EN[31:0]$631 [0]
      New connections: $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$595_EN[31:0]$631 [31:1] = { $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$595_EN[31:0]$631 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$595_EN[31:0]$631 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$595_EN[31:0]$631 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$595_EN[31:0]$631 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$595_EN[31:0]$631 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$595_EN[31:0]$631 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$595_EN[31:0]$631 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$595_EN[31:0]$631 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$595_EN[31:0]$631 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$595_EN[31:0]$631 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$595_EN[31:0]$631 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$595_EN[31:0]$631 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$595_EN[31:0]$631 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$595_EN[31:0]$631 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$595_EN[31:0]$631 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$595_EN[31:0]$631 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$595_EN[31:0]$631 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$595_EN[31:0]$631 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$595_EN[31:0]$631 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$595_EN[31:0]$631 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$595_EN[31:0]$631 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$595_EN[31:0]$631 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$595_EN[31:0]$631 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$595_EN[31:0]$631 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$595_EN[31:0]$631 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$595_EN[31:0]$631 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$595_EN[31:0]$631 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$595_EN[31:0]$631 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$595_EN[31:0]$631 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$595_EN[31:0]$631 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$595_EN[31:0]$631 [0] }
    Consolidated identical input bits for $mux cell $flatten\datapath.\rf.$procmux$812:
      Old ports: A=32'11111111111111111111111111111111, B=0, Y=$flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$594_EN[31:0]$630
      New ports: A=1'1, B=1'0, Y=$flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$594_EN[31:0]$630 [0]
      New connections: $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$594_EN[31:0]$630 [31:1] = { $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$594_EN[31:0]$630 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$594_EN[31:0]$630 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$594_EN[31:0]$630 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$594_EN[31:0]$630 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$594_EN[31:0]$630 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$594_EN[31:0]$630 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$594_EN[31:0]$630 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$594_EN[31:0]$630 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$594_EN[31:0]$630 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$594_EN[31:0]$630 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$594_EN[31:0]$630 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$594_EN[31:0]$630 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$594_EN[31:0]$630 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$594_EN[31:0]$630 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$594_EN[31:0]$630 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$594_EN[31:0]$630 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$594_EN[31:0]$630 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$594_EN[31:0]$630 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$594_EN[31:0]$630 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$594_EN[31:0]$630 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$594_EN[31:0]$630 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$594_EN[31:0]$630 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$594_EN[31:0]$630 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$594_EN[31:0]$630 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$594_EN[31:0]$630 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$594_EN[31:0]$630 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$594_EN[31:0]$630 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$594_EN[31:0]$630 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$594_EN[31:0]$630 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$594_EN[31:0]$630 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$594_EN[31:0]$630 [0] }
    Consolidated identical input bits for $mux cell $flatten\datapath.\rf.$procmux$815:
      Old ports: A=32'11111111111111111111111111111111, B=0, Y=$flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$593_EN[31:0]$629
      New ports: A=1'1, B=1'0, Y=$flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$593_EN[31:0]$629 [0]
      New connections: $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$593_EN[31:0]$629 [31:1] = { $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$593_EN[31:0]$629 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$593_EN[31:0]$629 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$593_EN[31:0]$629 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$593_EN[31:0]$629 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$593_EN[31:0]$629 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$593_EN[31:0]$629 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$593_EN[31:0]$629 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$593_EN[31:0]$629 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$593_EN[31:0]$629 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$593_EN[31:0]$629 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$593_EN[31:0]$629 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$593_EN[31:0]$629 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$593_EN[31:0]$629 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$593_EN[31:0]$629 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$593_EN[31:0]$629 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$593_EN[31:0]$629 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$593_EN[31:0]$629 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$593_EN[31:0]$629 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$593_EN[31:0]$629 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$593_EN[31:0]$629 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$593_EN[31:0]$629 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$593_EN[31:0]$629 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$593_EN[31:0]$629 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$593_EN[31:0]$629 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$593_EN[31:0]$629 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$593_EN[31:0]$629 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$593_EN[31:0]$629 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$593_EN[31:0]$629 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$593_EN[31:0]$629 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$593_EN[31:0]$629 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$593_EN[31:0]$629 [0] }
    Consolidated identical input bits for $mux cell $flatten\datapath.\rf.$procmux$818:
      Old ports: A=32'11111111111111111111111111111111, B=0, Y=$flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$592_EN[31:0]$628
      New ports: A=1'1, B=1'0, Y=$flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$592_EN[31:0]$628 [0]
      New connections: $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$592_EN[31:0]$628 [31:1] = { $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$592_EN[31:0]$628 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$592_EN[31:0]$628 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$592_EN[31:0]$628 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$592_EN[31:0]$628 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$592_EN[31:0]$628 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$592_EN[31:0]$628 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$592_EN[31:0]$628 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$592_EN[31:0]$628 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$592_EN[31:0]$628 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$592_EN[31:0]$628 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$592_EN[31:0]$628 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$592_EN[31:0]$628 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$592_EN[31:0]$628 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$592_EN[31:0]$628 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$592_EN[31:0]$628 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$592_EN[31:0]$628 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$592_EN[31:0]$628 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$592_EN[31:0]$628 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$592_EN[31:0]$628 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$592_EN[31:0]$628 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$592_EN[31:0]$628 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$592_EN[31:0]$628 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$592_EN[31:0]$628 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$592_EN[31:0]$628 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$592_EN[31:0]$628 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$592_EN[31:0]$628 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$592_EN[31:0]$628 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$592_EN[31:0]$628 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$592_EN[31:0]$628 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$592_EN[31:0]$628 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$592_EN[31:0]$628 [0] }
    Consolidated identical input bits for $mux cell $flatten\datapath.\rf.$procmux$821:
      Old ports: A=32'11111111111111111111111111111111, B=0, Y=$flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$591_EN[31:0]$627
      New ports: A=1'1, B=1'0, Y=$flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$591_EN[31:0]$627 [0]
      New connections: $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$591_EN[31:0]$627 [31:1] = { $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$591_EN[31:0]$627 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$591_EN[31:0]$627 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$591_EN[31:0]$627 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$591_EN[31:0]$627 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$591_EN[31:0]$627 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$591_EN[31:0]$627 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$591_EN[31:0]$627 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$591_EN[31:0]$627 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$591_EN[31:0]$627 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$591_EN[31:0]$627 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$591_EN[31:0]$627 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$591_EN[31:0]$627 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$591_EN[31:0]$627 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$591_EN[31:0]$627 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$591_EN[31:0]$627 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$591_EN[31:0]$627 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$591_EN[31:0]$627 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$591_EN[31:0]$627 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$591_EN[31:0]$627 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$591_EN[31:0]$627 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$591_EN[31:0]$627 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$591_EN[31:0]$627 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$591_EN[31:0]$627 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$591_EN[31:0]$627 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$591_EN[31:0]$627 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$591_EN[31:0]$627 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$591_EN[31:0]$627 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$591_EN[31:0]$627 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$591_EN[31:0]$627 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$591_EN[31:0]$627 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$591_EN[31:0]$627 [0] }
    Consolidated identical input bits for $mux cell $flatten\datapath.\rf.$procmux$824:
      Old ports: A=32'11111111111111111111111111111111, B=0, Y=$flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$590_EN[31:0]$626
      New ports: A=1'1, B=1'0, Y=$flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$590_EN[31:0]$626 [0]
      New connections: $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$590_EN[31:0]$626 [31:1] = { $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$590_EN[31:0]$626 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$590_EN[31:0]$626 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$590_EN[31:0]$626 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$590_EN[31:0]$626 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$590_EN[31:0]$626 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$590_EN[31:0]$626 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$590_EN[31:0]$626 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$590_EN[31:0]$626 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$590_EN[31:0]$626 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$590_EN[31:0]$626 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$590_EN[31:0]$626 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$590_EN[31:0]$626 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$590_EN[31:0]$626 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$590_EN[31:0]$626 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$590_EN[31:0]$626 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$590_EN[31:0]$626 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$590_EN[31:0]$626 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$590_EN[31:0]$626 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$590_EN[31:0]$626 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$590_EN[31:0]$626 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$590_EN[31:0]$626 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$590_EN[31:0]$626 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$590_EN[31:0]$626 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$590_EN[31:0]$626 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$590_EN[31:0]$626 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$590_EN[31:0]$626 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$590_EN[31:0]$626 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$590_EN[31:0]$626 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$590_EN[31:0]$626 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$590_EN[31:0]$626 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$590_EN[31:0]$626 [0] }
    Consolidated identical input bits for $mux cell $flatten\datapath.\rf.$procmux$827:
      Old ports: A=32'11111111111111111111111111111111, B=0, Y=$flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$589_EN[31:0]$625
      New ports: A=1'1, B=1'0, Y=$flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$589_EN[31:0]$625 [0]
      New connections: $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$589_EN[31:0]$625 [31:1] = { $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$589_EN[31:0]$625 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$589_EN[31:0]$625 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$589_EN[31:0]$625 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$589_EN[31:0]$625 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$589_EN[31:0]$625 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$589_EN[31:0]$625 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$589_EN[31:0]$625 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$589_EN[31:0]$625 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$589_EN[31:0]$625 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$589_EN[31:0]$625 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$589_EN[31:0]$625 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$589_EN[31:0]$625 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$589_EN[31:0]$625 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$589_EN[31:0]$625 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$589_EN[31:0]$625 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$589_EN[31:0]$625 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$589_EN[31:0]$625 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$589_EN[31:0]$625 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$589_EN[31:0]$625 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$589_EN[31:0]$625 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$589_EN[31:0]$625 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$589_EN[31:0]$625 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$589_EN[31:0]$625 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$589_EN[31:0]$625 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$589_EN[31:0]$625 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$589_EN[31:0]$625 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$589_EN[31:0]$625 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$589_EN[31:0]$625 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$589_EN[31:0]$625 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$589_EN[31:0]$625 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$589_EN[31:0]$625 [0] }
    Consolidated identical input bits for $mux cell $flatten\datapath.\rf.$procmux$830:
      Old ports: A=32'11111111111111111111111111111111, B=0, Y=$flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$588_EN[31:0]$624
      New ports: A=1'1, B=1'0, Y=$flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$588_EN[31:0]$624 [0]
      New connections: $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$588_EN[31:0]$624 [31:1] = { $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$588_EN[31:0]$624 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$588_EN[31:0]$624 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$588_EN[31:0]$624 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$588_EN[31:0]$624 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$588_EN[31:0]$624 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$588_EN[31:0]$624 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$588_EN[31:0]$624 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$588_EN[31:0]$624 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$588_EN[31:0]$624 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$588_EN[31:0]$624 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$588_EN[31:0]$624 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$588_EN[31:0]$624 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$588_EN[31:0]$624 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$588_EN[31:0]$624 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$588_EN[31:0]$624 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$588_EN[31:0]$624 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$588_EN[31:0]$624 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$588_EN[31:0]$624 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$588_EN[31:0]$624 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$588_EN[31:0]$624 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$588_EN[31:0]$624 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$588_EN[31:0]$624 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$588_EN[31:0]$624 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$588_EN[31:0]$624 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$588_EN[31:0]$624 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$588_EN[31:0]$624 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$588_EN[31:0]$624 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$588_EN[31:0]$624 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$588_EN[31:0]$624 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$588_EN[31:0]$624 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$588_EN[31:0]$624 [0] }
    Consolidated identical input bits for $mux cell $flatten\datapath.\rf.$procmux$833:
      Old ports: A=32'11111111111111111111111111111111, B=0, Y=$flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$587_EN[31:0]$623
      New ports: A=1'1, B=1'0, Y=$flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$587_EN[31:0]$623 [0]
      New connections: $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$587_EN[31:0]$623 [31:1] = { $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$587_EN[31:0]$623 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$587_EN[31:0]$623 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$587_EN[31:0]$623 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$587_EN[31:0]$623 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$587_EN[31:0]$623 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$587_EN[31:0]$623 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$587_EN[31:0]$623 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$587_EN[31:0]$623 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$587_EN[31:0]$623 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$587_EN[31:0]$623 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$587_EN[31:0]$623 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$587_EN[31:0]$623 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$587_EN[31:0]$623 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$587_EN[31:0]$623 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$587_EN[31:0]$623 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$587_EN[31:0]$623 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$587_EN[31:0]$623 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$587_EN[31:0]$623 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$587_EN[31:0]$623 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$587_EN[31:0]$623 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$587_EN[31:0]$623 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$587_EN[31:0]$623 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$587_EN[31:0]$623 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$587_EN[31:0]$623 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$587_EN[31:0]$623 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$587_EN[31:0]$623 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$587_EN[31:0]$623 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$587_EN[31:0]$623 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$587_EN[31:0]$623 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$587_EN[31:0]$623 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$587_EN[31:0]$623 [0] }
    Consolidated identical input bits for $mux cell $flatten\datapath.\rf.$procmux$836:
      Old ports: A=32'11111111111111111111111111111111, B=0, Y=$flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$586_EN[31:0]$622
      New ports: A=1'1, B=1'0, Y=$flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$586_EN[31:0]$622 [0]
      New connections: $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$586_EN[31:0]$622 [31:1] = { $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$586_EN[31:0]$622 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$586_EN[31:0]$622 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$586_EN[31:0]$622 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$586_EN[31:0]$622 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$586_EN[31:0]$622 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$586_EN[31:0]$622 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$586_EN[31:0]$622 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$586_EN[31:0]$622 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$586_EN[31:0]$622 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$586_EN[31:0]$622 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$586_EN[31:0]$622 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$586_EN[31:0]$622 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$586_EN[31:0]$622 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$586_EN[31:0]$622 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$586_EN[31:0]$622 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$586_EN[31:0]$622 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$586_EN[31:0]$622 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$586_EN[31:0]$622 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$586_EN[31:0]$622 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$586_EN[31:0]$622 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$586_EN[31:0]$622 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$586_EN[31:0]$622 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$586_EN[31:0]$622 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$586_EN[31:0]$622 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$586_EN[31:0]$622 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$586_EN[31:0]$622 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$586_EN[31:0]$622 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$586_EN[31:0]$622 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$586_EN[31:0]$622 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$586_EN[31:0]$622 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$586_EN[31:0]$622 [0] }
    Consolidated identical input bits for $mux cell $flatten\datapath.\rf.$procmux$839:
      Old ports: A=32'11111111111111111111111111111111, B=0, Y=$flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$585_EN[31:0]$621
      New ports: A=1'1, B=1'0, Y=$flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$585_EN[31:0]$621 [0]
      New connections: $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$585_EN[31:0]$621 [31:1] = { $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$585_EN[31:0]$621 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$585_EN[31:0]$621 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$585_EN[31:0]$621 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$585_EN[31:0]$621 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$585_EN[31:0]$621 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$585_EN[31:0]$621 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$585_EN[31:0]$621 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$585_EN[31:0]$621 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$585_EN[31:0]$621 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$585_EN[31:0]$621 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$585_EN[31:0]$621 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$585_EN[31:0]$621 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$585_EN[31:0]$621 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$585_EN[31:0]$621 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$585_EN[31:0]$621 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$585_EN[31:0]$621 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$585_EN[31:0]$621 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$585_EN[31:0]$621 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$585_EN[31:0]$621 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$585_EN[31:0]$621 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$585_EN[31:0]$621 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$585_EN[31:0]$621 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$585_EN[31:0]$621 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$585_EN[31:0]$621 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$585_EN[31:0]$621 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$585_EN[31:0]$621 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$585_EN[31:0]$621 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$585_EN[31:0]$621 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$585_EN[31:0]$621 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$585_EN[31:0]$621 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$585_EN[31:0]$621 [0] }
    Consolidated identical input bits for $mux cell $flatten\datapath.\rf.$procmux$842:
      Old ports: A=32'11111111111111111111111111111111, B=0, Y=$flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$584_EN[31:0]$620
      New ports: A=1'1, B=1'0, Y=$flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$584_EN[31:0]$620 [0]
      New connections: $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$584_EN[31:0]$620 [31:1] = { $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$584_EN[31:0]$620 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$584_EN[31:0]$620 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$584_EN[31:0]$620 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$584_EN[31:0]$620 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$584_EN[31:0]$620 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$584_EN[31:0]$620 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$584_EN[31:0]$620 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$584_EN[31:0]$620 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$584_EN[31:0]$620 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$584_EN[31:0]$620 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$584_EN[31:0]$620 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$584_EN[31:0]$620 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$584_EN[31:0]$620 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$584_EN[31:0]$620 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$584_EN[31:0]$620 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$584_EN[31:0]$620 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$584_EN[31:0]$620 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$584_EN[31:0]$620 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$584_EN[31:0]$620 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$584_EN[31:0]$620 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$584_EN[31:0]$620 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$584_EN[31:0]$620 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$584_EN[31:0]$620 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$584_EN[31:0]$620 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$584_EN[31:0]$620 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$584_EN[31:0]$620 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$584_EN[31:0]$620 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$584_EN[31:0]$620 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$584_EN[31:0]$620 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$584_EN[31:0]$620 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$584_EN[31:0]$620 [0] }
    Consolidated identical input bits for $mux cell $flatten\datapath.\rf.$procmux$845:
      Old ports: A=32'11111111111111111111111111111111, B=0, Y=$flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$583_EN[31:0]$619
      New ports: A=1'1, B=1'0, Y=$flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$583_EN[31:0]$619 [0]
      New connections: $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$583_EN[31:0]$619 [31:1] = { $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$583_EN[31:0]$619 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$583_EN[31:0]$619 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$583_EN[31:0]$619 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$583_EN[31:0]$619 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$583_EN[31:0]$619 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$583_EN[31:0]$619 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$583_EN[31:0]$619 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$583_EN[31:0]$619 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$583_EN[31:0]$619 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$583_EN[31:0]$619 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$583_EN[31:0]$619 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$583_EN[31:0]$619 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$583_EN[31:0]$619 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$583_EN[31:0]$619 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$583_EN[31:0]$619 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$583_EN[31:0]$619 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$583_EN[31:0]$619 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$583_EN[31:0]$619 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$583_EN[31:0]$619 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$583_EN[31:0]$619 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$583_EN[31:0]$619 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$583_EN[31:0]$619 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$583_EN[31:0]$619 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$583_EN[31:0]$619 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$583_EN[31:0]$619 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$583_EN[31:0]$619 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$583_EN[31:0]$619 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$583_EN[31:0]$619 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$583_EN[31:0]$619 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$583_EN[31:0]$619 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$583_EN[31:0]$619 [0] }
    Consolidated identical input bits for $mux cell $flatten\datapath.\rf.$procmux$848:
      Old ports: A=32'11111111111111111111111111111111, B=0, Y=$flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$582_EN[31:0]$618
      New ports: A=1'1, B=1'0, Y=$flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$582_EN[31:0]$618 [0]
      New connections: $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$582_EN[31:0]$618 [31:1] = { $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$582_EN[31:0]$618 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$582_EN[31:0]$618 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$582_EN[31:0]$618 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$582_EN[31:0]$618 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$582_EN[31:0]$618 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$582_EN[31:0]$618 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$582_EN[31:0]$618 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$582_EN[31:0]$618 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$582_EN[31:0]$618 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$582_EN[31:0]$618 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$582_EN[31:0]$618 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$582_EN[31:0]$618 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$582_EN[31:0]$618 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$582_EN[31:0]$618 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$582_EN[31:0]$618 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$582_EN[31:0]$618 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$582_EN[31:0]$618 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$582_EN[31:0]$618 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$582_EN[31:0]$618 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$582_EN[31:0]$618 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$582_EN[31:0]$618 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$582_EN[31:0]$618 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$582_EN[31:0]$618 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$582_EN[31:0]$618 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$582_EN[31:0]$618 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$582_EN[31:0]$618 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$582_EN[31:0]$618 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$582_EN[31:0]$618 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$582_EN[31:0]$618 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$582_EN[31:0]$618 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$582_EN[31:0]$618 [0] }
    Consolidated identical input bits for $mux cell $flatten\datapath.\rf.$procmux$851:
      Old ports: A=32'11111111111111111111111111111111, B=0, Y=$flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$581_EN[31:0]$617
      New ports: A=1'1, B=1'0, Y=$flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$581_EN[31:0]$617 [0]
      New connections: $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$581_EN[31:0]$617 [31:1] = { $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$581_EN[31:0]$617 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$581_EN[31:0]$617 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$581_EN[31:0]$617 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$581_EN[31:0]$617 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$581_EN[31:0]$617 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$581_EN[31:0]$617 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$581_EN[31:0]$617 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$581_EN[31:0]$617 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$581_EN[31:0]$617 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$581_EN[31:0]$617 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$581_EN[31:0]$617 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$581_EN[31:0]$617 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$581_EN[31:0]$617 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$581_EN[31:0]$617 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$581_EN[31:0]$617 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$581_EN[31:0]$617 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$581_EN[31:0]$617 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$581_EN[31:0]$617 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$581_EN[31:0]$617 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$581_EN[31:0]$617 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$581_EN[31:0]$617 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$581_EN[31:0]$617 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$581_EN[31:0]$617 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$581_EN[31:0]$617 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$581_EN[31:0]$617 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$581_EN[31:0]$617 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$581_EN[31:0]$617 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$581_EN[31:0]$617 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$581_EN[31:0]$617 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$581_EN[31:0]$617 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$581_EN[31:0]$617 [0] }
    Consolidated identical input bits for $mux cell $flatten\datapath.\rf.$procmux$854:
      Old ports: A=32'11111111111111111111111111111111, B=0, Y=$flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$580_EN[31:0]$616
      New ports: A=1'1, B=1'0, Y=$flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$580_EN[31:0]$616 [0]
      New connections: $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$580_EN[31:0]$616 [31:1] = { $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$580_EN[31:0]$616 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$580_EN[31:0]$616 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$580_EN[31:0]$616 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$580_EN[31:0]$616 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$580_EN[31:0]$616 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$580_EN[31:0]$616 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$580_EN[31:0]$616 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$580_EN[31:0]$616 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$580_EN[31:0]$616 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$580_EN[31:0]$616 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$580_EN[31:0]$616 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$580_EN[31:0]$616 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$580_EN[31:0]$616 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$580_EN[31:0]$616 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$580_EN[31:0]$616 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$580_EN[31:0]$616 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$580_EN[31:0]$616 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$580_EN[31:0]$616 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$580_EN[31:0]$616 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$580_EN[31:0]$616 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$580_EN[31:0]$616 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$580_EN[31:0]$616 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$580_EN[31:0]$616 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$580_EN[31:0]$616 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$580_EN[31:0]$616 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$580_EN[31:0]$616 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$580_EN[31:0]$616 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$580_EN[31:0]$616 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$580_EN[31:0]$616 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$580_EN[31:0]$616 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$580_EN[31:0]$616 [0] }
    Consolidated identical input bits for $mux cell $flatten\datapath.\rf.$procmux$857:
      Old ports: A=32'11111111111111111111111111111111, B=0, Y=$flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$579_EN[31:0]$615
      New ports: A=1'1, B=1'0, Y=$flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$579_EN[31:0]$615 [0]
      New connections: $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$579_EN[31:0]$615 [31:1] = { $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$579_EN[31:0]$615 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$579_EN[31:0]$615 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$579_EN[31:0]$615 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$579_EN[31:0]$615 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$579_EN[31:0]$615 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$579_EN[31:0]$615 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$579_EN[31:0]$615 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$579_EN[31:0]$615 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$579_EN[31:0]$615 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$579_EN[31:0]$615 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$579_EN[31:0]$615 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$579_EN[31:0]$615 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$579_EN[31:0]$615 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$579_EN[31:0]$615 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$579_EN[31:0]$615 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$579_EN[31:0]$615 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$579_EN[31:0]$615 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$579_EN[31:0]$615 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$579_EN[31:0]$615 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$579_EN[31:0]$615 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$579_EN[31:0]$615 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$579_EN[31:0]$615 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$579_EN[31:0]$615 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$579_EN[31:0]$615 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$579_EN[31:0]$615 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$579_EN[31:0]$615 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$579_EN[31:0]$615 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$579_EN[31:0]$615 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$579_EN[31:0]$615 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$579_EN[31:0]$615 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$579_EN[31:0]$615 [0] }
    Consolidated identical input bits for $mux cell $flatten\datapath.\rf.$procmux$860:
      Old ports: A=32'11111111111111111111111111111111, B=0, Y=$flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$578_EN[31:0]$614
      New ports: A=1'1, B=1'0, Y=$flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$578_EN[31:0]$614 [0]
      New connections: $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$578_EN[31:0]$614 [31:1] = { $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$578_EN[31:0]$614 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$578_EN[31:0]$614 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$578_EN[31:0]$614 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$578_EN[31:0]$614 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$578_EN[31:0]$614 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$578_EN[31:0]$614 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$578_EN[31:0]$614 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$578_EN[31:0]$614 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$578_EN[31:0]$614 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$578_EN[31:0]$614 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$578_EN[31:0]$614 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$578_EN[31:0]$614 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$578_EN[31:0]$614 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$578_EN[31:0]$614 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$578_EN[31:0]$614 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$578_EN[31:0]$614 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$578_EN[31:0]$614 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$578_EN[31:0]$614 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$578_EN[31:0]$614 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$578_EN[31:0]$614 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$578_EN[31:0]$614 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$578_EN[31:0]$614 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$578_EN[31:0]$614 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$578_EN[31:0]$614 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$578_EN[31:0]$614 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$578_EN[31:0]$614 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$578_EN[31:0]$614 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$578_EN[31:0]$614 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$578_EN[31:0]$614 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$578_EN[31:0]$614 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:227$578_EN[31:0]$614 [0] }
    New ctrl vector for $pmux cell $flatten\datapath.$procmux$1638: { $auto$opt_reduce.cc:137:opt_pmux$1844 $flatten\datapath.$procmux$1342_CMP $flatten\datapath.$procmux$1087_CMP }
    Consolidated identical input bits for $mux cell $flatten\memory.$procmux$872:
      Old ports: A=0, B=32'11111111000000000000000000000000, Y=$flatten\memory.$procmux$872_Y
      New ports: A=1'0, B=1'1, Y=$flatten\memory.$procmux$872_Y [24]
      New connections: { $flatten\memory.$procmux$872_Y [31:25] $flatten\memory.$procmux$872_Y [23:0] } = { $flatten\memory.$procmux$872_Y [24] $flatten\memory.$procmux$872_Y [24] $flatten\memory.$procmux$872_Y [24] $flatten\memory.$procmux$872_Y [24] $flatten\memory.$procmux$872_Y [24] $flatten\memory.$procmux$872_Y [24] $flatten\memory.$procmux$872_Y [24] 24'000000000000000000000000 }
    Consolidated identical input bits for $mux cell $flatten\memory.$procmux$890:
      Old ports: A=0, B=16711680, Y=$flatten\memory.$procmux$890_Y
      New ports: A=1'0, B=1'1, Y=$flatten\memory.$procmux$890_Y [16]
      New connections: { $flatten\memory.$procmux$890_Y [31:17] $flatten\memory.$procmux$890_Y [15:0] } = { 8'00000000 $flatten\memory.$procmux$890_Y [16] $flatten\memory.$procmux$890_Y [16] $flatten\memory.$procmux$890_Y [16] $flatten\memory.$procmux$890_Y [16] $flatten\memory.$procmux$890_Y [16] $flatten\memory.$procmux$890_Y [16] $flatten\memory.$procmux$890_Y [16] 16'0000000000000000 }
    Consolidated identical input bits for $mux cell $flatten\memory.$procmux$908:
      Old ports: A=0, B=65280, Y=$flatten\memory.$procmux$908_Y
      New ports: A=1'0, B=1'1, Y=$flatten\memory.$procmux$908_Y [8]
      New connections: { $flatten\memory.$procmux$908_Y [31:9] $flatten\memory.$procmux$908_Y [7:0] } = { 16'0000000000000000 $flatten\memory.$procmux$908_Y [8] $flatten\memory.$procmux$908_Y [8] $flatten\memory.$procmux$908_Y [8] $flatten\memory.$procmux$908_Y [8] $flatten\memory.$procmux$908_Y [8] $flatten\memory.$procmux$908_Y [8] $flatten\memory.$procmux$908_Y [8] 8'00000000 }
    Consolidated identical input bits for $mux cell $flatten\memory.$procmux$926:
      Old ports: A=0, B=255, Y=$flatten\memory.$procmux$926_Y
      New ports: A=1'0, B=1'1, Y=$flatten\memory.$procmux$926_Y [0]
      New connections: $flatten\memory.$procmux$926_Y [31:1] = { 24'000000000000000000000000 $flatten\memory.$procmux$926_Y [0] $flatten\memory.$procmux$926_Y [0] $flatten\memory.$procmux$926_Y [0] $flatten\memory.$procmux$926_Y [0] $flatten\memory.$procmux$926_Y [0] $flatten\memory.$procmux$926_Y [0] $flatten\memory.$procmux$926_Y [0] }
  Optimizing cells in module \SystemResourceCheck.
    Consolidated identical input bits for $mux cell $flatten\datapath.\rf.$procmux$863:
      Old ports: A=0, B=$flatten\datapath.\rf.$2$memwr$\regs$system/System.v:230$610_EN[31:0]$688, Y=$flatten\datapath.\rf.$0$memwr$\regs$system/System.v:230$610_EN[31:0]$648
      New ports: A=1'0, B=$flatten\datapath.\rf.$procmux$746_Y [0], Y=$flatten\datapath.\rf.$0$memwr$\regs$system/System.v:230$610_EN[31:0]$648 [0]
      New connections: $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:230$610_EN[31:0]$648 [31:1] = { $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:230$610_EN[31:0]$648 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:230$610_EN[31:0]$648 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:230$610_EN[31:0]$648 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:230$610_EN[31:0]$648 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:230$610_EN[31:0]$648 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:230$610_EN[31:0]$648 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:230$610_EN[31:0]$648 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:230$610_EN[31:0]$648 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:230$610_EN[31:0]$648 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:230$610_EN[31:0]$648 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:230$610_EN[31:0]$648 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:230$610_EN[31:0]$648 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:230$610_EN[31:0]$648 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:230$610_EN[31:0]$648 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:230$610_EN[31:0]$648 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:230$610_EN[31:0]$648 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:230$610_EN[31:0]$648 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:230$610_EN[31:0]$648 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:230$610_EN[31:0]$648 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:230$610_EN[31:0]$648 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:230$610_EN[31:0]$648 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:230$610_EN[31:0]$648 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:230$610_EN[31:0]$648 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:230$610_EN[31:0]$648 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:230$610_EN[31:0]$648 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:230$610_EN[31:0]$648 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:230$610_EN[31:0]$648 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:230$610_EN[31:0]$648 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:230$610_EN[31:0]$648 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:230$610_EN[31:0]$648 [0] $flatten\datapath.\rf.$0$memwr$\regs$system/System.v:230$610_EN[31:0]$648 [0] }
    Consolidated identical input bits for $mux cell $flatten\memory.$procmux$944:
      Old ports: A=0, B=$flatten\memory.$2$memwr$\mem_array$system/System.v:606$462_EN[31:0]$502, Y=$flatten\memory.$0$memwr$\mem_array$system/System.v:606$462_EN[31:0]$478
      New ports: A=1'0, B=$flatten\memory.$procmux$872_Y [24], Y=$flatten\memory.$0$memwr$\mem_array$system/System.v:606$462_EN[31:0]$478 [24]
      New connections: { $flatten\memory.$0$memwr$\mem_array$system/System.v:606$462_EN[31:0]$478 [31:25] $flatten\memory.$0$memwr$\mem_array$system/System.v:606$462_EN[31:0]$478 [23:0] } = { $flatten\memory.$0$memwr$\mem_array$system/System.v:606$462_EN[31:0]$478 [24] $flatten\memory.$0$memwr$\mem_array$system/System.v:606$462_EN[31:0]$478 [24] $flatten\memory.$0$memwr$\mem_array$system/System.v:606$462_EN[31:0]$478 [24] $flatten\memory.$0$memwr$\mem_array$system/System.v:606$462_EN[31:0]$478 [24] $flatten\memory.$0$memwr$\mem_array$system/System.v:606$462_EN[31:0]$478 [24] $flatten\memory.$0$memwr$\mem_array$system/System.v:606$462_EN[31:0]$478 [24] $flatten\memory.$0$memwr$\mem_array$system/System.v:606$462_EN[31:0]$478 [24] 24'000000000000000000000000 }
    Consolidated identical input bits for $mux cell $flatten\memory.$procmux$953:
      Old ports: A=0, B=$flatten\memory.$2$memwr$\mem_array$system/System.v:604$461_EN[31:0]$499, Y=$flatten\memory.$0$memwr$\mem_array$system/System.v:604$461_EN[31:0]$475
      New ports: A=1'0, B=$flatten\memory.$procmux$890_Y [16], Y=$flatten\memory.$0$memwr$\mem_array$system/System.v:604$461_EN[31:0]$475 [16]
      New connections: { $flatten\memory.$0$memwr$\mem_array$system/System.v:604$461_EN[31:0]$475 [31:17] $flatten\memory.$0$memwr$\mem_array$system/System.v:604$461_EN[31:0]$475 [15:0] } = { 8'00000000 $flatten\memory.$0$memwr$\mem_array$system/System.v:604$461_EN[31:0]$475 [16] $flatten\memory.$0$memwr$\mem_array$system/System.v:604$461_EN[31:0]$475 [16] $flatten\memory.$0$memwr$\mem_array$system/System.v:604$461_EN[31:0]$475 [16] $flatten\memory.$0$memwr$\mem_array$system/System.v:604$461_EN[31:0]$475 [16] $flatten\memory.$0$memwr$\mem_array$system/System.v:604$461_EN[31:0]$475 [16] $flatten\memory.$0$memwr$\mem_array$system/System.v:604$461_EN[31:0]$475 [16] $flatten\memory.$0$memwr$\mem_array$system/System.v:604$461_EN[31:0]$475 [16] 16'0000000000000000 }
    Consolidated identical input bits for $mux cell $flatten\memory.$procmux$962:
      Old ports: A=0, B=$flatten\memory.$2$memwr$\mem_array$system/System.v:602$460_EN[31:0]$496, Y=$flatten\memory.$0$memwr$\mem_array$system/System.v:602$460_EN[31:0]$472
      New ports: A=1'0, B=$flatten\memory.$procmux$908_Y [8], Y=$flatten\memory.$0$memwr$\mem_array$system/System.v:602$460_EN[31:0]$472 [8]
      New connections: { $flatten\memory.$0$memwr$\mem_array$system/System.v:602$460_EN[31:0]$472 [31:9] $flatten\memory.$0$memwr$\mem_array$system/System.v:602$460_EN[31:0]$472 [7:0] } = { 16'0000000000000000 $flatten\memory.$0$memwr$\mem_array$system/System.v:602$460_EN[31:0]$472 [8] $flatten\memory.$0$memwr$\mem_array$system/System.v:602$460_EN[31:0]$472 [8] $flatten\memory.$0$memwr$\mem_array$system/System.v:602$460_EN[31:0]$472 [8] $flatten\memory.$0$memwr$\mem_array$system/System.v:602$460_EN[31:0]$472 [8] $flatten\memory.$0$memwr$\mem_array$system/System.v:602$460_EN[31:0]$472 [8] $flatten\memory.$0$memwr$\mem_array$system/System.v:602$460_EN[31:0]$472 [8] $flatten\memory.$0$memwr$\mem_array$system/System.v:602$460_EN[31:0]$472 [8] 8'00000000 }
    Consolidated identical input bits for $mux cell $flatten\memory.$procmux$971:
      Old ports: A=0, B=$flatten\memory.$2$memwr$\mem_array$system/System.v:600$459_EN[31:0]$493, Y=$flatten\memory.$0$memwr$\mem_array$system/System.v:600$459_EN[31:0]$469
      New ports: A=1'0, B=$flatten\memory.$procmux$926_Y [0], Y=$flatten\memory.$0$memwr$\mem_array$system/System.v:600$459_EN[31:0]$469 [0]
      New connections: $flatten\memory.$0$memwr$\mem_array$system/System.v:600$459_EN[31:0]$469 [31:1] = { 24'000000000000000000000000 $flatten\memory.$0$memwr$\mem_array$system/System.v:600$459_EN[31:0]$469 [0] $flatten\memory.$0$memwr$\mem_array$system/System.v:600$459_EN[31:0]$469 [0] $flatten\memory.$0$memwr$\mem_array$system/System.v:600$459_EN[31:0]$469 [0] $flatten\memory.$0$memwr$\mem_array$system/System.v:600$459_EN[31:0]$469 [0] $flatten\memory.$0$memwr$\mem_array$system/System.v:600$459_EN[31:0]$469 [0] $flatten\memory.$0$memwr$\mem_array$system/System.v:600$459_EN[31:0]$469 [0] $flatten\memory.$0$memwr$\mem_array$system/System.v:600$459_EN[31:0]$469 [0] }
  Optimizing cells in module \SystemResourceCheck.
Performed a total of 43 changes.

2.12.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\SystemResourceCheck'.
<suppressed ~123 debug messages>
Removed a total of 41 cells.

2.12.6. Executing OPT_DFF pass (perform DFF optimizations).

2.12.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \SystemResourceCheck..
Removed 0 unused cells and 276 unused wires.
<suppressed ~13 debug messages>

2.12.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module SystemResourceCheck.

2.12.9. Rerunning OPT passes. (Maybe there is more to do..)

2.12.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \SystemResourceCheck..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~23 debug messages>

2.12.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \SystemResourceCheck.
    New ctrl vector for $pmux cell $flatten\datapath.$procmux$1495: { $auto$opt_reduce.cc:137:opt_pmux$1848 $auto$opt_reduce.cc:137:opt_pmux$1846 }
  Optimizing cells in module \SystemResourceCheck.
Performed a total of 1 changes.

2.12.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\SystemResourceCheck'.
Removed a total of 0 cells.

2.12.13. Executing OPT_DFF pass (perform DFF optimizations).

2.12.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \SystemResourceCheck..

2.12.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module SystemResourceCheck.

2.12.16. Rerunning OPT passes. (Maybe there is more to do..)

2.12.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \SystemResourceCheck..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~23 debug messages>

2.12.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \SystemResourceCheck.
Performed a total of 0 changes.

2.12.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\SystemResourceCheck'.
Removed a total of 0 cells.

2.12.20. Executing OPT_DFF pass (perform DFF optimizations).

2.12.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \SystemResourceCheck..

2.12.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module SystemResourceCheck.

2.12.23. Finished OPT passes. (There is nothing left to do.)

2.13. Executing FSM pass (extract and optimize FSM).

2.13.1. Executing FSM_DETECT pass (finding FSMs in design).

2.13.2. Executing FSM_EXTRACT pass (extracting FSM from design).

2.13.3. Executing FSM_OPT pass (simple optimizations of FSMs).

2.13.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \SystemResourceCheck..

2.13.5. Executing FSM_OPT pass (simple optimizations of FSMs).

2.13.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

2.13.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

2.13.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

2.14. Executing OPT pass (performing simple optimizations).

2.14.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module SystemResourceCheck.

2.14.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\SystemResourceCheck'.
Removed a total of 0 cells.

2.14.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \SystemResourceCheck..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~23 debug messages>

2.14.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \SystemResourceCheck.
Performed a total of 0 changes.

2.14.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\SystemResourceCheck'.
Removed a total of 0 cells.

2.14.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $flatten\memory.$procdff$1757 ($dff) from module SystemResourceCheck (D = $flatten\memory.$memrd$\mem_array$system/System.v:594$465_DATA, Q = \memory.insn_from_imem).
Adding SRST signal on $flatten\datapath.$procdff$1760 ($dff) from module SystemResourceCheck (D = \datapath.pcNext, Q = \datapath.pcCurrent, rval = 0).

2.14.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \SystemResourceCheck..
Removed 2 unused cells and 2 unused wires.
<suppressed ~3 debug messages>

2.14.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module SystemResourceCheck.

2.14.9. Rerunning OPT passes. (Maybe there is more to do..)

2.14.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \SystemResourceCheck..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~22 debug messages>

2.14.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \SystemResourceCheck.
Performed a total of 0 changes.

2.14.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\SystemResourceCheck'.
Removed a total of 0 cells.

2.14.13. Executing OPT_DFF pass (perform DFF optimizations).

2.14.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \SystemResourceCheck..

2.14.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module SystemResourceCheck.

2.14.16. Finished OPT passes. (There is nothing left to do.)

2.15. Executing WREDUCE pass (reducing word size of cells).
Removed top 27 address bits (of 32) from memory init port SystemResourceCheck.$flatten\datapath.\rf.$auto$proc_memwr.cc:45:proc_memwr$1761 (datapath.rf.regs).
Removed top 27 address bits (of 32) from memory init port SystemResourceCheck.$flatten\datapath.\rf.$auto$proc_memwr.cc:45:proc_memwr$1762 (datapath.rf.regs).
Removed top 27 address bits (of 32) from memory init port SystemResourceCheck.$flatten\datapath.\rf.$auto$proc_memwr.cc:45:proc_memwr$1763 (datapath.rf.regs).
Removed top 27 address bits (of 32) from memory init port SystemResourceCheck.$flatten\datapath.\rf.$auto$proc_memwr.cc:45:proc_memwr$1764 (datapath.rf.regs).
Removed top 27 address bits (of 32) from memory init port SystemResourceCheck.$flatten\datapath.\rf.$auto$proc_memwr.cc:45:proc_memwr$1765 (datapath.rf.regs).
Removed top 27 address bits (of 32) from memory init port SystemResourceCheck.$flatten\datapath.\rf.$auto$proc_memwr.cc:45:proc_memwr$1766 (datapath.rf.regs).
Removed top 27 address bits (of 32) from memory init port SystemResourceCheck.$flatten\datapath.\rf.$auto$proc_memwr.cc:45:proc_memwr$1767 (datapath.rf.regs).
Removed top 27 address bits (of 32) from memory init port SystemResourceCheck.$flatten\datapath.\rf.$auto$proc_memwr.cc:45:proc_memwr$1768 (datapath.rf.regs).
Removed top 27 address bits (of 32) from memory init port SystemResourceCheck.$flatten\datapath.\rf.$auto$proc_memwr.cc:45:proc_memwr$1769 (datapath.rf.regs).
Removed top 27 address bits (of 32) from memory init port SystemResourceCheck.$flatten\datapath.\rf.$auto$proc_memwr.cc:45:proc_memwr$1770 (datapath.rf.regs).
Removed top 27 address bits (of 32) from memory init port SystemResourceCheck.$flatten\datapath.\rf.$auto$proc_memwr.cc:45:proc_memwr$1771 (datapath.rf.regs).
Removed top 27 address bits (of 32) from memory init port SystemResourceCheck.$flatten\datapath.\rf.$auto$proc_memwr.cc:45:proc_memwr$1772 (datapath.rf.regs).
Removed top 27 address bits (of 32) from memory init port SystemResourceCheck.$flatten\datapath.\rf.$auto$proc_memwr.cc:45:proc_memwr$1773 (datapath.rf.regs).
Removed top 27 address bits (of 32) from memory init port SystemResourceCheck.$flatten\datapath.\rf.$auto$proc_memwr.cc:45:proc_memwr$1774 (datapath.rf.regs).
Removed top 27 address bits (of 32) from memory init port SystemResourceCheck.$flatten\datapath.\rf.$auto$proc_memwr.cc:45:proc_memwr$1775 (datapath.rf.regs).
Removed top 27 address bits (of 32) from memory init port SystemResourceCheck.$flatten\datapath.\rf.$auto$proc_memwr.cc:45:proc_memwr$1776 (datapath.rf.regs).
Removed top 27 address bits (of 32) from memory init port SystemResourceCheck.$flatten\datapath.\rf.$auto$proc_memwr.cc:45:proc_memwr$1777 (datapath.rf.regs).
Removed top 27 address bits (of 32) from memory init port SystemResourceCheck.$flatten\datapath.\rf.$auto$proc_memwr.cc:45:proc_memwr$1778 (datapath.rf.regs).
Removed top 27 address bits (of 32) from memory init port SystemResourceCheck.$flatten\datapath.\rf.$auto$proc_memwr.cc:45:proc_memwr$1779 (datapath.rf.regs).
Removed top 27 address bits (of 32) from memory init port SystemResourceCheck.$flatten\datapath.\rf.$auto$proc_memwr.cc:45:proc_memwr$1780 (datapath.rf.regs).
Removed top 27 address bits (of 32) from memory init port SystemResourceCheck.$flatten\datapath.\rf.$auto$proc_memwr.cc:45:proc_memwr$1781 (datapath.rf.regs).
Removed top 27 address bits (of 32) from memory init port SystemResourceCheck.$flatten\datapath.\rf.$auto$proc_memwr.cc:45:proc_memwr$1782 (datapath.rf.regs).
Removed top 27 address bits (of 32) from memory init port SystemResourceCheck.$flatten\datapath.\rf.$auto$proc_memwr.cc:45:proc_memwr$1783 (datapath.rf.regs).
Removed top 27 address bits (of 32) from memory init port SystemResourceCheck.$flatten\datapath.\rf.$auto$proc_memwr.cc:45:proc_memwr$1784 (datapath.rf.regs).
Removed top 27 address bits (of 32) from memory init port SystemResourceCheck.$flatten\datapath.\rf.$auto$proc_memwr.cc:45:proc_memwr$1785 (datapath.rf.regs).
Removed top 27 address bits (of 32) from memory init port SystemResourceCheck.$flatten\datapath.\rf.$auto$proc_memwr.cc:45:proc_memwr$1786 (datapath.rf.regs).
Removed top 27 address bits (of 32) from memory init port SystemResourceCheck.$flatten\datapath.\rf.$auto$proc_memwr.cc:45:proc_memwr$1787 (datapath.rf.regs).
Removed top 27 address bits (of 32) from memory init port SystemResourceCheck.$flatten\datapath.\rf.$auto$proc_memwr.cc:45:proc_memwr$1788 (datapath.rf.regs).
Removed top 27 address bits (of 32) from memory init port SystemResourceCheck.$flatten\datapath.\rf.$auto$proc_memwr.cc:45:proc_memwr$1789 (datapath.rf.regs).
Removed top 27 address bits (of 32) from memory init port SystemResourceCheck.$flatten\datapath.\rf.$auto$proc_memwr.cc:45:proc_memwr$1790 (datapath.rf.regs).
Removed top 27 address bits (of 32) from memory init port SystemResourceCheck.$flatten\datapath.\rf.$auto$proc_memwr.cc:45:proc_memwr$1791 (datapath.rf.regs).
Removed top 27 address bits (of 32) from memory init port SystemResourceCheck.$flatten\datapath.\rf.$auto$proc_memwr.cc:45:proc_memwr$1792 (datapath.rf.regs).
Removed top 25 address bits (of 32) from memory init port SystemResourceCheck.$flatten\memory.$meminit$\mem_array$system/System.v:0$504 (memory.mem_array).
Removed top 25 address bits (of 32) from memory init port SystemResourceCheck.$flatten\memory.$meminit$\mem_array$system/System.v:0$505 (memory.mem_array).
Removed top 1 bits (of 7) from port B of cell SystemResourceCheck.$flatten\datapath.$procmux$1668_CMP0 ($eq).
Removed top 2 bits (of 7) from port B of cell SystemResourceCheck.$flatten\datapath.$procmux$1531_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell SystemResourceCheck.$flatten\datapath.$procmux$1342_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell SystemResourceCheck.$flatten\datapath.$procmux$1282_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell SystemResourceCheck.$flatten\datapath.$procmux$1226_CMP0 ($eq).
Removed top 1 bits (of 7) from port B of cell SystemResourceCheck.$flatten\datapath.$procmux$1015_CMP0 ($eq).
Removed top 31 bits (of 32) from mux cell SystemResourceCheck.$flatten\datapath.$ternary$system/System.v:502$443 ($mux).
Removed top 31 bits (of 32) from mux cell SystemResourceCheck.$flatten\datapath.$ternary$system/System.v:493$439 ($mux).
Removed top 1 bits (of 7) from port B of cell SystemResourceCheck.$flatten\datapath.$eq$system/System.v:460$430 ($eq).
Removed top 31 bits (of 32) from mux cell SystemResourceCheck.$flatten\datapath.$ternary$system/System.v:434$422 ($mux).
Removed top 31 bits (of 32) from mux cell SystemResourceCheck.$flatten\datapath.$ternary$system/System.v:430$420 ($mux).
Removed top 20 bits (of 32) from port B of cell SystemResourceCheck.$flatten\datapath.$lt$system/System.v:430$419 ($lt).
Removed top 31 bits (of 32) from port B of cell SystemResourceCheck.$flatten\datapath.$add$system/System.v:396$411 ($add).
Removed top 29 bits (of 32) from port B of cell SystemResourceCheck.$flatten\datapath.$add$system/System.v:343$404 ($add).
Removed top 31 bits (of 32) from wire SystemResourceCheck.$flatten\datapath.$ternary$system/System.v:430$420_Y.
Removed top 31 bits (of 32) from wire SystemResourceCheck.$flatten\datapath.$ternary$system/System.v:434$422_Y.
Removed top 31 bits (of 32) from wire SystemResourceCheck.$flatten\datapath.$ternary$system/System.v:493$439_Y.
Removed top 31 bits (of 32) from wire SystemResourceCheck.$flatten\datapath.$ternary$system/System.v:502$443_Y.
Removed top 24 bits (of 32) from wire SystemResourceCheck.$flatten\memory.$0$memwr$\mem_array$system/System.v:600$459_EN[31:0]$469.
Removed top 16 bits (of 32) from wire SystemResourceCheck.$flatten\memory.$0$memwr$\mem_array$system/System.v:602$460_EN[31:0]$472.
Removed top 8 bits (of 32) from wire SystemResourceCheck.$flatten\memory.$0$memwr$\mem_array$system/System.v:604$461_EN[31:0]$475.
Removed top 24 bits (of 32) from wire SystemResourceCheck.$flatten\memory.$2$memwr$\mem_array$system/System.v:600$459_EN[31:0]$493.
Removed top 16 bits (of 32) from wire SystemResourceCheck.$flatten\memory.$2$memwr$\mem_array$system/System.v:602$460_EN[31:0]$496.
Removed top 8 bits (of 32) from wire SystemResourceCheck.$flatten\memory.$2$memwr$\mem_array$system/System.v:604$461_EN[31:0]$499.
Removed top 23 bits (of 32) from wire SystemResourceCheck.mem_data_addr.

2.16. Executing PEEPOPT pass (run peephole optimizers).

2.17. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \SystemResourceCheck..
Removed 0 unused cells and 11 unused wires.
<suppressed ~1 debug messages>

2.18. Executing SHARE pass (SAT-based resource sharing).
Found 8 cells in module SystemResourceCheck that may be considered for resource sharing.
  Analyzing resource sharing options for $flatten\datapath.\rf.$memrd$\regs$system/System.v:222$612 ($memrd):
    Found 16 activation_patterns using ctrl signal { $flatten\datapath.$eq$system/System.v:449$426_Y $flatten\datapath.$eq$system/System.v:460$430_Y $flatten\datapath.$procmux$1013_CMP $flatten\datapath.$procmux$1015_CMP $flatten\datapath.$procmux$1053_CMP $flatten\datapath.$procmux$1087_CMP $flatten\datapath.$procmux$1174_CMP $flatten\datapath.$procmux$1226_CMP $flatten\datapath.$procmux$1282_CMP $flatten\datapath.$procmux$1342_CMP $flatten\datapath.$procmux$1391_CMP $flatten\datapath.$procmux$1683_CMP $flatten\datapath.\rf.$logic_and$system/System.v:229$685_Y \clock_gen.locked }.
    Found 1 candidates: $flatten\datapath.\rf.$memrd$\regs$system/System.v:221$611
    Analyzing resource sharing with $flatten\datapath.\rf.$memrd$\regs$system/System.v:221$611 ($memrd):
      Found 25 activation_patterns using ctrl signal { $flatten\datapath.$eq$system/System.v:449$426_Y $flatten\datapath.$eq$system/System.v:460$430_Y $flatten\datapath.$procmux$1013_CMP $flatten\datapath.$procmux$1015_CMP $flatten\datapath.$procmux$1053_CMP $flatten\datapath.$procmux$1087_CMP $flatten\datapath.$procmux$1174_CMP $flatten\datapath.$procmux$1226_CMP $flatten\datapath.$procmux$1282_CMP $flatten\datapath.$procmux$1342_CMP $flatten\datapath.$procmux$1391_CMP $flatten\datapath.$procmux$1531_CMP $flatten\datapath.$procmux$1683_CMP $flatten\datapath.\rf.$logic_and$system/System.v:229$685_Y \clock_gen.locked }.
      Forbidden control signals for this pair of cells: { \datapath.branch_decision \datapath.lt_signed \datapath.lt_unsigned $flatten\datapath.$lt$system/System.v:430$419_Y $flatten\datapath.$lt$system/System.v:434$421_Y }
      Activation pattern for cell $flatten\datapath.\rf.$memrd$\regs$system/System.v:222$612: { $flatten\datapath.$eq$system/System.v:449$426_Y $flatten\datapath.$procmux$1015_CMP $flatten\datapath.$procmux$1391_CMP $flatten\datapath.\rf.$logic_and$system/System.v:229$685_Y \clock_gen.locked } = 5'11111
      Activation pattern for cell $flatten\datapath.\rf.$memrd$\regs$system/System.v:222$612: { $flatten\datapath.$eq$system/System.v:449$426_Y $flatten\datapath.$procmux$1015_CMP $flatten\datapath.$procmux$1342_CMP $flatten\datapath.\rf.$logic_and$system/System.v:229$685_Y \clock_gen.locked } = 5'11111
      Activation pattern for cell $flatten\datapath.\rf.$memrd$\regs$system/System.v:222$612: { $flatten\datapath.$eq$system/System.v:449$426_Y $flatten\datapath.$procmux$1015_CMP $flatten\datapath.$procmux$1087_CMP $flatten\datapath.\rf.$logic_and$system/System.v:229$685_Y \clock_gen.locked } = 5'11111
      Activation pattern for cell $flatten\datapath.\rf.$memrd$\regs$system/System.v:222$612: { $flatten\datapath.$eq$system/System.v:449$426_Y $flatten\datapath.$eq$system/System.v:460$430_Y $flatten\datapath.$procmux$1015_CMP $flatten\datapath.$procmux$1087_CMP $flatten\datapath.\rf.$logic_and$system/System.v:229$685_Y \clock_gen.locked } = 6'011111
      Activation pattern for cell $flatten\datapath.\rf.$memrd$\regs$system/System.v:222$612: { $flatten\datapath.$eq$system/System.v:449$426_Y $flatten\datapath.$procmux$1013_CMP $flatten\datapath.$procmux$1015_CMP $flatten\datapath.\rf.$logic_and$system/System.v:229$685_Y \clock_gen.locked } = 5'11111
      Activation pattern for cell $flatten\datapath.\rf.$memrd$\regs$system/System.v:222$612: { $flatten\datapath.$procmux$1391_CMP $flatten\datapath.$procmux$1683_CMP } = 2'11
      Activation pattern for cell $flatten\datapath.\rf.$memrd$\regs$system/System.v:222$612: { $flatten\datapath.$procmux$1087_CMP $flatten\datapath.$procmux$1683_CMP } = 2'11
      Activation pattern for cell $flatten\datapath.\rf.$memrd$\regs$system/System.v:222$612: { $flatten\datapath.$procmux$1013_CMP $flatten\datapath.$procmux$1683_CMP } = 2'11
      Activation pattern for cell $flatten\datapath.\rf.$memrd$\regs$system/System.v:222$612: { $flatten\datapath.$eq$system/System.v:449$426_Y $flatten\datapath.$procmux$1015_CMP $flatten\datapath.$procmux$1282_CMP $flatten\datapath.\rf.$logic_and$system/System.v:229$685_Y \clock_gen.locked } = 5'11111
      Activation pattern for cell $flatten\datapath.\rf.$memrd$\regs$system/System.v:222$612: { $flatten\datapath.$procmux$1174_CMP $flatten\datapath.$procmux$1683_CMP } = 2'11
      Activation pattern for cell $flatten\datapath.\rf.$memrd$\regs$system/System.v:222$612: { $flatten\datapath.$eq$system/System.v:449$426_Y $flatten\datapath.$procmux$1015_CMP $flatten\datapath.$procmux$1226_CMP $flatten\datapath.\rf.$logic_and$system/System.v:229$685_Y \clock_gen.locked } = 5'11111
      Activation pattern for cell $flatten\datapath.\rf.$memrd$\regs$system/System.v:222$612: { $flatten\datapath.$procmux$1053_CMP $flatten\datapath.$procmux$1683_CMP } = 2'11
      Activation pattern for cell $flatten\datapath.\rf.$memrd$\regs$system/System.v:222$612: { $flatten\datapath.$procmux$1342_CMP $flatten\datapath.$procmux$1683_CMP } = 2'11
      Activation pattern for cell $flatten\datapath.\rf.$memrd$\regs$system/System.v:222$612: { $flatten\datapath.$eq$system/System.v:449$426_Y $flatten\datapath.$eq$system/System.v:460$430_Y $flatten\datapath.$procmux$1015_CMP $flatten\datapath.$procmux$1391_CMP $flatten\datapath.\rf.$logic_and$system/System.v:229$685_Y \clock_gen.locked } = 6'011111
      Activation pattern for cell $flatten\datapath.\rf.$memrd$\regs$system/System.v:222$612: { $flatten\datapath.$eq$system/System.v:449$426_Y $flatten\datapath.$procmux$1015_CMP $flatten\datapath.$procmux$1053_CMP $flatten\datapath.\rf.$logic_and$system/System.v:229$685_Y \clock_gen.locked } = 5'11111
      Activation pattern for cell $flatten\datapath.\rf.$memrd$\regs$system/System.v:222$612: { $flatten\datapath.$eq$system/System.v:449$426_Y $flatten\datapath.$procmux$1015_CMP $flatten\datapath.$procmux$1174_CMP $flatten\datapath.\rf.$logic_and$system/System.v:229$685_Y \clock_gen.locked } = 5'11111
      Activation pattern for cell $flatten\datapath.\rf.$memrd$\regs$system/System.v:221$611: { $flatten\datapath.$procmux$1391_CMP $flatten\datapath.$procmux$1531_CMP $flatten\datapath.\rf.$logic_and$system/System.v:229$685_Y \clock_gen.locked } = 4'1111
      Activation pattern for cell $flatten\datapath.\rf.$memrd$\regs$system/System.v:221$611: { $flatten\datapath.$eq$system/System.v:449$426_Y $flatten\datapath.$procmux$1015_CMP $flatten\datapath.$procmux$1391_CMP $flatten\datapath.\rf.$logic_and$system/System.v:229$685_Y \clock_gen.locked } = 5'11111
      Activation pattern for cell $flatten\datapath.\rf.$memrd$\regs$system/System.v:221$611: { $flatten\datapath.$eq$system/System.v:449$426_Y $flatten\datapath.$eq$system/System.v:460$430_Y $flatten\datapath.$procmux$1015_CMP $flatten\datapath.$procmux$1391_CMP $flatten\datapath.\rf.$logic_and$system/System.v:229$685_Y \clock_gen.locked } = 6'011111
      Activation pattern for cell $flatten\datapath.\rf.$memrd$\regs$system/System.v:221$611: { $flatten\datapath.$procmux$1013_CMP $flatten\datapath.$procmux$1531_CMP $flatten\datapath.\rf.$logic_and$system/System.v:229$685_Y \clock_gen.locked } = 4'1111
      Activation pattern for cell $flatten\datapath.\rf.$memrd$\regs$system/System.v:221$611: { $flatten\datapath.$eq$system/System.v:449$426_Y $flatten\datapath.$procmux$1013_CMP $flatten\datapath.$procmux$1015_CMP $flatten\datapath.\rf.$logic_and$system/System.v:229$685_Y \clock_gen.locked } = 5'11111
      Activation pattern for cell $flatten\datapath.\rf.$memrd$\regs$system/System.v:221$611: { $flatten\datapath.$procmux$1391_CMP $flatten\datapath.$procmux$1683_CMP } = 2'11
      Activation pattern for cell $flatten\datapath.\rf.$memrd$\regs$system/System.v:221$611: { $flatten\datapath.$procmux$1087_CMP $flatten\datapath.$procmux$1683_CMP } = 2'11
      Activation pattern for cell $flatten\datapath.\rf.$memrd$\regs$system/System.v:221$611: { $flatten\datapath.$procmux$1013_CMP $flatten\datapath.$procmux$1683_CMP } = 2'11
      Activation pattern for cell $flatten\datapath.\rf.$memrd$\regs$system/System.v:221$611: { $flatten\datapath.$eq$system/System.v:449$426_Y $flatten\datapath.$procmux$1015_CMP $flatten\datapath.$procmux$1282_CMP $flatten\datapath.\rf.$logic_and$system/System.v:229$685_Y \clock_gen.locked } = 5'11111
      Activation pattern for cell $flatten\datapath.\rf.$memrd$\regs$system/System.v:221$611: { $flatten\datapath.$procmux$1174_CMP $flatten\datapath.$procmux$1683_CMP } = 2'11
      Activation pattern for cell $flatten\datapath.\rf.$memrd$\regs$system/System.v:221$611: { $flatten\datapath.$eq$system/System.v:449$426_Y $flatten\datapath.$procmux$1015_CMP $flatten\datapath.$procmux$1226_CMP $flatten\datapath.\rf.$logic_and$system/System.v:229$685_Y \clock_gen.locked } = 5'11111
      Activation pattern for cell $flatten\datapath.\rf.$memrd$\regs$system/System.v:221$611: { $flatten\datapath.$procmux$1053_CMP $flatten\datapath.$procmux$1683_CMP } = 2'11
      Activation pattern for cell $flatten\datapath.\rf.$memrd$\regs$system/System.v:221$611: { $flatten\datapath.$procmux$1282_CMP $flatten\datapath.$procmux$1531_CMP $flatten\datapath.\rf.$logic_and$system/System.v:229$685_Y \clock_gen.locked } = 4'1111
      Activation pattern for cell $flatten\datapath.\rf.$memrd$\regs$system/System.v:221$611: { $flatten\datapath.$procmux$1226_CMP $flatten\datapath.$procmux$1531_CMP $flatten\datapath.\rf.$logic_and$system/System.v:229$685_Y \clock_gen.locked } = 4'1111
      Activation pattern for cell $flatten\datapath.\rf.$memrd$\regs$system/System.v:221$611: { $flatten\datapath.$procmux$1342_CMP $flatten\datapath.$procmux$1683_CMP } = 2'11
      Activation pattern for cell $flatten\datapath.\rf.$memrd$\regs$system/System.v:221$611: { $flatten\datapath.$procmux$1053_CMP $flatten\datapath.$procmux$1531_CMP $flatten\datapath.\rf.$logic_and$system/System.v:229$685_Y \clock_gen.locked } = 4'1111
      Activation pattern for cell $flatten\datapath.\rf.$memrd$\regs$system/System.v:221$611: { $flatten\datapath.$eq$system/System.v:449$426_Y $flatten\datapath.$procmux$1015_CMP $flatten\datapath.$procmux$1053_CMP $flatten\datapath.\rf.$logic_and$system/System.v:229$685_Y \clock_gen.locked } = 5'11111
      Activation pattern for cell $flatten\datapath.\rf.$memrd$\regs$system/System.v:221$611: { $flatten\datapath.$eq$system/System.v:449$426_Y $flatten\datapath.$procmux$1342_CMP $flatten\datapath.$procmux$1531_CMP $flatten\datapath.\rf.$logic_and$system/System.v:229$685_Y \clock_gen.locked } = 5'11111
      Activation pattern for cell $flatten\datapath.\rf.$memrd$\regs$system/System.v:221$611: { $flatten\datapath.$eq$system/System.v:449$426_Y $flatten\datapath.$procmux$1015_CMP $flatten\datapath.$procmux$1342_CMP $flatten\datapath.\rf.$logic_and$system/System.v:229$685_Y \clock_gen.locked } = 5'11111
      Activation pattern for cell $flatten\datapath.\rf.$memrd$\regs$system/System.v:221$611: { $flatten\datapath.$eq$system/System.v:449$426_Y $flatten\datapath.$procmux$1087_CMP $flatten\datapath.$procmux$1531_CMP $flatten\datapath.\rf.$logic_and$system/System.v:229$685_Y \clock_gen.locked } = 5'11111
      Activation pattern for cell $flatten\datapath.\rf.$memrd$\regs$system/System.v:221$611: { $flatten\datapath.$eq$system/System.v:449$426_Y $flatten\datapath.$procmux$1015_CMP $flatten\datapath.$procmux$1087_CMP $flatten\datapath.\rf.$logic_and$system/System.v:229$685_Y \clock_gen.locked } = 5'11111
      Activation pattern for cell $flatten\datapath.\rf.$memrd$\regs$system/System.v:221$611: { $flatten\datapath.$eq$system/System.v:449$426_Y $flatten\datapath.$eq$system/System.v:460$430_Y $flatten\datapath.$procmux$1087_CMP $flatten\datapath.$procmux$1531_CMP $flatten\datapath.\rf.$logic_and$system/System.v:229$685_Y \clock_gen.locked } = 6'011111
      Activation pattern for cell $flatten\datapath.\rf.$memrd$\regs$system/System.v:221$611: { $flatten\datapath.$eq$system/System.v:449$426_Y $flatten\datapath.$eq$system/System.v:460$430_Y $flatten\datapath.$procmux$1015_CMP $flatten\datapath.$procmux$1087_CMP $flatten\datapath.\rf.$logic_and$system/System.v:229$685_Y \clock_gen.locked } = 6'011111
      Activation pattern for cell $flatten\datapath.\rf.$memrd$\regs$system/System.v:221$611: { $flatten\datapath.$procmux$1174_CMP $flatten\datapath.$procmux$1531_CMP $flatten\datapath.\rf.$logic_and$system/System.v:229$685_Y \clock_gen.locked } = 4'1111
      Activation pattern for cell $flatten\datapath.\rf.$memrd$\regs$system/System.v:221$611: { $flatten\datapath.$eq$system/System.v:449$426_Y $flatten\datapath.$procmux$1015_CMP $flatten\datapath.$procmux$1174_CMP $flatten\datapath.\rf.$logic_and$system/System.v:229$685_Y \clock_gen.locked } = 5'11111
      Size of SAT problem: 0 cells, 296 variables, 945 clauses
      According to the SAT solver this pair of cells can not be shared.
      Model from SAT solver: { $flatten\datapath.$eq$system/System.v:449$426_Y $flatten\datapath.$eq$system/System.v:460$430_Y $flatten\datapath.$procmux$1013_CMP $flatten\datapath.$procmux$1015_CMP $flatten\datapath.$procmux$1053_CMP $flatten\datapath.$procmux$1087_CMP $flatten\datapath.$procmux$1174_CMP $flatten\datapath.$procmux$1226_CMP $flatten\datapath.$procmux$1282_CMP $flatten\datapath.$procmux$1342_CMP $flatten\datapath.$procmux$1391_CMP $flatten\datapath.$procmux$1531_CMP $flatten\datapath.$procmux$1683_CMP $flatten\datapath.\rf.$logic_and$system/System.v:229$685_Y \clock_gen.locked } = 15'000010000000101
  Analyzing resource sharing options for $flatten\datapath.\rf.$memrd$\regs$system/System.v:221$611 ($memrd):
    Found 25 activation_patterns using ctrl signal { $flatten\datapath.$eq$system/System.v:449$426_Y $flatten\datapath.$eq$system/System.v:460$430_Y $flatten\datapath.$procmux$1013_CMP $flatten\datapath.$procmux$1015_CMP $flatten\datapath.$procmux$1053_CMP $flatten\datapath.$procmux$1087_CMP $flatten\datapath.$procmux$1174_CMP $flatten\datapath.$procmux$1226_CMP $flatten\datapath.$procmux$1282_CMP $flatten\datapath.$procmux$1342_CMP $flatten\datapath.$procmux$1391_CMP $flatten\datapath.$procmux$1531_CMP $flatten\datapath.$procmux$1683_CMP $flatten\datapath.\rf.$logic_and$system/System.v:229$685_Y \clock_gen.locked }.
    No candidates found.
  Analyzing resource sharing options for $flatten\datapath.$sshr$system/System.v:524$451 ($sshr):
    Found 1 activation_patterns using ctrl signal { $flatten\datapath.$eq$system/System.v:449$426_Y $flatten\datapath.$eq$system/System.v:460$430_Y $flatten\datapath.$procmux$1015_CMP $flatten\datapath.$procmux$1087_CMP $flatten\datapath.\rf.$logic_and$system/System.v:229$685_Y \clock_gen.locked }.
    Found 1 candidates: $flatten\datapath.$sshr$system/System.v:462$431
    Analyzing resource sharing with $flatten\datapath.$sshr$system/System.v:462$431 ($sshr):
      Found 1 activation_patterns using ctrl signal { $flatten\datapath.$eq$system/System.v:449$426_Y $flatten\datapath.$eq$system/System.v:460$430_Y $flatten\datapath.$procmux$1087_CMP $flatten\datapath.$procmux$1531_CMP $flatten\datapath.\rf.$logic_and$system/System.v:229$685_Y \clock_gen.locked }.
      Activation pattern for cell $flatten\datapath.$sshr$system/System.v:524$451: { $flatten\datapath.$eq$system/System.v:449$426_Y $flatten\datapath.$eq$system/System.v:460$430_Y $flatten\datapath.$procmux$1015_CMP $flatten\datapath.$procmux$1087_CMP $flatten\datapath.\rf.$logic_and$system/System.v:229$685_Y \clock_gen.locked } = 6'011111
      Activation pattern for cell $flatten\datapath.$sshr$system/System.v:462$431: { $flatten\datapath.$eq$system/System.v:449$426_Y $flatten\datapath.$eq$system/System.v:460$430_Y $flatten\datapath.$procmux$1087_CMP $flatten\datapath.$procmux$1531_CMP $flatten\datapath.\rf.$logic_and$system/System.v:229$685_Y \clock_gen.locked } = 6'011111
      Size of SAT problem: 0 cells, 235 variables, 642 clauses
      According to the SAT solver this pair of cells can be shared.
      Activation signal for $flatten\datapath.$sshr$system/System.v:524$451: $auto$share.cc:977:make_cell_activation_logic$1862
      New cell: $auto$share.cc:667:make_supercell$1869 ($sshr)
  Analyzing resource sharing options for $auto$share.cc:667:make_supercell$1869 ($sshr):
    Found 2 activation_patterns using ctrl signal { $flatten\datapath.$eq$system/System.v:449$426_Y $flatten\datapath.$eq$system/System.v:460$430_Y $flatten\datapath.$procmux$1015_CMP $flatten\datapath.$procmux$1087_CMP $flatten\datapath.$procmux$1531_CMP $flatten\datapath.\rf.$logic_and$system/System.v:229$685_Y \clock_gen.locked }.
    No candidates found.
  Analyzing resource sharing options for $flatten\datapath.$shr$system/System.v:520$449 ($shr):
    Found 1 activation_patterns using ctrl signal { $flatten\datapath.$eq$system/System.v:449$426_Y $flatten\datapath.$procmux$1015_CMP $flatten\datapath.$procmux$1087_CMP $flatten\datapath.\rf.$logic_and$system/System.v:229$685_Y \clock_gen.locked }.
    Found 1 candidates: $flatten\datapath.$shr$system/System.v:458$429
    Analyzing resource sharing with $flatten\datapath.$shr$system/System.v:458$429 ($shr):
      Found 1 activation_patterns using ctrl signal { $flatten\datapath.$eq$system/System.v:449$426_Y $flatten\datapath.$procmux$1087_CMP $flatten\datapath.$procmux$1531_CMP $flatten\datapath.\rf.$logic_and$system/System.v:229$685_Y \clock_gen.locked }.
      Activation pattern for cell $flatten\datapath.$shr$system/System.v:520$449: { $flatten\datapath.$eq$system/System.v:449$426_Y $flatten\datapath.$procmux$1015_CMP $flatten\datapath.$procmux$1087_CMP $flatten\datapath.\rf.$logic_and$system/System.v:229$685_Y \clock_gen.locked } = 5'11111
      Activation pattern for cell $flatten\datapath.$shr$system/System.v:458$429: { $flatten\datapath.$eq$system/System.v:449$426_Y $flatten\datapath.$procmux$1087_CMP $flatten\datapath.$procmux$1531_CMP $flatten\datapath.\rf.$logic_and$system/System.v:229$685_Y \clock_gen.locked } = 5'11111
      Size of SAT problem: 0 cells, 231 variables, 627 clauses
      According to the SAT solver this pair of cells can be shared.
      Activation signal for $flatten\datapath.$shr$system/System.v:520$449: $auto$share.cc:977:make_cell_activation_logic$1872
      New cell: $auto$share.cc:667:make_supercell$1879 ($shr)
  Analyzing resource sharing options for $auto$share.cc:667:make_supercell$1879 ($shr):
    Found 2 activation_patterns using ctrl signal { $flatten\datapath.$eq$system/System.v:449$426_Y $flatten\datapath.$procmux$1015_CMP $flatten\datapath.$procmux$1087_CMP $flatten\datapath.$procmux$1531_CMP $flatten\datapath.\rf.$logic_and$system/System.v:229$685_Y \clock_gen.locked }.
    No candidates found.
  Analyzing resource sharing options for $flatten\datapath.$shl$system/System.v:484$435 ($shl):
    Found 1 activation_patterns using ctrl signal { $flatten\datapath.$eq$system/System.v:449$426_Y $flatten\datapath.$procmux$1015_CMP $flatten\datapath.$procmux$1342_CMP $flatten\datapath.\rf.$logic_and$system/System.v:229$685_Y \clock_gen.locked }.
    Found 1 candidates: $flatten\datapath.$shl$system/System.v:451$427
    Analyzing resource sharing with $flatten\datapath.$shl$system/System.v:451$427 ($shl):
      Found 1 activation_patterns using ctrl signal { $flatten\datapath.$eq$system/System.v:449$426_Y $flatten\datapath.$procmux$1342_CMP $flatten\datapath.$procmux$1531_CMP $flatten\datapath.\rf.$logic_and$system/System.v:229$685_Y \clock_gen.locked }.
      Activation pattern for cell $flatten\datapath.$shl$system/System.v:484$435: { $flatten\datapath.$eq$system/System.v:449$426_Y $flatten\datapath.$procmux$1015_CMP $flatten\datapath.$procmux$1342_CMP $flatten\datapath.\rf.$logic_and$system/System.v:229$685_Y \clock_gen.locked } = 5'11111
      Activation pattern for cell $flatten\datapath.$shl$system/System.v:451$427: { $flatten\datapath.$eq$system/System.v:449$426_Y $flatten\datapath.$procmux$1342_CMP $flatten\datapath.$procmux$1531_CMP $flatten\datapath.\rf.$logic_and$system/System.v:229$685_Y \clock_gen.locked } = 5'11111
      Size of SAT problem: 0 cells, 232 variables, 630 clauses
      According to the SAT solver this pair of cells can be shared.
      Activation signal for $flatten\datapath.$shl$system/System.v:484$435: $auto$share.cc:977:make_cell_activation_logic$1882
      New cell: $auto$share.cc:667:make_supercell$1889 ($shl)
  Analyzing resource sharing options for $auto$share.cc:667:make_supercell$1889 ($shl):
    Found 2 activation_patterns using ctrl signal { $flatten\datapath.$eq$system/System.v:449$426_Y $flatten\datapath.$procmux$1015_CMP $flatten\datapath.$procmux$1342_CMP $flatten\datapath.$procmux$1531_CMP $flatten\datapath.\rf.$logic_and$system/System.v:229$685_Y \clock_gen.locked }.
    No candidates found.
Removing 6 cells in module SystemResourceCheck:
  Removing cell $flatten\datapath.$shl$system/System.v:451$427 ($shl).
  Removing cell $flatten\datapath.$shl$system/System.v:484$435 ($shl).
  Removing cell $flatten\datapath.$shr$system/System.v:458$429 ($shr).
  Removing cell $flatten\datapath.$shr$system/System.v:520$449 ($shr).
  Removing cell $flatten\datapath.$sshr$system/System.v:462$431 ($sshr).
  Removing cell $flatten\datapath.$sshr$system/System.v:524$451 ($sshr).

2.19. Executing TECHMAP pass (map to technology primitives).

2.19.1. Executing Verilog-2005 frontend: /tools/oss-cad-suite/lib/../share/yosys/cmp2lut.v
Parsing Verilog input from `/tools/oss-cad-suite/lib/../share/yosys/cmp2lut.v' to AST representation.
Generating RTLIL representation for module `\_90_lut_cmp_'.
Successfully finished Verilog frontend.

2.19.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~140 debug messages>

2.20. Executing OPT_EXPR pass (perform const folding).
Optimizing module SystemResourceCheck.
<suppressed ~3 debug messages>

2.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \SystemResourceCheck..
Removed 0 unused cells and 9 unused wires.
<suppressed ~7 debug messages>

2.22. Executing TECHMAP pass (map to technology primitives).

2.22.1. Executing Verilog-2005 frontend: /tools/oss-cad-suite/lib/../share/yosys/mul2dsp.v
Parsing Verilog input from `/tools/oss-cad-suite/lib/../share/yosys/mul2dsp.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

2.22.2. Executing Verilog-2005 frontend: /tools/oss-cad-suite/lib/../share/yosys/ecp5/dsp_map.v
Parsing Verilog input from `/tools/oss-cad-suite/lib/../share/yosys/ecp5/dsp_map.v' to AST representation.
Generating RTLIL representation for module `\$__MUL18X18'.
Successfully finished Verilog frontend.

2.22.3. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~5 debug messages>

2.23. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module SystemResourceCheck:
  creating $macc model for $flatten\datapath.$add$system/System.v:341$403 ($add).
  creating $macc model for $flatten\datapath.$add$system/System.v:343$404 ($add).
  creating $macc model for $flatten\datapath.$add$system/System.v:396$411 ($add).
  creating $alu model for $macc $flatten\datapath.$add$system/System.v:396$411.
  creating $alu model for $macc $flatten\datapath.$add$system/System.v:343$404.
  creating $alu model for $macc $flatten\datapath.$add$system/System.v:341$403.
  creating $alu model for $flatten\datapath.$ge$system/System.v:403$415 ($ge): new $alu
  creating $alu model for $flatten\datapath.$ge$system/System.v:405$417 ($ge): new $alu
  creating $alu model for $flatten\datapath.$lt$system/System.v:402$414 ($lt): merged with $flatten\datapath.$ge$system/System.v:403$415.
  creating $alu model for $flatten\datapath.$lt$system/System.v:404$416 ($lt): merged with $flatten\datapath.$ge$system/System.v:405$417.
  creating $alu model for $flatten\datapath.$lt$system/System.v:430$419 ($lt): new $alu
  creating $alu model for $flatten\datapath.$lt$system/System.v:434$421 ($lt): new $alu
  creating $alu model for $flatten\datapath.$eq$system/System.v:400$412 ($eq): merged with $flatten\datapath.$ge$system/System.v:405$417.
  creating $alu model for $flatten\datapath.$ne$system/System.v:401$413 ($ne): merged with $flatten\datapath.$ge$system/System.v:405$417.
  creating $alu cell for $flatten\datapath.$lt$system/System.v:434$421: $auto$alumacc.cc:485:replace_alu$1897
  creating $alu cell for $flatten\datapath.$lt$system/System.v:430$419: $auto$alumacc.cc:485:replace_alu$1902
  creating $alu cell for $flatten\datapath.$ge$system/System.v:405$417, $flatten\datapath.$lt$system/System.v:404$416, $flatten\datapath.$eq$system/System.v:400$412, $flatten\datapath.$ne$system/System.v:401$413: $auto$alumacc.cc:485:replace_alu$1915
  creating $alu cell for $flatten\datapath.$ge$system/System.v:403$415, $flatten\datapath.$lt$system/System.v:402$414: $auto$alumacc.cc:485:replace_alu$1930
  creating $alu cell for $flatten\datapath.$add$system/System.v:341$403: $auto$alumacc.cc:485:replace_alu$1945
  creating $alu cell for $flatten\datapath.$add$system/System.v:343$404: $auto$alumacc.cc:485:replace_alu$1948
  creating $alu cell for $flatten\datapath.$add$system/System.v:396$411: $auto$alumacc.cc:485:replace_alu$1951
  created 7 $alu and 0 $macc cells.

2.24. Executing OPT pass (performing simple optimizations).

2.24.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module SystemResourceCheck.
<suppressed ~4 debug messages>

2.24.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\SystemResourceCheck'.
Removed a total of 0 cells.

2.24.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \SystemResourceCheck..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~25 debug messages>

2.24.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \SystemResourceCheck.
Performed a total of 0 changes.

2.24.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\SystemResourceCheck'.
<suppressed ~9 debug messages>
Removed a total of 3 cells.

2.24.6. Executing OPT_DFF pass (perform DFF optimizations).

2.24.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \SystemResourceCheck..
Removed 2 unused cells and 13 unused wires.
<suppressed ~3 debug messages>

2.24.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module SystemResourceCheck.

2.24.9. Rerunning OPT passes. (Maybe there is more to do..)

2.24.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \SystemResourceCheck..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~27 debug messages>

2.24.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \SystemResourceCheck.
Performed a total of 0 changes.

2.24.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\SystemResourceCheck'.
Removed a total of 0 cells.

2.24.13. Executing OPT_DFF pass (perform DFF optimizations).

2.24.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \SystemResourceCheck..

2.24.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module SystemResourceCheck.

2.24.16. Finished OPT passes. (There is nothing left to do.)

2.25. Executing MEMORY pass.

2.25.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 96 transformations.

2.25.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 502 transformations.

2.25.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).
  Analyzing SystemResourceCheck.datapath.rf.regs write port 0.
  Analyzing SystemResourceCheck.datapath.rf.regs write port 1.
  Analyzing SystemResourceCheck.datapath.rf.regs write port 2.
  Analyzing SystemResourceCheck.datapath.rf.regs write port 3.
  Analyzing SystemResourceCheck.datapath.rf.regs write port 4.
  Analyzing SystemResourceCheck.datapath.rf.regs write port 5.
  Analyzing SystemResourceCheck.datapath.rf.regs write port 6.
  Analyzing SystemResourceCheck.datapath.rf.regs write port 7.
  Analyzing SystemResourceCheck.datapath.rf.regs write port 8.
  Analyzing SystemResourceCheck.datapath.rf.regs write port 9.
  Analyzing SystemResourceCheck.datapath.rf.regs write port 10.
  Analyzing SystemResourceCheck.datapath.rf.regs write port 11.
  Analyzing SystemResourceCheck.datapath.rf.regs write port 12.
  Analyzing SystemResourceCheck.datapath.rf.regs write port 13.
  Analyzing SystemResourceCheck.datapath.rf.regs write port 14.
  Analyzing SystemResourceCheck.datapath.rf.regs write port 15.
  Analyzing SystemResourceCheck.datapath.rf.regs write port 16.
  Analyzing SystemResourceCheck.datapath.rf.regs write port 17.
  Analyzing SystemResourceCheck.datapath.rf.regs write port 18.
  Analyzing SystemResourceCheck.datapath.rf.regs write port 19.
  Analyzing SystemResourceCheck.datapath.rf.regs write port 20.
  Analyzing SystemResourceCheck.datapath.rf.regs write port 21.
  Analyzing SystemResourceCheck.datapath.rf.regs write port 22.
  Analyzing SystemResourceCheck.datapath.rf.regs write port 23.
  Analyzing SystemResourceCheck.datapath.rf.regs write port 24.
  Analyzing SystemResourceCheck.datapath.rf.regs write port 25.
  Analyzing SystemResourceCheck.datapath.rf.regs write port 26.
  Analyzing SystemResourceCheck.datapath.rf.regs write port 27.
  Analyzing SystemResourceCheck.datapath.rf.regs write port 28.
  Analyzing SystemResourceCheck.datapath.rf.regs write port 29.
  Analyzing SystemResourceCheck.datapath.rf.regs write port 30.
  Analyzing SystemResourceCheck.datapath.rf.regs write port 31.
  Analyzing SystemResourceCheck.datapath.rf.regs write port 32.
  Analyzing SystemResourceCheck.memory.mem_array write port 0.
  Analyzing SystemResourceCheck.memory.mem_array write port 1.
  Analyzing SystemResourceCheck.memory.mem_array write port 2.
  Analyzing SystemResourceCheck.memory.mem_array write port 3.

2.25.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

2.25.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).
Checking read port `\datapath.rf.regs'[0] in module `\SystemResourceCheck': no output FF found.
Checking read port `\datapath.rf.regs'[1] in module `\SystemResourceCheck': no output FF found.
Checking read port `\memory.mem_array'[0] in module `\SystemResourceCheck': merging output FF to cell.
Checking read port address `\datapath.rf.regs'[0] in module `\SystemResourceCheck': no address FF found.
Checking read port address `\datapath.rf.regs'[1] in module `\SystemResourceCheck': no address FF found.

2.25.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \SystemResourceCheck..
Removed 1 unused cells and 33 unused wires.
<suppressed ~2 debug messages>

2.25.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).
Consolidating read ports of memory SystemResourceCheck.datapath.rf.regs by address:
Consolidating write ports of memory SystemResourceCheck.datapath.rf.regs by address:
  Merging ports 0, 1 (address 5'00000).
  Merging ports 0, 2 (address 5'00000).
  Merging ports 0, 3 (address 5'00000).
  Merging ports 0, 4 (address 5'00000).
  Merging ports 0, 5 (address 5'00000).
  Merging ports 0, 6 (address 5'00000).
  Merging ports 0, 7 (address 5'00000).
  Merging ports 0, 8 (address 5'00000).
  Merging ports 0, 9 (address 5'00000).
  Merging ports 0, 10 (address 5'00000).
  Merging ports 0, 11 (address 5'00000).
  Merging ports 0, 12 (address 5'00000).
  Merging ports 0, 13 (address 5'00000).
  Merging ports 0, 14 (address 5'00000).
  Merging ports 0, 15 (address 5'00000).
  Merging ports 0, 16 (address 5'00000).
  Merging ports 18, 19 (address 5'10010).
  Merging ports 20, 21 (address 5'10100).
  Merging ports 20, 22 (address 5'10100).
  Merging ports 20, 23 (address 5'10100).
  Merging ports 24, 25 (address 5'11000).
  Merging ports 24, 26 (address 5'11000).
  Merging ports 24, 27 (address 5'11000).
  Merging ports 24, 28 (address 5'11000).
  Merging ports 24, 29 (address 5'11000).
  Merging ports 24, 30 (address 5'11000).
  Merging ports 24, 31 (address 5'11000).
Consolidating write ports of memory SystemResourceCheck.datapath.rf.regs by address:
  Merging ports 1, 2 (address 5'10001).
  Merging ports 1, 3 (address 5'10000).
  Merging ports 1, 4 (address 5'10000).
Consolidating write ports of memory SystemResourceCheck.datapath.rf.regs by address:
Consolidating write ports of memory SystemResourceCheck.memory.mem_array by address:
  Merging ports 0, 1 (address \memory.addr_to_dmem [8:2]).
  Merging ports 0, 2 (address \memory.addr_to_dmem [8:2]).
  Merging ports 0, 3 (address \memory.addr_to_dmem [8:2]).
Consolidating write ports of memory SystemResourceCheck.datapath.rf.regs using sat-based resource sharing:

2.25.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

2.25.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \SystemResourceCheck..
Removed 8 unused cells and 8 unused wires.
<suppressed ~9 debug messages>

2.25.10. Executing MEMORY_COLLECT pass (generating $mem cells).

2.26. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \SystemResourceCheck..

2.27. Executing MEMORY_LIBMAP pass (mapping memories to cells).
using FF mapping for memory SystemResourceCheck.datapath.rf.regs
mapping memory SystemResourceCheck.memory.mem_array via $__ECP5_PDPW16KD_
<suppressed ~458 debug messages>

2.28. Executing TECHMAP pass (map to technology primitives).

2.28.1. Executing Verilog-2005 frontend: /tools/oss-cad-suite/lib/../share/yosys/ecp5/lutrams_map.v
Parsing Verilog input from `/tools/oss-cad-suite/lib/../share/yosys/ecp5/lutrams_map.v' to AST representation.
Generating RTLIL representation for module `\$__TRELLIS_DPR16X4_'.
Successfully finished Verilog frontend.

2.28.2. Executing Verilog-2005 frontend: /tools/oss-cad-suite/lib/../share/yosys/ecp5/brams_map.v
Parsing Verilog input from `/tools/oss-cad-suite/lib/../share/yosys/ecp5/brams_map.v' to AST representation.
Generating RTLIL representation for module `\$__ECP5_DP16KD_'.
Generating RTLIL representation for module `\$__ECP5_PDPW16KD_'.
Successfully finished Verilog frontend.

2.28.3. Continuing TECHMAP pass.
Using template $paramod$fc86071d014ee4577c92a53048332cf15aa81fb6\$__ECP5_PDPW16KD_ for cells of type $__ECP5_PDPW16KD_.
No more expansions possible.
<suppressed ~29 debug messages>

2.29. Executing OPT pass (performing simple optimizations).

2.29.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module SystemResourceCheck.
<suppressed ~131 debug messages>

2.29.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\SystemResourceCheck'.
<suppressed ~9 debug messages>
Removed a total of 3 cells.

2.29.3. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $auto$ff.cc:266:slice$1850 ($sdff) from module SystemResourceCheck (D = \datapath.pcNext [1], Q = \datapath.pcCurrent [1]).
Adding EN signal on $auto$ff.cc:266:slice$1850 ($sdff) from module SystemResourceCheck (D = \datapath.pcNext [0], Q = \datapath.pcCurrent [0]).

2.29.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \SystemResourceCheck..
Removed 6 unused cells and 40 unused wires.
<suppressed ~7 debug messages>

2.29.5. Rerunning OPT passes. (Removed registers in this run.)

2.29.6. Executing OPT_EXPR pass (perform const folding).
Optimizing module SystemResourceCheck.
<suppressed ~3 debug messages>

2.29.7. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\SystemResourceCheck'.
Removed a total of 0 cells.

2.29.8. Executing OPT_DFF pass (perform DFF optimizations).

2.29.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \SystemResourceCheck..
Removed 0 unused cells and 2 unused wires.
<suppressed ~1 debug messages>

2.29.10. Finished fast OPT passes.

2.30. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).
Mapping memory \datapath.rf.regs in module \SystemResourceCheck:
  created 32 $dff cells and 0 static cells of width 32.
  read interface: 0 $dff and 62 $mux cells.
  write interface: 96 write mux blocks.

2.31. Executing OPT pass (performing simple optimizations).

2.31.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module SystemResourceCheck.
<suppressed ~141 debug messages>

2.31.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\SystemResourceCheck'.
Removed a total of 0 cells.

2.31.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \SystemResourceCheck..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $flatten\datapath.\rf.$procmux$767.
    dead port 2/2 on $mux $flatten\datapath.\rf.$procmux$767.
Removed 2 multiplexer ports.
<suppressed ~45 debug messages>

2.31.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \SystemResourceCheck.
    Consolidated identical input bits for $mux cell $flatten\datapath.$procmux$1223:
      Old ports: A=0, B={ 31'0000000000000000000000000000000 $auto$wreduce.cc:513:run$1854 [0] }, Y=$flatten\datapath.$11\data_reg_write[31:0]
      New ports: A=1'0, B=$auto$wreduce.cc:513:run$1854 [0], Y=$flatten\datapath.$11\data_reg_write[31:0] [0]
      New connections: $flatten\datapath.$11\data_reg_write[31:0] [31:1] = 31'0000000000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\datapath.$procmux$1279:
      Old ports: A=0, B={ 31'0000000000000000000000000000000 $auto$wreduce.cc:513:run$1853 [0] }, Y=$flatten\datapath.$10\data_reg_write[31:0]
      New ports: A=1'0, B=$auto$wreduce.cc:513:run$1853 [0], Y=$flatten\datapath.$10\data_reg_write[31:0] [0]
      New connections: $flatten\datapath.$10\data_reg_write[31:0] [31:1] = 31'0000000000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\datapath.$procmux$1699:
      Old ports: A={ $flatten\datapath.$add$system/System.v:343$404_Y [31:2] 2'x }, B={ $flatten\datapath.$add$system/System.v:341$403_Y [31:1] 1'x }, Y=\datapath.pcNext
      New ports: A={ $flatten\datapath.$add$system/System.v:343$404_Y [31:2] 1'x }, B=$flatten\datapath.$add$system/System.v:341$403_Y [31:1], Y=\datapath.pcNext [31:1]
      New connections: \datapath.pcNext [0] = 1'x
  Optimizing cells in module \SystemResourceCheck.
Performed a total of 3 changes.

2.31.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\SystemResourceCheck'.
Removed a total of 0 cells.

2.31.6. Executing OPT_DFF pass (perform DFF optimizations).

2.31.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \SystemResourceCheck..
Removed 0 unused cells and 201 unused wires.
<suppressed ~1 debug messages>

2.31.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module SystemResourceCheck.

2.31.9. Rerunning OPT passes. (Maybe there is more to do..)

2.31.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \SystemResourceCheck..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~45 debug messages>

2.31.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \SystemResourceCheck.
Performed a total of 0 changes.

2.31.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\SystemResourceCheck'.
Removed a total of 0 cells.

2.31.13. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $memory\datapath.rf.regs[9]$2216 ($dff) from module SystemResourceCheck (D = $memory\datapath.rf.regs$wrmux[9][2][0]$y$2627, Q = \datapath.rf.regs[9]).
Adding EN signal on $memory\datapath.rf.regs[8]$2214 ($dff) from module SystemResourceCheck (D = $memory\datapath.rf.regs$wrmux[8][2][0]$y$2613, Q = \datapath.rf.regs[8]).
Adding EN signal on $memory\datapath.rf.regs[7]$2212 ($dff) from module SystemResourceCheck (D = $memory\datapath.rf.regs$wrmux[7][2][0]$y$2593, Q = \datapath.rf.regs[7]).
Adding EN signal on $memory\datapath.rf.regs[6]$2210 ($dff) from module SystemResourceCheck (D = $memory\datapath.rf.regs$wrmux[6][2][0]$y$2579, Q = \datapath.rf.regs[6]).
Adding EN signal on $memory\datapath.rf.regs[5]$2208 ($dff) from module SystemResourceCheck (D = $memory\datapath.rf.regs$wrmux[5][2][0]$y$2565, Q = \datapath.rf.regs[5]).
Adding EN signal on $memory\datapath.rf.regs[4]$2206 ($dff) from module SystemResourceCheck (D = $memory\datapath.rf.regs$wrmux[4][2][0]$y$2551, Q = \datapath.rf.regs[4]).
Adding EN signal on $memory\datapath.rf.regs[3]$2204 ($dff) from module SystemResourceCheck (D = $memory\datapath.rf.regs$wrmux[3][2][0]$y$2533, Q = \datapath.rf.regs[3]).
Adding EN signal on $memory\datapath.rf.regs[31]$2260 ($dff) from module SystemResourceCheck (D = $memory\datapath.rf.regs$wrmux[31][2][0]$y$2953, Q = \datapath.rf.regs[31]).
Adding EN signal on $memory\datapath.rf.regs[30]$2258 ($dff) from module SystemResourceCheck (D = $memory\datapath.rf.regs$wrmux[30][2][0]$y$2939, Q = \datapath.rf.regs[30]).
Adding EN signal on $memory\datapath.rf.regs[2]$2202 ($dff) from module SystemResourceCheck (D = $memory\datapath.rf.regs$wrmux[2][2][0]$y$2517, Q = \datapath.rf.regs[2]).
Adding EN signal on $memory\datapath.rf.regs[29]$2256 ($dff) from module SystemResourceCheck (D = $memory\datapath.rf.regs$wrmux[29][2][0]$y$2925, Q = \datapath.rf.regs[29]).
Adding EN signal on $memory\datapath.rf.regs[28]$2254 ($dff) from module SystemResourceCheck (D = $memory\datapath.rf.regs$wrmux[28][2][0]$y$2911, Q = \datapath.rf.regs[28]).
Adding EN signal on $memory\datapath.rf.regs[27]$2252 ($dff) from module SystemResourceCheck (D = $memory\datapath.rf.regs$wrmux[27][2][0]$y$2895, Q = \datapath.rf.regs[27]).
Adding EN signal on $memory\datapath.rf.regs[26]$2250 ($dff) from module SystemResourceCheck (D = $memory\datapath.rf.regs$wrmux[26][2][0]$y$2881, Q = \datapath.rf.regs[26]).
Adding EN signal on $memory\datapath.rf.regs[25]$2248 ($dff) from module SystemResourceCheck (D = $memory\datapath.rf.regs$wrmux[25][2][0]$y$2867, Q = \datapath.rf.regs[25]).
Adding EN signal on $memory\datapath.rf.regs[24]$2246 ($dff) from module SystemResourceCheck (D = $memory\datapath.rf.regs$wrmux[24][2][0]$y$2853, Q = \datapath.rf.regs[24]).
Adding EN signal on $memory\datapath.rf.regs[23]$2244 ($dff) from module SystemResourceCheck (D = $memory\datapath.rf.regs$wrmux[23][2][0]$y$2835, Q = \datapath.rf.regs[23]).
Adding EN signal on $memory\datapath.rf.regs[22]$2242 ($dff) from module SystemResourceCheck (D = $memory\datapath.rf.regs$wrmux[22][2][0]$y$2821, Q = \datapath.rf.regs[22]).
Adding EN signal on $memory\datapath.rf.regs[21]$2240 ($dff) from module SystemResourceCheck (D = $memory\datapath.rf.regs$wrmux[21][2][0]$y$2807, Q = \datapath.rf.regs[21]).
Adding EN signal on $memory\datapath.rf.regs[20]$2238 ($dff) from module SystemResourceCheck (D = $memory\datapath.rf.regs$wrmux[20][2][0]$y$2793, Q = \datapath.rf.regs[20]).
Adding EN signal on $memory\datapath.rf.regs[1]$2200 ($dff) from module SystemResourceCheck (D = $memory\datapath.rf.regs$wrmux[1][2][0]$y$2499, Q = \datapath.rf.regs[1]).
Adding EN signal on $memory\datapath.rf.regs[19]$2236 ($dff) from module SystemResourceCheck (D = $memory\datapath.rf.regs$wrmux[19][2][0]$y$2777, Q = \datapath.rf.regs[19]).
Adding EN signal on $memory\datapath.rf.regs[18]$2234 ($dff) from module SystemResourceCheck (D = $memory\datapath.rf.regs$wrmux[18][2][0]$y$2763, Q = \datapath.rf.regs[18]).
Adding EN signal on $memory\datapath.rf.regs[17]$2232 ($dff) from module SystemResourceCheck (D = $memory\datapath.rf.regs$wrmux[17][2][0]$y$2749, Q = \datapath.rf.regs[17]).
Adding EN signal on $memory\datapath.rf.regs[16]$2230 ($dff) from module SystemResourceCheck (D = $memory\datapath.rf.regs$wrmux[16][2][0]$y$2735, Q = \datapath.rf.regs[16]).
Adding EN signal on $memory\datapath.rf.regs[15]$2228 ($dff) from module SystemResourceCheck (D = $memory\datapath.rf.regs$wrmux[15][2][0]$y$2713, Q = \datapath.rf.regs[15]).
Adding EN signal on $memory\datapath.rf.regs[14]$2226 ($dff) from module SystemResourceCheck (D = $memory\datapath.rf.regs$wrmux[14][2][0]$y$2699, Q = \datapath.rf.regs[14]).
Adding EN signal on $memory\datapath.rf.regs[13]$2224 ($dff) from module SystemResourceCheck (D = $memory\datapath.rf.regs$wrmux[13][2][0]$y$2685, Q = \datapath.rf.regs[13]).
Adding EN signal on $memory\datapath.rf.regs[12]$2222 ($dff) from module SystemResourceCheck (D = $memory\datapath.rf.regs$wrmux[12][2][0]$y$2671, Q = \datapath.rf.regs[12]).
Adding EN signal on $memory\datapath.rf.regs[11]$2220 ($dff) from module SystemResourceCheck (D = $memory\datapath.rf.regs$wrmux[11][2][0]$y$2655, Q = \datapath.rf.regs[11]).
Adding EN signal on $memory\datapath.rf.regs[10]$2218 ($dff) from module SystemResourceCheck (D = $memory\datapath.rf.regs$wrmux[10][2][0]$y$2641, Q = \datapath.rf.regs[10]).
Adding EN signal on $memory\datapath.rf.regs[0]$2198 ($dff) from module SystemResourceCheck (D = $memory\datapath.rf.regs$wrmux[0][2][0]$y$2481, Q = \datapath.rf.regs[0]).

2.31.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \SystemResourceCheck..

2.31.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module SystemResourceCheck.

2.31.16. Rerunning OPT passes. (Maybe there is more to do..)

2.31.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \SystemResourceCheck..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~45 debug messages>

2.31.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \SystemResourceCheck.
    Consolidated identical input bits for $mux cell $memory\datapath.rf.regs$wrmux[0][0][0]$2452:
      Old ports: A=0, B=32'x, Y=$memory\datapath.rf.regs$wrmux[0][0][0]$y$2453
      New ports: A=1'0, B=1'x, Y=$memory\datapath.rf.regs$wrmux[0][0][0]$y$2453 [0]
      New connections: $memory\datapath.rf.regs$wrmux[0][0][0]$y$2453 [31:1] = { $memory\datapath.rf.regs$wrmux[0][0][0]$y$2453 [0] $memory\datapath.rf.regs$wrmux[0][0][0]$y$2453 [0] $memory\datapath.rf.regs$wrmux[0][0][0]$y$2453 [0] $memory\datapath.rf.regs$wrmux[0][0][0]$y$2453 [0] $memory\datapath.rf.regs$wrmux[0][0][0]$y$2453 [0] $memory\datapath.rf.regs$wrmux[0][0][0]$y$2453 [0] $memory\datapath.rf.regs$wrmux[0][0][0]$y$2453 [0] $memory\datapath.rf.regs$wrmux[0][0][0]$y$2453 [0] $memory\datapath.rf.regs$wrmux[0][0][0]$y$2453 [0] $memory\datapath.rf.regs$wrmux[0][0][0]$y$2453 [0] $memory\datapath.rf.regs$wrmux[0][0][0]$y$2453 [0] $memory\datapath.rf.regs$wrmux[0][0][0]$y$2453 [0] $memory\datapath.rf.regs$wrmux[0][0][0]$y$2453 [0] $memory\datapath.rf.regs$wrmux[0][0][0]$y$2453 [0] $memory\datapath.rf.regs$wrmux[0][0][0]$y$2453 [0] $memory\datapath.rf.regs$wrmux[0][0][0]$y$2453 [0] $memory\datapath.rf.regs$wrmux[0][0][0]$y$2453 [0] $memory\datapath.rf.regs$wrmux[0][0][0]$y$2453 [0] $memory\datapath.rf.regs$wrmux[0][0][0]$y$2453 [0] $memory\datapath.rf.regs$wrmux[0][0][0]$y$2453 [0] $memory\datapath.rf.regs$wrmux[0][0][0]$y$2453 [0] $memory\datapath.rf.regs$wrmux[0][0][0]$y$2453 [0] $memory\datapath.rf.regs$wrmux[0][0][0]$y$2453 [0] $memory\datapath.rf.regs$wrmux[0][0][0]$y$2453 [0] $memory\datapath.rf.regs$wrmux[0][0][0]$y$2453 [0] $memory\datapath.rf.regs$wrmux[0][0][0]$y$2453 [0] $memory\datapath.rf.regs$wrmux[0][0][0]$y$2453 [0] $memory\datapath.rf.regs$wrmux[0][0][0]$y$2453 [0] $memory\datapath.rf.regs$wrmux[0][0][0]$y$2453 [0] $memory\datapath.rf.regs$wrmux[0][0][0]$y$2453 [0] $memory\datapath.rf.regs$wrmux[0][0][0]$y$2453 [0] }
    Consolidated identical input bits for $mux cell $memory\datapath.rf.regs$wrmux[10][0][0]$2630:
      Old ports: A=0, B=32'x, Y=$memory\datapath.rf.regs$wrmux[10][0][0]$y$2631
      New ports: A=1'0, B=1'x, Y=$memory\datapath.rf.regs$wrmux[10][0][0]$y$2631 [0]
      New connections: $memory\datapath.rf.regs$wrmux[10][0][0]$y$2631 [31:1] = { $memory\datapath.rf.regs$wrmux[10][0][0]$y$2631 [0] $memory\datapath.rf.regs$wrmux[10][0][0]$y$2631 [0] $memory\datapath.rf.regs$wrmux[10][0][0]$y$2631 [0] $memory\datapath.rf.regs$wrmux[10][0][0]$y$2631 [0] $memory\datapath.rf.regs$wrmux[10][0][0]$y$2631 [0] $memory\datapath.rf.regs$wrmux[10][0][0]$y$2631 [0] $memory\datapath.rf.regs$wrmux[10][0][0]$y$2631 [0] $memory\datapath.rf.regs$wrmux[10][0][0]$y$2631 [0] $memory\datapath.rf.regs$wrmux[10][0][0]$y$2631 [0] $memory\datapath.rf.regs$wrmux[10][0][0]$y$2631 [0] $memory\datapath.rf.regs$wrmux[10][0][0]$y$2631 [0] $memory\datapath.rf.regs$wrmux[10][0][0]$y$2631 [0] $memory\datapath.rf.regs$wrmux[10][0][0]$y$2631 [0] $memory\datapath.rf.regs$wrmux[10][0][0]$y$2631 [0] $memory\datapath.rf.regs$wrmux[10][0][0]$y$2631 [0] $memory\datapath.rf.regs$wrmux[10][0][0]$y$2631 [0] $memory\datapath.rf.regs$wrmux[10][0][0]$y$2631 [0] $memory\datapath.rf.regs$wrmux[10][0][0]$y$2631 [0] $memory\datapath.rf.regs$wrmux[10][0][0]$y$2631 [0] $memory\datapath.rf.regs$wrmux[10][0][0]$y$2631 [0] $memory\datapath.rf.regs$wrmux[10][0][0]$y$2631 [0] $memory\datapath.rf.regs$wrmux[10][0][0]$y$2631 [0] $memory\datapath.rf.regs$wrmux[10][0][0]$y$2631 [0] $memory\datapath.rf.regs$wrmux[10][0][0]$y$2631 [0] $memory\datapath.rf.regs$wrmux[10][0][0]$y$2631 [0] $memory\datapath.rf.regs$wrmux[10][0][0]$y$2631 [0] $memory\datapath.rf.regs$wrmux[10][0][0]$y$2631 [0] $memory\datapath.rf.regs$wrmux[10][0][0]$y$2631 [0] $memory\datapath.rf.regs$wrmux[10][0][0]$y$2631 [0] $memory\datapath.rf.regs$wrmux[10][0][0]$y$2631 [0] $memory\datapath.rf.regs$wrmux[10][0][0]$y$2631 [0] }
    Consolidated identical input bits for $mux cell $memory\datapath.rf.regs$wrmux[11][0][0]$2644:
      Old ports: A=0, B=32'x, Y=$memory\datapath.rf.regs$wrmux[11][0][0]$y$2645
      New ports: A=1'0, B=1'x, Y=$memory\datapath.rf.regs$wrmux[11][0][0]$y$2645 [0]
      New connections: $memory\datapath.rf.regs$wrmux[11][0][0]$y$2645 [31:1] = { $memory\datapath.rf.regs$wrmux[11][0][0]$y$2645 [0] $memory\datapath.rf.regs$wrmux[11][0][0]$y$2645 [0] $memory\datapath.rf.regs$wrmux[11][0][0]$y$2645 [0] $memory\datapath.rf.regs$wrmux[11][0][0]$y$2645 [0] $memory\datapath.rf.regs$wrmux[11][0][0]$y$2645 [0] $memory\datapath.rf.regs$wrmux[11][0][0]$y$2645 [0] $memory\datapath.rf.regs$wrmux[11][0][0]$y$2645 [0] $memory\datapath.rf.regs$wrmux[11][0][0]$y$2645 [0] $memory\datapath.rf.regs$wrmux[11][0][0]$y$2645 [0] $memory\datapath.rf.regs$wrmux[11][0][0]$y$2645 [0] $memory\datapath.rf.regs$wrmux[11][0][0]$y$2645 [0] $memory\datapath.rf.regs$wrmux[11][0][0]$y$2645 [0] $memory\datapath.rf.regs$wrmux[11][0][0]$y$2645 [0] $memory\datapath.rf.regs$wrmux[11][0][0]$y$2645 [0] $memory\datapath.rf.regs$wrmux[11][0][0]$y$2645 [0] $memory\datapath.rf.regs$wrmux[11][0][0]$y$2645 [0] $memory\datapath.rf.regs$wrmux[11][0][0]$y$2645 [0] $memory\datapath.rf.regs$wrmux[11][0][0]$y$2645 [0] $memory\datapath.rf.regs$wrmux[11][0][0]$y$2645 [0] $memory\datapath.rf.regs$wrmux[11][0][0]$y$2645 [0] $memory\datapath.rf.regs$wrmux[11][0][0]$y$2645 [0] $memory\datapath.rf.regs$wrmux[11][0][0]$y$2645 [0] $memory\datapath.rf.regs$wrmux[11][0][0]$y$2645 [0] $memory\datapath.rf.regs$wrmux[11][0][0]$y$2645 [0] $memory\datapath.rf.regs$wrmux[11][0][0]$y$2645 [0] $memory\datapath.rf.regs$wrmux[11][0][0]$y$2645 [0] $memory\datapath.rf.regs$wrmux[11][0][0]$y$2645 [0] $memory\datapath.rf.regs$wrmux[11][0][0]$y$2645 [0] $memory\datapath.rf.regs$wrmux[11][0][0]$y$2645 [0] $memory\datapath.rf.regs$wrmux[11][0][0]$y$2645 [0] $memory\datapath.rf.regs$wrmux[11][0][0]$y$2645 [0] }
    Consolidated identical input bits for $mux cell $memory\datapath.rf.regs$wrmux[12][0][0]$2658:
      Old ports: A=0, B=32'x, Y=$memory\datapath.rf.regs$wrmux[12][0][0]$y$2659
      New ports: A=1'0, B=1'x, Y=$memory\datapath.rf.regs$wrmux[12][0][0]$y$2659 [0]
      New connections: $memory\datapath.rf.regs$wrmux[12][0][0]$y$2659 [31:1] = { $memory\datapath.rf.regs$wrmux[12][0][0]$y$2659 [0] $memory\datapath.rf.regs$wrmux[12][0][0]$y$2659 [0] $memory\datapath.rf.regs$wrmux[12][0][0]$y$2659 [0] $memory\datapath.rf.regs$wrmux[12][0][0]$y$2659 [0] $memory\datapath.rf.regs$wrmux[12][0][0]$y$2659 [0] $memory\datapath.rf.regs$wrmux[12][0][0]$y$2659 [0] $memory\datapath.rf.regs$wrmux[12][0][0]$y$2659 [0] $memory\datapath.rf.regs$wrmux[12][0][0]$y$2659 [0] $memory\datapath.rf.regs$wrmux[12][0][0]$y$2659 [0] $memory\datapath.rf.regs$wrmux[12][0][0]$y$2659 [0] $memory\datapath.rf.regs$wrmux[12][0][0]$y$2659 [0] $memory\datapath.rf.regs$wrmux[12][0][0]$y$2659 [0] $memory\datapath.rf.regs$wrmux[12][0][0]$y$2659 [0] $memory\datapath.rf.regs$wrmux[12][0][0]$y$2659 [0] $memory\datapath.rf.regs$wrmux[12][0][0]$y$2659 [0] $memory\datapath.rf.regs$wrmux[12][0][0]$y$2659 [0] $memory\datapath.rf.regs$wrmux[12][0][0]$y$2659 [0] $memory\datapath.rf.regs$wrmux[12][0][0]$y$2659 [0] $memory\datapath.rf.regs$wrmux[12][0][0]$y$2659 [0] $memory\datapath.rf.regs$wrmux[12][0][0]$y$2659 [0] $memory\datapath.rf.regs$wrmux[12][0][0]$y$2659 [0] $memory\datapath.rf.regs$wrmux[12][0][0]$y$2659 [0] $memory\datapath.rf.regs$wrmux[12][0][0]$y$2659 [0] $memory\datapath.rf.regs$wrmux[12][0][0]$y$2659 [0] $memory\datapath.rf.regs$wrmux[12][0][0]$y$2659 [0] $memory\datapath.rf.regs$wrmux[12][0][0]$y$2659 [0] $memory\datapath.rf.regs$wrmux[12][0][0]$y$2659 [0] $memory\datapath.rf.regs$wrmux[12][0][0]$y$2659 [0] $memory\datapath.rf.regs$wrmux[12][0][0]$y$2659 [0] $memory\datapath.rf.regs$wrmux[12][0][0]$y$2659 [0] $memory\datapath.rf.regs$wrmux[12][0][0]$y$2659 [0] }
    Consolidated identical input bits for $mux cell $memory\datapath.rf.regs$wrmux[13][0][0]$2674:
      Old ports: A=0, B=32'x, Y=$memory\datapath.rf.regs$wrmux[13][0][0]$y$2675
      New ports: A=1'0, B=1'x, Y=$memory\datapath.rf.regs$wrmux[13][0][0]$y$2675 [0]
      New connections: $memory\datapath.rf.regs$wrmux[13][0][0]$y$2675 [31:1] = { $memory\datapath.rf.regs$wrmux[13][0][0]$y$2675 [0] $memory\datapath.rf.regs$wrmux[13][0][0]$y$2675 [0] $memory\datapath.rf.regs$wrmux[13][0][0]$y$2675 [0] $memory\datapath.rf.regs$wrmux[13][0][0]$y$2675 [0] $memory\datapath.rf.regs$wrmux[13][0][0]$y$2675 [0] $memory\datapath.rf.regs$wrmux[13][0][0]$y$2675 [0] $memory\datapath.rf.regs$wrmux[13][0][0]$y$2675 [0] $memory\datapath.rf.regs$wrmux[13][0][0]$y$2675 [0] $memory\datapath.rf.regs$wrmux[13][0][0]$y$2675 [0] $memory\datapath.rf.regs$wrmux[13][0][0]$y$2675 [0] $memory\datapath.rf.regs$wrmux[13][0][0]$y$2675 [0] $memory\datapath.rf.regs$wrmux[13][0][0]$y$2675 [0] $memory\datapath.rf.regs$wrmux[13][0][0]$y$2675 [0] $memory\datapath.rf.regs$wrmux[13][0][0]$y$2675 [0] $memory\datapath.rf.regs$wrmux[13][0][0]$y$2675 [0] $memory\datapath.rf.regs$wrmux[13][0][0]$y$2675 [0] $memory\datapath.rf.regs$wrmux[13][0][0]$y$2675 [0] $memory\datapath.rf.regs$wrmux[13][0][0]$y$2675 [0] $memory\datapath.rf.regs$wrmux[13][0][0]$y$2675 [0] $memory\datapath.rf.regs$wrmux[13][0][0]$y$2675 [0] $memory\datapath.rf.regs$wrmux[13][0][0]$y$2675 [0] $memory\datapath.rf.regs$wrmux[13][0][0]$y$2675 [0] $memory\datapath.rf.regs$wrmux[13][0][0]$y$2675 [0] $memory\datapath.rf.regs$wrmux[13][0][0]$y$2675 [0] $memory\datapath.rf.regs$wrmux[13][0][0]$y$2675 [0] $memory\datapath.rf.regs$wrmux[13][0][0]$y$2675 [0] $memory\datapath.rf.regs$wrmux[13][0][0]$y$2675 [0] $memory\datapath.rf.regs$wrmux[13][0][0]$y$2675 [0] $memory\datapath.rf.regs$wrmux[13][0][0]$y$2675 [0] $memory\datapath.rf.regs$wrmux[13][0][0]$y$2675 [0] $memory\datapath.rf.regs$wrmux[13][0][0]$y$2675 [0] }
    Consolidated identical input bits for $mux cell $memory\datapath.rf.regs$wrmux[14][0][0]$2688:
      Old ports: A=0, B=32'x, Y=$memory\datapath.rf.regs$wrmux[14][0][0]$y$2689
      New ports: A=1'0, B=1'x, Y=$memory\datapath.rf.regs$wrmux[14][0][0]$y$2689 [0]
      New connections: $memory\datapath.rf.regs$wrmux[14][0][0]$y$2689 [31:1] = { $memory\datapath.rf.regs$wrmux[14][0][0]$y$2689 [0] $memory\datapath.rf.regs$wrmux[14][0][0]$y$2689 [0] $memory\datapath.rf.regs$wrmux[14][0][0]$y$2689 [0] $memory\datapath.rf.regs$wrmux[14][0][0]$y$2689 [0] $memory\datapath.rf.regs$wrmux[14][0][0]$y$2689 [0] $memory\datapath.rf.regs$wrmux[14][0][0]$y$2689 [0] $memory\datapath.rf.regs$wrmux[14][0][0]$y$2689 [0] $memory\datapath.rf.regs$wrmux[14][0][0]$y$2689 [0] $memory\datapath.rf.regs$wrmux[14][0][0]$y$2689 [0] $memory\datapath.rf.regs$wrmux[14][0][0]$y$2689 [0] $memory\datapath.rf.regs$wrmux[14][0][0]$y$2689 [0] $memory\datapath.rf.regs$wrmux[14][0][0]$y$2689 [0] $memory\datapath.rf.regs$wrmux[14][0][0]$y$2689 [0] $memory\datapath.rf.regs$wrmux[14][0][0]$y$2689 [0] $memory\datapath.rf.regs$wrmux[14][0][0]$y$2689 [0] $memory\datapath.rf.regs$wrmux[14][0][0]$y$2689 [0] $memory\datapath.rf.regs$wrmux[14][0][0]$y$2689 [0] $memory\datapath.rf.regs$wrmux[14][0][0]$y$2689 [0] $memory\datapath.rf.regs$wrmux[14][0][0]$y$2689 [0] $memory\datapath.rf.regs$wrmux[14][0][0]$y$2689 [0] $memory\datapath.rf.regs$wrmux[14][0][0]$y$2689 [0] $memory\datapath.rf.regs$wrmux[14][0][0]$y$2689 [0] $memory\datapath.rf.regs$wrmux[14][0][0]$y$2689 [0] $memory\datapath.rf.regs$wrmux[14][0][0]$y$2689 [0] $memory\datapath.rf.regs$wrmux[14][0][0]$y$2689 [0] $memory\datapath.rf.regs$wrmux[14][0][0]$y$2689 [0] $memory\datapath.rf.regs$wrmux[14][0][0]$y$2689 [0] $memory\datapath.rf.regs$wrmux[14][0][0]$y$2689 [0] $memory\datapath.rf.regs$wrmux[14][0][0]$y$2689 [0] $memory\datapath.rf.regs$wrmux[14][0][0]$y$2689 [0] $memory\datapath.rf.regs$wrmux[14][0][0]$y$2689 [0] }
    Consolidated identical input bits for $mux cell $memory\datapath.rf.regs$wrmux[15][0][0]$2702:
      Old ports: A=0, B=32'x, Y=$memory\datapath.rf.regs$wrmux[15][0][0]$y$2703
      New ports: A=1'0, B=1'x, Y=$memory\datapath.rf.regs$wrmux[15][0][0]$y$2703 [0]
      New connections: $memory\datapath.rf.regs$wrmux[15][0][0]$y$2703 [31:1] = { $memory\datapath.rf.regs$wrmux[15][0][0]$y$2703 [0] $memory\datapath.rf.regs$wrmux[15][0][0]$y$2703 [0] $memory\datapath.rf.regs$wrmux[15][0][0]$y$2703 [0] $memory\datapath.rf.regs$wrmux[15][0][0]$y$2703 [0] $memory\datapath.rf.regs$wrmux[15][0][0]$y$2703 [0] $memory\datapath.rf.regs$wrmux[15][0][0]$y$2703 [0] $memory\datapath.rf.regs$wrmux[15][0][0]$y$2703 [0] $memory\datapath.rf.regs$wrmux[15][0][0]$y$2703 [0] $memory\datapath.rf.regs$wrmux[15][0][0]$y$2703 [0] $memory\datapath.rf.regs$wrmux[15][0][0]$y$2703 [0] $memory\datapath.rf.regs$wrmux[15][0][0]$y$2703 [0] $memory\datapath.rf.regs$wrmux[15][0][0]$y$2703 [0] $memory\datapath.rf.regs$wrmux[15][0][0]$y$2703 [0] $memory\datapath.rf.regs$wrmux[15][0][0]$y$2703 [0] $memory\datapath.rf.regs$wrmux[15][0][0]$y$2703 [0] $memory\datapath.rf.regs$wrmux[15][0][0]$y$2703 [0] $memory\datapath.rf.regs$wrmux[15][0][0]$y$2703 [0] $memory\datapath.rf.regs$wrmux[15][0][0]$y$2703 [0] $memory\datapath.rf.regs$wrmux[15][0][0]$y$2703 [0] $memory\datapath.rf.regs$wrmux[15][0][0]$y$2703 [0] $memory\datapath.rf.regs$wrmux[15][0][0]$y$2703 [0] $memory\datapath.rf.regs$wrmux[15][0][0]$y$2703 [0] $memory\datapath.rf.regs$wrmux[15][0][0]$y$2703 [0] $memory\datapath.rf.regs$wrmux[15][0][0]$y$2703 [0] $memory\datapath.rf.regs$wrmux[15][0][0]$y$2703 [0] $memory\datapath.rf.regs$wrmux[15][0][0]$y$2703 [0] $memory\datapath.rf.regs$wrmux[15][0][0]$y$2703 [0] $memory\datapath.rf.regs$wrmux[15][0][0]$y$2703 [0] $memory\datapath.rf.regs$wrmux[15][0][0]$y$2703 [0] $memory\datapath.rf.regs$wrmux[15][0][0]$y$2703 [0] $memory\datapath.rf.regs$wrmux[15][0][0]$y$2703 [0] }
    Consolidated identical input bits for $mux cell $memory\datapath.rf.regs$wrmux[16][0][0]$2716:
      Old ports: A=0, B=32'x, Y=$memory\datapath.rf.regs$wrmux[16][0][0]$y$2717
      New ports: A=1'0, B=1'x, Y=$memory\datapath.rf.regs$wrmux[16][0][0]$y$2717 [0]
      New connections: $memory\datapath.rf.regs$wrmux[16][0][0]$y$2717 [31:1] = { $memory\datapath.rf.regs$wrmux[16][0][0]$y$2717 [0] $memory\datapath.rf.regs$wrmux[16][0][0]$y$2717 [0] $memory\datapath.rf.regs$wrmux[16][0][0]$y$2717 [0] $memory\datapath.rf.regs$wrmux[16][0][0]$y$2717 [0] $memory\datapath.rf.regs$wrmux[16][0][0]$y$2717 [0] $memory\datapath.rf.regs$wrmux[16][0][0]$y$2717 [0] $memory\datapath.rf.regs$wrmux[16][0][0]$y$2717 [0] $memory\datapath.rf.regs$wrmux[16][0][0]$y$2717 [0] $memory\datapath.rf.regs$wrmux[16][0][0]$y$2717 [0] $memory\datapath.rf.regs$wrmux[16][0][0]$y$2717 [0] $memory\datapath.rf.regs$wrmux[16][0][0]$y$2717 [0] $memory\datapath.rf.regs$wrmux[16][0][0]$y$2717 [0] $memory\datapath.rf.regs$wrmux[16][0][0]$y$2717 [0] $memory\datapath.rf.regs$wrmux[16][0][0]$y$2717 [0] $memory\datapath.rf.regs$wrmux[16][0][0]$y$2717 [0] $memory\datapath.rf.regs$wrmux[16][0][0]$y$2717 [0] $memory\datapath.rf.regs$wrmux[16][0][0]$y$2717 [0] $memory\datapath.rf.regs$wrmux[16][0][0]$y$2717 [0] $memory\datapath.rf.regs$wrmux[16][0][0]$y$2717 [0] $memory\datapath.rf.regs$wrmux[16][0][0]$y$2717 [0] $memory\datapath.rf.regs$wrmux[16][0][0]$y$2717 [0] $memory\datapath.rf.regs$wrmux[16][0][0]$y$2717 [0] $memory\datapath.rf.regs$wrmux[16][0][0]$y$2717 [0] $memory\datapath.rf.regs$wrmux[16][0][0]$y$2717 [0] $memory\datapath.rf.regs$wrmux[16][0][0]$y$2717 [0] $memory\datapath.rf.regs$wrmux[16][0][0]$y$2717 [0] $memory\datapath.rf.regs$wrmux[16][0][0]$y$2717 [0] $memory\datapath.rf.regs$wrmux[16][0][0]$y$2717 [0] $memory\datapath.rf.regs$wrmux[16][0][0]$y$2717 [0] $memory\datapath.rf.regs$wrmux[16][0][0]$y$2717 [0] $memory\datapath.rf.regs$wrmux[16][0][0]$y$2717 [0] }
    Consolidated identical input bits for $mux cell $memory\datapath.rf.regs$wrmux[17][1][0]$2742:
      Old ports: A=0, B=32'x, Y=$memory\datapath.rf.regs$wrmux[17][1][0]$y$2743
      New ports: A=1'0, B=1'x, Y=$memory\datapath.rf.regs$wrmux[17][1][0]$y$2743 [0]
      New connections: $memory\datapath.rf.regs$wrmux[17][1][0]$y$2743 [31:1] = { $memory\datapath.rf.regs$wrmux[17][1][0]$y$2743 [0] $memory\datapath.rf.regs$wrmux[17][1][0]$y$2743 [0] $memory\datapath.rf.regs$wrmux[17][1][0]$y$2743 [0] $memory\datapath.rf.regs$wrmux[17][1][0]$y$2743 [0] $memory\datapath.rf.regs$wrmux[17][1][0]$y$2743 [0] $memory\datapath.rf.regs$wrmux[17][1][0]$y$2743 [0] $memory\datapath.rf.regs$wrmux[17][1][0]$y$2743 [0] $memory\datapath.rf.regs$wrmux[17][1][0]$y$2743 [0] $memory\datapath.rf.regs$wrmux[17][1][0]$y$2743 [0] $memory\datapath.rf.regs$wrmux[17][1][0]$y$2743 [0] $memory\datapath.rf.regs$wrmux[17][1][0]$y$2743 [0] $memory\datapath.rf.regs$wrmux[17][1][0]$y$2743 [0] $memory\datapath.rf.regs$wrmux[17][1][0]$y$2743 [0] $memory\datapath.rf.regs$wrmux[17][1][0]$y$2743 [0] $memory\datapath.rf.regs$wrmux[17][1][0]$y$2743 [0] $memory\datapath.rf.regs$wrmux[17][1][0]$y$2743 [0] $memory\datapath.rf.regs$wrmux[17][1][0]$y$2743 [0] $memory\datapath.rf.regs$wrmux[17][1][0]$y$2743 [0] $memory\datapath.rf.regs$wrmux[17][1][0]$y$2743 [0] $memory\datapath.rf.regs$wrmux[17][1][0]$y$2743 [0] $memory\datapath.rf.regs$wrmux[17][1][0]$y$2743 [0] $memory\datapath.rf.regs$wrmux[17][1][0]$y$2743 [0] $memory\datapath.rf.regs$wrmux[17][1][0]$y$2743 [0] $memory\datapath.rf.regs$wrmux[17][1][0]$y$2743 [0] $memory\datapath.rf.regs$wrmux[17][1][0]$y$2743 [0] $memory\datapath.rf.regs$wrmux[17][1][0]$y$2743 [0] $memory\datapath.rf.regs$wrmux[17][1][0]$y$2743 [0] $memory\datapath.rf.regs$wrmux[17][1][0]$y$2743 [0] $memory\datapath.rf.regs$wrmux[17][1][0]$y$2743 [0] $memory\datapath.rf.regs$wrmux[17][1][0]$y$2743 [0] $memory\datapath.rf.regs$wrmux[17][1][0]$y$2743 [0] }
    Consolidated identical input bits for $mux cell $memory\datapath.rf.regs$wrmux[18][1][0]$2756:
      Old ports: A=0, B=32'x, Y=$memory\datapath.rf.regs$wrmux[18][1][0]$y$2757
      New ports: A=1'0, B=1'x, Y=$memory\datapath.rf.regs$wrmux[18][1][0]$y$2757 [0]
      New connections: $memory\datapath.rf.regs$wrmux[18][1][0]$y$2757 [31:1] = { $memory\datapath.rf.regs$wrmux[18][1][0]$y$2757 [0] $memory\datapath.rf.regs$wrmux[18][1][0]$y$2757 [0] $memory\datapath.rf.regs$wrmux[18][1][0]$y$2757 [0] $memory\datapath.rf.regs$wrmux[18][1][0]$y$2757 [0] $memory\datapath.rf.regs$wrmux[18][1][0]$y$2757 [0] $memory\datapath.rf.regs$wrmux[18][1][0]$y$2757 [0] $memory\datapath.rf.regs$wrmux[18][1][0]$y$2757 [0] $memory\datapath.rf.regs$wrmux[18][1][0]$y$2757 [0] $memory\datapath.rf.regs$wrmux[18][1][0]$y$2757 [0] $memory\datapath.rf.regs$wrmux[18][1][0]$y$2757 [0] $memory\datapath.rf.regs$wrmux[18][1][0]$y$2757 [0] $memory\datapath.rf.regs$wrmux[18][1][0]$y$2757 [0] $memory\datapath.rf.regs$wrmux[18][1][0]$y$2757 [0] $memory\datapath.rf.regs$wrmux[18][1][0]$y$2757 [0] $memory\datapath.rf.regs$wrmux[18][1][0]$y$2757 [0] $memory\datapath.rf.regs$wrmux[18][1][0]$y$2757 [0] $memory\datapath.rf.regs$wrmux[18][1][0]$y$2757 [0] $memory\datapath.rf.regs$wrmux[18][1][0]$y$2757 [0] $memory\datapath.rf.regs$wrmux[18][1][0]$y$2757 [0] $memory\datapath.rf.regs$wrmux[18][1][0]$y$2757 [0] $memory\datapath.rf.regs$wrmux[18][1][0]$y$2757 [0] $memory\datapath.rf.regs$wrmux[18][1][0]$y$2757 [0] $memory\datapath.rf.regs$wrmux[18][1][0]$y$2757 [0] $memory\datapath.rf.regs$wrmux[18][1][0]$y$2757 [0] $memory\datapath.rf.regs$wrmux[18][1][0]$y$2757 [0] $memory\datapath.rf.regs$wrmux[18][1][0]$y$2757 [0] $memory\datapath.rf.regs$wrmux[18][1][0]$y$2757 [0] $memory\datapath.rf.regs$wrmux[18][1][0]$y$2757 [0] $memory\datapath.rf.regs$wrmux[18][1][0]$y$2757 [0] $memory\datapath.rf.regs$wrmux[18][1][0]$y$2757 [0] $memory\datapath.rf.regs$wrmux[18][1][0]$y$2757 [0] }
    Consolidated identical input bits for $mux cell $memory\datapath.rf.regs$wrmux[19][1][0]$2770:
      Old ports: A=0, B=32'x, Y=$memory\datapath.rf.regs$wrmux[19][1][0]$y$2771
      New ports: A=1'0, B=1'x, Y=$memory\datapath.rf.regs$wrmux[19][1][0]$y$2771 [0]
      New connections: $memory\datapath.rf.regs$wrmux[19][1][0]$y$2771 [31:1] = { $memory\datapath.rf.regs$wrmux[19][1][0]$y$2771 [0] $memory\datapath.rf.regs$wrmux[19][1][0]$y$2771 [0] $memory\datapath.rf.regs$wrmux[19][1][0]$y$2771 [0] $memory\datapath.rf.regs$wrmux[19][1][0]$y$2771 [0] $memory\datapath.rf.regs$wrmux[19][1][0]$y$2771 [0] $memory\datapath.rf.regs$wrmux[19][1][0]$y$2771 [0] $memory\datapath.rf.regs$wrmux[19][1][0]$y$2771 [0] $memory\datapath.rf.regs$wrmux[19][1][0]$y$2771 [0] $memory\datapath.rf.regs$wrmux[19][1][0]$y$2771 [0] $memory\datapath.rf.regs$wrmux[19][1][0]$y$2771 [0] $memory\datapath.rf.regs$wrmux[19][1][0]$y$2771 [0] $memory\datapath.rf.regs$wrmux[19][1][0]$y$2771 [0] $memory\datapath.rf.regs$wrmux[19][1][0]$y$2771 [0] $memory\datapath.rf.regs$wrmux[19][1][0]$y$2771 [0] $memory\datapath.rf.regs$wrmux[19][1][0]$y$2771 [0] $memory\datapath.rf.regs$wrmux[19][1][0]$y$2771 [0] $memory\datapath.rf.regs$wrmux[19][1][0]$y$2771 [0] $memory\datapath.rf.regs$wrmux[19][1][0]$y$2771 [0] $memory\datapath.rf.regs$wrmux[19][1][0]$y$2771 [0] $memory\datapath.rf.regs$wrmux[19][1][0]$y$2771 [0] $memory\datapath.rf.regs$wrmux[19][1][0]$y$2771 [0] $memory\datapath.rf.regs$wrmux[19][1][0]$y$2771 [0] $memory\datapath.rf.regs$wrmux[19][1][0]$y$2771 [0] $memory\datapath.rf.regs$wrmux[19][1][0]$y$2771 [0] $memory\datapath.rf.regs$wrmux[19][1][0]$y$2771 [0] $memory\datapath.rf.regs$wrmux[19][1][0]$y$2771 [0] $memory\datapath.rf.regs$wrmux[19][1][0]$y$2771 [0] $memory\datapath.rf.regs$wrmux[19][1][0]$y$2771 [0] $memory\datapath.rf.regs$wrmux[19][1][0]$y$2771 [0] $memory\datapath.rf.regs$wrmux[19][1][0]$y$2771 [0] $memory\datapath.rf.regs$wrmux[19][1][0]$y$2771 [0] }
    Consolidated identical input bits for $mux cell $memory\datapath.rf.regs$wrmux[1][0][0]$2484:
      Old ports: A=0, B=32'x, Y=$memory\datapath.rf.regs$wrmux[1][0][0]$y$2485
      New ports: A=1'0, B=1'x, Y=$memory\datapath.rf.regs$wrmux[1][0][0]$y$2485 [0]
      New connections: $memory\datapath.rf.regs$wrmux[1][0][0]$y$2485 [31:1] = { $memory\datapath.rf.regs$wrmux[1][0][0]$y$2485 [0] $memory\datapath.rf.regs$wrmux[1][0][0]$y$2485 [0] $memory\datapath.rf.regs$wrmux[1][0][0]$y$2485 [0] $memory\datapath.rf.regs$wrmux[1][0][0]$y$2485 [0] $memory\datapath.rf.regs$wrmux[1][0][0]$y$2485 [0] $memory\datapath.rf.regs$wrmux[1][0][0]$y$2485 [0] $memory\datapath.rf.regs$wrmux[1][0][0]$y$2485 [0] $memory\datapath.rf.regs$wrmux[1][0][0]$y$2485 [0] $memory\datapath.rf.regs$wrmux[1][0][0]$y$2485 [0] $memory\datapath.rf.regs$wrmux[1][0][0]$y$2485 [0] $memory\datapath.rf.regs$wrmux[1][0][0]$y$2485 [0] $memory\datapath.rf.regs$wrmux[1][0][0]$y$2485 [0] $memory\datapath.rf.regs$wrmux[1][0][0]$y$2485 [0] $memory\datapath.rf.regs$wrmux[1][0][0]$y$2485 [0] $memory\datapath.rf.regs$wrmux[1][0][0]$y$2485 [0] $memory\datapath.rf.regs$wrmux[1][0][0]$y$2485 [0] $memory\datapath.rf.regs$wrmux[1][0][0]$y$2485 [0] $memory\datapath.rf.regs$wrmux[1][0][0]$y$2485 [0] $memory\datapath.rf.regs$wrmux[1][0][0]$y$2485 [0] $memory\datapath.rf.regs$wrmux[1][0][0]$y$2485 [0] $memory\datapath.rf.regs$wrmux[1][0][0]$y$2485 [0] $memory\datapath.rf.regs$wrmux[1][0][0]$y$2485 [0] $memory\datapath.rf.regs$wrmux[1][0][0]$y$2485 [0] $memory\datapath.rf.regs$wrmux[1][0][0]$y$2485 [0] $memory\datapath.rf.regs$wrmux[1][0][0]$y$2485 [0] $memory\datapath.rf.regs$wrmux[1][0][0]$y$2485 [0] $memory\datapath.rf.regs$wrmux[1][0][0]$y$2485 [0] $memory\datapath.rf.regs$wrmux[1][0][0]$y$2485 [0] $memory\datapath.rf.regs$wrmux[1][0][0]$y$2485 [0] $memory\datapath.rf.regs$wrmux[1][0][0]$y$2485 [0] $memory\datapath.rf.regs$wrmux[1][0][0]$y$2485 [0] }
    Consolidated identical input bits for $mux cell $memory\datapath.rf.regs$wrmux[20][1][0]$2784:
      Old ports: A=0, B=32'x, Y=$memory\datapath.rf.regs$wrmux[20][1][0]$y$2785
      New ports: A=1'0, B=1'x, Y=$memory\datapath.rf.regs$wrmux[20][1][0]$y$2785 [0]
      New connections: $memory\datapath.rf.regs$wrmux[20][1][0]$y$2785 [31:1] = { $memory\datapath.rf.regs$wrmux[20][1][0]$y$2785 [0] $memory\datapath.rf.regs$wrmux[20][1][0]$y$2785 [0] $memory\datapath.rf.regs$wrmux[20][1][0]$y$2785 [0] $memory\datapath.rf.regs$wrmux[20][1][0]$y$2785 [0] $memory\datapath.rf.regs$wrmux[20][1][0]$y$2785 [0] $memory\datapath.rf.regs$wrmux[20][1][0]$y$2785 [0] $memory\datapath.rf.regs$wrmux[20][1][0]$y$2785 [0] $memory\datapath.rf.regs$wrmux[20][1][0]$y$2785 [0] $memory\datapath.rf.regs$wrmux[20][1][0]$y$2785 [0] $memory\datapath.rf.regs$wrmux[20][1][0]$y$2785 [0] $memory\datapath.rf.regs$wrmux[20][1][0]$y$2785 [0] $memory\datapath.rf.regs$wrmux[20][1][0]$y$2785 [0] $memory\datapath.rf.regs$wrmux[20][1][0]$y$2785 [0] $memory\datapath.rf.regs$wrmux[20][1][0]$y$2785 [0] $memory\datapath.rf.regs$wrmux[20][1][0]$y$2785 [0] $memory\datapath.rf.regs$wrmux[20][1][0]$y$2785 [0] $memory\datapath.rf.regs$wrmux[20][1][0]$y$2785 [0] $memory\datapath.rf.regs$wrmux[20][1][0]$y$2785 [0] $memory\datapath.rf.regs$wrmux[20][1][0]$y$2785 [0] $memory\datapath.rf.regs$wrmux[20][1][0]$y$2785 [0] $memory\datapath.rf.regs$wrmux[20][1][0]$y$2785 [0] $memory\datapath.rf.regs$wrmux[20][1][0]$y$2785 [0] $memory\datapath.rf.regs$wrmux[20][1][0]$y$2785 [0] $memory\datapath.rf.regs$wrmux[20][1][0]$y$2785 [0] $memory\datapath.rf.regs$wrmux[20][1][0]$y$2785 [0] $memory\datapath.rf.regs$wrmux[20][1][0]$y$2785 [0] $memory\datapath.rf.regs$wrmux[20][1][0]$y$2785 [0] $memory\datapath.rf.regs$wrmux[20][1][0]$y$2785 [0] $memory\datapath.rf.regs$wrmux[20][1][0]$y$2785 [0] $memory\datapath.rf.regs$wrmux[20][1][0]$y$2785 [0] $memory\datapath.rf.regs$wrmux[20][1][0]$y$2785 [0] }
    Consolidated identical input bits for $mux cell $memory\datapath.rf.regs$wrmux[21][1][0]$2800:
      Old ports: A=0, B=32'x, Y=$memory\datapath.rf.regs$wrmux[21][1][0]$y$2801
      New ports: A=1'0, B=1'x, Y=$memory\datapath.rf.regs$wrmux[21][1][0]$y$2801 [0]
      New connections: $memory\datapath.rf.regs$wrmux[21][1][0]$y$2801 [31:1] = { $memory\datapath.rf.regs$wrmux[21][1][0]$y$2801 [0] $memory\datapath.rf.regs$wrmux[21][1][0]$y$2801 [0] $memory\datapath.rf.regs$wrmux[21][1][0]$y$2801 [0] $memory\datapath.rf.regs$wrmux[21][1][0]$y$2801 [0] $memory\datapath.rf.regs$wrmux[21][1][0]$y$2801 [0] $memory\datapath.rf.regs$wrmux[21][1][0]$y$2801 [0] $memory\datapath.rf.regs$wrmux[21][1][0]$y$2801 [0] $memory\datapath.rf.regs$wrmux[21][1][0]$y$2801 [0] $memory\datapath.rf.regs$wrmux[21][1][0]$y$2801 [0] $memory\datapath.rf.regs$wrmux[21][1][0]$y$2801 [0] $memory\datapath.rf.regs$wrmux[21][1][0]$y$2801 [0] $memory\datapath.rf.regs$wrmux[21][1][0]$y$2801 [0] $memory\datapath.rf.regs$wrmux[21][1][0]$y$2801 [0] $memory\datapath.rf.regs$wrmux[21][1][0]$y$2801 [0] $memory\datapath.rf.regs$wrmux[21][1][0]$y$2801 [0] $memory\datapath.rf.regs$wrmux[21][1][0]$y$2801 [0] $memory\datapath.rf.regs$wrmux[21][1][0]$y$2801 [0] $memory\datapath.rf.regs$wrmux[21][1][0]$y$2801 [0] $memory\datapath.rf.regs$wrmux[21][1][0]$y$2801 [0] $memory\datapath.rf.regs$wrmux[21][1][0]$y$2801 [0] $memory\datapath.rf.regs$wrmux[21][1][0]$y$2801 [0] $memory\datapath.rf.regs$wrmux[21][1][0]$y$2801 [0] $memory\datapath.rf.regs$wrmux[21][1][0]$y$2801 [0] $memory\datapath.rf.regs$wrmux[21][1][0]$y$2801 [0] $memory\datapath.rf.regs$wrmux[21][1][0]$y$2801 [0] $memory\datapath.rf.regs$wrmux[21][1][0]$y$2801 [0] $memory\datapath.rf.regs$wrmux[21][1][0]$y$2801 [0] $memory\datapath.rf.regs$wrmux[21][1][0]$y$2801 [0] $memory\datapath.rf.regs$wrmux[21][1][0]$y$2801 [0] $memory\datapath.rf.regs$wrmux[21][1][0]$y$2801 [0] $memory\datapath.rf.regs$wrmux[21][1][0]$y$2801 [0] }
    Consolidated identical input bits for $mux cell $memory\datapath.rf.regs$wrmux[22][1][0]$2814:
      Old ports: A=0, B=32'x, Y=$memory\datapath.rf.regs$wrmux[22][1][0]$y$2815
      New ports: A=1'0, B=1'x, Y=$memory\datapath.rf.regs$wrmux[22][1][0]$y$2815 [0]
      New connections: $memory\datapath.rf.regs$wrmux[22][1][0]$y$2815 [31:1] = { $memory\datapath.rf.regs$wrmux[22][1][0]$y$2815 [0] $memory\datapath.rf.regs$wrmux[22][1][0]$y$2815 [0] $memory\datapath.rf.regs$wrmux[22][1][0]$y$2815 [0] $memory\datapath.rf.regs$wrmux[22][1][0]$y$2815 [0] $memory\datapath.rf.regs$wrmux[22][1][0]$y$2815 [0] $memory\datapath.rf.regs$wrmux[22][1][0]$y$2815 [0] $memory\datapath.rf.regs$wrmux[22][1][0]$y$2815 [0] $memory\datapath.rf.regs$wrmux[22][1][0]$y$2815 [0] $memory\datapath.rf.regs$wrmux[22][1][0]$y$2815 [0] $memory\datapath.rf.regs$wrmux[22][1][0]$y$2815 [0] $memory\datapath.rf.regs$wrmux[22][1][0]$y$2815 [0] $memory\datapath.rf.regs$wrmux[22][1][0]$y$2815 [0] $memory\datapath.rf.regs$wrmux[22][1][0]$y$2815 [0] $memory\datapath.rf.regs$wrmux[22][1][0]$y$2815 [0] $memory\datapath.rf.regs$wrmux[22][1][0]$y$2815 [0] $memory\datapath.rf.regs$wrmux[22][1][0]$y$2815 [0] $memory\datapath.rf.regs$wrmux[22][1][0]$y$2815 [0] $memory\datapath.rf.regs$wrmux[22][1][0]$y$2815 [0] $memory\datapath.rf.regs$wrmux[22][1][0]$y$2815 [0] $memory\datapath.rf.regs$wrmux[22][1][0]$y$2815 [0] $memory\datapath.rf.regs$wrmux[22][1][0]$y$2815 [0] $memory\datapath.rf.regs$wrmux[22][1][0]$y$2815 [0] $memory\datapath.rf.regs$wrmux[22][1][0]$y$2815 [0] $memory\datapath.rf.regs$wrmux[22][1][0]$y$2815 [0] $memory\datapath.rf.regs$wrmux[22][1][0]$y$2815 [0] $memory\datapath.rf.regs$wrmux[22][1][0]$y$2815 [0] $memory\datapath.rf.regs$wrmux[22][1][0]$y$2815 [0] $memory\datapath.rf.regs$wrmux[22][1][0]$y$2815 [0] $memory\datapath.rf.regs$wrmux[22][1][0]$y$2815 [0] $memory\datapath.rf.regs$wrmux[22][1][0]$y$2815 [0] $memory\datapath.rf.regs$wrmux[22][1][0]$y$2815 [0] }
    Consolidated identical input bits for $mux cell $memory\datapath.rf.regs$wrmux[23][1][0]$2828:
      Old ports: A=0, B=32'x, Y=$memory\datapath.rf.regs$wrmux[23][1][0]$y$2829
      New ports: A=1'0, B=1'x, Y=$memory\datapath.rf.regs$wrmux[23][1][0]$y$2829 [0]
      New connections: $memory\datapath.rf.regs$wrmux[23][1][0]$y$2829 [31:1] = { $memory\datapath.rf.regs$wrmux[23][1][0]$y$2829 [0] $memory\datapath.rf.regs$wrmux[23][1][0]$y$2829 [0] $memory\datapath.rf.regs$wrmux[23][1][0]$y$2829 [0] $memory\datapath.rf.regs$wrmux[23][1][0]$y$2829 [0] $memory\datapath.rf.regs$wrmux[23][1][0]$y$2829 [0] $memory\datapath.rf.regs$wrmux[23][1][0]$y$2829 [0] $memory\datapath.rf.regs$wrmux[23][1][0]$y$2829 [0] $memory\datapath.rf.regs$wrmux[23][1][0]$y$2829 [0] $memory\datapath.rf.regs$wrmux[23][1][0]$y$2829 [0] $memory\datapath.rf.regs$wrmux[23][1][0]$y$2829 [0] $memory\datapath.rf.regs$wrmux[23][1][0]$y$2829 [0] $memory\datapath.rf.regs$wrmux[23][1][0]$y$2829 [0] $memory\datapath.rf.regs$wrmux[23][1][0]$y$2829 [0] $memory\datapath.rf.regs$wrmux[23][1][0]$y$2829 [0] $memory\datapath.rf.regs$wrmux[23][1][0]$y$2829 [0] $memory\datapath.rf.regs$wrmux[23][1][0]$y$2829 [0] $memory\datapath.rf.regs$wrmux[23][1][0]$y$2829 [0] $memory\datapath.rf.regs$wrmux[23][1][0]$y$2829 [0] $memory\datapath.rf.regs$wrmux[23][1][0]$y$2829 [0] $memory\datapath.rf.regs$wrmux[23][1][0]$y$2829 [0] $memory\datapath.rf.regs$wrmux[23][1][0]$y$2829 [0] $memory\datapath.rf.regs$wrmux[23][1][0]$y$2829 [0] $memory\datapath.rf.regs$wrmux[23][1][0]$y$2829 [0] $memory\datapath.rf.regs$wrmux[23][1][0]$y$2829 [0] $memory\datapath.rf.regs$wrmux[23][1][0]$y$2829 [0] $memory\datapath.rf.regs$wrmux[23][1][0]$y$2829 [0] $memory\datapath.rf.regs$wrmux[23][1][0]$y$2829 [0] $memory\datapath.rf.regs$wrmux[23][1][0]$y$2829 [0] $memory\datapath.rf.regs$wrmux[23][1][0]$y$2829 [0] $memory\datapath.rf.regs$wrmux[23][1][0]$y$2829 [0] $memory\datapath.rf.regs$wrmux[23][1][0]$y$2829 [0] }
    Consolidated identical input bits for $mux cell $memory\datapath.rf.regs$wrmux[24][1][0]$2842:
      Old ports: A=0, B=32'x, Y=$memory\datapath.rf.regs$wrmux[24][1][0]$y$2843
      New ports: A=1'0, B=1'x, Y=$memory\datapath.rf.regs$wrmux[24][1][0]$y$2843 [0]
      New connections: $memory\datapath.rf.regs$wrmux[24][1][0]$y$2843 [31:1] = { $memory\datapath.rf.regs$wrmux[24][1][0]$y$2843 [0] $memory\datapath.rf.regs$wrmux[24][1][0]$y$2843 [0] $memory\datapath.rf.regs$wrmux[24][1][0]$y$2843 [0] $memory\datapath.rf.regs$wrmux[24][1][0]$y$2843 [0] $memory\datapath.rf.regs$wrmux[24][1][0]$y$2843 [0] $memory\datapath.rf.regs$wrmux[24][1][0]$y$2843 [0] $memory\datapath.rf.regs$wrmux[24][1][0]$y$2843 [0] $memory\datapath.rf.regs$wrmux[24][1][0]$y$2843 [0] $memory\datapath.rf.regs$wrmux[24][1][0]$y$2843 [0] $memory\datapath.rf.regs$wrmux[24][1][0]$y$2843 [0] $memory\datapath.rf.regs$wrmux[24][1][0]$y$2843 [0] $memory\datapath.rf.regs$wrmux[24][1][0]$y$2843 [0] $memory\datapath.rf.regs$wrmux[24][1][0]$y$2843 [0] $memory\datapath.rf.regs$wrmux[24][1][0]$y$2843 [0] $memory\datapath.rf.regs$wrmux[24][1][0]$y$2843 [0] $memory\datapath.rf.regs$wrmux[24][1][0]$y$2843 [0] $memory\datapath.rf.regs$wrmux[24][1][0]$y$2843 [0] $memory\datapath.rf.regs$wrmux[24][1][0]$y$2843 [0] $memory\datapath.rf.regs$wrmux[24][1][0]$y$2843 [0] $memory\datapath.rf.regs$wrmux[24][1][0]$y$2843 [0] $memory\datapath.rf.regs$wrmux[24][1][0]$y$2843 [0] $memory\datapath.rf.regs$wrmux[24][1][0]$y$2843 [0] $memory\datapath.rf.regs$wrmux[24][1][0]$y$2843 [0] $memory\datapath.rf.regs$wrmux[24][1][0]$y$2843 [0] $memory\datapath.rf.regs$wrmux[24][1][0]$y$2843 [0] $memory\datapath.rf.regs$wrmux[24][1][0]$y$2843 [0] $memory\datapath.rf.regs$wrmux[24][1][0]$y$2843 [0] $memory\datapath.rf.regs$wrmux[24][1][0]$y$2843 [0] $memory\datapath.rf.regs$wrmux[24][1][0]$y$2843 [0] $memory\datapath.rf.regs$wrmux[24][1][0]$y$2843 [0] $memory\datapath.rf.regs$wrmux[24][1][0]$y$2843 [0] }
    Consolidated identical input bits for $mux cell $memory\datapath.rf.regs$wrmux[25][1][0]$2860:
      Old ports: A=0, B=32'x, Y=$memory\datapath.rf.regs$wrmux[25][1][0]$y$2861
      New ports: A=1'0, B=1'x, Y=$memory\datapath.rf.regs$wrmux[25][1][0]$y$2861 [0]
      New connections: $memory\datapath.rf.regs$wrmux[25][1][0]$y$2861 [31:1] = { $memory\datapath.rf.regs$wrmux[25][1][0]$y$2861 [0] $memory\datapath.rf.regs$wrmux[25][1][0]$y$2861 [0] $memory\datapath.rf.regs$wrmux[25][1][0]$y$2861 [0] $memory\datapath.rf.regs$wrmux[25][1][0]$y$2861 [0] $memory\datapath.rf.regs$wrmux[25][1][0]$y$2861 [0] $memory\datapath.rf.regs$wrmux[25][1][0]$y$2861 [0] $memory\datapath.rf.regs$wrmux[25][1][0]$y$2861 [0] $memory\datapath.rf.regs$wrmux[25][1][0]$y$2861 [0] $memory\datapath.rf.regs$wrmux[25][1][0]$y$2861 [0] $memory\datapath.rf.regs$wrmux[25][1][0]$y$2861 [0] $memory\datapath.rf.regs$wrmux[25][1][0]$y$2861 [0] $memory\datapath.rf.regs$wrmux[25][1][0]$y$2861 [0] $memory\datapath.rf.regs$wrmux[25][1][0]$y$2861 [0] $memory\datapath.rf.regs$wrmux[25][1][0]$y$2861 [0] $memory\datapath.rf.regs$wrmux[25][1][0]$y$2861 [0] $memory\datapath.rf.regs$wrmux[25][1][0]$y$2861 [0] $memory\datapath.rf.regs$wrmux[25][1][0]$y$2861 [0] $memory\datapath.rf.regs$wrmux[25][1][0]$y$2861 [0] $memory\datapath.rf.regs$wrmux[25][1][0]$y$2861 [0] $memory\datapath.rf.regs$wrmux[25][1][0]$y$2861 [0] $memory\datapath.rf.regs$wrmux[25][1][0]$y$2861 [0] $memory\datapath.rf.regs$wrmux[25][1][0]$y$2861 [0] $memory\datapath.rf.regs$wrmux[25][1][0]$y$2861 [0] $memory\datapath.rf.regs$wrmux[25][1][0]$y$2861 [0] $memory\datapath.rf.regs$wrmux[25][1][0]$y$2861 [0] $memory\datapath.rf.regs$wrmux[25][1][0]$y$2861 [0] $memory\datapath.rf.regs$wrmux[25][1][0]$y$2861 [0] $memory\datapath.rf.regs$wrmux[25][1][0]$y$2861 [0] $memory\datapath.rf.regs$wrmux[25][1][0]$y$2861 [0] $memory\datapath.rf.regs$wrmux[25][1][0]$y$2861 [0] $memory\datapath.rf.regs$wrmux[25][1][0]$y$2861 [0] }
    Consolidated identical input bits for $mux cell $memory\datapath.rf.regs$wrmux[26][1][0]$2874:
      Old ports: A=0, B=32'x, Y=$memory\datapath.rf.regs$wrmux[26][1][0]$y$2875
      New ports: A=1'0, B=1'x, Y=$memory\datapath.rf.regs$wrmux[26][1][0]$y$2875 [0]
      New connections: $memory\datapath.rf.regs$wrmux[26][1][0]$y$2875 [31:1] = { $memory\datapath.rf.regs$wrmux[26][1][0]$y$2875 [0] $memory\datapath.rf.regs$wrmux[26][1][0]$y$2875 [0] $memory\datapath.rf.regs$wrmux[26][1][0]$y$2875 [0] $memory\datapath.rf.regs$wrmux[26][1][0]$y$2875 [0] $memory\datapath.rf.regs$wrmux[26][1][0]$y$2875 [0] $memory\datapath.rf.regs$wrmux[26][1][0]$y$2875 [0] $memory\datapath.rf.regs$wrmux[26][1][0]$y$2875 [0] $memory\datapath.rf.regs$wrmux[26][1][0]$y$2875 [0] $memory\datapath.rf.regs$wrmux[26][1][0]$y$2875 [0] $memory\datapath.rf.regs$wrmux[26][1][0]$y$2875 [0] $memory\datapath.rf.regs$wrmux[26][1][0]$y$2875 [0] $memory\datapath.rf.regs$wrmux[26][1][0]$y$2875 [0] $memory\datapath.rf.regs$wrmux[26][1][0]$y$2875 [0] $memory\datapath.rf.regs$wrmux[26][1][0]$y$2875 [0] $memory\datapath.rf.regs$wrmux[26][1][0]$y$2875 [0] $memory\datapath.rf.regs$wrmux[26][1][0]$y$2875 [0] $memory\datapath.rf.regs$wrmux[26][1][0]$y$2875 [0] $memory\datapath.rf.regs$wrmux[26][1][0]$y$2875 [0] $memory\datapath.rf.regs$wrmux[26][1][0]$y$2875 [0] $memory\datapath.rf.regs$wrmux[26][1][0]$y$2875 [0] $memory\datapath.rf.regs$wrmux[26][1][0]$y$2875 [0] $memory\datapath.rf.regs$wrmux[26][1][0]$y$2875 [0] $memory\datapath.rf.regs$wrmux[26][1][0]$y$2875 [0] $memory\datapath.rf.regs$wrmux[26][1][0]$y$2875 [0] $memory\datapath.rf.regs$wrmux[26][1][0]$y$2875 [0] $memory\datapath.rf.regs$wrmux[26][1][0]$y$2875 [0] $memory\datapath.rf.regs$wrmux[26][1][0]$y$2875 [0] $memory\datapath.rf.regs$wrmux[26][1][0]$y$2875 [0] $memory\datapath.rf.regs$wrmux[26][1][0]$y$2875 [0] $memory\datapath.rf.regs$wrmux[26][1][0]$y$2875 [0] $memory\datapath.rf.regs$wrmux[26][1][0]$y$2875 [0] }
    Consolidated identical input bits for $mux cell $memory\datapath.rf.regs$wrmux[27][1][0]$2888:
      Old ports: A=0, B=32'x, Y=$memory\datapath.rf.regs$wrmux[27][1][0]$y$2889
      New ports: A=1'0, B=1'x, Y=$memory\datapath.rf.regs$wrmux[27][1][0]$y$2889 [0]
      New connections: $memory\datapath.rf.regs$wrmux[27][1][0]$y$2889 [31:1] = { $memory\datapath.rf.regs$wrmux[27][1][0]$y$2889 [0] $memory\datapath.rf.regs$wrmux[27][1][0]$y$2889 [0] $memory\datapath.rf.regs$wrmux[27][1][0]$y$2889 [0] $memory\datapath.rf.regs$wrmux[27][1][0]$y$2889 [0] $memory\datapath.rf.regs$wrmux[27][1][0]$y$2889 [0] $memory\datapath.rf.regs$wrmux[27][1][0]$y$2889 [0] $memory\datapath.rf.regs$wrmux[27][1][0]$y$2889 [0] $memory\datapath.rf.regs$wrmux[27][1][0]$y$2889 [0] $memory\datapath.rf.regs$wrmux[27][1][0]$y$2889 [0] $memory\datapath.rf.regs$wrmux[27][1][0]$y$2889 [0] $memory\datapath.rf.regs$wrmux[27][1][0]$y$2889 [0] $memory\datapath.rf.regs$wrmux[27][1][0]$y$2889 [0] $memory\datapath.rf.regs$wrmux[27][1][0]$y$2889 [0] $memory\datapath.rf.regs$wrmux[27][1][0]$y$2889 [0] $memory\datapath.rf.regs$wrmux[27][1][0]$y$2889 [0] $memory\datapath.rf.regs$wrmux[27][1][0]$y$2889 [0] $memory\datapath.rf.regs$wrmux[27][1][0]$y$2889 [0] $memory\datapath.rf.regs$wrmux[27][1][0]$y$2889 [0] $memory\datapath.rf.regs$wrmux[27][1][0]$y$2889 [0] $memory\datapath.rf.regs$wrmux[27][1][0]$y$2889 [0] $memory\datapath.rf.regs$wrmux[27][1][0]$y$2889 [0] $memory\datapath.rf.regs$wrmux[27][1][0]$y$2889 [0] $memory\datapath.rf.regs$wrmux[27][1][0]$y$2889 [0] $memory\datapath.rf.regs$wrmux[27][1][0]$y$2889 [0] $memory\datapath.rf.regs$wrmux[27][1][0]$y$2889 [0] $memory\datapath.rf.regs$wrmux[27][1][0]$y$2889 [0] $memory\datapath.rf.regs$wrmux[27][1][0]$y$2889 [0] $memory\datapath.rf.regs$wrmux[27][1][0]$y$2889 [0] $memory\datapath.rf.regs$wrmux[27][1][0]$y$2889 [0] $memory\datapath.rf.regs$wrmux[27][1][0]$y$2889 [0] $memory\datapath.rf.regs$wrmux[27][1][0]$y$2889 [0] }
    Consolidated identical input bits for $mux cell $memory\datapath.rf.regs$wrmux[28][1][0]$2902:
      Old ports: A=0, B=32'x, Y=$memory\datapath.rf.regs$wrmux[28][1][0]$y$2903
      New ports: A=1'0, B=1'x, Y=$memory\datapath.rf.regs$wrmux[28][1][0]$y$2903 [0]
      New connections: $memory\datapath.rf.regs$wrmux[28][1][0]$y$2903 [31:1] = { $memory\datapath.rf.regs$wrmux[28][1][0]$y$2903 [0] $memory\datapath.rf.regs$wrmux[28][1][0]$y$2903 [0] $memory\datapath.rf.regs$wrmux[28][1][0]$y$2903 [0] $memory\datapath.rf.regs$wrmux[28][1][0]$y$2903 [0] $memory\datapath.rf.regs$wrmux[28][1][0]$y$2903 [0] $memory\datapath.rf.regs$wrmux[28][1][0]$y$2903 [0] $memory\datapath.rf.regs$wrmux[28][1][0]$y$2903 [0] $memory\datapath.rf.regs$wrmux[28][1][0]$y$2903 [0] $memory\datapath.rf.regs$wrmux[28][1][0]$y$2903 [0] $memory\datapath.rf.regs$wrmux[28][1][0]$y$2903 [0] $memory\datapath.rf.regs$wrmux[28][1][0]$y$2903 [0] $memory\datapath.rf.regs$wrmux[28][1][0]$y$2903 [0] $memory\datapath.rf.regs$wrmux[28][1][0]$y$2903 [0] $memory\datapath.rf.regs$wrmux[28][1][0]$y$2903 [0] $memory\datapath.rf.regs$wrmux[28][1][0]$y$2903 [0] $memory\datapath.rf.regs$wrmux[28][1][0]$y$2903 [0] $memory\datapath.rf.regs$wrmux[28][1][0]$y$2903 [0] $memory\datapath.rf.regs$wrmux[28][1][0]$y$2903 [0] $memory\datapath.rf.regs$wrmux[28][1][0]$y$2903 [0] $memory\datapath.rf.regs$wrmux[28][1][0]$y$2903 [0] $memory\datapath.rf.regs$wrmux[28][1][0]$y$2903 [0] $memory\datapath.rf.regs$wrmux[28][1][0]$y$2903 [0] $memory\datapath.rf.regs$wrmux[28][1][0]$y$2903 [0] $memory\datapath.rf.regs$wrmux[28][1][0]$y$2903 [0] $memory\datapath.rf.regs$wrmux[28][1][0]$y$2903 [0] $memory\datapath.rf.regs$wrmux[28][1][0]$y$2903 [0] $memory\datapath.rf.regs$wrmux[28][1][0]$y$2903 [0] $memory\datapath.rf.regs$wrmux[28][1][0]$y$2903 [0] $memory\datapath.rf.regs$wrmux[28][1][0]$y$2903 [0] $memory\datapath.rf.regs$wrmux[28][1][0]$y$2903 [0] $memory\datapath.rf.regs$wrmux[28][1][0]$y$2903 [0] }
    Consolidated identical input bits for $mux cell $memory\datapath.rf.regs$wrmux[29][1][0]$2918:
      Old ports: A=0, B=32'x, Y=$memory\datapath.rf.regs$wrmux[29][1][0]$y$2919
      New ports: A=1'0, B=1'x, Y=$memory\datapath.rf.regs$wrmux[29][1][0]$y$2919 [0]
      New connections: $memory\datapath.rf.regs$wrmux[29][1][0]$y$2919 [31:1] = { $memory\datapath.rf.regs$wrmux[29][1][0]$y$2919 [0] $memory\datapath.rf.regs$wrmux[29][1][0]$y$2919 [0] $memory\datapath.rf.regs$wrmux[29][1][0]$y$2919 [0] $memory\datapath.rf.regs$wrmux[29][1][0]$y$2919 [0] $memory\datapath.rf.regs$wrmux[29][1][0]$y$2919 [0] $memory\datapath.rf.regs$wrmux[29][1][0]$y$2919 [0] $memory\datapath.rf.regs$wrmux[29][1][0]$y$2919 [0] $memory\datapath.rf.regs$wrmux[29][1][0]$y$2919 [0] $memory\datapath.rf.regs$wrmux[29][1][0]$y$2919 [0] $memory\datapath.rf.regs$wrmux[29][1][0]$y$2919 [0] $memory\datapath.rf.regs$wrmux[29][1][0]$y$2919 [0] $memory\datapath.rf.regs$wrmux[29][1][0]$y$2919 [0] $memory\datapath.rf.regs$wrmux[29][1][0]$y$2919 [0] $memory\datapath.rf.regs$wrmux[29][1][0]$y$2919 [0] $memory\datapath.rf.regs$wrmux[29][1][0]$y$2919 [0] $memory\datapath.rf.regs$wrmux[29][1][0]$y$2919 [0] $memory\datapath.rf.regs$wrmux[29][1][0]$y$2919 [0] $memory\datapath.rf.regs$wrmux[29][1][0]$y$2919 [0] $memory\datapath.rf.regs$wrmux[29][1][0]$y$2919 [0] $memory\datapath.rf.regs$wrmux[29][1][0]$y$2919 [0] $memory\datapath.rf.regs$wrmux[29][1][0]$y$2919 [0] $memory\datapath.rf.regs$wrmux[29][1][0]$y$2919 [0] $memory\datapath.rf.regs$wrmux[29][1][0]$y$2919 [0] $memory\datapath.rf.regs$wrmux[29][1][0]$y$2919 [0] $memory\datapath.rf.regs$wrmux[29][1][0]$y$2919 [0] $memory\datapath.rf.regs$wrmux[29][1][0]$y$2919 [0] $memory\datapath.rf.regs$wrmux[29][1][0]$y$2919 [0] $memory\datapath.rf.regs$wrmux[29][1][0]$y$2919 [0] $memory\datapath.rf.regs$wrmux[29][1][0]$y$2919 [0] $memory\datapath.rf.regs$wrmux[29][1][0]$y$2919 [0] $memory\datapath.rf.regs$wrmux[29][1][0]$y$2919 [0] }
    Consolidated identical input bits for $mux cell $memory\datapath.rf.regs$wrmux[2][0][0]$2502:
      Old ports: A=0, B=32'x, Y=$memory\datapath.rf.regs$wrmux[2][0][0]$y$2503
      New ports: A=1'0, B=1'x, Y=$memory\datapath.rf.regs$wrmux[2][0][0]$y$2503 [0]
      New connections: $memory\datapath.rf.regs$wrmux[2][0][0]$y$2503 [31:1] = { $memory\datapath.rf.regs$wrmux[2][0][0]$y$2503 [0] $memory\datapath.rf.regs$wrmux[2][0][0]$y$2503 [0] $memory\datapath.rf.regs$wrmux[2][0][0]$y$2503 [0] $memory\datapath.rf.regs$wrmux[2][0][0]$y$2503 [0] $memory\datapath.rf.regs$wrmux[2][0][0]$y$2503 [0] $memory\datapath.rf.regs$wrmux[2][0][0]$y$2503 [0] $memory\datapath.rf.regs$wrmux[2][0][0]$y$2503 [0] $memory\datapath.rf.regs$wrmux[2][0][0]$y$2503 [0] $memory\datapath.rf.regs$wrmux[2][0][0]$y$2503 [0] $memory\datapath.rf.regs$wrmux[2][0][0]$y$2503 [0] $memory\datapath.rf.regs$wrmux[2][0][0]$y$2503 [0] $memory\datapath.rf.regs$wrmux[2][0][0]$y$2503 [0] $memory\datapath.rf.regs$wrmux[2][0][0]$y$2503 [0] $memory\datapath.rf.regs$wrmux[2][0][0]$y$2503 [0] $memory\datapath.rf.regs$wrmux[2][0][0]$y$2503 [0] $memory\datapath.rf.regs$wrmux[2][0][0]$y$2503 [0] $memory\datapath.rf.regs$wrmux[2][0][0]$y$2503 [0] $memory\datapath.rf.regs$wrmux[2][0][0]$y$2503 [0] $memory\datapath.rf.regs$wrmux[2][0][0]$y$2503 [0] $memory\datapath.rf.regs$wrmux[2][0][0]$y$2503 [0] $memory\datapath.rf.regs$wrmux[2][0][0]$y$2503 [0] $memory\datapath.rf.regs$wrmux[2][0][0]$y$2503 [0] $memory\datapath.rf.regs$wrmux[2][0][0]$y$2503 [0] $memory\datapath.rf.regs$wrmux[2][0][0]$y$2503 [0] $memory\datapath.rf.regs$wrmux[2][0][0]$y$2503 [0] $memory\datapath.rf.regs$wrmux[2][0][0]$y$2503 [0] $memory\datapath.rf.regs$wrmux[2][0][0]$y$2503 [0] $memory\datapath.rf.regs$wrmux[2][0][0]$y$2503 [0] $memory\datapath.rf.regs$wrmux[2][0][0]$y$2503 [0] $memory\datapath.rf.regs$wrmux[2][0][0]$y$2503 [0] $memory\datapath.rf.regs$wrmux[2][0][0]$y$2503 [0] }
    Consolidated identical input bits for $mux cell $memory\datapath.rf.regs$wrmux[30][1][0]$2932:
      Old ports: A=0, B=32'x, Y=$memory\datapath.rf.regs$wrmux[30][1][0]$y$2933
      New ports: A=1'0, B=1'x, Y=$memory\datapath.rf.regs$wrmux[30][1][0]$y$2933 [0]
      New connections: $memory\datapath.rf.regs$wrmux[30][1][0]$y$2933 [31:1] = { $memory\datapath.rf.regs$wrmux[30][1][0]$y$2933 [0] $memory\datapath.rf.regs$wrmux[30][1][0]$y$2933 [0] $memory\datapath.rf.regs$wrmux[30][1][0]$y$2933 [0] $memory\datapath.rf.regs$wrmux[30][1][0]$y$2933 [0] $memory\datapath.rf.regs$wrmux[30][1][0]$y$2933 [0] $memory\datapath.rf.regs$wrmux[30][1][0]$y$2933 [0] $memory\datapath.rf.regs$wrmux[30][1][0]$y$2933 [0] $memory\datapath.rf.regs$wrmux[30][1][0]$y$2933 [0] $memory\datapath.rf.regs$wrmux[30][1][0]$y$2933 [0] $memory\datapath.rf.regs$wrmux[30][1][0]$y$2933 [0] $memory\datapath.rf.regs$wrmux[30][1][0]$y$2933 [0] $memory\datapath.rf.regs$wrmux[30][1][0]$y$2933 [0] $memory\datapath.rf.regs$wrmux[30][1][0]$y$2933 [0] $memory\datapath.rf.regs$wrmux[30][1][0]$y$2933 [0] $memory\datapath.rf.regs$wrmux[30][1][0]$y$2933 [0] $memory\datapath.rf.regs$wrmux[30][1][0]$y$2933 [0] $memory\datapath.rf.regs$wrmux[30][1][0]$y$2933 [0] $memory\datapath.rf.regs$wrmux[30][1][0]$y$2933 [0] $memory\datapath.rf.regs$wrmux[30][1][0]$y$2933 [0] $memory\datapath.rf.regs$wrmux[30][1][0]$y$2933 [0] $memory\datapath.rf.regs$wrmux[30][1][0]$y$2933 [0] $memory\datapath.rf.regs$wrmux[30][1][0]$y$2933 [0] $memory\datapath.rf.regs$wrmux[30][1][0]$y$2933 [0] $memory\datapath.rf.regs$wrmux[30][1][0]$y$2933 [0] $memory\datapath.rf.regs$wrmux[30][1][0]$y$2933 [0] $memory\datapath.rf.regs$wrmux[30][1][0]$y$2933 [0] $memory\datapath.rf.regs$wrmux[30][1][0]$y$2933 [0] $memory\datapath.rf.regs$wrmux[30][1][0]$y$2933 [0] $memory\datapath.rf.regs$wrmux[30][1][0]$y$2933 [0] $memory\datapath.rf.regs$wrmux[30][1][0]$y$2933 [0] $memory\datapath.rf.regs$wrmux[30][1][0]$y$2933 [0] }
    Consolidated identical input bits for $mux cell $memory\datapath.rf.regs$wrmux[31][1][0]$2946:
      Old ports: A=0, B=32'x, Y=$memory\datapath.rf.regs$wrmux[31][1][0]$y$2947
      New ports: A=1'0, B=1'x, Y=$memory\datapath.rf.regs$wrmux[31][1][0]$y$2947 [0]
      New connections: $memory\datapath.rf.regs$wrmux[31][1][0]$y$2947 [31:1] = { $memory\datapath.rf.regs$wrmux[31][1][0]$y$2947 [0] $memory\datapath.rf.regs$wrmux[31][1][0]$y$2947 [0] $memory\datapath.rf.regs$wrmux[31][1][0]$y$2947 [0] $memory\datapath.rf.regs$wrmux[31][1][0]$y$2947 [0] $memory\datapath.rf.regs$wrmux[31][1][0]$y$2947 [0] $memory\datapath.rf.regs$wrmux[31][1][0]$y$2947 [0] $memory\datapath.rf.regs$wrmux[31][1][0]$y$2947 [0] $memory\datapath.rf.regs$wrmux[31][1][0]$y$2947 [0] $memory\datapath.rf.regs$wrmux[31][1][0]$y$2947 [0] $memory\datapath.rf.regs$wrmux[31][1][0]$y$2947 [0] $memory\datapath.rf.regs$wrmux[31][1][0]$y$2947 [0] $memory\datapath.rf.regs$wrmux[31][1][0]$y$2947 [0] $memory\datapath.rf.regs$wrmux[31][1][0]$y$2947 [0] $memory\datapath.rf.regs$wrmux[31][1][0]$y$2947 [0] $memory\datapath.rf.regs$wrmux[31][1][0]$y$2947 [0] $memory\datapath.rf.regs$wrmux[31][1][0]$y$2947 [0] $memory\datapath.rf.regs$wrmux[31][1][0]$y$2947 [0] $memory\datapath.rf.regs$wrmux[31][1][0]$y$2947 [0] $memory\datapath.rf.regs$wrmux[31][1][0]$y$2947 [0] $memory\datapath.rf.regs$wrmux[31][1][0]$y$2947 [0] $memory\datapath.rf.regs$wrmux[31][1][0]$y$2947 [0] $memory\datapath.rf.regs$wrmux[31][1][0]$y$2947 [0] $memory\datapath.rf.regs$wrmux[31][1][0]$y$2947 [0] $memory\datapath.rf.regs$wrmux[31][1][0]$y$2947 [0] $memory\datapath.rf.regs$wrmux[31][1][0]$y$2947 [0] $memory\datapath.rf.regs$wrmux[31][1][0]$y$2947 [0] $memory\datapath.rf.regs$wrmux[31][1][0]$y$2947 [0] $memory\datapath.rf.regs$wrmux[31][1][0]$y$2947 [0] $memory\datapath.rf.regs$wrmux[31][1][0]$y$2947 [0] $memory\datapath.rf.regs$wrmux[31][1][0]$y$2947 [0] $memory\datapath.rf.regs$wrmux[31][1][0]$y$2947 [0] }
    Consolidated identical input bits for $mux cell $memory\datapath.rf.regs$wrmux[3][0][0]$2520:
      Old ports: A=0, B=32'x, Y=$memory\datapath.rf.regs$wrmux[3][0][0]$y$2521
      New ports: A=1'0, B=1'x, Y=$memory\datapath.rf.regs$wrmux[3][0][0]$y$2521 [0]
      New connections: $memory\datapath.rf.regs$wrmux[3][0][0]$y$2521 [31:1] = { $memory\datapath.rf.regs$wrmux[3][0][0]$y$2521 [0] $memory\datapath.rf.regs$wrmux[3][0][0]$y$2521 [0] $memory\datapath.rf.regs$wrmux[3][0][0]$y$2521 [0] $memory\datapath.rf.regs$wrmux[3][0][0]$y$2521 [0] $memory\datapath.rf.regs$wrmux[3][0][0]$y$2521 [0] $memory\datapath.rf.regs$wrmux[3][0][0]$y$2521 [0] $memory\datapath.rf.regs$wrmux[3][0][0]$y$2521 [0] $memory\datapath.rf.regs$wrmux[3][0][0]$y$2521 [0] $memory\datapath.rf.regs$wrmux[3][0][0]$y$2521 [0] $memory\datapath.rf.regs$wrmux[3][0][0]$y$2521 [0] $memory\datapath.rf.regs$wrmux[3][0][0]$y$2521 [0] $memory\datapath.rf.regs$wrmux[3][0][0]$y$2521 [0] $memory\datapath.rf.regs$wrmux[3][0][0]$y$2521 [0] $memory\datapath.rf.regs$wrmux[3][0][0]$y$2521 [0] $memory\datapath.rf.regs$wrmux[3][0][0]$y$2521 [0] $memory\datapath.rf.regs$wrmux[3][0][0]$y$2521 [0] $memory\datapath.rf.regs$wrmux[3][0][0]$y$2521 [0] $memory\datapath.rf.regs$wrmux[3][0][0]$y$2521 [0] $memory\datapath.rf.regs$wrmux[3][0][0]$y$2521 [0] $memory\datapath.rf.regs$wrmux[3][0][0]$y$2521 [0] $memory\datapath.rf.regs$wrmux[3][0][0]$y$2521 [0] $memory\datapath.rf.regs$wrmux[3][0][0]$y$2521 [0] $memory\datapath.rf.regs$wrmux[3][0][0]$y$2521 [0] $memory\datapath.rf.regs$wrmux[3][0][0]$y$2521 [0] $memory\datapath.rf.regs$wrmux[3][0][0]$y$2521 [0] $memory\datapath.rf.regs$wrmux[3][0][0]$y$2521 [0] $memory\datapath.rf.regs$wrmux[3][0][0]$y$2521 [0] $memory\datapath.rf.regs$wrmux[3][0][0]$y$2521 [0] $memory\datapath.rf.regs$wrmux[3][0][0]$y$2521 [0] $memory\datapath.rf.regs$wrmux[3][0][0]$y$2521 [0] $memory\datapath.rf.regs$wrmux[3][0][0]$y$2521 [0] }
    Consolidated identical input bits for $mux cell $memory\datapath.rf.regs$wrmux[4][0][0]$2536:
      Old ports: A=0, B=32'x, Y=$memory\datapath.rf.regs$wrmux[4][0][0]$y$2537
      New ports: A=1'0, B=1'x, Y=$memory\datapath.rf.regs$wrmux[4][0][0]$y$2537 [0]
      New connections: $memory\datapath.rf.regs$wrmux[4][0][0]$y$2537 [31:1] = { $memory\datapath.rf.regs$wrmux[4][0][0]$y$2537 [0] $memory\datapath.rf.regs$wrmux[4][0][0]$y$2537 [0] $memory\datapath.rf.regs$wrmux[4][0][0]$y$2537 [0] $memory\datapath.rf.regs$wrmux[4][0][0]$y$2537 [0] $memory\datapath.rf.regs$wrmux[4][0][0]$y$2537 [0] $memory\datapath.rf.regs$wrmux[4][0][0]$y$2537 [0] $memory\datapath.rf.regs$wrmux[4][0][0]$y$2537 [0] $memory\datapath.rf.regs$wrmux[4][0][0]$y$2537 [0] $memory\datapath.rf.regs$wrmux[4][0][0]$y$2537 [0] $memory\datapath.rf.regs$wrmux[4][0][0]$y$2537 [0] $memory\datapath.rf.regs$wrmux[4][0][0]$y$2537 [0] $memory\datapath.rf.regs$wrmux[4][0][0]$y$2537 [0] $memory\datapath.rf.regs$wrmux[4][0][0]$y$2537 [0] $memory\datapath.rf.regs$wrmux[4][0][0]$y$2537 [0] $memory\datapath.rf.regs$wrmux[4][0][0]$y$2537 [0] $memory\datapath.rf.regs$wrmux[4][0][0]$y$2537 [0] $memory\datapath.rf.regs$wrmux[4][0][0]$y$2537 [0] $memory\datapath.rf.regs$wrmux[4][0][0]$y$2537 [0] $memory\datapath.rf.regs$wrmux[4][0][0]$y$2537 [0] $memory\datapath.rf.regs$wrmux[4][0][0]$y$2537 [0] $memory\datapath.rf.regs$wrmux[4][0][0]$y$2537 [0] $memory\datapath.rf.regs$wrmux[4][0][0]$y$2537 [0] $memory\datapath.rf.regs$wrmux[4][0][0]$y$2537 [0] $memory\datapath.rf.regs$wrmux[4][0][0]$y$2537 [0] $memory\datapath.rf.regs$wrmux[4][0][0]$y$2537 [0] $memory\datapath.rf.regs$wrmux[4][0][0]$y$2537 [0] $memory\datapath.rf.regs$wrmux[4][0][0]$y$2537 [0] $memory\datapath.rf.regs$wrmux[4][0][0]$y$2537 [0] $memory\datapath.rf.regs$wrmux[4][0][0]$y$2537 [0] $memory\datapath.rf.regs$wrmux[4][0][0]$y$2537 [0] $memory\datapath.rf.regs$wrmux[4][0][0]$y$2537 [0] }
    Consolidated identical input bits for $mux cell $memory\datapath.rf.regs$wrmux[5][0][0]$2554:
      Old ports: A=0, B=32'x, Y=$memory\datapath.rf.regs$wrmux[5][0][0]$y$2555
      New ports: A=1'0, B=1'x, Y=$memory\datapath.rf.regs$wrmux[5][0][0]$y$2555 [0]
      New connections: $memory\datapath.rf.regs$wrmux[5][0][0]$y$2555 [31:1] = { $memory\datapath.rf.regs$wrmux[5][0][0]$y$2555 [0] $memory\datapath.rf.regs$wrmux[5][0][0]$y$2555 [0] $memory\datapath.rf.regs$wrmux[5][0][0]$y$2555 [0] $memory\datapath.rf.regs$wrmux[5][0][0]$y$2555 [0] $memory\datapath.rf.regs$wrmux[5][0][0]$y$2555 [0] $memory\datapath.rf.regs$wrmux[5][0][0]$y$2555 [0] $memory\datapath.rf.regs$wrmux[5][0][0]$y$2555 [0] $memory\datapath.rf.regs$wrmux[5][0][0]$y$2555 [0] $memory\datapath.rf.regs$wrmux[5][0][0]$y$2555 [0] $memory\datapath.rf.regs$wrmux[5][0][0]$y$2555 [0] $memory\datapath.rf.regs$wrmux[5][0][0]$y$2555 [0] $memory\datapath.rf.regs$wrmux[5][0][0]$y$2555 [0] $memory\datapath.rf.regs$wrmux[5][0][0]$y$2555 [0] $memory\datapath.rf.regs$wrmux[5][0][0]$y$2555 [0] $memory\datapath.rf.regs$wrmux[5][0][0]$y$2555 [0] $memory\datapath.rf.regs$wrmux[5][0][0]$y$2555 [0] $memory\datapath.rf.regs$wrmux[5][0][0]$y$2555 [0] $memory\datapath.rf.regs$wrmux[5][0][0]$y$2555 [0] $memory\datapath.rf.regs$wrmux[5][0][0]$y$2555 [0] $memory\datapath.rf.regs$wrmux[5][0][0]$y$2555 [0] $memory\datapath.rf.regs$wrmux[5][0][0]$y$2555 [0] $memory\datapath.rf.regs$wrmux[5][0][0]$y$2555 [0] $memory\datapath.rf.regs$wrmux[5][0][0]$y$2555 [0] $memory\datapath.rf.regs$wrmux[5][0][0]$y$2555 [0] $memory\datapath.rf.regs$wrmux[5][0][0]$y$2555 [0] $memory\datapath.rf.regs$wrmux[5][0][0]$y$2555 [0] $memory\datapath.rf.regs$wrmux[5][0][0]$y$2555 [0] $memory\datapath.rf.regs$wrmux[5][0][0]$y$2555 [0] $memory\datapath.rf.regs$wrmux[5][0][0]$y$2555 [0] $memory\datapath.rf.regs$wrmux[5][0][0]$y$2555 [0] $memory\datapath.rf.regs$wrmux[5][0][0]$y$2555 [0] }
    Consolidated identical input bits for $mux cell $memory\datapath.rf.regs$wrmux[6][0][0]$2568:
      Old ports: A=0, B=32'x, Y=$memory\datapath.rf.regs$wrmux[6][0][0]$y$2569
      New ports: A=1'0, B=1'x, Y=$memory\datapath.rf.regs$wrmux[6][0][0]$y$2569 [0]
      New connections: $memory\datapath.rf.regs$wrmux[6][0][0]$y$2569 [31:1] = { $memory\datapath.rf.regs$wrmux[6][0][0]$y$2569 [0] $memory\datapath.rf.regs$wrmux[6][0][0]$y$2569 [0] $memory\datapath.rf.regs$wrmux[6][0][0]$y$2569 [0] $memory\datapath.rf.regs$wrmux[6][0][0]$y$2569 [0] $memory\datapath.rf.regs$wrmux[6][0][0]$y$2569 [0] $memory\datapath.rf.regs$wrmux[6][0][0]$y$2569 [0] $memory\datapath.rf.regs$wrmux[6][0][0]$y$2569 [0] $memory\datapath.rf.regs$wrmux[6][0][0]$y$2569 [0] $memory\datapath.rf.regs$wrmux[6][0][0]$y$2569 [0] $memory\datapath.rf.regs$wrmux[6][0][0]$y$2569 [0] $memory\datapath.rf.regs$wrmux[6][0][0]$y$2569 [0] $memory\datapath.rf.regs$wrmux[6][0][0]$y$2569 [0] $memory\datapath.rf.regs$wrmux[6][0][0]$y$2569 [0] $memory\datapath.rf.regs$wrmux[6][0][0]$y$2569 [0] $memory\datapath.rf.regs$wrmux[6][0][0]$y$2569 [0] $memory\datapath.rf.regs$wrmux[6][0][0]$y$2569 [0] $memory\datapath.rf.regs$wrmux[6][0][0]$y$2569 [0] $memory\datapath.rf.regs$wrmux[6][0][0]$y$2569 [0] $memory\datapath.rf.regs$wrmux[6][0][0]$y$2569 [0] $memory\datapath.rf.regs$wrmux[6][0][0]$y$2569 [0] $memory\datapath.rf.regs$wrmux[6][0][0]$y$2569 [0] $memory\datapath.rf.regs$wrmux[6][0][0]$y$2569 [0] $memory\datapath.rf.regs$wrmux[6][0][0]$y$2569 [0] $memory\datapath.rf.regs$wrmux[6][0][0]$y$2569 [0] $memory\datapath.rf.regs$wrmux[6][0][0]$y$2569 [0] $memory\datapath.rf.regs$wrmux[6][0][0]$y$2569 [0] $memory\datapath.rf.regs$wrmux[6][0][0]$y$2569 [0] $memory\datapath.rf.regs$wrmux[6][0][0]$y$2569 [0] $memory\datapath.rf.regs$wrmux[6][0][0]$y$2569 [0] $memory\datapath.rf.regs$wrmux[6][0][0]$y$2569 [0] $memory\datapath.rf.regs$wrmux[6][0][0]$y$2569 [0] }
    Consolidated identical input bits for $mux cell $memory\datapath.rf.regs$wrmux[7][0][0]$2582:
      Old ports: A=0, B=32'x, Y=$memory\datapath.rf.regs$wrmux[7][0][0]$y$2583
      New ports: A=1'0, B=1'x, Y=$memory\datapath.rf.regs$wrmux[7][0][0]$y$2583 [0]
      New connections: $memory\datapath.rf.regs$wrmux[7][0][0]$y$2583 [31:1] = { $memory\datapath.rf.regs$wrmux[7][0][0]$y$2583 [0] $memory\datapath.rf.regs$wrmux[7][0][0]$y$2583 [0] $memory\datapath.rf.regs$wrmux[7][0][0]$y$2583 [0] $memory\datapath.rf.regs$wrmux[7][0][0]$y$2583 [0] $memory\datapath.rf.regs$wrmux[7][0][0]$y$2583 [0] $memory\datapath.rf.regs$wrmux[7][0][0]$y$2583 [0] $memory\datapath.rf.regs$wrmux[7][0][0]$y$2583 [0] $memory\datapath.rf.regs$wrmux[7][0][0]$y$2583 [0] $memory\datapath.rf.regs$wrmux[7][0][0]$y$2583 [0] $memory\datapath.rf.regs$wrmux[7][0][0]$y$2583 [0] $memory\datapath.rf.regs$wrmux[7][0][0]$y$2583 [0] $memory\datapath.rf.regs$wrmux[7][0][0]$y$2583 [0] $memory\datapath.rf.regs$wrmux[7][0][0]$y$2583 [0] $memory\datapath.rf.regs$wrmux[7][0][0]$y$2583 [0] $memory\datapath.rf.regs$wrmux[7][0][0]$y$2583 [0] $memory\datapath.rf.regs$wrmux[7][0][0]$y$2583 [0] $memory\datapath.rf.regs$wrmux[7][0][0]$y$2583 [0] $memory\datapath.rf.regs$wrmux[7][0][0]$y$2583 [0] $memory\datapath.rf.regs$wrmux[7][0][0]$y$2583 [0] $memory\datapath.rf.regs$wrmux[7][0][0]$y$2583 [0] $memory\datapath.rf.regs$wrmux[7][0][0]$y$2583 [0] $memory\datapath.rf.regs$wrmux[7][0][0]$y$2583 [0] $memory\datapath.rf.regs$wrmux[7][0][0]$y$2583 [0] $memory\datapath.rf.regs$wrmux[7][0][0]$y$2583 [0] $memory\datapath.rf.regs$wrmux[7][0][0]$y$2583 [0] $memory\datapath.rf.regs$wrmux[7][0][0]$y$2583 [0] $memory\datapath.rf.regs$wrmux[7][0][0]$y$2583 [0] $memory\datapath.rf.regs$wrmux[7][0][0]$y$2583 [0] $memory\datapath.rf.regs$wrmux[7][0][0]$y$2583 [0] $memory\datapath.rf.regs$wrmux[7][0][0]$y$2583 [0] $memory\datapath.rf.regs$wrmux[7][0][0]$y$2583 [0] }
    Consolidated identical input bits for $mux cell $memory\datapath.rf.regs$wrmux[8][0][0]$2596:
      Old ports: A=0, B=32'x, Y=$memory\datapath.rf.regs$wrmux[8][0][0]$y$2597
      New ports: A=1'0, B=1'x, Y=$memory\datapath.rf.regs$wrmux[8][0][0]$y$2597 [0]
      New connections: $memory\datapath.rf.regs$wrmux[8][0][0]$y$2597 [31:1] = { $memory\datapath.rf.regs$wrmux[8][0][0]$y$2597 [0] $memory\datapath.rf.regs$wrmux[8][0][0]$y$2597 [0] $memory\datapath.rf.regs$wrmux[8][0][0]$y$2597 [0] $memory\datapath.rf.regs$wrmux[8][0][0]$y$2597 [0] $memory\datapath.rf.regs$wrmux[8][0][0]$y$2597 [0] $memory\datapath.rf.regs$wrmux[8][0][0]$y$2597 [0] $memory\datapath.rf.regs$wrmux[8][0][0]$y$2597 [0] $memory\datapath.rf.regs$wrmux[8][0][0]$y$2597 [0] $memory\datapath.rf.regs$wrmux[8][0][0]$y$2597 [0] $memory\datapath.rf.regs$wrmux[8][0][0]$y$2597 [0] $memory\datapath.rf.regs$wrmux[8][0][0]$y$2597 [0] $memory\datapath.rf.regs$wrmux[8][0][0]$y$2597 [0] $memory\datapath.rf.regs$wrmux[8][0][0]$y$2597 [0] $memory\datapath.rf.regs$wrmux[8][0][0]$y$2597 [0] $memory\datapath.rf.regs$wrmux[8][0][0]$y$2597 [0] $memory\datapath.rf.regs$wrmux[8][0][0]$y$2597 [0] $memory\datapath.rf.regs$wrmux[8][0][0]$y$2597 [0] $memory\datapath.rf.regs$wrmux[8][0][0]$y$2597 [0] $memory\datapath.rf.regs$wrmux[8][0][0]$y$2597 [0] $memory\datapath.rf.regs$wrmux[8][0][0]$y$2597 [0] $memory\datapath.rf.regs$wrmux[8][0][0]$y$2597 [0] $memory\datapath.rf.regs$wrmux[8][0][0]$y$2597 [0] $memory\datapath.rf.regs$wrmux[8][0][0]$y$2597 [0] $memory\datapath.rf.regs$wrmux[8][0][0]$y$2597 [0] $memory\datapath.rf.regs$wrmux[8][0][0]$y$2597 [0] $memory\datapath.rf.regs$wrmux[8][0][0]$y$2597 [0] $memory\datapath.rf.regs$wrmux[8][0][0]$y$2597 [0] $memory\datapath.rf.regs$wrmux[8][0][0]$y$2597 [0] $memory\datapath.rf.regs$wrmux[8][0][0]$y$2597 [0] $memory\datapath.rf.regs$wrmux[8][0][0]$y$2597 [0] $memory\datapath.rf.regs$wrmux[8][0][0]$y$2597 [0] }
    Consolidated identical input bits for $mux cell $memory\datapath.rf.regs$wrmux[9][0][0]$2616:
      Old ports: A=0, B=32'x, Y=$memory\datapath.rf.regs$wrmux[9][0][0]$y$2617
      New ports: A=1'0, B=1'x, Y=$memory\datapath.rf.regs$wrmux[9][0][0]$y$2617 [0]
      New connections: $memory\datapath.rf.regs$wrmux[9][0][0]$y$2617 [31:1] = { $memory\datapath.rf.regs$wrmux[9][0][0]$y$2617 [0] $memory\datapath.rf.regs$wrmux[9][0][0]$y$2617 [0] $memory\datapath.rf.regs$wrmux[9][0][0]$y$2617 [0] $memory\datapath.rf.regs$wrmux[9][0][0]$y$2617 [0] $memory\datapath.rf.regs$wrmux[9][0][0]$y$2617 [0] $memory\datapath.rf.regs$wrmux[9][0][0]$y$2617 [0] $memory\datapath.rf.regs$wrmux[9][0][0]$y$2617 [0] $memory\datapath.rf.regs$wrmux[9][0][0]$y$2617 [0] $memory\datapath.rf.regs$wrmux[9][0][0]$y$2617 [0] $memory\datapath.rf.regs$wrmux[9][0][0]$y$2617 [0] $memory\datapath.rf.regs$wrmux[9][0][0]$y$2617 [0] $memory\datapath.rf.regs$wrmux[9][0][0]$y$2617 [0] $memory\datapath.rf.regs$wrmux[9][0][0]$y$2617 [0] $memory\datapath.rf.regs$wrmux[9][0][0]$y$2617 [0] $memory\datapath.rf.regs$wrmux[9][0][0]$y$2617 [0] $memory\datapath.rf.regs$wrmux[9][0][0]$y$2617 [0] $memory\datapath.rf.regs$wrmux[9][0][0]$y$2617 [0] $memory\datapath.rf.regs$wrmux[9][0][0]$y$2617 [0] $memory\datapath.rf.regs$wrmux[9][0][0]$y$2617 [0] $memory\datapath.rf.regs$wrmux[9][0][0]$y$2617 [0] $memory\datapath.rf.regs$wrmux[9][0][0]$y$2617 [0] $memory\datapath.rf.regs$wrmux[9][0][0]$y$2617 [0] $memory\datapath.rf.regs$wrmux[9][0][0]$y$2617 [0] $memory\datapath.rf.regs$wrmux[9][0][0]$y$2617 [0] $memory\datapath.rf.regs$wrmux[9][0][0]$y$2617 [0] $memory\datapath.rf.regs$wrmux[9][0][0]$y$2617 [0] $memory\datapath.rf.regs$wrmux[9][0][0]$y$2617 [0] $memory\datapath.rf.regs$wrmux[9][0][0]$y$2617 [0] $memory\datapath.rf.regs$wrmux[9][0][0]$y$2617 [0] $memory\datapath.rf.regs$wrmux[9][0][0]$y$2617 [0] $memory\datapath.rf.regs$wrmux[9][0][0]$y$2617 [0] }
  Optimizing cells in module \SystemResourceCheck.
Performed a total of 32 changes.

2.31.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\SystemResourceCheck'.
<suppressed ~93 debug messages>
Removed a total of 31 cells.

2.31.20. Executing OPT_DFF pass (perform DFF optimizations).

2.31.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \SystemResourceCheck..
Removed 0 unused cells and 31 unused wires.
<suppressed ~1 debug messages>

2.31.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module SystemResourceCheck.

2.31.23. Rerunning OPT passes. (Maybe there is more to do..)

2.31.24. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \SystemResourceCheck..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~46 debug messages>

2.31.25. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \SystemResourceCheck.
Performed a total of 0 changes.

2.31.26. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\SystemResourceCheck'.
Removed a total of 0 cells.

2.31.27. Executing OPT_DFF pass (perform DFF optimizations).

2.31.28. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \SystemResourceCheck..

2.31.29. Executing OPT_EXPR pass (perform const folding).
Optimizing module SystemResourceCheck.

2.31.30. Finished OPT passes. (There is nothing left to do.)

2.32. Executing TECHMAP pass (map to technology primitives).

2.32.1. Executing Verilog-2005 frontend: /tools/oss-cad-suite/lib/../share/yosys/techmap.v
Parsing Verilog input from `/tools/oss-cad-suite/lib/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu_brent_kung'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

2.32.2. Executing Verilog-2005 frontend: /tools/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v
Parsing Verilog input from `/tools/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_ecp5_alu'.
Successfully finished Verilog frontend.

2.32.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $ne.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $dffe.
Using extmapper simplemap for cells of type $xor.
Using template $paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$e765c459d3029c22a22a27989e94858fd9ebfa9c\_90_shift_ops_shr_shl_sshl_sshr for cells of type $sshr.
Using extmapper simplemap for cells of type $sdffe.
Using extmapper simplemap for cells of type $sdff.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $reduce_and.
Using template $paramod$fbc7873bff55778c0b3173955b7e4bce1d9d6834\_80_ecp5_alu for cells of type $alu.
Using extmapper simplemap for cells of type $eq.
Using template $paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$335cfd09f1afa8139c4aafcbbe5f361887b79c5e\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.
Using template $paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$feecc7a0dbd012970970f2858f15e786e251f677\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using extmapper simplemap for cells of type $reduce_bool.
Using extmapper simplemap for cells of type $logic_and.
Using template $paramod$c5c783b17ab1d780abfad8cfe6563a0a7b47a3b0\_90_pmux for cells of type $pmux.
Using template $paramod$d629d85c8826a74239b9178d1930215a43b0ceb0\_90_pmux for cells of type $pmux.
Using template $paramod$49f1dc3dcd6d2c748486fe94c6744a34a19bbafe\_90_pmux for cells of type $pmux.
Using template $paramod$54d740639e1393b22262823179ff783ea9f17a35\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $logic_not.
Using template $paramod$eaeb96106163dbf82031649d189817109fe07c69\_90_pmux for cells of type $pmux.
Using template $paramod$3516018a9c0c44386a44218d8cccbd6f670ca235\_80_ecp5_alu for cells of type $alu.
Using template $paramod$ebf89ea36a793f0f77858f212141d47c833068ad\_80_ecp5_alu for cells of type $alu.
Using template $paramod$2653f68ddb8eab7b1907b4a20767b72a824a7a36\_80_ecp5_alu for cells of type $alu.
Using template $paramod$6a42b6fefed750f8a1c58eab59479d960557103c\_80_ecp5_alu for cells of type $alu.
Using template $paramod$44a13d10af618e7fbe7b9aad2f6151ffcee1e2fa\_80_ecp5_alu for cells of type $alu.
Using extmapper simplemap for cells of type $logic_or.
Using extmapper simplemap for cells of type $pos.
No more expansions possible.
<suppressed ~3365 debug messages>

2.33. Executing OPT pass (performing simple optimizations).

2.33.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module SystemResourceCheck.
<suppressed ~1120 debug messages>

2.33.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\SystemResourceCheck'.
<suppressed ~1806 debug messages>
Removed a total of 602 cells.

2.33.3. Executing OPT_DFF pass (perform DFF optimizations).

2.33.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \SystemResourceCheck..
Removed 410 unused cells and 1288 unused wires.
<suppressed ~411 debug messages>

2.33.5. Finished fast OPT passes.

2.34. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \SystemResourceCheck..

2.35. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

2.36. Executing TECHMAP pass (map to technology primitives).

2.36.1. Executing Verilog-2005 frontend: /tools/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v
Parsing Verilog input from `/tools/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFE_NP0N_'.
Generating RTLIL representation for module `\$_DFFE_NP1N_'.
Generating RTLIL representation for module `\$_DFFE_PP0N_'.
Generating RTLIL representation for module `\$_DFFE_PP1N_'.
Generating RTLIL representation for module `\$_SDFFE_NP0P_'.
Generating RTLIL representation for module `\$_SDFFE_NP1P_'.
Generating RTLIL representation for module `\$_SDFFE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFFE_NP0N_'.
Generating RTLIL representation for module `\$_SDFFE_NP1N_'.
Generating RTLIL representation for module `\$_SDFFE_PP0N_'.
Generating RTLIL representation for module `\$_SDFFE_PP1N_'.
Generating RTLIL representation for module `\$_ALDFF_NP_'.
Generating RTLIL representation for module `\$_ALDFF_PP_'.
Generating RTLIL representation for module `\$_ALDFFE_NPN_'.
Generating RTLIL representation for module `\$_ALDFFE_NPP_'.
Generating RTLIL representation for module `\$_ALDFFE_PPN_'.
Generating RTLIL representation for module `\$_ALDFFE_PPP_'.
Generating RTLIL representation for module `\FD1P3AX'.
Generating RTLIL representation for module `\FD1P3AY'.
Generating RTLIL representation for module `\FD1P3BX'.
Generating RTLIL representation for module `\FD1P3DX'.
Generating RTLIL representation for module `\FD1P3IX'.
Generating RTLIL representation for module `\FD1P3JX'.
Generating RTLIL representation for module `\FD1S3AX'.
Generating RTLIL representation for module `\FD1S3AY'.
Generating RTLIL representation for module `\FD1S3BX'.
Generating RTLIL representation for module `\FD1S3DX'.
Generating RTLIL representation for module `\FD1S3IX'.
Generating RTLIL representation for module `\FD1S3JX'.
Generating RTLIL representation for module `\IFS1P3BX'.
Generating RTLIL representation for module `\IFS1P3DX'.
Generating RTLIL representation for module `\IFS1P3IX'.
Generating RTLIL representation for module `\IFS1P3JX'.
Generating RTLIL representation for module `\OFS1P3BX'.
Generating RTLIL representation for module `\OFS1P3DX'.
Generating RTLIL representation for module `\OFS1P3IX'.
Generating RTLIL representation for module `\OFS1P3JX'.
Generating RTLIL representation for module `\IB'.
Generating RTLIL representation for module `\IBPU'.
Generating RTLIL representation for module `\IBPD'.
Generating RTLIL representation for module `\OB'.
Generating RTLIL representation for module `\OBZ'.
Generating RTLIL representation for module `\OBZPU'.
Generating RTLIL representation for module `\OBZPD'.
Generating RTLIL representation for module `\OBCO'.
Generating RTLIL representation for module `\BB'.
Generating RTLIL representation for module `\BBPU'.
Generating RTLIL representation for module `\BBPD'.
Generating RTLIL representation for module `\ILVDS'.
Generating RTLIL representation for module `\OLVDS'.
Successfully finished Verilog frontend.

2.36.2. Continuing TECHMAP pass.
Using template $paramod\$_DFFE_PP_\_TECHMAP_WIREINIT_Q_=1'x for cells of type $_DFFE_PP_.
Using template \$_SDFFE_PP0P_ for cells of type $_SDFFE_PP0P_.
Using template \$_SDFF_PP0_ for cells of type $_SDFF_PP0_.
No more expansions possible.
<suppressed ~1137 debug messages>

2.37. Executing OPT_EXPR pass (perform const folding).
Optimizing module SystemResourceCheck.
<suppressed ~2 debug messages>

2.38. Executing SIMPLEMAP pass (map simple cells to gate primitives).

2.39. Executing LATTICE_GSR pass (implement FF init values).
Handling GSR in SystemResourceCheck.

2.40. Executing ATTRMVCP pass (move or copy attributes).

2.41. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \SystemResourceCheck..
Removed 0 unused cells and 5277 unused wires.
<suppressed ~1 debug messages>

2.42. Executing TECHMAP pass (map to technology primitives).

2.42.1. Executing Verilog-2005 frontend: /tools/oss-cad-suite/lib/../share/yosys/ecp5/latches_map.v
Parsing Verilog input from `/tools/oss-cad-suite/lib/../share/yosys/ecp5/latches_map.v' to AST representation.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Successfully finished Verilog frontend.

2.42.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

2.43. Executing ABC9 pass.

2.43.1. Executing ABC9_OPS pass (helper functions for ABC9).

2.43.2. Executing ABC9_OPS pass (helper functions for ABC9).

2.43.3. Executing SCC pass (detecting logic loops).
Found 0 SCCs in module SystemResourceCheck.
Found 0 SCCs.

2.43.4. Executing ABC9_OPS pass (helper functions for ABC9).

2.43.5. Executing PROC pass (convert processes to netlists).

2.43.5.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

2.43.5.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

2.43.5.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.

2.43.5.4. Executing PROC_INIT pass (extract init attributes).

2.43.5.5. Executing PROC_ARST pass (detect async resets in processes).

2.43.5.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.

2.43.5.7. Executing PROC_MUX pass (convert decision trees to multiplexers).

2.43.5.8. Executing PROC_DLATCH pass (convert process syncs to latches).

2.43.5.9. Executing PROC_DFF pass (convert process syncs to FFs).

2.43.5.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

2.43.5.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

2.43.5.12. Executing OPT_EXPR pass (perform const folding).

2.43.6. Executing TECHMAP pass (map to technology primitives).

2.43.6.1. Executing Verilog-2005 frontend: /tools/oss-cad-suite/lib/../share/yosys/techmap.v
Parsing Verilog input from `/tools/oss-cad-suite/lib/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu_brent_kung'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

2.43.6.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~160 debug messages>

2.43.7. Executing OPT pass (performing simple optimizations).

2.43.7.1. Executing OPT_EXPR pass (perform const folding).

2.43.7.2. Executing OPT_MERGE pass (detect identical cells).
Removed a total of 0 cells.

2.43.7.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Removed 0 multiplexer ports.

2.43.7.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
Performed a total of 0 changes.

2.43.7.5. Executing OPT_MERGE pass (detect identical cells).
Removed a total of 0 cells.

2.43.7.6. Executing OPT_DFF pass (perform DFF optimizations).

2.43.7.7. Executing OPT_CLEAN pass (remove unused cells and wires).

2.43.7.8. Executing OPT_EXPR pass (perform const folding).

2.43.7.9. Finished OPT passes. (There is nothing left to do.)

2.43.8. Executing TECHMAP pass (map to technology primitives).

2.43.8.1. Executing Verilog-2005 frontend: /tools/oss-cad-suite/lib/../share/yosys/abc9_map.v
Parsing Verilog input from `/tools/oss-cad-suite/lib/../share/yosys/abc9_map.v' to AST representation.
Successfully finished Verilog frontend.

2.43.8.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~2 debug messages>

2.43.9. Executing Verilog-2005 frontend: /tools/oss-cad-suite/lib/../share/yosys/abc9_model.v
Parsing Verilog input from `/tools/oss-cad-suite/lib/../share/yosys/abc9_model.v' to AST representation.
Generating RTLIL representation for module `$__ABC9_DELAY'.
Generating RTLIL representation for module `$__ABC9_SCC_BREAKER'.
Generating RTLIL representation for module `$__DFF_N__$abc9_flop'.
Generating RTLIL representation for module `$__DFF_P__$abc9_flop'.
Successfully finished Verilog frontend.

2.43.10. Executing ABC9_OPS pass (helper functions for ABC9).
<suppressed ~2 debug messages>

2.43.11. Executing ABC9_OPS pass (helper functions for ABC9).

2.43.12. Executing ABC9_OPS pass (helper functions for ABC9).
<suppressed ~2 debug messages>

2.43.13. Executing TECHMAP pass (map to technology primitives).

2.43.13.1. Executing Verilog-2005 frontend: /tools/oss-cad-suite/lib/../share/yosys/techmap.v
Parsing Verilog input from `/tools/oss-cad-suite/lib/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu_brent_kung'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

2.43.13.2. Continuing TECHMAP pass.
Using template $paramod$838872d5a4bab89607f53482b205c0fd50d8b82e\CCU2C for cells of type $paramod$838872d5a4bab89607f53482b205c0fd50d8b82e\CCU2C.
Using extmapper simplemap for cells of type $not.
Using template $paramod\LUT2\INIT=4'1010 for cells of type LUT2.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $or.
Using template $paramod\LUT4\INIT=16'1001011010101010 for cells of type LUT4.
Using extmapper simplemap for cells of type $xor.
Using extmapper simplemap for cells of type $mux.
No more expansions possible.
<suppressed ~199 debug messages>

2.43.14. Executing OPT pass (performing simple optimizations).

2.43.14.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module SystemResourceCheck.
<suppressed ~18 debug messages>

2.43.14.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\SystemResourceCheck'.
<suppressed ~6 debug messages>
Removed a total of 2 cells.

2.43.14.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \SystemResourceCheck..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

2.43.14.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \SystemResourceCheck.
Performed a total of 0 changes.

2.43.14.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\SystemResourceCheck'.
Removed a total of 0 cells.

2.43.14.6. Executing OPT_DFF pass (perform DFF optimizations).

2.43.14.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \SystemResourceCheck..
Removed 0 unused cells and 55 unused wires.
<suppressed ~1 debug messages>

2.43.14.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module SystemResourceCheck.

2.43.14.9. Rerunning OPT passes. (Maybe there is more to do..)

2.43.14.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \SystemResourceCheck..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

2.43.14.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \SystemResourceCheck.
Performed a total of 0 changes.

2.43.14.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\SystemResourceCheck'.
Removed a total of 0 cells.

2.43.14.13. Executing OPT_DFF pass (perform DFF optimizations).

2.43.14.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \SystemResourceCheck..

2.43.14.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module SystemResourceCheck.

2.43.14.16. Finished OPT passes. (There is nothing left to do.)

2.43.15. Executing AIGMAP pass (map logic to AIG).
Module SystemResourceCheck: replaced 18 cells with 120 new cells, skipped 39 cells.
  replaced 3 cell types:
       2 $_OR_
       2 $_XOR_
      14 $_MUX_
  not replaced 3 cell types:
      31 $specify2
       4 $_NOT_
       4 $_AND_

2.43.16. Executing AIGMAP pass (map logic to AIG).
Module SystemResourceCheck: replaced 4908 cells with 32070 new cells, skipped 2391 cells.
  replaced 3 cell types:
     762 $_OR_
     257 $_XOR_
    3889 $_MUX_
  not replaced 7 cell types:
     139 $scopeinfo
     133 $_NOT_
     951 $_AND_
    1055 TRELLIS_FF
       1 DP16KD
       1 EHXPLLL
     111 $paramod$838872d5a4bab89607f53482b205c0fd50d8b82e\CCU2C

2.43.16.1. Executing ABC9_OPS pass (helper functions for ABC9).

2.43.16.2. Executing ABC9_OPS pass (helper functions for ABC9).

2.43.16.3. Executing XAIGER backend.
<suppressed ~11 debug messages>
Extracted 14151 AND gates and 35760 wires from module `SystemResourceCheck' to a netlist network with 1099 inputs and 1138 outputs.

2.43.16.4. Executing ABC9_EXE pass (technology mapping using ABC9).

2.43.16.5. Executing ABC9.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_lut <abc-temp-dir>/input.lut 
ABC: + read_box <abc-temp-dir>/input.box 
ABC: + &read <abc-temp-dir>/input.xaig 
ABC: + &ps 
ABC: <abc-temp-dir>/input : i/o =   1099/   1138  and =   11294  lev =   43 (22.08)  mem = 0.18 MB  box = 111  bb = 0
ABC: Warning: AIG with boxes has internal fanout in 0 complex flops and 2 carries.
ABC: + &scorr 
ABC: Warning: The network is combinational.
ABC: + &sweep 
ABC: + &dc2 
ABC: + &dch -f 
ABC: + &ps 
ABC: <abc-temp-dir>/input : i/o =   1099/   1138  and =   18256  lev =   80 (25.20)  mem = 0.26 MB  ch = 2600  box = 110  bb = 0
ABC: Warning: AIG with boxes has internal fanout in 0 complex flops and 1 carries.
ABC: + &if -W 300 -v 
ABC: K = 7. Memory (bytes): Truth =    0. Cut =   64. Obj =  148. Set =  672. CutMin = no
ABC: Node =   18256.  Ch =  2317.  Total mem =    3.41 MB. Peak cut mem =    0.26 MB.
ABC: P:  Del = 8568.00.  Ar =   15423.0.  Edge =    16625.  Cut =   227029.  T =     0.07 sec
ABC: P:  Del = 8568.00.  Ar =   16029.0.  Edge =    16904.  Cut =   223611.  T =     0.07 sec
ABC: P:  Del = 8568.00.  Ar =    8191.0.  Edge =    15839.  Cut =   476735.  T =     0.14 sec
ABC: F:  Del = 8568.00.  Ar =    5510.0.  Edge =    14684.  Cut =   416961.  T =     0.13 sec
ABC: A:  Del = 8568.00.  Ar =    4658.0.  Edge =    13488.  Cut =   381230.  T =     0.19 sec
ABC: A:  Del = 8568.00.  Ar =    4624.0.  Edge =    13410.  Cut =   405291.  T =     0.19 sec
ABC: Total time =     0.80 sec
ABC: + &write -n <abc-temp-dir>/output.aig 
ABC: + &mfs 
ABC: + &ps -l 
ABC: <abc-temp-dir>/input : i/o =   1099/   1138  and =   12156  lev =   78 (25.33)  mem = 0.19 MB  box = 110  bb = 0
ABC: Mapping (K=7)  :  lut =   3680  edge =   13359  lev =   18 (8.67)  Boxes are not in a topological order. Switching to level computation without boxes.
ABC: levB =   78  mem = 0.14 MB
ABC: LUT = 3680 : 2=606 16.5 %  3=795 21.6 %  4=1788 48.6 %  5=393 10.7 %  6=41 1.1 %  7=57 1.5 %  Ave = 3.63
ABC: Warning: AIG with boxes has internal fanout in 0 complex flops and 1 carries.
ABC: + &write -n <abc-temp-dir>/output.aig 
ABC: + time 
ABC: elapse: 6.33 seconds, total: 6.33 seconds

2.43.16.6. Executing AIGER frontend.
<suppressed ~4487 debug messages>
Removed 18880 unused cells and 23383 unused wires.

2.43.16.7. Executing ABC9_OPS pass (helper functions for ABC9).
ABC RESULTS:              $lut cells:     3681
ABC RESULTS:   $paramod$838872d5a4bab89607f53482b205c0fd50d8b82e\CCU2C cells:      110
ABC RESULTS:           input signals:       38
ABC RESULTS:          output signals:      103
Removing temp directory.

2.43.17. Executing TECHMAP pass (map to technology primitives).

2.43.17.1. Executing Verilog-2005 frontend: /tools/oss-cad-suite/lib/../share/yosys/abc9_unmap.v
Parsing Verilog input from `/tools/oss-cad-suite/lib/../share/yosys/abc9_unmap.v' to AST representation.
Generating RTLIL representation for module `\$__DFF_x__$abc9_flop'.
Generating RTLIL representation for module `\$__ABC9_SCC_BREAKER'.
Successfully finished Verilog frontend.

2.43.17.2. Continuing TECHMAP pass.
Using template $paramod$838872d5a4bab89607f53482b205c0fd50d8b82e\CCU2C for cells of type $paramod$838872d5a4bab89607f53482b205c0fd50d8b82e\CCU2C.
No more expansions possible.
<suppressed ~116 debug messages>
Removed 43 unused cells and 36077 unused wires.

2.44. Executing TECHMAP pass (map to technology primitives).

2.44.1. Executing Verilog-2005 frontend: /tools/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v
Parsing Verilog input from `/tools/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFE_NP0N_'.
Generating RTLIL representation for module `\$_DFFE_NP1N_'.
Generating RTLIL representation for module `\$_DFFE_PP0N_'.
Generating RTLIL representation for module `\$_DFFE_PP1N_'.
Generating RTLIL representation for module `\$_SDFFE_NP0P_'.
Generating RTLIL representation for module `\$_SDFFE_NP1P_'.
Generating RTLIL representation for module `\$_SDFFE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFFE_NP0N_'.
Generating RTLIL representation for module `\$_SDFFE_NP1N_'.
Generating RTLIL representation for module `\$_SDFFE_PP0N_'.
Generating RTLIL representation for module `\$_SDFFE_PP1N_'.
Generating RTLIL representation for module `\$_ALDFF_NP_'.
Generating RTLIL representation for module `\$_ALDFF_PP_'.
Generating RTLIL representation for module `\$_ALDFFE_NPN_'.
Generating RTLIL representation for module `\$_ALDFFE_NPP_'.
Generating RTLIL representation for module `\$_ALDFFE_PPN_'.
Generating RTLIL representation for module `\$_ALDFFE_PPP_'.
Generating RTLIL representation for module `\FD1P3AX'.
Generating RTLIL representation for module `\FD1P3AY'.
Generating RTLIL representation for module `\FD1P3BX'.
Generating RTLIL representation for module `\FD1P3DX'.
Generating RTLIL representation for module `\FD1P3IX'.
Generating RTLIL representation for module `\FD1P3JX'.
Generating RTLIL representation for module `\FD1S3AX'.
Generating RTLIL representation for module `\FD1S3AY'.
Generating RTLIL representation for module `\FD1S3BX'.
Generating RTLIL representation for module `\FD1S3DX'.
Generating RTLIL representation for module `\FD1S3IX'.
Generating RTLIL representation for module `\FD1S3JX'.
Generating RTLIL representation for module `\IFS1P3BX'.
Generating RTLIL representation for module `\IFS1P3DX'.
Generating RTLIL representation for module `\IFS1P3IX'.
Generating RTLIL representation for module `\IFS1P3JX'.
Generating RTLIL representation for module `\OFS1P3BX'.
Generating RTLIL representation for module `\OFS1P3DX'.
Generating RTLIL representation for module `\OFS1P3IX'.
Generating RTLIL representation for module `\OFS1P3JX'.
Generating RTLIL representation for module `\IB'.
Generating RTLIL representation for module `\IBPU'.
Generating RTLIL representation for module `\IBPD'.
Generating RTLIL representation for module `\OB'.
Generating RTLIL representation for module `\OBZ'.
Generating RTLIL representation for module `\OBZPU'.
Generating RTLIL representation for module `\OBZPD'.
Generating RTLIL representation for module `\OBCO'.
Generating RTLIL representation for module `\BB'.
Generating RTLIL representation for module `\BBPU'.
Generating RTLIL representation for module `\BBPD'.
Generating RTLIL representation for module `\ILVDS'.
Generating RTLIL representation for module `\OLVDS'.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

2.44.2. Continuing TECHMAP pass.
Using template $paramod$b2192df6f90569fea4015d0a6658bdc192199f95\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10101100 for cells of type $lut.
Using template $paramod$766f851776a2d25e13728c9147ddfe7ff70917a3\$lut for cells of type $lut.
Using template $paramod$fa45f28daf300aaa781ee4b9baa5ce968b1d8c66\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11001010 for cells of type $lut.
Using template $paramod$4f09540800ac966d6e31a7ccf5f32a559a8ce57a\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0100 for cells of type $lut.
Using template $paramod$0c822c65361ce832091b6c90f1a02f1ee0b109d4\$lut for cells of type $lut.
Using template $paramod$a1d323730045824cfc84bb9f4ee8031f1c4dcc9e\$lut for cells of type $lut.
Using template $paramod$58df2c605746858c7e53492c8f57d6f1fafa12d2\$lut for cells of type $lut.
Using template $paramod$3702268f692b8bf258e428f65d3bca4e1f76d98b\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000001 for cells of type $lut.
Using template $paramod$16894c241be5ea1f024e9339dea788b4dbe184ae\$lut for cells of type $lut.
Using template $paramod$c8f16510db975553c8b0be1064e8f5234175f8a8\$lut for cells of type $lut.
Using template $paramod$8f7210088a40da1859d27e900c288fd298d68bed\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11011000 for cells of type $lut.
Using template $paramod$4d7dc822e6ac78c7574e16060f5e26124cddca40\$lut for cells of type $lut.
Using template $paramod$018d71a0fe325d6362687fe53ac13dd6340e400d\$lut for cells of type $lut.
Using template $paramod$5502a85110dbca29ac631107f0b0635e7fade476\$lut for cells of type $lut.
Using template $paramod$9e394303e290a474880b56f98766417009256d93\$lut for cells of type $lut.
Using template $paramod$b2e8d279775d333b39e310bd45fd5952acdde290\$lut for cells of type $lut.
Using template $paramod$ea5280fce2698f0f291737e66fca69a1d9d058e1\$lut for cells of type $lut.
Using template $paramod$ab8bb87959c5d7cfa27886cee1355b38e054a61a\$lut for cells of type $lut.
Using template $paramod$4385b611926e5c0509dba4de58311d325da0ff0d\$lut for cells of type $lut.
Using template $paramod$47d363ae7b1a0e81207e02fe31af85b6bf36a2ac\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000010 for cells of type $lut.
Using template $paramod$80c57506599e789c4765758c4a3d41a728771aaf\$lut for cells of type $lut.
Using template $paramod$037be5c00d8a02858cdb1ab049b58a0133287ff1\$lut for cells of type $lut.
Using template $paramod$544249908774c7a1dca2fc8a3c7177a6481326c2\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11100100 for cells of type $lut.
Using template $paramod$c386cd9f25d73bb5d158b73cec1ee0ebc10a8383\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10101000 for cells of type $lut.
Using template $paramod$cc157f99061103bbfc1e1e801c6dd32254781a2f\$lut for cells of type $lut.
Using template $paramod$842e6ba7cb557fda90afd259728f077e21c242e8\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00100000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00010000 for cells of type $lut.
Using template $paramod$658b9ed803f0d3d335616d3858b53e0a2522f1e8\$lut for cells of type $lut.
Using template $paramod$b641f960484f887472e5f5a223c815bfa5fc1953\$lut for cells of type $lut.
Using template $paramod$272652f6c6fbe9a75eff76e45cc7e2788835518b\$lut for cells of type $lut.
Using template $paramod$6d6beead1425af15cf78b27fd9b11b41b5d4bce8\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01010100 for cells of type $lut.
Using template $paramod$515ef3a9b5e42bd5d7533bdf444ebd44fa8b3ff0\$lut for cells of type $lut.
Using template $paramod$fda6887b37f599177ed9cb69271d882b63df7e66\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1000 for cells of type $lut.
Using template $paramod$571404c0889eaf57f492cb5e37f8acb5df5852f9\$lut for cells of type $lut.
Using template $paramod$826a7c31fafd32ac633e525e864cad2708103db2\$lut for cells of type $lut.
Using template $paramod$56e6d8a28a52006bb4e50e077743f0a2163235af\$lut for cells of type $lut.
Using template $paramod$a7c07944e10969b2e1fd563a5b72f89493cb3705\$lut for cells of type $lut.
Using template $paramod$ba7f31f246a278c41fa0648a6e0512f63185dec0\$lut for cells of type $lut.
Using template $paramod$29fb0dcbea7e19908c494ce4a8a756b15e2a78b6\$lut for cells of type $lut.
Using template $paramod$fcff9a7b1687e357a40264efcefe8443c8b2971a\$lut for cells of type $lut.
Using template $paramod$085cb83d0db09780ae5aa544a0f286ba9445143f\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00100111 for cells of type $lut.
Using template $paramod$4b9b235bc4444ff899bef0c648e4109b26737f1a\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00011011 for cells of type $lut.
Using template $paramod$5b5755730b9a53f6c50cca29ba2f99d7e0bc0fe6\$lut for cells of type $lut.
Using template $paramod$6d05ee5be4fbc817e6482b590e1831ddde15ffbe\$lut for cells of type $lut.
Using template $paramod$a73e5affe093cbfcf0d2b43eb8fbeac4ea474b24\$lut for cells of type $lut.
Using template $paramod$e2d96f36ef28053ecd27167cd95b944485ac3146\$lut for cells of type $lut.
Using template $paramod$edfe6773e2ae95f1f17ad5bea62c0e1b079fa667\$lut for cells of type $lut.
Using template $paramod$6be53ab59e0a69757fc32adb071ddcb64e8c87b6\$lut for cells of type $lut.
Using template $paramod$eec22efc31481e6a2706a92743e67f4f90bad45a\$lut for cells of type $lut.
Using template $paramod$38f9bf4dd2329347b8471f0a98443dd323386889\$lut for cells of type $lut.
Using template $paramod$703a13a751e631ef123f38f7d2125aeabec0f94c\$lut for cells of type $lut.
Using template $paramod$18368a3da11a7221c7fb674ec80ee0d0bd64b883\$lut for cells of type $lut.
Using template $paramod$7491e7206ae8c682d288373efe06a43b67c277cf\$lut for cells of type $lut.
Using template $paramod$973818279bc95792902f3c09371fd2407d04a2a5\$lut for cells of type $lut.
Using template $paramod$b45e5cb971154e30a797eecb0461619c3eeae12d\$lut for cells of type $lut.
Using template $paramod$e49f6e3576ef1a6d2f58c54414dbb786af8cc869\$lut for cells of type $lut.
Using template $paramod$6bf2caa40fb1acb49d1a3518d072e0f81faf3832\$lut for cells of type $lut.
Using template $paramod$2ea69c779d6c1b79ac5a87b0d1523c67d5628dba\$lut for cells of type $lut.
Using template $paramod$fdcae86fcfd036c1880a04306ae771a9d7579c31\$lut for cells of type $lut.
Using template $paramod$d68c955eab3e0ff857c6b60afe14ca397531beeb\$lut for cells of type $lut.
Using template $paramod$448496cb53eb7c1242b5786d67bd117d88f563fb\$lut for cells of type $lut.
Using template $paramod$e6a488add0b5a2d742e2ae29f62ce7616e04271d\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10000000 for cells of type $lut.
Using template $paramod$251994398653c4cf8de320f1e306e535d5d2d624\$lut for cells of type $lut.
Using template $paramod$9ea238b3c4036add2bd96e5aaac8768e1ad77c5a\$lut for cells of type $lut.
Using template $paramod$633ea4e924c3cee46c4996099b701ece3907518d\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01001110 for cells of type $lut.
Using template $paramod$a466678992feb44cf6749703c13a9fa3f3b5c308\$lut for cells of type $lut.
Using template $paramod$891d17c049ef97ffbed57a5d4edf3f9e83d4f776\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01010011 for cells of type $lut.
Using template $paramod$01e96e53d77f79e0721c00741bd5ab06a9e25a93\$lut for cells of type $lut.
Using template $paramod$e019cb14313283ce60b57907d30cf3eefa00a93d\$lut for cells of type $lut.
Using template $paramod$b419810ab1d51da1962917a1949cecc5f27935eb\$lut for cells of type $lut.
Using template $paramod$94ac66a11090dca84889e55fcf03297912a5b7ec\$lut for cells of type $lut.
Using template $paramod$2014354416722209de7d48370ab008bc2278a034\$lut for cells of type $lut.
Using template $paramod$2b3cd97aa558ca86457a503c9831e52714a436eb\$lut for cells of type $lut.
Using template $paramod$b04f0510561c4bbb703d2e39c6eca682b920366b\$lut for cells of type $lut.
Using template $paramod$0acc8d601702e9b60288baa3d5cf1d38d4f22457\$lut for cells of type $lut.
Using template $paramod$cbea2d4d520f64cae694e02ff7f67ddafd2047d5\$lut for cells of type $lut.
Using template $paramod$ea2ed7b6000d8bc7d418a28d22dd562f94afdeff\$lut for cells of type $lut.
Using template $paramod$eab8c2e20ad6848564bec45c7148558972138f5b\$lut for cells of type $lut.
Using template $paramod$23b135911b7c14b5b19b5329e5903bcf58b44188\$lut for cells of type $lut.
Using template $paramod$fea512844f0598125018304dfe86621dbf348f27\$lut for cells of type $lut.
Using template $paramod$a82a699dba54b8465366aeb90aba90d3d29adde0\$lut for cells of type $lut.
Using template $paramod$7e3d8ac009723e554811ad53385162c0e6a41625\$lut for cells of type $lut.
Using template $paramod$5a203febca29678ab5583c0f96bc052b4d0c83a4\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00110101 for cells of type $lut.
Using template $paramod$a811a92df9946b538101ce2dd22e23feb6aa6fd8\$lut for cells of type $lut.
Using template $paramod$e773918a138fafa01ebb204178d7bc22db22e9a2\$lut for cells of type $lut.
Using template $paramod$620586420e818d3afa7e5b51fcf19f5c6ea83ad4\$lut for cells of type $lut.
Using template $paramod$7e8d331d1e06632d29fbdf6c3afc2de1856d3c67\$lut for cells of type $lut.
Using template $paramod$51b138c6601401861f3f66aa30cc9212c6a6619a\$lut for cells of type $lut.
Using template $paramod$8384e66d408d22ab39dfb451efb7879731befeb8\$lut for cells of type $lut.
Using template $paramod$87e90b9986185e21356ab65f6d502d6db445599a\$lut for cells of type $lut.
Using template $paramod$bbb5d16a9c73292b632404ee86414a4394331a20\$lut for cells of type $lut.
Using template $paramod$068092ddede495d8462ffe530e6d91711913edbc\$lut for cells of type $lut.
Using template $paramod$8c0aa4283e004d7e549a2fa42300002224408629\$lut for cells of type $lut.
Using template $paramod$96f6b4094ea1411d7c9aea8d540e6f5abc44a64f\$lut for cells of type $lut.
Using template $paramod$df23d368a6ae8908771963811f5ab56f622887ca\$lut for cells of type $lut.
Using template $paramod$7c085cdbf0919cd3ad402d9495d97f0d71e4db93\$lut for cells of type $lut.
Using template $paramod$3a0a392069bc969f34c65c546a8c56fbbb67e282\$lut for cells of type $lut.
Using template $paramod$4b2297966ddb718657b80566604f97685ffc0120\$lut for cells of type $lut.
Using template $paramod$f708b7057af81b2f8c1afe1f7353a41e38939997\$lut for cells of type $lut.
Using template $paramod$82687d3ad8130b5b49618b6a28f43c60b5130fe1\$lut for cells of type $lut.
Using template $paramod$a101bd9a2a1ab198123948013754530dcd77ffd7\$lut for cells of type $lut.
Using template $paramod$79e9affd4b116f28902976c57d6f734e0e0959c4\$lut for cells of type $lut.
Using template $paramod$f92e79ccd6f3d23a5916839d2ca07e4c590942af\$lut for cells of type $lut.
Using template $paramod$baa9d2fb2d21010939721b85aa9f11effe0b53c4\$lut for cells of type $lut.
Using template $paramod$2ec6422db00d358fc7469efce6208bffbc8521cd\$lut for cells of type $lut.
Using template $paramod$712505941a295086314c22735153725461a87f4a\$lut for cells of type $lut.
Using template $paramod$325e90edf97670f9dea57833ae1f51a5e8bcddea\$lut for cells of type $lut.
Using template $paramod$01b636f2759ab594c2741266b3c22685988e291c\$lut for cells of type $lut.
Using template $paramod$8ccf61cbd280c99ab22986f0067fd91897da1e7f\$lut for cells of type $lut.
Using template $paramod$965f8f2fa1a796a6c51222eabb50fbd26e97d98b\$lut for cells of type $lut.
Using template $paramod$1e03bd1046de68c09a274ef7cfccd01f7397d440\$lut for cells of type $lut.
Using template $paramod$b5d2ddcf66f5237fb7b81882f14baf21a2e8ebb7\$lut for cells of type $lut.
Using template $paramod$ff3c554968d887d2e71eefe8bb714192fec1e071\$lut for cells of type $lut.
Using template $paramod$62420af00176bb4ed45d369e13cad7944a0920c3\$lut for cells of type $lut.
Using template $paramod$f6fd7cda113b7c10b3665b99234bc974ccca1be9\$lut for cells of type $lut.
Using template $paramod$771b9510705bf40ebecd5937364a203cfc4839e4\$lut for cells of type $lut.
Using template $paramod$7f3931abe771bfd378a1d49f9bb0ce96a0859ee8\$lut for cells of type $lut.
Using template $paramod$735105e0c137891de2fb073f52df3e13a86dc153\$lut for cells of type $lut.
Using template $paramod$e25a819cc1fb1bf321088a03072f27d0366994f3\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10001110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1001 for cells of type $lut.
Using template $paramod$2519369102810c93a6a374dd0894f7db48965952\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10111000 for cells of type $lut.
Using template $paramod$8fb7c2a4174bbb0f9870bcb831d0cc7f5057f41f\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11100010 for cells of type $lut.
Using template $paramod$044cf326e9ea7689028577b719787d68fa2df2f8\$lut for cells of type $lut.
Using template $paramod$153c6cdaaddbc43e6ef3facd06aa851de33910ae\$lut for cells of type $lut.
Using template $paramod$4ada6623d37ec283eedde0892d02a9dd8dc291d9\$lut for cells of type $lut.
Using template $paramod$78f5590b0462181d8749c9e6ed8a771b22dfb9ed\$lut for cells of type $lut.
Using template $paramod$200c0c782680c6bf56ce92afc805a9d61dff9472\$lut for cells of type $lut.
Using template $paramod$33f60e9506c8cefb5338f6641825024bb104dae7\$lut for cells of type $lut.
Using template $paramod$3f9a3800e34bd795630a4eaf44b2e1d4a7f48a74\$lut for cells of type $lut.
Using template $paramod$40d35dbc75d92bf1e259b129ea47eac8fbdadf30\$lut for cells of type $lut.
Using template $paramod$7d6c4c9fe9610e6913b6f1643fbd8bf7eef7c44e\$lut for cells of type $lut.
Using template $paramod$c10a219db5a9afc085c10b61d5232a5f96cf39d8\$lut for cells of type $lut.
Using template $paramod$2955ab75367a3dc9d6f50d3655eebcd4f615031f\$lut for cells of type $lut.
Using template $paramod$4853050665c020c8d21fb1a749196950a09d9df8\$lut for cells of type $lut.
Using template $paramod$35290c254482fe88422a4a897f58bdc3ef0b9970\$lut for cells of type $lut.
Using template $paramod$6868bba8fb7a536cf80c89a95c1e8237158cc1a2\$lut for cells of type $lut.
Using template $paramod$c1a19a87ccbbb03d43a72335db63f692ddf82cc1\$lut for cells of type $lut.
Using template $paramod$82abb8f9ddaac453e6ee24bf456879be259b8e87\$lut for cells of type $lut.
Using template $paramod$5f753fbbf1458cba7f10d10853aae5cf8474c285\$lut for cells of type $lut.
Using template $paramod$ef5c2c113cb150af72a83c8268435b3aa9c35bde\$lut for cells of type $lut.
Using template $paramod$18df3812bc12364e5ebcb6c3ed05c0294e4c26fc\$lut for cells of type $lut.
Using template $paramod$20ae971f03a8aabd14bc9c90601f9bed8100c9da\$lut for cells of type $lut.
Using template $paramod$1a3391880fc221cac0bcdde8051516d949194afc\$lut for cells of type $lut.
Using template $paramod$65d5d5c1e01bf41ee659754efba932f3d99198e5\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01110000 for cells of type $lut.
Using template $paramod$6a3d1b4c6389888034ca851571f0d03f46d1c4e9\$lut for cells of type $lut.
Using template $paramod$ef3c091323a84a78d729201d2e6359e2b30ccdb8\$lut for cells of type $lut.
Using template $paramod$111aa884856e887bc3861073720e874fc84effdb\$lut for cells of type $lut.
Using template $paramod$5ad2d5a73fe5d2d538d9122706ebb20a4c23f2be\$lut for cells of type $lut.
Using template $paramod$a1dfbf6bae359535a1ca174a69107186d1fb9b85\$lut for cells of type $lut.
Using template $paramod$e79a39349fed13049770eccf0df939365262556a\$lut for cells of type $lut.
Using template $paramod$19fe1ba23ba7fdb117bb75432cd43fbe2b988d53\$lut for cells of type $lut.
Using template $paramod$e5759512db67494ff77fbdfc66dff4006376568f\$lut for cells of type $lut.
Using template $paramod$c8c2f45d9083177b70913b41d4370d01f048f309\$lut for cells of type $lut.
Using template $paramod$cad45b6c9da81941161a13849773fe2ed4bc1c6f\$lut for cells of type $lut.
Using template $paramod$4ac7e64f31a3c0de225e9c9b5cc7397a41149e40\$lut for cells of type $lut.
Using template $paramod$18221e54be804f70e224d125fdd820daa33074a8\$lut for cells of type $lut.
Using template $paramod$8b0ba0ab085f0278f6b54fb2ca8788c50d590a56\$lut for cells of type $lut.
Using template $paramod$e04c7b7d781e7e09c4ea1cf75b335e306e336d46\$lut for cells of type $lut.
Using template $paramod$10cf316fc1e4d412849f7186863b837a5c27ad2e\$lut for cells of type $lut.
Using template $paramod$f99d5d3c3fffcf68f232a5f2c1a300a857004163\$lut for cells of type $lut.
Using template $paramod$03b7ccc2d342a0a72096f6981bcb44bc8266ac3c\$lut for cells of type $lut.
Using template $paramod$979b8b785234d466a7958418bdb4470d9b5e9743\$lut for cells of type $lut.
Using template $paramod$bdfd02a78d40f4a5b477c7be736dbedc8fba93ae\$lut for cells of type $lut.
Using template $paramod$c08a774c89ef1ea6ee2ef4d8c3b071eb141d4259\$lut for cells of type $lut.
Using template $paramod$13caa797f9204188208579865e8a63f743d9eed1\$lut for cells of type $lut.
Using template $paramod$b34c4ab3beca5982065b4ba7542f9e39cfc3a9a8\$lut for cells of type $lut.
Using template $paramod$4888f2121a1fba4d507203534ae54782bc81e02e\$lut for cells of type $lut.
Using template $paramod$fa54b31c74c6a3d60761d9b7bfb8932a7aecf06f\$lut for cells of type $lut.
Using template $paramod$ffc80aea4aa44f0166b2d4713ba5912f56e92991\$lut for cells of type $lut.
Using template $paramod$ca1bc9c2a18ec4ab5777e4db155f9bfa3afa008c\$lut for cells of type $lut.
Using template $paramod$8776f17c92240c34eeb778feea9859066c40c074\$lut for cells of type $lut.
Using template $paramod$6665b39ceac26e0ab2d4c34094b2005de33923b9\$lut for cells of type $lut.
Using template $paramod$f47254e86f0eb77e163d80aa41990f3624c635b4\$lut for cells of type $lut.
Using template $paramod$e7fa813675354f20c694ab2d4d9ecca5b21f170c\$lut for cells of type $lut.
Using template $paramod$0d4742cff20cb0e0e40b9af6c0257e3a276c0c2b\$lut for cells of type $lut.
Using template $paramod$7c16f98578054b4e5fe49862089c7b6e80ecafdc\$lut for cells of type $lut.
Using template $paramod$1d2e7c7f362f4451ffeeaa6416a310579e8441e4\$lut for cells of type $lut.
Using template $paramod$5d9bdb7f5954011ff004758709112a4f3d3263f1\$lut for cells of type $lut.
Using template $paramod$51f09467e40de53c6edaa1074acf47337b836f7c\$lut for cells of type $lut.
Using template $paramod$8ca47c02f11b9a8c9401b420ef4344802deab63b\$lut for cells of type $lut.
Using template $paramod$1076d5b96410dc32bbe68df15017559464728316\$lut for cells of type $lut.
Using template $paramod$a3349a0ffe542658268154f8b00cacb409810e60\$lut for cells of type $lut.
Using template $paramod$71780946553cf4f012cf430f27c1f53f2aea690e\$lut for cells of type $lut.
Using template $paramod$a9a0d3da8e2570975000fd954dff796c3807df01\$lut for cells of type $lut.
Using template $paramod$a230675014e52cdd95eb047b098be96aaffab2e2\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10000010 for cells of type $lut.
Using template $paramod$1c8aea8d15a8caa53bcd106d813c48ea86657836\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0010 for cells of type $lut.
Using template $paramod$e0286d7bdebdb6346cb367bb1962e01892ba2e32\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001000 for cells of type $lut.
Using template $paramod$be48d952fcad8a16b8d84daa4c48a3065f343e5e\$lut for cells of type $lut.
Using template $paramod$877d28b700f634eb3da4cd86f652e808a6d56e2a\$lut for cells of type $lut.
Using template $paramod$56839ca58ab6343779de151ca863e1f4e5149284\$lut for cells of type $lut.
Using template $paramod$32abbd1d449a67fb913b4733374e345d4c17175b\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000111 for cells of type $lut.
Using template $paramod$bba54c1ef87367812b4c15f4aed5ac70773df775\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11101000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00100011 for cells of type $lut.
Using template $paramod$fcbafbed82f55867c162e34e18ad42b031ffe875\$lut for cells of type $lut.
Using template $paramod$e1c83ba539560b1376a0f91098835d2132b39035\$lut for cells of type $lut.
Using template $paramod$15942ac7be0dd725beac7480dcc74ee28533af66\$lut for cells of type $lut.
Using template $paramod$a50983bc2d916c31a7d4beac5feb90028d16502d\$lut for cells of type $lut.
Using template $paramod$a9148b9e41c96d57b70f91af176165586d29e305\$lut for cells of type $lut.
Using template $paramod$11ec7271d8e6e5aeaace08c13e4c601f10e31038\$lut for cells of type $lut.
Using template $paramod$de580a11fe342674faf4330e102af19bc97c5540\$lut for cells of type $lut.
Using template $paramod$14a606c3c7c968cb972b90f4454f8dfdd089143e\$lut for cells of type $lut.
Using template $paramod$ae5c8ab42969599aface0162c1f5f754180b6a37\$lut for cells of type $lut.
Using template $paramod$84e7a02a05e35f2c9f20afeed7b1564c35468672\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001110 for cells of type $lut.
Using template $paramod$8c054d26e12acb8812b85aae996eac168749a7ce\$lut for cells of type $lut.
Using template $paramod$c758cf8aee7c6f51f0f08a610e549e87b7c5efaf\$lut for cells of type $lut.
Using template $paramod$7b809938766c3068dc017c276033f224fcfb7189\$lut for cells of type $lut.
Using template $paramod$b9f582585c534c59bfb875396b5ca1b7aedd0dc7\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01000000 for cells of type $lut.
Using template $paramod$f7a897257decedfb6cc642e53d65fef7fc0df390\$lut for cells of type $lut.
Using template $paramod$c28a8b7ce0535d090c4cfb52e9c74affd52b110c\$lut for cells of type $lut.
Using template $paramod$364c9ffbffac467d60dfec81bba4e18476c15602\$lut for cells of type $lut.
Using template $paramod$30305e55a780880b9c824fe3509a4d981acb0f2b\$lut for cells of type $lut.
Using template $paramod$47a8214374025465e226fa66bee690ff33268a25\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00110010 for cells of type $lut.
Using template $paramod$99b0af654589814e4a9bfb3491f17b81a327e2ba\$lut for cells of type $lut.
Using template $paramod$5b9a5b4a035483bf742059baef31f9ee0c39158e\$lut for cells of type $lut.
Using template $paramod$3416dacc8eaab1f89b3d6b7398df3da766d29ef2\$lut for cells of type $lut.
Using template $paramod$4b815e6c998e04ad0d0242e44b0c58a7a9d0b3b6\$lut for cells of type $lut.
Using template $paramod$72ff2bc12183bb25334bbaa431b1e7c0cc60ae7e\$lut for cells of type $lut.
Using template $paramod$1ec3fb8fd1fa98216cb96b4422de32c4ba5f6c9c\$lut for cells of type $lut.
Using template $paramod$61268b46e0269b0e1aee99e1e82dff66eb53b0db\$lut for cells of type $lut.
Using template $paramod$a5b98dcca167949ad6bbd57e6cdbbb4d372bf638\$lut for cells of type $lut.
Using template $paramod$2c637120c6d9fc5c5bf88b8f5959bb09ad31cbae\$lut for cells of type $lut.
Using template $paramod$f87bcf1791971b4eaa30f3f28437044fef878a04\$lut for cells of type $lut.
Using template $paramod$972197f7312bc2bcbe7689def6913626bdc2f2dd\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00101000 for cells of type $lut.
Using template $paramod$1ad9ca75a5e52e69f39f16c0b8ffb14773a0b7f2\$lut for cells of type $lut.
Using template $paramod$fb4ed309581bcd972f41afa8566ae8b9812c7f6c\$lut for cells of type $lut.
Using template $paramod$82ed25b11a6a11eb861f4dd3d46f5fc9aa1eebaf\$lut for cells of type $lut.
Using template $paramod$c9e972cc07bfda0206db1c068c66064a437bdd96\$lut for cells of type $lut.
Using template $paramod$ea79e410ad0f4fc3326666c891e1f3992816d636\$lut for cells of type $lut.
Using template $paramod$68fe50ee5a60a0bed36b1b1843c805d7bc807f41\$lut for cells of type $lut.
Using template $paramod$27b5c9c89b10d39a2c001ed228676568eabdbe24\$lut for cells of type $lut.
Using template $paramod$c41679b6539f1ede718f83933aa9623d826245b6\$lut for cells of type $lut.
Using template $paramod$d9922e15eb5da1acc26e937540cc16b16c2ad42c\$lut for cells of type $lut.
Using template $paramod$d623d30d48b9fddc4174ec3e909ce8badcab5e32\$lut for cells of type $lut.
Using template $paramod$9e354de8d358bf081aa0c089488ea3bc5b7c2fd9\$lut for cells of type $lut.
Using template $paramod$50c04e0d9d4d18fa1d48fde34511146cb9a57d39\$lut for cells of type $lut.
Using template $paramod$8012365819b7f7a6e3ae961ca6f85d477d56f7b9\$lut for cells of type $lut.
Using template $paramod$6d66cbd93dd0f02e48ed7ca569cd9de8ccc265c1\$lut for cells of type $lut.
Using template $paramod$8e6ace1095aba7959c9e2060c9ed2913cac57427\$lut for cells of type $lut.
Using template $paramod$17f089a766e9f632a7c3bdf9d6137d6a451dec5c\$lut for cells of type $lut.
Using template $paramod$2f843ee7c894e2253b424ce5511aada024cb86ba\$lut for cells of type $lut.
Using template $paramod$a5516fc31d1e552de2435200bb732b4d4ad63a9c\$lut for cells of type $lut.
Using template $paramod$eba7de026ff587370e320127e266317dae097a89\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11010100 for cells of type $lut.
Using template $paramod$2e242b3870fd1c78b14e7f95ffa17bf0b3a3339c\$lut for cells of type $lut.
Using template $paramod$7c880569f53fd73e847b740ace59ee763a0d3a42\$lut for cells of type $lut.
Using template $paramod$d065af9759fd2c63968a2cf5f83b6e45d6af10d7\$lut for cells of type $lut.
Using template $paramod$a502d90a28533c6d8d9c8a6d7c00e5512a5b19b4\$lut for cells of type $lut.
Using template $paramod$e0cc8ac71fae3863b972eb5d665af415ff27d9ee\$lut for cells of type $lut.
Using template $paramod$cc0011390f51ff853ce452e9eb92496bf2be9453\$lut for cells of type $lut.
Using template $paramod$e46703b423a661cd7d311c41833ea655969702cc\$lut for cells of type $lut.
Using template $paramod$eb5c2ffbe98dce11919d9c7f97202efeeb1a5af7\$lut for cells of type $lut.
Using template $paramod$797b2e2e3673a21d7e1380e6d738e32f105a2d4e\$lut for cells of type $lut.
Using template $paramod$1f7dd07ea706b60e50f3424bcd9224f24bad0bbf\$lut for cells of type $lut.
Using template $paramod$30fa2c74d6b51a9c985df92e1def0601e9f9ec66\$lut for cells of type $lut.
Using template $paramod$3303244bf0b14c02f8df3682820dd48bcdbb8f33\$lut for cells of type $lut.
Using template $paramod$0b3dae0cf9ba4ff0f31b6a740f162807f52296cf\$lut for cells of type $lut.
Using template $paramod$7f88ae8b0ca78f7b736f446522956805c49fb79f\$lut for cells of type $lut.
Using template $paramod$feac1814a13647ff95d85e23385825c648d6c2ee\$lut for cells of type $lut.
Using template $paramod$b68f9800cc1bf69afcfbc0567a25e43ebb01456c\$lut for cells of type $lut.
Using template $paramod$a531016d94c46c0d82bbdc3e6697a417544a82f9\$lut for cells of type $lut.
Using template $paramod$f85f1073c412d406200a6a72283f918c8b751314\$lut for cells of type $lut.
Using template $paramod$0de052767abdccc3aefc818722bdc3c7850d25d6\$lut for cells of type $lut.
Using template $paramod$b8c12e9f20286ec99dd92b2fd58c920f7e7cec0f\$lut for cells of type $lut.
Using template $paramod$7565e399704ba6f1a1937b9a7726ed1150530edf\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10100010 for cells of type $lut.
Using template $paramod$7eaf11dc021562b3d5f45a89348d10914822bedd\$lut for cells of type $lut.
Using template $paramod$c938c8bbcc16b0e53182590f60e1a04acb48fe8e\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01010001 for cells of type $lut.
Using template $paramod$413d040dcd860cd74ca61a70644516a95d328ae7\$lut for cells of type $lut.
Using template $paramod$c87ef24fed2d8fca4eceb972315b574b1d64081f\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01110010 for cells of type $lut.
Using template $paramod$e277a522d8a930c8c8c8cdb56d33d42914aefec4\$lut for cells of type $lut.
Using template $paramod$cd4d8d9986e847a3e22a96386bb8613df3c79737\$lut for cells of type $lut.
Using template $paramod$332a399730bfc61adea04021a76b1c4e4030f37d\$lut for cells of type $lut.
Using template $paramod$bbe451d6f1c7b462fe735bcefb21ee1af38ec05f\$lut for cells of type $lut.
Using template $paramod$c9994e2a733aa21e4bfe57075af37a9c5257c791\$lut for cells of type $lut.
Using template $paramod$e484b1e0bd351ba5af34f5fd66a8e850cc5b8335\$lut for cells of type $lut.
Using template $paramod$8cb076bfea770182ba7c4af8605d73ad565be16b\$lut for cells of type $lut.
Using template $paramod$eee077047c2dfecfbf79b76d5bf9a0461bd647d5\$lut for cells of type $lut.
Using template $paramod$6d4302044f1915853df2a335c747ba9168fc127c\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10001010 for cells of type $lut.
Using template $paramod$786a5e14e779d87ab9a83021442f9cc746c4b85c\$lut for cells of type $lut.
Using template $paramod$0623e17b239149821fdbe2294e3bbba8e938900a\$lut for cells of type $lut.
Using template $paramod$7ff112640fbb0d23e4cbbcff9d07853da570da93\$lut for cells of type $lut.
Using template $paramod$69c8f3ff8bf5c2ecceda82bf35bc9975a17d5b35\$lut for cells of type $lut.
Using template $paramod$52d150091c2951fc923fca5b1b9da1ae858fad67\$lut for cells of type $lut.
Using template $paramod$f9417c9cbec1a3d92b9868eb51bad1d6b983f55c\$lut for cells of type $lut.
Using template $paramod$6ff81f730f8b59d892f57895d61776245fbfaaec\$lut for cells of type $lut.
Using template $paramod$f3e1547c4b47e64c590e75cf09078b2507c8cc75\$lut for cells of type $lut.
Using template $paramod$d3d2b6a5ec102f3c610e97414cb3f20b0198988a\$lut for cells of type $lut.
Using template $paramod$6568e0ffbffdbeeb2cfaf9281610eb0ac3123abd\$lut for cells of type $lut.
Using template $paramod$cb0a1a8ee337868349f9ebaf54c3a0d4f7e81aaa\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11010000 for cells of type $lut.
Using template $paramod$904721edce36ee1a1c3db700015f0abf1d413695\$lut for cells of type $lut.
Using template $paramod$0c7a91cc7d40ca52cab5747649dd0c97b5789d51\$lut for cells of type $lut.
Using template $paramod$47b2f5a9f58cb4be072657772748a1ab82d6819a\$lut for cells of type $lut.
Using template $paramod$6d473153bc0717e92e23b21a92c71fa7e337bf4b\$lut for cells of type $lut.
Using template $paramod$6fe6be1111bd49e5054e3d3cba1dd8d72619f6b6\$lut for cells of type $lut.
Using template $paramod$f2597669050d64843182b33ad15d6b9eb290f236\$lut for cells of type $lut.
Using template $paramod$7202672b7332febf25cdbe5424cf24593f5449be\$lut for cells of type $lut.
Using template $paramod$978987faaf09bc5e1e2692159f729f66a0307aff\$lut for cells of type $lut.
Using template $paramod$173257c402a3003de28bff8c2a49d358e5f4004c\$lut for cells of type $lut.
Using template $paramod$9f7d19c9c8991f799c330b1715d82fbadc5899c6\$lut for cells of type $lut.
Using template $paramod$d991d5966e16d7f5d8fb767c823208563fc1765e\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1101 for cells of type $lut.
Using template $paramod$72d04cda0ad63fcea17225ad4256bc664683b513\$lut for cells of type $lut.
Using template $paramod$1114d560ed98e9182fe073c9893577168d869f6b\$lut for cells of type $lut.
Using template $paramod$a7321abe7c7bb74c0c17f6fa8124016ad24828a9\$lut for cells of type $lut.
Using template $paramod$903b13a78e0201d81ee2cb5e579e213337de2eac\$lut for cells of type $lut.
Using template $paramod$4cab3b31c601551ff65536bf4f533afa0b2094ee\$lut for cells of type $lut.
Using template $paramod$19f568890ed784cb1efc3ce1b67eed20a6c54d9a\$lut for cells of type $lut.
Using template $paramod$728e616c918eb05878d70b2bb240e381ea2847b9\$lut for cells of type $lut.
Using template $paramod$fc9440deb980075a0da8de7ce74582d9df4e098a\$lut for cells of type $lut.
Using template $paramod$db08fd84fb3c4d6a41eaec6adfffe445fb7eb17f\$lut for cells of type $lut.
Using template $paramod$12395ec57678b4c042d4c99e7bc440049fdc49b5\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01110001 for cells of type $lut.
Using template $paramod$fe0d419d48992cf6816f43e26594cc6fb180613b\$lut for cells of type $lut.
Using template $paramod$83c1b6108170249166239e09804c5f4542556524\$lut for cells of type $lut.
Using template $paramod$90685578230d37ff04e5d004c59362dd3b42a7d1\$lut for cells of type $lut.
Using template $paramod$241f97e0048a4aa8a069e42ba0666606a9c9382a\$lut for cells of type $lut.
Using template $paramod$df095ca59040a64fc5eac746f9938002b36032aa\$lut for cells of type $lut.
Using template $paramod$5e9374f44a27c3f8a1c38af244ec43ceb4fb8d4f\$lut for cells of type $lut.
Using template $paramod$89e065f3f12b9bedaf17affb71c00c79815955dd\$lut for cells of type $lut.
Using template $paramod$e54349d9a634ecff5f53629ed023a0262d334efb\$lut for cells of type $lut.
Using template $paramod$8f73c6289173d03f78251d2a3e1057a676da7854\$lut for cells of type $lut.
Using template $paramod$221832ea6a41a3208cd6f3411a952b5811695f4c\$lut for cells of type $lut.
Using template $paramod$3d1f052d6363470fcb0939f41ba2ed0faacdf07c\$lut for cells of type $lut.
Using template $paramod$440c55e9b86a4d19d2d9af4513ac1f3c626292af\$lut for cells of type $lut.
Using template $paramod$ececc55fe721b2d80098bfc00a6005f1af14b6e5\$lut for cells of type $lut.
Using template $paramod$d6ca727e39f31d51d29072e0f33aa09c65e37336\$lut for cells of type $lut.
Using template $paramod$e51a8a571bee774247b38f52d6e85fd62ae52cea\$lut for cells of type $lut.
Using template $paramod$f245950a40b247d18307ffba793b693fd902d228\$lut for cells of type $lut.
Using template $paramod$2e6418a2d0c2e6cdc5f4ad439dd460842bb4449c\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10110010 for cells of type $lut.
Using template $paramod$acf49cb7bd2805dee4b4ebb218aa5924b1be7704\$lut for cells of type $lut.
Using template $paramod$daac9b1e7bb2ac018f7132a3fbe0026ddd7b1a71\$lut for cells of type $lut.
Using template $paramod$f65cf6380214e831938c4f25f730307ae86218f7\$lut for cells of type $lut.
Using template $paramod$097592bb16245531f0716c5ddb18d7090f9c7d9d\$lut for cells of type $lut.
Using template $paramod$1718b78815c197f9cf63419425bee170c76e82fd\$lut for cells of type $lut.
Using template $paramod$c075631becb752395b6552529f5c30ed8e81b8b5\$lut for cells of type $lut.
Using template $paramod$8c6b43fe2dc3cceed224782fc5f86ea9a451578b\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001101 for cells of type $lut.
Using template $paramod$29e6d4598488760861f6b73d2b7f65cb302fdcde\$lut for cells of type $lut.
Using template $paramod$6c22e4c9acd607e1249c5e3017b6703f378da140\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11000101 for cells of type $lut.
Using template $paramod$7230cdcfab9059102dff5bee2a9613df0b879330\$lut for cells of type $lut.
Using template $paramod$e01a027fedb28671a20c130493a89c7afd4e87d3\$lut for cells of type $lut.
Using template $paramod$133fc68ef3706e337a14e2d0f9768ff41517d9d5\$lut for cells of type $lut.
Using template $paramod$6f42d6ff04fc43b36b825da9648f9099c2f301ea\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10010110 for cells of type $lut.
Using template $paramod$744be4a259601639ca68236647ee297cd305bc6d\$lut for cells of type $lut.
Using template $paramod$d647306462df260c2c5d5720aec11bfaf0ec7270\$lut for cells of type $lut.
Using template $paramod$3fb3f0de5b347667e45afe024bcf37620e184335\$lut for cells of type $lut.
Using template $paramod$60feabf780dc3612a6626bc2808907dd53a1daa9\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00110001 for cells of type $lut.
Using template $paramod$a4640096cbef09c4ef8613155a589c40164ac034\$lut for cells of type $lut.
Using template $paramod$734cd1512f671d92bc4f41153da0d9781801dd98\$lut for cells of type $lut.
Using template $paramod$c4c148354f86d2131dbfed31e2e01cbbb5aefda7\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00010111 for cells of type $lut.
Using template $paramod$a17cb902cb5d8e38220453ed83578582a62c8226\$lut for cells of type $lut.
Using template $paramod$1078665aa144cf7ff525a892db61e5cee078ce7c\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000001\LUT=2'01 for cells of type $lut.
No more expansions possible.
<suppressed ~8894 debug messages>

2.45. Executing OPT_LUT_INS pass (discard unused LUT inputs).
Optimizing LUTs in SystemResourceCheck.
  Optimizing lut $abc$79877$lut$aiger79876$9857.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$79877$lut$memory\datapath.rf.regs$wrmux[6][2][0]$y$2579[29].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$79877$lut$memory\datapath.rf.regs$wrmux[6][2][0]$y$2579[29].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$79877$lut$memory\datapath.rf.regs$wrmux[16][2][0]$y$2735[29].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$79877$lut$memory\datapath.rf.regs$wrmux[16][2][0]$y$2735[29].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$79877$lut$memory\datapath.rf.regs$wrmux[16][2][0]$y$2735[29].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$79877$lut$memory\datapath.rf.regs$wrmux[9][2][0]$y$2627[29].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$79877$lut$memory\datapath.rf.regs$wrmux[9][2][0]$y$2627[29].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$79877$lut$memory\datapath.rf.regs$wrmux[9][2][0]$y$2627[29].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$79877$lut$memory\datapath.rf.regs$wrmux[12][2][0]$y$2671[29].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$79877$lut$memory\datapath.rf.regs$wrmux[12][2][0]$y$2671[29].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$79877$lut$memory\datapath.rf.regs$wrmux[12][2][0]$y$2671[29].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$79877$lut$memory\datapath.rf.regs$wrmux[10][2][0]$y$2641[29].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$79877$lut$memory\datapath.rf.regs$wrmux[10][2][0]$y$2641[29].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$79877$lut$memory\datapath.rf.regs$wrmux[10][2][0]$y$2641[29].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$79877$lut$memory\datapath.rf.regs$wrmux[19][2][0]$y$2777[29].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$79877$lut$memory\datapath.rf.regs$wrmux[19][2][0]$y$2777[29].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$79877$lut$memory\datapath.rf.regs$wrmux[19][2][0]$y$2777[29].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$79877$lut$memory\datapath.rf.regs$wrmux[17][2][0]$y$2749[29].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$79877$lut$memory\datapath.rf.regs$wrmux[17][2][0]$y$2749[29].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$79877$lut$memory\datapath.rf.regs$wrmux[31][2][0]$y$2953[29].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$79877$lut$memory\datapath.rf.regs$wrmux[31][2][0]$y$2953[29].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$79877$lut$memory\datapath.rf.regs$wrmux[31][2][0]$y$2953[29].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$79877$lut$memory\datapath.rf.regs$wrmux[30][2][0]$y$2939[29].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$79877$lut$memory\datapath.rf.regs$wrmux[30][2][0]$y$2939[29].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$79877$lut$memory\datapath.rf.regs$wrmux[30][2][0]$y$2939[29].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$79877$lut$memory\datapath.rf.regs$wrmux[14][2][0]$y$2699[29].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$79877$lut$memory\datapath.rf.regs$wrmux[14][2][0]$y$2699[29].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$79877$lut$memory\datapath.rf.regs$wrmux[14][2][0]$y$2699[29].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$79877$lut$memory\datapath.rf.regs$wrmux[24][2][0]$y$2853[29].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$79877$lut$memory\datapath.rf.regs$wrmux[24][2][0]$y$2853[29].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$79877$lut$memory\datapath.rf.regs$wrmux[24][2][0]$y$2853[29].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$79877$lut$memory\datapath.rf.regs$wrmux[18][2][0]$y$2763[29].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$79877$lut$memory\datapath.rf.regs$wrmux[18][2][0]$y$2763[29].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$79877$lut$memory\datapath.rf.regs$wrmux[18][2][0]$y$2763[29].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$79877$lut$memory\datapath.rf.regs$wrmux[23][2][0]$y$2835[27].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$79877$lut$memory\datapath.rf.regs$wrmux[23][2][0]$y$2835[27].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$79877$lut$memory\datapath.rf.regs$wrmux[23][2][0]$y$2835[27].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 2)
  Optimizing lut $abc$79877$lut$memory\datapath.rf.regs$wrmux[23][2][0]$y$2835[27].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 2)
  Optimizing lut $abc$79877$lut$memory\datapath.rf.regs$wrmux[23][2][0]$y$2835[27].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 3)
  Optimizing lut $abc$79877$lut$memory\datapath.rf.regs$wrmux[11][2][0]$y$2655[27].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$79877$lut$memory\datapath.rf.regs$wrmux[11][2][0]$y$2655[27].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$79877$lut$memory\datapath.rf.regs$wrmux[11][2][0]$y$2655[27].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$79877$lut$memory\datapath.rf.regs$wrmux[11][2][0]$y$2655[27].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 2)
  Optimizing lut $abc$79877$lut$memory\datapath.rf.regs$wrmux[11][2][0]$y$2655[27].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 2)
  Optimizing lut $abc$79877$lut$memory\datapath.rf.regs$wrmux[11][2][0]$y$2655[27].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 3)
  Optimizing lut $abc$79877$lut$memory\datapath.rf.regs$wrmux[24][2][0]$y$2853[27].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$79877$lut$memory\datapath.rf.regs$wrmux[24][2][0]$y$2853[27].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$79877$lut$memory\datapath.rf.regs$wrmux[24][2][0]$y$2853[27].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$79877$lut$memory\datapath.rf.regs$wrmux[24][2][0]$y$2853[27].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 2)
  Optimizing lut $abc$79877$lut$memory\datapath.rf.regs$wrmux[24][2][0]$y$2853[27].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 2)
  Optimizing lut $abc$79877$lut$memory\datapath.rf.regs$wrmux[24][2][0]$y$2853[27].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 3)
  Optimizing lut $abc$79877$lut$memory\datapath.rf.regs$wrmux[12][2][0]$y$2671[27].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$79877$lut$memory\datapath.rf.regs$wrmux[12][2][0]$y$2671[27].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$79877$lut$memory\datapath.rf.regs$wrmux[12][2][0]$y$2671[27].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$79877$lut$memory\datapath.rf.regs$wrmux[12][2][0]$y$2671[27].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 2)
  Optimizing lut $abc$79877$lut$memory\datapath.rf.regs$wrmux[12][2][0]$y$2671[27].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 2)
  Optimizing lut $abc$79877$lut$memory\datapath.rf.regs$wrmux[12][2][0]$y$2671[27].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 3)
  Optimizing lut $abc$79877$lut$memory\datapath.rf.regs$wrmux[26][2][0]$y$2881[27].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$79877$lut$memory\datapath.rf.regs$wrmux[26][2][0]$y$2881[27].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$79877$lut$memory\datapath.rf.regs$wrmux[26][2][0]$y$2881[27].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$79877$lut$memory\datapath.rf.regs$wrmux[26][2][0]$y$2881[27].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 2)
  Optimizing lut $abc$79877$lut$memory\datapath.rf.regs$wrmux[26][2][0]$y$2881[27].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 2)
  Optimizing lut $abc$79877$lut$memory\datapath.rf.regs$wrmux[26][2][0]$y$2881[27].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 3)
  Optimizing lut $abc$79877$lut$memory\datapath.rf.regs$wrmux[5][2][0]$y$2565[27].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$79877$lut$memory\datapath.rf.regs$wrmux[5][2][0]$y$2565[27].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$79877$lut$memory\datapath.rf.regs$wrmux[5][2][0]$y$2565[27].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$79877$lut$memory\datapath.rf.regs$wrmux[5][2][0]$y$2565[27].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 2)
  Optimizing lut $abc$79877$lut$memory\datapath.rf.regs$wrmux[5][2][0]$y$2565[27].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 2)
  Optimizing lut $abc$79877$lut$memory\datapath.rf.regs$wrmux[5][2][0]$y$2565[27].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 3)
  Optimizing lut $abc$79877$lut$memory\datapath.rf.regs$wrmux[3][2][0]$y$2533[27].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$79877$lut$memory\datapath.rf.regs$wrmux[3][2][0]$y$2533[27].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$79877$lut$memory\datapath.rf.regs$wrmux[3][2][0]$y$2533[27].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$79877$lut$memory\datapath.rf.regs$wrmux[3][2][0]$y$2533[27].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 2)
  Optimizing lut $abc$79877$lut$memory\datapath.rf.regs$wrmux[3][2][0]$y$2533[27].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 2)
  Optimizing lut $abc$79877$lut$memory\datapath.rf.regs$wrmux[3][2][0]$y$2533[27].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 3)
  Optimizing lut $abc$79877$lut$memory\datapath.rf.regs$wrmux[10][2][0]$y$2641[27].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$79877$lut$memory\datapath.rf.regs$wrmux[10][2][0]$y$2641[27].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$79877$lut$memory\datapath.rf.regs$wrmux[10][2][0]$y$2641[27].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$79877$lut$memory\datapath.rf.regs$wrmux[10][2][0]$y$2641[27].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 2)
  Optimizing lut $abc$79877$lut$memory\datapath.rf.regs$wrmux[10][2][0]$y$2641[27].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 2)
  Optimizing lut $abc$79877$lut$memory\datapath.rf.regs$wrmux[10][2][0]$y$2641[27].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 3)
  Optimizing lut $abc$79877$lut$memory\datapath.rf.regs$wrmux[15][2][0]$y$2713[27].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$79877$lut$memory\datapath.rf.regs$wrmux[15][2][0]$y$2713[27].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$79877$lut$memory\datapath.rf.regs$wrmux[15][2][0]$y$2713[27].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$79877$lut$memory\datapath.rf.regs$wrmux[15][2][0]$y$2713[27].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 2)
  Optimizing lut $abc$79877$lut$memory\datapath.rf.regs$wrmux[15][2][0]$y$2713[27].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 2)
  Optimizing lut $abc$79877$lut$memory\datapath.rf.regs$wrmux[15][2][0]$y$2713[27].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 3)
  Optimizing lut $abc$79877$lut$memory\datapath.rf.regs$wrmux[7][2][0]$y$2593[27].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$79877$lut$memory\datapath.rf.regs$wrmux[7][2][0]$y$2593[27].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$79877$lut$memory\datapath.rf.regs$wrmux[7][2][0]$y$2593[27].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$79877$lut$memory\datapath.rf.regs$wrmux[7][2][0]$y$2593[27].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 2)
  Optimizing lut $abc$79877$lut$memory\datapath.rf.regs$wrmux[7][2][0]$y$2593[27].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 2)
  Optimizing lut $abc$79877$lut$memory\datapath.rf.regs$wrmux[7][2][0]$y$2593[27].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 3)
  Optimizing lut $abc$79877$lut$memory\datapath.rf.regs$wrmux[4][2][0]$y$2551[27].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$79877$lut$memory\datapath.rf.regs$wrmux[4][2][0]$y$2551[27].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$79877$lut$memory\datapath.rf.regs$wrmux[4][2][0]$y$2551[27].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$79877$lut$memory\datapath.rf.regs$wrmux[4][2][0]$y$2551[27].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 2)
  Optimizing lut $abc$79877$lut$memory\datapath.rf.regs$wrmux[4][2][0]$y$2551[27].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 2)
  Optimizing lut $abc$79877$lut$memory\datapath.rf.regs$wrmux[4][2][0]$y$2551[27].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 3)
  Optimizing lut $abc$79877$lut$memory\datapath.rf.regs$wrmux[1][2][0]$y$2499[27].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$79877$lut$memory\datapath.rf.regs$wrmux[1][2][0]$y$2499[27].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$79877$lut$memory\datapath.rf.regs$wrmux[1][2][0]$y$2499[27].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$79877$lut$memory\datapath.rf.regs$wrmux[1][2][0]$y$2499[27].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 2)
  Optimizing lut $abc$79877$lut$memory\datapath.rf.regs$wrmux[1][2][0]$y$2499[27].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 2)
  Optimizing lut $abc$79877$lut$memory\datapath.rf.regs$wrmux[1][2][0]$y$2499[27].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 3)
  Optimizing lut $abc$79877$lut$memory\datapath.rf.regs$wrmux[21][2][0]$y$2807[27].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$79877$lut$memory\datapath.rf.regs$wrmux[21][2][0]$y$2807[27].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$79877$lut$memory\datapath.rf.regs$wrmux[21][2][0]$y$2807[27].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$79877$lut$memory\datapath.rf.regs$wrmux[21][2][0]$y$2807[27].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 2)
  Optimizing lut $abc$79877$lut$memory\datapath.rf.regs$wrmux[21][2][0]$y$2807[27].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 2)
  Optimizing lut $abc$79877$lut$memory\datapath.rf.regs$wrmux[21][2][0]$y$2807[27].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 3)
  Optimizing lut $abc$79877$lut$memory\datapath.rf.regs$wrmux[14][2][0]$y$2699[27].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$79877$lut$memory\datapath.rf.regs$wrmux[14][2][0]$y$2699[27].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$79877$lut$memory\datapath.rf.regs$wrmux[14][2][0]$y$2699[27].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$79877$lut$memory\datapath.rf.regs$wrmux[14][2][0]$y$2699[27].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 2)
  Optimizing lut $abc$79877$lut$memory\datapath.rf.regs$wrmux[14][2][0]$y$2699[27].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 2)
  Optimizing lut $abc$79877$lut$memory\datapath.rf.regs$wrmux[14][2][0]$y$2699[27].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 3)
  Optimizing lut $abc$79877$lut$aiger79876$10364.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$79930.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$79941.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$79941.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$79877$lut$aiger79876$11162.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$79877$lut$aiger79876$11390.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$79877$lut$aiger79876$11548.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$79877$lut$aiger79876$11548.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $abc$79877$lut$aiger79876$11548.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 2)
  Optimizing lut $abc$79877$lut$aiger79876$11548.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 2)
  Optimizing lut $abc$79877$lut$aiger79876$11548.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$79877$lut$memory\datapath.rf.regs$wrmux[2][2][0]$y$2517[27].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$79877$lut$memory\datapath.rf.regs$wrmux[2][2][0]$y$2517[27].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$79877$lut$memory\datapath.rf.regs$wrmux[2][2][0]$y$2517[27].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 2)
  Optimizing lut $abc$79877$lut$memory\datapath.rf.regs$wrmux[2][2][0]$y$2517[27].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 2)
  Optimizing lut $abc$79877$lut$memory\datapath.rf.regs$wrmux[2][2][0]$y$2517[27].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 3)
  Optimizing lut $abc$79877$lut$memory\datapath.rf.regs$wrmux[17][2][0]$y$2749[27].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$79877$lut$memory\datapath.rf.regs$wrmux[17][2][0]$y$2749[27].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$79877$lut$memory\datapath.rf.regs$wrmux[17][2][0]$y$2749[27].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$79877$lut$memory\datapath.rf.regs$wrmux[17][2][0]$y$2749[27].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 2)
  Optimizing lut $abc$79877$lut$memory\datapath.rf.regs$wrmux[17][2][0]$y$2749[27].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 2)
  Optimizing lut $abc$79877$lut$memory\datapath.rf.regs$wrmux[17][2][0]$y$2749[27].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 3)
  Optimizing lut $abc$79877$lut$memory\datapath.rf.regs$wrmux[6][2][0]$y$2579[27].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$79877$lut$memory\datapath.rf.regs$wrmux[6][2][0]$y$2579[27].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$79877$lut$memory\datapath.rf.regs$wrmux[6][2][0]$y$2579[27].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$79877$lut$memory\datapath.rf.regs$wrmux[6][2][0]$y$2579[27].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 2)
  Optimizing lut $abc$79877$lut$memory\datapath.rf.regs$wrmux[6][2][0]$y$2579[27].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 2)
  Optimizing lut $abc$79877$lut$memory\datapath.rf.regs$wrmux[6][2][0]$y$2579[27].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 3)
  Optimizing lut $abc$79877$lut$memory\datapath.rf.regs$wrmux[8][2][0]$y$2613[27].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$79877$lut$memory\datapath.rf.regs$wrmux[8][2][0]$y$2613[27].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$79877$lut$memory\datapath.rf.regs$wrmux[8][2][0]$y$2613[27].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$79877$lut$memory\datapath.rf.regs$wrmux[8][2][0]$y$2613[27].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 2)
  Optimizing lut $abc$79877$lut$memory\datapath.rf.regs$wrmux[8][2][0]$y$2613[27].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 2)
  Optimizing lut $abc$79877$lut$memory\datapath.rf.regs$wrmux[8][2][0]$y$2613[27].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 3)
  Optimizing lut $abc$79877$lut$memory\datapath.rf.regs$wrmux[13][2][0]$y$2685[27].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$79877$lut$memory\datapath.rf.regs$wrmux[13][2][0]$y$2685[27].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$79877$lut$memory\datapath.rf.regs$wrmux[13][2][0]$y$2685[27].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$79877$lut$memory\datapath.rf.regs$wrmux[13][2][0]$y$2685[27].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 2)
  Optimizing lut $abc$79877$lut$memory\datapath.rf.regs$wrmux[13][2][0]$y$2685[27].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 2)
  Optimizing lut $abc$79877$lut$memory\datapath.rf.regs$wrmux[13][2][0]$y$2685[27].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 3)
  Optimizing lut $abc$79877$lut$memory\datapath.rf.regs$wrmux[31][2][0]$y$2953[27].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$79877$lut$memory\datapath.rf.regs$wrmux[31][2][0]$y$2953[27].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$79877$lut$memory\datapath.rf.regs$wrmux[31][2][0]$y$2953[27].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$79877$lut$memory\datapath.rf.regs$wrmux[31][2][0]$y$2953[27].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 2)
  Optimizing lut $abc$79877$lut$memory\datapath.rf.regs$wrmux[31][2][0]$y$2953[27].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 2)
  Optimizing lut $abc$79877$lut$memory\datapath.rf.regs$wrmux[31][2][0]$y$2953[27].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 3)
  Optimizing lut $abc$79877$lut$memory\datapath.rf.regs$wrmux[25][2][0]$y$2867[27].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$79877$lut$memory\datapath.rf.regs$wrmux[25][2][0]$y$2867[27].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$79877$lut$memory\datapath.rf.regs$wrmux[25][2][0]$y$2867[27].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$79877$lut$memory\datapath.rf.regs$wrmux[25][2][0]$y$2867[27].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 2)
  Optimizing lut $abc$79877$lut$memory\datapath.rf.regs$wrmux[25][2][0]$y$2867[27].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 2)
  Optimizing lut $abc$79877$lut$memory\datapath.rf.regs$wrmux[25][2][0]$y$2867[27].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 3)
  Optimizing lut $abc$79877$lut$memory\datapath.rf.regs$wrmux[27][2][0]$y$2895[27].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$79877$lut$memory\datapath.rf.regs$wrmux[27][2][0]$y$2895[27].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$79877$lut$memory\datapath.rf.regs$wrmux[27][2][0]$y$2895[27].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$79877$lut$memory\datapath.rf.regs$wrmux[27][2][0]$y$2895[27].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 2)
  Optimizing lut $abc$79877$lut$memory\datapath.rf.regs$wrmux[27][2][0]$y$2895[27].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 2)
  Optimizing lut $abc$79877$lut$memory\datapath.rf.regs$wrmux[27][2][0]$y$2895[27].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 3)
  Optimizing lut $abc$79877$lut$memory\datapath.rf.regs$wrmux[28][2][0]$y$2911[27].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$79877$lut$memory\datapath.rf.regs$wrmux[28][2][0]$y$2911[27].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$79877$lut$memory\datapath.rf.regs$wrmux[28][2][0]$y$2911[27].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$79877$lut$memory\datapath.rf.regs$wrmux[28][2][0]$y$2911[27].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 2)
  Optimizing lut $abc$79877$lut$memory\datapath.rf.regs$wrmux[28][2][0]$y$2911[27].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 2)
  Optimizing lut $abc$79877$lut$memory\datapath.rf.regs$wrmux[28][2][0]$y$2911[27].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 3)
  Optimizing lut $abc$79877$lut$memory\datapath.rf.regs$wrmux[18][2][0]$y$2763[27].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$79877$lut$memory\datapath.rf.regs$wrmux[18][2][0]$y$2763[27].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$79877$lut$memory\datapath.rf.regs$wrmux[18][2][0]$y$2763[27].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$79877$lut$memory\datapath.rf.regs$wrmux[18][2][0]$y$2763[27].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 2)
  Optimizing lut $abc$79877$lut$memory\datapath.rf.regs$wrmux[18][2][0]$y$2763[27].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 2)
  Optimizing lut $abc$79877$lut$memory\datapath.rf.regs$wrmux[18][2][0]$y$2763[27].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 3)
  Optimizing lut $abc$79877$lut$memory\datapath.rf.regs$wrmux[30][2][0]$y$2939[27].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$79877$lut$memory\datapath.rf.regs$wrmux[30][2][0]$y$2939[27].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$79877$lut$memory\datapath.rf.regs$wrmux[30][2][0]$y$2939[27].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$79877$lut$memory\datapath.rf.regs$wrmux[30][2][0]$y$2939[27].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 2)
  Optimizing lut $abc$79877$lut$memory\datapath.rf.regs$wrmux[30][2][0]$y$2939[27].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 2)
  Optimizing lut $abc$79877$lut$memory\datapath.rf.regs$wrmux[30][2][0]$y$2939[27].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 3)
  Optimizing lut $abc$79877$lut$memory\datapath.rf.regs$wrmux[19][2][0]$y$2777[27].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$79877$lut$memory\datapath.rf.regs$wrmux[19][2][0]$y$2777[27].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$79877$lut$memory\datapath.rf.regs$wrmux[19][2][0]$y$2777[27].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$79877$lut$memory\datapath.rf.regs$wrmux[19][2][0]$y$2777[27].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 2)
  Optimizing lut $abc$79877$lut$memory\datapath.rf.regs$wrmux[19][2][0]$y$2777[27].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 2)
  Optimizing lut $abc$79877$lut$memory\datapath.rf.regs$wrmux[19][2][0]$y$2777[27].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 3)
  Optimizing lut $abc$79877$lut$memory\datapath.rf.regs$wrmux[29][2][0]$y$2925[27].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$79877$lut$memory\datapath.rf.regs$wrmux[29][2][0]$y$2925[27].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$79877$lut$memory\datapath.rf.regs$wrmux[29][2][0]$y$2925[27].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$79877$lut$memory\datapath.rf.regs$wrmux[29][2][0]$y$2925[27].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 2)
  Optimizing lut $abc$79877$lut$memory\datapath.rf.regs$wrmux[29][2][0]$y$2925[27].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 2)
  Optimizing lut $abc$79877$lut$memory\datapath.rf.regs$wrmux[29][2][0]$y$2925[27].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 3)
  Optimizing lut $abc$79877$lut$memory\datapath.rf.regs$wrmux[9][2][0]$y$2627[27].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$79877$lut$memory\datapath.rf.regs$wrmux[9][2][0]$y$2627[27].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$79877$lut$memory\datapath.rf.regs$wrmux[9][2][0]$y$2627[27].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$79877$lut$memory\datapath.rf.regs$wrmux[9][2][0]$y$2627[27].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 2)
  Optimizing lut $abc$79877$lut$memory\datapath.rf.regs$wrmux[9][2][0]$y$2627[27].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 2)
  Optimizing lut $abc$79877$lut$memory\datapath.rf.regs$wrmux[9][2][0]$y$2627[27].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 3)
  Optimizing lut $abc$79877$lut$memory\datapath.rf.regs$wrmux[22][2][0]$y$2821[27].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$79877$lut$memory\datapath.rf.regs$wrmux[22][2][0]$y$2821[27].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$79877$lut$memory\datapath.rf.regs$wrmux[22][2][0]$y$2821[27].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$79877$lut$memory\datapath.rf.regs$wrmux[22][2][0]$y$2821[27].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 2)
  Optimizing lut $abc$79877$lut$memory\datapath.rf.regs$wrmux[22][2][0]$y$2821[27].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 2)
  Optimizing lut $abc$79877$lut$memory\datapath.rf.regs$wrmux[22][2][0]$y$2821[27].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 3)
  Optimizing lut $abc$79877$lut$memory\datapath.rf.regs$wrmux[20][2][0]$y$2793[27].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$79877$lut$memory\datapath.rf.regs$wrmux[20][2][0]$y$2793[27].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$79877$lut$memory\datapath.rf.regs$wrmux[20][2][0]$y$2793[27].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 2)
  Optimizing lut $abc$79877$lut$memory\datapath.rf.regs$wrmux[20][2][0]$y$2793[27].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 2)
  Optimizing lut $abc$79877$lut$memory\datapath.rf.regs$wrmux[20][2][0]$y$2793[27].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 3)
  Optimizing lut $abc$79877$lut$memory\datapath.rf.regs$wrmux[16][2][0]$y$2735[27].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$79877$lut$memory\datapath.rf.regs$wrmux[16][2][0]$y$2735[27].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$79877$lut$memory\datapath.rf.regs$wrmux[16][2][0]$y$2735[27].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$79877$lut$memory\datapath.rf.regs$wrmux[16][2][0]$y$2735[27].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 2)
  Optimizing lut $abc$79877$lut$memory\datapath.rf.regs$wrmux[16][2][0]$y$2735[27].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 2)
  Optimizing lut $abc$79877$lut$memory\datapath.rf.regs$wrmux[16][2][0]$y$2735[27].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 3)
  Optimizing lut $abc$79877$lut$aiger79876$12800.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$79877$lut$aiger79876$12876.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$79877$lut$memory\datapath.rf.regs$wrmux[28][2][0]$y$2911[29].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$79877$lut$memory\datapath.rf.regs$wrmux[28][2][0]$y$2911[29].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$79877$lut$memory\datapath.rf.regs$wrmux[23][2][0]$y$2835[29].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$79877$lut$memory\datapath.rf.regs$wrmux[23][2][0]$y$2835[29].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$79877$lut$memory\datapath.rf.regs$wrmux[23][2][0]$y$2835[29].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$79877$lut$memory\datapath.rf.regs$wrmux[27][2][0]$y$2895[29].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$79877$lut$memory\datapath.rf.regs$wrmux[27][2][0]$y$2895[29].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$79877$lut$memory\datapath.rf.regs$wrmux[8][2][0]$y$2613[29].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$79877$lut$memory\datapath.rf.regs$wrmux[8][2][0]$y$2613[29].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$79877$lut$memory\datapath.rf.regs$wrmux[5][2][0]$y$2565[29].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$79877$lut$memory\datapath.rf.regs$wrmux[5][2][0]$y$2565[29].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$79877$lut$memory\datapath.rf.regs$wrmux[5][2][0]$y$2565[29].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$79877$lut$memory\datapath.rf.regs$wrmux[20][2][0]$y$2793[29].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$79877$lut$memory\datapath.rf.regs$wrmux[20][2][0]$y$2793[29].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$79877$lut$memory\datapath.rf.regs$wrmux[11][2][0]$y$2655[29].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$79877$lut$memory\datapath.rf.regs$wrmux[11][2][0]$y$2655[29].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$79877$lut$memory\datapath.rf.regs$wrmux[11][2][0]$y$2655[29].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$79877$lut$memory\datapath.rf.regs$wrmux[26][2][0]$y$2881[29].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$79877$lut$memory\datapath.rf.regs$wrmux[26][2][0]$y$2881[29].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$79877$lut$memory\datapath.rf.regs$wrmux[26][2][0]$y$2881[29].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$79877$lut$memory\datapath.rf.regs$wrmux[4][2][0]$y$2551[29].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$79877$lut$memory\datapath.rf.regs$wrmux[4][2][0]$y$2551[29].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$79877$lut$memory\datapath.rf.regs$wrmux[4][2][0]$y$2551[29].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$79877$lut$memory\datapath.rf.regs$wrmux[29][2][0]$y$2925[29].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$79877$lut$memory\datapath.rf.regs$wrmux[29][2][0]$y$2925[29].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$79877$lut$memory\datapath.rf.regs$wrmux[29][2][0]$y$2925[29].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$79877$lut$memory\datapath.rf.regs$wrmux[1][2][0]$y$2499[29].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$79877$lut$memory\datapath.rf.regs$wrmux[1][2][0]$y$2499[29].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$79877$lut$memory\datapath.rf.regs$wrmux[1][2][0]$y$2499[29].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$79877$lut$memory\datapath.rf.regs$wrmux[3][2][0]$y$2533[29].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$79877$lut$memory\datapath.rf.regs$wrmux[3][2][0]$y$2533[29].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$79877$lut$memory\datapath.rf.regs$wrmux[22][2][0]$y$2821[29].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$79877$lut$memory\datapath.rf.regs$wrmux[22][2][0]$y$2821[29].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$79877$lut$memory\datapath.rf.regs$wrmux[22][2][0]$y$2821[29].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$79877$lut$memory\datapath.rf.regs$wrmux[21][2][0]$y$2807[29].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$79877$lut$memory\datapath.rf.regs$wrmux[21][2][0]$y$2807[29].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$79877$lut$memory\datapath.rf.regs$wrmux[15][2][0]$y$2713[29].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$79877$lut$memory\datapath.rf.regs$wrmux[15][2][0]$y$2713[29].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$79877$lut$memory\datapath.rf.regs$wrmux[15][2][0]$y$2713[29].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$79877$lut$memory\datapath.rf.regs$wrmux[2][2][0]$y$2517[29].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$79877$lut$memory\datapath.rf.regs$wrmux[2][2][0]$y$2517[29].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$79877$lut$memory\datapath.rf.regs$wrmux[13][2][0]$y$2685[29].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$79877$lut$memory\datapath.rf.regs$wrmux[13][2][0]$y$2685[29].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$79877$lut$memory\datapath.rf.regs$wrmux[7][2][0]$y$2593[29].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$79877$lut$memory\datapath.rf.regs$wrmux[7][2][0]$y$2593[29].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$79877$lut$memory\datapath.rf.regs$wrmux[7][2][0]$y$2593[29].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$79877$lut$memory\datapath.rf.regs$wrmux[25][2][0]$y$2867[29].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$79877$lut$memory\datapath.rf.regs$wrmux[25][2][0]$y$2867[29].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$79877$lut$aiger79876$13007.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$79877$lut$aiger79876$13007.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$79877$lut$aiger79876$13007.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $abc$79877$lut$aiger79876$13007.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$79877$lut$aiger79876$13007.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$79877$lut$aiger79876$13227.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$79877$lut$aiger79876$13227.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 3)
  Optimizing lut $abc$79877$lut$aiger79876$13227.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$79877$lut$aiger79876$13227.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 3)
  Optimizing lut $abc$79877$lut$aiger79876$13227.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$79877$lut$aiger79876$13451.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$79877$lut$aiger79876$13451.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 3)
  Optimizing lut $abc$79877$lut$aiger79876$13451.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $abc$79877$lut$aiger79876$13451.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$79877$lut$aiger79876$13451.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$79877$lut$aiger79876$12044.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$79877$lut$aiger79876$12044.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$79877$lut$aiger79876$12044.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$79877$lut$aiger79876$12044.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$79877$lut$aiger79876$12044.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$79877$lut$aiger79876$12044.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$79877$lut$aiger79876$12038.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$79877$lut$aiger79876$10869.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 2)
  Optimizing lut $abc$79877$lut$aiger79876$10355.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 2)
  Optimizing lut $abc$79877$lut$aiger79876$10355.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$79877$lut$aiger79876$10355.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 3)
  Optimizing lut $abc$79877$lut$aiger79876$10355.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$79877$lut$aiger79876$10355.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$79877$lut$aiger79876$9970.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$79877$lut$aiger79876$9970.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$79877$lut$aiger79876$9970.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$79877$lut$aiger79876$13440.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 2)
  Optimizing lut $abc$79877$lut$aiger79876$3273.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$79877$lut$aiger79876$13398.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 2)
  Optimizing lut $abc$79877$lut$aiger79876$13398.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 2)
  Optimizing lut $abc$79877$lut$aiger79876$13398.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 3)
  Optimizing lut $abc$79877$lut$aiger79876$13398.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $abc$79877$lut$aiger79876$13398.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 2)
  Optimizing lut $abc$79877$lut$aiger79876$13398.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 2)
  Optimizing lut $abc$79877$lut$aiger79876$12862.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$79877$lut$aiger79876$12862.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$79877$lut$aiger79876$12862.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$79877$lut$aiger79876$12862.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$79877$lut$aiger79876$12862.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$79877$lut$aiger79876$12156.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$79877$lut$aiger79876$12156.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 3)
  Optimizing lut $abc$79877$lut$aiger79876$12156.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 3)
  Optimizing lut $abc$79877$lut$aiger79876$11688.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$79877$lut$aiger79876$11688.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$79877$lut$aiger79876$11688.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$79877$lut$aiger79876$11688.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 3)
  Optimizing lut $abc$79877$lut$aiger79876$11688.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$79877$lut$aiger79876$11094.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $abc$79877$lut$aiger79876$11094.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 3)
  Optimizing lut $abc$79877$lut$aiger79876$11094.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 3)
  Optimizing lut $abc$79877$lut$aiger79876$9871.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$79877$lut$aiger79876$9871.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 2)
  Optimizing lut $abc$79877$lut$aiger79876$9871.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 2)
  Optimizing lut $abc$79877$lut$aiger79876$9871.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 2)
  Optimizing lut $abc$79877$lut$aiger79876$9871.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 2)
  Optimizing lut $abc$79877$lut$aiger79876$9871.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 2)
  Optimizing lut $abc$79877$lut$aiger79876$9396.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$79877$lut$aiger79876$9396.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 2)
  Optimizing lut $abc$79877$lut$aiger79876$9396.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 2)
  Optimizing lut $abc$79877$lut$aiger79876$9396.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 2)
  Optimizing lut $abc$79877$lut$aiger79876$9396.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 2)
  Optimizing lut $abc$79877$lut$aiger79876$9396.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 2)
  Optimizing lut $abc$79877$lut$aiger79876$8951.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$79877$lut$aiger79876$8951.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $abc$79877$lut$aiger79876$8951.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 3)
  Optimizing lut $abc$79877$lut$aiger79876$8951.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 3)
  Optimizing lut $abc$79877$lut$aiger79876$1985.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$79877$lut$aiger79876$13392.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$79877$lut$aiger79876$13392.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$79877$lut$aiger79876$13392.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 3)
  Optimizing lut $abc$79877$lut$aiger79876$13392.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$79877$lut$aiger79876$13392.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$79877$lut$aiger79876$13392.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$79877$lut$aiger79876$12849.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$79877$lut$aiger79876$12849.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$79877$lut$aiger79876$12849.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 3)
  Optimizing lut $abc$79877$lut$aiger79876$12849.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$79877$lut$aiger79876$12849.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$79877$lut$aiger79876$12849.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$79877$lut$aiger79876$12138.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$79877$lut$aiger79876$12138.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$79877$lut$aiger79876$12138.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 3)
  Optimizing lut $abc$79877$lut$aiger79876$12138.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$79877$lut$aiger79876$12138.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$79877$lut$aiger79876$12138.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$79877$lut$aiger79876$11671.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$79877$lut$aiger79876$11671.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$79877$lut$aiger79876$11671.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 3)
  Optimizing lut $abc$79877$lut$aiger79876$11671.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$79877$lut$aiger79876$11671.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$79877$lut$aiger79876$11671.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$79877$lut$aiger79876$11178.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$79877$lut$aiger79876$11178.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$79877$lut$aiger79876$11178.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 3)
  Optimizing lut $abc$79877$lut$aiger79876$11178.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $abc$79877$lut$aiger79876$11178.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$79877$lut$aiger79876$11178.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$79877$lut$aiger79876$10706.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$79877$lut$aiger79876$10706.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$79877$lut$aiger79876$10706.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 3)
  Optimizing lut $abc$79877$lut$aiger79876$10706.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 3)
  Optimizing lut $abc$79877$lut$aiger79876$10706.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$79877$lut$aiger79876$10706.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$79877$lut$aiger79876$9683.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$79877$lut$aiger79876$9683.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$79877$lut$aiger79876$9683.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$79877$lut$aiger79876$9683.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$79953.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$79953.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $abc$79877$lut$aiger79876$4893.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$79877$lut$aiger79876$4802.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$79877$lut$aiger79876$4703.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$79877$lut$aiger79876$4613.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$79877$lut$aiger79876$1755.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$79877$lut$aiger79876$1571.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$79877$lut$aiger79876$1571.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$79877$lut$aiger79876$1524.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$79877$lut$aiger79876$1520.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$79877$lut$aiger79876$1520.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$79877$lut$aiger79876$13018.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$79877$lut$aiger79876$10150.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$79877$lut$aiger79876$10189.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$79877$lut$aiger79876$10216.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$79877$lut$aiger79876$13242.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$79877$lut$aiger79876$10355.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$79877$lut$aiger79876$10372.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$79877$lut$aiger79876$10355.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$79877$lut$aiger79876$10511.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$79877$lut$aiger79876$10532.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$79877$lut$aiger79876$10562.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$79877$lut$aiger79876$10690.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$79877$lut$aiger79876$10694.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$79877$lut$aiger79876$10869.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$79877$lut$aiger79876$10877.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$79877$lut$aiger79876$10887.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$79877$lut$aiger79876$10891.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$79877$lut$aiger79876$10911.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$79877$lut$aiger79876$11039.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$79877$lut$aiger79876$13440.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$79877$lut$aiger79876$10869.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$79877$lut$aiger79876$11050.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$79877$lut$aiger79876$11059.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$79877$lut$aiger79876$11069.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$79877$lut$aiger79876$11169.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$79877$lut$aiger79876$10706.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$79877$lut$aiger79876$11220.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$79877$lut$aiger79876$11367.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$79877$lut$aiger79876$11490.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$79877$lut$aiger79876$11354.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$79877$lut$aiger79876$11548.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$79877$lut$aiger79876$11633.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$79877$lut$aiger79876$11655.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$79877$lut$aiger79876$11659.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$79877$lut$aiger79876$11178.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$79877$lut$aiger79876$11688.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$79877$lut$aiger79876$11858.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$79877$lut$aiger79876$12017.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$79877$lut$aiger79876$12044.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$79877$lut$aiger79876$12056.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$79877$lut$aiger79876$11671.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$79877$lut$aiger79876$12216.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$79877$lut$aiger79876$12156.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$79877$lut$aiger79876$12168.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$79877$lut$aiger79876$12211.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$79877$lut$memory\datapath.rf.regs$wrmux[2][2][0]$y$2517[27].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$79877$lut$aiger79876$12348.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$79877$lut$aiger79876$12581.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$79877$lut$aiger79876$12382.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$79877$lut$aiger79876$12389.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$79877$lut$aiger79876$12562.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$79877$lut$aiger79876$12588.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$79877$lut$aiger79876$12550.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$79877$lut$aiger79876$12800.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$79877$lut$aiger79876$12856.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$79877$lut$aiger79876$12862.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$79877$lut$aiger79876$12876.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$79877$lut$aiger79876$13007.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$79877$lut$aiger79876$13039.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$79877$lut$aiger79876$13049.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$79877$lut$aiger79876$13235.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$79877$lut$aiger79876$12849.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$79877$lut$aiger79876$13227.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$79877$lut$aiger79876$13265.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$79877$lut$aiger79876$13276.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$79877$lut$aiger79876$13430.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$79877$lut$aiger79876$13451.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$79877$lut$aiger79876$13464.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$79877$lut$aiger79876$13576.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$79877$lut$aiger79876$1571.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$79877$lut$aiger79876$1520.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$79877$lut$aiger79876$1520.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$79877$lut$aiger79876$1985.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$79877$lut$aiger79876$1998.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$79877$lut$aiger79876$2324.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$79877$lut$aiger79876$2417.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$79929.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$79877$lut$aiger79876$2613.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$79877$lut$aiger79876$2474.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$79877$lut$aiger79876$12138.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$79877$lut$aiger79876$2756.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$79877$lut$aiger79876$2849.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$79877$lut$aiger79876$2992.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$79877$lut$aiger79876$3159.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$79877$lut$aiger79876$13398.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$79877$lut$aiger79876$3333.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$79877$lut$aiger79876$10171.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$79877$lut$aiger79876$4191.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$79877$lut$aiger79876$4377.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$79877$lut$aiger79876$4547.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$79877$lut$aiger79876$4682.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$79877$lut$aiger79876$4736.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$79877$lut$aiger79876$4872.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$79877$lut$aiger79876$12811.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$79877$lut$aiger79876$5129.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$79877$lut$memory\datapath.rf.regs$wrmux[20][2][0]$y$2793[27].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$79877$lut$aiger79876$5308.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$79877$lut$aiger79876$5385.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$79877$lut$aiger79876$12862.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$79877$lut$aiger79876$5467.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$79877$lut$aiger79876$5467.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$79877$lut$aiger79876$5512.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$79877$lut$aiger79876$5512.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$79877$lut$memory\datapath.rf.regs$wrmux[28][2][0]$y$2911[29].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$79877$lut$aiger79876$5560.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$79877$lut$aiger79876$5560.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$79877$lut$aiger79876$5590.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$79877$lut$aiger79876$5604.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$79877$lut$aiger79876$5604.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$79877$lut$aiger79876$5871.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$79877$lut$aiger79876$11688.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$79877$lut$aiger79876$5950.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$79877$lut$aiger79876$5995.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$79877$lut$aiger79876$6055.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$79877$lut$aiger79876$6087.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$79877$lut$aiger79876$6180.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$79877$lut$aiger79876$6264.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$79877$lut$aiger79876$6276.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$79877$lut$aiger79876$12156.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$79877$lut$aiger79876$6308.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$79877$lut$aiger79876$6308.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$79877$lut$aiger79876$6338.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$79877$lut$aiger79876$6352.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$79877$lut$aiger79876$6352.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$79877$lut$aiger79876$6427.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$79877$lut$aiger79876$6465.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$79877$lut$aiger79876$13392.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$79877$lut$aiger79876$6502.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$79877$lut$aiger79876$6502.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$79877$lut$aiger79876$6532.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$79877$lut$aiger79876$6546.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$79877$lut$aiger79876$6546.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$79877$lut$aiger79876$6624.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$79877$lut$aiger79876$6715.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$79877$lut$aiger79876$6787.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$79877$lut$aiger79876$6787.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$79877$lut$aiger79876$6831.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$79877$lut$aiger79876$6831.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$79877$lut$aiger79876$6880.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$79877$lut$aiger79876$6880.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$79877$lut$aiger79876$6925.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$79877$lut$aiger79876$6925.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$79877$lut$aiger79876$6973.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$79877$lut$aiger79876$6973.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$79877$lut$aiger79876$7018.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$79877$lut$aiger79876$7018.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$79877$lut$aiger79876$7045.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$79877$lut$aiger79876$7074.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$79877$lut$aiger79876$7074.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$79877$lut$aiger79876$7099.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$79877$lut$aiger79876$7119.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$79877$lut$aiger79876$7119.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$79877$lut$aiger79876$7167.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$79877$lut$aiger79876$7167.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$79877$lut$aiger79876$7197.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$79877$lut$aiger79876$7211.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$79877$lut$aiger79876$7211.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$79877$lut$aiger79876$7289.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$79877$lut$aiger79876$7321.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$79877$lut$aiger79876$7414.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$79877$lut$aiger79876$7448.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$79877$lut$aiger79876$7448.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$79877$lut$aiger79876$7473.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$79877$lut$aiger79876$7493.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$79877$lut$aiger79876$7493.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$79877$lut$aiger79876$7542.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$79877$lut$aiger79876$7542.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$79877$lut$aiger79876$7572.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$79877$lut$aiger79876$7586.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$79877$lut$aiger79876$7586.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$79877$lut$aiger79876$7696.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$79877$lut$aiger79876$13451.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$79877$lut$aiger79876$13039.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$79877$lut$aiger79876$7807.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$79877$lut$aiger79876$11342.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$79877$lut$aiger79876$12010.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$79877$lut$aiger79876$7874.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$79877$lut$aiger79876$7904.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$79877$lut$memory\datapath.rf.regs$wrmux[21][2][0]$y$2807[29].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$79877$lut$memory\datapath.rf.regs$wrmux[2][2][0]$y$2517[29].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$79877$lut$aiger79876$13476.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$79877$lut$memory\datapath.rf.regs$wrmux[3][2][0]$y$2533[29].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$79877$lut$memory\datapath.rf.regs$wrmux[8][2][0]$y$2613[29].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$79877$lut$memory\datapath.rf.regs$wrmux[27][2][0]$y$2895[29].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$79877$lut$memory\datapath.rf.regs$wrmux[13][2][0]$y$2685[29].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$79877$lut$memory\datapath.rf.regs$wrmux[20][2][0]$y$2793[29].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$79877$lut$memory\datapath.rf.regs$wrmux[25][2][0]$y$2867[29].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$79877$lut$aiger79876$8260.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$79877$lut$aiger79876$8287.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$79877$lut$aiger79876$8299.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$79877$lut$aiger79876$8310.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$79877$lut$aiger79876$8434.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$79877$lut$aiger79876$8621.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$79877$lut$aiger79876$8641.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$79877$lut$aiger79876$8647.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$79877$lut$aiger79876$8759.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$79877$lut$aiger79876$8810.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$79877$lut$aiger79876$8824.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$79877$lut$aiger79876$8835.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$79877$lut$aiger79876$8911.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$79877$lut$aiger79876$8957.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$79877$lut$aiger79876$8964.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$79877$lut$aiger79876$8979.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$79877$lut$aiger79876$8990.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$79877$lut$aiger79876$9066.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$79877$lut$aiger79876$9108.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$79877$lut$aiger79876$9127.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$79877$lut$aiger79876$9138.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$79877$lut$aiger79876$9212.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$79877$lut$aiger79876$9236.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$79877$lut$aiger79876$9281.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$79877$lut$aiger79876$9290.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$79877$lut$aiger79876$9341.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$79877$lut$aiger79876$9368.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$79877$lut$aiger79876$9415.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$79877$lut$aiger79876$9526.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$79877$lut$aiger79876$9701.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$79877$lut$aiger79876$9827.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$79877$lut$aiger79876$9850.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$79877$lut$aiger79876$9857.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$79877$lut$aiger79876$9970.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$79877$lut$aiger79876$9998.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$79877$lut$aiger79876$11548.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$79877$lut$memory\datapath.rf.regs$wrmux[10][2][0]$y$2641[26].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$79877$lut$memory\datapath.rf.regs$wrmux[10][2][0]$y$2641[27].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$79877$lut$aiger79876$13288.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$79877$lut$memory\datapath.rf.regs$wrmux[11][2][0]$y$2655[26].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$79877$lut$memory\datapath.rf.regs$wrmux[11][2][0]$y$2655[27].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$79877$lut$memory\datapath.rf.regs$wrmux[12][2][0]$y$2671[26].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$79877$lut$memory\datapath.rf.regs$wrmux[12][2][0]$y$2671[27].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$79877$lut$memory\datapath.rf.regs$wrmux[13][2][0]$y$2685[26].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$79877$lut$memory\datapath.rf.regs$wrmux[13][2][0]$y$2685[27].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$79877$lut$memory\datapath.rf.regs$wrmux[14][2][0]$y$2699[26].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$79877$lut$memory\datapath.rf.regs$wrmux[14][2][0]$y$2699[27].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$79877$lut$memory\datapath.rf.regs$wrmux[15][2][0]$y$2713[26].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$79877$lut$memory\datapath.rf.regs$wrmux[15][2][0]$y$2713[27].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$79877$lut$memory\datapath.rf.regs$wrmux[16][2][0]$y$2735[26].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$79877$lut$memory\datapath.rf.regs$wrmux[16][2][0]$y$2735[27].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$79877$lut$memory\datapath.rf.regs$wrmux[17][2][0]$y$2749[26].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$79877$lut$memory\datapath.rf.regs$wrmux[17][2][0]$y$2749[27].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$79877$lut$memory\datapath.rf.regs$wrmux[18][2][0]$y$2763[26].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$79877$lut$memory\datapath.rf.regs$wrmux[18][2][0]$y$2763[27].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$79877$lut$memory\datapath.rf.regs$wrmux[19][2][0]$y$2777[26].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$79877$lut$memory\datapath.rf.regs$wrmux[19][2][0]$y$2777[27].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$79877$lut$memory\datapath.rf.regs$wrmux[1][2][0]$y$2499[26].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$79877$lut$memory\datapath.rf.regs$wrmux[1][2][0]$y$2499[27].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$79877$lut$memory\datapath.rf.regs$wrmux[20][2][0]$y$2793[26].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$79877$lut$memory\datapath.rf.regs$wrmux[20][2][0]$y$2793[27].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$79877$lut$aiger79876$9894.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$79877$lut$memory\datapath.rf.regs$wrmux[21][2][0]$y$2807[26].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$79877$lut$memory\datapath.rf.regs$wrmux[21][2][0]$y$2807[27].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$79877$lut$memory\datapath.rf.regs$wrmux[22][2][0]$y$2821[26].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$79877$lut$memory\datapath.rf.regs$wrmux[22][2][0]$y$2821[27].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$79877$lut$memory\datapath.rf.regs$wrmux[23][2][0]$y$2835[26].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$79877$lut$memory\datapath.rf.regs$wrmux[23][2][0]$y$2835[27].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$79877$lut$memory\datapath.rf.regs$wrmux[24][2][0]$y$2853[26].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$79877$lut$memory\datapath.rf.regs$wrmux[24][2][0]$y$2853[27].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$79877$lut$memory\datapath.rf.regs$wrmux[25][2][0]$y$2867[26].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$79877$lut$memory\datapath.rf.regs$wrmux[25][2][0]$y$2867[27].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$79877$lut$aiger79876$11400.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$79877$lut$memory\datapath.rf.regs$wrmux[26][2][0]$y$2881[26].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$79877$lut$memory\datapath.rf.regs$wrmux[26][2][0]$y$2881[27].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$79877$lut$memory\datapath.rf.regs$wrmux[27][2][0]$y$2895[26].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$79877$lut$memory\datapath.rf.regs$wrmux[27][2][0]$y$2895[27].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$79877$lut$memory\datapath.rf.regs$wrmux[6][2][0]$y$2579[29].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$79877$lut$memory\datapath.rf.regs$wrmux[28][2][0]$y$2911[26].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$79877$lut$memory\datapath.rf.regs$wrmux[28][2][0]$y$2911[27].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$79877$lut$memory\datapath.rf.regs$wrmux[29][2][0]$y$2925[26].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$79877$lut$memory\datapath.rf.regs$wrmux[29][2][0]$y$2925[27].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$79877$lut$aiger79876$8683.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$79877$lut$memory\datapath.rf.regs$wrmux[2][2][0]$y$2517[26].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$79877$lut$memory\datapath.rf.regs$wrmux[2][2][0]$y$2517[27].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$79877$lut$memory\datapath.rf.regs$wrmux[30][2][0]$y$2939[26].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$79877$lut$memory\datapath.rf.regs$wrmux[30][2][0]$y$2939[27].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$79877$lut$memory\datapath.rf.regs$wrmux[31][2][0]$y$2953[26].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$79877$lut$memory\datapath.rf.regs$wrmux[31][2][0]$y$2953[27].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$79877$lut$memory\datapath.rf.regs$wrmux[3][2][0]$y$2533[26].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$79877$lut$memory\datapath.rf.regs$wrmux[3][2][0]$y$2533[27].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$79877$lut$memory\datapath.rf.regs$wrmux[4][2][0]$y$2551[26].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$79877$lut$memory\datapath.rf.regs$wrmux[4][2][0]$y$2551[27].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$79877$lut$memory\datapath.rf.regs$wrmux[23][2][0]$y$2835[27].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$79877$lut$memory\datapath.rf.regs$wrmux[5][2][0]$y$2565[26].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$79877$lut$memory\datapath.rf.regs$wrmux[5][2][0]$y$2565[27].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$79877$lut$memory\datapath.rf.regs$wrmux[6][2][0]$y$2579[26].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$79877$lut$memory\datapath.rf.regs$wrmux[6][2][0]$y$2579[27].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$79877$lut$aiger79876$10037.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$79877$lut$aiger79876$10572.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$79877$lut$memory\datapath.rf.regs$wrmux[7][2][0]$y$2593[26].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$79877$lut$memory\datapath.rf.regs$wrmux[7][2][0]$y$2593[27].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$79877$lut$aiger79876$12031.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$79877$lut$memory\datapath.rf.regs$wrmux[8][2][0]$y$2613[26].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$79877$lut$memory\datapath.rf.regs$wrmux[8][2][0]$y$2613[27].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$79877$lut$aiger79876$12839.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$79877$lut$memory\datapath.rf.regs$wrmux[9][2][0]$y$2627[26].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$79877$lut$memory\datapath.rf.regs$wrmux[9][2][0]$y$2627[27].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$79877$lut\datapath.branch_decision.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$79877$lut$memory\datapath.rf.regs$wrmux[17][2][0]$y$2749[29].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$79923.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$79926.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$79928.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$79932.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$79935.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$79936.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$79941.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$79943.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$79946.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$79947.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$79950.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$79951.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
Removed 0 unused cells and 8791 unused wires.

2.46. Executing AUTONAME pass.
Renamed 892820 objects in module SystemResourceCheck (363 iterations).
<suppressed ~10267 debug messages>

2.47. Executing HIERARCHY pass (managing design hierarchy).
Attribute `top' found on module `SystemResourceCheck'. Setting top module to SystemResourceCheck.

2.47.1. Analyzing design hierarchy..
Top module:  \SystemResourceCheck

2.47.2. Analyzing design hierarchy..
Top module:  \SystemResourceCheck
Removed 0 unused modules.

2.48. Printing statistics.

=== SystemResourceCheck ===

   Number of wires:               3899
   Number of wire bits:          11257
   Number of public wires:        3899
   Number of public wire bits:   11257
   Number of ports:                  3
   Number of port bits:             16
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               6871
     $scopeinfo                    139
     CCU2C                         110
     DP16KD                          1
     EHXPLLL                         1
     L6MUX21                       213
     LUT4                         4639
     PFUMX                         713
     TRELLIS_FF                   1055

2.49. Executing CHECK pass (checking for obvious problems).
Checking module SystemResourceCheck...
Found and reported 0 problems.

2.50. Executing JSON backend.

Warnings: 50 unique messages, 50 total
End of script. Logfile hash: 5a5d7c5128, CPU: user 63.38s system 0.60s, MEM: 250.10 MB peak
Yosys 0.48+57 (git sha1 d37449605, clang++ 18.1.8 -fPIC -O3)
Time spent: 54% 1x autoname (38 sec), 16% 9x clean (11 sec), ...
69.75user 0.65system 1:10.83elapsed 99%CPU (0avgtext+0avgdata 256436maxresident)k
256inputs+17076outputs (1major+59547minor)pagefaults 0swaps
