Partition Merge report for DE1_SoC_Computer
Wed Dec 16 11:55:19 2020
Quartus II 64-Bit Version 15.0.0 Build 145 04/22/2015 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Partition Merge Summary
  3. Partition Merge Netlist Types Used
  4. Connections to In-System Debugging Instance "auto_signaltap_0"
  5. Partition Merge Partition Warnings
  6. Partition Merge Partition Statistics
  7. Partition Merge Partition Pin Processing
  8. Partition Merge Resource Usage Summary
  9. Partition Merge RAM Summary
 10. Partition Merge DSP Block Usage Summary
 11. Partition Merge Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------------+
; Partition Merge Summary                                                       ;
+---------------------------------+---------------------------------------------+
; Partition Merge Status          ; Successful - Wed Dec 16 11:55:19 2020       ;
; Quartus II 64-Bit Version       ; 15.0.0 Build 145 04/22/2015 SJ Full Version ;
; Revision Name                   ; DE1_SoC_Computer                            ;
; Top-level Entity Name           ; DE1_SoC_Computer                            ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 11348                                       ;
; Total pins                      ; 368                                         ;
; Total virtual pins              ; 32                                          ;
; Total block memory bits         ; 3,163,776                                   ;
; Total DSP Blocks                ; 9                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 2                                           ;
; Total DLLs                      ; 1                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Netlist Types Used                                                                                                                                                                                                                                        ;
+-------------------------------------------------+----------------+-------------------+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Name                                  ; Partition Type ; Netlist Type Used ; Netlist Type Requested ; Partition Contents                                                                                                                                        ;
+-------------------------------------------------+----------------+-------------------+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Top                                             ; User-created   ; Source File       ; Source File            ;                                                                                                                                                           ;
; Computer_System:The_System                      ; User-created   ; Source File       ; Source File            ; Computer_System:The_System                                                                                                                                ;
; Computer_System_ARM_A9_HPS_hps_io_border:border ; Auto-generated ; Post-Synthesis    ; Post-Synthesis         ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border ;
; multi_hier                                      ; User-created   ; Source File       ; Source File            ; HexDigit:Digit0, HexDigit:Digit1, HexDigit:Digit2, HexDigit:Digit3                                                                                        ;
; sld_hub:auto_hub                                ; Auto-generated ; Post-Synthesis    ; Post-Synthesis         ; sld_hub:auto_hub                                                                                                                                          ;
; sld_signaltap:auto_signaltap_0                  ; Auto-generated ; Post-Synthesis    ; Post-Synthesis         ; sld_signaltap:auto_signaltap_0                                                                                                                            ;
; hard_block:auto_generated_inst                  ; Auto-generated ; Source File       ; Source File            ; hard_block:auto_generated_inst                                                                                                                            ;
+-------------------------------------------------+----------------+-------------------+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                                                                                                                                                                                                                               ;
+-------------------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+--------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                                              ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                                                                                      ; Details                                                                                                                                                        ;
+-------------------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+--------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; CLOCK_50                                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CLOCK_50                                                                                               ; N/A                                                                                                                                                            ;
; angle_reg[0]                                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; angle_reg[0]                                                                                           ; N/A                                                                                                                                                            ;
; angle_reg[0]                                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; angle_reg[0]                                                                                           ; N/A                                                                                                                                                            ;
; angle_reg[1]                                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; angle_reg[1]                                                                                           ; N/A                                                                                                                                                            ;
; angle_reg[1]                                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; angle_reg[1]                                                                                           ; N/A                                                                                                                                                            ;
; angle_reg[2]                                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; angle_reg[2]                                                                                           ; N/A                                                                                                                                                            ;
; angle_reg[2]                                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; angle_reg[2]                                                                                           ; N/A                                                                                                                                                            ;
; angle_reg[3]                                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; angle_reg[3]                                                                                           ; N/A                                                                                                                                                            ;
; angle_reg[3]                                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; angle_reg[3]                                                                                           ; N/A                                                                                                                                                            ;
; angle_reg[4]                                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; angle_reg[4]                                                                                           ; N/A                                                                                                                                                            ;
; angle_reg[4]                                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; angle_reg[4]                                                                                           ; N/A                                                                                                                                                            ;
; angle_reg[5]                                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; angle_reg[5]                                                                                           ; N/A                                                                                                                                                            ;
; angle_reg[5]                                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; angle_reg[5]                                                                                           ; N/A                                                                                                                                                            ;
; angle_reg[6]                                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; angle_reg[6]                                                                                           ; N/A                                                                                                                                                            ;
; angle_reg[6]                                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; angle_reg[6]                                                                                           ; N/A                                                                                                                                                            ;
; angle_reg[7]                                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; angle_reg[7]                                                                                           ; N/A                                                                                                                                                            ;
; angle_reg[7]                                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; angle_reg[7]                                                                                           ; N/A                                                                                                                                                            ;
; angle_reg[8]                                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; angle_reg[8]                                                                                           ; N/A                                                                                                                                                            ;
; angle_reg[8]                                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; angle_reg[8]                                                                                           ; N/A                                                                                                                                                            ;
; angle_reg[9]                                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; angle_reg[9]                                                                                           ; N/A                                                                                                                                                            ;
; angle_reg[9]                                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; angle_reg[9]                                                                                           ; N/A                                                                                                                                                            ;
; create_system:system|a_d_reg[0]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|a_d_reg[0]                                                                        ; N/A                                                                                                                                                            ;
; create_system:system|a_d_reg[0]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|a_d_reg[0]                                                                        ; N/A                                                                                                                                                            ;
; create_system:system|a_d_reg[1]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|a_d_reg[1]                                                                        ; N/A                                                                                                                                                            ;
; create_system:system|a_d_reg[1]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|a_d_reg[1]                                                                        ; N/A                                                                                                                                                            ;
; create_system:system|a_d_reg[2]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|a_d_reg[2]                                                                        ; N/A                                                                                                                                                            ;
; create_system:system|a_d_reg[2]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|a_d_reg[2]                                                                        ; N/A                                                                                                                                                            ;
; create_system:system|a_d_reg[3]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|a_d_reg[3]                                                                        ; N/A                                                                                                                                                            ;
; create_system:system|a_d_reg[3]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|a_d_reg[3]                                                                        ; N/A                                                                                                                                                            ;
; create_system:system|a_d_reg[4]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|a_d_reg[4]                                                                        ; N/A                                                                                                                                                            ;
; create_system:system|a_d_reg[4]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|a_d_reg[4]                                                                        ; N/A                                                                                                                                                            ;
; create_system:system|a_d_reg[5]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|a_d_reg[5]                                                                        ; N/A                                                                                                                                                            ;
; create_system:system|a_d_reg[5]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|a_d_reg[5]                                                                        ; N/A                                                                                                                                                            ;
; create_system:system|a_d_reg[6]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|a_d_reg[6]                                                                        ; N/A                                                                                                                                                            ;
; create_system:system|a_d_reg[6]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|a_d_reg[6]                                                                        ; N/A                                                                                                                                                            ;
; create_system:system|a_d_reg[7]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|a_d_reg[7]                                                                        ; N/A                                                                                                                                                            ;
; create_system:system|a_d_reg[7]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|a_d_reg[7]                                                                        ; N/A                                                                                                                                                            ;
; create_system:system|a_read_address_reg[0]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|a_read_address_reg[0]                                                             ; N/A                                                                                                                                                            ;
; create_system:system|a_read_address_reg[0]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|a_read_address_reg[0]                                                             ; N/A                                                                                                                                                            ;
; create_system:system|a_read_address_reg[1]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|a_read_address_reg[1]                                                             ; N/A                                                                                                                                                            ;
; create_system:system|a_read_address_reg[1]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|a_read_address_reg[1]                                                             ; N/A                                                                                                                                                            ;
; create_system:system|a_read_address_reg[2]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|a_read_address_reg[2]                                                             ; N/A                                                                                                                                                            ;
; create_system:system|a_read_address_reg[2]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|a_read_address_reg[2]                                                             ; N/A                                                                                                                                                            ;
; create_system:system|a_read_address_reg[3]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|a_read_address_reg[3]                                                             ; N/A                                                                                                                                                            ;
; create_system:system|a_read_address_reg[3]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|a_read_address_reg[3]                                                             ; N/A                                                                                                                                                            ;
; create_system:system|a_read_address_reg[4]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|a_read_address_reg[4]                                                             ; N/A                                                                                                                                                            ;
; create_system:system|a_read_address_reg[4]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|a_read_address_reg[4]                                                             ; N/A                                                                                                                                                            ;
; create_system:system|a_read_address_reg[5]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|a_read_address_reg[5]                                                             ; N/A                                                                                                                                                            ;
; create_system:system|a_read_address_reg[5]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|a_read_address_reg[5]                                                             ; N/A                                                                                                                                                            ;
; create_system:system|a_read_address_reg[6]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|a_read_address_reg[6]                                                             ; N/A                                                                                                                                                            ;
; create_system:system|a_read_address_reg[6]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|a_read_address_reg[6]                                                             ; N/A                                                                                                                                                            ;
; create_system:system|a_read_address_reg[7]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|a_read_address_reg[7]                                                             ; N/A                                                                                                                                                            ;
; create_system:system|a_read_address_reg[7]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|a_read_address_reg[7]                                                             ; N/A                                                                                                                                                            ;
; create_system:system|a_read_address_reg[8]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|a_read_address_reg[8]                                                             ; N/A                                                                                                                                                            ;
; create_system:system|a_read_address_reg[8]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|a_read_address_reg[8]                                                             ; N/A                                                                                                                                                            ;
; create_system:system|a_read_address_reg[9]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|a_read_address_reg[9]                                                             ; N/A                                                                                                                                                            ;
; create_system:system|a_read_address_reg[9]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|a_read_address_reg[9]                                                             ; N/A                                                                                                                                                            ;
; create_system:system|a_we_reg                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|a_we_reg                                                                          ; N/A                                                                                                                                                            ;
; create_system:system|a_we_reg                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|a_we_reg                                                                          ; N/A                                                                                                                                                            ;
; create_system:system|a_write_address_reg[0]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|a_write_address_reg[0]                                                            ; N/A                                                                                                                                                            ;
; create_system:system|a_write_address_reg[0]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|a_write_address_reg[0]                                                            ; N/A                                                                                                                                                            ;
; create_system:system|a_write_address_reg[1]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|a_write_address_reg[1]                                                            ; N/A                                                                                                                                                            ;
; create_system:system|a_write_address_reg[1]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|a_write_address_reg[1]                                                            ; N/A                                                                                                                                                            ;
; create_system:system|a_write_address_reg[2]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|a_write_address_reg[2]                                                            ; N/A                                                                                                                                                            ;
; create_system:system|a_write_address_reg[2]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|a_write_address_reg[2]                                                            ; N/A                                                                                                                                                            ;
; create_system:system|a_write_address_reg[3]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|a_write_address_reg[3]                                                            ; N/A                                                                                                                                                            ;
; create_system:system|a_write_address_reg[3]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|a_write_address_reg[3]                                                            ; N/A                                                                                                                                                            ;
; create_system:system|a_write_address_reg[4]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|a_write_address_reg[4]                                                            ; N/A                                                                                                                                                            ;
; create_system:system|a_write_address_reg[4]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|a_write_address_reg[4]                                                            ; N/A                                                                                                                                                            ;
; create_system:system|a_write_address_reg[5]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|a_write_address_reg[5]                                                            ; N/A                                                                                                                                                            ;
; create_system:system|a_write_address_reg[5]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|a_write_address_reg[5]                                                            ; N/A                                                                                                                                                            ;
; create_system:system|a_write_address_reg[6]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|a_write_address_reg[6]                                                            ; N/A                                                                                                                                                            ;
; create_system:system|a_write_address_reg[6]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|a_write_address_reg[6]                                                            ; N/A                                                                                                                                                            ;
; create_system:system|a_write_address_reg[7]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|a_write_address_reg[7]                                                            ; N/A                                                                                                                                                            ;
; create_system:system|a_write_address_reg[7]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|a_write_address_reg[7]                                                            ; N/A                                                                                                                                                            ;
; create_system:system|a_write_address_reg[8]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|a_write_address_reg[8]                                                            ; N/A                                                                                                                                                            ;
; create_system:system|a_write_address_reg[8]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|a_write_address_reg[8]                                                            ; N/A                                                                                                                                                            ;
; create_system:system|a_write_address_reg[9]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|a_write_address_reg[9]                                                            ; N/A                                                                                                                                                            ;
; create_system:system|a_write_address_reg[9]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|a_write_address_reg[9]                                                            ; N/A                                                                                                                                                            ;
; create_system:system|axiom[0]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|axiom[0]                                                                          ; N/A                                                                                                                                                            ;
; create_system:system|axiom[0]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|axiom[0]                                                                          ; N/A                                                                                                                                                            ;
; create_system:system|axiom[10]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|axiom[10]                                                                         ; N/A                                                                                                                                                            ;
; create_system:system|axiom[10]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|axiom[10]                                                                         ; N/A                                                                                                                                                            ;
; create_system:system|axiom[11]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|axiom[11]                                                                         ; N/A                                                                                                                                                            ;
; create_system:system|axiom[11]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|axiom[11]                                                                         ; N/A                                                                                                                                                            ;
; create_system:system|axiom[12]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|axiom[12]                                                                         ; N/A                                                                                                                                                            ;
; create_system:system|axiom[12]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|axiom[12]                                                                         ; N/A                                                                                                                                                            ;
; create_system:system|axiom[13]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|axiom[13]                                                                         ; N/A                                                                                                                                                            ;
; create_system:system|axiom[13]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|axiom[13]                                                                         ; N/A                                                                                                                                                            ;
; create_system:system|axiom[14]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|axiom[14]                                                                         ; N/A                                                                                                                                                            ;
; create_system:system|axiom[14]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|axiom[14]                                                                         ; N/A                                                                                                                                                            ;
; create_system:system|axiom[15]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|axiom[15]                                                                         ; N/A                                                                                                                                                            ;
; create_system:system|axiom[15]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|axiom[15]                                                                         ; N/A                                                                                                                                                            ;
; create_system:system|axiom[16]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|axiom[16]                                                                         ; N/A                                                                                                                                                            ;
; create_system:system|axiom[16]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|axiom[16]                                                                         ; N/A                                                                                                                                                            ;
; create_system:system|axiom[17]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|axiom[17]                                                                         ; N/A                                                                                                                                                            ;
; create_system:system|axiom[17]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|axiom[17]                                                                         ; N/A                                                                                                                                                            ;
; create_system:system|axiom[18]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|axiom[18]                                                                         ; N/A                                                                                                                                                            ;
; create_system:system|axiom[18]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|axiom[18]                                                                         ; N/A                                                                                                                                                            ;
; create_system:system|axiom[19]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|axiom[19]                                                                         ; N/A                                                                                                                                                            ;
; create_system:system|axiom[19]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|axiom[19]                                                                         ; N/A                                                                                                                                                            ;
; create_system:system|axiom[1]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|axiom[1]                                                                          ; N/A                                                                                                                                                            ;
; create_system:system|axiom[1]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|axiom[1]                                                                          ; N/A                                                                                                                                                            ;
; create_system:system|axiom[20]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|axiom[20]                                                                         ; N/A                                                                                                                                                            ;
; create_system:system|axiom[20]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|axiom[20]                                                                         ; N/A                                                                                                                                                            ;
; create_system:system|axiom[21]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|axiom[21]                                                                         ; N/A                                                                                                                                                            ;
; create_system:system|axiom[21]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|axiom[21]                                                                         ; N/A                                                                                                                                                            ;
; create_system:system|axiom[22]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|axiom[22]                                                                         ; N/A                                                                                                                                                            ;
; create_system:system|axiom[22]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|axiom[22]                                                                         ; N/A                                                                                                                                                            ;
; create_system:system|axiom[23]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|axiom[23]                                                                         ; N/A                                                                                                                                                            ;
; create_system:system|axiom[23]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|axiom[23]                                                                         ; N/A                                                                                                                                                            ;
; create_system:system|axiom[24]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|axiom[24]                                                                         ; N/A                                                                                                                                                            ;
; create_system:system|axiom[24]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|axiom[24]                                                                         ; N/A                                                                                                                                                            ;
; create_system:system|axiom[25]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|axiom[25]                                                                         ; N/A                                                                                                                                                            ;
; create_system:system|axiom[25]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|axiom[25]                                                                         ; N/A                                                                                                                                                            ;
; create_system:system|axiom[26]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|axiom[26]                                                                         ; N/A                                                                                                                                                            ;
; create_system:system|axiom[26]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|axiom[26]                                                                         ; N/A                                                                                                                                                            ;
; create_system:system|axiom[27]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|axiom[27]                                                                         ; N/A                                                                                                                                                            ;
; create_system:system|axiom[27]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|axiom[27]                                                                         ; N/A                                                                                                                                                            ;
; create_system:system|axiom[28]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|axiom[28]                                                                         ; N/A                                                                                                                                                            ;
; create_system:system|axiom[28]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|axiom[28]                                                                         ; N/A                                                                                                                                                            ;
; create_system:system|axiom[29]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|axiom[29]                                                                         ; N/A                                                                                                                                                            ;
; create_system:system|axiom[29]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|axiom[29]                                                                         ; N/A                                                                                                                                                            ;
; create_system:system|axiom[2]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|axiom[2]                                                                          ; N/A                                                                                                                                                            ;
; create_system:system|axiom[2]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|axiom[2]                                                                          ; N/A                                                                                                                                                            ;
; create_system:system|axiom[30]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|axiom[30]                                                                         ; N/A                                                                                                                                                            ;
; create_system:system|axiom[30]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|axiom[30]                                                                         ; N/A                                                                                                                                                            ;
; create_system:system|axiom[31]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|axiom[31]                                                                         ; N/A                                                                                                                                                            ;
; create_system:system|axiom[31]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|axiom[31]                                                                         ; N/A                                                                                                                                                            ;
; create_system:system|axiom[3]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|axiom[3]                                                                          ; N/A                                                                                                                                                            ;
; create_system:system|axiom[3]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|axiom[3]                                                                          ; N/A                                                                                                                                                            ;
; create_system:system|axiom[4]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|axiom[4]                                                                          ; N/A                                                                                                                                                            ;
; create_system:system|axiom[4]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|axiom[4]                                                                          ; N/A                                                                                                                                                            ;
; create_system:system|axiom[5]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|axiom[5]                                                                          ; N/A                                                                                                                                                            ;
; create_system:system|axiom[5]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|axiom[5]                                                                          ; N/A                                                                                                                                                            ;
; create_system:system|axiom[6]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|axiom[6]                                                                          ; N/A                                                                                                                                                            ;
; create_system:system|axiom[6]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|axiom[6]                                                                          ; N/A                                                                                                                                                            ;
; create_system:system|axiom[7]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|axiom[7]                                                                          ; N/A                                                                                                                                                            ;
; create_system:system|axiom[7]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|axiom[7]                                                                          ; N/A                                                                                                                                                            ;
; create_system:system|axiom[8]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|axiom[8]                                                                          ; N/A                                                                                                                                                            ;
; create_system:system|axiom[8]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|axiom[8]                                                                          ; N/A                                                                                                                                                            ;
; create_system:system|axiom[9]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|axiom[9]                                                                          ; N/A                                                                                                                                                            ;
; create_system:system|axiom[9]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|axiom[9]                                                                          ; N/A                                                                                                                                                            ;
; create_system:system|b_d_reg[0]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|b_d_reg[0]                                                                        ; N/A                                                                                                                                                            ;
; create_system:system|b_d_reg[0]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|b_d_reg[0]                                                                        ; N/A                                                                                                                                                            ;
; create_system:system|b_d_reg[1]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|b_d_reg[1]                                                                        ; N/A                                                                                                                                                            ;
; create_system:system|b_d_reg[1]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|b_d_reg[1]                                                                        ; N/A                                                                                                                                                            ;
; create_system:system|b_d_reg[2]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|b_d_reg[2]                                                                        ; N/A                                                                                                                                                            ;
; create_system:system|b_d_reg[2]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|b_d_reg[2]                                                                        ; N/A                                                                                                                                                            ;
; create_system:system|b_d_reg[3]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|b_d_reg[3]                                                                        ; N/A                                                                                                                                                            ;
; create_system:system|b_d_reg[3]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|b_d_reg[3]                                                                        ; N/A                                                                                                                                                            ;
; create_system:system|b_d_reg[4]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|b_d_reg[4]                                                                        ; N/A                                                                                                                                                            ;
; create_system:system|b_d_reg[4]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|b_d_reg[4]                                                                        ; N/A                                                                                                                                                            ;
; create_system:system|b_d_reg[5]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|b_d_reg[5]                                                                        ; N/A                                                                                                                                                            ;
; create_system:system|b_d_reg[5]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|b_d_reg[5]                                                                        ; N/A                                                                                                                                                            ;
; create_system:system|b_d_reg[6]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|b_d_reg[6]                                                                        ; N/A                                                                                                                                                            ;
; create_system:system|b_d_reg[6]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|b_d_reg[6]                                                                        ; N/A                                                                                                                                                            ;
; create_system:system|b_d_reg[7]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|b_d_reg[7]                                                                        ; N/A                                                                                                                                                            ;
; create_system:system|b_d_reg[7]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|b_d_reg[7]                                                                        ; N/A                                                                                                                                                            ;
; create_system:system|b_read_address_reg[0]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|b_read_address_reg[0]                                                             ; N/A                                                                                                                                                            ;
; create_system:system|b_read_address_reg[0]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|b_read_address_reg[0]                                                             ; N/A                                                                                                                                                            ;
; create_system:system|b_read_address_reg[1]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|b_read_address_reg[1]                                                             ; N/A                                                                                                                                                            ;
; create_system:system|b_read_address_reg[1]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|b_read_address_reg[1]                                                             ; N/A                                                                                                                                                            ;
; create_system:system|b_read_address_reg[2]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|b_read_address_reg[2]                                                             ; N/A                                                                                                                                                            ;
; create_system:system|b_read_address_reg[2]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|b_read_address_reg[2]                                                             ; N/A                                                                                                                                                            ;
; create_system:system|b_read_address_reg[3]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|b_read_address_reg[3]                                                             ; N/A                                                                                                                                                            ;
; create_system:system|b_read_address_reg[3]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|b_read_address_reg[3]                                                             ; N/A                                                                                                                                                            ;
; create_system:system|b_read_address_reg[4]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|b_read_address_reg[4]                                                             ; N/A                                                                                                                                                            ;
; create_system:system|b_read_address_reg[4]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|b_read_address_reg[4]                                                             ; N/A                                                                                                                                                            ;
; create_system:system|b_read_address_reg[5]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|b_read_address_reg[5]                                                             ; N/A                                                                                                                                                            ;
; create_system:system|b_read_address_reg[5]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|b_read_address_reg[5]                                                             ; N/A                                                                                                                                                            ;
; create_system:system|b_read_address_reg[6]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|b_read_address_reg[6]                                                             ; N/A                                                                                                                                                            ;
; create_system:system|b_read_address_reg[6]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|b_read_address_reg[6]                                                             ; N/A                                                                                                                                                            ;
; create_system:system|b_read_address_reg[7]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|b_read_address_reg[7]                                                             ; N/A                                                                                                                                                            ;
; create_system:system|b_read_address_reg[7]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|b_read_address_reg[7]                                                             ; N/A                                                                                                                                                            ;
; create_system:system|b_read_address_reg[8]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|b_read_address_reg[8]                                                             ; N/A                                                                                                                                                            ;
; create_system:system|b_read_address_reg[8]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|b_read_address_reg[8]                                                             ; N/A                                                                                                                                                            ;
; create_system:system|b_read_address_reg[9]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|b_read_address_reg[9]                                                             ; N/A                                                                                                                                                            ;
; create_system:system|b_read_address_reg[9]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|b_read_address_reg[9]                                                             ; N/A                                                                                                                                                            ;
; create_system:system|b_we_reg                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|b_we_reg                                                                          ; N/A                                                                                                                                                            ;
; create_system:system|b_we_reg                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|b_we_reg                                                                          ; N/A                                                                                                                                                            ;
; create_system:system|b_write_address_reg[0]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|b_write_address_reg[0]                                                            ; N/A                                                                                                                                                            ;
; create_system:system|b_write_address_reg[0]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|b_write_address_reg[0]                                                            ; N/A                                                                                                                                                            ;
; create_system:system|b_write_address_reg[1]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|b_write_address_reg[1]                                                            ; N/A                                                                                                                                                            ;
; create_system:system|b_write_address_reg[1]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|b_write_address_reg[1]                                                            ; N/A                                                                                                                                                            ;
; create_system:system|b_write_address_reg[2]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|b_write_address_reg[2]                                                            ; N/A                                                                                                                                                            ;
; create_system:system|b_write_address_reg[2]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|b_write_address_reg[2]                                                            ; N/A                                                                                                                                                            ;
; create_system:system|b_write_address_reg[3]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|b_write_address_reg[3]                                                            ; N/A                                                                                                                                                            ;
; create_system:system|b_write_address_reg[3]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|b_write_address_reg[3]                                                            ; N/A                                                                                                                                                            ;
; create_system:system|b_write_address_reg[4]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|b_write_address_reg[4]                                                            ; N/A                                                                                                                                                            ;
; create_system:system|b_write_address_reg[4]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|b_write_address_reg[4]                                                            ; N/A                                                                                                                                                            ;
; create_system:system|b_write_address_reg[5]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|b_write_address_reg[5]                                                            ; N/A                                                                                                                                                            ;
; create_system:system|b_write_address_reg[5]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|b_write_address_reg[5]                                                            ; N/A                                                                                                                                                            ;
; create_system:system|b_write_address_reg[6]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|b_write_address_reg[6]                                                            ; N/A                                                                                                                                                            ;
; create_system:system|b_write_address_reg[6]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|b_write_address_reg[6]                                                            ; N/A                                                                                                                                                            ;
; create_system:system|b_write_address_reg[7]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|b_write_address_reg[7]                                                            ; N/A                                                                                                                                                            ;
; create_system:system|b_write_address_reg[7]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|b_write_address_reg[7]                                                            ; N/A                                                                                                                                                            ;
; create_system:system|b_write_address_reg[8]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|b_write_address_reg[8]                                                            ; N/A                                                                                                                                                            ;
; create_system:system|b_write_address_reg[8]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|b_write_address_reg[8]                                                            ; N/A                                                                                                                                                            ;
; create_system:system|b_write_address_reg[9]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|b_write_address_reg[9]                                                            ; N/A                                                                                                                                                            ;
; create_system:system|b_write_address_reg[9]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|b_write_address_reg[9]                                                            ; N/A                                                                                                                                                            ;
; create_system:system|dual_clock_ram:a|q[0]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|dual_clock_ram:a|altsyncram:mem_rtl_0|altsyncram_0an1:auto_generated|ram_block1a0 ; N/A                                                                                                                                                            ;
; create_system:system|dual_clock_ram:a|q[0]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|dual_clock_ram:a|altsyncram:mem_rtl_0|altsyncram_0an1:auto_generated|ram_block1a0 ; N/A                                                                                                                                                            ;
; create_system:system|dual_clock_ram:a|q[1]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|dual_clock_ram:a|altsyncram:mem_rtl_0|altsyncram_0an1:auto_generated|ram_block1a1 ; N/A                                                                                                                                                            ;
; create_system:system|dual_clock_ram:a|q[1]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|dual_clock_ram:a|altsyncram:mem_rtl_0|altsyncram_0an1:auto_generated|ram_block1a1 ; N/A                                                                                                                                                            ;
; create_system:system|dual_clock_ram:a|q[2]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|dual_clock_ram:a|altsyncram:mem_rtl_0|altsyncram_0an1:auto_generated|ram_block1a2 ; N/A                                                                                                                                                            ;
; create_system:system|dual_clock_ram:a|q[2]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|dual_clock_ram:a|altsyncram:mem_rtl_0|altsyncram_0an1:auto_generated|ram_block1a2 ; N/A                                                                                                                                                            ;
; create_system:system|dual_clock_ram:a|q[3]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|dual_clock_ram:a|altsyncram:mem_rtl_0|altsyncram_0an1:auto_generated|ram_block1a3 ; N/A                                                                                                                                                            ;
; create_system:system|dual_clock_ram:a|q[3]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|dual_clock_ram:a|altsyncram:mem_rtl_0|altsyncram_0an1:auto_generated|ram_block1a3 ; N/A                                                                                                                                                            ;
; create_system:system|dual_clock_ram:a|q[4]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|dual_clock_ram:a|altsyncram:mem_rtl_0|altsyncram_0an1:auto_generated|ram_block1a4 ; N/A                                                                                                                                                            ;
; create_system:system|dual_clock_ram:a|q[4]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|dual_clock_ram:a|altsyncram:mem_rtl_0|altsyncram_0an1:auto_generated|ram_block1a4 ; N/A                                                                                                                                                            ;
; create_system:system|dual_clock_ram:a|q[5]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|dual_clock_ram:a|altsyncram:mem_rtl_0|altsyncram_0an1:auto_generated|ram_block1a5 ; N/A                                                                                                                                                            ;
; create_system:system|dual_clock_ram:a|q[5]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|dual_clock_ram:a|altsyncram:mem_rtl_0|altsyncram_0an1:auto_generated|ram_block1a5 ; N/A                                                                                                                                                            ;
; create_system:system|dual_clock_ram:a|q[6]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|dual_clock_ram:a|altsyncram:mem_rtl_0|altsyncram_0an1:auto_generated|ram_block1a6 ; N/A                                                                                                                                                            ;
; create_system:system|dual_clock_ram:a|q[6]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|dual_clock_ram:a|altsyncram:mem_rtl_0|altsyncram_0an1:auto_generated|ram_block1a6 ; N/A                                                                                                                                                            ;
; create_system:system|dual_clock_ram:a|q[7]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|dual_clock_ram:a|altsyncram:mem_rtl_0|altsyncram_0an1:auto_generated|ram_block1a7 ; N/A                                                                                                                                                            ;
; create_system:system|dual_clock_ram:a|q[7]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|dual_clock_ram:a|altsyncram:mem_rtl_0|altsyncram_0an1:auto_generated|ram_block1a7 ; N/A                                                                                                                                                            ;
; create_system:system|dual_clock_ram:b|q[0]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|dual_clock_ram:b|altsyncram:mem_rtl_0|altsyncram_0an1:auto_generated|ram_block1a0 ; N/A                                                                                                                                                            ;
; create_system:system|dual_clock_ram:b|q[0]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|dual_clock_ram:b|altsyncram:mem_rtl_0|altsyncram_0an1:auto_generated|ram_block1a0 ; N/A                                                                                                                                                            ;
; create_system:system|dual_clock_ram:b|q[1]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|dual_clock_ram:b|altsyncram:mem_rtl_0|altsyncram_0an1:auto_generated|ram_block1a1 ; N/A                                                                                                                                                            ;
; create_system:system|dual_clock_ram:b|q[1]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|dual_clock_ram:b|altsyncram:mem_rtl_0|altsyncram_0an1:auto_generated|ram_block1a1 ; N/A                                                                                                                                                            ;
; create_system:system|dual_clock_ram:b|q[2]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|dual_clock_ram:b|altsyncram:mem_rtl_0|altsyncram_0an1:auto_generated|ram_block1a2 ; N/A                                                                                                                                                            ;
; create_system:system|dual_clock_ram:b|q[2]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|dual_clock_ram:b|altsyncram:mem_rtl_0|altsyncram_0an1:auto_generated|ram_block1a2 ; N/A                                                                                                                                                            ;
; create_system:system|dual_clock_ram:b|q[3]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|dual_clock_ram:b|altsyncram:mem_rtl_0|altsyncram_0an1:auto_generated|ram_block1a3 ; N/A                                                                                                                                                            ;
; create_system:system|dual_clock_ram:b|q[3]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|dual_clock_ram:b|altsyncram:mem_rtl_0|altsyncram_0an1:auto_generated|ram_block1a3 ; N/A                                                                                                                                                            ;
; create_system:system|dual_clock_ram:b|q[4]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|dual_clock_ram:b|altsyncram:mem_rtl_0|altsyncram_0an1:auto_generated|ram_block1a4 ; N/A                                                                                                                                                            ;
; create_system:system|dual_clock_ram:b|q[4]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|dual_clock_ram:b|altsyncram:mem_rtl_0|altsyncram_0an1:auto_generated|ram_block1a4 ; N/A                                                                                                                                                            ;
; create_system:system|dual_clock_ram:b|q[5]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|dual_clock_ram:b|altsyncram:mem_rtl_0|altsyncram_0an1:auto_generated|ram_block1a5 ; N/A                                                                                                                                                            ;
; create_system:system|dual_clock_ram:b|q[5]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|dual_clock_ram:b|altsyncram:mem_rtl_0|altsyncram_0an1:auto_generated|ram_block1a5 ; N/A                                                                                                                                                            ;
; create_system:system|dual_clock_ram:b|q[6]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|dual_clock_ram:b|altsyncram:mem_rtl_0|altsyncram_0an1:auto_generated|ram_block1a6 ; N/A                                                                                                                                                            ;
; create_system:system|dual_clock_ram:b|q[6]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|dual_clock_ram:b|altsyncram:mem_rtl_0|altsyncram_0an1:auto_generated|ram_block1a6 ; N/A                                                                                                                                                            ;
; create_system:system|dual_clock_ram:b|q[7]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|dual_clock_ram:b|altsyncram:mem_rtl_0|altsyncram_0an1:auto_generated|ram_block1a7 ; N/A                                                                                                                                                            ;
; create_system:system|dual_clock_ram:b|q[7]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|dual_clock_ram:b|altsyncram:mem_rtl_0|altsyncram_0an1:auto_generated|ram_block1a7 ; N/A                                                                                                                                                            ;
; create_system:system|input_char_reg[0]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|input_char_reg[0]                                                                 ; N/A                                                                                                                                                            ;
; create_system:system|input_char_reg[0]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|input_char_reg[0]                                                                 ; N/A                                                                                                                                                            ;
; create_system:system|input_char_reg[1]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|input_char_reg[1]                                                                 ; N/A                                                                                                                                                            ;
; create_system:system|input_char_reg[1]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|input_char_reg[1]                                                                 ; N/A                                                                                                                                                            ;
; create_system:system|input_char_reg[2]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|input_char_reg[2]                                                                 ; N/A                                                                                                                                                            ;
; create_system:system|input_char_reg[2]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|input_char_reg[2]                                                                 ; N/A                                                                                                                                                            ;
; create_system:system|input_char_reg[3]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|input_char_reg[3]                                                                 ; N/A                                                                                                                                                            ;
; create_system:system|input_char_reg[3]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|input_char_reg[3]                                                                 ; N/A                                                                                                                                                            ;
; create_system:system|input_char_reg[4]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|input_char_reg[4]                                                                 ; N/A                                                                                                                                                            ;
; create_system:system|input_char_reg[4]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|input_char_reg[4]                                                                 ; N/A                                                                                                                                                            ;
; create_system:system|input_char_reg[5]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|input_char_reg[5]                                                                 ; N/A                                                                                                                                                            ;
; create_system:system|input_char_reg[5]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|input_char_reg[5]                                                                 ; N/A                                                                                                                                                            ;
; create_system:system|input_char_reg[6]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|input_char_reg[6]                                                                 ; N/A                                                                                                                                                            ;
; create_system:system|input_char_reg[6]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|input_char_reg[6]                                                                 ; N/A                                                                                                                                                            ;
; create_system:system|input_char_reg[7]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|input_char_reg[7]                                                                 ; N/A                                                                                                                                                            ;
; create_system:system|input_char_reg[7]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|input_char_reg[7]                                                                 ; N/A                                                                                                                                                            ;
; create_system:system|iterations_counter[0]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|iterations_counter_reg[0]                                                         ; N/A                                                                                                                                                            ;
; create_system:system|iterations_counter[0]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|iterations_counter_reg[0]                                                         ; N/A                                                                                                                                                            ;
; create_system:system|iterations_counter[1]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|iterations_counter_reg[1]                                                         ; N/A                                                                                                                                                            ;
; create_system:system|iterations_counter[1]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|iterations_counter_reg[1]                                                         ; N/A                                                                                                                                                            ;
; create_system:system|iterations_counter[2]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|iterations_counter_reg[2]                                                         ; N/A                                                                                                                                                            ;
; create_system:system|iterations_counter[2]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|iterations_counter_reg[2]                                                         ; N/A                                                                                                                                                            ;
; create_system:system|iterations_counter[3]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|iterations_counter_reg[3]                                                         ; N/A                                                                                                                                                            ;
; create_system:system|iterations_counter[3]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|iterations_counter_reg[3]                                                         ; N/A                                                                                                                                                            ;
; create_system:system|lsystem[0]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Computer_System:The_System|Computer_System_lsystem:lsystem|data_out[0]                                 ; N/A                                                                                                                                                            ;
; create_system:system|lsystem[0]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Computer_System:The_System|Computer_System_lsystem:lsystem|data_out[0]                                 ; N/A                                                                                                                                                            ;
; create_system:system|lsystem[1]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Computer_System:The_System|Computer_System_lsystem:lsystem|data_out[1]                                 ; N/A                                                                                                                                                            ;
; create_system:system|lsystem[1]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Computer_System:The_System|Computer_System_lsystem:lsystem|data_out[1]                                 ; N/A                                                                                                                                                            ;
; create_system:system|lsystem[2]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Computer_System:The_System|Computer_System_lsystem:lsystem|data_out[2]                                 ; N/A                                                                                                                                                            ;
; create_system:system|lsystem[2]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Computer_System:The_System|Computer_System_lsystem:lsystem|data_out[2]                                 ; N/A                                                                                                                                                            ;
; create_system:system|reset                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Computer_System:The_System|Computer_System_reset:reset|data_out                                        ; N/A                                                                                                                                                            ;
; create_system:system|reset                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Computer_System:The_System|Computer_System_reset:reset|data_out                                        ; N/A                                                                                                                                                            ;
; create_system:system|rule_result_reg[0]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                    ; N/A                                                                                                                                                            ;
; create_system:system|rule_result_reg[0]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                    ; N/A                                                                                                                                                            ;
; create_system:system|rule_result_reg[10]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|rule_result_reg[10]                                                               ; N/A                                                                                                                                                            ;
; create_system:system|rule_result_reg[10]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|rule_result_reg[10]                                                               ; N/A                                                                                                                                                            ;
; create_system:system|rule_result_reg[11]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                    ; N/A                                                                                                                                                            ;
; create_system:system|rule_result_reg[11]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                    ; N/A                                                                                                                                                            ;
; create_system:system|rule_result_reg[12]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                    ; N/A                                                                                                                                                            ;
; create_system:system|rule_result_reg[12]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                    ; N/A                                                                                                                                                            ;
; create_system:system|rule_result_reg[13]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                    ; N/A                                                                                                                                                            ;
; create_system:system|rule_result_reg[13]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                    ; N/A                                                                                                                                                            ;
; create_system:system|rule_result_reg[14]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|rule_result_reg[10]                                                               ; N/A                                                                                                                                                            ;
; create_system:system|rule_result_reg[14]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|rule_result_reg[10]                                                               ; N/A                                                                                                                                                            ;
; create_system:system|rule_result_reg[15]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                    ; N/A                                                                                                                                                            ;
; create_system:system|rule_result_reg[15]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                    ; N/A                                                                                                                                                            ;
; create_system:system|rule_result_reg[16]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|rule_result_reg[10]                                                               ; N/A                                                                                                                                                            ;
; create_system:system|rule_result_reg[16]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|rule_result_reg[10]                                                               ; N/A                                                                                                                                                            ;
; create_system:system|rule_result_reg[17]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|rule_result_reg[17]                                                               ; N/A                                                                                                                                                            ;
; create_system:system|rule_result_reg[17]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|rule_result_reg[17]                                                               ; N/A                                                                                                                                                            ;
; create_system:system|rule_result_reg[18]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|rule_result_reg[18]                                                               ; N/A                                                                                                                                                            ;
; create_system:system|rule_result_reg[18]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|rule_result_reg[18]                                                               ; N/A                                                                                                                                                            ;
; create_system:system|rule_result_reg[19]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|rule_result_reg[10]                                                               ; N/A                                                                                                                                                            ;
; create_system:system|rule_result_reg[19]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|rule_result_reg[10]                                                               ; N/A                                                                                                                                                            ;
; create_system:system|rule_result_reg[1]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                    ; N/A                                                                                                                                                            ;
; create_system:system|rule_result_reg[1]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                    ; N/A                                                                                                                                                            ;
; create_system:system|rule_result_reg[20]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                    ; N/A                                                                                                                                                            ;
; create_system:system|rule_result_reg[20]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                    ; N/A                                                                                                                                                            ;
; create_system:system|rule_result_reg[21]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|rule_result_reg[10]                                                               ; N/A                                                                                                                                                            ;
; create_system:system|rule_result_reg[21]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|rule_result_reg[10]                                                               ; N/A                                                                                                                                                            ;
; create_system:system|rule_result_reg[22]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|rule_result_reg[18]                                                               ; N/A                                                                                                                                                            ;
; create_system:system|rule_result_reg[22]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|rule_result_reg[18]                                                               ; N/A                                                                                                                                                            ;
; create_system:system|rule_result_reg[23]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                    ; N/A                                                                                                                                                            ;
; create_system:system|rule_result_reg[23]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                    ; N/A                                                                                                                                                            ;
; create_system:system|rule_result_reg[24]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|rule_result_reg[24]                                                               ; N/A                                                                                                                                                            ;
; create_system:system|rule_result_reg[24]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|rule_result_reg[24]                                                               ; N/A                                                                                                                                                            ;
; create_system:system|rule_result_reg[25]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|rule_result_reg[25]                                                               ; N/A                                                                                                                                                            ;
; create_system:system|rule_result_reg[25]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|rule_result_reg[25]                                                               ; N/A                                                                                                                                                            ;
; create_system:system|rule_result_reg[26]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|rule_result_reg[26]                                                               ; N/A                                                                                                                                                            ;
; create_system:system|rule_result_reg[26]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|rule_result_reg[26]                                                               ; N/A                                                                                                                                                            ;
; create_system:system|rule_result_reg[27]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|rule_result_reg[27]                                                               ; N/A                                                                                                                                                            ;
; create_system:system|rule_result_reg[27]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|rule_result_reg[27]                                                               ; N/A                                                                                                                                                            ;
; create_system:system|rule_result_reg[28]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|rule_result_reg[28]                                                               ; N/A                                                                                                                                                            ;
; create_system:system|rule_result_reg[28]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|rule_result_reg[28]                                                               ; N/A                                                                                                                                                            ;
; create_system:system|rule_result_reg[29]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|rule_result_reg[29]                                                               ; N/A                                                                                                                                                            ;
; create_system:system|rule_result_reg[29]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|rule_result_reg[29]                                                               ; N/A                                                                                                                                                            ;
; create_system:system|rule_result_reg[2]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                    ; N/A                                                                                                                                                            ;
; create_system:system|rule_result_reg[2]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                    ; N/A                                                                                                                                                            ;
; create_system:system|rule_result_reg[30]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|rule_result_reg[30]                                                               ; N/A                                                                                                                                                            ;
; create_system:system|rule_result_reg[30]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|rule_result_reg[30]                                                               ; N/A                                                                                                                                                            ;
; create_system:system|rule_result_reg[31]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                    ; N/A                                                                                                                                                            ;
; create_system:system|rule_result_reg[31]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                    ; N/A                                                                                                                                                            ;
; create_system:system|rule_result_reg[32]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|rule_result_reg[32]                                                               ; N/A                                                                                                                                                            ;
; create_system:system|rule_result_reg[32]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|rule_result_reg[32]                                                               ; N/A                                                                                                                                                            ;
; create_system:system|rule_result_reg[33]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|rule_result_reg[33]                                                               ; N/A                                                                                                                                                            ;
; create_system:system|rule_result_reg[33]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|rule_result_reg[33]                                                               ; N/A                                                                                                                                                            ;
; create_system:system|rule_result_reg[34]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|rule_result_reg[34]                                                               ; N/A                                                                                                                                                            ;
; create_system:system|rule_result_reg[34]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|rule_result_reg[34]                                                               ; N/A                                                                                                                                                            ;
; create_system:system|rule_result_reg[35]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|rule_result_reg[35]                                                               ; N/A                                                                                                                                                            ;
; create_system:system|rule_result_reg[35]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|rule_result_reg[35]                                                               ; N/A                                                                                                                                                            ;
; create_system:system|rule_result_reg[36]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|rule_result_reg[36]                                                               ; N/A                                                                                                                                                            ;
; create_system:system|rule_result_reg[36]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|rule_result_reg[36]                                                               ; N/A                                                                                                                                                            ;
; create_system:system|rule_result_reg[37]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|rule_result_reg[37]                                                               ; N/A                                                                                                                                                            ;
; create_system:system|rule_result_reg[37]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|rule_result_reg[37]                                                               ; N/A                                                                                                                                                            ;
; create_system:system|rule_result_reg[38]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|rule_result_reg[38]                                                               ; N/A                                                                                                                                                            ;
; create_system:system|rule_result_reg[38]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|rule_result_reg[38]                                                               ; N/A                                                                                                                                                            ;
; create_system:system|rule_result_reg[39]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                    ; N/A                                                                                                                                                            ;
; create_system:system|rule_result_reg[39]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                    ; N/A                                                                                                                                                            ;
; create_system:system|rule_result_reg[3]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                    ; N/A                                                                                                                                                            ;
; create_system:system|rule_result_reg[3]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                    ; N/A                                                                                                                                                            ;
; create_system:system|rule_result_reg[4]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                    ; N/A                                                                                                                                                            ;
; create_system:system|rule_result_reg[4]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                    ; N/A                                                                                                                                                            ;
; create_system:system|rule_result_reg[5]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                    ; N/A                                                                                                                                                            ;
; create_system:system|rule_result_reg[5]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                    ; N/A                                                                                                                                                            ;
; create_system:system|rule_result_reg[6]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                    ; N/A                                                                                                                                                            ;
; create_system:system|rule_result_reg[6]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                    ; N/A                                                                                                                                                            ;
; create_system:system|rule_result_reg[7]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                    ; N/A                                                                                                                                                            ;
; create_system:system|rule_result_reg[7]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                    ; N/A                                                                                                                                                            ;
; create_system:system|rule_result_reg[8]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                    ; N/A                                                                                                                                                            ;
; create_system:system|rule_result_reg[8]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                    ; N/A                                                                                                                                                            ;
; create_system:system|rule_result_reg[9]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|rule_result_reg[10]                                                               ; N/A                                                                                                                                                            ;
; create_system:system|rule_result_reg[9]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|rule_result_reg[10]                                                               ; N/A                                                                                                                                                            ;
; create_system:system|rules:rule|rule_prev[0]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|input_char_reg[0]                                                                 ; N/A                                                                                                                                                            ;
; create_system:system|rules:rule|rule_prev[0]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|input_char_reg[0]                                                                 ; N/A                                                                                                                                                            ;
; create_system:system|rules:rule|rule_prev[1]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|input_char_reg[1]                                                                 ; N/A                                                                                                                                                            ;
; create_system:system|rules:rule|rule_prev[1]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|input_char_reg[1]                                                                 ; N/A                                                                                                                                                            ;
; create_system:system|rules:rule|rule_prev[2]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|input_char_reg[2]                                                                 ; N/A                                                                                                                                                            ;
; create_system:system|rules:rule|rule_prev[2]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|input_char_reg[2]                                                                 ; N/A                                                                                                                                                            ;
; create_system:system|rules:rule|rule_prev[3]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|input_char_reg[3]                                                                 ; N/A                                                                                                                                                            ;
; create_system:system|rules:rule|rule_prev[3]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|input_char_reg[3]                                                                 ; N/A                                                                                                                                                            ;
; create_system:system|rules:rule|rule_prev[4]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|input_char_reg[4]                                                                 ; N/A                                                                                                                                                            ;
; create_system:system|rules:rule|rule_prev[4]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|input_char_reg[4]                                                                 ; N/A                                                                                                                                                            ;
; create_system:system|rules:rule|rule_prev[5]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|input_char_reg[5]                                                                 ; N/A                                                                                                                                                            ;
; create_system:system|rules:rule|rule_prev[5]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|input_char_reg[5]                                                                 ; N/A                                                                                                                                                            ;
; create_system:system|rules:rule|rule_prev[6]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|input_char_reg[6]                                                                 ; N/A                                                                                                                                                            ;
; create_system:system|rules:rule|rule_prev[6]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|input_char_reg[6]                                                                 ; N/A                                                                                                                                                            ;
; create_system:system|rules:rule|rule_prev[7]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|input_char_reg[7]                                                                 ; N/A                                                                                                                                                            ;
; create_system:system|rules:rule|rule_prev[7]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|input_char_reg[7]                                                                 ; N/A                                                                                                                                                            ;
; create_system:system|rules:rule|rule_result_reg[0]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                    ; N/A                                                                                                                                                            ;
; create_system:system|rules:rule|rule_result_reg[0]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                    ; N/A                                                                                                                                                            ;
; create_system:system|rules:rule|rule_result_reg[10]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|rules:rule|rule_result_reg[10]                                                    ; N/A                                                                                                                                                            ;
; create_system:system|rules:rule|rule_result_reg[10]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|rules:rule|rule_result_reg[10]                                                    ; N/A                                                                                                                                                            ;
; create_system:system|rules:rule|rule_result_reg[11]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                    ; N/A                                                                                                                                                            ;
; create_system:system|rules:rule|rule_result_reg[11]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                    ; N/A                                                                                                                                                            ;
; create_system:system|rules:rule|rule_result_reg[12]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                    ; N/A                                                                                                                                                            ;
; create_system:system|rules:rule|rule_result_reg[12]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                    ; N/A                                                                                                                                                            ;
; create_system:system|rules:rule|rule_result_reg[13]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                    ; N/A                                                                                                                                                            ;
; create_system:system|rules:rule|rule_result_reg[13]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                    ; N/A                                                                                                                                                            ;
; create_system:system|rules:rule|rule_result_reg[14]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|rules:rule|rule_result_reg[10]                                                    ; N/A                                                                                                                                                            ;
; create_system:system|rules:rule|rule_result_reg[14]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|rules:rule|rule_result_reg[10]                                                    ; N/A                                                                                                                                                            ;
; create_system:system|rules:rule|rule_result_reg[15]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                    ; N/A                                                                                                                                                            ;
; create_system:system|rules:rule|rule_result_reg[15]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                    ; N/A                                                                                                                                                            ;
; create_system:system|rules:rule|rule_result_reg[16]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|rules:rule|rule_result_reg[10]                                                    ; N/A                                                                                                                                                            ;
; create_system:system|rules:rule|rule_result_reg[16]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|rules:rule|rule_result_reg[10]                                                    ; N/A                                                                                                                                                            ;
; create_system:system|rules:rule|rule_result_reg[17]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|rules:rule|rule_result_reg[17]                                                    ; N/A                                                                                                                                                            ;
; create_system:system|rules:rule|rule_result_reg[17]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|rules:rule|rule_result_reg[17]                                                    ; N/A                                                                                                                                                            ;
; create_system:system|rules:rule|rule_result_reg[18]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|rules:rule|rule_result_reg[18]                                                    ; N/A                                                                                                                                                            ;
; create_system:system|rules:rule|rule_result_reg[18]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|rules:rule|rule_result_reg[18]                                                    ; N/A                                                                                                                                                            ;
; create_system:system|rules:rule|rule_result_reg[19]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|rules:rule|rule_result_reg[10]                                                    ; N/A                                                                                                                                                            ;
; create_system:system|rules:rule|rule_result_reg[19]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|rules:rule|rule_result_reg[10]                                                    ; N/A                                                                                                                                                            ;
; create_system:system|rules:rule|rule_result_reg[1]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                    ; N/A                                                                                                                                                            ;
; create_system:system|rules:rule|rule_result_reg[1]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                    ; N/A                                                                                                                                                            ;
; create_system:system|rules:rule|rule_result_reg[20]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                    ; N/A                                                                                                                                                            ;
; create_system:system|rules:rule|rule_result_reg[20]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                    ; N/A                                                                                                                                                            ;
; create_system:system|rules:rule|rule_result_reg[21]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|rules:rule|rule_result_reg[10]                                                    ; N/A                                                                                                                                                            ;
; create_system:system|rules:rule|rule_result_reg[21]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|rules:rule|rule_result_reg[10]                                                    ; N/A                                                                                                                                                            ;
; create_system:system|rules:rule|rule_result_reg[22]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|rules:rule|rule_result_reg[18]                                                    ; N/A                                                                                                                                                            ;
; create_system:system|rules:rule|rule_result_reg[22]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|rules:rule|rule_result_reg[18]                                                    ; N/A                                                                                                                                                            ;
; create_system:system|rules:rule|rule_result_reg[23]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                    ; N/A                                                                                                                                                            ;
; create_system:system|rules:rule|rule_result_reg[23]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                    ; N/A                                                                                                                                                            ;
; create_system:system|rules:rule|rule_result_reg[24]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|rules:rule|rule_result_reg[24]                                                    ; N/A                                                                                                                                                            ;
; create_system:system|rules:rule|rule_result_reg[24]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|rules:rule|rule_result_reg[24]                                                    ; N/A                                                                                                                                                            ;
; create_system:system|rules:rule|rule_result_reg[25]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|rules:rule|rule_result_reg[25]                                                    ; N/A                                                                                                                                                            ;
; create_system:system|rules:rule|rule_result_reg[25]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|rules:rule|rule_result_reg[25]                                                    ; N/A                                                                                                                                                            ;
; create_system:system|rules:rule|rule_result_reg[26]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|rules:rule|rule_result_reg[26]                                                    ; N/A                                                                                                                                                            ;
; create_system:system|rules:rule|rule_result_reg[26]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|rules:rule|rule_result_reg[26]                                                    ; N/A                                                                                                                                                            ;
; create_system:system|rules:rule|rule_result_reg[27]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|rules:rule|rule_result_reg[27]                                                    ; N/A                                                                                                                                                            ;
; create_system:system|rules:rule|rule_result_reg[27]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|rules:rule|rule_result_reg[27]                                                    ; N/A                                                                                                                                                            ;
; create_system:system|rules:rule|rule_result_reg[28]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|rules:rule|rule_result_reg[28]                                                    ; N/A                                                                                                                                                            ;
; create_system:system|rules:rule|rule_result_reg[28]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|rules:rule|rule_result_reg[28]                                                    ; N/A                                                                                                                                                            ;
; create_system:system|rules:rule|rule_result_reg[29]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|rules:rule|rule_result_reg[29]                                                    ; N/A                                                                                                                                                            ;
; create_system:system|rules:rule|rule_result_reg[29]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|rules:rule|rule_result_reg[29]                                                    ; N/A                                                                                                                                                            ;
; create_system:system|rules:rule|rule_result_reg[2]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                    ; N/A                                                                                                                                                            ;
; create_system:system|rules:rule|rule_result_reg[2]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                    ; N/A                                                                                                                                                            ;
; create_system:system|rules:rule|rule_result_reg[30]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|rules:rule|rule_result_reg[30]                                                    ; N/A                                                                                                                                                            ;
; create_system:system|rules:rule|rule_result_reg[30]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|rules:rule|rule_result_reg[30]                                                    ; N/A                                                                                                                                                            ;
; create_system:system|rules:rule|rule_result_reg[31]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                    ; N/A                                                                                                                                                            ;
; create_system:system|rules:rule|rule_result_reg[31]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                    ; N/A                                                                                                                                                            ;
; create_system:system|rules:rule|rule_result_reg[32]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|rules:rule|rule_result_reg[32]                                                    ; N/A                                                                                                                                                            ;
; create_system:system|rules:rule|rule_result_reg[32]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|rules:rule|rule_result_reg[32]                                                    ; N/A                                                                                                                                                            ;
; create_system:system|rules:rule|rule_result_reg[33]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|rules:rule|rule_result_reg[33]                                                    ; N/A                                                                                                                                                            ;
; create_system:system|rules:rule|rule_result_reg[33]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|rules:rule|rule_result_reg[33]                                                    ; N/A                                                                                                                                                            ;
; create_system:system|rules:rule|rule_result_reg[34]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|rules:rule|rule_result_reg[34]                                                    ; N/A                                                                                                                                                            ;
; create_system:system|rules:rule|rule_result_reg[34]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|rules:rule|rule_result_reg[34]                                                    ; N/A                                                                                                                                                            ;
; create_system:system|rules:rule|rule_result_reg[35]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|rules:rule|rule_result_reg[30]                                                    ; N/A                                                                                                                                                            ;
; create_system:system|rules:rule|rule_result_reg[35]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|rules:rule|rule_result_reg[30]                                                    ; N/A                                                                                                                                                            ;
; create_system:system|rules:rule|rule_result_reg[36]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                    ; N/A                                                                                                                                                            ;
; create_system:system|rules:rule|rule_result_reg[36]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                    ; N/A                                                                                                                                                            ;
; create_system:system|rules:rule|rule_result_reg[37]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|rules:rule|rule_result_reg[30]                                                    ; N/A                                                                                                                                                            ;
; create_system:system|rules:rule|rule_result_reg[37]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|rules:rule|rule_result_reg[30]                                                    ; N/A                                                                                                                                                            ;
; create_system:system|rules:rule|rule_result_reg[38]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|rules:rule|rule_result_reg[29]                                                    ; N/A                                                                                                                                                            ;
; create_system:system|rules:rule|rule_result_reg[38]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|rules:rule|rule_result_reg[29]                                                    ; N/A                                                                                                                                                            ;
; create_system:system|rules:rule|rule_result_reg[39]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                    ; N/A                                                                                                                                                            ;
; create_system:system|rules:rule|rule_result_reg[39]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                    ; N/A                                                                                                                                                            ;
; create_system:system|rules:rule|rule_result_reg[3]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                    ; N/A                                                                                                                                                            ;
; create_system:system|rules:rule|rule_result_reg[3]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                    ; N/A                                                                                                                                                            ;
; create_system:system|rules:rule|rule_result_reg[40]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|rules:rule|rule_result_reg[40]                                                    ; N/A                                                                                                                                                            ;
; create_system:system|rules:rule|rule_result_reg[40]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|rules:rule|rule_result_reg[40]                                                    ; N/A                                                                                                                                                            ;
; create_system:system|rules:rule|rule_result_reg[41]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|rules:rule|rule_result_reg[41]                                                    ; N/A                                                                                                                                                            ;
; create_system:system|rules:rule|rule_result_reg[41]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|rules:rule|rule_result_reg[41]                                                    ; N/A                                                                                                                                                            ;
; create_system:system|rules:rule|rule_result_reg[42]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|rules:rule|rule_result_reg[42]                                                    ; N/A                                                                                                                                                            ;
; create_system:system|rules:rule|rule_result_reg[42]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|rules:rule|rule_result_reg[42]                                                    ; N/A                                                                                                                                                            ;
; create_system:system|rules:rule|rule_result_reg[43]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|rules:rule|rule_result_reg[40]                                                    ; N/A                                                                                                                                                            ;
; create_system:system|rules:rule|rule_result_reg[43]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|rules:rule|rule_result_reg[40]                                                    ; N/A                                                                                                                                                            ;
; create_system:system|rules:rule|rule_result_reg[44]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|rules:rule|rule_result_reg[44]                                                    ; N/A                                                                                                                                                            ;
; create_system:system|rules:rule|rule_result_reg[44]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|rules:rule|rule_result_reg[44]                                                    ; N/A                                                                                                                                                            ;
; create_system:system|rules:rule|rule_result_reg[45]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|rules:rule|rule_result_reg[45]                                                    ; N/A                                                                                                                                                            ;
; create_system:system|rules:rule|rule_result_reg[45]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|rules:rule|rule_result_reg[45]                                                    ; N/A                                                                                                                                                            ;
; create_system:system|rules:rule|rule_result_reg[46]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|rules:rule|rule_result_reg[46]                                                    ; N/A                                                                                                                                                            ;
; create_system:system|rules:rule|rule_result_reg[46]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|rules:rule|rule_result_reg[46]                                                    ; N/A                                                                                                                                                            ;
; create_system:system|rules:rule|rule_result_reg[47]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                    ; N/A                                                                                                                                                            ;
; create_system:system|rules:rule|rule_result_reg[47]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                    ; N/A                                                                                                                                                            ;
; create_system:system|rules:rule|rule_result_reg[48]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|rules:rule|rule_result_reg[48]                                                    ; N/A                                                                                                                                                            ;
; create_system:system|rules:rule|rule_result_reg[48]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|rules:rule|rule_result_reg[48]                                                    ; N/A                                                                                                                                                            ;
; create_system:system|rules:rule|rule_result_reg[49]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|rules:rule|rule_result_reg[49]                                                    ; N/A                                                                                                                                                            ;
; create_system:system|rules:rule|rule_result_reg[49]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|rules:rule|rule_result_reg[49]                                                    ; N/A                                                                                                                                                            ;
; create_system:system|rules:rule|rule_result_reg[4]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                    ; N/A                                                                                                                                                            ;
; create_system:system|rules:rule|rule_result_reg[4]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                    ; N/A                                                                                                                                                            ;
; create_system:system|rules:rule|rule_result_reg[50]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|rules:rule|rule_result_reg[50]                                                    ; N/A                                                                                                                                                            ;
; create_system:system|rules:rule|rule_result_reg[50]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|rules:rule|rule_result_reg[50]                                                    ; N/A                                                                                                                                                            ;
; create_system:system|rules:rule|rule_result_reg[51]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|rules:rule|rule_result_reg[51]                                                    ; N/A                                                                                                                                                            ;
; create_system:system|rules:rule|rule_result_reg[51]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|rules:rule|rule_result_reg[51]                                                    ; N/A                                                                                                                                                            ;
; create_system:system|rules:rule|rule_result_reg[52]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|rules:rule|rule_result_reg[28]                                                    ; N/A                                                                                                                                                            ;
; create_system:system|rules:rule|rule_result_reg[52]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|rules:rule|rule_result_reg[28]                                                    ; N/A                                                                                                                                                            ;
; create_system:system|rules:rule|rule_result_reg[53]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|rules:rule|rule_result_reg[53]                                                    ; N/A                                                                                                                                                            ;
; create_system:system|rules:rule|rule_result_reg[53]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|rules:rule|rule_result_reg[53]                                                    ; N/A                                                                                                                                                            ;
; create_system:system|rules:rule|rule_result_reg[54]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|rules:rule|rule_result_reg[54]                                                    ; N/A                                                                                                                                                            ;
; create_system:system|rules:rule|rule_result_reg[54]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|rules:rule|rule_result_reg[54]                                                    ; N/A                                                                                                                                                            ;
; create_system:system|rules:rule|rule_result_reg[55]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                    ; N/A                                                                                                                                                            ;
; create_system:system|rules:rule|rule_result_reg[55]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                    ; N/A                                                                                                                                                            ;
; create_system:system|rules:rule|rule_result_reg[56]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|rules:rule|rule_result_reg[56]                                                    ; N/A                                                                                                                                                            ;
; create_system:system|rules:rule|rule_result_reg[56]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|rules:rule|rule_result_reg[56]                                                    ; N/A                                                                                                                                                            ;
; create_system:system|rules:rule|rule_result_reg[57]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|rules:rule|rule_result_reg[57]                                                    ; N/A                                                                                                                                                            ;
; create_system:system|rules:rule|rule_result_reg[57]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|rules:rule|rule_result_reg[57]                                                    ; N/A                                                                                                                                                            ;
; create_system:system|rules:rule|rule_result_reg[58]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|rules:rule|rule_result_reg[58]                                                    ; N/A                                                                                                                                                            ;
; create_system:system|rules:rule|rule_result_reg[58]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|rules:rule|rule_result_reg[58]                                                    ; N/A                                                                                                                                                            ;
; create_system:system|rules:rule|rule_result_reg[59]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|rules:rule|rule_result_reg[59]                                                    ; N/A                                                                                                                                                            ;
; create_system:system|rules:rule|rule_result_reg[59]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|rules:rule|rule_result_reg[59]                                                    ; N/A                                                                                                                                                            ;
; create_system:system|rules:rule|rule_result_reg[5]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                    ; N/A                                                                                                                                                            ;
; create_system:system|rules:rule|rule_result_reg[5]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                    ; N/A                                                                                                                                                            ;
; create_system:system|rules:rule|rule_result_reg[60]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|rules:rule|rule_result_reg[60]                                                    ; N/A                                                                                                                                                            ;
; create_system:system|rules:rule|rule_result_reg[60]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|rules:rule|rule_result_reg[60]                                                    ; N/A                                                                                                                                                            ;
; create_system:system|rules:rule|rule_result_reg[61]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|rules:rule|rule_result_reg[61]                                                    ; N/A                                                                                                                                                            ;
; create_system:system|rules:rule|rule_result_reg[61]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|rules:rule|rule_result_reg[61]                                                    ; N/A                                                                                                                                                            ;
; create_system:system|rules:rule|rule_result_reg[62]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|rules:rule|rule_result_reg[62]                                                    ; N/A                                                                                                                                                            ;
; create_system:system|rules:rule|rule_result_reg[62]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|rules:rule|rule_result_reg[62]                                                    ; N/A                                                                                                                                                            ;
; create_system:system|rules:rule|rule_result_reg[63]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                    ; N/A                                                                                                                                                            ;
; create_system:system|rules:rule|rule_result_reg[63]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                    ; N/A                                                                                                                                                            ;
; create_system:system|rules:rule|rule_result_reg[64]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|rules:rule|rule_result_reg[64]                                                    ; N/A                                                                                                                                                            ;
; create_system:system|rules:rule|rule_result_reg[64]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|rules:rule|rule_result_reg[64]                                                    ; N/A                                                                                                                                                            ;
; create_system:system|rules:rule|rule_result_reg[65]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|rules:rule|rule_result_reg[65]                                                    ; N/A                                                                                                                                                            ;
; create_system:system|rules:rule|rule_result_reg[65]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|rules:rule|rule_result_reg[65]                                                    ; N/A                                                                                                                                                            ;
; create_system:system|rules:rule|rule_result_reg[66]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|rules:rule|rule_result_reg[66]                                                    ; N/A                                                                                                                                                            ;
; create_system:system|rules:rule|rule_result_reg[66]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|rules:rule|rule_result_reg[66]                                                    ; N/A                                                                                                                                                            ;
; create_system:system|rules:rule|rule_result_reg[67]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|rules:rule|rule_result_reg[67]                                                    ; N/A                                                                                                                                                            ;
; create_system:system|rules:rule|rule_result_reg[67]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|rules:rule|rule_result_reg[67]                                                    ; N/A                                                                                                                                                            ;
; create_system:system|rules:rule|rule_result_reg[68]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                    ; N/A                                                                                                                                                            ;
; create_system:system|rules:rule|rule_result_reg[68]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                    ; N/A                                                                                                                                                            ;
; create_system:system|rules:rule|rule_result_reg[69]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|rules:rule|rule_result_reg[67]                                                    ; N/A                                                                                                                                                            ;
; create_system:system|rules:rule|rule_result_reg[69]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|rules:rule|rule_result_reg[67]                                                    ; N/A                                                                                                                                                            ;
; create_system:system|rules:rule|rule_result_reg[6]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                    ; N/A                                                                                                                                                            ;
; create_system:system|rules:rule|rule_result_reg[6]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                    ; N/A                                                                                                                                                            ;
; create_system:system|rules:rule|rule_result_reg[70]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|rules:rule|rule_result_reg[70]                                                    ; N/A                                                                                                                                                            ;
; create_system:system|rules:rule|rule_result_reg[70]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|rules:rule|rule_result_reg[70]                                                    ; N/A                                                                                                                                                            ;
; create_system:system|rules:rule|rule_result_reg[71]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                    ; N/A                                                                                                                                                            ;
; create_system:system|rules:rule|rule_result_reg[71]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                    ; N/A                                                                                                                                                            ;
; create_system:system|rules:rule|rule_result_reg[72]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|rules:rule|rule_result_reg[72]                                                    ; N/A                                                                                                                                                            ;
; create_system:system|rules:rule|rule_result_reg[72]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|rules:rule|rule_result_reg[72]                                                    ; N/A                                                                                                                                                            ;
; create_system:system|rules:rule|rule_result_reg[73]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|rules:rule|rule_result_reg[73]                                                    ; N/A                                                                                                                                                            ;
; create_system:system|rules:rule|rule_result_reg[73]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|rules:rule|rule_result_reg[73]                                                    ; N/A                                                                                                                                                            ;
; create_system:system|rules:rule|rule_result_reg[74]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|rules:rule|rule_result_reg[74]                                                    ; N/A                                                                                                                                                            ;
; create_system:system|rules:rule|rule_result_reg[74]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|rules:rule|rule_result_reg[74]                                                    ; N/A                                                                                                                                                            ;
; create_system:system|rules:rule|rule_result_reg[75]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|rules:rule|rule_result_reg[75]                                                    ; N/A                                                                                                                                                            ;
; create_system:system|rules:rule|rule_result_reg[75]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|rules:rule|rule_result_reg[75]                                                    ; N/A                                                                                                                                                            ;
; create_system:system|rules:rule|rule_result_reg[76]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|rules:rule|rule_result_reg[76]                                                    ; N/A                                                                                                                                                            ;
; create_system:system|rules:rule|rule_result_reg[76]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|rules:rule|rule_result_reg[76]                                                    ; N/A                                                                                                                                                            ;
; create_system:system|rules:rule|rule_result_reg[77]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|rules:rule|rule_result_reg[77]                                                    ; N/A                                                                                                                                                            ;
; create_system:system|rules:rule|rule_result_reg[77]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|rules:rule|rule_result_reg[77]                                                    ; N/A                                                                                                                                                            ;
; create_system:system|rules:rule|rule_result_reg[78]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|rules:rule|rule_result_reg[78]                                                    ; N/A                                                                                                                                                            ;
; create_system:system|rules:rule|rule_result_reg[78]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|rules:rule|rule_result_reg[78]                                                    ; N/A                                                                                                                                                            ;
; create_system:system|rules:rule|rule_result_reg[79]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|rules:rule|rule_result_reg[79]                                                    ; N/A                                                                                                                                                            ;
; create_system:system|rules:rule|rule_result_reg[79]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|rules:rule|rule_result_reg[79]                                                    ; N/A                                                                                                                                                            ;
; create_system:system|rules:rule|rule_result_reg[7]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                    ; N/A                                                                                                                                                            ;
; create_system:system|rules:rule|rule_result_reg[7]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                    ; N/A                                                                                                                                                            ;
; create_system:system|rules:rule|rule_result_reg[8]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                    ; N/A                                                                                                                                                            ;
; create_system:system|rules:rule|rule_result_reg[8]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                    ; N/A                                                                                                                                                            ;
; create_system:system|rules:rule|rule_result_reg[9]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|rules:rule|rule_result_reg[10]                                                    ; N/A                                                                                                                                                            ;
; create_system:system|rules:rule|rule_result_reg[9]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|rules:rule|rule_result_reg[10]                                                    ; N/A                                                                                                                                                            ;
; create_system:system|rules:rule|rule_state_reg.DRAGON_TRANSLATE   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|rules:rule|rule_state_reg.DRAGON_TRANSLATE                                        ; N/A                                                                                                                                                            ;
; create_system:system|rules:rule|rule_state_reg.DRAGON_TRANSLATE   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|rules:rule|rule_state_reg.DRAGON_TRANSLATE                                        ; N/A                                                                                                                                                            ;
; create_system:system|rules:rule|rule_state_reg.RULE_UPDATE        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|rules:rule|rule_state_reg.RULE_UPDATE~_wirecell                                   ; N/A                                                                                                                                                            ;
; create_system:system|rules:rule|rule_state_reg.RULE_UPDATE        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|rules:rule|rule_state_reg.RULE_UPDATE~_wirecell                                   ; N/A                                                                                                                                                            ;
; create_system:system|rules:rule|rule_state_reg.TRIANGLE_TRANSLATE ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|rules:rule|rule_state_reg.TRIANGLE_TRANSLATE                                      ; N/A                                                                                                                                                            ;
; create_system:system|rules:rule|rule_state_reg.TRIANGLE_TRANSLATE ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|rules:rule|rule_state_reg.TRIANGLE_TRANSLATE                                      ; N/A                                                                                                                                                            ;
; create_system:system|state_reg.COMPUTE_DRAGON                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|state_reg.COMPUTE_DRAGON                                                          ; N/A                                                                                                                                                            ;
; create_system:system|state_reg.COMPUTE_DRAGON                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|state_reg.COMPUTE_DRAGON                                                          ; N/A                                                                                                                                                            ;
; create_system:system|state_reg.DONE                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|state_reg.DONE                                                                    ; N/A                                                                                                                                                            ;
; create_system:system|state_reg.DONE                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|state_reg.DONE                                                                    ; N/A                                                                                                                                                            ;
; create_system:system|state_reg.GET_CHAR                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|state_reg.GET_CHAR                                                                ; N/A                                                                                                                                                            ;
; create_system:system|state_reg.GET_CHAR                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|state_reg.GET_CHAR                                                                ; N/A                                                                                                                                                            ;
; create_system:system|state_reg.INCREMENT_ITER                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|state_reg.INCREMENT_ITER                                                          ; N/A                                                                                                                                                            ;
; create_system:system|state_reg.INCREMENT_ITER                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|state_reg.INCREMENT_ITER                                                          ; N/A                                                                                                                                                            ;
; create_system:system|state_reg.INCREMENT_READ                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                    ; N/A                                                                                                                                                            ;
; create_system:system|state_reg.INCREMENT_READ                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                    ; N/A                                                                                                                                                            ;
; create_system:system|state_reg.INCREMENT_WRITE_A                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|state_reg.INCREMENT_WRITE_A                                                       ; N/A                                                                                                                                                            ;
; create_system:system|state_reg.INCREMENT_WRITE_A                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|state_reg.INCREMENT_WRITE_A                                                       ; N/A                                                                                                                                                            ;
; create_system:system|state_reg.INCREMENT_WRITE_B                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|state_reg.INCREMENT_WRITE_B                                                       ; N/A                                                                                                                                                            ;
; create_system:system|state_reg.INCREMENT_WRITE_B                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|state_reg.INCREMENT_WRITE_B                                                       ; N/A                                                                                                                                                            ;
; create_system:system|state_reg.NEXT_BYTE                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|state_reg.NEXT_BYTE                                                               ; N/A                                                                                                                                                            ;
; create_system:system|state_reg.NEXT_BYTE                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|state_reg.NEXT_BYTE                                                               ; N/A                                                                                                                                                            ;
; create_system:system|state_reg.READ_M10K                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|state_reg.READ_M10K                                                               ; N/A                                                                                                                                                            ;
; create_system:system|state_reg.READ_M10K                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|state_reg.READ_M10K                                                               ; N/A                                                                                                                                                            ;
; create_system:system|state_reg.WRITE_M10K_A                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|state_reg.WRITE_M10K_A                                                            ; N/A                                                                                                                                                            ;
; create_system:system|state_reg.WRITE_M10K_A                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|state_reg.WRITE_M10K_A                                                            ; N/A                                                                                                                                                            ;
; create_system:system|state_reg.WRITE_M10K_B                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|state_reg.WRITE_M10K_B                                                            ; N/A                                                                                                                                                            ;
; create_system:system|state_reg.WRITE_M10K_B                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|state_reg.WRITE_M10K_B                                                            ; N/A                                                                                                                                                            ;
; create_system:system|state_reg.ZERO_READ                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|state_reg.ZERO_READ                                                               ; N/A                                                                                                                                                            ;
; create_system:system|state_reg.ZERO_READ                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|state_reg.ZERO_READ                                                               ; N/A                                                                                                                                                            ;
; create_system:system|system_done                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|system_done_reg                                                                   ; N/A                                                                                                                                                            ;
; create_system:system|system_done                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|system_done_reg                                                                   ; N/A                                                                                                                                                            ;
; create_system:system|system_input_string[0]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Computer_System:The_System|Computer_System_axiom:axiom|data_out[0]                                     ; N/A                                                                                                                                                            ;
; create_system:system|system_input_string[0]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Computer_System:The_System|Computer_System_axiom:axiom|data_out[0]                                     ; N/A                                                                                                                                                            ;
; create_system:system|system_input_string[10]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Computer_System:The_System|Computer_System_axiom:axiom|data_out[10]                                    ; N/A                                                                                                                                                            ;
; create_system:system|system_input_string[10]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Computer_System:The_System|Computer_System_axiom:axiom|data_out[10]                                    ; N/A                                                                                                                                                            ;
; create_system:system|system_input_string[11]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Computer_System:The_System|Computer_System_axiom:axiom|data_out[11]                                    ; N/A                                                                                                                                                            ;
; create_system:system|system_input_string[11]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Computer_System:The_System|Computer_System_axiom:axiom|data_out[11]                                    ; N/A                                                                                                                                                            ;
; create_system:system|system_input_string[12]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Computer_System:The_System|Computer_System_axiom:axiom|data_out[12]                                    ; N/A                                                                                                                                                            ;
; create_system:system|system_input_string[12]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Computer_System:The_System|Computer_System_axiom:axiom|data_out[12]                                    ; N/A                                                                                                                                                            ;
; create_system:system|system_input_string[13]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Computer_System:The_System|Computer_System_axiom:axiom|data_out[13]                                    ; N/A                                                                                                                                                            ;
; create_system:system|system_input_string[13]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Computer_System:The_System|Computer_System_axiom:axiom|data_out[13]                                    ; N/A                                                                                                                                                            ;
; create_system:system|system_input_string[14]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Computer_System:The_System|Computer_System_axiom:axiom|data_out[14]                                    ; N/A                                                                                                                                                            ;
; create_system:system|system_input_string[14]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Computer_System:The_System|Computer_System_axiom:axiom|data_out[14]                                    ; N/A                                                                                                                                                            ;
; create_system:system|system_input_string[15]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Computer_System:The_System|Computer_System_axiom:axiom|data_out[15]                                    ; N/A                                                                                                                                                            ;
; create_system:system|system_input_string[15]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Computer_System:The_System|Computer_System_axiom:axiom|data_out[15]                                    ; N/A                                                                                                                                                            ;
; create_system:system|system_input_string[16]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Computer_System:The_System|Computer_System_axiom:axiom|data_out[16]                                    ; N/A                                                                                                                                                            ;
; create_system:system|system_input_string[16]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Computer_System:The_System|Computer_System_axiom:axiom|data_out[16]                                    ; N/A                                                                                                                                                            ;
; create_system:system|system_input_string[17]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Computer_System:The_System|Computer_System_axiom:axiom|data_out[17]                                    ; N/A                                                                                                                                                            ;
; create_system:system|system_input_string[17]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Computer_System:The_System|Computer_System_axiom:axiom|data_out[17]                                    ; N/A                                                                                                                                                            ;
; create_system:system|system_input_string[18]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Computer_System:The_System|Computer_System_axiom:axiom|data_out[18]                                    ; N/A                                                                                                                                                            ;
; create_system:system|system_input_string[18]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Computer_System:The_System|Computer_System_axiom:axiom|data_out[18]                                    ; N/A                                                                                                                                                            ;
; create_system:system|system_input_string[19]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Computer_System:The_System|Computer_System_axiom:axiom|data_out[19]                                    ; N/A                                                                                                                                                            ;
; create_system:system|system_input_string[19]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Computer_System:The_System|Computer_System_axiom:axiom|data_out[19]                                    ; N/A                                                                                                                                                            ;
; create_system:system|system_input_string[1]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Computer_System:The_System|Computer_System_axiom:axiom|data_out[1]                                     ; N/A                                                                                                                                                            ;
; create_system:system|system_input_string[1]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Computer_System:The_System|Computer_System_axiom:axiom|data_out[1]                                     ; N/A                                                                                                                                                            ;
; create_system:system|system_input_string[20]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Computer_System:The_System|Computer_System_axiom:axiom|data_out[20]                                    ; N/A                                                                                                                                                            ;
; create_system:system|system_input_string[20]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Computer_System:The_System|Computer_System_axiom:axiom|data_out[20]                                    ; N/A                                                                                                                                                            ;
; create_system:system|system_input_string[21]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Computer_System:The_System|Computer_System_axiom:axiom|data_out[21]                                    ; N/A                                                                                                                                                            ;
; create_system:system|system_input_string[21]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Computer_System:The_System|Computer_System_axiom:axiom|data_out[21]                                    ; N/A                                                                                                                                                            ;
; create_system:system|system_input_string[22]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Computer_System:The_System|Computer_System_axiom:axiom|data_out[22]                                    ; N/A                                                                                                                                                            ;
; create_system:system|system_input_string[22]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Computer_System:The_System|Computer_System_axiom:axiom|data_out[22]                                    ; N/A                                                                                                                                                            ;
; create_system:system|system_input_string[23]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Computer_System:The_System|Computer_System_axiom:axiom|data_out[23]                                    ; N/A                                                                                                                                                            ;
; create_system:system|system_input_string[23]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Computer_System:The_System|Computer_System_axiom:axiom|data_out[23]                                    ; N/A                                                                                                                                                            ;
; create_system:system|system_input_string[24]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Computer_System:The_System|Computer_System_axiom:axiom|data_out[24]                                    ; N/A                                                                                                                                                            ;
; create_system:system|system_input_string[24]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Computer_System:The_System|Computer_System_axiom:axiom|data_out[24]                                    ; N/A                                                                                                                                                            ;
; create_system:system|system_input_string[25]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Computer_System:The_System|Computer_System_axiom:axiom|data_out[25]                                    ; N/A                                                                                                                                                            ;
; create_system:system|system_input_string[25]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Computer_System:The_System|Computer_System_axiom:axiom|data_out[25]                                    ; N/A                                                                                                                                                            ;
; create_system:system|system_input_string[26]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Computer_System:The_System|Computer_System_axiom:axiom|data_out[26]                                    ; N/A                                                                                                                                                            ;
; create_system:system|system_input_string[26]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Computer_System:The_System|Computer_System_axiom:axiom|data_out[26]                                    ; N/A                                                                                                                                                            ;
; create_system:system|system_input_string[27]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Computer_System:The_System|Computer_System_axiom:axiom|data_out[27]                                    ; N/A                                                                                                                                                            ;
; create_system:system|system_input_string[27]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Computer_System:The_System|Computer_System_axiom:axiom|data_out[27]                                    ; N/A                                                                                                                                                            ;
; create_system:system|system_input_string[28]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Computer_System:The_System|Computer_System_axiom:axiom|data_out[28]                                    ; N/A                                                                                                                                                            ;
; create_system:system|system_input_string[28]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Computer_System:The_System|Computer_System_axiom:axiom|data_out[28]                                    ; N/A                                                                                                                                                            ;
; create_system:system|system_input_string[29]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Computer_System:The_System|Computer_System_axiom:axiom|data_out[29]                                    ; N/A                                                                                                                                                            ;
; create_system:system|system_input_string[29]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Computer_System:The_System|Computer_System_axiom:axiom|data_out[29]                                    ; N/A                                                                                                                                                            ;
; create_system:system|system_input_string[2]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Computer_System:The_System|Computer_System_axiom:axiom|data_out[2]                                     ; N/A                                                                                                                                                            ;
; create_system:system|system_input_string[2]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Computer_System:The_System|Computer_System_axiom:axiom|data_out[2]                                     ; N/A                                                                                                                                                            ;
; create_system:system|system_input_string[30]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Computer_System:The_System|Computer_System_axiom:axiom|data_out[30]                                    ; N/A                                                                                                                                                            ;
; create_system:system|system_input_string[30]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Computer_System:The_System|Computer_System_axiom:axiom|data_out[30]                                    ; N/A                                                                                                                                                            ;
; create_system:system|system_input_string[31]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Computer_System:The_System|Computer_System_axiom:axiom|data_out[31]                                    ; N/A                                                                                                                                                            ;
; create_system:system|system_input_string[31]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Computer_System:The_System|Computer_System_axiom:axiom|data_out[31]                                    ; N/A                                                                                                                                                            ;
; create_system:system|system_input_string[3]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Computer_System:The_System|Computer_System_axiom:axiom|data_out[3]                                     ; N/A                                                                                                                                                            ;
; create_system:system|system_input_string[3]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Computer_System:The_System|Computer_System_axiom:axiom|data_out[3]                                     ; N/A                                                                                                                                                            ;
; create_system:system|system_input_string[4]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Computer_System:The_System|Computer_System_axiom:axiom|data_out[4]                                     ; N/A                                                                                                                                                            ;
; create_system:system|system_input_string[4]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Computer_System:The_System|Computer_System_axiom:axiom|data_out[4]                                     ; N/A                                                                                                                                                            ;
; create_system:system|system_input_string[5]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Computer_System:The_System|Computer_System_axiom:axiom|data_out[5]                                     ; N/A                                                                                                                                                            ;
; create_system:system|system_input_string[5]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Computer_System:The_System|Computer_System_axiom:axiom|data_out[5]                                     ; N/A                                                                                                                                                            ;
; create_system:system|system_input_string[6]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Computer_System:The_System|Computer_System_axiom:axiom|data_out[6]                                     ; N/A                                                                                                                                                            ;
; create_system:system|system_input_string[6]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Computer_System:The_System|Computer_System_axiom:axiom|data_out[6]                                     ; N/A                                                                                                                                                            ;
; create_system:system|system_input_string[7]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Computer_System:The_System|Computer_System_axiom:axiom|data_out[7]                                     ; N/A                                                                                                                                                            ;
; create_system:system|system_input_string[7]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Computer_System:The_System|Computer_System_axiom:axiom|data_out[7]                                     ; N/A                                                                                                                                                            ;
; create_system:system|system_input_string[8]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Computer_System:The_System|Computer_System_axiom:axiom|data_out[8]                                     ; N/A                                                                                                                                                            ;
; create_system:system|system_input_string[8]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Computer_System:The_System|Computer_System_axiom:axiom|data_out[8]                                     ; N/A                                                                                                                                                            ;
; create_system:system|system_input_string[9]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Computer_System:The_System|Computer_System_axiom:axiom|data_out[9]                                     ; N/A                                                                                                                                                            ;
; create_system:system|system_input_string[9]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Computer_System:The_System|Computer_System_axiom:axiom|data_out[9]                                     ; N/A                                                                                                                                                            ;
; create_system:system|system_output_string[0]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|system_output_string_reg[0]                                                       ; N/A                                                                                                                                                            ;
; create_system:system|system_output_string[0]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|system_output_string_reg[0]                                                       ; N/A                                                                                                                                                            ;
; create_system:system|system_output_string[1]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|system_output_string_reg[1]                                                       ; N/A                                                                                                                                                            ;
; create_system:system|system_output_string[1]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|system_output_string_reg[1]                                                       ; N/A                                                                                                                                                            ;
; create_system:system|system_output_string[2]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|system_output_string_reg[2]                                                       ; N/A                                                                                                                                                            ;
; create_system:system|system_output_string[2]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|system_output_string_reg[2]                                                       ; N/A                                                                                                                                                            ;
; create_system:system|system_output_string[3]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|system_output_string_reg[3]                                                       ; N/A                                                                                                                                                            ;
; create_system:system|system_output_string[3]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|system_output_string_reg[3]                                                       ; N/A                                                                                                                                                            ;
; create_system:system|system_output_string[4]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|system_output_string_reg[4]                                                       ; N/A                                                                                                                                                            ;
; create_system:system|system_output_string[4]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|system_output_string_reg[4]                                                       ; N/A                                                                                                                                                            ;
; create_system:system|system_output_string[5]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|system_output_string_reg[5]                                                       ; N/A                                                                                                                                                            ;
; create_system:system|system_output_string[5]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|system_output_string_reg[5]                                                       ; N/A                                                                                                                                                            ;
; create_system:system|system_output_string[6]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|system_output_string_reg[6]                                                       ; N/A                                                                                                                                                            ;
; create_system:system|system_output_string[6]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|system_output_string_reg[6]                                                       ; N/A                                                                                                                                                            ;
; create_system:system|system_output_string[7]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|system_output_string_reg[7]                                                       ; N/A                                                                                                                                                            ;
; create_system:system|system_output_string[7]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|system_output_string_reg[7]                                                       ; N/A                                                                                                                                                            ;
; create_system:system|system_val                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|system_val_reg                                                                    ; N/A                                                                                                                                                            ;
; create_system:system|system_val                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; create_system:system|system_val_reg                                                                    ; N/A                                                                                                                                                            ;
; create_system:system|top_graphing[0]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top_graphing_reg[0]                                                                                    ; N/A                                                                                                                                                            ;
; create_system:system|top_graphing[0]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top_graphing_reg[0]                                                                                    ; N/A                                                                                                                                                            ;
; create_system:system|top_graphing[1]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top_graphing_reg[1]                                                                                    ; N/A                                                                                                                                                            ;
; create_system:system|top_graphing[1]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top_graphing_reg[1]                                                                                    ; N/A                                                                                                                                                            ;
; create_system:system|top_rdy                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top_rdy_reg                                                                                            ; N/A                                                                                                                                                            ;
; create_system:system|top_rdy                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top_rdy_reg                                                                                            ; N/A                                                                                                                                                            ;
; system_output_string_reg[0]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system_output_string_reg[0]                                                                            ; N/A                                                                                                                                                            ;
; system_output_string_reg[0]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system_output_string_reg[0]                                                                            ; N/A                                                                                                                                                            ;
; system_output_string_reg[1]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system_output_string_reg[1]                                                                            ; N/A                                                                                                                                                            ;
; system_output_string_reg[1]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system_output_string_reg[1]                                                                            ; N/A                                                                                                                                                            ;
; system_output_string_reg[2]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system_output_string_reg[2]                                                                            ; N/A                                                                                                                                                            ;
; system_output_string_reg[2]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system_output_string_reg[2]                                                                            ; N/A                                                                                                                                                            ;
; system_output_string_reg[3]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system_output_string_reg[3]                                                                            ; N/A                                                                                                                                                            ;
; system_output_string_reg[3]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system_output_string_reg[3]                                                                            ; N/A                                                                                                                                                            ;
; system_output_string_reg[4]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system_output_string_reg[4]                                                                            ; N/A                                                                                                                                                            ;
; system_output_string_reg[4]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system_output_string_reg[4]                                                                            ; N/A                                                                                                                                                            ;
; system_output_string_reg[5]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system_output_string_reg[5]                                                                            ; N/A                                                                                                                                                            ;
; system_output_string_reg[5]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system_output_string_reg[5]                                                                            ; N/A                                                                                                                                                            ;
; system_output_string_reg[6]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system_output_string_reg[6]                                                                            ; N/A                                                                                                                                                            ;
; system_output_string_reg[6]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system_output_string_reg[6]                                                                            ; N/A                                                                                                                                                            ;
; system_output_string_reg[7]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system_output_string_reg[7]                                                                            ; N/A                                                                                                                                                            ;
; system_output_string_reg[7]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system_output_string_reg[7]                                                                            ; N/A                                                                                                                                                            ;
; targetx_reg[0]                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; targetx_reg[0]                                                                                         ; N/A                                                                                                                                                            ;
; targetx_reg[0]                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; targetx_reg[0]                                                                                         ; N/A                                                                                                                                                            ;
; targetx_reg[10]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; targetx_reg[10]                                                                                        ; N/A                                                                                                                                                            ;
; targetx_reg[10]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; targetx_reg[10]                                                                                        ; N/A                                                                                                                                                            ;
; targetx_reg[11]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; targetx_reg[11]                                                                                        ; N/A                                                                                                                                                            ;
; targetx_reg[11]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; targetx_reg[11]                                                                                        ; N/A                                                                                                                                                            ;
; targetx_reg[12]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; targetx_reg[12]                                                                                        ; N/A                                                                                                                                                            ;
; targetx_reg[12]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; targetx_reg[12]                                                                                        ; N/A                                                                                                                                                            ;
; targetx_reg[13]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; targetx_reg[13]                                                                                        ; N/A                                                                                                                                                            ;
; targetx_reg[13]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; targetx_reg[13]                                                                                        ; N/A                                                                                                                                                            ;
; targetx_reg[14]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; targetx_reg[14]                                                                                        ; N/A                                                                                                                                                            ;
; targetx_reg[14]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; targetx_reg[14]                                                                                        ; N/A                                                                                                                                                            ;
; targetx_reg[15]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; targetx_reg[15]                                                                                        ; N/A                                                                                                                                                            ;
; targetx_reg[15]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; targetx_reg[15]                                                                                        ; N/A                                                                                                                                                            ;
; targetx_reg[16]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; targetx_reg[16]                                                                                        ; N/A                                                                                                                                                            ;
; targetx_reg[16]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; targetx_reg[16]                                                                                        ; N/A                                                                                                                                                            ;
; targetx_reg[17]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; targetx_reg[17]                                                                                        ; N/A                                                                                                                                                            ;
; targetx_reg[17]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; targetx_reg[17]                                                                                        ; N/A                                                                                                                                                            ;
; targetx_reg[18]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; targetx_reg[18]                                                                                        ; N/A                                                                                                                                                            ;
; targetx_reg[18]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; targetx_reg[18]                                                                                        ; N/A                                                                                                                                                            ;
; targetx_reg[19]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; targetx_reg[19]                                                                                        ; N/A                                                                                                                                                            ;
; targetx_reg[19]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; targetx_reg[19]                                                                                        ; N/A                                                                                                                                                            ;
; targetx_reg[1]                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; targetx_reg[1]                                                                                         ; N/A                                                                                                                                                            ;
; targetx_reg[1]                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; targetx_reg[1]                                                                                         ; N/A                                                                                                                                                            ;
; targetx_reg[20]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; targetx_reg[20]                                                                                        ; N/A                                                                                                                                                            ;
; targetx_reg[20]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; targetx_reg[20]                                                                                        ; N/A                                                                                                                                                            ;
; targetx_reg[21]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; targetx_reg[21]                                                                                        ; N/A                                                                                                                                                            ;
; targetx_reg[21]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; targetx_reg[21]                                                                                        ; N/A                                                                                                                                                            ;
; targetx_reg[22]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; targetx_reg[22]                                                                                        ; N/A                                                                                                                                                            ;
; targetx_reg[22]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; targetx_reg[22]                                                                                        ; N/A                                                                                                                                                            ;
; targetx_reg[23]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; targetx_reg[23]                                                                                        ; N/A                                                                                                                                                            ;
; targetx_reg[23]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; targetx_reg[23]                                                                                        ; N/A                                                                                                                                                            ;
; targetx_reg[24]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; targetx_reg[24]                                                                                        ; N/A                                                                                                                                                            ;
; targetx_reg[24]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; targetx_reg[24]                                                                                        ; N/A                                                                                                                                                            ;
; targetx_reg[25]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; targetx_reg[25]                                                                                        ; N/A                                                                                                                                                            ;
; targetx_reg[25]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; targetx_reg[25]                                                                                        ; N/A                                                                                                                                                            ;
; targetx_reg[26]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; targetx_reg[26]                                                                                        ; N/A                                                                                                                                                            ;
; targetx_reg[26]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; targetx_reg[26]                                                                                        ; N/A                                                                                                                                                            ;
; targetx_reg[27]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; targetx_reg[27]                                                                                        ; N/A                                                                                                                                                            ;
; targetx_reg[27]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; targetx_reg[27]                                                                                        ; N/A                                                                                                                                                            ;
; targetx_reg[28]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; targetx_reg[28]                                                                                        ; N/A                                                                                                                                                            ;
; targetx_reg[28]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; targetx_reg[28]                                                                                        ; N/A                                                                                                                                                            ;
; targetx_reg[29]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; targetx_reg[29]                                                                                        ; N/A                                                                                                                                                            ;
; targetx_reg[29]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; targetx_reg[29]                                                                                        ; N/A                                                                                                                                                            ;
; targetx_reg[2]                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; targetx_reg[2]                                                                                         ; N/A                                                                                                                                                            ;
; targetx_reg[2]                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; targetx_reg[2]                                                                                         ; N/A                                                                                                                                                            ;
; targetx_reg[30]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; targetx_reg[30]                                                                                        ; N/A                                                                                                                                                            ;
; targetx_reg[30]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; targetx_reg[30]                                                                                        ; N/A                                                                                                                                                            ;
; targetx_reg[31]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; targetx_reg[31]                                                                                        ; N/A                                                                                                                                                            ;
; targetx_reg[31]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; targetx_reg[31]                                                                                        ; N/A                                                                                                                                                            ;
; targetx_reg[3]                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; targetx_reg[3]                                                                                         ; N/A                                                                                                                                                            ;
; targetx_reg[3]                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; targetx_reg[3]                                                                                         ; N/A                                                                                                                                                            ;
; targetx_reg[4]                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; targetx_reg[4]                                                                                         ; N/A                                                                                                                                                            ;
; targetx_reg[4]                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; targetx_reg[4]                                                                                         ; N/A                                                                                                                                                            ;
; targetx_reg[5]                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; targetx_reg[5]                                                                                         ; N/A                                                                                                                                                            ;
; targetx_reg[5]                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; targetx_reg[5]                                                                                         ; N/A                                                                                                                                                            ;
; targetx_reg[6]                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; targetx_reg[6]                                                                                         ; N/A                                                                                                                                                            ;
; targetx_reg[6]                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; targetx_reg[6]                                                                                         ; N/A                                                                                                                                                            ;
; targetx_reg[7]                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; targetx_reg[7]                                                                                         ; N/A                                                                                                                                                            ;
; targetx_reg[7]                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; targetx_reg[7]                                                                                         ; N/A                                                                                                                                                            ;
; targetx_reg[8]                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; targetx_reg[8]                                                                                         ; N/A                                                                                                                                                            ;
; targetx_reg[8]                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; targetx_reg[8]                                                                                         ; N/A                                                                                                                                                            ;
; targetx_reg[9]                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; targetx_reg[9]                                                                                         ; N/A                                                                                                                                                            ;
; targetx_reg[9]                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; targetx_reg[9]                                                                                         ; N/A                                                                                                                                                            ;
; targety_reg[0]                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; targety_reg[0]                                                                                         ; N/A                                                                                                                                                            ;
; targety_reg[0]                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; targety_reg[0]                                                                                         ; N/A                                                                                                                                                            ;
; targety_reg[10]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; targety_reg[10]                                                                                        ; N/A                                                                                                                                                            ;
; targety_reg[10]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; targety_reg[10]                                                                                        ; N/A                                                                                                                                                            ;
; targety_reg[11]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; targety_reg[11]                                                                                        ; N/A                                                                                                                                                            ;
; targety_reg[11]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; targety_reg[11]                                                                                        ; N/A                                                                                                                                                            ;
; targety_reg[12]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; targety_reg[12]                                                                                        ; N/A                                                                                                                                                            ;
; targety_reg[12]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; targety_reg[12]                                                                                        ; N/A                                                                                                                                                            ;
; targety_reg[13]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; targety_reg[13]                                                                                        ; N/A                                                                                                                                                            ;
; targety_reg[13]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; targety_reg[13]                                                                                        ; N/A                                                                                                                                                            ;
; targety_reg[14]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; targety_reg[14]                                                                                        ; N/A                                                                                                                                                            ;
; targety_reg[14]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; targety_reg[14]                                                                                        ; N/A                                                                                                                                                            ;
; targety_reg[15]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; targety_reg[15]                                                                                        ; N/A                                                                                                                                                            ;
; targety_reg[15]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; targety_reg[15]                                                                                        ; N/A                                                                                                                                                            ;
; targety_reg[16]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; targety_reg[16]                                                                                        ; N/A                                                                                                                                                            ;
; targety_reg[16]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; targety_reg[16]                                                                                        ; N/A                                                                                                                                                            ;
; targety_reg[17]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; targety_reg[17]                                                                                        ; N/A                                                                                                                                                            ;
; targety_reg[17]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; targety_reg[17]                                                                                        ; N/A                                                                                                                                                            ;
; targety_reg[18]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; targety_reg[18]                                                                                        ; N/A                                                                                                                                                            ;
; targety_reg[18]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; targety_reg[18]                                                                                        ; N/A                                                                                                                                                            ;
; targety_reg[19]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; targety_reg[19]                                                                                        ; N/A                                                                                                                                                            ;
; targety_reg[19]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; targety_reg[19]                                                                                        ; N/A                                                                                                                                                            ;
; targety_reg[1]                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; targety_reg[1]                                                                                         ; N/A                                                                                                                                                            ;
; targety_reg[1]                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; targety_reg[1]                                                                                         ; N/A                                                                                                                                                            ;
; targety_reg[20]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; targety_reg[20]                                                                                        ; N/A                                                                                                                                                            ;
; targety_reg[20]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; targety_reg[20]                                                                                        ; N/A                                                                                                                                                            ;
; targety_reg[21]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; targety_reg[21]                                                                                        ; N/A                                                                                                                                                            ;
; targety_reg[21]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; targety_reg[21]                                                                                        ; N/A                                                                                                                                                            ;
; targety_reg[22]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; targety_reg[22]                                                                                        ; N/A                                                                                                                                                            ;
; targety_reg[22]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; targety_reg[22]                                                                                        ; N/A                                                                                                                                                            ;
; targety_reg[23]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; targety_reg[23]                                                                                        ; N/A                                                                                                                                                            ;
; targety_reg[23]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; targety_reg[23]                                                                                        ; N/A                                                                                                                                                            ;
; targety_reg[24]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; targety_reg[24]                                                                                        ; N/A                                                                                                                                                            ;
; targety_reg[24]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; targety_reg[24]                                                                                        ; N/A                                                                                                                                                            ;
; targety_reg[25]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; targety_reg[25]                                                                                        ; N/A                                                                                                                                                            ;
; targety_reg[25]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; targety_reg[25]                                                                                        ; N/A                                                                                                                                                            ;
; targety_reg[26]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; targety_reg[26]                                                                                        ; N/A                                                                                                                                                            ;
; targety_reg[26]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; targety_reg[26]                                                                                        ; N/A                                                                                                                                                            ;
; targety_reg[27]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; targety_reg[27]                                                                                        ; N/A                                                                                                                                                            ;
; targety_reg[27]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; targety_reg[27]                                                                                        ; N/A                                                                                                                                                            ;
; targety_reg[28]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; targety_reg[28]                                                                                        ; N/A                                                                                                                                                            ;
; targety_reg[28]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; targety_reg[28]                                                                                        ; N/A                                                                                                                                                            ;
; targety_reg[29]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; targety_reg[29]                                                                                        ; N/A                                                                                                                                                            ;
; targety_reg[29]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; targety_reg[29]                                                                                        ; N/A                                                                                                                                                            ;
; targety_reg[2]                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; targety_reg[2]                                                                                         ; N/A                                                                                                                                                            ;
; targety_reg[2]                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; targety_reg[2]                                                                                         ; N/A                                                                                                                                                            ;
; targety_reg[30]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; targety_reg[30]                                                                                        ; N/A                                                                                                                                                            ;
; targety_reg[30]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; targety_reg[30]                                                                                        ; N/A                                                                                                                                                            ;
; targety_reg[31]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; targety_reg[31]                                                                                        ; N/A                                                                                                                                                            ;
; targety_reg[31]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; targety_reg[31]                                                                                        ; N/A                                                                                                                                                            ;
; targety_reg[3]                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; targety_reg[3]                                                                                         ; N/A                                                                                                                                                            ;
; targety_reg[3]                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; targety_reg[3]                                                                                         ; N/A                                                                                                                                                            ;
; targety_reg[4]                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; targety_reg[4]                                                                                         ; N/A                                                                                                                                                            ;
; targety_reg[4]                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; targety_reg[4]                                                                                         ; N/A                                                                                                                                                            ;
; targety_reg[5]                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; targety_reg[5]                                                                                         ; N/A                                                                                                                                                            ;
; targety_reg[5]                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; targety_reg[5]                                                                                         ; N/A                                                                                                                                                            ;
; targety_reg[6]                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; targety_reg[6]                                                                                         ; N/A                                                                                                                                                            ;
; targety_reg[6]                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; targety_reg[6]                                                                                         ; N/A                                                                                                                                                            ;
; targety_reg[7]                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; targety_reg[7]                                                                                         ; N/A                                                                                                                                                            ;
; targety_reg[7]                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; targety_reg[7]                                                                                         ; N/A                                                                                                                                                            ;
; targety_reg[8]                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; targety_reg[8]                                                                                         ; N/A                                                                                                                                                            ;
; targety_reg[8]                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; targety_reg[8]                                                                                         ; N/A                                                                                                                                                            ;
; targety_reg[9]                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; targety_reg[9]                                                                                         ; N/A                                                                                                                                                            ;
; targety_reg[9]                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; targety_reg[9]                                                                                         ; N/A                                                                                                                                                            ;
; top_char_reg[0]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top_char_reg[0]                                                                                        ; N/A                                                                                                                                                            ;
; top_char_reg[0]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top_char_reg[0]                                                                                        ; N/A                                                                                                                                                            ;
; top_char_reg[1]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top_char_reg[1]                                                                                        ; N/A                                                                                                                                                            ;
; top_char_reg[1]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top_char_reg[1]                                                                                        ; N/A                                                                                                                                                            ;
; top_char_reg[2]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top_char_reg[2]                                                                                        ; N/A                                                                                                                                                            ;
; top_char_reg[2]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top_char_reg[2]                                                                                        ; N/A                                                                                                                                                            ;
; top_char_reg[3]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top_char_reg[3]                                                                                        ; N/A                                                                                                                                                            ;
; top_char_reg[3]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top_char_reg[3]                                                                                        ; N/A                                                                                                                                                            ;
; top_char_reg[4]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top_char_reg[4]                                                                                        ; N/A                                                                                                                                                            ;
; top_char_reg[4]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top_char_reg[4]                                                                                        ; N/A                                                                                                                                                            ;
; top_char_reg[5]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top_char_reg[5]                                                                                        ; N/A                                                                                                                                                            ;
; top_char_reg[5]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top_char_reg[5]                                                                                        ; N/A                                                                                                                                                            ;
; top_char_reg[6]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top_char_reg[6]                                                                                        ; N/A                                                                                                                                                            ;
; top_char_reg[6]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top_char_reg[6]                                                                                        ; N/A                                                                                                                                                            ;
; top_char_reg[7]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top_char_reg[7]                                                                                        ; N/A                                                                                                                                                            ;
; top_char_reg[7]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top_char_reg[7]                                                                                        ; N/A                                                                                                                                                            ;
; top_done_reg                                                      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                    ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; top_done_reg                                                      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                    ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; top_state_reg.TOP_BOUND_CHECK                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top_state_reg.TOP_BOUND_CHECK                                                                          ; N/A                                                                                                                                                            ;
; top_state_reg.TOP_BOUND_CHECK                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top_state_reg.TOP_BOUND_CHECK                                                                          ; N/A                                                                                                                                                            ;
; top_state_reg.TOP_DONE                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top_state_reg.TOP_DONE                                                                                 ; N/A                                                                                                                                                            ;
; top_state_reg.TOP_DONE                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top_state_reg.TOP_DONE                                                                                 ; N/A                                                                                                                                                            ;
; top_state_reg.TOP_GRAPH_DRAGON                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top_state_reg.TOP_GRAPH_DRAGON                                                                         ; N/A                                                                                                                                                            ;
; top_state_reg.TOP_GRAPH_DRAGON                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top_state_reg.TOP_GRAPH_DRAGON                                                                         ; N/A                                                                                                                                                            ;
; top_state_reg.TOP_GRAPH_TRIANGLE_X                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top_state_reg.TOP_GRAPH_TRIANGLE_X                                                                     ; N/A                                                                                                                                                            ;
; top_state_reg.TOP_GRAPH_TRIANGLE_X                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top_state_reg.TOP_GRAPH_TRIANGLE_X                                                                     ; N/A                                                                                                                                                            ;
; top_state_reg.TOP_GRAPH_TRIANGLE_Y                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top_state_reg.TOP_GRAPH_TRIANGLE_Y                                                                     ; N/A                                                                                                                                                            ;
; top_state_reg.TOP_GRAPH_TRIANGLE_Y                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top_state_reg.TOP_GRAPH_TRIANGLE_Y                                                                     ; N/A                                                                                                                                                            ;
; top_state_reg.TOP_RESET                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                    ; N/A                                                                                                                                                            ;
; top_state_reg.TOP_RESET                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                    ; N/A                                                                                                                                                            ;
; top_state_reg.TOP_SETUP                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top_state_reg.TOP_SETUP                                                                                ; N/A                                                                                                                                                            ;
; top_state_reg.TOP_SETUP                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top_state_reg.TOP_SETUP                                                                                ; N/A                                                                                                                                                            ;
; top_state_reg.TOP_SHIFT                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top_state_reg.TOP_SHIFT                                                                                ; N/A                                                                                                                                                            ;
; top_state_reg.TOP_SHIFT                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top_state_reg.TOP_SHIFT                                                                                ; N/A                                                                                                                                                            ;
; top_state_reg.TOP_TARGET                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top_state_reg.TOP_TARGET                                                                               ; N/A                                                                                                                                                            ;
; top_state_reg.TOP_TARGET                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top_state_reg.TOP_TARGET                                                                               ; N/A                                                                                                                                                            ;
; top_state_reg.TOP_WAIT                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top_state_reg.TOP_WAIT~_wirecell                                                                       ; N/A                                                                                                                                                            ;
; top_state_reg.TOP_WAIT                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top_state_reg.TOP_WAIT~_wirecell                                                                       ; N/A                                                                                                                                                            ;
; triangle_x_counter[0]                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; triangle_x_counter[0]                                                                                  ; N/A                                                                                                                                                            ;
; triangle_x_counter[0]                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; triangle_x_counter[0]                                                                                  ; N/A                                                                                                                                                            ;
; triangle_x_counter[1]                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; triangle_x_counter[1]                                                                                  ; N/A                                                                                                                                                            ;
; triangle_x_counter[1]                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; triangle_x_counter[1]                                                                                  ; N/A                                                                                                                                                            ;
; triangle_x_counter[2]                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; triangle_x_counter[2]                                                                                  ; N/A                                                                                                                                                            ;
; triangle_x_counter[2]                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; triangle_x_counter[2]                                                                                  ; N/A                                                                                                                                                            ;
; triangle_x_counter[3]                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; triangle_x_counter[3]                                                                                  ; N/A                                                                                                                                                            ;
; triangle_x_counter[3]                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; triangle_x_counter[3]                                                                                  ; N/A                                                                                                                                                            ;
; triangle_y_counter[0]                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; triangle_y_counter[0]                                                                                  ; N/A                                                                                                                                                            ;
; triangle_y_counter[0]                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; triangle_y_counter[0]                                                                                  ; N/A                                                                                                                                                            ;
; triangle_y_counter[1]                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; triangle_y_counter[1]                                                                                  ; N/A                                                                                                                                                            ;
; triangle_y_counter[1]                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; triangle_y_counter[1]                                                                                  ; N/A                                                                                                                                                            ;
; triangle_y_counter[2]                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; triangle_y_counter[2]                                                                                  ; N/A                                                                                                                                                            ;
; triangle_y_counter[2]                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; triangle_y_counter[2]                                                                                  ; N/A                                                                                                                                                            ;
; triangle_y_counter[3]                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; triangle_y_counter[3]                                                                                  ; N/A                                                                                                                                                            ;
; triangle_y_counter[3]                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; triangle_y_counter[3]                                                                                  ; N/A                                                                                                                                                            ;
; vga_sram_write                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vga_sram_write                                                                                         ; N/A                                                                                                                                                            ;
; vga_sram_write                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vga_sram_write                                                                                         ; N/A                                                                                                                                                            ;
; x_reg[0]                                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; x_reg[0]                                                                                               ; N/A                                                                                                                                                            ;
; x_reg[0]                                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; x_reg[0]                                                                                               ; N/A                                                                                                                                                            ;
; x_reg[10]                                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; x_reg[10]                                                                                              ; N/A                                                                                                                                                            ;
; x_reg[10]                                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; x_reg[10]                                                                                              ; N/A                                                                                                                                                            ;
; x_reg[11]                                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; x_reg[11]                                                                                              ; N/A                                                                                                                                                            ;
; x_reg[11]                                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; x_reg[11]                                                                                              ; N/A                                                                                                                                                            ;
; x_reg[12]                                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; x_reg[12]                                                                                              ; N/A                                                                                                                                                            ;
; x_reg[12]                                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; x_reg[12]                                                                                              ; N/A                                                                                                                                                            ;
; x_reg[13]                                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; x_reg[13]                                                                                              ; N/A                                                                                                                                                            ;
; x_reg[13]                                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; x_reg[13]                                                                                              ; N/A                                                                                                                                                            ;
; x_reg[14]                                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; x_reg[14]                                                                                              ; N/A                                                                                                                                                            ;
; x_reg[14]                                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; x_reg[14]                                                                                              ; N/A                                                                                                                                                            ;
; x_reg[15]                                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; x_reg[15]                                                                                              ; N/A                                                                                                                                                            ;
; x_reg[15]                                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; x_reg[15]                                                                                              ; N/A                                                                                                                                                            ;
; x_reg[16]                                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; x_reg[16]                                                                                              ; N/A                                                                                                                                                            ;
; x_reg[16]                                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; x_reg[16]                                                                                              ; N/A                                                                                                                                                            ;
; x_reg[17]                                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; x_reg[17]                                                                                              ; N/A                                                                                                                                                            ;
; x_reg[17]                                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; x_reg[17]                                                                                              ; N/A                                                                                                                                                            ;
; x_reg[18]                                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; x_reg[18]                                                                                              ; N/A                                                                                                                                                            ;
; x_reg[18]                                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; x_reg[18]                                                                                              ; N/A                                                                                                                                                            ;
; x_reg[19]                                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; x_reg[19]                                                                                              ; N/A                                                                                                                                                            ;
; x_reg[19]                                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; x_reg[19]                                                                                              ; N/A                                                                                                                                                            ;
; x_reg[1]                                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; x_reg[1]                                                                                               ; N/A                                                                                                                                                            ;
; x_reg[1]                                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; x_reg[1]                                                                                               ; N/A                                                                                                                                                            ;
; x_reg[20]                                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; x_reg[20]                                                                                              ; N/A                                                                                                                                                            ;
; x_reg[20]                                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; x_reg[20]                                                                                              ; N/A                                                                                                                                                            ;
; x_reg[21]                                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; x_reg[21]                                                                                              ; N/A                                                                                                                                                            ;
; x_reg[21]                                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; x_reg[21]                                                                                              ; N/A                                                                                                                                                            ;
; x_reg[22]                                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; x_reg[22]                                                                                              ; N/A                                                                                                                                                            ;
; x_reg[22]                                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; x_reg[22]                                                                                              ; N/A                                                                                                                                                            ;
; x_reg[23]                                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; x_reg[23]                                                                                              ; N/A                                                                                                                                                            ;
; x_reg[23]                                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; x_reg[23]                                                                                              ; N/A                                                                                                                                                            ;
; x_reg[24]                                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; x_reg[24]                                                                                              ; N/A                                                                                                                                                            ;
; x_reg[24]                                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; x_reg[24]                                                                                              ; N/A                                                                                                                                                            ;
; x_reg[25]                                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; x_reg[25]                                                                                              ; N/A                                                                                                                                                            ;
; x_reg[25]                                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; x_reg[25]                                                                                              ; N/A                                                                                                                                                            ;
; x_reg[26]                                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; x_reg[26]                                                                                              ; N/A                                                                                                                                                            ;
; x_reg[26]                                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; x_reg[26]                                                                                              ; N/A                                                                                                                                                            ;
; x_reg[27]                                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; x_reg[27]                                                                                              ; N/A                                                                                                                                                            ;
; x_reg[27]                                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; x_reg[27]                                                                                              ; N/A                                                                                                                                                            ;
; x_reg[28]                                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; x_reg[28]                                                                                              ; N/A                                                                                                                                                            ;
; x_reg[28]                                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; x_reg[28]                                                                                              ; N/A                                                                                                                                                            ;
; x_reg[29]                                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; x_reg[29]                                                                                              ; N/A                                                                                                                                                            ;
; x_reg[29]                                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; x_reg[29]                                                                                              ; N/A                                                                                                                                                            ;
; x_reg[2]                                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; x_reg[2]                                                                                               ; N/A                                                                                                                                                            ;
; x_reg[2]                                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; x_reg[2]                                                                                               ; N/A                                                                                                                                                            ;
; x_reg[30]                                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; x_reg[30]                                                                                              ; N/A                                                                                                                                                            ;
; x_reg[30]                                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; x_reg[30]                                                                                              ; N/A                                                                                                                                                            ;
; x_reg[31]                                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; x_reg[31]                                                                                              ; N/A                                                                                                                                                            ;
; x_reg[31]                                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; x_reg[31]                                                                                              ; N/A                                                                                                                                                            ;
; x_reg[3]                                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; x_reg[3]                                                                                               ; N/A                                                                                                                                                            ;
; x_reg[3]                                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; x_reg[3]                                                                                               ; N/A                                                                                                                                                            ;
; x_reg[4]                                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; x_reg[4]                                                                                               ; N/A                                                                                                                                                            ;
; x_reg[4]                                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; x_reg[4]                                                                                               ; N/A                                                                                                                                                            ;
; x_reg[5]                                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; x_reg[5]                                                                                               ; N/A                                                                                                                                                            ;
; x_reg[5]                                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; x_reg[5]                                                                                               ; N/A                                                                                                                                                            ;
; x_reg[6]                                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; x_reg[6]                                                                                               ; N/A                                                                                                                                                            ;
; x_reg[6]                                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; x_reg[6]                                                                                               ; N/A                                                                                                                                                            ;
; x_reg[7]                                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; x_reg[7]                                                                                               ; N/A                                                                                                                                                            ;
; x_reg[7]                                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; x_reg[7]                                                                                               ; N/A                                                                                                                                                            ;
; x_reg[8]                                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; x_reg[8]                                                                                               ; N/A                                                                                                                                                            ;
; x_reg[8]                                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; x_reg[8]                                                                                               ; N/A                                                                                                                                                            ;
; x_reg[9]                                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; x_reg[9]                                                                                               ; N/A                                                                                                                                                            ;
; x_reg[9]                                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; x_reg[9]                                                                                               ; N/A                                                                                                                                                            ;
; y_reg[0]                                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; y_reg[0]                                                                                               ; N/A                                                                                                                                                            ;
; y_reg[0]                                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; y_reg[0]                                                                                               ; N/A                                                                                                                                                            ;
; y_reg[10]                                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; y_reg[10]                                                                                              ; N/A                                                                                                                                                            ;
; y_reg[10]                                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; y_reg[10]                                                                                              ; N/A                                                                                                                                                            ;
; y_reg[11]                                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; y_reg[11]                                                                                              ; N/A                                                                                                                                                            ;
; y_reg[11]                                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; y_reg[11]                                                                                              ; N/A                                                                                                                                                            ;
; y_reg[12]                                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; y_reg[12]                                                                                              ; N/A                                                                                                                                                            ;
; y_reg[12]                                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; y_reg[12]                                                                                              ; N/A                                                                                                                                                            ;
; y_reg[13]                                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; y_reg[13]                                                                                              ; N/A                                                                                                                                                            ;
; y_reg[13]                                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; y_reg[13]                                                                                              ; N/A                                                                                                                                                            ;
; y_reg[14]                                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; y_reg[14]                                                                                              ; N/A                                                                                                                                                            ;
; y_reg[14]                                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; y_reg[14]                                                                                              ; N/A                                                                                                                                                            ;
; y_reg[15]                                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; y_reg[15]                                                                                              ; N/A                                                                                                                                                            ;
; y_reg[15]                                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; y_reg[15]                                                                                              ; N/A                                                                                                                                                            ;
; y_reg[16]                                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; y_reg[16]                                                                                              ; N/A                                                                                                                                                            ;
; y_reg[16]                                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; y_reg[16]                                                                                              ; N/A                                                                                                                                                            ;
; y_reg[17]                                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; y_reg[17]                                                                                              ; N/A                                                                                                                                                            ;
; y_reg[17]                                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; y_reg[17]                                                                                              ; N/A                                                                                                                                                            ;
; y_reg[18]                                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; y_reg[18]                                                                                              ; N/A                                                                                                                                                            ;
; y_reg[18]                                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; y_reg[18]                                                                                              ; N/A                                                                                                                                                            ;
; y_reg[19]                                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; y_reg[19]                                                                                              ; N/A                                                                                                                                                            ;
; y_reg[19]                                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; y_reg[19]                                                                                              ; N/A                                                                                                                                                            ;
; y_reg[1]                                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; y_reg[1]                                                                                               ; N/A                                                                                                                                                            ;
; y_reg[1]                                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; y_reg[1]                                                                                               ; N/A                                                                                                                                                            ;
; y_reg[20]                                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; y_reg[20]                                                                                              ; N/A                                                                                                                                                            ;
; y_reg[20]                                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; y_reg[20]                                                                                              ; N/A                                                                                                                                                            ;
; y_reg[21]                                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; y_reg[21]                                                                                              ; N/A                                                                                                                                                            ;
; y_reg[21]                                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; y_reg[21]                                                                                              ; N/A                                                                                                                                                            ;
; y_reg[22]                                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; y_reg[22]                                                                                              ; N/A                                                                                                                                                            ;
; y_reg[22]                                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; y_reg[22]                                                                                              ; N/A                                                                                                                                                            ;
; y_reg[23]                                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; y_reg[23]                                                                                              ; N/A                                                                                                                                                            ;
; y_reg[23]                                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; y_reg[23]                                                                                              ; N/A                                                                                                                                                            ;
; y_reg[24]                                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; y_reg[24]                                                                                              ; N/A                                                                                                                                                            ;
; y_reg[24]                                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; y_reg[24]                                                                                              ; N/A                                                                                                                                                            ;
; y_reg[25]                                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; y_reg[25]                                                                                              ; N/A                                                                                                                                                            ;
; y_reg[25]                                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; y_reg[25]                                                                                              ; N/A                                                                                                                                                            ;
; y_reg[26]                                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; y_reg[26]                                                                                              ; N/A                                                                                                                                                            ;
; y_reg[26]                                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; y_reg[26]                                                                                              ; N/A                                                                                                                                                            ;
; y_reg[27]                                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; y_reg[27]                                                                                              ; N/A                                                                                                                                                            ;
; y_reg[27]                                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; y_reg[27]                                                                                              ; N/A                                                                                                                                                            ;
; y_reg[28]                                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; y_reg[28]                                                                                              ; N/A                                                                                                                                                            ;
; y_reg[28]                                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; y_reg[28]                                                                                              ; N/A                                                                                                                                                            ;
; y_reg[29]                                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; y_reg[29]                                                                                              ; N/A                                                                                                                                                            ;
; y_reg[29]                                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; y_reg[29]                                                                                              ; N/A                                                                                                                                                            ;
; y_reg[2]                                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; y_reg[2]                                                                                               ; N/A                                                                                                                                                            ;
; y_reg[2]                                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; y_reg[2]                                                                                               ; N/A                                                                                                                                                            ;
; y_reg[30]                                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; y_reg[30]                                                                                              ; N/A                                                                                                                                                            ;
; y_reg[30]                                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; y_reg[30]                                                                                              ; N/A                                                                                                                                                            ;
; y_reg[31]                                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; y_reg[31]                                                                                              ; N/A                                                                                                                                                            ;
; y_reg[31]                                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; y_reg[31]                                                                                              ; N/A                                                                                                                                                            ;
; y_reg[3]                                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; y_reg[3]                                                                                               ; N/A                                                                                                                                                            ;
; y_reg[3]                                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; y_reg[3]                                                                                               ; N/A                                                                                                                                                            ;
; y_reg[4]                                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; y_reg[4]                                                                                               ; N/A                                                                                                                                                            ;
; y_reg[4]                                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; y_reg[4]                                                                                               ; N/A                                                                                                                                                            ;
; y_reg[5]                                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; y_reg[5]                                                                                               ; N/A                                                                                                                                                            ;
; y_reg[5]                                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; y_reg[5]                                                                                               ; N/A                                                                                                                                                            ;
; y_reg[6]                                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; y_reg[6]                                                                                               ; N/A                                                                                                                                                            ;
; y_reg[6]                                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; y_reg[6]                                                                                               ; N/A                                                                                                                                                            ;
; y_reg[7]                                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; y_reg[7]                                                                                               ; N/A                                                                                                                                                            ;
; y_reg[7]                                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; y_reg[7]                                                                                               ; N/A                                                                                                                                                            ;
; y_reg[8]                                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; y_reg[8]                                                                                               ; N/A                                                                                                                                                            ;
; y_reg[8]                                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; y_reg[8]                                                                                               ; N/A                                                                                                                                                            ;
; y_reg[9]                                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; y_reg[9]                                                                                               ; N/A                                                                                                                                                            ;
; y_reg[9]                                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; y_reg[9]                                                                                               ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                    ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                    ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                    ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                    ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                    ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                    ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                    ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                    ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                    ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                    ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                    ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                    ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                    ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                    ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                    ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                    ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                    ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                    ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                    ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                    ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                    ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                    ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                    ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                    ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                    ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                    ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                    ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                    ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                    ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                    ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                    ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                    ; N/A                                                                                                                                                            ;
+-------------------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+--------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Partition Merge Partition Warnings                                                                                ;
+-------------------------------------------------------------+----------------------------+------------------------+
; Port                                                        ; Partition                  ; Info                   ;
+-------------------------------------------------------------+----------------------------+------------------------+
; HexDigit:Digit3|num[3]                                      ; multi_hier                 ; Driven by constant GND ;
; HexDigit:Digit3|num[2]                                      ; multi_hier                 ; Driven by constant GND ;
; HexDigit:Digit3|num[1]                                      ; multi_hier                 ; Driven by constant GND ;
; HexDigit:Digit3|num[0]                                      ; multi_hier                 ; Driven by constant GND ;
; HexDigit:Digit2|num[3]                                      ; multi_hier                 ; Driven by constant GND ;
; HexDigit:Digit2|num[2]                                      ; multi_hier                 ; Driven by constant GND ;
; HexDigit:Digit2|num[1]                                      ; multi_hier                 ; Driven by constant GND ;
; HexDigit:Digit2|num[0]                                      ; multi_hier                 ; Driven by constant GND ;
; HexDigit:Digit1|num[3]                                      ; multi_hier                 ; Driven by constant GND ;
; HexDigit:Digit1|num[2]                                      ; multi_hier                 ; Driven by constant GND ;
; HexDigit:Digit1|num[1]                                      ; multi_hier                 ; Driven by constant GND ;
; HexDigit:Digit1|num[0]                                      ; multi_hier                 ; Driven by constant GND ;
; HexDigit:Digit0|num[3]                                      ; multi_hier                 ; Driven by constant GND ;
; HexDigit:Digit0|num[2]                                      ; multi_hier                 ; Driven by constant GND ;
; HexDigit:Digit0|num[1]                                      ; multi_hier                 ; Driven by constant GND ;
; HexDigit:Digit0|num[0]                                      ; multi_hier                 ; Driven by constant GND ;
; Computer_System:The_System|vga_pll_ref_reset_reset          ; Computer_System:The_System ; Driven by constant GND ;
; Computer_System:The_System|onchip_sram_s1_writedata[31]     ; Computer_System:The_System ; Driven by constant GND ;
; Computer_System:The_System|onchip_sram_s1_writedata[30]     ; Computer_System:The_System ; Driven by constant GND ;
; Computer_System:The_System|onchip_sram_s1_writedata[29]     ; Computer_System:The_System ; Driven by constant GND ;
; Computer_System:The_System|onchip_sram_s1_writedata[28]     ; Computer_System:The_System ; Driven by constant GND ;
; Computer_System:The_System|onchip_sram_s1_writedata[27]     ; Computer_System:The_System ; Driven by constant GND ;
; Computer_System:The_System|onchip_sram_s1_writedata[26]     ; Computer_System:The_System ; Driven by constant GND ;
; Computer_System:The_System|onchip_sram_s1_writedata[25]     ; Computer_System:The_System ; Driven by constant GND ;
; Computer_System:The_System|onchip_sram_s1_writedata[24]     ; Computer_System:The_System ; Driven by constant GND ;
; Computer_System:The_System|onchip_sram_s1_writedata[23]     ; Computer_System:The_System ; Driven by constant GND ;
; Computer_System:The_System|onchip_sram_s1_writedata[22]     ; Computer_System:The_System ; Driven by constant GND ;
; Computer_System:The_System|onchip_sram_s1_writedata[21]     ; Computer_System:The_System ; Driven by constant GND ;
; Computer_System:The_System|onchip_sram_s1_writedata[20]     ; Computer_System:The_System ; Driven by constant GND ;
; Computer_System:The_System|onchip_sram_s1_writedata[19]     ; Computer_System:The_System ; Driven by constant GND ;
; Computer_System:The_System|onchip_sram_s1_writedata[18]     ; Computer_System:The_System ; Driven by constant GND ;
; Computer_System:The_System|onchip_sram_s1_writedata[17]     ; Computer_System:The_System ; Driven by constant GND ;
; Computer_System:The_System|onchip_sram_s1_writedata[16]     ; Computer_System:The_System ; Driven by constant GND ;
; Computer_System:The_System|onchip_sram_s1_writedata[15]     ; Computer_System:The_System ; Driven by constant GND ;
; Computer_System:The_System|onchip_sram_s1_writedata[14]     ; Computer_System:The_System ; Driven by constant GND ;
; Computer_System:The_System|onchip_sram_s1_writedata[13]     ; Computer_System:The_System ; Driven by constant GND ;
; Computer_System:The_System|onchip_sram_s1_writedata[12]     ; Computer_System:The_System ; Driven by constant GND ;
; Computer_System:The_System|onchip_sram_s1_writedata[11]     ; Computer_System:The_System ; Driven by constant GND ;
; Computer_System:The_System|onchip_sram_s1_writedata[10]     ; Computer_System:The_System ; Driven by constant GND ;
; Computer_System:The_System|onchip_sram_s1_writedata[9]      ; Computer_System:The_System ; Driven by constant GND ;
; Computer_System:The_System|onchip_sram_s1_writedata[8]      ; Computer_System:The_System ; Driven by constant GND ;
; Computer_System:The_System|onchip_sram_s1_writedata[7]      ; Computer_System:The_System ; Driven by constant GND ;
; Computer_System:The_System|onchip_sram_s1_writedata[6]      ; Computer_System:The_System ; Driven by constant GND ;
; Computer_System:The_System|onchip_sram_s1_writedata[5]      ; Computer_System:The_System ; Driven by constant GND ;
; Computer_System:The_System|onchip_sram_s1_writedata[4]      ; Computer_System:The_System ; Driven by constant GND ;
; Computer_System:The_System|onchip_sram_s1_writedata[3]      ; Computer_System:The_System ; Driven by constant GND ;
; Computer_System:The_System|onchip_sram_s1_writedata[2]      ; Computer_System:The_System ; Driven by constant GND ;
; Computer_System:The_System|onchip_sram_s1_writedata[1]      ; Computer_System:The_System ; Driven by constant GND ;
; Computer_System:The_System|onchip_sram_s1_address[7]        ; Computer_System:The_System ; Driven by constant GND ;
; Computer_System:The_System|onchip_sram_s1_address[6]        ; Computer_System:The_System ; Driven by constant GND ;
; Computer_System:The_System|onchip_sram_s1_address[5]        ; Computer_System:The_System ; Driven by constant GND ;
; Computer_System:The_System|onchip_sram_s1_address[4]        ; Computer_System:The_System ; Driven by constant GND ;
; Computer_System:The_System|onchip_sram_s1_address[3]        ; Computer_System:The_System ; Driven by constant GND ;
; Computer_System:The_System|onchip_sram_s1_address[2]        ; Computer_System:The_System ; Driven by constant GND ;
; Computer_System:The_System|onchip_sram_s1_address[1]        ; Computer_System:The_System ; Driven by constant GND ;
; Computer_System:The_System|onchip_sram_s1_address[0]        ; Computer_System:The_System ; Driven by constant GND ;
; Computer_System:The_System|onchip_sram_s1_writedata[0]      ; Computer_System:The_System ; Driven by constant GND ;
; Computer_System:The_System|onchip_sram_s1_write             ; Computer_System:The_System ; Driven by constant GND ;
; Computer_System:The_System|system_pll_ref_reset_reset       ; Computer_System:The_System ; Driven by constant GND ;
; Computer_System:The_System|onchip_sram_s1_byteenable[3]     ; Computer_System:The_System ; Driven by constant VCC ;
; Computer_System:The_System|onchip_sram_s1_byteenable[2]     ; Computer_System:The_System ; Driven by constant VCC ;
; Computer_System:The_System|onchip_sram_s1_byteenable[1]     ; Computer_System:The_System ; Driven by constant VCC ;
; Computer_System:The_System|onchip_sram_s1_byteenable[0]     ; Computer_System:The_System ; Driven by constant VCC ;
; Computer_System:The_System|onchip_sram_s1_clken             ; Computer_System:The_System ; Driven by constant VCC ;
; Computer_System:The_System|onchip_sram_s1_chipselect        ; Computer_System:The_System ; Driven by constant VCC ;
; Computer_System:The_System|onchip_vga_buffer_s1_clken       ; Computer_System:The_System ; Driven by constant VCC ;
; Computer_System:The_System|onchip_vga_buffer_s1_chipselect  ; Computer_System:The_System ; Driven by constant VCC ;
; Computer_System:The_System|vga_SYNC                         ; Computer_System:The_System ; Driven by constant GND ;
; Computer_System:The_System|sdram_dqm[1]                     ; Computer_System:The_System ; Driven by constant GND ;
; Computer_System:The_System|sdram_dqm[0]                     ; Computer_System:The_System ; Driven by constant GND ;
; Computer_System:The_System|sdram_ba[1]                      ; Computer_System:The_System ; Driven by constant GND ;
; Computer_System:The_System|sdram_ba[0]                      ; Computer_System:The_System ; Driven by constant GND ;
; Computer_System:The_System|sdram_cke                        ; Computer_System:The_System ; Driven by constant VCC ;
; HexDigit:Digit3|segs[5]                                     ; multi_hier                 ; Driven by constant GND ;
; HexDigit:Digit3|segs[4]                                     ; multi_hier                 ; Driven by constant GND ;
; HexDigit:Digit3|segs[3]                                     ; multi_hier                 ; Driven by constant GND ;
; HexDigit:Digit3|segs[2]                                     ; multi_hier                 ; Driven by constant GND ;
; HexDigit:Digit3|segs[1]                                     ; multi_hier                 ; Driven by constant GND ;
; HexDigit:Digit3|segs[0]                                     ; multi_hier                 ; Driven by constant GND ;
; HexDigit:Digit2|segs[5]                                     ; multi_hier                 ; Driven by constant GND ;
; HexDigit:Digit2|segs[4]                                     ; multi_hier                 ; Driven by constant GND ;
; HexDigit:Digit2|segs[3]                                     ; multi_hier                 ; Driven by constant GND ;
; HexDigit:Digit2|segs[2]                                     ; multi_hier                 ; Driven by constant GND ;
; HexDigit:Digit2|segs[1]                                     ; multi_hier                 ; Driven by constant GND ;
; HexDigit:Digit2|segs[0]                                     ; multi_hier                 ; Driven by constant GND ;
; HexDigit:Digit1|segs[5]                                     ; multi_hier                 ; Driven by constant GND ;
; HexDigit:Digit1|segs[4]                                     ; multi_hier                 ; Driven by constant GND ;
; HexDigit:Digit1|segs[3]                                     ; multi_hier                 ; Driven by constant GND ;
; HexDigit:Digit1|segs[2]                                     ; multi_hier                 ; Driven by constant GND ;
; HexDigit:Digit1|segs[1]                                     ; multi_hier                 ; Driven by constant GND ;
; HexDigit:Digit1|segs[0]                                     ; multi_hier                 ; Driven by constant GND ;
; HexDigit:Digit0|segs[5]                                     ; multi_hier                 ; Driven by constant GND ;
; HexDigit:Digit0|segs[4]                                     ; multi_hier                 ; Driven by constant GND ;
; HexDigit:Digit0|segs[3]                                     ; multi_hier                 ; Driven by constant GND ;
; HexDigit:Digit0|segs[2]                                     ; multi_hier                 ; Driven by constant GND ;
; HexDigit:Digit0|segs[1]                                     ; multi_hier                 ; Driven by constant GND ;
; HexDigit:Digit0|segs[0]                                     ; multi_hier                 ; Driven by constant GND ;
; HexDigit:Digit3|segs[6]                                     ; multi_hier                 ; Driven by constant VCC ;
; HexDigit:Digit2|segs[6]                                     ; multi_hier                 ; Driven by constant VCC ;
; HexDigit:Digit1|segs[6]                                     ; multi_hier                 ; Driven by constant VCC ;
; HexDigit:Digit0|segs[6]                                     ; multi_hier                 ; Driven by constant VCC ;
; Computer_System:The_System|onchip_sram_s1_readdata[0]       ; Computer_System:The_System ; No fanout              ;
; Computer_System:The_System|onchip_sram_s1_readdata[1]       ; Computer_System:The_System ; No fanout              ;
; Computer_System:The_System|onchip_sram_s1_readdata[2]       ; Computer_System:The_System ; No fanout              ;
; Computer_System:The_System|onchip_sram_s1_readdata[3]       ; Computer_System:The_System ; No fanout              ;
; Computer_System:The_System|onchip_sram_s1_readdata[4]       ; Computer_System:The_System ; No fanout              ;
; Computer_System:The_System|onchip_sram_s1_readdata[5]       ; Computer_System:The_System ; No fanout              ;
; Computer_System:The_System|onchip_sram_s1_readdata[6]       ; Computer_System:The_System ; No fanout              ;
; Computer_System:The_System|onchip_sram_s1_readdata[7]       ; Computer_System:The_System ; No fanout              ;
; Computer_System:The_System|onchip_sram_s1_readdata[8]       ; Computer_System:The_System ; No fanout              ;
; Computer_System:The_System|onchip_sram_s1_readdata[9]       ; Computer_System:The_System ; No fanout              ;
; Computer_System:The_System|onchip_sram_s1_readdata[10]      ; Computer_System:The_System ; No fanout              ;
; Computer_System:The_System|onchip_sram_s1_readdata[11]      ; Computer_System:The_System ; No fanout              ;
; Computer_System:The_System|onchip_sram_s1_readdata[12]      ; Computer_System:The_System ; No fanout              ;
; Computer_System:The_System|onchip_sram_s1_readdata[13]      ; Computer_System:The_System ; No fanout              ;
; Computer_System:The_System|onchip_sram_s1_readdata[14]      ; Computer_System:The_System ; No fanout              ;
; Computer_System:The_System|onchip_sram_s1_readdata[15]      ; Computer_System:The_System ; No fanout              ;
; Computer_System:The_System|onchip_sram_s1_readdata[16]      ; Computer_System:The_System ; No fanout              ;
; Computer_System:The_System|onchip_sram_s1_readdata[17]      ; Computer_System:The_System ; No fanout              ;
; Computer_System:The_System|onchip_sram_s1_readdata[18]      ; Computer_System:The_System ; No fanout              ;
; Computer_System:The_System|onchip_sram_s1_readdata[19]      ; Computer_System:The_System ; No fanout              ;
; Computer_System:The_System|onchip_sram_s1_readdata[20]      ; Computer_System:The_System ; No fanout              ;
; Computer_System:The_System|onchip_sram_s1_readdata[21]      ; Computer_System:The_System ; No fanout              ;
; Computer_System:The_System|onchip_sram_s1_readdata[22]      ; Computer_System:The_System ; No fanout              ;
; Computer_System:The_System|onchip_sram_s1_readdata[23]      ; Computer_System:The_System ; No fanout              ;
; Computer_System:The_System|onchip_sram_s1_readdata[24]      ; Computer_System:The_System ; No fanout              ;
; Computer_System:The_System|onchip_sram_s1_readdata[25]      ; Computer_System:The_System ; No fanout              ;
; Computer_System:The_System|onchip_sram_s1_readdata[26]      ; Computer_System:The_System ; No fanout              ;
; Computer_System:The_System|onchip_sram_s1_readdata[27]      ; Computer_System:The_System ; No fanout              ;
; Computer_System:The_System|onchip_sram_s1_readdata[28]      ; Computer_System:The_System ; No fanout              ;
; Computer_System:The_System|onchip_sram_s1_readdata[29]      ; Computer_System:The_System ; No fanout              ;
; Computer_System:The_System|onchip_sram_s1_readdata[30]      ; Computer_System:The_System ; No fanout              ;
; Computer_System:The_System|onchip_sram_s1_readdata[31]      ; Computer_System:The_System ; No fanout              ;
; Computer_System:The_System|onchip_vga_buffer_s1_readdata[0] ; Computer_System:The_System ; No fanout              ;
; Computer_System:The_System|onchip_vga_buffer_s1_readdata[1] ; Computer_System:The_System ; No fanout              ;
; Computer_System:The_System|onchip_vga_buffer_s1_readdata[2] ; Computer_System:The_System ; No fanout              ;
; Computer_System:The_System|onchip_vga_buffer_s1_readdata[3] ; Computer_System:The_System ; No fanout              ;
; Computer_System:The_System|onchip_vga_buffer_s1_readdata[4] ; Computer_System:The_System ; No fanout              ;
; Computer_System:The_System|onchip_vga_buffer_s1_readdata[5] ; Computer_System:The_System ; No fanout              ;
; Computer_System:The_System|onchip_vga_buffer_s1_readdata[6] ; Computer_System:The_System ; No fanout              ;
; Computer_System:The_System|onchip_vga_buffer_s1_readdata[7] ; Computer_System:The_System ; No fanout              ;
; HexDigit:Digit0|num[0]                                      ; multi_hier                 ; No fanout              ;
; HexDigit:Digit0|num[1]                                      ; multi_hier                 ; No fanout              ;
; HexDigit:Digit0|num[2]                                      ; multi_hier                 ; No fanout              ;
; HexDigit:Digit0|num[3]                                      ; multi_hier                 ; No fanout              ;
; HexDigit:Digit1|num[0]                                      ; multi_hier                 ; No fanout              ;
; HexDigit:Digit1|num[1]                                      ; multi_hier                 ; No fanout              ;
; HexDigit:Digit1|num[2]                                      ; multi_hier                 ; No fanout              ;
; HexDigit:Digit1|num[3]                                      ; multi_hier                 ; No fanout              ;
; HexDigit:Digit2|num[0]                                      ; multi_hier                 ; No fanout              ;
; HexDigit:Digit2|num[1]                                      ; multi_hier                 ; No fanout              ;
; HexDigit:Digit2|num[2]                                      ; multi_hier                 ; No fanout              ;
; HexDigit:Digit2|num[3]                                      ; multi_hier                 ; No fanout              ;
; HexDigit:Digit3|num[0]                                      ; multi_hier                 ; No fanout              ;
; HexDigit:Digit3|num[1]                                      ; multi_hier                 ; No fanout              ;
; HexDigit:Digit3|num[2]                                      ; multi_hier                 ; No fanout              ;
; HexDigit:Digit3|num[3]                                      ; multi_hier                 ; No fanout              ;
+-------------------------------------------------------------+----------------------------+------------------------+
Note: The Incremental Compilation Advisor can be used to get more detailed recommendations.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Partition Statistics                                                                                                                                                                                                             ;
+--------------------------------------------------------+--------+----------------------------+-------------------------------------------------+------------+------------------+--------------------------------+--------------------------------+
; Statistic                                              ; Top    ; Computer_System:The_System ; Computer_System_ARM_A9_HPS_hps_io_border:border ; multi_hier ; sld_hub:auto_hub ; sld_signaltap:auto_signaltap_0 ; hard_block:auto_generated_inst ;
+--------------------------------------------------------+--------+----------------------------+-------------------------------------------------+------------+------------------+--------------------------------+--------------------------------+
; Estimate of Logic utilization (ALMs needed)            ; 605    ; 3639                       ; 15                                              ; 1          ; 59               ; 2660                           ; 0                              ;
;                                                        ;        ;                            ;                                                 ;            ;                  ;                                ;                                ;
; Combinational ALUT usage for logic                     ; 1163   ; 6711                       ; 1                                               ; 2          ; 91               ; 821                            ; 0                              ;
;     -- 7 input functions                               ; 3      ; 57                         ; 0                                               ; 0          ; 1                ; 0                              ; 0                              ;
;     -- 6 input functions                               ; 217    ; 1123                       ; 0                                               ; 0          ; 9                ; 137                            ; 0                              ;
;     -- 5 input functions                               ; 172    ; 1162                       ; 0                                               ; 0          ; 24               ; 533                            ; 0                              ;
;     -- 4 input functions                               ; 107    ; 1830                       ; 0                                               ; 0          ; 16               ; 25                             ; 0                              ;
;     -- <=3 input functions                             ; 664    ; 2539                       ; 1                                               ; 2          ; 41               ; 126                            ; 0                              ;
; Memory ALUT usage                                      ; 0      ; 0                          ; 0                                               ; 0          ; 0                ; 0                              ; 0                              ;
;     -- 64-address deep                                 ; 0      ; 0                          ; 0                                               ; 0          ; 0                ; 0                              ; 0                              ;
;     -- 32-address deep                                 ; 0      ; 0                          ; 0                                               ; 0          ; 0                ; 0                              ; 0                              ;
;                                                        ;        ;                            ;                                                 ;            ;                  ;                                ;                                ;
; Dedicated logic registers                              ; 523    ; 4371                       ; 36                                              ; 0          ; 90               ; 6142                           ; 0                              ;
;                                                        ;        ;                            ;                                                 ;            ;                  ;                                ;                                ;
;                                                        ;        ;                            ;                                                 ;            ;                  ;                                ;                                ;
; I/O pins                                               ; 271    ; 17                         ; 77                                              ; 0          ; 0                ; 0                              ; 3                              ;
; I/O registers                                          ; 50     ; 0                          ; 136                                             ; 0          ; 0                ; 0                              ; 0                              ;
; Total block memory bits                                ; 131072 ; 2537088                    ; 0                                               ; 0          ; 0                ; 495616                         ; 0                              ;
; Total block memory implementation bits                 ; 0      ; 0                          ; 0                                               ; 0          ; 0                ; 0                              ; 0                              ;
; JTAG                                                   ; 0      ; 0                          ; 0                                               ; 0          ; 0                ; 0                              ; 1                              ;
; DSP block                                              ; 3      ; 6                          ; 0                                               ; 0          ; 0                ; 0                              ; 0                              ;
; DLL                                                    ; 0      ; 0                          ; 1                                               ; 0          ; 0                ; 0                              ; 0                              ;
; Impedance control block                                ; 0      ; 0                          ; 1                                               ; 0          ; 0                ; 0                              ; 0                              ;
; Double data rate I/O input circuitry                   ; 0      ; 0                          ; 32                                              ; 0          ; 0                ; 0                              ; 0                              ;
; Double data rate I/O output circuitry                  ; 0      ; 0                          ; 252                                             ; 0          ; 0                ; 0                              ; 0                              ;
; Double data rate I/O output enable circuitry           ; 0      ; 0                          ; 4                                               ; 0          ; 0                ; 0                              ; 0                              ;
; Impedance logic block                                  ; 0      ; 0                          ; 1                                               ; 0          ; 0                ; 0                              ; 0                              ;
; DQS pin delay chain                                    ; 0      ; 0                          ; 4                                               ; 0          ; 0                ; 0                              ; 0                              ;
; DQS pin enable control                                 ; 0      ; 0                          ; 4                                               ; 0          ; 0                ; 0                              ; 0                              ;
; Delay chain                                            ; 0      ; 0                          ; 124                                             ; 0          ; 0                ; 0                              ; 0                              ;
; Pin configuration                                      ; 0      ; 0                          ; 40                                              ; 0          ; 0                ; 0                              ; 0                              ;
; DQS pin configuration                                  ; 0      ; 0                          ; 4                                               ; 0          ; 0                ; 0                              ; 0                              ;
; Signal Splitter                                        ; 0      ; 0                          ; 5                                               ; 0          ; 0                ; 0                              ; 0                              ;
; Leveling delay chain                                   ; 0      ; 0                          ; 40                                              ; 0          ; 0                ; 0                              ; 0                              ;
; Clock Phase Select                                     ; 0      ; 0                          ; 46                                              ; 0          ; 0                ; 0                              ; 0                              ;
; Read FIFO Read Clock Select Block                      ; 0      ; 0                          ; 32                                              ; 0          ; 0                ; 0                              ; 0                              ;
; LFIFO                                                  ; 0      ; 0                          ; 4                                               ; 0          ; 0                ; 0                              ; 0                              ;
; HPS SDRAM PLL                                          ; 0      ; 0                          ; 1                                               ; 0          ; 0                ; 0                              ; 0                              ;
; HPS EMAC peripheral                                    ; 0      ; 0                          ; 1                                               ; 0          ; 0                ; 0                              ; 0                              ;
; HPS GPIO peripheral                                    ; 0      ; 0                          ; 1                                               ; 0          ; 0                ; 0                              ; 0                              ;
; HPS I2C peripheral                                     ; 0      ; 0                          ; 2                                               ; 0          ; 0                ; 0                              ; 0                              ;
; HPS SDMMC peripheral                                   ; 0      ; 0                          ; 1                                               ; 0          ; 0                ; 0                              ; 0                              ;
; HPS QSPI peripheral                                    ; 0      ; 0                          ; 1                                               ; 0          ; 0                ; 0                              ; 0                              ;
; HPS SPI Master peripheral                              ; 0      ; 0                          ; 1                                               ; 0          ; 0                ; 0                              ; 0                              ;
; HPS UART peripheral                                    ; 0      ; 0                          ; 1                                               ; 0          ; 0                ; 0                              ; 0                              ;
; HPS USB peripheral                                     ; 0      ; 0                          ; 1                                               ; 0          ; 0                ; 0                              ; 0                              ;
; HPS DBG APB interface                                  ; 0      ; 0                          ; 0                                               ; 0          ; 0                ; 0                              ; 1                              ;
; Hard Memory Controller                                 ; 0      ; 0                          ; 1                                               ; 0          ; 0                ; 0                              ; 0                              ;
; HPS boot from FPGA interface                           ; 0      ; 0                          ; 0                                               ; 0          ; 0                ; 0                              ; 1                              ;
; HPS clock resets interface                             ; 0      ; 0                          ; 0                                               ; 0          ; 0                ; 0                              ; 1                              ;
; FPGA-to-HPS interface                                  ; 0      ; 0                          ; 0                                               ; 0          ; 0                ; 0                              ; 1                              ;
; HPS FPGA-to-SDRAM interface                            ; 0      ; 0                          ; 0                                               ; 0          ; 0                ; 0                              ; 1                              ;
; HPS-to-FPGA interface                                  ; 0      ; 0                          ; 0                                               ; 0          ; 0                ; 0                              ; 1                              ;
; HPS-to-FPGA lightweight interface                      ; 0      ; 0                          ; 0                                               ; 0          ; 0                ; 0                              ; 1                              ;
; HPS interrupts interface                               ; 0      ; 0                          ; 0                                               ; 0          ; 0                ; 0                              ; 1                              ;
; HPS TPIU trace interface                               ; 0      ; 0                          ; 0                                               ; 0          ; 0                ; 0                              ; 1                              ;
; IR FIFO USERDES Block                                  ; 0      ; 0                          ; 32                                              ; 0          ; 0                ; 0                              ; 0                              ;
; Hard Memory PHY                                        ; 0      ; 0                          ; 1                                               ; 0          ; 0                ; 0                              ; 0                              ;
; VFIFO                                                  ; 0      ; 0                          ; 4                                               ; 0          ; 0                ; 0                              ; 0                              ;
;                                                        ;        ;                            ;                                                 ;            ;                  ;                                ;                                ;
; Connections                                            ;        ;                            ;                                                 ;            ;                  ;                                ;                                ;
;     -- Input Connections                               ; 1211   ; 12127                      ; 82                                              ; 0          ; 133              ; 8816                           ; 225                            ;
;     -- Registered Input Connections                    ; 795    ; 4429                       ; 0                                               ; 0          ; 109              ; 7135                           ; 0                              ;
;     -- Output Connections                              ; 5750   ; 833                        ; 109                                             ; 28         ; 711              ; 34                             ; 15129                          ;
;     -- Registered Output Connections                   ; 5202   ; 552                        ; 0                                               ; 0          ; 710              ; 0                              ; 0                              ;
;                                                        ;        ;                            ;                                                 ;            ;                  ;                                ;                                ;
; Internal Connections                                   ;        ;                            ;                                                 ;            ;                  ;                                ;                                ;
;     -- Total Connections                               ; 12933  ; 56647                      ; 5583                                            ; 28         ; 1343             ; 33772                          ; 15377                          ;
;     -- Registered Connections                          ; 8580   ; 28155                      ; 100                                             ; 0          ; 1164             ; 28240                          ; 0                              ;
;                                                        ;        ;                            ;                                                 ;            ;                  ;                                ;                                ;
; External Connections                                   ;        ;                            ;                                                 ;            ;                  ;                                ;                                ;
;     -- Top                                             ; 162    ; 5281                       ; 51                                              ; 28         ; 0                ; 896                            ; 543                            ;
;     -- Computer_System:The_System                      ; 5281   ; 34                         ; 0                                               ; 0          ; 0                ; 72                             ; 7573                           ;
;     -- Computer_System_ARM_A9_HPS_hps_io_border:border ; 51     ; 0                          ; 140                                             ; 0          ; 0                ; 0                              ; 0                              ;
;     -- multi_hier                                      ; 28     ; 0                          ; 0                                               ; 0          ; 0                ; 0                              ; 0                              ;
;     -- sld_hub:auto_hub                                ; 0      ; 0                          ; 0                                               ; 0          ; 20               ; 702                            ; 122                            ;
;     -- sld_signaltap:auto_signaltap_0                  ; 896    ; 72                         ; 0                                               ; 0          ; 702              ; 64                             ; 7116                           ;
;     -- hard_block:auto_generated_inst                  ; 543    ; 7573                       ; 0                                               ; 0          ; 122              ; 7116                           ; 0                              ;
;                                                        ;        ;                            ;                                                 ;            ;                  ;                                ;                                ;
; Partition Interface                                    ;        ;                            ;                                                 ;            ;                  ;                                ;                                ;
;     -- Input Ports                                     ; 47     ; 134                        ; 12                                              ; 16         ; 44               ; 1520                           ; 235                            ;
;     -- Output Ports                                    ; 640    ; 212                        ; 46                                              ; 28         ; 62               ; 983                            ; 378                            ;
;     -- Bidir Ports                                     ; 168    ; 87                         ; 70                                              ; 0          ; 0                ; 0                              ; 0                              ;
;                                                        ;        ;                            ;                                                 ;            ;                  ;                                ;                                ;
; Registered Ports                                       ;        ;                            ;                                                 ;            ;                  ;                                ;                                ;
;     -- Registered Input Ports                          ; 0      ; 7                          ; 0                                               ; 0          ; 13               ; 973                            ; 0                              ;
;     -- Registered Output Ports                         ; 0      ; 113                        ; 0                                               ; 0          ; 28               ; 969                            ; 0                              ;
;                                                        ;        ;                            ;                                                 ;            ;                  ;                                ;                                ;
; Port Connectivity                                      ;        ;                            ;                                                 ;            ;                  ;                                ;                                ;
;     -- Input Ports driven by GND                       ; 0      ; 43                         ; 0                                               ; 16         ; 0                ; 96                             ; 0                              ;
;     -- Output Ports driven by GND                      ; 0      ; 5                          ; 0                                               ; 24         ; 28               ; 2                              ; 0                              ;
;     -- Input Ports driven by VCC                       ; 0      ; 8                          ; 0                                               ; 0          ; 0                ; 22                             ; 0                              ;
;     -- Output Ports driven by VCC                      ; 0      ; 1                          ; 0                                               ; 4          ; 0                ; 1                              ; 0                              ;
;     -- Input Ports with no Source                      ; 0      ; 0                          ; 0                                               ; 0          ; 24               ; 487                            ; 0                              ;
;     -- Output Ports with no Source                     ; 0      ; 0                          ; 0                                               ; 0          ; 0                ; 0                              ; 0                              ;
;     -- Input Ports with no Fanout                      ; 0      ; 0                          ; 0                                               ; 16         ; 29               ; 501                            ; 8                              ;
;     -- Output Ports with no Fanout                     ; 0      ; 8                          ; 0                                               ; 0          ; 29               ; 971                            ; 0                              ;
+--------------------------------------------------------+--------+----------------------------+-------------------------------------------------+------------+------------------+--------------------------------+--------------------------------+
Note: Resource usage numbers presented for Partitions containing post-synthesis logic are estimates.  For Partitions containing post-fit logic, resource usage numbers are accurate based on previous placement information.  Actual Fitter results may vary depending on current Fitter Preservation Level assignments.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Partition Pin Processing                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+---------------+----------+--------------------------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                                                            ; Partition                                       ; Type          ; Location ; Status                                     ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+---------------+----------+--------------------------------------------+
; ADC_CS_N                                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- ADC_CS_N                                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- ADC_CS_N~output                                                                                                                                                                                                                                                                                                                                                                                                          ; Top                                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; ADC_DIN                                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- ADC_DIN                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- ADC_DIN~output                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; ADC_DOUT                                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Input Port    ; n/a      ;                                            ;
;     -- ADC_DOUT                                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- ADC_DOUT~input                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; ADC_SCLK                                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- ADC_SCLK                                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- ADC_SCLK~output                                                                                                                                                                                                                                                                                                                                                                                                          ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; AUD_ADCDAT                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Input Port    ; n/a      ;                                            ;
;     -- AUD_ADCDAT                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- AUD_ADCDAT~input                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; AUD_ADCLRCK                                                                                                                                                                                                                                                                                                                                                                                                                     ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- AUD_ADCLRCK                                                                                                                                                                                                                                                                                                                                                                                                              ; Top                                             ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- AUD_ADCLRCK~output                                                                                                                                                                                                                                                                                                                                                                                                       ; Top                                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; AUD_BCLK                                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- AUD_BCLK                                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- AUD_BCLK~output                                                                                                                                                                                                                                                                                                                                                                                                          ; Top                                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; AUD_DACDAT                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- AUD_DACDAT                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- AUD_DACDAT~output                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; AUD_DACLRCK                                                                                                                                                                                                                                                                                                                                                                                                                     ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- AUD_DACLRCK                                                                                                                                                                                                                                                                                                                                                                                                              ; Top                                             ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- AUD_DACLRCK~output                                                                                                                                                                                                                                                                                                                                                                                                       ; Top                                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; AUD_XCK                                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- AUD_XCK                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- AUD_XCK~output                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; CLOCK2_50                                                                                                                                                                                                                                                                                                                                                                                                                       ; Top                                             ; Input Port    ; n/a      ;                                            ;
;     -- CLOCK2_50                                                                                                                                                                                                                                                                                                                                                                                                                ; Top                                             ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- CLOCK2_50~input                                                                                                                                                                                                                                                                                                                                                                                                          ; Top                                             ; Input Buffer  ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|vga_pll_ref_clk_clk                                                                                                                                                                                                                                                                                                                                                                           ; Computer_System:The_System                      ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; CLOCK3_50                                                                                                                                                                                                                                                                                                                                                                                                                       ; Top                                             ; Input Port    ; n/a      ;                                            ;
;     -- CLOCK3_50                                                                                                                                                                                                                                                                                                                                                                                                                ; Top                                             ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- CLOCK3_50~input                                                                                                                                                                                                                                                                                                                                                                                                          ; Top                                             ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; CLOCK4_50                                                                                                                                                                                                                                                                                                                                                                                                                       ; Top                                             ; Input Port    ; n/a      ;                                            ;
;     -- CLOCK4_50                                                                                                                                                                                                                                                                                                                                                                                                                ; Top                                             ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- CLOCK4_50~input                                                                                                                                                                                                                                                                                                                                                                                                          ; Top                                             ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; CLOCK_50                                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Input Port    ; n/a      ;                                            ;
;     -- CLOCK_50                                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- CLOCK_50~input                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; DRAM_ADDR[0]                                                                                                                                                                                                                                                                                                                                                                                                                    ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- DRAM_ADDR[0]                                                                                                                                                                                                                                                                                                                                                                                                             ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- DRAM_ADDR[0]~output                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|sdram_addr[0]                                                                                                                                                                                                                                                                                                                                                                                 ; Computer_System:The_System                      ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; DRAM_ADDR[10]                                                                                                                                                                                                                                                                                                                                                                                                                   ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- DRAM_ADDR[10]                                                                                                                                                                                                                                                                                                                                                                                                            ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- DRAM_ADDR[10]~output                                                                                                                                                                                                                                                                                                                                                                                                     ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|sdram_addr[10]                                                                                                                                                                                                                                                                                                                                                                                ; Computer_System:The_System                      ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; DRAM_ADDR[11]                                                                                                                                                                                                                                                                                                                                                                                                                   ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- DRAM_ADDR[11]                                                                                                                                                                                                                                                                                                                                                                                                            ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- DRAM_ADDR[11]~output                                                                                                                                                                                                                                                                                                                                                                                                     ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|sdram_addr[11]                                                                                                                                                                                                                                                                                                                                                                                ; Computer_System:The_System                      ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; DRAM_ADDR[12]                                                                                                                                                                                                                                                                                                                                                                                                                   ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- DRAM_ADDR[12]                                                                                                                                                                                                                                                                                                                                                                                                            ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- DRAM_ADDR[12]~output                                                                                                                                                                                                                                                                                                                                                                                                     ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|sdram_addr[12]                                                                                                                                                                                                                                                                                                                                                                                ; Computer_System:The_System                      ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; DRAM_ADDR[1]                                                                                                                                                                                                                                                                                                                                                                                                                    ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- DRAM_ADDR[1]                                                                                                                                                                                                                                                                                                                                                                                                             ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- DRAM_ADDR[1]~output                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|sdram_addr[1]                                                                                                                                                                                                                                                                                                                                                                                 ; Computer_System:The_System                      ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; DRAM_ADDR[2]                                                                                                                                                                                                                                                                                                                                                                                                                    ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- DRAM_ADDR[2]                                                                                                                                                                                                                                                                                                                                                                                                             ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- DRAM_ADDR[2]~output                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|sdram_addr[2]                                                                                                                                                                                                                                                                                                                                                                                 ; Computer_System:The_System                      ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; DRAM_ADDR[3]                                                                                                                                                                                                                                                                                                                                                                                                                    ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- DRAM_ADDR[3]                                                                                                                                                                                                                                                                                                                                                                                                             ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- DRAM_ADDR[3]~output                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|sdram_addr[3]                                                                                                                                                                                                                                                                                                                                                                                 ; Computer_System:The_System                      ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; DRAM_ADDR[4]                                                                                                                                                                                                                                                                                                                                                                                                                    ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- DRAM_ADDR[4]                                                                                                                                                                                                                                                                                                                                                                                                             ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- DRAM_ADDR[4]~output                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|sdram_addr[4]                                                                                                                                                                                                                                                                                                                                                                                 ; Computer_System:The_System                      ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; DRAM_ADDR[5]                                                                                                                                                                                                                                                                                                                                                                                                                    ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- DRAM_ADDR[5]                                                                                                                                                                                                                                                                                                                                                                                                             ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- DRAM_ADDR[5]~output                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|sdram_addr[5]                                                                                                                                                                                                                                                                                                                                                                                 ; Computer_System:The_System                      ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; DRAM_ADDR[6]                                                                                                                                                                                                                                                                                                                                                                                                                    ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- DRAM_ADDR[6]                                                                                                                                                                                                                                                                                                                                                                                                             ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- DRAM_ADDR[6]~output                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|sdram_addr[6]                                                                                                                                                                                                                                                                                                                                                                                 ; Computer_System:The_System                      ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; DRAM_ADDR[7]                                                                                                                                                                                                                                                                                                                                                                                                                    ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- DRAM_ADDR[7]                                                                                                                                                                                                                                                                                                                                                                                                             ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- DRAM_ADDR[7]~output                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|sdram_addr[7]                                                                                                                                                                                                                                                                                                                                                                                 ; Computer_System:The_System                      ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; DRAM_ADDR[8]                                                                                                                                                                                                                                                                                                                                                                                                                    ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- DRAM_ADDR[8]                                                                                                                                                                                                                                                                                                                                                                                                             ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- DRAM_ADDR[8]~output                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|sdram_addr[8]                                                                                                                                                                                                                                                                                                                                                                                 ; Computer_System:The_System                      ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; DRAM_ADDR[9]                                                                                                                                                                                                                                                                                                                                                                                                                    ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- DRAM_ADDR[9]                                                                                                                                                                                                                                                                                                                                                                                                             ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- DRAM_ADDR[9]~output                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|sdram_addr[9]                                                                                                                                                                                                                                                                                                                                                                                 ; Computer_System:The_System                      ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; DRAM_BA[0]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- DRAM_BA[0]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- DRAM_BA[0]~output                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|sdram_ba[0]                                                                                                                                                                                                                                                                                                                                                                                   ; Computer_System:The_System                      ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; DRAM_BA[1]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- DRAM_BA[1]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- DRAM_BA[1]~output                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|sdram_ba[1]                                                                                                                                                                                                                                                                                                                                                                                   ; Computer_System:The_System                      ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; DRAM_CAS_N                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- DRAM_CAS_N                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- DRAM_CAS_N~output                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|sdram_cas_n                                                                                                                                                                                                                                                                                                                                                                                   ; Computer_System:The_System                      ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; DRAM_CKE                                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- DRAM_CKE                                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- DRAM_CKE~output                                                                                                                                                                                                                                                                                                                                                                                                          ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|sdram_cke                                                                                                                                                                                                                                                                                                                                                                                     ; Computer_System:The_System                      ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; DRAM_CLK                                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- DRAM_CLK                                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- DRAM_CLK~output                                                                                                                                                                                                                                                                                                                                                                                                          ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|sdram_clk_clk                                                                                                                                                                                                                                                                                                                                                                                 ; Computer_System:The_System                      ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; DRAM_CS_N                                                                                                                                                                                                                                                                                                                                                                                                                       ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- DRAM_CS_N                                                                                                                                                                                                                                                                                                                                                                                                                ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- DRAM_CS_N~output                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|sdram_cs_n                                                                                                                                                                                                                                                                                                                                                                                    ; Computer_System:The_System                      ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; DRAM_DQ[0]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|sdram_dq[0]                                                                                                                                                                                                                                                                                                                                                                                   ; Computer_System:The_System                      ; Bidir Port    ; n/a      ;                                            ;
;     -- DRAM_DQ[0]                                                                                                                                                                                                                                                                                                                                                                                                               ; Computer_System:The_System                      ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|sdram_dq[0]~output                                                                                                                                                                                                                                                                                                                                                                            ; Computer_System:The_System                      ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; DRAM_DQ[10]                                                                                                                                                                                                                                                                                                                                                                                                                     ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|sdram_dq[10]                                                                                                                                                                                                                                                                                                                                                                                  ; Computer_System:The_System                      ; Bidir Port    ; n/a      ;                                            ;
;     -- DRAM_DQ[10]                                                                                                                                                                                                                                                                                                                                                                                                              ; Computer_System:The_System                      ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|sdram_dq[10]~output                                                                                                                                                                                                                                                                                                                                                                           ; Computer_System:The_System                      ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; DRAM_DQ[11]                                                                                                                                                                                                                                                                                                                                                                                                                     ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|sdram_dq[11]                                                                                                                                                                                                                                                                                                                                                                                  ; Computer_System:The_System                      ; Bidir Port    ; n/a      ;                                            ;
;     -- DRAM_DQ[11]                                                                                                                                                                                                                                                                                                                                                                                                              ; Computer_System:The_System                      ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|sdram_dq[11]~output                                                                                                                                                                                                                                                                                                                                                                           ; Computer_System:The_System                      ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; DRAM_DQ[12]                                                                                                                                                                                                                                                                                                                                                                                                                     ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|sdram_dq[12]                                                                                                                                                                                                                                                                                                                                                                                  ; Computer_System:The_System                      ; Bidir Port    ; n/a      ;                                            ;
;     -- DRAM_DQ[12]                                                                                                                                                                                                                                                                                                                                                                                                              ; Computer_System:The_System                      ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|sdram_dq[12]~output                                                                                                                                                                                                                                                                                                                                                                           ; Computer_System:The_System                      ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; DRAM_DQ[13]                                                                                                                                                                                                                                                                                                                                                                                                                     ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|sdram_dq[13]                                                                                                                                                                                                                                                                                                                                                                                  ; Computer_System:The_System                      ; Bidir Port    ; n/a      ;                                            ;
;     -- DRAM_DQ[13]                                                                                                                                                                                                                                                                                                                                                                                                              ; Computer_System:The_System                      ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|sdram_dq[13]~output                                                                                                                                                                                                                                                                                                                                                                           ; Computer_System:The_System                      ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; DRAM_DQ[14]                                                                                                                                                                                                                                                                                                                                                                                                                     ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|sdram_dq[14]                                                                                                                                                                                                                                                                                                                                                                                  ; Computer_System:The_System                      ; Bidir Port    ; n/a      ;                                            ;
;     -- DRAM_DQ[14]                                                                                                                                                                                                                                                                                                                                                                                                              ; Computer_System:The_System                      ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|sdram_dq[14]~output                                                                                                                                                                                                                                                                                                                                                                           ; Computer_System:The_System                      ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; DRAM_DQ[15]                                                                                                                                                                                                                                                                                                                                                                                                                     ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|sdram_dq[15]                                                                                                                                                                                                                                                                                                                                                                                  ; Computer_System:The_System                      ; Bidir Port    ; n/a      ;                                            ;
;     -- DRAM_DQ[15]                                                                                                                                                                                                                                                                                                                                                                                                              ; Computer_System:The_System                      ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|sdram_dq[15]~output                                                                                                                                                                                                                                                                                                                                                                           ; Computer_System:The_System                      ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; DRAM_DQ[1]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|sdram_dq[1]                                                                                                                                                                                                                                                                                                                                                                                   ; Computer_System:The_System                      ; Bidir Port    ; n/a      ;                                            ;
;     -- DRAM_DQ[1]                                                                                                                                                                                                                                                                                                                                                                                                               ; Computer_System:The_System                      ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|sdram_dq[1]~output                                                                                                                                                                                                                                                                                                                                                                            ; Computer_System:The_System                      ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; DRAM_DQ[2]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|sdram_dq[2]                                                                                                                                                                                                                                                                                                                                                                                   ; Computer_System:The_System                      ; Bidir Port    ; n/a      ;                                            ;
;     -- DRAM_DQ[2]                                                                                                                                                                                                                                                                                                                                                                                                               ; Computer_System:The_System                      ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|sdram_dq[2]~output                                                                                                                                                                                                                                                                                                                                                                            ; Computer_System:The_System                      ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; DRAM_DQ[3]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|sdram_dq[3]                                                                                                                                                                                                                                                                                                                                                                                   ; Computer_System:The_System                      ; Bidir Port    ; n/a      ;                                            ;
;     -- DRAM_DQ[3]                                                                                                                                                                                                                                                                                                                                                                                                               ; Computer_System:The_System                      ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|sdram_dq[3]~output                                                                                                                                                                                                                                                                                                                                                                            ; Computer_System:The_System                      ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; DRAM_DQ[4]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|sdram_dq[4]                                                                                                                                                                                                                                                                                                                                                                                   ; Computer_System:The_System                      ; Bidir Port    ; n/a      ;                                            ;
;     -- DRAM_DQ[4]                                                                                                                                                                                                                                                                                                                                                                                                               ; Computer_System:The_System                      ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|sdram_dq[4]~output                                                                                                                                                                                                                                                                                                                                                                            ; Computer_System:The_System                      ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; DRAM_DQ[5]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|sdram_dq[5]                                                                                                                                                                                                                                                                                                                                                                                   ; Computer_System:The_System                      ; Bidir Port    ; n/a      ;                                            ;
;     -- DRAM_DQ[5]                                                                                                                                                                                                                                                                                                                                                                                                               ; Computer_System:The_System                      ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|sdram_dq[5]~output                                                                                                                                                                                                                                                                                                                                                                            ; Computer_System:The_System                      ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; DRAM_DQ[6]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|sdram_dq[6]                                                                                                                                                                                                                                                                                                                                                                                   ; Computer_System:The_System                      ; Bidir Port    ; n/a      ;                                            ;
;     -- DRAM_DQ[6]                                                                                                                                                                                                                                                                                                                                                                                                               ; Computer_System:The_System                      ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|sdram_dq[6]~output                                                                                                                                                                                                                                                                                                                                                                            ; Computer_System:The_System                      ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; DRAM_DQ[7]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|sdram_dq[7]                                                                                                                                                                                                                                                                                                                                                                                   ; Computer_System:The_System                      ; Bidir Port    ; n/a      ;                                            ;
;     -- DRAM_DQ[7]                                                                                                                                                                                                                                                                                                                                                                                                               ; Computer_System:The_System                      ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|sdram_dq[7]~output                                                                                                                                                                                                                                                                                                                                                                            ; Computer_System:The_System                      ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; DRAM_DQ[8]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|sdram_dq[8]                                                                                                                                                                                                                                                                                                                                                                                   ; Computer_System:The_System                      ; Bidir Port    ; n/a      ;                                            ;
;     -- DRAM_DQ[8]                                                                                                                                                                                                                                                                                                                                                                                                               ; Computer_System:The_System                      ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|sdram_dq[8]~output                                                                                                                                                                                                                                                                                                                                                                            ; Computer_System:The_System                      ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; DRAM_DQ[9]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|sdram_dq[9]                                                                                                                                                                                                                                                                                                                                                                                   ; Computer_System:The_System                      ; Bidir Port    ; n/a      ;                                            ;
;     -- DRAM_DQ[9]                                                                                                                                                                                                                                                                                                                                                                                                               ; Computer_System:The_System                      ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|sdram_dq[9]~output                                                                                                                                                                                                                                                                                                                                                                            ; Computer_System:The_System                      ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; DRAM_LDQM                                                                                                                                                                                                                                                                                                                                                                                                                       ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- DRAM_LDQM                                                                                                                                                                                                                                                                                                                                                                                                                ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- DRAM_LDQM~output                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|sdram_dqm[0]                                                                                                                                                                                                                                                                                                                                                                                  ; Computer_System:The_System                      ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; DRAM_RAS_N                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- DRAM_RAS_N                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- DRAM_RAS_N~output                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|sdram_ras_n                                                                                                                                                                                                                                                                                                                                                                                   ; Computer_System:The_System                      ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; DRAM_UDQM                                                                                                                                                                                                                                                                                                                                                                                                                       ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- DRAM_UDQM                                                                                                                                                                                                                                                                                                                                                                                                                ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- DRAM_UDQM~output                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|sdram_dqm[1]                                                                                                                                                                                                                                                                                                                                                                                  ; Computer_System:The_System                      ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; DRAM_WE_N                                                                                                                                                                                                                                                                                                                                                                                                                       ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- DRAM_WE_N                                                                                                                                                                                                                                                                                                                                                                                                                ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- DRAM_WE_N~output                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|sdram_we_n                                                                                                                                                                                                                                                                                                                                                                                    ; Computer_System:The_System                      ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; FPGA_I2C_SCLK                                                                                                                                                                                                                                                                                                                                                                                                                   ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- FPGA_I2C_SCLK                                                                                                                                                                                                                                                                                                                                                                                                            ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- FPGA_I2C_SCLK~output                                                                                                                                                                                                                                                                                                                                                                                                     ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|av_config_SCLK                                                                                                                                                                                                                                                                                                                                                                                ; Computer_System:The_System                      ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; FPGA_I2C_SDAT                                                                                                                                                                                                                                                                                                                                                                                                                   ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|av_config_SDAT                                                                                                                                                                                                                                                                                                                                                                                ; Computer_System:The_System                      ; Bidir Port    ; n/a      ;                                            ;
;     -- FPGA_I2C_SDAT                                                                                                                                                                                                                                                                                                                                                                                                            ; Computer_System:The_System                      ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|av_config_SDAT~output                                                                                                                                                                                                                                                                                                                                                                         ; Computer_System:The_System                      ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; GPIO_0[0]                                                                                                                                                                                                                                                                                                                                                                                                                       ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[0]                                                                                                                                                                                                                                                                                                                                                                                                                ; Top                                             ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[0]~output                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; GPIO_0[10]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[10]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[10]~output                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; GPIO_0[11]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[11]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[11]~output                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; GPIO_0[12]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[12]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[12]~output                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; GPIO_0[13]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[13]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[13]~output                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; GPIO_0[14]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[14]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[14]~output                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; GPIO_0[15]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[15]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[15]~output                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; GPIO_0[16]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[16]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[16]~output                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; GPIO_0[17]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[17]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[17]~output                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; GPIO_0[18]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[18]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[18]~output                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; GPIO_0[19]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[19]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[19]~output                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; GPIO_0[1]                                                                                                                                                                                                                                                                                                                                                                                                                       ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[1]                                                                                                                                                                                                                                                                                                                                                                                                                ; Top                                             ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[1]~output                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; GPIO_0[20]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[20]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[20]~output                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; GPIO_0[21]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[21]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[21]~output                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; GPIO_0[22]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[22]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[22]~output                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; GPIO_0[23]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[23]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[23]~output                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; GPIO_0[24]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[24]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[24]~output                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; GPIO_0[25]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[25]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[25]~output                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; GPIO_0[26]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[26]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[26]~output                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; GPIO_0[27]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[27]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[27]~output                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; GPIO_0[28]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[28]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[28]~output                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; GPIO_0[29]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[29]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[29]~output                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; GPIO_0[2]                                                                                                                                                                                                                                                                                                                                                                                                                       ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[2]                                                                                                                                                                                                                                                                                                                                                                                                                ; Top                                             ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[2]~output                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; GPIO_0[30]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[30]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[30]~output                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; GPIO_0[31]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[31]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[31]~output                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; GPIO_0[32]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[32]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[32]~output                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; GPIO_0[33]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[33]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[33]~output                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; GPIO_0[34]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[34]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[34]~output                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; GPIO_0[35]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[35]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[35]~output                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; GPIO_0[3]                                                                                                                                                                                                                                                                                                                                                                                                                       ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[3]                                                                                                                                                                                                                                                                                                                                                                                                                ; Top                                             ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[3]~output                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; GPIO_0[4]                                                                                                                                                                                                                                                                                                                                                                                                                       ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[4]                                                                                                                                                                                                                                                                                                                                                                                                                ; Top                                             ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[4]~output                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; GPIO_0[5]                                                                                                                                                                                                                                                                                                                                                                                                                       ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[5]                                                                                                                                                                                                                                                                                                                                                                                                                ; Top                                             ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[5]~output                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; GPIO_0[6]                                                                                                                                                                                                                                                                                                                                                                                                                       ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[6]                                                                                                                                                                                                                                                                                                                                                                                                                ; Top                                             ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[6]~output                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; GPIO_0[7]                                                                                                                                                                                                                                                                                                                                                                                                                       ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[7]                                                                                                                                                                                                                                                                                                                                                                                                                ; Top                                             ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[7]~output                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; GPIO_0[8]                                                                                                                                                                                                                                                                                                                                                                                                                       ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[8]                                                                                                                                                                                                                                                                                                                                                                                                                ; Top                                             ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[8]~output                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; GPIO_0[9]                                                                                                                                                                                                                                                                                                                                                                                                                       ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[9]                                                                                                                                                                                                                                                                                                                                                                                                                ; Top                                             ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[9]~output                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; GPIO_1[0]                                                                                                                                                                                                                                                                                                                                                                                                                       ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_1[0]                                                                                                                                                                                                                                                                                                                                                                                                                ; Top                                             ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_1[0]~output                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; GPIO_1[10]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_1[10]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_1[10]~output                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; GPIO_1[11]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_1[11]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_1[11]~output                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; GPIO_1[12]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_1[12]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_1[12]~output                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; GPIO_1[13]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_1[13]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_1[13]~output                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; GPIO_1[14]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_1[14]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_1[14]~output                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; GPIO_1[15]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_1[15]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_1[15]~output                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; GPIO_1[16]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_1[16]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_1[16]~output                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; GPIO_1[17]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_1[17]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_1[17]~output                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; GPIO_1[18]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_1[18]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_1[18]~output                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; GPIO_1[19]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_1[19]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_1[19]~output                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; GPIO_1[1]                                                                                                                                                                                                                                                                                                                                                                                                                       ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_1[1]                                                                                                                                                                                                                                                                                                                                                                                                                ; Top                                             ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_1[1]~output                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; GPIO_1[20]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_1[20]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_1[20]~output                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; GPIO_1[21]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_1[21]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_1[21]~output                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; GPIO_1[22]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_1[22]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_1[22]~output                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; GPIO_1[23]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_1[23]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_1[23]~output                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; GPIO_1[24]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_1[24]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_1[24]~output                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; GPIO_1[25]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_1[25]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_1[25]~output                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; GPIO_1[26]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_1[26]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_1[26]~output                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; GPIO_1[27]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_1[27]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_1[27]~output                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; GPIO_1[28]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_1[28]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_1[28]~output                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; GPIO_1[29]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_1[29]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_1[29]~output                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; GPIO_1[2]                                                                                                                                                                                                                                                                                                                                                                                                                       ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_1[2]                                                                                                                                                                                                                                                                                                                                                                                                                ; Top                                             ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_1[2]~output                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; GPIO_1[30]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_1[30]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_1[30]~output                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; GPIO_1[31]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_1[31]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_1[31]~output                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; GPIO_1[32]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_1[32]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_1[32]~output                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; GPIO_1[33]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_1[33]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_1[33]~output                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; GPIO_1[34]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_1[34]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_1[34]~output                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; GPIO_1[35]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_1[35]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_1[35]~output                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; GPIO_1[3]                                                                                                                                                                                                                                                                                                                                                                                                                       ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_1[3]                                                                                                                                                                                                                                                                                                                                                                                                                ; Top                                             ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_1[3]~output                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; GPIO_1[4]                                                                                                                                                                                                                                                                                                                                                                                                                       ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_1[4]                                                                                                                                                                                                                                                                                                                                                                                                                ; Top                                             ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_1[4]~output                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; GPIO_1[5]                                                                                                                                                                                                                                                                                                                                                                                                                       ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_1[5]                                                                                                                                                                                                                                                                                                                                                                                                                ; Top                                             ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_1[5]~output                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; GPIO_1[6]                                                                                                                                                                                                                                                                                                                                                                                                                       ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_1[6]                                                                                                                                                                                                                                                                                                                                                                                                                ; Top                                             ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_1[6]~output                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; GPIO_1[7]                                                                                                                                                                                                                                                                                                                                                                                                                       ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_1[7]                                                                                                                                                                                                                                                                                                                                                                                                                ; Top                                             ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_1[7]~output                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; GPIO_1[8]                                                                                                                                                                                                                                                                                                                                                                                                                       ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_1[8]                                                                                                                                                                                                                                                                                                                                                                                                                ; Top                                             ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_1[8]~output                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; GPIO_1[9]                                                                                                                                                                                                                                                                                                                                                                                                                       ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_1[9]                                                                                                                                                                                                                                                                                                                                                                                                                ; Top                                             ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_1[9]~output                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HEX0[0]                                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- HEX0[0]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX0[0]~output                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- HexDigit:Digit0|segs[0]                                                                                                                                                                                                                                                                                                                                                                                                  ; multi_hier                                      ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HEX0[1]                                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- HEX0[1]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX0[1]~output                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- HexDigit:Digit0|segs[1]                                                                                                                                                                                                                                                                                                                                                                                                  ; multi_hier                                      ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HEX0[2]                                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- HEX0[2]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX0[2]~output                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- HexDigit:Digit0|segs[2]                                                                                                                                                                                                                                                                                                                                                                                                  ; multi_hier                                      ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HEX0[3]                                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- HEX0[3]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX0[3]~output                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- HexDigit:Digit0|segs[3]                                                                                                                                                                                                                                                                                                                                                                                                  ; multi_hier                                      ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HEX0[4]                                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- HEX0[4]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX0[4]~output                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- HexDigit:Digit0|segs[4]                                                                                                                                                                                                                                                                                                                                                                                                  ; multi_hier                                      ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HEX0[5]                                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- HEX0[5]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX0[5]~output                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- HexDigit:Digit0|segs[5]                                                                                                                                                                                                                                                                                                                                                                                                  ; multi_hier                                      ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HEX0[6]                                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- HEX0[6]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX0[6]~output                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- HexDigit:Digit0|segs[6]                                                                                                                                                                                                                                                                                                                                                                                                  ; multi_hier                                      ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HEX1[0]                                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- HEX1[0]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX1[0]~output                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- HexDigit:Digit1|segs[0]                                                                                                                                                                                                                                                                                                                                                                                                  ; multi_hier                                      ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HEX1[1]                                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- HEX1[1]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX1[1]~output                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- HexDigit:Digit1|segs[1]                                                                                                                                                                                                                                                                                                                                                                                                  ; multi_hier                                      ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HEX1[2]                                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- HEX1[2]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX1[2]~output                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- HexDigit:Digit1|segs[2]                                                                                                                                                                                                                                                                                                                                                                                                  ; multi_hier                                      ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HEX1[3]                                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- HEX1[3]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX1[3]~output                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- HexDigit:Digit1|segs[3]                                                                                                                                                                                                                                                                                                                                                                                                  ; multi_hier                                      ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HEX1[4]                                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- HEX1[4]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX1[4]~output                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- HexDigit:Digit1|segs[4]                                                                                                                                                                                                                                                                                                                                                                                                  ; multi_hier                                      ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HEX1[5]                                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- HEX1[5]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX1[5]~output                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- HexDigit:Digit1|segs[5]                                                                                                                                                                                                                                                                                                                                                                                                  ; multi_hier                                      ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HEX1[6]                                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- HEX1[6]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX1[6]~output                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- HexDigit:Digit1|segs[6]                                                                                                                                                                                                                                                                                                                                                                                                  ; multi_hier                                      ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HEX2[0]                                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- HEX2[0]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX2[0]~output                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- HexDigit:Digit2|segs[0]                                                                                                                                                                                                                                                                                                                                                                                                  ; multi_hier                                      ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HEX2[1]                                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- HEX2[1]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX2[1]~output                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- HexDigit:Digit2|segs[1]                                                                                                                                                                                                                                                                                                                                                                                                  ; multi_hier                                      ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HEX2[2]                                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- HEX2[2]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX2[2]~output                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- HexDigit:Digit2|segs[2]                                                                                                                                                                                                                                                                                                                                                                                                  ; multi_hier                                      ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HEX2[3]                                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- HEX2[3]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX2[3]~output                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- HexDigit:Digit2|segs[3]                                                                                                                                                                                                                                                                                                                                                                                                  ; multi_hier                                      ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HEX2[4]                                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- HEX2[4]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX2[4]~output                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- HexDigit:Digit2|segs[4]                                                                                                                                                                                                                                                                                                                                                                                                  ; multi_hier                                      ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HEX2[5]                                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- HEX2[5]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX2[5]~output                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- HexDigit:Digit2|segs[5]                                                                                                                                                                                                                                                                                                                                                                                                  ; multi_hier                                      ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HEX2[6]                                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- HEX2[6]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX2[6]~output                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- HexDigit:Digit2|segs[6]                                                                                                                                                                                                                                                                                                                                                                                                  ; multi_hier                                      ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HEX3[0]                                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- HEX3[0]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX3[0]~output                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- HexDigit:Digit3|segs[0]                                                                                                                                                                                                                                                                                                                                                                                                  ; multi_hier                                      ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HEX3[1]                                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- HEX3[1]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX3[1]~output                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- HexDigit:Digit3|segs[1]                                                                                                                                                                                                                                                                                                                                                                                                  ; multi_hier                                      ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HEX3[2]                                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- HEX3[2]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX3[2]~output                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- HexDigit:Digit3|segs[2]                                                                                                                                                                                                                                                                                                                                                                                                  ; multi_hier                                      ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HEX3[3]                                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- HEX3[3]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX3[3]~output                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- HexDigit:Digit3|segs[3]                                                                                                                                                                                                                                                                                                                                                                                                  ; multi_hier                                      ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HEX3[4]                                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- HEX3[4]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX3[4]~output                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- HexDigit:Digit3|segs[4]                                                                                                                                                                                                                                                                                                                                                                                                  ; multi_hier                                      ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HEX3[5]                                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- HEX3[5]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX3[5]~output                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- HexDigit:Digit3|segs[5]                                                                                                                                                                                                                                                                                                                                                                                                  ; multi_hier                                      ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HEX3[6]                                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- HEX3[6]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX3[6]~output                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- HexDigit:Digit3|segs[6]                                                                                                                                                                                                                                                                                                                                                                                                  ; multi_hier                                      ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HEX4[0]                                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- HEX4[0]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX4[0]~output                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HEX4[1]                                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- HEX4[1]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX4[1]~output                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HEX4[2]                                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- HEX4[2]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX4[2]~output                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HEX4[3]                                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- HEX4[3]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX4[3]~output                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HEX4[4]                                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- HEX4[4]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX4[4]~output                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HEX4[5]                                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- HEX4[5]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX4[5]~output                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HEX4[6]                                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- HEX4[6]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX4[6]~output                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HEX5[0]                                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- HEX5[0]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX5[0]~output                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HEX5[1]                                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- HEX5[1]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX5[1]~output                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HEX5[2]                                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- HEX5[2]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX5[2]~output                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HEX5[3]                                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- HEX5[3]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX5[3]~output                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HEX5[4]                                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- HEX5[4]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX5[4]~output                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HEX5[5]                                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- HEX5[5]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX5[5]~output                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HEX5[6]                                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- HEX5[6]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX5[6]~output                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_CONV_USB_N                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|hps_io_hps_io_gpio_inst_GPIO09                                                                                                                                                                                                                                                                                                                                                                ; Computer_System:The_System                      ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_gpio_inst_GPIO09[0]                                                                                                                                                                                                                                     ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_CONV_USB_N                                                                                                                                                                                                                                                                                                                                                                                                           ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_gpio_inst_GPIO09[0]~output                                                                                                                                                                                                                              ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_DDR3_ADDR[0]                                                                                                                                                                                                                                                                                                                                                                                                                ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_ADDR[0]                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_ADDR[0]~output                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|memory_mem_a[0]                                                                                                                                                                                                                                                                                                                                                                               ; Computer_System:The_System                      ; Output Port   ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|mem_a[0]                                                                                                                                                                                                                                                       ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_DDR3_ADDR[10]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_ADDR[10]                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_ADDR[10]~output                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|memory_mem_a[10]                                                                                                                                                                                                                                                                                                                                                                              ; Computer_System:The_System                      ; Output Port   ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|mem_a[10]                                                                                                                                                                                                                                                      ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_DDR3_ADDR[11]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_ADDR[11]                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_ADDR[11]~output                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|memory_mem_a[11]                                                                                                                                                                                                                                                                                                                                                                              ; Computer_System:The_System                      ; Output Port   ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|mem_a[11]                                                                                                                                                                                                                                                      ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_DDR3_ADDR[12]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_ADDR[12]                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_ADDR[12]~output                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|memory_mem_a[12]                                                                                                                                                                                                                                                                                                                                                                              ; Computer_System:The_System                      ; Output Port   ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|mem_a[12]                                                                                                                                                                                                                                                      ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_DDR3_ADDR[13]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_ADDR[13]                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_ADDR[13]~output                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|memory_mem_a[13]                                                                                                                                                                                                                                                                                                                                                                              ; Computer_System:The_System                      ; Output Port   ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|mem_a[13]                                                                                                                                                                                                                                                      ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_DDR3_ADDR[14]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_ADDR[14]                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_ADDR[14]~output                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|memory_mem_a[14]                                                                                                                                                                                                                                                                                                                                                                              ; Computer_System:The_System                      ; Output Port   ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|mem_a[14]                                                                                                                                                                                                                                                      ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_DDR3_ADDR[1]                                                                                                                                                                                                                                                                                                                                                                                                                ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_ADDR[1]                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_ADDR[1]~output                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|memory_mem_a[1]                                                                                                                                                                                                                                                                                                                                                                               ; Computer_System:The_System                      ; Output Port   ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|mem_a[1]                                                                                                                                                                                                                                                       ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_DDR3_ADDR[2]                                                                                                                                                                                                                                                                                                                                                                                                                ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_ADDR[2]                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_ADDR[2]~output                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|memory_mem_a[2]                                                                                                                                                                                                                                                                                                                                                                               ; Computer_System:The_System                      ; Output Port   ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|mem_a[2]                                                                                                                                                                                                                                                       ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_DDR3_ADDR[3]                                                                                                                                                                                                                                                                                                                                                                                                                ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_ADDR[3]                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_ADDR[3]~output                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|memory_mem_a[3]                                                                                                                                                                                                                                                                                                                                                                               ; Computer_System:The_System                      ; Output Port   ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|mem_a[3]                                                                                                                                                                                                                                                       ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_DDR3_ADDR[4]                                                                                                                                                                                                                                                                                                                                                                                                                ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_ADDR[4]                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_ADDR[4]~output                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|memory_mem_a[4]                                                                                                                                                                                                                                                                                                                                                                               ; Computer_System:The_System                      ; Output Port   ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|mem_a[4]                                                                                                                                                                                                                                                       ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_DDR3_ADDR[5]                                                                                                                                                                                                                                                                                                                                                                                                                ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_ADDR[5]                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_ADDR[5]~output                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|memory_mem_a[5]                                                                                                                                                                                                                                                                                                                                                                               ; Computer_System:The_System                      ; Output Port   ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|mem_a[5]                                                                                                                                                                                                                                                       ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_DDR3_ADDR[6]                                                                                                                                                                                                                                                                                                                                                                                                                ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_ADDR[6]                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_ADDR[6]~output                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|memory_mem_a[6]                                                                                                                                                                                                                                                                                                                                                                               ; Computer_System:The_System                      ; Output Port   ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|mem_a[6]                                                                                                                                                                                                                                                       ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_DDR3_ADDR[7]                                                                                                                                                                                                                                                                                                                                                                                                                ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_ADDR[7]                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_ADDR[7]~output                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|memory_mem_a[7]                                                                                                                                                                                                                                                                                                                                                                               ; Computer_System:The_System                      ; Output Port   ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|mem_a[7]                                                                                                                                                                                                                                                       ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_DDR3_ADDR[8]                                                                                                                                                                                                                                                                                                                                                                                                                ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_ADDR[8]                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_ADDR[8]~output                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|memory_mem_a[8]                                                                                                                                                                                                                                                                                                                                                                               ; Computer_System:The_System                      ; Output Port   ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|mem_a[8]                                                                                                                                                                                                                                                       ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_DDR3_ADDR[9]                                                                                                                                                                                                                                                                                                                                                                                                                ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_ADDR[9]                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_ADDR[9]~output                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|memory_mem_a[9]                                                                                                                                                                                                                                                                                                                                                                               ; Computer_System:The_System                      ; Output Port   ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|mem_a[9]                                                                                                                                                                                                                                                       ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_DDR3_BA[0]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_BA[0]                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_BA[0]~output                                                                                                                                                                                                                                                                                                                                                                                                    ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|memory_mem_ba[0]                                                                                                                                                                                                                                                                                                                                                                              ; Computer_System:The_System                      ; Output Port   ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|mem_ba[0]                                                                                                                                                                                                                                                      ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_DDR3_BA[1]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_BA[1]                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_BA[1]~output                                                                                                                                                                                                                                                                                                                                                                                                    ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|memory_mem_ba[1]                                                                                                                                                                                                                                                                                                                                                                              ; Computer_System:The_System                      ; Output Port   ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|mem_ba[1]                                                                                                                                                                                                                                                      ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_DDR3_BA[2]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_BA[2]                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_BA[2]~output                                                                                                                                                                                                                                                                                                                                                                                                    ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|memory_mem_ba[2]                                                                                                                                                                                                                                                                                                                                                                              ; Computer_System:The_System                      ; Output Port   ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|mem_ba[2]                                                                                                                                                                                                                                                      ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_DDR3_CAS_N                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_CAS_N                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_CAS_N~output                                                                                                                                                                                                                                                                                                                                                                                                    ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|memory_mem_cas_n                                                                                                                                                                                                                                                                                                                                                                              ; Computer_System:The_System                      ; Output Port   ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|mem_cas_n[0]                                                                                                                                                                                                                                                   ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_DDR3_CKE                                                                                                                                                                                                                                                                                                                                                                                                                    ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_CKE                                                                                                                                                                                                                                                                                                                                                                                                             ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_CKE~output                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|memory_mem_cke                                                                                                                                                                                                                                                                                                                                                                                ; Computer_System:The_System                      ; Output Port   ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|mem_cke[0]                                                                                                                                                                                                                                                     ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_DDR3_CK_N                                                                                                                                                                                                                                                                                                                                                                                                                   ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- Computer_System:The_System|memory_mem_ck_n                                                                                                                                                                                                                                                                                                                                                                               ; Computer_System:The_System                      ; Output Port   ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|mem_ck_n[0]                                                                                                                                                                                                                                                    ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_CK_N                                                                                                                                                                                                                                                                                                                                                                                                            ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator|obuf_ba_0                ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_DDR3_CK_P                                                                                                                                                                                                                                                                                                                                                                                                                   ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- Computer_System:The_System|memory_mem_ck                                                                                                                                                                                                                                                                                                                                                                                 ; Computer_System:The_System                      ; Output Port   ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|mem_ck[0]                                                                                                                                                                                                                                                      ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_CK_P                                                                                                                                                                                                                                                                                                                                                                                                            ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator|obufa_0                  ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_DDR3_CS_N                                                                                                                                                                                                                                                                                                                                                                                                                   ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_CS_N                                                                                                                                                                                                                                                                                                                                                                                                            ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_CS_N~output                                                                                                                                                                                                                                                                                                                                                                                                     ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|memory_mem_cs_n                                                                                                                                                                                                                                                                                                                                                                               ; Computer_System:The_System                      ; Output Port   ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|mem_cs_n[0]                                                                                                                                                                                                                                                    ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_DDR3_DM[0]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- Computer_System:The_System|memory_mem_dm[0]                                                                                                                                                                                                                                                                                                                                                                              ; Computer_System:The_System                      ; Output Port   ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|mem_dm[0]                                                                                                                                                                                                                                                      ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_DM[0]                                                                                                                                                                                                                                                                                                                                                                                                           ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1 ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_DDR3_DM[1]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- Computer_System:The_System|memory_mem_dm[1]                                                                                                                                                                                                                                                                                                                                                                              ; Computer_System:The_System                      ; Output Port   ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|mem_dm[1]                                                                                                                                                                                                                                                      ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_DM[1]                                                                                                                                                                                                                                                                                                                                                                                                           ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1 ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_DDR3_DM[2]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- Computer_System:The_System|memory_mem_dm[2]                                                                                                                                                                                                                                                                                                                                                                              ; Computer_System:The_System                      ; Output Port   ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|mem_dm[2]                                                                                                                                                                                                                                                      ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_DM[2]                                                                                                                                                                                                                                                                                                                                                                                                           ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1 ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_DDR3_DM[3]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- Computer_System:The_System|memory_mem_dm[3]                                                                                                                                                                                                                                                                                                                                                                              ; Computer_System:The_System                      ; Output Port   ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|mem_dm[3]                                                                                                                                                                                                                                                      ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_DM[3]                                                                                                                                                                                                                                                                                                                                                                                                           ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1 ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_DDR3_DQS_N[0]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|memory_mem_dqs_n[0]                                                                                                                                                                                                                                                                                                                                                                           ; Computer_System:The_System                      ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|mem_dqs_n[0]                                                                                                                                                                                                                                                   ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQS_N[0]                                                                                                                                                                                                                                                                                                                                                                                                        ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|obuf_os_bar_0                  ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_DDR3_DQS_N[1]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|memory_mem_dqs_n[1]                                                                                                                                                                                                                                                                                                                                                                           ; Computer_System:The_System                      ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|mem_dqs_n[1]                                                                                                                                                                                                                                                   ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQS_N[1]                                                                                                                                                                                                                                                                                                                                                                                                        ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|obuf_os_bar_0                  ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_DDR3_DQS_N[2]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|memory_mem_dqs_n[2]                                                                                                                                                                                                                                                                                                                                                                           ; Computer_System:The_System                      ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|mem_dqs_n[2]                                                                                                                                                                                                                                                   ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQS_N[2]                                                                                                                                                                                                                                                                                                                                                                                                        ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|obuf_os_bar_0                  ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_DDR3_DQS_N[3]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|memory_mem_dqs_n[3]                                                                                                                                                                                                                                                                                                                                                                           ; Computer_System:The_System                      ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|mem_dqs_n[3]                                                                                                                                                                                                                                                   ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQS_N[3]                                                                                                                                                                                                                                                                                                                                                                                                        ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|obuf_os_bar_0                  ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_DDR3_DQS_P[0]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|memory_mem_dqs[0]                                                                                                                                                                                                                                                                                                                                                                             ; Computer_System:The_System                      ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|mem_dqs[0]                                                                                                                                                                                                                                                     ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQS_P[0]                                                                                                                                                                                                                                                                                                                                                                                                        ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|obuf_os_0                      ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_DDR3_DQS_P[1]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|memory_mem_dqs[1]                                                                                                                                                                                                                                                                                                                                                                             ; Computer_System:The_System                      ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|mem_dqs[1]                                                                                                                                                                                                                                                     ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQS_P[1]                                                                                                                                                                                                                                                                                                                                                                                                        ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|obuf_os_0                      ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_DDR3_DQS_P[2]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|memory_mem_dqs[2]                                                                                                                                                                                                                                                                                                                                                                             ; Computer_System:The_System                      ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|mem_dqs[2]                                                                                                                                                                                                                                                     ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQS_P[2]                                                                                                                                                                                                                                                                                                                                                                                                        ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|obuf_os_0                      ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_DDR3_DQS_P[3]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|memory_mem_dqs[3]                                                                                                                                                                                                                                                                                                                                                                             ; Computer_System:The_System                      ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|mem_dqs[3]                                                                                                                                                                                                                                                     ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQS_P[3]                                                                                                                                                                                                                                                                                                                                                                                                        ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|obuf_os_0                      ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_DDR3_DQ[0]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|memory_mem_dq[0]                                                                                                                                                                                                                                                                                                                                                                              ; Computer_System:The_System                      ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|mem_dq[0]                                                                                                                                                                                                                                                      ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[0]                                                                                                                                                                                                                                                                                                                                                                                                           ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].data_out            ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_DDR3_DQ[10]                                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|memory_mem_dq[10]                                                                                                                                                                                                                                                                                                                                                                             ; Computer_System:The_System                      ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|mem_dq[10]                                                                                                                                                                                                                                                     ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[10]                                                                                                                                                                                                                                                                                                                                                                                                          ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].data_out            ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_DDR3_DQ[11]                                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|memory_mem_dq[11]                                                                                                                                                                                                                                                                                                                                                                             ; Computer_System:The_System                      ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|mem_dq[11]                                                                                                                                                                                                                                                     ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[11]                                                                                                                                                                                                                                                                                                                                                                                                          ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].data_out            ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_DDR3_DQ[12]                                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|memory_mem_dq[12]                                                                                                                                                                                                                                                                                                                                                                             ; Computer_System:The_System                      ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|mem_dq[12]                                                                                                                                                                                                                                                     ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[12]                                                                                                                                                                                                                                                                                                                                                                                                          ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].data_out            ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_DDR3_DQ[13]                                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|memory_mem_dq[13]                                                                                                                                                                                                                                                                                                                                                                             ; Computer_System:The_System                      ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|mem_dq[13]                                                                                                                                                                                                                                                     ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[13]                                                                                                                                                                                                                                                                                                                                                                                                          ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].data_out            ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_DDR3_DQ[14]                                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|memory_mem_dq[14]                                                                                                                                                                                                                                                                                                                                                                             ; Computer_System:The_System                      ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|mem_dq[14]                                                                                                                                                                                                                                                     ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[14]                                                                                                                                                                                                                                                                                                                                                                                                          ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].data_out            ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_DDR3_DQ[15]                                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|memory_mem_dq[15]                                                                                                                                                                                                                                                                                                                                                                             ; Computer_System:The_System                      ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|mem_dq[15]                                                                                                                                                                                                                                                     ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[15]                                                                                                                                                                                                                                                                                                                                                                                                          ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].data_out            ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_DDR3_DQ[16]                                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|memory_mem_dq[16]                                                                                                                                                                                                                                                                                                                                                                             ; Computer_System:The_System                      ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|mem_dq[16]                                                                                                                                                                                                                                                     ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[16]                                                                                                                                                                                                                                                                                                                                                                                                          ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].data_out            ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_DDR3_DQ[17]                                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|memory_mem_dq[17]                                                                                                                                                                                                                                                                                                                                                                             ; Computer_System:The_System                      ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|mem_dq[17]                                                                                                                                                                                                                                                     ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[17]                                                                                                                                                                                                                                                                                                                                                                                                          ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].data_out            ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_DDR3_DQ[18]                                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|memory_mem_dq[18]                                                                                                                                                                                                                                                                                                                                                                             ; Computer_System:The_System                      ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|mem_dq[18]                                                                                                                                                                                                                                                     ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[18]                                                                                                                                                                                                                                                                                                                                                                                                          ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].data_out            ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_DDR3_DQ[19]                                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|memory_mem_dq[19]                                                                                                                                                                                                                                                                                                                                                                             ; Computer_System:The_System                      ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|mem_dq[19]                                                                                                                                                                                                                                                     ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[19]                                                                                                                                                                                                                                                                                                                                                                                                          ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].data_out            ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_DDR3_DQ[1]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|memory_mem_dq[1]                                                                                                                                                                                                                                                                                                                                                                              ; Computer_System:The_System                      ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|mem_dq[1]                                                                                                                                                                                                                                                      ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[1]                                                                                                                                                                                                                                                                                                                                                                                                           ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].data_out            ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_DDR3_DQ[20]                                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|memory_mem_dq[20]                                                                                                                                                                                                                                                                                                                                                                             ; Computer_System:The_System                      ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|mem_dq[20]                                                                                                                                                                                                                                                     ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[20]                                                                                                                                                                                                                                                                                                                                                                                                          ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].data_out            ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_DDR3_DQ[21]                                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|memory_mem_dq[21]                                                                                                                                                                                                                                                                                                                                                                             ; Computer_System:The_System                      ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|mem_dq[21]                                                                                                                                                                                                                                                     ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[21]                                                                                                                                                                                                                                                                                                                                                                                                          ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].data_out            ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_DDR3_DQ[22]                                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|memory_mem_dq[22]                                                                                                                                                                                                                                                                                                                                                                             ; Computer_System:The_System                      ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|mem_dq[22]                                                                                                                                                                                                                                                     ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[22]                                                                                                                                                                                                                                                                                                                                                                                                          ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].data_out            ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_DDR3_DQ[23]                                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|memory_mem_dq[23]                                                                                                                                                                                                                                                                                                                                                                             ; Computer_System:The_System                      ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|mem_dq[23]                                                                                                                                                                                                                                                     ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[23]                                                                                                                                                                                                                                                                                                                                                                                                          ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].data_out            ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_DDR3_DQ[24]                                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|memory_mem_dq[24]                                                                                                                                                                                                                                                                                                                                                                             ; Computer_System:The_System                      ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|mem_dq[24]                                                                                                                                                                                                                                                     ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[24]                                                                                                                                                                                                                                                                                                                                                                                                          ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].data_out            ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_DDR3_DQ[25]                                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|memory_mem_dq[25]                                                                                                                                                                                                                                                                                                                                                                             ; Computer_System:The_System                      ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|mem_dq[25]                                                                                                                                                                                                                                                     ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[25]                                                                                                                                                                                                                                                                                                                                                                                                          ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].data_out            ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_DDR3_DQ[26]                                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|memory_mem_dq[26]                                                                                                                                                                                                                                                                                                                                                                             ; Computer_System:The_System                      ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|mem_dq[26]                                                                                                                                                                                                                                                     ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[26]                                                                                                                                                                                                                                                                                                                                                                                                          ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].data_out            ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_DDR3_DQ[27]                                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|memory_mem_dq[27]                                                                                                                                                                                                                                                                                                                                                                             ; Computer_System:The_System                      ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|mem_dq[27]                                                                                                                                                                                                                                                     ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[27]                                                                                                                                                                                                                                                                                                                                                                                                          ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].data_out            ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_DDR3_DQ[28]                                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|memory_mem_dq[28]                                                                                                                                                                                                                                                                                                                                                                             ; Computer_System:The_System                      ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|mem_dq[28]                                                                                                                                                                                                                                                     ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[28]                                                                                                                                                                                                                                                                                                                                                                                                          ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].data_out            ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_DDR3_DQ[29]                                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|memory_mem_dq[29]                                                                                                                                                                                                                                                                                                                                                                             ; Computer_System:The_System                      ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|mem_dq[29]                                                                                                                                                                                                                                                     ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[29]                                                                                                                                                                                                                                                                                                                                                                                                          ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].data_out            ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_DDR3_DQ[2]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|memory_mem_dq[2]                                                                                                                                                                                                                                                                                                                                                                              ; Computer_System:The_System                      ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|mem_dq[2]                                                                                                                                                                                                                                                      ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[2]                                                                                                                                                                                                                                                                                                                                                                                                           ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].data_out            ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_DDR3_DQ[30]                                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|memory_mem_dq[30]                                                                                                                                                                                                                                                                                                                                                                             ; Computer_System:The_System                      ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|mem_dq[30]                                                                                                                                                                                                                                                     ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[30]                                                                                                                                                                                                                                                                                                                                                                                                          ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].data_out            ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_DDR3_DQ[31]                                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|memory_mem_dq[31]                                                                                                                                                                                                                                                                                                                                                                             ; Computer_System:The_System                      ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|mem_dq[31]                                                                                                                                                                                                                                                     ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[31]                                                                                                                                                                                                                                                                                                                                                                                                          ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].data_out            ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_DDR3_DQ[3]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|memory_mem_dq[3]                                                                                                                                                                                                                                                                                                                                                                              ; Computer_System:The_System                      ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|mem_dq[3]                                                                                                                                                                                                                                                      ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[3]                                                                                                                                                                                                                                                                                                                                                                                                           ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].data_out            ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_DDR3_DQ[4]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|memory_mem_dq[4]                                                                                                                                                                                                                                                                                                                                                                              ; Computer_System:The_System                      ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|mem_dq[4]                                                                                                                                                                                                                                                      ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[4]                                                                                                                                                                                                                                                                                                                                                                                                           ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].data_out            ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_DDR3_DQ[5]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|memory_mem_dq[5]                                                                                                                                                                                                                                                                                                                                                                              ; Computer_System:The_System                      ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|mem_dq[5]                                                                                                                                                                                                                                                      ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[5]                                                                                                                                                                                                                                                                                                                                                                                                           ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].data_out            ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_DDR3_DQ[6]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|memory_mem_dq[6]                                                                                                                                                                                                                                                                                                                                                                              ; Computer_System:The_System                      ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|mem_dq[6]                                                                                                                                                                                                                                                      ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[6]                                                                                                                                                                                                                                                                                                                                                                                                           ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].data_out            ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_DDR3_DQ[7]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|memory_mem_dq[7]                                                                                                                                                                                                                                                                                                                                                                              ; Computer_System:The_System                      ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|mem_dq[7]                                                                                                                                                                                                                                                      ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[7]                                                                                                                                                                                                                                                                                                                                                                                                           ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].data_out            ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_DDR3_DQ[8]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|memory_mem_dq[8]                                                                                                                                                                                                                                                                                                                                                                              ; Computer_System:The_System                      ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|mem_dq[8]                                                                                                                                                                                                                                                      ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[8]                                                                                                                                                                                                                                                                                                                                                                                                           ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].data_out            ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_DDR3_DQ[9]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|memory_mem_dq[9]                                                                                                                                                                                                                                                                                                                                                                              ; Computer_System:The_System                      ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|mem_dq[9]                                                                                                                                                                                                                                                      ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[9]                                                                                                                                                                                                                                                                                                                                                                                                           ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].data_out            ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_DDR3_ODT                                                                                                                                                                                                                                                                                                                                                                                                                    ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_ODT                                                                                                                                                                                                                                                                                                                                                                                                             ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_ODT~output                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|memory_mem_odt                                                                                                                                                                                                                                                                                                                                                                                ; Computer_System:The_System                      ; Output Port   ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|mem_odt[0]                                                                                                                                                                                                                                                     ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_DDR3_RAS_N                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_RAS_N                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_RAS_N~output                                                                                                                                                                                                                                                                                                                                                                                                    ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|memory_mem_ras_n                                                                                                                                                                                                                                                                                                                                                                              ; Computer_System:The_System                      ; Output Port   ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|mem_ras_n[0]                                                                                                                                                                                                                                                   ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_DDR3_RESET_N                                                                                                                                                                                                                                                                                                                                                                                                                ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_RESET_N                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_RESET_N~output                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|memory_mem_reset_n                                                                                                                                                                                                                                                                                                                                                                            ; Computer_System:The_System                      ; Output Port   ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|mem_reset_n[0]                                                                                                                                                                                                                                                 ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_DDR3_RZQ                                                                                                                                                                                                                                                                                                                                                                                                                    ; Top                                             ; Input Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_RZQ                                                                                                                                                                                                                                                                                                                                                                                                             ; Top                                             ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_RZQ~input                                                                                                                                                                                                                                                                                                                                                                                                       ; Top                                             ; Input Buffer  ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|memory_oct_rzqin                                                                                                                                                                                                                                                                                                                                                                              ; Computer_System:The_System                      ; Input Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|oct_rzqin[0]                                                                                                                                                                                                                                                   ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_DDR3_WE_N                                                                                                                                                                                                                                                                                                                                                                                                                   ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_WE_N                                                                                                                                                                                                                                                                                                                                                                                                            ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_WE_N~output                                                                                                                                                                                                                                                                                                                                                                                                     ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|memory_mem_we_n                                                                                                                                                                                                                                                                                                                                                                               ; Computer_System:The_System                      ; Output Port   ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|mem_we_n[0]                                                                                                                                                                                                                                                    ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_ENET_GTX_CLK                                                                                                                                                                                                                                                                                                                                                                                                                ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- HPS_ENET_GTX_CLK                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_ENET_GTX_CLK~output                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|hps_io_hps_io_emac1_inst_TX_CLK                                                                                                                                                                                                                                                                                                                                                               ; Computer_System:The_System                      ; Output Port   ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_emac1_inst_TX_CLK[0]                                                                                                                                                                                                                                    ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_ENET_INT_N                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|hps_io_hps_io_gpio_inst_GPIO35                                                                                                                                                                                                                                                                                                                                                                ; Computer_System:The_System                      ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_gpio_inst_GPIO35[0]                                                                                                                                                                                                                                     ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_ENET_INT_N                                                                                                                                                                                                                                                                                                                                                                                                           ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_gpio_inst_GPIO35[0]~output                                                                                                                                                                                                                              ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_ENET_MDC                                                                                                                                                                                                                                                                                                                                                                                                                    ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- HPS_ENET_MDC                                                                                                                                                                                                                                                                                                                                                                                                             ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_ENET_MDC~output                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|hps_io_hps_io_emac1_inst_MDC                                                                                                                                                                                                                                                                                                                                                                  ; Computer_System:The_System                      ; Output Port   ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_emac1_inst_MDC[0]                                                                                                                                                                                                                                       ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_ENET_MDIO                                                                                                                                                                                                                                                                                                                                                                                                                   ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|hps_io_hps_io_emac1_inst_MDIO                                                                                                                                                                                                                                                                                                                                                                 ; Computer_System:The_System                      ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_emac1_inst_MDIO[0]                                                                                                                                                                                                                                      ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_ENET_MDIO                                                                                                                                                                                                                                                                                                                                                                                                            ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_emac1_inst_MDIO[0]~output                                                                                                                                                                                                                               ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_ENET_RX_CLK                                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Input Port    ; n/a      ;                                            ;
;     -- HPS_ENET_RX_CLK                                                                                                                                                                                                                                                                                                                                                                                                          ; Top                                             ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- HPS_ENET_RX_CLK~input                                                                                                                                                                                                                                                                                                                                                                                                    ; Top                                             ; Input Buffer  ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|hps_io_hps_io_emac1_inst_RX_CLK                                                                                                                                                                                                                                                                                                                                                               ; Computer_System:The_System                      ; Input Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_emac1_inst_RX_CLK[0]                                                                                                                                                                                                                                    ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_ENET_RX_DATA[0]                                                                                                                                                                                                                                                                                                                                                                                                             ; Top                                             ; Input Port    ; n/a      ;                                            ;
;     -- HPS_ENET_RX_DATA[0]                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- HPS_ENET_RX_DATA[0]~input                                                                                                                                                                                                                                                                                                                                                                                                ; Top                                             ; Input Buffer  ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|hps_io_hps_io_emac1_inst_RXD0                                                                                                                                                                                                                                                                                                                                                                 ; Computer_System:The_System                      ; Input Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_emac1_inst_RXD0[0]                                                                                                                                                                                                                                      ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_ENET_RX_DATA[1]                                                                                                                                                                                                                                                                                                                                                                                                             ; Top                                             ; Input Port    ; n/a      ;                                            ;
;     -- HPS_ENET_RX_DATA[1]                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- HPS_ENET_RX_DATA[1]~input                                                                                                                                                                                                                                                                                                                                                                                                ; Top                                             ; Input Buffer  ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|hps_io_hps_io_emac1_inst_RXD1                                                                                                                                                                                                                                                                                                                                                                 ; Computer_System:The_System                      ; Input Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_emac1_inst_RXD1[0]                                                                                                                                                                                                                                      ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_ENET_RX_DATA[2]                                                                                                                                                                                                                                                                                                                                                                                                             ; Top                                             ; Input Port    ; n/a      ;                                            ;
;     -- HPS_ENET_RX_DATA[2]                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- HPS_ENET_RX_DATA[2]~input                                                                                                                                                                                                                                                                                                                                                                                                ; Top                                             ; Input Buffer  ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|hps_io_hps_io_emac1_inst_RXD2                                                                                                                                                                                                                                                                                                                                                                 ; Computer_System:The_System                      ; Input Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_emac1_inst_RXD2[0]                                                                                                                                                                                                                                      ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_ENET_RX_DATA[3]                                                                                                                                                                                                                                                                                                                                                                                                             ; Top                                             ; Input Port    ; n/a      ;                                            ;
;     -- HPS_ENET_RX_DATA[3]                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- HPS_ENET_RX_DATA[3]~input                                                                                                                                                                                                                                                                                                                                                                                                ; Top                                             ; Input Buffer  ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|hps_io_hps_io_emac1_inst_RXD3                                                                                                                                                                                                                                                                                                                                                                 ; Computer_System:The_System                      ; Input Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_emac1_inst_RXD3[0]                                                                                                                                                                                                                                      ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_ENET_RX_DV                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Input Port    ; n/a      ;                                            ;
;     -- HPS_ENET_RX_DV                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- HPS_ENET_RX_DV~input                                                                                                                                                                                                                                                                                                                                                                                                     ; Top                                             ; Input Buffer  ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|hps_io_hps_io_emac1_inst_RX_CTL                                                                                                                                                                                                                                                                                                                                                               ; Computer_System:The_System                      ; Input Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_emac1_inst_RX_CTL[0]                                                                                                                                                                                                                                    ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_ENET_TX_DATA[0]                                                                                                                                                                                                                                                                                                                                                                                                             ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- HPS_ENET_TX_DATA[0]                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_ENET_TX_DATA[0]~output                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|hps_io_hps_io_emac1_inst_TXD0                                                                                                                                                                                                                                                                                                                                                                 ; Computer_System:The_System                      ; Output Port   ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_emac1_inst_TXD0[0]                                                                                                                                                                                                                                      ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_ENET_TX_DATA[1]                                                                                                                                                                                                                                                                                                                                                                                                             ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- HPS_ENET_TX_DATA[1]                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_ENET_TX_DATA[1]~output                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|hps_io_hps_io_emac1_inst_TXD1                                                                                                                                                                                                                                                                                                                                                                 ; Computer_System:The_System                      ; Output Port   ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_emac1_inst_TXD1[0]                                                                                                                                                                                                                                      ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_ENET_TX_DATA[2]                                                                                                                                                                                                                                                                                                                                                                                                             ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- HPS_ENET_TX_DATA[2]                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_ENET_TX_DATA[2]~output                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|hps_io_hps_io_emac1_inst_TXD2                                                                                                                                                                                                                                                                                                                                                                 ; Computer_System:The_System                      ; Output Port   ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_emac1_inst_TXD2[0]                                                                                                                                                                                                                                      ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_ENET_TX_DATA[3]                                                                                                                                                                                                                                                                                                                                                                                                             ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- HPS_ENET_TX_DATA[3]                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_ENET_TX_DATA[3]~output                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|hps_io_hps_io_emac1_inst_TXD3                                                                                                                                                                                                                                                                                                                                                                 ; Computer_System:The_System                      ; Output Port   ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_emac1_inst_TXD3[0]                                                                                                                                                                                                                                      ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_ENET_TX_EN                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- HPS_ENET_TX_EN                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_ENET_TX_EN~output                                                                                                                                                                                                                                                                                                                                                                                                    ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|hps_io_hps_io_emac1_inst_TX_CTL                                                                                                                                                                                                                                                                                                                                                               ; Computer_System:The_System                      ; Output Port   ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_emac1_inst_TX_CTL[0]                                                                                                                                                                                                                                    ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_FLASH_DATA[0]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|hps_io_hps_io_qspi_inst_IO0                                                                                                                                                                                                                                                                                                                                                                   ; Computer_System:The_System                      ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_qspi_inst_IO0[0]                                                                                                                                                                                                                                        ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_FLASH_DATA[0]                                                                                                                                                                                                                                                                                                                                                                                                        ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_qspi_inst_IO0[0]~output                                                                                                                                                                                                                                 ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_FLASH_DATA[1]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|hps_io_hps_io_qspi_inst_IO1                                                                                                                                                                                                                                                                                                                                                                   ; Computer_System:The_System                      ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_qspi_inst_IO1[0]                                                                                                                                                                                                                                        ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_FLASH_DATA[1]                                                                                                                                                                                                                                                                                                                                                                                                        ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_qspi_inst_IO1[0]~output                                                                                                                                                                                                                                 ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_FLASH_DATA[2]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|hps_io_hps_io_qspi_inst_IO2                                                                                                                                                                                                                                                                                                                                                                   ; Computer_System:The_System                      ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_qspi_inst_IO2[0]                                                                                                                                                                                                                                        ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_FLASH_DATA[2]                                                                                                                                                                                                                                                                                                                                                                                                        ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_qspi_inst_IO2[0]~output                                                                                                                                                                                                                                 ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_FLASH_DATA[3]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|hps_io_hps_io_qspi_inst_IO3                                                                                                                                                                                                                                                                                                                                                                   ; Computer_System:The_System                      ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_qspi_inst_IO3[0]                                                                                                                                                                                                                                        ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_FLASH_DATA[3]                                                                                                                                                                                                                                                                                                                                                                                                        ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_qspi_inst_IO3[0]~output                                                                                                                                                                                                                                 ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_FLASH_DCLK                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- HPS_FLASH_DCLK                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_FLASH_DCLK~output                                                                                                                                                                                                                                                                                                                                                                                                    ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|hps_io_hps_io_qspi_inst_CLK                                                                                                                                                                                                                                                                                                                                                                   ; Computer_System:The_System                      ; Output Port   ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_qspi_inst_CLK[0]                                                                                                                                                                                                                                        ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_FLASH_NCSO                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- HPS_FLASH_NCSO                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_FLASH_NCSO~output                                                                                                                                                                                                                                                                                                                                                                                                    ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|hps_io_hps_io_qspi_inst_SS0                                                                                                                                                                                                                                                                                                                                                                   ; Computer_System:The_System                      ; Output Port   ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_qspi_inst_SS0[0]                                                                                                                                                                                                                                        ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_GPIO[0]                                                                                                                                                                                                                                                                                                                                                                                                                     ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|hps_io_hps_io_gpio_inst_GPIO40                                                                                                                                                                                                                                                                                                                                                                ; Computer_System:The_System                      ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_gpio_inst_GPIO40[0]                                                                                                                                                                                                                                     ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_GPIO[0]                                                                                                                                                                                                                                                                                                                                                                                                              ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_gpio_inst_GPIO40[0]~output                                                                                                                                                                                                                              ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_GPIO[1]                                                                                                                                                                                                                                                                                                                                                                                                                     ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|hps_io_hps_io_gpio_inst_GPIO41                                                                                                                                                                                                                                                                                                                                                                ; Computer_System:The_System                      ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_gpio_inst_GPIO41[0]                                                                                                                                                                                                                                     ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_GPIO[1]                                                                                                                                                                                                                                                                                                                                                                                                              ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_gpio_inst_GPIO41[0]~output                                                                                                                                                                                                                              ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_GSENSOR_INT                                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|hps_io_hps_io_gpio_inst_GPIO61                                                                                                                                                                                                                                                                                                                                                                ; Computer_System:The_System                      ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_gpio_inst_GPIO61[0]                                                                                                                                                                                                                                     ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_GSENSOR_INT                                                                                                                                                                                                                                                                                                                                                                                                          ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_gpio_inst_GPIO61[0]~output                                                                                                                                                                                                                              ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_I2C1_SCLK                                                                                                                                                                                                                                                                                                                                                                                                                   ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|hps_io_hps_io_i2c0_inst_SCL                                                                                                                                                                                                                                                                                                                                                                   ; Computer_System:The_System                      ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_i2c0_inst_SCL[0]                                                                                                                                                                                                                                        ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_I2C1_SCLK                                                                                                                                                                                                                                                                                                                                                                                                            ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_i2c0_inst_SCL[0]~output                                                                                                                                                                                                                                 ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_I2C1_SDAT                                                                                                                                                                                                                                                                                                                                                                                                                   ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|hps_io_hps_io_i2c0_inst_SDA                                                                                                                                                                                                                                                                                                                                                                   ; Computer_System:The_System                      ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_i2c0_inst_SDA[0]                                                                                                                                                                                                                                        ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_I2C1_SDAT                                                                                                                                                                                                                                                                                                                                                                                                            ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_i2c0_inst_SDA[0]~output                                                                                                                                                                                                                                 ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_I2C2_SCLK                                                                                                                                                                                                                                                                                                                                                                                                                   ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|hps_io_hps_io_i2c1_inst_SCL                                                                                                                                                                                                                                                                                                                                                                   ; Computer_System:The_System                      ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_i2c1_inst_SCL[0]                                                                                                                                                                                                                                        ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_I2C2_SCLK                                                                                                                                                                                                                                                                                                                                                                                                            ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_i2c1_inst_SCL[0]~output                                                                                                                                                                                                                                 ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_I2C2_SDAT                                                                                                                                                                                                                                                                                                                                                                                                                   ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|hps_io_hps_io_i2c1_inst_SDA                                                                                                                                                                                                                                                                                                                                                                   ; Computer_System:The_System                      ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_i2c1_inst_SDA[0]                                                                                                                                                                                                                                        ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_I2C2_SDAT                                                                                                                                                                                                                                                                                                                                                                                                            ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_i2c1_inst_SDA[0]~output                                                                                                                                                                                                                                 ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_I2C_CONTROL                                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|hps_io_hps_io_gpio_inst_GPIO48                                                                                                                                                                                                                                                                                                                                                                ; Computer_System:The_System                      ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_gpio_inst_GPIO48[0]                                                                                                                                                                                                                                     ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_I2C_CONTROL                                                                                                                                                                                                                                                                                                                                                                                                          ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_gpio_inst_GPIO48[0]~output                                                                                                                                                                                                                              ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_KEY                                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|hps_io_hps_io_gpio_inst_GPIO54                                                                                                                                                                                                                                                                                                                                                                ; Computer_System:The_System                      ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_gpio_inst_GPIO54[0]                                                                                                                                                                                                                                     ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_KEY                                                                                                                                                                                                                                                                                                                                                                                                                  ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_gpio_inst_GPIO54[0]~output                                                                                                                                                                                                                              ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_LED                                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|hps_io_hps_io_gpio_inst_GPIO53                                                                                                                                                                                                                                                                                                                                                                ; Computer_System:The_System                      ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_gpio_inst_GPIO53[0]                                                                                                                                                                                                                                     ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_LED                                                                                                                                                                                                                                                                                                                                                                                                                  ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_gpio_inst_GPIO53[0]~output                                                                                                                                                                                                                              ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_SD_CLK                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- HPS_SD_CLK                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_SD_CLK~output                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|hps_io_hps_io_sdio_inst_CLK                                                                                                                                                                                                                                                                                                                                                                   ; Computer_System:The_System                      ; Output Port   ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_sdio_inst_CLK[0]                                                                                                                                                                                                                                        ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_SD_CMD                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|hps_io_hps_io_sdio_inst_CMD                                                                                                                                                                                                                                                                                                                                                                   ; Computer_System:The_System                      ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_sdio_inst_CMD[0]                                                                                                                                                                                                                                        ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_SD_CMD                                                                                                                                                                                                                                                                                                                                                                                                               ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_sdio_inst_CMD[0]~output                                                                                                                                                                                                                                 ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_SD_DATA[0]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|hps_io_hps_io_sdio_inst_D0                                                                                                                                                                                                                                                                                                                                                                    ; Computer_System:The_System                      ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_sdio_inst_D0[0]                                                                                                                                                                                                                                         ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_SD_DATA[0]                                                                                                                                                                                                                                                                                                                                                                                                           ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_sdio_inst_D0[0]~output                                                                                                                                                                                                                                  ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_SD_DATA[1]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|hps_io_hps_io_sdio_inst_D1                                                                                                                                                                                                                                                                                                                                                                    ; Computer_System:The_System                      ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_sdio_inst_D1[0]                                                                                                                                                                                                                                         ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_SD_DATA[1]                                                                                                                                                                                                                                                                                                                                                                                                           ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_sdio_inst_D1[0]~output                                                                                                                                                                                                                                  ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_SD_DATA[2]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|hps_io_hps_io_sdio_inst_D2                                                                                                                                                                                                                                                                                                                                                                    ; Computer_System:The_System                      ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_sdio_inst_D2[0]                                                                                                                                                                                                                                         ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_SD_DATA[2]                                                                                                                                                                                                                                                                                                                                                                                                           ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_sdio_inst_D2[0]~output                                                                                                                                                                                                                                  ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_SD_DATA[3]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|hps_io_hps_io_sdio_inst_D3                                                                                                                                                                                                                                                                                                                                                                    ; Computer_System:The_System                      ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_sdio_inst_D3[0]                                                                                                                                                                                                                                         ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_SD_DATA[3]                                                                                                                                                                                                                                                                                                                                                                                                           ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_sdio_inst_D3[0]~output                                                                                                                                                                                                                                  ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_SPIM_CLK                                                                                                                                                                                                                                                                                                                                                                                                                    ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- HPS_SPIM_CLK                                                                                                                                                                                                                                                                                                                                                                                                             ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_SPIM_CLK~output                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|hps_io_hps_io_spim1_inst_CLK                                                                                                                                                                                                                                                                                                                                                                  ; Computer_System:The_System                      ; Output Port   ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_spim1_inst_CLK[0]                                                                                                                                                                                                                                       ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_SPIM_MISO                                                                                                                                                                                                                                                                                                                                                                                                                   ; Top                                             ; Input Port    ; n/a      ;                                            ;
;     -- HPS_SPIM_MISO                                                                                                                                                                                                                                                                                                                                                                                                            ; Top                                             ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- HPS_SPIM_MISO~input                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Input Buffer  ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|hps_io_hps_io_spim1_inst_MISO                                                                                                                                                                                                                                                                                                                                                                 ; Computer_System:The_System                      ; Input Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_spim1_inst_MISO[0]                                                                                                                                                                                                                                      ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_SPIM_MOSI                                                                                                                                                                                                                                                                                                                                                                                                                   ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- Computer_System:The_System|hps_io_hps_io_spim1_inst_MOSI                                                                                                                                                                                                                                                                                                                                                                 ; Computer_System:The_System                      ; Output Port   ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_spim1_inst_MOSI[0]                                                                                                                                                                                                                                      ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;     -- HPS_SPIM_MOSI                                                                                                                                                                                                                                                                                                                                                                                                            ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_spim1_inst_MOSI[0]~output                                                                                                                                                                                                                               ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_SPIM_SS                                                                                                                                                                                                                                                                                                                                                                                                                     ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_SPIM_SS                                                                                                                                                                                                                                                                                                                                                                                                              ; Top                                             ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- HPS_SPIM_SS~output                                                                                                                                                                                                                                                                                                                                                                                                       ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|hps_io_hps_io_spim1_inst_SS0                                                                                                                                                                                                                                                                                                                                                                  ; Computer_System:The_System                      ; Output Port   ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_spim1_inst_SS0[0]                                                                                                                                                                                                                                       ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_UART_RX                                                                                                                                                                                                                                                                                                                                                                                                                     ; Top                                             ; Input Port    ; n/a      ;                                            ;
;     -- HPS_UART_RX                                                                                                                                                                                                                                                                                                                                                                                                              ; Top                                             ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- HPS_UART_RX~input                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Input Buffer  ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|hps_io_hps_io_uart0_inst_RX                                                                                                                                                                                                                                                                                                                                                                   ; Computer_System:The_System                      ; Input Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_uart0_inst_RX[0]                                                                                                                                                                                                                                        ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_UART_TX                                                                                                                                                                                                                                                                                                                                                                                                                     ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- HPS_UART_TX                                                                                                                                                                                                                                                                                                                                                                                                              ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_UART_TX~output                                                                                                                                                                                                                                                                                                                                                                                                       ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|hps_io_hps_io_uart0_inst_TX                                                                                                                                                                                                                                                                                                                                                                   ; Computer_System:The_System                      ; Output Port   ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_uart0_inst_TX[0]                                                                                                                                                                                                                                        ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_USB_CLKOUT                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Input Port    ; n/a      ;                                            ;
;     -- HPS_USB_CLKOUT                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- HPS_USB_CLKOUT~input                                                                                                                                                                                                                                                                                                                                                                                                     ; Top                                             ; Input Buffer  ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|hps_io_hps_io_usb1_inst_CLK                                                                                                                                                                                                                                                                                                                                                                   ; Computer_System:The_System                      ; Input Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_usb1_inst_CLK[0]                                                                                                                                                                                                                                        ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_USB_DATA[0]                                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|hps_io_hps_io_usb1_inst_D0                                                                                                                                                                                                                                                                                                                                                                    ; Computer_System:The_System                      ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_usb1_inst_D0[0]                                                                                                                                                                                                                                         ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_USB_DATA[0]                                                                                                                                                                                                                                                                                                                                                                                                          ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_usb1_inst_D0[0]~output                                                                                                                                                                                                                                  ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_USB_DATA[1]                                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|hps_io_hps_io_usb1_inst_D1                                                                                                                                                                                                                                                                                                                                                                    ; Computer_System:The_System                      ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_usb1_inst_D1[0]                                                                                                                                                                                                                                         ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_USB_DATA[1]                                                                                                                                                                                                                                                                                                                                                                                                          ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_usb1_inst_D1[0]~output                                                                                                                                                                                                                                  ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_USB_DATA[2]                                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|hps_io_hps_io_usb1_inst_D2                                                                                                                                                                                                                                                                                                                                                                    ; Computer_System:The_System                      ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_usb1_inst_D2[0]                                                                                                                                                                                                                                         ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_USB_DATA[2]                                                                                                                                                                                                                                                                                                                                                                                                          ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_usb1_inst_D2[0]~output                                                                                                                                                                                                                                  ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_USB_DATA[3]                                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|hps_io_hps_io_usb1_inst_D3                                                                                                                                                                                                                                                                                                                                                                    ; Computer_System:The_System                      ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_usb1_inst_D3[0]                                                                                                                                                                                                                                         ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_USB_DATA[3]                                                                                                                                                                                                                                                                                                                                                                                                          ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_usb1_inst_D3[0]~output                                                                                                                                                                                                                                  ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_USB_DATA[4]                                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|hps_io_hps_io_usb1_inst_D4                                                                                                                                                                                                                                                                                                                                                                    ; Computer_System:The_System                      ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_usb1_inst_D4[0]                                                                                                                                                                                                                                         ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_USB_DATA[4]                                                                                                                                                                                                                                                                                                                                                                                                          ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_usb1_inst_D4[0]~output                                                                                                                                                                                                                                  ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_USB_DATA[5]                                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|hps_io_hps_io_usb1_inst_D5                                                                                                                                                                                                                                                                                                                                                                    ; Computer_System:The_System                      ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_usb1_inst_D5[0]                                                                                                                                                                                                                                         ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_USB_DATA[5]                                                                                                                                                                                                                                                                                                                                                                                                          ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_usb1_inst_D5[0]~output                                                                                                                                                                                                                                  ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_USB_DATA[6]                                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|hps_io_hps_io_usb1_inst_D6                                                                                                                                                                                                                                                                                                                                                                    ; Computer_System:The_System                      ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_usb1_inst_D6[0]                                                                                                                                                                                                                                         ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_USB_DATA[6]                                                                                                                                                                                                                                                                                                                                                                                                          ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_usb1_inst_D6[0]~output                                                                                                                                                                                                                                  ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_USB_DATA[7]                                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|hps_io_hps_io_usb1_inst_D7                                                                                                                                                                                                                                                                                                                                                                    ; Computer_System:The_System                      ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_usb1_inst_D7[0]                                                                                                                                                                                                                                         ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_USB_DATA[7]                                                                                                                                                                                                                                                                                                                                                                                                          ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_usb1_inst_D7[0]~output                                                                                                                                                                                                                                  ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_USB_DIR                                                                                                                                                                                                                                                                                                                                                                                                                     ; Top                                             ; Input Port    ; n/a      ;                                            ;
;     -- HPS_USB_DIR                                                                                                                                                                                                                                                                                                                                                                                                              ; Top                                             ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- HPS_USB_DIR~input                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Input Buffer  ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|hps_io_hps_io_usb1_inst_DIR                                                                                                                                                                                                                                                                                                                                                                   ; Computer_System:The_System                      ; Input Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_usb1_inst_DIR[0]                                                                                                                                                                                                                                        ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_USB_NXT                                                                                                                                                                                                                                                                                                                                                                                                                     ; Top                                             ; Input Port    ; n/a      ;                                            ;
;     -- HPS_USB_NXT                                                                                                                                                                                                                                                                                                                                                                                                              ; Top                                             ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- HPS_USB_NXT~input                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Input Buffer  ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|hps_io_hps_io_usb1_inst_NXT                                                                                                                                                                                                                                                                                                                                                                   ; Computer_System:The_System                      ; Input Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_usb1_inst_NXT[0]                                                                                                                                                                                                                                        ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_USB_STP                                                                                                                                                                                                                                                                                                                                                                                                                     ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- HPS_USB_STP                                                                                                                                                                                                                                                                                                                                                                                                              ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_USB_STP~output                                                                                                                                                                                                                                                                                                                                                                                                       ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|hps_io_hps_io_usb1_inst_STP                                                                                                                                                                                                                                                                                                                                                                   ; Computer_System:The_System                      ; Output Port   ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_usb1_inst_STP[0]                                                                                                                                                                                                                                        ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; IRDA_RXD                                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Input Port    ; n/a      ;                                            ;
;     -- IRDA_RXD                                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- IRDA_RXD~input                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; IRDA_TXD                                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- IRDA_TXD                                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- IRDA_TXD~output                                                                                                                                                                                                                                                                                                                                                                                                          ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; KEY[0]                                                                                                                                                                                                                                                                                                                                                                                                                          ; Top                                             ; Input Port    ; n/a      ;                                            ;
;     -- KEY[0]                                                                                                                                                                                                                                                                                                                                                                                                                   ; Top                                             ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- KEY[0]~input                                                                                                                                                                                                                                                                                                                                                                                                             ; Top                                             ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; KEY[1]                                                                                                                                                                                                                                                                                                                                                                                                                          ; Top                                             ; Input Port    ; n/a      ;                                            ;
;     -- KEY[1]                                                                                                                                                                                                                                                                                                                                                                                                                   ; Top                                             ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- KEY[1]~input                                                                                                                                                                                                                                                                                                                                                                                                             ; Top                                             ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; KEY[2]                                                                                                                                                                                                                                                                                                                                                                                                                          ; Top                                             ; Input Port    ; n/a      ;                                            ;
;     -- KEY[2]                                                                                                                                                                                                                                                                                                                                                                                                                   ; Top                                             ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- KEY[2]~input                                                                                                                                                                                                                                                                                                                                                                                                             ; Top                                             ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; KEY[3]                                                                                                                                                                                                                                                                                                                                                                                                                          ; Top                                             ; Input Port    ; n/a      ;                                            ;
;     -- KEY[3]                                                                                                                                                                                                                                                                                                                                                                                                                   ; Top                                             ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- KEY[3]~input                                                                                                                                                                                                                                                                                                                                                                                                             ; Top                                             ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; LEDR[0]                                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- LEDR[0]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- LEDR[0]~output                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; LEDR[1]                                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- LEDR[1]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- LEDR[1]~output                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; LEDR[2]                                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- LEDR[2]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- LEDR[2]~output                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; LEDR[3]                                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- LEDR[3]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- LEDR[3]~output                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; LEDR[4]                                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- LEDR[4]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- LEDR[4]~output                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; LEDR[5]                                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- LEDR[5]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- LEDR[5]~output                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; LEDR[6]                                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- LEDR[6]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- LEDR[6]~output                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; LEDR[7]                                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- LEDR[7]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- LEDR[7]~output                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; LEDR[8]                                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- LEDR[8]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- LEDR[8]~output                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; LEDR[9]                                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- LEDR[9]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- LEDR[9]~output                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; PS2_CLK                                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- PS2_CLK                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- PS2_CLK~output                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; PS2_CLK2                                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- PS2_CLK2                                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- PS2_CLK2~output                                                                                                                                                                                                                                                                                                                                                                                                          ; Top                                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; PS2_DAT                                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- PS2_DAT                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- PS2_DAT~output                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; PS2_DAT2                                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- PS2_DAT2                                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- PS2_DAT2~output                                                                                                                                                                                                                                                                                                                                                                                                          ; Top                                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; SW[0]                                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Input Port    ; n/a      ;                                            ;
;     -- SW[0]                                                                                                                                                                                                                                                                                                                                                                                                                    ; Top                                             ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- SW[0]~input                                                                                                                                                                                                                                                                                                                                                                                                              ; Top                                             ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; SW[1]                                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Input Port    ; n/a      ;                                            ;
;     -- SW[1]                                                                                                                                                                                                                                                                                                                                                                                                                    ; Top                                             ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- SW[1]~input                                                                                                                                                                                                                                                                                                                                                                                                              ; Top                                             ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; SW[2]                                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Input Port    ; n/a      ;                                            ;
;     -- SW[2]                                                                                                                                                                                                                                                                                                                                                                                                                    ; Top                                             ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- SW[2]~input                                                                                                                                                                                                                                                                                                                                                                                                              ; Top                                             ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; SW[3]                                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Input Port    ; n/a      ;                                            ;
;     -- SW[3]                                                                                                                                                                                                                                                                                                                                                                                                                    ; Top                                             ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- SW[3]~input                                                                                                                                                                                                                                                                                                                                                                                                              ; Top                                             ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; SW[4]                                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Input Port    ; n/a      ;                                            ;
;     -- SW[4]                                                                                                                                                                                                                                                                                                                                                                                                                    ; Top                                             ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- SW[4]~input                                                                                                                                                                                                                                                                                                                                                                                                              ; Top                                             ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; SW[5]                                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Input Port    ; n/a      ;                                            ;
;     -- SW[5]                                                                                                                                                                                                                                                                                                                                                                                                                    ; Top                                             ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- SW[5]~input                                                                                                                                                                                                                                                                                                                                                                                                              ; Top                                             ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; SW[6]                                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Input Port    ; n/a      ;                                            ;
;     -- SW[6]                                                                                                                                                                                                                                                                                                                                                                                                                    ; Top                                             ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- SW[6]~input                                                                                                                                                                                                                                                                                                                                                                                                              ; Top                                             ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; SW[7]                                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Input Port    ; n/a      ;                                            ;
;     -- SW[7]                                                                                                                                                                                                                                                                                                                                                                                                                    ; Top                                             ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- SW[7]~input                                                                                                                                                                                                                                                                                                                                                                                                              ; Top                                             ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; SW[8]                                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Input Port    ; n/a      ;                                            ;
;     -- SW[8]                                                                                                                                                                                                                                                                                                                                                                                                                    ; Top                                             ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- SW[8]~input                                                                                                                                                                                                                                                                                                                                                                                                              ; Top                                             ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; SW[9]                                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Input Port    ; n/a      ;                                            ;
;     -- SW[9]                                                                                                                                                                                                                                                                                                                                                                                                                    ; Top                                             ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- SW[9]~input                                                                                                                                                                                                                                                                                                                                                                                                              ; Top                                             ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; TD_CLK27                                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Input Port    ; n/a      ;                                            ;
;     -- TD_CLK27                                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- TD_CLK27~input                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; TD_DATA[0]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Input Port    ; n/a      ;                                            ;
;     -- TD_DATA[0]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- TD_DATA[0]~input                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; TD_DATA[1]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Input Port    ; n/a      ;                                            ;
;     -- TD_DATA[1]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- TD_DATA[1]~input                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; TD_DATA[2]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Input Port    ; n/a      ;                                            ;
;     -- TD_DATA[2]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- TD_DATA[2]~input                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; TD_DATA[3]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Input Port    ; n/a      ;                                            ;
;     -- TD_DATA[3]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- TD_DATA[3]~input                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; TD_DATA[4]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Input Port    ; n/a      ;                                            ;
;     -- TD_DATA[4]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- TD_DATA[4]~input                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; TD_DATA[5]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Input Port    ; n/a      ;                                            ;
;     -- TD_DATA[5]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- TD_DATA[5]~input                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; TD_DATA[6]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Input Port    ; n/a      ;                                            ;
;     -- TD_DATA[6]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- TD_DATA[6]~input                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; TD_DATA[7]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Input Port    ; n/a      ;                                            ;
;     -- TD_DATA[7]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- TD_DATA[7]~input                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; TD_HS                                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Input Port    ; n/a      ;                                            ;
;     -- TD_HS                                                                                                                                                                                                                                                                                                                                                                                                                    ; Top                                             ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- TD_HS~input                                                                                                                                                                                                                                                                                                                                                                                                              ; Top                                             ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; TD_RESET_N                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- TD_RESET_N                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- TD_RESET_N~output                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; TD_VS                                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Input Port    ; n/a      ;                                            ;
;     -- TD_VS                                                                                                                                                                                                                                                                                                                                                                                                                    ; Top                                             ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- TD_VS~input                                                                                                                                                                                                                                                                                                                                                                                                              ; Top                                             ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; VGA_BLANK_N                                                                                                                                                                                                                                                                                                                                                                                                                     ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- VGA_BLANK_N                                                                                                                                                                                                                                                                                                                                                                                                              ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- VGA_BLANK_N~output                                                                                                                                                                                                                                                                                                                                                                                                       ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|vga_BLANK                                                                                                                                                                                                                                                                                                                                                                                     ; Computer_System:The_System                      ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; VGA_B[0]                                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- VGA_B[0]                                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- VGA_B[0]~output                                                                                                                                                                                                                                                                                                                                                                                                          ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|vga_B[0]                                                                                                                                                                                                                                                                                                                                                                                      ; Computer_System:The_System                      ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; VGA_B[1]                                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- VGA_B[1]                                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- VGA_B[1]~output                                                                                                                                                                                                                                                                                                                                                                                                          ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|vga_B[1]                                                                                                                                                                                                                                                                                                                                                                                      ; Computer_System:The_System                      ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; VGA_B[2]                                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- VGA_B[2]                                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- VGA_B[2]~output                                                                                                                                                                                                                                                                                                                                                                                                          ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|vga_B[2]                                                                                                                                                                                                                                                                                                                                                                                      ; Computer_System:The_System                      ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; VGA_B[3]                                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- VGA_B[3]                                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- VGA_B[3]~output                                                                                                                                                                                                                                                                                                                                                                                                          ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|vga_B[3]                                                                                                                                                                                                                                                                                                                                                                                      ; Computer_System:The_System                      ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; VGA_B[4]                                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- VGA_B[4]                                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- VGA_B[4]~output                                                                                                                                                                                                                                                                                                                                                                                                          ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|vga_B[4]                                                                                                                                                                                                                                                                                                                                                                                      ; Computer_System:The_System                      ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; VGA_B[5]                                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- VGA_B[5]                                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- VGA_B[5]~output                                                                                                                                                                                                                                                                                                                                                                                                          ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|vga_B[5]                                                                                                                                                                                                                                                                                                                                                                                      ; Computer_System:The_System                      ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; VGA_B[6]                                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- VGA_B[6]                                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- VGA_B[6]~output                                                                                                                                                                                                                                                                                                                                                                                                          ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|vga_B[6]                                                                                                                                                                                                                                                                                                                                                                                      ; Computer_System:The_System                      ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; VGA_B[7]                                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- VGA_B[7]                                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- VGA_B[7]~output                                                                                                                                                                                                                                                                                                                                                                                                          ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|vga_B[7]                                                                                                                                                                                                                                                                                                                                                                                      ; Computer_System:The_System                      ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; VGA_CLK                                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- VGA_CLK                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- VGA_CLK~output                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|vga_CLK                                                                                                                                                                                                                                                                                                                                                                                       ; Computer_System:The_System                      ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; VGA_G[0]                                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- VGA_G[0]                                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- VGA_G[0]~output                                                                                                                                                                                                                                                                                                                                                                                                          ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|vga_G[0]                                                                                                                                                                                                                                                                                                                                                                                      ; Computer_System:The_System                      ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; VGA_G[1]                                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- VGA_G[1]                                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- VGA_G[1]~output                                                                                                                                                                                                                                                                                                                                                                                                          ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|vga_G[1]                                                                                                                                                                                                                                                                                                                                                                                      ; Computer_System:The_System                      ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; VGA_G[2]                                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- VGA_G[2]                                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- VGA_G[2]~output                                                                                                                                                                                                                                                                                                                                                                                                          ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|vga_G[2]                                                                                                                                                                                                                                                                                                                                                                                      ; Computer_System:The_System                      ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; VGA_G[3]                                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- VGA_G[3]                                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- VGA_G[3]~output                                                                                                                                                                                                                                                                                                                                                                                                          ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|vga_G[3]                                                                                                                                                                                                                                                                                                                                                                                      ; Computer_System:The_System                      ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; VGA_G[4]                                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- VGA_G[4]                                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- VGA_G[4]~output                                                                                                                                                                                                                                                                                                                                                                                                          ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|vga_G[4]                                                                                                                                                                                                                                                                                                                                                                                      ; Computer_System:The_System                      ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; VGA_G[5]                                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- VGA_G[5]                                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- VGA_G[5]~output                                                                                                                                                                                                                                                                                                                                                                                                          ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|vga_G[5]                                                                                                                                                                                                                                                                                                                                                                                      ; Computer_System:The_System                      ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; VGA_G[6]                                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- VGA_G[6]                                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- VGA_G[6]~output                                                                                                                                                                                                                                                                                                                                                                                                          ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|vga_G[6]                                                                                                                                                                                                                                                                                                                                                                                      ; Computer_System:The_System                      ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; VGA_G[7]                                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- VGA_G[7]                                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- VGA_G[7]~output                                                                                                                                                                                                                                                                                                                                                                                                          ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|vga_G[7]                                                                                                                                                                                                                                                                                                                                                                                      ; Computer_System:The_System                      ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; VGA_HS                                                                                                                                                                                                                                                                                                                                                                                                                          ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- VGA_HS                                                                                                                                                                                                                                                                                                                                                                                                                   ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- VGA_HS~output                                                                                                                                                                                                                                                                                                                                                                                                            ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|vga_HS                                                                                                                                                                                                                                                                                                                                                                                        ; Computer_System:The_System                      ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; VGA_R[0]                                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- VGA_R[0]                                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- VGA_R[0]~output                                                                                                                                                                                                                                                                                                                                                                                                          ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|vga_R[0]                                                                                                                                                                                                                                                                                                                                                                                      ; Computer_System:The_System                      ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; VGA_R[1]                                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- VGA_R[1]                                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- VGA_R[1]~output                                                                                                                                                                                                                                                                                                                                                                                                          ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|vga_R[1]                                                                                                                                                                                                                                                                                                                                                                                      ; Computer_System:The_System                      ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; VGA_R[2]                                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- VGA_R[2]                                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- VGA_R[2]~output                                                                                                                                                                                                                                                                                                                                                                                                          ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|vga_R[2]                                                                                                                                                                                                                                                                                                                                                                                      ; Computer_System:The_System                      ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; VGA_R[3]                                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- VGA_R[3]                                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- VGA_R[3]~output                                                                                                                                                                                                                                                                                                                                                                                                          ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|vga_R[3]                                                                                                                                                                                                                                                                                                                                                                                      ; Computer_System:The_System                      ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; VGA_R[4]                                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- VGA_R[4]                                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- VGA_R[4]~output                                                                                                                                                                                                                                                                                                                                                                                                          ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|vga_R[4]                                                                                                                                                                                                                                                                                                                                                                                      ; Computer_System:The_System                      ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; VGA_R[5]                                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- VGA_R[5]                                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- VGA_R[5]~output                                                                                                                                                                                                                                                                                                                                                                                                          ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|vga_R[5]                                                                                                                                                                                                                                                                                                                                                                                      ; Computer_System:The_System                      ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; VGA_R[6]                                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- VGA_R[6]                                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- VGA_R[6]~output                                                                                                                                                                                                                                                                                                                                                                                                          ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|vga_R[6]                                                                                                                                                                                                                                                                                                                                                                                      ; Computer_System:The_System                      ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; VGA_R[7]                                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- VGA_R[7]                                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- VGA_R[7]~output                                                                                                                                                                                                                                                                                                                                                                                                          ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|vga_R[7]                                                                                                                                                                                                                                                                                                                                                                                      ; Computer_System:The_System                      ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; VGA_SYNC_N                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- VGA_SYNC_N                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- VGA_SYNC_N~output                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|vga_SYNC                                                                                                                                                                                                                                                                                                                                                                                      ; Computer_System:The_System                      ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; VGA_VS                                                                                                                                                                                                                                                                                                                                                                                                                          ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- VGA_VS                                                                                                                                                                                                                                                                                                                                                                                                                   ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- VGA_VS~output                                                                                                                                                                                                                                                                                                                                                                                                            ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|vga_VS                                                                                                                                                                                                                                                                                                                                                                                        ; Computer_System:The_System                      ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; altera_reserved_tck                                                                                                                                                                                                                                                                                                                                                                                                             ; Top                                             ; Input Port    ; n/a      ;                                            ;
;     -- altera_reserved_tck                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- altera_reserved_tck~input                                                                                                                                                                                                                                                                                                                                                                                                ; Top                                             ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; altera_reserved_tdi                                                                                                                                                                                                                                                                                                                                                                                                             ; Top                                             ; Input Port    ; n/a      ;                                            ;
;     -- altera_reserved_tdi                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- altera_reserved_tdi~input                                                                                                                                                                                                                                                                                                                                                                                                ; Top                                             ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; altera_reserved_tdo                                                                                                                                                                                                                                                                                                                                                                                                             ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- altera_reserved_tdo                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- altera_reserved_tdo~output                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; altera_reserved_tms                                                                                                                                                                                                                                                                                                                                                                                                             ; Top                                             ; Input Port    ; n/a      ;                                            ;
;     -- altera_reserved_tms                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- altera_reserved_tms~input                                                                                                                                                                                                                                                                                                                                                                                                ; Top                                             ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.angle_reg_0_                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.angle_reg_1_                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.angle_reg_2_                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.angle_reg_3_                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.angle_reg_4_                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.angle_reg_5_                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.angle_reg_6_                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.angle_reg_7_                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.angle_reg_8_                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.angle_reg_9_                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.system_a_d_reg_0_                                                                                                                                                                                                                                                                                                                                                                                                    ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.system_a_d_reg_1_                                                                                                                                                                                                                                                                                                                                                                                                    ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.system_a_d_reg_2_                                                                                                                                                                                                                                                                                                                                                                                                    ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.system_a_d_reg_3_                                                                                                                                                                                                                                                                                                                                                                                                    ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.system_a_d_reg_4_                                                                                                                                                                                                                                                                                                                                                                                                    ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.system_a_d_reg_5_                                                                                                                                                                                                                                                                                                                                                                                                    ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.system_a_d_reg_6_                                                                                                                                                                                                                                                                                                                                                                                                    ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.system_a_d_reg_7_                                                                                                                                                                                                                                                                                                                                                                                                    ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.system_a_q_0_                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.system_a_q_1_                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.system_a_q_2_                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.system_a_q_3_                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.system_a_q_4_                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.system_a_q_5_                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.system_a_q_6_                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.system_a_q_7_                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.system_a_read_address_reg_0_                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.system_a_read_address_reg_1_                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.system_a_read_address_reg_2_                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.system_a_read_address_reg_3_                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.system_a_read_address_reg_4_                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.system_a_read_address_reg_5_                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.system_a_read_address_reg_6_                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.system_a_read_address_reg_7_                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.system_a_read_address_reg_8_                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.system_a_read_address_reg_9_                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.system_a_we_reg                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.system_a_write_address_reg_0_                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.system_a_write_address_reg_1_                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.system_a_write_address_reg_2_                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.system_a_write_address_reg_3_                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.system_a_write_address_reg_4_                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.system_a_write_address_reg_5_                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.system_a_write_address_reg_6_                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.system_a_write_address_reg_7_                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.system_a_write_address_reg_8_                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.system_a_write_address_reg_9_                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.system_axiom_0_                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.system_axiom_10_                                                                                                                                                                                                                                                                                                                                                                                                     ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.system_axiom_11_                                                                                                                                                                                                                                                                                                                                                                                                     ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.system_axiom_12_                                                                                                                                                                                                                                                                                                                                                                                                     ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.system_axiom_13_                                                                                                                                                                                                                                                                                                                                                                                                     ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.system_axiom_14_                                                                                                                                                                                                                                                                                                                                                                                                     ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.system_axiom_15_                                                                                                                                                                                                                                                                                                                                                                                                     ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.system_axiom_16_                                                                                                                                                                                                                                                                                                                                                                                                     ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.system_axiom_17_                                                                                                                                                                                                                                                                                                                                                                                                     ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.system_axiom_18_                                                                                                                                                                                                                                                                                                                                                                                                     ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.system_axiom_19_                                                                                                                                                                                                                                                                                                                                                                                                     ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.system_axiom_1_                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.system_axiom_20_                                                                                                                                                                                                                                                                                                                                                                                                     ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.system_axiom_21_                                                                                                                                                                                                                                                                                                                                                                                                     ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.system_axiom_22_                                                                                                                                                                                                                                                                                                                                                                                                     ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.system_axiom_23_                                                                                                                                                                                                                                                                                                                                                                                                     ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.system_axiom_24_                                                                                                                                                                                                                                                                                                                                                                                                     ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.system_axiom_25_                                                                                                                                                                                                                                                                                                                                                                                                     ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.system_axiom_26_                                                                                                                                                                                                                                                                                                                                                                                                     ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.system_axiom_27_                                                                                                                                                                                                                                                                                                                                                                                                     ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.system_axiom_28_                                                                                                                                                                                                                                                                                                                                                                                                     ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.system_axiom_29_                                                                                                                                                                                                                                                                                                                                                                                                     ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.system_axiom_2_                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.system_axiom_30_                                                                                                                                                                                                                                                                                                                                                                                                     ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.system_axiom_31_                                                                                                                                                                                                                                                                                                                                                                                                     ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.system_axiom_3_                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.system_axiom_4_                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.system_axiom_5_                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.system_axiom_6_                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.system_axiom_7_                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.system_axiom_8_                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.system_axiom_9_                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.system_b_d_reg_0_                                                                                                                                                                                                                                                                                                                                                                                                    ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.system_b_d_reg_1_                                                                                                                                                                                                                                                                                                                                                                                                    ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.system_b_d_reg_2_                                                                                                                                                                                                                                                                                                                                                                                                    ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.system_b_d_reg_3_                                                                                                                                                                                                                                                                                                                                                                                                    ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.system_b_d_reg_4_                                                                                                                                                                                                                                                                                                                                                                                                    ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.system_b_d_reg_5_                                                                                                                                                                                                                                                                                                                                                                                                    ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.system_b_d_reg_6_                                                                                                                                                                                                                                                                                                                                                                                                    ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.system_b_d_reg_7_                                                                                                                                                                                                                                                                                                                                                                                                    ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.system_b_q_0_                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.system_b_q_1_                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.system_b_q_2_                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.system_b_q_3_                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.system_b_q_4_                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.system_b_q_5_                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.system_b_q_6_                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.system_b_q_7_                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.system_b_read_address_reg_0_                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.system_b_read_address_reg_1_                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.system_b_read_address_reg_2_                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.system_b_read_address_reg_3_                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.system_b_read_address_reg_4_                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.system_b_read_address_reg_5_                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.system_b_read_address_reg_6_                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.system_b_read_address_reg_7_                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.system_b_read_address_reg_8_                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.system_b_read_address_reg_9_                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.system_b_we_reg                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.system_b_write_address_reg_0_                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.system_b_write_address_reg_1_                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.system_b_write_address_reg_2_                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.system_b_write_address_reg_3_                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.system_b_write_address_reg_4_                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.system_b_write_address_reg_5_                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.system_b_write_address_reg_6_                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.system_b_write_address_reg_7_                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.system_b_write_address_reg_8_                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.system_b_write_address_reg_9_                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.system_input_char_reg_0_                                                                                                                                                                                                                                                                                                                                                                                             ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.system_input_char_reg_1_                                                                                                                                                                                                                                                                                                                                                                                             ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.system_input_char_reg_2_                                                                                                                                                                                                                                                                                                                                                                                             ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.system_input_char_reg_3_                                                                                                                                                                                                                                                                                                                                                                                             ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.system_input_char_reg_4_                                                                                                                                                                                                                                                                                                                                                                                             ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.system_input_char_reg_5_                                                                                                                                                                                                                                                                                                                                                                                             ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.system_input_char_reg_6_                                                                                                                                                                                                                                                                                                                                                                                             ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.system_input_char_reg_7_                                                                                                                                                                                                                                                                                                                                                                                             ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.system_iterations_counter_0_                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.system_iterations_counter_1_                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.system_iterations_counter_2_                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.system_iterations_counter_3_                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.system_lsystem_0_                                                                                                                                                                                                                                                                                                                                                                                                    ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.system_lsystem_1_                                                                                                                                                                                                                                                                                                                                                                                                    ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.system_lsystem_2_                                                                                                                                                                                                                                                                                                                                                                                                    ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.system_output_string_reg_0_                                                                                                                                                                                                                                                                                                                                                                                          ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.system_output_string_reg_1_                                                                                                                                                                                                                                                                                                                                                                                          ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.system_output_string_reg_2_                                                                                                                                                                                                                                                                                                                                                                                          ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.system_output_string_reg_3_                                                                                                                                                                                                                                                                                                                                                                                          ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.system_output_string_reg_4_                                                                                                                                                                                                                                                                                                                                                                                          ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.system_output_string_reg_5_                                                                                                                                                                                                                                                                                                                                                                                          ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.system_output_string_reg_6_                                                                                                                                                                                                                                                                                                                                                                                          ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.system_output_string_reg_7_                                                                                                                                                                                                                                                                                                                                                                                          ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.system_reset                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.system_rule_result_reg_0_                                                                                                                                                                                                                                                                                                                                                                                            ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.system_rule_result_reg_10_                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.system_rule_result_reg_11_                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.system_rule_result_reg_12_                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.system_rule_result_reg_13_                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.system_rule_result_reg_14_                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.system_rule_result_reg_15_                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.system_rule_result_reg_16_                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.system_rule_result_reg_17_                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.system_rule_result_reg_18_                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.system_rule_result_reg_19_                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.system_rule_result_reg_1_                                                                                                                                                                                                                                                                                                                                                                                            ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.system_rule_result_reg_20_                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.system_rule_result_reg_21_                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.system_rule_result_reg_22_                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.system_rule_result_reg_23_                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.system_rule_result_reg_24_                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.system_rule_result_reg_25_                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.system_rule_result_reg_26_                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.system_rule_result_reg_27_                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.system_rule_result_reg_28_                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.system_rule_result_reg_29_                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.system_rule_result_reg_2_                                                                                                                                                                                                                                                                                                                                                                                            ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.system_rule_result_reg_30_                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.system_rule_result_reg_31_                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.system_rule_result_reg_32_                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.system_rule_result_reg_33_                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.system_rule_result_reg_34_                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.system_rule_result_reg_35_                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.system_rule_result_reg_36_                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.system_rule_result_reg_37_                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.system_rule_result_reg_38_                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.system_rule_result_reg_39_                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.system_rule_result_reg_3_                                                                                                                                                                                                                                                                                                                                                                                            ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.system_rule_result_reg_4_                                                                                                                                                                                                                                                                                                                                                                                            ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.system_rule_result_reg_5_                                                                                                                                                                                                                                                                                                                                                                                            ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.system_rule_result_reg_6_                                                                                                                                                                                                                                                                                                                                                                                            ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.system_rule_result_reg_7_                                                                                                                                                                                                                                                                                                                                                                                            ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.system_rule_result_reg_8_                                                                                                                                                                                                                                                                                                                                                                                            ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.system_rule_result_reg_9_                                                                                                                                                                                                                                                                                                                                                                                            ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.system_rule_rule_prev_0_                                                                                                                                                                                                                                                                                                                                                                                             ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.system_rule_rule_prev_1_                                                                                                                                                                                                                                                                                                                                                                                             ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.system_rule_rule_prev_2_                                                                                                                                                                                                                                                                                                                                                                                             ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.system_rule_rule_prev_3_                                                                                                                                                                                                                                                                                                                                                                                             ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.system_rule_rule_prev_4_                                                                                                                                                                                                                                                                                                                                                                                             ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.system_rule_rule_prev_5_                                                                                                                                                                                                                                                                                                                                                                                             ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.system_rule_rule_prev_6_                                                                                                                                                                                                                                                                                                                                                                                             ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.system_rule_rule_prev_7_                                                                                                                                                                                                                                                                                                                                                                                             ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.system_rule_rule_result_reg_0_                                                                                                                                                                                                                                                                                                                                                                                       ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.system_rule_rule_result_reg_10_                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.system_rule_rule_result_reg_11_                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.system_rule_rule_result_reg_12_                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.system_rule_rule_result_reg_13_                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.system_rule_rule_result_reg_14_                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.system_rule_rule_result_reg_15_                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.system_rule_rule_result_reg_16_                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.system_rule_rule_result_reg_17_                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.system_rule_rule_result_reg_18_                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.system_rule_rule_result_reg_19_                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.system_rule_rule_result_reg_1_                                                                                                                                                                                                                                                                                                                                                                                       ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.system_rule_rule_result_reg_20_                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.system_rule_rule_result_reg_21_                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.system_rule_rule_result_reg_22_                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.system_rule_rule_result_reg_23_                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.system_rule_rule_result_reg_24_                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.system_rule_rule_result_reg_25_                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.system_rule_rule_result_reg_26_                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.system_rule_rule_result_reg_27_                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.system_rule_rule_result_reg_28_                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.system_rule_rule_result_reg_29_                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.system_rule_rule_result_reg_2_                                                                                                                                                                                                                                                                                                                                                                                       ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.system_rule_rule_result_reg_30_                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.system_rule_rule_result_reg_31_                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.system_rule_rule_result_reg_32_                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.system_rule_rule_result_reg_33_                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.system_rule_rule_result_reg_34_                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.system_rule_rule_result_reg_35_                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.system_rule_rule_result_reg_36_                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.system_rule_rule_result_reg_37_                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.system_rule_rule_result_reg_38_                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.system_rule_rule_result_reg_39_                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.system_rule_rule_result_reg_3_                                                                                                                                                                                                                                                                                                                                                                                       ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.system_rule_rule_result_reg_40_                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.system_rule_rule_result_reg_41_                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.system_rule_rule_result_reg_42_                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.system_rule_rule_result_reg_43_                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.system_rule_rule_result_reg_44_                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.system_rule_rule_result_reg_45_                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.system_rule_rule_result_reg_46_                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.system_rule_rule_result_reg_47_                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.system_rule_rule_result_reg_48_                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.system_rule_rule_result_reg_49_                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.system_rule_rule_result_reg_4_                                                                                                                                                                                                                                                                                                                                                                                       ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.system_rule_rule_result_reg_50_                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.system_rule_rule_result_reg_51_                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.system_rule_rule_result_reg_52_                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.system_rule_rule_result_reg_53_                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.system_rule_rule_result_reg_54_                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.system_rule_rule_result_reg_55_                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.system_rule_rule_result_reg_56_                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.system_rule_rule_result_reg_57_                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.system_rule_rule_result_reg_58_                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.system_rule_rule_result_reg_59_                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.system_rule_rule_result_reg_5_                                                                                                                                                                                                                                                                                                                                                                                       ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.system_rule_rule_result_reg_60_                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.system_rule_rule_result_reg_61_                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.system_rule_rule_result_reg_62_                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.system_rule_rule_result_reg_63_                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.system_rule_rule_result_reg_64_                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.system_rule_rule_result_reg_65_                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.system_rule_rule_result_reg_66_                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.system_rule_rule_result_reg_67_                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.system_rule_rule_result_reg_68_                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.system_rule_rule_result_reg_69_                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.system_rule_rule_result_reg_6_                                                                                                                                                                                                                                                                                                                                                                                       ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.system_rule_rule_result_reg_70_                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.system_rule_rule_result_reg_71_                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.system_rule_rule_result_reg_72_                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.system_rule_rule_result_reg_73_                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.system_rule_rule_result_reg_74_                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.system_rule_rule_result_reg_75_                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.system_rule_rule_result_reg_76_                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.system_rule_rule_result_reg_77_                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.system_rule_rule_result_reg_78_                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.system_rule_rule_result_reg_79_                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.system_rule_rule_result_reg_7_                                                                                                                                                                                                                                                                                                                                                                                       ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.system_rule_rule_result_reg_8_                                                                                                                                                                                                                                                                                                                                                                                       ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.system_rule_rule_result_reg_9_                                                                                                                                                                                                                                                                                                                                                                                       ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.system_rule_rule_state_reg.DRAGON_TRANSLATE                                                                                                                                                                                                                                                                                                                                                                          ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.system_rule_rule_state_reg.RULE_UPDATE                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.system_rule_rule_state_reg.TRIANGLE_TRANSLATE                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.system_state_reg.COMPUTE_DRAGON                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.system_state_reg.DONE                                                                                                                                                                                                                                                                                                                                                                                                ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.system_state_reg.GET_CHAR                                                                                                                                                                                                                                                                                                                                                                                            ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.system_state_reg.INCREMENT_ITER                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.system_state_reg.INCREMENT_READ                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.system_state_reg.INCREMENT_WRITE_A                                                                                                                                                                                                                                                                                                                                                                                   ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.system_state_reg.INCREMENT_WRITE_B                                                                                                                                                                                                                                                                                                                                                                                   ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.system_state_reg.NEXT_BYTE                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.system_state_reg.READ_M10K                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.system_state_reg.WRITE_M10K_A                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.system_state_reg.WRITE_M10K_B                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.system_state_reg.ZERO_READ                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.system_system_done                                                                                                                                                                                                                                                                                                                                                                                                   ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.system_system_input_string_0_                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.system_system_input_string_10_                                                                                                                                                                                                                                                                                                                                                                                       ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.system_system_input_string_11_                                                                                                                                                                                                                                                                                                                                                                                       ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.system_system_input_string_12_                                                                                                                                                                                                                                                                                                                                                                                       ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.system_system_input_string_13_                                                                                                                                                                                                                                                                                                                                                                                       ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.system_system_input_string_14_                                                                                                                                                                                                                                                                                                                                                                                       ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.system_system_input_string_15_                                                                                                                                                                                                                                                                                                                                                                                       ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.system_system_input_string_16_                                                                                                                                                                                                                                                                                                                                                                                       ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.system_system_input_string_17_                                                                                                                                                                                                                                                                                                                                                                                       ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.system_system_input_string_18_                                                                                                                                                                                                                                                                                                                                                                                       ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.system_system_input_string_19_                                                                                                                                                                                                                                                                                                                                                                                       ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.system_system_input_string_1_                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.system_system_input_string_20_                                                                                                                                                                                                                                                                                                                                                                                       ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.system_system_input_string_21_                                                                                                                                                                                                                                                                                                                                                                                       ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.system_system_input_string_22_                                                                                                                                                                                                                                                                                                                                                                                       ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.system_system_input_string_23_                                                                                                                                                                                                                                                                                                                                                                                       ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.system_system_input_string_24_                                                                                                                                                                                                                                                                                                                                                                                       ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.system_system_input_string_25_                                                                                                                                                                                                                                                                                                                                                                                       ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.system_system_input_string_26_                                                                                                                                                                                                                                                                                                                                                                                       ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.system_system_input_string_27_                                                                                                                                                                                                                                                                                                                                                                                       ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.system_system_input_string_28_                                                                                                                                                                                                                                                                                                                                                                                       ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.system_system_input_string_29_                                                                                                                                                                                                                                                                                                                                                                                       ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.system_system_input_string_2_                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.system_system_input_string_30_                                                                                                                                                                                                                                                                                                                                                                                       ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.system_system_input_string_31_                                                                                                                                                                                                                                                                                                                                                                                       ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.system_system_input_string_3_                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.system_system_input_string_4_                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.system_system_input_string_5_                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.system_system_input_string_6_                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.system_system_input_string_7_                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.system_system_input_string_8_                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.system_system_input_string_9_                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.system_system_output_string_0_                                                                                                                                                                                                                                                                                                                                                                                       ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.system_system_output_string_1_                                                                                                                                                                                                                                                                                                                                                                                       ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.system_system_output_string_2_                                                                                                                                                                                                                                                                                                                                                                                       ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.system_system_output_string_3_                                                                                                                                                                                                                                                                                                                                                                                       ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.system_system_output_string_4_                                                                                                                                                                                                                                                                                                                                                                                       ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.system_system_output_string_5_                                                                                                                                                                                                                                                                                                                                                                                       ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.system_system_output_string_6_                                                                                                                                                                                                                                                                                                                                                                                       ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.system_system_output_string_7_                                                                                                                                                                                                                                                                                                                                                                                       ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.system_system_val                                                                                                                                                                                                                                                                                                                                                                                                    ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.system_top_graphing_0_                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.system_top_graphing_1_                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.system_top_rdy                                                                                                                                                                                                                                                                                                                                                                                                       ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.targetx_reg_0_                                                                                                                                                                                                                                                                                                                                                                                                       ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.targetx_reg_10_                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.targetx_reg_11_                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.targetx_reg_12_                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.targetx_reg_13_                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.targetx_reg_14_                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.targetx_reg_15_                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.targetx_reg_16_                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.targetx_reg_17_                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.targetx_reg_18_                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.targetx_reg_19_                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.targetx_reg_1_                                                                                                                                                                                                                                                                                                                                                                                                       ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.targetx_reg_20_                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.targetx_reg_21_                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.targetx_reg_22_                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.targetx_reg_23_                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.targetx_reg_24_                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.targetx_reg_25_                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.targetx_reg_26_                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.targetx_reg_27_                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.targetx_reg_28_                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.targetx_reg_29_                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.targetx_reg_2_                                                                                                                                                                                                                                                                                                                                                                                                       ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.targetx_reg_30_                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.targetx_reg_31_                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.targetx_reg_3_                                                                                                                                                                                                                                                                                                                                                                                                       ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.targetx_reg_4_                                                                                                                                                                                                                                                                                                                                                                                                       ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.targetx_reg_5_                                                                                                                                                                                                                                                                                                                                                                                                       ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.targetx_reg_6_                                                                                                                                                                                                                                                                                                                                                                                                       ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.targetx_reg_7_                                                                                                                                                                                                                                                                                                                                                                                                       ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.targetx_reg_8_                                                                                                                                                                                                                                                                                                                                                                                                       ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.targetx_reg_9_                                                                                                                                                                                                                                                                                                                                                                                                       ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.targety_reg_0_                                                                                                                                                                                                                                                                                                                                                                                                       ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.targety_reg_10_                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.targety_reg_11_                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.targety_reg_12_                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.targety_reg_13_                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.targety_reg_14_                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.targety_reg_15_                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.targety_reg_16_                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.targety_reg_17_                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.targety_reg_18_                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.targety_reg_19_                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.targety_reg_1_                                                                                                                                                                                                                                                                                                                                                                                                       ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.targety_reg_20_                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.targety_reg_21_                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.targety_reg_22_                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.targety_reg_23_                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.targety_reg_24_                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.targety_reg_25_                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.targety_reg_26_                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.targety_reg_27_                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.targety_reg_28_                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.targety_reg_29_                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.targety_reg_2_                                                                                                                                                                                                                                                                                                                                                                                                       ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.targety_reg_30_                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.targety_reg_31_                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.targety_reg_3_                                                                                                                                                                                                                                                                                                                                                                                                       ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.targety_reg_4_                                                                                                                                                                                                                                                                                                                                                                                                       ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.targety_reg_5_                                                                                                                                                                                                                                                                                                                                                                                                       ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.targety_reg_6_                                                                                                                                                                                                                                                                                                                                                                                                       ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.targety_reg_7_                                                                                                                                                                                                                                                                                                                                                                                                       ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.targety_reg_8_                                                                                                                                                                                                                                                                                                                                                                                                       ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.targety_reg_9_                                                                                                                                                                                                                                                                                                                                                                                                       ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.top_char_reg_0_                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.top_char_reg_1_                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.top_char_reg_2_                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.top_char_reg_3_                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.top_char_reg_4_                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.top_char_reg_5_                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.top_char_reg_6_                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.top_char_reg_7_                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.top_state_reg.TOP_BOUND_CHECK                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.top_state_reg.TOP_DONE                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.top_state_reg.TOP_GRAPH_DRAGON                                                                                                                                                                                                                                                                                                                                                                                       ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.top_state_reg.TOP_GRAPH_TRIANGLE_X                                                                                                                                                                                                                                                                                                                                                                                   ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.top_state_reg.TOP_GRAPH_TRIANGLE_Y                                                                                                                                                                                                                                                                                                                                                                                   ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.top_state_reg.TOP_RESET                                                                                                                                                                                                                                                                                                                                                                                              ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.top_state_reg.TOP_SETUP                                                                                                                                                                                                                                                                                                                                                                                              ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.top_state_reg.TOP_SHIFT                                                                                                                                                                                                                                                                                                                                                                                              ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.top_state_reg.TOP_TARGET                                                                                                                                                                                                                                                                                                                                                                                             ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.top_state_reg.TOP_WAIT                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.triangle_x_counter_0_                                                                                                                                                                                                                                                                                                                                                                                                ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.triangle_x_counter_1_                                                                                                                                                                                                                                                                                                                                                                                                ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.triangle_x_counter_2_                                                                                                                                                                                                                                                                                                                                                                                                ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.triangle_x_counter_3_                                                                                                                                                                                                                                                                                                                                                                                                ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.triangle_y_counter_0_                                                                                                                                                                                                                                                                                                                                                                                                ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.triangle_y_counter_1_                                                                                                                                                                                                                                                                                                                                                                                                ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.triangle_y_counter_2_                                                                                                                                                                                                                                                                                                                                                                                                ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.triangle_y_counter_3_                                                                                                                                                                                                                                                                                                                                                                                                ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.vga_sram_write                                                                                                                                                                                                                                                                                                                                                                                                       ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.x_reg_0_                                                                                                                                                                                                                                                                                                                                                                                                             ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.x_reg_10_                                                                                                                                                                                                                                                                                                                                                                                                            ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.x_reg_11_                                                                                                                                                                                                                                                                                                                                                                                                            ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.x_reg_12_                                                                                                                                                                                                                                                                                                                                                                                                            ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.x_reg_13_                                                                                                                                                                                                                                                                                                                                                                                                            ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.x_reg_14_                                                                                                                                                                                                                                                                                                                                                                                                            ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.x_reg_15_                                                                                                                                                                                                                                                                                                                                                                                                            ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.x_reg_16_                                                                                                                                                                                                                                                                                                                                                                                                            ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.x_reg_17_                                                                                                                                                                                                                                                                                                                                                                                                            ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.x_reg_18_                                                                                                                                                                                                                                                                                                                                                                                                            ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.x_reg_19_                                                                                                                                                                                                                                                                                                                                                                                                            ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.x_reg_1_                                                                                                                                                                                                                                                                                                                                                                                                             ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.x_reg_20_                                                                                                                                                                                                                                                                                                                                                                                                            ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.x_reg_21_                                                                                                                                                                                                                                                                                                                                                                                                            ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.x_reg_22_                                                                                                                                                                                                                                                                                                                                                                                                            ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.x_reg_23_                                                                                                                                                                                                                                                                                                                                                                                                            ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.x_reg_24_                                                                                                                                                                                                                                                                                                                                                                                                            ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.x_reg_25_                                                                                                                                                                                                                                                                                                                                                                                                            ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.x_reg_26_                                                                                                                                                                                                                                                                                                                                                                                                            ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.x_reg_27_                                                                                                                                                                                                                                                                                                                                                                                                            ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.x_reg_28_                                                                                                                                                                                                                                                                                                                                                                                                            ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.x_reg_29_                                                                                                                                                                                                                                                                                                                                                                                                            ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.x_reg_2_                                                                                                                                                                                                                                                                                                                                                                                                             ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.x_reg_30_                                                                                                                                                                                                                                                                                                                                                                                                            ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.x_reg_31_                                                                                                                                                                                                                                                                                                                                                                                                            ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.x_reg_3_                                                                                                                                                                                                                                                                                                                                                                                                             ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.x_reg_4_                                                                                                                                                                                                                                                                                                                                                                                                             ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.x_reg_5_                                                                                                                                                                                                                                                                                                                                                                                                             ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.x_reg_6_                                                                                                                                                                                                                                                                                                                                                                                                             ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.x_reg_7_                                                                                                                                                                                                                                                                                                                                                                                                             ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.x_reg_8_                                                                                                                                                                                                                                                                                                                                                                                                             ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.x_reg_9_                                                                                                                                                                                                                                                                                                                                                                                                             ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.y_reg_0_                                                                                                                                                                                                                                                                                                                                                                                                             ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.y_reg_10_                                                                                                                                                                                                                                                                                                                                                                                                            ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.y_reg_11_                                                                                                                                                                                                                                                                                                                                                                                                            ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.y_reg_12_                                                                                                                                                                                                                                                                                                                                                                                                            ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.y_reg_13_                                                                                                                                                                                                                                                                                                                                                                                                            ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.y_reg_14_                                                                                                                                                                                                                                                                                                                                                                                                            ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.y_reg_15_                                                                                                                                                                                                                                                                                                                                                                                                            ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.y_reg_16_                                                                                                                                                                                                                                                                                                                                                                                                            ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.y_reg_17_                                                                                                                                                                                                                                                                                                                                                                                                            ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.y_reg_18_                                                                                                                                                                                                                                                                                                                                                                                                            ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.y_reg_19_                                                                                                                                                                                                                                                                                                                                                                                                            ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.y_reg_1_                                                                                                                                                                                                                                                                                                                                                                                                             ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.y_reg_20_                                                                                                                                                                                                                                                                                                                                                                                                            ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.y_reg_21_                                                                                                                                                                                                                                                                                                                                                                                                            ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.y_reg_22_                                                                                                                                                                                                                                                                                                                                                                                                            ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.y_reg_23_                                                                                                                                                                                                                                                                                                                                                                                                            ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.y_reg_24_                                                                                                                                                                                                                                                                                                                                                                                                            ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.y_reg_25_                                                                                                                                                                                                                                                                                                                                                                                                            ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.y_reg_26_                                                                                                                                                                                                                                                                                                                                                                                                            ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.y_reg_27_                                                                                                                                                                                                                                                                                                                                                                                                            ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.y_reg_28_                                                                                                                                                                                                                                                                                                                                                                                                            ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.y_reg_29_                                                                                                                                                                                                                                                                                                                                                                                                            ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.y_reg_2_                                                                                                                                                                                                                                                                                                                                                                                                             ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.y_reg_30_                                                                                                                                                                                                                                                                                                                                                                                                            ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.y_reg_31_                                                                                                                                                                                                                                                                                                                                                                                                            ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.y_reg_3_                                                                                                                                                                                                                                                                                                                                                                                                             ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.y_reg_4_                                                                                                                                                                                                                                                                                                                                                                                                             ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.y_reg_5_                                                                                                                                                                                                                                                                                                                                                                                                             ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.y_reg_6_                                                                                                                                                                                                                                                                                                                                                                                                             ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.y_reg_7_                                                                                                                                                                                                                                                                                                                                                                                                             ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.y_reg_8_                                                                                                                                                                                                                                                                                                                                                                                                             ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.y_reg_9_                                                                                                                                                                                                                                                                                                                                                                                                             ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+---------------+----------+--------------------------------------------+


+--------------------------------------------------------------+
; Partition Merge Resource Usage Summary                       ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimate of Logic utilization (ALMs needed) ; 6995           ;
;                                             ;                ;
; Combinational ALUT usage for logic          ; 8789           ;
;     -- 7 input functions                    ; 61             ;
;     -- 6 input functions                    ; 1486           ;
;     -- 5 input functions                    ; 1891           ;
;     -- 4 input functions                    ; 1978           ;
;     -- <=3 input functions                  ; 3373           ;
;                                             ;                ;
; Dedicated logic registers                   ; 11162          ;
;                                             ;                ;
; Virtual pins                                ; 32             ;
; I/O pins                                    ; 368            ;
; I/O registers                               ; 186            ;
; Total MLAB memory bits                      ; 0              ;
; Total block memory bits                     ; 3163776        ;
;                                             ;                ;
; Total DSP Blocks                            ; 9              ;
;                                             ;                ;
; Total PLLs                                  ; 4              ;
;     -- PLLs                                 ; 4              ;
;                                             ;                ;
; Total DLLs                                  ; 1              ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 5384           ;
; Total fan-out                               ; 97671          ;
; Average fan-out                             ; 4.35           ;
+---------------------------------------------+----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge RAM Summary                                                                                                                                                                                                                                                                                                                                                                          ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+---------------------------------------+
; Name                                                                                                                                                                                                                                                         ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size    ; MIF                                   ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+---------------------------------------+
; Computer_System:The_System|Computer_System_Onchip_SRAM:onchip_sram|altsyncram:the_altsyncram|altsyncram_1k52:auto_generated|ALTSYNCRAM                                                                                                                       ; AUTO ; True Dual Port   ; 256          ; 32           ; 256          ; 32           ; 8192    ; None                                  ;
; Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Char_Buffer:vga_char_buffer|altera_up_video_128_character_rom:Character_Rom|altsyncram:character_data_rom|altsyncram_ggo1:auto_generated|ALTSYNCRAM ; AUTO ; ROM              ; 8192         ; 1            ; --           ; --           ; 8192    ; altera_up_video_char_mode_rom_128.mif ;
; Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Char_Buffer:vga_char_buffer|altsyncram:Char_Buffer_Memory|altsyncram_6dd2:auto_generated|ALTSYNCRAM                                                 ; AUTO ; True Dual Port   ; 8192         ; 8            ; 8192         ; 8            ; 65536   ; None                                  ;
; Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|altsyncram_9v41:fifo_ram|ALTSYNCRAM                                 ; AUTO ; Simple Dual Port ; 128          ; 32           ; 128          ; 32           ; 4096    ; None                                  ;
; Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Pixel_DMA:vga_pixel_dma|scfifo:Image_Buffer|scfifo_1bg1:auto_generated|a_dpfifo_m2a1:dpfifo|altsyncram_lne1:FIFOram|ALTSYNCRAM                      ; AUTO ; Simple Dual Port ; 128          ; 10           ; 128          ; 10           ; 1280    ; None                                  ;
; Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Pixel_FIFO:vga_pixel_fifo|dcfifo:Data_FIFO|dcfifo_v2q1:auto_generated|altsyncram_1v41:fifo_ram|ALTSYNCRAM                                           ; AUTO ; Simple Dual Port ; 128          ; 10           ; 128          ; 10           ; 1280    ; None                                  ;
; Computer_System:The_System|Computer_System_onchip_vga_buffer:onchip_vga_buffer|altsyncram:the_altsyncram|altsyncram_mp02:auto_generated|ALTSYNCRAM                                                                                                           ; AUTO ; True Dual Port   ; 307200       ; 8            ; 307200       ; 8            ; 2457600 ; None                                  ;
; create_system:system|dual_clock_ram:a|altsyncram:mem_rtl_0|altsyncram_0an1:auto_generated|ALTSYNCRAM                                                                                                                                                         ; AUTO ; Simple Dual Port ; 8192         ; 8            ; 8192         ; 8            ; 65536   ; None                                  ;
; create_system:system|dual_clock_ram:b|altsyncram:mem_rtl_0|altsyncram_0an1:auto_generated|ALTSYNCRAM                                                                                                                                                         ; AUTO ; Simple Dual Port ; 8192         ; 8            ; 8192         ; 8            ; 65536   ; None                                  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_cb84:auto_generated|ALTSYNCRAM                                                        ; AUTO ; Simple Dual Port ; 1024         ; 484          ; 1024         ; 484          ; 495616  ; None                                  ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+---------------------------------------+


+-----------------------------------------------+
; Partition Merge DSP Block Usage Summary       ;
+---------------------------------+-------------+
; Statistic                       ; Number Used ;
+---------------------------------+-------------+
; Independent 9x9                 ; 3           ;
; Independent 18x18               ; 5           ;
; Sum of two 18x18                ; 1           ;
; Total number of DSP blocks      ; 9           ;
;                                 ;             ;
; Fixed Point Unsigned Multiplier ; 10          ;
+---------------------------------+-------------+


+--------------------------+
; Partition Merge Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Partition Merge
    Info: Version 15.0.0 Build 145 04/22/2015 SJ Full Version
    Info: Processing started: Wed Dec 16 11:54:49 2020
Info: Command: quartus_cdb --read_settings_files=off --write_settings_files=off DE1_SoC_Computer -c DE1_SoC_Computer --merge=on
Info (35007): Using synthesis netlist for partition "Top"
Info (35007): Using synthesis netlist for partition "Computer_System:The_System"
Info (35007): Using synthesis netlist for partition "Computer_System_ARM_A9_HPS_hps_io_border:border"
Info (35007): Using synthesis netlist for partition "multi_hier"
Info (35007): Using synthesis netlist for partition "sld_hub:auto_hub"
Info (35007): Using synthesis netlist for partition "sld_signaltap:auto_signaltap_0"
Critical Warning (35025): Partially connected in-system debug instance "auto_signaltap_0" to 999 of its 1001 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 2 missing sources or connections.
Info (35002): Resolved and merged 6 partition(s)
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 28 node(s), including 0 DDIO, 4 PLL, 0 transceiver and 0 LCELL
Info (35048): Found 101 ports with constant drivers. For more information, refer to the Partition Merger report
Info (35047): Found 56 ports with no fan-out. For more information, refer to the Partition Merger report
Warning (35016): Found partition port(s) not driving logic, possibly wasting area
    Warning (35017): Partition port "Computer_System:The_System|onchip_sram_s1_readdata[0]", driven by node "Computer_System:The_System|Computer_System_Onchip_SRAM:onchip_sram|altsyncram:the_altsyncram|altsyncram_1k52:auto_generated|ram_block1a0", does not drive logic
    Warning (35017): Partition port "Computer_System:The_System|onchip_sram_s1_readdata[1]", driven by node "Computer_System:The_System|Computer_System_Onchip_SRAM:onchip_sram|altsyncram:the_altsyncram|altsyncram_1k52:auto_generated|ram_block1a1", does not drive logic
    Warning (35017): Partition port "Computer_System:The_System|onchip_sram_s1_readdata[2]", driven by node "Computer_System:The_System|Computer_System_Onchip_SRAM:onchip_sram|altsyncram:the_altsyncram|altsyncram_1k52:auto_generated|ram_block1a2", does not drive logic
    Warning (35017): Partition port "Computer_System:The_System|onchip_sram_s1_readdata[3]", driven by node "Computer_System:The_System|Computer_System_Onchip_SRAM:onchip_sram|altsyncram:the_altsyncram|altsyncram_1k52:auto_generated|ram_block1a3", does not drive logic
    Warning (35017): Partition port "Computer_System:The_System|onchip_sram_s1_readdata[4]", driven by node "Computer_System:The_System|Computer_System_Onchip_SRAM:onchip_sram|altsyncram:the_altsyncram|altsyncram_1k52:auto_generated|ram_block1a4", does not drive logic
    Warning (35017): Partition port "Computer_System:The_System|onchip_sram_s1_readdata[5]", driven by node "Computer_System:The_System|Computer_System_Onchip_SRAM:onchip_sram|altsyncram:the_altsyncram|altsyncram_1k52:auto_generated|ram_block1a5", does not drive logic
    Warning (35017): Partition port "Computer_System:The_System|onchip_sram_s1_readdata[6]", driven by node "Computer_System:The_System|Computer_System_Onchip_SRAM:onchip_sram|altsyncram:the_altsyncram|altsyncram_1k52:auto_generated|ram_block1a6", does not drive logic
    Warning (35017): Partition port "Computer_System:The_System|onchip_sram_s1_readdata[7]", driven by node "Computer_System:The_System|Computer_System_Onchip_SRAM:onchip_sram|altsyncram:the_altsyncram|altsyncram_1k52:auto_generated|ram_block1a7", does not drive logic
    Warning (35017): Partition port "Computer_System:The_System|onchip_sram_s1_readdata[8]", driven by node "Computer_System:The_System|Computer_System_Onchip_SRAM:onchip_sram|altsyncram:the_altsyncram|altsyncram_1k52:auto_generated|ram_block1a8", does not drive logic
    Warning (35017): Partition port "Computer_System:The_System|onchip_sram_s1_readdata[9]", driven by node "Computer_System:The_System|Computer_System_Onchip_SRAM:onchip_sram|altsyncram:the_altsyncram|altsyncram_1k52:auto_generated|ram_block1a9", does not drive logic
    Warning (35017): Partition port "Computer_System:The_System|onchip_sram_s1_readdata[10]", driven by node "Computer_System:The_System|Computer_System_Onchip_SRAM:onchip_sram|altsyncram:the_altsyncram|altsyncram_1k52:auto_generated|ram_block1a10", does not drive logic
    Warning (35017): Partition port "Computer_System:The_System|onchip_sram_s1_readdata[11]", driven by node "Computer_System:The_System|Computer_System_Onchip_SRAM:onchip_sram|altsyncram:the_altsyncram|altsyncram_1k52:auto_generated|ram_block1a11", does not drive logic
    Warning (35017): Partition port "Computer_System:The_System|onchip_sram_s1_readdata[12]", driven by node "Computer_System:The_System|Computer_System_Onchip_SRAM:onchip_sram|altsyncram:the_altsyncram|altsyncram_1k52:auto_generated|ram_block1a12", does not drive logic
    Warning (35017): Partition port "Computer_System:The_System|onchip_sram_s1_readdata[13]", driven by node "Computer_System:The_System|Computer_System_Onchip_SRAM:onchip_sram|altsyncram:the_altsyncram|altsyncram_1k52:auto_generated|ram_block1a13", does not drive logic
    Warning (35017): Partition port "Computer_System:The_System|onchip_sram_s1_readdata[14]", driven by node "Computer_System:The_System|Computer_System_Onchip_SRAM:onchip_sram|altsyncram:the_altsyncram|altsyncram_1k52:auto_generated|ram_block1a14", does not drive logic
    Warning (35017): Partition port "Computer_System:The_System|onchip_sram_s1_readdata[15]", driven by node "Computer_System:The_System|Computer_System_Onchip_SRAM:onchip_sram|altsyncram:the_altsyncram|altsyncram_1k52:auto_generated|ram_block1a15", does not drive logic
    Warning (35017): Partition port "Computer_System:The_System|onchip_sram_s1_readdata[16]", driven by node "Computer_System:The_System|Computer_System_Onchip_SRAM:onchip_sram|altsyncram:the_altsyncram|altsyncram_1k52:auto_generated|ram_block1a16", does not drive logic
    Warning (35017): Partition port "Computer_System:The_System|onchip_sram_s1_readdata[17]", driven by node "Computer_System:The_System|Computer_System_Onchip_SRAM:onchip_sram|altsyncram:the_altsyncram|altsyncram_1k52:auto_generated|ram_block1a17", does not drive logic
    Warning (35017): Partition port "Computer_System:The_System|onchip_sram_s1_readdata[18]", driven by node "Computer_System:The_System|Computer_System_Onchip_SRAM:onchip_sram|altsyncram:the_altsyncram|altsyncram_1k52:auto_generated|ram_block1a18", does not drive logic
    Warning (35017): Partition port "Computer_System:The_System|onchip_sram_s1_readdata[19]", driven by node "Computer_System:The_System|Computer_System_Onchip_SRAM:onchip_sram|altsyncram:the_altsyncram|altsyncram_1k52:auto_generated|ram_block1a19", does not drive logic
    Warning (35039): Only the first 20 ports are reported. For a full list of ports, refer to the Partition Warnings panel in the Partition Merge report
Warning: OUTCLK port on the PLL is not properly connected on instance Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_PLL:vga_pll|Computer_System_VGA_Subsystem_VGA_PLL_video_pll:video_pll|altera_pll:altera_pll_i|general[0].gpll. The output clock port on the PLL must be connected.
    Info: Must be connected
Warning (21074): Design contains 30 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "CLOCK3_50"
    Warning (15610): No output dependent on input pin "CLOCK4_50"
    Warning (15610): No output dependent on input pin "ADC_DOUT"
    Warning (15610): No output dependent on input pin "AUD_ADCDAT"
    Warning (15610): No output dependent on input pin "IRDA_RXD"
    Warning (15610): No output dependent on input pin "KEY[0]"
    Warning (15610): No output dependent on input pin "KEY[1]"
    Warning (15610): No output dependent on input pin "KEY[2]"
    Warning (15610): No output dependent on input pin "KEY[3]"
    Warning (15610): No output dependent on input pin "SW[0]"
    Warning (15610): No output dependent on input pin "SW[1]"
    Warning (15610): No output dependent on input pin "SW[2]"
    Warning (15610): No output dependent on input pin "SW[3]"
    Warning (15610): No output dependent on input pin "SW[4]"
    Warning (15610): No output dependent on input pin "SW[5]"
    Warning (15610): No output dependent on input pin "SW[6]"
    Warning (15610): No output dependent on input pin "SW[7]"
    Warning (15610): No output dependent on input pin "SW[8]"
    Warning (15610): No output dependent on input pin "SW[9]"
    Warning (15610): No output dependent on input pin "TD_CLK27"
    Warning (15610): No output dependent on input pin "TD_DATA[0]"
    Warning (15610): No output dependent on input pin "TD_DATA[1]"
    Warning (15610): No output dependent on input pin "TD_DATA[2]"
    Warning (15610): No output dependent on input pin "TD_DATA[3]"
    Warning (15610): No output dependent on input pin "TD_DATA[4]"
    Warning (15610): No output dependent on input pin "TD_DATA[5]"
    Warning (15610): No output dependent on input pin "TD_DATA[6]"
    Warning (15610): No output dependent on input pin "TD_DATA[7]"
    Warning (15610): No output dependent on input pin "TD_HS"
    Warning (15610): No output dependent on input pin "TD_VS"
Info (21057): Implemented 18826 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 47 input pins
    Info (21059): Implemented 157 output pins
    Info (21060): Implemented 168 bidirectional pins
    Info (21061): Implemented 16900 logic cells
    Info (21064): Implemented 889 RAM segments
    Info (21065): Implemented 4 PLLs
    Info (21066): Implemented 1 delay-locked loops
    Info (21062): Implemented 9 DSP elements
Info: Quartus II 64-Bit Partition Merge was successful. 0 errors, 55 warnings
    Info: Peak virtual memory: 5002 megabytes
    Info: Processing ended: Wed Dec 16 11:55:20 2020
    Info: Elapsed time: 00:00:31
    Info: Total CPU time (on all processors): 00:00:16


