#! /c/iverilog/bin/vvp
:ivl_version "0.9.5 " "(v0_9_5)";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0099A948 .scope module, "Exercicio005" "Exercicio005" 2 43;
 .timescale 0 0;
L_00301818 .functor AND 1, L_00333C88, L_00301850, L_003018F8, L_00333D90;
L_00301850 .functor NOT 1, L_00333CE0, C4<0>, C4<0>, C4<0>;
L_003018F8 .functor NOT 1, L_00333D38, C4<0>, C4<0>, C4<0>;
L_003017A8 .functor OR 1, v00333A20_0, L_00301818, C4<0>, C4<0>;
v00333810_0 .net *"_s1", 0 0, L_00333C88; 1 drivers
v00333868_0 .net *"_s11", 0 0, L_00333D90; 1 drivers
v003338C0_0 .net *"_s3", 0 0, L_00333CE0; 1 drivers
v00333918_0 .net *"_s4", 0 0, L_00301850; 1 drivers
v00333970_0 .net *"_s7", 0 0, L_00333D38; 1 drivers
v003339C8_0 .net *"_s8", 0 0, L_003018F8; 1 drivers
v00333A20_0 .var "clear", 0 0;
v00333A78_0 .var "clk", 0 0;
v00333AD0_0 .var "pre", 0 0;
RS_00302DB4 .resolv tri, L_00333DE8, L_00333E98, L_00333FF8, L_00334158;
v00333B28_0 .net8 "s", 3 0, RS_00302DB4; 4 drivers
v00333B80_0 .net "s1", 0 0, L_00301818; 1 drivers
v00333BD8_0 .net "s2", 0 0, L_003017A8; 1 drivers
RS_00302DE4 .resolv tri, L_00333E40, L_00333EF0, L_00334050, L_003341B0;
v00333C30_0 .net8 "snot", 3 0, RS_00302DE4; 4 drivers
E_00300FB8 .event posedge, v00333600_0;
L_00333C88 .part RS_00302DB4, 0, 1;
L_00333CE0 .part RS_00302DB4, 1, 1;
L_00333D38 .part RS_00302DB4, 2, 1;
L_00333D90 .part RS_00302DB4, 3, 1;
L_00333DE8 .part/pv v00333708_0, 0, 1, 4;
L_00333E40 .part/pv v00333760_0, 0, 1, 4;
L_00333E98 .part/pv v003334F8_0, 1, 1, 4;
L_00333EF0 .part/pv v00333550_0, 1, 1, 4;
L_00333F48 .part RS_00302DE4, 0, 1;
L_00333FA0 .part RS_00302DE4, 0, 1;
L_00333FF8 .part/pv v00300DB8_0, 2, 1, 4;
L_00334050 .part/pv v00300E10_0, 2, 1, 4;
L_003340A8 .part RS_00302DE4, 1, 1;
L_00334100 .part RS_00302DE4, 1, 1;
L_00334158 .part/pv v00992CA0_0, 3, 1, 4;
L_003341B0 .part/pv v0099CEF8_0, 3, 1, 4;
L_00334208 .part RS_00302DE4, 2, 1;
L_00334260 .part RS_00302DE4, 2, 1;
S_0099A728 .scope module, "a1" "tff" 2 57, 2 12, S_0099A948;
 .timescale 0 0;
v00333600_0 .net "clk", 0 0, v00333A78_0; 1 drivers
v00333658_0 .alias "clr", 0 0, v00333BD8_0;
v003336B0_0 .net "preset", 0 0, v00333AD0_0; 1 drivers
v00333708_0 .var "q", 0 0;
v00333760_0 .var "qnot", 0 0;
v003337B8_0 .alias "t", 0 0, v00333600_0;
E_00301198 .event posedge, v003024A8_0, v00333600_0;
S_0099A7B0 .scope module, "a2" "tff" 2 58, 2 12, S_0099A948;
 .timescale 0 0;
v003333F0_0 .net "clk", 0 0, L_00333FA0; 1 drivers
v00333448_0 .alias "clr", 0 0, v00333BD8_0;
v003334A0_0 .alias "preset", 0 0, v003336B0_0;
v003334F8_0 .var "q", 0 0;
v00333550_0 .var "qnot", 0 0;
v003335A8_0 .net "t", 0 0, L_00333F48; 1 drivers
E_003011B8 .event posedge, v003024A8_0, v003333F0_0;
S_0099A838 .scope module, "a3" "tff" 2 59, 2 12, S_0099A948;
 .timescale 0 0;
v0099CFA8_0 .net "clk", 0 0, L_00334100; 1 drivers
v00300D08_0 .alias "clr", 0 0, v00333BD8_0;
v00300D60_0 .alias "preset", 0 0, v003336B0_0;
v00300DB8_0 .var "q", 0 0;
v00300E10_0 .var "qnot", 0 0;
v00333398_0 .net "t", 0 0, L_003340A8; 1 drivers
E_00300F98 .event posedge, v003024A8_0, v0099CFA8_0;
S_0099A8C0 .scope module, "a4" "tff" 2 60, 2 12, S_0099A948;
 .timescale 0 0;
v00992BF0_0 .net "clk", 0 0, L_00334260; 1 drivers
v003024A8_0 .alias "clr", 0 0, v00333BD8_0;
v00992C48_0 .alias "preset", 0 0, v003336B0_0;
v00992CA0_0 .var "q", 0 0;
v0099CEF8_0 .var "qnot", 0 0;
v0099CF50_0 .net "t", 0 0, L_00334208; 1 drivers
E_00300F58 .event posedge, v003024A8_0, v00992BF0_0;
    .scope S_0099A728;
T_0 ;
    %wait E_00301198;
    %load/v 8, v00333658_0, 1;
    %jmp/0xz  T_0.0, 8;
    %set/v v00333708_0, 0, 1;
    %set/v v00333760_0, 1, 1;
    %jmp T_0.1;
T_0.0 ;
    %load/v 8, v003336B0_0, 1;
    %jmp/0xz  T_0.2, 8;
    %set/v v00333708_0, 1, 1;
    %set/v v00333760_0, 0, 1;
    %jmp T_0.3;
T_0.2 ;
    %load/v 8, v003337B8_0, 1;
    %jmp/0xz  T_0.4, 8;
    %load/v 8, v00333708_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00333708_0, 0, 8;
    %load/v 8, v00333708_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00333760_0, 0, 8;
T_0.4 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0099A7B0;
T_1 ;
    %wait E_003011B8;
    %load/v 8, v00333448_0, 1;
    %jmp/0xz  T_1.0, 8;
    %set/v v003334F8_0, 0, 1;
    %set/v v00333550_0, 1, 1;
    %jmp T_1.1;
T_1.0 ;
    %load/v 8, v003334A0_0, 1;
    %jmp/0xz  T_1.2, 8;
    %set/v v003334F8_0, 1, 1;
    %set/v v00333550_0, 0, 1;
    %jmp T_1.3;
T_1.2 ;
    %load/v 8, v003335A8_0, 1;
    %jmp/0xz  T_1.4, 8;
    %load/v 8, v003334F8_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v003334F8_0, 0, 8;
    %load/v 8, v003334F8_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00333550_0, 0, 8;
T_1.4 ;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0099A838;
T_2 ;
    %wait E_00300F98;
    %load/v 8, v00300D08_0, 1;
    %jmp/0xz  T_2.0, 8;
    %set/v v00300DB8_0, 0, 1;
    %set/v v00300E10_0, 1, 1;
    %jmp T_2.1;
T_2.0 ;
    %load/v 8, v00300D60_0, 1;
    %jmp/0xz  T_2.2, 8;
    %set/v v00300DB8_0, 1, 1;
    %set/v v00300E10_0, 0, 1;
    %jmp T_2.3;
T_2.2 ;
    %load/v 8, v00333398_0, 1;
    %jmp/0xz  T_2.4, 8;
    %load/v 8, v00300DB8_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00300DB8_0, 0, 8;
    %load/v 8, v00300DB8_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00300E10_0, 0, 8;
T_2.4 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0099A8C0;
T_3 ;
    %wait E_00300F58;
    %load/v 8, v003024A8_0, 1;
    %jmp/0xz  T_3.0, 8;
    %set/v v00992CA0_0, 0, 1;
    %set/v v0099CEF8_0, 1, 1;
    %jmp T_3.1;
T_3.0 ;
    %load/v 8, v00992C48_0, 1;
    %jmp/0xz  T_3.2, 8;
    %set/v v00992CA0_0, 1, 1;
    %set/v v0099CEF8_0, 0, 1;
    %jmp T_3.3;
T_3.2 ;
    %load/v 8, v0099CF50_0, 1;
    %jmp/0xz  T_3.4, 8;
    %load/v 8, v00992CA0_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00992CA0_0, 0, 8;
    %load/v 8, v00992CA0_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0099CEF8_0, 0, 8;
T_3.4 ;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0099A948;
T_4 ;
    %set/v v00333A78_0, 0, 1;
    %set/v v00333A20_0, 0, 1;
    %delay 1, 0;
    %set/v v00333A20_0, 1, 1;
    %delay 1, 0;
    %set/v v00333A20_0, 0, 1;
    %delay 100, 0;
    %vpi_call 2 74 "$finish";
    %end;
    .thread T_4;
    .scope S_0099A948;
T_5 ;
    %delay 5, 0;
    %load/v 8, v00333A78_0, 1;
    %inv 8, 1;
    %set/v v00333A78_0, 8, 1;
    %jmp T_5;
    .thread T_5;
    .scope S_0099A948;
T_6 ;
    %wait E_00300FB8;
    %vpi_call 2 83 "$display", "Exercicio005 - Circuitos sequenciais - Flip-Flops";
    %vpi_call 2 84 "$monitor", "%4d %4b  %4b", $time, v00333A78_0, v00333B28_0;
    %jmp T_6;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "C:\Users\Samuel\Documents\Faculdade\AC I\Guias\Guia09\Exercicio005.v";
