`timescale 1ns / 1ps

module RISC_Top_tb();

    // Tï¿½n hi?u mï¿½ ph??ng
    reg clk;
    reg reset;
    // reg [31:0] ins_mem[0:8191];  
    
    // ???u ra t? CPU Pipeline
    // wire [63:0] pc_out;
    // wire [31:0] inst;
    reg [63:0]  Inst_ROM [0:1024];
    reg [63:0]  Data_RAM [0:1024];

    wire [255:0] res_sha256_o;

    integer dmem = 0;
    integer dins = 0;

    reg [31:0] CPU_addrin;
    reg [31:0] CPU_datain;
    reg [31:0] CPUi_addrin;
    reg [31:0] CPUi_datain;
    
    reg [7:0]  CPU_we;
    reg start_in;
    wire state_done;
    integer addr_cycle_count = 0;
   
//    integer i;
    // initial begin
    
    //   for (i = 0; i <= 1024; i = i + 1) begin
    //     Inst_ROM[i] = 64'd0;
    // end
    
    // // Khá»Ÿi táº¡o Data_RAM vá»? 0
    // for (i = 0; i <= 1024; i = i + 1) begin
    //     Data_RAM[i] = 64'd0;
    // end
    // end


    // K?t n?i module CPU Pipeline
    RISC_Top CPU (
        .clk(clk),
        .reset(reset),
        .start_in(start_in),
        .DMAD_addr_in(CPU_addrin),
        .DMAD_data_in(CPU_datain),
        .DMAD_wea_in(CPU_we),

        .DMAI_addr_in(CPUi_addrin),
        .DMAI_data_in(CPUi_datain),
        .DMAI_wea_in(CPU_we),
        .state_done(state_done),
        .res_sha256_o(res_sha256_o)
    );


    // T?o xung nh?p (clock signal)
    

    initial begin
     clk = 0;
   // BÆ°á»›c 1: Khá»Ÿi táº¡o toÃ n bá»™ vá»? 0
    // for (i = 0; i <= 1024; i = i + 1) begin
    //     Inst_ROM[i] = 64'd0;
    //     Data_RAM[i] = 64'd0;
    // end

        // Kh?i t?o tï¿½n hi?u
    $dumpfile("RISC_Sha_tb.vcd");  // Tï¿½n file VCD
    $dumpvars(0, RISC_Top_tb);        // Tï¿½n module 
    // Ghi rï¿½ tï¿½n hi?u inst_out vï¿½o file VCD
   //  $readmemh("C:\\Users\\ADMIN\\Desktop\\test_git\\RV_doing\\Verilog_Buffer_RV\\Inst_ROM.txt", Inst_ROM);
     //$readmemh("C:\\Users\\ADMIN\\Desktop\\test_git\\RV_doing\\Verilog_Buffer_RV\\Data_Mem.txt", Data_RAM);
    // $readmemh("C:\\Users\\ADMIN\\Desktop\\NCKH\\RV_32_Cus\\Inst_ROM.txt", ins_mem);
     $readmemh("C:\\Users\\Dat Pham\\Downloads\\RV_Sha245_SendtoDat\\Source\\C_code\\Inst_ROM.txt", Inst_ROM);
     $readmemh("C:\\Users\\Dat Pham\\Downloads\\RV_Sha245_SendtoDat\\Source\\C_code\\Data_Mem.txt", Data_RAM);
    // C:\\Users\\Dat Pham\\Downloads\\RV_Sha245_SendtoDat\\Source\\C_code
    end 
    
    always #5 clk = ~clk;  // ch? t?o clock

// Khi state_done lï¿½n, in k?t qu? vï¿½ k?t thï¿½c mï¿½ ph?ng
always @(posedge state_done) begin
    $display("Time=%0t | SHA256 result = %064h", $time, res_sha256_o);
    $finish;
end

    initial begin
    start_in = 0;
        CPU_we = 8'b00000000; // tï¿½n hi?u cho phï¿½p ???c ho?c ghi bram = 0 lï¿½ wr = 0
        reset <= 0;
        #10;
        reset <= 1;
        // CPU_en = 1'b1;
        #20;
        //Get Data for Data Memory
        for (dmem = 0; dmem<150; dmem=dmem+1) begin //Amount of Datas
            #10;
            CPU_we = 8'b11111111;
            CPU_addrin <= Data_RAM[dmem][63:32];
            CPU_datain <= Data_RAM[dmem][31:0];

            CPUi_addrin <= Inst_ROM[dmem][63:32];
            CPUi_datain <= Inst_ROM[dmem][31:0];
            #10;
            CPU_we = 8'b00000000;
        end
       
        CPU_we = 8'b0000000;
        start_in = 1'b1;
    end

endmodule
