# //  Questa Sim
# //  Version 2024.3_2 linux Nov 25 2024
# //
# // Unpublished work. Copyright 2024 Siemens
# //
# // This material contains trade secrets or otherwise confidential information
# // owned by Siemens Industry Software Inc. or its affiliates (collectively,
# // "SISW"), or its licensors. Access to and use of this information is strictly
# // limited as set forth in the Customer's applicable agreements with SISW.
# //
# // This material may not be copied, distributed, or otherwise disclosed outside
# // of the Customer's facilities without the express written permission of SISW,
# // and may not be used in any way not expressly authorized by SISW.
# //
# Loading project project 5
# Compile of alu.v was successful.
# Compile of alu_control.v was successful.
# Compile of control.v was successful.
# Compile of forwarding_unit.v was successful.
# Compile of hart.v failed with 12 errors.
# Compile of hazard_unit.v was successful.
# Compile of imm.v was successful.
# Compile of rf.v was successful.
# Compile of tb.v was successful.
# 9 compiles, 1 failed with 12 errors.
# Compile of hart.v failed with 6 errors.
# Compile of hart.v was successful.
vsim work.hart_tb
# vsim work.hart_tb 
# Start time: 15:29:07 on Nov 05,2025
# ** Note: (vsim-3812) Design is being optimized...
# Support of the MGLS_LICENSE_FILE and LM_LICENSE_FILE licensing environment variables will be discontinued starting with the 2025.1 release. Please update to using the SALT_LICENSE_SERVER variable.
# Please contact Siemens EDA Customer Support (https://support.sw.siemens.com/) for assistance.
# Loading work.hart_tb(fast)
add wave -position insertpoint sim:/hart_tb/*
# ** UI-Msg (Warning): (vish-4014) No objects found matching '/hart_tb/*'.
run
# Loading program.
# ** Warning: (vsim-7) Failed to open readmem file "program.mem" in read mode.
# No such file or directory. (errno = ENOENT)    : /filespace/d/dhuppert/RV32I-processor/tb/tb.v(102)
#    Time: 0 ns  Iteration: 0  Instance: /hart_tb
# Resetting hart.
# Cycle  PC        Inst     rs1            rs2            [rd, load, store]
# [00000000] xxxxxxxx r[ x]=xxxxxxxx r[ x]=xxxxxxxx 
# [00000004] xxxxxxxx r[ x]=xxxxxxxx r[ x]=xxxxxxxx 
# [00000008] xxxxxxxx r[ x]=xxxxxxxx r[ x]=xxxxxxxx 
# [00000008] xxxxxxxx r[ x]=xxxxxxxx r[ x]=xxxxxxxx 
# [00000008] xxxxxxxx r[ x]=xxxxxxxx r[ x]=xxxxxxxx 
run
# [00000008] xxxxxxxx r[ x]=xxxxxxxx r[ x]=xxxxxxxx 
# [00000008] xxxxxxxx r[ x]=xxxxxxxx r[ x]=xxxxxxxx 
# [00000008] xxxxxxxx r[ x]=xxxxxxxx r[ x]=xxxxxxxx 
# [00000008] xxxxxxxx r[ x]=xxxxxxxx r[ x]=xxxxxxxx 
# [00000008] xxxxxxxx r[ x]=xxxxxxxx r[ x]=xxxxxxxx 
# [00000008] xxxxxxxx r[ x]=xxxxxxxx r[ x]=xxxxxxxx 
# [00000008] xxxxxxxx r[ x]=xxxxxxxx r[ x]=xxxxxxxx 
# [00000008] xxxxxxxx r[ x]=xxxxxxxx r[ x]=xxxxxxxx 
# [00000008] xxxxxxxx r[ x]=xxxxxxxx r[ x]=xxxxxxxx 
# [00000008] xxxxxxxx r[ x]=xxxxxxxx r[ x]=xxxxxxxx 
run
# [00000008] xxxxxxxx r[ x]=xxxxxxxx r[ x]=xxxxxxxx 
# [00000008] xxxxxxxx r[ x]=xxxxxxxx r[ x]=xxxxxxxx 
# [00000008] xxxxxxxx r[ x]=xxxxxxxx r[ x]=xxxxxxxx 
# [00000008] xxxxxxxx r[ x]=xxxxxxxx r[ x]=xxxxxxxx 
# [00000008] xxxxxxxx r[ x]=xxxxxxxx r[ x]=xxxxxxxx 
# [00000008] xxxxxxxx r[ x]=xxxxxxxx r[ x]=xxxxxxxx 
# [00000008] xxxxxxxx r[ x]=xxxxxxxx r[ x]=xxxxxxxx 
# [00000008] xxxxxxxx r[ x]=xxxxxxxx r[ x]=xxxxxxxx 
# [00000008] xxxxxxxx r[ x]=xxxxxxxx r[ x]=xxxxxxxx 
# [00000008] xxxxxxxx r[ x]=xxxxxxxx r[ x]=xxxxxxxx 
run
# [00000008] xxxxxxxx r[ x]=xxxxxxxx r[ x]=xxxxxxxx 
# [00000008] xxxxxxxx r[ x]=xxxxxxxx r[ x]=xxxxxxxx 
# [00000008] xxxxxxxx r[ x]=xxxxxxxx r[ x]=xxxxxxxx 
# [00000008] xxxxxxxx r[ x]=xxxxxxxx r[ x]=xxxxxxxx 
# [00000008] xxxxxxxx r[ x]=xxxxxxxx r[ x]=xxxxxxxx 
# [00000008] xxxxxxxx r[ x]=xxxxxxxx r[ x]=xxxxxxxx 
# [00000008] xxxxxxxx r[ x]=xxxxxxxx r[ x]=xxxxxxxx 
# [00000008] xxxxxxxx r[ x]=xxxxxxxx r[ x]=xxxxxxxx 
# [00000008] xxxxxxxx r[ x]=xxxxxxxx r[ x]=xxxxxxxx 
# [00000008] xxxxxxxx r[ x]=xxxxxxxx r[ x]=xxxxxxxx 
vsim work.hart_tb -novopt
# End time: 15:30:02 on Nov 05,2025, Elapsed time: 0:00:55
# Errors: 0, Warnings: 9
# vsim work.hart_tb -novopt 
# Start time: 15:30:02 on Nov 05,2025
# ** Error (suppressible): (vsim-12110) All optimizations are disabled because the -novopt option is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features, please see the User's Manual section on Preserving Object Visibility with vopt. -novopt option is now deprecated and will be removed in future releases.
# Error loading design
# End time: 15:30:03 on Nov 05,2025, Elapsed time: 0:00:01
# Errors: 1, Warnings: 1
vsim -coverage work.hart_tb
# vsim -coverage work.hart_tb 
# Start time: 15:30:13 on Nov 05,2025
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.hart_tb(fast)
# ** Warning: (vsim-8634) Code was not compiled with coverage options.
add wave -position insertpoint sim:/hart_tb/*
# ** UI-Msg (Warning): (vish-4014) No objects found matching '/hart_tb/*'.
quit -sim
# End time: 15:30:29 on Nov 05,2025, Elapsed time: 0:00:16
# Errors: 0, Warnings: 2
vsim -coverage work.hart_tb -voptargs=+acc
# vsim -coverage work.hart_tb -voptargs="+acc" 
# Start time: 15:30:41 on Nov 05,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# Support of the MGLS_LICENSE_FILE and LM_LICENSE_FILE licensing environment variables will be discontinued starting with the 2025.1 release. Please update to using the SALT_LICENSE_SERVER variable.
# Please contact Siemens EDA Customer Support (https://support.sw.siemens.com/) for assistance.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.hart_tb(fast)
# Loading work.hart(fast)
# Loading work.ctl(fast)
# Loading work.rf(fast)
# Loading work.imm(fast)
# Loading work.hazard_unit(fast)
# Loading work.forwarding_unit(fast)
# Loading work.alu_ctl(fast)
# Loading work.alu(fast)
# ** Warning: (vsim-8634) Code was not compiled with coverage options.
add wave -position insertpoint sim:/hart_tb/dut/*
run
# Loading program.
# ** Warning: (vsim-7) Failed to open readmem file "program.mem" in read mode.
# No such file or directory. (errno = ENOENT)    : /filespace/d/dhuppert/RV32I-processor/tb/tb.v(102)
#    Time: 0 ns  Iteration: 0  Instance: /hart_tb
# Resetting hart.
# Cycle  PC        Inst     rs1            rs2            [rd, load, store]
# [00000000] xxxxxxxx r[ x]=xxxxxxxx r[ x]=xxxxxxxx 
# [00000004] xxxxxxxx r[ x]=xxxxxxxx r[ x]=xxxxxxxx 
# [00000008] xxxxxxxx r[ x]=xxxxxxxx r[ x]=xxxxxxxx 
# [00000008] xxxxxxxx r[ x]=xxxxxxxx r[ x]=xxxxxxxx 
# [00000008] xxxxxxxx r[ x]=xxxxxxxx r[ x]=xxxxxxxx 
# Compile of alu.v was successful.
# Compile of alu_control.v was successful.
# Compile of control.v was successful.
# Compile of forwarding_unit.v was successful.
# Compile of hart.v was successful.
# Compile of hazard_unit.v was successful.
# Compile of imm.v was successful.
# Compile of rf.v was successful.
# Compile of tb.v was successful.
# 9 compiles, 0 failed with no errors.
add wave -position insertpoint sim:/hart_tb/dut/*
add wave -position insertpoint sim:/hart_tb/#ALWAYS#161/*
add wave -position insertpoint sim:/hart_tb/dut/#ALWAYS#139/*
add wave -position insertpoint sim:/hart_tb/dut/#ALWAYS#139/*
add wave -position insertpoint sim:/hart_tb/#ALWAYS#161/*
restart
# Closing VCD file "hart.vcd"
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.hart_tb(fast)
# Loading work.hart(fast)
# Loading work.ctl(fast)
# Loading work.rf(fast)
# Loading work.imm(fast)
# Loading work.hazard_unit(fast)
# Loading work.forwarding_unit(fast)
# Loading work.alu_ctl(fast)
# Loading work.alu(fast)
# ** Warning: (vsim-8634) Code was not compiled with coverage options.
run
# Loading program.
# ** Warning: (vsim-7) Failed to open readmem file "program.mem" in read mode.
# No such file or directory. (errno = ENOENT)    : /filespace/d/dhuppert/RV32I-processor/tb/tb.v(102)
#    Time: 0 ns  Iteration: 0  Instance: /hart_tb
# Resetting hart.
# Cycle  PC        Inst     rs1            rs2            [rd, load, store]
# [00000000] xxxxxxxx r[ x]=xxxxxxxx r[ x]=xxxxxxxx 
# [00000004] xxxxxxxx r[ x]=xxxxxxxx r[ x]=xxxxxxxx 
# [00000008] xxxxxxxx r[ x]=xxxxxxxx r[ x]=xxxxxxxx 
# [00000008] xxxxxxxx r[ x]=xxxxxxxx r[ x]=xxxxxxxx 
# [00000008] xxxxxxxx r[ x]=xxxxxxxx r[ x]=xxxxxxxx 
add wave -position insertpoint sim:/hart_tb/dut/#ASSIGN#131/*
# ** UI-Msg (Warning): (vish-4014) No objects found matching '/hart_tb/dut/#ASSIGN#131/*'.
add wave -position insertpoint sim:/hart_tb/*
add wave -position insertpoint sim:/hart_tb/dut/*
add wave -position insertpoint sim:/hart_tb/dut/*
# Compile of tb.v was successful.
restart
# Closing VCD file "hart.vcd"
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# Support of the MGLS_LICENSE_FILE and LM_LICENSE_FILE licensing environment variables will be discontinued starting with the 2025.1 release. Please update to using the SALT_LICENSE_SERVER variable.
# Please contact Siemens EDA Customer Support (https://support.sw.siemens.com/) for assistance.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.hart_tb(fast)
# Loading work.hart(fast)
# Loading work.ctl(fast)
# Loading work.rf(fast)
# Loading work.imm(fast)
# Loading work.hazard_unit(fast)
# Loading work.forwarding_unit(fast)
# Loading work.alu_ctl(fast)
# Loading work.alu(fast)
# ** Warning: (vsim-8634) Code was not compiled with coverage options.
run -all
# Loading program.
# Resetting hart.
# Cycle  PC        Inst     rs1            rs2            [rd, load, store]
# [00000000] xxxxxxxx r[ x]=xxxxxxxx r[ x]=xxxxxxxx 
# [00000004] 00000093 r[ 0]=00000000 r[xx]=xxxxxxxx w[ 1]=xxxxxxxx 
# [00000008] 00000113 r[ 0]=00000000 r[xx]=xxxxxxxx w[ 2]=xxxxxxxx 
# [00000008] 00208f33 r[ 1]=xxxxxxxx r[ 2]=xxxxxxxx w[30]=xxxxxxxx 
# [0000000c] 00208f33 r[ 1]=xxxxxxxx r[ 2]=00000000 w[30]=xxxxxxxx 
# [00000010] 00000e93 r[ 0]=00000000 r[xx]=xxxxxxxx w[29]=00000000 
# [00000014] 00200193 r[ 0]=00000000 r[xx]=xxxxxxxx w[ 3]=00000002 
# [00000018] 1ddf1863 r[30]=xxxxxxxx r[29]=00000000 
# [0000001c] 00100093 r[ 0]=00000000 r[xx]=xxxxxxxx w[ 1]=00000001 
# [00000020] 00100113 r[ 0]=00000000 r[xx]=xxxxxxxx w[ 2]=00000001 
# [00000024] 00208f33 r[ 1]=xxxxxxxx r[ 2]=xxxxxxxx w[30]=00000002 
# [00000028] 00200e93 r[ 0]=00000000 r[xx]=xxxxxxxx w[29]=00000002 
# [0000002c] 00300193 r[ 0]=00000000 r[xx]=xxxxxxxx w[ 3]=00000003 
# [00000030] 1bdf1c63 r[30]=00000002 r[29]=00000000 
# [00000034] 00300093 r[ 0]=00000000 r[xx]=xxxxxxxx w[ 1]=00000003 
# [00000038] 00700113 r[ 0]=00000000 r[xx]=xxxxxxxx w[ 2]=00000007 
# [0000003c] 00208f33 r[ 1]=00000001 r[ 2]=00000001 w[30]=0000000a 
# [00000040] 00a00e93 r[ 0]=00000000 r[xx]=xxxxxxxx w[29]=0000000a 
# [00000044] 00400193 r[ 0]=00000000 r[xx]=xxxxxxxx w[ 3]=00000004 
# [00000048] 1bdf1063 r[30]=0000000a r[29]=00000002 
# [0000004c] 00000093 r[ 0]=00000000 r[xx]=xxxxxxxx w[ 1]=00000000 
# [00000050] ffff8137 r[xx]=xxxxxxxx r[xx]=xxxxxxxx w[ 2]=ffff8000 
# [00000054] 00208f33 r[ 1]=00000003 r[ 2]=00000007 w[30]=00008000 
# [00000058] ffff8eb7 r[xx]=xxxxxxxx r[xx]=xxxxxxxx w[29]=ffff8000 
# [0000005c] 00500193 r[ 0]=00000000 r[xx]=xxxxxxxx w[ 3]=00000005 
# [00000060] 19df1463 r[30]=00008000 r[29]=0000000a 
# [00000064] 800000b7 r[xx]=xxxxxxxx r[xx]=xxxxxxxx w[ 1]=80000000 
# [00000068] 00000113 r[ 0]=00000000 r[xx]=xxxxxxxx w[ 2]=00000000 
# [0000006c] 00208f33 r[ 1]=00000000 r[ 2]=ffff8000 w[30]=80000000 
# [00000070] 80000eb7 r[xx]=xxxxxxxx r[xx]=xxxxxxxx w[29]=80000000 
# [00000074] 00600193 r[ 0]=00000000 r[xx]=xxxxxxxx w[ 3]=00000006 
# [00000078] 17df1863 r[30]=80000000 r[29]=ffff8000 
# [0000007c] 800000b7 r[xx]=xxxxxxxx r[xx]=xxxxxxxx w[ 1]=80000000 
# [00000080] ffff8137 r[xx]=xxxxxxxx r[xx]=xxxxxxxx w[ 2]=ffff8000 
# [00000084] 00208f33 r[ 1]=80000000 r[ 2]=00000000 w[30]=80008000 
# [00000088] 7fff8eb7 r[xx]=xxxxxxxx r[xx]=xxxxxxxx w[29]=7fff8000 
# [0000008c] 00700193 r[ 0]=00000000 r[xx]=xxxxxxxx w[ 3]=00000007 
# [00000090] 15df1c63 r[30]=80008000 r[29]=80000000 
# [00000094] 00000093 r[ 0]=00000000 r[xx]=xxxxxxxx w[ 1]=00000000 
# [00000098] 00008137 r[xx]=xxxxxxxx r[xx]=xxxxxxxx w[ 2]=00008000 
# [0000009c] fff10113 r[ 2]=ffff8000 r[xx]=xxxxxxxx w[ 2]=00007fff 
# [000000a0] 00208f33 r[ 1]=00000000 r[ 2]=ffff8000 w[30]=00007fff 
# [000000a4] 00008eb7 r[xx]=xxxxxxxx r[xx]=xxxxxxxx w[29]=00008000 
# [000000a8] fffe8e93 r[29]=7fff8000 r[xx]=xxxxxxxx w[29]=00007fff 
# [000000ac] 00800193 r[ 0]=00000000 r[xx]=xxxxxxxx w[ 3]=00000008 
# [000000b0] 13df1c63 r[30]=00007fff r[29]=00008000 
# [000000b4] 800000b7 r[xx]=xxxxxxxx r[xx]=xxxxxxxx w[ 1]=80000000 
# [000000b8] fff08093 r[ 1]=00000000 r[xx]=xxxxxxxx w[ 1]=7fffffff 
# [000000bc] 00000113 r[ 0]=00000000 r[xx]=xxxxxxxx w[ 2]=00000000 
# [000000c0] 00208f33 r[ 1]=80000000 r[ 2]=00007fff w[30]=7fffffff 
# [000000c4] 80000eb7 r[xx]=xxxxxxxx r[xx]=xxxxxxxx w[29]=80000000 
# [000000c8] fffe8e93 r[29]=00007fff r[xx]=xxxxxxxx w[29]=7fffffff 
# [000000cc] 00900193 r[ 0]=00000000 r[xx]=xxxxxxxx w[ 3]=00000009 
# [000000d0] 11df1c63 r[30]=7fffffff r[29]=80000000 
# [000000d4] 800000b7 r[xx]=xxxxxxxx r[xx]=xxxxxxxx w[ 1]=80000000 
# [000000d8] fff08093 r[ 1]=7fffffff r[xx]=xxxxxxxx w[ 1]=7fffffff 
# [000000dc] 00008137 r[xx]=xxxxxxxx r[xx]=xxxxxxxx w[ 2]=00008000 
# [000000e0] fff10113 r[ 2]=00000000 r[xx]=xxxxxxxx w[ 2]=80007ffe 
# [000000e4] 00208f33 r[ 1]=7fffffff r[ 2]=00000000 w[30]=00007ffd 
# [000000e8] 80008eb7 r[xx]=xxxxxxxx r[xx]=xxxxxxxx w[29]=80008000 
# [000000ec] ffee8e93 r[29]=7fffffff r[xx]=xxxxxxxx w[29]=00007ffd 
# [000000f0] 00a00193 r[ 0]=00000000 r[xx]=xxxxxxxx w[ 3]=0000000a 
# [000000f4] 0fdf1a63 r[30]=00007ffd r[29]=80008000 
# [000000f8] 800000b7 r[xx]=xxxxxxxx r[xx]=xxxxxxxx w[ 1]=80000000 
# [000000fc] 00008137 r[xx]=xxxxxxxx r[xx]=xxxxxxxx w[ 2]=00008000 
# [00000100] fff10113 r[ 2]=80007ffe r[xx]=xxxxxxxx w[ 2]=80007fff 
# [00000104] 00208f33 r[ 1]=80000000 r[ 2]=80007ffe w[30]=00007fff 
# [00000108] 80008eb7 r[xx]=xxxxxxxx r[xx]=xxxxxxxx w[29]=80008000 
# [0000010c] fffe8e93 r[29]=00007ffd r[xx]=xxxxxxxx w[29]=00007fff 
# [00000110] 00b00193 r[ 0]=00000000 r[xx]=xxxxxxxx w[ 3]=0000000b 
# [00000114] 0ddf1a63 r[30]=00007fff r[29]=80008000 
# [00000118] 800000b7 r[xx]=xxxxxxxx r[xx]=xxxxxxxx w[ 1]=80000000 
# [0000011c] fff08093 r[ 1]=80000000 r[xx]=xxxxxxxx w[ 1]=7fffffff 
# [00000120] ffff8137 r[xx]=xxxxxxxx r[xx]=xxxxxxxx w[ 2]=ffff8000 
# [00000124] 00208f33 r[ 1]=80000000 r[ 2]=80007fff w[30]=80007fff 
# [00000128] 7fff8eb7 r[xx]=xxxxxxxx r[xx]=xxxxxxxx w[29]=7fff8000 
# [0000012c] fffe8e93 r[29]=00007fff r[xx]=xxxxxxxx w[29]=80007fff 
# [00000130] 00c00193 r[ 0]=00000000 r[xx]=xxxxxxxx w[ 3]=0000000c 
# [00000134] 0bdf1a63 r[30]=80007fff r[29]=7fff8000 
# [00000138] 00000093 r[ 0]=00000000 r[xx]=xxxxxxxx w[ 1]=00000000 
# [0000013c] fff00113 r[ 0]=00000000 r[xx]=xxxxxxxx w[ 2]=ffffffff 
# [00000140] 00208f33 r[ 1]=7fffffff r[ 2]=ffff8000 w[30]=ffffffff 
# [00000144] fff00e93 r[ 0]=00000000 r[xx]=xxxxxxxx w[29]=ffffffff 
# [00000148] 00d00193 r[ 0]=00000000 r[xx]=xxxxxxxx w[ 3]=0000000d 
# [0000014c] 09df1e63 r[30]=ffffffff r[29]=80007fff 
# [00000150] fff00093 r[ 0]=00000000 r[xx]=xxxxxxxx w[ 1]=ffffffff 
# [00000154] 00100113 r[ 0]=00000000 r[xx]=xxxxxxxx w[ 2]=00000001 
# [00000158] 00208f33 r[ 1]=00000000 r[ 2]=ffffffff w[30]=00000000 
# [0000015c] 00000e93 r[ 0]=00000000 r[xx]=xxxxxxxx w[29]=00000000 
# [00000160] 00e00193 r[ 0]=00000000 r[xx]=xxxxxxxx w[ 3]=0000000e 
# [00000164] 09df1263 r[30]=00000000 r[29]=ffffffff 
# [00000168] fff00093 r[ 0]=00000000 r[xx]=xxxxxxxx w[ 1]=ffffffff 
# [0000016c] fff00113 r[ 0]=00000000 r[xx]=xxxxxxxx w[ 2]=ffffffff 
# [00000170] 00208f33 r[ 1]=ffffffff r[ 2]=00000001 w[30]=fffffffe 
# [00000174] ffe00e93 r[ 0]=00000000 r[xx]=xxxxxxxx w[29]=fffffffe 
# [00000178] 00f00193 r[ 0]=00000000 r[xx]=xxxxxxxx w[ 3]=0000000f 
# [0000017c] 07df1663 r[30]=fffffffe r[29]=00000000 
# [00000180] 00100093 r[ 0]=00000000 r[xx]=xxxxxxxx w[ 1]=00000001 
# [00000184] 80000137 r[xx]=xxxxxxxx r[xx]=xxxxxxxx w[ 2]=80000000 
# [00000188] fff10113 r[ 2]=ffffffff r[xx]=xxxxxxxx w[ 2]=7fffffff 
# [0000018c] 00208f33 r[ 1]=00000001 r[ 2]=ffffffff w[30]=80000000 
# [00000190] 80000eb7 r[xx]=xxxxxxxx r[xx]=xxxxxxxx w[29]=80000000 
# [00000194] 01000193 r[ 0]=00000000 r[xx]=xxxxxxxx w[ 3]=00000010 
# [00000198] 05df1863 r[30]=80000000 r[29]=fffffffe 
# [0000019c] 00d00093 r[ 0]=00000000 r[xx]=xxxxxxxx w[ 1]=0000000d 
# [000001a0] 00b00113 r[ 0]=00000000 r[xx]=xxxxxxxx w[ 2]=0000000b 
# [000001a4] 002080b3 r[ 1]=00000001 r[ 2]=7fffffff w[ 1]=00000018 
# [000001a8] 01800e93 r[ 0]=00000000 r[xx]=xxxxxxxx w[29]=00000018 
# [000001ac] 01100193 r[ 0]=00000000 r[xx]=xxxxxxxx w[ 3]=00000011 
# [000001b0] 03d09c63 r[ 1]=00000018 r[29]=80000000 
# [000001b4] 00e00093 r[ 0]=00000000 r[xx]=xxxxxxxx w[ 1]=0000000e 
# [000001b8] 00b00113 r[ 0]=00000000 r[xx]=xxxxxxxx w[ 2]=0000000b 
# [000001bc] 00208133 r[ 1]=00000018 r[ 2]=0000000b w[ 2]=00000019 
# [000001c0] 01900e93 r[ 0]=00000000 r[xx]=xxxxxxxx w[29]=00000019 
# [000001c4] 01200193 r[ 0]=00000000 r[xx]=xxxxxxxx w[ 3]=00000012 
# [000001c8] 03d11063 r[ 2]=00000019 r[29]=00000018 
# [000001cc] 00d00093 r[ 0]=00000000 r[xx]=xxxxxxxx w[ 1]=0000000d 
# [000001d0] 001080b3 r[ 1]=0000000e r[ 1]=0000000e w[ 1]=0000001a 
# [000001d4] 01a00e93 r[ 0]=00000000 r[xx]=xxxxxxxx w[29]=0000001a 
# [000001d8] 01300193 r[ 0]=00000000 r[xx]=xxxxxxxx w[ 3]=00000013 
# [000001dc] 01d09663 r[ 1]=0000001a r[29]=00000019 
# [000001e0] 00100513 r[ 0]=00000000 r[xx]=xxxxxxxx w[10]=00000001 
# [000001e4] 00100073 r[xx]=xxxxxxxx r[xx]=xxxxxxxx 
# Program halted after         127 cycles.
# Total instructions retired:         123
# CPI: 1.032520
# ** Note: $finish    : /filespace/d/dhuppert/RV32I-processor/tb/tb.v(158)
#    Time: 1280 ns  Iteration: 1  Instance: /hart_tb
# 1
# Break in Module hart_tb at /filespace/d/dhuppert/RV32I-processor/tb/tb.v line 158
restart
# Closing VCD file "hart.vcd"
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.hart_tb(fast)
# Loading work.hart(fast)
# Loading work.ctl(fast)
# Loading work.rf(fast)
# Loading work.imm(fast)
# Loading work.hazard_unit(fast)
# Loading work.forwarding_unit(fast)
# Loading work.alu_ctl(fast)
# Loading work.alu(fast)
# ** Warning: (vsim-8634) Code was not compiled with coverage options.
run
# Loading program.
# Resetting hart.
# Cycle  PC        Inst     rs1            rs2            [rd, load, store]
# [00000000] xxxxxxxx r[ x]=xxxxxxxx r[ x]=xxxxxxxx 
# [00000004] 00000093 r[ 0]=00000000 r[xx]=xxxxxxxx w[ 1]=xxxxxxxx 
# [00000008] 00000113 r[ 0]=00000000 r[xx]=xxxxxxxx w[ 2]=xxxxxxxx 
# [00000008] 00208f33 r[ 1]=xxxxxxxx r[ 2]=xxxxxxxx w[30]=xxxxxxxx 
# [0000000c] 00208f33 r[ 1]=xxxxxxxx r[ 2]=00000000 w[30]=xxxxxxxx 
# Error Undo Start called while in Redo capture mode
