#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1ca9830 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1ca99c0 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x1c9c2d0 .functor NOT 1, L_0x1cf7ba0, C4<0>, C4<0>, C4<0>;
L_0x1cf7980 .functor XOR 2, L_0x1cf7820, L_0x1cf78e0, C4<00>, C4<00>;
L_0x1cf7a90 .functor XOR 2, L_0x1cf7980, L_0x1cf79f0, C4<00>, C4<00>;
v0x1cf32b0_0 .net *"_ivl_10", 1 0, L_0x1cf79f0;  1 drivers
v0x1cf33b0_0 .net *"_ivl_12", 1 0, L_0x1cf7a90;  1 drivers
v0x1cf3490_0 .net *"_ivl_2", 1 0, L_0x1cf6620;  1 drivers
v0x1cf3550_0 .net *"_ivl_4", 1 0, L_0x1cf7820;  1 drivers
v0x1cf3630_0 .net *"_ivl_6", 1 0, L_0x1cf78e0;  1 drivers
v0x1cf3760_0 .net *"_ivl_8", 1 0, L_0x1cf7980;  1 drivers
v0x1cf3840_0 .net "a", 0 0, v0x1cf0300_0;  1 drivers
v0x1cf38e0_0 .net "b", 0 0, v0x1cf03a0_0;  1 drivers
v0x1cf3980_0 .net "c", 0 0, v0x1cf0440_0;  1 drivers
v0x1cf3a20_0 .var "clk", 0 0;
v0x1cf3ac0_0 .net "d", 0 0, v0x1cf0580_0;  1 drivers
v0x1cf3b60_0 .net "out_pos_dut", 0 0, L_0x1cf7590;  1 drivers
v0x1cf3c00_0 .net "out_pos_ref", 0 0, L_0x1cf5130;  1 drivers
v0x1cf3ca0_0 .net "out_sop_dut", 0 0, L_0x1cf61c0;  1 drivers
v0x1cf3d40_0 .net "out_sop_ref", 0 0, L_0x1ccaab0;  1 drivers
v0x1cf3de0_0 .var/2u "stats1", 223 0;
v0x1cf3e80_0 .var/2u "strobe", 0 0;
v0x1cf3f20_0 .net "tb_match", 0 0, L_0x1cf7ba0;  1 drivers
v0x1cf3ff0_0 .net "tb_mismatch", 0 0, L_0x1c9c2d0;  1 drivers
v0x1cf4090_0 .net "wavedrom_enable", 0 0, v0x1cf0850_0;  1 drivers
v0x1cf4160_0 .net "wavedrom_title", 511 0, v0x1cf08f0_0;  1 drivers
L_0x1cf6620 .concat [ 1 1 0 0], L_0x1cf5130, L_0x1ccaab0;
L_0x1cf7820 .concat [ 1 1 0 0], L_0x1cf5130, L_0x1ccaab0;
L_0x1cf78e0 .concat [ 1 1 0 0], L_0x1cf7590, L_0x1cf61c0;
L_0x1cf79f0 .concat [ 1 1 0 0], L_0x1cf5130, L_0x1ccaab0;
L_0x1cf7ba0 .cmp/eeq 2, L_0x1cf6620, L_0x1cf7a90;
S_0x1ca9b50 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x1ca99c0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x1c9c6b0 .functor AND 1, v0x1cf0440_0, v0x1cf0580_0, C4<1>, C4<1>;
L_0x1c9ca90 .functor NOT 1, v0x1cf0300_0, C4<0>, C4<0>, C4<0>;
L_0x1c9ce70 .functor NOT 1, v0x1cf03a0_0, C4<0>, C4<0>, C4<0>;
L_0x1c9d0f0 .functor AND 1, L_0x1c9ca90, L_0x1c9ce70, C4<1>, C4<1>;
L_0x1cb43c0 .functor AND 1, L_0x1c9d0f0, v0x1cf0440_0, C4<1>, C4<1>;
L_0x1ccaab0 .functor OR 1, L_0x1c9c6b0, L_0x1cb43c0, C4<0>, C4<0>;
L_0x1cf45b0 .functor NOT 1, v0x1cf03a0_0, C4<0>, C4<0>, C4<0>;
L_0x1cf4620 .functor OR 1, L_0x1cf45b0, v0x1cf0580_0, C4<0>, C4<0>;
L_0x1cf4730 .functor AND 1, v0x1cf0440_0, L_0x1cf4620, C4<1>, C4<1>;
L_0x1cf47f0 .functor NOT 1, v0x1cf0300_0, C4<0>, C4<0>, C4<0>;
L_0x1cf48c0 .functor OR 1, L_0x1cf47f0, v0x1cf03a0_0, C4<0>, C4<0>;
L_0x1cf4930 .functor AND 1, L_0x1cf4730, L_0x1cf48c0, C4<1>, C4<1>;
L_0x1cf4ab0 .functor NOT 1, v0x1cf03a0_0, C4<0>, C4<0>, C4<0>;
L_0x1cf4b20 .functor OR 1, L_0x1cf4ab0, v0x1cf0580_0, C4<0>, C4<0>;
L_0x1cf4a40 .functor AND 1, v0x1cf0440_0, L_0x1cf4b20, C4<1>, C4<1>;
L_0x1cf4cb0 .functor NOT 1, v0x1cf0300_0, C4<0>, C4<0>, C4<0>;
L_0x1cf4db0 .functor OR 1, L_0x1cf4cb0, v0x1cf0580_0, C4<0>, C4<0>;
L_0x1cf4e70 .functor AND 1, L_0x1cf4a40, L_0x1cf4db0, C4<1>, C4<1>;
L_0x1cf5020 .functor XNOR 1, L_0x1cf4930, L_0x1cf4e70, C4<0>, C4<0>;
v0x1c9bc00_0 .net *"_ivl_0", 0 0, L_0x1c9c6b0;  1 drivers
v0x1c9c000_0 .net *"_ivl_12", 0 0, L_0x1cf45b0;  1 drivers
v0x1c9c3e0_0 .net *"_ivl_14", 0 0, L_0x1cf4620;  1 drivers
v0x1c9c7c0_0 .net *"_ivl_16", 0 0, L_0x1cf4730;  1 drivers
v0x1c9cba0_0 .net *"_ivl_18", 0 0, L_0x1cf47f0;  1 drivers
v0x1c9cf80_0 .net *"_ivl_2", 0 0, L_0x1c9ca90;  1 drivers
v0x1c9d200_0 .net *"_ivl_20", 0 0, L_0x1cf48c0;  1 drivers
v0x1cee870_0 .net *"_ivl_24", 0 0, L_0x1cf4ab0;  1 drivers
v0x1cee950_0 .net *"_ivl_26", 0 0, L_0x1cf4b20;  1 drivers
v0x1ceea30_0 .net *"_ivl_28", 0 0, L_0x1cf4a40;  1 drivers
v0x1ceeb10_0 .net *"_ivl_30", 0 0, L_0x1cf4cb0;  1 drivers
v0x1ceebf0_0 .net *"_ivl_32", 0 0, L_0x1cf4db0;  1 drivers
v0x1ceecd0_0 .net *"_ivl_36", 0 0, L_0x1cf5020;  1 drivers
L_0x7fbec67b7018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1ceed90_0 .net *"_ivl_38", 0 0, L_0x7fbec67b7018;  1 drivers
v0x1ceee70_0 .net *"_ivl_4", 0 0, L_0x1c9ce70;  1 drivers
v0x1ceef50_0 .net *"_ivl_6", 0 0, L_0x1c9d0f0;  1 drivers
v0x1cef030_0 .net *"_ivl_8", 0 0, L_0x1cb43c0;  1 drivers
v0x1cef110_0 .net "a", 0 0, v0x1cf0300_0;  alias, 1 drivers
v0x1cef1d0_0 .net "b", 0 0, v0x1cf03a0_0;  alias, 1 drivers
v0x1cef290_0 .net "c", 0 0, v0x1cf0440_0;  alias, 1 drivers
v0x1cef350_0 .net "d", 0 0, v0x1cf0580_0;  alias, 1 drivers
v0x1cef410_0 .net "out_pos", 0 0, L_0x1cf5130;  alias, 1 drivers
v0x1cef4d0_0 .net "out_sop", 0 0, L_0x1ccaab0;  alias, 1 drivers
v0x1cef590_0 .net "pos0", 0 0, L_0x1cf4930;  1 drivers
v0x1cef650_0 .net "pos1", 0 0, L_0x1cf4e70;  1 drivers
L_0x1cf5130 .functor MUXZ 1, L_0x7fbec67b7018, L_0x1cf4930, L_0x1cf5020, C4<>;
S_0x1cef7d0 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x1ca99c0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x1cf0300_0 .var "a", 0 0;
v0x1cf03a0_0 .var "b", 0 0;
v0x1cf0440_0 .var "c", 0 0;
v0x1cf04e0_0 .net "clk", 0 0, v0x1cf3a20_0;  1 drivers
v0x1cf0580_0 .var "d", 0 0;
v0x1cf0670_0 .var/2u "fail", 0 0;
v0x1cf0710_0 .var/2u "fail1", 0 0;
v0x1cf07b0_0 .net "tb_match", 0 0, L_0x1cf7ba0;  alias, 1 drivers
v0x1cf0850_0 .var "wavedrom_enable", 0 0;
v0x1cf08f0_0 .var "wavedrom_title", 511 0;
E_0x1ca81a0/0 .event negedge, v0x1cf04e0_0;
E_0x1ca81a0/1 .event posedge, v0x1cf04e0_0;
E_0x1ca81a0 .event/or E_0x1ca81a0/0, E_0x1ca81a0/1;
S_0x1cefb00 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x1cef7d0;
 .timescale -12 -12;
v0x1cefd40_0 .var/2s "i", 31 0;
E_0x1ca8040 .event posedge, v0x1cf04e0_0;
S_0x1cefe40 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x1cef7d0;
 .timescale -12 -12;
v0x1cf0040_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1cf0120 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x1cef7d0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1cf0ad0 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x1ca99c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x1cf52e0 .functor NOT 1, v0x1cf0300_0, C4<0>, C4<0>, C4<0>;
L_0x1cf5370 .functor AND 1, L_0x1cf52e0, v0x1cf03a0_0, C4<1>, C4<1>;
L_0x1cf5560 .functor NOT 1, v0x1cf0440_0, C4<0>, C4<0>, C4<0>;
L_0x1cf56e0 .functor AND 1, L_0x1cf5370, L_0x1cf5560, C4<1>, C4<1>;
L_0x1cf5820 .functor AND 1, L_0x1cf56e0, v0x1cf0580_0, C4<1>, C4<1>;
L_0x1cf59f0 .functor AND 1, v0x1cf0300_0, v0x1cf03a0_0, C4<1>, C4<1>;
L_0x1cf5bb0 .functor AND 1, L_0x1cf59f0, v0x1cf0440_0, C4<1>, C4<1>;
L_0x1cf5c70 .functor AND 1, L_0x1cf5bb0, v0x1cf0580_0, C4<1>, C4<1>;
L_0x1cf5d80 .functor OR 1, L_0x1cf5820, L_0x1cf5c70, C4<0>, C4<0>;
L_0x1cf5e90 .functor NOT 1, v0x1cf03a0_0, C4<0>, C4<0>, C4<0>;
L_0x1cf5f60 .functor AND 1, v0x1cf0300_0, L_0x1cf5e90, C4<1>, C4<1>;
L_0x1cf5fd0 .functor AND 1, L_0x1cf5f60, v0x1cf0440_0, C4<1>, C4<1>;
L_0x1cf6100 .functor AND 1, L_0x1cf5fd0, v0x1cf0580_0, C4<1>, C4<1>;
L_0x1cf61c0 .functor OR 1, L_0x1cf5d80, L_0x1cf6100, C4<0>, C4<0>;
L_0x1cf6090 .functor NOT 1, v0x1cf03a0_0, C4<0>, C4<0>, C4<0>;
L_0x1cf63a0 .functor OR 1, v0x1cf0300_0, L_0x1cf6090, C4<0>, C4<0>;
L_0x1cf64f0 .functor OR 1, L_0x1cf63a0, v0x1cf0440_0, C4<0>, C4<0>;
L_0x1cf65b0 .functor NOT 1, v0x1cf0580_0, C4<0>, C4<0>, C4<0>;
L_0x1cf66c0 .functor OR 1, L_0x1cf64f0, L_0x1cf65b0, C4<0>, C4<0>;
L_0x1cf67d0 .functor NOT 1, v0x1cf03a0_0, C4<0>, C4<0>, C4<0>;
L_0x1cf68f0 .functor OR 1, v0x1cf0300_0, L_0x1cf67d0, C4<0>, C4<0>;
L_0x1cf69b0 .functor NOT 1, v0x1cf0440_0, C4<0>, C4<0>, C4<0>;
L_0x1cf6ae0 .functor OR 1, L_0x1cf68f0, L_0x1cf69b0, C4<0>, C4<0>;
L_0x1cf6bf0 .functor NOT 1, v0x1cf0580_0, C4<0>, C4<0>, C4<0>;
L_0x1cf6d30 .functor OR 1, L_0x1cf6ae0, L_0x1cf6bf0, C4<0>, C4<0>;
L_0x1cf6e40 .functor AND 1, L_0x1cf66c0, L_0x1cf6d30, C4<1>, C4<1>;
L_0x1cf7030 .functor OR 1, v0x1cf0300_0, v0x1cf03a0_0, C4<0>, C4<0>;
L_0x1cf70a0 .functor NOT 1, v0x1cf0440_0, C4<0>, C4<0>, C4<0>;
L_0x1cf7200 .functor OR 1, L_0x1cf7030, L_0x1cf70a0, C4<0>, C4<0>;
L_0x1cf7310 .functor NOT 1, v0x1cf0580_0, C4<0>, C4<0>, C4<0>;
L_0x1cf7480 .functor OR 1, L_0x1cf7200, L_0x1cf7310, C4<0>, C4<0>;
L_0x1cf7590 .functor AND 1, L_0x1cf6e40, L_0x1cf7480, C4<1>, C4<1>;
v0x1cf0c90_0 .net *"_ivl_0", 0 0, L_0x1cf52e0;  1 drivers
v0x1cf0d70_0 .net *"_ivl_10", 0 0, L_0x1cf59f0;  1 drivers
v0x1cf0e50_0 .net *"_ivl_12", 0 0, L_0x1cf5bb0;  1 drivers
v0x1cf0f40_0 .net *"_ivl_14", 0 0, L_0x1cf5c70;  1 drivers
v0x1cf1020_0 .net *"_ivl_16", 0 0, L_0x1cf5d80;  1 drivers
v0x1cf1150_0 .net *"_ivl_18", 0 0, L_0x1cf5e90;  1 drivers
v0x1cf1230_0 .net *"_ivl_2", 0 0, L_0x1cf5370;  1 drivers
v0x1cf1310_0 .net *"_ivl_20", 0 0, L_0x1cf5f60;  1 drivers
v0x1cf13f0_0 .net *"_ivl_22", 0 0, L_0x1cf5fd0;  1 drivers
v0x1cf1560_0 .net *"_ivl_24", 0 0, L_0x1cf6100;  1 drivers
v0x1cf1640_0 .net *"_ivl_28", 0 0, L_0x1cf6090;  1 drivers
v0x1cf1720_0 .net *"_ivl_30", 0 0, L_0x1cf63a0;  1 drivers
v0x1cf1800_0 .net *"_ivl_32", 0 0, L_0x1cf64f0;  1 drivers
v0x1cf18e0_0 .net *"_ivl_34", 0 0, L_0x1cf65b0;  1 drivers
v0x1cf19c0_0 .net *"_ivl_36", 0 0, L_0x1cf66c0;  1 drivers
v0x1cf1aa0_0 .net *"_ivl_38", 0 0, L_0x1cf67d0;  1 drivers
v0x1cf1b80_0 .net *"_ivl_4", 0 0, L_0x1cf5560;  1 drivers
v0x1cf1d70_0 .net *"_ivl_40", 0 0, L_0x1cf68f0;  1 drivers
v0x1cf1e50_0 .net *"_ivl_42", 0 0, L_0x1cf69b0;  1 drivers
v0x1cf1f30_0 .net *"_ivl_44", 0 0, L_0x1cf6ae0;  1 drivers
v0x1cf2010_0 .net *"_ivl_46", 0 0, L_0x1cf6bf0;  1 drivers
v0x1cf20f0_0 .net *"_ivl_48", 0 0, L_0x1cf6d30;  1 drivers
v0x1cf21d0_0 .net *"_ivl_50", 0 0, L_0x1cf6e40;  1 drivers
v0x1cf22b0_0 .net *"_ivl_52", 0 0, L_0x1cf7030;  1 drivers
v0x1cf2390_0 .net *"_ivl_54", 0 0, L_0x1cf70a0;  1 drivers
v0x1cf2470_0 .net *"_ivl_56", 0 0, L_0x1cf7200;  1 drivers
v0x1cf2550_0 .net *"_ivl_58", 0 0, L_0x1cf7310;  1 drivers
v0x1cf2630_0 .net *"_ivl_6", 0 0, L_0x1cf56e0;  1 drivers
v0x1cf2710_0 .net *"_ivl_60", 0 0, L_0x1cf7480;  1 drivers
v0x1cf27f0_0 .net *"_ivl_8", 0 0, L_0x1cf5820;  1 drivers
v0x1cf28d0_0 .net "a", 0 0, v0x1cf0300_0;  alias, 1 drivers
v0x1cf2970_0 .net "b", 0 0, v0x1cf03a0_0;  alias, 1 drivers
v0x1cf2a60_0 .net "c", 0 0, v0x1cf0440_0;  alias, 1 drivers
v0x1cf2d60_0 .net "d", 0 0, v0x1cf0580_0;  alias, 1 drivers
v0x1cf2e50_0 .net "out_pos", 0 0, L_0x1cf7590;  alias, 1 drivers
v0x1cf2f10_0 .net "out_sop", 0 0, L_0x1cf61c0;  alias, 1 drivers
S_0x1cf3090 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x1ca99c0;
 .timescale -12 -12;
E_0x1c919f0 .event anyedge, v0x1cf3e80_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1cf3e80_0;
    %nor/r;
    %assign/vec4 v0x1cf3e80_0, 0;
    %wait E_0x1c919f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1cef7d0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1cf0670_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1cf0710_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x1cef7d0;
T_4 ;
    %wait E_0x1ca81a0;
    %load/vec4 v0x1cf07b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1cf0670_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x1cef7d0;
T_5 ;
    %wait E_0x1ca8040;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1cf0580_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1cf0440_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1cf03a0_0, 0;
    %assign/vec4 v0x1cf0300_0, 0;
    %wait E_0x1ca8040;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1cf0580_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1cf0440_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1cf03a0_0, 0;
    %assign/vec4 v0x1cf0300_0, 0;
    %wait E_0x1ca8040;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1cf0580_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1cf0440_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1cf03a0_0, 0;
    %assign/vec4 v0x1cf0300_0, 0;
    %wait E_0x1ca8040;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1cf0580_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1cf0440_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1cf03a0_0, 0;
    %assign/vec4 v0x1cf0300_0, 0;
    %wait E_0x1ca8040;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1cf0580_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1cf0440_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1cf03a0_0, 0;
    %assign/vec4 v0x1cf0300_0, 0;
    %wait E_0x1ca8040;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1cf0580_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1cf0440_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1cf03a0_0, 0;
    %assign/vec4 v0x1cf0300_0, 0;
    %wait E_0x1ca8040;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1cf0580_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1cf0440_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1cf03a0_0, 0;
    %assign/vec4 v0x1cf0300_0, 0;
    %wait E_0x1ca8040;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1cf0580_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1cf0440_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1cf03a0_0, 0;
    %assign/vec4 v0x1cf0300_0, 0;
    %wait E_0x1ca8040;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1cf0580_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1cf0440_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1cf03a0_0, 0;
    %assign/vec4 v0x1cf0300_0, 0;
    %wait E_0x1ca8040;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1cf0580_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1cf0440_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1cf03a0_0, 0;
    %assign/vec4 v0x1cf0300_0, 0;
    %wait E_0x1ca8040;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1cf0580_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1cf0440_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1cf03a0_0, 0;
    %assign/vec4 v0x1cf0300_0, 0;
    %wait E_0x1ca8040;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1cf0580_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1cf0440_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1cf03a0_0, 0;
    %assign/vec4 v0x1cf0300_0, 0;
    %wait E_0x1ca8040;
    %load/vec4 v0x1cf0670_0;
    %store/vec4 v0x1cf0710_0, 0, 1;
    %fork t_1, S_0x1cefb00;
    %jmp t_0;
    .scope S_0x1cefb00;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1cefd40_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x1cefd40_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x1ca8040;
    %load/vec4 v0x1cefd40_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1cf0580_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1cf0440_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1cf03a0_0, 0;
    %assign/vec4 v0x1cf0300_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1cefd40_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x1cefd40_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x1cef7d0;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1ca81a0;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1cf0580_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1cf0440_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1cf03a0_0, 0;
    %assign/vec4 v0x1cf0300_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x1cf0670_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x1cf0710_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x1ca99c0;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1cf3a20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1cf3e80_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x1ca99c0;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x1cf3a20_0;
    %inv;
    %store/vec4 v0x1cf3a20_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x1ca99c0;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1cf04e0_0, v0x1cf3ff0_0, v0x1cf3840_0, v0x1cf38e0_0, v0x1cf3980_0, v0x1cf3ac0_0, v0x1cf3d40_0, v0x1cf3ca0_0, v0x1cf3c00_0, v0x1cf3b60_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x1ca99c0;
T_9 ;
    %load/vec4 v0x1cf3de0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x1cf3de0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1cf3de0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x1cf3de0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x1cf3de0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1cf3de0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x1cf3de0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1cf3de0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1cf3de0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1cf3de0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x1ca99c0;
T_10 ;
    %wait E_0x1ca81a0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1cf3de0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1cf3de0_0, 4, 32;
    %load/vec4 v0x1cf3f20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x1cf3de0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1cf3de0_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1cf3de0_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1cf3de0_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x1cf3d40_0;
    %load/vec4 v0x1cf3d40_0;
    %load/vec4 v0x1cf3ca0_0;
    %xor;
    %load/vec4 v0x1cf3d40_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x1cf3de0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1cf3de0_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x1cf3de0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1cf3de0_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x1cf3c00_0;
    %load/vec4 v0x1cf3c00_0;
    %load/vec4 v0x1cf3b60_0;
    %xor;
    %load/vec4 v0x1cf3c00_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x1cf3de0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1cf3de0_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x1cf3de0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1cf3de0_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can55_depth0/human/ece241_2013_q2/iter0/response3/top_module.sv";
