{"vcs1":{"timestamp_begin":1730345565.128594085, "rt":1.80, "ut":0.34, "st":0.32}}
{"vcselab":{"timestamp_begin":1730345567.011089938, "rt":1.63, "ut":0.28, "st":0.22}}
{"link":{"timestamp_begin":1730345568.721521737, "rt":0.35, "ut":0.11, "st":0.21}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1730345564.518227109}
{"VCS_COMP_START_TIME": 1730345564.518227109}
{"VCS_COMP_END_TIME": 1730345571.026996494}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+ +notimingchecks"}
{"vcs1": {"peak_mem": 331008}}
{"stitch_vcselab": {"peak_mem": 231548}}
