Release 13.4 - xst O.87xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Reading design: latchtop.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "latchtop.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "latchtop"
Output Format                      : NGC
Target Device                      : xc3s250e-5-tq144

---- Source Options
Top Module Name                    : latchtop
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "F:/eelab/latch_test/fdiv.vhd" in Library work.
Architecture behavioral of Entity fdiv is up to date.
Compiling vhdl file "F:/eelab/latch_test/counter.vhd" in Library work.
Architecture behavioral of Entity counter is up to date.
Compiling vhdl file "F:/eelab/latch_test/counter6.vhd" in Library work.
Architecture structure of Entity counter6 is up to date.
Compiling vhdl file "F:/eelab/latch_test/control.vhd" in Library work.
Architecture behavioral of Entity control is up to date.
Compiling vhdl file "F:/eelab/latch_test/latch.vhd" in Library work.
Architecture behavioral of Entity latch is up to date.
Compiling vhdl file "F:/eelab/latch_test/Fdiv3.vhd" in Library work.
Architecture behavioral of Entity fdiv3 is up to date.
Compiling vhdl file "F:/eelab/latch_test/sele.vhd" in Library work.
Architecture behavioral of Entity sele is up to date.
Compiling vhdl file "F:/eelab/latch_test/mutli.vhd" in Library work.
Architecture behavioral of Entity multi is up to date.
Compiling vhdl file "F:/eelab/latch_test/latchtop.vhf" in Library work.
Entity <latchtop> compiled.
Entity <latchtop> (Architecture <behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <latchtop> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <counter6> in library <work> (architecture <structure>).

Analyzing hierarchy for entity <control> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <latch> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Fdiv3> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <sele> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <multi> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <counter> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <fdiv> in library <work> (architecture <behavioral>) with generics.
	N = 25000

Analyzing hierarchy for entity <fdiv> in library <work> (architecture <behavioral>) with generics.
	N = 5


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <latchtop> in library <work> (Architecture <behavioral>).
Entity <latchtop> analyzed. Unit <latchtop> generated.

Analyzing Entity <counter6> in library <work> (Architecture <structure>).
Entity <counter6> analyzed. Unit <counter6> generated.

Analyzing Entity <counter> in library <work> (Architecture <behavioral>).
Entity <counter> analyzed. Unit <counter> generated.

Analyzing Entity <control> in library <work> (Architecture <behavioral>).
Entity <control> analyzed. Unit <control> generated.

Analyzing Entity <latch> in library <work> (Architecture <behavioral>).
Entity <latch> analyzed. Unit <latch> generated.

Analyzing Entity <Fdiv3> in library <work> (Architecture <behavioral>).
Entity <Fdiv3> analyzed. Unit <Fdiv3> generated.

Analyzing generic Entity <fdiv.1> in library <work> (Architecture <behavioral>).
	N = 25000
Entity <fdiv.1> analyzed. Unit <fdiv.1> generated.

Analyzing generic Entity <fdiv.2> in library <work> (Architecture <behavioral>).
	N = 5
Entity <fdiv.2> analyzed. Unit <fdiv.2> generated.

Analyzing Entity <sele> in library <work> (Architecture <behavioral>).
Entity <sele> analyzed. Unit <sele> generated.

Analyzing Entity <multi> in library <work> (Architecture <behavioral>).
Entity <multi> analyzed. Unit <multi> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <control>.
    Related source file is "F:/eelab/latch_test/control.vhd".
    Found 1-bit register for signal <t1>.
    Found 1-bit register for signal <t2>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <control> synthesized.


Synthesizing Unit <latch>.
    Related source file is "F:/eelab/latch_test/latch.vhd".
    Found 4-bit register for signal <numout1>.
    Found 4-bit register for signal <numout2>.
    Found 4-bit register for signal <numout3>.
    Found 4-bit register for signal <numout4>.
    Found 4-bit register for signal <numout5>.
    Found 4-bit register for signal <numout6>.
    Found 1-bit register for signal <overout>.
    Summary:
	inferred  25 D-type flip-flop(s).
Unit <latch> synthesized.


Synthesizing Unit <sele>.
    Related source file is "F:/eelab/latch_test/sele.vhd".
Unit <sele> synthesized.


Synthesizing Unit <multi>.
    Related source file is "F:/eelab/latch_test/mutli.vhd".
WARNING:Xst:737 - Found 8-bit latch for signal <diqm>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 8-bit latch for signal <divm>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
    Found 1-of-8 decoder for signal <divm$mux0000>.
    Found 8-bit comparator equal for signal <seg$cmp_eq0000> created at line 111.
    Found 3-bit up counter for signal <sel>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 Comparator(s).
	inferred   1 Decoder(s).
Unit <multi> synthesized.


Synthesizing Unit <counter>.
    Related source file is "F:/eelab/latch_test/counter.vhd".
    Found 4-bit up counter for signal <count>.
    Found 4-bit comparator less for signal <count$cmp_lt0000> created at line 49.
    Summary:
	inferred   1 Counter(s).
	inferred   1 Comparator(s).
Unit <counter> synthesized.


Synthesizing Unit <fdiv_1>.
    Related source file is "F:/eelab/latch_test/fdiv.vhd".
    Found 1-bit register for signal <clk>.
    Found 15-bit up counter for signal <cnt>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <fdiv_1> synthesized.


Synthesizing Unit <fdiv_2>.
    Related source file is "F:/eelab/latch_test/fdiv.vhd".
    Found 1-bit register for signal <clk>.
    Found 3-bit up counter for signal <cnt>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <fdiv_2> synthesized.


Synthesizing Unit <counter6>.
    Related source file is "F:/eelab/latch_test/counter6.vhd".
    Found 1-bit register for signal <over1>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <counter6> synthesized.


Synthesizing Unit <Fdiv3>.
    Related source file is "F:/eelab/latch_test/Fdiv3.vhd".
Unit <Fdiv3> synthesized.


Synthesizing Unit <latchtop>.
    Related source file is "F:/eelab/latch_test/latchtop.vhf".
WARNING:Xst:646 - Signal <XLXN_46> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <XLXN_45> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <XLXN_44> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <XLXN_43> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <XLXN_42> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <XLXN_31> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <XLXI_10_fre5_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0000.
WARNING:Xst:653 - Signal <XLXI_10_fre4_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0000.
WARNING:Xst:653 - Signal <XLXI_10_fre3_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0000.
WARNING:Xst:653 - Signal <XLXI_10_fre2_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0000.
WARNING:Xst:653 - Signal <XLXI_10_fre1_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0000.
WARNING:Xst:653 - Signal <XLXI_10_fre0_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0000.
Unit <latchtop> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                                             : 11
 15-bit up counter                                     : 1
 3-bit up counter                                      : 4
 4-bit up counter                                      : 6
# Registers                                            : 14
 1-bit register                                        : 8
 4-bit register                                        : 6
# Latches                                              : 2
 8-bit latch                                           : 2
# Comparators                                          : 7
 4-bit comparator less                                 : 6
 8-bit comparator equal                                : 1
# Decoders                                             : 1
 1-of-8 decoder                                        : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 11
 15-bit up counter                                     : 1
 3-bit up counter                                      : 4
 4-bit up counter                                      : 6
# Registers                                            : 32
 Flip-Flops                                            : 32
# Latches                                              : 2
 8-bit latch                                           : 2
# Comparators                                          : 7
 4-bit comparator less                                 : 6
 8-bit comparator equal                                : 1
# Decoders                                             : 1
 1-of-8 decoder                                        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <diqm_0> in Unit <multi> is equivalent to the following 4 FFs/Latches, which will be removed : <diqm_4> <diqm_5> <diqm_6> <diqm_7> 

Optimizing unit <latchtop> ...

Optimizing unit <latch> ...

Optimizing unit <multi> ...

Optimizing unit <counter6> ...
WARNING:Xst:2677 - Node <XLXI_1/numout6_3> of sequential type is unconnected in block <latchtop>.
WARNING:Xst:2677 - Node <XLXI_1/numout6_2> of sequential type is unconnected in block <latchtop>.
WARNING:Xst:2677 - Node <XLXI_1/numout6_1> of sequential type is unconnected in block <latchtop>.
WARNING:Xst:2677 - Node <XLXI_1/numout6_0> of sequential type is unconnected in block <latchtop>.
WARNING:Xst:2677 - Node <XLXI_1/numout5_3> of sequential type is unconnected in block <latchtop>.
WARNING:Xst:2677 - Node <XLXI_1/numout5_2> of sequential type is unconnected in block <latchtop>.
WARNING:Xst:2677 - Node <XLXI_1/numout5_1> of sequential type is unconnected in block <latchtop>.
WARNING:Xst:2677 - Node <XLXI_1/numout5_0> of sequential type is unconnected in block <latchtop>.
WARNING:Xst:2677 - Node <XLXI_1/numout4_3> of sequential type is unconnected in block <latchtop>.
WARNING:Xst:2677 - Node <XLXI_1/numout4_2> of sequential type is unconnected in block <latchtop>.
WARNING:Xst:2677 - Node <XLXI_1/numout4_1> of sequential type is unconnected in block <latchtop>.
WARNING:Xst:2677 - Node <XLXI_1/numout4_0> of sequential type is unconnected in block <latchtop>.
WARNING:Xst:2677 - Node <XLXI_1/numout3_3> of sequential type is unconnected in block <latchtop>.
WARNING:Xst:2677 - Node <XLXI_1/numout3_2> of sequential type is unconnected in block <latchtop>.
WARNING:Xst:2677 - Node <XLXI_1/numout3_1> of sequential type is unconnected in block <latchtop>.
WARNING:Xst:2677 - Node <XLXI_1/numout3_0> of sequential type is unconnected in block <latchtop>.
WARNING:Xst:2677 - Node <XLXI_1/numout2_3> of sequential type is unconnected in block <latchtop>.
WARNING:Xst:2677 - Node <XLXI_1/numout2_2> of sequential type is unconnected in block <latchtop>.
WARNING:Xst:2677 - Node <XLXI_1/numout2_1> of sequential type is unconnected in block <latchtop>.
WARNING:Xst:2677 - Node <XLXI_1/numout2_0> of sequential type is unconnected in block <latchtop>.
WARNING:Xst:2677 - Node <XLXI_1/numout1_3> of sequential type is unconnected in block <latchtop>.
WARNING:Xst:2677 - Node <XLXI_1/numout1_2> of sequential type is unconnected in block <latchtop>.
WARNING:Xst:2677 - Node <XLXI_1/numout1_1> of sequential type is unconnected in block <latchtop>.
WARNING:Xst:2677 - Node <XLXI_1/numout1_0> of sequential type is unconnected in block <latchtop>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block latchtop, actual ratio is 2.
Latch XLXI_10/divm_7 has been replicated 1 time(s) to handle iob=true attribute.
Latch XLXI_10/divm_6 has been replicated 1 time(s) to handle iob=true attribute.
Latch XLXI_10/divm_5 has been replicated 1 time(s) to handle iob=true attribute.
Latch XLXI_10/divm_4 has been replicated 1 time(s) to handle iob=true attribute.
Latch XLXI_10/divm_3 has been replicated 1 time(s) to handle iob=true attribute.
Latch XLXI_10/divm_2 has been replicated 1 time(s) to handle iob=true attribute.
Latch XLXI_10/divm_1 has been replicated 1 time(s) to handle iob=true attribute.
Latch XLXI_10/divm_0 has been replicated 1 time(s) to handle iob=true attribute.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 59
 Flip-Flops                                            : 59

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : latchtop.ngr
Top Level Output File Name         : latchtop
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 21

Cell Usage :
# BELS                             : 137
#      GND                         : 1
#      INV                         : 9
#      LUT1                        : 14
#      LUT2                        : 7
#      LUT2_L                      : 2
#      LUT3                        : 30
#      LUT3_L                      : 1
#      LUT4                        : 40
#      LUT4_L                      : 2
#      MUXCY                       : 14
#      MUXF5                       : 1
#      VCC                         : 1
#      XORCY                       : 15
# FlipFlops/Latches                : 79
#      FD                          : 1
#      FDC                         : 1
#      FDCE                        : 24
#      FDE                         : 4
#      FDR                         : 24
#      FDR_1                       : 1
#      FDS                         : 4
#      LD                          : 20
# Clock Buffers                    : 2
#      BUFGP                       : 2
# IO Buffers                       : 19
#      IBUF                        : 3
#      OBUF                        : 16
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s250etq144-5 

 Number of Slices:                       55  out of   2448     2%  
 Number of Slice Flip Flops:             71  out of   4896     1%  
 Number of 4 input LUTs:                105  out of   4896     2%  
 Number of IOs:                          21
 Number of bonded IOBs:                  21  out of    108    19%  
    IOB Flip Flops:                       8
 Number of GCLKs:                         2  out of     24     8%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
---------------------------------------------------+------------------------+-------+
Clock Signal                                       | Clock buffer(FF name)  | Load  |
---------------------------------------------------+------------------------+-------+
XLXI_3/u1/clk                                      | NONE(XLXI_3/u2/clk)    | 7     |
XLXI_3/u2/clk                                      | NONE(XLXI_3/u3/clk)    | 4     |
XLXI_3/u3/clk                                      | NONE(XLXI_3/u4/clk)    | 4     |
CLK                                                | BUFGP                  | 16    |
lch/t2                                             | NONE(XLXI_1/overout)   | 1     |
XLXI_10/diqm_mux0002<0>(XLXI_10/diqm_mux0002<0>1:O)| NONE(*)(XLXI_10/diqm_3)| 4     |
XLXI_10/divm_or0000(XLXI_10/divm_or00001:O)        | NONE(*)(XLXI_10/divm_7)| 16    |
CLKsignal                                          | BUFGP                  | 25    |
XLXN_6(XLXI_4/fref:O)                              | NONE(*)(lch/t2)        | 2     |
---------------------------------------------------+------------------------+-------+
(*) These 3 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+-------------------------+-------+
Control Signal                     | Buffer(FF name)         | Load  |
-----------------------------------+-------------------------+-------+
XLXN_53(lch/reset1:O)              | NONE(Csignal/U1/count_0)| 25    |
-----------------------------------+-------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 5.014ns (Maximum Frequency: 199.450MHz)
   Minimum input arrival time before clock: 2.740ns
   Maximum output required time after clock: 7.229ns
   Maximum combinational path delay: 7.181ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_3/u1/clk'
  Clock period: 3.360ns (frequency: 297.628MHz)
  Total number of paths / destination ports: 34 / 14
-------------------------------------------------------------------------
Delay:               3.360ns (Levels of Logic = 1)
  Source:            XLXI_10/sel_0 (FF)
  Destination:       XLXI_10/sel_2 (FF)
  Source Clock:      XLXI_3/u1/clk rising
  Destination Clock: XLXI_3/u1/clk rising

  Data Path: XLXI_10/sel_0 to XLXI_10/sel_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             13   0.514   0.988  XLXI_10/sel_0 (XLXI_10/sel_0)
     LUT3:I0->O            3   0.612   0.451  XLXI_10/sel_cmp_eq00001 (XLXI_10/sel_cmp_eq0000)
     FDR:R                     0.795          XLXI_10/sel_0
    ----------------------------------------
    Total                      3.360ns (1.921ns logic, 1.439ns route)
                                       (57.2% logic, 42.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_3/u2/clk'
  Clock period: 3.071ns (frequency: 325.637MHz)
  Total number of paths / destination ports: 19 / 8
-------------------------------------------------------------------------
Delay:               3.071ns (Levels of Logic = 1)
  Source:            XLXI_3/u3/cnt_0 (FF)
  Destination:       XLXI_3/u3/cnt_0 (FF)
  Source Clock:      XLXI_3/u2/clk rising
  Destination Clock: XLXI_3/u2/clk rising

  Data Path: XLXI_3/u3/cnt_0 to XLXI_3/u3/cnt_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDS:C->Q              4   0.514   0.651  XLXI_3/u3/cnt_0 (XLXI_3/u3/cnt_0)
     LUT3:I0->O            4   0.612   0.499  XLXI_3/u3/clk_and00001 (XLXI_3/u3/clk_and0000)
     FDS:S                     0.795          XLXI_3/u3/cnt_0
    ----------------------------------------
    Total                      3.071ns (1.921ns logic, 1.150ns route)
                                       (62.6% logic, 37.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_3/u3/clk'
  Clock period: 3.071ns (frequency: 325.637MHz)
  Total number of paths / destination ports: 19 / 8
-------------------------------------------------------------------------
Delay:               3.071ns (Levels of Logic = 1)
  Source:            XLXI_3/u4/cnt_0 (FF)
  Destination:       XLXI_3/u4/cnt_2 (FF)
  Source Clock:      XLXI_3/u3/clk rising
  Destination Clock: XLXI_3/u3/clk rising

  Data Path: XLXI_3/u4/cnt_0 to XLXI_3/u4/cnt_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDS:C->Q              4   0.514   0.651  XLXI_3/u4/cnt_0 (XLXI_3/u4/cnt_0)
     LUT3:I0->O            4   0.612   0.499  XLXI_3/u4/clk_and00001 (XLXI_3/u4/clk_and0000)
     FDR:R                     0.795          XLXI_3/u4/cnt_2
    ----------------------------------------
    Total                      3.071ns (1.921ns logic, 1.150ns route)
                                       (62.6% logic, 37.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK'
  Clock period: 4.370ns (frequency: 228.841MHz)
  Total number of paths / destination ports: 361 / 32
-------------------------------------------------------------------------
Delay:               4.370ns (Levels of Logic = 2)
  Source:            XLXI_3/u1/cnt_13 (FF)
  Destination:       XLXI_3/u1/cnt_0 (FF)
  Source Clock:      CLK rising
  Destination Clock: CLK rising

  Data Path: XLXI_3/u1/cnt_13 to XLXI_3/u1/cnt_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.514   0.532  XLXI_3/u1/cnt_13 (XLXI_3/u1/cnt_13)
     LUT4:I0->O            1   0.612   0.426  XLXI_3/u1/clk_and000022 (XLXI_3/u1/clk_and000022)
     LUT4:I1->O           16   0.612   0.879  XLXI_3/u1/clk_and000065 (XLXI_3/u1/clk_and0000)
     FDS:S                     0.795          XLXI_3/u1/cnt_0
    ----------------------------------------
    Total                      4.370ns (2.533ns logic, 1.837ns route)
                                       (58.0% logic, 42.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLKsignal'
  Clock period: 5.014ns (frequency: 199.450MHz)
  Total number of paths / destination ports: 355 / 45
-------------------------------------------------------------------------
Delay:               5.014ns (Levels of Logic = 3)
  Source:            Csignal/U3/count_0 (FF)
  Destination:       Csignal/U6/count_3 (FF)
  Source Clock:      CLKsignal rising
  Destination Clock: CLKsignal rising

  Data Path: Csignal/U3/count_0 to Csignal/U6/count_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             5   0.514   0.690  Csignal/U3/count_0 (Csignal/U3/count_0)
     LUT4:I0->O            1   0.612   0.387  Csignal/over1_or000012_SW0 (N31)
     LUT4:I2->O            7   0.612   0.605  Csignal/over1_or00001 (Csignal/carry3)
     LUT4:I3->O            4   0.612   0.499  Csignal/over1_or00002 (Csignal/carry4)
     FDCE:CE                   0.483          Csignal/U5/count_0
    ----------------------------------------
    Total                      5.014ns (2.833ns logic, 2.181ns route)
                                       (56.5% logic, 43.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXN_6'
  Clock period: 4.012ns (frequency: 249.252MHz)
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               2.006ns (Levels of Logic = 0)
  Source:            lch/t1 (FF)
  Destination:       lch/t2 (FF)
  Source Clock:      XLXN_6 rising
  Destination Clock: XLXN_6 falling

  Data Path: lch/t1 to lch/t2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              9   0.514   0.697  lch/t1 (lch/t1)
     FDR_1:R                   0.795          lch/t2
    ----------------------------------------
    Total                      2.006ns (1.309ns logic, 0.697ns route)
                                       (65.3% logic, 34.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXI_10/diqm_mux0002<0>'
  Total number of paths / destination ports: 12 / 4
-------------------------------------------------------------------------
Offset:              2.740ns (Levels of Logic = 2)
  Source:            s1 (PAD)
  Destination:       XLXI_10/diqm_3 (LATCH)
  Destination Clock: XLXI_10/diqm_mux0002<0> falling

  Data Path: s1 to XLXI_10/diqm_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             7   1.106   0.754  s1_IBUF (s1_IBUF)
     LUT3:I0->O            1   0.612   0.000  XLXI_10/diqm_mux0002<3>1 (XLXI_10/diqm_mux0002<3>)
     LD:D                      0.268          XLXI_10/diqm_3
    ----------------------------------------
    Total                      2.740ns (1.986ns logic, 0.754ns route)
                                       (72.5% logic, 27.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_10/divm_or0000'
  Total number of paths / destination ports: 21 / 9
-------------------------------------------------------------------------
Offset:              7.229ns (Levels of Logic = 4)
  Source:            XLXI_10/divm_5 (LATCH)
  Destination:       SEG<7> (PAD)
  Source Clock:      XLXI_10/divm_or0000 falling

  Data Path: XLXI_10/divm_5 to SEG<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               2   0.588   0.532  XLXI_10/divm_5 (XLXI_10/divm_5)
     LUT3:I0->O            1   0.612   0.360  XLXI_10/seg<7>58_SW0 (N37)
     LUT4:I3->O            1   0.612   0.387  XLXI_10/seg<7>58 (XLXI_10/seg<7>58)
     LUT4:I2->O            1   0.612   0.357  XLXI_10/seg<7>102 (SEG_7_OBUF)
     OBUF:I->O                 3.169          SEG_7_OBUF (SEG<7>)
    ----------------------------------------
    Total                      7.229ns (5.593ns logic, 1.636ns route)
                                       (77.4% logic, 22.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_10/diqm_mux0002<0>'
  Total number of paths / destination ports: 5 / 1
-------------------------------------------------------------------------
Offset:              6.356ns (Levels of Logic = 3)
  Source:            XLXI_10/diqm_3 (LATCH)
  Destination:       SEG<7> (PAD)
  Source Clock:      XLXI_10/diqm_mux0002<0> falling

  Data Path: XLXI_10/diqm_3 to SEG<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.588   0.509  XLXI_10/diqm_3 (XLXI_10/diqm_3)
     LUT4:I0->O            1   0.612   0.509  XLXI_10/seg<7>26 (XLXI_10/seg<7>26)
     LUT4:I0->O            1   0.612   0.357  XLXI_10/seg<7>102 (SEG_7_OBUF)
     OBUF:I->O                 3.169          SEG_7_OBUF (SEG<7>)
    ----------------------------------------
    Total                      6.356ns (4.981ns logic, 1.375ns route)
                                       (78.4% logic, 21.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_3/u1/clk'
  Total number of paths / destination ports: 18 / 6
-------------------------------------------------------------------------
Offset:              6.674ns (Levels of Logic = 3)
  Source:            XLXI_10/sel_0 (FF)
  Destination:       SEG<5> (PAD)
  Source Clock:      XLXI_3/u1/clk rising

  Data Path: XLXI_10/sel_0 to SEG<5>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             13   0.514   0.839  XLXI_10/sel_0 (XLXI_10/sel_0)
     LUT4:I3->O            1   0.612   0.360  XLXI_10/hide_SW0 (N5)
     LUT4:I3->O            6   0.612   0.569  XLXI_10/hide (SEG_0_OBUF)
     OBUF:I->O                 3.169          SEG_5_OBUF (SEG<5>)
    ----------------------------------------
    Total                      6.674ns (4.907ns logic, 1.767ns route)
                                       (73.5% logic, 26.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'lch/t2'
  Total number of paths / destination ports: 6 / 6
-------------------------------------------------------------------------
Offset:              5.251ns (Levels of Logic = 2)
  Source:            XLXI_1/overout (FF)
  Destination:       SEG<5> (PAD)
  Source Clock:      lch/t2 rising

  Data Path: XLXI_1/overout to SEG<5>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.514   0.387  XLXI_1/overout (XLXI_1/overout)
     LUT4:I2->O            6   0.612   0.569  XLXI_10/hide (SEG_0_OBUF)
     OBUF:I->O                 3.169          SEG_5_OBUF (SEG<5>)
    ----------------------------------------
    Total                      5.251ns (4.295ns logic, 0.956ns route)
                                       (81.8% logic, 18.2% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 18 / 6
-------------------------------------------------------------------------
Delay:               7.181ns (Levels of Logic = 4)
  Source:            s1 (PAD)
  Destination:       SEG<5> (PAD)

  Data Path: s1 to SEG<5>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             7   1.106   0.754  s1_IBUF (s1_IBUF)
     LUT4:I0->O            1   0.612   0.360  XLXI_10/hide_SW0 (N5)
     LUT4:I3->O            6   0.612   0.569  XLXI_10/hide (SEG_0_OBUF)
     OBUF:I->O                 3.169          SEG_5_OBUF (SEG<5>)
    ----------------------------------------
    Total                      7.181ns (5.499ns logic, 1.682ns route)
                                       (76.6% logic, 23.4% route)

=========================================================================


Total REAL time to Xst completion: 4.00 secs
Total CPU time to Xst completion: 4.84 secs
 
--> 

Total memory usage is 269472 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   38 (   0 filtered)
Number of infos    :    4 (   0 filtered)

