

Microchip MPLAB XC8 Assembler V2.32 build 20210201212658 
                                                                                               Sun Aug 21 17:55:30 2022

Microchip MPLAB XC8 C Compiler v2.32 (Free license) build 20210201212658 Og1 
     1                           	processor	18F57Q43
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	flic
     5                           	psect	cinit,global,reloc=2,class=CODE,delta=1
     6                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     7                           	psect	text0,global,reloc=2,class=CODE,delta=1
     8                           	psect	text1,global,reloc=2,class=CODE,delta=1
     9                           	psect	text2,global,reloc=2,class=CODE,delta=1
    10                           	psect	text3,global,reloc=2,class=CODE,delta=1
    11                           	psect	text4,global,reloc=2,class=CODE,delta=1
    12                           	psect	text5,global,reloc=4,class=CODE,delta=1
    13                           	psect	text6,global,reloc=4,class=CODE,delta=1
    14                           	psect	ivt0x400,global,reloc=2,class=CODE,delta=1,noexec,keep,optim=
    15                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
    16                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    17                           	psect	idloc,global,abs,ovrld,class=IDLOC,space=5,delta=1,noexec
    18                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    19  0000                     
    20                           ; Version 2.32
    21                           ; Generated 10/02/2021 GMT
    22                           ; 
    23                           ; Copyright Â© 2021, Microchip Technology Inc. and its subsidiaries ("Microchip")
    24                           ; All rights reserved.
    25                           ; 
    26                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    27                           ; 
    28                           ; Redistribution and use in source and binary forms, with or without modification, are
    29                           ; permitted provided that the following conditions are met:
    30                           ; 
    31                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    32                           ;        conditions and the following disclaimer.
    33                           ; 
    34                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    35                           ;        of conditions and the following disclaimer in the documentation and/or other
    36                           ;        materials provided with the distribution. Publication is not required when
    37                           ;        this file is used in an embedded application.
    38                           ; 
    39                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    40                           ;        software without specific prior written permission.
    41                           ; 
    42                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    43                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    44                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    45                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    46                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    47                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    48                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    49                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    50                           ; 
    51                           ; 
    52                           ; Code-generator required, PIC18F57Q43 Definitions
    53                           ; 
    54                           ; SFR Addresses
    55  0000                     _OSCFRQ	set	177
    56  0000                     _OSCCON1	set	173
    57  0000                     _TMR0H	set	793
    58  0000                     _T0CON1bits	set	795
    59  0000                     _T0CON0bits	set	794
    60  0000                     _TMR0L	set	792
    61  0000                     _IPR3bits	set	869
    62  0000                     _SLRCONB	set	1035
    63  0000                     _ODCONB	set	1034
    64  0000                     _INLVLB	set	1036
    65  0000                     _WPUB	set	1033
    66  0000                     _ANSELB	set	1032
    67  0000                     _IVTBASEL	set	1117
    68  0000                     _IVTBASEH	set	1118
    69  0000                     _IVTBASEU	set	1119
    70  0000                     _TRISB	set	1223
    71  0000                     _LATB	set	1215
    72  0000                     _PIR3bits	set	1201
    73  0000                     _PIE3bits	set	1185
    74  0000                     _INTCON0bits	set	1238
    75                           
    76                           ; #config settings
    77                           
    78                           	psect	cinit
    79  0005B8                     __pcinit:
    80                           	callstack 0
    81  0005B8                     start_initialization:
    82                           	callstack 0
    83  0005B8                     __initialization:
    84                           	callstack 0
    85                           
    86                           ;
    87                           ; Setup IVTBASE
    88                           ;
    89  0005B8  0104               	movlb	4
    90  0005BA  0E00               	movlw	(ivt0x400_base shr 0)& (0+255)
    91  0005BC  6F5D               	movwf	93,b
    92  0005BE  0E04               	movlw	(ivt0x400_base shr (0+8))& (0+255)
    93  0005C0  6F5E               	movwf	94,b
    94  0005C2  0E00               	movlw	(ivt0x400_base shr (0+16))& (0+255)
    95  0005C4  6F5F               	movwf	95,b
    96  0005C6                     end_of_initialization:
    97                           	callstack 0
    98  0005C6                     __end_of__initialization:
    99                           	callstack 0
   100  0005C6  0100               	movlb	0
   101  0005C8  EFCF  F002         	goto	_main	;jump to C main() function
   102                           
   103                           	psect	cstackCOMRAM
   104  000501                     __pcstackCOMRAM:
   105                           	callstack 0
   106  000501                     ??_TimerInit:
   107  000501                     
   108                           ; 1 bytes @ 0x0
   109  000501                     	ds	2
   110  000503                     TimerInit@MT:
   111                           	callstack 0
   112                           
   113                           ; 1 bytes @ 0x2
   114  000503                     	ds	1
   115  000504                     
   116                           ; 2 bytes @ 0x3
   117  000504                     	ds	2
   118  000506                     
   119                           ; 3 bytes @ 0x5
   120  000506                     	ds	3
   121  000509                     
   122                           ; 1 bytes @ 0x8
   123 ;;
   124 ;;Main: autosize = 0, tempsize = 0, incstack = 0, save=0
   125 ;;
   126 ;; *************** function _main *****************
   127 ;; Defined at:
   128 ;;		line 18 in file "main.c"
   129 ;; Parameters:    Size  Location     Type
   130 ;;  argc            2    3[COMRAM] int 
   131 ;;  argv            3    5[COMRAM] PTR PTR unsigned char 
   132 ;; Auto vars:     Size  Location     Type
   133 ;;		None
   134 ;; Return value:  Size  Location     Type
   135 ;;                  2    3[COMRAM] int 
   136 ;; Registers used:
   137 ;;		wreg, status,2, status,0, cstack
   138 ;; Tracked objects:
   139 ;;		On entry : 0/0
   140 ;;		On exit  : 0/0
   141 ;;		Unchanged: 0/0
   142 ;; Data sizes:     COMRAM   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK11  BANK12  BANK13  BANK14  BANK15  BANK1
      +6  BANK17  BANK18  BANK19  BANK20  BANK21  BANK22  BANK23  BANK24  BANK25  BANK26  BANK27  BANK28  BANK29  BANK30  BANK3
      +1  BANK32  BANK33  BANK34  BANK35  BANK36  BANK37
   143 ;;      Params:         5       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0
   144 ;;      Locals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0
   145 ;;      Temps:          0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0
   146 ;;      Totals:         5       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0
   147 ;;Total ram usage:        5 bytes
   148 ;; Hardware stack levels required when called: 3
   149 ;; This function calls:
   150 ;;		_Clock_Config
   151 ;;		_Config_GPIO
   152 ;;		_Interrupt_Config
   153 ;;		_TimerInit
   154 ;; This function is called by:
   155 ;;		Startup code after reset
   156 ;; This function uses a non-reentrant model
   157 ;;
   158                           
   159                           	psect	text0
   160  00059E                     __ptext0:
   161                           	callstack 0
   162  00059E                     _main:
   163                           	callstack 125
   164  00059E                     
   165                           ;main.c: 20:     Clock_Config();
   166  00059E  ECF5  F002         	call	_Clock_Config	;wreg free
   167  0005A2                     
   168                           ;main.c: 21:     Config_GPIO();
   169  0005A2  ECE6  F002         	call	_Config_GPIO	;wreg free
   170  0005A6                     
   171                           ;main.c: 22:     Interrupt_Config();
   172  0005A6  ECBE  F002         	call	_Interrupt_Config	;wreg free
   173  0005AA                     
   174                           ;main.c: 23:     TimerInit(M_8bit);
   175  0005AA  0E00               	movlw	0
   176  0005AC  EC7F  F002         	call	_TimerInit
   177  0005B0                     l63:
   178                           
   179                           ;main.c: 27:     }
   180  0005B0  EFD8  F002         	goto	l63
   181  0005B4  EF7D  F002         	goto	start
   182  0005B8                     __end_of_main:
   183                           	callstack 0
   184                           
   185 ;; *************** function _TimerInit *****************
   186 ;; Defined at:
   187 ;;		line 6 in file "Timer0.c"
   188 ;; Parameters:    Size  Location     Type
   189 ;;  MT              1    wreg     enum E2
   190 ;; Auto vars:     Size  Location     Type
   191 ;;  MT              1    2[COMRAM] enum E2
   192 ;; Return value:  Size  Location     Type
   193 ;;                  1    wreg      void 
   194 ;; Registers used:
   195 ;;		wreg, status,2, status,0
   196 ;; Tracked objects:
   197 ;;		On entry : 0/0
   198 ;;		On exit  : 0/0
   199 ;;		Unchanged: 0/0
   200 ;; Data sizes:     COMRAM   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK11  BANK12  BANK13  BANK14  BANK15  BANK1
      +6  BANK17  BANK18  BANK19  BANK20  BANK21  BANK22  BANK23  BANK24  BANK25  BANK26  BANK27  BANK28  BANK29  BANK30  BANK3
      +1  BANK32  BANK33  BANK34  BANK35  BANK36  BANK37
   201 ;;      Params:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0
   202 ;;      Locals:         1       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0
   203 ;;      Temps:          2       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0
   204 ;;      Totals:         3       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0
   205 ;;Total ram usage:        3 bytes
   206 ;; Hardware stack levels used: 1
   207 ;; Hardware stack levels required when called: 2
   208 ;; This function calls:
   209 ;;		Nothing
   210 ;; This function is called by:
   211 ;;		_main
   212 ;; This function uses a non-reentrant model
   213 ;;
   214                           
   215                           	psect	text1
   216  0004FE                     __ptext1:
   217                           	callstack 0
   218  0004FE                     _TimerInit:
   219                           	callstack 125
   220                           
   221                           ;incstack = 0
   222                           ;TimerInit@MT stored from wreg
   223  0004FE  6E03               	movwf	TimerInit@MT^(0+1280),c
   224  000500                     
   225                           ;Timer0.c: 8:     switch(MT){
   226  000500  EFA8  F002         	goto	l789
   227  000504                     l80:
   228                           
   229                           ;Timer0.c: 11:         T0CON0bits.EN = 0;
   230  000504  0103               	movlb	3	; () banked
   231  000506  9F1A               	bcf	26,7,b	;volatile
   232                           
   233                           ;Timer0.c: 12:         T0CON0bits.MD16 = 0;
   234  000508  991A               	bcf	26,4,b	;volatile
   235  00050A                     
   236                           ; BSR set to: 3
   237                           ;Timer0.c: 13:         T0CON0bits.OUTPS = 0;
   238  00050A  0EF0               	movlw	-16
   239  00050C  171A               	andwf	26,f,b	;volatile
   240                           
   241                           ;Timer0.c: 14:         T0CON1bits.CS = 0b010;
   242  00050E  511B               	movf	27,w,b	;volatile
   243  000510  0B1F               	andlw	-225
   244  000512  0940               	iorlw	64
   245  000514  6F1B               	movwf	27,b	;volatile
   246  000516                     
   247                           ; BSR set to: 3
   248                           ;Timer0.c: 15:         T0CON1bits.T0ASYNC = 0;
   249  000516  991B               	bcf	27,4,b	;volatile
   250                           
   251                           ;Timer0.c: 16:         T0CON1bits.T0CKPS = 0b001;
   252  000518  511B               	movf	27,w,b	;volatile
   253  00051A  0BF0               	andlw	-16
   254  00051C  0901               	iorlw	1
   255  00051E  6F1B               	movwf	27,b	;volatile
   256                           
   257                           ;Timer0.c: 17:         TMR0L = 125;
   258  000520  0E7D               	movlw	125
   259  000522  6F18               	movwf	24,b	;volatile
   260  000524                     
   261                           ; BSR set to: 3
   262                           ;Timer0.c: 19:         T0CON0bits.EN = 1;
   263  000524  8F1A               	bsf	26,7,b	;volatile
   264                           
   265                           ;Timer0.c: 21:             break;
   266  000526  EFBD  F002         	goto	l83
   267  00052A                     l82:
   268                           
   269                           ;Timer0.c: 31:         T0CON0bits.EN = 0;
   270  00052A  0103               	movlb	3	; () banked
   271  00052C  9F1A               	bcf	26,7,b	;volatile
   272                           
   273                           ;Timer0.c: 32:         T0CON0bits.MD16 = 1;
   274  00052E  891A               	bsf	26,4,b	;volatile
   275  000530                     
   276                           ; BSR set to: 3
   277                           ;Timer0.c: 33:         T0CON0bits.OUTPS = 0b0001;
   278  000530  511A               	movf	26,w,b	;volatile
   279  000532  0BF0               	andlw	-16
   280  000534  0901               	iorlw	1
   281  000536  6F1A               	movwf	26,b	;volatile
   282                           
   283                           ;Timer0.c: 34:         T0CON1bits.CS = 0b010;
   284  000538  511B               	movf	27,w,b	;volatile
   285  00053A  0B1F               	andlw	-225
   286  00053C  0940               	iorlw	64
   287  00053E  6F1B               	movwf	27,b	;volatile
   288  000540                     
   289                           ; BSR set to: 3
   290                           ;Timer0.c: 35:         T0CON1bits.T0ASYNC = 0;
   291  000540  991B               	bcf	27,4,b	;volatile
   292                           
   293                           ;Timer0.c: 36:         T0CON1bits.T0CKPS = 0b0000;
   294  000542  0EF0               	movlw	-16
   295  000544  171B               	andwf	27,f,b	;volatile
   296  000546                     
   297                           ; BSR set to: 3
   298                           ;Timer0.c: 37:         TMR0L = 0XFF;
   299  000546  6918               	setf	24,b	;volatile
   300  000548                     
   301                           ; BSR set to: 3
   302                           ;Timer0.c: 38:         TMR0H = 0XFF;
   303  000548  6919               	setf	25,b	;volatile
   304  00054A                     
   305                           ; BSR set to: 3
   306                           ;Timer0.c: 39:         T0CON0bits.EN = 1;
   307  00054A  8F1A               	bsf	26,7,b	;volatile
   308                           
   309                           ;Timer0.c: 40:             break;
   310  00054C  EFBD  F002         	goto	l83
   311  000550                     l789:
   312  000550  5003               	movf	TimerInit@MT^(0+1280),w,c
   313  000552  6E01               	movwf	??_TimerInit^(0+1280),c
   314  000554  6A02               	clrf	(??_TimerInit+1)^(0+1280),c
   315                           
   316                           ; Switch on 2 bytes has been partitioned into a top level switch of size 1, and 1 sub-sw
      +                          itches
   317                           ; Switch size 1, requested type "simple"
   318                           ; Number of cases is 1, Range of values is 0 to 0
   319                           ; switch strategies available:
   320                           ; Name         Instructions Cycles
   321                           ; simple_byte            4     3 (average)
   322                           ;	Chosen strategy is simple_byte
   323  000556  5002               	movf	(??_TimerInit+1)^(0+1280),w,c
   324  000558  0A00               	xorlw	0	; case 0
   325  00055A  B4D8               	btfsc	status,2,c
   326  00055C  EFB2  F002         	goto	l857
   327  000560  EFBD  F002         	goto	l83
   328  000564                     l857:
   329                           
   330                           ; Switch size 1, requested type "simple"
   331                           ; Number of cases is 2, Range of values is 0 to 1
   332                           ; switch strategies available:
   333                           ; Name         Instructions Cycles
   334                           ; simple_byte            7     4 (average)
   335                           ;	Chosen strategy is simple_byte
   336  000564  5001               	movf	??_TimerInit^(0+1280),w,c
   337  000566  0A00               	xorlw	0	; case 0
   338  000568  B4D8               	btfsc	status,2,c
   339  00056A  EF82  F002         	goto	l80
   340  00056E  0A01               	xorlw	1	; case 1
   341  000570  B4D8               	btfsc	status,2,c
   342  000572  EF95  F002         	goto	l82
   343  000576  EFBD  F002         	goto	l83
   344  00057A                     l83:
   345  00057A  0012               	return		;funcret
   346  00057C                     __end_of_TimerInit:
   347                           	callstack 0
   348                           
   349 ;; *************** function _Interrupt_Config *****************
   350 ;; Defined at:
   351 ;;		line 7 in file "Interrupt.c"
   352 ;; Parameters:    Size  Location     Type
   353 ;;		None
   354 ;; Auto vars:     Size  Location     Type
   355 ;;		None
   356 ;; Return value:  Size  Location     Type
   357 ;;                  1    wreg      void 
   358 ;; Registers used:
   359 ;;		wreg, status,2
   360 ;; Tracked objects:
   361 ;;		On entry : 0/0
   362 ;;		On exit  : 0/0
   363 ;;		Unchanged: 0/0
   364 ;; Data sizes:     COMRAM   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK11  BANK12  BANK13  BANK14  BANK15  BANK1
      +6  BANK17  BANK18  BANK19  BANK20  BANK21  BANK22  BANK23  BANK24  BANK25  BANK26  BANK27  BANK28  BANK29  BANK30  BANK3
      +1  BANK32  BANK33  BANK34  BANK35  BANK36  BANK37
   365 ;;      Params:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0
   366 ;;      Locals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0
   367 ;;      Temps:          0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0
   368 ;;      Totals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0
   369 ;;Total ram usage:        0 bytes
   370 ;; Hardware stack levels used: 1
   371 ;; Hardware stack levels required when called: 2
   372 ;; This function calls:
   373 ;;		Nothing
   374 ;; This function is called by:
   375 ;;		_main
   376 ;; This function uses a non-reentrant model
   377 ;;
   378                           
   379                           	psect	text2
   380  00057C                     __ptext2:
   381                           	callstack 0
   382  00057C                     _Interrupt_Config:
   383                           	callstack 125
   384  00057C                     
   385                           ;Interrupt.c: 10:     INTCON0bits.GIEH = 1;
   386  00057C  8ED6               	bsf	214,7,c	;volatile
   387                           
   388                           ;Interrupt.c: 11:     INTCON0bits.GIEL = 1;
   389  00057E  8CD6               	bsf	214,6,c	;volatile
   390                           
   391                           ;Interrupt.c: 12:     INTCON0bits.IPEN = 1;
   392  000580  8AD6               	bsf	214,5,c	;volatile
   393                           
   394                           ;Interrupt.c: 14:     PIE3bits.TMR0IE = 1;
   395  000582  8EA1               	bsf	161,7,c	;volatile
   396                           
   397                           ;Interrupt.c: 15:     PIR3bits.TMR0IF = 0;
   398  000584  9EB1               	bcf	177,7,c	;volatile
   399                           
   400                           ;Interrupt.c: 16:     IPR3bits.TMR0IP = 1;
   401  000586  0103               	movlb	3	; () banked
   402  000588  8F65               	bsf	101,7,b	;volatile
   403                           
   404                           ;Interrupt.c: 22:     (INTCON0bits.GIE = 0);
   405  00058A  9ED6               	bcf	214,7,c	;volatile
   406  00058C                     
   407                           ; BSR set to: 3
   408                           ;Interrupt.c: 25:     IVTBASEU = 0x00;
   409  00058C  0E00               	movlw	0
   410  00058E  0104               	movlb	4	; () banked
   411  000590  6F5F               	movwf	95,b	;volatile
   412                           
   413                           ;Interrupt.c: 26:     IVTBASEH = 0x04;
   414  000592  0E04               	movlw	4
   415  000594  6F5E               	movwf	94,b	;volatile
   416                           
   417                           ;Interrupt.c: 27:     IVTBASEL = 0x00;
   418  000596  0E00               	movlw	0
   419  000598  6F5D               	movwf	93,b	;volatile
   420  00059A                     
   421                           ; BSR set to: 4
   422                           ;Interrupt.c: 28:     (INTCON0bits.GIE = 1);
   423  00059A  8ED6               	bsf	214,7,c	;volatile
   424  00059C                     
   425                           ; BSR set to: 4
   426  00059C  0012               	return		;funcret
   427  00059E                     __end_of_Interrupt_Config:
   428                           	callstack 0
   429                           
   430 ;; *************** function _Config_GPIO *****************
   431 ;; Defined at:
   432 ;;		line 31 in file "main.c"
   433 ;; Parameters:    Size  Location     Type
   434 ;;		None
   435 ;; Auto vars:     Size  Location     Type
   436 ;;		None
   437 ;; Return value:  Size  Location     Type
   438 ;;                  1    wreg      void 
   439 ;; Registers used:
   440 ;;		status,2, status,0
   441 ;; Tracked objects:
   442 ;;		On entry : 0/0
   443 ;;		On exit  : 0/0
   444 ;;		Unchanged: 0/0
   445 ;; Data sizes:     COMRAM   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK11  BANK12  BANK13  BANK14  BANK15  BANK1
      +6  BANK17  BANK18  BANK19  BANK20  BANK21  BANK22  BANK23  BANK24  BANK25  BANK26  BANK27  BANK28  BANK29  BANK30  BANK3
      +1  BANK32  BANK33  BANK34  BANK35  BANK36  BANK37
   446 ;;      Params:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0
   447 ;;      Locals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0
   448 ;;      Temps:          0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0
   449 ;;      Totals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0
   450 ;;Total ram usage:        0 bytes
   451 ;; Hardware stack levels used: 1
   452 ;; Hardware stack levels required when called: 2
   453 ;; This function calls:
   454 ;;		Nothing
   455 ;; This function is called by:
   456 ;;		_main
   457 ;; This function uses a non-reentrant model
   458 ;;
   459                           
   460                           	psect	text3
   461  0005CC                     __ptext3:
   462                           	callstack 0
   463  0005CC                     _Config_GPIO:
   464                           	callstack 125
   465  0005CC                     
   466                           ;main.c: 33:     TRISB &= ~(1<<4);
   467  0005CC  98C7               	bcf	199,4,c	;volatile
   468                           
   469                           ;main.c: 34:     ANSELB &= ~(1<<4);
   470  0005CE  0104               	movlb	4	; () banked
   471  0005D0  9908               	bcf	8,4,b	;volatile
   472                           
   473                           ;main.c: 35:     WPUB &= ~(1<<4);
   474  0005D2  9909               	bcf	9,4,b	;volatile
   475                           
   476                           ;main.c: 36:     INLVLB &= ~(1<<4);
   477  0005D4  990C               	bcf	12,4,b	;volatile
   478                           
   479                           ;main.c: 37:     ODCONB &= ~(1<<4);
   480  0005D6  990A               	bcf	10,4,b	;volatile
   481                           
   482                           ;main.c: 38:     SLRCONB |= (1<<4);
   483  0005D8  890B               	bsf	11,4,b	;volatile
   484  0005DA                     
   485                           ; BSR set to: 4
   486  0005DA  0012               	return		;funcret
   487  0005DC                     __end_of_Config_GPIO:
   488                           	callstack 0
   489                           
   490 ;; *************** function _Clock_Config *****************
   491 ;; Defined at:
   492 ;;		line 64 in file "Configuracion.c"
   493 ;; Parameters:    Size  Location     Type
   494 ;;		None
   495 ;; Auto vars:     Size  Location     Type
   496 ;;		None
   497 ;; Return value:  Size  Location     Type
   498 ;;                  1    wreg      void 
   499 ;; Registers used:
   500 ;;		wreg, status,2
   501 ;; Tracked objects:
   502 ;;		On entry : 0/0
   503 ;;		On exit  : 0/0
   504 ;;		Unchanged: 0/0
   505 ;; Data sizes:     COMRAM   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK11  BANK12  BANK13  BANK14  BANK15  BANK1
      +6  BANK17  BANK18  BANK19  BANK20  BANK21  BANK22  BANK23  BANK24  BANK25  BANK26  BANK27  BANK28  BANK29  BANK30  BANK3
      +1  BANK32  BANK33  BANK34  BANK35  BANK36  BANK37
   506 ;;      Params:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0
   507 ;;      Locals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0
   508 ;;      Temps:          0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0
   509 ;;      Totals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0
   510 ;;Total ram usage:        0 bytes
   511 ;; Hardware stack levels used: 1
   512 ;; Hardware stack levels required when called: 2
   513 ;; This function calls:
   514 ;;		Nothing
   515 ;; This function is called by:
   516 ;;		_main
   517 ;; This function uses a non-reentrant model
   518 ;;
   519                           
   520                           	psect	text4
   521  0005EA                     __ptext4:
   522                           	callstack 0
   523  0005EA                     _Clock_Config:
   524                           	callstack 125
   525  0005EA  0E60               	movlw	96
   526  0005EC  0100               	movlb	0	; () banked
   527  0005EE  6FAD               	movwf	173,b	;volatile
   528  0005F0  0E00               	movlw	0
   529  0005F2  6FB1               	movwf	177,b	;volatile
   530  0005F4                     
   531                           ; BSR set to: 0
   532  0005F4  0012               	return		;funcret
   533  0005F6                     __end_of_Clock_Config:
   534                           	callstack 0
   535                           
   536 ;; *************** function _RutinaLP_ISR *****************
   537 ;; Defined at:
   538 ;;		line 41 in file "Interrupt.c"
   539 ;; Parameters:    Size  Location     Type
   540 ;;		None
   541 ;; Auto vars:     Size  Location     Type
   542 ;;		None
   543 ;; Return value:  Size  Location     Type
   544 ;;                  1    wreg      void 
   545 ;; Registers used:
   546 ;;		None
   547 ;; Tracked objects:
   548 ;;		On entry : 0/0
   549 ;;		On exit  : 0/0
   550 ;;		Unchanged: 0/0
   551 ;; Data sizes:     COMRAM   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK11  BANK12  BANK13  BANK14  BANK15  BANK1
      +6  BANK17  BANK18  BANK19  BANK20  BANK21  BANK22  BANK23  BANK24  BANK25  BANK26  BANK27  BANK28  BANK29  BANK30  BANK3
      +1  BANK32  BANK33  BANK34  BANK35  BANK36  BANK37
   552 ;;      Params:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0
   553 ;;      Locals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0
   554 ;;      Temps:          0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0
   555 ;;      Totals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0
   556 ;;Total ram usage:        0 bytes
   557 ;; Hardware stack levels used: 1
   558 ;; Hardware stack levels required when called: 1
   559 ;; This function calls:
   560 ;;		Nothing
   561 ;; This function is called by:
   562 ;;		Interrupt level 1
   563 ;; This function uses a non-reentrant model
   564 ;;
   565                           
   566                           	psect	text5
   567  0005F8                     __ptext5:
   568                           	callstack 0
   569  0005F8                     _RutinaLP_ISR:
   570                           	callstack 125
   571  0005F8  0011               	retfie		f
   572  0005FA                     __end_of_RutinaLP_ISR:
   573                           	callstack 0
   574                           
   575 ;; *************** function _RutinaHP_ISR *****************
   576 ;; Defined at:
   577 ;;		line 33 in file "Interrupt.c"
   578 ;; Parameters:    Size  Location     Type
   579 ;;		None
   580 ;; Auto vars:     Size  Location     Type
   581 ;;		None
   582 ;; Return value:  Size  Location     Type
   583 ;;                  1    wreg      void 
   584 ;; Registers used:
   585 ;;		wreg, status,2, status,0
   586 ;; Tracked objects:
   587 ;;		On entry : 0/0
   588 ;;		On exit  : 0/0
   589 ;;		Unchanged: 0/0
   590 ;; Data sizes:     COMRAM   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK11  BANK12  BANK13  BANK14  BANK15  BANK1
      +6  BANK17  BANK18  BANK19  BANK20  BANK21  BANK22  BANK23  BANK24  BANK25  BANK26  BANK27  BANK28  BANK29  BANK30  BANK3
      +1  BANK32  BANK33  BANK34  BANK35  BANK36  BANK37
   591 ;;      Params:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0
   592 ;;      Locals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0
   593 ;;      Temps:          0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0
   594 ;;      Totals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0
   595 ;;Total ram usage:        0 bytes
   596 ;; Hardware stack levels used: 1
   597 ;; This function calls:
   598 ;;		Nothing
   599 ;; This function is called by:
   600 ;;		Interrupt level 2
   601 ;; This function uses a non-reentrant model
   602 ;;
   603                           
   604                           	psect	text6
   605  0005DC                     __ptext6:
   606                           	callstack 0
   607  0005DC                     _RutinaHP_ISR:
   608                           	callstack 125
   609  0005DC                     
   610                           ;Interrupt.c: 35:     LATB ^= (1<<4);
   611  0005DC  0E10               	movlw	16
   612  0005DE  1ABF               	xorwf	191,f,c	;volatile
   613  0005E0                     
   614                           ;Interrupt.c: 36:         TMR0L = 125;
   615  0005E0  0E7D               	movlw	125
   616  0005E2  0103               	movlb	3	; () banked
   617  0005E4  6F18               	movwf	24,b	;volatile
   618  0005E6                     
   619                           ; BSR set to: 3
   620                           ;Interrupt.c: 38:     PIR3bits.TMR0IF = 0;
   621  0005E6  9EB1               	bcf	177,7,c	;volatile
   622  0005E8                     
   623                           ; BSR set to: 3
   624  0005E8  0011               	retfie		f
   625  0005EA                     __end_of_RutinaHP_ISR:
   626                           	callstack 0
   627                           
   628                           ;
   629                           ; Interrupt Vector Table @ 0x400
   630                           ;
   631                           
   632                           	psect	ivt0x400
   633  000400                     __pivt0x400:
   634                           	callstack 0
   635  000400                     ivt0x400_base:
   636                           	callstack 0
   637                           
   638                           ; Vector 0 : SWINT
   639  000400  017E               	dw	_RutinaLP_ISR shr (0+2)
   640                           
   641                           ; Vector 1 : HLVD
   642  000402  017E               	dw	_RutinaLP_ISR shr (0+2)
   643                           
   644                           ; Vector 2 : OSF
   645  000404  017E               	dw	_RutinaLP_ISR shr (0+2)
   646                           
   647                           ; Vector 3 : CSW
   648  000406  017E               	dw	_RutinaLP_ISR shr (0+2)
   649                           
   650                           ; Vector 4 : Undefined
   651  000408  013E               	dw	ivt0x400_undefint shr (0+2)
   652                           
   653                           ; Vector 5 : CLC1
   654  00040A  017E               	dw	_RutinaLP_ISR shr (0+2)
   655                           
   656                           ; Vector 6 : Undefined
   657  00040C  013E               	dw	ivt0x400_undefint shr (0+2)
   658                           
   659                           ; Vector 7 : IOC
   660  00040E  017E               	dw	_RutinaLP_ISR shr (0+2)
   661                           
   662                           ; Vector 8 : INT0
   663  000410  017E               	dw	_RutinaLP_ISR shr (0+2)
   664                           
   665                           ; Vector 9 : ZCD
   666  000412  017E               	dw	_RutinaLP_ISR shr (0+2)
   667                           
   668                           ; Vector 10 : AD
   669  000414  017E               	dw	_RutinaLP_ISR shr (0+2)
   670                           
   671                           ; Vector 11 : ACT
   672  000416  017E               	dw	_RutinaLP_ISR shr (0+2)
   673                           
   674                           ; Vector 12 : CMP1
   675  000418  017E               	dw	_RutinaLP_ISR shr (0+2)
   676                           
   677                           ; Vector 13 : SMT1
   678  00041A  017E               	dw	_RutinaLP_ISR shr (0+2)
   679                           
   680                           ; Vector 14 : SMT1PRA
   681  00041C  017E               	dw	_RutinaLP_ISR shr (0+2)
   682                           
   683                           ; Vector 15 : SMT1PRW
   684  00041E  017E               	dw	_RutinaLP_ISR shr (0+2)
   685                           
   686                           ; Vector 16 : ADT
   687  000420  017E               	dw	_RutinaLP_ISR shr (0+2)
   688                           
   689                           ; Vector 17 : Undefined
   690  000422  013E               	dw	ivt0x400_undefint shr (0+2)
   691                           
   692                           ; Vector 18 : Undefined
   693  000424  013E               	dw	ivt0x400_undefint shr (0+2)
   694                           
   695                           ; Vector 19 : Undefined
   696  000426  013E               	dw	ivt0x400_undefint shr (0+2)
   697                           
   698                           ; Vector 20 : DMA1SCNT
   699  000428  017E               	dw	_RutinaLP_ISR shr (0+2)
   700                           
   701                           ; Vector 21 : DMA1DCNT
   702  00042A  017E               	dw	_RutinaLP_ISR shr (0+2)
   703                           
   704                           ; Vector 22 : DMA1OR
   705  00042C  017E               	dw	_RutinaLP_ISR shr (0+2)
   706                           
   707                           ; Vector 23 : DMA1A
   708  00042E  017E               	dw	_RutinaLP_ISR shr (0+2)
   709                           
   710                           ; Vector 24 : SPI1RX
   711  000430  017E               	dw	_RutinaLP_ISR shr (0+2)
   712                           
   713                           ; Vector 25 : SPI1TX
   714  000432  017E               	dw	_RutinaLP_ISR shr (0+2)
   715                           
   716                           ; Vector 26 : SPI1
   717  000434  017E               	dw	_RutinaLP_ISR shr (0+2)
   718                           
   719                           ; Vector 27 : TMR2
   720  000436  017E               	dw	_RutinaLP_ISR shr (0+2)
   721                           
   722                           ; Vector 28 : TMR1
   723  000438  017E               	dw	_RutinaLP_ISR shr (0+2)
   724                           
   725                           ; Vector 29 : TMR1G
   726  00043A  017E               	dw	_RutinaLP_ISR shr (0+2)
   727                           
   728                           ; Vector 30 : CCP1
   729  00043C  017E               	dw	_RutinaLP_ISR shr (0+2)
   730                           
   731                           ; Vector 31 : TMR0
   732  00043E  0177               	dw	_RutinaHP_ISR shr (0+2)
   733                           
   734                           ; Vector 32 : U1RX
   735  000440  017E               	dw	_RutinaLP_ISR shr (0+2)
   736                           
   737                           ; Vector 33 : U1TX
   738  000442  017E               	dw	_RutinaLP_ISR shr (0+2)
   739                           
   740                           ; Vector 34 : U1E
   741  000444  017E               	dw	_RutinaLP_ISR shr (0+2)
   742                           
   743                           ; Vector 35 : U1
   744  000446  017E               	dw	_RutinaLP_ISR shr (0+2)
   745                           
   746                           ; Vector 36 : Undefined
   747  000448  013E               	dw	ivt0x400_undefint shr (0+2)
   748                           
   749                           ; Vector 37 : Undefined
   750  00044A  013E               	dw	ivt0x400_undefint shr (0+2)
   751                           
   752                           ; Vector 38 : PWM1PR
   753  00044C  017E               	dw	_RutinaLP_ISR shr (0+2)
   754                           
   755                           ; Vector 39 : PWM1
   756  00044E  017E               	dw	_RutinaLP_ISR shr (0+2)
   757                           
   758                           ; Vector 40 : SPI2RX
   759  000450  017E               	dw	_RutinaLP_ISR shr (0+2)
   760                           
   761                           ; Vector 41 : SPI2TX
   762  000452  017E               	dw	_RutinaLP_ISR shr (0+2)
   763                           
   764                           ; Vector 42 : SPI2
   765  000454  017E               	dw	_RutinaLP_ISR shr (0+2)
   766                           
   767                           ; Vector 43 : Undefined
   768  000456  013E               	dw	ivt0x400_undefint shr (0+2)
   769                           
   770                           ; Vector 44 : TMR3
   771  000458  017E               	dw	_RutinaLP_ISR shr (0+2)
   772                           
   773                           ; Vector 45 : TMR3G
   774  00045A  017E               	dw	_RutinaLP_ISR shr (0+2)
   775                           
   776                           ; Vector 46 : PWM2PR
   777  00045C  017E               	dw	_RutinaLP_ISR shr (0+2)
   778                           
   779                           ; Vector 47 : PWM2
   780  00045E  017E               	dw	_RutinaLP_ISR shr (0+2)
   781                           
   782                           ; Vector 48 : INT1
   783  000460  017E               	dw	_RutinaLP_ISR shr (0+2)
   784                           
   785                           ; Vector 49 : CLC2
   786  000462  017E               	dw	_RutinaLP_ISR shr (0+2)
   787                           
   788                           ; Vector 50 : CWG1
   789  000464  017E               	dw	_RutinaLP_ISR shr (0+2)
   790                           
   791                           ; Vector 51 : NCO1
   792  000466  017E               	dw	_RutinaLP_ISR shr (0+2)
   793                           
   794                           ; Vector 52 : DMA2SCNT
   795  000468  017E               	dw	_RutinaLP_ISR shr (0+2)
   796                           
   797                           ; Vector 53 : DMA2DCNT
   798  00046A  017E               	dw	_RutinaLP_ISR shr (0+2)
   799                           
   800                           ; Vector 54 : DMA2OR
   801  00046C  017E               	dw	_RutinaLP_ISR shr (0+2)
   802                           
   803                           ; Vector 55 : DMA2A
   804  00046E  017E               	dw	_RutinaLP_ISR shr (0+2)
   805                           
   806                           ; Vector 56 : I2C1RX
   807  000470  017E               	dw	_RutinaLP_ISR shr (0+2)
   808                           
   809                           ; Vector 57 : I2C1TX
   810  000472  017E               	dw	_RutinaLP_ISR shr (0+2)
   811                           
   812                           ; Vector 58 : I2C1
   813  000474  017E               	dw	_RutinaLP_ISR shr (0+2)
   814                           
   815                           ; Vector 59 : I2C1E
   816  000476  017E               	dw	_RutinaLP_ISR shr (0+2)
   817                           
   818                           ; Vector 60 : Undefined
   819  000478  013E               	dw	ivt0x400_undefint shr (0+2)
   820                           
   821                           ; Vector 61 : CLC3
   822  00047A  017E               	dw	_RutinaLP_ISR shr (0+2)
   823                           
   824                           ; Vector 62 : PWM3PR
   825  00047C  017E               	dw	_RutinaLP_ISR shr (0+2)
   826                           
   827                           ; Vector 63 : PWM3
   828  00047E  017E               	dw	_RutinaLP_ISR shr (0+2)
   829                           
   830                           ; Vector 64 : U2RX
   831  000480  017E               	dw	_RutinaLP_ISR shr (0+2)
   832                           
   833                           ; Vector 65 : U2TX
   834  000482  017E               	dw	_RutinaLP_ISR shr (0+2)
   835                           
   836                           ; Vector 66 : U2E
   837  000484  017E               	dw	_RutinaLP_ISR shr (0+2)
   838                           
   839                           ; Vector 67 : U2
   840  000486  017E               	dw	_RutinaLP_ISR shr (0+2)
   841                           
   842                           ; Vector 68 : TMR5
   843  000488  017E               	dw	_RutinaLP_ISR shr (0+2)
   844                           
   845                           ; Vector 69 : TMR5G
   846  00048A  017E               	dw	_RutinaLP_ISR shr (0+2)
   847                           
   848                           ; Vector 70 : CCP2
   849  00048C  017E               	dw	_RutinaLP_ISR shr (0+2)
   850                           
   851                           ; Vector 71 : SCAN
   852  00048E  017E               	dw	_RutinaLP_ISR shr (0+2)
   853                           
   854                           ; Vector 72 : U3RX
   855  000490  017E               	dw	_RutinaLP_ISR shr (0+2)
   856                           
   857                           ; Vector 73 : U3TX
   858  000492  017E               	dw	_RutinaLP_ISR shr (0+2)
   859                           
   860                           ; Vector 74 : U3E
   861  000494  017E               	dw	_RutinaLP_ISR shr (0+2)
   862                           
   863                           ; Vector 75 : U3
   864  000496  017E               	dw	_RutinaLP_ISR shr (0+2)
   865                           
   866                           ; Vector 76 : Undefined
   867  000498  013E               	dw	ivt0x400_undefint shr (0+2)
   868                           
   869                           ; Vector 77 : CLC4
   870  00049A  017E               	dw	_RutinaLP_ISR shr (0+2)
   871                           
   872                           ; Vector 78 : Undefined
   873  00049C  013E               	dw	ivt0x400_undefint shr (0+2)
   874                           
   875                           ; Vector 79 : Undefined
   876  00049E  013E               	dw	ivt0x400_undefint shr (0+2)
   877                           
   878                           ; Vector 80 : INT2
   879  0004A0  017E               	dw	_RutinaLP_ISR shr (0+2)
   880                           
   881                           ; Vector 81 : CLC5
   882  0004A2  017E               	dw	_RutinaLP_ISR shr (0+2)
   883                           
   884                           ; Vector 82 : CWG2
   885  0004A4  017E               	dw	_RutinaLP_ISR shr (0+2)
   886                           
   887                           ; Vector 83 : NCO2
   888  0004A6  017E               	dw	_RutinaLP_ISR shr (0+2)
   889                           
   890                           ; Vector 84 : DMA3SCNT
   891  0004A8  017E               	dw	_RutinaLP_ISR shr (0+2)
   892                           
   893                           ; Vector 85 : DMA3DCNT
   894  0004AA  017E               	dw	_RutinaLP_ISR shr (0+2)
   895                           
   896                           ; Vector 86 : DMA3OR
   897  0004AC  017E               	dw	_RutinaLP_ISR shr (0+2)
   898                           
   899                           ; Vector 87 : DMA3A
   900  0004AE  017E               	dw	_RutinaLP_ISR shr (0+2)
   901                           
   902                           ; Vector 88 : CCP3
   903  0004B0  017E               	dw	_RutinaLP_ISR shr (0+2)
   904                           
   905                           ; Vector 89 : CLC6
   906  0004B2  017E               	dw	_RutinaLP_ISR shr (0+2)
   907                           
   908                           ; Vector 90 : CWG3
   909  0004B4  017E               	dw	_RutinaLP_ISR shr (0+2)
   910                           
   911                           ; Vector 91 : TMR4
   912  0004B6  017E               	dw	_RutinaLP_ISR shr (0+2)
   913                           
   914                           ; Vector 92 : DMA4SCNT
   915  0004B8  017E               	dw	_RutinaLP_ISR shr (0+2)
   916                           
   917                           ; Vector 93 : DMA4DCNT
   918  0004BA  017E               	dw	_RutinaLP_ISR shr (0+2)
   919                           
   920                           ; Vector 94 : DMA4OR
   921  0004BC  017E               	dw	_RutinaLP_ISR shr (0+2)
   922                           
   923                           ; Vector 95 : DMA4A
   924  0004BE  017E               	dw	_RutinaLP_ISR shr (0+2)
   925                           
   926                           ; Vector 96 : U4RX
   927  0004C0  017E               	dw	_RutinaLP_ISR shr (0+2)
   928                           
   929                           ; Vector 97 : U4TX
   930  0004C2  017E               	dw	_RutinaLP_ISR shr (0+2)
   931                           
   932                           ; Vector 98 : U4E
   933  0004C4  017E               	dw	_RutinaLP_ISR shr (0+2)
   934                           
   935                           ; Vector 99 : U4
   936  0004C6  017E               	dw	_RutinaLP_ISR shr (0+2)
   937                           
   938                           ; Vector 100 : DMA5SCNT
   939  0004C8  017E               	dw	_RutinaLP_ISR shr (0+2)
   940                           
   941                           ; Vector 101 : DMA5DCNT
   942  0004CA  017E               	dw	_RutinaLP_ISR shr (0+2)
   943                           
   944                           ; Vector 102 : DMA5OR
   945  0004CC  017E               	dw	_RutinaLP_ISR shr (0+2)
   946                           
   947                           ; Vector 103 : DMA5A
   948  0004CE  017E               	dw	_RutinaLP_ISR shr (0+2)
   949                           
   950                           ; Vector 104 : U5RX
   951  0004D0  017E               	dw	_RutinaLP_ISR shr (0+2)
   952                           
   953                           ; Vector 105 : U5TX
   954  0004D2  017E               	dw	_RutinaLP_ISR shr (0+2)
   955                           
   956                           ; Vector 106 : U5E
   957  0004D4  017E               	dw	_RutinaLP_ISR shr (0+2)
   958                           
   959                           ; Vector 107 : U5
   960  0004D6  017E               	dw	_RutinaLP_ISR shr (0+2)
   961                           
   962                           ; Vector 108 : DMA6SCNT
   963  0004D8  017E               	dw	_RutinaLP_ISR shr (0+2)
   964                           
   965                           ; Vector 109 : DMA6DCNT
   966  0004DA  017E               	dw	_RutinaLP_ISR shr (0+2)
   967                           
   968                           ; Vector 110 : DMA6OR
   969  0004DC  017E               	dw	_RutinaLP_ISR shr (0+2)
   970                           
   971                           ; Vector 111 : DMA6A
   972  0004DE  017E               	dw	_RutinaLP_ISR shr (0+2)
   973                           
   974                           ; Vector 112 : Undefined
   975  0004E0  013E               	dw	ivt0x400_undefint shr (0+2)
   976                           
   977                           ; Vector 113 : CLC7
   978  0004E2  017E               	dw	_RutinaLP_ISR shr (0+2)
   979                           
   980                           ; Vector 114 : CMP2
   981  0004E4  017E               	dw	_RutinaLP_ISR shr (0+2)
   982                           
   983                           ; Vector 115 : NCO3
   984  0004E6  017E               	dw	_RutinaLP_ISR shr (0+2)
   985                           
   986                           ; Vector 116 : Undefined
   987  0004E8  013E               	dw	ivt0x400_undefint shr (0+2)
   988                           
   989                           ; Vector 117 : Undefined
   990  0004EA  013E               	dw	ivt0x400_undefint shr (0+2)
   991                           
   992                           ; Vector 118 : Undefined
   993  0004EC  013E               	dw	ivt0x400_undefint shr (0+2)
   994                           
   995                           ; Vector 119 : Undefined
   996  0004EE  013E               	dw	ivt0x400_undefint shr (0+2)
   997                           
   998                           ; Vector 120 : NVM
   999  0004F0  017E               	dw	_RutinaLP_ISR shr (0+2)
  1000                           
  1001                           ; Vector 121 : CLC8
  1002  0004F2  017E               	dw	_RutinaLP_ISR shr (0+2)
  1003                           
  1004                           ; Vector 122 : CRC
  1005  0004F4  017E               	dw	_RutinaLP_ISR shr (0+2)
  1006                           
  1007                           ; Vector 123 : TMR6
  1008  0004F6  017E               	dw	_RutinaLP_ISR shr (0+2)
  1009  0004F8                     ivt0x400_undefint:
  1010                           	callstack 0
  1011  0004F8  00FF               	reset	
  1012  0000                     
  1013                           	psect	rparam
  1014  0000                     
  1015                           	psect	idloc
  1016                           
  1017                           ;Config register IDLOC0 @ 0x200000
  1018                           ;	unspecified, using default values
  1019  200000                     	org	2097152
  1020  200000  0FFF               	dw	4095
  1021                           
  1022                           ;Config register IDLOC1 @ 0x200002
  1023                           ;	unspecified, using default values
  1024  200002                     	org	2097154
  1025  200002  0FFF               	dw	4095
  1026                           
  1027                           ;Config register IDLOC2 @ 0x200004
  1028                           ;	unspecified, using default values
  1029  200004                     	org	2097156
  1030  200004  0FFF               	dw	4095
  1031                           
  1032                           ;Config register IDLOC3 @ 0x200006
  1033                           ;	unspecified, using default values
  1034  200006                     	org	2097158
  1035  200006  0FFF               	dw	4095
  1036                           
  1037                           ;Config register IDLOC4 @ 0x200008
  1038                           ;	unspecified, using default values
  1039  200008                     	org	2097160
  1040  200008  0FFF               	dw	4095
  1041                           
  1042                           ;Config register IDLOC5 @ 0x20000A
  1043                           ;	unspecified, using default values
  1044  20000A                     	org	2097162
  1045  20000A  0FFF               	dw	4095
  1046                           
  1047                           ;Config register IDLOC6 @ 0x20000C
  1048                           ;	unspecified, using default values
  1049  20000C                     	org	2097164
  1050  20000C  0FFF               	dw	4095
  1051                           
  1052                           ;Config register IDLOC7 @ 0x20000E
  1053                           ;	unspecified, using default values
  1054  20000E                     	org	2097166
  1055  20000E  0FFF               	dw	4095
  1056                           
  1057                           ;Config register IDLOC8 @ 0x200010
  1058                           ;	unspecified, using default values
  1059  200010                     	org	2097168
  1060  200010  0FFF               	dw	4095
  1061                           
  1062                           ;Config register IDLOC9 @ 0x200012
  1063                           ;	unspecified, using default values
  1064  200012                     	org	2097170
  1065  200012  0FFF               	dw	4095
  1066                           
  1067                           ;Config register IDLOC10 @ 0x200014
  1068                           ;	unspecified, using default values
  1069  200014                     	org	2097172
  1070  200014  0FFF               	dw	4095
  1071                           
  1072                           ;Config register IDLOC11 @ 0x200016
  1073                           ;	unspecified, using default values
  1074  200016                     	org	2097174
  1075  200016  0FFF               	dw	4095
  1076                           
  1077                           ;Config register IDLOC12 @ 0x200018
  1078                           ;	unspecified, using default values
  1079  200018                     	org	2097176
  1080  200018  0FFF               	dw	4095
  1081                           
  1082                           ;Config register IDLOC13 @ 0x20001A
  1083                           ;	unspecified, using default values
  1084  20001A                     	org	2097178
  1085  20001A  0FFF               	dw	4095
  1086                           
  1087                           ;Config register IDLOC14 @ 0x20001C
  1088                           ;	unspecified, using default values
  1089  20001C                     	org	2097180
  1090  20001C  0FFF               	dw	4095
  1091                           
  1092                           ;Config register IDLOC15 @ 0x20001E
  1093                           ;	unspecified, using default values
  1094  20001E                     	org	2097182
  1095  20001E  0FFF               	dw	4095
  1096                           
  1097                           	psect	config
  1098                           
  1099                           ;Config register CONFIG1 @ 0x300000
  1100                           ;	External Oscillator Selection
  1101                           ;	FEXTOSC = OFF, Oscillator not enabled
  1102                           ;	Reset Oscillator Selection
  1103                           ;	RSTOSC = HFINTOSC_1MHZ, HFINTOSC with HFFRQ = 4 MHz and CDIV = 4:1
  1104  300000                     	org	3145728
  1105  300000  EC                 	db	236
  1106                           
  1107                           ;Config register CONFIG2 @ 0x300001
  1108                           ;	Clock out Enable bit
  1109                           ;	CLKOUTEN = OFF, CLKOUT function is disabled
  1110                           ;	PRLOCKED One-Way Set Enable bit
  1111                           ;	PR1WAY = OFF, PRLOCKED bit can be set and cleared repeatedly
  1112                           ;	Clock Switch Enable bit
  1113                           ;	CSWEN = ON, Writing to NOSC and NDIV is allowed
  1114                           ;	Fail-Safe Clock Monitor Enable bit
  1115                           ;	FCMEN = OFF, Fail-Safe Clock Monitor disabled
  1116  300001                     	org	3145729
  1117  300001  DD                 	db	221
  1118                           
  1119                           ;Config register CONFIG3 @ 0x300002
  1120                           ;	MCLR Enable bit
  1121                           ;	MCLRE = EXTMCLR, If LVP = 0, MCLR pin is MCLR; If LVP = 1, RE3 pin function is MCLR
  1122                           ;	Power-up timer selection bits
  1123                           ;	PWRTS = PWRT_OFF, PWRT is disabled
  1124                           ;	Multi-vector enable bit
  1125                           ;	MVECEN = ON, Multi-vector enabled, Vector table used for interrupts
  1126                           ;	IVTLOCK bit One-way set enable bit
  1127                           ;	IVT1WAY = ON, IVTLOCKED bit can be cleared and set only once
  1128                           ;	Low Power BOR Enable bit
  1129                           ;	LPBOREN = OFF, Low-Power BOR disabled
  1130                           ;	Brown-out Reset Enable bits
  1131                           ;	BOREN = SBORDIS, Brown-out Reset enabled , SBOREN bit is ignored
  1132  300002                     	org	3145730
  1133  300002  FF                 	db	255
  1134                           
  1135                           ;Config register CONFIG4 @ 0x300003
  1136                           ;	Brown-out Reset Voltage Selection bits
  1137                           ;	BORV = VBOR_1P9, Brown-out Reset Voltage (VBOR) set to 1.9V
  1138                           ;	ZCD Disable bit
  1139                           ;	ZCD = OFF, ZCD module is disabled. ZCD can be enabled by setting the ZCDSEN bit of ZCD
      +                          CON
  1140                           ;	PPSLOCK bit One-Way Set Enable bit
  1141                           ;	PPS1WAY = ON, PPSLOCKED bit can be cleared and set only once; PPS registers remain loc
      +                          ked after one clear/set cycle
  1142                           ;	Stack Full/Underflow Reset Enable bit
  1143                           ;	STVREN = ON, Stack full/underflow will cause Reset
  1144                           ;	Low Voltage Programming Enable bit
  1145                           ;	LVP = ON, Low voltage programming enabled. MCLR/VPP pin function is MCLR. MCLRE config
      +                          uration bit is ignored
  1146                           ;	Extended Instruction Set Enable bit
  1147                           ;	XINST = OFF, Extended Instruction Set and Indexed Addressing Mode disabled
  1148  300003                     	org	3145731
  1149  300003  FF                 	db	255
  1150                           
  1151                           ;Config register CONFIG5 @ 0x300004
  1152                           ;	WDT Period selection bits
  1153                           ;	WDTCPS = WDTCPS_31, Divider ratio 1:65536; software control of WDTPS
  1154                           ;	WDT operating mode
  1155                           ;	WDTE = OFF, WDT Disabled; SWDTEN is ignored
  1156  300004                     	org	3145732
  1157  300004  9F                 	db	159
  1158                           
  1159                           ;Config register CONFIG6 @ 0x300005
  1160                           ;	WDT Window Select bits
  1161                           ;	WDTCWS = WDTCWS_7, window always open (100%); software control; keyed access not requi
      +                          red
  1162                           ;	WDT input clock selector
  1163                           ;	WDTCCS = SC, Software Control
  1164  300005                     	org	3145733
  1165  300005  FF                 	db	255
  1166                           
  1167                           ;Config register CONFIG7 @ 0x300006
  1168                           ;	Boot Block Size selection bits
  1169                           ;	BBSIZE = BBSIZE_512, Boot Block size is 512 words
  1170                           ;	Boot Block enable bit
  1171                           ;	BBEN = OFF, Boot block disabled
  1172                           ;	Storage Area Flash enable bit
  1173                           ;	SAFEN = OFF, SAF disabled
  1174                           ;	Background Debugger
  1175                           ;	DEBUG = OFF, Background Debugger disabled
  1176  300006                     	org	3145734
  1177  300006  FF                 	db	255
  1178                           
  1179                           ;Config register CONFIG8 @ 0x300007
  1180                           ;	Boot Block Write Protection bit
  1181                           ;	WRTB = OFF, Boot Block not Write protected
  1182                           ;	Configuration Register Write Protection bit
  1183                           ;	WRTC = OFF, Configuration registers not Write protected
  1184                           ;	Data EEPROM Write Protection bit
  1185                           ;	WRTD = OFF, Data EEPROM not Write protected
  1186                           ;	SAF Write protection bit
  1187                           ;	WRTSAF = OFF, SAF not Write Protected
  1188                           ;	Application Block write protection bit
  1189                           ;	WRTAPP = OFF, Application Block not write protected
  1190  300007                     	org	3145735
  1191  300007  FF                 	db	255
  1192                           
  1193                           ; Padding undefined space
  1194  300008                     	org	3145736
  1195  300008  FF                 	db	255
  1196                           
  1197                           ;Config register CONFIG10 @ 0x300009
  1198                           ;	PFM and Data EEPROM Code Protection bit
  1199                           ;	CP = OFF, PFM and Data EEPROM code protection disabled
  1200  300009                     	org	3145737
  1201  300009  FF                 	db	255
  1202                           tosu	equ	0x4FF
  1203                           tosh	equ	0x4FE
  1204                           tosl	equ	0x4FD
  1205                           stkptr	equ	0x4FC
  1206                           pclatu	equ	0x4FB
  1207                           pclath	equ	0x4FA
  1208                           pcl	equ	0x4F9
  1209                           tblptru	equ	0x4F8
  1210                           tblptrh	equ	0x4F7
  1211                           tblptrl	equ	0x4F6
  1212                           tablat	equ	0x4F5
  1213                           prodh	equ	0x4F4
  1214                           prodl	equ	0x4F3
  1215                           indf0	equ	0x4EF
  1216                           postinc0	equ	0x4EE
  1217                           postdec0	equ	0x4ED
  1218                           preinc0	equ	0x4EC
  1219                           plusw0	equ	0x4EB
  1220                           fsr0h	equ	0x4EA
  1221                           fsr0l	equ	0x4E9
  1222                           wreg	equ	0x4E8
  1223                           indf1	equ	0x4E7
  1224                           postinc1	equ	0x4E6
  1225                           postdec1	equ	0x4E5
  1226                           preinc1	equ	0x4E4
  1227                           plusw1	equ	0x4E3
  1228                           fsr1h	equ	0x4E2
  1229                           fsr1l	equ	0x4E1
  1230                           bsr	equ	0x4E0
  1231                           indf2	equ	0x4DF
  1232                           postinc2	equ	0x4DE
  1233                           postdec2	equ	0x4DD
  1234                           preinc2	equ	0x4DC
  1235                           plusw2	equ	0x4DB
  1236                           fsr2h	equ	0x4DA
  1237                           fsr2l	equ	0x4D9
  1238                           status	equ	0x4D8

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         0
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM           95      8       8
    BANK5           160      0       0
    BANK6           256      0       0
    BANK7           256      0       0
    BANK8           256      0       0
    BANK9           256      0       0
    BANK10          256      0       0
    BANK11          256      0       0
    BANK12          256      0       0
    BANK13          256      0       0
    BANK14          256      0       0
    BANK15          256      0       0
    BANK16          256      0       0
    BANK17          256      0       0
    BANK18          256      0       0
    BANK19          256      0       0
    BANK20          256      0       0
    BANK21          256      0       0
    BANK22          256      0       0
    BANK23          256      0       0
    BANK24          256      0       0
    BANK25          256      0       0
    BANK26          256      0       0
    BANK27          256      0       0
    BANK28          256      0       0
    BANK29          256      0       0
    BANK30          256      0       0
    BANK31          256      0       0
    BANK32          256      0       0
    BANK33          256      0       0
    BANK34          256      0       0
    BANK35          256      0       0
    BANK36          256      0       0
    BANK37          256      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMRAM

    _main->_TimerInit

Critical Paths under _RutinaLP_ISR in COMRAM

    None.

Critical Paths under _RutinaHP_ISR in COMRAM

    None.

Critical Paths under _main in BANK5

    None.

Critical Paths under _RutinaLP_ISR in BANK5

    None.

Critical Paths under _RutinaHP_ISR in BANK5

    None.

Critical Paths under _main in BANK6

    None.

Critical Paths under _RutinaLP_ISR in BANK6

    None.

Critical Paths under _RutinaHP_ISR in BANK6

    None.

Critical Paths under _main in BANK7

    None.

Critical Paths under _RutinaLP_ISR in BANK7

    None.

Critical Paths under _RutinaHP_ISR in BANK7

    None.

Critical Paths under _main in BANK8

    None.

Critical Paths under _RutinaLP_ISR in BANK8

    None.

Critical Paths under _RutinaHP_ISR in BANK8

    None.

Critical Paths under _main in BANK9

    None.

Critical Paths under _RutinaLP_ISR in BANK9

    None.

Critical Paths under _RutinaHP_ISR in BANK9

    None.

Critical Paths under _main in BANK10

    None.

Critical Paths under _RutinaLP_ISR in BANK10

    None.

Critical Paths under _RutinaHP_ISR in BANK10

    None.

Critical Paths under _main in BANK11

    None.

Critical Paths under _RutinaLP_ISR in BANK11

    None.

Critical Paths under _RutinaHP_ISR in BANK11

    None.

Critical Paths under _main in BANK12

    None.

Critical Paths under _RutinaLP_ISR in BANK12

    None.

Critical Paths under _RutinaHP_ISR in BANK12

    None.

Critical Paths under _main in BANK13

    None.

Critical Paths under _RutinaLP_ISR in BANK13

    None.

Critical Paths under _RutinaHP_ISR in BANK13

    None.

Critical Paths under _main in BANK14

    None.

Critical Paths under _RutinaLP_ISR in BANK14

    None.

Critical Paths under _RutinaHP_ISR in BANK14

    None.

Critical Paths under _main in BANK15

    None.

Critical Paths under _RutinaLP_ISR in BANK15

    None.

Critical Paths under _RutinaHP_ISR in BANK15

    None.

Critical Paths under _main in BANK16

    None.

Critical Paths under _RutinaLP_ISR in BANK16

    None.

Critical Paths under _RutinaHP_ISR in BANK16

    None.

Critical Paths under _main in BANK17

    None.

Critical Paths under _RutinaLP_ISR in BANK17

    None.

Critical Paths under _RutinaHP_ISR in BANK17

    None.

Critical Paths under _main in BANK18

    None.

Critical Paths under _RutinaLP_ISR in BANK18

    None.

Critical Paths under _RutinaHP_ISR in BANK18

    None.

Critical Paths under _main in BANK19

    None.

Critical Paths under _RutinaLP_ISR in BANK19

    None.

Critical Paths under _RutinaHP_ISR in BANK19

    None.

Critical Paths under _main in BANK20

    None.

Critical Paths under _RutinaLP_ISR in BANK20

    None.

Critical Paths under _RutinaHP_ISR in BANK20

    None.

Critical Paths under _main in BANK21

    None.

Critical Paths under _RutinaLP_ISR in BANK21

    None.

Critical Paths under _RutinaHP_ISR in BANK21

    None.

Critical Paths under _main in BANK22

    None.

Critical Paths under _RutinaLP_ISR in BANK22

    None.

Critical Paths under _RutinaHP_ISR in BANK22

    None.

Critical Paths under _main in BANK23

    None.

Critical Paths under _RutinaLP_ISR in BANK23

    None.

Critical Paths under _RutinaHP_ISR in BANK23

    None.

Critical Paths under _main in BANK24

    None.

Critical Paths under _RutinaLP_ISR in BANK24

    None.

Critical Paths under _RutinaHP_ISR in BANK24

    None.

Critical Paths under _main in BANK25

    None.

Critical Paths under _RutinaLP_ISR in BANK25

    None.

Critical Paths under _RutinaHP_ISR in BANK25

    None.

Critical Paths under _main in BANK26

    None.

Critical Paths under _RutinaLP_ISR in BANK26

    None.

Critical Paths under _RutinaHP_ISR in BANK26

    None.

Critical Paths under _main in BANK27

    None.

Critical Paths under _RutinaLP_ISR in BANK27

    None.

Critical Paths under _RutinaHP_ISR in BANK27

    None.

Critical Paths under _main in BANK28

    None.

Critical Paths under _RutinaLP_ISR in BANK28

    None.

Critical Paths under _RutinaHP_ISR in BANK28

    None.

Critical Paths under _main in BANK29

    None.

Critical Paths under _RutinaLP_ISR in BANK29

    None.

Critical Paths under _RutinaHP_ISR in BANK29

    None.

Critical Paths under _main in BANK30

    None.

Critical Paths under _RutinaLP_ISR in BANK30

    None.

Critical Paths under _RutinaHP_ISR in BANK30

    None.

Critical Paths under _main in BANK31

    None.

Critical Paths under _RutinaLP_ISR in BANK31

    None.

Critical Paths under _RutinaHP_ISR in BANK31

    None.

Critical Paths under _main in BANK32

    None.

Critical Paths under _RutinaLP_ISR in BANK32

    None.

Critical Paths under _RutinaHP_ISR in BANK32

    None.

Critical Paths under _main in BANK33

    None.

Critical Paths under _RutinaLP_ISR in BANK33

    None.

Critical Paths under _RutinaHP_ISR in BANK33

    None.

Critical Paths under _main in BANK34

    None.

Critical Paths under _RutinaLP_ISR in BANK34

    None.

Critical Paths under _RutinaHP_ISR in BANK34

    None.

Critical Paths under _main in BANK35

    None.

Critical Paths under _RutinaLP_ISR in BANK35

    None.

Critical Paths under _RutinaHP_ISR in BANK35

    None.

Critical Paths under _main in BANK36

    None.

Critical Paths under _RutinaLP_ISR in BANK36

    None.

Critical Paths under _RutinaHP_ISR in BANK36

    None.

Critical Paths under _main in BANK37

    None.

Critical Paths under _RutinaLP_ISR in BANK37

    None.

Critical Paths under _RutinaHP_ISR in BANK37

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 5     0      5      15
                                              3 COMRAM     5     0      5
                       _Clock_Config
                        _Config_GPIO
                   _Interrupt_Config
                          _TimerInit
 ---------------------------------------------------------------------------------
 (1) _TimerInit                                            3     3      0      15
                                              0 COMRAM     3     3      0
 ---------------------------------------------------------------------------------
 (1) _Interrupt_Config                                     0     0      0       0
 ---------------------------------------------------------------------------------
 (1) _Config_GPIO                                          0     0      0       0
 ---------------------------------------------------------------------------------
 (1) _Clock_Config                                         0     0      0       0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 1
 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (2) _RutinaLP_ISR                                         0     0      0       0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 2
 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (3) _RutinaHP_ISR                                         0     0      0       0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 3
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)
   _Clock_Config
   _Config_GPIO
   _Interrupt_Config
   _TimerInit

 _RutinaLP_ISR (ROOT)

 _RutinaHP_ISR (ROOT)

 Address spaces:
Name               Size   Autos  Total    Cost      Usage
BITCOMRAM           5F      0       0       0        0.0%
EEDATA             400      0       0       0        0.0%
NULL                 0      0       0       0        0.0%
CODE                 0      0       0       0        0.0%
COMRAM              5F      8       8       1        8.4%
STACK                0      0       0       2        0.0%
DATA                 0      0       0       3        0.0%
BITBANK5            A0      0       0       4        0.0%
BANK5               A0      0       0       5        0.0%
BITBANK6           100      0       0       6        0.0%
BANK6              100      0       0       7        0.0%
BITBANK7           100      0       0       8        0.0%
BANK7              100      0       0       9        0.0%
BITBANK8           100      0       0      10        0.0%
BANK8              100      0       0      11        0.0%
BITBANK9           100      0       0      12        0.0%
BANK9              100      0       0      13        0.0%
BITBANK10          100      0       0      14        0.0%
BANK10             100      0       0      15        0.0%
BITBANK11          100      0       0      16        0.0%
BANK11             100      0       0      17        0.0%
BITBANK12          100      0       0      18        0.0%
BANK12             100      0       0      19        0.0%
BITBANK13          100      0       0      20        0.0%
BANK13             100      0       0      21        0.0%
BITBANK14          100      0       0      22        0.0%
BANK14             100      0       0      23        0.0%
BITBANK15          100      0       0      24        0.0%
BANK15             100      0       0      25        0.0%
BITBANK16          100      0       0      26        0.0%
BANK16             100      0       0      27        0.0%
BITBANK17          100      0       0      28        0.0%
BANK17             100      0       0      29        0.0%
BITBANK18          100      0       0      30        0.0%
BANK18             100      0       0      31        0.0%
BITBANK19          100      0       0      32        0.0%
BANK19             100      0       0      33        0.0%
BITBANK20          100      0       0      34        0.0%
BANK20             100      0       0      35        0.0%
BITBANK21          100      0       0      36        0.0%
BANK21             100      0       0      37        0.0%
BITBANK22          100      0       0      38        0.0%
BANK22             100      0       0      39        0.0%
BITBANK23          100      0       0      40        0.0%
BANK23             100      0       0      41        0.0%
BITBANK24          100      0       0      42        0.0%
BANK24             100      0       0      43        0.0%
BITBANK25          100      0       0      44        0.0%
BANK25             100      0       0      45        0.0%
BITBANK26          100      0       0      46        0.0%
BANK26             100      0       0      47        0.0%
BITBANK27          100      0       0      48        0.0%
BANK27             100      0       0      49        0.0%
BITBANK28          100      0       0      50        0.0%
BANK28             100      0       0      51        0.0%
BITBANK29          100      0       0      52        0.0%
BANK29             100      0       0      53        0.0%
BITBANK30          100      0       0      54        0.0%
BANK30             100      0       0      55        0.0%
BITBANK31          100      0       0      56        0.0%
BANK31             100      0       0      57        0.0%
BITBANK32          100      0       0      58        0.0%
BANK32             100      0       0      59        0.0%
BITBANK33          100      0       0      60        0.0%
BANK33             100      0       0      61        0.0%
BITBANK34          100      0       0      62        0.0%
BANK34             100      0       0      63        0.0%
BITBANK35          100      0       0      64        0.0%
BANK35             100      0       0      65        0.0%
BITBANK36          100      0       0      66        0.0%
BANK36             100      0       0      67        0.0%
BANK37             100      0       0      68        0.0%
ABS                  0      0       0      69        0.0%
BITBANK37          100      0       0      70        0.0%
BIGRAM            20FF      0       0      71        0.0%
BITSFR_5             0      0       0     200        0.0%
SFR_5                0      0       0     200        0.0%
BITSFR_4             0      0       0     200        0.0%
SFR_4                0      0       0     200        0.0%
BITSFR_3             0      0       0     200        0.0%
SFR_3                0      0       0     200        0.0%
BITSFR_2             0      0       0     200        0.0%
SFR_2                0      0       0     200        0.0%
BITSFR_1             0      0       0     200        0.0%
SFR_1                0      0       0     200        0.0%
BITSFR               0      0       0     200        0.0%
SFR                  0      0       0     200        0.0%


Microchip Technology PIC18 Macro Assembler V2.32 build 20210201212658 
Symbol Table                                                                                   Sun Aug 21 17:55:30 2022

                        l7 05F4         ??_Interrupt_Config 0501                         l28 059C  
                       l63 05B0                         l80 0504                         l82 052A  
                       l83 057A                         l68 05DA                        l831 05A2  
                      l761 057C                        l833 05A6                        l763 058C  
                      l771 050A                        l835 05AA                        l765 059A  
                      l781 0546                        l773 0516                        l829 059E  
                      l759 05EA                        l767 05CC                        l783 0548  
                      l775 0524                        l857 0564                        l785 054A  
                      l777 0530                        l769 0500                        l779 0540  
                      l789 0550               _RutinaHP_ISR 05DC               _RutinaLP_ISR 05F8  
                     _LATB 0004BF                       i1l38 05F8                       i2l33 05E8  
                     _WPUB 000409                       _main 059E                       start 04FA  
      __end_of_Config_GPIO 05DC               ___param_bank 000000       __end_of_Clock_Config 05F6  
                    ?_main 0504                      i2l795 05DC                      i2l797 05E0  
                    i2l799 05E6                      _TMR0H 000319                      _TMR0L 000318  
                    _TRISB 0004C7                      status 0004D8            __initialization 05B8  
             __end_of_main 05B8                     ??_main 0509              __activetblptr 000003  
                   _ANSELB 000408                     _ODCONB 00040A                     _INLVLB 00040C  
              _Config_GPIO 05CC                     _OSCFRQ 0000B1                     isa$std 000001  
             ivt0x400_base 0400         __size_of_TimerInit 007E                 __accesstop 0560  
  __end_of__initialization 05C6      __size_of_Clock_Config 000C              ___rparam_used 000001  
           __pcstackCOMRAM 0501  __size_of_Interrupt_Config 0022               _Clock_Config 05EA  
        __end_of_TimerInit 057C                    IVTBASEH 00045E                    IVTBASEL 00045D  
                  IVTBASEU 00045F                 __pivt0x400 0400                    _OSCCON1 0000AD  
                  _SLRCONB 00040B                    __Hparam 0000                    __Lparam 0000  
              TimerInit@MT 0503                    __pcinit 05B8                    __ramtop 2600  
                  __ptext0 059E                    __ptext1 04FE                    __ptext2 057C  
                  __ptext3 05CC                    __ptext4 05EA                    __ptext5 05F8  
                  __ptext6 05DC       end_of_initialization 05C6               ?_Config_GPIO 0501  
         _Interrupt_Config 057C        start_initialization 05B8              ?_RutinaHP_ISR 0501  
            ?_RutinaLP_ISR 0501           ivt0x400_undefint 04F8                  _TimerInit 04FE  
           ??_RutinaHP_ISR 0501             ??_RutinaLP_ISR 0501       __size_of_Config_GPIO 0010  
               ?_TimerInit 0501                   _IPR3bits 000365                   _PIE3bits 0004A1  
                 _IVTBASEH 00045E                   _IVTBASEL 00045D                   _IVTBASEU 00045F  
 __end_of_Interrupt_Config 059E                   _PIR3bits 0004B1                _INTCON0bits 0004D6  
                 __Hrparam 0000       __end_of_RutinaHP_ISR 05EA       __end_of_RutinaLP_ISR 05FA  
                 __Lrparam 0000                ??_TimerInit 0501                 _T0CON0bits 00031A  
               _T0CON1bits 00031B              ?_Clock_Config 0501              __size_of_main 001A  
                 isa$xinst 000000                   main@argc 0504                   main@argv 0506  
           ??_Clock_Config 0501                   intlevel1 0000                   intlevel2 0000  
            ??_Config_GPIO 0501      __size_of_RutinaHP_ISR 000E      __size_of_RutinaLP_ISR 0002  
        ?_Interrupt_Config 0501  
