

================================================================
== Vivado HLS Report for 'Conv_forward'
================================================================
* Date:           Mon Jan  7 16:14:05 2019

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        CNN
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.718|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------+---------+-----+-----+-----+-----+---------+
        |                    |         |  Latency  |  Interval | Pipeline|
        |      Instance      |  Module | min | max | min | max |   Type  |
        +--------------------+---------+-----+-----+-----+-----+---------+
        |grp_Padding_fu_169  |Padding  |  105|  105|  105|  105|   none  |
        +--------------------+---------+-----+-----+-----+-----+---------+

        * Loop: 
        +-----------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |          Loop Name          | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1                     |    ?|    ?|         ?|          -|          -|     2|    no    |
        | + Loop 1.1                  |    ?|    ?|         ?|          -|          -|     2|    no    |
        |  ++ Loop 1.1.1              |    ?|    ?|         ?|          -|          -|     2|    no    |
        |   +++ Loop 1.1.1.1          |    ?|    ?|         ?|          -|          -|     2|    no    |
        |    ++++ Loop 1.1.1.1.1      |    ?|    ?|         ?|          -|          -|     ?|    no    |
        |     +++++ Loop 1.1.1.1.1.1  |    ?|    ?|         4|          -|          -|     ?|    no    |
        +-----------------------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      1|       -|      -|
|Expression       |        -|      -|       0|    418|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|      37|    284|
|Memory           |        0|      -|      10|      3|
|Multiplexer      |        -|      -|       -|    176|
|Register         |        -|      -|     201|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      1|     248|    881|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|   ~0  |   ~0   |      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +--------------------+---------+---------+-------+----+-----+
    |      Instance      |  Module | BRAM_18K| DSP48E| FF | LUT |
    +--------------------+---------+---------+-------+----+-----+
    |grp_Padding_fu_169  |Padding  |        0|      0|  37|  284|
    +--------------------+---------+---------+-------+----+-----+
    |Total               |         |        0|      0|  37|  284|
    +--------------------+---------+---------+-------+----+-----+

    * DSP48: 
    +--------------------------+----------------------+--------------+
    |         Instance         |        Module        |  Expression  |
    +--------------------------+----------------------+--------------+
    |Lenet_mac_muladd_cud_U10  |Lenet_mac_muladd_cud  | i0 + i1 * i2 |
    +--------------------------+----------------------+--------------+

    * Memory: 
    +------------------+----------------------+---------+----+----+------+-----+------+-------------+
    |      Memory      |        Module        | BRAM_18K| FF | LUT| Words| Bits| Banks| W*Bits*Banks|
    +------------------+----------------------+---------+----+----+------+-----+------+-------------+
    |conv1_W_data_V_U  |Conv_forward_convbkb  |        0|  10|   3|    16|   10|     1|          160|
    +------------------+----------------------+---------+----+----+------+-----+------+-------------+
    |Total             |                      |        0|  10|   3|    16|   10|     1|          160|
    +------------------+----------------------+---------+----+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+-------+---+----+------------+------------+
    |ch_fu_310_p2            |     +    |      0|  0|  10|           2|           1|
    |filter_N_fu_183_p2      |     +    |      0|  0|  10|           2|           1|
    |ho_1_fu_422_p2          |     +    |      0|  0|  39|           1|          32|
    |horiz_end_fu_290_p2     |     +    |      0|  0|  12|           2|           3|
    |i_fu_207_p2             |     +    |      0|  0|  10|           2|           1|
    |j_fu_247_p2             |     +    |      0|  0|  10|           2|           1|
    |tmp1_fu_267_p2          |     +    |      0|  0|  10|           2|           2|
    |tmp2_fu_369_p2          |     +    |      0|  0|  32|          32|          32|
    |tmp3_fu_402_p2          |     +    |      0|  0|  32|          32|          32|
    |tmp_21_fu_375_p2        |     +    |      0|  0|  32|          32|          32|
    |tmp_24_fu_417_p2        |     +    |      0|  0|  15|           6|           6|
    |tmp_25_fu_407_p2        |     +    |      0|  0|  32|          32|          32|
    |v_fu_428_p2             |     +    |      0|  0|  39|          32|           1|
    |vert_end_fu_231_p2      |     +    |      0|  0|  12|           2|           3|
    |p_x_assign_2_fu_344_p2  |     -    |      0|  0|  13|           4|           4|
    |p_y_assign_s_fu_389_p2  |     -    |      0|  0|  38|          31|          31|
    |exitcond1_fu_241_p2     |   icmp   |      0|  0|   9|           2|           3|
    |exitcond2_fu_201_p2     |   icmp   |      0|  0|   9|           2|           3|
    |exitcond3_fu_304_p2     |   icmp   |      0|  0|   9|           2|           3|
    |exitcond_fu_177_p2      |   icmp   |      0|  0|   9|           2|           3|
    |tmp_19_fu_353_p2        |   icmp   |      0|  0|  18|          32|          32|
    |tmp_20_fu_358_p2        |   icmp   |      0|  0|  18|          32|          32|
    +------------------------+----------+-------+---+----+------------+------------+
    |Total                   |          |      0|  0| 418|         288|         290|
    +------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------------------+----+-----------+-----+-----------+
    |                          Name                         | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                              |  53|         12|    1|         12|
    |conv_layer1_2_2_2_1_2_2_2_a_slice_pad_data_V_address0  |  15|          3|    5|         15|
    |conv_layer1_2_2_2_1_2_2_2_a_slice_pad_data_V_ce0       |  15|          3|    1|          3|
    |conv_layer1_2_2_2_1_2_2_2_a_slice_pad_data_V_we0       |   9|          2|    1|          2|
    |conv_layer1_2_2_2_1_2_2_2_output_data_V_address0       |  15|          3|    3|          9|
    |conv_layer1_2_2_2_1_2_2_2_output_data_V_d0             |  15|          3|   16|         48|
    |p_x_assign_1_reg_150                                   |   9|          2|   32|         64|
    |p_x_assign_reg_116                                     |   9|          2|    2|          4|
    |p_y_assign_1_reg_160                                   |   9|          2|   32|         64|
    |p_y_assign_reg_128                                     |   9|          2|    2|          4|
    |p_z_assign_2_reg_139                                   |   9|          2|    2|          4|
    |p_z_assign_reg_104                                     |   9|          2|    2|          4|
    +-------------------------------------------------------+----+-----------+-----+-----------+
    |Total                                                  | 176|         38|   99|        233|
    +-------------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+----+----+-----+-----------+
    |               Name              | FF | LUT| Bits| Const Bits|
    +---------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                        |  11|   0|   11|          0|
    |ch_reg_538                       |   2|   0|    2|          0|
    |conv1_W_data_V_load_reg_589      |  10|   0|   10|          0|
    |conv_layer1_a_slice_1_reg_584    |  16|   0|   16|          0|
    |conv_layer1_output_d_reg_520     |   3|   0|    3|          0|
    |filter_N_reg_474                 |   2|   0|    2|          0|
    |grp_Padding_fu_169_ap_start_reg  |   1|   0|    1|          0|
    |ho_1_reg_569                     |  32|   0|   32|          0|
    |horiz_end_cast_reg_525           |   2|   0|   32|         30|
    |horiz_start_cast_reg_515         |   1|   0|   32|         31|
    |i_reg_487                        |   2|   0|    2|          0|
    |j_reg_510                        |   2|   0|    2|          0|
    |p_x_assign_1_reg_150             |  32|   0|   32|          0|
    |p_x_assign_2_cast_reg_548        |  31|   0|   32|          1|
    |p_x_assign_reg_116               |   2|   0|    2|          0|
    |p_y_assign_1_reg_160             |  32|   0|   32|          0|
    |p_y_assign_reg_128               |   2|   0|    2|          0|
    |p_z_assign_2_reg_139             |   2|   0|    2|          0|
    |p_z_assign_reg_104               |   2|   0|    2|          0|
    |tmp_16_reg_530                   |   1|   0|   31|         30|
    |tmp_18_cast_reg_479              |   2|   0|    6|          4|
    |tmp_24_reg_559                   |   6|   0|    6|          0|
    |tmp_53_cast_reg_543              |   1|   0|   32|         31|
    |v_2_cast6_reg_492                |   1|   0|   32|         31|
    |v_2_cast_reg_497                 |   1|   0|    4|          3|
    |vert_end_cast_reg_502            |   2|   0|   32|         30|
    +---------------------------------+----+----+-----+-----------+
    |Total                            | 201|   0|  392|        191|
    +---------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------------------------------+-----+-----+------------+----------------------------------------------+--------------+
|                       RTL Ports                       | Dir | Bits|  Protocol  |                 Source Object                |    C Type    |
+-------------------------------------------------------+-----+-----+------------+----------------------------------------------+--------------+
|ap_clk                                                 |  in |    1| ap_ctrl_hs |                 Conv_forward                 | return value |
|ap_rst                                                 |  in |    1| ap_ctrl_hs |                 Conv_forward                 | return value |
|ap_start                                               |  in |    1| ap_ctrl_hs |                 Conv_forward                 | return value |
|ap_done                                                | out |    1| ap_ctrl_hs |                 Conv_forward                 | return value |
|ap_idle                                                | out |    1| ap_ctrl_hs |                 Conv_forward                 | return value |
|ap_ready                                               | out |    1| ap_ctrl_hs |                 Conv_forward                 | return value |
|conv_layer1_2_2_2_1_2_2_2_input_data_V_address0        | out |    3|  ap_memory |    conv_layer1_2_2_2_1_2_2_2_input_data_V    |     array    |
|conv_layer1_2_2_2_1_2_2_2_input_data_V_ce0             | out |    1|  ap_memory |    conv_layer1_2_2_2_1_2_2_2_input_data_V    |     array    |
|conv_layer1_2_2_2_1_2_2_2_input_data_V_q0              |  in |   16|  ap_memory |    conv_layer1_2_2_2_1_2_2_2_input_data_V    |     array    |
|conv_layer1_2_2_2_1_2_2_2_output_data_V_address0       | out |    3|  ap_memory |    conv_layer1_2_2_2_1_2_2_2_output_data_V   |     array    |
|conv_layer1_2_2_2_1_2_2_2_output_data_V_ce0            | out |    1|  ap_memory |    conv_layer1_2_2_2_1_2_2_2_output_data_V   |     array    |
|conv_layer1_2_2_2_1_2_2_2_output_data_V_we0            | out |    1|  ap_memory |    conv_layer1_2_2_2_1_2_2_2_output_data_V   |     array    |
|conv_layer1_2_2_2_1_2_2_2_output_data_V_d0             | out |   16|  ap_memory |    conv_layer1_2_2_2_1_2_2_2_output_data_V   |     array    |
|conv_layer1_2_2_2_1_2_2_2_output_data_V_q0             |  in |   16|  ap_memory |    conv_layer1_2_2_2_1_2_2_2_output_data_V   |     array    |
|conv_layer1_2_2_2_1_2_2_2_a_slice_pad_data_V_address0  | out |    5|  ap_memory | conv_layer1_2_2_2_1_2_2_2_a_slice_pad_data_V |     array    |
|conv_layer1_2_2_2_1_2_2_2_a_slice_pad_data_V_ce0       | out |    1|  ap_memory | conv_layer1_2_2_2_1_2_2_2_a_slice_pad_data_V |     array    |
|conv_layer1_2_2_2_1_2_2_2_a_slice_pad_data_V_we0       | out |    1|  ap_memory | conv_layer1_2_2_2_1_2_2_2_a_slice_pad_data_V |     array    |
|conv_layer1_2_2_2_1_2_2_2_a_slice_pad_data_V_d0        | out |   16|  ap_memory | conv_layer1_2_2_2_1_2_2_2_a_slice_pad_data_V |     array    |
|conv_layer1_2_2_2_1_2_2_2_a_slice_pad_data_V_q0        |  in |   16|  ap_memory | conv_layer1_2_2_2_1_2_2_2_a_slice_pad_data_V |     array    |
+-------------------------------------------------------+-----+-----+------------+----------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / (!exitcond)
4 --> 
	5  / (!exitcond2)
	3  / (exitcond2)
5 --> 
	6  / (!exitcond1)
	4  / (exitcond1)
6 --> 
	7  / (!exitcond3)
	5  / (exitcond3)
7 --> 
	8  / (tmp_19)
	6  / (!tmp_19)
8 --> 
	9  / (tmp_20)
	7  / (!tmp_20)
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	8  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 12 [2/2] (0.00ns)   --->   "call fastcc void @Padding([8 x i16]* %conv_layer1_2_2_2_1_2_2_2_input_data_V, [32 x i16]* %conv_layer1_2_2_2_1_2_2_2_a_slice_pad_data_V)" [CNN/conv.hpp:77]   --->   Operation 12 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 1.76>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecMemCore([8 x i16]* %conv_layer1_2_2_2_1_2_2_2_input_data_V, [1 x i8]* @p_str4, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 13 'specmemcore' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%empty_113 = call i32 (...)* @_ssdm_op_SpecMemCore([8 x i16]* %conv_layer1_2_2_2_1_2_2_2_output_data_V, [1 x i8]* @p_str3, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)"   --->   Operation 14 'specmemcore' 'empty_113' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/2] (0.00ns)   --->   "call fastcc void @Padding([8 x i16]* %conv_layer1_2_2_2_1_2_2_2_input_data_V, [32 x i16]* %conv_layer1_2_2_2_1_2_2_2_a_slice_pad_data_V)" [CNN/conv.hpp:77]   --->   Operation 15 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 16 [1/1] (1.76ns)   --->   "br label %.loopexit4" [CNN/conv.hpp:79]   --->   Operation 16 'br' <Predicate = true> <Delay = 1.76>

State 3 <SV = 2> <Delay = 1.76>
ST_3 : Operation 17 [1/1] (0.00ns)   --->   "%p_z_assign = phi i2 [ 0, %0 ], [ %filter_N, %.loopexit4.loopexit ]"   --->   Operation 17 'phi' 'p_z_assign' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 18 [1/1] (0.95ns)   --->   "%exitcond = icmp eq i2 %p_z_assign, -2" [CNN/conv.hpp:79]   --->   Operation 18 'icmp' 'exitcond' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 19 [1/1] (0.00ns)   --->   "%empty_114 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"   --->   Operation 19 'speclooptripcount' 'empty_114' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 20 [1/1] (1.56ns)   --->   "%filter_N = add i2 %p_z_assign, 1" [CNN/conv.hpp:79]   --->   Operation 20 'add' 'filter_N' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %4, label %.preheader47.preheader" [CNN/conv.hpp:79]   --->   Operation 21 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%tmp = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %p_z_assign, i3 0)" [CNN/conv.hpp:79]   --->   Operation 22 'bitconcatenate' 'tmp' <Predicate = (!exitcond)> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_18_cast = zext i5 %tmp to i6" [CNN/conv.hpp:81]   --->   Operation 23 'zext' 'tmp_18_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (1.76ns)   --->   "br label %.preheader47" [CNN/conv.hpp:81]   --->   Operation 24 'br' <Predicate = (!exitcond)> <Delay = 1.76>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "ret void" [CNN/conv.hpp:108]   --->   Operation 25 'ret' <Predicate = (exitcond)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.76>
ST_4 : Operation 26 [1/1] (0.00ns)   --->   "%p_x_assign = phi i2 [ 0, %.preheader47.preheader ], [ %i, %.preheader47.loopexit ]"   --->   Operation 26 'phi' 'p_x_assign' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 27 [1/1] (0.00ns)   --->   "%empty_115 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"   --->   Operation 27 'speclooptripcount' 'empty_115' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 28 [1/1] (0.95ns)   --->   "%exitcond2 = icmp eq i2 %p_x_assign, -2" [CNN/conv.hpp:81]   --->   Operation 28 'icmp' 'exitcond2' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 29 [1/1] (1.56ns)   --->   "%i = add i2 %p_x_assign, 1" [CNN/conv.hpp:81]   --->   Operation 29 'add' 'i' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "br i1 %exitcond2, label %.loopexit4.loopexit, label %.preheader46.preheader" [CNN/conv.hpp:81]   --->   Operation 30 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "%v_2 = shl i2 %p_x_assign, 1" [CNN/conv.hpp:89]   --->   Operation 31 'shl' 'v_2' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "%v_2_cast7 = zext i2 %v_2 to i3" [CNN/conv.hpp:89]   --->   Operation 32 'zext' 'v_2_cast7' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%v_2_cast6 = zext i2 %v_2 to i32" [CNN/conv.hpp:89]   --->   Operation 33 'zext' 'v_2_cast6' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%v_2_cast = zext i2 %v_2 to i4" [CNN/conv.hpp:89]   --->   Operation 34 'zext' 'v_2_cast' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_4 : Operation 35 [1/1] (1.65ns)   --->   "%vert_end = add i3 2, %v_2_cast7" [CNN/conv.hpp:90]   --->   Operation 35 'add' 'vert_end' <Predicate = (!exitcond2)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%vert_end_cast = zext i3 %vert_end to i32" [CNN/conv.hpp:90]   --->   Operation 36 'zext' 'vert_end_cast' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (1.76ns)   --->   "br label %.preheader46" [CNN/conv.hpp:83]   --->   Operation 37 'br' <Predicate = (!exitcond2)> <Delay = 1.76>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "br label %.loopexit4"   --->   Operation 38 'br' <Predicate = (exitcond2)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 3.88>
ST_5 : Operation 39 [1/1] (0.00ns)   --->   "%p_y_assign = phi i2 [ 0, %.preheader46.preheader ], [ %j, %.preheader46.loopexit ]"   --->   Operation 39 'phi' 'p_y_assign' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 40 [1/1] (0.00ns)   --->   "%empty_116 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"   --->   Operation 40 'speclooptripcount' 'empty_116' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 41 [1/1] (0.95ns)   --->   "%exitcond1 = icmp eq i2 %p_y_assign, -2" [CNN/conv.hpp:83]   --->   Operation 41 'icmp' 'exitcond1' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 42 [1/1] (1.56ns)   --->   "%j = add i2 %p_y_assign, 1" [CNN/conv.hpp:83]   --->   Operation 42 'add' 'j' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 43 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %.preheader47.loopexit, label %1" [CNN/conv.hpp:83]   --->   Operation 43 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 44 [1/1] (0.00ns)   --->   "%horiz_start = shl i2 %p_y_assign, 1" [CNN/Tensor.h:55->CNN/Tensor.h:51->CNN/conv.hpp:85]   --->   Operation 44 'shl' 'horiz_start' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_5 : Operation 45 [1/1] (0.00ns)   --->   "%horiz_start_cast5 = zext i2 %horiz_start to i3" [CNN/Tensor.h:55->CNN/Tensor.h:51->CNN/conv.hpp:85]   --->   Operation 45 'zext' 'horiz_start_cast5' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_5 : Operation 46 [1/1] (0.00ns)   --->   "%horiz_start_cast = zext i2 %horiz_start to i32" [CNN/Tensor.h:55->CNN/Tensor.h:51->CNN/conv.hpp:85]   --->   Operation 46 'zext' 'horiz_start_cast' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_5 : Operation 47 [1/1] (1.56ns)   --->   "%tmp1 = add i2 %horiz_start, %p_x_assign" [CNN/Tensor.h:55->CNN/Tensor.h:51->CNN/conv.hpp:85]   --->   Operation 47 'add' 'tmp1' <Predicate = (!exitcond1)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_40 = trunc i2 %p_z_assign to i1" [CNN/conv.hpp:79]   --->   Operation 48 'trunc' 'tmp_40' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_5 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_s = call i3 @_ssdm_op_BitConcatenate.i3.i1.i2(i1 %tmp_40, i2 %tmp1)" [CNN/Tensor.h:55->CNN/Tensor.h:51->CNN/conv.hpp:85]   --->   Operation 49 'bitconcatenate' 'tmp_s' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_15 = zext i3 %tmp_s to i64" [CNN/Tensor.h:55->CNN/Tensor.h:51->CNN/conv.hpp:85]   --->   Operation 50 'zext' 'tmp_15' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "%conv_layer1_output_d = getelementptr [8 x i16]* %conv_layer1_2_2_2_1_2_2_2_output_data_V, i64 0, i64 %tmp_15" [CNN/conv.hpp:85]   --->   Operation 51 'getelementptr' 'conv_layer1_output_d' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_5 : Operation 52 [1/1] (2.32ns)   --->   "store i16 0, i16* %conv_layer1_output_d, align 2" [CNN/conv.hpp:85]   --->   Operation 52 'store' <Predicate = (!exitcond1)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 8> <RAM>
ST_5 : Operation 53 [1/1] (1.65ns)   --->   "%horiz_end = add i3 2, %horiz_start_cast5" [CNN/conv.hpp:92]   --->   Operation 53 'add' 'horiz_end' <Predicate = (!exitcond1)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "%horiz_end_cast = zext i3 %horiz_end to i32" [CNN/conv.hpp:92]   --->   Operation 54 'zext' 'horiz_end_cast' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_16 = zext i2 %horiz_start to i31" [CNN/conv.hpp:99]   --->   Operation 55 'zext' 'tmp_16' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_5 : Operation 56 [1/1] (1.76ns)   --->   "br label %.loopexit" [CNN/conv.hpp:86]   --->   Operation 56 'br' <Predicate = (!exitcond1)> <Delay = 1.76>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "br label %.preheader47"   --->   Operation 57 'br' <Predicate = (exitcond1)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 1.76>
ST_6 : Operation 58 [1/1] (0.00ns)   --->   "%p_z_assign_2 = phi i2 [ 0, %1 ], [ %ch, %.loopexit.loopexit ]"   --->   Operation 58 'phi' 'p_z_assign_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 59 [1/1] (0.00ns)   --->   "%empty_117 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 0)"   --->   Operation 59 'speclooptripcount' 'empty_117' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 60 [1/1] (0.95ns)   --->   "%exitcond3 = icmp eq i2 %p_z_assign_2, -2" [CNN/conv.hpp:86]   --->   Operation 60 'icmp' 'exitcond3' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 61 [1/1] (1.56ns)   --->   "%ch = add i2 %p_z_assign_2, 1" [CNN/conv.hpp:86]   --->   Operation 61 'add' 'ch' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 62 [1/1] (0.00ns)   --->   "br i1 %exitcond3, label %.preheader46.loopexit, label %.preheader48.preheader" [CNN/conv.hpp:86]   --->   Operation 62 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_41 = trunc i2 %p_z_assign_2 to i1" [CNN/conv.hpp:86]   --->   Operation 63 'trunc' 'tmp_41' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_6 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_17 = call i5 @_ssdm_op_BitConcatenate.i5.i1.i4(i1 %tmp_41, i4 0)" [CNN/Tensor.h:55->CNN/Tensor.h:51->CNN/conv.hpp:99]   --->   Operation 64 'bitconcatenate' 'tmp_17' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_6 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_53_cast = zext i5 %tmp_17 to i32" [CNN/Tensor.h:55->CNN/Tensor.h:51->CNN/conv.hpp:99]   --->   Operation 65 'zext' 'tmp_53_cast' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_6 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_18 = call i3 @_ssdm_op_BitConcatenate.i3.i1.i2(i1 %tmp_41, i2 0)" [CNN/Tensor.h:55->CNN/Tensor.h:51->CNN/conv.hpp:99]   --->   Operation 66 'bitconcatenate' 'tmp_18' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_6 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_54_cast = zext i3 %tmp_18 to i4" [CNN/Tensor.h:55->CNN/Tensor.h:51->CNN/conv.hpp:99]   --->   Operation 67 'zext' 'tmp_54_cast' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_6 : Operation 68 [1/1] (1.65ns)   --->   "%p_x_assign_2 = sub i4 %tmp_54_cast, %v_2_cast" [CNN/conv.hpp:99]   --->   Operation 68 'sub' 'p_x_assign_2' <Predicate = (!exitcond3)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 69 [1/1] (0.00ns)   --->   "%p_x_assign_2_cast = sext i4 %p_x_assign_2 to i32" [CNN/conv.hpp:99]   --->   Operation 69 'sext' 'p_x_assign_2_cast' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_6 : Operation 70 [1/1] (1.76ns)   --->   "br label %.preheader48" [CNN/conv.hpp:95]   --->   Operation 70 'br' <Predicate = (!exitcond3)> <Delay = 1.76>
ST_6 : Operation 71 [1/1] (0.00ns)   --->   "br label %.preheader46"   --->   Operation 71 'br' <Predicate = (exitcond3)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 2.47>
ST_7 : Operation 72 [1/1] (0.00ns)   --->   "%p_x_assign_1 = phi i32 [ %v, %3 ], [ %v_2_cast6, %.preheader48.preheader ]"   --->   Operation 72 'phi' 'p_x_assign_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 73 [1/1] (2.47ns)   --->   "%tmp_19 = icmp slt i32 %p_x_assign_1, %vert_end_cast" [CNN/conv.hpp:95]   --->   Operation 73 'icmp' 'tmp_19' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 74 [1/1] (0.00ns)   --->   "br i1 %tmp_19, label %.preheader.preheader, label %.loopexit.loopexit" [CNN/conv.hpp:95]   --->   Operation 74 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 75 [1/1] (1.76ns)   --->   "br label %.preheader" [CNN/conv.hpp:97]   --->   Operation 75 'br' <Predicate = (tmp_19)> <Delay = 1.76>
ST_7 : Operation 76 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 76 'br' <Predicate = (!tmp_19)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 8.71>
ST_8 : Operation 77 [1/1] (0.00ns)   --->   "%p_y_assign_1 = phi i32 [ %ho_1, %2 ], [ %horiz_start_cast, %.preheader.preheader ]"   --->   Operation 77 'phi' 'p_y_assign_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 78 [1/1] (2.47ns)   --->   "%tmp_20 = icmp slt i32 %p_y_assign_1, %horiz_end_cast" [CNN/conv.hpp:97]   --->   Operation 78 'icmp' 'tmp_20' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 79 [1/1] (0.00ns)   --->   "br i1 %tmp_20, label %2, label %3" [CNN/conv.hpp:97]   --->   Operation 79 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 80 [1/1] (0.00ns)   --->   "%tmp_42 = shl i32 %p_y_assign_1, 2" [CNN/Tensor.h:55->CNN/Tensor.h:51->CNN/conv.hpp:99]   --->   Operation 80 'shl' 'tmp_42' <Predicate = (tmp_20)> <Delay = 0.00>
ST_8 : Operation 81 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp2 = add i32 %p_x_assign_1, %tmp_42" [CNN/Tensor.h:55->CNN/Tensor.h:51->CNN/conv.hpp:99]   --->   Operation 81 'add' 'tmp2' <Predicate = (tmp_20)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 82 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%tmp_21 = add i32 %tmp2, %tmp_53_cast" [CNN/Tensor.h:55->CNN/Tensor.h:51->CNN/conv.hpp:99]   --->   Operation 82 'add' 'tmp_21' <Predicate = (tmp_20)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 83 [1/1] (0.00ns)   --->   "%tmp_22 = sext i32 %tmp_21 to i64" [CNN/Tensor.h:55->CNN/Tensor.h:51->CNN/conv.hpp:99]   --->   Operation 83 'sext' 'tmp_22' <Predicate = (tmp_20)> <Delay = 0.00>
ST_8 : Operation 84 [1/1] (0.00ns)   --->   "%tmp_43 = trunc i32 %p_y_assign_1 to i31" [CNN/conv.hpp:99]   --->   Operation 84 'trunc' 'tmp_43' <Predicate = (tmp_20)> <Delay = 0.00>
ST_8 : Operation 85 [1/1] (2.52ns)   --->   "%p_y_assign_s = sub i31 %tmp_43, %tmp_16" [CNN/Tensor.h:55->CNN/Tensor.h:51->CNN/conv.hpp:99]   --->   Operation 85 'sub' 'p_y_assign_s' <Predicate = (tmp_20)> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 86 [1/1] (0.00ns)   --->   "%tmp_23 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %p_y_assign_s, i1 false)" [CNN/Tensor.h:55->CNN/Tensor.h:51->CNN/conv.hpp:99]   --->   Operation 86 'bitconcatenate' 'tmp_23' <Predicate = (tmp_20)> <Delay = 0.00>
ST_8 : Operation 87 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp3 = add i32 %p_x_assign_2_cast, %tmp_23" [CNN/Tensor.h:55->CNN/Tensor.h:51->CNN/conv.hpp:99]   --->   Operation 87 'add' 'tmp3' <Predicate = (tmp_20)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 88 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%tmp_25 = add i32 %tmp3, %p_x_assign_1" [CNN/Tensor.h:55->CNN/Tensor.h:51->CNN/conv.hpp:99]   --->   Operation 88 'add' 'tmp_25' <Predicate = (tmp_20)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_44 = trunc i32 %tmp_25 to i6" [CNN/conv.hpp:99]   --->   Operation 89 'trunc' 'tmp_44' <Predicate = (tmp_20)> <Delay = 0.00>
ST_8 : Operation 90 [1/1] (1.82ns)   --->   "%tmp_24 = add i6 %tmp_44, %tmp_18_cast" [CNN/conv.hpp:99]   --->   Operation 90 'add' 'tmp_24' <Predicate = (tmp_20)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 91 [1/1] (0.00ns)   --->   "%conv_layer1_a_slice_s = getelementptr [32 x i16]* %conv_layer1_2_2_2_1_2_2_2_a_slice_pad_data_V, i64 0, i64 %tmp_22" [CNN/conv.hpp:99]   --->   Operation 91 'getelementptr' 'conv_layer1_a_slice_s' <Predicate = (tmp_20)> <Delay = 0.00>
ST_8 : Operation 92 [2/2] (2.32ns)   --->   "%conv_layer1_a_slice_1 = load i16* %conv_layer1_a_slice_s, align 2" [CNN/conv.hpp:99]   --->   Operation 92 'load' 'conv_layer1_a_slice_1' <Predicate = (tmp_20)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_8 : Operation 93 [1/1] (2.55ns)   --->   "%ho_1 = add nsw i32 1, %p_y_assign_1" [CNN/conv.hpp:97]   --->   Operation 93 'add' 'ho_1' <Predicate = (tmp_20)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 94 [1/1] (2.55ns)   --->   "%v = add nsw i32 %p_x_assign_1, 1" [CNN/conv.hpp:95]   --->   Operation 94 'add' 'v' <Predicate = (!tmp_20)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 95 [1/1] (0.00ns)   --->   "br label %.preheader48" [CNN/conv.hpp:95]   --->   Operation 95 'br' <Predicate = (!tmp_20)> <Delay = 0.00>

State 9 <SV = 8> <Delay = 3.25>
ST_9 : Operation 96 [1/1] (0.00ns)   --->   "%tmp_24_cast = sext i6 %tmp_24 to i64" [CNN/conv.hpp:99]   --->   Operation 96 'sext' 'tmp_24_cast' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 97 [1/1] (0.00ns)   --->   "%conv1_W_data_V_addr = getelementptr [16 x i10]* @conv1_W_data_V, i64 0, i64 %tmp_24_cast" [CNN/conv.hpp:99]   --->   Operation 97 'getelementptr' 'conv1_W_data_V_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 98 [1/2] (2.32ns)   --->   "%conv_layer1_a_slice_1 = load i16* %conv_layer1_a_slice_s, align 2" [CNN/conv.hpp:99]   --->   Operation 98 'load' 'conv_layer1_a_slice_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_9 : Operation 99 [2/2] (3.25ns)   --->   "%conv1_W_data_V_load = load i10* %conv1_W_data_V_addr, align 2" [CNN/conv.hpp:99]   --->   Operation 99 'load' 'conv1_W_data_V_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 16> <ROM>

State 10 <SV = 9> <Delay = 3.25>
ST_10 : Operation 100 [1/2] (3.25ns)   --->   "%conv1_W_data_V_load = load i10* %conv1_W_data_V_addr, align 2" [CNN/conv.hpp:99]   --->   Operation 100 'load' 'conv1_W_data_V_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 16> <ROM>
ST_10 : Operation 101 [2/2] (2.32ns)   --->   "%p_Val2_s = load i16* %conv_layer1_output_d, align 2" [CNN/conv.hpp:99]   --->   Operation 101 'load' 'p_Val2_s' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 8> <RAM>

State 11 <SV = 10> <Delay = 8.70>
ST_11 : Operation 102 [1/1] (0.00ns)   --->   "%OP1_V = sext i16 %conv_layer1_a_slice_1 to i24" [CNN/conv.hpp:99]   --->   Operation 102 'sext' 'OP1_V' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 103 [1/1] (0.00ns)   --->   "%OP2_V = sext i10 %conv1_W_data_V_load to i24" [CNN/conv.hpp:99]   --->   Operation 103 'sext' 'OP2_V' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 104 [1/1] (3.36ns)   --->   "%p_Val2_4 = mul i24 %OP1_V, %OP2_V" [CNN/conv.hpp:99]   --->   Operation 104 'mul' 'p_Val2_4' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 105 [1/2] (2.32ns)   --->   "%p_Val2_s = load i16* %conv_layer1_output_d, align 2" [CNN/conv.hpp:99]   --->   Operation 105 'load' 'p_Val2_s' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 8> <RAM>
ST_11 : Operation 106 [1/1] (0.00ns)   --->   "%tmp_26 = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 %p_Val2_s, i8 0)" [CNN/conv.hpp:99]   --->   Operation 106 'bitconcatenate' 'tmp_26' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 107 [1/1] (3.02ns)   --->   "%p_Val2_5 = add i24 %tmp_26, %p_Val2_4" [CNN/conv.hpp:99]   --->   Operation 107 'add' 'p_Val2_5' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 108 [1/1] (0.00ns)   --->   "%tmp_27 = call i16 @_ssdm_op_PartSelect.i16.i24.i32.i32(i24 %p_Val2_5, i32 8, i32 23)" [CNN/conv.hpp:99]   --->   Operation 108 'partselect' 'tmp_27' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 109 [1/1] (2.32ns)   --->   "store i16 %tmp_27, i16* %conv_layer1_output_d, align 2" [CNN/conv.hpp:99]   --->   Operation 109 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 8> <RAM>
ST_11 : Operation 110 [1/1] (0.00ns)   --->   "br label %.preheader" [CNN/conv.hpp:97]   --->   Operation 110 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ conv_layer1_2_2_2_1_2_2_2_input_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_layer1_2_2_2_1_2_2_2_output_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ conv_layer1_2_2_2_1_2_2_2_a_slice_pad_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ conv1_W_data_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
empty                 (specmemcore      ) [ 000000000000]
empty_113             (specmemcore      ) [ 000000000000]
StgValue_15           (call             ) [ 000000000000]
StgValue_16           (br               ) [ 001111111111]
p_z_assign            (phi              ) [ 000101111111]
exitcond              (icmp             ) [ 000111111111]
empty_114             (speclooptripcount) [ 000000000000]
filter_N              (add              ) [ 001111111111]
StgValue_21           (br               ) [ 000000000000]
tmp                   (bitconcatenate   ) [ 000000000000]
tmp_18_cast           (zext             ) [ 000011111111]
StgValue_24           (br               ) [ 000111111111]
StgValue_25           (ret              ) [ 000000000000]
p_x_assign            (phi              ) [ 000011111111]
empty_115             (speclooptripcount) [ 000000000000]
exitcond2             (icmp             ) [ 000111111111]
i                     (add              ) [ 000111111111]
StgValue_30           (br               ) [ 000000000000]
v_2                   (shl              ) [ 000000000000]
v_2_cast7             (zext             ) [ 000000000000]
v_2_cast6             (zext             ) [ 000001111111]
v_2_cast              (zext             ) [ 000001111111]
vert_end              (add              ) [ 000000000000]
vert_end_cast         (zext             ) [ 000001111111]
StgValue_37           (br               ) [ 000111111111]
StgValue_38           (br               ) [ 001111111111]
p_y_assign            (phi              ) [ 000001000000]
empty_116             (speclooptripcount) [ 000000000000]
exitcond1             (icmp             ) [ 000111111111]
j                     (add              ) [ 000111111111]
StgValue_43           (br               ) [ 000000000000]
horiz_start           (shl              ) [ 000000000000]
horiz_start_cast5     (zext             ) [ 000000000000]
horiz_start_cast      (zext             ) [ 000000111111]
tmp1                  (add              ) [ 000000000000]
tmp_40                (trunc            ) [ 000000000000]
tmp_s                 (bitconcatenate   ) [ 000000000000]
tmp_15                (zext             ) [ 000000000000]
conv_layer1_output_d  (getelementptr    ) [ 000000111111]
StgValue_52           (store            ) [ 000000000000]
horiz_end             (add              ) [ 000000000000]
horiz_end_cast        (zext             ) [ 000000111111]
tmp_16                (zext             ) [ 000000111111]
StgValue_56           (br               ) [ 000111111111]
StgValue_57           (br               ) [ 000111111111]
p_z_assign_2          (phi              ) [ 000000100000]
empty_117             (speclooptripcount) [ 000000000000]
exitcond3             (icmp             ) [ 000111111111]
ch                    (add              ) [ 000111111111]
StgValue_62           (br               ) [ 000000000000]
tmp_41                (trunc            ) [ 000000000000]
tmp_17                (bitconcatenate   ) [ 000000000000]
tmp_53_cast           (zext             ) [ 000000011111]
tmp_18                (bitconcatenate   ) [ 000000000000]
tmp_54_cast           (zext             ) [ 000000000000]
p_x_assign_2          (sub              ) [ 000000000000]
p_x_assign_2_cast     (sext             ) [ 000000011111]
StgValue_70           (br               ) [ 000111111111]
StgValue_71           (br               ) [ 000111111111]
p_x_assign_1          (phi              ) [ 000000011111]
tmp_19                (icmp             ) [ 000111111111]
StgValue_74           (br               ) [ 000000000000]
StgValue_75           (br               ) [ 000111111111]
StgValue_76           (br               ) [ 000111111111]
p_y_assign_1          (phi              ) [ 000000001000]
tmp_20                (icmp             ) [ 000111111111]
StgValue_79           (br               ) [ 000000000000]
tmp_42                (shl              ) [ 000000000000]
tmp2                  (add              ) [ 000000000000]
tmp_21                (add              ) [ 000000000000]
tmp_22                (sext             ) [ 000000000000]
tmp_43                (trunc            ) [ 000000000000]
p_y_assign_s          (sub              ) [ 000000000000]
tmp_23                (bitconcatenate   ) [ 000000000000]
tmp3                  (add              ) [ 000000000000]
tmp_25                (add              ) [ 000000000000]
tmp_44                (trunc            ) [ 000000000000]
tmp_24                (add              ) [ 000000000100]
conv_layer1_a_slice_s (getelementptr    ) [ 000000000100]
ho_1                  (add              ) [ 000111111111]
v                     (add              ) [ 000111111111]
StgValue_95           (br               ) [ 000111111111]
tmp_24_cast           (sext             ) [ 000000000000]
conv1_W_data_V_addr   (getelementptr    ) [ 000000000010]
conv_layer1_a_slice_1 (load             ) [ 000000000011]
conv1_W_data_V_load   (load             ) [ 000000000001]
OP1_V                 (sext             ) [ 000000000000]
OP2_V                 (sext             ) [ 000000000000]
p_Val2_4              (mul              ) [ 000000000000]
p_Val2_s              (load             ) [ 000000000000]
tmp_26                (bitconcatenate   ) [ 000000000000]
p_Val2_5              (add              ) [ 000000000000]
tmp_27                (partselect       ) [ 000000000000]
StgValue_109          (store            ) [ 000000000000]
StgValue_110          (br               ) [ 000111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="conv_layer1_2_2_2_1_2_2_2_input_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_layer1_2_2_2_1_2_2_2_input_data_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="conv_layer1_2_2_2_1_2_2_2_output_data_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_layer1_2_2_2_1_2_2_2_output_data_V"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="conv_layer1_2_2_2_1_2_2_2_a_slice_pad_data_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_layer1_2_2_2_1_2_2_2_a_slice_pad_data_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="conv1_W_data_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_W_data_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Padding"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="RAM_1P_str"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i2.i3"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i3.i1.i2"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i1.i4"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i31.i1"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i24.i16.i8"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i24.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1004" name="conv_layer1_output_d_gep_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="16" slack="0"/>
<pin id="66" dir="0" index="1" bw="1" slack="0"/>
<pin id="67" dir="0" index="2" bw="3" slack="0"/>
<pin id="68" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_layer1_output_d/5 "/>
</bind>
</comp>

<comp id="71" class="1004" name="grp_access_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="3" slack="0"/>
<pin id="73" dir="0" index="1" bw="16" slack="0"/>
<pin id="74" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="75" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="StgValue_52/5 p_Val2_s/10 StgValue_109/11 "/>
</bind>
</comp>

<comp id="78" class="1004" name="conv_layer1_a_slice_s_gep_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="16" slack="0"/>
<pin id="80" dir="0" index="1" bw="1" slack="0"/>
<pin id="81" dir="0" index="2" bw="32" slack="0"/>
<pin id="82" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_layer1_a_slice_s/8 "/>
</bind>
</comp>

<comp id="85" class="1004" name="grp_access_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="5" slack="0"/>
<pin id="87" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="88" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="89" dir="1" index="3" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_layer1_a_slice_1/8 "/>
</bind>
</comp>

<comp id="91" class="1004" name="conv1_W_data_V_addr_gep_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="10" slack="0"/>
<pin id="93" dir="0" index="1" bw="1" slack="0"/>
<pin id="94" dir="0" index="2" bw="6" slack="0"/>
<pin id="95" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv1_W_data_V_addr/9 "/>
</bind>
</comp>

<comp id="98" class="1004" name="grp_access_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="4" slack="0"/>
<pin id="100" dir="0" index="1" bw="10" slack="2147483647"/>
<pin id="101" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="102" dir="1" index="3" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv1_W_data_V_load/9 "/>
</bind>
</comp>

<comp id="104" class="1005" name="p_z_assign_reg_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="2" slack="1"/>
<pin id="106" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="p_z_assign (phireg) "/>
</bind>
</comp>

<comp id="108" class="1004" name="p_z_assign_phi_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="1"/>
<pin id="110" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="111" dir="0" index="2" bw="2" slack="0"/>
<pin id="112" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="113" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_z_assign/3 "/>
</bind>
</comp>

<comp id="116" class="1005" name="p_x_assign_reg_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="2" slack="1"/>
<pin id="118" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="p_x_assign (phireg) "/>
</bind>
</comp>

<comp id="120" class="1004" name="p_x_assign_phi_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="1"/>
<pin id="122" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="123" dir="0" index="2" bw="2" slack="0"/>
<pin id="124" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="125" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_x_assign/4 "/>
</bind>
</comp>

<comp id="128" class="1005" name="p_y_assign_reg_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="2" slack="1"/>
<pin id="130" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="p_y_assign (phireg) "/>
</bind>
</comp>

<comp id="132" class="1004" name="p_y_assign_phi_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="1"/>
<pin id="134" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="135" dir="0" index="2" bw="2" slack="0"/>
<pin id="136" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="137" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_y_assign/5 "/>
</bind>
</comp>

<comp id="139" class="1005" name="p_z_assign_2_reg_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="2" slack="1"/>
<pin id="141" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="p_z_assign_2 (phireg) "/>
</bind>
</comp>

<comp id="143" class="1004" name="p_z_assign_2_phi_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="1" slack="1"/>
<pin id="145" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="146" dir="0" index="2" bw="2" slack="0"/>
<pin id="147" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="148" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_z_assign_2/6 "/>
</bind>
</comp>

<comp id="150" class="1005" name="p_x_assign_1_reg_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="32" slack="1"/>
<pin id="152" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_x_assign_1 (phireg) "/>
</bind>
</comp>

<comp id="153" class="1004" name="p_x_assign_1_phi_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="32" slack="1"/>
<pin id="155" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="156" dir="0" index="2" bw="2" slack="3"/>
<pin id="157" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="158" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_x_assign_1/7 "/>
</bind>
</comp>

<comp id="160" class="1005" name="p_y_assign_1_reg_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="162" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="p_y_assign_1 (phireg) "/>
</bind>
</comp>

<comp id="163" class="1004" name="p_y_assign_1_phi_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="32" slack="0"/>
<pin id="165" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="166" dir="0" index="2" bw="2" slack="3"/>
<pin id="167" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="168" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_y_assign_1/8 "/>
</bind>
</comp>

<comp id="169" class="1004" name="grp_Padding_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="0" slack="0"/>
<pin id="171" dir="0" index="1" bw="16" slack="0"/>
<pin id="172" dir="0" index="2" bw="16" slack="0"/>
<pin id="173" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_12/1 "/>
</bind>
</comp>

<comp id="177" class="1004" name="exitcond_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="2" slack="0"/>
<pin id="179" dir="0" index="1" bw="2" slack="0"/>
<pin id="180" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/3 "/>
</bind>
</comp>

<comp id="183" class="1004" name="filter_N_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="2" slack="0"/>
<pin id="185" dir="0" index="1" bw="1" slack="0"/>
<pin id="186" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="filter_N/3 "/>
</bind>
</comp>

<comp id="189" class="1004" name="tmp_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="5" slack="0"/>
<pin id="191" dir="0" index="1" bw="2" slack="0"/>
<pin id="192" dir="0" index="2" bw="1" slack="0"/>
<pin id="193" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="197" class="1004" name="tmp_18_cast_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="5" slack="0"/>
<pin id="199" dir="1" index="1" bw="6" slack="5"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_18_cast/3 "/>
</bind>
</comp>

<comp id="201" class="1004" name="exitcond2_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="2" slack="0"/>
<pin id="203" dir="0" index="1" bw="2" slack="0"/>
<pin id="204" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/4 "/>
</bind>
</comp>

<comp id="207" class="1004" name="i_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="2" slack="0"/>
<pin id="209" dir="0" index="1" bw="1" slack="0"/>
<pin id="210" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/4 "/>
</bind>
</comp>

<comp id="213" class="1004" name="v_2_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="2" slack="0"/>
<pin id="215" dir="0" index="1" bw="1" slack="0"/>
<pin id="216" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="v_2/4 "/>
</bind>
</comp>

<comp id="219" class="1004" name="v_2_cast7_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="2" slack="0"/>
<pin id="221" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="v_2_cast7/4 "/>
</bind>
</comp>

<comp id="223" class="1004" name="v_2_cast6_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="2" slack="0"/>
<pin id="225" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="v_2_cast6/4 "/>
</bind>
</comp>

<comp id="227" class="1004" name="v_2_cast_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="2" slack="0"/>
<pin id="229" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="v_2_cast/4 "/>
</bind>
</comp>

<comp id="231" class="1004" name="vert_end_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="3" slack="0"/>
<pin id="233" dir="0" index="1" bw="2" slack="0"/>
<pin id="234" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="vert_end/4 "/>
</bind>
</comp>

<comp id="237" class="1004" name="vert_end_cast_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="3" slack="0"/>
<pin id="239" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="vert_end_cast/4 "/>
</bind>
</comp>

<comp id="241" class="1004" name="exitcond1_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="2" slack="0"/>
<pin id="243" dir="0" index="1" bw="2" slack="0"/>
<pin id="244" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/5 "/>
</bind>
</comp>

<comp id="247" class="1004" name="j_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="2" slack="0"/>
<pin id="249" dir="0" index="1" bw="1" slack="0"/>
<pin id="250" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/5 "/>
</bind>
</comp>

<comp id="253" class="1004" name="horiz_start_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="2" slack="0"/>
<pin id="255" dir="0" index="1" bw="1" slack="0"/>
<pin id="256" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="horiz_start/5 "/>
</bind>
</comp>

<comp id="259" class="1004" name="horiz_start_cast5_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="2" slack="0"/>
<pin id="261" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="horiz_start_cast5/5 "/>
</bind>
</comp>

<comp id="263" class="1004" name="horiz_start_cast_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="2" slack="0"/>
<pin id="265" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="horiz_start_cast/5 "/>
</bind>
</comp>

<comp id="267" class="1004" name="tmp1_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="2" slack="0"/>
<pin id="269" dir="0" index="1" bw="2" slack="1"/>
<pin id="270" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp1/5 "/>
</bind>
</comp>

<comp id="273" class="1004" name="tmp_40_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="2" slack="2"/>
<pin id="275" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_40/5 "/>
</bind>
</comp>

<comp id="277" class="1004" name="tmp_s_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="3" slack="0"/>
<pin id="279" dir="0" index="1" bw="1" slack="0"/>
<pin id="280" dir="0" index="2" bw="2" slack="0"/>
<pin id="281" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/5 "/>
</bind>
</comp>

<comp id="285" class="1004" name="tmp_15_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="3" slack="0"/>
<pin id="287" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_15/5 "/>
</bind>
</comp>

<comp id="290" class="1004" name="horiz_end_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="3" slack="0"/>
<pin id="292" dir="0" index="1" bw="2" slack="0"/>
<pin id="293" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="horiz_end/5 "/>
</bind>
</comp>

<comp id="296" class="1004" name="horiz_end_cast_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="3" slack="0"/>
<pin id="298" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="horiz_end_cast/5 "/>
</bind>
</comp>

<comp id="300" class="1004" name="tmp_16_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="2" slack="0"/>
<pin id="302" dir="1" index="1" bw="31" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_16/5 "/>
</bind>
</comp>

<comp id="304" class="1004" name="exitcond3_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="2" slack="0"/>
<pin id="306" dir="0" index="1" bw="2" slack="0"/>
<pin id="307" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond3/6 "/>
</bind>
</comp>

<comp id="310" class="1004" name="ch_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="2" slack="0"/>
<pin id="312" dir="0" index="1" bw="1" slack="0"/>
<pin id="313" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ch/6 "/>
</bind>
</comp>

<comp id="316" class="1004" name="tmp_41_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="2" slack="0"/>
<pin id="318" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_41/6 "/>
</bind>
</comp>

<comp id="320" class="1004" name="tmp_17_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="5" slack="0"/>
<pin id="322" dir="0" index="1" bw="1" slack="0"/>
<pin id="323" dir="0" index="2" bw="1" slack="0"/>
<pin id="324" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_17/6 "/>
</bind>
</comp>

<comp id="328" class="1004" name="tmp_53_cast_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="5" slack="0"/>
<pin id="330" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_53_cast/6 "/>
</bind>
</comp>

<comp id="332" class="1004" name="tmp_18_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="3" slack="0"/>
<pin id="334" dir="0" index="1" bw="1" slack="0"/>
<pin id="335" dir="0" index="2" bw="1" slack="0"/>
<pin id="336" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_18/6 "/>
</bind>
</comp>

<comp id="340" class="1004" name="tmp_54_cast_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="3" slack="0"/>
<pin id="342" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_54_cast/6 "/>
</bind>
</comp>

<comp id="344" class="1004" name="p_x_assign_2_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="3" slack="0"/>
<pin id="346" dir="0" index="1" bw="2" slack="2"/>
<pin id="347" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_x_assign_2/6 "/>
</bind>
</comp>

<comp id="349" class="1004" name="p_x_assign_2_cast_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="4" slack="0"/>
<pin id="351" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_x_assign_2_cast/6 "/>
</bind>
</comp>

<comp id="353" class="1004" name="tmp_19_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="32" slack="0"/>
<pin id="355" dir="0" index="1" bw="32" slack="3"/>
<pin id="356" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_19/7 "/>
</bind>
</comp>

<comp id="358" class="1004" name="tmp_20_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="32" slack="0"/>
<pin id="360" dir="0" index="1" bw="32" slack="3"/>
<pin id="361" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_20/8 "/>
</bind>
</comp>

<comp id="363" class="1004" name="tmp_42_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="32" slack="0"/>
<pin id="365" dir="0" index="1" bw="3" slack="0"/>
<pin id="366" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_42/8 "/>
</bind>
</comp>

<comp id="369" class="1004" name="tmp2_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="32" slack="1"/>
<pin id="371" dir="0" index="1" bw="32" slack="0"/>
<pin id="372" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp2/8 "/>
</bind>
</comp>

<comp id="375" class="1004" name="tmp_21_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="32" slack="0"/>
<pin id="377" dir="0" index="1" bw="5" slack="2"/>
<pin id="378" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_21/8 "/>
</bind>
</comp>

<comp id="380" class="1004" name="tmp_22_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="32" slack="0"/>
<pin id="382" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_22/8 "/>
</bind>
</comp>

<comp id="385" class="1004" name="tmp_43_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="32" slack="0"/>
<pin id="387" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_43/8 "/>
</bind>
</comp>

<comp id="389" class="1004" name="p_y_assign_s_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="31" slack="0"/>
<pin id="391" dir="0" index="1" bw="2" slack="3"/>
<pin id="392" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_y_assign_s/8 "/>
</bind>
</comp>

<comp id="394" class="1004" name="tmp_23_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="32" slack="0"/>
<pin id="396" dir="0" index="1" bw="31" slack="0"/>
<pin id="397" dir="0" index="2" bw="1" slack="0"/>
<pin id="398" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_23/8 "/>
</bind>
</comp>

<comp id="402" class="1004" name="tmp3_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="4" slack="2"/>
<pin id="404" dir="0" index="1" bw="32" slack="0"/>
<pin id="405" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp3/8 "/>
</bind>
</comp>

<comp id="407" class="1004" name="tmp_25_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="32" slack="0"/>
<pin id="409" dir="0" index="1" bw="32" slack="1"/>
<pin id="410" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_25/8 "/>
</bind>
</comp>

<comp id="413" class="1004" name="tmp_44_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="32" slack="0"/>
<pin id="415" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_44/8 "/>
</bind>
</comp>

<comp id="417" class="1004" name="tmp_24_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="6" slack="0"/>
<pin id="419" dir="0" index="1" bw="5" slack="5"/>
<pin id="420" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_24/8 "/>
</bind>
</comp>

<comp id="422" class="1004" name="ho_1_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="1" slack="0"/>
<pin id="424" dir="0" index="1" bw="32" slack="0"/>
<pin id="425" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ho_1/8 "/>
</bind>
</comp>

<comp id="428" class="1004" name="v_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="32" slack="1"/>
<pin id="430" dir="0" index="1" bw="1" slack="0"/>
<pin id="431" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="v/8 "/>
</bind>
</comp>

<comp id="434" class="1004" name="tmp_24_cast_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="6" slack="1"/>
<pin id="436" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_24_cast/9 "/>
</bind>
</comp>

<comp id="438" class="1004" name="OP1_V_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="16" slack="2"/>
<pin id="440" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP1_V/11 "/>
</bind>
</comp>

<comp id="441" class="1004" name="OP2_V_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="10" slack="1"/>
<pin id="443" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP2_V/11 "/>
</bind>
</comp>

<comp id="444" class="1004" name="tmp_26_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="24" slack="0"/>
<pin id="446" dir="0" index="1" bw="16" slack="0"/>
<pin id="447" dir="0" index="2" bw="1" slack="0"/>
<pin id="448" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_26/11 "/>
</bind>
</comp>

<comp id="452" class="1004" name="tmp_27_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="16" slack="0"/>
<pin id="454" dir="0" index="1" bw="24" slack="0"/>
<pin id="455" dir="0" index="2" bw="5" slack="0"/>
<pin id="456" dir="0" index="3" bw="6" slack="0"/>
<pin id="457" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_27/11 "/>
</bind>
</comp>

<comp id="462" class="1007" name="grp_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="16" slack="0"/>
<pin id="464" dir="0" index="1" bw="10" slack="0"/>
<pin id="465" dir="0" index="2" bw="24" slack="0"/>
<pin id="466" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="p_Val2_4/11 p_Val2_5/11 "/>
</bind>
</comp>

<comp id="474" class="1005" name="filter_N_reg_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="2" slack="0"/>
<pin id="476" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="filter_N "/>
</bind>
</comp>

<comp id="479" class="1005" name="tmp_18_cast_reg_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="6" slack="5"/>
<pin id="481" dir="1" index="1" bw="6" slack="5"/>
</pin_list>
<bind>
<opset="tmp_18_cast "/>
</bind>
</comp>

<comp id="487" class="1005" name="i_reg_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="2" slack="0"/>
<pin id="489" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="492" class="1005" name="v_2_cast6_reg_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="32" slack="3"/>
<pin id="494" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="v_2_cast6 "/>
</bind>
</comp>

<comp id="497" class="1005" name="v_2_cast_reg_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="4" slack="2"/>
<pin id="499" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="v_2_cast "/>
</bind>
</comp>

<comp id="502" class="1005" name="vert_end_cast_reg_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="32" slack="3"/>
<pin id="504" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="vert_end_cast "/>
</bind>
</comp>

<comp id="510" class="1005" name="j_reg_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="2" slack="0"/>
<pin id="512" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="515" class="1005" name="horiz_start_cast_reg_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="32" slack="3"/>
<pin id="517" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="horiz_start_cast "/>
</bind>
</comp>

<comp id="520" class="1005" name="conv_layer1_output_d_reg_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="3" slack="5"/>
<pin id="522" dir="1" index="1" bw="3" slack="5"/>
</pin_list>
<bind>
<opset="conv_layer1_output_d "/>
</bind>
</comp>

<comp id="525" class="1005" name="horiz_end_cast_reg_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="32" slack="3"/>
<pin id="527" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="horiz_end_cast "/>
</bind>
</comp>

<comp id="530" class="1005" name="tmp_16_reg_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="31" slack="3"/>
<pin id="532" dir="1" index="1" bw="31" slack="3"/>
</pin_list>
<bind>
<opset="tmp_16 "/>
</bind>
</comp>

<comp id="538" class="1005" name="ch_reg_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="2" slack="0"/>
<pin id="540" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="ch "/>
</bind>
</comp>

<comp id="543" class="1005" name="tmp_53_cast_reg_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="32" slack="2"/>
<pin id="545" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_53_cast "/>
</bind>
</comp>

<comp id="548" class="1005" name="p_x_assign_2_cast_reg_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="32" slack="2"/>
<pin id="550" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="p_x_assign_2_cast "/>
</bind>
</comp>

<comp id="559" class="1005" name="tmp_24_reg_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="6" slack="1"/>
<pin id="561" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="tmp_24 "/>
</bind>
</comp>

<comp id="564" class="1005" name="conv_layer1_a_slice_s_reg_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="5" slack="1"/>
<pin id="566" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="conv_layer1_a_slice_s "/>
</bind>
</comp>

<comp id="569" class="1005" name="ho_1_reg_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="32" slack="0"/>
<pin id="571" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="ho_1 "/>
</bind>
</comp>

<comp id="574" class="1005" name="v_reg_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="32" slack="1"/>
<pin id="576" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v "/>
</bind>
</comp>

<comp id="579" class="1005" name="conv1_W_data_V_addr_reg_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="4" slack="1"/>
<pin id="581" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="conv1_W_data_V_addr "/>
</bind>
</comp>

<comp id="584" class="1005" name="conv_layer1_a_slice_1_reg_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="16" slack="2"/>
<pin id="586" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="conv_layer1_a_slice_1 "/>
</bind>
</comp>

<comp id="589" class="1005" name="conv1_W_data_V_load_reg_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="10" slack="1"/>
<pin id="591" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="conv1_W_data_V_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="69"><net_src comp="2" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="70"><net_src comp="38" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="76"><net_src comp="40" pin="0"/><net_sink comp="71" pin=1"/></net>

<net id="77"><net_src comp="64" pin="3"/><net_sink comp="71" pin=0"/></net>

<net id="83"><net_src comp="4" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="84"><net_src comp="38" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="90"><net_src comp="78" pin="3"/><net_sink comp="85" pin=0"/></net>

<net id="96"><net_src comp="6" pin="0"/><net_sink comp="91" pin=0"/></net>

<net id="97"><net_src comp="38" pin="0"/><net_sink comp="91" pin=1"/></net>

<net id="103"><net_src comp="91" pin="3"/><net_sink comp="98" pin=0"/></net>

<net id="107"><net_src comp="20" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="114"><net_src comp="104" pin="1"/><net_sink comp="108" pin=0"/></net>

<net id="115"><net_src comp="108" pin="4"/><net_sink comp="104" pin=0"/></net>

<net id="119"><net_src comp="20" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="126"><net_src comp="116" pin="1"/><net_sink comp="120" pin=0"/></net>

<net id="127"><net_src comp="120" pin="4"/><net_sink comp="116" pin=0"/></net>

<net id="131"><net_src comp="20" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="138"><net_src comp="128" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="142"><net_src comp="20" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="149"><net_src comp="139" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="159"><net_src comp="153" pin="4"/><net_sink comp="150" pin=0"/></net>

<net id="174"><net_src comp="8" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="175"><net_src comp="0" pin="0"/><net_sink comp="169" pin=1"/></net>

<net id="176"><net_src comp="4" pin="0"/><net_sink comp="169" pin=2"/></net>

<net id="181"><net_src comp="108" pin="4"/><net_sink comp="177" pin=0"/></net>

<net id="182"><net_src comp="22" pin="0"/><net_sink comp="177" pin=1"/></net>

<net id="187"><net_src comp="108" pin="4"/><net_sink comp="183" pin=0"/></net>

<net id="188"><net_src comp="28" pin="0"/><net_sink comp="183" pin=1"/></net>

<net id="194"><net_src comp="30" pin="0"/><net_sink comp="189" pin=0"/></net>

<net id="195"><net_src comp="108" pin="4"/><net_sink comp="189" pin=1"/></net>

<net id="196"><net_src comp="32" pin="0"/><net_sink comp="189" pin=2"/></net>

<net id="200"><net_src comp="189" pin="3"/><net_sink comp="197" pin=0"/></net>

<net id="205"><net_src comp="120" pin="4"/><net_sink comp="201" pin=0"/></net>

<net id="206"><net_src comp="22" pin="0"/><net_sink comp="201" pin=1"/></net>

<net id="211"><net_src comp="120" pin="4"/><net_sink comp="207" pin=0"/></net>

<net id="212"><net_src comp="28" pin="0"/><net_sink comp="207" pin=1"/></net>

<net id="217"><net_src comp="120" pin="4"/><net_sink comp="213" pin=0"/></net>

<net id="218"><net_src comp="28" pin="0"/><net_sink comp="213" pin=1"/></net>

<net id="222"><net_src comp="213" pin="2"/><net_sink comp="219" pin=0"/></net>

<net id="226"><net_src comp="213" pin="2"/><net_sink comp="223" pin=0"/></net>

<net id="230"><net_src comp="213" pin="2"/><net_sink comp="227" pin=0"/></net>

<net id="235"><net_src comp="34" pin="0"/><net_sink comp="231" pin=0"/></net>

<net id="236"><net_src comp="219" pin="1"/><net_sink comp="231" pin=1"/></net>

<net id="240"><net_src comp="231" pin="2"/><net_sink comp="237" pin=0"/></net>

<net id="245"><net_src comp="132" pin="4"/><net_sink comp="241" pin=0"/></net>

<net id="246"><net_src comp="22" pin="0"/><net_sink comp="241" pin=1"/></net>

<net id="251"><net_src comp="132" pin="4"/><net_sink comp="247" pin=0"/></net>

<net id="252"><net_src comp="28" pin="0"/><net_sink comp="247" pin=1"/></net>

<net id="257"><net_src comp="132" pin="4"/><net_sink comp="253" pin=0"/></net>

<net id="258"><net_src comp="28" pin="0"/><net_sink comp="253" pin=1"/></net>

<net id="262"><net_src comp="253" pin="2"/><net_sink comp="259" pin=0"/></net>

<net id="266"><net_src comp="253" pin="2"/><net_sink comp="263" pin=0"/></net>

<net id="271"><net_src comp="253" pin="2"/><net_sink comp="267" pin=0"/></net>

<net id="272"><net_src comp="116" pin="1"/><net_sink comp="267" pin=1"/></net>

<net id="276"><net_src comp="104" pin="1"/><net_sink comp="273" pin=0"/></net>

<net id="282"><net_src comp="36" pin="0"/><net_sink comp="277" pin=0"/></net>

<net id="283"><net_src comp="273" pin="1"/><net_sink comp="277" pin=1"/></net>

<net id="284"><net_src comp="267" pin="2"/><net_sink comp="277" pin=2"/></net>

<net id="288"><net_src comp="277" pin="3"/><net_sink comp="285" pin=0"/></net>

<net id="289"><net_src comp="285" pin="1"/><net_sink comp="64" pin=2"/></net>

<net id="294"><net_src comp="34" pin="0"/><net_sink comp="290" pin=0"/></net>

<net id="295"><net_src comp="259" pin="1"/><net_sink comp="290" pin=1"/></net>

<net id="299"><net_src comp="290" pin="2"/><net_sink comp="296" pin=0"/></net>

<net id="303"><net_src comp="253" pin="2"/><net_sink comp="300" pin=0"/></net>

<net id="308"><net_src comp="143" pin="4"/><net_sink comp="304" pin=0"/></net>

<net id="309"><net_src comp="22" pin="0"/><net_sink comp="304" pin=1"/></net>

<net id="314"><net_src comp="143" pin="4"/><net_sink comp="310" pin=0"/></net>

<net id="315"><net_src comp="28" pin="0"/><net_sink comp="310" pin=1"/></net>

<net id="319"><net_src comp="143" pin="4"/><net_sink comp="316" pin=0"/></net>

<net id="325"><net_src comp="42" pin="0"/><net_sink comp="320" pin=0"/></net>

<net id="326"><net_src comp="316" pin="1"/><net_sink comp="320" pin=1"/></net>

<net id="327"><net_src comp="44" pin="0"/><net_sink comp="320" pin=2"/></net>

<net id="331"><net_src comp="320" pin="3"/><net_sink comp="328" pin=0"/></net>

<net id="337"><net_src comp="36" pin="0"/><net_sink comp="332" pin=0"/></net>

<net id="338"><net_src comp="316" pin="1"/><net_sink comp="332" pin=1"/></net>

<net id="339"><net_src comp="20" pin="0"/><net_sink comp="332" pin=2"/></net>

<net id="343"><net_src comp="332" pin="3"/><net_sink comp="340" pin=0"/></net>

<net id="348"><net_src comp="340" pin="1"/><net_sink comp="344" pin=0"/></net>

<net id="352"><net_src comp="344" pin="2"/><net_sink comp="349" pin=0"/></net>

<net id="357"><net_src comp="153" pin="4"/><net_sink comp="353" pin=0"/></net>

<net id="362"><net_src comp="163" pin="4"/><net_sink comp="358" pin=0"/></net>

<net id="367"><net_src comp="163" pin="4"/><net_sink comp="363" pin=0"/></net>

<net id="368"><net_src comp="46" pin="0"/><net_sink comp="363" pin=1"/></net>

<net id="373"><net_src comp="150" pin="1"/><net_sink comp="369" pin=0"/></net>

<net id="374"><net_src comp="363" pin="2"/><net_sink comp="369" pin=1"/></net>

<net id="379"><net_src comp="369" pin="2"/><net_sink comp="375" pin=0"/></net>

<net id="383"><net_src comp="375" pin="2"/><net_sink comp="380" pin=0"/></net>

<net id="384"><net_src comp="380" pin="1"/><net_sink comp="78" pin=2"/></net>

<net id="388"><net_src comp="163" pin="4"/><net_sink comp="385" pin=0"/></net>

<net id="393"><net_src comp="385" pin="1"/><net_sink comp="389" pin=0"/></net>

<net id="399"><net_src comp="48" pin="0"/><net_sink comp="394" pin=0"/></net>

<net id="400"><net_src comp="389" pin="2"/><net_sink comp="394" pin=1"/></net>

<net id="401"><net_src comp="50" pin="0"/><net_sink comp="394" pin=2"/></net>

<net id="406"><net_src comp="394" pin="3"/><net_sink comp="402" pin=1"/></net>

<net id="411"><net_src comp="402" pin="2"/><net_sink comp="407" pin=0"/></net>

<net id="412"><net_src comp="150" pin="1"/><net_sink comp="407" pin=1"/></net>

<net id="416"><net_src comp="407" pin="2"/><net_sink comp="413" pin=0"/></net>

<net id="421"><net_src comp="413" pin="1"/><net_sink comp="417" pin=0"/></net>

<net id="426"><net_src comp="52" pin="0"/><net_sink comp="422" pin=0"/></net>

<net id="427"><net_src comp="163" pin="4"/><net_sink comp="422" pin=1"/></net>

<net id="432"><net_src comp="150" pin="1"/><net_sink comp="428" pin=0"/></net>

<net id="433"><net_src comp="52" pin="0"/><net_sink comp="428" pin=1"/></net>

<net id="437"><net_src comp="434" pin="1"/><net_sink comp="91" pin=2"/></net>

<net id="449"><net_src comp="54" pin="0"/><net_sink comp="444" pin=0"/></net>

<net id="450"><net_src comp="71" pin="3"/><net_sink comp="444" pin=1"/></net>

<net id="451"><net_src comp="56" pin="0"/><net_sink comp="444" pin=2"/></net>

<net id="458"><net_src comp="58" pin="0"/><net_sink comp="452" pin=0"/></net>

<net id="459"><net_src comp="60" pin="0"/><net_sink comp="452" pin=2"/></net>

<net id="460"><net_src comp="62" pin="0"/><net_sink comp="452" pin=3"/></net>

<net id="461"><net_src comp="452" pin="4"/><net_sink comp="71" pin=1"/></net>

<net id="467"><net_src comp="438" pin="1"/><net_sink comp="462" pin=0"/></net>

<net id="468"><net_src comp="441" pin="1"/><net_sink comp="462" pin=1"/></net>

<net id="469"><net_src comp="444" pin="3"/><net_sink comp="462" pin=2"/></net>

<net id="470"><net_src comp="462" pin="3"/><net_sink comp="452" pin=1"/></net>

<net id="477"><net_src comp="183" pin="2"/><net_sink comp="474" pin=0"/></net>

<net id="478"><net_src comp="474" pin="1"/><net_sink comp="108" pin=2"/></net>

<net id="482"><net_src comp="197" pin="1"/><net_sink comp="479" pin=0"/></net>

<net id="483"><net_src comp="479" pin="1"/><net_sink comp="417" pin=1"/></net>

<net id="490"><net_src comp="207" pin="2"/><net_sink comp="487" pin=0"/></net>

<net id="491"><net_src comp="487" pin="1"/><net_sink comp="120" pin=2"/></net>

<net id="495"><net_src comp="223" pin="1"/><net_sink comp="492" pin=0"/></net>

<net id="496"><net_src comp="492" pin="1"/><net_sink comp="153" pin=2"/></net>

<net id="500"><net_src comp="227" pin="1"/><net_sink comp="497" pin=0"/></net>

<net id="501"><net_src comp="497" pin="1"/><net_sink comp="344" pin=1"/></net>

<net id="505"><net_src comp="237" pin="1"/><net_sink comp="502" pin=0"/></net>

<net id="506"><net_src comp="502" pin="1"/><net_sink comp="353" pin=1"/></net>

<net id="513"><net_src comp="247" pin="2"/><net_sink comp="510" pin=0"/></net>

<net id="514"><net_src comp="510" pin="1"/><net_sink comp="132" pin=2"/></net>

<net id="518"><net_src comp="263" pin="1"/><net_sink comp="515" pin=0"/></net>

<net id="519"><net_src comp="515" pin="1"/><net_sink comp="163" pin=2"/></net>

<net id="523"><net_src comp="64" pin="3"/><net_sink comp="520" pin=0"/></net>

<net id="524"><net_src comp="520" pin="1"/><net_sink comp="71" pin=0"/></net>

<net id="528"><net_src comp="296" pin="1"/><net_sink comp="525" pin=0"/></net>

<net id="529"><net_src comp="525" pin="1"/><net_sink comp="358" pin=1"/></net>

<net id="533"><net_src comp="300" pin="1"/><net_sink comp="530" pin=0"/></net>

<net id="534"><net_src comp="530" pin="1"/><net_sink comp="389" pin=1"/></net>

<net id="541"><net_src comp="310" pin="2"/><net_sink comp="538" pin=0"/></net>

<net id="542"><net_src comp="538" pin="1"/><net_sink comp="143" pin=2"/></net>

<net id="546"><net_src comp="328" pin="1"/><net_sink comp="543" pin=0"/></net>

<net id="547"><net_src comp="543" pin="1"/><net_sink comp="375" pin=1"/></net>

<net id="551"><net_src comp="349" pin="1"/><net_sink comp="548" pin=0"/></net>

<net id="552"><net_src comp="548" pin="1"/><net_sink comp="402" pin=0"/></net>

<net id="562"><net_src comp="417" pin="2"/><net_sink comp="559" pin=0"/></net>

<net id="563"><net_src comp="559" pin="1"/><net_sink comp="434" pin=0"/></net>

<net id="567"><net_src comp="78" pin="3"/><net_sink comp="564" pin=0"/></net>

<net id="568"><net_src comp="564" pin="1"/><net_sink comp="85" pin=0"/></net>

<net id="572"><net_src comp="422" pin="2"/><net_sink comp="569" pin=0"/></net>

<net id="573"><net_src comp="569" pin="1"/><net_sink comp="163" pin=0"/></net>

<net id="577"><net_src comp="428" pin="2"/><net_sink comp="574" pin=0"/></net>

<net id="578"><net_src comp="574" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="582"><net_src comp="91" pin="3"/><net_sink comp="579" pin=0"/></net>

<net id="583"><net_src comp="579" pin="1"/><net_sink comp="98" pin=0"/></net>

<net id="587"><net_src comp="85" pin="3"/><net_sink comp="584" pin=0"/></net>

<net id="588"><net_src comp="584" pin="1"/><net_sink comp="438" pin=0"/></net>

<net id="592"><net_src comp="98" pin="3"/><net_sink comp="589" pin=0"/></net>

<net id="593"><net_src comp="589" pin="1"/><net_sink comp="441" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: conv_layer1_2_2_2_1_2_2_2_output_data_V | {5 11 }
	Port: conv_layer1_2_2_2_1_2_2_2_a_slice_pad_data_V | {1 2 }
	Port: conv1_W_data_V | {}
 - Input state : 
	Port: Conv_forward : conv_layer1_2_2_2_1_2_2_2_input_data_V | {1 2 }
	Port: Conv_forward : conv_layer1_2_2_2_1_2_2_2_output_data_V | {10 11 }
	Port: Conv_forward : conv_layer1_2_2_2_1_2_2_2_a_slice_pad_data_V | {8 9 }
	Port: Conv_forward : conv1_W_data_V | {9 10 }
  - Chain level:
	State 1
	State 2
	State 3
		exitcond : 1
		filter_N : 1
		StgValue_21 : 2
		tmp : 1
		tmp_18_cast : 2
	State 4
		exitcond2 : 1
		i : 1
		StgValue_30 : 2
		v_2 : 1
		v_2_cast7 : 1
		v_2_cast6 : 1
		v_2_cast : 1
		vert_end : 2
		vert_end_cast : 3
	State 5
		exitcond1 : 1
		j : 1
		StgValue_43 : 2
		horiz_start : 1
		horiz_start_cast5 : 1
		horiz_start_cast : 1
		tmp1 : 1
		tmp_s : 2
		tmp_15 : 3
		conv_layer1_output_d : 4
		StgValue_52 : 5
		horiz_end : 2
		horiz_end_cast : 3
		tmp_16 : 1
	State 6
		exitcond3 : 1
		ch : 1
		StgValue_62 : 2
		tmp_41 : 1
		tmp_17 : 2
		tmp_53_cast : 3
		tmp_18 : 2
		tmp_54_cast : 3
		p_x_assign_2 : 4
		p_x_assign_2_cast : 5
	State 7
		tmp_19 : 1
		StgValue_74 : 2
	State 8
		tmp_20 : 1
		StgValue_79 : 2
		tmp_42 : 1
		tmp2 : 1
		tmp_21 : 2
		tmp_22 : 3
		tmp_43 : 1
		p_y_assign_s : 2
		tmp_23 : 3
		tmp3 : 4
		tmp_25 : 5
		tmp_44 : 6
		tmp_24 : 7
		conv_layer1_a_slice_s : 4
		conv_layer1_a_slice_1 : 5
		ho_1 : 1
	State 9
		conv1_W_data_V_addr : 1
		conv1_W_data_V_load : 2
	State 10
	State 11
		p_Val2_4 : 1
		tmp_26 : 1
		p_Val2_5 : 2
		tmp_27 : 3
		StgValue_109 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|---------|---------|
| Operation|      Functional Unit     |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|--------------------------|---------|---------|---------|---------|
|   call   |    grp_Padding_fu_169    |    0    |  7.076  |    96   |   229   |
|----------|--------------------------|---------|---------|---------|---------|
|          |      filter_N_fu_183     |    0    |    0    |    0    |    10   |
|          |         i_fu_207         |    0    |    0    |    0    |    10   |
|          |      vert_end_fu_231     |    0    |    0    |    0    |    12   |
|          |         j_fu_247         |    0    |    0    |    0    |    10   |
|          |        tmp1_fu_267       |    0    |    0    |    0    |    10   |
|          |     horiz_end_fu_290     |    0    |    0    |    0    |    12   |
|    add   |         ch_fu_310        |    0    |    0    |    0    |    10   |
|          |        tmp2_fu_369       |    0    |    0    |    0    |    32   |
|          |       tmp_21_fu_375      |    0    |    0    |    0    |    32   |
|          |        tmp3_fu_402       |    0    |    0    |    0    |    32   |
|          |       tmp_25_fu_407      |    0    |    0    |    0    |    32   |
|          |       tmp_24_fu_417      |    0    |    0    |    0    |    15   |
|          |        ho_1_fu_422       |    0    |    0    |    0    |    39   |
|          |         v_fu_428         |    0    |    0    |    0    |    39   |
|----------|--------------------------|---------|---------|---------|---------|
|          |      exitcond_fu_177     |    0    |    0    |    0    |    8    |
|          |     exitcond2_fu_201     |    0    |    0    |    0    |    8    |
|   icmp   |     exitcond1_fu_241     |    0    |    0    |    0    |    8    |
|          |     exitcond3_fu_304     |    0    |    0    |    0    |    8    |
|          |       tmp_19_fu_353      |    0    |    0    |    0    |    18   |
|          |       tmp_20_fu_358      |    0    |    0    |    0    |    18   |
|----------|--------------------------|---------|---------|---------|---------|
|    sub   |    p_x_assign_2_fu_344   |    0    |    0    |    0    |    12   |
|          |    p_y_assign_s_fu_389   |    0    |    0    |    0    |    38   |
|----------|--------------------------|---------|---------|---------|---------|
|  muladd  |        grp_fu_462        |    1    |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|---------|
|          |        tmp_fu_189        |    0    |    0    |    0    |    0    |
|          |       tmp_s_fu_277       |    0    |    0    |    0    |    0    |
|bitconcatenate|       tmp_17_fu_320      |    0    |    0    |    0    |    0    |
|          |       tmp_18_fu_332      |    0    |    0    |    0    |    0    |
|          |       tmp_23_fu_394      |    0    |    0    |    0    |    0    |
|          |       tmp_26_fu_444      |    0    |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|---------|
|          |    tmp_18_cast_fu_197    |    0    |    0    |    0    |    0    |
|          |     v_2_cast7_fu_219     |    0    |    0    |    0    |    0    |
|          |     v_2_cast6_fu_223     |    0    |    0    |    0    |    0    |
|          |      v_2_cast_fu_227     |    0    |    0    |    0    |    0    |
|          |   vert_end_cast_fu_237   |    0    |    0    |    0    |    0    |
|   zext   | horiz_start_cast5_fu_259 |    0    |    0    |    0    |    0    |
|          |  horiz_start_cast_fu_263 |    0    |    0    |    0    |    0    |
|          |       tmp_15_fu_285      |    0    |    0    |    0    |    0    |
|          |   horiz_end_cast_fu_296  |    0    |    0    |    0    |    0    |
|          |       tmp_16_fu_300      |    0    |    0    |    0    |    0    |
|          |    tmp_53_cast_fu_328    |    0    |    0    |    0    |    0    |
|          |    tmp_54_cast_fu_340    |    0    |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|---------|
|          |        v_2_fu_213        |    0    |    0    |    0    |    0    |
|    shl   |    horiz_start_fu_253    |    0    |    0    |    0    |    0    |
|          |       tmp_42_fu_363      |    0    |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|---------|
|          |       tmp_40_fu_273      |    0    |    0    |    0    |    0    |
|   trunc  |       tmp_41_fu_316      |    0    |    0    |    0    |    0    |
|          |       tmp_43_fu_385      |    0    |    0    |    0    |    0    |
|          |       tmp_44_fu_413      |    0    |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|---------|
|          | p_x_assign_2_cast_fu_349 |    0    |    0    |    0    |    0    |
|          |       tmp_22_fu_380      |    0    |    0    |    0    |    0    |
|   sext   |    tmp_24_cast_fu_434    |    0    |    0    |    0    |    0    |
|          |       OP1_V_fu_438       |    0    |    0    |    0    |    0    |
|          |       OP2_V_fu_441       |    0    |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|---------|
|partselect|       tmp_27_fu_452      |    0    |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|---------|
|   Total  |                          |    1    |  7.076  |    96   |   642   |
|----------|--------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|          ch_reg_538         |    2   |
| conv1_W_data_V_addr_reg_579 |    4   |
| conv1_W_data_V_load_reg_589 |   10   |
|conv_layer1_a_slice_1_reg_584|   16   |
|conv_layer1_a_slice_s_reg_564|    5   |
| conv_layer1_output_d_reg_520|    3   |
|       filter_N_reg_474      |    2   |
|         ho_1_reg_569        |   32   |
|    horiz_end_cast_reg_525   |   32   |
|   horiz_start_cast_reg_515  |   32   |
|          i_reg_487          |    2   |
|          j_reg_510          |    2   |
|     p_x_assign_1_reg_150    |   32   |
|  p_x_assign_2_cast_reg_548  |   32   |
|      p_x_assign_reg_116     |    2   |
|     p_y_assign_1_reg_160    |   32   |
|      p_y_assign_reg_128     |    2   |
|     p_z_assign_2_reg_139    |    2   |
|      p_z_assign_reg_104     |    2   |
|        tmp_16_reg_530       |   31   |
|     tmp_18_cast_reg_479     |    6   |
|        tmp_24_reg_559       |    6   |
|     tmp_53_cast_reg_543     |   32   |
|      v_2_cast6_reg_492      |   32   |
|       v_2_cast_reg_497      |    4   |
|          v_reg_574          |   32   |
|    vert_end_cast_reg_502    |   32   |
+-----------------------------+--------+
|            Total            |   421  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------|------|------|------|--------||---------||---------|
|        Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_71  |  p0  |   2  |   3  |    6   ||    9    |
|  grp_access_fu_71  |  p1  |   2  |  16  |   32   ||    9    |
|  grp_access_fu_85  |  p0  |   2  |   5  |   10   ||    9    |
|  grp_access_fu_98  |  p0  |   2  |   4  |    8   ||    9    |
| p_z_assign_reg_104 |  p0  |   2  |   2  |    4   ||    9    |
| p_x_assign_reg_116 |  p0  |   2  |   2  |    4   ||    9    |
|--------------------|------|------|------|--------||---------||---------|
|        Total       |      |      |      |   64   ||  10.614 ||    54   |
|--------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    7   |   96   |   642  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   10   |    -   |   54   |
|  Register |    -   |    -   |   421  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |   17   |   517  |   696  |
+-----------+--------+--------+--------+--------+
