sat
b1
#0
0 [0111] 01110110 dut_entries@0
0 [0000] 01110110 dut_entries@0
0 [0001] 11100101 dut_entries@0
0 [0010] 01110101 dut_entries@0
0 [0011] 10110101 dut_entries@0
0 [0100] 10010001 dut_entries@0
0 [0101] 10110101 dut_entries@0
0 [0110] 01110110 dut_entries@0
0 [1000] 10111101 dut_entries@0
0 [1001] 10111101 dut_entries@0
1 0111 dut_wrPtr#0
2 0000 dut_rdPtr#0
3 11010 dut_cnt#0
5 000 reference_enq_ptr_value#0
6 000 reference_deq_ptr_value#0
7 0 reference_maybe_full#0
@0
0 1 reset@0
1 0 tryPush_valid@0
2 00000000 tryPush_bits@0
3 0 tryPop@0
4 00000000 dut_entries_input_data_MPORT_rand_data@0
5 00000000 dut_entries_io_data_out_MPORT_rand_data@0
6 111 reference__GEN_0_invalid@0
7 0 reference__GEN_3_invalid@0
8 01101110 reference__GEN_4_invalid@0
@1
0 0 reset@1
1 1 tryPush_valid@1
2 10010001 tryPush_bits@1
3 0 tryPop@1
4 00000000 dut_entries_input_data_MPORT_rand_data@1
5 00000000 dut_entries_io_data_out_MPORT_rand_data@1
6 000 reference__GEN_0_invalid@1
7 0 reference__GEN_3_invalid@1
8 11111101 reference__GEN_4_invalid@1
@2
0 0 reset@2
1 1 tryPush_valid@2
2 01110110 tryPush_bits@2
3 1 tryPop@2
4 11111111 dut_entries_input_data_MPORT_rand_data@2
5 00000000 dut_entries_io_data_out_MPORT_rand_data@2
6 000 reference__GEN_0_invalid@2
7 0 reference__GEN_3_invalid@2
8 11001011 reference__GEN_4_invalid@2
@3
0 0 reset@3
1 1 tryPush_valid@3
2 10011001 tryPush_bits@3
3 1 tryPop@3
4 11111111 dut_entries_input_data_MPORT_rand_data@3
5 11111111 dut_entries_io_data_out_MPORT_rand_data@3
6 110 reference__GEN_0_invalid@3
7 0 reference__GEN_3_invalid@3
8 01010101 reference__GEN_4_invalid@3
@4
0 0 reset@4
1 1 tryPush_valid@4
2 10001001 tryPush_bits@4
3 1 tryPop@4
4 11111111 dut_entries_input_data_MPORT_rand_data@4
5 11111111 dut_entries_io_data_out_MPORT_rand_data@4
6 111 reference__GEN_0_invalid@4
7 0 reference__GEN_3_invalid@4
8 01011000 reference__GEN_4_invalid@4
@5
0 0 reset@5
1 1 tryPush_valid@5
2 10101001 tryPush_bits@5
3 1 tryPop@5
4 11111111 dut_entries_input_data_MPORT_rand_data@5
5 11111111 dut_entries_io_data_out_MPORT_rand_data@5
6 000 reference__GEN_0_invalid@5
7 0 reference__GEN_3_invalid@5
8 10100001 reference__GEN_4_invalid@5
@6
0 0 reset@6
1 1 tryPush_valid@6
2 10111101 tryPush_bits@6
3 1 tryPop@6
4 00000000 dut_entries_input_data_MPORT_rand_data@6
5 11111111 dut_entries_io_data_out_MPORT_rand_data@6
6 011 reference__GEN_0_invalid@6
7 0 reference__GEN_3_invalid@6
8 11101011 reference__GEN_4_invalid@6
@7
0 0 reset@7
1 1 tryPush_valid@7
2 10111101 tryPush_bits@7
3 1 tryPop@7
4 00000000 dut_entries_input_data_MPORT_rand_data@7
5 00000000 dut_entries_io_data_out_MPORT_rand_data@7
6 100 reference__GEN_0_invalid@7
7 0 reference__GEN_3_invalid@7
8 00000101 reference__GEN_4_invalid@7
@8
0 0 reset@8
1 1 tryPush_valid@8
2 10111101 tryPush_bits@8
3 1 tryPop@8
4 00000000 dut_entries_input_data_MPORT_rand_data@8
5 00000000 dut_entries_io_data_out_MPORT_rand_data@8
6 100 reference__GEN_0_invalid@8
7 0 reference__GEN_3_invalid@8
8 00000000 reference__GEN_4_invalid@8
@9
0 0 reset@9
1 1 tryPush_valid@9
2 10111101 tryPush_bits@9
3 1 tryPop@9
4 00000000 dut_entries_input_data_MPORT_rand_data@9
5 00000000 dut_entries_io_data_out_MPORT_rand_data@9
6 011 reference__GEN_0_invalid@9
7 0 reference__GEN_3_invalid@9
8 11000001 reference__GEN_4_invalid@9
@10
0 0 reset@10
1 1 tryPush_valid@10
2 10111101 tryPush_bits@10
3 1 tryPop@10
4 10100000 dut_entries_input_data_MPORT_rand_data@10
5 00000000 dut_entries_io_data_out_MPORT_rand_data@10
6 110 reference__GEN_0_invalid@10
7 0 reference__GEN_3_invalid@10
8 00000000 reference__GEN_4_invalid@10
@11
0 0 reset@11
1 0 tryPush_valid@11
2 00000000 tryPush_bits@11
3 1 tryPop@11
4 00000000 dut_entries_input_data_MPORT_rand_data@11
5 10101101 dut_entries_io_data_out_MPORT_rand_data@11
6 000 reference__GEN_0_invalid@11
7 0 reference__GEN_3_invalid@11
8 00000000 reference__GEN_4_invalid@11
.
