
;; Function main (main)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 20 n_edges 25 count 20 (    1)
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 0 for finding pseudo/allocno costs

    r82: preferred GENERAL_REGS, alternative NO_REGS, cover GENERAL_REGS
    a2 (r82,l0) best GENERAL_REGS, cover GENERAL_REGS
    r81: preferred GENERAL_REGS, alternative NO_REGS, cover GENERAL_REGS
    a3 (r81,l0) best GENERAL_REGS, cover GENERAL_REGS
    r80: preferred GENERAL_REGS, alternative NO_REGS, cover GENERAL_REGS
    a5 (r80,l0) best GENERAL_REGS, cover GENERAL_REGS
    r79: preferred GENERAL_REGS, alternative NO_REGS, cover GENERAL_REGS
    a6 (r79,l0) best GENERAL_REGS, cover GENERAL_REGS
    r78: preferred GENERAL_REGS, alternative NO_REGS, cover GENERAL_REGS
    a7 (r78,l0) best GENERAL_REGS, cover GENERAL_REGS
    r77: preferred GENERAL_REGS, alternative NO_REGS, cover GENERAL_REGS
    a8 (r77,l0) best GENERAL_REGS, cover GENERAL_REGS
    r76: preferred GENERAL_REGS, alternative NO_REGS, cover GENERAL_REGS
    a11 (r76,l0) best GENERAL_REGS, cover GENERAL_REGS
    r75: preferred GENERAL_REGS, alternative NO_REGS, cover GENERAL_REGS
    a12 (r75,l0) best GENERAL_REGS, cover GENERAL_REGS
    r74: preferred GENERAL_REGS, alternative NO_REGS, cover GENERAL_REGS
    a13 (r74,l0) best GENERAL_REGS, cover GENERAL_REGS
    r73: preferred GENERAL_REGS, alternative NO_REGS, cover GENERAL_REGS
    a15 (r73,l0) best GENERAL_REGS, cover GENERAL_REGS
    r72: preferred GENERAL_REGS, alternative NO_REGS, cover GENERAL_REGS
    a16 (r72,l0) best GENERAL_REGS, cover GENERAL_REGS
    r71: preferred GENERAL_REGS, alternative NO_REGS, cover GENERAL_REGS
    a17 (r71,l0) best GENERAL_REGS, cover GENERAL_REGS
    r70: preferred GENERAL_REGS, alternative NO_REGS, cover GENERAL_REGS
    a20 (r70,l0) best GENERAL_REGS, cover GENERAL_REGS
    r69: preferred GENERAL_REGS, alternative NO_REGS, cover GENERAL_REGS
    a21 (r69,l0) best GENERAL_REGS, cover GENERAL_REGS
    r68: preferred GENERAL_REGS, alternative NO_REGS, cover GENERAL_REGS
    a24 (r68,l0) best GENERAL_REGS, cover GENERAL_REGS
    r67: preferred GENERAL_REGS, alternative NO_REGS, cover GENERAL_REGS
    a0 (r67,l0) best GENERAL_REGS, cover GENERAL_REGS
    r66: preferred GENERAL_REGS, alternative NO_REGS, cover GENERAL_REGS
    a1 (r66,l0) best GENERAL_REGS, cover GENERAL_REGS
    r65: preferred GENERAL_REGS, alternative NO_REGS, cover GENERAL_REGS
    a4 (r65,l0) best GENERAL_REGS, cover GENERAL_REGS
    r64: preferred GENERAL_REGS, alternative NO_REGS, cover GENERAL_REGS
    a9 (r64,l0) best GENERAL_REGS, cover GENERAL_REGS
    r63: preferred GENERAL_REGS, alternative NO_REGS, cover GENERAL_REGS
    a10 (r63,l0) best GENERAL_REGS, cover GENERAL_REGS
    r62: preferred GENERAL_REGS, alternative NO_REGS, cover GENERAL_REGS
    a14 (r62,l0) best GENERAL_REGS, cover GENERAL_REGS
    r61: preferred GENERAL_REGS, alternative NO_REGS, cover GENERAL_REGS
    a18 (r61,l0) best GENERAL_REGS, cover GENERAL_REGS
    r60: preferred GENERAL_REGS, alternative NO_REGS, cover GENERAL_REGS
    a19 (r60,l0) best GENERAL_REGS, cover GENERAL_REGS
    r59: preferred GENERAL_REGS, alternative NO_REGS, cover GENERAL_REGS
    a22 (r59,l0) best GENERAL_REGS, cover GENERAL_REGS
    r58: preferred GENERAL_REGS, alternative NO_REGS, cover GENERAL_REGS
    a23 (r58,l0) best GENERAL_REGS, cover GENERAL_REGS

  a0(r67,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 GENERAL_REGS:0,0 MEM:8
  a1(r66,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 GENERAL_REGS:0,0 MEM:8
  a2(r82,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 GENERAL_REGS:0,0 MEM:8
  a3(r81,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 GENERAL_REGS:0,0 MEM:8
  a4(r65,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 GENERAL_REGS:0,0 MEM:7
  a5(r80,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 GENERAL_REGS:0,0 MEM:8
  a6(r79,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 GENERAL_REGS:0,0 MEM:7
  a7(r78,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 GENERAL_REGS:0,0 MEM:8
  a8(r77,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 GENERAL_REGS:0,0 MEM:8
  a9(r64,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 GENERAL_REGS:0,0 MEM:8
  a10(r63,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 GENERAL_REGS:0,0 MEM:7
  a11(r76,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 GENERAL_REGS:0,0 MEM:7
  a12(r75,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 GENERAL_REGS:0,0 MEM:8
  a13(r74,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 GENERAL_REGS:0,0 MEM:8
  a14(r62,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 GENERAL_REGS:0,0 MEM:8
  a15(r73,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 GENERAL_REGS:0,0 MEM:8
  a16(r72,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 GENERAL_REGS:0,0 MEM:8
  a17(r71,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 GENERAL_REGS:0,0 MEM:8
  a18(r61,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 GENERAL_REGS:0,0 MEM:7
  a19(r60,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 GENERAL_REGS:0,0 MEM:7
  a20(r70,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 GENERAL_REGS:0,0 MEM:8
  a21(r69,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 GENERAL_REGS:0,0 MEM:8
  a22(r59,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 GENERAL_REGS:0,0 MEM:8
  a23(r58,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 GENERAL_REGS:0,0 MEM:8
  a24(r68,l0) costs: AREG:0,0 DREG:0,0 CREG:0,0 BREG:0,0 SIREG:0,0 DIREG:0,0 AD_REGS:0,0 CLOBBERED_REGS:0,0 Q_REGS:0,0 NON_Q_REGS:0,0 GENERAL_REGS:0,0 MEM:8

   Insn 109(l0): point = 1
   Insn 108(l0): point = 3
   Insn 104(l0): point = 6
   Insn 103(l0): point = 8
   Insn 102(l0): point = 10
   Insn 101(l0): point = 12
   Insn 100(l0): point = 14
   Insn 99(l0): point = 16
   Insn 98(l0): point = 18
   Insn 121(l0): point = 21
   Insn 94(l0): point = 23
   Insn 93(l0): point = 25
   Insn 92(l0): point = 27
   Insn 90(l0): point = 30
   Insn 89(l0): point = 32
   Insn 85(l0): point = 35
   Insn 83(l0): point = 38
   Insn 82(l0): point = 40
   Insn 81(l0): point = 42
   Insn 77(l0): point = 45
   Insn 74(l0): point = 48
   Insn 73(l0): point = 50
   Insn 72(l0): point = 52
   Insn 71(l0): point = 54
   Insn 69(l0): point = 57
   Insn 68(l0): point = 59
   Insn 67(l0): point = 61
   Insn 63(l0): point = 64
   Insn 62(l0): point = 66
   Insn 61(l0): point = 68
   Insn 60(l0): point = 70
   Insn 59(l0): point = 72
   Insn 58(l0): point = 74
   Insn 119(l0): point = 77
   Insn 54(l0): point = 79
   Insn 53(l0): point = 81
   Insn 52(l0): point = 83
   Insn 51(l0): point = 85
   Insn 50(l0): point = 87
   Insn 49(l0): point = 89
   Insn 48(l0): point = 91
   Insn 47(l0): point = 93
   Insn 46(l0): point = 95
   Insn 44(l0): point = 98
   Insn 43(l0): point = 100
   Insn 42(l0): point = 102
   Insn 41(l0): point = 104
   Insn 40(l0): point = 106
   Insn 39(l0): point = 108
   Insn 117(l0): point = 111
   Insn 35(l0): point = 113
   Insn 115(l0): point = 116
   Insn 31(l0): point = 118
   Insn 29(l0): point = 121
   Insn 28(l0): point = 123
   Insn 24(l0): point = 126
   Insn 23(l0): point = 128
   Insn 22(l0): point = 130
   Insn 21(l0): point = 132
   Insn 20(l0): point = 134
   Insn 19(l0): point = 136
   Insn 18(l0): point = 138
   Insn 113(l0): point = 141
   Insn 14(l0): point = 143
   Insn 13(l0): point = 145
   Insn 12(l0): point = 147
   Insn 11(l0): point = 149
   Insn 10(l0): point = 151
   Insn 9(l0): point = 153
   Insn 8(l0): point = 155
   Insn 7(l0): point = 157
   Insn 6(l0): point = 159
   Insn 5(l0): point = 161
 a0(r67): [11..14]
 a1(r66): [13..16]
 a2(r82): [17..18]
 a3(r81): [41..42]
 a4(r65): [49..52]
 a5(r80): [49..50]
 a6(r79): [53..54]
 a7(r78): [60..61]
 a8(r77): [67..68]
 a9(r64): [67..70]
 a10(r63): [71..72]
 a11(r76): [73..74]
 a12(r75): [80..81]
 a13(r74): [84..85]
 a14(r62): [84..87]
 a15(r73): [88..89]
 a16(r72): [92..93]
 a17(r71): [94..95]
 a18(r61): [101..102]
 a19(r60): [101..106]
 a20(r70): [103..104]
 a21(r69): [107..108]
 a22(r59): [131..134]
 a23(r58): [133..136]
 a24(r68): [137..138]
Compressing live ranges: from 164 to 46 - 28%
Ranges after the compression:
 a0(r67): [0..2]
 a1(r66): [1..3]
 a2(r82): [4..5]
 a3(r81): [6..7]
 a4(r65): [8..10]
 a5(r80): [8..9]
 a6(r79): [11..12]
 a7(r78): [13..14]
 a8(r77): [15..16]
 a9(r64): [15..17]
 a10(r63): [18..19]
 a11(r76): [20..21]
 a12(r75): [22..23]
 a13(r74): [24..25]
 a14(r62): [24..26]
 a15(r73): [27..28]
 a16(r72): [29..30]
 a17(r71): [31..32]
 a18(r61): [33..34]
 a19(r60): [33..37]
 a20(r70): [35..36]
 a21(r69): [38..39]
 a22(r59): [40..42]
 a23(r58): [41..43]
 a24(r68): [44..45]
  regions=6, blocks=20, points=46
    allocnos=25, copies=0, conflicts=0, ranges=25
Disposition:
   23:r58  l0     1   22:r59  l0     0   19:r60  l0     1   18:r61  l0     0
   14:r62  l0     1   10:r63  l0     0    9:r64  l0     1    4:r65  l0     1
    1:r66  l0     1    0:r67  l0     0   24:r68  l0     0   21:r69  l0     0
   20:r70  l0     0   17:r71  l0     0   16:r72  l0     0   15:r73  l0     0
   13:r74  l0     0   12:r75  l0     0   11:r76  l0     0    8:r77  l0     0
    7:r78  l0     0    6:r79  l0     0    5:r80  l0     0    3:r81  l0     0
    2:r82  l0     0
+++Costs: overall 0, reg 0, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0
insn=5, live_throughout: 7, dead_or_set: 
insn=6, live_throughout: 7, dead_or_set: 
insn=7, live_throughout: 7, dead_or_set: 
insn=8, live_throughout: 7, dead_or_set: 
insn=9, live_throughout: 7, dead_or_set: 
insn=10, live_throughout: 7, dead_or_set: 
insn=11, live_throughout: 7, dead_or_set: 0
insn=12, live_throughout: 7, dead_or_set: 
insn=13, live_throughout: 7, dead_or_set: 0
insn=14, live_throughout: 7, dead_or_set: 
insn=113, live_throughout: 7, dead_or_set: 
insn=27, live_throughout: 7, dead_or_set: 
insn=18, live_throughout: 7, dead_or_set: 68
insn=19, live_throughout: 7, dead_or_set: 58, 68
insn=20, live_throughout: 7, 58, dead_or_set: 59
insn=21, live_throughout: 7, 59, dead_or_set: 58
insn=22, live_throughout: 7, dead_or_set: 59
insn=23, live_throughout: 7, dead_or_set: 0
insn=24, live_throughout: 7, dead_or_set: 
insn=25, live_throughout: 7, dead_or_set: 
insn=28, live_throughout: 7, dead_or_set: 
insn=29, live_throughout: 7, dead_or_set: 
insn=31, live_throughout: 7, dead_or_set: 
insn=115, live_throughout: 7, dead_or_set: 
insn=88, live_throughout: 7, dead_or_set: 
insn=35, live_throughout: 7, dead_or_set: 
insn=117, live_throughout: 7, dead_or_set: 
insn=80, live_throughout: 7, dead_or_set: 
insn=39, live_throughout: 7, dead_or_set: 69
insn=40, live_throughout: 7, dead_or_set: 60, 69
insn=41, live_throughout: 7, 60, dead_or_set: 70
insn=42, live_throughout: 7, 60, dead_or_set: 61, 70
insn=43, live_throughout: 7, dead_or_set: 60, 61
insn=44, live_throughout: 7, dead_or_set: 
insn=46, live_throughout: 7, dead_or_set: 71
insn=47, live_throughout: 7, dead_or_set: 71, 72
insn=48, live_throughout: 7, dead_or_set: 72
insn=49, live_throughout: 7, dead_or_set: 73
insn=50, live_throughout: 7, dead_or_set: 62, 73
insn=51, live_throughout: 7, 62, dead_or_set: 74
insn=52, live_throughout: 7, dead_or_set: 62, 74
insn=53, live_throughout: 7, dead_or_set: 75
insn=54, live_throughout: 7, dead_or_set: 75
insn=119, live_throughout: 7, dead_or_set: 
insn=66, live_throughout: 7, dead_or_set: 
insn=58, live_throughout: 7, dead_or_set: 76
insn=59, live_throughout: 7, dead_or_set: 63, 76
insn=60, live_throughout: 7, dead_or_set: 63, 64
insn=61, live_throughout: 7, 64, dead_or_set: 77
insn=62, live_throughout: 7, dead_or_set: 64, 77
insn=63, live_throughout: 7, dead_or_set: 
insn=64, live_throughout: 7, dead_or_set: 
insn=67, live_throughout: 7, dead_or_set: 78
insn=68, live_throughout: 7, dead_or_set: 78
insn=69, live_throughout: 7, dead_or_set: 
insn=71, live_throughout: 7, dead_or_set: 79
insn=72, live_throughout: 7, dead_or_set: 65, 79
insn=73, live_throughout: 7, 65, dead_or_set: 80
insn=74, live_throughout: 7, dead_or_set: 65, 80
insn=75, live_throughout: 7, dead_or_set: 
insn=77, live_throughout: 7, dead_or_set: 
insn=78, live_throughout: 7, dead_or_set: 
insn=81, live_throughout: 7, dead_or_set: 81
insn=82, live_throughout: 7, dead_or_set: 81
insn=83, live_throughout: 7, dead_or_set: 
insn=85, live_throughout: 7, dead_or_set: 
insn=86, live_throughout: 7, dead_or_set: 
insn=89, live_throughout: 7, dead_or_set: 
insn=90, live_throughout: 7, dead_or_set: 
insn=92, live_throughout: 7, dead_or_set: 
insn=93, live_throughout: 7, dead_or_set: 0
insn=94, live_throughout: 7, dead_or_set: 
insn=121, live_throughout: 7, dead_or_set: 
insn=107, live_throughout: 7, dead_or_set: 
insn=98, live_throughout: 7, dead_or_set: 82
insn=99, live_throughout: 7, dead_or_set: 66, 82
insn=100, live_throughout: 7, 66, dead_or_set: 67
insn=101, live_throughout: 7, 67, dead_or_set: 66
insn=102, live_throughout: 7, dead_or_set: 67
insn=103, live_throughout: 7, dead_or_set: 0
insn=104, live_throughout: 7, dead_or_set: 
insn=105, live_throughout: 7, dead_or_set: 
insn=108, live_throughout: 7, dead_or_set: 
insn=109, live_throughout: 7, dead_or_set: 
changing reg in insn 19
changing reg in insn 21
changing reg in insn 20
changing reg in insn 22
changing reg in insn 40
changing reg in insn 43
changing reg in insn 42
changing reg in insn 43
changing reg in insn 50
changing reg in insn 52
changing reg in insn 59
changing reg in insn 60
changing reg in insn 60
changing reg in insn 62
changing reg in insn 72
changing reg in insn 74
changing reg in insn 99
changing reg in insn 101
changing reg in insn 100
changing reg in insn 102
changing reg in insn 18
changing reg in insn 19
changing reg in insn 39
changing reg in insn 40
changing reg in insn 41
changing reg in insn 42
changing reg in insn 46
changing reg in insn 47
changing reg in insn 47
changing reg in insn 48
changing reg in insn 49
changing reg in insn 50
changing reg in insn 51
changing reg in insn 52
changing reg in insn 53
changing reg in insn 54
changing reg in insn 58
changing reg in insn 59
changing reg in insn 61
changing reg in insn 62
changing reg in insn 67
changing reg in insn 68
changing reg in insn 71
changing reg in insn 72
changing reg in insn 73
changing reg in insn 74
changing reg in insn 81
changing reg in insn 82
changing reg in insn 98
changing reg in insn 99
starting the processing of deferred insns
ending the processing of deferred insns
verify found no changes in insn with uid = 11.
verify found no changes in insn with uid = 13.
verify found no changes in insn with uid = 23.
verify found no changes in insn with uid = 93.
verify found no changes in insn with uid = 103.
(note 1 0 3 NOTE_INSN_DELETED)

(note 3 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 2 3 5 2 NOTE_INSN_FUNCTION_BEG)

(insn 5 2 6 2 insertion.c:5 (set (mem/s/j:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 28 [0x1c])) [0 arr+0 S4 A32])
        (const_int 25 [0x19])) 44 {*movsi_1} (nil))

(insn 6 5 7 2 insertion.c:5 (set (mem/s/j:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 32 [0x20])) [0 arr+4 S4 A32])
        (const_int 17 [0x11])) 44 {*movsi_1} (nil))

(insn 7 6 8 2 insertion.c:5 (set (mem/s/j:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 36 [0x24])) [0 arr+8 S4 A32])
        (const_int 31 [0x1f])) 44 {*movsi_1} (nil))

(insn 8 7 9 2 insertion.c:5 (set (mem/s/j:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 40 [0x28])) [0 arr+12 S4 A32])
        (const_int 13 [0xd])) 44 {*movsi_1} (nil))

(insn 9 8 10 2 insertion.c:5 (set (mem/s/j:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 44 [0x2c])) [0 arr+16 S4 A32])
        (const_int 2 [0x2])) 44 {*movsi_1} (nil))

(insn 10 9 11 2 insertion.c:8 (set (mem:SI (reg/f:SI 7 sp) [0 S4 A32])
        (symbol_ref/f:SI ("*.LC0") [flags 0x2]  <string_cst 0xb76e2a00>)) 44 {*movsi_1} (nil))

(call_insn 11 10 12 2 insertion.c:8 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("puts") [flags 0x41]  <function_decl 0xb7734280 __builtin_puts>) [0 S1 A8])
            (const_int 4 [0x4]))) 697 {*call_value_0} (nil)
    (nil))

(insn 12 11 13 2 insertion.c:9 (set (mem:SI (reg/f:SI 7 sp) [0 S4 A32])
        (symbol_ref/f:SI ("*.LC1") [flags 0x2]  <string_cst 0xb7824790>)) 44 {*movsi_1} (nil))

(call_insn 13 12 14 2 insertion.c:9 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("puts") [flags 0x41]  <function_decl 0xb7734280 __builtin_puts>) [0 S1 A8])
            (const_int 4 [0x4]))) 697 {*call_value_0} (nil)
    (nil))

(insn 14 13 113 2 insertion.c:11 (set (mem/c/i:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 60 [0x3c])) [0 i+0 S4 A32])
        (const_int 0 [0x0])) 44 {*movsi_1} (nil))

(jump_insn 113 14 114 2 insertion.c:11 (set (pc)
        (label_ref 25)) 478 {jump} (nil)
 -> 25)

(barrier 114 113 27)

(code_label 27 114 17 3 3 "" [1 uses])

(note 17 27 18 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 18 17 19 3 insertion.c:12 (set (reg:SI 0 ax [68])
        (mem/c/i:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 60 [0x3c])) [0 i+0 S4 A32])) 44 {*movsi_1} (nil))

(insn 19 18 20 3 insertion.c:12 (set (reg:SI 1 dx [orig:58 D.2533 ] [58])
        (mem/s/j:SI (plus:SI (plus:SI (mult:SI (reg:SI 0 ax [68])
                        (const_int 4 [0x4]))
                    (reg/f:SI 7 sp))
                (const_int 28 [0x1c])) [0 arr S4 A32])) 44 {*movsi_1} (nil))

(insn 20 19 21 3 insertion.c:12 (set (reg/f:SI 0 ax [orig:59 D.2534 ] [59])
        (symbol_ref/f:SI ("*.LC2") [flags 0x2]  <string_cst 0xb77946ac>)) 44 {*movsi_1} (nil))

(insn 21 20 22 3 insertion.c:12 (set (mem:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 4 [0x4])) [0 S4 A32])
        (reg:SI 1 dx [orig:58 D.2533 ] [58])) 44 {*movsi_1} (nil))

(insn 22 21 23 3 insertion.c:12 (set (mem:SI (reg/f:SI 7 sp) [0 S4 A32])
        (reg/f:SI 0 ax [orig:59 D.2534 ] [59])) 44 {*movsi_1} (nil))

(call_insn 23 22 24 3 insertion.c:12 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("printf") [flags 0x41]  <function_decl 0xb7730f00 printf>) [0 S1 A8])
            (const_int 8 [0x8]))) 697 {*call_value_0} (nil)
    (nil))

(insn 24 23 25 3 insertion.c:11 (parallel [
            (set (mem/c/i:SI (plus:SI (reg/f:SI 7 sp)
                        (const_int 60 [0x3c])) [0 i+0 S4 A32])
                (plus:SI (mem/c/i:SI (plus:SI (reg/f:SI 7 sp)
                            (const_int 60 [0x3c])) [0 i+0 S4 A32])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 197 {*addsi_1} (nil))

(code_label 25 24 26 4 2 "" [1 uses])

(note 26 25 28 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 28 26 29 4 insertion.c:11 (set (reg:CCGC 17 flags)
        (compare:CCGC (mem/c/i:SI (plus:SI (reg/f:SI 7 sp)
                    (const_int 60 [0x3c])) [0 i+0 S4 A32])
            (const_int 4 [0x4]))) 6 {*cmpsi_1} (nil))

(jump_insn 29 28 30 4 insertion.c:11 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0x0]))
            (label_ref 27)
            (pc))) 465 {*jcc_1} (nil)
 -> 27)

(note 30 29 31 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 31 30 115 5 insertion.c:14 (set (mem/c/i:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 60 [0x3c])) [0 i+0 S4 A32])
        (const_int 1 [0x1])) 44 {*movsi_1} (nil))

(jump_insn 115 31 116 5 insertion.c:14 (set (pc)
        (label_ref 86)) 478 {jump} (nil)
 -> 86)

(barrier 116 115 88)

(code_label 88 116 34 6 10 "" [1 uses])

(note 34 88 35 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 35 34 117 6 insertion.c:16 (set (mem/c/i:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 56 [0x38])) [0 j+0 S4 A32])
        (const_int 0 [0x0])) 44 {*movsi_1} (nil))

(jump_insn 117 35 118 6 insertion.c:16 (set (pc)
        (label_ref 78)) 478 {jump} (nil)
 -> 78)

(barrier 118 117 80)

(code_label 80 118 38 7 9 "" [1 uses])

(note 38 80 39 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 39 38 40 7 insertion.c:18 (set (reg:SI 0 ax [69])
        (mem/c/i:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 56 [0x38])) [0 j+0 S4 A32])) 44 {*movsi_1} (nil))

(insn 40 39 41 7 insertion.c:18 (set (reg:SI 1 dx [orig:60 D.2535 ] [60])
        (mem/s/j:SI (plus:SI (plus:SI (mult:SI (reg:SI 0 ax [69])
                        (const_int 4 [0x4]))
                    (reg/f:SI 7 sp))
                (const_int 28 [0x1c])) [0 arr S4 A32])) 44 {*movsi_1} (nil))

(insn 41 40 42 7 insertion.c:18 (set (reg:SI 0 ax [70])
        (mem/c/i:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 60 [0x3c])) [0 i+0 S4 A32])) 44 {*movsi_1} (nil))

(insn 42 41 43 7 insertion.c:18 (set (reg:SI 0 ax [orig:61 D.2536 ] [61])
        (mem/s/j:SI (plus:SI (plus:SI (mult:SI (reg:SI 0 ax [70])
                        (const_int 4 [0x4]))
                    (reg/f:SI 7 sp))
                (const_int 28 [0x1c])) [0 arr S4 A32])) 44 {*movsi_1} (nil))

(insn 43 42 44 7 insertion.c:18 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 1 dx [orig:60 D.2535 ] [60])
            (reg:SI 0 ax [orig:61 D.2536 ] [61]))) 6 {*cmpsi_1} (nil))

(jump_insn 44 43 45 7 insertion.c:18 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0x0]))
            (label_ref 75)
            (pc))) 465 {*jcc_1} (nil)
 -> 75)

(note 45 44 46 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn 46 45 47 8 insertion.c:20 (set (reg:SI 0 ax [71])
        (mem/c/i:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 56 [0x38])) [0 j+0 S4 A32])) 44 {*movsi_1} (nil))

(insn 47 46 48 8 insertion.c:20 (set (reg:SI 0 ax [72])
        (mem/s/j:SI (plus:SI (plus:SI (mult:SI (reg:SI 0 ax [71])
                        (const_int 4 [0x4]))
                    (reg/f:SI 7 sp))
                (const_int 28 [0x1c])) [0 arr S4 A32])) 44 {*movsi_1} (nil))

(insn 48 47 49 8 insertion.c:20 (set (mem/c/i:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 48 [0x30])) [0 temp+0 S4 A32])
        (reg:SI 0 ax [72])) 44 {*movsi_1} (nil))

(insn 49 48 50 8 insertion.c:21 (set (reg:SI 0 ax [73])
        (mem/c/i:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 60 [0x3c])) [0 i+0 S4 A32])) 44 {*movsi_1} (nil))

(insn 50 49 51 8 insertion.c:21 (set (reg:SI 1 dx [orig:62 D.2539 ] [62])
        (mem/s/j:SI (plus:SI (plus:SI (mult:SI (reg:SI 0 ax [73])
                        (const_int 4 [0x4]))
                    (reg/f:SI 7 sp))
                (const_int 28 [0x1c])) [0 arr S4 A32])) 44 {*movsi_1} (nil))

(insn 51 50 52 8 insertion.c:21 (set (reg:SI 0 ax [74])
        (mem/c/i:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 56 [0x38])) [0 j+0 S4 A32])) 44 {*movsi_1} (nil))

(insn 52 51 53 8 insertion.c:21 (set (mem/s/j:SI (plus:SI (plus:SI (mult:SI (reg:SI 0 ax [74])
                        (const_int 4 [0x4]))
                    (reg/f:SI 7 sp))
                (const_int 28 [0x1c])) [0 arr S4 A32])
        (reg:SI 1 dx [orig:62 D.2539 ] [62])) 44 {*movsi_1} (nil))

(insn 53 52 54 8 insertion.c:23 (set (reg:SI 0 ax [75])
        (mem/c/i:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 60 [0x3c])) [0 i+0 S4 A32])) 44 {*movsi_1} (nil))

(insn 54 53 119 8 insertion.c:23 (set (mem/c/i:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 52 [0x34])) [0 k+0 S4 A32])
        (reg:SI 0 ax [75])) 44 {*movsi_1} (nil))

(jump_insn 119 54 120 8 insertion.c:23 (set (pc)
        (label_ref 64)) 478 {jump} (nil)
 -> 64)

(barrier 120 119 66)

(code_label 66 120 57 9 8 "" [1 uses])

(note 57 66 58 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn 58 57 59 9 insertion.c:24 (set (reg:SI 0 ax [76])
        (mem/c/i:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 52 [0x34])) [0 k+0 S4 A32])) 44 {*movsi_1} (nil))

(insn 59 58 60 9 insertion.c:24 (parallel [
            (set (reg:SI 0 ax [orig:63 D.2540 ] [63])
                (plus:SI (reg:SI 0 ax [76])
                    (const_int -1 [0xffffffff])))
            (clobber (reg:CC 17 flags))
        ]) 197 {*addsi_1} (expr_list:REG_EQUAL (plus:SI (mem/c/i:SI (plus:SI (reg/f:SI 20 frame)
                    (const_int -12 [0xfffffff4])) [0 k+0 S4 A32])
            (const_int -1 [0xffffffff]))
        (nil)))

(insn 60 59 61 9 insertion.c:24 (set (reg:SI 1 dx [orig:64 D.2541 ] [64])
        (mem/s/j:SI (plus:SI (plus:SI (mult:SI (reg:SI 0 ax [orig:63 D.2540 ] [63])
                        (const_int 4 [0x4]))
                    (reg/f:SI 7 sp))
                (const_int 28 [0x1c])) [0 arr S4 A32])) 44 {*movsi_1} (nil))

(insn 61 60 62 9 insertion.c:24 (set (reg:SI 0 ax [77])
        (mem/c/i:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 52 [0x34])) [0 k+0 S4 A32])) 44 {*movsi_1} (nil))

(insn 62 61 63 9 insertion.c:24 (set (mem/s/j:SI (plus:SI (plus:SI (mult:SI (reg:SI 0 ax [77])
                        (const_int 4 [0x4]))
                    (reg/f:SI 7 sp))
                (const_int 28 [0x1c])) [0 arr S4 A32])
        (reg:SI 1 dx [orig:64 D.2541 ] [64])) 44 {*movsi_1} (nil))

(insn 63 62 64 9 insertion.c:23 (parallel [
            (set (mem/c/i:SI (plus:SI (reg/f:SI 7 sp)
                        (const_int 52 [0x34])) [0 k+0 S4 A32])
                (plus:SI (mem/c/i:SI (plus:SI (reg/f:SI 7 sp)
                            (const_int 52 [0x34])) [0 k+0 S4 A32])
                    (const_int -1 [0xffffffff])))
            (clobber (reg:CC 17 flags))
        ]) 197 {*addsi_1} (nil))

(code_label 64 63 65 10 7 "" [1 uses])

(note 65 64 67 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(insn 67 65 68 10 insertion.c:23 (set (reg:SI 0 ax [78])
        (mem/c/i:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 52 [0x34])) [0 k+0 S4 A32])) 44 {*movsi_1} (nil))

(insn 68 67 69 10 insertion.c:23 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [78])
            (mem/c/i:SI (plus:SI (reg/f:SI 7 sp)
                    (const_int 56 [0x38])) [0 j+0 S4 A32]))) 6 {*cmpsi_1} (nil))

(jump_insn 69 68 70 10 insertion.c:23 (set (pc)
        (if_then_else (gt (reg:CCGC 17 flags)
                (const_int 0 [0x0]))
            (label_ref 66)
            (pc))) 465 {*jcc_1} (nil)
 -> 66)

(note 70 69 71 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(insn 71 70 72 11 insertion.c:26 (set (reg:SI 0 ax [79])
        (mem/c/i:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 52 [0x34])) [0 k+0 S4 A32])) 44 {*movsi_1} (nil))

(insn 72 71 73 11 insertion.c:26 (parallel [
            (set (reg:SI 1 dx [orig:65 D.2542 ] [65])
                (plus:SI (reg:SI 0 ax [79])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 197 {*addsi_1} (expr_list:REG_EQUAL (plus:SI (mem/c/i:SI (plus:SI (reg/f:SI 20 frame)
                    (const_int -12 [0xfffffff4])) [0 k+0 S4 A32])
            (const_int 1 [0x1]))
        (nil)))

(insn 73 72 74 11 insertion.c:26 (set (reg:SI 0 ax [80])
        (mem/c/i:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 48 [0x30])) [0 temp+0 S4 A32])) 44 {*movsi_1} (nil))

(insn 74 73 75 11 insertion.c:26 (set (mem/s/j:SI (plus:SI (plus:SI (mult:SI (reg:SI 1 dx [orig:65 D.2542 ] [65])
                        (const_int 4 [0x4]))
                    (reg/f:SI 7 sp))
                (const_int 28 [0x1c])) [0 arr S4 A32])
        (reg:SI 0 ax [80])) 44 {*movsi_1} (nil))

(code_label 75 74 76 12 6 "" [1 uses])

(note 76 75 77 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

(insn 77 76 78 12 insertion.c:16 (parallel [
            (set (mem/c/i:SI (plus:SI (reg/f:SI 7 sp)
                        (const_int 56 [0x38])) [0 j+0 S4 A32])
                (plus:SI (mem/c/i:SI (plus:SI (reg/f:SI 7 sp)
                            (const_int 56 [0x38])) [0 j+0 S4 A32])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 197 {*addsi_1} (nil))

(code_label 78 77 79 13 5 "" [1 uses])

(note 79 78 81 13 [bb 13] NOTE_INSN_BASIC_BLOCK)

(insn 81 79 82 13 insertion.c:16 (set (reg:SI 0 ax [81])
        (mem/c/i:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 56 [0x38])) [0 j+0 S4 A32])) 44 {*movsi_1} (nil))

(insn 82 81 83 13 insertion.c:16 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [81])
            (mem/c/i:SI (plus:SI (reg/f:SI 7 sp)
                    (const_int 60 [0x3c])) [0 i+0 S4 A32]))) 6 {*cmpsi_1} (nil))

(jump_insn 83 82 84 13 insertion.c:16 (set (pc)
        (if_then_else (lt (reg:CCGC 17 flags)
                (const_int 0 [0x0]))
            (label_ref 80)
            (pc))) 465 {*jcc_1} (nil)
 -> 80)

(note 84 83 85 14 [bb 14] NOTE_INSN_BASIC_BLOCK)

(insn 85 84 86 14 insertion.c:14 (parallel [
            (set (mem/c/i:SI (plus:SI (reg/f:SI 7 sp)
                        (const_int 60 [0x3c])) [0 i+0 S4 A32])
                (plus:SI (mem/c/i:SI (plus:SI (reg/f:SI 7 sp)
                            (const_int 60 [0x3c])) [0 i+0 S4 A32])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 197 {*addsi_1} (nil))

(code_label 86 85 87 15 4 "" [1 uses])

(note 87 86 89 15 [bb 15] NOTE_INSN_BASIC_BLOCK)

(insn 89 87 90 15 insertion.c:14 (set (reg:CCGC 17 flags)
        (compare:CCGC (mem/c/i:SI (plus:SI (reg/f:SI 7 sp)
                    (const_int 60 [0x3c])) [0 i+0 S4 A32])
            (const_int 4 [0x4]))) 6 {*cmpsi_1} (nil))

(jump_insn 90 89 91 15 insertion.c:14 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0x0]))
            (label_ref 88)
            (pc))) 465 {*jcc_1} (nil)
 -> 88)

(note 91 90 92 16 [bb 16] NOTE_INSN_BASIC_BLOCK)

(insn 92 91 93 16 insertion.c:31 (set (mem:SI (reg/f:SI 7 sp) [0 S4 A32])
        (symbol_ref/f:SI ("*.LC3") [flags 0x2]  <string_cst 0xb78247e8>)) 44 {*movsi_1} (nil))

(call_insn 93 92 94 16 insertion.c:31 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("puts") [flags 0x41]  <function_decl 0xb7734280 __builtin_puts>) [0 S1 A8])
            (const_int 4 [0x4]))) 697 {*call_value_0} (nil)
    (nil))

(insn 94 93 121 16 insertion.c:33 (set (mem/c/i:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 60 [0x3c])) [0 i+0 S4 A32])
        (const_int 0 [0x0])) 44 {*movsi_1} (nil))

(jump_insn 121 94 122 16 insertion.c:33 (set (pc)
        (label_ref 105)) 478 {jump} (nil)
 -> 105)

(barrier 122 121 107)

(code_label 107 122 97 17 12 "" [1 uses])

(note 97 107 98 17 [bb 17] NOTE_INSN_BASIC_BLOCK)

(insn 98 97 99 17 insertion.c:34 (set (reg:SI 0 ax [82])
        (mem/c/i:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 60 [0x3c])) [0 i+0 S4 A32])) 44 {*movsi_1} (nil))

(insn 99 98 100 17 insertion.c:34 (set (reg:SI 1 dx [orig:66 D.2543 ] [66])
        (mem/s/j:SI (plus:SI (plus:SI (mult:SI (reg:SI 0 ax [82])
                        (const_int 4 [0x4]))
                    (reg/f:SI 7 sp))
                (const_int 28 [0x1c])) [0 arr S4 A32])) 44 {*movsi_1} (nil))

(insn 100 99 101 17 insertion.c:34 (set (reg/f:SI 0 ax [orig:67 D.2544 ] [67])
        (symbol_ref/f:SI ("*.LC2") [flags 0x2]  <string_cst 0xb77946ac>)) 44 {*movsi_1} (nil))

(insn 101 100 102 17 insertion.c:34 (set (mem:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 4 [0x4])) [0 S4 A32])
        (reg:SI 1 dx [orig:66 D.2543 ] [66])) 44 {*movsi_1} (nil))

(insn 102 101 103 17 insertion.c:34 (set (mem:SI (reg/f:SI 7 sp) [0 S4 A32])
        (reg/f:SI 0 ax [orig:67 D.2544 ] [67])) 44 {*movsi_1} (nil))

(call_insn 103 102 104 17 insertion.c:34 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("printf") [flags 0x41]  <function_decl 0xb7730f00 printf>) [0 S1 A8])
            (const_int 8 [0x8]))) 697 {*call_value_0} (nil)
    (nil))

(insn 104 103 105 17 insertion.c:33 (parallel [
            (set (mem/c/i:SI (plus:SI (reg/f:SI 7 sp)
                        (const_int 60 [0x3c])) [0 i+0 S4 A32])
                (plus:SI (mem/c/i:SI (plus:SI (reg/f:SI 7 sp)
                            (const_int 60 [0x3c])) [0 i+0 S4 A32])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 197 {*addsi_1} (nil))

(code_label 105 104 106 18 11 "" [1 uses])

(note 106 105 108 18 [bb 18] NOTE_INSN_BASIC_BLOCK)

(insn 108 106 109 18 insertion.c:33 (set (reg:CCGC 17 flags)
        (compare:CCGC (mem/c/i:SI (plus:SI (reg/f:SI 7 sp)
                    (const_int 60 [0x3c])) [0 i+0 S4 A32])
            (const_int 4 [0x4]))) 6 {*cmpsi_1} (nil))

(jump_insn 109 108 112 18 insertion.c:33 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0x0]))
            (label_ref 107)
            (pc))) 465 {*jcc_1} (nil)
 -> 107)

(note 112 109 123 19 [bb 19] NOTE_INSN_BASIC_BLOCK)

(note 123 112 0 NOTE_INSN_DELETED)
