// Seed: 3383193033
module module_0;
  assign id_1 = 1;
  assign module_2.id_7 = 0;
  wire id_2;
  assign module_3.type_1 = 0;
endmodule
program module_1;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  assign id_1 = id_1;
  wire id_2;
endmodule
module module_2 (
    output logic id_0,
    input supply1 id_1,
    output tri1 id_2,
    input tri0 id_3,
    input wire id_4,
    input wor id_5
);
  always begin : LABEL_0
    id_0 <= 1;
  end
  supply1 id_7 = 1, id_8 = id_7;
  wire id_9;
  module_0 modCall_1 ();
endmodule
module module_3 (
    input wand id_0,
    output tri1 id_1,
    output wire id_2,
    input supply0 id_3,
    input supply0 id_4,
    output wor id_5,
    input tri id_6,
    output tri id_7
);
  assign id_7 = id_3;
  module_0 modCall_1 ();
endmodule
