|DE1_SoC
CLOCK_50 => CLOCK_50.IN1
HEX0[0] <= <GND>
HEX0[1] <= <GND>
HEX0[2] <= <GND>
HEX0[3] <= <GND>
HEX0[4] <= <GND>
HEX0[5] <= <GND>
HEX0[6] <= <GND>
HEX1[0] <= <GND>
HEX1[1] <= <GND>
HEX1[2] <= <GND>
HEX1[3] <= <GND>
HEX1[4] <= <GND>
HEX1[5] <= <GND>
HEX1[6] <= <GND>
HEX2[0] <= <GND>
HEX2[1] <= <GND>
HEX2[2] <= <GND>
HEX2[3] <= <GND>
HEX2[4] <= <GND>
HEX2[5] <= <GND>
HEX2[6] <= <GND>
HEX3[0] <= <GND>
HEX3[1] <= <GND>
HEX3[2] <= <GND>
HEX3[3] <= <GND>
HEX3[4] <= <GND>
HEX3[5] <= <GND>
HEX3[6] <= <GND>
HEX4[0] <= <GND>
HEX4[1] <= <GND>
HEX4[2] <= <GND>
HEX4[3] <= <GND>
HEX4[4] <= <GND>
HEX4[5] <= <GND>
HEX4[6] <= <GND>
HEX5[0] <= <GND>
HEX5[1] <= <GND>
HEX5[2] <= <GND>
HEX5[3] <= <GND>
HEX5[4] <= <GND>
HEX5[5] <= <GND>
HEX5[6] <= <GND>
KEY[0] => KEY[0].IN1
KEY[1] => ~NO_FANOUT~
KEY[2] => ~NO_FANOUT~
KEY[3] => ~NO_FANOUT~
LEDR[0] <= <GND>
LEDR[1] <= <GND>
LEDR[2] <= <GND>
LEDR[3] <= <GND>
LEDR[4] <= <GND>
LEDR[5] <= <GND>
LEDR[6] <= <GND>
LEDR[7] <= <GND>
LEDR[8] <= <GND>
LEDR[9] <= <GND>
SW[0] => SW[0].IN1
SW[1] => SW[1].IN1
SW[2] => SW[2].IN1
SW[3] => SW[3].IN1
SW[4] => SW[4].IN1
SW[5] => SW[5].IN1
SW[6] => SW[6].IN1
SW[7] => SW[7].IN1
SW[8] => SW[8].IN1
SW[9] => SW[9].IN1
GPIO_0[0] <= cpuCore:cpu.port2
GPIO_0[1] <= cpuCore:cpu.port2
GPIO_0[2] <= cpuCore:cpu.port2
GPIO_0[3] <= cpuCore:cpu.port2
GPIO_0[4] <= cpuCore:cpu.port2
GPIO_0[5] <= cpuCore:cpu.port2
GPIO_0[6] <= cpuCore:cpu.port2
GPIO_0[7] <= cpuCore:cpu.port2
GPIO_0[8] <= cpuCore:cpu.port2
GPIO_0[9] <= cpuCore:cpu.port2
GPIO_0[10] <= cpuCore:cpu.port2
GPIO_0[11] <= cpuCore:cpu.port2
GPIO_0[12] <= cpuCore:cpu.port2
GPIO_0[13] <= cpuCore:cpu.port2
GPIO_0[14] <= cpuCore:cpu.port2
GPIO_0[15] <= cpuCore:cpu.port2
GPIO_0[16] <= cpuCore:cpu.port2
GPIO_0[17] <= cpuCore:cpu.port2
GPIO_0[18] <= cpuCore:cpu.port2
GPIO_0[19] <= cpuCore:cpu.port2
GPIO_0[20] <= cpuCore:cpu.port2
GPIO_0[21] <= cpuCore:cpu.port2
GPIO_0[22] <= cpuCore:cpu.port2
GPIO_0[23] <= cpuCore:cpu.port2
GPIO_0[24] <= cpuCore:cpu.port2
GPIO_0[25] <= cpuCore:cpu.port2
GPIO_0[26] <= cpuCore:cpu.port2
GPIO_0[27] <= cpuCore:cpu.port2
GPIO_0[28] <= cpuCore:cpu.port2
GPIO_0[29] <= cpuCore:cpu.port2
GPIO_0[30] <= cpuCore:cpu.port2
GPIO_0[31] <= cpuCore:cpu.port2
GPIO_0[32] <= cpuCore:cpu.port2
GPIO_0[33] <= cpuCore:cpu.port2
GPIO_0[34] <= cpuCore:cpu.port2
GPIO_0[35] <= cpuCore:cpu.port2
GPIO_1[0] <= cpuCore:cpu.port3
GPIO_1[1] <= cpuCore:cpu.port3
GPIO_1[2] <= cpuCore:cpu.port3
GPIO_1[3] <= cpuCore:cpu.port3
GPIO_1[4] <= cpuCore:cpu.port3
GPIO_1[5] <= cpuCore:cpu.port3
GPIO_1[6] <= cpuCore:cpu.port3
GPIO_1[7] <= cpuCore:cpu.port3
GPIO_1[8] <= cpuCore:cpu.port3
GPIO_1[9] <= cpuCore:cpu.port3
GPIO_1[10] <= cpuCore:cpu.port3
GPIO_1[11] <= cpuCore:cpu.port3
GPIO_1[12] <= cpuCore:cpu.port3
GPIO_1[13] <= cpuCore:cpu.port3
GPIO_1[14] <= cpuCore:cpu.port3
GPIO_1[15] <= cpuCore:cpu.port3
GPIO_1[16] <= cpuCore:cpu.port3
GPIO_1[17] <= cpuCore:cpu.port3
GPIO_1[18] <= cpuCore:cpu.port3
GPIO_1[19] <= cpuCore:cpu.port3
GPIO_1[20] <= cpuCore:cpu.port3
GPIO_1[21] <= cpuCore:cpu.port3
GPIO_1[22] <= cpuCore:cpu.port3
GPIO_1[23] <= cpuCore:cpu.port3
GPIO_1[24] <= cpuCore:cpu.port3
GPIO_1[25] <= cpuCore:cpu.port3
GPIO_1[26] <= cpuCore:cpu.port3
GPIO_1[27] <= cpuCore:cpu.port3
GPIO_1[28] <= cpuCore:cpu.port3
GPIO_1[29] <= cpuCore:cpu.port3
GPIO_1[30] <= cpuCore:cpu.port3
GPIO_1[31] <= cpuCore:cpu.port3
GPIO_1[32] <= cpuCore:cpu.port3
GPIO_1[33] <= cpuCore:cpu.port3
GPIO_1[34] <= cpuCore:cpu.port3
GPIO_1[35] <= cpuCore:cpu.port3


|DE1_SoC|cpuCore:cpu
clk => divided_clocks[0].CLK
clk => divided_clocks[1].CLK
clk => divided_clocks[2].CLK
clk => divided_clocks[3].CLK
clk => divided_clocks[4].CLK
clk => divided_clocks[5].CLK
clk => divided_clocks[6].CLK
clk => divided_clocks[7].CLK
clk => divided_clocks[8].CLK
clk => divided_clocks[9].CLK
clk => divided_clocks[10].CLK
clk => divided_clocks[11].CLK
clk => divided_clocks[12].CLK
clk => divided_clocks[13].CLK
clk => divided_clocks[14].CLK
clk => divided_clocks[15].CLK
clk => divided_clocks[16].CLK
clk => divided_clocks[17].CLK
clk => divided_clocks[18].CLK
clk => divided_clocks[19].CLK
clk => divided_clocks[20].CLK
clk => divided_clocks[21].CLK
clk => divided_clocks[22].CLK
clk => divided_clocks[23].CLK
clk => divided_clocks[24].CLK
clk => divided_clocks[25].CLK
clk => divided_clocks[26].CLK
clk => divided_clocks[27].CLK
clk => divided_clocks[28].CLK
clk => divided_clocks[29].CLK
clk => divided_clocks[30].CLK
clk => divided_clocks[31].CLK
reset => reset.IN10
GPIO_0[0] <= IF:instruction_fetch.port12
GPIO_0[1] <= IF:instruction_fetch.port12
GPIO_0[2] <= IF:instruction_fetch.port12
GPIO_0[3] <= IF:instruction_fetch.port12
GPIO_0[4] <= IF:instruction_fetch.port12
GPIO_0[5] <= IF:instruction_fetch.port12
GPIO_0[6] <= IF:instruction_fetch.port12
GPIO_0[7] <= IF:instruction_fetch.port12
GPIO_0[8] <= IF:instruction_fetch.port12
GPIO_0[9] <= IF:instruction_fetch.port12
GPIO_0[10] <= IF:instruction_fetch.port12
GPIO_0[11] <= IF:instruction_fetch.port12
GPIO_0[12] <= IF:instruction_fetch.port12
GPIO_0[13] <= IF:instruction_fetch.port12
GPIO_0[14] <= IF:instruction_fetch.port12
GPIO_0[15] <= IF:instruction_fetch.port12
GPIO_0[16] <= IF:instruction_fetch.port12
GPIO_0[17] <= IF:instruction_fetch.port12
GPIO_0[18] <= IF:instruction_fetch.port12
GPIO_0[19] <= IF:instruction_fetch.port12
GPIO_0[20] <= IF:instruction_fetch.port12
GPIO_0[21] <= IF:instruction_fetch.port12
GPIO_0[22] <= IF:instruction_fetch.port12
GPIO_0[23] <= IF:instruction_fetch.port12
GPIO_0[24] <= IF:instruction_fetch.port12
GPIO_0[25] <= IF:instruction_fetch.port12
GPIO_0[26] <= IF:instruction_fetch.port12
GPIO_0[27] <= IF:instruction_fetch.port12
GPIO_0[28] <= IF:instruction_fetch.port12
GPIO_0[29] <= IF:instruction_fetch.port12
GPIO_0[30] <= IF:instruction_fetch.port12
GPIO_0[31] <= IF:instruction_fetch.port12
GPIO_1[0] <= GPIO_1.DB_MAX_OUTPUT_PORT_TYPE
GPIO_1[1] <= GPIO_1.DB_MAX_OUTPUT_PORT_TYPE
GPIO_1[2] <= GPIO_1.DB_MAX_OUTPUT_PORT_TYPE
GPIO_1[3] <= GPIO_1.DB_MAX_OUTPUT_PORT_TYPE
GPIO_1[4] <= GPIO_1.DB_MAX_OUTPUT_PORT_TYPE
GPIO_1[5] <= GPIO_1.DB_MAX_OUTPUT_PORT_TYPE
GPIO_1[6] <= GPIO_1.DB_MAX_OUTPUT_PORT_TYPE
GPIO_1[7] <= GPIO_1.DB_MAX_OUTPUT_PORT_TYPE
GPIO_1[8] <= GPIO_1.DB_MAX_OUTPUT_PORT_TYPE
GPIO_1[9] <= GPIO_1.DB_MAX_OUTPUT_PORT_TYPE
GPIO_1[10] <= GPIO_1.DB_MAX_OUTPUT_PORT_TYPE
GPIO_1[11] <= GPIO_1.DB_MAX_OUTPUT_PORT_TYPE
GPIO_1[12] <= GPIO_1.DB_MAX_OUTPUT_PORT_TYPE
GPIO_1[13] <= GPIO_1.DB_MAX_OUTPUT_PORT_TYPE
GPIO_1[14] <= GPIO_1.DB_MAX_OUTPUT_PORT_TYPE
GPIO_1[15] <= GPIO_1.DB_MAX_OUTPUT_PORT_TYPE
GPIO_1[16] <= GPIO_1.DB_MAX_OUTPUT_PORT_TYPE
GPIO_1[17] <= GPIO_1.DB_MAX_OUTPUT_PORT_TYPE
GPIO_1[18] <= GPIO_1.DB_MAX_OUTPUT_PORT_TYPE
GPIO_1[19] <= GPIO_1.DB_MAX_OUTPUT_PORT_TYPE
GPIO_1[20] <= GPIO_1.DB_MAX_OUTPUT_PORT_TYPE
GPIO_1[21] <= GPIO_1.DB_MAX_OUTPUT_PORT_TYPE
GPIO_1[22] <= GPIO_1.DB_MAX_OUTPUT_PORT_TYPE
GPIO_1[23] <= GPIO_1.DB_MAX_OUTPUT_PORT_TYPE
GPIO_1[24] <= GPIO_1.DB_MAX_OUTPUT_PORT_TYPE
GPIO_1[25] <= GPIO_1.DB_MAX_OUTPUT_PORT_TYPE
GPIO_1[26] <= GPIO_1.DB_MAX_OUTPUT_PORT_TYPE
GPIO_1[27] <= GPIO_1.DB_MAX_OUTPUT_PORT_TYPE
GPIO_1[28] <= GPIO_1.DB_MAX_OUTPUT_PORT_TYPE
GPIO_1[29] <= GPIO_1.DB_MAX_OUTPUT_PORT_TYPE
GPIO_1[30] <= GPIO_1.DB_MAX_OUTPUT_PORT_TYPE
GPIO_1[31] <= GPIO_1.DB_MAX_OUTPUT_PORT_TYPE
SW[0] => SW[0].IN2
SW[1] => SW[1].IN2
SW[2] => SW[2].IN2
SW[3] => SW[3].IN2
SW[4] => SW[4].IN2
SW[5] => ~NO_FANOUT~
SW[6] => ~NO_FANOUT~
SW[7] => ~NO_FANOUT~
SW[8] => ~NO_FANOUT~
SW[9] => GPIO_1.OUTPUTSELECT
SW[9] => GPIO_1.OUTPUTSELECT
SW[9] => GPIO_1.OUTPUTSELECT
SW[9] => GPIO_1.OUTPUTSELECT
SW[9] => GPIO_1.OUTPUTSELECT
SW[9] => GPIO_1.OUTPUTSELECT
SW[9] => GPIO_1.OUTPUTSELECT
SW[9] => GPIO_1.OUTPUTSELECT
SW[9] => GPIO_1.OUTPUTSELECT
SW[9] => GPIO_1.OUTPUTSELECT
SW[9] => GPIO_1.OUTPUTSELECT
SW[9] => GPIO_1.OUTPUTSELECT
SW[9] => GPIO_1.OUTPUTSELECT
SW[9] => GPIO_1.OUTPUTSELECT
SW[9] => GPIO_1.OUTPUTSELECT
SW[9] => GPIO_1.OUTPUTSELECT
SW[9] => GPIO_1.OUTPUTSELECT
SW[9] => GPIO_1.OUTPUTSELECT
SW[9] => GPIO_1.OUTPUTSELECT
SW[9] => GPIO_1.OUTPUTSELECT
SW[9] => GPIO_1.OUTPUTSELECT
SW[9] => GPIO_1.OUTPUTSELECT
SW[9] => GPIO_1.OUTPUTSELECT
SW[9] => GPIO_1.OUTPUTSELECT
SW[9] => GPIO_1.OUTPUTSELECT
SW[9] => GPIO_1.OUTPUTSELECT
SW[9] => GPIO_1.OUTPUTSELECT
SW[9] => GPIO_1.OUTPUTSELECT
SW[9] => GPIO_1.OUTPUTSELECT
SW[9] => GPIO_1.OUTPUTSELECT
SW[9] => GPIO_1.OUTPUTSELECT
SW[9] => GPIO_1.OUTPUTSELECT


|DE1_SoC|cpuCore:cpu|IF:instruction_fetch
instruction[0] <= instruction_mem:im.port0
instruction[1] <= instruction_mem:im.port0
instruction[2] <= instruction_mem:im.port0
instruction[3] <= instruction_mem:im.port0
instruction[4] <= instruction_mem:im.port0
instruction[5] <= instruction_mem:im.port0
instruction[6] <= instruction_mem:im.port0
instruction[7] <= instruction_mem:im.port0
instruction[8] <= instruction_mem:im.port0
instruction[9] <= instruction_mem:im.port0
instruction[10] <= instruction_mem:im.port0
instruction[11] <= instruction_mem:im.port0
instruction[12] <= instruction_mem:im.port0
instruction[13] <= instruction_mem:im.port0
instruction[14] <= instruction_mem:im.port0
instruction[15] <= instruction_mem:im.port0
instruction[16] <= instruction_mem:im.port0
instruction[17] <= instruction_mem:im.port0
instruction[18] <= instruction_mem:im.port0
instruction[19] <= instruction_mem:im.port0
instruction[20] <= instruction_mem:im.port0
instruction[21] <= instruction_mem:im.port0
instruction[22] <= instruction_mem:im.port0
instruction[23] <= instruction_mem:im.port0
instruction[24] <= instruction_mem:im.port0
instruction[25] <= instruction_mem:im.port0
instruction[26] <= instruction_mem:im.port0
instruction[27] <= instruction_mem:im.port0
instruction[28] <= instruction_mem:im.port0
instruction[29] <= instruction_mem:im.port0
instruction[30] <= instruction_mem:im.port0
instruction[31] <= instruction_mem:im.port0
icm_pc[0] <= branchFalse[0].DB_MAX_OUTPUT_PORT_TYPE
icm_pc[1] <= branchFalse[1].DB_MAX_OUTPUT_PORT_TYPE
icm_pc[2] <= branchFalse[2].DB_MAX_OUTPUT_PORT_TYPE
icm_pc[3] <= branchFalse[3].DB_MAX_OUTPUT_PORT_TYPE
icm_pc[4] <= branchFalse[4].DB_MAX_OUTPUT_PORT_TYPE
icm_pc[5] <= branchFalse[5].DB_MAX_OUTPUT_PORT_TYPE
icm_pc[6] <= branchFalse[6].DB_MAX_OUTPUT_PORT_TYPE
icm_pc[7] <= branchFalse[7].DB_MAX_OUTPUT_PORT_TYPE
icm_pc[8] <= branchFalse[8].DB_MAX_OUTPUT_PORT_TYPE
icm_pc[9] <= branchFalse[9].DB_MAX_OUTPUT_PORT_TYPE
icm_pc[10] <= branchFalse[10].DB_MAX_OUTPUT_PORT_TYPE
icm_pc[11] <= branchFalse[11].DB_MAX_OUTPUT_PORT_TYPE
icm_pc[12] <= branchFalse[12].DB_MAX_OUTPUT_PORT_TYPE
icm_pc[13] <= branchFalse[13].DB_MAX_OUTPUT_PORT_TYPE
icm_pc[14] <= branchFalse[14].DB_MAX_OUTPUT_PORT_TYPE
icm_pc[15] <= branchFalse[15].DB_MAX_OUTPUT_PORT_TYPE
icm_pc[16] <= branchFalse[16].DB_MAX_OUTPUT_PORT_TYPE
icm_pc[17] <= branchFalse[17].DB_MAX_OUTPUT_PORT_TYPE
icm_pc[18] <= branchFalse[18].DB_MAX_OUTPUT_PORT_TYPE
icm_pc[19] <= branchFalse[19].DB_MAX_OUTPUT_PORT_TYPE
icm_pc[20] <= branchFalse[20].DB_MAX_OUTPUT_PORT_TYPE
icm_pc[21] <= branchFalse[21].DB_MAX_OUTPUT_PORT_TYPE
icm_pc[22] <= branchFalse[22].DB_MAX_OUTPUT_PORT_TYPE
icm_pc[23] <= branchFalse[23].DB_MAX_OUTPUT_PORT_TYPE
icm_pc[24] <= branchFalse[24].DB_MAX_OUTPUT_PORT_TYPE
icm_pc[25] <= branchFalse[25].DB_MAX_OUTPUT_PORT_TYPE
icm_pc[26] <= branchFalse[26].DB_MAX_OUTPUT_PORT_TYPE
icm_pc[27] <= branchFalse[27].DB_MAX_OUTPUT_PORT_TYPE
icm_pc[28] <= branchFalse[28].DB_MAX_OUTPUT_PORT_TYPE
icm_pc[29] <= branchFalse[29].DB_MAX_OUTPUT_PORT_TYPE
icm_pc[30] <= branchFalse[30].DB_MAX_OUTPUT_PORT_TYPE
icm_pc[31] <= branchFalse[31].DB_MAX_OUTPUT_PORT_TYPE
clk => clk.IN1
reset => reset.IN2
branchSel => branchSel.IN1
Jump => Jump.IN1
JumpReg => JumpReg.IN1
PCWrite => PCWrite.IN1
branchTrue[0] => branchTrue[0].IN1
branchTrue[1] => branchTrue[1].IN1
branchTrue[2] => branchTrue[2].IN1
branchTrue[3] => branchTrue[3].IN1
branchTrue[4] => branchTrue[4].IN1
branchTrue[5] => branchTrue[5].IN1
branchTrue[6] => branchTrue[6].IN1
branchTrue[7] => branchTrue[7].IN1
branchTrue[8] => branchTrue[8].IN1
branchTrue[9] => branchTrue[9].IN1
branchTrue[10] => branchTrue[10].IN1
branchTrue[11] => branchTrue[11].IN1
branchTrue[12] => branchTrue[12].IN1
branchTrue[13] => branchTrue[13].IN1
branchTrue[14] => branchTrue[14].IN1
branchTrue[15] => branchTrue[15].IN1
branchTrue[16] => branchTrue[16].IN1
branchTrue[17] => branchTrue[17].IN1
branchTrue[18] => branchTrue[18].IN1
branchTrue[19] => branchTrue[19].IN1
branchTrue[20] => branchTrue[20].IN1
branchTrue[21] => branchTrue[21].IN1
branchTrue[22] => branchTrue[22].IN1
branchTrue[23] => branchTrue[23].IN1
branchTrue[24] => branchTrue[24].IN1
branchTrue[25] => branchTrue[25].IN1
branchTrue[26] => branchTrue[26].IN1
branchTrue[27] => branchTrue[27].IN1
branchTrue[28] => branchTrue[28].IN1
branchTrue[29] => branchTrue[29].IN1
branchTrue[30] => branchTrue[30].IN1
branchTrue[31] => branchTrue[31].IN1
icm_pc_wb[0] => ~NO_FANOUT~
icm_pc_wb[1] => ~NO_FANOUT~
icm_pc_wb[2] => ~NO_FANOUT~
icm_pc_wb[3] => ~NO_FANOUT~
icm_pc_wb[4] => ~NO_FANOUT~
icm_pc_wb[5] => ~NO_FANOUT~
icm_pc_wb[6] => ~NO_FANOUT~
icm_pc_wb[7] => ~NO_FANOUT~
icm_pc_wb[8] => ~NO_FANOUT~
icm_pc_wb[9] => ~NO_FANOUT~
icm_pc_wb[10] => ~NO_FANOUT~
icm_pc_wb[11] => ~NO_FANOUT~
icm_pc_wb[12] => ~NO_FANOUT~
icm_pc_wb[13] => ~NO_FANOUT~
icm_pc_wb[14] => ~NO_FANOUT~
icm_pc_wb[15] => ~NO_FANOUT~
icm_pc_wb[16] => ~NO_FANOUT~
icm_pc_wb[17] => ~NO_FANOUT~
icm_pc_wb[18] => ~NO_FANOUT~
icm_pc_wb[19] => ~NO_FANOUT~
icm_pc_wb[20] => ~NO_FANOUT~
icm_pc_wb[21] => ~NO_FANOUT~
icm_pc_wb[22] => ~NO_FANOUT~
icm_pc_wb[23] => ~NO_FANOUT~
icm_pc_wb[24] => ~NO_FANOUT~
icm_pc_wb[25] => ~NO_FANOUT~
icm_pc_wb[26] => ~NO_FANOUT~
icm_pc_wb[27] => ~NO_FANOUT~
icm_pc_wb[28] => ~NO_FANOUT~
icm_pc_wb[29] => ~NO_FANOUT~
icm_pc_wb[30] => ~NO_FANOUT~
icm_pc_wb[31] => ~NO_FANOUT~
readData1_ex[0] => jumpRegTrue[2].IN1
readData1_ex[1] => jumpRegTrue[3].IN1
readData1_ex[2] => jumpRegTrue[4].IN1
readData1_ex[3] => jumpRegTrue[5].IN1
readData1_ex[4] => jumpRegTrue[6].IN1
readData1_ex[5] => jumpRegTrue[7].IN1
readData1_ex[6] => jumpRegTrue[8].IN1
readData1_ex[7] => jumpRegTrue[9].IN1
readData1_ex[8] => jumpRegTrue[10].IN1
readData1_ex[9] => jumpRegTrue[11].IN1
readData1_ex[10] => jumpRegTrue[12].IN1
readData1_ex[11] => jumpRegTrue[13].IN1
readData1_ex[12] => jumpRegTrue[14].IN1
readData1_ex[13] => jumpRegTrue[15].IN1
readData1_ex[14] => jumpRegTrue[16].IN1
readData1_ex[15] => jumpRegTrue[17].IN1
readData1_ex[16] => jumpRegTrue[18].IN1
readData1_ex[17] => jumpRegTrue[19].IN1
readData1_ex[18] => jumpRegTrue[20].IN1
readData1_ex[19] => jumpRegTrue[21].IN1
readData1_ex[20] => jumpRegTrue[22].IN1
readData1_ex[21] => jumpRegTrue[23].IN1
readData1_ex[22] => jumpRegTrue[24].IN1
readData1_ex[23] => jumpRegTrue[25].IN1
readData1_ex[24] => jumpRegTrue[26].IN1
readData1_ex[25] => jumpRegTrue[27].IN1
readData1_ex[26] => jumpRegTrue[28].IN1
readData1_ex[27] => jumpRegTrue[29].IN1
readData1_ex[28] => jumpRegTrue[30].IN1
readData1_ex[29] => jumpRegTrue[31].IN1
readData1_ex[30] => ~NO_FANOUT~
readData1_ex[31] => ~NO_FANOUT~
jumpAddr_wb[0] => jumpTrue[0].IN1
jumpAddr_wb[1] => jumpTrue[1].IN1
jumpAddr_wb[2] => jumpTrue[2].IN1
jumpAddr_wb[3] => jumpTrue[3].IN1
jumpAddr_wb[4] => jumpTrue[4].IN1
jumpAddr_wb[5] => jumpTrue[5].IN1
jumpAddr_wb[6] => jumpTrue[6].IN1
jumpAddr_wb[7] => jumpTrue[7].IN1
jumpAddr_wb[8] => jumpTrue[8].IN1
jumpAddr_wb[9] => jumpTrue[9].IN1
jumpAddr_wb[10] => jumpTrue[10].IN1
jumpAddr_wb[11] => jumpTrue[11].IN1
jumpAddr_wb[12] => jumpTrue[12].IN1
jumpAddr_wb[13] => jumpTrue[13].IN1
jumpAddr_wb[14] => jumpTrue[14].IN1
jumpAddr_wb[15] => jumpTrue[15].IN1
jumpAddr_wb[16] => jumpTrue[16].IN1
jumpAddr_wb[17] => jumpTrue[17].IN1
jumpAddr_wb[18] => jumpTrue[18].IN1
jumpAddr_wb[19] => jumpTrue[19].IN1
jumpAddr_wb[20] => jumpTrue[20].IN1
jumpAddr_wb[21] => jumpTrue[21].IN1
jumpAddr_wb[22] => jumpTrue[22].IN1
jumpAddr_wb[23] => jumpTrue[23].IN1
jumpAddr_wb[24] => jumpTrue[24].IN1
jumpAddr_wb[25] => jumpTrue[25].IN1
jumpAddr_wb[26] => jumpTrue[26].IN1
jumpAddr_wb[27] => jumpTrue[27].IN1
jumpAddr_wb[28] => jumpTrue[28].IN1
jumpAddr_wb[29] => jumpTrue[29].IN1
jumpAddr_wb[30] => jumpTrue[30].IN1
jumpAddr_wb[31] => jumpTrue[31].IN1
pcProbe[0] <= branchFalse[0].DB_MAX_OUTPUT_PORT_TYPE
pcProbe[1] <= branchFalse[1].DB_MAX_OUTPUT_PORT_TYPE
pcProbe[2] <= p_counter[2].DB_MAX_OUTPUT_PORT_TYPE
pcProbe[3] <= p_counter[3].DB_MAX_OUTPUT_PORT_TYPE
pcProbe[4] <= p_counter[4].DB_MAX_OUTPUT_PORT_TYPE
pcProbe[5] <= p_counter[5].DB_MAX_OUTPUT_PORT_TYPE
pcProbe[6] <= p_counter[6].DB_MAX_OUTPUT_PORT_TYPE
pcProbe[7] <= p_counter[7].DB_MAX_OUTPUT_PORT_TYPE
pcProbe[8] <= p_counter[8].DB_MAX_OUTPUT_PORT_TYPE
pcProbe[9] <= pc:program_counter.port0
pcProbe[10] <= pc:program_counter.port0
pcProbe[11] <= pc:program_counter.port0
pcProbe[12] <= pc:program_counter.port0
pcProbe[13] <= pc:program_counter.port0
pcProbe[14] <= pc:program_counter.port0
pcProbe[15] <= pc:program_counter.port0
pcProbe[16] <= pc:program_counter.port0
pcProbe[17] <= pc:program_counter.port0
pcProbe[18] <= pc:program_counter.port0
pcProbe[19] <= pc:program_counter.port0
pcProbe[20] <= pc:program_counter.port0
pcProbe[21] <= pc:program_counter.port0
pcProbe[22] <= pc:program_counter.port0
pcProbe[23] <= pc:program_counter.port0
pcProbe[24] <= pc:program_counter.port0
pcProbe[25] <= pc:program_counter.port0
pcProbe[26] <= pc:program_counter.port0
pcProbe[27] <= pc:program_counter.port0
pcProbe[28] <= pc:program_counter.port0
pcProbe[29] <= pc:program_counter.port0
pcProbe[30] <= pc:program_counter.port0
pcProbe[31] <= pc:program_counter.port0


|DE1_SoC|cpuCore:cpu|IF:instruction_fetch|pc:program_counter
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => out[0]~reg0.CLK
clk => out[1]~reg0.CLK
clk => out[2]~reg0.CLK
clk => out[3]~reg0.CLK
clk => out[4]~reg0.CLK
clk => out[5]~reg0.CLK
clk => out[6]~reg0.CLK
clk => out[7]~reg0.CLK
clk => out[8]~reg0.CLK
clk => out[9]~reg0.CLK
clk => out[10]~reg0.CLK
clk => out[11]~reg0.CLK
clk => out[12]~reg0.CLK
clk => out[13]~reg0.CLK
clk => out[14]~reg0.CLK
clk => out[15]~reg0.CLK
clk => out[16]~reg0.CLK
clk => out[17]~reg0.CLK
clk => out[18]~reg0.CLK
clk => out[19]~reg0.CLK
clk => out[20]~reg0.CLK
clk => out[21]~reg0.CLK
clk => out[22]~reg0.CLK
clk => out[23]~reg0.CLK
clk => out[24]~reg0.CLK
clk => out[25]~reg0.CLK
clk => out[26]~reg0.CLK
clk => out[27]~reg0.CLK
clk => out[28]~reg0.CLK
clk => out[29]~reg0.CLK
clk => out[30]~reg0.CLK
clk => out[31]~reg0.CLK
reset => out.OUTPUTSELECT
reset => out.OUTPUTSELECT
reset => out.OUTPUTSELECT
reset => out.OUTPUTSELECT
reset => out.OUTPUTSELECT
reset => out.OUTPUTSELECT
reset => out.OUTPUTSELECT
reset => out.OUTPUTSELECT
reset => out.OUTPUTSELECT
reset => out.OUTPUTSELECT
reset => out.OUTPUTSELECT
reset => out.OUTPUTSELECT
reset => out.OUTPUTSELECT
reset => out.OUTPUTSELECT
reset => out.OUTPUTSELECT
reset => out.OUTPUTSELECT
reset => out.OUTPUTSELECT
reset => out.OUTPUTSELECT
reset => out.OUTPUTSELECT
reset => out.OUTPUTSELECT
reset => out.OUTPUTSELECT
reset => out.OUTPUTSELECT
reset => out.OUTPUTSELECT
reset => out.OUTPUTSELECT
reset => out.OUTPUTSELECT
reset => out.OUTPUTSELECT
reset => out.OUTPUTSELECT
reset => out.OUTPUTSELECT
reset => out.OUTPUTSELECT
reset => out.OUTPUTSELECT
reset => out.OUTPUTSELECT
reset => out.OUTPUTSELECT
PCWrite => out.OUTPUTSELECT
PCWrite => out.OUTPUTSELECT
PCWrite => out.OUTPUTSELECT
PCWrite => out.OUTPUTSELECT
PCWrite => out.OUTPUTSELECT
PCWrite => out.OUTPUTSELECT
PCWrite => out.OUTPUTSELECT
PCWrite => out.OUTPUTSELECT
PCWrite => out.OUTPUTSELECT
PCWrite => out.OUTPUTSELECT
PCWrite => out.OUTPUTSELECT
PCWrite => out.OUTPUTSELECT
PCWrite => out.OUTPUTSELECT
PCWrite => out.OUTPUTSELECT
PCWrite => out.OUTPUTSELECT
PCWrite => out.OUTPUTSELECT
PCWrite => out.OUTPUTSELECT
PCWrite => out.OUTPUTSELECT
PCWrite => out.OUTPUTSELECT
PCWrite => out.OUTPUTSELECT
PCWrite => out.OUTPUTSELECT
PCWrite => out.OUTPUTSELECT
PCWrite => out.OUTPUTSELECT
PCWrite => out.OUTPUTSELECT
PCWrite => out.OUTPUTSELECT
PCWrite => out.OUTPUTSELECT
PCWrite => out.OUTPUTSELECT
PCWrite => out.OUTPUTSELECT
PCWrite => out.OUTPUTSELECT
PCWrite => out.OUTPUTSELECT
PCWrite => out.OUTPUTSELECT
PCWrite => out.OUTPUTSELECT
in[0] => out.DATAB
in[1] => out.DATAB
in[2] => out.DATAB
in[3] => out.DATAB
in[4] => out.DATAB
in[5] => out.DATAB
in[6] => out.DATAB
in[7] => out.DATAB
in[8] => out.DATAB
in[9] => out.DATAB
in[10] => out.DATAB
in[11] => out.DATAB
in[12] => out.DATAB
in[13] => out.DATAB
in[14] => out.DATAB
in[15] => out.DATAB
in[16] => out.DATAB
in[17] => out.DATAB
in[18] => out.DATAB
in[19] => out.DATAB
in[20] => out.DATAB
in[21] => out.DATAB
in[22] => out.DATAB
in[23] => out.DATAB
in[24] => out.DATAB
in[25] => out.DATAB
in[26] => out.DATAB
in[27] => out.DATAB
in[28] => out.DATAB
in[29] => out.DATAB
in[30] => out.DATAB
in[31] => out.DATAB


|DE1_SoC|cpuCore:cpu|IF:instruction_fetch|mux2_1:branch_mux
c[0] <= mux21[0].out.DB_MAX_OUTPUT_PORT_TYPE
c[1] <= mux21[1].out.DB_MAX_OUTPUT_PORT_TYPE
c[2] <= mux21[2].out.DB_MAX_OUTPUT_PORT_TYPE
c[3] <= mux21[3].out.DB_MAX_OUTPUT_PORT_TYPE
c[4] <= mux21[4].out.DB_MAX_OUTPUT_PORT_TYPE
c[5] <= mux21[5].out.DB_MAX_OUTPUT_PORT_TYPE
c[6] <= mux21[6].out.DB_MAX_OUTPUT_PORT_TYPE
c[7] <= mux21[7].out.DB_MAX_OUTPUT_PORT_TYPE
c[8] <= mux21[8].out.DB_MAX_OUTPUT_PORT_TYPE
c[9] <= mux21[9].out.DB_MAX_OUTPUT_PORT_TYPE
c[10] <= mux21[10].out.DB_MAX_OUTPUT_PORT_TYPE
c[11] <= mux21[11].out.DB_MAX_OUTPUT_PORT_TYPE
c[12] <= mux21[12].out.DB_MAX_OUTPUT_PORT_TYPE
c[13] <= mux21[13].out.DB_MAX_OUTPUT_PORT_TYPE
c[14] <= mux21[14].out.DB_MAX_OUTPUT_PORT_TYPE
c[15] <= mux21[15].out.DB_MAX_OUTPUT_PORT_TYPE
c[16] <= mux21[16].out.DB_MAX_OUTPUT_PORT_TYPE
c[17] <= mux21[17].out.DB_MAX_OUTPUT_PORT_TYPE
c[18] <= mux21[18].out.DB_MAX_OUTPUT_PORT_TYPE
c[19] <= mux21[19].out.DB_MAX_OUTPUT_PORT_TYPE
c[20] <= mux21[20].out.DB_MAX_OUTPUT_PORT_TYPE
c[21] <= mux21[21].out.DB_MAX_OUTPUT_PORT_TYPE
c[22] <= mux21[22].out.DB_MAX_OUTPUT_PORT_TYPE
c[23] <= mux21[23].out.DB_MAX_OUTPUT_PORT_TYPE
c[24] <= mux21[24].out.DB_MAX_OUTPUT_PORT_TYPE
c[25] <= mux21[25].out.DB_MAX_OUTPUT_PORT_TYPE
c[26] <= mux21[26].out.DB_MAX_OUTPUT_PORT_TYPE
c[27] <= mux21[27].out.DB_MAX_OUTPUT_PORT_TYPE
c[28] <= mux21[28].out.DB_MAX_OUTPUT_PORT_TYPE
c[29] <= mux21[29].out.DB_MAX_OUTPUT_PORT_TYPE
c[30] <= mux21[30].out.DB_MAX_OUTPUT_PORT_TYPE
c[31] <= mux21[31].out.DB_MAX_OUTPUT_PORT_TYPE
a[0] => mux21[0].a1.IN0
a[1] => mux21[1].a1.IN0
a[2] => mux21[2].a1.IN0
a[3] => mux21[3].a1.IN0
a[4] => mux21[4].a1.IN0
a[5] => mux21[5].a1.IN0
a[6] => mux21[6].a1.IN0
a[7] => mux21[7].a1.IN0
a[8] => mux21[8].a1.IN0
a[9] => mux21[9].a1.IN0
a[10] => mux21[10].a1.IN0
a[11] => mux21[11].a1.IN0
a[12] => mux21[12].a1.IN0
a[13] => mux21[13].a1.IN0
a[14] => mux21[14].a1.IN0
a[15] => mux21[15].a1.IN0
a[16] => mux21[16].a1.IN0
a[17] => mux21[17].a1.IN0
a[18] => mux21[18].a1.IN0
a[19] => mux21[19].a1.IN0
a[20] => mux21[20].a1.IN0
a[21] => mux21[21].a1.IN0
a[22] => mux21[22].a1.IN0
a[23] => mux21[23].a1.IN0
a[24] => mux21[24].a1.IN0
a[25] => mux21[25].a1.IN0
a[26] => mux21[26].a1.IN0
a[27] => mux21[27].a1.IN0
a[28] => mux21[28].a1.IN0
a[29] => mux21[29].a1.IN0
a[30] => mux21[30].a1.IN0
a[31] => mux21[31].a1.IN0
b[0] => mux21[0].a2.IN1
b[1] => mux21[1].a2.IN1
b[2] => mux21[2].a2.IN1
b[3] => mux21[3].a2.IN1
b[4] => mux21[4].a2.IN1
b[5] => mux21[5].a2.IN1
b[6] => mux21[6].a2.IN1
b[7] => mux21[7].a2.IN1
b[8] => mux21[8].a2.IN1
b[9] => mux21[9].a2.IN1
b[10] => mux21[10].a2.IN1
b[11] => mux21[11].a2.IN1
b[12] => mux21[12].a2.IN1
b[13] => mux21[13].a2.IN1
b[14] => mux21[14].a2.IN1
b[15] => mux21[15].a2.IN1
b[16] => mux21[16].a2.IN1
b[17] => mux21[17].a2.IN1
b[18] => mux21[18].a2.IN1
b[19] => mux21[19].a2.IN1
b[20] => mux21[20].a2.IN1
b[21] => mux21[21].a2.IN1
b[22] => mux21[22].a2.IN1
b[23] => mux21[23].a2.IN1
b[24] => mux21[24].a2.IN1
b[25] => mux21[25].a2.IN1
b[26] => mux21[26].a2.IN1
b[27] => mux21[27].a2.IN1
b[28] => mux21[28].a2.IN1
b[29] => mux21[29].a2.IN1
b[30] => mux21[30].a2.IN1
b[31] => mux21[31].a2.IN1
sel => n2.DATAIN
sel => mux21[0].a1.IN1
sel => mux21[1].a1.IN1
sel => mux21[2].a1.IN1
sel => mux21[3].a1.IN1
sel => mux21[4].a1.IN1
sel => mux21[5].a1.IN1
sel => mux21[6].a1.IN1
sel => mux21[7].a1.IN1
sel => mux21[8].a1.IN1
sel => mux21[9].a1.IN1
sel => mux21[10].a1.IN1
sel => mux21[11].a1.IN1
sel => mux21[12].a1.IN1
sel => mux21[13].a1.IN1
sel => mux21[14].a1.IN1
sel => mux21[15].a1.IN1
sel => mux21[16].a1.IN1
sel => mux21[17].a1.IN1
sel => mux21[18].a1.IN1
sel => mux21[19].a1.IN1
sel => mux21[20].a1.IN1
sel => mux21[21].a1.IN1
sel => mux21[22].a1.IN1
sel => mux21[23].a1.IN1
sel => mux21[24].a1.IN1
sel => mux21[25].a1.IN1
sel => mux21[26].a1.IN1
sel => mux21[27].a1.IN1
sel => mux21[28].a1.IN1
sel => mux21[29].a1.IN1
sel => mux21[30].a1.IN1
sel => mux21[31].a1.IN1


|DE1_SoC|cpuCore:cpu|IF:instruction_fetch|mux2_1:jump_mux
c[0] <= mux21[0].out.DB_MAX_OUTPUT_PORT_TYPE
c[1] <= mux21[1].out.DB_MAX_OUTPUT_PORT_TYPE
c[2] <= mux21[2].out.DB_MAX_OUTPUT_PORT_TYPE
c[3] <= mux21[3].out.DB_MAX_OUTPUT_PORT_TYPE
c[4] <= mux21[4].out.DB_MAX_OUTPUT_PORT_TYPE
c[5] <= mux21[5].out.DB_MAX_OUTPUT_PORT_TYPE
c[6] <= mux21[6].out.DB_MAX_OUTPUT_PORT_TYPE
c[7] <= mux21[7].out.DB_MAX_OUTPUT_PORT_TYPE
c[8] <= mux21[8].out.DB_MAX_OUTPUT_PORT_TYPE
c[9] <= mux21[9].out.DB_MAX_OUTPUT_PORT_TYPE
c[10] <= mux21[10].out.DB_MAX_OUTPUT_PORT_TYPE
c[11] <= mux21[11].out.DB_MAX_OUTPUT_PORT_TYPE
c[12] <= mux21[12].out.DB_MAX_OUTPUT_PORT_TYPE
c[13] <= mux21[13].out.DB_MAX_OUTPUT_PORT_TYPE
c[14] <= mux21[14].out.DB_MAX_OUTPUT_PORT_TYPE
c[15] <= mux21[15].out.DB_MAX_OUTPUT_PORT_TYPE
c[16] <= mux21[16].out.DB_MAX_OUTPUT_PORT_TYPE
c[17] <= mux21[17].out.DB_MAX_OUTPUT_PORT_TYPE
c[18] <= mux21[18].out.DB_MAX_OUTPUT_PORT_TYPE
c[19] <= mux21[19].out.DB_MAX_OUTPUT_PORT_TYPE
c[20] <= mux21[20].out.DB_MAX_OUTPUT_PORT_TYPE
c[21] <= mux21[21].out.DB_MAX_OUTPUT_PORT_TYPE
c[22] <= mux21[22].out.DB_MAX_OUTPUT_PORT_TYPE
c[23] <= mux21[23].out.DB_MAX_OUTPUT_PORT_TYPE
c[24] <= mux21[24].out.DB_MAX_OUTPUT_PORT_TYPE
c[25] <= mux21[25].out.DB_MAX_OUTPUT_PORT_TYPE
c[26] <= mux21[26].out.DB_MAX_OUTPUT_PORT_TYPE
c[27] <= mux21[27].out.DB_MAX_OUTPUT_PORT_TYPE
c[28] <= mux21[28].out.DB_MAX_OUTPUT_PORT_TYPE
c[29] <= mux21[29].out.DB_MAX_OUTPUT_PORT_TYPE
c[30] <= mux21[30].out.DB_MAX_OUTPUT_PORT_TYPE
c[31] <= mux21[31].out.DB_MAX_OUTPUT_PORT_TYPE
a[0] => mux21[0].a1.IN0
a[1] => mux21[1].a1.IN0
a[2] => mux21[2].a1.IN0
a[3] => mux21[3].a1.IN0
a[4] => mux21[4].a1.IN0
a[5] => mux21[5].a1.IN0
a[6] => mux21[6].a1.IN0
a[7] => mux21[7].a1.IN0
a[8] => mux21[8].a1.IN0
a[9] => mux21[9].a1.IN0
a[10] => mux21[10].a1.IN0
a[11] => mux21[11].a1.IN0
a[12] => mux21[12].a1.IN0
a[13] => mux21[13].a1.IN0
a[14] => mux21[14].a1.IN0
a[15] => mux21[15].a1.IN0
a[16] => mux21[16].a1.IN0
a[17] => mux21[17].a1.IN0
a[18] => mux21[18].a1.IN0
a[19] => mux21[19].a1.IN0
a[20] => mux21[20].a1.IN0
a[21] => mux21[21].a1.IN0
a[22] => mux21[22].a1.IN0
a[23] => mux21[23].a1.IN0
a[24] => mux21[24].a1.IN0
a[25] => mux21[25].a1.IN0
a[26] => mux21[26].a1.IN0
a[27] => mux21[27].a1.IN0
a[28] => mux21[28].a1.IN0
a[29] => mux21[29].a1.IN0
a[30] => mux21[30].a1.IN0
a[31] => mux21[31].a1.IN0
b[0] => mux21[0].a2.IN1
b[1] => mux21[1].a2.IN1
b[2] => mux21[2].a2.IN1
b[3] => mux21[3].a2.IN1
b[4] => mux21[4].a2.IN1
b[5] => mux21[5].a2.IN1
b[6] => mux21[6].a2.IN1
b[7] => mux21[7].a2.IN1
b[8] => mux21[8].a2.IN1
b[9] => mux21[9].a2.IN1
b[10] => mux21[10].a2.IN1
b[11] => mux21[11].a2.IN1
b[12] => mux21[12].a2.IN1
b[13] => mux21[13].a2.IN1
b[14] => mux21[14].a2.IN1
b[15] => mux21[15].a2.IN1
b[16] => mux21[16].a2.IN1
b[17] => mux21[17].a2.IN1
b[18] => mux21[18].a2.IN1
b[19] => mux21[19].a2.IN1
b[20] => mux21[20].a2.IN1
b[21] => mux21[21].a2.IN1
b[22] => mux21[22].a2.IN1
b[23] => mux21[23].a2.IN1
b[24] => mux21[24].a2.IN1
b[25] => mux21[25].a2.IN1
b[26] => mux21[26].a2.IN1
b[27] => mux21[27].a2.IN1
b[28] => mux21[28].a2.IN1
b[29] => mux21[29].a2.IN1
b[30] => mux21[30].a2.IN1
b[31] => mux21[31].a2.IN1
sel => n2.DATAIN
sel => mux21[0].a1.IN1
sel => mux21[1].a1.IN1
sel => mux21[2].a1.IN1
sel => mux21[3].a1.IN1
sel => mux21[4].a1.IN1
sel => mux21[5].a1.IN1
sel => mux21[6].a1.IN1
sel => mux21[7].a1.IN1
sel => mux21[8].a1.IN1
sel => mux21[9].a1.IN1
sel => mux21[10].a1.IN1
sel => mux21[11].a1.IN1
sel => mux21[12].a1.IN1
sel => mux21[13].a1.IN1
sel => mux21[14].a1.IN1
sel => mux21[15].a1.IN1
sel => mux21[16].a1.IN1
sel => mux21[17].a1.IN1
sel => mux21[18].a1.IN1
sel => mux21[19].a1.IN1
sel => mux21[20].a1.IN1
sel => mux21[21].a1.IN1
sel => mux21[22].a1.IN1
sel => mux21[23].a1.IN1
sel => mux21[24].a1.IN1
sel => mux21[25].a1.IN1
sel => mux21[26].a1.IN1
sel => mux21[27].a1.IN1
sel => mux21[28].a1.IN1
sel => mux21[29].a1.IN1
sel => mux21[30].a1.IN1
sel => mux21[31].a1.IN1


|DE1_SoC|cpuCore:cpu|IF:instruction_fetch|mux2_1:jumpReg_mux
c[0] <= mux21[0].out.DB_MAX_OUTPUT_PORT_TYPE
c[1] <= mux21[1].out.DB_MAX_OUTPUT_PORT_TYPE
c[2] <= mux21[2].out.DB_MAX_OUTPUT_PORT_TYPE
c[3] <= mux21[3].out.DB_MAX_OUTPUT_PORT_TYPE
c[4] <= mux21[4].out.DB_MAX_OUTPUT_PORT_TYPE
c[5] <= mux21[5].out.DB_MAX_OUTPUT_PORT_TYPE
c[6] <= mux21[6].out.DB_MAX_OUTPUT_PORT_TYPE
c[7] <= mux21[7].out.DB_MAX_OUTPUT_PORT_TYPE
c[8] <= mux21[8].out.DB_MAX_OUTPUT_PORT_TYPE
c[9] <= mux21[9].out.DB_MAX_OUTPUT_PORT_TYPE
c[10] <= mux21[10].out.DB_MAX_OUTPUT_PORT_TYPE
c[11] <= mux21[11].out.DB_MAX_OUTPUT_PORT_TYPE
c[12] <= mux21[12].out.DB_MAX_OUTPUT_PORT_TYPE
c[13] <= mux21[13].out.DB_MAX_OUTPUT_PORT_TYPE
c[14] <= mux21[14].out.DB_MAX_OUTPUT_PORT_TYPE
c[15] <= mux21[15].out.DB_MAX_OUTPUT_PORT_TYPE
c[16] <= mux21[16].out.DB_MAX_OUTPUT_PORT_TYPE
c[17] <= mux21[17].out.DB_MAX_OUTPUT_PORT_TYPE
c[18] <= mux21[18].out.DB_MAX_OUTPUT_PORT_TYPE
c[19] <= mux21[19].out.DB_MAX_OUTPUT_PORT_TYPE
c[20] <= mux21[20].out.DB_MAX_OUTPUT_PORT_TYPE
c[21] <= mux21[21].out.DB_MAX_OUTPUT_PORT_TYPE
c[22] <= mux21[22].out.DB_MAX_OUTPUT_PORT_TYPE
c[23] <= mux21[23].out.DB_MAX_OUTPUT_PORT_TYPE
c[24] <= mux21[24].out.DB_MAX_OUTPUT_PORT_TYPE
c[25] <= mux21[25].out.DB_MAX_OUTPUT_PORT_TYPE
c[26] <= mux21[26].out.DB_MAX_OUTPUT_PORT_TYPE
c[27] <= mux21[27].out.DB_MAX_OUTPUT_PORT_TYPE
c[28] <= mux21[28].out.DB_MAX_OUTPUT_PORT_TYPE
c[29] <= mux21[29].out.DB_MAX_OUTPUT_PORT_TYPE
c[30] <= mux21[30].out.DB_MAX_OUTPUT_PORT_TYPE
c[31] <= mux21[31].out.DB_MAX_OUTPUT_PORT_TYPE
a[0] => mux21[0].a1.IN0
a[1] => mux21[1].a1.IN0
a[2] => mux21[2].a1.IN0
a[3] => mux21[3].a1.IN0
a[4] => mux21[4].a1.IN0
a[5] => mux21[5].a1.IN0
a[6] => mux21[6].a1.IN0
a[7] => mux21[7].a1.IN0
a[8] => mux21[8].a1.IN0
a[9] => mux21[9].a1.IN0
a[10] => mux21[10].a1.IN0
a[11] => mux21[11].a1.IN0
a[12] => mux21[12].a1.IN0
a[13] => mux21[13].a1.IN0
a[14] => mux21[14].a1.IN0
a[15] => mux21[15].a1.IN0
a[16] => mux21[16].a1.IN0
a[17] => mux21[17].a1.IN0
a[18] => mux21[18].a1.IN0
a[19] => mux21[19].a1.IN0
a[20] => mux21[20].a1.IN0
a[21] => mux21[21].a1.IN0
a[22] => mux21[22].a1.IN0
a[23] => mux21[23].a1.IN0
a[24] => mux21[24].a1.IN0
a[25] => mux21[25].a1.IN0
a[26] => mux21[26].a1.IN0
a[27] => mux21[27].a1.IN0
a[28] => mux21[28].a1.IN0
a[29] => mux21[29].a1.IN0
a[30] => mux21[30].a1.IN0
a[31] => mux21[31].a1.IN0
b[0] => mux21[0].a2.IN1
b[1] => mux21[1].a2.IN1
b[2] => mux21[2].a2.IN1
b[3] => mux21[3].a2.IN1
b[4] => mux21[4].a2.IN1
b[5] => mux21[5].a2.IN1
b[6] => mux21[6].a2.IN1
b[7] => mux21[7].a2.IN1
b[8] => mux21[8].a2.IN1
b[9] => mux21[9].a2.IN1
b[10] => mux21[10].a2.IN1
b[11] => mux21[11].a2.IN1
b[12] => mux21[12].a2.IN1
b[13] => mux21[13].a2.IN1
b[14] => mux21[14].a2.IN1
b[15] => mux21[15].a2.IN1
b[16] => mux21[16].a2.IN1
b[17] => mux21[17].a2.IN1
b[18] => mux21[18].a2.IN1
b[19] => mux21[19].a2.IN1
b[20] => mux21[20].a2.IN1
b[21] => mux21[21].a2.IN1
b[22] => mux21[22].a2.IN1
b[23] => mux21[23].a2.IN1
b[24] => mux21[24].a2.IN1
b[25] => mux21[25].a2.IN1
b[26] => mux21[26].a2.IN1
b[27] => mux21[27].a2.IN1
b[28] => mux21[28].a2.IN1
b[29] => mux21[29].a2.IN1
b[30] => mux21[30].a2.IN1
b[31] => mux21[31].a2.IN1
sel => n2.DATAIN
sel => mux21[0].a1.IN1
sel => mux21[1].a1.IN1
sel => mux21[2].a1.IN1
sel => mux21[3].a1.IN1
sel => mux21[4].a1.IN1
sel => mux21[5].a1.IN1
sel => mux21[6].a1.IN1
sel => mux21[7].a1.IN1
sel => mux21[8].a1.IN1
sel => mux21[9].a1.IN1
sel => mux21[10].a1.IN1
sel => mux21[11].a1.IN1
sel => mux21[12].a1.IN1
sel => mux21[13].a1.IN1
sel => mux21[14].a1.IN1
sel => mux21[15].a1.IN1
sel => mux21[16].a1.IN1
sel => mux21[17].a1.IN1
sel => mux21[18].a1.IN1
sel => mux21[19].a1.IN1
sel => mux21[20].a1.IN1
sel => mux21[21].a1.IN1
sel => mux21[22].a1.IN1
sel => mux21[23].a1.IN1
sel => mux21[24].a1.IN1
sel => mux21[25].a1.IN1
sel => mux21[26].a1.IN1
sel => mux21[27].a1.IN1
sel => mux21[28].a1.IN1
sel => mux21[29].a1.IN1
sel => mux21[30].a1.IN1
sel => mux21[31].a1.IN1


|DE1_SoC|cpuCore:cpu|IF:instruction_fetch|instruction_mem:im
instruction[0] <= instruction.DB_MAX_OUTPUT_PORT_TYPE
instruction[1] <= instruction.DB_MAX_OUTPUT_PORT_TYPE
instruction[2] <= instruction.DB_MAX_OUTPUT_PORT_TYPE
instruction[3] <= instruction.DB_MAX_OUTPUT_PORT_TYPE
instruction[4] <= instruction.DB_MAX_OUTPUT_PORT_TYPE
instruction[5] <= instruction.DB_MAX_OUTPUT_PORT_TYPE
instruction[6] <= instruction.DB_MAX_OUTPUT_PORT_TYPE
instruction[7] <= instruction.DB_MAX_OUTPUT_PORT_TYPE
instruction[8] <= instruction.DB_MAX_OUTPUT_PORT_TYPE
instruction[9] <= instruction.DB_MAX_OUTPUT_PORT_TYPE
instruction[10] <= instruction.DB_MAX_OUTPUT_PORT_TYPE
instruction[11] <= instruction.DB_MAX_OUTPUT_PORT_TYPE
instruction[12] <= instruction.DB_MAX_OUTPUT_PORT_TYPE
instruction[13] <= instruction.DB_MAX_OUTPUT_PORT_TYPE
instruction[14] <= instruction.DB_MAX_OUTPUT_PORT_TYPE
instruction[15] <= instruction.DB_MAX_OUTPUT_PORT_TYPE
instruction[16] <= instruction.DB_MAX_OUTPUT_PORT_TYPE
instruction[17] <= instruction.DB_MAX_OUTPUT_PORT_TYPE
instruction[18] <= instruction.DB_MAX_OUTPUT_PORT_TYPE
instruction[19] <= instruction.DB_MAX_OUTPUT_PORT_TYPE
instruction[20] <= instruction.DB_MAX_OUTPUT_PORT_TYPE
instruction[21] <= instruction.DB_MAX_OUTPUT_PORT_TYPE
instruction[22] <= instruction.DB_MAX_OUTPUT_PORT_TYPE
instruction[23] <= instruction.DB_MAX_OUTPUT_PORT_TYPE
instruction[24] <= instruction.DB_MAX_OUTPUT_PORT_TYPE
instruction[25] <= instruction.DB_MAX_OUTPUT_PORT_TYPE
instruction[26] <= instruction.DB_MAX_OUTPUT_PORT_TYPE
instruction[27] <= instruction.DB_MAX_OUTPUT_PORT_TYPE
instruction[28] <= instruction.DB_MAX_OUTPUT_PORT_TYPE
instruction[29] <= instruction.DB_MAX_OUTPUT_PORT_TYPE
instruction[30] <= instruction.DB_MAX_OUTPUT_PORT_TYPE
instruction[31] <= instruction.DB_MAX_OUTPUT_PORT_TYPE
reset => instruction.OUTPUTSELECT
reset => instruction.OUTPUTSELECT
reset => instruction.OUTPUTSELECT
reset => instruction.OUTPUTSELECT
reset => instruction.OUTPUTSELECT
reset => instruction.OUTPUTSELECT
reset => instruction.OUTPUTSELECT
reset => instruction.OUTPUTSELECT
reset => instruction.OUTPUTSELECT
reset => instruction.OUTPUTSELECT
reset => instruction.OUTPUTSELECT
reset => instruction.OUTPUTSELECT
reset => instruction.OUTPUTSELECT
reset => instruction.OUTPUTSELECT
reset => instruction.OUTPUTSELECT
reset => instruction.OUTPUTSELECT
reset => instruction.OUTPUTSELECT
reset => instruction.OUTPUTSELECT
reset => instruction.OUTPUTSELECT
reset => instruction.OUTPUTSELECT
reset => instruction.OUTPUTSELECT
reset => instruction.OUTPUTSELECT
reset => instruction.OUTPUTSELECT
reset => instruction.OUTPUTSELECT
reset => instruction.OUTPUTSELECT
reset => instruction.OUTPUTSELECT
reset => instruction.OUTPUTSELECT
reset => instruction.OUTPUTSELECT
reset => instruction.OUTPUTSELECT
reset => instruction.OUTPUTSELECT
reset => instruction.OUTPUTSELECT
reset => instruction.OUTPUTSELECT
im_readAddr[0] => Mux0.IN134
im_readAddr[0] => Mux1.IN134
im_readAddr[0] => Mux2.IN134
im_readAddr[0] => Mux3.IN134
im_readAddr[0] => Mux4.IN134
im_readAddr[0] => Mux5.IN134
im_readAddr[0] => Mux6.IN134
im_readAddr[0] => Mux7.IN134
im_readAddr[0] => Mux8.IN134
im_readAddr[0] => Mux9.IN134
im_readAddr[0] => Mux10.IN134
im_readAddr[0] => Mux11.IN134
im_readAddr[0] => Mux12.IN134
im_readAddr[0] => Mux13.IN134
im_readAddr[0] => Mux14.IN134
im_readAddr[0] => Mux15.IN134
im_readAddr[0] => Mux16.IN134
im_readAddr[0] => Mux17.IN134
im_readAddr[0] => Mux18.IN134
im_readAddr[0] => Mux19.IN134
im_readAddr[0] => Mux20.IN134
im_readAddr[0] => Mux21.IN134
im_readAddr[0] => Mux22.IN134
im_readAddr[0] => Mux23.IN134
im_readAddr[0] => Mux24.IN134
im_readAddr[0] => Mux25.IN134
im_readAddr[0] => Mux26.IN134
im_readAddr[0] => Mux27.IN134
im_readAddr[0] => Mux28.IN134
im_readAddr[0] => Mux29.IN134
im_readAddr[0] => Mux30.IN134
im_readAddr[1] => Mux0.IN133
im_readAddr[1] => Mux1.IN133
im_readAddr[1] => Mux2.IN133
im_readAddr[1] => Mux3.IN133
im_readAddr[1] => Mux4.IN133
im_readAddr[1] => Mux5.IN133
im_readAddr[1] => Mux6.IN133
im_readAddr[1] => Mux7.IN133
im_readAddr[1] => Mux8.IN133
im_readAddr[1] => Mux9.IN133
im_readAddr[1] => Mux10.IN133
im_readAddr[1] => Mux11.IN133
im_readAddr[1] => Mux12.IN133
im_readAddr[1] => Mux13.IN133
im_readAddr[1] => Mux14.IN133
im_readAddr[1] => Mux15.IN133
im_readAddr[1] => Mux16.IN133
im_readAddr[1] => Mux17.IN133
im_readAddr[1] => Mux18.IN133
im_readAddr[1] => Mux19.IN133
im_readAddr[1] => Mux20.IN133
im_readAddr[1] => Mux21.IN133
im_readAddr[1] => Mux22.IN133
im_readAddr[1] => Mux23.IN133
im_readAddr[1] => Mux24.IN133
im_readAddr[1] => Mux25.IN133
im_readAddr[1] => Mux26.IN133
im_readAddr[1] => Mux27.IN133
im_readAddr[1] => Mux28.IN133
im_readAddr[1] => Mux29.IN133
im_readAddr[1] => Mux30.IN133
im_readAddr[2] => Mux0.IN132
im_readAddr[2] => Mux1.IN132
im_readAddr[2] => Mux2.IN132
im_readAddr[2] => Mux3.IN132
im_readAddr[2] => Mux4.IN132
im_readAddr[2] => Mux5.IN132
im_readAddr[2] => Mux6.IN132
im_readAddr[2] => Mux7.IN132
im_readAddr[2] => Mux8.IN132
im_readAddr[2] => Mux9.IN132
im_readAddr[2] => Mux10.IN132
im_readAddr[2] => Mux11.IN132
im_readAddr[2] => Mux12.IN132
im_readAddr[2] => Mux13.IN132
im_readAddr[2] => Mux14.IN132
im_readAddr[2] => Mux15.IN132
im_readAddr[2] => Mux16.IN132
im_readAddr[2] => Mux17.IN132
im_readAddr[2] => Mux18.IN132
im_readAddr[2] => Mux19.IN132
im_readAddr[2] => Mux20.IN132
im_readAddr[2] => Mux21.IN132
im_readAddr[2] => Mux22.IN132
im_readAddr[2] => Mux23.IN132
im_readAddr[2] => Mux24.IN132
im_readAddr[2] => Mux25.IN132
im_readAddr[2] => Mux26.IN132
im_readAddr[2] => Mux27.IN132
im_readAddr[2] => Mux28.IN132
im_readAddr[2] => Mux29.IN132
im_readAddr[2] => Mux30.IN132
im_readAddr[3] => Mux0.IN131
im_readAddr[3] => Mux1.IN131
im_readAddr[3] => Mux2.IN131
im_readAddr[3] => Mux3.IN131
im_readAddr[3] => Mux4.IN131
im_readAddr[3] => Mux5.IN131
im_readAddr[3] => Mux6.IN131
im_readAddr[3] => Mux7.IN131
im_readAddr[3] => Mux8.IN131
im_readAddr[3] => Mux9.IN131
im_readAddr[3] => Mux10.IN131
im_readAddr[3] => Mux11.IN131
im_readAddr[3] => Mux12.IN131
im_readAddr[3] => Mux13.IN131
im_readAddr[3] => Mux14.IN131
im_readAddr[3] => Mux15.IN131
im_readAddr[3] => Mux16.IN131
im_readAddr[3] => Mux17.IN131
im_readAddr[3] => Mux18.IN131
im_readAddr[3] => Mux19.IN131
im_readAddr[3] => Mux20.IN131
im_readAddr[3] => Mux21.IN131
im_readAddr[3] => Mux22.IN131
im_readAddr[3] => Mux23.IN131
im_readAddr[3] => Mux24.IN131
im_readAddr[3] => Mux25.IN131
im_readAddr[3] => Mux26.IN131
im_readAddr[3] => Mux27.IN131
im_readAddr[3] => Mux28.IN131
im_readAddr[3] => Mux29.IN131
im_readAddr[3] => Mux30.IN131
im_readAddr[4] => Mux0.IN130
im_readAddr[4] => Mux1.IN130
im_readAddr[4] => Mux2.IN130
im_readAddr[4] => Mux3.IN130
im_readAddr[4] => Mux4.IN130
im_readAddr[4] => Mux5.IN130
im_readAddr[4] => Mux6.IN130
im_readAddr[4] => Mux7.IN130
im_readAddr[4] => Mux8.IN130
im_readAddr[4] => Mux9.IN130
im_readAddr[4] => Mux10.IN130
im_readAddr[4] => Mux11.IN130
im_readAddr[4] => Mux12.IN130
im_readAddr[4] => Mux13.IN130
im_readAddr[4] => Mux14.IN130
im_readAddr[4] => Mux15.IN130
im_readAddr[4] => Mux16.IN130
im_readAddr[4] => Mux17.IN130
im_readAddr[4] => Mux18.IN130
im_readAddr[4] => Mux19.IN130
im_readAddr[4] => Mux20.IN130
im_readAddr[4] => Mux21.IN130
im_readAddr[4] => Mux22.IN130
im_readAddr[4] => Mux23.IN130
im_readAddr[4] => Mux24.IN130
im_readAddr[4] => Mux25.IN130
im_readAddr[4] => Mux26.IN130
im_readAddr[4] => Mux27.IN130
im_readAddr[4] => Mux28.IN130
im_readAddr[4] => Mux29.IN130
im_readAddr[4] => Mux30.IN130
im_readAddr[5] => Mux0.IN129
im_readAddr[5] => Mux1.IN129
im_readAddr[5] => Mux2.IN129
im_readAddr[5] => Mux3.IN129
im_readAddr[5] => Mux4.IN129
im_readAddr[5] => Mux5.IN129
im_readAddr[5] => Mux6.IN129
im_readAddr[5] => Mux7.IN129
im_readAddr[5] => Mux8.IN129
im_readAddr[5] => Mux9.IN129
im_readAddr[5] => Mux10.IN129
im_readAddr[5] => Mux11.IN129
im_readAddr[5] => Mux12.IN129
im_readAddr[5] => Mux13.IN129
im_readAddr[5] => Mux14.IN129
im_readAddr[5] => Mux15.IN129
im_readAddr[5] => Mux16.IN129
im_readAddr[5] => Mux17.IN129
im_readAddr[5] => Mux18.IN129
im_readAddr[5] => Mux19.IN129
im_readAddr[5] => Mux20.IN129
im_readAddr[5] => Mux21.IN129
im_readAddr[5] => Mux22.IN129
im_readAddr[5] => Mux23.IN129
im_readAddr[5] => Mux24.IN129
im_readAddr[5] => Mux25.IN129
im_readAddr[5] => Mux26.IN129
im_readAddr[5] => Mux27.IN129
im_readAddr[5] => Mux28.IN129
im_readAddr[5] => Mux29.IN129
im_readAddr[5] => Mux30.IN129
im_readAddr[6] => Mux0.IN128
im_readAddr[6] => Mux1.IN128
im_readAddr[6] => Mux2.IN128
im_readAddr[6] => Mux3.IN128
im_readAddr[6] => Mux4.IN128
im_readAddr[6] => Mux5.IN128
im_readAddr[6] => Mux6.IN128
im_readAddr[6] => Mux7.IN128
im_readAddr[6] => Mux8.IN128
im_readAddr[6] => Mux9.IN128
im_readAddr[6] => Mux10.IN128
im_readAddr[6] => Mux11.IN128
im_readAddr[6] => Mux12.IN128
im_readAddr[6] => Mux13.IN128
im_readAddr[6] => Mux14.IN128
im_readAddr[6] => Mux15.IN128
im_readAddr[6] => Mux16.IN128
im_readAddr[6] => Mux17.IN128
im_readAddr[6] => Mux18.IN128
im_readAddr[6] => Mux19.IN128
im_readAddr[6] => Mux20.IN128
im_readAddr[6] => Mux21.IN128
im_readAddr[6] => Mux22.IN128
im_readAddr[6] => Mux23.IN128
im_readAddr[6] => Mux24.IN128
im_readAddr[6] => Mux25.IN128
im_readAddr[6] => Mux26.IN128
im_readAddr[6] => Mux27.IN128
im_readAddr[6] => Mux28.IN128
im_readAddr[6] => Mux29.IN128
im_readAddr[6] => Mux30.IN128


|DE1_SoC|cpuCore:cpu|IF_ID:if_id
instruction_n[0] <= instruction_n[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction_n[1] <= instruction_n[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction_n[2] <= instruction_n[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction_n[3] <= instruction_n[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction_n[4] <= instruction_n[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction_n[5] <= instruction_n[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction_n[6] <= instruction_n[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction_n[7] <= instruction_n[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction_n[8] <= instruction_n[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction_n[9] <= instruction_n[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction_n[10] <= instruction_n[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction_n[11] <= instruction_n[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction_n[12] <= instruction_n[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction_n[13] <= instruction_n[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction_n[14] <= instruction_n[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction_n[15] <= instruction_n[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction_n[16] <= instruction_n[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction_n[17] <= instruction_n[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction_n[18] <= instruction_n[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction_n[19] <= instruction_n[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction_n[20] <= instruction_n[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction_n[21] <= instruction_n[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction_n[22] <= instruction_n[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction_n[23] <= instruction_n[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction_n[24] <= instruction_n[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction_n[25] <= instruction_n[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction_n[26] <= instruction_n[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction_n[27] <= instruction_n[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction_n[28] <= instruction_n[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction_n[29] <= instruction_n[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction_n[30] <= instruction_n[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction_n[31] <= instruction_n[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
icm_pc_n[0] <= icm_pc_n[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
icm_pc_n[1] <= icm_pc_n[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
icm_pc_n[2] <= icm_pc_n[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
icm_pc_n[3] <= icm_pc_n[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
icm_pc_n[4] <= icm_pc_n[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
icm_pc_n[5] <= icm_pc_n[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
icm_pc_n[6] <= icm_pc_n[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
icm_pc_n[7] <= icm_pc_n[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
icm_pc_n[8] <= icm_pc_n[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
icm_pc_n[9] <= icm_pc_n[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
icm_pc_n[10] <= icm_pc_n[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
icm_pc_n[11] <= icm_pc_n[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
icm_pc_n[12] <= icm_pc_n[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
icm_pc_n[13] <= icm_pc_n[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
icm_pc_n[14] <= icm_pc_n[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
icm_pc_n[15] <= icm_pc_n[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
icm_pc_n[16] <= icm_pc_n[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
icm_pc_n[17] <= icm_pc_n[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
icm_pc_n[18] <= icm_pc_n[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
icm_pc_n[19] <= icm_pc_n[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
icm_pc_n[20] <= icm_pc_n[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
icm_pc_n[21] <= icm_pc_n[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
icm_pc_n[22] <= icm_pc_n[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
icm_pc_n[23] <= icm_pc_n[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
icm_pc_n[24] <= icm_pc_n[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
icm_pc_n[25] <= icm_pc_n[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
icm_pc_n[26] <= icm_pc_n[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
icm_pc_n[27] <= icm_pc_n[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
icm_pc_n[28] <= icm_pc_n[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
icm_pc_n[29] <= icm_pc_n[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
icm_pc_n[30] <= icm_pc_n[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
icm_pc_n[31] <= icm_pc_n[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => icm_pc_n[0]~reg0.CLK
clk => icm_pc_n[1]~reg0.CLK
clk => icm_pc_n[2]~reg0.CLK
clk => icm_pc_n[3]~reg0.CLK
clk => icm_pc_n[4]~reg0.CLK
clk => icm_pc_n[5]~reg0.CLK
clk => icm_pc_n[6]~reg0.CLK
clk => icm_pc_n[7]~reg0.CLK
clk => icm_pc_n[8]~reg0.CLK
clk => icm_pc_n[9]~reg0.CLK
clk => icm_pc_n[10]~reg0.CLK
clk => icm_pc_n[11]~reg0.CLK
clk => icm_pc_n[12]~reg0.CLK
clk => icm_pc_n[13]~reg0.CLK
clk => icm_pc_n[14]~reg0.CLK
clk => icm_pc_n[15]~reg0.CLK
clk => icm_pc_n[16]~reg0.CLK
clk => icm_pc_n[17]~reg0.CLK
clk => icm_pc_n[18]~reg0.CLK
clk => icm_pc_n[19]~reg0.CLK
clk => icm_pc_n[20]~reg0.CLK
clk => icm_pc_n[21]~reg0.CLK
clk => icm_pc_n[22]~reg0.CLK
clk => icm_pc_n[23]~reg0.CLK
clk => icm_pc_n[24]~reg0.CLK
clk => icm_pc_n[25]~reg0.CLK
clk => icm_pc_n[26]~reg0.CLK
clk => icm_pc_n[27]~reg0.CLK
clk => icm_pc_n[28]~reg0.CLK
clk => icm_pc_n[29]~reg0.CLK
clk => icm_pc_n[30]~reg0.CLK
clk => icm_pc_n[31]~reg0.CLK
clk => instruction_n[0]~reg0.CLK
clk => instruction_n[1]~reg0.CLK
clk => instruction_n[2]~reg0.CLK
clk => instruction_n[3]~reg0.CLK
clk => instruction_n[4]~reg0.CLK
clk => instruction_n[5]~reg0.CLK
clk => instruction_n[6]~reg0.CLK
clk => instruction_n[7]~reg0.CLK
clk => instruction_n[8]~reg0.CLK
clk => instruction_n[9]~reg0.CLK
clk => instruction_n[10]~reg0.CLK
clk => instruction_n[11]~reg0.CLK
clk => instruction_n[12]~reg0.CLK
clk => instruction_n[13]~reg0.CLK
clk => instruction_n[14]~reg0.CLK
clk => instruction_n[15]~reg0.CLK
clk => instruction_n[16]~reg0.CLK
clk => instruction_n[17]~reg0.CLK
clk => instruction_n[18]~reg0.CLK
clk => instruction_n[19]~reg0.CLK
clk => instruction_n[20]~reg0.CLK
clk => instruction_n[21]~reg0.CLK
clk => instruction_n[22]~reg0.CLK
clk => instruction_n[23]~reg0.CLK
clk => instruction_n[24]~reg0.CLK
clk => instruction_n[25]~reg0.CLK
clk => instruction_n[26]~reg0.CLK
clk => instruction_n[27]~reg0.CLK
clk => instruction_n[28]~reg0.CLK
clk => instruction_n[29]~reg0.CLK
clk => instruction_n[30]~reg0.CLK
clk => instruction_n[31]~reg0.CLK
clk => flush_p[0].CLK
clk => flush_p[1].CLK
clk => flush_p[2].CLK
reset => always2.IN0
IF_IDWrite => always2.IN1
IF_Flush => flush_n[2].OUTPUTSELECT
IF_Flush => flush_n[1].OUTPUTSELECT
IF_Flush => flush_n[0].OUTPUTSELECT
IF_Flush => always0.IN1
instruction_p[0] => instruction_n.DATAB
instruction_p[1] => instruction_n.DATAB
instruction_p[2] => instruction_n.DATAB
instruction_p[3] => instruction_n.DATAB
instruction_p[4] => instruction_n.DATAB
instruction_p[5] => instruction_n.DATAB
instruction_p[6] => instruction_n.DATAB
instruction_p[7] => instruction_n.DATAB
instruction_p[8] => instruction_n.DATAB
instruction_p[9] => instruction_n.DATAB
instruction_p[10] => instruction_n.DATAB
instruction_p[11] => instruction_n.DATAB
instruction_p[12] => instruction_n.DATAB
instruction_p[13] => instruction_n.DATAB
instruction_p[14] => instruction_n.DATAB
instruction_p[15] => instruction_n.DATAB
instruction_p[16] => instruction_n.DATAB
instruction_p[17] => instruction_n.DATAB
instruction_p[18] => instruction_n.DATAB
instruction_p[19] => instruction_n.DATAB
instruction_p[20] => instruction_n.DATAB
instruction_p[21] => instruction_n.DATAB
instruction_p[22] => instruction_n.DATAB
instruction_p[23] => instruction_n.DATAB
instruction_p[24] => instruction_n.DATAB
instruction_p[25] => instruction_n.DATAB
instruction_p[26] => instruction_n.DATAB
instruction_p[27] => instruction_n.DATAB
instruction_p[28] => instruction_n.DATAB
instruction_p[29] => instruction_n.DATAB
instruction_p[30] => instruction_n.DATAB
instruction_p[31] => instruction_n.DATAB
icm_pc_p[0] => icm_pc_n.DATAB
icm_pc_p[1] => icm_pc_n.DATAB
icm_pc_p[2] => icm_pc_n.DATAB
icm_pc_p[3] => icm_pc_n.DATAB
icm_pc_p[4] => icm_pc_n.DATAB
icm_pc_p[5] => icm_pc_n.DATAB
icm_pc_p[6] => icm_pc_n.DATAB
icm_pc_p[7] => icm_pc_n.DATAB
icm_pc_p[8] => icm_pc_n.DATAB
icm_pc_p[9] => icm_pc_n.DATAB
icm_pc_p[10] => icm_pc_n.DATAB
icm_pc_p[11] => icm_pc_n.DATAB
icm_pc_p[12] => icm_pc_n.DATAB
icm_pc_p[13] => icm_pc_n.DATAB
icm_pc_p[14] => icm_pc_n.DATAB
icm_pc_p[15] => icm_pc_n.DATAB
icm_pc_p[16] => icm_pc_n.DATAB
icm_pc_p[17] => icm_pc_n.DATAB
icm_pc_p[18] => icm_pc_n.DATAB
icm_pc_p[19] => icm_pc_n.DATAB
icm_pc_p[20] => icm_pc_n.DATAB
icm_pc_p[21] => icm_pc_n.DATAB
icm_pc_p[22] => icm_pc_n.DATAB
icm_pc_p[23] => icm_pc_n.DATAB
icm_pc_p[24] => icm_pc_n.DATAB
icm_pc_p[25] => icm_pc_n.DATAB
icm_pc_p[26] => icm_pc_n.DATAB
icm_pc_p[27] => icm_pc_n.DATAB
icm_pc_p[28] => icm_pc_n.DATAB
icm_pc_p[29] => icm_pc_n.DATAB
icm_pc_p[30] => icm_pc_n.DATAB
icm_pc_p[31] => icm_pc_n.DATAB


|DE1_SoC|cpuCore:cpu|control:ctrl
Branch <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
ALUOp[0] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
ALUOp[1] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
MemRead <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
MemWrite <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
MemtoReg <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
RegDst <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
RegWrite <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
ALUSrc <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
Jump <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
IF_Flush <= Selector2.DB_MAX_OUTPUT_PORT_TYPE
OpCode_id[0] => Decoder0.IN5
OpCode_id[1] => Decoder0.IN4
OpCode_id[2] => Decoder0.IN3
OpCode_id[3] => Decoder0.IN2
OpCode_id[4] => Decoder0.IN1
OpCode_id[5] => Decoder0.IN0
functionField[0] => Equal0.IN5
functionField[1] => Equal0.IN4
functionField[2] => Equal0.IN3
functionField[3] => Equal0.IN0
functionField[4] => Equal0.IN2
functionField[5] => Equal0.IN1
bgt_id => Selector2.IN7


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder
readData1[0] <= registerFile:regfile.port0
readData1[1] <= registerFile:regfile.port0
readData1[2] <= registerFile:regfile.port0
readData1[3] <= registerFile:regfile.port0
readData1[4] <= registerFile:regfile.port0
readData1[5] <= registerFile:regfile.port0
readData1[6] <= registerFile:regfile.port0
readData1[7] <= registerFile:regfile.port0
readData1[8] <= registerFile:regfile.port0
readData1[9] <= registerFile:regfile.port0
readData1[10] <= registerFile:regfile.port0
readData1[11] <= registerFile:regfile.port0
readData1[12] <= registerFile:regfile.port0
readData1[13] <= registerFile:regfile.port0
readData1[14] <= registerFile:regfile.port0
readData1[15] <= registerFile:regfile.port0
readData1[16] <= registerFile:regfile.port0
readData1[17] <= registerFile:regfile.port0
readData1[18] <= registerFile:regfile.port0
readData1[19] <= registerFile:regfile.port0
readData1[20] <= registerFile:regfile.port0
readData1[21] <= registerFile:regfile.port0
readData1[22] <= registerFile:regfile.port0
readData1[23] <= registerFile:regfile.port0
readData1[24] <= registerFile:regfile.port0
readData1[25] <= registerFile:regfile.port0
readData1[26] <= registerFile:regfile.port0
readData1[27] <= registerFile:regfile.port0
readData1[28] <= registerFile:regfile.port0
readData1[29] <= registerFile:regfile.port0
readData1[30] <= registerFile:regfile.port0
readData1[31] <= registerFile:regfile.port0
readData2[0] <= registerFile:regfile.port1
readData2[1] <= registerFile:regfile.port1
readData2[2] <= registerFile:regfile.port1
readData2[3] <= registerFile:regfile.port1
readData2[4] <= registerFile:regfile.port1
readData2[5] <= registerFile:regfile.port1
readData2[6] <= registerFile:regfile.port1
readData2[7] <= registerFile:regfile.port1
readData2[8] <= registerFile:regfile.port1
readData2[9] <= registerFile:regfile.port1
readData2[10] <= registerFile:regfile.port1
readData2[11] <= registerFile:regfile.port1
readData2[12] <= registerFile:regfile.port1
readData2[13] <= registerFile:regfile.port1
readData2[14] <= registerFile:regfile.port1
readData2[15] <= registerFile:regfile.port1
readData2[16] <= registerFile:regfile.port1
readData2[17] <= registerFile:regfile.port1
readData2[18] <= registerFile:regfile.port1
readData2[19] <= registerFile:regfile.port1
readData2[20] <= registerFile:regfile.port1
readData2[21] <= registerFile:regfile.port1
readData2[22] <= registerFile:regfile.port1
readData2[23] <= registerFile:regfile.port1
readData2[24] <= registerFile:regfile.port1
readData2[25] <= registerFile:regfile.port1
readData2[26] <= registerFile:regfile.port1
readData2[27] <= registerFile:regfile.port1
readData2[28] <= registerFile:regfile.port1
readData2[29] <= registerFile:regfile.port1
readData2[30] <= registerFile:regfile.port1
readData2[31] <= registerFile:regfile.port1
readReg2[0] <= readReg2[0].DB_MAX_OUTPUT_PORT_TYPE
readReg2[1] <= readReg2[1].DB_MAX_OUTPUT_PORT_TYPE
readReg2[2] <= readReg2[2].DB_MAX_OUTPUT_PORT_TYPE
readReg2[3] <= readReg2[3].DB_MAX_OUTPUT_PORT_TYPE
readReg2[4] <= readReg2[4].DB_MAX_OUTPUT_PORT_TYPE
writeReg[0] <= instruction[11].DB_MAX_OUTPUT_PORT_TYPE
writeReg[1] <= instruction[12].DB_MAX_OUTPUT_PORT_TYPE
writeReg[2] <= instruction[13].DB_MAX_OUTPUT_PORT_TYPE
writeReg[3] <= instruction[14].DB_MAX_OUTPUT_PORT_TYPE
writeReg[4] <= instruction[15].DB_MAX_OUTPUT_PORT_TYPE
signExtendedInst[0] <= signExtended:se.port0
signExtendedInst[1] <= signExtended:se.port0
signExtendedInst[2] <= signExtended:se.port0
signExtendedInst[3] <= signExtended:se.port0
signExtendedInst[4] <= signExtended:se.port0
signExtendedInst[5] <= signExtended:se.port0
signExtendedInst[6] <= signExtended:se.port0
signExtendedInst[7] <= signExtended:se.port0
signExtendedInst[8] <= signExtended:se.port0
signExtendedInst[9] <= signExtended:se.port0
signExtendedInst[10] <= signExtended:se.port0
signExtendedInst[11] <= signExtended:se.port0
signExtendedInst[12] <= signExtended:se.port0
signExtendedInst[13] <= signExtended:se.port0
signExtendedInst[14] <= signExtended:se.port0
signExtendedInst[15] <= signExtended:se.port0
signExtendedInst[16] <= signExtended:se.port0
signExtendedInst[17] <= signExtended:se.port0
signExtendedInst[18] <= signExtended:se.port0
signExtendedInst[19] <= signExtended:se.port0
signExtendedInst[20] <= signExtended:se.port0
signExtendedInst[21] <= signExtended:se.port0
signExtendedInst[22] <= signExtended:se.port0
signExtendedInst[23] <= signExtended:se.port0
signExtendedInst[24] <= signExtended:se.port0
signExtendedInst[25] <= signExtended:se.port0
signExtendedInst[26] <= signExtended:se.port0
signExtendedInst[27] <= signExtended:se.port0
signExtendedInst[28] <= signExtended:se.port0
signExtendedInst[29] <= signExtended:se.port0
signExtendedInst[30] <= signExtended:se.port0
signExtendedInst[31] <= signExtended:se.port0
Rs_id[0] <= readReg1[0].DB_MAX_OUTPUT_PORT_TYPE
Rs_id[1] <= readReg1[1].DB_MAX_OUTPUT_PORT_TYPE
Rs_id[2] <= readReg1[2].DB_MAX_OUTPUT_PORT_TYPE
Rs_id[3] <= readReg1[3].DB_MAX_OUTPUT_PORT_TYPE
Rs_id[4] <= readReg1[4].DB_MAX_OUTPUT_PORT_TYPE
Rt_id[0] <= readReg2[0].DB_MAX_OUTPUT_PORT_TYPE
Rt_id[1] <= readReg2[1].DB_MAX_OUTPUT_PORT_TYPE
Rt_id[2] <= readReg2[2].DB_MAX_OUTPUT_PORT_TYPE
Rt_id[3] <= readReg2[3].DB_MAX_OUTPUT_PORT_TYPE
Rt_id[4] <= readReg2[4].DB_MAX_OUTPUT_PORT_TYPE
Rd_id[0] <= instruction[11].DB_MAX_OUTPUT_PORT_TYPE
Rd_id[1] <= instruction[12].DB_MAX_OUTPUT_PORT_TYPE
Rd_id[2] <= instruction[13].DB_MAX_OUTPUT_PORT_TYPE
Rd_id[3] <= instruction[14].DB_MAX_OUTPUT_PORT_TYPE
Rd_id[4] <= instruction[15].DB_MAX_OUTPUT_PORT_TYPE
bgt_id <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE
ForwardA_id[0] => Equal0.IN1
ForwardA_id[0] => Equal1.IN0
ForwardA_id[1] => Equal0.IN0
ForwardA_id[1] => Equal1.IN1
ForwardB_id[0] => Equal2.IN1
ForwardB_id[0] => Equal3.IN0
ForwardB_id[1] => Equal2.IN0
ForwardB_id[1] => Equal3.IN1
clk => clk.IN1
reset => reset.IN1
writeDataToReg[0] => writeDataToReg[0].IN1
writeDataToReg[1] => writeDataToReg[1].IN1
writeDataToReg[2] => writeDataToReg[2].IN1
writeDataToReg[3] => writeDataToReg[3].IN1
writeDataToReg[4] => writeDataToReg[4].IN1
writeDataToReg[5] => writeDataToReg[5].IN1
writeDataToReg[6] => writeDataToReg[6].IN1
writeDataToReg[7] => writeDataToReg[7].IN1
writeDataToReg[8] => writeDataToReg[8].IN1
writeDataToReg[9] => writeDataToReg[9].IN1
writeDataToReg[10] => writeDataToReg[10].IN1
writeDataToReg[11] => writeDataToReg[11].IN1
writeDataToReg[12] => writeDataToReg[12].IN1
writeDataToReg[13] => writeDataToReg[13].IN1
writeDataToReg[14] => writeDataToReg[14].IN1
writeDataToReg[15] => writeDataToReg[15].IN1
writeDataToReg[16] => writeDataToReg[16].IN1
writeDataToReg[17] => writeDataToReg[17].IN1
writeDataToReg[18] => writeDataToReg[18].IN1
writeDataToReg[19] => writeDataToReg[19].IN1
writeDataToReg[20] => writeDataToReg[20].IN1
writeDataToReg[21] => writeDataToReg[21].IN1
writeDataToReg[22] => writeDataToReg[22].IN1
writeDataToReg[23] => writeDataToReg[23].IN1
writeDataToReg[24] => writeDataToReg[24].IN1
writeDataToReg[25] => writeDataToReg[25].IN1
writeDataToReg[26] => writeDataToReg[26].IN1
writeDataToReg[27] => writeDataToReg[27].IN1
writeDataToReg[28] => writeDataToReg[28].IN1
writeDataToReg[29] => writeDataToReg[29].IN1
writeDataToReg[30] => writeDataToReg[30].IN1
writeDataToReg[31] => writeDataToReg[31].IN1
instruction[0] => instruction[0].IN1
instruction[1] => instruction[1].IN1
instruction[2] => instruction[2].IN1
instruction[3] => instruction[3].IN1
instruction[4] => instruction[4].IN1
instruction[5] => instruction[5].IN1
instruction[6] => instruction[6].IN1
instruction[7] => instruction[7].IN1
instruction[8] => instruction[8].IN1
instruction[9] => instruction[9].IN1
instruction[10] => instruction[10].IN1
instruction[11] => instruction[11].IN1
instruction[12] => instruction[12].IN1
instruction[13] => instruction[13].IN1
instruction[14] => instruction[14].IN1
instruction[15] => instruction[15].IN1
instruction[16] => readReg2[0].IN1
instruction[17] => readReg2[1].IN1
instruction[18] => readReg2[2].IN1
instruction[19] => readReg2[3].IN1
instruction[20] => readReg2[4].IN1
instruction[21] => readReg1[0].IN1
instruction[22] => readReg1[1].IN1
instruction[23] => readReg1[2].IN1
instruction[24] => readReg1[3].IN1
instruction[25] => readReg1[4].IN1
instruction[26] => ~NO_FANOUT~
instruction[27] => ~NO_FANOUT~
instruction[28] => ~NO_FANOUT~
instruction[29] => ~NO_FANOUT~
instruction[30] => ~NO_FANOUT~
instruction[31] => ~NO_FANOUT~
aluResult_mem[0] => operand1.DATAB
aluResult_mem[0] => operand2.DATAB
aluResult_mem[1] => operand1.DATAB
aluResult_mem[1] => operand2.DATAB
aluResult_mem[2] => operand1.DATAB
aluResult_mem[2] => operand2.DATAB
aluResult_mem[3] => operand1.DATAB
aluResult_mem[3] => operand2.DATAB
aluResult_mem[4] => operand1.DATAB
aluResult_mem[4] => operand2.DATAB
aluResult_mem[5] => operand1.DATAB
aluResult_mem[5] => operand2.DATAB
aluResult_mem[6] => operand1.DATAB
aluResult_mem[6] => operand2.DATAB
aluResult_mem[7] => operand1.DATAB
aluResult_mem[7] => operand2.DATAB
aluResult_mem[8] => operand1.DATAB
aluResult_mem[8] => operand2.DATAB
aluResult_mem[9] => operand1.DATAB
aluResult_mem[9] => operand2.DATAB
aluResult_mem[10] => operand1.DATAB
aluResult_mem[10] => operand2.DATAB
aluResult_mem[11] => operand1.DATAB
aluResult_mem[11] => operand2.DATAB
aluResult_mem[12] => operand1.DATAB
aluResult_mem[12] => operand2.DATAB
aluResult_mem[13] => operand1.DATAB
aluResult_mem[13] => operand2.DATAB
aluResult_mem[14] => operand1.DATAB
aluResult_mem[14] => operand2.DATAB
aluResult_mem[15] => operand1.DATAB
aluResult_mem[15] => operand2.DATAB
aluResult_mem[16] => operand1.DATAB
aluResult_mem[16] => operand2.DATAB
aluResult_mem[17] => operand1.DATAB
aluResult_mem[17] => operand2.DATAB
aluResult_mem[18] => operand1.DATAB
aluResult_mem[18] => operand2.DATAB
aluResult_mem[19] => operand1.DATAB
aluResult_mem[19] => operand2.DATAB
aluResult_mem[20] => operand1.DATAB
aluResult_mem[20] => operand2.DATAB
aluResult_mem[21] => operand1.DATAB
aluResult_mem[21] => operand2.DATAB
aluResult_mem[22] => operand1.DATAB
aluResult_mem[22] => operand2.DATAB
aluResult_mem[23] => operand1.DATAB
aluResult_mem[23] => operand2.DATAB
aluResult_mem[24] => operand1.DATAB
aluResult_mem[24] => operand2.DATAB
aluResult_mem[25] => operand1.DATAB
aluResult_mem[25] => operand2.DATAB
aluResult_mem[26] => operand1.DATAB
aluResult_mem[26] => operand2.DATAB
aluResult_mem[27] => operand1.DATAB
aluResult_mem[27] => operand2.DATAB
aluResult_mem[28] => operand1.DATAB
aluResult_mem[28] => operand2.DATAB
aluResult_mem[29] => operand1.DATAB
aluResult_mem[29] => operand2.DATAB
aluResult_mem[30] => operand1.DATAB
aluResult_mem[30] => operand2.DATAB
aluResult_mem[31] => operand1.DATAB
aluResult_mem[31] => operand2.DATAB
aluResult_ex[0] => operand1.DATAA
aluResult_ex[0] => operand2.DATAA
aluResult_ex[1] => operand1.DATAA
aluResult_ex[1] => operand2.DATAA
aluResult_ex[2] => operand1.DATAA
aluResult_ex[2] => operand2.DATAA
aluResult_ex[3] => operand1.DATAA
aluResult_ex[3] => operand2.DATAA
aluResult_ex[4] => operand1.DATAA
aluResult_ex[4] => operand2.DATAA
aluResult_ex[5] => operand1.DATAA
aluResult_ex[5] => operand2.DATAA
aluResult_ex[6] => operand1.DATAA
aluResult_ex[6] => operand2.DATAA
aluResult_ex[7] => operand1.DATAA
aluResult_ex[7] => operand2.DATAA
aluResult_ex[8] => operand1.DATAA
aluResult_ex[8] => operand2.DATAA
aluResult_ex[9] => operand1.DATAA
aluResult_ex[9] => operand2.DATAA
aluResult_ex[10] => operand1.DATAA
aluResult_ex[10] => operand2.DATAA
aluResult_ex[11] => operand1.DATAA
aluResult_ex[11] => operand2.DATAA
aluResult_ex[12] => operand1.DATAA
aluResult_ex[12] => operand2.DATAA
aluResult_ex[13] => operand1.DATAA
aluResult_ex[13] => operand2.DATAA
aluResult_ex[14] => operand1.DATAA
aluResult_ex[14] => operand2.DATAA
aluResult_ex[15] => operand1.DATAA
aluResult_ex[15] => operand2.DATAA
aluResult_ex[16] => operand1.DATAA
aluResult_ex[16] => operand2.DATAA
aluResult_ex[17] => operand1.DATAA
aluResult_ex[17] => operand2.DATAA
aluResult_ex[18] => operand1.DATAA
aluResult_ex[18] => operand2.DATAA
aluResult_ex[19] => operand1.DATAA
aluResult_ex[19] => operand2.DATAA
aluResult_ex[20] => operand1.DATAA
aluResult_ex[20] => operand2.DATAA
aluResult_ex[21] => operand1.DATAA
aluResult_ex[21] => operand2.DATAA
aluResult_ex[22] => operand1.DATAA
aluResult_ex[22] => operand2.DATAA
aluResult_ex[23] => operand1.DATAA
aluResult_ex[23] => operand2.DATAA
aluResult_ex[24] => operand1.DATAA
aluResult_ex[24] => operand2.DATAA
aluResult_ex[25] => operand1.DATAA
aluResult_ex[25] => operand2.DATAA
aluResult_ex[26] => operand1.DATAA
aluResult_ex[26] => operand2.DATAA
aluResult_ex[27] => operand1.DATAA
aluResult_ex[27] => operand2.DATAA
aluResult_ex[28] => operand1.DATAA
aluResult_ex[28] => operand2.DATAA
aluResult_ex[29] => operand1.DATAA
aluResult_ex[29] => operand2.DATAA
aluResult_ex[30] => operand1.DATAA
aluResult_ex[30] => operand2.DATAA
aluResult_ex[31] => operand1.DATAA
aluResult_ex[31] => operand2.DATAA
writeRegOut_wb[0] => writeRegOut_wb[0].IN1
writeRegOut_wb[1] => writeRegOut_wb[1].IN1
writeRegOut_wb[2] => writeRegOut_wb[2].IN1
writeRegOut_wb[3] => writeRegOut_wb[3].IN1
writeRegOut_wb[4] => writeRegOut_wb[4].IN1
RegWrite => _.IN1
regFileProbe[0] <= registerFile:regfile.port9
regFileProbe[1] <= registerFile:regfile.port9
regFileProbe[2] <= registerFile:regfile.port9
regFileProbe[3] <= registerFile:regfile.port9
regFileProbe[4] <= registerFile:regfile.port9
regFileProbe[5] <= registerFile:regfile.port9
regFileProbe[6] <= registerFile:regfile.port9
regFileProbe[7] <= registerFile:regfile.port9
regFileProbe[8] <= registerFile:regfile.port9
regFileProbe[9] <= registerFile:regfile.port9
regFileProbe[10] <= registerFile:regfile.port9
regFileProbe[11] <= registerFile:regfile.port9
regFileProbe[12] <= registerFile:regfile.port9
regFileProbe[13] <= registerFile:regfile.port9
regFileProbe[14] <= registerFile:regfile.port9
regFileProbe[15] <= registerFile:regfile.port9
regFileProbe[16] <= registerFile:regfile.port9
regFileProbe[17] <= registerFile:regfile.port9
regFileProbe[18] <= registerFile:regfile.port9
regFileProbe[19] <= registerFile:regfile.port9
regFileProbe[20] <= registerFile:regfile.port9
regFileProbe[21] <= registerFile:regfile.port9
regFileProbe[22] <= registerFile:regfile.port9
regFileProbe[23] <= registerFile:regfile.port9
regFileProbe[24] <= registerFile:regfile.port9
regFileProbe[25] <= registerFile:regfile.port9
regFileProbe[26] <= registerFile:regfile.port9
regFileProbe[27] <= registerFile:regfile.port9
regFileProbe[28] <= registerFile:regfile.port9
regFileProbe[29] <= registerFile:regfile.port9
regFileProbe[30] <= registerFile:regfile.port9
regFileProbe[31] <= registerFile:regfile.port9
SW[0] => SW[0].IN1
SW[1] => SW[1].IN1
SW[2] => SW[2].IN1
SW[3] => SW[3].IN1
SW[4] => SW[4].IN1


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile
regData1[0] <= mux32_5:rmm0.out[0]
regData1[1] <= mux32_5:rmm0.out[1]
regData1[2] <= mux32_5:rmm0.out[2]
regData1[3] <= mux32_5:rmm0.out[3]
regData1[4] <= mux32_5:rmm0.out[4]
regData1[5] <= mux32_5:rmm0.out[5]
regData1[6] <= mux32_5:rmm0.out[6]
regData1[7] <= mux32_5:rmm0.out[7]
regData1[8] <= mux32_5:rmm0.out[8]
regData1[9] <= mux32_5:rmm0.out[9]
regData1[10] <= mux32_5:rmm0.out[10]
regData1[11] <= mux32_5:rmm0.out[11]
regData1[12] <= mux32_5:rmm0.out[12]
regData1[13] <= mux32_5:rmm0.out[13]
regData1[14] <= mux32_5:rmm0.out[14]
regData1[15] <= mux32_5:rmm0.out[15]
regData1[16] <= mux32_5:rmm0.out[16]
regData1[17] <= mux32_5:rmm0.out[17]
regData1[18] <= mux32_5:rmm0.out[18]
regData1[19] <= mux32_5:rmm0.out[19]
regData1[20] <= mux32_5:rmm0.out[20]
regData1[21] <= mux32_5:rmm0.out[21]
regData1[22] <= mux32_5:rmm0.out[22]
regData1[23] <= mux32_5:rmm0.out[23]
regData1[24] <= mux32_5:rmm0.out[24]
regData1[25] <= mux32_5:rmm0.out[25]
regData1[26] <= mux32_5:rmm0.out[26]
regData1[27] <= mux32_5:rmm0.out[27]
regData1[28] <= mux32_5:rmm0.out[28]
regData1[29] <= mux32_5:rmm0.out[29]
regData1[30] <= mux32_5:rmm0.out[30]
regData1[31] <= mux32_5:rmm0.out[31]
regData2[0] <= mux32_5:rmm1.out[0]
regData2[1] <= mux32_5:rmm1.out[1]
regData2[2] <= mux32_5:rmm1.out[2]
regData2[3] <= mux32_5:rmm1.out[3]
regData2[4] <= mux32_5:rmm1.out[4]
regData2[5] <= mux32_5:rmm1.out[5]
regData2[6] <= mux32_5:rmm1.out[6]
regData2[7] <= mux32_5:rmm1.out[7]
regData2[8] <= mux32_5:rmm1.out[8]
regData2[9] <= mux32_5:rmm1.out[9]
regData2[10] <= mux32_5:rmm1.out[10]
regData2[11] <= mux32_5:rmm1.out[11]
regData2[12] <= mux32_5:rmm1.out[12]
regData2[13] <= mux32_5:rmm1.out[13]
regData2[14] <= mux32_5:rmm1.out[14]
regData2[15] <= mux32_5:rmm1.out[15]
regData2[16] <= mux32_5:rmm1.out[16]
regData2[17] <= mux32_5:rmm1.out[17]
regData2[18] <= mux32_5:rmm1.out[18]
regData2[19] <= mux32_5:rmm1.out[19]
regData2[20] <= mux32_5:rmm1.out[20]
regData2[21] <= mux32_5:rmm1.out[21]
regData2[22] <= mux32_5:rmm1.out[22]
regData2[23] <= mux32_5:rmm1.out[23]
regData2[24] <= mux32_5:rmm1.out[24]
regData2[25] <= mux32_5:rmm1.out[25]
regData2[26] <= mux32_5:rmm1.out[26]
regData2[27] <= mux32_5:rmm1.out[27]
regData2[28] <= mux32_5:rmm1.out[28]
regData2[29] <= mux32_5:rmm1.out[29]
regData2[30] <= mux32_5:rmm1.out[30]
regData2[31] <= mux32_5:rmm1.out[31]
clk => registerBlock:block.clk
reset => registerBlock:block.reset
readAddr1[0] => mux32_5:rmm0.sel[0]
readAddr1[1] => mux32_5:rmm0.sel[1]
readAddr1[2] => mux32_5:rmm0.sel[2]
readAddr1[3] => mux32_5:rmm0.sel[3]
readAddr1[4] => mux32_5:rmm0.sel[4]
readAddr2[0] => mux32_5:rmm1.sel[0]
readAddr2[1] => mux32_5:rmm1.sel[1]
readAddr2[2] => mux32_5:rmm1.sel[2]
readAddr2[3] => mux32_5:rmm1.sel[3]
readAddr2[4] => mux32_5:rmm1.sel[4]
writeAddr[0] => writeAddr[0].IN1
writeAddr[1] => writeAddr[1].IN1
writeAddr[2] => writeAddr[2].IN1
writeAddr[3] => writeAddr[3].IN1
writeAddr[4] => writeAddr[4].IN1
in[0] => demux1_32:wdm.in[0]
in[1] => demux1_32:wdm.in[1]
in[2] => demux1_32:wdm.in[2]
in[3] => demux1_32:wdm.in[3]
in[4] => demux1_32:wdm.in[4]
in[5] => demux1_32:wdm.in[5]
in[6] => demux1_32:wdm.in[6]
in[7] => demux1_32:wdm.in[7]
in[8] => demux1_32:wdm.in[8]
in[9] => demux1_32:wdm.in[9]
in[10] => demux1_32:wdm.in[10]
in[11] => demux1_32:wdm.in[11]
in[12] => demux1_32:wdm.in[12]
in[13] => demux1_32:wdm.in[13]
in[14] => demux1_32:wdm.in[14]
in[15] => demux1_32:wdm.in[15]
in[16] => demux1_32:wdm.in[16]
in[17] => demux1_32:wdm.in[17]
in[18] => demux1_32:wdm.in[18]
in[19] => demux1_32:wdm.in[19]
in[20] => demux1_32:wdm.in[20]
in[21] => demux1_32:wdm.in[21]
in[22] => demux1_32:wdm.in[22]
in[23] => demux1_32:wdm.in[23]
in[24] => demux1_32:wdm.in[24]
in[25] => demux1_32:wdm.in[25]
in[26] => demux1_32:wdm.in[26]
in[27] => demux1_32:wdm.in[27]
in[28] => demux1_32:wdm.in[28]
in[29] => demux1_32:wdm.in[29]
in[30] => demux1_32:wdm.in[30]
in[31] => demux1_32:wdm.in[31]
wr => wr.IN1
GPIO_1[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
GPIO_1[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
GPIO_1[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
GPIO_1[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
GPIO_1[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
GPIO_1[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
GPIO_1[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
GPIO_1[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
GPIO_1[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
GPIO_1[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
GPIO_1[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
GPIO_1[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
GPIO_1[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
GPIO_1[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
GPIO_1[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
GPIO_1[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
GPIO_1[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
GPIO_1[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
GPIO_1[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
GPIO_1[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
GPIO_1[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
GPIO_1[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
GPIO_1[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
GPIO_1[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
GPIO_1[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
GPIO_1[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
GPIO_1[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
GPIO_1[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
GPIO_1[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
GPIO_1[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
GPIO_1[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
GPIO_1[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
SW[0] => Mux0.IN4
SW[0] => Mux1.IN4
SW[0] => Mux2.IN4
SW[0] => Mux3.IN4
SW[0] => Mux4.IN4
SW[0] => Mux5.IN4
SW[0] => Mux6.IN4
SW[0] => Mux7.IN4
SW[0] => Mux8.IN4
SW[0] => Mux9.IN4
SW[0] => Mux10.IN4
SW[0] => Mux11.IN4
SW[0] => Mux12.IN4
SW[0] => Mux13.IN4
SW[0] => Mux14.IN4
SW[0] => Mux15.IN4
SW[0] => Mux16.IN4
SW[0] => Mux17.IN4
SW[0] => Mux18.IN4
SW[0] => Mux19.IN4
SW[0] => Mux20.IN4
SW[0] => Mux21.IN4
SW[0] => Mux22.IN4
SW[0] => Mux23.IN4
SW[0] => Mux24.IN4
SW[0] => Mux25.IN4
SW[0] => Mux26.IN4
SW[0] => Mux27.IN4
SW[0] => Mux28.IN4
SW[0] => Mux29.IN4
SW[0] => Mux30.IN4
SW[0] => Mux31.IN4
SW[1] => Mux0.IN3
SW[1] => Mux1.IN3
SW[1] => Mux2.IN3
SW[1] => Mux3.IN3
SW[1] => Mux4.IN3
SW[1] => Mux5.IN3
SW[1] => Mux6.IN3
SW[1] => Mux7.IN3
SW[1] => Mux8.IN3
SW[1] => Mux9.IN3
SW[1] => Mux10.IN3
SW[1] => Mux11.IN3
SW[1] => Mux12.IN3
SW[1] => Mux13.IN3
SW[1] => Mux14.IN3
SW[1] => Mux15.IN3
SW[1] => Mux16.IN3
SW[1] => Mux17.IN3
SW[1] => Mux18.IN3
SW[1] => Mux19.IN3
SW[1] => Mux20.IN3
SW[1] => Mux21.IN3
SW[1] => Mux22.IN3
SW[1] => Mux23.IN3
SW[1] => Mux24.IN3
SW[1] => Mux25.IN3
SW[1] => Mux26.IN3
SW[1] => Mux27.IN3
SW[1] => Mux28.IN3
SW[1] => Mux29.IN3
SW[1] => Mux30.IN3
SW[1] => Mux31.IN3
SW[2] => Mux0.IN2
SW[2] => Mux1.IN2
SW[2] => Mux2.IN2
SW[2] => Mux3.IN2
SW[2] => Mux4.IN2
SW[2] => Mux5.IN2
SW[2] => Mux6.IN2
SW[2] => Mux7.IN2
SW[2] => Mux8.IN2
SW[2] => Mux9.IN2
SW[2] => Mux10.IN2
SW[2] => Mux11.IN2
SW[2] => Mux12.IN2
SW[2] => Mux13.IN2
SW[2] => Mux14.IN2
SW[2] => Mux15.IN2
SW[2] => Mux16.IN2
SW[2] => Mux17.IN2
SW[2] => Mux18.IN2
SW[2] => Mux19.IN2
SW[2] => Mux20.IN2
SW[2] => Mux21.IN2
SW[2] => Mux22.IN2
SW[2] => Mux23.IN2
SW[2] => Mux24.IN2
SW[2] => Mux25.IN2
SW[2] => Mux26.IN2
SW[2] => Mux27.IN2
SW[2] => Mux28.IN2
SW[2] => Mux29.IN2
SW[2] => Mux30.IN2
SW[2] => Mux31.IN2
SW[3] => Mux0.IN1
SW[3] => Mux1.IN1
SW[3] => Mux2.IN1
SW[3] => Mux3.IN1
SW[3] => Mux4.IN1
SW[3] => Mux5.IN1
SW[3] => Mux6.IN1
SW[3] => Mux7.IN1
SW[3] => Mux8.IN1
SW[3] => Mux9.IN1
SW[3] => Mux10.IN1
SW[3] => Mux11.IN1
SW[3] => Mux12.IN1
SW[3] => Mux13.IN1
SW[3] => Mux14.IN1
SW[3] => Mux15.IN1
SW[3] => Mux16.IN1
SW[3] => Mux17.IN1
SW[3] => Mux18.IN1
SW[3] => Mux19.IN1
SW[3] => Mux20.IN1
SW[3] => Mux21.IN1
SW[3] => Mux22.IN1
SW[3] => Mux23.IN1
SW[3] => Mux24.IN1
SW[3] => Mux25.IN1
SW[3] => Mux26.IN1
SW[3] => Mux27.IN1
SW[3] => Mux28.IN1
SW[3] => Mux29.IN1
SW[3] => Mux30.IN1
SW[3] => Mux31.IN1
SW[4] => Mux0.IN0
SW[4] => Mux1.IN0
SW[4] => Mux2.IN0
SW[4] => Mux3.IN0
SW[4] => Mux4.IN0
SW[4] => Mux5.IN0
SW[4] => Mux6.IN0
SW[4] => Mux7.IN0
SW[4] => Mux8.IN0
SW[4] => Mux9.IN0
SW[4] => Mux10.IN0
SW[4] => Mux11.IN0
SW[4] => Mux12.IN0
SW[4] => Mux13.IN0
SW[4] => Mux14.IN0
SW[4] => Mux15.IN0
SW[4] => Mux16.IN0
SW[4] => Mux17.IN0
SW[4] => Mux18.IN0
SW[4] => Mux19.IN0
SW[4] => Mux20.IN0
SW[4] => Mux21.IN0
SW[4] => Mux22.IN0
SW[4] => Mux23.IN0
SW[4] => Mux24.IN0
SW[4] => Mux25.IN0
SW[4] => Mux26.IN0
SW[4] => Mux27.IN0
SW[4] => Mux28.IN0
SW[4] => Mux29.IN0
SW[4] => Mux30.IN0
SW[4] => Mux31.IN0


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|demux1_32:wdm
dataIn[0][0] <= demux1_2:dmLevel4[0].level4.port0
dataIn[0][1] <= demux1_2:dmLevel4[0].level4.port0
dataIn[0][2] <= demux1_2:dmLevel4[0].level4.port0
dataIn[0][3] <= demux1_2:dmLevel4[0].level4.port0
dataIn[0][4] <= demux1_2:dmLevel4[0].level4.port0
dataIn[0][5] <= demux1_2:dmLevel4[0].level4.port0
dataIn[0][6] <= demux1_2:dmLevel4[0].level4.port0
dataIn[0][7] <= demux1_2:dmLevel4[0].level4.port0
dataIn[0][8] <= demux1_2:dmLevel4[0].level4.port0
dataIn[0][9] <= demux1_2:dmLevel4[0].level4.port0
dataIn[0][10] <= demux1_2:dmLevel4[0].level4.port0
dataIn[0][11] <= demux1_2:dmLevel4[0].level4.port0
dataIn[0][12] <= demux1_2:dmLevel4[0].level4.port0
dataIn[0][13] <= demux1_2:dmLevel4[0].level4.port0
dataIn[0][14] <= demux1_2:dmLevel4[0].level4.port0
dataIn[0][15] <= demux1_2:dmLevel4[0].level4.port0
dataIn[0][16] <= demux1_2:dmLevel4[0].level4.port0
dataIn[0][17] <= demux1_2:dmLevel4[0].level4.port0
dataIn[0][18] <= demux1_2:dmLevel4[0].level4.port0
dataIn[0][19] <= demux1_2:dmLevel4[0].level4.port0
dataIn[0][20] <= demux1_2:dmLevel4[0].level4.port0
dataIn[0][21] <= demux1_2:dmLevel4[0].level4.port0
dataIn[0][22] <= demux1_2:dmLevel4[0].level4.port0
dataIn[0][23] <= demux1_2:dmLevel4[0].level4.port0
dataIn[0][24] <= demux1_2:dmLevel4[0].level4.port0
dataIn[0][25] <= demux1_2:dmLevel4[0].level4.port0
dataIn[0][26] <= demux1_2:dmLevel4[0].level4.port0
dataIn[0][27] <= demux1_2:dmLevel4[0].level4.port0
dataIn[0][28] <= demux1_2:dmLevel4[0].level4.port0
dataIn[0][29] <= demux1_2:dmLevel4[0].level4.port0
dataIn[0][30] <= demux1_2:dmLevel4[0].level4.port0
dataIn[0][31] <= demux1_2:dmLevel4[0].level4.port0
dataIn[1][0] <= demux1_2:dmLevel4[0].level4.port1
dataIn[1][1] <= demux1_2:dmLevel4[0].level4.port1
dataIn[1][2] <= demux1_2:dmLevel4[0].level4.port1
dataIn[1][3] <= demux1_2:dmLevel4[0].level4.port1
dataIn[1][4] <= demux1_2:dmLevel4[0].level4.port1
dataIn[1][5] <= demux1_2:dmLevel4[0].level4.port1
dataIn[1][6] <= demux1_2:dmLevel4[0].level4.port1
dataIn[1][7] <= demux1_2:dmLevel4[0].level4.port1
dataIn[1][8] <= demux1_2:dmLevel4[0].level4.port1
dataIn[1][9] <= demux1_2:dmLevel4[0].level4.port1
dataIn[1][10] <= demux1_2:dmLevel4[0].level4.port1
dataIn[1][11] <= demux1_2:dmLevel4[0].level4.port1
dataIn[1][12] <= demux1_2:dmLevel4[0].level4.port1
dataIn[1][13] <= demux1_2:dmLevel4[0].level4.port1
dataIn[1][14] <= demux1_2:dmLevel4[0].level4.port1
dataIn[1][15] <= demux1_2:dmLevel4[0].level4.port1
dataIn[1][16] <= demux1_2:dmLevel4[0].level4.port1
dataIn[1][17] <= demux1_2:dmLevel4[0].level4.port1
dataIn[1][18] <= demux1_2:dmLevel4[0].level4.port1
dataIn[1][19] <= demux1_2:dmLevel4[0].level4.port1
dataIn[1][20] <= demux1_2:dmLevel4[0].level4.port1
dataIn[1][21] <= demux1_2:dmLevel4[0].level4.port1
dataIn[1][22] <= demux1_2:dmLevel4[0].level4.port1
dataIn[1][23] <= demux1_2:dmLevel4[0].level4.port1
dataIn[1][24] <= demux1_2:dmLevel4[0].level4.port1
dataIn[1][25] <= demux1_2:dmLevel4[0].level4.port1
dataIn[1][26] <= demux1_2:dmLevel4[0].level4.port1
dataIn[1][27] <= demux1_2:dmLevel4[0].level4.port1
dataIn[1][28] <= demux1_2:dmLevel4[0].level4.port1
dataIn[1][29] <= demux1_2:dmLevel4[0].level4.port1
dataIn[1][30] <= demux1_2:dmLevel4[0].level4.port1
dataIn[1][31] <= demux1_2:dmLevel4[0].level4.port1
dataIn[2][0] <= demux1_2:dmLevel4[1].level4.port0
dataIn[2][1] <= demux1_2:dmLevel4[1].level4.port0
dataIn[2][2] <= demux1_2:dmLevel4[1].level4.port0
dataIn[2][3] <= demux1_2:dmLevel4[1].level4.port0
dataIn[2][4] <= demux1_2:dmLevel4[1].level4.port0
dataIn[2][5] <= demux1_2:dmLevel4[1].level4.port0
dataIn[2][6] <= demux1_2:dmLevel4[1].level4.port0
dataIn[2][7] <= demux1_2:dmLevel4[1].level4.port0
dataIn[2][8] <= demux1_2:dmLevel4[1].level4.port0
dataIn[2][9] <= demux1_2:dmLevel4[1].level4.port0
dataIn[2][10] <= demux1_2:dmLevel4[1].level4.port0
dataIn[2][11] <= demux1_2:dmLevel4[1].level4.port0
dataIn[2][12] <= demux1_2:dmLevel4[1].level4.port0
dataIn[2][13] <= demux1_2:dmLevel4[1].level4.port0
dataIn[2][14] <= demux1_2:dmLevel4[1].level4.port0
dataIn[2][15] <= demux1_2:dmLevel4[1].level4.port0
dataIn[2][16] <= demux1_2:dmLevel4[1].level4.port0
dataIn[2][17] <= demux1_2:dmLevel4[1].level4.port0
dataIn[2][18] <= demux1_2:dmLevel4[1].level4.port0
dataIn[2][19] <= demux1_2:dmLevel4[1].level4.port0
dataIn[2][20] <= demux1_2:dmLevel4[1].level4.port0
dataIn[2][21] <= demux1_2:dmLevel4[1].level4.port0
dataIn[2][22] <= demux1_2:dmLevel4[1].level4.port0
dataIn[2][23] <= demux1_2:dmLevel4[1].level4.port0
dataIn[2][24] <= demux1_2:dmLevel4[1].level4.port0
dataIn[2][25] <= demux1_2:dmLevel4[1].level4.port0
dataIn[2][26] <= demux1_2:dmLevel4[1].level4.port0
dataIn[2][27] <= demux1_2:dmLevel4[1].level4.port0
dataIn[2][28] <= demux1_2:dmLevel4[1].level4.port0
dataIn[2][29] <= demux1_2:dmLevel4[1].level4.port0
dataIn[2][30] <= demux1_2:dmLevel4[1].level4.port0
dataIn[2][31] <= demux1_2:dmLevel4[1].level4.port0
dataIn[3][0] <= demux1_2:dmLevel4[1].level4.port1
dataIn[3][1] <= demux1_2:dmLevel4[1].level4.port1
dataIn[3][2] <= demux1_2:dmLevel4[1].level4.port1
dataIn[3][3] <= demux1_2:dmLevel4[1].level4.port1
dataIn[3][4] <= demux1_2:dmLevel4[1].level4.port1
dataIn[3][5] <= demux1_2:dmLevel4[1].level4.port1
dataIn[3][6] <= demux1_2:dmLevel4[1].level4.port1
dataIn[3][7] <= demux1_2:dmLevel4[1].level4.port1
dataIn[3][8] <= demux1_2:dmLevel4[1].level4.port1
dataIn[3][9] <= demux1_2:dmLevel4[1].level4.port1
dataIn[3][10] <= demux1_2:dmLevel4[1].level4.port1
dataIn[3][11] <= demux1_2:dmLevel4[1].level4.port1
dataIn[3][12] <= demux1_2:dmLevel4[1].level4.port1
dataIn[3][13] <= demux1_2:dmLevel4[1].level4.port1
dataIn[3][14] <= demux1_2:dmLevel4[1].level4.port1
dataIn[3][15] <= demux1_2:dmLevel4[1].level4.port1
dataIn[3][16] <= demux1_2:dmLevel4[1].level4.port1
dataIn[3][17] <= demux1_2:dmLevel4[1].level4.port1
dataIn[3][18] <= demux1_2:dmLevel4[1].level4.port1
dataIn[3][19] <= demux1_2:dmLevel4[1].level4.port1
dataIn[3][20] <= demux1_2:dmLevel4[1].level4.port1
dataIn[3][21] <= demux1_2:dmLevel4[1].level4.port1
dataIn[3][22] <= demux1_2:dmLevel4[1].level4.port1
dataIn[3][23] <= demux1_2:dmLevel4[1].level4.port1
dataIn[3][24] <= demux1_2:dmLevel4[1].level4.port1
dataIn[3][25] <= demux1_2:dmLevel4[1].level4.port1
dataIn[3][26] <= demux1_2:dmLevel4[1].level4.port1
dataIn[3][27] <= demux1_2:dmLevel4[1].level4.port1
dataIn[3][28] <= demux1_2:dmLevel4[1].level4.port1
dataIn[3][29] <= demux1_2:dmLevel4[1].level4.port1
dataIn[3][30] <= demux1_2:dmLevel4[1].level4.port1
dataIn[3][31] <= demux1_2:dmLevel4[1].level4.port1
dataIn[4][0] <= demux1_2:dmLevel4[2].level4.port0
dataIn[4][1] <= demux1_2:dmLevel4[2].level4.port0
dataIn[4][2] <= demux1_2:dmLevel4[2].level4.port0
dataIn[4][3] <= demux1_2:dmLevel4[2].level4.port0
dataIn[4][4] <= demux1_2:dmLevel4[2].level4.port0
dataIn[4][5] <= demux1_2:dmLevel4[2].level4.port0
dataIn[4][6] <= demux1_2:dmLevel4[2].level4.port0
dataIn[4][7] <= demux1_2:dmLevel4[2].level4.port0
dataIn[4][8] <= demux1_2:dmLevel4[2].level4.port0
dataIn[4][9] <= demux1_2:dmLevel4[2].level4.port0
dataIn[4][10] <= demux1_2:dmLevel4[2].level4.port0
dataIn[4][11] <= demux1_2:dmLevel4[2].level4.port0
dataIn[4][12] <= demux1_2:dmLevel4[2].level4.port0
dataIn[4][13] <= demux1_2:dmLevel4[2].level4.port0
dataIn[4][14] <= demux1_2:dmLevel4[2].level4.port0
dataIn[4][15] <= demux1_2:dmLevel4[2].level4.port0
dataIn[4][16] <= demux1_2:dmLevel4[2].level4.port0
dataIn[4][17] <= demux1_2:dmLevel4[2].level4.port0
dataIn[4][18] <= demux1_2:dmLevel4[2].level4.port0
dataIn[4][19] <= demux1_2:dmLevel4[2].level4.port0
dataIn[4][20] <= demux1_2:dmLevel4[2].level4.port0
dataIn[4][21] <= demux1_2:dmLevel4[2].level4.port0
dataIn[4][22] <= demux1_2:dmLevel4[2].level4.port0
dataIn[4][23] <= demux1_2:dmLevel4[2].level4.port0
dataIn[4][24] <= demux1_2:dmLevel4[2].level4.port0
dataIn[4][25] <= demux1_2:dmLevel4[2].level4.port0
dataIn[4][26] <= demux1_2:dmLevel4[2].level4.port0
dataIn[4][27] <= demux1_2:dmLevel4[2].level4.port0
dataIn[4][28] <= demux1_2:dmLevel4[2].level4.port0
dataIn[4][29] <= demux1_2:dmLevel4[2].level4.port0
dataIn[4][30] <= demux1_2:dmLevel4[2].level4.port0
dataIn[4][31] <= demux1_2:dmLevel4[2].level4.port0
dataIn[5][0] <= demux1_2:dmLevel4[2].level4.port1
dataIn[5][1] <= demux1_2:dmLevel4[2].level4.port1
dataIn[5][2] <= demux1_2:dmLevel4[2].level4.port1
dataIn[5][3] <= demux1_2:dmLevel4[2].level4.port1
dataIn[5][4] <= demux1_2:dmLevel4[2].level4.port1
dataIn[5][5] <= demux1_2:dmLevel4[2].level4.port1
dataIn[5][6] <= demux1_2:dmLevel4[2].level4.port1
dataIn[5][7] <= demux1_2:dmLevel4[2].level4.port1
dataIn[5][8] <= demux1_2:dmLevel4[2].level4.port1
dataIn[5][9] <= demux1_2:dmLevel4[2].level4.port1
dataIn[5][10] <= demux1_2:dmLevel4[2].level4.port1
dataIn[5][11] <= demux1_2:dmLevel4[2].level4.port1
dataIn[5][12] <= demux1_2:dmLevel4[2].level4.port1
dataIn[5][13] <= demux1_2:dmLevel4[2].level4.port1
dataIn[5][14] <= demux1_2:dmLevel4[2].level4.port1
dataIn[5][15] <= demux1_2:dmLevel4[2].level4.port1
dataIn[5][16] <= demux1_2:dmLevel4[2].level4.port1
dataIn[5][17] <= demux1_2:dmLevel4[2].level4.port1
dataIn[5][18] <= demux1_2:dmLevel4[2].level4.port1
dataIn[5][19] <= demux1_2:dmLevel4[2].level4.port1
dataIn[5][20] <= demux1_2:dmLevel4[2].level4.port1
dataIn[5][21] <= demux1_2:dmLevel4[2].level4.port1
dataIn[5][22] <= demux1_2:dmLevel4[2].level4.port1
dataIn[5][23] <= demux1_2:dmLevel4[2].level4.port1
dataIn[5][24] <= demux1_2:dmLevel4[2].level4.port1
dataIn[5][25] <= demux1_2:dmLevel4[2].level4.port1
dataIn[5][26] <= demux1_2:dmLevel4[2].level4.port1
dataIn[5][27] <= demux1_2:dmLevel4[2].level4.port1
dataIn[5][28] <= demux1_2:dmLevel4[2].level4.port1
dataIn[5][29] <= demux1_2:dmLevel4[2].level4.port1
dataIn[5][30] <= demux1_2:dmLevel4[2].level4.port1
dataIn[5][31] <= demux1_2:dmLevel4[2].level4.port1
dataIn[6][0] <= demux1_2:dmLevel4[3].level4.port0
dataIn[6][1] <= demux1_2:dmLevel4[3].level4.port0
dataIn[6][2] <= demux1_2:dmLevel4[3].level4.port0
dataIn[6][3] <= demux1_2:dmLevel4[3].level4.port0
dataIn[6][4] <= demux1_2:dmLevel4[3].level4.port0
dataIn[6][5] <= demux1_2:dmLevel4[3].level4.port0
dataIn[6][6] <= demux1_2:dmLevel4[3].level4.port0
dataIn[6][7] <= demux1_2:dmLevel4[3].level4.port0
dataIn[6][8] <= demux1_2:dmLevel4[3].level4.port0
dataIn[6][9] <= demux1_2:dmLevel4[3].level4.port0
dataIn[6][10] <= demux1_2:dmLevel4[3].level4.port0
dataIn[6][11] <= demux1_2:dmLevel4[3].level4.port0
dataIn[6][12] <= demux1_2:dmLevel4[3].level4.port0
dataIn[6][13] <= demux1_2:dmLevel4[3].level4.port0
dataIn[6][14] <= demux1_2:dmLevel4[3].level4.port0
dataIn[6][15] <= demux1_2:dmLevel4[3].level4.port0
dataIn[6][16] <= demux1_2:dmLevel4[3].level4.port0
dataIn[6][17] <= demux1_2:dmLevel4[3].level4.port0
dataIn[6][18] <= demux1_2:dmLevel4[3].level4.port0
dataIn[6][19] <= demux1_2:dmLevel4[3].level4.port0
dataIn[6][20] <= demux1_2:dmLevel4[3].level4.port0
dataIn[6][21] <= demux1_2:dmLevel4[3].level4.port0
dataIn[6][22] <= demux1_2:dmLevel4[3].level4.port0
dataIn[6][23] <= demux1_2:dmLevel4[3].level4.port0
dataIn[6][24] <= demux1_2:dmLevel4[3].level4.port0
dataIn[6][25] <= demux1_2:dmLevel4[3].level4.port0
dataIn[6][26] <= demux1_2:dmLevel4[3].level4.port0
dataIn[6][27] <= demux1_2:dmLevel4[3].level4.port0
dataIn[6][28] <= demux1_2:dmLevel4[3].level4.port0
dataIn[6][29] <= demux1_2:dmLevel4[3].level4.port0
dataIn[6][30] <= demux1_2:dmLevel4[3].level4.port0
dataIn[6][31] <= demux1_2:dmLevel4[3].level4.port0
dataIn[7][0] <= demux1_2:dmLevel4[3].level4.port1
dataIn[7][1] <= demux1_2:dmLevel4[3].level4.port1
dataIn[7][2] <= demux1_2:dmLevel4[3].level4.port1
dataIn[7][3] <= demux1_2:dmLevel4[3].level4.port1
dataIn[7][4] <= demux1_2:dmLevel4[3].level4.port1
dataIn[7][5] <= demux1_2:dmLevel4[3].level4.port1
dataIn[7][6] <= demux1_2:dmLevel4[3].level4.port1
dataIn[7][7] <= demux1_2:dmLevel4[3].level4.port1
dataIn[7][8] <= demux1_2:dmLevel4[3].level4.port1
dataIn[7][9] <= demux1_2:dmLevel4[3].level4.port1
dataIn[7][10] <= demux1_2:dmLevel4[3].level4.port1
dataIn[7][11] <= demux1_2:dmLevel4[3].level4.port1
dataIn[7][12] <= demux1_2:dmLevel4[3].level4.port1
dataIn[7][13] <= demux1_2:dmLevel4[3].level4.port1
dataIn[7][14] <= demux1_2:dmLevel4[3].level4.port1
dataIn[7][15] <= demux1_2:dmLevel4[3].level4.port1
dataIn[7][16] <= demux1_2:dmLevel4[3].level4.port1
dataIn[7][17] <= demux1_2:dmLevel4[3].level4.port1
dataIn[7][18] <= demux1_2:dmLevel4[3].level4.port1
dataIn[7][19] <= demux1_2:dmLevel4[3].level4.port1
dataIn[7][20] <= demux1_2:dmLevel4[3].level4.port1
dataIn[7][21] <= demux1_2:dmLevel4[3].level4.port1
dataIn[7][22] <= demux1_2:dmLevel4[3].level4.port1
dataIn[7][23] <= demux1_2:dmLevel4[3].level4.port1
dataIn[7][24] <= demux1_2:dmLevel4[3].level4.port1
dataIn[7][25] <= demux1_2:dmLevel4[3].level4.port1
dataIn[7][26] <= demux1_2:dmLevel4[3].level4.port1
dataIn[7][27] <= demux1_2:dmLevel4[3].level4.port1
dataIn[7][28] <= demux1_2:dmLevel4[3].level4.port1
dataIn[7][29] <= demux1_2:dmLevel4[3].level4.port1
dataIn[7][30] <= demux1_2:dmLevel4[3].level4.port1
dataIn[7][31] <= demux1_2:dmLevel4[3].level4.port1
dataIn[8][0] <= demux1_2:dmLevel4[4].level4.port0
dataIn[8][1] <= demux1_2:dmLevel4[4].level4.port0
dataIn[8][2] <= demux1_2:dmLevel4[4].level4.port0
dataIn[8][3] <= demux1_2:dmLevel4[4].level4.port0
dataIn[8][4] <= demux1_2:dmLevel4[4].level4.port0
dataIn[8][5] <= demux1_2:dmLevel4[4].level4.port0
dataIn[8][6] <= demux1_2:dmLevel4[4].level4.port0
dataIn[8][7] <= demux1_2:dmLevel4[4].level4.port0
dataIn[8][8] <= demux1_2:dmLevel4[4].level4.port0
dataIn[8][9] <= demux1_2:dmLevel4[4].level4.port0
dataIn[8][10] <= demux1_2:dmLevel4[4].level4.port0
dataIn[8][11] <= demux1_2:dmLevel4[4].level4.port0
dataIn[8][12] <= demux1_2:dmLevel4[4].level4.port0
dataIn[8][13] <= demux1_2:dmLevel4[4].level4.port0
dataIn[8][14] <= demux1_2:dmLevel4[4].level4.port0
dataIn[8][15] <= demux1_2:dmLevel4[4].level4.port0
dataIn[8][16] <= demux1_2:dmLevel4[4].level4.port0
dataIn[8][17] <= demux1_2:dmLevel4[4].level4.port0
dataIn[8][18] <= demux1_2:dmLevel4[4].level4.port0
dataIn[8][19] <= demux1_2:dmLevel4[4].level4.port0
dataIn[8][20] <= demux1_2:dmLevel4[4].level4.port0
dataIn[8][21] <= demux1_2:dmLevel4[4].level4.port0
dataIn[8][22] <= demux1_2:dmLevel4[4].level4.port0
dataIn[8][23] <= demux1_2:dmLevel4[4].level4.port0
dataIn[8][24] <= demux1_2:dmLevel4[4].level4.port0
dataIn[8][25] <= demux1_2:dmLevel4[4].level4.port0
dataIn[8][26] <= demux1_2:dmLevel4[4].level4.port0
dataIn[8][27] <= demux1_2:dmLevel4[4].level4.port0
dataIn[8][28] <= demux1_2:dmLevel4[4].level4.port0
dataIn[8][29] <= demux1_2:dmLevel4[4].level4.port0
dataIn[8][30] <= demux1_2:dmLevel4[4].level4.port0
dataIn[8][31] <= demux1_2:dmLevel4[4].level4.port0
dataIn[9][0] <= demux1_2:dmLevel4[4].level4.port1
dataIn[9][1] <= demux1_2:dmLevel4[4].level4.port1
dataIn[9][2] <= demux1_2:dmLevel4[4].level4.port1
dataIn[9][3] <= demux1_2:dmLevel4[4].level4.port1
dataIn[9][4] <= demux1_2:dmLevel4[4].level4.port1
dataIn[9][5] <= demux1_2:dmLevel4[4].level4.port1
dataIn[9][6] <= demux1_2:dmLevel4[4].level4.port1
dataIn[9][7] <= demux1_2:dmLevel4[4].level4.port1
dataIn[9][8] <= demux1_2:dmLevel4[4].level4.port1
dataIn[9][9] <= demux1_2:dmLevel4[4].level4.port1
dataIn[9][10] <= demux1_2:dmLevel4[4].level4.port1
dataIn[9][11] <= demux1_2:dmLevel4[4].level4.port1
dataIn[9][12] <= demux1_2:dmLevel4[4].level4.port1
dataIn[9][13] <= demux1_2:dmLevel4[4].level4.port1
dataIn[9][14] <= demux1_2:dmLevel4[4].level4.port1
dataIn[9][15] <= demux1_2:dmLevel4[4].level4.port1
dataIn[9][16] <= demux1_2:dmLevel4[4].level4.port1
dataIn[9][17] <= demux1_2:dmLevel4[4].level4.port1
dataIn[9][18] <= demux1_2:dmLevel4[4].level4.port1
dataIn[9][19] <= demux1_2:dmLevel4[4].level4.port1
dataIn[9][20] <= demux1_2:dmLevel4[4].level4.port1
dataIn[9][21] <= demux1_2:dmLevel4[4].level4.port1
dataIn[9][22] <= demux1_2:dmLevel4[4].level4.port1
dataIn[9][23] <= demux1_2:dmLevel4[4].level4.port1
dataIn[9][24] <= demux1_2:dmLevel4[4].level4.port1
dataIn[9][25] <= demux1_2:dmLevel4[4].level4.port1
dataIn[9][26] <= demux1_2:dmLevel4[4].level4.port1
dataIn[9][27] <= demux1_2:dmLevel4[4].level4.port1
dataIn[9][28] <= demux1_2:dmLevel4[4].level4.port1
dataIn[9][29] <= demux1_2:dmLevel4[4].level4.port1
dataIn[9][30] <= demux1_2:dmLevel4[4].level4.port1
dataIn[9][31] <= demux1_2:dmLevel4[4].level4.port1
dataIn[10][0] <= demux1_2:dmLevel4[5].level4.port0
dataIn[10][1] <= demux1_2:dmLevel4[5].level4.port0
dataIn[10][2] <= demux1_2:dmLevel4[5].level4.port0
dataIn[10][3] <= demux1_2:dmLevel4[5].level4.port0
dataIn[10][4] <= demux1_2:dmLevel4[5].level4.port0
dataIn[10][5] <= demux1_2:dmLevel4[5].level4.port0
dataIn[10][6] <= demux1_2:dmLevel4[5].level4.port0
dataIn[10][7] <= demux1_2:dmLevel4[5].level4.port0
dataIn[10][8] <= demux1_2:dmLevel4[5].level4.port0
dataIn[10][9] <= demux1_2:dmLevel4[5].level4.port0
dataIn[10][10] <= demux1_2:dmLevel4[5].level4.port0
dataIn[10][11] <= demux1_2:dmLevel4[5].level4.port0
dataIn[10][12] <= demux1_2:dmLevel4[5].level4.port0
dataIn[10][13] <= demux1_2:dmLevel4[5].level4.port0
dataIn[10][14] <= demux1_2:dmLevel4[5].level4.port0
dataIn[10][15] <= demux1_2:dmLevel4[5].level4.port0
dataIn[10][16] <= demux1_2:dmLevel4[5].level4.port0
dataIn[10][17] <= demux1_2:dmLevel4[5].level4.port0
dataIn[10][18] <= demux1_2:dmLevel4[5].level4.port0
dataIn[10][19] <= demux1_2:dmLevel4[5].level4.port0
dataIn[10][20] <= demux1_2:dmLevel4[5].level4.port0
dataIn[10][21] <= demux1_2:dmLevel4[5].level4.port0
dataIn[10][22] <= demux1_2:dmLevel4[5].level4.port0
dataIn[10][23] <= demux1_2:dmLevel4[5].level4.port0
dataIn[10][24] <= demux1_2:dmLevel4[5].level4.port0
dataIn[10][25] <= demux1_2:dmLevel4[5].level4.port0
dataIn[10][26] <= demux1_2:dmLevel4[5].level4.port0
dataIn[10][27] <= demux1_2:dmLevel4[5].level4.port0
dataIn[10][28] <= demux1_2:dmLevel4[5].level4.port0
dataIn[10][29] <= demux1_2:dmLevel4[5].level4.port0
dataIn[10][30] <= demux1_2:dmLevel4[5].level4.port0
dataIn[10][31] <= demux1_2:dmLevel4[5].level4.port0
dataIn[11][0] <= demux1_2:dmLevel4[5].level4.port1
dataIn[11][1] <= demux1_2:dmLevel4[5].level4.port1
dataIn[11][2] <= demux1_2:dmLevel4[5].level4.port1
dataIn[11][3] <= demux1_2:dmLevel4[5].level4.port1
dataIn[11][4] <= demux1_2:dmLevel4[5].level4.port1
dataIn[11][5] <= demux1_2:dmLevel4[5].level4.port1
dataIn[11][6] <= demux1_2:dmLevel4[5].level4.port1
dataIn[11][7] <= demux1_2:dmLevel4[5].level4.port1
dataIn[11][8] <= demux1_2:dmLevel4[5].level4.port1
dataIn[11][9] <= demux1_2:dmLevel4[5].level4.port1
dataIn[11][10] <= demux1_2:dmLevel4[5].level4.port1
dataIn[11][11] <= demux1_2:dmLevel4[5].level4.port1
dataIn[11][12] <= demux1_2:dmLevel4[5].level4.port1
dataIn[11][13] <= demux1_2:dmLevel4[5].level4.port1
dataIn[11][14] <= demux1_2:dmLevel4[5].level4.port1
dataIn[11][15] <= demux1_2:dmLevel4[5].level4.port1
dataIn[11][16] <= demux1_2:dmLevel4[5].level4.port1
dataIn[11][17] <= demux1_2:dmLevel4[5].level4.port1
dataIn[11][18] <= demux1_2:dmLevel4[5].level4.port1
dataIn[11][19] <= demux1_2:dmLevel4[5].level4.port1
dataIn[11][20] <= demux1_2:dmLevel4[5].level4.port1
dataIn[11][21] <= demux1_2:dmLevel4[5].level4.port1
dataIn[11][22] <= demux1_2:dmLevel4[5].level4.port1
dataIn[11][23] <= demux1_2:dmLevel4[5].level4.port1
dataIn[11][24] <= demux1_2:dmLevel4[5].level4.port1
dataIn[11][25] <= demux1_2:dmLevel4[5].level4.port1
dataIn[11][26] <= demux1_2:dmLevel4[5].level4.port1
dataIn[11][27] <= demux1_2:dmLevel4[5].level4.port1
dataIn[11][28] <= demux1_2:dmLevel4[5].level4.port1
dataIn[11][29] <= demux1_2:dmLevel4[5].level4.port1
dataIn[11][30] <= demux1_2:dmLevel4[5].level4.port1
dataIn[11][31] <= demux1_2:dmLevel4[5].level4.port1
dataIn[12][0] <= demux1_2:dmLevel4[6].level4.port0
dataIn[12][1] <= demux1_2:dmLevel4[6].level4.port0
dataIn[12][2] <= demux1_2:dmLevel4[6].level4.port0
dataIn[12][3] <= demux1_2:dmLevel4[6].level4.port0
dataIn[12][4] <= demux1_2:dmLevel4[6].level4.port0
dataIn[12][5] <= demux1_2:dmLevel4[6].level4.port0
dataIn[12][6] <= demux1_2:dmLevel4[6].level4.port0
dataIn[12][7] <= demux1_2:dmLevel4[6].level4.port0
dataIn[12][8] <= demux1_2:dmLevel4[6].level4.port0
dataIn[12][9] <= demux1_2:dmLevel4[6].level4.port0
dataIn[12][10] <= demux1_2:dmLevel4[6].level4.port0
dataIn[12][11] <= demux1_2:dmLevel4[6].level4.port0
dataIn[12][12] <= demux1_2:dmLevel4[6].level4.port0
dataIn[12][13] <= demux1_2:dmLevel4[6].level4.port0
dataIn[12][14] <= demux1_2:dmLevel4[6].level4.port0
dataIn[12][15] <= demux1_2:dmLevel4[6].level4.port0
dataIn[12][16] <= demux1_2:dmLevel4[6].level4.port0
dataIn[12][17] <= demux1_2:dmLevel4[6].level4.port0
dataIn[12][18] <= demux1_2:dmLevel4[6].level4.port0
dataIn[12][19] <= demux1_2:dmLevel4[6].level4.port0
dataIn[12][20] <= demux1_2:dmLevel4[6].level4.port0
dataIn[12][21] <= demux1_2:dmLevel4[6].level4.port0
dataIn[12][22] <= demux1_2:dmLevel4[6].level4.port0
dataIn[12][23] <= demux1_2:dmLevel4[6].level4.port0
dataIn[12][24] <= demux1_2:dmLevel4[6].level4.port0
dataIn[12][25] <= demux1_2:dmLevel4[6].level4.port0
dataIn[12][26] <= demux1_2:dmLevel4[6].level4.port0
dataIn[12][27] <= demux1_2:dmLevel4[6].level4.port0
dataIn[12][28] <= demux1_2:dmLevel4[6].level4.port0
dataIn[12][29] <= demux1_2:dmLevel4[6].level4.port0
dataIn[12][30] <= demux1_2:dmLevel4[6].level4.port0
dataIn[12][31] <= demux1_2:dmLevel4[6].level4.port0
dataIn[13][0] <= demux1_2:dmLevel4[6].level4.port1
dataIn[13][1] <= demux1_2:dmLevel4[6].level4.port1
dataIn[13][2] <= demux1_2:dmLevel4[6].level4.port1
dataIn[13][3] <= demux1_2:dmLevel4[6].level4.port1
dataIn[13][4] <= demux1_2:dmLevel4[6].level4.port1
dataIn[13][5] <= demux1_2:dmLevel4[6].level4.port1
dataIn[13][6] <= demux1_2:dmLevel4[6].level4.port1
dataIn[13][7] <= demux1_2:dmLevel4[6].level4.port1
dataIn[13][8] <= demux1_2:dmLevel4[6].level4.port1
dataIn[13][9] <= demux1_2:dmLevel4[6].level4.port1
dataIn[13][10] <= demux1_2:dmLevel4[6].level4.port1
dataIn[13][11] <= demux1_2:dmLevel4[6].level4.port1
dataIn[13][12] <= demux1_2:dmLevel4[6].level4.port1
dataIn[13][13] <= demux1_2:dmLevel4[6].level4.port1
dataIn[13][14] <= demux1_2:dmLevel4[6].level4.port1
dataIn[13][15] <= demux1_2:dmLevel4[6].level4.port1
dataIn[13][16] <= demux1_2:dmLevel4[6].level4.port1
dataIn[13][17] <= demux1_2:dmLevel4[6].level4.port1
dataIn[13][18] <= demux1_2:dmLevel4[6].level4.port1
dataIn[13][19] <= demux1_2:dmLevel4[6].level4.port1
dataIn[13][20] <= demux1_2:dmLevel4[6].level4.port1
dataIn[13][21] <= demux1_2:dmLevel4[6].level4.port1
dataIn[13][22] <= demux1_2:dmLevel4[6].level4.port1
dataIn[13][23] <= demux1_2:dmLevel4[6].level4.port1
dataIn[13][24] <= demux1_2:dmLevel4[6].level4.port1
dataIn[13][25] <= demux1_2:dmLevel4[6].level4.port1
dataIn[13][26] <= demux1_2:dmLevel4[6].level4.port1
dataIn[13][27] <= demux1_2:dmLevel4[6].level4.port1
dataIn[13][28] <= demux1_2:dmLevel4[6].level4.port1
dataIn[13][29] <= demux1_2:dmLevel4[6].level4.port1
dataIn[13][30] <= demux1_2:dmLevel4[6].level4.port1
dataIn[13][31] <= demux1_2:dmLevel4[6].level4.port1
dataIn[14][0] <= demux1_2:dmLevel4[7].level4.port0
dataIn[14][1] <= demux1_2:dmLevel4[7].level4.port0
dataIn[14][2] <= demux1_2:dmLevel4[7].level4.port0
dataIn[14][3] <= demux1_2:dmLevel4[7].level4.port0
dataIn[14][4] <= demux1_2:dmLevel4[7].level4.port0
dataIn[14][5] <= demux1_2:dmLevel4[7].level4.port0
dataIn[14][6] <= demux1_2:dmLevel4[7].level4.port0
dataIn[14][7] <= demux1_2:dmLevel4[7].level4.port0
dataIn[14][8] <= demux1_2:dmLevel4[7].level4.port0
dataIn[14][9] <= demux1_2:dmLevel4[7].level4.port0
dataIn[14][10] <= demux1_2:dmLevel4[7].level4.port0
dataIn[14][11] <= demux1_2:dmLevel4[7].level4.port0
dataIn[14][12] <= demux1_2:dmLevel4[7].level4.port0
dataIn[14][13] <= demux1_2:dmLevel4[7].level4.port0
dataIn[14][14] <= demux1_2:dmLevel4[7].level4.port0
dataIn[14][15] <= demux1_2:dmLevel4[7].level4.port0
dataIn[14][16] <= demux1_2:dmLevel4[7].level4.port0
dataIn[14][17] <= demux1_2:dmLevel4[7].level4.port0
dataIn[14][18] <= demux1_2:dmLevel4[7].level4.port0
dataIn[14][19] <= demux1_2:dmLevel4[7].level4.port0
dataIn[14][20] <= demux1_2:dmLevel4[7].level4.port0
dataIn[14][21] <= demux1_2:dmLevel4[7].level4.port0
dataIn[14][22] <= demux1_2:dmLevel4[7].level4.port0
dataIn[14][23] <= demux1_2:dmLevel4[7].level4.port0
dataIn[14][24] <= demux1_2:dmLevel4[7].level4.port0
dataIn[14][25] <= demux1_2:dmLevel4[7].level4.port0
dataIn[14][26] <= demux1_2:dmLevel4[7].level4.port0
dataIn[14][27] <= demux1_2:dmLevel4[7].level4.port0
dataIn[14][28] <= demux1_2:dmLevel4[7].level4.port0
dataIn[14][29] <= demux1_2:dmLevel4[7].level4.port0
dataIn[14][30] <= demux1_2:dmLevel4[7].level4.port0
dataIn[14][31] <= demux1_2:dmLevel4[7].level4.port0
dataIn[15][0] <= demux1_2:dmLevel4[7].level4.port1
dataIn[15][1] <= demux1_2:dmLevel4[7].level4.port1
dataIn[15][2] <= demux1_2:dmLevel4[7].level4.port1
dataIn[15][3] <= demux1_2:dmLevel4[7].level4.port1
dataIn[15][4] <= demux1_2:dmLevel4[7].level4.port1
dataIn[15][5] <= demux1_2:dmLevel4[7].level4.port1
dataIn[15][6] <= demux1_2:dmLevel4[7].level4.port1
dataIn[15][7] <= demux1_2:dmLevel4[7].level4.port1
dataIn[15][8] <= demux1_2:dmLevel4[7].level4.port1
dataIn[15][9] <= demux1_2:dmLevel4[7].level4.port1
dataIn[15][10] <= demux1_2:dmLevel4[7].level4.port1
dataIn[15][11] <= demux1_2:dmLevel4[7].level4.port1
dataIn[15][12] <= demux1_2:dmLevel4[7].level4.port1
dataIn[15][13] <= demux1_2:dmLevel4[7].level4.port1
dataIn[15][14] <= demux1_2:dmLevel4[7].level4.port1
dataIn[15][15] <= demux1_2:dmLevel4[7].level4.port1
dataIn[15][16] <= demux1_2:dmLevel4[7].level4.port1
dataIn[15][17] <= demux1_2:dmLevel4[7].level4.port1
dataIn[15][18] <= demux1_2:dmLevel4[7].level4.port1
dataIn[15][19] <= demux1_2:dmLevel4[7].level4.port1
dataIn[15][20] <= demux1_2:dmLevel4[7].level4.port1
dataIn[15][21] <= demux1_2:dmLevel4[7].level4.port1
dataIn[15][22] <= demux1_2:dmLevel4[7].level4.port1
dataIn[15][23] <= demux1_2:dmLevel4[7].level4.port1
dataIn[15][24] <= demux1_2:dmLevel4[7].level4.port1
dataIn[15][25] <= demux1_2:dmLevel4[7].level4.port1
dataIn[15][26] <= demux1_2:dmLevel4[7].level4.port1
dataIn[15][27] <= demux1_2:dmLevel4[7].level4.port1
dataIn[15][28] <= demux1_2:dmLevel4[7].level4.port1
dataIn[15][29] <= demux1_2:dmLevel4[7].level4.port1
dataIn[15][30] <= demux1_2:dmLevel4[7].level4.port1
dataIn[15][31] <= demux1_2:dmLevel4[7].level4.port1
dataIn[16][0] <= demux1_2:dmLevel4[8].level4.port0
dataIn[16][1] <= demux1_2:dmLevel4[8].level4.port0
dataIn[16][2] <= demux1_2:dmLevel4[8].level4.port0
dataIn[16][3] <= demux1_2:dmLevel4[8].level4.port0
dataIn[16][4] <= demux1_2:dmLevel4[8].level4.port0
dataIn[16][5] <= demux1_2:dmLevel4[8].level4.port0
dataIn[16][6] <= demux1_2:dmLevel4[8].level4.port0
dataIn[16][7] <= demux1_2:dmLevel4[8].level4.port0
dataIn[16][8] <= demux1_2:dmLevel4[8].level4.port0
dataIn[16][9] <= demux1_2:dmLevel4[8].level4.port0
dataIn[16][10] <= demux1_2:dmLevel4[8].level4.port0
dataIn[16][11] <= demux1_2:dmLevel4[8].level4.port0
dataIn[16][12] <= demux1_2:dmLevel4[8].level4.port0
dataIn[16][13] <= demux1_2:dmLevel4[8].level4.port0
dataIn[16][14] <= demux1_2:dmLevel4[8].level4.port0
dataIn[16][15] <= demux1_2:dmLevel4[8].level4.port0
dataIn[16][16] <= demux1_2:dmLevel4[8].level4.port0
dataIn[16][17] <= demux1_2:dmLevel4[8].level4.port0
dataIn[16][18] <= demux1_2:dmLevel4[8].level4.port0
dataIn[16][19] <= demux1_2:dmLevel4[8].level4.port0
dataIn[16][20] <= demux1_2:dmLevel4[8].level4.port0
dataIn[16][21] <= demux1_2:dmLevel4[8].level4.port0
dataIn[16][22] <= demux1_2:dmLevel4[8].level4.port0
dataIn[16][23] <= demux1_2:dmLevel4[8].level4.port0
dataIn[16][24] <= demux1_2:dmLevel4[8].level4.port0
dataIn[16][25] <= demux1_2:dmLevel4[8].level4.port0
dataIn[16][26] <= demux1_2:dmLevel4[8].level4.port0
dataIn[16][27] <= demux1_2:dmLevel4[8].level4.port0
dataIn[16][28] <= demux1_2:dmLevel4[8].level4.port0
dataIn[16][29] <= demux1_2:dmLevel4[8].level4.port0
dataIn[16][30] <= demux1_2:dmLevel4[8].level4.port0
dataIn[16][31] <= demux1_2:dmLevel4[8].level4.port0
dataIn[17][0] <= demux1_2:dmLevel4[8].level4.port1
dataIn[17][1] <= demux1_2:dmLevel4[8].level4.port1
dataIn[17][2] <= demux1_2:dmLevel4[8].level4.port1
dataIn[17][3] <= demux1_2:dmLevel4[8].level4.port1
dataIn[17][4] <= demux1_2:dmLevel4[8].level4.port1
dataIn[17][5] <= demux1_2:dmLevel4[8].level4.port1
dataIn[17][6] <= demux1_2:dmLevel4[8].level4.port1
dataIn[17][7] <= demux1_2:dmLevel4[8].level4.port1
dataIn[17][8] <= demux1_2:dmLevel4[8].level4.port1
dataIn[17][9] <= demux1_2:dmLevel4[8].level4.port1
dataIn[17][10] <= demux1_2:dmLevel4[8].level4.port1
dataIn[17][11] <= demux1_2:dmLevel4[8].level4.port1
dataIn[17][12] <= demux1_2:dmLevel4[8].level4.port1
dataIn[17][13] <= demux1_2:dmLevel4[8].level4.port1
dataIn[17][14] <= demux1_2:dmLevel4[8].level4.port1
dataIn[17][15] <= demux1_2:dmLevel4[8].level4.port1
dataIn[17][16] <= demux1_2:dmLevel4[8].level4.port1
dataIn[17][17] <= demux1_2:dmLevel4[8].level4.port1
dataIn[17][18] <= demux1_2:dmLevel4[8].level4.port1
dataIn[17][19] <= demux1_2:dmLevel4[8].level4.port1
dataIn[17][20] <= demux1_2:dmLevel4[8].level4.port1
dataIn[17][21] <= demux1_2:dmLevel4[8].level4.port1
dataIn[17][22] <= demux1_2:dmLevel4[8].level4.port1
dataIn[17][23] <= demux1_2:dmLevel4[8].level4.port1
dataIn[17][24] <= demux1_2:dmLevel4[8].level4.port1
dataIn[17][25] <= demux1_2:dmLevel4[8].level4.port1
dataIn[17][26] <= demux1_2:dmLevel4[8].level4.port1
dataIn[17][27] <= demux1_2:dmLevel4[8].level4.port1
dataIn[17][28] <= demux1_2:dmLevel4[8].level4.port1
dataIn[17][29] <= demux1_2:dmLevel4[8].level4.port1
dataIn[17][30] <= demux1_2:dmLevel4[8].level4.port1
dataIn[17][31] <= demux1_2:dmLevel4[8].level4.port1
dataIn[18][0] <= demux1_2:dmLevel4[9].level4.port0
dataIn[18][1] <= demux1_2:dmLevel4[9].level4.port0
dataIn[18][2] <= demux1_2:dmLevel4[9].level4.port0
dataIn[18][3] <= demux1_2:dmLevel4[9].level4.port0
dataIn[18][4] <= demux1_2:dmLevel4[9].level4.port0
dataIn[18][5] <= demux1_2:dmLevel4[9].level4.port0
dataIn[18][6] <= demux1_2:dmLevel4[9].level4.port0
dataIn[18][7] <= demux1_2:dmLevel4[9].level4.port0
dataIn[18][8] <= demux1_2:dmLevel4[9].level4.port0
dataIn[18][9] <= demux1_2:dmLevel4[9].level4.port0
dataIn[18][10] <= demux1_2:dmLevel4[9].level4.port0
dataIn[18][11] <= demux1_2:dmLevel4[9].level4.port0
dataIn[18][12] <= demux1_2:dmLevel4[9].level4.port0
dataIn[18][13] <= demux1_2:dmLevel4[9].level4.port0
dataIn[18][14] <= demux1_2:dmLevel4[9].level4.port0
dataIn[18][15] <= demux1_2:dmLevel4[9].level4.port0
dataIn[18][16] <= demux1_2:dmLevel4[9].level4.port0
dataIn[18][17] <= demux1_2:dmLevel4[9].level4.port0
dataIn[18][18] <= demux1_2:dmLevel4[9].level4.port0
dataIn[18][19] <= demux1_2:dmLevel4[9].level4.port0
dataIn[18][20] <= demux1_2:dmLevel4[9].level4.port0
dataIn[18][21] <= demux1_2:dmLevel4[9].level4.port0
dataIn[18][22] <= demux1_2:dmLevel4[9].level4.port0
dataIn[18][23] <= demux1_2:dmLevel4[9].level4.port0
dataIn[18][24] <= demux1_2:dmLevel4[9].level4.port0
dataIn[18][25] <= demux1_2:dmLevel4[9].level4.port0
dataIn[18][26] <= demux1_2:dmLevel4[9].level4.port0
dataIn[18][27] <= demux1_2:dmLevel4[9].level4.port0
dataIn[18][28] <= demux1_2:dmLevel4[9].level4.port0
dataIn[18][29] <= demux1_2:dmLevel4[9].level4.port0
dataIn[18][30] <= demux1_2:dmLevel4[9].level4.port0
dataIn[18][31] <= demux1_2:dmLevel4[9].level4.port0
dataIn[19][0] <= demux1_2:dmLevel4[9].level4.port1
dataIn[19][1] <= demux1_2:dmLevel4[9].level4.port1
dataIn[19][2] <= demux1_2:dmLevel4[9].level4.port1
dataIn[19][3] <= demux1_2:dmLevel4[9].level4.port1
dataIn[19][4] <= demux1_2:dmLevel4[9].level4.port1
dataIn[19][5] <= demux1_2:dmLevel4[9].level4.port1
dataIn[19][6] <= demux1_2:dmLevel4[9].level4.port1
dataIn[19][7] <= demux1_2:dmLevel4[9].level4.port1
dataIn[19][8] <= demux1_2:dmLevel4[9].level4.port1
dataIn[19][9] <= demux1_2:dmLevel4[9].level4.port1
dataIn[19][10] <= demux1_2:dmLevel4[9].level4.port1
dataIn[19][11] <= demux1_2:dmLevel4[9].level4.port1
dataIn[19][12] <= demux1_2:dmLevel4[9].level4.port1
dataIn[19][13] <= demux1_2:dmLevel4[9].level4.port1
dataIn[19][14] <= demux1_2:dmLevel4[9].level4.port1
dataIn[19][15] <= demux1_2:dmLevel4[9].level4.port1
dataIn[19][16] <= demux1_2:dmLevel4[9].level4.port1
dataIn[19][17] <= demux1_2:dmLevel4[9].level4.port1
dataIn[19][18] <= demux1_2:dmLevel4[9].level4.port1
dataIn[19][19] <= demux1_2:dmLevel4[9].level4.port1
dataIn[19][20] <= demux1_2:dmLevel4[9].level4.port1
dataIn[19][21] <= demux1_2:dmLevel4[9].level4.port1
dataIn[19][22] <= demux1_2:dmLevel4[9].level4.port1
dataIn[19][23] <= demux1_2:dmLevel4[9].level4.port1
dataIn[19][24] <= demux1_2:dmLevel4[9].level4.port1
dataIn[19][25] <= demux1_2:dmLevel4[9].level4.port1
dataIn[19][26] <= demux1_2:dmLevel4[9].level4.port1
dataIn[19][27] <= demux1_2:dmLevel4[9].level4.port1
dataIn[19][28] <= demux1_2:dmLevel4[9].level4.port1
dataIn[19][29] <= demux1_2:dmLevel4[9].level4.port1
dataIn[19][30] <= demux1_2:dmLevel4[9].level4.port1
dataIn[19][31] <= demux1_2:dmLevel4[9].level4.port1
dataIn[20][0] <= demux1_2:dmLevel4[10].level4.port0
dataIn[20][1] <= demux1_2:dmLevel4[10].level4.port0
dataIn[20][2] <= demux1_2:dmLevel4[10].level4.port0
dataIn[20][3] <= demux1_2:dmLevel4[10].level4.port0
dataIn[20][4] <= demux1_2:dmLevel4[10].level4.port0
dataIn[20][5] <= demux1_2:dmLevel4[10].level4.port0
dataIn[20][6] <= demux1_2:dmLevel4[10].level4.port0
dataIn[20][7] <= demux1_2:dmLevel4[10].level4.port0
dataIn[20][8] <= demux1_2:dmLevel4[10].level4.port0
dataIn[20][9] <= demux1_2:dmLevel4[10].level4.port0
dataIn[20][10] <= demux1_2:dmLevel4[10].level4.port0
dataIn[20][11] <= demux1_2:dmLevel4[10].level4.port0
dataIn[20][12] <= demux1_2:dmLevel4[10].level4.port0
dataIn[20][13] <= demux1_2:dmLevel4[10].level4.port0
dataIn[20][14] <= demux1_2:dmLevel4[10].level4.port0
dataIn[20][15] <= demux1_2:dmLevel4[10].level4.port0
dataIn[20][16] <= demux1_2:dmLevel4[10].level4.port0
dataIn[20][17] <= demux1_2:dmLevel4[10].level4.port0
dataIn[20][18] <= demux1_2:dmLevel4[10].level4.port0
dataIn[20][19] <= demux1_2:dmLevel4[10].level4.port0
dataIn[20][20] <= demux1_2:dmLevel4[10].level4.port0
dataIn[20][21] <= demux1_2:dmLevel4[10].level4.port0
dataIn[20][22] <= demux1_2:dmLevel4[10].level4.port0
dataIn[20][23] <= demux1_2:dmLevel4[10].level4.port0
dataIn[20][24] <= demux1_2:dmLevel4[10].level4.port0
dataIn[20][25] <= demux1_2:dmLevel4[10].level4.port0
dataIn[20][26] <= demux1_2:dmLevel4[10].level4.port0
dataIn[20][27] <= demux1_2:dmLevel4[10].level4.port0
dataIn[20][28] <= demux1_2:dmLevel4[10].level4.port0
dataIn[20][29] <= demux1_2:dmLevel4[10].level4.port0
dataIn[20][30] <= demux1_2:dmLevel4[10].level4.port0
dataIn[20][31] <= demux1_2:dmLevel4[10].level4.port0
dataIn[21][0] <= demux1_2:dmLevel4[10].level4.port1
dataIn[21][1] <= demux1_2:dmLevel4[10].level4.port1
dataIn[21][2] <= demux1_2:dmLevel4[10].level4.port1
dataIn[21][3] <= demux1_2:dmLevel4[10].level4.port1
dataIn[21][4] <= demux1_2:dmLevel4[10].level4.port1
dataIn[21][5] <= demux1_2:dmLevel4[10].level4.port1
dataIn[21][6] <= demux1_2:dmLevel4[10].level4.port1
dataIn[21][7] <= demux1_2:dmLevel4[10].level4.port1
dataIn[21][8] <= demux1_2:dmLevel4[10].level4.port1
dataIn[21][9] <= demux1_2:dmLevel4[10].level4.port1
dataIn[21][10] <= demux1_2:dmLevel4[10].level4.port1
dataIn[21][11] <= demux1_2:dmLevel4[10].level4.port1
dataIn[21][12] <= demux1_2:dmLevel4[10].level4.port1
dataIn[21][13] <= demux1_2:dmLevel4[10].level4.port1
dataIn[21][14] <= demux1_2:dmLevel4[10].level4.port1
dataIn[21][15] <= demux1_2:dmLevel4[10].level4.port1
dataIn[21][16] <= demux1_2:dmLevel4[10].level4.port1
dataIn[21][17] <= demux1_2:dmLevel4[10].level4.port1
dataIn[21][18] <= demux1_2:dmLevel4[10].level4.port1
dataIn[21][19] <= demux1_2:dmLevel4[10].level4.port1
dataIn[21][20] <= demux1_2:dmLevel4[10].level4.port1
dataIn[21][21] <= demux1_2:dmLevel4[10].level4.port1
dataIn[21][22] <= demux1_2:dmLevel4[10].level4.port1
dataIn[21][23] <= demux1_2:dmLevel4[10].level4.port1
dataIn[21][24] <= demux1_2:dmLevel4[10].level4.port1
dataIn[21][25] <= demux1_2:dmLevel4[10].level4.port1
dataIn[21][26] <= demux1_2:dmLevel4[10].level4.port1
dataIn[21][27] <= demux1_2:dmLevel4[10].level4.port1
dataIn[21][28] <= demux1_2:dmLevel4[10].level4.port1
dataIn[21][29] <= demux1_2:dmLevel4[10].level4.port1
dataIn[21][30] <= demux1_2:dmLevel4[10].level4.port1
dataIn[21][31] <= demux1_2:dmLevel4[10].level4.port1
dataIn[22][0] <= demux1_2:dmLevel4[11].level4.port0
dataIn[22][1] <= demux1_2:dmLevel4[11].level4.port0
dataIn[22][2] <= demux1_2:dmLevel4[11].level4.port0
dataIn[22][3] <= demux1_2:dmLevel4[11].level4.port0
dataIn[22][4] <= demux1_2:dmLevel4[11].level4.port0
dataIn[22][5] <= demux1_2:dmLevel4[11].level4.port0
dataIn[22][6] <= demux1_2:dmLevel4[11].level4.port0
dataIn[22][7] <= demux1_2:dmLevel4[11].level4.port0
dataIn[22][8] <= demux1_2:dmLevel4[11].level4.port0
dataIn[22][9] <= demux1_2:dmLevel4[11].level4.port0
dataIn[22][10] <= demux1_2:dmLevel4[11].level4.port0
dataIn[22][11] <= demux1_2:dmLevel4[11].level4.port0
dataIn[22][12] <= demux1_2:dmLevel4[11].level4.port0
dataIn[22][13] <= demux1_2:dmLevel4[11].level4.port0
dataIn[22][14] <= demux1_2:dmLevel4[11].level4.port0
dataIn[22][15] <= demux1_2:dmLevel4[11].level4.port0
dataIn[22][16] <= demux1_2:dmLevel4[11].level4.port0
dataIn[22][17] <= demux1_2:dmLevel4[11].level4.port0
dataIn[22][18] <= demux1_2:dmLevel4[11].level4.port0
dataIn[22][19] <= demux1_2:dmLevel4[11].level4.port0
dataIn[22][20] <= demux1_2:dmLevel4[11].level4.port0
dataIn[22][21] <= demux1_2:dmLevel4[11].level4.port0
dataIn[22][22] <= demux1_2:dmLevel4[11].level4.port0
dataIn[22][23] <= demux1_2:dmLevel4[11].level4.port0
dataIn[22][24] <= demux1_2:dmLevel4[11].level4.port0
dataIn[22][25] <= demux1_2:dmLevel4[11].level4.port0
dataIn[22][26] <= demux1_2:dmLevel4[11].level4.port0
dataIn[22][27] <= demux1_2:dmLevel4[11].level4.port0
dataIn[22][28] <= demux1_2:dmLevel4[11].level4.port0
dataIn[22][29] <= demux1_2:dmLevel4[11].level4.port0
dataIn[22][30] <= demux1_2:dmLevel4[11].level4.port0
dataIn[22][31] <= demux1_2:dmLevel4[11].level4.port0
dataIn[23][0] <= demux1_2:dmLevel4[11].level4.port1
dataIn[23][1] <= demux1_2:dmLevel4[11].level4.port1
dataIn[23][2] <= demux1_2:dmLevel4[11].level4.port1
dataIn[23][3] <= demux1_2:dmLevel4[11].level4.port1
dataIn[23][4] <= demux1_2:dmLevel4[11].level4.port1
dataIn[23][5] <= demux1_2:dmLevel4[11].level4.port1
dataIn[23][6] <= demux1_2:dmLevel4[11].level4.port1
dataIn[23][7] <= demux1_2:dmLevel4[11].level4.port1
dataIn[23][8] <= demux1_2:dmLevel4[11].level4.port1
dataIn[23][9] <= demux1_2:dmLevel4[11].level4.port1
dataIn[23][10] <= demux1_2:dmLevel4[11].level4.port1
dataIn[23][11] <= demux1_2:dmLevel4[11].level4.port1
dataIn[23][12] <= demux1_2:dmLevel4[11].level4.port1
dataIn[23][13] <= demux1_2:dmLevel4[11].level4.port1
dataIn[23][14] <= demux1_2:dmLevel4[11].level4.port1
dataIn[23][15] <= demux1_2:dmLevel4[11].level4.port1
dataIn[23][16] <= demux1_2:dmLevel4[11].level4.port1
dataIn[23][17] <= demux1_2:dmLevel4[11].level4.port1
dataIn[23][18] <= demux1_2:dmLevel4[11].level4.port1
dataIn[23][19] <= demux1_2:dmLevel4[11].level4.port1
dataIn[23][20] <= demux1_2:dmLevel4[11].level4.port1
dataIn[23][21] <= demux1_2:dmLevel4[11].level4.port1
dataIn[23][22] <= demux1_2:dmLevel4[11].level4.port1
dataIn[23][23] <= demux1_2:dmLevel4[11].level4.port1
dataIn[23][24] <= demux1_2:dmLevel4[11].level4.port1
dataIn[23][25] <= demux1_2:dmLevel4[11].level4.port1
dataIn[23][26] <= demux1_2:dmLevel4[11].level4.port1
dataIn[23][27] <= demux1_2:dmLevel4[11].level4.port1
dataIn[23][28] <= demux1_2:dmLevel4[11].level4.port1
dataIn[23][29] <= demux1_2:dmLevel4[11].level4.port1
dataIn[23][30] <= demux1_2:dmLevel4[11].level4.port1
dataIn[23][31] <= demux1_2:dmLevel4[11].level4.port1
dataIn[24][0] <= demux1_2:dmLevel4[12].level4.port0
dataIn[24][1] <= demux1_2:dmLevel4[12].level4.port0
dataIn[24][2] <= demux1_2:dmLevel4[12].level4.port0
dataIn[24][3] <= demux1_2:dmLevel4[12].level4.port0
dataIn[24][4] <= demux1_2:dmLevel4[12].level4.port0
dataIn[24][5] <= demux1_2:dmLevel4[12].level4.port0
dataIn[24][6] <= demux1_2:dmLevel4[12].level4.port0
dataIn[24][7] <= demux1_2:dmLevel4[12].level4.port0
dataIn[24][8] <= demux1_2:dmLevel4[12].level4.port0
dataIn[24][9] <= demux1_2:dmLevel4[12].level4.port0
dataIn[24][10] <= demux1_2:dmLevel4[12].level4.port0
dataIn[24][11] <= demux1_2:dmLevel4[12].level4.port0
dataIn[24][12] <= demux1_2:dmLevel4[12].level4.port0
dataIn[24][13] <= demux1_2:dmLevel4[12].level4.port0
dataIn[24][14] <= demux1_2:dmLevel4[12].level4.port0
dataIn[24][15] <= demux1_2:dmLevel4[12].level4.port0
dataIn[24][16] <= demux1_2:dmLevel4[12].level4.port0
dataIn[24][17] <= demux1_2:dmLevel4[12].level4.port0
dataIn[24][18] <= demux1_2:dmLevel4[12].level4.port0
dataIn[24][19] <= demux1_2:dmLevel4[12].level4.port0
dataIn[24][20] <= demux1_2:dmLevel4[12].level4.port0
dataIn[24][21] <= demux1_2:dmLevel4[12].level4.port0
dataIn[24][22] <= demux1_2:dmLevel4[12].level4.port0
dataIn[24][23] <= demux1_2:dmLevel4[12].level4.port0
dataIn[24][24] <= demux1_2:dmLevel4[12].level4.port0
dataIn[24][25] <= demux1_2:dmLevel4[12].level4.port0
dataIn[24][26] <= demux1_2:dmLevel4[12].level4.port0
dataIn[24][27] <= demux1_2:dmLevel4[12].level4.port0
dataIn[24][28] <= demux1_2:dmLevel4[12].level4.port0
dataIn[24][29] <= demux1_2:dmLevel4[12].level4.port0
dataIn[24][30] <= demux1_2:dmLevel4[12].level4.port0
dataIn[24][31] <= demux1_2:dmLevel4[12].level4.port0
dataIn[25][0] <= demux1_2:dmLevel4[12].level4.port1
dataIn[25][1] <= demux1_2:dmLevel4[12].level4.port1
dataIn[25][2] <= demux1_2:dmLevel4[12].level4.port1
dataIn[25][3] <= demux1_2:dmLevel4[12].level4.port1
dataIn[25][4] <= demux1_2:dmLevel4[12].level4.port1
dataIn[25][5] <= demux1_2:dmLevel4[12].level4.port1
dataIn[25][6] <= demux1_2:dmLevel4[12].level4.port1
dataIn[25][7] <= demux1_2:dmLevel4[12].level4.port1
dataIn[25][8] <= demux1_2:dmLevel4[12].level4.port1
dataIn[25][9] <= demux1_2:dmLevel4[12].level4.port1
dataIn[25][10] <= demux1_2:dmLevel4[12].level4.port1
dataIn[25][11] <= demux1_2:dmLevel4[12].level4.port1
dataIn[25][12] <= demux1_2:dmLevel4[12].level4.port1
dataIn[25][13] <= demux1_2:dmLevel4[12].level4.port1
dataIn[25][14] <= demux1_2:dmLevel4[12].level4.port1
dataIn[25][15] <= demux1_2:dmLevel4[12].level4.port1
dataIn[25][16] <= demux1_2:dmLevel4[12].level4.port1
dataIn[25][17] <= demux1_2:dmLevel4[12].level4.port1
dataIn[25][18] <= demux1_2:dmLevel4[12].level4.port1
dataIn[25][19] <= demux1_2:dmLevel4[12].level4.port1
dataIn[25][20] <= demux1_2:dmLevel4[12].level4.port1
dataIn[25][21] <= demux1_2:dmLevel4[12].level4.port1
dataIn[25][22] <= demux1_2:dmLevel4[12].level4.port1
dataIn[25][23] <= demux1_2:dmLevel4[12].level4.port1
dataIn[25][24] <= demux1_2:dmLevel4[12].level4.port1
dataIn[25][25] <= demux1_2:dmLevel4[12].level4.port1
dataIn[25][26] <= demux1_2:dmLevel4[12].level4.port1
dataIn[25][27] <= demux1_2:dmLevel4[12].level4.port1
dataIn[25][28] <= demux1_2:dmLevel4[12].level4.port1
dataIn[25][29] <= demux1_2:dmLevel4[12].level4.port1
dataIn[25][30] <= demux1_2:dmLevel4[12].level4.port1
dataIn[25][31] <= demux1_2:dmLevel4[12].level4.port1
dataIn[26][0] <= demux1_2:dmLevel4[13].level4.port0
dataIn[26][1] <= demux1_2:dmLevel4[13].level4.port0
dataIn[26][2] <= demux1_2:dmLevel4[13].level4.port0
dataIn[26][3] <= demux1_2:dmLevel4[13].level4.port0
dataIn[26][4] <= demux1_2:dmLevel4[13].level4.port0
dataIn[26][5] <= demux1_2:dmLevel4[13].level4.port0
dataIn[26][6] <= demux1_2:dmLevel4[13].level4.port0
dataIn[26][7] <= demux1_2:dmLevel4[13].level4.port0
dataIn[26][8] <= demux1_2:dmLevel4[13].level4.port0
dataIn[26][9] <= demux1_2:dmLevel4[13].level4.port0
dataIn[26][10] <= demux1_2:dmLevel4[13].level4.port0
dataIn[26][11] <= demux1_2:dmLevel4[13].level4.port0
dataIn[26][12] <= demux1_2:dmLevel4[13].level4.port0
dataIn[26][13] <= demux1_2:dmLevel4[13].level4.port0
dataIn[26][14] <= demux1_2:dmLevel4[13].level4.port0
dataIn[26][15] <= demux1_2:dmLevel4[13].level4.port0
dataIn[26][16] <= demux1_2:dmLevel4[13].level4.port0
dataIn[26][17] <= demux1_2:dmLevel4[13].level4.port0
dataIn[26][18] <= demux1_2:dmLevel4[13].level4.port0
dataIn[26][19] <= demux1_2:dmLevel4[13].level4.port0
dataIn[26][20] <= demux1_2:dmLevel4[13].level4.port0
dataIn[26][21] <= demux1_2:dmLevel4[13].level4.port0
dataIn[26][22] <= demux1_2:dmLevel4[13].level4.port0
dataIn[26][23] <= demux1_2:dmLevel4[13].level4.port0
dataIn[26][24] <= demux1_2:dmLevel4[13].level4.port0
dataIn[26][25] <= demux1_2:dmLevel4[13].level4.port0
dataIn[26][26] <= demux1_2:dmLevel4[13].level4.port0
dataIn[26][27] <= demux1_2:dmLevel4[13].level4.port0
dataIn[26][28] <= demux1_2:dmLevel4[13].level4.port0
dataIn[26][29] <= demux1_2:dmLevel4[13].level4.port0
dataIn[26][30] <= demux1_2:dmLevel4[13].level4.port0
dataIn[26][31] <= demux1_2:dmLevel4[13].level4.port0
dataIn[27][0] <= demux1_2:dmLevel4[13].level4.port1
dataIn[27][1] <= demux1_2:dmLevel4[13].level4.port1
dataIn[27][2] <= demux1_2:dmLevel4[13].level4.port1
dataIn[27][3] <= demux1_2:dmLevel4[13].level4.port1
dataIn[27][4] <= demux1_2:dmLevel4[13].level4.port1
dataIn[27][5] <= demux1_2:dmLevel4[13].level4.port1
dataIn[27][6] <= demux1_2:dmLevel4[13].level4.port1
dataIn[27][7] <= demux1_2:dmLevel4[13].level4.port1
dataIn[27][8] <= demux1_2:dmLevel4[13].level4.port1
dataIn[27][9] <= demux1_2:dmLevel4[13].level4.port1
dataIn[27][10] <= demux1_2:dmLevel4[13].level4.port1
dataIn[27][11] <= demux1_2:dmLevel4[13].level4.port1
dataIn[27][12] <= demux1_2:dmLevel4[13].level4.port1
dataIn[27][13] <= demux1_2:dmLevel4[13].level4.port1
dataIn[27][14] <= demux1_2:dmLevel4[13].level4.port1
dataIn[27][15] <= demux1_2:dmLevel4[13].level4.port1
dataIn[27][16] <= demux1_2:dmLevel4[13].level4.port1
dataIn[27][17] <= demux1_2:dmLevel4[13].level4.port1
dataIn[27][18] <= demux1_2:dmLevel4[13].level4.port1
dataIn[27][19] <= demux1_2:dmLevel4[13].level4.port1
dataIn[27][20] <= demux1_2:dmLevel4[13].level4.port1
dataIn[27][21] <= demux1_2:dmLevel4[13].level4.port1
dataIn[27][22] <= demux1_2:dmLevel4[13].level4.port1
dataIn[27][23] <= demux1_2:dmLevel4[13].level4.port1
dataIn[27][24] <= demux1_2:dmLevel4[13].level4.port1
dataIn[27][25] <= demux1_2:dmLevel4[13].level4.port1
dataIn[27][26] <= demux1_2:dmLevel4[13].level4.port1
dataIn[27][27] <= demux1_2:dmLevel4[13].level4.port1
dataIn[27][28] <= demux1_2:dmLevel4[13].level4.port1
dataIn[27][29] <= demux1_2:dmLevel4[13].level4.port1
dataIn[27][30] <= demux1_2:dmLevel4[13].level4.port1
dataIn[27][31] <= demux1_2:dmLevel4[13].level4.port1
dataIn[28][0] <= demux1_2:dmLevel4[14].level4.port0
dataIn[28][1] <= demux1_2:dmLevel4[14].level4.port0
dataIn[28][2] <= demux1_2:dmLevel4[14].level4.port0
dataIn[28][3] <= demux1_2:dmLevel4[14].level4.port0
dataIn[28][4] <= demux1_2:dmLevel4[14].level4.port0
dataIn[28][5] <= demux1_2:dmLevel4[14].level4.port0
dataIn[28][6] <= demux1_2:dmLevel4[14].level4.port0
dataIn[28][7] <= demux1_2:dmLevel4[14].level4.port0
dataIn[28][8] <= demux1_2:dmLevel4[14].level4.port0
dataIn[28][9] <= demux1_2:dmLevel4[14].level4.port0
dataIn[28][10] <= demux1_2:dmLevel4[14].level4.port0
dataIn[28][11] <= demux1_2:dmLevel4[14].level4.port0
dataIn[28][12] <= demux1_2:dmLevel4[14].level4.port0
dataIn[28][13] <= demux1_2:dmLevel4[14].level4.port0
dataIn[28][14] <= demux1_2:dmLevel4[14].level4.port0
dataIn[28][15] <= demux1_2:dmLevel4[14].level4.port0
dataIn[28][16] <= demux1_2:dmLevel4[14].level4.port0
dataIn[28][17] <= demux1_2:dmLevel4[14].level4.port0
dataIn[28][18] <= demux1_2:dmLevel4[14].level4.port0
dataIn[28][19] <= demux1_2:dmLevel4[14].level4.port0
dataIn[28][20] <= demux1_2:dmLevel4[14].level4.port0
dataIn[28][21] <= demux1_2:dmLevel4[14].level4.port0
dataIn[28][22] <= demux1_2:dmLevel4[14].level4.port0
dataIn[28][23] <= demux1_2:dmLevel4[14].level4.port0
dataIn[28][24] <= demux1_2:dmLevel4[14].level4.port0
dataIn[28][25] <= demux1_2:dmLevel4[14].level4.port0
dataIn[28][26] <= demux1_2:dmLevel4[14].level4.port0
dataIn[28][27] <= demux1_2:dmLevel4[14].level4.port0
dataIn[28][28] <= demux1_2:dmLevel4[14].level4.port0
dataIn[28][29] <= demux1_2:dmLevel4[14].level4.port0
dataIn[28][30] <= demux1_2:dmLevel4[14].level4.port0
dataIn[28][31] <= demux1_2:dmLevel4[14].level4.port0
dataIn[29][0] <= demux1_2:dmLevel4[14].level4.port1
dataIn[29][1] <= demux1_2:dmLevel4[14].level4.port1
dataIn[29][2] <= demux1_2:dmLevel4[14].level4.port1
dataIn[29][3] <= demux1_2:dmLevel4[14].level4.port1
dataIn[29][4] <= demux1_2:dmLevel4[14].level4.port1
dataIn[29][5] <= demux1_2:dmLevel4[14].level4.port1
dataIn[29][6] <= demux1_2:dmLevel4[14].level4.port1
dataIn[29][7] <= demux1_2:dmLevel4[14].level4.port1
dataIn[29][8] <= demux1_2:dmLevel4[14].level4.port1
dataIn[29][9] <= demux1_2:dmLevel4[14].level4.port1
dataIn[29][10] <= demux1_2:dmLevel4[14].level4.port1
dataIn[29][11] <= demux1_2:dmLevel4[14].level4.port1
dataIn[29][12] <= demux1_2:dmLevel4[14].level4.port1
dataIn[29][13] <= demux1_2:dmLevel4[14].level4.port1
dataIn[29][14] <= demux1_2:dmLevel4[14].level4.port1
dataIn[29][15] <= demux1_2:dmLevel4[14].level4.port1
dataIn[29][16] <= demux1_2:dmLevel4[14].level4.port1
dataIn[29][17] <= demux1_2:dmLevel4[14].level4.port1
dataIn[29][18] <= demux1_2:dmLevel4[14].level4.port1
dataIn[29][19] <= demux1_2:dmLevel4[14].level4.port1
dataIn[29][20] <= demux1_2:dmLevel4[14].level4.port1
dataIn[29][21] <= demux1_2:dmLevel4[14].level4.port1
dataIn[29][22] <= demux1_2:dmLevel4[14].level4.port1
dataIn[29][23] <= demux1_2:dmLevel4[14].level4.port1
dataIn[29][24] <= demux1_2:dmLevel4[14].level4.port1
dataIn[29][25] <= demux1_2:dmLevel4[14].level4.port1
dataIn[29][26] <= demux1_2:dmLevel4[14].level4.port1
dataIn[29][27] <= demux1_2:dmLevel4[14].level4.port1
dataIn[29][28] <= demux1_2:dmLevel4[14].level4.port1
dataIn[29][29] <= demux1_2:dmLevel4[14].level4.port1
dataIn[29][30] <= demux1_2:dmLevel4[14].level4.port1
dataIn[29][31] <= demux1_2:dmLevel4[14].level4.port1
dataIn[30][0] <= demux1_2:dmLevel4[15].level4.port0
dataIn[30][1] <= demux1_2:dmLevel4[15].level4.port0
dataIn[30][2] <= demux1_2:dmLevel4[15].level4.port0
dataIn[30][3] <= demux1_2:dmLevel4[15].level4.port0
dataIn[30][4] <= demux1_2:dmLevel4[15].level4.port0
dataIn[30][5] <= demux1_2:dmLevel4[15].level4.port0
dataIn[30][6] <= demux1_2:dmLevel4[15].level4.port0
dataIn[30][7] <= demux1_2:dmLevel4[15].level4.port0
dataIn[30][8] <= demux1_2:dmLevel4[15].level4.port0
dataIn[30][9] <= demux1_2:dmLevel4[15].level4.port0
dataIn[30][10] <= demux1_2:dmLevel4[15].level4.port0
dataIn[30][11] <= demux1_2:dmLevel4[15].level4.port0
dataIn[30][12] <= demux1_2:dmLevel4[15].level4.port0
dataIn[30][13] <= demux1_2:dmLevel4[15].level4.port0
dataIn[30][14] <= demux1_2:dmLevel4[15].level4.port0
dataIn[30][15] <= demux1_2:dmLevel4[15].level4.port0
dataIn[30][16] <= demux1_2:dmLevel4[15].level4.port0
dataIn[30][17] <= demux1_2:dmLevel4[15].level4.port0
dataIn[30][18] <= demux1_2:dmLevel4[15].level4.port0
dataIn[30][19] <= demux1_2:dmLevel4[15].level4.port0
dataIn[30][20] <= demux1_2:dmLevel4[15].level4.port0
dataIn[30][21] <= demux1_2:dmLevel4[15].level4.port0
dataIn[30][22] <= demux1_2:dmLevel4[15].level4.port0
dataIn[30][23] <= demux1_2:dmLevel4[15].level4.port0
dataIn[30][24] <= demux1_2:dmLevel4[15].level4.port0
dataIn[30][25] <= demux1_2:dmLevel4[15].level4.port0
dataIn[30][26] <= demux1_2:dmLevel4[15].level4.port0
dataIn[30][27] <= demux1_2:dmLevel4[15].level4.port0
dataIn[30][28] <= demux1_2:dmLevel4[15].level4.port0
dataIn[30][29] <= demux1_2:dmLevel4[15].level4.port0
dataIn[30][30] <= demux1_2:dmLevel4[15].level4.port0
dataIn[30][31] <= demux1_2:dmLevel4[15].level4.port0
dataIn[31][0] <= demux1_2:dmLevel4[15].level4.port1
dataIn[31][1] <= demux1_2:dmLevel4[15].level4.port1
dataIn[31][2] <= demux1_2:dmLevel4[15].level4.port1
dataIn[31][3] <= demux1_2:dmLevel4[15].level4.port1
dataIn[31][4] <= demux1_2:dmLevel4[15].level4.port1
dataIn[31][5] <= demux1_2:dmLevel4[15].level4.port1
dataIn[31][6] <= demux1_2:dmLevel4[15].level4.port1
dataIn[31][7] <= demux1_2:dmLevel4[15].level4.port1
dataIn[31][8] <= demux1_2:dmLevel4[15].level4.port1
dataIn[31][9] <= demux1_2:dmLevel4[15].level4.port1
dataIn[31][10] <= demux1_2:dmLevel4[15].level4.port1
dataIn[31][11] <= demux1_2:dmLevel4[15].level4.port1
dataIn[31][12] <= demux1_2:dmLevel4[15].level4.port1
dataIn[31][13] <= demux1_2:dmLevel4[15].level4.port1
dataIn[31][14] <= demux1_2:dmLevel4[15].level4.port1
dataIn[31][15] <= demux1_2:dmLevel4[15].level4.port1
dataIn[31][16] <= demux1_2:dmLevel4[15].level4.port1
dataIn[31][17] <= demux1_2:dmLevel4[15].level4.port1
dataIn[31][18] <= demux1_2:dmLevel4[15].level4.port1
dataIn[31][19] <= demux1_2:dmLevel4[15].level4.port1
dataIn[31][20] <= demux1_2:dmLevel4[15].level4.port1
dataIn[31][21] <= demux1_2:dmLevel4[15].level4.port1
dataIn[31][22] <= demux1_2:dmLevel4[15].level4.port1
dataIn[31][23] <= demux1_2:dmLevel4[15].level4.port1
dataIn[31][24] <= demux1_2:dmLevel4[15].level4.port1
dataIn[31][25] <= demux1_2:dmLevel4[15].level4.port1
dataIn[31][26] <= demux1_2:dmLevel4[15].level4.port1
dataIn[31][27] <= demux1_2:dmLevel4[15].level4.port1
dataIn[31][28] <= demux1_2:dmLevel4[15].level4.port1
dataIn[31][29] <= demux1_2:dmLevel4[15].level4.port1
dataIn[31][30] <= demux1_2:dmLevel4[15].level4.port1
dataIn[31][31] <= demux1_2:dmLevel4[15].level4.port1
sel[0] => sel[0].IN16
sel[1] => sel[1].IN8
sel[2] => sel[2].IN4
sel[3] => sel[3].IN2
sel[4] => sel[4].IN1
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
in[6] => in[6].IN1
in[7] => in[7].IN1
in[8] => in[8].IN1
in[9] => in[9].IN1
in[10] => in[10].IN1
in[11] => in[11].IN1
in[12] => in[12].IN1
in[13] => in[13].IN1
in[14] => in[14].IN1
in[15] => in[15].IN1
in[16] => in[16].IN1
in[17] => in[17].IN1
in[18] => in[18].IN1
in[19] => in[19].IN1
in[20] => in[20].IN1
in[21] => in[21].IN1
in[22] => in[22].IN1
in[23] => in[23].IN1
in[24] => in[24].IN1
in[25] => in[25].IN1
in[26] => in[26].IN1
in[27] => in[27].IN1
in[28] => in[28].IN1
in[29] => in[29].IN1
in[30] => in[30].IN1
in[31] => in[31].IN1


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|demux1_32:wdm|demux1_2:d0_0
a[0] <= demux12[0].a1.DB_MAX_OUTPUT_PORT_TYPE
a[1] <= demux12[1].a1.DB_MAX_OUTPUT_PORT_TYPE
a[2] <= demux12[2].a1.DB_MAX_OUTPUT_PORT_TYPE
a[3] <= demux12[3].a1.DB_MAX_OUTPUT_PORT_TYPE
a[4] <= demux12[4].a1.DB_MAX_OUTPUT_PORT_TYPE
a[5] <= demux12[5].a1.DB_MAX_OUTPUT_PORT_TYPE
a[6] <= demux12[6].a1.DB_MAX_OUTPUT_PORT_TYPE
a[7] <= demux12[7].a1.DB_MAX_OUTPUT_PORT_TYPE
a[8] <= demux12[8].a1.DB_MAX_OUTPUT_PORT_TYPE
a[9] <= demux12[9].a1.DB_MAX_OUTPUT_PORT_TYPE
a[10] <= demux12[10].a1.DB_MAX_OUTPUT_PORT_TYPE
a[11] <= demux12[11].a1.DB_MAX_OUTPUT_PORT_TYPE
a[12] <= demux12[12].a1.DB_MAX_OUTPUT_PORT_TYPE
a[13] <= demux12[13].a1.DB_MAX_OUTPUT_PORT_TYPE
a[14] <= demux12[14].a1.DB_MAX_OUTPUT_PORT_TYPE
a[15] <= demux12[15].a1.DB_MAX_OUTPUT_PORT_TYPE
a[16] <= demux12[16].a1.DB_MAX_OUTPUT_PORT_TYPE
a[17] <= demux12[17].a1.DB_MAX_OUTPUT_PORT_TYPE
a[18] <= demux12[18].a1.DB_MAX_OUTPUT_PORT_TYPE
a[19] <= demux12[19].a1.DB_MAX_OUTPUT_PORT_TYPE
a[20] <= demux12[20].a1.DB_MAX_OUTPUT_PORT_TYPE
a[21] <= demux12[21].a1.DB_MAX_OUTPUT_PORT_TYPE
a[22] <= demux12[22].a1.DB_MAX_OUTPUT_PORT_TYPE
a[23] <= demux12[23].a1.DB_MAX_OUTPUT_PORT_TYPE
a[24] <= demux12[24].a1.DB_MAX_OUTPUT_PORT_TYPE
a[25] <= demux12[25].a1.DB_MAX_OUTPUT_PORT_TYPE
a[26] <= demux12[26].a1.DB_MAX_OUTPUT_PORT_TYPE
a[27] <= demux12[27].a1.DB_MAX_OUTPUT_PORT_TYPE
a[28] <= demux12[28].a1.DB_MAX_OUTPUT_PORT_TYPE
a[29] <= demux12[29].a1.DB_MAX_OUTPUT_PORT_TYPE
a[30] <= demux12[30].a1.DB_MAX_OUTPUT_PORT_TYPE
a[31] <= demux12[31].a1.DB_MAX_OUTPUT_PORT_TYPE
b[0] <= demux12[0].a2.DB_MAX_OUTPUT_PORT_TYPE
b[1] <= demux12[1].a2.DB_MAX_OUTPUT_PORT_TYPE
b[2] <= demux12[2].a2.DB_MAX_OUTPUT_PORT_TYPE
b[3] <= demux12[3].a2.DB_MAX_OUTPUT_PORT_TYPE
b[4] <= demux12[4].a2.DB_MAX_OUTPUT_PORT_TYPE
b[5] <= demux12[5].a2.DB_MAX_OUTPUT_PORT_TYPE
b[6] <= demux12[6].a2.DB_MAX_OUTPUT_PORT_TYPE
b[7] <= demux12[7].a2.DB_MAX_OUTPUT_PORT_TYPE
b[8] <= demux12[8].a2.DB_MAX_OUTPUT_PORT_TYPE
b[9] <= demux12[9].a2.DB_MAX_OUTPUT_PORT_TYPE
b[10] <= demux12[10].a2.DB_MAX_OUTPUT_PORT_TYPE
b[11] <= demux12[11].a2.DB_MAX_OUTPUT_PORT_TYPE
b[12] <= demux12[12].a2.DB_MAX_OUTPUT_PORT_TYPE
b[13] <= demux12[13].a2.DB_MAX_OUTPUT_PORT_TYPE
b[14] <= demux12[14].a2.DB_MAX_OUTPUT_PORT_TYPE
b[15] <= demux12[15].a2.DB_MAX_OUTPUT_PORT_TYPE
b[16] <= demux12[16].a2.DB_MAX_OUTPUT_PORT_TYPE
b[17] <= demux12[17].a2.DB_MAX_OUTPUT_PORT_TYPE
b[18] <= demux12[18].a2.DB_MAX_OUTPUT_PORT_TYPE
b[19] <= demux12[19].a2.DB_MAX_OUTPUT_PORT_TYPE
b[20] <= demux12[20].a2.DB_MAX_OUTPUT_PORT_TYPE
b[21] <= demux12[21].a2.DB_MAX_OUTPUT_PORT_TYPE
b[22] <= demux12[22].a2.DB_MAX_OUTPUT_PORT_TYPE
b[23] <= demux12[23].a2.DB_MAX_OUTPUT_PORT_TYPE
b[24] <= demux12[24].a2.DB_MAX_OUTPUT_PORT_TYPE
b[25] <= demux12[25].a2.DB_MAX_OUTPUT_PORT_TYPE
b[26] <= demux12[26].a2.DB_MAX_OUTPUT_PORT_TYPE
b[27] <= demux12[27].a2.DB_MAX_OUTPUT_PORT_TYPE
b[28] <= demux12[28].a2.DB_MAX_OUTPUT_PORT_TYPE
b[29] <= demux12[29].a2.DB_MAX_OUTPUT_PORT_TYPE
b[30] <= demux12[30].a2.DB_MAX_OUTPUT_PORT_TYPE
b[31] <= demux12[31].a2.DB_MAX_OUTPUT_PORT_TYPE
in[0] => demux12[0].a1.IN0
in[0] => demux12[0].a2.IN1
in[1] => demux12[1].a1.IN0
in[1] => demux12[1].a2.IN1
in[2] => demux12[2].a1.IN0
in[2] => demux12[2].a2.IN1
in[3] => demux12[3].a1.IN0
in[3] => demux12[3].a2.IN1
in[4] => demux12[4].a1.IN0
in[4] => demux12[4].a2.IN1
in[5] => demux12[5].a1.IN0
in[5] => demux12[5].a2.IN1
in[6] => demux12[6].a1.IN0
in[6] => demux12[6].a2.IN1
in[7] => demux12[7].a1.IN0
in[7] => demux12[7].a2.IN1
in[8] => demux12[8].a1.IN0
in[8] => demux12[8].a2.IN1
in[9] => demux12[9].a1.IN0
in[9] => demux12[9].a2.IN1
in[10] => demux12[10].a1.IN0
in[10] => demux12[10].a2.IN1
in[11] => demux12[11].a1.IN0
in[11] => demux12[11].a2.IN1
in[12] => demux12[12].a1.IN0
in[12] => demux12[12].a2.IN1
in[13] => demux12[13].a1.IN0
in[13] => demux12[13].a2.IN1
in[14] => demux12[14].a1.IN0
in[14] => demux12[14].a2.IN1
in[15] => demux12[15].a1.IN0
in[15] => demux12[15].a2.IN1
in[16] => demux12[16].a1.IN0
in[16] => demux12[16].a2.IN1
in[17] => demux12[17].a1.IN0
in[17] => demux12[17].a2.IN1
in[18] => demux12[18].a1.IN0
in[18] => demux12[18].a2.IN1
in[19] => demux12[19].a1.IN0
in[19] => demux12[19].a2.IN1
in[20] => demux12[20].a1.IN0
in[20] => demux12[20].a2.IN1
in[21] => demux12[21].a1.IN0
in[21] => demux12[21].a2.IN1
in[22] => demux12[22].a1.IN0
in[22] => demux12[22].a2.IN1
in[23] => demux12[23].a1.IN0
in[23] => demux12[23].a2.IN1
in[24] => demux12[24].a1.IN0
in[24] => demux12[24].a2.IN1
in[25] => demux12[25].a1.IN0
in[25] => demux12[25].a2.IN1
in[26] => demux12[26].a1.IN0
in[26] => demux12[26].a2.IN1
in[27] => demux12[27].a1.IN0
in[27] => demux12[27].a2.IN1
in[28] => demux12[28].a1.IN0
in[28] => demux12[28].a2.IN1
in[29] => demux12[29].a1.IN0
in[29] => demux12[29].a2.IN1
in[30] => demux12[30].a1.IN0
in[30] => demux12[30].a2.IN1
in[31] => demux12[31].a1.IN0
in[31] => demux12[31].a2.IN1
sel => l2.DATAIN
sel => demux12[0].a1.IN1
sel => demux12[1].a1.IN1
sel => demux12[2].a1.IN1
sel => demux12[3].a1.IN1
sel => demux12[4].a1.IN1
sel => demux12[5].a1.IN1
sel => demux12[6].a1.IN1
sel => demux12[7].a1.IN1
sel => demux12[8].a1.IN1
sel => demux12[9].a1.IN1
sel => demux12[10].a1.IN1
sel => demux12[11].a1.IN1
sel => demux12[12].a1.IN1
sel => demux12[13].a1.IN1
sel => demux12[14].a1.IN1
sel => demux12[15].a1.IN1
sel => demux12[16].a1.IN1
sel => demux12[17].a1.IN1
sel => demux12[18].a1.IN1
sel => demux12[19].a1.IN1
sel => demux12[20].a1.IN1
sel => demux12[21].a1.IN1
sel => demux12[22].a1.IN1
sel => demux12[23].a1.IN1
sel => demux12[24].a1.IN1
sel => demux12[25].a1.IN1
sel => demux12[26].a1.IN1
sel => demux12[27].a1.IN1
sel => demux12[28].a1.IN1
sel => demux12[29].a1.IN1
sel => demux12[30].a1.IN1
sel => demux12[31].a1.IN1


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|demux1_32:wdm|demux1_2:d1_0
a[0] <= demux12[0].a1.DB_MAX_OUTPUT_PORT_TYPE
a[1] <= demux12[1].a1.DB_MAX_OUTPUT_PORT_TYPE
a[2] <= demux12[2].a1.DB_MAX_OUTPUT_PORT_TYPE
a[3] <= demux12[3].a1.DB_MAX_OUTPUT_PORT_TYPE
a[4] <= demux12[4].a1.DB_MAX_OUTPUT_PORT_TYPE
a[5] <= demux12[5].a1.DB_MAX_OUTPUT_PORT_TYPE
a[6] <= demux12[6].a1.DB_MAX_OUTPUT_PORT_TYPE
a[7] <= demux12[7].a1.DB_MAX_OUTPUT_PORT_TYPE
a[8] <= demux12[8].a1.DB_MAX_OUTPUT_PORT_TYPE
a[9] <= demux12[9].a1.DB_MAX_OUTPUT_PORT_TYPE
a[10] <= demux12[10].a1.DB_MAX_OUTPUT_PORT_TYPE
a[11] <= demux12[11].a1.DB_MAX_OUTPUT_PORT_TYPE
a[12] <= demux12[12].a1.DB_MAX_OUTPUT_PORT_TYPE
a[13] <= demux12[13].a1.DB_MAX_OUTPUT_PORT_TYPE
a[14] <= demux12[14].a1.DB_MAX_OUTPUT_PORT_TYPE
a[15] <= demux12[15].a1.DB_MAX_OUTPUT_PORT_TYPE
a[16] <= demux12[16].a1.DB_MAX_OUTPUT_PORT_TYPE
a[17] <= demux12[17].a1.DB_MAX_OUTPUT_PORT_TYPE
a[18] <= demux12[18].a1.DB_MAX_OUTPUT_PORT_TYPE
a[19] <= demux12[19].a1.DB_MAX_OUTPUT_PORT_TYPE
a[20] <= demux12[20].a1.DB_MAX_OUTPUT_PORT_TYPE
a[21] <= demux12[21].a1.DB_MAX_OUTPUT_PORT_TYPE
a[22] <= demux12[22].a1.DB_MAX_OUTPUT_PORT_TYPE
a[23] <= demux12[23].a1.DB_MAX_OUTPUT_PORT_TYPE
a[24] <= demux12[24].a1.DB_MAX_OUTPUT_PORT_TYPE
a[25] <= demux12[25].a1.DB_MAX_OUTPUT_PORT_TYPE
a[26] <= demux12[26].a1.DB_MAX_OUTPUT_PORT_TYPE
a[27] <= demux12[27].a1.DB_MAX_OUTPUT_PORT_TYPE
a[28] <= demux12[28].a1.DB_MAX_OUTPUT_PORT_TYPE
a[29] <= demux12[29].a1.DB_MAX_OUTPUT_PORT_TYPE
a[30] <= demux12[30].a1.DB_MAX_OUTPUT_PORT_TYPE
a[31] <= demux12[31].a1.DB_MAX_OUTPUT_PORT_TYPE
b[0] <= demux12[0].a2.DB_MAX_OUTPUT_PORT_TYPE
b[1] <= demux12[1].a2.DB_MAX_OUTPUT_PORT_TYPE
b[2] <= demux12[2].a2.DB_MAX_OUTPUT_PORT_TYPE
b[3] <= demux12[3].a2.DB_MAX_OUTPUT_PORT_TYPE
b[4] <= demux12[4].a2.DB_MAX_OUTPUT_PORT_TYPE
b[5] <= demux12[5].a2.DB_MAX_OUTPUT_PORT_TYPE
b[6] <= demux12[6].a2.DB_MAX_OUTPUT_PORT_TYPE
b[7] <= demux12[7].a2.DB_MAX_OUTPUT_PORT_TYPE
b[8] <= demux12[8].a2.DB_MAX_OUTPUT_PORT_TYPE
b[9] <= demux12[9].a2.DB_MAX_OUTPUT_PORT_TYPE
b[10] <= demux12[10].a2.DB_MAX_OUTPUT_PORT_TYPE
b[11] <= demux12[11].a2.DB_MAX_OUTPUT_PORT_TYPE
b[12] <= demux12[12].a2.DB_MAX_OUTPUT_PORT_TYPE
b[13] <= demux12[13].a2.DB_MAX_OUTPUT_PORT_TYPE
b[14] <= demux12[14].a2.DB_MAX_OUTPUT_PORT_TYPE
b[15] <= demux12[15].a2.DB_MAX_OUTPUT_PORT_TYPE
b[16] <= demux12[16].a2.DB_MAX_OUTPUT_PORT_TYPE
b[17] <= demux12[17].a2.DB_MAX_OUTPUT_PORT_TYPE
b[18] <= demux12[18].a2.DB_MAX_OUTPUT_PORT_TYPE
b[19] <= demux12[19].a2.DB_MAX_OUTPUT_PORT_TYPE
b[20] <= demux12[20].a2.DB_MAX_OUTPUT_PORT_TYPE
b[21] <= demux12[21].a2.DB_MAX_OUTPUT_PORT_TYPE
b[22] <= demux12[22].a2.DB_MAX_OUTPUT_PORT_TYPE
b[23] <= demux12[23].a2.DB_MAX_OUTPUT_PORT_TYPE
b[24] <= demux12[24].a2.DB_MAX_OUTPUT_PORT_TYPE
b[25] <= demux12[25].a2.DB_MAX_OUTPUT_PORT_TYPE
b[26] <= demux12[26].a2.DB_MAX_OUTPUT_PORT_TYPE
b[27] <= demux12[27].a2.DB_MAX_OUTPUT_PORT_TYPE
b[28] <= demux12[28].a2.DB_MAX_OUTPUT_PORT_TYPE
b[29] <= demux12[29].a2.DB_MAX_OUTPUT_PORT_TYPE
b[30] <= demux12[30].a2.DB_MAX_OUTPUT_PORT_TYPE
b[31] <= demux12[31].a2.DB_MAX_OUTPUT_PORT_TYPE
in[0] => demux12[0].a1.IN0
in[0] => demux12[0].a2.IN1
in[1] => demux12[1].a1.IN0
in[1] => demux12[1].a2.IN1
in[2] => demux12[2].a1.IN0
in[2] => demux12[2].a2.IN1
in[3] => demux12[3].a1.IN0
in[3] => demux12[3].a2.IN1
in[4] => demux12[4].a1.IN0
in[4] => demux12[4].a2.IN1
in[5] => demux12[5].a1.IN0
in[5] => demux12[5].a2.IN1
in[6] => demux12[6].a1.IN0
in[6] => demux12[6].a2.IN1
in[7] => demux12[7].a1.IN0
in[7] => demux12[7].a2.IN1
in[8] => demux12[8].a1.IN0
in[8] => demux12[8].a2.IN1
in[9] => demux12[9].a1.IN0
in[9] => demux12[9].a2.IN1
in[10] => demux12[10].a1.IN0
in[10] => demux12[10].a2.IN1
in[11] => demux12[11].a1.IN0
in[11] => demux12[11].a2.IN1
in[12] => demux12[12].a1.IN0
in[12] => demux12[12].a2.IN1
in[13] => demux12[13].a1.IN0
in[13] => demux12[13].a2.IN1
in[14] => demux12[14].a1.IN0
in[14] => demux12[14].a2.IN1
in[15] => demux12[15].a1.IN0
in[15] => demux12[15].a2.IN1
in[16] => demux12[16].a1.IN0
in[16] => demux12[16].a2.IN1
in[17] => demux12[17].a1.IN0
in[17] => demux12[17].a2.IN1
in[18] => demux12[18].a1.IN0
in[18] => demux12[18].a2.IN1
in[19] => demux12[19].a1.IN0
in[19] => demux12[19].a2.IN1
in[20] => demux12[20].a1.IN0
in[20] => demux12[20].a2.IN1
in[21] => demux12[21].a1.IN0
in[21] => demux12[21].a2.IN1
in[22] => demux12[22].a1.IN0
in[22] => demux12[22].a2.IN1
in[23] => demux12[23].a1.IN0
in[23] => demux12[23].a2.IN1
in[24] => demux12[24].a1.IN0
in[24] => demux12[24].a2.IN1
in[25] => demux12[25].a1.IN0
in[25] => demux12[25].a2.IN1
in[26] => demux12[26].a1.IN0
in[26] => demux12[26].a2.IN1
in[27] => demux12[27].a1.IN0
in[27] => demux12[27].a2.IN1
in[28] => demux12[28].a1.IN0
in[28] => demux12[28].a2.IN1
in[29] => demux12[29].a1.IN0
in[29] => demux12[29].a2.IN1
in[30] => demux12[30].a1.IN0
in[30] => demux12[30].a2.IN1
in[31] => demux12[31].a1.IN0
in[31] => demux12[31].a2.IN1
sel => l2.DATAIN
sel => demux12[0].a1.IN1
sel => demux12[1].a1.IN1
sel => demux12[2].a1.IN1
sel => demux12[3].a1.IN1
sel => demux12[4].a1.IN1
sel => demux12[5].a1.IN1
sel => demux12[6].a1.IN1
sel => demux12[7].a1.IN1
sel => demux12[8].a1.IN1
sel => demux12[9].a1.IN1
sel => demux12[10].a1.IN1
sel => demux12[11].a1.IN1
sel => demux12[12].a1.IN1
sel => demux12[13].a1.IN1
sel => demux12[14].a1.IN1
sel => demux12[15].a1.IN1
sel => demux12[16].a1.IN1
sel => demux12[17].a1.IN1
sel => demux12[18].a1.IN1
sel => demux12[19].a1.IN1
sel => demux12[20].a1.IN1
sel => demux12[21].a1.IN1
sel => demux12[22].a1.IN1
sel => demux12[23].a1.IN1
sel => demux12[24].a1.IN1
sel => demux12[25].a1.IN1
sel => demux12[26].a1.IN1
sel => demux12[27].a1.IN1
sel => demux12[28].a1.IN1
sel => demux12[29].a1.IN1
sel => demux12[30].a1.IN1
sel => demux12[31].a1.IN1


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|demux1_32:wdm|demux1_2:d1_1
a[0] <= demux12[0].a1.DB_MAX_OUTPUT_PORT_TYPE
a[1] <= demux12[1].a1.DB_MAX_OUTPUT_PORT_TYPE
a[2] <= demux12[2].a1.DB_MAX_OUTPUT_PORT_TYPE
a[3] <= demux12[3].a1.DB_MAX_OUTPUT_PORT_TYPE
a[4] <= demux12[4].a1.DB_MAX_OUTPUT_PORT_TYPE
a[5] <= demux12[5].a1.DB_MAX_OUTPUT_PORT_TYPE
a[6] <= demux12[6].a1.DB_MAX_OUTPUT_PORT_TYPE
a[7] <= demux12[7].a1.DB_MAX_OUTPUT_PORT_TYPE
a[8] <= demux12[8].a1.DB_MAX_OUTPUT_PORT_TYPE
a[9] <= demux12[9].a1.DB_MAX_OUTPUT_PORT_TYPE
a[10] <= demux12[10].a1.DB_MAX_OUTPUT_PORT_TYPE
a[11] <= demux12[11].a1.DB_MAX_OUTPUT_PORT_TYPE
a[12] <= demux12[12].a1.DB_MAX_OUTPUT_PORT_TYPE
a[13] <= demux12[13].a1.DB_MAX_OUTPUT_PORT_TYPE
a[14] <= demux12[14].a1.DB_MAX_OUTPUT_PORT_TYPE
a[15] <= demux12[15].a1.DB_MAX_OUTPUT_PORT_TYPE
a[16] <= demux12[16].a1.DB_MAX_OUTPUT_PORT_TYPE
a[17] <= demux12[17].a1.DB_MAX_OUTPUT_PORT_TYPE
a[18] <= demux12[18].a1.DB_MAX_OUTPUT_PORT_TYPE
a[19] <= demux12[19].a1.DB_MAX_OUTPUT_PORT_TYPE
a[20] <= demux12[20].a1.DB_MAX_OUTPUT_PORT_TYPE
a[21] <= demux12[21].a1.DB_MAX_OUTPUT_PORT_TYPE
a[22] <= demux12[22].a1.DB_MAX_OUTPUT_PORT_TYPE
a[23] <= demux12[23].a1.DB_MAX_OUTPUT_PORT_TYPE
a[24] <= demux12[24].a1.DB_MAX_OUTPUT_PORT_TYPE
a[25] <= demux12[25].a1.DB_MAX_OUTPUT_PORT_TYPE
a[26] <= demux12[26].a1.DB_MAX_OUTPUT_PORT_TYPE
a[27] <= demux12[27].a1.DB_MAX_OUTPUT_PORT_TYPE
a[28] <= demux12[28].a1.DB_MAX_OUTPUT_PORT_TYPE
a[29] <= demux12[29].a1.DB_MAX_OUTPUT_PORT_TYPE
a[30] <= demux12[30].a1.DB_MAX_OUTPUT_PORT_TYPE
a[31] <= demux12[31].a1.DB_MAX_OUTPUT_PORT_TYPE
b[0] <= demux12[0].a2.DB_MAX_OUTPUT_PORT_TYPE
b[1] <= demux12[1].a2.DB_MAX_OUTPUT_PORT_TYPE
b[2] <= demux12[2].a2.DB_MAX_OUTPUT_PORT_TYPE
b[3] <= demux12[3].a2.DB_MAX_OUTPUT_PORT_TYPE
b[4] <= demux12[4].a2.DB_MAX_OUTPUT_PORT_TYPE
b[5] <= demux12[5].a2.DB_MAX_OUTPUT_PORT_TYPE
b[6] <= demux12[6].a2.DB_MAX_OUTPUT_PORT_TYPE
b[7] <= demux12[7].a2.DB_MAX_OUTPUT_PORT_TYPE
b[8] <= demux12[8].a2.DB_MAX_OUTPUT_PORT_TYPE
b[9] <= demux12[9].a2.DB_MAX_OUTPUT_PORT_TYPE
b[10] <= demux12[10].a2.DB_MAX_OUTPUT_PORT_TYPE
b[11] <= demux12[11].a2.DB_MAX_OUTPUT_PORT_TYPE
b[12] <= demux12[12].a2.DB_MAX_OUTPUT_PORT_TYPE
b[13] <= demux12[13].a2.DB_MAX_OUTPUT_PORT_TYPE
b[14] <= demux12[14].a2.DB_MAX_OUTPUT_PORT_TYPE
b[15] <= demux12[15].a2.DB_MAX_OUTPUT_PORT_TYPE
b[16] <= demux12[16].a2.DB_MAX_OUTPUT_PORT_TYPE
b[17] <= demux12[17].a2.DB_MAX_OUTPUT_PORT_TYPE
b[18] <= demux12[18].a2.DB_MAX_OUTPUT_PORT_TYPE
b[19] <= demux12[19].a2.DB_MAX_OUTPUT_PORT_TYPE
b[20] <= demux12[20].a2.DB_MAX_OUTPUT_PORT_TYPE
b[21] <= demux12[21].a2.DB_MAX_OUTPUT_PORT_TYPE
b[22] <= demux12[22].a2.DB_MAX_OUTPUT_PORT_TYPE
b[23] <= demux12[23].a2.DB_MAX_OUTPUT_PORT_TYPE
b[24] <= demux12[24].a2.DB_MAX_OUTPUT_PORT_TYPE
b[25] <= demux12[25].a2.DB_MAX_OUTPUT_PORT_TYPE
b[26] <= demux12[26].a2.DB_MAX_OUTPUT_PORT_TYPE
b[27] <= demux12[27].a2.DB_MAX_OUTPUT_PORT_TYPE
b[28] <= demux12[28].a2.DB_MAX_OUTPUT_PORT_TYPE
b[29] <= demux12[29].a2.DB_MAX_OUTPUT_PORT_TYPE
b[30] <= demux12[30].a2.DB_MAX_OUTPUT_PORT_TYPE
b[31] <= demux12[31].a2.DB_MAX_OUTPUT_PORT_TYPE
in[0] => demux12[0].a1.IN0
in[0] => demux12[0].a2.IN1
in[1] => demux12[1].a1.IN0
in[1] => demux12[1].a2.IN1
in[2] => demux12[2].a1.IN0
in[2] => demux12[2].a2.IN1
in[3] => demux12[3].a1.IN0
in[3] => demux12[3].a2.IN1
in[4] => demux12[4].a1.IN0
in[4] => demux12[4].a2.IN1
in[5] => demux12[5].a1.IN0
in[5] => demux12[5].a2.IN1
in[6] => demux12[6].a1.IN0
in[6] => demux12[6].a2.IN1
in[7] => demux12[7].a1.IN0
in[7] => demux12[7].a2.IN1
in[8] => demux12[8].a1.IN0
in[8] => demux12[8].a2.IN1
in[9] => demux12[9].a1.IN0
in[9] => demux12[9].a2.IN1
in[10] => demux12[10].a1.IN0
in[10] => demux12[10].a2.IN1
in[11] => demux12[11].a1.IN0
in[11] => demux12[11].a2.IN1
in[12] => demux12[12].a1.IN0
in[12] => demux12[12].a2.IN1
in[13] => demux12[13].a1.IN0
in[13] => demux12[13].a2.IN1
in[14] => demux12[14].a1.IN0
in[14] => demux12[14].a2.IN1
in[15] => demux12[15].a1.IN0
in[15] => demux12[15].a2.IN1
in[16] => demux12[16].a1.IN0
in[16] => demux12[16].a2.IN1
in[17] => demux12[17].a1.IN0
in[17] => demux12[17].a2.IN1
in[18] => demux12[18].a1.IN0
in[18] => demux12[18].a2.IN1
in[19] => demux12[19].a1.IN0
in[19] => demux12[19].a2.IN1
in[20] => demux12[20].a1.IN0
in[20] => demux12[20].a2.IN1
in[21] => demux12[21].a1.IN0
in[21] => demux12[21].a2.IN1
in[22] => demux12[22].a1.IN0
in[22] => demux12[22].a2.IN1
in[23] => demux12[23].a1.IN0
in[23] => demux12[23].a2.IN1
in[24] => demux12[24].a1.IN0
in[24] => demux12[24].a2.IN1
in[25] => demux12[25].a1.IN0
in[25] => demux12[25].a2.IN1
in[26] => demux12[26].a1.IN0
in[26] => demux12[26].a2.IN1
in[27] => demux12[27].a1.IN0
in[27] => demux12[27].a2.IN1
in[28] => demux12[28].a1.IN0
in[28] => demux12[28].a2.IN1
in[29] => demux12[29].a1.IN0
in[29] => demux12[29].a2.IN1
in[30] => demux12[30].a1.IN0
in[30] => demux12[30].a2.IN1
in[31] => demux12[31].a1.IN0
in[31] => demux12[31].a2.IN1
sel => l2.DATAIN
sel => demux12[0].a1.IN1
sel => demux12[1].a1.IN1
sel => demux12[2].a1.IN1
sel => demux12[3].a1.IN1
sel => demux12[4].a1.IN1
sel => demux12[5].a1.IN1
sel => demux12[6].a1.IN1
sel => demux12[7].a1.IN1
sel => demux12[8].a1.IN1
sel => demux12[9].a1.IN1
sel => demux12[10].a1.IN1
sel => demux12[11].a1.IN1
sel => demux12[12].a1.IN1
sel => demux12[13].a1.IN1
sel => demux12[14].a1.IN1
sel => demux12[15].a1.IN1
sel => demux12[16].a1.IN1
sel => demux12[17].a1.IN1
sel => demux12[18].a1.IN1
sel => demux12[19].a1.IN1
sel => demux12[20].a1.IN1
sel => demux12[21].a1.IN1
sel => demux12[22].a1.IN1
sel => demux12[23].a1.IN1
sel => demux12[24].a1.IN1
sel => demux12[25].a1.IN1
sel => demux12[26].a1.IN1
sel => demux12[27].a1.IN1
sel => demux12[28].a1.IN1
sel => demux12[29].a1.IN1
sel => demux12[30].a1.IN1
sel => demux12[31].a1.IN1


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|demux1_32:wdm|demux1_2:dmLevel2[0].level2
a[0] <= demux12[0].a1.DB_MAX_OUTPUT_PORT_TYPE
a[1] <= demux12[1].a1.DB_MAX_OUTPUT_PORT_TYPE
a[2] <= demux12[2].a1.DB_MAX_OUTPUT_PORT_TYPE
a[3] <= demux12[3].a1.DB_MAX_OUTPUT_PORT_TYPE
a[4] <= demux12[4].a1.DB_MAX_OUTPUT_PORT_TYPE
a[5] <= demux12[5].a1.DB_MAX_OUTPUT_PORT_TYPE
a[6] <= demux12[6].a1.DB_MAX_OUTPUT_PORT_TYPE
a[7] <= demux12[7].a1.DB_MAX_OUTPUT_PORT_TYPE
a[8] <= demux12[8].a1.DB_MAX_OUTPUT_PORT_TYPE
a[9] <= demux12[9].a1.DB_MAX_OUTPUT_PORT_TYPE
a[10] <= demux12[10].a1.DB_MAX_OUTPUT_PORT_TYPE
a[11] <= demux12[11].a1.DB_MAX_OUTPUT_PORT_TYPE
a[12] <= demux12[12].a1.DB_MAX_OUTPUT_PORT_TYPE
a[13] <= demux12[13].a1.DB_MAX_OUTPUT_PORT_TYPE
a[14] <= demux12[14].a1.DB_MAX_OUTPUT_PORT_TYPE
a[15] <= demux12[15].a1.DB_MAX_OUTPUT_PORT_TYPE
a[16] <= demux12[16].a1.DB_MAX_OUTPUT_PORT_TYPE
a[17] <= demux12[17].a1.DB_MAX_OUTPUT_PORT_TYPE
a[18] <= demux12[18].a1.DB_MAX_OUTPUT_PORT_TYPE
a[19] <= demux12[19].a1.DB_MAX_OUTPUT_PORT_TYPE
a[20] <= demux12[20].a1.DB_MAX_OUTPUT_PORT_TYPE
a[21] <= demux12[21].a1.DB_MAX_OUTPUT_PORT_TYPE
a[22] <= demux12[22].a1.DB_MAX_OUTPUT_PORT_TYPE
a[23] <= demux12[23].a1.DB_MAX_OUTPUT_PORT_TYPE
a[24] <= demux12[24].a1.DB_MAX_OUTPUT_PORT_TYPE
a[25] <= demux12[25].a1.DB_MAX_OUTPUT_PORT_TYPE
a[26] <= demux12[26].a1.DB_MAX_OUTPUT_PORT_TYPE
a[27] <= demux12[27].a1.DB_MAX_OUTPUT_PORT_TYPE
a[28] <= demux12[28].a1.DB_MAX_OUTPUT_PORT_TYPE
a[29] <= demux12[29].a1.DB_MAX_OUTPUT_PORT_TYPE
a[30] <= demux12[30].a1.DB_MAX_OUTPUT_PORT_TYPE
a[31] <= demux12[31].a1.DB_MAX_OUTPUT_PORT_TYPE
b[0] <= demux12[0].a2.DB_MAX_OUTPUT_PORT_TYPE
b[1] <= demux12[1].a2.DB_MAX_OUTPUT_PORT_TYPE
b[2] <= demux12[2].a2.DB_MAX_OUTPUT_PORT_TYPE
b[3] <= demux12[3].a2.DB_MAX_OUTPUT_PORT_TYPE
b[4] <= demux12[4].a2.DB_MAX_OUTPUT_PORT_TYPE
b[5] <= demux12[5].a2.DB_MAX_OUTPUT_PORT_TYPE
b[6] <= demux12[6].a2.DB_MAX_OUTPUT_PORT_TYPE
b[7] <= demux12[7].a2.DB_MAX_OUTPUT_PORT_TYPE
b[8] <= demux12[8].a2.DB_MAX_OUTPUT_PORT_TYPE
b[9] <= demux12[9].a2.DB_MAX_OUTPUT_PORT_TYPE
b[10] <= demux12[10].a2.DB_MAX_OUTPUT_PORT_TYPE
b[11] <= demux12[11].a2.DB_MAX_OUTPUT_PORT_TYPE
b[12] <= demux12[12].a2.DB_MAX_OUTPUT_PORT_TYPE
b[13] <= demux12[13].a2.DB_MAX_OUTPUT_PORT_TYPE
b[14] <= demux12[14].a2.DB_MAX_OUTPUT_PORT_TYPE
b[15] <= demux12[15].a2.DB_MAX_OUTPUT_PORT_TYPE
b[16] <= demux12[16].a2.DB_MAX_OUTPUT_PORT_TYPE
b[17] <= demux12[17].a2.DB_MAX_OUTPUT_PORT_TYPE
b[18] <= demux12[18].a2.DB_MAX_OUTPUT_PORT_TYPE
b[19] <= demux12[19].a2.DB_MAX_OUTPUT_PORT_TYPE
b[20] <= demux12[20].a2.DB_MAX_OUTPUT_PORT_TYPE
b[21] <= demux12[21].a2.DB_MAX_OUTPUT_PORT_TYPE
b[22] <= demux12[22].a2.DB_MAX_OUTPUT_PORT_TYPE
b[23] <= demux12[23].a2.DB_MAX_OUTPUT_PORT_TYPE
b[24] <= demux12[24].a2.DB_MAX_OUTPUT_PORT_TYPE
b[25] <= demux12[25].a2.DB_MAX_OUTPUT_PORT_TYPE
b[26] <= demux12[26].a2.DB_MAX_OUTPUT_PORT_TYPE
b[27] <= demux12[27].a2.DB_MAX_OUTPUT_PORT_TYPE
b[28] <= demux12[28].a2.DB_MAX_OUTPUT_PORT_TYPE
b[29] <= demux12[29].a2.DB_MAX_OUTPUT_PORT_TYPE
b[30] <= demux12[30].a2.DB_MAX_OUTPUT_PORT_TYPE
b[31] <= demux12[31].a2.DB_MAX_OUTPUT_PORT_TYPE
in[0] => demux12[0].a1.IN0
in[0] => demux12[0].a2.IN1
in[1] => demux12[1].a1.IN0
in[1] => demux12[1].a2.IN1
in[2] => demux12[2].a1.IN0
in[2] => demux12[2].a2.IN1
in[3] => demux12[3].a1.IN0
in[3] => demux12[3].a2.IN1
in[4] => demux12[4].a1.IN0
in[4] => demux12[4].a2.IN1
in[5] => demux12[5].a1.IN0
in[5] => demux12[5].a2.IN1
in[6] => demux12[6].a1.IN0
in[6] => demux12[6].a2.IN1
in[7] => demux12[7].a1.IN0
in[7] => demux12[7].a2.IN1
in[8] => demux12[8].a1.IN0
in[8] => demux12[8].a2.IN1
in[9] => demux12[9].a1.IN0
in[9] => demux12[9].a2.IN1
in[10] => demux12[10].a1.IN0
in[10] => demux12[10].a2.IN1
in[11] => demux12[11].a1.IN0
in[11] => demux12[11].a2.IN1
in[12] => demux12[12].a1.IN0
in[12] => demux12[12].a2.IN1
in[13] => demux12[13].a1.IN0
in[13] => demux12[13].a2.IN1
in[14] => demux12[14].a1.IN0
in[14] => demux12[14].a2.IN1
in[15] => demux12[15].a1.IN0
in[15] => demux12[15].a2.IN1
in[16] => demux12[16].a1.IN0
in[16] => demux12[16].a2.IN1
in[17] => demux12[17].a1.IN0
in[17] => demux12[17].a2.IN1
in[18] => demux12[18].a1.IN0
in[18] => demux12[18].a2.IN1
in[19] => demux12[19].a1.IN0
in[19] => demux12[19].a2.IN1
in[20] => demux12[20].a1.IN0
in[20] => demux12[20].a2.IN1
in[21] => demux12[21].a1.IN0
in[21] => demux12[21].a2.IN1
in[22] => demux12[22].a1.IN0
in[22] => demux12[22].a2.IN1
in[23] => demux12[23].a1.IN0
in[23] => demux12[23].a2.IN1
in[24] => demux12[24].a1.IN0
in[24] => demux12[24].a2.IN1
in[25] => demux12[25].a1.IN0
in[25] => demux12[25].a2.IN1
in[26] => demux12[26].a1.IN0
in[26] => demux12[26].a2.IN1
in[27] => demux12[27].a1.IN0
in[27] => demux12[27].a2.IN1
in[28] => demux12[28].a1.IN0
in[28] => demux12[28].a2.IN1
in[29] => demux12[29].a1.IN0
in[29] => demux12[29].a2.IN1
in[30] => demux12[30].a1.IN0
in[30] => demux12[30].a2.IN1
in[31] => demux12[31].a1.IN0
in[31] => demux12[31].a2.IN1
sel => l2.DATAIN
sel => demux12[0].a1.IN1
sel => demux12[1].a1.IN1
sel => demux12[2].a1.IN1
sel => demux12[3].a1.IN1
sel => demux12[4].a1.IN1
sel => demux12[5].a1.IN1
sel => demux12[6].a1.IN1
sel => demux12[7].a1.IN1
sel => demux12[8].a1.IN1
sel => demux12[9].a1.IN1
sel => demux12[10].a1.IN1
sel => demux12[11].a1.IN1
sel => demux12[12].a1.IN1
sel => demux12[13].a1.IN1
sel => demux12[14].a1.IN1
sel => demux12[15].a1.IN1
sel => demux12[16].a1.IN1
sel => demux12[17].a1.IN1
sel => demux12[18].a1.IN1
sel => demux12[19].a1.IN1
sel => demux12[20].a1.IN1
sel => demux12[21].a1.IN1
sel => demux12[22].a1.IN1
sel => demux12[23].a1.IN1
sel => demux12[24].a1.IN1
sel => demux12[25].a1.IN1
sel => demux12[26].a1.IN1
sel => demux12[27].a1.IN1
sel => demux12[28].a1.IN1
sel => demux12[29].a1.IN1
sel => demux12[30].a1.IN1
sel => demux12[31].a1.IN1


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|demux1_32:wdm|demux1_2:dmLevel2[1].level2
a[0] <= demux12[0].a1.DB_MAX_OUTPUT_PORT_TYPE
a[1] <= demux12[1].a1.DB_MAX_OUTPUT_PORT_TYPE
a[2] <= demux12[2].a1.DB_MAX_OUTPUT_PORT_TYPE
a[3] <= demux12[3].a1.DB_MAX_OUTPUT_PORT_TYPE
a[4] <= demux12[4].a1.DB_MAX_OUTPUT_PORT_TYPE
a[5] <= demux12[5].a1.DB_MAX_OUTPUT_PORT_TYPE
a[6] <= demux12[6].a1.DB_MAX_OUTPUT_PORT_TYPE
a[7] <= demux12[7].a1.DB_MAX_OUTPUT_PORT_TYPE
a[8] <= demux12[8].a1.DB_MAX_OUTPUT_PORT_TYPE
a[9] <= demux12[9].a1.DB_MAX_OUTPUT_PORT_TYPE
a[10] <= demux12[10].a1.DB_MAX_OUTPUT_PORT_TYPE
a[11] <= demux12[11].a1.DB_MAX_OUTPUT_PORT_TYPE
a[12] <= demux12[12].a1.DB_MAX_OUTPUT_PORT_TYPE
a[13] <= demux12[13].a1.DB_MAX_OUTPUT_PORT_TYPE
a[14] <= demux12[14].a1.DB_MAX_OUTPUT_PORT_TYPE
a[15] <= demux12[15].a1.DB_MAX_OUTPUT_PORT_TYPE
a[16] <= demux12[16].a1.DB_MAX_OUTPUT_PORT_TYPE
a[17] <= demux12[17].a1.DB_MAX_OUTPUT_PORT_TYPE
a[18] <= demux12[18].a1.DB_MAX_OUTPUT_PORT_TYPE
a[19] <= demux12[19].a1.DB_MAX_OUTPUT_PORT_TYPE
a[20] <= demux12[20].a1.DB_MAX_OUTPUT_PORT_TYPE
a[21] <= demux12[21].a1.DB_MAX_OUTPUT_PORT_TYPE
a[22] <= demux12[22].a1.DB_MAX_OUTPUT_PORT_TYPE
a[23] <= demux12[23].a1.DB_MAX_OUTPUT_PORT_TYPE
a[24] <= demux12[24].a1.DB_MAX_OUTPUT_PORT_TYPE
a[25] <= demux12[25].a1.DB_MAX_OUTPUT_PORT_TYPE
a[26] <= demux12[26].a1.DB_MAX_OUTPUT_PORT_TYPE
a[27] <= demux12[27].a1.DB_MAX_OUTPUT_PORT_TYPE
a[28] <= demux12[28].a1.DB_MAX_OUTPUT_PORT_TYPE
a[29] <= demux12[29].a1.DB_MAX_OUTPUT_PORT_TYPE
a[30] <= demux12[30].a1.DB_MAX_OUTPUT_PORT_TYPE
a[31] <= demux12[31].a1.DB_MAX_OUTPUT_PORT_TYPE
b[0] <= demux12[0].a2.DB_MAX_OUTPUT_PORT_TYPE
b[1] <= demux12[1].a2.DB_MAX_OUTPUT_PORT_TYPE
b[2] <= demux12[2].a2.DB_MAX_OUTPUT_PORT_TYPE
b[3] <= demux12[3].a2.DB_MAX_OUTPUT_PORT_TYPE
b[4] <= demux12[4].a2.DB_MAX_OUTPUT_PORT_TYPE
b[5] <= demux12[5].a2.DB_MAX_OUTPUT_PORT_TYPE
b[6] <= demux12[6].a2.DB_MAX_OUTPUT_PORT_TYPE
b[7] <= demux12[7].a2.DB_MAX_OUTPUT_PORT_TYPE
b[8] <= demux12[8].a2.DB_MAX_OUTPUT_PORT_TYPE
b[9] <= demux12[9].a2.DB_MAX_OUTPUT_PORT_TYPE
b[10] <= demux12[10].a2.DB_MAX_OUTPUT_PORT_TYPE
b[11] <= demux12[11].a2.DB_MAX_OUTPUT_PORT_TYPE
b[12] <= demux12[12].a2.DB_MAX_OUTPUT_PORT_TYPE
b[13] <= demux12[13].a2.DB_MAX_OUTPUT_PORT_TYPE
b[14] <= demux12[14].a2.DB_MAX_OUTPUT_PORT_TYPE
b[15] <= demux12[15].a2.DB_MAX_OUTPUT_PORT_TYPE
b[16] <= demux12[16].a2.DB_MAX_OUTPUT_PORT_TYPE
b[17] <= demux12[17].a2.DB_MAX_OUTPUT_PORT_TYPE
b[18] <= demux12[18].a2.DB_MAX_OUTPUT_PORT_TYPE
b[19] <= demux12[19].a2.DB_MAX_OUTPUT_PORT_TYPE
b[20] <= demux12[20].a2.DB_MAX_OUTPUT_PORT_TYPE
b[21] <= demux12[21].a2.DB_MAX_OUTPUT_PORT_TYPE
b[22] <= demux12[22].a2.DB_MAX_OUTPUT_PORT_TYPE
b[23] <= demux12[23].a2.DB_MAX_OUTPUT_PORT_TYPE
b[24] <= demux12[24].a2.DB_MAX_OUTPUT_PORT_TYPE
b[25] <= demux12[25].a2.DB_MAX_OUTPUT_PORT_TYPE
b[26] <= demux12[26].a2.DB_MAX_OUTPUT_PORT_TYPE
b[27] <= demux12[27].a2.DB_MAX_OUTPUT_PORT_TYPE
b[28] <= demux12[28].a2.DB_MAX_OUTPUT_PORT_TYPE
b[29] <= demux12[29].a2.DB_MAX_OUTPUT_PORT_TYPE
b[30] <= demux12[30].a2.DB_MAX_OUTPUT_PORT_TYPE
b[31] <= demux12[31].a2.DB_MAX_OUTPUT_PORT_TYPE
in[0] => demux12[0].a1.IN0
in[0] => demux12[0].a2.IN1
in[1] => demux12[1].a1.IN0
in[1] => demux12[1].a2.IN1
in[2] => demux12[2].a1.IN0
in[2] => demux12[2].a2.IN1
in[3] => demux12[3].a1.IN0
in[3] => demux12[3].a2.IN1
in[4] => demux12[4].a1.IN0
in[4] => demux12[4].a2.IN1
in[5] => demux12[5].a1.IN0
in[5] => demux12[5].a2.IN1
in[6] => demux12[6].a1.IN0
in[6] => demux12[6].a2.IN1
in[7] => demux12[7].a1.IN0
in[7] => demux12[7].a2.IN1
in[8] => demux12[8].a1.IN0
in[8] => demux12[8].a2.IN1
in[9] => demux12[9].a1.IN0
in[9] => demux12[9].a2.IN1
in[10] => demux12[10].a1.IN0
in[10] => demux12[10].a2.IN1
in[11] => demux12[11].a1.IN0
in[11] => demux12[11].a2.IN1
in[12] => demux12[12].a1.IN0
in[12] => demux12[12].a2.IN1
in[13] => demux12[13].a1.IN0
in[13] => demux12[13].a2.IN1
in[14] => demux12[14].a1.IN0
in[14] => demux12[14].a2.IN1
in[15] => demux12[15].a1.IN0
in[15] => demux12[15].a2.IN1
in[16] => demux12[16].a1.IN0
in[16] => demux12[16].a2.IN1
in[17] => demux12[17].a1.IN0
in[17] => demux12[17].a2.IN1
in[18] => demux12[18].a1.IN0
in[18] => demux12[18].a2.IN1
in[19] => demux12[19].a1.IN0
in[19] => demux12[19].a2.IN1
in[20] => demux12[20].a1.IN0
in[20] => demux12[20].a2.IN1
in[21] => demux12[21].a1.IN0
in[21] => demux12[21].a2.IN1
in[22] => demux12[22].a1.IN0
in[22] => demux12[22].a2.IN1
in[23] => demux12[23].a1.IN0
in[23] => demux12[23].a2.IN1
in[24] => demux12[24].a1.IN0
in[24] => demux12[24].a2.IN1
in[25] => demux12[25].a1.IN0
in[25] => demux12[25].a2.IN1
in[26] => demux12[26].a1.IN0
in[26] => demux12[26].a2.IN1
in[27] => demux12[27].a1.IN0
in[27] => demux12[27].a2.IN1
in[28] => demux12[28].a1.IN0
in[28] => demux12[28].a2.IN1
in[29] => demux12[29].a1.IN0
in[29] => demux12[29].a2.IN1
in[30] => demux12[30].a1.IN0
in[30] => demux12[30].a2.IN1
in[31] => demux12[31].a1.IN0
in[31] => demux12[31].a2.IN1
sel => l2.DATAIN
sel => demux12[0].a1.IN1
sel => demux12[1].a1.IN1
sel => demux12[2].a1.IN1
sel => demux12[3].a1.IN1
sel => demux12[4].a1.IN1
sel => demux12[5].a1.IN1
sel => demux12[6].a1.IN1
sel => demux12[7].a1.IN1
sel => demux12[8].a1.IN1
sel => demux12[9].a1.IN1
sel => demux12[10].a1.IN1
sel => demux12[11].a1.IN1
sel => demux12[12].a1.IN1
sel => demux12[13].a1.IN1
sel => demux12[14].a1.IN1
sel => demux12[15].a1.IN1
sel => demux12[16].a1.IN1
sel => demux12[17].a1.IN1
sel => demux12[18].a1.IN1
sel => demux12[19].a1.IN1
sel => demux12[20].a1.IN1
sel => demux12[21].a1.IN1
sel => demux12[22].a1.IN1
sel => demux12[23].a1.IN1
sel => demux12[24].a1.IN1
sel => demux12[25].a1.IN1
sel => demux12[26].a1.IN1
sel => demux12[27].a1.IN1
sel => demux12[28].a1.IN1
sel => demux12[29].a1.IN1
sel => demux12[30].a1.IN1
sel => demux12[31].a1.IN1


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|demux1_32:wdm|demux1_2:dmLevel2[2].level2
a[0] <= demux12[0].a1.DB_MAX_OUTPUT_PORT_TYPE
a[1] <= demux12[1].a1.DB_MAX_OUTPUT_PORT_TYPE
a[2] <= demux12[2].a1.DB_MAX_OUTPUT_PORT_TYPE
a[3] <= demux12[3].a1.DB_MAX_OUTPUT_PORT_TYPE
a[4] <= demux12[4].a1.DB_MAX_OUTPUT_PORT_TYPE
a[5] <= demux12[5].a1.DB_MAX_OUTPUT_PORT_TYPE
a[6] <= demux12[6].a1.DB_MAX_OUTPUT_PORT_TYPE
a[7] <= demux12[7].a1.DB_MAX_OUTPUT_PORT_TYPE
a[8] <= demux12[8].a1.DB_MAX_OUTPUT_PORT_TYPE
a[9] <= demux12[9].a1.DB_MAX_OUTPUT_PORT_TYPE
a[10] <= demux12[10].a1.DB_MAX_OUTPUT_PORT_TYPE
a[11] <= demux12[11].a1.DB_MAX_OUTPUT_PORT_TYPE
a[12] <= demux12[12].a1.DB_MAX_OUTPUT_PORT_TYPE
a[13] <= demux12[13].a1.DB_MAX_OUTPUT_PORT_TYPE
a[14] <= demux12[14].a1.DB_MAX_OUTPUT_PORT_TYPE
a[15] <= demux12[15].a1.DB_MAX_OUTPUT_PORT_TYPE
a[16] <= demux12[16].a1.DB_MAX_OUTPUT_PORT_TYPE
a[17] <= demux12[17].a1.DB_MAX_OUTPUT_PORT_TYPE
a[18] <= demux12[18].a1.DB_MAX_OUTPUT_PORT_TYPE
a[19] <= demux12[19].a1.DB_MAX_OUTPUT_PORT_TYPE
a[20] <= demux12[20].a1.DB_MAX_OUTPUT_PORT_TYPE
a[21] <= demux12[21].a1.DB_MAX_OUTPUT_PORT_TYPE
a[22] <= demux12[22].a1.DB_MAX_OUTPUT_PORT_TYPE
a[23] <= demux12[23].a1.DB_MAX_OUTPUT_PORT_TYPE
a[24] <= demux12[24].a1.DB_MAX_OUTPUT_PORT_TYPE
a[25] <= demux12[25].a1.DB_MAX_OUTPUT_PORT_TYPE
a[26] <= demux12[26].a1.DB_MAX_OUTPUT_PORT_TYPE
a[27] <= demux12[27].a1.DB_MAX_OUTPUT_PORT_TYPE
a[28] <= demux12[28].a1.DB_MAX_OUTPUT_PORT_TYPE
a[29] <= demux12[29].a1.DB_MAX_OUTPUT_PORT_TYPE
a[30] <= demux12[30].a1.DB_MAX_OUTPUT_PORT_TYPE
a[31] <= demux12[31].a1.DB_MAX_OUTPUT_PORT_TYPE
b[0] <= demux12[0].a2.DB_MAX_OUTPUT_PORT_TYPE
b[1] <= demux12[1].a2.DB_MAX_OUTPUT_PORT_TYPE
b[2] <= demux12[2].a2.DB_MAX_OUTPUT_PORT_TYPE
b[3] <= demux12[3].a2.DB_MAX_OUTPUT_PORT_TYPE
b[4] <= demux12[4].a2.DB_MAX_OUTPUT_PORT_TYPE
b[5] <= demux12[5].a2.DB_MAX_OUTPUT_PORT_TYPE
b[6] <= demux12[6].a2.DB_MAX_OUTPUT_PORT_TYPE
b[7] <= demux12[7].a2.DB_MAX_OUTPUT_PORT_TYPE
b[8] <= demux12[8].a2.DB_MAX_OUTPUT_PORT_TYPE
b[9] <= demux12[9].a2.DB_MAX_OUTPUT_PORT_TYPE
b[10] <= demux12[10].a2.DB_MAX_OUTPUT_PORT_TYPE
b[11] <= demux12[11].a2.DB_MAX_OUTPUT_PORT_TYPE
b[12] <= demux12[12].a2.DB_MAX_OUTPUT_PORT_TYPE
b[13] <= demux12[13].a2.DB_MAX_OUTPUT_PORT_TYPE
b[14] <= demux12[14].a2.DB_MAX_OUTPUT_PORT_TYPE
b[15] <= demux12[15].a2.DB_MAX_OUTPUT_PORT_TYPE
b[16] <= demux12[16].a2.DB_MAX_OUTPUT_PORT_TYPE
b[17] <= demux12[17].a2.DB_MAX_OUTPUT_PORT_TYPE
b[18] <= demux12[18].a2.DB_MAX_OUTPUT_PORT_TYPE
b[19] <= demux12[19].a2.DB_MAX_OUTPUT_PORT_TYPE
b[20] <= demux12[20].a2.DB_MAX_OUTPUT_PORT_TYPE
b[21] <= demux12[21].a2.DB_MAX_OUTPUT_PORT_TYPE
b[22] <= demux12[22].a2.DB_MAX_OUTPUT_PORT_TYPE
b[23] <= demux12[23].a2.DB_MAX_OUTPUT_PORT_TYPE
b[24] <= demux12[24].a2.DB_MAX_OUTPUT_PORT_TYPE
b[25] <= demux12[25].a2.DB_MAX_OUTPUT_PORT_TYPE
b[26] <= demux12[26].a2.DB_MAX_OUTPUT_PORT_TYPE
b[27] <= demux12[27].a2.DB_MAX_OUTPUT_PORT_TYPE
b[28] <= demux12[28].a2.DB_MAX_OUTPUT_PORT_TYPE
b[29] <= demux12[29].a2.DB_MAX_OUTPUT_PORT_TYPE
b[30] <= demux12[30].a2.DB_MAX_OUTPUT_PORT_TYPE
b[31] <= demux12[31].a2.DB_MAX_OUTPUT_PORT_TYPE
in[0] => demux12[0].a1.IN0
in[0] => demux12[0].a2.IN1
in[1] => demux12[1].a1.IN0
in[1] => demux12[1].a2.IN1
in[2] => demux12[2].a1.IN0
in[2] => demux12[2].a2.IN1
in[3] => demux12[3].a1.IN0
in[3] => demux12[3].a2.IN1
in[4] => demux12[4].a1.IN0
in[4] => demux12[4].a2.IN1
in[5] => demux12[5].a1.IN0
in[5] => demux12[5].a2.IN1
in[6] => demux12[6].a1.IN0
in[6] => demux12[6].a2.IN1
in[7] => demux12[7].a1.IN0
in[7] => demux12[7].a2.IN1
in[8] => demux12[8].a1.IN0
in[8] => demux12[8].a2.IN1
in[9] => demux12[9].a1.IN0
in[9] => demux12[9].a2.IN1
in[10] => demux12[10].a1.IN0
in[10] => demux12[10].a2.IN1
in[11] => demux12[11].a1.IN0
in[11] => demux12[11].a2.IN1
in[12] => demux12[12].a1.IN0
in[12] => demux12[12].a2.IN1
in[13] => demux12[13].a1.IN0
in[13] => demux12[13].a2.IN1
in[14] => demux12[14].a1.IN0
in[14] => demux12[14].a2.IN1
in[15] => demux12[15].a1.IN0
in[15] => demux12[15].a2.IN1
in[16] => demux12[16].a1.IN0
in[16] => demux12[16].a2.IN1
in[17] => demux12[17].a1.IN0
in[17] => demux12[17].a2.IN1
in[18] => demux12[18].a1.IN0
in[18] => demux12[18].a2.IN1
in[19] => demux12[19].a1.IN0
in[19] => demux12[19].a2.IN1
in[20] => demux12[20].a1.IN0
in[20] => demux12[20].a2.IN1
in[21] => demux12[21].a1.IN0
in[21] => demux12[21].a2.IN1
in[22] => demux12[22].a1.IN0
in[22] => demux12[22].a2.IN1
in[23] => demux12[23].a1.IN0
in[23] => demux12[23].a2.IN1
in[24] => demux12[24].a1.IN0
in[24] => demux12[24].a2.IN1
in[25] => demux12[25].a1.IN0
in[25] => demux12[25].a2.IN1
in[26] => demux12[26].a1.IN0
in[26] => demux12[26].a2.IN1
in[27] => demux12[27].a1.IN0
in[27] => demux12[27].a2.IN1
in[28] => demux12[28].a1.IN0
in[28] => demux12[28].a2.IN1
in[29] => demux12[29].a1.IN0
in[29] => demux12[29].a2.IN1
in[30] => demux12[30].a1.IN0
in[30] => demux12[30].a2.IN1
in[31] => demux12[31].a1.IN0
in[31] => demux12[31].a2.IN1
sel => l2.DATAIN
sel => demux12[0].a1.IN1
sel => demux12[1].a1.IN1
sel => demux12[2].a1.IN1
sel => demux12[3].a1.IN1
sel => demux12[4].a1.IN1
sel => demux12[5].a1.IN1
sel => demux12[6].a1.IN1
sel => demux12[7].a1.IN1
sel => demux12[8].a1.IN1
sel => demux12[9].a1.IN1
sel => demux12[10].a1.IN1
sel => demux12[11].a1.IN1
sel => demux12[12].a1.IN1
sel => demux12[13].a1.IN1
sel => demux12[14].a1.IN1
sel => demux12[15].a1.IN1
sel => demux12[16].a1.IN1
sel => demux12[17].a1.IN1
sel => demux12[18].a1.IN1
sel => demux12[19].a1.IN1
sel => demux12[20].a1.IN1
sel => demux12[21].a1.IN1
sel => demux12[22].a1.IN1
sel => demux12[23].a1.IN1
sel => demux12[24].a1.IN1
sel => demux12[25].a1.IN1
sel => demux12[26].a1.IN1
sel => demux12[27].a1.IN1
sel => demux12[28].a1.IN1
sel => demux12[29].a1.IN1
sel => demux12[30].a1.IN1
sel => demux12[31].a1.IN1


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|demux1_32:wdm|demux1_2:dmLevel2[3].level2
a[0] <= demux12[0].a1.DB_MAX_OUTPUT_PORT_TYPE
a[1] <= demux12[1].a1.DB_MAX_OUTPUT_PORT_TYPE
a[2] <= demux12[2].a1.DB_MAX_OUTPUT_PORT_TYPE
a[3] <= demux12[3].a1.DB_MAX_OUTPUT_PORT_TYPE
a[4] <= demux12[4].a1.DB_MAX_OUTPUT_PORT_TYPE
a[5] <= demux12[5].a1.DB_MAX_OUTPUT_PORT_TYPE
a[6] <= demux12[6].a1.DB_MAX_OUTPUT_PORT_TYPE
a[7] <= demux12[7].a1.DB_MAX_OUTPUT_PORT_TYPE
a[8] <= demux12[8].a1.DB_MAX_OUTPUT_PORT_TYPE
a[9] <= demux12[9].a1.DB_MAX_OUTPUT_PORT_TYPE
a[10] <= demux12[10].a1.DB_MAX_OUTPUT_PORT_TYPE
a[11] <= demux12[11].a1.DB_MAX_OUTPUT_PORT_TYPE
a[12] <= demux12[12].a1.DB_MAX_OUTPUT_PORT_TYPE
a[13] <= demux12[13].a1.DB_MAX_OUTPUT_PORT_TYPE
a[14] <= demux12[14].a1.DB_MAX_OUTPUT_PORT_TYPE
a[15] <= demux12[15].a1.DB_MAX_OUTPUT_PORT_TYPE
a[16] <= demux12[16].a1.DB_MAX_OUTPUT_PORT_TYPE
a[17] <= demux12[17].a1.DB_MAX_OUTPUT_PORT_TYPE
a[18] <= demux12[18].a1.DB_MAX_OUTPUT_PORT_TYPE
a[19] <= demux12[19].a1.DB_MAX_OUTPUT_PORT_TYPE
a[20] <= demux12[20].a1.DB_MAX_OUTPUT_PORT_TYPE
a[21] <= demux12[21].a1.DB_MAX_OUTPUT_PORT_TYPE
a[22] <= demux12[22].a1.DB_MAX_OUTPUT_PORT_TYPE
a[23] <= demux12[23].a1.DB_MAX_OUTPUT_PORT_TYPE
a[24] <= demux12[24].a1.DB_MAX_OUTPUT_PORT_TYPE
a[25] <= demux12[25].a1.DB_MAX_OUTPUT_PORT_TYPE
a[26] <= demux12[26].a1.DB_MAX_OUTPUT_PORT_TYPE
a[27] <= demux12[27].a1.DB_MAX_OUTPUT_PORT_TYPE
a[28] <= demux12[28].a1.DB_MAX_OUTPUT_PORT_TYPE
a[29] <= demux12[29].a1.DB_MAX_OUTPUT_PORT_TYPE
a[30] <= demux12[30].a1.DB_MAX_OUTPUT_PORT_TYPE
a[31] <= demux12[31].a1.DB_MAX_OUTPUT_PORT_TYPE
b[0] <= demux12[0].a2.DB_MAX_OUTPUT_PORT_TYPE
b[1] <= demux12[1].a2.DB_MAX_OUTPUT_PORT_TYPE
b[2] <= demux12[2].a2.DB_MAX_OUTPUT_PORT_TYPE
b[3] <= demux12[3].a2.DB_MAX_OUTPUT_PORT_TYPE
b[4] <= demux12[4].a2.DB_MAX_OUTPUT_PORT_TYPE
b[5] <= demux12[5].a2.DB_MAX_OUTPUT_PORT_TYPE
b[6] <= demux12[6].a2.DB_MAX_OUTPUT_PORT_TYPE
b[7] <= demux12[7].a2.DB_MAX_OUTPUT_PORT_TYPE
b[8] <= demux12[8].a2.DB_MAX_OUTPUT_PORT_TYPE
b[9] <= demux12[9].a2.DB_MAX_OUTPUT_PORT_TYPE
b[10] <= demux12[10].a2.DB_MAX_OUTPUT_PORT_TYPE
b[11] <= demux12[11].a2.DB_MAX_OUTPUT_PORT_TYPE
b[12] <= demux12[12].a2.DB_MAX_OUTPUT_PORT_TYPE
b[13] <= demux12[13].a2.DB_MAX_OUTPUT_PORT_TYPE
b[14] <= demux12[14].a2.DB_MAX_OUTPUT_PORT_TYPE
b[15] <= demux12[15].a2.DB_MAX_OUTPUT_PORT_TYPE
b[16] <= demux12[16].a2.DB_MAX_OUTPUT_PORT_TYPE
b[17] <= demux12[17].a2.DB_MAX_OUTPUT_PORT_TYPE
b[18] <= demux12[18].a2.DB_MAX_OUTPUT_PORT_TYPE
b[19] <= demux12[19].a2.DB_MAX_OUTPUT_PORT_TYPE
b[20] <= demux12[20].a2.DB_MAX_OUTPUT_PORT_TYPE
b[21] <= demux12[21].a2.DB_MAX_OUTPUT_PORT_TYPE
b[22] <= demux12[22].a2.DB_MAX_OUTPUT_PORT_TYPE
b[23] <= demux12[23].a2.DB_MAX_OUTPUT_PORT_TYPE
b[24] <= demux12[24].a2.DB_MAX_OUTPUT_PORT_TYPE
b[25] <= demux12[25].a2.DB_MAX_OUTPUT_PORT_TYPE
b[26] <= demux12[26].a2.DB_MAX_OUTPUT_PORT_TYPE
b[27] <= demux12[27].a2.DB_MAX_OUTPUT_PORT_TYPE
b[28] <= demux12[28].a2.DB_MAX_OUTPUT_PORT_TYPE
b[29] <= demux12[29].a2.DB_MAX_OUTPUT_PORT_TYPE
b[30] <= demux12[30].a2.DB_MAX_OUTPUT_PORT_TYPE
b[31] <= demux12[31].a2.DB_MAX_OUTPUT_PORT_TYPE
in[0] => demux12[0].a1.IN0
in[0] => demux12[0].a2.IN1
in[1] => demux12[1].a1.IN0
in[1] => demux12[1].a2.IN1
in[2] => demux12[2].a1.IN0
in[2] => demux12[2].a2.IN1
in[3] => demux12[3].a1.IN0
in[3] => demux12[3].a2.IN1
in[4] => demux12[4].a1.IN0
in[4] => demux12[4].a2.IN1
in[5] => demux12[5].a1.IN0
in[5] => demux12[5].a2.IN1
in[6] => demux12[6].a1.IN0
in[6] => demux12[6].a2.IN1
in[7] => demux12[7].a1.IN0
in[7] => demux12[7].a2.IN1
in[8] => demux12[8].a1.IN0
in[8] => demux12[8].a2.IN1
in[9] => demux12[9].a1.IN0
in[9] => demux12[9].a2.IN1
in[10] => demux12[10].a1.IN0
in[10] => demux12[10].a2.IN1
in[11] => demux12[11].a1.IN0
in[11] => demux12[11].a2.IN1
in[12] => demux12[12].a1.IN0
in[12] => demux12[12].a2.IN1
in[13] => demux12[13].a1.IN0
in[13] => demux12[13].a2.IN1
in[14] => demux12[14].a1.IN0
in[14] => demux12[14].a2.IN1
in[15] => demux12[15].a1.IN0
in[15] => demux12[15].a2.IN1
in[16] => demux12[16].a1.IN0
in[16] => demux12[16].a2.IN1
in[17] => demux12[17].a1.IN0
in[17] => demux12[17].a2.IN1
in[18] => demux12[18].a1.IN0
in[18] => demux12[18].a2.IN1
in[19] => demux12[19].a1.IN0
in[19] => demux12[19].a2.IN1
in[20] => demux12[20].a1.IN0
in[20] => demux12[20].a2.IN1
in[21] => demux12[21].a1.IN0
in[21] => demux12[21].a2.IN1
in[22] => demux12[22].a1.IN0
in[22] => demux12[22].a2.IN1
in[23] => demux12[23].a1.IN0
in[23] => demux12[23].a2.IN1
in[24] => demux12[24].a1.IN0
in[24] => demux12[24].a2.IN1
in[25] => demux12[25].a1.IN0
in[25] => demux12[25].a2.IN1
in[26] => demux12[26].a1.IN0
in[26] => demux12[26].a2.IN1
in[27] => demux12[27].a1.IN0
in[27] => demux12[27].a2.IN1
in[28] => demux12[28].a1.IN0
in[28] => demux12[28].a2.IN1
in[29] => demux12[29].a1.IN0
in[29] => demux12[29].a2.IN1
in[30] => demux12[30].a1.IN0
in[30] => demux12[30].a2.IN1
in[31] => demux12[31].a1.IN0
in[31] => demux12[31].a2.IN1
sel => l2.DATAIN
sel => demux12[0].a1.IN1
sel => demux12[1].a1.IN1
sel => demux12[2].a1.IN1
sel => demux12[3].a1.IN1
sel => demux12[4].a1.IN1
sel => demux12[5].a1.IN1
sel => demux12[6].a1.IN1
sel => demux12[7].a1.IN1
sel => demux12[8].a1.IN1
sel => demux12[9].a1.IN1
sel => demux12[10].a1.IN1
sel => demux12[11].a1.IN1
sel => demux12[12].a1.IN1
sel => demux12[13].a1.IN1
sel => demux12[14].a1.IN1
sel => demux12[15].a1.IN1
sel => demux12[16].a1.IN1
sel => demux12[17].a1.IN1
sel => demux12[18].a1.IN1
sel => demux12[19].a1.IN1
sel => demux12[20].a1.IN1
sel => demux12[21].a1.IN1
sel => demux12[22].a1.IN1
sel => demux12[23].a1.IN1
sel => demux12[24].a1.IN1
sel => demux12[25].a1.IN1
sel => demux12[26].a1.IN1
sel => demux12[27].a1.IN1
sel => demux12[28].a1.IN1
sel => demux12[29].a1.IN1
sel => demux12[30].a1.IN1
sel => demux12[31].a1.IN1


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|demux1_32:wdm|demux1_2:dmLevel3[0].level3
a[0] <= demux12[0].a1.DB_MAX_OUTPUT_PORT_TYPE
a[1] <= demux12[1].a1.DB_MAX_OUTPUT_PORT_TYPE
a[2] <= demux12[2].a1.DB_MAX_OUTPUT_PORT_TYPE
a[3] <= demux12[3].a1.DB_MAX_OUTPUT_PORT_TYPE
a[4] <= demux12[4].a1.DB_MAX_OUTPUT_PORT_TYPE
a[5] <= demux12[5].a1.DB_MAX_OUTPUT_PORT_TYPE
a[6] <= demux12[6].a1.DB_MAX_OUTPUT_PORT_TYPE
a[7] <= demux12[7].a1.DB_MAX_OUTPUT_PORT_TYPE
a[8] <= demux12[8].a1.DB_MAX_OUTPUT_PORT_TYPE
a[9] <= demux12[9].a1.DB_MAX_OUTPUT_PORT_TYPE
a[10] <= demux12[10].a1.DB_MAX_OUTPUT_PORT_TYPE
a[11] <= demux12[11].a1.DB_MAX_OUTPUT_PORT_TYPE
a[12] <= demux12[12].a1.DB_MAX_OUTPUT_PORT_TYPE
a[13] <= demux12[13].a1.DB_MAX_OUTPUT_PORT_TYPE
a[14] <= demux12[14].a1.DB_MAX_OUTPUT_PORT_TYPE
a[15] <= demux12[15].a1.DB_MAX_OUTPUT_PORT_TYPE
a[16] <= demux12[16].a1.DB_MAX_OUTPUT_PORT_TYPE
a[17] <= demux12[17].a1.DB_MAX_OUTPUT_PORT_TYPE
a[18] <= demux12[18].a1.DB_MAX_OUTPUT_PORT_TYPE
a[19] <= demux12[19].a1.DB_MAX_OUTPUT_PORT_TYPE
a[20] <= demux12[20].a1.DB_MAX_OUTPUT_PORT_TYPE
a[21] <= demux12[21].a1.DB_MAX_OUTPUT_PORT_TYPE
a[22] <= demux12[22].a1.DB_MAX_OUTPUT_PORT_TYPE
a[23] <= demux12[23].a1.DB_MAX_OUTPUT_PORT_TYPE
a[24] <= demux12[24].a1.DB_MAX_OUTPUT_PORT_TYPE
a[25] <= demux12[25].a1.DB_MAX_OUTPUT_PORT_TYPE
a[26] <= demux12[26].a1.DB_MAX_OUTPUT_PORT_TYPE
a[27] <= demux12[27].a1.DB_MAX_OUTPUT_PORT_TYPE
a[28] <= demux12[28].a1.DB_MAX_OUTPUT_PORT_TYPE
a[29] <= demux12[29].a1.DB_MAX_OUTPUT_PORT_TYPE
a[30] <= demux12[30].a1.DB_MAX_OUTPUT_PORT_TYPE
a[31] <= demux12[31].a1.DB_MAX_OUTPUT_PORT_TYPE
b[0] <= demux12[0].a2.DB_MAX_OUTPUT_PORT_TYPE
b[1] <= demux12[1].a2.DB_MAX_OUTPUT_PORT_TYPE
b[2] <= demux12[2].a2.DB_MAX_OUTPUT_PORT_TYPE
b[3] <= demux12[3].a2.DB_MAX_OUTPUT_PORT_TYPE
b[4] <= demux12[4].a2.DB_MAX_OUTPUT_PORT_TYPE
b[5] <= demux12[5].a2.DB_MAX_OUTPUT_PORT_TYPE
b[6] <= demux12[6].a2.DB_MAX_OUTPUT_PORT_TYPE
b[7] <= demux12[7].a2.DB_MAX_OUTPUT_PORT_TYPE
b[8] <= demux12[8].a2.DB_MAX_OUTPUT_PORT_TYPE
b[9] <= demux12[9].a2.DB_MAX_OUTPUT_PORT_TYPE
b[10] <= demux12[10].a2.DB_MAX_OUTPUT_PORT_TYPE
b[11] <= demux12[11].a2.DB_MAX_OUTPUT_PORT_TYPE
b[12] <= demux12[12].a2.DB_MAX_OUTPUT_PORT_TYPE
b[13] <= demux12[13].a2.DB_MAX_OUTPUT_PORT_TYPE
b[14] <= demux12[14].a2.DB_MAX_OUTPUT_PORT_TYPE
b[15] <= demux12[15].a2.DB_MAX_OUTPUT_PORT_TYPE
b[16] <= demux12[16].a2.DB_MAX_OUTPUT_PORT_TYPE
b[17] <= demux12[17].a2.DB_MAX_OUTPUT_PORT_TYPE
b[18] <= demux12[18].a2.DB_MAX_OUTPUT_PORT_TYPE
b[19] <= demux12[19].a2.DB_MAX_OUTPUT_PORT_TYPE
b[20] <= demux12[20].a2.DB_MAX_OUTPUT_PORT_TYPE
b[21] <= demux12[21].a2.DB_MAX_OUTPUT_PORT_TYPE
b[22] <= demux12[22].a2.DB_MAX_OUTPUT_PORT_TYPE
b[23] <= demux12[23].a2.DB_MAX_OUTPUT_PORT_TYPE
b[24] <= demux12[24].a2.DB_MAX_OUTPUT_PORT_TYPE
b[25] <= demux12[25].a2.DB_MAX_OUTPUT_PORT_TYPE
b[26] <= demux12[26].a2.DB_MAX_OUTPUT_PORT_TYPE
b[27] <= demux12[27].a2.DB_MAX_OUTPUT_PORT_TYPE
b[28] <= demux12[28].a2.DB_MAX_OUTPUT_PORT_TYPE
b[29] <= demux12[29].a2.DB_MAX_OUTPUT_PORT_TYPE
b[30] <= demux12[30].a2.DB_MAX_OUTPUT_PORT_TYPE
b[31] <= demux12[31].a2.DB_MAX_OUTPUT_PORT_TYPE
in[0] => demux12[0].a1.IN0
in[0] => demux12[0].a2.IN1
in[1] => demux12[1].a1.IN0
in[1] => demux12[1].a2.IN1
in[2] => demux12[2].a1.IN0
in[2] => demux12[2].a2.IN1
in[3] => demux12[3].a1.IN0
in[3] => demux12[3].a2.IN1
in[4] => demux12[4].a1.IN0
in[4] => demux12[4].a2.IN1
in[5] => demux12[5].a1.IN0
in[5] => demux12[5].a2.IN1
in[6] => demux12[6].a1.IN0
in[6] => demux12[6].a2.IN1
in[7] => demux12[7].a1.IN0
in[7] => demux12[7].a2.IN1
in[8] => demux12[8].a1.IN0
in[8] => demux12[8].a2.IN1
in[9] => demux12[9].a1.IN0
in[9] => demux12[9].a2.IN1
in[10] => demux12[10].a1.IN0
in[10] => demux12[10].a2.IN1
in[11] => demux12[11].a1.IN0
in[11] => demux12[11].a2.IN1
in[12] => demux12[12].a1.IN0
in[12] => demux12[12].a2.IN1
in[13] => demux12[13].a1.IN0
in[13] => demux12[13].a2.IN1
in[14] => demux12[14].a1.IN0
in[14] => demux12[14].a2.IN1
in[15] => demux12[15].a1.IN0
in[15] => demux12[15].a2.IN1
in[16] => demux12[16].a1.IN0
in[16] => demux12[16].a2.IN1
in[17] => demux12[17].a1.IN0
in[17] => demux12[17].a2.IN1
in[18] => demux12[18].a1.IN0
in[18] => demux12[18].a2.IN1
in[19] => demux12[19].a1.IN0
in[19] => demux12[19].a2.IN1
in[20] => demux12[20].a1.IN0
in[20] => demux12[20].a2.IN1
in[21] => demux12[21].a1.IN0
in[21] => demux12[21].a2.IN1
in[22] => demux12[22].a1.IN0
in[22] => demux12[22].a2.IN1
in[23] => demux12[23].a1.IN0
in[23] => demux12[23].a2.IN1
in[24] => demux12[24].a1.IN0
in[24] => demux12[24].a2.IN1
in[25] => demux12[25].a1.IN0
in[25] => demux12[25].a2.IN1
in[26] => demux12[26].a1.IN0
in[26] => demux12[26].a2.IN1
in[27] => demux12[27].a1.IN0
in[27] => demux12[27].a2.IN1
in[28] => demux12[28].a1.IN0
in[28] => demux12[28].a2.IN1
in[29] => demux12[29].a1.IN0
in[29] => demux12[29].a2.IN1
in[30] => demux12[30].a1.IN0
in[30] => demux12[30].a2.IN1
in[31] => demux12[31].a1.IN0
in[31] => demux12[31].a2.IN1
sel => l2.DATAIN
sel => demux12[0].a1.IN1
sel => demux12[1].a1.IN1
sel => demux12[2].a1.IN1
sel => demux12[3].a1.IN1
sel => demux12[4].a1.IN1
sel => demux12[5].a1.IN1
sel => demux12[6].a1.IN1
sel => demux12[7].a1.IN1
sel => demux12[8].a1.IN1
sel => demux12[9].a1.IN1
sel => demux12[10].a1.IN1
sel => demux12[11].a1.IN1
sel => demux12[12].a1.IN1
sel => demux12[13].a1.IN1
sel => demux12[14].a1.IN1
sel => demux12[15].a1.IN1
sel => demux12[16].a1.IN1
sel => demux12[17].a1.IN1
sel => demux12[18].a1.IN1
sel => demux12[19].a1.IN1
sel => demux12[20].a1.IN1
sel => demux12[21].a1.IN1
sel => demux12[22].a1.IN1
sel => demux12[23].a1.IN1
sel => demux12[24].a1.IN1
sel => demux12[25].a1.IN1
sel => demux12[26].a1.IN1
sel => demux12[27].a1.IN1
sel => demux12[28].a1.IN1
sel => demux12[29].a1.IN1
sel => demux12[30].a1.IN1
sel => demux12[31].a1.IN1


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|demux1_32:wdm|demux1_2:dmLevel3[1].level3
a[0] <= demux12[0].a1.DB_MAX_OUTPUT_PORT_TYPE
a[1] <= demux12[1].a1.DB_MAX_OUTPUT_PORT_TYPE
a[2] <= demux12[2].a1.DB_MAX_OUTPUT_PORT_TYPE
a[3] <= demux12[3].a1.DB_MAX_OUTPUT_PORT_TYPE
a[4] <= demux12[4].a1.DB_MAX_OUTPUT_PORT_TYPE
a[5] <= demux12[5].a1.DB_MAX_OUTPUT_PORT_TYPE
a[6] <= demux12[6].a1.DB_MAX_OUTPUT_PORT_TYPE
a[7] <= demux12[7].a1.DB_MAX_OUTPUT_PORT_TYPE
a[8] <= demux12[8].a1.DB_MAX_OUTPUT_PORT_TYPE
a[9] <= demux12[9].a1.DB_MAX_OUTPUT_PORT_TYPE
a[10] <= demux12[10].a1.DB_MAX_OUTPUT_PORT_TYPE
a[11] <= demux12[11].a1.DB_MAX_OUTPUT_PORT_TYPE
a[12] <= demux12[12].a1.DB_MAX_OUTPUT_PORT_TYPE
a[13] <= demux12[13].a1.DB_MAX_OUTPUT_PORT_TYPE
a[14] <= demux12[14].a1.DB_MAX_OUTPUT_PORT_TYPE
a[15] <= demux12[15].a1.DB_MAX_OUTPUT_PORT_TYPE
a[16] <= demux12[16].a1.DB_MAX_OUTPUT_PORT_TYPE
a[17] <= demux12[17].a1.DB_MAX_OUTPUT_PORT_TYPE
a[18] <= demux12[18].a1.DB_MAX_OUTPUT_PORT_TYPE
a[19] <= demux12[19].a1.DB_MAX_OUTPUT_PORT_TYPE
a[20] <= demux12[20].a1.DB_MAX_OUTPUT_PORT_TYPE
a[21] <= demux12[21].a1.DB_MAX_OUTPUT_PORT_TYPE
a[22] <= demux12[22].a1.DB_MAX_OUTPUT_PORT_TYPE
a[23] <= demux12[23].a1.DB_MAX_OUTPUT_PORT_TYPE
a[24] <= demux12[24].a1.DB_MAX_OUTPUT_PORT_TYPE
a[25] <= demux12[25].a1.DB_MAX_OUTPUT_PORT_TYPE
a[26] <= demux12[26].a1.DB_MAX_OUTPUT_PORT_TYPE
a[27] <= demux12[27].a1.DB_MAX_OUTPUT_PORT_TYPE
a[28] <= demux12[28].a1.DB_MAX_OUTPUT_PORT_TYPE
a[29] <= demux12[29].a1.DB_MAX_OUTPUT_PORT_TYPE
a[30] <= demux12[30].a1.DB_MAX_OUTPUT_PORT_TYPE
a[31] <= demux12[31].a1.DB_MAX_OUTPUT_PORT_TYPE
b[0] <= demux12[0].a2.DB_MAX_OUTPUT_PORT_TYPE
b[1] <= demux12[1].a2.DB_MAX_OUTPUT_PORT_TYPE
b[2] <= demux12[2].a2.DB_MAX_OUTPUT_PORT_TYPE
b[3] <= demux12[3].a2.DB_MAX_OUTPUT_PORT_TYPE
b[4] <= demux12[4].a2.DB_MAX_OUTPUT_PORT_TYPE
b[5] <= demux12[5].a2.DB_MAX_OUTPUT_PORT_TYPE
b[6] <= demux12[6].a2.DB_MAX_OUTPUT_PORT_TYPE
b[7] <= demux12[7].a2.DB_MAX_OUTPUT_PORT_TYPE
b[8] <= demux12[8].a2.DB_MAX_OUTPUT_PORT_TYPE
b[9] <= demux12[9].a2.DB_MAX_OUTPUT_PORT_TYPE
b[10] <= demux12[10].a2.DB_MAX_OUTPUT_PORT_TYPE
b[11] <= demux12[11].a2.DB_MAX_OUTPUT_PORT_TYPE
b[12] <= demux12[12].a2.DB_MAX_OUTPUT_PORT_TYPE
b[13] <= demux12[13].a2.DB_MAX_OUTPUT_PORT_TYPE
b[14] <= demux12[14].a2.DB_MAX_OUTPUT_PORT_TYPE
b[15] <= demux12[15].a2.DB_MAX_OUTPUT_PORT_TYPE
b[16] <= demux12[16].a2.DB_MAX_OUTPUT_PORT_TYPE
b[17] <= demux12[17].a2.DB_MAX_OUTPUT_PORT_TYPE
b[18] <= demux12[18].a2.DB_MAX_OUTPUT_PORT_TYPE
b[19] <= demux12[19].a2.DB_MAX_OUTPUT_PORT_TYPE
b[20] <= demux12[20].a2.DB_MAX_OUTPUT_PORT_TYPE
b[21] <= demux12[21].a2.DB_MAX_OUTPUT_PORT_TYPE
b[22] <= demux12[22].a2.DB_MAX_OUTPUT_PORT_TYPE
b[23] <= demux12[23].a2.DB_MAX_OUTPUT_PORT_TYPE
b[24] <= demux12[24].a2.DB_MAX_OUTPUT_PORT_TYPE
b[25] <= demux12[25].a2.DB_MAX_OUTPUT_PORT_TYPE
b[26] <= demux12[26].a2.DB_MAX_OUTPUT_PORT_TYPE
b[27] <= demux12[27].a2.DB_MAX_OUTPUT_PORT_TYPE
b[28] <= demux12[28].a2.DB_MAX_OUTPUT_PORT_TYPE
b[29] <= demux12[29].a2.DB_MAX_OUTPUT_PORT_TYPE
b[30] <= demux12[30].a2.DB_MAX_OUTPUT_PORT_TYPE
b[31] <= demux12[31].a2.DB_MAX_OUTPUT_PORT_TYPE
in[0] => demux12[0].a1.IN0
in[0] => demux12[0].a2.IN1
in[1] => demux12[1].a1.IN0
in[1] => demux12[1].a2.IN1
in[2] => demux12[2].a1.IN0
in[2] => demux12[2].a2.IN1
in[3] => demux12[3].a1.IN0
in[3] => demux12[3].a2.IN1
in[4] => demux12[4].a1.IN0
in[4] => demux12[4].a2.IN1
in[5] => demux12[5].a1.IN0
in[5] => demux12[5].a2.IN1
in[6] => demux12[6].a1.IN0
in[6] => demux12[6].a2.IN1
in[7] => demux12[7].a1.IN0
in[7] => demux12[7].a2.IN1
in[8] => demux12[8].a1.IN0
in[8] => demux12[8].a2.IN1
in[9] => demux12[9].a1.IN0
in[9] => demux12[9].a2.IN1
in[10] => demux12[10].a1.IN0
in[10] => demux12[10].a2.IN1
in[11] => demux12[11].a1.IN0
in[11] => demux12[11].a2.IN1
in[12] => demux12[12].a1.IN0
in[12] => demux12[12].a2.IN1
in[13] => demux12[13].a1.IN0
in[13] => demux12[13].a2.IN1
in[14] => demux12[14].a1.IN0
in[14] => demux12[14].a2.IN1
in[15] => demux12[15].a1.IN0
in[15] => demux12[15].a2.IN1
in[16] => demux12[16].a1.IN0
in[16] => demux12[16].a2.IN1
in[17] => demux12[17].a1.IN0
in[17] => demux12[17].a2.IN1
in[18] => demux12[18].a1.IN0
in[18] => demux12[18].a2.IN1
in[19] => demux12[19].a1.IN0
in[19] => demux12[19].a2.IN1
in[20] => demux12[20].a1.IN0
in[20] => demux12[20].a2.IN1
in[21] => demux12[21].a1.IN0
in[21] => demux12[21].a2.IN1
in[22] => demux12[22].a1.IN0
in[22] => demux12[22].a2.IN1
in[23] => demux12[23].a1.IN0
in[23] => demux12[23].a2.IN1
in[24] => demux12[24].a1.IN0
in[24] => demux12[24].a2.IN1
in[25] => demux12[25].a1.IN0
in[25] => demux12[25].a2.IN1
in[26] => demux12[26].a1.IN0
in[26] => demux12[26].a2.IN1
in[27] => demux12[27].a1.IN0
in[27] => demux12[27].a2.IN1
in[28] => demux12[28].a1.IN0
in[28] => demux12[28].a2.IN1
in[29] => demux12[29].a1.IN0
in[29] => demux12[29].a2.IN1
in[30] => demux12[30].a1.IN0
in[30] => demux12[30].a2.IN1
in[31] => demux12[31].a1.IN0
in[31] => demux12[31].a2.IN1
sel => l2.DATAIN
sel => demux12[0].a1.IN1
sel => demux12[1].a1.IN1
sel => demux12[2].a1.IN1
sel => demux12[3].a1.IN1
sel => demux12[4].a1.IN1
sel => demux12[5].a1.IN1
sel => demux12[6].a1.IN1
sel => demux12[7].a1.IN1
sel => demux12[8].a1.IN1
sel => demux12[9].a1.IN1
sel => demux12[10].a1.IN1
sel => demux12[11].a1.IN1
sel => demux12[12].a1.IN1
sel => demux12[13].a1.IN1
sel => demux12[14].a1.IN1
sel => demux12[15].a1.IN1
sel => demux12[16].a1.IN1
sel => demux12[17].a1.IN1
sel => demux12[18].a1.IN1
sel => demux12[19].a1.IN1
sel => demux12[20].a1.IN1
sel => demux12[21].a1.IN1
sel => demux12[22].a1.IN1
sel => demux12[23].a1.IN1
sel => demux12[24].a1.IN1
sel => demux12[25].a1.IN1
sel => demux12[26].a1.IN1
sel => demux12[27].a1.IN1
sel => demux12[28].a1.IN1
sel => demux12[29].a1.IN1
sel => demux12[30].a1.IN1
sel => demux12[31].a1.IN1


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|demux1_32:wdm|demux1_2:dmLevel3[2].level3
a[0] <= demux12[0].a1.DB_MAX_OUTPUT_PORT_TYPE
a[1] <= demux12[1].a1.DB_MAX_OUTPUT_PORT_TYPE
a[2] <= demux12[2].a1.DB_MAX_OUTPUT_PORT_TYPE
a[3] <= demux12[3].a1.DB_MAX_OUTPUT_PORT_TYPE
a[4] <= demux12[4].a1.DB_MAX_OUTPUT_PORT_TYPE
a[5] <= demux12[5].a1.DB_MAX_OUTPUT_PORT_TYPE
a[6] <= demux12[6].a1.DB_MAX_OUTPUT_PORT_TYPE
a[7] <= demux12[7].a1.DB_MAX_OUTPUT_PORT_TYPE
a[8] <= demux12[8].a1.DB_MAX_OUTPUT_PORT_TYPE
a[9] <= demux12[9].a1.DB_MAX_OUTPUT_PORT_TYPE
a[10] <= demux12[10].a1.DB_MAX_OUTPUT_PORT_TYPE
a[11] <= demux12[11].a1.DB_MAX_OUTPUT_PORT_TYPE
a[12] <= demux12[12].a1.DB_MAX_OUTPUT_PORT_TYPE
a[13] <= demux12[13].a1.DB_MAX_OUTPUT_PORT_TYPE
a[14] <= demux12[14].a1.DB_MAX_OUTPUT_PORT_TYPE
a[15] <= demux12[15].a1.DB_MAX_OUTPUT_PORT_TYPE
a[16] <= demux12[16].a1.DB_MAX_OUTPUT_PORT_TYPE
a[17] <= demux12[17].a1.DB_MAX_OUTPUT_PORT_TYPE
a[18] <= demux12[18].a1.DB_MAX_OUTPUT_PORT_TYPE
a[19] <= demux12[19].a1.DB_MAX_OUTPUT_PORT_TYPE
a[20] <= demux12[20].a1.DB_MAX_OUTPUT_PORT_TYPE
a[21] <= demux12[21].a1.DB_MAX_OUTPUT_PORT_TYPE
a[22] <= demux12[22].a1.DB_MAX_OUTPUT_PORT_TYPE
a[23] <= demux12[23].a1.DB_MAX_OUTPUT_PORT_TYPE
a[24] <= demux12[24].a1.DB_MAX_OUTPUT_PORT_TYPE
a[25] <= demux12[25].a1.DB_MAX_OUTPUT_PORT_TYPE
a[26] <= demux12[26].a1.DB_MAX_OUTPUT_PORT_TYPE
a[27] <= demux12[27].a1.DB_MAX_OUTPUT_PORT_TYPE
a[28] <= demux12[28].a1.DB_MAX_OUTPUT_PORT_TYPE
a[29] <= demux12[29].a1.DB_MAX_OUTPUT_PORT_TYPE
a[30] <= demux12[30].a1.DB_MAX_OUTPUT_PORT_TYPE
a[31] <= demux12[31].a1.DB_MAX_OUTPUT_PORT_TYPE
b[0] <= demux12[0].a2.DB_MAX_OUTPUT_PORT_TYPE
b[1] <= demux12[1].a2.DB_MAX_OUTPUT_PORT_TYPE
b[2] <= demux12[2].a2.DB_MAX_OUTPUT_PORT_TYPE
b[3] <= demux12[3].a2.DB_MAX_OUTPUT_PORT_TYPE
b[4] <= demux12[4].a2.DB_MAX_OUTPUT_PORT_TYPE
b[5] <= demux12[5].a2.DB_MAX_OUTPUT_PORT_TYPE
b[6] <= demux12[6].a2.DB_MAX_OUTPUT_PORT_TYPE
b[7] <= demux12[7].a2.DB_MAX_OUTPUT_PORT_TYPE
b[8] <= demux12[8].a2.DB_MAX_OUTPUT_PORT_TYPE
b[9] <= demux12[9].a2.DB_MAX_OUTPUT_PORT_TYPE
b[10] <= demux12[10].a2.DB_MAX_OUTPUT_PORT_TYPE
b[11] <= demux12[11].a2.DB_MAX_OUTPUT_PORT_TYPE
b[12] <= demux12[12].a2.DB_MAX_OUTPUT_PORT_TYPE
b[13] <= demux12[13].a2.DB_MAX_OUTPUT_PORT_TYPE
b[14] <= demux12[14].a2.DB_MAX_OUTPUT_PORT_TYPE
b[15] <= demux12[15].a2.DB_MAX_OUTPUT_PORT_TYPE
b[16] <= demux12[16].a2.DB_MAX_OUTPUT_PORT_TYPE
b[17] <= demux12[17].a2.DB_MAX_OUTPUT_PORT_TYPE
b[18] <= demux12[18].a2.DB_MAX_OUTPUT_PORT_TYPE
b[19] <= demux12[19].a2.DB_MAX_OUTPUT_PORT_TYPE
b[20] <= demux12[20].a2.DB_MAX_OUTPUT_PORT_TYPE
b[21] <= demux12[21].a2.DB_MAX_OUTPUT_PORT_TYPE
b[22] <= demux12[22].a2.DB_MAX_OUTPUT_PORT_TYPE
b[23] <= demux12[23].a2.DB_MAX_OUTPUT_PORT_TYPE
b[24] <= demux12[24].a2.DB_MAX_OUTPUT_PORT_TYPE
b[25] <= demux12[25].a2.DB_MAX_OUTPUT_PORT_TYPE
b[26] <= demux12[26].a2.DB_MAX_OUTPUT_PORT_TYPE
b[27] <= demux12[27].a2.DB_MAX_OUTPUT_PORT_TYPE
b[28] <= demux12[28].a2.DB_MAX_OUTPUT_PORT_TYPE
b[29] <= demux12[29].a2.DB_MAX_OUTPUT_PORT_TYPE
b[30] <= demux12[30].a2.DB_MAX_OUTPUT_PORT_TYPE
b[31] <= demux12[31].a2.DB_MAX_OUTPUT_PORT_TYPE
in[0] => demux12[0].a1.IN0
in[0] => demux12[0].a2.IN1
in[1] => demux12[1].a1.IN0
in[1] => demux12[1].a2.IN1
in[2] => demux12[2].a1.IN0
in[2] => demux12[2].a2.IN1
in[3] => demux12[3].a1.IN0
in[3] => demux12[3].a2.IN1
in[4] => demux12[4].a1.IN0
in[4] => demux12[4].a2.IN1
in[5] => demux12[5].a1.IN0
in[5] => demux12[5].a2.IN1
in[6] => demux12[6].a1.IN0
in[6] => demux12[6].a2.IN1
in[7] => demux12[7].a1.IN0
in[7] => demux12[7].a2.IN1
in[8] => demux12[8].a1.IN0
in[8] => demux12[8].a2.IN1
in[9] => demux12[9].a1.IN0
in[9] => demux12[9].a2.IN1
in[10] => demux12[10].a1.IN0
in[10] => demux12[10].a2.IN1
in[11] => demux12[11].a1.IN0
in[11] => demux12[11].a2.IN1
in[12] => demux12[12].a1.IN0
in[12] => demux12[12].a2.IN1
in[13] => demux12[13].a1.IN0
in[13] => demux12[13].a2.IN1
in[14] => demux12[14].a1.IN0
in[14] => demux12[14].a2.IN1
in[15] => demux12[15].a1.IN0
in[15] => demux12[15].a2.IN1
in[16] => demux12[16].a1.IN0
in[16] => demux12[16].a2.IN1
in[17] => demux12[17].a1.IN0
in[17] => demux12[17].a2.IN1
in[18] => demux12[18].a1.IN0
in[18] => demux12[18].a2.IN1
in[19] => demux12[19].a1.IN0
in[19] => demux12[19].a2.IN1
in[20] => demux12[20].a1.IN0
in[20] => demux12[20].a2.IN1
in[21] => demux12[21].a1.IN0
in[21] => demux12[21].a2.IN1
in[22] => demux12[22].a1.IN0
in[22] => demux12[22].a2.IN1
in[23] => demux12[23].a1.IN0
in[23] => demux12[23].a2.IN1
in[24] => demux12[24].a1.IN0
in[24] => demux12[24].a2.IN1
in[25] => demux12[25].a1.IN0
in[25] => demux12[25].a2.IN1
in[26] => demux12[26].a1.IN0
in[26] => demux12[26].a2.IN1
in[27] => demux12[27].a1.IN0
in[27] => demux12[27].a2.IN1
in[28] => demux12[28].a1.IN0
in[28] => demux12[28].a2.IN1
in[29] => demux12[29].a1.IN0
in[29] => demux12[29].a2.IN1
in[30] => demux12[30].a1.IN0
in[30] => demux12[30].a2.IN1
in[31] => demux12[31].a1.IN0
in[31] => demux12[31].a2.IN1
sel => l2.DATAIN
sel => demux12[0].a1.IN1
sel => demux12[1].a1.IN1
sel => demux12[2].a1.IN1
sel => demux12[3].a1.IN1
sel => demux12[4].a1.IN1
sel => demux12[5].a1.IN1
sel => demux12[6].a1.IN1
sel => demux12[7].a1.IN1
sel => demux12[8].a1.IN1
sel => demux12[9].a1.IN1
sel => demux12[10].a1.IN1
sel => demux12[11].a1.IN1
sel => demux12[12].a1.IN1
sel => demux12[13].a1.IN1
sel => demux12[14].a1.IN1
sel => demux12[15].a1.IN1
sel => demux12[16].a1.IN1
sel => demux12[17].a1.IN1
sel => demux12[18].a1.IN1
sel => demux12[19].a1.IN1
sel => demux12[20].a1.IN1
sel => demux12[21].a1.IN1
sel => demux12[22].a1.IN1
sel => demux12[23].a1.IN1
sel => demux12[24].a1.IN1
sel => demux12[25].a1.IN1
sel => demux12[26].a1.IN1
sel => demux12[27].a1.IN1
sel => demux12[28].a1.IN1
sel => demux12[29].a1.IN1
sel => demux12[30].a1.IN1
sel => demux12[31].a1.IN1


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|demux1_32:wdm|demux1_2:dmLevel3[3].level3
a[0] <= demux12[0].a1.DB_MAX_OUTPUT_PORT_TYPE
a[1] <= demux12[1].a1.DB_MAX_OUTPUT_PORT_TYPE
a[2] <= demux12[2].a1.DB_MAX_OUTPUT_PORT_TYPE
a[3] <= demux12[3].a1.DB_MAX_OUTPUT_PORT_TYPE
a[4] <= demux12[4].a1.DB_MAX_OUTPUT_PORT_TYPE
a[5] <= demux12[5].a1.DB_MAX_OUTPUT_PORT_TYPE
a[6] <= demux12[6].a1.DB_MAX_OUTPUT_PORT_TYPE
a[7] <= demux12[7].a1.DB_MAX_OUTPUT_PORT_TYPE
a[8] <= demux12[8].a1.DB_MAX_OUTPUT_PORT_TYPE
a[9] <= demux12[9].a1.DB_MAX_OUTPUT_PORT_TYPE
a[10] <= demux12[10].a1.DB_MAX_OUTPUT_PORT_TYPE
a[11] <= demux12[11].a1.DB_MAX_OUTPUT_PORT_TYPE
a[12] <= demux12[12].a1.DB_MAX_OUTPUT_PORT_TYPE
a[13] <= demux12[13].a1.DB_MAX_OUTPUT_PORT_TYPE
a[14] <= demux12[14].a1.DB_MAX_OUTPUT_PORT_TYPE
a[15] <= demux12[15].a1.DB_MAX_OUTPUT_PORT_TYPE
a[16] <= demux12[16].a1.DB_MAX_OUTPUT_PORT_TYPE
a[17] <= demux12[17].a1.DB_MAX_OUTPUT_PORT_TYPE
a[18] <= demux12[18].a1.DB_MAX_OUTPUT_PORT_TYPE
a[19] <= demux12[19].a1.DB_MAX_OUTPUT_PORT_TYPE
a[20] <= demux12[20].a1.DB_MAX_OUTPUT_PORT_TYPE
a[21] <= demux12[21].a1.DB_MAX_OUTPUT_PORT_TYPE
a[22] <= demux12[22].a1.DB_MAX_OUTPUT_PORT_TYPE
a[23] <= demux12[23].a1.DB_MAX_OUTPUT_PORT_TYPE
a[24] <= demux12[24].a1.DB_MAX_OUTPUT_PORT_TYPE
a[25] <= demux12[25].a1.DB_MAX_OUTPUT_PORT_TYPE
a[26] <= demux12[26].a1.DB_MAX_OUTPUT_PORT_TYPE
a[27] <= demux12[27].a1.DB_MAX_OUTPUT_PORT_TYPE
a[28] <= demux12[28].a1.DB_MAX_OUTPUT_PORT_TYPE
a[29] <= demux12[29].a1.DB_MAX_OUTPUT_PORT_TYPE
a[30] <= demux12[30].a1.DB_MAX_OUTPUT_PORT_TYPE
a[31] <= demux12[31].a1.DB_MAX_OUTPUT_PORT_TYPE
b[0] <= demux12[0].a2.DB_MAX_OUTPUT_PORT_TYPE
b[1] <= demux12[1].a2.DB_MAX_OUTPUT_PORT_TYPE
b[2] <= demux12[2].a2.DB_MAX_OUTPUT_PORT_TYPE
b[3] <= demux12[3].a2.DB_MAX_OUTPUT_PORT_TYPE
b[4] <= demux12[4].a2.DB_MAX_OUTPUT_PORT_TYPE
b[5] <= demux12[5].a2.DB_MAX_OUTPUT_PORT_TYPE
b[6] <= demux12[6].a2.DB_MAX_OUTPUT_PORT_TYPE
b[7] <= demux12[7].a2.DB_MAX_OUTPUT_PORT_TYPE
b[8] <= demux12[8].a2.DB_MAX_OUTPUT_PORT_TYPE
b[9] <= demux12[9].a2.DB_MAX_OUTPUT_PORT_TYPE
b[10] <= demux12[10].a2.DB_MAX_OUTPUT_PORT_TYPE
b[11] <= demux12[11].a2.DB_MAX_OUTPUT_PORT_TYPE
b[12] <= demux12[12].a2.DB_MAX_OUTPUT_PORT_TYPE
b[13] <= demux12[13].a2.DB_MAX_OUTPUT_PORT_TYPE
b[14] <= demux12[14].a2.DB_MAX_OUTPUT_PORT_TYPE
b[15] <= demux12[15].a2.DB_MAX_OUTPUT_PORT_TYPE
b[16] <= demux12[16].a2.DB_MAX_OUTPUT_PORT_TYPE
b[17] <= demux12[17].a2.DB_MAX_OUTPUT_PORT_TYPE
b[18] <= demux12[18].a2.DB_MAX_OUTPUT_PORT_TYPE
b[19] <= demux12[19].a2.DB_MAX_OUTPUT_PORT_TYPE
b[20] <= demux12[20].a2.DB_MAX_OUTPUT_PORT_TYPE
b[21] <= demux12[21].a2.DB_MAX_OUTPUT_PORT_TYPE
b[22] <= demux12[22].a2.DB_MAX_OUTPUT_PORT_TYPE
b[23] <= demux12[23].a2.DB_MAX_OUTPUT_PORT_TYPE
b[24] <= demux12[24].a2.DB_MAX_OUTPUT_PORT_TYPE
b[25] <= demux12[25].a2.DB_MAX_OUTPUT_PORT_TYPE
b[26] <= demux12[26].a2.DB_MAX_OUTPUT_PORT_TYPE
b[27] <= demux12[27].a2.DB_MAX_OUTPUT_PORT_TYPE
b[28] <= demux12[28].a2.DB_MAX_OUTPUT_PORT_TYPE
b[29] <= demux12[29].a2.DB_MAX_OUTPUT_PORT_TYPE
b[30] <= demux12[30].a2.DB_MAX_OUTPUT_PORT_TYPE
b[31] <= demux12[31].a2.DB_MAX_OUTPUT_PORT_TYPE
in[0] => demux12[0].a1.IN0
in[0] => demux12[0].a2.IN1
in[1] => demux12[1].a1.IN0
in[1] => demux12[1].a2.IN1
in[2] => demux12[2].a1.IN0
in[2] => demux12[2].a2.IN1
in[3] => demux12[3].a1.IN0
in[3] => demux12[3].a2.IN1
in[4] => demux12[4].a1.IN0
in[4] => demux12[4].a2.IN1
in[5] => demux12[5].a1.IN0
in[5] => demux12[5].a2.IN1
in[6] => demux12[6].a1.IN0
in[6] => demux12[6].a2.IN1
in[7] => demux12[7].a1.IN0
in[7] => demux12[7].a2.IN1
in[8] => demux12[8].a1.IN0
in[8] => demux12[8].a2.IN1
in[9] => demux12[9].a1.IN0
in[9] => demux12[9].a2.IN1
in[10] => demux12[10].a1.IN0
in[10] => demux12[10].a2.IN1
in[11] => demux12[11].a1.IN0
in[11] => demux12[11].a2.IN1
in[12] => demux12[12].a1.IN0
in[12] => demux12[12].a2.IN1
in[13] => demux12[13].a1.IN0
in[13] => demux12[13].a2.IN1
in[14] => demux12[14].a1.IN0
in[14] => demux12[14].a2.IN1
in[15] => demux12[15].a1.IN0
in[15] => demux12[15].a2.IN1
in[16] => demux12[16].a1.IN0
in[16] => demux12[16].a2.IN1
in[17] => demux12[17].a1.IN0
in[17] => demux12[17].a2.IN1
in[18] => demux12[18].a1.IN0
in[18] => demux12[18].a2.IN1
in[19] => demux12[19].a1.IN0
in[19] => demux12[19].a2.IN1
in[20] => demux12[20].a1.IN0
in[20] => demux12[20].a2.IN1
in[21] => demux12[21].a1.IN0
in[21] => demux12[21].a2.IN1
in[22] => demux12[22].a1.IN0
in[22] => demux12[22].a2.IN1
in[23] => demux12[23].a1.IN0
in[23] => demux12[23].a2.IN1
in[24] => demux12[24].a1.IN0
in[24] => demux12[24].a2.IN1
in[25] => demux12[25].a1.IN0
in[25] => demux12[25].a2.IN1
in[26] => demux12[26].a1.IN0
in[26] => demux12[26].a2.IN1
in[27] => demux12[27].a1.IN0
in[27] => demux12[27].a2.IN1
in[28] => demux12[28].a1.IN0
in[28] => demux12[28].a2.IN1
in[29] => demux12[29].a1.IN0
in[29] => demux12[29].a2.IN1
in[30] => demux12[30].a1.IN0
in[30] => demux12[30].a2.IN1
in[31] => demux12[31].a1.IN0
in[31] => demux12[31].a2.IN1
sel => l2.DATAIN
sel => demux12[0].a1.IN1
sel => demux12[1].a1.IN1
sel => demux12[2].a1.IN1
sel => demux12[3].a1.IN1
sel => demux12[4].a1.IN1
sel => demux12[5].a1.IN1
sel => demux12[6].a1.IN1
sel => demux12[7].a1.IN1
sel => demux12[8].a1.IN1
sel => demux12[9].a1.IN1
sel => demux12[10].a1.IN1
sel => demux12[11].a1.IN1
sel => demux12[12].a1.IN1
sel => demux12[13].a1.IN1
sel => demux12[14].a1.IN1
sel => demux12[15].a1.IN1
sel => demux12[16].a1.IN1
sel => demux12[17].a1.IN1
sel => demux12[18].a1.IN1
sel => demux12[19].a1.IN1
sel => demux12[20].a1.IN1
sel => demux12[21].a1.IN1
sel => demux12[22].a1.IN1
sel => demux12[23].a1.IN1
sel => demux12[24].a1.IN1
sel => demux12[25].a1.IN1
sel => demux12[26].a1.IN1
sel => demux12[27].a1.IN1
sel => demux12[28].a1.IN1
sel => demux12[29].a1.IN1
sel => demux12[30].a1.IN1
sel => demux12[31].a1.IN1


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|demux1_32:wdm|demux1_2:dmLevel3[4].level3
a[0] <= demux12[0].a1.DB_MAX_OUTPUT_PORT_TYPE
a[1] <= demux12[1].a1.DB_MAX_OUTPUT_PORT_TYPE
a[2] <= demux12[2].a1.DB_MAX_OUTPUT_PORT_TYPE
a[3] <= demux12[3].a1.DB_MAX_OUTPUT_PORT_TYPE
a[4] <= demux12[4].a1.DB_MAX_OUTPUT_PORT_TYPE
a[5] <= demux12[5].a1.DB_MAX_OUTPUT_PORT_TYPE
a[6] <= demux12[6].a1.DB_MAX_OUTPUT_PORT_TYPE
a[7] <= demux12[7].a1.DB_MAX_OUTPUT_PORT_TYPE
a[8] <= demux12[8].a1.DB_MAX_OUTPUT_PORT_TYPE
a[9] <= demux12[9].a1.DB_MAX_OUTPUT_PORT_TYPE
a[10] <= demux12[10].a1.DB_MAX_OUTPUT_PORT_TYPE
a[11] <= demux12[11].a1.DB_MAX_OUTPUT_PORT_TYPE
a[12] <= demux12[12].a1.DB_MAX_OUTPUT_PORT_TYPE
a[13] <= demux12[13].a1.DB_MAX_OUTPUT_PORT_TYPE
a[14] <= demux12[14].a1.DB_MAX_OUTPUT_PORT_TYPE
a[15] <= demux12[15].a1.DB_MAX_OUTPUT_PORT_TYPE
a[16] <= demux12[16].a1.DB_MAX_OUTPUT_PORT_TYPE
a[17] <= demux12[17].a1.DB_MAX_OUTPUT_PORT_TYPE
a[18] <= demux12[18].a1.DB_MAX_OUTPUT_PORT_TYPE
a[19] <= demux12[19].a1.DB_MAX_OUTPUT_PORT_TYPE
a[20] <= demux12[20].a1.DB_MAX_OUTPUT_PORT_TYPE
a[21] <= demux12[21].a1.DB_MAX_OUTPUT_PORT_TYPE
a[22] <= demux12[22].a1.DB_MAX_OUTPUT_PORT_TYPE
a[23] <= demux12[23].a1.DB_MAX_OUTPUT_PORT_TYPE
a[24] <= demux12[24].a1.DB_MAX_OUTPUT_PORT_TYPE
a[25] <= demux12[25].a1.DB_MAX_OUTPUT_PORT_TYPE
a[26] <= demux12[26].a1.DB_MAX_OUTPUT_PORT_TYPE
a[27] <= demux12[27].a1.DB_MAX_OUTPUT_PORT_TYPE
a[28] <= demux12[28].a1.DB_MAX_OUTPUT_PORT_TYPE
a[29] <= demux12[29].a1.DB_MAX_OUTPUT_PORT_TYPE
a[30] <= demux12[30].a1.DB_MAX_OUTPUT_PORT_TYPE
a[31] <= demux12[31].a1.DB_MAX_OUTPUT_PORT_TYPE
b[0] <= demux12[0].a2.DB_MAX_OUTPUT_PORT_TYPE
b[1] <= demux12[1].a2.DB_MAX_OUTPUT_PORT_TYPE
b[2] <= demux12[2].a2.DB_MAX_OUTPUT_PORT_TYPE
b[3] <= demux12[3].a2.DB_MAX_OUTPUT_PORT_TYPE
b[4] <= demux12[4].a2.DB_MAX_OUTPUT_PORT_TYPE
b[5] <= demux12[5].a2.DB_MAX_OUTPUT_PORT_TYPE
b[6] <= demux12[6].a2.DB_MAX_OUTPUT_PORT_TYPE
b[7] <= demux12[7].a2.DB_MAX_OUTPUT_PORT_TYPE
b[8] <= demux12[8].a2.DB_MAX_OUTPUT_PORT_TYPE
b[9] <= demux12[9].a2.DB_MAX_OUTPUT_PORT_TYPE
b[10] <= demux12[10].a2.DB_MAX_OUTPUT_PORT_TYPE
b[11] <= demux12[11].a2.DB_MAX_OUTPUT_PORT_TYPE
b[12] <= demux12[12].a2.DB_MAX_OUTPUT_PORT_TYPE
b[13] <= demux12[13].a2.DB_MAX_OUTPUT_PORT_TYPE
b[14] <= demux12[14].a2.DB_MAX_OUTPUT_PORT_TYPE
b[15] <= demux12[15].a2.DB_MAX_OUTPUT_PORT_TYPE
b[16] <= demux12[16].a2.DB_MAX_OUTPUT_PORT_TYPE
b[17] <= demux12[17].a2.DB_MAX_OUTPUT_PORT_TYPE
b[18] <= demux12[18].a2.DB_MAX_OUTPUT_PORT_TYPE
b[19] <= demux12[19].a2.DB_MAX_OUTPUT_PORT_TYPE
b[20] <= demux12[20].a2.DB_MAX_OUTPUT_PORT_TYPE
b[21] <= demux12[21].a2.DB_MAX_OUTPUT_PORT_TYPE
b[22] <= demux12[22].a2.DB_MAX_OUTPUT_PORT_TYPE
b[23] <= demux12[23].a2.DB_MAX_OUTPUT_PORT_TYPE
b[24] <= demux12[24].a2.DB_MAX_OUTPUT_PORT_TYPE
b[25] <= demux12[25].a2.DB_MAX_OUTPUT_PORT_TYPE
b[26] <= demux12[26].a2.DB_MAX_OUTPUT_PORT_TYPE
b[27] <= demux12[27].a2.DB_MAX_OUTPUT_PORT_TYPE
b[28] <= demux12[28].a2.DB_MAX_OUTPUT_PORT_TYPE
b[29] <= demux12[29].a2.DB_MAX_OUTPUT_PORT_TYPE
b[30] <= demux12[30].a2.DB_MAX_OUTPUT_PORT_TYPE
b[31] <= demux12[31].a2.DB_MAX_OUTPUT_PORT_TYPE
in[0] => demux12[0].a1.IN0
in[0] => demux12[0].a2.IN1
in[1] => demux12[1].a1.IN0
in[1] => demux12[1].a2.IN1
in[2] => demux12[2].a1.IN0
in[2] => demux12[2].a2.IN1
in[3] => demux12[3].a1.IN0
in[3] => demux12[3].a2.IN1
in[4] => demux12[4].a1.IN0
in[4] => demux12[4].a2.IN1
in[5] => demux12[5].a1.IN0
in[5] => demux12[5].a2.IN1
in[6] => demux12[6].a1.IN0
in[6] => demux12[6].a2.IN1
in[7] => demux12[7].a1.IN0
in[7] => demux12[7].a2.IN1
in[8] => demux12[8].a1.IN0
in[8] => demux12[8].a2.IN1
in[9] => demux12[9].a1.IN0
in[9] => demux12[9].a2.IN1
in[10] => demux12[10].a1.IN0
in[10] => demux12[10].a2.IN1
in[11] => demux12[11].a1.IN0
in[11] => demux12[11].a2.IN1
in[12] => demux12[12].a1.IN0
in[12] => demux12[12].a2.IN1
in[13] => demux12[13].a1.IN0
in[13] => demux12[13].a2.IN1
in[14] => demux12[14].a1.IN0
in[14] => demux12[14].a2.IN1
in[15] => demux12[15].a1.IN0
in[15] => demux12[15].a2.IN1
in[16] => demux12[16].a1.IN0
in[16] => demux12[16].a2.IN1
in[17] => demux12[17].a1.IN0
in[17] => demux12[17].a2.IN1
in[18] => demux12[18].a1.IN0
in[18] => demux12[18].a2.IN1
in[19] => demux12[19].a1.IN0
in[19] => demux12[19].a2.IN1
in[20] => demux12[20].a1.IN0
in[20] => demux12[20].a2.IN1
in[21] => demux12[21].a1.IN0
in[21] => demux12[21].a2.IN1
in[22] => demux12[22].a1.IN0
in[22] => demux12[22].a2.IN1
in[23] => demux12[23].a1.IN0
in[23] => demux12[23].a2.IN1
in[24] => demux12[24].a1.IN0
in[24] => demux12[24].a2.IN1
in[25] => demux12[25].a1.IN0
in[25] => demux12[25].a2.IN1
in[26] => demux12[26].a1.IN0
in[26] => demux12[26].a2.IN1
in[27] => demux12[27].a1.IN0
in[27] => demux12[27].a2.IN1
in[28] => demux12[28].a1.IN0
in[28] => demux12[28].a2.IN1
in[29] => demux12[29].a1.IN0
in[29] => demux12[29].a2.IN1
in[30] => demux12[30].a1.IN0
in[30] => demux12[30].a2.IN1
in[31] => demux12[31].a1.IN0
in[31] => demux12[31].a2.IN1
sel => l2.DATAIN
sel => demux12[0].a1.IN1
sel => demux12[1].a1.IN1
sel => demux12[2].a1.IN1
sel => demux12[3].a1.IN1
sel => demux12[4].a1.IN1
sel => demux12[5].a1.IN1
sel => demux12[6].a1.IN1
sel => demux12[7].a1.IN1
sel => demux12[8].a1.IN1
sel => demux12[9].a1.IN1
sel => demux12[10].a1.IN1
sel => demux12[11].a1.IN1
sel => demux12[12].a1.IN1
sel => demux12[13].a1.IN1
sel => demux12[14].a1.IN1
sel => demux12[15].a1.IN1
sel => demux12[16].a1.IN1
sel => demux12[17].a1.IN1
sel => demux12[18].a1.IN1
sel => demux12[19].a1.IN1
sel => demux12[20].a1.IN1
sel => demux12[21].a1.IN1
sel => demux12[22].a1.IN1
sel => demux12[23].a1.IN1
sel => demux12[24].a1.IN1
sel => demux12[25].a1.IN1
sel => demux12[26].a1.IN1
sel => demux12[27].a1.IN1
sel => demux12[28].a1.IN1
sel => demux12[29].a1.IN1
sel => demux12[30].a1.IN1
sel => demux12[31].a1.IN1


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|demux1_32:wdm|demux1_2:dmLevel3[5].level3
a[0] <= demux12[0].a1.DB_MAX_OUTPUT_PORT_TYPE
a[1] <= demux12[1].a1.DB_MAX_OUTPUT_PORT_TYPE
a[2] <= demux12[2].a1.DB_MAX_OUTPUT_PORT_TYPE
a[3] <= demux12[3].a1.DB_MAX_OUTPUT_PORT_TYPE
a[4] <= demux12[4].a1.DB_MAX_OUTPUT_PORT_TYPE
a[5] <= demux12[5].a1.DB_MAX_OUTPUT_PORT_TYPE
a[6] <= demux12[6].a1.DB_MAX_OUTPUT_PORT_TYPE
a[7] <= demux12[7].a1.DB_MAX_OUTPUT_PORT_TYPE
a[8] <= demux12[8].a1.DB_MAX_OUTPUT_PORT_TYPE
a[9] <= demux12[9].a1.DB_MAX_OUTPUT_PORT_TYPE
a[10] <= demux12[10].a1.DB_MAX_OUTPUT_PORT_TYPE
a[11] <= demux12[11].a1.DB_MAX_OUTPUT_PORT_TYPE
a[12] <= demux12[12].a1.DB_MAX_OUTPUT_PORT_TYPE
a[13] <= demux12[13].a1.DB_MAX_OUTPUT_PORT_TYPE
a[14] <= demux12[14].a1.DB_MAX_OUTPUT_PORT_TYPE
a[15] <= demux12[15].a1.DB_MAX_OUTPUT_PORT_TYPE
a[16] <= demux12[16].a1.DB_MAX_OUTPUT_PORT_TYPE
a[17] <= demux12[17].a1.DB_MAX_OUTPUT_PORT_TYPE
a[18] <= demux12[18].a1.DB_MAX_OUTPUT_PORT_TYPE
a[19] <= demux12[19].a1.DB_MAX_OUTPUT_PORT_TYPE
a[20] <= demux12[20].a1.DB_MAX_OUTPUT_PORT_TYPE
a[21] <= demux12[21].a1.DB_MAX_OUTPUT_PORT_TYPE
a[22] <= demux12[22].a1.DB_MAX_OUTPUT_PORT_TYPE
a[23] <= demux12[23].a1.DB_MAX_OUTPUT_PORT_TYPE
a[24] <= demux12[24].a1.DB_MAX_OUTPUT_PORT_TYPE
a[25] <= demux12[25].a1.DB_MAX_OUTPUT_PORT_TYPE
a[26] <= demux12[26].a1.DB_MAX_OUTPUT_PORT_TYPE
a[27] <= demux12[27].a1.DB_MAX_OUTPUT_PORT_TYPE
a[28] <= demux12[28].a1.DB_MAX_OUTPUT_PORT_TYPE
a[29] <= demux12[29].a1.DB_MAX_OUTPUT_PORT_TYPE
a[30] <= demux12[30].a1.DB_MAX_OUTPUT_PORT_TYPE
a[31] <= demux12[31].a1.DB_MAX_OUTPUT_PORT_TYPE
b[0] <= demux12[0].a2.DB_MAX_OUTPUT_PORT_TYPE
b[1] <= demux12[1].a2.DB_MAX_OUTPUT_PORT_TYPE
b[2] <= demux12[2].a2.DB_MAX_OUTPUT_PORT_TYPE
b[3] <= demux12[3].a2.DB_MAX_OUTPUT_PORT_TYPE
b[4] <= demux12[4].a2.DB_MAX_OUTPUT_PORT_TYPE
b[5] <= demux12[5].a2.DB_MAX_OUTPUT_PORT_TYPE
b[6] <= demux12[6].a2.DB_MAX_OUTPUT_PORT_TYPE
b[7] <= demux12[7].a2.DB_MAX_OUTPUT_PORT_TYPE
b[8] <= demux12[8].a2.DB_MAX_OUTPUT_PORT_TYPE
b[9] <= demux12[9].a2.DB_MAX_OUTPUT_PORT_TYPE
b[10] <= demux12[10].a2.DB_MAX_OUTPUT_PORT_TYPE
b[11] <= demux12[11].a2.DB_MAX_OUTPUT_PORT_TYPE
b[12] <= demux12[12].a2.DB_MAX_OUTPUT_PORT_TYPE
b[13] <= demux12[13].a2.DB_MAX_OUTPUT_PORT_TYPE
b[14] <= demux12[14].a2.DB_MAX_OUTPUT_PORT_TYPE
b[15] <= demux12[15].a2.DB_MAX_OUTPUT_PORT_TYPE
b[16] <= demux12[16].a2.DB_MAX_OUTPUT_PORT_TYPE
b[17] <= demux12[17].a2.DB_MAX_OUTPUT_PORT_TYPE
b[18] <= demux12[18].a2.DB_MAX_OUTPUT_PORT_TYPE
b[19] <= demux12[19].a2.DB_MAX_OUTPUT_PORT_TYPE
b[20] <= demux12[20].a2.DB_MAX_OUTPUT_PORT_TYPE
b[21] <= demux12[21].a2.DB_MAX_OUTPUT_PORT_TYPE
b[22] <= demux12[22].a2.DB_MAX_OUTPUT_PORT_TYPE
b[23] <= demux12[23].a2.DB_MAX_OUTPUT_PORT_TYPE
b[24] <= demux12[24].a2.DB_MAX_OUTPUT_PORT_TYPE
b[25] <= demux12[25].a2.DB_MAX_OUTPUT_PORT_TYPE
b[26] <= demux12[26].a2.DB_MAX_OUTPUT_PORT_TYPE
b[27] <= demux12[27].a2.DB_MAX_OUTPUT_PORT_TYPE
b[28] <= demux12[28].a2.DB_MAX_OUTPUT_PORT_TYPE
b[29] <= demux12[29].a2.DB_MAX_OUTPUT_PORT_TYPE
b[30] <= demux12[30].a2.DB_MAX_OUTPUT_PORT_TYPE
b[31] <= demux12[31].a2.DB_MAX_OUTPUT_PORT_TYPE
in[0] => demux12[0].a1.IN0
in[0] => demux12[0].a2.IN1
in[1] => demux12[1].a1.IN0
in[1] => demux12[1].a2.IN1
in[2] => demux12[2].a1.IN0
in[2] => demux12[2].a2.IN1
in[3] => demux12[3].a1.IN0
in[3] => demux12[3].a2.IN1
in[4] => demux12[4].a1.IN0
in[4] => demux12[4].a2.IN1
in[5] => demux12[5].a1.IN0
in[5] => demux12[5].a2.IN1
in[6] => demux12[6].a1.IN0
in[6] => demux12[6].a2.IN1
in[7] => demux12[7].a1.IN0
in[7] => demux12[7].a2.IN1
in[8] => demux12[8].a1.IN0
in[8] => demux12[8].a2.IN1
in[9] => demux12[9].a1.IN0
in[9] => demux12[9].a2.IN1
in[10] => demux12[10].a1.IN0
in[10] => demux12[10].a2.IN1
in[11] => demux12[11].a1.IN0
in[11] => demux12[11].a2.IN1
in[12] => demux12[12].a1.IN0
in[12] => demux12[12].a2.IN1
in[13] => demux12[13].a1.IN0
in[13] => demux12[13].a2.IN1
in[14] => demux12[14].a1.IN0
in[14] => demux12[14].a2.IN1
in[15] => demux12[15].a1.IN0
in[15] => demux12[15].a2.IN1
in[16] => demux12[16].a1.IN0
in[16] => demux12[16].a2.IN1
in[17] => demux12[17].a1.IN0
in[17] => demux12[17].a2.IN1
in[18] => demux12[18].a1.IN0
in[18] => demux12[18].a2.IN1
in[19] => demux12[19].a1.IN0
in[19] => demux12[19].a2.IN1
in[20] => demux12[20].a1.IN0
in[20] => demux12[20].a2.IN1
in[21] => demux12[21].a1.IN0
in[21] => demux12[21].a2.IN1
in[22] => demux12[22].a1.IN0
in[22] => demux12[22].a2.IN1
in[23] => demux12[23].a1.IN0
in[23] => demux12[23].a2.IN1
in[24] => demux12[24].a1.IN0
in[24] => demux12[24].a2.IN1
in[25] => demux12[25].a1.IN0
in[25] => demux12[25].a2.IN1
in[26] => demux12[26].a1.IN0
in[26] => demux12[26].a2.IN1
in[27] => demux12[27].a1.IN0
in[27] => demux12[27].a2.IN1
in[28] => demux12[28].a1.IN0
in[28] => demux12[28].a2.IN1
in[29] => demux12[29].a1.IN0
in[29] => demux12[29].a2.IN1
in[30] => demux12[30].a1.IN0
in[30] => demux12[30].a2.IN1
in[31] => demux12[31].a1.IN0
in[31] => demux12[31].a2.IN1
sel => l2.DATAIN
sel => demux12[0].a1.IN1
sel => demux12[1].a1.IN1
sel => demux12[2].a1.IN1
sel => demux12[3].a1.IN1
sel => demux12[4].a1.IN1
sel => demux12[5].a1.IN1
sel => demux12[6].a1.IN1
sel => demux12[7].a1.IN1
sel => demux12[8].a1.IN1
sel => demux12[9].a1.IN1
sel => demux12[10].a1.IN1
sel => demux12[11].a1.IN1
sel => demux12[12].a1.IN1
sel => demux12[13].a1.IN1
sel => demux12[14].a1.IN1
sel => demux12[15].a1.IN1
sel => demux12[16].a1.IN1
sel => demux12[17].a1.IN1
sel => demux12[18].a1.IN1
sel => demux12[19].a1.IN1
sel => demux12[20].a1.IN1
sel => demux12[21].a1.IN1
sel => demux12[22].a1.IN1
sel => demux12[23].a1.IN1
sel => demux12[24].a1.IN1
sel => demux12[25].a1.IN1
sel => demux12[26].a1.IN1
sel => demux12[27].a1.IN1
sel => demux12[28].a1.IN1
sel => demux12[29].a1.IN1
sel => demux12[30].a1.IN1
sel => demux12[31].a1.IN1


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|demux1_32:wdm|demux1_2:dmLevel3[6].level3
a[0] <= demux12[0].a1.DB_MAX_OUTPUT_PORT_TYPE
a[1] <= demux12[1].a1.DB_MAX_OUTPUT_PORT_TYPE
a[2] <= demux12[2].a1.DB_MAX_OUTPUT_PORT_TYPE
a[3] <= demux12[3].a1.DB_MAX_OUTPUT_PORT_TYPE
a[4] <= demux12[4].a1.DB_MAX_OUTPUT_PORT_TYPE
a[5] <= demux12[5].a1.DB_MAX_OUTPUT_PORT_TYPE
a[6] <= demux12[6].a1.DB_MAX_OUTPUT_PORT_TYPE
a[7] <= demux12[7].a1.DB_MAX_OUTPUT_PORT_TYPE
a[8] <= demux12[8].a1.DB_MAX_OUTPUT_PORT_TYPE
a[9] <= demux12[9].a1.DB_MAX_OUTPUT_PORT_TYPE
a[10] <= demux12[10].a1.DB_MAX_OUTPUT_PORT_TYPE
a[11] <= demux12[11].a1.DB_MAX_OUTPUT_PORT_TYPE
a[12] <= demux12[12].a1.DB_MAX_OUTPUT_PORT_TYPE
a[13] <= demux12[13].a1.DB_MAX_OUTPUT_PORT_TYPE
a[14] <= demux12[14].a1.DB_MAX_OUTPUT_PORT_TYPE
a[15] <= demux12[15].a1.DB_MAX_OUTPUT_PORT_TYPE
a[16] <= demux12[16].a1.DB_MAX_OUTPUT_PORT_TYPE
a[17] <= demux12[17].a1.DB_MAX_OUTPUT_PORT_TYPE
a[18] <= demux12[18].a1.DB_MAX_OUTPUT_PORT_TYPE
a[19] <= demux12[19].a1.DB_MAX_OUTPUT_PORT_TYPE
a[20] <= demux12[20].a1.DB_MAX_OUTPUT_PORT_TYPE
a[21] <= demux12[21].a1.DB_MAX_OUTPUT_PORT_TYPE
a[22] <= demux12[22].a1.DB_MAX_OUTPUT_PORT_TYPE
a[23] <= demux12[23].a1.DB_MAX_OUTPUT_PORT_TYPE
a[24] <= demux12[24].a1.DB_MAX_OUTPUT_PORT_TYPE
a[25] <= demux12[25].a1.DB_MAX_OUTPUT_PORT_TYPE
a[26] <= demux12[26].a1.DB_MAX_OUTPUT_PORT_TYPE
a[27] <= demux12[27].a1.DB_MAX_OUTPUT_PORT_TYPE
a[28] <= demux12[28].a1.DB_MAX_OUTPUT_PORT_TYPE
a[29] <= demux12[29].a1.DB_MAX_OUTPUT_PORT_TYPE
a[30] <= demux12[30].a1.DB_MAX_OUTPUT_PORT_TYPE
a[31] <= demux12[31].a1.DB_MAX_OUTPUT_PORT_TYPE
b[0] <= demux12[0].a2.DB_MAX_OUTPUT_PORT_TYPE
b[1] <= demux12[1].a2.DB_MAX_OUTPUT_PORT_TYPE
b[2] <= demux12[2].a2.DB_MAX_OUTPUT_PORT_TYPE
b[3] <= demux12[3].a2.DB_MAX_OUTPUT_PORT_TYPE
b[4] <= demux12[4].a2.DB_MAX_OUTPUT_PORT_TYPE
b[5] <= demux12[5].a2.DB_MAX_OUTPUT_PORT_TYPE
b[6] <= demux12[6].a2.DB_MAX_OUTPUT_PORT_TYPE
b[7] <= demux12[7].a2.DB_MAX_OUTPUT_PORT_TYPE
b[8] <= demux12[8].a2.DB_MAX_OUTPUT_PORT_TYPE
b[9] <= demux12[9].a2.DB_MAX_OUTPUT_PORT_TYPE
b[10] <= demux12[10].a2.DB_MAX_OUTPUT_PORT_TYPE
b[11] <= demux12[11].a2.DB_MAX_OUTPUT_PORT_TYPE
b[12] <= demux12[12].a2.DB_MAX_OUTPUT_PORT_TYPE
b[13] <= demux12[13].a2.DB_MAX_OUTPUT_PORT_TYPE
b[14] <= demux12[14].a2.DB_MAX_OUTPUT_PORT_TYPE
b[15] <= demux12[15].a2.DB_MAX_OUTPUT_PORT_TYPE
b[16] <= demux12[16].a2.DB_MAX_OUTPUT_PORT_TYPE
b[17] <= demux12[17].a2.DB_MAX_OUTPUT_PORT_TYPE
b[18] <= demux12[18].a2.DB_MAX_OUTPUT_PORT_TYPE
b[19] <= demux12[19].a2.DB_MAX_OUTPUT_PORT_TYPE
b[20] <= demux12[20].a2.DB_MAX_OUTPUT_PORT_TYPE
b[21] <= demux12[21].a2.DB_MAX_OUTPUT_PORT_TYPE
b[22] <= demux12[22].a2.DB_MAX_OUTPUT_PORT_TYPE
b[23] <= demux12[23].a2.DB_MAX_OUTPUT_PORT_TYPE
b[24] <= demux12[24].a2.DB_MAX_OUTPUT_PORT_TYPE
b[25] <= demux12[25].a2.DB_MAX_OUTPUT_PORT_TYPE
b[26] <= demux12[26].a2.DB_MAX_OUTPUT_PORT_TYPE
b[27] <= demux12[27].a2.DB_MAX_OUTPUT_PORT_TYPE
b[28] <= demux12[28].a2.DB_MAX_OUTPUT_PORT_TYPE
b[29] <= demux12[29].a2.DB_MAX_OUTPUT_PORT_TYPE
b[30] <= demux12[30].a2.DB_MAX_OUTPUT_PORT_TYPE
b[31] <= demux12[31].a2.DB_MAX_OUTPUT_PORT_TYPE
in[0] => demux12[0].a1.IN0
in[0] => demux12[0].a2.IN1
in[1] => demux12[1].a1.IN0
in[1] => demux12[1].a2.IN1
in[2] => demux12[2].a1.IN0
in[2] => demux12[2].a2.IN1
in[3] => demux12[3].a1.IN0
in[3] => demux12[3].a2.IN1
in[4] => demux12[4].a1.IN0
in[4] => demux12[4].a2.IN1
in[5] => demux12[5].a1.IN0
in[5] => demux12[5].a2.IN1
in[6] => demux12[6].a1.IN0
in[6] => demux12[6].a2.IN1
in[7] => demux12[7].a1.IN0
in[7] => demux12[7].a2.IN1
in[8] => demux12[8].a1.IN0
in[8] => demux12[8].a2.IN1
in[9] => demux12[9].a1.IN0
in[9] => demux12[9].a2.IN1
in[10] => demux12[10].a1.IN0
in[10] => demux12[10].a2.IN1
in[11] => demux12[11].a1.IN0
in[11] => demux12[11].a2.IN1
in[12] => demux12[12].a1.IN0
in[12] => demux12[12].a2.IN1
in[13] => demux12[13].a1.IN0
in[13] => demux12[13].a2.IN1
in[14] => demux12[14].a1.IN0
in[14] => demux12[14].a2.IN1
in[15] => demux12[15].a1.IN0
in[15] => demux12[15].a2.IN1
in[16] => demux12[16].a1.IN0
in[16] => demux12[16].a2.IN1
in[17] => demux12[17].a1.IN0
in[17] => demux12[17].a2.IN1
in[18] => demux12[18].a1.IN0
in[18] => demux12[18].a2.IN1
in[19] => demux12[19].a1.IN0
in[19] => demux12[19].a2.IN1
in[20] => demux12[20].a1.IN0
in[20] => demux12[20].a2.IN1
in[21] => demux12[21].a1.IN0
in[21] => demux12[21].a2.IN1
in[22] => demux12[22].a1.IN0
in[22] => demux12[22].a2.IN1
in[23] => demux12[23].a1.IN0
in[23] => demux12[23].a2.IN1
in[24] => demux12[24].a1.IN0
in[24] => demux12[24].a2.IN1
in[25] => demux12[25].a1.IN0
in[25] => demux12[25].a2.IN1
in[26] => demux12[26].a1.IN0
in[26] => demux12[26].a2.IN1
in[27] => demux12[27].a1.IN0
in[27] => demux12[27].a2.IN1
in[28] => demux12[28].a1.IN0
in[28] => demux12[28].a2.IN1
in[29] => demux12[29].a1.IN0
in[29] => demux12[29].a2.IN1
in[30] => demux12[30].a1.IN0
in[30] => demux12[30].a2.IN1
in[31] => demux12[31].a1.IN0
in[31] => demux12[31].a2.IN1
sel => l2.DATAIN
sel => demux12[0].a1.IN1
sel => demux12[1].a1.IN1
sel => demux12[2].a1.IN1
sel => demux12[3].a1.IN1
sel => demux12[4].a1.IN1
sel => demux12[5].a1.IN1
sel => demux12[6].a1.IN1
sel => demux12[7].a1.IN1
sel => demux12[8].a1.IN1
sel => demux12[9].a1.IN1
sel => demux12[10].a1.IN1
sel => demux12[11].a1.IN1
sel => demux12[12].a1.IN1
sel => demux12[13].a1.IN1
sel => demux12[14].a1.IN1
sel => demux12[15].a1.IN1
sel => demux12[16].a1.IN1
sel => demux12[17].a1.IN1
sel => demux12[18].a1.IN1
sel => demux12[19].a1.IN1
sel => demux12[20].a1.IN1
sel => demux12[21].a1.IN1
sel => demux12[22].a1.IN1
sel => demux12[23].a1.IN1
sel => demux12[24].a1.IN1
sel => demux12[25].a1.IN1
sel => demux12[26].a1.IN1
sel => demux12[27].a1.IN1
sel => demux12[28].a1.IN1
sel => demux12[29].a1.IN1
sel => demux12[30].a1.IN1
sel => demux12[31].a1.IN1


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|demux1_32:wdm|demux1_2:dmLevel3[7].level3
a[0] <= demux12[0].a1.DB_MAX_OUTPUT_PORT_TYPE
a[1] <= demux12[1].a1.DB_MAX_OUTPUT_PORT_TYPE
a[2] <= demux12[2].a1.DB_MAX_OUTPUT_PORT_TYPE
a[3] <= demux12[3].a1.DB_MAX_OUTPUT_PORT_TYPE
a[4] <= demux12[4].a1.DB_MAX_OUTPUT_PORT_TYPE
a[5] <= demux12[5].a1.DB_MAX_OUTPUT_PORT_TYPE
a[6] <= demux12[6].a1.DB_MAX_OUTPUT_PORT_TYPE
a[7] <= demux12[7].a1.DB_MAX_OUTPUT_PORT_TYPE
a[8] <= demux12[8].a1.DB_MAX_OUTPUT_PORT_TYPE
a[9] <= demux12[9].a1.DB_MAX_OUTPUT_PORT_TYPE
a[10] <= demux12[10].a1.DB_MAX_OUTPUT_PORT_TYPE
a[11] <= demux12[11].a1.DB_MAX_OUTPUT_PORT_TYPE
a[12] <= demux12[12].a1.DB_MAX_OUTPUT_PORT_TYPE
a[13] <= demux12[13].a1.DB_MAX_OUTPUT_PORT_TYPE
a[14] <= demux12[14].a1.DB_MAX_OUTPUT_PORT_TYPE
a[15] <= demux12[15].a1.DB_MAX_OUTPUT_PORT_TYPE
a[16] <= demux12[16].a1.DB_MAX_OUTPUT_PORT_TYPE
a[17] <= demux12[17].a1.DB_MAX_OUTPUT_PORT_TYPE
a[18] <= demux12[18].a1.DB_MAX_OUTPUT_PORT_TYPE
a[19] <= demux12[19].a1.DB_MAX_OUTPUT_PORT_TYPE
a[20] <= demux12[20].a1.DB_MAX_OUTPUT_PORT_TYPE
a[21] <= demux12[21].a1.DB_MAX_OUTPUT_PORT_TYPE
a[22] <= demux12[22].a1.DB_MAX_OUTPUT_PORT_TYPE
a[23] <= demux12[23].a1.DB_MAX_OUTPUT_PORT_TYPE
a[24] <= demux12[24].a1.DB_MAX_OUTPUT_PORT_TYPE
a[25] <= demux12[25].a1.DB_MAX_OUTPUT_PORT_TYPE
a[26] <= demux12[26].a1.DB_MAX_OUTPUT_PORT_TYPE
a[27] <= demux12[27].a1.DB_MAX_OUTPUT_PORT_TYPE
a[28] <= demux12[28].a1.DB_MAX_OUTPUT_PORT_TYPE
a[29] <= demux12[29].a1.DB_MAX_OUTPUT_PORT_TYPE
a[30] <= demux12[30].a1.DB_MAX_OUTPUT_PORT_TYPE
a[31] <= demux12[31].a1.DB_MAX_OUTPUT_PORT_TYPE
b[0] <= demux12[0].a2.DB_MAX_OUTPUT_PORT_TYPE
b[1] <= demux12[1].a2.DB_MAX_OUTPUT_PORT_TYPE
b[2] <= demux12[2].a2.DB_MAX_OUTPUT_PORT_TYPE
b[3] <= demux12[3].a2.DB_MAX_OUTPUT_PORT_TYPE
b[4] <= demux12[4].a2.DB_MAX_OUTPUT_PORT_TYPE
b[5] <= demux12[5].a2.DB_MAX_OUTPUT_PORT_TYPE
b[6] <= demux12[6].a2.DB_MAX_OUTPUT_PORT_TYPE
b[7] <= demux12[7].a2.DB_MAX_OUTPUT_PORT_TYPE
b[8] <= demux12[8].a2.DB_MAX_OUTPUT_PORT_TYPE
b[9] <= demux12[9].a2.DB_MAX_OUTPUT_PORT_TYPE
b[10] <= demux12[10].a2.DB_MAX_OUTPUT_PORT_TYPE
b[11] <= demux12[11].a2.DB_MAX_OUTPUT_PORT_TYPE
b[12] <= demux12[12].a2.DB_MAX_OUTPUT_PORT_TYPE
b[13] <= demux12[13].a2.DB_MAX_OUTPUT_PORT_TYPE
b[14] <= demux12[14].a2.DB_MAX_OUTPUT_PORT_TYPE
b[15] <= demux12[15].a2.DB_MAX_OUTPUT_PORT_TYPE
b[16] <= demux12[16].a2.DB_MAX_OUTPUT_PORT_TYPE
b[17] <= demux12[17].a2.DB_MAX_OUTPUT_PORT_TYPE
b[18] <= demux12[18].a2.DB_MAX_OUTPUT_PORT_TYPE
b[19] <= demux12[19].a2.DB_MAX_OUTPUT_PORT_TYPE
b[20] <= demux12[20].a2.DB_MAX_OUTPUT_PORT_TYPE
b[21] <= demux12[21].a2.DB_MAX_OUTPUT_PORT_TYPE
b[22] <= demux12[22].a2.DB_MAX_OUTPUT_PORT_TYPE
b[23] <= demux12[23].a2.DB_MAX_OUTPUT_PORT_TYPE
b[24] <= demux12[24].a2.DB_MAX_OUTPUT_PORT_TYPE
b[25] <= demux12[25].a2.DB_MAX_OUTPUT_PORT_TYPE
b[26] <= demux12[26].a2.DB_MAX_OUTPUT_PORT_TYPE
b[27] <= demux12[27].a2.DB_MAX_OUTPUT_PORT_TYPE
b[28] <= demux12[28].a2.DB_MAX_OUTPUT_PORT_TYPE
b[29] <= demux12[29].a2.DB_MAX_OUTPUT_PORT_TYPE
b[30] <= demux12[30].a2.DB_MAX_OUTPUT_PORT_TYPE
b[31] <= demux12[31].a2.DB_MAX_OUTPUT_PORT_TYPE
in[0] => demux12[0].a1.IN0
in[0] => demux12[0].a2.IN1
in[1] => demux12[1].a1.IN0
in[1] => demux12[1].a2.IN1
in[2] => demux12[2].a1.IN0
in[2] => demux12[2].a2.IN1
in[3] => demux12[3].a1.IN0
in[3] => demux12[3].a2.IN1
in[4] => demux12[4].a1.IN0
in[4] => demux12[4].a2.IN1
in[5] => demux12[5].a1.IN0
in[5] => demux12[5].a2.IN1
in[6] => demux12[6].a1.IN0
in[6] => demux12[6].a2.IN1
in[7] => demux12[7].a1.IN0
in[7] => demux12[7].a2.IN1
in[8] => demux12[8].a1.IN0
in[8] => demux12[8].a2.IN1
in[9] => demux12[9].a1.IN0
in[9] => demux12[9].a2.IN1
in[10] => demux12[10].a1.IN0
in[10] => demux12[10].a2.IN1
in[11] => demux12[11].a1.IN0
in[11] => demux12[11].a2.IN1
in[12] => demux12[12].a1.IN0
in[12] => demux12[12].a2.IN1
in[13] => demux12[13].a1.IN0
in[13] => demux12[13].a2.IN1
in[14] => demux12[14].a1.IN0
in[14] => demux12[14].a2.IN1
in[15] => demux12[15].a1.IN0
in[15] => demux12[15].a2.IN1
in[16] => demux12[16].a1.IN0
in[16] => demux12[16].a2.IN1
in[17] => demux12[17].a1.IN0
in[17] => demux12[17].a2.IN1
in[18] => demux12[18].a1.IN0
in[18] => demux12[18].a2.IN1
in[19] => demux12[19].a1.IN0
in[19] => demux12[19].a2.IN1
in[20] => demux12[20].a1.IN0
in[20] => demux12[20].a2.IN1
in[21] => demux12[21].a1.IN0
in[21] => demux12[21].a2.IN1
in[22] => demux12[22].a1.IN0
in[22] => demux12[22].a2.IN1
in[23] => demux12[23].a1.IN0
in[23] => demux12[23].a2.IN1
in[24] => demux12[24].a1.IN0
in[24] => demux12[24].a2.IN1
in[25] => demux12[25].a1.IN0
in[25] => demux12[25].a2.IN1
in[26] => demux12[26].a1.IN0
in[26] => demux12[26].a2.IN1
in[27] => demux12[27].a1.IN0
in[27] => demux12[27].a2.IN1
in[28] => demux12[28].a1.IN0
in[28] => demux12[28].a2.IN1
in[29] => demux12[29].a1.IN0
in[29] => demux12[29].a2.IN1
in[30] => demux12[30].a1.IN0
in[30] => demux12[30].a2.IN1
in[31] => demux12[31].a1.IN0
in[31] => demux12[31].a2.IN1
sel => l2.DATAIN
sel => demux12[0].a1.IN1
sel => demux12[1].a1.IN1
sel => demux12[2].a1.IN1
sel => demux12[3].a1.IN1
sel => demux12[4].a1.IN1
sel => demux12[5].a1.IN1
sel => demux12[6].a1.IN1
sel => demux12[7].a1.IN1
sel => demux12[8].a1.IN1
sel => demux12[9].a1.IN1
sel => demux12[10].a1.IN1
sel => demux12[11].a1.IN1
sel => demux12[12].a1.IN1
sel => demux12[13].a1.IN1
sel => demux12[14].a1.IN1
sel => demux12[15].a1.IN1
sel => demux12[16].a1.IN1
sel => demux12[17].a1.IN1
sel => demux12[18].a1.IN1
sel => demux12[19].a1.IN1
sel => demux12[20].a1.IN1
sel => demux12[21].a1.IN1
sel => demux12[22].a1.IN1
sel => demux12[23].a1.IN1
sel => demux12[24].a1.IN1
sel => demux12[25].a1.IN1
sel => demux12[26].a1.IN1
sel => demux12[27].a1.IN1
sel => demux12[28].a1.IN1
sel => demux12[29].a1.IN1
sel => demux12[30].a1.IN1
sel => demux12[31].a1.IN1


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|demux1_32:wdm|demux1_2:dmLevel4[0].level4
a[0] <= demux12[0].a1.DB_MAX_OUTPUT_PORT_TYPE
a[1] <= demux12[1].a1.DB_MAX_OUTPUT_PORT_TYPE
a[2] <= demux12[2].a1.DB_MAX_OUTPUT_PORT_TYPE
a[3] <= demux12[3].a1.DB_MAX_OUTPUT_PORT_TYPE
a[4] <= demux12[4].a1.DB_MAX_OUTPUT_PORT_TYPE
a[5] <= demux12[5].a1.DB_MAX_OUTPUT_PORT_TYPE
a[6] <= demux12[6].a1.DB_MAX_OUTPUT_PORT_TYPE
a[7] <= demux12[7].a1.DB_MAX_OUTPUT_PORT_TYPE
a[8] <= demux12[8].a1.DB_MAX_OUTPUT_PORT_TYPE
a[9] <= demux12[9].a1.DB_MAX_OUTPUT_PORT_TYPE
a[10] <= demux12[10].a1.DB_MAX_OUTPUT_PORT_TYPE
a[11] <= demux12[11].a1.DB_MAX_OUTPUT_PORT_TYPE
a[12] <= demux12[12].a1.DB_MAX_OUTPUT_PORT_TYPE
a[13] <= demux12[13].a1.DB_MAX_OUTPUT_PORT_TYPE
a[14] <= demux12[14].a1.DB_MAX_OUTPUT_PORT_TYPE
a[15] <= demux12[15].a1.DB_MAX_OUTPUT_PORT_TYPE
a[16] <= demux12[16].a1.DB_MAX_OUTPUT_PORT_TYPE
a[17] <= demux12[17].a1.DB_MAX_OUTPUT_PORT_TYPE
a[18] <= demux12[18].a1.DB_MAX_OUTPUT_PORT_TYPE
a[19] <= demux12[19].a1.DB_MAX_OUTPUT_PORT_TYPE
a[20] <= demux12[20].a1.DB_MAX_OUTPUT_PORT_TYPE
a[21] <= demux12[21].a1.DB_MAX_OUTPUT_PORT_TYPE
a[22] <= demux12[22].a1.DB_MAX_OUTPUT_PORT_TYPE
a[23] <= demux12[23].a1.DB_MAX_OUTPUT_PORT_TYPE
a[24] <= demux12[24].a1.DB_MAX_OUTPUT_PORT_TYPE
a[25] <= demux12[25].a1.DB_MAX_OUTPUT_PORT_TYPE
a[26] <= demux12[26].a1.DB_MAX_OUTPUT_PORT_TYPE
a[27] <= demux12[27].a1.DB_MAX_OUTPUT_PORT_TYPE
a[28] <= demux12[28].a1.DB_MAX_OUTPUT_PORT_TYPE
a[29] <= demux12[29].a1.DB_MAX_OUTPUT_PORT_TYPE
a[30] <= demux12[30].a1.DB_MAX_OUTPUT_PORT_TYPE
a[31] <= demux12[31].a1.DB_MAX_OUTPUT_PORT_TYPE
b[0] <= demux12[0].a2.DB_MAX_OUTPUT_PORT_TYPE
b[1] <= demux12[1].a2.DB_MAX_OUTPUT_PORT_TYPE
b[2] <= demux12[2].a2.DB_MAX_OUTPUT_PORT_TYPE
b[3] <= demux12[3].a2.DB_MAX_OUTPUT_PORT_TYPE
b[4] <= demux12[4].a2.DB_MAX_OUTPUT_PORT_TYPE
b[5] <= demux12[5].a2.DB_MAX_OUTPUT_PORT_TYPE
b[6] <= demux12[6].a2.DB_MAX_OUTPUT_PORT_TYPE
b[7] <= demux12[7].a2.DB_MAX_OUTPUT_PORT_TYPE
b[8] <= demux12[8].a2.DB_MAX_OUTPUT_PORT_TYPE
b[9] <= demux12[9].a2.DB_MAX_OUTPUT_PORT_TYPE
b[10] <= demux12[10].a2.DB_MAX_OUTPUT_PORT_TYPE
b[11] <= demux12[11].a2.DB_MAX_OUTPUT_PORT_TYPE
b[12] <= demux12[12].a2.DB_MAX_OUTPUT_PORT_TYPE
b[13] <= demux12[13].a2.DB_MAX_OUTPUT_PORT_TYPE
b[14] <= demux12[14].a2.DB_MAX_OUTPUT_PORT_TYPE
b[15] <= demux12[15].a2.DB_MAX_OUTPUT_PORT_TYPE
b[16] <= demux12[16].a2.DB_MAX_OUTPUT_PORT_TYPE
b[17] <= demux12[17].a2.DB_MAX_OUTPUT_PORT_TYPE
b[18] <= demux12[18].a2.DB_MAX_OUTPUT_PORT_TYPE
b[19] <= demux12[19].a2.DB_MAX_OUTPUT_PORT_TYPE
b[20] <= demux12[20].a2.DB_MAX_OUTPUT_PORT_TYPE
b[21] <= demux12[21].a2.DB_MAX_OUTPUT_PORT_TYPE
b[22] <= demux12[22].a2.DB_MAX_OUTPUT_PORT_TYPE
b[23] <= demux12[23].a2.DB_MAX_OUTPUT_PORT_TYPE
b[24] <= demux12[24].a2.DB_MAX_OUTPUT_PORT_TYPE
b[25] <= demux12[25].a2.DB_MAX_OUTPUT_PORT_TYPE
b[26] <= demux12[26].a2.DB_MAX_OUTPUT_PORT_TYPE
b[27] <= demux12[27].a2.DB_MAX_OUTPUT_PORT_TYPE
b[28] <= demux12[28].a2.DB_MAX_OUTPUT_PORT_TYPE
b[29] <= demux12[29].a2.DB_MAX_OUTPUT_PORT_TYPE
b[30] <= demux12[30].a2.DB_MAX_OUTPUT_PORT_TYPE
b[31] <= demux12[31].a2.DB_MAX_OUTPUT_PORT_TYPE
in[0] => demux12[0].a1.IN0
in[0] => demux12[0].a2.IN1
in[1] => demux12[1].a1.IN0
in[1] => demux12[1].a2.IN1
in[2] => demux12[2].a1.IN0
in[2] => demux12[2].a2.IN1
in[3] => demux12[3].a1.IN0
in[3] => demux12[3].a2.IN1
in[4] => demux12[4].a1.IN0
in[4] => demux12[4].a2.IN1
in[5] => demux12[5].a1.IN0
in[5] => demux12[5].a2.IN1
in[6] => demux12[6].a1.IN0
in[6] => demux12[6].a2.IN1
in[7] => demux12[7].a1.IN0
in[7] => demux12[7].a2.IN1
in[8] => demux12[8].a1.IN0
in[8] => demux12[8].a2.IN1
in[9] => demux12[9].a1.IN0
in[9] => demux12[9].a2.IN1
in[10] => demux12[10].a1.IN0
in[10] => demux12[10].a2.IN1
in[11] => demux12[11].a1.IN0
in[11] => demux12[11].a2.IN1
in[12] => demux12[12].a1.IN0
in[12] => demux12[12].a2.IN1
in[13] => demux12[13].a1.IN0
in[13] => demux12[13].a2.IN1
in[14] => demux12[14].a1.IN0
in[14] => demux12[14].a2.IN1
in[15] => demux12[15].a1.IN0
in[15] => demux12[15].a2.IN1
in[16] => demux12[16].a1.IN0
in[16] => demux12[16].a2.IN1
in[17] => demux12[17].a1.IN0
in[17] => demux12[17].a2.IN1
in[18] => demux12[18].a1.IN0
in[18] => demux12[18].a2.IN1
in[19] => demux12[19].a1.IN0
in[19] => demux12[19].a2.IN1
in[20] => demux12[20].a1.IN0
in[20] => demux12[20].a2.IN1
in[21] => demux12[21].a1.IN0
in[21] => demux12[21].a2.IN1
in[22] => demux12[22].a1.IN0
in[22] => demux12[22].a2.IN1
in[23] => demux12[23].a1.IN0
in[23] => demux12[23].a2.IN1
in[24] => demux12[24].a1.IN0
in[24] => demux12[24].a2.IN1
in[25] => demux12[25].a1.IN0
in[25] => demux12[25].a2.IN1
in[26] => demux12[26].a1.IN0
in[26] => demux12[26].a2.IN1
in[27] => demux12[27].a1.IN0
in[27] => demux12[27].a2.IN1
in[28] => demux12[28].a1.IN0
in[28] => demux12[28].a2.IN1
in[29] => demux12[29].a1.IN0
in[29] => demux12[29].a2.IN1
in[30] => demux12[30].a1.IN0
in[30] => demux12[30].a2.IN1
in[31] => demux12[31].a1.IN0
in[31] => demux12[31].a2.IN1
sel => l2.DATAIN
sel => demux12[0].a1.IN1
sel => demux12[1].a1.IN1
sel => demux12[2].a1.IN1
sel => demux12[3].a1.IN1
sel => demux12[4].a1.IN1
sel => demux12[5].a1.IN1
sel => demux12[6].a1.IN1
sel => demux12[7].a1.IN1
sel => demux12[8].a1.IN1
sel => demux12[9].a1.IN1
sel => demux12[10].a1.IN1
sel => demux12[11].a1.IN1
sel => demux12[12].a1.IN1
sel => demux12[13].a1.IN1
sel => demux12[14].a1.IN1
sel => demux12[15].a1.IN1
sel => demux12[16].a1.IN1
sel => demux12[17].a1.IN1
sel => demux12[18].a1.IN1
sel => demux12[19].a1.IN1
sel => demux12[20].a1.IN1
sel => demux12[21].a1.IN1
sel => demux12[22].a1.IN1
sel => demux12[23].a1.IN1
sel => demux12[24].a1.IN1
sel => demux12[25].a1.IN1
sel => demux12[26].a1.IN1
sel => demux12[27].a1.IN1
sel => demux12[28].a1.IN1
sel => demux12[29].a1.IN1
sel => demux12[30].a1.IN1
sel => demux12[31].a1.IN1


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|demux1_32:wdm|demux1_2:dmLevel4[1].level4
a[0] <= demux12[0].a1.DB_MAX_OUTPUT_PORT_TYPE
a[1] <= demux12[1].a1.DB_MAX_OUTPUT_PORT_TYPE
a[2] <= demux12[2].a1.DB_MAX_OUTPUT_PORT_TYPE
a[3] <= demux12[3].a1.DB_MAX_OUTPUT_PORT_TYPE
a[4] <= demux12[4].a1.DB_MAX_OUTPUT_PORT_TYPE
a[5] <= demux12[5].a1.DB_MAX_OUTPUT_PORT_TYPE
a[6] <= demux12[6].a1.DB_MAX_OUTPUT_PORT_TYPE
a[7] <= demux12[7].a1.DB_MAX_OUTPUT_PORT_TYPE
a[8] <= demux12[8].a1.DB_MAX_OUTPUT_PORT_TYPE
a[9] <= demux12[9].a1.DB_MAX_OUTPUT_PORT_TYPE
a[10] <= demux12[10].a1.DB_MAX_OUTPUT_PORT_TYPE
a[11] <= demux12[11].a1.DB_MAX_OUTPUT_PORT_TYPE
a[12] <= demux12[12].a1.DB_MAX_OUTPUT_PORT_TYPE
a[13] <= demux12[13].a1.DB_MAX_OUTPUT_PORT_TYPE
a[14] <= demux12[14].a1.DB_MAX_OUTPUT_PORT_TYPE
a[15] <= demux12[15].a1.DB_MAX_OUTPUT_PORT_TYPE
a[16] <= demux12[16].a1.DB_MAX_OUTPUT_PORT_TYPE
a[17] <= demux12[17].a1.DB_MAX_OUTPUT_PORT_TYPE
a[18] <= demux12[18].a1.DB_MAX_OUTPUT_PORT_TYPE
a[19] <= demux12[19].a1.DB_MAX_OUTPUT_PORT_TYPE
a[20] <= demux12[20].a1.DB_MAX_OUTPUT_PORT_TYPE
a[21] <= demux12[21].a1.DB_MAX_OUTPUT_PORT_TYPE
a[22] <= demux12[22].a1.DB_MAX_OUTPUT_PORT_TYPE
a[23] <= demux12[23].a1.DB_MAX_OUTPUT_PORT_TYPE
a[24] <= demux12[24].a1.DB_MAX_OUTPUT_PORT_TYPE
a[25] <= demux12[25].a1.DB_MAX_OUTPUT_PORT_TYPE
a[26] <= demux12[26].a1.DB_MAX_OUTPUT_PORT_TYPE
a[27] <= demux12[27].a1.DB_MAX_OUTPUT_PORT_TYPE
a[28] <= demux12[28].a1.DB_MAX_OUTPUT_PORT_TYPE
a[29] <= demux12[29].a1.DB_MAX_OUTPUT_PORT_TYPE
a[30] <= demux12[30].a1.DB_MAX_OUTPUT_PORT_TYPE
a[31] <= demux12[31].a1.DB_MAX_OUTPUT_PORT_TYPE
b[0] <= demux12[0].a2.DB_MAX_OUTPUT_PORT_TYPE
b[1] <= demux12[1].a2.DB_MAX_OUTPUT_PORT_TYPE
b[2] <= demux12[2].a2.DB_MAX_OUTPUT_PORT_TYPE
b[3] <= demux12[3].a2.DB_MAX_OUTPUT_PORT_TYPE
b[4] <= demux12[4].a2.DB_MAX_OUTPUT_PORT_TYPE
b[5] <= demux12[5].a2.DB_MAX_OUTPUT_PORT_TYPE
b[6] <= demux12[6].a2.DB_MAX_OUTPUT_PORT_TYPE
b[7] <= demux12[7].a2.DB_MAX_OUTPUT_PORT_TYPE
b[8] <= demux12[8].a2.DB_MAX_OUTPUT_PORT_TYPE
b[9] <= demux12[9].a2.DB_MAX_OUTPUT_PORT_TYPE
b[10] <= demux12[10].a2.DB_MAX_OUTPUT_PORT_TYPE
b[11] <= demux12[11].a2.DB_MAX_OUTPUT_PORT_TYPE
b[12] <= demux12[12].a2.DB_MAX_OUTPUT_PORT_TYPE
b[13] <= demux12[13].a2.DB_MAX_OUTPUT_PORT_TYPE
b[14] <= demux12[14].a2.DB_MAX_OUTPUT_PORT_TYPE
b[15] <= demux12[15].a2.DB_MAX_OUTPUT_PORT_TYPE
b[16] <= demux12[16].a2.DB_MAX_OUTPUT_PORT_TYPE
b[17] <= demux12[17].a2.DB_MAX_OUTPUT_PORT_TYPE
b[18] <= demux12[18].a2.DB_MAX_OUTPUT_PORT_TYPE
b[19] <= demux12[19].a2.DB_MAX_OUTPUT_PORT_TYPE
b[20] <= demux12[20].a2.DB_MAX_OUTPUT_PORT_TYPE
b[21] <= demux12[21].a2.DB_MAX_OUTPUT_PORT_TYPE
b[22] <= demux12[22].a2.DB_MAX_OUTPUT_PORT_TYPE
b[23] <= demux12[23].a2.DB_MAX_OUTPUT_PORT_TYPE
b[24] <= demux12[24].a2.DB_MAX_OUTPUT_PORT_TYPE
b[25] <= demux12[25].a2.DB_MAX_OUTPUT_PORT_TYPE
b[26] <= demux12[26].a2.DB_MAX_OUTPUT_PORT_TYPE
b[27] <= demux12[27].a2.DB_MAX_OUTPUT_PORT_TYPE
b[28] <= demux12[28].a2.DB_MAX_OUTPUT_PORT_TYPE
b[29] <= demux12[29].a2.DB_MAX_OUTPUT_PORT_TYPE
b[30] <= demux12[30].a2.DB_MAX_OUTPUT_PORT_TYPE
b[31] <= demux12[31].a2.DB_MAX_OUTPUT_PORT_TYPE
in[0] => demux12[0].a1.IN0
in[0] => demux12[0].a2.IN1
in[1] => demux12[1].a1.IN0
in[1] => demux12[1].a2.IN1
in[2] => demux12[2].a1.IN0
in[2] => demux12[2].a2.IN1
in[3] => demux12[3].a1.IN0
in[3] => demux12[3].a2.IN1
in[4] => demux12[4].a1.IN0
in[4] => demux12[4].a2.IN1
in[5] => demux12[5].a1.IN0
in[5] => demux12[5].a2.IN1
in[6] => demux12[6].a1.IN0
in[6] => demux12[6].a2.IN1
in[7] => demux12[7].a1.IN0
in[7] => demux12[7].a2.IN1
in[8] => demux12[8].a1.IN0
in[8] => demux12[8].a2.IN1
in[9] => demux12[9].a1.IN0
in[9] => demux12[9].a2.IN1
in[10] => demux12[10].a1.IN0
in[10] => demux12[10].a2.IN1
in[11] => demux12[11].a1.IN0
in[11] => demux12[11].a2.IN1
in[12] => demux12[12].a1.IN0
in[12] => demux12[12].a2.IN1
in[13] => demux12[13].a1.IN0
in[13] => demux12[13].a2.IN1
in[14] => demux12[14].a1.IN0
in[14] => demux12[14].a2.IN1
in[15] => demux12[15].a1.IN0
in[15] => demux12[15].a2.IN1
in[16] => demux12[16].a1.IN0
in[16] => demux12[16].a2.IN1
in[17] => demux12[17].a1.IN0
in[17] => demux12[17].a2.IN1
in[18] => demux12[18].a1.IN0
in[18] => demux12[18].a2.IN1
in[19] => demux12[19].a1.IN0
in[19] => demux12[19].a2.IN1
in[20] => demux12[20].a1.IN0
in[20] => demux12[20].a2.IN1
in[21] => demux12[21].a1.IN0
in[21] => demux12[21].a2.IN1
in[22] => demux12[22].a1.IN0
in[22] => demux12[22].a2.IN1
in[23] => demux12[23].a1.IN0
in[23] => demux12[23].a2.IN1
in[24] => demux12[24].a1.IN0
in[24] => demux12[24].a2.IN1
in[25] => demux12[25].a1.IN0
in[25] => demux12[25].a2.IN1
in[26] => demux12[26].a1.IN0
in[26] => demux12[26].a2.IN1
in[27] => demux12[27].a1.IN0
in[27] => demux12[27].a2.IN1
in[28] => demux12[28].a1.IN0
in[28] => demux12[28].a2.IN1
in[29] => demux12[29].a1.IN0
in[29] => demux12[29].a2.IN1
in[30] => demux12[30].a1.IN0
in[30] => demux12[30].a2.IN1
in[31] => demux12[31].a1.IN0
in[31] => demux12[31].a2.IN1
sel => l2.DATAIN
sel => demux12[0].a1.IN1
sel => demux12[1].a1.IN1
sel => demux12[2].a1.IN1
sel => demux12[3].a1.IN1
sel => demux12[4].a1.IN1
sel => demux12[5].a1.IN1
sel => demux12[6].a1.IN1
sel => demux12[7].a1.IN1
sel => demux12[8].a1.IN1
sel => demux12[9].a1.IN1
sel => demux12[10].a1.IN1
sel => demux12[11].a1.IN1
sel => demux12[12].a1.IN1
sel => demux12[13].a1.IN1
sel => demux12[14].a1.IN1
sel => demux12[15].a1.IN1
sel => demux12[16].a1.IN1
sel => demux12[17].a1.IN1
sel => demux12[18].a1.IN1
sel => demux12[19].a1.IN1
sel => demux12[20].a1.IN1
sel => demux12[21].a1.IN1
sel => demux12[22].a1.IN1
sel => demux12[23].a1.IN1
sel => demux12[24].a1.IN1
sel => demux12[25].a1.IN1
sel => demux12[26].a1.IN1
sel => demux12[27].a1.IN1
sel => demux12[28].a1.IN1
sel => demux12[29].a1.IN1
sel => demux12[30].a1.IN1
sel => demux12[31].a1.IN1


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|demux1_32:wdm|demux1_2:dmLevel4[2].level4
a[0] <= demux12[0].a1.DB_MAX_OUTPUT_PORT_TYPE
a[1] <= demux12[1].a1.DB_MAX_OUTPUT_PORT_TYPE
a[2] <= demux12[2].a1.DB_MAX_OUTPUT_PORT_TYPE
a[3] <= demux12[3].a1.DB_MAX_OUTPUT_PORT_TYPE
a[4] <= demux12[4].a1.DB_MAX_OUTPUT_PORT_TYPE
a[5] <= demux12[5].a1.DB_MAX_OUTPUT_PORT_TYPE
a[6] <= demux12[6].a1.DB_MAX_OUTPUT_PORT_TYPE
a[7] <= demux12[7].a1.DB_MAX_OUTPUT_PORT_TYPE
a[8] <= demux12[8].a1.DB_MAX_OUTPUT_PORT_TYPE
a[9] <= demux12[9].a1.DB_MAX_OUTPUT_PORT_TYPE
a[10] <= demux12[10].a1.DB_MAX_OUTPUT_PORT_TYPE
a[11] <= demux12[11].a1.DB_MAX_OUTPUT_PORT_TYPE
a[12] <= demux12[12].a1.DB_MAX_OUTPUT_PORT_TYPE
a[13] <= demux12[13].a1.DB_MAX_OUTPUT_PORT_TYPE
a[14] <= demux12[14].a1.DB_MAX_OUTPUT_PORT_TYPE
a[15] <= demux12[15].a1.DB_MAX_OUTPUT_PORT_TYPE
a[16] <= demux12[16].a1.DB_MAX_OUTPUT_PORT_TYPE
a[17] <= demux12[17].a1.DB_MAX_OUTPUT_PORT_TYPE
a[18] <= demux12[18].a1.DB_MAX_OUTPUT_PORT_TYPE
a[19] <= demux12[19].a1.DB_MAX_OUTPUT_PORT_TYPE
a[20] <= demux12[20].a1.DB_MAX_OUTPUT_PORT_TYPE
a[21] <= demux12[21].a1.DB_MAX_OUTPUT_PORT_TYPE
a[22] <= demux12[22].a1.DB_MAX_OUTPUT_PORT_TYPE
a[23] <= demux12[23].a1.DB_MAX_OUTPUT_PORT_TYPE
a[24] <= demux12[24].a1.DB_MAX_OUTPUT_PORT_TYPE
a[25] <= demux12[25].a1.DB_MAX_OUTPUT_PORT_TYPE
a[26] <= demux12[26].a1.DB_MAX_OUTPUT_PORT_TYPE
a[27] <= demux12[27].a1.DB_MAX_OUTPUT_PORT_TYPE
a[28] <= demux12[28].a1.DB_MAX_OUTPUT_PORT_TYPE
a[29] <= demux12[29].a1.DB_MAX_OUTPUT_PORT_TYPE
a[30] <= demux12[30].a1.DB_MAX_OUTPUT_PORT_TYPE
a[31] <= demux12[31].a1.DB_MAX_OUTPUT_PORT_TYPE
b[0] <= demux12[0].a2.DB_MAX_OUTPUT_PORT_TYPE
b[1] <= demux12[1].a2.DB_MAX_OUTPUT_PORT_TYPE
b[2] <= demux12[2].a2.DB_MAX_OUTPUT_PORT_TYPE
b[3] <= demux12[3].a2.DB_MAX_OUTPUT_PORT_TYPE
b[4] <= demux12[4].a2.DB_MAX_OUTPUT_PORT_TYPE
b[5] <= demux12[5].a2.DB_MAX_OUTPUT_PORT_TYPE
b[6] <= demux12[6].a2.DB_MAX_OUTPUT_PORT_TYPE
b[7] <= demux12[7].a2.DB_MAX_OUTPUT_PORT_TYPE
b[8] <= demux12[8].a2.DB_MAX_OUTPUT_PORT_TYPE
b[9] <= demux12[9].a2.DB_MAX_OUTPUT_PORT_TYPE
b[10] <= demux12[10].a2.DB_MAX_OUTPUT_PORT_TYPE
b[11] <= demux12[11].a2.DB_MAX_OUTPUT_PORT_TYPE
b[12] <= demux12[12].a2.DB_MAX_OUTPUT_PORT_TYPE
b[13] <= demux12[13].a2.DB_MAX_OUTPUT_PORT_TYPE
b[14] <= demux12[14].a2.DB_MAX_OUTPUT_PORT_TYPE
b[15] <= demux12[15].a2.DB_MAX_OUTPUT_PORT_TYPE
b[16] <= demux12[16].a2.DB_MAX_OUTPUT_PORT_TYPE
b[17] <= demux12[17].a2.DB_MAX_OUTPUT_PORT_TYPE
b[18] <= demux12[18].a2.DB_MAX_OUTPUT_PORT_TYPE
b[19] <= demux12[19].a2.DB_MAX_OUTPUT_PORT_TYPE
b[20] <= demux12[20].a2.DB_MAX_OUTPUT_PORT_TYPE
b[21] <= demux12[21].a2.DB_MAX_OUTPUT_PORT_TYPE
b[22] <= demux12[22].a2.DB_MAX_OUTPUT_PORT_TYPE
b[23] <= demux12[23].a2.DB_MAX_OUTPUT_PORT_TYPE
b[24] <= demux12[24].a2.DB_MAX_OUTPUT_PORT_TYPE
b[25] <= demux12[25].a2.DB_MAX_OUTPUT_PORT_TYPE
b[26] <= demux12[26].a2.DB_MAX_OUTPUT_PORT_TYPE
b[27] <= demux12[27].a2.DB_MAX_OUTPUT_PORT_TYPE
b[28] <= demux12[28].a2.DB_MAX_OUTPUT_PORT_TYPE
b[29] <= demux12[29].a2.DB_MAX_OUTPUT_PORT_TYPE
b[30] <= demux12[30].a2.DB_MAX_OUTPUT_PORT_TYPE
b[31] <= demux12[31].a2.DB_MAX_OUTPUT_PORT_TYPE
in[0] => demux12[0].a1.IN0
in[0] => demux12[0].a2.IN1
in[1] => demux12[1].a1.IN0
in[1] => demux12[1].a2.IN1
in[2] => demux12[2].a1.IN0
in[2] => demux12[2].a2.IN1
in[3] => demux12[3].a1.IN0
in[3] => demux12[3].a2.IN1
in[4] => demux12[4].a1.IN0
in[4] => demux12[4].a2.IN1
in[5] => demux12[5].a1.IN0
in[5] => demux12[5].a2.IN1
in[6] => demux12[6].a1.IN0
in[6] => demux12[6].a2.IN1
in[7] => demux12[7].a1.IN0
in[7] => demux12[7].a2.IN1
in[8] => demux12[8].a1.IN0
in[8] => demux12[8].a2.IN1
in[9] => demux12[9].a1.IN0
in[9] => demux12[9].a2.IN1
in[10] => demux12[10].a1.IN0
in[10] => demux12[10].a2.IN1
in[11] => demux12[11].a1.IN0
in[11] => demux12[11].a2.IN1
in[12] => demux12[12].a1.IN0
in[12] => demux12[12].a2.IN1
in[13] => demux12[13].a1.IN0
in[13] => demux12[13].a2.IN1
in[14] => demux12[14].a1.IN0
in[14] => demux12[14].a2.IN1
in[15] => demux12[15].a1.IN0
in[15] => demux12[15].a2.IN1
in[16] => demux12[16].a1.IN0
in[16] => demux12[16].a2.IN1
in[17] => demux12[17].a1.IN0
in[17] => demux12[17].a2.IN1
in[18] => demux12[18].a1.IN0
in[18] => demux12[18].a2.IN1
in[19] => demux12[19].a1.IN0
in[19] => demux12[19].a2.IN1
in[20] => demux12[20].a1.IN0
in[20] => demux12[20].a2.IN1
in[21] => demux12[21].a1.IN0
in[21] => demux12[21].a2.IN1
in[22] => demux12[22].a1.IN0
in[22] => demux12[22].a2.IN1
in[23] => demux12[23].a1.IN0
in[23] => demux12[23].a2.IN1
in[24] => demux12[24].a1.IN0
in[24] => demux12[24].a2.IN1
in[25] => demux12[25].a1.IN0
in[25] => demux12[25].a2.IN1
in[26] => demux12[26].a1.IN0
in[26] => demux12[26].a2.IN1
in[27] => demux12[27].a1.IN0
in[27] => demux12[27].a2.IN1
in[28] => demux12[28].a1.IN0
in[28] => demux12[28].a2.IN1
in[29] => demux12[29].a1.IN0
in[29] => demux12[29].a2.IN1
in[30] => demux12[30].a1.IN0
in[30] => demux12[30].a2.IN1
in[31] => demux12[31].a1.IN0
in[31] => demux12[31].a2.IN1
sel => l2.DATAIN
sel => demux12[0].a1.IN1
sel => demux12[1].a1.IN1
sel => demux12[2].a1.IN1
sel => demux12[3].a1.IN1
sel => demux12[4].a1.IN1
sel => demux12[5].a1.IN1
sel => demux12[6].a1.IN1
sel => demux12[7].a1.IN1
sel => demux12[8].a1.IN1
sel => demux12[9].a1.IN1
sel => demux12[10].a1.IN1
sel => demux12[11].a1.IN1
sel => demux12[12].a1.IN1
sel => demux12[13].a1.IN1
sel => demux12[14].a1.IN1
sel => demux12[15].a1.IN1
sel => demux12[16].a1.IN1
sel => demux12[17].a1.IN1
sel => demux12[18].a1.IN1
sel => demux12[19].a1.IN1
sel => demux12[20].a1.IN1
sel => demux12[21].a1.IN1
sel => demux12[22].a1.IN1
sel => demux12[23].a1.IN1
sel => demux12[24].a1.IN1
sel => demux12[25].a1.IN1
sel => demux12[26].a1.IN1
sel => demux12[27].a1.IN1
sel => demux12[28].a1.IN1
sel => demux12[29].a1.IN1
sel => demux12[30].a1.IN1
sel => demux12[31].a1.IN1


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|demux1_32:wdm|demux1_2:dmLevel4[3].level4
a[0] <= demux12[0].a1.DB_MAX_OUTPUT_PORT_TYPE
a[1] <= demux12[1].a1.DB_MAX_OUTPUT_PORT_TYPE
a[2] <= demux12[2].a1.DB_MAX_OUTPUT_PORT_TYPE
a[3] <= demux12[3].a1.DB_MAX_OUTPUT_PORT_TYPE
a[4] <= demux12[4].a1.DB_MAX_OUTPUT_PORT_TYPE
a[5] <= demux12[5].a1.DB_MAX_OUTPUT_PORT_TYPE
a[6] <= demux12[6].a1.DB_MAX_OUTPUT_PORT_TYPE
a[7] <= demux12[7].a1.DB_MAX_OUTPUT_PORT_TYPE
a[8] <= demux12[8].a1.DB_MAX_OUTPUT_PORT_TYPE
a[9] <= demux12[9].a1.DB_MAX_OUTPUT_PORT_TYPE
a[10] <= demux12[10].a1.DB_MAX_OUTPUT_PORT_TYPE
a[11] <= demux12[11].a1.DB_MAX_OUTPUT_PORT_TYPE
a[12] <= demux12[12].a1.DB_MAX_OUTPUT_PORT_TYPE
a[13] <= demux12[13].a1.DB_MAX_OUTPUT_PORT_TYPE
a[14] <= demux12[14].a1.DB_MAX_OUTPUT_PORT_TYPE
a[15] <= demux12[15].a1.DB_MAX_OUTPUT_PORT_TYPE
a[16] <= demux12[16].a1.DB_MAX_OUTPUT_PORT_TYPE
a[17] <= demux12[17].a1.DB_MAX_OUTPUT_PORT_TYPE
a[18] <= demux12[18].a1.DB_MAX_OUTPUT_PORT_TYPE
a[19] <= demux12[19].a1.DB_MAX_OUTPUT_PORT_TYPE
a[20] <= demux12[20].a1.DB_MAX_OUTPUT_PORT_TYPE
a[21] <= demux12[21].a1.DB_MAX_OUTPUT_PORT_TYPE
a[22] <= demux12[22].a1.DB_MAX_OUTPUT_PORT_TYPE
a[23] <= demux12[23].a1.DB_MAX_OUTPUT_PORT_TYPE
a[24] <= demux12[24].a1.DB_MAX_OUTPUT_PORT_TYPE
a[25] <= demux12[25].a1.DB_MAX_OUTPUT_PORT_TYPE
a[26] <= demux12[26].a1.DB_MAX_OUTPUT_PORT_TYPE
a[27] <= demux12[27].a1.DB_MAX_OUTPUT_PORT_TYPE
a[28] <= demux12[28].a1.DB_MAX_OUTPUT_PORT_TYPE
a[29] <= demux12[29].a1.DB_MAX_OUTPUT_PORT_TYPE
a[30] <= demux12[30].a1.DB_MAX_OUTPUT_PORT_TYPE
a[31] <= demux12[31].a1.DB_MAX_OUTPUT_PORT_TYPE
b[0] <= demux12[0].a2.DB_MAX_OUTPUT_PORT_TYPE
b[1] <= demux12[1].a2.DB_MAX_OUTPUT_PORT_TYPE
b[2] <= demux12[2].a2.DB_MAX_OUTPUT_PORT_TYPE
b[3] <= demux12[3].a2.DB_MAX_OUTPUT_PORT_TYPE
b[4] <= demux12[4].a2.DB_MAX_OUTPUT_PORT_TYPE
b[5] <= demux12[5].a2.DB_MAX_OUTPUT_PORT_TYPE
b[6] <= demux12[6].a2.DB_MAX_OUTPUT_PORT_TYPE
b[7] <= demux12[7].a2.DB_MAX_OUTPUT_PORT_TYPE
b[8] <= demux12[8].a2.DB_MAX_OUTPUT_PORT_TYPE
b[9] <= demux12[9].a2.DB_MAX_OUTPUT_PORT_TYPE
b[10] <= demux12[10].a2.DB_MAX_OUTPUT_PORT_TYPE
b[11] <= demux12[11].a2.DB_MAX_OUTPUT_PORT_TYPE
b[12] <= demux12[12].a2.DB_MAX_OUTPUT_PORT_TYPE
b[13] <= demux12[13].a2.DB_MAX_OUTPUT_PORT_TYPE
b[14] <= demux12[14].a2.DB_MAX_OUTPUT_PORT_TYPE
b[15] <= demux12[15].a2.DB_MAX_OUTPUT_PORT_TYPE
b[16] <= demux12[16].a2.DB_MAX_OUTPUT_PORT_TYPE
b[17] <= demux12[17].a2.DB_MAX_OUTPUT_PORT_TYPE
b[18] <= demux12[18].a2.DB_MAX_OUTPUT_PORT_TYPE
b[19] <= demux12[19].a2.DB_MAX_OUTPUT_PORT_TYPE
b[20] <= demux12[20].a2.DB_MAX_OUTPUT_PORT_TYPE
b[21] <= demux12[21].a2.DB_MAX_OUTPUT_PORT_TYPE
b[22] <= demux12[22].a2.DB_MAX_OUTPUT_PORT_TYPE
b[23] <= demux12[23].a2.DB_MAX_OUTPUT_PORT_TYPE
b[24] <= demux12[24].a2.DB_MAX_OUTPUT_PORT_TYPE
b[25] <= demux12[25].a2.DB_MAX_OUTPUT_PORT_TYPE
b[26] <= demux12[26].a2.DB_MAX_OUTPUT_PORT_TYPE
b[27] <= demux12[27].a2.DB_MAX_OUTPUT_PORT_TYPE
b[28] <= demux12[28].a2.DB_MAX_OUTPUT_PORT_TYPE
b[29] <= demux12[29].a2.DB_MAX_OUTPUT_PORT_TYPE
b[30] <= demux12[30].a2.DB_MAX_OUTPUT_PORT_TYPE
b[31] <= demux12[31].a2.DB_MAX_OUTPUT_PORT_TYPE
in[0] => demux12[0].a1.IN0
in[0] => demux12[0].a2.IN1
in[1] => demux12[1].a1.IN0
in[1] => demux12[1].a2.IN1
in[2] => demux12[2].a1.IN0
in[2] => demux12[2].a2.IN1
in[3] => demux12[3].a1.IN0
in[3] => demux12[3].a2.IN1
in[4] => demux12[4].a1.IN0
in[4] => demux12[4].a2.IN1
in[5] => demux12[5].a1.IN0
in[5] => demux12[5].a2.IN1
in[6] => demux12[6].a1.IN0
in[6] => demux12[6].a2.IN1
in[7] => demux12[7].a1.IN0
in[7] => demux12[7].a2.IN1
in[8] => demux12[8].a1.IN0
in[8] => demux12[8].a2.IN1
in[9] => demux12[9].a1.IN0
in[9] => demux12[9].a2.IN1
in[10] => demux12[10].a1.IN0
in[10] => demux12[10].a2.IN1
in[11] => demux12[11].a1.IN0
in[11] => demux12[11].a2.IN1
in[12] => demux12[12].a1.IN0
in[12] => demux12[12].a2.IN1
in[13] => demux12[13].a1.IN0
in[13] => demux12[13].a2.IN1
in[14] => demux12[14].a1.IN0
in[14] => demux12[14].a2.IN1
in[15] => demux12[15].a1.IN0
in[15] => demux12[15].a2.IN1
in[16] => demux12[16].a1.IN0
in[16] => demux12[16].a2.IN1
in[17] => demux12[17].a1.IN0
in[17] => demux12[17].a2.IN1
in[18] => demux12[18].a1.IN0
in[18] => demux12[18].a2.IN1
in[19] => demux12[19].a1.IN0
in[19] => demux12[19].a2.IN1
in[20] => demux12[20].a1.IN0
in[20] => demux12[20].a2.IN1
in[21] => demux12[21].a1.IN0
in[21] => demux12[21].a2.IN1
in[22] => demux12[22].a1.IN0
in[22] => demux12[22].a2.IN1
in[23] => demux12[23].a1.IN0
in[23] => demux12[23].a2.IN1
in[24] => demux12[24].a1.IN0
in[24] => demux12[24].a2.IN1
in[25] => demux12[25].a1.IN0
in[25] => demux12[25].a2.IN1
in[26] => demux12[26].a1.IN0
in[26] => demux12[26].a2.IN1
in[27] => demux12[27].a1.IN0
in[27] => demux12[27].a2.IN1
in[28] => demux12[28].a1.IN0
in[28] => demux12[28].a2.IN1
in[29] => demux12[29].a1.IN0
in[29] => demux12[29].a2.IN1
in[30] => demux12[30].a1.IN0
in[30] => demux12[30].a2.IN1
in[31] => demux12[31].a1.IN0
in[31] => demux12[31].a2.IN1
sel => l2.DATAIN
sel => demux12[0].a1.IN1
sel => demux12[1].a1.IN1
sel => demux12[2].a1.IN1
sel => demux12[3].a1.IN1
sel => demux12[4].a1.IN1
sel => demux12[5].a1.IN1
sel => demux12[6].a1.IN1
sel => demux12[7].a1.IN1
sel => demux12[8].a1.IN1
sel => demux12[9].a1.IN1
sel => demux12[10].a1.IN1
sel => demux12[11].a1.IN1
sel => demux12[12].a1.IN1
sel => demux12[13].a1.IN1
sel => demux12[14].a1.IN1
sel => demux12[15].a1.IN1
sel => demux12[16].a1.IN1
sel => demux12[17].a1.IN1
sel => demux12[18].a1.IN1
sel => demux12[19].a1.IN1
sel => demux12[20].a1.IN1
sel => demux12[21].a1.IN1
sel => demux12[22].a1.IN1
sel => demux12[23].a1.IN1
sel => demux12[24].a1.IN1
sel => demux12[25].a1.IN1
sel => demux12[26].a1.IN1
sel => demux12[27].a1.IN1
sel => demux12[28].a1.IN1
sel => demux12[29].a1.IN1
sel => demux12[30].a1.IN1
sel => demux12[31].a1.IN1


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|demux1_32:wdm|demux1_2:dmLevel4[4].level4
a[0] <= demux12[0].a1.DB_MAX_OUTPUT_PORT_TYPE
a[1] <= demux12[1].a1.DB_MAX_OUTPUT_PORT_TYPE
a[2] <= demux12[2].a1.DB_MAX_OUTPUT_PORT_TYPE
a[3] <= demux12[3].a1.DB_MAX_OUTPUT_PORT_TYPE
a[4] <= demux12[4].a1.DB_MAX_OUTPUT_PORT_TYPE
a[5] <= demux12[5].a1.DB_MAX_OUTPUT_PORT_TYPE
a[6] <= demux12[6].a1.DB_MAX_OUTPUT_PORT_TYPE
a[7] <= demux12[7].a1.DB_MAX_OUTPUT_PORT_TYPE
a[8] <= demux12[8].a1.DB_MAX_OUTPUT_PORT_TYPE
a[9] <= demux12[9].a1.DB_MAX_OUTPUT_PORT_TYPE
a[10] <= demux12[10].a1.DB_MAX_OUTPUT_PORT_TYPE
a[11] <= demux12[11].a1.DB_MAX_OUTPUT_PORT_TYPE
a[12] <= demux12[12].a1.DB_MAX_OUTPUT_PORT_TYPE
a[13] <= demux12[13].a1.DB_MAX_OUTPUT_PORT_TYPE
a[14] <= demux12[14].a1.DB_MAX_OUTPUT_PORT_TYPE
a[15] <= demux12[15].a1.DB_MAX_OUTPUT_PORT_TYPE
a[16] <= demux12[16].a1.DB_MAX_OUTPUT_PORT_TYPE
a[17] <= demux12[17].a1.DB_MAX_OUTPUT_PORT_TYPE
a[18] <= demux12[18].a1.DB_MAX_OUTPUT_PORT_TYPE
a[19] <= demux12[19].a1.DB_MAX_OUTPUT_PORT_TYPE
a[20] <= demux12[20].a1.DB_MAX_OUTPUT_PORT_TYPE
a[21] <= demux12[21].a1.DB_MAX_OUTPUT_PORT_TYPE
a[22] <= demux12[22].a1.DB_MAX_OUTPUT_PORT_TYPE
a[23] <= demux12[23].a1.DB_MAX_OUTPUT_PORT_TYPE
a[24] <= demux12[24].a1.DB_MAX_OUTPUT_PORT_TYPE
a[25] <= demux12[25].a1.DB_MAX_OUTPUT_PORT_TYPE
a[26] <= demux12[26].a1.DB_MAX_OUTPUT_PORT_TYPE
a[27] <= demux12[27].a1.DB_MAX_OUTPUT_PORT_TYPE
a[28] <= demux12[28].a1.DB_MAX_OUTPUT_PORT_TYPE
a[29] <= demux12[29].a1.DB_MAX_OUTPUT_PORT_TYPE
a[30] <= demux12[30].a1.DB_MAX_OUTPUT_PORT_TYPE
a[31] <= demux12[31].a1.DB_MAX_OUTPUT_PORT_TYPE
b[0] <= demux12[0].a2.DB_MAX_OUTPUT_PORT_TYPE
b[1] <= demux12[1].a2.DB_MAX_OUTPUT_PORT_TYPE
b[2] <= demux12[2].a2.DB_MAX_OUTPUT_PORT_TYPE
b[3] <= demux12[3].a2.DB_MAX_OUTPUT_PORT_TYPE
b[4] <= demux12[4].a2.DB_MAX_OUTPUT_PORT_TYPE
b[5] <= demux12[5].a2.DB_MAX_OUTPUT_PORT_TYPE
b[6] <= demux12[6].a2.DB_MAX_OUTPUT_PORT_TYPE
b[7] <= demux12[7].a2.DB_MAX_OUTPUT_PORT_TYPE
b[8] <= demux12[8].a2.DB_MAX_OUTPUT_PORT_TYPE
b[9] <= demux12[9].a2.DB_MAX_OUTPUT_PORT_TYPE
b[10] <= demux12[10].a2.DB_MAX_OUTPUT_PORT_TYPE
b[11] <= demux12[11].a2.DB_MAX_OUTPUT_PORT_TYPE
b[12] <= demux12[12].a2.DB_MAX_OUTPUT_PORT_TYPE
b[13] <= demux12[13].a2.DB_MAX_OUTPUT_PORT_TYPE
b[14] <= demux12[14].a2.DB_MAX_OUTPUT_PORT_TYPE
b[15] <= demux12[15].a2.DB_MAX_OUTPUT_PORT_TYPE
b[16] <= demux12[16].a2.DB_MAX_OUTPUT_PORT_TYPE
b[17] <= demux12[17].a2.DB_MAX_OUTPUT_PORT_TYPE
b[18] <= demux12[18].a2.DB_MAX_OUTPUT_PORT_TYPE
b[19] <= demux12[19].a2.DB_MAX_OUTPUT_PORT_TYPE
b[20] <= demux12[20].a2.DB_MAX_OUTPUT_PORT_TYPE
b[21] <= demux12[21].a2.DB_MAX_OUTPUT_PORT_TYPE
b[22] <= demux12[22].a2.DB_MAX_OUTPUT_PORT_TYPE
b[23] <= demux12[23].a2.DB_MAX_OUTPUT_PORT_TYPE
b[24] <= demux12[24].a2.DB_MAX_OUTPUT_PORT_TYPE
b[25] <= demux12[25].a2.DB_MAX_OUTPUT_PORT_TYPE
b[26] <= demux12[26].a2.DB_MAX_OUTPUT_PORT_TYPE
b[27] <= demux12[27].a2.DB_MAX_OUTPUT_PORT_TYPE
b[28] <= demux12[28].a2.DB_MAX_OUTPUT_PORT_TYPE
b[29] <= demux12[29].a2.DB_MAX_OUTPUT_PORT_TYPE
b[30] <= demux12[30].a2.DB_MAX_OUTPUT_PORT_TYPE
b[31] <= demux12[31].a2.DB_MAX_OUTPUT_PORT_TYPE
in[0] => demux12[0].a1.IN0
in[0] => demux12[0].a2.IN1
in[1] => demux12[1].a1.IN0
in[1] => demux12[1].a2.IN1
in[2] => demux12[2].a1.IN0
in[2] => demux12[2].a2.IN1
in[3] => demux12[3].a1.IN0
in[3] => demux12[3].a2.IN1
in[4] => demux12[4].a1.IN0
in[4] => demux12[4].a2.IN1
in[5] => demux12[5].a1.IN0
in[5] => demux12[5].a2.IN1
in[6] => demux12[6].a1.IN0
in[6] => demux12[6].a2.IN1
in[7] => demux12[7].a1.IN0
in[7] => demux12[7].a2.IN1
in[8] => demux12[8].a1.IN0
in[8] => demux12[8].a2.IN1
in[9] => demux12[9].a1.IN0
in[9] => demux12[9].a2.IN1
in[10] => demux12[10].a1.IN0
in[10] => demux12[10].a2.IN1
in[11] => demux12[11].a1.IN0
in[11] => demux12[11].a2.IN1
in[12] => demux12[12].a1.IN0
in[12] => demux12[12].a2.IN1
in[13] => demux12[13].a1.IN0
in[13] => demux12[13].a2.IN1
in[14] => demux12[14].a1.IN0
in[14] => demux12[14].a2.IN1
in[15] => demux12[15].a1.IN0
in[15] => demux12[15].a2.IN1
in[16] => demux12[16].a1.IN0
in[16] => demux12[16].a2.IN1
in[17] => demux12[17].a1.IN0
in[17] => demux12[17].a2.IN1
in[18] => demux12[18].a1.IN0
in[18] => demux12[18].a2.IN1
in[19] => demux12[19].a1.IN0
in[19] => demux12[19].a2.IN1
in[20] => demux12[20].a1.IN0
in[20] => demux12[20].a2.IN1
in[21] => demux12[21].a1.IN0
in[21] => demux12[21].a2.IN1
in[22] => demux12[22].a1.IN0
in[22] => demux12[22].a2.IN1
in[23] => demux12[23].a1.IN0
in[23] => demux12[23].a2.IN1
in[24] => demux12[24].a1.IN0
in[24] => demux12[24].a2.IN1
in[25] => demux12[25].a1.IN0
in[25] => demux12[25].a2.IN1
in[26] => demux12[26].a1.IN0
in[26] => demux12[26].a2.IN1
in[27] => demux12[27].a1.IN0
in[27] => demux12[27].a2.IN1
in[28] => demux12[28].a1.IN0
in[28] => demux12[28].a2.IN1
in[29] => demux12[29].a1.IN0
in[29] => demux12[29].a2.IN1
in[30] => demux12[30].a1.IN0
in[30] => demux12[30].a2.IN1
in[31] => demux12[31].a1.IN0
in[31] => demux12[31].a2.IN1
sel => l2.DATAIN
sel => demux12[0].a1.IN1
sel => demux12[1].a1.IN1
sel => demux12[2].a1.IN1
sel => demux12[3].a1.IN1
sel => demux12[4].a1.IN1
sel => demux12[5].a1.IN1
sel => demux12[6].a1.IN1
sel => demux12[7].a1.IN1
sel => demux12[8].a1.IN1
sel => demux12[9].a1.IN1
sel => demux12[10].a1.IN1
sel => demux12[11].a1.IN1
sel => demux12[12].a1.IN1
sel => demux12[13].a1.IN1
sel => demux12[14].a1.IN1
sel => demux12[15].a1.IN1
sel => demux12[16].a1.IN1
sel => demux12[17].a1.IN1
sel => demux12[18].a1.IN1
sel => demux12[19].a1.IN1
sel => demux12[20].a1.IN1
sel => demux12[21].a1.IN1
sel => demux12[22].a1.IN1
sel => demux12[23].a1.IN1
sel => demux12[24].a1.IN1
sel => demux12[25].a1.IN1
sel => demux12[26].a1.IN1
sel => demux12[27].a1.IN1
sel => demux12[28].a1.IN1
sel => demux12[29].a1.IN1
sel => demux12[30].a1.IN1
sel => demux12[31].a1.IN1


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|demux1_32:wdm|demux1_2:dmLevel4[5].level4
a[0] <= demux12[0].a1.DB_MAX_OUTPUT_PORT_TYPE
a[1] <= demux12[1].a1.DB_MAX_OUTPUT_PORT_TYPE
a[2] <= demux12[2].a1.DB_MAX_OUTPUT_PORT_TYPE
a[3] <= demux12[3].a1.DB_MAX_OUTPUT_PORT_TYPE
a[4] <= demux12[4].a1.DB_MAX_OUTPUT_PORT_TYPE
a[5] <= demux12[5].a1.DB_MAX_OUTPUT_PORT_TYPE
a[6] <= demux12[6].a1.DB_MAX_OUTPUT_PORT_TYPE
a[7] <= demux12[7].a1.DB_MAX_OUTPUT_PORT_TYPE
a[8] <= demux12[8].a1.DB_MAX_OUTPUT_PORT_TYPE
a[9] <= demux12[9].a1.DB_MAX_OUTPUT_PORT_TYPE
a[10] <= demux12[10].a1.DB_MAX_OUTPUT_PORT_TYPE
a[11] <= demux12[11].a1.DB_MAX_OUTPUT_PORT_TYPE
a[12] <= demux12[12].a1.DB_MAX_OUTPUT_PORT_TYPE
a[13] <= demux12[13].a1.DB_MAX_OUTPUT_PORT_TYPE
a[14] <= demux12[14].a1.DB_MAX_OUTPUT_PORT_TYPE
a[15] <= demux12[15].a1.DB_MAX_OUTPUT_PORT_TYPE
a[16] <= demux12[16].a1.DB_MAX_OUTPUT_PORT_TYPE
a[17] <= demux12[17].a1.DB_MAX_OUTPUT_PORT_TYPE
a[18] <= demux12[18].a1.DB_MAX_OUTPUT_PORT_TYPE
a[19] <= demux12[19].a1.DB_MAX_OUTPUT_PORT_TYPE
a[20] <= demux12[20].a1.DB_MAX_OUTPUT_PORT_TYPE
a[21] <= demux12[21].a1.DB_MAX_OUTPUT_PORT_TYPE
a[22] <= demux12[22].a1.DB_MAX_OUTPUT_PORT_TYPE
a[23] <= demux12[23].a1.DB_MAX_OUTPUT_PORT_TYPE
a[24] <= demux12[24].a1.DB_MAX_OUTPUT_PORT_TYPE
a[25] <= demux12[25].a1.DB_MAX_OUTPUT_PORT_TYPE
a[26] <= demux12[26].a1.DB_MAX_OUTPUT_PORT_TYPE
a[27] <= demux12[27].a1.DB_MAX_OUTPUT_PORT_TYPE
a[28] <= demux12[28].a1.DB_MAX_OUTPUT_PORT_TYPE
a[29] <= demux12[29].a1.DB_MAX_OUTPUT_PORT_TYPE
a[30] <= demux12[30].a1.DB_MAX_OUTPUT_PORT_TYPE
a[31] <= demux12[31].a1.DB_MAX_OUTPUT_PORT_TYPE
b[0] <= demux12[0].a2.DB_MAX_OUTPUT_PORT_TYPE
b[1] <= demux12[1].a2.DB_MAX_OUTPUT_PORT_TYPE
b[2] <= demux12[2].a2.DB_MAX_OUTPUT_PORT_TYPE
b[3] <= demux12[3].a2.DB_MAX_OUTPUT_PORT_TYPE
b[4] <= demux12[4].a2.DB_MAX_OUTPUT_PORT_TYPE
b[5] <= demux12[5].a2.DB_MAX_OUTPUT_PORT_TYPE
b[6] <= demux12[6].a2.DB_MAX_OUTPUT_PORT_TYPE
b[7] <= demux12[7].a2.DB_MAX_OUTPUT_PORT_TYPE
b[8] <= demux12[8].a2.DB_MAX_OUTPUT_PORT_TYPE
b[9] <= demux12[9].a2.DB_MAX_OUTPUT_PORT_TYPE
b[10] <= demux12[10].a2.DB_MAX_OUTPUT_PORT_TYPE
b[11] <= demux12[11].a2.DB_MAX_OUTPUT_PORT_TYPE
b[12] <= demux12[12].a2.DB_MAX_OUTPUT_PORT_TYPE
b[13] <= demux12[13].a2.DB_MAX_OUTPUT_PORT_TYPE
b[14] <= demux12[14].a2.DB_MAX_OUTPUT_PORT_TYPE
b[15] <= demux12[15].a2.DB_MAX_OUTPUT_PORT_TYPE
b[16] <= demux12[16].a2.DB_MAX_OUTPUT_PORT_TYPE
b[17] <= demux12[17].a2.DB_MAX_OUTPUT_PORT_TYPE
b[18] <= demux12[18].a2.DB_MAX_OUTPUT_PORT_TYPE
b[19] <= demux12[19].a2.DB_MAX_OUTPUT_PORT_TYPE
b[20] <= demux12[20].a2.DB_MAX_OUTPUT_PORT_TYPE
b[21] <= demux12[21].a2.DB_MAX_OUTPUT_PORT_TYPE
b[22] <= demux12[22].a2.DB_MAX_OUTPUT_PORT_TYPE
b[23] <= demux12[23].a2.DB_MAX_OUTPUT_PORT_TYPE
b[24] <= demux12[24].a2.DB_MAX_OUTPUT_PORT_TYPE
b[25] <= demux12[25].a2.DB_MAX_OUTPUT_PORT_TYPE
b[26] <= demux12[26].a2.DB_MAX_OUTPUT_PORT_TYPE
b[27] <= demux12[27].a2.DB_MAX_OUTPUT_PORT_TYPE
b[28] <= demux12[28].a2.DB_MAX_OUTPUT_PORT_TYPE
b[29] <= demux12[29].a2.DB_MAX_OUTPUT_PORT_TYPE
b[30] <= demux12[30].a2.DB_MAX_OUTPUT_PORT_TYPE
b[31] <= demux12[31].a2.DB_MAX_OUTPUT_PORT_TYPE
in[0] => demux12[0].a1.IN0
in[0] => demux12[0].a2.IN1
in[1] => demux12[1].a1.IN0
in[1] => demux12[1].a2.IN1
in[2] => demux12[2].a1.IN0
in[2] => demux12[2].a2.IN1
in[3] => demux12[3].a1.IN0
in[3] => demux12[3].a2.IN1
in[4] => demux12[4].a1.IN0
in[4] => demux12[4].a2.IN1
in[5] => demux12[5].a1.IN0
in[5] => demux12[5].a2.IN1
in[6] => demux12[6].a1.IN0
in[6] => demux12[6].a2.IN1
in[7] => demux12[7].a1.IN0
in[7] => demux12[7].a2.IN1
in[8] => demux12[8].a1.IN0
in[8] => demux12[8].a2.IN1
in[9] => demux12[9].a1.IN0
in[9] => demux12[9].a2.IN1
in[10] => demux12[10].a1.IN0
in[10] => demux12[10].a2.IN1
in[11] => demux12[11].a1.IN0
in[11] => demux12[11].a2.IN1
in[12] => demux12[12].a1.IN0
in[12] => demux12[12].a2.IN1
in[13] => demux12[13].a1.IN0
in[13] => demux12[13].a2.IN1
in[14] => demux12[14].a1.IN0
in[14] => demux12[14].a2.IN1
in[15] => demux12[15].a1.IN0
in[15] => demux12[15].a2.IN1
in[16] => demux12[16].a1.IN0
in[16] => demux12[16].a2.IN1
in[17] => demux12[17].a1.IN0
in[17] => demux12[17].a2.IN1
in[18] => demux12[18].a1.IN0
in[18] => demux12[18].a2.IN1
in[19] => demux12[19].a1.IN0
in[19] => demux12[19].a2.IN1
in[20] => demux12[20].a1.IN0
in[20] => demux12[20].a2.IN1
in[21] => demux12[21].a1.IN0
in[21] => demux12[21].a2.IN1
in[22] => demux12[22].a1.IN0
in[22] => demux12[22].a2.IN1
in[23] => demux12[23].a1.IN0
in[23] => demux12[23].a2.IN1
in[24] => demux12[24].a1.IN0
in[24] => demux12[24].a2.IN1
in[25] => demux12[25].a1.IN0
in[25] => demux12[25].a2.IN1
in[26] => demux12[26].a1.IN0
in[26] => demux12[26].a2.IN1
in[27] => demux12[27].a1.IN0
in[27] => demux12[27].a2.IN1
in[28] => demux12[28].a1.IN0
in[28] => demux12[28].a2.IN1
in[29] => demux12[29].a1.IN0
in[29] => demux12[29].a2.IN1
in[30] => demux12[30].a1.IN0
in[30] => demux12[30].a2.IN1
in[31] => demux12[31].a1.IN0
in[31] => demux12[31].a2.IN1
sel => l2.DATAIN
sel => demux12[0].a1.IN1
sel => demux12[1].a1.IN1
sel => demux12[2].a1.IN1
sel => demux12[3].a1.IN1
sel => demux12[4].a1.IN1
sel => demux12[5].a1.IN1
sel => demux12[6].a1.IN1
sel => demux12[7].a1.IN1
sel => demux12[8].a1.IN1
sel => demux12[9].a1.IN1
sel => demux12[10].a1.IN1
sel => demux12[11].a1.IN1
sel => demux12[12].a1.IN1
sel => demux12[13].a1.IN1
sel => demux12[14].a1.IN1
sel => demux12[15].a1.IN1
sel => demux12[16].a1.IN1
sel => demux12[17].a1.IN1
sel => demux12[18].a1.IN1
sel => demux12[19].a1.IN1
sel => demux12[20].a1.IN1
sel => demux12[21].a1.IN1
sel => demux12[22].a1.IN1
sel => demux12[23].a1.IN1
sel => demux12[24].a1.IN1
sel => demux12[25].a1.IN1
sel => demux12[26].a1.IN1
sel => demux12[27].a1.IN1
sel => demux12[28].a1.IN1
sel => demux12[29].a1.IN1
sel => demux12[30].a1.IN1
sel => demux12[31].a1.IN1


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|demux1_32:wdm|demux1_2:dmLevel4[6].level4
a[0] <= demux12[0].a1.DB_MAX_OUTPUT_PORT_TYPE
a[1] <= demux12[1].a1.DB_MAX_OUTPUT_PORT_TYPE
a[2] <= demux12[2].a1.DB_MAX_OUTPUT_PORT_TYPE
a[3] <= demux12[3].a1.DB_MAX_OUTPUT_PORT_TYPE
a[4] <= demux12[4].a1.DB_MAX_OUTPUT_PORT_TYPE
a[5] <= demux12[5].a1.DB_MAX_OUTPUT_PORT_TYPE
a[6] <= demux12[6].a1.DB_MAX_OUTPUT_PORT_TYPE
a[7] <= demux12[7].a1.DB_MAX_OUTPUT_PORT_TYPE
a[8] <= demux12[8].a1.DB_MAX_OUTPUT_PORT_TYPE
a[9] <= demux12[9].a1.DB_MAX_OUTPUT_PORT_TYPE
a[10] <= demux12[10].a1.DB_MAX_OUTPUT_PORT_TYPE
a[11] <= demux12[11].a1.DB_MAX_OUTPUT_PORT_TYPE
a[12] <= demux12[12].a1.DB_MAX_OUTPUT_PORT_TYPE
a[13] <= demux12[13].a1.DB_MAX_OUTPUT_PORT_TYPE
a[14] <= demux12[14].a1.DB_MAX_OUTPUT_PORT_TYPE
a[15] <= demux12[15].a1.DB_MAX_OUTPUT_PORT_TYPE
a[16] <= demux12[16].a1.DB_MAX_OUTPUT_PORT_TYPE
a[17] <= demux12[17].a1.DB_MAX_OUTPUT_PORT_TYPE
a[18] <= demux12[18].a1.DB_MAX_OUTPUT_PORT_TYPE
a[19] <= demux12[19].a1.DB_MAX_OUTPUT_PORT_TYPE
a[20] <= demux12[20].a1.DB_MAX_OUTPUT_PORT_TYPE
a[21] <= demux12[21].a1.DB_MAX_OUTPUT_PORT_TYPE
a[22] <= demux12[22].a1.DB_MAX_OUTPUT_PORT_TYPE
a[23] <= demux12[23].a1.DB_MAX_OUTPUT_PORT_TYPE
a[24] <= demux12[24].a1.DB_MAX_OUTPUT_PORT_TYPE
a[25] <= demux12[25].a1.DB_MAX_OUTPUT_PORT_TYPE
a[26] <= demux12[26].a1.DB_MAX_OUTPUT_PORT_TYPE
a[27] <= demux12[27].a1.DB_MAX_OUTPUT_PORT_TYPE
a[28] <= demux12[28].a1.DB_MAX_OUTPUT_PORT_TYPE
a[29] <= demux12[29].a1.DB_MAX_OUTPUT_PORT_TYPE
a[30] <= demux12[30].a1.DB_MAX_OUTPUT_PORT_TYPE
a[31] <= demux12[31].a1.DB_MAX_OUTPUT_PORT_TYPE
b[0] <= demux12[0].a2.DB_MAX_OUTPUT_PORT_TYPE
b[1] <= demux12[1].a2.DB_MAX_OUTPUT_PORT_TYPE
b[2] <= demux12[2].a2.DB_MAX_OUTPUT_PORT_TYPE
b[3] <= demux12[3].a2.DB_MAX_OUTPUT_PORT_TYPE
b[4] <= demux12[4].a2.DB_MAX_OUTPUT_PORT_TYPE
b[5] <= demux12[5].a2.DB_MAX_OUTPUT_PORT_TYPE
b[6] <= demux12[6].a2.DB_MAX_OUTPUT_PORT_TYPE
b[7] <= demux12[7].a2.DB_MAX_OUTPUT_PORT_TYPE
b[8] <= demux12[8].a2.DB_MAX_OUTPUT_PORT_TYPE
b[9] <= demux12[9].a2.DB_MAX_OUTPUT_PORT_TYPE
b[10] <= demux12[10].a2.DB_MAX_OUTPUT_PORT_TYPE
b[11] <= demux12[11].a2.DB_MAX_OUTPUT_PORT_TYPE
b[12] <= demux12[12].a2.DB_MAX_OUTPUT_PORT_TYPE
b[13] <= demux12[13].a2.DB_MAX_OUTPUT_PORT_TYPE
b[14] <= demux12[14].a2.DB_MAX_OUTPUT_PORT_TYPE
b[15] <= demux12[15].a2.DB_MAX_OUTPUT_PORT_TYPE
b[16] <= demux12[16].a2.DB_MAX_OUTPUT_PORT_TYPE
b[17] <= demux12[17].a2.DB_MAX_OUTPUT_PORT_TYPE
b[18] <= demux12[18].a2.DB_MAX_OUTPUT_PORT_TYPE
b[19] <= demux12[19].a2.DB_MAX_OUTPUT_PORT_TYPE
b[20] <= demux12[20].a2.DB_MAX_OUTPUT_PORT_TYPE
b[21] <= demux12[21].a2.DB_MAX_OUTPUT_PORT_TYPE
b[22] <= demux12[22].a2.DB_MAX_OUTPUT_PORT_TYPE
b[23] <= demux12[23].a2.DB_MAX_OUTPUT_PORT_TYPE
b[24] <= demux12[24].a2.DB_MAX_OUTPUT_PORT_TYPE
b[25] <= demux12[25].a2.DB_MAX_OUTPUT_PORT_TYPE
b[26] <= demux12[26].a2.DB_MAX_OUTPUT_PORT_TYPE
b[27] <= demux12[27].a2.DB_MAX_OUTPUT_PORT_TYPE
b[28] <= demux12[28].a2.DB_MAX_OUTPUT_PORT_TYPE
b[29] <= demux12[29].a2.DB_MAX_OUTPUT_PORT_TYPE
b[30] <= demux12[30].a2.DB_MAX_OUTPUT_PORT_TYPE
b[31] <= demux12[31].a2.DB_MAX_OUTPUT_PORT_TYPE
in[0] => demux12[0].a1.IN0
in[0] => demux12[0].a2.IN1
in[1] => demux12[1].a1.IN0
in[1] => demux12[1].a2.IN1
in[2] => demux12[2].a1.IN0
in[2] => demux12[2].a2.IN1
in[3] => demux12[3].a1.IN0
in[3] => demux12[3].a2.IN1
in[4] => demux12[4].a1.IN0
in[4] => demux12[4].a2.IN1
in[5] => demux12[5].a1.IN0
in[5] => demux12[5].a2.IN1
in[6] => demux12[6].a1.IN0
in[6] => demux12[6].a2.IN1
in[7] => demux12[7].a1.IN0
in[7] => demux12[7].a2.IN1
in[8] => demux12[8].a1.IN0
in[8] => demux12[8].a2.IN1
in[9] => demux12[9].a1.IN0
in[9] => demux12[9].a2.IN1
in[10] => demux12[10].a1.IN0
in[10] => demux12[10].a2.IN1
in[11] => demux12[11].a1.IN0
in[11] => demux12[11].a2.IN1
in[12] => demux12[12].a1.IN0
in[12] => demux12[12].a2.IN1
in[13] => demux12[13].a1.IN0
in[13] => demux12[13].a2.IN1
in[14] => demux12[14].a1.IN0
in[14] => demux12[14].a2.IN1
in[15] => demux12[15].a1.IN0
in[15] => demux12[15].a2.IN1
in[16] => demux12[16].a1.IN0
in[16] => demux12[16].a2.IN1
in[17] => demux12[17].a1.IN0
in[17] => demux12[17].a2.IN1
in[18] => demux12[18].a1.IN0
in[18] => demux12[18].a2.IN1
in[19] => demux12[19].a1.IN0
in[19] => demux12[19].a2.IN1
in[20] => demux12[20].a1.IN0
in[20] => demux12[20].a2.IN1
in[21] => demux12[21].a1.IN0
in[21] => demux12[21].a2.IN1
in[22] => demux12[22].a1.IN0
in[22] => demux12[22].a2.IN1
in[23] => demux12[23].a1.IN0
in[23] => demux12[23].a2.IN1
in[24] => demux12[24].a1.IN0
in[24] => demux12[24].a2.IN1
in[25] => demux12[25].a1.IN0
in[25] => demux12[25].a2.IN1
in[26] => demux12[26].a1.IN0
in[26] => demux12[26].a2.IN1
in[27] => demux12[27].a1.IN0
in[27] => demux12[27].a2.IN1
in[28] => demux12[28].a1.IN0
in[28] => demux12[28].a2.IN1
in[29] => demux12[29].a1.IN0
in[29] => demux12[29].a2.IN1
in[30] => demux12[30].a1.IN0
in[30] => demux12[30].a2.IN1
in[31] => demux12[31].a1.IN0
in[31] => demux12[31].a2.IN1
sel => l2.DATAIN
sel => demux12[0].a1.IN1
sel => demux12[1].a1.IN1
sel => demux12[2].a1.IN1
sel => demux12[3].a1.IN1
sel => demux12[4].a1.IN1
sel => demux12[5].a1.IN1
sel => demux12[6].a1.IN1
sel => demux12[7].a1.IN1
sel => demux12[8].a1.IN1
sel => demux12[9].a1.IN1
sel => demux12[10].a1.IN1
sel => demux12[11].a1.IN1
sel => demux12[12].a1.IN1
sel => demux12[13].a1.IN1
sel => demux12[14].a1.IN1
sel => demux12[15].a1.IN1
sel => demux12[16].a1.IN1
sel => demux12[17].a1.IN1
sel => demux12[18].a1.IN1
sel => demux12[19].a1.IN1
sel => demux12[20].a1.IN1
sel => demux12[21].a1.IN1
sel => demux12[22].a1.IN1
sel => demux12[23].a1.IN1
sel => demux12[24].a1.IN1
sel => demux12[25].a1.IN1
sel => demux12[26].a1.IN1
sel => demux12[27].a1.IN1
sel => demux12[28].a1.IN1
sel => demux12[29].a1.IN1
sel => demux12[30].a1.IN1
sel => demux12[31].a1.IN1


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|demux1_32:wdm|demux1_2:dmLevel4[7].level4
a[0] <= demux12[0].a1.DB_MAX_OUTPUT_PORT_TYPE
a[1] <= demux12[1].a1.DB_MAX_OUTPUT_PORT_TYPE
a[2] <= demux12[2].a1.DB_MAX_OUTPUT_PORT_TYPE
a[3] <= demux12[3].a1.DB_MAX_OUTPUT_PORT_TYPE
a[4] <= demux12[4].a1.DB_MAX_OUTPUT_PORT_TYPE
a[5] <= demux12[5].a1.DB_MAX_OUTPUT_PORT_TYPE
a[6] <= demux12[6].a1.DB_MAX_OUTPUT_PORT_TYPE
a[7] <= demux12[7].a1.DB_MAX_OUTPUT_PORT_TYPE
a[8] <= demux12[8].a1.DB_MAX_OUTPUT_PORT_TYPE
a[9] <= demux12[9].a1.DB_MAX_OUTPUT_PORT_TYPE
a[10] <= demux12[10].a1.DB_MAX_OUTPUT_PORT_TYPE
a[11] <= demux12[11].a1.DB_MAX_OUTPUT_PORT_TYPE
a[12] <= demux12[12].a1.DB_MAX_OUTPUT_PORT_TYPE
a[13] <= demux12[13].a1.DB_MAX_OUTPUT_PORT_TYPE
a[14] <= demux12[14].a1.DB_MAX_OUTPUT_PORT_TYPE
a[15] <= demux12[15].a1.DB_MAX_OUTPUT_PORT_TYPE
a[16] <= demux12[16].a1.DB_MAX_OUTPUT_PORT_TYPE
a[17] <= demux12[17].a1.DB_MAX_OUTPUT_PORT_TYPE
a[18] <= demux12[18].a1.DB_MAX_OUTPUT_PORT_TYPE
a[19] <= demux12[19].a1.DB_MAX_OUTPUT_PORT_TYPE
a[20] <= demux12[20].a1.DB_MAX_OUTPUT_PORT_TYPE
a[21] <= demux12[21].a1.DB_MAX_OUTPUT_PORT_TYPE
a[22] <= demux12[22].a1.DB_MAX_OUTPUT_PORT_TYPE
a[23] <= demux12[23].a1.DB_MAX_OUTPUT_PORT_TYPE
a[24] <= demux12[24].a1.DB_MAX_OUTPUT_PORT_TYPE
a[25] <= demux12[25].a1.DB_MAX_OUTPUT_PORT_TYPE
a[26] <= demux12[26].a1.DB_MAX_OUTPUT_PORT_TYPE
a[27] <= demux12[27].a1.DB_MAX_OUTPUT_PORT_TYPE
a[28] <= demux12[28].a1.DB_MAX_OUTPUT_PORT_TYPE
a[29] <= demux12[29].a1.DB_MAX_OUTPUT_PORT_TYPE
a[30] <= demux12[30].a1.DB_MAX_OUTPUT_PORT_TYPE
a[31] <= demux12[31].a1.DB_MAX_OUTPUT_PORT_TYPE
b[0] <= demux12[0].a2.DB_MAX_OUTPUT_PORT_TYPE
b[1] <= demux12[1].a2.DB_MAX_OUTPUT_PORT_TYPE
b[2] <= demux12[2].a2.DB_MAX_OUTPUT_PORT_TYPE
b[3] <= demux12[3].a2.DB_MAX_OUTPUT_PORT_TYPE
b[4] <= demux12[4].a2.DB_MAX_OUTPUT_PORT_TYPE
b[5] <= demux12[5].a2.DB_MAX_OUTPUT_PORT_TYPE
b[6] <= demux12[6].a2.DB_MAX_OUTPUT_PORT_TYPE
b[7] <= demux12[7].a2.DB_MAX_OUTPUT_PORT_TYPE
b[8] <= demux12[8].a2.DB_MAX_OUTPUT_PORT_TYPE
b[9] <= demux12[9].a2.DB_MAX_OUTPUT_PORT_TYPE
b[10] <= demux12[10].a2.DB_MAX_OUTPUT_PORT_TYPE
b[11] <= demux12[11].a2.DB_MAX_OUTPUT_PORT_TYPE
b[12] <= demux12[12].a2.DB_MAX_OUTPUT_PORT_TYPE
b[13] <= demux12[13].a2.DB_MAX_OUTPUT_PORT_TYPE
b[14] <= demux12[14].a2.DB_MAX_OUTPUT_PORT_TYPE
b[15] <= demux12[15].a2.DB_MAX_OUTPUT_PORT_TYPE
b[16] <= demux12[16].a2.DB_MAX_OUTPUT_PORT_TYPE
b[17] <= demux12[17].a2.DB_MAX_OUTPUT_PORT_TYPE
b[18] <= demux12[18].a2.DB_MAX_OUTPUT_PORT_TYPE
b[19] <= demux12[19].a2.DB_MAX_OUTPUT_PORT_TYPE
b[20] <= demux12[20].a2.DB_MAX_OUTPUT_PORT_TYPE
b[21] <= demux12[21].a2.DB_MAX_OUTPUT_PORT_TYPE
b[22] <= demux12[22].a2.DB_MAX_OUTPUT_PORT_TYPE
b[23] <= demux12[23].a2.DB_MAX_OUTPUT_PORT_TYPE
b[24] <= demux12[24].a2.DB_MAX_OUTPUT_PORT_TYPE
b[25] <= demux12[25].a2.DB_MAX_OUTPUT_PORT_TYPE
b[26] <= demux12[26].a2.DB_MAX_OUTPUT_PORT_TYPE
b[27] <= demux12[27].a2.DB_MAX_OUTPUT_PORT_TYPE
b[28] <= demux12[28].a2.DB_MAX_OUTPUT_PORT_TYPE
b[29] <= demux12[29].a2.DB_MAX_OUTPUT_PORT_TYPE
b[30] <= demux12[30].a2.DB_MAX_OUTPUT_PORT_TYPE
b[31] <= demux12[31].a2.DB_MAX_OUTPUT_PORT_TYPE
in[0] => demux12[0].a1.IN0
in[0] => demux12[0].a2.IN1
in[1] => demux12[1].a1.IN0
in[1] => demux12[1].a2.IN1
in[2] => demux12[2].a1.IN0
in[2] => demux12[2].a2.IN1
in[3] => demux12[3].a1.IN0
in[3] => demux12[3].a2.IN1
in[4] => demux12[4].a1.IN0
in[4] => demux12[4].a2.IN1
in[5] => demux12[5].a1.IN0
in[5] => demux12[5].a2.IN1
in[6] => demux12[6].a1.IN0
in[6] => demux12[6].a2.IN1
in[7] => demux12[7].a1.IN0
in[7] => demux12[7].a2.IN1
in[8] => demux12[8].a1.IN0
in[8] => demux12[8].a2.IN1
in[9] => demux12[9].a1.IN0
in[9] => demux12[9].a2.IN1
in[10] => demux12[10].a1.IN0
in[10] => demux12[10].a2.IN1
in[11] => demux12[11].a1.IN0
in[11] => demux12[11].a2.IN1
in[12] => demux12[12].a1.IN0
in[12] => demux12[12].a2.IN1
in[13] => demux12[13].a1.IN0
in[13] => demux12[13].a2.IN1
in[14] => demux12[14].a1.IN0
in[14] => demux12[14].a2.IN1
in[15] => demux12[15].a1.IN0
in[15] => demux12[15].a2.IN1
in[16] => demux12[16].a1.IN0
in[16] => demux12[16].a2.IN1
in[17] => demux12[17].a1.IN0
in[17] => demux12[17].a2.IN1
in[18] => demux12[18].a1.IN0
in[18] => demux12[18].a2.IN1
in[19] => demux12[19].a1.IN0
in[19] => demux12[19].a2.IN1
in[20] => demux12[20].a1.IN0
in[20] => demux12[20].a2.IN1
in[21] => demux12[21].a1.IN0
in[21] => demux12[21].a2.IN1
in[22] => demux12[22].a1.IN0
in[22] => demux12[22].a2.IN1
in[23] => demux12[23].a1.IN0
in[23] => demux12[23].a2.IN1
in[24] => demux12[24].a1.IN0
in[24] => demux12[24].a2.IN1
in[25] => demux12[25].a1.IN0
in[25] => demux12[25].a2.IN1
in[26] => demux12[26].a1.IN0
in[26] => demux12[26].a2.IN1
in[27] => demux12[27].a1.IN0
in[27] => demux12[27].a2.IN1
in[28] => demux12[28].a1.IN0
in[28] => demux12[28].a2.IN1
in[29] => demux12[29].a1.IN0
in[29] => demux12[29].a2.IN1
in[30] => demux12[30].a1.IN0
in[30] => demux12[30].a2.IN1
in[31] => demux12[31].a1.IN0
in[31] => demux12[31].a2.IN1
sel => l2.DATAIN
sel => demux12[0].a1.IN1
sel => demux12[1].a1.IN1
sel => demux12[2].a1.IN1
sel => demux12[3].a1.IN1
sel => demux12[4].a1.IN1
sel => demux12[5].a1.IN1
sel => demux12[6].a1.IN1
sel => demux12[7].a1.IN1
sel => demux12[8].a1.IN1
sel => demux12[9].a1.IN1
sel => demux12[10].a1.IN1
sel => demux12[11].a1.IN1
sel => demux12[12].a1.IN1
sel => demux12[13].a1.IN1
sel => demux12[14].a1.IN1
sel => demux12[15].a1.IN1
sel => demux12[16].a1.IN1
sel => demux12[17].a1.IN1
sel => demux12[18].a1.IN1
sel => demux12[19].a1.IN1
sel => demux12[20].a1.IN1
sel => demux12[21].a1.IN1
sel => demux12[22].a1.IN1
sel => demux12[23].a1.IN1
sel => demux12[24].a1.IN1
sel => demux12[25].a1.IN1
sel => demux12[26].a1.IN1
sel => demux12[27].a1.IN1
sel => demux12[28].a1.IN1
sel => demux12[29].a1.IN1
sel => demux12[30].a1.IN1
sel => demux12[31].a1.IN1


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|demux1_32:wdm|demux1_2:dmLevel4[8].level4
a[0] <= demux12[0].a1.DB_MAX_OUTPUT_PORT_TYPE
a[1] <= demux12[1].a1.DB_MAX_OUTPUT_PORT_TYPE
a[2] <= demux12[2].a1.DB_MAX_OUTPUT_PORT_TYPE
a[3] <= demux12[3].a1.DB_MAX_OUTPUT_PORT_TYPE
a[4] <= demux12[4].a1.DB_MAX_OUTPUT_PORT_TYPE
a[5] <= demux12[5].a1.DB_MAX_OUTPUT_PORT_TYPE
a[6] <= demux12[6].a1.DB_MAX_OUTPUT_PORT_TYPE
a[7] <= demux12[7].a1.DB_MAX_OUTPUT_PORT_TYPE
a[8] <= demux12[8].a1.DB_MAX_OUTPUT_PORT_TYPE
a[9] <= demux12[9].a1.DB_MAX_OUTPUT_PORT_TYPE
a[10] <= demux12[10].a1.DB_MAX_OUTPUT_PORT_TYPE
a[11] <= demux12[11].a1.DB_MAX_OUTPUT_PORT_TYPE
a[12] <= demux12[12].a1.DB_MAX_OUTPUT_PORT_TYPE
a[13] <= demux12[13].a1.DB_MAX_OUTPUT_PORT_TYPE
a[14] <= demux12[14].a1.DB_MAX_OUTPUT_PORT_TYPE
a[15] <= demux12[15].a1.DB_MAX_OUTPUT_PORT_TYPE
a[16] <= demux12[16].a1.DB_MAX_OUTPUT_PORT_TYPE
a[17] <= demux12[17].a1.DB_MAX_OUTPUT_PORT_TYPE
a[18] <= demux12[18].a1.DB_MAX_OUTPUT_PORT_TYPE
a[19] <= demux12[19].a1.DB_MAX_OUTPUT_PORT_TYPE
a[20] <= demux12[20].a1.DB_MAX_OUTPUT_PORT_TYPE
a[21] <= demux12[21].a1.DB_MAX_OUTPUT_PORT_TYPE
a[22] <= demux12[22].a1.DB_MAX_OUTPUT_PORT_TYPE
a[23] <= demux12[23].a1.DB_MAX_OUTPUT_PORT_TYPE
a[24] <= demux12[24].a1.DB_MAX_OUTPUT_PORT_TYPE
a[25] <= demux12[25].a1.DB_MAX_OUTPUT_PORT_TYPE
a[26] <= demux12[26].a1.DB_MAX_OUTPUT_PORT_TYPE
a[27] <= demux12[27].a1.DB_MAX_OUTPUT_PORT_TYPE
a[28] <= demux12[28].a1.DB_MAX_OUTPUT_PORT_TYPE
a[29] <= demux12[29].a1.DB_MAX_OUTPUT_PORT_TYPE
a[30] <= demux12[30].a1.DB_MAX_OUTPUT_PORT_TYPE
a[31] <= demux12[31].a1.DB_MAX_OUTPUT_PORT_TYPE
b[0] <= demux12[0].a2.DB_MAX_OUTPUT_PORT_TYPE
b[1] <= demux12[1].a2.DB_MAX_OUTPUT_PORT_TYPE
b[2] <= demux12[2].a2.DB_MAX_OUTPUT_PORT_TYPE
b[3] <= demux12[3].a2.DB_MAX_OUTPUT_PORT_TYPE
b[4] <= demux12[4].a2.DB_MAX_OUTPUT_PORT_TYPE
b[5] <= demux12[5].a2.DB_MAX_OUTPUT_PORT_TYPE
b[6] <= demux12[6].a2.DB_MAX_OUTPUT_PORT_TYPE
b[7] <= demux12[7].a2.DB_MAX_OUTPUT_PORT_TYPE
b[8] <= demux12[8].a2.DB_MAX_OUTPUT_PORT_TYPE
b[9] <= demux12[9].a2.DB_MAX_OUTPUT_PORT_TYPE
b[10] <= demux12[10].a2.DB_MAX_OUTPUT_PORT_TYPE
b[11] <= demux12[11].a2.DB_MAX_OUTPUT_PORT_TYPE
b[12] <= demux12[12].a2.DB_MAX_OUTPUT_PORT_TYPE
b[13] <= demux12[13].a2.DB_MAX_OUTPUT_PORT_TYPE
b[14] <= demux12[14].a2.DB_MAX_OUTPUT_PORT_TYPE
b[15] <= demux12[15].a2.DB_MAX_OUTPUT_PORT_TYPE
b[16] <= demux12[16].a2.DB_MAX_OUTPUT_PORT_TYPE
b[17] <= demux12[17].a2.DB_MAX_OUTPUT_PORT_TYPE
b[18] <= demux12[18].a2.DB_MAX_OUTPUT_PORT_TYPE
b[19] <= demux12[19].a2.DB_MAX_OUTPUT_PORT_TYPE
b[20] <= demux12[20].a2.DB_MAX_OUTPUT_PORT_TYPE
b[21] <= demux12[21].a2.DB_MAX_OUTPUT_PORT_TYPE
b[22] <= demux12[22].a2.DB_MAX_OUTPUT_PORT_TYPE
b[23] <= demux12[23].a2.DB_MAX_OUTPUT_PORT_TYPE
b[24] <= demux12[24].a2.DB_MAX_OUTPUT_PORT_TYPE
b[25] <= demux12[25].a2.DB_MAX_OUTPUT_PORT_TYPE
b[26] <= demux12[26].a2.DB_MAX_OUTPUT_PORT_TYPE
b[27] <= demux12[27].a2.DB_MAX_OUTPUT_PORT_TYPE
b[28] <= demux12[28].a2.DB_MAX_OUTPUT_PORT_TYPE
b[29] <= demux12[29].a2.DB_MAX_OUTPUT_PORT_TYPE
b[30] <= demux12[30].a2.DB_MAX_OUTPUT_PORT_TYPE
b[31] <= demux12[31].a2.DB_MAX_OUTPUT_PORT_TYPE
in[0] => demux12[0].a1.IN0
in[0] => demux12[0].a2.IN1
in[1] => demux12[1].a1.IN0
in[1] => demux12[1].a2.IN1
in[2] => demux12[2].a1.IN0
in[2] => demux12[2].a2.IN1
in[3] => demux12[3].a1.IN0
in[3] => demux12[3].a2.IN1
in[4] => demux12[4].a1.IN0
in[4] => demux12[4].a2.IN1
in[5] => demux12[5].a1.IN0
in[5] => demux12[5].a2.IN1
in[6] => demux12[6].a1.IN0
in[6] => demux12[6].a2.IN1
in[7] => demux12[7].a1.IN0
in[7] => demux12[7].a2.IN1
in[8] => demux12[8].a1.IN0
in[8] => demux12[8].a2.IN1
in[9] => demux12[9].a1.IN0
in[9] => demux12[9].a2.IN1
in[10] => demux12[10].a1.IN0
in[10] => demux12[10].a2.IN1
in[11] => demux12[11].a1.IN0
in[11] => demux12[11].a2.IN1
in[12] => demux12[12].a1.IN0
in[12] => demux12[12].a2.IN1
in[13] => demux12[13].a1.IN0
in[13] => demux12[13].a2.IN1
in[14] => demux12[14].a1.IN0
in[14] => demux12[14].a2.IN1
in[15] => demux12[15].a1.IN0
in[15] => demux12[15].a2.IN1
in[16] => demux12[16].a1.IN0
in[16] => demux12[16].a2.IN1
in[17] => demux12[17].a1.IN0
in[17] => demux12[17].a2.IN1
in[18] => demux12[18].a1.IN0
in[18] => demux12[18].a2.IN1
in[19] => demux12[19].a1.IN0
in[19] => demux12[19].a2.IN1
in[20] => demux12[20].a1.IN0
in[20] => demux12[20].a2.IN1
in[21] => demux12[21].a1.IN0
in[21] => demux12[21].a2.IN1
in[22] => demux12[22].a1.IN0
in[22] => demux12[22].a2.IN1
in[23] => demux12[23].a1.IN0
in[23] => demux12[23].a2.IN1
in[24] => demux12[24].a1.IN0
in[24] => demux12[24].a2.IN1
in[25] => demux12[25].a1.IN0
in[25] => demux12[25].a2.IN1
in[26] => demux12[26].a1.IN0
in[26] => demux12[26].a2.IN1
in[27] => demux12[27].a1.IN0
in[27] => demux12[27].a2.IN1
in[28] => demux12[28].a1.IN0
in[28] => demux12[28].a2.IN1
in[29] => demux12[29].a1.IN0
in[29] => demux12[29].a2.IN1
in[30] => demux12[30].a1.IN0
in[30] => demux12[30].a2.IN1
in[31] => demux12[31].a1.IN0
in[31] => demux12[31].a2.IN1
sel => l2.DATAIN
sel => demux12[0].a1.IN1
sel => demux12[1].a1.IN1
sel => demux12[2].a1.IN1
sel => demux12[3].a1.IN1
sel => demux12[4].a1.IN1
sel => demux12[5].a1.IN1
sel => demux12[6].a1.IN1
sel => demux12[7].a1.IN1
sel => demux12[8].a1.IN1
sel => demux12[9].a1.IN1
sel => demux12[10].a1.IN1
sel => demux12[11].a1.IN1
sel => demux12[12].a1.IN1
sel => demux12[13].a1.IN1
sel => demux12[14].a1.IN1
sel => demux12[15].a1.IN1
sel => demux12[16].a1.IN1
sel => demux12[17].a1.IN1
sel => demux12[18].a1.IN1
sel => demux12[19].a1.IN1
sel => demux12[20].a1.IN1
sel => demux12[21].a1.IN1
sel => demux12[22].a1.IN1
sel => demux12[23].a1.IN1
sel => demux12[24].a1.IN1
sel => demux12[25].a1.IN1
sel => demux12[26].a1.IN1
sel => demux12[27].a1.IN1
sel => demux12[28].a1.IN1
sel => demux12[29].a1.IN1
sel => demux12[30].a1.IN1
sel => demux12[31].a1.IN1


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|demux1_32:wdm|demux1_2:dmLevel4[9].level4
a[0] <= demux12[0].a1.DB_MAX_OUTPUT_PORT_TYPE
a[1] <= demux12[1].a1.DB_MAX_OUTPUT_PORT_TYPE
a[2] <= demux12[2].a1.DB_MAX_OUTPUT_PORT_TYPE
a[3] <= demux12[3].a1.DB_MAX_OUTPUT_PORT_TYPE
a[4] <= demux12[4].a1.DB_MAX_OUTPUT_PORT_TYPE
a[5] <= demux12[5].a1.DB_MAX_OUTPUT_PORT_TYPE
a[6] <= demux12[6].a1.DB_MAX_OUTPUT_PORT_TYPE
a[7] <= demux12[7].a1.DB_MAX_OUTPUT_PORT_TYPE
a[8] <= demux12[8].a1.DB_MAX_OUTPUT_PORT_TYPE
a[9] <= demux12[9].a1.DB_MAX_OUTPUT_PORT_TYPE
a[10] <= demux12[10].a1.DB_MAX_OUTPUT_PORT_TYPE
a[11] <= demux12[11].a1.DB_MAX_OUTPUT_PORT_TYPE
a[12] <= demux12[12].a1.DB_MAX_OUTPUT_PORT_TYPE
a[13] <= demux12[13].a1.DB_MAX_OUTPUT_PORT_TYPE
a[14] <= demux12[14].a1.DB_MAX_OUTPUT_PORT_TYPE
a[15] <= demux12[15].a1.DB_MAX_OUTPUT_PORT_TYPE
a[16] <= demux12[16].a1.DB_MAX_OUTPUT_PORT_TYPE
a[17] <= demux12[17].a1.DB_MAX_OUTPUT_PORT_TYPE
a[18] <= demux12[18].a1.DB_MAX_OUTPUT_PORT_TYPE
a[19] <= demux12[19].a1.DB_MAX_OUTPUT_PORT_TYPE
a[20] <= demux12[20].a1.DB_MAX_OUTPUT_PORT_TYPE
a[21] <= demux12[21].a1.DB_MAX_OUTPUT_PORT_TYPE
a[22] <= demux12[22].a1.DB_MAX_OUTPUT_PORT_TYPE
a[23] <= demux12[23].a1.DB_MAX_OUTPUT_PORT_TYPE
a[24] <= demux12[24].a1.DB_MAX_OUTPUT_PORT_TYPE
a[25] <= demux12[25].a1.DB_MAX_OUTPUT_PORT_TYPE
a[26] <= demux12[26].a1.DB_MAX_OUTPUT_PORT_TYPE
a[27] <= demux12[27].a1.DB_MAX_OUTPUT_PORT_TYPE
a[28] <= demux12[28].a1.DB_MAX_OUTPUT_PORT_TYPE
a[29] <= demux12[29].a1.DB_MAX_OUTPUT_PORT_TYPE
a[30] <= demux12[30].a1.DB_MAX_OUTPUT_PORT_TYPE
a[31] <= demux12[31].a1.DB_MAX_OUTPUT_PORT_TYPE
b[0] <= demux12[0].a2.DB_MAX_OUTPUT_PORT_TYPE
b[1] <= demux12[1].a2.DB_MAX_OUTPUT_PORT_TYPE
b[2] <= demux12[2].a2.DB_MAX_OUTPUT_PORT_TYPE
b[3] <= demux12[3].a2.DB_MAX_OUTPUT_PORT_TYPE
b[4] <= demux12[4].a2.DB_MAX_OUTPUT_PORT_TYPE
b[5] <= demux12[5].a2.DB_MAX_OUTPUT_PORT_TYPE
b[6] <= demux12[6].a2.DB_MAX_OUTPUT_PORT_TYPE
b[7] <= demux12[7].a2.DB_MAX_OUTPUT_PORT_TYPE
b[8] <= demux12[8].a2.DB_MAX_OUTPUT_PORT_TYPE
b[9] <= demux12[9].a2.DB_MAX_OUTPUT_PORT_TYPE
b[10] <= demux12[10].a2.DB_MAX_OUTPUT_PORT_TYPE
b[11] <= demux12[11].a2.DB_MAX_OUTPUT_PORT_TYPE
b[12] <= demux12[12].a2.DB_MAX_OUTPUT_PORT_TYPE
b[13] <= demux12[13].a2.DB_MAX_OUTPUT_PORT_TYPE
b[14] <= demux12[14].a2.DB_MAX_OUTPUT_PORT_TYPE
b[15] <= demux12[15].a2.DB_MAX_OUTPUT_PORT_TYPE
b[16] <= demux12[16].a2.DB_MAX_OUTPUT_PORT_TYPE
b[17] <= demux12[17].a2.DB_MAX_OUTPUT_PORT_TYPE
b[18] <= demux12[18].a2.DB_MAX_OUTPUT_PORT_TYPE
b[19] <= demux12[19].a2.DB_MAX_OUTPUT_PORT_TYPE
b[20] <= demux12[20].a2.DB_MAX_OUTPUT_PORT_TYPE
b[21] <= demux12[21].a2.DB_MAX_OUTPUT_PORT_TYPE
b[22] <= demux12[22].a2.DB_MAX_OUTPUT_PORT_TYPE
b[23] <= demux12[23].a2.DB_MAX_OUTPUT_PORT_TYPE
b[24] <= demux12[24].a2.DB_MAX_OUTPUT_PORT_TYPE
b[25] <= demux12[25].a2.DB_MAX_OUTPUT_PORT_TYPE
b[26] <= demux12[26].a2.DB_MAX_OUTPUT_PORT_TYPE
b[27] <= demux12[27].a2.DB_MAX_OUTPUT_PORT_TYPE
b[28] <= demux12[28].a2.DB_MAX_OUTPUT_PORT_TYPE
b[29] <= demux12[29].a2.DB_MAX_OUTPUT_PORT_TYPE
b[30] <= demux12[30].a2.DB_MAX_OUTPUT_PORT_TYPE
b[31] <= demux12[31].a2.DB_MAX_OUTPUT_PORT_TYPE
in[0] => demux12[0].a1.IN0
in[0] => demux12[0].a2.IN1
in[1] => demux12[1].a1.IN0
in[1] => demux12[1].a2.IN1
in[2] => demux12[2].a1.IN0
in[2] => demux12[2].a2.IN1
in[3] => demux12[3].a1.IN0
in[3] => demux12[3].a2.IN1
in[4] => demux12[4].a1.IN0
in[4] => demux12[4].a2.IN1
in[5] => demux12[5].a1.IN0
in[5] => demux12[5].a2.IN1
in[6] => demux12[6].a1.IN0
in[6] => demux12[6].a2.IN1
in[7] => demux12[7].a1.IN0
in[7] => demux12[7].a2.IN1
in[8] => demux12[8].a1.IN0
in[8] => demux12[8].a2.IN1
in[9] => demux12[9].a1.IN0
in[9] => demux12[9].a2.IN1
in[10] => demux12[10].a1.IN0
in[10] => demux12[10].a2.IN1
in[11] => demux12[11].a1.IN0
in[11] => demux12[11].a2.IN1
in[12] => demux12[12].a1.IN0
in[12] => demux12[12].a2.IN1
in[13] => demux12[13].a1.IN0
in[13] => demux12[13].a2.IN1
in[14] => demux12[14].a1.IN0
in[14] => demux12[14].a2.IN1
in[15] => demux12[15].a1.IN0
in[15] => demux12[15].a2.IN1
in[16] => demux12[16].a1.IN0
in[16] => demux12[16].a2.IN1
in[17] => demux12[17].a1.IN0
in[17] => demux12[17].a2.IN1
in[18] => demux12[18].a1.IN0
in[18] => demux12[18].a2.IN1
in[19] => demux12[19].a1.IN0
in[19] => demux12[19].a2.IN1
in[20] => demux12[20].a1.IN0
in[20] => demux12[20].a2.IN1
in[21] => demux12[21].a1.IN0
in[21] => demux12[21].a2.IN1
in[22] => demux12[22].a1.IN0
in[22] => demux12[22].a2.IN1
in[23] => demux12[23].a1.IN0
in[23] => demux12[23].a2.IN1
in[24] => demux12[24].a1.IN0
in[24] => demux12[24].a2.IN1
in[25] => demux12[25].a1.IN0
in[25] => demux12[25].a2.IN1
in[26] => demux12[26].a1.IN0
in[26] => demux12[26].a2.IN1
in[27] => demux12[27].a1.IN0
in[27] => demux12[27].a2.IN1
in[28] => demux12[28].a1.IN0
in[28] => demux12[28].a2.IN1
in[29] => demux12[29].a1.IN0
in[29] => demux12[29].a2.IN1
in[30] => demux12[30].a1.IN0
in[30] => demux12[30].a2.IN1
in[31] => demux12[31].a1.IN0
in[31] => demux12[31].a2.IN1
sel => l2.DATAIN
sel => demux12[0].a1.IN1
sel => demux12[1].a1.IN1
sel => demux12[2].a1.IN1
sel => demux12[3].a1.IN1
sel => demux12[4].a1.IN1
sel => demux12[5].a1.IN1
sel => demux12[6].a1.IN1
sel => demux12[7].a1.IN1
sel => demux12[8].a1.IN1
sel => demux12[9].a1.IN1
sel => demux12[10].a1.IN1
sel => demux12[11].a1.IN1
sel => demux12[12].a1.IN1
sel => demux12[13].a1.IN1
sel => demux12[14].a1.IN1
sel => demux12[15].a1.IN1
sel => demux12[16].a1.IN1
sel => demux12[17].a1.IN1
sel => demux12[18].a1.IN1
sel => demux12[19].a1.IN1
sel => demux12[20].a1.IN1
sel => demux12[21].a1.IN1
sel => demux12[22].a1.IN1
sel => demux12[23].a1.IN1
sel => demux12[24].a1.IN1
sel => demux12[25].a1.IN1
sel => demux12[26].a1.IN1
sel => demux12[27].a1.IN1
sel => demux12[28].a1.IN1
sel => demux12[29].a1.IN1
sel => demux12[30].a1.IN1
sel => demux12[31].a1.IN1


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|demux1_32:wdm|demux1_2:dmLevel4[10].level4
a[0] <= demux12[0].a1.DB_MAX_OUTPUT_PORT_TYPE
a[1] <= demux12[1].a1.DB_MAX_OUTPUT_PORT_TYPE
a[2] <= demux12[2].a1.DB_MAX_OUTPUT_PORT_TYPE
a[3] <= demux12[3].a1.DB_MAX_OUTPUT_PORT_TYPE
a[4] <= demux12[4].a1.DB_MAX_OUTPUT_PORT_TYPE
a[5] <= demux12[5].a1.DB_MAX_OUTPUT_PORT_TYPE
a[6] <= demux12[6].a1.DB_MAX_OUTPUT_PORT_TYPE
a[7] <= demux12[7].a1.DB_MAX_OUTPUT_PORT_TYPE
a[8] <= demux12[8].a1.DB_MAX_OUTPUT_PORT_TYPE
a[9] <= demux12[9].a1.DB_MAX_OUTPUT_PORT_TYPE
a[10] <= demux12[10].a1.DB_MAX_OUTPUT_PORT_TYPE
a[11] <= demux12[11].a1.DB_MAX_OUTPUT_PORT_TYPE
a[12] <= demux12[12].a1.DB_MAX_OUTPUT_PORT_TYPE
a[13] <= demux12[13].a1.DB_MAX_OUTPUT_PORT_TYPE
a[14] <= demux12[14].a1.DB_MAX_OUTPUT_PORT_TYPE
a[15] <= demux12[15].a1.DB_MAX_OUTPUT_PORT_TYPE
a[16] <= demux12[16].a1.DB_MAX_OUTPUT_PORT_TYPE
a[17] <= demux12[17].a1.DB_MAX_OUTPUT_PORT_TYPE
a[18] <= demux12[18].a1.DB_MAX_OUTPUT_PORT_TYPE
a[19] <= demux12[19].a1.DB_MAX_OUTPUT_PORT_TYPE
a[20] <= demux12[20].a1.DB_MAX_OUTPUT_PORT_TYPE
a[21] <= demux12[21].a1.DB_MAX_OUTPUT_PORT_TYPE
a[22] <= demux12[22].a1.DB_MAX_OUTPUT_PORT_TYPE
a[23] <= demux12[23].a1.DB_MAX_OUTPUT_PORT_TYPE
a[24] <= demux12[24].a1.DB_MAX_OUTPUT_PORT_TYPE
a[25] <= demux12[25].a1.DB_MAX_OUTPUT_PORT_TYPE
a[26] <= demux12[26].a1.DB_MAX_OUTPUT_PORT_TYPE
a[27] <= demux12[27].a1.DB_MAX_OUTPUT_PORT_TYPE
a[28] <= demux12[28].a1.DB_MAX_OUTPUT_PORT_TYPE
a[29] <= demux12[29].a1.DB_MAX_OUTPUT_PORT_TYPE
a[30] <= demux12[30].a1.DB_MAX_OUTPUT_PORT_TYPE
a[31] <= demux12[31].a1.DB_MAX_OUTPUT_PORT_TYPE
b[0] <= demux12[0].a2.DB_MAX_OUTPUT_PORT_TYPE
b[1] <= demux12[1].a2.DB_MAX_OUTPUT_PORT_TYPE
b[2] <= demux12[2].a2.DB_MAX_OUTPUT_PORT_TYPE
b[3] <= demux12[3].a2.DB_MAX_OUTPUT_PORT_TYPE
b[4] <= demux12[4].a2.DB_MAX_OUTPUT_PORT_TYPE
b[5] <= demux12[5].a2.DB_MAX_OUTPUT_PORT_TYPE
b[6] <= demux12[6].a2.DB_MAX_OUTPUT_PORT_TYPE
b[7] <= demux12[7].a2.DB_MAX_OUTPUT_PORT_TYPE
b[8] <= demux12[8].a2.DB_MAX_OUTPUT_PORT_TYPE
b[9] <= demux12[9].a2.DB_MAX_OUTPUT_PORT_TYPE
b[10] <= demux12[10].a2.DB_MAX_OUTPUT_PORT_TYPE
b[11] <= demux12[11].a2.DB_MAX_OUTPUT_PORT_TYPE
b[12] <= demux12[12].a2.DB_MAX_OUTPUT_PORT_TYPE
b[13] <= demux12[13].a2.DB_MAX_OUTPUT_PORT_TYPE
b[14] <= demux12[14].a2.DB_MAX_OUTPUT_PORT_TYPE
b[15] <= demux12[15].a2.DB_MAX_OUTPUT_PORT_TYPE
b[16] <= demux12[16].a2.DB_MAX_OUTPUT_PORT_TYPE
b[17] <= demux12[17].a2.DB_MAX_OUTPUT_PORT_TYPE
b[18] <= demux12[18].a2.DB_MAX_OUTPUT_PORT_TYPE
b[19] <= demux12[19].a2.DB_MAX_OUTPUT_PORT_TYPE
b[20] <= demux12[20].a2.DB_MAX_OUTPUT_PORT_TYPE
b[21] <= demux12[21].a2.DB_MAX_OUTPUT_PORT_TYPE
b[22] <= demux12[22].a2.DB_MAX_OUTPUT_PORT_TYPE
b[23] <= demux12[23].a2.DB_MAX_OUTPUT_PORT_TYPE
b[24] <= demux12[24].a2.DB_MAX_OUTPUT_PORT_TYPE
b[25] <= demux12[25].a2.DB_MAX_OUTPUT_PORT_TYPE
b[26] <= demux12[26].a2.DB_MAX_OUTPUT_PORT_TYPE
b[27] <= demux12[27].a2.DB_MAX_OUTPUT_PORT_TYPE
b[28] <= demux12[28].a2.DB_MAX_OUTPUT_PORT_TYPE
b[29] <= demux12[29].a2.DB_MAX_OUTPUT_PORT_TYPE
b[30] <= demux12[30].a2.DB_MAX_OUTPUT_PORT_TYPE
b[31] <= demux12[31].a2.DB_MAX_OUTPUT_PORT_TYPE
in[0] => demux12[0].a1.IN0
in[0] => demux12[0].a2.IN1
in[1] => demux12[1].a1.IN0
in[1] => demux12[1].a2.IN1
in[2] => demux12[2].a1.IN0
in[2] => demux12[2].a2.IN1
in[3] => demux12[3].a1.IN0
in[3] => demux12[3].a2.IN1
in[4] => demux12[4].a1.IN0
in[4] => demux12[4].a2.IN1
in[5] => demux12[5].a1.IN0
in[5] => demux12[5].a2.IN1
in[6] => demux12[6].a1.IN0
in[6] => demux12[6].a2.IN1
in[7] => demux12[7].a1.IN0
in[7] => demux12[7].a2.IN1
in[8] => demux12[8].a1.IN0
in[8] => demux12[8].a2.IN1
in[9] => demux12[9].a1.IN0
in[9] => demux12[9].a2.IN1
in[10] => demux12[10].a1.IN0
in[10] => demux12[10].a2.IN1
in[11] => demux12[11].a1.IN0
in[11] => demux12[11].a2.IN1
in[12] => demux12[12].a1.IN0
in[12] => demux12[12].a2.IN1
in[13] => demux12[13].a1.IN0
in[13] => demux12[13].a2.IN1
in[14] => demux12[14].a1.IN0
in[14] => demux12[14].a2.IN1
in[15] => demux12[15].a1.IN0
in[15] => demux12[15].a2.IN1
in[16] => demux12[16].a1.IN0
in[16] => demux12[16].a2.IN1
in[17] => demux12[17].a1.IN0
in[17] => demux12[17].a2.IN1
in[18] => demux12[18].a1.IN0
in[18] => demux12[18].a2.IN1
in[19] => demux12[19].a1.IN0
in[19] => demux12[19].a2.IN1
in[20] => demux12[20].a1.IN0
in[20] => demux12[20].a2.IN1
in[21] => demux12[21].a1.IN0
in[21] => demux12[21].a2.IN1
in[22] => demux12[22].a1.IN0
in[22] => demux12[22].a2.IN1
in[23] => demux12[23].a1.IN0
in[23] => demux12[23].a2.IN1
in[24] => demux12[24].a1.IN0
in[24] => demux12[24].a2.IN1
in[25] => demux12[25].a1.IN0
in[25] => demux12[25].a2.IN1
in[26] => demux12[26].a1.IN0
in[26] => demux12[26].a2.IN1
in[27] => demux12[27].a1.IN0
in[27] => demux12[27].a2.IN1
in[28] => demux12[28].a1.IN0
in[28] => demux12[28].a2.IN1
in[29] => demux12[29].a1.IN0
in[29] => demux12[29].a2.IN1
in[30] => demux12[30].a1.IN0
in[30] => demux12[30].a2.IN1
in[31] => demux12[31].a1.IN0
in[31] => demux12[31].a2.IN1
sel => l2.DATAIN
sel => demux12[0].a1.IN1
sel => demux12[1].a1.IN1
sel => demux12[2].a1.IN1
sel => demux12[3].a1.IN1
sel => demux12[4].a1.IN1
sel => demux12[5].a1.IN1
sel => demux12[6].a1.IN1
sel => demux12[7].a1.IN1
sel => demux12[8].a1.IN1
sel => demux12[9].a1.IN1
sel => demux12[10].a1.IN1
sel => demux12[11].a1.IN1
sel => demux12[12].a1.IN1
sel => demux12[13].a1.IN1
sel => demux12[14].a1.IN1
sel => demux12[15].a1.IN1
sel => demux12[16].a1.IN1
sel => demux12[17].a1.IN1
sel => demux12[18].a1.IN1
sel => demux12[19].a1.IN1
sel => demux12[20].a1.IN1
sel => demux12[21].a1.IN1
sel => demux12[22].a1.IN1
sel => demux12[23].a1.IN1
sel => demux12[24].a1.IN1
sel => demux12[25].a1.IN1
sel => demux12[26].a1.IN1
sel => demux12[27].a1.IN1
sel => demux12[28].a1.IN1
sel => demux12[29].a1.IN1
sel => demux12[30].a1.IN1
sel => demux12[31].a1.IN1


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|demux1_32:wdm|demux1_2:dmLevel4[11].level4
a[0] <= demux12[0].a1.DB_MAX_OUTPUT_PORT_TYPE
a[1] <= demux12[1].a1.DB_MAX_OUTPUT_PORT_TYPE
a[2] <= demux12[2].a1.DB_MAX_OUTPUT_PORT_TYPE
a[3] <= demux12[3].a1.DB_MAX_OUTPUT_PORT_TYPE
a[4] <= demux12[4].a1.DB_MAX_OUTPUT_PORT_TYPE
a[5] <= demux12[5].a1.DB_MAX_OUTPUT_PORT_TYPE
a[6] <= demux12[6].a1.DB_MAX_OUTPUT_PORT_TYPE
a[7] <= demux12[7].a1.DB_MAX_OUTPUT_PORT_TYPE
a[8] <= demux12[8].a1.DB_MAX_OUTPUT_PORT_TYPE
a[9] <= demux12[9].a1.DB_MAX_OUTPUT_PORT_TYPE
a[10] <= demux12[10].a1.DB_MAX_OUTPUT_PORT_TYPE
a[11] <= demux12[11].a1.DB_MAX_OUTPUT_PORT_TYPE
a[12] <= demux12[12].a1.DB_MAX_OUTPUT_PORT_TYPE
a[13] <= demux12[13].a1.DB_MAX_OUTPUT_PORT_TYPE
a[14] <= demux12[14].a1.DB_MAX_OUTPUT_PORT_TYPE
a[15] <= demux12[15].a1.DB_MAX_OUTPUT_PORT_TYPE
a[16] <= demux12[16].a1.DB_MAX_OUTPUT_PORT_TYPE
a[17] <= demux12[17].a1.DB_MAX_OUTPUT_PORT_TYPE
a[18] <= demux12[18].a1.DB_MAX_OUTPUT_PORT_TYPE
a[19] <= demux12[19].a1.DB_MAX_OUTPUT_PORT_TYPE
a[20] <= demux12[20].a1.DB_MAX_OUTPUT_PORT_TYPE
a[21] <= demux12[21].a1.DB_MAX_OUTPUT_PORT_TYPE
a[22] <= demux12[22].a1.DB_MAX_OUTPUT_PORT_TYPE
a[23] <= demux12[23].a1.DB_MAX_OUTPUT_PORT_TYPE
a[24] <= demux12[24].a1.DB_MAX_OUTPUT_PORT_TYPE
a[25] <= demux12[25].a1.DB_MAX_OUTPUT_PORT_TYPE
a[26] <= demux12[26].a1.DB_MAX_OUTPUT_PORT_TYPE
a[27] <= demux12[27].a1.DB_MAX_OUTPUT_PORT_TYPE
a[28] <= demux12[28].a1.DB_MAX_OUTPUT_PORT_TYPE
a[29] <= demux12[29].a1.DB_MAX_OUTPUT_PORT_TYPE
a[30] <= demux12[30].a1.DB_MAX_OUTPUT_PORT_TYPE
a[31] <= demux12[31].a1.DB_MAX_OUTPUT_PORT_TYPE
b[0] <= demux12[0].a2.DB_MAX_OUTPUT_PORT_TYPE
b[1] <= demux12[1].a2.DB_MAX_OUTPUT_PORT_TYPE
b[2] <= demux12[2].a2.DB_MAX_OUTPUT_PORT_TYPE
b[3] <= demux12[3].a2.DB_MAX_OUTPUT_PORT_TYPE
b[4] <= demux12[4].a2.DB_MAX_OUTPUT_PORT_TYPE
b[5] <= demux12[5].a2.DB_MAX_OUTPUT_PORT_TYPE
b[6] <= demux12[6].a2.DB_MAX_OUTPUT_PORT_TYPE
b[7] <= demux12[7].a2.DB_MAX_OUTPUT_PORT_TYPE
b[8] <= demux12[8].a2.DB_MAX_OUTPUT_PORT_TYPE
b[9] <= demux12[9].a2.DB_MAX_OUTPUT_PORT_TYPE
b[10] <= demux12[10].a2.DB_MAX_OUTPUT_PORT_TYPE
b[11] <= demux12[11].a2.DB_MAX_OUTPUT_PORT_TYPE
b[12] <= demux12[12].a2.DB_MAX_OUTPUT_PORT_TYPE
b[13] <= demux12[13].a2.DB_MAX_OUTPUT_PORT_TYPE
b[14] <= demux12[14].a2.DB_MAX_OUTPUT_PORT_TYPE
b[15] <= demux12[15].a2.DB_MAX_OUTPUT_PORT_TYPE
b[16] <= demux12[16].a2.DB_MAX_OUTPUT_PORT_TYPE
b[17] <= demux12[17].a2.DB_MAX_OUTPUT_PORT_TYPE
b[18] <= demux12[18].a2.DB_MAX_OUTPUT_PORT_TYPE
b[19] <= demux12[19].a2.DB_MAX_OUTPUT_PORT_TYPE
b[20] <= demux12[20].a2.DB_MAX_OUTPUT_PORT_TYPE
b[21] <= demux12[21].a2.DB_MAX_OUTPUT_PORT_TYPE
b[22] <= demux12[22].a2.DB_MAX_OUTPUT_PORT_TYPE
b[23] <= demux12[23].a2.DB_MAX_OUTPUT_PORT_TYPE
b[24] <= demux12[24].a2.DB_MAX_OUTPUT_PORT_TYPE
b[25] <= demux12[25].a2.DB_MAX_OUTPUT_PORT_TYPE
b[26] <= demux12[26].a2.DB_MAX_OUTPUT_PORT_TYPE
b[27] <= demux12[27].a2.DB_MAX_OUTPUT_PORT_TYPE
b[28] <= demux12[28].a2.DB_MAX_OUTPUT_PORT_TYPE
b[29] <= demux12[29].a2.DB_MAX_OUTPUT_PORT_TYPE
b[30] <= demux12[30].a2.DB_MAX_OUTPUT_PORT_TYPE
b[31] <= demux12[31].a2.DB_MAX_OUTPUT_PORT_TYPE
in[0] => demux12[0].a1.IN0
in[0] => demux12[0].a2.IN1
in[1] => demux12[1].a1.IN0
in[1] => demux12[1].a2.IN1
in[2] => demux12[2].a1.IN0
in[2] => demux12[2].a2.IN1
in[3] => demux12[3].a1.IN0
in[3] => demux12[3].a2.IN1
in[4] => demux12[4].a1.IN0
in[4] => demux12[4].a2.IN1
in[5] => demux12[5].a1.IN0
in[5] => demux12[5].a2.IN1
in[6] => demux12[6].a1.IN0
in[6] => demux12[6].a2.IN1
in[7] => demux12[7].a1.IN0
in[7] => demux12[7].a2.IN1
in[8] => demux12[8].a1.IN0
in[8] => demux12[8].a2.IN1
in[9] => demux12[9].a1.IN0
in[9] => demux12[9].a2.IN1
in[10] => demux12[10].a1.IN0
in[10] => demux12[10].a2.IN1
in[11] => demux12[11].a1.IN0
in[11] => demux12[11].a2.IN1
in[12] => demux12[12].a1.IN0
in[12] => demux12[12].a2.IN1
in[13] => demux12[13].a1.IN0
in[13] => demux12[13].a2.IN1
in[14] => demux12[14].a1.IN0
in[14] => demux12[14].a2.IN1
in[15] => demux12[15].a1.IN0
in[15] => demux12[15].a2.IN1
in[16] => demux12[16].a1.IN0
in[16] => demux12[16].a2.IN1
in[17] => demux12[17].a1.IN0
in[17] => demux12[17].a2.IN1
in[18] => demux12[18].a1.IN0
in[18] => demux12[18].a2.IN1
in[19] => demux12[19].a1.IN0
in[19] => demux12[19].a2.IN1
in[20] => demux12[20].a1.IN0
in[20] => demux12[20].a2.IN1
in[21] => demux12[21].a1.IN0
in[21] => demux12[21].a2.IN1
in[22] => demux12[22].a1.IN0
in[22] => demux12[22].a2.IN1
in[23] => demux12[23].a1.IN0
in[23] => demux12[23].a2.IN1
in[24] => demux12[24].a1.IN0
in[24] => demux12[24].a2.IN1
in[25] => demux12[25].a1.IN0
in[25] => demux12[25].a2.IN1
in[26] => demux12[26].a1.IN0
in[26] => demux12[26].a2.IN1
in[27] => demux12[27].a1.IN0
in[27] => demux12[27].a2.IN1
in[28] => demux12[28].a1.IN0
in[28] => demux12[28].a2.IN1
in[29] => demux12[29].a1.IN0
in[29] => demux12[29].a2.IN1
in[30] => demux12[30].a1.IN0
in[30] => demux12[30].a2.IN1
in[31] => demux12[31].a1.IN0
in[31] => demux12[31].a2.IN1
sel => l2.DATAIN
sel => demux12[0].a1.IN1
sel => demux12[1].a1.IN1
sel => demux12[2].a1.IN1
sel => demux12[3].a1.IN1
sel => demux12[4].a1.IN1
sel => demux12[5].a1.IN1
sel => demux12[6].a1.IN1
sel => demux12[7].a1.IN1
sel => demux12[8].a1.IN1
sel => demux12[9].a1.IN1
sel => demux12[10].a1.IN1
sel => demux12[11].a1.IN1
sel => demux12[12].a1.IN1
sel => demux12[13].a1.IN1
sel => demux12[14].a1.IN1
sel => demux12[15].a1.IN1
sel => demux12[16].a1.IN1
sel => demux12[17].a1.IN1
sel => demux12[18].a1.IN1
sel => demux12[19].a1.IN1
sel => demux12[20].a1.IN1
sel => demux12[21].a1.IN1
sel => demux12[22].a1.IN1
sel => demux12[23].a1.IN1
sel => demux12[24].a1.IN1
sel => demux12[25].a1.IN1
sel => demux12[26].a1.IN1
sel => demux12[27].a1.IN1
sel => demux12[28].a1.IN1
sel => demux12[29].a1.IN1
sel => demux12[30].a1.IN1
sel => demux12[31].a1.IN1


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|demux1_32:wdm|demux1_2:dmLevel4[12].level4
a[0] <= demux12[0].a1.DB_MAX_OUTPUT_PORT_TYPE
a[1] <= demux12[1].a1.DB_MAX_OUTPUT_PORT_TYPE
a[2] <= demux12[2].a1.DB_MAX_OUTPUT_PORT_TYPE
a[3] <= demux12[3].a1.DB_MAX_OUTPUT_PORT_TYPE
a[4] <= demux12[4].a1.DB_MAX_OUTPUT_PORT_TYPE
a[5] <= demux12[5].a1.DB_MAX_OUTPUT_PORT_TYPE
a[6] <= demux12[6].a1.DB_MAX_OUTPUT_PORT_TYPE
a[7] <= demux12[7].a1.DB_MAX_OUTPUT_PORT_TYPE
a[8] <= demux12[8].a1.DB_MAX_OUTPUT_PORT_TYPE
a[9] <= demux12[9].a1.DB_MAX_OUTPUT_PORT_TYPE
a[10] <= demux12[10].a1.DB_MAX_OUTPUT_PORT_TYPE
a[11] <= demux12[11].a1.DB_MAX_OUTPUT_PORT_TYPE
a[12] <= demux12[12].a1.DB_MAX_OUTPUT_PORT_TYPE
a[13] <= demux12[13].a1.DB_MAX_OUTPUT_PORT_TYPE
a[14] <= demux12[14].a1.DB_MAX_OUTPUT_PORT_TYPE
a[15] <= demux12[15].a1.DB_MAX_OUTPUT_PORT_TYPE
a[16] <= demux12[16].a1.DB_MAX_OUTPUT_PORT_TYPE
a[17] <= demux12[17].a1.DB_MAX_OUTPUT_PORT_TYPE
a[18] <= demux12[18].a1.DB_MAX_OUTPUT_PORT_TYPE
a[19] <= demux12[19].a1.DB_MAX_OUTPUT_PORT_TYPE
a[20] <= demux12[20].a1.DB_MAX_OUTPUT_PORT_TYPE
a[21] <= demux12[21].a1.DB_MAX_OUTPUT_PORT_TYPE
a[22] <= demux12[22].a1.DB_MAX_OUTPUT_PORT_TYPE
a[23] <= demux12[23].a1.DB_MAX_OUTPUT_PORT_TYPE
a[24] <= demux12[24].a1.DB_MAX_OUTPUT_PORT_TYPE
a[25] <= demux12[25].a1.DB_MAX_OUTPUT_PORT_TYPE
a[26] <= demux12[26].a1.DB_MAX_OUTPUT_PORT_TYPE
a[27] <= demux12[27].a1.DB_MAX_OUTPUT_PORT_TYPE
a[28] <= demux12[28].a1.DB_MAX_OUTPUT_PORT_TYPE
a[29] <= demux12[29].a1.DB_MAX_OUTPUT_PORT_TYPE
a[30] <= demux12[30].a1.DB_MAX_OUTPUT_PORT_TYPE
a[31] <= demux12[31].a1.DB_MAX_OUTPUT_PORT_TYPE
b[0] <= demux12[0].a2.DB_MAX_OUTPUT_PORT_TYPE
b[1] <= demux12[1].a2.DB_MAX_OUTPUT_PORT_TYPE
b[2] <= demux12[2].a2.DB_MAX_OUTPUT_PORT_TYPE
b[3] <= demux12[3].a2.DB_MAX_OUTPUT_PORT_TYPE
b[4] <= demux12[4].a2.DB_MAX_OUTPUT_PORT_TYPE
b[5] <= demux12[5].a2.DB_MAX_OUTPUT_PORT_TYPE
b[6] <= demux12[6].a2.DB_MAX_OUTPUT_PORT_TYPE
b[7] <= demux12[7].a2.DB_MAX_OUTPUT_PORT_TYPE
b[8] <= demux12[8].a2.DB_MAX_OUTPUT_PORT_TYPE
b[9] <= demux12[9].a2.DB_MAX_OUTPUT_PORT_TYPE
b[10] <= demux12[10].a2.DB_MAX_OUTPUT_PORT_TYPE
b[11] <= demux12[11].a2.DB_MAX_OUTPUT_PORT_TYPE
b[12] <= demux12[12].a2.DB_MAX_OUTPUT_PORT_TYPE
b[13] <= demux12[13].a2.DB_MAX_OUTPUT_PORT_TYPE
b[14] <= demux12[14].a2.DB_MAX_OUTPUT_PORT_TYPE
b[15] <= demux12[15].a2.DB_MAX_OUTPUT_PORT_TYPE
b[16] <= demux12[16].a2.DB_MAX_OUTPUT_PORT_TYPE
b[17] <= demux12[17].a2.DB_MAX_OUTPUT_PORT_TYPE
b[18] <= demux12[18].a2.DB_MAX_OUTPUT_PORT_TYPE
b[19] <= demux12[19].a2.DB_MAX_OUTPUT_PORT_TYPE
b[20] <= demux12[20].a2.DB_MAX_OUTPUT_PORT_TYPE
b[21] <= demux12[21].a2.DB_MAX_OUTPUT_PORT_TYPE
b[22] <= demux12[22].a2.DB_MAX_OUTPUT_PORT_TYPE
b[23] <= demux12[23].a2.DB_MAX_OUTPUT_PORT_TYPE
b[24] <= demux12[24].a2.DB_MAX_OUTPUT_PORT_TYPE
b[25] <= demux12[25].a2.DB_MAX_OUTPUT_PORT_TYPE
b[26] <= demux12[26].a2.DB_MAX_OUTPUT_PORT_TYPE
b[27] <= demux12[27].a2.DB_MAX_OUTPUT_PORT_TYPE
b[28] <= demux12[28].a2.DB_MAX_OUTPUT_PORT_TYPE
b[29] <= demux12[29].a2.DB_MAX_OUTPUT_PORT_TYPE
b[30] <= demux12[30].a2.DB_MAX_OUTPUT_PORT_TYPE
b[31] <= demux12[31].a2.DB_MAX_OUTPUT_PORT_TYPE
in[0] => demux12[0].a1.IN0
in[0] => demux12[0].a2.IN1
in[1] => demux12[1].a1.IN0
in[1] => demux12[1].a2.IN1
in[2] => demux12[2].a1.IN0
in[2] => demux12[2].a2.IN1
in[3] => demux12[3].a1.IN0
in[3] => demux12[3].a2.IN1
in[4] => demux12[4].a1.IN0
in[4] => demux12[4].a2.IN1
in[5] => demux12[5].a1.IN0
in[5] => demux12[5].a2.IN1
in[6] => demux12[6].a1.IN0
in[6] => demux12[6].a2.IN1
in[7] => demux12[7].a1.IN0
in[7] => demux12[7].a2.IN1
in[8] => demux12[8].a1.IN0
in[8] => demux12[8].a2.IN1
in[9] => demux12[9].a1.IN0
in[9] => demux12[9].a2.IN1
in[10] => demux12[10].a1.IN0
in[10] => demux12[10].a2.IN1
in[11] => demux12[11].a1.IN0
in[11] => demux12[11].a2.IN1
in[12] => demux12[12].a1.IN0
in[12] => demux12[12].a2.IN1
in[13] => demux12[13].a1.IN0
in[13] => demux12[13].a2.IN1
in[14] => demux12[14].a1.IN0
in[14] => demux12[14].a2.IN1
in[15] => demux12[15].a1.IN0
in[15] => demux12[15].a2.IN1
in[16] => demux12[16].a1.IN0
in[16] => demux12[16].a2.IN1
in[17] => demux12[17].a1.IN0
in[17] => demux12[17].a2.IN1
in[18] => demux12[18].a1.IN0
in[18] => demux12[18].a2.IN1
in[19] => demux12[19].a1.IN0
in[19] => demux12[19].a2.IN1
in[20] => demux12[20].a1.IN0
in[20] => demux12[20].a2.IN1
in[21] => demux12[21].a1.IN0
in[21] => demux12[21].a2.IN1
in[22] => demux12[22].a1.IN0
in[22] => demux12[22].a2.IN1
in[23] => demux12[23].a1.IN0
in[23] => demux12[23].a2.IN1
in[24] => demux12[24].a1.IN0
in[24] => demux12[24].a2.IN1
in[25] => demux12[25].a1.IN0
in[25] => demux12[25].a2.IN1
in[26] => demux12[26].a1.IN0
in[26] => demux12[26].a2.IN1
in[27] => demux12[27].a1.IN0
in[27] => demux12[27].a2.IN1
in[28] => demux12[28].a1.IN0
in[28] => demux12[28].a2.IN1
in[29] => demux12[29].a1.IN0
in[29] => demux12[29].a2.IN1
in[30] => demux12[30].a1.IN0
in[30] => demux12[30].a2.IN1
in[31] => demux12[31].a1.IN0
in[31] => demux12[31].a2.IN1
sel => l2.DATAIN
sel => demux12[0].a1.IN1
sel => demux12[1].a1.IN1
sel => demux12[2].a1.IN1
sel => demux12[3].a1.IN1
sel => demux12[4].a1.IN1
sel => demux12[5].a1.IN1
sel => demux12[6].a1.IN1
sel => demux12[7].a1.IN1
sel => demux12[8].a1.IN1
sel => demux12[9].a1.IN1
sel => demux12[10].a1.IN1
sel => demux12[11].a1.IN1
sel => demux12[12].a1.IN1
sel => demux12[13].a1.IN1
sel => demux12[14].a1.IN1
sel => demux12[15].a1.IN1
sel => demux12[16].a1.IN1
sel => demux12[17].a1.IN1
sel => demux12[18].a1.IN1
sel => demux12[19].a1.IN1
sel => demux12[20].a1.IN1
sel => demux12[21].a1.IN1
sel => demux12[22].a1.IN1
sel => demux12[23].a1.IN1
sel => demux12[24].a1.IN1
sel => demux12[25].a1.IN1
sel => demux12[26].a1.IN1
sel => demux12[27].a1.IN1
sel => demux12[28].a1.IN1
sel => demux12[29].a1.IN1
sel => demux12[30].a1.IN1
sel => demux12[31].a1.IN1


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|demux1_32:wdm|demux1_2:dmLevel4[13].level4
a[0] <= demux12[0].a1.DB_MAX_OUTPUT_PORT_TYPE
a[1] <= demux12[1].a1.DB_MAX_OUTPUT_PORT_TYPE
a[2] <= demux12[2].a1.DB_MAX_OUTPUT_PORT_TYPE
a[3] <= demux12[3].a1.DB_MAX_OUTPUT_PORT_TYPE
a[4] <= demux12[4].a1.DB_MAX_OUTPUT_PORT_TYPE
a[5] <= demux12[5].a1.DB_MAX_OUTPUT_PORT_TYPE
a[6] <= demux12[6].a1.DB_MAX_OUTPUT_PORT_TYPE
a[7] <= demux12[7].a1.DB_MAX_OUTPUT_PORT_TYPE
a[8] <= demux12[8].a1.DB_MAX_OUTPUT_PORT_TYPE
a[9] <= demux12[9].a1.DB_MAX_OUTPUT_PORT_TYPE
a[10] <= demux12[10].a1.DB_MAX_OUTPUT_PORT_TYPE
a[11] <= demux12[11].a1.DB_MAX_OUTPUT_PORT_TYPE
a[12] <= demux12[12].a1.DB_MAX_OUTPUT_PORT_TYPE
a[13] <= demux12[13].a1.DB_MAX_OUTPUT_PORT_TYPE
a[14] <= demux12[14].a1.DB_MAX_OUTPUT_PORT_TYPE
a[15] <= demux12[15].a1.DB_MAX_OUTPUT_PORT_TYPE
a[16] <= demux12[16].a1.DB_MAX_OUTPUT_PORT_TYPE
a[17] <= demux12[17].a1.DB_MAX_OUTPUT_PORT_TYPE
a[18] <= demux12[18].a1.DB_MAX_OUTPUT_PORT_TYPE
a[19] <= demux12[19].a1.DB_MAX_OUTPUT_PORT_TYPE
a[20] <= demux12[20].a1.DB_MAX_OUTPUT_PORT_TYPE
a[21] <= demux12[21].a1.DB_MAX_OUTPUT_PORT_TYPE
a[22] <= demux12[22].a1.DB_MAX_OUTPUT_PORT_TYPE
a[23] <= demux12[23].a1.DB_MAX_OUTPUT_PORT_TYPE
a[24] <= demux12[24].a1.DB_MAX_OUTPUT_PORT_TYPE
a[25] <= demux12[25].a1.DB_MAX_OUTPUT_PORT_TYPE
a[26] <= demux12[26].a1.DB_MAX_OUTPUT_PORT_TYPE
a[27] <= demux12[27].a1.DB_MAX_OUTPUT_PORT_TYPE
a[28] <= demux12[28].a1.DB_MAX_OUTPUT_PORT_TYPE
a[29] <= demux12[29].a1.DB_MAX_OUTPUT_PORT_TYPE
a[30] <= demux12[30].a1.DB_MAX_OUTPUT_PORT_TYPE
a[31] <= demux12[31].a1.DB_MAX_OUTPUT_PORT_TYPE
b[0] <= demux12[0].a2.DB_MAX_OUTPUT_PORT_TYPE
b[1] <= demux12[1].a2.DB_MAX_OUTPUT_PORT_TYPE
b[2] <= demux12[2].a2.DB_MAX_OUTPUT_PORT_TYPE
b[3] <= demux12[3].a2.DB_MAX_OUTPUT_PORT_TYPE
b[4] <= demux12[4].a2.DB_MAX_OUTPUT_PORT_TYPE
b[5] <= demux12[5].a2.DB_MAX_OUTPUT_PORT_TYPE
b[6] <= demux12[6].a2.DB_MAX_OUTPUT_PORT_TYPE
b[7] <= demux12[7].a2.DB_MAX_OUTPUT_PORT_TYPE
b[8] <= demux12[8].a2.DB_MAX_OUTPUT_PORT_TYPE
b[9] <= demux12[9].a2.DB_MAX_OUTPUT_PORT_TYPE
b[10] <= demux12[10].a2.DB_MAX_OUTPUT_PORT_TYPE
b[11] <= demux12[11].a2.DB_MAX_OUTPUT_PORT_TYPE
b[12] <= demux12[12].a2.DB_MAX_OUTPUT_PORT_TYPE
b[13] <= demux12[13].a2.DB_MAX_OUTPUT_PORT_TYPE
b[14] <= demux12[14].a2.DB_MAX_OUTPUT_PORT_TYPE
b[15] <= demux12[15].a2.DB_MAX_OUTPUT_PORT_TYPE
b[16] <= demux12[16].a2.DB_MAX_OUTPUT_PORT_TYPE
b[17] <= demux12[17].a2.DB_MAX_OUTPUT_PORT_TYPE
b[18] <= demux12[18].a2.DB_MAX_OUTPUT_PORT_TYPE
b[19] <= demux12[19].a2.DB_MAX_OUTPUT_PORT_TYPE
b[20] <= demux12[20].a2.DB_MAX_OUTPUT_PORT_TYPE
b[21] <= demux12[21].a2.DB_MAX_OUTPUT_PORT_TYPE
b[22] <= demux12[22].a2.DB_MAX_OUTPUT_PORT_TYPE
b[23] <= demux12[23].a2.DB_MAX_OUTPUT_PORT_TYPE
b[24] <= demux12[24].a2.DB_MAX_OUTPUT_PORT_TYPE
b[25] <= demux12[25].a2.DB_MAX_OUTPUT_PORT_TYPE
b[26] <= demux12[26].a2.DB_MAX_OUTPUT_PORT_TYPE
b[27] <= demux12[27].a2.DB_MAX_OUTPUT_PORT_TYPE
b[28] <= demux12[28].a2.DB_MAX_OUTPUT_PORT_TYPE
b[29] <= demux12[29].a2.DB_MAX_OUTPUT_PORT_TYPE
b[30] <= demux12[30].a2.DB_MAX_OUTPUT_PORT_TYPE
b[31] <= demux12[31].a2.DB_MAX_OUTPUT_PORT_TYPE
in[0] => demux12[0].a1.IN0
in[0] => demux12[0].a2.IN1
in[1] => demux12[1].a1.IN0
in[1] => demux12[1].a2.IN1
in[2] => demux12[2].a1.IN0
in[2] => demux12[2].a2.IN1
in[3] => demux12[3].a1.IN0
in[3] => demux12[3].a2.IN1
in[4] => demux12[4].a1.IN0
in[4] => demux12[4].a2.IN1
in[5] => demux12[5].a1.IN0
in[5] => demux12[5].a2.IN1
in[6] => demux12[6].a1.IN0
in[6] => demux12[6].a2.IN1
in[7] => demux12[7].a1.IN0
in[7] => demux12[7].a2.IN1
in[8] => demux12[8].a1.IN0
in[8] => demux12[8].a2.IN1
in[9] => demux12[9].a1.IN0
in[9] => demux12[9].a2.IN1
in[10] => demux12[10].a1.IN0
in[10] => demux12[10].a2.IN1
in[11] => demux12[11].a1.IN0
in[11] => demux12[11].a2.IN1
in[12] => demux12[12].a1.IN0
in[12] => demux12[12].a2.IN1
in[13] => demux12[13].a1.IN0
in[13] => demux12[13].a2.IN1
in[14] => demux12[14].a1.IN0
in[14] => demux12[14].a2.IN1
in[15] => demux12[15].a1.IN0
in[15] => demux12[15].a2.IN1
in[16] => demux12[16].a1.IN0
in[16] => demux12[16].a2.IN1
in[17] => demux12[17].a1.IN0
in[17] => demux12[17].a2.IN1
in[18] => demux12[18].a1.IN0
in[18] => demux12[18].a2.IN1
in[19] => demux12[19].a1.IN0
in[19] => demux12[19].a2.IN1
in[20] => demux12[20].a1.IN0
in[20] => demux12[20].a2.IN1
in[21] => demux12[21].a1.IN0
in[21] => demux12[21].a2.IN1
in[22] => demux12[22].a1.IN0
in[22] => demux12[22].a2.IN1
in[23] => demux12[23].a1.IN0
in[23] => demux12[23].a2.IN1
in[24] => demux12[24].a1.IN0
in[24] => demux12[24].a2.IN1
in[25] => demux12[25].a1.IN0
in[25] => demux12[25].a2.IN1
in[26] => demux12[26].a1.IN0
in[26] => demux12[26].a2.IN1
in[27] => demux12[27].a1.IN0
in[27] => demux12[27].a2.IN1
in[28] => demux12[28].a1.IN0
in[28] => demux12[28].a2.IN1
in[29] => demux12[29].a1.IN0
in[29] => demux12[29].a2.IN1
in[30] => demux12[30].a1.IN0
in[30] => demux12[30].a2.IN1
in[31] => demux12[31].a1.IN0
in[31] => demux12[31].a2.IN1
sel => l2.DATAIN
sel => demux12[0].a1.IN1
sel => demux12[1].a1.IN1
sel => demux12[2].a1.IN1
sel => demux12[3].a1.IN1
sel => demux12[4].a1.IN1
sel => demux12[5].a1.IN1
sel => demux12[6].a1.IN1
sel => demux12[7].a1.IN1
sel => demux12[8].a1.IN1
sel => demux12[9].a1.IN1
sel => demux12[10].a1.IN1
sel => demux12[11].a1.IN1
sel => demux12[12].a1.IN1
sel => demux12[13].a1.IN1
sel => demux12[14].a1.IN1
sel => demux12[15].a1.IN1
sel => demux12[16].a1.IN1
sel => demux12[17].a1.IN1
sel => demux12[18].a1.IN1
sel => demux12[19].a1.IN1
sel => demux12[20].a1.IN1
sel => demux12[21].a1.IN1
sel => demux12[22].a1.IN1
sel => demux12[23].a1.IN1
sel => demux12[24].a1.IN1
sel => demux12[25].a1.IN1
sel => demux12[26].a1.IN1
sel => demux12[27].a1.IN1
sel => demux12[28].a1.IN1
sel => demux12[29].a1.IN1
sel => demux12[30].a1.IN1
sel => demux12[31].a1.IN1


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|demux1_32:wdm|demux1_2:dmLevel4[14].level4
a[0] <= demux12[0].a1.DB_MAX_OUTPUT_PORT_TYPE
a[1] <= demux12[1].a1.DB_MAX_OUTPUT_PORT_TYPE
a[2] <= demux12[2].a1.DB_MAX_OUTPUT_PORT_TYPE
a[3] <= demux12[3].a1.DB_MAX_OUTPUT_PORT_TYPE
a[4] <= demux12[4].a1.DB_MAX_OUTPUT_PORT_TYPE
a[5] <= demux12[5].a1.DB_MAX_OUTPUT_PORT_TYPE
a[6] <= demux12[6].a1.DB_MAX_OUTPUT_PORT_TYPE
a[7] <= demux12[7].a1.DB_MAX_OUTPUT_PORT_TYPE
a[8] <= demux12[8].a1.DB_MAX_OUTPUT_PORT_TYPE
a[9] <= demux12[9].a1.DB_MAX_OUTPUT_PORT_TYPE
a[10] <= demux12[10].a1.DB_MAX_OUTPUT_PORT_TYPE
a[11] <= demux12[11].a1.DB_MAX_OUTPUT_PORT_TYPE
a[12] <= demux12[12].a1.DB_MAX_OUTPUT_PORT_TYPE
a[13] <= demux12[13].a1.DB_MAX_OUTPUT_PORT_TYPE
a[14] <= demux12[14].a1.DB_MAX_OUTPUT_PORT_TYPE
a[15] <= demux12[15].a1.DB_MAX_OUTPUT_PORT_TYPE
a[16] <= demux12[16].a1.DB_MAX_OUTPUT_PORT_TYPE
a[17] <= demux12[17].a1.DB_MAX_OUTPUT_PORT_TYPE
a[18] <= demux12[18].a1.DB_MAX_OUTPUT_PORT_TYPE
a[19] <= demux12[19].a1.DB_MAX_OUTPUT_PORT_TYPE
a[20] <= demux12[20].a1.DB_MAX_OUTPUT_PORT_TYPE
a[21] <= demux12[21].a1.DB_MAX_OUTPUT_PORT_TYPE
a[22] <= demux12[22].a1.DB_MAX_OUTPUT_PORT_TYPE
a[23] <= demux12[23].a1.DB_MAX_OUTPUT_PORT_TYPE
a[24] <= demux12[24].a1.DB_MAX_OUTPUT_PORT_TYPE
a[25] <= demux12[25].a1.DB_MAX_OUTPUT_PORT_TYPE
a[26] <= demux12[26].a1.DB_MAX_OUTPUT_PORT_TYPE
a[27] <= demux12[27].a1.DB_MAX_OUTPUT_PORT_TYPE
a[28] <= demux12[28].a1.DB_MAX_OUTPUT_PORT_TYPE
a[29] <= demux12[29].a1.DB_MAX_OUTPUT_PORT_TYPE
a[30] <= demux12[30].a1.DB_MAX_OUTPUT_PORT_TYPE
a[31] <= demux12[31].a1.DB_MAX_OUTPUT_PORT_TYPE
b[0] <= demux12[0].a2.DB_MAX_OUTPUT_PORT_TYPE
b[1] <= demux12[1].a2.DB_MAX_OUTPUT_PORT_TYPE
b[2] <= demux12[2].a2.DB_MAX_OUTPUT_PORT_TYPE
b[3] <= demux12[3].a2.DB_MAX_OUTPUT_PORT_TYPE
b[4] <= demux12[4].a2.DB_MAX_OUTPUT_PORT_TYPE
b[5] <= demux12[5].a2.DB_MAX_OUTPUT_PORT_TYPE
b[6] <= demux12[6].a2.DB_MAX_OUTPUT_PORT_TYPE
b[7] <= demux12[7].a2.DB_MAX_OUTPUT_PORT_TYPE
b[8] <= demux12[8].a2.DB_MAX_OUTPUT_PORT_TYPE
b[9] <= demux12[9].a2.DB_MAX_OUTPUT_PORT_TYPE
b[10] <= demux12[10].a2.DB_MAX_OUTPUT_PORT_TYPE
b[11] <= demux12[11].a2.DB_MAX_OUTPUT_PORT_TYPE
b[12] <= demux12[12].a2.DB_MAX_OUTPUT_PORT_TYPE
b[13] <= demux12[13].a2.DB_MAX_OUTPUT_PORT_TYPE
b[14] <= demux12[14].a2.DB_MAX_OUTPUT_PORT_TYPE
b[15] <= demux12[15].a2.DB_MAX_OUTPUT_PORT_TYPE
b[16] <= demux12[16].a2.DB_MAX_OUTPUT_PORT_TYPE
b[17] <= demux12[17].a2.DB_MAX_OUTPUT_PORT_TYPE
b[18] <= demux12[18].a2.DB_MAX_OUTPUT_PORT_TYPE
b[19] <= demux12[19].a2.DB_MAX_OUTPUT_PORT_TYPE
b[20] <= demux12[20].a2.DB_MAX_OUTPUT_PORT_TYPE
b[21] <= demux12[21].a2.DB_MAX_OUTPUT_PORT_TYPE
b[22] <= demux12[22].a2.DB_MAX_OUTPUT_PORT_TYPE
b[23] <= demux12[23].a2.DB_MAX_OUTPUT_PORT_TYPE
b[24] <= demux12[24].a2.DB_MAX_OUTPUT_PORT_TYPE
b[25] <= demux12[25].a2.DB_MAX_OUTPUT_PORT_TYPE
b[26] <= demux12[26].a2.DB_MAX_OUTPUT_PORT_TYPE
b[27] <= demux12[27].a2.DB_MAX_OUTPUT_PORT_TYPE
b[28] <= demux12[28].a2.DB_MAX_OUTPUT_PORT_TYPE
b[29] <= demux12[29].a2.DB_MAX_OUTPUT_PORT_TYPE
b[30] <= demux12[30].a2.DB_MAX_OUTPUT_PORT_TYPE
b[31] <= demux12[31].a2.DB_MAX_OUTPUT_PORT_TYPE
in[0] => demux12[0].a1.IN0
in[0] => demux12[0].a2.IN1
in[1] => demux12[1].a1.IN0
in[1] => demux12[1].a2.IN1
in[2] => demux12[2].a1.IN0
in[2] => demux12[2].a2.IN1
in[3] => demux12[3].a1.IN0
in[3] => demux12[3].a2.IN1
in[4] => demux12[4].a1.IN0
in[4] => demux12[4].a2.IN1
in[5] => demux12[5].a1.IN0
in[5] => demux12[5].a2.IN1
in[6] => demux12[6].a1.IN0
in[6] => demux12[6].a2.IN1
in[7] => demux12[7].a1.IN0
in[7] => demux12[7].a2.IN1
in[8] => demux12[8].a1.IN0
in[8] => demux12[8].a2.IN1
in[9] => demux12[9].a1.IN0
in[9] => demux12[9].a2.IN1
in[10] => demux12[10].a1.IN0
in[10] => demux12[10].a2.IN1
in[11] => demux12[11].a1.IN0
in[11] => demux12[11].a2.IN1
in[12] => demux12[12].a1.IN0
in[12] => demux12[12].a2.IN1
in[13] => demux12[13].a1.IN0
in[13] => demux12[13].a2.IN1
in[14] => demux12[14].a1.IN0
in[14] => demux12[14].a2.IN1
in[15] => demux12[15].a1.IN0
in[15] => demux12[15].a2.IN1
in[16] => demux12[16].a1.IN0
in[16] => demux12[16].a2.IN1
in[17] => demux12[17].a1.IN0
in[17] => demux12[17].a2.IN1
in[18] => demux12[18].a1.IN0
in[18] => demux12[18].a2.IN1
in[19] => demux12[19].a1.IN0
in[19] => demux12[19].a2.IN1
in[20] => demux12[20].a1.IN0
in[20] => demux12[20].a2.IN1
in[21] => demux12[21].a1.IN0
in[21] => demux12[21].a2.IN1
in[22] => demux12[22].a1.IN0
in[22] => demux12[22].a2.IN1
in[23] => demux12[23].a1.IN0
in[23] => demux12[23].a2.IN1
in[24] => demux12[24].a1.IN0
in[24] => demux12[24].a2.IN1
in[25] => demux12[25].a1.IN0
in[25] => demux12[25].a2.IN1
in[26] => demux12[26].a1.IN0
in[26] => demux12[26].a2.IN1
in[27] => demux12[27].a1.IN0
in[27] => demux12[27].a2.IN1
in[28] => demux12[28].a1.IN0
in[28] => demux12[28].a2.IN1
in[29] => demux12[29].a1.IN0
in[29] => demux12[29].a2.IN1
in[30] => demux12[30].a1.IN0
in[30] => demux12[30].a2.IN1
in[31] => demux12[31].a1.IN0
in[31] => demux12[31].a2.IN1
sel => l2.DATAIN
sel => demux12[0].a1.IN1
sel => demux12[1].a1.IN1
sel => demux12[2].a1.IN1
sel => demux12[3].a1.IN1
sel => demux12[4].a1.IN1
sel => demux12[5].a1.IN1
sel => demux12[6].a1.IN1
sel => demux12[7].a1.IN1
sel => demux12[8].a1.IN1
sel => demux12[9].a1.IN1
sel => demux12[10].a1.IN1
sel => demux12[11].a1.IN1
sel => demux12[12].a1.IN1
sel => demux12[13].a1.IN1
sel => demux12[14].a1.IN1
sel => demux12[15].a1.IN1
sel => demux12[16].a1.IN1
sel => demux12[17].a1.IN1
sel => demux12[18].a1.IN1
sel => demux12[19].a1.IN1
sel => demux12[20].a1.IN1
sel => demux12[21].a1.IN1
sel => demux12[22].a1.IN1
sel => demux12[23].a1.IN1
sel => demux12[24].a1.IN1
sel => demux12[25].a1.IN1
sel => demux12[26].a1.IN1
sel => demux12[27].a1.IN1
sel => demux12[28].a1.IN1
sel => demux12[29].a1.IN1
sel => demux12[30].a1.IN1
sel => demux12[31].a1.IN1


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|demux1_32:wdm|demux1_2:dmLevel4[15].level4
a[0] <= demux12[0].a1.DB_MAX_OUTPUT_PORT_TYPE
a[1] <= demux12[1].a1.DB_MAX_OUTPUT_PORT_TYPE
a[2] <= demux12[2].a1.DB_MAX_OUTPUT_PORT_TYPE
a[3] <= demux12[3].a1.DB_MAX_OUTPUT_PORT_TYPE
a[4] <= demux12[4].a1.DB_MAX_OUTPUT_PORT_TYPE
a[5] <= demux12[5].a1.DB_MAX_OUTPUT_PORT_TYPE
a[6] <= demux12[6].a1.DB_MAX_OUTPUT_PORT_TYPE
a[7] <= demux12[7].a1.DB_MAX_OUTPUT_PORT_TYPE
a[8] <= demux12[8].a1.DB_MAX_OUTPUT_PORT_TYPE
a[9] <= demux12[9].a1.DB_MAX_OUTPUT_PORT_TYPE
a[10] <= demux12[10].a1.DB_MAX_OUTPUT_PORT_TYPE
a[11] <= demux12[11].a1.DB_MAX_OUTPUT_PORT_TYPE
a[12] <= demux12[12].a1.DB_MAX_OUTPUT_PORT_TYPE
a[13] <= demux12[13].a1.DB_MAX_OUTPUT_PORT_TYPE
a[14] <= demux12[14].a1.DB_MAX_OUTPUT_PORT_TYPE
a[15] <= demux12[15].a1.DB_MAX_OUTPUT_PORT_TYPE
a[16] <= demux12[16].a1.DB_MAX_OUTPUT_PORT_TYPE
a[17] <= demux12[17].a1.DB_MAX_OUTPUT_PORT_TYPE
a[18] <= demux12[18].a1.DB_MAX_OUTPUT_PORT_TYPE
a[19] <= demux12[19].a1.DB_MAX_OUTPUT_PORT_TYPE
a[20] <= demux12[20].a1.DB_MAX_OUTPUT_PORT_TYPE
a[21] <= demux12[21].a1.DB_MAX_OUTPUT_PORT_TYPE
a[22] <= demux12[22].a1.DB_MAX_OUTPUT_PORT_TYPE
a[23] <= demux12[23].a1.DB_MAX_OUTPUT_PORT_TYPE
a[24] <= demux12[24].a1.DB_MAX_OUTPUT_PORT_TYPE
a[25] <= demux12[25].a1.DB_MAX_OUTPUT_PORT_TYPE
a[26] <= demux12[26].a1.DB_MAX_OUTPUT_PORT_TYPE
a[27] <= demux12[27].a1.DB_MAX_OUTPUT_PORT_TYPE
a[28] <= demux12[28].a1.DB_MAX_OUTPUT_PORT_TYPE
a[29] <= demux12[29].a1.DB_MAX_OUTPUT_PORT_TYPE
a[30] <= demux12[30].a1.DB_MAX_OUTPUT_PORT_TYPE
a[31] <= demux12[31].a1.DB_MAX_OUTPUT_PORT_TYPE
b[0] <= demux12[0].a2.DB_MAX_OUTPUT_PORT_TYPE
b[1] <= demux12[1].a2.DB_MAX_OUTPUT_PORT_TYPE
b[2] <= demux12[2].a2.DB_MAX_OUTPUT_PORT_TYPE
b[3] <= demux12[3].a2.DB_MAX_OUTPUT_PORT_TYPE
b[4] <= demux12[4].a2.DB_MAX_OUTPUT_PORT_TYPE
b[5] <= demux12[5].a2.DB_MAX_OUTPUT_PORT_TYPE
b[6] <= demux12[6].a2.DB_MAX_OUTPUT_PORT_TYPE
b[7] <= demux12[7].a2.DB_MAX_OUTPUT_PORT_TYPE
b[8] <= demux12[8].a2.DB_MAX_OUTPUT_PORT_TYPE
b[9] <= demux12[9].a2.DB_MAX_OUTPUT_PORT_TYPE
b[10] <= demux12[10].a2.DB_MAX_OUTPUT_PORT_TYPE
b[11] <= demux12[11].a2.DB_MAX_OUTPUT_PORT_TYPE
b[12] <= demux12[12].a2.DB_MAX_OUTPUT_PORT_TYPE
b[13] <= demux12[13].a2.DB_MAX_OUTPUT_PORT_TYPE
b[14] <= demux12[14].a2.DB_MAX_OUTPUT_PORT_TYPE
b[15] <= demux12[15].a2.DB_MAX_OUTPUT_PORT_TYPE
b[16] <= demux12[16].a2.DB_MAX_OUTPUT_PORT_TYPE
b[17] <= demux12[17].a2.DB_MAX_OUTPUT_PORT_TYPE
b[18] <= demux12[18].a2.DB_MAX_OUTPUT_PORT_TYPE
b[19] <= demux12[19].a2.DB_MAX_OUTPUT_PORT_TYPE
b[20] <= demux12[20].a2.DB_MAX_OUTPUT_PORT_TYPE
b[21] <= demux12[21].a2.DB_MAX_OUTPUT_PORT_TYPE
b[22] <= demux12[22].a2.DB_MAX_OUTPUT_PORT_TYPE
b[23] <= demux12[23].a2.DB_MAX_OUTPUT_PORT_TYPE
b[24] <= demux12[24].a2.DB_MAX_OUTPUT_PORT_TYPE
b[25] <= demux12[25].a2.DB_MAX_OUTPUT_PORT_TYPE
b[26] <= demux12[26].a2.DB_MAX_OUTPUT_PORT_TYPE
b[27] <= demux12[27].a2.DB_MAX_OUTPUT_PORT_TYPE
b[28] <= demux12[28].a2.DB_MAX_OUTPUT_PORT_TYPE
b[29] <= demux12[29].a2.DB_MAX_OUTPUT_PORT_TYPE
b[30] <= demux12[30].a2.DB_MAX_OUTPUT_PORT_TYPE
b[31] <= demux12[31].a2.DB_MAX_OUTPUT_PORT_TYPE
in[0] => demux12[0].a1.IN0
in[0] => demux12[0].a2.IN1
in[1] => demux12[1].a1.IN0
in[1] => demux12[1].a2.IN1
in[2] => demux12[2].a1.IN0
in[2] => demux12[2].a2.IN1
in[3] => demux12[3].a1.IN0
in[3] => demux12[3].a2.IN1
in[4] => demux12[4].a1.IN0
in[4] => demux12[4].a2.IN1
in[5] => demux12[5].a1.IN0
in[5] => demux12[5].a2.IN1
in[6] => demux12[6].a1.IN0
in[6] => demux12[6].a2.IN1
in[7] => demux12[7].a1.IN0
in[7] => demux12[7].a2.IN1
in[8] => demux12[8].a1.IN0
in[8] => demux12[8].a2.IN1
in[9] => demux12[9].a1.IN0
in[9] => demux12[9].a2.IN1
in[10] => demux12[10].a1.IN0
in[10] => demux12[10].a2.IN1
in[11] => demux12[11].a1.IN0
in[11] => demux12[11].a2.IN1
in[12] => demux12[12].a1.IN0
in[12] => demux12[12].a2.IN1
in[13] => demux12[13].a1.IN0
in[13] => demux12[13].a2.IN1
in[14] => demux12[14].a1.IN0
in[14] => demux12[14].a2.IN1
in[15] => demux12[15].a1.IN0
in[15] => demux12[15].a2.IN1
in[16] => demux12[16].a1.IN0
in[16] => demux12[16].a2.IN1
in[17] => demux12[17].a1.IN0
in[17] => demux12[17].a2.IN1
in[18] => demux12[18].a1.IN0
in[18] => demux12[18].a2.IN1
in[19] => demux12[19].a1.IN0
in[19] => demux12[19].a2.IN1
in[20] => demux12[20].a1.IN0
in[20] => demux12[20].a2.IN1
in[21] => demux12[21].a1.IN0
in[21] => demux12[21].a2.IN1
in[22] => demux12[22].a1.IN0
in[22] => demux12[22].a2.IN1
in[23] => demux12[23].a1.IN0
in[23] => demux12[23].a2.IN1
in[24] => demux12[24].a1.IN0
in[24] => demux12[24].a2.IN1
in[25] => demux12[25].a1.IN0
in[25] => demux12[25].a2.IN1
in[26] => demux12[26].a1.IN0
in[26] => demux12[26].a2.IN1
in[27] => demux12[27].a1.IN0
in[27] => demux12[27].a2.IN1
in[28] => demux12[28].a1.IN0
in[28] => demux12[28].a2.IN1
in[29] => demux12[29].a1.IN0
in[29] => demux12[29].a2.IN1
in[30] => demux12[30].a1.IN0
in[30] => demux12[30].a2.IN1
in[31] => demux12[31].a1.IN0
in[31] => demux12[31].a2.IN1
sel => l2.DATAIN
sel => demux12[0].a1.IN1
sel => demux12[1].a1.IN1
sel => demux12[2].a1.IN1
sel => demux12[3].a1.IN1
sel => demux12[4].a1.IN1
sel => demux12[5].a1.IN1
sel => demux12[6].a1.IN1
sel => demux12[7].a1.IN1
sel => demux12[8].a1.IN1
sel => demux12[9].a1.IN1
sel => demux12[10].a1.IN1
sel => demux12[11].a1.IN1
sel => demux12[12].a1.IN1
sel => demux12[13].a1.IN1
sel => demux12[14].a1.IN1
sel => demux12[15].a1.IN1
sel => demux12[16].a1.IN1
sel => demux12[17].a1.IN1
sel => demux12[18].a1.IN1
sel => demux12[19].a1.IN1
sel => demux12[20].a1.IN1
sel => demux12[21].a1.IN1
sel => demux12[22].a1.IN1
sel => demux12[23].a1.IN1
sel => demux12[24].a1.IN1
sel => demux12[25].a1.IN1
sel => demux12[26].a1.IN1
sel => demux12[27].a1.IN1
sel => demux12[28].a1.IN1
sel => demux12[29].a1.IN1
sel => demux12[30].a1.IN1
sel => demux12[31].a1.IN1


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|rwDemux:rwdm
readWriteCtrl[0] <= demux1_32_1bit:d.port0
readWriteCtrl[1] <= demux1_32_1bit:d.port0
readWriteCtrl[2] <= demux1_32_1bit:d.port0
readWriteCtrl[3] <= demux1_32_1bit:d.port0
readWriteCtrl[4] <= demux1_32_1bit:d.port0
readWriteCtrl[5] <= demux1_32_1bit:d.port0
readWriteCtrl[6] <= demux1_32_1bit:d.port0
readWriteCtrl[7] <= demux1_32_1bit:d.port0
readWriteCtrl[8] <= demux1_32_1bit:d.port0
readWriteCtrl[9] <= demux1_32_1bit:d.port0
readWriteCtrl[10] <= demux1_32_1bit:d.port0
readWriteCtrl[11] <= demux1_32_1bit:d.port0
readWriteCtrl[12] <= demux1_32_1bit:d.port0
readWriteCtrl[13] <= demux1_32_1bit:d.port0
readWriteCtrl[14] <= demux1_32_1bit:d.port0
readWriteCtrl[15] <= demux1_32_1bit:d.port0
readWriteCtrl[16] <= demux1_32_1bit:d.port0
readWriteCtrl[17] <= demux1_32_1bit:d.port0
readWriteCtrl[18] <= demux1_32_1bit:d.port0
readWriteCtrl[19] <= demux1_32_1bit:d.port0
readWriteCtrl[20] <= demux1_32_1bit:d.port0
readWriteCtrl[21] <= demux1_32_1bit:d.port0
readWriteCtrl[22] <= demux1_32_1bit:d.port0
readWriteCtrl[23] <= demux1_32_1bit:d.port0
readWriteCtrl[24] <= demux1_32_1bit:d.port0
readWriteCtrl[25] <= demux1_32_1bit:d.port0
readWriteCtrl[26] <= demux1_32_1bit:d.port0
readWriteCtrl[27] <= demux1_32_1bit:d.port0
readWriteCtrl[28] <= demux1_32_1bit:d.port0
readWriteCtrl[29] <= demux1_32_1bit:d.port0
readWriteCtrl[30] <= demux1_32_1bit:d.port0
readWriteCtrl[31] <= demux1_32_1bit:d.port0
addr[0] => addr[0].IN1
addr[1] => addr[1].IN1
addr[2] => addr[2].IN1
addr[3] => addr[3].IN1
addr[4] => addr[4].IN1
wr => wrIn.IN1


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|rwDemux:rwdm|demux1_32_1bit:d
dataIn[0] <= demux1_2:dmLevel4[0].level4.port0
dataIn[1] <= demux1_2:dmLevel4[0].level4.port1
dataIn[2] <= demux1_2:dmLevel4[1].level4.port0
dataIn[3] <= demux1_2:dmLevel4[1].level4.port1
dataIn[4] <= demux1_2:dmLevel4[2].level4.port0
dataIn[5] <= demux1_2:dmLevel4[2].level4.port1
dataIn[6] <= demux1_2:dmLevel4[3].level4.port0
dataIn[7] <= demux1_2:dmLevel4[3].level4.port1
dataIn[8] <= demux1_2:dmLevel4[4].level4.port0
dataIn[9] <= demux1_2:dmLevel4[4].level4.port1
dataIn[10] <= demux1_2:dmLevel4[5].level4.port0
dataIn[11] <= demux1_2:dmLevel4[5].level4.port1
dataIn[12] <= demux1_2:dmLevel4[6].level4.port0
dataIn[13] <= demux1_2:dmLevel4[6].level4.port1
dataIn[14] <= demux1_2:dmLevel4[7].level4.port0
dataIn[15] <= demux1_2:dmLevel4[7].level4.port1
dataIn[16] <= demux1_2:dmLevel4[8].level4.port0
dataIn[17] <= demux1_2:dmLevel4[8].level4.port1
dataIn[18] <= demux1_2:dmLevel4[9].level4.port0
dataIn[19] <= demux1_2:dmLevel4[9].level4.port1
dataIn[20] <= demux1_2:dmLevel4[10].level4.port0
dataIn[21] <= demux1_2:dmLevel4[10].level4.port1
dataIn[22] <= demux1_2:dmLevel4[11].level4.port0
dataIn[23] <= demux1_2:dmLevel4[11].level4.port1
dataIn[24] <= demux1_2:dmLevel4[12].level4.port0
dataIn[25] <= demux1_2:dmLevel4[12].level4.port1
dataIn[26] <= demux1_2:dmLevel4[13].level4.port0
dataIn[27] <= demux1_2:dmLevel4[13].level4.port1
dataIn[28] <= demux1_2:dmLevel4[14].level4.port0
dataIn[29] <= demux1_2:dmLevel4[14].level4.port1
dataIn[30] <= demux1_2:dmLevel4[15].level4.port0
dataIn[31] <= demux1_2:dmLevel4[15].level4.port1
sel[0] => sel[0].IN16
sel[1] => sel[1].IN8
sel[2] => sel[2].IN4
sel[3] => sel[3].IN2
sel[4] => sel[4].IN1
in => in.IN1


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|rwDemux:rwdm|demux1_32_1bit:d|demux1_2:d0_0
a[0] <= demux12[0].a1.DB_MAX_OUTPUT_PORT_TYPE
a[1] <= demux12[1].a1.DB_MAX_OUTPUT_PORT_TYPE
a[2] <= demux12[2].a1.DB_MAX_OUTPUT_PORT_TYPE
a[3] <= demux12[3].a1.DB_MAX_OUTPUT_PORT_TYPE
a[4] <= demux12[4].a1.DB_MAX_OUTPUT_PORT_TYPE
a[5] <= demux12[5].a1.DB_MAX_OUTPUT_PORT_TYPE
a[6] <= demux12[6].a1.DB_MAX_OUTPUT_PORT_TYPE
a[7] <= demux12[7].a1.DB_MAX_OUTPUT_PORT_TYPE
a[8] <= demux12[8].a1.DB_MAX_OUTPUT_PORT_TYPE
a[9] <= demux12[9].a1.DB_MAX_OUTPUT_PORT_TYPE
a[10] <= demux12[10].a1.DB_MAX_OUTPUT_PORT_TYPE
a[11] <= demux12[11].a1.DB_MAX_OUTPUT_PORT_TYPE
a[12] <= demux12[12].a1.DB_MAX_OUTPUT_PORT_TYPE
a[13] <= demux12[13].a1.DB_MAX_OUTPUT_PORT_TYPE
a[14] <= demux12[14].a1.DB_MAX_OUTPUT_PORT_TYPE
a[15] <= demux12[15].a1.DB_MAX_OUTPUT_PORT_TYPE
a[16] <= demux12[16].a1.DB_MAX_OUTPUT_PORT_TYPE
a[17] <= demux12[17].a1.DB_MAX_OUTPUT_PORT_TYPE
a[18] <= demux12[18].a1.DB_MAX_OUTPUT_PORT_TYPE
a[19] <= demux12[19].a1.DB_MAX_OUTPUT_PORT_TYPE
a[20] <= demux12[20].a1.DB_MAX_OUTPUT_PORT_TYPE
a[21] <= demux12[21].a1.DB_MAX_OUTPUT_PORT_TYPE
a[22] <= demux12[22].a1.DB_MAX_OUTPUT_PORT_TYPE
a[23] <= demux12[23].a1.DB_MAX_OUTPUT_PORT_TYPE
a[24] <= demux12[24].a1.DB_MAX_OUTPUT_PORT_TYPE
a[25] <= demux12[25].a1.DB_MAX_OUTPUT_PORT_TYPE
a[26] <= demux12[26].a1.DB_MAX_OUTPUT_PORT_TYPE
a[27] <= demux12[27].a1.DB_MAX_OUTPUT_PORT_TYPE
a[28] <= demux12[28].a1.DB_MAX_OUTPUT_PORT_TYPE
a[29] <= demux12[29].a1.DB_MAX_OUTPUT_PORT_TYPE
a[30] <= demux12[30].a1.DB_MAX_OUTPUT_PORT_TYPE
a[31] <= demux12[31].a1.DB_MAX_OUTPUT_PORT_TYPE
b[0] <= demux12[0].a2.DB_MAX_OUTPUT_PORT_TYPE
b[1] <= demux12[1].a2.DB_MAX_OUTPUT_PORT_TYPE
b[2] <= demux12[2].a2.DB_MAX_OUTPUT_PORT_TYPE
b[3] <= demux12[3].a2.DB_MAX_OUTPUT_PORT_TYPE
b[4] <= demux12[4].a2.DB_MAX_OUTPUT_PORT_TYPE
b[5] <= demux12[5].a2.DB_MAX_OUTPUT_PORT_TYPE
b[6] <= demux12[6].a2.DB_MAX_OUTPUT_PORT_TYPE
b[7] <= demux12[7].a2.DB_MAX_OUTPUT_PORT_TYPE
b[8] <= demux12[8].a2.DB_MAX_OUTPUT_PORT_TYPE
b[9] <= demux12[9].a2.DB_MAX_OUTPUT_PORT_TYPE
b[10] <= demux12[10].a2.DB_MAX_OUTPUT_PORT_TYPE
b[11] <= demux12[11].a2.DB_MAX_OUTPUT_PORT_TYPE
b[12] <= demux12[12].a2.DB_MAX_OUTPUT_PORT_TYPE
b[13] <= demux12[13].a2.DB_MAX_OUTPUT_PORT_TYPE
b[14] <= demux12[14].a2.DB_MAX_OUTPUT_PORT_TYPE
b[15] <= demux12[15].a2.DB_MAX_OUTPUT_PORT_TYPE
b[16] <= demux12[16].a2.DB_MAX_OUTPUT_PORT_TYPE
b[17] <= demux12[17].a2.DB_MAX_OUTPUT_PORT_TYPE
b[18] <= demux12[18].a2.DB_MAX_OUTPUT_PORT_TYPE
b[19] <= demux12[19].a2.DB_MAX_OUTPUT_PORT_TYPE
b[20] <= demux12[20].a2.DB_MAX_OUTPUT_PORT_TYPE
b[21] <= demux12[21].a2.DB_MAX_OUTPUT_PORT_TYPE
b[22] <= demux12[22].a2.DB_MAX_OUTPUT_PORT_TYPE
b[23] <= demux12[23].a2.DB_MAX_OUTPUT_PORT_TYPE
b[24] <= demux12[24].a2.DB_MAX_OUTPUT_PORT_TYPE
b[25] <= demux12[25].a2.DB_MAX_OUTPUT_PORT_TYPE
b[26] <= demux12[26].a2.DB_MAX_OUTPUT_PORT_TYPE
b[27] <= demux12[27].a2.DB_MAX_OUTPUT_PORT_TYPE
b[28] <= demux12[28].a2.DB_MAX_OUTPUT_PORT_TYPE
b[29] <= demux12[29].a2.DB_MAX_OUTPUT_PORT_TYPE
b[30] <= demux12[30].a2.DB_MAX_OUTPUT_PORT_TYPE
b[31] <= demux12[31].a2.DB_MAX_OUTPUT_PORT_TYPE
in[0] => demux12[0].a1.IN0
in[0] => demux12[0].a2.IN1
in[1] => demux12[1].a1.IN0
in[1] => demux12[1].a2.IN1
in[2] => demux12[2].a1.IN0
in[2] => demux12[2].a2.IN1
in[3] => demux12[3].a1.IN0
in[3] => demux12[3].a2.IN1
in[4] => demux12[4].a1.IN0
in[4] => demux12[4].a2.IN1
in[5] => demux12[5].a1.IN0
in[5] => demux12[5].a2.IN1
in[6] => demux12[6].a1.IN0
in[6] => demux12[6].a2.IN1
in[7] => demux12[7].a1.IN0
in[7] => demux12[7].a2.IN1
in[8] => demux12[8].a1.IN0
in[8] => demux12[8].a2.IN1
in[9] => demux12[9].a1.IN0
in[9] => demux12[9].a2.IN1
in[10] => demux12[10].a1.IN0
in[10] => demux12[10].a2.IN1
in[11] => demux12[11].a1.IN0
in[11] => demux12[11].a2.IN1
in[12] => demux12[12].a1.IN0
in[12] => demux12[12].a2.IN1
in[13] => demux12[13].a1.IN0
in[13] => demux12[13].a2.IN1
in[14] => demux12[14].a1.IN0
in[14] => demux12[14].a2.IN1
in[15] => demux12[15].a1.IN0
in[15] => demux12[15].a2.IN1
in[16] => demux12[16].a1.IN0
in[16] => demux12[16].a2.IN1
in[17] => demux12[17].a1.IN0
in[17] => demux12[17].a2.IN1
in[18] => demux12[18].a1.IN0
in[18] => demux12[18].a2.IN1
in[19] => demux12[19].a1.IN0
in[19] => demux12[19].a2.IN1
in[20] => demux12[20].a1.IN0
in[20] => demux12[20].a2.IN1
in[21] => demux12[21].a1.IN0
in[21] => demux12[21].a2.IN1
in[22] => demux12[22].a1.IN0
in[22] => demux12[22].a2.IN1
in[23] => demux12[23].a1.IN0
in[23] => demux12[23].a2.IN1
in[24] => demux12[24].a1.IN0
in[24] => demux12[24].a2.IN1
in[25] => demux12[25].a1.IN0
in[25] => demux12[25].a2.IN1
in[26] => demux12[26].a1.IN0
in[26] => demux12[26].a2.IN1
in[27] => demux12[27].a1.IN0
in[27] => demux12[27].a2.IN1
in[28] => demux12[28].a1.IN0
in[28] => demux12[28].a2.IN1
in[29] => demux12[29].a1.IN0
in[29] => demux12[29].a2.IN1
in[30] => demux12[30].a1.IN0
in[30] => demux12[30].a2.IN1
in[31] => demux12[31].a1.IN0
in[31] => demux12[31].a2.IN1
sel => l2.DATAIN
sel => demux12[0].a1.IN1
sel => demux12[1].a1.IN1
sel => demux12[2].a1.IN1
sel => demux12[3].a1.IN1
sel => demux12[4].a1.IN1
sel => demux12[5].a1.IN1
sel => demux12[6].a1.IN1
sel => demux12[7].a1.IN1
sel => demux12[8].a1.IN1
sel => demux12[9].a1.IN1
sel => demux12[10].a1.IN1
sel => demux12[11].a1.IN1
sel => demux12[12].a1.IN1
sel => demux12[13].a1.IN1
sel => demux12[14].a1.IN1
sel => demux12[15].a1.IN1
sel => demux12[16].a1.IN1
sel => demux12[17].a1.IN1
sel => demux12[18].a1.IN1
sel => demux12[19].a1.IN1
sel => demux12[20].a1.IN1
sel => demux12[21].a1.IN1
sel => demux12[22].a1.IN1
sel => demux12[23].a1.IN1
sel => demux12[24].a1.IN1
sel => demux12[25].a1.IN1
sel => demux12[26].a1.IN1
sel => demux12[27].a1.IN1
sel => demux12[28].a1.IN1
sel => demux12[29].a1.IN1
sel => demux12[30].a1.IN1
sel => demux12[31].a1.IN1


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|rwDemux:rwdm|demux1_32_1bit:d|demux1_2:d1_0
a[0] <= demux12[0].a1.DB_MAX_OUTPUT_PORT_TYPE
a[1] <= demux12[1].a1.DB_MAX_OUTPUT_PORT_TYPE
a[2] <= demux12[2].a1.DB_MAX_OUTPUT_PORT_TYPE
a[3] <= demux12[3].a1.DB_MAX_OUTPUT_PORT_TYPE
a[4] <= demux12[4].a1.DB_MAX_OUTPUT_PORT_TYPE
a[5] <= demux12[5].a1.DB_MAX_OUTPUT_PORT_TYPE
a[6] <= demux12[6].a1.DB_MAX_OUTPUT_PORT_TYPE
a[7] <= demux12[7].a1.DB_MAX_OUTPUT_PORT_TYPE
a[8] <= demux12[8].a1.DB_MAX_OUTPUT_PORT_TYPE
a[9] <= demux12[9].a1.DB_MAX_OUTPUT_PORT_TYPE
a[10] <= demux12[10].a1.DB_MAX_OUTPUT_PORT_TYPE
a[11] <= demux12[11].a1.DB_MAX_OUTPUT_PORT_TYPE
a[12] <= demux12[12].a1.DB_MAX_OUTPUT_PORT_TYPE
a[13] <= demux12[13].a1.DB_MAX_OUTPUT_PORT_TYPE
a[14] <= demux12[14].a1.DB_MAX_OUTPUT_PORT_TYPE
a[15] <= demux12[15].a1.DB_MAX_OUTPUT_PORT_TYPE
a[16] <= demux12[16].a1.DB_MAX_OUTPUT_PORT_TYPE
a[17] <= demux12[17].a1.DB_MAX_OUTPUT_PORT_TYPE
a[18] <= demux12[18].a1.DB_MAX_OUTPUT_PORT_TYPE
a[19] <= demux12[19].a1.DB_MAX_OUTPUT_PORT_TYPE
a[20] <= demux12[20].a1.DB_MAX_OUTPUT_PORT_TYPE
a[21] <= demux12[21].a1.DB_MAX_OUTPUT_PORT_TYPE
a[22] <= demux12[22].a1.DB_MAX_OUTPUT_PORT_TYPE
a[23] <= demux12[23].a1.DB_MAX_OUTPUT_PORT_TYPE
a[24] <= demux12[24].a1.DB_MAX_OUTPUT_PORT_TYPE
a[25] <= demux12[25].a1.DB_MAX_OUTPUT_PORT_TYPE
a[26] <= demux12[26].a1.DB_MAX_OUTPUT_PORT_TYPE
a[27] <= demux12[27].a1.DB_MAX_OUTPUT_PORT_TYPE
a[28] <= demux12[28].a1.DB_MAX_OUTPUT_PORT_TYPE
a[29] <= demux12[29].a1.DB_MAX_OUTPUT_PORT_TYPE
a[30] <= demux12[30].a1.DB_MAX_OUTPUT_PORT_TYPE
a[31] <= demux12[31].a1.DB_MAX_OUTPUT_PORT_TYPE
b[0] <= demux12[0].a2.DB_MAX_OUTPUT_PORT_TYPE
b[1] <= demux12[1].a2.DB_MAX_OUTPUT_PORT_TYPE
b[2] <= demux12[2].a2.DB_MAX_OUTPUT_PORT_TYPE
b[3] <= demux12[3].a2.DB_MAX_OUTPUT_PORT_TYPE
b[4] <= demux12[4].a2.DB_MAX_OUTPUT_PORT_TYPE
b[5] <= demux12[5].a2.DB_MAX_OUTPUT_PORT_TYPE
b[6] <= demux12[6].a2.DB_MAX_OUTPUT_PORT_TYPE
b[7] <= demux12[7].a2.DB_MAX_OUTPUT_PORT_TYPE
b[8] <= demux12[8].a2.DB_MAX_OUTPUT_PORT_TYPE
b[9] <= demux12[9].a2.DB_MAX_OUTPUT_PORT_TYPE
b[10] <= demux12[10].a2.DB_MAX_OUTPUT_PORT_TYPE
b[11] <= demux12[11].a2.DB_MAX_OUTPUT_PORT_TYPE
b[12] <= demux12[12].a2.DB_MAX_OUTPUT_PORT_TYPE
b[13] <= demux12[13].a2.DB_MAX_OUTPUT_PORT_TYPE
b[14] <= demux12[14].a2.DB_MAX_OUTPUT_PORT_TYPE
b[15] <= demux12[15].a2.DB_MAX_OUTPUT_PORT_TYPE
b[16] <= demux12[16].a2.DB_MAX_OUTPUT_PORT_TYPE
b[17] <= demux12[17].a2.DB_MAX_OUTPUT_PORT_TYPE
b[18] <= demux12[18].a2.DB_MAX_OUTPUT_PORT_TYPE
b[19] <= demux12[19].a2.DB_MAX_OUTPUT_PORT_TYPE
b[20] <= demux12[20].a2.DB_MAX_OUTPUT_PORT_TYPE
b[21] <= demux12[21].a2.DB_MAX_OUTPUT_PORT_TYPE
b[22] <= demux12[22].a2.DB_MAX_OUTPUT_PORT_TYPE
b[23] <= demux12[23].a2.DB_MAX_OUTPUT_PORT_TYPE
b[24] <= demux12[24].a2.DB_MAX_OUTPUT_PORT_TYPE
b[25] <= demux12[25].a2.DB_MAX_OUTPUT_PORT_TYPE
b[26] <= demux12[26].a2.DB_MAX_OUTPUT_PORT_TYPE
b[27] <= demux12[27].a2.DB_MAX_OUTPUT_PORT_TYPE
b[28] <= demux12[28].a2.DB_MAX_OUTPUT_PORT_TYPE
b[29] <= demux12[29].a2.DB_MAX_OUTPUT_PORT_TYPE
b[30] <= demux12[30].a2.DB_MAX_OUTPUT_PORT_TYPE
b[31] <= demux12[31].a2.DB_MAX_OUTPUT_PORT_TYPE
in[0] => demux12[0].a1.IN0
in[0] => demux12[0].a2.IN1
in[1] => demux12[1].a1.IN0
in[1] => demux12[1].a2.IN1
in[2] => demux12[2].a1.IN0
in[2] => demux12[2].a2.IN1
in[3] => demux12[3].a1.IN0
in[3] => demux12[3].a2.IN1
in[4] => demux12[4].a1.IN0
in[4] => demux12[4].a2.IN1
in[5] => demux12[5].a1.IN0
in[5] => demux12[5].a2.IN1
in[6] => demux12[6].a1.IN0
in[6] => demux12[6].a2.IN1
in[7] => demux12[7].a1.IN0
in[7] => demux12[7].a2.IN1
in[8] => demux12[8].a1.IN0
in[8] => demux12[8].a2.IN1
in[9] => demux12[9].a1.IN0
in[9] => demux12[9].a2.IN1
in[10] => demux12[10].a1.IN0
in[10] => demux12[10].a2.IN1
in[11] => demux12[11].a1.IN0
in[11] => demux12[11].a2.IN1
in[12] => demux12[12].a1.IN0
in[12] => demux12[12].a2.IN1
in[13] => demux12[13].a1.IN0
in[13] => demux12[13].a2.IN1
in[14] => demux12[14].a1.IN0
in[14] => demux12[14].a2.IN1
in[15] => demux12[15].a1.IN0
in[15] => demux12[15].a2.IN1
in[16] => demux12[16].a1.IN0
in[16] => demux12[16].a2.IN1
in[17] => demux12[17].a1.IN0
in[17] => demux12[17].a2.IN1
in[18] => demux12[18].a1.IN0
in[18] => demux12[18].a2.IN1
in[19] => demux12[19].a1.IN0
in[19] => demux12[19].a2.IN1
in[20] => demux12[20].a1.IN0
in[20] => demux12[20].a2.IN1
in[21] => demux12[21].a1.IN0
in[21] => demux12[21].a2.IN1
in[22] => demux12[22].a1.IN0
in[22] => demux12[22].a2.IN1
in[23] => demux12[23].a1.IN0
in[23] => demux12[23].a2.IN1
in[24] => demux12[24].a1.IN0
in[24] => demux12[24].a2.IN1
in[25] => demux12[25].a1.IN0
in[25] => demux12[25].a2.IN1
in[26] => demux12[26].a1.IN0
in[26] => demux12[26].a2.IN1
in[27] => demux12[27].a1.IN0
in[27] => demux12[27].a2.IN1
in[28] => demux12[28].a1.IN0
in[28] => demux12[28].a2.IN1
in[29] => demux12[29].a1.IN0
in[29] => demux12[29].a2.IN1
in[30] => demux12[30].a1.IN0
in[30] => demux12[30].a2.IN1
in[31] => demux12[31].a1.IN0
in[31] => demux12[31].a2.IN1
sel => l2.DATAIN
sel => demux12[0].a1.IN1
sel => demux12[1].a1.IN1
sel => demux12[2].a1.IN1
sel => demux12[3].a1.IN1
sel => demux12[4].a1.IN1
sel => demux12[5].a1.IN1
sel => demux12[6].a1.IN1
sel => demux12[7].a1.IN1
sel => demux12[8].a1.IN1
sel => demux12[9].a1.IN1
sel => demux12[10].a1.IN1
sel => demux12[11].a1.IN1
sel => demux12[12].a1.IN1
sel => demux12[13].a1.IN1
sel => demux12[14].a1.IN1
sel => demux12[15].a1.IN1
sel => demux12[16].a1.IN1
sel => demux12[17].a1.IN1
sel => demux12[18].a1.IN1
sel => demux12[19].a1.IN1
sel => demux12[20].a1.IN1
sel => demux12[21].a1.IN1
sel => demux12[22].a1.IN1
sel => demux12[23].a1.IN1
sel => demux12[24].a1.IN1
sel => demux12[25].a1.IN1
sel => demux12[26].a1.IN1
sel => demux12[27].a1.IN1
sel => demux12[28].a1.IN1
sel => demux12[29].a1.IN1
sel => demux12[30].a1.IN1
sel => demux12[31].a1.IN1


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|rwDemux:rwdm|demux1_32_1bit:d|demux1_2:d1_1
a[0] <= demux12[0].a1.DB_MAX_OUTPUT_PORT_TYPE
a[1] <= demux12[1].a1.DB_MAX_OUTPUT_PORT_TYPE
a[2] <= demux12[2].a1.DB_MAX_OUTPUT_PORT_TYPE
a[3] <= demux12[3].a1.DB_MAX_OUTPUT_PORT_TYPE
a[4] <= demux12[4].a1.DB_MAX_OUTPUT_PORT_TYPE
a[5] <= demux12[5].a1.DB_MAX_OUTPUT_PORT_TYPE
a[6] <= demux12[6].a1.DB_MAX_OUTPUT_PORT_TYPE
a[7] <= demux12[7].a1.DB_MAX_OUTPUT_PORT_TYPE
a[8] <= demux12[8].a1.DB_MAX_OUTPUT_PORT_TYPE
a[9] <= demux12[9].a1.DB_MAX_OUTPUT_PORT_TYPE
a[10] <= demux12[10].a1.DB_MAX_OUTPUT_PORT_TYPE
a[11] <= demux12[11].a1.DB_MAX_OUTPUT_PORT_TYPE
a[12] <= demux12[12].a1.DB_MAX_OUTPUT_PORT_TYPE
a[13] <= demux12[13].a1.DB_MAX_OUTPUT_PORT_TYPE
a[14] <= demux12[14].a1.DB_MAX_OUTPUT_PORT_TYPE
a[15] <= demux12[15].a1.DB_MAX_OUTPUT_PORT_TYPE
a[16] <= demux12[16].a1.DB_MAX_OUTPUT_PORT_TYPE
a[17] <= demux12[17].a1.DB_MAX_OUTPUT_PORT_TYPE
a[18] <= demux12[18].a1.DB_MAX_OUTPUT_PORT_TYPE
a[19] <= demux12[19].a1.DB_MAX_OUTPUT_PORT_TYPE
a[20] <= demux12[20].a1.DB_MAX_OUTPUT_PORT_TYPE
a[21] <= demux12[21].a1.DB_MAX_OUTPUT_PORT_TYPE
a[22] <= demux12[22].a1.DB_MAX_OUTPUT_PORT_TYPE
a[23] <= demux12[23].a1.DB_MAX_OUTPUT_PORT_TYPE
a[24] <= demux12[24].a1.DB_MAX_OUTPUT_PORT_TYPE
a[25] <= demux12[25].a1.DB_MAX_OUTPUT_PORT_TYPE
a[26] <= demux12[26].a1.DB_MAX_OUTPUT_PORT_TYPE
a[27] <= demux12[27].a1.DB_MAX_OUTPUT_PORT_TYPE
a[28] <= demux12[28].a1.DB_MAX_OUTPUT_PORT_TYPE
a[29] <= demux12[29].a1.DB_MAX_OUTPUT_PORT_TYPE
a[30] <= demux12[30].a1.DB_MAX_OUTPUT_PORT_TYPE
a[31] <= demux12[31].a1.DB_MAX_OUTPUT_PORT_TYPE
b[0] <= demux12[0].a2.DB_MAX_OUTPUT_PORT_TYPE
b[1] <= demux12[1].a2.DB_MAX_OUTPUT_PORT_TYPE
b[2] <= demux12[2].a2.DB_MAX_OUTPUT_PORT_TYPE
b[3] <= demux12[3].a2.DB_MAX_OUTPUT_PORT_TYPE
b[4] <= demux12[4].a2.DB_MAX_OUTPUT_PORT_TYPE
b[5] <= demux12[5].a2.DB_MAX_OUTPUT_PORT_TYPE
b[6] <= demux12[6].a2.DB_MAX_OUTPUT_PORT_TYPE
b[7] <= demux12[7].a2.DB_MAX_OUTPUT_PORT_TYPE
b[8] <= demux12[8].a2.DB_MAX_OUTPUT_PORT_TYPE
b[9] <= demux12[9].a2.DB_MAX_OUTPUT_PORT_TYPE
b[10] <= demux12[10].a2.DB_MAX_OUTPUT_PORT_TYPE
b[11] <= demux12[11].a2.DB_MAX_OUTPUT_PORT_TYPE
b[12] <= demux12[12].a2.DB_MAX_OUTPUT_PORT_TYPE
b[13] <= demux12[13].a2.DB_MAX_OUTPUT_PORT_TYPE
b[14] <= demux12[14].a2.DB_MAX_OUTPUT_PORT_TYPE
b[15] <= demux12[15].a2.DB_MAX_OUTPUT_PORT_TYPE
b[16] <= demux12[16].a2.DB_MAX_OUTPUT_PORT_TYPE
b[17] <= demux12[17].a2.DB_MAX_OUTPUT_PORT_TYPE
b[18] <= demux12[18].a2.DB_MAX_OUTPUT_PORT_TYPE
b[19] <= demux12[19].a2.DB_MAX_OUTPUT_PORT_TYPE
b[20] <= demux12[20].a2.DB_MAX_OUTPUT_PORT_TYPE
b[21] <= demux12[21].a2.DB_MAX_OUTPUT_PORT_TYPE
b[22] <= demux12[22].a2.DB_MAX_OUTPUT_PORT_TYPE
b[23] <= demux12[23].a2.DB_MAX_OUTPUT_PORT_TYPE
b[24] <= demux12[24].a2.DB_MAX_OUTPUT_PORT_TYPE
b[25] <= demux12[25].a2.DB_MAX_OUTPUT_PORT_TYPE
b[26] <= demux12[26].a2.DB_MAX_OUTPUT_PORT_TYPE
b[27] <= demux12[27].a2.DB_MAX_OUTPUT_PORT_TYPE
b[28] <= demux12[28].a2.DB_MAX_OUTPUT_PORT_TYPE
b[29] <= demux12[29].a2.DB_MAX_OUTPUT_PORT_TYPE
b[30] <= demux12[30].a2.DB_MAX_OUTPUT_PORT_TYPE
b[31] <= demux12[31].a2.DB_MAX_OUTPUT_PORT_TYPE
in[0] => demux12[0].a1.IN0
in[0] => demux12[0].a2.IN1
in[1] => demux12[1].a1.IN0
in[1] => demux12[1].a2.IN1
in[2] => demux12[2].a1.IN0
in[2] => demux12[2].a2.IN1
in[3] => demux12[3].a1.IN0
in[3] => demux12[3].a2.IN1
in[4] => demux12[4].a1.IN0
in[4] => demux12[4].a2.IN1
in[5] => demux12[5].a1.IN0
in[5] => demux12[5].a2.IN1
in[6] => demux12[6].a1.IN0
in[6] => demux12[6].a2.IN1
in[7] => demux12[7].a1.IN0
in[7] => demux12[7].a2.IN1
in[8] => demux12[8].a1.IN0
in[8] => demux12[8].a2.IN1
in[9] => demux12[9].a1.IN0
in[9] => demux12[9].a2.IN1
in[10] => demux12[10].a1.IN0
in[10] => demux12[10].a2.IN1
in[11] => demux12[11].a1.IN0
in[11] => demux12[11].a2.IN1
in[12] => demux12[12].a1.IN0
in[12] => demux12[12].a2.IN1
in[13] => demux12[13].a1.IN0
in[13] => demux12[13].a2.IN1
in[14] => demux12[14].a1.IN0
in[14] => demux12[14].a2.IN1
in[15] => demux12[15].a1.IN0
in[15] => demux12[15].a2.IN1
in[16] => demux12[16].a1.IN0
in[16] => demux12[16].a2.IN1
in[17] => demux12[17].a1.IN0
in[17] => demux12[17].a2.IN1
in[18] => demux12[18].a1.IN0
in[18] => demux12[18].a2.IN1
in[19] => demux12[19].a1.IN0
in[19] => demux12[19].a2.IN1
in[20] => demux12[20].a1.IN0
in[20] => demux12[20].a2.IN1
in[21] => demux12[21].a1.IN0
in[21] => demux12[21].a2.IN1
in[22] => demux12[22].a1.IN0
in[22] => demux12[22].a2.IN1
in[23] => demux12[23].a1.IN0
in[23] => demux12[23].a2.IN1
in[24] => demux12[24].a1.IN0
in[24] => demux12[24].a2.IN1
in[25] => demux12[25].a1.IN0
in[25] => demux12[25].a2.IN1
in[26] => demux12[26].a1.IN0
in[26] => demux12[26].a2.IN1
in[27] => demux12[27].a1.IN0
in[27] => demux12[27].a2.IN1
in[28] => demux12[28].a1.IN0
in[28] => demux12[28].a2.IN1
in[29] => demux12[29].a1.IN0
in[29] => demux12[29].a2.IN1
in[30] => demux12[30].a1.IN0
in[30] => demux12[30].a2.IN1
in[31] => demux12[31].a1.IN0
in[31] => demux12[31].a2.IN1
sel => l2.DATAIN
sel => demux12[0].a1.IN1
sel => demux12[1].a1.IN1
sel => demux12[2].a1.IN1
sel => demux12[3].a1.IN1
sel => demux12[4].a1.IN1
sel => demux12[5].a1.IN1
sel => demux12[6].a1.IN1
sel => demux12[7].a1.IN1
sel => demux12[8].a1.IN1
sel => demux12[9].a1.IN1
sel => demux12[10].a1.IN1
sel => demux12[11].a1.IN1
sel => demux12[12].a1.IN1
sel => demux12[13].a1.IN1
sel => demux12[14].a1.IN1
sel => demux12[15].a1.IN1
sel => demux12[16].a1.IN1
sel => demux12[17].a1.IN1
sel => demux12[18].a1.IN1
sel => demux12[19].a1.IN1
sel => demux12[20].a1.IN1
sel => demux12[21].a1.IN1
sel => demux12[22].a1.IN1
sel => demux12[23].a1.IN1
sel => demux12[24].a1.IN1
sel => demux12[25].a1.IN1
sel => demux12[26].a1.IN1
sel => demux12[27].a1.IN1
sel => demux12[28].a1.IN1
sel => demux12[29].a1.IN1
sel => demux12[30].a1.IN1
sel => demux12[31].a1.IN1


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|rwDemux:rwdm|demux1_32_1bit:d|demux1_2:dmLevel2[0].level2
a[0] <= demux12[0].a1.DB_MAX_OUTPUT_PORT_TYPE
a[1] <= demux12[1].a1.DB_MAX_OUTPUT_PORT_TYPE
a[2] <= demux12[2].a1.DB_MAX_OUTPUT_PORT_TYPE
a[3] <= demux12[3].a1.DB_MAX_OUTPUT_PORT_TYPE
a[4] <= demux12[4].a1.DB_MAX_OUTPUT_PORT_TYPE
a[5] <= demux12[5].a1.DB_MAX_OUTPUT_PORT_TYPE
a[6] <= demux12[6].a1.DB_MAX_OUTPUT_PORT_TYPE
a[7] <= demux12[7].a1.DB_MAX_OUTPUT_PORT_TYPE
a[8] <= demux12[8].a1.DB_MAX_OUTPUT_PORT_TYPE
a[9] <= demux12[9].a1.DB_MAX_OUTPUT_PORT_TYPE
a[10] <= demux12[10].a1.DB_MAX_OUTPUT_PORT_TYPE
a[11] <= demux12[11].a1.DB_MAX_OUTPUT_PORT_TYPE
a[12] <= demux12[12].a1.DB_MAX_OUTPUT_PORT_TYPE
a[13] <= demux12[13].a1.DB_MAX_OUTPUT_PORT_TYPE
a[14] <= demux12[14].a1.DB_MAX_OUTPUT_PORT_TYPE
a[15] <= demux12[15].a1.DB_MAX_OUTPUT_PORT_TYPE
a[16] <= demux12[16].a1.DB_MAX_OUTPUT_PORT_TYPE
a[17] <= demux12[17].a1.DB_MAX_OUTPUT_PORT_TYPE
a[18] <= demux12[18].a1.DB_MAX_OUTPUT_PORT_TYPE
a[19] <= demux12[19].a1.DB_MAX_OUTPUT_PORT_TYPE
a[20] <= demux12[20].a1.DB_MAX_OUTPUT_PORT_TYPE
a[21] <= demux12[21].a1.DB_MAX_OUTPUT_PORT_TYPE
a[22] <= demux12[22].a1.DB_MAX_OUTPUT_PORT_TYPE
a[23] <= demux12[23].a1.DB_MAX_OUTPUT_PORT_TYPE
a[24] <= demux12[24].a1.DB_MAX_OUTPUT_PORT_TYPE
a[25] <= demux12[25].a1.DB_MAX_OUTPUT_PORT_TYPE
a[26] <= demux12[26].a1.DB_MAX_OUTPUT_PORT_TYPE
a[27] <= demux12[27].a1.DB_MAX_OUTPUT_PORT_TYPE
a[28] <= demux12[28].a1.DB_MAX_OUTPUT_PORT_TYPE
a[29] <= demux12[29].a1.DB_MAX_OUTPUT_PORT_TYPE
a[30] <= demux12[30].a1.DB_MAX_OUTPUT_PORT_TYPE
a[31] <= demux12[31].a1.DB_MAX_OUTPUT_PORT_TYPE
b[0] <= demux12[0].a2.DB_MAX_OUTPUT_PORT_TYPE
b[1] <= demux12[1].a2.DB_MAX_OUTPUT_PORT_TYPE
b[2] <= demux12[2].a2.DB_MAX_OUTPUT_PORT_TYPE
b[3] <= demux12[3].a2.DB_MAX_OUTPUT_PORT_TYPE
b[4] <= demux12[4].a2.DB_MAX_OUTPUT_PORT_TYPE
b[5] <= demux12[5].a2.DB_MAX_OUTPUT_PORT_TYPE
b[6] <= demux12[6].a2.DB_MAX_OUTPUT_PORT_TYPE
b[7] <= demux12[7].a2.DB_MAX_OUTPUT_PORT_TYPE
b[8] <= demux12[8].a2.DB_MAX_OUTPUT_PORT_TYPE
b[9] <= demux12[9].a2.DB_MAX_OUTPUT_PORT_TYPE
b[10] <= demux12[10].a2.DB_MAX_OUTPUT_PORT_TYPE
b[11] <= demux12[11].a2.DB_MAX_OUTPUT_PORT_TYPE
b[12] <= demux12[12].a2.DB_MAX_OUTPUT_PORT_TYPE
b[13] <= demux12[13].a2.DB_MAX_OUTPUT_PORT_TYPE
b[14] <= demux12[14].a2.DB_MAX_OUTPUT_PORT_TYPE
b[15] <= demux12[15].a2.DB_MAX_OUTPUT_PORT_TYPE
b[16] <= demux12[16].a2.DB_MAX_OUTPUT_PORT_TYPE
b[17] <= demux12[17].a2.DB_MAX_OUTPUT_PORT_TYPE
b[18] <= demux12[18].a2.DB_MAX_OUTPUT_PORT_TYPE
b[19] <= demux12[19].a2.DB_MAX_OUTPUT_PORT_TYPE
b[20] <= demux12[20].a2.DB_MAX_OUTPUT_PORT_TYPE
b[21] <= demux12[21].a2.DB_MAX_OUTPUT_PORT_TYPE
b[22] <= demux12[22].a2.DB_MAX_OUTPUT_PORT_TYPE
b[23] <= demux12[23].a2.DB_MAX_OUTPUT_PORT_TYPE
b[24] <= demux12[24].a2.DB_MAX_OUTPUT_PORT_TYPE
b[25] <= demux12[25].a2.DB_MAX_OUTPUT_PORT_TYPE
b[26] <= demux12[26].a2.DB_MAX_OUTPUT_PORT_TYPE
b[27] <= demux12[27].a2.DB_MAX_OUTPUT_PORT_TYPE
b[28] <= demux12[28].a2.DB_MAX_OUTPUT_PORT_TYPE
b[29] <= demux12[29].a2.DB_MAX_OUTPUT_PORT_TYPE
b[30] <= demux12[30].a2.DB_MAX_OUTPUT_PORT_TYPE
b[31] <= demux12[31].a2.DB_MAX_OUTPUT_PORT_TYPE
in[0] => demux12[0].a1.IN0
in[0] => demux12[0].a2.IN1
in[1] => demux12[1].a1.IN0
in[1] => demux12[1].a2.IN1
in[2] => demux12[2].a1.IN0
in[2] => demux12[2].a2.IN1
in[3] => demux12[3].a1.IN0
in[3] => demux12[3].a2.IN1
in[4] => demux12[4].a1.IN0
in[4] => demux12[4].a2.IN1
in[5] => demux12[5].a1.IN0
in[5] => demux12[5].a2.IN1
in[6] => demux12[6].a1.IN0
in[6] => demux12[6].a2.IN1
in[7] => demux12[7].a1.IN0
in[7] => demux12[7].a2.IN1
in[8] => demux12[8].a1.IN0
in[8] => demux12[8].a2.IN1
in[9] => demux12[9].a1.IN0
in[9] => demux12[9].a2.IN1
in[10] => demux12[10].a1.IN0
in[10] => demux12[10].a2.IN1
in[11] => demux12[11].a1.IN0
in[11] => demux12[11].a2.IN1
in[12] => demux12[12].a1.IN0
in[12] => demux12[12].a2.IN1
in[13] => demux12[13].a1.IN0
in[13] => demux12[13].a2.IN1
in[14] => demux12[14].a1.IN0
in[14] => demux12[14].a2.IN1
in[15] => demux12[15].a1.IN0
in[15] => demux12[15].a2.IN1
in[16] => demux12[16].a1.IN0
in[16] => demux12[16].a2.IN1
in[17] => demux12[17].a1.IN0
in[17] => demux12[17].a2.IN1
in[18] => demux12[18].a1.IN0
in[18] => demux12[18].a2.IN1
in[19] => demux12[19].a1.IN0
in[19] => demux12[19].a2.IN1
in[20] => demux12[20].a1.IN0
in[20] => demux12[20].a2.IN1
in[21] => demux12[21].a1.IN0
in[21] => demux12[21].a2.IN1
in[22] => demux12[22].a1.IN0
in[22] => demux12[22].a2.IN1
in[23] => demux12[23].a1.IN0
in[23] => demux12[23].a2.IN1
in[24] => demux12[24].a1.IN0
in[24] => demux12[24].a2.IN1
in[25] => demux12[25].a1.IN0
in[25] => demux12[25].a2.IN1
in[26] => demux12[26].a1.IN0
in[26] => demux12[26].a2.IN1
in[27] => demux12[27].a1.IN0
in[27] => demux12[27].a2.IN1
in[28] => demux12[28].a1.IN0
in[28] => demux12[28].a2.IN1
in[29] => demux12[29].a1.IN0
in[29] => demux12[29].a2.IN1
in[30] => demux12[30].a1.IN0
in[30] => demux12[30].a2.IN1
in[31] => demux12[31].a1.IN0
in[31] => demux12[31].a2.IN1
sel => l2.DATAIN
sel => demux12[0].a1.IN1
sel => demux12[1].a1.IN1
sel => demux12[2].a1.IN1
sel => demux12[3].a1.IN1
sel => demux12[4].a1.IN1
sel => demux12[5].a1.IN1
sel => demux12[6].a1.IN1
sel => demux12[7].a1.IN1
sel => demux12[8].a1.IN1
sel => demux12[9].a1.IN1
sel => demux12[10].a1.IN1
sel => demux12[11].a1.IN1
sel => demux12[12].a1.IN1
sel => demux12[13].a1.IN1
sel => demux12[14].a1.IN1
sel => demux12[15].a1.IN1
sel => demux12[16].a1.IN1
sel => demux12[17].a1.IN1
sel => demux12[18].a1.IN1
sel => demux12[19].a1.IN1
sel => demux12[20].a1.IN1
sel => demux12[21].a1.IN1
sel => demux12[22].a1.IN1
sel => demux12[23].a1.IN1
sel => demux12[24].a1.IN1
sel => demux12[25].a1.IN1
sel => demux12[26].a1.IN1
sel => demux12[27].a1.IN1
sel => demux12[28].a1.IN1
sel => demux12[29].a1.IN1
sel => demux12[30].a1.IN1
sel => demux12[31].a1.IN1


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|rwDemux:rwdm|demux1_32_1bit:d|demux1_2:dmLevel2[1].level2
a[0] <= demux12[0].a1.DB_MAX_OUTPUT_PORT_TYPE
a[1] <= demux12[1].a1.DB_MAX_OUTPUT_PORT_TYPE
a[2] <= demux12[2].a1.DB_MAX_OUTPUT_PORT_TYPE
a[3] <= demux12[3].a1.DB_MAX_OUTPUT_PORT_TYPE
a[4] <= demux12[4].a1.DB_MAX_OUTPUT_PORT_TYPE
a[5] <= demux12[5].a1.DB_MAX_OUTPUT_PORT_TYPE
a[6] <= demux12[6].a1.DB_MAX_OUTPUT_PORT_TYPE
a[7] <= demux12[7].a1.DB_MAX_OUTPUT_PORT_TYPE
a[8] <= demux12[8].a1.DB_MAX_OUTPUT_PORT_TYPE
a[9] <= demux12[9].a1.DB_MAX_OUTPUT_PORT_TYPE
a[10] <= demux12[10].a1.DB_MAX_OUTPUT_PORT_TYPE
a[11] <= demux12[11].a1.DB_MAX_OUTPUT_PORT_TYPE
a[12] <= demux12[12].a1.DB_MAX_OUTPUT_PORT_TYPE
a[13] <= demux12[13].a1.DB_MAX_OUTPUT_PORT_TYPE
a[14] <= demux12[14].a1.DB_MAX_OUTPUT_PORT_TYPE
a[15] <= demux12[15].a1.DB_MAX_OUTPUT_PORT_TYPE
a[16] <= demux12[16].a1.DB_MAX_OUTPUT_PORT_TYPE
a[17] <= demux12[17].a1.DB_MAX_OUTPUT_PORT_TYPE
a[18] <= demux12[18].a1.DB_MAX_OUTPUT_PORT_TYPE
a[19] <= demux12[19].a1.DB_MAX_OUTPUT_PORT_TYPE
a[20] <= demux12[20].a1.DB_MAX_OUTPUT_PORT_TYPE
a[21] <= demux12[21].a1.DB_MAX_OUTPUT_PORT_TYPE
a[22] <= demux12[22].a1.DB_MAX_OUTPUT_PORT_TYPE
a[23] <= demux12[23].a1.DB_MAX_OUTPUT_PORT_TYPE
a[24] <= demux12[24].a1.DB_MAX_OUTPUT_PORT_TYPE
a[25] <= demux12[25].a1.DB_MAX_OUTPUT_PORT_TYPE
a[26] <= demux12[26].a1.DB_MAX_OUTPUT_PORT_TYPE
a[27] <= demux12[27].a1.DB_MAX_OUTPUT_PORT_TYPE
a[28] <= demux12[28].a1.DB_MAX_OUTPUT_PORT_TYPE
a[29] <= demux12[29].a1.DB_MAX_OUTPUT_PORT_TYPE
a[30] <= demux12[30].a1.DB_MAX_OUTPUT_PORT_TYPE
a[31] <= demux12[31].a1.DB_MAX_OUTPUT_PORT_TYPE
b[0] <= demux12[0].a2.DB_MAX_OUTPUT_PORT_TYPE
b[1] <= demux12[1].a2.DB_MAX_OUTPUT_PORT_TYPE
b[2] <= demux12[2].a2.DB_MAX_OUTPUT_PORT_TYPE
b[3] <= demux12[3].a2.DB_MAX_OUTPUT_PORT_TYPE
b[4] <= demux12[4].a2.DB_MAX_OUTPUT_PORT_TYPE
b[5] <= demux12[5].a2.DB_MAX_OUTPUT_PORT_TYPE
b[6] <= demux12[6].a2.DB_MAX_OUTPUT_PORT_TYPE
b[7] <= demux12[7].a2.DB_MAX_OUTPUT_PORT_TYPE
b[8] <= demux12[8].a2.DB_MAX_OUTPUT_PORT_TYPE
b[9] <= demux12[9].a2.DB_MAX_OUTPUT_PORT_TYPE
b[10] <= demux12[10].a2.DB_MAX_OUTPUT_PORT_TYPE
b[11] <= demux12[11].a2.DB_MAX_OUTPUT_PORT_TYPE
b[12] <= demux12[12].a2.DB_MAX_OUTPUT_PORT_TYPE
b[13] <= demux12[13].a2.DB_MAX_OUTPUT_PORT_TYPE
b[14] <= demux12[14].a2.DB_MAX_OUTPUT_PORT_TYPE
b[15] <= demux12[15].a2.DB_MAX_OUTPUT_PORT_TYPE
b[16] <= demux12[16].a2.DB_MAX_OUTPUT_PORT_TYPE
b[17] <= demux12[17].a2.DB_MAX_OUTPUT_PORT_TYPE
b[18] <= demux12[18].a2.DB_MAX_OUTPUT_PORT_TYPE
b[19] <= demux12[19].a2.DB_MAX_OUTPUT_PORT_TYPE
b[20] <= demux12[20].a2.DB_MAX_OUTPUT_PORT_TYPE
b[21] <= demux12[21].a2.DB_MAX_OUTPUT_PORT_TYPE
b[22] <= demux12[22].a2.DB_MAX_OUTPUT_PORT_TYPE
b[23] <= demux12[23].a2.DB_MAX_OUTPUT_PORT_TYPE
b[24] <= demux12[24].a2.DB_MAX_OUTPUT_PORT_TYPE
b[25] <= demux12[25].a2.DB_MAX_OUTPUT_PORT_TYPE
b[26] <= demux12[26].a2.DB_MAX_OUTPUT_PORT_TYPE
b[27] <= demux12[27].a2.DB_MAX_OUTPUT_PORT_TYPE
b[28] <= demux12[28].a2.DB_MAX_OUTPUT_PORT_TYPE
b[29] <= demux12[29].a2.DB_MAX_OUTPUT_PORT_TYPE
b[30] <= demux12[30].a2.DB_MAX_OUTPUT_PORT_TYPE
b[31] <= demux12[31].a2.DB_MAX_OUTPUT_PORT_TYPE
in[0] => demux12[0].a1.IN0
in[0] => demux12[0].a2.IN1
in[1] => demux12[1].a1.IN0
in[1] => demux12[1].a2.IN1
in[2] => demux12[2].a1.IN0
in[2] => demux12[2].a2.IN1
in[3] => demux12[3].a1.IN0
in[3] => demux12[3].a2.IN1
in[4] => demux12[4].a1.IN0
in[4] => demux12[4].a2.IN1
in[5] => demux12[5].a1.IN0
in[5] => demux12[5].a2.IN1
in[6] => demux12[6].a1.IN0
in[6] => demux12[6].a2.IN1
in[7] => demux12[7].a1.IN0
in[7] => demux12[7].a2.IN1
in[8] => demux12[8].a1.IN0
in[8] => demux12[8].a2.IN1
in[9] => demux12[9].a1.IN0
in[9] => demux12[9].a2.IN1
in[10] => demux12[10].a1.IN0
in[10] => demux12[10].a2.IN1
in[11] => demux12[11].a1.IN0
in[11] => demux12[11].a2.IN1
in[12] => demux12[12].a1.IN0
in[12] => demux12[12].a2.IN1
in[13] => demux12[13].a1.IN0
in[13] => demux12[13].a2.IN1
in[14] => demux12[14].a1.IN0
in[14] => demux12[14].a2.IN1
in[15] => demux12[15].a1.IN0
in[15] => demux12[15].a2.IN1
in[16] => demux12[16].a1.IN0
in[16] => demux12[16].a2.IN1
in[17] => demux12[17].a1.IN0
in[17] => demux12[17].a2.IN1
in[18] => demux12[18].a1.IN0
in[18] => demux12[18].a2.IN1
in[19] => demux12[19].a1.IN0
in[19] => demux12[19].a2.IN1
in[20] => demux12[20].a1.IN0
in[20] => demux12[20].a2.IN1
in[21] => demux12[21].a1.IN0
in[21] => demux12[21].a2.IN1
in[22] => demux12[22].a1.IN0
in[22] => demux12[22].a2.IN1
in[23] => demux12[23].a1.IN0
in[23] => demux12[23].a2.IN1
in[24] => demux12[24].a1.IN0
in[24] => demux12[24].a2.IN1
in[25] => demux12[25].a1.IN0
in[25] => demux12[25].a2.IN1
in[26] => demux12[26].a1.IN0
in[26] => demux12[26].a2.IN1
in[27] => demux12[27].a1.IN0
in[27] => demux12[27].a2.IN1
in[28] => demux12[28].a1.IN0
in[28] => demux12[28].a2.IN1
in[29] => demux12[29].a1.IN0
in[29] => demux12[29].a2.IN1
in[30] => demux12[30].a1.IN0
in[30] => demux12[30].a2.IN1
in[31] => demux12[31].a1.IN0
in[31] => demux12[31].a2.IN1
sel => l2.DATAIN
sel => demux12[0].a1.IN1
sel => demux12[1].a1.IN1
sel => demux12[2].a1.IN1
sel => demux12[3].a1.IN1
sel => demux12[4].a1.IN1
sel => demux12[5].a1.IN1
sel => demux12[6].a1.IN1
sel => demux12[7].a1.IN1
sel => demux12[8].a1.IN1
sel => demux12[9].a1.IN1
sel => demux12[10].a1.IN1
sel => demux12[11].a1.IN1
sel => demux12[12].a1.IN1
sel => demux12[13].a1.IN1
sel => demux12[14].a1.IN1
sel => demux12[15].a1.IN1
sel => demux12[16].a1.IN1
sel => demux12[17].a1.IN1
sel => demux12[18].a1.IN1
sel => demux12[19].a1.IN1
sel => demux12[20].a1.IN1
sel => demux12[21].a1.IN1
sel => demux12[22].a1.IN1
sel => demux12[23].a1.IN1
sel => demux12[24].a1.IN1
sel => demux12[25].a1.IN1
sel => demux12[26].a1.IN1
sel => demux12[27].a1.IN1
sel => demux12[28].a1.IN1
sel => demux12[29].a1.IN1
sel => demux12[30].a1.IN1
sel => demux12[31].a1.IN1


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|rwDemux:rwdm|demux1_32_1bit:d|demux1_2:dmLevel2[2].level2
a[0] <= demux12[0].a1.DB_MAX_OUTPUT_PORT_TYPE
a[1] <= demux12[1].a1.DB_MAX_OUTPUT_PORT_TYPE
a[2] <= demux12[2].a1.DB_MAX_OUTPUT_PORT_TYPE
a[3] <= demux12[3].a1.DB_MAX_OUTPUT_PORT_TYPE
a[4] <= demux12[4].a1.DB_MAX_OUTPUT_PORT_TYPE
a[5] <= demux12[5].a1.DB_MAX_OUTPUT_PORT_TYPE
a[6] <= demux12[6].a1.DB_MAX_OUTPUT_PORT_TYPE
a[7] <= demux12[7].a1.DB_MAX_OUTPUT_PORT_TYPE
a[8] <= demux12[8].a1.DB_MAX_OUTPUT_PORT_TYPE
a[9] <= demux12[9].a1.DB_MAX_OUTPUT_PORT_TYPE
a[10] <= demux12[10].a1.DB_MAX_OUTPUT_PORT_TYPE
a[11] <= demux12[11].a1.DB_MAX_OUTPUT_PORT_TYPE
a[12] <= demux12[12].a1.DB_MAX_OUTPUT_PORT_TYPE
a[13] <= demux12[13].a1.DB_MAX_OUTPUT_PORT_TYPE
a[14] <= demux12[14].a1.DB_MAX_OUTPUT_PORT_TYPE
a[15] <= demux12[15].a1.DB_MAX_OUTPUT_PORT_TYPE
a[16] <= demux12[16].a1.DB_MAX_OUTPUT_PORT_TYPE
a[17] <= demux12[17].a1.DB_MAX_OUTPUT_PORT_TYPE
a[18] <= demux12[18].a1.DB_MAX_OUTPUT_PORT_TYPE
a[19] <= demux12[19].a1.DB_MAX_OUTPUT_PORT_TYPE
a[20] <= demux12[20].a1.DB_MAX_OUTPUT_PORT_TYPE
a[21] <= demux12[21].a1.DB_MAX_OUTPUT_PORT_TYPE
a[22] <= demux12[22].a1.DB_MAX_OUTPUT_PORT_TYPE
a[23] <= demux12[23].a1.DB_MAX_OUTPUT_PORT_TYPE
a[24] <= demux12[24].a1.DB_MAX_OUTPUT_PORT_TYPE
a[25] <= demux12[25].a1.DB_MAX_OUTPUT_PORT_TYPE
a[26] <= demux12[26].a1.DB_MAX_OUTPUT_PORT_TYPE
a[27] <= demux12[27].a1.DB_MAX_OUTPUT_PORT_TYPE
a[28] <= demux12[28].a1.DB_MAX_OUTPUT_PORT_TYPE
a[29] <= demux12[29].a1.DB_MAX_OUTPUT_PORT_TYPE
a[30] <= demux12[30].a1.DB_MAX_OUTPUT_PORT_TYPE
a[31] <= demux12[31].a1.DB_MAX_OUTPUT_PORT_TYPE
b[0] <= demux12[0].a2.DB_MAX_OUTPUT_PORT_TYPE
b[1] <= demux12[1].a2.DB_MAX_OUTPUT_PORT_TYPE
b[2] <= demux12[2].a2.DB_MAX_OUTPUT_PORT_TYPE
b[3] <= demux12[3].a2.DB_MAX_OUTPUT_PORT_TYPE
b[4] <= demux12[4].a2.DB_MAX_OUTPUT_PORT_TYPE
b[5] <= demux12[5].a2.DB_MAX_OUTPUT_PORT_TYPE
b[6] <= demux12[6].a2.DB_MAX_OUTPUT_PORT_TYPE
b[7] <= demux12[7].a2.DB_MAX_OUTPUT_PORT_TYPE
b[8] <= demux12[8].a2.DB_MAX_OUTPUT_PORT_TYPE
b[9] <= demux12[9].a2.DB_MAX_OUTPUT_PORT_TYPE
b[10] <= demux12[10].a2.DB_MAX_OUTPUT_PORT_TYPE
b[11] <= demux12[11].a2.DB_MAX_OUTPUT_PORT_TYPE
b[12] <= demux12[12].a2.DB_MAX_OUTPUT_PORT_TYPE
b[13] <= demux12[13].a2.DB_MAX_OUTPUT_PORT_TYPE
b[14] <= demux12[14].a2.DB_MAX_OUTPUT_PORT_TYPE
b[15] <= demux12[15].a2.DB_MAX_OUTPUT_PORT_TYPE
b[16] <= demux12[16].a2.DB_MAX_OUTPUT_PORT_TYPE
b[17] <= demux12[17].a2.DB_MAX_OUTPUT_PORT_TYPE
b[18] <= demux12[18].a2.DB_MAX_OUTPUT_PORT_TYPE
b[19] <= demux12[19].a2.DB_MAX_OUTPUT_PORT_TYPE
b[20] <= demux12[20].a2.DB_MAX_OUTPUT_PORT_TYPE
b[21] <= demux12[21].a2.DB_MAX_OUTPUT_PORT_TYPE
b[22] <= demux12[22].a2.DB_MAX_OUTPUT_PORT_TYPE
b[23] <= demux12[23].a2.DB_MAX_OUTPUT_PORT_TYPE
b[24] <= demux12[24].a2.DB_MAX_OUTPUT_PORT_TYPE
b[25] <= demux12[25].a2.DB_MAX_OUTPUT_PORT_TYPE
b[26] <= demux12[26].a2.DB_MAX_OUTPUT_PORT_TYPE
b[27] <= demux12[27].a2.DB_MAX_OUTPUT_PORT_TYPE
b[28] <= demux12[28].a2.DB_MAX_OUTPUT_PORT_TYPE
b[29] <= demux12[29].a2.DB_MAX_OUTPUT_PORT_TYPE
b[30] <= demux12[30].a2.DB_MAX_OUTPUT_PORT_TYPE
b[31] <= demux12[31].a2.DB_MAX_OUTPUT_PORT_TYPE
in[0] => demux12[0].a1.IN0
in[0] => demux12[0].a2.IN1
in[1] => demux12[1].a1.IN0
in[1] => demux12[1].a2.IN1
in[2] => demux12[2].a1.IN0
in[2] => demux12[2].a2.IN1
in[3] => demux12[3].a1.IN0
in[3] => demux12[3].a2.IN1
in[4] => demux12[4].a1.IN0
in[4] => demux12[4].a2.IN1
in[5] => demux12[5].a1.IN0
in[5] => demux12[5].a2.IN1
in[6] => demux12[6].a1.IN0
in[6] => demux12[6].a2.IN1
in[7] => demux12[7].a1.IN0
in[7] => demux12[7].a2.IN1
in[8] => demux12[8].a1.IN0
in[8] => demux12[8].a2.IN1
in[9] => demux12[9].a1.IN0
in[9] => demux12[9].a2.IN1
in[10] => demux12[10].a1.IN0
in[10] => demux12[10].a2.IN1
in[11] => demux12[11].a1.IN0
in[11] => demux12[11].a2.IN1
in[12] => demux12[12].a1.IN0
in[12] => demux12[12].a2.IN1
in[13] => demux12[13].a1.IN0
in[13] => demux12[13].a2.IN1
in[14] => demux12[14].a1.IN0
in[14] => demux12[14].a2.IN1
in[15] => demux12[15].a1.IN0
in[15] => demux12[15].a2.IN1
in[16] => demux12[16].a1.IN0
in[16] => demux12[16].a2.IN1
in[17] => demux12[17].a1.IN0
in[17] => demux12[17].a2.IN1
in[18] => demux12[18].a1.IN0
in[18] => demux12[18].a2.IN1
in[19] => demux12[19].a1.IN0
in[19] => demux12[19].a2.IN1
in[20] => demux12[20].a1.IN0
in[20] => demux12[20].a2.IN1
in[21] => demux12[21].a1.IN0
in[21] => demux12[21].a2.IN1
in[22] => demux12[22].a1.IN0
in[22] => demux12[22].a2.IN1
in[23] => demux12[23].a1.IN0
in[23] => demux12[23].a2.IN1
in[24] => demux12[24].a1.IN0
in[24] => demux12[24].a2.IN1
in[25] => demux12[25].a1.IN0
in[25] => demux12[25].a2.IN1
in[26] => demux12[26].a1.IN0
in[26] => demux12[26].a2.IN1
in[27] => demux12[27].a1.IN0
in[27] => demux12[27].a2.IN1
in[28] => demux12[28].a1.IN0
in[28] => demux12[28].a2.IN1
in[29] => demux12[29].a1.IN0
in[29] => demux12[29].a2.IN1
in[30] => demux12[30].a1.IN0
in[30] => demux12[30].a2.IN1
in[31] => demux12[31].a1.IN0
in[31] => demux12[31].a2.IN1
sel => l2.DATAIN
sel => demux12[0].a1.IN1
sel => demux12[1].a1.IN1
sel => demux12[2].a1.IN1
sel => demux12[3].a1.IN1
sel => demux12[4].a1.IN1
sel => demux12[5].a1.IN1
sel => demux12[6].a1.IN1
sel => demux12[7].a1.IN1
sel => demux12[8].a1.IN1
sel => demux12[9].a1.IN1
sel => demux12[10].a1.IN1
sel => demux12[11].a1.IN1
sel => demux12[12].a1.IN1
sel => demux12[13].a1.IN1
sel => demux12[14].a1.IN1
sel => demux12[15].a1.IN1
sel => demux12[16].a1.IN1
sel => demux12[17].a1.IN1
sel => demux12[18].a1.IN1
sel => demux12[19].a1.IN1
sel => demux12[20].a1.IN1
sel => demux12[21].a1.IN1
sel => demux12[22].a1.IN1
sel => demux12[23].a1.IN1
sel => demux12[24].a1.IN1
sel => demux12[25].a1.IN1
sel => demux12[26].a1.IN1
sel => demux12[27].a1.IN1
sel => demux12[28].a1.IN1
sel => demux12[29].a1.IN1
sel => demux12[30].a1.IN1
sel => demux12[31].a1.IN1


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|rwDemux:rwdm|demux1_32_1bit:d|demux1_2:dmLevel2[3].level2
a[0] <= demux12[0].a1.DB_MAX_OUTPUT_PORT_TYPE
a[1] <= demux12[1].a1.DB_MAX_OUTPUT_PORT_TYPE
a[2] <= demux12[2].a1.DB_MAX_OUTPUT_PORT_TYPE
a[3] <= demux12[3].a1.DB_MAX_OUTPUT_PORT_TYPE
a[4] <= demux12[4].a1.DB_MAX_OUTPUT_PORT_TYPE
a[5] <= demux12[5].a1.DB_MAX_OUTPUT_PORT_TYPE
a[6] <= demux12[6].a1.DB_MAX_OUTPUT_PORT_TYPE
a[7] <= demux12[7].a1.DB_MAX_OUTPUT_PORT_TYPE
a[8] <= demux12[8].a1.DB_MAX_OUTPUT_PORT_TYPE
a[9] <= demux12[9].a1.DB_MAX_OUTPUT_PORT_TYPE
a[10] <= demux12[10].a1.DB_MAX_OUTPUT_PORT_TYPE
a[11] <= demux12[11].a1.DB_MAX_OUTPUT_PORT_TYPE
a[12] <= demux12[12].a1.DB_MAX_OUTPUT_PORT_TYPE
a[13] <= demux12[13].a1.DB_MAX_OUTPUT_PORT_TYPE
a[14] <= demux12[14].a1.DB_MAX_OUTPUT_PORT_TYPE
a[15] <= demux12[15].a1.DB_MAX_OUTPUT_PORT_TYPE
a[16] <= demux12[16].a1.DB_MAX_OUTPUT_PORT_TYPE
a[17] <= demux12[17].a1.DB_MAX_OUTPUT_PORT_TYPE
a[18] <= demux12[18].a1.DB_MAX_OUTPUT_PORT_TYPE
a[19] <= demux12[19].a1.DB_MAX_OUTPUT_PORT_TYPE
a[20] <= demux12[20].a1.DB_MAX_OUTPUT_PORT_TYPE
a[21] <= demux12[21].a1.DB_MAX_OUTPUT_PORT_TYPE
a[22] <= demux12[22].a1.DB_MAX_OUTPUT_PORT_TYPE
a[23] <= demux12[23].a1.DB_MAX_OUTPUT_PORT_TYPE
a[24] <= demux12[24].a1.DB_MAX_OUTPUT_PORT_TYPE
a[25] <= demux12[25].a1.DB_MAX_OUTPUT_PORT_TYPE
a[26] <= demux12[26].a1.DB_MAX_OUTPUT_PORT_TYPE
a[27] <= demux12[27].a1.DB_MAX_OUTPUT_PORT_TYPE
a[28] <= demux12[28].a1.DB_MAX_OUTPUT_PORT_TYPE
a[29] <= demux12[29].a1.DB_MAX_OUTPUT_PORT_TYPE
a[30] <= demux12[30].a1.DB_MAX_OUTPUT_PORT_TYPE
a[31] <= demux12[31].a1.DB_MAX_OUTPUT_PORT_TYPE
b[0] <= demux12[0].a2.DB_MAX_OUTPUT_PORT_TYPE
b[1] <= demux12[1].a2.DB_MAX_OUTPUT_PORT_TYPE
b[2] <= demux12[2].a2.DB_MAX_OUTPUT_PORT_TYPE
b[3] <= demux12[3].a2.DB_MAX_OUTPUT_PORT_TYPE
b[4] <= demux12[4].a2.DB_MAX_OUTPUT_PORT_TYPE
b[5] <= demux12[5].a2.DB_MAX_OUTPUT_PORT_TYPE
b[6] <= demux12[6].a2.DB_MAX_OUTPUT_PORT_TYPE
b[7] <= demux12[7].a2.DB_MAX_OUTPUT_PORT_TYPE
b[8] <= demux12[8].a2.DB_MAX_OUTPUT_PORT_TYPE
b[9] <= demux12[9].a2.DB_MAX_OUTPUT_PORT_TYPE
b[10] <= demux12[10].a2.DB_MAX_OUTPUT_PORT_TYPE
b[11] <= demux12[11].a2.DB_MAX_OUTPUT_PORT_TYPE
b[12] <= demux12[12].a2.DB_MAX_OUTPUT_PORT_TYPE
b[13] <= demux12[13].a2.DB_MAX_OUTPUT_PORT_TYPE
b[14] <= demux12[14].a2.DB_MAX_OUTPUT_PORT_TYPE
b[15] <= demux12[15].a2.DB_MAX_OUTPUT_PORT_TYPE
b[16] <= demux12[16].a2.DB_MAX_OUTPUT_PORT_TYPE
b[17] <= demux12[17].a2.DB_MAX_OUTPUT_PORT_TYPE
b[18] <= demux12[18].a2.DB_MAX_OUTPUT_PORT_TYPE
b[19] <= demux12[19].a2.DB_MAX_OUTPUT_PORT_TYPE
b[20] <= demux12[20].a2.DB_MAX_OUTPUT_PORT_TYPE
b[21] <= demux12[21].a2.DB_MAX_OUTPUT_PORT_TYPE
b[22] <= demux12[22].a2.DB_MAX_OUTPUT_PORT_TYPE
b[23] <= demux12[23].a2.DB_MAX_OUTPUT_PORT_TYPE
b[24] <= demux12[24].a2.DB_MAX_OUTPUT_PORT_TYPE
b[25] <= demux12[25].a2.DB_MAX_OUTPUT_PORT_TYPE
b[26] <= demux12[26].a2.DB_MAX_OUTPUT_PORT_TYPE
b[27] <= demux12[27].a2.DB_MAX_OUTPUT_PORT_TYPE
b[28] <= demux12[28].a2.DB_MAX_OUTPUT_PORT_TYPE
b[29] <= demux12[29].a2.DB_MAX_OUTPUT_PORT_TYPE
b[30] <= demux12[30].a2.DB_MAX_OUTPUT_PORT_TYPE
b[31] <= demux12[31].a2.DB_MAX_OUTPUT_PORT_TYPE
in[0] => demux12[0].a1.IN0
in[0] => demux12[0].a2.IN1
in[1] => demux12[1].a1.IN0
in[1] => demux12[1].a2.IN1
in[2] => demux12[2].a1.IN0
in[2] => demux12[2].a2.IN1
in[3] => demux12[3].a1.IN0
in[3] => demux12[3].a2.IN1
in[4] => demux12[4].a1.IN0
in[4] => demux12[4].a2.IN1
in[5] => demux12[5].a1.IN0
in[5] => demux12[5].a2.IN1
in[6] => demux12[6].a1.IN0
in[6] => demux12[6].a2.IN1
in[7] => demux12[7].a1.IN0
in[7] => demux12[7].a2.IN1
in[8] => demux12[8].a1.IN0
in[8] => demux12[8].a2.IN1
in[9] => demux12[9].a1.IN0
in[9] => demux12[9].a2.IN1
in[10] => demux12[10].a1.IN0
in[10] => demux12[10].a2.IN1
in[11] => demux12[11].a1.IN0
in[11] => demux12[11].a2.IN1
in[12] => demux12[12].a1.IN0
in[12] => demux12[12].a2.IN1
in[13] => demux12[13].a1.IN0
in[13] => demux12[13].a2.IN1
in[14] => demux12[14].a1.IN0
in[14] => demux12[14].a2.IN1
in[15] => demux12[15].a1.IN0
in[15] => demux12[15].a2.IN1
in[16] => demux12[16].a1.IN0
in[16] => demux12[16].a2.IN1
in[17] => demux12[17].a1.IN0
in[17] => demux12[17].a2.IN1
in[18] => demux12[18].a1.IN0
in[18] => demux12[18].a2.IN1
in[19] => demux12[19].a1.IN0
in[19] => demux12[19].a2.IN1
in[20] => demux12[20].a1.IN0
in[20] => demux12[20].a2.IN1
in[21] => demux12[21].a1.IN0
in[21] => demux12[21].a2.IN1
in[22] => demux12[22].a1.IN0
in[22] => demux12[22].a2.IN1
in[23] => demux12[23].a1.IN0
in[23] => demux12[23].a2.IN1
in[24] => demux12[24].a1.IN0
in[24] => demux12[24].a2.IN1
in[25] => demux12[25].a1.IN0
in[25] => demux12[25].a2.IN1
in[26] => demux12[26].a1.IN0
in[26] => demux12[26].a2.IN1
in[27] => demux12[27].a1.IN0
in[27] => demux12[27].a2.IN1
in[28] => demux12[28].a1.IN0
in[28] => demux12[28].a2.IN1
in[29] => demux12[29].a1.IN0
in[29] => demux12[29].a2.IN1
in[30] => demux12[30].a1.IN0
in[30] => demux12[30].a2.IN1
in[31] => demux12[31].a1.IN0
in[31] => demux12[31].a2.IN1
sel => l2.DATAIN
sel => demux12[0].a1.IN1
sel => demux12[1].a1.IN1
sel => demux12[2].a1.IN1
sel => demux12[3].a1.IN1
sel => demux12[4].a1.IN1
sel => demux12[5].a1.IN1
sel => demux12[6].a1.IN1
sel => demux12[7].a1.IN1
sel => demux12[8].a1.IN1
sel => demux12[9].a1.IN1
sel => demux12[10].a1.IN1
sel => demux12[11].a1.IN1
sel => demux12[12].a1.IN1
sel => demux12[13].a1.IN1
sel => demux12[14].a1.IN1
sel => demux12[15].a1.IN1
sel => demux12[16].a1.IN1
sel => demux12[17].a1.IN1
sel => demux12[18].a1.IN1
sel => demux12[19].a1.IN1
sel => demux12[20].a1.IN1
sel => demux12[21].a1.IN1
sel => demux12[22].a1.IN1
sel => demux12[23].a1.IN1
sel => demux12[24].a1.IN1
sel => demux12[25].a1.IN1
sel => demux12[26].a1.IN1
sel => demux12[27].a1.IN1
sel => demux12[28].a1.IN1
sel => demux12[29].a1.IN1
sel => demux12[30].a1.IN1
sel => demux12[31].a1.IN1


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|rwDemux:rwdm|demux1_32_1bit:d|demux1_2:dmLevel3[0].level3
a[0] <= demux12[0].a1.DB_MAX_OUTPUT_PORT_TYPE
a[1] <= demux12[1].a1.DB_MAX_OUTPUT_PORT_TYPE
a[2] <= demux12[2].a1.DB_MAX_OUTPUT_PORT_TYPE
a[3] <= demux12[3].a1.DB_MAX_OUTPUT_PORT_TYPE
a[4] <= demux12[4].a1.DB_MAX_OUTPUT_PORT_TYPE
a[5] <= demux12[5].a1.DB_MAX_OUTPUT_PORT_TYPE
a[6] <= demux12[6].a1.DB_MAX_OUTPUT_PORT_TYPE
a[7] <= demux12[7].a1.DB_MAX_OUTPUT_PORT_TYPE
a[8] <= demux12[8].a1.DB_MAX_OUTPUT_PORT_TYPE
a[9] <= demux12[9].a1.DB_MAX_OUTPUT_PORT_TYPE
a[10] <= demux12[10].a1.DB_MAX_OUTPUT_PORT_TYPE
a[11] <= demux12[11].a1.DB_MAX_OUTPUT_PORT_TYPE
a[12] <= demux12[12].a1.DB_MAX_OUTPUT_PORT_TYPE
a[13] <= demux12[13].a1.DB_MAX_OUTPUT_PORT_TYPE
a[14] <= demux12[14].a1.DB_MAX_OUTPUT_PORT_TYPE
a[15] <= demux12[15].a1.DB_MAX_OUTPUT_PORT_TYPE
a[16] <= demux12[16].a1.DB_MAX_OUTPUT_PORT_TYPE
a[17] <= demux12[17].a1.DB_MAX_OUTPUT_PORT_TYPE
a[18] <= demux12[18].a1.DB_MAX_OUTPUT_PORT_TYPE
a[19] <= demux12[19].a1.DB_MAX_OUTPUT_PORT_TYPE
a[20] <= demux12[20].a1.DB_MAX_OUTPUT_PORT_TYPE
a[21] <= demux12[21].a1.DB_MAX_OUTPUT_PORT_TYPE
a[22] <= demux12[22].a1.DB_MAX_OUTPUT_PORT_TYPE
a[23] <= demux12[23].a1.DB_MAX_OUTPUT_PORT_TYPE
a[24] <= demux12[24].a1.DB_MAX_OUTPUT_PORT_TYPE
a[25] <= demux12[25].a1.DB_MAX_OUTPUT_PORT_TYPE
a[26] <= demux12[26].a1.DB_MAX_OUTPUT_PORT_TYPE
a[27] <= demux12[27].a1.DB_MAX_OUTPUT_PORT_TYPE
a[28] <= demux12[28].a1.DB_MAX_OUTPUT_PORT_TYPE
a[29] <= demux12[29].a1.DB_MAX_OUTPUT_PORT_TYPE
a[30] <= demux12[30].a1.DB_MAX_OUTPUT_PORT_TYPE
a[31] <= demux12[31].a1.DB_MAX_OUTPUT_PORT_TYPE
b[0] <= demux12[0].a2.DB_MAX_OUTPUT_PORT_TYPE
b[1] <= demux12[1].a2.DB_MAX_OUTPUT_PORT_TYPE
b[2] <= demux12[2].a2.DB_MAX_OUTPUT_PORT_TYPE
b[3] <= demux12[3].a2.DB_MAX_OUTPUT_PORT_TYPE
b[4] <= demux12[4].a2.DB_MAX_OUTPUT_PORT_TYPE
b[5] <= demux12[5].a2.DB_MAX_OUTPUT_PORT_TYPE
b[6] <= demux12[6].a2.DB_MAX_OUTPUT_PORT_TYPE
b[7] <= demux12[7].a2.DB_MAX_OUTPUT_PORT_TYPE
b[8] <= demux12[8].a2.DB_MAX_OUTPUT_PORT_TYPE
b[9] <= demux12[9].a2.DB_MAX_OUTPUT_PORT_TYPE
b[10] <= demux12[10].a2.DB_MAX_OUTPUT_PORT_TYPE
b[11] <= demux12[11].a2.DB_MAX_OUTPUT_PORT_TYPE
b[12] <= demux12[12].a2.DB_MAX_OUTPUT_PORT_TYPE
b[13] <= demux12[13].a2.DB_MAX_OUTPUT_PORT_TYPE
b[14] <= demux12[14].a2.DB_MAX_OUTPUT_PORT_TYPE
b[15] <= demux12[15].a2.DB_MAX_OUTPUT_PORT_TYPE
b[16] <= demux12[16].a2.DB_MAX_OUTPUT_PORT_TYPE
b[17] <= demux12[17].a2.DB_MAX_OUTPUT_PORT_TYPE
b[18] <= demux12[18].a2.DB_MAX_OUTPUT_PORT_TYPE
b[19] <= demux12[19].a2.DB_MAX_OUTPUT_PORT_TYPE
b[20] <= demux12[20].a2.DB_MAX_OUTPUT_PORT_TYPE
b[21] <= demux12[21].a2.DB_MAX_OUTPUT_PORT_TYPE
b[22] <= demux12[22].a2.DB_MAX_OUTPUT_PORT_TYPE
b[23] <= demux12[23].a2.DB_MAX_OUTPUT_PORT_TYPE
b[24] <= demux12[24].a2.DB_MAX_OUTPUT_PORT_TYPE
b[25] <= demux12[25].a2.DB_MAX_OUTPUT_PORT_TYPE
b[26] <= demux12[26].a2.DB_MAX_OUTPUT_PORT_TYPE
b[27] <= demux12[27].a2.DB_MAX_OUTPUT_PORT_TYPE
b[28] <= demux12[28].a2.DB_MAX_OUTPUT_PORT_TYPE
b[29] <= demux12[29].a2.DB_MAX_OUTPUT_PORT_TYPE
b[30] <= demux12[30].a2.DB_MAX_OUTPUT_PORT_TYPE
b[31] <= demux12[31].a2.DB_MAX_OUTPUT_PORT_TYPE
in[0] => demux12[0].a1.IN0
in[0] => demux12[0].a2.IN1
in[1] => demux12[1].a1.IN0
in[1] => demux12[1].a2.IN1
in[2] => demux12[2].a1.IN0
in[2] => demux12[2].a2.IN1
in[3] => demux12[3].a1.IN0
in[3] => demux12[3].a2.IN1
in[4] => demux12[4].a1.IN0
in[4] => demux12[4].a2.IN1
in[5] => demux12[5].a1.IN0
in[5] => demux12[5].a2.IN1
in[6] => demux12[6].a1.IN0
in[6] => demux12[6].a2.IN1
in[7] => demux12[7].a1.IN0
in[7] => demux12[7].a2.IN1
in[8] => demux12[8].a1.IN0
in[8] => demux12[8].a2.IN1
in[9] => demux12[9].a1.IN0
in[9] => demux12[9].a2.IN1
in[10] => demux12[10].a1.IN0
in[10] => demux12[10].a2.IN1
in[11] => demux12[11].a1.IN0
in[11] => demux12[11].a2.IN1
in[12] => demux12[12].a1.IN0
in[12] => demux12[12].a2.IN1
in[13] => demux12[13].a1.IN0
in[13] => demux12[13].a2.IN1
in[14] => demux12[14].a1.IN0
in[14] => demux12[14].a2.IN1
in[15] => demux12[15].a1.IN0
in[15] => demux12[15].a2.IN1
in[16] => demux12[16].a1.IN0
in[16] => demux12[16].a2.IN1
in[17] => demux12[17].a1.IN0
in[17] => demux12[17].a2.IN1
in[18] => demux12[18].a1.IN0
in[18] => demux12[18].a2.IN1
in[19] => demux12[19].a1.IN0
in[19] => demux12[19].a2.IN1
in[20] => demux12[20].a1.IN0
in[20] => demux12[20].a2.IN1
in[21] => demux12[21].a1.IN0
in[21] => demux12[21].a2.IN1
in[22] => demux12[22].a1.IN0
in[22] => demux12[22].a2.IN1
in[23] => demux12[23].a1.IN0
in[23] => demux12[23].a2.IN1
in[24] => demux12[24].a1.IN0
in[24] => demux12[24].a2.IN1
in[25] => demux12[25].a1.IN0
in[25] => demux12[25].a2.IN1
in[26] => demux12[26].a1.IN0
in[26] => demux12[26].a2.IN1
in[27] => demux12[27].a1.IN0
in[27] => demux12[27].a2.IN1
in[28] => demux12[28].a1.IN0
in[28] => demux12[28].a2.IN1
in[29] => demux12[29].a1.IN0
in[29] => demux12[29].a2.IN1
in[30] => demux12[30].a1.IN0
in[30] => demux12[30].a2.IN1
in[31] => demux12[31].a1.IN0
in[31] => demux12[31].a2.IN1
sel => l2.DATAIN
sel => demux12[0].a1.IN1
sel => demux12[1].a1.IN1
sel => demux12[2].a1.IN1
sel => demux12[3].a1.IN1
sel => demux12[4].a1.IN1
sel => demux12[5].a1.IN1
sel => demux12[6].a1.IN1
sel => demux12[7].a1.IN1
sel => demux12[8].a1.IN1
sel => demux12[9].a1.IN1
sel => demux12[10].a1.IN1
sel => demux12[11].a1.IN1
sel => demux12[12].a1.IN1
sel => demux12[13].a1.IN1
sel => demux12[14].a1.IN1
sel => demux12[15].a1.IN1
sel => demux12[16].a1.IN1
sel => demux12[17].a1.IN1
sel => demux12[18].a1.IN1
sel => demux12[19].a1.IN1
sel => demux12[20].a1.IN1
sel => demux12[21].a1.IN1
sel => demux12[22].a1.IN1
sel => demux12[23].a1.IN1
sel => demux12[24].a1.IN1
sel => demux12[25].a1.IN1
sel => demux12[26].a1.IN1
sel => demux12[27].a1.IN1
sel => demux12[28].a1.IN1
sel => demux12[29].a1.IN1
sel => demux12[30].a1.IN1
sel => demux12[31].a1.IN1


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|rwDemux:rwdm|demux1_32_1bit:d|demux1_2:dmLevel3[1].level3
a[0] <= demux12[0].a1.DB_MAX_OUTPUT_PORT_TYPE
a[1] <= demux12[1].a1.DB_MAX_OUTPUT_PORT_TYPE
a[2] <= demux12[2].a1.DB_MAX_OUTPUT_PORT_TYPE
a[3] <= demux12[3].a1.DB_MAX_OUTPUT_PORT_TYPE
a[4] <= demux12[4].a1.DB_MAX_OUTPUT_PORT_TYPE
a[5] <= demux12[5].a1.DB_MAX_OUTPUT_PORT_TYPE
a[6] <= demux12[6].a1.DB_MAX_OUTPUT_PORT_TYPE
a[7] <= demux12[7].a1.DB_MAX_OUTPUT_PORT_TYPE
a[8] <= demux12[8].a1.DB_MAX_OUTPUT_PORT_TYPE
a[9] <= demux12[9].a1.DB_MAX_OUTPUT_PORT_TYPE
a[10] <= demux12[10].a1.DB_MAX_OUTPUT_PORT_TYPE
a[11] <= demux12[11].a1.DB_MAX_OUTPUT_PORT_TYPE
a[12] <= demux12[12].a1.DB_MAX_OUTPUT_PORT_TYPE
a[13] <= demux12[13].a1.DB_MAX_OUTPUT_PORT_TYPE
a[14] <= demux12[14].a1.DB_MAX_OUTPUT_PORT_TYPE
a[15] <= demux12[15].a1.DB_MAX_OUTPUT_PORT_TYPE
a[16] <= demux12[16].a1.DB_MAX_OUTPUT_PORT_TYPE
a[17] <= demux12[17].a1.DB_MAX_OUTPUT_PORT_TYPE
a[18] <= demux12[18].a1.DB_MAX_OUTPUT_PORT_TYPE
a[19] <= demux12[19].a1.DB_MAX_OUTPUT_PORT_TYPE
a[20] <= demux12[20].a1.DB_MAX_OUTPUT_PORT_TYPE
a[21] <= demux12[21].a1.DB_MAX_OUTPUT_PORT_TYPE
a[22] <= demux12[22].a1.DB_MAX_OUTPUT_PORT_TYPE
a[23] <= demux12[23].a1.DB_MAX_OUTPUT_PORT_TYPE
a[24] <= demux12[24].a1.DB_MAX_OUTPUT_PORT_TYPE
a[25] <= demux12[25].a1.DB_MAX_OUTPUT_PORT_TYPE
a[26] <= demux12[26].a1.DB_MAX_OUTPUT_PORT_TYPE
a[27] <= demux12[27].a1.DB_MAX_OUTPUT_PORT_TYPE
a[28] <= demux12[28].a1.DB_MAX_OUTPUT_PORT_TYPE
a[29] <= demux12[29].a1.DB_MAX_OUTPUT_PORT_TYPE
a[30] <= demux12[30].a1.DB_MAX_OUTPUT_PORT_TYPE
a[31] <= demux12[31].a1.DB_MAX_OUTPUT_PORT_TYPE
b[0] <= demux12[0].a2.DB_MAX_OUTPUT_PORT_TYPE
b[1] <= demux12[1].a2.DB_MAX_OUTPUT_PORT_TYPE
b[2] <= demux12[2].a2.DB_MAX_OUTPUT_PORT_TYPE
b[3] <= demux12[3].a2.DB_MAX_OUTPUT_PORT_TYPE
b[4] <= demux12[4].a2.DB_MAX_OUTPUT_PORT_TYPE
b[5] <= demux12[5].a2.DB_MAX_OUTPUT_PORT_TYPE
b[6] <= demux12[6].a2.DB_MAX_OUTPUT_PORT_TYPE
b[7] <= demux12[7].a2.DB_MAX_OUTPUT_PORT_TYPE
b[8] <= demux12[8].a2.DB_MAX_OUTPUT_PORT_TYPE
b[9] <= demux12[9].a2.DB_MAX_OUTPUT_PORT_TYPE
b[10] <= demux12[10].a2.DB_MAX_OUTPUT_PORT_TYPE
b[11] <= demux12[11].a2.DB_MAX_OUTPUT_PORT_TYPE
b[12] <= demux12[12].a2.DB_MAX_OUTPUT_PORT_TYPE
b[13] <= demux12[13].a2.DB_MAX_OUTPUT_PORT_TYPE
b[14] <= demux12[14].a2.DB_MAX_OUTPUT_PORT_TYPE
b[15] <= demux12[15].a2.DB_MAX_OUTPUT_PORT_TYPE
b[16] <= demux12[16].a2.DB_MAX_OUTPUT_PORT_TYPE
b[17] <= demux12[17].a2.DB_MAX_OUTPUT_PORT_TYPE
b[18] <= demux12[18].a2.DB_MAX_OUTPUT_PORT_TYPE
b[19] <= demux12[19].a2.DB_MAX_OUTPUT_PORT_TYPE
b[20] <= demux12[20].a2.DB_MAX_OUTPUT_PORT_TYPE
b[21] <= demux12[21].a2.DB_MAX_OUTPUT_PORT_TYPE
b[22] <= demux12[22].a2.DB_MAX_OUTPUT_PORT_TYPE
b[23] <= demux12[23].a2.DB_MAX_OUTPUT_PORT_TYPE
b[24] <= demux12[24].a2.DB_MAX_OUTPUT_PORT_TYPE
b[25] <= demux12[25].a2.DB_MAX_OUTPUT_PORT_TYPE
b[26] <= demux12[26].a2.DB_MAX_OUTPUT_PORT_TYPE
b[27] <= demux12[27].a2.DB_MAX_OUTPUT_PORT_TYPE
b[28] <= demux12[28].a2.DB_MAX_OUTPUT_PORT_TYPE
b[29] <= demux12[29].a2.DB_MAX_OUTPUT_PORT_TYPE
b[30] <= demux12[30].a2.DB_MAX_OUTPUT_PORT_TYPE
b[31] <= demux12[31].a2.DB_MAX_OUTPUT_PORT_TYPE
in[0] => demux12[0].a1.IN0
in[0] => demux12[0].a2.IN1
in[1] => demux12[1].a1.IN0
in[1] => demux12[1].a2.IN1
in[2] => demux12[2].a1.IN0
in[2] => demux12[2].a2.IN1
in[3] => demux12[3].a1.IN0
in[3] => demux12[3].a2.IN1
in[4] => demux12[4].a1.IN0
in[4] => demux12[4].a2.IN1
in[5] => demux12[5].a1.IN0
in[5] => demux12[5].a2.IN1
in[6] => demux12[6].a1.IN0
in[6] => demux12[6].a2.IN1
in[7] => demux12[7].a1.IN0
in[7] => demux12[7].a2.IN1
in[8] => demux12[8].a1.IN0
in[8] => demux12[8].a2.IN1
in[9] => demux12[9].a1.IN0
in[9] => demux12[9].a2.IN1
in[10] => demux12[10].a1.IN0
in[10] => demux12[10].a2.IN1
in[11] => demux12[11].a1.IN0
in[11] => demux12[11].a2.IN1
in[12] => demux12[12].a1.IN0
in[12] => demux12[12].a2.IN1
in[13] => demux12[13].a1.IN0
in[13] => demux12[13].a2.IN1
in[14] => demux12[14].a1.IN0
in[14] => demux12[14].a2.IN1
in[15] => demux12[15].a1.IN0
in[15] => demux12[15].a2.IN1
in[16] => demux12[16].a1.IN0
in[16] => demux12[16].a2.IN1
in[17] => demux12[17].a1.IN0
in[17] => demux12[17].a2.IN1
in[18] => demux12[18].a1.IN0
in[18] => demux12[18].a2.IN1
in[19] => demux12[19].a1.IN0
in[19] => demux12[19].a2.IN1
in[20] => demux12[20].a1.IN0
in[20] => demux12[20].a2.IN1
in[21] => demux12[21].a1.IN0
in[21] => demux12[21].a2.IN1
in[22] => demux12[22].a1.IN0
in[22] => demux12[22].a2.IN1
in[23] => demux12[23].a1.IN0
in[23] => demux12[23].a2.IN1
in[24] => demux12[24].a1.IN0
in[24] => demux12[24].a2.IN1
in[25] => demux12[25].a1.IN0
in[25] => demux12[25].a2.IN1
in[26] => demux12[26].a1.IN0
in[26] => demux12[26].a2.IN1
in[27] => demux12[27].a1.IN0
in[27] => demux12[27].a2.IN1
in[28] => demux12[28].a1.IN0
in[28] => demux12[28].a2.IN1
in[29] => demux12[29].a1.IN0
in[29] => demux12[29].a2.IN1
in[30] => demux12[30].a1.IN0
in[30] => demux12[30].a2.IN1
in[31] => demux12[31].a1.IN0
in[31] => demux12[31].a2.IN1
sel => l2.DATAIN
sel => demux12[0].a1.IN1
sel => demux12[1].a1.IN1
sel => demux12[2].a1.IN1
sel => demux12[3].a1.IN1
sel => demux12[4].a1.IN1
sel => demux12[5].a1.IN1
sel => demux12[6].a1.IN1
sel => demux12[7].a1.IN1
sel => demux12[8].a1.IN1
sel => demux12[9].a1.IN1
sel => demux12[10].a1.IN1
sel => demux12[11].a1.IN1
sel => demux12[12].a1.IN1
sel => demux12[13].a1.IN1
sel => demux12[14].a1.IN1
sel => demux12[15].a1.IN1
sel => demux12[16].a1.IN1
sel => demux12[17].a1.IN1
sel => demux12[18].a1.IN1
sel => demux12[19].a1.IN1
sel => demux12[20].a1.IN1
sel => demux12[21].a1.IN1
sel => demux12[22].a1.IN1
sel => demux12[23].a1.IN1
sel => demux12[24].a1.IN1
sel => demux12[25].a1.IN1
sel => demux12[26].a1.IN1
sel => demux12[27].a1.IN1
sel => demux12[28].a1.IN1
sel => demux12[29].a1.IN1
sel => demux12[30].a1.IN1
sel => demux12[31].a1.IN1


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|rwDemux:rwdm|demux1_32_1bit:d|demux1_2:dmLevel3[2].level3
a[0] <= demux12[0].a1.DB_MAX_OUTPUT_PORT_TYPE
a[1] <= demux12[1].a1.DB_MAX_OUTPUT_PORT_TYPE
a[2] <= demux12[2].a1.DB_MAX_OUTPUT_PORT_TYPE
a[3] <= demux12[3].a1.DB_MAX_OUTPUT_PORT_TYPE
a[4] <= demux12[4].a1.DB_MAX_OUTPUT_PORT_TYPE
a[5] <= demux12[5].a1.DB_MAX_OUTPUT_PORT_TYPE
a[6] <= demux12[6].a1.DB_MAX_OUTPUT_PORT_TYPE
a[7] <= demux12[7].a1.DB_MAX_OUTPUT_PORT_TYPE
a[8] <= demux12[8].a1.DB_MAX_OUTPUT_PORT_TYPE
a[9] <= demux12[9].a1.DB_MAX_OUTPUT_PORT_TYPE
a[10] <= demux12[10].a1.DB_MAX_OUTPUT_PORT_TYPE
a[11] <= demux12[11].a1.DB_MAX_OUTPUT_PORT_TYPE
a[12] <= demux12[12].a1.DB_MAX_OUTPUT_PORT_TYPE
a[13] <= demux12[13].a1.DB_MAX_OUTPUT_PORT_TYPE
a[14] <= demux12[14].a1.DB_MAX_OUTPUT_PORT_TYPE
a[15] <= demux12[15].a1.DB_MAX_OUTPUT_PORT_TYPE
a[16] <= demux12[16].a1.DB_MAX_OUTPUT_PORT_TYPE
a[17] <= demux12[17].a1.DB_MAX_OUTPUT_PORT_TYPE
a[18] <= demux12[18].a1.DB_MAX_OUTPUT_PORT_TYPE
a[19] <= demux12[19].a1.DB_MAX_OUTPUT_PORT_TYPE
a[20] <= demux12[20].a1.DB_MAX_OUTPUT_PORT_TYPE
a[21] <= demux12[21].a1.DB_MAX_OUTPUT_PORT_TYPE
a[22] <= demux12[22].a1.DB_MAX_OUTPUT_PORT_TYPE
a[23] <= demux12[23].a1.DB_MAX_OUTPUT_PORT_TYPE
a[24] <= demux12[24].a1.DB_MAX_OUTPUT_PORT_TYPE
a[25] <= demux12[25].a1.DB_MAX_OUTPUT_PORT_TYPE
a[26] <= demux12[26].a1.DB_MAX_OUTPUT_PORT_TYPE
a[27] <= demux12[27].a1.DB_MAX_OUTPUT_PORT_TYPE
a[28] <= demux12[28].a1.DB_MAX_OUTPUT_PORT_TYPE
a[29] <= demux12[29].a1.DB_MAX_OUTPUT_PORT_TYPE
a[30] <= demux12[30].a1.DB_MAX_OUTPUT_PORT_TYPE
a[31] <= demux12[31].a1.DB_MAX_OUTPUT_PORT_TYPE
b[0] <= demux12[0].a2.DB_MAX_OUTPUT_PORT_TYPE
b[1] <= demux12[1].a2.DB_MAX_OUTPUT_PORT_TYPE
b[2] <= demux12[2].a2.DB_MAX_OUTPUT_PORT_TYPE
b[3] <= demux12[3].a2.DB_MAX_OUTPUT_PORT_TYPE
b[4] <= demux12[4].a2.DB_MAX_OUTPUT_PORT_TYPE
b[5] <= demux12[5].a2.DB_MAX_OUTPUT_PORT_TYPE
b[6] <= demux12[6].a2.DB_MAX_OUTPUT_PORT_TYPE
b[7] <= demux12[7].a2.DB_MAX_OUTPUT_PORT_TYPE
b[8] <= demux12[8].a2.DB_MAX_OUTPUT_PORT_TYPE
b[9] <= demux12[9].a2.DB_MAX_OUTPUT_PORT_TYPE
b[10] <= demux12[10].a2.DB_MAX_OUTPUT_PORT_TYPE
b[11] <= demux12[11].a2.DB_MAX_OUTPUT_PORT_TYPE
b[12] <= demux12[12].a2.DB_MAX_OUTPUT_PORT_TYPE
b[13] <= demux12[13].a2.DB_MAX_OUTPUT_PORT_TYPE
b[14] <= demux12[14].a2.DB_MAX_OUTPUT_PORT_TYPE
b[15] <= demux12[15].a2.DB_MAX_OUTPUT_PORT_TYPE
b[16] <= demux12[16].a2.DB_MAX_OUTPUT_PORT_TYPE
b[17] <= demux12[17].a2.DB_MAX_OUTPUT_PORT_TYPE
b[18] <= demux12[18].a2.DB_MAX_OUTPUT_PORT_TYPE
b[19] <= demux12[19].a2.DB_MAX_OUTPUT_PORT_TYPE
b[20] <= demux12[20].a2.DB_MAX_OUTPUT_PORT_TYPE
b[21] <= demux12[21].a2.DB_MAX_OUTPUT_PORT_TYPE
b[22] <= demux12[22].a2.DB_MAX_OUTPUT_PORT_TYPE
b[23] <= demux12[23].a2.DB_MAX_OUTPUT_PORT_TYPE
b[24] <= demux12[24].a2.DB_MAX_OUTPUT_PORT_TYPE
b[25] <= demux12[25].a2.DB_MAX_OUTPUT_PORT_TYPE
b[26] <= demux12[26].a2.DB_MAX_OUTPUT_PORT_TYPE
b[27] <= demux12[27].a2.DB_MAX_OUTPUT_PORT_TYPE
b[28] <= demux12[28].a2.DB_MAX_OUTPUT_PORT_TYPE
b[29] <= demux12[29].a2.DB_MAX_OUTPUT_PORT_TYPE
b[30] <= demux12[30].a2.DB_MAX_OUTPUT_PORT_TYPE
b[31] <= demux12[31].a2.DB_MAX_OUTPUT_PORT_TYPE
in[0] => demux12[0].a1.IN0
in[0] => demux12[0].a2.IN1
in[1] => demux12[1].a1.IN0
in[1] => demux12[1].a2.IN1
in[2] => demux12[2].a1.IN0
in[2] => demux12[2].a2.IN1
in[3] => demux12[3].a1.IN0
in[3] => demux12[3].a2.IN1
in[4] => demux12[4].a1.IN0
in[4] => demux12[4].a2.IN1
in[5] => demux12[5].a1.IN0
in[5] => demux12[5].a2.IN1
in[6] => demux12[6].a1.IN0
in[6] => demux12[6].a2.IN1
in[7] => demux12[7].a1.IN0
in[7] => demux12[7].a2.IN1
in[8] => demux12[8].a1.IN0
in[8] => demux12[8].a2.IN1
in[9] => demux12[9].a1.IN0
in[9] => demux12[9].a2.IN1
in[10] => demux12[10].a1.IN0
in[10] => demux12[10].a2.IN1
in[11] => demux12[11].a1.IN0
in[11] => demux12[11].a2.IN1
in[12] => demux12[12].a1.IN0
in[12] => demux12[12].a2.IN1
in[13] => demux12[13].a1.IN0
in[13] => demux12[13].a2.IN1
in[14] => demux12[14].a1.IN0
in[14] => demux12[14].a2.IN1
in[15] => demux12[15].a1.IN0
in[15] => demux12[15].a2.IN1
in[16] => demux12[16].a1.IN0
in[16] => demux12[16].a2.IN1
in[17] => demux12[17].a1.IN0
in[17] => demux12[17].a2.IN1
in[18] => demux12[18].a1.IN0
in[18] => demux12[18].a2.IN1
in[19] => demux12[19].a1.IN0
in[19] => demux12[19].a2.IN1
in[20] => demux12[20].a1.IN0
in[20] => demux12[20].a2.IN1
in[21] => demux12[21].a1.IN0
in[21] => demux12[21].a2.IN1
in[22] => demux12[22].a1.IN0
in[22] => demux12[22].a2.IN1
in[23] => demux12[23].a1.IN0
in[23] => demux12[23].a2.IN1
in[24] => demux12[24].a1.IN0
in[24] => demux12[24].a2.IN1
in[25] => demux12[25].a1.IN0
in[25] => demux12[25].a2.IN1
in[26] => demux12[26].a1.IN0
in[26] => demux12[26].a2.IN1
in[27] => demux12[27].a1.IN0
in[27] => demux12[27].a2.IN1
in[28] => demux12[28].a1.IN0
in[28] => demux12[28].a2.IN1
in[29] => demux12[29].a1.IN0
in[29] => demux12[29].a2.IN1
in[30] => demux12[30].a1.IN0
in[30] => demux12[30].a2.IN1
in[31] => demux12[31].a1.IN0
in[31] => demux12[31].a2.IN1
sel => l2.DATAIN
sel => demux12[0].a1.IN1
sel => demux12[1].a1.IN1
sel => demux12[2].a1.IN1
sel => demux12[3].a1.IN1
sel => demux12[4].a1.IN1
sel => demux12[5].a1.IN1
sel => demux12[6].a1.IN1
sel => demux12[7].a1.IN1
sel => demux12[8].a1.IN1
sel => demux12[9].a1.IN1
sel => demux12[10].a1.IN1
sel => demux12[11].a1.IN1
sel => demux12[12].a1.IN1
sel => demux12[13].a1.IN1
sel => demux12[14].a1.IN1
sel => demux12[15].a1.IN1
sel => demux12[16].a1.IN1
sel => demux12[17].a1.IN1
sel => demux12[18].a1.IN1
sel => demux12[19].a1.IN1
sel => demux12[20].a1.IN1
sel => demux12[21].a1.IN1
sel => demux12[22].a1.IN1
sel => demux12[23].a1.IN1
sel => demux12[24].a1.IN1
sel => demux12[25].a1.IN1
sel => demux12[26].a1.IN1
sel => demux12[27].a1.IN1
sel => demux12[28].a1.IN1
sel => demux12[29].a1.IN1
sel => demux12[30].a1.IN1
sel => demux12[31].a1.IN1


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|rwDemux:rwdm|demux1_32_1bit:d|demux1_2:dmLevel3[3].level3
a[0] <= demux12[0].a1.DB_MAX_OUTPUT_PORT_TYPE
a[1] <= demux12[1].a1.DB_MAX_OUTPUT_PORT_TYPE
a[2] <= demux12[2].a1.DB_MAX_OUTPUT_PORT_TYPE
a[3] <= demux12[3].a1.DB_MAX_OUTPUT_PORT_TYPE
a[4] <= demux12[4].a1.DB_MAX_OUTPUT_PORT_TYPE
a[5] <= demux12[5].a1.DB_MAX_OUTPUT_PORT_TYPE
a[6] <= demux12[6].a1.DB_MAX_OUTPUT_PORT_TYPE
a[7] <= demux12[7].a1.DB_MAX_OUTPUT_PORT_TYPE
a[8] <= demux12[8].a1.DB_MAX_OUTPUT_PORT_TYPE
a[9] <= demux12[9].a1.DB_MAX_OUTPUT_PORT_TYPE
a[10] <= demux12[10].a1.DB_MAX_OUTPUT_PORT_TYPE
a[11] <= demux12[11].a1.DB_MAX_OUTPUT_PORT_TYPE
a[12] <= demux12[12].a1.DB_MAX_OUTPUT_PORT_TYPE
a[13] <= demux12[13].a1.DB_MAX_OUTPUT_PORT_TYPE
a[14] <= demux12[14].a1.DB_MAX_OUTPUT_PORT_TYPE
a[15] <= demux12[15].a1.DB_MAX_OUTPUT_PORT_TYPE
a[16] <= demux12[16].a1.DB_MAX_OUTPUT_PORT_TYPE
a[17] <= demux12[17].a1.DB_MAX_OUTPUT_PORT_TYPE
a[18] <= demux12[18].a1.DB_MAX_OUTPUT_PORT_TYPE
a[19] <= demux12[19].a1.DB_MAX_OUTPUT_PORT_TYPE
a[20] <= demux12[20].a1.DB_MAX_OUTPUT_PORT_TYPE
a[21] <= demux12[21].a1.DB_MAX_OUTPUT_PORT_TYPE
a[22] <= demux12[22].a1.DB_MAX_OUTPUT_PORT_TYPE
a[23] <= demux12[23].a1.DB_MAX_OUTPUT_PORT_TYPE
a[24] <= demux12[24].a1.DB_MAX_OUTPUT_PORT_TYPE
a[25] <= demux12[25].a1.DB_MAX_OUTPUT_PORT_TYPE
a[26] <= demux12[26].a1.DB_MAX_OUTPUT_PORT_TYPE
a[27] <= demux12[27].a1.DB_MAX_OUTPUT_PORT_TYPE
a[28] <= demux12[28].a1.DB_MAX_OUTPUT_PORT_TYPE
a[29] <= demux12[29].a1.DB_MAX_OUTPUT_PORT_TYPE
a[30] <= demux12[30].a1.DB_MAX_OUTPUT_PORT_TYPE
a[31] <= demux12[31].a1.DB_MAX_OUTPUT_PORT_TYPE
b[0] <= demux12[0].a2.DB_MAX_OUTPUT_PORT_TYPE
b[1] <= demux12[1].a2.DB_MAX_OUTPUT_PORT_TYPE
b[2] <= demux12[2].a2.DB_MAX_OUTPUT_PORT_TYPE
b[3] <= demux12[3].a2.DB_MAX_OUTPUT_PORT_TYPE
b[4] <= demux12[4].a2.DB_MAX_OUTPUT_PORT_TYPE
b[5] <= demux12[5].a2.DB_MAX_OUTPUT_PORT_TYPE
b[6] <= demux12[6].a2.DB_MAX_OUTPUT_PORT_TYPE
b[7] <= demux12[7].a2.DB_MAX_OUTPUT_PORT_TYPE
b[8] <= demux12[8].a2.DB_MAX_OUTPUT_PORT_TYPE
b[9] <= demux12[9].a2.DB_MAX_OUTPUT_PORT_TYPE
b[10] <= demux12[10].a2.DB_MAX_OUTPUT_PORT_TYPE
b[11] <= demux12[11].a2.DB_MAX_OUTPUT_PORT_TYPE
b[12] <= demux12[12].a2.DB_MAX_OUTPUT_PORT_TYPE
b[13] <= demux12[13].a2.DB_MAX_OUTPUT_PORT_TYPE
b[14] <= demux12[14].a2.DB_MAX_OUTPUT_PORT_TYPE
b[15] <= demux12[15].a2.DB_MAX_OUTPUT_PORT_TYPE
b[16] <= demux12[16].a2.DB_MAX_OUTPUT_PORT_TYPE
b[17] <= demux12[17].a2.DB_MAX_OUTPUT_PORT_TYPE
b[18] <= demux12[18].a2.DB_MAX_OUTPUT_PORT_TYPE
b[19] <= demux12[19].a2.DB_MAX_OUTPUT_PORT_TYPE
b[20] <= demux12[20].a2.DB_MAX_OUTPUT_PORT_TYPE
b[21] <= demux12[21].a2.DB_MAX_OUTPUT_PORT_TYPE
b[22] <= demux12[22].a2.DB_MAX_OUTPUT_PORT_TYPE
b[23] <= demux12[23].a2.DB_MAX_OUTPUT_PORT_TYPE
b[24] <= demux12[24].a2.DB_MAX_OUTPUT_PORT_TYPE
b[25] <= demux12[25].a2.DB_MAX_OUTPUT_PORT_TYPE
b[26] <= demux12[26].a2.DB_MAX_OUTPUT_PORT_TYPE
b[27] <= demux12[27].a2.DB_MAX_OUTPUT_PORT_TYPE
b[28] <= demux12[28].a2.DB_MAX_OUTPUT_PORT_TYPE
b[29] <= demux12[29].a2.DB_MAX_OUTPUT_PORT_TYPE
b[30] <= demux12[30].a2.DB_MAX_OUTPUT_PORT_TYPE
b[31] <= demux12[31].a2.DB_MAX_OUTPUT_PORT_TYPE
in[0] => demux12[0].a1.IN0
in[0] => demux12[0].a2.IN1
in[1] => demux12[1].a1.IN0
in[1] => demux12[1].a2.IN1
in[2] => demux12[2].a1.IN0
in[2] => demux12[2].a2.IN1
in[3] => demux12[3].a1.IN0
in[3] => demux12[3].a2.IN1
in[4] => demux12[4].a1.IN0
in[4] => demux12[4].a2.IN1
in[5] => demux12[5].a1.IN0
in[5] => demux12[5].a2.IN1
in[6] => demux12[6].a1.IN0
in[6] => demux12[6].a2.IN1
in[7] => demux12[7].a1.IN0
in[7] => demux12[7].a2.IN1
in[8] => demux12[8].a1.IN0
in[8] => demux12[8].a2.IN1
in[9] => demux12[9].a1.IN0
in[9] => demux12[9].a2.IN1
in[10] => demux12[10].a1.IN0
in[10] => demux12[10].a2.IN1
in[11] => demux12[11].a1.IN0
in[11] => demux12[11].a2.IN1
in[12] => demux12[12].a1.IN0
in[12] => demux12[12].a2.IN1
in[13] => demux12[13].a1.IN0
in[13] => demux12[13].a2.IN1
in[14] => demux12[14].a1.IN0
in[14] => demux12[14].a2.IN1
in[15] => demux12[15].a1.IN0
in[15] => demux12[15].a2.IN1
in[16] => demux12[16].a1.IN0
in[16] => demux12[16].a2.IN1
in[17] => demux12[17].a1.IN0
in[17] => demux12[17].a2.IN1
in[18] => demux12[18].a1.IN0
in[18] => demux12[18].a2.IN1
in[19] => demux12[19].a1.IN0
in[19] => demux12[19].a2.IN1
in[20] => demux12[20].a1.IN0
in[20] => demux12[20].a2.IN1
in[21] => demux12[21].a1.IN0
in[21] => demux12[21].a2.IN1
in[22] => demux12[22].a1.IN0
in[22] => demux12[22].a2.IN1
in[23] => demux12[23].a1.IN0
in[23] => demux12[23].a2.IN1
in[24] => demux12[24].a1.IN0
in[24] => demux12[24].a2.IN1
in[25] => demux12[25].a1.IN0
in[25] => demux12[25].a2.IN1
in[26] => demux12[26].a1.IN0
in[26] => demux12[26].a2.IN1
in[27] => demux12[27].a1.IN0
in[27] => demux12[27].a2.IN1
in[28] => demux12[28].a1.IN0
in[28] => demux12[28].a2.IN1
in[29] => demux12[29].a1.IN0
in[29] => demux12[29].a2.IN1
in[30] => demux12[30].a1.IN0
in[30] => demux12[30].a2.IN1
in[31] => demux12[31].a1.IN0
in[31] => demux12[31].a2.IN1
sel => l2.DATAIN
sel => demux12[0].a1.IN1
sel => demux12[1].a1.IN1
sel => demux12[2].a1.IN1
sel => demux12[3].a1.IN1
sel => demux12[4].a1.IN1
sel => demux12[5].a1.IN1
sel => demux12[6].a1.IN1
sel => demux12[7].a1.IN1
sel => demux12[8].a1.IN1
sel => demux12[9].a1.IN1
sel => demux12[10].a1.IN1
sel => demux12[11].a1.IN1
sel => demux12[12].a1.IN1
sel => demux12[13].a1.IN1
sel => demux12[14].a1.IN1
sel => demux12[15].a1.IN1
sel => demux12[16].a1.IN1
sel => demux12[17].a1.IN1
sel => demux12[18].a1.IN1
sel => demux12[19].a1.IN1
sel => demux12[20].a1.IN1
sel => demux12[21].a1.IN1
sel => demux12[22].a1.IN1
sel => demux12[23].a1.IN1
sel => demux12[24].a1.IN1
sel => demux12[25].a1.IN1
sel => demux12[26].a1.IN1
sel => demux12[27].a1.IN1
sel => demux12[28].a1.IN1
sel => demux12[29].a1.IN1
sel => demux12[30].a1.IN1
sel => demux12[31].a1.IN1


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|rwDemux:rwdm|demux1_32_1bit:d|demux1_2:dmLevel3[4].level3
a[0] <= demux12[0].a1.DB_MAX_OUTPUT_PORT_TYPE
a[1] <= demux12[1].a1.DB_MAX_OUTPUT_PORT_TYPE
a[2] <= demux12[2].a1.DB_MAX_OUTPUT_PORT_TYPE
a[3] <= demux12[3].a1.DB_MAX_OUTPUT_PORT_TYPE
a[4] <= demux12[4].a1.DB_MAX_OUTPUT_PORT_TYPE
a[5] <= demux12[5].a1.DB_MAX_OUTPUT_PORT_TYPE
a[6] <= demux12[6].a1.DB_MAX_OUTPUT_PORT_TYPE
a[7] <= demux12[7].a1.DB_MAX_OUTPUT_PORT_TYPE
a[8] <= demux12[8].a1.DB_MAX_OUTPUT_PORT_TYPE
a[9] <= demux12[9].a1.DB_MAX_OUTPUT_PORT_TYPE
a[10] <= demux12[10].a1.DB_MAX_OUTPUT_PORT_TYPE
a[11] <= demux12[11].a1.DB_MAX_OUTPUT_PORT_TYPE
a[12] <= demux12[12].a1.DB_MAX_OUTPUT_PORT_TYPE
a[13] <= demux12[13].a1.DB_MAX_OUTPUT_PORT_TYPE
a[14] <= demux12[14].a1.DB_MAX_OUTPUT_PORT_TYPE
a[15] <= demux12[15].a1.DB_MAX_OUTPUT_PORT_TYPE
a[16] <= demux12[16].a1.DB_MAX_OUTPUT_PORT_TYPE
a[17] <= demux12[17].a1.DB_MAX_OUTPUT_PORT_TYPE
a[18] <= demux12[18].a1.DB_MAX_OUTPUT_PORT_TYPE
a[19] <= demux12[19].a1.DB_MAX_OUTPUT_PORT_TYPE
a[20] <= demux12[20].a1.DB_MAX_OUTPUT_PORT_TYPE
a[21] <= demux12[21].a1.DB_MAX_OUTPUT_PORT_TYPE
a[22] <= demux12[22].a1.DB_MAX_OUTPUT_PORT_TYPE
a[23] <= demux12[23].a1.DB_MAX_OUTPUT_PORT_TYPE
a[24] <= demux12[24].a1.DB_MAX_OUTPUT_PORT_TYPE
a[25] <= demux12[25].a1.DB_MAX_OUTPUT_PORT_TYPE
a[26] <= demux12[26].a1.DB_MAX_OUTPUT_PORT_TYPE
a[27] <= demux12[27].a1.DB_MAX_OUTPUT_PORT_TYPE
a[28] <= demux12[28].a1.DB_MAX_OUTPUT_PORT_TYPE
a[29] <= demux12[29].a1.DB_MAX_OUTPUT_PORT_TYPE
a[30] <= demux12[30].a1.DB_MAX_OUTPUT_PORT_TYPE
a[31] <= demux12[31].a1.DB_MAX_OUTPUT_PORT_TYPE
b[0] <= demux12[0].a2.DB_MAX_OUTPUT_PORT_TYPE
b[1] <= demux12[1].a2.DB_MAX_OUTPUT_PORT_TYPE
b[2] <= demux12[2].a2.DB_MAX_OUTPUT_PORT_TYPE
b[3] <= demux12[3].a2.DB_MAX_OUTPUT_PORT_TYPE
b[4] <= demux12[4].a2.DB_MAX_OUTPUT_PORT_TYPE
b[5] <= demux12[5].a2.DB_MAX_OUTPUT_PORT_TYPE
b[6] <= demux12[6].a2.DB_MAX_OUTPUT_PORT_TYPE
b[7] <= demux12[7].a2.DB_MAX_OUTPUT_PORT_TYPE
b[8] <= demux12[8].a2.DB_MAX_OUTPUT_PORT_TYPE
b[9] <= demux12[9].a2.DB_MAX_OUTPUT_PORT_TYPE
b[10] <= demux12[10].a2.DB_MAX_OUTPUT_PORT_TYPE
b[11] <= demux12[11].a2.DB_MAX_OUTPUT_PORT_TYPE
b[12] <= demux12[12].a2.DB_MAX_OUTPUT_PORT_TYPE
b[13] <= demux12[13].a2.DB_MAX_OUTPUT_PORT_TYPE
b[14] <= demux12[14].a2.DB_MAX_OUTPUT_PORT_TYPE
b[15] <= demux12[15].a2.DB_MAX_OUTPUT_PORT_TYPE
b[16] <= demux12[16].a2.DB_MAX_OUTPUT_PORT_TYPE
b[17] <= demux12[17].a2.DB_MAX_OUTPUT_PORT_TYPE
b[18] <= demux12[18].a2.DB_MAX_OUTPUT_PORT_TYPE
b[19] <= demux12[19].a2.DB_MAX_OUTPUT_PORT_TYPE
b[20] <= demux12[20].a2.DB_MAX_OUTPUT_PORT_TYPE
b[21] <= demux12[21].a2.DB_MAX_OUTPUT_PORT_TYPE
b[22] <= demux12[22].a2.DB_MAX_OUTPUT_PORT_TYPE
b[23] <= demux12[23].a2.DB_MAX_OUTPUT_PORT_TYPE
b[24] <= demux12[24].a2.DB_MAX_OUTPUT_PORT_TYPE
b[25] <= demux12[25].a2.DB_MAX_OUTPUT_PORT_TYPE
b[26] <= demux12[26].a2.DB_MAX_OUTPUT_PORT_TYPE
b[27] <= demux12[27].a2.DB_MAX_OUTPUT_PORT_TYPE
b[28] <= demux12[28].a2.DB_MAX_OUTPUT_PORT_TYPE
b[29] <= demux12[29].a2.DB_MAX_OUTPUT_PORT_TYPE
b[30] <= demux12[30].a2.DB_MAX_OUTPUT_PORT_TYPE
b[31] <= demux12[31].a2.DB_MAX_OUTPUT_PORT_TYPE
in[0] => demux12[0].a1.IN0
in[0] => demux12[0].a2.IN1
in[1] => demux12[1].a1.IN0
in[1] => demux12[1].a2.IN1
in[2] => demux12[2].a1.IN0
in[2] => demux12[2].a2.IN1
in[3] => demux12[3].a1.IN0
in[3] => demux12[3].a2.IN1
in[4] => demux12[4].a1.IN0
in[4] => demux12[4].a2.IN1
in[5] => demux12[5].a1.IN0
in[5] => demux12[5].a2.IN1
in[6] => demux12[6].a1.IN0
in[6] => demux12[6].a2.IN1
in[7] => demux12[7].a1.IN0
in[7] => demux12[7].a2.IN1
in[8] => demux12[8].a1.IN0
in[8] => demux12[8].a2.IN1
in[9] => demux12[9].a1.IN0
in[9] => demux12[9].a2.IN1
in[10] => demux12[10].a1.IN0
in[10] => demux12[10].a2.IN1
in[11] => demux12[11].a1.IN0
in[11] => demux12[11].a2.IN1
in[12] => demux12[12].a1.IN0
in[12] => demux12[12].a2.IN1
in[13] => demux12[13].a1.IN0
in[13] => demux12[13].a2.IN1
in[14] => demux12[14].a1.IN0
in[14] => demux12[14].a2.IN1
in[15] => demux12[15].a1.IN0
in[15] => demux12[15].a2.IN1
in[16] => demux12[16].a1.IN0
in[16] => demux12[16].a2.IN1
in[17] => demux12[17].a1.IN0
in[17] => demux12[17].a2.IN1
in[18] => demux12[18].a1.IN0
in[18] => demux12[18].a2.IN1
in[19] => demux12[19].a1.IN0
in[19] => demux12[19].a2.IN1
in[20] => demux12[20].a1.IN0
in[20] => demux12[20].a2.IN1
in[21] => demux12[21].a1.IN0
in[21] => demux12[21].a2.IN1
in[22] => demux12[22].a1.IN0
in[22] => demux12[22].a2.IN1
in[23] => demux12[23].a1.IN0
in[23] => demux12[23].a2.IN1
in[24] => demux12[24].a1.IN0
in[24] => demux12[24].a2.IN1
in[25] => demux12[25].a1.IN0
in[25] => demux12[25].a2.IN1
in[26] => demux12[26].a1.IN0
in[26] => demux12[26].a2.IN1
in[27] => demux12[27].a1.IN0
in[27] => demux12[27].a2.IN1
in[28] => demux12[28].a1.IN0
in[28] => demux12[28].a2.IN1
in[29] => demux12[29].a1.IN0
in[29] => demux12[29].a2.IN1
in[30] => demux12[30].a1.IN0
in[30] => demux12[30].a2.IN1
in[31] => demux12[31].a1.IN0
in[31] => demux12[31].a2.IN1
sel => l2.DATAIN
sel => demux12[0].a1.IN1
sel => demux12[1].a1.IN1
sel => demux12[2].a1.IN1
sel => demux12[3].a1.IN1
sel => demux12[4].a1.IN1
sel => demux12[5].a1.IN1
sel => demux12[6].a1.IN1
sel => demux12[7].a1.IN1
sel => demux12[8].a1.IN1
sel => demux12[9].a1.IN1
sel => demux12[10].a1.IN1
sel => demux12[11].a1.IN1
sel => demux12[12].a1.IN1
sel => demux12[13].a1.IN1
sel => demux12[14].a1.IN1
sel => demux12[15].a1.IN1
sel => demux12[16].a1.IN1
sel => demux12[17].a1.IN1
sel => demux12[18].a1.IN1
sel => demux12[19].a1.IN1
sel => demux12[20].a1.IN1
sel => demux12[21].a1.IN1
sel => demux12[22].a1.IN1
sel => demux12[23].a1.IN1
sel => demux12[24].a1.IN1
sel => demux12[25].a1.IN1
sel => demux12[26].a1.IN1
sel => demux12[27].a1.IN1
sel => demux12[28].a1.IN1
sel => demux12[29].a1.IN1
sel => demux12[30].a1.IN1
sel => demux12[31].a1.IN1


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|rwDemux:rwdm|demux1_32_1bit:d|demux1_2:dmLevel3[5].level3
a[0] <= demux12[0].a1.DB_MAX_OUTPUT_PORT_TYPE
a[1] <= demux12[1].a1.DB_MAX_OUTPUT_PORT_TYPE
a[2] <= demux12[2].a1.DB_MAX_OUTPUT_PORT_TYPE
a[3] <= demux12[3].a1.DB_MAX_OUTPUT_PORT_TYPE
a[4] <= demux12[4].a1.DB_MAX_OUTPUT_PORT_TYPE
a[5] <= demux12[5].a1.DB_MAX_OUTPUT_PORT_TYPE
a[6] <= demux12[6].a1.DB_MAX_OUTPUT_PORT_TYPE
a[7] <= demux12[7].a1.DB_MAX_OUTPUT_PORT_TYPE
a[8] <= demux12[8].a1.DB_MAX_OUTPUT_PORT_TYPE
a[9] <= demux12[9].a1.DB_MAX_OUTPUT_PORT_TYPE
a[10] <= demux12[10].a1.DB_MAX_OUTPUT_PORT_TYPE
a[11] <= demux12[11].a1.DB_MAX_OUTPUT_PORT_TYPE
a[12] <= demux12[12].a1.DB_MAX_OUTPUT_PORT_TYPE
a[13] <= demux12[13].a1.DB_MAX_OUTPUT_PORT_TYPE
a[14] <= demux12[14].a1.DB_MAX_OUTPUT_PORT_TYPE
a[15] <= demux12[15].a1.DB_MAX_OUTPUT_PORT_TYPE
a[16] <= demux12[16].a1.DB_MAX_OUTPUT_PORT_TYPE
a[17] <= demux12[17].a1.DB_MAX_OUTPUT_PORT_TYPE
a[18] <= demux12[18].a1.DB_MAX_OUTPUT_PORT_TYPE
a[19] <= demux12[19].a1.DB_MAX_OUTPUT_PORT_TYPE
a[20] <= demux12[20].a1.DB_MAX_OUTPUT_PORT_TYPE
a[21] <= demux12[21].a1.DB_MAX_OUTPUT_PORT_TYPE
a[22] <= demux12[22].a1.DB_MAX_OUTPUT_PORT_TYPE
a[23] <= demux12[23].a1.DB_MAX_OUTPUT_PORT_TYPE
a[24] <= demux12[24].a1.DB_MAX_OUTPUT_PORT_TYPE
a[25] <= demux12[25].a1.DB_MAX_OUTPUT_PORT_TYPE
a[26] <= demux12[26].a1.DB_MAX_OUTPUT_PORT_TYPE
a[27] <= demux12[27].a1.DB_MAX_OUTPUT_PORT_TYPE
a[28] <= demux12[28].a1.DB_MAX_OUTPUT_PORT_TYPE
a[29] <= demux12[29].a1.DB_MAX_OUTPUT_PORT_TYPE
a[30] <= demux12[30].a1.DB_MAX_OUTPUT_PORT_TYPE
a[31] <= demux12[31].a1.DB_MAX_OUTPUT_PORT_TYPE
b[0] <= demux12[0].a2.DB_MAX_OUTPUT_PORT_TYPE
b[1] <= demux12[1].a2.DB_MAX_OUTPUT_PORT_TYPE
b[2] <= demux12[2].a2.DB_MAX_OUTPUT_PORT_TYPE
b[3] <= demux12[3].a2.DB_MAX_OUTPUT_PORT_TYPE
b[4] <= demux12[4].a2.DB_MAX_OUTPUT_PORT_TYPE
b[5] <= demux12[5].a2.DB_MAX_OUTPUT_PORT_TYPE
b[6] <= demux12[6].a2.DB_MAX_OUTPUT_PORT_TYPE
b[7] <= demux12[7].a2.DB_MAX_OUTPUT_PORT_TYPE
b[8] <= demux12[8].a2.DB_MAX_OUTPUT_PORT_TYPE
b[9] <= demux12[9].a2.DB_MAX_OUTPUT_PORT_TYPE
b[10] <= demux12[10].a2.DB_MAX_OUTPUT_PORT_TYPE
b[11] <= demux12[11].a2.DB_MAX_OUTPUT_PORT_TYPE
b[12] <= demux12[12].a2.DB_MAX_OUTPUT_PORT_TYPE
b[13] <= demux12[13].a2.DB_MAX_OUTPUT_PORT_TYPE
b[14] <= demux12[14].a2.DB_MAX_OUTPUT_PORT_TYPE
b[15] <= demux12[15].a2.DB_MAX_OUTPUT_PORT_TYPE
b[16] <= demux12[16].a2.DB_MAX_OUTPUT_PORT_TYPE
b[17] <= demux12[17].a2.DB_MAX_OUTPUT_PORT_TYPE
b[18] <= demux12[18].a2.DB_MAX_OUTPUT_PORT_TYPE
b[19] <= demux12[19].a2.DB_MAX_OUTPUT_PORT_TYPE
b[20] <= demux12[20].a2.DB_MAX_OUTPUT_PORT_TYPE
b[21] <= demux12[21].a2.DB_MAX_OUTPUT_PORT_TYPE
b[22] <= demux12[22].a2.DB_MAX_OUTPUT_PORT_TYPE
b[23] <= demux12[23].a2.DB_MAX_OUTPUT_PORT_TYPE
b[24] <= demux12[24].a2.DB_MAX_OUTPUT_PORT_TYPE
b[25] <= demux12[25].a2.DB_MAX_OUTPUT_PORT_TYPE
b[26] <= demux12[26].a2.DB_MAX_OUTPUT_PORT_TYPE
b[27] <= demux12[27].a2.DB_MAX_OUTPUT_PORT_TYPE
b[28] <= demux12[28].a2.DB_MAX_OUTPUT_PORT_TYPE
b[29] <= demux12[29].a2.DB_MAX_OUTPUT_PORT_TYPE
b[30] <= demux12[30].a2.DB_MAX_OUTPUT_PORT_TYPE
b[31] <= demux12[31].a2.DB_MAX_OUTPUT_PORT_TYPE
in[0] => demux12[0].a1.IN0
in[0] => demux12[0].a2.IN1
in[1] => demux12[1].a1.IN0
in[1] => demux12[1].a2.IN1
in[2] => demux12[2].a1.IN0
in[2] => demux12[2].a2.IN1
in[3] => demux12[3].a1.IN0
in[3] => demux12[3].a2.IN1
in[4] => demux12[4].a1.IN0
in[4] => demux12[4].a2.IN1
in[5] => demux12[5].a1.IN0
in[5] => demux12[5].a2.IN1
in[6] => demux12[6].a1.IN0
in[6] => demux12[6].a2.IN1
in[7] => demux12[7].a1.IN0
in[7] => demux12[7].a2.IN1
in[8] => demux12[8].a1.IN0
in[8] => demux12[8].a2.IN1
in[9] => demux12[9].a1.IN0
in[9] => demux12[9].a2.IN1
in[10] => demux12[10].a1.IN0
in[10] => demux12[10].a2.IN1
in[11] => demux12[11].a1.IN0
in[11] => demux12[11].a2.IN1
in[12] => demux12[12].a1.IN0
in[12] => demux12[12].a2.IN1
in[13] => demux12[13].a1.IN0
in[13] => demux12[13].a2.IN1
in[14] => demux12[14].a1.IN0
in[14] => demux12[14].a2.IN1
in[15] => demux12[15].a1.IN0
in[15] => demux12[15].a2.IN1
in[16] => demux12[16].a1.IN0
in[16] => demux12[16].a2.IN1
in[17] => demux12[17].a1.IN0
in[17] => demux12[17].a2.IN1
in[18] => demux12[18].a1.IN0
in[18] => demux12[18].a2.IN1
in[19] => demux12[19].a1.IN0
in[19] => demux12[19].a2.IN1
in[20] => demux12[20].a1.IN0
in[20] => demux12[20].a2.IN1
in[21] => demux12[21].a1.IN0
in[21] => demux12[21].a2.IN1
in[22] => demux12[22].a1.IN0
in[22] => demux12[22].a2.IN1
in[23] => demux12[23].a1.IN0
in[23] => demux12[23].a2.IN1
in[24] => demux12[24].a1.IN0
in[24] => demux12[24].a2.IN1
in[25] => demux12[25].a1.IN0
in[25] => demux12[25].a2.IN1
in[26] => demux12[26].a1.IN0
in[26] => demux12[26].a2.IN1
in[27] => demux12[27].a1.IN0
in[27] => demux12[27].a2.IN1
in[28] => demux12[28].a1.IN0
in[28] => demux12[28].a2.IN1
in[29] => demux12[29].a1.IN0
in[29] => demux12[29].a2.IN1
in[30] => demux12[30].a1.IN0
in[30] => demux12[30].a2.IN1
in[31] => demux12[31].a1.IN0
in[31] => demux12[31].a2.IN1
sel => l2.DATAIN
sel => demux12[0].a1.IN1
sel => demux12[1].a1.IN1
sel => demux12[2].a1.IN1
sel => demux12[3].a1.IN1
sel => demux12[4].a1.IN1
sel => demux12[5].a1.IN1
sel => demux12[6].a1.IN1
sel => demux12[7].a1.IN1
sel => demux12[8].a1.IN1
sel => demux12[9].a1.IN1
sel => demux12[10].a1.IN1
sel => demux12[11].a1.IN1
sel => demux12[12].a1.IN1
sel => demux12[13].a1.IN1
sel => demux12[14].a1.IN1
sel => demux12[15].a1.IN1
sel => demux12[16].a1.IN1
sel => demux12[17].a1.IN1
sel => demux12[18].a1.IN1
sel => demux12[19].a1.IN1
sel => demux12[20].a1.IN1
sel => demux12[21].a1.IN1
sel => demux12[22].a1.IN1
sel => demux12[23].a1.IN1
sel => demux12[24].a1.IN1
sel => demux12[25].a1.IN1
sel => demux12[26].a1.IN1
sel => demux12[27].a1.IN1
sel => demux12[28].a1.IN1
sel => demux12[29].a1.IN1
sel => demux12[30].a1.IN1
sel => demux12[31].a1.IN1


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|rwDemux:rwdm|demux1_32_1bit:d|demux1_2:dmLevel3[6].level3
a[0] <= demux12[0].a1.DB_MAX_OUTPUT_PORT_TYPE
a[1] <= demux12[1].a1.DB_MAX_OUTPUT_PORT_TYPE
a[2] <= demux12[2].a1.DB_MAX_OUTPUT_PORT_TYPE
a[3] <= demux12[3].a1.DB_MAX_OUTPUT_PORT_TYPE
a[4] <= demux12[4].a1.DB_MAX_OUTPUT_PORT_TYPE
a[5] <= demux12[5].a1.DB_MAX_OUTPUT_PORT_TYPE
a[6] <= demux12[6].a1.DB_MAX_OUTPUT_PORT_TYPE
a[7] <= demux12[7].a1.DB_MAX_OUTPUT_PORT_TYPE
a[8] <= demux12[8].a1.DB_MAX_OUTPUT_PORT_TYPE
a[9] <= demux12[9].a1.DB_MAX_OUTPUT_PORT_TYPE
a[10] <= demux12[10].a1.DB_MAX_OUTPUT_PORT_TYPE
a[11] <= demux12[11].a1.DB_MAX_OUTPUT_PORT_TYPE
a[12] <= demux12[12].a1.DB_MAX_OUTPUT_PORT_TYPE
a[13] <= demux12[13].a1.DB_MAX_OUTPUT_PORT_TYPE
a[14] <= demux12[14].a1.DB_MAX_OUTPUT_PORT_TYPE
a[15] <= demux12[15].a1.DB_MAX_OUTPUT_PORT_TYPE
a[16] <= demux12[16].a1.DB_MAX_OUTPUT_PORT_TYPE
a[17] <= demux12[17].a1.DB_MAX_OUTPUT_PORT_TYPE
a[18] <= demux12[18].a1.DB_MAX_OUTPUT_PORT_TYPE
a[19] <= demux12[19].a1.DB_MAX_OUTPUT_PORT_TYPE
a[20] <= demux12[20].a1.DB_MAX_OUTPUT_PORT_TYPE
a[21] <= demux12[21].a1.DB_MAX_OUTPUT_PORT_TYPE
a[22] <= demux12[22].a1.DB_MAX_OUTPUT_PORT_TYPE
a[23] <= demux12[23].a1.DB_MAX_OUTPUT_PORT_TYPE
a[24] <= demux12[24].a1.DB_MAX_OUTPUT_PORT_TYPE
a[25] <= demux12[25].a1.DB_MAX_OUTPUT_PORT_TYPE
a[26] <= demux12[26].a1.DB_MAX_OUTPUT_PORT_TYPE
a[27] <= demux12[27].a1.DB_MAX_OUTPUT_PORT_TYPE
a[28] <= demux12[28].a1.DB_MAX_OUTPUT_PORT_TYPE
a[29] <= demux12[29].a1.DB_MAX_OUTPUT_PORT_TYPE
a[30] <= demux12[30].a1.DB_MAX_OUTPUT_PORT_TYPE
a[31] <= demux12[31].a1.DB_MAX_OUTPUT_PORT_TYPE
b[0] <= demux12[0].a2.DB_MAX_OUTPUT_PORT_TYPE
b[1] <= demux12[1].a2.DB_MAX_OUTPUT_PORT_TYPE
b[2] <= demux12[2].a2.DB_MAX_OUTPUT_PORT_TYPE
b[3] <= demux12[3].a2.DB_MAX_OUTPUT_PORT_TYPE
b[4] <= demux12[4].a2.DB_MAX_OUTPUT_PORT_TYPE
b[5] <= demux12[5].a2.DB_MAX_OUTPUT_PORT_TYPE
b[6] <= demux12[6].a2.DB_MAX_OUTPUT_PORT_TYPE
b[7] <= demux12[7].a2.DB_MAX_OUTPUT_PORT_TYPE
b[8] <= demux12[8].a2.DB_MAX_OUTPUT_PORT_TYPE
b[9] <= demux12[9].a2.DB_MAX_OUTPUT_PORT_TYPE
b[10] <= demux12[10].a2.DB_MAX_OUTPUT_PORT_TYPE
b[11] <= demux12[11].a2.DB_MAX_OUTPUT_PORT_TYPE
b[12] <= demux12[12].a2.DB_MAX_OUTPUT_PORT_TYPE
b[13] <= demux12[13].a2.DB_MAX_OUTPUT_PORT_TYPE
b[14] <= demux12[14].a2.DB_MAX_OUTPUT_PORT_TYPE
b[15] <= demux12[15].a2.DB_MAX_OUTPUT_PORT_TYPE
b[16] <= demux12[16].a2.DB_MAX_OUTPUT_PORT_TYPE
b[17] <= demux12[17].a2.DB_MAX_OUTPUT_PORT_TYPE
b[18] <= demux12[18].a2.DB_MAX_OUTPUT_PORT_TYPE
b[19] <= demux12[19].a2.DB_MAX_OUTPUT_PORT_TYPE
b[20] <= demux12[20].a2.DB_MAX_OUTPUT_PORT_TYPE
b[21] <= demux12[21].a2.DB_MAX_OUTPUT_PORT_TYPE
b[22] <= demux12[22].a2.DB_MAX_OUTPUT_PORT_TYPE
b[23] <= demux12[23].a2.DB_MAX_OUTPUT_PORT_TYPE
b[24] <= demux12[24].a2.DB_MAX_OUTPUT_PORT_TYPE
b[25] <= demux12[25].a2.DB_MAX_OUTPUT_PORT_TYPE
b[26] <= demux12[26].a2.DB_MAX_OUTPUT_PORT_TYPE
b[27] <= demux12[27].a2.DB_MAX_OUTPUT_PORT_TYPE
b[28] <= demux12[28].a2.DB_MAX_OUTPUT_PORT_TYPE
b[29] <= demux12[29].a2.DB_MAX_OUTPUT_PORT_TYPE
b[30] <= demux12[30].a2.DB_MAX_OUTPUT_PORT_TYPE
b[31] <= demux12[31].a2.DB_MAX_OUTPUT_PORT_TYPE
in[0] => demux12[0].a1.IN0
in[0] => demux12[0].a2.IN1
in[1] => demux12[1].a1.IN0
in[1] => demux12[1].a2.IN1
in[2] => demux12[2].a1.IN0
in[2] => demux12[2].a2.IN1
in[3] => demux12[3].a1.IN0
in[3] => demux12[3].a2.IN1
in[4] => demux12[4].a1.IN0
in[4] => demux12[4].a2.IN1
in[5] => demux12[5].a1.IN0
in[5] => demux12[5].a2.IN1
in[6] => demux12[6].a1.IN0
in[6] => demux12[6].a2.IN1
in[7] => demux12[7].a1.IN0
in[7] => demux12[7].a2.IN1
in[8] => demux12[8].a1.IN0
in[8] => demux12[8].a2.IN1
in[9] => demux12[9].a1.IN0
in[9] => demux12[9].a2.IN1
in[10] => demux12[10].a1.IN0
in[10] => demux12[10].a2.IN1
in[11] => demux12[11].a1.IN0
in[11] => demux12[11].a2.IN1
in[12] => demux12[12].a1.IN0
in[12] => demux12[12].a2.IN1
in[13] => demux12[13].a1.IN0
in[13] => demux12[13].a2.IN1
in[14] => demux12[14].a1.IN0
in[14] => demux12[14].a2.IN1
in[15] => demux12[15].a1.IN0
in[15] => demux12[15].a2.IN1
in[16] => demux12[16].a1.IN0
in[16] => demux12[16].a2.IN1
in[17] => demux12[17].a1.IN0
in[17] => demux12[17].a2.IN1
in[18] => demux12[18].a1.IN0
in[18] => demux12[18].a2.IN1
in[19] => demux12[19].a1.IN0
in[19] => demux12[19].a2.IN1
in[20] => demux12[20].a1.IN0
in[20] => demux12[20].a2.IN1
in[21] => demux12[21].a1.IN0
in[21] => demux12[21].a2.IN1
in[22] => demux12[22].a1.IN0
in[22] => demux12[22].a2.IN1
in[23] => demux12[23].a1.IN0
in[23] => demux12[23].a2.IN1
in[24] => demux12[24].a1.IN0
in[24] => demux12[24].a2.IN1
in[25] => demux12[25].a1.IN0
in[25] => demux12[25].a2.IN1
in[26] => demux12[26].a1.IN0
in[26] => demux12[26].a2.IN1
in[27] => demux12[27].a1.IN0
in[27] => demux12[27].a2.IN1
in[28] => demux12[28].a1.IN0
in[28] => demux12[28].a2.IN1
in[29] => demux12[29].a1.IN0
in[29] => demux12[29].a2.IN1
in[30] => demux12[30].a1.IN0
in[30] => demux12[30].a2.IN1
in[31] => demux12[31].a1.IN0
in[31] => demux12[31].a2.IN1
sel => l2.DATAIN
sel => demux12[0].a1.IN1
sel => demux12[1].a1.IN1
sel => demux12[2].a1.IN1
sel => demux12[3].a1.IN1
sel => demux12[4].a1.IN1
sel => demux12[5].a1.IN1
sel => demux12[6].a1.IN1
sel => demux12[7].a1.IN1
sel => demux12[8].a1.IN1
sel => demux12[9].a1.IN1
sel => demux12[10].a1.IN1
sel => demux12[11].a1.IN1
sel => demux12[12].a1.IN1
sel => demux12[13].a1.IN1
sel => demux12[14].a1.IN1
sel => demux12[15].a1.IN1
sel => demux12[16].a1.IN1
sel => demux12[17].a1.IN1
sel => demux12[18].a1.IN1
sel => demux12[19].a1.IN1
sel => demux12[20].a1.IN1
sel => demux12[21].a1.IN1
sel => demux12[22].a1.IN1
sel => demux12[23].a1.IN1
sel => demux12[24].a1.IN1
sel => demux12[25].a1.IN1
sel => demux12[26].a1.IN1
sel => demux12[27].a1.IN1
sel => demux12[28].a1.IN1
sel => demux12[29].a1.IN1
sel => demux12[30].a1.IN1
sel => demux12[31].a1.IN1


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|rwDemux:rwdm|demux1_32_1bit:d|demux1_2:dmLevel3[7].level3
a[0] <= demux12[0].a1.DB_MAX_OUTPUT_PORT_TYPE
a[1] <= demux12[1].a1.DB_MAX_OUTPUT_PORT_TYPE
a[2] <= demux12[2].a1.DB_MAX_OUTPUT_PORT_TYPE
a[3] <= demux12[3].a1.DB_MAX_OUTPUT_PORT_TYPE
a[4] <= demux12[4].a1.DB_MAX_OUTPUT_PORT_TYPE
a[5] <= demux12[5].a1.DB_MAX_OUTPUT_PORT_TYPE
a[6] <= demux12[6].a1.DB_MAX_OUTPUT_PORT_TYPE
a[7] <= demux12[7].a1.DB_MAX_OUTPUT_PORT_TYPE
a[8] <= demux12[8].a1.DB_MAX_OUTPUT_PORT_TYPE
a[9] <= demux12[9].a1.DB_MAX_OUTPUT_PORT_TYPE
a[10] <= demux12[10].a1.DB_MAX_OUTPUT_PORT_TYPE
a[11] <= demux12[11].a1.DB_MAX_OUTPUT_PORT_TYPE
a[12] <= demux12[12].a1.DB_MAX_OUTPUT_PORT_TYPE
a[13] <= demux12[13].a1.DB_MAX_OUTPUT_PORT_TYPE
a[14] <= demux12[14].a1.DB_MAX_OUTPUT_PORT_TYPE
a[15] <= demux12[15].a1.DB_MAX_OUTPUT_PORT_TYPE
a[16] <= demux12[16].a1.DB_MAX_OUTPUT_PORT_TYPE
a[17] <= demux12[17].a1.DB_MAX_OUTPUT_PORT_TYPE
a[18] <= demux12[18].a1.DB_MAX_OUTPUT_PORT_TYPE
a[19] <= demux12[19].a1.DB_MAX_OUTPUT_PORT_TYPE
a[20] <= demux12[20].a1.DB_MAX_OUTPUT_PORT_TYPE
a[21] <= demux12[21].a1.DB_MAX_OUTPUT_PORT_TYPE
a[22] <= demux12[22].a1.DB_MAX_OUTPUT_PORT_TYPE
a[23] <= demux12[23].a1.DB_MAX_OUTPUT_PORT_TYPE
a[24] <= demux12[24].a1.DB_MAX_OUTPUT_PORT_TYPE
a[25] <= demux12[25].a1.DB_MAX_OUTPUT_PORT_TYPE
a[26] <= demux12[26].a1.DB_MAX_OUTPUT_PORT_TYPE
a[27] <= demux12[27].a1.DB_MAX_OUTPUT_PORT_TYPE
a[28] <= demux12[28].a1.DB_MAX_OUTPUT_PORT_TYPE
a[29] <= demux12[29].a1.DB_MAX_OUTPUT_PORT_TYPE
a[30] <= demux12[30].a1.DB_MAX_OUTPUT_PORT_TYPE
a[31] <= demux12[31].a1.DB_MAX_OUTPUT_PORT_TYPE
b[0] <= demux12[0].a2.DB_MAX_OUTPUT_PORT_TYPE
b[1] <= demux12[1].a2.DB_MAX_OUTPUT_PORT_TYPE
b[2] <= demux12[2].a2.DB_MAX_OUTPUT_PORT_TYPE
b[3] <= demux12[3].a2.DB_MAX_OUTPUT_PORT_TYPE
b[4] <= demux12[4].a2.DB_MAX_OUTPUT_PORT_TYPE
b[5] <= demux12[5].a2.DB_MAX_OUTPUT_PORT_TYPE
b[6] <= demux12[6].a2.DB_MAX_OUTPUT_PORT_TYPE
b[7] <= demux12[7].a2.DB_MAX_OUTPUT_PORT_TYPE
b[8] <= demux12[8].a2.DB_MAX_OUTPUT_PORT_TYPE
b[9] <= demux12[9].a2.DB_MAX_OUTPUT_PORT_TYPE
b[10] <= demux12[10].a2.DB_MAX_OUTPUT_PORT_TYPE
b[11] <= demux12[11].a2.DB_MAX_OUTPUT_PORT_TYPE
b[12] <= demux12[12].a2.DB_MAX_OUTPUT_PORT_TYPE
b[13] <= demux12[13].a2.DB_MAX_OUTPUT_PORT_TYPE
b[14] <= demux12[14].a2.DB_MAX_OUTPUT_PORT_TYPE
b[15] <= demux12[15].a2.DB_MAX_OUTPUT_PORT_TYPE
b[16] <= demux12[16].a2.DB_MAX_OUTPUT_PORT_TYPE
b[17] <= demux12[17].a2.DB_MAX_OUTPUT_PORT_TYPE
b[18] <= demux12[18].a2.DB_MAX_OUTPUT_PORT_TYPE
b[19] <= demux12[19].a2.DB_MAX_OUTPUT_PORT_TYPE
b[20] <= demux12[20].a2.DB_MAX_OUTPUT_PORT_TYPE
b[21] <= demux12[21].a2.DB_MAX_OUTPUT_PORT_TYPE
b[22] <= demux12[22].a2.DB_MAX_OUTPUT_PORT_TYPE
b[23] <= demux12[23].a2.DB_MAX_OUTPUT_PORT_TYPE
b[24] <= demux12[24].a2.DB_MAX_OUTPUT_PORT_TYPE
b[25] <= demux12[25].a2.DB_MAX_OUTPUT_PORT_TYPE
b[26] <= demux12[26].a2.DB_MAX_OUTPUT_PORT_TYPE
b[27] <= demux12[27].a2.DB_MAX_OUTPUT_PORT_TYPE
b[28] <= demux12[28].a2.DB_MAX_OUTPUT_PORT_TYPE
b[29] <= demux12[29].a2.DB_MAX_OUTPUT_PORT_TYPE
b[30] <= demux12[30].a2.DB_MAX_OUTPUT_PORT_TYPE
b[31] <= demux12[31].a2.DB_MAX_OUTPUT_PORT_TYPE
in[0] => demux12[0].a1.IN0
in[0] => demux12[0].a2.IN1
in[1] => demux12[1].a1.IN0
in[1] => demux12[1].a2.IN1
in[2] => demux12[2].a1.IN0
in[2] => demux12[2].a2.IN1
in[3] => demux12[3].a1.IN0
in[3] => demux12[3].a2.IN1
in[4] => demux12[4].a1.IN0
in[4] => demux12[4].a2.IN1
in[5] => demux12[5].a1.IN0
in[5] => demux12[5].a2.IN1
in[6] => demux12[6].a1.IN0
in[6] => demux12[6].a2.IN1
in[7] => demux12[7].a1.IN0
in[7] => demux12[7].a2.IN1
in[8] => demux12[8].a1.IN0
in[8] => demux12[8].a2.IN1
in[9] => demux12[9].a1.IN0
in[9] => demux12[9].a2.IN1
in[10] => demux12[10].a1.IN0
in[10] => demux12[10].a2.IN1
in[11] => demux12[11].a1.IN0
in[11] => demux12[11].a2.IN1
in[12] => demux12[12].a1.IN0
in[12] => demux12[12].a2.IN1
in[13] => demux12[13].a1.IN0
in[13] => demux12[13].a2.IN1
in[14] => demux12[14].a1.IN0
in[14] => demux12[14].a2.IN1
in[15] => demux12[15].a1.IN0
in[15] => demux12[15].a2.IN1
in[16] => demux12[16].a1.IN0
in[16] => demux12[16].a2.IN1
in[17] => demux12[17].a1.IN0
in[17] => demux12[17].a2.IN1
in[18] => demux12[18].a1.IN0
in[18] => demux12[18].a2.IN1
in[19] => demux12[19].a1.IN0
in[19] => demux12[19].a2.IN1
in[20] => demux12[20].a1.IN0
in[20] => demux12[20].a2.IN1
in[21] => demux12[21].a1.IN0
in[21] => demux12[21].a2.IN1
in[22] => demux12[22].a1.IN0
in[22] => demux12[22].a2.IN1
in[23] => demux12[23].a1.IN0
in[23] => demux12[23].a2.IN1
in[24] => demux12[24].a1.IN0
in[24] => demux12[24].a2.IN1
in[25] => demux12[25].a1.IN0
in[25] => demux12[25].a2.IN1
in[26] => demux12[26].a1.IN0
in[26] => demux12[26].a2.IN1
in[27] => demux12[27].a1.IN0
in[27] => demux12[27].a2.IN1
in[28] => demux12[28].a1.IN0
in[28] => demux12[28].a2.IN1
in[29] => demux12[29].a1.IN0
in[29] => demux12[29].a2.IN1
in[30] => demux12[30].a1.IN0
in[30] => demux12[30].a2.IN1
in[31] => demux12[31].a1.IN0
in[31] => demux12[31].a2.IN1
sel => l2.DATAIN
sel => demux12[0].a1.IN1
sel => demux12[1].a1.IN1
sel => demux12[2].a1.IN1
sel => demux12[3].a1.IN1
sel => demux12[4].a1.IN1
sel => demux12[5].a1.IN1
sel => demux12[6].a1.IN1
sel => demux12[7].a1.IN1
sel => demux12[8].a1.IN1
sel => demux12[9].a1.IN1
sel => demux12[10].a1.IN1
sel => demux12[11].a1.IN1
sel => demux12[12].a1.IN1
sel => demux12[13].a1.IN1
sel => demux12[14].a1.IN1
sel => demux12[15].a1.IN1
sel => demux12[16].a1.IN1
sel => demux12[17].a1.IN1
sel => demux12[18].a1.IN1
sel => demux12[19].a1.IN1
sel => demux12[20].a1.IN1
sel => demux12[21].a1.IN1
sel => demux12[22].a1.IN1
sel => demux12[23].a1.IN1
sel => demux12[24].a1.IN1
sel => demux12[25].a1.IN1
sel => demux12[26].a1.IN1
sel => demux12[27].a1.IN1
sel => demux12[28].a1.IN1
sel => demux12[29].a1.IN1
sel => demux12[30].a1.IN1
sel => demux12[31].a1.IN1


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|rwDemux:rwdm|demux1_32_1bit:d|demux1_2:dmLevel4[0].level4
a[0] <= demux12[0].a1.DB_MAX_OUTPUT_PORT_TYPE
a[1] <= demux12[1].a1.DB_MAX_OUTPUT_PORT_TYPE
a[2] <= demux12[2].a1.DB_MAX_OUTPUT_PORT_TYPE
a[3] <= demux12[3].a1.DB_MAX_OUTPUT_PORT_TYPE
a[4] <= demux12[4].a1.DB_MAX_OUTPUT_PORT_TYPE
a[5] <= demux12[5].a1.DB_MAX_OUTPUT_PORT_TYPE
a[6] <= demux12[6].a1.DB_MAX_OUTPUT_PORT_TYPE
a[7] <= demux12[7].a1.DB_MAX_OUTPUT_PORT_TYPE
a[8] <= demux12[8].a1.DB_MAX_OUTPUT_PORT_TYPE
a[9] <= demux12[9].a1.DB_MAX_OUTPUT_PORT_TYPE
a[10] <= demux12[10].a1.DB_MAX_OUTPUT_PORT_TYPE
a[11] <= demux12[11].a1.DB_MAX_OUTPUT_PORT_TYPE
a[12] <= demux12[12].a1.DB_MAX_OUTPUT_PORT_TYPE
a[13] <= demux12[13].a1.DB_MAX_OUTPUT_PORT_TYPE
a[14] <= demux12[14].a1.DB_MAX_OUTPUT_PORT_TYPE
a[15] <= demux12[15].a1.DB_MAX_OUTPUT_PORT_TYPE
a[16] <= demux12[16].a1.DB_MAX_OUTPUT_PORT_TYPE
a[17] <= demux12[17].a1.DB_MAX_OUTPUT_PORT_TYPE
a[18] <= demux12[18].a1.DB_MAX_OUTPUT_PORT_TYPE
a[19] <= demux12[19].a1.DB_MAX_OUTPUT_PORT_TYPE
a[20] <= demux12[20].a1.DB_MAX_OUTPUT_PORT_TYPE
a[21] <= demux12[21].a1.DB_MAX_OUTPUT_PORT_TYPE
a[22] <= demux12[22].a1.DB_MAX_OUTPUT_PORT_TYPE
a[23] <= demux12[23].a1.DB_MAX_OUTPUT_PORT_TYPE
a[24] <= demux12[24].a1.DB_MAX_OUTPUT_PORT_TYPE
a[25] <= demux12[25].a1.DB_MAX_OUTPUT_PORT_TYPE
a[26] <= demux12[26].a1.DB_MAX_OUTPUT_PORT_TYPE
a[27] <= demux12[27].a1.DB_MAX_OUTPUT_PORT_TYPE
a[28] <= demux12[28].a1.DB_MAX_OUTPUT_PORT_TYPE
a[29] <= demux12[29].a1.DB_MAX_OUTPUT_PORT_TYPE
a[30] <= demux12[30].a1.DB_MAX_OUTPUT_PORT_TYPE
a[31] <= demux12[31].a1.DB_MAX_OUTPUT_PORT_TYPE
b[0] <= demux12[0].a2.DB_MAX_OUTPUT_PORT_TYPE
b[1] <= demux12[1].a2.DB_MAX_OUTPUT_PORT_TYPE
b[2] <= demux12[2].a2.DB_MAX_OUTPUT_PORT_TYPE
b[3] <= demux12[3].a2.DB_MAX_OUTPUT_PORT_TYPE
b[4] <= demux12[4].a2.DB_MAX_OUTPUT_PORT_TYPE
b[5] <= demux12[5].a2.DB_MAX_OUTPUT_PORT_TYPE
b[6] <= demux12[6].a2.DB_MAX_OUTPUT_PORT_TYPE
b[7] <= demux12[7].a2.DB_MAX_OUTPUT_PORT_TYPE
b[8] <= demux12[8].a2.DB_MAX_OUTPUT_PORT_TYPE
b[9] <= demux12[9].a2.DB_MAX_OUTPUT_PORT_TYPE
b[10] <= demux12[10].a2.DB_MAX_OUTPUT_PORT_TYPE
b[11] <= demux12[11].a2.DB_MAX_OUTPUT_PORT_TYPE
b[12] <= demux12[12].a2.DB_MAX_OUTPUT_PORT_TYPE
b[13] <= demux12[13].a2.DB_MAX_OUTPUT_PORT_TYPE
b[14] <= demux12[14].a2.DB_MAX_OUTPUT_PORT_TYPE
b[15] <= demux12[15].a2.DB_MAX_OUTPUT_PORT_TYPE
b[16] <= demux12[16].a2.DB_MAX_OUTPUT_PORT_TYPE
b[17] <= demux12[17].a2.DB_MAX_OUTPUT_PORT_TYPE
b[18] <= demux12[18].a2.DB_MAX_OUTPUT_PORT_TYPE
b[19] <= demux12[19].a2.DB_MAX_OUTPUT_PORT_TYPE
b[20] <= demux12[20].a2.DB_MAX_OUTPUT_PORT_TYPE
b[21] <= demux12[21].a2.DB_MAX_OUTPUT_PORT_TYPE
b[22] <= demux12[22].a2.DB_MAX_OUTPUT_PORT_TYPE
b[23] <= demux12[23].a2.DB_MAX_OUTPUT_PORT_TYPE
b[24] <= demux12[24].a2.DB_MAX_OUTPUT_PORT_TYPE
b[25] <= demux12[25].a2.DB_MAX_OUTPUT_PORT_TYPE
b[26] <= demux12[26].a2.DB_MAX_OUTPUT_PORT_TYPE
b[27] <= demux12[27].a2.DB_MAX_OUTPUT_PORT_TYPE
b[28] <= demux12[28].a2.DB_MAX_OUTPUT_PORT_TYPE
b[29] <= demux12[29].a2.DB_MAX_OUTPUT_PORT_TYPE
b[30] <= demux12[30].a2.DB_MAX_OUTPUT_PORT_TYPE
b[31] <= demux12[31].a2.DB_MAX_OUTPUT_PORT_TYPE
in[0] => demux12[0].a1.IN0
in[0] => demux12[0].a2.IN1
in[1] => demux12[1].a1.IN0
in[1] => demux12[1].a2.IN1
in[2] => demux12[2].a1.IN0
in[2] => demux12[2].a2.IN1
in[3] => demux12[3].a1.IN0
in[3] => demux12[3].a2.IN1
in[4] => demux12[4].a1.IN0
in[4] => demux12[4].a2.IN1
in[5] => demux12[5].a1.IN0
in[5] => demux12[5].a2.IN1
in[6] => demux12[6].a1.IN0
in[6] => demux12[6].a2.IN1
in[7] => demux12[7].a1.IN0
in[7] => demux12[7].a2.IN1
in[8] => demux12[8].a1.IN0
in[8] => demux12[8].a2.IN1
in[9] => demux12[9].a1.IN0
in[9] => demux12[9].a2.IN1
in[10] => demux12[10].a1.IN0
in[10] => demux12[10].a2.IN1
in[11] => demux12[11].a1.IN0
in[11] => demux12[11].a2.IN1
in[12] => demux12[12].a1.IN0
in[12] => demux12[12].a2.IN1
in[13] => demux12[13].a1.IN0
in[13] => demux12[13].a2.IN1
in[14] => demux12[14].a1.IN0
in[14] => demux12[14].a2.IN1
in[15] => demux12[15].a1.IN0
in[15] => demux12[15].a2.IN1
in[16] => demux12[16].a1.IN0
in[16] => demux12[16].a2.IN1
in[17] => demux12[17].a1.IN0
in[17] => demux12[17].a2.IN1
in[18] => demux12[18].a1.IN0
in[18] => demux12[18].a2.IN1
in[19] => demux12[19].a1.IN0
in[19] => demux12[19].a2.IN1
in[20] => demux12[20].a1.IN0
in[20] => demux12[20].a2.IN1
in[21] => demux12[21].a1.IN0
in[21] => demux12[21].a2.IN1
in[22] => demux12[22].a1.IN0
in[22] => demux12[22].a2.IN1
in[23] => demux12[23].a1.IN0
in[23] => demux12[23].a2.IN1
in[24] => demux12[24].a1.IN0
in[24] => demux12[24].a2.IN1
in[25] => demux12[25].a1.IN0
in[25] => demux12[25].a2.IN1
in[26] => demux12[26].a1.IN0
in[26] => demux12[26].a2.IN1
in[27] => demux12[27].a1.IN0
in[27] => demux12[27].a2.IN1
in[28] => demux12[28].a1.IN0
in[28] => demux12[28].a2.IN1
in[29] => demux12[29].a1.IN0
in[29] => demux12[29].a2.IN1
in[30] => demux12[30].a1.IN0
in[30] => demux12[30].a2.IN1
in[31] => demux12[31].a1.IN0
in[31] => demux12[31].a2.IN1
sel => l2.DATAIN
sel => demux12[0].a1.IN1
sel => demux12[1].a1.IN1
sel => demux12[2].a1.IN1
sel => demux12[3].a1.IN1
sel => demux12[4].a1.IN1
sel => demux12[5].a1.IN1
sel => demux12[6].a1.IN1
sel => demux12[7].a1.IN1
sel => demux12[8].a1.IN1
sel => demux12[9].a1.IN1
sel => demux12[10].a1.IN1
sel => demux12[11].a1.IN1
sel => demux12[12].a1.IN1
sel => demux12[13].a1.IN1
sel => demux12[14].a1.IN1
sel => demux12[15].a1.IN1
sel => demux12[16].a1.IN1
sel => demux12[17].a1.IN1
sel => demux12[18].a1.IN1
sel => demux12[19].a1.IN1
sel => demux12[20].a1.IN1
sel => demux12[21].a1.IN1
sel => demux12[22].a1.IN1
sel => demux12[23].a1.IN1
sel => demux12[24].a1.IN1
sel => demux12[25].a1.IN1
sel => demux12[26].a1.IN1
sel => demux12[27].a1.IN1
sel => demux12[28].a1.IN1
sel => demux12[29].a1.IN1
sel => demux12[30].a1.IN1
sel => demux12[31].a1.IN1


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|rwDemux:rwdm|demux1_32_1bit:d|demux1_2:dmLevel4[1].level4
a[0] <= demux12[0].a1.DB_MAX_OUTPUT_PORT_TYPE
a[1] <= demux12[1].a1.DB_MAX_OUTPUT_PORT_TYPE
a[2] <= demux12[2].a1.DB_MAX_OUTPUT_PORT_TYPE
a[3] <= demux12[3].a1.DB_MAX_OUTPUT_PORT_TYPE
a[4] <= demux12[4].a1.DB_MAX_OUTPUT_PORT_TYPE
a[5] <= demux12[5].a1.DB_MAX_OUTPUT_PORT_TYPE
a[6] <= demux12[6].a1.DB_MAX_OUTPUT_PORT_TYPE
a[7] <= demux12[7].a1.DB_MAX_OUTPUT_PORT_TYPE
a[8] <= demux12[8].a1.DB_MAX_OUTPUT_PORT_TYPE
a[9] <= demux12[9].a1.DB_MAX_OUTPUT_PORT_TYPE
a[10] <= demux12[10].a1.DB_MAX_OUTPUT_PORT_TYPE
a[11] <= demux12[11].a1.DB_MAX_OUTPUT_PORT_TYPE
a[12] <= demux12[12].a1.DB_MAX_OUTPUT_PORT_TYPE
a[13] <= demux12[13].a1.DB_MAX_OUTPUT_PORT_TYPE
a[14] <= demux12[14].a1.DB_MAX_OUTPUT_PORT_TYPE
a[15] <= demux12[15].a1.DB_MAX_OUTPUT_PORT_TYPE
a[16] <= demux12[16].a1.DB_MAX_OUTPUT_PORT_TYPE
a[17] <= demux12[17].a1.DB_MAX_OUTPUT_PORT_TYPE
a[18] <= demux12[18].a1.DB_MAX_OUTPUT_PORT_TYPE
a[19] <= demux12[19].a1.DB_MAX_OUTPUT_PORT_TYPE
a[20] <= demux12[20].a1.DB_MAX_OUTPUT_PORT_TYPE
a[21] <= demux12[21].a1.DB_MAX_OUTPUT_PORT_TYPE
a[22] <= demux12[22].a1.DB_MAX_OUTPUT_PORT_TYPE
a[23] <= demux12[23].a1.DB_MAX_OUTPUT_PORT_TYPE
a[24] <= demux12[24].a1.DB_MAX_OUTPUT_PORT_TYPE
a[25] <= demux12[25].a1.DB_MAX_OUTPUT_PORT_TYPE
a[26] <= demux12[26].a1.DB_MAX_OUTPUT_PORT_TYPE
a[27] <= demux12[27].a1.DB_MAX_OUTPUT_PORT_TYPE
a[28] <= demux12[28].a1.DB_MAX_OUTPUT_PORT_TYPE
a[29] <= demux12[29].a1.DB_MAX_OUTPUT_PORT_TYPE
a[30] <= demux12[30].a1.DB_MAX_OUTPUT_PORT_TYPE
a[31] <= demux12[31].a1.DB_MAX_OUTPUT_PORT_TYPE
b[0] <= demux12[0].a2.DB_MAX_OUTPUT_PORT_TYPE
b[1] <= demux12[1].a2.DB_MAX_OUTPUT_PORT_TYPE
b[2] <= demux12[2].a2.DB_MAX_OUTPUT_PORT_TYPE
b[3] <= demux12[3].a2.DB_MAX_OUTPUT_PORT_TYPE
b[4] <= demux12[4].a2.DB_MAX_OUTPUT_PORT_TYPE
b[5] <= demux12[5].a2.DB_MAX_OUTPUT_PORT_TYPE
b[6] <= demux12[6].a2.DB_MAX_OUTPUT_PORT_TYPE
b[7] <= demux12[7].a2.DB_MAX_OUTPUT_PORT_TYPE
b[8] <= demux12[8].a2.DB_MAX_OUTPUT_PORT_TYPE
b[9] <= demux12[9].a2.DB_MAX_OUTPUT_PORT_TYPE
b[10] <= demux12[10].a2.DB_MAX_OUTPUT_PORT_TYPE
b[11] <= demux12[11].a2.DB_MAX_OUTPUT_PORT_TYPE
b[12] <= demux12[12].a2.DB_MAX_OUTPUT_PORT_TYPE
b[13] <= demux12[13].a2.DB_MAX_OUTPUT_PORT_TYPE
b[14] <= demux12[14].a2.DB_MAX_OUTPUT_PORT_TYPE
b[15] <= demux12[15].a2.DB_MAX_OUTPUT_PORT_TYPE
b[16] <= demux12[16].a2.DB_MAX_OUTPUT_PORT_TYPE
b[17] <= demux12[17].a2.DB_MAX_OUTPUT_PORT_TYPE
b[18] <= demux12[18].a2.DB_MAX_OUTPUT_PORT_TYPE
b[19] <= demux12[19].a2.DB_MAX_OUTPUT_PORT_TYPE
b[20] <= demux12[20].a2.DB_MAX_OUTPUT_PORT_TYPE
b[21] <= demux12[21].a2.DB_MAX_OUTPUT_PORT_TYPE
b[22] <= demux12[22].a2.DB_MAX_OUTPUT_PORT_TYPE
b[23] <= demux12[23].a2.DB_MAX_OUTPUT_PORT_TYPE
b[24] <= demux12[24].a2.DB_MAX_OUTPUT_PORT_TYPE
b[25] <= demux12[25].a2.DB_MAX_OUTPUT_PORT_TYPE
b[26] <= demux12[26].a2.DB_MAX_OUTPUT_PORT_TYPE
b[27] <= demux12[27].a2.DB_MAX_OUTPUT_PORT_TYPE
b[28] <= demux12[28].a2.DB_MAX_OUTPUT_PORT_TYPE
b[29] <= demux12[29].a2.DB_MAX_OUTPUT_PORT_TYPE
b[30] <= demux12[30].a2.DB_MAX_OUTPUT_PORT_TYPE
b[31] <= demux12[31].a2.DB_MAX_OUTPUT_PORT_TYPE
in[0] => demux12[0].a1.IN0
in[0] => demux12[0].a2.IN1
in[1] => demux12[1].a1.IN0
in[1] => demux12[1].a2.IN1
in[2] => demux12[2].a1.IN0
in[2] => demux12[2].a2.IN1
in[3] => demux12[3].a1.IN0
in[3] => demux12[3].a2.IN1
in[4] => demux12[4].a1.IN0
in[4] => demux12[4].a2.IN1
in[5] => demux12[5].a1.IN0
in[5] => demux12[5].a2.IN1
in[6] => demux12[6].a1.IN0
in[6] => demux12[6].a2.IN1
in[7] => demux12[7].a1.IN0
in[7] => demux12[7].a2.IN1
in[8] => demux12[8].a1.IN0
in[8] => demux12[8].a2.IN1
in[9] => demux12[9].a1.IN0
in[9] => demux12[9].a2.IN1
in[10] => demux12[10].a1.IN0
in[10] => demux12[10].a2.IN1
in[11] => demux12[11].a1.IN0
in[11] => demux12[11].a2.IN1
in[12] => demux12[12].a1.IN0
in[12] => demux12[12].a2.IN1
in[13] => demux12[13].a1.IN0
in[13] => demux12[13].a2.IN1
in[14] => demux12[14].a1.IN0
in[14] => demux12[14].a2.IN1
in[15] => demux12[15].a1.IN0
in[15] => demux12[15].a2.IN1
in[16] => demux12[16].a1.IN0
in[16] => demux12[16].a2.IN1
in[17] => demux12[17].a1.IN0
in[17] => demux12[17].a2.IN1
in[18] => demux12[18].a1.IN0
in[18] => demux12[18].a2.IN1
in[19] => demux12[19].a1.IN0
in[19] => demux12[19].a2.IN1
in[20] => demux12[20].a1.IN0
in[20] => demux12[20].a2.IN1
in[21] => demux12[21].a1.IN0
in[21] => demux12[21].a2.IN1
in[22] => demux12[22].a1.IN0
in[22] => demux12[22].a2.IN1
in[23] => demux12[23].a1.IN0
in[23] => demux12[23].a2.IN1
in[24] => demux12[24].a1.IN0
in[24] => demux12[24].a2.IN1
in[25] => demux12[25].a1.IN0
in[25] => demux12[25].a2.IN1
in[26] => demux12[26].a1.IN0
in[26] => demux12[26].a2.IN1
in[27] => demux12[27].a1.IN0
in[27] => demux12[27].a2.IN1
in[28] => demux12[28].a1.IN0
in[28] => demux12[28].a2.IN1
in[29] => demux12[29].a1.IN0
in[29] => demux12[29].a2.IN1
in[30] => demux12[30].a1.IN0
in[30] => demux12[30].a2.IN1
in[31] => demux12[31].a1.IN0
in[31] => demux12[31].a2.IN1
sel => l2.DATAIN
sel => demux12[0].a1.IN1
sel => demux12[1].a1.IN1
sel => demux12[2].a1.IN1
sel => demux12[3].a1.IN1
sel => demux12[4].a1.IN1
sel => demux12[5].a1.IN1
sel => demux12[6].a1.IN1
sel => demux12[7].a1.IN1
sel => demux12[8].a1.IN1
sel => demux12[9].a1.IN1
sel => demux12[10].a1.IN1
sel => demux12[11].a1.IN1
sel => demux12[12].a1.IN1
sel => demux12[13].a1.IN1
sel => demux12[14].a1.IN1
sel => demux12[15].a1.IN1
sel => demux12[16].a1.IN1
sel => demux12[17].a1.IN1
sel => demux12[18].a1.IN1
sel => demux12[19].a1.IN1
sel => demux12[20].a1.IN1
sel => demux12[21].a1.IN1
sel => demux12[22].a1.IN1
sel => demux12[23].a1.IN1
sel => demux12[24].a1.IN1
sel => demux12[25].a1.IN1
sel => demux12[26].a1.IN1
sel => demux12[27].a1.IN1
sel => demux12[28].a1.IN1
sel => demux12[29].a1.IN1
sel => demux12[30].a1.IN1
sel => demux12[31].a1.IN1


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|rwDemux:rwdm|demux1_32_1bit:d|demux1_2:dmLevel4[2].level4
a[0] <= demux12[0].a1.DB_MAX_OUTPUT_PORT_TYPE
a[1] <= demux12[1].a1.DB_MAX_OUTPUT_PORT_TYPE
a[2] <= demux12[2].a1.DB_MAX_OUTPUT_PORT_TYPE
a[3] <= demux12[3].a1.DB_MAX_OUTPUT_PORT_TYPE
a[4] <= demux12[4].a1.DB_MAX_OUTPUT_PORT_TYPE
a[5] <= demux12[5].a1.DB_MAX_OUTPUT_PORT_TYPE
a[6] <= demux12[6].a1.DB_MAX_OUTPUT_PORT_TYPE
a[7] <= demux12[7].a1.DB_MAX_OUTPUT_PORT_TYPE
a[8] <= demux12[8].a1.DB_MAX_OUTPUT_PORT_TYPE
a[9] <= demux12[9].a1.DB_MAX_OUTPUT_PORT_TYPE
a[10] <= demux12[10].a1.DB_MAX_OUTPUT_PORT_TYPE
a[11] <= demux12[11].a1.DB_MAX_OUTPUT_PORT_TYPE
a[12] <= demux12[12].a1.DB_MAX_OUTPUT_PORT_TYPE
a[13] <= demux12[13].a1.DB_MAX_OUTPUT_PORT_TYPE
a[14] <= demux12[14].a1.DB_MAX_OUTPUT_PORT_TYPE
a[15] <= demux12[15].a1.DB_MAX_OUTPUT_PORT_TYPE
a[16] <= demux12[16].a1.DB_MAX_OUTPUT_PORT_TYPE
a[17] <= demux12[17].a1.DB_MAX_OUTPUT_PORT_TYPE
a[18] <= demux12[18].a1.DB_MAX_OUTPUT_PORT_TYPE
a[19] <= demux12[19].a1.DB_MAX_OUTPUT_PORT_TYPE
a[20] <= demux12[20].a1.DB_MAX_OUTPUT_PORT_TYPE
a[21] <= demux12[21].a1.DB_MAX_OUTPUT_PORT_TYPE
a[22] <= demux12[22].a1.DB_MAX_OUTPUT_PORT_TYPE
a[23] <= demux12[23].a1.DB_MAX_OUTPUT_PORT_TYPE
a[24] <= demux12[24].a1.DB_MAX_OUTPUT_PORT_TYPE
a[25] <= demux12[25].a1.DB_MAX_OUTPUT_PORT_TYPE
a[26] <= demux12[26].a1.DB_MAX_OUTPUT_PORT_TYPE
a[27] <= demux12[27].a1.DB_MAX_OUTPUT_PORT_TYPE
a[28] <= demux12[28].a1.DB_MAX_OUTPUT_PORT_TYPE
a[29] <= demux12[29].a1.DB_MAX_OUTPUT_PORT_TYPE
a[30] <= demux12[30].a1.DB_MAX_OUTPUT_PORT_TYPE
a[31] <= demux12[31].a1.DB_MAX_OUTPUT_PORT_TYPE
b[0] <= demux12[0].a2.DB_MAX_OUTPUT_PORT_TYPE
b[1] <= demux12[1].a2.DB_MAX_OUTPUT_PORT_TYPE
b[2] <= demux12[2].a2.DB_MAX_OUTPUT_PORT_TYPE
b[3] <= demux12[3].a2.DB_MAX_OUTPUT_PORT_TYPE
b[4] <= demux12[4].a2.DB_MAX_OUTPUT_PORT_TYPE
b[5] <= demux12[5].a2.DB_MAX_OUTPUT_PORT_TYPE
b[6] <= demux12[6].a2.DB_MAX_OUTPUT_PORT_TYPE
b[7] <= demux12[7].a2.DB_MAX_OUTPUT_PORT_TYPE
b[8] <= demux12[8].a2.DB_MAX_OUTPUT_PORT_TYPE
b[9] <= demux12[9].a2.DB_MAX_OUTPUT_PORT_TYPE
b[10] <= demux12[10].a2.DB_MAX_OUTPUT_PORT_TYPE
b[11] <= demux12[11].a2.DB_MAX_OUTPUT_PORT_TYPE
b[12] <= demux12[12].a2.DB_MAX_OUTPUT_PORT_TYPE
b[13] <= demux12[13].a2.DB_MAX_OUTPUT_PORT_TYPE
b[14] <= demux12[14].a2.DB_MAX_OUTPUT_PORT_TYPE
b[15] <= demux12[15].a2.DB_MAX_OUTPUT_PORT_TYPE
b[16] <= demux12[16].a2.DB_MAX_OUTPUT_PORT_TYPE
b[17] <= demux12[17].a2.DB_MAX_OUTPUT_PORT_TYPE
b[18] <= demux12[18].a2.DB_MAX_OUTPUT_PORT_TYPE
b[19] <= demux12[19].a2.DB_MAX_OUTPUT_PORT_TYPE
b[20] <= demux12[20].a2.DB_MAX_OUTPUT_PORT_TYPE
b[21] <= demux12[21].a2.DB_MAX_OUTPUT_PORT_TYPE
b[22] <= demux12[22].a2.DB_MAX_OUTPUT_PORT_TYPE
b[23] <= demux12[23].a2.DB_MAX_OUTPUT_PORT_TYPE
b[24] <= demux12[24].a2.DB_MAX_OUTPUT_PORT_TYPE
b[25] <= demux12[25].a2.DB_MAX_OUTPUT_PORT_TYPE
b[26] <= demux12[26].a2.DB_MAX_OUTPUT_PORT_TYPE
b[27] <= demux12[27].a2.DB_MAX_OUTPUT_PORT_TYPE
b[28] <= demux12[28].a2.DB_MAX_OUTPUT_PORT_TYPE
b[29] <= demux12[29].a2.DB_MAX_OUTPUT_PORT_TYPE
b[30] <= demux12[30].a2.DB_MAX_OUTPUT_PORT_TYPE
b[31] <= demux12[31].a2.DB_MAX_OUTPUT_PORT_TYPE
in[0] => demux12[0].a1.IN0
in[0] => demux12[0].a2.IN1
in[1] => demux12[1].a1.IN0
in[1] => demux12[1].a2.IN1
in[2] => demux12[2].a1.IN0
in[2] => demux12[2].a2.IN1
in[3] => demux12[3].a1.IN0
in[3] => demux12[3].a2.IN1
in[4] => demux12[4].a1.IN0
in[4] => demux12[4].a2.IN1
in[5] => demux12[5].a1.IN0
in[5] => demux12[5].a2.IN1
in[6] => demux12[6].a1.IN0
in[6] => demux12[6].a2.IN1
in[7] => demux12[7].a1.IN0
in[7] => demux12[7].a2.IN1
in[8] => demux12[8].a1.IN0
in[8] => demux12[8].a2.IN1
in[9] => demux12[9].a1.IN0
in[9] => demux12[9].a2.IN1
in[10] => demux12[10].a1.IN0
in[10] => demux12[10].a2.IN1
in[11] => demux12[11].a1.IN0
in[11] => demux12[11].a2.IN1
in[12] => demux12[12].a1.IN0
in[12] => demux12[12].a2.IN1
in[13] => demux12[13].a1.IN0
in[13] => demux12[13].a2.IN1
in[14] => demux12[14].a1.IN0
in[14] => demux12[14].a2.IN1
in[15] => demux12[15].a1.IN0
in[15] => demux12[15].a2.IN1
in[16] => demux12[16].a1.IN0
in[16] => demux12[16].a2.IN1
in[17] => demux12[17].a1.IN0
in[17] => demux12[17].a2.IN1
in[18] => demux12[18].a1.IN0
in[18] => demux12[18].a2.IN1
in[19] => demux12[19].a1.IN0
in[19] => demux12[19].a2.IN1
in[20] => demux12[20].a1.IN0
in[20] => demux12[20].a2.IN1
in[21] => demux12[21].a1.IN0
in[21] => demux12[21].a2.IN1
in[22] => demux12[22].a1.IN0
in[22] => demux12[22].a2.IN1
in[23] => demux12[23].a1.IN0
in[23] => demux12[23].a2.IN1
in[24] => demux12[24].a1.IN0
in[24] => demux12[24].a2.IN1
in[25] => demux12[25].a1.IN0
in[25] => demux12[25].a2.IN1
in[26] => demux12[26].a1.IN0
in[26] => demux12[26].a2.IN1
in[27] => demux12[27].a1.IN0
in[27] => demux12[27].a2.IN1
in[28] => demux12[28].a1.IN0
in[28] => demux12[28].a2.IN1
in[29] => demux12[29].a1.IN0
in[29] => demux12[29].a2.IN1
in[30] => demux12[30].a1.IN0
in[30] => demux12[30].a2.IN1
in[31] => demux12[31].a1.IN0
in[31] => demux12[31].a2.IN1
sel => l2.DATAIN
sel => demux12[0].a1.IN1
sel => demux12[1].a1.IN1
sel => demux12[2].a1.IN1
sel => demux12[3].a1.IN1
sel => demux12[4].a1.IN1
sel => demux12[5].a1.IN1
sel => demux12[6].a1.IN1
sel => demux12[7].a1.IN1
sel => demux12[8].a1.IN1
sel => demux12[9].a1.IN1
sel => demux12[10].a1.IN1
sel => demux12[11].a1.IN1
sel => demux12[12].a1.IN1
sel => demux12[13].a1.IN1
sel => demux12[14].a1.IN1
sel => demux12[15].a1.IN1
sel => demux12[16].a1.IN1
sel => demux12[17].a1.IN1
sel => demux12[18].a1.IN1
sel => demux12[19].a1.IN1
sel => demux12[20].a1.IN1
sel => demux12[21].a1.IN1
sel => demux12[22].a1.IN1
sel => demux12[23].a1.IN1
sel => demux12[24].a1.IN1
sel => demux12[25].a1.IN1
sel => demux12[26].a1.IN1
sel => demux12[27].a1.IN1
sel => demux12[28].a1.IN1
sel => demux12[29].a1.IN1
sel => demux12[30].a1.IN1
sel => demux12[31].a1.IN1


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|rwDemux:rwdm|demux1_32_1bit:d|demux1_2:dmLevel4[3].level4
a[0] <= demux12[0].a1.DB_MAX_OUTPUT_PORT_TYPE
a[1] <= demux12[1].a1.DB_MAX_OUTPUT_PORT_TYPE
a[2] <= demux12[2].a1.DB_MAX_OUTPUT_PORT_TYPE
a[3] <= demux12[3].a1.DB_MAX_OUTPUT_PORT_TYPE
a[4] <= demux12[4].a1.DB_MAX_OUTPUT_PORT_TYPE
a[5] <= demux12[5].a1.DB_MAX_OUTPUT_PORT_TYPE
a[6] <= demux12[6].a1.DB_MAX_OUTPUT_PORT_TYPE
a[7] <= demux12[7].a1.DB_MAX_OUTPUT_PORT_TYPE
a[8] <= demux12[8].a1.DB_MAX_OUTPUT_PORT_TYPE
a[9] <= demux12[9].a1.DB_MAX_OUTPUT_PORT_TYPE
a[10] <= demux12[10].a1.DB_MAX_OUTPUT_PORT_TYPE
a[11] <= demux12[11].a1.DB_MAX_OUTPUT_PORT_TYPE
a[12] <= demux12[12].a1.DB_MAX_OUTPUT_PORT_TYPE
a[13] <= demux12[13].a1.DB_MAX_OUTPUT_PORT_TYPE
a[14] <= demux12[14].a1.DB_MAX_OUTPUT_PORT_TYPE
a[15] <= demux12[15].a1.DB_MAX_OUTPUT_PORT_TYPE
a[16] <= demux12[16].a1.DB_MAX_OUTPUT_PORT_TYPE
a[17] <= demux12[17].a1.DB_MAX_OUTPUT_PORT_TYPE
a[18] <= demux12[18].a1.DB_MAX_OUTPUT_PORT_TYPE
a[19] <= demux12[19].a1.DB_MAX_OUTPUT_PORT_TYPE
a[20] <= demux12[20].a1.DB_MAX_OUTPUT_PORT_TYPE
a[21] <= demux12[21].a1.DB_MAX_OUTPUT_PORT_TYPE
a[22] <= demux12[22].a1.DB_MAX_OUTPUT_PORT_TYPE
a[23] <= demux12[23].a1.DB_MAX_OUTPUT_PORT_TYPE
a[24] <= demux12[24].a1.DB_MAX_OUTPUT_PORT_TYPE
a[25] <= demux12[25].a1.DB_MAX_OUTPUT_PORT_TYPE
a[26] <= demux12[26].a1.DB_MAX_OUTPUT_PORT_TYPE
a[27] <= demux12[27].a1.DB_MAX_OUTPUT_PORT_TYPE
a[28] <= demux12[28].a1.DB_MAX_OUTPUT_PORT_TYPE
a[29] <= demux12[29].a1.DB_MAX_OUTPUT_PORT_TYPE
a[30] <= demux12[30].a1.DB_MAX_OUTPUT_PORT_TYPE
a[31] <= demux12[31].a1.DB_MAX_OUTPUT_PORT_TYPE
b[0] <= demux12[0].a2.DB_MAX_OUTPUT_PORT_TYPE
b[1] <= demux12[1].a2.DB_MAX_OUTPUT_PORT_TYPE
b[2] <= demux12[2].a2.DB_MAX_OUTPUT_PORT_TYPE
b[3] <= demux12[3].a2.DB_MAX_OUTPUT_PORT_TYPE
b[4] <= demux12[4].a2.DB_MAX_OUTPUT_PORT_TYPE
b[5] <= demux12[5].a2.DB_MAX_OUTPUT_PORT_TYPE
b[6] <= demux12[6].a2.DB_MAX_OUTPUT_PORT_TYPE
b[7] <= demux12[7].a2.DB_MAX_OUTPUT_PORT_TYPE
b[8] <= demux12[8].a2.DB_MAX_OUTPUT_PORT_TYPE
b[9] <= demux12[9].a2.DB_MAX_OUTPUT_PORT_TYPE
b[10] <= demux12[10].a2.DB_MAX_OUTPUT_PORT_TYPE
b[11] <= demux12[11].a2.DB_MAX_OUTPUT_PORT_TYPE
b[12] <= demux12[12].a2.DB_MAX_OUTPUT_PORT_TYPE
b[13] <= demux12[13].a2.DB_MAX_OUTPUT_PORT_TYPE
b[14] <= demux12[14].a2.DB_MAX_OUTPUT_PORT_TYPE
b[15] <= demux12[15].a2.DB_MAX_OUTPUT_PORT_TYPE
b[16] <= demux12[16].a2.DB_MAX_OUTPUT_PORT_TYPE
b[17] <= demux12[17].a2.DB_MAX_OUTPUT_PORT_TYPE
b[18] <= demux12[18].a2.DB_MAX_OUTPUT_PORT_TYPE
b[19] <= demux12[19].a2.DB_MAX_OUTPUT_PORT_TYPE
b[20] <= demux12[20].a2.DB_MAX_OUTPUT_PORT_TYPE
b[21] <= demux12[21].a2.DB_MAX_OUTPUT_PORT_TYPE
b[22] <= demux12[22].a2.DB_MAX_OUTPUT_PORT_TYPE
b[23] <= demux12[23].a2.DB_MAX_OUTPUT_PORT_TYPE
b[24] <= demux12[24].a2.DB_MAX_OUTPUT_PORT_TYPE
b[25] <= demux12[25].a2.DB_MAX_OUTPUT_PORT_TYPE
b[26] <= demux12[26].a2.DB_MAX_OUTPUT_PORT_TYPE
b[27] <= demux12[27].a2.DB_MAX_OUTPUT_PORT_TYPE
b[28] <= demux12[28].a2.DB_MAX_OUTPUT_PORT_TYPE
b[29] <= demux12[29].a2.DB_MAX_OUTPUT_PORT_TYPE
b[30] <= demux12[30].a2.DB_MAX_OUTPUT_PORT_TYPE
b[31] <= demux12[31].a2.DB_MAX_OUTPUT_PORT_TYPE
in[0] => demux12[0].a1.IN0
in[0] => demux12[0].a2.IN1
in[1] => demux12[1].a1.IN0
in[1] => demux12[1].a2.IN1
in[2] => demux12[2].a1.IN0
in[2] => demux12[2].a2.IN1
in[3] => demux12[3].a1.IN0
in[3] => demux12[3].a2.IN1
in[4] => demux12[4].a1.IN0
in[4] => demux12[4].a2.IN1
in[5] => demux12[5].a1.IN0
in[5] => demux12[5].a2.IN1
in[6] => demux12[6].a1.IN0
in[6] => demux12[6].a2.IN1
in[7] => demux12[7].a1.IN0
in[7] => demux12[7].a2.IN1
in[8] => demux12[8].a1.IN0
in[8] => demux12[8].a2.IN1
in[9] => demux12[9].a1.IN0
in[9] => demux12[9].a2.IN1
in[10] => demux12[10].a1.IN0
in[10] => demux12[10].a2.IN1
in[11] => demux12[11].a1.IN0
in[11] => demux12[11].a2.IN1
in[12] => demux12[12].a1.IN0
in[12] => demux12[12].a2.IN1
in[13] => demux12[13].a1.IN0
in[13] => demux12[13].a2.IN1
in[14] => demux12[14].a1.IN0
in[14] => demux12[14].a2.IN1
in[15] => demux12[15].a1.IN0
in[15] => demux12[15].a2.IN1
in[16] => demux12[16].a1.IN0
in[16] => demux12[16].a2.IN1
in[17] => demux12[17].a1.IN0
in[17] => demux12[17].a2.IN1
in[18] => demux12[18].a1.IN0
in[18] => demux12[18].a2.IN1
in[19] => demux12[19].a1.IN0
in[19] => demux12[19].a2.IN1
in[20] => demux12[20].a1.IN0
in[20] => demux12[20].a2.IN1
in[21] => demux12[21].a1.IN0
in[21] => demux12[21].a2.IN1
in[22] => demux12[22].a1.IN0
in[22] => demux12[22].a2.IN1
in[23] => demux12[23].a1.IN0
in[23] => demux12[23].a2.IN1
in[24] => demux12[24].a1.IN0
in[24] => demux12[24].a2.IN1
in[25] => demux12[25].a1.IN0
in[25] => demux12[25].a2.IN1
in[26] => demux12[26].a1.IN0
in[26] => demux12[26].a2.IN1
in[27] => demux12[27].a1.IN0
in[27] => demux12[27].a2.IN1
in[28] => demux12[28].a1.IN0
in[28] => demux12[28].a2.IN1
in[29] => demux12[29].a1.IN0
in[29] => demux12[29].a2.IN1
in[30] => demux12[30].a1.IN0
in[30] => demux12[30].a2.IN1
in[31] => demux12[31].a1.IN0
in[31] => demux12[31].a2.IN1
sel => l2.DATAIN
sel => demux12[0].a1.IN1
sel => demux12[1].a1.IN1
sel => demux12[2].a1.IN1
sel => demux12[3].a1.IN1
sel => demux12[4].a1.IN1
sel => demux12[5].a1.IN1
sel => demux12[6].a1.IN1
sel => demux12[7].a1.IN1
sel => demux12[8].a1.IN1
sel => demux12[9].a1.IN1
sel => demux12[10].a1.IN1
sel => demux12[11].a1.IN1
sel => demux12[12].a1.IN1
sel => demux12[13].a1.IN1
sel => demux12[14].a1.IN1
sel => demux12[15].a1.IN1
sel => demux12[16].a1.IN1
sel => demux12[17].a1.IN1
sel => demux12[18].a1.IN1
sel => demux12[19].a1.IN1
sel => demux12[20].a1.IN1
sel => demux12[21].a1.IN1
sel => demux12[22].a1.IN1
sel => demux12[23].a1.IN1
sel => demux12[24].a1.IN1
sel => demux12[25].a1.IN1
sel => demux12[26].a1.IN1
sel => demux12[27].a1.IN1
sel => demux12[28].a1.IN1
sel => demux12[29].a1.IN1
sel => demux12[30].a1.IN1
sel => demux12[31].a1.IN1


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|rwDemux:rwdm|demux1_32_1bit:d|demux1_2:dmLevel4[4].level4
a[0] <= demux12[0].a1.DB_MAX_OUTPUT_PORT_TYPE
a[1] <= demux12[1].a1.DB_MAX_OUTPUT_PORT_TYPE
a[2] <= demux12[2].a1.DB_MAX_OUTPUT_PORT_TYPE
a[3] <= demux12[3].a1.DB_MAX_OUTPUT_PORT_TYPE
a[4] <= demux12[4].a1.DB_MAX_OUTPUT_PORT_TYPE
a[5] <= demux12[5].a1.DB_MAX_OUTPUT_PORT_TYPE
a[6] <= demux12[6].a1.DB_MAX_OUTPUT_PORT_TYPE
a[7] <= demux12[7].a1.DB_MAX_OUTPUT_PORT_TYPE
a[8] <= demux12[8].a1.DB_MAX_OUTPUT_PORT_TYPE
a[9] <= demux12[9].a1.DB_MAX_OUTPUT_PORT_TYPE
a[10] <= demux12[10].a1.DB_MAX_OUTPUT_PORT_TYPE
a[11] <= demux12[11].a1.DB_MAX_OUTPUT_PORT_TYPE
a[12] <= demux12[12].a1.DB_MAX_OUTPUT_PORT_TYPE
a[13] <= demux12[13].a1.DB_MAX_OUTPUT_PORT_TYPE
a[14] <= demux12[14].a1.DB_MAX_OUTPUT_PORT_TYPE
a[15] <= demux12[15].a1.DB_MAX_OUTPUT_PORT_TYPE
a[16] <= demux12[16].a1.DB_MAX_OUTPUT_PORT_TYPE
a[17] <= demux12[17].a1.DB_MAX_OUTPUT_PORT_TYPE
a[18] <= demux12[18].a1.DB_MAX_OUTPUT_PORT_TYPE
a[19] <= demux12[19].a1.DB_MAX_OUTPUT_PORT_TYPE
a[20] <= demux12[20].a1.DB_MAX_OUTPUT_PORT_TYPE
a[21] <= demux12[21].a1.DB_MAX_OUTPUT_PORT_TYPE
a[22] <= demux12[22].a1.DB_MAX_OUTPUT_PORT_TYPE
a[23] <= demux12[23].a1.DB_MAX_OUTPUT_PORT_TYPE
a[24] <= demux12[24].a1.DB_MAX_OUTPUT_PORT_TYPE
a[25] <= demux12[25].a1.DB_MAX_OUTPUT_PORT_TYPE
a[26] <= demux12[26].a1.DB_MAX_OUTPUT_PORT_TYPE
a[27] <= demux12[27].a1.DB_MAX_OUTPUT_PORT_TYPE
a[28] <= demux12[28].a1.DB_MAX_OUTPUT_PORT_TYPE
a[29] <= demux12[29].a1.DB_MAX_OUTPUT_PORT_TYPE
a[30] <= demux12[30].a1.DB_MAX_OUTPUT_PORT_TYPE
a[31] <= demux12[31].a1.DB_MAX_OUTPUT_PORT_TYPE
b[0] <= demux12[0].a2.DB_MAX_OUTPUT_PORT_TYPE
b[1] <= demux12[1].a2.DB_MAX_OUTPUT_PORT_TYPE
b[2] <= demux12[2].a2.DB_MAX_OUTPUT_PORT_TYPE
b[3] <= demux12[3].a2.DB_MAX_OUTPUT_PORT_TYPE
b[4] <= demux12[4].a2.DB_MAX_OUTPUT_PORT_TYPE
b[5] <= demux12[5].a2.DB_MAX_OUTPUT_PORT_TYPE
b[6] <= demux12[6].a2.DB_MAX_OUTPUT_PORT_TYPE
b[7] <= demux12[7].a2.DB_MAX_OUTPUT_PORT_TYPE
b[8] <= demux12[8].a2.DB_MAX_OUTPUT_PORT_TYPE
b[9] <= demux12[9].a2.DB_MAX_OUTPUT_PORT_TYPE
b[10] <= demux12[10].a2.DB_MAX_OUTPUT_PORT_TYPE
b[11] <= demux12[11].a2.DB_MAX_OUTPUT_PORT_TYPE
b[12] <= demux12[12].a2.DB_MAX_OUTPUT_PORT_TYPE
b[13] <= demux12[13].a2.DB_MAX_OUTPUT_PORT_TYPE
b[14] <= demux12[14].a2.DB_MAX_OUTPUT_PORT_TYPE
b[15] <= demux12[15].a2.DB_MAX_OUTPUT_PORT_TYPE
b[16] <= demux12[16].a2.DB_MAX_OUTPUT_PORT_TYPE
b[17] <= demux12[17].a2.DB_MAX_OUTPUT_PORT_TYPE
b[18] <= demux12[18].a2.DB_MAX_OUTPUT_PORT_TYPE
b[19] <= demux12[19].a2.DB_MAX_OUTPUT_PORT_TYPE
b[20] <= demux12[20].a2.DB_MAX_OUTPUT_PORT_TYPE
b[21] <= demux12[21].a2.DB_MAX_OUTPUT_PORT_TYPE
b[22] <= demux12[22].a2.DB_MAX_OUTPUT_PORT_TYPE
b[23] <= demux12[23].a2.DB_MAX_OUTPUT_PORT_TYPE
b[24] <= demux12[24].a2.DB_MAX_OUTPUT_PORT_TYPE
b[25] <= demux12[25].a2.DB_MAX_OUTPUT_PORT_TYPE
b[26] <= demux12[26].a2.DB_MAX_OUTPUT_PORT_TYPE
b[27] <= demux12[27].a2.DB_MAX_OUTPUT_PORT_TYPE
b[28] <= demux12[28].a2.DB_MAX_OUTPUT_PORT_TYPE
b[29] <= demux12[29].a2.DB_MAX_OUTPUT_PORT_TYPE
b[30] <= demux12[30].a2.DB_MAX_OUTPUT_PORT_TYPE
b[31] <= demux12[31].a2.DB_MAX_OUTPUT_PORT_TYPE
in[0] => demux12[0].a1.IN0
in[0] => demux12[0].a2.IN1
in[1] => demux12[1].a1.IN0
in[1] => demux12[1].a2.IN1
in[2] => demux12[2].a1.IN0
in[2] => demux12[2].a2.IN1
in[3] => demux12[3].a1.IN0
in[3] => demux12[3].a2.IN1
in[4] => demux12[4].a1.IN0
in[4] => demux12[4].a2.IN1
in[5] => demux12[5].a1.IN0
in[5] => demux12[5].a2.IN1
in[6] => demux12[6].a1.IN0
in[6] => demux12[6].a2.IN1
in[7] => demux12[7].a1.IN0
in[7] => demux12[7].a2.IN1
in[8] => demux12[8].a1.IN0
in[8] => demux12[8].a2.IN1
in[9] => demux12[9].a1.IN0
in[9] => demux12[9].a2.IN1
in[10] => demux12[10].a1.IN0
in[10] => demux12[10].a2.IN1
in[11] => demux12[11].a1.IN0
in[11] => demux12[11].a2.IN1
in[12] => demux12[12].a1.IN0
in[12] => demux12[12].a2.IN1
in[13] => demux12[13].a1.IN0
in[13] => demux12[13].a2.IN1
in[14] => demux12[14].a1.IN0
in[14] => demux12[14].a2.IN1
in[15] => demux12[15].a1.IN0
in[15] => demux12[15].a2.IN1
in[16] => demux12[16].a1.IN0
in[16] => demux12[16].a2.IN1
in[17] => demux12[17].a1.IN0
in[17] => demux12[17].a2.IN1
in[18] => demux12[18].a1.IN0
in[18] => demux12[18].a2.IN1
in[19] => demux12[19].a1.IN0
in[19] => demux12[19].a2.IN1
in[20] => demux12[20].a1.IN0
in[20] => demux12[20].a2.IN1
in[21] => demux12[21].a1.IN0
in[21] => demux12[21].a2.IN1
in[22] => demux12[22].a1.IN0
in[22] => demux12[22].a2.IN1
in[23] => demux12[23].a1.IN0
in[23] => demux12[23].a2.IN1
in[24] => demux12[24].a1.IN0
in[24] => demux12[24].a2.IN1
in[25] => demux12[25].a1.IN0
in[25] => demux12[25].a2.IN1
in[26] => demux12[26].a1.IN0
in[26] => demux12[26].a2.IN1
in[27] => demux12[27].a1.IN0
in[27] => demux12[27].a2.IN1
in[28] => demux12[28].a1.IN0
in[28] => demux12[28].a2.IN1
in[29] => demux12[29].a1.IN0
in[29] => demux12[29].a2.IN1
in[30] => demux12[30].a1.IN0
in[30] => demux12[30].a2.IN1
in[31] => demux12[31].a1.IN0
in[31] => demux12[31].a2.IN1
sel => l2.DATAIN
sel => demux12[0].a1.IN1
sel => demux12[1].a1.IN1
sel => demux12[2].a1.IN1
sel => demux12[3].a1.IN1
sel => demux12[4].a1.IN1
sel => demux12[5].a1.IN1
sel => demux12[6].a1.IN1
sel => demux12[7].a1.IN1
sel => demux12[8].a1.IN1
sel => demux12[9].a1.IN1
sel => demux12[10].a1.IN1
sel => demux12[11].a1.IN1
sel => demux12[12].a1.IN1
sel => demux12[13].a1.IN1
sel => demux12[14].a1.IN1
sel => demux12[15].a1.IN1
sel => demux12[16].a1.IN1
sel => demux12[17].a1.IN1
sel => demux12[18].a1.IN1
sel => demux12[19].a1.IN1
sel => demux12[20].a1.IN1
sel => demux12[21].a1.IN1
sel => demux12[22].a1.IN1
sel => demux12[23].a1.IN1
sel => demux12[24].a1.IN1
sel => demux12[25].a1.IN1
sel => demux12[26].a1.IN1
sel => demux12[27].a1.IN1
sel => demux12[28].a1.IN1
sel => demux12[29].a1.IN1
sel => demux12[30].a1.IN1
sel => demux12[31].a1.IN1


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|rwDemux:rwdm|demux1_32_1bit:d|demux1_2:dmLevel4[5].level4
a[0] <= demux12[0].a1.DB_MAX_OUTPUT_PORT_TYPE
a[1] <= demux12[1].a1.DB_MAX_OUTPUT_PORT_TYPE
a[2] <= demux12[2].a1.DB_MAX_OUTPUT_PORT_TYPE
a[3] <= demux12[3].a1.DB_MAX_OUTPUT_PORT_TYPE
a[4] <= demux12[4].a1.DB_MAX_OUTPUT_PORT_TYPE
a[5] <= demux12[5].a1.DB_MAX_OUTPUT_PORT_TYPE
a[6] <= demux12[6].a1.DB_MAX_OUTPUT_PORT_TYPE
a[7] <= demux12[7].a1.DB_MAX_OUTPUT_PORT_TYPE
a[8] <= demux12[8].a1.DB_MAX_OUTPUT_PORT_TYPE
a[9] <= demux12[9].a1.DB_MAX_OUTPUT_PORT_TYPE
a[10] <= demux12[10].a1.DB_MAX_OUTPUT_PORT_TYPE
a[11] <= demux12[11].a1.DB_MAX_OUTPUT_PORT_TYPE
a[12] <= demux12[12].a1.DB_MAX_OUTPUT_PORT_TYPE
a[13] <= demux12[13].a1.DB_MAX_OUTPUT_PORT_TYPE
a[14] <= demux12[14].a1.DB_MAX_OUTPUT_PORT_TYPE
a[15] <= demux12[15].a1.DB_MAX_OUTPUT_PORT_TYPE
a[16] <= demux12[16].a1.DB_MAX_OUTPUT_PORT_TYPE
a[17] <= demux12[17].a1.DB_MAX_OUTPUT_PORT_TYPE
a[18] <= demux12[18].a1.DB_MAX_OUTPUT_PORT_TYPE
a[19] <= demux12[19].a1.DB_MAX_OUTPUT_PORT_TYPE
a[20] <= demux12[20].a1.DB_MAX_OUTPUT_PORT_TYPE
a[21] <= demux12[21].a1.DB_MAX_OUTPUT_PORT_TYPE
a[22] <= demux12[22].a1.DB_MAX_OUTPUT_PORT_TYPE
a[23] <= demux12[23].a1.DB_MAX_OUTPUT_PORT_TYPE
a[24] <= demux12[24].a1.DB_MAX_OUTPUT_PORT_TYPE
a[25] <= demux12[25].a1.DB_MAX_OUTPUT_PORT_TYPE
a[26] <= demux12[26].a1.DB_MAX_OUTPUT_PORT_TYPE
a[27] <= demux12[27].a1.DB_MAX_OUTPUT_PORT_TYPE
a[28] <= demux12[28].a1.DB_MAX_OUTPUT_PORT_TYPE
a[29] <= demux12[29].a1.DB_MAX_OUTPUT_PORT_TYPE
a[30] <= demux12[30].a1.DB_MAX_OUTPUT_PORT_TYPE
a[31] <= demux12[31].a1.DB_MAX_OUTPUT_PORT_TYPE
b[0] <= demux12[0].a2.DB_MAX_OUTPUT_PORT_TYPE
b[1] <= demux12[1].a2.DB_MAX_OUTPUT_PORT_TYPE
b[2] <= demux12[2].a2.DB_MAX_OUTPUT_PORT_TYPE
b[3] <= demux12[3].a2.DB_MAX_OUTPUT_PORT_TYPE
b[4] <= demux12[4].a2.DB_MAX_OUTPUT_PORT_TYPE
b[5] <= demux12[5].a2.DB_MAX_OUTPUT_PORT_TYPE
b[6] <= demux12[6].a2.DB_MAX_OUTPUT_PORT_TYPE
b[7] <= demux12[7].a2.DB_MAX_OUTPUT_PORT_TYPE
b[8] <= demux12[8].a2.DB_MAX_OUTPUT_PORT_TYPE
b[9] <= demux12[9].a2.DB_MAX_OUTPUT_PORT_TYPE
b[10] <= demux12[10].a2.DB_MAX_OUTPUT_PORT_TYPE
b[11] <= demux12[11].a2.DB_MAX_OUTPUT_PORT_TYPE
b[12] <= demux12[12].a2.DB_MAX_OUTPUT_PORT_TYPE
b[13] <= demux12[13].a2.DB_MAX_OUTPUT_PORT_TYPE
b[14] <= demux12[14].a2.DB_MAX_OUTPUT_PORT_TYPE
b[15] <= demux12[15].a2.DB_MAX_OUTPUT_PORT_TYPE
b[16] <= demux12[16].a2.DB_MAX_OUTPUT_PORT_TYPE
b[17] <= demux12[17].a2.DB_MAX_OUTPUT_PORT_TYPE
b[18] <= demux12[18].a2.DB_MAX_OUTPUT_PORT_TYPE
b[19] <= demux12[19].a2.DB_MAX_OUTPUT_PORT_TYPE
b[20] <= demux12[20].a2.DB_MAX_OUTPUT_PORT_TYPE
b[21] <= demux12[21].a2.DB_MAX_OUTPUT_PORT_TYPE
b[22] <= demux12[22].a2.DB_MAX_OUTPUT_PORT_TYPE
b[23] <= demux12[23].a2.DB_MAX_OUTPUT_PORT_TYPE
b[24] <= demux12[24].a2.DB_MAX_OUTPUT_PORT_TYPE
b[25] <= demux12[25].a2.DB_MAX_OUTPUT_PORT_TYPE
b[26] <= demux12[26].a2.DB_MAX_OUTPUT_PORT_TYPE
b[27] <= demux12[27].a2.DB_MAX_OUTPUT_PORT_TYPE
b[28] <= demux12[28].a2.DB_MAX_OUTPUT_PORT_TYPE
b[29] <= demux12[29].a2.DB_MAX_OUTPUT_PORT_TYPE
b[30] <= demux12[30].a2.DB_MAX_OUTPUT_PORT_TYPE
b[31] <= demux12[31].a2.DB_MAX_OUTPUT_PORT_TYPE
in[0] => demux12[0].a1.IN0
in[0] => demux12[0].a2.IN1
in[1] => demux12[1].a1.IN0
in[1] => demux12[1].a2.IN1
in[2] => demux12[2].a1.IN0
in[2] => demux12[2].a2.IN1
in[3] => demux12[3].a1.IN0
in[3] => demux12[3].a2.IN1
in[4] => demux12[4].a1.IN0
in[4] => demux12[4].a2.IN1
in[5] => demux12[5].a1.IN0
in[5] => demux12[5].a2.IN1
in[6] => demux12[6].a1.IN0
in[6] => demux12[6].a2.IN1
in[7] => demux12[7].a1.IN0
in[7] => demux12[7].a2.IN1
in[8] => demux12[8].a1.IN0
in[8] => demux12[8].a2.IN1
in[9] => demux12[9].a1.IN0
in[9] => demux12[9].a2.IN1
in[10] => demux12[10].a1.IN0
in[10] => demux12[10].a2.IN1
in[11] => demux12[11].a1.IN0
in[11] => demux12[11].a2.IN1
in[12] => demux12[12].a1.IN0
in[12] => demux12[12].a2.IN1
in[13] => demux12[13].a1.IN0
in[13] => demux12[13].a2.IN1
in[14] => demux12[14].a1.IN0
in[14] => demux12[14].a2.IN1
in[15] => demux12[15].a1.IN0
in[15] => demux12[15].a2.IN1
in[16] => demux12[16].a1.IN0
in[16] => demux12[16].a2.IN1
in[17] => demux12[17].a1.IN0
in[17] => demux12[17].a2.IN1
in[18] => demux12[18].a1.IN0
in[18] => demux12[18].a2.IN1
in[19] => demux12[19].a1.IN0
in[19] => demux12[19].a2.IN1
in[20] => demux12[20].a1.IN0
in[20] => demux12[20].a2.IN1
in[21] => demux12[21].a1.IN0
in[21] => demux12[21].a2.IN1
in[22] => demux12[22].a1.IN0
in[22] => demux12[22].a2.IN1
in[23] => demux12[23].a1.IN0
in[23] => demux12[23].a2.IN1
in[24] => demux12[24].a1.IN0
in[24] => demux12[24].a2.IN1
in[25] => demux12[25].a1.IN0
in[25] => demux12[25].a2.IN1
in[26] => demux12[26].a1.IN0
in[26] => demux12[26].a2.IN1
in[27] => demux12[27].a1.IN0
in[27] => demux12[27].a2.IN1
in[28] => demux12[28].a1.IN0
in[28] => demux12[28].a2.IN1
in[29] => demux12[29].a1.IN0
in[29] => demux12[29].a2.IN1
in[30] => demux12[30].a1.IN0
in[30] => demux12[30].a2.IN1
in[31] => demux12[31].a1.IN0
in[31] => demux12[31].a2.IN1
sel => l2.DATAIN
sel => demux12[0].a1.IN1
sel => demux12[1].a1.IN1
sel => demux12[2].a1.IN1
sel => demux12[3].a1.IN1
sel => demux12[4].a1.IN1
sel => demux12[5].a1.IN1
sel => demux12[6].a1.IN1
sel => demux12[7].a1.IN1
sel => demux12[8].a1.IN1
sel => demux12[9].a1.IN1
sel => demux12[10].a1.IN1
sel => demux12[11].a1.IN1
sel => demux12[12].a1.IN1
sel => demux12[13].a1.IN1
sel => demux12[14].a1.IN1
sel => demux12[15].a1.IN1
sel => demux12[16].a1.IN1
sel => demux12[17].a1.IN1
sel => demux12[18].a1.IN1
sel => demux12[19].a1.IN1
sel => demux12[20].a1.IN1
sel => demux12[21].a1.IN1
sel => demux12[22].a1.IN1
sel => demux12[23].a1.IN1
sel => demux12[24].a1.IN1
sel => demux12[25].a1.IN1
sel => demux12[26].a1.IN1
sel => demux12[27].a1.IN1
sel => demux12[28].a1.IN1
sel => demux12[29].a1.IN1
sel => demux12[30].a1.IN1
sel => demux12[31].a1.IN1


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|rwDemux:rwdm|demux1_32_1bit:d|demux1_2:dmLevel4[6].level4
a[0] <= demux12[0].a1.DB_MAX_OUTPUT_PORT_TYPE
a[1] <= demux12[1].a1.DB_MAX_OUTPUT_PORT_TYPE
a[2] <= demux12[2].a1.DB_MAX_OUTPUT_PORT_TYPE
a[3] <= demux12[3].a1.DB_MAX_OUTPUT_PORT_TYPE
a[4] <= demux12[4].a1.DB_MAX_OUTPUT_PORT_TYPE
a[5] <= demux12[5].a1.DB_MAX_OUTPUT_PORT_TYPE
a[6] <= demux12[6].a1.DB_MAX_OUTPUT_PORT_TYPE
a[7] <= demux12[7].a1.DB_MAX_OUTPUT_PORT_TYPE
a[8] <= demux12[8].a1.DB_MAX_OUTPUT_PORT_TYPE
a[9] <= demux12[9].a1.DB_MAX_OUTPUT_PORT_TYPE
a[10] <= demux12[10].a1.DB_MAX_OUTPUT_PORT_TYPE
a[11] <= demux12[11].a1.DB_MAX_OUTPUT_PORT_TYPE
a[12] <= demux12[12].a1.DB_MAX_OUTPUT_PORT_TYPE
a[13] <= demux12[13].a1.DB_MAX_OUTPUT_PORT_TYPE
a[14] <= demux12[14].a1.DB_MAX_OUTPUT_PORT_TYPE
a[15] <= demux12[15].a1.DB_MAX_OUTPUT_PORT_TYPE
a[16] <= demux12[16].a1.DB_MAX_OUTPUT_PORT_TYPE
a[17] <= demux12[17].a1.DB_MAX_OUTPUT_PORT_TYPE
a[18] <= demux12[18].a1.DB_MAX_OUTPUT_PORT_TYPE
a[19] <= demux12[19].a1.DB_MAX_OUTPUT_PORT_TYPE
a[20] <= demux12[20].a1.DB_MAX_OUTPUT_PORT_TYPE
a[21] <= demux12[21].a1.DB_MAX_OUTPUT_PORT_TYPE
a[22] <= demux12[22].a1.DB_MAX_OUTPUT_PORT_TYPE
a[23] <= demux12[23].a1.DB_MAX_OUTPUT_PORT_TYPE
a[24] <= demux12[24].a1.DB_MAX_OUTPUT_PORT_TYPE
a[25] <= demux12[25].a1.DB_MAX_OUTPUT_PORT_TYPE
a[26] <= demux12[26].a1.DB_MAX_OUTPUT_PORT_TYPE
a[27] <= demux12[27].a1.DB_MAX_OUTPUT_PORT_TYPE
a[28] <= demux12[28].a1.DB_MAX_OUTPUT_PORT_TYPE
a[29] <= demux12[29].a1.DB_MAX_OUTPUT_PORT_TYPE
a[30] <= demux12[30].a1.DB_MAX_OUTPUT_PORT_TYPE
a[31] <= demux12[31].a1.DB_MAX_OUTPUT_PORT_TYPE
b[0] <= demux12[0].a2.DB_MAX_OUTPUT_PORT_TYPE
b[1] <= demux12[1].a2.DB_MAX_OUTPUT_PORT_TYPE
b[2] <= demux12[2].a2.DB_MAX_OUTPUT_PORT_TYPE
b[3] <= demux12[3].a2.DB_MAX_OUTPUT_PORT_TYPE
b[4] <= demux12[4].a2.DB_MAX_OUTPUT_PORT_TYPE
b[5] <= demux12[5].a2.DB_MAX_OUTPUT_PORT_TYPE
b[6] <= demux12[6].a2.DB_MAX_OUTPUT_PORT_TYPE
b[7] <= demux12[7].a2.DB_MAX_OUTPUT_PORT_TYPE
b[8] <= demux12[8].a2.DB_MAX_OUTPUT_PORT_TYPE
b[9] <= demux12[9].a2.DB_MAX_OUTPUT_PORT_TYPE
b[10] <= demux12[10].a2.DB_MAX_OUTPUT_PORT_TYPE
b[11] <= demux12[11].a2.DB_MAX_OUTPUT_PORT_TYPE
b[12] <= demux12[12].a2.DB_MAX_OUTPUT_PORT_TYPE
b[13] <= demux12[13].a2.DB_MAX_OUTPUT_PORT_TYPE
b[14] <= demux12[14].a2.DB_MAX_OUTPUT_PORT_TYPE
b[15] <= demux12[15].a2.DB_MAX_OUTPUT_PORT_TYPE
b[16] <= demux12[16].a2.DB_MAX_OUTPUT_PORT_TYPE
b[17] <= demux12[17].a2.DB_MAX_OUTPUT_PORT_TYPE
b[18] <= demux12[18].a2.DB_MAX_OUTPUT_PORT_TYPE
b[19] <= demux12[19].a2.DB_MAX_OUTPUT_PORT_TYPE
b[20] <= demux12[20].a2.DB_MAX_OUTPUT_PORT_TYPE
b[21] <= demux12[21].a2.DB_MAX_OUTPUT_PORT_TYPE
b[22] <= demux12[22].a2.DB_MAX_OUTPUT_PORT_TYPE
b[23] <= demux12[23].a2.DB_MAX_OUTPUT_PORT_TYPE
b[24] <= demux12[24].a2.DB_MAX_OUTPUT_PORT_TYPE
b[25] <= demux12[25].a2.DB_MAX_OUTPUT_PORT_TYPE
b[26] <= demux12[26].a2.DB_MAX_OUTPUT_PORT_TYPE
b[27] <= demux12[27].a2.DB_MAX_OUTPUT_PORT_TYPE
b[28] <= demux12[28].a2.DB_MAX_OUTPUT_PORT_TYPE
b[29] <= demux12[29].a2.DB_MAX_OUTPUT_PORT_TYPE
b[30] <= demux12[30].a2.DB_MAX_OUTPUT_PORT_TYPE
b[31] <= demux12[31].a2.DB_MAX_OUTPUT_PORT_TYPE
in[0] => demux12[0].a1.IN0
in[0] => demux12[0].a2.IN1
in[1] => demux12[1].a1.IN0
in[1] => demux12[1].a2.IN1
in[2] => demux12[2].a1.IN0
in[2] => demux12[2].a2.IN1
in[3] => demux12[3].a1.IN0
in[3] => demux12[3].a2.IN1
in[4] => demux12[4].a1.IN0
in[4] => demux12[4].a2.IN1
in[5] => demux12[5].a1.IN0
in[5] => demux12[5].a2.IN1
in[6] => demux12[6].a1.IN0
in[6] => demux12[6].a2.IN1
in[7] => demux12[7].a1.IN0
in[7] => demux12[7].a2.IN1
in[8] => demux12[8].a1.IN0
in[8] => demux12[8].a2.IN1
in[9] => demux12[9].a1.IN0
in[9] => demux12[9].a2.IN1
in[10] => demux12[10].a1.IN0
in[10] => demux12[10].a2.IN1
in[11] => demux12[11].a1.IN0
in[11] => demux12[11].a2.IN1
in[12] => demux12[12].a1.IN0
in[12] => demux12[12].a2.IN1
in[13] => demux12[13].a1.IN0
in[13] => demux12[13].a2.IN1
in[14] => demux12[14].a1.IN0
in[14] => demux12[14].a2.IN1
in[15] => demux12[15].a1.IN0
in[15] => demux12[15].a2.IN1
in[16] => demux12[16].a1.IN0
in[16] => demux12[16].a2.IN1
in[17] => demux12[17].a1.IN0
in[17] => demux12[17].a2.IN1
in[18] => demux12[18].a1.IN0
in[18] => demux12[18].a2.IN1
in[19] => demux12[19].a1.IN0
in[19] => demux12[19].a2.IN1
in[20] => demux12[20].a1.IN0
in[20] => demux12[20].a2.IN1
in[21] => demux12[21].a1.IN0
in[21] => demux12[21].a2.IN1
in[22] => demux12[22].a1.IN0
in[22] => demux12[22].a2.IN1
in[23] => demux12[23].a1.IN0
in[23] => demux12[23].a2.IN1
in[24] => demux12[24].a1.IN0
in[24] => demux12[24].a2.IN1
in[25] => demux12[25].a1.IN0
in[25] => demux12[25].a2.IN1
in[26] => demux12[26].a1.IN0
in[26] => demux12[26].a2.IN1
in[27] => demux12[27].a1.IN0
in[27] => demux12[27].a2.IN1
in[28] => demux12[28].a1.IN0
in[28] => demux12[28].a2.IN1
in[29] => demux12[29].a1.IN0
in[29] => demux12[29].a2.IN1
in[30] => demux12[30].a1.IN0
in[30] => demux12[30].a2.IN1
in[31] => demux12[31].a1.IN0
in[31] => demux12[31].a2.IN1
sel => l2.DATAIN
sel => demux12[0].a1.IN1
sel => demux12[1].a1.IN1
sel => demux12[2].a1.IN1
sel => demux12[3].a1.IN1
sel => demux12[4].a1.IN1
sel => demux12[5].a1.IN1
sel => demux12[6].a1.IN1
sel => demux12[7].a1.IN1
sel => demux12[8].a1.IN1
sel => demux12[9].a1.IN1
sel => demux12[10].a1.IN1
sel => demux12[11].a1.IN1
sel => demux12[12].a1.IN1
sel => demux12[13].a1.IN1
sel => demux12[14].a1.IN1
sel => demux12[15].a1.IN1
sel => demux12[16].a1.IN1
sel => demux12[17].a1.IN1
sel => demux12[18].a1.IN1
sel => demux12[19].a1.IN1
sel => demux12[20].a1.IN1
sel => demux12[21].a1.IN1
sel => demux12[22].a1.IN1
sel => demux12[23].a1.IN1
sel => demux12[24].a1.IN1
sel => demux12[25].a1.IN1
sel => demux12[26].a1.IN1
sel => demux12[27].a1.IN1
sel => demux12[28].a1.IN1
sel => demux12[29].a1.IN1
sel => demux12[30].a1.IN1
sel => demux12[31].a1.IN1


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|rwDemux:rwdm|demux1_32_1bit:d|demux1_2:dmLevel4[7].level4
a[0] <= demux12[0].a1.DB_MAX_OUTPUT_PORT_TYPE
a[1] <= demux12[1].a1.DB_MAX_OUTPUT_PORT_TYPE
a[2] <= demux12[2].a1.DB_MAX_OUTPUT_PORT_TYPE
a[3] <= demux12[3].a1.DB_MAX_OUTPUT_PORT_TYPE
a[4] <= demux12[4].a1.DB_MAX_OUTPUT_PORT_TYPE
a[5] <= demux12[5].a1.DB_MAX_OUTPUT_PORT_TYPE
a[6] <= demux12[6].a1.DB_MAX_OUTPUT_PORT_TYPE
a[7] <= demux12[7].a1.DB_MAX_OUTPUT_PORT_TYPE
a[8] <= demux12[8].a1.DB_MAX_OUTPUT_PORT_TYPE
a[9] <= demux12[9].a1.DB_MAX_OUTPUT_PORT_TYPE
a[10] <= demux12[10].a1.DB_MAX_OUTPUT_PORT_TYPE
a[11] <= demux12[11].a1.DB_MAX_OUTPUT_PORT_TYPE
a[12] <= demux12[12].a1.DB_MAX_OUTPUT_PORT_TYPE
a[13] <= demux12[13].a1.DB_MAX_OUTPUT_PORT_TYPE
a[14] <= demux12[14].a1.DB_MAX_OUTPUT_PORT_TYPE
a[15] <= demux12[15].a1.DB_MAX_OUTPUT_PORT_TYPE
a[16] <= demux12[16].a1.DB_MAX_OUTPUT_PORT_TYPE
a[17] <= demux12[17].a1.DB_MAX_OUTPUT_PORT_TYPE
a[18] <= demux12[18].a1.DB_MAX_OUTPUT_PORT_TYPE
a[19] <= demux12[19].a1.DB_MAX_OUTPUT_PORT_TYPE
a[20] <= demux12[20].a1.DB_MAX_OUTPUT_PORT_TYPE
a[21] <= demux12[21].a1.DB_MAX_OUTPUT_PORT_TYPE
a[22] <= demux12[22].a1.DB_MAX_OUTPUT_PORT_TYPE
a[23] <= demux12[23].a1.DB_MAX_OUTPUT_PORT_TYPE
a[24] <= demux12[24].a1.DB_MAX_OUTPUT_PORT_TYPE
a[25] <= demux12[25].a1.DB_MAX_OUTPUT_PORT_TYPE
a[26] <= demux12[26].a1.DB_MAX_OUTPUT_PORT_TYPE
a[27] <= demux12[27].a1.DB_MAX_OUTPUT_PORT_TYPE
a[28] <= demux12[28].a1.DB_MAX_OUTPUT_PORT_TYPE
a[29] <= demux12[29].a1.DB_MAX_OUTPUT_PORT_TYPE
a[30] <= demux12[30].a1.DB_MAX_OUTPUT_PORT_TYPE
a[31] <= demux12[31].a1.DB_MAX_OUTPUT_PORT_TYPE
b[0] <= demux12[0].a2.DB_MAX_OUTPUT_PORT_TYPE
b[1] <= demux12[1].a2.DB_MAX_OUTPUT_PORT_TYPE
b[2] <= demux12[2].a2.DB_MAX_OUTPUT_PORT_TYPE
b[3] <= demux12[3].a2.DB_MAX_OUTPUT_PORT_TYPE
b[4] <= demux12[4].a2.DB_MAX_OUTPUT_PORT_TYPE
b[5] <= demux12[5].a2.DB_MAX_OUTPUT_PORT_TYPE
b[6] <= demux12[6].a2.DB_MAX_OUTPUT_PORT_TYPE
b[7] <= demux12[7].a2.DB_MAX_OUTPUT_PORT_TYPE
b[8] <= demux12[8].a2.DB_MAX_OUTPUT_PORT_TYPE
b[9] <= demux12[9].a2.DB_MAX_OUTPUT_PORT_TYPE
b[10] <= demux12[10].a2.DB_MAX_OUTPUT_PORT_TYPE
b[11] <= demux12[11].a2.DB_MAX_OUTPUT_PORT_TYPE
b[12] <= demux12[12].a2.DB_MAX_OUTPUT_PORT_TYPE
b[13] <= demux12[13].a2.DB_MAX_OUTPUT_PORT_TYPE
b[14] <= demux12[14].a2.DB_MAX_OUTPUT_PORT_TYPE
b[15] <= demux12[15].a2.DB_MAX_OUTPUT_PORT_TYPE
b[16] <= demux12[16].a2.DB_MAX_OUTPUT_PORT_TYPE
b[17] <= demux12[17].a2.DB_MAX_OUTPUT_PORT_TYPE
b[18] <= demux12[18].a2.DB_MAX_OUTPUT_PORT_TYPE
b[19] <= demux12[19].a2.DB_MAX_OUTPUT_PORT_TYPE
b[20] <= demux12[20].a2.DB_MAX_OUTPUT_PORT_TYPE
b[21] <= demux12[21].a2.DB_MAX_OUTPUT_PORT_TYPE
b[22] <= demux12[22].a2.DB_MAX_OUTPUT_PORT_TYPE
b[23] <= demux12[23].a2.DB_MAX_OUTPUT_PORT_TYPE
b[24] <= demux12[24].a2.DB_MAX_OUTPUT_PORT_TYPE
b[25] <= demux12[25].a2.DB_MAX_OUTPUT_PORT_TYPE
b[26] <= demux12[26].a2.DB_MAX_OUTPUT_PORT_TYPE
b[27] <= demux12[27].a2.DB_MAX_OUTPUT_PORT_TYPE
b[28] <= demux12[28].a2.DB_MAX_OUTPUT_PORT_TYPE
b[29] <= demux12[29].a2.DB_MAX_OUTPUT_PORT_TYPE
b[30] <= demux12[30].a2.DB_MAX_OUTPUT_PORT_TYPE
b[31] <= demux12[31].a2.DB_MAX_OUTPUT_PORT_TYPE
in[0] => demux12[0].a1.IN0
in[0] => demux12[0].a2.IN1
in[1] => demux12[1].a1.IN0
in[1] => demux12[1].a2.IN1
in[2] => demux12[2].a1.IN0
in[2] => demux12[2].a2.IN1
in[3] => demux12[3].a1.IN0
in[3] => demux12[3].a2.IN1
in[4] => demux12[4].a1.IN0
in[4] => demux12[4].a2.IN1
in[5] => demux12[5].a1.IN0
in[5] => demux12[5].a2.IN1
in[6] => demux12[6].a1.IN0
in[6] => demux12[6].a2.IN1
in[7] => demux12[7].a1.IN0
in[7] => demux12[7].a2.IN1
in[8] => demux12[8].a1.IN0
in[8] => demux12[8].a2.IN1
in[9] => demux12[9].a1.IN0
in[9] => demux12[9].a2.IN1
in[10] => demux12[10].a1.IN0
in[10] => demux12[10].a2.IN1
in[11] => demux12[11].a1.IN0
in[11] => demux12[11].a2.IN1
in[12] => demux12[12].a1.IN0
in[12] => demux12[12].a2.IN1
in[13] => demux12[13].a1.IN0
in[13] => demux12[13].a2.IN1
in[14] => demux12[14].a1.IN0
in[14] => demux12[14].a2.IN1
in[15] => demux12[15].a1.IN0
in[15] => demux12[15].a2.IN1
in[16] => demux12[16].a1.IN0
in[16] => demux12[16].a2.IN1
in[17] => demux12[17].a1.IN0
in[17] => demux12[17].a2.IN1
in[18] => demux12[18].a1.IN0
in[18] => demux12[18].a2.IN1
in[19] => demux12[19].a1.IN0
in[19] => demux12[19].a2.IN1
in[20] => demux12[20].a1.IN0
in[20] => demux12[20].a2.IN1
in[21] => demux12[21].a1.IN0
in[21] => demux12[21].a2.IN1
in[22] => demux12[22].a1.IN0
in[22] => demux12[22].a2.IN1
in[23] => demux12[23].a1.IN0
in[23] => demux12[23].a2.IN1
in[24] => demux12[24].a1.IN0
in[24] => demux12[24].a2.IN1
in[25] => demux12[25].a1.IN0
in[25] => demux12[25].a2.IN1
in[26] => demux12[26].a1.IN0
in[26] => demux12[26].a2.IN1
in[27] => demux12[27].a1.IN0
in[27] => demux12[27].a2.IN1
in[28] => demux12[28].a1.IN0
in[28] => demux12[28].a2.IN1
in[29] => demux12[29].a1.IN0
in[29] => demux12[29].a2.IN1
in[30] => demux12[30].a1.IN0
in[30] => demux12[30].a2.IN1
in[31] => demux12[31].a1.IN0
in[31] => demux12[31].a2.IN1
sel => l2.DATAIN
sel => demux12[0].a1.IN1
sel => demux12[1].a1.IN1
sel => demux12[2].a1.IN1
sel => demux12[3].a1.IN1
sel => demux12[4].a1.IN1
sel => demux12[5].a1.IN1
sel => demux12[6].a1.IN1
sel => demux12[7].a1.IN1
sel => demux12[8].a1.IN1
sel => demux12[9].a1.IN1
sel => demux12[10].a1.IN1
sel => demux12[11].a1.IN1
sel => demux12[12].a1.IN1
sel => demux12[13].a1.IN1
sel => demux12[14].a1.IN1
sel => demux12[15].a1.IN1
sel => demux12[16].a1.IN1
sel => demux12[17].a1.IN1
sel => demux12[18].a1.IN1
sel => demux12[19].a1.IN1
sel => demux12[20].a1.IN1
sel => demux12[21].a1.IN1
sel => demux12[22].a1.IN1
sel => demux12[23].a1.IN1
sel => demux12[24].a1.IN1
sel => demux12[25].a1.IN1
sel => demux12[26].a1.IN1
sel => demux12[27].a1.IN1
sel => demux12[28].a1.IN1
sel => demux12[29].a1.IN1
sel => demux12[30].a1.IN1
sel => demux12[31].a1.IN1


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|rwDemux:rwdm|demux1_32_1bit:d|demux1_2:dmLevel4[8].level4
a[0] <= demux12[0].a1.DB_MAX_OUTPUT_PORT_TYPE
a[1] <= demux12[1].a1.DB_MAX_OUTPUT_PORT_TYPE
a[2] <= demux12[2].a1.DB_MAX_OUTPUT_PORT_TYPE
a[3] <= demux12[3].a1.DB_MAX_OUTPUT_PORT_TYPE
a[4] <= demux12[4].a1.DB_MAX_OUTPUT_PORT_TYPE
a[5] <= demux12[5].a1.DB_MAX_OUTPUT_PORT_TYPE
a[6] <= demux12[6].a1.DB_MAX_OUTPUT_PORT_TYPE
a[7] <= demux12[7].a1.DB_MAX_OUTPUT_PORT_TYPE
a[8] <= demux12[8].a1.DB_MAX_OUTPUT_PORT_TYPE
a[9] <= demux12[9].a1.DB_MAX_OUTPUT_PORT_TYPE
a[10] <= demux12[10].a1.DB_MAX_OUTPUT_PORT_TYPE
a[11] <= demux12[11].a1.DB_MAX_OUTPUT_PORT_TYPE
a[12] <= demux12[12].a1.DB_MAX_OUTPUT_PORT_TYPE
a[13] <= demux12[13].a1.DB_MAX_OUTPUT_PORT_TYPE
a[14] <= demux12[14].a1.DB_MAX_OUTPUT_PORT_TYPE
a[15] <= demux12[15].a1.DB_MAX_OUTPUT_PORT_TYPE
a[16] <= demux12[16].a1.DB_MAX_OUTPUT_PORT_TYPE
a[17] <= demux12[17].a1.DB_MAX_OUTPUT_PORT_TYPE
a[18] <= demux12[18].a1.DB_MAX_OUTPUT_PORT_TYPE
a[19] <= demux12[19].a1.DB_MAX_OUTPUT_PORT_TYPE
a[20] <= demux12[20].a1.DB_MAX_OUTPUT_PORT_TYPE
a[21] <= demux12[21].a1.DB_MAX_OUTPUT_PORT_TYPE
a[22] <= demux12[22].a1.DB_MAX_OUTPUT_PORT_TYPE
a[23] <= demux12[23].a1.DB_MAX_OUTPUT_PORT_TYPE
a[24] <= demux12[24].a1.DB_MAX_OUTPUT_PORT_TYPE
a[25] <= demux12[25].a1.DB_MAX_OUTPUT_PORT_TYPE
a[26] <= demux12[26].a1.DB_MAX_OUTPUT_PORT_TYPE
a[27] <= demux12[27].a1.DB_MAX_OUTPUT_PORT_TYPE
a[28] <= demux12[28].a1.DB_MAX_OUTPUT_PORT_TYPE
a[29] <= demux12[29].a1.DB_MAX_OUTPUT_PORT_TYPE
a[30] <= demux12[30].a1.DB_MAX_OUTPUT_PORT_TYPE
a[31] <= demux12[31].a1.DB_MAX_OUTPUT_PORT_TYPE
b[0] <= demux12[0].a2.DB_MAX_OUTPUT_PORT_TYPE
b[1] <= demux12[1].a2.DB_MAX_OUTPUT_PORT_TYPE
b[2] <= demux12[2].a2.DB_MAX_OUTPUT_PORT_TYPE
b[3] <= demux12[3].a2.DB_MAX_OUTPUT_PORT_TYPE
b[4] <= demux12[4].a2.DB_MAX_OUTPUT_PORT_TYPE
b[5] <= demux12[5].a2.DB_MAX_OUTPUT_PORT_TYPE
b[6] <= demux12[6].a2.DB_MAX_OUTPUT_PORT_TYPE
b[7] <= demux12[7].a2.DB_MAX_OUTPUT_PORT_TYPE
b[8] <= demux12[8].a2.DB_MAX_OUTPUT_PORT_TYPE
b[9] <= demux12[9].a2.DB_MAX_OUTPUT_PORT_TYPE
b[10] <= demux12[10].a2.DB_MAX_OUTPUT_PORT_TYPE
b[11] <= demux12[11].a2.DB_MAX_OUTPUT_PORT_TYPE
b[12] <= demux12[12].a2.DB_MAX_OUTPUT_PORT_TYPE
b[13] <= demux12[13].a2.DB_MAX_OUTPUT_PORT_TYPE
b[14] <= demux12[14].a2.DB_MAX_OUTPUT_PORT_TYPE
b[15] <= demux12[15].a2.DB_MAX_OUTPUT_PORT_TYPE
b[16] <= demux12[16].a2.DB_MAX_OUTPUT_PORT_TYPE
b[17] <= demux12[17].a2.DB_MAX_OUTPUT_PORT_TYPE
b[18] <= demux12[18].a2.DB_MAX_OUTPUT_PORT_TYPE
b[19] <= demux12[19].a2.DB_MAX_OUTPUT_PORT_TYPE
b[20] <= demux12[20].a2.DB_MAX_OUTPUT_PORT_TYPE
b[21] <= demux12[21].a2.DB_MAX_OUTPUT_PORT_TYPE
b[22] <= demux12[22].a2.DB_MAX_OUTPUT_PORT_TYPE
b[23] <= demux12[23].a2.DB_MAX_OUTPUT_PORT_TYPE
b[24] <= demux12[24].a2.DB_MAX_OUTPUT_PORT_TYPE
b[25] <= demux12[25].a2.DB_MAX_OUTPUT_PORT_TYPE
b[26] <= demux12[26].a2.DB_MAX_OUTPUT_PORT_TYPE
b[27] <= demux12[27].a2.DB_MAX_OUTPUT_PORT_TYPE
b[28] <= demux12[28].a2.DB_MAX_OUTPUT_PORT_TYPE
b[29] <= demux12[29].a2.DB_MAX_OUTPUT_PORT_TYPE
b[30] <= demux12[30].a2.DB_MAX_OUTPUT_PORT_TYPE
b[31] <= demux12[31].a2.DB_MAX_OUTPUT_PORT_TYPE
in[0] => demux12[0].a1.IN0
in[0] => demux12[0].a2.IN1
in[1] => demux12[1].a1.IN0
in[1] => demux12[1].a2.IN1
in[2] => demux12[2].a1.IN0
in[2] => demux12[2].a2.IN1
in[3] => demux12[3].a1.IN0
in[3] => demux12[3].a2.IN1
in[4] => demux12[4].a1.IN0
in[4] => demux12[4].a2.IN1
in[5] => demux12[5].a1.IN0
in[5] => demux12[5].a2.IN1
in[6] => demux12[6].a1.IN0
in[6] => demux12[6].a2.IN1
in[7] => demux12[7].a1.IN0
in[7] => demux12[7].a2.IN1
in[8] => demux12[8].a1.IN0
in[8] => demux12[8].a2.IN1
in[9] => demux12[9].a1.IN0
in[9] => demux12[9].a2.IN1
in[10] => demux12[10].a1.IN0
in[10] => demux12[10].a2.IN1
in[11] => demux12[11].a1.IN0
in[11] => demux12[11].a2.IN1
in[12] => demux12[12].a1.IN0
in[12] => demux12[12].a2.IN1
in[13] => demux12[13].a1.IN0
in[13] => demux12[13].a2.IN1
in[14] => demux12[14].a1.IN0
in[14] => demux12[14].a2.IN1
in[15] => demux12[15].a1.IN0
in[15] => demux12[15].a2.IN1
in[16] => demux12[16].a1.IN0
in[16] => demux12[16].a2.IN1
in[17] => demux12[17].a1.IN0
in[17] => demux12[17].a2.IN1
in[18] => demux12[18].a1.IN0
in[18] => demux12[18].a2.IN1
in[19] => demux12[19].a1.IN0
in[19] => demux12[19].a2.IN1
in[20] => demux12[20].a1.IN0
in[20] => demux12[20].a2.IN1
in[21] => demux12[21].a1.IN0
in[21] => demux12[21].a2.IN1
in[22] => demux12[22].a1.IN0
in[22] => demux12[22].a2.IN1
in[23] => demux12[23].a1.IN0
in[23] => demux12[23].a2.IN1
in[24] => demux12[24].a1.IN0
in[24] => demux12[24].a2.IN1
in[25] => demux12[25].a1.IN0
in[25] => demux12[25].a2.IN1
in[26] => demux12[26].a1.IN0
in[26] => demux12[26].a2.IN1
in[27] => demux12[27].a1.IN0
in[27] => demux12[27].a2.IN1
in[28] => demux12[28].a1.IN0
in[28] => demux12[28].a2.IN1
in[29] => demux12[29].a1.IN0
in[29] => demux12[29].a2.IN1
in[30] => demux12[30].a1.IN0
in[30] => demux12[30].a2.IN1
in[31] => demux12[31].a1.IN0
in[31] => demux12[31].a2.IN1
sel => l2.DATAIN
sel => demux12[0].a1.IN1
sel => demux12[1].a1.IN1
sel => demux12[2].a1.IN1
sel => demux12[3].a1.IN1
sel => demux12[4].a1.IN1
sel => demux12[5].a1.IN1
sel => demux12[6].a1.IN1
sel => demux12[7].a1.IN1
sel => demux12[8].a1.IN1
sel => demux12[9].a1.IN1
sel => demux12[10].a1.IN1
sel => demux12[11].a1.IN1
sel => demux12[12].a1.IN1
sel => demux12[13].a1.IN1
sel => demux12[14].a1.IN1
sel => demux12[15].a1.IN1
sel => demux12[16].a1.IN1
sel => demux12[17].a1.IN1
sel => demux12[18].a1.IN1
sel => demux12[19].a1.IN1
sel => demux12[20].a1.IN1
sel => demux12[21].a1.IN1
sel => demux12[22].a1.IN1
sel => demux12[23].a1.IN1
sel => demux12[24].a1.IN1
sel => demux12[25].a1.IN1
sel => demux12[26].a1.IN1
sel => demux12[27].a1.IN1
sel => demux12[28].a1.IN1
sel => demux12[29].a1.IN1
sel => demux12[30].a1.IN1
sel => demux12[31].a1.IN1


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|rwDemux:rwdm|demux1_32_1bit:d|demux1_2:dmLevel4[9].level4
a[0] <= demux12[0].a1.DB_MAX_OUTPUT_PORT_TYPE
a[1] <= demux12[1].a1.DB_MAX_OUTPUT_PORT_TYPE
a[2] <= demux12[2].a1.DB_MAX_OUTPUT_PORT_TYPE
a[3] <= demux12[3].a1.DB_MAX_OUTPUT_PORT_TYPE
a[4] <= demux12[4].a1.DB_MAX_OUTPUT_PORT_TYPE
a[5] <= demux12[5].a1.DB_MAX_OUTPUT_PORT_TYPE
a[6] <= demux12[6].a1.DB_MAX_OUTPUT_PORT_TYPE
a[7] <= demux12[7].a1.DB_MAX_OUTPUT_PORT_TYPE
a[8] <= demux12[8].a1.DB_MAX_OUTPUT_PORT_TYPE
a[9] <= demux12[9].a1.DB_MAX_OUTPUT_PORT_TYPE
a[10] <= demux12[10].a1.DB_MAX_OUTPUT_PORT_TYPE
a[11] <= demux12[11].a1.DB_MAX_OUTPUT_PORT_TYPE
a[12] <= demux12[12].a1.DB_MAX_OUTPUT_PORT_TYPE
a[13] <= demux12[13].a1.DB_MAX_OUTPUT_PORT_TYPE
a[14] <= demux12[14].a1.DB_MAX_OUTPUT_PORT_TYPE
a[15] <= demux12[15].a1.DB_MAX_OUTPUT_PORT_TYPE
a[16] <= demux12[16].a1.DB_MAX_OUTPUT_PORT_TYPE
a[17] <= demux12[17].a1.DB_MAX_OUTPUT_PORT_TYPE
a[18] <= demux12[18].a1.DB_MAX_OUTPUT_PORT_TYPE
a[19] <= demux12[19].a1.DB_MAX_OUTPUT_PORT_TYPE
a[20] <= demux12[20].a1.DB_MAX_OUTPUT_PORT_TYPE
a[21] <= demux12[21].a1.DB_MAX_OUTPUT_PORT_TYPE
a[22] <= demux12[22].a1.DB_MAX_OUTPUT_PORT_TYPE
a[23] <= demux12[23].a1.DB_MAX_OUTPUT_PORT_TYPE
a[24] <= demux12[24].a1.DB_MAX_OUTPUT_PORT_TYPE
a[25] <= demux12[25].a1.DB_MAX_OUTPUT_PORT_TYPE
a[26] <= demux12[26].a1.DB_MAX_OUTPUT_PORT_TYPE
a[27] <= demux12[27].a1.DB_MAX_OUTPUT_PORT_TYPE
a[28] <= demux12[28].a1.DB_MAX_OUTPUT_PORT_TYPE
a[29] <= demux12[29].a1.DB_MAX_OUTPUT_PORT_TYPE
a[30] <= demux12[30].a1.DB_MAX_OUTPUT_PORT_TYPE
a[31] <= demux12[31].a1.DB_MAX_OUTPUT_PORT_TYPE
b[0] <= demux12[0].a2.DB_MAX_OUTPUT_PORT_TYPE
b[1] <= demux12[1].a2.DB_MAX_OUTPUT_PORT_TYPE
b[2] <= demux12[2].a2.DB_MAX_OUTPUT_PORT_TYPE
b[3] <= demux12[3].a2.DB_MAX_OUTPUT_PORT_TYPE
b[4] <= demux12[4].a2.DB_MAX_OUTPUT_PORT_TYPE
b[5] <= demux12[5].a2.DB_MAX_OUTPUT_PORT_TYPE
b[6] <= demux12[6].a2.DB_MAX_OUTPUT_PORT_TYPE
b[7] <= demux12[7].a2.DB_MAX_OUTPUT_PORT_TYPE
b[8] <= demux12[8].a2.DB_MAX_OUTPUT_PORT_TYPE
b[9] <= demux12[9].a2.DB_MAX_OUTPUT_PORT_TYPE
b[10] <= demux12[10].a2.DB_MAX_OUTPUT_PORT_TYPE
b[11] <= demux12[11].a2.DB_MAX_OUTPUT_PORT_TYPE
b[12] <= demux12[12].a2.DB_MAX_OUTPUT_PORT_TYPE
b[13] <= demux12[13].a2.DB_MAX_OUTPUT_PORT_TYPE
b[14] <= demux12[14].a2.DB_MAX_OUTPUT_PORT_TYPE
b[15] <= demux12[15].a2.DB_MAX_OUTPUT_PORT_TYPE
b[16] <= demux12[16].a2.DB_MAX_OUTPUT_PORT_TYPE
b[17] <= demux12[17].a2.DB_MAX_OUTPUT_PORT_TYPE
b[18] <= demux12[18].a2.DB_MAX_OUTPUT_PORT_TYPE
b[19] <= demux12[19].a2.DB_MAX_OUTPUT_PORT_TYPE
b[20] <= demux12[20].a2.DB_MAX_OUTPUT_PORT_TYPE
b[21] <= demux12[21].a2.DB_MAX_OUTPUT_PORT_TYPE
b[22] <= demux12[22].a2.DB_MAX_OUTPUT_PORT_TYPE
b[23] <= demux12[23].a2.DB_MAX_OUTPUT_PORT_TYPE
b[24] <= demux12[24].a2.DB_MAX_OUTPUT_PORT_TYPE
b[25] <= demux12[25].a2.DB_MAX_OUTPUT_PORT_TYPE
b[26] <= demux12[26].a2.DB_MAX_OUTPUT_PORT_TYPE
b[27] <= demux12[27].a2.DB_MAX_OUTPUT_PORT_TYPE
b[28] <= demux12[28].a2.DB_MAX_OUTPUT_PORT_TYPE
b[29] <= demux12[29].a2.DB_MAX_OUTPUT_PORT_TYPE
b[30] <= demux12[30].a2.DB_MAX_OUTPUT_PORT_TYPE
b[31] <= demux12[31].a2.DB_MAX_OUTPUT_PORT_TYPE
in[0] => demux12[0].a1.IN0
in[0] => demux12[0].a2.IN1
in[1] => demux12[1].a1.IN0
in[1] => demux12[1].a2.IN1
in[2] => demux12[2].a1.IN0
in[2] => demux12[2].a2.IN1
in[3] => demux12[3].a1.IN0
in[3] => demux12[3].a2.IN1
in[4] => demux12[4].a1.IN0
in[4] => demux12[4].a2.IN1
in[5] => demux12[5].a1.IN0
in[5] => demux12[5].a2.IN1
in[6] => demux12[6].a1.IN0
in[6] => demux12[6].a2.IN1
in[7] => demux12[7].a1.IN0
in[7] => demux12[7].a2.IN1
in[8] => demux12[8].a1.IN0
in[8] => demux12[8].a2.IN1
in[9] => demux12[9].a1.IN0
in[9] => demux12[9].a2.IN1
in[10] => demux12[10].a1.IN0
in[10] => demux12[10].a2.IN1
in[11] => demux12[11].a1.IN0
in[11] => demux12[11].a2.IN1
in[12] => demux12[12].a1.IN0
in[12] => demux12[12].a2.IN1
in[13] => demux12[13].a1.IN0
in[13] => demux12[13].a2.IN1
in[14] => demux12[14].a1.IN0
in[14] => demux12[14].a2.IN1
in[15] => demux12[15].a1.IN0
in[15] => demux12[15].a2.IN1
in[16] => demux12[16].a1.IN0
in[16] => demux12[16].a2.IN1
in[17] => demux12[17].a1.IN0
in[17] => demux12[17].a2.IN1
in[18] => demux12[18].a1.IN0
in[18] => demux12[18].a2.IN1
in[19] => demux12[19].a1.IN0
in[19] => demux12[19].a2.IN1
in[20] => demux12[20].a1.IN0
in[20] => demux12[20].a2.IN1
in[21] => demux12[21].a1.IN0
in[21] => demux12[21].a2.IN1
in[22] => demux12[22].a1.IN0
in[22] => demux12[22].a2.IN1
in[23] => demux12[23].a1.IN0
in[23] => demux12[23].a2.IN1
in[24] => demux12[24].a1.IN0
in[24] => demux12[24].a2.IN1
in[25] => demux12[25].a1.IN0
in[25] => demux12[25].a2.IN1
in[26] => demux12[26].a1.IN0
in[26] => demux12[26].a2.IN1
in[27] => demux12[27].a1.IN0
in[27] => demux12[27].a2.IN1
in[28] => demux12[28].a1.IN0
in[28] => demux12[28].a2.IN1
in[29] => demux12[29].a1.IN0
in[29] => demux12[29].a2.IN1
in[30] => demux12[30].a1.IN0
in[30] => demux12[30].a2.IN1
in[31] => demux12[31].a1.IN0
in[31] => demux12[31].a2.IN1
sel => l2.DATAIN
sel => demux12[0].a1.IN1
sel => demux12[1].a1.IN1
sel => demux12[2].a1.IN1
sel => demux12[3].a1.IN1
sel => demux12[4].a1.IN1
sel => demux12[5].a1.IN1
sel => demux12[6].a1.IN1
sel => demux12[7].a1.IN1
sel => demux12[8].a1.IN1
sel => demux12[9].a1.IN1
sel => demux12[10].a1.IN1
sel => demux12[11].a1.IN1
sel => demux12[12].a1.IN1
sel => demux12[13].a1.IN1
sel => demux12[14].a1.IN1
sel => demux12[15].a1.IN1
sel => demux12[16].a1.IN1
sel => demux12[17].a1.IN1
sel => demux12[18].a1.IN1
sel => demux12[19].a1.IN1
sel => demux12[20].a1.IN1
sel => demux12[21].a1.IN1
sel => demux12[22].a1.IN1
sel => demux12[23].a1.IN1
sel => demux12[24].a1.IN1
sel => demux12[25].a1.IN1
sel => demux12[26].a1.IN1
sel => demux12[27].a1.IN1
sel => demux12[28].a1.IN1
sel => demux12[29].a1.IN1
sel => demux12[30].a1.IN1
sel => demux12[31].a1.IN1


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|rwDemux:rwdm|demux1_32_1bit:d|demux1_2:dmLevel4[10].level4
a[0] <= demux12[0].a1.DB_MAX_OUTPUT_PORT_TYPE
a[1] <= demux12[1].a1.DB_MAX_OUTPUT_PORT_TYPE
a[2] <= demux12[2].a1.DB_MAX_OUTPUT_PORT_TYPE
a[3] <= demux12[3].a1.DB_MAX_OUTPUT_PORT_TYPE
a[4] <= demux12[4].a1.DB_MAX_OUTPUT_PORT_TYPE
a[5] <= demux12[5].a1.DB_MAX_OUTPUT_PORT_TYPE
a[6] <= demux12[6].a1.DB_MAX_OUTPUT_PORT_TYPE
a[7] <= demux12[7].a1.DB_MAX_OUTPUT_PORT_TYPE
a[8] <= demux12[8].a1.DB_MAX_OUTPUT_PORT_TYPE
a[9] <= demux12[9].a1.DB_MAX_OUTPUT_PORT_TYPE
a[10] <= demux12[10].a1.DB_MAX_OUTPUT_PORT_TYPE
a[11] <= demux12[11].a1.DB_MAX_OUTPUT_PORT_TYPE
a[12] <= demux12[12].a1.DB_MAX_OUTPUT_PORT_TYPE
a[13] <= demux12[13].a1.DB_MAX_OUTPUT_PORT_TYPE
a[14] <= demux12[14].a1.DB_MAX_OUTPUT_PORT_TYPE
a[15] <= demux12[15].a1.DB_MAX_OUTPUT_PORT_TYPE
a[16] <= demux12[16].a1.DB_MAX_OUTPUT_PORT_TYPE
a[17] <= demux12[17].a1.DB_MAX_OUTPUT_PORT_TYPE
a[18] <= demux12[18].a1.DB_MAX_OUTPUT_PORT_TYPE
a[19] <= demux12[19].a1.DB_MAX_OUTPUT_PORT_TYPE
a[20] <= demux12[20].a1.DB_MAX_OUTPUT_PORT_TYPE
a[21] <= demux12[21].a1.DB_MAX_OUTPUT_PORT_TYPE
a[22] <= demux12[22].a1.DB_MAX_OUTPUT_PORT_TYPE
a[23] <= demux12[23].a1.DB_MAX_OUTPUT_PORT_TYPE
a[24] <= demux12[24].a1.DB_MAX_OUTPUT_PORT_TYPE
a[25] <= demux12[25].a1.DB_MAX_OUTPUT_PORT_TYPE
a[26] <= demux12[26].a1.DB_MAX_OUTPUT_PORT_TYPE
a[27] <= demux12[27].a1.DB_MAX_OUTPUT_PORT_TYPE
a[28] <= demux12[28].a1.DB_MAX_OUTPUT_PORT_TYPE
a[29] <= demux12[29].a1.DB_MAX_OUTPUT_PORT_TYPE
a[30] <= demux12[30].a1.DB_MAX_OUTPUT_PORT_TYPE
a[31] <= demux12[31].a1.DB_MAX_OUTPUT_PORT_TYPE
b[0] <= demux12[0].a2.DB_MAX_OUTPUT_PORT_TYPE
b[1] <= demux12[1].a2.DB_MAX_OUTPUT_PORT_TYPE
b[2] <= demux12[2].a2.DB_MAX_OUTPUT_PORT_TYPE
b[3] <= demux12[3].a2.DB_MAX_OUTPUT_PORT_TYPE
b[4] <= demux12[4].a2.DB_MAX_OUTPUT_PORT_TYPE
b[5] <= demux12[5].a2.DB_MAX_OUTPUT_PORT_TYPE
b[6] <= demux12[6].a2.DB_MAX_OUTPUT_PORT_TYPE
b[7] <= demux12[7].a2.DB_MAX_OUTPUT_PORT_TYPE
b[8] <= demux12[8].a2.DB_MAX_OUTPUT_PORT_TYPE
b[9] <= demux12[9].a2.DB_MAX_OUTPUT_PORT_TYPE
b[10] <= demux12[10].a2.DB_MAX_OUTPUT_PORT_TYPE
b[11] <= demux12[11].a2.DB_MAX_OUTPUT_PORT_TYPE
b[12] <= demux12[12].a2.DB_MAX_OUTPUT_PORT_TYPE
b[13] <= demux12[13].a2.DB_MAX_OUTPUT_PORT_TYPE
b[14] <= demux12[14].a2.DB_MAX_OUTPUT_PORT_TYPE
b[15] <= demux12[15].a2.DB_MAX_OUTPUT_PORT_TYPE
b[16] <= demux12[16].a2.DB_MAX_OUTPUT_PORT_TYPE
b[17] <= demux12[17].a2.DB_MAX_OUTPUT_PORT_TYPE
b[18] <= demux12[18].a2.DB_MAX_OUTPUT_PORT_TYPE
b[19] <= demux12[19].a2.DB_MAX_OUTPUT_PORT_TYPE
b[20] <= demux12[20].a2.DB_MAX_OUTPUT_PORT_TYPE
b[21] <= demux12[21].a2.DB_MAX_OUTPUT_PORT_TYPE
b[22] <= demux12[22].a2.DB_MAX_OUTPUT_PORT_TYPE
b[23] <= demux12[23].a2.DB_MAX_OUTPUT_PORT_TYPE
b[24] <= demux12[24].a2.DB_MAX_OUTPUT_PORT_TYPE
b[25] <= demux12[25].a2.DB_MAX_OUTPUT_PORT_TYPE
b[26] <= demux12[26].a2.DB_MAX_OUTPUT_PORT_TYPE
b[27] <= demux12[27].a2.DB_MAX_OUTPUT_PORT_TYPE
b[28] <= demux12[28].a2.DB_MAX_OUTPUT_PORT_TYPE
b[29] <= demux12[29].a2.DB_MAX_OUTPUT_PORT_TYPE
b[30] <= demux12[30].a2.DB_MAX_OUTPUT_PORT_TYPE
b[31] <= demux12[31].a2.DB_MAX_OUTPUT_PORT_TYPE
in[0] => demux12[0].a1.IN0
in[0] => demux12[0].a2.IN1
in[1] => demux12[1].a1.IN0
in[1] => demux12[1].a2.IN1
in[2] => demux12[2].a1.IN0
in[2] => demux12[2].a2.IN1
in[3] => demux12[3].a1.IN0
in[3] => demux12[3].a2.IN1
in[4] => demux12[4].a1.IN0
in[4] => demux12[4].a2.IN1
in[5] => demux12[5].a1.IN0
in[5] => demux12[5].a2.IN1
in[6] => demux12[6].a1.IN0
in[6] => demux12[6].a2.IN1
in[7] => demux12[7].a1.IN0
in[7] => demux12[7].a2.IN1
in[8] => demux12[8].a1.IN0
in[8] => demux12[8].a2.IN1
in[9] => demux12[9].a1.IN0
in[9] => demux12[9].a2.IN1
in[10] => demux12[10].a1.IN0
in[10] => demux12[10].a2.IN1
in[11] => demux12[11].a1.IN0
in[11] => demux12[11].a2.IN1
in[12] => demux12[12].a1.IN0
in[12] => demux12[12].a2.IN1
in[13] => demux12[13].a1.IN0
in[13] => demux12[13].a2.IN1
in[14] => demux12[14].a1.IN0
in[14] => demux12[14].a2.IN1
in[15] => demux12[15].a1.IN0
in[15] => demux12[15].a2.IN1
in[16] => demux12[16].a1.IN0
in[16] => demux12[16].a2.IN1
in[17] => demux12[17].a1.IN0
in[17] => demux12[17].a2.IN1
in[18] => demux12[18].a1.IN0
in[18] => demux12[18].a2.IN1
in[19] => demux12[19].a1.IN0
in[19] => demux12[19].a2.IN1
in[20] => demux12[20].a1.IN0
in[20] => demux12[20].a2.IN1
in[21] => demux12[21].a1.IN0
in[21] => demux12[21].a2.IN1
in[22] => demux12[22].a1.IN0
in[22] => demux12[22].a2.IN1
in[23] => demux12[23].a1.IN0
in[23] => demux12[23].a2.IN1
in[24] => demux12[24].a1.IN0
in[24] => demux12[24].a2.IN1
in[25] => demux12[25].a1.IN0
in[25] => demux12[25].a2.IN1
in[26] => demux12[26].a1.IN0
in[26] => demux12[26].a2.IN1
in[27] => demux12[27].a1.IN0
in[27] => demux12[27].a2.IN1
in[28] => demux12[28].a1.IN0
in[28] => demux12[28].a2.IN1
in[29] => demux12[29].a1.IN0
in[29] => demux12[29].a2.IN1
in[30] => demux12[30].a1.IN0
in[30] => demux12[30].a2.IN1
in[31] => demux12[31].a1.IN0
in[31] => demux12[31].a2.IN1
sel => l2.DATAIN
sel => demux12[0].a1.IN1
sel => demux12[1].a1.IN1
sel => demux12[2].a1.IN1
sel => demux12[3].a1.IN1
sel => demux12[4].a1.IN1
sel => demux12[5].a1.IN1
sel => demux12[6].a1.IN1
sel => demux12[7].a1.IN1
sel => demux12[8].a1.IN1
sel => demux12[9].a1.IN1
sel => demux12[10].a1.IN1
sel => demux12[11].a1.IN1
sel => demux12[12].a1.IN1
sel => demux12[13].a1.IN1
sel => demux12[14].a1.IN1
sel => demux12[15].a1.IN1
sel => demux12[16].a1.IN1
sel => demux12[17].a1.IN1
sel => demux12[18].a1.IN1
sel => demux12[19].a1.IN1
sel => demux12[20].a1.IN1
sel => demux12[21].a1.IN1
sel => demux12[22].a1.IN1
sel => demux12[23].a1.IN1
sel => demux12[24].a1.IN1
sel => demux12[25].a1.IN1
sel => demux12[26].a1.IN1
sel => demux12[27].a1.IN1
sel => demux12[28].a1.IN1
sel => demux12[29].a1.IN1
sel => demux12[30].a1.IN1
sel => demux12[31].a1.IN1


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|rwDemux:rwdm|demux1_32_1bit:d|demux1_2:dmLevel4[11].level4
a[0] <= demux12[0].a1.DB_MAX_OUTPUT_PORT_TYPE
a[1] <= demux12[1].a1.DB_MAX_OUTPUT_PORT_TYPE
a[2] <= demux12[2].a1.DB_MAX_OUTPUT_PORT_TYPE
a[3] <= demux12[3].a1.DB_MAX_OUTPUT_PORT_TYPE
a[4] <= demux12[4].a1.DB_MAX_OUTPUT_PORT_TYPE
a[5] <= demux12[5].a1.DB_MAX_OUTPUT_PORT_TYPE
a[6] <= demux12[6].a1.DB_MAX_OUTPUT_PORT_TYPE
a[7] <= demux12[7].a1.DB_MAX_OUTPUT_PORT_TYPE
a[8] <= demux12[8].a1.DB_MAX_OUTPUT_PORT_TYPE
a[9] <= demux12[9].a1.DB_MAX_OUTPUT_PORT_TYPE
a[10] <= demux12[10].a1.DB_MAX_OUTPUT_PORT_TYPE
a[11] <= demux12[11].a1.DB_MAX_OUTPUT_PORT_TYPE
a[12] <= demux12[12].a1.DB_MAX_OUTPUT_PORT_TYPE
a[13] <= demux12[13].a1.DB_MAX_OUTPUT_PORT_TYPE
a[14] <= demux12[14].a1.DB_MAX_OUTPUT_PORT_TYPE
a[15] <= demux12[15].a1.DB_MAX_OUTPUT_PORT_TYPE
a[16] <= demux12[16].a1.DB_MAX_OUTPUT_PORT_TYPE
a[17] <= demux12[17].a1.DB_MAX_OUTPUT_PORT_TYPE
a[18] <= demux12[18].a1.DB_MAX_OUTPUT_PORT_TYPE
a[19] <= demux12[19].a1.DB_MAX_OUTPUT_PORT_TYPE
a[20] <= demux12[20].a1.DB_MAX_OUTPUT_PORT_TYPE
a[21] <= demux12[21].a1.DB_MAX_OUTPUT_PORT_TYPE
a[22] <= demux12[22].a1.DB_MAX_OUTPUT_PORT_TYPE
a[23] <= demux12[23].a1.DB_MAX_OUTPUT_PORT_TYPE
a[24] <= demux12[24].a1.DB_MAX_OUTPUT_PORT_TYPE
a[25] <= demux12[25].a1.DB_MAX_OUTPUT_PORT_TYPE
a[26] <= demux12[26].a1.DB_MAX_OUTPUT_PORT_TYPE
a[27] <= demux12[27].a1.DB_MAX_OUTPUT_PORT_TYPE
a[28] <= demux12[28].a1.DB_MAX_OUTPUT_PORT_TYPE
a[29] <= demux12[29].a1.DB_MAX_OUTPUT_PORT_TYPE
a[30] <= demux12[30].a1.DB_MAX_OUTPUT_PORT_TYPE
a[31] <= demux12[31].a1.DB_MAX_OUTPUT_PORT_TYPE
b[0] <= demux12[0].a2.DB_MAX_OUTPUT_PORT_TYPE
b[1] <= demux12[1].a2.DB_MAX_OUTPUT_PORT_TYPE
b[2] <= demux12[2].a2.DB_MAX_OUTPUT_PORT_TYPE
b[3] <= demux12[3].a2.DB_MAX_OUTPUT_PORT_TYPE
b[4] <= demux12[4].a2.DB_MAX_OUTPUT_PORT_TYPE
b[5] <= demux12[5].a2.DB_MAX_OUTPUT_PORT_TYPE
b[6] <= demux12[6].a2.DB_MAX_OUTPUT_PORT_TYPE
b[7] <= demux12[7].a2.DB_MAX_OUTPUT_PORT_TYPE
b[8] <= demux12[8].a2.DB_MAX_OUTPUT_PORT_TYPE
b[9] <= demux12[9].a2.DB_MAX_OUTPUT_PORT_TYPE
b[10] <= demux12[10].a2.DB_MAX_OUTPUT_PORT_TYPE
b[11] <= demux12[11].a2.DB_MAX_OUTPUT_PORT_TYPE
b[12] <= demux12[12].a2.DB_MAX_OUTPUT_PORT_TYPE
b[13] <= demux12[13].a2.DB_MAX_OUTPUT_PORT_TYPE
b[14] <= demux12[14].a2.DB_MAX_OUTPUT_PORT_TYPE
b[15] <= demux12[15].a2.DB_MAX_OUTPUT_PORT_TYPE
b[16] <= demux12[16].a2.DB_MAX_OUTPUT_PORT_TYPE
b[17] <= demux12[17].a2.DB_MAX_OUTPUT_PORT_TYPE
b[18] <= demux12[18].a2.DB_MAX_OUTPUT_PORT_TYPE
b[19] <= demux12[19].a2.DB_MAX_OUTPUT_PORT_TYPE
b[20] <= demux12[20].a2.DB_MAX_OUTPUT_PORT_TYPE
b[21] <= demux12[21].a2.DB_MAX_OUTPUT_PORT_TYPE
b[22] <= demux12[22].a2.DB_MAX_OUTPUT_PORT_TYPE
b[23] <= demux12[23].a2.DB_MAX_OUTPUT_PORT_TYPE
b[24] <= demux12[24].a2.DB_MAX_OUTPUT_PORT_TYPE
b[25] <= demux12[25].a2.DB_MAX_OUTPUT_PORT_TYPE
b[26] <= demux12[26].a2.DB_MAX_OUTPUT_PORT_TYPE
b[27] <= demux12[27].a2.DB_MAX_OUTPUT_PORT_TYPE
b[28] <= demux12[28].a2.DB_MAX_OUTPUT_PORT_TYPE
b[29] <= demux12[29].a2.DB_MAX_OUTPUT_PORT_TYPE
b[30] <= demux12[30].a2.DB_MAX_OUTPUT_PORT_TYPE
b[31] <= demux12[31].a2.DB_MAX_OUTPUT_PORT_TYPE
in[0] => demux12[0].a1.IN0
in[0] => demux12[0].a2.IN1
in[1] => demux12[1].a1.IN0
in[1] => demux12[1].a2.IN1
in[2] => demux12[2].a1.IN0
in[2] => demux12[2].a2.IN1
in[3] => demux12[3].a1.IN0
in[3] => demux12[3].a2.IN1
in[4] => demux12[4].a1.IN0
in[4] => demux12[4].a2.IN1
in[5] => demux12[5].a1.IN0
in[5] => demux12[5].a2.IN1
in[6] => demux12[6].a1.IN0
in[6] => demux12[6].a2.IN1
in[7] => demux12[7].a1.IN0
in[7] => demux12[7].a2.IN1
in[8] => demux12[8].a1.IN0
in[8] => demux12[8].a2.IN1
in[9] => demux12[9].a1.IN0
in[9] => demux12[9].a2.IN1
in[10] => demux12[10].a1.IN0
in[10] => demux12[10].a2.IN1
in[11] => demux12[11].a1.IN0
in[11] => demux12[11].a2.IN1
in[12] => demux12[12].a1.IN0
in[12] => demux12[12].a2.IN1
in[13] => demux12[13].a1.IN0
in[13] => demux12[13].a2.IN1
in[14] => demux12[14].a1.IN0
in[14] => demux12[14].a2.IN1
in[15] => demux12[15].a1.IN0
in[15] => demux12[15].a2.IN1
in[16] => demux12[16].a1.IN0
in[16] => demux12[16].a2.IN1
in[17] => demux12[17].a1.IN0
in[17] => demux12[17].a2.IN1
in[18] => demux12[18].a1.IN0
in[18] => demux12[18].a2.IN1
in[19] => demux12[19].a1.IN0
in[19] => demux12[19].a2.IN1
in[20] => demux12[20].a1.IN0
in[20] => demux12[20].a2.IN1
in[21] => demux12[21].a1.IN0
in[21] => demux12[21].a2.IN1
in[22] => demux12[22].a1.IN0
in[22] => demux12[22].a2.IN1
in[23] => demux12[23].a1.IN0
in[23] => demux12[23].a2.IN1
in[24] => demux12[24].a1.IN0
in[24] => demux12[24].a2.IN1
in[25] => demux12[25].a1.IN0
in[25] => demux12[25].a2.IN1
in[26] => demux12[26].a1.IN0
in[26] => demux12[26].a2.IN1
in[27] => demux12[27].a1.IN0
in[27] => demux12[27].a2.IN1
in[28] => demux12[28].a1.IN0
in[28] => demux12[28].a2.IN1
in[29] => demux12[29].a1.IN0
in[29] => demux12[29].a2.IN1
in[30] => demux12[30].a1.IN0
in[30] => demux12[30].a2.IN1
in[31] => demux12[31].a1.IN0
in[31] => demux12[31].a2.IN1
sel => l2.DATAIN
sel => demux12[0].a1.IN1
sel => demux12[1].a1.IN1
sel => demux12[2].a1.IN1
sel => demux12[3].a1.IN1
sel => demux12[4].a1.IN1
sel => demux12[5].a1.IN1
sel => demux12[6].a1.IN1
sel => demux12[7].a1.IN1
sel => demux12[8].a1.IN1
sel => demux12[9].a1.IN1
sel => demux12[10].a1.IN1
sel => demux12[11].a1.IN1
sel => demux12[12].a1.IN1
sel => demux12[13].a1.IN1
sel => demux12[14].a1.IN1
sel => demux12[15].a1.IN1
sel => demux12[16].a1.IN1
sel => demux12[17].a1.IN1
sel => demux12[18].a1.IN1
sel => demux12[19].a1.IN1
sel => demux12[20].a1.IN1
sel => demux12[21].a1.IN1
sel => demux12[22].a1.IN1
sel => demux12[23].a1.IN1
sel => demux12[24].a1.IN1
sel => demux12[25].a1.IN1
sel => demux12[26].a1.IN1
sel => demux12[27].a1.IN1
sel => demux12[28].a1.IN1
sel => demux12[29].a1.IN1
sel => demux12[30].a1.IN1
sel => demux12[31].a1.IN1


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|rwDemux:rwdm|demux1_32_1bit:d|demux1_2:dmLevel4[12].level4
a[0] <= demux12[0].a1.DB_MAX_OUTPUT_PORT_TYPE
a[1] <= demux12[1].a1.DB_MAX_OUTPUT_PORT_TYPE
a[2] <= demux12[2].a1.DB_MAX_OUTPUT_PORT_TYPE
a[3] <= demux12[3].a1.DB_MAX_OUTPUT_PORT_TYPE
a[4] <= demux12[4].a1.DB_MAX_OUTPUT_PORT_TYPE
a[5] <= demux12[5].a1.DB_MAX_OUTPUT_PORT_TYPE
a[6] <= demux12[6].a1.DB_MAX_OUTPUT_PORT_TYPE
a[7] <= demux12[7].a1.DB_MAX_OUTPUT_PORT_TYPE
a[8] <= demux12[8].a1.DB_MAX_OUTPUT_PORT_TYPE
a[9] <= demux12[9].a1.DB_MAX_OUTPUT_PORT_TYPE
a[10] <= demux12[10].a1.DB_MAX_OUTPUT_PORT_TYPE
a[11] <= demux12[11].a1.DB_MAX_OUTPUT_PORT_TYPE
a[12] <= demux12[12].a1.DB_MAX_OUTPUT_PORT_TYPE
a[13] <= demux12[13].a1.DB_MAX_OUTPUT_PORT_TYPE
a[14] <= demux12[14].a1.DB_MAX_OUTPUT_PORT_TYPE
a[15] <= demux12[15].a1.DB_MAX_OUTPUT_PORT_TYPE
a[16] <= demux12[16].a1.DB_MAX_OUTPUT_PORT_TYPE
a[17] <= demux12[17].a1.DB_MAX_OUTPUT_PORT_TYPE
a[18] <= demux12[18].a1.DB_MAX_OUTPUT_PORT_TYPE
a[19] <= demux12[19].a1.DB_MAX_OUTPUT_PORT_TYPE
a[20] <= demux12[20].a1.DB_MAX_OUTPUT_PORT_TYPE
a[21] <= demux12[21].a1.DB_MAX_OUTPUT_PORT_TYPE
a[22] <= demux12[22].a1.DB_MAX_OUTPUT_PORT_TYPE
a[23] <= demux12[23].a1.DB_MAX_OUTPUT_PORT_TYPE
a[24] <= demux12[24].a1.DB_MAX_OUTPUT_PORT_TYPE
a[25] <= demux12[25].a1.DB_MAX_OUTPUT_PORT_TYPE
a[26] <= demux12[26].a1.DB_MAX_OUTPUT_PORT_TYPE
a[27] <= demux12[27].a1.DB_MAX_OUTPUT_PORT_TYPE
a[28] <= demux12[28].a1.DB_MAX_OUTPUT_PORT_TYPE
a[29] <= demux12[29].a1.DB_MAX_OUTPUT_PORT_TYPE
a[30] <= demux12[30].a1.DB_MAX_OUTPUT_PORT_TYPE
a[31] <= demux12[31].a1.DB_MAX_OUTPUT_PORT_TYPE
b[0] <= demux12[0].a2.DB_MAX_OUTPUT_PORT_TYPE
b[1] <= demux12[1].a2.DB_MAX_OUTPUT_PORT_TYPE
b[2] <= demux12[2].a2.DB_MAX_OUTPUT_PORT_TYPE
b[3] <= demux12[3].a2.DB_MAX_OUTPUT_PORT_TYPE
b[4] <= demux12[4].a2.DB_MAX_OUTPUT_PORT_TYPE
b[5] <= demux12[5].a2.DB_MAX_OUTPUT_PORT_TYPE
b[6] <= demux12[6].a2.DB_MAX_OUTPUT_PORT_TYPE
b[7] <= demux12[7].a2.DB_MAX_OUTPUT_PORT_TYPE
b[8] <= demux12[8].a2.DB_MAX_OUTPUT_PORT_TYPE
b[9] <= demux12[9].a2.DB_MAX_OUTPUT_PORT_TYPE
b[10] <= demux12[10].a2.DB_MAX_OUTPUT_PORT_TYPE
b[11] <= demux12[11].a2.DB_MAX_OUTPUT_PORT_TYPE
b[12] <= demux12[12].a2.DB_MAX_OUTPUT_PORT_TYPE
b[13] <= demux12[13].a2.DB_MAX_OUTPUT_PORT_TYPE
b[14] <= demux12[14].a2.DB_MAX_OUTPUT_PORT_TYPE
b[15] <= demux12[15].a2.DB_MAX_OUTPUT_PORT_TYPE
b[16] <= demux12[16].a2.DB_MAX_OUTPUT_PORT_TYPE
b[17] <= demux12[17].a2.DB_MAX_OUTPUT_PORT_TYPE
b[18] <= demux12[18].a2.DB_MAX_OUTPUT_PORT_TYPE
b[19] <= demux12[19].a2.DB_MAX_OUTPUT_PORT_TYPE
b[20] <= demux12[20].a2.DB_MAX_OUTPUT_PORT_TYPE
b[21] <= demux12[21].a2.DB_MAX_OUTPUT_PORT_TYPE
b[22] <= demux12[22].a2.DB_MAX_OUTPUT_PORT_TYPE
b[23] <= demux12[23].a2.DB_MAX_OUTPUT_PORT_TYPE
b[24] <= demux12[24].a2.DB_MAX_OUTPUT_PORT_TYPE
b[25] <= demux12[25].a2.DB_MAX_OUTPUT_PORT_TYPE
b[26] <= demux12[26].a2.DB_MAX_OUTPUT_PORT_TYPE
b[27] <= demux12[27].a2.DB_MAX_OUTPUT_PORT_TYPE
b[28] <= demux12[28].a2.DB_MAX_OUTPUT_PORT_TYPE
b[29] <= demux12[29].a2.DB_MAX_OUTPUT_PORT_TYPE
b[30] <= demux12[30].a2.DB_MAX_OUTPUT_PORT_TYPE
b[31] <= demux12[31].a2.DB_MAX_OUTPUT_PORT_TYPE
in[0] => demux12[0].a1.IN0
in[0] => demux12[0].a2.IN1
in[1] => demux12[1].a1.IN0
in[1] => demux12[1].a2.IN1
in[2] => demux12[2].a1.IN0
in[2] => demux12[2].a2.IN1
in[3] => demux12[3].a1.IN0
in[3] => demux12[3].a2.IN1
in[4] => demux12[4].a1.IN0
in[4] => demux12[4].a2.IN1
in[5] => demux12[5].a1.IN0
in[5] => demux12[5].a2.IN1
in[6] => demux12[6].a1.IN0
in[6] => demux12[6].a2.IN1
in[7] => demux12[7].a1.IN0
in[7] => demux12[7].a2.IN1
in[8] => demux12[8].a1.IN0
in[8] => demux12[8].a2.IN1
in[9] => demux12[9].a1.IN0
in[9] => demux12[9].a2.IN1
in[10] => demux12[10].a1.IN0
in[10] => demux12[10].a2.IN1
in[11] => demux12[11].a1.IN0
in[11] => demux12[11].a2.IN1
in[12] => demux12[12].a1.IN0
in[12] => demux12[12].a2.IN1
in[13] => demux12[13].a1.IN0
in[13] => demux12[13].a2.IN1
in[14] => demux12[14].a1.IN0
in[14] => demux12[14].a2.IN1
in[15] => demux12[15].a1.IN0
in[15] => demux12[15].a2.IN1
in[16] => demux12[16].a1.IN0
in[16] => demux12[16].a2.IN1
in[17] => demux12[17].a1.IN0
in[17] => demux12[17].a2.IN1
in[18] => demux12[18].a1.IN0
in[18] => demux12[18].a2.IN1
in[19] => demux12[19].a1.IN0
in[19] => demux12[19].a2.IN1
in[20] => demux12[20].a1.IN0
in[20] => demux12[20].a2.IN1
in[21] => demux12[21].a1.IN0
in[21] => demux12[21].a2.IN1
in[22] => demux12[22].a1.IN0
in[22] => demux12[22].a2.IN1
in[23] => demux12[23].a1.IN0
in[23] => demux12[23].a2.IN1
in[24] => demux12[24].a1.IN0
in[24] => demux12[24].a2.IN1
in[25] => demux12[25].a1.IN0
in[25] => demux12[25].a2.IN1
in[26] => demux12[26].a1.IN0
in[26] => demux12[26].a2.IN1
in[27] => demux12[27].a1.IN0
in[27] => demux12[27].a2.IN1
in[28] => demux12[28].a1.IN0
in[28] => demux12[28].a2.IN1
in[29] => demux12[29].a1.IN0
in[29] => demux12[29].a2.IN1
in[30] => demux12[30].a1.IN0
in[30] => demux12[30].a2.IN1
in[31] => demux12[31].a1.IN0
in[31] => demux12[31].a2.IN1
sel => l2.DATAIN
sel => demux12[0].a1.IN1
sel => demux12[1].a1.IN1
sel => demux12[2].a1.IN1
sel => demux12[3].a1.IN1
sel => demux12[4].a1.IN1
sel => demux12[5].a1.IN1
sel => demux12[6].a1.IN1
sel => demux12[7].a1.IN1
sel => demux12[8].a1.IN1
sel => demux12[9].a1.IN1
sel => demux12[10].a1.IN1
sel => demux12[11].a1.IN1
sel => demux12[12].a1.IN1
sel => demux12[13].a1.IN1
sel => demux12[14].a1.IN1
sel => demux12[15].a1.IN1
sel => demux12[16].a1.IN1
sel => demux12[17].a1.IN1
sel => demux12[18].a1.IN1
sel => demux12[19].a1.IN1
sel => demux12[20].a1.IN1
sel => demux12[21].a1.IN1
sel => demux12[22].a1.IN1
sel => demux12[23].a1.IN1
sel => demux12[24].a1.IN1
sel => demux12[25].a1.IN1
sel => demux12[26].a1.IN1
sel => demux12[27].a1.IN1
sel => demux12[28].a1.IN1
sel => demux12[29].a1.IN1
sel => demux12[30].a1.IN1
sel => demux12[31].a1.IN1


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|rwDemux:rwdm|demux1_32_1bit:d|demux1_2:dmLevel4[13].level4
a[0] <= demux12[0].a1.DB_MAX_OUTPUT_PORT_TYPE
a[1] <= demux12[1].a1.DB_MAX_OUTPUT_PORT_TYPE
a[2] <= demux12[2].a1.DB_MAX_OUTPUT_PORT_TYPE
a[3] <= demux12[3].a1.DB_MAX_OUTPUT_PORT_TYPE
a[4] <= demux12[4].a1.DB_MAX_OUTPUT_PORT_TYPE
a[5] <= demux12[5].a1.DB_MAX_OUTPUT_PORT_TYPE
a[6] <= demux12[6].a1.DB_MAX_OUTPUT_PORT_TYPE
a[7] <= demux12[7].a1.DB_MAX_OUTPUT_PORT_TYPE
a[8] <= demux12[8].a1.DB_MAX_OUTPUT_PORT_TYPE
a[9] <= demux12[9].a1.DB_MAX_OUTPUT_PORT_TYPE
a[10] <= demux12[10].a1.DB_MAX_OUTPUT_PORT_TYPE
a[11] <= demux12[11].a1.DB_MAX_OUTPUT_PORT_TYPE
a[12] <= demux12[12].a1.DB_MAX_OUTPUT_PORT_TYPE
a[13] <= demux12[13].a1.DB_MAX_OUTPUT_PORT_TYPE
a[14] <= demux12[14].a1.DB_MAX_OUTPUT_PORT_TYPE
a[15] <= demux12[15].a1.DB_MAX_OUTPUT_PORT_TYPE
a[16] <= demux12[16].a1.DB_MAX_OUTPUT_PORT_TYPE
a[17] <= demux12[17].a1.DB_MAX_OUTPUT_PORT_TYPE
a[18] <= demux12[18].a1.DB_MAX_OUTPUT_PORT_TYPE
a[19] <= demux12[19].a1.DB_MAX_OUTPUT_PORT_TYPE
a[20] <= demux12[20].a1.DB_MAX_OUTPUT_PORT_TYPE
a[21] <= demux12[21].a1.DB_MAX_OUTPUT_PORT_TYPE
a[22] <= demux12[22].a1.DB_MAX_OUTPUT_PORT_TYPE
a[23] <= demux12[23].a1.DB_MAX_OUTPUT_PORT_TYPE
a[24] <= demux12[24].a1.DB_MAX_OUTPUT_PORT_TYPE
a[25] <= demux12[25].a1.DB_MAX_OUTPUT_PORT_TYPE
a[26] <= demux12[26].a1.DB_MAX_OUTPUT_PORT_TYPE
a[27] <= demux12[27].a1.DB_MAX_OUTPUT_PORT_TYPE
a[28] <= demux12[28].a1.DB_MAX_OUTPUT_PORT_TYPE
a[29] <= demux12[29].a1.DB_MAX_OUTPUT_PORT_TYPE
a[30] <= demux12[30].a1.DB_MAX_OUTPUT_PORT_TYPE
a[31] <= demux12[31].a1.DB_MAX_OUTPUT_PORT_TYPE
b[0] <= demux12[0].a2.DB_MAX_OUTPUT_PORT_TYPE
b[1] <= demux12[1].a2.DB_MAX_OUTPUT_PORT_TYPE
b[2] <= demux12[2].a2.DB_MAX_OUTPUT_PORT_TYPE
b[3] <= demux12[3].a2.DB_MAX_OUTPUT_PORT_TYPE
b[4] <= demux12[4].a2.DB_MAX_OUTPUT_PORT_TYPE
b[5] <= demux12[5].a2.DB_MAX_OUTPUT_PORT_TYPE
b[6] <= demux12[6].a2.DB_MAX_OUTPUT_PORT_TYPE
b[7] <= demux12[7].a2.DB_MAX_OUTPUT_PORT_TYPE
b[8] <= demux12[8].a2.DB_MAX_OUTPUT_PORT_TYPE
b[9] <= demux12[9].a2.DB_MAX_OUTPUT_PORT_TYPE
b[10] <= demux12[10].a2.DB_MAX_OUTPUT_PORT_TYPE
b[11] <= demux12[11].a2.DB_MAX_OUTPUT_PORT_TYPE
b[12] <= demux12[12].a2.DB_MAX_OUTPUT_PORT_TYPE
b[13] <= demux12[13].a2.DB_MAX_OUTPUT_PORT_TYPE
b[14] <= demux12[14].a2.DB_MAX_OUTPUT_PORT_TYPE
b[15] <= demux12[15].a2.DB_MAX_OUTPUT_PORT_TYPE
b[16] <= demux12[16].a2.DB_MAX_OUTPUT_PORT_TYPE
b[17] <= demux12[17].a2.DB_MAX_OUTPUT_PORT_TYPE
b[18] <= demux12[18].a2.DB_MAX_OUTPUT_PORT_TYPE
b[19] <= demux12[19].a2.DB_MAX_OUTPUT_PORT_TYPE
b[20] <= demux12[20].a2.DB_MAX_OUTPUT_PORT_TYPE
b[21] <= demux12[21].a2.DB_MAX_OUTPUT_PORT_TYPE
b[22] <= demux12[22].a2.DB_MAX_OUTPUT_PORT_TYPE
b[23] <= demux12[23].a2.DB_MAX_OUTPUT_PORT_TYPE
b[24] <= demux12[24].a2.DB_MAX_OUTPUT_PORT_TYPE
b[25] <= demux12[25].a2.DB_MAX_OUTPUT_PORT_TYPE
b[26] <= demux12[26].a2.DB_MAX_OUTPUT_PORT_TYPE
b[27] <= demux12[27].a2.DB_MAX_OUTPUT_PORT_TYPE
b[28] <= demux12[28].a2.DB_MAX_OUTPUT_PORT_TYPE
b[29] <= demux12[29].a2.DB_MAX_OUTPUT_PORT_TYPE
b[30] <= demux12[30].a2.DB_MAX_OUTPUT_PORT_TYPE
b[31] <= demux12[31].a2.DB_MAX_OUTPUT_PORT_TYPE
in[0] => demux12[0].a1.IN0
in[0] => demux12[0].a2.IN1
in[1] => demux12[1].a1.IN0
in[1] => demux12[1].a2.IN1
in[2] => demux12[2].a1.IN0
in[2] => demux12[2].a2.IN1
in[3] => demux12[3].a1.IN0
in[3] => demux12[3].a2.IN1
in[4] => demux12[4].a1.IN0
in[4] => demux12[4].a2.IN1
in[5] => demux12[5].a1.IN0
in[5] => demux12[5].a2.IN1
in[6] => demux12[6].a1.IN0
in[6] => demux12[6].a2.IN1
in[7] => demux12[7].a1.IN0
in[7] => demux12[7].a2.IN1
in[8] => demux12[8].a1.IN0
in[8] => demux12[8].a2.IN1
in[9] => demux12[9].a1.IN0
in[9] => demux12[9].a2.IN1
in[10] => demux12[10].a1.IN0
in[10] => demux12[10].a2.IN1
in[11] => demux12[11].a1.IN0
in[11] => demux12[11].a2.IN1
in[12] => demux12[12].a1.IN0
in[12] => demux12[12].a2.IN1
in[13] => demux12[13].a1.IN0
in[13] => demux12[13].a2.IN1
in[14] => demux12[14].a1.IN0
in[14] => demux12[14].a2.IN1
in[15] => demux12[15].a1.IN0
in[15] => demux12[15].a2.IN1
in[16] => demux12[16].a1.IN0
in[16] => demux12[16].a2.IN1
in[17] => demux12[17].a1.IN0
in[17] => demux12[17].a2.IN1
in[18] => demux12[18].a1.IN0
in[18] => demux12[18].a2.IN1
in[19] => demux12[19].a1.IN0
in[19] => demux12[19].a2.IN1
in[20] => demux12[20].a1.IN0
in[20] => demux12[20].a2.IN1
in[21] => demux12[21].a1.IN0
in[21] => demux12[21].a2.IN1
in[22] => demux12[22].a1.IN0
in[22] => demux12[22].a2.IN1
in[23] => demux12[23].a1.IN0
in[23] => demux12[23].a2.IN1
in[24] => demux12[24].a1.IN0
in[24] => demux12[24].a2.IN1
in[25] => demux12[25].a1.IN0
in[25] => demux12[25].a2.IN1
in[26] => demux12[26].a1.IN0
in[26] => demux12[26].a2.IN1
in[27] => demux12[27].a1.IN0
in[27] => demux12[27].a2.IN1
in[28] => demux12[28].a1.IN0
in[28] => demux12[28].a2.IN1
in[29] => demux12[29].a1.IN0
in[29] => demux12[29].a2.IN1
in[30] => demux12[30].a1.IN0
in[30] => demux12[30].a2.IN1
in[31] => demux12[31].a1.IN0
in[31] => demux12[31].a2.IN1
sel => l2.DATAIN
sel => demux12[0].a1.IN1
sel => demux12[1].a1.IN1
sel => demux12[2].a1.IN1
sel => demux12[3].a1.IN1
sel => demux12[4].a1.IN1
sel => demux12[5].a1.IN1
sel => demux12[6].a1.IN1
sel => demux12[7].a1.IN1
sel => demux12[8].a1.IN1
sel => demux12[9].a1.IN1
sel => demux12[10].a1.IN1
sel => demux12[11].a1.IN1
sel => demux12[12].a1.IN1
sel => demux12[13].a1.IN1
sel => demux12[14].a1.IN1
sel => demux12[15].a1.IN1
sel => demux12[16].a1.IN1
sel => demux12[17].a1.IN1
sel => demux12[18].a1.IN1
sel => demux12[19].a1.IN1
sel => demux12[20].a1.IN1
sel => demux12[21].a1.IN1
sel => demux12[22].a1.IN1
sel => demux12[23].a1.IN1
sel => demux12[24].a1.IN1
sel => demux12[25].a1.IN1
sel => demux12[26].a1.IN1
sel => demux12[27].a1.IN1
sel => demux12[28].a1.IN1
sel => demux12[29].a1.IN1
sel => demux12[30].a1.IN1
sel => demux12[31].a1.IN1


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|rwDemux:rwdm|demux1_32_1bit:d|demux1_2:dmLevel4[14].level4
a[0] <= demux12[0].a1.DB_MAX_OUTPUT_PORT_TYPE
a[1] <= demux12[1].a1.DB_MAX_OUTPUT_PORT_TYPE
a[2] <= demux12[2].a1.DB_MAX_OUTPUT_PORT_TYPE
a[3] <= demux12[3].a1.DB_MAX_OUTPUT_PORT_TYPE
a[4] <= demux12[4].a1.DB_MAX_OUTPUT_PORT_TYPE
a[5] <= demux12[5].a1.DB_MAX_OUTPUT_PORT_TYPE
a[6] <= demux12[6].a1.DB_MAX_OUTPUT_PORT_TYPE
a[7] <= demux12[7].a1.DB_MAX_OUTPUT_PORT_TYPE
a[8] <= demux12[8].a1.DB_MAX_OUTPUT_PORT_TYPE
a[9] <= demux12[9].a1.DB_MAX_OUTPUT_PORT_TYPE
a[10] <= demux12[10].a1.DB_MAX_OUTPUT_PORT_TYPE
a[11] <= demux12[11].a1.DB_MAX_OUTPUT_PORT_TYPE
a[12] <= demux12[12].a1.DB_MAX_OUTPUT_PORT_TYPE
a[13] <= demux12[13].a1.DB_MAX_OUTPUT_PORT_TYPE
a[14] <= demux12[14].a1.DB_MAX_OUTPUT_PORT_TYPE
a[15] <= demux12[15].a1.DB_MAX_OUTPUT_PORT_TYPE
a[16] <= demux12[16].a1.DB_MAX_OUTPUT_PORT_TYPE
a[17] <= demux12[17].a1.DB_MAX_OUTPUT_PORT_TYPE
a[18] <= demux12[18].a1.DB_MAX_OUTPUT_PORT_TYPE
a[19] <= demux12[19].a1.DB_MAX_OUTPUT_PORT_TYPE
a[20] <= demux12[20].a1.DB_MAX_OUTPUT_PORT_TYPE
a[21] <= demux12[21].a1.DB_MAX_OUTPUT_PORT_TYPE
a[22] <= demux12[22].a1.DB_MAX_OUTPUT_PORT_TYPE
a[23] <= demux12[23].a1.DB_MAX_OUTPUT_PORT_TYPE
a[24] <= demux12[24].a1.DB_MAX_OUTPUT_PORT_TYPE
a[25] <= demux12[25].a1.DB_MAX_OUTPUT_PORT_TYPE
a[26] <= demux12[26].a1.DB_MAX_OUTPUT_PORT_TYPE
a[27] <= demux12[27].a1.DB_MAX_OUTPUT_PORT_TYPE
a[28] <= demux12[28].a1.DB_MAX_OUTPUT_PORT_TYPE
a[29] <= demux12[29].a1.DB_MAX_OUTPUT_PORT_TYPE
a[30] <= demux12[30].a1.DB_MAX_OUTPUT_PORT_TYPE
a[31] <= demux12[31].a1.DB_MAX_OUTPUT_PORT_TYPE
b[0] <= demux12[0].a2.DB_MAX_OUTPUT_PORT_TYPE
b[1] <= demux12[1].a2.DB_MAX_OUTPUT_PORT_TYPE
b[2] <= demux12[2].a2.DB_MAX_OUTPUT_PORT_TYPE
b[3] <= demux12[3].a2.DB_MAX_OUTPUT_PORT_TYPE
b[4] <= demux12[4].a2.DB_MAX_OUTPUT_PORT_TYPE
b[5] <= demux12[5].a2.DB_MAX_OUTPUT_PORT_TYPE
b[6] <= demux12[6].a2.DB_MAX_OUTPUT_PORT_TYPE
b[7] <= demux12[7].a2.DB_MAX_OUTPUT_PORT_TYPE
b[8] <= demux12[8].a2.DB_MAX_OUTPUT_PORT_TYPE
b[9] <= demux12[9].a2.DB_MAX_OUTPUT_PORT_TYPE
b[10] <= demux12[10].a2.DB_MAX_OUTPUT_PORT_TYPE
b[11] <= demux12[11].a2.DB_MAX_OUTPUT_PORT_TYPE
b[12] <= demux12[12].a2.DB_MAX_OUTPUT_PORT_TYPE
b[13] <= demux12[13].a2.DB_MAX_OUTPUT_PORT_TYPE
b[14] <= demux12[14].a2.DB_MAX_OUTPUT_PORT_TYPE
b[15] <= demux12[15].a2.DB_MAX_OUTPUT_PORT_TYPE
b[16] <= demux12[16].a2.DB_MAX_OUTPUT_PORT_TYPE
b[17] <= demux12[17].a2.DB_MAX_OUTPUT_PORT_TYPE
b[18] <= demux12[18].a2.DB_MAX_OUTPUT_PORT_TYPE
b[19] <= demux12[19].a2.DB_MAX_OUTPUT_PORT_TYPE
b[20] <= demux12[20].a2.DB_MAX_OUTPUT_PORT_TYPE
b[21] <= demux12[21].a2.DB_MAX_OUTPUT_PORT_TYPE
b[22] <= demux12[22].a2.DB_MAX_OUTPUT_PORT_TYPE
b[23] <= demux12[23].a2.DB_MAX_OUTPUT_PORT_TYPE
b[24] <= demux12[24].a2.DB_MAX_OUTPUT_PORT_TYPE
b[25] <= demux12[25].a2.DB_MAX_OUTPUT_PORT_TYPE
b[26] <= demux12[26].a2.DB_MAX_OUTPUT_PORT_TYPE
b[27] <= demux12[27].a2.DB_MAX_OUTPUT_PORT_TYPE
b[28] <= demux12[28].a2.DB_MAX_OUTPUT_PORT_TYPE
b[29] <= demux12[29].a2.DB_MAX_OUTPUT_PORT_TYPE
b[30] <= demux12[30].a2.DB_MAX_OUTPUT_PORT_TYPE
b[31] <= demux12[31].a2.DB_MAX_OUTPUT_PORT_TYPE
in[0] => demux12[0].a1.IN0
in[0] => demux12[0].a2.IN1
in[1] => demux12[1].a1.IN0
in[1] => demux12[1].a2.IN1
in[2] => demux12[2].a1.IN0
in[2] => demux12[2].a2.IN1
in[3] => demux12[3].a1.IN0
in[3] => demux12[3].a2.IN1
in[4] => demux12[4].a1.IN0
in[4] => demux12[4].a2.IN1
in[5] => demux12[5].a1.IN0
in[5] => demux12[5].a2.IN1
in[6] => demux12[6].a1.IN0
in[6] => demux12[6].a2.IN1
in[7] => demux12[7].a1.IN0
in[7] => demux12[7].a2.IN1
in[8] => demux12[8].a1.IN0
in[8] => demux12[8].a2.IN1
in[9] => demux12[9].a1.IN0
in[9] => demux12[9].a2.IN1
in[10] => demux12[10].a1.IN0
in[10] => demux12[10].a2.IN1
in[11] => demux12[11].a1.IN0
in[11] => demux12[11].a2.IN1
in[12] => demux12[12].a1.IN0
in[12] => demux12[12].a2.IN1
in[13] => demux12[13].a1.IN0
in[13] => demux12[13].a2.IN1
in[14] => demux12[14].a1.IN0
in[14] => demux12[14].a2.IN1
in[15] => demux12[15].a1.IN0
in[15] => demux12[15].a2.IN1
in[16] => demux12[16].a1.IN0
in[16] => demux12[16].a2.IN1
in[17] => demux12[17].a1.IN0
in[17] => demux12[17].a2.IN1
in[18] => demux12[18].a1.IN0
in[18] => demux12[18].a2.IN1
in[19] => demux12[19].a1.IN0
in[19] => demux12[19].a2.IN1
in[20] => demux12[20].a1.IN0
in[20] => demux12[20].a2.IN1
in[21] => demux12[21].a1.IN0
in[21] => demux12[21].a2.IN1
in[22] => demux12[22].a1.IN0
in[22] => demux12[22].a2.IN1
in[23] => demux12[23].a1.IN0
in[23] => demux12[23].a2.IN1
in[24] => demux12[24].a1.IN0
in[24] => demux12[24].a2.IN1
in[25] => demux12[25].a1.IN0
in[25] => demux12[25].a2.IN1
in[26] => demux12[26].a1.IN0
in[26] => demux12[26].a2.IN1
in[27] => demux12[27].a1.IN0
in[27] => demux12[27].a2.IN1
in[28] => demux12[28].a1.IN0
in[28] => demux12[28].a2.IN1
in[29] => demux12[29].a1.IN0
in[29] => demux12[29].a2.IN1
in[30] => demux12[30].a1.IN0
in[30] => demux12[30].a2.IN1
in[31] => demux12[31].a1.IN0
in[31] => demux12[31].a2.IN1
sel => l2.DATAIN
sel => demux12[0].a1.IN1
sel => demux12[1].a1.IN1
sel => demux12[2].a1.IN1
sel => demux12[3].a1.IN1
sel => demux12[4].a1.IN1
sel => demux12[5].a1.IN1
sel => demux12[6].a1.IN1
sel => demux12[7].a1.IN1
sel => demux12[8].a1.IN1
sel => demux12[9].a1.IN1
sel => demux12[10].a1.IN1
sel => demux12[11].a1.IN1
sel => demux12[12].a1.IN1
sel => demux12[13].a1.IN1
sel => demux12[14].a1.IN1
sel => demux12[15].a1.IN1
sel => demux12[16].a1.IN1
sel => demux12[17].a1.IN1
sel => demux12[18].a1.IN1
sel => demux12[19].a1.IN1
sel => demux12[20].a1.IN1
sel => demux12[21].a1.IN1
sel => demux12[22].a1.IN1
sel => demux12[23].a1.IN1
sel => demux12[24].a1.IN1
sel => demux12[25].a1.IN1
sel => demux12[26].a1.IN1
sel => demux12[27].a1.IN1
sel => demux12[28].a1.IN1
sel => demux12[29].a1.IN1
sel => demux12[30].a1.IN1
sel => demux12[31].a1.IN1


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|rwDemux:rwdm|demux1_32_1bit:d|demux1_2:dmLevel4[15].level4
a[0] <= demux12[0].a1.DB_MAX_OUTPUT_PORT_TYPE
a[1] <= demux12[1].a1.DB_MAX_OUTPUT_PORT_TYPE
a[2] <= demux12[2].a1.DB_MAX_OUTPUT_PORT_TYPE
a[3] <= demux12[3].a1.DB_MAX_OUTPUT_PORT_TYPE
a[4] <= demux12[4].a1.DB_MAX_OUTPUT_PORT_TYPE
a[5] <= demux12[5].a1.DB_MAX_OUTPUT_PORT_TYPE
a[6] <= demux12[6].a1.DB_MAX_OUTPUT_PORT_TYPE
a[7] <= demux12[7].a1.DB_MAX_OUTPUT_PORT_TYPE
a[8] <= demux12[8].a1.DB_MAX_OUTPUT_PORT_TYPE
a[9] <= demux12[9].a1.DB_MAX_OUTPUT_PORT_TYPE
a[10] <= demux12[10].a1.DB_MAX_OUTPUT_PORT_TYPE
a[11] <= demux12[11].a1.DB_MAX_OUTPUT_PORT_TYPE
a[12] <= demux12[12].a1.DB_MAX_OUTPUT_PORT_TYPE
a[13] <= demux12[13].a1.DB_MAX_OUTPUT_PORT_TYPE
a[14] <= demux12[14].a1.DB_MAX_OUTPUT_PORT_TYPE
a[15] <= demux12[15].a1.DB_MAX_OUTPUT_PORT_TYPE
a[16] <= demux12[16].a1.DB_MAX_OUTPUT_PORT_TYPE
a[17] <= demux12[17].a1.DB_MAX_OUTPUT_PORT_TYPE
a[18] <= demux12[18].a1.DB_MAX_OUTPUT_PORT_TYPE
a[19] <= demux12[19].a1.DB_MAX_OUTPUT_PORT_TYPE
a[20] <= demux12[20].a1.DB_MAX_OUTPUT_PORT_TYPE
a[21] <= demux12[21].a1.DB_MAX_OUTPUT_PORT_TYPE
a[22] <= demux12[22].a1.DB_MAX_OUTPUT_PORT_TYPE
a[23] <= demux12[23].a1.DB_MAX_OUTPUT_PORT_TYPE
a[24] <= demux12[24].a1.DB_MAX_OUTPUT_PORT_TYPE
a[25] <= demux12[25].a1.DB_MAX_OUTPUT_PORT_TYPE
a[26] <= demux12[26].a1.DB_MAX_OUTPUT_PORT_TYPE
a[27] <= demux12[27].a1.DB_MAX_OUTPUT_PORT_TYPE
a[28] <= demux12[28].a1.DB_MAX_OUTPUT_PORT_TYPE
a[29] <= demux12[29].a1.DB_MAX_OUTPUT_PORT_TYPE
a[30] <= demux12[30].a1.DB_MAX_OUTPUT_PORT_TYPE
a[31] <= demux12[31].a1.DB_MAX_OUTPUT_PORT_TYPE
b[0] <= demux12[0].a2.DB_MAX_OUTPUT_PORT_TYPE
b[1] <= demux12[1].a2.DB_MAX_OUTPUT_PORT_TYPE
b[2] <= demux12[2].a2.DB_MAX_OUTPUT_PORT_TYPE
b[3] <= demux12[3].a2.DB_MAX_OUTPUT_PORT_TYPE
b[4] <= demux12[4].a2.DB_MAX_OUTPUT_PORT_TYPE
b[5] <= demux12[5].a2.DB_MAX_OUTPUT_PORT_TYPE
b[6] <= demux12[6].a2.DB_MAX_OUTPUT_PORT_TYPE
b[7] <= demux12[7].a2.DB_MAX_OUTPUT_PORT_TYPE
b[8] <= demux12[8].a2.DB_MAX_OUTPUT_PORT_TYPE
b[9] <= demux12[9].a2.DB_MAX_OUTPUT_PORT_TYPE
b[10] <= demux12[10].a2.DB_MAX_OUTPUT_PORT_TYPE
b[11] <= demux12[11].a2.DB_MAX_OUTPUT_PORT_TYPE
b[12] <= demux12[12].a2.DB_MAX_OUTPUT_PORT_TYPE
b[13] <= demux12[13].a2.DB_MAX_OUTPUT_PORT_TYPE
b[14] <= demux12[14].a2.DB_MAX_OUTPUT_PORT_TYPE
b[15] <= demux12[15].a2.DB_MAX_OUTPUT_PORT_TYPE
b[16] <= demux12[16].a2.DB_MAX_OUTPUT_PORT_TYPE
b[17] <= demux12[17].a2.DB_MAX_OUTPUT_PORT_TYPE
b[18] <= demux12[18].a2.DB_MAX_OUTPUT_PORT_TYPE
b[19] <= demux12[19].a2.DB_MAX_OUTPUT_PORT_TYPE
b[20] <= demux12[20].a2.DB_MAX_OUTPUT_PORT_TYPE
b[21] <= demux12[21].a2.DB_MAX_OUTPUT_PORT_TYPE
b[22] <= demux12[22].a2.DB_MAX_OUTPUT_PORT_TYPE
b[23] <= demux12[23].a2.DB_MAX_OUTPUT_PORT_TYPE
b[24] <= demux12[24].a2.DB_MAX_OUTPUT_PORT_TYPE
b[25] <= demux12[25].a2.DB_MAX_OUTPUT_PORT_TYPE
b[26] <= demux12[26].a2.DB_MAX_OUTPUT_PORT_TYPE
b[27] <= demux12[27].a2.DB_MAX_OUTPUT_PORT_TYPE
b[28] <= demux12[28].a2.DB_MAX_OUTPUT_PORT_TYPE
b[29] <= demux12[29].a2.DB_MAX_OUTPUT_PORT_TYPE
b[30] <= demux12[30].a2.DB_MAX_OUTPUT_PORT_TYPE
b[31] <= demux12[31].a2.DB_MAX_OUTPUT_PORT_TYPE
in[0] => demux12[0].a1.IN0
in[0] => demux12[0].a2.IN1
in[1] => demux12[1].a1.IN0
in[1] => demux12[1].a2.IN1
in[2] => demux12[2].a1.IN0
in[2] => demux12[2].a2.IN1
in[3] => demux12[3].a1.IN0
in[3] => demux12[3].a2.IN1
in[4] => demux12[4].a1.IN0
in[4] => demux12[4].a2.IN1
in[5] => demux12[5].a1.IN0
in[5] => demux12[5].a2.IN1
in[6] => demux12[6].a1.IN0
in[6] => demux12[6].a2.IN1
in[7] => demux12[7].a1.IN0
in[7] => demux12[7].a2.IN1
in[8] => demux12[8].a1.IN0
in[8] => demux12[8].a2.IN1
in[9] => demux12[9].a1.IN0
in[9] => demux12[9].a2.IN1
in[10] => demux12[10].a1.IN0
in[10] => demux12[10].a2.IN1
in[11] => demux12[11].a1.IN0
in[11] => demux12[11].a2.IN1
in[12] => demux12[12].a1.IN0
in[12] => demux12[12].a2.IN1
in[13] => demux12[13].a1.IN0
in[13] => demux12[13].a2.IN1
in[14] => demux12[14].a1.IN0
in[14] => demux12[14].a2.IN1
in[15] => demux12[15].a1.IN0
in[15] => demux12[15].a2.IN1
in[16] => demux12[16].a1.IN0
in[16] => demux12[16].a2.IN1
in[17] => demux12[17].a1.IN0
in[17] => demux12[17].a2.IN1
in[18] => demux12[18].a1.IN0
in[18] => demux12[18].a2.IN1
in[19] => demux12[19].a1.IN0
in[19] => demux12[19].a2.IN1
in[20] => demux12[20].a1.IN0
in[20] => demux12[20].a2.IN1
in[21] => demux12[21].a1.IN0
in[21] => demux12[21].a2.IN1
in[22] => demux12[22].a1.IN0
in[22] => demux12[22].a2.IN1
in[23] => demux12[23].a1.IN0
in[23] => demux12[23].a2.IN1
in[24] => demux12[24].a1.IN0
in[24] => demux12[24].a2.IN1
in[25] => demux12[25].a1.IN0
in[25] => demux12[25].a2.IN1
in[26] => demux12[26].a1.IN0
in[26] => demux12[26].a2.IN1
in[27] => demux12[27].a1.IN0
in[27] => demux12[27].a2.IN1
in[28] => demux12[28].a1.IN0
in[28] => demux12[28].a2.IN1
in[29] => demux12[29].a1.IN0
in[29] => demux12[29].a2.IN1
in[30] => demux12[30].a1.IN0
in[30] => demux12[30].a2.IN1
in[31] => demux12[31].a1.IN0
in[31] => demux12[31].a2.IN1
sel => l2.DATAIN
sel => demux12[0].a1.IN1
sel => demux12[1].a1.IN1
sel => demux12[2].a1.IN1
sel => demux12[3].a1.IN1
sel => demux12[4].a1.IN1
sel => demux12[5].a1.IN1
sel => demux12[6].a1.IN1
sel => demux12[7].a1.IN1
sel => demux12[8].a1.IN1
sel => demux12[9].a1.IN1
sel => demux12[10].a1.IN1
sel => demux12[11].a1.IN1
sel => demux12[12].a1.IN1
sel => demux12[13].a1.IN1
sel => demux12[14].a1.IN1
sel => demux12[15].a1.IN1
sel => demux12[16].a1.IN1
sel => demux12[17].a1.IN1
sel => demux12[18].a1.IN1
sel => demux12[19].a1.IN1
sel => demux12[20].a1.IN1
sel => demux12[21].a1.IN1
sel => demux12[22].a1.IN1
sel => demux12[23].a1.IN1
sel => demux12[24].a1.IN1
sel => demux12[25].a1.IN1
sel => demux12[26].a1.IN1
sel => demux12[27].a1.IN1
sel => demux12[28].a1.IN1
sel => demux12[29].a1.IN1
sel => demux12[30].a1.IN1
sel => demux12[31].a1.IN1


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block
dataOut[0][0] <= singleRegisterMod:m0.port0
dataOut[0][1] <= singleRegisterMod:m0.port0
dataOut[0][2] <= singleRegisterMod:m0.port0
dataOut[0][3] <= singleRegisterMod:m0.port0
dataOut[0][4] <= singleRegisterMod:m0.port0
dataOut[0][5] <= singleRegisterMod:m0.port0
dataOut[0][6] <= singleRegisterMod:m0.port0
dataOut[0][7] <= singleRegisterMod:m0.port0
dataOut[0][8] <= singleRegisterMod:m0.port0
dataOut[0][9] <= singleRegisterMod:m0.port0
dataOut[0][10] <= singleRegisterMod:m0.port0
dataOut[0][11] <= singleRegisterMod:m0.port0
dataOut[0][12] <= singleRegisterMod:m0.port0
dataOut[0][13] <= singleRegisterMod:m0.port0
dataOut[0][14] <= singleRegisterMod:m0.port0
dataOut[0][15] <= singleRegisterMod:m0.port0
dataOut[0][16] <= singleRegisterMod:m0.port0
dataOut[0][17] <= singleRegisterMod:m0.port0
dataOut[0][18] <= singleRegisterMod:m0.port0
dataOut[0][19] <= singleRegisterMod:m0.port0
dataOut[0][20] <= singleRegisterMod:m0.port0
dataOut[0][21] <= singleRegisterMod:m0.port0
dataOut[0][22] <= singleRegisterMod:m0.port0
dataOut[0][23] <= singleRegisterMod:m0.port0
dataOut[0][24] <= singleRegisterMod:m0.port0
dataOut[0][25] <= singleRegisterMod:m0.port0
dataOut[0][26] <= singleRegisterMod:m0.port0
dataOut[0][27] <= singleRegisterMod:m0.port0
dataOut[0][28] <= singleRegisterMod:m0.port0
dataOut[0][29] <= singleRegisterMod:m0.port0
dataOut[0][30] <= singleRegisterMod:m0.port0
dataOut[0][31] <= singleRegisterMod:m0.port0
dataOut[1][0] <= singleRegisterMod:rB[1].m.port0
dataOut[1][1] <= singleRegisterMod:rB[1].m.port0
dataOut[1][2] <= singleRegisterMod:rB[1].m.port0
dataOut[1][3] <= singleRegisterMod:rB[1].m.port0
dataOut[1][4] <= singleRegisterMod:rB[1].m.port0
dataOut[1][5] <= singleRegisterMod:rB[1].m.port0
dataOut[1][6] <= singleRegisterMod:rB[1].m.port0
dataOut[1][7] <= singleRegisterMod:rB[1].m.port0
dataOut[1][8] <= singleRegisterMod:rB[1].m.port0
dataOut[1][9] <= singleRegisterMod:rB[1].m.port0
dataOut[1][10] <= singleRegisterMod:rB[1].m.port0
dataOut[1][11] <= singleRegisterMod:rB[1].m.port0
dataOut[1][12] <= singleRegisterMod:rB[1].m.port0
dataOut[1][13] <= singleRegisterMod:rB[1].m.port0
dataOut[1][14] <= singleRegisterMod:rB[1].m.port0
dataOut[1][15] <= singleRegisterMod:rB[1].m.port0
dataOut[1][16] <= singleRegisterMod:rB[1].m.port0
dataOut[1][17] <= singleRegisterMod:rB[1].m.port0
dataOut[1][18] <= singleRegisterMod:rB[1].m.port0
dataOut[1][19] <= singleRegisterMod:rB[1].m.port0
dataOut[1][20] <= singleRegisterMod:rB[1].m.port0
dataOut[1][21] <= singleRegisterMod:rB[1].m.port0
dataOut[1][22] <= singleRegisterMod:rB[1].m.port0
dataOut[1][23] <= singleRegisterMod:rB[1].m.port0
dataOut[1][24] <= singleRegisterMod:rB[1].m.port0
dataOut[1][25] <= singleRegisterMod:rB[1].m.port0
dataOut[1][26] <= singleRegisterMod:rB[1].m.port0
dataOut[1][27] <= singleRegisterMod:rB[1].m.port0
dataOut[1][28] <= singleRegisterMod:rB[1].m.port0
dataOut[1][29] <= singleRegisterMod:rB[1].m.port0
dataOut[1][30] <= singleRegisterMod:rB[1].m.port0
dataOut[1][31] <= singleRegisterMod:rB[1].m.port0
dataOut[2][0] <= singleRegisterMod:rB[2].m.port0
dataOut[2][1] <= singleRegisterMod:rB[2].m.port0
dataOut[2][2] <= singleRegisterMod:rB[2].m.port0
dataOut[2][3] <= singleRegisterMod:rB[2].m.port0
dataOut[2][4] <= singleRegisterMod:rB[2].m.port0
dataOut[2][5] <= singleRegisterMod:rB[2].m.port0
dataOut[2][6] <= singleRegisterMod:rB[2].m.port0
dataOut[2][7] <= singleRegisterMod:rB[2].m.port0
dataOut[2][8] <= singleRegisterMod:rB[2].m.port0
dataOut[2][9] <= singleRegisterMod:rB[2].m.port0
dataOut[2][10] <= singleRegisterMod:rB[2].m.port0
dataOut[2][11] <= singleRegisterMod:rB[2].m.port0
dataOut[2][12] <= singleRegisterMod:rB[2].m.port0
dataOut[2][13] <= singleRegisterMod:rB[2].m.port0
dataOut[2][14] <= singleRegisterMod:rB[2].m.port0
dataOut[2][15] <= singleRegisterMod:rB[2].m.port0
dataOut[2][16] <= singleRegisterMod:rB[2].m.port0
dataOut[2][17] <= singleRegisterMod:rB[2].m.port0
dataOut[2][18] <= singleRegisterMod:rB[2].m.port0
dataOut[2][19] <= singleRegisterMod:rB[2].m.port0
dataOut[2][20] <= singleRegisterMod:rB[2].m.port0
dataOut[2][21] <= singleRegisterMod:rB[2].m.port0
dataOut[2][22] <= singleRegisterMod:rB[2].m.port0
dataOut[2][23] <= singleRegisterMod:rB[2].m.port0
dataOut[2][24] <= singleRegisterMod:rB[2].m.port0
dataOut[2][25] <= singleRegisterMod:rB[2].m.port0
dataOut[2][26] <= singleRegisterMod:rB[2].m.port0
dataOut[2][27] <= singleRegisterMod:rB[2].m.port0
dataOut[2][28] <= singleRegisterMod:rB[2].m.port0
dataOut[2][29] <= singleRegisterMod:rB[2].m.port0
dataOut[2][30] <= singleRegisterMod:rB[2].m.port0
dataOut[2][31] <= singleRegisterMod:rB[2].m.port0
dataOut[3][0] <= singleRegisterMod:rB[3].m.port0
dataOut[3][1] <= singleRegisterMod:rB[3].m.port0
dataOut[3][2] <= singleRegisterMod:rB[3].m.port0
dataOut[3][3] <= singleRegisterMod:rB[3].m.port0
dataOut[3][4] <= singleRegisterMod:rB[3].m.port0
dataOut[3][5] <= singleRegisterMod:rB[3].m.port0
dataOut[3][6] <= singleRegisterMod:rB[3].m.port0
dataOut[3][7] <= singleRegisterMod:rB[3].m.port0
dataOut[3][8] <= singleRegisterMod:rB[3].m.port0
dataOut[3][9] <= singleRegisterMod:rB[3].m.port0
dataOut[3][10] <= singleRegisterMod:rB[3].m.port0
dataOut[3][11] <= singleRegisterMod:rB[3].m.port0
dataOut[3][12] <= singleRegisterMod:rB[3].m.port0
dataOut[3][13] <= singleRegisterMod:rB[3].m.port0
dataOut[3][14] <= singleRegisterMod:rB[3].m.port0
dataOut[3][15] <= singleRegisterMod:rB[3].m.port0
dataOut[3][16] <= singleRegisterMod:rB[3].m.port0
dataOut[3][17] <= singleRegisterMod:rB[3].m.port0
dataOut[3][18] <= singleRegisterMod:rB[3].m.port0
dataOut[3][19] <= singleRegisterMod:rB[3].m.port0
dataOut[3][20] <= singleRegisterMod:rB[3].m.port0
dataOut[3][21] <= singleRegisterMod:rB[3].m.port0
dataOut[3][22] <= singleRegisterMod:rB[3].m.port0
dataOut[3][23] <= singleRegisterMod:rB[3].m.port0
dataOut[3][24] <= singleRegisterMod:rB[3].m.port0
dataOut[3][25] <= singleRegisterMod:rB[3].m.port0
dataOut[3][26] <= singleRegisterMod:rB[3].m.port0
dataOut[3][27] <= singleRegisterMod:rB[3].m.port0
dataOut[3][28] <= singleRegisterMod:rB[3].m.port0
dataOut[3][29] <= singleRegisterMod:rB[3].m.port0
dataOut[3][30] <= singleRegisterMod:rB[3].m.port0
dataOut[3][31] <= singleRegisterMod:rB[3].m.port0
dataOut[4][0] <= singleRegisterMod:rB[4].m.port0
dataOut[4][1] <= singleRegisterMod:rB[4].m.port0
dataOut[4][2] <= singleRegisterMod:rB[4].m.port0
dataOut[4][3] <= singleRegisterMod:rB[4].m.port0
dataOut[4][4] <= singleRegisterMod:rB[4].m.port0
dataOut[4][5] <= singleRegisterMod:rB[4].m.port0
dataOut[4][6] <= singleRegisterMod:rB[4].m.port0
dataOut[4][7] <= singleRegisterMod:rB[4].m.port0
dataOut[4][8] <= singleRegisterMod:rB[4].m.port0
dataOut[4][9] <= singleRegisterMod:rB[4].m.port0
dataOut[4][10] <= singleRegisterMod:rB[4].m.port0
dataOut[4][11] <= singleRegisterMod:rB[4].m.port0
dataOut[4][12] <= singleRegisterMod:rB[4].m.port0
dataOut[4][13] <= singleRegisterMod:rB[4].m.port0
dataOut[4][14] <= singleRegisterMod:rB[4].m.port0
dataOut[4][15] <= singleRegisterMod:rB[4].m.port0
dataOut[4][16] <= singleRegisterMod:rB[4].m.port0
dataOut[4][17] <= singleRegisterMod:rB[4].m.port0
dataOut[4][18] <= singleRegisterMod:rB[4].m.port0
dataOut[4][19] <= singleRegisterMod:rB[4].m.port0
dataOut[4][20] <= singleRegisterMod:rB[4].m.port0
dataOut[4][21] <= singleRegisterMod:rB[4].m.port0
dataOut[4][22] <= singleRegisterMod:rB[4].m.port0
dataOut[4][23] <= singleRegisterMod:rB[4].m.port0
dataOut[4][24] <= singleRegisterMod:rB[4].m.port0
dataOut[4][25] <= singleRegisterMod:rB[4].m.port0
dataOut[4][26] <= singleRegisterMod:rB[4].m.port0
dataOut[4][27] <= singleRegisterMod:rB[4].m.port0
dataOut[4][28] <= singleRegisterMod:rB[4].m.port0
dataOut[4][29] <= singleRegisterMod:rB[4].m.port0
dataOut[4][30] <= singleRegisterMod:rB[4].m.port0
dataOut[4][31] <= singleRegisterMod:rB[4].m.port0
dataOut[5][0] <= singleRegisterMod:rB[5].m.port0
dataOut[5][1] <= singleRegisterMod:rB[5].m.port0
dataOut[5][2] <= singleRegisterMod:rB[5].m.port0
dataOut[5][3] <= singleRegisterMod:rB[5].m.port0
dataOut[5][4] <= singleRegisterMod:rB[5].m.port0
dataOut[5][5] <= singleRegisterMod:rB[5].m.port0
dataOut[5][6] <= singleRegisterMod:rB[5].m.port0
dataOut[5][7] <= singleRegisterMod:rB[5].m.port0
dataOut[5][8] <= singleRegisterMod:rB[5].m.port0
dataOut[5][9] <= singleRegisterMod:rB[5].m.port0
dataOut[5][10] <= singleRegisterMod:rB[5].m.port0
dataOut[5][11] <= singleRegisterMod:rB[5].m.port0
dataOut[5][12] <= singleRegisterMod:rB[5].m.port0
dataOut[5][13] <= singleRegisterMod:rB[5].m.port0
dataOut[5][14] <= singleRegisterMod:rB[5].m.port0
dataOut[5][15] <= singleRegisterMod:rB[5].m.port0
dataOut[5][16] <= singleRegisterMod:rB[5].m.port0
dataOut[5][17] <= singleRegisterMod:rB[5].m.port0
dataOut[5][18] <= singleRegisterMod:rB[5].m.port0
dataOut[5][19] <= singleRegisterMod:rB[5].m.port0
dataOut[5][20] <= singleRegisterMod:rB[5].m.port0
dataOut[5][21] <= singleRegisterMod:rB[5].m.port0
dataOut[5][22] <= singleRegisterMod:rB[5].m.port0
dataOut[5][23] <= singleRegisterMod:rB[5].m.port0
dataOut[5][24] <= singleRegisterMod:rB[5].m.port0
dataOut[5][25] <= singleRegisterMod:rB[5].m.port0
dataOut[5][26] <= singleRegisterMod:rB[5].m.port0
dataOut[5][27] <= singleRegisterMod:rB[5].m.port0
dataOut[5][28] <= singleRegisterMod:rB[5].m.port0
dataOut[5][29] <= singleRegisterMod:rB[5].m.port0
dataOut[5][30] <= singleRegisterMod:rB[5].m.port0
dataOut[5][31] <= singleRegisterMod:rB[5].m.port0
dataOut[6][0] <= singleRegisterMod:rB[6].m.port0
dataOut[6][1] <= singleRegisterMod:rB[6].m.port0
dataOut[6][2] <= singleRegisterMod:rB[6].m.port0
dataOut[6][3] <= singleRegisterMod:rB[6].m.port0
dataOut[6][4] <= singleRegisterMod:rB[6].m.port0
dataOut[6][5] <= singleRegisterMod:rB[6].m.port0
dataOut[6][6] <= singleRegisterMod:rB[6].m.port0
dataOut[6][7] <= singleRegisterMod:rB[6].m.port0
dataOut[6][8] <= singleRegisterMod:rB[6].m.port0
dataOut[6][9] <= singleRegisterMod:rB[6].m.port0
dataOut[6][10] <= singleRegisterMod:rB[6].m.port0
dataOut[6][11] <= singleRegisterMod:rB[6].m.port0
dataOut[6][12] <= singleRegisterMod:rB[6].m.port0
dataOut[6][13] <= singleRegisterMod:rB[6].m.port0
dataOut[6][14] <= singleRegisterMod:rB[6].m.port0
dataOut[6][15] <= singleRegisterMod:rB[6].m.port0
dataOut[6][16] <= singleRegisterMod:rB[6].m.port0
dataOut[6][17] <= singleRegisterMod:rB[6].m.port0
dataOut[6][18] <= singleRegisterMod:rB[6].m.port0
dataOut[6][19] <= singleRegisterMod:rB[6].m.port0
dataOut[6][20] <= singleRegisterMod:rB[6].m.port0
dataOut[6][21] <= singleRegisterMod:rB[6].m.port0
dataOut[6][22] <= singleRegisterMod:rB[6].m.port0
dataOut[6][23] <= singleRegisterMod:rB[6].m.port0
dataOut[6][24] <= singleRegisterMod:rB[6].m.port0
dataOut[6][25] <= singleRegisterMod:rB[6].m.port0
dataOut[6][26] <= singleRegisterMod:rB[6].m.port0
dataOut[6][27] <= singleRegisterMod:rB[6].m.port0
dataOut[6][28] <= singleRegisterMod:rB[6].m.port0
dataOut[6][29] <= singleRegisterMod:rB[6].m.port0
dataOut[6][30] <= singleRegisterMod:rB[6].m.port0
dataOut[6][31] <= singleRegisterMod:rB[6].m.port0
dataOut[7][0] <= singleRegisterMod:rB[7].m.port0
dataOut[7][1] <= singleRegisterMod:rB[7].m.port0
dataOut[7][2] <= singleRegisterMod:rB[7].m.port0
dataOut[7][3] <= singleRegisterMod:rB[7].m.port0
dataOut[7][4] <= singleRegisterMod:rB[7].m.port0
dataOut[7][5] <= singleRegisterMod:rB[7].m.port0
dataOut[7][6] <= singleRegisterMod:rB[7].m.port0
dataOut[7][7] <= singleRegisterMod:rB[7].m.port0
dataOut[7][8] <= singleRegisterMod:rB[7].m.port0
dataOut[7][9] <= singleRegisterMod:rB[7].m.port0
dataOut[7][10] <= singleRegisterMod:rB[7].m.port0
dataOut[7][11] <= singleRegisterMod:rB[7].m.port0
dataOut[7][12] <= singleRegisterMod:rB[7].m.port0
dataOut[7][13] <= singleRegisterMod:rB[7].m.port0
dataOut[7][14] <= singleRegisterMod:rB[7].m.port0
dataOut[7][15] <= singleRegisterMod:rB[7].m.port0
dataOut[7][16] <= singleRegisterMod:rB[7].m.port0
dataOut[7][17] <= singleRegisterMod:rB[7].m.port0
dataOut[7][18] <= singleRegisterMod:rB[7].m.port0
dataOut[7][19] <= singleRegisterMod:rB[7].m.port0
dataOut[7][20] <= singleRegisterMod:rB[7].m.port0
dataOut[7][21] <= singleRegisterMod:rB[7].m.port0
dataOut[7][22] <= singleRegisterMod:rB[7].m.port0
dataOut[7][23] <= singleRegisterMod:rB[7].m.port0
dataOut[7][24] <= singleRegisterMod:rB[7].m.port0
dataOut[7][25] <= singleRegisterMod:rB[7].m.port0
dataOut[7][26] <= singleRegisterMod:rB[7].m.port0
dataOut[7][27] <= singleRegisterMod:rB[7].m.port0
dataOut[7][28] <= singleRegisterMod:rB[7].m.port0
dataOut[7][29] <= singleRegisterMod:rB[7].m.port0
dataOut[7][30] <= singleRegisterMod:rB[7].m.port0
dataOut[7][31] <= singleRegisterMod:rB[7].m.port0
dataOut[8][0] <= singleRegisterMod:rB[8].m.port0
dataOut[8][1] <= singleRegisterMod:rB[8].m.port0
dataOut[8][2] <= singleRegisterMod:rB[8].m.port0
dataOut[8][3] <= singleRegisterMod:rB[8].m.port0
dataOut[8][4] <= singleRegisterMod:rB[8].m.port0
dataOut[8][5] <= singleRegisterMod:rB[8].m.port0
dataOut[8][6] <= singleRegisterMod:rB[8].m.port0
dataOut[8][7] <= singleRegisterMod:rB[8].m.port0
dataOut[8][8] <= singleRegisterMod:rB[8].m.port0
dataOut[8][9] <= singleRegisterMod:rB[8].m.port0
dataOut[8][10] <= singleRegisterMod:rB[8].m.port0
dataOut[8][11] <= singleRegisterMod:rB[8].m.port0
dataOut[8][12] <= singleRegisterMod:rB[8].m.port0
dataOut[8][13] <= singleRegisterMod:rB[8].m.port0
dataOut[8][14] <= singleRegisterMod:rB[8].m.port0
dataOut[8][15] <= singleRegisterMod:rB[8].m.port0
dataOut[8][16] <= singleRegisterMod:rB[8].m.port0
dataOut[8][17] <= singleRegisterMod:rB[8].m.port0
dataOut[8][18] <= singleRegisterMod:rB[8].m.port0
dataOut[8][19] <= singleRegisterMod:rB[8].m.port0
dataOut[8][20] <= singleRegisterMod:rB[8].m.port0
dataOut[8][21] <= singleRegisterMod:rB[8].m.port0
dataOut[8][22] <= singleRegisterMod:rB[8].m.port0
dataOut[8][23] <= singleRegisterMod:rB[8].m.port0
dataOut[8][24] <= singleRegisterMod:rB[8].m.port0
dataOut[8][25] <= singleRegisterMod:rB[8].m.port0
dataOut[8][26] <= singleRegisterMod:rB[8].m.port0
dataOut[8][27] <= singleRegisterMod:rB[8].m.port0
dataOut[8][28] <= singleRegisterMod:rB[8].m.port0
dataOut[8][29] <= singleRegisterMod:rB[8].m.port0
dataOut[8][30] <= singleRegisterMod:rB[8].m.port0
dataOut[8][31] <= singleRegisterMod:rB[8].m.port0
dataOut[9][0] <= singleRegisterMod:rB[9].m.port0
dataOut[9][1] <= singleRegisterMod:rB[9].m.port0
dataOut[9][2] <= singleRegisterMod:rB[9].m.port0
dataOut[9][3] <= singleRegisterMod:rB[9].m.port0
dataOut[9][4] <= singleRegisterMod:rB[9].m.port0
dataOut[9][5] <= singleRegisterMod:rB[9].m.port0
dataOut[9][6] <= singleRegisterMod:rB[9].m.port0
dataOut[9][7] <= singleRegisterMod:rB[9].m.port0
dataOut[9][8] <= singleRegisterMod:rB[9].m.port0
dataOut[9][9] <= singleRegisterMod:rB[9].m.port0
dataOut[9][10] <= singleRegisterMod:rB[9].m.port0
dataOut[9][11] <= singleRegisterMod:rB[9].m.port0
dataOut[9][12] <= singleRegisterMod:rB[9].m.port0
dataOut[9][13] <= singleRegisterMod:rB[9].m.port0
dataOut[9][14] <= singleRegisterMod:rB[9].m.port0
dataOut[9][15] <= singleRegisterMod:rB[9].m.port0
dataOut[9][16] <= singleRegisterMod:rB[9].m.port0
dataOut[9][17] <= singleRegisterMod:rB[9].m.port0
dataOut[9][18] <= singleRegisterMod:rB[9].m.port0
dataOut[9][19] <= singleRegisterMod:rB[9].m.port0
dataOut[9][20] <= singleRegisterMod:rB[9].m.port0
dataOut[9][21] <= singleRegisterMod:rB[9].m.port0
dataOut[9][22] <= singleRegisterMod:rB[9].m.port0
dataOut[9][23] <= singleRegisterMod:rB[9].m.port0
dataOut[9][24] <= singleRegisterMod:rB[9].m.port0
dataOut[9][25] <= singleRegisterMod:rB[9].m.port0
dataOut[9][26] <= singleRegisterMod:rB[9].m.port0
dataOut[9][27] <= singleRegisterMod:rB[9].m.port0
dataOut[9][28] <= singleRegisterMod:rB[9].m.port0
dataOut[9][29] <= singleRegisterMod:rB[9].m.port0
dataOut[9][30] <= singleRegisterMod:rB[9].m.port0
dataOut[9][31] <= singleRegisterMod:rB[9].m.port0
dataOut[10][0] <= singleRegisterMod:rB[10].m.port0
dataOut[10][1] <= singleRegisterMod:rB[10].m.port0
dataOut[10][2] <= singleRegisterMod:rB[10].m.port0
dataOut[10][3] <= singleRegisterMod:rB[10].m.port0
dataOut[10][4] <= singleRegisterMod:rB[10].m.port0
dataOut[10][5] <= singleRegisterMod:rB[10].m.port0
dataOut[10][6] <= singleRegisterMod:rB[10].m.port0
dataOut[10][7] <= singleRegisterMod:rB[10].m.port0
dataOut[10][8] <= singleRegisterMod:rB[10].m.port0
dataOut[10][9] <= singleRegisterMod:rB[10].m.port0
dataOut[10][10] <= singleRegisterMod:rB[10].m.port0
dataOut[10][11] <= singleRegisterMod:rB[10].m.port0
dataOut[10][12] <= singleRegisterMod:rB[10].m.port0
dataOut[10][13] <= singleRegisterMod:rB[10].m.port0
dataOut[10][14] <= singleRegisterMod:rB[10].m.port0
dataOut[10][15] <= singleRegisterMod:rB[10].m.port0
dataOut[10][16] <= singleRegisterMod:rB[10].m.port0
dataOut[10][17] <= singleRegisterMod:rB[10].m.port0
dataOut[10][18] <= singleRegisterMod:rB[10].m.port0
dataOut[10][19] <= singleRegisterMod:rB[10].m.port0
dataOut[10][20] <= singleRegisterMod:rB[10].m.port0
dataOut[10][21] <= singleRegisterMod:rB[10].m.port0
dataOut[10][22] <= singleRegisterMod:rB[10].m.port0
dataOut[10][23] <= singleRegisterMod:rB[10].m.port0
dataOut[10][24] <= singleRegisterMod:rB[10].m.port0
dataOut[10][25] <= singleRegisterMod:rB[10].m.port0
dataOut[10][26] <= singleRegisterMod:rB[10].m.port0
dataOut[10][27] <= singleRegisterMod:rB[10].m.port0
dataOut[10][28] <= singleRegisterMod:rB[10].m.port0
dataOut[10][29] <= singleRegisterMod:rB[10].m.port0
dataOut[10][30] <= singleRegisterMod:rB[10].m.port0
dataOut[10][31] <= singleRegisterMod:rB[10].m.port0
dataOut[11][0] <= singleRegisterMod:rB[11].m.port0
dataOut[11][1] <= singleRegisterMod:rB[11].m.port0
dataOut[11][2] <= singleRegisterMod:rB[11].m.port0
dataOut[11][3] <= singleRegisterMod:rB[11].m.port0
dataOut[11][4] <= singleRegisterMod:rB[11].m.port0
dataOut[11][5] <= singleRegisterMod:rB[11].m.port0
dataOut[11][6] <= singleRegisterMod:rB[11].m.port0
dataOut[11][7] <= singleRegisterMod:rB[11].m.port0
dataOut[11][8] <= singleRegisterMod:rB[11].m.port0
dataOut[11][9] <= singleRegisterMod:rB[11].m.port0
dataOut[11][10] <= singleRegisterMod:rB[11].m.port0
dataOut[11][11] <= singleRegisterMod:rB[11].m.port0
dataOut[11][12] <= singleRegisterMod:rB[11].m.port0
dataOut[11][13] <= singleRegisterMod:rB[11].m.port0
dataOut[11][14] <= singleRegisterMod:rB[11].m.port0
dataOut[11][15] <= singleRegisterMod:rB[11].m.port0
dataOut[11][16] <= singleRegisterMod:rB[11].m.port0
dataOut[11][17] <= singleRegisterMod:rB[11].m.port0
dataOut[11][18] <= singleRegisterMod:rB[11].m.port0
dataOut[11][19] <= singleRegisterMod:rB[11].m.port0
dataOut[11][20] <= singleRegisterMod:rB[11].m.port0
dataOut[11][21] <= singleRegisterMod:rB[11].m.port0
dataOut[11][22] <= singleRegisterMod:rB[11].m.port0
dataOut[11][23] <= singleRegisterMod:rB[11].m.port0
dataOut[11][24] <= singleRegisterMod:rB[11].m.port0
dataOut[11][25] <= singleRegisterMod:rB[11].m.port0
dataOut[11][26] <= singleRegisterMod:rB[11].m.port0
dataOut[11][27] <= singleRegisterMod:rB[11].m.port0
dataOut[11][28] <= singleRegisterMod:rB[11].m.port0
dataOut[11][29] <= singleRegisterMod:rB[11].m.port0
dataOut[11][30] <= singleRegisterMod:rB[11].m.port0
dataOut[11][31] <= singleRegisterMod:rB[11].m.port0
dataOut[12][0] <= singleRegisterMod:rB[12].m.port0
dataOut[12][1] <= singleRegisterMod:rB[12].m.port0
dataOut[12][2] <= singleRegisterMod:rB[12].m.port0
dataOut[12][3] <= singleRegisterMod:rB[12].m.port0
dataOut[12][4] <= singleRegisterMod:rB[12].m.port0
dataOut[12][5] <= singleRegisterMod:rB[12].m.port0
dataOut[12][6] <= singleRegisterMod:rB[12].m.port0
dataOut[12][7] <= singleRegisterMod:rB[12].m.port0
dataOut[12][8] <= singleRegisterMod:rB[12].m.port0
dataOut[12][9] <= singleRegisterMod:rB[12].m.port0
dataOut[12][10] <= singleRegisterMod:rB[12].m.port0
dataOut[12][11] <= singleRegisterMod:rB[12].m.port0
dataOut[12][12] <= singleRegisterMod:rB[12].m.port0
dataOut[12][13] <= singleRegisterMod:rB[12].m.port0
dataOut[12][14] <= singleRegisterMod:rB[12].m.port0
dataOut[12][15] <= singleRegisterMod:rB[12].m.port0
dataOut[12][16] <= singleRegisterMod:rB[12].m.port0
dataOut[12][17] <= singleRegisterMod:rB[12].m.port0
dataOut[12][18] <= singleRegisterMod:rB[12].m.port0
dataOut[12][19] <= singleRegisterMod:rB[12].m.port0
dataOut[12][20] <= singleRegisterMod:rB[12].m.port0
dataOut[12][21] <= singleRegisterMod:rB[12].m.port0
dataOut[12][22] <= singleRegisterMod:rB[12].m.port0
dataOut[12][23] <= singleRegisterMod:rB[12].m.port0
dataOut[12][24] <= singleRegisterMod:rB[12].m.port0
dataOut[12][25] <= singleRegisterMod:rB[12].m.port0
dataOut[12][26] <= singleRegisterMod:rB[12].m.port0
dataOut[12][27] <= singleRegisterMod:rB[12].m.port0
dataOut[12][28] <= singleRegisterMod:rB[12].m.port0
dataOut[12][29] <= singleRegisterMod:rB[12].m.port0
dataOut[12][30] <= singleRegisterMod:rB[12].m.port0
dataOut[12][31] <= singleRegisterMod:rB[12].m.port0
dataOut[13][0] <= singleRegisterMod:rB[13].m.port0
dataOut[13][1] <= singleRegisterMod:rB[13].m.port0
dataOut[13][2] <= singleRegisterMod:rB[13].m.port0
dataOut[13][3] <= singleRegisterMod:rB[13].m.port0
dataOut[13][4] <= singleRegisterMod:rB[13].m.port0
dataOut[13][5] <= singleRegisterMod:rB[13].m.port0
dataOut[13][6] <= singleRegisterMod:rB[13].m.port0
dataOut[13][7] <= singleRegisterMod:rB[13].m.port0
dataOut[13][8] <= singleRegisterMod:rB[13].m.port0
dataOut[13][9] <= singleRegisterMod:rB[13].m.port0
dataOut[13][10] <= singleRegisterMod:rB[13].m.port0
dataOut[13][11] <= singleRegisterMod:rB[13].m.port0
dataOut[13][12] <= singleRegisterMod:rB[13].m.port0
dataOut[13][13] <= singleRegisterMod:rB[13].m.port0
dataOut[13][14] <= singleRegisterMod:rB[13].m.port0
dataOut[13][15] <= singleRegisterMod:rB[13].m.port0
dataOut[13][16] <= singleRegisterMod:rB[13].m.port0
dataOut[13][17] <= singleRegisterMod:rB[13].m.port0
dataOut[13][18] <= singleRegisterMod:rB[13].m.port0
dataOut[13][19] <= singleRegisterMod:rB[13].m.port0
dataOut[13][20] <= singleRegisterMod:rB[13].m.port0
dataOut[13][21] <= singleRegisterMod:rB[13].m.port0
dataOut[13][22] <= singleRegisterMod:rB[13].m.port0
dataOut[13][23] <= singleRegisterMod:rB[13].m.port0
dataOut[13][24] <= singleRegisterMod:rB[13].m.port0
dataOut[13][25] <= singleRegisterMod:rB[13].m.port0
dataOut[13][26] <= singleRegisterMod:rB[13].m.port0
dataOut[13][27] <= singleRegisterMod:rB[13].m.port0
dataOut[13][28] <= singleRegisterMod:rB[13].m.port0
dataOut[13][29] <= singleRegisterMod:rB[13].m.port0
dataOut[13][30] <= singleRegisterMod:rB[13].m.port0
dataOut[13][31] <= singleRegisterMod:rB[13].m.port0
dataOut[14][0] <= singleRegisterMod:rB[14].m.port0
dataOut[14][1] <= singleRegisterMod:rB[14].m.port0
dataOut[14][2] <= singleRegisterMod:rB[14].m.port0
dataOut[14][3] <= singleRegisterMod:rB[14].m.port0
dataOut[14][4] <= singleRegisterMod:rB[14].m.port0
dataOut[14][5] <= singleRegisterMod:rB[14].m.port0
dataOut[14][6] <= singleRegisterMod:rB[14].m.port0
dataOut[14][7] <= singleRegisterMod:rB[14].m.port0
dataOut[14][8] <= singleRegisterMod:rB[14].m.port0
dataOut[14][9] <= singleRegisterMod:rB[14].m.port0
dataOut[14][10] <= singleRegisterMod:rB[14].m.port0
dataOut[14][11] <= singleRegisterMod:rB[14].m.port0
dataOut[14][12] <= singleRegisterMod:rB[14].m.port0
dataOut[14][13] <= singleRegisterMod:rB[14].m.port0
dataOut[14][14] <= singleRegisterMod:rB[14].m.port0
dataOut[14][15] <= singleRegisterMod:rB[14].m.port0
dataOut[14][16] <= singleRegisterMod:rB[14].m.port0
dataOut[14][17] <= singleRegisterMod:rB[14].m.port0
dataOut[14][18] <= singleRegisterMod:rB[14].m.port0
dataOut[14][19] <= singleRegisterMod:rB[14].m.port0
dataOut[14][20] <= singleRegisterMod:rB[14].m.port0
dataOut[14][21] <= singleRegisterMod:rB[14].m.port0
dataOut[14][22] <= singleRegisterMod:rB[14].m.port0
dataOut[14][23] <= singleRegisterMod:rB[14].m.port0
dataOut[14][24] <= singleRegisterMod:rB[14].m.port0
dataOut[14][25] <= singleRegisterMod:rB[14].m.port0
dataOut[14][26] <= singleRegisterMod:rB[14].m.port0
dataOut[14][27] <= singleRegisterMod:rB[14].m.port0
dataOut[14][28] <= singleRegisterMod:rB[14].m.port0
dataOut[14][29] <= singleRegisterMod:rB[14].m.port0
dataOut[14][30] <= singleRegisterMod:rB[14].m.port0
dataOut[14][31] <= singleRegisterMod:rB[14].m.port0
dataOut[15][0] <= singleRegisterMod:rB[15].m.port0
dataOut[15][1] <= singleRegisterMod:rB[15].m.port0
dataOut[15][2] <= singleRegisterMod:rB[15].m.port0
dataOut[15][3] <= singleRegisterMod:rB[15].m.port0
dataOut[15][4] <= singleRegisterMod:rB[15].m.port0
dataOut[15][5] <= singleRegisterMod:rB[15].m.port0
dataOut[15][6] <= singleRegisterMod:rB[15].m.port0
dataOut[15][7] <= singleRegisterMod:rB[15].m.port0
dataOut[15][8] <= singleRegisterMod:rB[15].m.port0
dataOut[15][9] <= singleRegisterMod:rB[15].m.port0
dataOut[15][10] <= singleRegisterMod:rB[15].m.port0
dataOut[15][11] <= singleRegisterMod:rB[15].m.port0
dataOut[15][12] <= singleRegisterMod:rB[15].m.port0
dataOut[15][13] <= singleRegisterMod:rB[15].m.port0
dataOut[15][14] <= singleRegisterMod:rB[15].m.port0
dataOut[15][15] <= singleRegisterMod:rB[15].m.port0
dataOut[15][16] <= singleRegisterMod:rB[15].m.port0
dataOut[15][17] <= singleRegisterMod:rB[15].m.port0
dataOut[15][18] <= singleRegisterMod:rB[15].m.port0
dataOut[15][19] <= singleRegisterMod:rB[15].m.port0
dataOut[15][20] <= singleRegisterMod:rB[15].m.port0
dataOut[15][21] <= singleRegisterMod:rB[15].m.port0
dataOut[15][22] <= singleRegisterMod:rB[15].m.port0
dataOut[15][23] <= singleRegisterMod:rB[15].m.port0
dataOut[15][24] <= singleRegisterMod:rB[15].m.port0
dataOut[15][25] <= singleRegisterMod:rB[15].m.port0
dataOut[15][26] <= singleRegisterMod:rB[15].m.port0
dataOut[15][27] <= singleRegisterMod:rB[15].m.port0
dataOut[15][28] <= singleRegisterMod:rB[15].m.port0
dataOut[15][29] <= singleRegisterMod:rB[15].m.port0
dataOut[15][30] <= singleRegisterMod:rB[15].m.port0
dataOut[15][31] <= singleRegisterMod:rB[15].m.port0
dataOut[16][0] <= singleRegisterMod:rB[16].m.port0
dataOut[16][1] <= singleRegisterMod:rB[16].m.port0
dataOut[16][2] <= singleRegisterMod:rB[16].m.port0
dataOut[16][3] <= singleRegisterMod:rB[16].m.port0
dataOut[16][4] <= singleRegisterMod:rB[16].m.port0
dataOut[16][5] <= singleRegisterMod:rB[16].m.port0
dataOut[16][6] <= singleRegisterMod:rB[16].m.port0
dataOut[16][7] <= singleRegisterMod:rB[16].m.port0
dataOut[16][8] <= singleRegisterMod:rB[16].m.port0
dataOut[16][9] <= singleRegisterMod:rB[16].m.port0
dataOut[16][10] <= singleRegisterMod:rB[16].m.port0
dataOut[16][11] <= singleRegisterMod:rB[16].m.port0
dataOut[16][12] <= singleRegisterMod:rB[16].m.port0
dataOut[16][13] <= singleRegisterMod:rB[16].m.port0
dataOut[16][14] <= singleRegisterMod:rB[16].m.port0
dataOut[16][15] <= singleRegisterMod:rB[16].m.port0
dataOut[16][16] <= singleRegisterMod:rB[16].m.port0
dataOut[16][17] <= singleRegisterMod:rB[16].m.port0
dataOut[16][18] <= singleRegisterMod:rB[16].m.port0
dataOut[16][19] <= singleRegisterMod:rB[16].m.port0
dataOut[16][20] <= singleRegisterMod:rB[16].m.port0
dataOut[16][21] <= singleRegisterMod:rB[16].m.port0
dataOut[16][22] <= singleRegisterMod:rB[16].m.port0
dataOut[16][23] <= singleRegisterMod:rB[16].m.port0
dataOut[16][24] <= singleRegisterMod:rB[16].m.port0
dataOut[16][25] <= singleRegisterMod:rB[16].m.port0
dataOut[16][26] <= singleRegisterMod:rB[16].m.port0
dataOut[16][27] <= singleRegisterMod:rB[16].m.port0
dataOut[16][28] <= singleRegisterMod:rB[16].m.port0
dataOut[16][29] <= singleRegisterMod:rB[16].m.port0
dataOut[16][30] <= singleRegisterMod:rB[16].m.port0
dataOut[16][31] <= singleRegisterMod:rB[16].m.port0
dataOut[17][0] <= singleRegisterMod:rB[17].m.port0
dataOut[17][1] <= singleRegisterMod:rB[17].m.port0
dataOut[17][2] <= singleRegisterMod:rB[17].m.port0
dataOut[17][3] <= singleRegisterMod:rB[17].m.port0
dataOut[17][4] <= singleRegisterMod:rB[17].m.port0
dataOut[17][5] <= singleRegisterMod:rB[17].m.port0
dataOut[17][6] <= singleRegisterMod:rB[17].m.port0
dataOut[17][7] <= singleRegisterMod:rB[17].m.port0
dataOut[17][8] <= singleRegisterMod:rB[17].m.port0
dataOut[17][9] <= singleRegisterMod:rB[17].m.port0
dataOut[17][10] <= singleRegisterMod:rB[17].m.port0
dataOut[17][11] <= singleRegisterMod:rB[17].m.port0
dataOut[17][12] <= singleRegisterMod:rB[17].m.port0
dataOut[17][13] <= singleRegisterMod:rB[17].m.port0
dataOut[17][14] <= singleRegisterMod:rB[17].m.port0
dataOut[17][15] <= singleRegisterMod:rB[17].m.port0
dataOut[17][16] <= singleRegisterMod:rB[17].m.port0
dataOut[17][17] <= singleRegisterMod:rB[17].m.port0
dataOut[17][18] <= singleRegisterMod:rB[17].m.port0
dataOut[17][19] <= singleRegisterMod:rB[17].m.port0
dataOut[17][20] <= singleRegisterMod:rB[17].m.port0
dataOut[17][21] <= singleRegisterMod:rB[17].m.port0
dataOut[17][22] <= singleRegisterMod:rB[17].m.port0
dataOut[17][23] <= singleRegisterMod:rB[17].m.port0
dataOut[17][24] <= singleRegisterMod:rB[17].m.port0
dataOut[17][25] <= singleRegisterMod:rB[17].m.port0
dataOut[17][26] <= singleRegisterMod:rB[17].m.port0
dataOut[17][27] <= singleRegisterMod:rB[17].m.port0
dataOut[17][28] <= singleRegisterMod:rB[17].m.port0
dataOut[17][29] <= singleRegisterMod:rB[17].m.port0
dataOut[17][30] <= singleRegisterMod:rB[17].m.port0
dataOut[17][31] <= singleRegisterMod:rB[17].m.port0
dataOut[18][0] <= singleRegisterMod:rB[18].m.port0
dataOut[18][1] <= singleRegisterMod:rB[18].m.port0
dataOut[18][2] <= singleRegisterMod:rB[18].m.port0
dataOut[18][3] <= singleRegisterMod:rB[18].m.port0
dataOut[18][4] <= singleRegisterMod:rB[18].m.port0
dataOut[18][5] <= singleRegisterMod:rB[18].m.port0
dataOut[18][6] <= singleRegisterMod:rB[18].m.port0
dataOut[18][7] <= singleRegisterMod:rB[18].m.port0
dataOut[18][8] <= singleRegisterMod:rB[18].m.port0
dataOut[18][9] <= singleRegisterMod:rB[18].m.port0
dataOut[18][10] <= singleRegisterMod:rB[18].m.port0
dataOut[18][11] <= singleRegisterMod:rB[18].m.port0
dataOut[18][12] <= singleRegisterMod:rB[18].m.port0
dataOut[18][13] <= singleRegisterMod:rB[18].m.port0
dataOut[18][14] <= singleRegisterMod:rB[18].m.port0
dataOut[18][15] <= singleRegisterMod:rB[18].m.port0
dataOut[18][16] <= singleRegisterMod:rB[18].m.port0
dataOut[18][17] <= singleRegisterMod:rB[18].m.port0
dataOut[18][18] <= singleRegisterMod:rB[18].m.port0
dataOut[18][19] <= singleRegisterMod:rB[18].m.port0
dataOut[18][20] <= singleRegisterMod:rB[18].m.port0
dataOut[18][21] <= singleRegisterMod:rB[18].m.port0
dataOut[18][22] <= singleRegisterMod:rB[18].m.port0
dataOut[18][23] <= singleRegisterMod:rB[18].m.port0
dataOut[18][24] <= singleRegisterMod:rB[18].m.port0
dataOut[18][25] <= singleRegisterMod:rB[18].m.port0
dataOut[18][26] <= singleRegisterMod:rB[18].m.port0
dataOut[18][27] <= singleRegisterMod:rB[18].m.port0
dataOut[18][28] <= singleRegisterMod:rB[18].m.port0
dataOut[18][29] <= singleRegisterMod:rB[18].m.port0
dataOut[18][30] <= singleRegisterMod:rB[18].m.port0
dataOut[18][31] <= singleRegisterMod:rB[18].m.port0
dataOut[19][0] <= singleRegisterMod:rB[19].m.port0
dataOut[19][1] <= singleRegisterMod:rB[19].m.port0
dataOut[19][2] <= singleRegisterMod:rB[19].m.port0
dataOut[19][3] <= singleRegisterMod:rB[19].m.port0
dataOut[19][4] <= singleRegisterMod:rB[19].m.port0
dataOut[19][5] <= singleRegisterMod:rB[19].m.port0
dataOut[19][6] <= singleRegisterMod:rB[19].m.port0
dataOut[19][7] <= singleRegisterMod:rB[19].m.port0
dataOut[19][8] <= singleRegisterMod:rB[19].m.port0
dataOut[19][9] <= singleRegisterMod:rB[19].m.port0
dataOut[19][10] <= singleRegisterMod:rB[19].m.port0
dataOut[19][11] <= singleRegisterMod:rB[19].m.port0
dataOut[19][12] <= singleRegisterMod:rB[19].m.port0
dataOut[19][13] <= singleRegisterMod:rB[19].m.port0
dataOut[19][14] <= singleRegisterMod:rB[19].m.port0
dataOut[19][15] <= singleRegisterMod:rB[19].m.port0
dataOut[19][16] <= singleRegisterMod:rB[19].m.port0
dataOut[19][17] <= singleRegisterMod:rB[19].m.port0
dataOut[19][18] <= singleRegisterMod:rB[19].m.port0
dataOut[19][19] <= singleRegisterMod:rB[19].m.port0
dataOut[19][20] <= singleRegisterMod:rB[19].m.port0
dataOut[19][21] <= singleRegisterMod:rB[19].m.port0
dataOut[19][22] <= singleRegisterMod:rB[19].m.port0
dataOut[19][23] <= singleRegisterMod:rB[19].m.port0
dataOut[19][24] <= singleRegisterMod:rB[19].m.port0
dataOut[19][25] <= singleRegisterMod:rB[19].m.port0
dataOut[19][26] <= singleRegisterMod:rB[19].m.port0
dataOut[19][27] <= singleRegisterMod:rB[19].m.port0
dataOut[19][28] <= singleRegisterMod:rB[19].m.port0
dataOut[19][29] <= singleRegisterMod:rB[19].m.port0
dataOut[19][30] <= singleRegisterMod:rB[19].m.port0
dataOut[19][31] <= singleRegisterMod:rB[19].m.port0
dataOut[20][0] <= singleRegisterMod:rB[20].m.port0
dataOut[20][1] <= singleRegisterMod:rB[20].m.port0
dataOut[20][2] <= singleRegisterMod:rB[20].m.port0
dataOut[20][3] <= singleRegisterMod:rB[20].m.port0
dataOut[20][4] <= singleRegisterMod:rB[20].m.port0
dataOut[20][5] <= singleRegisterMod:rB[20].m.port0
dataOut[20][6] <= singleRegisterMod:rB[20].m.port0
dataOut[20][7] <= singleRegisterMod:rB[20].m.port0
dataOut[20][8] <= singleRegisterMod:rB[20].m.port0
dataOut[20][9] <= singleRegisterMod:rB[20].m.port0
dataOut[20][10] <= singleRegisterMod:rB[20].m.port0
dataOut[20][11] <= singleRegisterMod:rB[20].m.port0
dataOut[20][12] <= singleRegisterMod:rB[20].m.port0
dataOut[20][13] <= singleRegisterMod:rB[20].m.port0
dataOut[20][14] <= singleRegisterMod:rB[20].m.port0
dataOut[20][15] <= singleRegisterMod:rB[20].m.port0
dataOut[20][16] <= singleRegisterMod:rB[20].m.port0
dataOut[20][17] <= singleRegisterMod:rB[20].m.port0
dataOut[20][18] <= singleRegisterMod:rB[20].m.port0
dataOut[20][19] <= singleRegisterMod:rB[20].m.port0
dataOut[20][20] <= singleRegisterMod:rB[20].m.port0
dataOut[20][21] <= singleRegisterMod:rB[20].m.port0
dataOut[20][22] <= singleRegisterMod:rB[20].m.port0
dataOut[20][23] <= singleRegisterMod:rB[20].m.port0
dataOut[20][24] <= singleRegisterMod:rB[20].m.port0
dataOut[20][25] <= singleRegisterMod:rB[20].m.port0
dataOut[20][26] <= singleRegisterMod:rB[20].m.port0
dataOut[20][27] <= singleRegisterMod:rB[20].m.port0
dataOut[20][28] <= singleRegisterMod:rB[20].m.port0
dataOut[20][29] <= singleRegisterMod:rB[20].m.port0
dataOut[20][30] <= singleRegisterMod:rB[20].m.port0
dataOut[20][31] <= singleRegisterMod:rB[20].m.port0
dataOut[21][0] <= singleRegisterMod:rB[21].m.port0
dataOut[21][1] <= singleRegisterMod:rB[21].m.port0
dataOut[21][2] <= singleRegisterMod:rB[21].m.port0
dataOut[21][3] <= singleRegisterMod:rB[21].m.port0
dataOut[21][4] <= singleRegisterMod:rB[21].m.port0
dataOut[21][5] <= singleRegisterMod:rB[21].m.port0
dataOut[21][6] <= singleRegisterMod:rB[21].m.port0
dataOut[21][7] <= singleRegisterMod:rB[21].m.port0
dataOut[21][8] <= singleRegisterMod:rB[21].m.port0
dataOut[21][9] <= singleRegisterMod:rB[21].m.port0
dataOut[21][10] <= singleRegisterMod:rB[21].m.port0
dataOut[21][11] <= singleRegisterMod:rB[21].m.port0
dataOut[21][12] <= singleRegisterMod:rB[21].m.port0
dataOut[21][13] <= singleRegisterMod:rB[21].m.port0
dataOut[21][14] <= singleRegisterMod:rB[21].m.port0
dataOut[21][15] <= singleRegisterMod:rB[21].m.port0
dataOut[21][16] <= singleRegisterMod:rB[21].m.port0
dataOut[21][17] <= singleRegisterMod:rB[21].m.port0
dataOut[21][18] <= singleRegisterMod:rB[21].m.port0
dataOut[21][19] <= singleRegisterMod:rB[21].m.port0
dataOut[21][20] <= singleRegisterMod:rB[21].m.port0
dataOut[21][21] <= singleRegisterMod:rB[21].m.port0
dataOut[21][22] <= singleRegisterMod:rB[21].m.port0
dataOut[21][23] <= singleRegisterMod:rB[21].m.port0
dataOut[21][24] <= singleRegisterMod:rB[21].m.port0
dataOut[21][25] <= singleRegisterMod:rB[21].m.port0
dataOut[21][26] <= singleRegisterMod:rB[21].m.port0
dataOut[21][27] <= singleRegisterMod:rB[21].m.port0
dataOut[21][28] <= singleRegisterMod:rB[21].m.port0
dataOut[21][29] <= singleRegisterMod:rB[21].m.port0
dataOut[21][30] <= singleRegisterMod:rB[21].m.port0
dataOut[21][31] <= singleRegisterMod:rB[21].m.port0
dataOut[22][0] <= singleRegisterMod:rB[22].m.port0
dataOut[22][1] <= singleRegisterMod:rB[22].m.port0
dataOut[22][2] <= singleRegisterMod:rB[22].m.port0
dataOut[22][3] <= singleRegisterMod:rB[22].m.port0
dataOut[22][4] <= singleRegisterMod:rB[22].m.port0
dataOut[22][5] <= singleRegisterMod:rB[22].m.port0
dataOut[22][6] <= singleRegisterMod:rB[22].m.port0
dataOut[22][7] <= singleRegisterMod:rB[22].m.port0
dataOut[22][8] <= singleRegisterMod:rB[22].m.port0
dataOut[22][9] <= singleRegisterMod:rB[22].m.port0
dataOut[22][10] <= singleRegisterMod:rB[22].m.port0
dataOut[22][11] <= singleRegisterMod:rB[22].m.port0
dataOut[22][12] <= singleRegisterMod:rB[22].m.port0
dataOut[22][13] <= singleRegisterMod:rB[22].m.port0
dataOut[22][14] <= singleRegisterMod:rB[22].m.port0
dataOut[22][15] <= singleRegisterMod:rB[22].m.port0
dataOut[22][16] <= singleRegisterMod:rB[22].m.port0
dataOut[22][17] <= singleRegisterMod:rB[22].m.port0
dataOut[22][18] <= singleRegisterMod:rB[22].m.port0
dataOut[22][19] <= singleRegisterMod:rB[22].m.port0
dataOut[22][20] <= singleRegisterMod:rB[22].m.port0
dataOut[22][21] <= singleRegisterMod:rB[22].m.port0
dataOut[22][22] <= singleRegisterMod:rB[22].m.port0
dataOut[22][23] <= singleRegisterMod:rB[22].m.port0
dataOut[22][24] <= singleRegisterMod:rB[22].m.port0
dataOut[22][25] <= singleRegisterMod:rB[22].m.port0
dataOut[22][26] <= singleRegisterMod:rB[22].m.port0
dataOut[22][27] <= singleRegisterMod:rB[22].m.port0
dataOut[22][28] <= singleRegisterMod:rB[22].m.port0
dataOut[22][29] <= singleRegisterMod:rB[22].m.port0
dataOut[22][30] <= singleRegisterMod:rB[22].m.port0
dataOut[22][31] <= singleRegisterMod:rB[22].m.port0
dataOut[23][0] <= singleRegisterMod:rB[23].m.port0
dataOut[23][1] <= singleRegisterMod:rB[23].m.port0
dataOut[23][2] <= singleRegisterMod:rB[23].m.port0
dataOut[23][3] <= singleRegisterMod:rB[23].m.port0
dataOut[23][4] <= singleRegisterMod:rB[23].m.port0
dataOut[23][5] <= singleRegisterMod:rB[23].m.port0
dataOut[23][6] <= singleRegisterMod:rB[23].m.port0
dataOut[23][7] <= singleRegisterMod:rB[23].m.port0
dataOut[23][8] <= singleRegisterMod:rB[23].m.port0
dataOut[23][9] <= singleRegisterMod:rB[23].m.port0
dataOut[23][10] <= singleRegisterMod:rB[23].m.port0
dataOut[23][11] <= singleRegisterMod:rB[23].m.port0
dataOut[23][12] <= singleRegisterMod:rB[23].m.port0
dataOut[23][13] <= singleRegisterMod:rB[23].m.port0
dataOut[23][14] <= singleRegisterMod:rB[23].m.port0
dataOut[23][15] <= singleRegisterMod:rB[23].m.port0
dataOut[23][16] <= singleRegisterMod:rB[23].m.port0
dataOut[23][17] <= singleRegisterMod:rB[23].m.port0
dataOut[23][18] <= singleRegisterMod:rB[23].m.port0
dataOut[23][19] <= singleRegisterMod:rB[23].m.port0
dataOut[23][20] <= singleRegisterMod:rB[23].m.port0
dataOut[23][21] <= singleRegisterMod:rB[23].m.port0
dataOut[23][22] <= singleRegisterMod:rB[23].m.port0
dataOut[23][23] <= singleRegisterMod:rB[23].m.port0
dataOut[23][24] <= singleRegisterMod:rB[23].m.port0
dataOut[23][25] <= singleRegisterMod:rB[23].m.port0
dataOut[23][26] <= singleRegisterMod:rB[23].m.port0
dataOut[23][27] <= singleRegisterMod:rB[23].m.port0
dataOut[23][28] <= singleRegisterMod:rB[23].m.port0
dataOut[23][29] <= singleRegisterMod:rB[23].m.port0
dataOut[23][30] <= singleRegisterMod:rB[23].m.port0
dataOut[23][31] <= singleRegisterMod:rB[23].m.port0
dataOut[24][0] <= singleRegisterMod:rB[24].m.port0
dataOut[24][1] <= singleRegisterMod:rB[24].m.port0
dataOut[24][2] <= singleRegisterMod:rB[24].m.port0
dataOut[24][3] <= singleRegisterMod:rB[24].m.port0
dataOut[24][4] <= singleRegisterMod:rB[24].m.port0
dataOut[24][5] <= singleRegisterMod:rB[24].m.port0
dataOut[24][6] <= singleRegisterMod:rB[24].m.port0
dataOut[24][7] <= singleRegisterMod:rB[24].m.port0
dataOut[24][8] <= singleRegisterMod:rB[24].m.port0
dataOut[24][9] <= singleRegisterMod:rB[24].m.port0
dataOut[24][10] <= singleRegisterMod:rB[24].m.port0
dataOut[24][11] <= singleRegisterMod:rB[24].m.port0
dataOut[24][12] <= singleRegisterMod:rB[24].m.port0
dataOut[24][13] <= singleRegisterMod:rB[24].m.port0
dataOut[24][14] <= singleRegisterMod:rB[24].m.port0
dataOut[24][15] <= singleRegisterMod:rB[24].m.port0
dataOut[24][16] <= singleRegisterMod:rB[24].m.port0
dataOut[24][17] <= singleRegisterMod:rB[24].m.port0
dataOut[24][18] <= singleRegisterMod:rB[24].m.port0
dataOut[24][19] <= singleRegisterMod:rB[24].m.port0
dataOut[24][20] <= singleRegisterMod:rB[24].m.port0
dataOut[24][21] <= singleRegisterMod:rB[24].m.port0
dataOut[24][22] <= singleRegisterMod:rB[24].m.port0
dataOut[24][23] <= singleRegisterMod:rB[24].m.port0
dataOut[24][24] <= singleRegisterMod:rB[24].m.port0
dataOut[24][25] <= singleRegisterMod:rB[24].m.port0
dataOut[24][26] <= singleRegisterMod:rB[24].m.port0
dataOut[24][27] <= singleRegisterMod:rB[24].m.port0
dataOut[24][28] <= singleRegisterMod:rB[24].m.port0
dataOut[24][29] <= singleRegisterMod:rB[24].m.port0
dataOut[24][30] <= singleRegisterMod:rB[24].m.port0
dataOut[24][31] <= singleRegisterMod:rB[24].m.port0
dataOut[25][0] <= singleRegisterMod:rB[25].m.port0
dataOut[25][1] <= singleRegisterMod:rB[25].m.port0
dataOut[25][2] <= singleRegisterMod:rB[25].m.port0
dataOut[25][3] <= singleRegisterMod:rB[25].m.port0
dataOut[25][4] <= singleRegisterMod:rB[25].m.port0
dataOut[25][5] <= singleRegisterMod:rB[25].m.port0
dataOut[25][6] <= singleRegisterMod:rB[25].m.port0
dataOut[25][7] <= singleRegisterMod:rB[25].m.port0
dataOut[25][8] <= singleRegisterMod:rB[25].m.port0
dataOut[25][9] <= singleRegisterMod:rB[25].m.port0
dataOut[25][10] <= singleRegisterMod:rB[25].m.port0
dataOut[25][11] <= singleRegisterMod:rB[25].m.port0
dataOut[25][12] <= singleRegisterMod:rB[25].m.port0
dataOut[25][13] <= singleRegisterMod:rB[25].m.port0
dataOut[25][14] <= singleRegisterMod:rB[25].m.port0
dataOut[25][15] <= singleRegisterMod:rB[25].m.port0
dataOut[25][16] <= singleRegisterMod:rB[25].m.port0
dataOut[25][17] <= singleRegisterMod:rB[25].m.port0
dataOut[25][18] <= singleRegisterMod:rB[25].m.port0
dataOut[25][19] <= singleRegisterMod:rB[25].m.port0
dataOut[25][20] <= singleRegisterMod:rB[25].m.port0
dataOut[25][21] <= singleRegisterMod:rB[25].m.port0
dataOut[25][22] <= singleRegisterMod:rB[25].m.port0
dataOut[25][23] <= singleRegisterMod:rB[25].m.port0
dataOut[25][24] <= singleRegisterMod:rB[25].m.port0
dataOut[25][25] <= singleRegisterMod:rB[25].m.port0
dataOut[25][26] <= singleRegisterMod:rB[25].m.port0
dataOut[25][27] <= singleRegisterMod:rB[25].m.port0
dataOut[25][28] <= singleRegisterMod:rB[25].m.port0
dataOut[25][29] <= singleRegisterMod:rB[25].m.port0
dataOut[25][30] <= singleRegisterMod:rB[25].m.port0
dataOut[25][31] <= singleRegisterMod:rB[25].m.port0
dataOut[26][0] <= singleRegisterMod:rB[26].m.port0
dataOut[26][1] <= singleRegisterMod:rB[26].m.port0
dataOut[26][2] <= singleRegisterMod:rB[26].m.port0
dataOut[26][3] <= singleRegisterMod:rB[26].m.port0
dataOut[26][4] <= singleRegisterMod:rB[26].m.port0
dataOut[26][5] <= singleRegisterMod:rB[26].m.port0
dataOut[26][6] <= singleRegisterMod:rB[26].m.port0
dataOut[26][7] <= singleRegisterMod:rB[26].m.port0
dataOut[26][8] <= singleRegisterMod:rB[26].m.port0
dataOut[26][9] <= singleRegisterMod:rB[26].m.port0
dataOut[26][10] <= singleRegisterMod:rB[26].m.port0
dataOut[26][11] <= singleRegisterMod:rB[26].m.port0
dataOut[26][12] <= singleRegisterMod:rB[26].m.port0
dataOut[26][13] <= singleRegisterMod:rB[26].m.port0
dataOut[26][14] <= singleRegisterMod:rB[26].m.port0
dataOut[26][15] <= singleRegisterMod:rB[26].m.port0
dataOut[26][16] <= singleRegisterMod:rB[26].m.port0
dataOut[26][17] <= singleRegisterMod:rB[26].m.port0
dataOut[26][18] <= singleRegisterMod:rB[26].m.port0
dataOut[26][19] <= singleRegisterMod:rB[26].m.port0
dataOut[26][20] <= singleRegisterMod:rB[26].m.port0
dataOut[26][21] <= singleRegisterMod:rB[26].m.port0
dataOut[26][22] <= singleRegisterMod:rB[26].m.port0
dataOut[26][23] <= singleRegisterMod:rB[26].m.port0
dataOut[26][24] <= singleRegisterMod:rB[26].m.port0
dataOut[26][25] <= singleRegisterMod:rB[26].m.port0
dataOut[26][26] <= singleRegisterMod:rB[26].m.port0
dataOut[26][27] <= singleRegisterMod:rB[26].m.port0
dataOut[26][28] <= singleRegisterMod:rB[26].m.port0
dataOut[26][29] <= singleRegisterMod:rB[26].m.port0
dataOut[26][30] <= singleRegisterMod:rB[26].m.port0
dataOut[26][31] <= singleRegisterMod:rB[26].m.port0
dataOut[27][0] <= singleRegisterMod:rB[27].m.port0
dataOut[27][1] <= singleRegisterMod:rB[27].m.port0
dataOut[27][2] <= singleRegisterMod:rB[27].m.port0
dataOut[27][3] <= singleRegisterMod:rB[27].m.port0
dataOut[27][4] <= singleRegisterMod:rB[27].m.port0
dataOut[27][5] <= singleRegisterMod:rB[27].m.port0
dataOut[27][6] <= singleRegisterMod:rB[27].m.port0
dataOut[27][7] <= singleRegisterMod:rB[27].m.port0
dataOut[27][8] <= singleRegisterMod:rB[27].m.port0
dataOut[27][9] <= singleRegisterMod:rB[27].m.port0
dataOut[27][10] <= singleRegisterMod:rB[27].m.port0
dataOut[27][11] <= singleRegisterMod:rB[27].m.port0
dataOut[27][12] <= singleRegisterMod:rB[27].m.port0
dataOut[27][13] <= singleRegisterMod:rB[27].m.port0
dataOut[27][14] <= singleRegisterMod:rB[27].m.port0
dataOut[27][15] <= singleRegisterMod:rB[27].m.port0
dataOut[27][16] <= singleRegisterMod:rB[27].m.port0
dataOut[27][17] <= singleRegisterMod:rB[27].m.port0
dataOut[27][18] <= singleRegisterMod:rB[27].m.port0
dataOut[27][19] <= singleRegisterMod:rB[27].m.port0
dataOut[27][20] <= singleRegisterMod:rB[27].m.port0
dataOut[27][21] <= singleRegisterMod:rB[27].m.port0
dataOut[27][22] <= singleRegisterMod:rB[27].m.port0
dataOut[27][23] <= singleRegisterMod:rB[27].m.port0
dataOut[27][24] <= singleRegisterMod:rB[27].m.port0
dataOut[27][25] <= singleRegisterMod:rB[27].m.port0
dataOut[27][26] <= singleRegisterMod:rB[27].m.port0
dataOut[27][27] <= singleRegisterMod:rB[27].m.port0
dataOut[27][28] <= singleRegisterMod:rB[27].m.port0
dataOut[27][29] <= singleRegisterMod:rB[27].m.port0
dataOut[27][30] <= singleRegisterMod:rB[27].m.port0
dataOut[27][31] <= singleRegisterMod:rB[27].m.port0
dataOut[28][0] <= singleRegisterMod:rB[28].m.port0
dataOut[28][1] <= singleRegisterMod:rB[28].m.port0
dataOut[28][2] <= singleRegisterMod:rB[28].m.port0
dataOut[28][3] <= singleRegisterMod:rB[28].m.port0
dataOut[28][4] <= singleRegisterMod:rB[28].m.port0
dataOut[28][5] <= singleRegisterMod:rB[28].m.port0
dataOut[28][6] <= singleRegisterMod:rB[28].m.port0
dataOut[28][7] <= singleRegisterMod:rB[28].m.port0
dataOut[28][8] <= singleRegisterMod:rB[28].m.port0
dataOut[28][9] <= singleRegisterMod:rB[28].m.port0
dataOut[28][10] <= singleRegisterMod:rB[28].m.port0
dataOut[28][11] <= singleRegisterMod:rB[28].m.port0
dataOut[28][12] <= singleRegisterMod:rB[28].m.port0
dataOut[28][13] <= singleRegisterMod:rB[28].m.port0
dataOut[28][14] <= singleRegisterMod:rB[28].m.port0
dataOut[28][15] <= singleRegisterMod:rB[28].m.port0
dataOut[28][16] <= singleRegisterMod:rB[28].m.port0
dataOut[28][17] <= singleRegisterMod:rB[28].m.port0
dataOut[28][18] <= singleRegisterMod:rB[28].m.port0
dataOut[28][19] <= singleRegisterMod:rB[28].m.port0
dataOut[28][20] <= singleRegisterMod:rB[28].m.port0
dataOut[28][21] <= singleRegisterMod:rB[28].m.port0
dataOut[28][22] <= singleRegisterMod:rB[28].m.port0
dataOut[28][23] <= singleRegisterMod:rB[28].m.port0
dataOut[28][24] <= singleRegisterMod:rB[28].m.port0
dataOut[28][25] <= singleRegisterMod:rB[28].m.port0
dataOut[28][26] <= singleRegisterMod:rB[28].m.port0
dataOut[28][27] <= singleRegisterMod:rB[28].m.port0
dataOut[28][28] <= singleRegisterMod:rB[28].m.port0
dataOut[28][29] <= singleRegisterMod:rB[28].m.port0
dataOut[28][30] <= singleRegisterMod:rB[28].m.port0
dataOut[28][31] <= singleRegisterMod:rB[28].m.port0
dataOut[29][0] <= singleRegisterMod:rB[29].m.port0
dataOut[29][1] <= singleRegisterMod:rB[29].m.port0
dataOut[29][2] <= singleRegisterMod:rB[29].m.port0
dataOut[29][3] <= singleRegisterMod:rB[29].m.port0
dataOut[29][4] <= singleRegisterMod:rB[29].m.port0
dataOut[29][5] <= singleRegisterMod:rB[29].m.port0
dataOut[29][6] <= singleRegisterMod:rB[29].m.port0
dataOut[29][7] <= singleRegisterMod:rB[29].m.port0
dataOut[29][8] <= singleRegisterMod:rB[29].m.port0
dataOut[29][9] <= singleRegisterMod:rB[29].m.port0
dataOut[29][10] <= singleRegisterMod:rB[29].m.port0
dataOut[29][11] <= singleRegisterMod:rB[29].m.port0
dataOut[29][12] <= singleRegisterMod:rB[29].m.port0
dataOut[29][13] <= singleRegisterMod:rB[29].m.port0
dataOut[29][14] <= singleRegisterMod:rB[29].m.port0
dataOut[29][15] <= singleRegisterMod:rB[29].m.port0
dataOut[29][16] <= singleRegisterMod:rB[29].m.port0
dataOut[29][17] <= singleRegisterMod:rB[29].m.port0
dataOut[29][18] <= singleRegisterMod:rB[29].m.port0
dataOut[29][19] <= singleRegisterMod:rB[29].m.port0
dataOut[29][20] <= singleRegisterMod:rB[29].m.port0
dataOut[29][21] <= singleRegisterMod:rB[29].m.port0
dataOut[29][22] <= singleRegisterMod:rB[29].m.port0
dataOut[29][23] <= singleRegisterMod:rB[29].m.port0
dataOut[29][24] <= singleRegisterMod:rB[29].m.port0
dataOut[29][25] <= singleRegisterMod:rB[29].m.port0
dataOut[29][26] <= singleRegisterMod:rB[29].m.port0
dataOut[29][27] <= singleRegisterMod:rB[29].m.port0
dataOut[29][28] <= singleRegisterMod:rB[29].m.port0
dataOut[29][29] <= singleRegisterMod:rB[29].m.port0
dataOut[29][30] <= singleRegisterMod:rB[29].m.port0
dataOut[29][31] <= singleRegisterMod:rB[29].m.port0
dataOut[30][0] <= singleRegisterMod:rB[30].m.port0
dataOut[30][1] <= singleRegisterMod:rB[30].m.port0
dataOut[30][2] <= singleRegisterMod:rB[30].m.port0
dataOut[30][3] <= singleRegisterMod:rB[30].m.port0
dataOut[30][4] <= singleRegisterMod:rB[30].m.port0
dataOut[30][5] <= singleRegisterMod:rB[30].m.port0
dataOut[30][6] <= singleRegisterMod:rB[30].m.port0
dataOut[30][7] <= singleRegisterMod:rB[30].m.port0
dataOut[30][8] <= singleRegisterMod:rB[30].m.port0
dataOut[30][9] <= singleRegisterMod:rB[30].m.port0
dataOut[30][10] <= singleRegisterMod:rB[30].m.port0
dataOut[30][11] <= singleRegisterMod:rB[30].m.port0
dataOut[30][12] <= singleRegisterMod:rB[30].m.port0
dataOut[30][13] <= singleRegisterMod:rB[30].m.port0
dataOut[30][14] <= singleRegisterMod:rB[30].m.port0
dataOut[30][15] <= singleRegisterMod:rB[30].m.port0
dataOut[30][16] <= singleRegisterMod:rB[30].m.port0
dataOut[30][17] <= singleRegisterMod:rB[30].m.port0
dataOut[30][18] <= singleRegisterMod:rB[30].m.port0
dataOut[30][19] <= singleRegisterMod:rB[30].m.port0
dataOut[30][20] <= singleRegisterMod:rB[30].m.port0
dataOut[30][21] <= singleRegisterMod:rB[30].m.port0
dataOut[30][22] <= singleRegisterMod:rB[30].m.port0
dataOut[30][23] <= singleRegisterMod:rB[30].m.port0
dataOut[30][24] <= singleRegisterMod:rB[30].m.port0
dataOut[30][25] <= singleRegisterMod:rB[30].m.port0
dataOut[30][26] <= singleRegisterMod:rB[30].m.port0
dataOut[30][27] <= singleRegisterMod:rB[30].m.port0
dataOut[30][28] <= singleRegisterMod:rB[30].m.port0
dataOut[30][29] <= singleRegisterMod:rB[30].m.port0
dataOut[30][30] <= singleRegisterMod:rB[30].m.port0
dataOut[30][31] <= singleRegisterMod:rB[30].m.port0
dataOut[31][0] <= singleRegisterMod:rB[31].m.port0
dataOut[31][1] <= singleRegisterMod:rB[31].m.port0
dataOut[31][2] <= singleRegisterMod:rB[31].m.port0
dataOut[31][3] <= singleRegisterMod:rB[31].m.port0
dataOut[31][4] <= singleRegisterMod:rB[31].m.port0
dataOut[31][5] <= singleRegisterMod:rB[31].m.port0
dataOut[31][6] <= singleRegisterMod:rB[31].m.port0
dataOut[31][7] <= singleRegisterMod:rB[31].m.port0
dataOut[31][8] <= singleRegisterMod:rB[31].m.port0
dataOut[31][9] <= singleRegisterMod:rB[31].m.port0
dataOut[31][10] <= singleRegisterMod:rB[31].m.port0
dataOut[31][11] <= singleRegisterMod:rB[31].m.port0
dataOut[31][12] <= singleRegisterMod:rB[31].m.port0
dataOut[31][13] <= singleRegisterMod:rB[31].m.port0
dataOut[31][14] <= singleRegisterMod:rB[31].m.port0
dataOut[31][15] <= singleRegisterMod:rB[31].m.port0
dataOut[31][16] <= singleRegisterMod:rB[31].m.port0
dataOut[31][17] <= singleRegisterMod:rB[31].m.port0
dataOut[31][18] <= singleRegisterMod:rB[31].m.port0
dataOut[31][19] <= singleRegisterMod:rB[31].m.port0
dataOut[31][20] <= singleRegisterMod:rB[31].m.port0
dataOut[31][21] <= singleRegisterMod:rB[31].m.port0
dataOut[31][22] <= singleRegisterMod:rB[31].m.port0
dataOut[31][23] <= singleRegisterMod:rB[31].m.port0
dataOut[31][24] <= singleRegisterMod:rB[31].m.port0
dataOut[31][25] <= singleRegisterMod:rB[31].m.port0
dataOut[31][26] <= singleRegisterMod:rB[31].m.port0
dataOut[31][27] <= singleRegisterMod:rB[31].m.port0
dataOut[31][28] <= singleRegisterMod:rB[31].m.port0
dataOut[31][29] <= singleRegisterMod:rB[31].m.port0
dataOut[31][30] <= singleRegisterMod:rB[31].m.port0
dataOut[31][31] <= singleRegisterMod:rB[31].m.port0
clk => clk.IN32
reset => reset.IN32
dataIn[0][0] => dataIn[0][0].IN1
dataIn[0][1] => dataIn[0][1].IN1
dataIn[0][2] => dataIn[0][2].IN1
dataIn[0][3] => dataIn[0][3].IN1
dataIn[0][4] => dataIn[0][4].IN1
dataIn[0][5] => dataIn[0][5].IN1
dataIn[0][6] => dataIn[0][6].IN1
dataIn[0][7] => dataIn[0][7].IN1
dataIn[0][8] => dataIn[0][8].IN1
dataIn[0][9] => dataIn[0][9].IN1
dataIn[0][10] => dataIn[0][10].IN1
dataIn[0][11] => dataIn[0][11].IN1
dataIn[0][12] => dataIn[0][12].IN1
dataIn[0][13] => dataIn[0][13].IN1
dataIn[0][14] => dataIn[0][14].IN1
dataIn[0][15] => dataIn[0][15].IN1
dataIn[0][16] => dataIn[0][16].IN1
dataIn[0][17] => dataIn[0][17].IN1
dataIn[0][18] => dataIn[0][18].IN1
dataIn[0][19] => dataIn[0][19].IN1
dataIn[0][20] => dataIn[0][20].IN1
dataIn[0][21] => dataIn[0][21].IN1
dataIn[0][22] => dataIn[0][22].IN1
dataIn[0][23] => dataIn[0][23].IN1
dataIn[0][24] => dataIn[0][24].IN1
dataIn[0][25] => dataIn[0][25].IN1
dataIn[0][26] => dataIn[0][26].IN1
dataIn[0][27] => dataIn[0][27].IN1
dataIn[0][28] => dataIn[0][28].IN1
dataIn[0][29] => dataIn[0][29].IN1
dataIn[0][30] => dataIn[0][30].IN1
dataIn[0][31] => dataIn[0][31].IN1
dataIn[1][0] => dataIn[1][0].IN1
dataIn[1][1] => dataIn[1][1].IN1
dataIn[1][2] => dataIn[1][2].IN1
dataIn[1][3] => dataIn[1][3].IN1
dataIn[1][4] => dataIn[1][4].IN1
dataIn[1][5] => dataIn[1][5].IN1
dataIn[1][6] => dataIn[1][6].IN1
dataIn[1][7] => dataIn[1][7].IN1
dataIn[1][8] => dataIn[1][8].IN1
dataIn[1][9] => dataIn[1][9].IN1
dataIn[1][10] => dataIn[1][10].IN1
dataIn[1][11] => dataIn[1][11].IN1
dataIn[1][12] => dataIn[1][12].IN1
dataIn[1][13] => dataIn[1][13].IN1
dataIn[1][14] => dataIn[1][14].IN1
dataIn[1][15] => dataIn[1][15].IN1
dataIn[1][16] => dataIn[1][16].IN1
dataIn[1][17] => dataIn[1][17].IN1
dataIn[1][18] => dataIn[1][18].IN1
dataIn[1][19] => dataIn[1][19].IN1
dataIn[1][20] => dataIn[1][20].IN1
dataIn[1][21] => dataIn[1][21].IN1
dataIn[1][22] => dataIn[1][22].IN1
dataIn[1][23] => dataIn[1][23].IN1
dataIn[1][24] => dataIn[1][24].IN1
dataIn[1][25] => dataIn[1][25].IN1
dataIn[1][26] => dataIn[1][26].IN1
dataIn[1][27] => dataIn[1][27].IN1
dataIn[1][28] => dataIn[1][28].IN1
dataIn[1][29] => dataIn[1][29].IN1
dataIn[1][30] => dataIn[1][30].IN1
dataIn[1][31] => dataIn[1][31].IN1
dataIn[2][0] => dataIn[2][0].IN1
dataIn[2][1] => dataIn[2][1].IN1
dataIn[2][2] => dataIn[2][2].IN1
dataIn[2][3] => dataIn[2][3].IN1
dataIn[2][4] => dataIn[2][4].IN1
dataIn[2][5] => dataIn[2][5].IN1
dataIn[2][6] => dataIn[2][6].IN1
dataIn[2][7] => dataIn[2][7].IN1
dataIn[2][8] => dataIn[2][8].IN1
dataIn[2][9] => dataIn[2][9].IN1
dataIn[2][10] => dataIn[2][10].IN1
dataIn[2][11] => dataIn[2][11].IN1
dataIn[2][12] => dataIn[2][12].IN1
dataIn[2][13] => dataIn[2][13].IN1
dataIn[2][14] => dataIn[2][14].IN1
dataIn[2][15] => dataIn[2][15].IN1
dataIn[2][16] => dataIn[2][16].IN1
dataIn[2][17] => dataIn[2][17].IN1
dataIn[2][18] => dataIn[2][18].IN1
dataIn[2][19] => dataIn[2][19].IN1
dataIn[2][20] => dataIn[2][20].IN1
dataIn[2][21] => dataIn[2][21].IN1
dataIn[2][22] => dataIn[2][22].IN1
dataIn[2][23] => dataIn[2][23].IN1
dataIn[2][24] => dataIn[2][24].IN1
dataIn[2][25] => dataIn[2][25].IN1
dataIn[2][26] => dataIn[2][26].IN1
dataIn[2][27] => dataIn[2][27].IN1
dataIn[2][28] => dataIn[2][28].IN1
dataIn[2][29] => dataIn[2][29].IN1
dataIn[2][30] => dataIn[2][30].IN1
dataIn[2][31] => dataIn[2][31].IN1
dataIn[3][0] => dataIn[3][0].IN1
dataIn[3][1] => dataIn[3][1].IN1
dataIn[3][2] => dataIn[3][2].IN1
dataIn[3][3] => dataIn[3][3].IN1
dataIn[3][4] => dataIn[3][4].IN1
dataIn[3][5] => dataIn[3][5].IN1
dataIn[3][6] => dataIn[3][6].IN1
dataIn[3][7] => dataIn[3][7].IN1
dataIn[3][8] => dataIn[3][8].IN1
dataIn[3][9] => dataIn[3][9].IN1
dataIn[3][10] => dataIn[3][10].IN1
dataIn[3][11] => dataIn[3][11].IN1
dataIn[3][12] => dataIn[3][12].IN1
dataIn[3][13] => dataIn[3][13].IN1
dataIn[3][14] => dataIn[3][14].IN1
dataIn[3][15] => dataIn[3][15].IN1
dataIn[3][16] => dataIn[3][16].IN1
dataIn[3][17] => dataIn[3][17].IN1
dataIn[3][18] => dataIn[3][18].IN1
dataIn[3][19] => dataIn[3][19].IN1
dataIn[3][20] => dataIn[3][20].IN1
dataIn[3][21] => dataIn[3][21].IN1
dataIn[3][22] => dataIn[3][22].IN1
dataIn[3][23] => dataIn[3][23].IN1
dataIn[3][24] => dataIn[3][24].IN1
dataIn[3][25] => dataIn[3][25].IN1
dataIn[3][26] => dataIn[3][26].IN1
dataIn[3][27] => dataIn[3][27].IN1
dataIn[3][28] => dataIn[3][28].IN1
dataIn[3][29] => dataIn[3][29].IN1
dataIn[3][30] => dataIn[3][30].IN1
dataIn[3][31] => dataIn[3][31].IN1
dataIn[4][0] => dataIn[4][0].IN1
dataIn[4][1] => dataIn[4][1].IN1
dataIn[4][2] => dataIn[4][2].IN1
dataIn[4][3] => dataIn[4][3].IN1
dataIn[4][4] => dataIn[4][4].IN1
dataIn[4][5] => dataIn[4][5].IN1
dataIn[4][6] => dataIn[4][6].IN1
dataIn[4][7] => dataIn[4][7].IN1
dataIn[4][8] => dataIn[4][8].IN1
dataIn[4][9] => dataIn[4][9].IN1
dataIn[4][10] => dataIn[4][10].IN1
dataIn[4][11] => dataIn[4][11].IN1
dataIn[4][12] => dataIn[4][12].IN1
dataIn[4][13] => dataIn[4][13].IN1
dataIn[4][14] => dataIn[4][14].IN1
dataIn[4][15] => dataIn[4][15].IN1
dataIn[4][16] => dataIn[4][16].IN1
dataIn[4][17] => dataIn[4][17].IN1
dataIn[4][18] => dataIn[4][18].IN1
dataIn[4][19] => dataIn[4][19].IN1
dataIn[4][20] => dataIn[4][20].IN1
dataIn[4][21] => dataIn[4][21].IN1
dataIn[4][22] => dataIn[4][22].IN1
dataIn[4][23] => dataIn[4][23].IN1
dataIn[4][24] => dataIn[4][24].IN1
dataIn[4][25] => dataIn[4][25].IN1
dataIn[4][26] => dataIn[4][26].IN1
dataIn[4][27] => dataIn[4][27].IN1
dataIn[4][28] => dataIn[4][28].IN1
dataIn[4][29] => dataIn[4][29].IN1
dataIn[4][30] => dataIn[4][30].IN1
dataIn[4][31] => dataIn[4][31].IN1
dataIn[5][0] => dataIn[5][0].IN1
dataIn[5][1] => dataIn[5][1].IN1
dataIn[5][2] => dataIn[5][2].IN1
dataIn[5][3] => dataIn[5][3].IN1
dataIn[5][4] => dataIn[5][4].IN1
dataIn[5][5] => dataIn[5][5].IN1
dataIn[5][6] => dataIn[5][6].IN1
dataIn[5][7] => dataIn[5][7].IN1
dataIn[5][8] => dataIn[5][8].IN1
dataIn[5][9] => dataIn[5][9].IN1
dataIn[5][10] => dataIn[5][10].IN1
dataIn[5][11] => dataIn[5][11].IN1
dataIn[5][12] => dataIn[5][12].IN1
dataIn[5][13] => dataIn[5][13].IN1
dataIn[5][14] => dataIn[5][14].IN1
dataIn[5][15] => dataIn[5][15].IN1
dataIn[5][16] => dataIn[5][16].IN1
dataIn[5][17] => dataIn[5][17].IN1
dataIn[5][18] => dataIn[5][18].IN1
dataIn[5][19] => dataIn[5][19].IN1
dataIn[5][20] => dataIn[5][20].IN1
dataIn[5][21] => dataIn[5][21].IN1
dataIn[5][22] => dataIn[5][22].IN1
dataIn[5][23] => dataIn[5][23].IN1
dataIn[5][24] => dataIn[5][24].IN1
dataIn[5][25] => dataIn[5][25].IN1
dataIn[5][26] => dataIn[5][26].IN1
dataIn[5][27] => dataIn[5][27].IN1
dataIn[5][28] => dataIn[5][28].IN1
dataIn[5][29] => dataIn[5][29].IN1
dataIn[5][30] => dataIn[5][30].IN1
dataIn[5][31] => dataIn[5][31].IN1
dataIn[6][0] => dataIn[6][0].IN1
dataIn[6][1] => dataIn[6][1].IN1
dataIn[6][2] => dataIn[6][2].IN1
dataIn[6][3] => dataIn[6][3].IN1
dataIn[6][4] => dataIn[6][4].IN1
dataIn[6][5] => dataIn[6][5].IN1
dataIn[6][6] => dataIn[6][6].IN1
dataIn[6][7] => dataIn[6][7].IN1
dataIn[6][8] => dataIn[6][8].IN1
dataIn[6][9] => dataIn[6][9].IN1
dataIn[6][10] => dataIn[6][10].IN1
dataIn[6][11] => dataIn[6][11].IN1
dataIn[6][12] => dataIn[6][12].IN1
dataIn[6][13] => dataIn[6][13].IN1
dataIn[6][14] => dataIn[6][14].IN1
dataIn[6][15] => dataIn[6][15].IN1
dataIn[6][16] => dataIn[6][16].IN1
dataIn[6][17] => dataIn[6][17].IN1
dataIn[6][18] => dataIn[6][18].IN1
dataIn[6][19] => dataIn[6][19].IN1
dataIn[6][20] => dataIn[6][20].IN1
dataIn[6][21] => dataIn[6][21].IN1
dataIn[6][22] => dataIn[6][22].IN1
dataIn[6][23] => dataIn[6][23].IN1
dataIn[6][24] => dataIn[6][24].IN1
dataIn[6][25] => dataIn[6][25].IN1
dataIn[6][26] => dataIn[6][26].IN1
dataIn[6][27] => dataIn[6][27].IN1
dataIn[6][28] => dataIn[6][28].IN1
dataIn[6][29] => dataIn[6][29].IN1
dataIn[6][30] => dataIn[6][30].IN1
dataIn[6][31] => dataIn[6][31].IN1
dataIn[7][0] => dataIn[7][0].IN1
dataIn[7][1] => dataIn[7][1].IN1
dataIn[7][2] => dataIn[7][2].IN1
dataIn[7][3] => dataIn[7][3].IN1
dataIn[7][4] => dataIn[7][4].IN1
dataIn[7][5] => dataIn[7][5].IN1
dataIn[7][6] => dataIn[7][6].IN1
dataIn[7][7] => dataIn[7][7].IN1
dataIn[7][8] => dataIn[7][8].IN1
dataIn[7][9] => dataIn[7][9].IN1
dataIn[7][10] => dataIn[7][10].IN1
dataIn[7][11] => dataIn[7][11].IN1
dataIn[7][12] => dataIn[7][12].IN1
dataIn[7][13] => dataIn[7][13].IN1
dataIn[7][14] => dataIn[7][14].IN1
dataIn[7][15] => dataIn[7][15].IN1
dataIn[7][16] => dataIn[7][16].IN1
dataIn[7][17] => dataIn[7][17].IN1
dataIn[7][18] => dataIn[7][18].IN1
dataIn[7][19] => dataIn[7][19].IN1
dataIn[7][20] => dataIn[7][20].IN1
dataIn[7][21] => dataIn[7][21].IN1
dataIn[7][22] => dataIn[7][22].IN1
dataIn[7][23] => dataIn[7][23].IN1
dataIn[7][24] => dataIn[7][24].IN1
dataIn[7][25] => dataIn[7][25].IN1
dataIn[7][26] => dataIn[7][26].IN1
dataIn[7][27] => dataIn[7][27].IN1
dataIn[7][28] => dataIn[7][28].IN1
dataIn[7][29] => dataIn[7][29].IN1
dataIn[7][30] => dataIn[7][30].IN1
dataIn[7][31] => dataIn[7][31].IN1
dataIn[8][0] => dataIn[8][0].IN1
dataIn[8][1] => dataIn[8][1].IN1
dataIn[8][2] => dataIn[8][2].IN1
dataIn[8][3] => dataIn[8][3].IN1
dataIn[8][4] => dataIn[8][4].IN1
dataIn[8][5] => dataIn[8][5].IN1
dataIn[8][6] => dataIn[8][6].IN1
dataIn[8][7] => dataIn[8][7].IN1
dataIn[8][8] => dataIn[8][8].IN1
dataIn[8][9] => dataIn[8][9].IN1
dataIn[8][10] => dataIn[8][10].IN1
dataIn[8][11] => dataIn[8][11].IN1
dataIn[8][12] => dataIn[8][12].IN1
dataIn[8][13] => dataIn[8][13].IN1
dataIn[8][14] => dataIn[8][14].IN1
dataIn[8][15] => dataIn[8][15].IN1
dataIn[8][16] => dataIn[8][16].IN1
dataIn[8][17] => dataIn[8][17].IN1
dataIn[8][18] => dataIn[8][18].IN1
dataIn[8][19] => dataIn[8][19].IN1
dataIn[8][20] => dataIn[8][20].IN1
dataIn[8][21] => dataIn[8][21].IN1
dataIn[8][22] => dataIn[8][22].IN1
dataIn[8][23] => dataIn[8][23].IN1
dataIn[8][24] => dataIn[8][24].IN1
dataIn[8][25] => dataIn[8][25].IN1
dataIn[8][26] => dataIn[8][26].IN1
dataIn[8][27] => dataIn[8][27].IN1
dataIn[8][28] => dataIn[8][28].IN1
dataIn[8][29] => dataIn[8][29].IN1
dataIn[8][30] => dataIn[8][30].IN1
dataIn[8][31] => dataIn[8][31].IN1
dataIn[9][0] => dataIn[9][0].IN1
dataIn[9][1] => dataIn[9][1].IN1
dataIn[9][2] => dataIn[9][2].IN1
dataIn[9][3] => dataIn[9][3].IN1
dataIn[9][4] => dataIn[9][4].IN1
dataIn[9][5] => dataIn[9][5].IN1
dataIn[9][6] => dataIn[9][6].IN1
dataIn[9][7] => dataIn[9][7].IN1
dataIn[9][8] => dataIn[9][8].IN1
dataIn[9][9] => dataIn[9][9].IN1
dataIn[9][10] => dataIn[9][10].IN1
dataIn[9][11] => dataIn[9][11].IN1
dataIn[9][12] => dataIn[9][12].IN1
dataIn[9][13] => dataIn[9][13].IN1
dataIn[9][14] => dataIn[9][14].IN1
dataIn[9][15] => dataIn[9][15].IN1
dataIn[9][16] => dataIn[9][16].IN1
dataIn[9][17] => dataIn[9][17].IN1
dataIn[9][18] => dataIn[9][18].IN1
dataIn[9][19] => dataIn[9][19].IN1
dataIn[9][20] => dataIn[9][20].IN1
dataIn[9][21] => dataIn[9][21].IN1
dataIn[9][22] => dataIn[9][22].IN1
dataIn[9][23] => dataIn[9][23].IN1
dataIn[9][24] => dataIn[9][24].IN1
dataIn[9][25] => dataIn[9][25].IN1
dataIn[9][26] => dataIn[9][26].IN1
dataIn[9][27] => dataIn[9][27].IN1
dataIn[9][28] => dataIn[9][28].IN1
dataIn[9][29] => dataIn[9][29].IN1
dataIn[9][30] => dataIn[9][30].IN1
dataIn[9][31] => dataIn[9][31].IN1
dataIn[10][0] => dataIn[10][0].IN1
dataIn[10][1] => dataIn[10][1].IN1
dataIn[10][2] => dataIn[10][2].IN1
dataIn[10][3] => dataIn[10][3].IN1
dataIn[10][4] => dataIn[10][4].IN1
dataIn[10][5] => dataIn[10][5].IN1
dataIn[10][6] => dataIn[10][6].IN1
dataIn[10][7] => dataIn[10][7].IN1
dataIn[10][8] => dataIn[10][8].IN1
dataIn[10][9] => dataIn[10][9].IN1
dataIn[10][10] => dataIn[10][10].IN1
dataIn[10][11] => dataIn[10][11].IN1
dataIn[10][12] => dataIn[10][12].IN1
dataIn[10][13] => dataIn[10][13].IN1
dataIn[10][14] => dataIn[10][14].IN1
dataIn[10][15] => dataIn[10][15].IN1
dataIn[10][16] => dataIn[10][16].IN1
dataIn[10][17] => dataIn[10][17].IN1
dataIn[10][18] => dataIn[10][18].IN1
dataIn[10][19] => dataIn[10][19].IN1
dataIn[10][20] => dataIn[10][20].IN1
dataIn[10][21] => dataIn[10][21].IN1
dataIn[10][22] => dataIn[10][22].IN1
dataIn[10][23] => dataIn[10][23].IN1
dataIn[10][24] => dataIn[10][24].IN1
dataIn[10][25] => dataIn[10][25].IN1
dataIn[10][26] => dataIn[10][26].IN1
dataIn[10][27] => dataIn[10][27].IN1
dataIn[10][28] => dataIn[10][28].IN1
dataIn[10][29] => dataIn[10][29].IN1
dataIn[10][30] => dataIn[10][30].IN1
dataIn[10][31] => dataIn[10][31].IN1
dataIn[11][0] => dataIn[11][0].IN1
dataIn[11][1] => dataIn[11][1].IN1
dataIn[11][2] => dataIn[11][2].IN1
dataIn[11][3] => dataIn[11][3].IN1
dataIn[11][4] => dataIn[11][4].IN1
dataIn[11][5] => dataIn[11][5].IN1
dataIn[11][6] => dataIn[11][6].IN1
dataIn[11][7] => dataIn[11][7].IN1
dataIn[11][8] => dataIn[11][8].IN1
dataIn[11][9] => dataIn[11][9].IN1
dataIn[11][10] => dataIn[11][10].IN1
dataIn[11][11] => dataIn[11][11].IN1
dataIn[11][12] => dataIn[11][12].IN1
dataIn[11][13] => dataIn[11][13].IN1
dataIn[11][14] => dataIn[11][14].IN1
dataIn[11][15] => dataIn[11][15].IN1
dataIn[11][16] => dataIn[11][16].IN1
dataIn[11][17] => dataIn[11][17].IN1
dataIn[11][18] => dataIn[11][18].IN1
dataIn[11][19] => dataIn[11][19].IN1
dataIn[11][20] => dataIn[11][20].IN1
dataIn[11][21] => dataIn[11][21].IN1
dataIn[11][22] => dataIn[11][22].IN1
dataIn[11][23] => dataIn[11][23].IN1
dataIn[11][24] => dataIn[11][24].IN1
dataIn[11][25] => dataIn[11][25].IN1
dataIn[11][26] => dataIn[11][26].IN1
dataIn[11][27] => dataIn[11][27].IN1
dataIn[11][28] => dataIn[11][28].IN1
dataIn[11][29] => dataIn[11][29].IN1
dataIn[11][30] => dataIn[11][30].IN1
dataIn[11][31] => dataIn[11][31].IN1
dataIn[12][0] => dataIn[12][0].IN1
dataIn[12][1] => dataIn[12][1].IN1
dataIn[12][2] => dataIn[12][2].IN1
dataIn[12][3] => dataIn[12][3].IN1
dataIn[12][4] => dataIn[12][4].IN1
dataIn[12][5] => dataIn[12][5].IN1
dataIn[12][6] => dataIn[12][6].IN1
dataIn[12][7] => dataIn[12][7].IN1
dataIn[12][8] => dataIn[12][8].IN1
dataIn[12][9] => dataIn[12][9].IN1
dataIn[12][10] => dataIn[12][10].IN1
dataIn[12][11] => dataIn[12][11].IN1
dataIn[12][12] => dataIn[12][12].IN1
dataIn[12][13] => dataIn[12][13].IN1
dataIn[12][14] => dataIn[12][14].IN1
dataIn[12][15] => dataIn[12][15].IN1
dataIn[12][16] => dataIn[12][16].IN1
dataIn[12][17] => dataIn[12][17].IN1
dataIn[12][18] => dataIn[12][18].IN1
dataIn[12][19] => dataIn[12][19].IN1
dataIn[12][20] => dataIn[12][20].IN1
dataIn[12][21] => dataIn[12][21].IN1
dataIn[12][22] => dataIn[12][22].IN1
dataIn[12][23] => dataIn[12][23].IN1
dataIn[12][24] => dataIn[12][24].IN1
dataIn[12][25] => dataIn[12][25].IN1
dataIn[12][26] => dataIn[12][26].IN1
dataIn[12][27] => dataIn[12][27].IN1
dataIn[12][28] => dataIn[12][28].IN1
dataIn[12][29] => dataIn[12][29].IN1
dataIn[12][30] => dataIn[12][30].IN1
dataIn[12][31] => dataIn[12][31].IN1
dataIn[13][0] => dataIn[13][0].IN1
dataIn[13][1] => dataIn[13][1].IN1
dataIn[13][2] => dataIn[13][2].IN1
dataIn[13][3] => dataIn[13][3].IN1
dataIn[13][4] => dataIn[13][4].IN1
dataIn[13][5] => dataIn[13][5].IN1
dataIn[13][6] => dataIn[13][6].IN1
dataIn[13][7] => dataIn[13][7].IN1
dataIn[13][8] => dataIn[13][8].IN1
dataIn[13][9] => dataIn[13][9].IN1
dataIn[13][10] => dataIn[13][10].IN1
dataIn[13][11] => dataIn[13][11].IN1
dataIn[13][12] => dataIn[13][12].IN1
dataIn[13][13] => dataIn[13][13].IN1
dataIn[13][14] => dataIn[13][14].IN1
dataIn[13][15] => dataIn[13][15].IN1
dataIn[13][16] => dataIn[13][16].IN1
dataIn[13][17] => dataIn[13][17].IN1
dataIn[13][18] => dataIn[13][18].IN1
dataIn[13][19] => dataIn[13][19].IN1
dataIn[13][20] => dataIn[13][20].IN1
dataIn[13][21] => dataIn[13][21].IN1
dataIn[13][22] => dataIn[13][22].IN1
dataIn[13][23] => dataIn[13][23].IN1
dataIn[13][24] => dataIn[13][24].IN1
dataIn[13][25] => dataIn[13][25].IN1
dataIn[13][26] => dataIn[13][26].IN1
dataIn[13][27] => dataIn[13][27].IN1
dataIn[13][28] => dataIn[13][28].IN1
dataIn[13][29] => dataIn[13][29].IN1
dataIn[13][30] => dataIn[13][30].IN1
dataIn[13][31] => dataIn[13][31].IN1
dataIn[14][0] => dataIn[14][0].IN1
dataIn[14][1] => dataIn[14][1].IN1
dataIn[14][2] => dataIn[14][2].IN1
dataIn[14][3] => dataIn[14][3].IN1
dataIn[14][4] => dataIn[14][4].IN1
dataIn[14][5] => dataIn[14][5].IN1
dataIn[14][6] => dataIn[14][6].IN1
dataIn[14][7] => dataIn[14][7].IN1
dataIn[14][8] => dataIn[14][8].IN1
dataIn[14][9] => dataIn[14][9].IN1
dataIn[14][10] => dataIn[14][10].IN1
dataIn[14][11] => dataIn[14][11].IN1
dataIn[14][12] => dataIn[14][12].IN1
dataIn[14][13] => dataIn[14][13].IN1
dataIn[14][14] => dataIn[14][14].IN1
dataIn[14][15] => dataIn[14][15].IN1
dataIn[14][16] => dataIn[14][16].IN1
dataIn[14][17] => dataIn[14][17].IN1
dataIn[14][18] => dataIn[14][18].IN1
dataIn[14][19] => dataIn[14][19].IN1
dataIn[14][20] => dataIn[14][20].IN1
dataIn[14][21] => dataIn[14][21].IN1
dataIn[14][22] => dataIn[14][22].IN1
dataIn[14][23] => dataIn[14][23].IN1
dataIn[14][24] => dataIn[14][24].IN1
dataIn[14][25] => dataIn[14][25].IN1
dataIn[14][26] => dataIn[14][26].IN1
dataIn[14][27] => dataIn[14][27].IN1
dataIn[14][28] => dataIn[14][28].IN1
dataIn[14][29] => dataIn[14][29].IN1
dataIn[14][30] => dataIn[14][30].IN1
dataIn[14][31] => dataIn[14][31].IN1
dataIn[15][0] => dataIn[15][0].IN1
dataIn[15][1] => dataIn[15][1].IN1
dataIn[15][2] => dataIn[15][2].IN1
dataIn[15][3] => dataIn[15][3].IN1
dataIn[15][4] => dataIn[15][4].IN1
dataIn[15][5] => dataIn[15][5].IN1
dataIn[15][6] => dataIn[15][6].IN1
dataIn[15][7] => dataIn[15][7].IN1
dataIn[15][8] => dataIn[15][8].IN1
dataIn[15][9] => dataIn[15][9].IN1
dataIn[15][10] => dataIn[15][10].IN1
dataIn[15][11] => dataIn[15][11].IN1
dataIn[15][12] => dataIn[15][12].IN1
dataIn[15][13] => dataIn[15][13].IN1
dataIn[15][14] => dataIn[15][14].IN1
dataIn[15][15] => dataIn[15][15].IN1
dataIn[15][16] => dataIn[15][16].IN1
dataIn[15][17] => dataIn[15][17].IN1
dataIn[15][18] => dataIn[15][18].IN1
dataIn[15][19] => dataIn[15][19].IN1
dataIn[15][20] => dataIn[15][20].IN1
dataIn[15][21] => dataIn[15][21].IN1
dataIn[15][22] => dataIn[15][22].IN1
dataIn[15][23] => dataIn[15][23].IN1
dataIn[15][24] => dataIn[15][24].IN1
dataIn[15][25] => dataIn[15][25].IN1
dataIn[15][26] => dataIn[15][26].IN1
dataIn[15][27] => dataIn[15][27].IN1
dataIn[15][28] => dataIn[15][28].IN1
dataIn[15][29] => dataIn[15][29].IN1
dataIn[15][30] => dataIn[15][30].IN1
dataIn[15][31] => dataIn[15][31].IN1
dataIn[16][0] => dataIn[16][0].IN1
dataIn[16][1] => dataIn[16][1].IN1
dataIn[16][2] => dataIn[16][2].IN1
dataIn[16][3] => dataIn[16][3].IN1
dataIn[16][4] => dataIn[16][4].IN1
dataIn[16][5] => dataIn[16][5].IN1
dataIn[16][6] => dataIn[16][6].IN1
dataIn[16][7] => dataIn[16][7].IN1
dataIn[16][8] => dataIn[16][8].IN1
dataIn[16][9] => dataIn[16][9].IN1
dataIn[16][10] => dataIn[16][10].IN1
dataIn[16][11] => dataIn[16][11].IN1
dataIn[16][12] => dataIn[16][12].IN1
dataIn[16][13] => dataIn[16][13].IN1
dataIn[16][14] => dataIn[16][14].IN1
dataIn[16][15] => dataIn[16][15].IN1
dataIn[16][16] => dataIn[16][16].IN1
dataIn[16][17] => dataIn[16][17].IN1
dataIn[16][18] => dataIn[16][18].IN1
dataIn[16][19] => dataIn[16][19].IN1
dataIn[16][20] => dataIn[16][20].IN1
dataIn[16][21] => dataIn[16][21].IN1
dataIn[16][22] => dataIn[16][22].IN1
dataIn[16][23] => dataIn[16][23].IN1
dataIn[16][24] => dataIn[16][24].IN1
dataIn[16][25] => dataIn[16][25].IN1
dataIn[16][26] => dataIn[16][26].IN1
dataIn[16][27] => dataIn[16][27].IN1
dataIn[16][28] => dataIn[16][28].IN1
dataIn[16][29] => dataIn[16][29].IN1
dataIn[16][30] => dataIn[16][30].IN1
dataIn[16][31] => dataIn[16][31].IN1
dataIn[17][0] => dataIn[17][0].IN1
dataIn[17][1] => dataIn[17][1].IN1
dataIn[17][2] => dataIn[17][2].IN1
dataIn[17][3] => dataIn[17][3].IN1
dataIn[17][4] => dataIn[17][4].IN1
dataIn[17][5] => dataIn[17][5].IN1
dataIn[17][6] => dataIn[17][6].IN1
dataIn[17][7] => dataIn[17][7].IN1
dataIn[17][8] => dataIn[17][8].IN1
dataIn[17][9] => dataIn[17][9].IN1
dataIn[17][10] => dataIn[17][10].IN1
dataIn[17][11] => dataIn[17][11].IN1
dataIn[17][12] => dataIn[17][12].IN1
dataIn[17][13] => dataIn[17][13].IN1
dataIn[17][14] => dataIn[17][14].IN1
dataIn[17][15] => dataIn[17][15].IN1
dataIn[17][16] => dataIn[17][16].IN1
dataIn[17][17] => dataIn[17][17].IN1
dataIn[17][18] => dataIn[17][18].IN1
dataIn[17][19] => dataIn[17][19].IN1
dataIn[17][20] => dataIn[17][20].IN1
dataIn[17][21] => dataIn[17][21].IN1
dataIn[17][22] => dataIn[17][22].IN1
dataIn[17][23] => dataIn[17][23].IN1
dataIn[17][24] => dataIn[17][24].IN1
dataIn[17][25] => dataIn[17][25].IN1
dataIn[17][26] => dataIn[17][26].IN1
dataIn[17][27] => dataIn[17][27].IN1
dataIn[17][28] => dataIn[17][28].IN1
dataIn[17][29] => dataIn[17][29].IN1
dataIn[17][30] => dataIn[17][30].IN1
dataIn[17][31] => dataIn[17][31].IN1
dataIn[18][0] => dataIn[18][0].IN1
dataIn[18][1] => dataIn[18][1].IN1
dataIn[18][2] => dataIn[18][2].IN1
dataIn[18][3] => dataIn[18][3].IN1
dataIn[18][4] => dataIn[18][4].IN1
dataIn[18][5] => dataIn[18][5].IN1
dataIn[18][6] => dataIn[18][6].IN1
dataIn[18][7] => dataIn[18][7].IN1
dataIn[18][8] => dataIn[18][8].IN1
dataIn[18][9] => dataIn[18][9].IN1
dataIn[18][10] => dataIn[18][10].IN1
dataIn[18][11] => dataIn[18][11].IN1
dataIn[18][12] => dataIn[18][12].IN1
dataIn[18][13] => dataIn[18][13].IN1
dataIn[18][14] => dataIn[18][14].IN1
dataIn[18][15] => dataIn[18][15].IN1
dataIn[18][16] => dataIn[18][16].IN1
dataIn[18][17] => dataIn[18][17].IN1
dataIn[18][18] => dataIn[18][18].IN1
dataIn[18][19] => dataIn[18][19].IN1
dataIn[18][20] => dataIn[18][20].IN1
dataIn[18][21] => dataIn[18][21].IN1
dataIn[18][22] => dataIn[18][22].IN1
dataIn[18][23] => dataIn[18][23].IN1
dataIn[18][24] => dataIn[18][24].IN1
dataIn[18][25] => dataIn[18][25].IN1
dataIn[18][26] => dataIn[18][26].IN1
dataIn[18][27] => dataIn[18][27].IN1
dataIn[18][28] => dataIn[18][28].IN1
dataIn[18][29] => dataIn[18][29].IN1
dataIn[18][30] => dataIn[18][30].IN1
dataIn[18][31] => dataIn[18][31].IN1
dataIn[19][0] => dataIn[19][0].IN1
dataIn[19][1] => dataIn[19][1].IN1
dataIn[19][2] => dataIn[19][2].IN1
dataIn[19][3] => dataIn[19][3].IN1
dataIn[19][4] => dataIn[19][4].IN1
dataIn[19][5] => dataIn[19][5].IN1
dataIn[19][6] => dataIn[19][6].IN1
dataIn[19][7] => dataIn[19][7].IN1
dataIn[19][8] => dataIn[19][8].IN1
dataIn[19][9] => dataIn[19][9].IN1
dataIn[19][10] => dataIn[19][10].IN1
dataIn[19][11] => dataIn[19][11].IN1
dataIn[19][12] => dataIn[19][12].IN1
dataIn[19][13] => dataIn[19][13].IN1
dataIn[19][14] => dataIn[19][14].IN1
dataIn[19][15] => dataIn[19][15].IN1
dataIn[19][16] => dataIn[19][16].IN1
dataIn[19][17] => dataIn[19][17].IN1
dataIn[19][18] => dataIn[19][18].IN1
dataIn[19][19] => dataIn[19][19].IN1
dataIn[19][20] => dataIn[19][20].IN1
dataIn[19][21] => dataIn[19][21].IN1
dataIn[19][22] => dataIn[19][22].IN1
dataIn[19][23] => dataIn[19][23].IN1
dataIn[19][24] => dataIn[19][24].IN1
dataIn[19][25] => dataIn[19][25].IN1
dataIn[19][26] => dataIn[19][26].IN1
dataIn[19][27] => dataIn[19][27].IN1
dataIn[19][28] => dataIn[19][28].IN1
dataIn[19][29] => dataIn[19][29].IN1
dataIn[19][30] => dataIn[19][30].IN1
dataIn[19][31] => dataIn[19][31].IN1
dataIn[20][0] => dataIn[20][0].IN1
dataIn[20][1] => dataIn[20][1].IN1
dataIn[20][2] => dataIn[20][2].IN1
dataIn[20][3] => dataIn[20][3].IN1
dataIn[20][4] => dataIn[20][4].IN1
dataIn[20][5] => dataIn[20][5].IN1
dataIn[20][6] => dataIn[20][6].IN1
dataIn[20][7] => dataIn[20][7].IN1
dataIn[20][8] => dataIn[20][8].IN1
dataIn[20][9] => dataIn[20][9].IN1
dataIn[20][10] => dataIn[20][10].IN1
dataIn[20][11] => dataIn[20][11].IN1
dataIn[20][12] => dataIn[20][12].IN1
dataIn[20][13] => dataIn[20][13].IN1
dataIn[20][14] => dataIn[20][14].IN1
dataIn[20][15] => dataIn[20][15].IN1
dataIn[20][16] => dataIn[20][16].IN1
dataIn[20][17] => dataIn[20][17].IN1
dataIn[20][18] => dataIn[20][18].IN1
dataIn[20][19] => dataIn[20][19].IN1
dataIn[20][20] => dataIn[20][20].IN1
dataIn[20][21] => dataIn[20][21].IN1
dataIn[20][22] => dataIn[20][22].IN1
dataIn[20][23] => dataIn[20][23].IN1
dataIn[20][24] => dataIn[20][24].IN1
dataIn[20][25] => dataIn[20][25].IN1
dataIn[20][26] => dataIn[20][26].IN1
dataIn[20][27] => dataIn[20][27].IN1
dataIn[20][28] => dataIn[20][28].IN1
dataIn[20][29] => dataIn[20][29].IN1
dataIn[20][30] => dataIn[20][30].IN1
dataIn[20][31] => dataIn[20][31].IN1
dataIn[21][0] => dataIn[21][0].IN1
dataIn[21][1] => dataIn[21][1].IN1
dataIn[21][2] => dataIn[21][2].IN1
dataIn[21][3] => dataIn[21][3].IN1
dataIn[21][4] => dataIn[21][4].IN1
dataIn[21][5] => dataIn[21][5].IN1
dataIn[21][6] => dataIn[21][6].IN1
dataIn[21][7] => dataIn[21][7].IN1
dataIn[21][8] => dataIn[21][8].IN1
dataIn[21][9] => dataIn[21][9].IN1
dataIn[21][10] => dataIn[21][10].IN1
dataIn[21][11] => dataIn[21][11].IN1
dataIn[21][12] => dataIn[21][12].IN1
dataIn[21][13] => dataIn[21][13].IN1
dataIn[21][14] => dataIn[21][14].IN1
dataIn[21][15] => dataIn[21][15].IN1
dataIn[21][16] => dataIn[21][16].IN1
dataIn[21][17] => dataIn[21][17].IN1
dataIn[21][18] => dataIn[21][18].IN1
dataIn[21][19] => dataIn[21][19].IN1
dataIn[21][20] => dataIn[21][20].IN1
dataIn[21][21] => dataIn[21][21].IN1
dataIn[21][22] => dataIn[21][22].IN1
dataIn[21][23] => dataIn[21][23].IN1
dataIn[21][24] => dataIn[21][24].IN1
dataIn[21][25] => dataIn[21][25].IN1
dataIn[21][26] => dataIn[21][26].IN1
dataIn[21][27] => dataIn[21][27].IN1
dataIn[21][28] => dataIn[21][28].IN1
dataIn[21][29] => dataIn[21][29].IN1
dataIn[21][30] => dataIn[21][30].IN1
dataIn[21][31] => dataIn[21][31].IN1
dataIn[22][0] => dataIn[22][0].IN1
dataIn[22][1] => dataIn[22][1].IN1
dataIn[22][2] => dataIn[22][2].IN1
dataIn[22][3] => dataIn[22][3].IN1
dataIn[22][4] => dataIn[22][4].IN1
dataIn[22][5] => dataIn[22][5].IN1
dataIn[22][6] => dataIn[22][6].IN1
dataIn[22][7] => dataIn[22][7].IN1
dataIn[22][8] => dataIn[22][8].IN1
dataIn[22][9] => dataIn[22][9].IN1
dataIn[22][10] => dataIn[22][10].IN1
dataIn[22][11] => dataIn[22][11].IN1
dataIn[22][12] => dataIn[22][12].IN1
dataIn[22][13] => dataIn[22][13].IN1
dataIn[22][14] => dataIn[22][14].IN1
dataIn[22][15] => dataIn[22][15].IN1
dataIn[22][16] => dataIn[22][16].IN1
dataIn[22][17] => dataIn[22][17].IN1
dataIn[22][18] => dataIn[22][18].IN1
dataIn[22][19] => dataIn[22][19].IN1
dataIn[22][20] => dataIn[22][20].IN1
dataIn[22][21] => dataIn[22][21].IN1
dataIn[22][22] => dataIn[22][22].IN1
dataIn[22][23] => dataIn[22][23].IN1
dataIn[22][24] => dataIn[22][24].IN1
dataIn[22][25] => dataIn[22][25].IN1
dataIn[22][26] => dataIn[22][26].IN1
dataIn[22][27] => dataIn[22][27].IN1
dataIn[22][28] => dataIn[22][28].IN1
dataIn[22][29] => dataIn[22][29].IN1
dataIn[22][30] => dataIn[22][30].IN1
dataIn[22][31] => dataIn[22][31].IN1
dataIn[23][0] => dataIn[23][0].IN1
dataIn[23][1] => dataIn[23][1].IN1
dataIn[23][2] => dataIn[23][2].IN1
dataIn[23][3] => dataIn[23][3].IN1
dataIn[23][4] => dataIn[23][4].IN1
dataIn[23][5] => dataIn[23][5].IN1
dataIn[23][6] => dataIn[23][6].IN1
dataIn[23][7] => dataIn[23][7].IN1
dataIn[23][8] => dataIn[23][8].IN1
dataIn[23][9] => dataIn[23][9].IN1
dataIn[23][10] => dataIn[23][10].IN1
dataIn[23][11] => dataIn[23][11].IN1
dataIn[23][12] => dataIn[23][12].IN1
dataIn[23][13] => dataIn[23][13].IN1
dataIn[23][14] => dataIn[23][14].IN1
dataIn[23][15] => dataIn[23][15].IN1
dataIn[23][16] => dataIn[23][16].IN1
dataIn[23][17] => dataIn[23][17].IN1
dataIn[23][18] => dataIn[23][18].IN1
dataIn[23][19] => dataIn[23][19].IN1
dataIn[23][20] => dataIn[23][20].IN1
dataIn[23][21] => dataIn[23][21].IN1
dataIn[23][22] => dataIn[23][22].IN1
dataIn[23][23] => dataIn[23][23].IN1
dataIn[23][24] => dataIn[23][24].IN1
dataIn[23][25] => dataIn[23][25].IN1
dataIn[23][26] => dataIn[23][26].IN1
dataIn[23][27] => dataIn[23][27].IN1
dataIn[23][28] => dataIn[23][28].IN1
dataIn[23][29] => dataIn[23][29].IN1
dataIn[23][30] => dataIn[23][30].IN1
dataIn[23][31] => dataIn[23][31].IN1
dataIn[24][0] => dataIn[24][0].IN1
dataIn[24][1] => dataIn[24][1].IN1
dataIn[24][2] => dataIn[24][2].IN1
dataIn[24][3] => dataIn[24][3].IN1
dataIn[24][4] => dataIn[24][4].IN1
dataIn[24][5] => dataIn[24][5].IN1
dataIn[24][6] => dataIn[24][6].IN1
dataIn[24][7] => dataIn[24][7].IN1
dataIn[24][8] => dataIn[24][8].IN1
dataIn[24][9] => dataIn[24][9].IN1
dataIn[24][10] => dataIn[24][10].IN1
dataIn[24][11] => dataIn[24][11].IN1
dataIn[24][12] => dataIn[24][12].IN1
dataIn[24][13] => dataIn[24][13].IN1
dataIn[24][14] => dataIn[24][14].IN1
dataIn[24][15] => dataIn[24][15].IN1
dataIn[24][16] => dataIn[24][16].IN1
dataIn[24][17] => dataIn[24][17].IN1
dataIn[24][18] => dataIn[24][18].IN1
dataIn[24][19] => dataIn[24][19].IN1
dataIn[24][20] => dataIn[24][20].IN1
dataIn[24][21] => dataIn[24][21].IN1
dataIn[24][22] => dataIn[24][22].IN1
dataIn[24][23] => dataIn[24][23].IN1
dataIn[24][24] => dataIn[24][24].IN1
dataIn[24][25] => dataIn[24][25].IN1
dataIn[24][26] => dataIn[24][26].IN1
dataIn[24][27] => dataIn[24][27].IN1
dataIn[24][28] => dataIn[24][28].IN1
dataIn[24][29] => dataIn[24][29].IN1
dataIn[24][30] => dataIn[24][30].IN1
dataIn[24][31] => dataIn[24][31].IN1
dataIn[25][0] => dataIn[25][0].IN1
dataIn[25][1] => dataIn[25][1].IN1
dataIn[25][2] => dataIn[25][2].IN1
dataIn[25][3] => dataIn[25][3].IN1
dataIn[25][4] => dataIn[25][4].IN1
dataIn[25][5] => dataIn[25][5].IN1
dataIn[25][6] => dataIn[25][6].IN1
dataIn[25][7] => dataIn[25][7].IN1
dataIn[25][8] => dataIn[25][8].IN1
dataIn[25][9] => dataIn[25][9].IN1
dataIn[25][10] => dataIn[25][10].IN1
dataIn[25][11] => dataIn[25][11].IN1
dataIn[25][12] => dataIn[25][12].IN1
dataIn[25][13] => dataIn[25][13].IN1
dataIn[25][14] => dataIn[25][14].IN1
dataIn[25][15] => dataIn[25][15].IN1
dataIn[25][16] => dataIn[25][16].IN1
dataIn[25][17] => dataIn[25][17].IN1
dataIn[25][18] => dataIn[25][18].IN1
dataIn[25][19] => dataIn[25][19].IN1
dataIn[25][20] => dataIn[25][20].IN1
dataIn[25][21] => dataIn[25][21].IN1
dataIn[25][22] => dataIn[25][22].IN1
dataIn[25][23] => dataIn[25][23].IN1
dataIn[25][24] => dataIn[25][24].IN1
dataIn[25][25] => dataIn[25][25].IN1
dataIn[25][26] => dataIn[25][26].IN1
dataIn[25][27] => dataIn[25][27].IN1
dataIn[25][28] => dataIn[25][28].IN1
dataIn[25][29] => dataIn[25][29].IN1
dataIn[25][30] => dataIn[25][30].IN1
dataIn[25][31] => dataIn[25][31].IN1
dataIn[26][0] => dataIn[26][0].IN1
dataIn[26][1] => dataIn[26][1].IN1
dataIn[26][2] => dataIn[26][2].IN1
dataIn[26][3] => dataIn[26][3].IN1
dataIn[26][4] => dataIn[26][4].IN1
dataIn[26][5] => dataIn[26][5].IN1
dataIn[26][6] => dataIn[26][6].IN1
dataIn[26][7] => dataIn[26][7].IN1
dataIn[26][8] => dataIn[26][8].IN1
dataIn[26][9] => dataIn[26][9].IN1
dataIn[26][10] => dataIn[26][10].IN1
dataIn[26][11] => dataIn[26][11].IN1
dataIn[26][12] => dataIn[26][12].IN1
dataIn[26][13] => dataIn[26][13].IN1
dataIn[26][14] => dataIn[26][14].IN1
dataIn[26][15] => dataIn[26][15].IN1
dataIn[26][16] => dataIn[26][16].IN1
dataIn[26][17] => dataIn[26][17].IN1
dataIn[26][18] => dataIn[26][18].IN1
dataIn[26][19] => dataIn[26][19].IN1
dataIn[26][20] => dataIn[26][20].IN1
dataIn[26][21] => dataIn[26][21].IN1
dataIn[26][22] => dataIn[26][22].IN1
dataIn[26][23] => dataIn[26][23].IN1
dataIn[26][24] => dataIn[26][24].IN1
dataIn[26][25] => dataIn[26][25].IN1
dataIn[26][26] => dataIn[26][26].IN1
dataIn[26][27] => dataIn[26][27].IN1
dataIn[26][28] => dataIn[26][28].IN1
dataIn[26][29] => dataIn[26][29].IN1
dataIn[26][30] => dataIn[26][30].IN1
dataIn[26][31] => dataIn[26][31].IN1
dataIn[27][0] => dataIn[27][0].IN1
dataIn[27][1] => dataIn[27][1].IN1
dataIn[27][2] => dataIn[27][2].IN1
dataIn[27][3] => dataIn[27][3].IN1
dataIn[27][4] => dataIn[27][4].IN1
dataIn[27][5] => dataIn[27][5].IN1
dataIn[27][6] => dataIn[27][6].IN1
dataIn[27][7] => dataIn[27][7].IN1
dataIn[27][8] => dataIn[27][8].IN1
dataIn[27][9] => dataIn[27][9].IN1
dataIn[27][10] => dataIn[27][10].IN1
dataIn[27][11] => dataIn[27][11].IN1
dataIn[27][12] => dataIn[27][12].IN1
dataIn[27][13] => dataIn[27][13].IN1
dataIn[27][14] => dataIn[27][14].IN1
dataIn[27][15] => dataIn[27][15].IN1
dataIn[27][16] => dataIn[27][16].IN1
dataIn[27][17] => dataIn[27][17].IN1
dataIn[27][18] => dataIn[27][18].IN1
dataIn[27][19] => dataIn[27][19].IN1
dataIn[27][20] => dataIn[27][20].IN1
dataIn[27][21] => dataIn[27][21].IN1
dataIn[27][22] => dataIn[27][22].IN1
dataIn[27][23] => dataIn[27][23].IN1
dataIn[27][24] => dataIn[27][24].IN1
dataIn[27][25] => dataIn[27][25].IN1
dataIn[27][26] => dataIn[27][26].IN1
dataIn[27][27] => dataIn[27][27].IN1
dataIn[27][28] => dataIn[27][28].IN1
dataIn[27][29] => dataIn[27][29].IN1
dataIn[27][30] => dataIn[27][30].IN1
dataIn[27][31] => dataIn[27][31].IN1
dataIn[28][0] => dataIn[28][0].IN1
dataIn[28][1] => dataIn[28][1].IN1
dataIn[28][2] => dataIn[28][2].IN1
dataIn[28][3] => dataIn[28][3].IN1
dataIn[28][4] => dataIn[28][4].IN1
dataIn[28][5] => dataIn[28][5].IN1
dataIn[28][6] => dataIn[28][6].IN1
dataIn[28][7] => dataIn[28][7].IN1
dataIn[28][8] => dataIn[28][8].IN1
dataIn[28][9] => dataIn[28][9].IN1
dataIn[28][10] => dataIn[28][10].IN1
dataIn[28][11] => dataIn[28][11].IN1
dataIn[28][12] => dataIn[28][12].IN1
dataIn[28][13] => dataIn[28][13].IN1
dataIn[28][14] => dataIn[28][14].IN1
dataIn[28][15] => dataIn[28][15].IN1
dataIn[28][16] => dataIn[28][16].IN1
dataIn[28][17] => dataIn[28][17].IN1
dataIn[28][18] => dataIn[28][18].IN1
dataIn[28][19] => dataIn[28][19].IN1
dataIn[28][20] => dataIn[28][20].IN1
dataIn[28][21] => dataIn[28][21].IN1
dataIn[28][22] => dataIn[28][22].IN1
dataIn[28][23] => dataIn[28][23].IN1
dataIn[28][24] => dataIn[28][24].IN1
dataIn[28][25] => dataIn[28][25].IN1
dataIn[28][26] => dataIn[28][26].IN1
dataIn[28][27] => dataIn[28][27].IN1
dataIn[28][28] => dataIn[28][28].IN1
dataIn[28][29] => dataIn[28][29].IN1
dataIn[28][30] => dataIn[28][30].IN1
dataIn[28][31] => dataIn[28][31].IN1
dataIn[29][0] => dataIn[29][0].IN1
dataIn[29][1] => dataIn[29][1].IN1
dataIn[29][2] => dataIn[29][2].IN1
dataIn[29][3] => dataIn[29][3].IN1
dataIn[29][4] => dataIn[29][4].IN1
dataIn[29][5] => dataIn[29][5].IN1
dataIn[29][6] => dataIn[29][6].IN1
dataIn[29][7] => dataIn[29][7].IN1
dataIn[29][8] => dataIn[29][8].IN1
dataIn[29][9] => dataIn[29][9].IN1
dataIn[29][10] => dataIn[29][10].IN1
dataIn[29][11] => dataIn[29][11].IN1
dataIn[29][12] => dataIn[29][12].IN1
dataIn[29][13] => dataIn[29][13].IN1
dataIn[29][14] => dataIn[29][14].IN1
dataIn[29][15] => dataIn[29][15].IN1
dataIn[29][16] => dataIn[29][16].IN1
dataIn[29][17] => dataIn[29][17].IN1
dataIn[29][18] => dataIn[29][18].IN1
dataIn[29][19] => dataIn[29][19].IN1
dataIn[29][20] => dataIn[29][20].IN1
dataIn[29][21] => dataIn[29][21].IN1
dataIn[29][22] => dataIn[29][22].IN1
dataIn[29][23] => dataIn[29][23].IN1
dataIn[29][24] => dataIn[29][24].IN1
dataIn[29][25] => dataIn[29][25].IN1
dataIn[29][26] => dataIn[29][26].IN1
dataIn[29][27] => dataIn[29][27].IN1
dataIn[29][28] => dataIn[29][28].IN1
dataIn[29][29] => dataIn[29][29].IN1
dataIn[29][30] => dataIn[29][30].IN1
dataIn[29][31] => dataIn[29][31].IN1
dataIn[30][0] => dataIn[30][0].IN1
dataIn[30][1] => dataIn[30][1].IN1
dataIn[30][2] => dataIn[30][2].IN1
dataIn[30][3] => dataIn[30][3].IN1
dataIn[30][4] => dataIn[30][4].IN1
dataIn[30][5] => dataIn[30][5].IN1
dataIn[30][6] => dataIn[30][6].IN1
dataIn[30][7] => dataIn[30][7].IN1
dataIn[30][8] => dataIn[30][8].IN1
dataIn[30][9] => dataIn[30][9].IN1
dataIn[30][10] => dataIn[30][10].IN1
dataIn[30][11] => dataIn[30][11].IN1
dataIn[30][12] => dataIn[30][12].IN1
dataIn[30][13] => dataIn[30][13].IN1
dataIn[30][14] => dataIn[30][14].IN1
dataIn[30][15] => dataIn[30][15].IN1
dataIn[30][16] => dataIn[30][16].IN1
dataIn[30][17] => dataIn[30][17].IN1
dataIn[30][18] => dataIn[30][18].IN1
dataIn[30][19] => dataIn[30][19].IN1
dataIn[30][20] => dataIn[30][20].IN1
dataIn[30][21] => dataIn[30][21].IN1
dataIn[30][22] => dataIn[30][22].IN1
dataIn[30][23] => dataIn[30][23].IN1
dataIn[30][24] => dataIn[30][24].IN1
dataIn[30][25] => dataIn[30][25].IN1
dataIn[30][26] => dataIn[30][26].IN1
dataIn[30][27] => dataIn[30][27].IN1
dataIn[30][28] => dataIn[30][28].IN1
dataIn[30][29] => dataIn[30][29].IN1
dataIn[30][30] => dataIn[30][30].IN1
dataIn[30][31] => dataIn[30][31].IN1
dataIn[31][0] => dataIn[31][0].IN1
dataIn[31][1] => dataIn[31][1].IN1
dataIn[31][2] => dataIn[31][2].IN1
dataIn[31][3] => dataIn[31][3].IN1
dataIn[31][4] => dataIn[31][4].IN1
dataIn[31][5] => dataIn[31][5].IN1
dataIn[31][6] => dataIn[31][6].IN1
dataIn[31][7] => dataIn[31][7].IN1
dataIn[31][8] => dataIn[31][8].IN1
dataIn[31][9] => dataIn[31][9].IN1
dataIn[31][10] => dataIn[31][10].IN1
dataIn[31][11] => dataIn[31][11].IN1
dataIn[31][12] => dataIn[31][12].IN1
dataIn[31][13] => dataIn[31][13].IN1
dataIn[31][14] => dataIn[31][14].IN1
dataIn[31][15] => dataIn[31][15].IN1
dataIn[31][16] => dataIn[31][16].IN1
dataIn[31][17] => dataIn[31][17].IN1
dataIn[31][18] => dataIn[31][18].IN1
dataIn[31][19] => dataIn[31][19].IN1
dataIn[31][20] => dataIn[31][20].IN1
dataIn[31][21] => dataIn[31][21].IN1
dataIn[31][22] => dataIn[31][22].IN1
dataIn[31][23] => dataIn[31][23].IN1
dataIn[31][24] => dataIn[31][24].IN1
dataIn[31][25] => dataIn[31][25].IN1
dataIn[31][26] => dataIn[31][26].IN1
dataIn[31][27] => dataIn[31][27].IN1
dataIn[31][28] => dataIn[31][28].IN1
dataIn[31][29] => dataIn[31][29].IN1
dataIn[31][30] => dataIn[31][30].IN1
dataIn[31][31] => dataIn[31][31].IN1
readWriteCtrl[0] => ~NO_FANOUT~
readWriteCtrl[1] => readWriteCtrl[1].IN1
readWriteCtrl[2] => readWriteCtrl[2].IN1
readWriteCtrl[3] => readWriteCtrl[3].IN1
readWriteCtrl[4] => readWriteCtrl[4].IN1
readWriteCtrl[5] => readWriteCtrl[5].IN1
readWriteCtrl[6] => readWriteCtrl[6].IN1
readWriteCtrl[7] => readWriteCtrl[7].IN1
readWriteCtrl[8] => readWriteCtrl[8].IN1
readWriteCtrl[9] => readWriteCtrl[9].IN1
readWriteCtrl[10] => readWriteCtrl[10].IN1
readWriteCtrl[11] => readWriteCtrl[11].IN1
readWriteCtrl[12] => readWriteCtrl[12].IN1
readWriteCtrl[13] => readWriteCtrl[13].IN1
readWriteCtrl[14] => readWriteCtrl[14].IN1
readWriteCtrl[15] => readWriteCtrl[15].IN1
readWriteCtrl[16] => readWriteCtrl[16].IN1
readWriteCtrl[17] => readWriteCtrl[17].IN1
readWriteCtrl[18] => readWriteCtrl[18].IN1
readWriteCtrl[19] => readWriteCtrl[19].IN1
readWriteCtrl[20] => readWriteCtrl[20].IN1
readWriteCtrl[21] => readWriteCtrl[21].IN1
readWriteCtrl[22] => readWriteCtrl[22].IN1
readWriteCtrl[23] => readWriteCtrl[23].IN1
readWriteCtrl[24] => readWriteCtrl[24].IN1
readWriteCtrl[25] => readWriteCtrl[25].IN1
readWriteCtrl[26] => readWriteCtrl[26].IN1
readWriteCtrl[27] => readWriteCtrl[27].IN1
readWriteCtrl[28] => readWriteCtrl[28].IN1
readWriteCtrl[29] => readWriteCtrl[29].IN1
readWriteCtrl[30] => readWriteCtrl[30].IN1
readWriteCtrl[31] => readWriteCtrl[31].IN1


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:m0
dataOut[0] <= dataOut[0].DB_MAX_OUTPUT_PORT_TYPE
dataOut[1] <= dataOut[1].DB_MAX_OUTPUT_PORT_TYPE
dataOut[2] <= dataOut[2].DB_MAX_OUTPUT_PORT_TYPE
dataOut[3] <= dataOut[3].DB_MAX_OUTPUT_PORT_TYPE
dataOut[4] <= dataOut[4].DB_MAX_OUTPUT_PORT_TYPE
dataOut[5] <= dataOut[5].DB_MAX_OUTPUT_PORT_TYPE
dataOut[6] <= dataOut[6].DB_MAX_OUTPUT_PORT_TYPE
dataOut[7] <= dataOut[7].DB_MAX_OUTPUT_PORT_TYPE
dataOut[8] <= dataOut[8].DB_MAX_OUTPUT_PORT_TYPE
dataOut[9] <= dataOut[9].DB_MAX_OUTPUT_PORT_TYPE
dataOut[10] <= dataOut[10].DB_MAX_OUTPUT_PORT_TYPE
dataOut[11] <= dataOut[11].DB_MAX_OUTPUT_PORT_TYPE
dataOut[12] <= dataOut[12].DB_MAX_OUTPUT_PORT_TYPE
dataOut[13] <= dataOut[13].DB_MAX_OUTPUT_PORT_TYPE
dataOut[14] <= dataOut[14].DB_MAX_OUTPUT_PORT_TYPE
dataOut[15] <= dataOut[15].DB_MAX_OUTPUT_PORT_TYPE
dataOut[16] <= dataOut[16].DB_MAX_OUTPUT_PORT_TYPE
dataOut[17] <= dataOut[17].DB_MAX_OUTPUT_PORT_TYPE
dataOut[18] <= dataOut[18].DB_MAX_OUTPUT_PORT_TYPE
dataOut[19] <= dataOut[19].DB_MAX_OUTPUT_PORT_TYPE
dataOut[20] <= dataOut[20].DB_MAX_OUTPUT_PORT_TYPE
dataOut[21] <= dataOut[21].DB_MAX_OUTPUT_PORT_TYPE
dataOut[22] <= dataOut[22].DB_MAX_OUTPUT_PORT_TYPE
dataOut[23] <= dataOut[23].DB_MAX_OUTPUT_PORT_TYPE
dataOut[24] <= dataOut[24].DB_MAX_OUTPUT_PORT_TYPE
dataOut[25] <= dataOut[25].DB_MAX_OUTPUT_PORT_TYPE
dataOut[26] <= dataOut[26].DB_MAX_OUTPUT_PORT_TYPE
dataOut[27] <= dataOut[27].DB_MAX_OUTPUT_PORT_TYPE
dataOut[28] <= dataOut[28].DB_MAX_OUTPUT_PORT_TYPE
dataOut[29] <= dataOut[29].DB_MAX_OUTPUT_PORT_TYPE
dataOut[30] <= dataOut[30].DB_MAX_OUTPUT_PORT_TYPE
dataOut[31] <= dataOut[31].DB_MAX_OUTPUT_PORT_TYPE
clk => clk.IN1
reset => reset.IN1
dataIn[0] => dataIn[0].IN1
dataIn[1] => dataIn[1].IN1
dataIn[2] => dataIn[2].IN1
dataIn[3] => dataIn[3].IN1
dataIn[4] => dataIn[4].IN1
dataIn[5] => dataIn[5].IN1
dataIn[6] => dataIn[6].IN1
dataIn[7] => dataIn[7].IN1
dataIn[8] => dataIn[8].IN1
dataIn[9] => dataIn[9].IN1
dataIn[10] => dataIn[10].IN1
dataIn[11] => dataIn[11].IN1
dataIn[12] => dataIn[12].IN1
dataIn[13] => dataIn[13].IN1
dataIn[14] => dataIn[14].IN1
dataIn[15] => dataIn[15].IN1
dataIn[16] => dataIn[16].IN1
dataIn[17] => dataIn[17].IN1
dataIn[18] => dataIn[18].IN1
dataIn[19] => dataIn[19].IN1
dataIn[20] => dataIn[20].IN1
dataIn[21] => dataIn[21].IN1
dataIn[22] => dataIn[22].IN1
dataIn[23] => dataIn[23].IN1
dataIn[24] => dataIn[24].IN1
dataIn[25] => dataIn[25].IN1
dataIn[26] => dataIn[26].IN1
dataIn[27] => dataIn[27].IN1
dataIn[28] => dataIn[28].IN1
dataIn[29] => dataIn[29].IN1
dataIn[30] => dataIn[30].IN1
dataIn[31] => dataIn[31].IN1
wr => wr.IN1


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:m0|mux2_1:wrctrl
c[0] <= mux21[0].out.DB_MAX_OUTPUT_PORT_TYPE
c[1] <= mux21[1].out.DB_MAX_OUTPUT_PORT_TYPE
c[2] <= mux21[2].out.DB_MAX_OUTPUT_PORT_TYPE
c[3] <= mux21[3].out.DB_MAX_OUTPUT_PORT_TYPE
c[4] <= mux21[4].out.DB_MAX_OUTPUT_PORT_TYPE
c[5] <= mux21[5].out.DB_MAX_OUTPUT_PORT_TYPE
c[6] <= mux21[6].out.DB_MAX_OUTPUT_PORT_TYPE
c[7] <= mux21[7].out.DB_MAX_OUTPUT_PORT_TYPE
c[8] <= mux21[8].out.DB_MAX_OUTPUT_PORT_TYPE
c[9] <= mux21[9].out.DB_MAX_OUTPUT_PORT_TYPE
c[10] <= mux21[10].out.DB_MAX_OUTPUT_PORT_TYPE
c[11] <= mux21[11].out.DB_MAX_OUTPUT_PORT_TYPE
c[12] <= mux21[12].out.DB_MAX_OUTPUT_PORT_TYPE
c[13] <= mux21[13].out.DB_MAX_OUTPUT_PORT_TYPE
c[14] <= mux21[14].out.DB_MAX_OUTPUT_PORT_TYPE
c[15] <= mux21[15].out.DB_MAX_OUTPUT_PORT_TYPE
c[16] <= mux21[16].out.DB_MAX_OUTPUT_PORT_TYPE
c[17] <= mux21[17].out.DB_MAX_OUTPUT_PORT_TYPE
c[18] <= mux21[18].out.DB_MAX_OUTPUT_PORT_TYPE
c[19] <= mux21[19].out.DB_MAX_OUTPUT_PORT_TYPE
c[20] <= mux21[20].out.DB_MAX_OUTPUT_PORT_TYPE
c[21] <= mux21[21].out.DB_MAX_OUTPUT_PORT_TYPE
c[22] <= mux21[22].out.DB_MAX_OUTPUT_PORT_TYPE
c[23] <= mux21[23].out.DB_MAX_OUTPUT_PORT_TYPE
c[24] <= mux21[24].out.DB_MAX_OUTPUT_PORT_TYPE
c[25] <= mux21[25].out.DB_MAX_OUTPUT_PORT_TYPE
c[26] <= mux21[26].out.DB_MAX_OUTPUT_PORT_TYPE
c[27] <= mux21[27].out.DB_MAX_OUTPUT_PORT_TYPE
c[28] <= mux21[28].out.DB_MAX_OUTPUT_PORT_TYPE
c[29] <= mux21[29].out.DB_MAX_OUTPUT_PORT_TYPE
c[30] <= mux21[30].out.DB_MAX_OUTPUT_PORT_TYPE
c[31] <= mux21[31].out.DB_MAX_OUTPUT_PORT_TYPE
a[0] => mux21[0].a1.IN0
a[1] => mux21[1].a1.IN0
a[2] => mux21[2].a1.IN0
a[3] => mux21[3].a1.IN0
a[4] => mux21[4].a1.IN0
a[5] => mux21[5].a1.IN0
a[6] => mux21[6].a1.IN0
a[7] => mux21[7].a1.IN0
a[8] => mux21[8].a1.IN0
a[9] => mux21[9].a1.IN0
a[10] => mux21[10].a1.IN0
a[11] => mux21[11].a1.IN0
a[12] => mux21[12].a1.IN0
a[13] => mux21[13].a1.IN0
a[14] => mux21[14].a1.IN0
a[15] => mux21[15].a1.IN0
a[16] => mux21[16].a1.IN0
a[17] => mux21[17].a1.IN0
a[18] => mux21[18].a1.IN0
a[19] => mux21[19].a1.IN0
a[20] => mux21[20].a1.IN0
a[21] => mux21[21].a1.IN0
a[22] => mux21[22].a1.IN0
a[23] => mux21[23].a1.IN0
a[24] => mux21[24].a1.IN0
a[25] => mux21[25].a1.IN0
a[26] => mux21[26].a1.IN0
a[27] => mux21[27].a1.IN0
a[28] => mux21[28].a1.IN0
a[29] => mux21[29].a1.IN0
a[30] => mux21[30].a1.IN0
a[31] => mux21[31].a1.IN0
b[0] => mux21[0].a2.IN1
b[1] => mux21[1].a2.IN1
b[2] => mux21[2].a2.IN1
b[3] => mux21[3].a2.IN1
b[4] => mux21[4].a2.IN1
b[5] => mux21[5].a2.IN1
b[6] => mux21[6].a2.IN1
b[7] => mux21[7].a2.IN1
b[8] => mux21[8].a2.IN1
b[9] => mux21[9].a2.IN1
b[10] => mux21[10].a2.IN1
b[11] => mux21[11].a2.IN1
b[12] => mux21[12].a2.IN1
b[13] => mux21[13].a2.IN1
b[14] => mux21[14].a2.IN1
b[15] => mux21[15].a2.IN1
b[16] => mux21[16].a2.IN1
b[17] => mux21[17].a2.IN1
b[18] => mux21[18].a2.IN1
b[19] => mux21[19].a2.IN1
b[20] => mux21[20].a2.IN1
b[21] => mux21[21].a2.IN1
b[22] => mux21[22].a2.IN1
b[23] => mux21[23].a2.IN1
b[24] => mux21[24].a2.IN1
b[25] => mux21[25].a2.IN1
b[26] => mux21[26].a2.IN1
b[27] => mux21[27].a2.IN1
b[28] => mux21[28].a2.IN1
b[29] => mux21[29].a2.IN1
b[30] => mux21[30].a2.IN1
b[31] => mux21[31].a2.IN1
sel => n2.DATAIN
sel => mux21[0].a1.IN1
sel => mux21[1].a1.IN1
sel => mux21[2].a1.IN1
sel => mux21[3].a1.IN1
sel => mux21[4].a1.IN1
sel => mux21[5].a1.IN1
sel => mux21[6].a1.IN1
sel => mux21[7].a1.IN1
sel => mux21[8].a1.IN1
sel => mux21[9].a1.IN1
sel => mux21[10].a1.IN1
sel => mux21[11].a1.IN1
sel => mux21[12].a1.IN1
sel => mux21[13].a1.IN1
sel => mux21[14].a1.IN1
sel => mux21[15].a1.IN1
sel => mux21[16].a1.IN1
sel => mux21[17].a1.IN1
sel => mux21[18].a1.IN1
sel => mux21[19].a1.IN1
sel => mux21[20].a1.IN1
sel => mux21[21].a1.IN1
sel => mux21[22].a1.IN1
sel => mux21[23].a1.IN1
sel => mux21[24].a1.IN1
sel => mux21[25].a1.IN1
sel => mux21[26].a1.IN1
sel => mux21[27].a1.IN1
sel => mux21[28].a1.IN1
sel => mux21[29].a1.IN1
sel => mux21[30].a1.IN1
sel => mux21[31].a1.IN1


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:m0|registerRow:rr
data[0] <= Dflipflop:df[0].d.port0
data[1] <= Dflipflop:df[1].d.port0
data[2] <= Dflipflop:df[2].d.port0
data[3] <= Dflipflop:df[3].d.port0
data[4] <= Dflipflop:df[4].d.port0
data[5] <= Dflipflop:df[5].d.port0
data[6] <= Dflipflop:df[6].d.port0
data[7] <= Dflipflop:df[7].d.port0
data[8] <= Dflipflop:df[8].d.port0
data[9] <= Dflipflop:df[9].d.port0
data[10] <= Dflipflop:df[10].d.port0
data[11] <= Dflipflop:df[11].d.port0
data[12] <= Dflipflop:df[12].d.port0
data[13] <= Dflipflop:df[13].d.port0
data[14] <= Dflipflop:df[14].d.port0
data[15] <= Dflipflop:df[15].d.port0
data[16] <= Dflipflop:df[16].d.port0
data[17] <= Dflipflop:df[17].d.port0
data[18] <= Dflipflop:df[18].d.port0
data[19] <= Dflipflop:df[19].d.port0
data[20] <= Dflipflop:df[20].d.port0
data[21] <= Dflipflop:df[21].d.port0
data[22] <= Dflipflop:df[22].d.port0
data[23] <= Dflipflop:df[23].d.port0
data[24] <= Dflipflop:df[24].d.port0
data[25] <= Dflipflop:df[25].d.port0
data[26] <= Dflipflop:df[26].d.port0
data[27] <= Dflipflop:df[27].d.port0
data[28] <= Dflipflop:df[28].d.port0
data[29] <= Dflipflop:df[29].d.port0
data[30] <= Dflipflop:df[30].d.port0
data[31] <= Dflipflop:df[31].d.port0
clk => clk.IN32
reset => reset.IN32
dataIn[0] => dataIn[0].IN1
dataIn[1] => dataIn[1].IN1
dataIn[2] => dataIn[2].IN1
dataIn[3] => dataIn[3].IN1
dataIn[4] => dataIn[4].IN1
dataIn[5] => dataIn[5].IN1
dataIn[6] => dataIn[6].IN1
dataIn[7] => dataIn[7].IN1
dataIn[8] => dataIn[8].IN1
dataIn[9] => dataIn[9].IN1
dataIn[10] => dataIn[10].IN1
dataIn[11] => dataIn[11].IN1
dataIn[12] => dataIn[12].IN1
dataIn[13] => dataIn[13].IN1
dataIn[14] => dataIn[14].IN1
dataIn[15] => dataIn[15].IN1
dataIn[16] => dataIn[16].IN1
dataIn[17] => dataIn[17].IN1
dataIn[18] => dataIn[18].IN1
dataIn[19] => dataIn[19].IN1
dataIn[20] => dataIn[20].IN1
dataIn[21] => dataIn[21].IN1
dataIn[22] => dataIn[22].IN1
dataIn[23] => dataIn[23].IN1
dataIn[24] => dataIn[24].IN1
dataIn[25] => dataIn[25].IN1
dataIn[26] => dataIn[26].IN1
dataIn[27] => dataIn[27].IN1
dataIn[28] => dataIn[28].IN1
dataIn[29] => dataIn[29].IN1
dataIn[30] => dataIn[30].IN1
dataIn[31] => dataIn[31].IN1


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:m0|registerRow:rr|Dflipflop:df[0].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:m0|registerRow:rr|Dflipflop:df[1].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:m0|registerRow:rr|Dflipflop:df[2].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:m0|registerRow:rr|Dflipflop:df[3].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:m0|registerRow:rr|Dflipflop:df[4].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:m0|registerRow:rr|Dflipflop:df[5].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:m0|registerRow:rr|Dflipflop:df[6].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:m0|registerRow:rr|Dflipflop:df[7].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:m0|registerRow:rr|Dflipflop:df[8].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:m0|registerRow:rr|Dflipflop:df[9].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:m0|registerRow:rr|Dflipflop:df[10].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:m0|registerRow:rr|Dflipflop:df[11].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:m0|registerRow:rr|Dflipflop:df[12].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:m0|registerRow:rr|Dflipflop:df[13].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:m0|registerRow:rr|Dflipflop:df[14].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:m0|registerRow:rr|Dflipflop:df[15].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:m0|registerRow:rr|Dflipflop:df[16].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:m0|registerRow:rr|Dflipflop:df[17].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:m0|registerRow:rr|Dflipflop:df[18].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:m0|registerRow:rr|Dflipflop:df[19].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:m0|registerRow:rr|Dflipflop:df[20].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:m0|registerRow:rr|Dflipflop:df[21].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:m0|registerRow:rr|Dflipflop:df[22].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:m0|registerRow:rr|Dflipflop:df[23].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:m0|registerRow:rr|Dflipflop:df[24].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:m0|registerRow:rr|Dflipflop:df[25].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:m0|registerRow:rr|Dflipflop:df[26].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:m0|registerRow:rr|Dflipflop:df[27].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:m0|registerRow:rr|Dflipflop:df[28].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:m0|registerRow:rr|Dflipflop:df[29].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:m0|registerRow:rr|Dflipflop:df[30].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:m0|registerRow:rr|Dflipflop:df[31].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[1].m
dataOut[0] <= dataOut[0].DB_MAX_OUTPUT_PORT_TYPE
dataOut[1] <= dataOut[1].DB_MAX_OUTPUT_PORT_TYPE
dataOut[2] <= dataOut[2].DB_MAX_OUTPUT_PORT_TYPE
dataOut[3] <= dataOut[3].DB_MAX_OUTPUT_PORT_TYPE
dataOut[4] <= dataOut[4].DB_MAX_OUTPUT_PORT_TYPE
dataOut[5] <= dataOut[5].DB_MAX_OUTPUT_PORT_TYPE
dataOut[6] <= dataOut[6].DB_MAX_OUTPUT_PORT_TYPE
dataOut[7] <= dataOut[7].DB_MAX_OUTPUT_PORT_TYPE
dataOut[8] <= dataOut[8].DB_MAX_OUTPUT_PORT_TYPE
dataOut[9] <= dataOut[9].DB_MAX_OUTPUT_PORT_TYPE
dataOut[10] <= dataOut[10].DB_MAX_OUTPUT_PORT_TYPE
dataOut[11] <= dataOut[11].DB_MAX_OUTPUT_PORT_TYPE
dataOut[12] <= dataOut[12].DB_MAX_OUTPUT_PORT_TYPE
dataOut[13] <= dataOut[13].DB_MAX_OUTPUT_PORT_TYPE
dataOut[14] <= dataOut[14].DB_MAX_OUTPUT_PORT_TYPE
dataOut[15] <= dataOut[15].DB_MAX_OUTPUT_PORT_TYPE
dataOut[16] <= dataOut[16].DB_MAX_OUTPUT_PORT_TYPE
dataOut[17] <= dataOut[17].DB_MAX_OUTPUT_PORT_TYPE
dataOut[18] <= dataOut[18].DB_MAX_OUTPUT_PORT_TYPE
dataOut[19] <= dataOut[19].DB_MAX_OUTPUT_PORT_TYPE
dataOut[20] <= dataOut[20].DB_MAX_OUTPUT_PORT_TYPE
dataOut[21] <= dataOut[21].DB_MAX_OUTPUT_PORT_TYPE
dataOut[22] <= dataOut[22].DB_MAX_OUTPUT_PORT_TYPE
dataOut[23] <= dataOut[23].DB_MAX_OUTPUT_PORT_TYPE
dataOut[24] <= dataOut[24].DB_MAX_OUTPUT_PORT_TYPE
dataOut[25] <= dataOut[25].DB_MAX_OUTPUT_PORT_TYPE
dataOut[26] <= dataOut[26].DB_MAX_OUTPUT_PORT_TYPE
dataOut[27] <= dataOut[27].DB_MAX_OUTPUT_PORT_TYPE
dataOut[28] <= dataOut[28].DB_MAX_OUTPUT_PORT_TYPE
dataOut[29] <= dataOut[29].DB_MAX_OUTPUT_PORT_TYPE
dataOut[30] <= dataOut[30].DB_MAX_OUTPUT_PORT_TYPE
dataOut[31] <= dataOut[31].DB_MAX_OUTPUT_PORT_TYPE
clk => clk.IN1
reset => reset.IN1
dataIn[0] => dataIn[0].IN1
dataIn[1] => dataIn[1].IN1
dataIn[2] => dataIn[2].IN1
dataIn[3] => dataIn[3].IN1
dataIn[4] => dataIn[4].IN1
dataIn[5] => dataIn[5].IN1
dataIn[6] => dataIn[6].IN1
dataIn[7] => dataIn[7].IN1
dataIn[8] => dataIn[8].IN1
dataIn[9] => dataIn[9].IN1
dataIn[10] => dataIn[10].IN1
dataIn[11] => dataIn[11].IN1
dataIn[12] => dataIn[12].IN1
dataIn[13] => dataIn[13].IN1
dataIn[14] => dataIn[14].IN1
dataIn[15] => dataIn[15].IN1
dataIn[16] => dataIn[16].IN1
dataIn[17] => dataIn[17].IN1
dataIn[18] => dataIn[18].IN1
dataIn[19] => dataIn[19].IN1
dataIn[20] => dataIn[20].IN1
dataIn[21] => dataIn[21].IN1
dataIn[22] => dataIn[22].IN1
dataIn[23] => dataIn[23].IN1
dataIn[24] => dataIn[24].IN1
dataIn[25] => dataIn[25].IN1
dataIn[26] => dataIn[26].IN1
dataIn[27] => dataIn[27].IN1
dataIn[28] => dataIn[28].IN1
dataIn[29] => dataIn[29].IN1
dataIn[30] => dataIn[30].IN1
dataIn[31] => dataIn[31].IN1
wr => wr.IN1


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[1].m|mux2_1:wrctrl
c[0] <= mux21[0].out.DB_MAX_OUTPUT_PORT_TYPE
c[1] <= mux21[1].out.DB_MAX_OUTPUT_PORT_TYPE
c[2] <= mux21[2].out.DB_MAX_OUTPUT_PORT_TYPE
c[3] <= mux21[3].out.DB_MAX_OUTPUT_PORT_TYPE
c[4] <= mux21[4].out.DB_MAX_OUTPUT_PORT_TYPE
c[5] <= mux21[5].out.DB_MAX_OUTPUT_PORT_TYPE
c[6] <= mux21[6].out.DB_MAX_OUTPUT_PORT_TYPE
c[7] <= mux21[7].out.DB_MAX_OUTPUT_PORT_TYPE
c[8] <= mux21[8].out.DB_MAX_OUTPUT_PORT_TYPE
c[9] <= mux21[9].out.DB_MAX_OUTPUT_PORT_TYPE
c[10] <= mux21[10].out.DB_MAX_OUTPUT_PORT_TYPE
c[11] <= mux21[11].out.DB_MAX_OUTPUT_PORT_TYPE
c[12] <= mux21[12].out.DB_MAX_OUTPUT_PORT_TYPE
c[13] <= mux21[13].out.DB_MAX_OUTPUT_PORT_TYPE
c[14] <= mux21[14].out.DB_MAX_OUTPUT_PORT_TYPE
c[15] <= mux21[15].out.DB_MAX_OUTPUT_PORT_TYPE
c[16] <= mux21[16].out.DB_MAX_OUTPUT_PORT_TYPE
c[17] <= mux21[17].out.DB_MAX_OUTPUT_PORT_TYPE
c[18] <= mux21[18].out.DB_MAX_OUTPUT_PORT_TYPE
c[19] <= mux21[19].out.DB_MAX_OUTPUT_PORT_TYPE
c[20] <= mux21[20].out.DB_MAX_OUTPUT_PORT_TYPE
c[21] <= mux21[21].out.DB_MAX_OUTPUT_PORT_TYPE
c[22] <= mux21[22].out.DB_MAX_OUTPUT_PORT_TYPE
c[23] <= mux21[23].out.DB_MAX_OUTPUT_PORT_TYPE
c[24] <= mux21[24].out.DB_MAX_OUTPUT_PORT_TYPE
c[25] <= mux21[25].out.DB_MAX_OUTPUT_PORT_TYPE
c[26] <= mux21[26].out.DB_MAX_OUTPUT_PORT_TYPE
c[27] <= mux21[27].out.DB_MAX_OUTPUT_PORT_TYPE
c[28] <= mux21[28].out.DB_MAX_OUTPUT_PORT_TYPE
c[29] <= mux21[29].out.DB_MAX_OUTPUT_PORT_TYPE
c[30] <= mux21[30].out.DB_MAX_OUTPUT_PORT_TYPE
c[31] <= mux21[31].out.DB_MAX_OUTPUT_PORT_TYPE
a[0] => mux21[0].a1.IN0
a[1] => mux21[1].a1.IN0
a[2] => mux21[2].a1.IN0
a[3] => mux21[3].a1.IN0
a[4] => mux21[4].a1.IN0
a[5] => mux21[5].a1.IN0
a[6] => mux21[6].a1.IN0
a[7] => mux21[7].a1.IN0
a[8] => mux21[8].a1.IN0
a[9] => mux21[9].a1.IN0
a[10] => mux21[10].a1.IN0
a[11] => mux21[11].a1.IN0
a[12] => mux21[12].a1.IN0
a[13] => mux21[13].a1.IN0
a[14] => mux21[14].a1.IN0
a[15] => mux21[15].a1.IN0
a[16] => mux21[16].a1.IN0
a[17] => mux21[17].a1.IN0
a[18] => mux21[18].a1.IN0
a[19] => mux21[19].a1.IN0
a[20] => mux21[20].a1.IN0
a[21] => mux21[21].a1.IN0
a[22] => mux21[22].a1.IN0
a[23] => mux21[23].a1.IN0
a[24] => mux21[24].a1.IN0
a[25] => mux21[25].a1.IN0
a[26] => mux21[26].a1.IN0
a[27] => mux21[27].a1.IN0
a[28] => mux21[28].a1.IN0
a[29] => mux21[29].a1.IN0
a[30] => mux21[30].a1.IN0
a[31] => mux21[31].a1.IN0
b[0] => mux21[0].a2.IN1
b[1] => mux21[1].a2.IN1
b[2] => mux21[2].a2.IN1
b[3] => mux21[3].a2.IN1
b[4] => mux21[4].a2.IN1
b[5] => mux21[5].a2.IN1
b[6] => mux21[6].a2.IN1
b[7] => mux21[7].a2.IN1
b[8] => mux21[8].a2.IN1
b[9] => mux21[9].a2.IN1
b[10] => mux21[10].a2.IN1
b[11] => mux21[11].a2.IN1
b[12] => mux21[12].a2.IN1
b[13] => mux21[13].a2.IN1
b[14] => mux21[14].a2.IN1
b[15] => mux21[15].a2.IN1
b[16] => mux21[16].a2.IN1
b[17] => mux21[17].a2.IN1
b[18] => mux21[18].a2.IN1
b[19] => mux21[19].a2.IN1
b[20] => mux21[20].a2.IN1
b[21] => mux21[21].a2.IN1
b[22] => mux21[22].a2.IN1
b[23] => mux21[23].a2.IN1
b[24] => mux21[24].a2.IN1
b[25] => mux21[25].a2.IN1
b[26] => mux21[26].a2.IN1
b[27] => mux21[27].a2.IN1
b[28] => mux21[28].a2.IN1
b[29] => mux21[29].a2.IN1
b[30] => mux21[30].a2.IN1
b[31] => mux21[31].a2.IN1
sel => n2.DATAIN
sel => mux21[0].a1.IN1
sel => mux21[1].a1.IN1
sel => mux21[2].a1.IN1
sel => mux21[3].a1.IN1
sel => mux21[4].a1.IN1
sel => mux21[5].a1.IN1
sel => mux21[6].a1.IN1
sel => mux21[7].a1.IN1
sel => mux21[8].a1.IN1
sel => mux21[9].a1.IN1
sel => mux21[10].a1.IN1
sel => mux21[11].a1.IN1
sel => mux21[12].a1.IN1
sel => mux21[13].a1.IN1
sel => mux21[14].a1.IN1
sel => mux21[15].a1.IN1
sel => mux21[16].a1.IN1
sel => mux21[17].a1.IN1
sel => mux21[18].a1.IN1
sel => mux21[19].a1.IN1
sel => mux21[20].a1.IN1
sel => mux21[21].a1.IN1
sel => mux21[22].a1.IN1
sel => mux21[23].a1.IN1
sel => mux21[24].a1.IN1
sel => mux21[25].a1.IN1
sel => mux21[26].a1.IN1
sel => mux21[27].a1.IN1
sel => mux21[28].a1.IN1
sel => mux21[29].a1.IN1
sel => mux21[30].a1.IN1
sel => mux21[31].a1.IN1


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[1].m|registerRow:rr
data[0] <= Dflipflop:df[0].d.port0
data[1] <= Dflipflop:df[1].d.port0
data[2] <= Dflipflop:df[2].d.port0
data[3] <= Dflipflop:df[3].d.port0
data[4] <= Dflipflop:df[4].d.port0
data[5] <= Dflipflop:df[5].d.port0
data[6] <= Dflipflop:df[6].d.port0
data[7] <= Dflipflop:df[7].d.port0
data[8] <= Dflipflop:df[8].d.port0
data[9] <= Dflipflop:df[9].d.port0
data[10] <= Dflipflop:df[10].d.port0
data[11] <= Dflipflop:df[11].d.port0
data[12] <= Dflipflop:df[12].d.port0
data[13] <= Dflipflop:df[13].d.port0
data[14] <= Dflipflop:df[14].d.port0
data[15] <= Dflipflop:df[15].d.port0
data[16] <= Dflipflop:df[16].d.port0
data[17] <= Dflipflop:df[17].d.port0
data[18] <= Dflipflop:df[18].d.port0
data[19] <= Dflipflop:df[19].d.port0
data[20] <= Dflipflop:df[20].d.port0
data[21] <= Dflipflop:df[21].d.port0
data[22] <= Dflipflop:df[22].d.port0
data[23] <= Dflipflop:df[23].d.port0
data[24] <= Dflipflop:df[24].d.port0
data[25] <= Dflipflop:df[25].d.port0
data[26] <= Dflipflop:df[26].d.port0
data[27] <= Dflipflop:df[27].d.port0
data[28] <= Dflipflop:df[28].d.port0
data[29] <= Dflipflop:df[29].d.port0
data[30] <= Dflipflop:df[30].d.port0
data[31] <= Dflipflop:df[31].d.port0
clk => clk.IN32
reset => reset.IN32
dataIn[0] => dataIn[0].IN1
dataIn[1] => dataIn[1].IN1
dataIn[2] => dataIn[2].IN1
dataIn[3] => dataIn[3].IN1
dataIn[4] => dataIn[4].IN1
dataIn[5] => dataIn[5].IN1
dataIn[6] => dataIn[6].IN1
dataIn[7] => dataIn[7].IN1
dataIn[8] => dataIn[8].IN1
dataIn[9] => dataIn[9].IN1
dataIn[10] => dataIn[10].IN1
dataIn[11] => dataIn[11].IN1
dataIn[12] => dataIn[12].IN1
dataIn[13] => dataIn[13].IN1
dataIn[14] => dataIn[14].IN1
dataIn[15] => dataIn[15].IN1
dataIn[16] => dataIn[16].IN1
dataIn[17] => dataIn[17].IN1
dataIn[18] => dataIn[18].IN1
dataIn[19] => dataIn[19].IN1
dataIn[20] => dataIn[20].IN1
dataIn[21] => dataIn[21].IN1
dataIn[22] => dataIn[22].IN1
dataIn[23] => dataIn[23].IN1
dataIn[24] => dataIn[24].IN1
dataIn[25] => dataIn[25].IN1
dataIn[26] => dataIn[26].IN1
dataIn[27] => dataIn[27].IN1
dataIn[28] => dataIn[28].IN1
dataIn[29] => dataIn[29].IN1
dataIn[30] => dataIn[30].IN1
dataIn[31] => dataIn[31].IN1


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[1].m|registerRow:rr|Dflipflop:df[0].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[1].m|registerRow:rr|Dflipflop:df[1].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[1].m|registerRow:rr|Dflipflop:df[2].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[1].m|registerRow:rr|Dflipflop:df[3].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[1].m|registerRow:rr|Dflipflop:df[4].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[1].m|registerRow:rr|Dflipflop:df[5].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[1].m|registerRow:rr|Dflipflop:df[6].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[1].m|registerRow:rr|Dflipflop:df[7].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[1].m|registerRow:rr|Dflipflop:df[8].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[1].m|registerRow:rr|Dflipflop:df[9].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[1].m|registerRow:rr|Dflipflop:df[10].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[1].m|registerRow:rr|Dflipflop:df[11].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[1].m|registerRow:rr|Dflipflop:df[12].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[1].m|registerRow:rr|Dflipflop:df[13].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[1].m|registerRow:rr|Dflipflop:df[14].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[1].m|registerRow:rr|Dflipflop:df[15].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[1].m|registerRow:rr|Dflipflop:df[16].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[1].m|registerRow:rr|Dflipflop:df[17].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[1].m|registerRow:rr|Dflipflop:df[18].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[1].m|registerRow:rr|Dflipflop:df[19].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[1].m|registerRow:rr|Dflipflop:df[20].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[1].m|registerRow:rr|Dflipflop:df[21].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[1].m|registerRow:rr|Dflipflop:df[22].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[1].m|registerRow:rr|Dflipflop:df[23].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[1].m|registerRow:rr|Dflipflop:df[24].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[1].m|registerRow:rr|Dflipflop:df[25].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[1].m|registerRow:rr|Dflipflop:df[26].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[1].m|registerRow:rr|Dflipflop:df[27].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[1].m|registerRow:rr|Dflipflop:df[28].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[1].m|registerRow:rr|Dflipflop:df[29].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[1].m|registerRow:rr|Dflipflop:df[30].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[1].m|registerRow:rr|Dflipflop:df[31].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[2].m
dataOut[0] <= dataOut[0].DB_MAX_OUTPUT_PORT_TYPE
dataOut[1] <= dataOut[1].DB_MAX_OUTPUT_PORT_TYPE
dataOut[2] <= dataOut[2].DB_MAX_OUTPUT_PORT_TYPE
dataOut[3] <= dataOut[3].DB_MAX_OUTPUT_PORT_TYPE
dataOut[4] <= dataOut[4].DB_MAX_OUTPUT_PORT_TYPE
dataOut[5] <= dataOut[5].DB_MAX_OUTPUT_PORT_TYPE
dataOut[6] <= dataOut[6].DB_MAX_OUTPUT_PORT_TYPE
dataOut[7] <= dataOut[7].DB_MAX_OUTPUT_PORT_TYPE
dataOut[8] <= dataOut[8].DB_MAX_OUTPUT_PORT_TYPE
dataOut[9] <= dataOut[9].DB_MAX_OUTPUT_PORT_TYPE
dataOut[10] <= dataOut[10].DB_MAX_OUTPUT_PORT_TYPE
dataOut[11] <= dataOut[11].DB_MAX_OUTPUT_PORT_TYPE
dataOut[12] <= dataOut[12].DB_MAX_OUTPUT_PORT_TYPE
dataOut[13] <= dataOut[13].DB_MAX_OUTPUT_PORT_TYPE
dataOut[14] <= dataOut[14].DB_MAX_OUTPUT_PORT_TYPE
dataOut[15] <= dataOut[15].DB_MAX_OUTPUT_PORT_TYPE
dataOut[16] <= dataOut[16].DB_MAX_OUTPUT_PORT_TYPE
dataOut[17] <= dataOut[17].DB_MAX_OUTPUT_PORT_TYPE
dataOut[18] <= dataOut[18].DB_MAX_OUTPUT_PORT_TYPE
dataOut[19] <= dataOut[19].DB_MAX_OUTPUT_PORT_TYPE
dataOut[20] <= dataOut[20].DB_MAX_OUTPUT_PORT_TYPE
dataOut[21] <= dataOut[21].DB_MAX_OUTPUT_PORT_TYPE
dataOut[22] <= dataOut[22].DB_MAX_OUTPUT_PORT_TYPE
dataOut[23] <= dataOut[23].DB_MAX_OUTPUT_PORT_TYPE
dataOut[24] <= dataOut[24].DB_MAX_OUTPUT_PORT_TYPE
dataOut[25] <= dataOut[25].DB_MAX_OUTPUT_PORT_TYPE
dataOut[26] <= dataOut[26].DB_MAX_OUTPUT_PORT_TYPE
dataOut[27] <= dataOut[27].DB_MAX_OUTPUT_PORT_TYPE
dataOut[28] <= dataOut[28].DB_MAX_OUTPUT_PORT_TYPE
dataOut[29] <= dataOut[29].DB_MAX_OUTPUT_PORT_TYPE
dataOut[30] <= dataOut[30].DB_MAX_OUTPUT_PORT_TYPE
dataOut[31] <= dataOut[31].DB_MAX_OUTPUT_PORT_TYPE
clk => clk.IN1
reset => reset.IN1
dataIn[0] => dataIn[0].IN1
dataIn[1] => dataIn[1].IN1
dataIn[2] => dataIn[2].IN1
dataIn[3] => dataIn[3].IN1
dataIn[4] => dataIn[4].IN1
dataIn[5] => dataIn[5].IN1
dataIn[6] => dataIn[6].IN1
dataIn[7] => dataIn[7].IN1
dataIn[8] => dataIn[8].IN1
dataIn[9] => dataIn[9].IN1
dataIn[10] => dataIn[10].IN1
dataIn[11] => dataIn[11].IN1
dataIn[12] => dataIn[12].IN1
dataIn[13] => dataIn[13].IN1
dataIn[14] => dataIn[14].IN1
dataIn[15] => dataIn[15].IN1
dataIn[16] => dataIn[16].IN1
dataIn[17] => dataIn[17].IN1
dataIn[18] => dataIn[18].IN1
dataIn[19] => dataIn[19].IN1
dataIn[20] => dataIn[20].IN1
dataIn[21] => dataIn[21].IN1
dataIn[22] => dataIn[22].IN1
dataIn[23] => dataIn[23].IN1
dataIn[24] => dataIn[24].IN1
dataIn[25] => dataIn[25].IN1
dataIn[26] => dataIn[26].IN1
dataIn[27] => dataIn[27].IN1
dataIn[28] => dataIn[28].IN1
dataIn[29] => dataIn[29].IN1
dataIn[30] => dataIn[30].IN1
dataIn[31] => dataIn[31].IN1
wr => wr.IN1


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[2].m|mux2_1:wrctrl
c[0] <= mux21[0].out.DB_MAX_OUTPUT_PORT_TYPE
c[1] <= mux21[1].out.DB_MAX_OUTPUT_PORT_TYPE
c[2] <= mux21[2].out.DB_MAX_OUTPUT_PORT_TYPE
c[3] <= mux21[3].out.DB_MAX_OUTPUT_PORT_TYPE
c[4] <= mux21[4].out.DB_MAX_OUTPUT_PORT_TYPE
c[5] <= mux21[5].out.DB_MAX_OUTPUT_PORT_TYPE
c[6] <= mux21[6].out.DB_MAX_OUTPUT_PORT_TYPE
c[7] <= mux21[7].out.DB_MAX_OUTPUT_PORT_TYPE
c[8] <= mux21[8].out.DB_MAX_OUTPUT_PORT_TYPE
c[9] <= mux21[9].out.DB_MAX_OUTPUT_PORT_TYPE
c[10] <= mux21[10].out.DB_MAX_OUTPUT_PORT_TYPE
c[11] <= mux21[11].out.DB_MAX_OUTPUT_PORT_TYPE
c[12] <= mux21[12].out.DB_MAX_OUTPUT_PORT_TYPE
c[13] <= mux21[13].out.DB_MAX_OUTPUT_PORT_TYPE
c[14] <= mux21[14].out.DB_MAX_OUTPUT_PORT_TYPE
c[15] <= mux21[15].out.DB_MAX_OUTPUT_PORT_TYPE
c[16] <= mux21[16].out.DB_MAX_OUTPUT_PORT_TYPE
c[17] <= mux21[17].out.DB_MAX_OUTPUT_PORT_TYPE
c[18] <= mux21[18].out.DB_MAX_OUTPUT_PORT_TYPE
c[19] <= mux21[19].out.DB_MAX_OUTPUT_PORT_TYPE
c[20] <= mux21[20].out.DB_MAX_OUTPUT_PORT_TYPE
c[21] <= mux21[21].out.DB_MAX_OUTPUT_PORT_TYPE
c[22] <= mux21[22].out.DB_MAX_OUTPUT_PORT_TYPE
c[23] <= mux21[23].out.DB_MAX_OUTPUT_PORT_TYPE
c[24] <= mux21[24].out.DB_MAX_OUTPUT_PORT_TYPE
c[25] <= mux21[25].out.DB_MAX_OUTPUT_PORT_TYPE
c[26] <= mux21[26].out.DB_MAX_OUTPUT_PORT_TYPE
c[27] <= mux21[27].out.DB_MAX_OUTPUT_PORT_TYPE
c[28] <= mux21[28].out.DB_MAX_OUTPUT_PORT_TYPE
c[29] <= mux21[29].out.DB_MAX_OUTPUT_PORT_TYPE
c[30] <= mux21[30].out.DB_MAX_OUTPUT_PORT_TYPE
c[31] <= mux21[31].out.DB_MAX_OUTPUT_PORT_TYPE
a[0] => mux21[0].a1.IN0
a[1] => mux21[1].a1.IN0
a[2] => mux21[2].a1.IN0
a[3] => mux21[3].a1.IN0
a[4] => mux21[4].a1.IN0
a[5] => mux21[5].a1.IN0
a[6] => mux21[6].a1.IN0
a[7] => mux21[7].a1.IN0
a[8] => mux21[8].a1.IN0
a[9] => mux21[9].a1.IN0
a[10] => mux21[10].a1.IN0
a[11] => mux21[11].a1.IN0
a[12] => mux21[12].a1.IN0
a[13] => mux21[13].a1.IN0
a[14] => mux21[14].a1.IN0
a[15] => mux21[15].a1.IN0
a[16] => mux21[16].a1.IN0
a[17] => mux21[17].a1.IN0
a[18] => mux21[18].a1.IN0
a[19] => mux21[19].a1.IN0
a[20] => mux21[20].a1.IN0
a[21] => mux21[21].a1.IN0
a[22] => mux21[22].a1.IN0
a[23] => mux21[23].a1.IN0
a[24] => mux21[24].a1.IN0
a[25] => mux21[25].a1.IN0
a[26] => mux21[26].a1.IN0
a[27] => mux21[27].a1.IN0
a[28] => mux21[28].a1.IN0
a[29] => mux21[29].a1.IN0
a[30] => mux21[30].a1.IN0
a[31] => mux21[31].a1.IN0
b[0] => mux21[0].a2.IN1
b[1] => mux21[1].a2.IN1
b[2] => mux21[2].a2.IN1
b[3] => mux21[3].a2.IN1
b[4] => mux21[4].a2.IN1
b[5] => mux21[5].a2.IN1
b[6] => mux21[6].a2.IN1
b[7] => mux21[7].a2.IN1
b[8] => mux21[8].a2.IN1
b[9] => mux21[9].a2.IN1
b[10] => mux21[10].a2.IN1
b[11] => mux21[11].a2.IN1
b[12] => mux21[12].a2.IN1
b[13] => mux21[13].a2.IN1
b[14] => mux21[14].a2.IN1
b[15] => mux21[15].a2.IN1
b[16] => mux21[16].a2.IN1
b[17] => mux21[17].a2.IN1
b[18] => mux21[18].a2.IN1
b[19] => mux21[19].a2.IN1
b[20] => mux21[20].a2.IN1
b[21] => mux21[21].a2.IN1
b[22] => mux21[22].a2.IN1
b[23] => mux21[23].a2.IN1
b[24] => mux21[24].a2.IN1
b[25] => mux21[25].a2.IN1
b[26] => mux21[26].a2.IN1
b[27] => mux21[27].a2.IN1
b[28] => mux21[28].a2.IN1
b[29] => mux21[29].a2.IN1
b[30] => mux21[30].a2.IN1
b[31] => mux21[31].a2.IN1
sel => n2.DATAIN
sel => mux21[0].a1.IN1
sel => mux21[1].a1.IN1
sel => mux21[2].a1.IN1
sel => mux21[3].a1.IN1
sel => mux21[4].a1.IN1
sel => mux21[5].a1.IN1
sel => mux21[6].a1.IN1
sel => mux21[7].a1.IN1
sel => mux21[8].a1.IN1
sel => mux21[9].a1.IN1
sel => mux21[10].a1.IN1
sel => mux21[11].a1.IN1
sel => mux21[12].a1.IN1
sel => mux21[13].a1.IN1
sel => mux21[14].a1.IN1
sel => mux21[15].a1.IN1
sel => mux21[16].a1.IN1
sel => mux21[17].a1.IN1
sel => mux21[18].a1.IN1
sel => mux21[19].a1.IN1
sel => mux21[20].a1.IN1
sel => mux21[21].a1.IN1
sel => mux21[22].a1.IN1
sel => mux21[23].a1.IN1
sel => mux21[24].a1.IN1
sel => mux21[25].a1.IN1
sel => mux21[26].a1.IN1
sel => mux21[27].a1.IN1
sel => mux21[28].a1.IN1
sel => mux21[29].a1.IN1
sel => mux21[30].a1.IN1
sel => mux21[31].a1.IN1


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[2].m|registerRow:rr
data[0] <= Dflipflop:df[0].d.port0
data[1] <= Dflipflop:df[1].d.port0
data[2] <= Dflipflop:df[2].d.port0
data[3] <= Dflipflop:df[3].d.port0
data[4] <= Dflipflop:df[4].d.port0
data[5] <= Dflipflop:df[5].d.port0
data[6] <= Dflipflop:df[6].d.port0
data[7] <= Dflipflop:df[7].d.port0
data[8] <= Dflipflop:df[8].d.port0
data[9] <= Dflipflop:df[9].d.port0
data[10] <= Dflipflop:df[10].d.port0
data[11] <= Dflipflop:df[11].d.port0
data[12] <= Dflipflop:df[12].d.port0
data[13] <= Dflipflop:df[13].d.port0
data[14] <= Dflipflop:df[14].d.port0
data[15] <= Dflipflop:df[15].d.port0
data[16] <= Dflipflop:df[16].d.port0
data[17] <= Dflipflop:df[17].d.port0
data[18] <= Dflipflop:df[18].d.port0
data[19] <= Dflipflop:df[19].d.port0
data[20] <= Dflipflop:df[20].d.port0
data[21] <= Dflipflop:df[21].d.port0
data[22] <= Dflipflop:df[22].d.port0
data[23] <= Dflipflop:df[23].d.port0
data[24] <= Dflipflop:df[24].d.port0
data[25] <= Dflipflop:df[25].d.port0
data[26] <= Dflipflop:df[26].d.port0
data[27] <= Dflipflop:df[27].d.port0
data[28] <= Dflipflop:df[28].d.port0
data[29] <= Dflipflop:df[29].d.port0
data[30] <= Dflipflop:df[30].d.port0
data[31] <= Dflipflop:df[31].d.port0
clk => clk.IN32
reset => reset.IN32
dataIn[0] => dataIn[0].IN1
dataIn[1] => dataIn[1].IN1
dataIn[2] => dataIn[2].IN1
dataIn[3] => dataIn[3].IN1
dataIn[4] => dataIn[4].IN1
dataIn[5] => dataIn[5].IN1
dataIn[6] => dataIn[6].IN1
dataIn[7] => dataIn[7].IN1
dataIn[8] => dataIn[8].IN1
dataIn[9] => dataIn[9].IN1
dataIn[10] => dataIn[10].IN1
dataIn[11] => dataIn[11].IN1
dataIn[12] => dataIn[12].IN1
dataIn[13] => dataIn[13].IN1
dataIn[14] => dataIn[14].IN1
dataIn[15] => dataIn[15].IN1
dataIn[16] => dataIn[16].IN1
dataIn[17] => dataIn[17].IN1
dataIn[18] => dataIn[18].IN1
dataIn[19] => dataIn[19].IN1
dataIn[20] => dataIn[20].IN1
dataIn[21] => dataIn[21].IN1
dataIn[22] => dataIn[22].IN1
dataIn[23] => dataIn[23].IN1
dataIn[24] => dataIn[24].IN1
dataIn[25] => dataIn[25].IN1
dataIn[26] => dataIn[26].IN1
dataIn[27] => dataIn[27].IN1
dataIn[28] => dataIn[28].IN1
dataIn[29] => dataIn[29].IN1
dataIn[30] => dataIn[30].IN1
dataIn[31] => dataIn[31].IN1


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[2].m|registerRow:rr|Dflipflop:df[0].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[2].m|registerRow:rr|Dflipflop:df[1].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[2].m|registerRow:rr|Dflipflop:df[2].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[2].m|registerRow:rr|Dflipflop:df[3].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[2].m|registerRow:rr|Dflipflop:df[4].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[2].m|registerRow:rr|Dflipflop:df[5].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[2].m|registerRow:rr|Dflipflop:df[6].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[2].m|registerRow:rr|Dflipflop:df[7].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[2].m|registerRow:rr|Dflipflop:df[8].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[2].m|registerRow:rr|Dflipflop:df[9].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[2].m|registerRow:rr|Dflipflop:df[10].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[2].m|registerRow:rr|Dflipflop:df[11].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[2].m|registerRow:rr|Dflipflop:df[12].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[2].m|registerRow:rr|Dflipflop:df[13].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[2].m|registerRow:rr|Dflipflop:df[14].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[2].m|registerRow:rr|Dflipflop:df[15].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[2].m|registerRow:rr|Dflipflop:df[16].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[2].m|registerRow:rr|Dflipflop:df[17].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[2].m|registerRow:rr|Dflipflop:df[18].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[2].m|registerRow:rr|Dflipflop:df[19].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[2].m|registerRow:rr|Dflipflop:df[20].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[2].m|registerRow:rr|Dflipflop:df[21].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[2].m|registerRow:rr|Dflipflop:df[22].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[2].m|registerRow:rr|Dflipflop:df[23].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[2].m|registerRow:rr|Dflipflop:df[24].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[2].m|registerRow:rr|Dflipflop:df[25].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[2].m|registerRow:rr|Dflipflop:df[26].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[2].m|registerRow:rr|Dflipflop:df[27].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[2].m|registerRow:rr|Dflipflop:df[28].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[2].m|registerRow:rr|Dflipflop:df[29].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[2].m|registerRow:rr|Dflipflop:df[30].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[2].m|registerRow:rr|Dflipflop:df[31].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[3].m
dataOut[0] <= dataOut[0].DB_MAX_OUTPUT_PORT_TYPE
dataOut[1] <= dataOut[1].DB_MAX_OUTPUT_PORT_TYPE
dataOut[2] <= dataOut[2].DB_MAX_OUTPUT_PORT_TYPE
dataOut[3] <= dataOut[3].DB_MAX_OUTPUT_PORT_TYPE
dataOut[4] <= dataOut[4].DB_MAX_OUTPUT_PORT_TYPE
dataOut[5] <= dataOut[5].DB_MAX_OUTPUT_PORT_TYPE
dataOut[6] <= dataOut[6].DB_MAX_OUTPUT_PORT_TYPE
dataOut[7] <= dataOut[7].DB_MAX_OUTPUT_PORT_TYPE
dataOut[8] <= dataOut[8].DB_MAX_OUTPUT_PORT_TYPE
dataOut[9] <= dataOut[9].DB_MAX_OUTPUT_PORT_TYPE
dataOut[10] <= dataOut[10].DB_MAX_OUTPUT_PORT_TYPE
dataOut[11] <= dataOut[11].DB_MAX_OUTPUT_PORT_TYPE
dataOut[12] <= dataOut[12].DB_MAX_OUTPUT_PORT_TYPE
dataOut[13] <= dataOut[13].DB_MAX_OUTPUT_PORT_TYPE
dataOut[14] <= dataOut[14].DB_MAX_OUTPUT_PORT_TYPE
dataOut[15] <= dataOut[15].DB_MAX_OUTPUT_PORT_TYPE
dataOut[16] <= dataOut[16].DB_MAX_OUTPUT_PORT_TYPE
dataOut[17] <= dataOut[17].DB_MAX_OUTPUT_PORT_TYPE
dataOut[18] <= dataOut[18].DB_MAX_OUTPUT_PORT_TYPE
dataOut[19] <= dataOut[19].DB_MAX_OUTPUT_PORT_TYPE
dataOut[20] <= dataOut[20].DB_MAX_OUTPUT_PORT_TYPE
dataOut[21] <= dataOut[21].DB_MAX_OUTPUT_PORT_TYPE
dataOut[22] <= dataOut[22].DB_MAX_OUTPUT_PORT_TYPE
dataOut[23] <= dataOut[23].DB_MAX_OUTPUT_PORT_TYPE
dataOut[24] <= dataOut[24].DB_MAX_OUTPUT_PORT_TYPE
dataOut[25] <= dataOut[25].DB_MAX_OUTPUT_PORT_TYPE
dataOut[26] <= dataOut[26].DB_MAX_OUTPUT_PORT_TYPE
dataOut[27] <= dataOut[27].DB_MAX_OUTPUT_PORT_TYPE
dataOut[28] <= dataOut[28].DB_MAX_OUTPUT_PORT_TYPE
dataOut[29] <= dataOut[29].DB_MAX_OUTPUT_PORT_TYPE
dataOut[30] <= dataOut[30].DB_MAX_OUTPUT_PORT_TYPE
dataOut[31] <= dataOut[31].DB_MAX_OUTPUT_PORT_TYPE
clk => clk.IN1
reset => reset.IN1
dataIn[0] => dataIn[0].IN1
dataIn[1] => dataIn[1].IN1
dataIn[2] => dataIn[2].IN1
dataIn[3] => dataIn[3].IN1
dataIn[4] => dataIn[4].IN1
dataIn[5] => dataIn[5].IN1
dataIn[6] => dataIn[6].IN1
dataIn[7] => dataIn[7].IN1
dataIn[8] => dataIn[8].IN1
dataIn[9] => dataIn[9].IN1
dataIn[10] => dataIn[10].IN1
dataIn[11] => dataIn[11].IN1
dataIn[12] => dataIn[12].IN1
dataIn[13] => dataIn[13].IN1
dataIn[14] => dataIn[14].IN1
dataIn[15] => dataIn[15].IN1
dataIn[16] => dataIn[16].IN1
dataIn[17] => dataIn[17].IN1
dataIn[18] => dataIn[18].IN1
dataIn[19] => dataIn[19].IN1
dataIn[20] => dataIn[20].IN1
dataIn[21] => dataIn[21].IN1
dataIn[22] => dataIn[22].IN1
dataIn[23] => dataIn[23].IN1
dataIn[24] => dataIn[24].IN1
dataIn[25] => dataIn[25].IN1
dataIn[26] => dataIn[26].IN1
dataIn[27] => dataIn[27].IN1
dataIn[28] => dataIn[28].IN1
dataIn[29] => dataIn[29].IN1
dataIn[30] => dataIn[30].IN1
dataIn[31] => dataIn[31].IN1
wr => wr.IN1


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[3].m|mux2_1:wrctrl
c[0] <= mux21[0].out.DB_MAX_OUTPUT_PORT_TYPE
c[1] <= mux21[1].out.DB_MAX_OUTPUT_PORT_TYPE
c[2] <= mux21[2].out.DB_MAX_OUTPUT_PORT_TYPE
c[3] <= mux21[3].out.DB_MAX_OUTPUT_PORT_TYPE
c[4] <= mux21[4].out.DB_MAX_OUTPUT_PORT_TYPE
c[5] <= mux21[5].out.DB_MAX_OUTPUT_PORT_TYPE
c[6] <= mux21[6].out.DB_MAX_OUTPUT_PORT_TYPE
c[7] <= mux21[7].out.DB_MAX_OUTPUT_PORT_TYPE
c[8] <= mux21[8].out.DB_MAX_OUTPUT_PORT_TYPE
c[9] <= mux21[9].out.DB_MAX_OUTPUT_PORT_TYPE
c[10] <= mux21[10].out.DB_MAX_OUTPUT_PORT_TYPE
c[11] <= mux21[11].out.DB_MAX_OUTPUT_PORT_TYPE
c[12] <= mux21[12].out.DB_MAX_OUTPUT_PORT_TYPE
c[13] <= mux21[13].out.DB_MAX_OUTPUT_PORT_TYPE
c[14] <= mux21[14].out.DB_MAX_OUTPUT_PORT_TYPE
c[15] <= mux21[15].out.DB_MAX_OUTPUT_PORT_TYPE
c[16] <= mux21[16].out.DB_MAX_OUTPUT_PORT_TYPE
c[17] <= mux21[17].out.DB_MAX_OUTPUT_PORT_TYPE
c[18] <= mux21[18].out.DB_MAX_OUTPUT_PORT_TYPE
c[19] <= mux21[19].out.DB_MAX_OUTPUT_PORT_TYPE
c[20] <= mux21[20].out.DB_MAX_OUTPUT_PORT_TYPE
c[21] <= mux21[21].out.DB_MAX_OUTPUT_PORT_TYPE
c[22] <= mux21[22].out.DB_MAX_OUTPUT_PORT_TYPE
c[23] <= mux21[23].out.DB_MAX_OUTPUT_PORT_TYPE
c[24] <= mux21[24].out.DB_MAX_OUTPUT_PORT_TYPE
c[25] <= mux21[25].out.DB_MAX_OUTPUT_PORT_TYPE
c[26] <= mux21[26].out.DB_MAX_OUTPUT_PORT_TYPE
c[27] <= mux21[27].out.DB_MAX_OUTPUT_PORT_TYPE
c[28] <= mux21[28].out.DB_MAX_OUTPUT_PORT_TYPE
c[29] <= mux21[29].out.DB_MAX_OUTPUT_PORT_TYPE
c[30] <= mux21[30].out.DB_MAX_OUTPUT_PORT_TYPE
c[31] <= mux21[31].out.DB_MAX_OUTPUT_PORT_TYPE
a[0] => mux21[0].a1.IN0
a[1] => mux21[1].a1.IN0
a[2] => mux21[2].a1.IN0
a[3] => mux21[3].a1.IN0
a[4] => mux21[4].a1.IN0
a[5] => mux21[5].a1.IN0
a[6] => mux21[6].a1.IN0
a[7] => mux21[7].a1.IN0
a[8] => mux21[8].a1.IN0
a[9] => mux21[9].a1.IN0
a[10] => mux21[10].a1.IN0
a[11] => mux21[11].a1.IN0
a[12] => mux21[12].a1.IN0
a[13] => mux21[13].a1.IN0
a[14] => mux21[14].a1.IN0
a[15] => mux21[15].a1.IN0
a[16] => mux21[16].a1.IN0
a[17] => mux21[17].a1.IN0
a[18] => mux21[18].a1.IN0
a[19] => mux21[19].a1.IN0
a[20] => mux21[20].a1.IN0
a[21] => mux21[21].a1.IN0
a[22] => mux21[22].a1.IN0
a[23] => mux21[23].a1.IN0
a[24] => mux21[24].a1.IN0
a[25] => mux21[25].a1.IN0
a[26] => mux21[26].a1.IN0
a[27] => mux21[27].a1.IN0
a[28] => mux21[28].a1.IN0
a[29] => mux21[29].a1.IN0
a[30] => mux21[30].a1.IN0
a[31] => mux21[31].a1.IN0
b[0] => mux21[0].a2.IN1
b[1] => mux21[1].a2.IN1
b[2] => mux21[2].a2.IN1
b[3] => mux21[3].a2.IN1
b[4] => mux21[4].a2.IN1
b[5] => mux21[5].a2.IN1
b[6] => mux21[6].a2.IN1
b[7] => mux21[7].a2.IN1
b[8] => mux21[8].a2.IN1
b[9] => mux21[9].a2.IN1
b[10] => mux21[10].a2.IN1
b[11] => mux21[11].a2.IN1
b[12] => mux21[12].a2.IN1
b[13] => mux21[13].a2.IN1
b[14] => mux21[14].a2.IN1
b[15] => mux21[15].a2.IN1
b[16] => mux21[16].a2.IN1
b[17] => mux21[17].a2.IN1
b[18] => mux21[18].a2.IN1
b[19] => mux21[19].a2.IN1
b[20] => mux21[20].a2.IN1
b[21] => mux21[21].a2.IN1
b[22] => mux21[22].a2.IN1
b[23] => mux21[23].a2.IN1
b[24] => mux21[24].a2.IN1
b[25] => mux21[25].a2.IN1
b[26] => mux21[26].a2.IN1
b[27] => mux21[27].a2.IN1
b[28] => mux21[28].a2.IN1
b[29] => mux21[29].a2.IN1
b[30] => mux21[30].a2.IN1
b[31] => mux21[31].a2.IN1
sel => n2.DATAIN
sel => mux21[0].a1.IN1
sel => mux21[1].a1.IN1
sel => mux21[2].a1.IN1
sel => mux21[3].a1.IN1
sel => mux21[4].a1.IN1
sel => mux21[5].a1.IN1
sel => mux21[6].a1.IN1
sel => mux21[7].a1.IN1
sel => mux21[8].a1.IN1
sel => mux21[9].a1.IN1
sel => mux21[10].a1.IN1
sel => mux21[11].a1.IN1
sel => mux21[12].a1.IN1
sel => mux21[13].a1.IN1
sel => mux21[14].a1.IN1
sel => mux21[15].a1.IN1
sel => mux21[16].a1.IN1
sel => mux21[17].a1.IN1
sel => mux21[18].a1.IN1
sel => mux21[19].a1.IN1
sel => mux21[20].a1.IN1
sel => mux21[21].a1.IN1
sel => mux21[22].a1.IN1
sel => mux21[23].a1.IN1
sel => mux21[24].a1.IN1
sel => mux21[25].a1.IN1
sel => mux21[26].a1.IN1
sel => mux21[27].a1.IN1
sel => mux21[28].a1.IN1
sel => mux21[29].a1.IN1
sel => mux21[30].a1.IN1
sel => mux21[31].a1.IN1


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[3].m|registerRow:rr
data[0] <= Dflipflop:df[0].d.port0
data[1] <= Dflipflop:df[1].d.port0
data[2] <= Dflipflop:df[2].d.port0
data[3] <= Dflipflop:df[3].d.port0
data[4] <= Dflipflop:df[4].d.port0
data[5] <= Dflipflop:df[5].d.port0
data[6] <= Dflipflop:df[6].d.port0
data[7] <= Dflipflop:df[7].d.port0
data[8] <= Dflipflop:df[8].d.port0
data[9] <= Dflipflop:df[9].d.port0
data[10] <= Dflipflop:df[10].d.port0
data[11] <= Dflipflop:df[11].d.port0
data[12] <= Dflipflop:df[12].d.port0
data[13] <= Dflipflop:df[13].d.port0
data[14] <= Dflipflop:df[14].d.port0
data[15] <= Dflipflop:df[15].d.port0
data[16] <= Dflipflop:df[16].d.port0
data[17] <= Dflipflop:df[17].d.port0
data[18] <= Dflipflop:df[18].d.port0
data[19] <= Dflipflop:df[19].d.port0
data[20] <= Dflipflop:df[20].d.port0
data[21] <= Dflipflop:df[21].d.port0
data[22] <= Dflipflop:df[22].d.port0
data[23] <= Dflipflop:df[23].d.port0
data[24] <= Dflipflop:df[24].d.port0
data[25] <= Dflipflop:df[25].d.port0
data[26] <= Dflipflop:df[26].d.port0
data[27] <= Dflipflop:df[27].d.port0
data[28] <= Dflipflop:df[28].d.port0
data[29] <= Dflipflop:df[29].d.port0
data[30] <= Dflipflop:df[30].d.port0
data[31] <= Dflipflop:df[31].d.port0
clk => clk.IN32
reset => reset.IN32
dataIn[0] => dataIn[0].IN1
dataIn[1] => dataIn[1].IN1
dataIn[2] => dataIn[2].IN1
dataIn[3] => dataIn[3].IN1
dataIn[4] => dataIn[4].IN1
dataIn[5] => dataIn[5].IN1
dataIn[6] => dataIn[6].IN1
dataIn[7] => dataIn[7].IN1
dataIn[8] => dataIn[8].IN1
dataIn[9] => dataIn[9].IN1
dataIn[10] => dataIn[10].IN1
dataIn[11] => dataIn[11].IN1
dataIn[12] => dataIn[12].IN1
dataIn[13] => dataIn[13].IN1
dataIn[14] => dataIn[14].IN1
dataIn[15] => dataIn[15].IN1
dataIn[16] => dataIn[16].IN1
dataIn[17] => dataIn[17].IN1
dataIn[18] => dataIn[18].IN1
dataIn[19] => dataIn[19].IN1
dataIn[20] => dataIn[20].IN1
dataIn[21] => dataIn[21].IN1
dataIn[22] => dataIn[22].IN1
dataIn[23] => dataIn[23].IN1
dataIn[24] => dataIn[24].IN1
dataIn[25] => dataIn[25].IN1
dataIn[26] => dataIn[26].IN1
dataIn[27] => dataIn[27].IN1
dataIn[28] => dataIn[28].IN1
dataIn[29] => dataIn[29].IN1
dataIn[30] => dataIn[30].IN1
dataIn[31] => dataIn[31].IN1


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[3].m|registerRow:rr|Dflipflop:df[0].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[3].m|registerRow:rr|Dflipflop:df[1].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[3].m|registerRow:rr|Dflipflop:df[2].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[3].m|registerRow:rr|Dflipflop:df[3].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[3].m|registerRow:rr|Dflipflop:df[4].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[3].m|registerRow:rr|Dflipflop:df[5].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[3].m|registerRow:rr|Dflipflop:df[6].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[3].m|registerRow:rr|Dflipflop:df[7].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[3].m|registerRow:rr|Dflipflop:df[8].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[3].m|registerRow:rr|Dflipflop:df[9].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[3].m|registerRow:rr|Dflipflop:df[10].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[3].m|registerRow:rr|Dflipflop:df[11].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[3].m|registerRow:rr|Dflipflop:df[12].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[3].m|registerRow:rr|Dflipflop:df[13].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[3].m|registerRow:rr|Dflipflop:df[14].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[3].m|registerRow:rr|Dflipflop:df[15].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[3].m|registerRow:rr|Dflipflop:df[16].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[3].m|registerRow:rr|Dflipflop:df[17].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[3].m|registerRow:rr|Dflipflop:df[18].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[3].m|registerRow:rr|Dflipflop:df[19].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[3].m|registerRow:rr|Dflipflop:df[20].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[3].m|registerRow:rr|Dflipflop:df[21].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[3].m|registerRow:rr|Dflipflop:df[22].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[3].m|registerRow:rr|Dflipflop:df[23].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[3].m|registerRow:rr|Dflipflop:df[24].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[3].m|registerRow:rr|Dflipflop:df[25].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[3].m|registerRow:rr|Dflipflop:df[26].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[3].m|registerRow:rr|Dflipflop:df[27].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[3].m|registerRow:rr|Dflipflop:df[28].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[3].m|registerRow:rr|Dflipflop:df[29].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[3].m|registerRow:rr|Dflipflop:df[30].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[3].m|registerRow:rr|Dflipflop:df[31].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[4].m
dataOut[0] <= dataOut[0].DB_MAX_OUTPUT_PORT_TYPE
dataOut[1] <= dataOut[1].DB_MAX_OUTPUT_PORT_TYPE
dataOut[2] <= dataOut[2].DB_MAX_OUTPUT_PORT_TYPE
dataOut[3] <= dataOut[3].DB_MAX_OUTPUT_PORT_TYPE
dataOut[4] <= dataOut[4].DB_MAX_OUTPUT_PORT_TYPE
dataOut[5] <= dataOut[5].DB_MAX_OUTPUT_PORT_TYPE
dataOut[6] <= dataOut[6].DB_MAX_OUTPUT_PORT_TYPE
dataOut[7] <= dataOut[7].DB_MAX_OUTPUT_PORT_TYPE
dataOut[8] <= dataOut[8].DB_MAX_OUTPUT_PORT_TYPE
dataOut[9] <= dataOut[9].DB_MAX_OUTPUT_PORT_TYPE
dataOut[10] <= dataOut[10].DB_MAX_OUTPUT_PORT_TYPE
dataOut[11] <= dataOut[11].DB_MAX_OUTPUT_PORT_TYPE
dataOut[12] <= dataOut[12].DB_MAX_OUTPUT_PORT_TYPE
dataOut[13] <= dataOut[13].DB_MAX_OUTPUT_PORT_TYPE
dataOut[14] <= dataOut[14].DB_MAX_OUTPUT_PORT_TYPE
dataOut[15] <= dataOut[15].DB_MAX_OUTPUT_PORT_TYPE
dataOut[16] <= dataOut[16].DB_MAX_OUTPUT_PORT_TYPE
dataOut[17] <= dataOut[17].DB_MAX_OUTPUT_PORT_TYPE
dataOut[18] <= dataOut[18].DB_MAX_OUTPUT_PORT_TYPE
dataOut[19] <= dataOut[19].DB_MAX_OUTPUT_PORT_TYPE
dataOut[20] <= dataOut[20].DB_MAX_OUTPUT_PORT_TYPE
dataOut[21] <= dataOut[21].DB_MAX_OUTPUT_PORT_TYPE
dataOut[22] <= dataOut[22].DB_MAX_OUTPUT_PORT_TYPE
dataOut[23] <= dataOut[23].DB_MAX_OUTPUT_PORT_TYPE
dataOut[24] <= dataOut[24].DB_MAX_OUTPUT_PORT_TYPE
dataOut[25] <= dataOut[25].DB_MAX_OUTPUT_PORT_TYPE
dataOut[26] <= dataOut[26].DB_MAX_OUTPUT_PORT_TYPE
dataOut[27] <= dataOut[27].DB_MAX_OUTPUT_PORT_TYPE
dataOut[28] <= dataOut[28].DB_MAX_OUTPUT_PORT_TYPE
dataOut[29] <= dataOut[29].DB_MAX_OUTPUT_PORT_TYPE
dataOut[30] <= dataOut[30].DB_MAX_OUTPUT_PORT_TYPE
dataOut[31] <= dataOut[31].DB_MAX_OUTPUT_PORT_TYPE
clk => clk.IN1
reset => reset.IN1
dataIn[0] => dataIn[0].IN1
dataIn[1] => dataIn[1].IN1
dataIn[2] => dataIn[2].IN1
dataIn[3] => dataIn[3].IN1
dataIn[4] => dataIn[4].IN1
dataIn[5] => dataIn[5].IN1
dataIn[6] => dataIn[6].IN1
dataIn[7] => dataIn[7].IN1
dataIn[8] => dataIn[8].IN1
dataIn[9] => dataIn[9].IN1
dataIn[10] => dataIn[10].IN1
dataIn[11] => dataIn[11].IN1
dataIn[12] => dataIn[12].IN1
dataIn[13] => dataIn[13].IN1
dataIn[14] => dataIn[14].IN1
dataIn[15] => dataIn[15].IN1
dataIn[16] => dataIn[16].IN1
dataIn[17] => dataIn[17].IN1
dataIn[18] => dataIn[18].IN1
dataIn[19] => dataIn[19].IN1
dataIn[20] => dataIn[20].IN1
dataIn[21] => dataIn[21].IN1
dataIn[22] => dataIn[22].IN1
dataIn[23] => dataIn[23].IN1
dataIn[24] => dataIn[24].IN1
dataIn[25] => dataIn[25].IN1
dataIn[26] => dataIn[26].IN1
dataIn[27] => dataIn[27].IN1
dataIn[28] => dataIn[28].IN1
dataIn[29] => dataIn[29].IN1
dataIn[30] => dataIn[30].IN1
dataIn[31] => dataIn[31].IN1
wr => wr.IN1


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[4].m|mux2_1:wrctrl
c[0] <= mux21[0].out.DB_MAX_OUTPUT_PORT_TYPE
c[1] <= mux21[1].out.DB_MAX_OUTPUT_PORT_TYPE
c[2] <= mux21[2].out.DB_MAX_OUTPUT_PORT_TYPE
c[3] <= mux21[3].out.DB_MAX_OUTPUT_PORT_TYPE
c[4] <= mux21[4].out.DB_MAX_OUTPUT_PORT_TYPE
c[5] <= mux21[5].out.DB_MAX_OUTPUT_PORT_TYPE
c[6] <= mux21[6].out.DB_MAX_OUTPUT_PORT_TYPE
c[7] <= mux21[7].out.DB_MAX_OUTPUT_PORT_TYPE
c[8] <= mux21[8].out.DB_MAX_OUTPUT_PORT_TYPE
c[9] <= mux21[9].out.DB_MAX_OUTPUT_PORT_TYPE
c[10] <= mux21[10].out.DB_MAX_OUTPUT_PORT_TYPE
c[11] <= mux21[11].out.DB_MAX_OUTPUT_PORT_TYPE
c[12] <= mux21[12].out.DB_MAX_OUTPUT_PORT_TYPE
c[13] <= mux21[13].out.DB_MAX_OUTPUT_PORT_TYPE
c[14] <= mux21[14].out.DB_MAX_OUTPUT_PORT_TYPE
c[15] <= mux21[15].out.DB_MAX_OUTPUT_PORT_TYPE
c[16] <= mux21[16].out.DB_MAX_OUTPUT_PORT_TYPE
c[17] <= mux21[17].out.DB_MAX_OUTPUT_PORT_TYPE
c[18] <= mux21[18].out.DB_MAX_OUTPUT_PORT_TYPE
c[19] <= mux21[19].out.DB_MAX_OUTPUT_PORT_TYPE
c[20] <= mux21[20].out.DB_MAX_OUTPUT_PORT_TYPE
c[21] <= mux21[21].out.DB_MAX_OUTPUT_PORT_TYPE
c[22] <= mux21[22].out.DB_MAX_OUTPUT_PORT_TYPE
c[23] <= mux21[23].out.DB_MAX_OUTPUT_PORT_TYPE
c[24] <= mux21[24].out.DB_MAX_OUTPUT_PORT_TYPE
c[25] <= mux21[25].out.DB_MAX_OUTPUT_PORT_TYPE
c[26] <= mux21[26].out.DB_MAX_OUTPUT_PORT_TYPE
c[27] <= mux21[27].out.DB_MAX_OUTPUT_PORT_TYPE
c[28] <= mux21[28].out.DB_MAX_OUTPUT_PORT_TYPE
c[29] <= mux21[29].out.DB_MAX_OUTPUT_PORT_TYPE
c[30] <= mux21[30].out.DB_MAX_OUTPUT_PORT_TYPE
c[31] <= mux21[31].out.DB_MAX_OUTPUT_PORT_TYPE
a[0] => mux21[0].a1.IN0
a[1] => mux21[1].a1.IN0
a[2] => mux21[2].a1.IN0
a[3] => mux21[3].a1.IN0
a[4] => mux21[4].a1.IN0
a[5] => mux21[5].a1.IN0
a[6] => mux21[6].a1.IN0
a[7] => mux21[7].a1.IN0
a[8] => mux21[8].a1.IN0
a[9] => mux21[9].a1.IN0
a[10] => mux21[10].a1.IN0
a[11] => mux21[11].a1.IN0
a[12] => mux21[12].a1.IN0
a[13] => mux21[13].a1.IN0
a[14] => mux21[14].a1.IN0
a[15] => mux21[15].a1.IN0
a[16] => mux21[16].a1.IN0
a[17] => mux21[17].a1.IN0
a[18] => mux21[18].a1.IN0
a[19] => mux21[19].a1.IN0
a[20] => mux21[20].a1.IN0
a[21] => mux21[21].a1.IN0
a[22] => mux21[22].a1.IN0
a[23] => mux21[23].a1.IN0
a[24] => mux21[24].a1.IN0
a[25] => mux21[25].a1.IN0
a[26] => mux21[26].a1.IN0
a[27] => mux21[27].a1.IN0
a[28] => mux21[28].a1.IN0
a[29] => mux21[29].a1.IN0
a[30] => mux21[30].a1.IN0
a[31] => mux21[31].a1.IN0
b[0] => mux21[0].a2.IN1
b[1] => mux21[1].a2.IN1
b[2] => mux21[2].a2.IN1
b[3] => mux21[3].a2.IN1
b[4] => mux21[4].a2.IN1
b[5] => mux21[5].a2.IN1
b[6] => mux21[6].a2.IN1
b[7] => mux21[7].a2.IN1
b[8] => mux21[8].a2.IN1
b[9] => mux21[9].a2.IN1
b[10] => mux21[10].a2.IN1
b[11] => mux21[11].a2.IN1
b[12] => mux21[12].a2.IN1
b[13] => mux21[13].a2.IN1
b[14] => mux21[14].a2.IN1
b[15] => mux21[15].a2.IN1
b[16] => mux21[16].a2.IN1
b[17] => mux21[17].a2.IN1
b[18] => mux21[18].a2.IN1
b[19] => mux21[19].a2.IN1
b[20] => mux21[20].a2.IN1
b[21] => mux21[21].a2.IN1
b[22] => mux21[22].a2.IN1
b[23] => mux21[23].a2.IN1
b[24] => mux21[24].a2.IN1
b[25] => mux21[25].a2.IN1
b[26] => mux21[26].a2.IN1
b[27] => mux21[27].a2.IN1
b[28] => mux21[28].a2.IN1
b[29] => mux21[29].a2.IN1
b[30] => mux21[30].a2.IN1
b[31] => mux21[31].a2.IN1
sel => n2.DATAIN
sel => mux21[0].a1.IN1
sel => mux21[1].a1.IN1
sel => mux21[2].a1.IN1
sel => mux21[3].a1.IN1
sel => mux21[4].a1.IN1
sel => mux21[5].a1.IN1
sel => mux21[6].a1.IN1
sel => mux21[7].a1.IN1
sel => mux21[8].a1.IN1
sel => mux21[9].a1.IN1
sel => mux21[10].a1.IN1
sel => mux21[11].a1.IN1
sel => mux21[12].a1.IN1
sel => mux21[13].a1.IN1
sel => mux21[14].a1.IN1
sel => mux21[15].a1.IN1
sel => mux21[16].a1.IN1
sel => mux21[17].a1.IN1
sel => mux21[18].a1.IN1
sel => mux21[19].a1.IN1
sel => mux21[20].a1.IN1
sel => mux21[21].a1.IN1
sel => mux21[22].a1.IN1
sel => mux21[23].a1.IN1
sel => mux21[24].a1.IN1
sel => mux21[25].a1.IN1
sel => mux21[26].a1.IN1
sel => mux21[27].a1.IN1
sel => mux21[28].a1.IN1
sel => mux21[29].a1.IN1
sel => mux21[30].a1.IN1
sel => mux21[31].a1.IN1


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[4].m|registerRow:rr
data[0] <= Dflipflop:df[0].d.port0
data[1] <= Dflipflop:df[1].d.port0
data[2] <= Dflipflop:df[2].d.port0
data[3] <= Dflipflop:df[3].d.port0
data[4] <= Dflipflop:df[4].d.port0
data[5] <= Dflipflop:df[5].d.port0
data[6] <= Dflipflop:df[6].d.port0
data[7] <= Dflipflop:df[7].d.port0
data[8] <= Dflipflop:df[8].d.port0
data[9] <= Dflipflop:df[9].d.port0
data[10] <= Dflipflop:df[10].d.port0
data[11] <= Dflipflop:df[11].d.port0
data[12] <= Dflipflop:df[12].d.port0
data[13] <= Dflipflop:df[13].d.port0
data[14] <= Dflipflop:df[14].d.port0
data[15] <= Dflipflop:df[15].d.port0
data[16] <= Dflipflop:df[16].d.port0
data[17] <= Dflipflop:df[17].d.port0
data[18] <= Dflipflop:df[18].d.port0
data[19] <= Dflipflop:df[19].d.port0
data[20] <= Dflipflop:df[20].d.port0
data[21] <= Dflipflop:df[21].d.port0
data[22] <= Dflipflop:df[22].d.port0
data[23] <= Dflipflop:df[23].d.port0
data[24] <= Dflipflop:df[24].d.port0
data[25] <= Dflipflop:df[25].d.port0
data[26] <= Dflipflop:df[26].d.port0
data[27] <= Dflipflop:df[27].d.port0
data[28] <= Dflipflop:df[28].d.port0
data[29] <= Dflipflop:df[29].d.port0
data[30] <= Dflipflop:df[30].d.port0
data[31] <= Dflipflop:df[31].d.port0
clk => clk.IN32
reset => reset.IN32
dataIn[0] => dataIn[0].IN1
dataIn[1] => dataIn[1].IN1
dataIn[2] => dataIn[2].IN1
dataIn[3] => dataIn[3].IN1
dataIn[4] => dataIn[4].IN1
dataIn[5] => dataIn[5].IN1
dataIn[6] => dataIn[6].IN1
dataIn[7] => dataIn[7].IN1
dataIn[8] => dataIn[8].IN1
dataIn[9] => dataIn[9].IN1
dataIn[10] => dataIn[10].IN1
dataIn[11] => dataIn[11].IN1
dataIn[12] => dataIn[12].IN1
dataIn[13] => dataIn[13].IN1
dataIn[14] => dataIn[14].IN1
dataIn[15] => dataIn[15].IN1
dataIn[16] => dataIn[16].IN1
dataIn[17] => dataIn[17].IN1
dataIn[18] => dataIn[18].IN1
dataIn[19] => dataIn[19].IN1
dataIn[20] => dataIn[20].IN1
dataIn[21] => dataIn[21].IN1
dataIn[22] => dataIn[22].IN1
dataIn[23] => dataIn[23].IN1
dataIn[24] => dataIn[24].IN1
dataIn[25] => dataIn[25].IN1
dataIn[26] => dataIn[26].IN1
dataIn[27] => dataIn[27].IN1
dataIn[28] => dataIn[28].IN1
dataIn[29] => dataIn[29].IN1
dataIn[30] => dataIn[30].IN1
dataIn[31] => dataIn[31].IN1


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[4].m|registerRow:rr|Dflipflop:df[0].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[4].m|registerRow:rr|Dflipflop:df[1].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[4].m|registerRow:rr|Dflipflop:df[2].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[4].m|registerRow:rr|Dflipflop:df[3].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[4].m|registerRow:rr|Dflipflop:df[4].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[4].m|registerRow:rr|Dflipflop:df[5].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[4].m|registerRow:rr|Dflipflop:df[6].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[4].m|registerRow:rr|Dflipflop:df[7].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[4].m|registerRow:rr|Dflipflop:df[8].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[4].m|registerRow:rr|Dflipflop:df[9].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[4].m|registerRow:rr|Dflipflop:df[10].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[4].m|registerRow:rr|Dflipflop:df[11].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[4].m|registerRow:rr|Dflipflop:df[12].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[4].m|registerRow:rr|Dflipflop:df[13].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[4].m|registerRow:rr|Dflipflop:df[14].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[4].m|registerRow:rr|Dflipflop:df[15].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[4].m|registerRow:rr|Dflipflop:df[16].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[4].m|registerRow:rr|Dflipflop:df[17].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[4].m|registerRow:rr|Dflipflop:df[18].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[4].m|registerRow:rr|Dflipflop:df[19].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[4].m|registerRow:rr|Dflipflop:df[20].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[4].m|registerRow:rr|Dflipflop:df[21].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[4].m|registerRow:rr|Dflipflop:df[22].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[4].m|registerRow:rr|Dflipflop:df[23].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[4].m|registerRow:rr|Dflipflop:df[24].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[4].m|registerRow:rr|Dflipflop:df[25].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[4].m|registerRow:rr|Dflipflop:df[26].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[4].m|registerRow:rr|Dflipflop:df[27].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[4].m|registerRow:rr|Dflipflop:df[28].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[4].m|registerRow:rr|Dflipflop:df[29].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[4].m|registerRow:rr|Dflipflop:df[30].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[4].m|registerRow:rr|Dflipflop:df[31].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[5].m
dataOut[0] <= dataOut[0].DB_MAX_OUTPUT_PORT_TYPE
dataOut[1] <= dataOut[1].DB_MAX_OUTPUT_PORT_TYPE
dataOut[2] <= dataOut[2].DB_MAX_OUTPUT_PORT_TYPE
dataOut[3] <= dataOut[3].DB_MAX_OUTPUT_PORT_TYPE
dataOut[4] <= dataOut[4].DB_MAX_OUTPUT_PORT_TYPE
dataOut[5] <= dataOut[5].DB_MAX_OUTPUT_PORT_TYPE
dataOut[6] <= dataOut[6].DB_MAX_OUTPUT_PORT_TYPE
dataOut[7] <= dataOut[7].DB_MAX_OUTPUT_PORT_TYPE
dataOut[8] <= dataOut[8].DB_MAX_OUTPUT_PORT_TYPE
dataOut[9] <= dataOut[9].DB_MAX_OUTPUT_PORT_TYPE
dataOut[10] <= dataOut[10].DB_MAX_OUTPUT_PORT_TYPE
dataOut[11] <= dataOut[11].DB_MAX_OUTPUT_PORT_TYPE
dataOut[12] <= dataOut[12].DB_MAX_OUTPUT_PORT_TYPE
dataOut[13] <= dataOut[13].DB_MAX_OUTPUT_PORT_TYPE
dataOut[14] <= dataOut[14].DB_MAX_OUTPUT_PORT_TYPE
dataOut[15] <= dataOut[15].DB_MAX_OUTPUT_PORT_TYPE
dataOut[16] <= dataOut[16].DB_MAX_OUTPUT_PORT_TYPE
dataOut[17] <= dataOut[17].DB_MAX_OUTPUT_PORT_TYPE
dataOut[18] <= dataOut[18].DB_MAX_OUTPUT_PORT_TYPE
dataOut[19] <= dataOut[19].DB_MAX_OUTPUT_PORT_TYPE
dataOut[20] <= dataOut[20].DB_MAX_OUTPUT_PORT_TYPE
dataOut[21] <= dataOut[21].DB_MAX_OUTPUT_PORT_TYPE
dataOut[22] <= dataOut[22].DB_MAX_OUTPUT_PORT_TYPE
dataOut[23] <= dataOut[23].DB_MAX_OUTPUT_PORT_TYPE
dataOut[24] <= dataOut[24].DB_MAX_OUTPUT_PORT_TYPE
dataOut[25] <= dataOut[25].DB_MAX_OUTPUT_PORT_TYPE
dataOut[26] <= dataOut[26].DB_MAX_OUTPUT_PORT_TYPE
dataOut[27] <= dataOut[27].DB_MAX_OUTPUT_PORT_TYPE
dataOut[28] <= dataOut[28].DB_MAX_OUTPUT_PORT_TYPE
dataOut[29] <= dataOut[29].DB_MAX_OUTPUT_PORT_TYPE
dataOut[30] <= dataOut[30].DB_MAX_OUTPUT_PORT_TYPE
dataOut[31] <= dataOut[31].DB_MAX_OUTPUT_PORT_TYPE
clk => clk.IN1
reset => reset.IN1
dataIn[0] => dataIn[0].IN1
dataIn[1] => dataIn[1].IN1
dataIn[2] => dataIn[2].IN1
dataIn[3] => dataIn[3].IN1
dataIn[4] => dataIn[4].IN1
dataIn[5] => dataIn[5].IN1
dataIn[6] => dataIn[6].IN1
dataIn[7] => dataIn[7].IN1
dataIn[8] => dataIn[8].IN1
dataIn[9] => dataIn[9].IN1
dataIn[10] => dataIn[10].IN1
dataIn[11] => dataIn[11].IN1
dataIn[12] => dataIn[12].IN1
dataIn[13] => dataIn[13].IN1
dataIn[14] => dataIn[14].IN1
dataIn[15] => dataIn[15].IN1
dataIn[16] => dataIn[16].IN1
dataIn[17] => dataIn[17].IN1
dataIn[18] => dataIn[18].IN1
dataIn[19] => dataIn[19].IN1
dataIn[20] => dataIn[20].IN1
dataIn[21] => dataIn[21].IN1
dataIn[22] => dataIn[22].IN1
dataIn[23] => dataIn[23].IN1
dataIn[24] => dataIn[24].IN1
dataIn[25] => dataIn[25].IN1
dataIn[26] => dataIn[26].IN1
dataIn[27] => dataIn[27].IN1
dataIn[28] => dataIn[28].IN1
dataIn[29] => dataIn[29].IN1
dataIn[30] => dataIn[30].IN1
dataIn[31] => dataIn[31].IN1
wr => wr.IN1


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[5].m|mux2_1:wrctrl
c[0] <= mux21[0].out.DB_MAX_OUTPUT_PORT_TYPE
c[1] <= mux21[1].out.DB_MAX_OUTPUT_PORT_TYPE
c[2] <= mux21[2].out.DB_MAX_OUTPUT_PORT_TYPE
c[3] <= mux21[3].out.DB_MAX_OUTPUT_PORT_TYPE
c[4] <= mux21[4].out.DB_MAX_OUTPUT_PORT_TYPE
c[5] <= mux21[5].out.DB_MAX_OUTPUT_PORT_TYPE
c[6] <= mux21[6].out.DB_MAX_OUTPUT_PORT_TYPE
c[7] <= mux21[7].out.DB_MAX_OUTPUT_PORT_TYPE
c[8] <= mux21[8].out.DB_MAX_OUTPUT_PORT_TYPE
c[9] <= mux21[9].out.DB_MAX_OUTPUT_PORT_TYPE
c[10] <= mux21[10].out.DB_MAX_OUTPUT_PORT_TYPE
c[11] <= mux21[11].out.DB_MAX_OUTPUT_PORT_TYPE
c[12] <= mux21[12].out.DB_MAX_OUTPUT_PORT_TYPE
c[13] <= mux21[13].out.DB_MAX_OUTPUT_PORT_TYPE
c[14] <= mux21[14].out.DB_MAX_OUTPUT_PORT_TYPE
c[15] <= mux21[15].out.DB_MAX_OUTPUT_PORT_TYPE
c[16] <= mux21[16].out.DB_MAX_OUTPUT_PORT_TYPE
c[17] <= mux21[17].out.DB_MAX_OUTPUT_PORT_TYPE
c[18] <= mux21[18].out.DB_MAX_OUTPUT_PORT_TYPE
c[19] <= mux21[19].out.DB_MAX_OUTPUT_PORT_TYPE
c[20] <= mux21[20].out.DB_MAX_OUTPUT_PORT_TYPE
c[21] <= mux21[21].out.DB_MAX_OUTPUT_PORT_TYPE
c[22] <= mux21[22].out.DB_MAX_OUTPUT_PORT_TYPE
c[23] <= mux21[23].out.DB_MAX_OUTPUT_PORT_TYPE
c[24] <= mux21[24].out.DB_MAX_OUTPUT_PORT_TYPE
c[25] <= mux21[25].out.DB_MAX_OUTPUT_PORT_TYPE
c[26] <= mux21[26].out.DB_MAX_OUTPUT_PORT_TYPE
c[27] <= mux21[27].out.DB_MAX_OUTPUT_PORT_TYPE
c[28] <= mux21[28].out.DB_MAX_OUTPUT_PORT_TYPE
c[29] <= mux21[29].out.DB_MAX_OUTPUT_PORT_TYPE
c[30] <= mux21[30].out.DB_MAX_OUTPUT_PORT_TYPE
c[31] <= mux21[31].out.DB_MAX_OUTPUT_PORT_TYPE
a[0] => mux21[0].a1.IN0
a[1] => mux21[1].a1.IN0
a[2] => mux21[2].a1.IN0
a[3] => mux21[3].a1.IN0
a[4] => mux21[4].a1.IN0
a[5] => mux21[5].a1.IN0
a[6] => mux21[6].a1.IN0
a[7] => mux21[7].a1.IN0
a[8] => mux21[8].a1.IN0
a[9] => mux21[9].a1.IN0
a[10] => mux21[10].a1.IN0
a[11] => mux21[11].a1.IN0
a[12] => mux21[12].a1.IN0
a[13] => mux21[13].a1.IN0
a[14] => mux21[14].a1.IN0
a[15] => mux21[15].a1.IN0
a[16] => mux21[16].a1.IN0
a[17] => mux21[17].a1.IN0
a[18] => mux21[18].a1.IN0
a[19] => mux21[19].a1.IN0
a[20] => mux21[20].a1.IN0
a[21] => mux21[21].a1.IN0
a[22] => mux21[22].a1.IN0
a[23] => mux21[23].a1.IN0
a[24] => mux21[24].a1.IN0
a[25] => mux21[25].a1.IN0
a[26] => mux21[26].a1.IN0
a[27] => mux21[27].a1.IN0
a[28] => mux21[28].a1.IN0
a[29] => mux21[29].a1.IN0
a[30] => mux21[30].a1.IN0
a[31] => mux21[31].a1.IN0
b[0] => mux21[0].a2.IN1
b[1] => mux21[1].a2.IN1
b[2] => mux21[2].a2.IN1
b[3] => mux21[3].a2.IN1
b[4] => mux21[4].a2.IN1
b[5] => mux21[5].a2.IN1
b[6] => mux21[6].a2.IN1
b[7] => mux21[7].a2.IN1
b[8] => mux21[8].a2.IN1
b[9] => mux21[9].a2.IN1
b[10] => mux21[10].a2.IN1
b[11] => mux21[11].a2.IN1
b[12] => mux21[12].a2.IN1
b[13] => mux21[13].a2.IN1
b[14] => mux21[14].a2.IN1
b[15] => mux21[15].a2.IN1
b[16] => mux21[16].a2.IN1
b[17] => mux21[17].a2.IN1
b[18] => mux21[18].a2.IN1
b[19] => mux21[19].a2.IN1
b[20] => mux21[20].a2.IN1
b[21] => mux21[21].a2.IN1
b[22] => mux21[22].a2.IN1
b[23] => mux21[23].a2.IN1
b[24] => mux21[24].a2.IN1
b[25] => mux21[25].a2.IN1
b[26] => mux21[26].a2.IN1
b[27] => mux21[27].a2.IN1
b[28] => mux21[28].a2.IN1
b[29] => mux21[29].a2.IN1
b[30] => mux21[30].a2.IN1
b[31] => mux21[31].a2.IN1
sel => n2.DATAIN
sel => mux21[0].a1.IN1
sel => mux21[1].a1.IN1
sel => mux21[2].a1.IN1
sel => mux21[3].a1.IN1
sel => mux21[4].a1.IN1
sel => mux21[5].a1.IN1
sel => mux21[6].a1.IN1
sel => mux21[7].a1.IN1
sel => mux21[8].a1.IN1
sel => mux21[9].a1.IN1
sel => mux21[10].a1.IN1
sel => mux21[11].a1.IN1
sel => mux21[12].a1.IN1
sel => mux21[13].a1.IN1
sel => mux21[14].a1.IN1
sel => mux21[15].a1.IN1
sel => mux21[16].a1.IN1
sel => mux21[17].a1.IN1
sel => mux21[18].a1.IN1
sel => mux21[19].a1.IN1
sel => mux21[20].a1.IN1
sel => mux21[21].a1.IN1
sel => mux21[22].a1.IN1
sel => mux21[23].a1.IN1
sel => mux21[24].a1.IN1
sel => mux21[25].a1.IN1
sel => mux21[26].a1.IN1
sel => mux21[27].a1.IN1
sel => mux21[28].a1.IN1
sel => mux21[29].a1.IN1
sel => mux21[30].a1.IN1
sel => mux21[31].a1.IN1


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[5].m|registerRow:rr
data[0] <= Dflipflop:df[0].d.port0
data[1] <= Dflipflop:df[1].d.port0
data[2] <= Dflipflop:df[2].d.port0
data[3] <= Dflipflop:df[3].d.port0
data[4] <= Dflipflop:df[4].d.port0
data[5] <= Dflipflop:df[5].d.port0
data[6] <= Dflipflop:df[6].d.port0
data[7] <= Dflipflop:df[7].d.port0
data[8] <= Dflipflop:df[8].d.port0
data[9] <= Dflipflop:df[9].d.port0
data[10] <= Dflipflop:df[10].d.port0
data[11] <= Dflipflop:df[11].d.port0
data[12] <= Dflipflop:df[12].d.port0
data[13] <= Dflipflop:df[13].d.port0
data[14] <= Dflipflop:df[14].d.port0
data[15] <= Dflipflop:df[15].d.port0
data[16] <= Dflipflop:df[16].d.port0
data[17] <= Dflipflop:df[17].d.port0
data[18] <= Dflipflop:df[18].d.port0
data[19] <= Dflipflop:df[19].d.port0
data[20] <= Dflipflop:df[20].d.port0
data[21] <= Dflipflop:df[21].d.port0
data[22] <= Dflipflop:df[22].d.port0
data[23] <= Dflipflop:df[23].d.port0
data[24] <= Dflipflop:df[24].d.port0
data[25] <= Dflipflop:df[25].d.port0
data[26] <= Dflipflop:df[26].d.port0
data[27] <= Dflipflop:df[27].d.port0
data[28] <= Dflipflop:df[28].d.port0
data[29] <= Dflipflop:df[29].d.port0
data[30] <= Dflipflop:df[30].d.port0
data[31] <= Dflipflop:df[31].d.port0
clk => clk.IN32
reset => reset.IN32
dataIn[0] => dataIn[0].IN1
dataIn[1] => dataIn[1].IN1
dataIn[2] => dataIn[2].IN1
dataIn[3] => dataIn[3].IN1
dataIn[4] => dataIn[4].IN1
dataIn[5] => dataIn[5].IN1
dataIn[6] => dataIn[6].IN1
dataIn[7] => dataIn[7].IN1
dataIn[8] => dataIn[8].IN1
dataIn[9] => dataIn[9].IN1
dataIn[10] => dataIn[10].IN1
dataIn[11] => dataIn[11].IN1
dataIn[12] => dataIn[12].IN1
dataIn[13] => dataIn[13].IN1
dataIn[14] => dataIn[14].IN1
dataIn[15] => dataIn[15].IN1
dataIn[16] => dataIn[16].IN1
dataIn[17] => dataIn[17].IN1
dataIn[18] => dataIn[18].IN1
dataIn[19] => dataIn[19].IN1
dataIn[20] => dataIn[20].IN1
dataIn[21] => dataIn[21].IN1
dataIn[22] => dataIn[22].IN1
dataIn[23] => dataIn[23].IN1
dataIn[24] => dataIn[24].IN1
dataIn[25] => dataIn[25].IN1
dataIn[26] => dataIn[26].IN1
dataIn[27] => dataIn[27].IN1
dataIn[28] => dataIn[28].IN1
dataIn[29] => dataIn[29].IN1
dataIn[30] => dataIn[30].IN1
dataIn[31] => dataIn[31].IN1


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[5].m|registerRow:rr|Dflipflop:df[0].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[5].m|registerRow:rr|Dflipflop:df[1].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[5].m|registerRow:rr|Dflipflop:df[2].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[5].m|registerRow:rr|Dflipflop:df[3].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[5].m|registerRow:rr|Dflipflop:df[4].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[5].m|registerRow:rr|Dflipflop:df[5].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[5].m|registerRow:rr|Dflipflop:df[6].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[5].m|registerRow:rr|Dflipflop:df[7].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[5].m|registerRow:rr|Dflipflop:df[8].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[5].m|registerRow:rr|Dflipflop:df[9].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[5].m|registerRow:rr|Dflipflop:df[10].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[5].m|registerRow:rr|Dflipflop:df[11].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[5].m|registerRow:rr|Dflipflop:df[12].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[5].m|registerRow:rr|Dflipflop:df[13].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[5].m|registerRow:rr|Dflipflop:df[14].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[5].m|registerRow:rr|Dflipflop:df[15].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[5].m|registerRow:rr|Dflipflop:df[16].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[5].m|registerRow:rr|Dflipflop:df[17].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[5].m|registerRow:rr|Dflipflop:df[18].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[5].m|registerRow:rr|Dflipflop:df[19].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[5].m|registerRow:rr|Dflipflop:df[20].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[5].m|registerRow:rr|Dflipflop:df[21].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[5].m|registerRow:rr|Dflipflop:df[22].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[5].m|registerRow:rr|Dflipflop:df[23].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[5].m|registerRow:rr|Dflipflop:df[24].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[5].m|registerRow:rr|Dflipflop:df[25].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[5].m|registerRow:rr|Dflipflop:df[26].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[5].m|registerRow:rr|Dflipflop:df[27].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[5].m|registerRow:rr|Dflipflop:df[28].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[5].m|registerRow:rr|Dflipflop:df[29].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[5].m|registerRow:rr|Dflipflop:df[30].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[5].m|registerRow:rr|Dflipflop:df[31].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[6].m
dataOut[0] <= dataOut[0].DB_MAX_OUTPUT_PORT_TYPE
dataOut[1] <= dataOut[1].DB_MAX_OUTPUT_PORT_TYPE
dataOut[2] <= dataOut[2].DB_MAX_OUTPUT_PORT_TYPE
dataOut[3] <= dataOut[3].DB_MAX_OUTPUT_PORT_TYPE
dataOut[4] <= dataOut[4].DB_MAX_OUTPUT_PORT_TYPE
dataOut[5] <= dataOut[5].DB_MAX_OUTPUT_PORT_TYPE
dataOut[6] <= dataOut[6].DB_MAX_OUTPUT_PORT_TYPE
dataOut[7] <= dataOut[7].DB_MAX_OUTPUT_PORT_TYPE
dataOut[8] <= dataOut[8].DB_MAX_OUTPUT_PORT_TYPE
dataOut[9] <= dataOut[9].DB_MAX_OUTPUT_PORT_TYPE
dataOut[10] <= dataOut[10].DB_MAX_OUTPUT_PORT_TYPE
dataOut[11] <= dataOut[11].DB_MAX_OUTPUT_PORT_TYPE
dataOut[12] <= dataOut[12].DB_MAX_OUTPUT_PORT_TYPE
dataOut[13] <= dataOut[13].DB_MAX_OUTPUT_PORT_TYPE
dataOut[14] <= dataOut[14].DB_MAX_OUTPUT_PORT_TYPE
dataOut[15] <= dataOut[15].DB_MAX_OUTPUT_PORT_TYPE
dataOut[16] <= dataOut[16].DB_MAX_OUTPUT_PORT_TYPE
dataOut[17] <= dataOut[17].DB_MAX_OUTPUT_PORT_TYPE
dataOut[18] <= dataOut[18].DB_MAX_OUTPUT_PORT_TYPE
dataOut[19] <= dataOut[19].DB_MAX_OUTPUT_PORT_TYPE
dataOut[20] <= dataOut[20].DB_MAX_OUTPUT_PORT_TYPE
dataOut[21] <= dataOut[21].DB_MAX_OUTPUT_PORT_TYPE
dataOut[22] <= dataOut[22].DB_MAX_OUTPUT_PORT_TYPE
dataOut[23] <= dataOut[23].DB_MAX_OUTPUT_PORT_TYPE
dataOut[24] <= dataOut[24].DB_MAX_OUTPUT_PORT_TYPE
dataOut[25] <= dataOut[25].DB_MAX_OUTPUT_PORT_TYPE
dataOut[26] <= dataOut[26].DB_MAX_OUTPUT_PORT_TYPE
dataOut[27] <= dataOut[27].DB_MAX_OUTPUT_PORT_TYPE
dataOut[28] <= dataOut[28].DB_MAX_OUTPUT_PORT_TYPE
dataOut[29] <= dataOut[29].DB_MAX_OUTPUT_PORT_TYPE
dataOut[30] <= dataOut[30].DB_MAX_OUTPUT_PORT_TYPE
dataOut[31] <= dataOut[31].DB_MAX_OUTPUT_PORT_TYPE
clk => clk.IN1
reset => reset.IN1
dataIn[0] => dataIn[0].IN1
dataIn[1] => dataIn[1].IN1
dataIn[2] => dataIn[2].IN1
dataIn[3] => dataIn[3].IN1
dataIn[4] => dataIn[4].IN1
dataIn[5] => dataIn[5].IN1
dataIn[6] => dataIn[6].IN1
dataIn[7] => dataIn[7].IN1
dataIn[8] => dataIn[8].IN1
dataIn[9] => dataIn[9].IN1
dataIn[10] => dataIn[10].IN1
dataIn[11] => dataIn[11].IN1
dataIn[12] => dataIn[12].IN1
dataIn[13] => dataIn[13].IN1
dataIn[14] => dataIn[14].IN1
dataIn[15] => dataIn[15].IN1
dataIn[16] => dataIn[16].IN1
dataIn[17] => dataIn[17].IN1
dataIn[18] => dataIn[18].IN1
dataIn[19] => dataIn[19].IN1
dataIn[20] => dataIn[20].IN1
dataIn[21] => dataIn[21].IN1
dataIn[22] => dataIn[22].IN1
dataIn[23] => dataIn[23].IN1
dataIn[24] => dataIn[24].IN1
dataIn[25] => dataIn[25].IN1
dataIn[26] => dataIn[26].IN1
dataIn[27] => dataIn[27].IN1
dataIn[28] => dataIn[28].IN1
dataIn[29] => dataIn[29].IN1
dataIn[30] => dataIn[30].IN1
dataIn[31] => dataIn[31].IN1
wr => wr.IN1


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[6].m|mux2_1:wrctrl
c[0] <= mux21[0].out.DB_MAX_OUTPUT_PORT_TYPE
c[1] <= mux21[1].out.DB_MAX_OUTPUT_PORT_TYPE
c[2] <= mux21[2].out.DB_MAX_OUTPUT_PORT_TYPE
c[3] <= mux21[3].out.DB_MAX_OUTPUT_PORT_TYPE
c[4] <= mux21[4].out.DB_MAX_OUTPUT_PORT_TYPE
c[5] <= mux21[5].out.DB_MAX_OUTPUT_PORT_TYPE
c[6] <= mux21[6].out.DB_MAX_OUTPUT_PORT_TYPE
c[7] <= mux21[7].out.DB_MAX_OUTPUT_PORT_TYPE
c[8] <= mux21[8].out.DB_MAX_OUTPUT_PORT_TYPE
c[9] <= mux21[9].out.DB_MAX_OUTPUT_PORT_TYPE
c[10] <= mux21[10].out.DB_MAX_OUTPUT_PORT_TYPE
c[11] <= mux21[11].out.DB_MAX_OUTPUT_PORT_TYPE
c[12] <= mux21[12].out.DB_MAX_OUTPUT_PORT_TYPE
c[13] <= mux21[13].out.DB_MAX_OUTPUT_PORT_TYPE
c[14] <= mux21[14].out.DB_MAX_OUTPUT_PORT_TYPE
c[15] <= mux21[15].out.DB_MAX_OUTPUT_PORT_TYPE
c[16] <= mux21[16].out.DB_MAX_OUTPUT_PORT_TYPE
c[17] <= mux21[17].out.DB_MAX_OUTPUT_PORT_TYPE
c[18] <= mux21[18].out.DB_MAX_OUTPUT_PORT_TYPE
c[19] <= mux21[19].out.DB_MAX_OUTPUT_PORT_TYPE
c[20] <= mux21[20].out.DB_MAX_OUTPUT_PORT_TYPE
c[21] <= mux21[21].out.DB_MAX_OUTPUT_PORT_TYPE
c[22] <= mux21[22].out.DB_MAX_OUTPUT_PORT_TYPE
c[23] <= mux21[23].out.DB_MAX_OUTPUT_PORT_TYPE
c[24] <= mux21[24].out.DB_MAX_OUTPUT_PORT_TYPE
c[25] <= mux21[25].out.DB_MAX_OUTPUT_PORT_TYPE
c[26] <= mux21[26].out.DB_MAX_OUTPUT_PORT_TYPE
c[27] <= mux21[27].out.DB_MAX_OUTPUT_PORT_TYPE
c[28] <= mux21[28].out.DB_MAX_OUTPUT_PORT_TYPE
c[29] <= mux21[29].out.DB_MAX_OUTPUT_PORT_TYPE
c[30] <= mux21[30].out.DB_MAX_OUTPUT_PORT_TYPE
c[31] <= mux21[31].out.DB_MAX_OUTPUT_PORT_TYPE
a[0] => mux21[0].a1.IN0
a[1] => mux21[1].a1.IN0
a[2] => mux21[2].a1.IN0
a[3] => mux21[3].a1.IN0
a[4] => mux21[4].a1.IN0
a[5] => mux21[5].a1.IN0
a[6] => mux21[6].a1.IN0
a[7] => mux21[7].a1.IN0
a[8] => mux21[8].a1.IN0
a[9] => mux21[9].a1.IN0
a[10] => mux21[10].a1.IN0
a[11] => mux21[11].a1.IN0
a[12] => mux21[12].a1.IN0
a[13] => mux21[13].a1.IN0
a[14] => mux21[14].a1.IN0
a[15] => mux21[15].a1.IN0
a[16] => mux21[16].a1.IN0
a[17] => mux21[17].a1.IN0
a[18] => mux21[18].a1.IN0
a[19] => mux21[19].a1.IN0
a[20] => mux21[20].a1.IN0
a[21] => mux21[21].a1.IN0
a[22] => mux21[22].a1.IN0
a[23] => mux21[23].a1.IN0
a[24] => mux21[24].a1.IN0
a[25] => mux21[25].a1.IN0
a[26] => mux21[26].a1.IN0
a[27] => mux21[27].a1.IN0
a[28] => mux21[28].a1.IN0
a[29] => mux21[29].a1.IN0
a[30] => mux21[30].a1.IN0
a[31] => mux21[31].a1.IN0
b[0] => mux21[0].a2.IN1
b[1] => mux21[1].a2.IN1
b[2] => mux21[2].a2.IN1
b[3] => mux21[3].a2.IN1
b[4] => mux21[4].a2.IN1
b[5] => mux21[5].a2.IN1
b[6] => mux21[6].a2.IN1
b[7] => mux21[7].a2.IN1
b[8] => mux21[8].a2.IN1
b[9] => mux21[9].a2.IN1
b[10] => mux21[10].a2.IN1
b[11] => mux21[11].a2.IN1
b[12] => mux21[12].a2.IN1
b[13] => mux21[13].a2.IN1
b[14] => mux21[14].a2.IN1
b[15] => mux21[15].a2.IN1
b[16] => mux21[16].a2.IN1
b[17] => mux21[17].a2.IN1
b[18] => mux21[18].a2.IN1
b[19] => mux21[19].a2.IN1
b[20] => mux21[20].a2.IN1
b[21] => mux21[21].a2.IN1
b[22] => mux21[22].a2.IN1
b[23] => mux21[23].a2.IN1
b[24] => mux21[24].a2.IN1
b[25] => mux21[25].a2.IN1
b[26] => mux21[26].a2.IN1
b[27] => mux21[27].a2.IN1
b[28] => mux21[28].a2.IN1
b[29] => mux21[29].a2.IN1
b[30] => mux21[30].a2.IN1
b[31] => mux21[31].a2.IN1
sel => n2.DATAIN
sel => mux21[0].a1.IN1
sel => mux21[1].a1.IN1
sel => mux21[2].a1.IN1
sel => mux21[3].a1.IN1
sel => mux21[4].a1.IN1
sel => mux21[5].a1.IN1
sel => mux21[6].a1.IN1
sel => mux21[7].a1.IN1
sel => mux21[8].a1.IN1
sel => mux21[9].a1.IN1
sel => mux21[10].a1.IN1
sel => mux21[11].a1.IN1
sel => mux21[12].a1.IN1
sel => mux21[13].a1.IN1
sel => mux21[14].a1.IN1
sel => mux21[15].a1.IN1
sel => mux21[16].a1.IN1
sel => mux21[17].a1.IN1
sel => mux21[18].a1.IN1
sel => mux21[19].a1.IN1
sel => mux21[20].a1.IN1
sel => mux21[21].a1.IN1
sel => mux21[22].a1.IN1
sel => mux21[23].a1.IN1
sel => mux21[24].a1.IN1
sel => mux21[25].a1.IN1
sel => mux21[26].a1.IN1
sel => mux21[27].a1.IN1
sel => mux21[28].a1.IN1
sel => mux21[29].a1.IN1
sel => mux21[30].a1.IN1
sel => mux21[31].a1.IN1


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[6].m|registerRow:rr
data[0] <= Dflipflop:df[0].d.port0
data[1] <= Dflipflop:df[1].d.port0
data[2] <= Dflipflop:df[2].d.port0
data[3] <= Dflipflop:df[3].d.port0
data[4] <= Dflipflop:df[4].d.port0
data[5] <= Dflipflop:df[5].d.port0
data[6] <= Dflipflop:df[6].d.port0
data[7] <= Dflipflop:df[7].d.port0
data[8] <= Dflipflop:df[8].d.port0
data[9] <= Dflipflop:df[9].d.port0
data[10] <= Dflipflop:df[10].d.port0
data[11] <= Dflipflop:df[11].d.port0
data[12] <= Dflipflop:df[12].d.port0
data[13] <= Dflipflop:df[13].d.port0
data[14] <= Dflipflop:df[14].d.port0
data[15] <= Dflipflop:df[15].d.port0
data[16] <= Dflipflop:df[16].d.port0
data[17] <= Dflipflop:df[17].d.port0
data[18] <= Dflipflop:df[18].d.port0
data[19] <= Dflipflop:df[19].d.port0
data[20] <= Dflipflop:df[20].d.port0
data[21] <= Dflipflop:df[21].d.port0
data[22] <= Dflipflop:df[22].d.port0
data[23] <= Dflipflop:df[23].d.port0
data[24] <= Dflipflop:df[24].d.port0
data[25] <= Dflipflop:df[25].d.port0
data[26] <= Dflipflop:df[26].d.port0
data[27] <= Dflipflop:df[27].d.port0
data[28] <= Dflipflop:df[28].d.port0
data[29] <= Dflipflop:df[29].d.port0
data[30] <= Dflipflop:df[30].d.port0
data[31] <= Dflipflop:df[31].d.port0
clk => clk.IN32
reset => reset.IN32
dataIn[0] => dataIn[0].IN1
dataIn[1] => dataIn[1].IN1
dataIn[2] => dataIn[2].IN1
dataIn[3] => dataIn[3].IN1
dataIn[4] => dataIn[4].IN1
dataIn[5] => dataIn[5].IN1
dataIn[6] => dataIn[6].IN1
dataIn[7] => dataIn[7].IN1
dataIn[8] => dataIn[8].IN1
dataIn[9] => dataIn[9].IN1
dataIn[10] => dataIn[10].IN1
dataIn[11] => dataIn[11].IN1
dataIn[12] => dataIn[12].IN1
dataIn[13] => dataIn[13].IN1
dataIn[14] => dataIn[14].IN1
dataIn[15] => dataIn[15].IN1
dataIn[16] => dataIn[16].IN1
dataIn[17] => dataIn[17].IN1
dataIn[18] => dataIn[18].IN1
dataIn[19] => dataIn[19].IN1
dataIn[20] => dataIn[20].IN1
dataIn[21] => dataIn[21].IN1
dataIn[22] => dataIn[22].IN1
dataIn[23] => dataIn[23].IN1
dataIn[24] => dataIn[24].IN1
dataIn[25] => dataIn[25].IN1
dataIn[26] => dataIn[26].IN1
dataIn[27] => dataIn[27].IN1
dataIn[28] => dataIn[28].IN1
dataIn[29] => dataIn[29].IN1
dataIn[30] => dataIn[30].IN1
dataIn[31] => dataIn[31].IN1


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[6].m|registerRow:rr|Dflipflop:df[0].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[6].m|registerRow:rr|Dflipflop:df[1].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[6].m|registerRow:rr|Dflipflop:df[2].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[6].m|registerRow:rr|Dflipflop:df[3].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[6].m|registerRow:rr|Dflipflop:df[4].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[6].m|registerRow:rr|Dflipflop:df[5].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[6].m|registerRow:rr|Dflipflop:df[6].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[6].m|registerRow:rr|Dflipflop:df[7].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[6].m|registerRow:rr|Dflipflop:df[8].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[6].m|registerRow:rr|Dflipflop:df[9].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[6].m|registerRow:rr|Dflipflop:df[10].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[6].m|registerRow:rr|Dflipflop:df[11].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[6].m|registerRow:rr|Dflipflop:df[12].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[6].m|registerRow:rr|Dflipflop:df[13].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[6].m|registerRow:rr|Dflipflop:df[14].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[6].m|registerRow:rr|Dflipflop:df[15].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[6].m|registerRow:rr|Dflipflop:df[16].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[6].m|registerRow:rr|Dflipflop:df[17].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[6].m|registerRow:rr|Dflipflop:df[18].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[6].m|registerRow:rr|Dflipflop:df[19].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[6].m|registerRow:rr|Dflipflop:df[20].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[6].m|registerRow:rr|Dflipflop:df[21].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[6].m|registerRow:rr|Dflipflop:df[22].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[6].m|registerRow:rr|Dflipflop:df[23].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[6].m|registerRow:rr|Dflipflop:df[24].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[6].m|registerRow:rr|Dflipflop:df[25].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[6].m|registerRow:rr|Dflipflop:df[26].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[6].m|registerRow:rr|Dflipflop:df[27].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[6].m|registerRow:rr|Dflipflop:df[28].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[6].m|registerRow:rr|Dflipflop:df[29].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[6].m|registerRow:rr|Dflipflop:df[30].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[6].m|registerRow:rr|Dflipflop:df[31].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[7].m
dataOut[0] <= dataOut[0].DB_MAX_OUTPUT_PORT_TYPE
dataOut[1] <= dataOut[1].DB_MAX_OUTPUT_PORT_TYPE
dataOut[2] <= dataOut[2].DB_MAX_OUTPUT_PORT_TYPE
dataOut[3] <= dataOut[3].DB_MAX_OUTPUT_PORT_TYPE
dataOut[4] <= dataOut[4].DB_MAX_OUTPUT_PORT_TYPE
dataOut[5] <= dataOut[5].DB_MAX_OUTPUT_PORT_TYPE
dataOut[6] <= dataOut[6].DB_MAX_OUTPUT_PORT_TYPE
dataOut[7] <= dataOut[7].DB_MAX_OUTPUT_PORT_TYPE
dataOut[8] <= dataOut[8].DB_MAX_OUTPUT_PORT_TYPE
dataOut[9] <= dataOut[9].DB_MAX_OUTPUT_PORT_TYPE
dataOut[10] <= dataOut[10].DB_MAX_OUTPUT_PORT_TYPE
dataOut[11] <= dataOut[11].DB_MAX_OUTPUT_PORT_TYPE
dataOut[12] <= dataOut[12].DB_MAX_OUTPUT_PORT_TYPE
dataOut[13] <= dataOut[13].DB_MAX_OUTPUT_PORT_TYPE
dataOut[14] <= dataOut[14].DB_MAX_OUTPUT_PORT_TYPE
dataOut[15] <= dataOut[15].DB_MAX_OUTPUT_PORT_TYPE
dataOut[16] <= dataOut[16].DB_MAX_OUTPUT_PORT_TYPE
dataOut[17] <= dataOut[17].DB_MAX_OUTPUT_PORT_TYPE
dataOut[18] <= dataOut[18].DB_MAX_OUTPUT_PORT_TYPE
dataOut[19] <= dataOut[19].DB_MAX_OUTPUT_PORT_TYPE
dataOut[20] <= dataOut[20].DB_MAX_OUTPUT_PORT_TYPE
dataOut[21] <= dataOut[21].DB_MAX_OUTPUT_PORT_TYPE
dataOut[22] <= dataOut[22].DB_MAX_OUTPUT_PORT_TYPE
dataOut[23] <= dataOut[23].DB_MAX_OUTPUT_PORT_TYPE
dataOut[24] <= dataOut[24].DB_MAX_OUTPUT_PORT_TYPE
dataOut[25] <= dataOut[25].DB_MAX_OUTPUT_PORT_TYPE
dataOut[26] <= dataOut[26].DB_MAX_OUTPUT_PORT_TYPE
dataOut[27] <= dataOut[27].DB_MAX_OUTPUT_PORT_TYPE
dataOut[28] <= dataOut[28].DB_MAX_OUTPUT_PORT_TYPE
dataOut[29] <= dataOut[29].DB_MAX_OUTPUT_PORT_TYPE
dataOut[30] <= dataOut[30].DB_MAX_OUTPUT_PORT_TYPE
dataOut[31] <= dataOut[31].DB_MAX_OUTPUT_PORT_TYPE
clk => clk.IN1
reset => reset.IN1
dataIn[0] => dataIn[0].IN1
dataIn[1] => dataIn[1].IN1
dataIn[2] => dataIn[2].IN1
dataIn[3] => dataIn[3].IN1
dataIn[4] => dataIn[4].IN1
dataIn[5] => dataIn[5].IN1
dataIn[6] => dataIn[6].IN1
dataIn[7] => dataIn[7].IN1
dataIn[8] => dataIn[8].IN1
dataIn[9] => dataIn[9].IN1
dataIn[10] => dataIn[10].IN1
dataIn[11] => dataIn[11].IN1
dataIn[12] => dataIn[12].IN1
dataIn[13] => dataIn[13].IN1
dataIn[14] => dataIn[14].IN1
dataIn[15] => dataIn[15].IN1
dataIn[16] => dataIn[16].IN1
dataIn[17] => dataIn[17].IN1
dataIn[18] => dataIn[18].IN1
dataIn[19] => dataIn[19].IN1
dataIn[20] => dataIn[20].IN1
dataIn[21] => dataIn[21].IN1
dataIn[22] => dataIn[22].IN1
dataIn[23] => dataIn[23].IN1
dataIn[24] => dataIn[24].IN1
dataIn[25] => dataIn[25].IN1
dataIn[26] => dataIn[26].IN1
dataIn[27] => dataIn[27].IN1
dataIn[28] => dataIn[28].IN1
dataIn[29] => dataIn[29].IN1
dataIn[30] => dataIn[30].IN1
dataIn[31] => dataIn[31].IN1
wr => wr.IN1


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[7].m|mux2_1:wrctrl
c[0] <= mux21[0].out.DB_MAX_OUTPUT_PORT_TYPE
c[1] <= mux21[1].out.DB_MAX_OUTPUT_PORT_TYPE
c[2] <= mux21[2].out.DB_MAX_OUTPUT_PORT_TYPE
c[3] <= mux21[3].out.DB_MAX_OUTPUT_PORT_TYPE
c[4] <= mux21[4].out.DB_MAX_OUTPUT_PORT_TYPE
c[5] <= mux21[5].out.DB_MAX_OUTPUT_PORT_TYPE
c[6] <= mux21[6].out.DB_MAX_OUTPUT_PORT_TYPE
c[7] <= mux21[7].out.DB_MAX_OUTPUT_PORT_TYPE
c[8] <= mux21[8].out.DB_MAX_OUTPUT_PORT_TYPE
c[9] <= mux21[9].out.DB_MAX_OUTPUT_PORT_TYPE
c[10] <= mux21[10].out.DB_MAX_OUTPUT_PORT_TYPE
c[11] <= mux21[11].out.DB_MAX_OUTPUT_PORT_TYPE
c[12] <= mux21[12].out.DB_MAX_OUTPUT_PORT_TYPE
c[13] <= mux21[13].out.DB_MAX_OUTPUT_PORT_TYPE
c[14] <= mux21[14].out.DB_MAX_OUTPUT_PORT_TYPE
c[15] <= mux21[15].out.DB_MAX_OUTPUT_PORT_TYPE
c[16] <= mux21[16].out.DB_MAX_OUTPUT_PORT_TYPE
c[17] <= mux21[17].out.DB_MAX_OUTPUT_PORT_TYPE
c[18] <= mux21[18].out.DB_MAX_OUTPUT_PORT_TYPE
c[19] <= mux21[19].out.DB_MAX_OUTPUT_PORT_TYPE
c[20] <= mux21[20].out.DB_MAX_OUTPUT_PORT_TYPE
c[21] <= mux21[21].out.DB_MAX_OUTPUT_PORT_TYPE
c[22] <= mux21[22].out.DB_MAX_OUTPUT_PORT_TYPE
c[23] <= mux21[23].out.DB_MAX_OUTPUT_PORT_TYPE
c[24] <= mux21[24].out.DB_MAX_OUTPUT_PORT_TYPE
c[25] <= mux21[25].out.DB_MAX_OUTPUT_PORT_TYPE
c[26] <= mux21[26].out.DB_MAX_OUTPUT_PORT_TYPE
c[27] <= mux21[27].out.DB_MAX_OUTPUT_PORT_TYPE
c[28] <= mux21[28].out.DB_MAX_OUTPUT_PORT_TYPE
c[29] <= mux21[29].out.DB_MAX_OUTPUT_PORT_TYPE
c[30] <= mux21[30].out.DB_MAX_OUTPUT_PORT_TYPE
c[31] <= mux21[31].out.DB_MAX_OUTPUT_PORT_TYPE
a[0] => mux21[0].a1.IN0
a[1] => mux21[1].a1.IN0
a[2] => mux21[2].a1.IN0
a[3] => mux21[3].a1.IN0
a[4] => mux21[4].a1.IN0
a[5] => mux21[5].a1.IN0
a[6] => mux21[6].a1.IN0
a[7] => mux21[7].a1.IN0
a[8] => mux21[8].a1.IN0
a[9] => mux21[9].a1.IN0
a[10] => mux21[10].a1.IN0
a[11] => mux21[11].a1.IN0
a[12] => mux21[12].a1.IN0
a[13] => mux21[13].a1.IN0
a[14] => mux21[14].a1.IN0
a[15] => mux21[15].a1.IN0
a[16] => mux21[16].a1.IN0
a[17] => mux21[17].a1.IN0
a[18] => mux21[18].a1.IN0
a[19] => mux21[19].a1.IN0
a[20] => mux21[20].a1.IN0
a[21] => mux21[21].a1.IN0
a[22] => mux21[22].a1.IN0
a[23] => mux21[23].a1.IN0
a[24] => mux21[24].a1.IN0
a[25] => mux21[25].a1.IN0
a[26] => mux21[26].a1.IN0
a[27] => mux21[27].a1.IN0
a[28] => mux21[28].a1.IN0
a[29] => mux21[29].a1.IN0
a[30] => mux21[30].a1.IN0
a[31] => mux21[31].a1.IN0
b[0] => mux21[0].a2.IN1
b[1] => mux21[1].a2.IN1
b[2] => mux21[2].a2.IN1
b[3] => mux21[3].a2.IN1
b[4] => mux21[4].a2.IN1
b[5] => mux21[5].a2.IN1
b[6] => mux21[6].a2.IN1
b[7] => mux21[7].a2.IN1
b[8] => mux21[8].a2.IN1
b[9] => mux21[9].a2.IN1
b[10] => mux21[10].a2.IN1
b[11] => mux21[11].a2.IN1
b[12] => mux21[12].a2.IN1
b[13] => mux21[13].a2.IN1
b[14] => mux21[14].a2.IN1
b[15] => mux21[15].a2.IN1
b[16] => mux21[16].a2.IN1
b[17] => mux21[17].a2.IN1
b[18] => mux21[18].a2.IN1
b[19] => mux21[19].a2.IN1
b[20] => mux21[20].a2.IN1
b[21] => mux21[21].a2.IN1
b[22] => mux21[22].a2.IN1
b[23] => mux21[23].a2.IN1
b[24] => mux21[24].a2.IN1
b[25] => mux21[25].a2.IN1
b[26] => mux21[26].a2.IN1
b[27] => mux21[27].a2.IN1
b[28] => mux21[28].a2.IN1
b[29] => mux21[29].a2.IN1
b[30] => mux21[30].a2.IN1
b[31] => mux21[31].a2.IN1
sel => n2.DATAIN
sel => mux21[0].a1.IN1
sel => mux21[1].a1.IN1
sel => mux21[2].a1.IN1
sel => mux21[3].a1.IN1
sel => mux21[4].a1.IN1
sel => mux21[5].a1.IN1
sel => mux21[6].a1.IN1
sel => mux21[7].a1.IN1
sel => mux21[8].a1.IN1
sel => mux21[9].a1.IN1
sel => mux21[10].a1.IN1
sel => mux21[11].a1.IN1
sel => mux21[12].a1.IN1
sel => mux21[13].a1.IN1
sel => mux21[14].a1.IN1
sel => mux21[15].a1.IN1
sel => mux21[16].a1.IN1
sel => mux21[17].a1.IN1
sel => mux21[18].a1.IN1
sel => mux21[19].a1.IN1
sel => mux21[20].a1.IN1
sel => mux21[21].a1.IN1
sel => mux21[22].a1.IN1
sel => mux21[23].a1.IN1
sel => mux21[24].a1.IN1
sel => mux21[25].a1.IN1
sel => mux21[26].a1.IN1
sel => mux21[27].a1.IN1
sel => mux21[28].a1.IN1
sel => mux21[29].a1.IN1
sel => mux21[30].a1.IN1
sel => mux21[31].a1.IN1


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[7].m|registerRow:rr
data[0] <= Dflipflop:df[0].d.port0
data[1] <= Dflipflop:df[1].d.port0
data[2] <= Dflipflop:df[2].d.port0
data[3] <= Dflipflop:df[3].d.port0
data[4] <= Dflipflop:df[4].d.port0
data[5] <= Dflipflop:df[5].d.port0
data[6] <= Dflipflop:df[6].d.port0
data[7] <= Dflipflop:df[7].d.port0
data[8] <= Dflipflop:df[8].d.port0
data[9] <= Dflipflop:df[9].d.port0
data[10] <= Dflipflop:df[10].d.port0
data[11] <= Dflipflop:df[11].d.port0
data[12] <= Dflipflop:df[12].d.port0
data[13] <= Dflipflop:df[13].d.port0
data[14] <= Dflipflop:df[14].d.port0
data[15] <= Dflipflop:df[15].d.port0
data[16] <= Dflipflop:df[16].d.port0
data[17] <= Dflipflop:df[17].d.port0
data[18] <= Dflipflop:df[18].d.port0
data[19] <= Dflipflop:df[19].d.port0
data[20] <= Dflipflop:df[20].d.port0
data[21] <= Dflipflop:df[21].d.port0
data[22] <= Dflipflop:df[22].d.port0
data[23] <= Dflipflop:df[23].d.port0
data[24] <= Dflipflop:df[24].d.port0
data[25] <= Dflipflop:df[25].d.port0
data[26] <= Dflipflop:df[26].d.port0
data[27] <= Dflipflop:df[27].d.port0
data[28] <= Dflipflop:df[28].d.port0
data[29] <= Dflipflop:df[29].d.port0
data[30] <= Dflipflop:df[30].d.port0
data[31] <= Dflipflop:df[31].d.port0
clk => clk.IN32
reset => reset.IN32
dataIn[0] => dataIn[0].IN1
dataIn[1] => dataIn[1].IN1
dataIn[2] => dataIn[2].IN1
dataIn[3] => dataIn[3].IN1
dataIn[4] => dataIn[4].IN1
dataIn[5] => dataIn[5].IN1
dataIn[6] => dataIn[6].IN1
dataIn[7] => dataIn[7].IN1
dataIn[8] => dataIn[8].IN1
dataIn[9] => dataIn[9].IN1
dataIn[10] => dataIn[10].IN1
dataIn[11] => dataIn[11].IN1
dataIn[12] => dataIn[12].IN1
dataIn[13] => dataIn[13].IN1
dataIn[14] => dataIn[14].IN1
dataIn[15] => dataIn[15].IN1
dataIn[16] => dataIn[16].IN1
dataIn[17] => dataIn[17].IN1
dataIn[18] => dataIn[18].IN1
dataIn[19] => dataIn[19].IN1
dataIn[20] => dataIn[20].IN1
dataIn[21] => dataIn[21].IN1
dataIn[22] => dataIn[22].IN1
dataIn[23] => dataIn[23].IN1
dataIn[24] => dataIn[24].IN1
dataIn[25] => dataIn[25].IN1
dataIn[26] => dataIn[26].IN1
dataIn[27] => dataIn[27].IN1
dataIn[28] => dataIn[28].IN1
dataIn[29] => dataIn[29].IN1
dataIn[30] => dataIn[30].IN1
dataIn[31] => dataIn[31].IN1


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[7].m|registerRow:rr|Dflipflop:df[0].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[7].m|registerRow:rr|Dflipflop:df[1].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[7].m|registerRow:rr|Dflipflop:df[2].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[7].m|registerRow:rr|Dflipflop:df[3].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[7].m|registerRow:rr|Dflipflop:df[4].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[7].m|registerRow:rr|Dflipflop:df[5].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[7].m|registerRow:rr|Dflipflop:df[6].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[7].m|registerRow:rr|Dflipflop:df[7].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[7].m|registerRow:rr|Dflipflop:df[8].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[7].m|registerRow:rr|Dflipflop:df[9].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[7].m|registerRow:rr|Dflipflop:df[10].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[7].m|registerRow:rr|Dflipflop:df[11].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[7].m|registerRow:rr|Dflipflop:df[12].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[7].m|registerRow:rr|Dflipflop:df[13].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[7].m|registerRow:rr|Dflipflop:df[14].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[7].m|registerRow:rr|Dflipflop:df[15].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[7].m|registerRow:rr|Dflipflop:df[16].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[7].m|registerRow:rr|Dflipflop:df[17].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[7].m|registerRow:rr|Dflipflop:df[18].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[7].m|registerRow:rr|Dflipflop:df[19].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[7].m|registerRow:rr|Dflipflop:df[20].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[7].m|registerRow:rr|Dflipflop:df[21].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[7].m|registerRow:rr|Dflipflop:df[22].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[7].m|registerRow:rr|Dflipflop:df[23].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[7].m|registerRow:rr|Dflipflop:df[24].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[7].m|registerRow:rr|Dflipflop:df[25].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[7].m|registerRow:rr|Dflipflop:df[26].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[7].m|registerRow:rr|Dflipflop:df[27].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[7].m|registerRow:rr|Dflipflop:df[28].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[7].m|registerRow:rr|Dflipflop:df[29].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[7].m|registerRow:rr|Dflipflop:df[30].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[7].m|registerRow:rr|Dflipflop:df[31].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[8].m
dataOut[0] <= dataOut[0].DB_MAX_OUTPUT_PORT_TYPE
dataOut[1] <= dataOut[1].DB_MAX_OUTPUT_PORT_TYPE
dataOut[2] <= dataOut[2].DB_MAX_OUTPUT_PORT_TYPE
dataOut[3] <= dataOut[3].DB_MAX_OUTPUT_PORT_TYPE
dataOut[4] <= dataOut[4].DB_MAX_OUTPUT_PORT_TYPE
dataOut[5] <= dataOut[5].DB_MAX_OUTPUT_PORT_TYPE
dataOut[6] <= dataOut[6].DB_MAX_OUTPUT_PORT_TYPE
dataOut[7] <= dataOut[7].DB_MAX_OUTPUT_PORT_TYPE
dataOut[8] <= dataOut[8].DB_MAX_OUTPUT_PORT_TYPE
dataOut[9] <= dataOut[9].DB_MAX_OUTPUT_PORT_TYPE
dataOut[10] <= dataOut[10].DB_MAX_OUTPUT_PORT_TYPE
dataOut[11] <= dataOut[11].DB_MAX_OUTPUT_PORT_TYPE
dataOut[12] <= dataOut[12].DB_MAX_OUTPUT_PORT_TYPE
dataOut[13] <= dataOut[13].DB_MAX_OUTPUT_PORT_TYPE
dataOut[14] <= dataOut[14].DB_MAX_OUTPUT_PORT_TYPE
dataOut[15] <= dataOut[15].DB_MAX_OUTPUT_PORT_TYPE
dataOut[16] <= dataOut[16].DB_MAX_OUTPUT_PORT_TYPE
dataOut[17] <= dataOut[17].DB_MAX_OUTPUT_PORT_TYPE
dataOut[18] <= dataOut[18].DB_MAX_OUTPUT_PORT_TYPE
dataOut[19] <= dataOut[19].DB_MAX_OUTPUT_PORT_TYPE
dataOut[20] <= dataOut[20].DB_MAX_OUTPUT_PORT_TYPE
dataOut[21] <= dataOut[21].DB_MAX_OUTPUT_PORT_TYPE
dataOut[22] <= dataOut[22].DB_MAX_OUTPUT_PORT_TYPE
dataOut[23] <= dataOut[23].DB_MAX_OUTPUT_PORT_TYPE
dataOut[24] <= dataOut[24].DB_MAX_OUTPUT_PORT_TYPE
dataOut[25] <= dataOut[25].DB_MAX_OUTPUT_PORT_TYPE
dataOut[26] <= dataOut[26].DB_MAX_OUTPUT_PORT_TYPE
dataOut[27] <= dataOut[27].DB_MAX_OUTPUT_PORT_TYPE
dataOut[28] <= dataOut[28].DB_MAX_OUTPUT_PORT_TYPE
dataOut[29] <= dataOut[29].DB_MAX_OUTPUT_PORT_TYPE
dataOut[30] <= dataOut[30].DB_MAX_OUTPUT_PORT_TYPE
dataOut[31] <= dataOut[31].DB_MAX_OUTPUT_PORT_TYPE
clk => clk.IN1
reset => reset.IN1
dataIn[0] => dataIn[0].IN1
dataIn[1] => dataIn[1].IN1
dataIn[2] => dataIn[2].IN1
dataIn[3] => dataIn[3].IN1
dataIn[4] => dataIn[4].IN1
dataIn[5] => dataIn[5].IN1
dataIn[6] => dataIn[6].IN1
dataIn[7] => dataIn[7].IN1
dataIn[8] => dataIn[8].IN1
dataIn[9] => dataIn[9].IN1
dataIn[10] => dataIn[10].IN1
dataIn[11] => dataIn[11].IN1
dataIn[12] => dataIn[12].IN1
dataIn[13] => dataIn[13].IN1
dataIn[14] => dataIn[14].IN1
dataIn[15] => dataIn[15].IN1
dataIn[16] => dataIn[16].IN1
dataIn[17] => dataIn[17].IN1
dataIn[18] => dataIn[18].IN1
dataIn[19] => dataIn[19].IN1
dataIn[20] => dataIn[20].IN1
dataIn[21] => dataIn[21].IN1
dataIn[22] => dataIn[22].IN1
dataIn[23] => dataIn[23].IN1
dataIn[24] => dataIn[24].IN1
dataIn[25] => dataIn[25].IN1
dataIn[26] => dataIn[26].IN1
dataIn[27] => dataIn[27].IN1
dataIn[28] => dataIn[28].IN1
dataIn[29] => dataIn[29].IN1
dataIn[30] => dataIn[30].IN1
dataIn[31] => dataIn[31].IN1
wr => wr.IN1


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[8].m|mux2_1:wrctrl
c[0] <= mux21[0].out.DB_MAX_OUTPUT_PORT_TYPE
c[1] <= mux21[1].out.DB_MAX_OUTPUT_PORT_TYPE
c[2] <= mux21[2].out.DB_MAX_OUTPUT_PORT_TYPE
c[3] <= mux21[3].out.DB_MAX_OUTPUT_PORT_TYPE
c[4] <= mux21[4].out.DB_MAX_OUTPUT_PORT_TYPE
c[5] <= mux21[5].out.DB_MAX_OUTPUT_PORT_TYPE
c[6] <= mux21[6].out.DB_MAX_OUTPUT_PORT_TYPE
c[7] <= mux21[7].out.DB_MAX_OUTPUT_PORT_TYPE
c[8] <= mux21[8].out.DB_MAX_OUTPUT_PORT_TYPE
c[9] <= mux21[9].out.DB_MAX_OUTPUT_PORT_TYPE
c[10] <= mux21[10].out.DB_MAX_OUTPUT_PORT_TYPE
c[11] <= mux21[11].out.DB_MAX_OUTPUT_PORT_TYPE
c[12] <= mux21[12].out.DB_MAX_OUTPUT_PORT_TYPE
c[13] <= mux21[13].out.DB_MAX_OUTPUT_PORT_TYPE
c[14] <= mux21[14].out.DB_MAX_OUTPUT_PORT_TYPE
c[15] <= mux21[15].out.DB_MAX_OUTPUT_PORT_TYPE
c[16] <= mux21[16].out.DB_MAX_OUTPUT_PORT_TYPE
c[17] <= mux21[17].out.DB_MAX_OUTPUT_PORT_TYPE
c[18] <= mux21[18].out.DB_MAX_OUTPUT_PORT_TYPE
c[19] <= mux21[19].out.DB_MAX_OUTPUT_PORT_TYPE
c[20] <= mux21[20].out.DB_MAX_OUTPUT_PORT_TYPE
c[21] <= mux21[21].out.DB_MAX_OUTPUT_PORT_TYPE
c[22] <= mux21[22].out.DB_MAX_OUTPUT_PORT_TYPE
c[23] <= mux21[23].out.DB_MAX_OUTPUT_PORT_TYPE
c[24] <= mux21[24].out.DB_MAX_OUTPUT_PORT_TYPE
c[25] <= mux21[25].out.DB_MAX_OUTPUT_PORT_TYPE
c[26] <= mux21[26].out.DB_MAX_OUTPUT_PORT_TYPE
c[27] <= mux21[27].out.DB_MAX_OUTPUT_PORT_TYPE
c[28] <= mux21[28].out.DB_MAX_OUTPUT_PORT_TYPE
c[29] <= mux21[29].out.DB_MAX_OUTPUT_PORT_TYPE
c[30] <= mux21[30].out.DB_MAX_OUTPUT_PORT_TYPE
c[31] <= mux21[31].out.DB_MAX_OUTPUT_PORT_TYPE
a[0] => mux21[0].a1.IN0
a[1] => mux21[1].a1.IN0
a[2] => mux21[2].a1.IN0
a[3] => mux21[3].a1.IN0
a[4] => mux21[4].a1.IN0
a[5] => mux21[5].a1.IN0
a[6] => mux21[6].a1.IN0
a[7] => mux21[7].a1.IN0
a[8] => mux21[8].a1.IN0
a[9] => mux21[9].a1.IN0
a[10] => mux21[10].a1.IN0
a[11] => mux21[11].a1.IN0
a[12] => mux21[12].a1.IN0
a[13] => mux21[13].a1.IN0
a[14] => mux21[14].a1.IN0
a[15] => mux21[15].a1.IN0
a[16] => mux21[16].a1.IN0
a[17] => mux21[17].a1.IN0
a[18] => mux21[18].a1.IN0
a[19] => mux21[19].a1.IN0
a[20] => mux21[20].a1.IN0
a[21] => mux21[21].a1.IN0
a[22] => mux21[22].a1.IN0
a[23] => mux21[23].a1.IN0
a[24] => mux21[24].a1.IN0
a[25] => mux21[25].a1.IN0
a[26] => mux21[26].a1.IN0
a[27] => mux21[27].a1.IN0
a[28] => mux21[28].a1.IN0
a[29] => mux21[29].a1.IN0
a[30] => mux21[30].a1.IN0
a[31] => mux21[31].a1.IN0
b[0] => mux21[0].a2.IN1
b[1] => mux21[1].a2.IN1
b[2] => mux21[2].a2.IN1
b[3] => mux21[3].a2.IN1
b[4] => mux21[4].a2.IN1
b[5] => mux21[5].a2.IN1
b[6] => mux21[6].a2.IN1
b[7] => mux21[7].a2.IN1
b[8] => mux21[8].a2.IN1
b[9] => mux21[9].a2.IN1
b[10] => mux21[10].a2.IN1
b[11] => mux21[11].a2.IN1
b[12] => mux21[12].a2.IN1
b[13] => mux21[13].a2.IN1
b[14] => mux21[14].a2.IN1
b[15] => mux21[15].a2.IN1
b[16] => mux21[16].a2.IN1
b[17] => mux21[17].a2.IN1
b[18] => mux21[18].a2.IN1
b[19] => mux21[19].a2.IN1
b[20] => mux21[20].a2.IN1
b[21] => mux21[21].a2.IN1
b[22] => mux21[22].a2.IN1
b[23] => mux21[23].a2.IN1
b[24] => mux21[24].a2.IN1
b[25] => mux21[25].a2.IN1
b[26] => mux21[26].a2.IN1
b[27] => mux21[27].a2.IN1
b[28] => mux21[28].a2.IN1
b[29] => mux21[29].a2.IN1
b[30] => mux21[30].a2.IN1
b[31] => mux21[31].a2.IN1
sel => n2.DATAIN
sel => mux21[0].a1.IN1
sel => mux21[1].a1.IN1
sel => mux21[2].a1.IN1
sel => mux21[3].a1.IN1
sel => mux21[4].a1.IN1
sel => mux21[5].a1.IN1
sel => mux21[6].a1.IN1
sel => mux21[7].a1.IN1
sel => mux21[8].a1.IN1
sel => mux21[9].a1.IN1
sel => mux21[10].a1.IN1
sel => mux21[11].a1.IN1
sel => mux21[12].a1.IN1
sel => mux21[13].a1.IN1
sel => mux21[14].a1.IN1
sel => mux21[15].a1.IN1
sel => mux21[16].a1.IN1
sel => mux21[17].a1.IN1
sel => mux21[18].a1.IN1
sel => mux21[19].a1.IN1
sel => mux21[20].a1.IN1
sel => mux21[21].a1.IN1
sel => mux21[22].a1.IN1
sel => mux21[23].a1.IN1
sel => mux21[24].a1.IN1
sel => mux21[25].a1.IN1
sel => mux21[26].a1.IN1
sel => mux21[27].a1.IN1
sel => mux21[28].a1.IN1
sel => mux21[29].a1.IN1
sel => mux21[30].a1.IN1
sel => mux21[31].a1.IN1


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[8].m|registerRow:rr
data[0] <= Dflipflop:df[0].d.port0
data[1] <= Dflipflop:df[1].d.port0
data[2] <= Dflipflop:df[2].d.port0
data[3] <= Dflipflop:df[3].d.port0
data[4] <= Dflipflop:df[4].d.port0
data[5] <= Dflipflop:df[5].d.port0
data[6] <= Dflipflop:df[6].d.port0
data[7] <= Dflipflop:df[7].d.port0
data[8] <= Dflipflop:df[8].d.port0
data[9] <= Dflipflop:df[9].d.port0
data[10] <= Dflipflop:df[10].d.port0
data[11] <= Dflipflop:df[11].d.port0
data[12] <= Dflipflop:df[12].d.port0
data[13] <= Dflipflop:df[13].d.port0
data[14] <= Dflipflop:df[14].d.port0
data[15] <= Dflipflop:df[15].d.port0
data[16] <= Dflipflop:df[16].d.port0
data[17] <= Dflipflop:df[17].d.port0
data[18] <= Dflipflop:df[18].d.port0
data[19] <= Dflipflop:df[19].d.port0
data[20] <= Dflipflop:df[20].d.port0
data[21] <= Dflipflop:df[21].d.port0
data[22] <= Dflipflop:df[22].d.port0
data[23] <= Dflipflop:df[23].d.port0
data[24] <= Dflipflop:df[24].d.port0
data[25] <= Dflipflop:df[25].d.port0
data[26] <= Dflipflop:df[26].d.port0
data[27] <= Dflipflop:df[27].d.port0
data[28] <= Dflipflop:df[28].d.port0
data[29] <= Dflipflop:df[29].d.port0
data[30] <= Dflipflop:df[30].d.port0
data[31] <= Dflipflop:df[31].d.port0
clk => clk.IN32
reset => reset.IN32
dataIn[0] => dataIn[0].IN1
dataIn[1] => dataIn[1].IN1
dataIn[2] => dataIn[2].IN1
dataIn[3] => dataIn[3].IN1
dataIn[4] => dataIn[4].IN1
dataIn[5] => dataIn[5].IN1
dataIn[6] => dataIn[6].IN1
dataIn[7] => dataIn[7].IN1
dataIn[8] => dataIn[8].IN1
dataIn[9] => dataIn[9].IN1
dataIn[10] => dataIn[10].IN1
dataIn[11] => dataIn[11].IN1
dataIn[12] => dataIn[12].IN1
dataIn[13] => dataIn[13].IN1
dataIn[14] => dataIn[14].IN1
dataIn[15] => dataIn[15].IN1
dataIn[16] => dataIn[16].IN1
dataIn[17] => dataIn[17].IN1
dataIn[18] => dataIn[18].IN1
dataIn[19] => dataIn[19].IN1
dataIn[20] => dataIn[20].IN1
dataIn[21] => dataIn[21].IN1
dataIn[22] => dataIn[22].IN1
dataIn[23] => dataIn[23].IN1
dataIn[24] => dataIn[24].IN1
dataIn[25] => dataIn[25].IN1
dataIn[26] => dataIn[26].IN1
dataIn[27] => dataIn[27].IN1
dataIn[28] => dataIn[28].IN1
dataIn[29] => dataIn[29].IN1
dataIn[30] => dataIn[30].IN1
dataIn[31] => dataIn[31].IN1


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[8].m|registerRow:rr|Dflipflop:df[0].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[8].m|registerRow:rr|Dflipflop:df[1].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[8].m|registerRow:rr|Dflipflop:df[2].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[8].m|registerRow:rr|Dflipflop:df[3].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[8].m|registerRow:rr|Dflipflop:df[4].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[8].m|registerRow:rr|Dflipflop:df[5].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[8].m|registerRow:rr|Dflipflop:df[6].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[8].m|registerRow:rr|Dflipflop:df[7].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[8].m|registerRow:rr|Dflipflop:df[8].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[8].m|registerRow:rr|Dflipflop:df[9].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[8].m|registerRow:rr|Dflipflop:df[10].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[8].m|registerRow:rr|Dflipflop:df[11].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[8].m|registerRow:rr|Dflipflop:df[12].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[8].m|registerRow:rr|Dflipflop:df[13].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[8].m|registerRow:rr|Dflipflop:df[14].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[8].m|registerRow:rr|Dflipflop:df[15].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[8].m|registerRow:rr|Dflipflop:df[16].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[8].m|registerRow:rr|Dflipflop:df[17].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[8].m|registerRow:rr|Dflipflop:df[18].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[8].m|registerRow:rr|Dflipflop:df[19].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[8].m|registerRow:rr|Dflipflop:df[20].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[8].m|registerRow:rr|Dflipflop:df[21].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[8].m|registerRow:rr|Dflipflop:df[22].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[8].m|registerRow:rr|Dflipflop:df[23].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[8].m|registerRow:rr|Dflipflop:df[24].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[8].m|registerRow:rr|Dflipflop:df[25].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[8].m|registerRow:rr|Dflipflop:df[26].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[8].m|registerRow:rr|Dflipflop:df[27].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[8].m|registerRow:rr|Dflipflop:df[28].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[8].m|registerRow:rr|Dflipflop:df[29].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[8].m|registerRow:rr|Dflipflop:df[30].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[8].m|registerRow:rr|Dflipflop:df[31].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[9].m
dataOut[0] <= dataOut[0].DB_MAX_OUTPUT_PORT_TYPE
dataOut[1] <= dataOut[1].DB_MAX_OUTPUT_PORT_TYPE
dataOut[2] <= dataOut[2].DB_MAX_OUTPUT_PORT_TYPE
dataOut[3] <= dataOut[3].DB_MAX_OUTPUT_PORT_TYPE
dataOut[4] <= dataOut[4].DB_MAX_OUTPUT_PORT_TYPE
dataOut[5] <= dataOut[5].DB_MAX_OUTPUT_PORT_TYPE
dataOut[6] <= dataOut[6].DB_MAX_OUTPUT_PORT_TYPE
dataOut[7] <= dataOut[7].DB_MAX_OUTPUT_PORT_TYPE
dataOut[8] <= dataOut[8].DB_MAX_OUTPUT_PORT_TYPE
dataOut[9] <= dataOut[9].DB_MAX_OUTPUT_PORT_TYPE
dataOut[10] <= dataOut[10].DB_MAX_OUTPUT_PORT_TYPE
dataOut[11] <= dataOut[11].DB_MAX_OUTPUT_PORT_TYPE
dataOut[12] <= dataOut[12].DB_MAX_OUTPUT_PORT_TYPE
dataOut[13] <= dataOut[13].DB_MAX_OUTPUT_PORT_TYPE
dataOut[14] <= dataOut[14].DB_MAX_OUTPUT_PORT_TYPE
dataOut[15] <= dataOut[15].DB_MAX_OUTPUT_PORT_TYPE
dataOut[16] <= dataOut[16].DB_MAX_OUTPUT_PORT_TYPE
dataOut[17] <= dataOut[17].DB_MAX_OUTPUT_PORT_TYPE
dataOut[18] <= dataOut[18].DB_MAX_OUTPUT_PORT_TYPE
dataOut[19] <= dataOut[19].DB_MAX_OUTPUT_PORT_TYPE
dataOut[20] <= dataOut[20].DB_MAX_OUTPUT_PORT_TYPE
dataOut[21] <= dataOut[21].DB_MAX_OUTPUT_PORT_TYPE
dataOut[22] <= dataOut[22].DB_MAX_OUTPUT_PORT_TYPE
dataOut[23] <= dataOut[23].DB_MAX_OUTPUT_PORT_TYPE
dataOut[24] <= dataOut[24].DB_MAX_OUTPUT_PORT_TYPE
dataOut[25] <= dataOut[25].DB_MAX_OUTPUT_PORT_TYPE
dataOut[26] <= dataOut[26].DB_MAX_OUTPUT_PORT_TYPE
dataOut[27] <= dataOut[27].DB_MAX_OUTPUT_PORT_TYPE
dataOut[28] <= dataOut[28].DB_MAX_OUTPUT_PORT_TYPE
dataOut[29] <= dataOut[29].DB_MAX_OUTPUT_PORT_TYPE
dataOut[30] <= dataOut[30].DB_MAX_OUTPUT_PORT_TYPE
dataOut[31] <= dataOut[31].DB_MAX_OUTPUT_PORT_TYPE
clk => clk.IN1
reset => reset.IN1
dataIn[0] => dataIn[0].IN1
dataIn[1] => dataIn[1].IN1
dataIn[2] => dataIn[2].IN1
dataIn[3] => dataIn[3].IN1
dataIn[4] => dataIn[4].IN1
dataIn[5] => dataIn[5].IN1
dataIn[6] => dataIn[6].IN1
dataIn[7] => dataIn[7].IN1
dataIn[8] => dataIn[8].IN1
dataIn[9] => dataIn[9].IN1
dataIn[10] => dataIn[10].IN1
dataIn[11] => dataIn[11].IN1
dataIn[12] => dataIn[12].IN1
dataIn[13] => dataIn[13].IN1
dataIn[14] => dataIn[14].IN1
dataIn[15] => dataIn[15].IN1
dataIn[16] => dataIn[16].IN1
dataIn[17] => dataIn[17].IN1
dataIn[18] => dataIn[18].IN1
dataIn[19] => dataIn[19].IN1
dataIn[20] => dataIn[20].IN1
dataIn[21] => dataIn[21].IN1
dataIn[22] => dataIn[22].IN1
dataIn[23] => dataIn[23].IN1
dataIn[24] => dataIn[24].IN1
dataIn[25] => dataIn[25].IN1
dataIn[26] => dataIn[26].IN1
dataIn[27] => dataIn[27].IN1
dataIn[28] => dataIn[28].IN1
dataIn[29] => dataIn[29].IN1
dataIn[30] => dataIn[30].IN1
dataIn[31] => dataIn[31].IN1
wr => wr.IN1


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[9].m|mux2_1:wrctrl
c[0] <= mux21[0].out.DB_MAX_OUTPUT_PORT_TYPE
c[1] <= mux21[1].out.DB_MAX_OUTPUT_PORT_TYPE
c[2] <= mux21[2].out.DB_MAX_OUTPUT_PORT_TYPE
c[3] <= mux21[3].out.DB_MAX_OUTPUT_PORT_TYPE
c[4] <= mux21[4].out.DB_MAX_OUTPUT_PORT_TYPE
c[5] <= mux21[5].out.DB_MAX_OUTPUT_PORT_TYPE
c[6] <= mux21[6].out.DB_MAX_OUTPUT_PORT_TYPE
c[7] <= mux21[7].out.DB_MAX_OUTPUT_PORT_TYPE
c[8] <= mux21[8].out.DB_MAX_OUTPUT_PORT_TYPE
c[9] <= mux21[9].out.DB_MAX_OUTPUT_PORT_TYPE
c[10] <= mux21[10].out.DB_MAX_OUTPUT_PORT_TYPE
c[11] <= mux21[11].out.DB_MAX_OUTPUT_PORT_TYPE
c[12] <= mux21[12].out.DB_MAX_OUTPUT_PORT_TYPE
c[13] <= mux21[13].out.DB_MAX_OUTPUT_PORT_TYPE
c[14] <= mux21[14].out.DB_MAX_OUTPUT_PORT_TYPE
c[15] <= mux21[15].out.DB_MAX_OUTPUT_PORT_TYPE
c[16] <= mux21[16].out.DB_MAX_OUTPUT_PORT_TYPE
c[17] <= mux21[17].out.DB_MAX_OUTPUT_PORT_TYPE
c[18] <= mux21[18].out.DB_MAX_OUTPUT_PORT_TYPE
c[19] <= mux21[19].out.DB_MAX_OUTPUT_PORT_TYPE
c[20] <= mux21[20].out.DB_MAX_OUTPUT_PORT_TYPE
c[21] <= mux21[21].out.DB_MAX_OUTPUT_PORT_TYPE
c[22] <= mux21[22].out.DB_MAX_OUTPUT_PORT_TYPE
c[23] <= mux21[23].out.DB_MAX_OUTPUT_PORT_TYPE
c[24] <= mux21[24].out.DB_MAX_OUTPUT_PORT_TYPE
c[25] <= mux21[25].out.DB_MAX_OUTPUT_PORT_TYPE
c[26] <= mux21[26].out.DB_MAX_OUTPUT_PORT_TYPE
c[27] <= mux21[27].out.DB_MAX_OUTPUT_PORT_TYPE
c[28] <= mux21[28].out.DB_MAX_OUTPUT_PORT_TYPE
c[29] <= mux21[29].out.DB_MAX_OUTPUT_PORT_TYPE
c[30] <= mux21[30].out.DB_MAX_OUTPUT_PORT_TYPE
c[31] <= mux21[31].out.DB_MAX_OUTPUT_PORT_TYPE
a[0] => mux21[0].a1.IN0
a[1] => mux21[1].a1.IN0
a[2] => mux21[2].a1.IN0
a[3] => mux21[3].a1.IN0
a[4] => mux21[4].a1.IN0
a[5] => mux21[5].a1.IN0
a[6] => mux21[6].a1.IN0
a[7] => mux21[7].a1.IN0
a[8] => mux21[8].a1.IN0
a[9] => mux21[9].a1.IN0
a[10] => mux21[10].a1.IN0
a[11] => mux21[11].a1.IN0
a[12] => mux21[12].a1.IN0
a[13] => mux21[13].a1.IN0
a[14] => mux21[14].a1.IN0
a[15] => mux21[15].a1.IN0
a[16] => mux21[16].a1.IN0
a[17] => mux21[17].a1.IN0
a[18] => mux21[18].a1.IN0
a[19] => mux21[19].a1.IN0
a[20] => mux21[20].a1.IN0
a[21] => mux21[21].a1.IN0
a[22] => mux21[22].a1.IN0
a[23] => mux21[23].a1.IN0
a[24] => mux21[24].a1.IN0
a[25] => mux21[25].a1.IN0
a[26] => mux21[26].a1.IN0
a[27] => mux21[27].a1.IN0
a[28] => mux21[28].a1.IN0
a[29] => mux21[29].a1.IN0
a[30] => mux21[30].a1.IN0
a[31] => mux21[31].a1.IN0
b[0] => mux21[0].a2.IN1
b[1] => mux21[1].a2.IN1
b[2] => mux21[2].a2.IN1
b[3] => mux21[3].a2.IN1
b[4] => mux21[4].a2.IN1
b[5] => mux21[5].a2.IN1
b[6] => mux21[6].a2.IN1
b[7] => mux21[7].a2.IN1
b[8] => mux21[8].a2.IN1
b[9] => mux21[9].a2.IN1
b[10] => mux21[10].a2.IN1
b[11] => mux21[11].a2.IN1
b[12] => mux21[12].a2.IN1
b[13] => mux21[13].a2.IN1
b[14] => mux21[14].a2.IN1
b[15] => mux21[15].a2.IN1
b[16] => mux21[16].a2.IN1
b[17] => mux21[17].a2.IN1
b[18] => mux21[18].a2.IN1
b[19] => mux21[19].a2.IN1
b[20] => mux21[20].a2.IN1
b[21] => mux21[21].a2.IN1
b[22] => mux21[22].a2.IN1
b[23] => mux21[23].a2.IN1
b[24] => mux21[24].a2.IN1
b[25] => mux21[25].a2.IN1
b[26] => mux21[26].a2.IN1
b[27] => mux21[27].a2.IN1
b[28] => mux21[28].a2.IN1
b[29] => mux21[29].a2.IN1
b[30] => mux21[30].a2.IN1
b[31] => mux21[31].a2.IN1
sel => n2.DATAIN
sel => mux21[0].a1.IN1
sel => mux21[1].a1.IN1
sel => mux21[2].a1.IN1
sel => mux21[3].a1.IN1
sel => mux21[4].a1.IN1
sel => mux21[5].a1.IN1
sel => mux21[6].a1.IN1
sel => mux21[7].a1.IN1
sel => mux21[8].a1.IN1
sel => mux21[9].a1.IN1
sel => mux21[10].a1.IN1
sel => mux21[11].a1.IN1
sel => mux21[12].a1.IN1
sel => mux21[13].a1.IN1
sel => mux21[14].a1.IN1
sel => mux21[15].a1.IN1
sel => mux21[16].a1.IN1
sel => mux21[17].a1.IN1
sel => mux21[18].a1.IN1
sel => mux21[19].a1.IN1
sel => mux21[20].a1.IN1
sel => mux21[21].a1.IN1
sel => mux21[22].a1.IN1
sel => mux21[23].a1.IN1
sel => mux21[24].a1.IN1
sel => mux21[25].a1.IN1
sel => mux21[26].a1.IN1
sel => mux21[27].a1.IN1
sel => mux21[28].a1.IN1
sel => mux21[29].a1.IN1
sel => mux21[30].a1.IN1
sel => mux21[31].a1.IN1


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[9].m|registerRow:rr
data[0] <= Dflipflop:df[0].d.port0
data[1] <= Dflipflop:df[1].d.port0
data[2] <= Dflipflop:df[2].d.port0
data[3] <= Dflipflop:df[3].d.port0
data[4] <= Dflipflop:df[4].d.port0
data[5] <= Dflipflop:df[5].d.port0
data[6] <= Dflipflop:df[6].d.port0
data[7] <= Dflipflop:df[7].d.port0
data[8] <= Dflipflop:df[8].d.port0
data[9] <= Dflipflop:df[9].d.port0
data[10] <= Dflipflop:df[10].d.port0
data[11] <= Dflipflop:df[11].d.port0
data[12] <= Dflipflop:df[12].d.port0
data[13] <= Dflipflop:df[13].d.port0
data[14] <= Dflipflop:df[14].d.port0
data[15] <= Dflipflop:df[15].d.port0
data[16] <= Dflipflop:df[16].d.port0
data[17] <= Dflipflop:df[17].d.port0
data[18] <= Dflipflop:df[18].d.port0
data[19] <= Dflipflop:df[19].d.port0
data[20] <= Dflipflop:df[20].d.port0
data[21] <= Dflipflop:df[21].d.port0
data[22] <= Dflipflop:df[22].d.port0
data[23] <= Dflipflop:df[23].d.port0
data[24] <= Dflipflop:df[24].d.port0
data[25] <= Dflipflop:df[25].d.port0
data[26] <= Dflipflop:df[26].d.port0
data[27] <= Dflipflop:df[27].d.port0
data[28] <= Dflipflop:df[28].d.port0
data[29] <= Dflipflop:df[29].d.port0
data[30] <= Dflipflop:df[30].d.port0
data[31] <= Dflipflop:df[31].d.port0
clk => clk.IN32
reset => reset.IN32
dataIn[0] => dataIn[0].IN1
dataIn[1] => dataIn[1].IN1
dataIn[2] => dataIn[2].IN1
dataIn[3] => dataIn[3].IN1
dataIn[4] => dataIn[4].IN1
dataIn[5] => dataIn[5].IN1
dataIn[6] => dataIn[6].IN1
dataIn[7] => dataIn[7].IN1
dataIn[8] => dataIn[8].IN1
dataIn[9] => dataIn[9].IN1
dataIn[10] => dataIn[10].IN1
dataIn[11] => dataIn[11].IN1
dataIn[12] => dataIn[12].IN1
dataIn[13] => dataIn[13].IN1
dataIn[14] => dataIn[14].IN1
dataIn[15] => dataIn[15].IN1
dataIn[16] => dataIn[16].IN1
dataIn[17] => dataIn[17].IN1
dataIn[18] => dataIn[18].IN1
dataIn[19] => dataIn[19].IN1
dataIn[20] => dataIn[20].IN1
dataIn[21] => dataIn[21].IN1
dataIn[22] => dataIn[22].IN1
dataIn[23] => dataIn[23].IN1
dataIn[24] => dataIn[24].IN1
dataIn[25] => dataIn[25].IN1
dataIn[26] => dataIn[26].IN1
dataIn[27] => dataIn[27].IN1
dataIn[28] => dataIn[28].IN1
dataIn[29] => dataIn[29].IN1
dataIn[30] => dataIn[30].IN1
dataIn[31] => dataIn[31].IN1


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[9].m|registerRow:rr|Dflipflop:df[0].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[9].m|registerRow:rr|Dflipflop:df[1].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[9].m|registerRow:rr|Dflipflop:df[2].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[9].m|registerRow:rr|Dflipflop:df[3].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[9].m|registerRow:rr|Dflipflop:df[4].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[9].m|registerRow:rr|Dflipflop:df[5].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[9].m|registerRow:rr|Dflipflop:df[6].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[9].m|registerRow:rr|Dflipflop:df[7].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[9].m|registerRow:rr|Dflipflop:df[8].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[9].m|registerRow:rr|Dflipflop:df[9].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[9].m|registerRow:rr|Dflipflop:df[10].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[9].m|registerRow:rr|Dflipflop:df[11].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[9].m|registerRow:rr|Dflipflop:df[12].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[9].m|registerRow:rr|Dflipflop:df[13].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[9].m|registerRow:rr|Dflipflop:df[14].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[9].m|registerRow:rr|Dflipflop:df[15].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[9].m|registerRow:rr|Dflipflop:df[16].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[9].m|registerRow:rr|Dflipflop:df[17].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[9].m|registerRow:rr|Dflipflop:df[18].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[9].m|registerRow:rr|Dflipflop:df[19].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[9].m|registerRow:rr|Dflipflop:df[20].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[9].m|registerRow:rr|Dflipflop:df[21].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[9].m|registerRow:rr|Dflipflop:df[22].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[9].m|registerRow:rr|Dflipflop:df[23].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[9].m|registerRow:rr|Dflipflop:df[24].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[9].m|registerRow:rr|Dflipflop:df[25].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[9].m|registerRow:rr|Dflipflop:df[26].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[9].m|registerRow:rr|Dflipflop:df[27].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[9].m|registerRow:rr|Dflipflop:df[28].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[9].m|registerRow:rr|Dflipflop:df[29].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[9].m|registerRow:rr|Dflipflop:df[30].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[9].m|registerRow:rr|Dflipflop:df[31].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[10].m
dataOut[0] <= dataOut[0].DB_MAX_OUTPUT_PORT_TYPE
dataOut[1] <= dataOut[1].DB_MAX_OUTPUT_PORT_TYPE
dataOut[2] <= dataOut[2].DB_MAX_OUTPUT_PORT_TYPE
dataOut[3] <= dataOut[3].DB_MAX_OUTPUT_PORT_TYPE
dataOut[4] <= dataOut[4].DB_MAX_OUTPUT_PORT_TYPE
dataOut[5] <= dataOut[5].DB_MAX_OUTPUT_PORT_TYPE
dataOut[6] <= dataOut[6].DB_MAX_OUTPUT_PORT_TYPE
dataOut[7] <= dataOut[7].DB_MAX_OUTPUT_PORT_TYPE
dataOut[8] <= dataOut[8].DB_MAX_OUTPUT_PORT_TYPE
dataOut[9] <= dataOut[9].DB_MAX_OUTPUT_PORT_TYPE
dataOut[10] <= dataOut[10].DB_MAX_OUTPUT_PORT_TYPE
dataOut[11] <= dataOut[11].DB_MAX_OUTPUT_PORT_TYPE
dataOut[12] <= dataOut[12].DB_MAX_OUTPUT_PORT_TYPE
dataOut[13] <= dataOut[13].DB_MAX_OUTPUT_PORT_TYPE
dataOut[14] <= dataOut[14].DB_MAX_OUTPUT_PORT_TYPE
dataOut[15] <= dataOut[15].DB_MAX_OUTPUT_PORT_TYPE
dataOut[16] <= dataOut[16].DB_MAX_OUTPUT_PORT_TYPE
dataOut[17] <= dataOut[17].DB_MAX_OUTPUT_PORT_TYPE
dataOut[18] <= dataOut[18].DB_MAX_OUTPUT_PORT_TYPE
dataOut[19] <= dataOut[19].DB_MAX_OUTPUT_PORT_TYPE
dataOut[20] <= dataOut[20].DB_MAX_OUTPUT_PORT_TYPE
dataOut[21] <= dataOut[21].DB_MAX_OUTPUT_PORT_TYPE
dataOut[22] <= dataOut[22].DB_MAX_OUTPUT_PORT_TYPE
dataOut[23] <= dataOut[23].DB_MAX_OUTPUT_PORT_TYPE
dataOut[24] <= dataOut[24].DB_MAX_OUTPUT_PORT_TYPE
dataOut[25] <= dataOut[25].DB_MAX_OUTPUT_PORT_TYPE
dataOut[26] <= dataOut[26].DB_MAX_OUTPUT_PORT_TYPE
dataOut[27] <= dataOut[27].DB_MAX_OUTPUT_PORT_TYPE
dataOut[28] <= dataOut[28].DB_MAX_OUTPUT_PORT_TYPE
dataOut[29] <= dataOut[29].DB_MAX_OUTPUT_PORT_TYPE
dataOut[30] <= dataOut[30].DB_MAX_OUTPUT_PORT_TYPE
dataOut[31] <= dataOut[31].DB_MAX_OUTPUT_PORT_TYPE
clk => clk.IN1
reset => reset.IN1
dataIn[0] => dataIn[0].IN1
dataIn[1] => dataIn[1].IN1
dataIn[2] => dataIn[2].IN1
dataIn[3] => dataIn[3].IN1
dataIn[4] => dataIn[4].IN1
dataIn[5] => dataIn[5].IN1
dataIn[6] => dataIn[6].IN1
dataIn[7] => dataIn[7].IN1
dataIn[8] => dataIn[8].IN1
dataIn[9] => dataIn[9].IN1
dataIn[10] => dataIn[10].IN1
dataIn[11] => dataIn[11].IN1
dataIn[12] => dataIn[12].IN1
dataIn[13] => dataIn[13].IN1
dataIn[14] => dataIn[14].IN1
dataIn[15] => dataIn[15].IN1
dataIn[16] => dataIn[16].IN1
dataIn[17] => dataIn[17].IN1
dataIn[18] => dataIn[18].IN1
dataIn[19] => dataIn[19].IN1
dataIn[20] => dataIn[20].IN1
dataIn[21] => dataIn[21].IN1
dataIn[22] => dataIn[22].IN1
dataIn[23] => dataIn[23].IN1
dataIn[24] => dataIn[24].IN1
dataIn[25] => dataIn[25].IN1
dataIn[26] => dataIn[26].IN1
dataIn[27] => dataIn[27].IN1
dataIn[28] => dataIn[28].IN1
dataIn[29] => dataIn[29].IN1
dataIn[30] => dataIn[30].IN1
dataIn[31] => dataIn[31].IN1
wr => wr.IN1


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[10].m|mux2_1:wrctrl
c[0] <= mux21[0].out.DB_MAX_OUTPUT_PORT_TYPE
c[1] <= mux21[1].out.DB_MAX_OUTPUT_PORT_TYPE
c[2] <= mux21[2].out.DB_MAX_OUTPUT_PORT_TYPE
c[3] <= mux21[3].out.DB_MAX_OUTPUT_PORT_TYPE
c[4] <= mux21[4].out.DB_MAX_OUTPUT_PORT_TYPE
c[5] <= mux21[5].out.DB_MAX_OUTPUT_PORT_TYPE
c[6] <= mux21[6].out.DB_MAX_OUTPUT_PORT_TYPE
c[7] <= mux21[7].out.DB_MAX_OUTPUT_PORT_TYPE
c[8] <= mux21[8].out.DB_MAX_OUTPUT_PORT_TYPE
c[9] <= mux21[9].out.DB_MAX_OUTPUT_PORT_TYPE
c[10] <= mux21[10].out.DB_MAX_OUTPUT_PORT_TYPE
c[11] <= mux21[11].out.DB_MAX_OUTPUT_PORT_TYPE
c[12] <= mux21[12].out.DB_MAX_OUTPUT_PORT_TYPE
c[13] <= mux21[13].out.DB_MAX_OUTPUT_PORT_TYPE
c[14] <= mux21[14].out.DB_MAX_OUTPUT_PORT_TYPE
c[15] <= mux21[15].out.DB_MAX_OUTPUT_PORT_TYPE
c[16] <= mux21[16].out.DB_MAX_OUTPUT_PORT_TYPE
c[17] <= mux21[17].out.DB_MAX_OUTPUT_PORT_TYPE
c[18] <= mux21[18].out.DB_MAX_OUTPUT_PORT_TYPE
c[19] <= mux21[19].out.DB_MAX_OUTPUT_PORT_TYPE
c[20] <= mux21[20].out.DB_MAX_OUTPUT_PORT_TYPE
c[21] <= mux21[21].out.DB_MAX_OUTPUT_PORT_TYPE
c[22] <= mux21[22].out.DB_MAX_OUTPUT_PORT_TYPE
c[23] <= mux21[23].out.DB_MAX_OUTPUT_PORT_TYPE
c[24] <= mux21[24].out.DB_MAX_OUTPUT_PORT_TYPE
c[25] <= mux21[25].out.DB_MAX_OUTPUT_PORT_TYPE
c[26] <= mux21[26].out.DB_MAX_OUTPUT_PORT_TYPE
c[27] <= mux21[27].out.DB_MAX_OUTPUT_PORT_TYPE
c[28] <= mux21[28].out.DB_MAX_OUTPUT_PORT_TYPE
c[29] <= mux21[29].out.DB_MAX_OUTPUT_PORT_TYPE
c[30] <= mux21[30].out.DB_MAX_OUTPUT_PORT_TYPE
c[31] <= mux21[31].out.DB_MAX_OUTPUT_PORT_TYPE
a[0] => mux21[0].a1.IN0
a[1] => mux21[1].a1.IN0
a[2] => mux21[2].a1.IN0
a[3] => mux21[3].a1.IN0
a[4] => mux21[4].a1.IN0
a[5] => mux21[5].a1.IN0
a[6] => mux21[6].a1.IN0
a[7] => mux21[7].a1.IN0
a[8] => mux21[8].a1.IN0
a[9] => mux21[9].a1.IN0
a[10] => mux21[10].a1.IN0
a[11] => mux21[11].a1.IN0
a[12] => mux21[12].a1.IN0
a[13] => mux21[13].a1.IN0
a[14] => mux21[14].a1.IN0
a[15] => mux21[15].a1.IN0
a[16] => mux21[16].a1.IN0
a[17] => mux21[17].a1.IN0
a[18] => mux21[18].a1.IN0
a[19] => mux21[19].a1.IN0
a[20] => mux21[20].a1.IN0
a[21] => mux21[21].a1.IN0
a[22] => mux21[22].a1.IN0
a[23] => mux21[23].a1.IN0
a[24] => mux21[24].a1.IN0
a[25] => mux21[25].a1.IN0
a[26] => mux21[26].a1.IN0
a[27] => mux21[27].a1.IN0
a[28] => mux21[28].a1.IN0
a[29] => mux21[29].a1.IN0
a[30] => mux21[30].a1.IN0
a[31] => mux21[31].a1.IN0
b[0] => mux21[0].a2.IN1
b[1] => mux21[1].a2.IN1
b[2] => mux21[2].a2.IN1
b[3] => mux21[3].a2.IN1
b[4] => mux21[4].a2.IN1
b[5] => mux21[5].a2.IN1
b[6] => mux21[6].a2.IN1
b[7] => mux21[7].a2.IN1
b[8] => mux21[8].a2.IN1
b[9] => mux21[9].a2.IN1
b[10] => mux21[10].a2.IN1
b[11] => mux21[11].a2.IN1
b[12] => mux21[12].a2.IN1
b[13] => mux21[13].a2.IN1
b[14] => mux21[14].a2.IN1
b[15] => mux21[15].a2.IN1
b[16] => mux21[16].a2.IN1
b[17] => mux21[17].a2.IN1
b[18] => mux21[18].a2.IN1
b[19] => mux21[19].a2.IN1
b[20] => mux21[20].a2.IN1
b[21] => mux21[21].a2.IN1
b[22] => mux21[22].a2.IN1
b[23] => mux21[23].a2.IN1
b[24] => mux21[24].a2.IN1
b[25] => mux21[25].a2.IN1
b[26] => mux21[26].a2.IN1
b[27] => mux21[27].a2.IN1
b[28] => mux21[28].a2.IN1
b[29] => mux21[29].a2.IN1
b[30] => mux21[30].a2.IN1
b[31] => mux21[31].a2.IN1
sel => n2.DATAIN
sel => mux21[0].a1.IN1
sel => mux21[1].a1.IN1
sel => mux21[2].a1.IN1
sel => mux21[3].a1.IN1
sel => mux21[4].a1.IN1
sel => mux21[5].a1.IN1
sel => mux21[6].a1.IN1
sel => mux21[7].a1.IN1
sel => mux21[8].a1.IN1
sel => mux21[9].a1.IN1
sel => mux21[10].a1.IN1
sel => mux21[11].a1.IN1
sel => mux21[12].a1.IN1
sel => mux21[13].a1.IN1
sel => mux21[14].a1.IN1
sel => mux21[15].a1.IN1
sel => mux21[16].a1.IN1
sel => mux21[17].a1.IN1
sel => mux21[18].a1.IN1
sel => mux21[19].a1.IN1
sel => mux21[20].a1.IN1
sel => mux21[21].a1.IN1
sel => mux21[22].a1.IN1
sel => mux21[23].a1.IN1
sel => mux21[24].a1.IN1
sel => mux21[25].a1.IN1
sel => mux21[26].a1.IN1
sel => mux21[27].a1.IN1
sel => mux21[28].a1.IN1
sel => mux21[29].a1.IN1
sel => mux21[30].a1.IN1
sel => mux21[31].a1.IN1


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[10].m|registerRow:rr
data[0] <= Dflipflop:df[0].d.port0
data[1] <= Dflipflop:df[1].d.port0
data[2] <= Dflipflop:df[2].d.port0
data[3] <= Dflipflop:df[3].d.port0
data[4] <= Dflipflop:df[4].d.port0
data[5] <= Dflipflop:df[5].d.port0
data[6] <= Dflipflop:df[6].d.port0
data[7] <= Dflipflop:df[7].d.port0
data[8] <= Dflipflop:df[8].d.port0
data[9] <= Dflipflop:df[9].d.port0
data[10] <= Dflipflop:df[10].d.port0
data[11] <= Dflipflop:df[11].d.port0
data[12] <= Dflipflop:df[12].d.port0
data[13] <= Dflipflop:df[13].d.port0
data[14] <= Dflipflop:df[14].d.port0
data[15] <= Dflipflop:df[15].d.port0
data[16] <= Dflipflop:df[16].d.port0
data[17] <= Dflipflop:df[17].d.port0
data[18] <= Dflipflop:df[18].d.port0
data[19] <= Dflipflop:df[19].d.port0
data[20] <= Dflipflop:df[20].d.port0
data[21] <= Dflipflop:df[21].d.port0
data[22] <= Dflipflop:df[22].d.port0
data[23] <= Dflipflop:df[23].d.port0
data[24] <= Dflipflop:df[24].d.port0
data[25] <= Dflipflop:df[25].d.port0
data[26] <= Dflipflop:df[26].d.port0
data[27] <= Dflipflop:df[27].d.port0
data[28] <= Dflipflop:df[28].d.port0
data[29] <= Dflipflop:df[29].d.port0
data[30] <= Dflipflop:df[30].d.port0
data[31] <= Dflipflop:df[31].d.port0
clk => clk.IN32
reset => reset.IN32
dataIn[0] => dataIn[0].IN1
dataIn[1] => dataIn[1].IN1
dataIn[2] => dataIn[2].IN1
dataIn[3] => dataIn[3].IN1
dataIn[4] => dataIn[4].IN1
dataIn[5] => dataIn[5].IN1
dataIn[6] => dataIn[6].IN1
dataIn[7] => dataIn[7].IN1
dataIn[8] => dataIn[8].IN1
dataIn[9] => dataIn[9].IN1
dataIn[10] => dataIn[10].IN1
dataIn[11] => dataIn[11].IN1
dataIn[12] => dataIn[12].IN1
dataIn[13] => dataIn[13].IN1
dataIn[14] => dataIn[14].IN1
dataIn[15] => dataIn[15].IN1
dataIn[16] => dataIn[16].IN1
dataIn[17] => dataIn[17].IN1
dataIn[18] => dataIn[18].IN1
dataIn[19] => dataIn[19].IN1
dataIn[20] => dataIn[20].IN1
dataIn[21] => dataIn[21].IN1
dataIn[22] => dataIn[22].IN1
dataIn[23] => dataIn[23].IN1
dataIn[24] => dataIn[24].IN1
dataIn[25] => dataIn[25].IN1
dataIn[26] => dataIn[26].IN1
dataIn[27] => dataIn[27].IN1
dataIn[28] => dataIn[28].IN1
dataIn[29] => dataIn[29].IN1
dataIn[30] => dataIn[30].IN1
dataIn[31] => dataIn[31].IN1


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[10].m|registerRow:rr|Dflipflop:df[0].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[10].m|registerRow:rr|Dflipflop:df[1].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[10].m|registerRow:rr|Dflipflop:df[2].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[10].m|registerRow:rr|Dflipflop:df[3].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[10].m|registerRow:rr|Dflipflop:df[4].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[10].m|registerRow:rr|Dflipflop:df[5].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[10].m|registerRow:rr|Dflipflop:df[6].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[10].m|registerRow:rr|Dflipflop:df[7].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[10].m|registerRow:rr|Dflipflop:df[8].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[10].m|registerRow:rr|Dflipflop:df[9].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[10].m|registerRow:rr|Dflipflop:df[10].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[10].m|registerRow:rr|Dflipflop:df[11].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[10].m|registerRow:rr|Dflipflop:df[12].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[10].m|registerRow:rr|Dflipflop:df[13].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[10].m|registerRow:rr|Dflipflop:df[14].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[10].m|registerRow:rr|Dflipflop:df[15].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[10].m|registerRow:rr|Dflipflop:df[16].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[10].m|registerRow:rr|Dflipflop:df[17].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[10].m|registerRow:rr|Dflipflop:df[18].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[10].m|registerRow:rr|Dflipflop:df[19].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[10].m|registerRow:rr|Dflipflop:df[20].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[10].m|registerRow:rr|Dflipflop:df[21].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[10].m|registerRow:rr|Dflipflop:df[22].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[10].m|registerRow:rr|Dflipflop:df[23].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[10].m|registerRow:rr|Dflipflop:df[24].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[10].m|registerRow:rr|Dflipflop:df[25].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[10].m|registerRow:rr|Dflipflop:df[26].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[10].m|registerRow:rr|Dflipflop:df[27].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[10].m|registerRow:rr|Dflipflop:df[28].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[10].m|registerRow:rr|Dflipflop:df[29].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[10].m|registerRow:rr|Dflipflop:df[30].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[10].m|registerRow:rr|Dflipflop:df[31].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[11].m
dataOut[0] <= dataOut[0].DB_MAX_OUTPUT_PORT_TYPE
dataOut[1] <= dataOut[1].DB_MAX_OUTPUT_PORT_TYPE
dataOut[2] <= dataOut[2].DB_MAX_OUTPUT_PORT_TYPE
dataOut[3] <= dataOut[3].DB_MAX_OUTPUT_PORT_TYPE
dataOut[4] <= dataOut[4].DB_MAX_OUTPUT_PORT_TYPE
dataOut[5] <= dataOut[5].DB_MAX_OUTPUT_PORT_TYPE
dataOut[6] <= dataOut[6].DB_MAX_OUTPUT_PORT_TYPE
dataOut[7] <= dataOut[7].DB_MAX_OUTPUT_PORT_TYPE
dataOut[8] <= dataOut[8].DB_MAX_OUTPUT_PORT_TYPE
dataOut[9] <= dataOut[9].DB_MAX_OUTPUT_PORT_TYPE
dataOut[10] <= dataOut[10].DB_MAX_OUTPUT_PORT_TYPE
dataOut[11] <= dataOut[11].DB_MAX_OUTPUT_PORT_TYPE
dataOut[12] <= dataOut[12].DB_MAX_OUTPUT_PORT_TYPE
dataOut[13] <= dataOut[13].DB_MAX_OUTPUT_PORT_TYPE
dataOut[14] <= dataOut[14].DB_MAX_OUTPUT_PORT_TYPE
dataOut[15] <= dataOut[15].DB_MAX_OUTPUT_PORT_TYPE
dataOut[16] <= dataOut[16].DB_MAX_OUTPUT_PORT_TYPE
dataOut[17] <= dataOut[17].DB_MAX_OUTPUT_PORT_TYPE
dataOut[18] <= dataOut[18].DB_MAX_OUTPUT_PORT_TYPE
dataOut[19] <= dataOut[19].DB_MAX_OUTPUT_PORT_TYPE
dataOut[20] <= dataOut[20].DB_MAX_OUTPUT_PORT_TYPE
dataOut[21] <= dataOut[21].DB_MAX_OUTPUT_PORT_TYPE
dataOut[22] <= dataOut[22].DB_MAX_OUTPUT_PORT_TYPE
dataOut[23] <= dataOut[23].DB_MAX_OUTPUT_PORT_TYPE
dataOut[24] <= dataOut[24].DB_MAX_OUTPUT_PORT_TYPE
dataOut[25] <= dataOut[25].DB_MAX_OUTPUT_PORT_TYPE
dataOut[26] <= dataOut[26].DB_MAX_OUTPUT_PORT_TYPE
dataOut[27] <= dataOut[27].DB_MAX_OUTPUT_PORT_TYPE
dataOut[28] <= dataOut[28].DB_MAX_OUTPUT_PORT_TYPE
dataOut[29] <= dataOut[29].DB_MAX_OUTPUT_PORT_TYPE
dataOut[30] <= dataOut[30].DB_MAX_OUTPUT_PORT_TYPE
dataOut[31] <= dataOut[31].DB_MAX_OUTPUT_PORT_TYPE
clk => clk.IN1
reset => reset.IN1
dataIn[0] => dataIn[0].IN1
dataIn[1] => dataIn[1].IN1
dataIn[2] => dataIn[2].IN1
dataIn[3] => dataIn[3].IN1
dataIn[4] => dataIn[4].IN1
dataIn[5] => dataIn[5].IN1
dataIn[6] => dataIn[6].IN1
dataIn[7] => dataIn[7].IN1
dataIn[8] => dataIn[8].IN1
dataIn[9] => dataIn[9].IN1
dataIn[10] => dataIn[10].IN1
dataIn[11] => dataIn[11].IN1
dataIn[12] => dataIn[12].IN1
dataIn[13] => dataIn[13].IN1
dataIn[14] => dataIn[14].IN1
dataIn[15] => dataIn[15].IN1
dataIn[16] => dataIn[16].IN1
dataIn[17] => dataIn[17].IN1
dataIn[18] => dataIn[18].IN1
dataIn[19] => dataIn[19].IN1
dataIn[20] => dataIn[20].IN1
dataIn[21] => dataIn[21].IN1
dataIn[22] => dataIn[22].IN1
dataIn[23] => dataIn[23].IN1
dataIn[24] => dataIn[24].IN1
dataIn[25] => dataIn[25].IN1
dataIn[26] => dataIn[26].IN1
dataIn[27] => dataIn[27].IN1
dataIn[28] => dataIn[28].IN1
dataIn[29] => dataIn[29].IN1
dataIn[30] => dataIn[30].IN1
dataIn[31] => dataIn[31].IN1
wr => wr.IN1


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[11].m|mux2_1:wrctrl
c[0] <= mux21[0].out.DB_MAX_OUTPUT_PORT_TYPE
c[1] <= mux21[1].out.DB_MAX_OUTPUT_PORT_TYPE
c[2] <= mux21[2].out.DB_MAX_OUTPUT_PORT_TYPE
c[3] <= mux21[3].out.DB_MAX_OUTPUT_PORT_TYPE
c[4] <= mux21[4].out.DB_MAX_OUTPUT_PORT_TYPE
c[5] <= mux21[5].out.DB_MAX_OUTPUT_PORT_TYPE
c[6] <= mux21[6].out.DB_MAX_OUTPUT_PORT_TYPE
c[7] <= mux21[7].out.DB_MAX_OUTPUT_PORT_TYPE
c[8] <= mux21[8].out.DB_MAX_OUTPUT_PORT_TYPE
c[9] <= mux21[9].out.DB_MAX_OUTPUT_PORT_TYPE
c[10] <= mux21[10].out.DB_MAX_OUTPUT_PORT_TYPE
c[11] <= mux21[11].out.DB_MAX_OUTPUT_PORT_TYPE
c[12] <= mux21[12].out.DB_MAX_OUTPUT_PORT_TYPE
c[13] <= mux21[13].out.DB_MAX_OUTPUT_PORT_TYPE
c[14] <= mux21[14].out.DB_MAX_OUTPUT_PORT_TYPE
c[15] <= mux21[15].out.DB_MAX_OUTPUT_PORT_TYPE
c[16] <= mux21[16].out.DB_MAX_OUTPUT_PORT_TYPE
c[17] <= mux21[17].out.DB_MAX_OUTPUT_PORT_TYPE
c[18] <= mux21[18].out.DB_MAX_OUTPUT_PORT_TYPE
c[19] <= mux21[19].out.DB_MAX_OUTPUT_PORT_TYPE
c[20] <= mux21[20].out.DB_MAX_OUTPUT_PORT_TYPE
c[21] <= mux21[21].out.DB_MAX_OUTPUT_PORT_TYPE
c[22] <= mux21[22].out.DB_MAX_OUTPUT_PORT_TYPE
c[23] <= mux21[23].out.DB_MAX_OUTPUT_PORT_TYPE
c[24] <= mux21[24].out.DB_MAX_OUTPUT_PORT_TYPE
c[25] <= mux21[25].out.DB_MAX_OUTPUT_PORT_TYPE
c[26] <= mux21[26].out.DB_MAX_OUTPUT_PORT_TYPE
c[27] <= mux21[27].out.DB_MAX_OUTPUT_PORT_TYPE
c[28] <= mux21[28].out.DB_MAX_OUTPUT_PORT_TYPE
c[29] <= mux21[29].out.DB_MAX_OUTPUT_PORT_TYPE
c[30] <= mux21[30].out.DB_MAX_OUTPUT_PORT_TYPE
c[31] <= mux21[31].out.DB_MAX_OUTPUT_PORT_TYPE
a[0] => mux21[0].a1.IN0
a[1] => mux21[1].a1.IN0
a[2] => mux21[2].a1.IN0
a[3] => mux21[3].a1.IN0
a[4] => mux21[4].a1.IN0
a[5] => mux21[5].a1.IN0
a[6] => mux21[6].a1.IN0
a[7] => mux21[7].a1.IN0
a[8] => mux21[8].a1.IN0
a[9] => mux21[9].a1.IN0
a[10] => mux21[10].a1.IN0
a[11] => mux21[11].a1.IN0
a[12] => mux21[12].a1.IN0
a[13] => mux21[13].a1.IN0
a[14] => mux21[14].a1.IN0
a[15] => mux21[15].a1.IN0
a[16] => mux21[16].a1.IN0
a[17] => mux21[17].a1.IN0
a[18] => mux21[18].a1.IN0
a[19] => mux21[19].a1.IN0
a[20] => mux21[20].a1.IN0
a[21] => mux21[21].a1.IN0
a[22] => mux21[22].a1.IN0
a[23] => mux21[23].a1.IN0
a[24] => mux21[24].a1.IN0
a[25] => mux21[25].a1.IN0
a[26] => mux21[26].a1.IN0
a[27] => mux21[27].a1.IN0
a[28] => mux21[28].a1.IN0
a[29] => mux21[29].a1.IN0
a[30] => mux21[30].a1.IN0
a[31] => mux21[31].a1.IN0
b[0] => mux21[0].a2.IN1
b[1] => mux21[1].a2.IN1
b[2] => mux21[2].a2.IN1
b[3] => mux21[3].a2.IN1
b[4] => mux21[4].a2.IN1
b[5] => mux21[5].a2.IN1
b[6] => mux21[6].a2.IN1
b[7] => mux21[7].a2.IN1
b[8] => mux21[8].a2.IN1
b[9] => mux21[9].a2.IN1
b[10] => mux21[10].a2.IN1
b[11] => mux21[11].a2.IN1
b[12] => mux21[12].a2.IN1
b[13] => mux21[13].a2.IN1
b[14] => mux21[14].a2.IN1
b[15] => mux21[15].a2.IN1
b[16] => mux21[16].a2.IN1
b[17] => mux21[17].a2.IN1
b[18] => mux21[18].a2.IN1
b[19] => mux21[19].a2.IN1
b[20] => mux21[20].a2.IN1
b[21] => mux21[21].a2.IN1
b[22] => mux21[22].a2.IN1
b[23] => mux21[23].a2.IN1
b[24] => mux21[24].a2.IN1
b[25] => mux21[25].a2.IN1
b[26] => mux21[26].a2.IN1
b[27] => mux21[27].a2.IN1
b[28] => mux21[28].a2.IN1
b[29] => mux21[29].a2.IN1
b[30] => mux21[30].a2.IN1
b[31] => mux21[31].a2.IN1
sel => n2.DATAIN
sel => mux21[0].a1.IN1
sel => mux21[1].a1.IN1
sel => mux21[2].a1.IN1
sel => mux21[3].a1.IN1
sel => mux21[4].a1.IN1
sel => mux21[5].a1.IN1
sel => mux21[6].a1.IN1
sel => mux21[7].a1.IN1
sel => mux21[8].a1.IN1
sel => mux21[9].a1.IN1
sel => mux21[10].a1.IN1
sel => mux21[11].a1.IN1
sel => mux21[12].a1.IN1
sel => mux21[13].a1.IN1
sel => mux21[14].a1.IN1
sel => mux21[15].a1.IN1
sel => mux21[16].a1.IN1
sel => mux21[17].a1.IN1
sel => mux21[18].a1.IN1
sel => mux21[19].a1.IN1
sel => mux21[20].a1.IN1
sel => mux21[21].a1.IN1
sel => mux21[22].a1.IN1
sel => mux21[23].a1.IN1
sel => mux21[24].a1.IN1
sel => mux21[25].a1.IN1
sel => mux21[26].a1.IN1
sel => mux21[27].a1.IN1
sel => mux21[28].a1.IN1
sel => mux21[29].a1.IN1
sel => mux21[30].a1.IN1
sel => mux21[31].a1.IN1


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[11].m|registerRow:rr
data[0] <= Dflipflop:df[0].d.port0
data[1] <= Dflipflop:df[1].d.port0
data[2] <= Dflipflop:df[2].d.port0
data[3] <= Dflipflop:df[3].d.port0
data[4] <= Dflipflop:df[4].d.port0
data[5] <= Dflipflop:df[5].d.port0
data[6] <= Dflipflop:df[6].d.port0
data[7] <= Dflipflop:df[7].d.port0
data[8] <= Dflipflop:df[8].d.port0
data[9] <= Dflipflop:df[9].d.port0
data[10] <= Dflipflop:df[10].d.port0
data[11] <= Dflipflop:df[11].d.port0
data[12] <= Dflipflop:df[12].d.port0
data[13] <= Dflipflop:df[13].d.port0
data[14] <= Dflipflop:df[14].d.port0
data[15] <= Dflipflop:df[15].d.port0
data[16] <= Dflipflop:df[16].d.port0
data[17] <= Dflipflop:df[17].d.port0
data[18] <= Dflipflop:df[18].d.port0
data[19] <= Dflipflop:df[19].d.port0
data[20] <= Dflipflop:df[20].d.port0
data[21] <= Dflipflop:df[21].d.port0
data[22] <= Dflipflop:df[22].d.port0
data[23] <= Dflipflop:df[23].d.port0
data[24] <= Dflipflop:df[24].d.port0
data[25] <= Dflipflop:df[25].d.port0
data[26] <= Dflipflop:df[26].d.port0
data[27] <= Dflipflop:df[27].d.port0
data[28] <= Dflipflop:df[28].d.port0
data[29] <= Dflipflop:df[29].d.port0
data[30] <= Dflipflop:df[30].d.port0
data[31] <= Dflipflop:df[31].d.port0
clk => clk.IN32
reset => reset.IN32
dataIn[0] => dataIn[0].IN1
dataIn[1] => dataIn[1].IN1
dataIn[2] => dataIn[2].IN1
dataIn[3] => dataIn[3].IN1
dataIn[4] => dataIn[4].IN1
dataIn[5] => dataIn[5].IN1
dataIn[6] => dataIn[6].IN1
dataIn[7] => dataIn[7].IN1
dataIn[8] => dataIn[8].IN1
dataIn[9] => dataIn[9].IN1
dataIn[10] => dataIn[10].IN1
dataIn[11] => dataIn[11].IN1
dataIn[12] => dataIn[12].IN1
dataIn[13] => dataIn[13].IN1
dataIn[14] => dataIn[14].IN1
dataIn[15] => dataIn[15].IN1
dataIn[16] => dataIn[16].IN1
dataIn[17] => dataIn[17].IN1
dataIn[18] => dataIn[18].IN1
dataIn[19] => dataIn[19].IN1
dataIn[20] => dataIn[20].IN1
dataIn[21] => dataIn[21].IN1
dataIn[22] => dataIn[22].IN1
dataIn[23] => dataIn[23].IN1
dataIn[24] => dataIn[24].IN1
dataIn[25] => dataIn[25].IN1
dataIn[26] => dataIn[26].IN1
dataIn[27] => dataIn[27].IN1
dataIn[28] => dataIn[28].IN1
dataIn[29] => dataIn[29].IN1
dataIn[30] => dataIn[30].IN1
dataIn[31] => dataIn[31].IN1


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[11].m|registerRow:rr|Dflipflop:df[0].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[11].m|registerRow:rr|Dflipflop:df[1].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[11].m|registerRow:rr|Dflipflop:df[2].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[11].m|registerRow:rr|Dflipflop:df[3].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[11].m|registerRow:rr|Dflipflop:df[4].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[11].m|registerRow:rr|Dflipflop:df[5].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[11].m|registerRow:rr|Dflipflop:df[6].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[11].m|registerRow:rr|Dflipflop:df[7].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[11].m|registerRow:rr|Dflipflop:df[8].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[11].m|registerRow:rr|Dflipflop:df[9].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[11].m|registerRow:rr|Dflipflop:df[10].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[11].m|registerRow:rr|Dflipflop:df[11].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[11].m|registerRow:rr|Dflipflop:df[12].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[11].m|registerRow:rr|Dflipflop:df[13].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[11].m|registerRow:rr|Dflipflop:df[14].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[11].m|registerRow:rr|Dflipflop:df[15].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[11].m|registerRow:rr|Dflipflop:df[16].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[11].m|registerRow:rr|Dflipflop:df[17].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[11].m|registerRow:rr|Dflipflop:df[18].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[11].m|registerRow:rr|Dflipflop:df[19].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[11].m|registerRow:rr|Dflipflop:df[20].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[11].m|registerRow:rr|Dflipflop:df[21].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[11].m|registerRow:rr|Dflipflop:df[22].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[11].m|registerRow:rr|Dflipflop:df[23].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[11].m|registerRow:rr|Dflipflop:df[24].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[11].m|registerRow:rr|Dflipflop:df[25].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[11].m|registerRow:rr|Dflipflop:df[26].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[11].m|registerRow:rr|Dflipflop:df[27].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[11].m|registerRow:rr|Dflipflop:df[28].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[11].m|registerRow:rr|Dflipflop:df[29].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[11].m|registerRow:rr|Dflipflop:df[30].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[11].m|registerRow:rr|Dflipflop:df[31].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[12].m
dataOut[0] <= dataOut[0].DB_MAX_OUTPUT_PORT_TYPE
dataOut[1] <= dataOut[1].DB_MAX_OUTPUT_PORT_TYPE
dataOut[2] <= dataOut[2].DB_MAX_OUTPUT_PORT_TYPE
dataOut[3] <= dataOut[3].DB_MAX_OUTPUT_PORT_TYPE
dataOut[4] <= dataOut[4].DB_MAX_OUTPUT_PORT_TYPE
dataOut[5] <= dataOut[5].DB_MAX_OUTPUT_PORT_TYPE
dataOut[6] <= dataOut[6].DB_MAX_OUTPUT_PORT_TYPE
dataOut[7] <= dataOut[7].DB_MAX_OUTPUT_PORT_TYPE
dataOut[8] <= dataOut[8].DB_MAX_OUTPUT_PORT_TYPE
dataOut[9] <= dataOut[9].DB_MAX_OUTPUT_PORT_TYPE
dataOut[10] <= dataOut[10].DB_MAX_OUTPUT_PORT_TYPE
dataOut[11] <= dataOut[11].DB_MAX_OUTPUT_PORT_TYPE
dataOut[12] <= dataOut[12].DB_MAX_OUTPUT_PORT_TYPE
dataOut[13] <= dataOut[13].DB_MAX_OUTPUT_PORT_TYPE
dataOut[14] <= dataOut[14].DB_MAX_OUTPUT_PORT_TYPE
dataOut[15] <= dataOut[15].DB_MAX_OUTPUT_PORT_TYPE
dataOut[16] <= dataOut[16].DB_MAX_OUTPUT_PORT_TYPE
dataOut[17] <= dataOut[17].DB_MAX_OUTPUT_PORT_TYPE
dataOut[18] <= dataOut[18].DB_MAX_OUTPUT_PORT_TYPE
dataOut[19] <= dataOut[19].DB_MAX_OUTPUT_PORT_TYPE
dataOut[20] <= dataOut[20].DB_MAX_OUTPUT_PORT_TYPE
dataOut[21] <= dataOut[21].DB_MAX_OUTPUT_PORT_TYPE
dataOut[22] <= dataOut[22].DB_MAX_OUTPUT_PORT_TYPE
dataOut[23] <= dataOut[23].DB_MAX_OUTPUT_PORT_TYPE
dataOut[24] <= dataOut[24].DB_MAX_OUTPUT_PORT_TYPE
dataOut[25] <= dataOut[25].DB_MAX_OUTPUT_PORT_TYPE
dataOut[26] <= dataOut[26].DB_MAX_OUTPUT_PORT_TYPE
dataOut[27] <= dataOut[27].DB_MAX_OUTPUT_PORT_TYPE
dataOut[28] <= dataOut[28].DB_MAX_OUTPUT_PORT_TYPE
dataOut[29] <= dataOut[29].DB_MAX_OUTPUT_PORT_TYPE
dataOut[30] <= dataOut[30].DB_MAX_OUTPUT_PORT_TYPE
dataOut[31] <= dataOut[31].DB_MAX_OUTPUT_PORT_TYPE
clk => clk.IN1
reset => reset.IN1
dataIn[0] => dataIn[0].IN1
dataIn[1] => dataIn[1].IN1
dataIn[2] => dataIn[2].IN1
dataIn[3] => dataIn[3].IN1
dataIn[4] => dataIn[4].IN1
dataIn[5] => dataIn[5].IN1
dataIn[6] => dataIn[6].IN1
dataIn[7] => dataIn[7].IN1
dataIn[8] => dataIn[8].IN1
dataIn[9] => dataIn[9].IN1
dataIn[10] => dataIn[10].IN1
dataIn[11] => dataIn[11].IN1
dataIn[12] => dataIn[12].IN1
dataIn[13] => dataIn[13].IN1
dataIn[14] => dataIn[14].IN1
dataIn[15] => dataIn[15].IN1
dataIn[16] => dataIn[16].IN1
dataIn[17] => dataIn[17].IN1
dataIn[18] => dataIn[18].IN1
dataIn[19] => dataIn[19].IN1
dataIn[20] => dataIn[20].IN1
dataIn[21] => dataIn[21].IN1
dataIn[22] => dataIn[22].IN1
dataIn[23] => dataIn[23].IN1
dataIn[24] => dataIn[24].IN1
dataIn[25] => dataIn[25].IN1
dataIn[26] => dataIn[26].IN1
dataIn[27] => dataIn[27].IN1
dataIn[28] => dataIn[28].IN1
dataIn[29] => dataIn[29].IN1
dataIn[30] => dataIn[30].IN1
dataIn[31] => dataIn[31].IN1
wr => wr.IN1


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[12].m|mux2_1:wrctrl
c[0] <= mux21[0].out.DB_MAX_OUTPUT_PORT_TYPE
c[1] <= mux21[1].out.DB_MAX_OUTPUT_PORT_TYPE
c[2] <= mux21[2].out.DB_MAX_OUTPUT_PORT_TYPE
c[3] <= mux21[3].out.DB_MAX_OUTPUT_PORT_TYPE
c[4] <= mux21[4].out.DB_MAX_OUTPUT_PORT_TYPE
c[5] <= mux21[5].out.DB_MAX_OUTPUT_PORT_TYPE
c[6] <= mux21[6].out.DB_MAX_OUTPUT_PORT_TYPE
c[7] <= mux21[7].out.DB_MAX_OUTPUT_PORT_TYPE
c[8] <= mux21[8].out.DB_MAX_OUTPUT_PORT_TYPE
c[9] <= mux21[9].out.DB_MAX_OUTPUT_PORT_TYPE
c[10] <= mux21[10].out.DB_MAX_OUTPUT_PORT_TYPE
c[11] <= mux21[11].out.DB_MAX_OUTPUT_PORT_TYPE
c[12] <= mux21[12].out.DB_MAX_OUTPUT_PORT_TYPE
c[13] <= mux21[13].out.DB_MAX_OUTPUT_PORT_TYPE
c[14] <= mux21[14].out.DB_MAX_OUTPUT_PORT_TYPE
c[15] <= mux21[15].out.DB_MAX_OUTPUT_PORT_TYPE
c[16] <= mux21[16].out.DB_MAX_OUTPUT_PORT_TYPE
c[17] <= mux21[17].out.DB_MAX_OUTPUT_PORT_TYPE
c[18] <= mux21[18].out.DB_MAX_OUTPUT_PORT_TYPE
c[19] <= mux21[19].out.DB_MAX_OUTPUT_PORT_TYPE
c[20] <= mux21[20].out.DB_MAX_OUTPUT_PORT_TYPE
c[21] <= mux21[21].out.DB_MAX_OUTPUT_PORT_TYPE
c[22] <= mux21[22].out.DB_MAX_OUTPUT_PORT_TYPE
c[23] <= mux21[23].out.DB_MAX_OUTPUT_PORT_TYPE
c[24] <= mux21[24].out.DB_MAX_OUTPUT_PORT_TYPE
c[25] <= mux21[25].out.DB_MAX_OUTPUT_PORT_TYPE
c[26] <= mux21[26].out.DB_MAX_OUTPUT_PORT_TYPE
c[27] <= mux21[27].out.DB_MAX_OUTPUT_PORT_TYPE
c[28] <= mux21[28].out.DB_MAX_OUTPUT_PORT_TYPE
c[29] <= mux21[29].out.DB_MAX_OUTPUT_PORT_TYPE
c[30] <= mux21[30].out.DB_MAX_OUTPUT_PORT_TYPE
c[31] <= mux21[31].out.DB_MAX_OUTPUT_PORT_TYPE
a[0] => mux21[0].a1.IN0
a[1] => mux21[1].a1.IN0
a[2] => mux21[2].a1.IN0
a[3] => mux21[3].a1.IN0
a[4] => mux21[4].a1.IN0
a[5] => mux21[5].a1.IN0
a[6] => mux21[6].a1.IN0
a[7] => mux21[7].a1.IN0
a[8] => mux21[8].a1.IN0
a[9] => mux21[9].a1.IN0
a[10] => mux21[10].a1.IN0
a[11] => mux21[11].a1.IN0
a[12] => mux21[12].a1.IN0
a[13] => mux21[13].a1.IN0
a[14] => mux21[14].a1.IN0
a[15] => mux21[15].a1.IN0
a[16] => mux21[16].a1.IN0
a[17] => mux21[17].a1.IN0
a[18] => mux21[18].a1.IN0
a[19] => mux21[19].a1.IN0
a[20] => mux21[20].a1.IN0
a[21] => mux21[21].a1.IN0
a[22] => mux21[22].a1.IN0
a[23] => mux21[23].a1.IN0
a[24] => mux21[24].a1.IN0
a[25] => mux21[25].a1.IN0
a[26] => mux21[26].a1.IN0
a[27] => mux21[27].a1.IN0
a[28] => mux21[28].a1.IN0
a[29] => mux21[29].a1.IN0
a[30] => mux21[30].a1.IN0
a[31] => mux21[31].a1.IN0
b[0] => mux21[0].a2.IN1
b[1] => mux21[1].a2.IN1
b[2] => mux21[2].a2.IN1
b[3] => mux21[3].a2.IN1
b[4] => mux21[4].a2.IN1
b[5] => mux21[5].a2.IN1
b[6] => mux21[6].a2.IN1
b[7] => mux21[7].a2.IN1
b[8] => mux21[8].a2.IN1
b[9] => mux21[9].a2.IN1
b[10] => mux21[10].a2.IN1
b[11] => mux21[11].a2.IN1
b[12] => mux21[12].a2.IN1
b[13] => mux21[13].a2.IN1
b[14] => mux21[14].a2.IN1
b[15] => mux21[15].a2.IN1
b[16] => mux21[16].a2.IN1
b[17] => mux21[17].a2.IN1
b[18] => mux21[18].a2.IN1
b[19] => mux21[19].a2.IN1
b[20] => mux21[20].a2.IN1
b[21] => mux21[21].a2.IN1
b[22] => mux21[22].a2.IN1
b[23] => mux21[23].a2.IN1
b[24] => mux21[24].a2.IN1
b[25] => mux21[25].a2.IN1
b[26] => mux21[26].a2.IN1
b[27] => mux21[27].a2.IN1
b[28] => mux21[28].a2.IN1
b[29] => mux21[29].a2.IN1
b[30] => mux21[30].a2.IN1
b[31] => mux21[31].a2.IN1
sel => n2.DATAIN
sel => mux21[0].a1.IN1
sel => mux21[1].a1.IN1
sel => mux21[2].a1.IN1
sel => mux21[3].a1.IN1
sel => mux21[4].a1.IN1
sel => mux21[5].a1.IN1
sel => mux21[6].a1.IN1
sel => mux21[7].a1.IN1
sel => mux21[8].a1.IN1
sel => mux21[9].a1.IN1
sel => mux21[10].a1.IN1
sel => mux21[11].a1.IN1
sel => mux21[12].a1.IN1
sel => mux21[13].a1.IN1
sel => mux21[14].a1.IN1
sel => mux21[15].a1.IN1
sel => mux21[16].a1.IN1
sel => mux21[17].a1.IN1
sel => mux21[18].a1.IN1
sel => mux21[19].a1.IN1
sel => mux21[20].a1.IN1
sel => mux21[21].a1.IN1
sel => mux21[22].a1.IN1
sel => mux21[23].a1.IN1
sel => mux21[24].a1.IN1
sel => mux21[25].a1.IN1
sel => mux21[26].a1.IN1
sel => mux21[27].a1.IN1
sel => mux21[28].a1.IN1
sel => mux21[29].a1.IN1
sel => mux21[30].a1.IN1
sel => mux21[31].a1.IN1


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[12].m|registerRow:rr
data[0] <= Dflipflop:df[0].d.port0
data[1] <= Dflipflop:df[1].d.port0
data[2] <= Dflipflop:df[2].d.port0
data[3] <= Dflipflop:df[3].d.port0
data[4] <= Dflipflop:df[4].d.port0
data[5] <= Dflipflop:df[5].d.port0
data[6] <= Dflipflop:df[6].d.port0
data[7] <= Dflipflop:df[7].d.port0
data[8] <= Dflipflop:df[8].d.port0
data[9] <= Dflipflop:df[9].d.port0
data[10] <= Dflipflop:df[10].d.port0
data[11] <= Dflipflop:df[11].d.port0
data[12] <= Dflipflop:df[12].d.port0
data[13] <= Dflipflop:df[13].d.port0
data[14] <= Dflipflop:df[14].d.port0
data[15] <= Dflipflop:df[15].d.port0
data[16] <= Dflipflop:df[16].d.port0
data[17] <= Dflipflop:df[17].d.port0
data[18] <= Dflipflop:df[18].d.port0
data[19] <= Dflipflop:df[19].d.port0
data[20] <= Dflipflop:df[20].d.port0
data[21] <= Dflipflop:df[21].d.port0
data[22] <= Dflipflop:df[22].d.port0
data[23] <= Dflipflop:df[23].d.port0
data[24] <= Dflipflop:df[24].d.port0
data[25] <= Dflipflop:df[25].d.port0
data[26] <= Dflipflop:df[26].d.port0
data[27] <= Dflipflop:df[27].d.port0
data[28] <= Dflipflop:df[28].d.port0
data[29] <= Dflipflop:df[29].d.port0
data[30] <= Dflipflop:df[30].d.port0
data[31] <= Dflipflop:df[31].d.port0
clk => clk.IN32
reset => reset.IN32
dataIn[0] => dataIn[0].IN1
dataIn[1] => dataIn[1].IN1
dataIn[2] => dataIn[2].IN1
dataIn[3] => dataIn[3].IN1
dataIn[4] => dataIn[4].IN1
dataIn[5] => dataIn[5].IN1
dataIn[6] => dataIn[6].IN1
dataIn[7] => dataIn[7].IN1
dataIn[8] => dataIn[8].IN1
dataIn[9] => dataIn[9].IN1
dataIn[10] => dataIn[10].IN1
dataIn[11] => dataIn[11].IN1
dataIn[12] => dataIn[12].IN1
dataIn[13] => dataIn[13].IN1
dataIn[14] => dataIn[14].IN1
dataIn[15] => dataIn[15].IN1
dataIn[16] => dataIn[16].IN1
dataIn[17] => dataIn[17].IN1
dataIn[18] => dataIn[18].IN1
dataIn[19] => dataIn[19].IN1
dataIn[20] => dataIn[20].IN1
dataIn[21] => dataIn[21].IN1
dataIn[22] => dataIn[22].IN1
dataIn[23] => dataIn[23].IN1
dataIn[24] => dataIn[24].IN1
dataIn[25] => dataIn[25].IN1
dataIn[26] => dataIn[26].IN1
dataIn[27] => dataIn[27].IN1
dataIn[28] => dataIn[28].IN1
dataIn[29] => dataIn[29].IN1
dataIn[30] => dataIn[30].IN1
dataIn[31] => dataIn[31].IN1


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[12].m|registerRow:rr|Dflipflop:df[0].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[12].m|registerRow:rr|Dflipflop:df[1].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[12].m|registerRow:rr|Dflipflop:df[2].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[12].m|registerRow:rr|Dflipflop:df[3].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[12].m|registerRow:rr|Dflipflop:df[4].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[12].m|registerRow:rr|Dflipflop:df[5].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[12].m|registerRow:rr|Dflipflop:df[6].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[12].m|registerRow:rr|Dflipflop:df[7].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[12].m|registerRow:rr|Dflipflop:df[8].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[12].m|registerRow:rr|Dflipflop:df[9].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[12].m|registerRow:rr|Dflipflop:df[10].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[12].m|registerRow:rr|Dflipflop:df[11].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[12].m|registerRow:rr|Dflipflop:df[12].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[12].m|registerRow:rr|Dflipflop:df[13].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[12].m|registerRow:rr|Dflipflop:df[14].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[12].m|registerRow:rr|Dflipflop:df[15].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[12].m|registerRow:rr|Dflipflop:df[16].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[12].m|registerRow:rr|Dflipflop:df[17].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[12].m|registerRow:rr|Dflipflop:df[18].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[12].m|registerRow:rr|Dflipflop:df[19].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[12].m|registerRow:rr|Dflipflop:df[20].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[12].m|registerRow:rr|Dflipflop:df[21].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[12].m|registerRow:rr|Dflipflop:df[22].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[12].m|registerRow:rr|Dflipflop:df[23].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[12].m|registerRow:rr|Dflipflop:df[24].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[12].m|registerRow:rr|Dflipflop:df[25].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[12].m|registerRow:rr|Dflipflop:df[26].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[12].m|registerRow:rr|Dflipflop:df[27].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[12].m|registerRow:rr|Dflipflop:df[28].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[12].m|registerRow:rr|Dflipflop:df[29].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[12].m|registerRow:rr|Dflipflop:df[30].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[12].m|registerRow:rr|Dflipflop:df[31].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[13].m
dataOut[0] <= dataOut[0].DB_MAX_OUTPUT_PORT_TYPE
dataOut[1] <= dataOut[1].DB_MAX_OUTPUT_PORT_TYPE
dataOut[2] <= dataOut[2].DB_MAX_OUTPUT_PORT_TYPE
dataOut[3] <= dataOut[3].DB_MAX_OUTPUT_PORT_TYPE
dataOut[4] <= dataOut[4].DB_MAX_OUTPUT_PORT_TYPE
dataOut[5] <= dataOut[5].DB_MAX_OUTPUT_PORT_TYPE
dataOut[6] <= dataOut[6].DB_MAX_OUTPUT_PORT_TYPE
dataOut[7] <= dataOut[7].DB_MAX_OUTPUT_PORT_TYPE
dataOut[8] <= dataOut[8].DB_MAX_OUTPUT_PORT_TYPE
dataOut[9] <= dataOut[9].DB_MAX_OUTPUT_PORT_TYPE
dataOut[10] <= dataOut[10].DB_MAX_OUTPUT_PORT_TYPE
dataOut[11] <= dataOut[11].DB_MAX_OUTPUT_PORT_TYPE
dataOut[12] <= dataOut[12].DB_MAX_OUTPUT_PORT_TYPE
dataOut[13] <= dataOut[13].DB_MAX_OUTPUT_PORT_TYPE
dataOut[14] <= dataOut[14].DB_MAX_OUTPUT_PORT_TYPE
dataOut[15] <= dataOut[15].DB_MAX_OUTPUT_PORT_TYPE
dataOut[16] <= dataOut[16].DB_MAX_OUTPUT_PORT_TYPE
dataOut[17] <= dataOut[17].DB_MAX_OUTPUT_PORT_TYPE
dataOut[18] <= dataOut[18].DB_MAX_OUTPUT_PORT_TYPE
dataOut[19] <= dataOut[19].DB_MAX_OUTPUT_PORT_TYPE
dataOut[20] <= dataOut[20].DB_MAX_OUTPUT_PORT_TYPE
dataOut[21] <= dataOut[21].DB_MAX_OUTPUT_PORT_TYPE
dataOut[22] <= dataOut[22].DB_MAX_OUTPUT_PORT_TYPE
dataOut[23] <= dataOut[23].DB_MAX_OUTPUT_PORT_TYPE
dataOut[24] <= dataOut[24].DB_MAX_OUTPUT_PORT_TYPE
dataOut[25] <= dataOut[25].DB_MAX_OUTPUT_PORT_TYPE
dataOut[26] <= dataOut[26].DB_MAX_OUTPUT_PORT_TYPE
dataOut[27] <= dataOut[27].DB_MAX_OUTPUT_PORT_TYPE
dataOut[28] <= dataOut[28].DB_MAX_OUTPUT_PORT_TYPE
dataOut[29] <= dataOut[29].DB_MAX_OUTPUT_PORT_TYPE
dataOut[30] <= dataOut[30].DB_MAX_OUTPUT_PORT_TYPE
dataOut[31] <= dataOut[31].DB_MAX_OUTPUT_PORT_TYPE
clk => clk.IN1
reset => reset.IN1
dataIn[0] => dataIn[0].IN1
dataIn[1] => dataIn[1].IN1
dataIn[2] => dataIn[2].IN1
dataIn[3] => dataIn[3].IN1
dataIn[4] => dataIn[4].IN1
dataIn[5] => dataIn[5].IN1
dataIn[6] => dataIn[6].IN1
dataIn[7] => dataIn[7].IN1
dataIn[8] => dataIn[8].IN1
dataIn[9] => dataIn[9].IN1
dataIn[10] => dataIn[10].IN1
dataIn[11] => dataIn[11].IN1
dataIn[12] => dataIn[12].IN1
dataIn[13] => dataIn[13].IN1
dataIn[14] => dataIn[14].IN1
dataIn[15] => dataIn[15].IN1
dataIn[16] => dataIn[16].IN1
dataIn[17] => dataIn[17].IN1
dataIn[18] => dataIn[18].IN1
dataIn[19] => dataIn[19].IN1
dataIn[20] => dataIn[20].IN1
dataIn[21] => dataIn[21].IN1
dataIn[22] => dataIn[22].IN1
dataIn[23] => dataIn[23].IN1
dataIn[24] => dataIn[24].IN1
dataIn[25] => dataIn[25].IN1
dataIn[26] => dataIn[26].IN1
dataIn[27] => dataIn[27].IN1
dataIn[28] => dataIn[28].IN1
dataIn[29] => dataIn[29].IN1
dataIn[30] => dataIn[30].IN1
dataIn[31] => dataIn[31].IN1
wr => wr.IN1


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[13].m|mux2_1:wrctrl
c[0] <= mux21[0].out.DB_MAX_OUTPUT_PORT_TYPE
c[1] <= mux21[1].out.DB_MAX_OUTPUT_PORT_TYPE
c[2] <= mux21[2].out.DB_MAX_OUTPUT_PORT_TYPE
c[3] <= mux21[3].out.DB_MAX_OUTPUT_PORT_TYPE
c[4] <= mux21[4].out.DB_MAX_OUTPUT_PORT_TYPE
c[5] <= mux21[5].out.DB_MAX_OUTPUT_PORT_TYPE
c[6] <= mux21[6].out.DB_MAX_OUTPUT_PORT_TYPE
c[7] <= mux21[7].out.DB_MAX_OUTPUT_PORT_TYPE
c[8] <= mux21[8].out.DB_MAX_OUTPUT_PORT_TYPE
c[9] <= mux21[9].out.DB_MAX_OUTPUT_PORT_TYPE
c[10] <= mux21[10].out.DB_MAX_OUTPUT_PORT_TYPE
c[11] <= mux21[11].out.DB_MAX_OUTPUT_PORT_TYPE
c[12] <= mux21[12].out.DB_MAX_OUTPUT_PORT_TYPE
c[13] <= mux21[13].out.DB_MAX_OUTPUT_PORT_TYPE
c[14] <= mux21[14].out.DB_MAX_OUTPUT_PORT_TYPE
c[15] <= mux21[15].out.DB_MAX_OUTPUT_PORT_TYPE
c[16] <= mux21[16].out.DB_MAX_OUTPUT_PORT_TYPE
c[17] <= mux21[17].out.DB_MAX_OUTPUT_PORT_TYPE
c[18] <= mux21[18].out.DB_MAX_OUTPUT_PORT_TYPE
c[19] <= mux21[19].out.DB_MAX_OUTPUT_PORT_TYPE
c[20] <= mux21[20].out.DB_MAX_OUTPUT_PORT_TYPE
c[21] <= mux21[21].out.DB_MAX_OUTPUT_PORT_TYPE
c[22] <= mux21[22].out.DB_MAX_OUTPUT_PORT_TYPE
c[23] <= mux21[23].out.DB_MAX_OUTPUT_PORT_TYPE
c[24] <= mux21[24].out.DB_MAX_OUTPUT_PORT_TYPE
c[25] <= mux21[25].out.DB_MAX_OUTPUT_PORT_TYPE
c[26] <= mux21[26].out.DB_MAX_OUTPUT_PORT_TYPE
c[27] <= mux21[27].out.DB_MAX_OUTPUT_PORT_TYPE
c[28] <= mux21[28].out.DB_MAX_OUTPUT_PORT_TYPE
c[29] <= mux21[29].out.DB_MAX_OUTPUT_PORT_TYPE
c[30] <= mux21[30].out.DB_MAX_OUTPUT_PORT_TYPE
c[31] <= mux21[31].out.DB_MAX_OUTPUT_PORT_TYPE
a[0] => mux21[0].a1.IN0
a[1] => mux21[1].a1.IN0
a[2] => mux21[2].a1.IN0
a[3] => mux21[3].a1.IN0
a[4] => mux21[4].a1.IN0
a[5] => mux21[5].a1.IN0
a[6] => mux21[6].a1.IN0
a[7] => mux21[7].a1.IN0
a[8] => mux21[8].a1.IN0
a[9] => mux21[9].a1.IN0
a[10] => mux21[10].a1.IN0
a[11] => mux21[11].a1.IN0
a[12] => mux21[12].a1.IN0
a[13] => mux21[13].a1.IN0
a[14] => mux21[14].a1.IN0
a[15] => mux21[15].a1.IN0
a[16] => mux21[16].a1.IN0
a[17] => mux21[17].a1.IN0
a[18] => mux21[18].a1.IN0
a[19] => mux21[19].a1.IN0
a[20] => mux21[20].a1.IN0
a[21] => mux21[21].a1.IN0
a[22] => mux21[22].a1.IN0
a[23] => mux21[23].a1.IN0
a[24] => mux21[24].a1.IN0
a[25] => mux21[25].a1.IN0
a[26] => mux21[26].a1.IN0
a[27] => mux21[27].a1.IN0
a[28] => mux21[28].a1.IN0
a[29] => mux21[29].a1.IN0
a[30] => mux21[30].a1.IN0
a[31] => mux21[31].a1.IN0
b[0] => mux21[0].a2.IN1
b[1] => mux21[1].a2.IN1
b[2] => mux21[2].a2.IN1
b[3] => mux21[3].a2.IN1
b[4] => mux21[4].a2.IN1
b[5] => mux21[5].a2.IN1
b[6] => mux21[6].a2.IN1
b[7] => mux21[7].a2.IN1
b[8] => mux21[8].a2.IN1
b[9] => mux21[9].a2.IN1
b[10] => mux21[10].a2.IN1
b[11] => mux21[11].a2.IN1
b[12] => mux21[12].a2.IN1
b[13] => mux21[13].a2.IN1
b[14] => mux21[14].a2.IN1
b[15] => mux21[15].a2.IN1
b[16] => mux21[16].a2.IN1
b[17] => mux21[17].a2.IN1
b[18] => mux21[18].a2.IN1
b[19] => mux21[19].a2.IN1
b[20] => mux21[20].a2.IN1
b[21] => mux21[21].a2.IN1
b[22] => mux21[22].a2.IN1
b[23] => mux21[23].a2.IN1
b[24] => mux21[24].a2.IN1
b[25] => mux21[25].a2.IN1
b[26] => mux21[26].a2.IN1
b[27] => mux21[27].a2.IN1
b[28] => mux21[28].a2.IN1
b[29] => mux21[29].a2.IN1
b[30] => mux21[30].a2.IN1
b[31] => mux21[31].a2.IN1
sel => n2.DATAIN
sel => mux21[0].a1.IN1
sel => mux21[1].a1.IN1
sel => mux21[2].a1.IN1
sel => mux21[3].a1.IN1
sel => mux21[4].a1.IN1
sel => mux21[5].a1.IN1
sel => mux21[6].a1.IN1
sel => mux21[7].a1.IN1
sel => mux21[8].a1.IN1
sel => mux21[9].a1.IN1
sel => mux21[10].a1.IN1
sel => mux21[11].a1.IN1
sel => mux21[12].a1.IN1
sel => mux21[13].a1.IN1
sel => mux21[14].a1.IN1
sel => mux21[15].a1.IN1
sel => mux21[16].a1.IN1
sel => mux21[17].a1.IN1
sel => mux21[18].a1.IN1
sel => mux21[19].a1.IN1
sel => mux21[20].a1.IN1
sel => mux21[21].a1.IN1
sel => mux21[22].a1.IN1
sel => mux21[23].a1.IN1
sel => mux21[24].a1.IN1
sel => mux21[25].a1.IN1
sel => mux21[26].a1.IN1
sel => mux21[27].a1.IN1
sel => mux21[28].a1.IN1
sel => mux21[29].a1.IN1
sel => mux21[30].a1.IN1
sel => mux21[31].a1.IN1


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[13].m|registerRow:rr
data[0] <= Dflipflop:df[0].d.port0
data[1] <= Dflipflop:df[1].d.port0
data[2] <= Dflipflop:df[2].d.port0
data[3] <= Dflipflop:df[3].d.port0
data[4] <= Dflipflop:df[4].d.port0
data[5] <= Dflipflop:df[5].d.port0
data[6] <= Dflipflop:df[6].d.port0
data[7] <= Dflipflop:df[7].d.port0
data[8] <= Dflipflop:df[8].d.port0
data[9] <= Dflipflop:df[9].d.port0
data[10] <= Dflipflop:df[10].d.port0
data[11] <= Dflipflop:df[11].d.port0
data[12] <= Dflipflop:df[12].d.port0
data[13] <= Dflipflop:df[13].d.port0
data[14] <= Dflipflop:df[14].d.port0
data[15] <= Dflipflop:df[15].d.port0
data[16] <= Dflipflop:df[16].d.port0
data[17] <= Dflipflop:df[17].d.port0
data[18] <= Dflipflop:df[18].d.port0
data[19] <= Dflipflop:df[19].d.port0
data[20] <= Dflipflop:df[20].d.port0
data[21] <= Dflipflop:df[21].d.port0
data[22] <= Dflipflop:df[22].d.port0
data[23] <= Dflipflop:df[23].d.port0
data[24] <= Dflipflop:df[24].d.port0
data[25] <= Dflipflop:df[25].d.port0
data[26] <= Dflipflop:df[26].d.port0
data[27] <= Dflipflop:df[27].d.port0
data[28] <= Dflipflop:df[28].d.port0
data[29] <= Dflipflop:df[29].d.port0
data[30] <= Dflipflop:df[30].d.port0
data[31] <= Dflipflop:df[31].d.port0
clk => clk.IN32
reset => reset.IN32
dataIn[0] => dataIn[0].IN1
dataIn[1] => dataIn[1].IN1
dataIn[2] => dataIn[2].IN1
dataIn[3] => dataIn[3].IN1
dataIn[4] => dataIn[4].IN1
dataIn[5] => dataIn[5].IN1
dataIn[6] => dataIn[6].IN1
dataIn[7] => dataIn[7].IN1
dataIn[8] => dataIn[8].IN1
dataIn[9] => dataIn[9].IN1
dataIn[10] => dataIn[10].IN1
dataIn[11] => dataIn[11].IN1
dataIn[12] => dataIn[12].IN1
dataIn[13] => dataIn[13].IN1
dataIn[14] => dataIn[14].IN1
dataIn[15] => dataIn[15].IN1
dataIn[16] => dataIn[16].IN1
dataIn[17] => dataIn[17].IN1
dataIn[18] => dataIn[18].IN1
dataIn[19] => dataIn[19].IN1
dataIn[20] => dataIn[20].IN1
dataIn[21] => dataIn[21].IN1
dataIn[22] => dataIn[22].IN1
dataIn[23] => dataIn[23].IN1
dataIn[24] => dataIn[24].IN1
dataIn[25] => dataIn[25].IN1
dataIn[26] => dataIn[26].IN1
dataIn[27] => dataIn[27].IN1
dataIn[28] => dataIn[28].IN1
dataIn[29] => dataIn[29].IN1
dataIn[30] => dataIn[30].IN1
dataIn[31] => dataIn[31].IN1


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[13].m|registerRow:rr|Dflipflop:df[0].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[13].m|registerRow:rr|Dflipflop:df[1].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[13].m|registerRow:rr|Dflipflop:df[2].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[13].m|registerRow:rr|Dflipflop:df[3].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[13].m|registerRow:rr|Dflipflop:df[4].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[13].m|registerRow:rr|Dflipflop:df[5].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[13].m|registerRow:rr|Dflipflop:df[6].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[13].m|registerRow:rr|Dflipflop:df[7].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[13].m|registerRow:rr|Dflipflop:df[8].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[13].m|registerRow:rr|Dflipflop:df[9].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[13].m|registerRow:rr|Dflipflop:df[10].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[13].m|registerRow:rr|Dflipflop:df[11].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[13].m|registerRow:rr|Dflipflop:df[12].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[13].m|registerRow:rr|Dflipflop:df[13].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[13].m|registerRow:rr|Dflipflop:df[14].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[13].m|registerRow:rr|Dflipflop:df[15].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[13].m|registerRow:rr|Dflipflop:df[16].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[13].m|registerRow:rr|Dflipflop:df[17].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[13].m|registerRow:rr|Dflipflop:df[18].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[13].m|registerRow:rr|Dflipflop:df[19].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[13].m|registerRow:rr|Dflipflop:df[20].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[13].m|registerRow:rr|Dflipflop:df[21].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[13].m|registerRow:rr|Dflipflop:df[22].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[13].m|registerRow:rr|Dflipflop:df[23].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[13].m|registerRow:rr|Dflipflop:df[24].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[13].m|registerRow:rr|Dflipflop:df[25].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[13].m|registerRow:rr|Dflipflop:df[26].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[13].m|registerRow:rr|Dflipflop:df[27].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[13].m|registerRow:rr|Dflipflop:df[28].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[13].m|registerRow:rr|Dflipflop:df[29].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[13].m|registerRow:rr|Dflipflop:df[30].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[13].m|registerRow:rr|Dflipflop:df[31].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[14].m
dataOut[0] <= dataOut[0].DB_MAX_OUTPUT_PORT_TYPE
dataOut[1] <= dataOut[1].DB_MAX_OUTPUT_PORT_TYPE
dataOut[2] <= dataOut[2].DB_MAX_OUTPUT_PORT_TYPE
dataOut[3] <= dataOut[3].DB_MAX_OUTPUT_PORT_TYPE
dataOut[4] <= dataOut[4].DB_MAX_OUTPUT_PORT_TYPE
dataOut[5] <= dataOut[5].DB_MAX_OUTPUT_PORT_TYPE
dataOut[6] <= dataOut[6].DB_MAX_OUTPUT_PORT_TYPE
dataOut[7] <= dataOut[7].DB_MAX_OUTPUT_PORT_TYPE
dataOut[8] <= dataOut[8].DB_MAX_OUTPUT_PORT_TYPE
dataOut[9] <= dataOut[9].DB_MAX_OUTPUT_PORT_TYPE
dataOut[10] <= dataOut[10].DB_MAX_OUTPUT_PORT_TYPE
dataOut[11] <= dataOut[11].DB_MAX_OUTPUT_PORT_TYPE
dataOut[12] <= dataOut[12].DB_MAX_OUTPUT_PORT_TYPE
dataOut[13] <= dataOut[13].DB_MAX_OUTPUT_PORT_TYPE
dataOut[14] <= dataOut[14].DB_MAX_OUTPUT_PORT_TYPE
dataOut[15] <= dataOut[15].DB_MAX_OUTPUT_PORT_TYPE
dataOut[16] <= dataOut[16].DB_MAX_OUTPUT_PORT_TYPE
dataOut[17] <= dataOut[17].DB_MAX_OUTPUT_PORT_TYPE
dataOut[18] <= dataOut[18].DB_MAX_OUTPUT_PORT_TYPE
dataOut[19] <= dataOut[19].DB_MAX_OUTPUT_PORT_TYPE
dataOut[20] <= dataOut[20].DB_MAX_OUTPUT_PORT_TYPE
dataOut[21] <= dataOut[21].DB_MAX_OUTPUT_PORT_TYPE
dataOut[22] <= dataOut[22].DB_MAX_OUTPUT_PORT_TYPE
dataOut[23] <= dataOut[23].DB_MAX_OUTPUT_PORT_TYPE
dataOut[24] <= dataOut[24].DB_MAX_OUTPUT_PORT_TYPE
dataOut[25] <= dataOut[25].DB_MAX_OUTPUT_PORT_TYPE
dataOut[26] <= dataOut[26].DB_MAX_OUTPUT_PORT_TYPE
dataOut[27] <= dataOut[27].DB_MAX_OUTPUT_PORT_TYPE
dataOut[28] <= dataOut[28].DB_MAX_OUTPUT_PORT_TYPE
dataOut[29] <= dataOut[29].DB_MAX_OUTPUT_PORT_TYPE
dataOut[30] <= dataOut[30].DB_MAX_OUTPUT_PORT_TYPE
dataOut[31] <= dataOut[31].DB_MAX_OUTPUT_PORT_TYPE
clk => clk.IN1
reset => reset.IN1
dataIn[0] => dataIn[0].IN1
dataIn[1] => dataIn[1].IN1
dataIn[2] => dataIn[2].IN1
dataIn[3] => dataIn[3].IN1
dataIn[4] => dataIn[4].IN1
dataIn[5] => dataIn[5].IN1
dataIn[6] => dataIn[6].IN1
dataIn[7] => dataIn[7].IN1
dataIn[8] => dataIn[8].IN1
dataIn[9] => dataIn[9].IN1
dataIn[10] => dataIn[10].IN1
dataIn[11] => dataIn[11].IN1
dataIn[12] => dataIn[12].IN1
dataIn[13] => dataIn[13].IN1
dataIn[14] => dataIn[14].IN1
dataIn[15] => dataIn[15].IN1
dataIn[16] => dataIn[16].IN1
dataIn[17] => dataIn[17].IN1
dataIn[18] => dataIn[18].IN1
dataIn[19] => dataIn[19].IN1
dataIn[20] => dataIn[20].IN1
dataIn[21] => dataIn[21].IN1
dataIn[22] => dataIn[22].IN1
dataIn[23] => dataIn[23].IN1
dataIn[24] => dataIn[24].IN1
dataIn[25] => dataIn[25].IN1
dataIn[26] => dataIn[26].IN1
dataIn[27] => dataIn[27].IN1
dataIn[28] => dataIn[28].IN1
dataIn[29] => dataIn[29].IN1
dataIn[30] => dataIn[30].IN1
dataIn[31] => dataIn[31].IN1
wr => wr.IN1


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[14].m|mux2_1:wrctrl
c[0] <= mux21[0].out.DB_MAX_OUTPUT_PORT_TYPE
c[1] <= mux21[1].out.DB_MAX_OUTPUT_PORT_TYPE
c[2] <= mux21[2].out.DB_MAX_OUTPUT_PORT_TYPE
c[3] <= mux21[3].out.DB_MAX_OUTPUT_PORT_TYPE
c[4] <= mux21[4].out.DB_MAX_OUTPUT_PORT_TYPE
c[5] <= mux21[5].out.DB_MAX_OUTPUT_PORT_TYPE
c[6] <= mux21[6].out.DB_MAX_OUTPUT_PORT_TYPE
c[7] <= mux21[7].out.DB_MAX_OUTPUT_PORT_TYPE
c[8] <= mux21[8].out.DB_MAX_OUTPUT_PORT_TYPE
c[9] <= mux21[9].out.DB_MAX_OUTPUT_PORT_TYPE
c[10] <= mux21[10].out.DB_MAX_OUTPUT_PORT_TYPE
c[11] <= mux21[11].out.DB_MAX_OUTPUT_PORT_TYPE
c[12] <= mux21[12].out.DB_MAX_OUTPUT_PORT_TYPE
c[13] <= mux21[13].out.DB_MAX_OUTPUT_PORT_TYPE
c[14] <= mux21[14].out.DB_MAX_OUTPUT_PORT_TYPE
c[15] <= mux21[15].out.DB_MAX_OUTPUT_PORT_TYPE
c[16] <= mux21[16].out.DB_MAX_OUTPUT_PORT_TYPE
c[17] <= mux21[17].out.DB_MAX_OUTPUT_PORT_TYPE
c[18] <= mux21[18].out.DB_MAX_OUTPUT_PORT_TYPE
c[19] <= mux21[19].out.DB_MAX_OUTPUT_PORT_TYPE
c[20] <= mux21[20].out.DB_MAX_OUTPUT_PORT_TYPE
c[21] <= mux21[21].out.DB_MAX_OUTPUT_PORT_TYPE
c[22] <= mux21[22].out.DB_MAX_OUTPUT_PORT_TYPE
c[23] <= mux21[23].out.DB_MAX_OUTPUT_PORT_TYPE
c[24] <= mux21[24].out.DB_MAX_OUTPUT_PORT_TYPE
c[25] <= mux21[25].out.DB_MAX_OUTPUT_PORT_TYPE
c[26] <= mux21[26].out.DB_MAX_OUTPUT_PORT_TYPE
c[27] <= mux21[27].out.DB_MAX_OUTPUT_PORT_TYPE
c[28] <= mux21[28].out.DB_MAX_OUTPUT_PORT_TYPE
c[29] <= mux21[29].out.DB_MAX_OUTPUT_PORT_TYPE
c[30] <= mux21[30].out.DB_MAX_OUTPUT_PORT_TYPE
c[31] <= mux21[31].out.DB_MAX_OUTPUT_PORT_TYPE
a[0] => mux21[0].a1.IN0
a[1] => mux21[1].a1.IN0
a[2] => mux21[2].a1.IN0
a[3] => mux21[3].a1.IN0
a[4] => mux21[4].a1.IN0
a[5] => mux21[5].a1.IN0
a[6] => mux21[6].a1.IN0
a[7] => mux21[7].a1.IN0
a[8] => mux21[8].a1.IN0
a[9] => mux21[9].a1.IN0
a[10] => mux21[10].a1.IN0
a[11] => mux21[11].a1.IN0
a[12] => mux21[12].a1.IN0
a[13] => mux21[13].a1.IN0
a[14] => mux21[14].a1.IN0
a[15] => mux21[15].a1.IN0
a[16] => mux21[16].a1.IN0
a[17] => mux21[17].a1.IN0
a[18] => mux21[18].a1.IN0
a[19] => mux21[19].a1.IN0
a[20] => mux21[20].a1.IN0
a[21] => mux21[21].a1.IN0
a[22] => mux21[22].a1.IN0
a[23] => mux21[23].a1.IN0
a[24] => mux21[24].a1.IN0
a[25] => mux21[25].a1.IN0
a[26] => mux21[26].a1.IN0
a[27] => mux21[27].a1.IN0
a[28] => mux21[28].a1.IN0
a[29] => mux21[29].a1.IN0
a[30] => mux21[30].a1.IN0
a[31] => mux21[31].a1.IN0
b[0] => mux21[0].a2.IN1
b[1] => mux21[1].a2.IN1
b[2] => mux21[2].a2.IN1
b[3] => mux21[3].a2.IN1
b[4] => mux21[4].a2.IN1
b[5] => mux21[5].a2.IN1
b[6] => mux21[6].a2.IN1
b[7] => mux21[7].a2.IN1
b[8] => mux21[8].a2.IN1
b[9] => mux21[9].a2.IN1
b[10] => mux21[10].a2.IN1
b[11] => mux21[11].a2.IN1
b[12] => mux21[12].a2.IN1
b[13] => mux21[13].a2.IN1
b[14] => mux21[14].a2.IN1
b[15] => mux21[15].a2.IN1
b[16] => mux21[16].a2.IN1
b[17] => mux21[17].a2.IN1
b[18] => mux21[18].a2.IN1
b[19] => mux21[19].a2.IN1
b[20] => mux21[20].a2.IN1
b[21] => mux21[21].a2.IN1
b[22] => mux21[22].a2.IN1
b[23] => mux21[23].a2.IN1
b[24] => mux21[24].a2.IN1
b[25] => mux21[25].a2.IN1
b[26] => mux21[26].a2.IN1
b[27] => mux21[27].a2.IN1
b[28] => mux21[28].a2.IN1
b[29] => mux21[29].a2.IN1
b[30] => mux21[30].a2.IN1
b[31] => mux21[31].a2.IN1
sel => n2.DATAIN
sel => mux21[0].a1.IN1
sel => mux21[1].a1.IN1
sel => mux21[2].a1.IN1
sel => mux21[3].a1.IN1
sel => mux21[4].a1.IN1
sel => mux21[5].a1.IN1
sel => mux21[6].a1.IN1
sel => mux21[7].a1.IN1
sel => mux21[8].a1.IN1
sel => mux21[9].a1.IN1
sel => mux21[10].a1.IN1
sel => mux21[11].a1.IN1
sel => mux21[12].a1.IN1
sel => mux21[13].a1.IN1
sel => mux21[14].a1.IN1
sel => mux21[15].a1.IN1
sel => mux21[16].a1.IN1
sel => mux21[17].a1.IN1
sel => mux21[18].a1.IN1
sel => mux21[19].a1.IN1
sel => mux21[20].a1.IN1
sel => mux21[21].a1.IN1
sel => mux21[22].a1.IN1
sel => mux21[23].a1.IN1
sel => mux21[24].a1.IN1
sel => mux21[25].a1.IN1
sel => mux21[26].a1.IN1
sel => mux21[27].a1.IN1
sel => mux21[28].a1.IN1
sel => mux21[29].a1.IN1
sel => mux21[30].a1.IN1
sel => mux21[31].a1.IN1


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[14].m|registerRow:rr
data[0] <= Dflipflop:df[0].d.port0
data[1] <= Dflipflop:df[1].d.port0
data[2] <= Dflipflop:df[2].d.port0
data[3] <= Dflipflop:df[3].d.port0
data[4] <= Dflipflop:df[4].d.port0
data[5] <= Dflipflop:df[5].d.port0
data[6] <= Dflipflop:df[6].d.port0
data[7] <= Dflipflop:df[7].d.port0
data[8] <= Dflipflop:df[8].d.port0
data[9] <= Dflipflop:df[9].d.port0
data[10] <= Dflipflop:df[10].d.port0
data[11] <= Dflipflop:df[11].d.port0
data[12] <= Dflipflop:df[12].d.port0
data[13] <= Dflipflop:df[13].d.port0
data[14] <= Dflipflop:df[14].d.port0
data[15] <= Dflipflop:df[15].d.port0
data[16] <= Dflipflop:df[16].d.port0
data[17] <= Dflipflop:df[17].d.port0
data[18] <= Dflipflop:df[18].d.port0
data[19] <= Dflipflop:df[19].d.port0
data[20] <= Dflipflop:df[20].d.port0
data[21] <= Dflipflop:df[21].d.port0
data[22] <= Dflipflop:df[22].d.port0
data[23] <= Dflipflop:df[23].d.port0
data[24] <= Dflipflop:df[24].d.port0
data[25] <= Dflipflop:df[25].d.port0
data[26] <= Dflipflop:df[26].d.port0
data[27] <= Dflipflop:df[27].d.port0
data[28] <= Dflipflop:df[28].d.port0
data[29] <= Dflipflop:df[29].d.port0
data[30] <= Dflipflop:df[30].d.port0
data[31] <= Dflipflop:df[31].d.port0
clk => clk.IN32
reset => reset.IN32
dataIn[0] => dataIn[0].IN1
dataIn[1] => dataIn[1].IN1
dataIn[2] => dataIn[2].IN1
dataIn[3] => dataIn[3].IN1
dataIn[4] => dataIn[4].IN1
dataIn[5] => dataIn[5].IN1
dataIn[6] => dataIn[6].IN1
dataIn[7] => dataIn[7].IN1
dataIn[8] => dataIn[8].IN1
dataIn[9] => dataIn[9].IN1
dataIn[10] => dataIn[10].IN1
dataIn[11] => dataIn[11].IN1
dataIn[12] => dataIn[12].IN1
dataIn[13] => dataIn[13].IN1
dataIn[14] => dataIn[14].IN1
dataIn[15] => dataIn[15].IN1
dataIn[16] => dataIn[16].IN1
dataIn[17] => dataIn[17].IN1
dataIn[18] => dataIn[18].IN1
dataIn[19] => dataIn[19].IN1
dataIn[20] => dataIn[20].IN1
dataIn[21] => dataIn[21].IN1
dataIn[22] => dataIn[22].IN1
dataIn[23] => dataIn[23].IN1
dataIn[24] => dataIn[24].IN1
dataIn[25] => dataIn[25].IN1
dataIn[26] => dataIn[26].IN1
dataIn[27] => dataIn[27].IN1
dataIn[28] => dataIn[28].IN1
dataIn[29] => dataIn[29].IN1
dataIn[30] => dataIn[30].IN1
dataIn[31] => dataIn[31].IN1


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[14].m|registerRow:rr|Dflipflop:df[0].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[14].m|registerRow:rr|Dflipflop:df[1].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[14].m|registerRow:rr|Dflipflop:df[2].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[14].m|registerRow:rr|Dflipflop:df[3].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[14].m|registerRow:rr|Dflipflop:df[4].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[14].m|registerRow:rr|Dflipflop:df[5].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[14].m|registerRow:rr|Dflipflop:df[6].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[14].m|registerRow:rr|Dflipflop:df[7].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[14].m|registerRow:rr|Dflipflop:df[8].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[14].m|registerRow:rr|Dflipflop:df[9].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[14].m|registerRow:rr|Dflipflop:df[10].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[14].m|registerRow:rr|Dflipflop:df[11].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[14].m|registerRow:rr|Dflipflop:df[12].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[14].m|registerRow:rr|Dflipflop:df[13].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[14].m|registerRow:rr|Dflipflop:df[14].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[14].m|registerRow:rr|Dflipflop:df[15].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[14].m|registerRow:rr|Dflipflop:df[16].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[14].m|registerRow:rr|Dflipflop:df[17].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[14].m|registerRow:rr|Dflipflop:df[18].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[14].m|registerRow:rr|Dflipflop:df[19].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[14].m|registerRow:rr|Dflipflop:df[20].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[14].m|registerRow:rr|Dflipflop:df[21].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[14].m|registerRow:rr|Dflipflop:df[22].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[14].m|registerRow:rr|Dflipflop:df[23].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[14].m|registerRow:rr|Dflipflop:df[24].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[14].m|registerRow:rr|Dflipflop:df[25].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[14].m|registerRow:rr|Dflipflop:df[26].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[14].m|registerRow:rr|Dflipflop:df[27].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[14].m|registerRow:rr|Dflipflop:df[28].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[14].m|registerRow:rr|Dflipflop:df[29].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[14].m|registerRow:rr|Dflipflop:df[30].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[14].m|registerRow:rr|Dflipflop:df[31].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[15].m
dataOut[0] <= dataOut[0].DB_MAX_OUTPUT_PORT_TYPE
dataOut[1] <= dataOut[1].DB_MAX_OUTPUT_PORT_TYPE
dataOut[2] <= dataOut[2].DB_MAX_OUTPUT_PORT_TYPE
dataOut[3] <= dataOut[3].DB_MAX_OUTPUT_PORT_TYPE
dataOut[4] <= dataOut[4].DB_MAX_OUTPUT_PORT_TYPE
dataOut[5] <= dataOut[5].DB_MAX_OUTPUT_PORT_TYPE
dataOut[6] <= dataOut[6].DB_MAX_OUTPUT_PORT_TYPE
dataOut[7] <= dataOut[7].DB_MAX_OUTPUT_PORT_TYPE
dataOut[8] <= dataOut[8].DB_MAX_OUTPUT_PORT_TYPE
dataOut[9] <= dataOut[9].DB_MAX_OUTPUT_PORT_TYPE
dataOut[10] <= dataOut[10].DB_MAX_OUTPUT_PORT_TYPE
dataOut[11] <= dataOut[11].DB_MAX_OUTPUT_PORT_TYPE
dataOut[12] <= dataOut[12].DB_MAX_OUTPUT_PORT_TYPE
dataOut[13] <= dataOut[13].DB_MAX_OUTPUT_PORT_TYPE
dataOut[14] <= dataOut[14].DB_MAX_OUTPUT_PORT_TYPE
dataOut[15] <= dataOut[15].DB_MAX_OUTPUT_PORT_TYPE
dataOut[16] <= dataOut[16].DB_MAX_OUTPUT_PORT_TYPE
dataOut[17] <= dataOut[17].DB_MAX_OUTPUT_PORT_TYPE
dataOut[18] <= dataOut[18].DB_MAX_OUTPUT_PORT_TYPE
dataOut[19] <= dataOut[19].DB_MAX_OUTPUT_PORT_TYPE
dataOut[20] <= dataOut[20].DB_MAX_OUTPUT_PORT_TYPE
dataOut[21] <= dataOut[21].DB_MAX_OUTPUT_PORT_TYPE
dataOut[22] <= dataOut[22].DB_MAX_OUTPUT_PORT_TYPE
dataOut[23] <= dataOut[23].DB_MAX_OUTPUT_PORT_TYPE
dataOut[24] <= dataOut[24].DB_MAX_OUTPUT_PORT_TYPE
dataOut[25] <= dataOut[25].DB_MAX_OUTPUT_PORT_TYPE
dataOut[26] <= dataOut[26].DB_MAX_OUTPUT_PORT_TYPE
dataOut[27] <= dataOut[27].DB_MAX_OUTPUT_PORT_TYPE
dataOut[28] <= dataOut[28].DB_MAX_OUTPUT_PORT_TYPE
dataOut[29] <= dataOut[29].DB_MAX_OUTPUT_PORT_TYPE
dataOut[30] <= dataOut[30].DB_MAX_OUTPUT_PORT_TYPE
dataOut[31] <= dataOut[31].DB_MAX_OUTPUT_PORT_TYPE
clk => clk.IN1
reset => reset.IN1
dataIn[0] => dataIn[0].IN1
dataIn[1] => dataIn[1].IN1
dataIn[2] => dataIn[2].IN1
dataIn[3] => dataIn[3].IN1
dataIn[4] => dataIn[4].IN1
dataIn[5] => dataIn[5].IN1
dataIn[6] => dataIn[6].IN1
dataIn[7] => dataIn[7].IN1
dataIn[8] => dataIn[8].IN1
dataIn[9] => dataIn[9].IN1
dataIn[10] => dataIn[10].IN1
dataIn[11] => dataIn[11].IN1
dataIn[12] => dataIn[12].IN1
dataIn[13] => dataIn[13].IN1
dataIn[14] => dataIn[14].IN1
dataIn[15] => dataIn[15].IN1
dataIn[16] => dataIn[16].IN1
dataIn[17] => dataIn[17].IN1
dataIn[18] => dataIn[18].IN1
dataIn[19] => dataIn[19].IN1
dataIn[20] => dataIn[20].IN1
dataIn[21] => dataIn[21].IN1
dataIn[22] => dataIn[22].IN1
dataIn[23] => dataIn[23].IN1
dataIn[24] => dataIn[24].IN1
dataIn[25] => dataIn[25].IN1
dataIn[26] => dataIn[26].IN1
dataIn[27] => dataIn[27].IN1
dataIn[28] => dataIn[28].IN1
dataIn[29] => dataIn[29].IN1
dataIn[30] => dataIn[30].IN1
dataIn[31] => dataIn[31].IN1
wr => wr.IN1


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[15].m|mux2_1:wrctrl
c[0] <= mux21[0].out.DB_MAX_OUTPUT_PORT_TYPE
c[1] <= mux21[1].out.DB_MAX_OUTPUT_PORT_TYPE
c[2] <= mux21[2].out.DB_MAX_OUTPUT_PORT_TYPE
c[3] <= mux21[3].out.DB_MAX_OUTPUT_PORT_TYPE
c[4] <= mux21[4].out.DB_MAX_OUTPUT_PORT_TYPE
c[5] <= mux21[5].out.DB_MAX_OUTPUT_PORT_TYPE
c[6] <= mux21[6].out.DB_MAX_OUTPUT_PORT_TYPE
c[7] <= mux21[7].out.DB_MAX_OUTPUT_PORT_TYPE
c[8] <= mux21[8].out.DB_MAX_OUTPUT_PORT_TYPE
c[9] <= mux21[9].out.DB_MAX_OUTPUT_PORT_TYPE
c[10] <= mux21[10].out.DB_MAX_OUTPUT_PORT_TYPE
c[11] <= mux21[11].out.DB_MAX_OUTPUT_PORT_TYPE
c[12] <= mux21[12].out.DB_MAX_OUTPUT_PORT_TYPE
c[13] <= mux21[13].out.DB_MAX_OUTPUT_PORT_TYPE
c[14] <= mux21[14].out.DB_MAX_OUTPUT_PORT_TYPE
c[15] <= mux21[15].out.DB_MAX_OUTPUT_PORT_TYPE
c[16] <= mux21[16].out.DB_MAX_OUTPUT_PORT_TYPE
c[17] <= mux21[17].out.DB_MAX_OUTPUT_PORT_TYPE
c[18] <= mux21[18].out.DB_MAX_OUTPUT_PORT_TYPE
c[19] <= mux21[19].out.DB_MAX_OUTPUT_PORT_TYPE
c[20] <= mux21[20].out.DB_MAX_OUTPUT_PORT_TYPE
c[21] <= mux21[21].out.DB_MAX_OUTPUT_PORT_TYPE
c[22] <= mux21[22].out.DB_MAX_OUTPUT_PORT_TYPE
c[23] <= mux21[23].out.DB_MAX_OUTPUT_PORT_TYPE
c[24] <= mux21[24].out.DB_MAX_OUTPUT_PORT_TYPE
c[25] <= mux21[25].out.DB_MAX_OUTPUT_PORT_TYPE
c[26] <= mux21[26].out.DB_MAX_OUTPUT_PORT_TYPE
c[27] <= mux21[27].out.DB_MAX_OUTPUT_PORT_TYPE
c[28] <= mux21[28].out.DB_MAX_OUTPUT_PORT_TYPE
c[29] <= mux21[29].out.DB_MAX_OUTPUT_PORT_TYPE
c[30] <= mux21[30].out.DB_MAX_OUTPUT_PORT_TYPE
c[31] <= mux21[31].out.DB_MAX_OUTPUT_PORT_TYPE
a[0] => mux21[0].a1.IN0
a[1] => mux21[1].a1.IN0
a[2] => mux21[2].a1.IN0
a[3] => mux21[3].a1.IN0
a[4] => mux21[4].a1.IN0
a[5] => mux21[5].a1.IN0
a[6] => mux21[6].a1.IN0
a[7] => mux21[7].a1.IN0
a[8] => mux21[8].a1.IN0
a[9] => mux21[9].a1.IN0
a[10] => mux21[10].a1.IN0
a[11] => mux21[11].a1.IN0
a[12] => mux21[12].a1.IN0
a[13] => mux21[13].a1.IN0
a[14] => mux21[14].a1.IN0
a[15] => mux21[15].a1.IN0
a[16] => mux21[16].a1.IN0
a[17] => mux21[17].a1.IN0
a[18] => mux21[18].a1.IN0
a[19] => mux21[19].a1.IN0
a[20] => mux21[20].a1.IN0
a[21] => mux21[21].a1.IN0
a[22] => mux21[22].a1.IN0
a[23] => mux21[23].a1.IN0
a[24] => mux21[24].a1.IN0
a[25] => mux21[25].a1.IN0
a[26] => mux21[26].a1.IN0
a[27] => mux21[27].a1.IN0
a[28] => mux21[28].a1.IN0
a[29] => mux21[29].a1.IN0
a[30] => mux21[30].a1.IN0
a[31] => mux21[31].a1.IN0
b[0] => mux21[0].a2.IN1
b[1] => mux21[1].a2.IN1
b[2] => mux21[2].a2.IN1
b[3] => mux21[3].a2.IN1
b[4] => mux21[4].a2.IN1
b[5] => mux21[5].a2.IN1
b[6] => mux21[6].a2.IN1
b[7] => mux21[7].a2.IN1
b[8] => mux21[8].a2.IN1
b[9] => mux21[9].a2.IN1
b[10] => mux21[10].a2.IN1
b[11] => mux21[11].a2.IN1
b[12] => mux21[12].a2.IN1
b[13] => mux21[13].a2.IN1
b[14] => mux21[14].a2.IN1
b[15] => mux21[15].a2.IN1
b[16] => mux21[16].a2.IN1
b[17] => mux21[17].a2.IN1
b[18] => mux21[18].a2.IN1
b[19] => mux21[19].a2.IN1
b[20] => mux21[20].a2.IN1
b[21] => mux21[21].a2.IN1
b[22] => mux21[22].a2.IN1
b[23] => mux21[23].a2.IN1
b[24] => mux21[24].a2.IN1
b[25] => mux21[25].a2.IN1
b[26] => mux21[26].a2.IN1
b[27] => mux21[27].a2.IN1
b[28] => mux21[28].a2.IN1
b[29] => mux21[29].a2.IN1
b[30] => mux21[30].a2.IN1
b[31] => mux21[31].a2.IN1
sel => n2.DATAIN
sel => mux21[0].a1.IN1
sel => mux21[1].a1.IN1
sel => mux21[2].a1.IN1
sel => mux21[3].a1.IN1
sel => mux21[4].a1.IN1
sel => mux21[5].a1.IN1
sel => mux21[6].a1.IN1
sel => mux21[7].a1.IN1
sel => mux21[8].a1.IN1
sel => mux21[9].a1.IN1
sel => mux21[10].a1.IN1
sel => mux21[11].a1.IN1
sel => mux21[12].a1.IN1
sel => mux21[13].a1.IN1
sel => mux21[14].a1.IN1
sel => mux21[15].a1.IN1
sel => mux21[16].a1.IN1
sel => mux21[17].a1.IN1
sel => mux21[18].a1.IN1
sel => mux21[19].a1.IN1
sel => mux21[20].a1.IN1
sel => mux21[21].a1.IN1
sel => mux21[22].a1.IN1
sel => mux21[23].a1.IN1
sel => mux21[24].a1.IN1
sel => mux21[25].a1.IN1
sel => mux21[26].a1.IN1
sel => mux21[27].a1.IN1
sel => mux21[28].a1.IN1
sel => mux21[29].a1.IN1
sel => mux21[30].a1.IN1
sel => mux21[31].a1.IN1


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[15].m|registerRow:rr
data[0] <= Dflipflop:df[0].d.port0
data[1] <= Dflipflop:df[1].d.port0
data[2] <= Dflipflop:df[2].d.port0
data[3] <= Dflipflop:df[3].d.port0
data[4] <= Dflipflop:df[4].d.port0
data[5] <= Dflipflop:df[5].d.port0
data[6] <= Dflipflop:df[6].d.port0
data[7] <= Dflipflop:df[7].d.port0
data[8] <= Dflipflop:df[8].d.port0
data[9] <= Dflipflop:df[9].d.port0
data[10] <= Dflipflop:df[10].d.port0
data[11] <= Dflipflop:df[11].d.port0
data[12] <= Dflipflop:df[12].d.port0
data[13] <= Dflipflop:df[13].d.port0
data[14] <= Dflipflop:df[14].d.port0
data[15] <= Dflipflop:df[15].d.port0
data[16] <= Dflipflop:df[16].d.port0
data[17] <= Dflipflop:df[17].d.port0
data[18] <= Dflipflop:df[18].d.port0
data[19] <= Dflipflop:df[19].d.port0
data[20] <= Dflipflop:df[20].d.port0
data[21] <= Dflipflop:df[21].d.port0
data[22] <= Dflipflop:df[22].d.port0
data[23] <= Dflipflop:df[23].d.port0
data[24] <= Dflipflop:df[24].d.port0
data[25] <= Dflipflop:df[25].d.port0
data[26] <= Dflipflop:df[26].d.port0
data[27] <= Dflipflop:df[27].d.port0
data[28] <= Dflipflop:df[28].d.port0
data[29] <= Dflipflop:df[29].d.port0
data[30] <= Dflipflop:df[30].d.port0
data[31] <= Dflipflop:df[31].d.port0
clk => clk.IN32
reset => reset.IN32
dataIn[0] => dataIn[0].IN1
dataIn[1] => dataIn[1].IN1
dataIn[2] => dataIn[2].IN1
dataIn[3] => dataIn[3].IN1
dataIn[4] => dataIn[4].IN1
dataIn[5] => dataIn[5].IN1
dataIn[6] => dataIn[6].IN1
dataIn[7] => dataIn[7].IN1
dataIn[8] => dataIn[8].IN1
dataIn[9] => dataIn[9].IN1
dataIn[10] => dataIn[10].IN1
dataIn[11] => dataIn[11].IN1
dataIn[12] => dataIn[12].IN1
dataIn[13] => dataIn[13].IN1
dataIn[14] => dataIn[14].IN1
dataIn[15] => dataIn[15].IN1
dataIn[16] => dataIn[16].IN1
dataIn[17] => dataIn[17].IN1
dataIn[18] => dataIn[18].IN1
dataIn[19] => dataIn[19].IN1
dataIn[20] => dataIn[20].IN1
dataIn[21] => dataIn[21].IN1
dataIn[22] => dataIn[22].IN1
dataIn[23] => dataIn[23].IN1
dataIn[24] => dataIn[24].IN1
dataIn[25] => dataIn[25].IN1
dataIn[26] => dataIn[26].IN1
dataIn[27] => dataIn[27].IN1
dataIn[28] => dataIn[28].IN1
dataIn[29] => dataIn[29].IN1
dataIn[30] => dataIn[30].IN1
dataIn[31] => dataIn[31].IN1


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[15].m|registerRow:rr|Dflipflop:df[0].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[15].m|registerRow:rr|Dflipflop:df[1].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[15].m|registerRow:rr|Dflipflop:df[2].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[15].m|registerRow:rr|Dflipflop:df[3].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[15].m|registerRow:rr|Dflipflop:df[4].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[15].m|registerRow:rr|Dflipflop:df[5].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[15].m|registerRow:rr|Dflipflop:df[6].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[15].m|registerRow:rr|Dflipflop:df[7].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[15].m|registerRow:rr|Dflipflop:df[8].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[15].m|registerRow:rr|Dflipflop:df[9].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[15].m|registerRow:rr|Dflipflop:df[10].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[15].m|registerRow:rr|Dflipflop:df[11].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[15].m|registerRow:rr|Dflipflop:df[12].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[15].m|registerRow:rr|Dflipflop:df[13].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[15].m|registerRow:rr|Dflipflop:df[14].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[15].m|registerRow:rr|Dflipflop:df[15].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[15].m|registerRow:rr|Dflipflop:df[16].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[15].m|registerRow:rr|Dflipflop:df[17].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[15].m|registerRow:rr|Dflipflop:df[18].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[15].m|registerRow:rr|Dflipflop:df[19].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[15].m|registerRow:rr|Dflipflop:df[20].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[15].m|registerRow:rr|Dflipflop:df[21].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[15].m|registerRow:rr|Dflipflop:df[22].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[15].m|registerRow:rr|Dflipflop:df[23].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[15].m|registerRow:rr|Dflipflop:df[24].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[15].m|registerRow:rr|Dflipflop:df[25].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[15].m|registerRow:rr|Dflipflop:df[26].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[15].m|registerRow:rr|Dflipflop:df[27].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[15].m|registerRow:rr|Dflipflop:df[28].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[15].m|registerRow:rr|Dflipflop:df[29].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[15].m|registerRow:rr|Dflipflop:df[30].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[15].m|registerRow:rr|Dflipflop:df[31].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[16].m
dataOut[0] <= dataOut[0].DB_MAX_OUTPUT_PORT_TYPE
dataOut[1] <= dataOut[1].DB_MAX_OUTPUT_PORT_TYPE
dataOut[2] <= dataOut[2].DB_MAX_OUTPUT_PORT_TYPE
dataOut[3] <= dataOut[3].DB_MAX_OUTPUT_PORT_TYPE
dataOut[4] <= dataOut[4].DB_MAX_OUTPUT_PORT_TYPE
dataOut[5] <= dataOut[5].DB_MAX_OUTPUT_PORT_TYPE
dataOut[6] <= dataOut[6].DB_MAX_OUTPUT_PORT_TYPE
dataOut[7] <= dataOut[7].DB_MAX_OUTPUT_PORT_TYPE
dataOut[8] <= dataOut[8].DB_MAX_OUTPUT_PORT_TYPE
dataOut[9] <= dataOut[9].DB_MAX_OUTPUT_PORT_TYPE
dataOut[10] <= dataOut[10].DB_MAX_OUTPUT_PORT_TYPE
dataOut[11] <= dataOut[11].DB_MAX_OUTPUT_PORT_TYPE
dataOut[12] <= dataOut[12].DB_MAX_OUTPUT_PORT_TYPE
dataOut[13] <= dataOut[13].DB_MAX_OUTPUT_PORT_TYPE
dataOut[14] <= dataOut[14].DB_MAX_OUTPUT_PORT_TYPE
dataOut[15] <= dataOut[15].DB_MAX_OUTPUT_PORT_TYPE
dataOut[16] <= dataOut[16].DB_MAX_OUTPUT_PORT_TYPE
dataOut[17] <= dataOut[17].DB_MAX_OUTPUT_PORT_TYPE
dataOut[18] <= dataOut[18].DB_MAX_OUTPUT_PORT_TYPE
dataOut[19] <= dataOut[19].DB_MAX_OUTPUT_PORT_TYPE
dataOut[20] <= dataOut[20].DB_MAX_OUTPUT_PORT_TYPE
dataOut[21] <= dataOut[21].DB_MAX_OUTPUT_PORT_TYPE
dataOut[22] <= dataOut[22].DB_MAX_OUTPUT_PORT_TYPE
dataOut[23] <= dataOut[23].DB_MAX_OUTPUT_PORT_TYPE
dataOut[24] <= dataOut[24].DB_MAX_OUTPUT_PORT_TYPE
dataOut[25] <= dataOut[25].DB_MAX_OUTPUT_PORT_TYPE
dataOut[26] <= dataOut[26].DB_MAX_OUTPUT_PORT_TYPE
dataOut[27] <= dataOut[27].DB_MAX_OUTPUT_PORT_TYPE
dataOut[28] <= dataOut[28].DB_MAX_OUTPUT_PORT_TYPE
dataOut[29] <= dataOut[29].DB_MAX_OUTPUT_PORT_TYPE
dataOut[30] <= dataOut[30].DB_MAX_OUTPUT_PORT_TYPE
dataOut[31] <= dataOut[31].DB_MAX_OUTPUT_PORT_TYPE
clk => clk.IN1
reset => reset.IN1
dataIn[0] => dataIn[0].IN1
dataIn[1] => dataIn[1].IN1
dataIn[2] => dataIn[2].IN1
dataIn[3] => dataIn[3].IN1
dataIn[4] => dataIn[4].IN1
dataIn[5] => dataIn[5].IN1
dataIn[6] => dataIn[6].IN1
dataIn[7] => dataIn[7].IN1
dataIn[8] => dataIn[8].IN1
dataIn[9] => dataIn[9].IN1
dataIn[10] => dataIn[10].IN1
dataIn[11] => dataIn[11].IN1
dataIn[12] => dataIn[12].IN1
dataIn[13] => dataIn[13].IN1
dataIn[14] => dataIn[14].IN1
dataIn[15] => dataIn[15].IN1
dataIn[16] => dataIn[16].IN1
dataIn[17] => dataIn[17].IN1
dataIn[18] => dataIn[18].IN1
dataIn[19] => dataIn[19].IN1
dataIn[20] => dataIn[20].IN1
dataIn[21] => dataIn[21].IN1
dataIn[22] => dataIn[22].IN1
dataIn[23] => dataIn[23].IN1
dataIn[24] => dataIn[24].IN1
dataIn[25] => dataIn[25].IN1
dataIn[26] => dataIn[26].IN1
dataIn[27] => dataIn[27].IN1
dataIn[28] => dataIn[28].IN1
dataIn[29] => dataIn[29].IN1
dataIn[30] => dataIn[30].IN1
dataIn[31] => dataIn[31].IN1
wr => wr.IN1


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[16].m|mux2_1:wrctrl
c[0] <= mux21[0].out.DB_MAX_OUTPUT_PORT_TYPE
c[1] <= mux21[1].out.DB_MAX_OUTPUT_PORT_TYPE
c[2] <= mux21[2].out.DB_MAX_OUTPUT_PORT_TYPE
c[3] <= mux21[3].out.DB_MAX_OUTPUT_PORT_TYPE
c[4] <= mux21[4].out.DB_MAX_OUTPUT_PORT_TYPE
c[5] <= mux21[5].out.DB_MAX_OUTPUT_PORT_TYPE
c[6] <= mux21[6].out.DB_MAX_OUTPUT_PORT_TYPE
c[7] <= mux21[7].out.DB_MAX_OUTPUT_PORT_TYPE
c[8] <= mux21[8].out.DB_MAX_OUTPUT_PORT_TYPE
c[9] <= mux21[9].out.DB_MAX_OUTPUT_PORT_TYPE
c[10] <= mux21[10].out.DB_MAX_OUTPUT_PORT_TYPE
c[11] <= mux21[11].out.DB_MAX_OUTPUT_PORT_TYPE
c[12] <= mux21[12].out.DB_MAX_OUTPUT_PORT_TYPE
c[13] <= mux21[13].out.DB_MAX_OUTPUT_PORT_TYPE
c[14] <= mux21[14].out.DB_MAX_OUTPUT_PORT_TYPE
c[15] <= mux21[15].out.DB_MAX_OUTPUT_PORT_TYPE
c[16] <= mux21[16].out.DB_MAX_OUTPUT_PORT_TYPE
c[17] <= mux21[17].out.DB_MAX_OUTPUT_PORT_TYPE
c[18] <= mux21[18].out.DB_MAX_OUTPUT_PORT_TYPE
c[19] <= mux21[19].out.DB_MAX_OUTPUT_PORT_TYPE
c[20] <= mux21[20].out.DB_MAX_OUTPUT_PORT_TYPE
c[21] <= mux21[21].out.DB_MAX_OUTPUT_PORT_TYPE
c[22] <= mux21[22].out.DB_MAX_OUTPUT_PORT_TYPE
c[23] <= mux21[23].out.DB_MAX_OUTPUT_PORT_TYPE
c[24] <= mux21[24].out.DB_MAX_OUTPUT_PORT_TYPE
c[25] <= mux21[25].out.DB_MAX_OUTPUT_PORT_TYPE
c[26] <= mux21[26].out.DB_MAX_OUTPUT_PORT_TYPE
c[27] <= mux21[27].out.DB_MAX_OUTPUT_PORT_TYPE
c[28] <= mux21[28].out.DB_MAX_OUTPUT_PORT_TYPE
c[29] <= mux21[29].out.DB_MAX_OUTPUT_PORT_TYPE
c[30] <= mux21[30].out.DB_MAX_OUTPUT_PORT_TYPE
c[31] <= mux21[31].out.DB_MAX_OUTPUT_PORT_TYPE
a[0] => mux21[0].a1.IN0
a[1] => mux21[1].a1.IN0
a[2] => mux21[2].a1.IN0
a[3] => mux21[3].a1.IN0
a[4] => mux21[4].a1.IN0
a[5] => mux21[5].a1.IN0
a[6] => mux21[6].a1.IN0
a[7] => mux21[7].a1.IN0
a[8] => mux21[8].a1.IN0
a[9] => mux21[9].a1.IN0
a[10] => mux21[10].a1.IN0
a[11] => mux21[11].a1.IN0
a[12] => mux21[12].a1.IN0
a[13] => mux21[13].a1.IN0
a[14] => mux21[14].a1.IN0
a[15] => mux21[15].a1.IN0
a[16] => mux21[16].a1.IN0
a[17] => mux21[17].a1.IN0
a[18] => mux21[18].a1.IN0
a[19] => mux21[19].a1.IN0
a[20] => mux21[20].a1.IN0
a[21] => mux21[21].a1.IN0
a[22] => mux21[22].a1.IN0
a[23] => mux21[23].a1.IN0
a[24] => mux21[24].a1.IN0
a[25] => mux21[25].a1.IN0
a[26] => mux21[26].a1.IN0
a[27] => mux21[27].a1.IN0
a[28] => mux21[28].a1.IN0
a[29] => mux21[29].a1.IN0
a[30] => mux21[30].a1.IN0
a[31] => mux21[31].a1.IN0
b[0] => mux21[0].a2.IN1
b[1] => mux21[1].a2.IN1
b[2] => mux21[2].a2.IN1
b[3] => mux21[3].a2.IN1
b[4] => mux21[4].a2.IN1
b[5] => mux21[5].a2.IN1
b[6] => mux21[6].a2.IN1
b[7] => mux21[7].a2.IN1
b[8] => mux21[8].a2.IN1
b[9] => mux21[9].a2.IN1
b[10] => mux21[10].a2.IN1
b[11] => mux21[11].a2.IN1
b[12] => mux21[12].a2.IN1
b[13] => mux21[13].a2.IN1
b[14] => mux21[14].a2.IN1
b[15] => mux21[15].a2.IN1
b[16] => mux21[16].a2.IN1
b[17] => mux21[17].a2.IN1
b[18] => mux21[18].a2.IN1
b[19] => mux21[19].a2.IN1
b[20] => mux21[20].a2.IN1
b[21] => mux21[21].a2.IN1
b[22] => mux21[22].a2.IN1
b[23] => mux21[23].a2.IN1
b[24] => mux21[24].a2.IN1
b[25] => mux21[25].a2.IN1
b[26] => mux21[26].a2.IN1
b[27] => mux21[27].a2.IN1
b[28] => mux21[28].a2.IN1
b[29] => mux21[29].a2.IN1
b[30] => mux21[30].a2.IN1
b[31] => mux21[31].a2.IN1
sel => n2.DATAIN
sel => mux21[0].a1.IN1
sel => mux21[1].a1.IN1
sel => mux21[2].a1.IN1
sel => mux21[3].a1.IN1
sel => mux21[4].a1.IN1
sel => mux21[5].a1.IN1
sel => mux21[6].a1.IN1
sel => mux21[7].a1.IN1
sel => mux21[8].a1.IN1
sel => mux21[9].a1.IN1
sel => mux21[10].a1.IN1
sel => mux21[11].a1.IN1
sel => mux21[12].a1.IN1
sel => mux21[13].a1.IN1
sel => mux21[14].a1.IN1
sel => mux21[15].a1.IN1
sel => mux21[16].a1.IN1
sel => mux21[17].a1.IN1
sel => mux21[18].a1.IN1
sel => mux21[19].a1.IN1
sel => mux21[20].a1.IN1
sel => mux21[21].a1.IN1
sel => mux21[22].a1.IN1
sel => mux21[23].a1.IN1
sel => mux21[24].a1.IN1
sel => mux21[25].a1.IN1
sel => mux21[26].a1.IN1
sel => mux21[27].a1.IN1
sel => mux21[28].a1.IN1
sel => mux21[29].a1.IN1
sel => mux21[30].a1.IN1
sel => mux21[31].a1.IN1


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[16].m|registerRow:rr
data[0] <= Dflipflop:df[0].d.port0
data[1] <= Dflipflop:df[1].d.port0
data[2] <= Dflipflop:df[2].d.port0
data[3] <= Dflipflop:df[3].d.port0
data[4] <= Dflipflop:df[4].d.port0
data[5] <= Dflipflop:df[5].d.port0
data[6] <= Dflipflop:df[6].d.port0
data[7] <= Dflipflop:df[7].d.port0
data[8] <= Dflipflop:df[8].d.port0
data[9] <= Dflipflop:df[9].d.port0
data[10] <= Dflipflop:df[10].d.port0
data[11] <= Dflipflop:df[11].d.port0
data[12] <= Dflipflop:df[12].d.port0
data[13] <= Dflipflop:df[13].d.port0
data[14] <= Dflipflop:df[14].d.port0
data[15] <= Dflipflop:df[15].d.port0
data[16] <= Dflipflop:df[16].d.port0
data[17] <= Dflipflop:df[17].d.port0
data[18] <= Dflipflop:df[18].d.port0
data[19] <= Dflipflop:df[19].d.port0
data[20] <= Dflipflop:df[20].d.port0
data[21] <= Dflipflop:df[21].d.port0
data[22] <= Dflipflop:df[22].d.port0
data[23] <= Dflipflop:df[23].d.port0
data[24] <= Dflipflop:df[24].d.port0
data[25] <= Dflipflop:df[25].d.port0
data[26] <= Dflipflop:df[26].d.port0
data[27] <= Dflipflop:df[27].d.port0
data[28] <= Dflipflop:df[28].d.port0
data[29] <= Dflipflop:df[29].d.port0
data[30] <= Dflipflop:df[30].d.port0
data[31] <= Dflipflop:df[31].d.port0
clk => clk.IN32
reset => reset.IN32
dataIn[0] => dataIn[0].IN1
dataIn[1] => dataIn[1].IN1
dataIn[2] => dataIn[2].IN1
dataIn[3] => dataIn[3].IN1
dataIn[4] => dataIn[4].IN1
dataIn[5] => dataIn[5].IN1
dataIn[6] => dataIn[6].IN1
dataIn[7] => dataIn[7].IN1
dataIn[8] => dataIn[8].IN1
dataIn[9] => dataIn[9].IN1
dataIn[10] => dataIn[10].IN1
dataIn[11] => dataIn[11].IN1
dataIn[12] => dataIn[12].IN1
dataIn[13] => dataIn[13].IN1
dataIn[14] => dataIn[14].IN1
dataIn[15] => dataIn[15].IN1
dataIn[16] => dataIn[16].IN1
dataIn[17] => dataIn[17].IN1
dataIn[18] => dataIn[18].IN1
dataIn[19] => dataIn[19].IN1
dataIn[20] => dataIn[20].IN1
dataIn[21] => dataIn[21].IN1
dataIn[22] => dataIn[22].IN1
dataIn[23] => dataIn[23].IN1
dataIn[24] => dataIn[24].IN1
dataIn[25] => dataIn[25].IN1
dataIn[26] => dataIn[26].IN1
dataIn[27] => dataIn[27].IN1
dataIn[28] => dataIn[28].IN1
dataIn[29] => dataIn[29].IN1
dataIn[30] => dataIn[30].IN1
dataIn[31] => dataIn[31].IN1


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[16].m|registerRow:rr|Dflipflop:df[0].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[16].m|registerRow:rr|Dflipflop:df[1].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[16].m|registerRow:rr|Dflipflop:df[2].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[16].m|registerRow:rr|Dflipflop:df[3].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[16].m|registerRow:rr|Dflipflop:df[4].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[16].m|registerRow:rr|Dflipflop:df[5].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[16].m|registerRow:rr|Dflipflop:df[6].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[16].m|registerRow:rr|Dflipflop:df[7].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[16].m|registerRow:rr|Dflipflop:df[8].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[16].m|registerRow:rr|Dflipflop:df[9].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[16].m|registerRow:rr|Dflipflop:df[10].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[16].m|registerRow:rr|Dflipflop:df[11].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[16].m|registerRow:rr|Dflipflop:df[12].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[16].m|registerRow:rr|Dflipflop:df[13].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[16].m|registerRow:rr|Dflipflop:df[14].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[16].m|registerRow:rr|Dflipflop:df[15].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[16].m|registerRow:rr|Dflipflop:df[16].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[16].m|registerRow:rr|Dflipflop:df[17].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[16].m|registerRow:rr|Dflipflop:df[18].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[16].m|registerRow:rr|Dflipflop:df[19].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[16].m|registerRow:rr|Dflipflop:df[20].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[16].m|registerRow:rr|Dflipflop:df[21].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[16].m|registerRow:rr|Dflipflop:df[22].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[16].m|registerRow:rr|Dflipflop:df[23].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[16].m|registerRow:rr|Dflipflop:df[24].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[16].m|registerRow:rr|Dflipflop:df[25].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[16].m|registerRow:rr|Dflipflop:df[26].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[16].m|registerRow:rr|Dflipflop:df[27].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[16].m|registerRow:rr|Dflipflop:df[28].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[16].m|registerRow:rr|Dflipflop:df[29].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[16].m|registerRow:rr|Dflipflop:df[30].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[16].m|registerRow:rr|Dflipflop:df[31].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[17].m
dataOut[0] <= dataOut[0].DB_MAX_OUTPUT_PORT_TYPE
dataOut[1] <= dataOut[1].DB_MAX_OUTPUT_PORT_TYPE
dataOut[2] <= dataOut[2].DB_MAX_OUTPUT_PORT_TYPE
dataOut[3] <= dataOut[3].DB_MAX_OUTPUT_PORT_TYPE
dataOut[4] <= dataOut[4].DB_MAX_OUTPUT_PORT_TYPE
dataOut[5] <= dataOut[5].DB_MAX_OUTPUT_PORT_TYPE
dataOut[6] <= dataOut[6].DB_MAX_OUTPUT_PORT_TYPE
dataOut[7] <= dataOut[7].DB_MAX_OUTPUT_PORT_TYPE
dataOut[8] <= dataOut[8].DB_MAX_OUTPUT_PORT_TYPE
dataOut[9] <= dataOut[9].DB_MAX_OUTPUT_PORT_TYPE
dataOut[10] <= dataOut[10].DB_MAX_OUTPUT_PORT_TYPE
dataOut[11] <= dataOut[11].DB_MAX_OUTPUT_PORT_TYPE
dataOut[12] <= dataOut[12].DB_MAX_OUTPUT_PORT_TYPE
dataOut[13] <= dataOut[13].DB_MAX_OUTPUT_PORT_TYPE
dataOut[14] <= dataOut[14].DB_MAX_OUTPUT_PORT_TYPE
dataOut[15] <= dataOut[15].DB_MAX_OUTPUT_PORT_TYPE
dataOut[16] <= dataOut[16].DB_MAX_OUTPUT_PORT_TYPE
dataOut[17] <= dataOut[17].DB_MAX_OUTPUT_PORT_TYPE
dataOut[18] <= dataOut[18].DB_MAX_OUTPUT_PORT_TYPE
dataOut[19] <= dataOut[19].DB_MAX_OUTPUT_PORT_TYPE
dataOut[20] <= dataOut[20].DB_MAX_OUTPUT_PORT_TYPE
dataOut[21] <= dataOut[21].DB_MAX_OUTPUT_PORT_TYPE
dataOut[22] <= dataOut[22].DB_MAX_OUTPUT_PORT_TYPE
dataOut[23] <= dataOut[23].DB_MAX_OUTPUT_PORT_TYPE
dataOut[24] <= dataOut[24].DB_MAX_OUTPUT_PORT_TYPE
dataOut[25] <= dataOut[25].DB_MAX_OUTPUT_PORT_TYPE
dataOut[26] <= dataOut[26].DB_MAX_OUTPUT_PORT_TYPE
dataOut[27] <= dataOut[27].DB_MAX_OUTPUT_PORT_TYPE
dataOut[28] <= dataOut[28].DB_MAX_OUTPUT_PORT_TYPE
dataOut[29] <= dataOut[29].DB_MAX_OUTPUT_PORT_TYPE
dataOut[30] <= dataOut[30].DB_MAX_OUTPUT_PORT_TYPE
dataOut[31] <= dataOut[31].DB_MAX_OUTPUT_PORT_TYPE
clk => clk.IN1
reset => reset.IN1
dataIn[0] => dataIn[0].IN1
dataIn[1] => dataIn[1].IN1
dataIn[2] => dataIn[2].IN1
dataIn[3] => dataIn[3].IN1
dataIn[4] => dataIn[4].IN1
dataIn[5] => dataIn[5].IN1
dataIn[6] => dataIn[6].IN1
dataIn[7] => dataIn[7].IN1
dataIn[8] => dataIn[8].IN1
dataIn[9] => dataIn[9].IN1
dataIn[10] => dataIn[10].IN1
dataIn[11] => dataIn[11].IN1
dataIn[12] => dataIn[12].IN1
dataIn[13] => dataIn[13].IN1
dataIn[14] => dataIn[14].IN1
dataIn[15] => dataIn[15].IN1
dataIn[16] => dataIn[16].IN1
dataIn[17] => dataIn[17].IN1
dataIn[18] => dataIn[18].IN1
dataIn[19] => dataIn[19].IN1
dataIn[20] => dataIn[20].IN1
dataIn[21] => dataIn[21].IN1
dataIn[22] => dataIn[22].IN1
dataIn[23] => dataIn[23].IN1
dataIn[24] => dataIn[24].IN1
dataIn[25] => dataIn[25].IN1
dataIn[26] => dataIn[26].IN1
dataIn[27] => dataIn[27].IN1
dataIn[28] => dataIn[28].IN1
dataIn[29] => dataIn[29].IN1
dataIn[30] => dataIn[30].IN1
dataIn[31] => dataIn[31].IN1
wr => wr.IN1


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[17].m|mux2_1:wrctrl
c[0] <= mux21[0].out.DB_MAX_OUTPUT_PORT_TYPE
c[1] <= mux21[1].out.DB_MAX_OUTPUT_PORT_TYPE
c[2] <= mux21[2].out.DB_MAX_OUTPUT_PORT_TYPE
c[3] <= mux21[3].out.DB_MAX_OUTPUT_PORT_TYPE
c[4] <= mux21[4].out.DB_MAX_OUTPUT_PORT_TYPE
c[5] <= mux21[5].out.DB_MAX_OUTPUT_PORT_TYPE
c[6] <= mux21[6].out.DB_MAX_OUTPUT_PORT_TYPE
c[7] <= mux21[7].out.DB_MAX_OUTPUT_PORT_TYPE
c[8] <= mux21[8].out.DB_MAX_OUTPUT_PORT_TYPE
c[9] <= mux21[9].out.DB_MAX_OUTPUT_PORT_TYPE
c[10] <= mux21[10].out.DB_MAX_OUTPUT_PORT_TYPE
c[11] <= mux21[11].out.DB_MAX_OUTPUT_PORT_TYPE
c[12] <= mux21[12].out.DB_MAX_OUTPUT_PORT_TYPE
c[13] <= mux21[13].out.DB_MAX_OUTPUT_PORT_TYPE
c[14] <= mux21[14].out.DB_MAX_OUTPUT_PORT_TYPE
c[15] <= mux21[15].out.DB_MAX_OUTPUT_PORT_TYPE
c[16] <= mux21[16].out.DB_MAX_OUTPUT_PORT_TYPE
c[17] <= mux21[17].out.DB_MAX_OUTPUT_PORT_TYPE
c[18] <= mux21[18].out.DB_MAX_OUTPUT_PORT_TYPE
c[19] <= mux21[19].out.DB_MAX_OUTPUT_PORT_TYPE
c[20] <= mux21[20].out.DB_MAX_OUTPUT_PORT_TYPE
c[21] <= mux21[21].out.DB_MAX_OUTPUT_PORT_TYPE
c[22] <= mux21[22].out.DB_MAX_OUTPUT_PORT_TYPE
c[23] <= mux21[23].out.DB_MAX_OUTPUT_PORT_TYPE
c[24] <= mux21[24].out.DB_MAX_OUTPUT_PORT_TYPE
c[25] <= mux21[25].out.DB_MAX_OUTPUT_PORT_TYPE
c[26] <= mux21[26].out.DB_MAX_OUTPUT_PORT_TYPE
c[27] <= mux21[27].out.DB_MAX_OUTPUT_PORT_TYPE
c[28] <= mux21[28].out.DB_MAX_OUTPUT_PORT_TYPE
c[29] <= mux21[29].out.DB_MAX_OUTPUT_PORT_TYPE
c[30] <= mux21[30].out.DB_MAX_OUTPUT_PORT_TYPE
c[31] <= mux21[31].out.DB_MAX_OUTPUT_PORT_TYPE
a[0] => mux21[0].a1.IN0
a[1] => mux21[1].a1.IN0
a[2] => mux21[2].a1.IN0
a[3] => mux21[3].a1.IN0
a[4] => mux21[4].a1.IN0
a[5] => mux21[5].a1.IN0
a[6] => mux21[6].a1.IN0
a[7] => mux21[7].a1.IN0
a[8] => mux21[8].a1.IN0
a[9] => mux21[9].a1.IN0
a[10] => mux21[10].a1.IN0
a[11] => mux21[11].a1.IN0
a[12] => mux21[12].a1.IN0
a[13] => mux21[13].a1.IN0
a[14] => mux21[14].a1.IN0
a[15] => mux21[15].a1.IN0
a[16] => mux21[16].a1.IN0
a[17] => mux21[17].a1.IN0
a[18] => mux21[18].a1.IN0
a[19] => mux21[19].a1.IN0
a[20] => mux21[20].a1.IN0
a[21] => mux21[21].a1.IN0
a[22] => mux21[22].a1.IN0
a[23] => mux21[23].a1.IN0
a[24] => mux21[24].a1.IN0
a[25] => mux21[25].a1.IN0
a[26] => mux21[26].a1.IN0
a[27] => mux21[27].a1.IN0
a[28] => mux21[28].a1.IN0
a[29] => mux21[29].a1.IN0
a[30] => mux21[30].a1.IN0
a[31] => mux21[31].a1.IN0
b[0] => mux21[0].a2.IN1
b[1] => mux21[1].a2.IN1
b[2] => mux21[2].a2.IN1
b[3] => mux21[3].a2.IN1
b[4] => mux21[4].a2.IN1
b[5] => mux21[5].a2.IN1
b[6] => mux21[6].a2.IN1
b[7] => mux21[7].a2.IN1
b[8] => mux21[8].a2.IN1
b[9] => mux21[9].a2.IN1
b[10] => mux21[10].a2.IN1
b[11] => mux21[11].a2.IN1
b[12] => mux21[12].a2.IN1
b[13] => mux21[13].a2.IN1
b[14] => mux21[14].a2.IN1
b[15] => mux21[15].a2.IN1
b[16] => mux21[16].a2.IN1
b[17] => mux21[17].a2.IN1
b[18] => mux21[18].a2.IN1
b[19] => mux21[19].a2.IN1
b[20] => mux21[20].a2.IN1
b[21] => mux21[21].a2.IN1
b[22] => mux21[22].a2.IN1
b[23] => mux21[23].a2.IN1
b[24] => mux21[24].a2.IN1
b[25] => mux21[25].a2.IN1
b[26] => mux21[26].a2.IN1
b[27] => mux21[27].a2.IN1
b[28] => mux21[28].a2.IN1
b[29] => mux21[29].a2.IN1
b[30] => mux21[30].a2.IN1
b[31] => mux21[31].a2.IN1
sel => n2.DATAIN
sel => mux21[0].a1.IN1
sel => mux21[1].a1.IN1
sel => mux21[2].a1.IN1
sel => mux21[3].a1.IN1
sel => mux21[4].a1.IN1
sel => mux21[5].a1.IN1
sel => mux21[6].a1.IN1
sel => mux21[7].a1.IN1
sel => mux21[8].a1.IN1
sel => mux21[9].a1.IN1
sel => mux21[10].a1.IN1
sel => mux21[11].a1.IN1
sel => mux21[12].a1.IN1
sel => mux21[13].a1.IN1
sel => mux21[14].a1.IN1
sel => mux21[15].a1.IN1
sel => mux21[16].a1.IN1
sel => mux21[17].a1.IN1
sel => mux21[18].a1.IN1
sel => mux21[19].a1.IN1
sel => mux21[20].a1.IN1
sel => mux21[21].a1.IN1
sel => mux21[22].a1.IN1
sel => mux21[23].a1.IN1
sel => mux21[24].a1.IN1
sel => mux21[25].a1.IN1
sel => mux21[26].a1.IN1
sel => mux21[27].a1.IN1
sel => mux21[28].a1.IN1
sel => mux21[29].a1.IN1
sel => mux21[30].a1.IN1
sel => mux21[31].a1.IN1


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[17].m|registerRow:rr
data[0] <= Dflipflop:df[0].d.port0
data[1] <= Dflipflop:df[1].d.port0
data[2] <= Dflipflop:df[2].d.port0
data[3] <= Dflipflop:df[3].d.port0
data[4] <= Dflipflop:df[4].d.port0
data[5] <= Dflipflop:df[5].d.port0
data[6] <= Dflipflop:df[6].d.port0
data[7] <= Dflipflop:df[7].d.port0
data[8] <= Dflipflop:df[8].d.port0
data[9] <= Dflipflop:df[9].d.port0
data[10] <= Dflipflop:df[10].d.port0
data[11] <= Dflipflop:df[11].d.port0
data[12] <= Dflipflop:df[12].d.port0
data[13] <= Dflipflop:df[13].d.port0
data[14] <= Dflipflop:df[14].d.port0
data[15] <= Dflipflop:df[15].d.port0
data[16] <= Dflipflop:df[16].d.port0
data[17] <= Dflipflop:df[17].d.port0
data[18] <= Dflipflop:df[18].d.port0
data[19] <= Dflipflop:df[19].d.port0
data[20] <= Dflipflop:df[20].d.port0
data[21] <= Dflipflop:df[21].d.port0
data[22] <= Dflipflop:df[22].d.port0
data[23] <= Dflipflop:df[23].d.port0
data[24] <= Dflipflop:df[24].d.port0
data[25] <= Dflipflop:df[25].d.port0
data[26] <= Dflipflop:df[26].d.port0
data[27] <= Dflipflop:df[27].d.port0
data[28] <= Dflipflop:df[28].d.port0
data[29] <= Dflipflop:df[29].d.port0
data[30] <= Dflipflop:df[30].d.port0
data[31] <= Dflipflop:df[31].d.port0
clk => clk.IN32
reset => reset.IN32
dataIn[0] => dataIn[0].IN1
dataIn[1] => dataIn[1].IN1
dataIn[2] => dataIn[2].IN1
dataIn[3] => dataIn[3].IN1
dataIn[4] => dataIn[4].IN1
dataIn[5] => dataIn[5].IN1
dataIn[6] => dataIn[6].IN1
dataIn[7] => dataIn[7].IN1
dataIn[8] => dataIn[8].IN1
dataIn[9] => dataIn[9].IN1
dataIn[10] => dataIn[10].IN1
dataIn[11] => dataIn[11].IN1
dataIn[12] => dataIn[12].IN1
dataIn[13] => dataIn[13].IN1
dataIn[14] => dataIn[14].IN1
dataIn[15] => dataIn[15].IN1
dataIn[16] => dataIn[16].IN1
dataIn[17] => dataIn[17].IN1
dataIn[18] => dataIn[18].IN1
dataIn[19] => dataIn[19].IN1
dataIn[20] => dataIn[20].IN1
dataIn[21] => dataIn[21].IN1
dataIn[22] => dataIn[22].IN1
dataIn[23] => dataIn[23].IN1
dataIn[24] => dataIn[24].IN1
dataIn[25] => dataIn[25].IN1
dataIn[26] => dataIn[26].IN1
dataIn[27] => dataIn[27].IN1
dataIn[28] => dataIn[28].IN1
dataIn[29] => dataIn[29].IN1
dataIn[30] => dataIn[30].IN1
dataIn[31] => dataIn[31].IN1


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[17].m|registerRow:rr|Dflipflop:df[0].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[17].m|registerRow:rr|Dflipflop:df[1].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[17].m|registerRow:rr|Dflipflop:df[2].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[17].m|registerRow:rr|Dflipflop:df[3].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[17].m|registerRow:rr|Dflipflop:df[4].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[17].m|registerRow:rr|Dflipflop:df[5].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[17].m|registerRow:rr|Dflipflop:df[6].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[17].m|registerRow:rr|Dflipflop:df[7].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[17].m|registerRow:rr|Dflipflop:df[8].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[17].m|registerRow:rr|Dflipflop:df[9].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[17].m|registerRow:rr|Dflipflop:df[10].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[17].m|registerRow:rr|Dflipflop:df[11].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[17].m|registerRow:rr|Dflipflop:df[12].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[17].m|registerRow:rr|Dflipflop:df[13].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[17].m|registerRow:rr|Dflipflop:df[14].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[17].m|registerRow:rr|Dflipflop:df[15].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[17].m|registerRow:rr|Dflipflop:df[16].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[17].m|registerRow:rr|Dflipflop:df[17].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[17].m|registerRow:rr|Dflipflop:df[18].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[17].m|registerRow:rr|Dflipflop:df[19].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[17].m|registerRow:rr|Dflipflop:df[20].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[17].m|registerRow:rr|Dflipflop:df[21].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[17].m|registerRow:rr|Dflipflop:df[22].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[17].m|registerRow:rr|Dflipflop:df[23].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[17].m|registerRow:rr|Dflipflop:df[24].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[17].m|registerRow:rr|Dflipflop:df[25].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[17].m|registerRow:rr|Dflipflop:df[26].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[17].m|registerRow:rr|Dflipflop:df[27].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[17].m|registerRow:rr|Dflipflop:df[28].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[17].m|registerRow:rr|Dflipflop:df[29].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[17].m|registerRow:rr|Dflipflop:df[30].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[17].m|registerRow:rr|Dflipflop:df[31].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[18].m
dataOut[0] <= dataOut[0].DB_MAX_OUTPUT_PORT_TYPE
dataOut[1] <= dataOut[1].DB_MAX_OUTPUT_PORT_TYPE
dataOut[2] <= dataOut[2].DB_MAX_OUTPUT_PORT_TYPE
dataOut[3] <= dataOut[3].DB_MAX_OUTPUT_PORT_TYPE
dataOut[4] <= dataOut[4].DB_MAX_OUTPUT_PORT_TYPE
dataOut[5] <= dataOut[5].DB_MAX_OUTPUT_PORT_TYPE
dataOut[6] <= dataOut[6].DB_MAX_OUTPUT_PORT_TYPE
dataOut[7] <= dataOut[7].DB_MAX_OUTPUT_PORT_TYPE
dataOut[8] <= dataOut[8].DB_MAX_OUTPUT_PORT_TYPE
dataOut[9] <= dataOut[9].DB_MAX_OUTPUT_PORT_TYPE
dataOut[10] <= dataOut[10].DB_MAX_OUTPUT_PORT_TYPE
dataOut[11] <= dataOut[11].DB_MAX_OUTPUT_PORT_TYPE
dataOut[12] <= dataOut[12].DB_MAX_OUTPUT_PORT_TYPE
dataOut[13] <= dataOut[13].DB_MAX_OUTPUT_PORT_TYPE
dataOut[14] <= dataOut[14].DB_MAX_OUTPUT_PORT_TYPE
dataOut[15] <= dataOut[15].DB_MAX_OUTPUT_PORT_TYPE
dataOut[16] <= dataOut[16].DB_MAX_OUTPUT_PORT_TYPE
dataOut[17] <= dataOut[17].DB_MAX_OUTPUT_PORT_TYPE
dataOut[18] <= dataOut[18].DB_MAX_OUTPUT_PORT_TYPE
dataOut[19] <= dataOut[19].DB_MAX_OUTPUT_PORT_TYPE
dataOut[20] <= dataOut[20].DB_MAX_OUTPUT_PORT_TYPE
dataOut[21] <= dataOut[21].DB_MAX_OUTPUT_PORT_TYPE
dataOut[22] <= dataOut[22].DB_MAX_OUTPUT_PORT_TYPE
dataOut[23] <= dataOut[23].DB_MAX_OUTPUT_PORT_TYPE
dataOut[24] <= dataOut[24].DB_MAX_OUTPUT_PORT_TYPE
dataOut[25] <= dataOut[25].DB_MAX_OUTPUT_PORT_TYPE
dataOut[26] <= dataOut[26].DB_MAX_OUTPUT_PORT_TYPE
dataOut[27] <= dataOut[27].DB_MAX_OUTPUT_PORT_TYPE
dataOut[28] <= dataOut[28].DB_MAX_OUTPUT_PORT_TYPE
dataOut[29] <= dataOut[29].DB_MAX_OUTPUT_PORT_TYPE
dataOut[30] <= dataOut[30].DB_MAX_OUTPUT_PORT_TYPE
dataOut[31] <= dataOut[31].DB_MAX_OUTPUT_PORT_TYPE
clk => clk.IN1
reset => reset.IN1
dataIn[0] => dataIn[0].IN1
dataIn[1] => dataIn[1].IN1
dataIn[2] => dataIn[2].IN1
dataIn[3] => dataIn[3].IN1
dataIn[4] => dataIn[4].IN1
dataIn[5] => dataIn[5].IN1
dataIn[6] => dataIn[6].IN1
dataIn[7] => dataIn[7].IN1
dataIn[8] => dataIn[8].IN1
dataIn[9] => dataIn[9].IN1
dataIn[10] => dataIn[10].IN1
dataIn[11] => dataIn[11].IN1
dataIn[12] => dataIn[12].IN1
dataIn[13] => dataIn[13].IN1
dataIn[14] => dataIn[14].IN1
dataIn[15] => dataIn[15].IN1
dataIn[16] => dataIn[16].IN1
dataIn[17] => dataIn[17].IN1
dataIn[18] => dataIn[18].IN1
dataIn[19] => dataIn[19].IN1
dataIn[20] => dataIn[20].IN1
dataIn[21] => dataIn[21].IN1
dataIn[22] => dataIn[22].IN1
dataIn[23] => dataIn[23].IN1
dataIn[24] => dataIn[24].IN1
dataIn[25] => dataIn[25].IN1
dataIn[26] => dataIn[26].IN1
dataIn[27] => dataIn[27].IN1
dataIn[28] => dataIn[28].IN1
dataIn[29] => dataIn[29].IN1
dataIn[30] => dataIn[30].IN1
dataIn[31] => dataIn[31].IN1
wr => wr.IN1


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[18].m|mux2_1:wrctrl
c[0] <= mux21[0].out.DB_MAX_OUTPUT_PORT_TYPE
c[1] <= mux21[1].out.DB_MAX_OUTPUT_PORT_TYPE
c[2] <= mux21[2].out.DB_MAX_OUTPUT_PORT_TYPE
c[3] <= mux21[3].out.DB_MAX_OUTPUT_PORT_TYPE
c[4] <= mux21[4].out.DB_MAX_OUTPUT_PORT_TYPE
c[5] <= mux21[5].out.DB_MAX_OUTPUT_PORT_TYPE
c[6] <= mux21[6].out.DB_MAX_OUTPUT_PORT_TYPE
c[7] <= mux21[7].out.DB_MAX_OUTPUT_PORT_TYPE
c[8] <= mux21[8].out.DB_MAX_OUTPUT_PORT_TYPE
c[9] <= mux21[9].out.DB_MAX_OUTPUT_PORT_TYPE
c[10] <= mux21[10].out.DB_MAX_OUTPUT_PORT_TYPE
c[11] <= mux21[11].out.DB_MAX_OUTPUT_PORT_TYPE
c[12] <= mux21[12].out.DB_MAX_OUTPUT_PORT_TYPE
c[13] <= mux21[13].out.DB_MAX_OUTPUT_PORT_TYPE
c[14] <= mux21[14].out.DB_MAX_OUTPUT_PORT_TYPE
c[15] <= mux21[15].out.DB_MAX_OUTPUT_PORT_TYPE
c[16] <= mux21[16].out.DB_MAX_OUTPUT_PORT_TYPE
c[17] <= mux21[17].out.DB_MAX_OUTPUT_PORT_TYPE
c[18] <= mux21[18].out.DB_MAX_OUTPUT_PORT_TYPE
c[19] <= mux21[19].out.DB_MAX_OUTPUT_PORT_TYPE
c[20] <= mux21[20].out.DB_MAX_OUTPUT_PORT_TYPE
c[21] <= mux21[21].out.DB_MAX_OUTPUT_PORT_TYPE
c[22] <= mux21[22].out.DB_MAX_OUTPUT_PORT_TYPE
c[23] <= mux21[23].out.DB_MAX_OUTPUT_PORT_TYPE
c[24] <= mux21[24].out.DB_MAX_OUTPUT_PORT_TYPE
c[25] <= mux21[25].out.DB_MAX_OUTPUT_PORT_TYPE
c[26] <= mux21[26].out.DB_MAX_OUTPUT_PORT_TYPE
c[27] <= mux21[27].out.DB_MAX_OUTPUT_PORT_TYPE
c[28] <= mux21[28].out.DB_MAX_OUTPUT_PORT_TYPE
c[29] <= mux21[29].out.DB_MAX_OUTPUT_PORT_TYPE
c[30] <= mux21[30].out.DB_MAX_OUTPUT_PORT_TYPE
c[31] <= mux21[31].out.DB_MAX_OUTPUT_PORT_TYPE
a[0] => mux21[0].a1.IN0
a[1] => mux21[1].a1.IN0
a[2] => mux21[2].a1.IN0
a[3] => mux21[3].a1.IN0
a[4] => mux21[4].a1.IN0
a[5] => mux21[5].a1.IN0
a[6] => mux21[6].a1.IN0
a[7] => mux21[7].a1.IN0
a[8] => mux21[8].a1.IN0
a[9] => mux21[9].a1.IN0
a[10] => mux21[10].a1.IN0
a[11] => mux21[11].a1.IN0
a[12] => mux21[12].a1.IN0
a[13] => mux21[13].a1.IN0
a[14] => mux21[14].a1.IN0
a[15] => mux21[15].a1.IN0
a[16] => mux21[16].a1.IN0
a[17] => mux21[17].a1.IN0
a[18] => mux21[18].a1.IN0
a[19] => mux21[19].a1.IN0
a[20] => mux21[20].a1.IN0
a[21] => mux21[21].a1.IN0
a[22] => mux21[22].a1.IN0
a[23] => mux21[23].a1.IN0
a[24] => mux21[24].a1.IN0
a[25] => mux21[25].a1.IN0
a[26] => mux21[26].a1.IN0
a[27] => mux21[27].a1.IN0
a[28] => mux21[28].a1.IN0
a[29] => mux21[29].a1.IN0
a[30] => mux21[30].a1.IN0
a[31] => mux21[31].a1.IN0
b[0] => mux21[0].a2.IN1
b[1] => mux21[1].a2.IN1
b[2] => mux21[2].a2.IN1
b[3] => mux21[3].a2.IN1
b[4] => mux21[4].a2.IN1
b[5] => mux21[5].a2.IN1
b[6] => mux21[6].a2.IN1
b[7] => mux21[7].a2.IN1
b[8] => mux21[8].a2.IN1
b[9] => mux21[9].a2.IN1
b[10] => mux21[10].a2.IN1
b[11] => mux21[11].a2.IN1
b[12] => mux21[12].a2.IN1
b[13] => mux21[13].a2.IN1
b[14] => mux21[14].a2.IN1
b[15] => mux21[15].a2.IN1
b[16] => mux21[16].a2.IN1
b[17] => mux21[17].a2.IN1
b[18] => mux21[18].a2.IN1
b[19] => mux21[19].a2.IN1
b[20] => mux21[20].a2.IN1
b[21] => mux21[21].a2.IN1
b[22] => mux21[22].a2.IN1
b[23] => mux21[23].a2.IN1
b[24] => mux21[24].a2.IN1
b[25] => mux21[25].a2.IN1
b[26] => mux21[26].a2.IN1
b[27] => mux21[27].a2.IN1
b[28] => mux21[28].a2.IN1
b[29] => mux21[29].a2.IN1
b[30] => mux21[30].a2.IN1
b[31] => mux21[31].a2.IN1
sel => n2.DATAIN
sel => mux21[0].a1.IN1
sel => mux21[1].a1.IN1
sel => mux21[2].a1.IN1
sel => mux21[3].a1.IN1
sel => mux21[4].a1.IN1
sel => mux21[5].a1.IN1
sel => mux21[6].a1.IN1
sel => mux21[7].a1.IN1
sel => mux21[8].a1.IN1
sel => mux21[9].a1.IN1
sel => mux21[10].a1.IN1
sel => mux21[11].a1.IN1
sel => mux21[12].a1.IN1
sel => mux21[13].a1.IN1
sel => mux21[14].a1.IN1
sel => mux21[15].a1.IN1
sel => mux21[16].a1.IN1
sel => mux21[17].a1.IN1
sel => mux21[18].a1.IN1
sel => mux21[19].a1.IN1
sel => mux21[20].a1.IN1
sel => mux21[21].a1.IN1
sel => mux21[22].a1.IN1
sel => mux21[23].a1.IN1
sel => mux21[24].a1.IN1
sel => mux21[25].a1.IN1
sel => mux21[26].a1.IN1
sel => mux21[27].a1.IN1
sel => mux21[28].a1.IN1
sel => mux21[29].a1.IN1
sel => mux21[30].a1.IN1
sel => mux21[31].a1.IN1


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[18].m|registerRow:rr
data[0] <= Dflipflop:df[0].d.port0
data[1] <= Dflipflop:df[1].d.port0
data[2] <= Dflipflop:df[2].d.port0
data[3] <= Dflipflop:df[3].d.port0
data[4] <= Dflipflop:df[4].d.port0
data[5] <= Dflipflop:df[5].d.port0
data[6] <= Dflipflop:df[6].d.port0
data[7] <= Dflipflop:df[7].d.port0
data[8] <= Dflipflop:df[8].d.port0
data[9] <= Dflipflop:df[9].d.port0
data[10] <= Dflipflop:df[10].d.port0
data[11] <= Dflipflop:df[11].d.port0
data[12] <= Dflipflop:df[12].d.port0
data[13] <= Dflipflop:df[13].d.port0
data[14] <= Dflipflop:df[14].d.port0
data[15] <= Dflipflop:df[15].d.port0
data[16] <= Dflipflop:df[16].d.port0
data[17] <= Dflipflop:df[17].d.port0
data[18] <= Dflipflop:df[18].d.port0
data[19] <= Dflipflop:df[19].d.port0
data[20] <= Dflipflop:df[20].d.port0
data[21] <= Dflipflop:df[21].d.port0
data[22] <= Dflipflop:df[22].d.port0
data[23] <= Dflipflop:df[23].d.port0
data[24] <= Dflipflop:df[24].d.port0
data[25] <= Dflipflop:df[25].d.port0
data[26] <= Dflipflop:df[26].d.port0
data[27] <= Dflipflop:df[27].d.port0
data[28] <= Dflipflop:df[28].d.port0
data[29] <= Dflipflop:df[29].d.port0
data[30] <= Dflipflop:df[30].d.port0
data[31] <= Dflipflop:df[31].d.port0
clk => clk.IN32
reset => reset.IN32
dataIn[0] => dataIn[0].IN1
dataIn[1] => dataIn[1].IN1
dataIn[2] => dataIn[2].IN1
dataIn[3] => dataIn[3].IN1
dataIn[4] => dataIn[4].IN1
dataIn[5] => dataIn[5].IN1
dataIn[6] => dataIn[6].IN1
dataIn[7] => dataIn[7].IN1
dataIn[8] => dataIn[8].IN1
dataIn[9] => dataIn[9].IN1
dataIn[10] => dataIn[10].IN1
dataIn[11] => dataIn[11].IN1
dataIn[12] => dataIn[12].IN1
dataIn[13] => dataIn[13].IN1
dataIn[14] => dataIn[14].IN1
dataIn[15] => dataIn[15].IN1
dataIn[16] => dataIn[16].IN1
dataIn[17] => dataIn[17].IN1
dataIn[18] => dataIn[18].IN1
dataIn[19] => dataIn[19].IN1
dataIn[20] => dataIn[20].IN1
dataIn[21] => dataIn[21].IN1
dataIn[22] => dataIn[22].IN1
dataIn[23] => dataIn[23].IN1
dataIn[24] => dataIn[24].IN1
dataIn[25] => dataIn[25].IN1
dataIn[26] => dataIn[26].IN1
dataIn[27] => dataIn[27].IN1
dataIn[28] => dataIn[28].IN1
dataIn[29] => dataIn[29].IN1
dataIn[30] => dataIn[30].IN1
dataIn[31] => dataIn[31].IN1


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[18].m|registerRow:rr|Dflipflop:df[0].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[18].m|registerRow:rr|Dflipflop:df[1].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[18].m|registerRow:rr|Dflipflop:df[2].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[18].m|registerRow:rr|Dflipflop:df[3].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[18].m|registerRow:rr|Dflipflop:df[4].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[18].m|registerRow:rr|Dflipflop:df[5].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[18].m|registerRow:rr|Dflipflop:df[6].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[18].m|registerRow:rr|Dflipflop:df[7].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[18].m|registerRow:rr|Dflipflop:df[8].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[18].m|registerRow:rr|Dflipflop:df[9].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[18].m|registerRow:rr|Dflipflop:df[10].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[18].m|registerRow:rr|Dflipflop:df[11].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[18].m|registerRow:rr|Dflipflop:df[12].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[18].m|registerRow:rr|Dflipflop:df[13].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[18].m|registerRow:rr|Dflipflop:df[14].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[18].m|registerRow:rr|Dflipflop:df[15].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[18].m|registerRow:rr|Dflipflop:df[16].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[18].m|registerRow:rr|Dflipflop:df[17].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[18].m|registerRow:rr|Dflipflop:df[18].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[18].m|registerRow:rr|Dflipflop:df[19].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[18].m|registerRow:rr|Dflipflop:df[20].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[18].m|registerRow:rr|Dflipflop:df[21].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[18].m|registerRow:rr|Dflipflop:df[22].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[18].m|registerRow:rr|Dflipflop:df[23].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[18].m|registerRow:rr|Dflipflop:df[24].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[18].m|registerRow:rr|Dflipflop:df[25].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[18].m|registerRow:rr|Dflipflop:df[26].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[18].m|registerRow:rr|Dflipflop:df[27].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[18].m|registerRow:rr|Dflipflop:df[28].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[18].m|registerRow:rr|Dflipflop:df[29].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[18].m|registerRow:rr|Dflipflop:df[30].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[18].m|registerRow:rr|Dflipflop:df[31].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[19].m
dataOut[0] <= dataOut[0].DB_MAX_OUTPUT_PORT_TYPE
dataOut[1] <= dataOut[1].DB_MAX_OUTPUT_PORT_TYPE
dataOut[2] <= dataOut[2].DB_MAX_OUTPUT_PORT_TYPE
dataOut[3] <= dataOut[3].DB_MAX_OUTPUT_PORT_TYPE
dataOut[4] <= dataOut[4].DB_MAX_OUTPUT_PORT_TYPE
dataOut[5] <= dataOut[5].DB_MAX_OUTPUT_PORT_TYPE
dataOut[6] <= dataOut[6].DB_MAX_OUTPUT_PORT_TYPE
dataOut[7] <= dataOut[7].DB_MAX_OUTPUT_PORT_TYPE
dataOut[8] <= dataOut[8].DB_MAX_OUTPUT_PORT_TYPE
dataOut[9] <= dataOut[9].DB_MAX_OUTPUT_PORT_TYPE
dataOut[10] <= dataOut[10].DB_MAX_OUTPUT_PORT_TYPE
dataOut[11] <= dataOut[11].DB_MAX_OUTPUT_PORT_TYPE
dataOut[12] <= dataOut[12].DB_MAX_OUTPUT_PORT_TYPE
dataOut[13] <= dataOut[13].DB_MAX_OUTPUT_PORT_TYPE
dataOut[14] <= dataOut[14].DB_MAX_OUTPUT_PORT_TYPE
dataOut[15] <= dataOut[15].DB_MAX_OUTPUT_PORT_TYPE
dataOut[16] <= dataOut[16].DB_MAX_OUTPUT_PORT_TYPE
dataOut[17] <= dataOut[17].DB_MAX_OUTPUT_PORT_TYPE
dataOut[18] <= dataOut[18].DB_MAX_OUTPUT_PORT_TYPE
dataOut[19] <= dataOut[19].DB_MAX_OUTPUT_PORT_TYPE
dataOut[20] <= dataOut[20].DB_MAX_OUTPUT_PORT_TYPE
dataOut[21] <= dataOut[21].DB_MAX_OUTPUT_PORT_TYPE
dataOut[22] <= dataOut[22].DB_MAX_OUTPUT_PORT_TYPE
dataOut[23] <= dataOut[23].DB_MAX_OUTPUT_PORT_TYPE
dataOut[24] <= dataOut[24].DB_MAX_OUTPUT_PORT_TYPE
dataOut[25] <= dataOut[25].DB_MAX_OUTPUT_PORT_TYPE
dataOut[26] <= dataOut[26].DB_MAX_OUTPUT_PORT_TYPE
dataOut[27] <= dataOut[27].DB_MAX_OUTPUT_PORT_TYPE
dataOut[28] <= dataOut[28].DB_MAX_OUTPUT_PORT_TYPE
dataOut[29] <= dataOut[29].DB_MAX_OUTPUT_PORT_TYPE
dataOut[30] <= dataOut[30].DB_MAX_OUTPUT_PORT_TYPE
dataOut[31] <= dataOut[31].DB_MAX_OUTPUT_PORT_TYPE
clk => clk.IN1
reset => reset.IN1
dataIn[0] => dataIn[0].IN1
dataIn[1] => dataIn[1].IN1
dataIn[2] => dataIn[2].IN1
dataIn[3] => dataIn[3].IN1
dataIn[4] => dataIn[4].IN1
dataIn[5] => dataIn[5].IN1
dataIn[6] => dataIn[6].IN1
dataIn[7] => dataIn[7].IN1
dataIn[8] => dataIn[8].IN1
dataIn[9] => dataIn[9].IN1
dataIn[10] => dataIn[10].IN1
dataIn[11] => dataIn[11].IN1
dataIn[12] => dataIn[12].IN1
dataIn[13] => dataIn[13].IN1
dataIn[14] => dataIn[14].IN1
dataIn[15] => dataIn[15].IN1
dataIn[16] => dataIn[16].IN1
dataIn[17] => dataIn[17].IN1
dataIn[18] => dataIn[18].IN1
dataIn[19] => dataIn[19].IN1
dataIn[20] => dataIn[20].IN1
dataIn[21] => dataIn[21].IN1
dataIn[22] => dataIn[22].IN1
dataIn[23] => dataIn[23].IN1
dataIn[24] => dataIn[24].IN1
dataIn[25] => dataIn[25].IN1
dataIn[26] => dataIn[26].IN1
dataIn[27] => dataIn[27].IN1
dataIn[28] => dataIn[28].IN1
dataIn[29] => dataIn[29].IN1
dataIn[30] => dataIn[30].IN1
dataIn[31] => dataIn[31].IN1
wr => wr.IN1


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[19].m|mux2_1:wrctrl
c[0] <= mux21[0].out.DB_MAX_OUTPUT_PORT_TYPE
c[1] <= mux21[1].out.DB_MAX_OUTPUT_PORT_TYPE
c[2] <= mux21[2].out.DB_MAX_OUTPUT_PORT_TYPE
c[3] <= mux21[3].out.DB_MAX_OUTPUT_PORT_TYPE
c[4] <= mux21[4].out.DB_MAX_OUTPUT_PORT_TYPE
c[5] <= mux21[5].out.DB_MAX_OUTPUT_PORT_TYPE
c[6] <= mux21[6].out.DB_MAX_OUTPUT_PORT_TYPE
c[7] <= mux21[7].out.DB_MAX_OUTPUT_PORT_TYPE
c[8] <= mux21[8].out.DB_MAX_OUTPUT_PORT_TYPE
c[9] <= mux21[9].out.DB_MAX_OUTPUT_PORT_TYPE
c[10] <= mux21[10].out.DB_MAX_OUTPUT_PORT_TYPE
c[11] <= mux21[11].out.DB_MAX_OUTPUT_PORT_TYPE
c[12] <= mux21[12].out.DB_MAX_OUTPUT_PORT_TYPE
c[13] <= mux21[13].out.DB_MAX_OUTPUT_PORT_TYPE
c[14] <= mux21[14].out.DB_MAX_OUTPUT_PORT_TYPE
c[15] <= mux21[15].out.DB_MAX_OUTPUT_PORT_TYPE
c[16] <= mux21[16].out.DB_MAX_OUTPUT_PORT_TYPE
c[17] <= mux21[17].out.DB_MAX_OUTPUT_PORT_TYPE
c[18] <= mux21[18].out.DB_MAX_OUTPUT_PORT_TYPE
c[19] <= mux21[19].out.DB_MAX_OUTPUT_PORT_TYPE
c[20] <= mux21[20].out.DB_MAX_OUTPUT_PORT_TYPE
c[21] <= mux21[21].out.DB_MAX_OUTPUT_PORT_TYPE
c[22] <= mux21[22].out.DB_MAX_OUTPUT_PORT_TYPE
c[23] <= mux21[23].out.DB_MAX_OUTPUT_PORT_TYPE
c[24] <= mux21[24].out.DB_MAX_OUTPUT_PORT_TYPE
c[25] <= mux21[25].out.DB_MAX_OUTPUT_PORT_TYPE
c[26] <= mux21[26].out.DB_MAX_OUTPUT_PORT_TYPE
c[27] <= mux21[27].out.DB_MAX_OUTPUT_PORT_TYPE
c[28] <= mux21[28].out.DB_MAX_OUTPUT_PORT_TYPE
c[29] <= mux21[29].out.DB_MAX_OUTPUT_PORT_TYPE
c[30] <= mux21[30].out.DB_MAX_OUTPUT_PORT_TYPE
c[31] <= mux21[31].out.DB_MAX_OUTPUT_PORT_TYPE
a[0] => mux21[0].a1.IN0
a[1] => mux21[1].a1.IN0
a[2] => mux21[2].a1.IN0
a[3] => mux21[3].a1.IN0
a[4] => mux21[4].a1.IN0
a[5] => mux21[5].a1.IN0
a[6] => mux21[6].a1.IN0
a[7] => mux21[7].a1.IN0
a[8] => mux21[8].a1.IN0
a[9] => mux21[9].a1.IN0
a[10] => mux21[10].a1.IN0
a[11] => mux21[11].a1.IN0
a[12] => mux21[12].a1.IN0
a[13] => mux21[13].a1.IN0
a[14] => mux21[14].a1.IN0
a[15] => mux21[15].a1.IN0
a[16] => mux21[16].a1.IN0
a[17] => mux21[17].a1.IN0
a[18] => mux21[18].a1.IN0
a[19] => mux21[19].a1.IN0
a[20] => mux21[20].a1.IN0
a[21] => mux21[21].a1.IN0
a[22] => mux21[22].a1.IN0
a[23] => mux21[23].a1.IN0
a[24] => mux21[24].a1.IN0
a[25] => mux21[25].a1.IN0
a[26] => mux21[26].a1.IN0
a[27] => mux21[27].a1.IN0
a[28] => mux21[28].a1.IN0
a[29] => mux21[29].a1.IN0
a[30] => mux21[30].a1.IN0
a[31] => mux21[31].a1.IN0
b[0] => mux21[0].a2.IN1
b[1] => mux21[1].a2.IN1
b[2] => mux21[2].a2.IN1
b[3] => mux21[3].a2.IN1
b[4] => mux21[4].a2.IN1
b[5] => mux21[5].a2.IN1
b[6] => mux21[6].a2.IN1
b[7] => mux21[7].a2.IN1
b[8] => mux21[8].a2.IN1
b[9] => mux21[9].a2.IN1
b[10] => mux21[10].a2.IN1
b[11] => mux21[11].a2.IN1
b[12] => mux21[12].a2.IN1
b[13] => mux21[13].a2.IN1
b[14] => mux21[14].a2.IN1
b[15] => mux21[15].a2.IN1
b[16] => mux21[16].a2.IN1
b[17] => mux21[17].a2.IN1
b[18] => mux21[18].a2.IN1
b[19] => mux21[19].a2.IN1
b[20] => mux21[20].a2.IN1
b[21] => mux21[21].a2.IN1
b[22] => mux21[22].a2.IN1
b[23] => mux21[23].a2.IN1
b[24] => mux21[24].a2.IN1
b[25] => mux21[25].a2.IN1
b[26] => mux21[26].a2.IN1
b[27] => mux21[27].a2.IN1
b[28] => mux21[28].a2.IN1
b[29] => mux21[29].a2.IN1
b[30] => mux21[30].a2.IN1
b[31] => mux21[31].a2.IN1
sel => n2.DATAIN
sel => mux21[0].a1.IN1
sel => mux21[1].a1.IN1
sel => mux21[2].a1.IN1
sel => mux21[3].a1.IN1
sel => mux21[4].a1.IN1
sel => mux21[5].a1.IN1
sel => mux21[6].a1.IN1
sel => mux21[7].a1.IN1
sel => mux21[8].a1.IN1
sel => mux21[9].a1.IN1
sel => mux21[10].a1.IN1
sel => mux21[11].a1.IN1
sel => mux21[12].a1.IN1
sel => mux21[13].a1.IN1
sel => mux21[14].a1.IN1
sel => mux21[15].a1.IN1
sel => mux21[16].a1.IN1
sel => mux21[17].a1.IN1
sel => mux21[18].a1.IN1
sel => mux21[19].a1.IN1
sel => mux21[20].a1.IN1
sel => mux21[21].a1.IN1
sel => mux21[22].a1.IN1
sel => mux21[23].a1.IN1
sel => mux21[24].a1.IN1
sel => mux21[25].a1.IN1
sel => mux21[26].a1.IN1
sel => mux21[27].a1.IN1
sel => mux21[28].a1.IN1
sel => mux21[29].a1.IN1
sel => mux21[30].a1.IN1
sel => mux21[31].a1.IN1


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[19].m|registerRow:rr
data[0] <= Dflipflop:df[0].d.port0
data[1] <= Dflipflop:df[1].d.port0
data[2] <= Dflipflop:df[2].d.port0
data[3] <= Dflipflop:df[3].d.port0
data[4] <= Dflipflop:df[4].d.port0
data[5] <= Dflipflop:df[5].d.port0
data[6] <= Dflipflop:df[6].d.port0
data[7] <= Dflipflop:df[7].d.port0
data[8] <= Dflipflop:df[8].d.port0
data[9] <= Dflipflop:df[9].d.port0
data[10] <= Dflipflop:df[10].d.port0
data[11] <= Dflipflop:df[11].d.port0
data[12] <= Dflipflop:df[12].d.port0
data[13] <= Dflipflop:df[13].d.port0
data[14] <= Dflipflop:df[14].d.port0
data[15] <= Dflipflop:df[15].d.port0
data[16] <= Dflipflop:df[16].d.port0
data[17] <= Dflipflop:df[17].d.port0
data[18] <= Dflipflop:df[18].d.port0
data[19] <= Dflipflop:df[19].d.port0
data[20] <= Dflipflop:df[20].d.port0
data[21] <= Dflipflop:df[21].d.port0
data[22] <= Dflipflop:df[22].d.port0
data[23] <= Dflipflop:df[23].d.port0
data[24] <= Dflipflop:df[24].d.port0
data[25] <= Dflipflop:df[25].d.port0
data[26] <= Dflipflop:df[26].d.port0
data[27] <= Dflipflop:df[27].d.port0
data[28] <= Dflipflop:df[28].d.port0
data[29] <= Dflipflop:df[29].d.port0
data[30] <= Dflipflop:df[30].d.port0
data[31] <= Dflipflop:df[31].d.port0
clk => clk.IN32
reset => reset.IN32
dataIn[0] => dataIn[0].IN1
dataIn[1] => dataIn[1].IN1
dataIn[2] => dataIn[2].IN1
dataIn[3] => dataIn[3].IN1
dataIn[4] => dataIn[4].IN1
dataIn[5] => dataIn[5].IN1
dataIn[6] => dataIn[6].IN1
dataIn[7] => dataIn[7].IN1
dataIn[8] => dataIn[8].IN1
dataIn[9] => dataIn[9].IN1
dataIn[10] => dataIn[10].IN1
dataIn[11] => dataIn[11].IN1
dataIn[12] => dataIn[12].IN1
dataIn[13] => dataIn[13].IN1
dataIn[14] => dataIn[14].IN1
dataIn[15] => dataIn[15].IN1
dataIn[16] => dataIn[16].IN1
dataIn[17] => dataIn[17].IN1
dataIn[18] => dataIn[18].IN1
dataIn[19] => dataIn[19].IN1
dataIn[20] => dataIn[20].IN1
dataIn[21] => dataIn[21].IN1
dataIn[22] => dataIn[22].IN1
dataIn[23] => dataIn[23].IN1
dataIn[24] => dataIn[24].IN1
dataIn[25] => dataIn[25].IN1
dataIn[26] => dataIn[26].IN1
dataIn[27] => dataIn[27].IN1
dataIn[28] => dataIn[28].IN1
dataIn[29] => dataIn[29].IN1
dataIn[30] => dataIn[30].IN1
dataIn[31] => dataIn[31].IN1


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[19].m|registerRow:rr|Dflipflop:df[0].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[19].m|registerRow:rr|Dflipflop:df[1].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[19].m|registerRow:rr|Dflipflop:df[2].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[19].m|registerRow:rr|Dflipflop:df[3].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[19].m|registerRow:rr|Dflipflop:df[4].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[19].m|registerRow:rr|Dflipflop:df[5].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[19].m|registerRow:rr|Dflipflop:df[6].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[19].m|registerRow:rr|Dflipflop:df[7].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[19].m|registerRow:rr|Dflipflop:df[8].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[19].m|registerRow:rr|Dflipflop:df[9].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[19].m|registerRow:rr|Dflipflop:df[10].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[19].m|registerRow:rr|Dflipflop:df[11].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[19].m|registerRow:rr|Dflipflop:df[12].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[19].m|registerRow:rr|Dflipflop:df[13].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[19].m|registerRow:rr|Dflipflop:df[14].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[19].m|registerRow:rr|Dflipflop:df[15].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[19].m|registerRow:rr|Dflipflop:df[16].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[19].m|registerRow:rr|Dflipflop:df[17].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[19].m|registerRow:rr|Dflipflop:df[18].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[19].m|registerRow:rr|Dflipflop:df[19].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[19].m|registerRow:rr|Dflipflop:df[20].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[19].m|registerRow:rr|Dflipflop:df[21].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[19].m|registerRow:rr|Dflipflop:df[22].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[19].m|registerRow:rr|Dflipflop:df[23].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[19].m|registerRow:rr|Dflipflop:df[24].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[19].m|registerRow:rr|Dflipflop:df[25].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[19].m|registerRow:rr|Dflipflop:df[26].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[19].m|registerRow:rr|Dflipflop:df[27].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[19].m|registerRow:rr|Dflipflop:df[28].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[19].m|registerRow:rr|Dflipflop:df[29].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[19].m|registerRow:rr|Dflipflop:df[30].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[19].m|registerRow:rr|Dflipflop:df[31].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[20].m
dataOut[0] <= dataOut[0].DB_MAX_OUTPUT_PORT_TYPE
dataOut[1] <= dataOut[1].DB_MAX_OUTPUT_PORT_TYPE
dataOut[2] <= dataOut[2].DB_MAX_OUTPUT_PORT_TYPE
dataOut[3] <= dataOut[3].DB_MAX_OUTPUT_PORT_TYPE
dataOut[4] <= dataOut[4].DB_MAX_OUTPUT_PORT_TYPE
dataOut[5] <= dataOut[5].DB_MAX_OUTPUT_PORT_TYPE
dataOut[6] <= dataOut[6].DB_MAX_OUTPUT_PORT_TYPE
dataOut[7] <= dataOut[7].DB_MAX_OUTPUT_PORT_TYPE
dataOut[8] <= dataOut[8].DB_MAX_OUTPUT_PORT_TYPE
dataOut[9] <= dataOut[9].DB_MAX_OUTPUT_PORT_TYPE
dataOut[10] <= dataOut[10].DB_MAX_OUTPUT_PORT_TYPE
dataOut[11] <= dataOut[11].DB_MAX_OUTPUT_PORT_TYPE
dataOut[12] <= dataOut[12].DB_MAX_OUTPUT_PORT_TYPE
dataOut[13] <= dataOut[13].DB_MAX_OUTPUT_PORT_TYPE
dataOut[14] <= dataOut[14].DB_MAX_OUTPUT_PORT_TYPE
dataOut[15] <= dataOut[15].DB_MAX_OUTPUT_PORT_TYPE
dataOut[16] <= dataOut[16].DB_MAX_OUTPUT_PORT_TYPE
dataOut[17] <= dataOut[17].DB_MAX_OUTPUT_PORT_TYPE
dataOut[18] <= dataOut[18].DB_MAX_OUTPUT_PORT_TYPE
dataOut[19] <= dataOut[19].DB_MAX_OUTPUT_PORT_TYPE
dataOut[20] <= dataOut[20].DB_MAX_OUTPUT_PORT_TYPE
dataOut[21] <= dataOut[21].DB_MAX_OUTPUT_PORT_TYPE
dataOut[22] <= dataOut[22].DB_MAX_OUTPUT_PORT_TYPE
dataOut[23] <= dataOut[23].DB_MAX_OUTPUT_PORT_TYPE
dataOut[24] <= dataOut[24].DB_MAX_OUTPUT_PORT_TYPE
dataOut[25] <= dataOut[25].DB_MAX_OUTPUT_PORT_TYPE
dataOut[26] <= dataOut[26].DB_MAX_OUTPUT_PORT_TYPE
dataOut[27] <= dataOut[27].DB_MAX_OUTPUT_PORT_TYPE
dataOut[28] <= dataOut[28].DB_MAX_OUTPUT_PORT_TYPE
dataOut[29] <= dataOut[29].DB_MAX_OUTPUT_PORT_TYPE
dataOut[30] <= dataOut[30].DB_MAX_OUTPUT_PORT_TYPE
dataOut[31] <= dataOut[31].DB_MAX_OUTPUT_PORT_TYPE
clk => clk.IN1
reset => reset.IN1
dataIn[0] => dataIn[0].IN1
dataIn[1] => dataIn[1].IN1
dataIn[2] => dataIn[2].IN1
dataIn[3] => dataIn[3].IN1
dataIn[4] => dataIn[4].IN1
dataIn[5] => dataIn[5].IN1
dataIn[6] => dataIn[6].IN1
dataIn[7] => dataIn[7].IN1
dataIn[8] => dataIn[8].IN1
dataIn[9] => dataIn[9].IN1
dataIn[10] => dataIn[10].IN1
dataIn[11] => dataIn[11].IN1
dataIn[12] => dataIn[12].IN1
dataIn[13] => dataIn[13].IN1
dataIn[14] => dataIn[14].IN1
dataIn[15] => dataIn[15].IN1
dataIn[16] => dataIn[16].IN1
dataIn[17] => dataIn[17].IN1
dataIn[18] => dataIn[18].IN1
dataIn[19] => dataIn[19].IN1
dataIn[20] => dataIn[20].IN1
dataIn[21] => dataIn[21].IN1
dataIn[22] => dataIn[22].IN1
dataIn[23] => dataIn[23].IN1
dataIn[24] => dataIn[24].IN1
dataIn[25] => dataIn[25].IN1
dataIn[26] => dataIn[26].IN1
dataIn[27] => dataIn[27].IN1
dataIn[28] => dataIn[28].IN1
dataIn[29] => dataIn[29].IN1
dataIn[30] => dataIn[30].IN1
dataIn[31] => dataIn[31].IN1
wr => wr.IN1


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[20].m|mux2_1:wrctrl
c[0] <= mux21[0].out.DB_MAX_OUTPUT_PORT_TYPE
c[1] <= mux21[1].out.DB_MAX_OUTPUT_PORT_TYPE
c[2] <= mux21[2].out.DB_MAX_OUTPUT_PORT_TYPE
c[3] <= mux21[3].out.DB_MAX_OUTPUT_PORT_TYPE
c[4] <= mux21[4].out.DB_MAX_OUTPUT_PORT_TYPE
c[5] <= mux21[5].out.DB_MAX_OUTPUT_PORT_TYPE
c[6] <= mux21[6].out.DB_MAX_OUTPUT_PORT_TYPE
c[7] <= mux21[7].out.DB_MAX_OUTPUT_PORT_TYPE
c[8] <= mux21[8].out.DB_MAX_OUTPUT_PORT_TYPE
c[9] <= mux21[9].out.DB_MAX_OUTPUT_PORT_TYPE
c[10] <= mux21[10].out.DB_MAX_OUTPUT_PORT_TYPE
c[11] <= mux21[11].out.DB_MAX_OUTPUT_PORT_TYPE
c[12] <= mux21[12].out.DB_MAX_OUTPUT_PORT_TYPE
c[13] <= mux21[13].out.DB_MAX_OUTPUT_PORT_TYPE
c[14] <= mux21[14].out.DB_MAX_OUTPUT_PORT_TYPE
c[15] <= mux21[15].out.DB_MAX_OUTPUT_PORT_TYPE
c[16] <= mux21[16].out.DB_MAX_OUTPUT_PORT_TYPE
c[17] <= mux21[17].out.DB_MAX_OUTPUT_PORT_TYPE
c[18] <= mux21[18].out.DB_MAX_OUTPUT_PORT_TYPE
c[19] <= mux21[19].out.DB_MAX_OUTPUT_PORT_TYPE
c[20] <= mux21[20].out.DB_MAX_OUTPUT_PORT_TYPE
c[21] <= mux21[21].out.DB_MAX_OUTPUT_PORT_TYPE
c[22] <= mux21[22].out.DB_MAX_OUTPUT_PORT_TYPE
c[23] <= mux21[23].out.DB_MAX_OUTPUT_PORT_TYPE
c[24] <= mux21[24].out.DB_MAX_OUTPUT_PORT_TYPE
c[25] <= mux21[25].out.DB_MAX_OUTPUT_PORT_TYPE
c[26] <= mux21[26].out.DB_MAX_OUTPUT_PORT_TYPE
c[27] <= mux21[27].out.DB_MAX_OUTPUT_PORT_TYPE
c[28] <= mux21[28].out.DB_MAX_OUTPUT_PORT_TYPE
c[29] <= mux21[29].out.DB_MAX_OUTPUT_PORT_TYPE
c[30] <= mux21[30].out.DB_MAX_OUTPUT_PORT_TYPE
c[31] <= mux21[31].out.DB_MAX_OUTPUT_PORT_TYPE
a[0] => mux21[0].a1.IN0
a[1] => mux21[1].a1.IN0
a[2] => mux21[2].a1.IN0
a[3] => mux21[3].a1.IN0
a[4] => mux21[4].a1.IN0
a[5] => mux21[5].a1.IN0
a[6] => mux21[6].a1.IN0
a[7] => mux21[7].a1.IN0
a[8] => mux21[8].a1.IN0
a[9] => mux21[9].a1.IN0
a[10] => mux21[10].a1.IN0
a[11] => mux21[11].a1.IN0
a[12] => mux21[12].a1.IN0
a[13] => mux21[13].a1.IN0
a[14] => mux21[14].a1.IN0
a[15] => mux21[15].a1.IN0
a[16] => mux21[16].a1.IN0
a[17] => mux21[17].a1.IN0
a[18] => mux21[18].a1.IN0
a[19] => mux21[19].a1.IN0
a[20] => mux21[20].a1.IN0
a[21] => mux21[21].a1.IN0
a[22] => mux21[22].a1.IN0
a[23] => mux21[23].a1.IN0
a[24] => mux21[24].a1.IN0
a[25] => mux21[25].a1.IN0
a[26] => mux21[26].a1.IN0
a[27] => mux21[27].a1.IN0
a[28] => mux21[28].a1.IN0
a[29] => mux21[29].a1.IN0
a[30] => mux21[30].a1.IN0
a[31] => mux21[31].a1.IN0
b[0] => mux21[0].a2.IN1
b[1] => mux21[1].a2.IN1
b[2] => mux21[2].a2.IN1
b[3] => mux21[3].a2.IN1
b[4] => mux21[4].a2.IN1
b[5] => mux21[5].a2.IN1
b[6] => mux21[6].a2.IN1
b[7] => mux21[7].a2.IN1
b[8] => mux21[8].a2.IN1
b[9] => mux21[9].a2.IN1
b[10] => mux21[10].a2.IN1
b[11] => mux21[11].a2.IN1
b[12] => mux21[12].a2.IN1
b[13] => mux21[13].a2.IN1
b[14] => mux21[14].a2.IN1
b[15] => mux21[15].a2.IN1
b[16] => mux21[16].a2.IN1
b[17] => mux21[17].a2.IN1
b[18] => mux21[18].a2.IN1
b[19] => mux21[19].a2.IN1
b[20] => mux21[20].a2.IN1
b[21] => mux21[21].a2.IN1
b[22] => mux21[22].a2.IN1
b[23] => mux21[23].a2.IN1
b[24] => mux21[24].a2.IN1
b[25] => mux21[25].a2.IN1
b[26] => mux21[26].a2.IN1
b[27] => mux21[27].a2.IN1
b[28] => mux21[28].a2.IN1
b[29] => mux21[29].a2.IN1
b[30] => mux21[30].a2.IN1
b[31] => mux21[31].a2.IN1
sel => n2.DATAIN
sel => mux21[0].a1.IN1
sel => mux21[1].a1.IN1
sel => mux21[2].a1.IN1
sel => mux21[3].a1.IN1
sel => mux21[4].a1.IN1
sel => mux21[5].a1.IN1
sel => mux21[6].a1.IN1
sel => mux21[7].a1.IN1
sel => mux21[8].a1.IN1
sel => mux21[9].a1.IN1
sel => mux21[10].a1.IN1
sel => mux21[11].a1.IN1
sel => mux21[12].a1.IN1
sel => mux21[13].a1.IN1
sel => mux21[14].a1.IN1
sel => mux21[15].a1.IN1
sel => mux21[16].a1.IN1
sel => mux21[17].a1.IN1
sel => mux21[18].a1.IN1
sel => mux21[19].a1.IN1
sel => mux21[20].a1.IN1
sel => mux21[21].a1.IN1
sel => mux21[22].a1.IN1
sel => mux21[23].a1.IN1
sel => mux21[24].a1.IN1
sel => mux21[25].a1.IN1
sel => mux21[26].a1.IN1
sel => mux21[27].a1.IN1
sel => mux21[28].a1.IN1
sel => mux21[29].a1.IN1
sel => mux21[30].a1.IN1
sel => mux21[31].a1.IN1


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[20].m|registerRow:rr
data[0] <= Dflipflop:df[0].d.port0
data[1] <= Dflipflop:df[1].d.port0
data[2] <= Dflipflop:df[2].d.port0
data[3] <= Dflipflop:df[3].d.port0
data[4] <= Dflipflop:df[4].d.port0
data[5] <= Dflipflop:df[5].d.port0
data[6] <= Dflipflop:df[6].d.port0
data[7] <= Dflipflop:df[7].d.port0
data[8] <= Dflipflop:df[8].d.port0
data[9] <= Dflipflop:df[9].d.port0
data[10] <= Dflipflop:df[10].d.port0
data[11] <= Dflipflop:df[11].d.port0
data[12] <= Dflipflop:df[12].d.port0
data[13] <= Dflipflop:df[13].d.port0
data[14] <= Dflipflop:df[14].d.port0
data[15] <= Dflipflop:df[15].d.port0
data[16] <= Dflipflop:df[16].d.port0
data[17] <= Dflipflop:df[17].d.port0
data[18] <= Dflipflop:df[18].d.port0
data[19] <= Dflipflop:df[19].d.port0
data[20] <= Dflipflop:df[20].d.port0
data[21] <= Dflipflop:df[21].d.port0
data[22] <= Dflipflop:df[22].d.port0
data[23] <= Dflipflop:df[23].d.port0
data[24] <= Dflipflop:df[24].d.port0
data[25] <= Dflipflop:df[25].d.port0
data[26] <= Dflipflop:df[26].d.port0
data[27] <= Dflipflop:df[27].d.port0
data[28] <= Dflipflop:df[28].d.port0
data[29] <= Dflipflop:df[29].d.port0
data[30] <= Dflipflop:df[30].d.port0
data[31] <= Dflipflop:df[31].d.port0
clk => clk.IN32
reset => reset.IN32
dataIn[0] => dataIn[0].IN1
dataIn[1] => dataIn[1].IN1
dataIn[2] => dataIn[2].IN1
dataIn[3] => dataIn[3].IN1
dataIn[4] => dataIn[4].IN1
dataIn[5] => dataIn[5].IN1
dataIn[6] => dataIn[6].IN1
dataIn[7] => dataIn[7].IN1
dataIn[8] => dataIn[8].IN1
dataIn[9] => dataIn[9].IN1
dataIn[10] => dataIn[10].IN1
dataIn[11] => dataIn[11].IN1
dataIn[12] => dataIn[12].IN1
dataIn[13] => dataIn[13].IN1
dataIn[14] => dataIn[14].IN1
dataIn[15] => dataIn[15].IN1
dataIn[16] => dataIn[16].IN1
dataIn[17] => dataIn[17].IN1
dataIn[18] => dataIn[18].IN1
dataIn[19] => dataIn[19].IN1
dataIn[20] => dataIn[20].IN1
dataIn[21] => dataIn[21].IN1
dataIn[22] => dataIn[22].IN1
dataIn[23] => dataIn[23].IN1
dataIn[24] => dataIn[24].IN1
dataIn[25] => dataIn[25].IN1
dataIn[26] => dataIn[26].IN1
dataIn[27] => dataIn[27].IN1
dataIn[28] => dataIn[28].IN1
dataIn[29] => dataIn[29].IN1
dataIn[30] => dataIn[30].IN1
dataIn[31] => dataIn[31].IN1


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[20].m|registerRow:rr|Dflipflop:df[0].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[20].m|registerRow:rr|Dflipflop:df[1].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[20].m|registerRow:rr|Dflipflop:df[2].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[20].m|registerRow:rr|Dflipflop:df[3].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[20].m|registerRow:rr|Dflipflop:df[4].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[20].m|registerRow:rr|Dflipflop:df[5].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[20].m|registerRow:rr|Dflipflop:df[6].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[20].m|registerRow:rr|Dflipflop:df[7].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[20].m|registerRow:rr|Dflipflop:df[8].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[20].m|registerRow:rr|Dflipflop:df[9].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[20].m|registerRow:rr|Dflipflop:df[10].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[20].m|registerRow:rr|Dflipflop:df[11].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[20].m|registerRow:rr|Dflipflop:df[12].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[20].m|registerRow:rr|Dflipflop:df[13].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[20].m|registerRow:rr|Dflipflop:df[14].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[20].m|registerRow:rr|Dflipflop:df[15].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[20].m|registerRow:rr|Dflipflop:df[16].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[20].m|registerRow:rr|Dflipflop:df[17].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[20].m|registerRow:rr|Dflipflop:df[18].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[20].m|registerRow:rr|Dflipflop:df[19].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[20].m|registerRow:rr|Dflipflop:df[20].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[20].m|registerRow:rr|Dflipflop:df[21].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[20].m|registerRow:rr|Dflipflop:df[22].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[20].m|registerRow:rr|Dflipflop:df[23].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[20].m|registerRow:rr|Dflipflop:df[24].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[20].m|registerRow:rr|Dflipflop:df[25].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[20].m|registerRow:rr|Dflipflop:df[26].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[20].m|registerRow:rr|Dflipflop:df[27].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[20].m|registerRow:rr|Dflipflop:df[28].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[20].m|registerRow:rr|Dflipflop:df[29].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[20].m|registerRow:rr|Dflipflop:df[30].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[20].m|registerRow:rr|Dflipflop:df[31].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[21].m
dataOut[0] <= dataOut[0].DB_MAX_OUTPUT_PORT_TYPE
dataOut[1] <= dataOut[1].DB_MAX_OUTPUT_PORT_TYPE
dataOut[2] <= dataOut[2].DB_MAX_OUTPUT_PORT_TYPE
dataOut[3] <= dataOut[3].DB_MAX_OUTPUT_PORT_TYPE
dataOut[4] <= dataOut[4].DB_MAX_OUTPUT_PORT_TYPE
dataOut[5] <= dataOut[5].DB_MAX_OUTPUT_PORT_TYPE
dataOut[6] <= dataOut[6].DB_MAX_OUTPUT_PORT_TYPE
dataOut[7] <= dataOut[7].DB_MAX_OUTPUT_PORT_TYPE
dataOut[8] <= dataOut[8].DB_MAX_OUTPUT_PORT_TYPE
dataOut[9] <= dataOut[9].DB_MAX_OUTPUT_PORT_TYPE
dataOut[10] <= dataOut[10].DB_MAX_OUTPUT_PORT_TYPE
dataOut[11] <= dataOut[11].DB_MAX_OUTPUT_PORT_TYPE
dataOut[12] <= dataOut[12].DB_MAX_OUTPUT_PORT_TYPE
dataOut[13] <= dataOut[13].DB_MAX_OUTPUT_PORT_TYPE
dataOut[14] <= dataOut[14].DB_MAX_OUTPUT_PORT_TYPE
dataOut[15] <= dataOut[15].DB_MAX_OUTPUT_PORT_TYPE
dataOut[16] <= dataOut[16].DB_MAX_OUTPUT_PORT_TYPE
dataOut[17] <= dataOut[17].DB_MAX_OUTPUT_PORT_TYPE
dataOut[18] <= dataOut[18].DB_MAX_OUTPUT_PORT_TYPE
dataOut[19] <= dataOut[19].DB_MAX_OUTPUT_PORT_TYPE
dataOut[20] <= dataOut[20].DB_MAX_OUTPUT_PORT_TYPE
dataOut[21] <= dataOut[21].DB_MAX_OUTPUT_PORT_TYPE
dataOut[22] <= dataOut[22].DB_MAX_OUTPUT_PORT_TYPE
dataOut[23] <= dataOut[23].DB_MAX_OUTPUT_PORT_TYPE
dataOut[24] <= dataOut[24].DB_MAX_OUTPUT_PORT_TYPE
dataOut[25] <= dataOut[25].DB_MAX_OUTPUT_PORT_TYPE
dataOut[26] <= dataOut[26].DB_MAX_OUTPUT_PORT_TYPE
dataOut[27] <= dataOut[27].DB_MAX_OUTPUT_PORT_TYPE
dataOut[28] <= dataOut[28].DB_MAX_OUTPUT_PORT_TYPE
dataOut[29] <= dataOut[29].DB_MAX_OUTPUT_PORT_TYPE
dataOut[30] <= dataOut[30].DB_MAX_OUTPUT_PORT_TYPE
dataOut[31] <= dataOut[31].DB_MAX_OUTPUT_PORT_TYPE
clk => clk.IN1
reset => reset.IN1
dataIn[0] => dataIn[0].IN1
dataIn[1] => dataIn[1].IN1
dataIn[2] => dataIn[2].IN1
dataIn[3] => dataIn[3].IN1
dataIn[4] => dataIn[4].IN1
dataIn[5] => dataIn[5].IN1
dataIn[6] => dataIn[6].IN1
dataIn[7] => dataIn[7].IN1
dataIn[8] => dataIn[8].IN1
dataIn[9] => dataIn[9].IN1
dataIn[10] => dataIn[10].IN1
dataIn[11] => dataIn[11].IN1
dataIn[12] => dataIn[12].IN1
dataIn[13] => dataIn[13].IN1
dataIn[14] => dataIn[14].IN1
dataIn[15] => dataIn[15].IN1
dataIn[16] => dataIn[16].IN1
dataIn[17] => dataIn[17].IN1
dataIn[18] => dataIn[18].IN1
dataIn[19] => dataIn[19].IN1
dataIn[20] => dataIn[20].IN1
dataIn[21] => dataIn[21].IN1
dataIn[22] => dataIn[22].IN1
dataIn[23] => dataIn[23].IN1
dataIn[24] => dataIn[24].IN1
dataIn[25] => dataIn[25].IN1
dataIn[26] => dataIn[26].IN1
dataIn[27] => dataIn[27].IN1
dataIn[28] => dataIn[28].IN1
dataIn[29] => dataIn[29].IN1
dataIn[30] => dataIn[30].IN1
dataIn[31] => dataIn[31].IN1
wr => wr.IN1


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[21].m|mux2_1:wrctrl
c[0] <= mux21[0].out.DB_MAX_OUTPUT_PORT_TYPE
c[1] <= mux21[1].out.DB_MAX_OUTPUT_PORT_TYPE
c[2] <= mux21[2].out.DB_MAX_OUTPUT_PORT_TYPE
c[3] <= mux21[3].out.DB_MAX_OUTPUT_PORT_TYPE
c[4] <= mux21[4].out.DB_MAX_OUTPUT_PORT_TYPE
c[5] <= mux21[5].out.DB_MAX_OUTPUT_PORT_TYPE
c[6] <= mux21[6].out.DB_MAX_OUTPUT_PORT_TYPE
c[7] <= mux21[7].out.DB_MAX_OUTPUT_PORT_TYPE
c[8] <= mux21[8].out.DB_MAX_OUTPUT_PORT_TYPE
c[9] <= mux21[9].out.DB_MAX_OUTPUT_PORT_TYPE
c[10] <= mux21[10].out.DB_MAX_OUTPUT_PORT_TYPE
c[11] <= mux21[11].out.DB_MAX_OUTPUT_PORT_TYPE
c[12] <= mux21[12].out.DB_MAX_OUTPUT_PORT_TYPE
c[13] <= mux21[13].out.DB_MAX_OUTPUT_PORT_TYPE
c[14] <= mux21[14].out.DB_MAX_OUTPUT_PORT_TYPE
c[15] <= mux21[15].out.DB_MAX_OUTPUT_PORT_TYPE
c[16] <= mux21[16].out.DB_MAX_OUTPUT_PORT_TYPE
c[17] <= mux21[17].out.DB_MAX_OUTPUT_PORT_TYPE
c[18] <= mux21[18].out.DB_MAX_OUTPUT_PORT_TYPE
c[19] <= mux21[19].out.DB_MAX_OUTPUT_PORT_TYPE
c[20] <= mux21[20].out.DB_MAX_OUTPUT_PORT_TYPE
c[21] <= mux21[21].out.DB_MAX_OUTPUT_PORT_TYPE
c[22] <= mux21[22].out.DB_MAX_OUTPUT_PORT_TYPE
c[23] <= mux21[23].out.DB_MAX_OUTPUT_PORT_TYPE
c[24] <= mux21[24].out.DB_MAX_OUTPUT_PORT_TYPE
c[25] <= mux21[25].out.DB_MAX_OUTPUT_PORT_TYPE
c[26] <= mux21[26].out.DB_MAX_OUTPUT_PORT_TYPE
c[27] <= mux21[27].out.DB_MAX_OUTPUT_PORT_TYPE
c[28] <= mux21[28].out.DB_MAX_OUTPUT_PORT_TYPE
c[29] <= mux21[29].out.DB_MAX_OUTPUT_PORT_TYPE
c[30] <= mux21[30].out.DB_MAX_OUTPUT_PORT_TYPE
c[31] <= mux21[31].out.DB_MAX_OUTPUT_PORT_TYPE
a[0] => mux21[0].a1.IN0
a[1] => mux21[1].a1.IN0
a[2] => mux21[2].a1.IN0
a[3] => mux21[3].a1.IN0
a[4] => mux21[4].a1.IN0
a[5] => mux21[5].a1.IN0
a[6] => mux21[6].a1.IN0
a[7] => mux21[7].a1.IN0
a[8] => mux21[8].a1.IN0
a[9] => mux21[9].a1.IN0
a[10] => mux21[10].a1.IN0
a[11] => mux21[11].a1.IN0
a[12] => mux21[12].a1.IN0
a[13] => mux21[13].a1.IN0
a[14] => mux21[14].a1.IN0
a[15] => mux21[15].a1.IN0
a[16] => mux21[16].a1.IN0
a[17] => mux21[17].a1.IN0
a[18] => mux21[18].a1.IN0
a[19] => mux21[19].a1.IN0
a[20] => mux21[20].a1.IN0
a[21] => mux21[21].a1.IN0
a[22] => mux21[22].a1.IN0
a[23] => mux21[23].a1.IN0
a[24] => mux21[24].a1.IN0
a[25] => mux21[25].a1.IN0
a[26] => mux21[26].a1.IN0
a[27] => mux21[27].a1.IN0
a[28] => mux21[28].a1.IN0
a[29] => mux21[29].a1.IN0
a[30] => mux21[30].a1.IN0
a[31] => mux21[31].a1.IN0
b[0] => mux21[0].a2.IN1
b[1] => mux21[1].a2.IN1
b[2] => mux21[2].a2.IN1
b[3] => mux21[3].a2.IN1
b[4] => mux21[4].a2.IN1
b[5] => mux21[5].a2.IN1
b[6] => mux21[6].a2.IN1
b[7] => mux21[7].a2.IN1
b[8] => mux21[8].a2.IN1
b[9] => mux21[9].a2.IN1
b[10] => mux21[10].a2.IN1
b[11] => mux21[11].a2.IN1
b[12] => mux21[12].a2.IN1
b[13] => mux21[13].a2.IN1
b[14] => mux21[14].a2.IN1
b[15] => mux21[15].a2.IN1
b[16] => mux21[16].a2.IN1
b[17] => mux21[17].a2.IN1
b[18] => mux21[18].a2.IN1
b[19] => mux21[19].a2.IN1
b[20] => mux21[20].a2.IN1
b[21] => mux21[21].a2.IN1
b[22] => mux21[22].a2.IN1
b[23] => mux21[23].a2.IN1
b[24] => mux21[24].a2.IN1
b[25] => mux21[25].a2.IN1
b[26] => mux21[26].a2.IN1
b[27] => mux21[27].a2.IN1
b[28] => mux21[28].a2.IN1
b[29] => mux21[29].a2.IN1
b[30] => mux21[30].a2.IN1
b[31] => mux21[31].a2.IN1
sel => n2.DATAIN
sel => mux21[0].a1.IN1
sel => mux21[1].a1.IN1
sel => mux21[2].a1.IN1
sel => mux21[3].a1.IN1
sel => mux21[4].a1.IN1
sel => mux21[5].a1.IN1
sel => mux21[6].a1.IN1
sel => mux21[7].a1.IN1
sel => mux21[8].a1.IN1
sel => mux21[9].a1.IN1
sel => mux21[10].a1.IN1
sel => mux21[11].a1.IN1
sel => mux21[12].a1.IN1
sel => mux21[13].a1.IN1
sel => mux21[14].a1.IN1
sel => mux21[15].a1.IN1
sel => mux21[16].a1.IN1
sel => mux21[17].a1.IN1
sel => mux21[18].a1.IN1
sel => mux21[19].a1.IN1
sel => mux21[20].a1.IN1
sel => mux21[21].a1.IN1
sel => mux21[22].a1.IN1
sel => mux21[23].a1.IN1
sel => mux21[24].a1.IN1
sel => mux21[25].a1.IN1
sel => mux21[26].a1.IN1
sel => mux21[27].a1.IN1
sel => mux21[28].a1.IN1
sel => mux21[29].a1.IN1
sel => mux21[30].a1.IN1
sel => mux21[31].a1.IN1


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[21].m|registerRow:rr
data[0] <= Dflipflop:df[0].d.port0
data[1] <= Dflipflop:df[1].d.port0
data[2] <= Dflipflop:df[2].d.port0
data[3] <= Dflipflop:df[3].d.port0
data[4] <= Dflipflop:df[4].d.port0
data[5] <= Dflipflop:df[5].d.port0
data[6] <= Dflipflop:df[6].d.port0
data[7] <= Dflipflop:df[7].d.port0
data[8] <= Dflipflop:df[8].d.port0
data[9] <= Dflipflop:df[9].d.port0
data[10] <= Dflipflop:df[10].d.port0
data[11] <= Dflipflop:df[11].d.port0
data[12] <= Dflipflop:df[12].d.port0
data[13] <= Dflipflop:df[13].d.port0
data[14] <= Dflipflop:df[14].d.port0
data[15] <= Dflipflop:df[15].d.port0
data[16] <= Dflipflop:df[16].d.port0
data[17] <= Dflipflop:df[17].d.port0
data[18] <= Dflipflop:df[18].d.port0
data[19] <= Dflipflop:df[19].d.port0
data[20] <= Dflipflop:df[20].d.port0
data[21] <= Dflipflop:df[21].d.port0
data[22] <= Dflipflop:df[22].d.port0
data[23] <= Dflipflop:df[23].d.port0
data[24] <= Dflipflop:df[24].d.port0
data[25] <= Dflipflop:df[25].d.port0
data[26] <= Dflipflop:df[26].d.port0
data[27] <= Dflipflop:df[27].d.port0
data[28] <= Dflipflop:df[28].d.port0
data[29] <= Dflipflop:df[29].d.port0
data[30] <= Dflipflop:df[30].d.port0
data[31] <= Dflipflop:df[31].d.port0
clk => clk.IN32
reset => reset.IN32
dataIn[0] => dataIn[0].IN1
dataIn[1] => dataIn[1].IN1
dataIn[2] => dataIn[2].IN1
dataIn[3] => dataIn[3].IN1
dataIn[4] => dataIn[4].IN1
dataIn[5] => dataIn[5].IN1
dataIn[6] => dataIn[6].IN1
dataIn[7] => dataIn[7].IN1
dataIn[8] => dataIn[8].IN1
dataIn[9] => dataIn[9].IN1
dataIn[10] => dataIn[10].IN1
dataIn[11] => dataIn[11].IN1
dataIn[12] => dataIn[12].IN1
dataIn[13] => dataIn[13].IN1
dataIn[14] => dataIn[14].IN1
dataIn[15] => dataIn[15].IN1
dataIn[16] => dataIn[16].IN1
dataIn[17] => dataIn[17].IN1
dataIn[18] => dataIn[18].IN1
dataIn[19] => dataIn[19].IN1
dataIn[20] => dataIn[20].IN1
dataIn[21] => dataIn[21].IN1
dataIn[22] => dataIn[22].IN1
dataIn[23] => dataIn[23].IN1
dataIn[24] => dataIn[24].IN1
dataIn[25] => dataIn[25].IN1
dataIn[26] => dataIn[26].IN1
dataIn[27] => dataIn[27].IN1
dataIn[28] => dataIn[28].IN1
dataIn[29] => dataIn[29].IN1
dataIn[30] => dataIn[30].IN1
dataIn[31] => dataIn[31].IN1


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[21].m|registerRow:rr|Dflipflop:df[0].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[21].m|registerRow:rr|Dflipflop:df[1].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[21].m|registerRow:rr|Dflipflop:df[2].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[21].m|registerRow:rr|Dflipflop:df[3].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[21].m|registerRow:rr|Dflipflop:df[4].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[21].m|registerRow:rr|Dflipflop:df[5].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[21].m|registerRow:rr|Dflipflop:df[6].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[21].m|registerRow:rr|Dflipflop:df[7].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[21].m|registerRow:rr|Dflipflop:df[8].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[21].m|registerRow:rr|Dflipflop:df[9].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[21].m|registerRow:rr|Dflipflop:df[10].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[21].m|registerRow:rr|Dflipflop:df[11].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[21].m|registerRow:rr|Dflipflop:df[12].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[21].m|registerRow:rr|Dflipflop:df[13].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[21].m|registerRow:rr|Dflipflop:df[14].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[21].m|registerRow:rr|Dflipflop:df[15].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[21].m|registerRow:rr|Dflipflop:df[16].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[21].m|registerRow:rr|Dflipflop:df[17].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[21].m|registerRow:rr|Dflipflop:df[18].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[21].m|registerRow:rr|Dflipflop:df[19].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[21].m|registerRow:rr|Dflipflop:df[20].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[21].m|registerRow:rr|Dflipflop:df[21].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[21].m|registerRow:rr|Dflipflop:df[22].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[21].m|registerRow:rr|Dflipflop:df[23].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[21].m|registerRow:rr|Dflipflop:df[24].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[21].m|registerRow:rr|Dflipflop:df[25].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[21].m|registerRow:rr|Dflipflop:df[26].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[21].m|registerRow:rr|Dflipflop:df[27].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[21].m|registerRow:rr|Dflipflop:df[28].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[21].m|registerRow:rr|Dflipflop:df[29].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[21].m|registerRow:rr|Dflipflop:df[30].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[21].m|registerRow:rr|Dflipflop:df[31].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[22].m
dataOut[0] <= dataOut[0].DB_MAX_OUTPUT_PORT_TYPE
dataOut[1] <= dataOut[1].DB_MAX_OUTPUT_PORT_TYPE
dataOut[2] <= dataOut[2].DB_MAX_OUTPUT_PORT_TYPE
dataOut[3] <= dataOut[3].DB_MAX_OUTPUT_PORT_TYPE
dataOut[4] <= dataOut[4].DB_MAX_OUTPUT_PORT_TYPE
dataOut[5] <= dataOut[5].DB_MAX_OUTPUT_PORT_TYPE
dataOut[6] <= dataOut[6].DB_MAX_OUTPUT_PORT_TYPE
dataOut[7] <= dataOut[7].DB_MAX_OUTPUT_PORT_TYPE
dataOut[8] <= dataOut[8].DB_MAX_OUTPUT_PORT_TYPE
dataOut[9] <= dataOut[9].DB_MAX_OUTPUT_PORT_TYPE
dataOut[10] <= dataOut[10].DB_MAX_OUTPUT_PORT_TYPE
dataOut[11] <= dataOut[11].DB_MAX_OUTPUT_PORT_TYPE
dataOut[12] <= dataOut[12].DB_MAX_OUTPUT_PORT_TYPE
dataOut[13] <= dataOut[13].DB_MAX_OUTPUT_PORT_TYPE
dataOut[14] <= dataOut[14].DB_MAX_OUTPUT_PORT_TYPE
dataOut[15] <= dataOut[15].DB_MAX_OUTPUT_PORT_TYPE
dataOut[16] <= dataOut[16].DB_MAX_OUTPUT_PORT_TYPE
dataOut[17] <= dataOut[17].DB_MAX_OUTPUT_PORT_TYPE
dataOut[18] <= dataOut[18].DB_MAX_OUTPUT_PORT_TYPE
dataOut[19] <= dataOut[19].DB_MAX_OUTPUT_PORT_TYPE
dataOut[20] <= dataOut[20].DB_MAX_OUTPUT_PORT_TYPE
dataOut[21] <= dataOut[21].DB_MAX_OUTPUT_PORT_TYPE
dataOut[22] <= dataOut[22].DB_MAX_OUTPUT_PORT_TYPE
dataOut[23] <= dataOut[23].DB_MAX_OUTPUT_PORT_TYPE
dataOut[24] <= dataOut[24].DB_MAX_OUTPUT_PORT_TYPE
dataOut[25] <= dataOut[25].DB_MAX_OUTPUT_PORT_TYPE
dataOut[26] <= dataOut[26].DB_MAX_OUTPUT_PORT_TYPE
dataOut[27] <= dataOut[27].DB_MAX_OUTPUT_PORT_TYPE
dataOut[28] <= dataOut[28].DB_MAX_OUTPUT_PORT_TYPE
dataOut[29] <= dataOut[29].DB_MAX_OUTPUT_PORT_TYPE
dataOut[30] <= dataOut[30].DB_MAX_OUTPUT_PORT_TYPE
dataOut[31] <= dataOut[31].DB_MAX_OUTPUT_PORT_TYPE
clk => clk.IN1
reset => reset.IN1
dataIn[0] => dataIn[0].IN1
dataIn[1] => dataIn[1].IN1
dataIn[2] => dataIn[2].IN1
dataIn[3] => dataIn[3].IN1
dataIn[4] => dataIn[4].IN1
dataIn[5] => dataIn[5].IN1
dataIn[6] => dataIn[6].IN1
dataIn[7] => dataIn[7].IN1
dataIn[8] => dataIn[8].IN1
dataIn[9] => dataIn[9].IN1
dataIn[10] => dataIn[10].IN1
dataIn[11] => dataIn[11].IN1
dataIn[12] => dataIn[12].IN1
dataIn[13] => dataIn[13].IN1
dataIn[14] => dataIn[14].IN1
dataIn[15] => dataIn[15].IN1
dataIn[16] => dataIn[16].IN1
dataIn[17] => dataIn[17].IN1
dataIn[18] => dataIn[18].IN1
dataIn[19] => dataIn[19].IN1
dataIn[20] => dataIn[20].IN1
dataIn[21] => dataIn[21].IN1
dataIn[22] => dataIn[22].IN1
dataIn[23] => dataIn[23].IN1
dataIn[24] => dataIn[24].IN1
dataIn[25] => dataIn[25].IN1
dataIn[26] => dataIn[26].IN1
dataIn[27] => dataIn[27].IN1
dataIn[28] => dataIn[28].IN1
dataIn[29] => dataIn[29].IN1
dataIn[30] => dataIn[30].IN1
dataIn[31] => dataIn[31].IN1
wr => wr.IN1


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[22].m|mux2_1:wrctrl
c[0] <= mux21[0].out.DB_MAX_OUTPUT_PORT_TYPE
c[1] <= mux21[1].out.DB_MAX_OUTPUT_PORT_TYPE
c[2] <= mux21[2].out.DB_MAX_OUTPUT_PORT_TYPE
c[3] <= mux21[3].out.DB_MAX_OUTPUT_PORT_TYPE
c[4] <= mux21[4].out.DB_MAX_OUTPUT_PORT_TYPE
c[5] <= mux21[5].out.DB_MAX_OUTPUT_PORT_TYPE
c[6] <= mux21[6].out.DB_MAX_OUTPUT_PORT_TYPE
c[7] <= mux21[7].out.DB_MAX_OUTPUT_PORT_TYPE
c[8] <= mux21[8].out.DB_MAX_OUTPUT_PORT_TYPE
c[9] <= mux21[9].out.DB_MAX_OUTPUT_PORT_TYPE
c[10] <= mux21[10].out.DB_MAX_OUTPUT_PORT_TYPE
c[11] <= mux21[11].out.DB_MAX_OUTPUT_PORT_TYPE
c[12] <= mux21[12].out.DB_MAX_OUTPUT_PORT_TYPE
c[13] <= mux21[13].out.DB_MAX_OUTPUT_PORT_TYPE
c[14] <= mux21[14].out.DB_MAX_OUTPUT_PORT_TYPE
c[15] <= mux21[15].out.DB_MAX_OUTPUT_PORT_TYPE
c[16] <= mux21[16].out.DB_MAX_OUTPUT_PORT_TYPE
c[17] <= mux21[17].out.DB_MAX_OUTPUT_PORT_TYPE
c[18] <= mux21[18].out.DB_MAX_OUTPUT_PORT_TYPE
c[19] <= mux21[19].out.DB_MAX_OUTPUT_PORT_TYPE
c[20] <= mux21[20].out.DB_MAX_OUTPUT_PORT_TYPE
c[21] <= mux21[21].out.DB_MAX_OUTPUT_PORT_TYPE
c[22] <= mux21[22].out.DB_MAX_OUTPUT_PORT_TYPE
c[23] <= mux21[23].out.DB_MAX_OUTPUT_PORT_TYPE
c[24] <= mux21[24].out.DB_MAX_OUTPUT_PORT_TYPE
c[25] <= mux21[25].out.DB_MAX_OUTPUT_PORT_TYPE
c[26] <= mux21[26].out.DB_MAX_OUTPUT_PORT_TYPE
c[27] <= mux21[27].out.DB_MAX_OUTPUT_PORT_TYPE
c[28] <= mux21[28].out.DB_MAX_OUTPUT_PORT_TYPE
c[29] <= mux21[29].out.DB_MAX_OUTPUT_PORT_TYPE
c[30] <= mux21[30].out.DB_MAX_OUTPUT_PORT_TYPE
c[31] <= mux21[31].out.DB_MAX_OUTPUT_PORT_TYPE
a[0] => mux21[0].a1.IN0
a[1] => mux21[1].a1.IN0
a[2] => mux21[2].a1.IN0
a[3] => mux21[3].a1.IN0
a[4] => mux21[4].a1.IN0
a[5] => mux21[5].a1.IN0
a[6] => mux21[6].a1.IN0
a[7] => mux21[7].a1.IN0
a[8] => mux21[8].a1.IN0
a[9] => mux21[9].a1.IN0
a[10] => mux21[10].a1.IN0
a[11] => mux21[11].a1.IN0
a[12] => mux21[12].a1.IN0
a[13] => mux21[13].a1.IN0
a[14] => mux21[14].a1.IN0
a[15] => mux21[15].a1.IN0
a[16] => mux21[16].a1.IN0
a[17] => mux21[17].a1.IN0
a[18] => mux21[18].a1.IN0
a[19] => mux21[19].a1.IN0
a[20] => mux21[20].a1.IN0
a[21] => mux21[21].a1.IN0
a[22] => mux21[22].a1.IN0
a[23] => mux21[23].a1.IN0
a[24] => mux21[24].a1.IN0
a[25] => mux21[25].a1.IN0
a[26] => mux21[26].a1.IN0
a[27] => mux21[27].a1.IN0
a[28] => mux21[28].a1.IN0
a[29] => mux21[29].a1.IN0
a[30] => mux21[30].a1.IN0
a[31] => mux21[31].a1.IN0
b[0] => mux21[0].a2.IN1
b[1] => mux21[1].a2.IN1
b[2] => mux21[2].a2.IN1
b[3] => mux21[3].a2.IN1
b[4] => mux21[4].a2.IN1
b[5] => mux21[5].a2.IN1
b[6] => mux21[6].a2.IN1
b[7] => mux21[7].a2.IN1
b[8] => mux21[8].a2.IN1
b[9] => mux21[9].a2.IN1
b[10] => mux21[10].a2.IN1
b[11] => mux21[11].a2.IN1
b[12] => mux21[12].a2.IN1
b[13] => mux21[13].a2.IN1
b[14] => mux21[14].a2.IN1
b[15] => mux21[15].a2.IN1
b[16] => mux21[16].a2.IN1
b[17] => mux21[17].a2.IN1
b[18] => mux21[18].a2.IN1
b[19] => mux21[19].a2.IN1
b[20] => mux21[20].a2.IN1
b[21] => mux21[21].a2.IN1
b[22] => mux21[22].a2.IN1
b[23] => mux21[23].a2.IN1
b[24] => mux21[24].a2.IN1
b[25] => mux21[25].a2.IN1
b[26] => mux21[26].a2.IN1
b[27] => mux21[27].a2.IN1
b[28] => mux21[28].a2.IN1
b[29] => mux21[29].a2.IN1
b[30] => mux21[30].a2.IN1
b[31] => mux21[31].a2.IN1
sel => n2.DATAIN
sel => mux21[0].a1.IN1
sel => mux21[1].a1.IN1
sel => mux21[2].a1.IN1
sel => mux21[3].a1.IN1
sel => mux21[4].a1.IN1
sel => mux21[5].a1.IN1
sel => mux21[6].a1.IN1
sel => mux21[7].a1.IN1
sel => mux21[8].a1.IN1
sel => mux21[9].a1.IN1
sel => mux21[10].a1.IN1
sel => mux21[11].a1.IN1
sel => mux21[12].a1.IN1
sel => mux21[13].a1.IN1
sel => mux21[14].a1.IN1
sel => mux21[15].a1.IN1
sel => mux21[16].a1.IN1
sel => mux21[17].a1.IN1
sel => mux21[18].a1.IN1
sel => mux21[19].a1.IN1
sel => mux21[20].a1.IN1
sel => mux21[21].a1.IN1
sel => mux21[22].a1.IN1
sel => mux21[23].a1.IN1
sel => mux21[24].a1.IN1
sel => mux21[25].a1.IN1
sel => mux21[26].a1.IN1
sel => mux21[27].a1.IN1
sel => mux21[28].a1.IN1
sel => mux21[29].a1.IN1
sel => mux21[30].a1.IN1
sel => mux21[31].a1.IN1


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[22].m|registerRow:rr
data[0] <= Dflipflop:df[0].d.port0
data[1] <= Dflipflop:df[1].d.port0
data[2] <= Dflipflop:df[2].d.port0
data[3] <= Dflipflop:df[3].d.port0
data[4] <= Dflipflop:df[4].d.port0
data[5] <= Dflipflop:df[5].d.port0
data[6] <= Dflipflop:df[6].d.port0
data[7] <= Dflipflop:df[7].d.port0
data[8] <= Dflipflop:df[8].d.port0
data[9] <= Dflipflop:df[9].d.port0
data[10] <= Dflipflop:df[10].d.port0
data[11] <= Dflipflop:df[11].d.port0
data[12] <= Dflipflop:df[12].d.port0
data[13] <= Dflipflop:df[13].d.port0
data[14] <= Dflipflop:df[14].d.port0
data[15] <= Dflipflop:df[15].d.port0
data[16] <= Dflipflop:df[16].d.port0
data[17] <= Dflipflop:df[17].d.port0
data[18] <= Dflipflop:df[18].d.port0
data[19] <= Dflipflop:df[19].d.port0
data[20] <= Dflipflop:df[20].d.port0
data[21] <= Dflipflop:df[21].d.port0
data[22] <= Dflipflop:df[22].d.port0
data[23] <= Dflipflop:df[23].d.port0
data[24] <= Dflipflop:df[24].d.port0
data[25] <= Dflipflop:df[25].d.port0
data[26] <= Dflipflop:df[26].d.port0
data[27] <= Dflipflop:df[27].d.port0
data[28] <= Dflipflop:df[28].d.port0
data[29] <= Dflipflop:df[29].d.port0
data[30] <= Dflipflop:df[30].d.port0
data[31] <= Dflipflop:df[31].d.port0
clk => clk.IN32
reset => reset.IN32
dataIn[0] => dataIn[0].IN1
dataIn[1] => dataIn[1].IN1
dataIn[2] => dataIn[2].IN1
dataIn[3] => dataIn[3].IN1
dataIn[4] => dataIn[4].IN1
dataIn[5] => dataIn[5].IN1
dataIn[6] => dataIn[6].IN1
dataIn[7] => dataIn[7].IN1
dataIn[8] => dataIn[8].IN1
dataIn[9] => dataIn[9].IN1
dataIn[10] => dataIn[10].IN1
dataIn[11] => dataIn[11].IN1
dataIn[12] => dataIn[12].IN1
dataIn[13] => dataIn[13].IN1
dataIn[14] => dataIn[14].IN1
dataIn[15] => dataIn[15].IN1
dataIn[16] => dataIn[16].IN1
dataIn[17] => dataIn[17].IN1
dataIn[18] => dataIn[18].IN1
dataIn[19] => dataIn[19].IN1
dataIn[20] => dataIn[20].IN1
dataIn[21] => dataIn[21].IN1
dataIn[22] => dataIn[22].IN1
dataIn[23] => dataIn[23].IN1
dataIn[24] => dataIn[24].IN1
dataIn[25] => dataIn[25].IN1
dataIn[26] => dataIn[26].IN1
dataIn[27] => dataIn[27].IN1
dataIn[28] => dataIn[28].IN1
dataIn[29] => dataIn[29].IN1
dataIn[30] => dataIn[30].IN1
dataIn[31] => dataIn[31].IN1


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[22].m|registerRow:rr|Dflipflop:df[0].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[22].m|registerRow:rr|Dflipflop:df[1].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[22].m|registerRow:rr|Dflipflop:df[2].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[22].m|registerRow:rr|Dflipflop:df[3].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[22].m|registerRow:rr|Dflipflop:df[4].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[22].m|registerRow:rr|Dflipflop:df[5].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[22].m|registerRow:rr|Dflipflop:df[6].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[22].m|registerRow:rr|Dflipflop:df[7].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[22].m|registerRow:rr|Dflipflop:df[8].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[22].m|registerRow:rr|Dflipflop:df[9].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[22].m|registerRow:rr|Dflipflop:df[10].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[22].m|registerRow:rr|Dflipflop:df[11].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[22].m|registerRow:rr|Dflipflop:df[12].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[22].m|registerRow:rr|Dflipflop:df[13].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[22].m|registerRow:rr|Dflipflop:df[14].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[22].m|registerRow:rr|Dflipflop:df[15].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[22].m|registerRow:rr|Dflipflop:df[16].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[22].m|registerRow:rr|Dflipflop:df[17].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[22].m|registerRow:rr|Dflipflop:df[18].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[22].m|registerRow:rr|Dflipflop:df[19].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[22].m|registerRow:rr|Dflipflop:df[20].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[22].m|registerRow:rr|Dflipflop:df[21].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[22].m|registerRow:rr|Dflipflop:df[22].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[22].m|registerRow:rr|Dflipflop:df[23].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[22].m|registerRow:rr|Dflipflop:df[24].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[22].m|registerRow:rr|Dflipflop:df[25].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[22].m|registerRow:rr|Dflipflop:df[26].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[22].m|registerRow:rr|Dflipflop:df[27].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[22].m|registerRow:rr|Dflipflop:df[28].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[22].m|registerRow:rr|Dflipflop:df[29].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[22].m|registerRow:rr|Dflipflop:df[30].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[22].m|registerRow:rr|Dflipflop:df[31].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[23].m
dataOut[0] <= dataOut[0].DB_MAX_OUTPUT_PORT_TYPE
dataOut[1] <= dataOut[1].DB_MAX_OUTPUT_PORT_TYPE
dataOut[2] <= dataOut[2].DB_MAX_OUTPUT_PORT_TYPE
dataOut[3] <= dataOut[3].DB_MAX_OUTPUT_PORT_TYPE
dataOut[4] <= dataOut[4].DB_MAX_OUTPUT_PORT_TYPE
dataOut[5] <= dataOut[5].DB_MAX_OUTPUT_PORT_TYPE
dataOut[6] <= dataOut[6].DB_MAX_OUTPUT_PORT_TYPE
dataOut[7] <= dataOut[7].DB_MAX_OUTPUT_PORT_TYPE
dataOut[8] <= dataOut[8].DB_MAX_OUTPUT_PORT_TYPE
dataOut[9] <= dataOut[9].DB_MAX_OUTPUT_PORT_TYPE
dataOut[10] <= dataOut[10].DB_MAX_OUTPUT_PORT_TYPE
dataOut[11] <= dataOut[11].DB_MAX_OUTPUT_PORT_TYPE
dataOut[12] <= dataOut[12].DB_MAX_OUTPUT_PORT_TYPE
dataOut[13] <= dataOut[13].DB_MAX_OUTPUT_PORT_TYPE
dataOut[14] <= dataOut[14].DB_MAX_OUTPUT_PORT_TYPE
dataOut[15] <= dataOut[15].DB_MAX_OUTPUT_PORT_TYPE
dataOut[16] <= dataOut[16].DB_MAX_OUTPUT_PORT_TYPE
dataOut[17] <= dataOut[17].DB_MAX_OUTPUT_PORT_TYPE
dataOut[18] <= dataOut[18].DB_MAX_OUTPUT_PORT_TYPE
dataOut[19] <= dataOut[19].DB_MAX_OUTPUT_PORT_TYPE
dataOut[20] <= dataOut[20].DB_MAX_OUTPUT_PORT_TYPE
dataOut[21] <= dataOut[21].DB_MAX_OUTPUT_PORT_TYPE
dataOut[22] <= dataOut[22].DB_MAX_OUTPUT_PORT_TYPE
dataOut[23] <= dataOut[23].DB_MAX_OUTPUT_PORT_TYPE
dataOut[24] <= dataOut[24].DB_MAX_OUTPUT_PORT_TYPE
dataOut[25] <= dataOut[25].DB_MAX_OUTPUT_PORT_TYPE
dataOut[26] <= dataOut[26].DB_MAX_OUTPUT_PORT_TYPE
dataOut[27] <= dataOut[27].DB_MAX_OUTPUT_PORT_TYPE
dataOut[28] <= dataOut[28].DB_MAX_OUTPUT_PORT_TYPE
dataOut[29] <= dataOut[29].DB_MAX_OUTPUT_PORT_TYPE
dataOut[30] <= dataOut[30].DB_MAX_OUTPUT_PORT_TYPE
dataOut[31] <= dataOut[31].DB_MAX_OUTPUT_PORT_TYPE
clk => clk.IN1
reset => reset.IN1
dataIn[0] => dataIn[0].IN1
dataIn[1] => dataIn[1].IN1
dataIn[2] => dataIn[2].IN1
dataIn[3] => dataIn[3].IN1
dataIn[4] => dataIn[4].IN1
dataIn[5] => dataIn[5].IN1
dataIn[6] => dataIn[6].IN1
dataIn[7] => dataIn[7].IN1
dataIn[8] => dataIn[8].IN1
dataIn[9] => dataIn[9].IN1
dataIn[10] => dataIn[10].IN1
dataIn[11] => dataIn[11].IN1
dataIn[12] => dataIn[12].IN1
dataIn[13] => dataIn[13].IN1
dataIn[14] => dataIn[14].IN1
dataIn[15] => dataIn[15].IN1
dataIn[16] => dataIn[16].IN1
dataIn[17] => dataIn[17].IN1
dataIn[18] => dataIn[18].IN1
dataIn[19] => dataIn[19].IN1
dataIn[20] => dataIn[20].IN1
dataIn[21] => dataIn[21].IN1
dataIn[22] => dataIn[22].IN1
dataIn[23] => dataIn[23].IN1
dataIn[24] => dataIn[24].IN1
dataIn[25] => dataIn[25].IN1
dataIn[26] => dataIn[26].IN1
dataIn[27] => dataIn[27].IN1
dataIn[28] => dataIn[28].IN1
dataIn[29] => dataIn[29].IN1
dataIn[30] => dataIn[30].IN1
dataIn[31] => dataIn[31].IN1
wr => wr.IN1


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[23].m|mux2_1:wrctrl
c[0] <= mux21[0].out.DB_MAX_OUTPUT_PORT_TYPE
c[1] <= mux21[1].out.DB_MAX_OUTPUT_PORT_TYPE
c[2] <= mux21[2].out.DB_MAX_OUTPUT_PORT_TYPE
c[3] <= mux21[3].out.DB_MAX_OUTPUT_PORT_TYPE
c[4] <= mux21[4].out.DB_MAX_OUTPUT_PORT_TYPE
c[5] <= mux21[5].out.DB_MAX_OUTPUT_PORT_TYPE
c[6] <= mux21[6].out.DB_MAX_OUTPUT_PORT_TYPE
c[7] <= mux21[7].out.DB_MAX_OUTPUT_PORT_TYPE
c[8] <= mux21[8].out.DB_MAX_OUTPUT_PORT_TYPE
c[9] <= mux21[9].out.DB_MAX_OUTPUT_PORT_TYPE
c[10] <= mux21[10].out.DB_MAX_OUTPUT_PORT_TYPE
c[11] <= mux21[11].out.DB_MAX_OUTPUT_PORT_TYPE
c[12] <= mux21[12].out.DB_MAX_OUTPUT_PORT_TYPE
c[13] <= mux21[13].out.DB_MAX_OUTPUT_PORT_TYPE
c[14] <= mux21[14].out.DB_MAX_OUTPUT_PORT_TYPE
c[15] <= mux21[15].out.DB_MAX_OUTPUT_PORT_TYPE
c[16] <= mux21[16].out.DB_MAX_OUTPUT_PORT_TYPE
c[17] <= mux21[17].out.DB_MAX_OUTPUT_PORT_TYPE
c[18] <= mux21[18].out.DB_MAX_OUTPUT_PORT_TYPE
c[19] <= mux21[19].out.DB_MAX_OUTPUT_PORT_TYPE
c[20] <= mux21[20].out.DB_MAX_OUTPUT_PORT_TYPE
c[21] <= mux21[21].out.DB_MAX_OUTPUT_PORT_TYPE
c[22] <= mux21[22].out.DB_MAX_OUTPUT_PORT_TYPE
c[23] <= mux21[23].out.DB_MAX_OUTPUT_PORT_TYPE
c[24] <= mux21[24].out.DB_MAX_OUTPUT_PORT_TYPE
c[25] <= mux21[25].out.DB_MAX_OUTPUT_PORT_TYPE
c[26] <= mux21[26].out.DB_MAX_OUTPUT_PORT_TYPE
c[27] <= mux21[27].out.DB_MAX_OUTPUT_PORT_TYPE
c[28] <= mux21[28].out.DB_MAX_OUTPUT_PORT_TYPE
c[29] <= mux21[29].out.DB_MAX_OUTPUT_PORT_TYPE
c[30] <= mux21[30].out.DB_MAX_OUTPUT_PORT_TYPE
c[31] <= mux21[31].out.DB_MAX_OUTPUT_PORT_TYPE
a[0] => mux21[0].a1.IN0
a[1] => mux21[1].a1.IN0
a[2] => mux21[2].a1.IN0
a[3] => mux21[3].a1.IN0
a[4] => mux21[4].a1.IN0
a[5] => mux21[5].a1.IN0
a[6] => mux21[6].a1.IN0
a[7] => mux21[7].a1.IN0
a[8] => mux21[8].a1.IN0
a[9] => mux21[9].a1.IN0
a[10] => mux21[10].a1.IN0
a[11] => mux21[11].a1.IN0
a[12] => mux21[12].a1.IN0
a[13] => mux21[13].a1.IN0
a[14] => mux21[14].a1.IN0
a[15] => mux21[15].a1.IN0
a[16] => mux21[16].a1.IN0
a[17] => mux21[17].a1.IN0
a[18] => mux21[18].a1.IN0
a[19] => mux21[19].a1.IN0
a[20] => mux21[20].a1.IN0
a[21] => mux21[21].a1.IN0
a[22] => mux21[22].a1.IN0
a[23] => mux21[23].a1.IN0
a[24] => mux21[24].a1.IN0
a[25] => mux21[25].a1.IN0
a[26] => mux21[26].a1.IN0
a[27] => mux21[27].a1.IN0
a[28] => mux21[28].a1.IN0
a[29] => mux21[29].a1.IN0
a[30] => mux21[30].a1.IN0
a[31] => mux21[31].a1.IN0
b[0] => mux21[0].a2.IN1
b[1] => mux21[1].a2.IN1
b[2] => mux21[2].a2.IN1
b[3] => mux21[3].a2.IN1
b[4] => mux21[4].a2.IN1
b[5] => mux21[5].a2.IN1
b[6] => mux21[6].a2.IN1
b[7] => mux21[7].a2.IN1
b[8] => mux21[8].a2.IN1
b[9] => mux21[9].a2.IN1
b[10] => mux21[10].a2.IN1
b[11] => mux21[11].a2.IN1
b[12] => mux21[12].a2.IN1
b[13] => mux21[13].a2.IN1
b[14] => mux21[14].a2.IN1
b[15] => mux21[15].a2.IN1
b[16] => mux21[16].a2.IN1
b[17] => mux21[17].a2.IN1
b[18] => mux21[18].a2.IN1
b[19] => mux21[19].a2.IN1
b[20] => mux21[20].a2.IN1
b[21] => mux21[21].a2.IN1
b[22] => mux21[22].a2.IN1
b[23] => mux21[23].a2.IN1
b[24] => mux21[24].a2.IN1
b[25] => mux21[25].a2.IN1
b[26] => mux21[26].a2.IN1
b[27] => mux21[27].a2.IN1
b[28] => mux21[28].a2.IN1
b[29] => mux21[29].a2.IN1
b[30] => mux21[30].a2.IN1
b[31] => mux21[31].a2.IN1
sel => n2.DATAIN
sel => mux21[0].a1.IN1
sel => mux21[1].a1.IN1
sel => mux21[2].a1.IN1
sel => mux21[3].a1.IN1
sel => mux21[4].a1.IN1
sel => mux21[5].a1.IN1
sel => mux21[6].a1.IN1
sel => mux21[7].a1.IN1
sel => mux21[8].a1.IN1
sel => mux21[9].a1.IN1
sel => mux21[10].a1.IN1
sel => mux21[11].a1.IN1
sel => mux21[12].a1.IN1
sel => mux21[13].a1.IN1
sel => mux21[14].a1.IN1
sel => mux21[15].a1.IN1
sel => mux21[16].a1.IN1
sel => mux21[17].a1.IN1
sel => mux21[18].a1.IN1
sel => mux21[19].a1.IN1
sel => mux21[20].a1.IN1
sel => mux21[21].a1.IN1
sel => mux21[22].a1.IN1
sel => mux21[23].a1.IN1
sel => mux21[24].a1.IN1
sel => mux21[25].a1.IN1
sel => mux21[26].a1.IN1
sel => mux21[27].a1.IN1
sel => mux21[28].a1.IN1
sel => mux21[29].a1.IN1
sel => mux21[30].a1.IN1
sel => mux21[31].a1.IN1


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[23].m|registerRow:rr
data[0] <= Dflipflop:df[0].d.port0
data[1] <= Dflipflop:df[1].d.port0
data[2] <= Dflipflop:df[2].d.port0
data[3] <= Dflipflop:df[3].d.port0
data[4] <= Dflipflop:df[4].d.port0
data[5] <= Dflipflop:df[5].d.port0
data[6] <= Dflipflop:df[6].d.port0
data[7] <= Dflipflop:df[7].d.port0
data[8] <= Dflipflop:df[8].d.port0
data[9] <= Dflipflop:df[9].d.port0
data[10] <= Dflipflop:df[10].d.port0
data[11] <= Dflipflop:df[11].d.port0
data[12] <= Dflipflop:df[12].d.port0
data[13] <= Dflipflop:df[13].d.port0
data[14] <= Dflipflop:df[14].d.port0
data[15] <= Dflipflop:df[15].d.port0
data[16] <= Dflipflop:df[16].d.port0
data[17] <= Dflipflop:df[17].d.port0
data[18] <= Dflipflop:df[18].d.port0
data[19] <= Dflipflop:df[19].d.port0
data[20] <= Dflipflop:df[20].d.port0
data[21] <= Dflipflop:df[21].d.port0
data[22] <= Dflipflop:df[22].d.port0
data[23] <= Dflipflop:df[23].d.port0
data[24] <= Dflipflop:df[24].d.port0
data[25] <= Dflipflop:df[25].d.port0
data[26] <= Dflipflop:df[26].d.port0
data[27] <= Dflipflop:df[27].d.port0
data[28] <= Dflipflop:df[28].d.port0
data[29] <= Dflipflop:df[29].d.port0
data[30] <= Dflipflop:df[30].d.port0
data[31] <= Dflipflop:df[31].d.port0
clk => clk.IN32
reset => reset.IN32
dataIn[0] => dataIn[0].IN1
dataIn[1] => dataIn[1].IN1
dataIn[2] => dataIn[2].IN1
dataIn[3] => dataIn[3].IN1
dataIn[4] => dataIn[4].IN1
dataIn[5] => dataIn[5].IN1
dataIn[6] => dataIn[6].IN1
dataIn[7] => dataIn[7].IN1
dataIn[8] => dataIn[8].IN1
dataIn[9] => dataIn[9].IN1
dataIn[10] => dataIn[10].IN1
dataIn[11] => dataIn[11].IN1
dataIn[12] => dataIn[12].IN1
dataIn[13] => dataIn[13].IN1
dataIn[14] => dataIn[14].IN1
dataIn[15] => dataIn[15].IN1
dataIn[16] => dataIn[16].IN1
dataIn[17] => dataIn[17].IN1
dataIn[18] => dataIn[18].IN1
dataIn[19] => dataIn[19].IN1
dataIn[20] => dataIn[20].IN1
dataIn[21] => dataIn[21].IN1
dataIn[22] => dataIn[22].IN1
dataIn[23] => dataIn[23].IN1
dataIn[24] => dataIn[24].IN1
dataIn[25] => dataIn[25].IN1
dataIn[26] => dataIn[26].IN1
dataIn[27] => dataIn[27].IN1
dataIn[28] => dataIn[28].IN1
dataIn[29] => dataIn[29].IN1
dataIn[30] => dataIn[30].IN1
dataIn[31] => dataIn[31].IN1


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[23].m|registerRow:rr|Dflipflop:df[0].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[23].m|registerRow:rr|Dflipflop:df[1].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[23].m|registerRow:rr|Dflipflop:df[2].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[23].m|registerRow:rr|Dflipflop:df[3].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[23].m|registerRow:rr|Dflipflop:df[4].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[23].m|registerRow:rr|Dflipflop:df[5].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[23].m|registerRow:rr|Dflipflop:df[6].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[23].m|registerRow:rr|Dflipflop:df[7].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[23].m|registerRow:rr|Dflipflop:df[8].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[23].m|registerRow:rr|Dflipflop:df[9].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[23].m|registerRow:rr|Dflipflop:df[10].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[23].m|registerRow:rr|Dflipflop:df[11].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[23].m|registerRow:rr|Dflipflop:df[12].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[23].m|registerRow:rr|Dflipflop:df[13].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[23].m|registerRow:rr|Dflipflop:df[14].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[23].m|registerRow:rr|Dflipflop:df[15].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[23].m|registerRow:rr|Dflipflop:df[16].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[23].m|registerRow:rr|Dflipflop:df[17].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[23].m|registerRow:rr|Dflipflop:df[18].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[23].m|registerRow:rr|Dflipflop:df[19].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[23].m|registerRow:rr|Dflipflop:df[20].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[23].m|registerRow:rr|Dflipflop:df[21].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[23].m|registerRow:rr|Dflipflop:df[22].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[23].m|registerRow:rr|Dflipflop:df[23].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[23].m|registerRow:rr|Dflipflop:df[24].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[23].m|registerRow:rr|Dflipflop:df[25].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[23].m|registerRow:rr|Dflipflop:df[26].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[23].m|registerRow:rr|Dflipflop:df[27].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[23].m|registerRow:rr|Dflipflop:df[28].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[23].m|registerRow:rr|Dflipflop:df[29].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[23].m|registerRow:rr|Dflipflop:df[30].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[23].m|registerRow:rr|Dflipflop:df[31].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[24].m
dataOut[0] <= dataOut[0].DB_MAX_OUTPUT_PORT_TYPE
dataOut[1] <= dataOut[1].DB_MAX_OUTPUT_PORT_TYPE
dataOut[2] <= dataOut[2].DB_MAX_OUTPUT_PORT_TYPE
dataOut[3] <= dataOut[3].DB_MAX_OUTPUT_PORT_TYPE
dataOut[4] <= dataOut[4].DB_MAX_OUTPUT_PORT_TYPE
dataOut[5] <= dataOut[5].DB_MAX_OUTPUT_PORT_TYPE
dataOut[6] <= dataOut[6].DB_MAX_OUTPUT_PORT_TYPE
dataOut[7] <= dataOut[7].DB_MAX_OUTPUT_PORT_TYPE
dataOut[8] <= dataOut[8].DB_MAX_OUTPUT_PORT_TYPE
dataOut[9] <= dataOut[9].DB_MAX_OUTPUT_PORT_TYPE
dataOut[10] <= dataOut[10].DB_MAX_OUTPUT_PORT_TYPE
dataOut[11] <= dataOut[11].DB_MAX_OUTPUT_PORT_TYPE
dataOut[12] <= dataOut[12].DB_MAX_OUTPUT_PORT_TYPE
dataOut[13] <= dataOut[13].DB_MAX_OUTPUT_PORT_TYPE
dataOut[14] <= dataOut[14].DB_MAX_OUTPUT_PORT_TYPE
dataOut[15] <= dataOut[15].DB_MAX_OUTPUT_PORT_TYPE
dataOut[16] <= dataOut[16].DB_MAX_OUTPUT_PORT_TYPE
dataOut[17] <= dataOut[17].DB_MAX_OUTPUT_PORT_TYPE
dataOut[18] <= dataOut[18].DB_MAX_OUTPUT_PORT_TYPE
dataOut[19] <= dataOut[19].DB_MAX_OUTPUT_PORT_TYPE
dataOut[20] <= dataOut[20].DB_MAX_OUTPUT_PORT_TYPE
dataOut[21] <= dataOut[21].DB_MAX_OUTPUT_PORT_TYPE
dataOut[22] <= dataOut[22].DB_MAX_OUTPUT_PORT_TYPE
dataOut[23] <= dataOut[23].DB_MAX_OUTPUT_PORT_TYPE
dataOut[24] <= dataOut[24].DB_MAX_OUTPUT_PORT_TYPE
dataOut[25] <= dataOut[25].DB_MAX_OUTPUT_PORT_TYPE
dataOut[26] <= dataOut[26].DB_MAX_OUTPUT_PORT_TYPE
dataOut[27] <= dataOut[27].DB_MAX_OUTPUT_PORT_TYPE
dataOut[28] <= dataOut[28].DB_MAX_OUTPUT_PORT_TYPE
dataOut[29] <= dataOut[29].DB_MAX_OUTPUT_PORT_TYPE
dataOut[30] <= dataOut[30].DB_MAX_OUTPUT_PORT_TYPE
dataOut[31] <= dataOut[31].DB_MAX_OUTPUT_PORT_TYPE
clk => clk.IN1
reset => reset.IN1
dataIn[0] => dataIn[0].IN1
dataIn[1] => dataIn[1].IN1
dataIn[2] => dataIn[2].IN1
dataIn[3] => dataIn[3].IN1
dataIn[4] => dataIn[4].IN1
dataIn[5] => dataIn[5].IN1
dataIn[6] => dataIn[6].IN1
dataIn[7] => dataIn[7].IN1
dataIn[8] => dataIn[8].IN1
dataIn[9] => dataIn[9].IN1
dataIn[10] => dataIn[10].IN1
dataIn[11] => dataIn[11].IN1
dataIn[12] => dataIn[12].IN1
dataIn[13] => dataIn[13].IN1
dataIn[14] => dataIn[14].IN1
dataIn[15] => dataIn[15].IN1
dataIn[16] => dataIn[16].IN1
dataIn[17] => dataIn[17].IN1
dataIn[18] => dataIn[18].IN1
dataIn[19] => dataIn[19].IN1
dataIn[20] => dataIn[20].IN1
dataIn[21] => dataIn[21].IN1
dataIn[22] => dataIn[22].IN1
dataIn[23] => dataIn[23].IN1
dataIn[24] => dataIn[24].IN1
dataIn[25] => dataIn[25].IN1
dataIn[26] => dataIn[26].IN1
dataIn[27] => dataIn[27].IN1
dataIn[28] => dataIn[28].IN1
dataIn[29] => dataIn[29].IN1
dataIn[30] => dataIn[30].IN1
dataIn[31] => dataIn[31].IN1
wr => wr.IN1


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[24].m|mux2_1:wrctrl
c[0] <= mux21[0].out.DB_MAX_OUTPUT_PORT_TYPE
c[1] <= mux21[1].out.DB_MAX_OUTPUT_PORT_TYPE
c[2] <= mux21[2].out.DB_MAX_OUTPUT_PORT_TYPE
c[3] <= mux21[3].out.DB_MAX_OUTPUT_PORT_TYPE
c[4] <= mux21[4].out.DB_MAX_OUTPUT_PORT_TYPE
c[5] <= mux21[5].out.DB_MAX_OUTPUT_PORT_TYPE
c[6] <= mux21[6].out.DB_MAX_OUTPUT_PORT_TYPE
c[7] <= mux21[7].out.DB_MAX_OUTPUT_PORT_TYPE
c[8] <= mux21[8].out.DB_MAX_OUTPUT_PORT_TYPE
c[9] <= mux21[9].out.DB_MAX_OUTPUT_PORT_TYPE
c[10] <= mux21[10].out.DB_MAX_OUTPUT_PORT_TYPE
c[11] <= mux21[11].out.DB_MAX_OUTPUT_PORT_TYPE
c[12] <= mux21[12].out.DB_MAX_OUTPUT_PORT_TYPE
c[13] <= mux21[13].out.DB_MAX_OUTPUT_PORT_TYPE
c[14] <= mux21[14].out.DB_MAX_OUTPUT_PORT_TYPE
c[15] <= mux21[15].out.DB_MAX_OUTPUT_PORT_TYPE
c[16] <= mux21[16].out.DB_MAX_OUTPUT_PORT_TYPE
c[17] <= mux21[17].out.DB_MAX_OUTPUT_PORT_TYPE
c[18] <= mux21[18].out.DB_MAX_OUTPUT_PORT_TYPE
c[19] <= mux21[19].out.DB_MAX_OUTPUT_PORT_TYPE
c[20] <= mux21[20].out.DB_MAX_OUTPUT_PORT_TYPE
c[21] <= mux21[21].out.DB_MAX_OUTPUT_PORT_TYPE
c[22] <= mux21[22].out.DB_MAX_OUTPUT_PORT_TYPE
c[23] <= mux21[23].out.DB_MAX_OUTPUT_PORT_TYPE
c[24] <= mux21[24].out.DB_MAX_OUTPUT_PORT_TYPE
c[25] <= mux21[25].out.DB_MAX_OUTPUT_PORT_TYPE
c[26] <= mux21[26].out.DB_MAX_OUTPUT_PORT_TYPE
c[27] <= mux21[27].out.DB_MAX_OUTPUT_PORT_TYPE
c[28] <= mux21[28].out.DB_MAX_OUTPUT_PORT_TYPE
c[29] <= mux21[29].out.DB_MAX_OUTPUT_PORT_TYPE
c[30] <= mux21[30].out.DB_MAX_OUTPUT_PORT_TYPE
c[31] <= mux21[31].out.DB_MAX_OUTPUT_PORT_TYPE
a[0] => mux21[0].a1.IN0
a[1] => mux21[1].a1.IN0
a[2] => mux21[2].a1.IN0
a[3] => mux21[3].a1.IN0
a[4] => mux21[4].a1.IN0
a[5] => mux21[5].a1.IN0
a[6] => mux21[6].a1.IN0
a[7] => mux21[7].a1.IN0
a[8] => mux21[8].a1.IN0
a[9] => mux21[9].a1.IN0
a[10] => mux21[10].a1.IN0
a[11] => mux21[11].a1.IN0
a[12] => mux21[12].a1.IN0
a[13] => mux21[13].a1.IN0
a[14] => mux21[14].a1.IN0
a[15] => mux21[15].a1.IN0
a[16] => mux21[16].a1.IN0
a[17] => mux21[17].a1.IN0
a[18] => mux21[18].a1.IN0
a[19] => mux21[19].a1.IN0
a[20] => mux21[20].a1.IN0
a[21] => mux21[21].a1.IN0
a[22] => mux21[22].a1.IN0
a[23] => mux21[23].a1.IN0
a[24] => mux21[24].a1.IN0
a[25] => mux21[25].a1.IN0
a[26] => mux21[26].a1.IN0
a[27] => mux21[27].a1.IN0
a[28] => mux21[28].a1.IN0
a[29] => mux21[29].a1.IN0
a[30] => mux21[30].a1.IN0
a[31] => mux21[31].a1.IN0
b[0] => mux21[0].a2.IN1
b[1] => mux21[1].a2.IN1
b[2] => mux21[2].a2.IN1
b[3] => mux21[3].a2.IN1
b[4] => mux21[4].a2.IN1
b[5] => mux21[5].a2.IN1
b[6] => mux21[6].a2.IN1
b[7] => mux21[7].a2.IN1
b[8] => mux21[8].a2.IN1
b[9] => mux21[9].a2.IN1
b[10] => mux21[10].a2.IN1
b[11] => mux21[11].a2.IN1
b[12] => mux21[12].a2.IN1
b[13] => mux21[13].a2.IN1
b[14] => mux21[14].a2.IN1
b[15] => mux21[15].a2.IN1
b[16] => mux21[16].a2.IN1
b[17] => mux21[17].a2.IN1
b[18] => mux21[18].a2.IN1
b[19] => mux21[19].a2.IN1
b[20] => mux21[20].a2.IN1
b[21] => mux21[21].a2.IN1
b[22] => mux21[22].a2.IN1
b[23] => mux21[23].a2.IN1
b[24] => mux21[24].a2.IN1
b[25] => mux21[25].a2.IN1
b[26] => mux21[26].a2.IN1
b[27] => mux21[27].a2.IN1
b[28] => mux21[28].a2.IN1
b[29] => mux21[29].a2.IN1
b[30] => mux21[30].a2.IN1
b[31] => mux21[31].a2.IN1
sel => n2.DATAIN
sel => mux21[0].a1.IN1
sel => mux21[1].a1.IN1
sel => mux21[2].a1.IN1
sel => mux21[3].a1.IN1
sel => mux21[4].a1.IN1
sel => mux21[5].a1.IN1
sel => mux21[6].a1.IN1
sel => mux21[7].a1.IN1
sel => mux21[8].a1.IN1
sel => mux21[9].a1.IN1
sel => mux21[10].a1.IN1
sel => mux21[11].a1.IN1
sel => mux21[12].a1.IN1
sel => mux21[13].a1.IN1
sel => mux21[14].a1.IN1
sel => mux21[15].a1.IN1
sel => mux21[16].a1.IN1
sel => mux21[17].a1.IN1
sel => mux21[18].a1.IN1
sel => mux21[19].a1.IN1
sel => mux21[20].a1.IN1
sel => mux21[21].a1.IN1
sel => mux21[22].a1.IN1
sel => mux21[23].a1.IN1
sel => mux21[24].a1.IN1
sel => mux21[25].a1.IN1
sel => mux21[26].a1.IN1
sel => mux21[27].a1.IN1
sel => mux21[28].a1.IN1
sel => mux21[29].a1.IN1
sel => mux21[30].a1.IN1
sel => mux21[31].a1.IN1


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[24].m|registerRow:rr
data[0] <= Dflipflop:df[0].d.port0
data[1] <= Dflipflop:df[1].d.port0
data[2] <= Dflipflop:df[2].d.port0
data[3] <= Dflipflop:df[3].d.port0
data[4] <= Dflipflop:df[4].d.port0
data[5] <= Dflipflop:df[5].d.port0
data[6] <= Dflipflop:df[6].d.port0
data[7] <= Dflipflop:df[7].d.port0
data[8] <= Dflipflop:df[8].d.port0
data[9] <= Dflipflop:df[9].d.port0
data[10] <= Dflipflop:df[10].d.port0
data[11] <= Dflipflop:df[11].d.port0
data[12] <= Dflipflop:df[12].d.port0
data[13] <= Dflipflop:df[13].d.port0
data[14] <= Dflipflop:df[14].d.port0
data[15] <= Dflipflop:df[15].d.port0
data[16] <= Dflipflop:df[16].d.port0
data[17] <= Dflipflop:df[17].d.port0
data[18] <= Dflipflop:df[18].d.port0
data[19] <= Dflipflop:df[19].d.port0
data[20] <= Dflipflop:df[20].d.port0
data[21] <= Dflipflop:df[21].d.port0
data[22] <= Dflipflop:df[22].d.port0
data[23] <= Dflipflop:df[23].d.port0
data[24] <= Dflipflop:df[24].d.port0
data[25] <= Dflipflop:df[25].d.port0
data[26] <= Dflipflop:df[26].d.port0
data[27] <= Dflipflop:df[27].d.port0
data[28] <= Dflipflop:df[28].d.port0
data[29] <= Dflipflop:df[29].d.port0
data[30] <= Dflipflop:df[30].d.port0
data[31] <= Dflipflop:df[31].d.port0
clk => clk.IN32
reset => reset.IN32
dataIn[0] => dataIn[0].IN1
dataIn[1] => dataIn[1].IN1
dataIn[2] => dataIn[2].IN1
dataIn[3] => dataIn[3].IN1
dataIn[4] => dataIn[4].IN1
dataIn[5] => dataIn[5].IN1
dataIn[6] => dataIn[6].IN1
dataIn[7] => dataIn[7].IN1
dataIn[8] => dataIn[8].IN1
dataIn[9] => dataIn[9].IN1
dataIn[10] => dataIn[10].IN1
dataIn[11] => dataIn[11].IN1
dataIn[12] => dataIn[12].IN1
dataIn[13] => dataIn[13].IN1
dataIn[14] => dataIn[14].IN1
dataIn[15] => dataIn[15].IN1
dataIn[16] => dataIn[16].IN1
dataIn[17] => dataIn[17].IN1
dataIn[18] => dataIn[18].IN1
dataIn[19] => dataIn[19].IN1
dataIn[20] => dataIn[20].IN1
dataIn[21] => dataIn[21].IN1
dataIn[22] => dataIn[22].IN1
dataIn[23] => dataIn[23].IN1
dataIn[24] => dataIn[24].IN1
dataIn[25] => dataIn[25].IN1
dataIn[26] => dataIn[26].IN1
dataIn[27] => dataIn[27].IN1
dataIn[28] => dataIn[28].IN1
dataIn[29] => dataIn[29].IN1
dataIn[30] => dataIn[30].IN1
dataIn[31] => dataIn[31].IN1


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[24].m|registerRow:rr|Dflipflop:df[0].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[24].m|registerRow:rr|Dflipflop:df[1].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[24].m|registerRow:rr|Dflipflop:df[2].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[24].m|registerRow:rr|Dflipflop:df[3].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[24].m|registerRow:rr|Dflipflop:df[4].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[24].m|registerRow:rr|Dflipflop:df[5].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[24].m|registerRow:rr|Dflipflop:df[6].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[24].m|registerRow:rr|Dflipflop:df[7].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[24].m|registerRow:rr|Dflipflop:df[8].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[24].m|registerRow:rr|Dflipflop:df[9].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[24].m|registerRow:rr|Dflipflop:df[10].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[24].m|registerRow:rr|Dflipflop:df[11].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[24].m|registerRow:rr|Dflipflop:df[12].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[24].m|registerRow:rr|Dflipflop:df[13].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[24].m|registerRow:rr|Dflipflop:df[14].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[24].m|registerRow:rr|Dflipflop:df[15].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[24].m|registerRow:rr|Dflipflop:df[16].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[24].m|registerRow:rr|Dflipflop:df[17].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[24].m|registerRow:rr|Dflipflop:df[18].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[24].m|registerRow:rr|Dflipflop:df[19].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[24].m|registerRow:rr|Dflipflop:df[20].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[24].m|registerRow:rr|Dflipflop:df[21].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[24].m|registerRow:rr|Dflipflop:df[22].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[24].m|registerRow:rr|Dflipflop:df[23].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[24].m|registerRow:rr|Dflipflop:df[24].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[24].m|registerRow:rr|Dflipflop:df[25].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[24].m|registerRow:rr|Dflipflop:df[26].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[24].m|registerRow:rr|Dflipflop:df[27].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[24].m|registerRow:rr|Dflipflop:df[28].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[24].m|registerRow:rr|Dflipflop:df[29].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[24].m|registerRow:rr|Dflipflop:df[30].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[24].m|registerRow:rr|Dflipflop:df[31].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[25].m
dataOut[0] <= dataOut[0].DB_MAX_OUTPUT_PORT_TYPE
dataOut[1] <= dataOut[1].DB_MAX_OUTPUT_PORT_TYPE
dataOut[2] <= dataOut[2].DB_MAX_OUTPUT_PORT_TYPE
dataOut[3] <= dataOut[3].DB_MAX_OUTPUT_PORT_TYPE
dataOut[4] <= dataOut[4].DB_MAX_OUTPUT_PORT_TYPE
dataOut[5] <= dataOut[5].DB_MAX_OUTPUT_PORT_TYPE
dataOut[6] <= dataOut[6].DB_MAX_OUTPUT_PORT_TYPE
dataOut[7] <= dataOut[7].DB_MAX_OUTPUT_PORT_TYPE
dataOut[8] <= dataOut[8].DB_MAX_OUTPUT_PORT_TYPE
dataOut[9] <= dataOut[9].DB_MAX_OUTPUT_PORT_TYPE
dataOut[10] <= dataOut[10].DB_MAX_OUTPUT_PORT_TYPE
dataOut[11] <= dataOut[11].DB_MAX_OUTPUT_PORT_TYPE
dataOut[12] <= dataOut[12].DB_MAX_OUTPUT_PORT_TYPE
dataOut[13] <= dataOut[13].DB_MAX_OUTPUT_PORT_TYPE
dataOut[14] <= dataOut[14].DB_MAX_OUTPUT_PORT_TYPE
dataOut[15] <= dataOut[15].DB_MAX_OUTPUT_PORT_TYPE
dataOut[16] <= dataOut[16].DB_MAX_OUTPUT_PORT_TYPE
dataOut[17] <= dataOut[17].DB_MAX_OUTPUT_PORT_TYPE
dataOut[18] <= dataOut[18].DB_MAX_OUTPUT_PORT_TYPE
dataOut[19] <= dataOut[19].DB_MAX_OUTPUT_PORT_TYPE
dataOut[20] <= dataOut[20].DB_MAX_OUTPUT_PORT_TYPE
dataOut[21] <= dataOut[21].DB_MAX_OUTPUT_PORT_TYPE
dataOut[22] <= dataOut[22].DB_MAX_OUTPUT_PORT_TYPE
dataOut[23] <= dataOut[23].DB_MAX_OUTPUT_PORT_TYPE
dataOut[24] <= dataOut[24].DB_MAX_OUTPUT_PORT_TYPE
dataOut[25] <= dataOut[25].DB_MAX_OUTPUT_PORT_TYPE
dataOut[26] <= dataOut[26].DB_MAX_OUTPUT_PORT_TYPE
dataOut[27] <= dataOut[27].DB_MAX_OUTPUT_PORT_TYPE
dataOut[28] <= dataOut[28].DB_MAX_OUTPUT_PORT_TYPE
dataOut[29] <= dataOut[29].DB_MAX_OUTPUT_PORT_TYPE
dataOut[30] <= dataOut[30].DB_MAX_OUTPUT_PORT_TYPE
dataOut[31] <= dataOut[31].DB_MAX_OUTPUT_PORT_TYPE
clk => clk.IN1
reset => reset.IN1
dataIn[0] => dataIn[0].IN1
dataIn[1] => dataIn[1].IN1
dataIn[2] => dataIn[2].IN1
dataIn[3] => dataIn[3].IN1
dataIn[4] => dataIn[4].IN1
dataIn[5] => dataIn[5].IN1
dataIn[6] => dataIn[6].IN1
dataIn[7] => dataIn[7].IN1
dataIn[8] => dataIn[8].IN1
dataIn[9] => dataIn[9].IN1
dataIn[10] => dataIn[10].IN1
dataIn[11] => dataIn[11].IN1
dataIn[12] => dataIn[12].IN1
dataIn[13] => dataIn[13].IN1
dataIn[14] => dataIn[14].IN1
dataIn[15] => dataIn[15].IN1
dataIn[16] => dataIn[16].IN1
dataIn[17] => dataIn[17].IN1
dataIn[18] => dataIn[18].IN1
dataIn[19] => dataIn[19].IN1
dataIn[20] => dataIn[20].IN1
dataIn[21] => dataIn[21].IN1
dataIn[22] => dataIn[22].IN1
dataIn[23] => dataIn[23].IN1
dataIn[24] => dataIn[24].IN1
dataIn[25] => dataIn[25].IN1
dataIn[26] => dataIn[26].IN1
dataIn[27] => dataIn[27].IN1
dataIn[28] => dataIn[28].IN1
dataIn[29] => dataIn[29].IN1
dataIn[30] => dataIn[30].IN1
dataIn[31] => dataIn[31].IN1
wr => wr.IN1


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[25].m|mux2_1:wrctrl
c[0] <= mux21[0].out.DB_MAX_OUTPUT_PORT_TYPE
c[1] <= mux21[1].out.DB_MAX_OUTPUT_PORT_TYPE
c[2] <= mux21[2].out.DB_MAX_OUTPUT_PORT_TYPE
c[3] <= mux21[3].out.DB_MAX_OUTPUT_PORT_TYPE
c[4] <= mux21[4].out.DB_MAX_OUTPUT_PORT_TYPE
c[5] <= mux21[5].out.DB_MAX_OUTPUT_PORT_TYPE
c[6] <= mux21[6].out.DB_MAX_OUTPUT_PORT_TYPE
c[7] <= mux21[7].out.DB_MAX_OUTPUT_PORT_TYPE
c[8] <= mux21[8].out.DB_MAX_OUTPUT_PORT_TYPE
c[9] <= mux21[9].out.DB_MAX_OUTPUT_PORT_TYPE
c[10] <= mux21[10].out.DB_MAX_OUTPUT_PORT_TYPE
c[11] <= mux21[11].out.DB_MAX_OUTPUT_PORT_TYPE
c[12] <= mux21[12].out.DB_MAX_OUTPUT_PORT_TYPE
c[13] <= mux21[13].out.DB_MAX_OUTPUT_PORT_TYPE
c[14] <= mux21[14].out.DB_MAX_OUTPUT_PORT_TYPE
c[15] <= mux21[15].out.DB_MAX_OUTPUT_PORT_TYPE
c[16] <= mux21[16].out.DB_MAX_OUTPUT_PORT_TYPE
c[17] <= mux21[17].out.DB_MAX_OUTPUT_PORT_TYPE
c[18] <= mux21[18].out.DB_MAX_OUTPUT_PORT_TYPE
c[19] <= mux21[19].out.DB_MAX_OUTPUT_PORT_TYPE
c[20] <= mux21[20].out.DB_MAX_OUTPUT_PORT_TYPE
c[21] <= mux21[21].out.DB_MAX_OUTPUT_PORT_TYPE
c[22] <= mux21[22].out.DB_MAX_OUTPUT_PORT_TYPE
c[23] <= mux21[23].out.DB_MAX_OUTPUT_PORT_TYPE
c[24] <= mux21[24].out.DB_MAX_OUTPUT_PORT_TYPE
c[25] <= mux21[25].out.DB_MAX_OUTPUT_PORT_TYPE
c[26] <= mux21[26].out.DB_MAX_OUTPUT_PORT_TYPE
c[27] <= mux21[27].out.DB_MAX_OUTPUT_PORT_TYPE
c[28] <= mux21[28].out.DB_MAX_OUTPUT_PORT_TYPE
c[29] <= mux21[29].out.DB_MAX_OUTPUT_PORT_TYPE
c[30] <= mux21[30].out.DB_MAX_OUTPUT_PORT_TYPE
c[31] <= mux21[31].out.DB_MAX_OUTPUT_PORT_TYPE
a[0] => mux21[0].a1.IN0
a[1] => mux21[1].a1.IN0
a[2] => mux21[2].a1.IN0
a[3] => mux21[3].a1.IN0
a[4] => mux21[4].a1.IN0
a[5] => mux21[5].a1.IN0
a[6] => mux21[6].a1.IN0
a[7] => mux21[7].a1.IN0
a[8] => mux21[8].a1.IN0
a[9] => mux21[9].a1.IN0
a[10] => mux21[10].a1.IN0
a[11] => mux21[11].a1.IN0
a[12] => mux21[12].a1.IN0
a[13] => mux21[13].a1.IN0
a[14] => mux21[14].a1.IN0
a[15] => mux21[15].a1.IN0
a[16] => mux21[16].a1.IN0
a[17] => mux21[17].a1.IN0
a[18] => mux21[18].a1.IN0
a[19] => mux21[19].a1.IN0
a[20] => mux21[20].a1.IN0
a[21] => mux21[21].a1.IN0
a[22] => mux21[22].a1.IN0
a[23] => mux21[23].a1.IN0
a[24] => mux21[24].a1.IN0
a[25] => mux21[25].a1.IN0
a[26] => mux21[26].a1.IN0
a[27] => mux21[27].a1.IN0
a[28] => mux21[28].a1.IN0
a[29] => mux21[29].a1.IN0
a[30] => mux21[30].a1.IN0
a[31] => mux21[31].a1.IN0
b[0] => mux21[0].a2.IN1
b[1] => mux21[1].a2.IN1
b[2] => mux21[2].a2.IN1
b[3] => mux21[3].a2.IN1
b[4] => mux21[4].a2.IN1
b[5] => mux21[5].a2.IN1
b[6] => mux21[6].a2.IN1
b[7] => mux21[7].a2.IN1
b[8] => mux21[8].a2.IN1
b[9] => mux21[9].a2.IN1
b[10] => mux21[10].a2.IN1
b[11] => mux21[11].a2.IN1
b[12] => mux21[12].a2.IN1
b[13] => mux21[13].a2.IN1
b[14] => mux21[14].a2.IN1
b[15] => mux21[15].a2.IN1
b[16] => mux21[16].a2.IN1
b[17] => mux21[17].a2.IN1
b[18] => mux21[18].a2.IN1
b[19] => mux21[19].a2.IN1
b[20] => mux21[20].a2.IN1
b[21] => mux21[21].a2.IN1
b[22] => mux21[22].a2.IN1
b[23] => mux21[23].a2.IN1
b[24] => mux21[24].a2.IN1
b[25] => mux21[25].a2.IN1
b[26] => mux21[26].a2.IN1
b[27] => mux21[27].a2.IN1
b[28] => mux21[28].a2.IN1
b[29] => mux21[29].a2.IN1
b[30] => mux21[30].a2.IN1
b[31] => mux21[31].a2.IN1
sel => n2.DATAIN
sel => mux21[0].a1.IN1
sel => mux21[1].a1.IN1
sel => mux21[2].a1.IN1
sel => mux21[3].a1.IN1
sel => mux21[4].a1.IN1
sel => mux21[5].a1.IN1
sel => mux21[6].a1.IN1
sel => mux21[7].a1.IN1
sel => mux21[8].a1.IN1
sel => mux21[9].a1.IN1
sel => mux21[10].a1.IN1
sel => mux21[11].a1.IN1
sel => mux21[12].a1.IN1
sel => mux21[13].a1.IN1
sel => mux21[14].a1.IN1
sel => mux21[15].a1.IN1
sel => mux21[16].a1.IN1
sel => mux21[17].a1.IN1
sel => mux21[18].a1.IN1
sel => mux21[19].a1.IN1
sel => mux21[20].a1.IN1
sel => mux21[21].a1.IN1
sel => mux21[22].a1.IN1
sel => mux21[23].a1.IN1
sel => mux21[24].a1.IN1
sel => mux21[25].a1.IN1
sel => mux21[26].a1.IN1
sel => mux21[27].a1.IN1
sel => mux21[28].a1.IN1
sel => mux21[29].a1.IN1
sel => mux21[30].a1.IN1
sel => mux21[31].a1.IN1


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[25].m|registerRow:rr
data[0] <= Dflipflop:df[0].d.port0
data[1] <= Dflipflop:df[1].d.port0
data[2] <= Dflipflop:df[2].d.port0
data[3] <= Dflipflop:df[3].d.port0
data[4] <= Dflipflop:df[4].d.port0
data[5] <= Dflipflop:df[5].d.port0
data[6] <= Dflipflop:df[6].d.port0
data[7] <= Dflipflop:df[7].d.port0
data[8] <= Dflipflop:df[8].d.port0
data[9] <= Dflipflop:df[9].d.port0
data[10] <= Dflipflop:df[10].d.port0
data[11] <= Dflipflop:df[11].d.port0
data[12] <= Dflipflop:df[12].d.port0
data[13] <= Dflipflop:df[13].d.port0
data[14] <= Dflipflop:df[14].d.port0
data[15] <= Dflipflop:df[15].d.port0
data[16] <= Dflipflop:df[16].d.port0
data[17] <= Dflipflop:df[17].d.port0
data[18] <= Dflipflop:df[18].d.port0
data[19] <= Dflipflop:df[19].d.port0
data[20] <= Dflipflop:df[20].d.port0
data[21] <= Dflipflop:df[21].d.port0
data[22] <= Dflipflop:df[22].d.port0
data[23] <= Dflipflop:df[23].d.port0
data[24] <= Dflipflop:df[24].d.port0
data[25] <= Dflipflop:df[25].d.port0
data[26] <= Dflipflop:df[26].d.port0
data[27] <= Dflipflop:df[27].d.port0
data[28] <= Dflipflop:df[28].d.port0
data[29] <= Dflipflop:df[29].d.port0
data[30] <= Dflipflop:df[30].d.port0
data[31] <= Dflipflop:df[31].d.port0
clk => clk.IN32
reset => reset.IN32
dataIn[0] => dataIn[0].IN1
dataIn[1] => dataIn[1].IN1
dataIn[2] => dataIn[2].IN1
dataIn[3] => dataIn[3].IN1
dataIn[4] => dataIn[4].IN1
dataIn[5] => dataIn[5].IN1
dataIn[6] => dataIn[6].IN1
dataIn[7] => dataIn[7].IN1
dataIn[8] => dataIn[8].IN1
dataIn[9] => dataIn[9].IN1
dataIn[10] => dataIn[10].IN1
dataIn[11] => dataIn[11].IN1
dataIn[12] => dataIn[12].IN1
dataIn[13] => dataIn[13].IN1
dataIn[14] => dataIn[14].IN1
dataIn[15] => dataIn[15].IN1
dataIn[16] => dataIn[16].IN1
dataIn[17] => dataIn[17].IN1
dataIn[18] => dataIn[18].IN1
dataIn[19] => dataIn[19].IN1
dataIn[20] => dataIn[20].IN1
dataIn[21] => dataIn[21].IN1
dataIn[22] => dataIn[22].IN1
dataIn[23] => dataIn[23].IN1
dataIn[24] => dataIn[24].IN1
dataIn[25] => dataIn[25].IN1
dataIn[26] => dataIn[26].IN1
dataIn[27] => dataIn[27].IN1
dataIn[28] => dataIn[28].IN1
dataIn[29] => dataIn[29].IN1
dataIn[30] => dataIn[30].IN1
dataIn[31] => dataIn[31].IN1


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[25].m|registerRow:rr|Dflipflop:df[0].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[25].m|registerRow:rr|Dflipflop:df[1].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[25].m|registerRow:rr|Dflipflop:df[2].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[25].m|registerRow:rr|Dflipflop:df[3].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[25].m|registerRow:rr|Dflipflop:df[4].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[25].m|registerRow:rr|Dflipflop:df[5].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[25].m|registerRow:rr|Dflipflop:df[6].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[25].m|registerRow:rr|Dflipflop:df[7].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[25].m|registerRow:rr|Dflipflop:df[8].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[25].m|registerRow:rr|Dflipflop:df[9].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[25].m|registerRow:rr|Dflipflop:df[10].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[25].m|registerRow:rr|Dflipflop:df[11].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[25].m|registerRow:rr|Dflipflop:df[12].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[25].m|registerRow:rr|Dflipflop:df[13].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[25].m|registerRow:rr|Dflipflop:df[14].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[25].m|registerRow:rr|Dflipflop:df[15].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[25].m|registerRow:rr|Dflipflop:df[16].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[25].m|registerRow:rr|Dflipflop:df[17].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[25].m|registerRow:rr|Dflipflop:df[18].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[25].m|registerRow:rr|Dflipflop:df[19].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[25].m|registerRow:rr|Dflipflop:df[20].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[25].m|registerRow:rr|Dflipflop:df[21].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[25].m|registerRow:rr|Dflipflop:df[22].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[25].m|registerRow:rr|Dflipflop:df[23].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[25].m|registerRow:rr|Dflipflop:df[24].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[25].m|registerRow:rr|Dflipflop:df[25].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[25].m|registerRow:rr|Dflipflop:df[26].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[25].m|registerRow:rr|Dflipflop:df[27].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[25].m|registerRow:rr|Dflipflop:df[28].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[25].m|registerRow:rr|Dflipflop:df[29].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[25].m|registerRow:rr|Dflipflop:df[30].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[25].m|registerRow:rr|Dflipflop:df[31].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[26].m
dataOut[0] <= dataOut[0].DB_MAX_OUTPUT_PORT_TYPE
dataOut[1] <= dataOut[1].DB_MAX_OUTPUT_PORT_TYPE
dataOut[2] <= dataOut[2].DB_MAX_OUTPUT_PORT_TYPE
dataOut[3] <= dataOut[3].DB_MAX_OUTPUT_PORT_TYPE
dataOut[4] <= dataOut[4].DB_MAX_OUTPUT_PORT_TYPE
dataOut[5] <= dataOut[5].DB_MAX_OUTPUT_PORT_TYPE
dataOut[6] <= dataOut[6].DB_MAX_OUTPUT_PORT_TYPE
dataOut[7] <= dataOut[7].DB_MAX_OUTPUT_PORT_TYPE
dataOut[8] <= dataOut[8].DB_MAX_OUTPUT_PORT_TYPE
dataOut[9] <= dataOut[9].DB_MAX_OUTPUT_PORT_TYPE
dataOut[10] <= dataOut[10].DB_MAX_OUTPUT_PORT_TYPE
dataOut[11] <= dataOut[11].DB_MAX_OUTPUT_PORT_TYPE
dataOut[12] <= dataOut[12].DB_MAX_OUTPUT_PORT_TYPE
dataOut[13] <= dataOut[13].DB_MAX_OUTPUT_PORT_TYPE
dataOut[14] <= dataOut[14].DB_MAX_OUTPUT_PORT_TYPE
dataOut[15] <= dataOut[15].DB_MAX_OUTPUT_PORT_TYPE
dataOut[16] <= dataOut[16].DB_MAX_OUTPUT_PORT_TYPE
dataOut[17] <= dataOut[17].DB_MAX_OUTPUT_PORT_TYPE
dataOut[18] <= dataOut[18].DB_MAX_OUTPUT_PORT_TYPE
dataOut[19] <= dataOut[19].DB_MAX_OUTPUT_PORT_TYPE
dataOut[20] <= dataOut[20].DB_MAX_OUTPUT_PORT_TYPE
dataOut[21] <= dataOut[21].DB_MAX_OUTPUT_PORT_TYPE
dataOut[22] <= dataOut[22].DB_MAX_OUTPUT_PORT_TYPE
dataOut[23] <= dataOut[23].DB_MAX_OUTPUT_PORT_TYPE
dataOut[24] <= dataOut[24].DB_MAX_OUTPUT_PORT_TYPE
dataOut[25] <= dataOut[25].DB_MAX_OUTPUT_PORT_TYPE
dataOut[26] <= dataOut[26].DB_MAX_OUTPUT_PORT_TYPE
dataOut[27] <= dataOut[27].DB_MAX_OUTPUT_PORT_TYPE
dataOut[28] <= dataOut[28].DB_MAX_OUTPUT_PORT_TYPE
dataOut[29] <= dataOut[29].DB_MAX_OUTPUT_PORT_TYPE
dataOut[30] <= dataOut[30].DB_MAX_OUTPUT_PORT_TYPE
dataOut[31] <= dataOut[31].DB_MAX_OUTPUT_PORT_TYPE
clk => clk.IN1
reset => reset.IN1
dataIn[0] => dataIn[0].IN1
dataIn[1] => dataIn[1].IN1
dataIn[2] => dataIn[2].IN1
dataIn[3] => dataIn[3].IN1
dataIn[4] => dataIn[4].IN1
dataIn[5] => dataIn[5].IN1
dataIn[6] => dataIn[6].IN1
dataIn[7] => dataIn[7].IN1
dataIn[8] => dataIn[8].IN1
dataIn[9] => dataIn[9].IN1
dataIn[10] => dataIn[10].IN1
dataIn[11] => dataIn[11].IN1
dataIn[12] => dataIn[12].IN1
dataIn[13] => dataIn[13].IN1
dataIn[14] => dataIn[14].IN1
dataIn[15] => dataIn[15].IN1
dataIn[16] => dataIn[16].IN1
dataIn[17] => dataIn[17].IN1
dataIn[18] => dataIn[18].IN1
dataIn[19] => dataIn[19].IN1
dataIn[20] => dataIn[20].IN1
dataIn[21] => dataIn[21].IN1
dataIn[22] => dataIn[22].IN1
dataIn[23] => dataIn[23].IN1
dataIn[24] => dataIn[24].IN1
dataIn[25] => dataIn[25].IN1
dataIn[26] => dataIn[26].IN1
dataIn[27] => dataIn[27].IN1
dataIn[28] => dataIn[28].IN1
dataIn[29] => dataIn[29].IN1
dataIn[30] => dataIn[30].IN1
dataIn[31] => dataIn[31].IN1
wr => wr.IN1


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[26].m|mux2_1:wrctrl
c[0] <= mux21[0].out.DB_MAX_OUTPUT_PORT_TYPE
c[1] <= mux21[1].out.DB_MAX_OUTPUT_PORT_TYPE
c[2] <= mux21[2].out.DB_MAX_OUTPUT_PORT_TYPE
c[3] <= mux21[3].out.DB_MAX_OUTPUT_PORT_TYPE
c[4] <= mux21[4].out.DB_MAX_OUTPUT_PORT_TYPE
c[5] <= mux21[5].out.DB_MAX_OUTPUT_PORT_TYPE
c[6] <= mux21[6].out.DB_MAX_OUTPUT_PORT_TYPE
c[7] <= mux21[7].out.DB_MAX_OUTPUT_PORT_TYPE
c[8] <= mux21[8].out.DB_MAX_OUTPUT_PORT_TYPE
c[9] <= mux21[9].out.DB_MAX_OUTPUT_PORT_TYPE
c[10] <= mux21[10].out.DB_MAX_OUTPUT_PORT_TYPE
c[11] <= mux21[11].out.DB_MAX_OUTPUT_PORT_TYPE
c[12] <= mux21[12].out.DB_MAX_OUTPUT_PORT_TYPE
c[13] <= mux21[13].out.DB_MAX_OUTPUT_PORT_TYPE
c[14] <= mux21[14].out.DB_MAX_OUTPUT_PORT_TYPE
c[15] <= mux21[15].out.DB_MAX_OUTPUT_PORT_TYPE
c[16] <= mux21[16].out.DB_MAX_OUTPUT_PORT_TYPE
c[17] <= mux21[17].out.DB_MAX_OUTPUT_PORT_TYPE
c[18] <= mux21[18].out.DB_MAX_OUTPUT_PORT_TYPE
c[19] <= mux21[19].out.DB_MAX_OUTPUT_PORT_TYPE
c[20] <= mux21[20].out.DB_MAX_OUTPUT_PORT_TYPE
c[21] <= mux21[21].out.DB_MAX_OUTPUT_PORT_TYPE
c[22] <= mux21[22].out.DB_MAX_OUTPUT_PORT_TYPE
c[23] <= mux21[23].out.DB_MAX_OUTPUT_PORT_TYPE
c[24] <= mux21[24].out.DB_MAX_OUTPUT_PORT_TYPE
c[25] <= mux21[25].out.DB_MAX_OUTPUT_PORT_TYPE
c[26] <= mux21[26].out.DB_MAX_OUTPUT_PORT_TYPE
c[27] <= mux21[27].out.DB_MAX_OUTPUT_PORT_TYPE
c[28] <= mux21[28].out.DB_MAX_OUTPUT_PORT_TYPE
c[29] <= mux21[29].out.DB_MAX_OUTPUT_PORT_TYPE
c[30] <= mux21[30].out.DB_MAX_OUTPUT_PORT_TYPE
c[31] <= mux21[31].out.DB_MAX_OUTPUT_PORT_TYPE
a[0] => mux21[0].a1.IN0
a[1] => mux21[1].a1.IN0
a[2] => mux21[2].a1.IN0
a[3] => mux21[3].a1.IN0
a[4] => mux21[4].a1.IN0
a[5] => mux21[5].a1.IN0
a[6] => mux21[6].a1.IN0
a[7] => mux21[7].a1.IN0
a[8] => mux21[8].a1.IN0
a[9] => mux21[9].a1.IN0
a[10] => mux21[10].a1.IN0
a[11] => mux21[11].a1.IN0
a[12] => mux21[12].a1.IN0
a[13] => mux21[13].a1.IN0
a[14] => mux21[14].a1.IN0
a[15] => mux21[15].a1.IN0
a[16] => mux21[16].a1.IN0
a[17] => mux21[17].a1.IN0
a[18] => mux21[18].a1.IN0
a[19] => mux21[19].a1.IN0
a[20] => mux21[20].a1.IN0
a[21] => mux21[21].a1.IN0
a[22] => mux21[22].a1.IN0
a[23] => mux21[23].a1.IN0
a[24] => mux21[24].a1.IN0
a[25] => mux21[25].a1.IN0
a[26] => mux21[26].a1.IN0
a[27] => mux21[27].a1.IN0
a[28] => mux21[28].a1.IN0
a[29] => mux21[29].a1.IN0
a[30] => mux21[30].a1.IN0
a[31] => mux21[31].a1.IN0
b[0] => mux21[0].a2.IN1
b[1] => mux21[1].a2.IN1
b[2] => mux21[2].a2.IN1
b[3] => mux21[3].a2.IN1
b[4] => mux21[4].a2.IN1
b[5] => mux21[5].a2.IN1
b[6] => mux21[6].a2.IN1
b[7] => mux21[7].a2.IN1
b[8] => mux21[8].a2.IN1
b[9] => mux21[9].a2.IN1
b[10] => mux21[10].a2.IN1
b[11] => mux21[11].a2.IN1
b[12] => mux21[12].a2.IN1
b[13] => mux21[13].a2.IN1
b[14] => mux21[14].a2.IN1
b[15] => mux21[15].a2.IN1
b[16] => mux21[16].a2.IN1
b[17] => mux21[17].a2.IN1
b[18] => mux21[18].a2.IN1
b[19] => mux21[19].a2.IN1
b[20] => mux21[20].a2.IN1
b[21] => mux21[21].a2.IN1
b[22] => mux21[22].a2.IN1
b[23] => mux21[23].a2.IN1
b[24] => mux21[24].a2.IN1
b[25] => mux21[25].a2.IN1
b[26] => mux21[26].a2.IN1
b[27] => mux21[27].a2.IN1
b[28] => mux21[28].a2.IN1
b[29] => mux21[29].a2.IN1
b[30] => mux21[30].a2.IN1
b[31] => mux21[31].a2.IN1
sel => n2.DATAIN
sel => mux21[0].a1.IN1
sel => mux21[1].a1.IN1
sel => mux21[2].a1.IN1
sel => mux21[3].a1.IN1
sel => mux21[4].a1.IN1
sel => mux21[5].a1.IN1
sel => mux21[6].a1.IN1
sel => mux21[7].a1.IN1
sel => mux21[8].a1.IN1
sel => mux21[9].a1.IN1
sel => mux21[10].a1.IN1
sel => mux21[11].a1.IN1
sel => mux21[12].a1.IN1
sel => mux21[13].a1.IN1
sel => mux21[14].a1.IN1
sel => mux21[15].a1.IN1
sel => mux21[16].a1.IN1
sel => mux21[17].a1.IN1
sel => mux21[18].a1.IN1
sel => mux21[19].a1.IN1
sel => mux21[20].a1.IN1
sel => mux21[21].a1.IN1
sel => mux21[22].a1.IN1
sel => mux21[23].a1.IN1
sel => mux21[24].a1.IN1
sel => mux21[25].a1.IN1
sel => mux21[26].a1.IN1
sel => mux21[27].a1.IN1
sel => mux21[28].a1.IN1
sel => mux21[29].a1.IN1
sel => mux21[30].a1.IN1
sel => mux21[31].a1.IN1


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[26].m|registerRow:rr
data[0] <= Dflipflop:df[0].d.port0
data[1] <= Dflipflop:df[1].d.port0
data[2] <= Dflipflop:df[2].d.port0
data[3] <= Dflipflop:df[3].d.port0
data[4] <= Dflipflop:df[4].d.port0
data[5] <= Dflipflop:df[5].d.port0
data[6] <= Dflipflop:df[6].d.port0
data[7] <= Dflipflop:df[7].d.port0
data[8] <= Dflipflop:df[8].d.port0
data[9] <= Dflipflop:df[9].d.port0
data[10] <= Dflipflop:df[10].d.port0
data[11] <= Dflipflop:df[11].d.port0
data[12] <= Dflipflop:df[12].d.port0
data[13] <= Dflipflop:df[13].d.port0
data[14] <= Dflipflop:df[14].d.port0
data[15] <= Dflipflop:df[15].d.port0
data[16] <= Dflipflop:df[16].d.port0
data[17] <= Dflipflop:df[17].d.port0
data[18] <= Dflipflop:df[18].d.port0
data[19] <= Dflipflop:df[19].d.port0
data[20] <= Dflipflop:df[20].d.port0
data[21] <= Dflipflop:df[21].d.port0
data[22] <= Dflipflop:df[22].d.port0
data[23] <= Dflipflop:df[23].d.port0
data[24] <= Dflipflop:df[24].d.port0
data[25] <= Dflipflop:df[25].d.port0
data[26] <= Dflipflop:df[26].d.port0
data[27] <= Dflipflop:df[27].d.port0
data[28] <= Dflipflop:df[28].d.port0
data[29] <= Dflipflop:df[29].d.port0
data[30] <= Dflipflop:df[30].d.port0
data[31] <= Dflipflop:df[31].d.port0
clk => clk.IN32
reset => reset.IN32
dataIn[0] => dataIn[0].IN1
dataIn[1] => dataIn[1].IN1
dataIn[2] => dataIn[2].IN1
dataIn[3] => dataIn[3].IN1
dataIn[4] => dataIn[4].IN1
dataIn[5] => dataIn[5].IN1
dataIn[6] => dataIn[6].IN1
dataIn[7] => dataIn[7].IN1
dataIn[8] => dataIn[8].IN1
dataIn[9] => dataIn[9].IN1
dataIn[10] => dataIn[10].IN1
dataIn[11] => dataIn[11].IN1
dataIn[12] => dataIn[12].IN1
dataIn[13] => dataIn[13].IN1
dataIn[14] => dataIn[14].IN1
dataIn[15] => dataIn[15].IN1
dataIn[16] => dataIn[16].IN1
dataIn[17] => dataIn[17].IN1
dataIn[18] => dataIn[18].IN1
dataIn[19] => dataIn[19].IN1
dataIn[20] => dataIn[20].IN1
dataIn[21] => dataIn[21].IN1
dataIn[22] => dataIn[22].IN1
dataIn[23] => dataIn[23].IN1
dataIn[24] => dataIn[24].IN1
dataIn[25] => dataIn[25].IN1
dataIn[26] => dataIn[26].IN1
dataIn[27] => dataIn[27].IN1
dataIn[28] => dataIn[28].IN1
dataIn[29] => dataIn[29].IN1
dataIn[30] => dataIn[30].IN1
dataIn[31] => dataIn[31].IN1


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[26].m|registerRow:rr|Dflipflop:df[0].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[26].m|registerRow:rr|Dflipflop:df[1].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[26].m|registerRow:rr|Dflipflop:df[2].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[26].m|registerRow:rr|Dflipflop:df[3].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[26].m|registerRow:rr|Dflipflop:df[4].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[26].m|registerRow:rr|Dflipflop:df[5].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[26].m|registerRow:rr|Dflipflop:df[6].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[26].m|registerRow:rr|Dflipflop:df[7].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[26].m|registerRow:rr|Dflipflop:df[8].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[26].m|registerRow:rr|Dflipflop:df[9].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[26].m|registerRow:rr|Dflipflop:df[10].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[26].m|registerRow:rr|Dflipflop:df[11].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[26].m|registerRow:rr|Dflipflop:df[12].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[26].m|registerRow:rr|Dflipflop:df[13].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[26].m|registerRow:rr|Dflipflop:df[14].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[26].m|registerRow:rr|Dflipflop:df[15].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[26].m|registerRow:rr|Dflipflop:df[16].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[26].m|registerRow:rr|Dflipflop:df[17].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[26].m|registerRow:rr|Dflipflop:df[18].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[26].m|registerRow:rr|Dflipflop:df[19].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[26].m|registerRow:rr|Dflipflop:df[20].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[26].m|registerRow:rr|Dflipflop:df[21].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[26].m|registerRow:rr|Dflipflop:df[22].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[26].m|registerRow:rr|Dflipflop:df[23].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[26].m|registerRow:rr|Dflipflop:df[24].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[26].m|registerRow:rr|Dflipflop:df[25].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[26].m|registerRow:rr|Dflipflop:df[26].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[26].m|registerRow:rr|Dflipflop:df[27].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[26].m|registerRow:rr|Dflipflop:df[28].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[26].m|registerRow:rr|Dflipflop:df[29].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[26].m|registerRow:rr|Dflipflop:df[30].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[26].m|registerRow:rr|Dflipflop:df[31].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[27].m
dataOut[0] <= dataOut[0].DB_MAX_OUTPUT_PORT_TYPE
dataOut[1] <= dataOut[1].DB_MAX_OUTPUT_PORT_TYPE
dataOut[2] <= dataOut[2].DB_MAX_OUTPUT_PORT_TYPE
dataOut[3] <= dataOut[3].DB_MAX_OUTPUT_PORT_TYPE
dataOut[4] <= dataOut[4].DB_MAX_OUTPUT_PORT_TYPE
dataOut[5] <= dataOut[5].DB_MAX_OUTPUT_PORT_TYPE
dataOut[6] <= dataOut[6].DB_MAX_OUTPUT_PORT_TYPE
dataOut[7] <= dataOut[7].DB_MAX_OUTPUT_PORT_TYPE
dataOut[8] <= dataOut[8].DB_MAX_OUTPUT_PORT_TYPE
dataOut[9] <= dataOut[9].DB_MAX_OUTPUT_PORT_TYPE
dataOut[10] <= dataOut[10].DB_MAX_OUTPUT_PORT_TYPE
dataOut[11] <= dataOut[11].DB_MAX_OUTPUT_PORT_TYPE
dataOut[12] <= dataOut[12].DB_MAX_OUTPUT_PORT_TYPE
dataOut[13] <= dataOut[13].DB_MAX_OUTPUT_PORT_TYPE
dataOut[14] <= dataOut[14].DB_MAX_OUTPUT_PORT_TYPE
dataOut[15] <= dataOut[15].DB_MAX_OUTPUT_PORT_TYPE
dataOut[16] <= dataOut[16].DB_MAX_OUTPUT_PORT_TYPE
dataOut[17] <= dataOut[17].DB_MAX_OUTPUT_PORT_TYPE
dataOut[18] <= dataOut[18].DB_MAX_OUTPUT_PORT_TYPE
dataOut[19] <= dataOut[19].DB_MAX_OUTPUT_PORT_TYPE
dataOut[20] <= dataOut[20].DB_MAX_OUTPUT_PORT_TYPE
dataOut[21] <= dataOut[21].DB_MAX_OUTPUT_PORT_TYPE
dataOut[22] <= dataOut[22].DB_MAX_OUTPUT_PORT_TYPE
dataOut[23] <= dataOut[23].DB_MAX_OUTPUT_PORT_TYPE
dataOut[24] <= dataOut[24].DB_MAX_OUTPUT_PORT_TYPE
dataOut[25] <= dataOut[25].DB_MAX_OUTPUT_PORT_TYPE
dataOut[26] <= dataOut[26].DB_MAX_OUTPUT_PORT_TYPE
dataOut[27] <= dataOut[27].DB_MAX_OUTPUT_PORT_TYPE
dataOut[28] <= dataOut[28].DB_MAX_OUTPUT_PORT_TYPE
dataOut[29] <= dataOut[29].DB_MAX_OUTPUT_PORT_TYPE
dataOut[30] <= dataOut[30].DB_MAX_OUTPUT_PORT_TYPE
dataOut[31] <= dataOut[31].DB_MAX_OUTPUT_PORT_TYPE
clk => clk.IN1
reset => reset.IN1
dataIn[0] => dataIn[0].IN1
dataIn[1] => dataIn[1].IN1
dataIn[2] => dataIn[2].IN1
dataIn[3] => dataIn[3].IN1
dataIn[4] => dataIn[4].IN1
dataIn[5] => dataIn[5].IN1
dataIn[6] => dataIn[6].IN1
dataIn[7] => dataIn[7].IN1
dataIn[8] => dataIn[8].IN1
dataIn[9] => dataIn[9].IN1
dataIn[10] => dataIn[10].IN1
dataIn[11] => dataIn[11].IN1
dataIn[12] => dataIn[12].IN1
dataIn[13] => dataIn[13].IN1
dataIn[14] => dataIn[14].IN1
dataIn[15] => dataIn[15].IN1
dataIn[16] => dataIn[16].IN1
dataIn[17] => dataIn[17].IN1
dataIn[18] => dataIn[18].IN1
dataIn[19] => dataIn[19].IN1
dataIn[20] => dataIn[20].IN1
dataIn[21] => dataIn[21].IN1
dataIn[22] => dataIn[22].IN1
dataIn[23] => dataIn[23].IN1
dataIn[24] => dataIn[24].IN1
dataIn[25] => dataIn[25].IN1
dataIn[26] => dataIn[26].IN1
dataIn[27] => dataIn[27].IN1
dataIn[28] => dataIn[28].IN1
dataIn[29] => dataIn[29].IN1
dataIn[30] => dataIn[30].IN1
dataIn[31] => dataIn[31].IN1
wr => wr.IN1


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[27].m|mux2_1:wrctrl
c[0] <= mux21[0].out.DB_MAX_OUTPUT_PORT_TYPE
c[1] <= mux21[1].out.DB_MAX_OUTPUT_PORT_TYPE
c[2] <= mux21[2].out.DB_MAX_OUTPUT_PORT_TYPE
c[3] <= mux21[3].out.DB_MAX_OUTPUT_PORT_TYPE
c[4] <= mux21[4].out.DB_MAX_OUTPUT_PORT_TYPE
c[5] <= mux21[5].out.DB_MAX_OUTPUT_PORT_TYPE
c[6] <= mux21[6].out.DB_MAX_OUTPUT_PORT_TYPE
c[7] <= mux21[7].out.DB_MAX_OUTPUT_PORT_TYPE
c[8] <= mux21[8].out.DB_MAX_OUTPUT_PORT_TYPE
c[9] <= mux21[9].out.DB_MAX_OUTPUT_PORT_TYPE
c[10] <= mux21[10].out.DB_MAX_OUTPUT_PORT_TYPE
c[11] <= mux21[11].out.DB_MAX_OUTPUT_PORT_TYPE
c[12] <= mux21[12].out.DB_MAX_OUTPUT_PORT_TYPE
c[13] <= mux21[13].out.DB_MAX_OUTPUT_PORT_TYPE
c[14] <= mux21[14].out.DB_MAX_OUTPUT_PORT_TYPE
c[15] <= mux21[15].out.DB_MAX_OUTPUT_PORT_TYPE
c[16] <= mux21[16].out.DB_MAX_OUTPUT_PORT_TYPE
c[17] <= mux21[17].out.DB_MAX_OUTPUT_PORT_TYPE
c[18] <= mux21[18].out.DB_MAX_OUTPUT_PORT_TYPE
c[19] <= mux21[19].out.DB_MAX_OUTPUT_PORT_TYPE
c[20] <= mux21[20].out.DB_MAX_OUTPUT_PORT_TYPE
c[21] <= mux21[21].out.DB_MAX_OUTPUT_PORT_TYPE
c[22] <= mux21[22].out.DB_MAX_OUTPUT_PORT_TYPE
c[23] <= mux21[23].out.DB_MAX_OUTPUT_PORT_TYPE
c[24] <= mux21[24].out.DB_MAX_OUTPUT_PORT_TYPE
c[25] <= mux21[25].out.DB_MAX_OUTPUT_PORT_TYPE
c[26] <= mux21[26].out.DB_MAX_OUTPUT_PORT_TYPE
c[27] <= mux21[27].out.DB_MAX_OUTPUT_PORT_TYPE
c[28] <= mux21[28].out.DB_MAX_OUTPUT_PORT_TYPE
c[29] <= mux21[29].out.DB_MAX_OUTPUT_PORT_TYPE
c[30] <= mux21[30].out.DB_MAX_OUTPUT_PORT_TYPE
c[31] <= mux21[31].out.DB_MAX_OUTPUT_PORT_TYPE
a[0] => mux21[0].a1.IN0
a[1] => mux21[1].a1.IN0
a[2] => mux21[2].a1.IN0
a[3] => mux21[3].a1.IN0
a[4] => mux21[4].a1.IN0
a[5] => mux21[5].a1.IN0
a[6] => mux21[6].a1.IN0
a[7] => mux21[7].a1.IN0
a[8] => mux21[8].a1.IN0
a[9] => mux21[9].a1.IN0
a[10] => mux21[10].a1.IN0
a[11] => mux21[11].a1.IN0
a[12] => mux21[12].a1.IN0
a[13] => mux21[13].a1.IN0
a[14] => mux21[14].a1.IN0
a[15] => mux21[15].a1.IN0
a[16] => mux21[16].a1.IN0
a[17] => mux21[17].a1.IN0
a[18] => mux21[18].a1.IN0
a[19] => mux21[19].a1.IN0
a[20] => mux21[20].a1.IN0
a[21] => mux21[21].a1.IN0
a[22] => mux21[22].a1.IN0
a[23] => mux21[23].a1.IN0
a[24] => mux21[24].a1.IN0
a[25] => mux21[25].a1.IN0
a[26] => mux21[26].a1.IN0
a[27] => mux21[27].a1.IN0
a[28] => mux21[28].a1.IN0
a[29] => mux21[29].a1.IN0
a[30] => mux21[30].a1.IN0
a[31] => mux21[31].a1.IN0
b[0] => mux21[0].a2.IN1
b[1] => mux21[1].a2.IN1
b[2] => mux21[2].a2.IN1
b[3] => mux21[3].a2.IN1
b[4] => mux21[4].a2.IN1
b[5] => mux21[5].a2.IN1
b[6] => mux21[6].a2.IN1
b[7] => mux21[7].a2.IN1
b[8] => mux21[8].a2.IN1
b[9] => mux21[9].a2.IN1
b[10] => mux21[10].a2.IN1
b[11] => mux21[11].a2.IN1
b[12] => mux21[12].a2.IN1
b[13] => mux21[13].a2.IN1
b[14] => mux21[14].a2.IN1
b[15] => mux21[15].a2.IN1
b[16] => mux21[16].a2.IN1
b[17] => mux21[17].a2.IN1
b[18] => mux21[18].a2.IN1
b[19] => mux21[19].a2.IN1
b[20] => mux21[20].a2.IN1
b[21] => mux21[21].a2.IN1
b[22] => mux21[22].a2.IN1
b[23] => mux21[23].a2.IN1
b[24] => mux21[24].a2.IN1
b[25] => mux21[25].a2.IN1
b[26] => mux21[26].a2.IN1
b[27] => mux21[27].a2.IN1
b[28] => mux21[28].a2.IN1
b[29] => mux21[29].a2.IN1
b[30] => mux21[30].a2.IN1
b[31] => mux21[31].a2.IN1
sel => n2.DATAIN
sel => mux21[0].a1.IN1
sel => mux21[1].a1.IN1
sel => mux21[2].a1.IN1
sel => mux21[3].a1.IN1
sel => mux21[4].a1.IN1
sel => mux21[5].a1.IN1
sel => mux21[6].a1.IN1
sel => mux21[7].a1.IN1
sel => mux21[8].a1.IN1
sel => mux21[9].a1.IN1
sel => mux21[10].a1.IN1
sel => mux21[11].a1.IN1
sel => mux21[12].a1.IN1
sel => mux21[13].a1.IN1
sel => mux21[14].a1.IN1
sel => mux21[15].a1.IN1
sel => mux21[16].a1.IN1
sel => mux21[17].a1.IN1
sel => mux21[18].a1.IN1
sel => mux21[19].a1.IN1
sel => mux21[20].a1.IN1
sel => mux21[21].a1.IN1
sel => mux21[22].a1.IN1
sel => mux21[23].a1.IN1
sel => mux21[24].a1.IN1
sel => mux21[25].a1.IN1
sel => mux21[26].a1.IN1
sel => mux21[27].a1.IN1
sel => mux21[28].a1.IN1
sel => mux21[29].a1.IN1
sel => mux21[30].a1.IN1
sel => mux21[31].a1.IN1


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[27].m|registerRow:rr
data[0] <= Dflipflop:df[0].d.port0
data[1] <= Dflipflop:df[1].d.port0
data[2] <= Dflipflop:df[2].d.port0
data[3] <= Dflipflop:df[3].d.port0
data[4] <= Dflipflop:df[4].d.port0
data[5] <= Dflipflop:df[5].d.port0
data[6] <= Dflipflop:df[6].d.port0
data[7] <= Dflipflop:df[7].d.port0
data[8] <= Dflipflop:df[8].d.port0
data[9] <= Dflipflop:df[9].d.port0
data[10] <= Dflipflop:df[10].d.port0
data[11] <= Dflipflop:df[11].d.port0
data[12] <= Dflipflop:df[12].d.port0
data[13] <= Dflipflop:df[13].d.port0
data[14] <= Dflipflop:df[14].d.port0
data[15] <= Dflipflop:df[15].d.port0
data[16] <= Dflipflop:df[16].d.port0
data[17] <= Dflipflop:df[17].d.port0
data[18] <= Dflipflop:df[18].d.port0
data[19] <= Dflipflop:df[19].d.port0
data[20] <= Dflipflop:df[20].d.port0
data[21] <= Dflipflop:df[21].d.port0
data[22] <= Dflipflop:df[22].d.port0
data[23] <= Dflipflop:df[23].d.port0
data[24] <= Dflipflop:df[24].d.port0
data[25] <= Dflipflop:df[25].d.port0
data[26] <= Dflipflop:df[26].d.port0
data[27] <= Dflipflop:df[27].d.port0
data[28] <= Dflipflop:df[28].d.port0
data[29] <= Dflipflop:df[29].d.port0
data[30] <= Dflipflop:df[30].d.port0
data[31] <= Dflipflop:df[31].d.port0
clk => clk.IN32
reset => reset.IN32
dataIn[0] => dataIn[0].IN1
dataIn[1] => dataIn[1].IN1
dataIn[2] => dataIn[2].IN1
dataIn[3] => dataIn[3].IN1
dataIn[4] => dataIn[4].IN1
dataIn[5] => dataIn[5].IN1
dataIn[6] => dataIn[6].IN1
dataIn[7] => dataIn[7].IN1
dataIn[8] => dataIn[8].IN1
dataIn[9] => dataIn[9].IN1
dataIn[10] => dataIn[10].IN1
dataIn[11] => dataIn[11].IN1
dataIn[12] => dataIn[12].IN1
dataIn[13] => dataIn[13].IN1
dataIn[14] => dataIn[14].IN1
dataIn[15] => dataIn[15].IN1
dataIn[16] => dataIn[16].IN1
dataIn[17] => dataIn[17].IN1
dataIn[18] => dataIn[18].IN1
dataIn[19] => dataIn[19].IN1
dataIn[20] => dataIn[20].IN1
dataIn[21] => dataIn[21].IN1
dataIn[22] => dataIn[22].IN1
dataIn[23] => dataIn[23].IN1
dataIn[24] => dataIn[24].IN1
dataIn[25] => dataIn[25].IN1
dataIn[26] => dataIn[26].IN1
dataIn[27] => dataIn[27].IN1
dataIn[28] => dataIn[28].IN1
dataIn[29] => dataIn[29].IN1
dataIn[30] => dataIn[30].IN1
dataIn[31] => dataIn[31].IN1


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[27].m|registerRow:rr|Dflipflop:df[0].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[27].m|registerRow:rr|Dflipflop:df[1].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[27].m|registerRow:rr|Dflipflop:df[2].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[27].m|registerRow:rr|Dflipflop:df[3].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[27].m|registerRow:rr|Dflipflop:df[4].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[27].m|registerRow:rr|Dflipflop:df[5].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[27].m|registerRow:rr|Dflipflop:df[6].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[27].m|registerRow:rr|Dflipflop:df[7].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[27].m|registerRow:rr|Dflipflop:df[8].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[27].m|registerRow:rr|Dflipflop:df[9].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[27].m|registerRow:rr|Dflipflop:df[10].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[27].m|registerRow:rr|Dflipflop:df[11].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[27].m|registerRow:rr|Dflipflop:df[12].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[27].m|registerRow:rr|Dflipflop:df[13].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[27].m|registerRow:rr|Dflipflop:df[14].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[27].m|registerRow:rr|Dflipflop:df[15].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[27].m|registerRow:rr|Dflipflop:df[16].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[27].m|registerRow:rr|Dflipflop:df[17].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[27].m|registerRow:rr|Dflipflop:df[18].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[27].m|registerRow:rr|Dflipflop:df[19].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[27].m|registerRow:rr|Dflipflop:df[20].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[27].m|registerRow:rr|Dflipflop:df[21].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[27].m|registerRow:rr|Dflipflop:df[22].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[27].m|registerRow:rr|Dflipflop:df[23].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[27].m|registerRow:rr|Dflipflop:df[24].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[27].m|registerRow:rr|Dflipflop:df[25].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[27].m|registerRow:rr|Dflipflop:df[26].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[27].m|registerRow:rr|Dflipflop:df[27].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[27].m|registerRow:rr|Dflipflop:df[28].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[27].m|registerRow:rr|Dflipflop:df[29].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[27].m|registerRow:rr|Dflipflop:df[30].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[27].m|registerRow:rr|Dflipflop:df[31].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[28].m
dataOut[0] <= dataOut[0].DB_MAX_OUTPUT_PORT_TYPE
dataOut[1] <= dataOut[1].DB_MAX_OUTPUT_PORT_TYPE
dataOut[2] <= dataOut[2].DB_MAX_OUTPUT_PORT_TYPE
dataOut[3] <= dataOut[3].DB_MAX_OUTPUT_PORT_TYPE
dataOut[4] <= dataOut[4].DB_MAX_OUTPUT_PORT_TYPE
dataOut[5] <= dataOut[5].DB_MAX_OUTPUT_PORT_TYPE
dataOut[6] <= dataOut[6].DB_MAX_OUTPUT_PORT_TYPE
dataOut[7] <= dataOut[7].DB_MAX_OUTPUT_PORT_TYPE
dataOut[8] <= dataOut[8].DB_MAX_OUTPUT_PORT_TYPE
dataOut[9] <= dataOut[9].DB_MAX_OUTPUT_PORT_TYPE
dataOut[10] <= dataOut[10].DB_MAX_OUTPUT_PORT_TYPE
dataOut[11] <= dataOut[11].DB_MAX_OUTPUT_PORT_TYPE
dataOut[12] <= dataOut[12].DB_MAX_OUTPUT_PORT_TYPE
dataOut[13] <= dataOut[13].DB_MAX_OUTPUT_PORT_TYPE
dataOut[14] <= dataOut[14].DB_MAX_OUTPUT_PORT_TYPE
dataOut[15] <= dataOut[15].DB_MAX_OUTPUT_PORT_TYPE
dataOut[16] <= dataOut[16].DB_MAX_OUTPUT_PORT_TYPE
dataOut[17] <= dataOut[17].DB_MAX_OUTPUT_PORT_TYPE
dataOut[18] <= dataOut[18].DB_MAX_OUTPUT_PORT_TYPE
dataOut[19] <= dataOut[19].DB_MAX_OUTPUT_PORT_TYPE
dataOut[20] <= dataOut[20].DB_MAX_OUTPUT_PORT_TYPE
dataOut[21] <= dataOut[21].DB_MAX_OUTPUT_PORT_TYPE
dataOut[22] <= dataOut[22].DB_MAX_OUTPUT_PORT_TYPE
dataOut[23] <= dataOut[23].DB_MAX_OUTPUT_PORT_TYPE
dataOut[24] <= dataOut[24].DB_MAX_OUTPUT_PORT_TYPE
dataOut[25] <= dataOut[25].DB_MAX_OUTPUT_PORT_TYPE
dataOut[26] <= dataOut[26].DB_MAX_OUTPUT_PORT_TYPE
dataOut[27] <= dataOut[27].DB_MAX_OUTPUT_PORT_TYPE
dataOut[28] <= dataOut[28].DB_MAX_OUTPUT_PORT_TYPE
dataOut[29] <= dataOut[29].DB_MAX_OUTPUT_PORT_TYPE
dataOut[30] <= dataOut[30].DB_MAX_OUTPUT_PORT_TYPE
dataOut[31] <= dataOut[31].DB_MAX_OUTPUT_PORT_TYPE
clk => clk.IN1
reset => reset.IN1
dataIn[0] => dataIn[0].IN1
dataIn[1] => dataIn[1].IN1
dataIn[2] => dataIn[2].IN1
dataIn[3] => dataIn[3].IN1
dataIn[4] => dataIn[4].IN1
dataIn[5] => dataIn[5].IN1
dataIn[6] => dataIn[6].IN1
dataIn[7] => dataIn[7].IN1
dataIn[8] => dataIn[8].IN1
dataIn[9] => dataIn[9].IN1
dataIn[10] => dataIn[10].IN1
dataIn[11] => dataIn[11].IN1
dataIn[12] => dataIn[12].IN1
dataIn[13] => dataIn[13].IN1
dataIn[14] => dataIn[14].IN1
dataIn[15] => dataIn[15].IN1
dataIn[16] => dataIn[16].IN1
dataIn[17] => dataIn[17].IN1
dataIn[18] => dataIn[18].IN1
dataIn[19] => dataIn[19].IN1
dataIn[20] => dataIn[20].IN1
dataIn[21] => dataIn[21].IN1
dataIn[22] => dataIn[22].IN1
dataIn[23] => dataIn[23].IN1
dataIn[24] => dataIn[24].IN1
dataIn[25] => dataIn[25].IN1
dataIn[26] => dataIn[26].IN1
dataIn[27] => dataIn[27].IN1
dataIn[28] => dataIn[28].IN1
dataIn[29] => dataIn[29].IN1
dataIn[30] => dataIn[30].IN1
dataIn[31] => dataIn[31].IN1
wr => wr.IN1


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[28].m|mux2_1:wrctrl
c[0] <= mux21[0].out.DB_MAX_OUTPUT_PORT_TYPE
c[1] <= mux21[1].out.DB_MAX_OUTPUT_PORT_TYPE
c[2] <= mux21[2].out.DB_MAX_OUTPUT_PORT_TYPE
c[3] <= mux21[3].out.DB_MAX_OUTPUT_PORT_TYPE
c[4] <= mux21[4].out.DB_MAX_OUTPUT_PORT_TYPE
c[5] <= mux21[5].out.DB_MAX_OUTPUT_PORT_TYPE
c[6] <= mux21[6].out.DB_MAX_OUTPUT_PORT_TYPE
c[7] <= mux21[7].out.DB_MAX_OUTPUT_PORT_TYPE
c[8] <= mux21[8].out.DB_MAX_OUTPUT_PORT_TYPE
c[9] <= mux21[9].out.DB_MAX_OUTPUT_PORT_TYPE
c[10] <= mux21[10].out.DB_MAX_OUTPUT_PORT_TYPE
c[11] <= mux21[11].out.DB_MAX_OUTPUT_PORT_TYPE
c[12] <= mux21[12].out.DB_MAX_OUTPUT_PORT_TYPE
c[13] <= mux21[13].out.DB_MAX_OUTPUT_PORT_TYPE
c[14] <= mux21[14].out.DB_MAX_OUTPUT_PORT_TYPE
c[15] <= mux21[15].out.DB_MAX_OUTPUT_PORT_TYPE
c[16] <= mux21[16].out.DB_MAX_OUTPUT_PORT_TYPE
c[17] <= mux21[17].out.DB_MAX_OUTPUT_PORT_TYPE
c[18] <= mux21[18].out.DB_MAX_OUTPUT_PORT_TYPE
c[19] <= mux21[19].out.DB_MAX_OUTPUT_PORT_TYPE
c[20] <= mux21[20].out.DB_MAX_OUTPUT_PORT_TYPE
c[21] <= mux21[21].out.DB_MAX_OUTPUT_PORT_TYPE
c[22] <= mux21[22].out.DB_MAX_OUTPUT_PORT_TYPE
c[23] <= mux21[23].out.DB_MAX_OUTPUT_PORT_TYPE
c[24] <= mux21[24].out.DB_MAX_OUTPUT_PORT_TYPE
c[25] <= mux21[25].out.DB_MAX_OUTPUT_PORT_TYPE
c[26] <= mux21[26].out.DB_MAX_OUTPUT_PORT_TYPE
c[27] <= mux21[27].out.DB_MAX_OUTPUT_PORT_TYPE
c[28] <= mux21[28].out.DB_MAX_OUTPUT_PORT_TYPE
c[29] <= mux21[29].out.DB_MAX_OUTPUT_PORT_TYPE
c[30] <= mux21[30].out.DB_MAX_OUTPUT_PORT_TYPE
c[31] <= mux21[31].out.DB_MAX_OUTPUT_PORT_TYPE
a[0] => mux21[0].a1.IN0
a[1] => mux21[1].a1.IN0
a[2] => mux21[2].a1.IN0
a[3] => mux21[3].a1.IN0
a[4] => mux21[4].a1.IN0
a[5] => mux21[5].a1.IN0
a[6] => mux21[6].a1.IN0
a[7] => mux21[7].a1.IN0
a[8] => mux21[8].a1.IN0
a[9] => mux21[9].a1.IN0
a[10] => mux21[10].a1.IN0
a[11] => mux21[11].a1.IN0
a[12] => mux21[12].a1.IN0
a[13] => mux21[13].a1.IN0
a[14] => mux21[14].a1.IN0
a[15] => mux21[15].a1.IN0
a[16] => mux21[16].a1.IN0
a[17] => mux21[17].a1.IN0
a[18] => mux21[18].a1.IN0
a[19] => mux21[19].a1.IN0
a[20] => mux21[20].a1.IN0
a[21] => mux21[21].a1.IN0
a[22] => mux21[22].a1.IN0
a[23] => mux21[23].a1.IN0
a[24] => mux21[24].a1.IN0
a[25] => mux21[25].a1.IN0
a[26] => mux21[26].a1.IN0
a[27] => mux21[27].a1.IN0
a[28] => mux21[28].a1.IN0
a[29] => mux21[29].a1.IN0
a[30] => mux21[30].a1.IN0
a[31] => mux21[31].a1.IN0
b[0] => mux21[0].a2.IN1
b[1] => mux21[1].a2.IN1
b[2] => mux21[2].a2.IN1
b[3] => mux21[3].a2.IN1
b[4] => mux21[4].a2.IN1
b[5] => mux21[5].a2.IN1
b[6] => mux21[6].a2.IN1
b[7] => mux21[7].a2.IN1
b[8] => mux21[8].a2.IN1
b[9] => mux21[9].a2.IN1
b[10] => mux21[10].a2.IN1
b[11] => mux21[11].a2.IN1
b[12] => mux21[12].a2.IN1
b[13] => mux21[13].a2.IN1
b[14] => mux21[14].a2.IN1
b[15] => mux21[15].a2.IN1
b[16] => mux21[16].a2.IN1
b[17] => mux21[17].a2.IN1
b[18] => mux21[18].a2.IN1
b[19] => mux21[19].a2.IN1
b[20] => mux21[20].a2.IN1
b[21] => mux21[21].a2.IN1
b[22] => mux21[22].a2.IN1
b[23] => mux21[23].a2.IN1
b[24] => mux21[24].a2.IN1
b[25] => mux21[25].a2.IN1
b[26] => mux21[26].a2.IN1
b[27] => mux21[27].a2.IN1
b[28] => mux21[28].a2.IN1
b[29] => mux21[29].a2.IN1
b[30] => mux21[30].a2.IN1
b[31] => mux21[31].a2.IN1
sel => n2.DATAIN
sel => mux21[0].a1.IN1
sel => mux21[1].a1.IN1
sel => mux21[2].a1.IN1
sel => mux21[3].a1.IN1
sel => mux21[4].a1.IN1
sel => mux21[5].a1.IN1
sel => mux21[6].a1.IN1
sel => mux21[7].a1.IN1
sel => mux21[8].a1.IN1
sel => mux21[9].a1.IN1
sel => mux21[10].a1.IN1
sel => mux21[11].a1.IN1
sel => mux21[12].a1.IN1
sel => mux21[13].a1.IN1
sel => mux21[14].a1.IN1
sel => mux21[15].a1.IN1
sel => mux21[16].a1.IN1
sel => mux21[17].a1.IN1
sel => mux21[18].a1.IN1
sel => mux21[19].a1.IN1
sel => mux21[20].a1.IN1
sel => mux21[21].a1.IN1
sel => mux21[22].a1.IN1
sel => mux21[23].a1.IN1
sel => mux21[24].a1.IN1
sel => mux21[25].a1.IN1
sel => mux21[26].a1.IN1
sel => mux21[27].a1.IN1
sel => mux21[28].a1.IN1
sel => mux21[29].a1.IN1
sel => mux21[30].a1.IN1
sel => mux21[31].a1.IN1


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[28].m|registerRow:rr
data[0] <= Dflipflop:df[0].d.port0
data[1] <= Dflipflop:df[1].d.port0
data[2] <= Dflipflop:df[2].d.port0
data[3] <= Dflipflop:df[3].d.port0
data[4] <= Dflipflop:df[4].d.port0
data[5] <= Dflipflop:df[5].d.port0
data[6] <= Dflipflop:df[6].d.port0
data[7] <= Dflipflop:df[7].d.port0
data[8] <= Dflipflop:df[8].d.port0
data[9] <= Dflipflop:df[9].d.port0
data[10] <= Dflipflop:df[10].d.port0
data[11] <= Dflipflop:df[11].d.port0
data[12] <= Dflipflop:df[12].d.port0
data[13] <= Dflipflop:df[13].d.port0
data[14] <= Dflipflop:df[14].d.port0
data[15] <= Dflipflop:df[15].d.port0
data[16] <= Dflipflop:df[16].d.port0
data[17] <= Dflipflop:df[17].d.port0
data[18] <= Dflipflop:df[18].d.port0
data[19] <= Dflipflop:df[19].d.port0
data[20] <= Dflipflop:df[20].d.port0
data[21] <= Dflipflop:df[21].d.port0
data[22] <= Dflipflop:df[22].d.port0
data[23] <= Dflipflop:df[23].d.port0
data[24] <= Dflipflop:df[24].d.port0
data[25] <= Dflipflop:df[25].d.port0
data[26] <= Dflipflop:df[26].d.port0
data[27] <= Dflipflop:df[27].d.port0
data[28] <= Dflipflop:df[28].d.port0
data[29] <= Dflipflop:df[29].d.port0
data[30] <= Dflipflop:df[30].d.port0
data[31] <= Dflipflop:df[31].d.port0
clk => clk.IN32
reset => reset.IN32
dataIn[0] => dataIn[0].IN1
dataIn[1] => dataIn[1].IN1
dataIn[2] => dataIn[2].IN1
dataIn[3] => dataIn[3].IN1
dataIn[4] => dataIn[4].IN1
dataIn[5] => dataIn[5].IN1
dataIn[6] => dataIn[6].IN1
dataIn[7] => dataIn[7].IN1
dataIn[8] => dataIn[8].IN1
dataIn[9] => dataIn[9].IN1
dataIn[10] => dataIn[10].IN1
dataIn[11] => dataIn[11].IN1
dataIn[12] => dataIn[12].IN1
dataIn[13] => dataIn[13].IN1
dataIn[14] => dataIn[14].IN1
dataIn[15] => dataIn[15].IN1
dataIn[16] => dataIn[16].IN1
dataIn[17] => dataIn[17].IN1
dataIn[18] => dataIn[18].IN1
dataIn[19] => dataIn[19].IN1
dataIn[20] => dataIn[20].IN1
dataIn[21] => dataIn[21].IN1
dataIn[22] => dataIn[22].IN1
dataIn[23] => dataIn[23].IN1
dataIn[24] => dataIn[24].IN1
dataIn[25] => dataIn[25].IN1
dataIn[26] => dataIn[26].IN1
dataIn[27] => dataIn[27].IN1
dataIn[28] => dataIn[28].IN1
dataIn[29] => dataIn[29].IN1
dataIn[30] => dataIn[30].IN1
dataIn[31] => dataIn[31].IN1


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[28].m|registerRow:rr|Dflipflop:df[0].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[28].m|registerRow:rr|Dflipflop:df[1].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[28].m|registerRow:rr|Dflipflop:df[2].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[28].m|registerRow:rr|Dflipflop:df[3].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[28].m|registerRow:rr|Dflipflop:df[4].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[28].m|registerRow:rr|Dflipflop:df[5].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[28].m|registerRow:rr|Dflipflop:df[6].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[28].m|registerRow:rr|Dflipflop:df[7].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[28].m|registerRow:rr|Dflipflop:df[8].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[28].m|registerRow:rr|Dflipflop:df[9].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[28].m|registerRow:rr|Dflipflop:df[10].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[28].m|registerRow:rr|Dflipflop:df[11].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[28].m|registerRow:rr|Dflipflop:df[12].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[28].m|registerRow:rr|Dflipflop:df[13].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[28].m|registerRow:rr|Dflipflop:df[14].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[28].m|registerRow:rr|Dflipflop:df[15].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[28].m|registerRow:rr|Dflipflop:df[16].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[28].m|registerRow:rr|Dflipflop:df[17].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[28].m|registerRow:rr|Dflipflop:df[18].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[28].m|registerRow:rr|Dflipflop:df[19].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[28].m|registerRow:rr|Dflipflop:df[20].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[28].m|registerRow:rr|Dflipflop:df[21].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[28].m|registerRow:rr|Dflipflop:df[22].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[28].m|registerRow:rr|Dflipflop:df[23].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[28].m|registerRow:rr|Dflipflop:df[24].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[28].m|registerRow:rr|Dflipflop:df[25].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[28].m|registerRow:rr|Dflipflop:df[26].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[28].m|registerRow:rr|Dflipflop:df[27].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[28].m|registerRow:rr|Dflipflop:df[28].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[28].m|registerRow:rr|Dflipflop:df[29].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[28].m|registerRow:rr|Dflipflop:df[30].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[28].m|registerRow:rr|Dflipflop:df[31].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[29].m
dataOut[0] <= dataOut[0].DB_MAX_OUTPUT_PORT_TYPE
dataOut[1] <= dataOut[1].DB_MAX_OUTPUT_PORT_TYPE
dataOut[2] <= dataOut[2].DB_MAX_OUTPUT_PORT_TYPE
dataOut[3] <= dataOut[3].DB_MAX_OUTPUT_PORT_TYPE
dataOut[4] <= dataOut[4].DB_MAX_OUTPUT_PORT_TYPE
dataOut[5] <= dataOut[5].DB_MAX_OUTPUT_PORT_TYPE
dataOut[6] <= dataOut[6].DB_MAX_OUTPUT_PORT_TYPE
dataOut[7] <= dataOut[7].DB_MAX_OUTPUT_PORT_TYPE
dataOut[8] <= dataOut[8].DB_MAX_OUTPUT_PORT_TYPE
dataOut[9] <= dataOut[9].DB_MAX_OUTPUT_PORT_TYPE
dataOut[10] <= dataOut[10].DB_MAX_OUTPUT_PORT_TYPE
dataOut[11] <= dataOut[11].DB_MAX_OUTPUT_PORT_TYPE
dataOut[12] <= dataOut[12].DB_MAX_OUTPUT_PORT_TYPE
dataOut[13] <= dataOut[13].DB_MAX_OUTPUT_PORT_TYPE
dataOut[14] <= dataOut[14].DB_MAX_OUTPUT_PORT_TYPE
dataOut[15] <= dataOut[15].DB_MAX_OUTPUT_PORT_TYPE
dataOut[16] <= dataOut[16].DB_MAX_OUTPUT_PORT_TYPE
dataOut[17] <= dataOut[17].DB_MAX_OUTPUT_PORT_TYPE
dataOut[18] <= dataOut[18].DB_MAX_OUTPUT_PORT_TYPE
dataOut[19] <= dataOut[19].DB_MAX_OUTPUT_PORT_TYPE
dataOut[20] <= dataOut[20].DB_MAX_OUTPUT_PORT_TYPE
dataOut[21] <= dataOut[21].DB_MAX_OUTPUT_PORT_TYPE
dataOut[22] <= dataOut[22].DB_MAX_OUTPUT_PORT_TYPE
dataOut[23] <= dataOut[23].DB_MAX_OUTPUT_PORT_TYPE
dataOut[24] <= dataOut[24].DB_MAX_OUTPUT_PORT_TYPE
dataOut[25] <= dataOut[25].DB_MAX_OUTPUT_PORT_TYPE
dataOut[26] <= dataOut[26].DB_MAX_OUTPUT_PORT_TYPE
dataOut[27] <= dataOut[27].DB_MAX_OUTPUT_PORT_TYPE
dataOut[28] <= dataOut[28].DB_MAX_OUTPUT_PORT_TYPE
dataOut[29] <= dataOut[29].DB_MAX_OUTPUT_PORT_TYPE
dataOut[30] <= dataOut[30].DB_MAX_OUTPUT_PORT_TYPE
dataOut[31] <= dataOut[31].DB_MAX_OUTPUT_PORT_TYPE
clk => clk.IN1
reset => reset.IN1
dataIn[0] => dataIn[0].IN1
dataIn[1] => dataIn[1].IN1
dataIn[2] => dataIn[2].IN1
dataIn[3] => dataIn[3].IN1
dataIn[4] => dataIn[4].IN1
dataIn[5] => dataIn[5].IN1
dataIn[6] => dataIn[6].IN1
dataIn[7] => dataIn[7].IN1
dataIn[8] => dataIn[8].IN1
dataIn[9] => dataIn[9].IN1
dataIn[10] => dataIn[10].IN1
dataIn[11] => dataIn[11].IN1
dataIn[12] => dataIn[12].IN1
dataIn[13] => dataIn[13].IN1
dataIn[14] => dataIn[14].IN1
dataIn[15] => dataIn[15].IN1
dataIn[16] => dataIn[16].IN1
dataIn[17] => dataIn[17].IN1
dataIn[18] => dataIn[18].IN1
dataIn[19] => dataIn[19].IN1
dataIn[20] => dataIn[20].IN1
dataIn[21] => dataIn[21].IN1
dataIn[22] => dataIn[22].IN1
dataIn[23] => dataIn[23].IN1
dataIn[24] => dataIn[24].IN1
dataIn[25] => dataIn[25].IN1
dataIn[26] => dataIn[26].IN1
dataIn[27] => dataIn[27].IN1
dataIn[28] => dataIn[28].IN1
dataIn[29] => dataIn[29].IN1
dataIn[30] => dataIn[30].IN1
dataIn[31] => dataIn[31].IN1
wr => wr.IN1


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[29].m|mux2_1:wrctrl
c[0] <= mux21[0].out.DB_MAX_OUTPUT_PORT_TYPE
c[1] <= mux21[1].out.DB_MAX_OUTPUT_PORT_TYPE
c[2] <= mux21[2].out.DB_MAX_OUTPUT_PORT_TYPE
c[3] <= mux21[3].out.DB_MAX_OUTPUT_PORT_TYPE
c[4] <= mux21[4].out.DB_MAX_OUTPUT_PORT_TYPE
c[5] <= mux21[5].out.DB_MAX_OUTPUT_PORT_TYPE
c[6] <= mux21[6].out.DB_MAX_OUTPUT_PORT_TYPE
c[7] <= mux21[7].out.DB_MAX_OUTPUT_PORT_TYPE
c[8] <= mux21[8].out.DB_MAX_OUTPUT_PORT_TYPE
c[9] <= mux21[9].out.DB_MAX_OUTPUT_PORT_TYPE
c[10] <= mux21[10].out.DB_MAX_OUTPUT_PORT_TYPE
c[11] <= mux21[11].out.DB_MAX_OUTPUT_PORT_TYPE
c[12] <= mux21[12].out.DB_MAX_OUTPUT_PORT_TYPE
c[13] <= mux21[13].out.DB_MAX_OUTPUT_PORT_TYPE
c[14] <= mux21[14].out.DB_MAX_OUTPUT_PORT_TYPE
c[15] <= mux21[15].out.DB_MAX_OUTPUT_PORT_TYPE
c[16] <= mux21[16].out.DB_MAX_OUTPUT_PORT_TYPE
c[17] <= mux21[17].out.DB_MAX_OUTPUT_PORT_TYPE
c[18] <= mux21[18].out.DB_MAX_OUTPUT_PORT_TYPE
c[19] <= mux21[19].out.DB_MAX_OUTPUT_PORT_TYPE
c[20] <= mux21[20].out.DB_MAX_OUTPUT_PORT_TYPE
c[21] <= mux21[21].out.DB_MAX_OUTPUT_PORT_TYPE
c[22] <= mux21[22].out.DB_MAX_OUTPUT_PORT_TYPE
c[23] <= mux21[23].out.DB_MAX_OUTPUT_PORT_TYPE
c[24] <= mux21[24].out.DB_MAX_OUTPUT_PORT_TYPE
c[25] <= mux21[25].out.DB_MAX_OUTPUT_PORT_TYPE
c[26] <= mux21[26].out.DB_MAX_OUTPUT_PORT_TYPE
c[27] <= mux21[27].out.DB_MAX_OUTPUT_PORT_TYPE
c[28] <= mux21[28].out.DB_MAX_OUTPUT_PORT_TYPE
c[29] <= mux21[29].out.DB_MAX_OUTPUT_PORT_TYPE
c[30] <= mux21[30].out.DB_MAX_OUTPUT_PORT_TYPE
c[31] <= mux21[31].out.DB_MAX_OUTPUT_PORT_TYPE
a[0] => mux21[0].a1.IN0
a[1] => mux21[1].a1.IN0
a[2] => mux21[2].a1.IN0
a[3] => mux21[3].a1.IN0
a[4] => mux21[4].a1.IN0
a[5] => mux21[5].a1.IN0
a[6] => mux21[6].a1.IN0
a[7] => mux21[7].a1.IN0
a[8] => mux21[8].a1.IN0
a[9] => mux21[9].a1.IN0
a[10] => mux21[10].a1.IN0
a[11] => mux21[11].a1.IN0
a[12] => mux21[12].a1.IN0
a[13] => mux21[13].a1.IN0
a[14] => mux21[14].a1.IN0
a[15] => mux21[15].a1.IN0
a[16] => mux21[16].a1.IN0
a[17] => mux21[17].a1.IN0
a[18] => mux21[18].a1.IN0
a[19] => mux21[19].a1.IN0
a[20] => mux21[20].a1.IN0
a[21] => mux21[21].a1.IN0
a[22] => mux21[22].a1.IN0
a[23] => mux21[23].a1.IN0
a[24] => mux21[24].a1.IN0
a[25] => mux21[25].a1.IN0
a[26] => mux21[26].a1.IN0
a[27] => mux21[27].a1.IN0
a[28] => mux21[28].a1.IN0
a[29] => mux21[29].a1.IN0
a[30] => mux21[30].a1.IN0
a[31] => mux21[31].a1.IN0
b[0] => mux21[0].a2.IN1
b[1] => mux21[1].a2.IN1
b[2] => mux21[2].a2.IN1
b[3] => mux21[3].a2.IN1
b[4] => mux21[4].a2.IN1
b[5] => mux21[5].a2.IN1
b[6] => mux21[6].a2.IN1
b[7] => mux21[7].a2.IN1
b[8] => mux21[8].a2.IN1
b[9] => mux21[9].a2.IN1
b[10] => mux21[10].a2.IN1
b[11] => mux21[11].a2.IN1
b[12] => mux21[12].a2.IN1
b[13] => mux21[13].a2.IN1
b[14] => mux21[14].a2.IN1
b[15] => mux21[15].a2.IN1
b[16] => mux21[16].a2.IN1
b[17] => mux21[17].a2.IN1
b[18] => mux21[18].a2.IN1
b[19] => mux21[19].a2.IN1
b[20] => mux21[20].a2.IN1
b[21] => mux21[21].a2.IN1
b[22] => mux21[22].a2.IN1
b[23] => mux21[23].a2.IN1
b[24] => mux21[24].a2.IN1
b[25] => mux21[25].a2.IN1
b[26] => mux21[26].a2.IN1
b[27] => mux21[27].a2.IN1
b[28] => mux21[28].a2.IN1
b[29] => mux21[29].a2.IN1
b[30] => mux21[30].a2.IN1
b[31] => mux21[31].a2.IN1
sel => n2.DATAIN
sel => mux21[0].a1.IN1
sel => mux21[1].a1.IN1
sel => mux21[2].a1.IN1
sel => mux21[3].a1.IN1
sel => mux21[4].a1.IN1
sel => mux21[5].a1.IN1
sel => mux21[6].a1.IN1
sel => mux21[7].a1.IN1
sel => mux21[8].a1.IN1
sel => mux21[9].a1.IN1
sel => mux21[10].a1.IN1
sel => mux21[11].a1.IN1
sel => mux21[12].a1.IN1
sel => mux21[13].a1.IN1
sel => mux21[14].a1.IN1
sel => mux21[15].a1.IN1
sel => mux21[16].a1.IN1
sel => mux21[17].a1.IN1
sel => mux21[18].a1.IN1
sel => mux21[19].a1.IN1
sel => mux21[20].a1.IN1
sel => mux21[21].a1.IN1
sel => mux21[22].a1.IN1
sel => mux21[23].a1.IN1
sel => mux21[24].a1.IN1
sel => mux21[25].a1.IN1
sel => mux21[26].a1.IN1
sel => mux21[27].a1.IN1
sel => mux21[28].a1.IN1
sel => mux21[29].a1.IN1
sel => mux21[30].a1.IN1
sel => mux21[31].a1.IN1


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[29].m|registerRow:rr
data[0] <= Dflipflop:df[0].d.port0
data[1] <= Dflipflop:df[1].d.port0
data[2] <= Dflipflop:df[2].d.port0
data[3] <= Dflipflop:df[3].d.port0
data[4] <= Dflipflop:df[4].d.port0
data[5] <= Dflipflop:df[5].d.port0
data[6] <= Dflipflop:df[6].d.port0
data[7] <= Dflipflop:df[7].d.port0
data[8] <= Dflipflop:df[8].d.port0
data[9] <= Dflipflop:df[9].d.port0
data[10] <= Dflipflop:df[10].d.port0
data[11] <= Dflipflop:df[11].d.port0
data[12] <= Dflipflop:df[12].d.port0
data[13] <= Dflipflop:df[13].d.port0
data[14] <= Dflipflop:df[14].d.port0
data[15] <= Dflipflop:df[15].d.port0
data[16] <= Dflipflop:df[16].d.port0
data[17] <= Dflipflop:df[17].d.port0
data[18] <= Dflipflop:df[18].d.port0
data[19] <= Dflipflop:df[19].d.port0
data[20] <= Dflipflop:df[20].d.port0
data[21] <= Dflipflop:df[21].d.port0
data[22] <= Dflipflop:df[22].d.port0
data[23] <= Dflipflop:df[23].d.port0
data[24] <= Dflipflop:df[24].d.port0
data[25] <= Dflipflop:df[25].d.port0
data[26] <= Dflipflop:df[26].d.port0
data[27] <= Dflipflop:df[27].d.port0
data[28] <= Dflipflop:df[28].d.port0
data[29] <= Dflipflop:df[29].d.port0
data[30] <= Dflipflop:df[30].d.port0
data[31] <= Dflipflop:df[31].d.port0
clk => clk.IN32
reset => reset.IN32
dataIn[0] => dataIn[0].IN1
dataIn[1] => dataIn[1].IN1
dataIn[2] => dataIn[2].IN1
dataIn[3] => dataIn[3].IN1
dataIn[4] => dataIn[4].IN1
dataIn[5] => dataIn[5].IN1
dataIn[6] => dataIn[6].IN1
dataIn[7] => dataIn[7].IN1
dataIn[8] => dataIn[8].IN1
dataIn[9] => dataIn[9].IN1
dataIn[10] => dataIn[10].IN1
dataIn[11] => dataIn[11].IN1
dataIn[12] => dataIn[12].IN1
dataIn[13] => dataIn[13].IN1
dataIn[14] => dataIn[14].IN1
dataIn[15] => dataIn[15].IN1
dataIn[16] => dataIn[16].IN1
dataIn[17] => dataIn[17].IN1
dataIn[18] => dataIn[18].IN1
dataIn[19] => dataIn[19].IN1
dataIn[20] => dataIn[20].IN1
dataIn[21] => dataIn[21].IN1
dataIn[22] => dataIn[22].IN1
dataIn[23] => dataIn[23].IN1
dataIn[24] => dataIn[24].IN1
dataIn[25] => dataIn[25].IN1
dataIn[26] => dataIn[26].IN1
dataIn[27] => dataIn[27].IN1
dataIn[28] => dataIn[28].IN1
dataIn[29] => dataIn[29].IN1
dataIn[30] => dataIn[30].IN1
dataIn[31] => dataIn[31].IN1


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[29].m|registerRow:rr|Dflipflop:df[0].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[29].m|registerRow:rr|Dflipflop:df[1].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[29].m|registerRow:rr|Dflipflop:df[2].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[29].m|registerRow:rr|Dflipflop:df[3].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[29].m|registerRow:rr|Dflipflop:df[4].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[29].m|registerRow:rr|Dflipflop:df[5].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[29].m|registerRow:rr|Dflipflop:df[6].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[29].m|registerRow:rr|Dflipflop:df[7].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[29].m|registerRow:rr|Dflipflop:df[8].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[29].m|registerRow:rr|Dflipflop:df[9].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[29].m|registerRow:rr|Dflipflop:df[10].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[29].m|registerRow:rr|Dflipflop:df[11].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[29].m|registerRow:rr|Dflipflop:df[12].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[29].m|registerRow:rr|Dflipflop:df[13].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[29].m|registerRow:rr|Dflipflop:df[14].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[29].m|registerRow:rr|Dflipflop:df[15].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[29].m|registerRow:rr|Dflipflop:df[16].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[29].m|registerRow:rr|Dflipflop:df[17].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[29].m|registerRow:rr|Dflipflop:df[18].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[29].m|registerRow:rr|Dflipflop:df[19].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[29].m|registerRow:rr|Dflipflop:df[20].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[29].m|registerRow:rr|Dflipflop:df[21].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[29].m|registerRow:rr|Dflipflop:df[22].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[29].m|registerRow:rr|Dflipflop:df[23].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[29].m|registerRow:rr|Dflipflop:df[24].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[29].m|registerRow:rr|Dflipflop:df[25].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[29].m|registerRow:rr|Dflipflop:df[26].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[29].m|registerRow:rr|Dflipflop:df[27].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[29].m|registerRow:rr|Dflipflop:df[28].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[29].m|registerRow:rr|Dflipflop:df[29].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[29].m|registerRow:rr|Dflipflop:df[30].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[29].m|registerRow:rr|Dflipflop:df[31].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[30].m
dataOut[0] <= dataOut[0].DB_MAX_OUTPUT_PORT_TYPE
dataOut[1] <= dataOut[1].DB_MAX_OUTPUT_PORT_TYPE
dataOut[2] <= dataOut[2].DB_MAX_OUTPUT_PORT_TYPE
dataOut[3] <= dataOut[3].DB_MAX_OUTPUT_PORT_TYPE
dataOut[4] <= dataOut[4].DB_MAX_OUTPUT_PORT_TYPE
dataOut[5] <= dataOut[5].DB_MAX_OUTPUT_PORT_TYPE
dataOut[6] <= dataOut[6].DB_MAX_OUTPUT_PORT_TYPE
dataOut[7] <= dataOut[7].DB_MAX_OUTPUT_PORT_TYPE
dataOut[8] <= dataOut[8].DB_MAX_OUTPUT_PORT_TYPE
dataOut[9] <= dataOut[9].DB_MAX_OUTPUT_PORT_TYPE
dataOut[10] <= dataOut[10].DB_MAX_OUTPUT_PORT_TYPE
dataOut[11] <= dataOut[11].DB_MAX_OUTPUT_PORT_TYPE
dataOut[12] <= dataOut[12].DB_MAX_OUTPUT_PORT_TYPE
dataOut[13] <= dataOut[13].DB_MAX_OUTPUT_PORT_TYPE
dataOut[14] <= dataOut[14].DB_MAX_OUTPUT_PORT_TYPE
dataOut[15] <= dataOut[15].DB_MAX_OUTPUT_PORT_TYPE
dataOut[16] <= dataOut[16].DB_MAX_OUTPUT_PORT_TYPE
dataOut[17] <= dataOut[17].DB_MAX_OUTPUT_PORT_TYPE
dataOut[18] <= dataOut[18].DB_MAX_OUTPUT_PORT_TYPE
dataOut[19] <= dataOut[19].DB_MAX_OUTPUT_PORT_TYPE
dataOut[20] <= dataOut[20].DB_MAX_OUTPUT_PORT_TYPE
dataOut[21] <= dataOut[21].DB_MAX_OUTPUT_PORT_TYPE
dataOut[22] <= dataOut[22].DB_MAX_OUTPUT_PORT_TYPE
dataOut[23] <= dataOut[23].DB_MAX_OUTPUT_PORT_TYPE
dataOut[24] <= dataOut[24].DB_MAX_OUTPUT_PORT_TYPE
dataOut[25] <= dataOut[25].DB_MAX_OUTPUT_PORT_TYPE
dataOut[26] <= dataOut[26].DB_MAX_OUTPUT_PORT_TYPE
dataOut[27] <= dataOut[27].DB_MAX_OUTPUT_PORT_TYPE
dataOut[28] <= dataOut[28].DB_MAX_OUTPUT_PORT_TYPE
dataOut[29] <= dataOut[29].DB_MAX_OUTPUT_PORT_TYPE
dataOut[30] <= dataOut[30].DB_MAX_OUTPUT_PORT_TYPE
dataOut[31] <= dataOut[31].DB_MAX_OUTPUT_PORT_TYPE
clk => clk.IN1
reset => reset.IN1
dataIn[0] => dataIn[0].IN1
dataIn[1] => dataIn[1].IN1
dataIn[2] => dataIn[2].IN1
dataIn[3] => dataIn[3].IN1
dataIn[4] => dataIn[4].IN1
dataIn[5] => dataIn[5].IN1
dataIn[6] => dataIn[6].IN1
dataIn[7] => dataIn[7].IN1
dataIn[8] => dataIn[8].IN1
dataIn[9] => dataIn[9].IN1
dataIn[10] => dataIn[10].IN1
dataIn[11] => dataIn[11].IN1
dataIn[12] => dataIn[12].IN1
dataIn[13] => dataIn[13].IN1
dataIn[14] => dataIn[14].IN1
dataIn[15] => dataIn[15].IN1
dataIn[16] => dataIn[16].IN1
dataIn[17] => dataIn[17].IN1
dataIn[18] => dataIn[18].IN1
dataIn[19] => dataIn[19].IN1
dataIn[20] => dataIn[20].IN1
dataIn[21] => dataIn[21].IN1
dataIn[22] => dataIn[22].IN1
dataIn[23] => dataIn[23].IN1
dataIn[24] => dataIn[24].IN1
dataIn[25] => dataIn[25].IN1
dataIn[26] => dataIn[26].IN1
dataIn[27] => dataIn[27].IN1
dataIn[28] => dataIn[28].IN1
dataIn[29] => dataIn[29].IN1
dataIn[30] => dataIn[30].IN1
dataIn[31] => dataIn[31].IN1
wr => wr.IN1


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[30].m|mux2_1:wrctrl
c[0] <= mux21[0].out.DB_MAX_OUTPUT_PORT_TYPE
c[1] <= mux21[1].out.DB_MAX_OUTPUT_PORT_TYPE
c[2] <= mux21[2].out.DB_MAX_OUTPUT_PORT_TYPE
c[3] <= mux21[3].out.DB_MAX_OUTPUT_PORT_TYPE
c[4] <= mux21[4].out.DB_MAX_OUTPUT_PORT_TYPE
c[5] <= mux21[5].out.DB_MAX_OUTPUT_PORT_TYPE
c[6] <= mux21[6].out.DB_MAX_OUTPUT_PORT_TYPE
c[7] <= mux21[7].out.DB_MAX_OUTPUT_PORT_TYPE
c[8] <= mux21[8].out.DB_MAX_OUTPUT_PORT_TYPE
c[9] <= mux21[9].out.DB_MAX_OUTPUT_PORT_TYPE
c[10] <= mux21[10].out.DB_MAX_OUTPUT_PORT_TYPE
c[11] <= mux21[11].out.DB_MAX_OUTPUT_PORT_TYPE
c[12] <= mux21[12].out.DB_MAX_OUTPUT_PORT_TYPE
c[13] <= mux21[13].out.DB_MAX_OUTPUT_PORT_TYPE
c[14] <= mux21[14].out.DB_MAX_OUTPUT_PORT_TYPE
c[15] <= mux21[15].out.DB_MAX_OUTPUT_PORT_TYPE
c[16] <= mux21[16].out.DB_MAX_OUTPUT_PORT_TYPE
c[17] <= mux21[17].out.DB_MAX_OUTPUT_PORT_TYPE
c[18] <= mux21[18].out.DB_MAX_OUTPUT_PORT_TYPE
c[19] <= mux21[19].out.DB_MAX_OUTPUT_PORT_TYPE
c[20] <= mux21[20].out.DB_MAX_OUTPUT_PORT_TYPE
c[21] <= mux21[21].out.DB_MAX_OUTPUT_PORT_TYPE
c[22] <= mux21[22].out.DB_MAX_OUTPUT_PORT_TYPE
c[23] <= mux21[23].out.DB_MAX_OUTPUT_PORT_TYPE
c[24] <= mux21[24].out.DB_MAX_OUTPUT_PORT_TYPE
c[25] <= mux21[25].out.DB_MAX_OUTPUT_PORT_TYPE
c[26] <= mux21[26].out.DB_MAX_OUTPUT_PORT_TYPE
c[27] <= mux21[27].out.DB_MAX_OUTPUT_PORT_TYPE
c[28] <= mux21[28].out.DB_MAX_OUTPUT_PORT_TYPE
c[29] <= mux21[29].out.DB_MAX_OUTPUT_PORT_TYPE
c[30] <= mux21[30].out.DB_MAX_OUTPUT_PORT_TYPE
c[31] <= mux21[31].out.DB_MAX_OUTPUT_PORT_TYPE
a[0] => mux21[0].a1.IN0
a[1] => mux21[1].a1.IN0
a[2] => mux21[2].a1.IN0
a[3] => mux21[3].a1.IN0
a[4] => mux21[4].a1.IN0
a[5] => mux21[5].a1.IN0
a[6] => mux21[6].a1.IN0
a[7] => mux21[7].a1.IN0
a[8] => mux21[8].a1.IN0
a[9] => mux21[9].a1.IN0
a[10] => mux21[10].a1.IN0
a[11] => mux21[11].a1.IN0
a[12] => mux21[12].a1.IN0
a[13] => mux21[13].a1.IN0
a[14] => mux21[14].a1.IN0
a[15] => mux21[15].a1.IN0
a[16] => mux21[16].a1.IN0
a[17] => mux21[17].a1.IN0
a[18] => mux21[18].a1.IN0
a[19] => mux21[19].a1.IN0
a[20] => mux21[20].a1.IN0
a[21] => mux21[21].a1.IN0
a[22] => mux21[22].a1.IN0
a[23] => mux21[23].a1.IN0
a[24] => mux21[24].a1.IN0
a[25] => mux21[25].a1.IN0
a[26] => mux21[26].a1.IN0
a[27] => mux21[27].a1.IN0
a[28] => mux21[28].a1.IN0
a[29] => mux21[29].a1.IN0
a[30] => mux21[30].a1.IN0
a[31] => mux21[31].a1.IN0
b[0] => mux21[0].a2.IN1
b[1] => mux21[1].a2.IN1
b[2] => mux21[2].a2.IN1
b[3] => mux21[3].a2.IN1
b[4] => mux21[4].a2.IN1
b[5] => mux21[5].a2.IN1
b[6] => mux21[6].a2.IN1
b[7] => mux21[7].a2.IN1
b[8] => mux21[8].a2.IN1
b[9] => mux21[9].a2.IN1
b[10] => mux21[10].a2.IN1
b[11] => mux21[11].a2.IN1
b[12] => mux21[12].a2.IN1
b[13] => mux21[13].a2.IN1
b[14] => mux21[14].a2.IN1
b[15] => mux21[15].a2.IN1
b[16] => mux21[16].a2.IN1
b[17] => mux21[17].a2.IN1
b[18] => mux21[18].a2.IN1
b[19] => mux21[19].a2.IN1
b[20] => mux21[20].a2.IN1
b[21] => mux21[21].a2.IN1
b[22] => mux21[22].a2.IN1
b[23] => mux21[23].a2.IN1
b[24] => mux21[24].a2.IN1
b[25] => mux21[25].a2.IN1
b[26] => mux21[26].a2.IN1
b[27] => mux21[27].a2.IN1
b[28] => mux21[28].a2.IN1
b[29] => mux21[29].a2.IN1
b[30] => mux21[30].a2.IN1
b[31] => mux21[31].a2.IN1
sel => n2.DATAIN
sel => mux21[0].a1.IN1
sel => mux21[1].a1.IN1
sel => mux21[2].a1.IN1
sel => mux21[3].a1.IN1
sel => mux21[4].a1.IN1
sel => mux21[5].a1.IN1
sel => mux21[6].a1.IN1
sel => mux21[7].a1.IN1
sel => mux21[8].a1.IN1
sel => mux21[9].a1.IN1
sel => mux21[10].a1.IN1
sel => mux21[11].a1.IN1
sel => mux21[12].a1.IN1
sel => mux21[13].a1.IN1
sel => mux21[14].a1.IN1
sel => mux21[15].a1.IN1
sel => mux21[16].a1.IN1
sel => mux21[17].a1.IN1
sel => mux21[18].a1.IN1
sel => mux21[19].a1.IN1
sel => mux21[20].a1.IN1
sel => mux21[21].a1.IN1
sel => mux21[22].a1.IN1
sel => mux21[23].a1.IN1
sel => mux21[24].a1.IN1
sel => mux21[25].a1.IN1
sel => mux21[26].a1.IN1
sel => mux21[27].a1.IN1
sel => mux21[28].a1.IN1
sel => mux21[29].a1.IN1
sel => mux21[30].a1.IN1
sel => mux21[31].a1.IN1


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[30].m|registerRow:rr
data[0] <= Dflipflop:df[0].d.port0
data[1] <= Dflipflop:df[1].d.port0
data[2] <= Dflipflop:df[2].d.port0
data[3] <= Dflipflop:df[3].d.port0
data[4] <= Dflipflop:df[4].d.port0
data[5] <= Dflipflop:df[5].d.port0
data[6] <= Dflipflop:df[6].d.port0
data[7] <= Dflipflop:df[7].d.port0
data[8] <= Dflipflop:df[8].d.port0
data[9] <= Dflipflop:df[9].d.port0
data[10] <= Dflipflop:df[10].d.port0
data[11] <= Dflipflop:df[11].d.port0
data[12] <= Dflipflop:df[12].d.port0
data[13] <= Dflipflop:df[13].d.port0
data[14] <= Dflipflop:df[14].d.port0
data[15] <= Dflipflop:df[15].d.port0
data[16] <= Dflipflop:df[16].d.port0
data[17] <= Dflipflop:df[17].d.port0
data[18] <= Dflipflop:df[18].d.port0
data[19] <= Dflipflop:df[19].d.port0
data[20] <= Dflipflop:df[20].d.port0
data[21] <= Dflipflop:df[21].d.port0
data[22] <= Dflipflop:df[22].d.port0
data[23] <= Dflipflop:df[23].d.port0
data[24] <= Dflipflop:df[24].d.port0
data[25] <= Dflipflop:df[25].d.port0
data[26] <= Dflipflop:df[26].d.port0
data[27] <= Dflipflop:df[27].d.port0
data[28] <= Dflipflop:df[28].d.port0
data[29] <= Dflipflop:df[29].d.port0
data[30] <= Dflipflop:df[30].d.port0
data[31] <= Dflipflop:df[31].d.port0
clk => clk.IN32
reset => reset.IN32
dataIn[0] => dataIn[0].IN1
dataIn[1] => dataIn[1].IN1
dataIn[2] => dataIn[2].IN1
dataIn[3] => dataIn[3].IN1
dataIn[4] => dataIn[4].IN1
dataIn[5] => dataIn[5].IN1
dataIn[6] => dataIn[6].IN1
dataIn[7] => dataIn[7].IN1
dataIn[8] => dataIn[8].IN1
dataIn[9] => dataIn[9].IN1
dataIn[10] => dataIn[10].IN1
dataIn[11] => dataIn[11].IN1
dataIn[12] => dataIn[12].IN1
dataIn[13] => dataIn[13].IN1
dataIn[14] => dataIn[14].IN1
dataIn[15] => dataIn[15].IN1
dataIn[16] => dataIn[16].IN1
dataIn[17] => dataIn[17].IN1
dataIn[18] => dataIn[18].IN1
dataIn[19] => dataIn[19].IN1
dataIn[20] => dataIn[20].IN1
dataIn[21] => dataIn[21].IN1
dataIn[22] => dataIn[22].IN1
dataIn[23] => dataIn[23].IN1
dataIn[24] => dataIn[24].IN1
dataIn[25] => dataIn[25].IN1
dataIn[26] => dataIn[26].IN1
dataIn[27] => dataIn[27].IN1
dataIn[28] => dataIn[28].IN1
dataIn[29] => dataIn[29].IN1
dataIn[30] => dataIn[30].IN1
dataIn[31] => dataIn[31].IN1


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[30].m|registerRow:rr|Dflipflop:df[0].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[30].m|registerRow:rr|Dflipflop:df[1].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[30].m|registerRow:rr|Dflipflop:df[2].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[30].m|registerRow:rr|Dflipflop:df[3].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[30].m|registerRow:rr|Dflipflop:df[4].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[30].m|registerRow:rr|Dflipflop:df[5].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[30].m|registerRow:rr|Dflipflop:df[6].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[30].m|registerRow:rr|Dflipflop:df[7].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[30].m|registerRow:rr|Dflipflop:df[8].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[30].m|registerRow:rr|Dflipflop:df[9].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[30].m|registerRow:rr|Dflipflop:df[10].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[30].m|registerRow:rr|Dflipflop:df[11].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[30].m|registerRow:rr|Dflipflop:df[12].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[30].m|registerRow:rr|Dflipflop:df[13].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[30].m|registerRow:rr|Dflipflop:df[14].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[30].m|registerRow:rr|Dflipflop:df[15].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[30].m|registerRow:rr|Dflipflop:df[16].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[30].m|registerRow:rr|Dflipflop:df[17].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[30].m|registerRow:rr|Dflipflop:df[18].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[30].m|registerRow:rr|Dflipflop:df[19].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[30].m|registerRow:rr|Dflipflop:df[20].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[30].m|registerRow:rr|Dflipflop:df[21].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[30].m|registerRow:rr|Dflipflop:df[22].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[30].m|registerRow:rr|Dflipflop:df[23].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[30].m|registerRow:rr|Dflipflop:df[24].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[30].m|registerRow:rr|Dflipflop:df[25].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[30].m|registerRow:rr|Dflipflop:df[26].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[30].m|registerRow:rr|Dflipflop:df[27].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[30].m|registerRow:rr|Dflipflop:df[28].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[30].m|registerRow:rr|Dflipflop:df[29].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[30].m|registerRow:rr|Dflipflop:df[30].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[30].m|registerRow:rr|Dflipflop:df[31].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[31].m
dataOut[0] <= dataOut[0].DB_MAX_OUTPUT_PORT_TYPE
dataOut[1] <= dataOut[1].DB_MAX_OUTPUT_PORT_TYPE
dataOut[2] <= dataOut[2].DB_MAX_OUTPUT_PORT_TYPE
dataOut[3] <= dataOut[3].DB_MAX_OUTPUT_PORT_TYPE
dataOut[4] <= dataOut[4].DB_MAX_OUTPUT_PORT_TYPE
dataOut[5] <= dataOut[5].DB_MAX_OUTPUT_PORT_TYPE
dataOut[6] <= dataOut[6].DB_MAX_OUTPUT_PORT_TYPE
dataOut[7] <= dataOut[7].DB_MAX_OUTPUT_PORT_TYPE
dataOut[8] <= dataOut[8].DB_MAX_OUTPUT_PORT_TYPE
dataOut[9] <= dataOut[9].DB_MAX_OUTPUT_PORT_TYPE
dataOut[10] <= dataOut[10].DB_MAX_OUTPUT_PORT_TYPE
dataOut[11] <= dataOut[11].DB_MAX_OUTPUT_PORT_TYPE
dataOut[12] <= dataOut[12].DB_MAX_OUTPUT_PORT_TYPE
dataOut[13] <= dataOut[13].DB_MAX_OUTPUT_PORT_TYPE
dataOut[14] <= dataOut[14].DB_MAX_OUTPUT_PORT_TYPE
dataOut[15] <= dataOut[15].DB_MAX_OUTPUT_PORT_TYPE
dataOut[16] <= dataOut[16].DB_MAX_OUTPUT_PORT_TYPE
dataOut[17] <= dataOut[17].DB_MAX_OUTPUT_PORT_TYPE
dataOut[18] <= dataOut[18].DB_MAX_OUTPUT_PORT_TYPE
dataOut[19] <= dataOut[19].DB_MAX_OUTPUT_PORT_TYPE
dataOut[20] <= dataOut[20].DB_MAX_OUTPUT_PORT_TYPE
dataOut[21] <= dataOut[21].DB_MAX_OUTPUT_PORT_TYPE
dataOut[22] <= dataOut[22].DB_MAX_OUTPUT_PORT_TYPE
dataOut[23] <= dataOut[23].DB_MAX_OUTPUT_PORT_TYPE
dataOut[24] <= dataOut[24].DB_MAX_OUTPUT_PORT_TYPE
dataOut[25] <= dataOut[25].DB_MAX_OUTPUT_PORT_TYPE
dataOut[26] <= dataOut[26].DB_MAX_OUTPUT_PORT_TYPE
dataOut[27] <= dataOut[27].DB_MAX_OUTPUT_PORT_TYPE
dataOut[28] <= dataOut[28].DB_MAX_OUTPUT_PORT_TYPE
dataOut[29] <= dataOut[29].DB_MAX_OUTPUT_PORT_TYPE
dataOut[30] <= dataOut[30].DB_MAX_OUTPUT_PORT_TYPE
dataOut[31] <= dataOut[31].DB_MAX_OUTPUT_PORT_TYPE
clk => clk.IN1
reset => reset.IN1
dataIn[0] => dataIn[0].IN1
dataIn[1] => dataIn[1].IN1
dataIn[2] => dataIn[2].IN1
dataIn[3] => dataIn[3].IN1
dataIn[4] => dataIn[4].IN1
dataIn[5] => dataIn[5].IN1
dataIn[6] => dataIn[6].IN1
dataIn[7] => dataIn[7].IN1
dataIn[8] => dataIn[8].IN1
dataIn[9] => dataIn[9].IN1
dataIn[10] => dataIn[10].IN1
dataIn[11] => dataIn[11].IN1
dataIn[12] => dataIn[12].IN1
dataIn[13] => dataIn[13].IN1
dataIn[14] => dataIn[14].IN1
dataIn[15] => dataIn[15].IN1
dataIn[16] => dataIn[16].IN1
dataIn[17] => dataIn[17].IN1
dataIn[18] => dataIn[18].IN1
dataIn[19] => dataIn[19].IN1
dataIn[20] => dataIn[20].IN1
dataIn[21] => dataIn[21].IN1
dataIn[22] => dataIn[22].IN1
dataIn[23] => dataIn[23].IN1
dataIn[24] => dataIn[24].IN1
dataIn[25] => dataIn[25].IN1
dataIn[26] => dataIn[26].IN1
dataIn[27] => dataIn[27].IN1
dataIn[28] => dataIn[28].IN1
dataIn[29] => dataIn[29].IN1
dataIn[30] => dataIn[30].IN1
dataIn[31] => dataIn[31].IN1
wr => wr.IN1


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[31].m|mux2_1:wrctrl
c[0] <= mux21[0].out.DB_MAX_OUTPUT_PORT_TYPE
c[1] <= mux21[1].out.DB_MAX_OUTPUT_PORT_TYPE
c[2] <= mux21[2].out.DB_MAX_OUTPUT_PORT_TYPE
c[3] <= mux21[3].out.DB_MAX_OUTPUT_PORT_TYPE
c[4] <= mux21[4].out.DB_MAX_OUTPUT_PORT_TYPE
c[5] <= mux21[5].out.DB_MAX_OUTPUT_PORT_TYPE
c[6] <= mux21[6].out.DB_MAX_OUTPUT_PORT_TYPE
c[7] <= mux21[7].out.DB_MAX_OUTPUT_PORT_TYPE
c[8] <= mux21[8].out.DB_MAX_OUTPUT_PORT_TYPE
c[9] <= mux21[9].out.DB_MAX_OUTPUT_PORT_TYPE
c[10] <= mux21[10].out.DB_MAX_OUTPUT_PORT_TYPE
c[11] <= mux21[11].out.DB_MAX_OUTPUT_PORT_TYPE
c[12] <= mux21[12].out.DB_MAX_OUTPUT_PORT_TYPE
c[13] <= mux21[13].out.DB_MAX_OUTPUT_PORT_TYPE
c[14] <= mux21[14].out.DB_MAX_OUTPUT_PORT_TYPE
c[15] <= mux21[15].out.DB_MAX_OUTPUT_PORT_TYPE
c[16] <= mux21[16].out.DB_MAX_OUTPUT_PORT_TYPE
c[17] <= mux21[17].out.DB_MAX_OUTPUT_PORT_TYPE
c[18] <= mux21[18].out.DB_MAX_OUTPUT_PORT_TYPE
c[19] <= mux21[19].out.DB_MAX_OUTPUT_PORT_TYPE
c[20] <= mux21[20].out.DB_MAX_OUTPUT_PORT_TYPE
c[21] <= mux21[21].out.DB_MAX_OUTPUT_PORT_TYPE
c[22] <= mux21[22].out.DB_MAX_OUTPUT_PORT_TYPE
c[23] <= mux21[23].out.DB_MAX_OUTPUT_PORT_TYPE
c[24] <= mux21[24].out.DB_MAX_OUTPUT_PORT_TYPE
c[25] <= mux21[25].out.DB_MAX_OUTPUT_PORT_TYPE
c[26] <= mux21[26].out.DB_MAX_OUTPUT_PORT_TYPE
c[27] <= mux21[27].out.DB_MAX_OUTPUT_PORT_TYPE
c[28] <= mux21[28].out.DB_MAX_OUTPUT_PORT_TYPE
c[29] <= mux21[29].out.DB_MAX_OUTPUT_PORT_TYPE
c[30] <= mux21[30].out.DB_MAX_OUTPUT_PORT_TYPE
c[31] <= mux21[31].out.DB_MAX_OUTPUT_PORT_TYPE
a[0] => mux21[0].a1.IN0
a[1] => mux21[1].a1.IN0
a[2] => mux21[2].a1.IN0
a[3] => mux21[3].a1.IN0
a[4] => mux21[4].a1.IN0
a[5] => mux21[5].a1.IN0
a[6] => mux21[6].a1.IN0
a[7] => mux21[7].a1.IN0
a[8] => mux21[8].a1.IN0
a[9] => mux21[9].a1.IN0
a[10] => mux21[10].a1.IN0
a[11] => mux21[11].a1.IN0
a[12] => mux21[12].a1.IN0
a[13] => mux21[13].a1.IN0
a[14] => mux21[14].a1.IN0
a[15] => mux21[15].a1.IN0
a[16] => mux21[16].a1.IN0
a[17] => mux21[17].a1.IN0
a[18] => mux21[18].a1.IN0
a[19] => mux21[19].a1.IN0
a[20] => mux21[20].a1.IN0
a[21] => mux21[21].a1.IN0
a[22] => mux21[22].a1.IN0
a[23] => mux21[23].a1.IN0
a[24] => mux21[24].a1.IN0
a[25] => mux21[25].a1.IN0
a[26] => mux21[26].a1.IN0
a[27] => mux21[27].a1.IN0
a[28] => mux21[28].a1.IN0
a[29] => mux21[29].a1.IN0
a[30] => mux21[30].a1.IN0
a[31] => mux21[31].a1.IN0
b[0] => mux21[0].a2.IN1
b[1] => mux21[1].a2.IN1
b[2] => mux21[2].a2.IN1
b[3] => mux21[3].a2.IN1
b[4] => mux21[4].a2.IN1
b[5] => mux21[5].a2.IN1
b[6] => mux21[6].a2.IN1
b[7] => mux21[7].a2.IN1
b[8] => mux21[8].a2.IN1
b[9] => mux21[9].a2.IN1
b[10] => mux21[10].a2.IN1
b[11] => mux21[11].a2.IN1
b[12] => mux21[12].a2.IN1
b[13] => mux21[13].a2.IN1
b[14] => mux21[14].a2.IN1
b[15] => mux21[15].a2.IN1
b[16] => mux21[16].a2.IN1
b[17] => mux21[17].a2.IN1
b[18] => mux21[18].a2.IN1
b[19] => mux21[19].a2.IN1
b[20] => mux21[20].a2.IN1
b[21] => mux21[21].a2.IN1
b[22] => mux21[22].a2.IN1
b[23] => mux21[23].a2.IN1
b[24] => mux21[24].a2.IN1
b[25] => mux21[25].a2.IN1
b[26] => mux21[26].a2.IN1
b[27] => mux21[27].a2.IN1
b[28] => mux21[28].a2.IN1
b[29] => mux21[29].a2.IN1
b[30] => mux21[30].a2.IN1
b[31] => mux21[31].a2.IN1
sel => n2.DATAIN
sel => mux21[0].a1.IN1
sel => mux21[1].a1.IN1
sel => mux21[2].a1.IN1
sel => mux21[3].a1.IN1
sel => mux21[4].a1.IN1
sel => mux21[5].a1.IN1
sel => mux21[6].a1.IN1
sel => mux21[7].a1.IN1
sel => mux21[8].a1.IN1
sel => mux21[9].a1.IN1
sel => mux21[10].a1.IN1
sel => mux21[11].a1.IN1
sel => mux21[12].a1.IN1
sel => mux21[13].a1.IN1
sel => mux21[14].a1.IN1
sel => mux21[15].a1.IN1
sel => mux21[16].a1.IN1
sel => mux21[17].a1.IN1
sel => mux21[18].a1.IN1
sel => mux21[19].a1.IN1
sel => mux21[20].a1.IN1
sel => mux21[21].a1.IN1
sel => mux21[22].a1.IN1
sel => mux21[23].a1.IN1
sel => mux21[24].a1.IN1
sel => mux21[25].a1.IN1
sel => mux21[26].a1.IN1
sel => mux21[27].a1.IN1
sel => mux21[28].a1.IN1
sel => mux21[29].a1.IN1
sel => mux21[30].a1.IN1
sel => mux21[31].a1.IN1


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[31].m|registerRow:rr
data[0] <= Dflipflop:df[0].d.port0
data[1] <= Dflipflop:df[1].d.port0
data[2] <= Dflipflop:df[2].d.port0
data[3] <= Dflipflop:df[3].d.port0
data[4] <= Dflipflop:df[4].d.port0
data[5] <= Dflipflop:df[5].d.port0
data[6] <= Dflipflop:df[6].d.port0
data[7] <= Dflipflop:df[7].d.port0
data[8] <= Dflipflop:df[8].d.port0
data[9] <= Dflipflop:df[9].d.port0
data[10] <= Dflipflop:df[10].d.port0
data[11] <= Dflipflop:df[11].d.port0
data[12] <= Dflipflop:df[12].d.port0
data[13] <= Dflipflop:df[13].d.port0
data[14] <= Dflipflop:df[14].d.port0
data[15] <= Dflipflop:df[15].d.port0
data[16] <= Dflipflop:df[16].d.port0
data[17] <= Dflipflop:df[17].d.port0
data[18] <= Dflipflop:df[18].d.port0
data[19] <= Dflipflop:df[19].d.port0
data[20] <= Dflipflop:df[20].d.port0
data[21] <= Dflipflop:df[21].d.port0
data[22] <= Dflipflop:df[22].d.port0
data[23] <= Dflipflop:df[23].d.port0
data[24] <= Dflipflop:df[24].d.port0
data[25] <= Dflipflop:df[25].d.port0
data[26] <= Dflipflop:df[26].d.port0
data[27] <= Dflipflop:df[27].d.port0
data[28] <= Dflipflop:df[28].d.port0
data[29] <= Dflipflop:df[29].d.port0
data[30] <= Dflipflop:df[30].d.port0
data[31] <= Dflipflop:df[31].d.port0
clk => clk.IN32
reset => reset.IN32
dataIn[0] => dataIn[0].IN1
dataIn[1] => dataIn[1].IN1
dataIn[2] => dataIn[2].IN1
dataIn[3] => dataIn[3].IN1
dataIn[4] => dataIn[4].IN1
dataIn[5] => dataIn[5].IN1
dataIn[6] => dataIn[6].IN1
dataIn[7] => dataIn[7].IN1
dataIn[8] => dataIn[8].IN1
dataIn[9] => dataIn[9].IN1
dataIn[10] => dataIn[10].IN1
dataIn[11] => dataIn[11].IN1
dataIn[12] => dataIn[12].IN1
dataIn[13] => dataIn[13].IN1
dataIn[14] => dataIn[14].IN1
dataIn[15] => dataIn[15].IN1
dataIn[16] => dataIn[16].IN1
dataIn[17] => dataIn[17].IN1
dataIn[18] => dataIn[18].IN1
dataIn[19] => dataIn[19].IN1
dataIn[20] => dataIn[20].IN1
dataIn[21] => dataIn[21].IN1
dataIn[22] => dataIn[22].IN1
dataIn[23] => dataIn[23].IN1
dataIn[24] => dataIn[24].IN1
dataIn[25] => dataIn[25].IN1
dataIn[26] => dataIn[26].IN1
dataIn[27] => dataIn[27].IN1
dataIn[28] => dataIn[28].IN1
dataIn[29] => dataIn[29].IN1
dataIn[30] => dataIn[30].IN1
dataIn[31] => dataIn[31].IN1


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[31].m|registerRow:rr|Dflipflop:df[0].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[31].m|registerRow:rr|Dflipflop:df[1].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[31].m|registerRow:rr|Dflipflop:df[2].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[31].m|registerRow:rr|Dflipflop:df[3].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[31].m|registerRow:rr|Dflipflop:df[4].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[31].m|registerRow:rr|Dflipflop:df[5].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[31].m|registerRow:rr|Dflipflop:df[6].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[31].m|registerRow:rr|Dflipflop:df[7].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[31].m|registerRow:rr|Dflipflop:df[8].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[31].m|registerRow:rr|Dflipflop:df[9].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[31].m|registerRow:rr|Dflipflop:df[10].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[31].m|registerRow:rr|Dflipflop:df[11].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[31].m|registerRow:rr|Dflipflop:df[12].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[31].m|registerRow:rr|Dflipflop:df[13].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[31].m|registerRow:rr|Dflipflop:df[14].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[31].m|registerRow:rr|Dflipflop:df[15].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[31].m|registerRow:rr|Dflipflop:df[16].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[31].m|registerRow:rr|Dflipflop:df[17].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[31].m|registerRow:rr|Dflipflop:df[18].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[31].m|registerRow:rr|Dflipflop:df[19].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[31].m|registerRow:rr|Dflipflop:df[20].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[31].m|registerRow:rr|Dflipflop:df[21].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[31].m|registerRow:rr|Dflipflop:df[22].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[31].m|registerRow:rr|Dflipflop:df[23].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[31].m|registerRow:rr|Dflipflop:df[24].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[31].m|registerRow:rr|Dflipflop:df[25].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[31].m|registerRow:rr|Dflipflop:df[26].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[31].m|registerRow:rr|Dflipflop:df[27].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[31].m|registerRow:rr|Dflipflop:df[28].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[31].m|registerRow:rr|Dflipflop:df[29].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[31].m|registerRow:rr|Dflipflop:df[30].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|registerBlock:block|singleRegisterMod:rB[31].m|registerRow:rr|Dflipflop:df[31].d
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q~reg0.CLK
reset => Q.OUTPUTSELECT
D => Q.DATAB


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|mux32_5:rmm0
out[0] <= mux2_1:mux4_0.port0
out[1] <= mux2_1:mux4_0.port0
out[2] <= mux2_1:mux4_0.port0
out[3] <= mux2_1:mux4_0.port0
out[4] <= mux2_1:mux4_0.port0
out[5] <= mux2_1:mux4_0.port0
out[6] <= mux2_1:mux4_0.port0
out[7] <= mux2_1:mux4_0.port0
out[8] <= mux2_1:mux4_0.port0
out[9] <= mux2_1:mux4_0.port0
out[10] <= mux2_1:mux4_0.port0
out[11] <= mux2_1:mux4_0.port0
out[12] <= mux2_1:mux4_0.port0
out[13] <= mux2_1:mux4_0.port0
out[14] <= mux2_1:mux4_0.port0
out[15] <= mux2_1:mux4_0.port0
out[16] <= mux2_1:mux4_0.port0
out[17] <= mux2_1:mux4_0.port0
out[18] <= mux2_1:mux4_0.port0
out[19] <= mux2_1:mux4_0.port0
out[20] <= mux2_1:mux4_0.port0
out[21] <= mux2_1:mux4_0.port0
out[22] <= mux2_1:mux4_0.port0
out[23] <= mux2_1:mux4_0.port0
out[24] <= mux2_1:mux4_0.port0
out[25] <= mux2_1:mux4_0.port0
out[26] <= mux2_1:mux4_0.port0
out[27] <= mux2_1:mux4_0.port0
out[28] <= mux2_1:mux4_0.port0
out[29] <= mux2_1:mux4_0.port0
out[30] <= mux2_1:mux4_0.port0
out[31] <= mux2_1:mux4_0.port0
sel[0] => sel[0].IN16
sel[1] => sel[1].IN8
sel[2] => sel[2].IN4
sel[3] => sel[3].IN2
sel[4] => sel[4].IN1
in[0][0] => in[0][0].IN1
in[0][1] => in[0][1].IN1
in[0][2] => in[0][2].IN1
in[0][3] => in[0][3].IN1
in[0][4] => in[0][4].IN1
in[0][5] => in[0][5].IN1
in[0][6] => in[0][6].IN1
in[0][7] => in[0][7].IN1
in[0][8] => in[0][8].IN1
in[0][9] => in[0][9].IN1
in[0][10] => in[0][10].IN1
in[0][11] => in[0][11].IN1
in[0][12] => in[0][12].IN1
in[0][13] => in[0][13].IN1
in[0][14] => in[0][14].IN1
in[0][15] => in[0][15].IN1
in[0][16] => in[0][16].IN1
in[0][17] => in[0][17].IN1
in[0][18] => in[0][18].IN1
in[0][19] => in[0][19].IN1
in[0][20] => in[0][20].IN1
in[0][21] => in[0][21].IN1
in[0][22] => in[0][22].IN1
in[0][23] => in[0][23].IN1
in[0][24] => in[0][24].IN1
in[0][25] => in[0][25].IN1
in[0][26] => in[0][26].IN1
in[0][27] => in[0][27].IN1
in[0][28] => in[0][28].IN1
in[0][29] => in[0][29].IN1
in[0][30] => in[0][30].IN1
in[0][31] => in[0][31].IN1
in[1][0] => in[1][0].IN1
in[1][1] => in[1][1].IN1
in[1][2] => in[1][2].IN1
in[1][3] => in[1][3].IN1
in[1][4] => in[1][4].IN1
in[1][5] => in[1][5].IN1
in[1][6] => in[1][6].IN1
in[1][7] => in[1][7].IN1
in[1][8] => in[1][8].IN1
in[1][9] => in[1][9].IN1
in[1][10] => in[1][10].IN1
in[1][11] => in[1][11].IN1
in[1][12] => in[1][12].IN1
in[1][13] => in[1][13].IN1
in[1][14] => in[1][14].IN1
in[1][15] => in[1][15].IN1
in[1][16] => in[1][16].IN1
in[1][17] => in[1][17].IN1
in[1][18] => in[1][18].IN1
in[1][19] => in[1][19].IN1
in[1][20] => in[1][20].IN1
in[1][21] => in[1][21].IN1
in[1][22] => in[1][22].IN1
in[1][23] => in[1][23].IN1
in[1][24] => in[1][24].IN1
in[1][25] => in[1][25].IN1
in[1][26] => in[1][26].IN1
in[1][27] => in[1][27].IN1
in[1][28] => in[1][28].IN1
in[1][29] => in[1][29].IN1
in[1][30] => in[1][30].IN1
in[1][31] => in[1][31].IN1
in[2][0] => in[2][0].IN1
in[2][1] => in[2][1].IN1
in[2][2] => in[2][2].IN1
in[2][3] => in[2][3].IN1
in[2][4] => in[2][4].IN1
in[2][5] => in[2][5].IN1
in[2][6] => in[2][6].IN1
in[2][7] => in[2][7].IN1
in[2][8] => in[2][8].IN1
in[2][9] => in[2][9].IN1
in[2][10] => in[2][10].IN1
in[2][11] => in[2][11].IN1
in[2][12] => in[2][12].IN1
in[2][13] => in[2][13].IN1
in[2][14] => in[2][14].IN1
in[2][15] => in[2][15].IN1
in[2][16] => in[2][16].IN1
in[2][17] => in[2][17].IN1
in[2][18] => in[2][18].IN1
in[2][19] => in[2][19].IN1
in[2][20] => in[2][20].IN1
in[2][21] => in[2][21].IN1
in[2][22] => in[2][22].IN1
in[2][23] => in[2][23].IN1
in[2][24] => in[2][24].IN1
in[2][25] => in[2][25].IN1
in[2][26] => in[2][26].IN1
in[2][27] => in[2][27].IN1
in[2][28] => in[2][28].IN1
in[2][29] => in[2][29].IN1
in[2][30] => in[2][30].IN1
in[2][31] => in[2][31].IN1
in[3][0] => in[3][0].IN1
in[3][1] => in[3][1].IN1
in[3][2] => in[3][2].IN1
in[3][3] => in[3][3].IN1
in[3][4] => in[3][4].IN1
in[3][5] => in[3][5].IN1
in[3][6] => in[3][6].IN1
in[3][7] => in[3][7].IN1
in[3][8] => in[3][8].IN1
in[3][9] => in[3][9].IN1
in[3][10] => in[3][10].IN1
in[3][11] => in[3][11].IN1
in[3][12] => in[3][12].IN1
in[3][13] => in[3][13].IN1
in[3][14] => in[3][14].IN1
in[3][15] => in[3][15].IN1
in[3][16] => in[3][16].IN1
in[3][17] => in[3][17].IN1
in[3][18] => in[3][18].IN1
in[3][19] => in[3][19].IN1
in[3][20] => in[3][20].IN1
in[3][21] => in[3][21].IN1
in[3][22] => in[3][22].IN1
in[3][23] => in[3][23].IN1
in[3][24] => in[3][24].IN1
in[3][25] => in[3][25].IN1
in[3][26] => in[3][26].IN1
in[3][27] => in[3][27].IN1
in[3][28] => in[3][28].IN1
in[3][29] => in[3][29].IN1
in[3][30] => in[3][30].IN1
in[3][31] => in[3][31].IN1
in[4][0] => in[4][0].IN1
in[4][1] => in[4][1].IN1
in[4][2] => in[4][2].IN1
in[4][3] => in[4][3].IN1
in[4][4] => in[4][4].IN1
in[4][5] => in[4][5].IN1
in[4][6] => in[4][6].IN1
in[4][7] => in[4][7].IN1
in[4][8] => in[4][8].IN1
in[4][9] => in[4][9].IN1
in[4][10] => in[4][10].IN1
in[4][11] => in[4][11].IN1
in[4][12] => in[4][12].IN1
in[4][13] => in[4][13].IN1
in[4][14] => in[4][14].IN1
in[4][15] => in[4][15].IN1
in[4][16] => in[4][16].IN1
in[4][17] => in[4][17].IN1
in[4][18] => in[4][18].IN1
in[4][19] => in[4][19].IN1
in[4][20] => in[4][20].IN1
in[4][21] => in[4][21].IN1
in[4][22] => in[4][22].IN1
in[4][23] => in[4][23].IN1
in[4][24] => in[4][24].IN1
in[4][25] => in[4][25].IN1
in[4][26] => in[4][26].IN1
in[4][27] => in[4][27].IN1
in[4][28] => in[4][28].IN1
in[4][29] => in[4][29].IN1
in[4][30] => in[4][30].IN1
in[4][31] => in[4][31].IN1
in[5][0] => in[5][0].IN1
in[5][1] => in[5][1].IN1
in[5][2] => in[5][2].IN1
in[5][3] => in[5][3].IN1
in[5][4] => in[5][4].IN1
in[5][5] => in[5][5].IN1
in[5][6] => in[5][6].IN1
in[5][7] => in[5][7].IN1
in[5][8] => in[5][8].IN1
in[5][9] => in[5][9].IN1
in[5][10] => in[5][10].IN1
in[5][11] => in[5][11].IN1
in[5][12] => in[5][12].IN1
in[5][13] => in[5][13].IN1
in[5][14] => in[5][14].IN1
in[5][15] => in[5][15].IN1
in[5][16] => in[5][16].IN1
in[5][17] => in[5][17].IN1
in[5][18] => in[5][18].IN1
in[5][19] => in[5][19].IN1
in[5][20] => in[5][20].IN1
in[5][21] => in[5][21].IN1
in[5][22] => in[5][22].IN1
in[5][23] => in[5][23].IN1
in[5][24] => in[5][24].IN1
in[5][25] => in[5][25].IN1
in[5][26] => in[5][26].IN1
in[5][27] => in[5][27].IN1
in[5][28] => in[5][28].IN1
in[5][29] => in[5][29].IN1
in[5][30] => in[5][30].IN1
in[5][31] => in[5][31].IN1
in[6][0] => in[6][0].IN1
in[6][1] => in[6][1].IN1
in[6][2] => in[6][2].IN1
in[6][3] => in[6][3].IN1
in[6][4] => in[6][4].IN1
in[6][5] => in[6][5].IN1
in[6][6] => in[6][6].IN1
in[6][7] => in[6][7].IN1
in[6][8] => in[6][8].IN1
in[6][9] => in[6][9].IN1
in[6][10] => in[6][10].IN1
in[6][11] => in[6][11].IN1
in[6][12] => in[6][12].IN1
in[6][13] => in[6][13].IN1
in[6][14] => in[6][14].IN1
in[6][15] => in[6][15].IN1
in[6][16] => in[6][16].IN1
in[6][17] => in[6][17].IN1
in[6][18] => in[6][18].IN1
in[6][19] => in[6][19].IN1
in[6][20] => in[6][20].IN1
in[6][21] => in[6][21].IN1
in[6][22] => in[6][22].IN1
in[6][23] => in[6][23].IN1
in[6][24] => in[6][24].IN1
in[6][25] => in[6][25].IN1
in[6][26] => in[6][26].IN1
in[6][27] => in[6][27].IN1
in[6][28] => in[6][28].IN1
in[6][29] => in[6][29].IN1
in[6][30] => in[6][30].IN1
in[6][31] => in[6][31].IN1
in[7][0] => in[7][0].IN1
in[7][1] => in[7][1].IN1
in[7][2] => in[7][2].IN1
in[7][3] => in[7][3].IN1
in[7][4] => in[7][4].IN1
in[7][5] => in[7][5].IN1
in[7][6] => in[7][6].IN1
in[7][7] => in[7][7].IN1
in[7][8] => in[7][8].IN1
in[7][9] => in[7][9].IN1
in[7][10] => in[7][10].IN1
in[7][11] => in[7][11].IN1
in[7][12] => in[7][12].IN1
in[7][13] => in[7][13].IN1
in[7][14] => in[7][14].IN1
in[7][15] => in[7][15].IN1
in[7][16] => in[7][16].IN1
in[7][17] => in[7][17].IN1
in[7][18] => in[7][18].IN1
in[7][19] => in[7][19].IN1
in[7][20] => in[7][20].IN1
in[7][21] => in[7][21].IN1
in[7][22] => in[7][22].IN1
in[7][23] => in[7][23].IN1
in[7][24] => in[7][24].IN1
in[7][25] => in[7][25].IN1
in[7][26] => in[7][26].IN1
in[7][27] => in[7][27].IN1
in[7][28] => in[7][28].IN1
in[7][29] => in[7][29].IN1
in[7][30] => in[7][30].IN1
in[7][31] => in[7][31].IN1
in[8][0] => in[8][0].IN1
in[8][1] => in[8][1].IN1
in[8][2] => in[8][2].IN1
in[8][3] => in[8][3].IN1
in[8][4] => in[8][4].IN1
in[8][5] => in[8][5].IN1
in[8][6] => in[8][6].IN1
in[8][7] => in[8][7].IN1
in[8][8] => in[8][8].IN1
in[8][9] => in[8][9].IN1
in[8][10] => in[8][10].IN1
in[8][11] => in[8][11].IN1
in[8][12] => in[8][12].IN1
in[8][13] => in[8][13].IN1
in[8][14] => in[8][14].IN1
in[8][15] => in[8][15].IN1
in[8][16] => in[8][16].IN1
in[8][17] => in[8][17].IN1
in[8][18] => in[8][18].IN1
in[8][19] => in[8][19].IN1
in[8][20] => in[8][20].IN1
in[8][21] => in[8][21].IN1
in[8][22] => in[8][22].IN1
in[8][23] => in[8][23].IN1
in[8][24] => in[8][24].IN1
in[8][25] => in[8][25].IN1
in[8][26] => in[8][26].IN1
in[8][27] => in[8][27].IN1
in[8][28] => in[8][28].IN1
in[8][29] => in[8][29].IN1
in[8][30] => in[8][30].IN1
in[8][31] => in[8][31].IN1
in[9][0] => in[9][0].IN1
in[9][1] => in[9][1].IN1
in[9][2] => in[9][2].IN1
in[9][3] => in[9][3].IN1
in[9][4] => in[9][4].IN1
in[9][5] => in[9][5].IN1
in[9][6] => in[9][6].IN1
in[9][7] => in[9][7].IN1
in[9][8] => in[9][8].IN1
in[9][9] => in[9][9].IN1
in[9][10] => in[9][10].IN1
in[9][11] => in[9][11].IN1
in[9][12] => in[9][12].IN1
in[9][13] => in[9][13].IN1
in[9][14] => in[9][14].IN1
in[9][15] => in[9][15].IN1
in[9][16] => in[9][16].IN1
in[9][17] => in[9][17].IN1
in[9][18] => in[9][18].IN1
in[9][19] => in[9][19].IN1
in[9][20] => in[9][20].IN1
in[9][21] => in[9][21].IN1
in[9][22] => in[9][22].IN1
in[9][23] => in[9][23].IN1
in[9][24] => in[9][24].IN1
in[9][25] => in[9][25].IN1
in[9][26] => in[9][26].IN1
in[9][27] => in[9][27].IN1
in[9][28] => in[9][28].IN1
in[9][29] => in[9][29].IN1
in[9][30] => in[9][30].IN1
in[9][31] => in[9][31].IN1
in[10][0] => in[10][0].IN1
in[10][1] => in[10][1].IN1
in[10][2] => in[10][2].IN1
in[10][3] => in[10][3].IN1
in[10][4] => in[10][4].IN1
in[10][5] => in[10][5].IN1
in[10][6] => in[10][6].IN1
in[10][7] => in[10][7].IN1
in[10][8] => in[10][8].IN1
in[10][9] => in[10][9].IN1
in[10][10] => in[10][10].IN1
in[10][11] => in[10][11].IN1
in[10][12] => in[10][12].IN1
in[10][13] => in[10][13].IN1
in[10][14] => in[10][14].IN1
in[10][15] => in[10][15].IN1
in[10][16] => in[10][16].IN1
in[10][17] => in[10][17].IN1
in[10][18] => in[10][18].IN1
in[10][19] => in[10][19].IN1
in[10][20] => in[10][20].IN1
in[10][21] => in[10][21].IN1
in[10][22] => in[10][22].IN1
in[10][23] => in[10][23].IN1
in[10][24] => in[10][24].IN1
in[10][25] => in[10][25].IN1
in[10][26] => in[10][26].IN1
in[10][27] => in[10][27].IN1
in[10][28] => in[10][28].IN1
in[10][29] => in[10][29].IN1
in[10][30] => in[10][30].IN1
in[10][31] => in[10][31].IN1
in[11][0] => in[11][0].IN1
in[11][1] => in[11][1].IN1
in[11][2] => in[11][2].IN1
in[11][3] => in[11][3].IN1
in[11][4] => in[11][4].IN1
in[11][5] => in[11][5].IN1
in[11][6] => in[11][6].IN1
in[11][7] => in[11][7].IN1
in[11][8] => in[11][8].IN1
in[11][9] => in[11][9].IN1
in[11][10] => in[11][10].IN1
in[11][11] => in[11][11].IN1
in[11][12] => in[11][12].IN1
in[11][13] => in[11][13].IN1
in[11][14] => in[11][14].IN1
in[11][15] => in[11][15].IN1
in[11][16] => in[11][16].IN1
in[11][17] => in[11][17].IN1
in[11][18] => in[11][18].IN1
in[11][19] => in[11][19].IN1
in[11][20] => in[11][20].IN1
in[11][21] => in[11][21].IN1
in[11][22] => in[11][22].IN1
in[11][23] => in[11][23].IN1
in[11][24] => in[11][24].IN1
in[11][25] => in[11][25].IN1
in[11][26] => in[11][26].IN1
in[11][27] => in[11][27].IN1
in[11][28] => in[11][28].IN1
in[11][29] => in[11][29].IN1
in[11][30] => in[11][30].IN1
in[11][31] => in[11][31].IN1
in[12][0] => in[12][0].IN1
in[12][1] => in[12][1].IN1
in[12][2] => in[12][2].IN1
in[12][3] => in[12][3].IN1
in[12][4] => in[12][4].IN1
in[12][5] => in[12][5].IN1
in[12][6] => in[12][6].IN1
in[12][7] => in[12][7].IN1
in[12][8] => in[12][8].IN1
in[12][9] => in[12][9].IN1
in[12][10] => in[12][10].IN1
in[12][11] => in[12][11].IN1
in[12][12] => in[12][12].IN1
in[12][13] => in[12][13].IN1
in[12][14] => in[12][14].IN1
in[12][15] => in[12][15].IN1
in[12][16] => in[12][16].IN1
in[12][17] => in[12][17].IN1
in[12][18] => in[12][18].IN1
in[12][19] => in[12][19].IN1
in[12][20] => in[12][20].IN1
in[12][21] => in[12][21].IN1
in[12][22] => in[12][22].IN1
in[12][23] => in[12][23].IN1
in[12][24] => in[12][24].IN1
in[12][25] => in[12][25].IN1
in[12][26] => in[12][26].IN1
in[12][27] => in[12][27].IN1
in[12][28] => in[12][28].IN1
in[12][29] => in[12][29].IN1
in[12][30] => in[12][30].IN1
in[12][31] => in[12][31].IN1
in[13][0] => in[13][0].IN1
in[13][1] => in[13][1].IN1
in[13][2] => in[13][2].IN1
in[13][3] => in[13][3].IN1
in[13][4] => in[13][4].IN1
in[13][5] => in[13][5].IN1
in[13][6] => in[13][6].IN1
in[13][7] => in[13][7].IN1
in[13][8] => in[13][8].IN1
in[13][9] => in[13][9].IN1
in[13][10] => in[13][10].IN1
in[13][11] => in[13][11].IN1
in[13][12] => in[13][12].IN1
in[13][13] => in[13][13].IN1
in[13][14] => in[13][14].IN1
in[13][15] => in[13][15].IN1
in[13][16] => in[13][16].IN1
in[13][17] => in[13][17].IN1
in[13][18] => in[13][18].IN1
in[13][19] => in[13][19].IN1
in[13][20] => in[13][20].IN1
in[13][21] => in[13][21].IN1
in[13][22] => in[13][22].IN1
in[13][23] => in[13][23].IN1
in[13][24] => in[13][24].IN1
in[13][25] => in[13][25].IN1
in[13][26] => in[13][26].IN1
in[13][27] => in[13][27].IN1
in[13][28] => in[13][28].IN1
in[13][29] => in[13][29].IN1
in[13][30] => in[13][30].IN1
in[13][31] => in[13][31].IN1
in[14][0] => in[14][0].IN1
in[14][1] => in[14][1].IN1
in[14][2] => in[14][2].IN1
in[14][3] => in[14][3].IN1
in[14][4] => in[14][4].IN1
in[14][5] => in[14][5].IN1
in[14][6] => in[14][6].IN1
in[14][7] => in[14][7].IN1
in[14][8] => in[14][8].IN1
in[14][9] => in[14][9].IN1
in[14][10] => in[14][10].IN1
in[14][11] => in[14][11].IN1
in[14][12] => in[14][12].IN1
in[14][13] => in[14][13].IN1
in[14][14] => in[14][14].IN1
in[14][15] => in[14][15].IN1
in[14][16] => in[14][16].IN1
in[14][17] => in[14][17].IN1
in[14][18] => in[14][18].IN1
in[14][19] => in[14][19].IN1
in[14][20] => in[14][20].IN1
in[14][21] => in[14][21].IN1
in[14][22] => in[14][22].IN1
in[14][23] => in[14][23].IN1
in[14][24] => in[14][24].IN1
in[14][25] => in[14][25].IN1
in[14][26] => in[14][26].IN1
in[14][27] => in[14][27].IN1
in[14][28] => in[14][28].IN1
in[14][29] => in[14][29].IN1
in[14][30] => in[14][30].IN1
in[14][31] => in[14][31].IN1
in[15][0] => in[15][0].IN1
in[15][1] => in[15][1].IN1
in[15][2] => in[15][2].IN1
in[15][3] => in[15][3].IN1
in[15][4] => in[15][4].IN1
in[15][5] => in[15][5].IN1
in[15][6] => in[15][6].IN1
in[15][7] => in[15][7].IN1
in[15][8] => in[15][8].IN1
in[15][9] => in[15][9].IN1
in[15][10] => in[15][10].IN1
in[15][11] => in[15][11].IN1
in[15][12] => in[15][12].IN1
in[15][13] => in[15][13].IN1
in[15][14] => in[15][14].IN1
in[15][15] => in[15][15].IN1
in[15][16] => in[15][16].IN1
in[15][17] => in[15][17].IN1
in[15][18] => in[15][18].IN1
in[15][19] => in[15][19].IN1
in[15][20] => in[15][20].IN1
in[15][21] => in[15][21].IN1
in[15][22] => in[15][22].IN1
in[15][23] => in[15][23].IN1
in[15][24] => in[15][24].IN1
in[15][25] => in[15][25].IN1
in[15][26] => in[15][26].IN1
in[15][27] => in[15][27].IN1
in[15][28] => in[15][28].IN1
in[15][29] => in[15][29].IN1
in[15][30] => in[15][30].IN1
in[15][31] => in[15][31].IN1
in[16][0] => in[16][0].IN1
in[16][1] => in[16][1].IN1
in[16][2] => in[16][2].IN1
in[16][3] => in[16][3].IN1
in[16][4] => in[16][4].IN1
in[16][5] => in[16][5].IN1
in[16][6] => in[16][6].IN1
in[16][7] => in[16][7].IN1
in[16][8] => in[16][8].IN1
in[16][9] => in[16][9].IN1
in[16][10] => in[16][10].IN1
in[16][11] => in[16][11].IN1
in[16][12] => in[16][12].IN1
in[16][13] => in[16][13].IN1
in[16][14] => in[16][14].IN1
in[16][15] => in[16][15].IN1
in[16][16] => in[16][16].IN1
in[16][17] => in[16][17].IN1
in[16][18] => in[16][18].IN1
in[16][19] => in[16][19].IN1
in[16][20] => in[16][20].IN1
in[16][21] => in[16][21].IN1
in[16][22] => in[16][22].IN1
in[16][23] => in[16][23].IN1
in[16][24] => in[16][24].IN1
in[16][25] => in[16][25].IN1
in[16][26] => in[16][26].IN1
in[16][27] => in[16][27].IN1
in[16][28] => in[16][28].IN1
in[16][29] => in[16][29].IN1
in[16][30] => in[16][30].IN1
in[16][31] => in[16][31].IN1
in[17][0] => in[17][0].IN1
in[17][1] => in[17][1].IN1
in[17][2] => in[17][2].IN1
in[17][3] => in[17][3].IN1
in[17][4] => in[17][4].IN1
in[17][5] => in[17][5].IN1
in[17][6] => in[17][6].IN1
in[17][7] => in[17][7].IN1
in[17][8] => in[17][8].IN1
in[17][9] => in[17][9].IN1
in[17][10] => in[17][10].IN1
in[17][11] => in[17][11].IN1
in[17][12] => in[17][12].IN1
in[17][13] => in[17][13].IN1
in[17][14] => in[17][14].IN1
in[17][15] => in[17][15].IN1
in[17][16] => in[17][16].IN1
in[17][17] => in[17][17].IN1
in[17][18] => in[17][18].IN1
in[17][19] => in[17][19].IN1
in[17][20] => in[17][20].IN1
in[17][21] => in[17][21].IN1
in[17][22] => in[17][22].IN1
in[17][23] => in[17][23].IN1
in[17][24] => in[17][24].IN1
in[17][25] => in[17][25].IN1
in[17][26] => in[17][26].IN1
in[17][27] => in[17][27].IN1
in[17][28] => in[17][28].IN1
in[17][29] => in[17][29].IN1
in[17][30] => in[17][30].IN1
in[17][31] => in[17][31].IN1
in[18][0] => in[18][0].IN1
in[18][1] => in[18][1].IN1
in[18][2] => in[18][2].IN1
in[18][3] => in[18][3].IN1
in[18][4] => in[18][4].IN1
in[18][5] => in[18][5].IN1
in[18][6] => in[18][6].IN1
in[18][7] => in[18][7].IN1
in[18][8] => in[18][8].IN1
in[18][9] => in[18][9].IN1
in[18][10] => in[18][10].IN1
in[18][11] => in[18][11].IN1
in[18][12] => in[18][12].IN1
in[18][13] => in[18][13].IN1
in[18][14] => in[18][14].IN1
in[18][15] => in[18][15].IN1
in[18][16] => in[18][16].IN1
in[18][17] => in[18][17].IN1
in[18][18] => in[18][18].IN1
in[18][19] => in[18][19].IN1
in[18][20] => in[18][20].IN1
in[18][21] => in[18][21].IN1
in[18][22] => in[18][22].IN1
in[18][23] => in[18][23].IN1
in[18][24] => in[18][24].IN1
in[18][25] => in[18][25].IN1
in[18][26] => in[18][26].IN1
in[18][27] => in[18][27].IN1
in[18][28] => in[18][28].IN1
in[18][29] => in[18][29].IN1
in[18][30] => in[18][30].IN1
in[18][31] => in[18][31].IN1
in[19][0] => in[19][0].IN1
in[19][1] => in[19][1].IN1
in[19][2] => in[19][2].IN1
in[19][3] => in[19][3].IN1
in[19][4] => in[19][4].IN1
in[19][5] => in[19][5].IN1
in[19][6] => in[19][6].IN1
in[19][7] => in[19][7].IN1
in[19][8] => in[19][8].IN1
in[19][9] => in[19][9].IN1
in[19][10] => in[19][10].IN1
in[19][11] => in[19][11].IN1
in[19][12] => in[19][12].IN1
in[19][13] => in[19][13].IN1
in[19][14] => in[19][14].IN1
in[19][15] => in[19][15].IN1
in[19][16] => in[19][16].IN1
in[19][17] => in[19][17].IN1
in[19][18] => in[19][18].IN1
in[19][19] => in[19][19].IN1
in[19][20] => in[19][20].IN1
in[19][21] => in[19][21].IN1
in[19][22] => in[19][22].IN1
in[19][23] => in[19][23].IN1
in[19][24] => in[19][24].IN1
in[19][25] => in[19][25].IN1
in[19][26] => in[19][26].IN1
in[19][27] => in[19][27].IN1
in[19][28] => in[19][28].IN1
in[19][29] => in[19][29].IN1
in[19][30] => in[19][30].IN1
in[19][31] => in[19][31].IN1
in[20][0] => in[20][0].IN1
in[20][1] => in[20][1].IN1
in[20][2] => in[20][2].IN1
in[20][3] => in[20][3].IN1
in[20][4] => in[20][4].IN1
in[20][5] => in[20][5].IN1
in[20][6] => in[20][6].IN1
in[20][7] => in[20][7].IN1
in[20][8] => in[20][8].IN1
in[20][9] => in[20][9].IN1
in[20][10] => in[20][10].IN1
in[20][11] => in[20][11].IN1
in[20][12] => in[20][12].IN1
in[20][13] => in[20][13].IN1
in[20][14] => in[20][14].IN1
in[20][15] => in[20][15].IN1
in[20][16] => in[20][16].IN1
in[20][17] => in[20][17].IN1
in[20][18] => in[20][18].IN1
in[20][19] => in[20][19].IN1
in[20][20] => in[20][20].IN1
in[20][21] => in[20][21].IN1
in[20][22] => in[20][22].IN1
in[20][23] => in[20][23].IN1
in[20][24] => in[20][24].IN1
in[20][25] => in[20][25].IN1
in[20][26] => in[20][26].IN1
in[20][27] => in[20][27].IN1
in[20][28] => in[20][28].IN1
in[20][29] => in[20][29].IN1
in[20][30] => in[20][30].IN1
in[20][31] => in[20][31].IN1
in[21][0] => in[21][0].IN1
in[21][1] => in[21][1].IN1
in[21][2] => in[21][2].IN1
in[21][3] => in[21][3].IN1
in[21][4] => in[21][4].IN1
in[21][5] => in[21][5].IN1
in[21][6] => in[21][6].IN1
in[21][7] => in[21][7].IN1
in[21][8] => in[21][8].IN1
in[21][9] => in[21][9].IN1
in[21][10] => in[21][10].IN1
in[21][11] => in[21][11].IN1
in[21][12] => in[21][12].IN1
in[21][13] => in[21][13].IN1
in[21][14] => in[21][14].IN1
in[21][15] => in[21][15].IN1
in[21][16] => in[21][16].IN1
in[21][17] => in[21][17].IN1
in[21][18] => in[21][18].IN1
in[21][19] => in[21][19].IN1
in[21][20] => in[21][20].IN1
in[21][21] => in[21][21].IN1
in[21][22] => in[21][22].IN1
in[21][23] => in[21][23].IN1
in[21][24] => in[21][24].IN1
in[21][25] => in[21][25].IN1
in[21][26] => in[21][26].IN1
in[21][27] => in[21][27].IN1
in[21][28] => in[21][28].IN1
in[21][29] => in[21][29].IN1
in[21][30] => in[21][30].IN1
in[21][31] => in[21][31].IN1
in[22][0] => in[22][0].IN1
in[22][1] => in[22][1].IN1
in[22][2] => in[22][2].IN1
in[22][3] => in[22][3].IN1
in[22][4] => in[22][4].IN1
in[22][5] => in[22][5].IN1
in[22][6] => in[22][6].IN1
in[22][7] => in[22][7].IN1
in[22][8] => in[22][8].IN1
in[22][9] => in[22][9].IN1
in[22][10] => in[22][10].IN1
in[22][11] => in[22][11].IN1
in[22][12] => in[22][12].IN1
in[22][13] => in[22][13].IN1
in[22][14] => in[22][14].IN1
in[22][15] => in[22][15].IN1
in[22][16] => in[22][16].IN1
in[22][17] => in[22][17].IN1
in[22][18] => in[22][18].IN1
in[22][19] => in[22][19].IN1
in[22][20] => in[22][20].IN1
in[22][21] => in[22][21].IN1
in[22][22] => in[22][22].IN1
in[22][23] => in[22][23].IN1
in[22][24] => in[22][24].IN1
in[22][25] => in[22][25].IN1
in[22][26] => in[22][26].IN1
in[22][27] => in[22][27].IN1
in[22][28] => in[22][28].IN1
in[22][29] => in[22][29].IN1
in[22][30] => in[22][30].IN1
in[22][31] => in[22][31].IN1
in[23][0] => in[23][0].IN1
in[23][1] => in[23][1].IN1
in[23][2] => in[23][2].IN1
in[23][3] => in[23][3].IN1
in[23][4] => in[23][4].IN1
in[23][5] => in[23][5].IN1
in[23][6] => in[23][6].IN1
in[23][7] => in[23][7].IN1
in[23][8] => in[23][8].IN1
in[23][9] => in[23][9].IN1
in[23][10] => in[23][10].IN1
in[23][11] => in[23][11].IN1
in[23][12] => in[23][12].IN1
in[23][13] => in[23][13].IN1
in[23][14] => in[23][14].IN1
in[23][15] => in[23][15].IN1
in[23][16] => in[23][16].IN1
in[23][17] => in[23][17].IN1
in[23][18] => in[23][18].IN1
in[23][19] => in[23][19].IN1
in[23][20] => in[23][20].IN1
in[23][21] => in[23][21].IN1
in[23][22] => in[23][22].IN1
in[23][23] => in[23][23].IN1
in[23][24] => in[23][24].IN1
in[23][25] => in[23][25].IN1
in[23][26] => in[23][26].IN1
in[23][27] => in[23][27].IN1
in[23][28] => in[23][28].IN1
in[23][29] => in[23][29].IN1
in[23][30] => in[23][30].IN1
in[23][31] => in[23][31].IN1
in[24][0] => in[24][0].IN1
in[24][1] => in[24][1].IN1
in[24][2] => in[24][2].IN1
in[24][3] => in[24][3].IN1
in[24][4] => in[24][4].IN1
in[24][5] => in[24][5].IN1
in[24][6] => in[24][6].IN1
in[24][7] => in[24][7].IN1
in[24][8] => in[24][8].IN1
in[24][9] => in[24][9].IN1
in[24][10] => in[24][10].IN1
in[24][11] => in[24][11].IN1
in[24][12] => in[24][12].IN1
in[24][13] => in[24][13].IN1
in[24][14] => in[24][14].IN1
in[24][15] => in[24][15].IN1
in[24][16] => in[24][16].IN1
in[24][17] => in[24][17].IN1
in[24][18] => in[24][18].IN1
in[24][19] => in[24][19].IN1
in[24][20] => in[24][20].IN1
in[24][21] => in[24][21].IN1
in[24][22] => in[24][22].IN1
in[24][23] => in[24][23].IN1
in[24][24] => in[24][24].IN1
in[24][25] => in[24][25].IN1
in[24][26] => in[24][26].IN1
in[24][27] => in[24][27].IN1
in[24][28] => in[24][28].IN1
in[24][29] => in[24][29].IN1
in[24][30] => in[24][30].IN1
in[24][31] => in[24][31].IN1
in[25][0] => in[25][0].IN1
in[25][1] => in[25][1].IN1
in[25][2] => in[25][2].IN1
in[25][3] => in[25][3].IN1
in[25][4] => in[25][4].IN1
in[25][5] => in[25][5].IN1
in[25][6] => in[25][6].IN1
in[25][7] => in[25][7].IN1
in[25][8] => in[25][8].IN1
in[25][9] => in[25][9].IN1
in[25][10] => in[25][10].IN1
in[25][11] => in[25][11].IN1
in[25][12] => in[25][12].IN1
in[25][13] => in[25][13].IN1
in[25][14] => in[25][14].IN1
in[25][15] => in[25][15].IN1
in[25][16] => in[25][16].IN1
in[25][17] => in[25][17].IN1
in[25][18] => in[25][18].IN1
in[25][19] => in[25][19].IN1
in[25][20] => in[25][20].IN1
in[25][21] => in[25][21].IN1
in[25][22] => in[25][22].IN1
in[25][23] => in[25][23].IN1
in[25][24] => in[25][24].IN1
in[25][25] => in[25][25].IN1
in[25][26] => in[25][26].IN1
in[25][27] => in[25][27].IN1
in[25][28] => in[25][28].IN1
in[25][29] => in[25][29].IN1
in[25][30] => in[25][30].IN1
in[25][31] => in[25][31].IN1
in[26][0] => in[26][0].IN1
in[26][1] => in[26][1].IN1
in[26][2] => in[26][2].IN1
in[26][3] => in[26][3].IN1
in[26][4] => in[26][4].IN1
in[26][5] => in[26][5].IN1
in[26][6] => in[26][6].IN1
in[26][7] => in[26][7].IN1
in[26][8] => in[26][8].IN1
in[26][9] => in[26][9].IN1
in[26][10] => in[26][10].IN1
in[26][11] => in[26][11].IN1
in[26][12] => in[26][12].IN1
in[26][13] => in[26][13].IN1
in[26][14] => in[26][14].IN1
in[26][15] => in[26][15].IN1
in[26][16] => in[26][16].IN1
in[26][17] => in[26][17].IN1
in[26][18] => in[26][18].IN1
in[26][19] => in[26][19].IN1
in[26][20] => in[26][20].IN1
in[26][21] => in[26][21].IN1
in[26][22] => in[26][22].IN1
in[26][23] => in[26][23].IN1
in[26][24] => in[26][24].IN1
in[26][25] => in[26][25].IN1
in[26][26] => in[26][26].IN1
in[26][27] => in[26][27].IN1
in[26][28] => in[26][28].IN1
in[26][29] => in[26][29].IN1
in[26][30] => in[26][30].IN1
in[26][31] => in[26][31].IN1
in[27][0] => in[27][0].IN1
in[27][1] => in[27][1].IN1
in[27][2] => in[27][2].IN1
in[27][3] => in[27][3].IN1
in[27][4] => in[27][4].IN1
in[27][5] => in[27][5].IN1
in[27][6] => in[27][6].IN1
in[27][7] => in[27][7].IN1
in[27][8] => in[27][8].IN1
in[27][9] => in[27][9].IN1
in[27][10] => in[27][10].IN1
in[27][11] => in[27][11].IN1
in[27][12] => in[27][12].IN1
in[27][13] => in[27][13].IN1
in[27][14] => in[27][14].IN1
in[27][15] => in[27][15].IN1
in[27][16] => in[27][16].IN1
in[27][17] => in[27][17].IN1
in[27][18] => in[27][18].IN1
in[27][19] => in[27][19].IN1
in[27][20] => in[27][20].IN1
in[27][21] => in[27][21].IN1
in[27][22] => in[27][22].IN1
in[27][23] => in[27][23].IN1
in[27][24] => in[27][24].IN1
in[27][25] => in[27][25].IN1
in[27][26] => in[27][26].IN1
in[27][27] => in[27][27].IN1
in[27][28] => in[27][28].IN1
in[27][29] => in[27][29].IN1
in[27][30] => in[27][30].IN1
in[27][31] => in[27][31].IN1
in[28][0] => in[28][0].IN1
in[28][1] => in[28][1].IN1
in[28][2] => in[28][2].IN1
in[28][3] => in[28][3].IN1
in[28][4] => in[28][4].IN1
in[28][5] => in[28][5].IN1
in[28][6] => in[28][6].IN1
in[28][7] => in[28][7].IN1
in[28][8] => in[28][8].IN1
in[28][9] => in[28][9].IN1
in[28][10] => in[28][10].IN1
in[28][11] => in[28][11].IN1
in[28][12] => in[28][12].IN1
in[28][13] => in[28][13].IN1
in[28][14] => in[28][14].IN1
in[28][15] => in[28][15].IN1
in[28][16] => in[28][16].IN1
in[28][17] => in[28][17].IN1
in[28][18] => in[28][18].IN1
in[28][19] => in[28][19].IN1
in[28][20] => in[28][20].IN1
in[28][21] => in[28][21].IN1
in[28][22] => in[28][22].IN1
in[28][23] => in[28][23].IN1
in[28][24] => in[28][24].IN1
in[28][25] => in[28][25].IN1
in[28][26] => in[28][26].IN1
in[28][27] => in[28][27].IN1
in[28][28] => in[28][28].IN1
in[28][29] => in[28][29].IN1
in[28][30] => in[28][30].IN1
in[28][31] => in[28][31].IN1
in[29][0] => in[29][0].IN1
in[29][1] => in[29][1].IN1
in[29][2] => in[29][2].IN1
in[29][3] => in[29][3].IN1
in[29][4] => in[29][4].IN1
in[29][5] => in[29][5].IN1
in[29][6] => in[29][6].IN1
in[29][7] => in[29][7].IN1
in[29][8] => in[29][8].IN1
in[29][9] => in[29][9].IN1
in[29][10] => in[29][10].IN1
in[29][11] => in[29][11].IN1
in[29][12] => in[29][12].IN1
in[29][13] => in[29][13].IN1
in[29][14] => in[29][14].IN1
in[29][15] => in[29][15].IN1
in[29][16] => in[29][16].IN1
in[29][17] => in[29][17].IN1
in[29][18] => in[29][18].IN1
in[29][19] => in[29][19].IN1
in[29][20] => in[29][20].IN1
in[29][21] => in[29][21].IN1
in[29][22] => in[29][22].IN1
in[29][23] => in[29][23].IN1
in[29][24] => in[29][24].IN1
in[29][25] => in[29][25].IN1
in[29][26] => in[29][26].IN1
in[29][27] => in[29][27].IN1
in[29][28] => in[29][28].IN1
in[29][29] => in[29][29].IN1
in[29][30] => in[29][30].IN1
in[29][31] => in[29][31].IN1
in[30][0] => in[30][0].IN1
in[30][1] => in[30][1].IN1
in[30][2] => in[30][2].IN1
in[30][3] => in[30][3].IN1
in[30][4] => in[30][4].IN1
in[30][5] => in[30][5].IN1
in[30][6] => in[30][6].IN1
in[30][7] => in[30][7].IN1
in[30][8] => in[30][8].IN1
in[30][9] => in[30][9].IN1
in[30][10] => in[30][10].IN1
in[30][11] => in[30][11].IN1
in[30][12] => in[30][12].IN1
in[30][13] => in[30][13].IN1
in[30][14] => in[30][14].IN1
in[30][15] => in[30][15].IN1
in[30][16] => in[30][16].IN1
in[30][17] => in[30][17].IN1
in[30][18] => in[30][18].IN1
in[30][19] => in[30][19].IN1
in[30][20] => in[30][20].IN1
in[30][21] => in[30][21].IN1
in[30][22] => in[30][22].IN1
in[30][23] => in[30][23].IN1
in[30][24] => in[30][24].IN1
in[30][25] => in[30][25].IN1
in[30][26] => in[30][26].IN1
in[30][27] => in[30][27].IN1
in[30][28] => in[30][28].IN1
in[30][29] => in[30][29].IN1
in[30][30] => in[30][30].IN1
in[30][31] => in[30][31].IN1
in[31][0] => in[31][0].IN1
in[31][1] => in[31][1].IN1
in[31][2] => in[31][2].IN1
in[31][3] => in[31][3].IN1
in[31][4] => in[31][4].IN1
in[31][5] => in[31][5].IN1
in[31][6] => in[31][6].IN1
in[31][7] => in[31][7].IN1
in[31][8] => in[31][8].IN1
in[31][9] => in[31][9].IN1
in[31][10] => in[31][10].IN1
in[31][11] => in[31][11].IN1
in[31][12] => in[31][12].IN1
in[31][13] => in[31][13].IN1
in[31][14] => in[31][14].IN1
in[31][15] => in[31][15].IN1
in[31][16] => in[31][16].IN1
in[31][17] => in[31][17].IN1
in[31][18] => in[31][18].IN1
in[31][19] => in[31][19].IN1
in[31][20] => in[31][20].IN1
in[31][21] => in[31][21].IN1
in[31][22] => in[31][22].IN1
in[31][23] => in[31][23].IN1
in[31][24] => in[31][24].IN1
in[31][25] => in[31][25].IN1
in[31][26] => in[31][26].IN1
in[31][27] => in[31][27].IN1
in[31][28] => in[31][28].IN1
in[31][29] => in[31][29].IN1
in[31][30] => in[31][30].IN1
in[31][31] => in[31][31].IN1


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|mux32_5:rmm0|mux2_1:mLevel0[0].level0
c[0] <= mux21[0].out.DB_MAX_OUTPUT_PORT_TYPE
c[1] <= mux21[1].out.DB_MAX_OUTPUT_PORT_TYPE
c[2] <= mux21[2].out.DB_MAX_OUTPUT_PORT_TYPE
c[3] <= mux21[3].out.DB_MAX_OUTPUT_PORT_TYPE
c[4] <= mux21[4].out.DB_MAX_OUTPUT_PORT_TYPE
c[5] <= mux21[5].out.DB_MAX_OUTPUT_PORT_TYPE
c[6] <= mux21[6].out.DB_MAX_OUTPUT_PORT_TYPE
c[7] <= mux21[7].out.DB_MAX_OUTPUT_PORT_TYPE
c[8] <= mux21[8].out.DB_MAX_OUTPUT_PORT_TYPE
c[9] <= mux21[9].out.DB_MAX_OUTPUT_PORT_TYPE
c[10] <= mux21[10].out.DB_MAX_OUTPUT_PORT_TYPE
c[11] <= mux21[11].out.DB_MAX_OUTPUT_PORT_TYPE
c[12] <= mux21[12].out.DB_MAX_OUTPUT_PORT_TYPE
c[13] <= mux21[13].out.DB_MAX_OUTPUT_PORT_TYPE
c[14] <= mux21[14].out.DB_MAX_OUTPUT_PORT_TYPE
c[15] <= mux21[15].out.DB_MAX_OUTPUT_PORT_TYPE
c[16] <= mux21[16].out.DB_MAX_OUTPUT_PORT_TYPE
c[17] <= mux21[17].out.DB_MAX_OUTPUT_PORT_TYPE
c[18] <= mux21[18].out.DB_MAX_OUTPUT_PORT_TYPE
c[19] <= mux21[19].out.DB_MAX_OUTPUT_PORT_TYPE
c[20] <= mux21[20].out.DB_MAX_OUTPUT_PORT_TYPE
c[21] <= mux21[21].out.DB_MAX_OUTPUT_PORT_TYPE
c[22] <= mux21[22].out.DB_MAX_OUTPUT_PORT_TYPE
c[23] <= mux21[23].out.DB_MAX_OUTPUT_PORT_TYPE
c[24] <= mux21[24].out.DB_MAX_OUTPUT_PORT_TYPE
c[25] <= mux21[25].out.DB_MAX_OUTPUT_PORT_TYPE
c[26] <= mux21[26].out.DB_MAX_OUTPUT_PORT_TYPE
c[27] <= mux21[27].out.DB_MAX_OUTPUT_PORT_TYPE
c[28] <= mux21[28].out.DB_MAX_OUTPUT_PORT_TYPE
c[29] <= mux21[29].out.DB_MAX_OUTPUT_PORT_TYPE
c[30] <= mux21[30].out.DB_MAX_OUTPUT_PORT_TYPE
c[31] <= mux21[31].out.DB_MAX_OUTPUT_PORT_TYPE
a[0] => mux21[0].a1.IN0
a[1] => mux21[1].a1.IN0
a[2] => mux21[2].a1.IN0
a[3] => mux21[3].a1.IN0
a[4] => mux21[4].a1.IN0
a[5] => mux21[5].a1.IN0
a[6] => mux21[6].a1.IN0
a[7] => mux21[7].a1.IN0
a[8] => mux21[8].a1.IN0
a[9] => mux21[9].a1.IN0
a[10] => mux21[10].a1.IN0
a[11] => mux21[11].a1.IN0
a[12] => mux21[12].a1.IN0
a[13] => mux21[13].a1.IN0
a[14] => mux21[14].a1.IN0
a[15] => mux21[15].a1.IN0
a[16] => mux21[16].a1.IN0
a[17] => mux21[17].a1.IN0
a[18] => mux21[18].a1.IN0
a[19] => mux21[19].a1.IN0
a[20] => mux21[20].a1.IN0
a[21] => mux21[21].a1.IN0
a[22] => mux21[22].a1.IN0
a[23] => mux21[23].a1.IN0
a[24] => mux21[24].a1.IN0
a[25] => mux21[25].a1.IN0
a[26] => mux21[26].a1.IN0
a[27] => mux21[27].a1.IN0
a[28] => mux21[28].a1.IN0
a[29] => mux21[29].a1.IN0
a[30] => mux21[30].a1.IN0
a[31] => mux21[31].a1.IN0
b[0] => mux21[0].a2.IN1
b[1] => mux21[1].a2.IN1
b[2] => mux21[2].a2.IN1
b[3] => mux21[3].a2.IN1
b[4] => mux21[4].a2.IN1
b[5] => mux21[5].a2.IN1
b[6] => mux21[6].a2.IN1
b[7] => mux21[7].a2.IN1
b[8] => mux21[8].a2.IN1
b[9] => mux21[9].a2.IN1
b[10] => mux21[10].a2.IN1
b[11] => mux21[11].a2.IN1
b[12] => mux21[12].a2.IN1
b[13] => mux21[13].a2.IN1
b[14] => mux21[14].a2.IN1
b[15] => mux21[15].a2.IN1
b[16] => mux21[16].a2.IN1
b[17] => mux21[17].a2.IN1
b[18] => mux21[18].a2.IN1
b[19] => mux21[19].a2.IN1
b[20] => mux21[20].a2.IN1
b[21] => mux21[21].a2.IN1
b[22] => mux21[22].a2.IN1
b[23] => mux21[23].a2.IN1
b[24] => mux21[24].a2.IN1
b[25] => mux21[25].a2.IN1
b[26] => mux21[26].a2.IN1
b[27] => mux21[27].a2.IN1
b[28] => mux21[28].a2.IN1
b[29] => mux21[29].a2.IN1
b[30] => mux21[30].a2.IN1
b[31] => mux21[31].a2.IN1
sel => n2.DATAIN
sel => mux21[0].a1.IN1
sel => mux21[1].a1.IN1
sel => mux21[2].a1.IN1
sel => mux21[3].a1.IN1
sel => mux21[4].a1.IN1
sel => mux21[5].a1.IN1
sel => mux21[6].a1.IN1
sel => mux21[7].a1.IN1
sel => mux21[8].a1.IN1
sel => mux21[9].a1.IN1
sel => mux21[10].a1.IN1
sel => mux21[11].a1.IN1
sel => mux21[12].a1.IN1
sel => mux21[13].a1.IN1
sel => mux21[14].a1.IN1
sel => mux21[15].a1.IN1
sel => mux21[16].a1.IN1
sel => mux21[17].a1.IN1
sel => mux21[18].a1.IN1
sel => mux21[19].a1.IN1
sel => mux21[20].a1.IN1
sel => mux21[21].a1.IN1
sel => mux21[22].a1.IN1
sel => mux21[23].a1.IN1
sel => mux21[24].a1.IN1
sel => mux21[25].a1.IN1
sel => mux21[26].a1.IN1
sel => mux21[27].a1.IN1
sel => mux21[28].a1.IN1
sel => mux21[29].a1.IN1
sel => mux21[30].a1.IN1
sel => mux21[31].a1.IN1


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|mux32_5:rmm0|mux2_1:mLevel0[1].level0
c[0] <= mux21[0].out.DB_MAX_OUTPUT_PORT_TYPE
c[1] <= mux21[1].out.DB_MAX_OUTPUT_PORT_TYPE
c[2] <= mux21[2].out.DB_MAX_OUTPUT_PORT_TYPE
c[3] <= mux21[3].out.DB_MAX_OUTPUT_PORT_TYPE
c[4] <= mux21[4].out.DB_MAX_OUTPUT_PORT_TYPE
c[5] <= mux21[5].out.DB_MAX_OUTPUT_PORT_TYPE
c[6] <= mux21[6].out.DB_MAX_OUTPUT_PORT_TYPE
c[7] <= mux21[7].out.DB_MAX_OUTPUT_PORT_TYPE
c[8] <= mux21[8].out.DB_MAX_OUTPUT_PORT_TYPE
c[9] <= mux21[9].out.DB_MAX_OUTPUT_PORT_TYPE
c[10] <= mux21[10].out.DB_MAX_OUTPUT_PORT_TYPE
c[11] <= mux21[11].out.DB_MAX_OUTPUT_PORT_TYPE
c[12] <= mux21[12].out.DB_MAX_OUTPUT_PORT_TYPE
c[13] <= mux21[13].out.DB_MAX_OUTPUT_PORT_TYPE
c[14] <= mux21[14].out.DB_MAX_OUTPUT_PORT_TYPE
c[15] <= mux21[15].out.DB_MAX_OUTPUT_PORT_TYPE
c[16] <= mux21[16].out.DB_MAX_OUTPUT_PORT_TYPE
c[17] <= mux21[17].out.DB_MAX_OUTPUT_PORT_TYPE
c[18] <= mux21[18].out.DB_MAX_OUTPUT_PORT_TYPE
c[19] <= mux21[19].out.DB_MAX_OUTPUT_PORT_TYPE
c[20] <= mux21[20].out.DB_MAX_OUTPUT_PORT_TYPE
c[21] <= mux21[21].out.DB_MAX_OUTPUT_PORT_TYPE
c[22] <= mux21[22].out.DB_MAX_OUTPUT_PORT_TYPE
c[23] <= mux21[23].out.DB_MAX_OUTPUT_PORT_TYPE
c[24] <= mux21[24].out.DB_MAX_OUTPUT_PORT_TYPE
c[25] <= mux21[25].out.DB_MAX_OUTPUT_PORT_TYPE
c[26] <= mux21[26].out.DB_MAX_OUTPUT_PORT_TYPE
c[27] <= mux21[27].out.DB_MAX_OUTPUT_PORT_TYPE
c[28] <= mux21[28].out.DB_MAX_OUTPUT_PORT_TYPE
c[29] <= mux21[29].out.DB_MAX_OUTPUT_PORT_TYPE
c[30] <= mux21[30].out.DB_MAX_OUTPUT_PORT_TYPE
c[31] <= mux21[31].out.DB_MAX_OUTPUT_PORT_TYPE
a[0] => mux21[0].a1.IN0
a[1] => mux21[1].a1.IN0
a[2] => mux21[2].a1.IN0
a[3] => mux21[3].a1.IN0
a[4] => mux21[4].a1.IN0
a[5] => mux21[5].a1.IN0
a[6] => mux21[6].a1.IN0
a[7] => mux21[7].a1.IN0
a[8] => mux21[8].a1.IN0
a[9] => mux21[9].a1.IN0
a[10] => mux21[10].a1.IN0
a[11] => mux21[11].a1.IN0
a[12] => mux21[12].a1.IN0
a[13] => mux21[13].a1.IN0
a[14] => mux21[14].a1.IN0
a[15] => mux21[15].a1.IN0
a[16] => mux21[16].a1.IN0
a[17] => mux21[17].a1.IN0
a[18] => mux21[18].a1.IN0
a[19] => mux21[19].a1.IN0
a[20] => mux21[20].a1.IN0
a[21] => mux21[21].a1.IN0
a[22] => mux21[22].a1.IN0
a[23] => mux21[23].a1.IN0
a[24] => mux21[24].a1.IN0
a[25] => mux21[25].a1.IN0
a[26] => mux21[26].a1.IN0
a[27] => mux21[27].a1.IN0
a[28] => mux21[28].a1.IN0
a[29] => mux21[29].a1.IN0
a[30] => mux21[30].a1.IN0
a[31] => mux21[31].a1.IN0
b[0] => mux21[0].a2.IN1
b[1] => mux21[1].a2.IN1
b[2] => mux21[2].a2.IN1
b[3] => mux21[3].a2.IN1
b[4] => mux21[4].a2.IN1
b[5] => mux21[5].a2.IN1
b[6] => mux21[6].a2.IN1
b[7] => mux21[7].a2.IN1
b[8] => mux21[8].a2.IN1
b[9] => mux21[9].a2.IN1
b[10] => mux21[10].a2.IN1
b[11] => mux21[11].a2.IN1
b[12] => mux21[12].a2.IN1
b[13] => mux21[13].a2.IN1
b[14] => mux21[14].a2.IN1
b[15] => mux21[15].a2.IN1
b[16] => mux21[16].a2.IN1
b[17] => mux21[17].a2.IN1
b[18] => mux21[18].a2.IN1
b[19] => mux21[19].a2.IN1
b[20] => mux21[20].a2.IN1
b[21] => mux21[21].a2.IN1
b[22] => mux21[22].a2.IN1
b[23] => mux21[23].a2.IN1
b[24] => mux21[24].a2.IN1
b[25] => mux21[25].a2.IN1
b[26] => mux21[26].a2.IN1
b[27] => mux21[27].a2.IN1
b[28] => mux21[28].a2.IN1
b[29] => mux21[29].a2.IN1
b[30] => mux21[30].a2.IN1
b[31] => mux21[31].a2.IN1
sel => n2.DATAIN
sel => mux21[0].a1.IN1
sel => mux21[1].a1.IN1
sel => mux21[2].a1.IN1
sel => mux21[3].a1.IN1
sel => mux21[4].a1.IN1
sel => mux21[5].a1.IN1
sel => mux21[6].a1.IN1
sel => mux21[7].a1.IN1
sel => mux21[8].a1.IN1
sel => mux21[9].a1.IN1
sel => mux21[10].a1.IN1
sel => mux21[11].a1.IN1
sel => mux21[12].a1.IN1
sel => mux21[13].a1.IN1
sel => mux21[14].a1.IN1
sel => mux21[15].a1.IN1
sel => mux21[16].a1.IN1
sel => mux21[17].a1.IN1
sel => mux21[18].a1.IN1
sel => mux21[19].a1.IN1
sel => mux21[20].a1.IN1
sel => mux21[21].a1.IN1
sel => mux21[22].a1.IN1
sel => mux21[23].a1.IN1
sel => mux21[24].a1.IN1
sel => mux21[25].a1.IN1
sel => mux21[26].a1.IN1
sel => mux21[27].a1.IN1
sel => mux21[28].a1.IN1
sel => mux21[29].a1.IN1
sel => mux21[30].a1.IN1
sel => mux21[31].a1.IN1


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|mux32_5:rmm0|mux2_1:mLevel0[2].level0
c[0] <= mux21[0].out.DB_MAX_OUTPUT_PORT_TYPE
c[1] <= mux21[1].out.DB_MAX_OUTPUT_PORT_TYPE
c[2] <= mux21[2].out.DB_MAX_OUTPUT_PORT_TYPE
c[3] <= mux21[3].out.DB_MAX_OUTPUT_PORT_TYPE
c[4] <= mux21[4].out.DB_MAX_OUTPUT_PORT_TYPE
c[5] <= mux21[5].out.DB_MAX_OUTPUT_PORT_TYPE
c[6] <= mux21[6].out.DB_MAX_OUTPUT_PORT_TYPE
c[7] <= mux21[7].out.DB_MAX_OUTPUT_PORT_TYPE
c[8] <= mux21[8].out.DB_MAX_OUTPUT_PORT_TYPE
c[9] <= mux21[9].out.DB_MAX_OUTPUT_PORT_TYPE
c[10] <= mux21[10].out.DB_MAX_OUTPUT_PORT_TYPE
c[11] <= mux21[11].out.DB_MAX_OUTPUT_PORT_TYPE
c[12] <= mux21[12].out.DB_MAX_OUTPUT_PORT_TYPE
c[13] <= mux21[13].out.DB_MAX_OUTPUT_PORT_TYPE
c[14] <= mux21[14].out.DB_MAX_OUTPUT_PORT_TYPE
c[15] <= mux21[15].out.DB_MAX_OUTPUT_PORT_TYPE
c[16] <= mux21[16].out.DB_MAX_OUTPUT_PORT_TYPE
c[17] <= mux21[17].out.DB_MAX_OUTPUT_PORT_TYPE
c[18] <= mux21[18].out.DB_MAX_OUTPUT_PORT_TYPE
c[19] <= mux21[19].out.DB_MAX_OUTPUT_PORT_TYPE
c[20] <= mux21[20].out.DB_MAX_OUTPUT_PORT_TYPE
c[21] <= mux21[21].out.DB_MAX_OUTPUT_PORT_TYPE
c[22] <= mux21[22].out.DB_MAX_OUTPUT_PORT_TYPE
c[23] <= mux21[23].out.DB_MAX_OUTPUT_PORT_TYPE
c[24] <= mux21[24].out.DB_MAX_OUTPUT_PORT_TYPE
c[25] <= mux21[25].out.DB_MAX_OUTPUT_PORT_TYPE
c[26] <= mux21[26].out.DB_MAX_OUTPUT_PORT_TYPE
c[27] <= mux21[27].out.DB_MAX_OUTPUT_PORT_TYPE
c[28] <= mux21[28].out.DB_MAX_OUTPUT_PORT_TYPE
c[29] <= mux21[29].out.DB_MAX_OUTPUT_PORT_TYPE
c[30] <= mux21[30].out.DB_MAX_OUTPUT_PORT_TYPE
c[31] <= mux21[31].out.DB_MAX_OUTPUT_PORT_TYPE
a[0] => mux21[0].a1.IN0
a[1] => mux21[1].a1.IN0
a[2] => mux21[2].a1.IN0
a[3] => mux21[3].a1.IN0
a[4] => mux21[4].a1.IN0
a[5] => mux21[5].a1.IN0
a[6] => mux21[6].a1.IN0
a[7] => mux21[7].a1.IN0
a[8] => mux21[8].a1.IN0
a[9] => mux21[9].a1.IN0
a[10] => mux21[10].a1.IN0
a[11] => mux21[11].a1.IN0
a[12] => mux21[12].a1.IN0
a[13] => mux21[13].a1.IN0
a[14] => mux21[14].a1.IN0
a[15] => mux21[15].a1.IN0
a[16] => mux21[16].a1.IN0
a[17] => mux21[17].a1.IN0
a[18] => mux21[18].a1.IN0
a[19] => mux21[19].a1.IN0
a[20] => mux21[20].a1.IN0
a[21] => mux21[21].a1.IN0
a[22] => mux21[22].a1.IN0
a[23] => mux21[23].a1.IN0
a[24] => mux21[24].a1.IN0
a[25] => mux21[25].a1.IN0
a[26] => mux21[26].a1.IN0
a[27] => mux21[27].a1.IN0
a[28] => mux21[28].a1.IN0
a[29] => mux21[29].a1.IN0
a[30] => mux21[30].a1.IN0
a[31] => mux21[31].a1.IN0
b[0] => mux21[0].a2.IN1
b[1] => mux21[1].a2.IN1
b[2] => mux21[2].a2.IN1
b[3] => mux21[3].a2.IN1
b[4] => mux21[4].a2.IN1
b[5] => mux21[5].a2.IN1
b[6] => mux21[6].a2.IN1
b[7] => mux21[7].a2.IN1
b[8] => mux21[8].a2.IN1
b[9] => mux21[9].a2.IN1
b[10] => mux21[10].a2.IN1
b[11] => mux21[11].a2.IN1
b[12] => mux21[12].a2.IN1
b[13] => mux21[13].a2.IN1
b[14] => mux21[14].a2.IN1
b[15] => mux21[15].a2.IN1
b[16] => mux21[16].a2.IN1
b[17] => mux21[17].a2.IN1
b[18] => mux21[18].a2.IN1
b[19] => mux21[19].a2.IN1
b[20] => mux21[20].a2.IN1
b[21] => mux21[21].a2.IN1
b[22] => mux21[22].a2.IN1
b[23] => mux21[23].a2.IN1
b[24] => mux21[24].a2.IN1
b[25] => mux21[25].a2.IN1
b[26] => mux21[26].a2.IN1
b[27] => mux21[27].a2.IN1
b[28] => mux21[28].a2.IN1
b[29] => mux21[29].a2.IN1
b[30] => mux21[30].a2.IN1
b[31] => mux21[31].a2.IN1
sel => n2.DATAIN
sel => mux21[0].a1.IN1
sel => mux21[1].a1.IN1
sel => mux21[2].a1.IN1
sel => mux21[3].a1.IN1
sel => mux21[4].a1.IN1
sel => mux21[5].a1.IN1
sel => mux21[6].a1.IN1
sel => mux21[7].a1.IN1
sel => mux21[8].a1.IN1
sel => mux21[9].a1.IN1
sel => mux21[10].a1.IN1
sel => mux21[11].a1.IN1
sel => mux21[12].a1.IN1
sel => mux21[13].a1.IN1
sel => mux21[14].a1.IN1
sel => mux21[15].a1.IN1
sel => mux21[16].a1.IN1
sel => mux21[17].a1.IN1
sel => mux21[18].a1.IN1
sel => mux21[19].a1.IN1
sel => mux21[20].a1.IN1
sel => mux21[21].a1.IN1
sel => mux21[22].a1.IN1
sel => mux21[23].a1.IN1
sel => mux21[24].a1.IN1
sel => mux21[25].a1.IN1
sel => mux21[26].a1.IN1
sel => mux21[27].a1.IN1
sel => mux21[28].a1.IN1
sel => mux21[29].a1.IN1
sel => mux21[30].a1.IN1
sel => mux21[31].a1.IN1


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|mux32_5:rmm0|mux2_1:mLevel0[3].level0
c[0] <= mux21[0].out.DB_MAX_OUTPUT_PORT_TYPE
c[1] <= mux21[1].out.DB_MAX_OUTPUT_PORT_TYPE
c[2] <= mux21[2].out.DB_MAX_OUTPUT_PORT_TYPE
c[3] <= mux21[3].out.DB_MAX_OUTPUT_PORT_TYPE
c[4] <= mux21[4].out.DB_MAX_OUTPUT_PORT_TYPE
c[5] <= mux21[5].out.DB_MAX_OUTPUT_PORT_TYPE
c[6] <= mux21[6].out.DB_MAX_OUTPUT_PORT_TYPE
c[7] <= mux21[7].out.DB_MAX_OUTPUT_PORT_TYPE
c[8] <= mux21[8].out.DB_MAX_OUTPUT_PORT_TYPE
c[9] <= mux21[9].out.DB_MAX_OUTPUT_PORT_TYPE
c[10] <= mux21[10].out.DB_MAX_OUTPUT_PORT_TYPE
c[11] <= mux21[11].out.DB_MAX_OUTPUT_PORT_TYPE
c[12] <= mux21[12].out.DB_MAX_OUTPUT_PORT_TYPE
c[13] <= mux21[13].out.DB_MAX_OUTPUT_PORT_TYPE
c[14] <= mux21[14].out.DB_MAX_OUTPUT_PORT_TYPE
c[15] <= mux21[15].out.DB_MAX_OUTPUT_PORT_TYPE
c[16] <= mux21[16].out.DB_MAX_OUTPUT_PORT_TYPE
c[17] <= mux21[17].out.DB_MAX_OUTPUT_PORT_TYPE
c[18] <= mux21[18].out.DB_MAX_OUTPUT_PORT_TYPE
c[19] <= mux21[19].out.DB_MAX_OUTPUT_PORT_TYPE
c[20] <= mux21[20].out.DB_MAX_OUTPUT_PORT_TYPE
c[21] <= mux21[21].out.DB_MAX_OUTPUT_PORT_TYPE
c[22] <= mux21[22].out.DB_MAX_OUTPUT_PORT_TYPE
c[23] <= mux21[23].out.DB_MAX_OUTPUT_PORT_TYPE
c[24] <= mux21[24].out.DB_MAX_OUTPUT_PORT_TYPE
c[25] <= mux21[25].out.DB_MAX_OUTPUT_PORT_TYPE
c[26] <= mux21[26].out.DB_MAX_OUTPUT_PORT_TYPE
c[27] <= mux21[27].out.DB_MAX_OUTPUT_PORT_TYPE
c[28] <= mux21[28].out.DB_MAX_OUTPUT_PORT_TYPE
c[29] <= mux21[29].out.DB_MAX_OUTPUT_PORT_TYPE
c[30] <= mux21[30].out.DB_MAX_OUTPUT_PORT_TYPE
c[31] <= mux21[31].out.DB_MAX_OUTPUT_PORT_TYPE
a[0] => mux21[0].a1.IN0
a[1] => mux21[1].a1.IN0
a[2] => mux21[2].a1.IN0
a[3] => mux21[3].a1.IN0
a[4] => mux21[4].a1.IN0
a[5] => mux21[5].a1.IN0
a[6] => mux21[6].a1.IN0
a[7] => mux21[7].a1.IN0
a[8] => mux21[8].a1.IN0
a[9] => mux21[9].a1.IN0
a[10] => mux21[10].a1.IN0
a[11] => mux21[11].a1.IN0
a[12] => mux21[12].a1.IN0
a[13] => mux21[13].a1.IN0
a[14] => mux21[14].a1.IN0
a[15] => mux21[15].a1.IN0
a[16] => mux21[16].a1.IN0
a[17] => mux21[17].a1.IN0
a[18] => mux21[18].a1.IN0
a[19] => mux21[19].a1.IN0
a[20] => mux21[20].a1.IN0
a[21] => mux21[21].a1.IN0
a[22] => mux21[22].a1.IN0
a[23] => mux21[23].a1.IN0
a[24] => mux21[24].a1.IN0
a[25] => mux21[25].a1.IN0
a[26] => mux21[26].a1.IN0
a[27] => mux21[27].a1.IN0
a[28] => mux21[28].a1.IN0
a[29] => mux21[29].a1.IN0
a[30] => mux21[30].a1.IN0
a[31] => mux21[31].a1.IN0
b[0] => mux21[0].a2.IN1
b[1] => mux21[1].a2.IN1
b[2] => mux21[2].a2.IN1
b[3] => mux21[3].a2.IN1
b[4] => mux21[4].a2.IN1
b[5] => mux21[5].a2.IN1
b[6] => mux21[6].a2.IN1
b[7] => mux21[7].a2.IN1
b[8] => mux21[8].a2.IN1
b[9] => mux21[9].a2.IN1
b[10] => mux21[10].a2.IN1
b[11] => mux21[11].a2.IN1
b[12] => mux21[12].a2.IN1
b[13] => mux21[13].a2.IN1
b[14] => mux21[14].a2.IN1
b[15] => mux21[15].a2.IN1
b[16] => mux21[16].a2.IN1
b[17] => mux21[17].a2.IN1
b[18] => mux21[18].a2.IN1
b[19] => mux21[19].a2.IN1
b[20] => mux21[20].a2.IN1
b[21] => mux21[21].a2.IN1
b[22] => mux21[22].a2.IN1
b[23] => mux21[23].a2.IN1
b[24] => mux21[24].a2.IN1
b[25] => mux21[25].a2.IN1
b[26] => mux21[26].a2.IN1
b[27] => mux21[27].a2.IN1
b[28] => mux21[28].a2.IN1
b[29] => mux21[29].a2.IN1
b[30] => mux21[30].a2.IN1
b[31] => mux21[31].a2.IN1
sel => n2.DATAIN
sel => mux21[0].a1.IN1
sel => mux21[1].a1.IN1
sel => mux21[2].a1.IN1
sel => mux21[3].a1.IN1
sel => mux21[4].a1.IN1
sel => mux21[5].a1.IN1
sel => mux21[6].a1.IN1
sel => mux21[7].a1.IN1
sel => mux21[8].a1.IN1
sel => mux21[9].a1.IN1
sel => mux21[10].a1.IN1
sel => mux21[11].a1.IN1
sel => mux21[12].a1.IN1
sel => mux21[13].a1.IN1
sel => mux21[14].a1.IN1
sel => mux21[15].a1.IN1
sel => mux21[16].a1.IN1
sel => mux21[17].a1.IN1
sel => mux21[18].a1.IN1
sel => mux21[19].a1.IN1
sel => mux21[20].a1.IN1
sel => mux21[21].a1.IN1
sel => mux21[22].a1.IN1
sel => mux21[23].a1.IN1
sel => mux21[24].a1.IN1
sel => mux21[25].a1.IN1
sel => mux21[26].a1.IN1
sel => mux21[27].a1.IN1
sel => mux21[28].a1.IN1
sel => mux21[29].a1.IN1
sel => mux21[30].a1.IN1
sel => mux21[31].a1.IN1


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|mux32_5:rmm0|mux2_1:mLevel0[4].level0
c[0] <= mux21[0].out.DB_MAX_OUTPUT_PORT_TYPE
c[1] <= mux21[1].out.DB_MAX_OUTPUT_PORT_TYPE
c[2] <= mux21[2].out.DB_MAX_OUTPUT_PORT_TYPE
c[3] <= mux21[3].out.DB_MAX_OUTPUT_PORT_TYPE
c[4] <= mux21[4].out.DB_MAX_OUTPUT_PORT_TYPE
c[5] <= mux21[5].out.DB_MAX_OUTPUT_PORT_TYPE
c[6] <= mux21[6].out.DB_MAX_OUTPUT_PORT_TYPE
c[7] <= mux21[7].out.DB_MAX_OUTPUT_PORT_TYPE
c[8] <= mux21[8].out.DB_MAX_OUTPUT_PORT_TYPE
c[9] <= mux21[9].out.DB_MAX_OUTPUT_PORT_TYPE
c[10] <= mux21[10].out.DB_MAX_OUTPUT_PORT_TYPE
c[11] <= mux21[11].out.DB_MAX_OUTPUT_PORT_TYPE
c[12] <= mux21[12].out.DB_MAX_OUTPUT_PORT_TYPE
c[13] <= mux21[13].out.DB_MAX_OUTPUT_PORT_TYPE
c[14] <= mux21[14].out.DB_MAX_OUTPUT_PORT_TYPE
c[15] <= mux21[15].out.DB_MAX_OUTPUT_PORT_TYPE
c[16] <= mux21[16].out.DB_MAX_OUTPUT_PORT_TYPE
c[17] <= mux21[17].out.DB_MAX_OUTPUT_PORT_TYPE
c[18] <= mux21[18].out.DB_MAX_OUTPUT_PORT_TYPE
c[19] <= mux21[19].out.DB_MAX_OUTPUT_PORT_TYPE
c[20] <= mux21[20].out.DB_MAX_OUTPUT_PORT_TYPE
c[21] <= mux21[21].out.DB_MAX_OUTPUT_PORT_TYPE
c[22] <= mux21[22].out.DB_MAX_OUTPUT_PORT_TYPE
c[23] <= mux21[23].out.DB_MAX_OUTPUT_PORT_TYPE
c[24] <= mux21[24].out.DB_MAX_OUTPUT_PORT_TYPE
c[25] <= mux21[25].out.DB_MAX_OUTPUT_PORT_TYPE
c[26] <= mux21[26].out.DB_MAX_OUTPUT_PORT_TYPE
c[27] <= mux21[27].out.DB_MAX_OUTPUT_PORT_TYPE
c[28] <= mux21[28].out.DB_MAX_OUTPUT_PORT_TYPE
c[29] <= mux21[29].out.DB_MAX_OUTPUT_PORT_TYPE
c[30] <= mux21[30].out.DB_MAX_OUTPUT_PORT_TYPE
c[31] <= mux21[31].out.DB_MAX_OUTPUT_PORT_TYPE
a[0] => mux21[0].a1.IN0
a[1] => mux21[1].a1.IN0
a[2] => mux21[2].a1.IN0
a[3] => mux21[3].a1.IN0
a[4] => mux21[4].a1.IN0
a[5] => mux21[5].a1.IN0
a[6] => mux21[6].a1.IN0
a[7] => mux21[7].a1.IN0
a[8] => mux21[8].a1.IN0
a[9] => mux21[9].a1.IN0
a[10] => mux21[10].a1.IN0
a[11] => mux21[11].a1.IN0
a[12] => mux21[12].a1.IN0
a[13] => mux21[13].a1.IN0
a[14] => mux21[14].a1.IN0
a[15] => mux21[15].a1.IN0
a[16] => mux21[16].a1.IN0
a[17] => mux21[17].a1.IN0
a[18] => mux21[18].a1.IN0
a[19] => mux21[19].a1.IN0
a[20] => mux21[20].a1.IN0
a[21] => mux21[21].a1.IN0
a[22] => mux21[22].a1.IN0
a[23] => mux21[23].a1.IN0
a[24] => mux21[24].a1.IN0
a[25] => mux21[25].a1.IN0
a[26] => mux21[26].a1.IN0
a[27] => mux21[27].a1.IN0
a[28] => mux21[28].a1.IN0
a[29] => mux21[29].a1.IN0
a[30] => mux21[30].a1.IN0
a[31] => mux21[31].a1.IN0
b[0] => mux21[0].a2.IN1
b[1] => mux21[1].a2.IN1
b[2] => mux21[2].a2.IN1
b[3] => mux21[3].a2.IN1
b[4] => mux21[4].a2.IN1
b[5] => mux21[5].a2.IN1
b[6] => mux21[6].a2.IN1
b[7] => mux21[7].a2.IN1
b[8] => mux21[8].a2.IN1
b[9] => mux21[9].a2.IN1
b[10] => mux21[10].a2.IN1
b[11] => mux21[11].a2.IN1
b[12] => mux21[12].a2.IN1
b[13] => mux21[13].a2.IN1
b[14] => mux21[14].a2.IN1
b[15] => mux21[15].a2.IN1
b[16] => mux21[16].a2.IN1
b[17] => mux21[17].a2.IN1
b[18] => mux21[18].a2.IN1
b[19] => mux21[19].a2.IN1
b[20] => mux21[20].a2.IN1
b[21] => mux21[21].a2.IN1
b[22] => mux21[22].a2.IN1
b[23] => mux21[23].a2.IN1
b[24] => mux21[24].a2.IN1
b[25] => mux21[25].a2.IN1
b[26] => mux21[26].a2.IN1
b[27] => mux21[27].a2.IN1
b[28] => mux21[28].a2.IN1
b[29] => mux21[29].a2.IN1
b[30] => mux21[30].a2.IN1
b[31] => mux21[31].a2.IN1
sel => n2.DATAIN
sel => mux21[0].a1.IN1
sel => mux21[1].a1.IN1
sel => mux21[2].a1.IN1
sel => mux21[3].a1.IN1
sel => mux21[4].a1.IN1
sel => mux21[5].a1.IN1
sel => mux21[6].a1.IN1
sel => mux21[7].a1.IN1
sel => mux21[8].a1.IN1
sel => mux21[9].a1.IN1
sel => mux21[10].a1.IN1
sel => mux21[11].a1.IN1
sel => mux21[12].a1.IN1
sel => mux21[13].a1.IN1
sel => mux21[14].a1.IN1
sel => mux21[15].a1.IN1
sel => mux21[16].a1.IN1
sel => mux21[17].a1.IN1
sel => mux21[18].a1.IN1
sel => mux21[19].a1.IN1
sel => mux21[20].a1.IN1
sel => mux21[21].a1.IN1
sel => mux21[22].a1.IN1
sel => mux21[23].a1.IN1
sel => mux21[24].a1.IN1
sel => mux21[25].a1.IN1
sel => mux21[26].a1.IN1
sel => mux21[27].a1.IN1
sel => mux21[28].a1.IN1
sel => mux21[29].a1.IN1
sel => mux21[30].a1.IN1
sel => mux21[31].a1.IN1


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|mux32_5:rmm0|mux2_1:mLevel0[5].level0
c[0] <= mux21[0].out.DB_MAX_OUTPUT_PORT_TYPE
c[1] <= mux21[1].out.DB_MAX_OUTPUT_PORT_TYPE
c[2] <= mux21[2].out.DB_MAX_OUTPUT_PORT_TYPE
c[3] <= mux21[3].out.DB_MAX_OUTPUT_PORT_TYPE
c[4] <= mux21[4].out.DB_MAX_OUTPUT_PORT_TYPE
c[5] <= mux21[5].out.DB_MAX_OUTPUT_PORT_TYPE
c[6] <= mux21[6].out.DB_MAX_OUTPUT_PORT_TYPE
c[7] <= mux21[7].out.DB_MAX_OUTPUT_PORT_TYPE
c[8] <= mux21[8].out.DB_MAX_OUTPUT_PORT_TYPE
c[9] <= mux21[9].out.DB_MAX_OUTPUT_PORT_TYPE
c[10] <= mux21[10].out.DB_MAX_OUTPUT_PORT_TYPE
c[11] <= mux21[11].out.DB_MAX_OUTPUT_PORT_TYPE
c[12] <= mux21[12].out.DB_MAX_OUTPUT_PORT_TYPE
c[13] <= mux21[13].out.DB_MAX_OUTPUT_PORT_TYPE
c[14] <= mux21[14].out.DB_MAX_OUTPUT_PORT_TYPE
c[15] <= mux21[15].out.DB_MAX_OUTPUT_PORT_TYPE
c[16] <= mux21[16].out.DB_MAX_OUTPUT_PORT_TYPE
c[17] <= mux21[17].out.DB_MAX_OUTPUT_PORT_TYPE
c[18] <= mux21[18].out.DB_MAX_OUTPUT_PORT_TYPE
c[19] <= mux21[19].out.DB_MAX_OUTPUT_PORT_TYPE
c[20] <= mux21[20].out.DB_MAX_OUTPUT_PORT_TYPE
c[21] <= mux21[21].out.DB_MAX_OUTPUT_PORT_TYPE
c[22] <= mux21[22].out.DB_MAX_OUTPUT_PORT_TYPE
c[23] <= mux21[23].out.DB_MAX_OUTPUT_PORT_TYPE
c[24] <= mux21[24].out.DB_MAX_OUTPUT_PORT_TYPE
c[25] <= mux21[25].out.DB_MAX_OUTPUT_PORT_TYPE
c[26] <= mux21[26].out.DB_MAX_OUTPUT_PORT_TYPE
c[27] <= mux21[27].out.DB_MAX_OUTPUT_PORT_TYPE
c[28] <= mux21[28].out.DB_MAX_OUTPUT_PORT_TYPE
c[29] <= mux21[29].out.DB_MAX_OUTPUT_PORT_TYPE
c[30] <= mux21[30].out.DB_MAX_OUTPUT_PORT_TYPE
c[31] <= mux21[31].out.DB_MAX_OUTPUT_PORT_TYPE
a[0] => mux21[0].a1.IN0
a[1] => mux21[1].a1.IN0
a[2] => mux21[2].a1.IN0
a[3] => mux21[3].a1.IN0
a[4] => mux21[4].a1.IN0
a[5] => mux21[5].a1.IN0
a[6] => mux21[6].a1.IN0
a[7] => mux21[7].a1.IN0
a[8] => mux21[8].a1.IN0
a[9] => mux21[9].a1.IN0
a[10] => mux21[10].a1.IN0
a[11] => mux21[11].a1.IN0
a[12] => mux21[12].a1.IN0
a[13] => mux21[13].a1.IN0
a[14] => mux21[14].a1.IN0
a[15] => mux21[15].a1.IN0
a[16] => mux21[16].a1.IN0
a[17] => mux21[17].a1.IN0
a[18] => mux21[18].a1.IN0
a[19] => mux21[19].a1.IN0
a[20] => mux21[20].a1.IN0
a[21] => mux21[21].a1.IN0
a[22] => mux21[22].a1.IN0
a[23] => mux21[23].a1.IN0
a[24] => mux21[24].a1.IN0
a[25] => mux21[25].a1.IN0
a[26] => mux21[26].a1.IN0
a[27] => mux21[27].a1.IN0
a[28] => mux21[28].a1.IN0
a[29] => mux21[29].a1.IN0
a[30] => mux21[30].a1.IN0
a[31] => mux21[31].a1.IN0
b[0] => mux21[0].a2.IN1
b[1] => mux21[1].a2.IN1
b[2] => mux21[2].a2.IN1
b[3] => mux21[3].a2.IN1
b[4] => mux21[4].a2.IN1
b[5] => mux21[5].a2.IN1
b[6] => mux21[6].a2.IN1
b[7] => mux21[7].a2.IN1
b[8] => mux21[8].a2.IN1
b[9] => mux21[9].a2.IN1
b[10] => mux21[10].a2.IN1
b[11] => mux21[11].a2.IN1
b[12] => mux21[12].a2.IN1
b[13] => mux21[13].a2.IN1
b[14] => mux21[14].a2.IN1
b[15] => mux21[15].a2.IN1
b[16] => mux21[16].a2.IN1
b[17] => mux21[17].a2.IN1
b[18] => mux21[18].a2.IN1
b[19] => mux21[19].a2.IN1
b[20] => mux21[20].a2.IN1
b[21] => mux21[21].a2.IN1
b[22] => mux21[22].a2.IN1
b[23] => mux21[23].a2.IN1
b[24] => mux21[24].a2.IN1
b[25] => mux21[25].a2.IN1
b[26] => mux21[26].a2.IN1
b[27] => mux21[27].a2.IN1
b[28] => mux21[28].a2.IN1
b[29] => mux21[29].a2.IN1
b[30] => mux21[30].a2.IN1
b[31] => mux21[31].a2.IN1
sel => n2.DATAIN
sel => mux21[0].a1.IN1
sel => mux21[1].a1.IN1
sel => mux21[2].a1.IN1
sel => mux21[3].a1.IN1
sel => mux21[4].a1.IN1
sel => mux21[5].a1.IN1
sel => mux21[6].a1.IN1
sel => mux21[7].a1.IN1
sel => mux21[8].a1.IN1
sel => mux21[9].a1.IN1
sel => mux21[10].a1.IN1
sel => mux21[11].a1.IN1
sel => mux21[12].a1.IN1
sel => mux21[13].a1.IN1
sel => mux21[14].a1.IN1
sel => mux21[15].a1.IN1
sel => mux21[16].a1.IN1
sel => mux21[17].a1.IN1
sel => mux21[18].a1.IN1
sel => mux21[19].a1.IN1
sel => mux21[20].a1.IN1
sel => mux21[21].a1.IN1
sel => mux21[22].a1.IN1
sel => mux21[23].a1.IN1
sel => mux21[24].a1.IN1
sel => mux21[25].a1.IN1
sel => mux21[26].a1.IN1
sel => mux21[27].a1.IN1
sel => mux21[28].a1.IN1
sel => mux21[29].a1.IN1
sel => mux21[30].a1.IN1
sel => mux21[31].a1.IN1


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|mux32_5:rmm0|mux2_1:mLevel0[6].level0
c[0] <= mux21[0].out.DB_MAX_OUTPUT_PORT_TYPE
c[1] <= mux21[1].out.DB_MAX_OUTPUT_PORT_TYPE
c[2] <= mux21[2].out.DB_MAX_OUTPUT_PORT_TYPE
c[3] <= mux21[3].out.DB_MAX_OUTPUT_PORT_TYPE
c[4] <= mux21[4].out.DB_MAX_OUTPUT_PORT_TYPE
c[5] <= mux21[5].out.DB_MAX_OUTPUT_PORT_TYPE
c[6] <= mux21[6].out.DB_MAX_OUTPUT_PORT_TYPE
c[7] <= mux21[7].out.DB_MAX_OUTPUT_PORT_TYPE
c[8] <= mux21[8].out.DB_MAX_OUTPUT_PORT_TYPE
c[9] <= mux21[9].out.DB_MAX_OUTPUT_PORT_TYPE
c[10] <= mux21[10].out.DB_MAX_OUTPUT_PORT_TYPE
c[11] <= mux21[11].out.DB_MAX_OUTPUT_PORT_TYPE
c[12] <= mux21[12].out.DB_MAX_OUTPUT_PORT_TYPE
c[13] <= mux21[13].out.DB_MAX_OUTPUT_PORT_TYPE
c[14] <= mux21[14].out.DB_MAX_OUTPUT_PORT_TYPE
c[15] <= mux21[15].out.DB_MAX_OUTPUT_PORT_TYPE
c[16] <= mux21[16].out.DB_MAX_OUTPUT_PORT_TYPE
c[17] <= mux21[17].out.DB_MAX_OUTPUT_PORT_TYPE
c[18] <= mux21[18].out.DB_MAX_OUTPUT_PORT_TYPE
c[19] <= mux21[19].out.DB_MAX_OUTPUT_PORT_TYPE
c[20] <= mux21[20].out.DB_MAX_OUTPUT_PORT_TYPE
c[21] <= mux21[21].out.DB_MAX_OUTPUT_PORT_TYPE
c[22] <= mux21[22].out.DB_MAX_OUTPUT_PORT_TYPE
c[23] <= mux21[23].out.DB_MAX_OUTPUT_PORT_TYPE
c[24] <= mux21[24].out.DB_MAX_OUTPUT_PORT_TYPE
c[25] <= mux21[25].out.DB_MAX_OUTPUT_PORT_TYPE
c[26] <= mux21[26].out.DB_MAX_OUTPUT_PORT_TYPE
c[27] <= mux21[27].out.DB_MAX_OUTPUT_PORT_TYPE
c[28] <= mux21[28].out.DB_MAX_OUTPUT_PORT_TYPE
c[29] <= mux21[29].out.DB_MAX_OUTPUT_PORT_TYPE
c[30] <= mux21[30].out.DB_MAX_OUTPUT_PORT_TYPE
c[31] <= mux21[31].out.DB_MAX_OUTPUT_PORT_TYPE
a[0] => mux21[0].a1.IN0
a[1] => mux21[1].a1.IN0
a[2] => mux21[2].a1.IN0
a[3] => mux21[3].a1.IN0
a[4] => mux21[4].a1.IN0
a[5] => mux21[5].a1.IN0
a[6] => mux21[6].a1.IN0
a[7] => mux21[7].a1.IN0
a[8] => mux21[8].a1.IN0
a[9] => mux21[9].a1.IN0
a[10] => mux21[10].a1.IN0
a[11] => mux21[11].a1.IN0
a[12] => mux21[12].a1.IN0
a[13] => mux21[13].a1.IN0
a[14] => mux21[14].a1.IN0
a[15] => mux21[15].a1.IN0
a[16] => mux21[16].a1.IN0
a[17] => mux21[17].a1.IN0
a[18] => mux21[18].a1.IN0
a[19] => mux21[19].a1.IN0
a[20] => mux21[20].a1.IN0
a[21] => mux21[21].a1.IN0
a[22] => mux21[22].a1.IN0
a[23] => mux21[23].a1.IN0
a[24] => mux21[24].a1.IN0
a[25] => mux21[25].a1.IN0
a[26] => mux21[26].a1.IN0
a[27] => mux21[27].a1.IN0
a[28] => mux21[28].a1.IN0
a[29] => mux21[29].a1.IN0
a[30] => mux21[30].a1.IN0
a[31] => mux21[31].a1.IN0
b[0] => mux21[0].a2.IN1
b[1] => mux21[1].a2.IN1
b[2] => mux21[2].a2.IN1
b[3] => mux21[3].a2.IN1
b[4] => mux21[4].a2.IN1
b[5] => mux21[5].a2.IN1
b[6] => mux21[6].a2.IN1
b[7] => mux21[7].a2.IN1
b[8] => mux21[8].a2.IN1
b[9] => mux21[9].a2.IN1
b[10] => mux21[10].a2.IN1
b[11] => mux21[11].a2.IN1
b[12] => mux21[12].a2.IN1
b[13] => mux21[13].a2.IN1
b[14] => mux21[14].a2.IN1
b[15] => mux21[15].a2.IN1
b[16] => mux21[16].a2.IN1
b[17] => mux21[17].a2.IN1
b[18] => mux21[18].a2.IN1
b[19] => mux21[19].a2.IN1
b[20] => mux21[20].a2.IN1
b[21] => mux21[21].a2.IN1
b[22] => mux21[22].a2.IN1
b[23] => mux21[23].a2.IN1
b[24] => mux21[24].a2.IN1
b[25] => mux21[25].a2.IN1
b[26] => mux21[26].a2.IN1
b[27] => mux21[27].a2.IN1
b[28] => mux21[28].a2.IN1
b[29] => mux21[29].a2.IN1
b[30] => mux21[30].a2.IN1
b[31] => mux21[31].a2.IN1
sel => n2.DATAIN
sel => mux21[0].a1.IN1
sel => mux21[1].a1.IN1
sel => mux21[2].a1.IN1
sel => mux21[3].a1.IN1
sel => mux21[4].a1.IN1
sel => mux21[5].a1.IN1
sel => mux21[6].a1.IN1
sel => mux21[7].a1.IN1
sel => mux21[8].a1.IN1
sel => mux21[9].a1.IN1
sel => mux21[10].a1.IN1
sel => mux21[11].a1.IN1
sel => mux21[12].a1.IN1
sel => mux21[13].a1.IN1
sel => mux21[14].a1.IN1
sel => mux21[15].a1.IN1
sel => mux21[16].a1.IN1
sel => mux21[17].a1.IN1
sel => mux21[18].a1.IN1
sel => mux21[19].a1.IN1
sel => mux21[20].a1.IN1
sel => mux21[21].a1.IN1
sel => mux21[22].a1.IN1
sel => mux21[23].a1.IN1
sel => mux21[24].a1.IN1
sel => mux21[25].a1.IN1
sel => mux21[26].a1.IN1
sel => mux21[27].a1.IN1
sel => mux21[28].a1.IN1
sel => mux21[29].a1.IN1
sel => mux21[30].a1.IN1
sel => mux21[31].a1.IN1


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|mux32_5:rmm0|mux2_1:mLevel0[7].level0
c[0] <= mux21[0].out.DB_MAX_OUTPUT_PORT_TYPE
c[1] <= mux21[1].out.DB_MAX_OUTPUT_PORT_TYPE
c[2] <= mux21[2].out.DB_MAX_OUTPUT_PORT_TYPE
c[3] <= mux21[3].out.DB_MAX_OUTPUT_PORT_TYPE
c[4] <= mux21[4].out.DB_MAX_OUTPUT_PORT_TYPE
c[5] <= mux21[5].out.DB_MAX_OUTPUT_PORT_TYPE
c[6] <= mux21[6].out.DB_MAX_OUTPUT_PORT_TYPE
c[7] <= mux21[7].out.DB_MAX_OUTPUT_PORT_TYPE
c[8] <= mux21[8].out.DB_MAX_OUTPUT_PORT_TYPE
c[9] <= mux21[9].out.DB_MAX_OUTPUT_PORT_TYPE
c[10] <= mux21[10].out.DB_MAX_OUTPUT_PORT_TYPE
c[11] <= mux21[11].out.DB_MAX_OUTPUT_PORT_TYPE
c[12] <= mux21[12].out.DB_MAX_OUTPUT_PORT_TYPE
c[13] <= mux21[13].out.DB_MAX_OUTPUT_PORT_TYPE
c[14] <= mux21[14].out.DB_MAX_OUTPUT_PORT_TYPE
c[15] <= mux21[15].out.DB_MAX_OUTPUT_PORT_TYPE
c[16] <= mux21[16].out.DB_MAX_OUTPUT_PORT_TYPE
c[17] <= mux21[17].out.DB_MAX_OUTPUT_PORT_TYPE
c[18] <= mux21[18].out.DB_MAX_OUTPUT_PORT_TYPE
c[19] <= mux21[19].out.DB_MAX_OUTPUT_PORT_TYPE
c[20] <= mux21[20].out.DB_MAX_OUTPUT_PORT_TYPE
c[21] <= mux21[21].out.DB_MAX_OUTPUT_PORT_TYPE
c[22] <= mux21[22].out.DB_MAX_OUTPUT_PORT_TYPE
c[23] <= mux21[23].out.DB_MAX_OUTPUT_PORT_TYPE
c[24] <= mux21[24].out.DB_MAX_OUTPUT_PORT_TYPE
c[25] <= mux21[25].out.DB_MAX_OUTPUT_PORT_TYPE
c[26] <= mux21[26].out.DB_MAX_OUTPUT_PORT_TYPE
c[27] <= mux21[27].out.DB_MAX_OUTPUT_PORT_TYPE
c[28] <= mux21[28].out.DB_MAX_OUTPUT_PORT_TYPE
c[29] <= mux21[29].out.DB_MAX_OUTPUT_PORT_TYPE
c[30] <= mux21[30].out.DB_MAX_OUTPUT_PORT_TYPE
c[31] <= mux21[31].out.DB_MAX_OUTPUT_PORT_TYPE
a[0] => mux21[0].a1.IN0
a[1] => mux21[1].a1.IN0
a[2] => mux21[2].a1.IN0
a[3] => mux21[3].a1.IN0
a[4] => mux21[4].a1.IN0
a[5] => mux21[5].a1.IN0
a[6] => mux21[6].a1.IN0
a[7] => mux21[7].a1.IN0
a[8] => mux21[8].a1.IN0
a[9] => mux21[9].a1.IN0
a[10] => mux21[10].a1.IN0
a[11] => mux21[11].a1.IN0
a[12] => mux21[12].a1.IN0
a[13] => mux21[13].a1.IN0
a[14] => mux21[14].a1.IN0
a[15] => mux21[15].a1.IN0
a[16] => mux21[16].a1.IN0
a[17] => mux21[17].a1.IN0
a[18] => mux21[18].a1.IN0
a[19] => mux21[19].a1.IN0
a[20] => mux21[20].a1.IN0
a[21] => mux21[21].a1.IN0
a[22] => mux21[22].a1.IN0
a[23] => mux21[23].a1.IN0
a[24] => mux21[24].a1.IN0
a[25] => mux21[25].a1.IN0
a[26] => mux21[26].a1.IN0
a[27] => mux21[27].a1.IN0
a[28] => mux21[28].a1.IN0
a[29] => mux21[29].a1.IN0
a[30] => mux21[30].a1.IN0
a[31] => mux21[31].a1.IN0
b[0] => mux21[0].a2.IN1
b[1] => mux21[1].a2.IN1
b[2] => mux21[2].a2.IN1
b[3] => mux21[3].a2.IN1
b[4] => mux21[4].a2.IN1
b[5] => mux21[5].a2.IN1
b[6] => mux21[6].a2.IN1
b[7] => mux21[7].a2.IN1
b[8] => mux21[8].a2.IN1
b[9] => mux21[9].a2.IN1
b[10] => mux21[10].a2.IN1
b[11] => mux21[11].a2.IN1
b[12] => mux21[12].a2.IN1
b[13] => mux21[13].a2.IN1
b[14] => mux21[14].a2.IN1
b[15] => mux21[15].a2.IN1
b[16] => mux21[16].a2.IN1
b[17] => mux21[17].a2.IN1
b[18] => mux21[18].a2.IN1
b[19] => mux21[19].a2.IN1
b[20] => mux21[20].a2.IN1
b[21] => mux21[21].a2.IN1
b[22] => mux21[22].a2.IN1
b[23] => mux21[23].a2.IN1
b[24] => mux21[24].a2.IN1
b[25] => mux21[25].a2.IN1
b[26] => mux21[26].a2.IN1
b[27] => mux21[27].a2.IN1
b[28] => mux21[28].a2.IN1
b[29] => mux21[29].a2.IN1
b[30] => mux21[30].a2.IN1
b[31] => mux21[31].a2.IN1
sel => n2.DATAIN
sel => mux21[0].a1.IN1
sel => mux21[1].a1.IN1
sel => mux21[2].a1.IN1
sel => mux21[3].a1.IN1
sel => mux21[4].a1.IN1
sel => mux21[5].a1.IN1
sel => mux21[6].a1.IN1
sel => mux21[7].a1.IN1
sel => mux21[8].a1.IN1
sel => mux21[9].a1.IN1
sel => mux21[10].a1.IN1
sel => mux21[11].a1.IN1
sel => mux21[12].a1.IN1
sel => mux21[13].a1.IN1
sel => mux21[14].a1.IN1
sel => mux21[15].a1.IN1
sel => mux21[16].a1.IN1
sel => mux21[17].a1.IN1
sel => mux21[18].a1.IN1
sel => mux21[19].a1.IN1
sel => mux21[20].a1.IN1
sel => mux21[21].a1.IN1
sel => mux21[22].a1.IN1
sel => mux21[23].a1.IN1
sel => mux21[24].a1.IN1
sel => mux21[25].a1.IN1
sel => mux21[26].a1.IN1
sel => mux21[27].a1.IN1
sel => mux21[28].a1.IN1
sel => mux21[29].a1.IN1
sel => mux21[30].a1.IN1
sel => mux21[31].a1.IN1


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|mux32_5:rmm0|mux2_1:mLevel0[8].level0
c[0] <= mux21[0].out.DB_MAX_OUTPUT_PORT_TYPE
c[1] <= mux21[1].out.DB_MAX_OUTPUT_PORT_TYPE
c[2] <= mux21[2].out.DB_MAX_OUTPUT_PORT_TYPE
c[3] <= mux21[3].out.DB_MAX_OUTPUT_PORT_TYPE
c[4] <= mux21[4].out.DB_MAX_OUTPUT_PORT_TYPE
c[5] <= mux21[5].out.DB_MAX_OUTPUT_PORT_TYPE
c[6] <= mux21[6].out.DB_MAX_OUTPUT_PORT_TYPE
c[7] <= mux21[7].out.DB_MAX_OUTPUT_PORT_TYPE
c[8] <= mux21[8].out.DB_MAX_OUTPUT_PORT_TYPE
c[9] <= mux21[9].out.DB_MAX_OUTPUT_PORT_TYPE
c[10] <= mux21[10].out.DB_MAX_OUTPUT_PORT_TYPE
c[11] <= mux21[11].out.DB_MAX_OUTPUT_PORT_TYPE
c[12] <= mux21[12].out.DB_MAX_OUTPUT_PORT_TYPE
c[13] <= mux21[13].out.DB_MAX_OUTPUT_PORT_TYPE
c[14] <= mux21[14].out.DB_MAX_OUTPUT_PORT_TYPE
c[15] <= mux21[15].out.DB_MAX_OUTPUT_PORT_TYPE
c[16] <= mux21[16].out.DB_MAX_OUTPUT_PORT_TYPE
c[17] <= mux21[17].out.DB_MAX_OUTPUT_PORT_TYPE
c[18] <= mux21[18].out.DB_MAX_OUTPUT_PORT_TYPE
c[19] <= mux21[19].out.DB_MAX_OUTPUT_PORT_TYPE
c[20] <= mux21[20].out.DB_MAX_OUTPUT_PORT_TYPE
c[21] <= mux21[21].out.DB_MAX_OUTPUT_PORT_TYPE
c[22] <= mux21[22].out.DB_MAX_OUTPUT_PORT_TYPE
c[23] <= mux21[23].out.DB_MAX_OUTPUT_PORT_TYPE
c[24] <= mux21[24].out.DB_MAX_OUTPUT_PORT_TYPE
c[25] <= mux21[25].out.DB_MAX_OUTPUT_PORT_TYPE
c[26] <= mux21[26].out.DB_MAX_OUTPUT_PORT_TYPE
c[27] <= mux21[27].out.DB_MAX_OUTPUT_PORT_TYPE
c[28] <= mux21[28].out.DB_MAX_OUTPUT_PORT_TYPE
c[29] <= mux21[29].out.DB_MAX_OUTPUT_PORT_TYPE
c[30] <= mux21[30].out.DB_MAX_OUTPUT_PORT_TYPE
c[31] <= mux21[31].out.DB_MAX_OUTPUT_PORT_TYPE
a[0] => mux21[0].a1.IN0
a[1] => mux21[1].a1.IN0
a[2] => mux21[2].a1.IN0
a[3] => mux21[3].a1.IN0
a[4] => mux21[4].a1.IN0
a[5] => mux21[5].a1.IN0
a[6] => mux21[6].a1.IN0
a[7] => mux21[7].a1.IN0
a[8] => mux21[8].a1.IN0
a[9] => mux21[9].a1.IN0
a[10] => mux21[10].a1.IN0
a[11] => mux21[11].a1.IN0
a[12] => mux21[12].a1.IN0
a[13] => mux21[13].a1.IN0
a[14] => mux21[14].a1.IN0
a[15] => mux21[15].a1.IN0
a[16] => mux21[16].a1.IN0
a[17] => mux21[17].a1.IN0
a[18] => mux21[18].a1.IN0
a[19] => mux21[19].a1.IN0
a[20] => mux21[20].a1.IN0
a[21] => mux21[21].a1.IN0
a[22] => mux21[22].a1.IN0
a[23] => mux21[23].a1.IN0
a[24] => mux21[24].a1.IN0
a[25] => mux21[25].a1.IN0
a[26] => mux21[26].a1.IN0
a[27] => mux21[27].a1.IN0
a[28] => mux21[28].a1.IN0
a[29] => mux21[29].a1.IN0
a[30] => mux21[30].a1.IN0
a[31] => mux21[31].a1.IN0
b[0] => mux21[0].a2.IN1
b[1] => mux21[1].a2.IN1
b[2] => mux21[2].a2.IN1
b[3] => mux21[3].a2.IN1
b[4] => mux21[4].a2.IN1
b[5] => mux21[5].a2.IN1
b[6] => mux21[6].a2.IN1
b[7] => mux21[7].a2.IN1
b[8] => mux21[8].a2.IN1
b[9] => mux21[9].a2.IN1
b[10] => mux21[10].a2.IN1
b[11] => mux21[11].a2.IN1
b[12] => mux21[12].a2.IN1
b[13] => mux21[13].a2.IN1
b[14] => mux21[14].a2.IN1
b[15] => mux21[15].a2.IN1
b[16] => mux21[16].a2.IN1
b[17] => mux21[17].a2.IN1
b[18] => mux21[18].a2.IN1
b[19] => mux21[19].a2.IN1
b[20] => mux21[20].a2.IN1
b[21] => mux21[21].a2.IN1
b[22] => mux21[22].a2.IN1
b[23] => mux21[23].a2.IN1
b[24] => mux21[24].a2.IN1
b[25] => mux21[25].a2.IN1
b[26] => mux21[26].a2.IN1
b[27] => mux21[27].a2.IN1
b[28] => mux21[28].a2.IN1
b[29] => mux21[29].a2.IN1
b[30] => mux21[30].a2.IN1
b[31] => mux21[31].a2.IN1
sel => n2.DATAIN
sel => mux21[0].a1.IN1
sel => mux21[1].a1.IN1
sel => mux21[2].a1.IN1
sel => mux21[3].a1.IN1
sel => mux21[4].a1.IN1
sel => mux21[5].a1.IN1
sel => mux21[6].a1.IN1
sel => mux21[7].a1.IN1
sel => mux21[8].a1.IN1
sel => mux21[9].a1.IN1
sel => mux21[10].a1.IN1
sel => mux21[11].a1.IN1
sel => mux21[12].a1.IN1
sel => mux21[13].a1.IN1
sel => mux21[14].a1.IN1
sel => mux21[15].a1.IN1
sel => mux21[16].a1.IN1
sel => mux21[17].a1.IN1
sel => mux21[18].a1.IN1
sel => mux21[19].a1.IN1
sel => mux21[20].a1.IN1
sel => mux21[21].a1.IN1
sel => mux21[22].a1.IN1
sel => mux21[23].a1.IN1
sel => mux21[24].a1.IN1
sel => mux21[25].a1.IN1
sel => mux21[26].a1.IN1
sel => mux21[27].a1.IN1
sel => mux21[28].a1.IN1
sel => mux21[29].a1.IN1
sel => mux21[30].a1.IN1
sel => mux21[31].a1.IN1


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|mux32_5:rmm0|mux2_1:mLevel0[9].level0
c[0] <= mux21[0].out.DB_MAX_OUTPUT_PORT_TYPE
c[1] <= mux21[1].out.DB_MAX_OUTPUT_PORT_TYPE
c[2] <= mux21[2].out.DB_MAX_OUTPUT_PORT_TYPE
c[3] <= mux21[3].out.DB_MAX_OUTPUT_PORT_TYPE
c[4] <= mux21[4].out.DB_MAX_OUTPUT_PORT_TYPE
c[5] <= mux21[5].out.DB_MAX_OUTPUT_PORT_TYPE
c[6] <= mux21[6].out.DB_MAX_OUTPUT_PORT_TYPE
c[7] <= mux21[7].out.DB_MAX_OUTPUT_PORT_TYPE
c[8] <= mux21[8].out.DB_MAX_OUTPUT_PORT_TYPE
c[9] <= mux21[9].out.DB_MAX_OUTPUT_PORT_TYPE
c[10] <= mux21[10].out.DB_MAX_OUTPUT_PORT_TYPE
c[11] <= mux21[11].out.DB_MAX_OUTPUT_PORT_TYPE
c[12] <= mux21[12].out.DB_MAX_OUTPUT_PORT_TYPE
c[13] <= mux21[13].out.DB_MAX_OUTPUT_PORT_TYPE
c[14] <= mux21[14].out.DB_MAX_OUTPUT_PORT_TYPE
c[15] <= mux21[15].out.DB_MAX_OUTPUT_PORT_TYPE
c[16] <= mux21[16].out.DB_MAX_OUTPUT_PORT_TYPE
c[17] <= mux21[17].out.DB_MAX_OUTPUT_PORT_TYPE
c[18] <= mux21[18].out.DB_MAX_OUTPUT_PORT_TYPE
c[19] <= mux21[19].out.DB_MAX_OUTPUT_PORT_TYPE
c[20] <= mux21[20].out.DB_MAX_OUTPUT_PORT_TYPE
c[21] <= mux21[21].out.DB_MAX_OUTPUT_PORT_TYPE
c[22] <= mux21[22].out.DB_MAX_OUTPUT_PORT_TYPE
c[23] <= mux21[23].out.DB_MAX_OUTPUT_PORT_TYPE
c[24] <= mux21[24].out.DB_MAX_OUTPUT_PORT_TYPE
c[25] <= mux21[25].out.DB_MAX_OUTPUT_PORT_TYPE
c[26] <= mux21[26].out.DB_MAX_OUTPUT_PORT_TYPE
c[27] <= mux21[27].out.DB_MAX_OUTPUT_PORT_TYPE
c[28] <= mux21[28].out.DB_MAX_OUTPUT_PORT_TYPE
c[29] <= mux21[29].out.DB_MAX_OUTPUT_PORT_TYPE
c[30] <= mux21[30].out.DB_MAX_OUTPUT_PORT_TYPE
c[31] <= mux21[31].out.DB_MAX_OUTPUT_PORT_TYPE
a[0] => mux21[0].a1.IN0
a[1] => mux21[1].a1.IN0
a[2] => mux21[2].a1.IN0
a[3] => mux21[3].a1.IN0
a[4] => mux21[4].a1.IN0
a[5] => mux21[5].a1.IN0
a[6] => mux21[6].a1.IN0
a[7] => mux21[7].a1.IN0
a[8] => mux21[8].a1.IN0
a[9] => mux21[9].a1.IN0
a[10] => mux21[10].a1.IN0
a[11] => mux21[11].a1.IN0
a[12] => mux21[12].a1.IN0
a[13] => mux21[13].a1.IN0
a[14] => mux21[14].a1.IN0
a[15] => mux21[15].a1.IN0
a[16] => mux21[16].a1.IN0
a[17] => mux21[17].a1.IN0
a[18] => mux21[18].a1.IN0
a[19] => mux21[19].a1.IN0
a[20] => mux21[20].a1.IN0
a[21] => mux21[21].a1.IN0
a[22] => mux21[22].a1.IN0
a[23] => mux21[23].a1.IN0
a[24] => mux21[24].a1.IN0
a[25] => mux21[25].a1.IN0
a[26] => mux21[26].a1.IN0
a[27] => mux21[27].a1.IN0
a[28] => mux21[28].a1.IN0
a[29] => mux21[29].a1.IN0
a[30] => mux21[30].a1.IN0
a[31] => mux21[31].a1.IN0
b[0] => mux21[0].a2.IN1
b[1] => mux21[1].a2.IN1
b[2] => mux21[2].a2.IN1
b[3] => mux21[3].a2.IN1
b[4] => mux21[4].a2.IN1
b[5] => mux21[5].a2.IN1
b[6] => mux21[6].a2.IN1
b[7] => mux21[7].a2.IN1
b[8] => mux21[8].a2.IN1
b[9] => mux21[9].a2.IN1
b[10] => mux21[10].a2.IN1
b[11] => mux21[11].a2.IN1
b[12] => mux21[12].a2.IN1
b[13] => mux21[13].a2.IN1
b[14] => mux21[14].a2.IN1
b[15] => mux21[15].a2.IN1
b[16] => mux21[16].a2.IN1
b[17] => mux21[17].a2.IN1
b[18] => mux21[18].a2.IN1
b[19] => mux21[19].a2.IN1
b[20] => mux21[20].a2.IN1
b[21] => mux21[21].a2.IN1
b[22] => mux21[22].a2.IN1
b[23] => mux21[23].a2.IN1
b[24] => mux21[24].a2.IN1
b[25] => mux21[25].a2.IN1
b[26] => mux21[26].a2.IN1
b[27] => mux21[27].a2.IN1
b[28] => mux21[28].a2.IN1
b[29] => mux21[29].a2.IN1
b[30] => mux21[30].a2.IN1
b[31] => mux21[31].a2.IN1
sel => n2.DATAIN
sel => mux21[0].a1.IN1
sel => mux21[1].a1.IN1
sel => mux21[2].a1.IN1
sel => mux21[3].a1.IN1
sel => mux21[4].a1.IN1
sel => mux21[5].a1.IN1
sel => mux21[6].a1.IN1
sel => mux21[7].a1.IN1
sel => mux21[8].a1.IN1
sel => mux21[9].a1.IN1
sel => mux21[10].a1.IN1
sel => mux21[11].a1.IN1
sel => mux21[12].a1.IN1
sel => mux21[13].a1.IN1
sel => mux21[14].a1.IN1
sel => mux21[15].a1.IN1
sel => mux21[16].a1.IN1
sel => mux21[17].a1.IN1
sel => mux21[18].a1.IN1
sel => mux21[19].a1.IN1
sel => mux21[20].a1.IN1
sel => mux21[21].a1.IN1
sel => mux21[22].a1.IN1
sel => mux21[23].a1.IN1
sel => mux21[24].a1.IN1
sel => mux21[25].a1.IN1
sel => mux21[26].a1.IN1
sel => mux21[27].a1.IN1
sel => mux21[28].a1.IN1
sel => mux21[29].a1.IN1
sel => mux21[30].a1.IN1
sel => mux21[31].a1.IN1


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|mux32_5:rmm0|mux2_1:mLevel0[10].level0
c[0] <= mux21[0].out.DB_MAX_OUTPUT_PORT_TYPE
c[1] <= mux21[1].out.DB_MAX_OUTPUT_PORT_TYPE
c[2] <= mux21[2].out.DB_MAX_OUTPUT_PORT_TYPE
c[3] <= mux21[3].out.DB_MAX_OUTPUT_PORT_TYPE
c[4] <= mux21[4].out.DB_MAX_OUTPUT_PORT_TYPE
c[5] <= mux21[5].out.DB_MAX_OUTPUT_PORT_TYPE
c[6] <= mux21[6].out.DB_MAX_OUTPUT_PORT_TYPE
c[7] <= mux21[7].out.DB_MAX_OUTPUT_PORT_TYPE
c[8] <= mux21[8].out.DB_MAX_OUTPUT_PORT_TYPE
c[9] <= mux21[9].out.DB_MAX_OUTPUT_PORT_TYPE
c[10] <= mux21[10].out.DB_MAX_OUTPUT_PORT_TYPE
c[11] <= mux21[11].out.DB_MAX_OUTPUT_PORT_TYPE
c[12] <= mux21[12].out.DB_MAX_OUTPUT_PORT_TYPE
c[13] <= mux21[13].out.DB_MAX_OUTPUT_PORT_TYPE
c[14] <= mux21[14].out.DB_MAX_OUTPUT_PORT_TYPE
c[15] <= mux21[15].out.DB_MAX_OUTPUT_PORT_TYPE
c[16] <= mux21[16].out.DB_MAX_OUTPUT_PORT_TYPE
c[17] <= mux21[17].out.DB_MAX_OUTPUT_PORT_TYPE
c[18] <= mux21[18].out.DB_MAX_OUTPUT_PORT_TYPE
c[19] <= mux21[19].out.DB_MAX_OUTPUT_PORT_TYPE
c[20] <= mux21[20].out.DB_MAX_OUTPUT_PORT_TYPE
c[21] <= mux21[21].out.DB_MAX_OUTPUT_PORT_TYPE
c[22] <= mux21[22].out.DB_MAX_OUTPUT_PORT_TYPE
c[23] <= mux21[23].out.DB_MAX_OUTPUT_PORT_TYPE
c[24] <= mux21[24].out.DB_MAX_OUTPUT_PORT_TYPE
c[25] <= mux21[25].out.DB_MAX_OUTPUT_PORT_TYPE
c[26] <= mux21[26].out.DB_MAX_OUTPUT_PORT_TYPE
c[27] <= mux21[27].out.DB_MAX_OUTPUT_PORT_TYPE
c[28] <= mux21[28].out.DB_MAX_OUTPUT_PORT_TYPE
c[29] <= mux21[29].out.DB_MAX_OUTPUT_PORT_TYPE
c[30] <= mux21[30].out.DB_MAX_OUTPUT_PORT_TYPE
c[31] <= mux21[31].out.DB_MAX_OUTPUT_PORT_TYPE
a[0] => mux21[0].a1.IN0
a[1] => mux21[1].a1.IN0
a[2] => mux21[2].a1.IN0
a[3] => mux21[3].a1.IN0
a[4] => mux21[4].a1.IN0
a[5] => mux21[5].a1.IN0
a[6] => mux21[6].a1.IN0
a[7] => mux21[7].a1.IN0
a[8] => mux21[8].a1.IN0
a[9] => mux21[9].a1.IN0
a[10] => mux21[10].a1.IN0
a[11] => mux21[11].a1.IN0
a[12] => mux21[12].a1.IN0
a[13] => mux21[13].a1.IN0
a[14] => mux21[14].a1.IN0
a[15] => mux21[15].a1.IN0
a[16] => mux21[16].a1.IN0
a[17] => mux21[17].a1.IN0
a[18] => mux21[18].a1.IN0
a[19] => mux21[19].a1.IN0
a[20] => mux21[20].a1.IN0
a[21] => mux21[21].a1.IN0
a[22] => mux21[22].a1.IN0
a[23] => mux21[23].a1.IN0
a[24] => mux21[24].a1.IN0
a[25] => mux21[25].a1.IN0
a[26] => mux21[26].a1.IN0
a[27] => mux21[27].a1.IN0
a[28] => mux21[28].a1.IN0
a[29] => mux21[29].a1.IN0
a[30] => mux21[30].a1.IN0
a[31] => mux21[31].a1.IN0
b[0] => mux21[0].a2.IN1
b[1] => mux21[1].a2.IN1
b[2] => mux21[2].a2.IN1
b[3] => mux21[3].a2.IN1
b[4] => mux21[4].a2.IN1
b[5] => mux21[5].a2.IN1
b[6] => mux21[6].a2.IN1
b[7] => mux21[7].a2.IN1
b[8] => mux21[8].a2.IN1
b[9] => mux21[9].a2.IN1
b[10] => mux21[10].a2.IN1
b[11] => mux21[11].a2.IN1
b[12] => mux21[12].a2.IN1
b[13] => mux21[13].a2.IN1
b[14] => mux21[14].a2.IN1
b[15] => mux21[15].a2.IN1
b[16] => mux21[16].a2.IN1
b[17] => mux21[17].a2.IN1
b[18] => mux21[18].a2.IN1
b[19] => mux21[19].a2.IN1
b[20] => mux21[20].a2.IN1
b[21] => mux21[21].a2.IN1
b[22] => mux21[22].a2.IN1
b[23] => mux21[23].a2.IN1
b[24] => mux21[24].a2.IN1
b[25] => mux21[25].a2.IN1
b[26] => mux21[26].a2.IN1
b[27] => mux21[27].a2.IN1
b[28] => mux21[28].a2.IN1
b[29] => mux21[29].a2.IN1
b[30] => mux21[30].a2.IN1
b[31] => mux21[31].a2.IN1
sel => n2.DATAIN
sel => mux21[0].a1.IN1
sel => mux21[1].a1.IN1
sel => mux21[2].a1.IN1
sel => mux21[3].a1.IN1
sel => mux21[4].a1.IN1
sel => mux21[5].a1.IN1
sel => mux21[6].a1.IN1
sel => mux21[7].a1.IN1
sel => mux21[8].a1.IN1
sel => mux21[9].a1.IN1
sel => mux21[10].a1.IN1
sel => mux21[11].a1.IN1
sel => mux21[12].a1.IN1
sel => mux21[13].a1.IN1
sel => mux21[14].a1.IN1
sel => mux21[15].a1.IN1
sel => mux21[16].a1.IN1
sel => mux21[17].a1.IN1
sel => mux21[18].a1.IN1
sel => mux21[19].a1.IN1
sel => mux21[20].a1.IN1
sel => mux21[21].a1.IN1
sel => mux21[22].a1.IN1
sel => mux21[23].a1.IN1
sel => mux21[24].a1.IN1
sel => mux21[25].a1.IN1
sel => mux21[26].a1.IN1
sel => mux21[27].a1.IN1
sel => mux21[28].a1.IN1
sel => mux21[29].a1.IN1
sel => mux21[30].a1.IN1
sel => mux21[31].a1.IN1


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|mux32_5:rmm0|mux2_1:mLevel0[11].level0
c[0] <= mux21[0].out.DB_MAX_OUTPUT_PORT_TYPE
c[1] <= mux21[1].out.DB_MAX_OUTPUT_PORT_TYPE
c[2] <= mux21[2].out.DB_MAX_OUTPUT_PORT_TYPE
c[3] <= mux21[3].out.DB_MAX_OUTPUT_PORT_TYPE
c[4] <= mux21[4].out.DB_MAX_OUTPUT_PORT_TYPE
c[5] <= mux21[5].out.DB_MAX_OUTPUT_PORT_TYPE
c[6] <= mux21[6].out.DB_MAX_OUTPUT_PORT_TYPE
c[7] <= mux21[7].out.DB_MAX_OUTPUT_PORT_TYPE
c[8] <= mux21[8].out.DB_MAX_OUTPUT_PORT_TYPE
c[9] <= mux21[9].out.DB_MAX_OUTPUT_PORT_TYPE
c[10] <= mux21[10].out.DB_MAX_OUTPUT_PORT_TYPE
c[11] <= mux21[11].out.DB_MAX_OUTPUT_PORT_TYPE
c[12] <= mux21[12].out.DB_MAX_OUTPUT_PORT_TYPE
c[13] <= mux21[13].out.DB_MAX_OUTPUT_PORT_TYPE
c[14] <= mux21[14].out.DB_MAX_OUTPUT_PORT_TYPE
c[15] <= mux21[15].out.DB_MAX_OUTPUT_PORT_TYPE
c[16] <= mux21[16].out.DB_MAX_OUTPUT_PORT_TYPE
c[17] <= mux21[17].out.DB_MAX_OUTPUT_PORT_TYPE
c[18] <= mux21[18].out.DB_MAX_OUTPUT_PORT_TYPE
c[19] <= mux21[19].out.DB_MAX_OUTPUT_PORT_TYPE
c[20] <= mux21[20].out.DB_MAX_OUTPUT_PORT_TYPE
c[21] <= mux21[21].out.DB_MAX_OUTPUT_PORT_TYPE
c[22] <= mux21[22].out.DB_MAX_OUTPUT_PORT_TYPE
c[23] <= mux21[23].out.DB_MAX_OUTPUT_PORT_TYPE
c[24] <= mux21[24].out.DB_MAX_OUTPUT_PORT_TYPE
c[25] <= mux21[25].out.DB_MAX_OUTPUT_PORT_TYPE
c[26] <= mux21[26].out.DB_MAX_OUTPUT_PORT_TYPE
c[27] <= mux21[27].out.DB_MAX_OUTPUT_PORT_TYPE
c[28] <= mux21[28].out.DB_MAX_OUTPUT_PORT_TYPE
c[29] <= mux21[29].out.DB_MAX_OUTPUT_PORT_TYPE
c[30] <= mux21[30].out.DB_MAX_OUTPUT_PORT_TYPE
c[31] <= mux21[31].out.DB_MAX_OUTPUT_PORT_TYPE
a[0] => mux21[0].a1.IN0
a[1] => mux21[1].a1.IN0
a[2] => mux21[2].a1.IN0
a[3] => mux21[3].a1.IN0
a[4] => mux21[4].a1.IN0
a[5] => mux21[5].a1.IN0
a[6] => mux21[6].a1.IN0
a[7] => mux21[7].a1.IN0
a[8] => mux21[8].a1.IN0
a[9] => mux21[9].a1.IN0
a[10] => mux21[10].a1.IN0
a[11] => mux21[11].a1.IN0
a[12] => mux21[12].a1.IN0
a[13] => mux21[13].a1.IN0
a[14] => mux21[14].a1.IN0
a[15] => mux21[15].a1.IN0
a[16] => mux21[16].a1.IN0
a[17] => mux21[17].a1.IN0
a[18] => mux21[18].a1.IN0
a[19] => mux21[19].a1.IN0
a[20] => mux21[20].a1.IN0
a[21] => mux21[21].a1.IN0
a[22] => mux21[22].a1.IN0
a[23] => mux21[23].a1.IN0
a[24] => mux21[24].a1.IN0
a[25] => mux21[25].a1.IN0
a[26] => mux21[26].a1.IN0
a[27] => mux21[27].a1.IN0
a[28] => mux21[28].a1.IN0
a[29] => mux21[29].a1.IN0
a[30] => mux21[30].a1.IN0
a[31] => mux21[31].a1.IN0
b[0] => mux21[0].a2.IN1
b[1] => mux21[1].a2.IN1
b[2] => mux21[2].a2.IN1
b[3] => mux21[3].a2.IN1
b[4] => mux21[4].a2.IN1
b[5] => mux21[5].a2.IN1
b[6] => mux21[6].a2.IN1
b[7] => mux21[7].a2.IN1
b[8] => mux21[8].a2.IN1
b[9] => mux21[9].a2.IN1
b[10] => mux21[10].a2.IN1
b[11] => mux21[11].a2.IN1
b[12] => mux21[12].a2.IN1
b[13] => mux21[13].a2.IN1
b[14] => mux21[14].a2.IN1
b[15] => mux21[15].a2.IN1
b[16] => mux21[16].a2.IN1
b[17] => mux21[17].a2.IN1
b[18] => mux21[18].a2.IN1
b[19] => mux21[19].a2.IN1
b[20] => mux21[20].a2.IN1
b[21] => mux21[21].a2.IN1
b[22] => mux21[22].a2.IN1
b[23] => mux21[23].a2.IN1
b[24] => mux21[24].a2.IN1
b[25] => mux21[25].a2.IN1
b[26] => mux21[26].a2.IN1
b[27] => mux21[27].a2.IN1
b[28] => mux21[28].a2.IN1
b[29] => mux21[29].a2.IN1
b[30] => mux21[30].a2.IN1
b[31] => mux21[31].a2.IN1
sel => n2.DATAIN
sel => mux21[0].a1.IN1
sel => mux21[1].a1.IN1
sel => mux21[2].a1.IN1
sel => mux21[3].a1.IN1
sel => mux21[4].a1.IN1
sel => mux21[5].a1.IN1
sel => mux21[6].a1.IN1
sel => mux21[7].a1.IN1
sel => mux21[8].a1.IN1
sel => mux21[9].a1.IN1
sel => mux21[10].a1.IN1
sel => mux21[11].a1.IN1
sel => mux21[12].a1.IN1
sel => mux21[13].a1.IN1
sel => mux21[14].a1.IN1
sel => mux21[15].a1.IN1
sel => mux21[16].a1.IN1
sel => mux21[17].a1.IN1
sel => mux21[18].a1.IN1
sel => mux21[19].a1.IN1
sel => mux21[20].a1.IN1
sel => mux21[21].a1.IN1
sel => mux21[22].a1.IN1
sel => mux21[23].a1.IN1
sel => mux21[24].a1.IN1
sel => mux21[25].a1.IN1
sel => mux21[26].a1.IN1
sel => mux21[27].a1.IN1
sel => mux21[28].a1.IN1
sel => mux21[29].a1.IN1
sel => mux21[30].a1.IN1
sel => mux21[31].a1.IN1


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|mux32_5:rmm0|mux2_1:mLevel0[12].level0
c[0] <= mux21[0].out.DB_MAX_OUTPUT_PORT_TYPE
c[1] <= mux21[1].out.DB_MAX_OUTPUT_PORT_TYPE
c[2] <= mux21[2].out.DB_MAX_OUTPUT_PORT_TYPE
c[3] <= mux21[3].out.DB_MAX_OUTPUT_PORT_TYPE
c[4] <= mux21[4].out.DB_MAX_OUTPUT_PORT_TYPE
c[5] <= mux21[5].out.DB_MAX_OUTPUT_PORT_TYPE
c[6] <= mux21[6].out.DB_MAX_OUTPUT_PORT_TYPE
c[7] <= mux21[7].out.DB_MAX_OUTPUT_PORT_TYPE
c[8] <= mux21[8].out.DB_MAX_OUTPUT_PORT_TYPE
c[9] <= mux21[9].out.DB_MAX_OUTPUT_PORT_TYPE
c[10] <= mux21[10].out.DB_MAX_OUTPUT_PORT_TYPE
c[11] <= mux21[11].out.DB_MAX_OUTPUT_PORT_TYPE
c[12] <= mux21[12].out.DB_MAX_OUTPUT_PORT_TYPE
c[13] <= mux21[13].out.DB_MAX_OUTPUT_PORT_TYPE
c[14] <= mux21[14].out.DB_MAX_OUTPUT_PORT_TYPE
c[15] <= mux21[15].out.DB_MAX_OUTPUT_PORT_TYPE
c[16] <= mux21[16].out.DB_MAX_OUTPUT_PORT_TYPE
c[17] <= mux21[17].out.DB_MAX_OUTPUT_PORT_TYPE
c[18] <= mux21[18].out.DB_MAX_OUTPUT_PORT_TYPE
c[19] <= mux21[19].out.DB_MAX_OUTPUT_PORT_TYPE
c[20] <= mux21[20].out.DB_MAX_OUTPUT_PORT_TYPE
c[21] <= mux21[21].out.DB_MAX_OUTPUT_PORT_TYPE
c[22] <= mux21[22].out.DB_MAX_OUTPUT_PORT_TYPE
c[23] <= mux21[23].out.DB_MAX_OUTPUT_PORT_TYPE
c[24] <= mux21[24].out.DB_MAX_OUTPUT_PORT_TYPE
c[25] <= mux21[25].out.DB_MAX_OUTPUT_PORT_TYPE
c[26] <= mux21[26].out.DB_MAX_OUTPUT_PORT_TYPE
c[27] <= mux21[27].out.DB_MAX_OUTPUT_PORT_TYPE
c[28] <= mux21[28].out.DB_MAX_OUTPUT_PORT_TYPE
c[29] <= mux21[29].out.DB_MAX_OUTPUT_PORT_TYPE
c[30] <= mux21[30].out.DB_MAX_OUTPUT_PORT_TYPE
c[31] <= mux21[31].out.DB_MAX_OUTPUT_PORT_TYPE
a[0] => mux21[0].a1.IN0
a[1] => mux21[1].a1.IN0
a[2] => mux21[2].a1.IN0
a[3] => mux21[3].a1.IN0
a[4] => mux21[4].a1.IN0
a[5] => mux21[5].a1.IN0
a[6] => mux21[6].a1.IN0
a[7] => mux21[7].a1.IN0
a[8] => mux21[8].a1.IN0
a[9] => mux21[9].a1.IN0
a[10] => mux21[10].a1.IN0
a[11] => mux21[11].a1.IN0
a[12] => mux21[12].a1.IN0
a[13] => mux21[13].a1.IN0
a[14] => mux21[14].a1.IN0
a[15] => mux21[15].a1.IN0
a[16] => mux21[16].a1.IN0
a[17] => mux21[17].a1.IN0
a[18] => mux21[18].a1.IN0
a[19] => mux21[19].a1.IN0
a[20] => mux21[20].a1.IN0
a[21] => mux21[21].a1.IN0
a[22] => mux21[22].a1.IN0
a[23] => mux21[23].a1.IN0
a[24] => mux21[24].a1.IN0
a[25] => mux21[25].a1.IN0
a[26] => mux21[26].a1.IN0
a[27] => mux21[27].a1.IN0
a[28] => mux21[28].a1.IN0
a[29] => mux21[29].a1.IN0
a[30] => mux21[30].a1.IN0
a[31] => mux21[31].a1.IN0
b[0] => mux21[0].a2.IN1
b[1] => mux21[1].a2.IN1
b[2] => mux21[2].a2.IN1
b[3] => mux21[3].a2.IN1
b[4] => mux21[4].a2.IN1
b[5] => mux21[5].a2.IN1
b[6] => mux21[6].a2.IN1
b[7] => mux21[7].a2.IN1
b[8] => mux21[8].a2.IN1
b[9] => mux21[9].a2.IN1
b[10] => mux21[10].a2.IN1
b[11] => mux21[11].a2.IN1
b[12] => mux21[12].a2.IN1
b[13] => mux21[13].a2.IN1
b[14] => mux21[14].a2.IN1
b[15] => mux21[15].a2.IN1
b[16] => mux21[16].a2.IN1
b[17] => mux21[17].a2.IN1
b[18] => mux21[18].a2.IN1
b[19] => mux21[19].a2.IN1
b[20] => mux21[20].a2.IN1
b[21] => mux21[21].a2.IN1
b[22] => mux21[22].a2.IN1
b[23] => mux21[23].a2.IN1
b[24] => mux21[24].a2.IN1
b[25] => mux21[25].a2.IN1
b[26] => mux21[26].a2.IN1
b[27] => mux21[27].a2.IN1
b[28] => mux21[28].a2.IN1
b[29] => mux21[29].a2.IN1
b[30] => mux21[30].a2.IN1
b[31] => mux21[31].a2.IN1
sel => n2.DATAIN
sel => mux21[0].a1.IN1
sel => mux21[1].a1.IN1
sel => mux21[2].a1.IN1
sel => mux21[3].a1.IN1
sel => mux21[4].a1.IN1
sel => mux21[5].a1.IN1
sel => mux21[6].a1.IN1
sel => mux21[7].a1.IN1
sel => mux21[8].a1.IN1
sel => mux21[9].a1.IN1
sel => mux21[10].a1.IN1
sel => mux21[11].a1.IN1
sel => mux21[12].a1.IN1
sel => mux21[13].a1.IN1
sel => mux21[14].a1.IN1
sel => mux21[15].a1.IN1
sel => mux21[16].a1.IN1
sel => mux21[17].a1.IN1
sel => mux21[18].a1.IN1
sel => mux21[19].a1.IN1
sel => mux21[20].a1.IN1
sel => mux21[21].a1.IN1
sel => mux21[22].a1.IN1
sel => mux21[23].a1.IN1
sel => mux21[24].a1.IN1
sel => mux21[25].a1.IN1
sel => mux21[26].a1.IN1
sel => mux21[27].a1.IN1
sel => mux21[28].a1.IN1
sel => mux21[29].a1.IN1
sel => mux21[30].a1.IN1
sel => mux21[31].a1.IN1


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|mux32_5:rmm0|mux2_1:mLevel0[13].level0
c[0] <= mux21[0].out.DB_MAX_OUTPUT_PORT_TYPE
c[1] <= mux21[1].out.DB_MAX_OUTPUT_PORT_TYPE
c[2] <= mux21[2].out.DB_MAX_OUTPUT_PORT_TYPE
c[3] <= mux21[3].out.DB_MAX_OUTPUT_PORT_TYPE
c[4] <= mux21[4].out.DB_MAX_OUTPUT_PORT_TYPE
c[5] <= mux21[5].out.DB_MAX_OUTPUT_PORT_TYPE
c[6] <= mux21[6].out.DB_MAX_OUTPUT_PORT_TYPE
c[7] <= mux21[7].out.DB_MAX_OUTPUT_PORT_TYPE
c[8] <= mux21[8].out.DB_MAX_OUTPUT_PORT_TYPE
c[9] <= mux21[9].out.DB_MAX_OUTPUT_PORT_TYPE
c[10] <= mux21[10].out.DB_MAX_OUTPUT_PORT_TYPE
c[11] <= mux21[11].out.DB_MAX_OUTPUT_PORT_TYPE
c[12] <= mux21[12].out.DB_MAX_OUTPUT_PORT_TYPE
c[13] <= mux21[13].out.DB_MAX_OUTPUT_PORT_TYPE
c[14] <= mux21[14].out.DB_MAX_OUTPUT_PORT_TYPE
c[15] <= mux21[15].out.DB_MAX_OUTPUT_PORT_TYPE
c[16] <= mux21[16].out.DB_MAX_OUTPUT_PORT_TYPE
c[17] <= mux21[17].out.DB_MAX_OUTPUT_PORT_TYPE
c[18] <= mux21[18].out.DB_MAX_OUTPUT_PORT_TYPE
c[19] <= mux21[19].out.DB_MAX_OUTPUT_PORT_TYPE
c[20] <= mux21[20].out.DB_MAX_OUTPUT_PORT_TYPE
c[21] <= mux21[21].out.DB_MAX_OUTPUT_PORT_TYPE
c[22] <= mux21[22].out.DB_MAX_OUTPUT_PORT_TYPE
c[23] <= mux21[23].out.DB_MAX_OUTPUT_PORT_TYPE
c[24] <= mux21[24].out.DB_MAX_OUTPUT_PORT_TYPE
c[25] <= mux21[25].out.DB_MAX_OUTPUT_PORT_TYPE
c[26] <= mux21[26].out.DB_MAX_OUTPUT_PORT_TYPE
c[27] <= mux21[27].out.DB_MAX_OUTPUT_PORT_TYPE
c[28] <= mux21[28].out.DB_MAX_OUTPUT_PORT_TYPE
c[29] <= mux21[29].out.DB_MAX_OUTPUT_PORT_TYPE
c[30] <= mux21[30].out.DB_MAX_OUTPUT_PORT_TYPE
c[31] <= mux21[31].out.DB_MAX_OUTPUT_PORT_TYPE
a[0] => mux21[0].a1.IN0
a[1] => mux21[1].a1.IN0
a[2] => mux21[2].a1.IN0
a[3] => mux21[3].a1.IN0
a[4] => mux21[4].a1.IN0
a[5] => mux21[5].a1.IN0
a[6] => mux21[6].a1.IN0
a[7] => mux21[7].a1.IN0
a[8] => mux21[8].a1.IN0
a[9] => mux21[9].a1.IN0
a[10] => mux21[10].a1.IN0
a[11] => mux21[11].a1.IN0
a[12] => mux21[12].a1.IN0
a[13] => mux21[13].a1.IN0
a[14] => mux21[14].a1.IN0
a[15] => mux21[15].a1.IN0
a[16] => mux21[16].a1.IN0
a[17] => mux21[17].a1.IN0
a[18] => mux21[18].a1.IN0
a[19] => mux21[19].a1.IN0
a[20] => mux21[20].a1.IN0
a[21] => mux21[21].a1.IN0
a[22] => mux21[22].a1.IN0
a[23] => mux21[23].a1.IN0
a[24] => mux21[24].a1.IN0
a[25] => mux21[25].a1.IN0
a[26] => mux21[26].a1.IN0
a[27] => mux21[27].a1.IN0
a[28] => mux21[28].a1.IN0
a[29] => mux21[29].a1.IN0
a[30] => mux21[30].a1.IN0
a[31] => mux21[31].a1.IN0
b[0] => mux21[0].a2.IN1
b[1] => mux21[1].a2.IN1
b[2] => mux21[2].a2.IN1
b[3] => mux21[3].a2.IN1
b[4] => mux21[4].a2.IN1
b[5] => mux21[5].a2.IN1
b[6] => mux21[6].a2.IN1
b[7] => mux21[7].a2.IN1
b[8] => mux21[8].a2.IN1
b[9] => mux21[9].a2.IN1
b[10] => mux21[10].a2.IN1
b[11] => mux21[11].a2.IN1
b[12] => mux21[12].a2.IN1
b[13] => mux21[13].a2.IN1
b[14] => mux21[14].a2.IN1
b[15] => mux21[15].a2.IN1
b[16] => mux21[16].a2.IN1
b[17] => mux21[17].a2.IN1
b[18] => mux21[18].a2.IN1
b[19] => mux21[19].a2.IN1
b[20] => mux21[20].a2.IN1
b[21] => mux21[21].a2.IN1
b[22] => mux21[22].a2.IN1
b[23] => mux21[23].a2.IN1
b[24] => mux21[24].a2.IN1
b[25] => mux21[25].a2.IN1
b[26] => mux21[26].a2.IN1
b[27] => mux21[27].a2.IN1
b[28] => mux21[28].a2.IN1
b[29] => mux21[29].a2.IN1
b[30] => mux21[30].a2.IN1
b[31] => mux21[31].a2.IN1
sel => n2.DATAIN
sel => mux21[0].a1.IN1
sel => mux21[1].a1.IN1
sel => mux21[2].a1.IN1
sel => mux21[3].a1.IN1
sel => mux21[4].a1.IN1
sel => mux21[5].a1.IN1
sel => mux21[6].a1.IN1
sel => mux21[7].a1.IN1
sel => mux21[8].a1.IN1
sel => mux21[9].a1.IN1
sel => mux21[10].a1.IN1
sel => mux21[11].a1.IN1
sel => mux21[12].a1.IN1
sel => mux21[13].a1.IN1
sel => mux21[14].a1.IN1
sel => mux21[15].a1.IN1
sel => mux21[16].a1.IN1
sel => mux21[17].a1.IN1
sel => mux21[18].a1.IN1
sel => mux21[19].a1.IN1
sel => mux21[20].a1.IN1
sel => mux21[21].a1.IN1
sel => mux21[22].a1.IN1
sel => mux21[23].a1.IN1
sel => mux21[24].a1.IN1
sel => mux21[25].a1.IN1
sel => mux21[26].a1.IN1
sel => mux21[27].a1.IN1
sel => mux21[28].a1.IN1
sel => mux21[29].a1.IN1
sel => mux21[30].a1.IN1
sel => mux21[31].a1.IN1


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|mux32_5:rmm0|mux2_1:mLevel0[14].level0
c[0] <= mux21[0].out.DB_MAX_OUTPUT_PORT_TYPE
c[1] <= mux21[1].out.DB_MAX_OUTPUT_PORT_TYPE
c[2] <= mux21[2].out.DB_MAX_OUTPUT_PORT_TYPE
c[3] <= mux21[3].out.DB_MAX_OUTPUT_PORT_TYPE
c[4] <= mux21[4].out.DB_MAX_OUTPUT_PORT_TYPE
c[5] <= mux21[5].out.DB_MAX_OUTPUT_PORT_TYPE
c[6] <= mux21[6].out.DB_MAX_OUTPUT_PORT_TYPE
c[7] <= mux21[7].out.DB_MAX_OUTPUT_PORT_TYPE
c[8] <= mux21[8].out.DB_MAX_OUTPUT_PORT_TYPE
c[9] <= mux21[9].out.DB_MAX_OUTPUT_PORT_TYPE
c[10] <= mux21[10].out.DB_MAX_OUTPUT_PORT_TYPE
c[11] <= mux21[11].out.DB_MAX_OUTPUT_PORT_TYPE
c[12] <= mux21[12].out.DB_MAX_OUTPUT_PORT_TYPE
c[13] <= mux21[13].out.DB_MAX_OUTPUT_PORT_TYPE
c[14] <= mux21[14].out.DB_MAX_OUTPUT_PORT_TYPE
c[15] <= mux21[15].out.DB_MAX_OUTPUT_PORT_TYPE
c[16] <= mux21[16].out.DB_MAX_OUTPUT_PORT_TYPE
c[17] <= mux21[17].out.DB_MAX_OUTPUT_PORT_TYPE
c[18] <= mux21[18].out.DB_MAX_OUTPUT_PORT_TYPE
c[19] <= mux21[19].out.DB_MAX_OUTPUT_PORT_TYPE
c[20] <= mux21[20].out.DB_MAX_OUTPUT_PORT_TYPE
c[21] <= mux21[21].out.DB_MAX_OUTPUT_PORT_TYPE
c[22] <= mux21[22].out.DB_MAX_OUTPUT_PORT_TYPE
c[23] <= mux21[23].out.DB_MAX_OUTPUT_PORT_TYPE
c[24] <= mux21[24].out.DB_MAX_OUTPUT_PORT_TYPE
c[25] <= mux21[25].out.DB_MAX_OUTPUT_PORT_TYPE
c[26] <= mux21[26].out.DB_MAX_OUTPUT_PORT_TYPE
c[27] <= mux21[27].out.DB_MAX_OUTPUT_PORT_TYPE
c[28] <= mux21[28].out.DB_MAX_OUTPUT_PORT_TYPE
c[29] <= mux21[29].out.DB_MAX_OUTPUT_PORT_TYPE
c[30] <= mux21[30].out.DB_MAX_OUTPUT_PORT_TYPE
c[31] <= mux21[31].out.DB_MAX_OUTPUT_PORT_TYPE
a[0] => mux21[0].a1.IN0
a[1] => mux21[1].a1.IN0
a[2] => mux21[2].a1.IN0
a[3] => mux21[3].a1.IN0
a[4] => mux21[4].a1.IN0
a[5] => mux21[5].a1.IN0
a[6] => mux21[6].a1.IN0
a[7] => mux21[7].a1.IN0
a[8] => mux21[8].a1.IN0
a[9] => mux21[9].a1.IN0
a[10] => mux21[10].a1.IN0
a[11] => mux21[11].a1.IN0
a[12] => mux21[12].a1.IN0
a[13] => mux21[13].a1.IN0
a[14] => mux21[14].a1.IN0
a[15] => mux21[15].a1.IN0
a[16] => mux21[16].a1.IN0
a[17] => mux21[17].a1.IN0
a[18] => mux21[18].a1.IN0
a[19] => mux21[19].a1.IN0
a[20] => mux21[20].a1.IN0
a[21] => mux21[21].a1.IN0
a[22] => mux21[22].a1.IN0
a[23] => mux21[23].a1.IN0
a[24] => mux21[24].a1.IN0
a[25] => mux21[25].a1.IN0
a[26] => mux21[26].a1.IN0
a[27] => mux21[27].a1.IN0
a[28] => mux21[28].a1.IN0
a[29] => mux21[29].a1.IN0
a[30] => mux21[30].a1.IN0
a[31] => mux21[31].a1.IN0
b[0] => mux21[0].a2.IN1
b[1] => mux21[1].a2.IN1
b[2] => mux21[2].a2.IN1
b[3] => mux21[3].a2.IN1
b[4] => mux21[4].a2.IN1
b[5] => mux21[5].a2.IN1
b[6] => mux21[6].a2.IN1
b[7] => mux21[7].a2.IN1
b[8] => mux21[8].a2.IN1
b[9] => mux21[9].a2.IN1
b[10] => mux21[10].a2.IN1
b[11] => mux21[11].a2.IN1
b[12] => mux21[12].a2.IN1
b[13] => mux21[13].a2.IN1
b[14] => mux21[14].a2.IN1
b[15] => mux21[15].a2.IN1
b[16] => mux21[16].a2.IN1
b[17] => mux21[17].a2.IN1
b[18] => mux21[18].a2.IN1
b[19] => mux21[19].a2.IN1
b[20] => mux21[20].a2.IN1
b[21] => mux21[21].a2.IN1
b[22] => mux21[22].a2.IN1
b[23] => mux21[23].a2.IN1
b[24] => mux21[24].a2.IN1
b[25] => mux21[25].a2.IN1
b[26] => mux21[26].a2.IN1
b[27] => mux21[27].a2.IN1
b[28] => mux21[28].a2.IN1
b[29] => mux21[29].a2.IN1
b[30] => mux21[30].a2.IN1
b[31] => mux21[31].a2.IN1
sel => n2.DATAIN
sel => mux21[0].a1.IN1
sel => mux21[1].a1.IN1
sel => mux21[2].a1.IN1
sel => mux21[3].a1.IN1
sel => mux21[4].a1.IN1
sel => mux21[5].a1.IN1
sel => mux21[6].a1.IN1
sel => mux21[7].a1.IN1
sel => mux21[8].a1.IN1
sel => mux21[9].a1.IN1
sel => mux21[10].a1.IN1
sel => mux21[11].a1.IN1
sel => mux21[12].a1.IN1
sel => mux21[13].a1.IN1
sel => mux21[14].a1.IN1
sel => mux21[15].a1.IN1
sel => mux21[16].a1.IN1
sel => mux21[17].a1.IN1
sel => mux21[18].a1.IN1
sel => mux21[19].a1.IN1
sel => mux21[20].a1.IN1
sel => mux21[21].a1.IN1
sel => mux21[22].a1.IN1
sel => mux21[23].a1.IN1
sel => mux21[24].a1.IN1
sel => mux21[25].a1.IN1
sel => mux21[26].a1.IN1
sel => mux21[27].a1.IN1
sel => mux21[28].a1.IN1
sel => mux21[29].a1.IN1
sel => mux21[30].a1.IN1
sel => mux21[31].a1.IN1


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|mux32_5:rmm0|mux2_1:mLevel0[15].level0
c[0] <= mux21[0].out.DB_MAX_OUTPUT_PORT_TYPE
c[1] <= mux21[1].out.DB_MAX_OUTPUT_PORT_TYPE
c[2] <= mux21[2].out.DB_MAX_OUTPUT_PORT_TYPE
c[3] <= mux21[3].out.DB_MAX_OUTPUT_PORT_TYPE
c[4] <= mux21[4].out.DB_MAX_OUTPUT_PORT_TYPE
c[5] <= mux21[5].out.DB_MAX_OUTPUT_PORT_TYPE
c[6] <= mux21[6].out.DB_MAX_OUTPUT_PORT_TYPE
c[7] <= mux21[7].out.DB_MAX_OUTPUT_PORT_TYPE
c[8] <= mux21[8].out.DB_MAX_OUTPUT_PORT_TYPE
c[9] <= mux21[9].out.DB_MAX_OUTPUT_PORT_TYPE
c[10] <= mux21[10].out.DB_MAX_OUTPUT_PORT_TYPE
c[11] <= mux21[11].out.DB_MAX_OUTPUT_PORT_TYPE
c[12] <= mux21[12].out.DB_MAX_OUTPUT_PORT_TYPE
c[13] <= mux21[13].out.DB_MAX_OUTPUT_PORT_TYPE
c[14] <= mux21[14].out.DB_MAX_OUTPUT_PORT_TYPE
c[15] <= mux21[15].out.DB_MAX_OUTPUT_PORT_TYPE
c[16] <= mux21[16].out.DB_MAX_OUTPUT_PORT_TYPE
c[17] <= mux21[17].out.DB_MAX_OUTPUT_PORT_TYPE
c[18] <= mux21[18].out.DB_MAX_OUTPUT_PORT_TYPE
c[19] <= mux21[19].out.DB_MAX_OUTPUT_PORT_TYPE
c[20] <= mux21[20].out.DB_MAX_OUTPUT_PORT_TYPE
c[21] <= mux21[21].out.DB_MAX_OUTPUT_PORT_TYPE
c[22] <= mux21[22].out.DB_MAX_OUTPUT_PORT_TYPE
c[23] <= mux21[23].out.DB_MAX_OUTPUT_PORT_TYPE
c[24] <= mux21[24].out.DB_MAX_OUTPUT_PORT_TYPE
c[25] <= mux21[25].out.DB_MAX_OUTPUT_PORT_TYPE
c[26] <= mux21[26].out.DB_MAX_OUTPUT_PORT_TYPE
c[27] <= mux21[27].out.DB_MAX_OUTPUT_PORT_TYPE
c[28] <= mux21[28].out.DB_MAX_OUTPUT_PORT_TYPE
c[29] <= mux21[29].out.DB_MAX_OUTPUT_PORT_TYPE
c[30] <= mux21[30].out.DB_MAX_OUTPUT_PORT_TYPE
c[31] <= mux21[31].out.DB_MAX_OUTPUT_PORT_TYPE
a[0] => mux21[0].a1.IN0
a[1] => mux21[1].a1.IN0
a[2] => mux21[2].a1.IN0
a[3] => mux21[3].a1.IN0
a[4] => mux21[4].a1.IN0
a[5] => mux21[5].a1.IN0
a[6] => mux21[6].a1.IN0
a[7] => mux21[7].a1.IN0
a[8] => mux21[8].a1.IN0
a[9] => mux21[9].a1.IN0
a[10] => mux21[10].a1.IN0
a[11] => mux21[11].a1.IN0
a[12] => mux21[12].a1.IN0
a[13] => mux21[13].a1.IN0
a[14] => mux21[14].a1.IN0
a[15] => mux21[15].a1.IN0
a[16] => mux21[16].a1.IN0
a[17] => mux21[17].a1.IN0
a[18] => mux21[18].a1.IN0
a[19] => mux21[19].a1.IN0
a[20] => mux21[20].a1.IN0
a[21] => mux21[21].a1.IN0
a[22] => mux21[22].a1.IN0
a[23] => mux21[23].a1.IN0
a[24] => mux21[24].a1.IN0
a[25] => mux21[25].a1.IN0
a[26] => mux21[26].a1.IN0
a[27] => mux21[27].a1.IN0
a[28] => mux21[28].a1.IN0
a[29] => mux21[29].a1.IN0
a[30] => mux21[30].a1.IN0
a[31] => mux21[31].a1.IN0
b[0] => mux21[0].a2.IN1
b[1] => mux21[1].a2.IN1
b[2] => mux21[2].a2.IN1
b[3] => mux21[3].a2.IN1
b[4] => mux21[4].a2.IN1
b[5] => mux21[5].a2.IN1
b[6] => mux21[6].a2.IN1
b[7] => mux21[7].a2.IN1
b[8] => mux21[8].a2.IN1
b[9] => mux21[9].a2.IN1
b[10] => mux21[10].a2.IN1
b[11] => mux21[11].a2.IN1
b[12] => mux21[12].a2.IN1
b[13] => mux21[13].a2.IN1
b[14] => mux21[14].a2.IN1
b[15] => mux21[15].a2.IN1
b[16] => mux21[16].a2.IN1
b[17] => mux21[17].a2.IN1
b[18] => mux21[18].a2.IN1
b[19] => mux21[19].a2.IN1
b[20] => mux21[20].a2.IN1
b[21] => mux21[21].a2.IN1
b[22] => mux21[22].a2.IN1
b[23] => mux21[23].a2.IN1
b[24] => mux21[24].a2.IN1
b[25] => mux21[25].a2.IN1
b[26] => mux21[26].a2.IN1
b[27] => mux21[27].a2.IN1
b[28] => mux21[28].a2.IN1
b[29] => mux21[29].a2.IN1
b[30] => mux21[30].a2.IN1
b[31] => mux21[31].a2.IN1
sel => n2.DATAIN
sel => mux21[0].a1.IN1
sel => mux21[1].a1.IN1
sel => mux21[2].a1.IN1
sel => mux21[3].a1.IN1
sel => mux21[4].a1.IN1
sel => mux21[5].a1.IN1
sel => mux21[6].a1.IN1
sel => mux21[7].a1.IN1
sel => mux21[8].a1.IN1
sel => mux21[9].a1.IN1
sel => mux21[10].a1.IN1
sel => mux21[11].a1.IN1
sel => mux21[12].a1.IN1
sel => mux21[13].a1.IN1
sel => mux21[14].a1.IN1
sel => mux21[15].a1.IN1
sel => mux21[16].a1.IN1
sel => mux21[17].a1.IN1
sel => mux21[18].a1.IN1
sel => mux21[19].a1.IN1
sel => mux21[20].a1.IN1
sel => mux21[21].a1.IN1
sel => mux21[22].a1.IN1
sel => mux21[23].a1.IN1
sel => mux21[24].a1.IN1
sel => mux21[25].a1.IN1
sel => mux21[26].a1.IN1
sel => mux21[27].a1.IN1
sel => mux21[28].a1.IN1
sel => mux21[29].a1.IN1
sel => mux21[30].a1.IN1
sel => mux21[31].a1.IN1


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|mux32_5:rmm0|mux2_1:mLevel1[0].level1
c[0] <= mux21[0].out.DB_MAX_OUTPUT_PORT_TYPE
c[1] <= mux21[1].out.DB_MAX_OUTPUT_PORT_TYPE
c[2] <= mux21[2].out.DB_MAX_OUTPUT_PORT_TYPE
c[3] <= mux21[3].out.DB_MAX_OUTPUT_PORT_TYPE
c[4] <= mux21[4].out.DB_MAX_OUTPUT_PORT_TYPE
c[5] <= mux21[5].out.DB_MAX_OUTPUT_PORT_TYPE
c[6] <= mux21[6].out.DB_MAX_OUTPUT_PORT_TYPE
c[7] <= mux21[7].out.DB_MAX_OUTPUT_PORT_TYPE
c[8] <= mux21[8].out.DB_MAX_OUTPUT_PORT_TYPE
c[9] <= mux21[9].out.DB_MAX_OUTPUT_PORT_TYPE
c[10] <= mux21[10].out.DB_MAX_OUTPUT_PORT_TYPE
c[11] <= mux21[11].out.DB_MAX_OUTPUT_PORT_TYPE
c[12] <= mux21[12].out.DB_MAX_OUTPUT_PORT_TYPE
c[13] <= mux21[13].out.DB_MAX_OUTPUT_PORT_TYPE
c[14] <= mux21[14].out.DB_MAX_OUTPUT_PORT_TYPE
c[15] <= mux21[15].out.DB_MAX_OUTPUT_PORT_TYPE
c[16] <= mux21[16].out.DB_MAX_OUTPUT_PORT_TYPE
c[17] <= mux21[17].out.DB_MAX_OUTPUT_PORT_TYPE
c[18] <= mux21[18].out.DB_MAX_OUTPUT_PORT_TYPE
c[19] <= mux21[19].out.DB_MAX_OUTPUT_PORT_TYPE
c[20] <= mux21[20].out.DB_MAX_OUTPUT_PORT_TYPE
c[21] <= mux21[21].out.DB_MAX_OUTPUT_PORT_TYPE
c[22] <= mux21[22].out.DB_MAX_OUTPUT_PORT_TYPE
c[23] <= mux21[23].out.DB_MAX_OUTPUT_PORT_TYPE
c[24] <= mux21[24].out.DB_MAX_OUTPUT_PORT_TYPE
c[25] <= mux21[25].out.DB_MAX_OUTPUT_PORT_TYPE
c[26] <= mux21[26].out.DB_MAX_OUTPUT_PORT_TYPE
c[27] <= mux21[27].out.DB_MAX_OUTPUT_PORT_TYPE
c[28] <= mux21[28].out.DB_MAX_OUTPUT_PORT_TYPE
c[29] <= mux21[29].out.DB_MAX_OUTPUT_PORT_TYPE
c[30] <= mux21[30].out.DB_MAX_OUTPUT_PORT_TYPE
c[31] <= mux21[31].out.DB_MAX_OUTPUT_PORT_TYPE
a[0] => mux21[0].a1.IN0
a[1] => mux21[1].a1.IN0
a[2] => mux21[2].a1.IN0
a[3] => mux21[3].a1.IN0
a[4] => mux21[4].a1.IN0
a[5] => mux21[5].a1.IN0
a[6] => mux21[6].a1.IN0
a[7] => mux21[7].a1.IN0
a[8] => mux21[8].a1.IN0
a[9] => mux21[9].a1.IN0
a[10] => mux21[10].a1.IN0
a[11] => mux21[11].a1.IN0
a[12] => mux21[12].a1.IN0
a[13] => mux21[13].a1.IN0
a[14] => mux21[14].a1.IN0
a[15] => mux21[15].a1.IN0
a[16] => mux21[16].a1.IN0
a[17] => mux21[17].a1.IN0
a[18] => mux21[18].a1.IN0
a[19] => mux21[19].a1.IN0
a[20] => mux21[20].a1.IN0
a[21] => mux21[21].a1.IN0
a[22] => mux21[22].a1.IN0
a[23] => mux21[23].a1.IN0
a[24] => mux21[24].a1.IN0
a[25] => mux21[25].a1.IN0
a[26] => mux21[26].a1.IN0
a[27] => mux21[27].a1.IN0
a[28] => mux21[28].a1.IN0
a[29] => mux21[29].a1.IN0
a[30] => mux21[30].a1.IN0
a[31] => mux21[31].a1.IN0
b[0] => mux21[0].a2.IN1
b[1] => mux21[1].a2.IN1
b[2] => mux21[2].a2.IN1
b[3] => mux21[3].a2.IN1
b[4] => mux21[4].a2.IN1
b[5] => mux21[5].a2.IN1
b[6] => mux21[6].a2.IN1
b[7] => mux21[7].a2.IN1
b[8] => mux21[8].a2.IN1
b[9] => mux21[9].a2.IN1
b[10] => mux21[10].a2.IN1
b[11] => mux21[11].a2.IN1
b[12] => mux21[12].a2.IN1
b[13] => mux21[13].a2.IN1
b[14] => mux21[14].a2.IN1
b[15] => mux21[15].a2.IN1
b[16] => mux21[16].a2.IN1
b[17] => mux21[17].a2.IN1
b[18] => mux21[18].a2.IN1
b[19] => mux21[19].a2.IN1
b[20] => mux21[20].a2.IN1
b[21] => mux21[21].a2.IN1
b[22] => mux21[22].a2.IN1
b[23] => mux21[23].a2.IN1
b[24] => mux21[24].a2.IN1
b[25] => mux21[25].a2.IN1
b[26] => mux21[26].a2.IN1
b[27] => mux21[27].a2.IN1
b[28] => mux21[28].a2.IN1
b[29] => mux21[29].a2.IN1
b[30] => mux21[30].a2.IN1
b[31] => mux21[31].a2.IN1
sel => n2.DATAIN
sel => mux21[0].a1.IN1
sel => mux21[1].a1.IN1
sel => mux21[2].a1.IN1
sel => mux21[3].a1.IN1
sel => mux21[4].a1.IN1
sel => mux21[5].a1.IN1
sel => mux21[6].a1.IN1
sel => mux21[7].a1.IN1
sel => mux21[8].a1.IN1
sel => mux21[9].a1.IN1
sel => mux21[10].a1.IN1
sel => mux21[11].a1.IN1
sel => mux21[12].a1.IN1
sel => mux21[13].a1.IN1
sel => mux21[14].a1.IN1
sel => mux21[15].a1.IN1
sel => mux21[16].a1.IN1
sel => mux21[17].a1.IN1
sel => mux21[18].a1.IN1
sel => mux21[19].a1.IN1
sel => mux21[20].a1.IN1
sel => mux21[21].a1.IN1
sel => mux21[22].a1.IN1
sel => mux21[23].a1.IN1
sel => mux21[24].a1.IN1
sel => mux21[25].a1.IN1
sel => mux21[26].a1.IN1
sel => mux21[27].a1.IN1
sel => mux21[28].a1.IN1
sel => mux21[29].a1.IN1
sel => mux21[30].a1.IN1
sel => mux21[31].a1.IN1


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|mux32_5:rmm0|mux2_1:mLevel1[1].level1
c[0] <= mux21[0].out.DB_MAX_OUTPUT_PORT_TYPE
c[1] <= mux21[1].out.DB_MAX_OUTPUT_PORT_TYPE
c[2] <= mux21[2].out.DB_MAX_OUTPUT_PORT_TYPE
c[3] <= mux21[3].out.DB_MAX_OUTPUT_PORT_TYPE
c[4] <= mux21[4].out.DB_MAX_OUTPUT_PORT_TYPE
c[5] <= mux21[5].out.DB_MAX_OUTPUT_PORT_TYPE
c[6] <= mux21[6].out.DB_MAX_OUTPUT_PORT_TYPE
c[7] <= mux21[7].out.DB_MAX_OUTPUT_PORT_TYPE
c[8] <= mux21[8].out.DB_MAX_OUTPUT_PORT_TYPE
c[9] <= mux21[9].out.DB_MAX_OUTPUT_PORT_TYPE
c[10] <= mux21[10].out.DB_MAX_OUTPUT_PORT_TYPE
c[11] <= mux21[11].out.DB_MAX_OUTPUT_PORT_TYPE
c[12] <= mux21[12].out.DB_MAX_OUTPUT_PORT_TYPE
c[13] <= mux21[13].out.DB_MAX_OUTPUT_PORT_TYPE
c[14] <= mux21[14].out.DB_MAX_OUTPUT_PORT_TYPE
c[15] <= mux21[15].out.DB_MAX_OUTPUT_PORT_TYPE
c[16] <= mux21[16].out.DB_MAX_OUTPUT_PORT_TYPE
c[17] <= mux21[17].out.DB_MAX_OUTPUT_PORT_TYPE
c[18] <= mux21[18].out.DB_MAX_OUTPUT_PORT_TYPE
c[19] <= mux21[19].out.DB_MAX_OUTPUT_PORT_TYPE
c[20] <= mux21[20].out.DB_MAX_OUTPUT_PORT_TYPE
c[21] <= mux21[21].out.DB_MAX_OUTPUT_PORT_TYPE
c[22] <= mux21[22].out.DB_MAX_OUTPUT_PORT_TYPE
c[23] <= mux21[23].out.DB_MAX_OUTPUT_PORT_TYPE
c[24] <= mux21[24].out.DB_MAX_OUTPUT_PORT_TYPE
c[25] <= mux21[25].out.DB_MAX_OUTPUT_PORT_TYPE
c[26] <= mux21[26].out.DB_MAX_OUTPUT_PORT_TYPE
c[27] <= mux21[27].out.DB_MAX_OUTPUT_PORT_TYPE
c[28] <= mux21[28].out.DB_MAX_OUTPUT_PORT_TYPE
c[29] <= mux21[29].out.DB_MAX_OUTPUT_PORT_TYPE
c[30] <= mux21[30].out.DB_MAX_OUTPUT_PORT_TYPE
c[31] <= mux21[31].out.DB_MAX_OUTPUT_PORT_TYPE
a[0] => mux21[0].a1.IN0
a[1] => mux21[1].a1.IN0
a[2] => mux21[2].a1.IN0
a[3] => mux21[3].a1.IN0
a[4] => mux21[4].a1.IN0
a[5] => mux21[5].a1.IN0
a[6] => mux21[6].a1.IN0
a[7] => mux21[7].a1.IN0
a[8] => mux21[8].a1.IN0
a[9] => mux21[9].a1.IN0
a[10] => mux21[10].a1.IN0
a[11] => mux21[11].a1.IN0
a[12] => mux21[12].a1.IN0
a[13] => mux21[13].a1.IN0
a[14] => mux21[14].a1.IN0
a[15] => mux21[15].a1.IN0
a[16] => mux21[16].a1.IN0
a[17] => mux21[17].a1.IN0
a[18] => mux21[18].a1.IN0
a[19] => mux21[19].a1.IN0
a[20] => mux21[20].a1.IN0
a[21] => mux21[21].a1.IN0
a[22] => mux21[22].a1.IN0
a[23] => mux21[23].a1.IN0
a[24] => mux21[24].a1.IN0
a[25] => mux21[25].a1.IN0
a[26] => mux21[26].a1.IN0
a[27] => mux21[27].a1.IN0
a[28] => mux21[28].a1.IN0
a[29] => mux21[29].a1.IN0
a[30] => mux21[30].a1.IN0
a[31] => mux21[31].a1.IN0
b[0] => mux21[0].a2.IN1
b[1] => mux21[1].a2.IN1
b[2] => mux21[2].a2.IN1
b[3] => mux21[3].a2.IN1
b[4] => mux21[4].a2.IN1
b[5] => mux21[5].a2.IN1
b[6] => mux21[6].a2.IN1
b[7] => mux21[7].a2.IN1
b[8] => mux21[8].a2.IN1
b[9] => mux21[9].a2.IN1
b[10] => mux21[10].a2.IN1
b[11] => mux21[11].a2.IN1
b[12] => mux21[12].a2.IN1
b[13] => mux21[13].a2.IN1
b[14] => mux21[14].a2.IN1
b[15] => mux21[15].a2.IN1
b[16] => mux21[16].a2.IN1
b[17] => mux21[17].a2.IN1
b[18] => mux21[18].a2.IN1
b[19] => mux21[19].a2.IN1
b[20] => mux21[20].a2.IN1
b[21] => mux21[21].a2.IN1
b[22] => mux21[22].a2.IN1
b[23] => mux21[23].a2.IN1
b[24] => mux21[24].a2.IN1
b[25] => mux21[25].a2.IN1
b[26] => mux21[26].a2.IN1
b[27] => mux21[27].a2.IN1
b[28] => mux21[28].a2.IN1
b[29] => mux21[29].a2.IN1
b[30] => mux21[30].a2.IN1
b[31] => mux21[31].a2.IN1
sel => n2.DATAIN
sel => mux21[0].a1.IN1
sel => mux21[1].a1.IN1
sel => mux21[2].a1.IN1
sel => mux21[3].a1.IN1
sel => mux21[4].a1.IN1
sel => mux21[5].a1.IN1
sel => mux21[6].a1.IN1
sel => mux21[7].a1.IN1
sel => mux21[8].a1.IN1
sel => mux21[9].a1.IN1
sel => mux21[10].a1.IN1
sel => mux21[11].a1.IN1
sel => mux21[12].a1.IN1
sel => mux21[13].a1.IN1
sel => mux21[14].a1.IN1
sel => mux21[15].a1.IN1
sel => mux21[16].a1.IN1
sel => mux21[17].a1.IN1
sel => mux21[18].a1.IN1
sel => mux21[19].a1.IN1
sel => mux21[20].a1.IN1
sel => mux21[21].a1.IN1
sel => mux21[22].a1.IN1
sel => mux21[23].a1.IN1
sel => mux21[24].a1.IN1
sel => mux21[25].a1.IN1
sel => mux21[26].a1.IN1
sel => mux21[27].a1.IN1
sel => mux21[28].a1.IN1
sel => mux21[29].a1.IN1
sel => mux21[30].a1.IN1
sel => mux21[31].a1.IN1


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|mux32_5:rmm0|mux2_1:mLevel1[2].level1
c[0] <= mux21[0].out.DB_MAX_OUTPUT_PORT_TYPE
c[1] <= mux21[1].out.DB_MAX_OUTPUT_PORT_TYPE
c[2] <= mux21[2].out.DB_MAX_OUTPUT_PORT_TYPE
c[3] <= mux21[3].out.DB_MAX_OUTPUT_PORT_TYPE
c[4] <= mux21[4].out.DB_MAX_OUTPUT_PORT_TYPE
c[5] <= mux21[5].out.DB_MAX_OUTPUT_PORT_TYPE
c[6] <= mux21[6].out.DB_MAX_OUTPUT_PORT_TYPE
c[7] <= mux21[7].out.DB_MAX_OUTPUT_PORT_TYPE
c[8] <= mux21[8].out.DB_MAX_OUTPUT_PORT_TYPE
c[9] <= mux21[9].out.DB_MAX_OUTPUT_PORT_TYPE
c[10] <= mux21[10].out.DB_MAX_OUTPUT_PORT_TYPE
c[11] <= mux21[11].out.DB_MAX_OUTPUT_PORT_TYPE
c[12] <= mux21[12].out.DB_MAX_OUTPUT_PORT_TYPE
c[13] <= mux21[13].out.DB_MAX_OUTPUT_PORT_TYPE
c[14] <= mux21[14].out.DB_MAX_OUTPUT_PORT_TYPE
c[15] <= mux21[15].out.DB_MAX_OUTPUT_PORT_TYPE
c[16] <= mux21[16].out.DB_MAX_OUTPUT_PORT_TYPE
c[17] <= mux21[17].out.DB_MAX_OUTPUT_PORT_TYPE
c[18] <= mux21[18].out.DB_MAX_OUTPUT_PORT_TYPE
c[19] <= mux21[19].out.DB_MAX_OUTPUT_PORT_TYPE
c[20] <= mux21[20].out.DB_MAX_OUTPUT_PORT_TYPE
c[21] <= mux21[21].out.DB_MAX_OUTPUT_PORT_TYPE
c[22] <= mux21[22].out.DB_MAX_OUTPUT_PORT_TYPE
c[23] <= mux21[23].out.DB_MAX_OUTPUT_PORT_TYPE
c[24] <= mux21[24].out.DB_MAX_OUTPUT_PORT_TYPE
c[25] <= mux21[25].out.DB_MAX_OUTPUT_PORT_TYPE
c[26] <= mux21[26].out.DB_MAX_OUTPUT_PORT_TYPE
c[27] <= mux21[27].out.DB_MAX_OUTPUT_PORT_TYPE
c[28] <= mux21[28].out.DB_MAX_OUTPUT_PORT_TYPE
c[29] <= mux21[29].out.DB_MAX_OUTPUT_PORT_TYPE
c[30] <= mux21[30].out.DB_MAX_OUTPUT_PORT_TYPE
c[31] <= mux21[31].out.DB_MAX_OUTPUT_PORT_TYPE
a[0] => mux21[0].a1.IN0
a[1] => mux21[1].a1.IN0
a[2] => mux21[2].a1.IN0
a[3] => mux21[3].a1.IN0
a[4] => mux21[4].a1.IN0
a[5] => mux21[5].a1.IN0
a[6] => mux21[6].a1.IN0
a[7] => mux21[7].a1.IN0
a[8] => mux21[8].a1.IN0
a[9] => mux21[9].a1.IN0
a[10] => mux21[10].a1.IN0
a[11] => mux21[11].a1.IN0
a[12] => mux21[12].a1.IN0
a[13] => mux21[13].a1.IN0
a[14] => mux21[14].a1.IN0
a[15] => mux21[15].a1.IN0
a[16] => mux21[16].a1.IN0
a[17] => mux21[17].a1.IN0
a[18] => mux21[18].a1.IN0
a[19] => mux21[19].a1.IN0
a[20] => mux21[20].a1.IN0
a[21] => mux21[21].a1.IN0
a[22] => mux21[22].a1.IN0
a[23] => mux21[23].a1.IN0
a[24] => mux21[24].a1.IN0
a[25] => mux21[25].a1.IN0
a[26] => mux21[26].a1.IN0
a[27] => mux21[27].a1.IN0
a[28] => mux21[28].a1.IN0
a[29] => mux21[29].a1.IN0
a[30] => mux21[30].a1.IN0
a[31] => mux21[31].a1.IN0
b[0] => mux21[0].a2.IN1
b[1] => mux21[1].a2.IN1
b[2] => mux21[2].a2.IN1
b[3] => mux21[3].a2.IN1
b[4] => mux21[4].a2.IN1
b[5] => mux21[5].a2.IN1
b[6] => mux21[6].a2.IN1
b[7] => mux21[7].a2.IN1
b[8] => mux21[8].a2.IN1
b[9] => mux21[9].a2.IN1
b[10] => mux21[10].a2.IN1
b[11] => mux21[11].a2.IN1
b[12] => mux21[12].a2.IN1
b[13] => mux21[13].a2.IN1
b[14] => mux21[14].a2.IN1
b[15] => mux21[15].a2.IN1
b[16] => mux21[16].a2.IN1
b[17] => mux21[17].a2.IN1
b[18] => mux21[18].a2.IN1
b[19] => mux21[19].a2.IN1
b[20] => mux21[20].a2.IN1
b[21] => mux21[21].a2.IN1
b[22] => mux21[22].a2.IN1
b[23] => mux21[23].a2.IN1
b[24] => mux21[24].a2.IN1
b[25] => mux21[25].a2.IN1
b[26] => mux21[26].a2.IN1
b[27] => mux21[27].a2.IN1
b[28] => mux21[28].a2.IN1
b[29] => mux21[29].a2.IN1
b[30] => mux21[30].a2.IN1
b[31] => mux21[31].a2.IN1
sel => n2.DATAIN
sel => mux21[0].a1.IN1
sel => mux21[1].a1.IN1
sel => mux21[2].a1.IN1
sel => mux21[3].a1.IN1
sel => mux21[4].a1.IN1
sel => mux21[5].a1.IN1
sel => mux21[6].a1.IN1
sel => mux21[7].a1.IN1
sel => mux21[8].a1.IN1
sel => mux21[9].a1.IN1
sel => mux21[10].a1.IN1
sel => mux21[11].a1.IN1
sel => mux21[12].a1.IN1
sel => mux21[13].a1.IN1
sel => mux21[14].a1.IN1
sel => mux21[15].a1.IN1
sel => mux21[16].a1.IN1
sel => mux21[17].a1.IN1
sel => mux21[18].a1.IN1
sel => mux21[19].a1.IN1
sel => mux21[20].a1.IN1
sel => mux21[21].a1.IN1
sel => mux21[22].a1.IN1
sel => mux21[23].a1.IN1
sel => mux21[24].a1.IN1
sel => mux21[25].a1.IN1
sel => mux21[26].a1.IN1
sel => mux21[27].a1.IN1
sel => mux21[28].a1.IN1
sel => mux21[29].a1.IN1
sel => mux21[30].a1.IN1
sel => mux21[31].a1.IN1


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|mux32_5:rmm0|mux2_1:mLevel1[3].level1
c[0] <= mux21[0].out.DB_MAX_OUTPUT_PORT_TYPE
c[1] <= mux21[1].out.DB_MAX_OUTPUT_PORT_TYPE
c[2] <= mux21[2].out.DB_MAX_OUTPUT_PORT_TYPE
c[3] <= mux21[3].out.DB_MAX_OUTPUT_PORT_TYPE
c[4] <= mux21[4].out.DB_MAX_OUTPUT_PORT_TYPE
c[5] <= mux21[5].out.DB_MAX_OUTPUT_PORT_TYPE
c[6] <= mux21[6].out.DB_MAX_OUTPUT_PORT_TYPE
c[7] <= mux21[7].out.DB_MAX_OUTPUT_PORT_TYPE
c[8] <= mux21[8].out.DB_MAX_OUTPUT_PORT_TYPE
c[9] <= mux21[9].out.DB_MAX_OUTPUT_PORT_TYPE
c[10] <= mux21[10].out.DB_MAX_OUTPUT_PORT_TYPE
c[11] <= mux21[11].out.DB_MAX_OUTPUT_PORT_TYPE
c[12] <= mux21[12].out.DB_MAX_OUTPUT_PORT_TYPE
c[13] <= mux21[13].out.DB_MAX_OUTPUT_PORT_TYPE
c[14] <= mux21[14].out.DB_MAX_OUTPUT_PORT_TYPE
c[15] <= mux21[15].out.DB_MAX_OUTPUT_PORT_TYPE
c[16] <= mux21[16].out.DB_MAX_OUTPUT_PORT_TYPE
c[17] <= mux21[17].out.DB_MAX_OUTPUT_PORT_TYPE
c[18] <= mux21[18].out.DB_MAX_OUTPUT_PORT_TYPE
c[19] <= mux21[19].out.DB_MAX_OUTPUT_PORT_TYPE
c[20] <= mux21[20].out.DB_MAX_OUTPUT_PORT_TYPE
c[21] <= mux21[21].out.DB_MAX_OUTPUT_PORT_TYPE
c[22] <= mux21[22].out.DB_MAX_OUTPUT_PORT_TYPE
c[23] <= mux21[23].out.DB_MAX_OUTPUT_PORT_TYPE
c[24] <= mux21[24].out.DB_MAX_OUTPUT_PORT_TYPE
c[25] <= mux21[25].out.DB_MAX_OUTPUT_PORT_TYPE
c[26] <= mux21[26].out.DB_MAX_OUTPUT_PORT_TYPE
c[27] <= mux21[27].out.DB_MAX_OUTPUT_PORT_TYPE
c[28] <= mux21[28].out.DB_MAX_OUTPUT_PORT_TYPE
c[29] <= mux21[29].out.DB_MAX_OUTPUT_PORT_TYPE
c[30] <= mux21[30].out.DB_MAX_OUTPUT_PORT_TYPE
c[31] <= mux21[31].out.DB_MAX_OUTPUT_PORT_TYPE
a[0] => mux21[0].a1.IN0
a[1] => mux21[1].a1.IN0
a[2] => mux21[2].a1.IN0
a[3] => mux21[3].a1.IN0
a[4] => mux21[4].a1.IN0
a[5] => mux21[5].a1.IN0
a[6] => mux21[6].a1.IN0
a[7] => mux21[7].a1.IN0
a[8] => mux21[8].a1.IN0
a[9] => mux21[9].a1.IN0
a[10] => mux21[10].a1.IN0
a[11] => mux21[11].a1.IN0
a[12] => mux21[12].a1.IN0
a[13] => mux21[13].a1.IN0
a[14] => mux21[14].a1.IN0
a[15] => mux21[15].a1.IN0
a[16] => mux21[16].a1.IN0
a[17] => mux21[17].a1.IN0
a[18] => mux21[18].a1.IN0
a[19] => mux21[19].a1.IN0
a[20] => mux21[20].a1.IN0
a[21] => mux21[21].a1.IN0
a[22] => mux21[22].a1.IN0
a[23] => mux21[23].a1.IN0
a[24] => mux21[24].a1.IN0
a[25] => mux21[25].a1.IN0
a[26] => mux21[26].a1.IN0
a[27] => mux21[27].a1.IN0
a[28] => mux21[28].a1.IN0
a[29] => mux21[29].a1.IN0
a[30] => mux21[30].a1.IN0
a[31] => mux21[31].a1.IN0
b[0] => mux21[0].a2.IN1
b[1] => mux21[1].a2.IN1
b[2] => mux21[2].a2.IN1
b[3] => mux21[3].a2.IN1
b[4] => mux21[4].a2.IN1
b[5] => mux21[5].a2.IN1
b[6] => mux21[6].a2.IN1
b[7] => mux21[7].a2.IN1
b[8] => mux21[8].a2.IN1
b[9] => mux21[9].a2.IN1
b[10] => mux21[10].a2.IN1
b[11] => mux21[11].a2.IN1
b[12] => mux21[12].a2.IN1
b[13] => mux21[13].a2.IN1
b[14] => mux21[14].a2.IN1
b[15] => mux21[15].a2.IN1
b[16] => mux21[16].a2.IN1
b[17] => mux21[17].a2.IN1
b[18] => mux21[18].a2.IN1
b[19] => mux21[19].a2.IN1
b[20] => mux21[20].a2.IN1
b[21] => mux21[21].a2.IN1
b[22] => mux21[22].a2.IN1
b[23] => mux21[23].a2.IN1
b[24] => mux21[24].a2.IN1
b[25] => mux21[25].a2.IN1
b[26] => mux21[26].a2.IN1
b[27] => mux21[27].a2.IN1
b[28] => mux21[28].a2.IN1
b[29] => mux21[29].a2.IN1
b[30] => mux21[30].a2.IN1
b[31] => mux21[31].a2.IN1
sel => n2.DATAIN
sel => mux21[0].a1.IN1
sel => mux21[1].a1.IN1
sel => mux21[2].a1.IN1
sel => mux21[3].a1.IN1
sel => mux21[4].a1.IN1
sel => mux21[5].a1.IN1
sel => mux21[6].a1.IN1
sel => mux21[7].a1.IN1
sel => mux21[8].a1.IN1
sel => mux21[9].a1.IN1
sel => mux21[10].a1.IN1
sel => mux21[11].a1.IN1
sel => mux21[12].a1.IN1
sel => mux21[13].a1.IN1
sel => mux21[14].a1.IN1
sel => mux21[15].a1.IN1
sel => mux21[16].a1.IN1
sel => mux21[17].a1.IN1
sel => mux21[18].a1.IN1
sel => mux21[19].a1.IN1
sel => mux21[20].a1.IN1
sel => mux21[21].a1.IN1
sel => mux21[22].a1.IN1
sel => mux21[23].a1.IN1
sel => mux21[24].a1.IN1
sel => mux21[25].a1.IN1
sel => mux21[26].a1.IN1
sel => mux21[27].a1.IN1
sel => mux21[28].a1.IN1
sel => mux21[29].a1.IN1
sel => mux21[30].a1.IN1
sel => mux21[31].a1.IN1


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|mux32_5:rmm0|mux2_1:mLevel1[4].level1
c[0] <= mux21[0].out.DB_MAX_OUTPUT_PORT_TYPE
c[1] <= mux21[1].out.DB_MAX_OUTPUT_PORT_TYPE
c[2] <= mux21[2].out.DB_MAX_OUTPUT_PORT_TYPE
c[3] <= mux21[3].out.DB_MAX_OUTPUT_PORT_TYPE
c[4] <= mux21[4].out.DB_MAX_OUTPUT_PORT_TYPE
c[5] <= mux21[5].out.DB_MAX_OUTPUT_PORT_TYPE
c[6] <= mux21[6].out.DB_MAX_OUTPUT_PORT_TYPE
c[7] <= mux21[7].out.DB_MAX_OUTPUT_PORT_TYPE
c[8] <= mux21[8].out.DB_MAX_OUTPUT_PORT_TYPE
c[9] <= mux21[9].out.DB_MAX_OUTPUT_PORT_TYPE
c[10] <= mux21[10].out.DB_MAX_OUTPUT_PORT_TYPE
c[11] <= mux21[11].out.DB_MAX_OUTPUT_PORT_TYPE
c[12] <= mux21[12].out.DB_MAX_OUTPUT_PORT_TYPE
c[13] <= mux21[13].out.DB_MAX_OUTPUT_PORT_TYPE
c[14] <= mux21[14].out.DB_MAX_OUTPUT_PORT_TYPE
c[15] <= mux21[15].out.DB_MAX_OUTPUT_PORT_TYPE
c[16] <= mux21[16].out.DB_MAX_OUTPUT_PORT_TYPE
c[17] <= mux21[17].out.DB_MAX_OUTPUT_PORT_TYPE
c[18] <= mux21[18].out.DB_MAX_OUTPUT_PORT_TYPE
c[19] <= mux21[19].out.DB_MAX_OUTPUT_PORT_TYPE
c[20] <= mux21[20].out.DB_MAX_OUTPUT_PORT_TYPE
c[21] <= mux21[21].out.DB_MAX_OUTPUT_PORT_TYPE
c[22] <= mux21[22].out.DB_MAX_OUTPUT_PORT_TYPE
c[23] <= mux21[23].out.DB_MAX_OUTPUT_PORT_TYPE
c[24] <= mux21[24].out.DB_MAX_OUTPUT_PORT_TYPE
c[25] <= mux21[25].out.DB_MAX_OUTPUT_PORT_TYPE
c[26] <= mux21[26].out.DB_MAX_OUTPUT_PORT_TYPE
c[27] <= mux21[27].out.DB_MAX_OUTPUT_PORT_TYPE
c[28] <= mux21[28].out.DB_MAX_OUTPUT_PORT_TYPE
c[29] <= mux21[29].out.DB_MAX_OUTPUT_PORT_TYPE
c[30] <= mux21[30].out.DB_MAX_OUTPUT_PORT_TYPE
c[31] <= mux21[31].out.DB_MAX_OUTPUT_PORT_TYPE
a[0] => mux21[0].a1.IN0
a[1] => mux21[1].a1.IN0
a[2] => mux21[2].a1.IN0
a[3] => mux21[3].a1.IN0
a[4] => mux21[4].a1.IN0
a[5] => mux21[5].a1.IN0
a[6] => mux21[6].a1.IN0
a[7] => mux21[7].a1.IN0
a[8] => mux21[8].a1.IN0
a[9] => mux21[9].a1.IN0
a[10] => mux21[10].a1.IN0
a[11] => mux21[11].a1.IN0
a[12] => mux21[12].a1.IN0
a[13] => mux21[13].a1.IN0
a[14] => mux21[14].a1.IN0
a[15] => mux21[15].a1.IN0
a[16] => mux21[16].a1.IN0
a[17] => mux21[17].a1.IN0
a[18] => mux21[18].a1.IN0
a[19] => mux21[19].a1.IN0
a[20] => mux21[20].a1.IN0
a[21] => mux21[21].a1.IN0
a[22] => mux21[22].a1.IN0
a[23] => mux21[23].a1.IN0
a[24] => mux21[24].a1.IN0
a[25] => mux21[25].a1.IN0
a[26] => mux21[26].a1.IN0
a[27] => mux21[27].a1.IN0
a[28] => mux21[28].a1.IN0
a[29] => mux21[29].a1.IN0
a[30] => mux21[30].a1.IN0
a[31] => mux21[31].a1.IN0
b[0] => mux21[0].a2.IN1
b[1] => mux21[1].a2.IN1
b[2] => mux21[2].a2.IN1
b[3] => mux21[3].a2.IN1
b[4] => mux21[4].a2.IN1
b[5] => mux21[5].a2.IN1
b[6] => mux21[6].a2.IN1
b[7] => mux21[7].a2.IN1
b[8] => mux21[8].a2.IN1
b[9] => mux21[9].a2.IN1
b[10] => mux21[10].a2.IN1
b[11] => mux21[11].a2.IN1
b[12] => mux21[12].a2.IN1
b[13] => mux21[13].a2.IN1
b[14] => mux21[14].a2.IN1
b[15] => mux21[15].a2.IN1
b[16] => mux21[16].a2.IN1
b[17] => mux21[17].a2.IN1
b[18] => mux21[18].a2.IN1
b[19] => mux21[19].a2.IN1
b[20] => mux21[20].a2.IN1
b[21] => mux21[21].a2.IN1
b[22] => mux21[22].a2.IN1
b[23] => mux21[23].a2.IN1
b[24] => mux21[24].a2.IN1
b[25] => mux21[25].a2.IN1
b[26] => mux21[26].a2.IN1
b[27] => mux21[27].a2.IN1
b[28] => mux21[28].a2.IN1
b[29] => mux21[29].a2.IN1
b[30] => mux21[30].a2.IN1
b[31] => mux21[31].a2.IN1
sel => n2.DATAIN
sel => mux21[0].a1.IN1
sel => mux21[1].a1.IN1
sel => mux21[2].a1.IN1
sel => mux21[3].a1.IN1
sel => mux21[4].a1.IN1
sel => mux21[5].a1.IN1
sel => mux21[6].a1.IN1
sel => mux21[7].a1.IN1
sel => mux21[8].a1.IN1
sel => mux21[9].a1.IN1
sel => mux21[10].a1.IN1
sel => mux21[11].a1.IN1
sel => mux21[12].a1.IN1
sel => mux21[13].a1.IN1
sel => mux21[14].a1.IN1
sel => mux21[15].a1.IN1
sel => mux21[16].a1.IN1
sel => mux21[17].a1.IN1
sel => mux21[18].a1.IN1
sel => mux21[19].a1.IN1
sel => mux21[20].a1.IN1
sel => mux21[21].a1.IN1
sel => mux21[22].a1.IN1
sel => mux21[23].a1.IN1
sel => mux21[24].a1.IN1
sel => mux21[25].a1.IN1
sel => mux21[26].a1.IN1
sel => mux21[27].a1.IN1
sel => mux21[28].a1.IN1
sel => mux21[29].a1.IN1
sel => mux21[30].a1.IN1
sel => mux21[31].a1.IN1


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|mux32_5:rmm0|mux2_1:mLevel1[5].level1
c[0] <= mux21[0].out.DB_MAX_OUTPUT_PORT_TYPE
c[1] <= mux21[1].out.DB_MAX_OUTPUT_PORT_TYPE
c[2] <= mux21[2].out.DB_MAX_OUTPUT_PORT_TYPE
c[3] <= mux21[3].out.DB_MAX_OUTPUT_PORT_TYPE
c[4] <= mux21[4].out.DB_MAX_OUTPUT_PORT_TYPE
c[5] <= mux21[5].out.DB_MAX_OUTPUT_PORT_TYPE
c[6] <= mux21[6].out.DB_MAX_OUTPUT_PORT_TYPE
c[7] <= mux21[7].out.DB_MAX_OUTPUT_PORT_TYPE
c[8] <= mux21[8].out.DB_MAX_OUTPUT_PORT_TYPE
c[9] <= mux21[9].out.DB_MAX_OUTPUT_PORT_TYPE
c[10] <= mux21[10].out.DB_MAX_OUTPUT_PORT_TYPE
c[11] <= mux21[11].out.DB_MAX_OUTPUT_PORT_TYPE
c[12] <= mux21[12].out.DB_MAX_OUTPUT_PORT_TYPE
c[13] <= mux21[13].out.DB_MAX_OUTPUT_PORT_TYPE
c[14] <= mux21[14].out.DB_MAX_OUTPUT_PORT_TYPE
c[15] <= mux21[15].out.DB_MAX_OUTPUT_PORT_TYPE
c[16] <= mux21[16].out.DB_MAX_OUTPUT_PORT_TYPE
c[17] <= mux21[17].out.DB_MAX_OUTPUT_PORT_TYPE
c[18] <= mux21[18].out.DB_MAX_OUTPUT_PORT_TYPE
c[19] <= mux21[19].out.DB_MAX_OUTPUT_PORT_TYPE
c[20] <= mux21[20].out.DB_MAX_OUTPUT_PORT_TYPE
c[21] <= mux21[21].out.DB_MAX_OUTPUT_PORT_TYPE
c[22] <= mux21[22].out.DB_MAX_OUTPUT_PORT_TYPE
c[23] <= mux21[23].out.DB_MAX_OUTPUT_PORT_TYPE
c[24] <= mux21[24].out.DB_MAX_OUTPUT_PORT_TYPE
c[25] <= mux21[25].out.DB_MAX_OUTPUT_PORT_TYPE
c[26] <= mux21[26].out.DB_MAX_OUTPUT_PORT_TYPE
c[27] <= mux21[27].out.DB_MAX_OUTPUT_PORT_TYPE
c[28] <= mux21[28].out.DB_MAX_OUTPUT_PORT_TYPE
c[29] <= mux21[29].out.DB_MAX_OUTPUT_PORT_TYPE
c[30] <= mux21[30].out.DB_MAX_OUTPUT_PORT_TYPE
c[31] <= mux21[31].out.DB_MAX_OUTPUT_PORT_TYPE
a[0] => mux21[0].a1.IN0
a[1] => mux21[1].a1.IN0
a[2] => mux21[2].a1.IN0
a[3] => mux21[3].a1.IN0
a[4] => mux21[4].a1.IN0
a[5] => mux21[5].a1.IN0
a[6] => mux21[6].a1.IN0
a[7] => mux21[7].a1.IN0
a[8] => mux21[8].a1.IN0
a[9] => mux21[9].a1.IN0
a[10] => mux21[10].a1.IN0
a[11] => mux21[11].a1.IN0
a[12] => mux21[12].a1.IN0
a[13] => mux21[13].a1.IN0
a[14] => mux21[14].a1.IN0
a[15] => mux21[15].a1.IN0
a[16] => mux21[16].a1.IN0
a[17] => mux21[17].a1.IN0
a[18] => mux21[18].a1.IN0
a[19] => mux21[19].a1.IN0
a[20] => mux21[20].a1.IN0
a[21] => mux21[21].a1.IN0
a[22] => mux21[22].a1.IN0
a[23] => mux21[23].a1.IN0
a[24] => mux21[24].a1.IN0
a[25] => mux21[25].a1.IN0
a[26] => mux21[26].a1.IN0
a[27] => mux21[27].a1.IN0
a[28] => mux21[28].a1.IN0
a[29] => mux21[29].a1.IN0
a[30] => mux21[30].a1.IN0
a[31] => mux21[31].a1.IN0
b[0] => mux21[0].a2.IN1
b[1] => mux21[1].a2.IN1
b[2] => mux21[2].a2.IN1
b[3] => mux21[3].a2.IN1
b[4] => mux21[4].a2.IN1
b[5] => mux21[5].a2.IN1
b[6] => mux21[6].a2.IN1
b[7] => mux21[7].a2.IN1
b[8] => mux21[8].a2.IN1
b[9] => mux21[9].a2.IN1
b[10] => mux21[10].a2.IN1
b[11] => mux21[11].a2.IN1
b[12] => mux21[12].a2.IN1
b[13] => mux21[13].a2.IN1
b[14] => mux21[14].a2.IN1
b[15] => mux21[15].a2.IN1
b[16] => mux21[16].a2.IN1
b[17] => mux21[17].a2.IN1
b[18] => mux21[18].a2.IN1
b[19] => mux21[19].a2.IN1
b[20] => mux21[20].a2.IN1
b[21] => mux21[21].a2.IN1
b[22] => mux21[22].a2.IN1
b[23] => mux21[23].a2.IN1
b[24] => mux21[24].a2.IN1
b[25] => mux21[25].a2.IN1
b[26] => mux21[26].a2.IN1
b[27] => mux21[27].a2.IN1
b[28] => mux21[28].a2.IN1
b[29] => mux21[29].a2.IN1
b[30] => mux21[30].a2.IN1
b[31] => mux21[31].a2.IN1
sel => n2.DATAIN
sel => mux21[0].a1.IN1
sel => mux21[1].a1.IN1
sel => mux21[2].a1.IN1
sel => mux21[3].a1.IN1
sel => mux21[4].a1.IN1
sel => mux21[5].a1.IN1
sel => mux21[6].a1.IN1
sel => mux21[7].a1.IN1
sel => mux21[8].a1.IN1
sel => mux21[9].a1.IN1
sel => mux21[10].a1.IN1
sel => mux21[11].a1.IN1
sel => mux21[12].a1.IN1
sel => mux21[13].a1.IN1
sel => mux21[14].a1.IN1
sel => mux21[15].a1.IN1
sel => mux21[16].a1.IN1
sel => mux21[17].a1.IN1
sel => mux21[18].a1.IN1
sel => mux21[19].a1.IN1
sel => mux21[20].a1.IN1
sel => mux21[21].a1.IN1
sel => mux21[22].a1.IN1
sel => mux21[23].a1.IN1
sel => mux21[24].a1.IN1
sel => mux21[25].a1.IN1
sel => mux21[26].a1.IN1
sel => mux21[27].a1.IN1
sel => mux21[28].a1.IN1
sel => mux21[29].a1.IN1
sel => mux21[30].a1.IN1
sel => mux21[31].a1.IN1


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|mux32_5:rmm0|mux2_1:mLevel1[6].level1
c[0] <= mux21[0].out.DB_MAX_OUTPUT_PORT_TYPE
c[1] <= mux21[1].out.DB_MAX_OUTPUT_PORT_TYPE
c[2] <= mux21[2].out.DB_MAX_OUTPUT_PORT_TYPE
c[3] <= mux21[3].out.DB_MAX_OUTPUT_PORT_TYPE
c[4] <= mux21[4].out.DB_MAX_OUTPUT_PORT_TYPE
c[5] <= mux21[5].out.DB_MAX_OUTPUT_PORT_TYPE
c[6] <= mux21[6].out.DB_MAX_OUTPUT_PORT_TYPE
c[7] <= mux21[7].out.DB_MAX_OUTPUT_PORT_TYPE
c[8] <= mux21[8].out.DB_MAX_OUTPUT_PORT_TYPE
c[9] <= mux21[9].out.DB_MAX_OUTPUT_PORT_TYPE
c[10] <= mux21[10].out.DB_MAX_OUTPUT_PORT_TYPE
c[11] <= mux21[11].out.DB_MAX_OUTPUT_PORT_TYPE
c[12] <= mux21[12].out.DB_MAX_OUTPUT_PORT_TYPE
c[13] <= mux21[13].out.DB_MAX_OUTPUT_PORT_TYPE
c[14] <= mux21[14].out.DB_MAX_OUTPUT_PORT_TYPE
c[15] <= mux21[15].out.DB_MAX_OUTPUT_PORT_TYPE
c[16] <= mux21[16].out.DB_MAX_OUTPUT_PORT_TYPE
c[17] <= mux21[17].out.DB_MAX_OUTPUT_PORT_TYPE
c[18] <= mux21[18].out.DB_MAX_OUTPUT_PORT_TYPE
c[19] <= mux21[19].out.DB_MAX_OUTPUT_PORT_TYPE
c[20] <= mux21[20].out.DB_MAX_OUTPUT_PORT_TYPE
c[21] <= mux21[21].out.DB_MAX_OUTPUT_PORT_TYPE
c[22] <= mux21[22].out.DB_MAX_OUTPUT_PORT_TYPE
c[23] <= mux21[23].out.DB_MAX_OUTPUT_PORT_TYPE
c[24] <= mux21[24].out.DB_MAX_OUTPUT_PORT_TYPE
c[25] <= mux21[25].out.DB_MAX_OUTPUT_PORT_TYPE
c[26] <= mux21[26].out.DB_MAX_OUTPUT_PORT_TYPE
c[27] <= mux21[27].out.DB_MAX_OUTPUT_PORT_TYPE
c[28] <= mux21[28].out.DB_MAX_OUTPUT_PORT_TYPE
c[29] <= mux21[29].out.DB_MAX_OUTPUT_PORT_TYPE
c[30] <= mux21[30].out.DB_MAX_OUTPUT_PORT_TYPE
c[31] <= mux21[31].out.DB_MAX_OUTPUT_PORT_TYPE
a[0] => mux21[0].a1.IN0
a[1] => mux21[1].a1.IN0
a[2] => mux21[2].a1.IN0
a[3] => mux21[3].a1.IN0
a[4] => mux21[4].a1.IN0
a[5] => mux21[5].a1.IN0
a[6] => mux21[6].a1.IN0
a[7] => mux21[7].a1.IN0
a[8] => mux21[8].a1.IN0
a[9] => mux21[9].a1.IN0
a[10] => mux21[10].a1.IN0
a[11] => mux21[11].a1.IN0
a[12] => mux21[12].a1.IN0
a[13] => mux21[13].a1.IN0
a[14] => mux21[14].a1.IN0
a[15] => mux21[15].a1.IN0
a[16] => mux21[16].a1.IN0
a[17] => mux21[17].a1.IN0
a[18] => mux21[18].a1.IN0
a[19] => mux21[19].a1.IN0
a[20] => mux21[20].a1.IN0
a[21] => mux21[21].a1.IN0
a[22] => mux21[22].a1.IN0
a[23] => mux21[23].a1.IN0
a[24] => mux21[24].a1.IN0
a[25] => mux21[25].a1.IN0
a[26] => mux21[26].a1.IN0
a[27] => mux21[27].a1.IN0
a[28] => mux21[28].a1.IN0
a[29] => mux21[29].a1.IN0
a[30] => mux21[30].a1.IN0
a[31] => mux21[31].a1.IN0
b[0] => mux21[0].a2.IN1
b[1] => mux21[1].a2.IN1
b[2] => mux21[2].a2.IN1
b[3] => mux21[3].a2.IN1
b[4] => mux21[4].a2.IN1
b[5] => mux21[5].a2.IN1
b[6] => mux21[6].a2.IN1
b[7] => mux21[7].a2.IN1
b[8] => mux21[8].a2.IN1
b[9] => mux21[9].a2.IN1
b[10] => mux21[10].a2.IN1
b[11] => mux21[11].a2.IN1
b[12] => mux21[12].a2.IN1
b[13] => mux21[13].a2.IN1
b[14] => mux21[14].a2.IN1
b[15] => mux21[15].a2.IN1
b[16] => mux21[16].a2.IN1
b[17] => mux21[17].a2.IN1
b[18] => mux21[18].a2.IN1
b[19] => mux21[19].a2.IN1
b[20] => mux21[20].a2.IN1
b[21] => mux21[21].a2.IN1
b[22] => mux21[22].a2.IN1
b[23] => mux21[23].a2.IN1
b[24] => mux21[24].a2.IN1
b[25] => mux21[25].a2.IN1
b[26] => mux21[26].a2.IN1
b[27] => mux21[27].a2.IN1
b[28] => mux21[28].a2.IN1
b[29] => mux21[29].a2.IN1
b[30] => mux21[30].a2.IN1
b[31] => mux21[31].a2.IN1
sel => n2.DATAIN
sel => mux21[0].a1.IN1
sel => mux21[1].a1.IN1
sel => mux21[2].a1.IN1
sel => mux21[3].a1.IN1
sel => mux21[4].a1.IN1
sel => mux21[5].a1.IN1
sel => mux21[6].a1.IN1
sel => mux21[7].a1.IN1
sel => mux21[8].a1.IN1
sel => mux21[9].a1.IN1
sel => mux21[10].a1.IN1
sel => mux21[11].a1.IN1
sel => mux21[12].a1.IN1
sel => mux21[13].a1.IN1
sel => mux21[14].a1.IN1
sel => mux21[15].a1.IN1
sel => mux21[16].a1.IN1
sel => mux21[17].a1.IN1
sel => mux21[18].a1.IN1
sel => mux21[19].a1.IN1
sel => mux21[20].a1.IN1
sel => mux21[21].a1.IN1
sel => mux21[22].a1.IN1
sel => mux21[23].a1.IN1
sel => mux21[24].a1.IN1
sel => mux21[25].a1.IN1
sel => mux21[26].a1.IN1
sel => mux21[27].a1.IN1
sel => mux21[28].a1.IN1
sel => mux21[29].a1.IN1
sel => mux21[30].a1.IN1
sel => mux21[31].a1.IN1


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|mux32_5:rmm0|mux2_1:mLevel1[7].level1
c[0] <= mux21[0].out.DB_MAX_OUTPUT_PORT_TYPE
c[1] <= mux21[1].out.DB_MAX_OUTPUT_PORT_TYPE
c[2] <= mux21[2].out.DB_MAX_OUTPUT_PORT_TYPE
c[3] <= mux21[3].out.DB_MAX_OUTPUT_PORT_TYPE
c[4] <= mux21[4].out.DB_MAX_OUTPUT_PORT_TYPE
c[5] <= mux21[5].out.DB_MAX_OUTPUT_PORT_TYPE
c[6] <= mux21[6].out.DB_MAX_OUTPUT_PORT_TYPE
c[7] <= mux21[7].out.DB_MAX_OUTPUT_PORT_TYPE
c[8] <= mux21[8].out.DB_MAX_OUTPUT_PORT_TYPE
c[9] <= mux21[9].out.DB_MAX_OUTPUT_PORT_TYPE
c[10] <= mux21[10].out.DB_MAX_OUTPUT_PORT_TYPE
c[11] <= mux21[11].out.DB_MAX_OUTPUT_PORT_TYPE
c[12] <= mux21[12].out.DB_MAX_OUTPUT_PORT_TYPE
c[13] <= mux21[13].out.DB_MAX_OUTPUT_PORT_TYPE
c[14] <= mux21[14].out.DB_MAX_OUTPUT_PORT_TYPE
c[15] <= mux21[15].out.DB_MAX_OUTPUT_PORT_TYPE
c[16] <= mux21[16].out.DB_MAX_OUTPUT_PORT_TYPE
c[17] <= mux21[17].out.DB_MAX_OUTPUT_PORT_TYPE
c[18] <= mux21[18].out.DB_MAX_OUTPUT_PORT_TYPE
c[19] <= mux21[19].out.DB_MAX_OUTPUT_PORT_TYPE
c[20] <= mux21[20].out.DB_MAX_OUTPUT_PORT_TYPE
c[21] <= mux21[21].out.DB_MAX_OUTPUT_PORT_TYPE
c[22] <= mux21[22].out.DB_MAX_OUTPUT_PORT_TYPE
c[23] <= mux21[23].out.DB_MAX_OUTPUT_PORT_TYPE
c[24] <= mux21[24].out.DB_MAX_OUTPUT_PORT_TYPE
c[25] <= mux21[25].out.DB_MAX_OUTPUT_PORT_TYPE
c[26] <= mux21[26].out.DB_MAX_OUTPUT_PORT_TYPE
c[27] <= mux21[27].out.DB_MAX_OUTPUT_PORT_TYPE
c[28] <= mux21[28].out.DB_MAX_OUTPUT_PORT_TYPE
c[29] <= mux21[29].out.DB_MAX_OUTPUT_PORT_TYPE
c[30] <= mux21[30].out.DB_MAX_OUTPUT_PORT_TYPE
c[31] <= mux21[31].out.DB_MAX_OUTPUT_PORT_TYPE
a[0] => mux21[0].a1.IN0
a[1] => mux21[1].a1.IN0
a[2] => mux21[2].a1.IN0
a[3] => mux21[3].a1.IN0
a[4] => mux21[4].a1.IN0
a[5] => mux21[5].a1.IN0
a[6] => mux21[6].a1.IN0
a[7] => mux21[7].a1.IN0
a[8] => mux21[8].a1.IN0
a[9] => mux21[9].a1.IN0
a[10] => mux21[10].a1.IN0
a[11] => mux21[11].a1.IN0
a[12] => mux21[12].a1.IN0
a[13] => mux21[13].a1.IN0
a[14] => mux21[14].a1.IN0
a[15] => mux21[15].a1.IN0
a[16] => mux21[16].a1.IN0
a[17] => mux21[17].a1.IN0
a[18] => mux21[18].a1.IN0
a[19] => mux21[19].a1.IN0
a[20] => mux21[20].a1.IN0
a[21] => mux21[21].a1.IN0
a[22] => mux21[22].a1.IN0
a[23] => mux21[23].a1.IN0
a[24] => mux21[24].a1.IN0
a[25] => mux21[25].a1.IN0
a[26] => mux21[26].a1.IN0
a[27] => mux21[27].a1.IN0
a[28] => mux21[28].a1.IN0
a[29] => mux21[29].a1.IN0
a[30] => mux21[30].a1.IN0
a[31] => mux21[31].a1.IN0
b[0] => mux21[0].a2.IN1
b[1] => mux21[1].a2.IN1
b[2] => mux21[2].a2.IN1
b[3] => mux21[3].a2.IN1
b[4] => mux21[4].a2.IN1
b[5] => mux21[5].a2.IN1
b[6] => mux21[6].a2.IN1
b[7] => mux21[7].a2.IN1
b[8] => mux21[8].a2.IN1
b[9] => mux21[9].a2.IN1
b[10] => mux21[10].a2.IN1
b[11] => mux21[11].a2.IN1
b[12] => mux21[12].a2.IN1
b[13] => mux21[13].a2.IN1
b[14] => mux21[14].a2.IN1
b[15] => mux21[15].a2.IN1
b[16] => mux21[16].a2.IN1
b[17] => mux21[17].a2.IN1
b[18] => mux21[18].a2.IN1
b[19] => mux21[19].a2.IN1
b[20] => mux21[20].a2.IN1
b[21] => mux21[21].a2.IN1
b[22] => mux21[22].a2.IN1
b[23] => mux21[23].a2.IN1
b[24] => mux21[24].a2.IN1
b[25] => mux21[25].a2.IN1
b[26] => mux21[26].a2.IN1
b[27] => mux21[27].a2.IN1
b[28] => mux21[28].a2.IN1
b[29] => mux21[29].a2.IN1
b[30] => mux21[30].a2.IN1
b[31] => mux21[31].a2.IN1
sel => n2.DATAIN
sel => mux21[0].a1.IN1
sel => mux21[1].a1.IN1
sel => mux21[2].a1.IN1
sel => mux21[3].a1.IN1
sel => mux21[4].a1.IN1
sel => mux21[5].a1.IN1
sel => mux21[6].a1.IN1
sel => mux21[7].a1.IN1
sel => mux21[8].a1.IN1
sel => mux21[9].a1.IN1
sel => mux21[10].a1.IN1
sel => mux21[11].a1.IN1
sel => mux21[12].a1.IN1
sel => mux21[13].a1.IN1
sel => mux21[14].a1.IN1
sel => mux21[15].a1.IN1
sel => mux21[16].a1.IN1
sel => mux21[17].a1.IN1
sel => mux21[18].a1.IN1
sel => mux21[19].a1.IN1
sel => mux21[20].a1.IN1
sel => mux21[21].a1.IN1
sel => mux21[22].a1.IN1
sel => mux21[23].a1.IN1
sel => mux21[24].a1.IN1
sel => mux21[25].a1.IN1
sel => mux21[26].a1.IN1
sel => mux21[27].a1.IN1
sel => mux21[28].a1.IN1
sel => mux21[29].a1.IN1
sel => mux21[30].a1.IN1
sel => mux21[31].a1.IN1


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|mux32_5:rmm0|mux2_1:mLevel2[0].level2
c[0] <= mux21[0].out.DB_MAX_OUTPUT_PORT_TYPE
c[1] <= mux21[1].out.DB_MAX_OUTPUT_PORT_TYPE
c[2] <= mux21[2].out.DB_MAX_OUTPUT_PORT_TYPE
c[3] <= mux21[3].out.DB_MAX_OUTPUT_PORT_TYPE
c[4] <= mux21[4].out.DB_MAX_OUTPUT_PORT_TYPE
c[5] <= mux21[5].out.DB_MAX_OUTPUT_PORT_TYPE
c[6] <= mux21[6].out.DB_MAX_OUTPUT_PORT_TYPE
c[7] <= mux21[7].out.DB_MAX_OUTPUT_PORT_TYPE
c[8] <= mux21[8].out.DB_MAX_OUTPUT_PORT_TYPE
c[9] <= mux21[9].out.DB_MAX_OUTPUT_PORT_TYPE
c[10] <= mux21[10].out.DB_MAX_OUTPUT_PORT_TYPE
c[11] <= mux21[11].out.DB_MAX_OUTPUT_PORT_TYPE
c[12] <= mux21[12].out.DB_MAX_OUTPUT_PORT_TYPE
c[13] <= mux21[13].out.DB_MAX_OUTPUT_PORT_TYPE
c[14] <= mux21[14].out.DB_MAX_OUTPUT_PORT_TYPE
c[15] <= mux21[15].out.DB_MAX_OUTPUT_PORT_TYPE
c[16] <= mux21[16].out.DB_MAX_OUTPUT_PORT_TYPE
c[17] <= mux21[17].out.DB_MAX_OUTPUT_PORT_TYPE
c[18] <= mux21[18].out.DB_MAX_OUTPUT_PORT_TYPE
c[19] <= mux21[19].out.DB_MAX_OUTPUT_PORT_TYPE
c[20] <= mux21[20].out.DB_MAX_OUTPUT_PORT_TYPE
c[21] <= mux21[21].out.DB_MAX_OUTPUT_PORT_TYPE
c[22] <= mux21[22].out.DB_MAX_OUTPUT_PORT_TYPE
c[23] <= mux21[23].out.DB_MAX_OUTPUT_PORT_TYPE
c[24] <= mux21[24].out.DB_MAX_OUTPUT_PORT_TYPE
c[25] <= mux21[25].out.DB_MAX_OUTPUT_PORT_TYPE
c[26] <= mux21[26].out.DB_MAX_OUTPUT_PORT_TYPE
c[27] <= mux21[27].out.DB_MAX_OUTPUT_PORT_TYPE
c[28] <= mux21[28].out.DB_MAX_OUTPUT_PORT_TYPE
c[29] <= mux21[29].out.DB_MAX_OUTPUT_PORT_TYPE
c[30] <= mux21[30].out.DB_MAX_OUTPUT_PORT_TYPE
c[31] <= mux21[31].out.DB_MAX_OUTPUT_PORT_TYPE
a[0] => mux21[0].a1.IN0
a[1] => mux21[1].a1.IN0
a[2] => mux21[2].a1.IN0
a[3] => mux21[3].a1.IN0
a[4] => mux21[4].a1.IN0
a[5] => mux21[5].a1.IN0
a[6] => mux21[6].a1.IN0
a[7] => mux21[7].a1.IN0
a[8] => mux21[8].a1.IN0
a[9] => mux21[9].a1.IN0
a[10] => mux21[10].a1.IN0
a[11] => mux21[11].a1.IN0
a[12] => mux21[12].a1.IN0
a[13] => mux21[13].a1.IN0
a[14] => mux21[14].a1.IN0
a[15] => mux21[15].a1.IN0
a[16] => mux21[16].a1.IN0
a[17] => mux21[17].a1.IN0
a[18] => mux21[18].a1.IN0
a[19] => mux21[19].a1.IN0
a[20] => mux21[20].a1.IN0
a[21] => mux21[21].a1.IN0
a[22] => mux21[22].a1.IN0
a[23] => mux21[23].a1.IN0
a[24] => mux21[24].a1.IN0
a[25] => mux21[25].a1.IN0
a[26] => mux21[26].a1.IN0
a[27] => mux21[27].a1.IN0
a[28] => mux21[28].a1.IN0
a[29] => mux21[29].a1.IN0
a[30] => mux21[30].a1.IN0
a[31] => mux21[31].a1.IN0
b[0] => mux21[0].a2.IN1
b[1] => mux21[1].a2.IN1
b[2] => mux21[2].a2.IN1
b[3] => mux21[3].a2.IN1
b[4] => mux21[4].a2.IN1
b[5] => mux21[5].a2.IN1
b[6] => mux21[6].a2.IN1
b[7] => mux21[7].a2.IN1
b[8] => mux21[8].a2.IN1
b[9] => mux21[9].a2.IN1
b[10] => mux21[10].a2.IN1
b[11] => mux21[11].a2.IN1
b[12] => mux21[12].a2.IN1
b[13] => mux21[13].a2.IN1
b[14] => mux21[14].a2.IN1
b[15] => mux21[15].a2.IN1
b[16] => mux21[16].a2.IN1
b[17] => mux21[17].a2.IN1
b[18] => mux21[18].a2.IN1
b[19] => mux21[19].a2.IN1
b[20] => mux21[20].a2.IN1
b[21] => mux21[21].a2.IN1
b[22] => mux21[22].a2.IN1
b[23] => mux21[23].a2.IN1
b[24] => mux21[24].a2.IN1
b[25] => mux21[25].a2.IN1
b[26] => mux21[26].a2.IN1
b[27] => mux21[27].a2.IN1
b[28] => mux21[28].a2.IN1
b[29] => mux21[29].a2.IN1
b[30] => mux21[30].a2.IN1
b[31] => mux21[31].a2.IN1
sel => n2.DATAIN
sel => mux21[0].a1.IN1
sel => mux21[1].a1.IN1
sel => mux21[2].a1.IN1
sel => mux21[3].a1.IN1
sel => mux21[4].a1.IN1
sel => mux21[5].a1.IN1
sel => mux21[6].a1.IN1
sel => mux21[7].a1.IN1
sel => mux21[8].a1.IN1
sel => mux21[9].a1.IN1
sel => mux21[10].a1.IN1
sel => mux21[11].a1.IN1
sel => mux21[12].a1.IN1
sel => mux21[13].a1.IN1
sel => mux21[14].a1.IN1
sel => mux21[15].a1.IN1
sel => mux21[16].a1.IN1
sel => mux21[17].a1.IN1
sel => mux21[18].a1.IN1
sel => mux21[19].a1.IN1
sel => mux21[20].a1.IN1
sel => mux21[21].a1.IN1
sel => mux21[22].a1.IN1
sel => mux21[23].a1.IN1
sel => mux21[24].a1.IN1
sel => mux21[25].a1.IN1
sel => mux21[26].a1.IN1
sel => mux21[27].a1.IN1
sel => mux21[28].a1.IN1
sel => mux21[29].a1.IN1
sel => mux21[30].a1.IN1
sel => mux21[31].a1.IN1


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|mux32_5:rmm0|mux2_1:mLevel2[1].level2
c[0] <= mux21[0].out.DB_MAX_OUTPUT_PORT_TYPE
c[1] <= mux21[1].out.DB_MAX_OUTPUT_PORT_TYPE
c[2] <= mux21[2].out.DB_MAX_OUTPUT_PORT_TYPE
c[3] <= mux21[3].out.DB_MAX_OUTPUT_PORT_TYPE
c[4] <= mux21[4].out.DB_MAX_OUTPUT_PORT_TYPE
c[5] <= mux21[5].out.DB_MAX_OUTPUT_PORT_TYPE
c[6] <= mux21[6].out.DB_MAX_OUTPUT_PORT_TYPE
c[7] <= mux21[7].out.DB_MAX_OUTPUT_PORT_TYPE
c[8] <= mux21[8].out.DB_MAX_OUTPUT_PORT_TYPE
c[9] <= mux21[9].out.DB_MAX_OUTPUT_PORT_TYPE
c[10] <= mux21[10].out.DB_MAX_OUTPUT_PORT_TYPE
c[11] <= mux21[11].out.DB_MAX_OUTPUT_PORT_TYPE
c[12] <= mux21[12].out.DB_MAX_OUTPUT_PORT_TYPE
c[13] <= mux21[13].out.DB_MAX_OUTPUT_PORT_TYPE
c[14] <= mux21[14].out.DB_MAX_OUTPUT_PORT_TYPE
c[15] <= mux21[15].out.DB_MAX_OUTPUT_PORT_TYPE
c[16] <= mux21[16].out.DB_MAX_OUTPUT_PORT_TYPE
c[17] <= mux21[17].out.DB_MAX_OUTPUT_PORT_TYPE
c[18] <= mux21[18].out.DB_MAX_OUTPUT_PORT_TYPE
c[19] <= mux21[19].out.DB_MAX_OUTPUT_PORT_TYPE
c[20] <= mux21[20].out.DB_MAX_OUTPUT_PORT_TYPE
c[21] <= mux21[21].out.DB_MAX_OUTPUT_PORT_TYPE
c[22] <= mux21[22].out.DB_MAX_OUTPUT_PORT_TYPE
c[23] <= mux21[23].out.DB_MAX_OUTPUT_PORT_TYPE
c[24] <= mux21[24].out.DB_MAX_OUTPUT_PORT_TYPE
c[25] <= mux21[25].out.DB_MAX_OUTPUT_PORT_TYPE
c[26] <= mux21[26].out.DB_MAX_OUTPUT_PORT_TYPE
c[27] <= mux21[27].out.DB_MAX_OUTPUT_PORT_TYPE
c[28] <= mux21[28].out.DB_MAX_OUTPUT_PORT_TYPE
c[29] <= mux21[29].out.DB_MAX_OUTPUT_PORT_TYPE
c[30] <= mux21[30].out.DB_MAX_OUTPUT_PORT_TYPE
c[31] <= mux21[31].out.DB_MAX_OUTPUT_PORT_TYPE
a[0] => mux21[0].a1.IN0
a[1] => mux21[1].a1.IN0
a[2] => mux21[2].a1.IN0
a[3] => mux21[3].a1.IN0
a[4] => mux21[4].a1.IN0
a[5] => mux21[5].a1.IN0
a[6] => mux21[6].a1.IN0
a[7] => mux21[7].a1.IN0
a[8] => mux21[8].a1.IN0
a[9] => mux21[9].a1.IN0
a[10] => mux21[10].a1.IN0
a[11] => mux21[11].a1.IN0
a[12] => mux21[12].a1.IN0
a[13] => mux21[13].a1.IN0
a[14] => mux21[14].a1.IN0
a[15] => mux21[15].a1.IN0
a[16] => mux21[16].a1.IN0
a[17] => mux21[17].a1.IN0
a[18] => mux21[18].a1.IN0
a[19] => mux21[19].a1.IN0
a[20] => mux21[20].a1.IN0
a[21] => mux21[21].a1.IN0
a[22] => mux21[22].a1.IN0
a[23] => mux21[23].a1.IN0
a[24] => mux21[24].a1.IN0
a[25] => mux21[25].a1.IN0
a[26] => mux21[26].a1.IN0
a[27] => mux21[27].a1.IN0
a[28] => mux21[28].a1.IN0
a[29] => mux21[29].a1.IN0
a[30] => mux21[30].a1.IN0
a[31] => mux21[31].a1.IN0
b[0] => mux21[0].a2.IN1
b[1] => mux21[1].a2.IN1
b[2] => mux21[2].a2.IN1
b[3] => mux21[3].a2.IN1
b[4] => mux21[4].a2.IN1
b[5] => mux21[5].a2.IN1
b[6] => mux21[6].a2.IN1
b[7] => mux21[7].a2.IN1
b[8] => mux21[8].a2.IN1
b[9] => mux21[9].a2.IN1
b[10] => mux21[10].a2.IN1
b[11] => mux21[11].a2.IN1
b[12] => mux21[12].a2.IN1
b[13] => mux21[13].a2.IN1
b[14] => mux21[14].a2.IN1
b[15] => mux21[15].a2.IN1
b[16] => mux21[16].a2.IN1
b[17] => mux21[17].a2.IN1
b[18] => mux21[18].a2.IN1
b[19] => mux21[19].a2.IN1
b[20] => mux21[20].a2.IN1
b[21] => mux21[21].a2.IN1
b[22] => mux21[22].a2.IN1
b[23] => mux21[23].a2.IN1
b[24] => mux21[24].a2.IN1
b[25] => mux21[25].a2.IN1
b[26] => mux21[26].a2.IN1
b[27] => mux21[27].a2.IN1
b[28] => mux21[28].a2.IN1
b[29] => mux21[29].a2.IN1
b[30] => mux21[30].a2.IN1
b[31] => mux21[31].a2.IN1
sel => n2.DATAIN
sel => mux21[0].a1.IN1
sel => mux21[1].a1.IN1
sel => mux21[2].a1.IN1
sel => mux21[3].a1.IN1
sel => mux21[4].a1.IN1
sel => mux21[5].a1.IN1
sel => mux21[6].a1.IN1
sel => mux21[7].a1.IN1
sel => mux21[8].a1.IN1
sel => mux21[9].a1.IN1
sel => mux21[10].a1.IN1
sel => mux21[11].a1.IN1
sel => mux21[12].a1.IN1
sel => mux21[13].a1.IN1
sel => mux21[14].a1.IN1
sel => mux21[15].a1.IN1
sel => mux21[16].a1.IN1
sel => mux21[17].a1.IN1
sel => mux21[18].a1.IN1
sel => mux21[19].a1.IN1
sel => mux21[20].a1.IN1
sel => mux21[21].a1.IN1
sel => mux21[22].a1.IN1
sel => mux21[23].a1.IN1
sel => mux21[24].a1.IN1
sel => mux21[25].a1.IN1
sel => mux21[26].a1.IN1
sel => mux21[27].a1.IN1
sel => mux21[28].a1.IN1
sel => mux21[29].a1.IN1
sel => mux21[30].a1.IN1
sel => mux21[31].a1.IN1


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|mux32_5:rmm0|mux2_1:mLevel2[2].level2
c[0] <= mux21[0].out.DB_MAX_OUTPUT_PORT_TYPE
c[1] <= mux21[1].out.DB_MAX_OUTPUT_PORT_TYPE
c[2] <= mux21[2].out.DB_MAX_OUTPUT_PORT_TYPE
c[3] <= mux21[3].out.DB_MAX_OUTPUT_PORT_TYPE
c[4] <= mux21[4].out.DB_MAX_OUTPUT_PORT_TYPE
c[5] <= mux21[5].out.DB_MAX_OUTPUT_PORT_TYPE
c[6] <= mux21[6].out.DB_MAX_OUTPUT_PORT_TYPE
c[7] <= mux21[7].out.DB_MAX_OUTPUT_PORT_TYPE
c[8] <= mux21[8].out.DB_MAX_OUTPUT_PORT_TYPE
c[9] <= mux21[9].out.DB_MAX_OUTPUT_PORT_TYPE
c[10] <= mux21[10].out.DB_MAX_OUTPUT_PORT_TYPE
c[11] <= mux21[11].out.DB_MAX_OUTPUT_PORT_TYPE
c[12] <= mux21[12].out.DB_MAX_OUTPUT_PORT_TYPE
c[13] <= mux21[13].out.DB_MAX_OUTPUT_PORT_TYPE
c[14] <= mux21[14].out.DB_MAX_OUTPUT_PORT_TYPE
c[15] <= mux21[15].out.DB_MAX_OUTPUT_PORT_TYPE
c[16] <= mux21[16].out.DB_MAX_OUTPUT_PORT_TYPE
c[17] <= mux21[17].out.DB_MAX_OUTPUT_PORT_TYPE
c[18] <= mux21[18].out.DB_MAX_OUTPUT_PORT_TYPE
c[19] <= mux21[19].out.DB_MAX_OUTPUT_PORT_TYPE
c[20] <= mux21[20].out.DB_MAX_OUTPUT_PORT_TYPE
c[21] <= mux21[21].out.DB_MAX_OUTPUT_PORT_TYPE
c[22] <= mux21[22].out.DB_MAX_OUTPUT_PORT_TYPE
c[23] <= mux21[23].out.DB_MAX_OUTPUT_PORT_TYPE
c[24] <= mux21[24].out.DB_MAX_OUTPUT_PORT_TYPE
c[25] <= mux21[25].out.DB_MAX_OUTPUT_PORT_TYPE
c[26] <= mux21[26].out.DB_MAX_OUTPUT_PORT_TYPE
c[27] <= mux21[27].out.DB_MAX_OUTPUT_PORT_TYPE
c[28] <= mux21[28].out.DB_MAX_OUTPUT_PORT_TYPE
c[29] <= mux21[29].out.DB_MAX_OUTPUT_PORT_TYPE
c[30] <= mux21[30].out.DB_MAX_OUTPUT_PORT_TYPE
c[31] <= mux21[31].out.DB_MAX_OUTPUT_PORT_TYPE
a[0] => mux21[0].a1.IN0
a[1] => mux21[1].a1.IN0
a[2] => mux21[2].a1.IN0
a[3] => mux21[3].a1.IN0
a[4] => mux21[4].a1.IN0
a[5] => mux21[5].a1.IN0
a[6] => mux21[6].a1.IN0
a[7] => mux21[7].a1.IN0
a[8] => mux21[8].a1.IN0
a[9] => mux21[9].a1.IN0
a[10] => mux21[10].a1.IN0
a[11] => mux21[11].a1.IN0
a[12] => mux21[12].a1.IN0
a[13] => mux21[13].a1.IN0
a[14] => mux21[14].a1.IN0
a[15] => mux21[15].a1.IN0
a[16] => mux21[16].a1.IN0
a[17] => mux21[17].a1.IN0
a[18] => mux21[18].a1.IN0
a[19] => mux21[19].a1.IN0
a[20] => mux21[20].a1.IN0
a[21] => mux21[21].a1.IN0
a[22] => mux21[22].a1.IN0
a[23] => mux21[23].a1.IN0
a[24] => mux21[24].a1.IN0
a[25] => mux21[25].a1.IN0
a[26] => mux21[26].a1.IN0
a[27] => mux21[27].a1.IN0
a[28] => mux21[28].a1.IN0
a[29] => mux21[29].a1.IN0
a[30] => mux21[30].a1.IN0
a[31] => mux21[31].a1.IN0
b[0] => mux21[0].a2.IN1
b[1] => mux21[1].a2.IN1
b[2] => mux21[2].a2.IN1
b[3] => mux21[3].a2.IN1
b[4] => mux21[4].a2.IN1
b[5] => mux21[5].a2.IN1
b[6] => mux21[6].a2.IN1
b[7] => mux21[7].a2.IN1
b[8] => mux21[8].a2.IN1
b[9] => mux21[9].a2.IN1
b[10] => mux21[10].a2.IN1
b[11] => mux21[11].a2.IN1
b[12] => mux21[12].a2.IN1
b[13] => mux21[13].a2.IN1
b[14] => mux21[14].a2.IN1
b[15] => mux21[15].a2.IN1
b[16] => mux21[16].a2.IN1
b[17] => mux21[17].a2.IN1
b[18] => mux21[18].a2.IN1
b[19] => mux21[19].a2.IN1
b[20] => mux21[20].a2.IN1
b[21] => mux21[21].a2.IN1
b[22] => mux21[22].a2.IN1
b[23] => mux21[23].a2.IN1
b[24] => mux21[24].a2.IN1
b[25] => mux21[25].a2.IN1
b[26] => mux21[26].a2.IN1
b[27] => mux21[27].a2.IN1
b[28] => mux21[28].a2.IN1
b[29] => mux21[29].a2.IN1
b[30] => mux21[30].a2.IN1
b[31] => mux21[31].a2.IN1
sel => n2.DATAIN
sel => mux21[0].a1.IN1
sel => mux21[1].a1.IN1
sel => mux21[2].a1.IN1
sel => mux21[3].a1.IN1
sel => mux21[4].a1.IN1
sel => mux21[5].a1.IN1
sel => mux21[6].a1.IN1
sel => mux21[7].a1.IN1
sel => mux21[8].a1.IN1
sel => mux21[9].a1.IN1
sel => mux21[10].a1.IN1
sel => mux21[11].a1.IN1
sel => mux21[12].a1.IN1
sel => mux21[13].a1.IN1
sel => mux21[14].a1.IN1
sel => mux21[15].a1.IN1
sel => mux21[16].a1.IN1
sel => mux21[17].a1.IN1
sel => mux21[18].a1.IN1
sel => mux21[19].a1.IN1
sel => mux21[20].a1.IN1
sel => mux21[21].a1.IN1
sel => mux21[22].a1.IN1
sel => mux21[23].a1.IN1
sel => mux21[24].a1.IN1
sel => mux21[25].a1.IN1
sel => mux21[26].a1.IN1
sel => mux21[27].a1.IN1
sel => mux21[28].a1.IN1
sel => mux21[29].a1.IN1
sel => mux21[30].a1.IN1
sel => mux21[31].a1.IN1


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|mux32_5:rmm0|mux2_1:mLevel2[3].level2
c[0] <= mux21[0].out.DB_MAX_OUTPUT_PORT_TYPE
c[1] <= mux21[1].out.DB_MAX_OUTPUT_PORT_TYPE
c[2] <= mux21[2].out.DB_MAX_OUTPUT_PORT_TYPE
c[3] <= mux21[3].out.DB_MAX_OUTPUT_PORT_TYPE
c[4] <= mux21[4].out.DB_MAX_OUTPUT_PORT_TYPE
c[5] <= mux21[5].out.DB_MAX_OUTPUT_PORT_TYPE
c[6] <= mux21[6].out.DB_MAX_OUTPUT_PORT_TYPE
c[7] <= mux21[7].out.DB_MAX_OUTPUT_PORT_TYPE
c[8] <= mux21[8].out.DB_MAX_OUTPUT_PORT_TYPE
c[9] <= mux21[9].out.DB_MAX_OUTPUT_PORT_TYPE
c[10] <= mux21[10].out.DB_MAX_OUTPUT_PORT_TYPE
c[11] <= mux21[11].out.DB_MAX_OUTPUT_PORT_TYPE
c[12] <= mux21[12].out.DB_MAX_OUTPUT_PORT_TYPE
c[13] <= mux21[13].out.DB_MAX_OUTPUT_PORT_TYPE
c[14] <= mux21[14].out.DB_MAX_OUTPUT_PORT_TYPE
c[15] <= mux21[15].out.DB_MAX_OUTPUT_PORT_TYPE
c[16] <= mux21[16].out.DB_MAX_OUTPUT_PORT_TYPE
c[17] <= mux21[17].out.DB_MAX_OUTPUT_PORT_TYPE
c[18] <= mux21[18].out.DB_MAX_OUTPUT_PORT_TYPE
c[19] <= mux21[19].out.DB_MAX_OUTPUT_PORT_TYPE
c[20] <= mux21[20].out.DB_MAX_OUTPUT_PORT_TYPE
c[21] <= mux21[21].out.DB_MAX_OUTPUT_PORT_TYPE
c[22] <= mux21[22].out.DB_MAX_OUTPUT_PORT_TYPE
c[23] <= mux21[23].out.DB_MAX_OUTPUT_PORT_TYPE
c[24] <= mux21[24].out.DB_MAX_OUTPUT_PORT_TYPE
c[25] <= mux21[25].out.DB_MAX_OUTPUT_PORT_TYPE
c[26] <= mux21[26].out.DB_MAX_OUTPUT_PORT_TYPE
c[27] <= mux21[27].out.DB_MAX_OUTPUT_PORT_TYPE
c[28] <= mux21[28].out.DB_MAX_OUTPUT_PORT_TYPE
c[29] <= mux21[29].out.DB_MAX_OUTPUT_PORT_TYPE
c[30] <= mux21[30].out.DB_MAX_OUTPUT_PORT_TYPE
c[31] <= mux21[31].out.DB_MAX_OUTPUT_PORT_TYPE
a[0] => mux21[0].a1.IN0
a[1] => mux21[1].a1.IN0
a[2] => mux21[2].a1.IN0
a[3] => mux21[3].a1.IN0
a[4] => mux21[4].a1.IN0
a[5] => mux21[5].a1.IN0
a[6] => mux21[6].a1.IN0
a[7] => mux21[7].a1.IN0
a[8] => mux21[8].a1.IN0
a[9] => mux21[9].a1.IN0
a[10] => mux21[10].a1.IN0
a[11] => mux21[11].a1.IN0
a[12] => mux21[12].a1.IN0
a[13] => mux21[13].a1.IN0
a[14] => mux21[14].a1.IN0
a[15] => mux21[15].a1.IN0
a[16] => mux21[16].a1.IN0
a[17] => mux21[17].a1.IN0
a[18] => mux21[18].a1.IN0
a[19] => mux21[19].a1.IN0
a[20] => mux21[20].a1.IN0
a[21] => mux21[21].a1.IN0
a[22] => mux21[22].a1.IN0
a[23] => mux21[23].a1.IN0
a[24] => mux21[24].a1.IN0
a[25] => mux21[25].a1.IN0
a[26] => mux21[26].a1.IN0
a[27] => mux21[27].a1.IN0
a[28] => mux21[28].a1.IN0
a[29] => mux21[29].a1.IN0
a[30] => mux21[30].a1.IN0
a[31] => mux21[31].a1.IN0
b[0] => mux21[0].a2.IN1
b[1] => mux21[1].a2.IN1
b[2] => mux21[2].a2.IN1
b[3] => mux21[3].a2.IN1
b[4] => mux21[4].a2.IN1
b[5] => mux21[5].a2.IN1
b[6] => mux21[6].a2.IN1
b[7] => mux21[7].a2.IN1
b[8] => mux21[8].a2.IN1
b[9] => mux21[9].a2.IN1
b[10] => mux21[10].a2.IN1
b[11] => mux21[11].a2.IN1
b[12] => mux21[12].a2.IN1
b[13] => mux21[13].a2.IN1
b[14] => mux21[14].a2.IN1
b[15] => mux21[15].a2.IN1
b[16] => mux21[16].a2.IN1
b[17] => mux21[17].a2.IN1
b[18] => mux21[18].a2.IN1
b[19] => mux21[19].a2.IN1
b[20] => mux21[20].a2.IN1
b[21] => mux21[21].a2.IN1
b[22] => mux21[22].a2.IN1
b[23] => mux21[23].a2.IN1
b[24] => mux21[24].a2.IN1
b[25] => mux21[25].a2.IN1
b[26] => mux21[26].a2.IN1
b[27] => mux21[27].a2.IN1
b[28] => mux21[28].a2.IN1
b[29] => mux21[29].a2.IN1
b[30] => mux21[30].a2.IN1
b[31] => mux21[31].a2.IN1
sel => n2.DATAIN
sel => mux21[0].a1.IN1
sel => mux21[1].a1.IN1
sel => mux21[2].a1.IN1
sel => mux21[3].a1.IN1
sel => mux21[4].a1.IN1
sel => mux21[5].a1.IN1
sel => mux21[6].a1.IN1
sel => mux21[7].a1.IN1
sel => mux21[8].a1.IN1
sel => mux21[9].a1.IN1
sel => mux21[10].a1.IN1
sel => mux21[11].a1.IN1
sel => mux21[12].a1.IN1
sel => mux21[13].a1.IN1
sel => mux21[14].a1.IN1
sel => mux21[15].a1.IN1
sel => mux21[16].a1.IN1
sel => mux21[17].a1.IN1
sel => mux21[18].a1.IN1
sel => mux21[19].a1.IN1
sel => mux21[20].a1.IN1
sel => mux21[21].a1.IN1
sel => mux21[22].a1.IN1
sel => mux21[23].a1.IN1
sel => mux21[24].a1.IN1
sel => mux21[25].a1.IN1
sel => mux21[26].a1.IN1
sel => mux21[27].a1.IN1
sel => mux21[28].a1.IN1
sel => mux21[29].a1.IN1
sel => mux21[30].a1.IN1
sel => mux21[31].a1.IN1


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|mux32_5:rmm0|mux2_1:mux3_0
c[0] <= mux21[0].out.DB_MAX_OUTPUT_PORT_TYPE
c[1] <= mux21[1].out.DB_MAX_OUTPUT_PORT_TYPE
c[2] <= mux21[2].out.DB_MAX_OUTPUT_PORT_TYPE
c[3] <= mux21[3].out.DB_MAX_OUTPUT_PORT_TYPE
c[4] <= mux21[4].out.DB_MAX_OUTPUT_PORT_TYPE
c[5] <= mux21[5].out.DB_MAX_OUTPUT_PORT_TYPE
c[6] <= mux21[6].out.DB_MAX_OUTPUT_PORT_TYPE
c[7] <= mux21[7].out.DB_MAX_OUTPUT_PORT_TYPE
c[8] <= mux21[8].out.DB_MAX_OUTPUT_PORT_TYPE
c[9] <= mux21[9].out.DB_MAX_OUTPUT_PORT_TYPE
c[10] <= mux21[10].out.DB_MAX_OUTPUT_PORT_TYPE
c[11] <= mux21[11].out.DB_MAX_OUTPUT_PORT_TYPE
c[12] <= mux21[12].out.DB_MAX_OUTPUT_PORT_TYPE
c[13] <= mux21[13].out.DB_MAX_OUTPUT_PORT_TYPE
c[14] <= mux21[14].out.DB_MAX_OUTPUT_PORT_TYPE
c[15] <= mux21[15].out.DB_MAX_OUTPUT_PORT_TYPE
c[16] <= mux21[16].out.DB_MAX_OUTPUT_PORT_TYPE
c[17] <= mux21[17].out.DB_MAX_OUTPUT_PORT_TYPE
c[18] <= mux21[18].out.DB_MAX_OUTPUT_PORT_TYPE
c[19] <= mux21[19].out.DB_MAX_OUTPUT_PORT_TYPE
c[20] <= mux21[20].out.DB_MAX_OUTPUT_PORT_TYPE
c[21] <= mux21[21].out.DB_MAX_OUTPUT_PORT_TYPE
c[22] <= mux21[22].out.DB_MAX_OUTPUT_PORT_TYPE
c[23] <= mux21[23].out.DB_MAX_OUTPUT_PORT_TYPE
c[24] <= mux21[24].out.DB_MAX_OUTPUT_PORT_TYPE
c[25] <= mux21[25].out.DB_MAX_OUTPUT_PORT_TYPE
c[26] <= mux21[26].out.DB_MAX_OUTPUT_PORT_TYPE
c[27] <= mux21[27].out.DB_MAX_OUTPUT_PORT_TYPE
c[28] <= mux21[28].out.DB_MAX_OUTPUT_PORT_TYPE
c[29] <= mux21[29].out.DB_MAX_OUTPUT_PORT_TYPE
c[30] <= mux21[30].out.DB_MAX_OUTPUT_PORT_TYPE
c[31] <= mux21[31].out.DB_MAX_OUTPUT_PORT_TYPE
a[0] => mux21[0].a1.IN0
a[1] => mux21[1].a1.IN0
a[2] => mux21[2].a1.IN0
a[3] => mux21[3].a1.IN0
a[4] => mux21[4].a1.IN0
a[5] => mux21[5].a1.IN0
a[6] => mux21[6].a1.IN0
a[7] => mux21[7].a1.IN0
a[8] => mux21[8].a1.IN0
a[9] => mux21[9].a1.IN0
a[10] => mux21[10].a1.IN0
a[11] => mux21[11].a1.IN0
a[12] => mux21[12].a1.IN0
a[13] => mux21[13].a1.IN0
a[14] => mux21[14].a1.IN0
a[15] => mux21[15].a1.IN0
a[16] => mux21[16].a1.IN0
a[17] => mux21[17].a1.IN0
a[18] => mux21[18].a1.IN0
a[19] => mux21[19].a1.IN0
a[20] => mux21[20].a1.IN0
a[21] => mux21[21].a1.IN0
a[22] => mux21[22].a1.IN0
a[23] => mux21[23].a1.IN0
a[24] => mux21[24].a1.IN0
a[25] => mux21[25].a1.IN0
a[26] => mux21[26].a1.IN0
a[27] => mux21[27].a1.IN0
a[28] => mux21[28].a1.IN0
a[29] => mux21[29].a1.IN0
a[30] => mux21[30].a1.IN0
a[31] => mux21[31].a1.IN0
b[0] => mux21[0].a2.IN1
b[1] => mux21[1].a2.IN1
b[2] => mux21[2].a2.IN1
b[3] => mux21[3].a2.IN1
b[4] => mux21[4].a2.IN1
b[5] => mux21[5].a2.IN1
b[6] => mux21[6].a2.IN1
b[7] => mux21[7].a2.IN1
b[8] => mux21[8].a2.IN1
b[9] => mux21[9].a2.IN1
b[10] => mux21[10].a2.IN1
b[11] => mux21[11].a2.IN1
b[12] => mux21[12].a2.IN1
b[13] => mux21[13].a2.IN1
b[14] => mux21[14].a2.IN1
b[15] => mux21[15].a2.IN1
b[16] => mux21[16].a2.IN1
b[17] => mux21[17].a2.IN1
b[18] => mux21[18].a2.IN1
b[19] => mux21[19].a2.IN1
b[20] => mux21[20].a2.IN1
b[21] => mux21[21].a2.IN1
b[22] => mux21[22].a2.IN1
b[23] => mux21[23].a2.IN1
b[24] => mux21[24].a2.IN1
b[25] => mux21[25].a2.IN1
b[26] => mux21[26].a2.IN1
b[27] => mux21[27].a2.IN1
b[28] => mux21[28].a2.IN1
b[29] => mux21[29].a2.IN1
b[30] => mux21[30].a2.IN1
b[31] => mux21[31].a2.IN1
sel => n2.DATAIN
sel => mux21[0].a1.IN1
sel => mux21[1].a1.IN1
sel => mux21[2].a1.IN1
sel => mux21[3].a1.IN1
sel => mux21[4].a1.IN1
sel => mux21[5].a1.IN1
sel => mux21[6].a1.IN1
sel => mux21[7].a1.IN1
sel => mux21[8].a1.IN1
sel => mux21[9].a1.IN1
sel => mux21[10].a1.IN1
sel => mux21[11].a1.IN1
sel => mux21[12].a1.IN1
sel => mux21[13].a1.IN1
sel => mux21[14].a1.IN1
sel => mux21[15].a1.IN1
sel => mux21[16].a1.IN1
sel => mux21[17].a1.IN1
sel => mux21[18].a1.IN1
sel => mux21[19].a1.IN1
sel => mux21[20].a1.IN1
sel => mux21[21].a1.IN1
sel => mux21[22].a1.IN1
sel => mux21[23].a1.IN1
sel => mux21[24].a1.IN1
sel => mux21[25].a1.IN1
sel => mux21[26].a1.IN1
sel => mux21[27].a1.IN1
sel => mux21[28].a1.IN1
sel => mux21[29].a1.IN1
sel => mux21[30].a1.IN1
sel => mux21[31].a1.IN1


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|mux32_5:rmm0|mux2_1:mux3_1
c[0] <= mux21[0].out.DB_MAX_OUTPUT_PORT_TYPE
c[1] <= mux21[1].out.DB_MAX_OUTPUT_PORT_TYPE
c[2] <= mux21[2].out.DB_MAX_OUTPUT_PORT_TYPE
c[3] <= mux21[3].out.DB_MAX_OUTPUT_PORT_TYPE
c[4] <= mux21[4].out.DB_MAX_OUTPUT_PORT_TYPE
c[5] <= mux21[5].out.DB_MAX_OUTPUT_PORT_TYPE
c[6] <= mux21[6].out.DB_MAX_OUTPUT_PORT_TYPE
c[7] <= mux21[7].out.DB_MAX_OUTPUT_PORT_TYPE
c[8] <= mux21[8].out.DB_MAX_OUTPUT_PORT_TYPE
c[9] <= mux21[9].out.DB_MAX_OUTPUT_PORT_TYPE
c[10] <= mux21[10].out.DB_MAX_OUTPUT_PORT_TYPE
c[11] <= mux21[11].out.DB_MAX_OUTPUT_PORT_TYPE
c[12] <= mux21[12].out.DB_MAX_OUTPUT_PORT_TYPE
c[13] <= mux21[13].out.DB_MAX_OUTPUT_PORT_TYPE
c[14] <= mux21[14].out.DB_MAX_OUTPUT_PORT_TYPE
c[15] <= mux21[15].out.DB_MAX_OUTPUT_PORT_TYPE
c[16] <= mux21[16].out.DB_MAX_OUTPUT_PORT_TYPE
c[17] <= mux21[17].out.DB_MAX_OUTPUT_PORT_TYPE
c[18] <= mux21[18].out.DB_MAX_OUTPUT_PORT_TYPE
c[19] <= mux21[19].out.DB_MAX_OUTPUT_PORT_TYPE
c[20] <= mux21[20].out.DB_MAX_OUTPUT_PORT_TYPE
c[21] <= mux21[21].out.DB_MAX_OUTPUT_PORT_TYPE
c[22] <= mux21[22].out.DB_MAX_OUTPUT_PORT_TYPE
c[23] <= mux21[23].out.DB_MAX_OUTPUT_PORT_TYPE
c[24] <= mux21[24].out.DB_MAX_OUTPUT_PORT_TYPE
c[25] <= mux21[25].out.DB_MAX_OUTPUT_PORT_TYPE
c[26] <= mux21[26].out.DB_MAX_OUTPUT_PORT_TYPE
c[27] <= mux21[27].out.DB_MAX_OUTPUT_PORT_TYPE
c[28] <= mux21[28].out.DB_MAX_OUTPUT_PORT_TYPE
c[29] <= mux21[29].out.DB_MAX_OUTPUT_PORT_TYPE
c[30] <= mux21[30].out.DB_MAX_OUTPUT_PORT_TYPE
c[31] <= mux21[31].out.DB_MAX_OUTPUT_PORT_TYPE
a[0] => mux21[0].a1.IN0
a[1] => mux21[1].a1.IN0
a[2] => mux21[2].a1.IN0
a[3] => mux21[3].a1.IN0
a[4] => mux21[4].a1.IN0
a[5] => mux21[5].a1.IN0
a[6] => mux21[6].a1.IN0
a[7] => mux21[7].a1.IN0
a[8] => mux21[8].a1.IN0
a[9] => mux21[9].a1.IN0
a[10] => mux21[10].a1.IN0
a[11] => mux21[11].a1.IN0
a[12] => mux21[12].a1.IN0
a[13] => mux21[13].a1.IN0
a[14] => mux21[14].a1.IN0
a[15] => mux21[15].a1.IN0
a[16] => mux21[16].a1.IN0
a[17] => mux21[17].a1.IN0
a[18] => mux21[18].a1.IN0
a[19] => mux21[19].a1.IN0
a[20] => mux21[20].a1.IN0
a[21] => mux21[21].a1.IN0
a[22] => mux21[22].a1.IN0
a[23] => mux21[23].a1.IN0
a[24] => mux21[24].a1.IN0
a[25] => mux21[25].a1.IN0
a[26] => mux21[26].a1.IN0
a[27] => mux21[27].a1.IN0
a[28] => mux21[28].a1.IN0
a[29] => mux21[29].a1.IN0
a[30] => mux21[30].a1.IN0
a[31] => mux21[31].a1.IN0
b[0] => mux21[0].a2.IN1
b[1] => mux21[1].a2.IN1
b[2] => mux21[2].a2.IN1
b[3] => mux21[3].a2.IN1
b[4] => mux21[4].a2.IN1
b[5] => mux21[5].a2.IN1
b[6] => mux21[6].a2.IN1
b[7] => mux21[7].a2.IN1
b[8] => mux21[8].a2.IN1
b[9] => mux21[9].a2.IN1
b[10] => mux21[10].a2.IN1
b[11] => mux21[11].a2.IN1
b[12] => mux21[12].a2.IN1
b[13] => mux21[13].a2.IN1
b[14] => mux21[14].a2.IN1
b[15] => mux21[15].a2.IN1
b[16] => mux21[16].a2.IN1
b[17] => mux21[17].a2.IN1
b[18] => mux21[18].a2.IN1
b[19] => mux21[19].a2.IN1
b[20] => mux21[20].a2.IN1
b[21] => mux21[21].a2.IN1
b[22] => mux21[22].a2.IN1
b[23] => mux21[23].a2.IN1
b[24] => mux21[24].a2.IN1
b[25] => mux21[25].a2.IN1
b[26] => mux21[26].a2.IN1
b[27] => mux21[27].a2.IN1
b[28] => mux21[28].a2.IN1
b[29] => mux21[29].a2.IN1
b[30] => mux21[30].a2.IN1
b[31] => mux21[31].a2.IN1
sel => n2.DATAIN
sel => mux21[0].a1.IN1
sel => mux21[1].a1.IN1
sel => mux21[2].a1.IN1
sel => mux21[3].a1.IN1
sel => mux21[4].a1.IN1
sel => mux21[5].a1.IN1
sel => mux21[6].a1.IN1
sel => mux21[7].a1.IN1
sel => mux21[8].a1.IN1
sel => mux21[9].a1.IN1
sel => mux21[10].a1.IN1
sel => mux21[11].a1.IN1
sel => mux21[12].a1.IN1
sel => mux21[13].a1.IN1
sel => mux21[14].a1.IN1
sel => mux21[15].a1.IN1
sel => mux21[16].a1.IN1
sel => mux21[17].a1.IN1
sel => mux21[18].a1.IN1
sel => mux21[19].a1.IN1
sel => mux21[20].a1.IN1
sel => mux21[21].a1.IN1
sel => mux21[22].a1.IN1
sel => mux21[23].a1.IN1
sel => mux21[24].a1.IN1
sel => mux21[25].a1.IN1
sel => mux21[26].a1.IN1
sel => mux21[27].a1.IN1
sel => mux21[28].a1.IN1
sel => mux21[29].a1.IN1
sel => mux21[30].a1.IN1
sel => mux21[31].a1.IN1


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|mux32_5:rmm0|mux2_1:mux4_0
c[0] <= mux21[0].out.DB_MAX_OUTPUT_PORT_TYPE
c[1] <= mux21[1].out.DB_MAX_OUTPUT_PORT_TYPE
c[2] <= mux21[2].out.DB_MAX_OUTPUT_PORT_TYPE
c[3] <= mux21[3].out.DB_MAX_OUTPUT_PORT_TYPE
c[4] <= mux21[4].out.DB_MAX_OUTPUT_PORT_TYPE
c[5] <= mux21[5].out.DB_MAX_OUTPUT_PORT_TYPE
c[6] <= mux21[6].out.DB_MAX_OUTPUT_PORT_TYPE
c[7] <= mux21[7].out.DB_MAX_OUTPUT_PORT_TYPE
c[8] <= mux21[8].out.DB_MAX_OUTPUT_PORT_TYPE
c[9] <= mux21[9].out.DB_MAX_OUTPUT_PORT_TYPE
c[10] <= mux21[10].out.DB_MAX_OUTPUT_PORT_TYPE
c[11] <= mux21[11].out.DB_MAX_OUTPUT_PORT_TYPE
c[12] <= mux21[12].out.DB_MAX_OUTPUT_PORT_TYPE
c[13] <= mux21[13].out.DB_MAX_OUTPUT_PORT_TYPE
c[14] <= mux21[14].out.DB_MAX_OUTPUT_PORT_TYPE
c[15] <= mux21[15].out.DB_MAX_OUTPUT_PORT_TYPE
c[16] <= mux21[16].out.DB_MAX_OUTPUT_PORT_TYPE
c[17] <= mux21[17].out.DB_MAX_OUTPUT_PORT_TYPE
c[18] <= mux21[18].out.DB_MAX_OUTPUT_PORT_TYPE
c[19] <= mux21[19].out.DB_MAX_OUTPUT_PORT_TYPE
c[20] <= mux21[20].out.DB_MAX_OUTPUT_PORT_TYPE
c[21] <= mux21[21].out.DB_MAX_OUTPUT_PORT_TYPE
c[22] <= mux21[22].out.DB_MAX_OUTPUT_PORT_TYPE
c[23] <= mux21[23].out.DB_MAX_OUTPUT_PORT_TYPE
c[24] <= mux21[24].out.DB_MAX_OUTPUT_PORT_TYPE
c[25] <= mux21[25].out.DB_MAX_OUTPUT_PORT_TYPE
c[26] <= mux21[26].out.DB_MAX_OUTPUT_PORT_TYPE
c[27] <= mux21[27].out.DB_MAX_OUTPUT_PORT_TYPE
c[28] <= mux21[28].out.DB_MAX_OUTPUT_PORT_TYPE
c[29] <= mux21[29].out.DB_MAX_OUTPUT_PORT_TYPE
c[30] <= mux21[30].out.DB_MAX_OUTPUT_PORT_TYPE
c[31] <= mux21[31].out.DB_MAX_OUTPUT_PORT_TYPE
a[0] => mux21[0].a1.IN0
a[1] => mux21[1].a1.IN0
a[2] => mux21[2].a1.IN0
a[3] => mux21[3].a1.IN0
a[4] => mux21[4].a1.IN0
a[5] => mux21[5].a1.IN0
a[6] => mux21[6].a1.IN0
a[7] => mux21[7].a1.IN0
a[8] => mux21[8].a1.IN0
a[9] => mux21[9].a1.IN0
a[10] => mux21[10].a1.IN0
a[11] => mux21[11].a1.IN0
a[12] => mux21[12].a1.IN0
a[13] => mux21[13].a1.IN0
a[14] => mux21[14].a1.IN0
a[15] => mux21[15].a1.IN0
a[16] => mux21[16].a1.IN0
a[17] => mux21[17].a1.IN0
a[18] => mux21[18].a1.IN0
a[19] => mux21[19].a1.IN0
a[20] => mux21[20].a1.IN0
a[21] => mux21[21].a1.IN0
a[22] => mux21[22].a1.IN0
a[23] => mux21[23].a1.IN0
a[24] => mux21[24].a1.IN0
a[25] => mux21[25].a1.IN0
a[26] => mux21[26].a1.IN0
a[27] => mux21[27].a1.IN0
a[28] => mux21[28].a1.IN0
a[29] => mux21[29].a1.IN0
a[30] => mux21[30].a1.IN0
a[31] => mux21[31].a1.IN0
b[0] => mux21[0].a2.IN1
b[1] => mux21[1].a2.IN1
b[2] => mux21[2].a2.IN1
b[3] => mux21[3].a2.IN1
b[4] => mux21[4].a2.IN1
b[5] => mux21[5].a2.IN1
b[6] => mux21[6].a2.IN1
b[7] => mux21[7].a2.IN1
b[8] => mux21[8].a2.IN1
b[9] => mux21[9].a2.IN1
b[10] => mux21[10].a2.IN1
b[11] => mux21[11].a2.IN1
b[12] => mux21[12].a2.IN1
b[13] => mux21[13].a2.IN1
b[14] => mux21[14].a2.IN1
b[15] => mux21[15].a2.IN1
b[16] => mux21[16].a2.IN1
b[17] => mux21[17].a2.IN1
b[18] => mux21[18].a2.IN1
b[19] => mux21[19].a2.IN1
b[20] => mux21[20].a2.IN1
b[21] => mux21[21].a2.IN1
b[22] => mux21[22].a2.IN1
b[23] => mux21[23].a2.IN1
b[24] => mux21[24].a2.IN1
b[25] => mux21[25].a2.IN1
b[26] => mux21[26].a2.IN1
b[27] => mux21[27].a2.IN1
b[28] => mux21[28].a2.IN1
b[29] => mux21[29].a2.IN1
b[30] => mux21[30].a2.IN1
b[31] => mux21[31].a2.IN1
sel => n2.DATAIN
sel => mux21[0].a1.IN1
sel => mux21[1].a1.IN1
sel => mux21[2].a1.IN1
sel => mux21[3].a1.IN1
sel => mux21[4].a1.IN1
sel => mux21[5].a1.IN1
sel => mux21[6].a1.IN1
sel => mux21[7].a1.IN1
sel => mux21[8].a1.IN1
sel => mux21[9].a1.IN1
sel => mux21[10].a1.IN1
sel => mux21[11].a1.IN1
sel => mux21[12].a1.IN1
sel => mux21[13].a1.IN1
sel => mux21[14].a1.IN1
sel => mux21[15].a1.IN1
sel => mux21[16].a1.IN1
sel => mux21[17].a1.IN1
sel => mux21[18].a1.IN1
sel => mux21[19].a1.IN1
sel => mux21[20].a1.IN1
sel => mux21[21].a1.IN1
sel => mux21[22].a1.IN1
sel => mux21[23].a1.IN1
sel => mux21[24].a1.IN1
sel => mux21[25].a1.IN1
sel => mux21[26].a1.IN1
sel => mux21[27].a1.IN1
sel => mux21[28].a1.IN1
sel => mux21[29].a1.IN1
sel => mux21[30].a1.IN1
sel => mux21[31].a1.IN1


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|mux32_5:rmm1
out[0] <= mux2_1:mux4_0.port0
out[1] <= mux2_1:mux4_0.port0
out[2] <= mux2_1:mux4_0.port0
out[3] <= mux2_1:mux4_0.port0
out[4] <= mux2_1:mux4_0.port0
out[5] <= mux2_1:mux4_0.port0
out[6] <= mux2_1:mux4_0.port0
out[7] <= mux2_1:mux4_0.port0
out[8] <= mux2_1:mux4_0.port0
out[9] <= mux2_1:mux4_0.port0
out[10] <= mux2_1:mux4_0.port0
out[11] <= mux2_1:mux4_0.port0
out[12] <= mux2_1:mux4_0.port0
out[13] <= mux2_1:mux4_0.port0
out[14] <= mux2_1:mux4_0.port0
out[15] <= mux2_1:mux4_0.port0
out[16] <= mux2_1:mux4_0.port0
out[17] <= mux2_1:mux4_0.port0
out[18] <= mux2_1:mux4_0.port0
out[19] <= mux2_1:mux4_0.port0
out[20] <= mux2_1:mux4_0.port0
out[21] <= mux2_1:mux4_0.port0
out[22] <= mux2_1:mux4_0.port0
out[23] <= mux2_1:mux4_0.port0
out[24] <= mux2_1:mux4_0.port0
out[25] <= mux2_1:mux4_0.port0
out[26] <= mux2_1:mux4_0.port0
out[27] <= mux2_1:mux4_0.port0
out[28] <= mux2_1:mux4_0.port0
out[29] <= mux2_1:mux4_0.port0
out[30] <= mux2_1:mux4_0.port0
out[31] <= mux2_1:mux4_0.port0
sel[0] => sel[0].IN16
sel[1] => sel[1].IN8
sel[2] => sel[2].IN4
sel[3] => sel[3].IN2
sel[4] => sel[4].IN1
in[0][0] => in[0][0].IN1
in[0][1] => in[0][1].IN1
in[0][2] => in[0][2].IN1
in[0][3] => in[0][3].IN1
in[0][4] => in[0][4].IN1
in[0][5] => in[0][5].IN1
in[0][6] => in[0][6].IN1
in[0][7] => in[0][7].IN1
in[0][8] => in[0][8].IN1
in[0][9] => in[0][9].IN1
in[0][10] => in[0][10].IN1
in[0][11] => in[0][11].IN1
in[0][12] => in[0][12].IN1
in[0][13] => in[0][13].IN1
in[0][14] => in[0][14].IN1
in[0][15] => in[0][15].IN1
in[0][16] => in[0][16].IN1
in[0][17] => in[0][17].IN1
in[0][18] => in[0][18].IN1
in[0][19] => in[0][19].IN1
in[0][20] => in[0][20].IN1
in[0][21] => in[0][21].IN1
in[0][22] => in[0][22].IN1
in[0][23] => in[0][23].IN1
in[0][24] => in[0][24].IN1
in[0][25] => in[0][25].IN1
in[0][26] => in[0][26].IN1
in[0][27] => in[0][27].IN1
in[0][28] => in[0][28].IN1
in[0][29] => in[0][29].IN1
in[0][30] => in[0][30].IN1
in[0][31] => in[0][31].IN1
in[1][0] => in[1][0].IN1
in[1][1] => in[1][1].IN1
in[1][2] => in[1][2].IN1
in[1][3] => in[1][3].IN1
in[1][4] => in[1][4].IN1
in[1][5] => in[1][5].IN1
in[1][6] => in[1][6].IN1
in[1][7] => in[1][7].IN1
in[1][8] => in[1][8].IN1
in[1][9] => in[1][9].IN1
in[1][10] => in[1][10].IN1
in[1][11] => in[1][11].IN1
in[1][12] => in[1][12].IN1
in[1][13] => in[1][13].IN1
in[1][14] => in[1][14].IN1
in[1][15] => in[1][15].IN1
in[1][16] => in[1][16].IN1
in[1][17] => in[1][17].IN1
in[1][18] => in[1][18].IN1
in[1][19] => in[1][19].IN1
in[1][20] => in[1][20].IN1
in[1][21] => in[1][21].IN1
in[1][22] => in[1][22].IN1
in[1][23] => in[1][23].IN1
in[1][24] => in[1][24].IN1
in[1][25] => in[1][25].IN1
in[1][26] => in[1][26].IN1
in[1][27] => in[1][27].IN1
in[1][28] => in[1][28].IN1
in[1][29] => in[1][29].IN1
in[1][30] => in[1][30].IN1
in[1][31] => in[1][31].IN1
in[2][0] => in[2][0].IN1
in[2][1] => in[2][1].IN1
in[2][2] => in[2][2].IN1
in[2][3] => in[2][3].IN1
in[2][4] => in[2][4].IN1
in[2][5] => in[2][5].IN1
in[2][6] => in[2][6].IN1
in[2][7] => in[2][7].IN1
in[2][8] => in[2][8].IN1
in[2][9] => in[2][9].IN1
in[2][10] => in[2][10].IN1
in[2][11] => in[2][11].IN1
in[2][12] => in[2][12].IN1
in[2][13] => in[2][13].IN1
in[2][14] => in[2][14].IN1
in[2][15] => in[2][15].IN1
in[2][16] => in[2][16].IN1
in[2][17] => in[2][17].IN1
in[2][18] => in[2][18].IN1
in[2][19] => in[2][19].IN1
in[2][20] => in[2][20].IN1
in[2][21] => in[2][21].IN1
in[2][22] => in[2][22].IN1
in[2][23] => in[2][23].IN1
in[2][24] => in[2][24].IN1
in[2][25] => in[2][25].IN1
in[2][26] => in[2][26].IN1
in[2][27] => in[2][27].IN1
in[2][28] => in[2][28].IN1
in[2][29] => in[2][29].IN1
in[2][30] => in[2][30].IN1
in[2][31] => in[2][31].IN1
in[3][0] => in[3][0].IN1
in[3][1] => in[3][1].IN1
in[3][2] => in[3][2].IN1
in[3][3] => in[3][3].IN1
in[3][4] => in[3][4].IN1
in[3][5] => in[3][5].IN1
in[3][6] => in[3][6].IN1
in[3][7] => in[3][7].IN1
in[3][8] => in[3][8].IN1
in[3][9] => in[3][9].IN1
in[3][10] => in[3][10].IN1
in[3][11] => in[3][11].IN1
in[3][12] => in[3][12].IN1
in[3][13] => in[3][13].IN1
in[3][14] => in[3][14].IN1
in[3][15] => in[3][15].IN1
in[3][16] => in[3][16].IN1
in[3][17] => in[3][17].IN1
in[3][18] => in[3][18].IN1
in[3][19] => in[3][19].IN1
in[3][20] => in[3][20].IN1
in[3][21] => in[3][21].IN1
in[3][22] => in[3][22].IN1
in[3][23] => in[3][23].IN1
in[3][24] => in[3][24].IN1
in[3][25] => in[3][25].IN1
in[3][26] => in[3][26].IN1
in[3][27] => in[3][27].IN1
in[3][28] => in[3][28].IN1
in[3][29] => in[3][29].IN1
in[3][30] => in[3][30].IN1
in[3][31] => in[3][31].IN1
in[4][0] => in[4][0].IN1
in[4][1] => in[4][1].IN1
in[4][2] => in[4][2].IN1
in[4][3] => in[4][3].IN1
in[4][4] => in[4][4].IN1
in[4][5] => in[4][5].IN1
in[4][6] => in[4][6].IN1
in[4][7] => in[4][7].IN1
in[4][8] => in[4][8].IN1
in[4][9] => in[4][9].IN1
in[4][10] => in[4][10].IN1
in[4][11] => in[4][11].IN1
in[4][12] => in[4][12].IN1
in[4][13] => in[4][13].IN1
in[4][14] => in[4][14].IN1
in[4][15] => in[4][15].IN1
in[4][16] => in[4][16].IN1
in[4][17] => in[4][17].IN1
in[4][18] => in[4][18].IN1
in[4][19] => in[4][19].IN1
in[4][20] => in[4][20].IN1
in[4][21] => in[4][21].IN1
in[4][22] => in[4][22].IN1
in[4][23] => in[4][23].IN1
in[4][24] => in[4][24].IN1
in[4][25] => in[4][25].IN1
in[4][26] => in[4][26].IN1
in[4][27] => in[4][27].IN1
in[4][28] => in[4][28].IN1
in[4][29] => in[4][29].IN1
in[4][30] => in[4][30].IN1
in[4][31] => in[4][31].IN1
in[5][0] => in[5][0].IN1
in[5][1] => in[5][1].IN1
in[5][2] => in[5][2].IN1
in[5][3] => in[5][3].IN1
in[5][4] => in[5][4].IN1
in[5][5] => in[5][5].IN1
in[5][6] => in[5][6].IN1
in[5][7] => in[5][7].IN1
in[5][8] => in[5][8].IN1
in[5][9] => in[5][9].IN1
in[5][10] => in[5][10].IN1
in[5][11] => in[5][11].IN1
in[5][12] => in[5][12].IN1
in[5][13] => in[5][13].IN1
in[5][14] => in[5][14].IN1
in[5][15] => in[5][15].IN1
in[5][16] => in[5][16].IN1
in[5][17] => in[5][17].IN1
in[5][18] => in[5][18].IN1
in[5][19] => in[5][19].IN1
in[5][20] => in[5][20].IN1
in[5][21] => in[5][21].IN1
in[5][22] => in[5][22].IN1
in[5][23] => in[5][23].IN1
in[5][24] => in[5][24].IN1
in[5][25] => in[5][25].IN1
in[5][26] => in[5][26].IN1
in[5][27] => in[5][27].IN1
in[5][28] => in[5][28].IN1
in[5][29] => in[5][29].IN1
in[5][30] => in[5][30].IN1
in[5][31] => in[5][31].IN1
in[6][0] => in[6][0].IN1
in[6][1] => in[6][1].IN1
in[6][2] => in[6][2].IN1
in[6][3] => in[6][3].IN1
in[6][4] => in[6][4].IN1
in[6][5] => in[6][5].IN1
in[6][6] => in[6][6].IN1
in[6][7] => in[6][7].IN1
in[6][8] => in[6][8].IN1
in[6][9] => in[6][9].IN1
in[6][10] => in[6][10].IN1
in[6][11] => in[6][11].IN1
in[6][12] => in[6][12].IN1
in[6][13] => in[6][13].IN1
in[6][14] => in[6][14].IN1
in[6][15] => in[6][15].IN1
in[6][16] => in[6][16].IN1
in[6][17] => in[6][17].IN1
in[6][18] => in[6][18].IN1
in[6][19] => in[6][19].IN1
in[6][20] => in[6][20].IN1
in[6][21] => in[6][21].IN1
in[6][22] => in[6][22].IN1
in[6][23] => in[6][23].IN1
in[6][24] => in[6][24].IN1
in[6][25] => in[6][25].IN1
in[6][26] => in[6][26].IN1
in[6][27] => in[6][27].IN1
in[6][28] => in[6][28].IN1
in[6][29] => in[6][29].IN1
in[6][30] => in[6][30].IN1
in[6][31] => in[6][31].IN1
in[7][0] => in[7][0].IN1
in[7][1] => in[7][1].IN1
in[7][2] => in[7][2].IN1
in[7][3] => in[7][3].IN1
in[7][4] => in[7][4].IN1
in[7][5] => in[7][5].IN1
in[7][6] => in[7][6].IN1
in[7][7] => in[7][7].IN1
in[7][8] => in[7][8].IN1
in[7][9] => in[7][9].IN1
in[7][10] => in[7][10].IN1
in[7][11] => in[7][11].IN1
in[7][12] => in[7][12].IN1
in[7][13] => in[7][13].IN1
in[7][14] => in[7][14].IN1
in[7][15] => in[7][15].IN1
in[7][16] => in[7][16].IN1
in[7][17] => in[7][17].IN1
in[7][18] => in[7][18].IN1
in[7][19] => in[7][19].IN1
in[7][20] => in[7][20].IN1
in[7][21] => in[7][21].IN1
in[7][22] => in[7][22].IN1
in[7][23] => in[7][23].IN1
in[7][24] => in[7][24].IN1
in[7][25] => in[7][25].IN1
in[7][26] => in[7][26].IN1
in[7][27] => in[7][27].IN1
in[7][28] => in[7][28].IN1
in[7][29] => in[7][29].IN1
in[7][30] => in[7][30].IN1
in[7][31] => in[7][31].IN1
in[8][0] => in[8][0].IN1
in[8][1] => in[8][1].IN1
in[8][2] => in[8][2].IN1
in[8][3] => in[8][3].IN1
in[8][4] => in[8][4].IN1
in[8][5] => in[8][5].IN1
in[8][6] => in[8][6].IN1
in[8][7] => in[8][7].IN1
in[8][8] => in[8][8].IN1
in[8][9] => in[8][9].IN1
in[8][10] => in[8][10].IN1
in[8][11] => in[8][11].IN1
in[8][12] => in[8][12].IN1
in[8][13] => in[8][13].IN1
in[8][14] => in[8][14].IN1
in[8][15] => in[8][15].IN1
in[8][16] => in[8][16].IN1
in[8][17] => in[8][17].IN1
in[8][18] => in[8][18].IN1
in[8][19] => in[8][19].IN1
in[8][20] => in[8][20].IN1
in[8][21] => in[8][21].IN1
in[8][22] => in[8][22].IN1
in[8][23] => in[8][23].IN1
in[8][24] => in[8][24].IN1
in[8][25] => in[8][25].IN1
in[8][26] => in[8][26].IN1
in[8][27] => in[8][27].IN1
in[8][28] => in[8][28].IN1
in[8][29] => in[8][29].IN1
in[8][30] => in[8][30].IN1
in[8][31] => in[8][31].IN1
in[9][0] => in[9][0].IN1
in[9][1] => in[9][1].IN1
in[9][2] => in[9][2].IN1
in[9][3] => in[9][3].IN1
in[9][4] => in[9][4].IN1
in[9][5] => in[9][5].IN1
in[9][6] => in[9][6].IN1
in[9][7] => in[9][7].IN1
in[9][8] => in[9][8].IN1
in[9][9] => in[9][9].IN1
in[9][10] => in[9][10].IN1
in[9][11] => in[9][11].IN1
in[9][12] => in[9][12].IN1
in[9][13] => in[9][13].IN1
in[9][14] => in[9][14].IN1
in[9][15] => in[9][15].IN1
in[9][16] => in[9][16].IN1
in[9][17] => in[9][17].IN1
in[9][18] => in[9][18].IN1
in[9][19] => in[9][19].IN1
in[9][20] => in[9][20].IN1
in[9][21] => in[9][21].IN1
in[9][22] => in[9][22].IN1
in[9][23] => in[9][23].IN1
in[9][24] => in[9][24].IN1
in[9][25] => in[9][25].IN1
in[9][26] => in[9][26].IN1
in[9][27] => in[9][27].IN1
in[9][28] => in[9][28].IN1
in[9][29] => in[9][29].IN1
in[9][30] => in[9][30].IN1
in[9][31] => in[9][31].IN1
in[10][0] => in[10][0].IN1
in[10][1] => in[10][1].IN1
in[10][2] => in[10][2].IN1
in[10][3] => in[10][3].IN1
in[10][4] => in[10][4].IN1
in[10][5] => in[10][5].IN1
in[10][6] => in[10][6].IN1
in[10][7] => in[10][7].IN1
in[10][8] => in[10][8].IN1
in[10][9] => in[10][9].IN1
in[10][10] => in[10][10].IN1
in[10][11] => in[10][11].IN1
in[10][12] => in[10][12].IN1
in[10][13] => in[10][13].IN1
in[10][14] => in[10][14].IN1
in[10][15] => in[10][15].IN1
in[10][16] => in[10][16].IN1
in[10][17] => in[10][17].IN1
in[10][18] => in[10][18].IN1
in[10][19] => in[10][19].IN1
in[10][20] => in[10][20].IN1
in[10][21] => in[10][21].IN1
in[10][22] => in[10][22].IN1
in[10][23] => in[10][23].IN1
in[10][24] => in[10][24].IN1
in[10][25] => in[10][25].IN1
in[10][26] => in[10][26].IN1
in[10][27] => in[10][27].IN1
in[10][28] => in[10][28].IN1
in[10][29] => in[10][29].IN1
in[10][30] => in[10][30].IN1
in[10][31] => in[10][31].IN1
in[11][0] => in[11][0].IN1
in[11][1] => in[11][1].IN1
in[11][2] => in[11][2].IN1
in[11][3] => in[11][3].IN1
in[11][4] => in[11][4].IN1
in[11][5] => in[11][5].IN1
in[11][6] => in[11][6].IN1
in[11][7] => in[11][7].IN1
in[11][8] => in[11][8].IN1
in[11][9] => in[11][9].IN1
in[11][10] => in[11][10].IN1
in[11][11] => in[11][11].IN1
in[11][12] => in[11][12].IN1
in[11][13] => in[11][13].IN1
in[11][14] => in[11][14].IN1
in[11][15] => in[11][15].IN1
in[11][16] => in[11][16].IN1
in[11][17] => in[11][17].IN1
in[11][18] => in[11][18].IN1
in[11][19] => in[11][19].IN1
in[11][20] => in[11][20].IN1
in[11][21] => in[11][21].IN1
in[11][22] => in[11][22].IN1
in[11][23] => in[11][23].IN1
in[11][24] => in[11][24].IN1
in[11][25] => in[11][25].IN1
in[11][26] => in[11][26].IN1
in[11][27] => in[11][27].IN1
in[11][28] => in[11][28].IN1
in[11][29] => in[11][29].IN1
in[11][30] => in[11][30].IN1
in[11][31] => in[11][31].IN1
in[12][0] => in[12][0].IN1
in[12][1] => in[12][1].IN1
in[12][2] => in[12][2].IN1
in[12][3] => in[12][3].IN1
in[12][4] => in[12][4].IN1
in[12][5] => in[12][5].IN1
in[12][6] => in[12][6].IN1
in[12][7] => in[12][7].IN1
in[12][8] => in[12][8].IN1
in[12][9] => in[12][9].IN1
in[12][10] => in[12][10].IN1
in[12][11] => in[12][11].IN1
in[12][12] => in[12][12].IN1
in[12][13] => in[12][13].IN1
in[12][14] => in[12][14].IN1
in[12][15] => in[12][15].IN1
in[12][16] => in[12][16].IN1
in[12][17] => in[12][17].IN1
in[12][18] => in[12][18].IN1
in[12][19] => in[12][19].IN1
in[12][20] => in[12][20].IN1
in[12][21] => in[12][21].IN1
in[12][22] => in[12][22].IN1
in[12][23] => in[12][23].IN1
in[12][24] => in[12][24].IN1
in[12][25] => in[12][25].IN1
in[12][26] => in[12][26].IN1
in[12][27] => in[12][27].IN1
in[12][28] => in[12][28].IN1
in[12][29] => in[12][29].IN1
in[12][30] => in[12][30].IN1
in[12][31] => in[12][31].IN1
in[13][0] => in[13][0].IN1
in[13][1] => in[13][1].IN1
in[13][2] => in[13][2].IN1
in[13][3] => in[13][3].IN1
in[13][4] => in[13][4].IN1
in[13][5] => in[13][5].IN1
in[13][6] => in[13][6].IN1
in[13][7] => in[13][7].IN1
in[13][8] => in[13][8].IN1
in[13][9] => in[13][9].IN1
in[13][10] => in[13][10].IN1
in[13][11] => in[13][11].IN1
in[13][12] => in[13][12].IN1
in[13][13] => in[13][13].IN1
in[13][14] => in[13][14].IN1
in[13][15] => in[13][15].IN1
in[13][16] => in[13][16].IN1
in[13][17] => in[13][17].IN1
in[13][18] => in[13][18].IN1
in[13][19] => in[13][19].IN1
in[13][20] => in[13][20].IN1
in[13][21] => in[13][21].IN1
in[13][22] => in[13][22].IN1
in[13][23] => in[13][23].IN1
in[13][24] => in[13][24].IN1
in[13][25] => in[13][25].IN1
in[13][26] => in[13][26].IN1
in[13][27] => in[13][27].IN1
in[13][28] => in[13][28].IN1
in[13][29] => in[13][29].IN1
in[13][30] => in[13][30].IN1
in[13][31] => in[13][31].IN1
in[14][0] => in[14][0].IN1
in[14][1] => in[14][1].IN1
in[14][2] => in[14][2].IN1
in[14][3] => in[14][3].IN1
in[14][4] => in[14][4].IN1
in[14][5] => in[14][5].IN1
in[14][6] => in[14][6].IN1
in[14][7] => in[14][7].IN1
in[14][8] => in[14][8].IN1
in[14][9] => in[14][9].IN1
in[14][10] => in[14][10].IN1
in[14][11] => in[14][11].IN1
in[14][12] => in[14][12].IN1
in[14][13] => in[14][13].IN1
in[14][14] => in[14][14].IN1
in[14][15] => in[14][15].IN1
in[14][16] => in[14][16].IN1
in[14][17] => in[14][17].IN1
in[14][18] => in[14][18].IN1
in[14][19] => in[14][19].IN1
in[14][20] => in[14][20].IN1
in[14][21] => in[14][21].IN1
in[14][22] => in[14][22].IN1
in[14][23] => in[14][23].IN1
in[14][24] => in[14][24].IN1
in[14][25] => in[14][25].IN1
in[14][26] => in[14][26].IN1
in[14][27] => in[14][27].IN1
in[14][28] => in[14][28].IN1
in[14][29] => in[14][29].IN1
in[14][30] => in[14][30].IN1
in[14][31] => in[14][31].IN1
in[15][0] => in[15][0].IN1
in[15][1] => in[15][1].IN1
in[15][2] => in[15][2].IN1
in[15][3] => in[15][3].IN1
in[15][4] => in[15][4].IN1
in[15][5] => in[15][5].IN1
in[15][6] => in[15][6].IN1
in[15][7] => in[15][7].IN1
in[15][8] => in[15][8].IN1
in[15][9] => in[15][9].IN1
in[15][10] => in[15][10].IN1
in[15][11] => in[15][11].IN1
in[15][12] => in[15][12].IN1
in[15][13] => in[15][13].IN1
in[15][14] => in[15][14].IN1
in[15][15] => in[15][15].IN1
in[15][16] => in[15][16].IN1
in[15][17] => in[15][17].IN1
in[15][18] => in[15][18].IN1
in[15][19] => in[15][19].IN1
in[15][20] => in[15][20].IN1
in[15][21] => in[15][21].IN1
in[15][22] => in[15][22].IN1
in[15][23] => in[15][23].IN1
in[15][24] => in[15][24].IN1
in[15][25] => in[15][25].IN1
in[15][26] => in[15][26].IN1
in[15][27] => in[15][27].IN1
in[15][28] => in[15][28].IN1
in[15][29] => in[15][29].IN1
in[15][30] => in[15][30].IN1
in[15][31] => in[15][31].IN1
in[16][0] => in[16][0].IN1
in[16][1] => in[16][1].IN1
in[16][2] => in[16][2].IN1
in[16][3] => in[16][3].IN1
in[16][4] => in[16][4].IN1
in[16][5] => in[16][5].IN1
in[16][6] => in[16][6].IN1
in[16][7] => in[16][7].IN1
in[16][8] => in[16][8].IN1
in[16][9] => in[16][9].IN1
in[16][10] => in[16][10].IN1
in[16][11] => in[16][11].IN1
in[16][12] => in[16][12].IN1
in[16][13] => in[16][13].IN1
in[16][14] => in[16][14].IN1
in[16][15] => in[16][15].IN1
in[16][16] => in[16][16].IN1
in[16][17] => in[16][17].IN1
in[16][18] => in[16][18].IN1
in[16][19] => in[16][19].IN1
in[16][20] => in[16][20].IN1
in[16][21] => in[16][21].IN1
in[16][22] => in[16][22].IN1
in[16][23] => in[16][23].IN1
in[16][24] => in[16][24].IN1
in[16][25] => in[16][25].IN1
in[16][26] => in[16][26].IN1
in[16][27] => in[16][27].IN1
in[16][28] => in[16][28].IN1
in[16][29] => in[16][29].IN1
in[16][30] => in[16][30].IN1
in[16][31] => in[16][31].IN1
in[17][0] => in[17][0].IN1
in[17][1] => in[17][1].IN1
in[17][2] => in[17][2].IN1
in[17][3] => in[17][3].IN1
in[17][4] => in[17][4].IN1
in[17][5] => in[17][5].IN1
in[17][6] => in[17][6].IN1
in[17][7] => in[17][7].IN1
in[17][8] => in[17][8].IN1
in[17][9] => in[17][9].IN1
in[17][10] => in[17][10].IN1
in[17][11] => in[17][11].IN1
in[17][12] => in[17][12].IN1
in[17][13] => in[17][13].IN1
in[17][14] => in[17][14].IN1
in[17][15] => in[17][15].IN1
in[17][16] => in[17][16].IN1
in[17][17] => in[17][17].IN1
in[17][18] => in[17][18].IN1
in[17][19] => in[17][19].IN1
in[17][20] => in[17][20].IN1
in[17][21] => in[17][21].IN1
in[17][22] => in[17][22].IN1
in[17][23] => in[17][23].IN1
in[17][24] => in[17][24].IN1
in[17][25] => in[17][25].IN1
in[17][26] => in[17][26].IN1
in[17][27] => in[17][27].IN1
in[17][28] => in[17][28].IN1
in[17][29] => in[17][29].IN1
in[17][30] => in[17][30].IN1
in[17][31] => in[17][31].IN1
in[18][0] => in[18][0].IN1
in[18][1] => in[18][1].IN1
in[18][2] => in[18][2].IN1
in[18][3] => in[18][3].IN1
in[18][4] => in[18][4].IN1
in[18][5] => in[18][5].IN1
in[18][6] => in[18][6].IN1
in[18][7] => in[18][7].IN1
in[18][8] => in[18][8].IN1
in[18][9] => in[18][9].IN1
in[18][10] => in[18][10].IN1
in[18][11] => in[18][11].IN1
in[18][12] => in[18][12].IN1
in[18][13] => in[18][13].IN1
in[18][14] => in[18][14].IN1
in[18][15] => in[18][15].IN1
in[18][16] => in[18][16].IN1
in[18][17] => in[18][17].IN1
in[18][18] => in[18][18].IN1
in[18][19] => in[18][19].IN1
in[18][20] => in[18][20].IN1
in[18][21] => in[18][21].IN1
in[18][22] => in[18][22].IN1
in[18][23] => in[18][23].IN1
in[18][24] => in[18][24].IN1
in[18][25] => in[18][25].IN1
in[18][26] => in[18][26].IN1
in[18][27] => in[18][27].IN1
in[18][28] => in[18][28].IN1
in[18][29] => in[18][29].IN1
in[18][30] => in[18][30].IN1
in[18][31] => in[18][31].IN1
in[19][0] => in[19][0].IN1
in[19][1] => in[19][1].IN1
in[19][2] => in[19][2].IN1
in[19][3] => in[19][3].IN1
in[19][4] => in[19][4].IN1
in[19][5] => in[19][5].IN1
in[19][6] => in[19][6].IN1
in[19][7] => in[19][7].IN1
in[19][8] => in[19][8].IN1
in[19][9] => in[19][9].IN1
in[19][10] => in[19][10].IN1
in[19][11] => in[19][11].IN1
in[19][12] => in[19][12].IN1
in[19][13] => in[19][13].IN1
in[19][14] => in[19][14].IN1
in[19][15] => in[19][15].IN1
in[19][16] => in[19][16].IN1
in[19][17] => in[19][17].IN1
in[19][18] => in[19][18].IN1
in[19][19] => in[19][19].IN1
in[19][20] => in[19][20].IN1
in[19][21] => in[19][21].IN1
in[19][22] => in[19][22].IN1
in[19][23] => in[19][23].IN1
in[19][24] => in[19][24].IN1
in[19][25] => in[19][25].IN1
in[19][26] => in[19][26].IN1
in[19][27] => in[19][27].IN1
in[19][28] => in[19][28].IN1
in[19][29] => in[19][29].IN1
in[19][30] => in[19][30].IN1
in[19][31] => in[19][31].IN1
in[20][0] => in[20][0].IN1
in[20][1] => in[20][1].IN1
in[20][2] => in[20][2].IN1
in[20][3] => in[20][3].IN1
in[20][4] => in[20][4].IN1
in[20][5] => in[20][5].IN1
in[20][6] => in[20][6].IN1
in[20][7] => in[20][7].IN1
in[20][8] => in[20][8].IN1
in[20][9] => in[20][9].IN1
in[20][10] => in[20][10].IN1
in[20][11] => in[20][11].IN1
in[20][12] => in[20][12].IN1
in[20][13] => in[20][13].IN1
in[20][14] => in[20][14].IN1
in[20][15] => in[20][15].IN1
in[20][16] => in[20][16].IN1
in[20][17] => in[20][17].IN1
in[20][18] => in[20][18].IN1
in[20][19] => in[20][19].IN1
in[20][20] => in[20][20].IN1
in[20][21] => in[20][21].IN1
in[20][22] => in[20][22].IN1
in[20][23] => in[20][23].IN1
in[20][24] => in[20][24].IN1
in[20][25] => in[20][25].IN1
in[20][26] => in[20][26].IN1
in[20][27] => in[20][27].IN1
in[20][28] => in[20][28].IN1
in[20][29] => in[20][29].IN1
in[20][30] => in[20][30].IN1
in[20][31] => in[20][31].IN1
in[21][0] => in[21][0].IN1
in[21][1] => in[21][1].IN1
in[21][2] => in[21][2].IN1
in[21][3] => in[21][3].IN1
in[21][4] => in[21][4].IN1
in[21][5] => in[21][5].IN1
in[21][6] => in[21][6].IN1
in[21][7] => in[21][7].IN1
in[21][8] => in[21][8].IN1
in[21][9] => in[21][9].IN1
in[21][10] => in[21][10].IN1
in[21][11] => in[21][11].IN1
in[21][12] => in[21][12].IN1
in[21][13] => in[21][13].IN1
in[21][14] => in[21][14].IN1
in[21][15] => in[21][15].IN1
in[21][16] => in[21][16].IN1
in[21][17] => in[21][17].IN1
in[21][18] => in[21][18].IN1
in[21][19] => in[21][19].IN1
in[21][20] => in[21][20].IN1
in[21][21] => in[21][21].IN1
in[21][22] => in[21][22].IN1
in[21][23] => in[21][23].IN1
in[21][24] => in[21][24].IN1
in[21][25] => in[21][25].IN1
in[21][26] => in[21][26].IN1
in[21][27] => in[21][27].IN1
in[21][28] => in[21][28].IN1
in[21][29] => in[21][29].IN1
in[21][30] => in[21][30].IN1
in[21][31] => in[21][31].IN1
in[22][0] => in[22][0].IN1
in[22][1] => in[22][1].IN1
in[22][2] => in[22][2].IN1
in[22][3] => in[22][3].IN1
in[22][4] => in[22][4].IN1
in[22][5] => in[22][5].IN1
in[22][6] => in[22][6].IN1
in[22][7] => in[22][7].IN1
in[22][8] => in[22][8].IN1
in[22][9] => in[22][9].IN1
in[22][10] => in[22][10].IN1
in[22][11] => in[22][11].IN1
in[22][12] => in[22][12].IN1
in[22][13] => in[22][13].IN1
in[22][14] => in[22][14].IN1
in[22][15] => in[22][15].IN1
in[22][16] => in[22][16].IN1
in[22][17] => in[22][17].IN1
in[22][18] => in[22][18].IN1
in[22][19] => in[22][19].IN1
in[22][20] => in[22][20].IN1
in[22][21] => in[22][21].IN1
in[22][22] => in[22][22].IN1
in[22][23] => in[22][23].IN1
in[22][24] => in[22][24].IN1
in[22][25] => in[22][25].IN1
in[22][26] => in[22][26].IN1
in[22][27] => in[22][27].IN1
in[22][28] => in[22][28].IN1
in[22][29] => in[22][29].IN1
in[22][30] => in[22][30].IN1
in[22][31] => in[22][31].IN1
in[23][0] => in[23][0].IN1
in[23][1] => in[23][1].IN1
in[23][2] => in[23][2].IN1
in[23][3] => in[23][3].IN1
in[23][4] => in[23][4].IN1
in[23][5] => in[23][5].IN1
in[23][6] => in[23][6].IN1
in[23][7] => in[23][7].IN1
in[23][8] => in[23][8].IN1
in[23][9] => in[23][9].IN1
in[23][10] => in[23][10].IN1
in[23][11] => in[23][11].IN1
in[23][12] => in[23][12].IN1
in[23][13] => in[23][13].IN1
in[23][14] => in[23][14].IN1
in[23][15] => in[23][15].IN1
in[23][16] => in[23][16].IN1
in[23][17] => in[23][17].IN1
in[23][18] => in[23][18].IN1
in[23][19] => in[23][19].IN1
in[23][20] => in[23][20].IN1
in[23][21] => in[23][21].IN1
in[23][22] => in[23][22].IN1
in[23][23] => in[23][23].IN1
in[23][24] => in[23][24].IN1
in[23][25] => in[23][25].IN1
in[23][26] => in[23][26].IN1
in[23][27] => in[23][27].IN1
in[23][28] => in[23][28].IN1
in[23][29] => in[23][29].IN1
in[23][30] => in[23][30].IN1
in[23][31] => in[23][31].IN1
in[24][0] => in[24][0].IN1
in[24][1] => in[24][1].IN1
in[24][2] => in[24][2].IN1
in[24][3] => in[24][3].IN1
in[24][4] => in[24][4].IN1
in[24][5] => in[24][5].IN1
in[24][6] => in[24][6].IN1
in[24][7] => in[24][7].IN1
in[24][8] => in[24][8].IN1
in[24][9] => in[24][9].IN1
in[24][10] => in[24][10].IN1
in[24][11] => in[24][11].IN1
in[24][12] => in[24][12].IN1
in[24][13] => in[24][13].IN1
in[24][14] => in[24][14].IN1
in[24][15] => in[24][15].IN1
in[24][16] => in[24][16].IN1
in[24][17] => in[24][17].IN1
in[24][18] => in[24][18].IN1
in[24][19] => in[24][19].IN1
in[24][20] => in[24][20].IN1
in[24][21] => in[24][21].IN1
in[24][22] => in[24][22].IN1
in[24][23] => in[24][23].IN1
in[24][24] => in[24][24].IN1
in[24][25] => in[24][25].IN1
in[24][26] => in[24][26].IN1
in[24][27] => in[24][27].IN1
in[24][28] => in[24][28].IN1
in[24][29] => in[24][29].IN1
in[24][30] => in[24][30].IN1
in[24][31] => in[24][31].IN1
in[25][0] => in[25][0].IN1
in[25][1] => in[25][1].IN1
in[25][2] => in[25][2].IN1
in[25][3] => in[25][3].IN1
in[25][4] => in[25][4].IN1
in[25][5] => in[25][5].IN1
in[25][6] => in[25][6].IN1
in[25][7] => in[25][7].IN1
in[25][8] => in[25][8].IN1
in[25][9] => in[25][9].IN1
in[25][10] => in[25][10].IN1
in[25][11] => in[25][11].IN1
in[25][12] => in[25][12].IN1
in[25][13] => in[25][13].IN1
in[25][14] => in[25][14].IN1
in[25][15] => in[25][15].IN1
in[25][16] => in[25][16].IN1
in[25][17] => in[25][17].IN1
in[25][18] => in[25][18].IN1
in[25][19] => in[25][19].IN1
in[25][20] => in[25][20].IN1
in[25][21] => in[25][21].IN1
in[25][22] => in[25][22].IN1
in[25][23] => in[25][23].IN1
in[25][24] => in[25][24].IN1
in[25][25] => in[25][25].IN1
in[25][26] => in[25][26].IN1
in[25][27] => in[25][27].IN1
in[25][28] => in[25][28].IN1
in[25][29] => in[25][29].IN1
in[25][30] => in[25][30].IN1
in[25][31] => in[25][31].IN1
in[26][0] => in[26][0].IN1
in[26][1] => in[26][1].IN1
in[26][2] => in[26][2].IN1
in[26][3] => in[26][3].IN1
in[26][4] => in[26][4].IN1
in[26][5] => in[26][5].IN1
in[26][6] => in[26][6].IN1
in[26][7] => in[26][7].IN1
in[26][8] => in[26][8].IN1
in[26][9] => in[26][9].IN1
in[26][10] => in[26][10].IN1
in[26][11] => in[26][11].IN1
in[26][12] => in[26][12].IN1
in[26][13] => in[26][13].IN1
in[26][14] => in[26][14].IN1
in[26][15] => in[26][15].IN1
in[26][16] => in[26][16].IN1
in[26][17] => in[26][17].IN1
in[26][18] => in[26][18].IN1
in[26][19] => in[26][19].IN1
in[26][20] => in[26][20].IN1
in[26][21] => in[26][21].IN1
in[26][22] => in[26][22].IN1
in[26][23] => in[26][23].IN1
in[26][24] => in[26][24].IN1
in[26][25] => in[26][25].IN1
in[26][26] => in[26][26].IN1
in[26][27] => in[26][27].IN1
in[26][28] => in[26][28].IN1
in[26][29] => in[26][29].IN1
in[26][30] => in[26][30].IN1
in[26][31] => in[26][31].IN1
in[27][0] => in[27][0].IN1
in[27][1] => in[27][1].IN1
in[27][2] => in[27][2].IN1
in[27][3] => in[27][3].IN1
in[27][4] => in[27][4].IN1
in[27][5] => in[27][5].IN1
in[27][6] => in[27][6].IN1
in[27][7] => in[27][7].IN1
in[27][8] => in[27][8].IN1
in[27][9] => in[27][9].IN1
in[27][10] => in[27][10].IN1
in[27][11] => in[27][11].IN1
in[27][12] => in[27][12].IN1
in[27][13] => in[27][13].IN1
in[27][14] => in[27][14].IN1
in[27][15] => in[27][15].IN1
in[27][16] => in[27][16].IN1
in[27][17] => in[27][17].IN1
in[27][18] => in[27][18].IN1
in[27][19] => in[27][19].IN1
in[27][20] => in[27][20].IN1
in[27][21] => in[27][21].IN1
in[27][22] => in[27][22].IN1
in[27][23] => in[27][23].IN1
in[27][24] => in[27][24].IN1
in[27][25] => in[27][25].IN1
in[27][26] => in[27][26].IN1
in[27][27] => in[27][27].IN1
in[27][28] => in[27][28].IN1
in[27][29] => in[27][29].IN1
in[27][30] => in[27][30].IN1
in[27][31] => in[27][31].IN1
in[28][0] => in[28][0].IN1
in[28][1] => in[28][1].IN1
in[28][2] => in[28][2].IN1
in[28][3] => in[28][3].IN1
in[28][4] => in[28][4].IN1
in[28][5] => in[28][5].IN1
in[28][6] => in[28][6].IN1
in[28][7] => in[28][7].IN1
in[28][8] => in[28][8].IN1
in[28][9] => in[28][9].IN1
in[28][10] => in[28][10].IN1
in[28][11] => in[28][11].IN1
in[28][12] => in[28][12].IN1
in[28][13] => in[28][13].IN1
in[28][14] => in[28][14].IN1
in[28][15] => in[28][15].IN1
in[28][16] => in[28][16].IN1
in[28][17] => in[28][17].IN1
in[28][18] => in[28][18].IN1
in[28][19] => in[28][19].IN1
in[28][20] => in[28][20].IN1
in[28][21] => in[28][21].IN1
in[28][22] => in[28][22].IN1
in[28][23] => in[28][23].IN1
in[28][24] => in[28][24].IN1
in[28][25] => in[28][25].IN1
in[28][26] => in[28][26].IN1
in[28][27] => in[28][27].IN1
in[28][28] => in[28][28].IN1
in[28][29] => in[28][29].IN1
in[28][30] => in[28][30].IN1
in[28][31] => in[28][31].IN1
in[29][0] => in[29][0].IN1
in[29][1] => in[29][1].IN1
in[29][2] => in[29][2].IN1
in[29][3] => in[29][3].IN1
in[29][4] => in[29][4].IN1
in[29][5] => in[29][5].IN1
in[29][6] => in[29][6].IN1
in[29][7] => in[29][7].IN1
in[29][8] => in[29][8].IN1
in[29][9] => in[29][9].IN1
in[29][10] => in[29][10].IN1
in[29][11] => in[29][11].IN1
in[29][12] => in[29][12].IN1
in[29][13] => in[29][13].IN1
in[29][14] => in[29][14].IN1
in[29][15] => in[29][15].IN1
in[29][16] => in[29][16].IN1
in[29][17] => in[29][17].IN1
in[29][18] => in[29][18].IN1
in[29][19] => in[29][19].IN1
in[29][20] => in[29][20].IN1
in[29][21] => in[29][21].IN1
in[29][22] => in[29][22].IN1
in[29][23] => in[29][23].IN1
in[29][24] => in[29][24].IN1
in[29][25] => in[29][25].IN1
in[29][26] => in[29][26].IN1
in[29][27] => in[29][27].IN1
in[29][28] => in[29][28].IN1
in[29][29] => in[29][29].IN1
in[29][30] => in[29][30].IN1
in[29][31] => in[29][31].IN1
in[30][0] => in[30][0].IN1
in[30][1] => in[30][1].IN1
in[30][2] => in[30][2].IN1
in[30][3] => in[30][3].IN1
in[30][4] => in[30][4].IN1
in[30][5] => in[30][5].IN1
in[30][6] => in[30][6].IN1
in[30][7] => in[30][7].IN1
in[30][8] => in[30][8].IN1
in[30][9] => in[30][9].IN1
in[30][10] => in[30][10].IN1
in[30][11] => in[30][11].IN1
in[30][12] => in[30][12].IN1
in[30][13] => in[30][13].IN1
in[30][14] => in[30][14].IN1
in[30][15] => in[30][15].IN1
in[30][16] => in[30][16].IN1
in[30][17] => in[30][17].IN1
in[30][18] => in[30][18].IN1
in[30][19] => in[30][19].IN1
in[30][20] => in[30][20].IN1
in[30][21] => in[30][21].IN1
in[30][22] => in[30][22].IN1
in[30][23] => in[30][23].IN1
in[30][24] => in[30][24].IN1
in[30][25] => in[30][25].IN1
in[30][26] => in[30][26].IN1
in[30][27] => in[30][27].IN1
in[30][28] => in[30][28].IN1
in[30][29] => in[30][29].IN1
in[30][30] => in[30][30].IN1
in[30][31] => in[30][31].IN1
in[31][0] => in[31][0].IN1
in[31][1] => in[31][1].IN1
in[31][2] => in[31][2].IN1
in[31][3] => in[31][3].IN1
in[31][4] => in[31][4].IN1
in[31][5] => in[31][5].IN1
in[31][6] => in[31][6].IN1
in[31][7] => in[31][7].IN1
in[31][8] => in[31][8].IN1
in[31][9] => in[31][9].IN1
in[31][10] => in[31][10].IN1
in[31][11] => in[31][11].IN1
in[31][12] => in[31][12].IN1
in[31][13] => in[31][13].IN1
in[31][14] => in[31][14].IN1
in[31][15] => in[31][15].IN1
in[31][16] => in[31][16].IN1
in[31][17] => in[31][17].IN1
in[31][18] => in[31][18].IN1
in[31][19] => in[31][19].IN1
in[31][20] => in[31][20].IN1
in[31][21] => in[31][21].IN1
in[31][22] => in[31][22].IN1
in[31][23] => in[31][23].IN1
in[31][24] => in[31][24].IN1
in[31][25] => in[31][25].IN1
in[31][26] => in[31][26].IN1
in[31][27] => in[31][27].IN1
in[31][28] => in[31][28].IN1
in[31][29] => in[31][29].IN1
in[31][30] => in[31][30].IN1
in[31][31] => in[31][31].IN1


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|mux32_5:rmm1|mux2_1:mLevel0[0].level0
c[0] <= mux21[0].out.DB_MAX_OUTPUT_PORT_TYPE
c[1] <= mux21[1].out.DB_MAX_OUTPUT_PORT_TYPE
c[2] <= mux21[2].out.DB_MAX_OUTPUT_PORT_TYPE
c[3] <= mux21[3].out.DB_MAX_OUTPUT_PORT_TYPE
c[4] <= mux21[4].out.DB_MAX_OUTPUT_PORT_TYPE
c[5] <= mux21[5].out.DB_MAX_OUTPUT_PORT_TYPE
c[6] <= mux21[6].out.DB_MAX_OUTPUT_PORT_TYPE
c[7] <= mux21[7].out.DB_MAX_OUTPUT_PORT_TYPE
c[8] <= mux21[8].out.DB_MAX_OUTPUT_PORT_TYPE
c[9] <= mux21[9].out.DB_MAX_OUTPUT_PORT_TYPE
c[10] <= mux21[10].out.DB_MAX_OUTPUT_PORT_TYPE
c[11] <= mux21[11].out.DB_MAX_OUTPUT_PORT_TYPE
c[12] <= mux21[12].out.DB_MAX_OUTPUT_PORT_TYPE
c[13] <= mux21[13].out.DB_MAX_OUTPUT_PORT_TYPE
c[14] <= mux21[14].out.DB_MAX_OUTPUT_PORT_TYPE
c[15] <= mux21[15].out.DB_MAX_OUTPUT_PORT_TYPE
c[16] <= mux21[16].out.DB_MAX_OUTPUT_PORT_TYPE
c[17] <= mux21[17].out.DB_MAX_OUTPUT_PORT_TYPE
c[18] <= mux21[18].out.DB_MAX_OUTPUT_PORT_TYPE
c[19] <= mux21[19].out.DB_MAX_OUTPUT_PORT_TYPE
c[20] <= mux21[20].out.DB_MAX_OUTPUT_PORT_TYPE
c[21] <= mux21[21].out.DB_MAX_OUTPUT_PORT_TYPE
c[22] <= mux21[22].out.DB_MAX_OUTPUT_PORT_TYPE
c[23] <= mux21[23].out.DB_MAX_OUTPUT_PORT_TYPE
c[24] <= mux21[24].out.DB_MAX_OUTPUT_PORT_TYPE
c[25] <= mux21[25].out.DB_MAX_OUTPUT_PORT_TYPE
c[26] <= mux21[26].out.DB_MAX_OUTPUT_PORT_TYPE
c[27] <= mux21[27].out.DB_MAX_OUTPUT_PORT_TYPE
c[28] <= mux21[28].out.DB_MAX_OUTPUT_PORT_TYPE
c[29] <= mux21[29].out.DB_MAX_OUTPUT_PORT_TYPE
c[30] <= mux21[30].out.DB_MAX_OUTPUT_PORT_TYPE
c[31] <= mux21[31].out.DB_MAX_OUTPUT_PORT_TYPE
a[0] => mux21[0].a1.IN0
a[1] => mux21[1].a1.IN0
a[2] => mux21[2].a1.IN0
a[3] => mux21[3].a1.IN0
a[4] => mux21[4].a1.IN0
a[5] => mux21[5].a1.IN0
a[6] => mux21[6].a1.IN0
a[7] => mux21[7].a1.IN0
a[8] => mux21[8].a1.IN0
a[9] => mux21[9].a1.IN0
a[10] => mux21[10].a1.IN0
a[11] => mux21[11].a1.IN0
a[12] => mux21[12].a1.IN0
a[13] => mux21[13].a1.IN0
a[14] => mux21[14].a1.IN0
a[15] => mux21[15].a1.IN0
a[16] => mux21[16].a1.IN0
a[17] => mux21[17].a1.IN0
a[18] => mux21[18].a1.IN0
a[19] => mux21[19].a1.IN0
a[20] => mux21[20].a1.IN0
a[21] => mux21[21].a1.IN0
a[22] => mux21[22].a1.IN0
a[23] => mux21[23].a1.IN0
a[24] => mux21[24].a1.IN0
a[25] => mux21[25].a1.IN0
a[26] => mux21[26].a1.IN0
a[27] => mux21[27].a1.IN0
a[28] => mux21[28].a1.IN0
a[29] => mux21[29].a1.IN0
a[30] => mux21[30].a1.IN0
a[31] => mux21[31].a1.IN0
b[0] => mux21[0].a2.IN1
b[1] => mux21[1].a2.IN1
b[2] => mux21[2].a2.IN1
b[3] => mux21[3].a2.IN1
b[4] => mux21[4].a2.IN1
b[5] => mux21[5].a2.IN1
b[6] => mux21[6].a2.IN1
b[7] => mux21[7].a2.IN1
b[8] => mux21[8].a2.IN1
b[9] => mux21[9].a2.IN1
b[10] => mux21[10].a2.IN1
b[11] => mux21[11].a2.IN1
b[12] => mux21[12].a2.IN1
b[13] => mux21[13].a2.IN1
b[14] => mux21[14].a2.IN1
b[15] => mux21[15].a2.IN1
b[16] => mux21[16].a2.IN1
b[17] => mux21[17].a2.IN1
b[18] => mux21[18].a2.IN1
b[19] => mux21[19].a2.IN1
b[20] => mux21[20].a2.IN1
b[21] => mux21[21].a2.IN1
b[22] => mux21[22].a2.IN1
b[23] => mux21[23].a2.IN1
b[24] => mux21[24].a2.IN1
b[25] => mux21[25].a2.IN1
b[26] => mux21[26].a2.IN1
b[27] => mux21[27].a2.IN1
b[28] => mux21[28].a2.IN1
b[29] => mux21[29].a2.IN1
b[30] => mux21[30].a2.IN1
b[31] => mux21[31].a2.IN1
sel => n2.DATAIN
sel => mux21[0].a1.IN1
sel => mux21[1].a1.IN1
sel => mux21[2].a1.IN1
sel => mux21[3].a1.IN1
sel => mux21[4].a1.IN1
sel => mux21[5].a1.IN1
sel => mux21[6].a1.IN1
sel => mux21[7].a1.IN1
sel => mux21[8].a1.IN1
sel => mux21[9].a1.IN1
sel => mux21[10].a1.IN1
sel => mux21[11].a1.IN1
sel => mux21[12].a1.IN1
sel => mux21[13].a1.IN1
sel => mux21[14].a1.IN1
sel => mux21[15].a1.IN1
sel => mux21[16].a1.IN1
sel => mux21[17].a1.IN1
sel => mux21[18].a1.IN1
sel => mux21[19].a1.IN1
sel => mux21[20].a1.IN1
sel => mux21[21].a1.IN1
sel => mux21[22].a1.IN1
sel => mux21[23].a1.IN1
sel => mux21[24].a1.IN1
sel => mux21[25].a1.IN1
sel => mux21[26].a1.IN1
sel => mux21[27].a1.IN1
sel => mux21[28].a1.IN1
sel => mux21[29].a1.IN1
sel => mux21[30].a1.IN1
sel => mux21[31].a1.IN1


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|mux32_5:rmm1|mux2_1:mLevel0[1].level0
c[0] <= mux21[0].out.DB_MAX_OUTPUT_PORT_TYPE
c[1] <= mux21[1].out.DB_MAX_OUTPUT_PORT_TYPE
c[2] <= mux21[2].out.DB_MAX_OUTPUT_PORT_TYPE
c[3] <= mux21[3].out.DB_MAX_OUTPUT_PORT_TYPE
c[4] <= mux21[4].out.DB_MAX_OUTPUT_PORT_TYPE
c[5] <= mux21[5].out.DB_MAX_OUTPUT_PORT_TYPE
c[6] <= mux21[6].out.DB_MAX_OUTPUT_PORT_TYPE
c[7] <= mux21[7].out.DB_MAX_OUTPUT_PORT_TYPE
c[8] <= mux21[8].out.DB_MAX_OUTPUT_PORT_TYPE
c[9] <= mux21[9].out.DB_MAX_OUTPUT_PORT_TYPE
c[10] <= mux21[10].out.DB_MAX_OUTPUT_PORT_TYPE
c[11] <= mux21[11].out.DB_MAX_OUTPUT_PORT_TYPE
c[12] <= mux21[12].out.DB_MAX_OUTPUT_PORT_TYPE
c[13] <= mux21[13].out.DB_MAX_OUTPUT_PORT_TYPE
c[14] <= mux21[14].out.DB_MAX_OUTPUT_PORT_TYPE
c[15] <= mux21[15].out.DB_MAX_OUTPUT_PORT_TYPE
c[16] <= mux21[16].out.DB_MAX_OUTPUT_PORT_TYPE
c[17] <= mux21[17].out.DB_MAX_OUTPUT_PORT_TYPE
c[18] <= mux21[18].out.DB_MAX_OUTPUT_PORT_TYPE
c[19] <= mux21[19].out.DB_MAX_OUTPUT_PORT_TYPE
c[20] <= mux21[20].out.DB_MAX_OUTPUT_PORT_TYPE
c[21] <= mux21[21].out.DB_MAX_OUTPUT_PORT_TYPE
c[22] <= mux21[22].out.DB_MAX_OUTPUT_PORT_TYPE
c[23] <= mux21[23].out.DB_MAX_OUTPUT_PORT_TYPE
c[24] <= mux21[24].out.DB_MAX_OUTPUT_PORT_TYPE
c[25] <= mux21[25].out.DB_MAX_OUTPUT_PORT_TYPE
c[26] <= mux21[26].out.DB_MAX_OUTPUT_PORT_TYPE
c[27] <= mux21[27].out.DB_MAX_OUTPUT_PORT_TYPE
c[28] <= mux21[28].out.DB_MAX_OUTPUT_PORT_TYPE
c[29] <= mux21[29].out.DB_MAX_OUTPUT_PORT_TYPE
c[30] <= mux21[30].out.DB_MAX_OUTPUT_PORT_TYPE
c[31] <= mux21[31].out.DB_MAX_OUTPUT_PORT_TYPE
a[0] => mux21[0].a1.IN0
a[1] => mux21[1].a1.IN0
a[2] => mux21[2].a1.IN0
a[3] => mux21[3].a1.IN0
a[4] => mux21[4].a1.IN0
a[5] => mux21[5].a1.IN0
a[6] => mux21[6].a1.IN0
a[7] => mux21[7].a1.IN0
a[8] => mux21[8].a1.IN0
a[9] => mux21[9].a1.IN0
a[10] => mux21[10].a1.IN0
a[11] => mux21[11].a1.IN0
a[12] => mux21[12].a1.IN0
a[13] => mux21[13].a1.IN0
a[14] => mux21[14].a1.IN0
a[15] => mux21[15].a1.IN0
a[16] => mux21[16].a1.IN0
a[17] => mux21[17].a1.IN0
a[18] => mux21[18].a1.IN0
a[19] => mux21[19].a1.IN0
a[20] => mux21[20].a1.IN0
a[21] => mux21[21].a1.IN0
a[22] => mux21[22].a1.IN0
a[23] => mux21[23].a1.IN0
a[24] => mux21[24].a1.IN0
a[25] => mux21[25].a1.IN0
a[26] => mux21[26].a1.IN0
a[27] => mux21[27].a1.IN0
a[28] => mux21[28].a1.IN0
a[29] => mux21[29].a1.IN0
a[30] => mux21[30].a1.IN0
a[31] => mux21[31].a1.IN0
b[0] => mux21[0].a2.IN1
b[1] => mux21[1].a2.IN1
b[2] => mux21[2].a2.IN1
b[3] => mux21[3].a2.IN1
b[4] => mux21[4].a2.IN1
b[5] => mux21[5].a2.IN1
b[6] => mux21[6].a2.IN1
b[7] => mux21[7].a2.IN1
b[8] => mux21[8].a2.IN1
b[9] => mux21[9].a2.IN1
b[10] => mux21[10].a2.IN1
b[11] => mux21[11].a2.IN1
b[12] => mux21[12].a2.IN1
b[13] => mux21[13].a2.IN1
b[14] => mux21[14].a2.IN1
b[15] => mux21[15].a2.IN1
b[16] => mux21[16].a2.IN1
b[17] => mux21[17].a2.IN1
b[18] => mux21[18].a2.IN1
b[19] => mux21[19].a2.IN1
b[20] => mux21[20].a2.IN1
b[21] => mux21[21].a2.IN1
b[22] => mux21[22].a2.IN1
b[23] => mux21[23].a2.IN1
b[24] => mux21[24].a2.IN1
b[25] => mux21[25].a2.IN1
b[26] => mux21[26].a2.IN1
b[27] => mux21[27].a2.IN1
b[28] => mux21[28].a2.IN1
b[29] => mux21[29].a2.IN1
b[30] => mux21[30].a2.IN1
b[31] => mux21[31].a2.IN1
sel => n2.DATAIN
sel => mux21[0].a1.IN1
sel => mux21[1].a1.IN1
sel => mux21[2].a1.IN1
sel => mux21[3].a1.IN1
sel => mux21[4].a1.IN1
sel => mux21[5].a1.IN1
sel => mux21[6].a1.IN1
sel => mux21[7].a1.IN1
sel => mux21[8].a1.IN1
sel => mux21[9].a1.IN1
sel => mux21[10].a1.IN1
sel => mux21[11].a1.IN1
sel => mux21[12].a1.IN1
sel => mux21[13].a1.IN1
sel => mux21[14].a1.IN1
sel => mux21[15].a1.IN1
sel => mux21[16].a1.IN1
sel => mux21[17].a1.IN1
sel => mux21[18].a1.IN1
sel => mux21[19].a1.IN1
sel => mux21[20].a1.IN1
sel => mux21[21].a1.IN1
sel => mux21[22].a1.IN1
sel => mux21[23].a1.IN1
sel => mux21[24].a1.IN1
sel => mux21[25].a1.IN1
sel => mux21[26].a1.IN1
sel => mux21[27].a1.IN1
sel => mux21[28].a1.IN1
sel => mux21[29].a1.IN1
sel => mux21[30].a1.IN1
sel => mux21[31].a1.IN1


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|mux32_5:rmm1|mux2_1:mLevel0[2].level0
c[0] <= mux21[0].out.DB_MAX_OUTPUT_PORT_TYPE
c[1] <= mux21[1].out.DB_MAX_OUTPUT_PORT_TYPE
c[2] <= mux21[2].out.DB_MAX_OUTPUT_PORT_TYPE
c[3] <= mux21[3].out.DB_MAX_OUTPUT_PORT_TYPE
c[4] <= mux21[4].out.DB_MAX_OUTPUT_PORT_TYPE
c[5] <= mux21[5].out.DB_MAX_OUTPUT_PORT_TYPE
c[6] <= mux21[6].out.DB_MAX_OUTPUT_PORT_TYPE
c[7] <= mux21[7].out.DB_MAX_OUTPUT_PORT_TYPE
c[8] <= mux21[8].out.DB_MAX_OUTPUT_PORT_TYPE
c[9] <= mux21[9].out.DB_MAX_OUTPUT_PORT_TYPE
c[10] <= mux21[10].out.DB_MAX_OUTPUT_PORT_TYPE
c[11] <= mux21[11].out.DB_MAX_OUTPUT_PORT_TYPE
c[12] <= mux21[12].out.DB_MAX_OUTPUT_PORT_TYPE
c[13] <= mux21[13].out.DB_MAX_OUTPUT_PORT_TYPE
c[14] <= mux21[14].out.DB_MAX_OUTPUT_PORT_TYPE
c[15] <= mux21[15].out.DB_MAX_OUTPUT_PORT_TYPE
c[16] <= mux21[16].out.DB_MAX_OUTPUT_PORT_TYPE
c[17] <= mux21[17].out.DB_MAX_OUTPUT_PORT_TYPE
c[18] <= mux21[18].out.DB_MAX_OUTPUT_PORT_TYPE
c[19] <= mux21[19].out.DB_MAX_OUTPUT_PORT_TYPE
c[20] <= mux21[20].out.DB_MAX_OUTPUT_PORT_TYPE
c[21] <= mux21[21].out.DB_MAX_OUTPUT_PORT_TYPE
c[22] <= mux21[22].out.DB_MAX_OUTPUT_PORT_TYPE
c[23] <= mux21[23].out.DB_MAX_OUTPUT_PORT_TYPE
c[24] <= mux21[24].out.DB_MAX_OUTPUT_PORT_TYPE
c[25] <= mux21[25].out.DB_MAX_OUTPUT_PORT_TYPE
c[26] <= mux21[26].out.DB_MAX_OUTPUT_PORT_TYPE
c[27] <= mux21[27].out.DB_MAX_OUTPUT_PORT_TYPE
c[28] <= mux21[28].out.DB_MAX_OUTPUT_PORT_TYPE
c[29] <= mux21[29].out.DB_MAX_OUTPUT_PORT_TYPE
c[30] <= mux21[30].out.DB_MAX_OUTPUT_PORT_TYPE
c[31] <= mux21[31].out.DB_MAX_OUTPUT_PORT_TYPE
a[0] => mux21[0].a1.IN0
a[1] => mux21[1].a1.IN0
a[2] => mux21[2].a1.IN0
a[3] => mux21[3].a1.IN0
a[4] => mux21[4].a1.IN0
a[5] => mux21[5].a1.IN0
a[6] => mux21[6].a1.IN0
a[7] => mux21[7].a1.IN0
a[8] => mux21[8].a1.IN0
a[9] => mux21[9].a1.IN0
a[10] => mux21[10].a1.IN0
a[11] => mux21[11].a1.IN0
a[12] => mux21[12].a1.IN0
a[13] => mux21[13].a1.IN0
a[14] => mux21[14].a1.IN0
a[15] => mux21[15].a1.IN0
a[16] => mux21[16].a1.IN0
a[17] => mux21[17].a1.IN0
a[18] => mux21[18].a1.IN0
a[19] => mux21[19].a1.IN0
a[20] => mux21[20].a1.IN0
a[21] => mux21[21].a1.IN0
a[22] => mux21[22].a1.IN0
a[23] => mux21[23].a1.IN0
a[24] => mux21[24].a1.IN0
a[25] => mux21[25].a1.IN0
a[26] => mux21[26].a1.IN0
a[27] => mux21[27].a1.IN0
a[28] => mux21[28].a1.IN0
a[29] => mux21[29].a1.IN0
a[30] => mux21[30].a1.IN0
a[31] => mux21[31].a1.IN0
b[0] => mux21[0].a2.IN1
b[1] => mux21[1].a2.IN1
b[2] => mux21[2].a2.IN1
b[3] => mux21[3].a2.IN1
b[4] => mux21[4].a2.IN1
b[5] => mux21[5].a2.IN1
b[6] => mux21[6].a2.IN1
b[7] => mux21[7].a2.IN1
b[8] => mux21[8].a2.IN1
b[9] => mux21[9].a2.IN1
b[10] => mux21[10].a2.IN1
b[11] => mux21[11].a2.IN1
b[12] => mux21[12].a2.IN1
b[13] => mux21[13].a2.IN1
b[14] => mux21[14].a2.IN1
b[15] => mux21[15].a2.IN1
b[16] => mux21[16].a2.IN1
b[17] => mux21[17].a2.IN1
b[18] => mux21[18].a2.IN1
b[19] => mux21[19].a2.IN1
b[20] => mux21[20].a2.IN1
b[21] => mux21[21].a2.IN1
b[22] => mux21[22].a2.IN1
b[23] => mux21[23].a2.IN1
b[24] => mux21[24].a2.IN1
b[25] => mux21[25].a2.IN1
b[26] => mux21[26].a2.IN1
b[27] => mux21[27].a2.IN1
b[28] => mux21[28].a2.IN1
b[29] => mux21[29].a2.IN1
b[30] => mux21[30].a2.IN1
b[31] => mux21[31].a2.IN1
sel => n2.DATAIN
sel => mux21[0].a1.IN1
sel => mux21[1].a1.IN1
sel => mux21[2].a1.IN1
sel => mux21[3].a1.IN1
sel => mux21[4].a1.IN1
sel => mux21[5].a1.IN1
sel => mux21[6].a1.IN1
sel => mux21[7].a1.IN1
sel => mux21[8].a1.IN1
sel => mux21[9].a1.IN1
sel => mux21[10].a1.IN1
sel => mux21[11].a1.IN1
sel => mux21[12].a1.IN1
sel => mux21[13].a1.IN1
sel => mux21[14].a1.IN1
sel => mux21[15].a1.IN1
sel => mux21[16].a1.IN1
sel => mux21[17].a1.IN1
sel => mux21[18].a1.IN1
sel => mux21[19].a1.IN1
sel => mux21[20].a1.IN1
sel => mux21[21].a1.IN1
sel => mux21[22].a1.IN1
sel => mux21[23].a1.IN1
sel => mux21[24].a1.IN1
sel => mux21[25].a1.IN1
sel => mux21[26].a1.IN1
sel => mux21[27].a1.IN1
sel => mux21[28].a1.IN1
sel => mux21[29].a1.IN1
sel => mux21[30].a1.IN1
sel => mux21[31].a1.IN1


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|mux32_5:rmm1|mux2_1:mLevel0[3].level0
c[0] <= mux21[0].out.DB_MAX_OUTPUT_PORT_TYPE
c[1] <= mux21[1].out.DB_MAX_OUTPUT_PORT_TYPE
c[2] <= mux21[2].out.DB_MAX_OUTPUT_PORT_TYPE
c[3] <= mux21[3].out.DB_MAX_OUTPUT_PORT_TYPE
c[4] <= mux21[4].out.DB_MAX_OUTPUT_PORT_TYPE
c[5] <= mux21[5].out.DB_MAX_OUTPUT_PORT_TYPE
c[6] <= mux21[6].out.DB_MAX_OUTPUT_PORT_TYPE
c[7] <= mux21[7].out.DB_MAX_OUTPUT_PORT_TYPE
c[8] <= mux21[8].out.DB_MAX_OUTPUT_PORT_TYPE
c[9] <= mux21[9].out.DB_MAX_OUTPUT_PORT_TYPE
c[10] <= mux21[10].out.DB_MAX_OUTPUT_PORT_TYPE
c[11] <= mux21[11].out.DB_MAX_OUTPUT_PORT_TYPE
c[12] <= mux21[12].out.DB_MAX_OUTPUT_PORT_TYPE
c[13] <= mux21[13].out.DB_MAX_OUTPUT_PORT_TYPE
c[14] <= mux21[14].out.DB_MAX_OUTPUT_PORT_TYPE
c[15] <= mux21[15].out.DB_MAX_OUTPUT_PORT_TYPE
c[16] <= mux21[16].out.DB_MAX_OUTPUT_PORT_TYPE
c[17] <= mux21[17].out.DB_MAX_OUTPUT_PORT_TYPE
c[18] <= mux21[18].out.DB_MAX_OUTPUT_PORT_TYPE
c[19] <= mux21[19].out.DB_MAX_OUTPUT_PORT_TYPE
c[20] <= mux21[20].out.DB_MAX_OUTPUT_PORT_TYPE
c[21] <= mux21[21].out.DB_MAX_OUTPUT_PORT_TYPE
c[22] <= mux21[22].out.DB_MAX_OUTPUT_PORT_TYPE
c[23] <= mux21[23].out.DB_MAX_OUTPUT_PORT_TYPE
c[24] <= mux21[24].out.DB_MAX_OUTPUT_PORT_TYPE
c[25] <= mux21[25].out.DB_MAX_OUTPUT_PORT_TYPE
c[26] <= mux21[26].out.DB_MAX_OUTPUT_PORT_TYPE
c[27] <= mux21[27].out.DB_MAX_OUTPUT_PORT_TYPE
c[28] <= mux21[28].out.DB_MAX_OUTPUT_PORT_TYPE
c[29] <= mux21[29].out.DB_MAX_OUTPUT_PORT_TYPE
c[30] <= mux21[30].out.DB_MAX_OUTPUT_PORT_TYPE
c[31] <= mux21[31].out.DB_MAX_OUTPUT_PORT_TYPE
a[0] => mux21[0].a1.IN0
a[1] => mux21[1].a1.IN0
a[2] => mux21[2].a1.IN0
a[3] => mux21[3].a1.IN0
a[4] => mux21[4].a1.IN0
a[5] => mux21[5].a1.IN0
a[6] => mux21[6].a1.IN0
a[7] => mux21[7].a1.IN0
a[8] => mux21[8].a1.IN0
a[9] => mux21[9].a1.IN0
a[10] => mux21[10].a1.IN0
a[11] => mux21[11].a1.IN0
a[12] => mux21[12].a1.IN0
a[13] => mux21[13].a1.IN0
a[14] => mux21[14].a1.IN0
a[15] => mux21[15].a1.IN0
a[16] => mux21[16].a1.IN0
a[17] => mux21[17].a1.IN0
a[18] => mux21[18].a1.IN0
a[19] => mux21[19].a1.IN0
a[20] => mux21[20].a1.IN0
a[21] => mux21[21].a1.IN0
a[22] => mux21[22].a1.IN0
a[23] => mux21[23].a1.IN0
a[24] => mux21[24].a1.IN0
a[25] => mux21[25].a1.IN0
a[26] => mux21[26].a1.IN0
a[27] => mux21[27].a1.IN0
a[28] => mux21[28].a1.IN0
a[29] => mux21[29].a1.IN0
a[30] => mux21[30].a1.IN0
a[31] => mux21[31].a1.IN0
b[0] => mux21[0].a2.IN1
b[1] => mux21[1].a2.IN1
b[2] => mux21[2].a2.IN1
b[3] => mux21[3].a2.IN1
b[4] => mux21[4].a2.IN1
b[5] => mux21[5].a2.IN1
b[6] => mux21[6].a2.IN1
b[7] => mux21[7].a2.IN1
b[8] => mux21[8].a2.IN1
b[9] => mux21[9].a2.IN1
b[10] => mux21[10].a2.IN1
b[11] => mux21[11].a2.IN1
b[12] => mux21[12].a2.IN1
b[13] => mux21[13].a2.IN1
b[14] => mux21[14].a2.IN1
b[15] => mux21[15].a2.IN1
b[16] => mux21[16].a2.IN1
b[17] => mux21[17].a2.IN1
b[18] => mux21[18].a2.IN1
b[19] => mux21[19].a2.IN1
b[20] => mux21[20].a2.IN1
b[21] => mux21[21].a2.IN1
b[22] => mux21[22].a2.IN1
b[23] => mux21[23].a2.IN1
b[24] => mux21[24].a2.IN1
b[25] => mux21[25].a2.IN1
b[26] => mux21[26].a2.IN1
b[27] => mux21[27].a2.IN1
b[28] => mux21[28].a2.IN1
b[29] => mux21[29].a2.IN1
b[30] => mux21[30].a2.IN1
b[31] => mux21[31].a2.IN1
sel => n2.DATAIN
sel => mux21[0].a1.IN1
sel => mux21[1].a1.IN1
sel => mux21[2].a1.IN1
sel => mux21[3].a1.IN1
sel => mux21[4].a1.IN1
sel => mux21[5].a1.IN1
sel => mux21[6].a1.IN1
sel => mux21[7].a1.IN1
sel => mux21[8].a1.IN1
sel => mux21[9].a1.IN1
sel => mux21[10].a1.IN1
sel => mux21[11].a1.IN1
sel => mux21[12].a1.IN1
sel => mux21[13].a1.IN1
sel => mux21[14].a1.IN1
sel => mux21[15].a1.IN1
sel => mux21[16].a1.IN1
sel => mux21[17].a1.IN1
sel => mux21[18].a1.IN1
sel => mux21[19].a1.IN1
sel => mux21[20].a1.IN1
sel => mux21[21].a1.IN1
sel => mux21[22].a1.IN1
sel => mux21[23].a1.IN1
sel => mux21[24].a1.IN1
sel => mux21[25].a1.IN1
sel => mux21[26].a1.IN1
sel => mux21[27].a1.IN1
sel => mux21[28].a1.IN1
sel => mux21[29].a1.IN1
sel => mux21[30].a1.IN1
sel => mux21[31].a1.IN1


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|mux32_5:rmm1|mux2_1:mLevel0[4].level0
c[0] <= mux21[0].out.DB_MAX_OUTPUT_PORT_TYPE
c[1] <= mux21[1].out.DB_MAX_OUTPUT_PORT_TYPE
c[2] <= mux21[2].out.DB_MAX_OUTPUT_PORT_TYPE
c[3] <= mux21[3].out.DB_MAX_OUTPUT_PORT_TYPE
c[4] <= mux21[4].out.DB_MAX_OUTPUT_PORT_TYPE
c[5] <= mux21[5].out.DB_MAX_OUTPUT_PORT_TYPE
c[6] <= mux21[6].out.DB_MAX_OUTPUT_PORT_TYPE
c[7] <= mux21[7].out.DB_MAX_OUTPUT_PORT_TYPE
c[8] <= mux21[8].out.DB_MAX_OUTPUT_PORT_TYPE
c[9] <= mux21[9].out.DB_MAX_OUTPUT_PORT_TYPE
c[10] <= mux21[10].out.DB_MAX_OUTPUT_PORT_TYPE
c[11] <= mux21[11].out.DB_MAX_OUTPUT_PORT_TYPE
c[12] <= mux21[12].out.DB_MAX_OUTPUT_PORT_TYPE
c[13] <= mux21[13].out.DB_MAX_OUTPUT_PORT_TYPE
c[14] <= mux21[14].out.DB_MAX_OUTPUT_PORT_TYPE
c[15] <= mux21[15].out.DB_MAX_OUTPUT_PORT_TYPE
c[16] <= mux21[16].out.DB_MAX_OUTPUT_PORT_TYPE
c[17] <= mux21[17].out.DB_MAX_OUTPUT_PORT_TYPE
c[18] <= mux21[18].out.DB_MAX_OUTPUT_PORT_TYPE
c[19] <= mux21[19].out.DB_MAX_OUTPUT_PORT_TYPE
c[20] <= mux21[20].out.DB_MAX_OUTPUT_PORT_TYPE
c[21] <= mux21[21].out.DB_MAX_OUTPUT_PORT_TYPE
c[22] <= mux21[22].out.DB_MAX_OUTPUT_PORT_TYPE
c[23] <= mux21[23].out.DB_MAX_OUTPUT_PORT_TYPE
c[24] <= mux21[24].out.DB_MAX_OUTPUT_PORT_TYPE
c[25] <= mux21[25].out.DB_MAX_OUTPUT_PORT_TYPE
c[26] <= mux21[26].out.DB_MAX_OUTPUT_PORT_TYPE
c[27] <= mux21[27].out.DB_MAX_OUTPUT_PORT_TYPE
c[28] <= mux21[28].out.DB_MAX_OUTPUT_PORT_TYPE
c[29] <= mux21[29].out.DB_MAX_OUTPUT_PORT_TYPE
c[30] <= mux21[30].out.DB_MAX_OUTPUT_PORT_TYPE
c[31] <= mux21[31].out.DB_MAX_OUTPUT_PORT_TYPE
a[0] => mux21[0].a1.IN0
a[1] => mux21[1].a1.IN0
a[2] => mux21[2].a1.IN0
a[3] => mux21[3].a1.IN0
a[4] => mux21[4].a1.IN0
a[5] => mux21[5].a1.IN0
a[6] => mux21[6].a1.IN0
a[7] => mux21[7].a1.IN0
a[8] => mux21[8].a1.IN0
a[9] => mux21[9].a1.IN0
a[10] => mux21[10].a1.IN0
a[11] => mux21[11].a1.IN0
a[12] => mux21[12].a1.IN0
a[13] => mux21[13].a1.IN0
a[14] => mux21[14].a1.IN0
a[15] => mux21[15].a1.IN0
a[16] => mux21[16].a1.IN0
a[17] => mux21[17].a1.IN0
a[18] => mux21[18].a1.IN0
a[19] => mux21[19].a1.IN0
a[20] => mux21[20].a1.IN0
a[21] => mux21[21].a1.IN0
a[22] => mux21[22].a1.IN0
a[23] => mux21[23].a1.IN0
a[24] => mux21[24].a1.IN0
a[25] => mux21[25].a1.IN0
a[26] => mux21[26].a1.IN0
a[27] => mux21[27].a1.IN0
a[28] => mux21[28].a1.IN0
a[29] => mux21[29].a1.IN0
a[30] => mux21[30].a1.IN0
a[31] => mux21[31].a1.IN0
b[0] => mux21[0].a2.IN1
b[1] => mux21[1].a2.IN1
b[2] => mux21[2].a2.IN1
b[3] => mux21[3].a2.IN1
b[4] => mux21[4].a2.IN1
b[5] => mux21[5].a2.IN1
b[6] => mux21[6].a2.IN1
b[7] => mux21[7].a2.IN1
b[8] => mux21[8].a2.IN1
b[9] => mux21[9].a2.IN1
b[10] => mux21[10].a2.IN1
b[11] => mux21[11].a2.IN1
b[12] => mux21[12].a2.IN1
b[13] => mux21[13].a2.IN1
b[14] => mux21[14].a2.IN1
b[15] => mux21[15].a2.IN1
b[16] => mux21[16].a2.IN1
b[17] => mux21[17].a2.IN1
b[18] => mux21[18].a2.IN1
b[19] => mux21[19].a2.IN1
b[20] => mux21[20].a2.IN1
b[21] => mux21[21].a2.IN1
b[22] => mux21[22].a2.IN1
b[23] => mux21[23].a2.IN1
b[24] => mux21[24].a2.IN1
b[25] => mux21[25].a2.IN1
b[26] => mux21[26].a2.IN1
b[27] => mux21[27].a2.IN1
b[28] => mux21[28].a2.IN1
b[29] => mux21[29].a2.IN1
b[30] => mux21[30].a2.IN1
b[31] => mux21[31].a2.IN1
sel => n2.DATAIN
sel => mux21[0].a1.IN1
sel => mux21[1].a1.IN1
sel => mux21[2].a1.IN1
sel => mux21[3].a1.IN1
sel => mux21[4].a1.IN1
sel => mux21[5].a1.IN1
sel => mux21[6].a1.IN1
sel => mux21[7].a1.IN1
sel => mux21[8].a1.IN1
sel => mux21[9].a1.IN1
sel => mux21[10].a1.IN1
sel => mux21[11].a1.IN1
sel => mux21[12].a1.IN1
sel => mux21[13].a1.IN1
sel => mux21[14].a1.IN1
sel => mux21[15].a1.IN1
sel => mux21[16].a1.IN1
sel => mux21[17].a1.IN1
sel => mux21[18].a1.IN1
sel => mux21[19].a1.IN1
sel => mux21[20].a1.IN1
sel => mux21[21].a1.IN1
sel => mux21[22].a1.IN1
sel => mux21[23].a1.IN1
sel => mux21[24].a1.IN1
sel => mux21[25].a1.IN1
sel => mux21[26].a1.IN1
sel => mux21[27].a1.IN1
sel => mux21[28].a1.IN1
sel => mux21[29].a1.IN1
sel => mux21[30].a1.IN1
sel => mux21[31].a1.IN1


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|mux32_5:rmm1|mux2_1:mLevel0[5].level0
c[0] <= mux21[0].out.DB_MAX_OUTPUT_PORT_TYPE
c[1] <= mux21[1].out.DB_MAX_OUTPUT_PORT_TYPE
c[2] <= mux21[2].out.DB_MAX_OUTPUT_PORT_TYPE
c[3] <= mux21[3].out.DB_MAX_OUTPUT_PORT_TYPE
c[4] <= mux21[4].out.DB_MAX_OUTPUT_PORT_TYPE
c[5] <= mux21[5].out.DB_MAX_OUTPUT_PORT_TYPE
c[6] <= mux21[6].out.DB_MAX_OUTPUT_PORT_TYPE
c[7] <= mux21[7].out.DB_MAX_OUTPUT_PORT_TYPE
c[8] <= mux21[8].out.DB_MAX_OUTPUT_PORT_TYPE
c[9] <= mux21[9].out.DB_MAX_OUTPUT_PORT_TYPE
c[10] <= mux21[10].out.DB_MAX_OUTPUT_PORT_TYPE
c[11] <= mux21[11].out.DB_MAX_OUTPUT_PORT_TYPE
c[12] <= mux21[12].out.DB_MAX_OUTPUT_PORT_TYPE
c[13] <= mux21[13].out.DB_MAX_OUTPUT_PORT_TYPE
c[14] <= mux21[14].out.DB_MAX_OUTPUT_PORT_TYPE
c[15] <= mux21[15].out.DB_MAX_OUTPUT_PORT_TYPE
c[16] <= mux21[16].out.DB_MAX_OUTPUT_PORT_TYPE
c[17] <= mux21[17].out.DB_MAX_OUTPUT_PORT_TYPE
c[18] <= mux21[18].out.DB_MAX_OUTPUT_PORT_TYPE
c[19] <= mux21[19].out.DB_MAX_OUTPUT_PORT_TYPE
c[20] <= mux21[20].out.DB_MAX_OUTPUT_PORT_TYPE
c[21] <= mux21[21].out.DB_MAX_OUTPUT_PORT_TYPE
c[22] <= mux21[22].out.DB_MAX_OUTPUT_PORT_TYPE
c[23] <= mux21[23].out.DB_MAX_OUTPUT_PORT_TYPE
c[24] <= mux21[24].out.DB_MAX_OUTPUT_PORT_TYPE
c[25] <= mux21[25].out.DB_MAX_OUTPUT_PORT_TYPE
c[26] <= mux21[26].out.DB_MAX_OUTPUT_PORT_TYPE
c[27] <= mux21[27].out.DB_MAX_OUTPUT_PORT_TYPE
c[28] <= mux21[28].out.DB_MAX_OUTPUT_PORT_TYPE
c[29] <= mux21[29].out.DB_MAX_OUTPUT_PORT_TYPE
c[30] <= mux21[30].out.DB_MAX_OUTPUT_PORT_TYPE
c[31] <= mux21[31].out.DB_MAX_OUTPUT_PORT_TYPE
a[0] => mux21[0].a1.IN0
a[1] => mux21[1].a1.IN0
a[2] => mux21[2].a1.IN0
a[3] => mux21[3].a1.IN0
a[4] => mux21[4].a1.IN0
a[5] => mux21[5].a1.IN0
a[6] => mux21[6].a1.IN0
a[7] => mux21[7].a1.IN0
a[8] => mux21[8].a1.IN0
a[9] => mux21[9].a1.IN0
a[10] => mux21[10].a1.IN0
a[11] => mux21[11].a1.IN0
a[12] => mux21[12].a1.IN0
a[13] => mux21[13].a1.IN0
a[14] => mux21[14].a1.IN0
a[15] => mux21[15].a1.IN0
a[16] => mux21[16].a1.IN0
a[17] => mux21[17].a1.IN0
a[18] => mux21[18].a1.IN0
a[19] => mux21[19].a1.IN0
a[20] => mux21[20].a1.IN0
a[21] => mux21[21].a1.IN0
a[22] => mux21[22].a1.IN0
a[23] => mux21[23].a1.IN0
a[24] => mux21[24].a1.IN0
a[25] => mux21[25].a1.IN0
a[26] => mux21[26].a1.IN0
a[27] => mux21[27].a1.IN0
a[28] => mux21[28].a1.IN0
a[29] => mux21[29].a1.IN0
a[30] => mux21[30].a1.IN0
a[31] => mux21[31].a1.IN0
b[0] => mux21[0].a2.IN1
b[1] => mux21[1].a2.IN1
b[2] => mux21[2].a2.IN1
b[3] => mux21[3].a2.IN1
b[4] => mux21[4].a2.IN1
b[5] => mux21[5].a2.IN1
b[6] => mux21[6].a2.IN1
b[7] => mux21[7].a2.IN1
b[8] => mux21[8].a2.IN1
b[9] => mux21[9].a2.IN1
b[10] => mux21[10].a2.IN1
b[11] => mux21[11].a2.IN1
b[12] => mux21[12].a2.IN1
b[13] => mux21[13].a2.IN1
b[14] => mux21[14].a2.IN1
b[15] => mux21[15].a2.IN1
b[16] => mux21[16].a2.IN1
b[17] => mux21[17].a2.IN1
b[18] => mux21[18].a2.IN1
b[19] => mux21[19].a2.IN1
b[20] => mux21[20].a2.IN1
b[21] => mux21[21].a2.IN1
b[22] => mux21[22].a2.IN1
b[23] => mux21[23].a2.IN1
b[24] => mux21[24].a2.IN1
b[25] => mux21[25].a2.IN1
b[26] => mux21[26].a2.IN1
b[27] => mux21[27].a2.IN1
b[28] => mux21[28].a2.IN1
b[29] => mux21[29].a2.IN1
b[30] => mux21[30].a2.IN1
b[31] => mux21[31].a2.IN1
sel => n2.DATAIN
sel => mux21[0].a1.IN1
sel => mux21[1].a1.IN1
sel => mux21[2].a1.IN1
sel => mux21[3].a1.IN1
sel => mux21[4].a1.IN1
sel => mux21[5].a1.IN1
sel => mux21[6].a1.IN1
sel => mux21[7].a1.IN1
sel => mux21[8].a1.IN1
sel => mux21[9].a1.IN1
sel => mux21[10].a1.IN1
sel => mux21[11].a1.IN1
sel => mux21[12].a1.IN1
sel => mux21[13].a1.IN1
sel => mux21[14].a1.IN1
sel => mux21[15].a1.IN1
sel => mux21[16].a1.IN1
sel => mux21[17].a1.IN1
sel => mux21[18].a1.IN1
sel => mux21[19].a1.IN1
sel => mux21[20].a1.IN1
sel => mux21[21].a1.IN1
sel => mux21[22].a1.IN1
sel => mux21[23].a1.IN1
sel => mux21[24].a1.IN1
sel => mux21[25].a1.IN1
sel => mux21[26].a1.IN1
sel => mux21[27].a1.IN1
sel => mux21[28].a1.IN1
sel => mux21[29].a1.IN1
sel => mux21[30].a1.IN1
sel => mux21[31].a1.IN1


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|mux32_5:rmm1|mux2_1:mLevel0[6].level0
c[0] <= mux21[0].out.DB_MAX_OUTPUT_PORT_TYPE
c[1] <= mux21[1].out.DB_MAX_OUTPUT_PORT_TYPE
c[2] <= mux21[2].out.DB_MAX_OUTPUT_PORT_TYPE
c[3] <= mux21[3].out.DB_MAX_OUTPUT_PORT_TYPE
c[4] <= mux21[4].out.DB_MAX_OUTPUT_PORT_TYPE
c[5] <= mux21[5].out.DB_MAX_OUTPUT_PORT_TYPE
c[6] <= mux21[6].out.DB_MAX_OUTPUT_PORT_TYPE
c[7] <= mux21[7].out.DB_MAX_OUTPUT_PORT_TYPE
c[8] <= mux21[8].out.DB_MAX_OUTPUT_PORT_TYPE
c[9] <= mux21[9].out.DB_MAX_OUTPUT_PORT_TYPE
c[10] <= mux21[10].out.DB_MAX_OUTPUT_PORT_TYPE
c[11] <= mux21[11].out.DB_MAX_OUTPUT_PORT_TYPE
c[12] <= mux21[12].out.DB_MAX_OUTPUT_PORT_TYPE
c[13] <= mux21[13].out.DB_MAX_OUTPUT_PORT_TYPE
c[14] <= mux21[14].out.DB_MAX_OUTPUT_PORT_TYPE
c[15] <= mux21[15].out.DB_MAX_OUTPUT_PORT_TYPE
c[16] <= mux21[16].out.DB_MAX_OUTPUT_PORT_TYPE
c[17] <= mux21[17].out.DB_MAX_OUTPUT_PORT_TYPE
c[18] <= mux21[18].out.DB_MAX_OUTPUT_PORT_TYPE
c[19] <= mux21[19].out.DB_MAX_OUTPUT_PORT_TYPE
c[20] <= mux21[20].out.DB_MAX_OUTPUT_PORT_TYPE
c[21] <= mux21[21].out.DB_MAX_OUTPUT_PORT_TYPE
c[22] <= mux21[22].out.DB_MAX_OUTPUT_PORT_TYPE
c[23] <= mux21[23].out.DB_MAX_OUTPUT_PORT_TYPE
c[24] <= mux21[24].out.DB_MAX_OUTPUT_PORT_TYPE
c[25] <= mux21[25].out.DB_MAX_OUTPUT_PORT_TYPE
c[26] <= mux21[26].out.DB_MAX_OUTPUT_PORT_TYPE
c[27] <= mux21[27].out.DB_MAX_OUTPUT_PORT_TYPE
c[28] <= mux21[28].out.DB_MAX_OUTPUT_PORT_TYPE
c[29] <= mux21[29].out.DB_MAX_OUTPUT_PORT_TYPE
c[30] <= mux21[30].out.DB_MAX_OUTPUT_PORT_TYPE
c[31] <= mux21[31].out.DB_MAX_OUTPUT_PORT_TYPE
a[0] => mux21[0].a1.IN0
a[1] => mux21[1].a1.IN0
a[2] => mux21[2].a1.IN0
a[3] => mux21[3].a1.IN0
a[4] => mux21[4].a1.IN0
a[5] => mux21[5].a1.IN0
a[6] => mux21[6].a1.IN0
a[7] => mux21[7].a1.IN0
a[8] => mux21[8].a1.IN0
a[9] => mux21[9].a1.IN0
a[10] => mux21[10].a1.IN0
a[11] => mux21[11].a1.IN0
a[12] => mux21[12].a1.IN0
a[13] => mux21[13].a1.IN0
a[14] => mux21[14].a1.IN0
a[15] => mux21[15].a1.IN0
a[16] => mux21[16].a1.IN0
a[17] => mux21[17].a1.IN0
a[18] => mux21[18].a1.IN0
a[19] => mux21[19].a1.IN0
a[20] => mux21[20].a1.IN0
a[21] => mux21[21].a1.IN0
a[22] => mux21[22].a1.IN0
a[23] => mux21[23].a1.IN0
a[24] => mux21[24].a1.IN0
a[25] => mux21[25].a1.IN0
a[26] => mux21[26].a1.IN0
a[27] => mux21[27].a1.IN0
a[28] => mux21[28].a1.IN0
a[29] => mux21[29].a1.IN0
a[30] => mux21[30].a1.IN0
a[31] => mux21[31].a1.IN0
b[0] => mux21[0].a2.IN1
b[1] => mux21[1].a2.IN1
b[2] => mux21[2].a2.IN1
b[3] => mux21[3].a2.IN1
b[4] => mux21[4].a2.IN1
b[5] => mux21[5].a2.IN1
b[6] => mux21[6].a2.IN1
b[7] => mux21[7].a2.IN1
b[8] => mux21[8].a2.IN1
b[9] => mux21[9].a2.IN1
b[10] => mux21[10].a2.IN1
b[11] => mux21[11].a2.IN1
b[12] => mux21[12].a2.IN1
b[13] => mux21[13].a2.IN1
b[14] => mux21[14].a2.IN1
b[15] => mux21[15].a2.IN1
b[16] => mux21[16].a2.IN1
b[17] => mux21[17].a2.IN1
b[18] => mux21[18].a2.IN1
b[19] => mux21[19].a2.IN1
b[20] => mux21[20].a2.IN1
b[21] => mux21[21].a2.IN1
b[22] => mux21[22].a2.IN1
b[23] => mux21[23].a2.IN1
b[24] => mux21[24].a2.IN1
b[25] => mux21[25].a2.IN1
b[26] => mux21[26].a2.IN1
b[27] => mux21[27].a2.IN1
b[28] => mux21[28].a2.IN1
b[29] => mux21[29].a2.IN1
b[30] => mux21[30].a2.IN1
b[31] => mux21[31].a2.IN1
sel => n2.DATAIN
sel => mux21[0].a1.IN1
sel => mux21[1].a1.IN1
sel => mux21[2].a1.IN1
sel => mux21[3].a1.IN1
sel => mux21[4].a1.IN1
sel => mux21[5].a1.IN1
sel => mux21[6].a1.IN1
sel => mux21[7].a1.IN1
sel => mux21[8].a1.IN1
sel => mux21[9].a1.IN1
sel => mux21[10].a1.IN1
sel => mux21[11].a1.IN1
sel => mux21[12].a1.IN1
sel => mux21[13].a1.IN1
sel => mux21[14].a1.IN1
sel => mux21[15].a1.IN1
sel => mux21[16].a1.IN1
sel => mux21[17].a1.IN1
sel => mux21[18].a1.IN1
sel => mux21[19].a1.IN1
sel => mux21[20].a1.IN1
sel => mux21[21].a1.IN1
sel => mux21[22].a1.IN1
sel => mux21[23].a1.IN1
sel => mux21[24].a1.IN1
sel => mux21[25].a1.IN1
sel => mux21[26].a1.IN1
sel => mux21[27].a1.IN1
sel => mux21[28].a1.IN1
sel => mux21[29].a1.IN1
sel => mux21[30].a1.IN1
sel => mux21[31].a1.IN1


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|mux32_5:rmm1|mux2_1:mLevel0[7].level0
c[0] <= mux21[0].out.DB_MAX_OUTPUT_PORT_TYPE
c[1] <= mux21[1].out.DB_MAX_OUTPUT_PORT_TYPE
c[2] <= mux21[2].out.DB_MAX_OUTPUT_PORT_TYPE
c[3] <= mux21[3].out.DB_MAX_OUTPUT_PORT_TYPE
c[4] <= mux21[4].out.DB_MAX_OUTPUT_PORT_TYPE
c[5] <= mux21[5].out.DB_MAX_OUTPUT_PORT_TYPE
c[6] <= mux21[6].out.DB_MAX_OUTPUT_PORT_TYPE
c[7] <= mux21[7].out.DB_MAX_OUTPUT_PORT_TYPE
c[8] <= mux21[8].out.DB_MAX_OUTPUT_PORT_TYPE
c[9] <= mux21[9].out.DB_MAX_OUTPUT_PORT_TYPE
c[10] <= mux21[10].out.DB_MAX_OUTPUT_PORT_TYPE
c[11] <= mux21[11].out.DB_MAX_OUTPUT_PORT_TYPE
c[12] <= mux21[12].out.DB_MAX_OUTPUT_PORT_TYPE
c[13] <= mux21[13].out.DB_MAX_OUTPUT_PORT_TYPE
c[14] <= mux21[14].out.DB_MAX_OUTPUT_PORT_TYPE
c[15] <= mux21[15].out.DB_MAX_OUTPUT_PORT_TYPE
c[16] <= mux21[16].out.DB_MAX_OUTPUT_PORT_TYPE
c[17] <= mux21[17].out.DB_MAX_OUTPUT_PORT_TYPE
c[18] <= mux21[18].out.DB_MAX_OUTPUT_PORT_TYPE
c[19] <= mux21[19].out.DB_MAX_OUTPUT_PORT_TYPE
c[20] <= mux21[20].out.DB_MAX_OUTPUT_PORT_TYPE
c[21] <= mux21[21].out.DB_MAX_OUTPUT_PORT_TYPE
c[22] <= mux21[22].out.DB_MAX_OUTPUT_PORT_TYPE
c[23] <= mux21[23].out.DB_MAX_OUTPUT_PORT_TYPE
c[24] <= mux21[24].out.DB_MAX_OUTPUT_PORT_TYPE
c[25] <= mux21[25].out.DB_MAX_OUTPUT_PORT_TYPE
c[26] <= mux21[26].out.DB_MAX_OUTPUT_PORT_TYPE
c[27] <= mux21[27].out.DB_MAX_OUTPUT_PORT_TYPE
c[28] <= mux21[28].out.DB_MAX_OUTPUT_PORT_TYPE
c[29] <= mux21[29].out.DB_MAX_OUTPUT_PORT_TYPE
c[30] <= mux21[30].out.DB_MAX_OUTPUT_PORT_TYPE
c[31] <= mux21[31].out.DB_MAX_OUTPUT_PORT_TYPE
a[0] => mux21[0].a1.IN0
a[1] => mux21[1].a1.IN0
a[2] => mux21[2].a1.IN0
a[3] => mux21[3].a1.IN0
a[4] => mux21[4].a1.IN0
a[5] => mux21[5].a1.IN0
a[6] => mux21[6].a1.IN0
a[7] => mux21[7].a1.IN0
a[8] => mux21[8].a1.IN0
a[9] => mux21[9].a1.IN0
a[10] => mux21[10].a1.IN0
a[11] => mux21[11].a1.IN0
a[12] => mux21[12].a1.IN0
a[13] => mux21[13].a1.IN0
a[14] => mux21[14].a1.IN0
a[15] => mux21[15].a1.IN0
a[16] => mux21[16].a1.IN0
a[17] => mux21[17].a1.IN0
a[18] => mux21[18].a1.IN0
a[19] => mux21[19].a1.IN0
a[20] => mux21[20].a1.IN0
a[21] => mux21[21].a1.IN0
a[22] => mux21[22].a1.IN0
a[23] => mux21[23].a1.IN0
a[24] => mux21[24].a1.IN0
a[25] => mux21[25].a1.IN0
a[26] => mux21[26].a1.IN0
a[27] => mux21[27].a1.IN0
a[28] => mux21[28].a1.IN0
a[29] => mux21[29].a1.IN0
a[30] => mux21[30].a1.IN0
a[31] => mux21[31].a1.IN0
b[0] => mux21[0].a2.IN1
b[1] => mux21[1].a2.IN1
b[2] => mux21[2].a2.IN1
b[3] => mux21[3].a2.IN1
b[4] => mux21[4].a2.IN1
b[5] => mux21[5].a2.IN1
b[6] => mux21[6].a2.IN1
b[7] => mux21[7].a2.IN1
b[8] => mux21[8].a2.IN1
b[9] => mux21[9].a2.IN1
b[10] => mux21[10].a2.IN1
b[11] => mux21[11].a2.IN1
b[12] => mux21[12].a2.IN1
b[13] => mux21[13].a2.IN1
b[14] => mux21[14].a2.IN1
b[15] => mux21[15].a2.IN1
b[16] => mux21[16].a2.IN1
b[17] => mux21[17].a2.IN1
b[18] => mux21[18].a2.IN1
b[19] => mux21[19].a2.IN1
b[20] => mux21[20].a2.IN1
b[21] => mux21[21].a2.IN1
b[22] => mux21[22].a2.IN1
b[23] => mux21[23].a2.IN1
b[24] => mux21[24].a2.IN1
b[25] => mux21[25].a2.IN1
b[26] => mux21[26].a2.IN1
b[27] => mux21[27].a2.IN1
b[28] => mux21[28].a2.IN1
b[29] => mux21[29].a2.IN1
b[30] => mux21[30].a2.IN1
b[31] => mux21[31].a2.IN1
sel => n2.DATAIN
sel => mux21[0].a1.IN1
sel => mux21[1].a1.IN1
sel => mux21[2].a1.IN1
sel => mux21[3].a1.IN1
sel => mux21[4].a1.IN1
sel => mux21[5].a1.IN1
sel => mux21[6].a1.IN1
sel => mux21[7].a1.IN1
sel => mux21[8].a1.IN1
sel => mux21[9].a1.IN1
sel => mux21[10].a1.IN1
sel => mux21[11].a1.IN1
sel => mux21[12].a1.IN1
sel => mux21[13].a1.IN1
sel => mux21[14].a1.IN1
sel => mux21[15].a1.IN1
sel => mux21[16].a1.IN1
sel => mux21[17].a1.IN1
sel => mux21[18].a1.IN1
sel => mux21[19].a1.IN1
sel => mux21[20].a1.IN1
sel => mux21[21].a1.IN1
sel => mux21[22].a1.IN1
sel => mux21[23].a1.IN1
sel => mux21[24].a1.IN1
sel => mux21[25].a1.IN1
sel => mux21[26].a1.IN1
sel => mux21[27].a1.IN1
sel => mux21[28].a1.IN1
sel => mux21[29].a1.IN1
sel => mux21[30].a1.IN1
sel => mux21[31].a1.IN1


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|mux32_5:rmm1|mux2_1:mLevel0[8].level0
c[0] <= mux21[0].out.DB_MAX_OUTPUT_PORT_TYPE
c[1] <= mux21[1].out.DB_MAX_OUTPUT_PORT_TYPE
c[2] <= mux21[2].out.DB_MAX_OUTPUT_PORT_TYPE
c[3] <= mux21[3].out.DB_MAX_OUTPUT_PORT_TYPE
c[4] <= mux21[4].out.DB_MAX_OUTPUT_PORT_TYPE
c[5] <= mux21[5].out.DB_MAX_OUTPUT_PORT_TYPE
c[6] <= mux21[6].out.DB_MAX_OUTPUT_PORT_TYPE
c[7] <= mux21[7].out.DB_MAX_OUTPUT_PORT_TYPE
c[8] <= mux21[8].out.DB_MAX_OUTPUT_PORT_TYPE
c[9] <= mux21[9].out.DB_MAX_OUTPUT_PORT_TYPE
c[10] <= mux21[10].out.DB_MAX_OUTPUT_PORT_TYPE
c[11] <= mux21[11].out.DB_MAX_OUTPUT_PORT_TYPE
c[12] <= mux21[12].out.DB_MAX_OUTPUT_PORT_TYPE
c[13] <= mux21[13].out.DB_MAX_OUTPUT_PORT_TYPE
c[14] <= mux21[14].out.DB_MAX_OUTPUT_PORT_TYPE
c[15] <= mux21[15].out.DB_MAX_OUTPUT_PORT_TYPE
c[16] <= mux21[16].out.DB_MAX_OUTPUT_PORT_TYPE
c[17] <= mux21[17].out.DB_MAX_OUTPUT_PORT_TYPE
c[18] <= mux21[18].out.DB_MAX_OUTPUT_PORT_TYPE
c[19] <= mux21[19].out.DB_MAX_OUTPUT_PORT_TYPE
c[20] <= mux21[20].out.DB_MAX_OUTPUT_PORT_TYPE
c[21] <= mux21[21].out.DB_MAX_OUTPUT_PORT_TYPE
c[22] <= mux21[22].out.DB_MAX_OUTPUT_PORT_TYPE
c[23] <= mux21[23].out.DB_MAX_OUTPUT_PORT_TYPE
c[24] <= mux21[24].out.DB_MAX_OUTPUT_PORT_TYPE
c[25] <= mux21[25].out.DB_MAX_OUTPUT_PORT_TYPE
c[26] <= mux21[26].out.DB_MAX_OUTPUT_PORT_TYPE
c[27] <= mux21[27].out.DB_MAX_OUTPUT_PORT_TYPE
c[28] <= mux21[28].out.DB_MAX_OUTPUT_PORT_TYPE
c[29] <= mux21[29].out.DB_MAX_OUTPUT_PORT_TYPE
c[30] <= mux21[30].out.DB_MAX_OUTPUT_PORT_TYPE
c[31] <= mux21[31].out.DB_MAX_OUTPUT_PORT_TYPE
a[0] => mux21[0].a1.IN0
a[1] => mux21[1].a1.IN0
a[2] => mux21[2].a1.IN0
a[3] => mux21[3].a1.IN0
a[4] => mux21[4].a1.IN0
a[5] => mux21[5].a1.IN0
a[6] => mux21[6].a1.IN0
a[7] => mux21[7].a1.IN0
a[8] => mux21[8].a1.IN0
a[9] => mux21[9].a1.IN0
a[10] => mux21[10].a1.IN0
a[11] => mux21[11].a1.IN0
a[12] => mux21[12].a1.IN0
a[13] => mux21[13].a1.IN0
a[14] => mux21[14].a1.IN0
a[15] => mux21[15].a1.IN0
a[16] => mux21[16].a1.IN0
a[17] => mux21[17].a1.IN0
a[18] => mux21[18].a1.IN0
a[19] => mux21[19].a1.IN0
a[20] => mux21[20].a1.IN0
a[21] => mux21[21].a1.IN0
a[22] => mux21[22].a1.IN0
a[23] => mux21[23].a1.IN0
a[24] => mux21[24].a1.IN0
a[25] => mux21[25].a1.IN0
a[26] => mux21[26].a1.IN0
a[27] => mux21[27].a1.IN0
a[28] => mux21[28].a1.IN0
a[29] => mux21[29].a1.IN0
a[30] => mux21[30].a1.IN0
a[31] => mux21[31].a1.IN0
b[0] => mux21[0].a2.IN1
b[1] => mux21[1].a2.IN1
b[2] => mux21[2].a2.IN1
b[3] => mux21[3].a2.IN1
b[4] => mux21[4].a2.IN1
b[5] => mux21[5].a2.IN1
b[6] => mux21[6].a2.IN1
b[7] => mux21[7].a2.IN1
b[8] => mux21[8].a2.IN1
b[9] => mux21[9].a2.IN1
b[10] => mux21[10].a2.IN1
b[11] => mux21[11].a2.IN1
b[12] => mux21[12].a2.IN1
b[13] => mux21[13].a2.IN1
b[14] => mux21[14].a2.IN1
b[15] => mux21[15].a2.IN1
b[16] => mux21[16].a2.IN1
b[17] => mux21[17].a2.IN1
b[18] => mux21[18].a2.IN1
b[19] => mux21[19].a2.IN1
b[20] => mux21[20].a2.IN1
b[21] => mux21[21].a2.IN1
b[22] => mux21[22].a2.IN1
b[23] => mux21[23].a2.IN1
b[24] => mux21[24].a2.IN1
b[25] => mux21[25].a2.IN1
b[26] => mux21[26].a2.IN1
b[27] => mux21[27].a2.IN1
b[28] => mux21[28].a2.IN1
b[29] => mux21[29].a2.IN1
b[30] => mux21[30].a2.IN1
b[31] => mux21[31].a2.IN1
sel => n2.DATAIN
sel => mux21[0].a1.IN1
sel => mux21[1].a1.IN1
sel => mux21[2].a1.IN1
sel => mux21[3].a1.IN1
sel => mux21[4].a1.IN1
sel => mux21[5].a1.IN1
sel => mux21[6].a1.IN1
sel => mux21[7].a1.IN1
sel => mux21[8].a1.IN1
sel => mux21[9].a1.IN1
sel => mux21[10].a1.IN1
sel => mux21[11].a1.IN1
sel => mux21[12].a1.IN1
sel => mux21[13].a1.IN1
sel => mux21[14].a1.IN1
sel => mux21[15].a1.IN1
sel => mux21[16].a1.IN1
sel => mux21[17].a1.IN1
sel => mux21[18].a1.IN1
sel => mux21[19].a1.IN1
sel => mux21[20].a1.IN1
sel => mux21[21].a1.IN1
sel => mux21[22].a1.IN1
sel => mux21[23].a1.IN1
sel => mux21[24].a1.IN1
sel => mux21[25].a1.IN1
sel => mux21[26].a1.IN1
sel => mux21[27].a1.IN1
sel => mux21[28].a1.IN1
sel => mux21[29].a1.IN1
sel => mux21[30].a1.IN1
sel => mux21[31].a1.IN1


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|mux32_5:rmm1|mux2_1:mLevel0[9].level0
c[0] <= mux21[0].out.DB_MAX_OUTPUT_PORT_TYPE
c[1] <= mux21[1].out.DB_MAX_OUTPUT_PORT_TYPE
c[2] <= mux21[2].out.DB_MAX_OUTPUT_PORT_TYPE
c[3] <= mux21[3].out.DB_MAX_OUTPUT_PORT_TYPE
c[4] <= mux21[4].out.DB_MAX_OUTPUT_PORT_TYPE
c[5] <= mux21[5].out.DB_MAX_OUTPUT_PORT_TYPE
c[6] <= mux21[6].out.DB_MAX_OUTPUT_PORT_TYPE
c[7] <= mux21[7].out.DB_MAX_OUTPUT_PORT_TYPE
c[8] <= mux21[8].out.DB_MAX_OUTPUT_PORT_TYPE
c[9] <= mux21[9].out.DB_MAX_OUTPUT_PORT_TYPE
c[10] <= mux21[10].out.DB_MAX_OUTPUT_PORT_TYPE
c[11] <= mux21[11].out.DB_MAX_OUTPUT_PORT_TYPE
c[12] <= mux21[12].out.DB_MAX_OUTPUT_PORT_TYPE
c[13] <= mux21[13].out.DB_MAX_OUTPUT_PORT_TYPE
c[14] <= mux21[14].out.DB_MAX_OUTPUT_PORT_TYPE
c[15] <= mux21[15].out.DB_MAX_OUTPUT_PORT_TYPE
c[16] <= mux21[16].out.DB_MAX_OUTPUT_PORT_TYPE
c[17] <= mux21[17].out.DB_MAX_OUTPUT_PORT_TYPE
c[18] <= mux21[18].out.DB_MAX_OUTPUT_PORT_TYPE
c[19] <= mux21[19].out.DB_MAX_OUTPUT_PORT_TYPE
c[20] <= mux21[20].out.DB_MAX_OUTPUT_PORT_TYPE
c[21] <= mux21[21].out.DB_MAX_OUTPUT_PORT_TYPE
c[22] <= mux21[22].out.DB_MAX_OUTPUT_PORT_TYPE
c[23] <= mux21[23].out.DB_MAX_OUTPUT_PORT_TYPE
c[24] <= mux21[24].out.DB_MAX_OUTPUT_PORT_TYPE
c[25] <= mux21[25].out.DB_MAX_OUTPUT_PORT_TYPE
c[26] <= mux21[26].out.DB_MAX_OUTPUT_PORT_TYPE
c[27] <= mux21[27].out.DB_MAX_OUTPUT_PORT_TYPE
c[28] <= mux21[28].out.DB_MAX_OUTPUT_PORT_TYPE
c[29] <= mux21[29].out.DB_MAX_OUTPUT_PORT_TYPE
c[30] <= mux21[30].out.DB_MAX_OUTPUT_PORT_TYPE
c[31] <= mux21[31].out.DB_MAX_OUTPUT_PORT_TYPE
a[0] => mux21[0].a1.IN0
a[1] => mux21[1].a1.IN0
a[2] => mux21[2].a1.IN0
a[3] => mux21[3].a1.IN0
a[4] => mux21[4].a1.IN0
a[5] => mux21[5].a1.IN0
a[6] => mux21[6].a1.IN0
a[7] => mux21[7].a1.IN0
a[8] => mux21[8].a1.IN0
a[9] => mux21[9].a1.IN0
a[10] => mux21[10].a1.IN0
a[11] => mux21[11].a1.IN0
a[12] => mux21[12].a1.IN0
a[13] => mux21[13].a1.IN0
a[14] => mux21[14].a1.IN0
a[15] => mux21[15].a1.IN0
a[16] => mux21[16].a1.IN0
a[17] => mux21[17].a1.IN0
a[18] => mux21[18].a1.IN0
a[19] => mux21[19].a1.IN0
a[20] => mux21[20].a1.IN0
a[21] => mux21[21].a1.IN0
a[22] => mux21[22].a1.IN0
a[23] => mux21[23].a1.IN0
a[24] => mux21[24].a1.IN0
a[25] => mux21[25].a1.IN0
a[26] => mux21[26].a1.IN0
a[27] => mux21[27].a1.IN0
a[28] => mux21[28].a1.IN0
a[29] => mux21[29].a1.IN0
a[30] => mux21[30].a1.IN0
a[31] => mux21[31].a1.IN0
b[0] => mux21[0].a2.IN1
b[1] => mux21[1].a2.IN1
b[2] => mux21[2].a2.IN1
b[3] => mux21[3].a2.IN1
b[4] => mux21[4].a2.IN1
b[5] => mux21[5].a2.IN1
b[6] => mux21[6].a2.IN1
b[7] => mux21[7].a2.IN1
b[8] => mux21[8].a2.IN1
b[9] => mux21[9].a2.IN1
b[10] => mux21[10].a2.IN1
b[11] => mux21[11].a2.IN1
b[12] => mux21[12].a2.IN1
b[13] => mux21[13].a2.IN1
b[14] => mux21[14].a2.IN1
b[15] => mux21[15].a2.IN1
b[16] => mux21[16].a2.IN1
b[17] => mux21[17].a2.IN1
b[18] => mux21[18].a2.IN1
b[19] => mux21[19].a2.IN1
b[20] => mux21[20].a2.IN1
b[21] => mux21[21].a2.IN1
b[22] => mux21[22].a2.IN1
b[23] => mux21[23].a2.IN1
b[24] => mux21[24].a2.IN1
b[25] => mux21[25].a2.IN1
b[26] => mux21[26].a2.IN1
b[27] => mux21[27].a2.IN1
b[28] => mux21[28].a2.IN1
b[29] => mux21[29].a2.IN1
b[30] => mux21[30].a2.IN1
b[31] => mux21[31].a2.IN1
sel => n2.DATAIN
sel => mux21[0].a1.IN1
sel => mux21[1].a1.IN1
sel => mux21[2].a1.IN1
sel => mux21[3].a1.IN1
sel => mux21[4].a1.IN1
sel => mux21[5].a1.IN1
sel => mux21[6].a1.IN1
sel => mux21[7].a1.IN1
sel => mux21[8].a1.IN1
sel => mux21[9].a1.IN1
sel => mux21[10].a1.IN1
sel => mux21[11].a1.IN1
sel => mux21[12].a1.IN1
sel => mux21[13].a1.IN1
sel => mux21[14].a1.IN1
sel => mux21[15].a1.IN1
sel => mux21[16].a1.IN1
sel => mux21[17].a1.IN1
sel => mux21[18].a1.IN1
sel => mux21[19].a1.IN1
sel => mux21[20].a1.IN1
sel => mux21[21].a1.IN1
sel => mux21[22].a1.IN1
sel => mux21[23].a1.IN1
sel => mux21[24].a1.IN1
sel => mux21[25].a1.IN1
sel => mux21[26].a1.IN1
sel => mux21[27].a1.IN1
sel => mux21[28].a1.IN1
sel => mux21[29].a1.IN1
sel => mux21[30].a1.IN1
sel => mux21[31].a1.IN1


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|mux32_5:rmm1|mux2_1:mLevel0[10].level0
c[0] <= mux21[0].out.DB_MAX_OUTPUT_PORT_TYPE
c[1] <= mux21[1].out.DB_MAX_OUTPUT_PORT_TYPE
c[2] <= mux21[2].out.DB_MAX_OUTPUT_PORT_TYPE
c[3] <= mux21[3].out.DB_MAX_OUTPUT_PORT_TYPE
c[4] <= mux21[4].out.DB_MAX_OUTPUT_PORT_TYPE
c[5] <= mux21[5].out.DB_MAX_OUTPUT_PORT_TYPE
c[6] <= mux21[6].out.DB_MAX_OUTPUT_PORT_TYPE
c[7] <= mux21[7].out.DB_MAX_OUTPUT_PORT_TYPE
c[8] <= mux21[8].out.DB_MAX_OUTPUT_PORT_TYPE
c[9] <= mux21[9].out.DB_MAX_OUTPUT_PORT_TYPE
c[10] <= mux21[10].out.DB_MAX_OUTPUT_PORT_TYPE
c[11] <= mux21[11].out.DB_MAX_OUTPUT_PORT_TYPE
c[12] <= mux21[12].out.DB_MAX_OUTPUT_PORT_TYPE
c[13] <= mux21[13].out.DB_MAX_OUTPUT_PORT_TYPE
c[14] <= mux21[14].out.DB_MAX_OUTPUT_PORT_TYPE
c[15] <= mux21[15].out.DB_MAX_OUTPUT_PORT_TYPE
c[16] <= mux21[16].out.DB_MAX_OUTPUT_PORT_TYPE
c[17] <= mux21[17].out.DB_MAX_OUTPUT_PORT_TYPE
c[18] <= mux21[18].out.DB_MAX_OUTPUT_PORT_TYPE
c[19] <= mux21[19].out.DB_MAX_OUTPUT_PORT_TYPE
c[20] <= mux21[20].out.DB_MAX_OUTPUT_PORT_TYPE
c[21] <= mux21[21].out.DB_MAX_OUTPUT_PORT_TYPE
c[22] <= mux21[22].out.DB_MAX_OUTPUT_PORT_TYPE
c[23] <= mux21[23].out.DB_MAX_OUTPUT_PORT_TYPE
c[24] <= mux21[24].out.DB_MAX_OUTPUT_PORT_TYPE
c[25] <= mux21[25].out.DB_MAX_OUTPUT_PORT_TYPE
c[26] <= mux21[26].out.DB_MAX_OUTPUT_PORT_TYPE
c[27] <= mux21[27].out.DB_MAX_OUTPUT_PORT_TYPE
c[28] <= mux21[28].out.DB_MAX_OUTPUT_PORT_TYPE
c[29] <= mux21[29].out.DB_MAX_OUTPUT_PORT_TYPE
c[30] <= mux21[30].out.DB_MAX_OUTPUT_PORT_TYPE
c[31] <= mux21[31].out.DB_MAX_OUTPUT_PORT_TYPE
a[0] => mux21[0].a1.IN0
a[1] => mux21[1].a1.IN0
a[2] => mux21[2].a1.IN0
a[3] => mux21[3].a1.IN0
a[4] => mux21[4].a1.IN0
a[5] => mux21[5].a1.IN0
a[6] => mux21[6].a1.IN0
a[7] => mux21[7].a1.IN0
a[8] => mux21[8].a1.IN0
a[9] => mux21[9].a1.IN0
a[10] => mux21[10].a1.IN0
a[11] => mux21[11].a1.IN0
a[12] => mux21[12].a1.IN0
a[13] => mux21[13].a1.IN0
a[14] => mux21[14].a1.IN0
a[15] => mux21[15].a1.IN0
a[16] => mux21[16].a1.IN0
a[17] => mux21[17].a1.IN0
a[18] => mux21[18].a1.IN0
a[19] => mux21[19].a1.IN0
a[20] => mux21[20].a1.IN0
a[21] => mux21[21].a1.IN0
a[22] => mux21[22].a1.IN0
a[23] => mux21[23].a1.IN0
a[24] => mux21[24].a1.IN0
a[25] => mux21[25].a1.IN0
a[26] => mux21[26].a1.IN0
a[27] => mux21[27].a1.IN0
a[28] => mux21[28].a1.IN0
a[29] => mux21[29].a1.IN0
a[30] => mux21[30].a1.IN0
a[31] => mux21[31].a1.IN0
b[0] => mux21[0].a2.IN1
b[1] => mux21[1].a2.IN1
b[2] => mux21[2].a2.IN1
b[3] => mux21[3].a2.IN1
b[4] => mux21[4].a2.IN1
b[5] => mux21[5].a2.IN1
b[6] => mux21[6].a2.IN1
b[7] => mux21[7].a2.IN1
b[8] => mux21[8].a2.IN1
b[9] => mux21[9].a2.IN1
b[10] => mux21[10].a2.IN1
b[11] => mux21[11].a2.IN1
b[12] => mux21[12].a2.IN1
b[13] => mux21[13].a2.IN1
b[14] => mux21[14].a2.IN1
b[15] => mux21[15].a2.IN1
b[16] => mux21[16].a2.IN1
b[17] => mux21[17].a2.IN1
b[18] => mux21[18].a2.IN1
b[19] => mux21[19].a2.IN1
b[20] => mux21[20].a2.IN1
b[21] => mux21[21].a2.IN1
b[22] => mux21[22].a2.IN1
b[23] => mux21[23].a2.IN1
b[24] => mux21[24].a2.IN1
b[25] => mux21[25].a2.IN1
b[26] => mux21[26].a2.IN1
b[27] => mux21[27].a2.IN1
b[28] => mux21[28].a2.IN1
b[29] => mux21[29].a2.IN1
b[30] => mux21[30].a2.IN1
b[31] => mux21[31].a2.IN1
sel => n2.DATAIN
sel => mux21[0].a1.IN1
sel => mux21[1].a1.IN1
sel => mux21[2].a1.IN1
sel => mux21[3].a1.IN1
sel => mux21[4].a1.IN1
sel => mux21[5].a1.IN1
sel => mux21[6].a1.IN1
sel => mux21[7].a1.IN1
sel => mux21[8].a1.IN1
sel => mux21[9].a1.IN1
sel => mux21[10].a1.IN1
sel => mux21[11].a1.IN1
sel => mux21[12].a1.IN1
sel => mux21[13].a1.IN1
sel => mux21[14].a1.IN1
sel => mux21[15].a1.IN1
sel => mux21[16].a1.IN1
sel => mux21[17].a1.IN1
sel => mux21[18].a1.IN1
sel => mux21[19].a1.IN1
sel => mux21[20].a1.IN1
sel => mux21[21].a1.IN1
sel => mux21[22].a1.IN1
sel => mux21[23].a1.IN1
sel => mux21[24].a1.IN1
sel => mux21[25].a1.IN1
sel => mux21[26].a1.IN1
sel => mux21[27].a1.IN1
sel => mux21[28].a1.IN1
sel => mux21[29].a1.IN1
sel => mux21[30].a1.IN1
sel => mux21[31].a1.IN1


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|mux32_5:rmm1|mux2_1:mLevel0[11].level0
c[0] <= mux21[0].out.DB_MAX_OUTPUT_PORT_TYPE
c[1] <= mux21[1].out.DB_MAX_OUTPUT_PORT_TYPE
c[2] <= mux21[2].out.DB_MAX_OUTPUT_PORT_TYPE
c[3] <= mux21[3].out.DB_MAX_OUTPUT_PORT_TYPE
c[4] <= mux21[4].out.DB_MAX_OUTPUT_PORT_TYPE
c[5] <= mux21[5].out.DB_MAX_OUTPUT_PORT_TYPE
c[6] <= mux21[6].out.DB_MAX_OUTPUT_PORT_TYPE
c[7] <= mux21[7].out.DB_MAX_OUTPUT_PORT_TYPE
c[8] <= mux21[8].out.DB_MAX_OUTPUT_PORT_TYPE
c[9] <= mux21[9].out.DB_MAX_OUTPUT_PORT_TYPE
c[10] <= mux21[10].out.DB_MAX_OUTPUT_PORT_TYPE
c[11] <= mux21[11].out.DB_MAX_OUTPUT_PORT_TYPE
c[12] <= mux21[12].out.DB_MAX_OUTPUT_PORT_TYPE
c[13] <= mux21[13].out.DB_MAX_OUTPUT_PORT_TYPE
c[14] <= mux21[14].out.DB_MAX_OUTPUT_PORT_TYPE
c[15] <= mux21[15].out.DB_MAX_OUTPUT_PORT_TYPE
c[16] <= mux21[16].out.DB_MAX_OUTPUT_PORT_TYPE
c[17] <= mux21[17].out.DB_MAX_OUTPUT_PORT_TYPE
c[18] <= mux21[18].out.DB_MAX_OUTPUT_PORT_TYPE
c[19] <= mux21[19].out.DB_MAX_OUTPUT_PORT_TYPE
c[20] <= mux21[20].out.DB_MAX_OUTPUT_PORT_TYPE
c[21] <= mux21[21].out.DB_MAX_OUTPUT_PORT_TYPE
c[22] <= mux21[22].out.DB_MAX_OUTPUT_PORT_TYPE
c[23] <= mux21[23].out.DB_MAX_OUTPUT_PORT_TYPE
c[24] <= mux21[24].out.DB_MAX_OUTPUT_PORT_TYPE
c[25] <= mux21[25].out.DB_MAX_OUTPUT_PORT_TYPE
c[26] <= mux21[26].out.DB_MAX_OUTPUT_PORT_TYPE
c[27] <= mux21[27].out.DB_MAX_OUTPUT_PORT_TYPE
c[28] <= mux21[28].out.DB_MAX_OUTPUT_PORT_TYPE
c[29] <= mux21[29].out.DB_MAX_OUTPUT_PORT_TYPE
c[30] <= mux21[30].out.DB_MAX_OUTPUT_PORT_TYPE
c[31] <= mux21[31].out.DB_MAX_OUTPUT_PORT_TYPE
a[0] => mux21[0].a1.IN0
a[1] => mux21[1].a1.IN0
a[2] => mux21[2].a1.IN0
a[3] => mux21[3].a1.IN0
a[4] => mux21[4].a1.IN0
a[5] => mux21[5].a1.IN0
a[6] => mux21[6].a1.IN0
a[7] => mux21[7].a1.IN0
a[8] => mux21[8].a1.IN0
a[9] => mux21[9].a1.IN0
a[10] => mux21[10].a1.IN0
a[11] => mux21[11].a1.IN0
a[12] => mux21[12].a1.IN0
a[13] => mux21[13].a1.IN0
a[14] => mux21[14].a1.IN0
a[15] => mux21[15].a1.IN0
a[16] => mux21[16].a1.IN0
a[17] => mux21[17].a1.IN0
a[18] => mux21[18].a1.IN0
a[19] => mux21[19].a1.IN0
a[20] => mux21[20].a1.IN0
a[21] => mux21[21].a1.IN0
a[22] => mux21[22].a1.IN0
a[23] => mux21[23].a1.IN0
a[24] => mux21[24].a1.IN0
a[25] => mux21[25].a1.IN0
a[26] => mux21[26].a1.IN0
a[27] => mux21[27].a1.IN0
a[28] => mux21[28].a1.IN0
a[29] => mux21[29].a1.IN0
a[30] => mux21[30].a1.IN0
a[31] => mux21[31].a1.IN0
b[0] => mux21[0].a2.IN1
b[1] => mux21[1].a2.IN1
b[2] => mux21[2].a2.IN1
b[3] => mux21[3].a2.IN1
b[4] => mux21[4].a2.IN1
b[5] => mux21[5].a2.IN1
b[6] => mux21[6].a2.IN1
b[7] => mux21[7].a2.IN1
b[8] => mux21[8].a2.IN1
b[9] => mux21[9].a2.IN1
b[10] => mux21[10].a2.IN1
b[11] => mux21[11].a2.IN1
b[12] => mux21[12].a2.IN1
b[13] => mux21[13].a2.IN1
b[14] => mux21[14].a2.IN1
b[15] => mux21[15].a2.IN1
b[16] => mux21[16].a2.IN1
b[17] => mux21[17].a2.IN1
b[18] => mux21[18].a2.IN1
b[19] => mux21[19].a2.IN1
b[20] => mux21[20].a2.IN1
b[21] => mux21[21].a2.IN1
b[22] => mux21[22].a2.IN1
b[23] => mux21[23].a2.IN1
b[24] => mux21[24].a2.IN1
b[25] => mux21[25].a2.IN1
b[26] => mux21[26].a2.IN1
b[27] => mux21[27].a2.IN1
b[28] => mux21[28].a2.IN1
b[29] => mux21[29].a2.IN1
b[30] => mux21[30].a2.IN1
b[31] => mux21[31].a2.IN1
sel => n2.DATAIN
sel => mux21[0].a1.IN1
sel => mux21[1].a1.IN1
sel => mux21[2].a1.IN1
sel => mux21[3].a1.IN1
sel => mux21[4].a1.IN1
sel => mux21[5].a1.IN1
sel => mux21[6].a1.IN1
sel => mux21[7].a1.IN1
sel => mux21[8].a1.IN1
sel => mux21[9].a1.IN1
sel => mux21[10].a1.IN1
sel => mux21[11].a1.IN1
sel => mux21[12].a1.IN1
sel => mux21[13].a1.IN1
sel => mux21[14].a1.IN1
sel => mux21[15].a1.IN1
sel => mux21[16].a1.IN1
sel => mux21[17].a1.IN1
sel => mux21[18].a1.IN1
sel => mux21[19].a1.IN1
sel => mux21[20].a1.IN1
sel => mux21[21].a1.IN1
sel => mux21[22].a1.IN1
sel => mux21[23].a1.IN1
sel => mux21[24].a1.IN1
sel => mux21[25].a1.IN1
sel => mux21[26].a1.IN1
sel => mux21[27].a1.IN1
sel => mux21[28].a1.IN1
sel => mux21[29].a1.IN1
sel => mux21[30].a1.IN1
sel => mux21[31].a1.IN1


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|mux32_5:rmm1|mux2_1:mLevel0[12].level0
c[0] <= mux21[0].out.DB_MAX_OUTPUT_PORT_TYPE
c[1] <= mux21[1].out.DB_MAX_OUTPUT_PORT_TYPE
c[2] <= mux21[2].out.DB_MAX_OUTPUT_PORT_TYPE
c[3] <= mux21[3].out.DB_MAX_OUTPUT_PORT_TYPE
c[4] <= mux21[4].out.DB_MAX_OUTPUT_PORT_TYPE
c[5] <= mux21[5].out.DB_MAX_OUTPUT_PORT_TYPE
c[6] <= mux21[6].out.DB_MAX_OUTPUT_PORT_TYPE
c[7] <= mux21[7].out.DB_MAX_OUTPUT_PORT_TYPE
c[8] <= mux21[8].out.DB_MAX_OUTPUT_PORT_TYPE
c[9] <= mux21[9].out.DB_MAX_OUTPUT_PORT_TYPE
c[10] <= mux21[10].out.DB_MAX_OUTPUT_PORT_TYPE
c[11] <= mux21[11].out.DB_MAX_OUTPUT_PORT_TYPE
c[12] <= mux21[12].out.DB_MAX_OUTPUT_PORT_TYPE
c[13] <= mux21[13].out.DB_MAX_OUTPUT_PORT_TYPE
c[14] <= mux21[14].out.DB_MAX_OUTPUT_PORT_TYPE
c[15] <= mux21[15].out.DB_MAX_OUTPUT_PORT_TYPE
c[16] <= mux21[16].out.DB_MAX_OUTPUT_PORT_TYPE
c[17] <= mux21[17].out.DB_MAX_OUTPUT_PORT_TYPE
c[18] <= mux21[18].out.DB_MAX_OUTPUT_PORT_TYPE
c[19] <= mux21[19].out.DB_MAX_OUTPUT_PORT_TYPE
c[20] <= mux21[20].out.DB_MAX_OUTPUT_PORT_TYPE
c[21] <= mux21[21].out.DB_MAX_OUTPUT_PORT_TYPE
c[22] <= mux21[22].out.DB_MAX_OUTPUT_PORT_TYPE
c[23] <= mux21[23].out.DB_MAX_OUTPUT_PORT_TYPE
c[24] <= mux21[24].out.DB_MAX_OUTPUT_PORT_TYPE
c[25] <= mux21[25].out.DB_MAX_OUTPUT_PORT_TYPE
c[26] <= mux21[26].out.DB_MAX_OUTPUT_PORT_TYPE
c[27] <= mux21[27].out.DB_MAX_OUTPUT_PORT_TYPE
c[28] <= mux21[28].out.DB_MAX_OUTPUT_PORT_TYPE
c[29] <= mux21[29].out.DB_MAX_OUTPUT_PORT_TYPE
c[30] <= mux21[30].out.DB_MAX_OUTPUT_PORT_TYPE
c[31] <= mux21[31].out.DB_MAX_OUTPUT_PORT_TYPE
a[0] => mux21[0].a1.IN0
a[1] => mux21[1].a1.IN0
a[2] => mux21[2].a1.IN0
a[3] => mux21[3].a1.IN0
a[4] => mux21[4].a1.IN0
a[5] => mux21[5].a1.IN0
a[6] => mux21[6].a1.IN0
a[7] => mux21[7].a1.IN0
a[8] => mux21[8].a1.IN0
a[9] => mux21[9].a1.IN0
a[10] => mux21[10].a1.IN0
a[11] => mux21[11].a1.IN0
a[12] => mux21[12].a1.IN0
a[13] => mux21[13].a1.IN0
a[14] => mux21[14].a1.IN0
a[15] => mux21[15].a1.IN0
a[16] => mux21[16].a1.IN0
a[17] => mux21[17].a1.IN0
a[18] => mux21[18].a1.IN0
a[19] => mux21[19].a1.IN0
a[20] => mux21[20].a1.IN0
a[21] => mux21[21].a1.IN0
a[22] => mux21[22].a1.IN0
a[23] => mux21[23].a1.IN0
a[24] => mux21[24].a1.IN0
a[25] => mux21[25].a1.IN0
a[26] => mux21[26].a1.IN0
a[27] => mux21[27].a1.IN0
a[28] => mux21[28].a1.IN0
a[29] => mux21[29].a1.IN0
a[30] => mux21[30].a1.IN0
a[31] => mux21[31].a1.IN0
b[0] => mux21[0].a2.IN1
b[1] => mux21[1].a2.IN1
b[2] => mux21[2].a2.IN1
b[3] => mux21[3].a2.IN1
b[4] => mux21[4].a2.IN1
b[5] => mux21[5].a2.IN1
b[6] => mux21[6].a2.IN1
b[7] => mux21[7].a2.IN1
b[8] => mux21[8].a2.IN1
b[9] => mux21[9].a2.IN1
b[10] => mux21[10].a2.IN1
b[11] => mux21[11].a2.IN1
b[12] => mux21[12].a2.IN1
b[13] => mux21[13].a2.IN1
b[14] => mux21[14].a2.IN1
b[15] => mux21[15].a2.IN1
b[16] => mux21[16].a2.IN1
b[17] => mux21[17].a2.IN1
b[18] => mux21[18].a2.IN1
b[19] => mux21[19].a2.IN1
b[20] => mux21[20].a2.IN1
b[21] => mux21[21].a2.IN1
b[22] => mux21[22].a2.IN1
b[23] => mux21[23].a2.IN1
b[24] => mux21[24].a2.IN1
b[25] => mux21[25].a2.IN1
b[26] => mux21[26].a2.IN1
b[27] => mux21[27].a2.IN1
b[28] => mux21[28].a2.IN1
b[29] => mux21[29].a2.IN1
b[30] => mux21[30].a2.IN1
b[31] => mux21[31].a2.IN1
sel => n2.DATAIN
sel => mux21[0].a1.IN1
sel => mux21[1].a1.IN1
sel => mux21[2].a1.IN1
sel => mux21[3].a1.IN1
sel => mux21[4].a1.IN1
sel => mux21[5].a1.IN1
sel => mux21[6].a1.IN1
sel => mux21[7].a1.IN1
sel => mux21[8].a1.IN1
sel => mux21[9].a1.IN1
sel => mux21[10].a1.IN1
sel => mux21[11].a1.IN1
sel => mux21[12].a1.IN1
sel => mux21[13].a1.IN1
sel => mux21[14].a1.IN1
sel => mux21[15].a1.IN1
sel => mux21[16].a1.IN1
sel => mux21[17].a1.IN1
sel => mux21[18].a1.IN1
sel => mux21[19].a1.IN1
sel => mux21[20].a1.IN1
sel => mux21[21].a1.IN1
sel => mux21[22].a1.IN1
sel => mux21[23].a1.IN1
sel => mux21[24].a1.IN1
sel => mux21[25].a1.IN1
sel => mux21[26].a1.IN1
sel => mux21[27].a1.IN1
sel => mux21[28].a1.IN1
sel => mux21[29].a1.IN1
sel => mux21[30].a1.IN1
sel => mux21[31].a1.IN1


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|mux32_5:rmm1|mux2_1:mLevel0[13].level0
c[0] <= mux21[0].out.DB_MAX_OUTPUT_PORT_TYPE
c[1] <= mux21[1].out.DB_MAX_OUTPUT_PORT_TYPE
c[2] <= mux21[2].out.DB_MAX_OUTPUT_PORT_TYPE
c[3] <= mux21[3].out.DB_MAX_OUTPUT_PORT_TYPE
c[4] <= mux21[4].out.DB_MAX_OUTPUT_PORT_TYPE
c[5] <= mux21[5].out.DB_MAX_OUTPUT_PORT_TYPE
c[6] <= mux21[6].out.DB_MAX_OUTPUT_PORT_TYPE
c[7] <= mux21[7].out.DB_MAX_OUTPUT_PORT_TYPE
c[8] <= mux21[8].out.DB_MAX_OUTPUT_PORT_TYPE
c[9] <= mux21[9].out.DB_MAX_OUTPUT_PORT_TYPE
c[10] <= mux21[10].out.DB_MAX_OUTPUT_PORT_TYPE
c[11] <= mux21[11].out.DB_MAX_OUTPUT_PORT_TYPE
c[12] <= mux21[12].out.DB_MAX_OUTPUT_PORT_TYPE
c[13] <= mux21[13].out.DB_MAX_OUTPUT_PORT_TYPE
c[14] <= mux21[14].out.DB_MAX_OUTPUT_PORT_TYPE
c[15] <= mux21[15].out.DB_MAX_OUTPUT_PORT_TYPE
c[16] <= mux21[16].out.DB_MAX_OUTPUT_PORT_TYPE
c[17] <= mux21[17].out.DB_MAX_OUTPUT_PORT_TYPE
c[18] <= mux21[18].out.DB_MAX_OUTPUT_PORT_TYPE
c[19] <= mux21[19].out.DB_MAX_OUTPUT_PORT_TYPE
c[20] <= mux21[20].out.DB_MAX_OUTPUT_PORT_TYPE
c[21] <= mux21[21].out.DB_MAX_OUTPUT_PORT_TYPE
c[22] <= mux21[22].out.DB_MAX_OUTPUT_PORT_TYPE
c[23] <= mux21[23].out.DB_MAX_OUTPUT_PORT_TYPE
c[24] <= mux21[24].out.DB_MAX_OUTPUT_PORT_TYPE
c[25] <= mux21[25].out.DB_MAX_OUTPUT_PORT_TYPE
c[26] <= mux21[26].out.DB_MAX_OUTPUT_PORT_TYPE
c[27] <= mux21[27].out.DB_MAX_OUTPUT_PORT_TYPE
c[28] <= mux21[28].out.DB_MAX_OUTPUT_PORT_TYPE
c[29] <= mux21[29].out.DB_MAX_OUTPUT_PORT_TYPE
c[30] <= mux21[30].out.DB_MAX_OUTPUT_PORT_TYPE
c[31] <= mux21[31].out.DB_MAX_OUTPUT_PORT_TYPE
a[0] => mux21[0].a1.IN0
a[1] => mux21[1].a1.IN0
a[2] => mux21[2].a1.IN0
a[3] => mux21[3].a1.IN0
a[4] => mux21[4].a1.IN0
a[5] => mux21[5].a1.IN0
a[6] => mux21[6].a1.IN0
a[7] => mux21[7].a1.IN0
a[8] => mux21[8].a1.IN0
a[9] => mux21[9].a1.IN0
a[10] => mux21[10].a1.IN0
a[11] => mux21[11].a1.IN0
a[12] => mux21[12].a1.IN0
a[13] => mux21[13].a1.IN0
a[14] => mux21[14].a1.IN0
a[15] => mux21[15].a1.IN0
a[16] => mux21[16].a1.IN0
a[17] => mux21[17].a1.IN0
a[18] => mux21[18].a1.IN0
a[19] => mux21[19].a1.IN0
a[20] => mux21[20].a1.IN0
a[21] => mux21[21].a1.IN0
a[22] => mux21[22].a1.IN0
a[23] => mux21[23].a1.IN0
a[24] => mux21[24].a1.IN0
a[25] => mux21[25].a1.IN0
a[26] => mux21[26].a1.IN0
a[27] => mux21[27].a1.IN0
a[28] => mux21[28].a1.IN0
a[29] => mux21[29].a1.IN0
a[30] => mux21[30].a1.IN0
a[31] => mux21[31].a1.IN0
b[0] => mux21[0].a2.IN1
b[1] => mux21[1].a2.IN1
b[2] => mux21[2].a2.IN1
b[3] => mux21[3].a2.IN1
b[4] => mux21[4].a2.IN1
b[5] => mux21[5].a2.IN1
b[6] => mux21[6].a2.IN1
b[7] => mux21[7].a2.IN1
b[8] => mux21[8].a2.IN1
b[9] => mux21[9].a2.IN1
b[10] => mux21[10].a2.IN1
b[11] => mux21[11].a2.IN1
b[12] => mux21[12].a2.IN1
b[13] => mux21[13].a2.IN1
b[14] => mux21[14].a2.IN1
b[15] => mux21[15].a2.IN1
b[16] => mux21[16].a2.IN1
b[17] => mux21[17].a2.IN1
b[18] => mux21[18].a2.IN1
b[19] => mux21[19].a2.IN1
b[20] => mux21[20].a2.IN1
b[21] => mux21[21].a2.IN1
b[22] => mux21[22].a2.IN1
b[23] => mux21[23].a2.IN1
b[24] => mux21[24].a2.IN1
b[25] => mux21[25].a2.IN1
b[26] => mux21[26].a2.IN1
b[27] => mux21[27].a2.IN1
b[28] => mux21[28].a2.IN1
b[29] => mux21[29].a2.IN1
b[30] => mux21[30].a2.IN1
b[31] => mux21[31].a2.IN1
sel => n2.DATAIN
sel => mux21[0].a1.IN1
sel => mux21[1].a1.IN1
sel => mux21[2].a1.IN1
sel => mux21[3].a1.IN1
sel => mux21[4].a1.IN1
sel => mux21[5].a1.IN1
sel => mux21[6].a1.IN1
sel => mux21[7].a1.IN1
sel => mux21[8].a1.IN1
sel => mux21[9].a1.IN1
sel => mux21[10].a1.IN1
sel => mux21[11].a1.IN1
sel => mux21[12].a1.IN1
sel => mux21[13].a1.IN1
sel => mux21[14].a1.IN1
sel => mux21[15].a1.IN1
sel => mux21[16].a1.IN1
sel => mux21[17].a1.IN1
sel => mux21[18].a1.IN1
sel => mux21[19].a1.IN1
sel => mux21[20].a1.IN1
sel => mux21[21].a1.IN1
sel => mux21[22].a1.IN1
sel => mux21[23].a1.IN1
sel => mux21[24].a1.IN1
sel => mux21[25].a1.IN1
sel => mux21[26].a1.IN1
sel => mux21[27].a1.IN1
sel => mux21[28].a1.IN1
sel => mux21[29].a1.IN1
sel => mux21[30].a1.IN1
sel => mux21[31].a1.IN1


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|mux32_5:rmm1|mux2_1:mLevel0[14].level0
c[0] <= mux21[0].out.DB_MAX_OUTPUT_PORT_TYPE
c[1] <= mux21[1].out.DB_MAX_OUTPUT_PORT_TYPE
c[2] <= mux21[2].out.DB_MAX_OUTPUT_PORT_TYPE
c[3] <= mux21[3].out.DB_MAX_OUTPUT_PORT_TYPE
c[4] <= mux21[4].out.DB_MAX_OUTPUT_PORT_TYPE
c[5] <= mux21[5].out.DB_MAX_OUTPUT_PORT_TYPE
c[6] <= mux21[6].out.DB_MAX_OUTPUT_PORT_TYPE
c[7] <= mux21[7].out.DB_MAX_OUTPUT_PORT_TYPE
c[8] <= mux21[8].out.DB_MAX_OUTPUT_PORT_TYPE
c[9] <= mux21[9].out.DB_MAX_OUTPUT_PORT_TYPE
c[10] <= mux21[10].out.DB_MAX_OUTPUT_PORT_TYPE
c[11] <= mux21[11].out.DB_MAX_OUTPUT_PORT_TYPE
c[12] <= mux21[12].out.DB_MAX_OUTPUT_PORT_TYPE
c[13] <= mux21[13].out.DB_MAX_OUTPUT_PORT_TYPE
c[14] <= mux21[14].out.DB_MAX_OUTPUT_PORT_TYPE
c[15] <= mux21[15].out.DB_MAX_OUTPUT_PORT_TYPE
c[16] <= mux21[16].out.DB_MAX_OUTPUT_PORT_TYPE
c[17] <= mux21[17].out.DB_MAX_OUTPUT_PORT_TYPE
c[18] <= mux21[18].out.DB_MAX_OUTPUT_PORT_TYPE
c[19] <= mux21[19].out.DB_MAX_OUTPUT_PORT_TYPE
c[20] <= mux21[20].out.DB_MAX_OUTPUT_PORT_TYPE
c[21] <= mux21[21].out.DB_MAX_OUTPUT_PORT_TYPE
c[22] <= mux21[22].out.DB_MAX_OUTPUT_PORT_TYPE
c[23] <= mux21[23].out.DB_MAX_OUTPUT_PORT_TYPE
c[24] <= mux21[24].out.DB_MAX_OUTPUT_PORT_TYPE
c[25] <= mux21[25].out.DB_MAX_OUTPUT_PORT_TYPE
c[26] <= mux21[26].out.DB_MAX_OUTPUT_PORT_TYPE
c[27] <= mux21[27].out.DB_MAX_OUTPUT_PORT_TYPE
c[28] <= mux21[28].out.DB_MAX_OUTPUT_PORT_TYPE
c[29] <= mux21[29].out.DB_MAX_OUTPUT_PORT_TYPE
c[30] <= mux21[30].out.DB_MAX_OUTPUT_PORT_TYPE
c[31] <= mux21[31].out.DB_MAX_OUTPUT_PORT_TYPE
a[0] => mux21[0].a1.IN0
a[1] => mux21[1].a1.IN0
a[2] => mux21[2].a1.IN0
a[3] => mux21[3].a1.IN0
a[4] => mux21[4].a1.IN0
a[5] => mux21[5].a1.IN0
a[6] => mux21[6].a1.IN0
a[7] => mux21[7].a1.IN0
a[8] => mux21[8].a1.IN0
a[9] => mux21[9].a1.IN0
a[10] => mux21[10].a1.IN0
a[11] => mux21[11].a1.IN0
a[12] => mux21[12].a1.IN0
a[13] => mux21[13].a1.IN0
a[14] => mux21[14].a1.IN0
a[15] => mux21[15].a1.IN0
a[16] => mux21[16].a1.IN0
a[17] => mux21[17].a1.IN0
a[18] => mux21[18].a1.IN0
a[19] => mux21[19].a1.IN0
a[20] => mux21[20].a1.IN0
a[21] => mux21[21].a1.IN0
a[22] => mux21[22].a1.IN0
a[23] => mux21[23].a1.IN0
a[24] => mux21[24].a1.IN0
a[25] => mux21[25].a1.IN0
a[26] => mux21[26].a1.IN0
a[27] => mux21[27].a1.IN0
a[28] => mux21[28].a1.IN0
a[29] => mux21[29].a1.IN0
a[30] => mux21[30].a1.IN0
a[31] => mux21[31].a1.IN0
b[0] => mux21[0].a2.IN1
b[1] => mux21[1].a2.IN1
b[2] => mux21[2].a2.IN1
b[3] => mux21[3].a2.IN1
b[4] => mux21[4].a2.IN1
b[5] => mux21[5].a2.IN1
b[6] => mux21[6].a2.IN1
b[7] => mux21[7].a2.IN1
b[8] => mux21[8].a2.IN1
b[9] => mux21[9].a2.IN1
b[10] => mux21[10].a2.IN1
b[11] => mux21[11].a2.IN1
b[12] => mux21[12].a2.IN1
b[13] => mux21[13].a2.IN1
b[14] => mux21[14].a2.IN1
b[15] => mux21[15].a2.IN1
b[16] => mux21[16].a2.IN1
b[17] => mux21[17].a2.IN1
b[18] => mux21[18].a2.IN1
b[19] => mux21[19].a2.IN1
b[20] => mux21[20].a2.IN1
b[21] => mux21[21].a2.IN1
b[22] => mux21[22].a2.IN1
b[23] => mux21[23].a2.IN1
b[24] => mux21[24].a2.IN1
b[25] => mux21[25].a2.IN1
b[26] => mux21[26].a2.IN1
b[27] => mux21[27].a2.IN1
b[28] => mux21[28].a2.IN1
b[29] => mux21[29].a2.IN1
b[30] => mux21[30].a2.IN1
b[31] => mux21[31].a2.IN1
sel => n2.DATAIN
sel => mux21[0].a1.IN1
sel => mux21[1].a1.IN1
sel => mux21[2].a1.IN1
sel => mux21[3].a1.IN1
sel => mux21[4].a1.IN1
sel => mux21[5].a1.IN1
sel => mux21[6].a1.IN1
sel => mux21[7].a1.IN1
sel => mux21[8].a1.IN1
sel => mux21[9].a1.IN1
sel => mux21[10].a1.IN1
sel => mux21[11].a1.IN1
sel => mux21[12].a1.IN1
sel => mux21[13].a1.IN1
sel => mux21[14].a1.IN1
sel => mux21[15].a1.IN1
sel => mux21[16].a1.IN1
sel => mux21[17].a1.IN1
sel => mux21[18].a1.IN1
sel => mux21[19].a1.IN1
sel => mux21[20].a1.IN1
sel => mux21[21].a1.IN1
sel => mux21[22].a1.IN1
sel => mux21[23].a1.IN1
sel => mux21[24].a1.IN1
sel => mux21[25].a1.IN1
sel => mux21[26].a1.IN1
sel => mux21[27].a1.IN1
sel => mux21[28].a1.IN1
sel => mux21[29].a1.IN1
sel => mux21[30].a1.IN1
sel => mux21[31].a1.IN1


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|mux32_5:rmm1|mux2_1:mLevel0[15].level0
c[0] <= mux21[0].out.DB_MAX_OUTPUT_PORT_TYPE
c[1] <= mux21[1].out.DB_MAX_OUTPUT_PORT_TYPE
c[2] <= mux21[2].out.DB_MAX_OUTPUT_PORT_TYPE
c[3] <= mux21[3].out.DB_MAX_OUTPUT_PORT_TYPE
c[4] <= mux21[4].out.DB_MAX_OUTPUT_PORT_TYPE
c[5] <= mux21[5].out.DB_MAX_OUTPUT_PORT_TYPE
c[6] <= mux21[6].out.DB_MAX_OUTPUT_PORT_TYPE
c[7] <= mux21[7].out.DB_MAX_OUTPUT_PORT_TYPE
c[8] <= mux21[8].out.DB_MAX_OUTPUT_PORT_TYPE
c[9] <= mux21[9].out.DB_MAX_OUTPUT_PORT_TYPE
c[10] <= mux21[10].out.DB_MAX_OUTPUT_PORT_TYPE
c[11] <= mux21[11].out.DB_MAX_OUTPUT_PORT_TYPE
c[12] <= mux21[12].out.DB_MAX_OUTPUT_PORT_TYPE
c[13] <= mux21[13].out.DB_MAX_OUTPUT_PORT_TYPE
c[14] <= mux21[14].out.DB_MAX_OUTPUT_PORT_TYPE
c[15] <= mux21[15].out.DB_MAX_OUTPUT_PORT_TYPE
c[16] <= mux21[16].out.DB_MAX_OUTPUT_PORT_TYPE
c[17] <= mux21[17].out.DB_MAX_OUTPUT_PORT_TYPE
c[18] <= mux21[18].out.DB_MAX_OUTPUT_PORT_TYPE
c[19] <= mux21[19].out.DB_MAX_OUTPUT_PORT_TYPE
c[20] <= mux21[20].out.DB_MAX_OUTPUT_PORT_TYPE
c[21] <= mux21[21].out.DB_MAX_OUTPUT_PORT_TYPE
c[22] <= mux21[22].out.DB_MAX_OUTPUT_PORT_TYPE
c[23] <= mux21[23].out.DB_MAX_OUTPUT_PORT_TYPE
c[24] <= mux21[24].out.DB_MAX_OUTPUT_PORT_TYPE
c[25] <= mux21[25].out.DB_MAX_OUTPUT_PORT_TYPE
c[26] <= mux21[26].out.DB_MAX_OUTPUT_PORT_TYPE
c[27] <= mux21[27].out.DB_MAX_OUTPUT_PORT_TYPE
c[28] <= mux21[28].out.DB_MAX_OUTPUT_PORT_TYPE
c[29] <= mux21[29].out.DB_MAX_OUTPUT_PORT_TYPE
c[30] <= mux21[30].out.DB_MAX_OUTPUT_PORT_TYPE
c[31] <= mux21[31].out.DB_MAX_OUTPUT_PORT_TYPE
a[0] => mux21[0].a1.IN0
a[1] => mux21[1].a1.IN0
a[2] => mux21[2].a1.IN0
a[3] => mux21[3].a1.IN0
a[4] => mux21[4].a1.IN0
a[5] => mux21[5].a1.IN0
a[6] => mux21[6].a1.IN0
a[7] => mux21[7].a1.IN0
a[8] => mux21[8].a1.IN0
a[9] => mux21[9].a1.IN0
a[10] => mux21[10].a1.IN0
a[11] => mux21[11].a1.IN0
a[12] => mux21[12].a1.IN0
a[13] => mux21[13].a1.IN0
a[14] => mux21[14].a1.IN0
a[15] => mux21[15].a1.IN0
a[16] => mux21[16].a1.IN0
a[17] => mux21[17].a1.IN0
a[18] => mux21[18].a1.IN0
a[19] => mux21[19].a1.IN0
a[20] => mux21[20].a1.IN0
a[21] => mux21[21].a1.IN0
a[22] => mux21[22].a1.IN0
a[23] => mux21[23].a1.IN0
a[24] => mux21[24].a1.IN0
a[25] => mux21[25].a1.IN0
a[26] => mux21[26].a1.IN0
a[27] => mux21[27].a1.IN0
a[28] => mux21[28].a1.IN0
a[29] => mux21[29].a1.IN0
a[30] => mux21[30].a1.IN0
a[31] => mux21[31].a1.IN0
b[0] => mux21[0].a2.IN1
b[1] => mux21[1].a2.IN1
b[2] => mux21[2].a2.IN1
b[3] => mux21[3].a2.IN1
b[4] => mux21[4].a2.IN1
b[5] => mux21[5].a2.IN1
b[6] => mux21[6].a2.IN1
b[7] => mux21[7].a2.IN1
b[8] => mux21[8].a2.IN1
b[9] => mux21[9].a2.IN1
b[10] => mux21[10].a2.IN1
b[11] => mux21[11].a2.IN1
b[12] => mux21[12].a2.IN1
b[13] => mux21[13].a2.IN1
b[14] => mux21[14].a2.IN1
b[15] => mux21[15].a2.IN1
b[16] => mux21[16].a2.IN1
b[17] => mux21[17].a2.IN1
b[18] => mux21[18].a2.IN1
b[19] => mux21[19].a2.IN1
b[20] => mux21[20].a2.IN1
b[21] => mux21[21].a2.IN1
b[22] => mux21[22].a2.IN1
b[23] => mux21[23].a2.IN1
b[24] => mux21[24].a2.IN1
b[25] => mux21[25].a2.IN1
b[26] => mux21[26].a2.IN1
b[27] => mux21[27].a2.IN1
b[28] => mux21[28].a2.IN1
b[29] => mux21[29].a2.IN1
b[30] => mux21[30].a2.IN1
b[31] => mux21[31].a2.IN1
sel => n2.DATAIN
sel => mux21[0].a1.IN1
sel => mux21[1].a1.IN1
sel => mux21[2].a1.IN1
sel => mux21[3].a1.IN1
sel => mux21[4].a1.IN1
sel => mux21[5].a1.IN1
sel => mux21[6].a1.IN1
sel => mux21[7].a1.IN1
sel => mux21[8].a1.IN1
sel => mux21[9].a1.IN1
sel => mux21[10].a1.IN1
sel => mux21[11].a1.IN1
sel => mux21[12].a1.IN1
sel => mux21[13].a1.IN1
sel => mux21[14].a1.IN1
sel => mux21[15].a1.IN1
sel => mux21[16].a1.IN1
sel => mux21[17].a1.IN1
sel => mux21[18].a1.IN1
sel => mux21[19].a1.IN1
sel => mux21[20].a1.IN1
sel => mux21[21].a1.IN1
sel => mux21[22].a1.IN1
sel => mux21[23].a1.IN1
sel => mux21[24].a1.IN1
sel => mux21[25].a1.IN1
sel => mux21[26].a1.IN1
sel => mux21[27].a1.IN1
sel => mux21[28].a1.IN1
sel => mux21[29].a1.IN1
sel => mux21[30].a1.IN1
sel => mux21[31].a1.IN1


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|mux32_5:rmm1|mux2_1:mLevel1[0].level1
c[0] <= mux21[0].out.DB_MAX_OUTPUT_PORT_TYPE
c[1] <= mux21[1].out.DB_MAX_OUTPUT_PORT_TYPE
c[2] <= mux21[2].out.DB_MAX_OUTPUT_PORT_TYPE
c[3] <= mux21[3].out.DB_MAX_OUTPUT_PORT_TYPE
c[4] <= mux21[4].out.DB_MAX_OUTPUT_PORT_TYPE
c[5] <= mux21[5].out.DB_MAX_OUTPUT_PORT_TYPE
c[6] <= mux21[6].out.DB_MAX_OUTPUT_PORT_TYPE
c[7] <= mux21[7].out.DB_MAX_OUTPUT_PORT_TYPE
c[8] <= mux21[8].out.DB_MAX_OUTPUT_PORT_TYPE
c[9] <= mux21[9].out.DB_MAX_OUTPUT_PORT_TYPE
c[10] <= mux21[10].out.DB_MAX_OUTPUT_PORT_TYPE
c[11] <= mux21[11].out.DB_MAX_OUTPUT_PORT_TYPE
c[12] <= mux21[12].out.DB_MAX_OUTPUT_PORT_TYPE
c[13] <= mux21[13].out.DB_MAX_OUTPUT_PORT_TYPE
c[14] <= mux21[14].out.DB_MAX_OUTPUT_PORT_TYPE
c[15] <= mux21[15].out.DB_MAX_OUTPUT_PORT_TYPE
c[16] <= mux21[16].out.DB_MAX_OUTPUT_PORT_TYPE
c[17] <= mux21[17].out.DB_MAX_OUTPUT_PORT_TYPE
c[18] <= mux21[18].out.DB_MAX_OUTPUT_PORT_TYPE
c[19] <= mux21[19].out.DB_MAX_OUTPUT_PORT_TYPE
c[20] <= mux21[20].out.DB_MAX_OUTPUT_PORT_TYPE
c[21] <= mux21[21].out.DB_MAX_OUTPUT_PORT_TYPE
c[22] <= mux21[22].out.DB_MAX_OUTPUT_PORT_TYPE
c[23] <= mux21[23].out.DB_MAX_OUTPUT_PORT_TYPE
c[24] <= mux21[24].out.DB_MAX_OUTPUT_PORT_TYPE
c[25] <= mux21[25].out.DB_MAX_OUTPUT_PORT_TYPE
c[26] <= mux21[26].out.DB_MAX_OUTPUT_PORT_TYPE
c[27] <= mux21[27].out.DB_MAX_OUTPUT_PORT_TYPE
c[28] <= mux21[28].out.DB_MAX_OUTPUT_PORT_TYPE
c[29] <= mux21[29].out.DB_MAX_OUTPUT_PORT_TYPE
c[30] <= mux21[30].out.DB_MAX_OUTPUT_PORT_TYPE
c[31] <= mux21[31].out.DB_MAX_OUTPUT_PORT_TYPE
a[0] => mux21[0].a1.IN0
a[1] => mux21[1].a1.IN0
a[2] => mux21[2].a1.IN0
a[3] => mux21[3].a1.IN0
a[4] => mux21[4].a1.IN0
a[5] => mux21[5].a1.IN0
a[6] => mux21[6].a1.IN0
a[7] => mux21[7].a1.IN0
a[8] => mux21[8].a1.IN0
a[9] => mux21[9].a1.IN0
a[10] => mux21[10].a1.IN0
a[11] => mux21[11].a1.IN0
a[12] => mux21[12].a1.IN0
a[13] => mux21[13].a1.IN0
a[14] => mux21[14].a1.IN0
a[15] => mux21[15].a1.IN0
a[16] => mux21[16].a1.IN0
a[17] => mux21[17].a1.IN0
a[18] => mux21[18].a1.IN0
a[19] => mux21[19].a1.IN0
a[20] => mux21[20].a1.IN0
a[21] => mux21[21].a1.IN0
a[22] => mux21[22].a1.IN0
a[23] => mux21[23].a1.IN0
a[24] => mux21[24].a1.IN0
a[25] => mux21[25].a1.IN0
a[26] => mux21[26].a1.IN0
a[27] => mux21[27].a1.IN0
a[28] => mux21[28].a1.IN0
a[29] => mux21[29].a1.IN0
a[30] => mux21[30].a1.IN0
a[31] => mux21[31].a1.IN0
b[0] => mux21[0].a2.IN1
b[1] => mux21[1].a2.IN1
b[2] => mux21[2].a2.IN1
b[3] => mux21[3].a2.IN1
b[4] => mux21[4].a2.IN1
b[5] => mux21[5].a2.IN1
b[6] => mux21[6].a2.IN1
b[7] => mux21[7].a2.IN1
b[8] => mux21[8].a2.IN1
b[9] => mux21[9].a2.IN1
b[10] => mux21[10].a2.IN1
b[11] => mux21[11].a2.IN1
b[12] => mux21[12].a2.IN1
b[13] => mux21[13].a2.IN1
b[14] => mux21[14].a2.IN1
b[15] => mux21[15].a2.IN1
b[16] => mux21[16].a2.IN1
b[17] => mux21[17].a2.IN1
b[18] => mux21[18].a2.IN1
b[19] => mux21[19].a2.IN1
b[20] => mux21[20].a2.IN1
b[21] => mux21[21].a2.IN1
b[22] => mux21[22].a2.IN1
b[23] => mux21[23].a2.IN1
b[24] => mux21[24].a2.IN1
b[25] => mux21[25].a2.IN1
b[26] => mux21[26].a2.IN1
b[27] => mux21[27].a2.IN1
b[28] => mux21[28].a2.IN1
b[29] => mux21[29].a2.IN1
b[30] => mux21[30].a2.IN1
b[31] => mux21[31].a2.IN1
sel => n2.DATAIN
sel => mux21[0].a1.IN1
sel => mux21[1].a1.IN1
sel => mux21[2].a1.IN1
sel => mux21[3].a1.IN1
sel => mux21[4].a1.IN1
sel => mux21[5].a1.IN1
sel => mux21[6].a1.IN1
sel => mux21[7].a1.IN1
sel => mux21[8].a1.IN1
sel => mux21[9].a1.IN1
sel => mux21[10].a1.IN1
sel => mux21[11].a1.IN1
sel => mux21[12].a1.IN1
sel => mux21[13].a1.IN1
sel => mux21[14].a1.IN1
sel => mux21[15].a1.IN1
sel => mux21[16].a1.IN1
sel => mux21[17].a1.IN1
sel => mux21[18].a1.IN1
sel => mux21[19].a1.IN1
sel => mux21[20].a1.IN1
sel => mux21[21].a1.IN1
sel => mux21[22].a1.IN1
sel => mux21[23].a1.IN1
sel => mux21[24].a1.IN1
sel => mux21[25].a1.IN1
sel => mux21[26].a1.IN1
sel => mux21[27].a1.IN1
sel => mux21[28].a1.IN1
sel => mux21[29].a1.IN1
sel => mux21[30].a1.IN1
sel => mux21[31].a1.IN1


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|mux32_5:rmm1|mux2_1:mLevel1[1].level1
c[0] <= mux21[0].out.DB_MAX_OUTPUT_PORT_TYPE
c[1] <= mux21[1].out.DB_MAX_OUTPUT_PORT_TYPE
c[2] <= mux21[2].out.DB_MAX_OUTPUT_PORT_TYPE
c[3] <= mux21[3].out.DB_MAX_OUTPUT_PORT_TYPE
c[4] <= mux21[4].out.DB_MAX_OUTPUT_PORT_TYPE
c[5] <= mux21[5].out.DB_MAX_OUTPUT_PORT_TYPE
c[6] <= mux21[6].out.DB_MAX_OUTPUT_PORT_TYPE
c[7] <= mux21[7].out.DB_MAX_OUTPUT_PORT_TYPE
c[8] <= mux21[8].out.DB_MAX_OUTPUT_PORT_TYPE
c[9] <= mux21[9].out.DB_MAX_OUTPUT_PORT_TYPE
c[10] <= mux21[10].out.DB_MAX_OUTPUT_PORT_TYPE
c[11] <= mux21[11].out.DB_MAX_OUTPUT_PORT_TYPE
c[12] <= mux21[12].out.DB_MAX_OUTPUT_PORT_TYPE
c[13] <= mux21[13].out.DB_MAX_OUTPUT_PORT_TYPE
c[14] <= mux21[14].out.DB_MAX_OUTPUT_PORT_TYPE
c[15] <= mux21[15].out.DB_MAX_OUTPUT_PORT_TYPE
c[16] <= mux21[16].out.DB_MAX_OUTPUT_PORT_TYPE
c[17] <= mux21[17].out.DB_MAX_OUTPUT_PORT_TYPE
c[18] <= mux21[18].out.DB_MAX_OUTPUT_PORT_TYPE
c[19] <= mux21[19].out.DB_MAX_OUTPUT_PORT_TYPE
c[20] <= mux21[20].out.DB_MAX_OUTPUT_PORT_TYPE
c[21] <= mux21[21].out.DB_MAX_OUTPUT_PORT_TYPE
c[22] <= mux21[22].out.DB_MAX_OUTPUT_PORT_TYPE
c[23] <= mux21[23].out.DB_MAX_OUTPUT_PORT_TYPE
c[24] <= mux21[24].out.DB_MAX_OUTPUT_PORT_TYPE
c[25] <= mux21[25].out.DB_MAX_OUTPUT_PORT_TYPE
c[26] <= mux21[26].out.DB_MAX_OUTPUT_PORT_TYPE
c[27] <= mux21[27].out.DB_MAX_OUTPUT_PORT_TYPE
c[28] <= mux21[28].out.DB_MAX_OUTPUT_PORT_TYPE
c[29] <= mux21[29].out.DB_MAX_OUTPUT_PORT_TYPE
c[30] <= mux21[30].out.DB_MAX_OUTPUT_PORT_TYPE
c[31] <= mux21[31].out.DB_MAX_OUTPUT_PORT_TYPE
a[0] => mux21[0].a1.IN0
a[1] => mux21[1].a1.IN0
a[2] => mux21[2].a1.IN0
a[3] => mux21[3].a1.IN0
a[4] => mux21[4].a1.IN0
a[5] => mux21[5].a1.IN0
a[6] => mux21[6].a1.IN0
a[7] => mux21[7].a1.IN0
a[8] => mux21[8].a1.IN0
a[9] => mux21[9].a1.IN0
a[10] => mux21[10].a1.IN0
a[11] => mux21[11].a1.IN0
a[12] => mux21[12].a1.IN0
a[13] => mux21[13].a1.IN0
a[14] => mux21[14].a1.IN0
a[15] => mux21[15].a1.IN0
a[16] => mux21[16].a1.IN0
a[17] => mux21[17].a1.IN0
a[18] => mux21[18].a1.IN0
a[19] => mux21[19].a1.IN0
a[20] => mux21[20].a1.IN0
a[21] => mux21[21].a1.IN0
a[22] => mux21[22].a1.IN0
a[23] => mux21[23].a1.IN0
a[24] => mux21[24].a1.IN0
a[25] => mux21[25].a1.IN0
a[26] => mux21[26].a1.IN0
a[27] => mux21[27].a1.IN0
a[28] => mux21[28].a1.IN0
a[29] => mux21[29].a1.IN0
a[30] => mux21[30].a1.IN0
a[31] => mux21[31].a1.IN0
b[0] => mux21[0].a2.IN1
b[1] => mux21[1].a2.IN1
b[2] => mux21[2].a2.IN1
b[3] => mux21[3].a2.IN1
b[4] => mux21[4].a2.IN1
b[5] => mux21[5].a2.IN1
b[6] => mux21[6].a2.IN1
b[7] => mux21[7].a2.IN1
b[8] => mux21[8].a2.IN1
b[9] => mux21[9].a2.IN1
b[10] => mux21[10].a2.IN1
b[11] => mux21[11].a2.IN1
b[12] => mux21[12].a2.IN1
b[13] => mux21[13].a2.IN1
b[14] => mux21[14].a2.IN1
b[15] => mux21[15].a2.IN1
b[16] => mux21[16].a2.IN1
b[17] => mux21[17].a2.IN1
b[18] => mux21[18].a2.IN1
b[19] => mux21[19].a2.IN1
b[20] => mux21[20].a2.IN1
b[21] => mux21[21].a2.IN1
b[22] => mux21[22].a2.IN1
b[23] => mux21[23].a2.IN1
b[24] => mux21[24].a2.IN1
b[25] => mux21[25].a2.IN1
b[26] => mux21[26].a2.IN1
b[27] => mux21[27].a2.IN1
b[28] => mux21[28].a2.IN1
b[29] => mux21[29].a2.IN1
b[30] => mux21[30].a2.IN1
b[31] => mux21[31].a2.IN1
sel => n2.DATAIN
sel => mux21[0].a1.IN1
sel => mux21[1].a1.IN1
sel => mux21[2].a1.IN1
sel => mux21[3].a1.IN1
sel => mux21[4].a1.IN1
sel => mux21[5].a1.IN1
sel => mux21[6].a1.IN1
sel => mux21[7].a1.IN1
sel => mux21[8].a1.IN1
sel => mux21[9].a1.IN1
sel => mux21[10].a1.IN1
sel => mux21[11].a1.IN1
sel => mux21[12].a1.IN1
sel => mux21[13].a1.IN1
sel => mux21[14].a1.IN1
sel => mux21[15].a1.IN1
sel => mux21[16].a1.IN1
sel => mux21[17].a1.IN1
sel => mux21[18].a1.IN1
sel => mux21[19].a1.IN1
sel => mux21[20].a1.IN1
sel => mux21[21].a1.IN1
sel => mux21[22].a1.IN1
sel => mux21[23].a1.IN1
sel => mux21[24].a1.IN1
sel => mux21[25].a1.IN1
sel => mux21[26].a1.IN1
sel => mux21[27].a1.IN1
sel => mux21[28].a1.IN1
sel => mux21[29].a1.IN1
sel => mux21[30].a1.IN1
sel => mux21[31].a1.IN1


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|mux32_5:rmm1|mux2_1:mLevel1[2].level1
c[0] <= mux21[0].out.DB_MAX_OUTPUT_PORT_TYPE
c[1] <= mux21[1].out.DB_MAX_OUTPUT_PORT_TYPE
c[2] <= mux21[2].out.DB_MAX_OUTPUT_PORT_TYPE
c[3] <= mux21[3].out.DB_MAX_OUTPUT_PORT_TYPE
c[4] <= mux21[4].out.DB_MAX_OUTPUT_PORT_TYPE
c[5] <= mux21[5].out.DB_MAX_OUTPUT_PORT_TYPE
c[6] <= mux21[6].out.DB_MAX_OUTPUT_PORT_TYPE
c[7] <= mux21[7].out.DB_MAX_OUTPUT_PORT_TYPE
c[8] <= mux21[8].out.DB_MAX_OUTPUT_PORT_TYPE
c[9] <= mux21[9].out.DB_MAX_OUTPUT_PORT_TYPE
c[10] <= mux21[10].out.DB_MAX_OUTPUT_PORT_TYPE
c[11] <= mux21[11].out.DB_MAX_OUTPUT_PORT_TYPE
c[12] <= mux21[12].out.DB_MAX_OUTPUT_PORT_TYPE
c[13] <= mux21[13].out.DB_MAX_OUTPUT_PORT_TYPE
c[14] <= mux21[14].out.DB_MAX_OUTPUT_PORT_TYPE
c[15] <= mux21[15].out.DB_MAX_OUTPUT_PORT_TYPE
c[16] <= mux21[16].out.DB_MAX_OUTPUT_PORT_TYPE
c[17] <= mux21[17].out.DB_MAX_OUTPUT_PORT_TYPE
c[18] <= mux21[18].out.DB_MAX_OUTPUT_PORT_TYPE
c[19] <= mux21[19].out.DB_MAX_OUTPUT_PORT_TYPE
c[20] <= mux21[20].out.DB_MAX_OUTPUT_PORT_TYPE
c[21] <= mux21[21].out.DB_MAX_OUTPUT_PORT_TYPE
c[22] <= mux21[22].out.DB_MAX_OUTPUT_PORT_TYPE
c[23] <= mux21[23].out.DB_MAX_OUTPUT_PORT_TYPE
c[24] <= mux21[24].out.DB_MAX_OUTPUT_PORT_TYPE
c[25] <= mux21[25].out.DB_MAX_OUTPUT_PORT_TYPE
c[26] <= mux21[26].out.DB_MAX_OUTPUT_PORT_TYPE
c[27] <= mux21[27].out.DB_MAX_OUTPUT_PORT_TYPE
c[28] <= mux21[28].out.DB_MAX_OUTPUT_PORT_TYPE
c[29] <= mux21[29].out.DB_MAX_OUTPUT_PORT_TYPE
c[30] <= mux21[30].out.DB_MAX_OUTPUT_PORT_TYPE
c[31] <= mux21[31].out.DB_MAX_OUTPUT_PORT_TYPE
a[0] => mux21[0].a1.IN0
a[1] => mux21[1].a1.IN0
a[2] => mux21[2].a1.IN0
a[3] => mux21[3].a1.IN0
a[4] => mux21[4].a1.IN0
a[5] => mux21[5].a1.IN0
a[6] => mux21[6].a1.IN0
a[7] => mux21[7].a1.IN0
a[8] => mux21[8].a1.IN0
a[9] => mux21[9].a1.IN0
a[10] => mux21[10].a1.IN0
a[11] => mux21[11].a1.IN0
a[12] => mux21[12].a1.IN0
a[13] => mux21[13].a1.IN0
a[14] => mux21[14].a1.IN0
a[15] => mux21[15].a1.IN0
a[16] => mux21[16].a1.IN0
a[17] => mux21[17].a1.IN0
a[18] => mux21[18].a1.IN0
a[19] => mux21[19].a1.IN0
a[20] => mux21[20].a1.IN0
a[21] => mux21[21].a1.IN0
a[22] => mux21[22].a1.IN0
a[23] => mux21[23].a1.IN0
a[24] => mux21[24].a1.IN0
a[25] => mux21[25].a1.IN0
a[26] => mux21[26].a1.IN0
a[27] => mux21[27].a1.IN0
a[28] => mux21[28].a1.IN0
a[29] => mux21[29].a1.IN0
a[30] => mux21[30].a1.IN0
a[31] => mux21[31].a1.IN0
b[0] => mux21[0].a2.IN1
b[1] => mux21[1].a2.IN1
b[2] => mux21[2].a2.IN1
b[3] => mux21[3].a2.IN1
b[4] => mux21[4].a2.IN1
b[5] => mux21[5].a2.IN1
b[6] => mux21[6].a2.IN1
b[7] => mux21[7].a2.IN1
b[8] => mux21[8].a2.IN1
b[9] => mux21[9].a2.IN1
b[10] => mux21[10].a2.IN1
b[11] => mux21[11].a2.IN1
b[12] => mux21[12].a2.IN1
b[13] => mux21[13].a2.IN1
b[14] => mux21[14].a2.IN1
b[15] => mux21[15].a2.IN1
b[16] => mux21[16].a2.IN1
b[17] => mux21[17].a2.IN1
b[18] => mux21[18].a2.IN1
b[19] => mux21[19].a2.IN1
b[20] => mux21[20].a2.IN1
b[21] => mux21[21].a2.IN1
b[22] => mux21[22].a2.IN1
b[23] => mux21[23].a2.IN1
b[24] => mux21[24].a2.IN1
b[25] => mux21[25].a2.IN1
b[26] => mux21[26].a2.IN1
b[27] => mux21[27].a2.IN1
b[28] => mux21[28].a2.IN1
b[29] => mux21[29].a2.IN1
b[30] => mux21[30].a2.IN1
b[31] => mux21[31].a2.IN1
sel => n2.DATAIN
sel => mux21[0].a1.IN1
sel => mux21[1].a1.IN1
sel => mux21[2].a1.IN1
sel => mux21[3].a1.IN1
sel => mux21[4].a1.IN1
sel => mux21[5].a1.IN1
sel => mux21[6].a1.IN1
sel => mux21[7].a1.IN1
sel => mux21[8].a1.IN1
sel => mux21[9].a1.IN1
sel => mux21[10].a1.IN1
sel => mux21[11].a1.IN1
sel => mux21[12].a1.IN1
sel => mux21[13].a1.IN1
sel => mux21[14].a1.IN1
sel => mux21[15].a1.IN1
sel => mux21[16].a1.IN1
sel => mux21[17].a1.IN1
sel => mux21[18].a1.IN1
sel => mux21[19].a1.IN1
sel => mux21[20].a1.IN1
sel => mux21[21].a1.IN1
sel => mux21[22].a1.IN1
sel => mux21[23].a1.IN1
sel => mux21[24].a1.IN1
sel => mux21[25].a1.IN1
sel => mux21[26].a1.IN1
sel => mux21[27].a1.IN1
sel => mux21[28].a1.IN1
sel => mux21[29].a1.IN1
sel => mux21[30].a1.IN1
sel => mux21[31].a1.IN1


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|mux32_5:rmm1|mux2_1:mLevel1[3].level1
c[0] <= mux21[0].out.DB_MAX_OUTPUT_PORT_TYPE
c[1] <= mux21[1].out.DB_MAX_OUTPUT_PORT_TYPE
c[2] <= mux21[2].out.DB_MAX_OUTPUT_PORT_TYPE
c[3] <= mux21[3].out.DB_MAX_OUTPUT_PORT_TYPE
c[4] <= mux21[4].out.DB_MAX_OUTPUT_PORT_TYPE
c[5] <= mux21[5].out.DB_MAX_OUTPUT_PORT_TYPE
c[6] <= mux21[6].out.DB_MAX_OUTPUT_PORT_TYPE
c[7] <= mux21[7].out.DB_MAX_OUTPUT_PORT_TYPE
c[8] <= mux21[8].out.DB_MAX_OUTPUT_PORT_TYPE
c[9] <= mux21[9].out.DB_MAX_OUTPUT_PORT_TYPE
c[10] <= mux21[10].out.DB_MAX_OUTPUT_PORT_TYPE
c[11] <= mux21[11].out.DB_MAX_OUTPUT_PORT_TYPE
c[12] <= mux21[12].out.DB_MAX_OUTPUT_PORT_TYPE
c[13] <= mux21[13].out.DB_MAX_OUTPUT_PORT_TYPE
c[14] <= mux21[14].out.DB_MAX_OUTPUT_PORT_TYPE
c[15] <= mux21[15].out.DB_MAX_OUTPUT_PORT_TYPE
c[16] <= mux21[16].out.DB_MAX_OUTPUT_PORT_TYPE
c[17] <= mux21[17].out.DB_MAX_OUTPUT_PORT_TYPE
c[18] <= mux21[18].out.DB_MAX_OUTPUT_PORT_TYPE
c[19] <= mux21[19].out.DB_MAX_OUTPUT_PORT_TYPE
c[20] <= mux21[20].out.DB_MAX_OUTPUT_PORT_TYPE
c[21] <= mux21[21].out.DB_MAX_OUTPUT_PORT_TYPE
c[22] <= mux21[22].out.DB_MAX_OUTPUT_PORT_TYPE
c[23] <= mux21[23].out.DB_MAX_OUTPUT_PORT_TYPE
c[24] <= mux21[24].out.DB_MAX_OUTPUT_PORT_TYPE
c[25] <= mux21[25].out.DB_MAX_OUTPUT_PORT_TYPE
c[26] <= mux21[26].out.DB_MAX_OUTPUT_PORT_TYPE
c[27] <= mux21[27].out.DB_MAX_OUTPUT_PORT_TYPE
c[28] <= mux21[28].out.DB_MAX_OUTPUT_PORT_TYPE
c[29] <= mux21[29].out.DB_MAX_OUTPUT_PORT_TYPE
c[30] <= mux21[30].out.DB_MAX_OUTPUT_PORT_TYPE
c[31] <= mux21[31].out.DB_MAX_OUTPUT_PORT_TYPE
a[0] => mux21[0].a1.IN0
a[1] => mux21[1].a1.IN0
a[2] => mux21[2].a1.IN0
a[3] => mux21[3].a1.IN0
a[4] => mux21[4].a1.IN0
a[5] => mux21[5].a1.IN0
a[6] => mux21[6].a1.IN0
a[7] => mux21[7].a1.IN0
a[8] => mux21[8].a1.IN0
a[9] => mux21[9].a1.IN0
a[10] => mux21[10].a1.IN0
a[11] => mux21[11].a1.IN0
a[12] => mux21[12].a1.IN0
a[13] => mux21[13].a1.IN0
a[14] => mux21[14].a1.IN0
a[15] => mux21[15].a1.IN0
a[16] => mux21[16].a1.IN0
a[17] => mux21[17].a1.IN0
a[18] => mux21[18].a1.IN0
a[19] => mux21[19].a1.IN0
a[20] => mux21[20].a1.IN0
a[21] => mux21[21].a1.IN0
a[22] => mux21[22].a1.IN0
a[23] => mux21[23].a1.IN0
a[24] => mux21[24].a1.IN0
a[25] => mux21[25].a1.IN0
a[26] => mux21[26].a1.IN0
a[27] => mux21[27].a1.IN0
a[28] => mux21[28].a1.IN0
a[29] => mux21[29].a1.IN0
a[30] => mux21[30].a1.IN0
a[31] => mux21[31].a1.IN0
b[0] => mux21[0].a2.IN1
b[1] => mux21[1].a2.IN1
b[2] => mux21[2].a2.IN1
b[3] => mux21[3].a2.IN1
b[4] => mux21[4].a2.IN1
b[5] => mux21[5].a2.IN1
b[6] => mux21[6].a2.IN1
b[7] => mux21[7].a2.IN1
b[8] => mux21[8].a2.IN1
b[9] => mux21[9].a2.IN1
b[10] => mux21[10].a2.IN1
b[11] => mux21[11].a2.IN1
b[12] => mux21[12].a2.IN1
b[13] => mux21[13].a2.IN1
b[14] => mux21[14].a2.IN1
b[15] => mux21[15].a2.IN1
b[16] => mux21[16].a2.IN1
b[17] => mux21[17].a2.IN1
b[18] => mux21[18].a2.IN1
b[19] => mux21[19].a2.IN1
b[20] => mux21[20].a2.IN1
b[21] => mux21[21].a2.IN1
b[22] => mux21[22].a2.IN1
b[23] => mux21[23].a2.IN1
b[24] => mux21[24].a2.IN1
b[25] => mux21[25].a2.IN1
b[26] => mux21[26].a2.IN1
b[27] => mux21[27].a2.IN1
b[28] => mux21[28].a2.IN1
b[29] => mux21[29].a2.IN1
b[30] => mux21[30].a2.IN1
b[31] => mux21[31].a2.IN1
sel => n2.DATAIN
sel => mux21[0].a1.IN1
sel => mux21[1].a1.IN1
sel => mux21[2].a1.IN1
sel => mux21[3].a1.IN1
sel => mux21[4].a1.IN1
sel => mux21[5].a1.IN1
sel => mux21[6].a1.IN1
sel => mux21[7].a1.IN1
sel => mux21[8].a1.IN1
sel => mux21[9].a1.IN1
sel => mux21[10].a1.IN1
sel => mux21[11].a1.IN1
sel => mux21[12].a1.IN1
sel => mux21[13].a1.IN1
sel => mux21[14].a1.IN1
sel => mux21[15].a1.IN1
sel => mux21[16].a1.IN1
sel => mux21[17].a1.IN1
sel => mux21[18].a1.IN1
sel => mux21[19].a1.IN1
sel => mux21[20].a1.IN1
sel => mux21[21].a1.IN1
sel => mux21[22].a1.IN1
sel => mux21[23].a1.IN1
sel => mux21[24].a1.IN1
sel => mux21[25].a1.IN1
sel => mux21[26].a1.IN1
sel => mux21[27].a1.IN1
sel => mux21[28].a1.IN1
sel => mux21[29].a1.IN1
sel => mux21[30].a1.IN1
sel => mux21[31].a1.IN1


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|mux32_5:rmm1|mux2_1:mLevel1[4].level1
c[0] <= mux21[0].out.DB_MAX_OUTPUT_PORT_TYPE
c[1] <= mux21[1].out.DB_MAX_OUTPUT_PORT_TYPE
c[2] <= mux21[2].out.DB_MAX_OUTPUT_PORT_TYPE
c[3] <= mux21[3].out.DB_MAX_OUTPUT_PORT_TYPE
c[4] <= mux21[4].out.DB_MAX_OUTPUT_PORT_TYPE
c[5] <= mux21[5].out.DB_MAX_OUTPUT_PORT_TYPE
c[6] <= mux21[6].out.DB_MAX_OUTPUT_PORT_TYPE
c[7] <= mux21[7].out.DB_MAX_OUTPUT_PORT_TYPE
c[8] <= mux21[8].out.DB_MAX_OUTPUT_PORT_TYPE
c[9] <= mux21[9].out.DB_MAX_OUTPUT_PORT_TYPE
c[10] <= mux21[10].out.DB_MAX_OUTPUT_PORT_TYPE
c[11] <= mux21[11].out.DB_MAX_OUTPUT_PORT_TYPE
c[12] <= mux21[12].out.DB_MAX_OUTPUT_PORT_TYPE
c[13] <= mux21[13].out.DB_MAX_OUTPUT_PORT_TYPE
c[14] <= mux21[14].out.DB_MAX_OUTPUT_PORT_TYPE
c[15] <= mux21[15].out.DB_MAX_OUTPUT_PORT_TYPE
c[16] <= mux21[16].out.DB_MAX_OUTPUT_PORT_TYPE
c[17] <= mux21[17].out.DB_MAX_OUTPUT_PORT_TYPE
c[18] <= mux21[18].out.DB_MAX_OUTPUT_PORT_TYPE
c[19] <= mux21[19].out.DB_MAX_OUTPUT_PORT_TYPE
c[20] <= mux21[20].out.DB_MAX_OUTPUT_PORT_TYPE
c[21] <= mux21[21].out.DB_MAX_OUTPUT_PORT_TYPE
c[22] <= mux21[22].out.DB_MAX_OUTPUT_PORT_TYPE
c[23] <= mux21[23].out.DB_MAX_OUTPUT_PORT_TYPE
c[24] <= mux21[24].out.DB_MAX_OUTPUT_PORT_TYPE
c[25] <= mux21[25].out.DB_MAX_OUTPUT_PORT_TYPE
c[26] <= mux21[26].out.DB_MAX_OUTPUT_PORT_TYPE
c[27] <= mux21[27].out.DB_MAX_OUTPUT_PORT_TYPE
c[28] <= mux21[28].out.DB_MAX_OUTPUT_PORT_TYPE
c[29] <= mux21[29].out.DB_MAX_OUTPUT_PORT_TYPE
c[30] <= mux21[30].out.DB_MAX_OUTPUT_PORT_TYPE
c[31] <= mux21[31].out.DB_MAX_OUTPUT_PORT_TYPE
a[0] => mux21[0].a1.IN0
a[1] => mux21[1].a1.IN0
a[2] => mux21[2].a1.IN0
a[3] => mux21[3].a1.IN0
a[4] => mux21[4].a1.IN0
a[5] => mux21[5].a1.IN0
a[6] => mux21[6].a1.IN0
a[7] => mux21[7].a1.IN0
a[8] => mux21[8].a1.IN0
a[9] => mux21[9].a1.IN0
a[10] => mux21[10].a1.IN0
a[11] => mux21[11].a1.IN0
a[12] => mux21[12].a1.IN0
a[13] => mux21[13].a1.IN0
a[14] => mux21[14].a1.IN0
a[15] => mux21[15].a1.IN0
a[16] => mux21[16].a1.IN0
a[17] => mux21[17].a1.IN0
a[18] => mux21[18].a1.IN0
a[19] => mux21[19].a1.IN0
a[20] => mux21[20].a1.IN0
a[21] => mux21[21].a1.IN0
a[22] => mux21[22].a1.IN0
a[23] => mux21[23].a1.IN0
a[24] => mux21[24].a1.IN0
a[25] => mux21[25].a1.IN0
a[26] => mux21[26].a1.IN0
a[27] => mux21[27].a1.IN0
a[28] => mux21[28].a1.IN0
a[29] => mux21[29].a1.IN0
a[30] => mux21[30].a1.IN0
a[31] => mux21[31].a1.IN0
b[0] => mux21[0].a2.IN1
b[1] => mux21[1].a2.IN1
b[2] => mux21[2].a2.IN1
b[3] => mux21[3].a2.IN1
b[4] => mux21[4].a2.IN1
b[5] => mux21[5].a2.IN1
b[6] => mux21[6].a2.IN1
b[7] => mux21[7].a2.IN1
b[8] => mux21[8].a2.IN1
b[9] => mux21[9].a2.IN1
b[10] => mux21[10].a2.IN1
b[11] => mux21[11].a2.IN1
b[12] => mux21[12].a2.IN1
b[13] => mux21[13].a2.IN1
b[14] => mux21[14].a2.IN1
b[15] => mux21[15].a2.IN1
b[16] => mux21[16].a2.IN1
b[17] => mux21[17].a2.IN1
b[18] => mux21[18].a2.IN1
b[19] => mux21[19].a2.IN1
b[20] => mux21[20].a2.IN1
b[21] => mux21[21].a2.IN1
b[22] => mux21[22].a2.IN1
b[23] => mux21[23].a2.IN1
b[24] => mux21[24].a2.IN1
b[25] => mux21[25].a2.IN1
b[26] => mux21[26].a2.IN1
b[27] => mux21[27].a2.IN1
b[28] => mux21[28].a2.IN1
b[29] => mux21[29].a2.IN1
b[30] => mux21[30].a2.IN1
b[31] => mux21[31].a2.IN1
sel => n2.DATAIN
sel => mux21[0].a1.IN1
sel => mux21[1].a1.IN1
sel => mux21[2].a1.IN1
sel => mux21[3].a1.IN1
sel => mux21[4].a1.IN1
sel => mux21[5].a1.IN1
sel => mux21[6].a1.IN1
sel => mux21[7].a1.IN1
sel => mux21[8].a1.IN1
sel => mux21[9].a1.IN1
sel => mux21[10].a1.IN1
sel => mux21[11].a1.IN1
sel => mux21[12].a1.IN1
sel => mux21[13].a1.IN1
sel => mux21[14].a1.IN1
sel => mux21[15].a1.IN1
sel => mux21[16].a1.IN1
sel => mux21[17].a1.IN1
sel => mux21[18].a1.IN1
sel => mux21[19].a1.IN1
sel => mux21[20].a1.IN1
sel => mux21[21].a1.IN1
sel => mux21[22].a1.IN1
sel => mux21[23].a1.IN1
sel => mux21[24].a1.IN1
sel => mux21[25].a1.IN1
sel => mux21[26].a1.IN1
sel => mux21[27].a1.IN1
sel => mux21[28].a1.IN1
sel => mux21[29].a1.IN1
sel => mux21[30].a1.IN1
sel => mux21[31].a1.IN1


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|mux32_5:rmm1|mux2_1:mLevel1[5].level1
c[0] <= mux21[0].out.DB_MAX_OUTPUT_PORT_TYPE
c[1] <= mux21[1].out.DB_MAX_OUTPUT_PORT_TYPE
c[2] <= mux21[2].out.DB_MAX_OUTPUT_PORT_TYPE
c[3] <= mux21[3].out.DB_MAX_OUTPUT_PORT_TYPE
c[4] <= mux21[4].out.DB_MAX_OUTPUT_PORT_TYPE
c[5] <= mux21[5].out.DB_MAX_OUTPUT_PORT_TYPE
c[6] <= mux21[6].out.DB_MAX_OUTPUT_PORT_TYPE
c[7] <= mux21[7].out.DB_MAX_OUTPUT_PORT_TYPE
c[8] <= mux21[8].out.DB_MAX_OUTPUT_PORT_TYPE
c[9] <= mux21[9].out.DB_MAX_OUTPUT_PORT_TYPE
c[10] <= mux21[10].out.DB_MAX_OUTPUT_PORT_TYPE
c[11] <= mux21[11].out.DB_MAX_OUTPUT_PORT_TYPE
c[12] <= mux21[12].out.DB_MAX_OUTPUT_PORT_TYPE
c[13] <= mux21[13].out.DB_MAX_OUTPUT_PORT_TYPE
c[14] <= mux21[14].out.DB_MAX_OUTPUT_PORT_TYPE
c[15] <= mux21[15].out.DB_MAX_OUTPUT_PORT_TYPE
c[16] <= mux21[16].out.DB_MAX_OUTPUT_PORT_TYPE
c[17] <= mux21[17].out.DB_MAX_OUTPUT_PORT_TYPE
c[18] <= mux21[18].out.DB_MAX_OUTPUT_PORT_TYPE
c[19] <= mux21[19].out.DB_MAX_OUTPUT_PORT_TYPE
c[20] <= mux21[20].out.DB_MAX_OUTPUT_PORT_TYPE
c[21] <= mux21[21].out.DB_MAX_OUTPUT_PORT_TYPE
c[22] <= mux21[22].out.DB_MAX_OUTPUT_PORT_TYPE
c[23] <= mux21[23].out.DB_MAX_OUTPUT_PORT_TYPE
c[24] <= mux21[24].out.DB_MAX_OUTPUT_PORT_TYPE
c[25] <= mux21[25].out.DB_MAX_OUTPUT_PORT_TYPE
c[26] <= mux21[26].out.DB_MAX_OUTPUT_PORT_TYPE
c[27] <= mux21[27].out.DB_MAX_OUTPUT_PORT_TYPE
c[28] <= mux21[28].out.DB_MAX_OUTPUT_PORT_TYPE
c[29] <= mux21[29].out.DB_MAX_OUTPUT_PORT_TYPE
c[30] <= mux21[30].out.DB_MAX_OUTPUT_PORT_TYPE
c[31] <= mux21[31].out.DB_MAX_OUTPUT_PORT_TYPE
a[0] => mux21[0].a1.IN0
a[1] => mux21[1].a1.IN0
a[2] => mux21[2].a1.IN0
a[3] => mux21[3].a1.IN0
a[4] => mux21[4].a1.IN0
a[5] => mux21[5].a1.IN0
a[6] => mux21[6].a1.IN0
a[7] => mux21[7].a1.IN0
a[8] => mux21[8].a1.IN0
a[9] => mux21[9].a1.IN0
a[10] => mux21[10].a1.IN0
a[11] => mux21[11].a1.IN0
a[12] => mux21[12].a1.IN0
a[13] => mux21[13].a1.IN0
a[14] => mux21[14].a1.IN0
a[15] => mux21[15].a1.IN0
a[16] => mux21[16].a1.IN0
a[17] => mux21[17].a1.IN0
a[18] => mux21[18].a1.IN0
a[19] => mux21[19].a1.IN0
a[20] => mux21[20].a1.IN0
a[21] => mux21[21].a1.IN0
a[22] => mux21[22].a1.IN0
a[23] => mux21[23].a1.IN0
a[24] => mux21[24].a1.IN0
a[25] => mux21[25].a1.IN0
a[26] => mux21[26].a1.IN0
a[27] => mux21[27].a1.IN0
a[28] => mux21[28].a1.IN0
a[29] => mux21[29].a1.IN0
a[30] => mux21[30].a1.IN0
a[31] => mux21[31].a1.IN0
b[0] => mux21[0].a2.IN1
b[1] => mux21[1].a2.IN1
b[2] => mux21[2].a2.IN1
b[3] => mux21[3].a2.IN1
b[4] => mux21[4].a2.IN1
b[5] => mux21[5].a2.IN1
b[6] => mux21[6].a2.IN1
b[7] => mux21[7].a2.IN1
b[8] => mux21[8].a2.IN1
b[9] => mux21[9].a2.IN1
b[10] => mux21[10].a2.IN1
b[11] => mux21[11].a2.IN1
b[12] => mux21[12].a2.IN1
b[13] => mux21[13].a2.IN1
b[14] => mux21[14].a2.IN1
b[15] => mux21[15].a2.IN1
b[16] => mux21[16].a2.IN1
b[17] => mux21[17].a2.IN1
b[18] => mux21[18].a2.IN1
b[19] => mux21[19].a2.IN1
b[20] => mux21[20].a2.IN1
b[21] => mux21[21].a2.IN1
b[22] => mux21[22].a2.IN1
b[23] => mux21[23].a2.IN1
b[24] => mux21[24].a2.IN1
b[25] => mux21[25].a2.IN1
b[26] => mux21[26].a2.IN1
b[27] => mux21[27].a2.IN1
b[28] => mux21[28].a2.IN1
b[29] => mux21[29].a2.IN1
b[30] => mux21[30].a2.IN1
b[31] => mux21[31].a2.IN1
sel => n2.DATAIN
sel => mux21[0].a1.IN1
sel => mux21[1].a1.IN1
sel => mux21[2].a1.IN1
sel => mux21[3].a1.IN1
sel => mux21[4].a1.IN1
sel => mux21[5].a1.IN1
sel => mux21[6].a1.IN1
sel => mux21[7].a1.IN1
sel => mux21[8].a1.IN1
sel => mux21[9].a1.IN1
sel => mux21[10].a1.IN1
sel => mux21[11].a1.IN1
sel => mux21[12].a1.IN1
sel => mux21[13].a1.IN1
sel => mux21[14].a1.IN1
sel => mux21[15].a1.IN1
sel => mux21[16].a1.IN1
sel => mux21[17].a1.IN1
sel => mux21[18].a1.IN1
sel => mux21[19].a1.IN1
sel => mux21[20].a1.IN1
sel => mux21[21].a1.IN1
sel => mux21[22].a1.IN1
sel => mux21[23].a1.IN1
sel => mux21[24].a1.IN1
sel => mux21[25].a1.IN1
sel => mux21[26].a1.IN1
sel => mux21[27].a1.IN1
sel => mux21[28].a1.IN1
sel => mux21[29].a1.IN1
sel => mux21[30].a1.IN1
sel => mux21[31].a1.IN1


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|mux32_5:rmm1|mux2_1:mLevel1[6].level1
c[0] <= mux21[0].out.DB_MAX_OUTPUT_PORT_TYPE
c[1] <= mux21[1].out.DB_MAX_OUTPUT_PORT_TYPE
c[2] <= mux21[2].out.DB_MAX_OUTPUT_PORT_TYPE
c[3] <= mux21[3].out.DB_MAX_OUTPUT_PORT_TYPE
c[4] <= mux21[4].out.DB_MAX_OUTPUT_PORT_TYPE
c[5] <= mux21[5].out.DB_MAX_OUTPUT_PORT_TYPE
c[6] <= mux21[6].out.DB_MAX_OUTPUT_PORT_TYPE
c[7] <= mux21[7].out.DB_MAX_OUTPUT_PORT_TYPE
c[8] <= mux21[8].out.DB_MAX_OUTPUT_PORT_TYPE
c[9] <= mux21[9].out.DB_MAX_OUTPUT_PORT_TYPE
c[10] <= mux21[10].out.DB_MAX_OUTPUT_PORT_TYPE
c[11] <= mux21[11].out.DB_MAX_OUTPUT_PORT_TYPE
c[12] <= mux21[12].out.DB_MAX_OUTPUT_PORT_TYPE
c[13] <= mux21[13].out.DB_MAX_OUTPUT_PORT_TYPE
c[14] <= mux21[14].out.DB_MAX_OUTPUT_PORT_TYPE
c[15] <= mux21[15].out.DB_MAX_OUTPUT_PORT_TYPE
c[16] <= mux21[16].out.DB_MAX_OUTPUT_PORT_TYPE
c[17] <= mux21[17].out.DB_MAX_OUTPUT_PORT_TYPE
c[18] <= mux21[18].out.DB_MAX_OUTPUT_PORT_TYPE
c[19] <= mux21[19].out.DB_MAX_OUTPUT_PORT_TYPE
c[20] <= mux21[20].out.DB_MAX_OUTPUT_PORT_TYPE
c[21] <= mux21[21].out.DB_MAX_OUTPUT_PORT_TYPE
c[22] <= mux21[22].out.DB_MAX_OUTPUT_PORT_TYPE
c[23] <= mux21[23].out.DB_MAX_OUTPUT_PORT_TYPE
c[24] <= mux21[24].out.DB_MAX_OUTPUT_PORT_TYPE
c[25] <= mux21[25].out.DB_MAX_OUTPUT_PORT_TYPE
c[26] <= mux21[26].out.DB_MAX_OUTPUT_PORT_TYPE
c[27] <= mux21[27].out.DB_MAX_OUTPUT_PORT_TYPE
c[28] <= mux21[28].out.DB_MAX_OUTPUT_PORT_TYPE
c[29] <= mux21[29].out.DB_MAX_OUTPUT_PORT_TYPE
c[30] <= mux21[30].out.DB_MAX_OUTPUT_PORT_TYPE
c[31] <= mux21[31].out.DB_MAX_OUTPUT_PORT_TYPE
a[0] => mux21[0].a1.IN0
a[1] => mux21[1].a1.IN0
a[2] => mux21[2].a1.IN0
a[3] => mux21[3].a1.IN0
a[4] => mux21[4].a1.IN0
a[5] => mux21[5].a1.IN0
a[6] => mux21[6].a1.IN0
a[7] => mux21[7].a1.IN0
a[8] => mux21[8].a1.IN0
a[9] => mux21[9].a1.IN0
a[10] => mux21[10].a1.IN0
a[11] => mux21[11].a1.IN0
a[12] => mux21[12].a1.IN0
a[13] => mux21[13].a1.IN0
a[14] => mux21[14].a1.IN0
a[15] => mux21[15].a1.IN0
a[16] => mux21[16].a1.IN0
a[17] => mux21[17].a1.IN0
a[18] => mux21[18].a1.IN0
a[19] => mux21[19].a1.IN0
a[20] => mux21[20].a1.IN0
a[21] => mux21[21].a1.IN0
a[22] => mux21[22].a1.IN0
a[23] => mux21[23].a1.IN0
a[24] => mux21[24].a1.IN0
a[25] => mux21[25].a1.IN0
a[26] => mux21[26].a1.IN0
a[27] => mux21[27].a1.IN0
a[28] => mux21[28].a1.IN0
a[29] => mux21[29].a1.IN0
a[30] => mux21[30].a1.IN0
a[31] => mux21[31].a1.IN0
b[0] => mux21[0].a2.IN1
b[1] => mux21[1].a2.IN1
b[2] => mux21[2].a2.IN1
b[3] => mux21[3].a2.IN1
b[4] => mux21[4].a2.IN1
b[5] => mux21[5].a2.IN1
b[6] => mux21[6].a2.IN1
b[7] => mux21[7].a2.IN1
b[8] => mux21[8].a2.IN1
b[9] => mux21[9].a2.IN1
b[10] => mux21[10].a2.IN1
b[11] => mux21[11].a2.IN1
b[12] => mux21[12].a2.IN1
b[13] => mux21[13].a2.IN1
b[14] => mux21[14].a2.IN1
b[15] => mux21[15].a2.IN1
b[16] => mux21[16].a2.IN1
b[17] => mux21[17].a2.IN1
b[18] => mux21[18].a2.IN1
b[19] => mux21[19].a2.IN1
b[20] => mux21[20].a2.IN1
b[21] => mux21[21].a2.IN1
b[22] => mux21[22].a2.IN1
b[23] => mux21[23].a2.IN1
b[24] => mux21[24].a2.IN1
b[25] => mux21[25].a2.IN1
b[26] => mux21[26].a2.IN1
b[27] => mux21[27].a2.IN1
b[28] => mux21[28].a2.IN1
b[29] => mux21[29].a2.IN1
b[30] => mux21[30].a2.IN1
b[31] => mux21[31].a2.IN1
sel => n2.DATAIN
sel => mux21[0].a1.IN1
sel => mux21[1].a1.IN1
sel => mux21[2].a1.IN1
sel => mux21[3].a1.IN1
sel => mux21[4].a1.IN1
sel => mux21[5].a1.IN1
sel => mux21[6].a1.IN1
sel => mux21[7].a1.IN1
sel => mux21[8].a1.IN1
sel => mux21[9].a1.IN1
sel => mux21[10].a1.IN1
sel => mux21[11].a1.IN1
sel => mux21[12].a1.IN1
sel => mux21[13].a1.IN1
sel => mux21[14].a1.IN1
sel => mux21[15].a1.IN1
sel => mux21[16].a1.IN1
sel => mux21[17].a1.IN1
sel => mux21[18].a1.IN1
sel => mux21[19].a1.IN1
sel => mux21[20].a1.IN1
sel => mux21[21].a1.IN1
sel => mux21[22].a1.IN1
sel => mux21[23].a1.IN1
sel => mux21[24].a1.IN1
sel => mux21[25].a1.IN1
sel => mux21[26].a1.IN1
sel => mux21[27].a1.IN1
sel => mux21[28].a1.IN1
sel => mux21[29].a1.IN1
sel => mux21[30].a1.IN1
sel => mux21[31].a1.IN1


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|mux32_5:rmm1|mux2_1:mLevel1[7].level1
c[0] <= mux21[0].out.DB_MAX_OUTPUT_PORT_TYPE
c[1] <= mux21[1].out.DB_MAX_OUTPUT_PORT_TYPE
c[2] <= mux21[2].out.DB_MAX_OUTPUT_PORT_TYPE
c[3] <= mux21[3].out.DB_MAX_OUTPUT_PORT_TYPE
c[4] <= mux21[4].out.DB_MAX_OUTPUT_PORT_TYPE
c[5] <= mux21[5].out.DB_MAX_OUTPUT_PORT_TYPE
c[6] <= mux21[6].out.DB_MAX_OUTPUT_PORT_TYPE
c[7] <= mux21[7].out.DB_MAX_OUTPUT_PORT_TYPE
c[8] <= mux21[8].out.DB_MAX_OUTPUT_PORT_TYPE
c[9] <= mux21[9].out.DB_MAX_OUTPUT_PORT_TYPE
c[10] <= mux21[10].out.DB_MAX_OUTPUT_PORT_TYPE
c[11] <= mux21[11].out.DB_MAX_OUTPUT_PORT_TYPE
c[12] <= mux21[12].out.DB_MAX_OUTPUT_PORT_TYPE
c[13] <= mux21[13].out.DB_MAX_OUTPUT_PORT_TYPE
c[14] <= mux21[14].out.DB_MAX_OUTPUT_PORT_TYPE
c[15] <= mux21[15].out.DB_MAX_OUTPUT_PORT_TYPE
c[16] <= mux21[16].out.DB_MAX_OUTPUT_PORT_TYPE
c[17] <= mux21[17].out.DB_MAX_OUTPUT_PORT_TYPE
c[18] <= mux21[18].out.DB_MAX_OUTPUT_PORT_TYPE
c[19] <= mux21[19].out.DB_MAX_OUTPUT_PORT_TYPE
c[20] <= mux21[20].out.DB_MAX_OUTPUT_PORT_TYPE
c[21] <= mux21[21].out.DB_MAX_OUTPUT_PORT_TYPE
c[22] <= mux21[22].out.DB_MAX_OUTPUT_PORT_TYPE
c[23] <= mux21[23].out.DB_MAX_OUTPUT_PORT_TYPE
c[24] <= mux21[24].out.DB_MAX_OUTPUT_PORT_TYPE
c[25] <= mux21[25].out.DB_MAX_OUTPUT_PORT_TYPE
c[26] <= mux21[26].out.DB_MAX_OUTPUT_PORT_TYPE
c[27] <= mux21[27].out.DB_MAX_OUTPUT_PORT_TYPE
c[28] <= mux21[28].out.DB_MAX_OUTPUT_PORT_TYPE
c[29] <= mux21[29].out.DB_MAX_OUTPUT_PORT_TYPE
c[30] <= mux21[30].out.DB_MAX_OUTPUT_PORT_TYPE
c[31] <= mux21[31].out.DB_MAX_OUTPUT_PORT_TYPE
a[0] => mux21[0].a1.IN0
a[1] => mux21[1].a1.IN0
a[2] => mux21[2].a1.IN0
a[3] => mux21[3].a1.IN0
a[4] => mux21[4].a1.IN0
a[5] => mux21[5].a1.IN0
a[6] => mux21[6].a1.IN0
a[7] => mux21[7].a1.IN0
a[8] => mux21[8].a1.IN0
a[9] => mux21[9].a1.IN0
a[10] => mux21[10].a1.IN0
a[11] => mux21[11].a1.IN0
a[12] => mux21[12].a1.IN0
a[13] => mux21[13].a1.IN0
a[14] => mux21[14].a1.IN0
a[15] => mux21[15].a1.IN0
a[16] => mux21[16].a1.IN0
a[17] => mux21[17].a1.IN0
a[18] => mux21[18].a1.IN0
a[19] => mux21[19].a1.IN0
a[20] => mux21[20].a1.IN0
a[21] => mux21[21].a1.IN0
a[22] => mux21[22].a1.IN0
a[23] => mux21[23].a1.IN0
a[24] => mux21[24].a1.IN0
a[25] => mux21[25].a1.IN0
a[26] => mux21[26].a1.IN0
a[27] => mux21[27].a1.IN0
a[28] => mux21[28].a1.IN0
a[29] => mux21[29].a1.IN0
a[30] => mux21[30].a1.IN0
a[31] => mux21[31].a1.IN0
b[0] => mux21[0].a2.IN1
b[1] => mux21[1].a2.IN1
b[2] => mux21[2].a2.IN1
b[3] => mux21[3].a2.IN1
b[4] => mux21[4].a2.IN1
b[5] => mux21[5].a2.IN1
b[6] => mux21[6].a2.IN1
b[7] => mux21[7].a2.IN1
b[8] => mux21[8].a2.IN1
b[9] => mux21[9].a2.IN1
b[10] => mux21[10].a2.IN1
b[11] => mux21[11].a2.IN1
b[12] => mux21[12].a2.IN1
b[13] => mux21[13].a2.IN1
b[14] => mux21[14].a2.IN1
b[15] => mux21[15].a2.IN1
b[16] => mux21[16].a2.IN1
b[17] => mux21[17].a2.IN1
b[18] => mux21[18].a2.IN1
b[19] => mux21[19].a2.IN1
b[20] => mux21[20].a2.IN1
b[21] => mux21[21].a2.IN1
b[22] => mux21[22].a2.IN1
b[23] => mux21[23].a2.IN1
b[24] => mux21[24].a2.IN1
b[25] => mux21[25].a2.IN1
b[26] => mux21[26].a2.IN1
b[27] => mux21[27].a2.IN1
b[28] => mux21[28].a2.IN1
b[29] => mux21[29].a2.IN1
b[30] => mux21[30].a2.IN1
b[31] => mux21[31].a2.IN1
sel => n2.DATAIN
sel => mux21[0].a1.IN1
sel => mux21[1].a1.IN1
sel => mux21[2].a1.IN1
sel => mux21[3].a1.IN1
sel => mux21[4].a1.IN1
sel => mux21[5].a1.IN1
sel => mux21[6].a1.IN1
sel => mux21[7].a1.IN1
sel => mux21[8].a1.IN1
sel => mux21[9].a1.IN1
sel => mux21[10].a1.IN1
sel => mux21[11].a1.IN1
sel => mux21[12].a1.IN1
sel => mux21[13].a1.IN1
sel => mux21[14].a1.IN1
sel => mux21[15].a1.IN1
sel => mux21[16].a1.IN1
sel => mux21[17].a1.IN1
sel => mux21[18].a1.IN1
sel => mux21[19].a1.IN1
sel => mux21[20].a1.IN1
sel => mux21[21].a1.IN1
sel => mux21[22].a1.IN1
sel => mux21[23].a1.IN1
sel => mux21[24].a1.IN1
sel => mux21[25].a1.IN1
sel => mux21[26].a1.IN1
sel => mux21[27].a1.IN1
sel => mux21[28].a1.IN1
sel => mux21[29].a1.IN1
sel => mux21[30].a1.IN1
sel => mux21[31].a1.IN1


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|mux32_5:rmm1|mux2_1:mLevel2[0].level2
c[0] <= mux21[0].out.DB_MAX_OUTPUT_PORT_TYPE
c[1] <= mux21[1].out.DB_MAX_OUTPUT_PORT_TYPE
c[2] <= mux21[2].out.DB_MAX_OUTPUT_PORT_TYPE
c[3] <= mux21[3].out.DB_MAX_OUTPUT_PORT_TYPE
c[4] <= mux21[4].out.DB_MAX_OUTPUT_PORT_TYPE
c[5] <= mux21[5].out.DB_MAX_OUTPUT_PORT_TYPE
c[6] <= mux21[6].out.DB_MAX_OUTPUT_PORT_TYPE
c[7] <= mux21[7].out.DB_MAX_OUTPUT_PORT_TYPE
c[8] <= mux21[8].out.DB_MAX_OUTPUT_PORT_TYPE
c[9] <= mux21[9].out.DB_MAX_OUTPUT_PORT_TYPE
c[10] <= mux21[10].out.DB_MAX_OUTPUT_PORT_TYPE
c[11] <= mux21[11].out.DB_MAX_OUTPUT_PORT_TYPE
c[12] <= mux21[12].out.DB_MAX_OUTPUT_PORT_TYPE
c[13] <= mux21[13].out.DB_MAX_OUTPUT_PORT_TYPE
c[14] <= mux21[14].out.DB_MAX_OUTPUT_PORT_TYPE
c[15] <= mux21[15].out.DB_MAX_OUTPUT_PORT_TYPE
c[16] <= mux21[16].out.DB_MAX_OUTPUT_PORT_TYPE
c[17] <= mux21[17].out.DB_MAX_OUTPUT_PORT_TYPE
c[18] <= mux21[18].out.DB_MAX_OUTPUT_PORT_TYPE
c[19] <= mux21[19].out.DB_MAX_OUTPUT_PORT_TYPE
c[20] <= mux21[20].out.DB_MAX_OUTPUT_PORT_TYPE
c[21] <= mux21[21].out.DB_MAX_OUTPUT_PORT_TYPE
c[22] <= mux21[22].out.DB_MAX_OUTPUT_PORT_TYPE
c[23] <= mux21[23].out.DB_MAX_OUTPUT_PORT_TYPE
c[24] <= mux21[24].out.DB_MAX_OUTPUT_PORT_TYPE
c[25] <= mux21[25].out.DB_MAX_OUTPUT_PORT_TYPE
c[26] <= mux21[26].out.DB_MAX_OUTPUT_PORT_TYPE
c[27] <= mux21[27].out.DB_MAX_OUTPUT_PORT_TYPE
c[28] <= mux21[28].out.DB_MAX_OUTPUT_PORT_TYPE
c[29] <= mux21[29].out.DB_MAX_OUTPUT_PORT_TYPE
c[30] <= mux21[30].out.DB_MAX_OUTPUT_PORT_TYPE
c[31] <= mux21[31].out.DB_MAX_OUTPUT_PORT_TYPE
a[0] => mux21[0].a1.IN0
a[1] => mux21[1].a1.IN0
a[2] => mux21[2].a1.IN0
a[3] => mux21[3].a1.IN0
a[4] => mux21[4].a1.IN0
a[5] => mux21[5].a1.IN0
a[6] => mux21[6].a1.IN0
a[7] => mux21[7].a1.IN0
a[8] => mux21[8].a1.IN0
a[9] => mux21[9].a1.IN0
a[10] => mux21[10].a1.IN0
a[11] => mux21[11].a1.IN0
a[12] => mux21[12].a1.IN0
a[13] => mux21[13].a1.IN0
a[14] => mux21[14].a1.IN0
a[15] => mux21[15].a1.IN0
a[16] => mux21[16].a1.IN0
a[17] => mux21[17].a1.IN0
a[18] => mux21[18].a1.IN0
a[19] => mux21[19].a1.IN0
a[20] => mux21[20].a1.IN0
a[21] => mux21[21].a1.IN0
a[22] => mux21[22].a1.IN0
a[23] => mux21[23].a1.IN0
a[24] => mux21[24].a1.IN0
a[25] => mux21[25].a1.IN0
a[26] => mux21[26].a1.IN0
a[27] => mux21[27].a1.IN0
a[28] => mux21[28].a1.IN0
a[29] => mux21[29].a1.IN0
a[30] => mux21[30].a1.IN0
a[31] => mux21[31].a1.IN0
b[0] => mux21[0].a2.IN1
b[1] => mux21[1].a2.IN1
b[2] => mux21[2].a2.IN1
b[3] => mux21[3].a2.IN1
b[4] => mux21[4].a2.IN1
b[5] => mux21[5].a2.IN1
b[6] => mux21[6].a2.IN1
b[7] => mux21[7].a2.IN1
b[8] => mux21[8].a2.IN1
b[9] => mux21[9].a2.IN1
b[10] => mux21[10].a2.IN1
b[11] => mux21[11].a2.IN1
b[12] => mux21[12].a2.IN1
b[13] => mux21[13].a2.IN1
b[14] => mux21[14].a2.IN1
b[15] => mux21[15].a2.IN1
b[16] => mux21[16].a2.IN1
b[17] => mux21[17].a2.IN1
b[18] => mux21[18].a2.IN1
b[19] => mux21[19].a2.IN1
b[20] => mux21[20].a2.IN1
b[21] => mux21[21].a2.IN1
b[22] => mux21[22].a2.IN1
b[23] => mux21[23].a2.IN1
b[24] => mux21[24].a2.IN1
b[25] => mux21[25].a2.IN1
b[26] => mux21[26].a2.IN1
b[27] => mux21[27].a2.IN1
b[28] => mux21[28].a2.IN1
b[29] => mux21[29].a2.IN1
b[30] => mux21[30].a2.IN1
b[31] => mux21[31].a2.IN1
sel => n2.DATAIN
sel => mux21[0].a1.IN1
sel => mux21[1].a1.IN1
sel => mux21[2].a1.IN1
sel => mux21[3].a1.IN1
sel => mux21[4].a1.IN1
sel => mux21[5].a1.IN1
sel => mux21[6].a1.IN1
sel => mux21[7].a1.IN1
sel => mux21[8].a1.IN1
sel => mux21[9].a1.IN1
sel => mux21[10].a1.IN1
sel => mux21[11].a1.IN1
sel => mux21[12].a1.IN1
sel => mux21[13].a1.IN1
sel => mux21[14].a1.IN1
sel => mux21[15].a1.IN1
sel => mux21[16].a1.IN1
sel => mux21[17].a1.IN1
sel => mux21[18].a1.IN1
sel => mux21[19].a1.IN1
sel => mux21[20].a1.IN1
sel => mux21[21].a1.IN1
sel => mux21[22].a1.IN1
sel => mux21[23].a1.IN1
sel => mux21[24].a1.IN1
sel => mux21[25].a1.IN1
sel => mux21[26].a1.IN1
sel => mux21[27].a1.IN1
sel => mux21[28].a1.IN1
sel => mux21[29].a1.IN1
sel => mux21[30].a1.IN1
sel => mux21[31].a1.IN1


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|mux32_5:rmm1|mux2_1:mLevel2[1].level2
c[0] <= mux21[0].out.DB_MAX_OUTPUT_PORT_TYPE
c[1] <= mux21[1].out.DB_MAX_OUTPUT_PORT_TYPE
c[2] <= mux21[2].out.DB_MAX_OUTPUT_PORT_TYPE
c[3] <= mux21[3].out.DB_MAX_OUTPUT_PORT_TYPE
c[4] <= mux21[4].out.DB_MAX_OUTPUT_PORT_TYPE
c[5] <= mux21[5].out.DB_MAX_OUTPUT_PORT_TYPE
c[6] <= mux21[6].out.DB_MAX_OUTPUT_PORT_TYPE
c[7] <= mux21[7].out.DB_MAX_OUTPUT_PORT_TYPE
c[8] <= mux21[8].out.DB_MAX_OUTPUT_PORT_TYPE
c[9] <= mux21[9].out.DB_MAX_OUTPUT_PORT_TYPE
c[10] <= mux21[10].out.DB_MAX_OUTPUT_PORT_TYPE
c[11] <= mux21[11].out.DB_MAX_OUTPUT_PORT_TYPE
c[12] <= mux21[12].out.DB_MAX_OUTPUT_PORT_TYPE
c[13] <= mux21[13].out.DB_MAX_OUTPUT_PORT_TYPE
c[14] <= mux21[14].out.DB_MAX_OUTPUT_PORT_TYPE
c[15] <= mux21[15].out.DB_MAX_OUTPUT_PORT_TYPE
c[16] <= mux21[16].out.DB_MAX_OUTPUT_PORT_TYPE
c[17] <= mux21[17].out.DB_MAX_OUTPUT_PORT_TYPE
c[18] <= mux21[18].out.DB_MAX_OUTPUT_PORT_TYPE
c[19] <= mux21[19].out.DB_MAX_OUTPUT_PORT_TYPE
c[20] <= mux21[20].out.DB_MAX_OUTPUT_PORT_TYPE
c[21] <= mux21[21].out.DB_MAX_OUTPUT_PORT_TYPE
c[22] <= mux21[22].out.DB_MAX_OUTPUT_PORT_TYPE
c[23] <= mux21[23].out.DB_MAX_OUTPUT_PORT_TYPE
c[24] <= mux21[24].out.DB_MAX_OUTPUT_PORT_TYPE
c[25] <= mux21[25].out.DB_MAX_OUTPUT_PORT_TYPE
c[26] <= mux21[26].out.DB_MAX_OUTPUT_PORT_TYPE
c[27] <= mux21[27].out.DB_MAX_OUTPUT_PORT_TYPE
c[28] <= mux21[28].out.DB_MAX_OUTPUT_PORT_TYPE
c[29] <= mux21[29].out.DB_MAX_OUTPUT_PORT_TYPE
c[30] <= mux21[30].out.DB_MAX_OUTPUT_PORT_TYPE
c[31] <= mux21[31].out.DB_MAX_OUTPUT_PORT_TYPE
a[0] => mux21[0].a1.IN0
a[1] => mux21[1].a1.IN0
a[2] => mux21[2].a1.IN0
a[3] => mux21[3].a1.IN0
a[4] => mux21[4].a1.IN0
a[5] => mux21[5].a1.IN0
a[6] => mux21[6].a1.IN0
a[7] => mux21[7].a1.IN0
a[8] => mux21[8].a1.IN0
a[9] => mux21[9].a1.IN0
a[10] => mux21[10].a1.IN0
a[11] => mux21[11].a1.IN0
a[12] => mux21[12].a1.IN0
a[13] => mux21[13].a1.IN0
a[14] => mux21[14].a1.IN0
a[15] => mux21[15].a1.IN0
a[16] => mux21[16].a1.IN0
a[17] => mux21[17].a1.IN0
a[18] => mux21[18].a1.IN0
a[19] => mux21[19].a1.IN0
a[20] => mux21[20].a1.IN0
a[21] => mux21[21].a1.IN0
a[22] => mux21[22].a1.IN0
a[23] => mux21[23].a1.IN0
a[24] => mux21[24].a1.IN0
a[25] => mux21[25].a1.IN0
a[26] => mux21[26].a1.IN0
a[27] => mux21[27].a1.IN0
a[28] => mux21[28].a1.IN0
a[29] => mux21[29].a1.IN0
a[30] => mux21[30].a1.IN0
a[31] => mux21[31].a1.IN0
b[0] => mux21[0].a2.IN1
b[1] => mux21[1].a2.IN1
b[2] => mux21[2].a2.IN1
b[3] => mux21[3].a2.IN1
b[4] => mux21[4].a2.IN1
b[5] => mux21[5].a2.IN1
b[6] => mux21[6].a2.IN1
b[7] => mux21[7].a2.IN1
b[8] => mux21[8].a2.IN1
b[9] => mux21[9].a2.IN1
b[10] => mux21[10].a2.IN1
b[11] => mux21[11].a2.IN1
b[12] => mux21[12].a2.IN1
b[13] => mux21[13].a2.IN1
b[14] => mux21[14].a2.IN1
b[15] => mux21[15].a2.IN1
b[16] => mux21[16].a2.IN1
b[17] => mux21[17].a2.IN1
b[18] => mux21[18].a2.IN1
b[19] => mux21[19].a2.IN1
b[20] => mux21[20].a2.IN1
b[21] => mux21[21].a2.IN1
b[22] => mux21[22].a2.IN1
b[23] => mux21[23].a2.IN1
b[24] => mux21[24].a2.IN1
b[25] => mux21[25].a2.IN1
b[26] => mux21[26].a2.IN1
b[27] => mux21[27].a2.IN1
b[28] => mux21[28].a2.IN1
b[29] => mux21[29].a2.IN1
b[30] => mux21[30].a2.IN1
b[31] => mux21[31].a2.IN1
sel => n2.DATAIN
sel => mux21[0].a1.IN1
sel => mux21[1].a1.IN1
sel => mux21[2].a1.IN1
sel => mux21[3].a1.IN1
sel => mux21[4].a1.IN1
sel => mux21[5].a1.IN1
sel => mux21[6].a1.IN1
sel => mux21[7].a1.IN1
sel => mux21[8].a1.IN1
sel => mux21[9].a1.IN1
sel => mux21[10].a1.IN1
sel => mux21[11].a1.IN1
sel => mux21[12].a1.IN1
sel => mux21[13].a1.IN1
sel => mux21[14].a1.IN1
sel => mux21[15].a1.IN1
sel => mux21[16].a1.IN1
sel => mux21[17].a1.IN1
sel => mux21[18].a1.IN1
sel => mux21[19].a1.IN1
sel => mux21[20].a1.IN1
sel => mux21[21].a1.IN1
sel => mux21[22].a1.IN1
sel => mux21[23].a1.IN1
sel => mux21[24].a1.IN1
sel => mux21[25].a1.IN1
sel => mux21[26].a1.IN1
sel => mux21[27].a1.IN1
sel => mux21[28].a1.IN1
sel => mux21[29].a1.IN1
sel => mux21[30].a1.IN1
sel => mux21[31].a1.IN1


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|mux32_5:rmm1|mux2_1:mLevel2[2].level2
c[0] <= mux21[0].out.DB_MAX_OUTPUT_PORT_TYPE
c[1] <= mux21[1].out.DB_MAX_OUTPUT_PORT_TYPE
c[2] <= mux21[2].out.DB_MAX_OUTPUT_PORT_TYPE
c[3] <= mux21[3].out.DB_MAX_OUTPUT_PORT_TYPE
c[4] <= mux21[4].out.DB_MAX_OUTPUT_PORT_TYPE
c[5] <= mux21[5].out.DB_MAX_OUTPUT_PORT_TYPE
c[6] <= mux21[6].out.DB_MAX_OUTPUT_PORT_TYPE
c[7] <= mux21[7].out.DB_MAX_OUTPUT_PORT_TYPE
c[8] <= mux21[8].out.DB_MAX_OUTPUT_PORT_TYPE
c[9] <= mux21[9].out.DB_MAX_OUTPUT_PORT_TYPE
c[10] <= mux21[10].out.DB_MAX_OUTPUT_PORT_TYPE
c[11] <= mux21[11].out.DB_MAX_OUTPUT_PORT_TYPE
c[12] <= mux21[12].out.DB_MAX_OUTPUT_PORT_TYPE
c[13] <= mux21[13].out.DB_MAX_OUTPUT_PORT_TYPE
c[14] <= mux21[14].out.DB_MAX_OUTPUT_PORT_TYPE
c[15] <= mux21[15].out.DB_MAX_OUTPUT_PORT_TYPE
c[16] <= mux21[16].out.DB_MAX_OUTPUT_PORT_TYPE
c[17] <= mux21[17].out.DB_MAX_OUTPUT_PORT_TYPE
c[18] <= mux21[18].out.DB_MAX_OUTPUT_PORT_TYPE
c[19] <= mux21[19].out.DB_MAX_OUTPUT_PORT_TYPE
c[20] <= mux21[20].out.DB_MAX_OUTPUT_PORT_TYPE
c[21] <= mux21[21].out.DB_MAX_OUTPUT_PORT_TYPE
c[22] <= mux21[22].out.DB_MAX_OUTPUT_PORT_TYPE
c[23] <= mux21[23].out.DB_MAX_OUTPUT_PORT_TYPE
c[24] <= mux21[24].out.DB_MAX_OUTPUT_PORT_TYPE
c[25] <= mux21[25].out.DB_MAX_OUTPUT_PORT_TYPE
c[26] <= mux21[26].out.DB_MAX_OUTPUT_PORT_TYPE
c[27] <= mux21[27].out.DB_MAX_OUTPUT_PORT_TYPE
c[28] <= mux21[28].out.DB_MAX_OUTPUT_PORT_TYPE
c[29] <= mux21[29].out.DB_MAX_OUTPUT_PORT_TYPE
c[30] <= mux21[30].out.DB_MAX_OUTPUT_PORT_TYPE
c[31] <= mux21[31].out.DB_MAX_OUTPUT_PORT_TYPE
a[0] => mux21[0].a1.IN0
a[1] => mux21[1].a1.IN0
a[2] => mux21[2].a1.IN0
a[3] => mux21[3].a1.IN0
a[4] => mux21[4].a1.IN0
a[5] => mux21[5].a1.IN0
a[6] => mux21[6].a1.IN0
a[7] => mux21[7].a1.IN0
a[8] => mux21[8].a1.IN0
a[9] => mux21[9].a1.IN0
a[10] => mux21[10].a1.IN0
a[11] => mux21[11].a1.IN0
a[12] => mux21[12].a1.IN0
a[13] => mux21[13].a1.IN0
a[14] => mux21[14].a1.IN0
a[15] => mux21[15].a1.IN0
a[16] => mux21[16].a1.IN0
a[17] => mux21[17].a1.IN0
a[18] => mux21[18].a1.IN0
a[19] => mux21[19].a1.IN0
a[20] => mux21[20].a1.IN0
a[21] => mux21[21].a1.IN0
a[22] => mux21[22].a1.IN0
a[23] => mux21[23].a1.IN0
a[24] => mux21[24].a1.IN0
a[25] => mux21[25].a1.IN0
a[26] => mux21[26].a1.IN0
a[27] => mux21[27].a1.IN0
a[28] => mux21[28].a1.IN0
a[29] => mux21[29].a1.IN0
a[30] => mux21[30].a1.IN0
a[31] => mux21[31].a1.IN0
b[0] => mux21[0].a2.IN1
b[1] => mux21[1].a2.IN1
b[2] => mux21[2].a2.IN1
b[3] => mux21[3].a2.IN1
b[4] => mux21[4].a2.IN1
b[5] => mux21[5].a2.IN1
b[6] => mux21[6].a2.IN1
b[7] => mux21[7].a2.IN1
b[8] => mux21[8].a2.IN1
b[9] => mux21[9].a2.IN1
b[10] => mux21[10].a2.IN1
b[11] => mux21[11].a2.IN1
b[12] => mux21[12].a2.IN1
b[13] => mux21[13].a2.IN1
b[14] => mux21[14].a2.IN1
b[15] => mux21[15].a2.IN1
b[16] => mux21[16].a2.IN1
b[17] => mux21[17].a2.IN1
b[18] => mux21[18].a2.IN1
b[19] => mux21[19].a2.IN1
b[20] => mux21[20].a2.IN1
b[21] => mux21[21].a2.IN1
b[22] => mux21[22].a2.IN1
b[23] => mux21[23].a2.IN1
b[24] => mux21[24].a2.IN1
b[25] => mux21[25].a2.IN1
b[26] => mux21[26].a2.IN1
b[27] => mux21[27].a2.IN1
b[28] => mux21[28].a2.IN1
b[29] => mux21[29].a2.IN1
b[30] => mux21[30].a2.IN1
b[31] => mux21[31].a2.IN1
sel => n2.DATAIN
sel => mux21[0].a1.IN1
sel => mux21[1].a1.IN1
sel => mux21[2].a1.IN1
sel => mux21[3].a1.IN1
sel => mux21[4].a1.IN1
sel => mux21[5].a1.IN1
sel => mux21[6].a1.IN1
sel => mux21[7].a1.IN1
sel => mux21[8].a1.IN1
sel => mux21[9].a1.IN1
sel => mux21[10].a1.IN1
sel => mux21[11].a1.IN1
sel => mux21[12].a1.IN1
sel => mux21[13].a1.IN1
sel => mux21[14].a1.IN1
sel => mux21[15].a1.IN1
sel => mux21[16].a1.IN1
sel => mux21[17].a1.IN1
sel => mux21[18].a1.IN1
sel => mux21[19].a1.IN1
sel => mux21[20].a1.IN1
sel => mux21[21].a1.IN1
sel => mux21[22].a1.IN1
sel => mux21[23].a1.IN1
sel => mux21[24].a1.IN1
sel => mux21[25].a1.IN1
sel => mux21[26].a1.IN1
sel => mux21[27].a1.IN1
sel => mux21[28].a1.IN1
sel => mux21[29].a1.IN1
sel => mux21[30].a1.IN1
sel => mux21[31].a1.IN1


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|mux32_5:rmm1|mux2_1:mLevel2[3].level2
c[0] <= mux21[0].out.DB_MAX_OUTPUT_PORT_TYPE
c[1] <= mux21[1].out.DB_MAX_OUTPUT_PORT_TYPE
c[2] <= mux21[2].out.DB_MAX_OUTPUT_PORT_TYPE
c[3] <= mux21[3].out.DB_MAX_OUTPUT_PORT_TYPE
c[4] <= mux21[4].out.DB_MAX_OUTPUT_PORT_TYPE
c[5] <= mux21[5].out.DB_MAX_OUTPUT_PORT_TYPE
c[6] <= mux21[6].out.DB_MAX_OUTPUT_PORT_TYPE
c[7] <= mux21[7].out.DB_MAX_OUTPUT_PORT_TYPE
c[8] <= mux21[8].out.DB_MAX_OUTPUT_PORT_TYPE
c[9] <= mux21[9].out.DB_MAX_OUTPUT_PORT_TYPE
c[10] <= mux21[10].out.DB_MAX_OUTPUT_PORT_TYPE
c[11] <= mux21[11].out.DB_MAX_OUTPUT_PORT_TYPE
c[12] <= mux21[12].out.DB_MAX_OUTPUT_PORT_TYPE
c[13] <= mux21[13].out.DB_MAX_OUTPUT_PORT_TYPE
c[14] <= mux21[14].out.DB_MAX_OUTPUT_PORT_TYPE
c[15] <= mux21[15].out.DB_MAX_OUTPUT_PORT_TYPE
c[16] <= mux21[16].out.DB_MAX_OUTPUT_PORT_TYPE
c[17] <= mux21[17].out.DB_MAX_OUTPUT_PORT_TYPE
c[18] <= mux21[18].out.DB_MAX_OUTPUT_PORT_TYPE
c[19] <= mux21[19].out.DB_MAX_OUTPUT_PORT_TYPE
c[20] <= mux21[20].out.DB_MAX_OUTPUT_PORT_TYPE
c[21] <= mux21[21].out.DB_MAX_OUTPUT_PORT_TYPE
c[22] <= mux21[22].out.DB_MAX_OUTPUT_PORT_TYPE
c[23] <= mux21[23].out.DB_MAX_OUTPUT_PORT_TYPE
c[24] <= mux21[24].out.DB_MAX_OUTPUT_PORT_TYPE
c[25] <= mux21[25].out.DB_MAX_OUTPUT_PORT_TYPE
c[26] <= mux21[26].out.DB_MAX_OUTPUT_PORT_TYPE
c[27] <= mux21[27].out.DB_MAX_OUTPUT_PORT_TYPE
c[28] <= mux21[28].out.DB_MAX_OUTPUT_PORT_TYPE
c[29] <= mux21[29].out.DB_MAX_OUTPUT_PORT_TYPE
c[30] <= mux21[30].out.DB_MAX_OUTPUT_PORT_TYPE
c[31] <= mux21[31].out.DB_MAX_OUTPUT_PORT_TYPE
a[0] => mux21[0].a1.IN0
a[1] => mux21[1].a1.IN0
a[2] => mux21[2].a1.IN0
a[3] => mux21[3].a1.IN0
a[4] => mux21[4].a1.IN0
a[5] => mux21[5].a1.IN0
a[6] => mux21[6].a1.IN0
a[7] => mux21[7].a1.IN0
a[8] => mux21[8].a1.IN0
a[9] => mux21[9].a1.IN0
a[10] => mux21[10].a1.IN0
a[11] => mux21[11].a1.IN0
a[12] => mux21[12].a1.IN0
a[13] => mux21[13].a1.IN0
a[14] => mux21[14].a1.IN0
a[15] => mux21[15].a1.IN0
a[16] => mux21[16].a1.IN0
a[17] => mux21[17].a1.IN0
a[18] => mux21[18].a1.IN0
a[19] => mux21[19].a1.IN0
a[20] => mux21[20].a1.IN0
a[21] => mux21[21].a1.IN0
a[22] => mux21[22].a1.IN0
a[23] => mux21[23].a1.IN0
a[24] => mux21[24].a1.IN0
a[25] => mux21[25].a1.IN0
a[26] => mux21[26].a1.IN0
a[27] => mux21[27].a1.IN0
a[28] => mux21[28].a1.IN0
a[29] => mux21[29].a1.IN0
a[30] => mux21[30].a1.IN0
a[31] => mux21[31].a1.IN0
b[0] => mux21[0].a2.IN1
b[1] => mux21[1].a2.IN1
b[2] => mux21[2].a2.IN1
b[3] => mux21[3].a2.IN1
b[4] => mux21[4].a2.IN1
b[5] => mux21[5].a2.IN1
b[6] => mux21[6].a2.IN1
b[7] => mux21[7].a2.IN1
b[8] => mux21[8].a2.IN1
b[9] => mux21[9].a2.IN1
b[10] => mux21[10].a2.IN1
b[11] => mux21[11].a2.IN1
b[12] => mux21[12].a2.IN1
b[13] => mux21[13].a2.IN1
b[14] => mux21[14].a2.IN1
b[15] => mux21[15].a2.IN1
b[16] => mux21[16].a2.IN1
b[17] => mux21[17].a2.IN1
b[18] => mux21[18].a2.IN1
b[19] => mux21[19].a2.IN1
b[20] => mux21[20].a2.IN1
b[21] => mux21[21].a2.IN1
b[22] => mux21[22].a2.IN1
b[23] => mux21[23].a2.IN1
b[24] => mux21[24].a2.IN1
b[25] => mux21[25].a2.IN1
b[26] => mux21[26].a2.IN1
b[27] => mux21[27].a2.IN1
b[28] => mux21[28].a2.IN1
b[29] => mux21[29].a2.IN1
b[30] => mux21[30].a2.IN1
b[31] => mux21[31].a2.IN1
sel => n2.DATAIN
sel => mux21[0].a1.IN1
sel => mux21[1].a1.IN1
sel => mux21[2].a1.IN1
sel => mux21[3].a1.IN1
sel => mux21[4].a1.IN1
sel => mux21[5].a1.IN1
sel => mux21[6].a1.IN1
sel => mux21[7].a1.IN1
sel => mux21[8].a1.IN1
sel => mux21[9].a1.IN1
sel => mux21[10].a1.IN1
sel => mux21[11].a1.IN1
sel => mux21[12].a1.IN1
sel => mux21[13].a1.IN1
sel => mux21[14].a1.IN1
sel => mux21[15].a1.IN1
sel => mux21[16].a1.IN1
sel => mux21[17].a1.IN1
sel => mux21[18].a1.IN1
sel => mux21[19].a1.IN1
sel => mux21[20].a1.IN1
sel => mux21[21].a1.IN1
sel => mux21[22].a1.IN1
sel => mux21[23].a1.IN1
sel => mux21[24].a1.IN1
sel => mux21[25].a1.IN1
sel => mux21[26].a1.IN1
sel => mux21[27].a1.IN1
sel => mux21[28].a1.IN1
sel => mux21[29].a1.IN1
sel => mux21[30].a1.IN1
sel => mux21[31].a1.IN1


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|mux32_5:rmm1|mux2_1:mux3_0
c[0] <= mux21[0].out.DB_MAX_OUTPUT_PORT_TYPE
c[1] <= mux21[1].out.DB_MAX_OUTPUT_PORT_TYPE
c[2] <= mux21[2].out.DB_MAX_OUTPUT_PORT_TYPE
c[3] <= mux21[3].out.DB_MAX_OUTPUT_PORT_TYPE
c[4] <= mux21[4].out.DB_MAX_OUTPUT_PORT_TYPE
c[5] <= mux21[5].out.DB_MAX_OUTPUT_PORT_TYPE
c[6] <= mux21[6].out.DB_MAX_OUTPUT_PORT_TYPE
c[7] <= mux21[7].out.DB_MAX_OUTPUT_PORT_TYPE
c[8] <= mux21[8].out.DB_MAX_OUTPUT_PORT_TYPE
c[9] <= mux21[9].out.DB_MAX_OUTPUT_PORT_TYPE
c[10] <= mux21[10].out.DB_MAX_OUTPUT_PORT_TYPE
c[11] <= mux21[11].out.DB_MAX_OUTPUT_PORT_TYPE
c[12] <= mux21[12].out.DB_MAX_OUTPUT_PORT_TYPE
c[13] <= mux21[13].out.DB_MAX_OUTPUT_PORT_TYPE
c[14] <= mux21[14].out.DB_MAX_OUTPUT_PORT_TYPE
c[15] <= mux21[15].out.DB_MAX_OUTPUT_PORT_TYPE
c[16] <= mux21[16].out.DB_MAX_OUTPUT_PORT_TYPE
c[17] <= mux21[17].out.DB_MAX_OUTPUT_PORT_TYPE
c[18] <= mux21[18].out.DB_MAX_OUTPUT_PORT_TYPE
c[19] <= mux21[19].out.DB_MAX_OUTPUT_PORT_TYPE
c[20] <= mux21[20].out.DB_MAX_OUTPUT_PORT_TYPE
c[21] <= mux21[21].out.DB_MAX_OUTPUT_PORT_TYPE
c[22] <= mux21[22].out.DB_MAX_OUTPUT_PORT_TYPE
c[23] <= mux21[23].out.DB_MAX_OUTPUT_PORT_TYPE
c[24] <= mux21[24].out.DB_MAX_OUTPUT_PORT_TYPE
c[25] <= mux21[25].out.DB_MAX_OUTPUT_PORT_TYPE
c[26] <= mux21[26].out.DB_MAX_OUTPUT_PORT_TYPE
c[27] <= mux21[27].out.DB_MAX_OUTPUT_PORT_TYPE
c[28] <= mux21[28].out.DB_MAX_OUTPUT_PORT_TYPE
c[29] <= mux21[29].out.DB_MAX_OUTPUT_PORT_TYPE
c[30] <= mux21[30].out.DB_MAX_OUTPUT_PORT_TYPE
c[31] <= mux21[31].out.DB_MAX_OUTPUT_PORT_TYPE
a[0] => mux21[0].a1.IN0
a[1] => mux21[1].a1.IN0
a[2] => mux21[2].a1.IN0
a[3] => mux21[3].a1.IN0
a[4] => mux21[4].a1.IN0
a[5] => mux21[5].a1.IN0
a[6] => mux21[6].a1.IN0
a[7] => mux21[7].a1.IN0
a[8] => mux21[8].a1.IN0
a[9] => mux21[9].a1.IN0
a[10] => mux21[10].a1.IN0
a[11] => mux21[11].a1.IN0
a[12] => mux21[12].a1.IN0
a[13] => mux21[13].a1.IN0
a[14] => mux21[14].a1.IN0
a[15] => mux21[15].a1.IN0
a[16] => mux21[16].a1.IN0
a[17] => mux21[17].a1.IN0
a[18] => mux21[18].a1.IN0
a[19] => mux21[19].a1.IN0
a[20] => mux21[20].a1.IN0
a[21] => mux21[21].a1.IN0
a[22] => mux21[22].a1.IN0
a[23] => mux21[23].a1.IN0
a[24] => mux21[24].a1.IN0
a[25] => mux21[25].a1.IN0
a[26] => mux21[26].a1.IN0
a[27] => mux21[27].a1.IN0
a[28] => mux21[28].a1.IN0
a[29] => mux21[29].a1.IN0
a[30] => mux21[30].a1.IN0
a[31] => mux21[31].a1.IN0
b[0] => mux21[0].a2.IN1
b[1] => mux21[1].a2.IN1
b[2] => mux21[2].a2.IN1
b[3] => mux21[3].a2.IN1
b[4] => mux21[4].a2.IN1
b[5] => mux21[5].a2.IN1
b[6] => mux21[6].a2.IN1
b[7] => mux21[7].a2.IN1
b[8] => mux21[8].a2.IN1
b[9] => mux21[9].a2.IN1
b[10] => mux21[10].a2.IN1
b[11] => mux21[11].a2.IN1
b[12] => mux21[12].a2.IN1
b[13] => mux21[13].a2.IN1
b[14] => mux21[14].a2.IN1
b[15] => mux21[15].a2.IN1
b[16] => mux21[16].a2.IN1
b[17] => mux21[17].a2.IN1
b[18] => mux21[18].a2.IN1
b[19] => mux21[19].a2.IN1
b[20] => mux21[20].a2.IN1
b[21] => mux21[21].a2.IN1
b[22] => mux21[22].a2.IN1
b[23] => mux21[23].a2.IN1
b[24] => mux21[24].a2.IN1
b[25] => mux21[25].a2.IN1
b[26] => mux21[26].a2.IN1
b[27] => mux21[27].a2.IN1
b[28] => mux21[28].a2.IN1
b[29] => mux21[29].a2.IN1
b[30] => mux21[30].a2.IN1
b[31] => mux21[31].a2.IN1
sel => n2.DATAIN
sel => mux21[0].a1.IN1
sel => mux21[1].a1.IN1
sel => mux21[2].a1.IN1
sel => mux21[3].a1.IN1
sel => mux21[4].a1.IN1
sel => mux21[5].a1.IN1
sel => mux21[6].a1.IN1
sel => mux21[7].a1.IN1
sel => mux21[8].a1.IN1
sel => mux21[9].a1.IN1
sel => mux21[10].a1.IN1
sel => mux21[11].a1.IN1
sel => mux21[12].a1.IN1
sel => mux21[13].a1.IN1
sel => mux21[14].a1.IN1
sel => mux21[15].a1.IN1
sel => mux21[16].a1.IN1
sel => mux21[17].a1.IN1
sel => mux21[18].a1.IN1
sel => mux21[19].a1.IN1
sel => mux21[20].a1.IN1
sel => mux21[21].a1.IN1
sel => mux21[22].a1.IN1
sel => mux21[23].a1.IN1
sel => mux21[24].a1.IN1
sel => mux21[25].a1.IN1
sel => mux21[26].a1.IN1
sel => mux21[27].a1.IN1
sel => mux21[28].a1.IN1
sel => mux21[29].a1.IN1
sel => mux21[30].a1.IN1
sel => mux21[31].a1.IN1


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|mux32_5:rmm1|mux2_1:mux3_1
c[0] <= mux21[0].out.DB_MAX_OUTPUT_PORT_TYPE
c[1] <= mux21[1].out.DB_MAX_OUTPUT_PORT_TYPE
c[2] <= mux21[2].out.DB_MAX_OUTPUT_PORT_TYPE
c[3] <= mux21[3].out.DB_MAX_OUTPUT_PORT_TYPE
c[4] <= mux21[4].out.DB_MAX_OUTPUT_PORT_TYPE
c[5] <= mux21[5].out.DB_MAX_OUTPUT_PORT_TYPE
c[6] <= mux21[6].out.DB_MAX_OUTPUT_PORT_TYPE
c[7] <= mux21[7].out.DB_MAX_OUTPUT_PORT_TYPE
c[8] <= mux21[8].out.DB_MAX_OUTPUT_PORT_TYPE
c[9] <= mux21[9].out.DB_MAX_OUTPUT_PORT_TYPE
c[10] <= mux21[10].out.DB_MAX_OUTPUT_PORT_TYPE
c[11] <= mux21[11].out.DB_MAX_OUTPUT_PORT_TYPE
c[12] <= mux21[12].out.DB_MAX_OUTPUT_PORT_TYPE
c[13] <= mux21[13].out.DB_MAX_OUTPUT_PORT_TYPE
c[14] <= mux21[14].out.DB_MAX_OUTPUT_PORT_TYPE
c[15] <= mux21[15].out.DB_MAX_OUTPUT_PORT_TYPE
c[16] <= mux21[16].out.DB_MAX_OUTPUT_PORT_TYPE
c[17] <= mux21[17].out.DB_MAX_OUTPUT_PORT_TYPE
c[18] <= mux21[18].out.DB_MAX_OUTPUT_PORT_TYPE
c[19] <= mux21[19].out.DB_MAX_OUTPUT_PORT_TYPE
c[20] <= mux21[20].out.DB_MAX_OUTPUT_PORT_TYPE
c[21] <= mux21[21].out.DB_MAX_OUTPUT_PORT_TYPE
c[22] <= mux21[22].out.DB_MAX_OUTPUT_PORT_TYPE
c[23] <= mux21[23].out.DB_MAX_OUTPUT_PORT_TYPE
c[24] <= mux21[24].out.DB_MAX_OUTPUT_PORT_TYPE
c[25] <= mux21[25].out.DB_MAX_OUTPUT_PORT_TYPE
c[26] <= mux21[26].out.DB_MAX_OUTPUT_PORT_TYPE
c[27] <= mux21[27].out.DB_MAX_OUTPUT_PORT_TYPE
c[28] <= mux21[28].out.DB_MAX_OUTPUT_PORT_TYPE
c[29] <= mux21[29].out.DB_MAX_OUTPUT_PORT_TYPE
c[30] <= mux21[30].out.DB_MAX_OUTPUT_PORT_TYPE
c[31] <= mux21[31].out.DB_MAX_OUTPUT_PORT_TYPE
a[0] => mux21[0].a1.IN0
a[1] => mux21[1].a1.IN0
a[2] => mux21[2].a1.IN0
a[3] => mux21[3].a1.IN0
a[4] => mux21[4].a1.IN0
a[5] => mux21[5].a1.IN0
a[6] => mux21[6].a1.IN0
a[7] => mux21[7].a1.IN0
a[8] => mux21[8].a1.IN0
a[9] => mux21[9].a1.IN0
a[10] => mux21[10].a1.IN0
a[11] => mux21[11].a1.IN0
a[12] => mux21[12].a1.IN0
a[13] => mux21[13].a1.IN0
a[14] => mux21[14].a1.IN0
a[15] => mux21[15].a1.IN0
a[16] => mux21[16].a1.IN0
a[17] => mux21[17].a1.IN0
a[18] => mux21[18].a1.IN0
a[19] => mux21[19].a1.IN0
a[20] => mux21[20].a1.IN0
a[21] => mux21[21].a1.IN0
a[22] => mux21[22].a1.IN0
a[23] => mux21[23].a1.IN0
a[24] => mux21[24].a1.IN0
a[25] => mux21[25].a1.IN0
a[26] => mux21[26].a1.IN0
a[27] => mux21[27].a1.IN0
a[28] => mux21[28].a1.IN0
a[29] => mux21[29].a1.IN0
a[30] => mux21[30].a1.IN0
a[31] => mux21[31].a1.IN0
b[0] => mux21[0].a2.IN1
b[1] => mux21[1].a2.IN1
b[2] => mux21[2].a2.IN1
b[3] => mux21[3].a2.IN1
b[4] => mux21[4].a2.IN1
b[5] => mux21[5].a2.IN1
b[6] => mux21[6].a2.IN1
b[7] => mux21[7].a2.IN1
b[8] => mux21[8].a2.IN1
b[9] => mux21[9].a2.IN1
b[10] => mux21[10].a2.IN1
b[11] => mux21[11].a2.IN1
b[12] => mux21[12].a2.IN1
b[13] => mux21[13].a2.IN1
b[14] => mux21[14].a2.IN1
b[15] => mux21[15].a2.IN1
b[16] => mux21[16].a2.IN1
b[17] => mux21[17].a2.IN1
b[18] => mux21[18].a2.IN1
b[19] => mux21[19].a2.IN1
b[20] => mux21[20].a2.IN1
b[21] => mux21[21].a2.IN1
b[22] => mux21[22].a2.IN1
b[23] => mux21[23].a2.IN1
b[24] => mux21[24].a2.IN1
b[25] => mux21[25].a2.IN1
b[26] => mux21[26].a2.IN1
b[27] => mux21[27].a2.IN1
b[28] => mux21[28].a2.IN1
b[29] => mux21[29].a2.IN1
b[30] => mux21[30].a2.IN1
b[31] => mux21[31].a2.IN1
sel => n2.DATAIN
sel => mux21[0].a1.IN1
sel => mux21[1].a1.IN1
sel => mux21[2].a1.IN1
sel => mux21[3].a1.IN1
sel => mux21[4].a1.IN1
sel => mux21[5].a1.IN1
sel => mux21[6].a1.IN1
sel => mux21[7].a1.IN1
sel => mux21[8].a1.IN1
sel => mux21[9].a1.IN1
sel => mux21[10].a1.IN1
sel => mux21[11].a1.IN1
sel => mux21[12].a1.IN1
sel => mux21[13].a1.IN1
sel => mux21[14].a1.IN1
sel => mux21[15].a1.IN1
sel => mux21[16].a1.IN1
sel => mux21[17].a1.IN1
sel => mux21[18].a1.IN1
sel => mux21[19].a1.IN1
sel => mux21[20].a1.IN1
sel => mux21[21].a1.IN1
sel => mux21[22].a1.IN1
sel => mux21[23].a1.IN1
sel => mux21[24].a1.IN1
sel => mux21[25].a1.IN1
sel => mux21[26].a1.IN1
sel => mux21[27].a1.IN1
sel => mux21[28].a1.IN1
sel => mux21[29].a1.IN1
sel => mux21[30].a1.IN1
sel => mux21[31].a1.IN1


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|registerFile:regfile|mux32_5:rmm1|mux2_1:mux4_0
c[0] <= mux21[0].out.DB_MAX_OUTPUT_PORT_TYPE
c[1] <= mux21[1].out.DB_MAX_OUTPUT_PORT_TYPE
c[2] <= mux21[2].out.DB_MAX_OUTPUT_PORT_TYPE
c[3] <= mux21[3].out.DB_MAX_OUTPUT_PORT_TYPE
c[4] <= mux21[4].out.DB_MAX_OUTPUT_PORT_TYPE
c[5] <= mux21[5].out.DB_MAX_OUTPUT_PORT_TYPE
c[6] <= mux21[6].out.DB_MAX_OUTPUT_PORT_TYPE
c[7] <= mux21[7].out.DB_MAX_OUTPUT_PORT_TYPE
c[8] <= mux21[8].out.DB_MAX_OUTPUT_PORT_TYPE
c[9] <= mux21[9].out.DB_MAX_OUTPUT_PORT_TYPE
c[10] <= mux21[10].out.DB_MAX_OUTPUT_PORT_TYPE
c[11] <= mux21[11].out.DB_MAX_OUTPUT_PORT_TYPE
c[12] <= mux21[12].out.DB_MAX_OUTPUT_PORT_TYPE
c[13] <= mux21[13].out.DB_MAX_OUTPUT_PORT_TYPE
c[14] <= mux21[14].out.DB_MAX_OUTPUT_PORT_TYPE
c[15] <= mux21[15].out.DB_MAX_OUTPUT_PORT_TYPE
c[16] <= mux21[16].out.DB_MAX_OUTPUT_PORT_TYPE
c[17] <= mux21[17].out.DB_MAX_OUTPUT_PORT_TYPE
c[18] <= mux21[18].out.DB_MAX_OUTPUT_PORT_TYPE
c[19] <= mux21[19].out.DB_MAX_OUTPUT_PORT_TYPE
c[20] <= mux21[20].out.DB_MAX_OUTPUT_PORT_TYPE
c[21] <= mux21[21].out.DB_MAX_OUTPUT_PORT_TYPE
c[22] <= mux21[22].out.DB_MAX_OUTPUT_PORT_TYPE
c[23] <= mux21[23].out.DB_MAX_OUTPUT_PORT_TYPE
c[24] <= mux21[24].out.DB_MAX_OUTPUT_PORT_TYPE
c[25] <= mux21[25].out.DB_MAX_OUTPUT_PORT_TYPE
c[26] <= mux21[26].out.DB_MAX_OUTPUT_PORT_TYPE
c[27] <= mux21[27].out.DB_MAX_OUTPUT_PORT_TYPE
c[28] <= mux21[28].out.DB_MAX_OUTPUT_PORT_TYPE
c[29] <= mux21[29].out.DB_MAX_OUTPUT_PORT_TYPE
c[30] <= mux21[30].out.DB_MAX_OUTPUT_PORT_TYPE
c[31] <= mux21[31].out.DB_MAX_OUTPUT_PORT_TYPE
a[0] => mux21[0].a1.IN0
a[1] => mux21[1].a1.IN0
a[2] => mux21[2].a1.IN0
a[3] => mux21[3].a1.IN0
a[4] => mux21[4].a1.IN0
a[5] => mux21[5].a1.IN0
a[6] => mux21[6].a1.IN0
a[7] => mux21[7].a1.IN0
a[8] => mux21[8].a1.IN0
a[9] => mux21[9].a1.IN0
a[10] => mux21[10].a1.IN0
a[11] => mux21[11].a1.IN0
a[12] => mux21[12].a1.IN0
a[13] => mux21[13].a1.IN0
a[14] => mux21[14].a1.IN0
a[15] => mux21[15].a1.IN0
a[16] => mux21[16].a1.IN0
a[17] => mux21[17].a1.IN0
a[18] => mux21[18].a1.IN0
a[19] => mux21[19].a1.IN0
a[20] => mux21[20].a1.IN0
a[21] => mux21[21].a1.IN0
a[22] => mux21[22].a1.IN0
a[23] => mux21[23].a1.IN0
a[24] => mux21[24].a1.IN0
a[25] => mux21[25].a1.IN0
a[26] => mux21[26].a1.IN0
a[27] => mux21[27].a1.IN0
a[28] => mux21[28].a1.IN0
a[29] => mux21[29].a1.IN0
a[30] => mux21[30].a1.IN0
a[31] => mux21[31].a1.IN0
b[0] => mux21[0].a2.IN1
b[1] => mux21[1].a2.IN1
b[2] => mux21[2].a2.IN1
b[3] => mux21[3].a2.IN1
b[4] => mux21[4].a2.IN1
b[5] => mux21[5].a2.IN1
b[6] => mux21[6].a2.IN1
b[7] => mux21[7].a2.IN1
b[8] => mux21[8].a2.IN1
b[9] => mux21[9].a2.IN1
b[10] => mux21[10].a2.IN1
b[11] => mux21[11].a2.IN1
b[12] => mux21[12].a2.IN1
b[13] => mux21[13].a2.IN1
b[14] => mux21[14].a2.IN1
b[15] => mux21[15].a2.IN1
b[16] => mux21[16].a2.IN1
b[17] => mux21[17].a2.IN1
b[18] => mux21[18].a2.IN1
b[19] => mux21[19].a2.IN1
b[20] => mux21[20].a2.IN1
b[21] => mux21[21].a2.IN1
b[22] => mux21[22].a2.IN1
b[23] => mux21[23].a2.IN1
b[24] => mux21[24].a2.IN1
b[25] => mux21[25].a2.IN1
b[26] => mux21[26].a2.IN1
b[27] => mux21[27].a2.IN1
b[28] => mux21[28].a2.IN1
b[29] => mux21[29].a2.IN1
b[30] => mux21[30].a2.IN1
b[31] => mux21[31].a2.IN1
sel => n2.DATAIN
sel => mux21[0].a1.IN1
sel => mux21[1].a1.IN1
sel => mux21[2].a1.IN1
sel => mux21[3].a1.IN1
sel => mux21[4].a1.IN1
sel => mux21[5].a1.IN1
sel => mux21[6].a1.IN1
sel => mux21[7].a1.IN1
sel => mux21[8].a1.IN1
sel => mux21[9].a1.IN1
sel => mux21[10].a1.IN1
sel => mux21[11].a1.IN1
sel => mux21[12].a1.IN1
sel => mux21[13].a1.IN1
sel => mux21[14].a1.IN1
sel => mux21[15].a1.IN1
sel => mux21[16].a1.IN1
sel => mux21[17].a1.IN1
sel => mux21[18].a1.IN1
sel => mux21[19].a1.IN1
sel => mux21[20].a1.IN1
sel => mux21[21].a1.IN1
sel => mux21[22].a1.IN1
sel => mux21[23].a1.IN1
sel => mux21[24].a1.IN1
sel => mux21[25].a1.IN1
sel => mux21[26].a1.IN1
sel => mux21[27].a1.IN1
sel => mux21[28].a1.IN1
sel => mux21[29].a1.IN1
sel => mux21[30].a1.IN1
sel => mux21[31].a1.IN1


|DE1_SoC|cpuCore:cpu|ID:instruction_decoder|signExtended:se
out[0] <= in[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= in[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= in[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= in[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= in[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= in[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= in[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= in[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= in[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= in[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= in[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= in[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= in[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= in[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= in[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= in[15].DB_MAX_OUTPUT_PORT_TYPE
out[16] <= in[15].DB_MAX_OUTPUT_PORT_TYPE
out[17] <= in[15].DB_MAX_OUTPUT_PORT_TYPE
out[18] <= in[15].DB_MAX_OUTPUT_PORT_TYPE
out[19] <= in[15].DB_MAX_OUTPUT_PORT_TYPE
out[20] <= in[15].DB_MAX_OUTPUT_PORT_TYPE
out[21] <= in[15].DB_MAX_OUTPUT_PORT_TYPE
out[22] <= in[15].DB_MAX_OUTPUT_PORT_TYPE
out[23] <= in[15].DB_MAX_OUTPUT_PORT_TYPE
out[24] <= in[15].DB_MAX_OUTPUT_PORT_TYPE
out[25] <= in[15].DB_MAX_OUTPUT_PORT_TYPE
out[26] <= in[15].DB_MAX_OUTPUT_PORT_TYPE
out[27] <= in[15].DB_MAX_OUTPUT_PORT_TYPE
out[28] <= in[15].DB_MAX_OUTPUT_PORT_TYPE
out[29] <= in[15].DB_MAX_OUTPUT_PORT_TYPE
out[30] <= in[15].DB_MAX_OUTPUT_PORT_TYPE
out[31] <= in[15].DB_MAX_OUTPUT_PORT_TYPE
in[0] => out[0].DATAIN
in[1] => out[1].DATAIN
in[2] => out[2].DATAIN
in[3] => out[3].DATAIN
in[4] => out[4].DATAIN
in[5] => out[5].DATAIN
in[6] => out[6].DATAIN
in[7] => out[7].DATAIN
in[8] => out[8].DATAIN
in[9] => out[9].DATAIN
in[10] => out[10].DATAIN
in[11] => out[11].DATAIN
in[12] => out[12].DATAIN
in[13] => out[13].DATAIN
in[14] => out[14].DATAIN
in[15] => out[15].DATAIN
in[15] => out[31].DATAIN
in[15] => out[30].DATAIN
in[15] => out[29].DATAIN
in[15] => out[28].DATAIN
in[15] => out[27].DATAIN
in[15] => out[26].DATAIN
in[15] => out[25].DATAIN
in[15] => out[24].DATAIN
in[15] => out[23].DATAIN
in[15] => out[22].DATAIN
in[15] => out[21].DATAIN
in[15] => out[20].DATAIN
in[15] => out[19].DATAIN
in[15] => out[18].DATAIN
in[15] => out[17].DATAIN
in[15] => out[16].DATAIN


|DE1_SoC|cpuCore:cpu|ID_EX:id_ex
instruction_ex[0] <= instruction_ex[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction_ex[1] <= instruction_ex[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction_ex[2] <= instruction_ex[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction_ex[3] <= instruction_ex[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction_ex[4] <= instruction_ex[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction_ex[5] <= instruction_ex[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction_ex[6] <= instruction_ex[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction_ex[7] <= instruction_ex[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction_ex[8] <= instruction_ex[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction_ex[9] <= instruction_ex[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction_ex[10] <= instruction_ex[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction_ex[11] <= instruction_ex[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction_ex[12] <= instruction_ex[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction_ex[13] <= instruction_ex[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction_ex[14] <= instruction_ex[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction_ex[15] <= instruction_ex[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction_ex[16] <= instruction_ex[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction_ex[17] <= instruction_ex[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction_ex[18] <= instruction_ex[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction_ex[19] <= instruction_ex[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction_ex[20] <= instruction_ex[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction_ex[21] <= instruction_ex[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction_ex[22] <= instruction_ex[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction_ex[23] <= instruction_ex[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction_ex[24] <= instruction_ex[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction_ex[25] <= instruction_ex[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction_ex[26] <= instruction_ex[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction_ex[27] <= instruction_ex[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction_ex[28] <= instruction_ex[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction_ex[29] <= instruction_ex[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction_ex[30] <= instruction_ex[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction_ex[31] <= instruction_ex[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
icm_pc_ex[0] <= icm_pc_ex[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
icm_pc_ex[1] <= icm_pc_ex[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
icm_pc_ex[2] <= icm_pc_ex[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
icm_pc_ex[3] <= icm_pc_ex[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
icm_pc_ex[4] <= icm_pc_ex[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
icm_pc_ex[5] <= icm_pc_ex[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
icm_pc_ex[6] <= icm_pc_ex[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
icm_pc_ex[7] <= icm_pc_ex[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
icm_pc_ex[8] <= icm_pc_ex[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
icm_pc_ex[9] <= icm_pc_ex[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
icm_pc_ex[10] <= icm_pc_ex[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
icm_pc_ex[11] <= icm_pc_ex[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
icm_pc_ex[12] <= icm_pc_ex[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
icm_pc_ex[13] <= icm_pc_ex[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
icm_pc_ex[14] <= icm_pc_ex[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
icm_pc_ex[15] <= icm_pc_ex[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
icm_pc_ex[16] <= icm_pc_ex[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
icm_pc_ex[17] <= icm_pc_ex[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
icm_pc_ex[18] <= icm_pc_ex[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
icm_pc_ex[19] <= icm_pc_ex[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
icm_pc_ex[20] <= icm_pc_ex[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
icm_pc_ex[21] <= icm_pc_ex[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
icm_pc_ex[22] <= icm_pc_ex[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
icm_pc_ex[23] <= icm_pc_ex[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
icm_pc_ex[24] <= icm_pc_ex[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
icm_pc_ex[25] <= icm_pc_ex[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
icm_pc_ex[26] <= icm_pc_ex[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
icm_pc_ex[27] <= icm_pc_ex[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
icm_pc_ex[28] <= icm_pc_ex[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
icm_pc_ex[29] <= icm_pc_ex[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
icm_pc_ex[30] <= icm_pc_ex[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
icm_pc_ex[31] <= icm_pc_ex[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readData1_ex[0] <= readData1_ex[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readData1_ex[1] <= readData1_ex[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readData1_ex[2] <= readData1_ex[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readData1_ex[3] <= readData1_ex[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readData1_ex[4] <= readData1_ex[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readData1_ex[5] <= readData1_ex[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readData1_ex[6] <= readData1_ex[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readData1_ex[7] <= readData1_ex[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readData1_ex[8] <= readData1_ex[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readData1_ex[9] <= readData1_ex[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readData1_ex[10] <= readData1_ex[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readData1_ex[11] <= readData1_ex[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readData1_ex[12] <= readData1_ex[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readData1_ex[13] <= readData1_ex[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readData1_ex[14] <= readData1_ex[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readData1_ex[15] <= readData1_ex[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readData1_ex[16] <= readData1_ex[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readData1_ex[17] <= readData1_ex[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readData1_ex[18] <= readData1_ex[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readData1_ex[19] <= readData1_ex[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readData1_ex[20] <= readData1_ex[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readData1_ex[21] <= readData1_ex[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readData1_ex[22] <= readData1_ex[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readData1_ex[23] <= readData1_ex[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readData1_ex[24] <= readData1_ex[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readData1_ex[25] <= readData1_ex[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readData1_ex[26] <= readData1_ex[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readData1_ex[27] <= readData1_ex[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readData1_ex[28] <= readData1_ex[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readData1_ex[29] <= readData1_ex[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readData1_ex[30] <= readData1_ex[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readData1_ex[31] <= readData1_ex[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readData2_ex[0] <= readData2_ex[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readData2_ex[1] <= readData2_ex[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readData2_ex[2] <= readData2_ex[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readData2_ex[3] <= readData2_ex[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readData2_ex[4] <= readData2_ex[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readData2_ex[5] <= readData2_ex[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readData2_ex[6] <= readData2_ex[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readData2_ex[7] <= readData2_ex[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readData2_ex[8] <= readData2_ex[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readData2_ex[9] <= readData2_ex[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readData2_ex[10] <= readData2_ex[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readData2_ex[11] <= readData2_ex[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readData2_ex[12] <= readData2_ex[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readData2_ex[13] <= readData2_ex[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readData2_ex[14] <= readData2_ex[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readData2_ex[15] <= readData2_ex[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readData2_ex[16] <= readData2_ex[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readData2_ex[17] <= readData2_ex[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readData2_ex[18] <= readData2_ex[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readData2_ex[19] <= readData2_ex[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readData2_ex[20] <= readData2_ex[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readData2_ex[21] <= readData2_ex[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readData2_ex[22] <= readData2_ex[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readData2_ex[23] <= readData2_ex[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readData2_ex[24] <= readData2_ex[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readData2_ex[25] <= readData2_ex[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readData2_ex[26] <= readData2_ex[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readData2_ex[27] <= readData2_ex[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readData2_ex[28] <= readData2_ex[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readData2_ex[29] <= readData2_ex[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readData2_ex[30] <= readData2_ex[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readData2_ex[31] <= readData2_ex[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
signExtendedInst_ex[0] <= signExtendedInst_ex[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
signExtendedInst_ex[1] <= signExtendedInst_ex[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
signExtendedInst_ex[2] <= signExtendedInst_ex[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
signExtendedInst_ex[3] <= signExtendedInst_ex[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
signExtendedInst_ex[4] <= signExtendedInst_ex[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
signExtendedInst_ex[5] <= signExtendedInst_ex[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
signExtendedInst_ex[6] <= signExtendedInst_ex[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
signExtendedInst_ex[7] <= signExtendedInst_ex[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
signExtendedInst_ex[8] <= signExtendedInst_ex[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
signExtendedInst_ex[9] <= signExtendedInst_ex[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
signExtendedInst_ex[10] <= signExtendedInst_ex[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
signExtendedInst_ex[11] <= signExtendedInst_ex[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
signExtendedInst_ex[12] <= signExtendedInst_ex[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
signExtendedInst_ex[13] <= signExtendedInst_ex[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
signExtendedInst_ex[14] <= signExtendedInst_ex[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
signExtendedInst_ex[15] <= signExtendedInst_ex[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
signExtendedInst_ex[16] <= signExtendedInst_ex[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
signExtendedInst_ex[17] <= signExtendedInst_ex[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
signExtendedInst_ex[18] <= signExtendedInst_ex[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
signExtendedInst_ex[19] <= signExtendedInst_ex[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
signExtendedInst_ex[20] <= signExtendedInst_ex[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
signExtendedInst_ex[21] <= signExtendedInst_ex[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
signExtendedInst_ex[22] <= signExtendedInst_ex[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
signExtendedInst_ex[23] <= signExtendedInst_ex[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
signExtendedInst_ex[24] <= signExtendedInst_ex[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
signExtendedInst_ex[25] <= signExtendedInst_ex[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
signExtendedInst_ex[26] <= signExtendedInst_ex[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
signExtendedInst_ex[27] <= signExtendedInst_ex[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
signExtendedInst_ex[28] <= signExtendedInst_ex[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
signExtendedInst_ex[29] <= signExtendedInst_ex[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
signExtendedInst_ex[30] <= signExtendedInst_ex[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
signExtendedInst_ex[31] <= signExtendedInst_ex[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readReg2_ex[0] <= readReg2_ex[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readReg2_ex[1] <= readReg2_ex[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readReg2_ex[2] <= readReg2_ex[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readReg2_ex[3] <= readReg2_ex[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readReg2_ex[4] <= readReg2_ex[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writeReg_ex[0] <= writeReg_ex[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writeReg_ex[1] <= writeReg_ex[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writeReg_ex[2] <= writeReg_ex[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writeReg_ex[3] <= writeReg_ex[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writeReg_ex[4] <= writeReg_ex[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Rs_ex[0] <= Rs_ex[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Rs_ex[1] <= Rs_ex[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Rs_ex[2] <= Rs_ex[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Rs_ex[3] <= Rs_ex[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Rs_ex[4] <= Rs_ex[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Rt_ex[0] <= Rt_ex[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Rt_ex[1] <= Rt_ex[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Rt_ex[2] <= Rt_ex[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Rt_ex[3] <= Rt_ex[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Rt_ex[4] <= Rt_ex[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Rd_ex[0] <= Rd_ex[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Rd_ex[1] <= Rd_ex[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Rd_ex[2] <= Rd_ex[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Rd_ex[3] <= Rd_ex[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Rd_ex[4] <= Rd_ex[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Rd_ex[0]~reg0.CLK
clk => Rd_ex[1]~reg0.CLK
clk => Rd_ex[2]~reg0.CLK
clk => Rd_ex[3]~reg0.CLK
clk => Rd_ex[4]~reg0.CLK
clk => Rt_ex[0]~reg0.CLK
clk => Rt_ex[1]~reg0.CLK
clk => Rt_ex[2]~reg0.CLK
clk => Rt_ex[3]~reg0.CLK
clk => Rt_ex[4]~reg0.CLK
clk => Rs_ex[0]~reg0.CLK
clk => Rs_ex[1]~reg0.CLK
clk => Rs_ex[2]~reg0.CLK
clk => Rs_ex[3]~reg0.CLK
clk => Rs_ex[4]~reg0.CLK
clk => instruction_ex[0]~reg0.CLK
clk => instruction_ex[1]~reg0.CLK
clk => instruction_ex[2]~reg0.CLK
clk => instruction_ex[3]~reg0.CLK
clk => instruction_ex[4]~reg0.CLK
clk => instruction_ex[5]~reg0.CLK
clk => instruction_ex[6]~reg0.CLK
clk => instruction_ex[7]~reg0.CLK
clk => instruction_ex[8]~reg0.CLK
clk => instruction_ex[9]~reg0.CLK
clk => instruction_ex[10]~reg0.CLK
clk => instruction_ex[11]~reg0.CLK
clk => instruction_ex[12]~reg0.CLK
clk => instruction_ex[13]~reg0.CLK
clk => instruction_ex[14]~reg0.CLK
clk => instruction_ex[15]~reg0.CLK
clk => instruction_ex[16]~reg0.CLK
clk => instruction_ex[17]~reg0.CLK
clk => instruction_ex[18]~reg0.CLK
clk => instruction_ex[19]~reg0.CLK
clk => instruction_ex[20]~reg0.CLK
clk => instruction_ex[21]~reg0.CLK
clk => instruction_ex[22]~reg0.CLK
clk => instruction_ex[23]~reg0.CLK
clk => instruction_ex[24]~reg0.CLK
clk => instruction_ex[25]~reg0.CLK
clk => instruction_ex[26]~reg0.CLK
clk => instruction_ex[27]~reg0.CLK
clk => instruction_ex[28]~reg0.CLK
clk => instruction_ex[29]~reg0.CLK
clk => instruction_ex[30]~reg0.CLK
clk => instruction_ex[31]~reg0.CLK
clk => writeReg_ex[0]~reg0.CLK
clk => writeReg_ex[1]~reg0.CLK
clk => writeReg_ex[2]~reg0.CLK
clk => writeReg_ex[3]~reg0.CLK
clk => writeReg_ex[4]~reg0.CLK
clk => readReg2_ex[0]~reg0.CLK
clk => readReg2_ex[1]~reg0.CLK
clk => readReg2_ex[2]~reg0.CLK
clk => readReg2_ex[3]~reg0.CLK
clk => readReg2_ex[4]~reg0.CLK
clk => signExtendedInst_ex[0]~reg0.CLK
clk => signExtendedInst_ex[1]~reg0.CLK
clk => signExtendedInst_ex[2]~reg0.CLK
clk => signExtendedInst_ex[3]~reg0.CLK
clk => signExtendedInst_ex[4]~reg0.CLK
clk => signExtendedInst_ex[5]~reg0.CLK
clk => signExtendedInst_ex[6]~reg0.CLK
clk => signExtendedInst_ex[7]~reg0.CLK
clk => signExtendedInst_ex[8]~reg0.CLK
clk => signExtendedInst_ex[9]~reg0.CLK
clk => signExtendedInst_ex[10]~reg0.CLK
clk => signExtendedInst_ex[11]~reg0.CLK
clk => signExtendedInst_ex[12]~reg0.CLK
clk => signExtendedInst_ex[13]~reg0.CLK
clk => signExtendedInst_ex[14]~reg0.CLK
clk => signExtendedInst_ex[15]~reg0.CLK
clk => signExtendedInst_ex[16]~reg0.CLK
clk => signExtendedInst_ex[17]~reg0.CLK
clk => signExtendedInst_ex[18]~reg0.CLK
clk => signExtendedInst_ex[19]~reg0.CLK
clk => signExtendedInst_ex[20]~reg0.CLK
clk => signExtendedInst_ex[21]~reg0.CLK
clk => signExtendedInst_ex[22]~reg0.CLK
clk => signExtendedInst_ex[23]~reg0.CLK
clk => signExtendedInst_ex[24]~reg0.CLK
clk => signExtendedInst_ex[25]~reg0.CLK
clk => signExtendedInst_ex[26]~reg0.CLK
clk => signExtendedInst_ex[27]~reg0.CLK
clk => signExtendedInst_ex[28]~reg0.CLK
clk => signExtendedInst_ex[29]~reg0.CLK
clk => signExtendedInst_ex[30]~reg0.CLK
clk => signExtendedInst_ex[31]~reg0.CLK
clk => readData2_ex[0]~reg0.CLK
clk => readData2_ex[1]~reg0.CLK
clk => readData2_ex[2]~reg0.CLK
clk => readData2_ex[3]~reg0.CLK
clk => readData2_ex[4]~reg0.CLK
clk => readData2_ex[5]~reg0.CLK
clk => readData2_ex[6]~reg0.CLK
clk => readData2_ex[7]~reg0.CLK
clk => readData2_ex[8]~reg0.CLK
clk => readData2_ex[9]~reg0.CLK
clk => readData2_ex[10]~reg0.CLK
clk => readData2_ex[11]~reg0.CLK
clk => readData2_ex[12]~reg0.CLK
clk => readData2_ex[13]~reg0.CLK
clk => readData2_ex[14]~reg0.CLK
clk => readData2_ex[15]~reg0.CLK
clk => readData2_ex[16]~reg0.CLK
clk => readData2_ex[17]~reg0.CLK
clk => readData2_ex[18]~reg0.CLK
clk => readData2_ex[19]~reg0.CLK
clk => readData2_ex[20]~reg0.CLK
clk => readData2_ex[21]~reg0.CLK
clk => readData2_ex[22]~reg0.CLK
clk => readData2_ex[23]~reg0.CLK
clk => readData2_ex[24]~reg0.CLK
clk => readData2_ex[25]~reg0.CLK
clk => readData2_ex[26]~reg0.CLK
clk => readData2_ex[27]~reg0.CLK
clk => readData2_ex[28]~reg0.CLK
clk => readData2_ex[29]~reg0.CLK
clk => readData2_ex[30]~reg0.CLK
clk => readData2_ex[31]~reg0.CLK
clk => readData1_ex[0]~reg0.CLK
clk => readData1_ex[1]~reg0.CLK
clk => readData1_ex[2]~reg0.CLK
clk => readData1_ex[3]~reg0.CLK
clk => readData1_ex[4]~reg0.CLK
clk => readData1_ex[5]~reg0.CLK
clk => readData1_ex[6]~reg0.CLK
clk => readData1_ex[7]~reg0.CLK
clk => readData1_ex[8]~reg0.CLK
clk => readData1_ex[9]~reg0.CLK
clk => readData1_ex[10]~reg0.CLK
clk => readData1_ex[11]~reg0.CLK
clk => readData1_ex[12]~reg0.CLK
clk => readData1_ex[13]~reg0.CLK
clk => readData1_ex[14]~reg0.CLK
clk => readData1_ex[15]~reg0.CLK
clk => readData1_ex[16]~reg0.CLK
clk => readData1_ex[17]~reg0.CLK
clk => readData1_ex[18]~reg0.CLK
clk => readData1_ex[19]~reg0.CLK
clk => readData1_ex[20]~reg0.CLK
clk => readData1_ex[21]~reg0.CLK
clk => readData1_ex[22]~reg0.CLK
clk => readData1_ex[23]~reg0.CLK
clk => readData1_ex[24]~reg0.CLK
clk => readData1_ex[25]~reg0.CLK
clk => readData1_ex[26]~reg0.CLK
clk => readData1_ex[27]~reg0.CLK
clk => readData1_ex[28]~reg0.CLK
clk => readData1_ex[29]~reg0.CLK
clk => readData1_ex[30]~reg0.CLK
clk => readData1_ex[31]~reg0.CLK
clk => icm_pc_ex[0]~reg0.CLK
clk => icm_pc_ex[1]~reg0.CLK
clk => icm_pc_ex[2]~reg0.CLK
clk => icm_pc_ex[3]~reg0.CLK
clk => icm_pc_ex[4]~reg0.CLK
clk => icm_pc_ex[5]~reg0.CLK
clk => icm_pc_ex[6]~reg0.CLK
clk => icm_pc_ex[7]~reg0.CLK
clk => icm_pc_ex[8]~reg0.CLK
clk => icm_pc_ex[9]~reg0.CLK
clk => icm_pc_ex[10]~reg0.CLK
clk => icm_pc_ex[11]~reg0.CLK
clk => icm_pc_ex[12]~reg0.CLK
clk => icm_pc_ex[13]~reg0.CLK
clk => icm_pc_ex[14]~reg0.CLK
clk => icm_pc_ex[15]~reg0.CLK
clk => icm_pc_ex[16]~reg0.CLK
clk => icm_pc_ex[17]~reg0.CLK
clk => icm_pc_ex[18]~reg0.CLK
clk => icm_pc_ex[19]~reg0.CLK
clk => icm_pc_ex[20]~reg0.CLK
clk => icm_pc_ex[21]~reg0.CLK
clk => icm_pc_ex[22]~reg0.CLK
clk => icm_pc_ex[23]~reg0.CLK
clk => icm_pc_ex[24]~reg0.CLK
clk => icm_pc_ex[25]~reg0.CLK
clk => icm_pc_ex[26]~reg0.CLK
clk => icm_pc_ex[27]~reg0.CLK
clk => icm_pc_ex[28]~reg0.CLK
clk => icm_pc_ex[29]~reg0.CLK
clk => icm_pc_ex[30]~reg0.CLK
clk => icm_pc_ex[31]~reg0.CLK
reset => always0.IN0
Stall => always0.IN1
instruction_id[0] => instruction_ex.DATAB
instruction_id[1] => instruction_ex.DATAB
instruction_id[2] => instruction_ex.DATAB
instruction_id[3] => instruction_ex.DATAB
instruction_id[4] => instruction_ex.DATAB
instruction_id[5] => instruction_ex.DATAB
instruction_id[6] => instruction_ex.DATAB
instruction_id[7] => instruction_ex.DATAB
instruction_id[8] => instruction_ex.DATAB
instruction_id[9] => instruction_ex.DATAB
instruction_id[10] => instruction_ex.DATAB
instruction_id[11] => instruction_ex.DATAB
instruction_id[12] => instruction_ex.DATAB
instruction_id[13] => instruction_ex.DATAB
instruction_id[14] => instruction_ex.DATAB
instruction_id[15] => instruction_ex.DATAB
instruction_id[16] => instruction_ex.DATAB
instruction_id[17] => instruction_ex.DATAB
instruction_id[18] => instruction_ex.DATAB
instruction_id[19] => instruction_ex.DATAB
instruction_id[20] => instruction_ex.DATAB
instruction_id[21] => instruction_ex.DATAB
instruction_id[22] => instruction_ex.DATAB
instruction_id[23] => instruction_ex.DATAB
instruction_id[24] => instruction_ex.DATAB
instruction_id[25] => instruction_ex.DATAB
instruction_id[26] => instruction_ex.DATAB
instruction_id[27] => instruction_ex.DATAB
instruction_id[28] => instruction_ex.DATAB
instruction_id[29] => instruction_ex.DATAB
instruction_id[30] => instruction_ex.DATAB
instruction_id[31] => instruction_ex.DATAB
icm_pc_id[0] => icm_pc_ex.DATAB
icm_pc_id[1] => icm_pc_ex.DATAB
icm_pc_id[2] => icm_pc_ex.DATAB
icm_pc_id[3] => icm_pc_ex.DATAB
icm_pc_id[4] => icm_pc_ex.DATAB
icm_pc_id[5] => icm_pc_ex.DATAB
icm_pc_id[6] => icm_pc_ex.DATAB
icm_pc_id[7] => icm_pc_ex.DATAB
icm_pc_id[8] => icm_pc_ex.DATAB
icm_pc_id[9] => icm_pc_ex.DATAB
icm_pc_id[10] => icm_pc_ex.DATAB
icm_pc_id[11] => icm_pc_ex.DATAB
icm_pc_id[12] => icm_pc_ex.DATAB
icm_pc_id[13] => icm_pc_ex.DATAB
icm_pc_id[14] => icm_pc_ex.DATAB
icm_pc_id[15] => icm_pc_ex.DATAB
icm_pc_id[16] => icm_pc_ex.DATAB
icm_pc_id[17] => icm_pc_ex.DATAB
icm_pc_id[18] => icm_pc_ex.DATAB
icm_pc_id[19] => icm_pc_ex.DATAB
icm_pc_id[20] => icm_pc_ex.DATAB
icm_pc_id[21] => icm_pc_ex.DATAB
icm_pc_id[22] => icm_pc_ex.DATAB
icm_pc_id[23] => icm_pc_ex.DATAB
icm_pc_id[24] => icm_pc_ex.DATAB
icm_pc_id[25] => icm_pc_ex.DATAB
icm_pc_id[26] => icm_pc_ex.DATAB
icm_pc_id[27] => icm_pc_ex.DATAB
icm_pc_id[28] => icm_pc_ex.DATAB
icm_pc_id[29] => icm_pc_ex.DATAB
icm_pc_id[30] => icm_pc_ex.DATAB
icm_pc_id[31] => icm_pc_ex.DATAB
readData1_id[0] => readData1_ex.DATAB
readData1_id[1] => readData1_ex.DATAB
readData1_id[2] => readData1_ex.DATAB
readData1_id[3] => readData1_ex.DATAB
readData1_id[4] => readData1_ex.DATAB
readData1_id[5] => readData1_ex.DATAB
readData1_id[6] => readData1_ex.DATAB
readData1_id[7] => readData1_ex.DATAB
readData1_id[8] => readData1_ex.DATAB
readData1_id[9] => readData1_ex.DATAB
readData1_id[10] => readData1_ex.DATAB
readData1_id[11] => readData1_ex.DATAB
readData1_id[12] => readData1_ex.DATAB
readData1_id[13] => readData1_ex.DATAB
readData1_id[14] => readData1_ex.DATAB
readData1_id[15] => readData1_ex.DATAB
readData1_id[16] => readData1_ex.DATAB
readData1_id[17] => readData1_ex.DATAB
readData1_id[18] => readData1_ex.DATAB
readData1_id[19] => readData1_ex.DATAB
readData1_id[20] => readData1_ex.DATAB
readData1_id[21] => readData1_ex.DATAB
readData1_id[22] => readData1_ex.DATAB
readData1_id[23] => readData1_ex.DATAB
readData1_id[24] => readData1_ex.DATAB
readData1_id[25] => readData1_ex.DATAB
readData1_id[26] => readData1_ex.DATAB
readData1_id[27] => readData1_ex.DATAB
readData1_id[28] => readData1_ex.DATAB
readData1_id[29] => readData1_ex.DATAB
readData1_id[30] => readData1_ex.DATAB
readData1_id[31] => readData1_ex.DATAB
readData2_id[0] => readData2_ex.DATAB
readData2_id[1] => readData2_ex.DATAB
readData2_id[2] => readData2_ex.DATAB
readData2_id[3] => readData2_ex.DATAB
readData2_id[4] => readData2_ex.DATAB
readData2_id[5] => readData2_ex.DATAB
readData2_id[6] => readData2_ex.DATAB
readData2_id[7] => readData2_ex.DATAB
readData2_id[8] => readData2_ex.DATAB
readData2_id[9] => readData2_ex.DATAB
readData2_id[10] => readData2_ex.DATAB
readData2_id[11] => readData2_ex.DATAB
readData2_id[12] => readData2_ex.DATAB
readData2_id[13] => readData2_ex.DATAB
readData2_id[14] => readData2_ex.DATAB
readData2_id[15] => readData2_ex.DATAB
readData2_id[16] => readData2_ex.DATAB
readData2_id[17] => readData2_ex.DATAB
readData2_id[18] => readData2_ex.DATAB
readData2_id[19] => readData2_ex.DATAB
readData2_id[20] => readData2_ex.DATAB
readData2_id[21] => readData2_ex.DATAB
readData2_id[22] => readData2_ex.DATAB
readData2_id[23] => readData2_ex.DATAB
readData2_id[24] => readData2_ex.DATAB
readData2_id[25] => readData2_ex.DATAB
readData2_id[26] => readData2_ex.DATAB
readData2_id[27] => readData2_ex.DATAB
readData2_id[28] => readData2_ex.DATAB
readData2_id[29] => readData2_ex.DATAB
readData2_id[30] => readData2_ex.DATAB
readData2_id[31] => readData2_ex.DATAB
signExtendedInst_id[0] => signExtendedInst_ex.DATAB
signExtendedInst_id[1] => signExtendedInst_ex.DATAB
signExtendedInst_id[2] => signExtendedInst_ex.DATAB
signExtendedInst_id[3] => signExtendedInst_ex.DATAB
signExtendedInst_id[4] => signExtendedInst_ex.DATAB
signExtendedInst_id[5] => signExtendedInst_ex.DATAB
signExtendedInst_id[6] => signExtendedInst_ex.DATAB
signExtendedInst_id[7] => signExtendedInst_ex.DATAB
signExtendedInst_id[8] => signExtendedInst_ex.DATAB
signExtendedInst_id[9] => signExtendedInst_ex.DATAB
signExtendedInst_id[10] => signExtendedInst_ex.DATAB
signExtendedInst_id[11] => signExtendedInst_ex.DATAB
signExtendedInst_id[12] => signExtendedInst_ex.DATAB
signExtendedInst_id[13] => signExtendedInst_ex.DATAB
signExtendedInst_id[14] => signExtendedInst_ex.DATAB
signExtendedInst_id[15] => signExtendedInst_ex.DATAB
signExtendedInst_id[16] => signExtendedInst_ex.DATAB
signExtendedInst_id[17] => signExtendedInst_ex.DATAB
signExtendedInst_id[18] => signExtendedInst_ex.DATAB
signExtendedInst_id[19] => signExtendedInst_ex.DATAB
signExtendedInst_id[20] => signExtendedInst_ex.DATAB
signExtendedInst_id[21] => signExtendedInst_ex.DATAB
signExtendedInst_id[22] => signExtendedInst_ex.DATAB
signExtendedInst_id[23] => signExtendedInst_ex.DATAB
signExtendedInst_id[24] => signExtendedInst_ex.DATAB
signExtendedInst_id[25] => signExtendedInst_ex.DATAB
signExtendedInst_id[26] => signExtendedInst_ex.DATAB
signExtendedInst_id[27] => signExtendedInst_ex.DATAB
signExtendedInst_id[28] => signExtendedInst_ex.DATAB
signExtendedInst_id[29] => signExtendedInst_ex.DATAB
signExtendedInst_id[30] => signExtendedInst_ex.DATAB
signExtendedInst_id[31] => signExtendedInst_ex.DATAB
readReg2_id[0] => readReg2_ex.DATAB
readReg2_id[1] => readReg2_ex.DATAB
readReg2_id[2] => readReg2_ex.DATAB
readReg2_id[3] => readReg2_ex.DATAB
readReg2_id[4] => readReg2_ex.DATAB
writeReg_id[0] => writeReg_ex.DATAB
writeReg_id[1] => writeReg_ex.DATAB
writeReg_id[2] => writeReg_ex.DATAB
writeReg_id[3] => writeReg_ex.DATAB
writeReg_id[4] => writeReg_ex.DATAB
Rs_id[0] => Rs_ex.DATAB
Rs_id[1] => Rs_ex.DATAB
Rs_id[2] => Rs_ex.DATAB
Rs_id[3] => Rs_ex.DATAB
Rs_id[4] => Rs_ex.DATAB
Rt_id[0] => Rt_ex.DATAB
Rt_id[1] => Rt_ex.DATAB
Rt_id[2] => Rt_ex.DATAB
Rt_id[3] => Rt_ex.DATAB
Rt_id[4] => Rt_ex.DATAB
Rd_id[0] => Rd_ex.DATAB
Rd_id[1] => Rd_ex.DATAB
Rd_id[2] => Rd_ex.DATAB
Rd_id[3] => Rd_ex.DATAB
Rd_id[4] => Rd_ex.DATAB


|DE1_SoC|cpuCore:cpu|ID_EX_CtPath:id_ex_ctpath
RegWrite_ex <= RegWrite_ex~reg0.DB_MAX_OUTPUT_PORT_TYPE
MemtoReg_ex <= MemtoReg_ex~reg0.DB_MAX_OUTPUT_PORT_TYPE
Jump_ex <= Jump_ex~reg0.DB_MAX_OUTPUT_PORT_TYPE
Branch_ex <= Branch_ex~reg0.DB_MAX_OUTPUT_PORT_TYPE
MemRead_ex <= MemRead_ex~reg0.DB_MAX_OUTPUT_PORT_TYPE
MemWrite_ex <= MemWrite_ex~reg0.DB_MAX_OUTPUT_PORT_TYPE
RegDst_ex <= RegDst_ex~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUSrc_ex <= ALUSrc_ex~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUOp_ex[0] <= ALUOp_ex[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUOp_ex[1] <= ALUOp_ex[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => MemtoReg_ex~reg0.CLK
clk => MemWrite_ex~reg0.CLK
clk => MemRead_ex~reg0.CLK
clk => Jump_ex~reg0.CLK
clk => ALUOp_ex[0]~reg0.CLK
clk => ALUOp_ex[1]~reg0.CLK
clk => ALUSrc_ex~reg0.CLK
clk => RegDst_ex~reg0.CLK
clk => Branch_ex~reg0.CLK
clk => RegWrite_ex~reg0.CLK
reset => RegWrite_ex.OUTPUTSELECT
reset => Branch_ex.OUTPUTSELECT
reset => RegDst_ex.OUTPUTSELECT
reset => ALUSrc_ex.OUTPUTSELECT
reset => ALUOp_ex.OUTPUTSELECT
reset => ALUOp_ex.OUTPUTSELECT
reset => Jump_ex.OUTPUTSELECT
reset => MemRead_ex.OUTPUTSELECT
reset => MemWrite_ex.OUTPUTSELECT
reset => MemtoReg_ex.OUTPUTSELECT
RegWrite_id => RegWrite_ex.DATAB
MemtoReg_id => MemtoReg_ex.DATAB
Jump_id => Jump_ex.DATAB
Branch_id => Branch_ex.DATAB
MemRead_id => MemRead_ex.DATAB
MemWrite_id => MemWrite_ex.DATAB
RegDst_id => RegDst_ex.DATAB
ALUOp_id[0] => ALUOp_ex.DATAB
ALUOp_id[1] => ALUOp_ex.DATAB
ALUSrc_id => ALUSrc_ex.DATAB


|DE1_SoC|cpuCore:cpu|EX:execute_addrCal
aluResult_ex[0] <= ALU:alu.port0
aluResult_ex[1] <= ALU:alu.port0
aluResult_ex[2] <= ALU:alu.port0
aluResult_ex[3] <= ALU:alu.port0
aluResult_ex[4] <= ALU:alu.port0
aluResult_ex[5] <= ALU:alu.port0
aluResult_ex[6] <= ALU:alu.port0
aluResult_ex[7] <= ALU:alu.port0
aluResult_ex[8] <= ALU:alu.port0
aluResult_ex[9] <= ALU:alu.port0
aluResult_ex[10] <= ALU:alu.port0
aluResult_ex[11] <= ALU:alu.port0
aluResult_ex[12] <= ALU:alu.port0
aluResult_ex[13] <= ALU:alu.port0
aluResult_ex[14] <= ALU:alu.port0
aluResult_ex[15] <= ALU:alu.port0
aluResult_ex[16] <= ALU:alu.port0
aluResult_ex[17] <= ALU:alu.port0
aluResult_ex[18] <= ALU:alu.port0
aluResult_ex[19] <= ALU:alu.port0
aluResult_ex[20] <= ALU:alu.port0
aluResult_ex[21] <= ALU:alu.port0
aluResult_ex[22] <= ALU:alu.port0
aluResult_ex[23] <= ALU:alu.port0
aluResult_ex[24] <= ALU:alu.port0
aluResult_ex[25] <= ALU:alu.port0
aluResult_ex[26] <= ALU:alu.port0
aluResult_ex[27] <= ALU:alu.port0
aluResult_ex[28] <= ALU:alu.port0
aluResult_ex[29] <= ALU:alu.port0
aluResult_ex[30] <= ALU:alu.port0
aluResult_ex[31] <= ALU:alu.port0
writeDataToSRAM_ex[0] <= operand2_fwd[0].DB_MAX_OUTPUT_PORT_TYPE
writeDataToSRAM_ex[1] <= operand2_fwd[1].DB_MAX_OUTPUT_PORT_TYPE
writeDataToSRAM_ex[2] <= operand2_fwd[2].DB_MAX_OUTPUT_PORT_TYPE
writeDataToSRAM_ex[3] <= operand2_fwd[3].DB_MAX_OUTPUT_PORT_TYPE
writeDataToSRAM_ex[4] <= operand2_fwd[4].DB_MAX_OUTPUT_PORT_TYPE
writeDataToSRAM_ex[5] <= operand2_fwd[5].DB_MAX_OUTPUT_PORT_TYPE
writeDataToSRAM_ex[6] <= operand2_fwd[6].DB_MAX_OUTPUT_PORT_TYPE
writeDataToSRAM_ex[7] <= operand2_fwd[7].DB_MAX_OUTPUT_PORT_TYPE
writeDataToSRAM_ex[8] <= operand2_fwd[8].DB_MAX_OUTPUT_PORT_TYPE
writeDataToSRAM_ex[9] <= operand2_fwd[9].DB_MAX_OUTPUT_PORT_TYPE
writeDataToSRAM_ex[10] <= operand2_fwd[10].DB_MAX_OUTPUT_PORT_TYPE
writeDataToSRAM_ex[11] <= operand2_fwd[11].DB_MAX_OUTPUT_PORT_TYPE
writeDataToSRAM_ex[12] <= operand2_fwd[12].DB_MAX_OUTPUT_PORT_TYPE
writeDataToSRAM_ex[13] <= operand2_fwd[13].DB_MAX_OUTPUT_PORT_TYPE
writeDataToSRAM_ex[14] <= operand2_fwd[14].DB_MAX_OUTPUT_PORT_TYPE
writeDataToSRAM_ex[15] <= operand2_fwd[15].DB_MAX_OUTPUT_PORT_TYPE
writeDataToSRAM_ex[16] <= operand2_fwd[16].DB_MAX_OUTPUT_PORT_TYPE
writeDataToSRAM_ex[17] <= operand2_fwd[17].DB_MAX_OUTPUT_PORT_TYPE
writeDataToSRAM_ex[18] <= operand2_fwd[18].DB_MAX_OUTPUT_PORT_TYPE
writeDataToSRAM_ex[19] <= operand2_fwd[19].DB_MAX_OUTPUT_PORT_TYPE
writeDataToSRAM_ex[20] <= operand2_fwd[20].DB_MAX_OUTPUT_PORT_TYPE
writeDataToSRAM_ex[21] <= operand2_fwd[21].DB_MAX_OUTPUT_PORT_TYPE
writeDataToSRAM_ex[22] <= operand2_fwd[22].DB_MAX_OUTPUT_PORT_TYPE
writeDataToSRAM_ex[23] <= operand2_fwd[23].DB_MAX_OUTPUT_PORT_TYPE
writeDataToSRAM_ex[24] <= operand2_fwd[24].DB_MAX_OUTPUT_PORT_TYPE
writeDataToSRAM_ex[25] <= operand2_fwd[25].DB_MAX_OUTPUT_PORT_TYPE
writeDataToSRAM_ex[26] <= operand2_fwd[26].DB_MAX_OUTPUT_PORT_TYPE
writeDataToSRAM_ex[27] <= operand2_fwd[27].DB_MAX_OUTPUT_PORT_TYPE
writeDataToSRAM_ex[28] <= operand2_fwd[28].DB_MAX_OUTPUT_PORT_TYPE
writeDataToSRAM_ex[29] <= operand2_fwd[29].DB_MAX_OUTPUT_PORT_TYPE
writeDataToSRAM_ex[30] <= operand2_fwd[30].DB_MAX_OUTPUT_PORT_TYPE
writeDataToSRAM_ex[31] <= operand2_fwd[31].DB_MAX_OUTPUT_PORT_TYPE
branchTrue_ex[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
branchTrue_ex[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
branchTrue_ex[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
branchTrue_ex[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
branchTrue_ex[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
branchTrue_ex[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
branchTrue_ex[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
branchTrue_ex[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
branchTrue_ex[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
branchTrue_ex[9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
branchTrue_ex[10] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
branchTrue_ex[11] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
branchTrue_ex[12] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
branchTrue_ex[13] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
branchTrue_ex[14] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
branchTrue_ex[15] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
branchTrue_ex[16] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
branchTrue_ex[17] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
branchTrue_ex[18] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
branchTrue_ex[19] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
branchTrue_ex[20] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
branchTrue_ex[21] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
branchTrue_ex[22] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
branchTrue_ex[23] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
branchTrue_ex[24] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
branchTrue_ex[25] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
branchTrue_ex[26] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
branchTrue_ex[27] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
branchTrue_ex[28] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
branchTrue_ex[29] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
branchTrue_ex[30] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
branchTrue_ex[31] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
jumpAddr_ex[0] <= <GND>
jumpAddr_ex[1] <= <GND>
jumpAddr_ex[2] <= instruction_ex[0].DB_MAX_OUTPUT_PORT_TYPE
jumpAddr_ex[3] <= instruction_ex[1].DB_MAX_OUTPUT_PORT_TYPE
jumpAddr_ex[4] <= instruction_ex[2].DB_MAX_OUTPUT_PORT_TYPE
jumpAddr_ex[5] <= instruction_ex[3].DB_MAX_OUTPUT_PORT_TYPE
jumpAddr_ex[6] <= instruction_ex[4].DB_MAX_OUTPUT_PORT_TYPE
jumpAddr_ex[7] <= instruction_ex[5].DB_MAX_OUTPUT_PORT_TYPE
jumpAddr_ex[8] <= instruction_ex[6].DB_MAX_OUTPUT_PORT_TYPE
jumpAddr_ex[9] <= instruction_ex[7].DB_MAX_OUTPUT_PORT_TYPE
jumpAddr_ex[10] <= instruction_ex[8].DB_MAX_OUTPUT_PORT_TYPE
jumpAddr_ex[11] <= instruction_ex[9].DB_MAX_OUTPUT_PORT_TYPE
jumpAddr_ex[12] <= instruction_ex[10].DB_MAX_OUTPUT_PORT_TYPE
jumpAddr_ex[13] <= instruction_ex[11].DB_MAX_OUTPUT_PORT_TYPE
jumpAddr_ex[14] <= instruction_ex[12].DB_MAX_OUTPUT_PORT_TYPE
jumpAddr_ex[15] <= instruction_ex[13].DB_MAX_OUTPUT_PORT_TYPE
jumpAddr_ex[16] <= instruction_ex[14].DB_MAX_OUTPUT_PORT_TYPE
jumpAddr_ex[17] <= instruction_ex[15].DB_MAX_OUTPUT_PORT_TYPE
jumpAddr_ex[18] <= instruction_ex[16].DB_MAX_OUTPUT_PORT_TYPE
jumpAddr_ex[19] <= instruction_ex[17].DB_MAX_OUTPUT_PORT_TYPE
jumpAddr_ex[20] <= instruction_ex[18].DB_MAX_OUTPUT_PORT_TYPE
jumpAddr_ex[21] <= instruction_ex[19].DB_MAX_OUTPUT_PORT_TYPE
jumpAddr_ex[22] <= instruction_ex[20].DB_MAX_OUTPUT_PORT_TYPE
jumpAddr_ex[23] <= instruction_ex[21].DB_MAX_OUTPUT_PORT_TYPE
jumpAddr_ex[24] <= instruction_ex[22].DB_MAX_OUTPUT_PORT_TYPE
jumpAddr_ex[25] <= instruction_ex[23].DB_MAX_OUTPUT_PORT_TYPE
jumpAddr_ex[26] <= instruction_ex[24].DB_MAX_OUTPUT_PORT_TYPE
jumpAddr_ex[27] <= instruction_ex[25].DB_MAX_OUTPUT_PORT_TYPE
jumpAddr_ex[28] <= icm_pc_ex[28].DB_MAX_OUTPUT_PORT_TYPE
jumpAddr_ex[29] <= icm_pc_ex[29].DB_MAX_OUTPUT_PORT_TYPE
jumpAddr_ex[30] <= icm_pc_ex[30].DB_MAX_OUTPUT_PORT_TYPE
jumpAddr_ex[31] <= icm_pc_ex[31].DB_MAX_OUTPUT_PORT_TYPE
writeRegOut_ex[0] <= writeRegOut_ex.DB_MAX_OUTPUT_PORT_TYPE
writeRegOut_ex[1] <= writeRegOut_ex.DB_MAX_OUTPUT_PORT_TYPE
writeRegOut_ex[2] <= writeRegOut_ex.DB_MAX_OUTPUT_PORT_TYPE
writeRegOut_ex[3] <= writeRegOut_ex.DB_MAX_OUTPUT_PORT_TYPE
writeRegOut_ex[4] <= writeRegOut_ex.DB_MAX_OUTPUT_PORT_TYPE
zero_ex <= ALU:alu.port1
overflow_ex <= ALU:alu.port2
carryOut_ex <= ALU:alu.port3
negative_ex <= ALU:alu.port4
readData1_ex[0] => operand1_fwd.DATAB
readData1_ex[1] => operand1_fwd.DATAB
readData1_ex[2] => operand1_fwd.DATAB
readData1_ex[3] => operand1_fwd.DATAB
readData1_ex[4] => operand1_fwd.DATAB
readData1_ex[5] => operand1_fwd.DATAB
readData1_ex[6] => operand1_fwd.DATAB
readData1_ex[7] => operand1_fwd.DATAB
readData1_ex[8] => operand1_fwd.DATAB
readData1_ex[9] => operand1_fwd.DATAB
readData1_ex[10] => operand1_fwd.DATAB
readData1_ex[11] => operand1_fwd.DATAB
readData1_ex[12] => operand1_fwd.DATAB
readData1_ex[13] => operand1_fwd.DATAB
readData1_ex[14] => operand1_fwd.DATAB
readData1_ex[15] => operand1_fwd.DATAB
readData1_ex[16] => operand1_fwd.DATAB
readData1_ex[17] => operand1_fwd.DATAB
readData1_ex[18] => operand1_fwd.DATAB
readData1_ex[19] => operand1_fwd.DATAB
readData1_ex[20] => operand1_fwd.DATAB
readData1_ex[21] => operand1_fwd.DATAB
readData1_ex[22] => operand1_fwd.DATAB
readData1_ex[23] => operand1_fwd.DATAB
readData1_ex[24] => operand1_fwd.DATAB
readData1_ex[25] => operand1_fwd.DATAB
readData1_ex[26] => operand1_fwd.DATAB
readData1_ex[27] => operand1_fwd.DATAB
readData1_ex[28] => operand1_fwd.DATAB
readData1_ex[29] => operand1_fwd.DATAB
readData1_ex[30] => operand1_fwd.DATAB
readData1_ex[31] => operand1_fwd.DATAB
readData2_ex[0] => operand2_fwd.DATAB
readData2_ex[1] => operand2_fwd.DATAB
readData2_ex[2] => operand2_fwd.DATAB
readData2_ex[3] => operand2_fwd.DATAB
readData2_ex[4] => operand2_fwd.DATAB
readData2_ex[5] => operand2_fwd.DATAB
readData2_ex[6] => operand2_fwd.DATAB
readData2_ex[7] => operand2_fwd.DATAB
readData2_ex[8] => operand2_fwd.DATAB
readData2_ex[9] => operand2_fwd.DATAB
readData2_ex[10] => operand2_fwd.DATAB
readData2_ex[11] => operand2_fwd.DATAB
readData2_ex[12] => operand2_fwd.DATAB
readData2_ex[13] => operand2_fwd.DATAB
readData2_ex[14] => operand2_fwd.DATAB
readData2_ex[15] => operand2_fwd.DATAB
readData2_ex[16] => operand2_fwd.DATAB
readData2_ex[17] => operand2_fwd.DATAB
readData2_ex[18] => operand2_fwd.DATAB
readData2_ex[19] => operand2_fwd.DATAB
readData2_ex[20] => operand2_fwd.DATAB
readData2_ex[21] => operand2_fwd.DATAB
readData2_ex[22] => operand2_fwd.DATAB
readData2_ex[23] => operand2_fwd.DATAB
readData2_ex[24] => operand2_fwd.DATAB
readData2_ex[25] => operand2_fwd.DATAB
readData2_ex[26] => operand2_fwd.DATAB
readData2_ex[27] => operand2_fwd.DATAB
readData2_ex[28] => operand2_fwd.DATAB
readData2_ex[29] => operand2_fwd.DATAB
readData2_ex[30] => operand2_fwd.DATAB
readData2_ex[31] => operand2_fwd.DATAB
signExtendedInst_ex[0] => signExtendedInst_ex[0].IN1
signExtendedInst_ex[1] => signExtendedInst_ex[1].IN1
signExtendedInst_ex[2] => signExtendedInst_ex[2].IN1
signExtendedInst_ex[3] => signExtendedInst_ex[3].IN1
signExtendedInst_ex[4] => signExtendedInst_ex[4].IN1
signExtendedInst_ex[5] => signExtendedInst_ex[5].IN1
signExtendedInst_ex[6] => signExtendedInst_ex[6].IN1
signExtendedInst_ex[7] => signExtendedInst_ex[7].IN1
signExtendedInst_ex[8] => signExtendedInst_ex[8].IN1
signExtendedInst_ex[9] => signExtendedInst_ex[9].IN1
signExtendedInst_ex[10] => signExtendedInst_ex[10].IN1
signExtendedInst_ex[11] => signExtendedInst_ex[11].IN1
signExtendedInst_ex[12] => signExtendedInst_ex[12].IN1
signExtendedInst_ex[13] => signExtendedInst_ex[13].IN1
signExtendedInst_ex[14] => signExtendedInst_ex[14].IN1
signExtendedInst_ex[15] => signExtendedInst_ex[15].IN1
signExtendedInst_ex[16] => signExtendedInst_ex[16].IN1
signExtendedInst_ex[17] => signExtendedInst_ex[17].IN1
signExtendedInst_ex[18] => signExtendedInst_ex[18].IN1
signExtendedInst_ex[19] => signExtendedInst_ex[19].IN1
signExtendedInst_ex[20] => signExtendedInst_ex[20].IN1
signExtendedInst_ex[21] => signExtendedInst_ex[21].IN1
signExtendedInst_ex[22] => signExtendedInst_ex[22].IN1
signExtendedInst_ex[23] => signExtendedInst_ex[23].IN1
signExtendedInst_ex[24] => signExtendedInst_ex[24].IN1
signExtendedInst_ex[25] => signExtendedInst_ex[25].IN1
signExtendedInst_ex[26] => signExtendedInst_ex[26].IN1
signExtendedInst_ex[27] => signExtendedInst_ex[27].IN1
signExtendedInst_ex[28] => signExtendedInst_ex[28].IN1
signExtendedInst_ex[29] => signExtendedInst_ex[29].IN1
signExtendedInst_ex[30] => signExtendedInst_ex[30].IN1
signExtendedInst_ex[31] => signExtendedInst_ex[31].IN1
instruction_ex[0] => jumpAddr_ex[2].DATAIN
instruction_ex[1] => jumpAddr_ex[3].DATAIN
instruction_ex[2] => jumpAddr_ex[4].DATAIN
instruction_ex[3] => jumpAddr_ex[5].DATAIN
instruction_ex[4] => jumpAddr_ex[6].DATAIN
instruction_ex[5] => jumpAddr_ex[7].DATAIN
instruction_ex[6] => jumpAddr_ex[8].DATAIN
instruction_ex[7] => jumpAddr_ex[9].DATAIN
instruction_ex[8] => jumpAddr_ex[10].DATAIN
instruction_ex[9] => jumpAddr_ex[11].DATAIN
instruction_ex[10] => jumpAddr_ex[12].DATAIN
instruction_ex[11] => jumpAddr_ex[13].DATAIN
instruction_ex[12] => jumpAddr_ex[14].DATAIN
instruction_ex[13] => jumpAddr_ex[15].DATAIN
instruction_ex[14] => jumpAddr_ex[16].DATAIN
instruction_ex[15] => jumpAddr_ex[17].DATAIN
instruction_ex[16] => jumpAddr_ex[18].DATAIN
instruction_ex[17] => jumpAddr_ex[19].DATAIN
instruction_ex[18] => jumpAddr_ex[20].DATAIN
instruction_ex[19] => jumpAddr_ex[21].DATAIN
instruction_ex[20] => jumpAddr_ex[22].DATAIN
instruction_ex[21] => jumpAddr_ex[23].DATAIN
instruction_ex[22] => jumpAddr_ex[24].DATAIN
instruction_ex[23] => jumpAddr_ex[25].DATAIN
instruction_ex[24] => jumpAddr_ex[26].DATAIN
instruction_ex[25] => jumpAddr_ex[27].DATAIN
instruction_ex[26] => ~NO_FANOUT~
instruction_ex[27] => ~NO_FANOUT~
instruction_ex[28] => ~NO_FANOUT~
instruction_ex[29] => ~NO_FANOUT~
instruction_ex[30] => ~NO_FANOUT~
instruction_ex[31] => ~NO_FANOUT~
icm_pc_ex[0] => Add0.IN34
icm_pc_ex[1] => Add0.IN33
icm_pc_ex[2] => Add0.IN32
icm_pc_ex[3] => Add0.IN31
icm_pc_ex[4] => Add0.IN30
icm_pc_ex[5] => Add0.IN29
icm_pc_ex[6] => Add0.IN28
icm_pc_ex[7] => Add0.IN27
icm_pc_ex[8] => Add0.IN26
icm_pc_ex[9] => Add0.IN25
icm_pc_ex[10] => Add0.IN24
icm_pc_ex[11] => Add0.IN23
icm_pc_ex[12] => Add0.IN22
icm_pc_ex[13] => Add0.IN21
icm_pc_ex[14] => Add0.IN20
icm_pc_ex[15] => Add0.IN19
icm_pc_ex[16] => Add0.IN18
icm_pc_ex[17] => Add0.IN17
icm_pc_ex[18] => Add0.IN16
icm_pc_ex[19] => Add0.IN15
icm_pc_ex[20] => Add0.IN14
icm_pc_ex[21] => Add0.IN13
icm_pc_ex[22] => Add0.IN12
icm_pc_ex[23] => Add0.IN11
icm_pc_ex[24] => Add0.IN10
icm_pc_ex[25] => Add0.IN9
icm_pc_ex[26] => Add0.IN8
icm_pc_ex[27] => Add0.IN7
icm_pc_ex[28] => Add0.IN6
icm_pc_ex[28] => jumpAddr_ex[28].DATAIN
icm_pc_ex[29] => Add0.IN5
icm_pc_ex[29] => jumpAddr_ex[29].DATAIN
icm_pc_ex[30] => Add0.IN4
icm_pc_ex[30] => jumpAddr_ex[30].DATAIN
icm_pc_ex[31] => Add0.IN3
icm_pc_ex[31] => jumpAddr_ex[31].DATAIN
writeDataToReg_wb[0] => operand1_fwd.DATAB
writeDataToReg_wb[0] => operand2_fwd.DATAB
writeDataToReg_wb[1] => operand1_fwd.DATAB
writeDataToReg_wb[1] => operand2_fwd.DATAB
writeDataToReg_wb[2] => operand1_fwd.DATAB
writeDataToReg_wb[2] => operand2_fwd.DATAB
writeDataToReg_wb[3] => operand1_fwd.DATAB
writeDataToReg_wb[3] => operand2_fwd.DATAB
writeDataToReg_wb[4] => operand1_fwd.DATAB
writeDataToReg_wb[4] => operand2_fwd.DATAB
writeDataToReg_wb[5] => operand1_fwd.DATAB
writeDataToReg_wb[5] => operand2_fwd.DATAB
writeDataToReg_wb[6] => operand1_fwd.DATAB
writeDataToReg_wb[6] => operand2_fwd.DATAB
writeDataToReg_wb[7] => operand1_fwd.DATAB
writeDataToReg_wb[7] => operand2_fwd.DATAB
writeDataToReg_wb[8] => operand1_fwd.DATAB
writeDataToReg_wb[8] => operand2_fwd.DATAB
writeDataToReg_wb[9] => operand1_fwd.DATAB
writeDataToReg_wb[9] => operand2_fwd.DATAB
writeDataToReg_wb[10] => operand1_fwd.DATAB
writeDataToReg_wb[10] => operand2_fwd.DATAB
writeDataToReg_wb[11] => operand1_fwd.DATAB
writeDataToReg_wb[11] => operand2_fwd.DATAB
writeDataToReg_wb[12] => operand1_fwd.DATAB
writeDataToReg_wb[12] => operand2_fwd.DATAB
writeDataToReg_wb[13] => operand1_fwd.DATAB
writeDataToReg_wb[13] => operand2_fwd.DATAB
writeDataToReg_wb[14] => operand1_fwd.DATAB
writeDataToReg_wb[14] => operand2_fwd.DATAB
writeDataToReg_wb[15] => operand1_fwd.DATAB
writeDataToReg_wb[15] => operand2_fwd.DATAB
writeDataToReg_wb[16] => operand1_fwd.DATAB
writeDataToReg_wb[16] => operand2_fwd.DATAB
writeDataToReg_wb[17] => operand1_fwd.DATAB
writeDataToReg_wb[17] => operand2_fwd.DATAB
writeDataToReg_wb[18] => operand1_fwd.DATAB
writeDataToReg_wb[18] => operand2_fwd.DATAB
writeDataToReg_wb[19] => operand1_fwd.DATAB
writeDataToReg_wb[19] => operand2_fwd.DATAB
writeDataToReg_wb[20] => operand1_fwd.DATAB
writeDataToReg_wb[20] => operand2_fwd.DATAB
writeDataToReg_wb[21] => operand1_fwd.DATAB
writeDataToReg_wb[21] => operand2_fwd.DATAB
writeDataToReg_wb[22] => operand1_fwd.DATAB
writeDataToReg_wb[22] => operand2_fwd.DATAB
writeDataToReg_wb[23] => operand1_fwd.DATAB
writeDataToReg_wb[23] => operand2_fwd.DATAB
writeDataToReg_wb[24] => operand1_fwd.DATAB
writeDataToReg_wb[24] => operand2_fwd.DATAB
writeDataToReg_wb[25] => operand1_fwd.DATAB
writeDataToReg_wb[25] => operand2_fwd.DATAB
writeDataToReg_wb[26] => operand1_fwd.DATAB
writeDataToReg_wb[26] => operand2_fwd.DATAB
writeDataToReg_wb[27] => operand1_fwd.DATAB
writeDataToReg_wb[27] => operand2_fwd.DATAB
writeDataToReg_wb[28] => operand1_fwd.DATAB
writeDataToReg_wb[28] => operand2_fwd.DATAB
writeDataToReg_wb[29] => operand1_fwd.DATAB
writeDataToReg_wb[29] => operand2_fwd.DATAB
writeDataToReg_wb[30] => operand1_fwd.DATAB
writeDataToReg_wb[30] => operand2_fwd.DATAB
writeDataToReg_wb[31] => operand1_fwd.DATAB
writeDataToReg_wb[31] => operand2_fwd.DATAB
aluResult_mem[0] => operand1_fwd.DATAA
aluResult_mem[0] => operand2_fwd.DATAA
aluResult_mem[1] => operand1_fwd.DATAA
aluResult_mem[1] => operand2_fwd.DATAA
aluResult_mem[2] => operand1_fwd.DATAA
aluResult_mem[2] => operand2_fwd.DATAA
aluResult_mem[3] => operand1_fwd.DATAA
aluResult_mem[3] => operand2_fwd.DATAA
aluResult_mem[4] => operand1_fwd.DATAA
aluResult_mem[4] => operand2_fwd.DATAA
aluResult_mem[5] => operand1_fwd.DATAA
aluResult_mem[5] => operand2_fwd.DATAA
aluResult_mem[6] => operand1_fwd.DATAA
aluResult_mem[6] => operand2_fwd.DATAA
aluResult_mem[7] => operand1_fwd.DATAA
aluResult_mem[7] => operand2_fwd.DATAA
aluResult_mem[8] => operand1_fwd.DATAA
aluResult_mem[8] => operand2_fwd.DATAA
aluResult_mem[9] => operand1_fwd.DATAA
aluResult_mem[9] => operand2_fwd.DATAA
aluResult_mem[10] => operand1_fwd.DATAA
aluResult_mem[10] => operand2_fwd.DATAA
aluResult_mem[11] => operand1_fwd.DATAA
aluResult_mem[11] => operand2_fwd.DATAA
aluResult_mem[12] => operand1_fwd.DATAA
aluResult_mem[12] => operand2_fwd.DATAA
aluResult_mem[13] => operand1_fwd.DATAA
aluResult_mem[13] => operand2_fwd.DATAA
aluResult_mem[14] => operand1_fwd.DATAA
aluResult_mem[14] => operand2_fwd.DATAA
aluResult_mem[15] => operand1_fwd.DATAA
aluResult_mem[15] => operand2_fwd.DATAA
aluResult_mem[16] => operand1_fwd.DATAA
aluResult_mem[16] => operand2_fwd.DATAA
aluResult_mem[17] => operand1_fwd.DATAA
aluResult_mem[17] => operand2_fwd.DATAA
aluResult_mem[18] => operand1_fwd.DATAA
aluResult_mem[18] => operand2_fwd.DATAA
aluResult_mem[19] => operand1_fwd.DATAA
aluResult_mem[19] => operand2_fwd.DATAA
aluResult_mem[20] => operand1_fwd.DATAA
aluResult_mem[20] => operand2_fwd.DATAA
aluResult_mem[21] => operand1_fwd.DATAA
aluResult_mem[21] => operand2_fwd.DATAA
aluResult_mem[22] => operand1_fwd.DATAA
aluResult_mem[22] => operand2_fwd.DATAA
aluResult_mem[23] => operand1_fwd.DATAA
aluResult_mem[23] => operand2_fwd.DATAA
aluResult_mem[24] => operand1_fwd.DATAA
aluResult_mem[24] => operand2_fwd.DATAA
aluResult_mem[25] => operand1_fwd.DATAA
aluResult_mem[25] => operand2_fwd.DATAA
aluResult_mem[26] => operand1_fwd.DATAA
aluResult_mem[26] => operand2_fwd.DATAA
aluResult_mem[27] => operand1_fwd.DATAA
aluResult_mem[27] => operand2_fwd.DATAA
aluResult_mem[28] => operand1_fwd.DATAA
aluResult_mem[28] => operand2_fwd.DATAA
aluResult_mem[29] => operand1_fwd.DATAA
aluResult_mem[29] => operand2_fwd.DATAA
aluResult_mem[30] => operand1_fwd.DATAA
aluResult_mem[30] => operand2_fwd.DATAA
aluResult_mem[31] => operand1_fwd.DATAA
aluResult_mem[31] => operand2_fwd.DATAA
readReg2_ex[0] => writeRegOut_ex.DATAA
readReg2_ex[1] => writeRegOut_ex.DATAA
readReg2_ex[2] => writeRegOut_ex.DATAA
readReg2_ex[3] => writeRegOut_ex.DATAA
readReg2_ex[4] => writeRegOut_ex.DATAA
writeReg_ex[0] => writeRegOut_ex.DATAB
writeReg_ex[1] => writeRegOut_ex.DATAB
writeReg_ex[2] => writeRegOut_ex.DATAB
writeReg_ex[3] => writeRegOut_ex.DATAB
writeReg_ex[4] => writeRegOut_ex.DATAB
ALUCtrl[0] => ALUCtrl[0].IN1
ALUCtrl[1] => ALUCtrl[1].IN1
ALUCtrl[2] => ALUCtrl[2].IN1
ALUSrc => ALUSrc.IN1
RegDst => writeRegOut_ex.OUTPUTSELECT
RegDst => writeRegOut_ex.OUTPUTSELECT
RegDst => writeRegOut_ex.OUTPUTSELECT
RegDst => writeRegOut_ex.OUTPUTSELECT
RegDst => writeRegOut_ex.OUTPUTSELECT
ForwardA[0] => Equal0.IN1
ForwardA[0] => Equal1.IN0
ForwardA[1] => Equal0.IN0
ForwardA[1] => Equal1.IN1
ForwardB[0] => Equal2.IN1
ForwardB[0] => Equal3.IN0
ForwardB[1] => Equal2.IN0
ForwardB[1] => Equal3.IN1


|DE1_SoC|cpuCore:cpu|EX:execute_addrCal|mux2_1:ALUSrc_mux
c[0] <= mux21[0].out.DB_MAX_OUTPUT_PORT_TYPE
c[1] <= mux21[1].out.DB_MAX_OUTPUT_PORT_TYPE
c[2] <= mux21[2].out.DB_MAX_OUTPUT_PORT_TYPE
c[3] <= mux21[3].out.DB_MAX_OUTPUT_PORT_TYPE
c[4] <= mux21[4].out.DB_MAX_OUTPUT_PORT_TYPE
c[5] <= mux21[5].out.DB_MAX_OUTPUT_PORT_TYPE
c[6] <= mux21[6].out.DB_MAX_OUTPUT_PORT_TYPE
c[7] <= mux21[7].out.DB_MAX_OUTPUT_PORT_TYPE
c[8] <= mux21[8].out.DB_MAX_OUTPUT_PORT_TYPE
c[9] <= mux21[9].out.DB_MAX_OUTPUT_PORT_TYPE
c[10] <= mux21[10].out.DB_MAX_OUTPUT_PORT_TYPE
c[11] <= mux21[11].out.DB_MAX_OUTPUT_PORT_TYPE
c[12] <= mux21[12].out.DB_MAX_OUTPUT_PORT_TYPE
c[13] <= mux21[13].out.DB_MAX_OUTPUT_PORT_TYPE
c[14] <= mux21[14].out.DB_MAX_OUTPUT_PORT_TYPE
c[15] <= mux21[15].out.DB_MAX_OUTPUT_PORT_TYPE
c[16] <= mux21[16].out.DB_MAX_OUTPUT_PORT_TYPE
c[17] <= mux21[17].out.DB_MAX_OUTPUT_PORT_TYPE
c[18] <= mux21[18].out.DB_MAX_OUTPUT_PORT_TYPE
c[19] <= mux21[19].out.DB_MAX_OUTPUT_PORT_TYPE
c[20] <= mux21[20].out.DB_MAX_OUTPUT_PORT_TYPE
c[21] <= mux21[21].out.DB_MAX_OUTPUT_PORT_TYPE
c[22] <= mux21[22].out.DB_MAX_OUTPUT_PORT_TYPE
c[23] <= mux21[23].out.DB_MAX_OUTPUT_PORT_TYPE
c[24] <= mux21[24].out.DB_MAX_OUTPUT_PORT_TYPE
c[25] <= mux21[25].out.DB_MAX_OUTPUT_PORT_TYPE
c[26] <= mux21[26].out.DB_MAX_OUTPUT_PORT_TYPE
c[27] <= mux21[27].out.DB_MAX_OUTPUT_PORT_TYPE
c[28] <= mux21[28].out.DB_MAX_OUTPUT_PORT_TYPE
c[29] <= mux21[29].out.DB_MAX_OUTPUT_PORT_TYPE
c[30] <= mux21[30].out.DB_MAX_OUTPUT_PORT_TYPE
c[31] <= mux21[31].out.DB_MAX_OUTPUT_PORT_TYPE
a[0] => mux21[0].a1.IN0
a[1] => mux21[1].a1.IN0
a[2] => mux21[2].a1.IN0
a[3] => mux21[3].a1.IN0
a[4] => mux21[4].a1.IN0
a[5] => mux21[5].a1.IN0
a[6] => mux21[6].a1.IN0
a[7] => mux21[7].a1.IN0
a[8] => mux21[8].a1.IN0
a[9] => mux21[9].a1.IN0
a[10] => mux21[10].a1.IN0
a[11] => mux21[11].a1.IN0
a[12] => mux21[12].a1.IN0
a[13] => mux21[13].a1.IN0
a[14] => mux21[14].a1.IN0
a[15] => mux21[15].a1.IN0
a[16] => mux21[16].a1.IN0
a[17] => mux21[17].a1.IN0
a[18] => mux21[18].a1.IN0
a[19] => mux21[19].a1.IN0
a[20] => mux21[20].a1.IN0
a[21] => mux21[21].a1.IN0
a[22] => mux21[22].a1.IN0
a[23] => mux21[23].a1.IN0
a[24] => mux21[24].a1.IN0
a[25] => mux21[25].a1.IN0
a[26] => mux21[26].a1.IN0
a[27] => mux21[27].a1.IN0
a[28] => mux21[28].a1.IN0
a[29] => mux21[29].a1.IN0
a[30] => mux21[30].a1.IN0
a[31] => mux21[31].a1.IN0
b[0] => mux21[0].a2.IN1
b[1] => mux21[1].a2.IN1
b[2] => mux21[2].a2.IN1
b[3] => mux21[3].a2.IN1
b[4] => mux21[4].a2.IN1
b[5] => mux21[5].a2.IN1
b[6] => mux21[6].a2.IN1
b[7] => mux21[7].a2.IN1
b[8] => mux21[8].a2.IN1
b[9] => mux21[9].a2.IN1
b[10] => mux21[10].a2.IN1
b[11] => mux21[11].a2.IN1
b[12] => mux21[12].a2.IN1
b[13] => mux21[13].a2.IN1
b[14] => mux21[14].a2.IN1
b[15] => mux21[15].a2.IN1
b[16] => mux21[16].a2.IN1
b[17] => mux21[17].a2.IN1
b[18] => mux21[18].a2.IN1
b[19] => mux21[19].a2.IN1
b[20] => mux21[20].a2.IN1
b[21] => mux21[21].a2.IN1
b[22] => mux21[22].a2.IN1
b[23] => mux21[23].a2.IN1
b[24] => mux21[24].a2.IN1
b[25] => mux21[25].a2.IN1
b[26] => mux21[26].a2.IN1
b[27] => mux21[27].a2.IN1
b[28] => mux21[28].a2.IN1
b[29] => mux21[29].a2.IN1
b[30] => mux21[30].a2.IN1
b[31] => mux21[31].a2.IN1
sel => n2.DATAIN
sel => mux21[0].a1.IN1
sel => mux21[1].a1.IN1
sel => mux21[2].a1.IN1
sel => mux21[3].a1.IN1
sel => mux21[4].a1.IN1
sel => mux21[5].a1.IN1
sel => mux21[6].a1.IN1
sel => mux21[7].a1.IN1
sel => mux21[8].a1.IN1
sel => mux21[9].a1.IN1
sel => mux21[10].a1.IN1
sel => mux21[11].a1.IN1
sel => mux21[12].a1.IN1
sel => mux21[13].a1.IN1
sel => mux21[14].a1.IN1
sel => mux21[15].a1.IN1
sel => mux21[16].a1.IN1
sel => mux21[17].a1.IN1
sel => mux21[18].a1.IN1
sel => mux21[19].a1.IN1
sel => mux21[20].a1.IN1
sel => mux21[21].a1.IN1
sel => mux21[22].a1.IN1
sel => mux21[23].a1.IN1
sel => mux21[24].a1.IN1
sel => mux21[25].a1.IN1
sel => mux21[26].a1.IN1
sel => mux21[27].a1.IN1
sel => mux21[28].a1.IN1
sel => mux21[29].a1.IN1
sel => mux21[30].a1.IN1
sel => mux21[31].a1.IN1


|DE1_SoC|cpuCore:cpu|EX:execute_addrCal|ALU:alu
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out.DB_MAX_OUTPUT_PORT_TYPE
zero <= Equal15.DB_MAX_OUTPUT_PORT_TYPE
overflow <= arithmatic:arm.port2
carryOut <= arithmatic:arm.port1
negative <= out.DB_MAX_OUTPUT_PORT_TYPE
busA[0] => busA[0].IN6
busA[1] => busA[1].IN6
busA[2] => busA[2].IN6
busA[3] => busA[3].IN6
busA[4] => busA[4].IN6
busA[5] => busA[5].IN6
busA[6] => busA[6].IN6
busA[7] => busA[7].IN6
busA[8] => busA[8].IN6
busA[9] => busA[9].IN6
busA[10] => busA[10].IN6
busA[11] => busA[11].IN6
busA[12] => busA[12].IN6
busA[13] => busA[13].IN6
busA[14] => busA[14].IN6
busA[15] => busA[15].IN6
busA[16] => busA[16].IN6
busA[17] => busA[17].IN6
busA[18] => busA[18].IN6
busA[19] => busA[19].IN6
busA[20] => busA[20].IN6
busA[21] => busA[21].IN6
busA[22] => busA[22].IN6
busA[23] => busA[23].IN6
busA[24] => busA[24].IN6
busA[25] => busA[25].IN6
busA[26] => busA[26].IN6
busA[27] => busA[27].IN6
busA[28] => busA[28].IN6
busA[29] => busA[29].IN6
busA[30] => busA[30].IN6
busA[31] => busA[31].IN6
busB[0] => busB[0].IN6
busB[1] => busB[1].IN6
busB[2] => busB[2].IN5
busB[3] => busB[3].IN5
busB[4] => busB[4].IN5
busB[5] => busB[5].IN5
busB[6] => busB[6].IN5
busB[7] => busB[7].IN5
busB[8] => busB[8].IN5
busB[9] => busB[9].IN5
busB[10] => busB[10].IN5
busB[11] => busB[11].IN5
busB[12] => busB[12].IN5
busB[13] => busB[13].IN5
busB[14] => busB[14].IN5
busB[15] => busB[15].IN5
busB[16] => busB[16].IN5
busB[17] => busB[17].IN5
busB[18] => busB[18].IN5
busB[19] => busB[19].IN5
busB[20] => busB[20].IN5
busB[21] => busB[21].IN5
busB[22] => busB[22].IN5
busB[23] => busB[23].IN5
busB[24] => busB[24].IN5
busB[25] => busB[25].IN5
busB[26] => busB[26].IN5
busB[27] => busB[27].IN5
busB[28] => busB[28].IN5
busB[29] => busB[29].IN5
busB[30] => busB[30].IN5
busB[31] => busB[31].IN5
Ctrl[0] => Equal0.IN2
Ctrl[0] => Equal1.IN0
Ctrl[0] => Equal2.IN2
Ctrl[0] => Equal3.IN1
Ctrl[0] => Equal4.IN2
Ctrl[0] => Equal5.IN1
Ctrl[0] => Equal6.IN2
Ctrl[0] => Equal7.IN2
Ctrl[0] => Equal8.IN2
Ctrl[0] => Equal9.IN0
Ctrl[0] => Equal10.IN2
Ctrl[0] => Equal11.IN1
Ctrl[0] => Equal12.IN2
Ctrl[0] => Equal13.IN1
Ctrl[0] => Equal14.IN2
Ctrl[1] => Equal0.IN1
Ctrl[1] => Equal1.IN2
Ctrl[1] => Equal2.IN0
Ctrl[1] => Equal3.IN0
Ctrl[1] => Equal4.IN1
Ctrl[1] => Equal5.IN2
Ctrl[1] => Equal6.IN1
Ctrl[1] => Equal7.IN0
Ctrl[1] => Equal8.IN1
Ctrl[1] => Equal9.IN2
Ctrl[1] => Equal10.IN0
Ctrl[1] => Equal11.IN0
Ctrl[1] => Equal12.IN1
Ctrl[1] => Equal13.IN2
Ctrl[1] => Equal14.IN1
Ctrl[2] => Equal0.IN0
Ctrl[2] => Equal1.IN1
Ctrl[2] => Equal2.IN1
Ctrl[2] => Equal3.IN2
Ctrl[2] => Equal4.IN0
Ctrl[2] => Equal5.IN0
Ctrl[2] => Equal6.IN0
Ctrl[2] => Equal7.IN1
Ctrl[2] => Equal8.IN0
Ctrl[2] => Equal9.IN1
Ctrl[2] => Equal10.IN1
Ctrl[2] => Equal11.IN2
Ctrl[2] => Equal12.IN0
Ctrl[2] => Equal13.IN0
Ctrl[2] => Equal14.IN0


|DE1_SoC|cpuCore:cpu|EX:execute_addrCal|ALU:alu|arithmatic:arm
Sum[0] <= Sum.DB_MAX_OUTPUT_PORT_TYPE
Sum[1] <= Sum.DB_MAX_OUTPUT_PORT_TYPE
Sum[2] <= Sum.DB_MAX_OUTPUT_PORT_TYPE
Sum[3] <= Sum.DB_MAX_OUTPUT_PORT_TYPE
Sum[4] <= Sum.DB_MAX_OUTPUT_PORT_TYPE
Sum[5] <= Sum.DB_MAX_OUTPUT_PORT_TYPE
Sum[6] <= Sum.DB_MAX_OUTPUT_PORT_TYPE
Sum[7] <= Sum.DB_MAX_OUTPUT_PORT_TYPE
Sum[8] <= Sum.DB_MAX_OUTPUT_PORT_TYPE
Sum[9] <= Sum.DB_MAX_OUTPUT_PORT_TYPE
Sum[10] <= Sum.DB_MAX_OUTPUT_PORT_TYPE
Sum[11] <= Sum.DB_MAX_OUTPUT_PORT_TYPE
Sum[12] <= Sum.DB_MAX_OUTPUT_PORT_TYPE
Sum[13] <= Sum.DB_MAX_OUTPUT_PORT_TYPE
Sum[14] <= Sum.DB_MAX_OUTPUT_PORT_TYPE
Sum[15] <= Sum.DB_MAX_OUTPUT_PORT_TYPE
Sum[16] <= Sum.DB_MAX_OUTPUT_PORT_TYPE
Sum[17] <= Sum.DB_MAX_OUTPUT_PORT_TYPE
Sum[18] <= Sum.DB_MAX_OUTPUT_PORT_TYPE
Sum[19] <= Sum.DB_MAX_OUTPUT_PORT_TYPE
Sum[20] <= Sum.DB_MAX_OUTPUT_PORT_TYPE
Sum[21] <= Sum.DB_MAX_OUTPUT_PORT_TYPE
Sum[22] <= Sum.DB_MAX_OUTPUT_PORT_TYPE
Sum[23] <= Sum.DB_MAX_OUTPUT_PORT_TYPE
Sum[24] <= Sum.DB_MAX_OUTPUT_PORT_TYPE
Sum[25] <= Sum.DB_MAX_OUTPUT_PORT_TYPE
Sum[26] <= Sum.DB_MAX_OUTPUT_PORT_TYPE
Sum[27] <= Sum.DB_MAX_OUTPUT_PORT_TYPE
Sum[28] <= Sum.DB_MAX_OUTPUT_PORT_TYPE
Sum[29] <= Sum.DB_MAX_OUTPUT_PORT_TYPE
Sum[30] <= Sum.DB_MAX_OUTPUT_PORT_TYPE
Sum[31] <= Sum.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE
Overflow <= Overflow.DB_MAX_OUTPUT_PORT_TYPE
A[0] => A[0].IN1
A[1] => A[1].IN1
A[2] => A[2].IN1
A[3] => A[3].IN1
A[4] => A[4].IN1
A[5] => A[5].IN1
A[6] => A[6].IN1
A[7] => A[7].IN1
A[8] => A[8].IN1
A[9] => A[9].IN1
A[10] => A[10].IN1
A[11] => A[11].IN1
A[12] => A[12].IN1
A[13] => A[13].IN1
A[14] => A[14].IN1
A[15] => A[15].IN1
A[16] => A[16].IN1
A[17] => A[17].IN1
A[18] => A[18].IN1
A[19] => A[19].IN1
A[20] => A[20].IN1
A[21] => A[21].IN1
A[22] => A[22].IN1
A[23] => A[23].IN1
A[24] => A[24].IN1
A[25] => A[25].IN1
A[26] => A[26].IN1
A[27] => A[27].IN1
A[28] => A[28].IN1
A[29] => A[29].IN1
A[30] => A[30].IN1
A[31] => A[31].IN1
B[0] => newB.DATAA
B[0] => Add0.IN64
B[1] => newB.DATAA
B[1] => Add0.IN63
B[2] => newB.DATAA
B[2] => Add0.IN62
B[3] => newB.DATAA
B[3] => Add0.IN61
B[4] => newB.DATAA
B[4] => Add0.IN60
B[5] => newB.DATAA
B[5] => Add0.IN59
B[6] => newB.DATAA
B[6] => Add0.IN58
B[7] => newB.DATAA
B[7] => Add0.IN57
B[8] => newB.DATAA
B[8] => Add0.IN56
B[9] => newB.DATAA
B[9] => Add0.IN55
B[10] => newB.DATAA
B[10] => Add0.IN54
B[11] => newB.DATAA
B[11] => Add0.IN53
B[12] => newB.DATAA
B[12] => Add0.IN52
B[13] => newB.DATAA
B[13] => Add0.IN51
B[14] => newB.DATAA
B[14] => Add0.IN50
B[15] => newB.DATAA
B[15] => Add0.IN49
B[16] => newB.DATAA
B[16] => Add0.IN48
B[17] => newB.DATAA
B[17] => Add0.IN47
B[18] => newB.DATAA
B[18] => Add0.IN46
B[19] => newB.DATAA
B[19] => Add0.IN45
B[20] => newB.DATAA
B[20] => Add0.IN44
B[21] => newB.DATAA
B[21] => Add0.IN43
B[22] => newB.DATAA
B[22] => Add0.IN42
B[23] => newB.DATAA
B[23] => Add0.IN41
B[24] => newB.DATAA
B[24] => Add0.IN40
B[25] => newB.DATAA
B[25] => Add0.IN39
B[26] => newB.DATAA
B[26] => Add0.IN38
B[27] => newB.DATAA
B[27] => Add0.IN37
B[28] => newB.DATAA
B[28] => Add0.IN36
B[29] => newB.DATAA
B[29] => Add0.IN35
B[30] => newB.DATAA
B[30] => Add0.IN34
B[31] => newB.DATAA
B[31] => Add0.IN33
Sel => newB.OUTPUTSELECT
Sel => newB.OUTPUTSELECT
Sel => newB.OUTPUTSELECT
Sel => newB.OUTPUTSELECT
Sel => newB.OUTPUTSELECT
Sel => newB.OUTPUTSELECT
Sel => newB.OUTPUTSELECT
Sel => newB.OUTPUTSELECT
Sel => newB.OUTPUTSELECT
Sel => newB.OUTPUTSELECT
Sel => newB.OUTPUTSELECT
Sel => newB.OUTPUTSELECT
Sel => newB.OUTPUTSELECT
Sel => newB.OUTPUTSELECT
Sel => newB.OUTPUTSELECT
Sel => newB.OUTPUTSELECT
Sel => newB.OUTPUTSELECT
Sel => newB.OUTPUTSELECT
Sel => newB.OUTPUTSELECT
Sel => newB.OUTPUTSELECT
Sel => newB.OUTPUTSELECT
Sel => newB.OUTPUTSELECT
Sel => newB.OUTPUTSELECT
Sel => newB.OUTPUTSELECT
Sel => newB.OUTPUTSELECT
Sel => newB.OUTPUTSELECT
Sel => newB.OUTPUTSELECT
Sel => newB.OUTPUTSELECT
Sel => newB.OUTPUTSELECT
Sel => newB.OUTPUTSELECT
Sel => newB.OUTPUTSELECT
Sel => newB.OUTPUTSELECT
Enable => Enable.IN32


|DE1_SoC|cpuCore:cpu|EX:execute_addrCal|ALU:alu|arithmatic:arm|partialFullAdder:calculate0[0].add0
P <= P.DB_MAX_OUTPUT_PORT_TYPE
G <= G.DB_MAX_OUTPUT_PORT_TYPE
A => P.IN0
A => G.IN0
B => P.IN1
B => G.IN1
Cin => ~NO_FANOUT~
Enable => P.IN1
Enable => G.IN1


|DE1_SoC|cpuCore:cpu|EX:execute_addrCal|ALU:alu|arithmatic:arm|partialFullAdder:calculate0[1].add0
P <= P.DB_MAX_OUTPUT_PORT_TYPE
G <= G.DB_MAX_OUTPUT_PORT_TYPE
A => P.IN0
A => G.IN0
B => P.IN1
B => G.IN1
Cin => ~NO_FANOUT~
Enable => P.IN1
Enable => G.IN1


|DE1_SoC|cpuCore:cpu|EX:execute_addrCal|ALU:alu|arithmatic:arm|partialFullAdder:calculate0[2].add0
P <= P.DB_MAX_OUTPUT_PORT_TYPE
G <= G.DB_MAX_OUTPUT_PORT_TYPE
A => P.IN0
A => G.IN0
B => P.IN1
B => G.IN1
Cin => ~NO_FANOUT~
Enable => P.IN1
Enable => G.IN1


|DE1_SoC|cpuCore:cpu|EX:execute_addrCal|ALU:alu|arithmatic:arm|partialFullAdder:calculate0[3].add0
P <= P.DB_MAX_OUTPUT_PORT_TYPE
G <= G.DB_MAX_OUTPUT_PORT_TYPE
A => P.IN0
A => G.IN0
B => P.IN1
B => G.IN1
Cin => ~NO_FANOUT~
Enable => P.IN1
Enable => G.IN1


|DE1_SoC|cpuCore:cpu|EX:execute_addrCal|ALU:alu|arithmatic:arm|partialFullAdder:calculate0[4].add0
P <= P.DB_MAX_OUTPUT_PORT_TYPE
G <= G.DB_MAX_OUTPUT_PORT_TYPE
A => P.IN0
A => G.IN0
B => P.IN1
B => G.IN1
Cin => ~NO_FANOUT~
Enable => P.IN1
Enable => G.IN1


|DE1_SoC|cpuCore:cpu|EX:execute_addrCal|ALU:alu|arithmatic:arm|partialFullAdder:calculate0[5].add0
P <= P.DB_MAX_OUTPUT_PORT_TYPE
G <= G.DB_MAX_OUTPUT_PORT_TYPE
A => P.IN0
A => G.IN0
B => P.IN1
B => G.IN1
Cin => ~NO_FANOUT~
Enable => P.IN1
Enable => G.IN1


|DE1_SoC|cpuCore:cpu|EX:execute_addrCal|ALU:alu|arithmatic:arm|partialFullAdder:calculate0[6].add0
P <= P.DB_MAX_OUTPUT_PORT_TYPE
G <= G.DB_MAX_OUTPUT_PORT_TYPE
A => P.IN0
A => G.IN0
B => P.IN1
B => G.IN1
Cin => ~NO_FANOUT~
Enable => P.IN1
Enable => G.IN1


|DE1_SoC|cpuCore:cpu|EX:execute_addrCal|ALU:alu|arithmatic:arm|partialFullAdder:calculate0[7].add0
P <= P.DB_MAX_OUTPUT_PORT_TYPE
G <= G.DB_MAX_OUTPUT_PORT_TYPE
A => P.IN0
A => G.IN0
B => P.IN1
B => G.IN1
Cin => ~NO_FANOUT~
Enable => P.IN1
Enable => G.IN1


|DE1_SoC|cpuCore:cpu|EX:execute_addrCal|ALU:alu|arithmatic:arm|partialFullAdder:calculate0[8].add0
P <= P.DB_MAX_OUTPUT_PORT_TYPE
G <= G.DB_MAX_OUTPUT_PORT_TYPE
A => P.IN0
A => G.IN0
B => P.IN1
B => G.IN1
Cin => ~NO_FANOUT~
Enable => P.IN1
Enable => G.IN1


|DE1_SoC|cpuCore:cpu|EX:execute_addrCal|ALU:alu|arithmatic:arm|partialFullAdder:calculate0[9].add0
P <= P.DB_MAX_OUTPUT_PORT_TYPE
G <= G.DB_MAX_OUTPUT_PORT_TYPE
A => P.IN0
A => G.IN0
B => P.IN1
B => G.IN1
Cin => ~NO_FANOUT~
Enable => P.IN1
Enable => G.IN1


|DE1_SoC|cpuCore:cpu|EX:execute_addrCal|ALU:alu|arithmatic:arm|partialFullAdder:calculate0[10].add0
P <= P.DB_MAX_OUTPUT_PORT_TYPE
G <= G.DB_MAX_OUTPUT_PORT_TYPE
A => P.IN0
A => G.IN0
B => P.IN1
B => G.IN1
Cin => ~NO_FANOUT~
Enable => P.IN1
Enable => G.IN1


|DE1_SoC|cpuCore:cpu|EX:execute_addrCal|ALU:alu|arithmatic:arm|partialFullAdder:calculate0[11].add0
P <= P.DB_MAX_OUTPUT_PORT_TYPE
G <= G.DB_MAX_OUTPUT_PORT_TYPE
A => P.IN0
A => G.IN0
B => P.IN1
B => G.IN1
Cin => ~NO_FANOUT~
Enable => P.IN1
Enable => G.IN1


|DE1_SoC|cpuCore:cpu|EX:execute_addrCal|ALU:alu|arithmatic:arm|partialFullAdder:calculate0[12].add0
P <= P.DB_MAX_OUTPUT_PORT_TYPE
G <= G.DB_MAX_OUTPUT_PORT_TYPE
A => P.IN0
A => G.IN0
B => P.IN1
B => G.IN1
Cin => ~NO_FANOUT~
Enable => P.IN1
Enable => G.IN1


|DE1_SoC|cpuCore:cpu|EX:execute_addrCal|ALU:alu|arithmatic:arm|partialFullAdder:calculate0[13].add0
P <= P.DB_MAX_OUTPUT_PORT_TYPE
G <= G.DB_MAX_OUTPUT_PORT_TYPE
A => P.IN0
A => G.IN0
B => P.IN1
B => G.IN1
Cin => ~NO_FANOUT~
Enable => P.IN1
Enable => G.IN1


|DE1_SoC|cpuCore:cpu|EX:execute_addrCal|ALU:alu|arithmatic:arm|partialFullAdder:calculate0[14].add0
P <= P.DB_MAX_OUTPUT_PORT_TYPE
G <= G.DB_MAX_OUTPUT_PORT_TYPE
A => P.IN0
A => G.IN0
B => P.IN1
B => G.IN1
Cin => ~NO_FANOUT~
Enable => P.IN1
Enable => G.IN1


|DE1_SoC|cpuCore:cpu|EX:execute_addrCal|ALU:alu|arithmatic:arm|partialFullAdder:calculate0[15].add0
P <= P.DB_MAX_OUTPUT_PORT_TYPE
G <= G.DB_MAX_OUTPUT_PORT_TYPE
A => P.IN0
A => G.IN0
B => P.IN1
B => G.IN1
Cin => ~NO_FANOUT~
Enable => P.IN1
Enable => G.IN1


|DE1_SoC|cpuCore:cpu|EX:execute_addrCal|ALU:alu|arithmatic:arm|partialFullAdder:calculate0[16].add0
P <= P.DB_MAX_OUTPUT_PORT_TYPE
G <= G.DB_MAX_OUTPUT_PORT_TYPE
A => P.IN0
A => G.IN0
B => P.IN1
B => G.IN1
Cin => ~NO_FANOUT~
Enable => P.IN1
Enable => G.IN1


|DE1_SoC|cpuCore:cpu|EX:execute_addrCal|ALU:alu|arithmatic:arm|partialFullAdder:calculate0[17].add0
P <= P.DB_MAX_OUTPUT_PORT_TYPE
G <= G.DB_MAX_OUTPUT_PORT_TYPE
A => P.IN0
A => G.IN0
B => P.IN1
B => G.IN1
Cin => ~NO_FANOUT~
Enable => P.IN1
Enable => G.IN1


|DE1_SoC|cpuCore:cpu|EX:execute_addrCal|ALU:alu|arithmatic:arm|partialFullAdder:calculate0[18].add0
P <= P.DB_MAX_OUTPUT_PORT_TYPE
G <= G.DB_MAX_OUTPUT_PORT_TYPE
A => P.IN0
A => G.IN0
B => P.IN1
B => G.IN1
Cin => ~NO_FANOUT~
Enable => P.IN1
Enable => G.IN1


|DE1_SoC|cpuCore:cpu|EX:execute_addrCal|ALU:alu|arithmatic:arm|partialFullAdder:calculate0[19].add0
P <= P.DB_MAX_OUTPUT_PORT_TYPE
G <= G.DB_MAX_OUTPUT_PORT_TYPE
A => P.IN0
A => G.IN0
B => P.IN1
B => G.IN1
Cin => ~NO_FANOUT~
Enable => P.IN1
Enable => G.IN1


|DE1_SoC|cpuCore:cpu|EX:execute_addrCal|ALU:alu|arithmatic:arm|partialFullAdder:calculate0[20].add0
P <= P.DB_MAX_OUTPUT_PORT_TYPE
G <= G.DB_MAX_OUTPUT_PORT_TYPE
A => P.IN0
A => G.IN0
B => P.IN1
B => G.IN1
Cin => ~NO_FANOUT~
Enable => P.IN1
Enable => G.IN1


|DE1_SoC|cpuCore:cpu|EX:execute_addrCal|ALU:alu|arithmatic:arm|partialFullAdder:calculate0[21].add0
P <= P.DB_MAX_OUTPUT_PORT_TYPE
G <= G.DB_MAX_OUTPUT_PORT_TYPE
A => P.IN0
A => G.IN0
B => P.IN1
B => G.IN1
Cin => ~NO_FANOUT~
Enable => P.IN1
Enable => G.IN1


|DE1_SoC|cpuCore:cpu|EX:execute_addrCal|ALU:alu|arithmatic:arm|partialFullAdder:calculate0[22].add0
P <= P.DB_MAX_OUTPUT_PORT_TYPE
G <= G.DB_MAX_OUTPUT_PORT_TYPE
A => P.IN0
A => G.IN0
B => P.IN1
B => G.IN1
Cin => ~NO_FANOUT~
Enable => P.IN1
Enable => G.IN1


|DE1_SoC|cpuCore:cpu|EX:execute_addrCal|ALU:alu|arithmatic:arm|partialFullAdder:calculate0[23].add0
P <= P.DB_MAX_OUTPUT_PORT_TYPE
G <= G.DB_MAX_OUTPUT_PORT_TYPE
A => P.IN0
A => G.IN0
B => P.IN1
B => G.IN1
Cin => ~NO_FANOUT~
Enable => P.IN1
Enable => G.IN1


|DE1_SoC|cpuCore:cpu|EX:execute_addrCal|ALU:alu|arithmatic:arm|partialFullAdder:calculate0[24].add0
P <= P.DB_MAX_OUTPUT_PORT_TYPE
G <= G.DB_MAX_OUTPUT_PORT_TYPE
A => P.IN0
A => G.IN0
B => P.IN1
B => G.IN1
Cin => ~NO_FANOUT~
Enable => P.IN1
Enable => G.IN1


|DE1_SoC|cpuCore:cpu|EX:execute_addrCal|ALU:alu|arithmatic:arm|partialFullAdder:calculate0[25].add0
P <= P.DB_MAX_OUTPUT_PORT_TYPE
G <= G.DB_MAX_OUTPUT_PORT_TYPE
A => P.IN0
A => G.IN0
B => P.IN1
B => G.IN1
Cin => ~NO_FANOUT~
Enable => P.IN1
Enable => G.IN1


|DE1_SoC|cpuCore:cpu|EX:execute_addrCal|ALU:alu|arithmatic:arm|partialFullAdder:calculate0[26].add0
P <= P.DB_MAX_OUTPUT_PORT_TYPE
G <= G.DB_MAX_OUTPUT_PORT_TYPE
A => P.IN0
A => G.IN0
B => P.IN1
B => G.IN1
Cin => ~NO_FANOUT~
Enable => P.IN1
Enable => G.IN1


|DE1_SoC|cpuCore:cpu|EX:execute_addrCal|ALU:alu|arithmatic:arm|partialFullAdder:calculate0[27].add0
P <= P.DB_MAX_OUTPUT_PORT_TYPE
G <= G.DB_MAX_OUTPUT_PORT_TYPE
A => P.IN0
A => G.IN0
B => P.IN1
B => G.IN1
Cin => ~NO_FANOUT~
Enable => P.IN1
Enable => G.IN1


|DE1_SoC|cpuCore:cpu|EX:execute_addrCal|ALU:alu|arithmatic:arm|partialFullAdder:calculate0[28].add0
P <= P.DB_MAX_OUTPUT_PORT_TYPE
G <= G.DB_MAX_OUTPUT_PORT_TYPE
A => P.IN0
A => G.IN0
B => P.IN1
B => G.IN1
Cin => ~NO_FANOUT~
Enable => P.IN1
Enable => G.IN1


|DE1_SoC|cpuCore:cpu|EX:execute_addrCal|ALU:alu|arithmatic:arm|partialFullAdder:calculate0[29].add0
P <= P.DB_MAX_OUTPUT_PORT_TYPE
G <= G.DB_MAX_OUTPUT_PORT_TYPE
A => P.IN0
A => G.IN0
B => P.IN1
B => G.IN1
Cin => ~NO_FANOUT~
Enable => P.IN1
Enable => G.IN1


|DE1_SoC|cpuCore:cpu|EX:execute_addrCal|ALU:alu|arithmatic:arm|partialFullAdder:calculate0[30].add0
P <= P.DB_MAX_OUTPUT_PORT_TYPE
G <= G.DB_MAX_OUTPUT_PORT_TYPE
A => P.IN0
A => G.IN0
B => P.IN1
B => G.IN1
Cin => ~NO_FANOUT~
Enable => P.IN1
Enable => G.IN1


|DE1_SoC|cpuCore:cpu|EX:execute_addrCal|ALU:alu|arithmatic:arm|partialFullAdder:calculate0[31].add0
P <= P.DB_MAX_OUTPUT_PORT_TYPE
G <= G.DB_MAX_OUTPUT_PORT_TYPE
A => P.IN0
A => G.IN0
B => P.IN1
B => G.IN1
Cin => ~NO_FANOUT~
Enable => P.IN1
Enable => G.IN1


|DE1_SoC|cpuCore:cpu|EX:execute_addrCal|ALU:alu|andOperation:andO
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out.DB_MAX_OUTPUT_PORT_TYPE
operandOne[0] => out.IN0
operandOne[1] => out.IN0
operandOne[2] => out.IN0
operandOne[3] => out.IN0
operandOne[4] => out.IN0
operandOne[5] => out.IN0
operandOne[6] => out.IN0
operandOne[7] => out.IN0
operandOne[8] => out.IN0
operandOne[9] => out.IN0
operandOne[10] => out.IN0
operandOne[11] => out.IN0
operandOne[12] => out.IN0
operandOne[13] => out.IN0
operandOne[14] => out.IN0
operandOne[15] => out.IN0
operandOne[16] => out.IN0
operandOne[17] => out.IN0
operandOne[18] => out.IN0
operandOne[19] => out.IN0
operandOne[20] => out.IN0
operandOne[21] => out.IN0
operandOne[22] => out.IN0
operandOne[23] => out.IN0
operandOne[24] => out.IN0
operandOne[25] => out.IN0
operandOne[26] => out.IN0
operandOne[27] => out.IN0
operandOne[28] => out.IN0
operandOne[29] => out.IN0
operandOne[30] => out.IN0
operandOne[31] => out.IN0
operandTwo[0] => out.IN1
operandTwo[1] => out.IN1
operandTwo[2] => out.IN1
operandTwo[3] => out.IN1
operandTwo[4] => out.IN1
operandTwo[5] => out.IN1
operandTwo[6] => out.IN1
operandTwo[7] => out.IN1
operandTwo[8] => out.IN1
operandTwo[9] => out.IN1
operandTwo[10] => out.IN1
operandTwo[11] => out.IN1
operandTwo[12] => out.IN1
operandTwo[13] => out.IN1
operandTwo[14] => out.IN1
operandTwo[15] => out.IN1
operandTwo[16] => out.IN1
operandTwo[17] => out.IN1
operandTwo[18] => out.IN1
operandTwo[19] => out.IN1
operandTwo[20] => out.IN1
operandTwo[21] => out.IN1
operandTwo[22] => out.IN1
operandTwo[23] => out.IN1
operandTwo[24] => out.IN1
operandTwo[25] => out.IN1
operandTwo[26] => out.IN1
operandTwo[27] => out.IN1
operandTwo[28] => out.IN1
operandTwo[29] => out.IN1
operandTwo[30] => out.IN1
operandTwo[31] => out.IN1
enable => out.IN1


|DE1_SoC|cpuCore:cpu|EX:execute_addrCal|ALU:alu|orOperation:orO
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out.DB_MAX_OUTPUT_PORT_TYPE
operandOne[0] => out.IN0
operandOne[1] => out.IN0
operandOne[2] => out.IN0
operandOne[3] => out.IN0
operandOne[4] => out.IN0
operandOne[5] => out.IN0
operandOne[6] => out.IN0
operandOne[7] => out.IN0
operandOne[8] => out.IN0
operandOne[9] => out.IN0
operandOne[10] => out.IN0
operandOne[11] => out.IN0
operandOne[12] => out.IN0
operandOne[13] => out.IN0
operandOne[14] => out.IN0
operandOne[15] => out.IN0
operandOne[16] => out.IN0
operandOne[17] => out.IN0
operandOne[18] => out.IN0
operandOne[19] => out.IN0
operandOne[20] => out.IN0
operandOne[21] => out.IN0
operandOne[22] => out.IN0
operandOne[23] => out.IN0
operandOne[24] => out.IN0
operandOne[25] => out.IN0
operandOne[26] => out.IN0
operandOne[27] => out.IN0
operandOne[28] => out.IN0
operandOne[29] => out.IN0
operandOne[30] => out.IN0
operandOne[31] => out.IN0
operandTwo[0] => out.IN1
operandTwo[1] => out.IN1
operandTwo[2] => out.IN1
operandTwo[3] => out.IN1
operandTwo[4] => out.IN1
operandTwo[5] => out.IN1
operandTwo[6] => out.IN1
operandTwo[7] => out.IN1
operandTwo[8] => out.IN1
operandTwo[9] => out.IN1
operandTwo[10] => out.IN1
operandTwo[11] => out.IN1
operandTwo[12] => out.IN1
operandTwo[13] => out.IN1
operandTwo[14] => out.IN1
operandTwo[15] => out.IN1
operandTwo[16] => out.IN1
operandTwo[17] => out.IN1
operandTwo[18] => out.IN1
operandTwo[19] => out.IN1
operandTwo[20] => out.IN1
operandTwo[21] => out.IN1
operandTwo[22] => out.IN1
operandTwo[23] => out.IN1
operandTwo[24] => out.IN1
operandTwo[25] => out.IN1
operandTwo[26] => out.IN1
operandTwo[27] => out.IN1
operandTwo[28] => out.IN1
operandTwo[29] => out.IN1
operandTwo[30] => out.IN1
operandTwo[31] => out.IN1
enable => out.IN1


|DE1_SoC|cpuCore:cpu|EX:execute_addrCal|ALU:alu|xorOperation:xorO
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out.DB_MAX_OUTPUT_PORT_TYPE
operandOne[0] => out.IN0
operandOne[1] => out.IN0
operandOne[2] => out.IN0
operandOne[3] => out.IN0
operandOne[4] => out.IN0
operandOne[5] => out.IN0
operandOne[6] => out.IN0
operandOne[7] => out.IN0
operandOne[8] => out.IN0
operandOne[9] => out.IN0
operandOne[10] => out.IN0
operandOne[11] => out.IN0
operandOne[12] => out.IN0
operandOne[13] => out.IN0
operandOne[14] => out.IN0
operandOne[15] => out.IN0
operandOne[16] => out.IN0
operandOne[17] => out.IN0
operandOne[18] => out.IN0
operandOne[19] => out.IN0
operandOne[20] => out.IN0
operandOne[21] => out.IN0
operandOne[22] => out.IN0
operandOne[23] => out.IN0
operandOne[24] => out.IN0
operandOne[25] => out.IN0
operandOne[26] => out.IN0
operandOne[27] => out.IN0
operandOne[28] => out.IN0
operandOne[29] => out.IN0
operandOne[30] => out.IN0
operandOne[31] => out.IN0
operandTwo[0] => out.IN1
operandTwo[1] => out.IN1
operandTwo[2] => out.IN1
operandTwo[3] => out.IN1
operandTwo[4] => out.IN1
operandTwo[5] => out.IN1
operandTwo[6] => out.IN1
operandTwo[7] => out.IN1
operandTwo[8] => out.IN1
operandTwo[9] => out.IN1
operandTwo[10] => out.IN1
operandTwo[11] => out.IN1
operandTwo[12] => out.IN1
operandTwo[13] => out.IN1
operandTwo[14] => out.IN1
operandTwo[15] => out.IN1
operandTwo[16] => out.IN1
operandTwo[17] => out.IN1
operandTwo[18] => out.IN1
operandTwo[19] => out.IN1
operandTwo[20] => out.IN1
operandTwo[21] => out.IN1
operandTwo[22] => out.IN1
operandTwo[23] => out.IN1
operandTwo[24] => out.IN1
operandTwo[25] => out.IN1
operandTwo[26] => out.IN1
operandTwo[27] => out.IN1
operandTwo[28] => out.IN1
operandTwo[29] => out.IN1
operandTwo[30] => out.IN1
operandTwo[31] => out.IN1
enable => out.IN1


|DE1_SoC|cpuCore:cpu|EX:execute_addrCal|ALU:alu|SLT:slt
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= <GND>
out[2] <= <GND>
out[3] <= <GND>
out[4] <= <GND>
out[5] <= <GND>
out[6] <= <GND>
out[7] <= <GND>
out[8] <= <GND>
out[9] <= <GND>
out[10] <= <GND>
out[11] <= <GND>
out[12] <= <GND>
out[13] <= <GND>
out[14] <= <GND>
out[15] <= <GND>
out[16] <= <GND>
out[17] <= <GND>
out[18] <= <GND>
out[19] <= <GND>
out[20] <= <GND>
out[21] <= <GND>
out[22] <= <GND>
out[23] <= <GND>
out[24] <= <GND>
out[25] <= <GND>
out[26] <= <GND>
out[27] <= <GND>
out[28] <= <GND>
out[29] <= <GND>
out[30] <= <GND>
out[31] <= <GND>
data0[0] => data0[0].IN1
data0[1] => data0[1].IN1
data0[2] => data0[2].IN1
data0[3] => data0[3].IN1
data0[4] => data0[4].IN1
data0[5] => data0[5].IN1
data0[6] => data0[6].IN1
data0[7] => data0[7].IN1
data0[8] => data0[8].IN1
data0[9] => data0[9].IN1
data0[10] => data0[10].IN1
data0[11] => data0[11].IN1
data0[12] => data0[12].IN1
data0[13] => data0[13].IN1
data0[14] => data0[14].IN1
data0[15] => data0[15].IN1
data0[16] => data0[16].IN1
data0[17] => data0[17].IN1
data0[18] => data0[18].IN1
data0[19] => data0[19].IN1
data0[20] => data0[20].IN1
data0[21] => data0[21].IN1
data0[22] => data0[22].IN1
data0[23] => data0[23].IN1
data0[24] => data0[24].IN1
data0[25] => data0[25].IN1
data0[26] => data0[26].IN1
data0[27] => data0[27].IN1
data0[28] => data0[28].IN1
data0[29] => data0[29].IN1
data0[30] => data0[30].IN1
data0[31] => data0[31].IN1
data1[0] => data1[0].IN1
data1[1] => data1[1].IN1
data1[2] => data1[2].IN1
data1[3] => data1[3].IN1
data1[4] => data1[4].IN1
data1[5] => data1[5].IN1
data1[6] => data1[6].IN1
data1[7] => data1[7].IN1
data1[8] => data1[8].IN1
data1[9] => data1[9].IN1
data1[10] => data1[10].IN1
data1[11] => data1[11].IN1
data1[12] => data1[12].IN1
data1[13] => data1[13].IN1
data1[14] => data1[14].IN1
data1[15] => data1[15].IN1
data1[16] => data1[16].IN1
data1[17] => data1[17].IN1
data1[18] => data1[18].IN1
data1[19] => data1[19].IN1
data1[20] => data1[20].IN1
data1[21] => data1[21].IN1
data1[22] => data1[22].IN1
data1[23] => data1[23].IN1
data1[24] => data1[24].IN1
data1[25] => data1[25].IN1
data1[26] => data1[26].IN1
data1[27] => data1[27].IN1
data1[28] => data1[28].IN1
data1[29] => data1[29].IN1
data1[30] => data1[30].IN1
data1[31] => data1[31].IN1
enable => en[32].IN1


|DE1_SoC|cpuCore:cpu|EX:execute_addrCal|ALU:alu|SLT:slt|comparator:cp[31].cpt
ifLess <= ifLess.DB_MAX_OUTPUT_PORT_TYPE
ifEqual <= ifEqual.DB_MAX_OUTPUT_PORT_TYPE
bit0 => ifEqual.IN0
bit0 => ifLess.IN0
bit1 => ifLess.IN1
bit1 => ifEqual.IN1
enable => ifLess.IN1
enable => ifEqual.IN1


|DE1_SoC|cpuCore:cpu|EX:execute_addrCal|ALU:alu|SLT:slt|comparator:cp[30].cpt
ifLess <= ifLess.DB_MAX_OUTPUT_PORT_TYPE
ifEqual <= ifEqual.DB_MAX_OUTPUT_PORT_TYPE
bit0 => ifEqual.IN0
bit0 => ifLess.IN0
bit1 => ifLess.IN1
bit1 => ifEqual.IN1
enable => ifLess.IN1
enable => ifEqual.IN1


|DE1_SoC|cpuCore:cpu|EX:execute_addrCal|ALU:alu|SLT:slt|comparator:cp[29].cpt
ifLess <= ifLess.DB_MAX_OUTPUT_PORT_TYPE
ifEqual <= ifEqual.DB_MAX_OUTPUT_PORT_TYPE
bit0 => ifEqual.IN0
bit0 => ifLess.IN0
bit1 => ifLess.IN1
bit1 => ifEqual.IN1
enable => ifLess.IN1
enable => ifEqual.IN1


|DE1_SoC|cpuCore:cpu|EX:execute_addrCal|ALU:alu|SLT:slt|comparator:cp[28].cpt
ifLess <= ifLess.DB_MAX_OUTPUT_PORT_TYPE
ifEqual <= ifEqual.DB_MAX_OUTPUT_PORT_TYPE
bit0 => ifEqual.IN0
bit0 => ifLess.IN0
bit1 => ifLess.IN1
bit1 => ifEqual.IN1
enable => ifLess.IN1
enable => ifEqual.IN1


|DE1_SoC|cpuCore:cpu|EX:execute_addrCal|ALU:alu|SLT:slt|comparator:cp[27].cpt
ifLess <= ifLess.DB_MAX_OUTPUT_PORT_TYPE
ifEqual <= ifEqual.DB_MAX_OUTPUT_PORT_TYPE
bit0 => ifEqual.IN0
bit0 => ifLess.IN0
bit1 => ifLess.IN1
bit1 => ifEqual.IN1
enable => ifLess.IN1
enable => ifEqual.IN1


|DE1_SoC|cpuCore:cpu|EX:execute_addrCal|ALU:alu|SLT:slt|comparator:cp[26].cpt
ifLess <= ifLess.DB_MAX_OUTPUT_PORT_TYPE
ifEqual <= ifEqual.DB_MAX_OUTPUT_PORT_TYPE
bit0 => ifEqual.IN0
bit0 => ifLess.IN0
bit1 => ifLess.IN1
bit1 => ifEqual.IN1
enable => ifLess.IN1
enable => ifEqual.IN1


|DE1_SoC|cpuCore:cpu|EX:execute_addrCal|ALU:alu|SLT:slt|comparator:cp[25].cpt
ifLess <= ifLess.DB_MAX_OUTPUT_PORT_TYPE
ifEqual <= ifEqual.DB_MAX_OUTPUT_PORT_TYPE
bit0 => ifEqual.IN0
bit0 => ifLess.IN0
bit1 => ifLess.IN1
bit1 => ifEqual.IN1
enable => ifLess.IN1
enable => ifEqual.IN1


|DE1_SoC|cpuCore:cpu|EX:execute_addrCal|ALU:alu|SLT:slt|comparator:cp[24].cpt
ifLess <= ifLess.DB_MAX_OUTPUT_PORT_TYPE
ifEqual <= ifEqual.DB_MAX_OUTPUT_PORT_TYPE
bit0 => ifEqual.IN0
bit0 => ifLess.IN0
bit1 => ifLess.IN1
bit1 => ifEqual.IN1
enable => ifLess.IN1
enable => ifEqual.IN1


|DE1_SoC|cpuCore:cpu|EX:execute_addrCal|ALU:alu|SLT:slt|comparator:cp[23].cpt
ifLess <= ifLess.DB_MAX_OUTPUT_PORT_TYPE
ifEqual <= ifEqual.DB_MAX_OUTPUT_PORT_TYPE
bit0 => ifEqual.IN0
bit0 => ifLess.IN0
bit1 => ifLess.IN1
bit1 => ifEqual.IN1
enable => ifLess.IN1
enable => ifEqual.IN1


|DE1_SoC|cpuCore:cpu|EX:execute_addrCal|ALU:alu|SLT:slt|comparator:cp[22].cpt
ifLess <= ifLess.DB_MAX_OUTPUT_PORT_TYPE
ifEqual <= ifEqual.DB_MAX_OUTPUT_PORT_TYPE
bit0 => ifEqual.IN0
bit0 => ifLess.IN0
bit1 => ifLess.IN1
bit1 => ifEqual.IN1
enable => ifLess.IN1
enable => ifEqual.IN1


|DE1_SoC|cpuCore:cpu|EX:execute_addrCal|ALU:alu|SLT:slt|comparator:cp[21].cpt
ifLess <= ifLess.DB_MAX_OUTPUT_PORT_TYPE
ifEqual <= ifEqual.DB_MAX_OUTPUT_PORT_TYPE
bit0 => ifEqual.IN0
bit0 => ifLess.IN0
bit1 => ifLess.IN1
bit1 => ifEqual.IN1
enable => ifLess.IN1
enable => ifEqual.IN1


|DE1_SoC|cpuCore:cpu|EX:execute_addrCal|ALU:alu|SLT:slt|comparator:cp[20].cpt
ifLess <= ifLess.DB_MAX_OUTPUT_PORT_TYPE
ifEqual <= ifEqual.DB_MAX_OUTPUT_PORT_TYPE
bit0 => ifEqual.IN0
bit0 => ifLess.IN0
bit1 => ifLess.IN1
bit1 => ifEqual.IN1
enable => ifLess.IN1
enable => ifEqual.IN1


|DE1_SoC|cpuCore:cpu|EX:execute_addrCal|ALU:alu|SLT:slt|comparator:cp[19].cpt
ifLess <= ifLess.DB_MAX_OUTPUT_PORT_TYPE
ifEqual <= ifEqual.DB_MAX_OUTPUT_PORT_TYPE
bit0 => ifEqual.IN0
bit0 => ifLess.IN0
bit1 => ifLess.IN1
bit1 => ifEqual.IN1
enable => ifLess.IN1
enable => ifEqual.IN1


|DE1_SoC|cpuCore:cpu|EX:execute_addrCal|ALU:alu|SLT:slt|comparator:cp[18].cpt
ifLess <= ifLess.DB_MAX_OUTPUT_PORT_TYPE
ifEqual <= ifEqual.DB_MAX_OUTPUT_PORT_TYPE
bit0 => ifEqual.IN0
bit0 => ifLess.IN0
bit1 => ifLess.IN1
bit1 => ifEqual.IN1
enable => ifLess.IN1
enable => ifEqual.IN1


|DE1_SoC|cpuCore:cpu|EX:execute_addrCal|ALU:alu|SLT:slt|comparator:cp[17].cpt
ifLess <= ifLess.DB_MAX_OUTPUT_PORT_TYPE
ifEqual <= ifEqual.DB_MAX_OUTPUT_PORT_TYPE
bit0 => ifEqual.IN0
bit0 => ifLess.IN0
bit1 => ifLess.IN1
bit1 => ifEqual.IN1
enable => ifLess.IN1
enable => ifEqual.IN1


|DE1_SoC|cpuCore:cpu|EX:execute_addrCal|ALU:alu|SLT:slt|comparator:cp[16].cpt
ifLess <= ifLess.DB_MAX_OUTPUT_PORT_TYPE
ifEqual <= ifEqual.DB_MAX_OUTPUT_PORT_TYPE
bit0 => ifEqual.IN0
bit0 => ifLess.IN0
bit1 => ifLess.IN1
bit1 => ifEqual.IN1
enable => ifLess.IN1
enable => ifEqual.IN1


|DE1_SoC|cpuCore:cpu|EX:execute_addrCal|ALU:alu|SLT:slt|comparator:cp[15].cpt
ifLess <= ifLess.DB_MAX_OUTPUT_PORT_TYPE
ifEqual <= ifEqual.DB_MAX_OUTPUT_PORT_TYPE
bit0 => ifEqual.IN0
bit0 => ifLess.IN0
bit1 => ifLess.IN1
bit1 => ifEqual.IN1
enable => ifLess.IN1
enable => ifEqual.IN1


|DE1_SoC|cpuCore:cpu|EX:execute_addrCal|ALU:alu|SLT:slt|comparator:cp[14].cpt
ifLess <= ifLess.DB_MAX_OUTPUT_PORT_TYPE
ifEqual <= ifEqual.DB_MAX_OUTPUT_PORT_TYPE
bit0 => ifEqual.IN0
bit0 => ifLess.IN0
bit1 => ifLess.IN1
bit1 => ifEqual.IN1
enable => ifLess.IN1
enable => ifEqual.IN1


|DE1_SoC|cpuCore:cpu|EX:execute_addrCal|ALU:alu|SLT:slt|comparator:cp[13].cpt
ifLess <= ifLess.DB_MAX_OUTPUT_PORT_TYPE
ifEqual <= ifEqual.DB_MAX_OUTPUT_PORT_TYPE
bit0 => ifEqual.IN0
bit0 => ifLess.IN0
bit1 => ifLess.IN1
bit1 => ifEqual.IN1
enable => ifLess.IN1
enable => ifEqual.IN1


|DE1_SoC|cpuCore:cpu|EX:execute_addrCal|ALU:alu|SLT:slt|comparator:cp[12].cpt
ifLess <= ifLess.DB_MAX_OUTPUT_PORT_TYPE
ifEqual <= ifEqual.DB_MAX_OUTPUT_PORT_TYPE
bit0 => ifEqual.IN0
bit0 => ifLess.IN0
bit1 => ifLess.IN1
bit1 => ifEqual.IN1
enable => ifLess.IN1
enable => ifEqual.IN1


|DE1_SoC|cpuCore:cpu|EX:execute_addrCal|ALU:alu|SLT:slt|comparator:cp[11].cpt
ifLess <= ifLess.DB_MAX_OUTPUT_PORT_TYPE
ifEqual <= ifEqual.DB_MAX_OUTPUT_PORT_TYPE
bit0 => ifEqual.IN0
bit0 => ifLess.IN0
bit1 => ifLess.IN1
bit1 => ifEqual.IN1
enable => ifLess.IN1
enable => ifEqual.IN1


|DE1_SoC|cpuCore:cpu|EX:execute_addrCal|ALU:alu|SLT:slt|comparator:cp[10].cpt
ifLess <= ifLess.DB_MAX_OUTPUT_PORT_TYPE
ifEqual <= ifEqual.DB_MAX_OUTPUT_PORT_TYPE
bit0 => ifEqual.IN0
bit0 => ifLess.IN0
bit1 => ifLess.IN1
bit1 => ifEqual.IN1
enable => ifLess.IN1
enable => ifEqual.IN1


|DE1_SoC|cpuCore:cpu|EX:execute_addrCal|ALU:alu|SLT:slt|comparator:cp[9].cpt
ifLess <= ifLess.DB_MAX_OUTPUT_PORT_TYPE
ifEqual <= ifEqual.DB_MAX_OUTPUT_PORT_TYPE
bit0 => ifEqual.IN0
bit0 => ifLess.IN0
bit1 => ifLess.IN1
bit1 => ifEqual.IN1
enable => ifLess.IN1
enable => ifEqual.IN1


|DE1_SoC|cpuCore:cpu|EX:execute_addrCal|ALU:alu|SLT:slt|comparator:cp[8].cpt
ifLess <= ifLess.DB_MAX_OUTPUT_PORT_TYPE
ifEqual <= ifEqual.DB_MAX_OUTPUT_PORT_TYPE
bit0 => ifEqual.IN0
bit0 => ifLess.IN0
bit1 => ifLess.IN1
bit1 => ifEqual.IN1
enable => ifLess.IN1
enable => ifEqual.IN1


|DE1_SoC|cpuCore:cpu|EX:execute_addrCal|ALU:alu|SLT:slt|comparator:cp[7].cpt
ifLess <= ifLess.DB_MAX_OUTPUT_PORT_TYPE
ifEqual <= ifEqual.DB_MAX_OUTPUT_PORT_TYPE
bit0 => ifEqual.IN0
bit0 => ifLess.IN0
bit1 => ifLess.IN1
bit1 => ifEqual.IN1
enable => ifLess.IN1
enable => ifEqual.IN1


|DE1_SoC|cpuCore:cpu|EX:execute_addrCal|ALU:alu|SLT:slt|comparator:cp[6].cpt
ifLess <= ifLess.DB_MAX_OUTPUT_PORT_TYPE
ifEqual <= ifEqual.DB_MAX_OUTPUT_PORT_TYPE
bit0 => ifEqual.IN0
bit0 => ifLess.IN0
bit1 => ifLess.IN1
bit1 => ifEqual.IN1
enable => ifLess.IN1
enable => ifEqual.IN1


|DE1_SoC|cpuCore:cpu|EX:execute_addrCal|ALU:alu|SLT:slt|comparator:cp[5].cpt
ifLess <= ifLess.DB_MAX_OUTPUT_PORT_TYPE
ifEqual <= ifEqual.DB_MAX_OUTPUT_PORT_TYPE
bit0 => ifEqual.IN0
bit0 => ifLess.IN0
bit1 => ifLess.IN1
bit1 => ifEqual.IN1
enable => ifLess.IN1
enable => ifEqual.IN1


|DE1_SoC|cpuCore:cpu|EX:execute_addrCal|ALU:alu|SLT:slt|comparator:cp[4].cpt
ifLess <= ifLess.DB_MAX_OUTPUT_PORT_TYPE
ifEqual <= ifEqual.DB_MAX_OUTPUT_PORT_TYPE
bit0 => ifEqual.IN0
bit0 => ifLess.IN0
bit1 => ifLess.IN1
bit1 => ifEqual.IN1
enable => ifLess.IN1
enable => ifEqual.IN1


|DE1_SoC|cpuCore:cpu|EX:execute_addrCal|ALU:alu|SLT:slt|comparator:cp[3].cpt
ifLess <= ifLess.DB_MAX_OUTPUT_PORT_TYPE
ifEqual <= ifEqual.DB_MAX_OUTPUT_PORT_TYPE
bit0 => ifEqual.IN0
bit0 => ifLess.IN0
bit1 => ifLess.IN1
bit1 => ifEqual.IN1
enable => ifLess.IN1
enable => ifEqual.IN1


|DE1_SoC|cpuCore:cpu|EX:execute_addrCal|ALU:alu|SLT:slt|comparator:cp[2].cpt
ifLess <= ifLess.DB_MAX_OUTPUT_PORT_TYPE
ifEqual <= ifEqual.DB_MAX_OUTPUT_PORT_TYPE
bit0 => ifEqual.IN0
bit0 => ifLess.IN0
bit1 => ifLess.IN1
bit1 => ifEqual.IN1
enable => ifLess.IN1
enable => ifEqual.IN1


|DE1_SoC|cpuCore:cpu|EX:execute_addrCal|ALU:alu|SLT:slt|comparator:cp[1].cpt
ifLess <= ifLess.DB_MAX_OUTPUT_PORT_TYPE
ifEqual <= ifEqual.DB_MAX_OUTPUT_PORT_TYPE
bit0 => ifEqual.IN0
bit0 => ifLess.IN0
bit1 => ifLess.IN1
bit1 => ifEqual.IN1
enable => ifLess.IN1
enable => ifEqual.IN1


|DE1_SoC|cpuCore:cpu|EX:execute_addrCal|ALU:alu|SLT:slt|comparator:cp[0].cpt
ifLess <= ifLess.DB_MAX_OUTPUT_PORT_TYPE
ifEqual <= ifEqual.DB_MAX_OUTPUT_PORT_TYPE
bit0 => ifEqual.IN0
bit0 => ifLess.IN0
bit1 => ifLess.IN1
bit1 => ifEqual.IN1
enable => ifLess.IN1
enable => ifEqual.IN1


|DE1_SoC|cpuCore:cpu|EX:execute_addrCal|ALU:alu|SLL:sll
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out.DB_MAX_OUTPUT_PORT_TYPE
data[0] => leftShift1[2].IN0
data[1] => leftShift1[3].IN0
data[2] => leftShift1[4].IN0
data[3] => leftShift1[5].IN0
data[4] => leftShift1[6].IN0
data[5] => leftShift1[7].IN0
data[6] => leftShift1[8].IN0
data[7] => leftShift1[9].IN0
data[8] => leftShift1[10].IN0
data[9] => leftShift1[11].IN0
data[10] => leftShift1[12].IN0
data[11] => leftShift1[13].IN0
data[12] => leftShift1[14].IN0
data[13] => leftShift1[15].IN0
data[14] => leftShift1[16].IN0
data[15] => leftShift1[17].IN0
data[16] => leftShift1[18].IN0
data[17] => leftShift1[19].IN0
data[18] => leftShift1[20].IN0
data[19] => leftShift1[21].IN0
data[20] => leftShift1[22].IN0
data[21] => leftShift1[23].IN0
data[22] => leftShift1[24].IN0
data[23] => leftShift1[25].IN0
data[24] => leftShift1[26].IN0
data[25] => leftShift1[27].IN0
data[26] => leftShift1[28].IN0
data[27] => leftShift1[29].IN0
data[28] => leftShift1[30].IN0
data[29] => leftShift1[31].IN0
data[30] => transitData1[30].IN0
data[31] => transitData1[31].IN0
position[0] => out.OUTPUTSELECT
position[0] => out.OUTPUTSELECT
position[0] => out.OUTPUTSELECT
position[0] => out.OUTPUTSELECT
position[0] => out.OUTPUTSELECT
position[0] => out.OUTPUTSELECT
position[0] => out.OUTPUTSELECT
position[0] => out.OUTPUTSELECT
position[0] => out.OUTPUTSELECT
position[0] => out.OUTPUTSELECT
position[0] => out.OUTPUTSELECT
position[0] => out.OUTPUTSELECT
position[0] => out.OUTPUTSELECT
position[0] => out.OUTPUTSELECT
position[0] => out.OUTPUTSELECT
position[0] => out.OUTPUTSELECT
position[0] => out.OUTPUTSELECT
position[0] => out.OUTPUTSELECT
position[0] => out.OUTPUTSELECT
position[0] => out.OUTPUTSELECT
position[0] => out.OUTPUTSELECT
position[0] => out.OUTPUTSELECT
position[0] => out.OUTPUTSELECT
position[0] => out.OUTPUTSELECT
position[0] => out.OUTPUTSELECT
position[0] => out.OUTPUTSELECT
position[0] => out.OUTPUTSELECT
position[0] => out.OUTPUTSELECT
position[0] => out.OUTPUTSELECT
position[0] => out.OUTPUTSELECT
position[0] => out.OUTPUTSELECT
position[0] => out.OUTPUTSELECT
position[1] => transitData2[31].OUTPUTSELECT
position[1] => leftShift2[31].OUTPUTSELECT
position[1] => leftShift2[30].OUTPUTSELECT
position[1] => leftShift2[29].OUTPUTSELECT
position[1] => leftShift2[28].OUTPUTSELECT
position[1] => leftShift2[27].OUTPUTSELECT
position[1] => leftShift2[26].OUTPUTSELECT
position[1] => leftShift2[25].OUTPUTSELECT
position[1] => leftShift2[24].OUTPUTSELECT
position[1] => leftShift2[23].OUTPUTSELECT
position[1] => leftShift2[22].OUTPUTSELECT
position[1] => leftShift2[21].OUTPUTSELECT
position[1] => leftShift2[20].OUTPUTSELECT
position[1] => leftShift2[19].OUTPUTSELECT
position[1] => leftShift2[18].OUTPUTSELECT
position[1] => leftShift2[17].OUTPUTSELECT
position[1] => leftShift2[16].OUTPUTSELECT
position[1] => leftShift2[15].OUTPUTSELECT
position[1] => leftShift2[14].OUTPUTSELECT
position[1] => leftShift2[13].OUTPUTSELECT
position[1] => leftShift2[12].OUTPUTSELECT
position[1] => leftShift2[11].OUTPUTSELECT
position[1] => leftShift2[10].OUTPUTSELECT
position[1] => leftShift2[9].OUTPUTSELECT
position[1] => leftShift2[8].OUTPUTSELECT
position[1] => leftShift2[7].OUTPUTSELECT
position[1] => leftShift2[6].OUTPUTSELECT
position[1] => leftShift2[5].OUTPUTSELECT
position[1] => leftShift2[4].OUTPUTSELECT
position[1] => leftShift2[3].OUTPUTSELECT
position[1] => leftShift2[2].OUTPUTSELECT
position[1] => leftShift2[1].OUTPUTSELECT
enable => transitData1[31].IN1
enable => leftShift1[31].IN1
enable => transitData1[30].IN1
enable => leftShift1[30].IN1
enable => leftShift1[29].IN1
enable => leftShift1[28].IN1
enable => leftShift1[27].IN1
enable => leftShift1[26].IN1
enable => leftShift1[25].IN1
enable => leftShift1[24].IN1
enable => leftShift1[23].IN1
enable => leftShift1[22].IN1
enable => leftShift1[21].IN1
enable => leftShift1[20].IN1
enable => leftShift1[19].IN1
enable => leftShift1[18].IN1
enable => leftShift1[17].IN1
enable => leftShift1[16].IN1
enable => leftShift1[15].IN1
enable => leftShift1[14].IN1
enable => leftShift1[13].IN1
enable => leftShift1[12].IN1
enable => leftShift1[11].IN1
enable => leftShift1[10].IN1
enable => leftShift1[9].IN1
enable => leftShift1[8].IN1
enable => leftShift1[7].IN1
enable => leftShift1[6].IN1
enable => leftShift1[5].IN1
enable => leftShift1[4].IN1
enable => leftShift1[3].IN1
enable => leftShift1[2].IN1


|DE1_SoC|cpuCore:cpu|ALU_Control:aluctrl
ALUCtrl[0] <= ALUCtrl.DB_MAX_OUTPUT_PORT_TYPE
ALUCtrl[1] <= ALUCtrl.DB_MAX_OUTPUT_PORT_TYPE
ALUCtrl[2] <= ALUCtrl.DB_MAX_OUTPUT_PORT_TYPE
functionField[0] => Decoder0.IN5
functionField[1] => Decoder0.IN4
functionField[2] => Decoder0.IN3
functionField[3] => Decoder0.IN2
functionField[4] => Decoder0.IN1
functionField[5] => Decoder0.IN0
ALUOp[0] => Equal0.IN1
ALUOp[0] => Equal1.IN1
ALUOp[0] => Equal2.IN0
ALUOp[1] => Equal0.IN0
ALUOp[1] => Equal1.IN0
ALUOp[1] => Equal2.IN1
JumpReg <= JumpReg.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC|cpuCore:cpu|EX_MEM:ex_mem
branchTrue_mem[0] <= branchTrue_mem[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
branchTrue_mem[1] <= branchTrue_mem[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
branchTrue_mem[2] <= branchTrue_mem[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
branchTrue_mem[3] <= branchTrue_mem[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
branchTrue_mem[4] <= branchTrue_mem[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
branchTrue_mem[5] <= branchTrue_mem[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
branchTrue_mem[6] <= branchTrue_mem[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
branchTrue_mem[7] <= branchTrue_mem[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
branchTrue_mem[8] <= branchTrue_mem[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
branchTrue_mem[9] <= branchTrue_mem[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
branchTrue_mem[10] <= branchTrue_mem[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
branchTrue_mem[11] <= branchTrue_mem[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
branchTrue_mem[12] <= branchTrue_mem[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
branchTrue_mem[13] <= branchTrue_mem[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
branchTrue_mem[14] <= branchTrue_mem[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
branchTrue_mem[15] <= branchTrue_mem[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
branchTrue_mem[16] <= branchTrue_mem[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
branchTrue_mem[17] <= branchTrue_mem[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
branchTrue_mem[18] <= branchTrue_mem[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
branchTrue_mem[19] <= branchTrue_mem[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
branchTrue_mem[20] <= branchTrue_mem[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
branchTrue_mem[21] <= branchTrue_mem[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
branchTrue_mem[22] <= branchTrue_mem[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
branchTrue_mem[23] <= branchTrue_mem[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
branchTrue_mem[24] <= branchTrue_mem[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
branchTrue_mem[25] <= branchTrue_mem[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
branchTrue_mem[26] <= branchTrue_mem[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
branchTrue_mem[27] <= branchTrue_mem[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
branchTrue_mem[28] <= branchTrue_mem[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
branchTrue_mem[29] <= branchTrue_mem[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
branchTrue_mem[30] <= branchTrue_mem[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
branchTrue_mem[31] <= branchTrue_mem[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
icm_pc_mem[0] <= icm_pc_mem[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
icm_pc_mem[1] <= icm_pc_mem[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
icm_pc_mem[2] <= icm_pc_mem[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
icm_pc_mem[3] <= icm_pc_mem[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
icm_pc_mem[4] <= icm_pc_mem[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
icm_pc_mem[5] <= icm_pc_mem[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
icm_pc_mem[6] <= icm_pc_mem[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
icm_pc_mem[7] <= icm_pc_mem[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
icm_pc_mem[8] <= icm_pc_mem[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
icm_pc_mem[9] <= icm_pc_mem[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
icm_pc_mem[10] <= icm_pc_mem[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
icm_pc_mem[11] <= icm_pc_mem[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
icm_pc_mem[12] <= icm_pc_mem[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
icm_pc_mem[13] <= icm_pc_mem[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
icm_pc_mem[14] <= icm_pc_mem[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
icm_pc_mem[15] <= icm_pc_mem[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
icm_pc_mem[16] <= icm_pc_mem[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
icm_pc_mem[17] <= icm_pc_mem[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
icm_pc_mem[18] <= icm_pc_mem[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
icm_pc_mem[19] <= icm_pc_mem[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
icm_pc_mem[20] <= icm_pc_mem[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
icm_pc_mem[21] <= icm_pc_mem[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
icm_pc_mem[22] <= icm_pc_mem[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
icm_pc_mem[23] <= icm_pc_mem[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
icm_pc_mem[24] <= icm_pc_mem[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
icm_pc_mem[25] <= icm_pc_mem[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
icm_pc_mem[26] <= icm_pc_mem[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
icm_pc_mem[27] <= icm_pc_mem[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
icm_pc_mem[28] <= icm_pc_mem[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
icm_pc_mem[29] <= icm_pc_mem[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
icm_pc_mem[30] <= icm_pc_mem[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
icm_pc_mem[31] <= icm_pc_mem[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aluResult_mem[0] <= aluResult_mem[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aluResult_mem[1] <= aluResult_mem[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aluResult_mem[2] <= aluResult_mem[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aluResult_mem[3] <= aluResult_mem[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aluResult_mem[4] <= aluResult_mem[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aluResult_mem[5] <= aluResult_mem[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aluResult_mem[6] <= aluResult_mem[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aluResult_mem[7] <= aluResult_mem[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aluResult_mem[8] <= aluResult_mem[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aluResult_mem[9] <= aluResult_mem[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aluResult_mem[10] <= aluResult_mem[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aluResult_mem[11] <= aluResult_mem[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aluResult_mem[12] <= aluResult_mem[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aluResult_mem[13] <= aluResult_mem[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aluResult_mem[14] <= aluResult_mem[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aluResult_mem[15] <= aluResult_mem[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aluResult_mem[16] <= aluResult_mem[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aluResult_mem[17] <= aluResult_mem[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aluResult_mem[18] <= aluResult_mem[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aluResult_mem[19] <= aluResult_mem[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aluResult_mem[20] <= aluResult_mem[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aluResult_mem[21] <= aluResult_mem[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aluResult_mem[22] <= aluResult_mem[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aluResult_mem[23] <= aluResult_mem[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aluResult_mem[24] <= aluResult_mem[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aluResult_mem[25] <= aluResult_mem[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aluResult_mem[26] <= aluResult_mem[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aluResult_mem[27] <= aluResult_mem[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aluResult_mem[28] <= aluResult_mem[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aluResult_mem[29] <= aluResult_mem[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aluResult_mem[30] <= aluResult_mem[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aluResult_mem[31] <= aluResult_mem[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writeDataToSRAM_mem[0] <= writeDataToSRAM_mem[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writeDataToSRAM_mem[1] <= writeDataToSRAM_mem[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writeDataToSRAM_mem[2] <= writeDataToSRAM_mem[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writeDataToSRAM_mem[3] <= writeDataToSRAM_mem[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writeDataToSRAM_mem[4] <= writeDataToSRAM_mem[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writeDataToSRAM_mem[5] <= writeDataToSRAM_mem[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writeDataToSRAM_mem[6] <= writeDataToSRAM_mem[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writeDataToSRAM_mem[7] <= writeDataToSRAM_mem[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writeDataToSRAM_mem[8] <= writeDataToSRAM_mem[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writeDataToSRAM_mem[9] <= writeDataToSRAM_mem[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writeDataToSRAM_mem[10] <= writeDataToSRAM_mem[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writeDataToSRAM_mem[11] <= writeDataToSRAM_mem[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writeDataToSRAM_mem[12] <= writeDataToSRAM_mem[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writeDataToSRAM_mem[13] <= writeDataToSRAM_mem[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writeDataToSRAM_mem[14] <= writeDataToSRAM_mem[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writeDataToSRAM_mem[15] <= writeDataToSRAM_mem[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writeDataToSRAM_mem[16] <= writeDataToSRAM_mem[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writeDataToSRAM_mem[17] <= writeDataToSRAM_mem[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writeDataToSRAM_mem[18] <= writeDataToSRAM_mem[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writeDataToSRAM_mem[19] <= writeDataToSRAM_mem[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writeDataToSRAM_mem[20] <= writeDataToSRAM_mem[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writeDataToSRAM_mem[21] <= writeDataToSRAM_mem[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writeDataToSRAM_mem[22] <= writeDataToSRAM_mem[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writeDataToSRAM_mem[23] <= writeDataToSRAM_mem[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writeDataToSRAM_mem[24] <= writeDataToSRAM_mem[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writeDataToSRAM_mem[25] <= writeDataToSRAM_mem[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writeDataToSRAM_mem[26] <= writeDataToSRAM_mem[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writeDataToSRAM_mem[27] <= writeDataToSRAM_mem[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writeDataToSRAM_mem[28] <= writeDataToSRAM_mem[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writeDataToSRAM_mem[29] <= writeDataToSRAM_mem[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writeDataToSRAM_mem[30] <= writeDataToSRAM_mem[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writeDataToSRAM_mem[31] <= writeDataToSRAM_mem[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jumpAddr_mem[0] <= jumpAddr_mem[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jumpAddr_mem[1] <= jumpAddr_mem[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jumpAddr_mem[2] <= jumpAddr_mem[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jumpAddr_mem[3] <= jumpAddr_mem[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jumpAddr_mem[4] <= jumpAddr_mem[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jumpAddr_mem[5] <= jumpAddr_mem[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jumpAddr_mem[6] <= jumpAddr_mem[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jumpAddr_mem[7] <= jumpAddr_mem[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jumpAddr_mem[8] <= jumpAddr_mem[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jumpAddr_mem[9] <= jumpAddr_mem[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jumpAddr_mem[10] <= jumpAddr_mem[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jumpAddr_mem[11] <= jumpAddr_mem[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jumpAddr_mem[12] <= jumpAddr_mem[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jumpAddr_mem[13] <= jumpAddr_mem[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jumpAddr_mem[14] <= jumpAddr_mem[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jumpAddr_mem[15] <= jumpAddr_mem[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jumpAddr_mem[16] <= jumpAddr_mem[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jumpAddr_mem[17] <= jumpAddr_mem[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jumpAddr_mem[18] <= jumpAddr_mem[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jumpAddr_mem[19] <= jumpAddr_mem[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jumpAddr_mem[20] <= jumpAddr_mem[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jumpAddr_mem[21] <= jumpAddr_mem[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jumpAddr_mem[22] <= jumpAddr_mem[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jumpAddr_mem[23] <= jumpAddr_mem[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jumpAddr_mem[24] <= jumpAddr_mem[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jumpAddr_mem[25] <= jumpAddr_mem[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jumpAddr_mem[26] <= jumpAddr_mem[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jumpAddr_mem[27] <= jumpAddr_mem[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jumpAddr_mem[28] <= jumpAddr_mem[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jumpAddr_mem[29] <= jumpAddr_mem[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jumpAddr_mem[30] <= jumpAddr_mem[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jumpAddr_mem[31] <= jumpAddr_mem[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readData1_mem[0] <= readData1_mem[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readData1_mem[1] <= readData1_mem[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readData1_mem[2] <= readData1_mem[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readData1_mem[3] <= readData1_mem[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readData1_mem[4] <= readData1_mem[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readData1_mem[5] <= readData1_mem[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readData1_mem[6] <= readData1_mem[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readData1_mem[7] <= readData1_mem[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readData1_mem[8] <= readData1_mem[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readData1_mem[9] <= readData1_mem[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readData1_mem[10] <= readData1_mem[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readData1_mem[11] <= readData1_mem[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readData1_mem[12] <= readData1_mem[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readData1_mem[13] <= readData1_mem[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readData1_mem[14] <= readData1_mem[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readData1_mem[15] <= readData1_mem[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readData1_mem[16] <= readData1_mem[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readData1_mem[17] <= readData1_mem[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readData1_mem[18] <= readData1_mem[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readData1_mem[19] <= readData1_mem[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readData1_mem[20] <= readData1_mem[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readData1_mem[21] <= readData1_mem[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readData1_mem[22] <= readData1_mem[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readData1_mem[23] <= readData1_mem[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readData1_mem[24] <= readData1_mem[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readData1_mem[25] <= readData1_mem[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readData1_mem[26] <= readData1_mem[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readData1_mem[27] <= readData1_mem[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readData1_mem[28] <= readData1_mem[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readData1_mem[29] <= readData1_mem[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readData1_mem[30] <= readData1_mem[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readData1_mem[31] <= readData1_mem[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writeRegOut_mem[0] <= writeRegOut_mem[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writeRegOut_mem[1] <= writeRegOut_mem[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writeRegOut_mem[2] <= writeRegOut_mem[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writeRegOut_mem[3] <= writeRegOut_mem[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writeRegOut_mem[4] <= writeRegOut_mem[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
zero_mem <= zero_mem~reg0.DB_MAX_OUTPUT_PORT_TYPE
overflow_mem <= overflow_mem~reg0.DB_MAX_OUTPUT_PORT_TYPE
carryOut_mem <= carryOut_mem~reg0.DB_MAX_OUTPUT_PORT_TYPE
negative_mem <= negative_mem~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => readData1_mem[0]~reg0.CLK
clk => readData1_mem[1]~reg0.CLK
clk => readData1_mem[2]~reg0.CLK
clk => readData1_mem[3]~reg0.CLK
clk => readData1_mem[4]~reg0.CLK
clk => readData1_mem[5]~reg0.CLK
clk => readData1_mem[6]~reg0.CLK
clk => readData1_mem[7]~reg0.CLK
clk => readData1_mem[8]~reg0.CLK
clk => readData1_mem[9]~reg0.CLK
clk => readData1_mem[10]~reg0.CLK
clk => readData1_mem[11]~reg0.CLK
clk => readData1_mem[12]~reg0.CLK
clk => readData1_mem[13]~reg0.CLK
clk => readData1_mem[14]~reg0.CLK
clk => readData1_mem[15]~reg0.CLK
clk => readData1_mem[16]~reg0.CLK
clk => readData1_mem[17]~reg0.CLK
clk => readData1_mem[18]~reg0.CLK
clk => readData1_mem[19]~reg0.CLK
clk => readData1_mem[20]~reg0.CLK
clk => readData1_mem[21]~reg0.CLK
clk => readData1_mem[22]~reg0.CLK
clk => readData1_mem[23]~reg0.CLK
clk => readData1_mem[24]~reg0.CLK
clk => readData1_mem[25]~reg0.CLK
clk => readData1_mem[26]~reg0.CLK
clk => readData1_mem[27]~reg0.CLK
clk => readData1_mem[28]~reg0.CLK
clk => readData1_mem[29]~reg0.CLK
clk => readData1_mem[30]~reg0.CLK
clk => readData1_mem[31]~reg0.CLK
clk => jumpAddr_mem[0]~reg0.CLK
clk => jumpAddr_mem[1]~reg0.CLK
clk => jumpAddr_mem[2]~reg0.CLK
clk => jumpAddr_mem[3]~reg0.CLK
clk => jumpAddr_mem[4]~reg0.CLK
clk => jumpAddr_mem[5]~reg0.CLK
clk => jumpAddr_mem[6]~reg0.CLK
clk => jumpAddr_mem[7]~reg0.CLK
clk => jumpAddr_mem[8]~reg0.CLK
clk => jumpAddr_mem[9]~reg0.CLK
clk => jumpAddr_mem[10]~reg0.CLK
clk => jumpAddr_mem[11]~reg0.CLK
clk => jumpAddr_mem[12]~reg0.CLK
clk => jumpAddr_mem[13]~reg0.CLK
clk => jumpAddr_mem[14]~reg0.CLK
clk => jumpAddr_mem[15]~reg0.CLK
clk => jumpAddr_mem[16]~reg0.CLK
clk => jumpAddr_mem[17]~reg0.CLK
clk => jumpAddr_mem[18]~reg0.CLK
clk => jumpAddr_mem[19]~reg0.CLK
clk => jumpAddr_mem[20]~reg0.CLK
clk => jumpAddr_mem[21]~reg0.CLK
clk => jumpAddr_mem[22]~reg0.CLK
clk => jumpAddr_mem[23]~reg0.CLK
clk => jumpAddr_mem[24]~reg0.CLK
clk => jumpAddr_mem[25]~reg0.CLK
clk => jumpAddr_mem[26]~reg0.CLK
clk => jumpAddr_mem[27]~reg0.CLK
clk => jumpAddr_mem[28]~reg0.CLK
clk => jumpAddr_mem[29]~reg0.CLK
clk => jumpAddr_mem[30]~reg0.CLK
clk => jumpAddr_mem[31]~reg0.CLK
clk => negative_mem~reg0.CLK
clk => carryOut_mem~reg0.CLK
clk => overflow_mem~reg0.CLK
clk => zero_mem~reg0.CLK
clk => writeRegOut_mem[0]~reg0.CLK
clk => writeRegOut_mem[1]~reg0.CLK
clk => writeRegOut_mem[2]~reg0.CLK
clk => writeRegOut_mem[3]~reg0.CLK
clk => writeRegOut_mem[4]~reg0.CLK
clk => writeDataToSRAM_mem[0]~reg0.CLK
clk => writeDataToSRAM_mem[1]~reg0.CLK
clk => writeDataToSRAM_mem[2]~reg0.CLK
clk => writeDataToSRAM_mem[3]~reg0.CLK
clk => writeDataToSRAM_mem[4]~reg0.CLK
clk => writeDataToSRAM_mem[5]~reg0.CLK
clk => writeDataToSRAM_mem[6]~reg0.CLK
clk => writeDataToSRAM_mem[7]~reg0.CLK
clk => writeDataToSRAM_mem[8]~reg0.CLK
clk => writeDataToSRAM_mem[9]~reg0.CLK
clk => writeDataToSRAM_mem[10]~reg0.CLK
clk => writeDataToSRAM_mem[11]~reg0.CLK
clk => writeDataToSRAM_mem[12]~reg0.CLK
clk => writeDataToSRAM_mem[13]~reg0.CLK
clk => writeDataToSRAM_mem[14]~reg0.CLK
clk => writeDataToSRAM_mem[15]~reg0.CLK
clk => writeDataToSRAM_mem[16]~reg0.CLK
clk => writeDataToSRAM_mem[17]~reg0.CLK
clk => writeDataToSRAM_mem[18]~reg0.CLK
clk => writeDataToSRAM_mem[19]~reg0.CLK
clk => writeDataToSRAM_mem[20]~reg0.CLK
clk => writeDataToSRAM_mem[21]~reg0.CLK
clk => writeDataToSRAM_mem[22]~reg0.CLK
clk => writeDataToSRAM_mem[23]~reg0.CLK
clk => writeDataToSRAM_mem[24]~reg0.CLK
clk => writeDataToSRAM_mem[25]~reg0.CLK
clk => writeDataToSRAM_mem[26]~reg0.CLK
clk => writeDataToSRAM_mem[27]~reg0.CLK
clk => writeDataToSRAM_mem[28]~reg0.CLK
clk => writeDataToSRAM_mem[29]~reg0.CLK
clk => writeDataToSRAM_mem[30]~reg0.CLK
clk => writeDataToSRAM_mem[31]~reg0.CLK
clk => aluResult_mem[0]~reg0.CLK
clk => aluResult_mem[1]~reg0.CLK
clk => aluResult_mem[2]~reg0.CLK
clk => aluResult_mem[3]~reg0.CLK
clk => aluResult_mem[4]~reg0.CLK
clk => aluResult_mem[5]~reg0.CLK
clk => aluResult_mem[6]~reg0.CLK
clk => aluResult_mem[7]~reg0.CLK
clk => aluResult_mem[8]~reg0.CLK
clk => aluResult_mem[9]~reg0.CLK
clk => aluResult_mem[10]~reg0.CLK
clk => aluResult_mem[11]~reg0.CLK
clk => aluResult_mem[12]~reg0.CLK
clk => aluResult_mem[13]~reg0.CLK
clk => aluResult_mem[14]~reg0.CLK
clk => aluResult_mem[15]~reg0.CLK
clk => aluResult_mem[16]~reg0.CLK
clk => aluResult_mem[17]~reg0.CLK
clk => aluResult_mem[18]~reg0.CLK
clk => aluResult_mem[19]~reg0.CLK
clk => aluResult_mem[20]~reg0.CLK
clk => aluResult_mem[21]~reg0.CLK
clk => aluResult_mem[22]~reg0.CLK
clk => aluResult_mem[23]~reg0.CLK
clk => aluResult_mem[24]~reg0.CLK
clk => aluResult_mem[25]~reg0.CLK
clk => aluResult_mem[26]~reg0.CLK
clk => aluResult_mem[27]~reg0.CLK
clk => aluResult_mem[28]~reg0.CLK
clk => aluResult_mem[29]~reg0.CLK
clk => aluResult_mem[30]~reg0.CLK
clk => aluResult_mem[31]~reg0.CLK
clk => icm_pc_mem[0]~reg0.CLK
clk => icm_pc_mem[1]~reg0.CLK
clk => icm_pc_mem[2]~reg0.CLK
clk => icm_pc_mem[3]~reg0.CLK
clk => icm_pc_mem[4]~reg0.CLK
clk => icm_pc_mem[5]~reg0.CLK
clk => icm_pc_mem[6]~reg0.CLK
clk => icm_pc_mem[7]~reg0.CLK
clk => icm_pc_mem[8]~reg0.CLK
clk => icm_pc_mem[9]~reg0.CLK
clk => icm_pc_mem[10]~reg0.CLK
clk => icm_pc_mem[11]~reg0.CLK
clk => icm_pc_mem[12]~reg0.CLK
clk => icm_pc_mem[13]~reg0.CLK
clk => icm_pc_mem[14]~reg0.CLK
clk => icm_pc_mem[15]~reg0.CLK
clk => icm_pc_mem[16]~reg0.CLK
clk => icm_pc_mem[17]~reg0.CLK
clk => icm_pc_mem[18]~reg0.CLK
clk => icm_pc_mem[19]~reg0.CLK
clk => icm_pc_mem[20]~reg0.CLK
clk => icm_pc_mem[21]~reg0.CLK
clk => icm_pc_mem[22]~reg0.CLK
clk => icm_pc_mem[23]~reg0.CLK
clk => icm_pc_mem[24]~reg0.CLK
clk => icm_pc_mem[25]~reg0.CLK
clk => icm_pc_mem[26]~reg0.CLK
clk => icm_pc_mem[27]~reg0.CLK
clk => icm_pc_mem[28]~reg0.CLK
clk => icm_pc_mem[29]~reg0.CLK
clk => icm_pc_mem[30]~reg0.CLK
clk => icm_pc_mem[31]~reg0.CLK
clk => branchTrue_mem[0]~reg0.CLK
clk => branchTrue_mem[1]~reg0.CLK
clk => branchTrue_mem[2]~reg0.CLK
clk => branchTrue_mem[3]~reg0.CLK
clk => branchTrue_mem[4]~reg0.CLK
clk => branchTrue_mem[5]~reg0.CLK
clk => branchTrue_mem[6]~reg0.CLK
clk => branchTrue_mem[7]~reg0.CLK
clk => branchTrue_mem[8]~reg0.CLK
clk => branchTrue_mem[9]~reg0.CLK
clk => branchTrue_mem[10]~reg0.CLK
clk => branchTrue_mem[11]~reg0.CLK
clk => branchTrue_mem[12]~reg0.CLK
clk => branchTrue_mem[13]~reg0.CLK
clk => branchTrue_mem[14]~reg0.CLK
clk => branchTrue_mem[15]~reg0.CLK
clk => branchTrue_mem[16]~reg0.CLK
clk => branchTrue_mem[17]~reg0.CLK
clk => branchTrue_mem[18]~reg0.CLK
clk => branchTrue_mem[19]~reg0.CLK
clk => branchTrue_mem[20]~reg0.CLK
clk => branchTrue_mem[21]~reg0.CLK
clk => branchTrue_mem[22]~reg0.CLK
clk => branchTrue_mem[23]~reg0.CLK
clk => branchTrue_mem[24]~reg0.CLK
clk => branchTrue_mem[25]~reg0.CLK
clk => branchTrue_mem[26]~reg0.CLK
clk => branchTrue_mem[27]~reg0.CLK
clk => branchTrue_mem[28]~reg0.CLK
clk => branchTrue_mem[29]~reg0.CLK
clk => branchTrue_mem[30]~reg0.CLK
clk => branchTrue_mem[31]~reg0.CLK
reset => branchTrue_mem.OUTPUTSELECT
reset => branchTrue_mem.OUTPUTSELECT
reset => branchTrue_mem.OUTPUTSELECT
reset => branchTrue_mem.OUTPUTSELECT
reset => branchTrue_mem.OUTPUTSELECT
reset => branchTrue_mem.OUTPUTSELECT
reset => branchTrue_mem.OUTPUTSELECT
reset => branchTrue_mem.OUTPUTSELECT
reset => branchTrue_mem.OUTPUTSELECT
reset => branchTrue_mem.OUTPUTSELECT
reset => branchTrue_mem.OUTPUTSELECT
reset => branchTrue_mem.OUTPUTSELECT
reset => branchTrue_mem.OUTPUTSELECT
reset => branchTrue_mem.OUTPUTSELECT
reset => branchTrue_mem.OUTPUTSELECT
reset => branchTrue_mem.OUTPUTSELECT
reset => branchTrue_mem.OUTPUTSELECT
reset => branchTrue_mem.OUTPUTSELECT
reset => branchTrue_mem.OUTPUTSELECT
reset => branchTrue_mem.OUTPUTSELECT
reset => branchTrue_mem.OUTPUTSELECT
reset => branchTrue_mem.OUTPUTSELECT
reset => branchTrue_mem.OUTPUTSELECT
reset => branchTrue_mem.OUTPUTSELECT
reset => branchTrue_mem.OUTPUTSELECT
reset => branchTrue_mem.OUTPUTSELECT
reset => branchTrue_mem.OUTPUTSELECT
reset => branchTrue_mem.OUTPUTSELECT
reset => branchTrue_mem.OUTPUTSELECT
reset => branchTrue_mem.OUTPUTSELECT
reset => branchTrue_mem.OUTPUTSELECT
reset => branchTrue_mem.OUTPUTSELECT
reset => icm_pc_mem.OUTPUTSELECT
reset => icm_pc_mem.OUTPUTSELECT
reset => icm_pc_mem.OUTPUTSELECT
reset => icm_pc_mem.OUTPUTSELECT
reset => icm_pc_mem.OUTPUTSELECT
reset => icm_pc_mem.OUTPUTSELECT
reset => icm_pc_mem.OUTPUTSELECT
reset => icm_pc_mem.OUTPUTSELECT
reset => icm_pc_mem.OUTPUTSELECT
reset => icm_pc_mem.OUTPUTSELECT
reset => icm_pc_mem.OUTPUTSELECT
reset => icm_pc_mem.OUTPUTSELECT
reset => icm_pc_mem.OUTPUTSELECT
reset => icm_pc_mem.OUTPUTSELECT
reset => icm_pc_mem.OUTPUTSELECT
reset => icm_pc_mem.OUTPUTSELECT
reset => icm_pc_mem.OUTPUTSELECT
reset => icm_pc_mem.OUTPUTSELECT
reset => icm_pc_mem.OUTPUTSELECT
reset => icm_pc_mem.OUTPUTSELECT
reset => icm_pc_mem.OUTPUTSELECT
reset => icm_pc_mem.OUTPUTSELECT
reset => icm_pc_mem.OUTPUTSELECT
reset => icm_pc_mem.OUTPUTSELECT
reset => icm_pc_mem.OUTPUTSELECT
reset => icm_pc_mem.OUTPUTSELECT
reset => icm_pc_mem.OUTPUTSELECT
reset => icm_pc_mem.OUTPUTSELECT
reset => icm_pc_mem.OUTPUTSELECT
reset => icm_pc_mem.OUTPUTSELECT
reset => icm_pc_mem.OUTPUTSELECT
reset => icm_pc_mem.OUTPUTSELECT
reset => aluResult_mem.OUTPUTSELECT
reset => aluResult_mem.OUTPUTSELECT
reset => aluResult_mem.OUTPUTSELECT
reset => aluResult_mem.OUTPUTSELECT
reset => aluResult_mem.OUTPUTSELECT
reset => aluResult_mem.OUTPUTSELECT
reset => aluResult_mem.OUTPUTSELECT
reset => aluResult_mem.OUTPUTSELECT
reset => aluResult_mem.OUTPUTSELECT
reset => aluResult_mem.OUTPUTSELECT
reset => aluResult_mem.OUTPUTSELECT
reset => aluResult_mem.OUTPUTSELECT
reset => aluResult_mem.OUTPUTSELECT
reset => aluResult_mem.OUTPUTSELECT
reset => aluResult_mem.OUTPUTSELECT
reset => aluResult_mem.OUTPUTSELECT
reset => aluResult_mem.OUTPUTSELECT
reset => aluResult_mem.OUTPUTSELECT
reset => aluResult_mem.OUTPUTSELECT
reset => aluResult_mem.OUTPUTSELECT
reset => aluResult_mem.OUTPUTSELECT
reset => aluResult_mem.OUTPUTSELECT
reset => aluResult_mem.OUTPUTSELECT
reset => aluResult_mem.OUTPUTSELECT
reset => aluResult_mem.OUTPUTSELECT
reset => aluResult_mem.OUTPUTSELECT
reset => aluResult_mem.OUTPUTSELECT
reset => aluResult_mem.OUTPUTSELECT
reset => aluResult_mem.OUTPUTSELECT
reset => aluResult_mem.OUTPUTSELECT
reset => aluResult_mem.OUTPUTSELECT
reset => aluResult_mem.OUTPUTSELECT
reset => writeDataToSRAM_mem.OUTPUTSELECT
reset => writeDataToSRAM_mem.OUTPUTSELECT
reset => writeDataToSRAM_mem.OUTPUTSELECT
reset => writeDataToSRAM_mem.OUTPUTSELECT
reset => writeDataToSRAM_mem.OUTPUTSELECT
reset => writeDataToSRAM_mem.OUTPUTSELECT
reset => writeDataToSRAM_mem.OUTPUTSELECT
reset => writeDataToSRAM_mem.OUTPUTSELECT
reset => writeDataToSRAM_mem.OUTPUTSELECT
reset => writeDataToSRAM_mem.OUTPUTSELECT
reset => writeDataToSRAM_mem.OUTPUTSELECT
reset => writeDataToSRAM_mem.OUTPUTSELECT
reset => writeDataToSRAM_mem.OUTPUTSELECT
reset => writeDataToSRAM_mem.OUTPUTSELECT
reset => writeDataToSRAM_mem.OUTPUTSELECT
reset => writeDataToSRAM_mem.OUTPUTSELECT
reset => writeDataToSRAM_mem.OUTPUTSELECT
reset => writeDataToSRAM_mem.OUTPUTSELECT
reset => writeDataToSRAM_mem.OUTPUTSELECT
reset => writeDataToSRAM_mem.OUTPUTSELECT
reset => writeDataToSRAM_mem.OUTPUTSELECT
reset => writeDataToSRAM_mem.OUTPUTSELECT
reset => writeDataToSRAM_mem.OUTPUTSELECT
reset => writeDataToSRAM_mem.OUTPUTSELECT
reset => writeDataToSRAM_mem.OUTPUTSELECT
reset => writeDataToSRAM_mem.OUTPUTSELECT
reset => writeDataToSRAM_mem.OUTPUTSELECT
reset => writeDataToSRAM_mem.OUTPUTSELECT
reset => writeDataToSRAM_mem.OUTPUTSELECT
reset => writeDataToSRAM_mem.OUTPUTSELECT
reset => writeDataToSRAM_mem.OUTPUTSELECT
reset => writeDataToSRAM_mem.OUTPUTSELECT
reset => writeRegOut_mem.OUTPUTSELECT
reset => writeRegOut_mem.OUTPUTSELECT
reset => writeRegOut_mem.OUTPUTSELECT
reset => writeRegOut_mem.OUTPUTSELECT
reset => writeRegOut_mem.OUTPUTSELECT
reset => zero_mem.OUTPUTSELECT
reset => overflow_mem.OUTPUTSELECT
reset => carryOut_mem.OUTPUTSELECT
reset => negative_mem.OUTPUTSELECT
reset => jumpAddr_mem.OUTPUTSELECT
reset => jumpAddr_mem.OUTPUTSELECT
reset => jumpAddr_mem.OUTPUTSELECT
reset => jumpAddr_mem.OUTPUTSELECT
reset => jumpAddr_mem.OUTPUTSELECT
reset => jumpAddr_mem.OUTPUTSELECT
reset => jumpAddr_mem.OUTPUTSELECT
reset => jumpAddr_mem.OUTPUTSELECT
reset => jumpAddr_mem.OUTPUTSELECT
reset => jumpAddr_mem.OUTPUTSELECT
reset => jumpAddr_mem.OUTPUTSELECT
reset => jumpAddr_mem.OUTPUTSELECT
reset => jumpAddr_mem.OUTPUTSELECT
reset => jumpAddr_mem.OUTPUTSELECT
reset => jumpAddr_mem.OUTPUTSELECT
reset => jumpAddr_mem.OUTPUTSELECT
reset => jumpAddr_mem.OUTPUTSELECT
reset => jumpAddr_mem.OUTPUTSELECT
reset => jumpAddr_mem.OUTPUTSELECT
reset => jumpAddr_mem.OUTPUTSELECT
reset => jumpAddr_mem.OUTPUTSELECT
reset => jumpAddr_mem.OUTPUTSELECT
reset => jumpAddr_mem.OUTPUTSELECT
reset => jumpAddr_mem.OUTPUTSELECT
reset => jumpAddr_mem.OUTPUTSELECT
reset => jumpAddr_mem.OUTPUTSELECT
reset => jumpAddr_mem.OUTPUTSELECT
reset => jumpAddr_mem.OUTPUTSELECT
reset => jumpAddr_mem.OUTPUTSELECT
reset => jumpAddr_mem.OUTPUTSELECT
reset => jumpAddr_mem.OUTPUTSELECT
reset => jumpAddr_mem.OUTPUTSELECT
reset => readData1_mem.OUTPUTSELECT
reset => readData1_mem.OUTPUTSELECT
reset => readData1_mem.OUTPUTSELECT
reset => readData1_mem.OUTPUTSELECT
reset => readData1_mem.OUTPUTSELECT
reset => readData1_mem.OUTPUTSELECT
reset => readData1_mem.OUTPUTSELECT
reset => readData1_mem.OUTPUTSELECT
reset => readData1_mem.OUTPUTSELECT
reset => readData1_mem.OUTPUTSELECT
reset => readData1_mem.OUTPUTSELECT
reset => readData1_mem.OUTPUTSELECT
reset => readData1_mem.OUTPUTSELECT
reset => readData1_mem.OUTPUTSELECT
reset => readData1_mem.OUTPUTSELECT
reset => readData1_mem.OUTPUTSELECT
reset => readData1_mem.OUTPUTSELECT
reset => readData1_mem.OUTPUTSELECT
reset => readData1_mem.OUTPUTSELECT
reset => readData1_mem.OUTPUTSELECT
reset => readData1_mem.OUTPUTSELECT
reset => readData1_mem.OUTPUTSELECT
reset => readData1_mem.OUTPUTSELECT
reset => readData1_mem.OUTPUTSELECT
reset => readData1_mem.OUTPUTSELECT
reset => readData1_mem.OUTPUTSELECT
reset => readData1_mem.OUTPUTSELECT
reset => readData1_mem.OUTPUTSELECT
reset => readData1_mem.OUTPUTSELECT
reset => readData1_mem.OUTPUTSELECT
reset => readData1_mem.OUTPUTSELECT
reset => readData1_mem.OUTPUTSELECT
branchTrue_ex[0] => branchTrue_mem.DATAB
branchTrue_ex[1] => branchTrue_mem.DATAB
branchTrue_ex[2] => branchTrue_mem.DATAB
branchTrue_ex[3] => branchTrue_mem.DATAB
branchTrue_ex[4] => branchTrue_mem.DATAB
branchTrue_ex[5] => branchTrue_mem.DATAB
branchTrue_ex[6] => branchTrue_mem.DATAB
branchTrue_ex[7] => branchTrue_mem.DATAB
branchTrue_ex[8] => branchTrue_mem.DATAB
branchTrue_ex[9] => branchTrue_mem.DATAB
branchTrue_ex[10] => branchTrue_mem.DATAB
branchTrue_ex[11] => branchTrue_mem.DATAB
branchTrue_ex[12] => branchTrue_mem.DATAB
branchTrue_ex[13] => branchTrue_mem.DATAB
branchTrue_ex[14] => branchTrue_mem.DATAB
branchTrue_ex[15] => branchTrue_mem.DATAB
branchTrue_ex[16] => branchTrue_mem.DATAB
branchTrue_ex[17] => branchTrue_mem.DATAB
branchTrue_ex[18] => branchTrue_mem.DATAB
branchTrue_ex[19] => branchTrue_mem.DATAB
branchTrue_ex[20] => branchTrue_mem.DATAB
branchTrue_ex[21] => branchTrue_mem.DATAB
branchTrue_ex[22] => branchTrue_mem.DATAB
branchTrue_ex[23] => branchTrue_mem.DATAB
branchTrue_ex[24] => branchTrue_mem.DATAB
branchTrue_ex[25] => branchTrue_mem.DATAB
branchTrue_ex[26] => branchTrue_mem.DATAB
branchTrue_ex[27] => branchTrue_mem.DATAB
branchTrue_ex[28] => branchTrue_mem.DATAB
branchTrue_ex[29] => branchTrue_mem.DATAB
branchTrue_ex[30] => branchTrue_mem.DATAB
branchTrue_ex[31] => branchTrue_mem.DATAB
icm_pc_ex[0] => icm_pc_mem.DATAB
icm_pc_ex[1] => icm_pc_mem.DATAB
icm_pc_ex[2] => icm_pc_mem.DATAB
icm_pc_ex[3] => icm_pc_mem.DATAB
icm_pc_ex[4] => icm_pc_mem.DATAB
icm_pc_ex[5] => icm_pc_mem.DATAB
icm_pc_ex[6] => icm_pc_mem.DATAB
icm_pc_ex[7] => icm_pc_mem.DATAB
icm_pc_ex[8] => icm_pc_mem.DATAB
icm_pc_ex[9] => icm_pc_mem.DATAB
icm_pc_ex[10] => icm_pc_mem.DATAB
icm_pc_ex[11] => icm_pc_mem.DATAB
icm_pc_ex[12] => icm_pc_mem.DATAB
icm_pc_ex[13] => icm_pc_mem.DATAB
icm_pc_ex[14] => icm_pc_mem.DATAB
icm_pc_ex[15] => icm_pc_mem.DATAB
icm_pc_ex[16] => icm_pc_mem.DATAB
icm_pc_ex[17] => icm_pc_mem.DATAB
icm_pc_ex[18] => icm_pc_mem.DATAB
icm_pc_ex[19] => icm_pc_mem.DATAB
icm_pc_ex[20] => icm_pc_mem.DATAB
icm_pc_ex[21] => icm_pc_mem.DATAB
icm_pc_ex[22] => icm_pc_mem.DATAB
icm_pc_ex[23] => icm_pc_mem.DATAB
icm_pc_ex[24] => icm_pc_mem.DATAB
icm_pc_ex[25] => icm_pc_mem.DATAB
icm_pc_ex[26] => icm_pc_mem.DATAB
icm_pc_ex[27] => icm_pc_mem.DATAB
icm_pc_ex[28] => icm_pc_mem.DATAB
icm_pc_ex[29] => icm_pc_mem.DATAB
icm_pc_ex[30] => icm_pc_mem.DATAB
icm_pc_ex[31] => icm_pc_mem.DATAB
aluResult_ex[0] => aluResult_mem.DATAB
aluResult_ex[1] => aluResult_mem.DATAB
aluResult_ex[2] => aluResult_mem.DATAB
aluResult_ex[3] => aluResult_mem.DATAB
aluResult_ex[4] => aluResult_mem.DATAB
aluResult_ex[5] => aluResult_mem.DATAB
aluResult_ex[6] => aluResult_mem.DATAB
aluResult_ex[7] => aluResult_mem.DATAB
aluResult_ex[8] => aluResult_mem.DATAB
aluResult_ex[9] => aluResult_mem.DATAB
aluResult_ex[10] => aluResult_mem.DATAB
aluResult_ex[11] => aluResult_mem.DATAB
aluResult_ex[12] => aluResult_mem.DATAB
aluResult_ex[13] => aluResult_mem.DATAB
aluResult_ex[14] => aluResult_mem.DATAB
aluResult_ex[15] => aluResult_mem.DATAB
aluResult_ex[16] => aluResult_mem.DATAB
aluResult_ex[17] => aluResult_mem.DATAB
aluResult_ex[18] => aluResult_mem.DATAB
aluResult_ex[19] => aluResult_mem.DATAB
aluResult_ex[20] => aluResult_mem.DATAB
aluResult_ex[21] => aluResult_mem.DATAB
aluResult_ex[22] => aluResult_mem.DATAB
aluResult_ex[23] => aluResult_mem.DATAB
aluResult_ex[24] => aluResult_mem.DATAB
aluResult_ex[25] => aluResult_mem.DATAB
aluResult_ex[26] => aluResult_mem.DATAB
aluResult_ex[27] => aluResult_mem.DATAB
aluResult_ex[28] => aluResult_mem.DATAB
aluResult_ex[29] => aluResult_mem.DATAB
aluResult_ex[30] => aluResult_mem.DATAB
aluResult_ex[31] => aluResult_mem.DATAB
writeDataToSRAM_ex[0] => writeDataToSRAM_mem.DATAB
writeDataToSRAM_ex[1] => writeDataToSRAM_mem.DATAB
writeDataToSRAM_ex[2] => writeDataToSRAM_mem.DATAB
writeDataToSRAM_ex[3] => writeDataToSRAM_mem.DATAB
writeDataToSRAM_ex[4] => writeDataToSRAM_mem.DATAB
writeDataToSRAM_ex[5] => writeDataToSRAM_mem.DATAB
writeDataToSRAM_ex[6] => writeDataToSRAM_mem.DATAB
writeDataToSRAM_ex[7] => writeDataToSRAM_mem.DATAB
writeDataToSRAM_ex[8] => writeDataToSRAM_mem.DATAB
writeDataToSRAM_ex[9] => writeDataToSRAM_mem.DATAB
writeDataToSRAM_ex[10] => writeDataToSRAM_mem.DATAB
writeDataToSRAM_ex[11] => writeDataToSRAM_mem.DATAB
writeDataToSRAM_ex[12] => writeDataToSRAM_mem.DATAB
writeDataToSRAM_ex[13] => writeDataToSRAM_mem.DATAB
writeDataToSRAM_ex[14] => writeDataToSRAM_mem.DATAB
writeDataToSRAM_ex[15] => writeDataToSRAM_mem.DATAB
writeDataToSRAM_ex[16] => writeDataToSRAM_mem.DATAB
writeDataToSRAM_ex[17] => writeDataToSRAM_mem.DATAB
writeDataToSRAM_ex[18] => writeDataToSRAM_mem.DATAB
writeDataToSRAM_ex[19] => writeDataToSRAM_mem.DATAB
writeDataToSRAM_ex[20] => writeDataToSRAM_mem.DATAB
writeDataToSRAM_ex[21] => writeDataToSRAM_mem.DATAB
writeDataToSRAM_ex[22] => writeDataToSRAM_mem.DATAB
writeDataToSRAM_ex[23] => writeDataToSRAM_mem.DATAB
writeDataToSRAM_ex[24] => writeDataToSRAM_mem.DATAB
writeDataToSRAM_ex[25] => writeDataToSRAM_mem.DATAB
writeDataToSRAM_ex[26] => writeDataToSRAM_mem.DATAB
writeDataToSRAM_ex[27] => writeDataToSRAM_mem.DATAB
writeDataToSRAM_ex[28] => writeDataToSRAM_mem.DATAB
writeDataToSRAM_ex[29] => writeDataToSRAM_mem.DATAB
writeDataToSRAM_ex[30] => writeDataToSRAM_mem.DATAB
writeDataToSRAM_ex[31] => writeDataToSRAM_mem.DATAB
jumpAddr_ex[0] => jumpAddr_mem.DATAB
jumpAddr_ex[1] => jumpAddr_mem.DATAB
jumpAddr_ex[2] => jumpAddr_mem.DATAB
jumpAddr_ex[3] => jumpAddr_mem.DATAB
jumpAddr_ex[4] => jumpAddr_mem.DATAB
jumpAddr_ex[5] => jumpAddr_mem.DATAB
jumpAddr_ex[6] => jumpAddr_mem.DATAB
jumpAddr_ex[7] => jumpAddr_mem.DATAB
jumpAddr_ex[8] => jumpAddr_mem.DATAB
jumpAddr_ex[9] => jumpAddr_mem.DATAB
jumpAddr_ex[10] => jumpAddr_mem.DATAB
jumpAddr_ex[11] => jumpAddr_mem.DATAB
jumpAddr_ex[12] => jumpAddr_mem.DATAB
jumpAddr_ex[13] => jumpAddr_mem.DATAB
jumpAddr_ex[14] => jumpAddr_mem.DATAB
jumpAddr_ex[15] => jumpAddr_mem.DATAB
jumpAddr_ex[16] => jumpAddr_mem.DATAB
jumpAddr_ex[17] => jumpAddr_mem.DATAB
jumpAddr_ex[18] => jumpAddr_mem.DATAB
jumpAddr_ex[19] => jumpAddr_mem.DATAB
jumpAddr_ex[20] => jumpAddr_mem.DATAB
jumpAddr_ex[21] => jumpAddr_mem.DATAB
jumpAddr_ex[22] => jumpAddr_mem.DATAB
jumpAddr_ex[23] => jumpAddr_mem.DATAB
jumpAddr_ex[24] => jumpAddr_mem.DATAB
jumpAddr_ex[25] => jumpAddr_mem.DATAB
jumpAddr_ex[26] => jumpAddr_mem.DATAB
jumpAddr_ex[27] => jumpAddr_mem.DATAB
jumpAddr_ex[28] => jumpAddr_mem.DATAB
jumpAddr_ex[29] => jumpAddr_mem.DATAB
jumpAddr_ex[30] => jumpAddr_mem.DATAB
jumpAddr_ex[31] => jumpAddr_mem.DATAB
readData1_ex[0] => readData1_mem.DATAB
readData1_ex[1] => readData1_mem.DATAB
readData1_ex[2] => readData1_mem.DATAB
readData1_ex[3] => readData1_mem.DATAB
readData1_ex[4] => readData1_mem.DATAB
readData1_ex[5] => readData1_mem.DATAB
readData1_ex[6] => readData1_mem.DATAB
readData1_ex[7] => readData1_mem.DATAB
readData1_ex[8] => readData1_mem.DATAB
readData1_ex[9] => readData1_mem.DATAB
readData1_ex[10] => readData1_mem.DATAB
readData1_ex[11] => readData1_mem.DATAB
readData1_ex[12] => readData1_mem.DATAB
readData1_ex[13] => readData1_mem.DATAB
readData1_ex[14] => readData1_mem.DATAB
readData1_ex[15] => readData1_mem.DATAB
readData1_ex[16] => readData1_mem.DATAB
readData1_ex[17] => readData1_mem.DATAB
readData1_ex[18] => readData1_mem.DATAB
readData1_ex[19] => readData1_mem.DATAB
readData1_ex[20] => readData1_mem.DATAB
readData1_ex[21] => readData1_mem.DATAB
readData1_ex[22] => readData1_mem.DATAB
readData1_ex[23] => readData1_mem.DATAB
readData1_ex[24] => readData1_mem.DATAB
readData1_ex[25] => readData1_mem.DATAB
readData1_ex[26] => readData1_mem.DATAB
readData1_ex[27] => readData1_mem.DATAB
readData1_ex[28] => readData1_mem.DATAB
readData1_ex[29] => readData1_mem.DATAB
readData1_ex[30] => readData1_mem.DATAB
readData1_ex[31] => readData1_mem.DATAB
writeRegOut_ex[0] => writeRegOut_mem.DATAB
writeRegOut_ex[1] => writeRegOut_mem.DATAB
writeRegOut_ex[2] => writeRegOut_mem.DATAB
writeRegOut_ex[3] => writeRegOut_mem.DATAB
writeRegOut_ex[4] => writeRegOut_mem.DATAB
zero_ex => zero_mem.DATAB
overflow_ex => overflow_mem.DATAB
carryOut_ex => carryOut_mem.DATAB
negative_ex => negative_mem.DATAB


|DE1_SoC|cpuCore:cpu|EX_MEM_CtPath:ex_mem_ctpath
RegWrite_mem <= RegWrite_mem~reg0.DB_MAX_OUTPUT_PORT_TYPE
MemtoReg_mem <= MemtoReg_mem~reg0.DB_MAX_OUTPUT_PORT_TYPE
Jump_mem <= Jump_mem~reg0.DB_MAX_OUTPUT_PORT_TYPE
JumpReg_mem <= JumpReg_mem~reg0.DB_MAX_OUTPUT_PORT_TYPE
Branch_mem <= Branch_mem~reg0.DB_MAX_OUTPUT_PORT_TYPE
MemRead_mem <= MemRead_mem~reg0.DB_MAX_OUTPUT_PORT_TYPE
MemWrite_mem <= MemWrite_mem~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => JumpReg_mem~reg0.CLK
clk => Jump_mem~reg0.CLK
clk => MemWrite_mem~reg0.CLK
clk => MemRead_mem~reg0.CLK
clk => Branch_mem~reg0.CLK
clk => MemtoReg_mem~reg0.CLK
clk => RegWrite_mem~reg0.CLK
reset => RegWrite_mem.OUTPUTSELECT
reset => MemtoReg_mem.OUTPUTSELECT
reset => Branch_mem.OUTPUTSELECT
reset => MemRead_mem.OUTPUTSELECT
reset => MemWrite_mem.OUTPUTSELECT
reset => Jump_mem.OUTPUTSELECT
reset => JumpReg_mem.OUTPUTSELECT
RegWrite_ex => RegWrite_mem.DATAB
MemtoReg_ex => MemtoReg_mem.DATAB
Jump_ex => Jump_mem.DATAB
JumpReg_ex => JumpReg_mem.DATAB
Branch_ex => Branch_mem.DATAB
MemRead_ex => MemRead_mem.DATAB
MemWrite_ex => MemWrite_mem.DATAB


|DE1_SoC|cpuCore:cpu|MEM:memory_access
readDataSRAM[0] <= dataMemory:dm.port0
readDataSRAM[1] <= dataMemory:dm.port0
readDataSRAM[2] <= dataMemory:dm.port0
readDataSRAM[3] <= dataMemory:dm.port0
readDataSRAM[4] <= dataMemory:dm.port0
readDataSRAM[5] <= dataMemory:dm.port0
readDataSRAM[6] <= dataMemory:dm.port0
readDataSRAM[7] <= dataMemory:dm.port0
readDataSRAM[8] <= dataMemory:dm.port0
readDataSRAM[9] <= dataMemory:dm.port0
readDataSRAM[10] <= dataMemory:dm.port0
readDataSRAM[11] <= dataMemory:dm.port0
readDataSRAM[12] <= dataMemory:dm.port0
readDataSRAM[13] <= dataMemory:dm.port0
readDataSRAM[14] <= dataMemory:dm.port0
readDataSRAM[15] <= dataMemory:dm.port0
readDataSRAM[16] <= dataMemory:dm.port0
readDataSRAM[17] <= dataMemory:dm.port0
readDataSRAM[18] <= dataMemory:dm.port0
readDataSRAM[19] <= dataMemory:dm.port0
readDataSRAM[20] <= dataMemory:dm.port0
readDataSRAM[21] <= dataMemory:dm.port0
readDataSRAM[22] <= dataMemory:dm.port0
readDataSRAM[23] <= dataMemory:dm.port0
readDataSRAM[24] <= dataMemory:dm.port0
readDataSRAM[25] <= dataMemory:dm.port0
readDataSRAM[26] <= dataMemory:dm.port0
readDataSRAM[27] <= dataMemory:dm.port0
readDataSRAM[28] <= dataMemory:dm.port0
readDataSRAM[29] <= dataMemory:dm.port0
readDataSRAM[30] <= dataMemory:dm.port0
readDataSRAM[31] <= dataMemory:dm.port0
readDataRegFile[0] <= address[0].DB_MAX_OUTPUT_PORT_TYPE
readDataRegFile[1] <= address[1].DB_MAX_OUTPUT_PORT_TYPE
readDataRegFile[2] <= address[2].DB_MAX_OUTPUT_PORT_TYPE
readDataRegFile[3] <= address[3].DB_MAX_OUTPUT_PORT_TYPE
readDataRegFile[4] <= address[4].DB_MAX_OUTPUT_PORT_TYPE
readDataRegFile[5] <= address[5].DB_MAX_OUTPUT_PORT_TYPE
readDataRegFile[6] <= address[6].DB_MAX_OUTPUT_PORT_TYPE
readDataRegFile[7] <= address[7].DB_MAX_OUTPUT_PORT_TYPE
readDataRegFile[8] <= address[8].DB_MAX_OUTPUT_PORT_TYPE
readDataRegFile[9] <= address[9].DB_MAX_OUTPUT_PORT_TYPE
readDataRegFile[10] <= address[10].DB_MAX_OUTPUT_PORT_TYPE
readDataRegFile[11] <= aluResult[11].DB_MAX_OUTPUT_PORT_TYPE
readDataRegFile[12] <= aluResult[12].DB_MAX_OUTPUT_PORT_TYPE
readDataRegFile[13] <= aluResult[13].DB_MAX_OUTPUT_PORT_TYPE
readDataRegFile[14] <= aluResult[14].DB_MAX_OUTPUT_PORT_TYPE
readDataRegFile[15] <= aluResult[15].DB_MAX_OUTPUT_PORT_TYPE
readDataRegFile[16] <= aluResult[16].DB_MAX_OUTPUT_PORT_TYPE
readDataRegFile[17] <= aluResult[17].DB_MAX_OUTPUT_PORT_TYPE
readDataRegFile[18] <= aluResult[18].DB_MAX_OUTPUT_PORT_TYPE
readDataRegFile[19] <= aluResult[19].DB_MAX_OUTPUT_PORT_TYPE
readDataRegFile[20] <= aluResult[20].DB_MAX_OUTPUT_PORT_TYPE
readDataRegFile[21] <= aluResult[21].DB_MAX_OUTPUT_PORT_TYPE
readDataRegFile[22] <= aluResult[22].DB_MAX_OUTPUT_PORT_TYPE
readDataRegFile[23] <= aluResult[23].DB_MAX_OUTPUT_PORT_TYPE
readDataRegFile[24] <= aluResult[24].DB_MAX_OUTPUT_PORT_TYPE
readDataRegFile[25] <= aluResult[25].DB_MAX_OUTPUT_PORT_TYPE
readDataRegFile[26] <= aluResult[26].DB_MAX_OUTPUT_PORT_TYPE
readDataRegFile[27] <= aluResult[27].DB_MAX_OUTPUT_PORT_TYPE
readDataRegFile[28] <= aluResult[28].DB_MAX_OUTPUT_PORT_TYPE
readDataRegFile[29] <= aluResult[29].DB_MAX_OUTPUT_PORT_TYPE
readDataRegFile[30] <= aluResult[30].DB_MAX_OUTPUT_PORT_TYPE
readDataRegFile[31] <= aluResult[31].DB_MAX_OUTPUT_PORT_TYPE
branchSel_mem <= branchCtrl.DB_MAX_OUTPUT_PORT_TYPE
clk => clk.IN1
reset => reset.IN1
aluResult[0] => address[0].IN1
aluResult[1] => address[1].IN1
aluResult[2] => address[2].IN1
aluResult[3] => address[3].IN1
aluResult[4] => address[4].IN1
aluResult[5] => address[5].IN1
aluResult[6] => address[6].IN1
aluResult[7] => address[7].IN1
aluResult[8] => address[8].IN1
aluResult[9] => address[9].IN1
aluResult[10] => address[10].IN1
aluResult[11] => readDataRegFile[11].DATAIN
aluResult[12] => readDataRegFile[12].DATAIN
aluResult[13] => readDataRegFile[13].DATAIN
aluResult[14] => readDataRegFile[14].DATAIN
aluResult[15] => readDataRegFile[15].DATAIN
aluResult[16] => readDataRegFile[16].DATAIN
aluResult[17] => readDataRegFile[17].DATAIN
aluResult[18] => readDataRegFile[18].DATAIN
aluResult[19] => readDataRegFile[19].DATAIN
aluResult[20] => readDataRegFile[20].DATAIN
aluResult[21] => readDataRegFile[21].DATAIN
aluResult[22] => readDataRegFile[22].DATAIN
aluResult[23] => readDataRegFile[23].DATAIN
aluResult[24] => readDataRegFile[24].DATAIN
aluResult[25] => readDataRegFile[25].DATAIN
aluResult[26] => readDataRegFile[26].DATAIN
aluResult[27] => readDataRegFile[27].DATAIN
aluResult[28] => readDataRegFile[28].DATAIN
aluResult[29] => readDataRegFile[29].DATAIN
aluResult[30] => readDataRegFile[30].DATAIN
aluResult[31] => readDataRegFile[31].DATAIN
writeDataToSRAM[0] => writeDataToSRAM[0].IN1
writeDataToSRAM[1] => writeDataToSRAM[1].IN1
writeDataToSRAM[2] => writeDataToSRAM[2].IN1
writeDataToSRAM[3] => writeDataToSRAM[3].IN1
writeDataToSRAM[4] => writeDataToSRAM[4].IN1
writeDataToSRAM[5] => writeDataToSRAM[5].IN1
writeDataToSRAM[6] => writeDataToSRAM[6].IN1
writeDataToSRAM[7] => writeDataToSRAM[7].IN1
writeDataToSRAM[8] => writeDataToSRAM[8].IN1
writeDataToSRAM[9] => writeDataToSRAM[9].IN1
writeDataToSRAM[10] => writeDataToSRAM[10].IN1
writeDataToSRAM[11] => writeDataToSRAM[11].IN1
writeDataToSRAM[12] => writeDataToSRAM[12].IN1
writeDataToSRAM[13] => writeDataToSRAM[13].IN1
writeDataToSRAM[14] => writeDataToSRAM[14].IN1
writeDataToSRAM[15] => writeDataToSRAM[15].IN1
writeDataToSRAM[16] => writeDataToSRAM[16].IN1
writeDataToSRAM[17] => writeDataToSRAM[17].IN1
writeDataToSRAM[18] => writeDataToSRAM[18].IN1
writeDataToSRAM[19] => writeDataToSRAM[19].IN1
writeDataToSRAM[20] => writeDataToSRAM[20].IN1
writeDataToSRAM[21] => writeDataToSRAM[21].IN1
writeDataToSRAM[22] => writeDataToSRAM[22].IN1
writeDataToSRAM[23] => writeDataToSRAM[23].IN1
writeDataToSRAM[24] => writeDataToSRAM[24].IN1
writeDataToSRAM[25] => writeDataToSRAM[25].IN1
writeDataToSRAM[26] => writeDataToSRAM[26].IN1
writeDataToSRAM[27] => writeDataToSRAM[27].IN1
writeDataToSRAM[28] => writeDataToSRAM[28].IN1
writeDataToSRAM[29] => writeDataToSRAM[29].IN1
writeDataToSRAM[30] => writeDataToSRAM[30].IN1
writeDataToSRAM[31] => writeDataToSRAM[31].IN1
zero_mem => ifPositive.IN0
overflow_mem => ~NO_FANOUT~
carryOut_mem => ~NO_FANOUT~
negative_mem => ifPositive.IN1
MemWrite_mem => MemWrite_mem.IN1
MemRead_mem => MemRead_mem.IN1
Branch_mem => branchCtrl.IN1
SRAMProbe[0] <= dataMemory:dm.port7
SRAMProbe[1] <= dataMemory:dm.port7
SRAMProbe[2] <= dataMemory:dm.port7
SRAMProbe[3] <= dataMemory:dm.port7
SRAMProbe[4] <= dataMemory:dm.port7
SRAMProbe[5] <= dataMemory:dm.port7
SRAMProbe[6] <= dataMemory:dm.port7
SRAMProbe[7] <= dataMemory:dm.port7
SRAMProbe[8] <= dataMemory:dm.port7
SRAMProbe[9] <= dataMemory:dm.port7
SRAMProbe[10] <= dataMemory:dm.port7
SRAMProbe[11] <= dataMemory:dm.port7
SRAMProbe[12] <= dataMemory:dm.port7
SRAMProbe[13] <= dataMemory:dm.port7
SRAMProbe[14] <= dataMemory:dm.port7
SRAMProbe[15] <= dataMemory:dm.port7
SRAMProbe[16] <= dataMemory:dm.port7
SRAMProbe[17] <= dataMemory:dm.port7
SRAMProbe[18] <= dataMemory:dm.port7
SRAMProbe[19] <= dataMemory:dm.port7
SRAMProbe[20] <= dataMemory:dm.port7
SRAMProbe[21] <= dataMemory:dm.port7
SRAMProbe[22] <= dataMemory:dm.port7
SRAMProbe[23] <= dataMemory:dm.port7
SRAMProbe[24] <= dataMemory:dm.port7
SRAMProbe[25] <= dataMemory:dm.port7
SRAMProbe[26] <= dataMemory:dm.port7
SRAMProbe[27] <= dataMemory:dm.port7
SRAMProbe[28] <= dataMemory:dm.port7
SRAMProbe[29] <= dataMemory:dm.port7
SRAMProbe[30] <= dataMemory:dm.port7
SRAMProbe[31] <= dataMemory:dm.port7
SW[0] => SW[0].IN1
SW[1] => SW[1].IN1
SW[2] => SW[2].IN1
SW[3] => SW[3].IN1
SW[4] => SW[4].IN1


|DE1_SoC|cpuCore:cpu|MEM:memory_access|dataMemory:dm
readData[0] <= readData[0].DB_MAX_OUTPUT_PORT_TYPE
readData[1] <= readData[1].DB_MAX_OUTPUT_PORT_TYPE
readData[2] <= readData[2].DB_MAX_OUTPUT_PORT_TYPE
readData[3] <= readData[3].DB_MAX_OUTPUT_PORT_TYPE
readData[4] <= readData[4].DB_MAX_OUTPUT_PORT_TYPE
readData[5] <= readData[5].DB_MAX_OUTPUT_PORT_TYPE
readData[6] <= readData[6].DB_MAX_OUTPUT_PORT_TYPE
readData[7] <= readData[7].DB_MAX_OUTPUT_PORT_TYPE
readData[8] <= readData[8].DB_MAX_OUTPUT_PORT_TYPE
readData[9] <= readData[9].DB_MAX_OUTPUT_PORT_TYPE
readData[10] <= readData[10].DB_MAX_OUTPUT_PORT_TYPE
readData[11] <= readData[11].DB_MAX_OUTPUT_PORT_TYPE
readData[12] <= readData[12].DB_MAX_OUTPUT_PORT_TYPE
readData[13] <= readData[13].DB_MAX_OUTPUT_PORT_TYPE
readData[14] <= readData[14].DB_MAX_OUTPUT_PORT_TYPE
readData[15] <= readData[15].DB_MAX_OUTPUT_PORT_TYPE
readData[16] <= readData[16].DB_MAX_OUTPUT_PORT_TYPE
readData[17] <= readData[17].DB_MAX_OUTPUT_PORT_TYPE
readData[18] <= readData[18].DB_MAX_OUTPUT_PORT_TYPE
readData[19] <= readData[19].DB_MAX_OUTPUT_PORT_TYPE
readData[20] <= readData[20].DB_MAX_OUTPUT_PORT_TYPE
readData[21] <= readData[21].DB_MAX_OUTPUT_PORT_TYPE
readData[22] <= readData[22].DB_MAX_OUTPUT_PORT_TYPE
readData[23] <= readData[23].DB_MAX_OUTPUT_PORT_TYPE
readData[24] <= readData[24].DB_MAX_OUTPUT_PORT_TYPE
readData[25] <= readData[25].DB_MAX_OUTPUT_PORT_TYPE
readData[26] <= readData[26].DB_MAX_OUTPUT_PORT_TYPE
readData[27] <= readData[27].DB_MAX_OUTPUT_PORT_TYPE
readData[28] <= readData[28].DB_MAX_OUTPUT_PORT_TYPE
readData[29] <= readData[29].DB_MAX_OUTPUT_PORT_TYPE
readData[30] <= readData[30].DB_MAX_OUTPUT_PORT_TYPE
readData[31] <= readData[31].DB_MAX_OUTPUT_PORT_TYPE
clk => clk.IN1
reset => sram_wr.IN0
reset => sram_eo.IN0
MemWrite => sram_wr.IN1
MemWrite => sram_eo.IN1
MemRead => sram_eo.IN1
MemRead => sram_wr.IN1
writeData[0] => readData[0].DATAIN
writeData[1] => readData[1].DATAIN
writeData[2] => readData[2].DATAIN
writeData[3] => readData[3].DATAIN
writeData[4] => readData[4].DATAIN
writeData[5] => readData[5].DATAIN
writeData[6] => readData[6].DATAIN
writeData[7] => readData[7].DATAIN
writeData[8] => readData[8].DATAIN
writeData[9] => readData[9].DATAIN
writeData[10] => readData[10].DATAIN
writeData[11] => readData[11].DATAIN
writeData[12] => readData[12].DATAIN
writeData[13] => readData[13].DATAIN
writeData[14] => readData[14].DATAIN
writeData[15] => readData[15].DATAIN
writeData[16] => readData[16].DATAIN
writeData[17] => readData[17].DATAIN
writeData[18] => readData[18].DATAIN
writeData[19] => readData[19].DATAIN
writeData[20] => readData[20].DATAIN
writeData[21] => readData[21].DATAIN
writeData[22] => readData[22].DATAIN
writeData[23] => readData[23].DATAIN
writeData[24] => readData[24].DATAIN
writeData[25] => readData[25].DATAIN
writeData[26] => readData[26].DATAIN
writeData[27] => readData[27].DATAIN
writeData[28] => readData[28].DATAIN
writeData[29] => readData[29].DATAIN
writeData[30] => readData[30].DATAIN
writeData[31] => readData[31].DATAIN
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
SRAMProbe[0] <= SRAM:sram.port5
SRAMProbe[1] <= SRAM:sram.port5
SRAMProbe[2] <= SRAM:sram.port5
SRAMProbe[3] <= SRAM:sram.port5
SRAMProbe[4] <= SRAM:sram.port5
SRAMProbe[5] <= SRAM:sram.port5
SRAMProbe[6] <= SRAM:sram.port5
SRAMProbe[7] <= SRAM:sram.port5
SRAMProbe[8] <= SRAM:sram.port5
SRAMProbe[9] <= SRAM:sram.port5
SRAMProbe[10] <= SRAM:sram.port5
SRAMProbe[11] <= SRAM:sram.port5
SRAMProbe[12] <= SRAM:sram.port5
SRAMProbe[13] <= SRAM:sram.port5
SRAMProbe[14] <= SRAM:sram.port5
SRAMProbe[15] <= SRAM:sram.port5
SRAMProbe[16] <= SRAM:sram.port5
SRAMProbe[17] <= SRAM:sram.port5
SRAMProbe[18] <= SRAM:sram.port5
SRAMProbe[19] <= SRAM:sram.port5
SRAMProbe[20] <= SRAM:sram.port5
SRAMProbe[21] <= SRAM:sram.port5
SRAMProbe[22] <= SRAM:sram.port5
SRAMProbe[23] <= SRAM:sram.port5
SRAMProbe[24] <= SRAM:sram.port5
SRAMProbe[25] <= SRAM:sram.port5
SRAMProbe[26] <= SRAM:sram.port5
SRAMProbe[27] <= SRAM:sram.port5
SRAMProbe[28] <= SRAM:sram.port5
SRAMProbe[29] <= SRAM:sram.port5
SRAMProbe[30] <= SRAM:sram.port5
SRAMProbe[31] <= SRAM:sram.port5
SW[0] => SW[0].IN1
SW[1] => SW[1].IN1
SW[2] => SW[2].IN1
SW[3] => SW[3].IN1
SW[4] => SW[4].IN1


|DE1_SoC|cpuCore:cpu|MEM:memory_access|dataMemory:dm|SRAM:sram
data[0] <> data[0]
data[1] <> data[1]
data[2] <> data[2]
data[3] <> data[3]
data[4] <> data[4]
data[5] <> data[5]
data[6] <> data[6]
data[7] <> data[7]
data[8] <> data[8]
data[9] <> data[9]
data[10] <> data[10]
data[11] <> data[11]
data[12] <> data[12]
data[13] <> data[13]
data[14] <> data[14]
data[15] <> data[15]
clk => m[0][0].CLK
clk => m[0][1].CLK
clk => m[0][2].CLK
clk => m[0][3].CLK
clk => m[0][4].CLK
clk => m[0][5].CLK
clk => m[0][6].CLK
clk => m[0][7].CLK
clk => m[0][8].CLK
clk => m[0][9].CLK
clk => m[0][10].CLK
clk => m[0][11].CLK
clk => m[0][12].CLK
clk => m[0][13].CLK
clk => m[0][14].CLK
clk => m[0][15].CLK
clk => m[1][0].CLK
clk => m[1][1].CLK
clk => m[1][2].CLK
clk => m[1][3].CLK
clk => m[1][4].CLK
clk => m[1][5].CLK
clk => m[1][6].CLK
clk => m[1][7].CLK
clk => m[1][8].CLK
clk => m[1][9].CLK
clk => m[1][10].CLK
clk => m[1][11].CLK
clk => m[1][12].CLK
clk => m[1][13].CLK
clk => m[1][14].CLK
clk => m[1][15].CLK
clk => m[2][0].CLK
clk => m[2][1].CLK
clk => m[2][2].CLK
clk => m[2][3].CLK
clk => m[2][4].CLK
clk => m[2][5].CLK
clk => m[2][6].CLK
clk => m[2][7].CLK
clk => m[2][8].CLK
clk => m[2][9].CLK
clk => m[2][10].CLK
clk => m[2][11].CLK
clk => m[2][12].CLK
clk => m[2][13].CLK
clk => m[2][14].CLK
clk => m[2][15].CLK
clk => m[3][0].CLK
clk => m[3][1].CLK
clk => m[3][2].CLK
clk => m[3][3].CLK
clk => m[3][4].CLK
clk => m[3][5].CLK
clk => m[3][6].CLK
clk => m[3][7].CLK
clk => m[3][8].CLK
clk => m[3][9].CLK
clk => m[3][10].CLK
clk => m[3][11].CLK
clk => m[3][12].CLK
clk => m[3][13].CLK
clk => m[3][14].CLK
clk => m[3][15].CLK
clk => m[4][0].CLK
clk => m[4][1].CLK
clk => m[4][2].CLK
clk => m[4][3].CLK
clk => m[4][4].CLK
clk => m[4][5].CLK
clk => m[4][6].CLK
clk => m[4][7].CLK
clk => m[4][8].CLK
clk => m[4][9].CLK
clk => m[4][10].CLK
clk => m[4][11].CLK
clk => m[4][12].CLK
clk => m[4][13].CLK
clk => m[4][14].CLK
clk => m[4][15].CLK
clk => m[5][0].CLK
clk => m[5][1].CLK
clk => m[5][2].CLK
clk => m[5][3].CLK
clk => m[5][4].CLK
clk => m[5][5].CLK
clk => m[5][6].CLK
clk => m[5][7].CLK
clk => m[5][8].CLK
clk => m[5][9].CLK
clk => m[5][10].CLK
clk => m[5][11].CLK
clk => m[5][12].CLK
clk => m[5][13].CLK
clk => m[5][14].CLK
clk => m[5][15].CLK
clk => m[6][0].CLK
clk => m[6][1].CLK
clk => m[6][2].CLK
clk => m[6][3].CLK
clk => m[6][4].CLK
clk => m[6][5].CLK
clk => m[6][6].CLK
clk => m[6][7].CLK
clk => m[6][8].CLK
clk => m[6][9].CLK
clk => m[6][10].CLK
clk => m[6][11].CLK
clk => m[6][12].CLK
clk => m[6][13].CLK
clk => m[6][14].CLK
clk => m[6][15].CLK
clk => m[7][0].CLK
clk => m[7][1].CLK
clk => m[7][2].CLK
clk => m[7][3].CLK
clk => m[7][4].CLK
clk => m[7][5].CLK
clk => m[7][6].CLK
clk => m[7][7].CLK
clk => m[7][8].CLK
clk => m[7][9].CLK
clk => m[7][10].CLK
clk => m[7][11].CLK
clk => m[7][12].CLK
clk => m[7][13].CLK
clk => m[7][14].CLK
clk => m[7][15].CLK
clk => m[8][0].CLK
clk => m[8][1].CLK
clk => m[8][2].CLK
clk => m[8][3].CLK
clk => m[8][4].CLK
clk => m[8][5].CLK
clk => m[8][6].CLK
clk => m[8][7].CLK
clk => m[8][8].CLK
clk => m[8][9].CLK
clk => m[8][10].CLK
clk => m[8][11].CLK
clk => m[8][12].CLK
clk => m[8][13].CLK
clk => m[8][14].CLK
clk => m[8][15].CLK
clk => m[9][0].CLK
clk => m[9][1].CLK
clk => m[9][2].CLK
clk => m[9][3].CLK
clk => m[9][4].CLK
clk => m[9][5].CLK
clk => m[9][6].CLK
clk => m[9][7].CLK
clk => m[9][8].CLK
clk => m[9][9].CLK
clk => m[9][10].CLK
clk => m[9][11].CLK
clk => m[9][12].CLK
clk => m[9][13].CLK
clk => m[9][14].CLK
clk => m[9][15].CLK
clk => m[10][0].CLK
clk => m[10][1].CLK
clk => m[10][2].CLK
clk => m[10][3].CLK
clk => m[10][4].CLK
clk => m[10][5].CLK
clk => m[10][6].CLK
clk => m[10][7].CLK
clk => m[10][8].CLK
clk => m[10][9].CLK
clk => m[10][10].CLK
clk => m[10][11].CLK
clk => m[10][12].CLK
clk => m[10][13].CLK
clk => m[10][14].CLK
clk => m[10][15].CLK
clk => m[11][0].CLK
clk => m[11][1].CLK
clk => m[11][2].CLK
clk => m[11][3].CLK
clk => m[11][4].CLK
clk => m[11][5].CLK
clk => m[11][6].CLK
clk => m[11][7].CLK
clk => m[11][8].CLK
clk => m[11][9].CLK
clk => m[11][10].CLK
clk => m[11][11].CLK
clk => m[11][12].CLK
clk => m[11][13].CLK
clk => m[11][14].CLK
clk => m[11][15].CLK
clk => m[12][0].CLK
clk => m[12][1].CLK
clk => m[12][2].CLK
clk => m[12][3].CLK
clk => m[12][4].CLK
clk => m[12][5].CLK
clk => m[12][6].CLK
clk => m[12][7].CLK
clk => m[12][8].CLK
clk => m[12][9].CLK
clk => m[12][10].CLK
clk => m[12][11].CLK
clk => m[12][12].CLK
clk => m[12][13].CLK
clk => m[12][14].CLK
clk => m[12][15].CLK
clk => m[13][0].CLK
clk => m[13][1].CLK
clk => m[13][2].CLK
clk => m[13][3].CLK
clk => m[13][4].CLK
clk => m[13][5].CLK
clk => m[13][6].CLK
clk => m[13][7].CLK
clk => m[13][8].CLK
clk => m[13][9].CLK
clk => m[13][10].CLK
clk => m[13][11].CLK
clk => m[13][12].CLK
clk => m[13][13].CLK
clk => m[13][14].CLK
clk => m[13][15].CLK
clk => m[14][0].CLK
clk => m[14][1].CLK
clk => m[14][2].CLK
clk => m[14][3].CLK
clk => m[14][4].CLK
clk => m[14][5].CLK
clk => m[14][6].CLK
clk => m[14][7].CLK
clk => m[14][8].CLK
clk => m[14][9].CLK
clk => m[14][10].CLK
clk => m[14][11].CLK
clk => m[14][12].CLK
clk => m[14][13].CLK
clk => m[14][14].CLK
clk => m[14][15].CLK
clk => m[15][0].CLK
clk => m[15][1].CLK
clk => m[15][2].CLK
clk => m[15][3].CLK
clk => m[15][4].CLK
clk => m[15][5].CLK
clk => m[15][6].CLK
clk => m[15][7].CLK
clk => m[15][8].CLK
clk => m[15][9].CLK
clk => m[15][10].CLK
clk => m[15][11].CLK
clk => m[15][12].CLK
clk => m[15][13].CLK
clk => m[15][14].CLK
clk => m[15][15].CLK
clk => m[16][0].CLK
clk => m[16][1].CLK
clk => m[16][2].CLK
clk => m[16][3].CLK
clk => m[16][4].CLK
clk => m[16][5].CLK
clk => m[16][6].CLK
clk => m[16][7].CLK
clk => m[16][8].CLK
clk => m[16][9].CLK
clk => m[16][10].CLK
clk => m[16][11].CLK
clk => m[16][12].CLK
clk => m[16][13].CLK
clk => m[16][14].CLK
clk => m[16][15].CLK
clk => m[17][0].CLK
clk => m[17][1].CLK
clk => m[17][2].CLK
clk => m[17][3].CLK
clk => m[17][4].CLK
clk => m[17][5].CLK
clk => m[17][6].CLK
clk => m[17][7].CLK
clk => m[17][8].CLK
clk => m[17][9].CLK
clk => m[17][10].CLK
clk => m[17][11].CLK
clk => m[17][12].CLK
clk => m[17][13].CLK
clk => m[17][14].CLK
clk => m[17][15].CLK
clk => m[18][0].CLK
clk => m[18][1].CLK
clk => m[18][2].CLK
clk => m[18][3].CLK
clk => m[18][4].CLK
clk => m[18][5].CLK
clk => m[18][6].CLK
clk => m[18][7].CLK
clk => m[18][8].CLK
clk => m[18][9].CLK
clk => m[18][10].CLK
clk => m[18][11].CLK
clk => m[18][12].CLK
clk => m[18][13].CLK
clk => m[18][14].CLK
clk => m[18][15].CLK
clk => m[19][0].CLK
clk => m[19][1].CLK
clk => m[19][2].CLK
clk => m[19][3].CLK
clk => m[19][4].CLK
clk => m[19][5].CLK
clk => m[19][6].CLK
clk => m[19][7].CLK
clk => m[19][8].CLK
clk => m[19][9].CLK
clk => m[19][10].CLK
clk => m[19][11].CLK
clk => m[19][12].CLK
clk => m[19][13].CLK
clk => m[19][14].CLK
clk => m[19][15].CLK
clk => m[20][0].CLK
clk => m[20][1].CLK
clk => m[20][2].CLK
clk => m[20][3].CLK
clk => m[20][4].CLK
clk => m[20][5].CLK
clk => m[20][6].CLK
clk => m[20][7].CLK
clk => m[20][8].CLK
clk => m[20][9].CLK
clk => m[20][10].CLK
clk => m[20][11].CLK
clk => m[20][12].CLK
clk => m[20][13].CLK
clk => m[20][14].CLK
clk => m[20][15].CLK
clk => m[21][0].CLK
clk => m[21][1].CLK
clk => m[21][2].CLK
clk => m[21][3].CLK
clk => m[21][4].CLK
clk => m[21][5].CLK
clk => m[21][6].CLK
clk => m[21][7].CLK
clk => m[21][8].CLK
clk => m[21][9].CLK
clk => m[21][10].CLK
clk => m[21][11].CLK
clk => m[21][12].CLK
clk => m[21][13].CLK
clk => m[21][14].CLK
clk => m[21][15].CLK
clk => m[22][0].CLK
clk => m[22][1].CLK
clk => m[22][2].CLK
clk => m[22][3].CLK
clk => m[22][4].CLK
clk => m[22][5].CLK
clk => m[22][6].CLK
clk => m[22][7].CLK
clk => m[22][8].CLK
clk => m[22][9].CLK
clk => m[22][10].CLK
clk => m[22][11].CLK
clk => m[22][12].CLK
clk => m[22][13].CLK
clk => m[22][14].CLK
clk => m[22][15].CLK
clk => m[23][0].CLK
clk => m[23][1].CLK
clk => m[23][2].CLK
clk => m[23][3].CLK
clk => m[23][4].CLK
clk => m[23][5].CLK
clk => m[23][6].CLK
clk => m[23][7].CLK
clk => m[23][8].CLK
clk => m[23][9].CLK
clk => m[23][10].CLK
clk => m[23][11].CLK
clk => m[23][12].CLK
clk => m[23][13].CLK
clk => m[23][14].CLK
clk => m[23][15].CLK
clk => m[24][0].CLK
clk => m[24][1].CLK
clk => m[24][2].CLK
clk => m[24][3].CLK
clk => m[24][4].CLK
clk => m[24][5].CLK
clk => m[24][6].CLK
clk => m[24][7].CLK
clk => m[24][8].CLK
clk => m[24][9].CLK
clk => m[24][10].CLK
clk => m[24][11].CLK
clk => m[24][12].CLK
clk => m[24][13].CLK
clk => m[24][14].CLK
clk => m[24][15].CLK
clk => m[25][0].CLK
clk => m[25][1].CLK
clk => m[25][2].CLK
clk => m[25][3].CLK
clk => m[25][4].CLK
clk => m[25][5].CLK
clk => m[25][6].CLK
clk => m[25][7].CLK
clk => m[25][8].CLK
clk => m[25][9].CLK
clk => m[25][10].CLK
clk => m[25][11].CLK
clk => m[25][12].CLK
clk => m[25][13].CLK
clk => m[25][14].CLK
clk => m[25][15].CLK
clk => m[26][0].CLK
clk => m[26][1].CLK
clk => m[26][2].CLK
clk => m[26][3].CLK
clk => m[26][4].CLK
clk => m[26][5].CLK
clk => m[26][6].CLK
clk => m[26][7].CLK
clk => m[26][8].CLK
clk => m[26][9].CLK
clk => m[26][10].CLK
clk => m[26][11].CLK
clk => m[26][12].CLK
clk => m[26][13].CLK
clk => m[26][14].CLK
clk => m[26][15].CLK
clk => m[27][0].CLK
clk => m[27][1].CLK
clk => m[27][2].CLK
clk => m[27][3].CLK
clk => m[27][4].CLK
clk => m[27][5].CLK
clk => m[27][6].CLK
clk => m[27][7].CLK
clk => m[27][8].CLK
clk => m[27][9].CLK
clk => m[27][10].CLK
clk => m[27][11].CLK
clk => m[27][12].CLK
clk => m[27][13].CLK
clk => m[27][14].CLK
clk => m[27][15].CLK
clk => m[28][0].CLK
clk => m[28][1].CLK
clk => m[28][2].CLK
clk => m[28][3].CLK
clk => m[28][4].CLK
clk => m[28][5].CLK
clk => m[28][6].CLK
clk => m[28][7].CLK
clk => m[28][8].CLK
clk => m[28][9].CLK
clk => m[28][10].CLK
clk => m[28][11].CLK
clk => m[28][12].CLK
clk => m[28][13].CLK
clk => m[28][14].CLK
clk => m[28][15].CLK
clk => m[29][0].CLK
clk => m[29][1].CLK
clk => m[29][2].CLK
clk => m[29][3].CLK
clk => m[29][4].CLK
clk => m[29][5].CLK
clk => m[29][6].CLK
clk => m[29][7].CLK
clk => m[29][8].CLK
clk => m[29][9].CLK
clk => m[29][10].CLK
clk => m[29][11].CLK
clk => m[29][12].CLK
clk => m[29][13].CLK
clk => m[29][14].CLK
clk => m[29][15].CLK
clk => m[30][0].CLK
clk => m[30][1].CLK
clk => m[30][2].CLK
clk => m[30][3].CLK
clk => m[30][4].CLK
clk => m[30][5].CLK
clk => m[30][6].CLK
clk => m[30][7].CLK
clk => m[30][8].CLK
clk => m[30][9].CLK
clk => m[30][10].CLK
clk => m[30][11].CLK
clk => m[30][12].CLK
clk => m[30][13].CLK
clk => m[30][14].CLK
clk => m[30][15].CLK
clk => m[31][0].CLK
clk => m[31][1].CLK
clk => m[31][2].CLK
clk => m[31][3].CLK
clk => m[31][4].CLK
clk => m[31][5].CLK
clk => m[31][6].CLK
clk => m[31][7].CLK
clk => m[31][8].CLK
clk => m[31][9].CLK
clk => m[31][10].CLK
clk => m[31][11].CLK
clk => m[31][12].CLK
clk => m[31][13].CLK
clk => m[31][14].CLK
clk => m[31][15].CLK
clk => m[32][0].CLK
clk => m[32][1].CLK
clk => m[32][2].CLK
clk => m[32][3].CLK
clk => m[32][4].CLK
clk => m[32][5].CLK
clk => m[32][6].CLK
clk => m[32][7].CLK
clk => m[32][8].CLK
clk => m[32][9].CLK
clk => m[32][10].CLK
clk => m[32][11].CLK
clk => m[32][12].CLK
clk => m[32][13].CLK
clk => m[32][14].CLK
clk => m[32][15].CLK
clk => m[33][0].CLK
clk => m[33][1].CLK
clk => m[33][2].CLK
clk => m[33][3].CLK
clk => m[33][4].CLK
clk => m[33][5].CLK
clk => m[33][6].CLK
clk => m[33][7].CLK
clk => m[33][8].CLK
clk => m[33][9].CLK
clk => m[33][10].CLK
clk => m[33][11].CLK
clk => m[33][12].CLK
clk => m[33][13].CLK
clk => m[33][14].CLK
clk => m[33][15].CLK
clk => m[34][0].CLK
clk => m[34][1].CLK
clk => m[34][2].CLK
clk => m[34][3].CLK
clk => m[34][4].CLK
clk => m[34][5].CLK
clk => m[34][6].CLK
clk => m[34][7].CLK
clk => m[34][8].CLK
clk => m[34][9].CLK
clk => m[34][10].CLK
clk => m[34][11].CLK
clk => m[34][12].CLK
clk => m[34][13].CLK
clk => m[34][14].CLK
clk => m[34][15].CLK
clk => m[35][0].CLK
clk => m[35][1].CLK
clk => m[35][2].CLK
clk => m[35][3].CLK
clk => m[35][4].CLK
clk => m[35][5].CLK
clk => m[35][6].CLK
clk => m[35][7].CLK
clk => m[35][8].CLK
clk => m[35][9].CLK
clk => m[35][10].CLK
clk => m[35][11].CLK
clk => m[35][12].CLK
clk => m[35][13].CLK
clk => m[35][14].CLK
clk => m[35][15].CLK
clk => m[36][0].CLK
clk => m[36][1].CLK
clk => m[36][2].CLK
clk => m[36][3].CLK
clk => m[36][4].CLK
clk => m[36][5].CLK
clk => m[36][6].CLK
clk => m[36][7].CLK
clk => m[36][8].CLK
clk => m[36][9].CLK
clk => m[36][10].CLK
clk => m[36][11].CLK
clk => m[36][12].CLK
clk => m[36][13].CLK
clk => m[36][14].CLK
clk => m[36][15].CLK
clk => m[37][0].CLK
clk => m[37][1].CLK
clk => m[37][2].CLK
clk => m[37][3].CLK
clk => m[37][4].CLK
clk => m[37][5].CLK
clk => m[37][6].CLK
clk => m[37][7].CLK
clk => m[37][8].CLK
clk => m[37][9].CLK
clk => m[37][10].CLK
clk => m[37][11].CLK
clk => m[37][12].CLK
clk => m[37][13].CLK
clk => m[37][14].CLK
clk => m[37][15].CLK
clk => m[38][0].CLK
clk => m[38][1].CLK
clk => m[38][2].CLK
clk => m[38][3].CLK
clk => m[38][4].CLK
clk => m[38][5].CLK
clk => m[38][6].CLK
clk => m[38][7].CLK
clk => m[38][8].CLK
clk => m[38][9].CLK
clk => m[38][10].CLK
clk => m[38][11].CLK
clk => m[38][12].CLK
clk => m[38][13].CLK
clk => m[38][14].CLK
clk => m[38][15].CLK
clk => m[39][0].CLK
clk => m[39][1].CLK
clk => m[39][2].CLK
clk => m[39][3].CLK
clk => m[39][4].CLK
clk => m[39][5].CLK
clk => m[39][6].CLK
clk => m[39][7].CLK
clk => m[39][8].CLK
clk => m[39][9].CLK
clk => m[39][10].CLK
clk => m[39][11].CLK
clk => m[39][12].CLK
clk => m[39][13].CLK
clk => m[39][14].CLK
clk => m[39][15].CLK
clk => m[40][0].CLK
clk => m[40][1].CLK
clk => m[40][2].CLK
clk => m[40][3].CLK
clk => m[40][4].CLK
clk => m[40][5].CLK
clk => m[40][6].CLK
clk => m[40][7].CLK
clk => m[40][8].CLK
clk => m[40][9].CLK
clk => m[40][10].CLK
clk => m[40][11].CLK
clk => m[40][12].CLK
clk => m[40][13].CLK
clk => m[40][14].CLK
clk => m[40][15].CLK
clk => m[41][0].CLK
clk => m[41][1].CLK
clk => m[41][2].CLK
clk => m[41][3].CLK
clk => m[41][4].CLK
clk => m[41][5].CLK
clk => m[41][6].CLK
clk => m[41][7].CLK
clk => m[41][8].CLK
clk => m[41][9].CLK
clk => m[41][10].CLK
clk => m[41][11].CLK
clk => m[41][12].CLK
clk => m[41][13].CLK
clk => m[41][14].CLK
clk => m[41][15].CLK
clk => m[42][0].CLK
clk => m[42][1].CLK
clk => m[42][2].CLK
clk => m[42][3].CLK
clk => m[42][4].CLK
clk => m[42][5].CLK
clk => m[42][6].CLK
clk => m[42][7].CLK
clk => m[42][8].CLK
clk => m[42][9].CLK
clk => m[42][10].CLK
clk => m[42][11].CLK
clk => m[42][12].CLK
clk => m[42][13].CLK
clk => m[42][14].CLK
clk => m[42][15].CLK
clk => m[43][0].CLK
clk => m[43][1].CLK
clk => m[43][2].CLK
clk => m[43][3].CLK
clk => m[43][4].CLK
clk => m[43][5].CLK
clk => m[43][6].CLK
clk => m[43][7].CLK
clk => m[43][8].CLK
clk => m[43][9].CLK
clk => m[43][10].CLK
clk => m[43][11].CLK
clk => m[43][12].CLK
clk => m[43][13].CLK
clk => m[43][14].CLK
clk => m[43][15].CLK
clk => m[44][0].CLK
clk => m[44][1].CLK
clk => m[44][2].CLK
clk => m[44][3].CLK
clk => m[44][4].CLK
clk => m[44][5].CLK
clk => m[44][6].CLK
clk => m[44][7].CLK
clk => m[44][8].CLK
clk => m[44][9].CLK
clk => m[44][10].CLK
clk => m[44][11].CLK
clk => m[44][12].CLK
clk => m[44][13].CLK
clk => m[44][14].CLK
clk => m[44][15].CLK
clk => m[45][0].CLK
clk => m[45][1].CLK
clk => m[45][2].CLK
clk => m[45][3].CLK
clk => m[45][4].CLK
clk => m[45][5].CLK
clk => m[45][6].CLK
clk => m[45][7].CLK
clk => m[45][8].CLK
clk => m[45][9].CLK
clk => m[45][10].CLK
clk => m[45][11].CLK
clk => m[45][12].CLK
clk => m[45][13].CLK
clk => m[45][14].CLK
clk => m[45][15].CLK
clk => m[46][0].CLK
clk => m[46][1].CLK
clk => m[46][2].CLK
clk => m[46][3].CLK
clk => m[46][4].CLK
clk => m[46][5].CLK
clk => m[46][6].CLK
clk => m[46][7].CLK
clk => m[46][8].CLK
clk => m[46][9].CLK
clk => m[46][10].CLK
clk => m[46][11].CLK
clk => m[46][12].CLK
clk => m[46][13].CLK
clk => m[46][14].CLK
clk => m[46][15].CLK
clk => m[47][0].CLK
clk => m[47][1].CLK
clk => m[47][2].CLK
clk => m[47][3].CLK
clk => m[47][4].CLK
clk => m[47][5].CLK
clk => m[47][6].CLK
clk => m[47][7].CLK
clk => m[47][8].CLK
clk => m[47][9].CLK
clk => m[47][10].CLK
clk => m[47][11].CLK
clk => m[47][12].CLK
clk => m[47][13].CLK
clk => m[47][14].CLK
clk => m[47][15].CLK
clk => m[48][0].CLK
clk => m[48][1].CLK
clk => m[48][2].CLK
clk => m[48][3].CLK
clk => m[48][4].CLK
clk => m[48][5].CLK
clk => m[48][6].CLK
clk => m[48][7].CLK
clk => m[48][8].CLK
clk => m[48][9].CLK
clk => m[48][10].CLK
clk => m[48][11].CLK
clk => m[48][12].CLK
clk => m[48][13].CLK
clk => m[48][14].CLK
clk => m[48][15].CLK
clk => m[49][0].CLK
clk => m[49][1].CLK
clk => m[49][2].CLK
clk => m[49][3].CLK
clk => m[49][4].CLK
clk => m[49][5].CLK
clk => m[49][6].CLK
clk => m[49][7].CLK
clk => m[49][8].CLK
clk => m[49][9].CLK
clk => m[49][10].CLK
clk => m[49][11].CLK
clk => m[49][12].CLK
clk => m[49][13].CLK
clk => m[49][14].CLK
clk => m[49][15].CLK
clk => m[50][0].CLK
clk => m[50][1].CLK
clk => m[50][2].CLK
clk => m[50][3].CLK
clk => m[50][4].CLK
clk => m[50][5].CLK
clk => m[50][6].CLK
clk => m[50][7].CLK
clk => m[50][8].CLK
clk => m[50][9].CLK
clk => m[50][10].CLK
clk => m[50][11].CLK
clk => m[50][12].CLK
clk => m[50][13].CLK
clk => m[50][14].CLK
clk => m[50][15].CLK
clk => m[51][0].CLK
clk => m[51][1].CLK
clk => m[51][2].CLK
clk => m[51][3].CLK
clk => m[51][4].CLK
clk => m[51][5].CLK
clk => m[51][6].CLK
clk => m[51][7].CLK
clk => m[51][8].CLK
clk => m[51][9].CLK
clk => m[51][10].CLK
clk => m[51][11].CLK
clk => m[51][12].CLK
clk => m[51][13].CLK
clk => m[51][14].CLK
clk => m[51][15].CLK
clk => m[52][0].CLK
clk => m[52][1].CLK
clk => m[52][2].CLK
clk => m[52][3].CLK
clk => m[52][4].CLK
clk => m[52][5].CLK
clk => m[52][6].CLK
clk => m[52][7].CLK
clk => m[52][8].CLK
clk => m[52][9].CLK
clk => m[52][10].CLK
clk => m[52][11].CLK
clk => m[52][12].CLK
clk => m[52][13].CLK
clk => m[52][14].CLK
clk => m[52][15].CLK
clk => m[53][0].CLK
clk => m[53][1].CLK
clk => m[53][2].CLK
clk => m[53][3].CLK
clk => m[53][4].CLK
clk => m[53][5].CLK
clk => m[53][6].CLK
clk => m[53][7].CLK
clk => m[53][8].CLK
clk => m[53][9].CLK
clk => m[53][10].CLK
clk => m[53][11].CLK
clk => m[53][12].CLK
clk => m[53][13].CLK
clk => m[53][14].CLK
clk => m[53][15].CLK
clk => m[54][0].CLK
clk => m[54][1].CLK
clk => m[54][2].CLK
clk => m[54][3].CLK
clk => m[54][4].CLK
clk => m[54][5].CLK
clk => m[54][6].CLK
clk => m[54][7].CLK
clk => m[54][8].CLK
clk => m[54][9].CLK
clk => m[54][10].CLK
clk => m[54][11].CLK
clk => m[54][12].CLK
clk => m[54][13].CLK
clk => m[54][14].CLK
clk => m[54][15].CLK
clk => m[55][0].CLK
clk => m[55][1].CLK
clk => m[55][2].CLK
clk => m[55][3].CLK
clk => m[55][4].CLK
clk => m[55][5].CLK
clk => m[55][6].CLK
clk => m[55][7].CLK
clk => m[55][8].CLK
clk => m[55][9].CLK
clk => m[55][10].CLK
clk => m[55][11].CLK
clk => m[55][12].CLK
clk => m[55][13].CLK
clk => m[55][14].CLK
clk => m[55][15].CLK
clk => m[56][0].CLK
clk => m[56][1].CLK
clk => m[56][2].CLK
clk => m[56][3].CLK
clk => m[56][4].CLK
clk => m[56][5].CLK
clk => m[56][6].CLK
clk => m[56][7].CLK
clk => m[56][8].CLK
clk => m[56][9].CLK
clk => m[56][10].CLK
clk => m[56][11].CLK
clk => m[56][12].CLK
clk => m[56][13].CLK
clk => m[56][14].CLK
clk => m[56][15].CLK
clk => m[57][0].CLK
clk => m[57][1].CLK
clk => m[57][2].CLK
clk => m[57][3].CLK
clk => m[57][4].CLK
clk => m[57][5].CLK
clk => m[57][6].CLK
clk => m[57][7].CLK
clk => m[57][8].CLK
clk => m[57][9].CLK
clk => m[57][10].CLK
clk => m[57][11].CLK
clk => m[57][12].CLK
clk => m[57][13].CLK
clk => m[57][14].CLK
clk => m[57][15].CLK
clk => m[58][0].CLK
clk => m[58][1].CLK
clk => m[58][2].CLK
clk => m[58][3].CLK
clk => m[58][4].CLK
clk => m[58][5].CLK
clk => m[58][6].CLK
clk => m[58][7].CLK
clk => m[58][8].CLK
clk => m[58][9].CLK
clk => m[58][10].CLK
clk => m[58][11].CLK
clk => m[58][12].CLK
clk => m[58][13].CLK
clk => m[58][14].CLK
clk => m[58][15].CLK
clk => m[59][0].CLK
clk => m[59][1].CLK
clk => m[59][2].CLK
clk => m[59][3].CLK
clk => m[59][4].CLK
clk => m[59][5].CLK
clk => m[59][6].CLK
clk => m[59][7].CLK
clk => m[59][8].CLK
clk => m[59][9].CLK
clk => m[59][10].CLK
clk => m[59][11].CLK
clk => m[59][12].CLK
clk => m[59][13].CLK
clk => m[59][14].CLK
clk => m[59][15].CLK
clk => m[60][0].CLK
clk => m[60][1].CLK
clk => m[60][2].CLK
clk => m[60][3].CLK
clk => m[60][4].CLK
clk => m[60][5].CLK
clk => m[60][6].CLK
clk => m[60][7].CLK
clk => m[60][8].CLK
clk => m[60][9].CLK
clk => m[60][10].CLK
clk => m[60][11].CLK
clk => m[60][12].CLK
clk => m[60][13].CLK
clk => m[60][14].CLK
clk => m[60][15].CLK
clk => m[61][0].CLK
clk => m[61][1].CLK
clk => m[61][2].CLK
clk => m[61][3].CLK
clk => m[61][4].CLK
clk => m[61][5].CLK
clk => m[61][6].CLK
clk => m[61][7].CLK
clk => m[61][8].CLK
clk => m[61][9].CLK
clk => m[61][10].CLK
clk => m[61][11].CLK
clk => m[61][12].CLK
clk => m[61][13].CLK
clk => m[61][14].CLK
clk => m[61][15].CLK
clk => m[62][0].CLK
clk => m[62][1].CLK
clk => m[62][2].CLK
clk => m[62][3].CLK
clk => m[62][4].CLK
clk => m[62][5].CLK
clk => m[62][6].CLK
clk => m[62][7].CLK
clk => m[62][8].CLK
clk => m[62][9].CLK
clk => m[62][10].CLK
clk => m[62][11].CLK
clk => m[62][12].CLK
clk => m[62][13].CLK
clk => m[62][14].CLK
clk => m[62][15].CLK
clk => m[63][0].CLK
clk => m[63][1].CLK
clk => m[63][2].CLK
clk => m[63][3].CLK
clk => m[63][4].CLK
clk => m[63][5].CLK
clk => m[63][6].CLK
clk => m[63][7].CLK
clk => m[63][8].CLK
clk => m[63][9].CLK
clk => m[63][10].CLK
clk => m[63][11].CLK
clk => m[63][12].CLK
clk => m[63][13].CLK
clk => m[63][14].CLK
clk => m[63][15].CLK
clk => m[64][0].CLK
clk => m[64][1].CLK
clk => m[64][2].CLK
clk => m[64][3].CLK
clk => m[64][4].CLK
clk => m[64][5].CLK
clk => m[64][6].CLK
clk => m[64][7].CLK
clk => m[64][8].CLK
clk => m[64][9].CLK
clk => m[64][10].CLK
clk => m[64][11].CLK
clk => m[64][12].CLK
clk => m[64][13].CLK
clk => m[64][14].CLK
clk => m[64][15].CLK
clk => m[65][0].CLK
clk => m[65][1].CLK
clk => m[65][2].CLK
clk => m[65][3].CLK
clk => m[65][4].CLK
clk => m[65][5].CLK
clk => m[65][6].CLK
clk => m[65][7].CLK
clk => m[65][8].CLK
clk => m[65][9].CLK
clk => m[65][10].CLK
clk => m[65][11].CLK
clk => m[65][12].CLK
clk => m[65][13].CLK
clk => m[65][14].CLK
clk => m[65][15].CLK
clk => m[66][0].CLK
clk => m[66][1].CLK
clk => m[66][2].CLK
clk => m[66][3].CLK
clk => m[66][4].CLK
clk => m[66][5].CLK
clk => m[66][6].CLK
clk => m[66][7].CLK
clk => m[66][8].CLK
clk => m[66][9].CLK
clk => m[66][10].CLK
clk => m[66][11].CLK
clk => m[66][12].CLK
clk => m[66][13].CLK
clk => m[66][14].CLK
clk => m[66][15].CLK
clk => m[67][0].CLK
clk => m[67][1].CLK
clk => m[67][2].CLK
clk => m[67][3].CLK
clk => m[67][4].CLK
clk => m[67][5].CLK
clk => m[67][6].CLK
clk => m[67][7].CLK
clk => m[67][8].CLK
clk => m[67][9].CLK
clk => m[67][10].CLK
clk => m[67][11].CLK
clk => m[67][12].CLK
clk => m[67][13].CLK
clk => m[67][14].CLK
clk => m[67][15].CLK
clk => m[68][0].CLK
clk => m[68][1].CLK
clk => m[68][2].CLK
clk => m[68][3].CLK
clk => m[68][4].CLK
clk => m[68][5].CLK
clk => m[68][6].CLK
clk => m[68][7].CLK
clk => m[68][8].CLK
clk => m[68][9].CLK
clk => m[68][10].CLK
clk => m[68][11].CLK
clk => m[68][12].CLK
clk => m[68][13].CLK
clk => m[68][14].CLK
clk => m[68][15].CLK
clk => m[69][0].CLK
clk => m[69][1].CLK
clk => m[69][2].CLK
clk => m[69][3].CLK
clk => m[69][4].CLK
clk => m[69][5].CLK
clk => m[69][6].CLK
clk => m[69][7].CLK
clk => m[69][8].CLK
clk => m[69][9].CLK
clk => m[69][10].CLK
clk => m[69][11].CLK
clk => m[69][12].CLK
clk => m[69][13].CLK
clk => m[69][14].CLK
clk => m[69][15].CLK
clk => m[70][0].CLK
clk => m[70][1].CLK
clk => m[70][2].CLK
clk => m[70][3].CLK
clk => m[70][4].CLK
clk => m[70][5].CLK
clk => m[70][6].CLK
clk => m[70][7].CLK
clk => m[70][8].CLK
clk => m[70][9].CLK
clk => m[70][10].CLK
clk => m[70][11].CLK
clk => m[70][12].CLK
clk => m[70][13].CLK
clk => m[70][14].CLK
clk => m[70][15].CLK
clk => m[71][0].CLK
clk => m[71][1].CLK
clk => m[71][2].CLK
clk => m[71][3].CLK
clk => m[71][4].CLK
clk => m[71][5].CLK
clk => m[71][6].CLK
clk => m[71][7].CLK
clk => m[71][8].CLK
clk => m[71][9].CLK
clk => m[71][10].CLK
clk => m[71][11].CLK
clk => m[71][12].CLK
clk => m[71][13].CLK
clk => m[71][14].CLK
clk => m[71][15].CLK
clk => m[72][0].CLK
clk => m[72][1].CLK
clk => m[72][2].CLK
clk => m[72][3].CLK
clk => m[72][4].CLK
clk => m[72][5].CLK
clk => m[72][6].CLK
clk => m[72][7].CLK
clk => m[72][8].CLK
clk => m[72][9].CLK
clk => m[72][10].CLK
clk => m[72][11].CLK
clk => m[72][12].CLK
clk => m[72][13].CLK
clk => m[72][14].CLK
clk => m[72][15].CLK
clk => m[73][0].CLK
clk => m[73][1].CLK
clk => m[73][2].CLK
clk => m[73][3].CLK
clk => m[73][4].CLK
clk => m[73][5].CLK
clk => m[73][6].CLK
clk => m[73][7].CLK
clk => m[73][8].CLK
clk => m[73][9].CLK
clk => m[73][10].CLK
clk => m[73][11].CLK
clk => m[73][12].CLK
clk => m[73][13].CLK
clk => m[73][14].CLK
clk => m[73][15].CLK
clk => m[74][0].CLK
clk => m[74][1].CLK
clk => m[74][2].CLK
clk => m[74][3].CLK
clk => m[74][4].CLK
clk => m[74][5].CLK
clk => m[74][6].CLK
clk => m[74][7].CLK
clk => m[74][8].CLK
clk => m[74][9].CLK
clk => m[74][10].CLK
clk => m[74][11].CLK
clk => m[74][12].CLK
clk => m[74][13].CLK
clk => m[74][14].CLK
clk => m[74][15].CLK
clk => m[75][0].CLK
clk => m[75][1].CLK
clk => m[75][2].CLK
clk => m[75][3].CLK
clk => m[75][4].CLK
clk => m[75][5].CLK
clk => m[75][6].CLK
clk => m[75][7].CLK
clk => m[75][8].CLK
clk => m[75][9].CLK
clk => m[75][10].CLK
clk => m[75][11].CLK
clk => m[75][12].CLK
clk => m[75][13].CLK
clk => m[75][14].CLK
clk => m[75][15].CLK
clk => m[76][0].CLK
clk => m[76][1].CLK
clk => m[76][2].CLK
clk => m[76][3].CLK
clk => m[76][4].CLK
clk => m[76][5].CLK
clk => m[76][6].CLK
clk => m[76][7].CLK
clk => m[76][8].CLK
clk => m[76][9].CLK
clk => m[76][10].CLK
clk => m[76][11].CLK
clk => m[76][12].CLK
clk => m[76][13].CLK
clk => m[76][14].CLK
clk => m[76][15].CLK
clk => m[77][0].CLK
clk => m[77][1].CLK
clk => m[77][2].CLK
clk => m[77][3].CLK
clk => m[77][4].CLK
clk => m[77][5].CLK
clk => m[77][6].CLK
clk => m[77][7].CLK
clk => m[77][8].CLK
clk => m[77][9].CLK
clk => m[77][10].CLK
clk => m[77][11].CLK
clk => m[77][12].CLK
clk => m[77][13].CLK
clk => m[77][14].CLK
clk => m[77][15].CLK
clk => m[78][0].CLK
clk => m[78][1].CLK
clk => m[78][2].CLK
clk => m[78][3].CLK
clk => m[78][4].CLK
clk => m[78][5].CLK
clk => m[78][6].CLK
clk => m[78][7].CLK
clk => m[78][8].CLK
clk => m[78][9].CLK
clk => m[78][10].CLK
clk => m[78][11].CLK
clk => m[78][12].CLK
clk => m[78][13].CLK
clk => m[78][14].CLK
clk => m[78][15].CLK
clk => m[79][0].CLK
clk => m[79][1].CLK
clk => m[79][2].CLK
clk => m[79][3].CLK
clk => m[79][4].CLK
clk => m[79][5].CLK
clk => m[79][6].CLK
clk => m[79][7].CLK
clk => m[79][8].CLK
clk => m[79][9].CLK
clk => m[79][10].CLK
clk => m[79][11].CLK
clk => m[79][12].CLK
clk => m[79][13].CLK
clk => m[79][14].CLK
clk => m[79][15].CLK
clk => m[80][0].CLK
clk => m[80][1].CLK
clk => m[80][2].CLK
clk => m[80][3].CLK
clk => m[80][4].CLK
clk => m[80][5].CLK
clk => m[80][6].CLK
clk => m[80][7].CLK
clk => m[80][8].CLK
clk => m[80][9].CLK
clk => m[80][10].CLK
clk => m[80][11].CLK
clk => m[80][12].CLK
clk => m[80][13].CLK
clk => m[80][14].CLK
clk => m[80][15].CLK
clk => m[81][0].CLK
clk => m[81][1].CLK
clk => m[81][2].CLK
clk => m[81][3].CLK
clk => m[81][4].CLK
clk => m[81][5].CLK
clk => m[81][6].CLK
clk => m[81][7].CLK
clk => m[81][8].CLK
clk => m[81][9].CLK
clk => m[81][10].CLK
clk => m[81][11].CLK
clk => m[81][12].CLK
clk => m[81][13].CLK
clk => m[81][14].CLK
clk => m[81][15].CLK
clk => m[82][0].CLK
clk => m[82][1].CLK
clk => m[82][2].CLK
clk => m[82][3].CLK
clk => m[82][4].CLK
clk => m[82][5].CLK
clk => m[82][6].CLK
clk => m[82][7].CLK
clk => m[82][8].CLK
clk => m[82][9].CLK
clk => m[82][10].CLK
clk => m[82][11].CLK
clk => m[82][12].CLK
clk => m[82][13].CLK
clk => m[82][14].CLK
clk => m[82][15].CLK
clk => m[83][0].CLK
clk => m[83][1].CLK
clk => m[83][2].CLK
clk => m[83][3].CLK
clk => m[83][4].CLK
clk => m[83][5].CLK
clk => m[83][6].CLK
clk => m[83][7].CLK
clk => m[83][8].CLK
clk => m[83][9].CLK
clk => m[83][10].CLK
clk => m[83][11].CLK
clk => m[83][12].CLK
clk => m[83][13].CLK
clk => m[83][14].CLK
clk => m[83][15].CLK
clk => m[84][0].CLK
clk => m[84][1].CLK
clk => m[84][2].CLK
clk => m[84][3].CLK
clk => m[84][4].CLK
clk => m[84][5].CLK
clk => m[84][6].CLK
clk => m[84][7].CLK
clk => m[84][8].CLK
clk => m[84][9].CLK
clk => m[84][10].CLK
clk => m[84][11].CLK
clk => m[84][12].CLK
clk => m[84][13].CLK
clk => m[84][14].CLK
clk => m[84][15].CLK
clk => m[85][0].CLK
clk => m[85][1].CLK
clk => m[85][2].CLK
clk => m[85][3].CLK
clk => m[85][4].CLK
clk => m[85][5].CLK
clk => m[85][6].CLK
clk => m[85][7].CLK
clk => m[85][8].CLK
clk => m[85][9].CLK
clk => m[85][10].CLK
clk => m[85][11].CLK
clk => m[85][12].CLK
clk => m[85][13].CLK
clk => m[85][14].CLK
clk => m[85][15].CLK
clk => m[86][0].CLK
clk => m[86][1].CLK
clk => m[86][2].CLK
clk => m[86][3].CLK
clk => m[86][4].CLK
clk => m[86][5].CLK
clk => m[86][6].CLK
clk => m[86][7].CLK
clk => m[86][8].CLK
clk => m[86][9].CLK
clk => m[86][10].CLK
clk => m[86][11].CLK
clk => m[86][12].CLK
clk => m[86][13].CLK
clk => m[86][14].CLK
clk => m[86][15].CLK
clk => m[87][0].CLK
clk => m[87][1].CLK
clk => m[87][2].CLK
clk => m[87][3].CLK
clk => m[87][4].CLK
clk => m[87][5].CLK
clk => m[87][6].CLK
clk => m[87][7].CLK
clk => m[87][8].CLK
clk => m[87][9].CLK
clk => m[87][10].CLK
clk => m[87][11].CLK
clk => m[87][12].CLK
clk => m[87][13].CLK
clk => m[87][14].CLK
clk => m[87][15].CLK
clk => m[88][0].CLK
clk => m[88][1].CLK
clk => m[88][2].CLK
clk => m[88][3].CLK
clk => m[88][4].CLK
clk => m[88][5].CLK
clk => m[88][6].CLK
clk => m[88][7].CLK
clk => m[88][8].CLK
clk => m[88][9].CLK
clk => m[88][10].CLK
clk => m[88][11].CLK
clk => m[88][12].CLK
clk => m[88][13].CLK
clk => m[88][14].CLK
clk => m[88][15].CLK
clk => m[89][0].CLK
clk => m[89][1].CLK
clk => m[89][2].CLK
clk => m[89][3].CLK
clk => m[89][4].CLK
clk => m[89][5].CLK
clk => m[89][6].CLK
clk => m[89][7].CLK
clk => m[89][8].CLK
clk => m[89][9].CLK
clk => m[89][10].CLK
clk => m[89][11].CLK
clk => m[89][12].CLK
clk => m[89][13].CLK
clk => m[89][14].CLK
clk => m[89][15].CLK
clk => m[90][0].CLK
clk => m[90][1].CLK
clk => m[90][2].CLK
clk => m[90][3].CLK
clk => m[90][4].CLK
clk => m[90][5].CLK
clk => m[90][6].CLK
clk => m[90][7].CLK
clk => m[90][8].CLK
clk => m[90][9].CLK
clk => m[90][10].CLK
clk => m[90][11].CLK
clk => m[90][12].CLK
clk => m[90][13].CLK
clk => m[90][14].CLK
clk => m[90][15].CLK
clk => m[91][0].CLK
clk => m[91][1].CLK
clk => m[91][2].CLK
clk => m[91][3].CLK
clk => m[91][4].CLK
clk => m[91][5].CLK
clk => m[91][6].CLK
clk => m[91][7].CLK
clk => m[91][8].CLK
clk => m[91][9].CLK
clk => m[91][10].CLK
clk => m[91][11].CLK
clk => m[91][12].CLK
clk => m[91][13].CLK
clk => m[91][14].CLK
clk => m[91][15].CLK
clk => m[92][0].CLK
clk => m[92][1].CLK
clk => m[92][2].CLK
clk => m[92][3].CLK
clk => m[92][4].CLK
clk => m[92][5].CLK
clk => m[92][6].CLK
clk => m[92][7].CLK
clk => m[92][8].CLK
clk => m[92][9].CLK
clk => m[92][10].CLK
clk => m[92][11].CLK
clk => m[92][12].CLK
clk => m[92][13].CLK
clk => m[92][14].CLK
clk => m[92][15].CLK
clk => m[93][0].CLK
clk => m[93][1].CLK
clk => m[93][2].CLK
clk => m[93][3].CLK
clk => m[93][4].CLK
clk => m[93][5].CLK
clk => m[93][6].CLK
clk => m[93][7].CLK
clk => m[93][8].CLK
clk => m[93][9].CLK
clk => m[93][10].CLK
clk => m[93][11].CLK
clk => m[93][12].CLK
clk => m[93][13].CLK
clk => m[93][14].CLK
clk => m[93][15].CLK
clk => m[94][0].CLK
clk => m[94][1].CLK
clk => m[94][2].CLK
clk => m[94][3].CLK
clk => m[94][4].CLK
clk => m[94][5].CLK
clk => m[94][6].CLK
clk => m[94][7].CLK
clk => m[94][8].CLK
clk => m[94][9].CLK
clk => m[94][10].CLK
clk => m[94][11].CLK
clk => m[94][12].CLK
clk => m[94][13].CLK
clk => m[94][14].CLK
clk => m[94][15].CLK
clk => m[95][0].CLK
clk => m[95][1].CLK
clk => m[95][2].CLK
clk => m[95][3].CLK
clk => m[95][4].CLK
clk => m[95][5].CLK
clk => m[95][6].CLK
clk => m[95][7].CLK
clk => m[95][8].CLK
clk => m[95][9].CLK
clk => m[95][10].CLK
clk => m[95][11].CLK
clk => m[95][12].CLK
clk => m[95][13].CLK
clk => m[95][14].CLK
clk => m[95][15].CLK
clk => m[96][0].CLK
clk => m[96][1].CLK
clk => m[96][2].CLK
clk => m[96][3].CLK
clk => m[96][4].CLK
clk => m[96][5].CLK
clk => m[96][6].CLK
clk => m[96][7].CLK
clk => m[96][8].CLK
clk => m[96][9].CLK
clk => m[96][10].CLK
clk => m[96][11].CLK
clk => m[96][12].CLK
clk => m[96][13].CLK
clk => m[96][14].CLK
clk => m[96][15].CLK
clk => m[97][0].CLK
clk => m[97][1].CLK
clk => m[97][2].CLK
clk => m[97][3].CLK
clk => m[97][4].CLK
clk => m[97][5].CLK
clk => m[97][6].CLK
clk => m[97][7].CLK
clk => m[97][8].CLK
clk => m[97][9].CLK
clk => m[97][10].CLK
clk => m[97][11].CLK
clk => m[97][12].CLK
clk => m[97][13].CLK
clk => m[97][14].CLK
clk => m[97][15].CLK
clk => m[98][0].CLK
clk => m[98][1].CLK
clk => m[98][2].CLK
clk => m[98][3].CLK
clk => m[98][4].CLK
clk => m[98][5].CLK
clk => m[98][6].CLK
clk => m[98][7].CLK
clk => m[98][8].CLK
clk => m[98][9].CLK
clk => m[98][10].CLK
clk => m[98][11].CLK
clk => m[98][12].CLK
clk => m[98][13].CLK
clk => m[98][14].CLK
clk => m[98][15].CLK
clk => m[99][0].CLK
clk => m[99][1].CLK
clk => m[99][2].CLK
clk => m[99][3].CLK
clk => m[99][4].CLK
clk => m[99][5].CLK
clk => m[99][6].CLK
clk => m[99][7].CLK
clk => m[99][8].CLK
clk => m[99][9].CLK
clk => m[99][10].CLK
clk => m[99][11].CLK
clk => m[99][12].CLK
clk => m[99][13].CLK
clk => m[99][14].CLK
clk => m[99][15].CLK
clk => m[100][0].CLK
clk => m[100][1].CLK
clk => m[100][2].CLK
clk => m[100][3].CLK
clk => m[100][4].CLK
clk => m[100][5].CLK
clk => m[100][6].CLK
clk => m[100][7].CLK
clk => m[100][8].CLK
clk => m[100][9].CLK
clk => m[100][10].CLK
clk => m[100][11].CLK
clk => m[100][12].CLK
clk => m[100][13].CLK
clk => m[100][14].CLK
clk => m[100][15].CLK
clk => m[101][0].CLK
clk => m[101][1].CLK
clk => m[101][2].CLK
clk => m[101][3].CLK
clk => m[101][4].CLK
clk => m[101][5].CLK
clk => m[101][6].CLK
clk => m[101][7].CLK
clk => m[101][8].CLK
clk => m[101][9].CLK
clk => m[101][10].CLK
clk => m[101][11].CLK
clk => m[101][12].CLK
clk => m[101][13].CLK
clk => m[101][14].CLK
clk => m[101][15].CLK
clk => m[102][0].CLK
clk => m[102][1].CLK
clk => m[102][2].CLK
clk => m[102][3].CLK
clk => m[102][4].CLK
clk => m[102][5].CLK
clk => m[102][6].CLK
clk => m[102][7].CLK
clk => m[102][8].CLK
clk => m[102][9].CLK
clk => m[102][10].CLK
clk => m[102][11].CLK
clk => m[102][12].CLK
clk => m[102][13].CLK
clk => m[102][14].CLK
clk => m[102][15].CLK
clk => m[103][0].CLK
clk => m[103][1].CLK
clk => m[103][2].CLK
clk => m[103][3].CLK
clk => m[103][4].CLK
clk => m[103][5].CLK
clk => m[103][6].CLK
clk => m[103][7].CLK
clk => m[103][8].CLK
clk => m[103][9].CLK
clk => m[103][10].CLK
clk => m[103][11].CLK
clk => m[103][12].CLK
clk => m[103][13].CLK
clk => m[103][14].CLK
clk => m[103][15].CLK
clk => m[104][0].CLK
clk => m[104][1].CLK
clk => m[104][2].CLK
clk => m[104][3].CLK
clk => m[104][4].CLK
clk => m[104][5].CLK
clk => m[104][6].CLK
clk => m[104][7].CLK
clk => m[104][8].CLK
clk => m[104][9].CLK
clk => m[104][10].CLK
clk => m[104][11].CLK
clk => m[104][12].CLK
clk => m[104][13].CLK
clk => m[104][14].CLK
clk => m[104][15].CLK
clk => m[105][0].CLK
clk => m[105][1].CLK
clk => m[105][2].CLK
clk => m[105][3].CLK
clk => m[105][4].CLK
clk => m[105][5].CLK
clk => m[105][6].CLK
clk => m[105][7].CLK
clk => m[105][8].CLK
clk => m[105][9].CLK
clk => m[105][10].CLK
clk => m[105][11].CLK
clk => m[105][12].CLK
clk => m[105][13].CLK
clk => m[105][14].CLK
clk => m[105][15].CLK
clk => m[106][0].CLK
clk => m[106][1].CLK
clk => m[106][2].CLK
clk => m[106][3].CLK
clk => m[106][4].CLK
clk => m[106][5].CLK
clk => m[106][6].CLK
clk => m[106][7].CLK
clk => m[106][8].CLK
clk => m[106][9].CLK
clk => m[106][10].CLK
clk => m[106][11].CLK
clk => m[106][12].CLK
clk => m[106][13].CLK
clk => m[106][14].CLK
clk => m[106][15].CLK
clk => m[107][0].CLK
clk => m[107][1].CLK
clk => m[107][2].CLK
clk => m[107][3].CLK
clk => m[107][4].CLK
clk => m[107][5].CLK
clk => m[107][6].CLK
clk => m[107][7].CLK
clk => m[107][8].CLK
clk => m[107][9].CLK
clk => m[107][10].CLK
clk => m[107][11].CLK
clk => m[107][12].CLK
clk => m[107][13].CLK
clk => m[107][14].CLK
clk => m[107][15].CLK
clk => m[108][0].CLK
clk => m[108][1].CLK
clk => m[108][2].CLK
clk => m[108][3].CLK
clk => m[108][4].CLK
clk => m[108][5].CLK
clk => m[108][6].CLK
clk => m[108][7].CLK
clk => m[108][8].CLK
clk => m[108][9].CLK
clk => m[108][10].CLK
clk => m[108][11].CLK
clk => m[108][12].CLK
clk => m[108][13].CLK
clk => m[108][14].CLK
clk => m[108][15].CLK
clk => m[109][0].CLK
clk => m[109][1].CLK
clk => m[109][2].CLK
clk => m[109][3].CLK
clk => m[109][4].CLK
clk => m[109][5].CLK
clk => m[109][6].CLK
clk => m[109][7].CLK
clk => m[109][8].CLK
clk => m[109][9].CLK
clk => m[109][10].CLK
clk => m[109][11].CLK
clk => m[109][12].CLK
clk => m[109][13].CLK
clk => m[109][14].CLK
clk => m[109][15].CLK
clk => m[110][0].CLK
clk => m[110][1].CLK
clk => m[110][2].CLK
clk => m[110][3].CLK
clk => m[110][4].CLK
clk => m[110][5].CLK
clk => m[110][6].CLK
clk => m[110][7].CLK
clk => m[110][8].CLK
clk => m[110][9].CLK
clk => m[110][10].CLK
clk => m[110][11].CLK
clk => m[110][12].CLK
clk => m[110][13].CLK
clk => m[110][14].CLK
clk => m[110][15].CLK
clk => m[111][0].CLK
clk => m[111][1].CLK
clk => m[111][2].CLK
clk => m[111][3].CLK
clk => m[111][4].CLK
clk => m[111][5].CLK
clk => m[111][6].CLK
clk => m[111][7].CLK
clk => m[111][8].CLK
clk => m[111][9].CLK
clk => m[111][10].CLK
clk => m[111][11].CLK
clk => m[111][12].CLK
clk => m[111][13].CLK
clk => m[111][14].CLK
clk => m[111][15].CLK
clk => m[112][0].CLK
clk => m[112][1].CLK
clk => m[112][2].CLK
clk => m[112][3].CLK
clk => m[112][4].CLK
clk => m[112][5].CLK
clk => m[112][6].CLK
clk => m[112][7].CLK
clk => m[112][8].CLK
clk => m[112][9].CLK
clk => m[112][10].CLK
clk => m[112][11].CLK
clk => m[112][12].CLK
clk => m[112][13].CLK
clk => m[112][14].CLK
clk => m[112][15].CLK
clk => m[113][0].CLK
clk => m[113][1].CLK
clk => m[113][2].CLK
clk => m[113][3].CLK
clk => m[113][4].CLK
clk => m[113][5].CLK
clk => m[113][6].CLK
clk => m[113][7].CLK
clk => m[113][8].CLK
clk => m[113][9].CLK
clk => m[113][10].CLK
clk => m[113][11].CLK
clk => m[113][12].CLK
clk => m[113][13].CLK
clk => m[113][14].CLK
clk => m[113][15].CLK
clk => m[114][0].CLK
clk => m[114][1].CLK
clk => m[114][2].CLK
clk => m[114][3].CLK
clk => m[114][4].CLK
clk => m[114][5].CLK
clk => m[114][6].CLK
clk => m[114][7].CLK
clk => m[114][8].CLK
clk => m[114][9].CLK
clk => m[114][10].CLK
clk => m[114][11].CLK
clk => m[114][12].CLK
clk => m[114][13].CLK
clk => m[114][14].CLK
clk => m[114][15].CLK
clk => m[115][0].CLK
clk => m[115][1].CLK
clk => m[115][2].CLK
clk => m[115][3].CLK
clk => m[115][4].CLK
clk => m[115][5].CLK
clk => m[115][6].CLK
clk => m[115][7].CLK
clk => m[115][8].CLK
clk => m[115][9].CLK
clk => m[115][10].CLK
clk => m[115][11].CLK
clk => m[115][12].CLK
clk => m[115][13].CLK
clk => m[115][14].CLK
clk => m[115][15].CLK
clk => m[116][0].CLK
clk => m[116][1].CLK
clk => m[116][2].CLK
clk => m[116][3].CLK
clk => m[116][4].CLK
clk => m[116][5].CLK
clk => m[116][6].CLK
clk => m[116][7].CLK
clk => m[116][8].CLK
clk => m[116][9].CLK
clk => m[116][10].CLK
clk => m[116][11].CLK
clk => m[116][12].CLK
clk => m[116][13].CLK
clk => m[116][14].CLK
clk => m[116][15].CLK
clk => m[117][0].CLK
clk => m[117][1].CLK
clk => m[117][2].CLK
clk => m[117][3].CLK
clk => m[117][4].CLK
clk => m[117][5].CLK
clk => m[117][6].CLK
clk => m[117][7].CLK
clk => m[117][8].CLK
clk => m[117][9].CLK
clk => m[117][10].CLK
clk => m[117][11].CLK
clk => m[117][12].CLK
clk => m[117][13].CLK
clk => m[117][14].CLK
clk => m[117][15].CLK
clk => m[118][0].CLK
clk => m[118][1].CLK
clk => m[118][2].CLK
clk => m[118][3].CLK
clk => m[118][4].CLK
clk => m[118][5].CLK
clk => m[118][6].CLK
clk => m[118][7].CLK
clk => m[118][8].CLK
clk => m[118][9].CLK
clk => m[118][10].CLK
clk => m[118][11].CLK
clk => m[118][12].CLK
clk => m[118][13].CLK
clk => m[118][14].CLK
clk => m[118][15].CLK
clk => m[119][0].CLK
clk => m[119][1].CLK
clk => m[119][2].CLK
clk => m[119][3].CLK
clk => m[119][4].CLK
clk => m[119][5].CLK
clk => m[119][6].CLK
clk => m[119][7].CLK
clk => m[119][8].CLK
clk => m[119][9].CLK
clk => m[119][10].CLK
clk => m[119][11].CLK
clk => m[119][12].CLK
clk => m[119][13].CLK
clk => m[119][14].CLK
clk => m[119][15].CLK
clk => m[120][0].CLK
clk => m[120][1].CLK
clk => m[120][2].CLK
clk => m[120][3].CLK
clk => m[120][4].CLK
clk => m[120][5].CLK
clk => m[120][6].CLK
clk => m[120][7].CLK
clk => m[120][8].CLK
clk => m[120][9].CLK
clk => m[120][10].CLK
clk => m[120][11].CLK
clk => m[120][12].CLK
clk => m[120][13].CLK
clk => m[120][14].CLK
clk => m[120][15].CLK
clk => m[121][0].CLK
clk => m[121][1].CLK
clk => m[121][2].CLK
clk => m[121][3].CLK
clk => m[121][4].CLK
clk => m[121][5].CLK
clk => m[121][6].CLK
clk => m[121][7].CLK
clk => m[121][8].CLK
clk => m[121][9].CLK
clk => m[121][10].CLK
clk => m[121][11].CLK
clk => m[121][12].CLK
clk => m[121][13].CLK
clk => m[121][14].CLK
clk => m[121][15].CLK
clk => m[122][0].CLK
clk => m[122][1].CLK
clk => m[122][2].CLK
clk => m[122][3].CLK
clk => m[122][4].CLK
clk => m[122][5].CLK
clk => m[122][6].CLK
clk => m[122][7].CLK
clk => m[122][8].CLK
clk => m[122][9].CLK
clk => m[122][10].CLK
clk => m[122][11].CLK
clk => m[122][12].CLK
clk => m[122][13].CLK
clk => m[122][14].CLK
clk => m[122][15].CLK
clk => m[123][0].CLK
clk => m[123][1].CLK
clk => m[123][2].CLK
clk => m[123][3].CLK
clk => m[123][4].CLK
clk => m[123][5].CLK
clk => m[123][6].CLK
clk => m[123][7].CLK
clk => m[123][8].CLK
clk => m[123][9].CLK
clk => m[123][10].CLK
clk => m[123][11].CLK
clk => m[123][12].CLK
clk => m[123][13].CLK
clk => m[123][14].CLK
clk => m[123][15].CLK
clk => m[124][0].CLK
clk => m[124][1].CLK
clk => m[124][2].CLK
clk => m[124][3].CLK
clk => m[124][4].CLK
clk => m[124][5].CLK
clk => m[124][6].CLK
clk => m[124][7].CLK
clk => m[124][8].CLK
clk => m[124][9].CLK
clk => m[124][10].CLK
clk => m[124][11].CLK
clk => m[124][12].CLK
clk => m[124][13].CLK
clk => m[124][14].CLK
clk => m[124][15].CLK
clk => m[125][0].CLK
clk => m[125][1].CLK
clk => m[125][2].CLK
clk => m[125][3].CLK
clk => m[125][4].CLK
clk => m[125][5].CLK
clk => m[125][6].CLK
clk => m[125][7].CLK
clk => m[125][8].CLK
clk => m[125][9].CLK
clk => m[125][10].CLK
clk => m[125][11].CLK
clk => m[125][12].CLK
clk => m[125][13].CLK
clk => m[125][14].CLK
clk => m[125][15].CLK
clk => m[126][0].CLK
clk => m[126][1].CLK
clk => m[126][2].CLK
clk => m[126][3].CLK
clk => m[126][4].CLK
clk => m[126][5].CLK
clk => m[126][6].CLK
clk => m[126][7].CLK
clk => m[126][8].CLK
clk => m[126][9].CLK
clk => m[126][10].CLK
clk => m[126][11].CLK
clk => m[126][12].CLK
clk => m[126][13].CLK
clk => m[126][14].CLK
clk => m[126][15].CLK
clk => m[127][0].CLK
clk => m[127][1].CLK
clk => m[127][2].CLK
clk => m[127][3].CLK
clk => m[127][4].CLK
clk => m[127][5].CLK
clk => m[127][6].CLK
clk => m[127][7].CLK
clk => m[127][8].CLK
clk => m[127][9].CLK
clk => m[127][10].CLK
clk => m[127][11].CLK
clk => m[127][12].CLK
clk => m[127][13].CLK
clk => m[127][14].CLK
clk => m[127][15].CLK
addr[0] => Mux16.IN6
addr[0] => Mux17.IN6
addr[0] => Mux18.IN6
addr[0] => Mux19.IN6
addr[0] => Mux20.IN6
addr[0] => Mux21.IN6
addr[0] => Mux22.IN6
addr[0] => Mux23.IN6
addr[0] => Mux24.IN6
addr[0] => Mux25.IN6
addr[0] => Mux26.IN6
addr[0] => Mux27.IN6
addr[0] => Mux28.IN6
addr[0] => Mux29.IN6
addr[0] => Mux30.IN6
addr[0] => Mux31.IN6
addr[0] => Decoder0.IN6
addr[1] => Mux16.IN5
addr[1] => Mux17.IN5
addr[1] => Mux18.IN5
addr[1] => Mux19.IN5
addr[1] => Mux20.IN5
addr[1] => Mux21.IN5
addr[1] => Mux22.IN5
addr[1] => Mux23.IN5
addr[1] => Mux24.IN5
addr[1] => Mux25.IN5
addr[1] => Mux26.IN5
addr[1] => Mux27.IN5
addr[1] => Mux28.IN5
addr[1] => Mux29.IN5
addr[1] => Mux30.IN5
addr[1] => Mux31.IN5
addr[1] => Decoder0.IN5
addr[2] => Mux16.IN4
addr[2] => Mux17.IN4
addr[2] => Mux18.IN4
addr[2] => Mux19.IN4
addr[2] => Mux20.IN4
addr[2] => Mux21.IN4
addr[2] => Mux22.IN4
addr[2] => Mux23.IN4
addr[2] => Mux24.IN4
addr[2] => Mux25.IN4
addr[2] => Mux26.IN4
addr[2] => Mux27.IN4
addr[2] => Mux28.IN4
addr[2] => Mux29.IN4
addr[2] => Mux30.IN4
addr[2] => Mux31.IN4
addr[2] => Decoder0.IN4
addr[3] => Mux16.IN3
addr[3] => Mux17.IN3
addr[3] => Mux18.IN3
addr[3] => Mux19.IN3
addr[3] => Mux20.IN3
addr[3] => Mux21.IN3
addr[3] => Mux22.IN3
addr[3] => Mux23.IN3
addr[3] => Mux24.IN3
addr[3] => Mux25.IN3
addr[3] => Mux26.IN3
addr[3] => Mux27.IN3
addr[3] => Mux28.IN3
addr[3] => Mux29.IN3
addr[3] => Mux30.IN3
addr[3] => Mux31.IN3
addr[3] => Decoder0.IN3
addr[4] => Mux16.IN2
addr[4] => Mux17.IN2
addr[4] => Mux18.IN2
addr[4] => Mux19.IN2
addr[4] => Mux20.IN2
addr[4] => Mux21.IN2
addr[4] => Mux22.IN2
addr[4] => Mux23.IN2
addr[4] => Mux24.IN2
addr[4] => Mux25.IN2
addr[4] => Mux26.IN2
addr[4] => Mux27.IN2
addr[4] => Mux28.IN2
addr[4] => Mux29.IN2
addr[4] => Mux30.IN2
addr[4] => Mux31.IN2
addr[4] => Decoder0.IN2
addr[5] => Mux16.IN1
addr[5] => Mux17.IN1
addr[5] => Mux18.IN1
addr[5] => Mux19.IN1
addr[5] => Mux20.IN1
addr[5] => Mux21.IN1
addr[5] => Mux22.IN1
addr[5] => Mux23.IN1
addr[5] => Mux24.IN1
addr[5] => Mux25.IN1
addr[5] => Mux26.IN1
addr[5] => Mux27.IN1
addr[5] => Mux28.IN1
addr[5] => Mux29.IN1
addr[5] => Mux30.IN1
addr[5] => Mux31.IN1
addr[5] => Decoder0.IN1
addr[6] => Mux16.IN0
addr[6] => Mux17.IN0
addr[6] => Mux18.IN0
addr[6] => Mux19.IN0
addr[6] => Mux20.IN0
addr[6] => Mux21.IN0
addr[6] => Mux22.IN0
addr[6] => Mux23.IN0
addr[6] => Mux24.IN0
addr[6] => Mux25.IN0
addr[6] => Mux26.IN0
addr[6] => Mux27.IN0
addr[6] => Mux28.IN0
addr[6] => Mux29.IN0
addr[6] => Mux30.IN0
addr[6] => Mux31.IN0
addr[6] => Decoder0.IN0
addr[7] => LessThan0.IN8
addr[8] => LessThan0.IN7
addr[9] => LessThan0.IN6
addr[10] => LessThan0.IN5
wr => always1.IN0
enableOutput => always1.IN1
enableOutput => data[0].OE
enableOutput => data[1].OE
enableOutput => data[2].OE
enableOutput => data[3].OE
enableOutput => data[4].OE
enableOutput => data[5].OE
enableOutput => data[6].OE
enableOutput => data[7].OE
enableOutput => data[8].OE
enableOutput => data[9].OE
enableOutput => data[10].OE
enableOutput => data[11].OE
enableOutput => data[12].OE
enableOutput => data[13].OE
enableOutput => data[14].OE
enableOutput => data[15].OE
SRAMProbe[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
SRAMProbe[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
SRAMProbe[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
SRAMProbe[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
SRAMProbe[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
SRAMProbe[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
SRAMProbe[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
SRAMProbe[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
SRAMProbe[8] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
SRAMProbe[9] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
SRAMProbe[10] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
SRAMProbe[11] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
SRAMProbe[12] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
SRAMProbe[13] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
SRAMProbe[14] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
SRAMProbe[15] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
SRAMProbe[16] <= <GND>
SRAMProbe[17] <= <GND>
SRAMProbe[18] <= <GND>
SRAMProbe[19] <= <GND>
SRAMProbe[20] <= <GND>
SRAMProbe[21] <= <GND>
SRAMProbe[22] <= <GND>
SRAMProbe[23] <= <GND>
SRAMProbe[24] <= <GND>
SRAMProbe[25] <= <GND>
SRAMProbe[26] <= <GND>
SRAMProbe[27] <= <GND>
SRAMProbe[28] <= <GND>
SRAMProbe[29] <= <GND>
SRAMProbe[30] <= <GND>
SRAMProbe[31] <= <GND>
SW[0] => Mux0.IN4
SW[0] => Mux1.IN4
SW[0] => Mux2.IN4
SW[0] => Mux3.IN4
SW[0] => Mux4.IN4
SW[0] => Mux5.IN4
SW[0] => Mux6.IN4
SW[0] => Mux7.IN4
SW[0] => Mux8.IN4
SW[0] => Mux9.IN4
SW[0] => Mux10.IN4
SW[0] => Mux11.IN4
SW[0] => Mux12.IN4
SW[0] => Mux13.IN4
SW[0] => Mux14.IN4
SW[0] => Mux15.IN4
SW[1] => Mux0.IN3
SW[1] => Mux1.IN3
SW[1] => Mux2.IN3
SW[1] => Mux3.IN3
SW[1] => Mux4.IN3
SW[1] => Mux5.IN3
SW[1] => Mux6.IN3
SW[1] => Mux7.IN3
SW[1] => Mux8.IN3
SW[1] => Mux9.IN3
SW[1] => Mux10.IN3
SW[1] => Mux11.IN3
SW[1] => Mux12.IN3
SW[1] => Mux13.IN3
SW[1] => Mux14.IN3
SW[1] => Mux15.IN3
SW[2] => Mux0.IN2
SW[2] => Mux1.IN2
SW[2] => Mux2.IN2
SW[2] => Mux3.IN2
SW[2] => Mux4.IN2
SW[2] => Mux5.IN2
SW[2] => Mux6.IN2
SW[2] => Mux7.IN2
SW[2] => Mux8.IN2
SW[2] => Mux9.IN2
SW[2] => Mux10.IN2
SW[2] => Mux11.IN2
SW[2] => Mux12.IN2
SW[2] => Mux13.IN2
SW[2] => Mux14.IN2
SW[2] => Mux15.IN2
SW[3] => Mux0.IN1
SW[3] => Mux1.IN1
SW[3] => Mux2.IN1
SW[3] => Mux3.IN1
SW[3] => Mux4.IN1
SW[3] => Mux5.IN1
SW[3] => Mux6.IN1
SW[3] => Mux7.IN1
SW[3] => Mux8.IN1
SW[3] => Mux9.IN1
SW[3] => Mux10.IN1
SW[3] => Mux11.IN1
SW[3] => Mux12.IN1
SW[3] => Mux13.IN1
SW[3] => Mux14.IN1
SW[3] => Mux15.IN1
SW[4] => Mux0.IN0
SW[4] => Mux1.IN0
SW[4] => Mux2.IN0
SW[4] => Mux3.IN0
SW[4] => Mux4.IN0
SW[4] => Mux5.IN0
SW[4] => Mux6.IN0
SW[4] => Mux7.IN0
SW[4] => Mux8.IN0
SW[4] => Mux9.IN0
SW[4] => Mux10.IN0
SW[4] => Mux11.IN0
SW[4] => Mux12.IN0
SW[4] => Mux13.IN0
SW[4] => Mux14.IN0
SW[4] => Mux15.IN0


|DE1_SoC|cpuCore:cpu|MEM_WB:mem_wb
readDataSRAM_wb[0] <= readDataSRAM_wb[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readDataSRAM_wb[1] <= readDataSRAM_wb[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readDataSRAM_wb[2] <= readDataSRAM_wb[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readDataSRAM_wb[3] <= readDataSRAM_wb[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readDataSRAM_wb[4] <= readDataSRAM_wb[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readDataSRAM_wb[5] <= readDataSRAM_wb[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readDataSRAM_wb[6] <= readDataSRAM_wb[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readDataSRAM_wb[7] <= readDataSRAM_wb[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readDataSRAM_wb[8] <= readDataSRAM_wb[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readDataSRAM_wb[9] <= readDataSRAM_wb[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readDataSRAM_wb[10] <= readDataSRAM_wb[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readDataSRAM_wb[11] <= readDataSRAM_wb[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readDataSRAM_wb[12] <= readDataSRAM_wb[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readDataSRAM_wb[13] <= readDataSRAM_wb[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readDataSRAM_wb[14] <= readDataSRAM_wb[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readDataSRAM_wb[15] <= readDataSRAM_wb[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readDataSRAM_wb[16] <= readDataSRAM_wb[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readDataSRAM_wb[17] <= readDataSRAM_wb[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readDataSRAM_wb[18] <= readDataSRAM_wb[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readDataSRAM_wb[19] <= readDataSRAM_wb[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readDataSRAM_wb[20] <= readDataSRAM_wb[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readDataSRAM_wb[21] <= readDataSRAM_wb[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readDataSRAM_wb[22] <= readDataSRAM_wb[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readDataSRAM_wb[23] <= readDataSRAM_wb[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readDataSRAM_wb[24] <= readDataSRAM_wb[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readDataSRAM_wb[25] <= readDataSRAM_wb[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readDataSRAM_wb[26] <= readDataSRAM_wb[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readDataSRAM_wb[27] <= readDataSRAM_wb[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readDataSRAM_wb[28] <= readDataSRAM_wb[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readDataSRAM_wb[29] <= readDataSRAM_wb[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readDataSRAM_wb[30] <= readDataSRAM_wb[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readDataSRAM_wb[31] <= readDataSRAM_wb[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readDataRegFile_wb[0] <= readDataRegFile_wb[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readDataRegFile_wb[1] <= readDataRegFile_wb[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readDataRegFile_wb[2] <= readDataRegFile_wb[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readDataRegFile_wb[3] <= readDataRegFile_wb[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readDataRegFile_wb[4] <= readDataRegFile_wb[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readDataRegFile_wb[5] <= readDataRegFile_wb[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readDataRegFile_wb[6] <= readDataRegFile_wb[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readDataRegFile_wb[7] <= readDataRegFile_wb[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readDataRegFile_wb[8] <= readDataRegFile_wb[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readDataRegFile_wb[9] <= readDataRegFile_wb[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readDataRegFile_wb[10] <= readDataRegFile_wb[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readDataRegFile_wb[11] <= readDataRegFile_wb[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readDataRegFile_wb[12] <= readDataRegFile_wb[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readDataRegFile_wb[13] <= readDataRegFile_wb[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readDataRegFile_wb[14] <= readDataRegFile_wb[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readDataRegFile_wb[15] <= readDataRegFile_wb[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readDataRegFile_wb[16] <= readDataRegFile_wb[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readDataRegFile_wb[17] <= readDataRegFile_wb[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readDataRegFile_wb[18] <= readDataRegFile_wb[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readDataRegFile_wb[19] <= readDataRegFile_wb[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readDataRegFile_wb[20] <= readDataRegFile_wb[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readDataRegFile_wb[21] <= readDataRegFile_wb[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readDataRegFile_wb[22] <= readDataRegFile_wb[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readDataRegFile_wb[23] <= readDataRegFile_wb[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readDataRegFile_wb[24] <= readDataRegFile_wb[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readDataRegFile_wb[25] <= readDataRegFile_wb[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readDataRegFile_wb[26] <= readDataRegFile_wb[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readDataRegFile_wb[27] <= readDataRegFile_wb[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readDataRegFile_wb[28] <= readDataRegFile_wb[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readDataRegFile_wb[29] <= readDataRegFile_wb[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readDataRegFile_wb[30] <= readDataRegFile_wb[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readDataRegFile_wb[31] <= readDataRegFile_wb[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jumpAddr_wb[0] <= jumpAddr_wb[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jumpAddr_wb[1] <= jumpAddr_wb[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jumpAddr_wb[2] <= jumpAddr_wb[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jumpAddr_wb[3] <= jumpAddr_wb[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jumpAddr_wb[4] <= jumpAddr_wb[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jumpAddr_wb[5] <= jumpAddr_wb[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jumpAddr_wb[6] <= jumpAddr_wb[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jumpAddr_wb[7] <= jumpAddr_wb[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jumpAddr_wb[8] <= jumpAddr_wb[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jumpAddr_wb[9] <= jumpAddr_wb[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jumpAddr_wb[10] <= jumpAddr_wb[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jumpAddr_wb[11] <= jumpAddr_wb[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jumpAddr_wb[12] <= jumpAddr_wb[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jumpAddr_wb[13] <= jumpAddr_wb[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jumpAddr_wb[14] <= jumpAddr_wb[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jumpAddr_wb[15] <= jumpAddr_wb[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jumpAddr_wb[16] <= jumpAddr_wb[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jumpAddr_wb[17] <= jumpAddr_wb[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jumpAddr_wb[18] <= jumpAddr_wb[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jumpAddr_wb[19] <= jumpAddr_wb[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jumpAddr_wb[20] <= jumpAddr_wb[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jumpAddr_wb[21] <= jumpAddr_wb[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jumpAddr_wb[22] <= jumpAddr_wb[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jumpAddr_wb[23] <= jumpAddr_wb[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jumpAddr_wb[24] <= jumpAddr_wb[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jumpAddr_wb[25] <= jumpAddr_wb[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jumpAddr_wb[26] <= jumpAddr_wb[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jumpAddr_wb[27] <= jumpAddr_wb[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jumpAddr_wb[28] <= jumpAddr_wb[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jumpAddr_wb[29] <= jumpAddr_wb[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jumpAddr_wb[30] <= jumpAddr_wb[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jumpAddr_wb[31] <= jumpAddr_wb[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readData1_wb[0] <= <GND>
readData1_wb[1] <= <GND>
readData1_wb[2] <= <GND>
readData1_wb[3] <= <GND>
readData1_wb[4] <= <GND>
readData1_wb[5] <= <GND>
readData1_wb[6] <= <GND>
readData1_wb[7] <= <GND>
readData1_wb[8] <= <GND>
readData1_wb[9] <= <GND>
readData1_wb[10] <= <GND>
readData1_wb[11] <= <GND>
readData1_wb[12] <= <GND>
readData1_wb[13] <= <GND>
readData1_wb[14] <= <GND>
readData1_wb[15] <= <GND>
readData1_wb[16] <= <GND>
readData1_wb[17] <= <GND>
readData1_wb[18] <= <GND>
readData1_wb[19] <= <GND>
readData1_wb[20] <= <GND>
readData1_wb[21] <= <GND>
readData1_wb[22] <= <GND>
readData1_wb[23] <= <GND>
readData1_wb[24] <= <GND>
readData1_wb[25] <= <GND>
readData1_wb[26] <= <GND>
readData1_wb[27] <= <GND>
readData1_wb[28] <= <GND>
readData1_wb[29] <= <GND>
readData1_wb[30] <= <GND>
readData1_wb[31] <= <GND>
branchTrue_wb[0] <= branchTrue_wb[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
branchTrue_wb[1] <= branchTrue_wb[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
branchTrue_wb[2] <= branchTrue_wb[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
branchTrue_wb[3] <= branchTrue_wb[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
branchTrue_wb[4] <= branchTrue_wb[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
branchTrue_wb[5] <= branchTrue_wb[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
branchTrue_wb[6] <= branchTrue_wb[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
branchTrue_wb[7] <= branchTrue_wb[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
branchTrue_wb[8] <= branchTrue_wb[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
branchTrue_wb[9] <= branchTrue_wb[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
branchTrue_wb[10] <= branchTrue_wb[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
branchTrue_wb[11] <= branchTrue_wb[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
branchTrue_wb[12] <= branchTrue_wb[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
branchTrue_wb[13] <= branchTrue_wb[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
branchTrue_wb[14] <= branchTrue_wb[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
branchTrue_wb[15] <= branchTrue_wb[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
branchTrue_wb[16] <= branchTrue_wb[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
branchTrue_wb[17] <= branchTrue_wb[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
branchTrue_wb[18] <= branchTrue_wb[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
branchTrue_wb[19] <= branchTrue_wb[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
branchTrue_wb[20] <= branchTrue_wb[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
branchTrue_wb[21] <= branchTrue_wb[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
branchTrue_wb[22] <= branchTrue_wb[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
branchTrue_wb[23] <= branchTrue_wb[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
branchTrue_wb[24] <= branchTrue_wb[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
branchTrue_wb[25] <= branchTrue_wb[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
branchTrue_wb[26] <= branchTrue_wb[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
branchTrue_wb[27] <= branchTrue_wb[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
branchTrue_wb[28] <= branchTrue_wb[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
branchTrue_wb[29] <= branchTrue_wb[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
branchTrue_wb[30] <= branchTrue_wb[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
branchTrue_wb[31] <= branchTrue_wb[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
icm_pc_wb[0] <= icm_pc_wb[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
icm_pc_wb[1] <= icm_pc_wb[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
icm_pc_wb[2] <= icm_pc_wb[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
icm_pc_wb[3] <= icm_pc_wb[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
icm_pc_wb[4] <= icm_pc_wb[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
icm_pc_wb[5] <= icm_pc_wb[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
icm_pc_wb[6] <= icm_pc_wb[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
icm_pc_wb[7] <= icm_pc_wb[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
icm_pc_wb[8] <= icm_pc_wb[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
icm_pc_wb[9] <= icm_pc_wb[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
icm_pc_wb[10] <= icm_pc_wb[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
icm_pc_wb[11] <= icm_pc_wb[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
icm_pc_wb[12] <= icm_pc_wb[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
icm_pc_wb[13] <= icm_pc_wb[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
icm_pc_wb[14] <= icm_pc_wb[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
icm_pc_wb[15] <= icm_pc_wb[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
icm_pc_wb[16] <= icm_pc_wb[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
icm_pc_wb[17] <= icm_pc_wb[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
icm_pc_wb[18] <= icm_pc_wb[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
icm_pc_wb[19] <= icm_pc_wb[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
icm_pc_wb[20] <= icm_pc_wb[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
icm_pc_wb[21] <= icm_pc_wb[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
icm_pc_wb[22] <= icm_pc_wb[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
icm_pc_wb[23] <= icm_pc_wb[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
icm_pc_wb[24] <= icm_pc_wb[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
icm_pc_wb[25] <= icm_pc_wb[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
icm_pc_wb[26] <= icm_pc_wb[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
icm_pc_wb[27] <= icm_pc_wb[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
icm_pc_wb[28] <= icm_pc_wb[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
icm_pc_wb[29] <= icm_pc_wb[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
icm_pc_wb[30] <= icm_pc_wb[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
icm_pc_wb[31] <= icm_pc_wb[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writeRegOut_wb[0] <= writeRegOut_wb[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writeRegOut_wb[1] <= writeRegOut_wb[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writeRegOut_wb[2] <= writeRegOut_wb[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writeRegOut_wb[3] <= writeRegOut_wb[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writeRegOut_wb[4] <= writeRegOut_wb[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => icm_pc_wb[0]~reg0.CLK
clk => icm_pc_wb[1]~reg0.CLK
clk => icm_pc_wb[2]~reg0.CLK
clk => icm_pc_wb[3]~reg0.CLK
clk => icm_pc_wb[4]~reg0.CLK
clk => icm_pc_wb[5]~reg0.CLK
clk => icm_pc_wb[6]~reg0.CLK
clk => icm_pc_wb[7]~reg0.CLK
clk => icm_pc_wb[8]~reg0.CLK
clk => icm_pc_wb[9]~reg0.CLK
clk => icm_pc_wb[10]~reg0.CLK
clk => icm_pc_wb[11]~reg0.CLK
clk => icm_pc_wb[12]~reg0.CLK
clk => icm_pc_wb[13]~reg0.CLK
clk => icm_pc_wb[14]~reg0.CLK
clk => icm_pc_wb[15]~reg0.CLK
clk => icm_pc_wb[16]~reg0.CLK
clk => icm_pc_wb[17]~reg0.CLK
clk => icm_pc_wb[18]~reg0.CLK
clk => icm_pc_wb[19]~reg0.CLK
clk => icm_pc_wb[20]~reg0.CLK
clk => icm_pc_wb[21]~reg0.CLK
clk => icm_pc_wb[22]~reg0.CLK
clk => icm_pc_wb[23]~reg0.CLK
clk => icm_pc_wb[24]~reg0.CLK
clk => icm_pc_wb[25]~reg0.CLK
clk => icm_pc_wb[26]~reg0.CLK
clk => icm_pc_wb[27]~reg0.CLK
clk => icm_pc_wb[28]~reg0.CLK
clk => icm_pc_wb[29]~reg0.CLK
clk => icm_pc_wb[30]~reg0.CLK
clk => icm_pc_wb[31]~reg0.CLK
clk => branchTrue_wb[0]~reg0.CLK
clk => branchTrue_wb[1]~reg0.CLK
clk => branchTrue_wb[2]~reg0.CLK
clk => branchTrue_wb[3]~reg0.CLK
clk => branchTrue_wb[4]~reg0.CLK
clk => branchTrue_wb[5]~reg0.CLK
clk => branchTrue_wb[6]~reg0.CLK
clk => branchTrue_wb[7]~reg0.CLK
clk => branchTrue_wb[8]~reg0.CLK
clk => branchTrue_wb[9]~reg0.CLK
clk => branchTrue_wb[10]~reg0.CLK
clk => branchTrue_wb[11]~reg0.CLK
clk => branchTrue_wb[12]~reg0.CLK
clk => branchTrue_wb[13]~reg0.CLK
clk => branchTrue_wb[14]~reg0.CLK
clk => branchTrue_wb[15]~reg0.CLK
clk => branchTrue_wb[16]~reg0.CLK
clk => branchTrue_wb[17]~reg0.CLK
clk => branchTrue_wb[18]~reg0.CLK
clk => branchTrue_wb[19]~reg0.CLK
clk => branchTrue_wb[20]~reg0.CLK
clk => branchTrue_wb[21]~reg0.CLK
clk => branchTrue_wb[22]~reg0.CLK
clk => branchTrue_wb[23]~reg0.CLK
clk => branchTrue_wb[24]~reg0.CLK
clk => branchTrue_wb[25]~reg0.CLK
clk => branchTrue_wb[26]~reg0.CLK
clk => branchTrue_wb[27]~reg0.CLK
clk => branchTrue_wb[28]~reg0.CLK
clk => branchTrue_wb[29]~reg0.CLK
clk => branchTrue_wb[30]~reg0.CLK
clk => branchTrue_wb[31]~reg0.CLK
clk => jumpAddr_wb[0]~reg0.CLK
clk => jumpAddr_wb[1]~reg0.CLK
clk => jumpAddr_wb[2]~reg0.CLK
clk => jumpAddr_wb[3]~reg0.CLK
clk => jumpAddr_wb[4]~reg0.CLK
clk => jumpAddr_wb[5]~reg0.CLK
clk => jumpAddr_wb[6]~reg0.CLK
clk => jumpAddr_wb[7]~reg0.CLK
clk => jumpAddr_wb[8]~reg0.CLK
clk => jumpAddr_wb[9]~reg0.CLK
clk => jumpAddr_wb[10]~reg0.CLK
clk => jumpAddr_wb[11]~reg0.CLK
clk => jumpAddr_wb[12]~reg0.CLK
clk => jumpAddr_wb[13]~reg0.CLK
clk => jumpAddr_wb[14]~reg0.CLK
clk => jumpAddr_wb[15]~reg0.CLK
clk => jumpAddr_wb[16]~reg0.CLK
clk => jumpAddr_wb[17]~reg0.CLK
clk => jumpAddr_wb[18]~reg0.CLK
clk => jumpAddr_wb[19]~reg0.CLK
clk => jumpAddr_wb[20]~reg0.CLK
clk => jumpAddr_wb[21]~reg0.CLK
clk => jumpAddr_wb[22]~reg0.CLK
clk => jumpAddr_wb[23]~reg0.CLK
clk => jumpAddr_wb[24]~reg0.CLK
clk => jumpAddr_wb[25]~reg0.CLK
clk => jumpAddr_wb[26]~reg0.CLK
clk => jumpAddr_wb[27]~reg0.CLK
clk => jumpAddr_wb[28]~reg0.CLK
clk => jumpAddr_wb[29]~reg0.CLK
clk => jumpAddr_wb[30]~reg0.CLK
clk => jumpAddr_wb[31]~reg0.CLK
clk => writeRegOut_wb[0]~reg0.CLK
clk => writeRegOut_wb[1]~reg0.CLK
clk => writeRegOut_wb[2]~reg0.CLK
clk => writeRegOut_wb[3]~reg0.CLK
clk => writeRegOut_wb[4]~reg0.CLK
clk => readDataRegFile_wb[0]~reg0.CLK
clk => readDataRegFile_wb[1]~reg0.CLK
clk => readDataRegFile_wb[2]~reg0.CLK
clk => readDataRegFile_wb[3]~reg0.CLK
clk => readDataRegFile_wb[4]~reg0.CLK
clk => readDataRegFile_wb[5]~reg0.CLK
clk => readDataRegFile_wb[6]~reg0.CLK
clk => readDataRegFile_wb[7]~reg0.CLK
clk => readDataRegFile_wb[8]~reg0.CLK
clk => readDataRegFile_wb[9]~reg0.CLK
clk => readDataRegFile_wb[10]~reg0.CLK
clk => readDataRegFile_wb[11]~reg0.CLK
clk => readDataRegFile_wb[12]~reg0.CLK
clk => readDataRegFile_wb[13]~reg0.CLK
clk => readDataRegFile_wb[14]~reg0.CLK
clk => readDataRegFile_wb[15]~reg0.CLK
clk => readDataRegFile_wb[16]~reg0.CLK
clk => readDataRegFile_wb[17]~reg0.CLK
clk => readDataRegFile_wb[18]~reg0.CLK
clk => readDataRegFile_wb[19]~reg0.CLK
clk => readDataRegFile_wb[20]~reg0.CLK
clk => readDataRegFile_wb[21]~reg0.CLK
clk => readDataRegFile_wb[22]~reg0.CLK
clk => readDataRegFile_wb[23]~reg0.CLK
clk => readDataRegFile_wb[24]~reg0.CLK
clk => readDataRegFile_wb[25]~reg0.CLK
clk => readDataRegFile_wb[26]~reg0.CLK
clk => readDataRegFile_wb[27]~reg0.CLK
clk => readDataRegFile_wb[28]~reg0.CLK
clk => readDataRegFile_wb[29]~reg0.CLK
clk => readDataRegFile_wb[30]~reg0.CLK
clk => readDataRegFile_wb[31]~reg0.CLK
clk => readDataSRAM_wb[0]~reg0.CLK
clk => readDataSRAM_wb[1]~reg0.CLK
clk => readDataSRAM_wb[2]~reg0.CLK
clk => readDataSRAM_wb[3]~reg0.CLK
clk => readDataSRAM_wb[4]~reg0.CLK
clk => readDataSRAM_wb[5]~reg0.CLK
clk => readDataSRAM_wb[6]~reg0.CLK
clk => readDataSRAM_wb[7]~reg0.CLK
clk => readDataSRAM_wb[8]~reg0.CLK
clk => readDataSRAM_wb[9]~reg0.CLK
clk => readDataSRAM_wb[10]~reg0.CLK
clk => readDataSRAM_wb[11]~reg0.CLK
clk => readDataSRAM_wb[12]~reg0.CLK
clk => readDataSRAM_wb[13]~reg0.CLK
clk => readDataSRAM_wb[14]~reg0.CLK
clk => readDataSRAM_wb[15]~reg0.CLK
clk => readDataSRAM_wb[16]~reg0.CLK
clk => readDataSRAM_wb[17]~reg0.CLK
clk => readDataSRAM_wb[18]~reg0.CLK
clk => readDataSRAM_wb[19]~reg0.CLK
clk => readDataSRAM_wb[20]~reg0.CLK
clk => readDataSRAM_wb[21]~reg0.CLK
clk => readDataSRAM_wb[22]~reg0.CLK
clk => readDataSRAM_wb[23]~reg0.CLK
clk => readDataSRAM_wb[24]~reg0.CLK
clk => readDataSRAM_wb[25]~reg0.CLK
clk => readDataSRAM_wb[26]~reg0.CLK
clk => readDataSRAM_wb[27]~reg0.CLK
clk => readDataSRAM_wb[28]~reg0.CLK
clk => readDataSRAM_wb[29]~reg0.CLK
clk => readDataSRAM_wb[30]~reg0.CLK
clk => readDataSRAM_wb[31]~reg0.CLK
reset => readDataSRAM_wb.OUTPUTSELECT
reset => readDataSRAM_wb.OUTPUTSELECT
reset => readDataSRAM_wb.OUTPUTSELECT
reset => readDataSRAM_wb.OUTPUTSELECT
reset => readDataSRAM_wb.OUTPUTSELECT
reset => readDataSRAM_wb.OUTPUTSELECT
reset => readDataSRAM_wb.OUTPUTSELECT
reset => readDataSRAM_wb.OUTPUTSELECT
reset => readDataSRAM_wb.OUTPUTSELECT
reset => readDataSRAM_wb.OUTPUTSELECT
reset => readDataSRAM_wb.OUTPUTSELECT
reset => readDataSRAM_wb.OUTPUTSELECT
reset => readDataSRAM_wb.OUTPUTSELECT
reset => readDataSRAM_wb.OUTPUTSELECT
reset => readDataSRAM_wb.OUTPUTSELECT
reset => readDataSRAM_wb.OUTPUTSELECT
reset => readDataSRAM_wb.OUTPUTSELECT
reset => readDataSRAM_wb.OUTPUTSELECT
reset => readDataSRAM_wb.OUTPUTSELECT
reset => readDataSRAM_wb.OUTPUTSELECT
reset => readDataSRAM_wb.OUTPUTSELECT
reset => readDataSRAM_wb.OUTPUTSELECT
reset => readDataSRAM_wb.OUTPUTSELECT
reset => readDataSRAM_wb.OUTPUTSELECT
reset => readDataSRAM_wb.OUTPUTSELECT
reset => readDataSRAM_wb.OUTPUTSELECT
reset => readDataSRAM_wb.OUTPUTSELECT
reset => readDataSRAM_wb.OUTPUTSELECT
reset => readDataSRAM_wb.OUTPUTSELECT
reset => readDataSRAM_wb.OUTPUTSELECT
reset => readDataSRAM_wb.OUTPUTSELECT
reset => readDataSRAM_wb.OUTPUTSELECT
reset => readDataRegFile_wb.OUTPUTSELECT
reset => readDataRegFile_wb.OUTPUTSELECT
reset => readDataRegFile_wb.OUTPUTSELECT
reset => readDataRegFile_wb.OUTPUTSELECT
reset => readDataRegFile_wb.OUTPUTSELECT
reset => readDataRegFile_wb.OUTPUTSELECT
reset => readDataRegFile_wb.OUTPUTSELECT
reset => readDataRegFile_wb.OUTPUTSELECT
reset => readDataRegFile_wb.OUTPUTSELECT
reset => readDataRegFile_wb.OUTPUTSELECT
reset => readDataRegFile_wb.OUTPUTSELECT
reset => readDataRegFile_wb.OUTPUTSELECT
reset => readDataRegFile_wb.OUTPUTSELECT
reset => readDataRegFile_wb.OUTPUTSELECT
reset => readDataRegFile_wb.OUTPUTSELECT
reset => readDataRegFile_wb.OUTPUTSELECT
reset => readDataRegFile_wb.OUTPUTSELECT
reset => readDataRegFile_wb.OUTPUTSELECT
reset => readDataRegFile_wb.OUTPUTSELECT
reset => readDataRegFile_wb.OUTPUTSELECT
reset => readDataRegFile_wb.OUTPUTSELECT
reset => readDataRegFile_wb.OUTPUTSELECT
reset => readDataRegFile_wb.OUTPUTSELECT
reset => readDataRegFile_wb.OUTPUTSELECT
reset => readDataRegFile_wb.OUTPUTSELECT
reset => readDataRegFile_wb.OUTPUTSELECT
reset => readDataRegFile_wb.OUTPUTSELECT
reset => readDataRegFile_wb.OUTPUTSELECT
reset => readDataRegFile_wb.OUTPUTSELECT
reset => readDataRegFile_wb.OUTPUTSELECT
reset => readDataRegFile_wb.OUTPUTSELECT
reset => readDataRegFile_wb.OUTPUTSELECT
reset => writeRegOut_wb.OUTPUTSELECT
reset => writeRegOut_wb.OUTPUTSELECT
reset => writeRegOut_wb.OUTPUTSELECT
reset => writeRegOut_wb.OUTPUTSELECT
reset => writeRegOut_wb.OUTPUTSELECT
reset => jumpAddr_wb.OUTPUTSELECT
reset => jumpAddr_wb.OUTPUTSELECT
reset => jumpAddr_wb.OUTPUTSELECT
reset => jumpAddr_wb.OUTPUTSELECT
reset => jumpAddr_wb.OUTPUTSELECT
reset => jumpAddr_wb.OUTPUTSELECT
reset => jumpAddr_wb.OUTPUTSELECT
reset => jumpAddr_wb.OUTPUTSELECT
reset => jumpAddr_wb.OUTPUTSELECT
reset => jumpAddr_wb.OUTPUTSELECT
reset => jumpAddr_wb.OUTPUTSELECT
reset => jumpAddr_wb.OUTPUTSELECT
reset => jumpAddr_wb.OUTPUTSELECT
reset => jumpAddr_wb.OUTPUTSELECT
reset => jumpAddr_wb.OUTPUTSELECT
reset => jumpAddr_wb.OUTPUTSELECT
reset => jumpAddr_wb.OUTPUTSELECT
reset => jumpAddr_wb.OUTPUTSELECT
reset => jumpAddr_wb.OUTPUTSELECT
reset => jumpAddr_wb.OUTPUTSELECT
reset => jumpAddr_wb.OUTPUTSELECT
reset => jumpAddr_wb.OUTPUTSELECT
reset => jumpAddr_wb.OUTPUTSELECT
reset => jumpAddr_wb.OUTPUTSELECT
reset => jumpAddr_wb.OUTPUTSELECT
reset => jumpAddr_wb.OUTPUTSELECT
reset => jumpAddr_wb.OUTPUTSELECT
reset => jumpAddr_wb.OUTPUTSELECT
reset => jumpAddr_wb.OUTPUTSELECT
reset => jumpAddr_wb.OUTPUTSELECT
reset => jumpAddr_wb.OUTPUTSELECT
reset => jumpAddr_wb.OUTPUTSELECT
reset => branchTrue_wb.OUTPUTSELECT
reset => branchTrue_wb.OUTPUTSELECT
reset => branchTrue_wb.OUTPUTSELECT
reset => branchTrue_wb.OUTPUTSELECT
reset => branchTrue_wb.OUTPUTSELECT
reset => branchTrue_wb.OUTPUTSELECT
reset => branchTrue_wb.OUTPUTSELECT
reset => branchTrue_wb.OUTPUTSELECT
reset => branchTrue_wb.OUTPUTSELECT
reset => branchTrue_wb.OUTPUTSELECT
reset => branchTrue_wb.OUTPUTSELECT
reset => branchTrue_wb.OUTPUTSELECT
reset => branchTrue_wb.OUTPUTSELECT
reset => branchTrue_wb.OUTPUTSELECT
reset => branchTrue_wb.OUTPUTSELECT
reset => branchTrue_wb.OUTPUTSELECT
reset => branchTrue_wb.OUTPUTSELECT
reset => branchTrue_wb.OUTPUTSELECT
reset => branchTrue_wb.OUTPUTSELECT
reset => branchTrue_wb.OUTPUTSELECT
reset => branchTrue_wb.OUTPUTSELECT
reset => branchTrue_wb.OUTPUTSELECT
reset => branchTrue_wb.OUTPUTSELECT
reset => branchTrue_wb.OUTPUTSELECT
reset => branchTrue_wb.OUTPUTSELECT
reset => branchTrue_wb.OUTPUTSELECT
reset => branchTrue_wb.OUTPUTSELECT
reset => branchTrue_wb.OUTPUTSELECT
reset => branchTrue_wb.OUTPUTSELECT
reset => branchTrue_wb.OUTPUTSELECT
reset => branchTrue_wb.OUTPUTSELECT
reset => branchTrue_wb.OUTPUTSELECT
reset => icm_pc_wb.OUTPUTSELECT
reset => icm_pc_wb.OUTPUTSELECT
reset => icm_pc_wb.OUTPUTSELECT
reset => icm_pc_wb.OUTPUTSELECT
reset => icm_pc_wb.OUTPUTSELECT
reset => icm_pc_wb.OUTPUTSELECT
reset => icm_pc_wb.OUTPUTSELECT
reset => icm_pc_wb.OUTPUTSELECT
reset => icm_pc_wb.OUTPUTSELECT
reset => icm_pc_wb.OUTPUTSELECT
reset => icm_pc_wb.OUTPUTSELECT
reset => icm_pc_wb.OUTPUTSELECT
reset => icm_pc_wb.OUTPUTSELECT
reset => icm_pc_wb.OUTPUTSELECT
reset => icm_pc_wb.OUTPUTSELECT
reset => icm_pc_wb.OUTPUTSELECT
reset => icm_pc_wb.OUTPUTSELECT
reset => icm_pc_wb.OUTPUTSELECT
reset => icm_pc_wb.OUTPUTSELECT
reset => icm_pc_wb.OUTPUTSELECT
reset => icm_pc_wb.OUTPUTSELECT
reset => icm_pc_wb.OUTPUTSELECT
reset => icm_pc_wb.OUTPUTSELECT
reset => icm_pc_wb.OUTPUTSELECT
reset => icm_pc_wb.OUTPUTSELECT
reset => icm_pc_wb.OUTPUTSELECT
reset => icm_pc_wb.OUTPUTSELECT
reset => icm_pc_wb.OUTPUTSELECT
reset => icm_pc_wb.OUTPUTSELECT
reset => icm_pc_wb.OUTPUTSELECT
reset => icm_pc_wb.OUTPUTSELECT
reset => icm_pc_wb.OUTPUTSELECT
readDataSRAM_mem[0] => readDataSRAM_wb.DATAB
readDataSRAM_mem[1] => readDataSRAM_wb.DATAB
readDataSRAM_mem[2] => readDataSRAM_wb.DATAB
readDataSRAM_mem[3] => readDataSRAM_wb.DATAB
readDataSRAM_mem[4] => readDataSRAM_wb.DATAB
readDataSRAM_mem[5] => readDataSRAM_wb.DATAB
readDataSRAM_mem[6] => readDataSRAM_wb.DATAB
readDataSRAM_mem[7] => readDataSRAM_wb.DATAB
readDataSRAM_mem[8] => readDataSRAM_wb.DATAB
readDataSRAM_mem[9] => readDataSRAM_wb.DATAB
readDataSRAM_mem[10] => readDataSRAM_wb.DATAB
readDataSRAM_mem[11] => readDataSRAM_wb.DATAB
readDataSRAM_mem[12] => readDataSRAM_wb.DATAB
readDataSRAM_mem[13] => readDataSRAM_wb.DATAB
readDataSRAM_mem[14] => readDataSRAM_wb.DATAB
readDataSRAM_mem[15] => readDataSRAM_wb.DATAB
readDataSRAM_mem[16] => readDataSRAM_wb.DATAB
readDataSRAM_mem[17] => readDataSRAM_wb.DATAB
readDataSRAM_mem[18] => readDataSRAM_wb.DATAB
readDataSRAM_mem[19] => readDataSRAM_wb.DATAB
readDataSRAM_mem[20] => readDataSRAM_wb.DATAB
readDataSRAM_mem[21] => readDataSRAM_wb.DATAB
readDataSRAM_mem[22] => readDataSRAM_wb.DATAB
readDataSRAM_mem[23] => readDataSRAM_wb.DATAB
readDataSRAM_mem[24] => readDataSRAM_wb.DATAB
readDataSRAM_mem[25] => readDataSRAM_wb.DATAB
readDataSRAM_mem[26] => readDataSRAM_wb.DATAB
readDataSRAM_mem[27] => readDataSRAM_wb.DATAB
readDataSRAM_mem[28] => readDataSRAM_wb.DATAB
readDataSRAM_mem[29] => readDataSRAM_wb.DATAB
readDataSRAM_mem[30] => readDataSRAM_wb.DATAB
readDataSRAM_mem[31] => readDataSRAM_wb.DATAB
readDataRegFile_mem[0] => readDataRegFile_wb.DATAB
readDataRegFile_mem[1] => readDataRegFile_wb.DATAB
readDataRegFile_mem[2] => readDataRegFile_wb.DATAB
readDataRegFile_mem[3] => readDataRegFile_wb.DATAB
readDataRegFile_mem[4] => readDataRegFile_wb.DATAB
readDataRegFile_mem[5] => readDataRegFile_wb.DATAB
readDataRegFile_mem[6] => readDataRegFile_wb.DATAB
readDataRegFile_mem[7] => readDataRegFile_wb.DATAB
readDataRegFile_mem[8] => readDataRegFile_wb.DATAB
readDataRegFile_mem[9] => readDataRegFile_wb.DATAB
readDataRegFile_mem[10] => readDataRegFile_wb.DATAB
readDataRegFile_mem[11] => readDataRegFile_wb.DATAB
readDataRegFile_mem[12] => readDataRegFile_wb.DATAB
readDataRegFile_mem[13] => readDataRegFile_wb.DATAB
readDataRegFile_mem[14] => readDataRegFile_wb.DATAB
readDataRegFile_mem[15] => readDataRegFile_wb.DATAB
readDataRegFile_mem[16] => readDataRegFile_wb.DATAB
readDataRegFile_mem[17] => readDataRegFile_wb.DATAB
readDataRegFile_mem[18] => readDataRegFile_wb.DATAB
readDataRegFile_mem[19] => readDataRegFile_wb.DATAB
readDataRegFile_mem[20] => readDataRegFile_wb.DATAB
readDataRegFile_mem[21] => readDataRegFile_wb.DATAB
readDataRegFile_mem[22] => readDataRegFile_wb.DATAB
readDataRegFile_mem[23] => readDataRegFile_wb.DATAB
readDataRegFile_mem[24] => readDataRegFile_wb.DATAB
readDataRegFile_mem[25] => readDataRegFile_wb.DATAB
readDataRegFile_mem[26] => readDataRegFile_wb.DATAB
readDataRegFile_mem[27] => readDataRegFile_wb.DATAB
readDataRegFile_mem[28] => readDataRegFile_wb.DATAB
readDataRegFile_mem[29] => readDataRegFile_wb.DATAB
readDataRegFile_mem[30] => readDataRegFile_wb.DATAB
readDataRegFile_mem[31] => readDataRegFile_wb.DATAB
jumpAddr_mem[0] => jumpAddr_wb.DATAB
jumpAddr_mem[1] => jumpAddr_wb.DATAB
jumpAddr_mem[2] => jumpAddr_wb.DATAB
jumpAddr_mem[3] => jumpAddr_wb.DATAB
jumpAddr_mem[4] => jumpAddr_wb.DATAB
jumpAddr_mem[5] => jumpAddr_wb.DATAB
jumpAddr_mem[6] => jumpAddr_wb.DATAB
jumpAddr_mem[7] => jumpAddr_wb.DATAB
jumpAddr_mem[8] => jumpAddr_wb.DATAB
jumpAddr_mem[9] => jumpAddr_wb.DATAB
jumpAddr_mem[10] => jumpAddr_wb.DATAB
jumpAddr_mem[11] => jumpAddr_wb.DATAB
jumpAddr_mem[12] => jumpAddr_wb.DATAB
jumpAddr_mem[13] => jumpAddr_wb.DATAB
jumpAddr_mem[14] => jumpAddr_wb.DATAB
jumpAddr_mem[15] => jumpAddr_wb.DATAB
jumpAddr_mem[16] => jumpAddr_wb.DATAB
jumpAddr_mem[17] => jumpAddr_wb.DATAB
jumpAddr_mem[18] => jumpAddr_wb.DATAB
jumpAddr_mem[19] => jumpAddr_wb.DATAB
jumpAddr_mem[20] => jumpAddr_wb.DATAB
jumpAddr_mem[21] => jumpAddr_wb.DATAB
jumpAddr_mem[22] => jumpAddr_wb.DATAB
jumpAddr_mem[23] => jumpAddr_wb.DATAB
jumpAddr_mem[24] => jumpAddr_wb.DATAB
jumpAddr_mem[25] => jumpAddr_wb.DATAB
jumpAddr_mem[26] => jumpAddr_wb.DATAB
jumpAddr_mem[27] => jumpAddr_wb.DATAB
jumpAddr_mem[28] => jumpAddr_wb.DATAB
jumpAddr_mem[29] => jumpAddr_wb.DATAB
jumpAddr_mem[30] => jumpAddr_wb.DATAB
jumpAddr_mem[31] => jumpAddr_wb.DATAB
readData1_mem[0] => ~NO_FANOUT~
readData1_mem[1] => ~NO_FANOUT~
readData1_mem[2] => ~NO_FANOUT~
readData1_mem[3] => ~NO_FANOUT~
readData1_mem[4] => ~NO_FANOUT~
readData1_mem[5] => ~NO_FANOUT~
readData1_mem[6] => ~NO_FANOUT~
readData1_mem[7] => ~NO_FANOUT~
readData1_mem[8] => ~NO_FANOUT~
readData1_mem[9] => ~NO_FANOUT~
readData1_mem[10] => ~NO_FANOUT~
readData1_mem[11] => ~NO_FANOUT~
readData1_mem[12] => ~NO_FANOUT~
readData1_mem[13] => ~NO_FANOUT~
readData1_mem[14] => ~NO_FANOUT~
readData1_mem[15] => ~NO_FANOUT~
readData1_mem[16] => ~NO_FANOUT~
readData1_mem[17] => ~NO_FANOUT~
readData1_mem[18] => ~NO_FANOUT~
readData1_mem[19] => ~NO_FANOUT~
readData1_mem[20] => ~NO_FANOUT~
readData1_mem[21] => ~NO_FANOUT~
readData1_mem[22] => ~NO_FANOUT~
readData1_mem[23] => ~NO_FANOUT~
readData1_mem[24] => ~NO_FANOUT~
readData1_mem[25] => ~NO_FANOUT~
readData1_mem[26] => ~NO_FANOUT~
readData1_mem[27] => ~NO_FANOUT~
readData1_mem[28] => ~NO_FANOUT~
readData1_mem[29] => ~NO_FANOUT~
readData1_mem[30] => ~NO_FANOUT~
readData1_mem[31] => ~NO_FANOUT~
branchTrue_mem[0] => branchTrue_wb.DATAB
branchTrue_mem[1] => branchTrue_wb.DATAB
branchTrue_mem[2] => branchTrue_wb.DATAB
branchTrue_mem[3] => branchTrue_wb.DATAB
branchTrue_mem[4] => branchTrue_wb.DATAB
branchTrue_mem[5] => branchTrue_wb.DATAB
branchTrue_mem[6] => branchTrue_wb.DATAB
branchTrue_mem[7] => branchTrue_wb.DATAB
branchTrue_mem[8] => branchTrue_wb.DATAB
branchTrue_mem[9] => branchTrue_wb.DATAB
branchTrue_mem[10] => branchTrue_wb.DATAB
branchTrue_mem[11] => branchTrue_wb.DATAB
branchTrue_mem[12] => branchTrue_wb.DATAB
branchTrue_mem[13] => branchTrue_wb.DATAB
branchTrue_mem[14] => branchTrue_wb.DATAB
branchTrue_mem[15] => branchTrue_wb.DATAB
branchTrue_mem[16] => branchTrue_wb.DATAB
branchTrue_mem[17] => branchTrue_wb.DATAB
branchTrue_mem[18] => branchTrue_wb.DATAB
branchTrue_mem[19] => branchTrue_wb.DATAB
branchTrue_mem[20] => branchTrue_wb.DATAB
branchTrue_mem[21] => branchTrue_wb.DATAB
branchTrue_mem[22] => branchTrue_wb.DATAB
branchTrue_mem[23] => branchTrue_wb.DATAB
branchTrue_mem[24] => branchTrue_wb.DATAB
branchTrue_mem[25] => branchTrue_wb.DATAB
branchTrue_mem[26] => branchTrue_wb.DATAB
branchTrue_mem[27] => branchTrue_wb.DATAB
branchTrue_mem[28] => branchTrue_wb.DATAB
branchTrue_mem[29] => branchTrue_wb.DATAB
branchTrue_mem[30] => branchTrue_wb.DATAB
branchTrue_mem[31] => branchTrue_wb.DATAB
icm_pc_mem[0] => icm_pc_wb.DATAB
icm_pc_mem[1] => icm_pc_wb.DATAB
icm_pc_mem[2] => icm_pc_wb.DATAB
icm_pc_mem[3] => icm_pc_wb.DATAB
icm_pc_mem[4] => icm_pc_wb.DATAB
icm_pc_mem[5] => icm_pc_wb.DATAB
icm_pc_mem[6] => icm_pc_wb.DATAB
icm_pc_mem[7] => icm_pc_wb.DATAB
icm_pc_mem[8] => icm_pc_wb.DATAB
icm_pc_mem[9] => icm_pc_wb.DATAB
icm_pc_mem[10] => icm_pc_wb.DATAB
icm_pc_mem[11] => icm_pc_wb.DATAB
icm_pc_mem[12] => icm_pc_wb.DATAB
icm_pc_mem[13] => icm_pc_wb.DATAB
icm_pc_mem[14] => icm_pc_wb.DATAB
icm_pc_mem[15] => icm_pc_wb.DATAB
icm_pc_mem[16] => icm_pc_wb.DATAB
icm_pc_mem[17] => icm_pc_wb.DATAB
icm_pc_mem[18] => icm_pc_wb.DATAB
icm_pc_mem[19] => icm_pc_wb.DATAB
icm_pc_mem[20] => icm_pc_wb.DATAB
icm_pc_mem[21] => icm_pc_wb.DATAB
icm_pc_mem[22] => icm_pc_wb.DATAB
icm_pc_mem[23] => icm_pc_wb.DATAB
icm_pc_mem[24] => icm_pc_wb.DATAB
icm_pc_mem[25] => icm_pc_wb.DATAB
icm_pc_mem[26] => icm_pc_wb.DATAB
icm_pc_mem[27] => icm_pc_wb.DATAB
icm_pc_mem[28] => icm_pc_wb.DATAB
icm_pc_mem[29] => icm_pc_wb.DATAB
icm_pc_mem[30] => icm_pc_wb.DATAB
icm_pc_mem[31] => icm_pc_wb.DATAB
writeRegOut_mem[0] => writeRegOut_wb.DATAB
writeRegOut_mem[1] => writeRegOut_wb.DATAB
writeRegOut_mem[2] => writeRegOut_wb.DATAB
writeRegOut_mem[3] => writeRegOut_wb.DATAB
writeRegOut_mem[4] => writeRegOut_wb.DATAB


|DE1_SoC|cpuCore:cpu|MEM_WB_CtPath:mem_wb_ctpath
RegWrite_wb <= RegWrite_wb~reg0.DB_MAX_OUTPUT_PORT_TYPE
MemtoReg_wb <= MemtoReg_wb~reg0.DB_MAX_OUTPUT_PORT_TYPE
Jump_wb <= Jump_wb~reg0.DB_MAX_OUTPUT_PORT_TYPE
JumpReg_wb <= JumpReg_wb~reg0.DB_MAX_OUTPUT_PORT_TYPE
branchSel_wb <= branchSel_wb~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => branchSel_wb~reg0.CLK
clk => JumpReg_wb~reg0.CLK
clk => Jump_wb~reg0.CLK
clk => MemtoReg_wb~reg0.CLK
clk => RegWrite_wb~reg0.CLK
reset => RegWrite_wb.OUTPUTSELECT
reset => MemtoReg_wb.OUTPUTSELECT
reset => Jump_wb.OUTPUTSELECT
reset => branchSel_wb.OUTPUTSELECT
reset => JumpReg_wb~reg0.ENA
RegWrite_mem => RegWrite_wb.DATAB
MemtoReg_mem => MemtoReg_wb.DATAB
Jump_mem => Jump_wb.DATAB
JumpReg_mem => JumpReg_wb~reg0.DATAIN
branchSel_mem => branchSel_wb.DATAB


|DE1_SoC|cpuCore:cpu|WB:write_back
writeDataToReg[0] <= mux2_1:writeToReg_mux.port0
writeDataToReg[1] <= mux2_1:writeToReg_mux.port0
writeDataToReg[2] <= mux2_1:writeToReg_mux.port0
writeDataToReg[3] <= mux2_1:writeToReg_mux.port0
writeDataToReg[4] <= mux2_1:writeToReg_mux.port0
writeDataToReg[5] <= mux2_1:writeToReg_mux.port0
writeDataToReg[6] <= mux2_1:writeToReg_mux.port0
writeDataToReg[7] <= mux2_1:writeToReg_mux.port0
writeDataToReg[8] <= mux2_1:writeToReg_mux.port0
writeDataToReg[9] <= mux2_1:writeToReg_mux.port0
writeDataToReg[10] <= mux2_1:writeToReg_mux.port0
writeDataToReg[11] <= mux2_1:writeToReg_mux.port0
writeDataToReg[12] <= mux2_1:writeToReg_mux.port0
writeDataToReg[13] <= mux2_1:writeToReg_mux.port0
writeDataToReg[14] <= mux2_1:writeToReg_mux.port0
writeDataToReg[15] <= mux2_1:writeToReg_mux.port0
writeDataToReg[16] <= mux2_1:writeToReg_mux.port0
writeDataToReg[17] <= mux2_1:writeToReg_mux.port0
writeDataToReg[18] <= mux2_1:writeToReg_mux.port0
writeDataToReg[19] <= mux2_1:writeToReg_mux.port0
writeDataToReg[20] <= mux2_1:writeToReg_mux.port0
writeDataToReg[21] <= mux2_1:writeToReg_mux.port0
writeDataToReg[22] <= mux2_1:writeToReg_mux.port0
writeDataToReg[23] <= mux2_1:writeToReg_mux.port0
writeDataToReg[24] <= mux2_1:writeToReg_mux.port0
writeDataToReg[25] <= mux2_1:writeToReg_mux.port0
writeDataToReg[26] <= mux2_1:writeToReg_mux.port0
writeDataToReg[27] <= mux2_1:writeToReg_mux.port0
writeDataToReg[28] <= mux2_1:writeToReg_mux.port0
writeDataToReg[29] <= mux2_1:writeToReg_mux.port0
writeDataToReg[30] <= mux2_1:writeToReg_mux.port0
writeDataToReg[31] <= mux2_1:writeToReg_mux.port0
readDataSRAM[0] => readDataSRAM[0].IN1
readDataSRAM[1] => readDataSRAM[1].IN1
readDataSRAM[2] => readDataSRAM[2].IN1
readDataSRAM[3] => readDataSRAM[3].IN1
readDataSRAM[4] => readDataSRAM[4].IN1
readDataSRAM[5] => readDataSRAM[5].IN1
readDataSRAM[6] => readDataSRAM[6].IN1
readDataSRAM[7] => readDataSRAM[7].IN1
readDataSRAM[8] => readDataSRAM[8].IN1
readDataSRAM[9] => readDataSRAM[9].IN1
readDataSRAM[10] => readDataSRAM[10].IN1
readDataSRAM[11] => readDataSRAM[11].IN1
readDataSRAM[12] => readDataSRAM[12].IN1
readDataSRAM[13] => readDataSRAM[13].IN1
readDataSRAM[14] => readDataSRAM[14].IN1
readDataSRAM[15] => readDataSRAM[15].IN1
readDataSRAM[16] => readDataSRAM[16].IN1
readDataSRAM[17] => readDataSRAM[17].IN1
readDataSRAM[18] => readDataSRAM[18].IN1
readDataSRAM[19] => readDataSRAM[19].IN1
readDataSRAM[20] => readDataSRAM[20].IN1
readDataSRAM[21] => readDataSRAM[21].IN1
readDataSRAM[22] => readDataSRAM[22].IN1
readDataSRAM[23] => readDataSRAM[23].IN1
readDataSRAM[24] => readDataSRAM[24].IN1
readDataSRAM[25] => readDataSRAM[25].IN1
readDataSRAM[26] => readDataSRAM[26].IN1
readDataSRAM[27] => readDataSRAM[27].IN1
readDataSRAM[28] => readDataSRAM[28].IN1
readDataSRAM[29] => readDataSRAM[29].IN1
readDataSRAM[30] => readDataSRAM[30].IN1
readDataSRAM[31] => readDataSRAM[31].IN1
readDataRegFile[0] => readDataRegFile[0].IN1
readDataRegFile[1] => readDataRegFile[1].IN1
readDataRegFile[2] => readDataRegFile[2].IN1
readDataRegFile[3] => readDataRegFile[3].IN1
readDataRegFile[4] => readDataRegFile[4].IN1
readDataRegFile[5] => readDataRegFile[5].IN1
readDataRegFile[6] => readDataRegFile[6].IN1
readDataRegFile[7] => readDataRegFile[7].IN1
readDataRegFile[8] => readDataRegFile[8].IN1
readDataRegFile[9] => readDataRegFile[9].IN1
readDataRegFile[10] => readDataRegFile[10].IN1
readDataRegFile[11] => readDataRegFile[11].IN1
readDataRegFile[12] => readDataRegFile[12].IN1
readDataRegFile[13] => readDataRegFile[13].IN1
readDataRegFile[14] => readDataRegFile[14].IN1
readDataRegFile[15] => readDataRegFile[15].IN1
readDataRegFile[16] => readDataRegFile[16].IN1
readDataRegFile[17] => readDataRegFile[17].IN1
readDataRegFile[18] => readDataRegFile[18].IN1
readDataRegFile[19] => readDataRegFile[19].IN1
readDataRegFile[20] => readDataRegFile[20].IN1
readDataRegFile[21] => readDataRegFile[21].IN1
readDataRegFile[22] => readDataRegFile[22].IN1
readDataRegFile[23] => readDataRegFile[23].IN1
readDataRegFile[24] => readDataRegFile[24].IN1
readDataRegFile[25] => readDataRegFile[25].IN1
readDataRegFile[26] => readDataRegFile[26].IN1
readDataRegFile[27] => readDataRegFile[27].IN1
readDataRegFile[28] => readDataRegFile[28].IN1
readDataRegFile[29] => readDataRegFile[29].IN1
readDataRegFile[30] => readDataRegFile[30].IN1
readDataRegFile[31] => readDataRegFile[31].IN1
MemtoReg => MemtoReg.IN1


|DE1_SoC|cpuCore:cpu|WB:write_back|mux2_1:writeToReg_mux
c[0] <= mux21[0].out.DB_MAX_OUTPUT_PORT_TYPE
c[1] <= mux21[1].out.DB_MAX_OUTPUT_PORT_TYPE
c[2] <= mux21[2].out.DB_MAX_OUTPUT_PORT_TYPE
c[3] <= mux21[3].out.DB_MAX_OUTPUT_PORT_TYPE
c[4] <= mux21[4].out.DB_MAX_OUTPUT_PORT_TYPE
c[5] <= mux21[5].out.DB_MAX_OUTPUT_PORT_TYPE
c[6] <= mux21[6].out.DB_MAX_OUTPUT_PORT_TYPE
c[7] <= mux21[7].out.DB_MAX_OUTPUT_PORT_TYPE
c[8] <= mux21[8].out.DB_MAX_OUTPUT_PORT_TYPE
c[9] <= mux21[9].out.DB_MAX_OUTPUT_PORT_TYPE
c[10] <= mux21[10].out.DB_MAX_OUTPUT_PORT_TYPE
c[11] <= mux21[11].out.DB_MAX_OUTPUT_PORT_TYPE
c[12] <= mux21[12].out.DB_MAX_OUTPUT_PORT_TYPE
c[13] <= mux21[13].out.DB_MAX_OUTPUT_PORT_TYPE
c[14] <= mux21[14].out.DB_MAX_OUTPUT_PORT_TYPE
c[15] <= mux21[15].out.DB_MAX_OUTPUT_PORT_TYPE
c[16] <= mux21[16].out.DB_MAX_OUTPUT_PORT_TYPE
c[17] <= mux21[17].out.DB_MAX_OUTPUT_PORT_TYPE
c[18] <= mux21[18].out.DB_MAX_OUTPUT_PORT_TYPE
c[19] <= mux21[19].out.DB_MAX_OUTPUT_PORT_TYPE
c[20] <= mux21[20].out.DB_MAX_OUTPUT_PORT_TYPE
c[21] <= mux21[21].out.DB_MAX_OUTPUT_PORT_TYPE
c[22] <= mux21[22].out.DB_MAX_OUTPUT_PORT_TYPE
c[23] <= mux21[23].out.DB_MAX_OUTPUT_PORT_TYPE
c[24] <= mux21[24].out.DB_MAX_OUTPUT_PORT_TYPE
c[25] <= mux21[25].out.DB_MAX_OUTPUT_PORT_TYPE
c[26] <= mux21[26].out.DB_MAX_OUTPUT_PORT_TYPE
c[27] <= mux21[27].out.DB_MAX_OUTPUT_PORT_TYPE
c[28] <= mux21[28].out.DB_MAX_OUTPUT_PORT_TYPE
c[29] <= mux21[29].out.DB_MAX_OUTPUT_PORT_TYPE
c[30] <= mux21[30].out.DB_MAX_OUTPUT_PORT_TYPE
c[31] <= mux21[31].out.DB_MAX_OUTPUT_PORT_TYPE
a[0] => mux21[0].a1.IN0
a[1] => mux21[1].a1.IN0
a[2] => mux21[2].a1.IN0
a[3] => mux21[3].a1.IN0
a[4] => mux21[4].a1.IN0
a[5] => mux21[5].a1.IN0
a[6] => mux21[6].a1.IN0
a[7] => mux21[7].a1.IN0
a[8] => mux21[8].a1.IN0
a[9] => mux21[9].a1.IN0
a[10] => mux21[10].a1.IN0
a[11] => mux21[11].a1.IN0
a[12] => mux21[12].a1.IN0
a[13] => mux21[13].a1.IN0
a[14] => mux21[14].a1.IN0
a[15] => mux21[15].a1.IN0
a[16] => mux21[16].a1.IN0
a[17] => mux21[17].a1.IN0
a[18] => mux21[18].a1.IN0
a[19] => mux21[19].a1.IN0
a[20] => mux21[20].a1.IN0
a[21] => mux21[21].a1.IN0
a[22] => mux21[22].a1.IN0
a[23] => mux21[23].a1.IN0
a[24] => mux21[24].a1.IN0
a[25] => mux21[25].a1.IN0
a[26] => mux21[26].a1.IN0
a[27] => mux21[27].a1.IN0
a[28] => mux21[28].a1.IN0
a[29] => mux21[29].a1.IN0
a[30] => mux21[30].a1.IN0
a[31] => mux21[31].a1.IN0
b[0] => mux21[0].a2.IN1
b[1] => mux21[1].a2.IN1
b[2] => mux21[2].a2.IN1
b[3] => mux21[3].a2.IN1
b[4] => mux21[4].a2.IN1
b[5] => mux21[5].a2.IN1
b[6] => mux21[6].a2.IN1
b[7] => mux21[7].a2.IN1
b[8] => mux21[8].a2.IN1
b[9] => mux21[9].a2.IN1
b[10] => mux21[10].a2.IN1
b[11] => mux21[11].a2.IN1
b[12] => mux21[12].a2.IN1
b[13] => mux21[13].a2.IN1
b[14] => mux21[14].a2.IN1
b[15] => mux21[15].a2.IN1
b[16] => mux21[16].a2.IN1
b[17] => mux21[17].a2.IN1
b[18] => mux21[18].a2.IN1
b[19] => mux21[19].a2.IN1
b[20] => mux21[20].a2.IN1
b[21] => mux21[21].a2.IN1
b[22] => mux21[22].a2.IN1
b[23] => mux21[23].a2.IN1
b[24] => mux21[24].a2.IN1
b[25] => mux21[25].a2.IN1
b[26] => mux21[26].a2.IN1
b[27] => mux21[27].a2.IN1
b[28] => mux21[28].a2.IN1
b[29] => mux21[29].a2.IN1
b[30] => mux21[30].a2.IN1
b[31] => mux21[31].a2.IN1
sel => n2.DATAIN
sel => mux21[0].a1.IN1
sel => mux21[1].a1.IN1
sel => mux21[2].a1.IN1
sel => mux21[3].a1.IN1
sel => mux21[4].a1.IN1
sel => mux21[5].a1.IN1
sel => mux21[6].a1.IN1
sel => mux21[7].a1.IN1
sel => mux21[8].a1.IN1
sel => mux21[9].a1.IN1
sel => mux21[10].a1.IN1
sel => mux21[11].a1.IN1
sel => mux21[12].a1.IN1
sel => mux21[13].a1.IN1
sel => mux21[14].a1.IN1
sel => mux21[15].a1.IN1
sel => mux21[16].a1.IN1
sel => mux21[17].a1.IN1
sel => mux21[18].a1.IN1
sel => mux21[19].a1.IN1
sel => mux21[20].a1.IN1
sel => mux21[21].a1.IN1
sel => mux21[22].a1.IN1
sel => mux21[23].a1.IN1
sel => mux21[24].a1.IN1
sel => mux21[25].a1.IN1
sel => mux21[26].a1.IN1
sel => mux21[27].a1.IN1
sel => mux21[28].a1.IN1
sel => mux21[29].a1.IN1
sel => mux21[30].a1.IN1
sel => mux21[31].a1.IN1


|DE1_SoC|cpuCore:cpu|ForwardingUnit:forward_unit
ForwardA[0] <= ForwardA.DB_MAX_OUTPUT_PORT_TYPE
ForwardA[1] <= ForwardA.DB_MAX_OUTPUT_PORT_TYPE
ForwardB[0] <= ForwardB.DB_MAX_OUTPUT_PORT_TYPE
ForwardB[1] <= ForwardB.DB_MAX_OUTPUT_PORT_TYPE
RegWrite_mem => ForwardA.IN1
RegWrite_wb => ForwardA.IN1
Rs_ex[0] => Equal0.IN4
Rs_ex[0] => Equal3.IN4
Rs_ex[1] => Equal0.IN3
Rs_ex[1] => Equal3.IN3
Rs_ex[2] => Equal0.IN2
Rs_ex[2] => Equal3.IN2
Rs_ex[3] => Equal0.IN1
Rs_ex[3] => Equal3.IN1
Rs_ex[4] => Equal0.IN0
Rs_ex[4] => Equal3.IN0
Rt_ex[0] => Equal4.IN4
Rt_ex[0] => Equal5.IN4
Rt_ex[1] => Equal4.IN3
Rt_ex[1] => Equal5.IN3
Rt_ex[2] => Equal4.IN2
Rt_ex[2] => Equal5.IN2
Rt_ex[3] => Equal4.IN1
Rt_ex[3] => Equal5.IN1
Rt_ex[4] => Equal4.IN0
Rt_ex[4] => Equal5.IN0
writeRegOut_mem[0] => Equal3.IN9
writeRegOut_mem[0] => Equal5.IN9
writeRegOut_mem[0] => Equal1.IN4
writeRegOut_mem[1] => Equal3.IN8
writeRegOut_mem[1] => Equal5.IN8
writeRegOut_mem[1] => Equal1.IN3
writeRegOut_mem[2] => Equal3.IN7
writeRegOut_mem[2] => Equal5.IN7
writeRegOut_mem[2] => Equal1.IN2
writeRegOut_mem[3] => Equal3.IN6
writeRegOut_mem[3] => Equal5.IN6
writeRegOut_mem[3] => Equal1.IN1
writeRegOut_mem[4] => Equal3.IN5
writeRegOut_mem[4] => Equal5.IN5
writeRegOut_mem[4] => Equal1.IN0
writeRegOut_wb[0] => Equal0.IN9
writeRegOut_wb[0] => Equal4.IN9
writeRegOut_wb[0] => Equal2.IN4
writeRegOut_wb[1] => Equal0.IN8
writeRegOut_wb[1] => Equal4.IN8
writeRegOut_wb[1] => Equal2.IN3
writeRegOut_wb[2] => Equal0.IN7
writeRegOut_wb[2] => Equal4.IN7
writeRegOut_wb[2] => Equal2.IN2
writeRegOut_wb[3] => Equal0.IN6
writeRegOut_wb[3] => Equal4.IN6
writeRegOut_wb[3] => Equal2.IN1
writeRegOut_wb[4] => Equal0.IN5
writeRegOut_wb[4] => Equal4.IN5
writeRegOut_wb[4] => Equal2.IN0


|DE1_SoC|cpuCore:cpu|FlushForwardingUnit:ffu
ForwardA_id[0] <= ForwardA_id.DB_MAX_OUTPUT_PORT_TYPE
ForwardA_id[1] <= ForwardA_id.DB_MAX_OUTPUT_PORT_TYPE
ForwardB_id[0] <= ForwardB_id.DB_MAX_OUTPUT_PORT_TYPE
ForwardB_id[1] <= ForwardB_id.DB_MAX_OUTPUT_PORT_TYPE
RegWrite_ex => ForwardA_id.IN1
RegWrite_mem => ForwardA_id.IN1
Rs_id[0] => Equal0.IN4
Rs_id[0] => Equal3.IN4
Rs_id[1] => Equal0.IN3
Rs_id[1] => Equal3.IN3
Rs_id[2] => Equal0.IN2
Rs_id[2] => Equal3.IN2
Rs_id[3] => Equal0.IN1
Rs_id[3] => Equal3.IN1
Rs_id[4] => Equal0.IN0
Rs_id[4] => Equal3.IN0
Rt_id[0] => Equal4.IN4
Rt_id[0] => Equal5.IN4
Rt_id[1] => Equal4.IN3
Rt_id[1] => Equal5.IN3
Rt_id[2] => Equal4.IN2
Rt_id[2] => Equal5.IN2
Rt_id[3] => Equal4.IN1
Rt_id[3] => Equal5.IN1
Rt_id[4] => Equal4.IN0
Rt_id[4] => Equal5.IN0
writeRegOut_ex[0] => Equal3.IN9
writeRegOut_ex[0] => Equal5.IN9
writeRegOut_ex[0] => Equal1.IN4
writeRegOut_ex[1] => Equal3.IN8
writeRegOut_ex[1] => Equal5.IN8
writeRegOut_ex[1] => Equal1.IN3
writeRegOut_ex[2] => Equal3.IN7
writeRegOut_ex[2] => Equal5.IN7
writeRegOut_ex[2] => Equal1.IN2
writeRegOut_ex[3] => Equal3.IN6
writeRegOut_ex[3] => Equal5.IN6
writeRegOut_ex[3] => Equal1.IN1
writeRegOut_ex[4] => Equal3.IN5
writeRegOut_ex[4] => Equal5.IN5
writeRegOut_ex[4] => Equal1.IN0
writeRegOut_mem[0] => Equal0.IN9
writeRegOut_mem[0] => Equal4.IN9
writeRegOut_mem[0] => Equal2.IN4
writeRegOut_mem[1] => Equal0.IN8
writeRegOut_mem[1] => Equal4.IN8
writeRegOut_mem[1] => Equal2.IN3
writeRegOut_mem[2] => Equal0.IN7
writeRegOut_mem[2] => Equal4.IN7
writeRegOut_mem[2] => Equal2.IN2
writeRegOut_mem[3] => Equal0.IN6
writeRegOut_mem[3] => Equal4.IN6
writeRegOut_mem[3] => Equal2.IN1
writeRegOut_mem[4] => Equal0.IN5
writeRegOut_mem[4] => Equal4.IN5
writeRegOut_mem[4] => Equal2.IN0


|DE1_SoC|cpuCore:cpu|Hazard_Detection_Unit:hazard_detection_unit
PCWrite <= always0.DB_MAX_OUTPUT_PORT_TYPE
IF_IDWrite <= always0.DB_MAX_OUTPUT_PORT_TYPE
Stall <= always0.DB_MAX_OUTPUT_PORT_TYPE
MemRead_ex => always0.IN1
MemWrite_ex => always0.IN0
MemRead_id => always0.IN1
readData1_id[0] => Equal2.IN31
readData1_id[1] => Equal2.IN30
readData1_id[2] => Equal2.IN29
readData1_id[3] => Equal2.IN28
readData1_id[4] => Equal2.IN27
readData1_id[5] => Equal2.IN26
readData1_id[6] => Equal2.IN25
readData1_id[7] => Equal2.IN24
readData1_id[8] => Equal2.IN23
readData1_id[9] => Equal2.IN22
readData1_id[10] => Equal2.IN21
readData1_id[11] => Equal2.IN20
readData1_id[12] => Equal2.IN19
readData1_id[13] => Equal2.IN18
readData1_id[14] => Equal2.IN17
readData1_id[15] => Equal2.IN16
readData1_id[16] => Equal2.IN15
readData1_id[17] => Equal2.IN14
readData1_id[18] => Equal2.IN13
readData1_id[19] => Equal2.IN12
readData1_id[20] => Equal2.IN11
readData1_id[21] => Equal2.IN10
readData1_id[22] => Equal2.IN9
readData1_id[23] => Equal2.IN8
readData1_id[24] => Equal2.IN7
readData1_id[25] => Equal2.IN6
readData1_id[26] => Equal2.IN5
readData1_id[27] => Equal2.IN4
readData1_id[28] => Equal2.IN3
readData1_id[29] => Equal2.IN2
readData1_id[30] => Equal2.IN1
readData1_id[31] => Equal2.IN0
aluResult_ex[0] => Equal2.IN63
aluResult_ex[1] => Equal2.IN62
aluResult_ex[2] => Equal2.IN61
aluResult_ex[3] => Equal2.IN60
aluResult_ex[4] => Equal2.IN59
aluResult_ex[5] => Equal2.IN58
aluResult_ex[6] => Equal2.IN57
aluResult_ex[7] => Equal2.IN56
aluResult_ex[8] => Equal2.IN55
aluResult_ex[9] => Equal2.IN54
aluResult_ex[10] => Equal2.IN53
aluResult_ex[11] => Equal2.IN52
aluResult_ex[12] => Equal2.IN51
aluResult_ex[13] => Equal2.IN50
aluResult_ex[14] => Equal2.IN49
aluResult_ex[15] => Equal2.IN48
aluResult_ex[16] => Equal2.IN47
aluResult_ex[17] => Equal2.IN46
aluResult_ex[18] => Equal2.IN45
aluResult_ex[19] => Equal2.IN44
aluResult_ex[20] => Equal2.IN43
aluResult_ex[21] => Equal2.IN42
aluResult_ex[22] => Equal2.IN41
aluResult_ex[23] => Equal2.IN40
aluResult_ex[24] => Equal2.IN39
aluResult_ex[25] => Equal2.IN38
aluResult_ex[26] => Equal2.IN37
aluResult_ex[27] => Equal2.IN36
aluResult_ex[28] => Equal2.IN35
aluResult_ex[29] => Equal2.IN34
aluResult_ex[30] => Equal2.IN33
aluResult_ex[31] => Equal2.IN32
writeReg_ex[0] => Equal0.IN4
writeReg_ex[0] => Equal1.IN4
writeReg_ex[1] => Equal0.IN3
writeReg_ex[1] => Equal1.IN3
writeReg_ex[2] => Equal0.IN2
writeReg_ex[2] => Equal1.IN2
writeReg_ex[3] => Equal0.IN1
writeReg_ex[3] => Equal1.IN1
writeReg_ex[4] => Equal0.IN0
writeReg_ex[4] => Equal1.IN0
Rs_id[0] => Equal0.IN9
Rs_id[1] => Equal0.IN8
Rs_id[2] => Equal0.IN7
Rs_id[3] => Equal0.IN6
Rs_id[4] => Equal0.IN5
Rt_id[0] => Equal1.IN9
Rt_id[1] => Equal1.IN8
Rt_id[2] => Equal1.IN7
Rt_id[3] => Equal1.IN6
Rt_id[4] => Equal1.IN5


