
****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /opt/tools/xilinx/Vivado/2018.3/scripts/vivado_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/opt/tools/xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'lau' on host 'u0-lau' (Linux_x86_64 version 4.4.0-169-generic) on Sat Jan 25 13:48:01 PST 2020
INFO: [HLS 200-10] On os Ubuntu 16.04.5 LTS
INFO: [HLS 200-10] In directory '/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/msort/tmp/implement_16384'
INFO: [HLS 200-10] Creating and opening project '/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/msort/tmp/implement_16384/device'.
INFO: [HLS 200-10] Adding design file 'kernel.cpp' to the project
INFO: [HLS 200-10] Creating and opening solution '/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/msort/tmp/implement_16384/device/device'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [HLS 200-10] Setting target device to 'xcvu9p-fsgd2104-3-e'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.3ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'kernel.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 435.004 ; gain = 0.051 ; free physical = 48029 ; free virtual = 49817
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 435.004 ; gain = 0.051 ; free physical = 48029 ; free virtual = 49817
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 435.004 ; gain = 0.051 ; free physical = 48025 ; free virtual = 49814
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_remove__dmemclass_Node' into '__dst_alloc_list_pop__dmemclass_Node' (<stdin>:121) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_bucket_for_request__dmemclass_Node' into '__dst_alloc_malloc__dmemclass_Node' (<stdin>:145) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_node_for_index__dmemclass_Node' into '__dst_alloc_malloc__dmemclass_Node' (<stdin>:152) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_flip_parent_split__dmemclass_Node' into '__dst_alloc_malloc__dmemclass_Node' (<stdin>:153) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_clr_parent_split__dmemclass_Node' into '__dst_alloc_malloc__dmemclass_Node' (<stdin>:156) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_index_for_node__dmemclass_Node' into '__dst_alloc_malloc__dmemclass_Node' (<stdin>:159) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_push__dmemclass_Node' into '__dst_alloc_malloc__dmemclass_Node' (<stdin>:159) automatically.
INFO: [XFORM 203-602] Inlining function 'push' into 'process_top' (<stdin>:406) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 435.004 ; gain = 0.051 ; free physical = 48025 ; free virtual = 49814
INFO: [XFORM 203-102] Automatically partitioning small array '.str' completely based on array size.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_remove__dmemclass_Node' into '__dst_alloc_list_pop__dmemclass_Node' (<stdin>:121) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_node_for_index__dmemclass_Node' into '__dst_alloc_malloc__dmemclass_Node' (<stdin>:152) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_flip_parent_split__dmemclass_Node' into '__dst_alloc_malloc__dmemclass_Node' (<stdin>:153) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_clr_parent_split__dmemclass_Node' into '__dst_alloc_malloc__dmemclass_Node' (<stdin>:156) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_index_for_node__dmemclass_Node' into '__dst_alloc_malloc__dmemclass_Node' (<stdin>:159) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_push__dmemclass_Node' into '__dst_alloc_malloc__dmemclass_Node' (<stdin>:159) automatically.
INFO: [XFORM 203-602] Inlining function 'push' into 'process_top' (<stdin>:406) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_pop__dmemclass_Node' into '__dst_alloc_malloc__dmemclass_Node' (<stdin>:148) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 562.953 ; gain = 128.000 ; free physical = 48002 ; free virtual = 49793
WARNING: [XFORM 203-631] Renaming function '__dst_alloc_malloc__dmemclass_Node' to '__dst_alloc_malloc__' (<stdin>:79:10)
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'gmem' (<stdin>:406:5). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 562.953 ; gain = 128.000 ; free physical = 47968 ; free virtual = 49761
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'process_top' ...
WARNING: [SYN 201-103] Legalizing function name '__dst_alloc_malloc__' to 'p_dst_alloc_malloc_s'.
WARNING: [SYN 201-107] Renaming port name 'process_top/input' to 'process_top/input_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'process_top/output' to 'process_top/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_dst_alloc_malloc_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 11.5 seconds; current allocated memory: 109.102 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 109.552 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SortedMerge' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.48 seconds; current allocated memory: 110.336 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 111.060 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MergeSort' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.56 seconds; current allocated memory: 111.855 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 112.658 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'printList' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.45 seconds; current allocated memory: 112.787 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 112.929 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'process_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 113.115 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 113.466 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_dst_alloc_malloc_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_dst_alloc_malloc_s'.
INFO: [HLS 200-111]  Elapsed time: 0.51 seconds; current allocated memory: 114.288 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SortedMerge' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'SortedMerge'.
INFO: [HLS 200-111]  Elapsed time: 0.72 seconds; current allocated memory: 117.962 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MergeSort' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'MergeSort'.
INFO: [HLS 200-111]  Elapsed time: 1.11 seconds; current allocated memory: 124.064 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'printList' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'printList'.
INFO: [HLS 200-111]  Elapsed time: 0.94 seconds; current allocated memory: 129.408 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'process_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'process_top/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_top/n' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_top/input_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_top/output_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_top/fallback' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'process_top' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'g_fallback' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'return', 'n', 'input_r', 'output_r' and 'fallback' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'process_top'.
INFO: [HLS 200-111]  Elapsed time: 0.53 seconds; current allocated memory: 131.179 MB.
INFO: [RTMG 210-278] Implementing memory 'p_dst_alloc_malloc_s_p_dst_alloc_buckets_s_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'p_dst_alloc_malloc_s_p_dmemclass_Node_li_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'p_dst_alloc_malloc_s_p_dst_alloc_node_spl_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'SortedMerge_p_rect_packed_var_L5_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'SortedMerge_p_rect_packed_var_L5_3_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'MergeSort_p_rect_packed_var_L5_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'MergeSort_p_rect_packed_var_L5_76_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'process_top_p_dmemclass_Node_da_1_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'process_top_p_dmemclass_Node_da_ram (RAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:16 ; elapsed = 00:00:22 . Memory (MB): peak = 634.953 ; gain = 200.000 ; free physical = 47789 ; free virtual = 49641
INFO: [SYSC 207-301] Generating SystemC RTL for process_top.
INFO: [VHDL 208-304] Generating VHDL RTL for process_top.
INFO: [VLOG 209-307] Generating Verilog RTL for process_top.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/tools/xilinx/Vivado/2018.3/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Sat Jan 25 13:48:44 2020...
INFO: [IMPL 213-8] Starting RTL evaluation using Vivado ...

****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source run_vivado.tcl -notrace
create_project: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1370.156 ; gain = 2.016 ; free physical = 48280 ; free virtual = 50232
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/msort/tmp/implement_16384/device/device/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/tools/xilinx/Vivado/2018.3/data/ip'.
update_ip_catalog: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1370.156 ; gain = 0.000 ; free physical = 47824 ; free virtual = 49784
Wrote  : </home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/msort/tmp/implement_16384/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/bd_0.bd> 
</hls_inst/s_axi_control/Reg> is being mapped into </s_axi_control> at <0x00000000 [ 4K ]>
</m_axi_gmem/Reg> is being mapped into </hls_inst/Data_m_axi_gmem> at <0x44A00000 [ 64K ]>
WARNING: [BD 41-927] Following properties on pin /hls_inst/ap_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=bd_0_ap_clk_0 
Wrote  : </home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/msort/tmp/implement_16384/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/bd_0.bd> 
VHDL Output written to : /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/msort/tmp/implement_16384/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/synth/bd_0.v
VHDL Output written to : /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/msort/tmp/implement_16384/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/sim/bd_0.v
VHDL Output written to : /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/msort/tmp/implement_16384/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/hdl/bd_0_wrapper.v
Using BD top: bd_0_wrapper
INFO: [BD 41-1662] The design 'bd_0.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/msort/tmp/implement_16384/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/synth/bd_0.v
VHDL Output written to : /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/msort/tmp/implement_16384/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/sim/bd_0.v
VHDL Output written to : /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/msort/tmp/implement_16384/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/hdl/bd_0_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block hls_inst .
Exporting to file /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/msort/tmp/implement_16384/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/hw_handoff/bd_0.hwh
Generated Block Design Tcl file /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/msort/tmp/implement_16384/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/hw_handoff/bd_0_bd.tcl
Generated Hardware Definition File /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/msort/tmp/implement_16384/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/synth/bd_0.hwdef
[Sat Jan 25 13:49:15 2020] Launched bd_0_hls_inst_0_synth_1...
Run output will be captured here: /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/msort/tmp/implement_16384/device/device/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/runme.log
[Sat Jan 25 13:49:16 2020] Launched synth_1...
Run output will be captured here: /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/msort/tmp/implement_16384/device/device/impl/verilog/project.runs/synth_1/runme.log
[Sat Jan 25 13:49:16 2020] Waiting for synth_1 to finish...

*** Running vivado
    with args -log bd_0_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_0_wrapper.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source bd_0_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/msort/tmp/implement_16384/device/device/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/tools/xilinx/Vivado/2018.3/data/ip'.
update_ip_catalog: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1374.156 ; gain = 0.000 ; free physical = 41175 ; free virtual = 43414
Command: synth_design -top bd_0_wrapper -part xcvu9p-fsgd2104-3-e -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcvu9p'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcvu9p'
INFO: [Common 17-1540] The version limit for your license is '2019.12' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 1490344 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1493.090 ; gain = 77.000 ; free physical = 40866 ; free virtual = 43108
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bd_0_wrapper' [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/msort/tmp/implement_16384/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/hdl/bd_0_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'bd_0' [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/msort/tmp/implement_16384/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/synth/bd_0.v:13]
INFO: [Synth 8-6157] synthesizing module 'bd_0_hls_inst_0' [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/msort/tmp/implement_16384/device/device/impl/verilog/project.runs/synth_1/.Xil/Vivado-1489969-u0-lau/realtime/bd_0_hls_inst_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_hls_inst_0' (1#1) [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/msort/tmp/implement_16384/device/device/impl/verilog/project.runs/synth_1/.Xil/Vivado-1489969-u0-lau/realtime/bd_0_hls_inst_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_0' (2#1) [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/msort/tmp/implement_16384/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/synth/bd_0.v:13]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_wrapper' (3#1) [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/msort/tmp/implement_16384/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/hdl/bd_0_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1546.840 ; gain = 130.750 ; free physical = 40776 ; free virtual = 43018
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1546.840 ; gain = 130.750 ; free physical = 40817 ; free virtual = 43060
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1546.840 ; gain = 130.750 ; free physical = 40817 ; free virtual = 43060
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xcvu9p-fsgd2104-3-e
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/msort/tmp/implement_16384/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0/bd_0_hls_inst_0_in_context.xdc] for cell 'bd_0_i/hls_inst'
Finished Parsing XDC File [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/msort/tmp/implement_16384/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0/bd_0_hls_inst_0_in_context.xdc] for cell 'bd_0_i/hls_inst'
Parsing XDC File [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/msort/tmp/implement_16384/device/device/impl/verilog/process_top.xdc]
Finished Parsing XDC File [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/msort/tmp/implement_16384/device/device/impl/verilog/process_top.xdc]
Parsing XDC File [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/msort/tmp/implement_16384/device/device/impl/verilog/project.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/msort/tmp/implement_16384/device/device/impl/verilog/project.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2523.551 ; gain = 0.000 ; free physical = 38608 ; free virtual = 40850
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2523.551 ; gain = 0.000 ; free physical = 38605 ; free virtual = 40846
Constraint Validation Runtime : Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2523.551 ; gain = 0.000 ; free physical = 38583 ; free virtual = 40825
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:25 ; elapsed = 00:00:50 . Memory (MB): peak = 2523.551 ; gain = 1107.461 ; free physical = 38451 ; free virtual = 40710
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcvu9p-fsgd2104-3-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:25 ; elapsed = 00:00:50 . Memory (MB): peak = 2523.551 ; gain = 1107.461 ; free physical = 38451 ; free virtual = 40710
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for bd_0_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for bd_0_i/hls_inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:50 . Memory (MB): peak = 2523.551 ; gain = 1107.461 ; free physical = 38449 ; free virtual = 40709
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:25 ; elapsed = 00:00:51 . Memory (MB): peak = 2523.551 ; gain = 1107.461 ; free physical = 38445 ; free virtual = 40706
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 6840 (col length:120)
BRAMs: 4320 (col length: RAMB18 360 RAMB36 180)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:51 . Memory (MB): peak = 2523.551 ; gain = 1107.461 ; free physical = 38518 ; free virtual = 40678
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:49 ; elapsed = 00:01:53 . Memory (MB): peak = 2812.051 ; gain = 1395.961 ; free physical = 38062 ; free virtual = 40226
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:49 ; elapsed = 00:01:53 . Memory (MB): peak = 2812.051 ; gain = 1395.961 ; free physical = 38062 ; free virtual = 40226
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:49 ; elapsed = 00:01:53 . Memory (MB): peak = 2821.066 ; gain = 1404.977 ; free physical = 38062 ; free virtual = 40226
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:50 ; elapsed = 00:01:54 . Memory (MB): peak = 2821.066 ; gain = 1404.977 ; free physical = 38057 ; free virtual = 40221
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:50 ; elapsed = 00:01:54 . Memory (MB): peak = 2821.066 ; gain = 1404.977 ; free physical = 38057 ; free virtual = 40221
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:50 ; elapsed = 00:01:54 . Memory (MB): peak = 2821.066 ; gain = 1404.977 ; free physical = 38057 ; free virtual = 40221
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:50 ; elapsed = 00:01:54 . Memory (MB): peak = 2821.066 ; gain = 1404.977 ; free physical = 38057 ; free virtual = 40221
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:50 ; elapsed = 00:01:54 . Memory (MB): peak = 2821.066 ; gain = 1404.977 ; free physical = 38057 ; free virtual = 40221
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:50 ; elapsed = 00:01:54 . Memory (MB): peak = 2821.066 ; gain = 1404.977 ; free physical = 38057 ; free virtual = 40221
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------+----------+
|      |BlackBox name   |Instances |
+------+----------------+----------+
|1     |bd_0_hls_inst_0 |         1|
+------+----------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |bd_0_hls_inst_0 |     1|
+------+----------------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   208|
|2     |  bd_0_i |bd_0   |   208|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:50 ; elapsed = 00:01:54 . Memory (MB): peak = 2821.066 ; gain = 1404.977 ; free physical = 38057 ; free virtual = 40221
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:30 ; elapsed = 00:01:12 . Memory (MB): peak = 2821.066 ; gain = 428.266 ; free physical = 38083 ; free virtual = 40248
Synthesis Optimization Complete : Time (s): cpu = 00:00:50 ; elapsed = 00:01:54 . Memory (MB): peak = 2821.074 ; gain = 1404.977 ; free physical = 38094 ; free virtual = 40258
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2885.980 ; gain = 0.000 ; free physical = 37626 ; free virtual = 39790
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
20 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:53 ; elapsed = 00:01:57 . Memory (MB): peak = 2885.980 ; gain = 1511.824 ; free physical = 37667 ; free virtual = 39831
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2885.980 ; gain = 0.000 ; free physical = 37666 ; free virtual = 39831
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/msort/tmp/implement_16384/device/device/impl/verilog/project.runs/synth_1/bd_0_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file bd_0_wrapper_utilization_synth.rpt -pb bd_0_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Jan 25 13:55:04 2020...
[Sat Jan 25 13:55:05 2020] synth_1 finished
wait_on_run: Time (s): cpu = 00:03:24 ; elapsed = 00:05:49 . Memory (MB): peak = 1614.270 ; gain = 4.000 ; free physical = 39077 ; free virtual = 41239
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xcvu9p-fsgd2104-3-e
INFO: [Project 1-454] Reading design checkpoint '/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/msort/tmp/implement_16384/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0.dcp' for cell 'bd_0_i/hls_inst'
INFO: [Netlist 29-17] Analyzing 127 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xcvu9p-fsgd2104-3-e
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/msort/tmp/implement_16384/device/device/impl/verilog/process_top.xdc]
Finished Parsing XDC File [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/msort/tmp/implement_16384/device/device/impl/verilog/process_top.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2603.969 ; gain = 0.000 ; free physical = 37786 ; free virtual = 39946
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 35 instances were transformed.
  RAM16X1S => RAM32X1S (RAMS32): 35 instances

open_run: Time (s): cpu = 00:00:22 ; elapsed = 00:00:44 . Memory (MB): peak = 2603.969 ; gain = 989.699 ; free physical = 37783 ; free virtual = 39944
Running report: report_utilization -file ./report/process_top_utilization_synth.rpt
Contents of report file './report/process_top_utilization_synth.rpt' is as follows:
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Sat Jan 25 13:55:50 2020
| Host         : u0-lau running 64-bit Ubuntu 16.04.5 LTS
| Command      : report_utilization -file ./report/process_top_utilization_synth.rpt
| Design       : bd_0_wrapper
| Device       : xcvu9pfsgd2104-3
| Design State : Synthesized
-------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. BLOCKRAM
3. ARITHMETIC
4. I/O
5. CLOCK
6. ADVANCED
7. CONFIGURATION
8. Primitives
9. Black Boxes
10. Instantiated Netlists
11. SLR Connectivity
12. SLR Connectivity Matrix
13. SLR CLB Logic and Dedicated Block Utilization
14. SLR IO Utilization

1. CLB Logic
------------

+----------------------------+------+-------+-----------+-------+
|          Site Type         | Used | Fixed | Available | Util% |
+----------------------------+------+-------+-----------+-------+
| CLB LUTs*                  | 2982 |     0 |   1182240 |  0.25 |
|   LUT as Logic             | 2848 |     0 |   1182240 |  0.24 |
|   LUT as Memory            |  134 |     0 |    591840 |  0.02 |
|     LUT as Distributed RAM |   35 |     0 |           |       |
|     LUT as Shift Register  |   99 |     0 |           |       |
| CLB Registers              | 2994 |     0 |   2364480 |  0.13 |
|   Register as Flip Flop    | 2994 |     0 |   2364480 |  0.13 |
|   Register as Latch        |    0 |     0 |   2364480 |  0.00 |
| CARRY8                     |   90 |     0 |    147780 |  0.06 |
| F7 Muxes                   |    2 |     0 |    591120 | <0.01 |
| F8 Muxes                   |    0 |     0 |    295560 |  0.00 |
| F9 Muxes                   |    0 |     0 |    147780 |  0.00 |
+----------------------------+------+-------+-----------+-------+
* Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis, if not already completed, for a more realistic count.


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 0     |          Yes |           - |          Set |
| 0     |          Yes |           - |        Reset |
| 11    |          Yes |         Set |            - |
| 2983  |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. BLOCKRAM
-----------

+-------------------+-------+-------+-----------+-------+
|     Site Type     |  Used | Fixed | Available | Util% |
+-------------------+-------+-------+-----------+-------+
| Block RAM Tile    | 361.5 |     0 |      2160 | 16.74 |
|   RAMB36/FIFO*    |   353 |     0 |      2160 | 16.34 |
|     RAMB36E2 only |   353 |       |           |       |
|   RAMB18          |    17 |     0 |      4320 |  0.39 |
|     RAMB18E2 only |    17 |       |           |       |
| URAM              |     0 |     0 |       960 |  0.00 |
+-------------------+-------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


3. ARITHMETIC
-------------

+-----------+------+-------+-----------+-------+
| Site Type | Used | Fixed | Available | Util% |
+-----------+------+-------+-----------+-------+
| DSPs      |    0 |     0 |      6840 |  0.00 |
+-----------+------+-------+-----------+-------+


4. I/O
------

+------------+------+-------+-----------+-------+
|  Site Type | Used | Fixed | Available | Util% |
+------------+------+-------+-----------+-------+
| Bonded IOB |    0 |     0 |       676 |  0.00 |
+------------+------+-------+-----------+-------+


5. CLOCK
--------

+----------------------+------+-------+-----------+-------+
|       Site Type      | Used | Fixed | Available | Util% |
+----------------------+------+-------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    0 |     0 |      1800 |  0.00 |
|   BUFGCE             |    0 |     0 |       720 |  0.00 |
|   BUFGCE_DIV         |    0 |     0 |       120 |  0.00 |
|   BUFG_GT            |    0 |     0 |       720 |  0.00 |
|   BUFGCTRL*          |    0 |     0 |       240 |  0.00 |
| PLL                  |    0 |     0 |        60 |  0.00 |
| MMCM                 |    0 |     0 |        30 |  0.00 |
+----------------------+------+-------+-----------+-------+
* Note: Each used BUFGCTRL counts as two global buffer resources. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


6. ADVANCED
-----------

+-----------------+------+-------+-----------+-------+
|    Site Type    | Used | Fixed | Available | Util% |
+-----------------+------+-------+-----------+-------+
| CMACE4          |    0 |     0 |         9 |  0.00 |
| GTYE4_CHANNEL   |    0 |     0 |        76 |  0.00 |
| GTYE4_COMMON    |    0 |     0 |        19 |  0.00 |
| ILKNE4          |    0 |     0 |         9 |  0.00 |
| OBUFDS_GTE4     |    0 |     0 |        38 |  0.00 |
| OBUFDS_GTE4_ADV |    0 |     0 |        38 |  0.00 |
| PCIE40E4        |    0 |     0 |         6 |  0.00 |
| SYSMONE4        |    0 |     0 |         3 |  0.00 |
+-----------------+------+-------+-----------+-------+


7. CONFIGURATION
----------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |        12 |  0.00 |
| DNA_PORTE2  |    0 |     0 |         3 |  0.00 |
| EFUSE_USR   |    0 |     0 |         3 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |         3 |  0.00 |
| ICAPE3      |    0 |     0 |         6 |  0.00 |
| MASTER_JTAG |    0 |     0 |         3 |  0.00 |
| STARTUPE3   |    0 |     0 |         3 |  0.00 |
+-------------+------+-------+-----------+-------+


8. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| FDRE     | 2983 |            Register |
| LUT3     |  920 |                 CLB |
| LUT4     |  784 |                 CLB |
| LUT6     |  756 |                 CLB |
| LUT5     |  573 |                 CLB |
| RAMB36E2 |  353 |           Block Ram |
| LUT2     |  275 |                 CLB |
| LUT1     |  126 |                 CLB |
| SRL16E   |   99 |                 CLB |
| CARRY8   |   90 |                 CLB |
| RAMS32   |   35 |                 CLB |
| RAMB18E2 |   17 |           Block Ram |
| FDSE     |   11 |            Register |
| MUXF7    |    2 |                 CLB |
+----------+------+---------------------+


9. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


10. Instantiated Netlists
-------------------------

+-----------------+------+
|     Ref Name    | Used |
+-----------------+------+
| bd_0_hls_inst_0 |    1 |
+-----------------+------+


11. SLR Connectivity
--------------------

+----------------------------------+------+-------+-----------+-------+
|                                  | Used | Fixed | Available | Util% |
+----------------------------------+------+-------+-----------+-------+
| SLR2 <-> SLR1                    |    0 |       |     17280 |  0.00 |
|   SLR1 -> SLR2                   |    0 |       |           |  0.00 |
|     Using TX_REG only            |    0 |     0 |           |       |
|     Using RX_REG only            |    0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
|   SLR2 -> SLR1                   |    0 |       |           |  0.00 |
|     Using TX_REG only            |    0 |     0 |           |       |
|     Using RX_REG only            |    0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
| SLR1 <-> SLR0                    |    0 |       |     17280 |  0.00 |
|   SLR0 -> SLR1                   |    0 |       |           |  0.00 |
|     Using TX_REG only            |    0 |     0 |           |       |
|     Using RX_REG only            |    0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
|   SLR1 -> SLR0                   |    0 |       |           |  0.00 |
|     Using TX_REG only            |    0 |     0 |           |       |
|     Using RX_REG only            |    0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
+----------------------------------+------+-------+-----------+-------+
| Total SLLs Used                  |    0 |       |           |       |
+----------------------------------+------+-------+-----------+-------+


12. SLR Connectivity Matrix
---------------------------

+------+------+------+------+
|      | SLR2 | SLR1 | SLR0 |
+------+------+------+------+
| SLR2 |    0 |    0 |    0 |
| SLR1 |    0 |    0 |    0 |
| SLR0 |    0 |    0 |    0 |
+------+------+------+------+


13. SLR CLB Logic and Dedicated Block Utilization
-------------------------------------------------

+----------------------------+------+------+------+--------+--------+--------+
|          Site Type         | SLR0 | SLR1 | SLR2 | SLR0 % | SLR1 % | SLR2 % |
+----------------------------+------+------+------+--------+--------+--------+
| CLB                        |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
|   CLBL                     |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
|   CLBM                     |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| CLB LUTs                   |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
|   LUT as Logic             |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
|   LUT as Memory            |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
|     LUT as Distributed RAM |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
|     LUT as Shift Register  |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| CLB Registers              |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| CARRY8                     |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| F7 Muxes                   |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| F8 Muxes                   |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| F9 Muxes                   |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| Block RAM Tile             |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
|   RAMB36/FIFO              |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
|   RAMB18                   |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| URAM                       |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| DSPs                       |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| PLL                        |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| MMCM                       |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| Unique Control Sets        |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
+----------------------------+------+------+------+--------+--------+--------+
* Note: Available Control Sets based on CLB Registers / 8


14. SLR IO Utilization
----------------------

+-----------+-------------+---------+--------------+----------+--------------+----------+-----+
| SLR Index | Bonded IOBs | (%)IOBs | Bonded IPADs | (%)IPADs | Bonded OPADs | (%)OPADs | GTs |
+-----------+-------------+---------+--------------+----------+--------------+----------+-----+
| SLR2      |           0 |    0.00 |            0 |     0.00 |            0 |     0.00 |   0 |
| SLR1      |           0 |    0.00 |            0 |     0.00 |            0 |     0.00 |   0 |
| SLR0      |           0 |    0.00 |            0 |     0.00 |            0 |     0.00 |   0 |
+-----------+-------------+---------+--------------+----------+--------------+----------+-----+
| Total     |           0 |         |            0 |          |            0 |          |   0 |
+-----------+-------------+---------+--------------+----------+--------------+----------+-----+



Running report: report_timing_summary -file ./report/process_top_timing_synth.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
report_timing_summary: Time (s): cpu = 00:01:16 ; elapsed = 00:01:45 . Memory (MB): peak = 4148.340 ; gain = 1544.371 ; free physical = 37670 ; free virtual = 39846
Contents of report file './report/process_top_timing_synth.rpt' is as follows:
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date              : Sat Jan 25 13:57:35 2020
| Host              : u0-lau running 64-bit Ubuntu 16.04.5 LTS
| Command           : report_timing_summary -file ./report/process_top_timing_synth.rpt
| Design            : bd_0_wrapper
| Device            : xcvu9p-fsgd2104
| Speed File        : -3  PRODUCTION 1.23 10-29-2018
| Temperature Grade : E
-----------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 94 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 148 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.331        0.000                      0                13921        0.056        0.000                      0                13921        1.155        0.000                       0                  3546  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
ap_clk  {0.000 1.650}        3.300           303.030         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              0.331        0.000                      0                13921        0.056        0.000                      0                13921        1.155        0.000                       0                  3546  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.331ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.056ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.155ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.331ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/p_dmemclass_Node_da_U/process_top_p_dmemclass_Node_da_ram_U/ram_reg_0_36/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.678ns  (logic 1.161ns (43.353%)  route 1.517ns (56.647%))
  Logic Levels:           6  (LUT2=1 LUT5=2 LUT6=3)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3545, unset)         0.000     0.000    bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ap_clk
                         RAMB36E2                                     r  bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E2 (Prop_RAMB36E2_CLKARDCLK_DOUTADOUT[1])
                                                      0.886     0.886 r  bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_1/DOUTADOUT[1]
                         net (fo=10, unplaced)        0.262     1.148    bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/q0[3]
                         LUT6 (Prop_LUT6_I1_O)        0.115     1.263 r  bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_0_i_77/O
                         net (fo=11, unplaced)        0.223     1.486    bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_0_i_77_n_3
                         LUT2 (Prop_LUT2_I0_O)        0.032     1.518 r  bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_0_i_26/O
                         net (fo=17, unplaced)        0.190     1.708    bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_U/SortedMerge_p_rect_packed_var_L5_ram_U/ADDRBWRADDR[2]
                         LUT6 (Prop_LUT6_I0_O)        0.032     1.740 r  bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_0_i_104/O
                         net (fo=1, unplaced)         0.187     1.927    bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/p_rect_packed_var_L5_U/MergeSort_p_rect_packed_var_L5_ram_U/grp_SortedMerge_fu_541_p_dmemclass_Node_da_address0[5]
                         LUT5 (Prop_LUT5_I4_O)        0.032     1.959 r  bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/p_rect_packed_var_L5_U/MergeSort_p_rect_packed_var_L5_ram_U/ram_reg_0_0_i_79/O
                         net (fo=1, unplaced)         0.187     2.146    bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/p_rect_packed_var_L5_72_U/MergeSort_p_rect_packed_var_L5_ram_U/ram_reg_0_36_1
                         LUT5 (Prop_LUT5_I4_O)        0.032     2.178 r  bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/p_rect_packed_var_L5_72_U/MergeSort_p_rect_packed_var_L5_ram_U/ram_reg_0_0_i_36/O
                         net (fo=3, unplaced)         0.193     2.371    bd_0_i/hls_inst/inst/grp_printList_fu_203/grp_MergeSort_fu_180_p_dmemclass_Node_da_address0[2]
                         LUT6 (Prop_LUT6_I5_O)        0.032     2.403 r  bd_0_i/hls_inst/inst/grp_printList_fu_203/ram_reg_0_36_i_10/O
                         net (fo=28, unplaced)        0.275     2.678    bd_0_i/hls_inst/inst/p_dmemclass_Node_da_U/process_top_p_dmemclass_Node_da_ram_U/ram_reg_0_36_0[6]
                         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemclass_Node_da_U/process_top_p_dmemclass_Node_da_ram_U/ram_reg_0_36/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=3545, unset)         0.000     3.300    bd_0_i/hls_inst/inst/p_dmemclass_Node_da_U/process_top_p_dmemclass_Node_da_ram_U/ap_clk
                         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemclass_Node_da_U/process_top_p_dmemclass_Node_da_ram_U/ram_reg_0_36/CLKARDCLK
                         clock pessimism              0.000     3.300    
                         clock uncertainty           -0.035     3.265    
                         RAMB36E2 (Setup_RAMB36E2_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.256     3.009    bd_0_i/hls_inst/inst/p_dmemclass_Node_da_U/process_top_p_dmemclass_Node_da_ram_U/ram_reg_0_36
  -------------------------------------------------------------------
                         required time                          3.009    
                         arrival time                          -2.678    
  -------------------------------------------------------------------
                         slack                                  0.331    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/p_rect_packed_top_L5_fu_72_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/p_rect_packed_var_L5_76_U/MergeSort_p_rect_packed_var_L5_76_ram_U/ram_reg_0_15_0_0/SP/ADR3
                            (rising edge-triggered cell RAMS32 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.118ns  (logic 0.039ns (33.051%)  route 0.079ns (66.949%))
  Logic Levels:           0  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3545, unset)         0.000     0.000    bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/p_rect_packed_top_L5_fu_72_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.039     0.039 r  bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/p_rect_packed_top_L5_fu_72_reg[3]/Q
                         net (fo=25, unplaced)        0.079     0.118    bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/p_rect_packed_var_L5_76_U/MergeSort_p_rect_packed_var_L5_76_ram_U/ram_reg_0_15_0_0/A3
                         RAMS32                                       r  bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/p_rect_packed_var_L5_76_U/MergeSort_p_rect_packed_var_L5_76_ram_U/ram_reg_0_15_0_0/SP/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3545, unset)         0.000     0.000    bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/p_rect_packed_var_L5_76_U/MergeSort_p_rect_packed_var_L5_76_ram_U/ram_reg_0_15_0_0/WCLK
                         RAMS32                                       r  bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/p_rect_packed_var_L5_76_U/MergeSort_p_rect_packed_var_L5_76_ram_U/ram_reg_0_15_0_0/SP/CLK
                         clock pessimism              0.000     0.000    
                         RAMS32 (Hold_RAMS32_CLK_ADR3)
                                                      0.062     0.062    bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/p_rect_packed_var_L5_76_U/MergeSort_p_rect_packed_var_L5_76_ram_U/ram_reg_0_15_0_0/SP
  -------------------------------------------------------------------
                         required time                         -0.062    
                         arrival time                           0.118    
  -------------------------------------------------------------------
                         slack                                  0.056    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 1.650 }
Period(ns):         3.300
Sources:            { ap_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.392         3.300       1.908                bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_27/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.495         1.650       1.155                bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_27/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.495         1.650       1.155                bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_27/CLKARDCLK




Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4148.340 ; gain = 0.000 ; free physical = 37666 ; free virtual = 39842
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4180.355 ; gain = 0.000 ; free physical = 37643 ; free virtual = 39829
[Sat Jan 25 13:57:40 2020] Launched impl_1...
Run output will be captured here: /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/msort/tmp/implement_16384/device/device/impl/verilog/project.runs/impl_1/runme.log
[Sat Jan 25 13:57:40 2020] Waiting for impl_1 to finish...

*** Running vivado
    with args -log bd_0_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source bd_0_wrapper.tcl -notrace


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source bd_0_wrapper.tcl -notrace
Command: open_checkpoint /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/msort/tmp/implement_16384/device/device/impl/verilog/project.runs/impl_1/bd_0_wrapper.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.18 . Memory (MB): peak = 1328.609 ; gain = 0.000 ; free physical = 36923 ; free virtual = 39182
INFO: [Netlist 29-17] Analyzing 127 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xcvu9p-fsgd2104-3-e
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2616.445 ; gain = 0.000 ; free physical = 39388 ; free virtual = 41704
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 35 instances were transformed.
  RAM16X1S => RAM32X1S (RAMS32): 35 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2018.3 (64-bit) build 2405991
open_checkpoint: Time (s): cpu = 00:00:28 ; elapsed = 00:00:59 . Memory (MB): peak = 2616.445 ; gain = 1287.836 ; free physical = 39387 ; free virtual = 41703
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/msort/tmp/implement_16384/device/device/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/tools/xilinx/Vivado/2018.3/data/ip'.
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xcvu9p'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvu9p'
INFO: [Common 17-1540] The version limit for your license is '2019.12' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2775.160 ; gain = 88.031 ; free physical = 40529 ; free virtual = 42854

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 1261dbead

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2775.160 ; gain = 0.000 ; free physical = 40496 ; free virtual = 42821

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1207 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: ec7bf8e3

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.79 . Memory (MB): peak = 2826.156 ; gain = 24.012 ; free physical = 40456 ; free virtual = 42796
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 8 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: fc0d1228

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.94 . Memory (MB): peak = 2826.156 ; gain = 24.012 ; free physical = 40455 ; free virtual = 42796
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: a58810c1

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2826.156 ; gain = 24.012 ; free physical = 40463 ; free virtual = 42805
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: a58810c1

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2826.156 ; gain = 24.012 ; free physical = 40462 ; free virtual = 42805
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: da7ed105

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2826.156 ; gain = 24.012 ; free physical = 40450 ; free virtual = 42800
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: da7ed105

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2826.156 ; gain = 24.012 ; free physical = 40449 ; free virtual = 42783
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               8  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2826.156 ; gain = 0.000 ; free physical = 40448 ; free virtual = 42783
Ending Logic Optimization Task | Checksum: da7ed105

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2826.156 ; gain = 24.012 ; free physical = 40448 ; free virtual = 42783

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.331 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 370 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 740
Ending PowerOpt Patch Enables Task | Checksum: da7ed105

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 4541.652 ; gain = 0.000 ; free physical = 40399 ; free virtual = 42611
Ending Power Optimization Task | Checksum: da7ed105

Time (s): cpu = 00:01:39 ; elapsed = 00:01:55 . Memory (MB): peak = 4541.652 ; gain = 1715.496 ; free physical = 40421 ; free virtual = 42633

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: da7ed105

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4541.652 ; gain = 0.000 ; free physical = 40421 ; free virtual = 42633

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4541.652 ; gain = 0.000 ; free physical = 40421 ; free virtual = 42633
Ending Netlist Obfuscation Task | Checksum: da7ed105

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4541.652 ; gain = 0.000 ; free physical = 40421 ; free virtual = 42633
INFO: [Common 17-83] Releasing license: Implementation
36 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:01:47 ; elapsed = 00:02:04 . Memory (MB): peak = 4541.652 ; gain = 1903.457 ; free physical = 40421 ; free virtual = 42632
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4541.652 ; gain = 0.000 ; free physical = 40421 ; free virtual = 42633
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4541.652 ; gain = 0.000 ; free physical = 40369 ; free virtual = 42592
INFO: [Common 17-1381] The checkpoint '/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/msort/tmp/implement_16384/device/device/impl/verilog/project.runs/impl_1/bd_0_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:16 ; elapsed = 00:00:07 . Memory (MB): peak = 4541.652 ; gain = 0.000 ; free physical = 41065 ; free virtual = 43299
INFO: [runtcl-4] Executing : report_drc -file bd_0_wrapper_drc_opted.rpt -pb bd_0_wrapper_drc_opted.pb -rpx bd_0_wrapper_drc_opted.rpx
Command: report_drc -file bd_0_wrapper_drc_opted.rpt -pb bd_0_wrapper_drc_opted.pb -rpx bd_0_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/msort/tmp/implement_16384/device/device/impl/verilog/project.runs/impl_1/bd_0_wrapper_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 4541.652 ; gain = 0.000 ; free physical = 43607 ; free virtual = 45822
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xcvu9p'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvu9p'
INFO: [Common 17-1540] The version limit for your license is '2019.12' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4541.652 ; gain = 0.000 ; free physical = 43255 ; free virtual = 45470
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 289e9c73

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 4541.652 ; gain = 0.000 ; free physical = 43255 ; free virtual = 45469
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4541.652 ; gain = 0.000 ; free physical = 43253 ; free virtual = 45467

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 65eb4d1d

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 4541.652 ; gain = 0.000 ; free physical = 43040 ; free virtual = 45255

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: b755159f

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 4541.652 ; gain = 0.000 ; free physical = 42861 ; free virtual = 45075

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: b755159f

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 4541.652 ; gain = 0.000 ; free physical = 42864 ; free virtual = 45077
Phase 1 Placer Initialization | Checksum: b755159f

Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 4541.652 ; gain = 0.000 ; free physical = 42863 ; free virtual = 45076

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 13bbcc7ca

Time (s): cpu = 00:00:35 ; elapsed = 00:00:20 . Memory (MB): peak = 4541.652 ; gain = 0.000 ; free physical = 43945 ; free virtual = 46158

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-76] Pass 1. Identified 2 candidate nets for fanout optimization.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/ap_CS_fsm_reg[11]_rep_n_3. Replicated 7 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/ap_CS_fsm_reg[15]_rep_n_3. Replicated 5 times.
INFO: [Physopt 32-232] Optimized 2 nets. Created 12 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 2 nets or cells. Created 12 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4541.652 ; gain = 0.000 ; free physical = 44160 ; free virtual = 46648
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_191/ap_CS_fsm_reg[9]_3[4] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_191/ram_reg_0_18_i_3 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/p_rect_packed_var_L5_73_U/MergeSort_p_rect_packed_var_L5_ram_U/ap_CS_fsm_reg[9]_0[5] could not be optimized because driver bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/p_rect_packed_var_L5_73_U/MergeSort_p_rect_packed_var_L5_ram_U/ram_reg_0_18_i_2 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_printList_fu_203/ap_CS_fsm_reg[9][3] could not be optimized because driver bd_0_i/hls_inst/inst/grp_printList_fu_203/ram_reg_0_18_i_4 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/p_rect_packed_var_L5_73_U/MergeSort_p_rect_packed_var_L5_ram_U/ap_CS_fsm_reg[9]_0[3] could not be optimized because driver bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/p_rect_packed_var_L5_73_U/MergeSort_p_rect_packed_var_L5_ram_U/ram_reg_0_18_i_6 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/p_rect_packed_var_L5_73_U/MergeSort_p_rect_packed_var_L5_ram_U/ap_CS_fsm_reg[9]_0[4] could not be optimized because driver bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/p_rect_packed_var_L5_73_U/MergeSort_p_rect_packed_var_L5_ram_U/ram_reg_0_18_i_5 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ADDRBWRADDR[13] could not be optimized because driver bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_0_i_19 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ADDRBWRADDR[14] could not be optimized because driver bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_0_i_18 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_191/ap_CS_fsm_reg[9]_1[4] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_191/ram_reg_0_36_i_3 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/p_rect_packed_var_L5_73_U/MergeSort_p_rect_packed_var_L5_ram_U/ap_CS_fsm_reg[9]_1[5] could not be optimized because driver bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/p_rect_packed_var_L5_73_U/MergeSort_p_rect_packed_var_L5_ram_U/ram_reg_0_0_i_2__2 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ADDRBWRADDR[12] could not be optimized because driver bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_0_i_20 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/p_rect_packed_var_L5_73_U/MergeSort_p_rect_packed_var_L5_ram_U/ap_CS_fsm_reg[9][5] could not be optimized because driver bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/p_rect_packed_var_L5_73_U/MergeSort_p_rect_packed_var_L5_ram_U/ram_reg_0_36_i_2 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_191/ap_CS_fsm_reg[9]_4[4] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_191/ram_reg_0_0_i_3__1 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/p_rect_packed_var_L5_73_U/MergeSort_p_rect_packed_var_L5_ram_U/ap_CS_fsm_reg[9]_0[2] could not be optimized because driver bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/p_rect_packed_var_L5_73_U/MergeSort_p_rect_packed_var_L5_ram_U/ram_reg_0_18_i_7 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/p_rect_packed_var_L5_73_U/MergeSort_p_rect_packed_var_L5_ram_U/ap_CS_fsm_reg[9][4] could not be optimized because driver bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/p_rect_packed_var_L5_73_U/MergeSort_p_rect_packed_var_L5_ram_U/ram_reg_0_36_i_5 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_printList_fu_203/ADDRARDADDR[3] could not be optimized because driver bd_0_i/hls_inst/inst/grp_printList_fu_203/ram_reg_0_36_i_4 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/p_rect_packed_var_L5_73_U/MergeSort_p_rect_packed_var_L5_ram_U/ap_CS_fsm_reg[9]_1[3] could not be optimized because driver bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/p_rect_packed_var_L5_73_U/MergeSort_p_rect_packed_var_L5_ram_U/ram_reg_0_0_i_6__0 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_printList_fu_203/ap_CS_fsm_reg[9]_0[3] could not be optimized because driver bd_0_i/hls_inst/inst/grp_printList_fu_203/ram_reg_0_0_i_4__1 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ADDRBWRADDR[7] could not be optimized because driver bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_0_i_25 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_191/ap_CS_fsm_reg[9]_3[3] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_191/ram_reg_0_18_i_9 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/p_rect_packed_var_L5_73_U/MergeSort_p_rect_packed_var_L5_ram_U/ap_CS_fsm_reg[9][3] could not be optimized because driver bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/p_rect_packed_var_L5_73_U/MergeSort_p_rect_packed_var_L5_ram_U/ram_reg_0_36_i_6 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/p_rect_packed_var_L5_73_U/MergeSort_p_rect_packed_var_L5_ram_U/ap_CS_fsm_reg[9]_1[4] could not be optimized because driver bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/p_rect_packed_var_L5_73_U/MergeSort_p_rect_packed_var_L5_ram_U/ram_reg_0_0_i_5__0 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ADDRBWRADDR[11] could not be optimized because driver bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_0_i_21 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/p_rect_packed_var_L5_73_U/MergeSort_p_rect_packed_var_L5_ram_U/ap_CS_fsm_reg[9]_0[1] could not be optimized because driver bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/p_rect_packed_var_L5_73_U/MergeSort_p_rect_packed_var_L5_ram_U/ram_reg_0_18_i_8 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_191/ap_CS_fsm_reg[9]_3[2] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_191/ram_reg_0_18_i_11 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ADDRBWRADDR[6] could not be optimized because driver bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_0_i_26 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_printList_fu_203/ap_CS_fsm_reg[9][2] could not be optimized because driver bd_0_i/hls_inst/inst/grp_printList_fu_203/ram_reg_0_18_i_10 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ADDRBWRADDR[5] could not be optimized because driver bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_0_i_27 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ADDRBWRADDR[10] could not be optimized because driver bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_0_i_22 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ADDRBWRADDR[9] could not be optimized because driver bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_0_i_23 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_printList_fu_203/ap_CS_fsm_reg[9][1] could not be optimized because driver bd_0_i/hls_inst/inst/grp_printList_fu_203/ram_reg_0_18_i_13 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ADDRBWRADDR[8] could not be optimized because driver bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_0_i_24 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/addr1[1] could not be optimized because driver bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_16_i_31 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_printList_fu_203/ap_CS_fsm_reg[9][0] could not be optimized because driver bd_0_i/hls_inst/inst/grp_printList_fu_203/ram_reg_0_18_i_15 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/p_rect_packed_var_L5_73_U/MergeSort_p_rect_packed_var_L5_ram_U/ap_CS_fsm_reg[9][2] could not be optimized because driver bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/p_rect_packed_var_L5_73_U/MergeSort_p_rect_packed_var_L5_ram_U/ram_reg_0_36_i_7 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ADDRBWRADDR[3] could not be optimized because driver bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_0_i_29 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ADDRBWRADDR[4] could not be optimized because driver bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_0_i_28 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/p_rect_packed_var_L5_73_U/MergeSort_p_rect_packed_var_L5_ram_U/ap_CS_fsm_reg[9]_0[0] could not be optimized because driver bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/p_rect_packed_var_L5_73_U/MergeSort_p_rect_packed_var_L5_ram_U/ram_reg_0_18_i_12 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/p_rect_packed_var_L5_73_U/MergeSort_p_rect_packed_var_L5_ram_U/ap_CS_fsm_reg[9]_1[2] could not be optimized because driver bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/p_rect_packed_var_L5_73_U/MergeSort_p_rect_packed_var_L5_ram_U/ram_reg_0_0_i_7__0 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_191/ap_CS_fsm_reg[9]_3[1] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_191/ram_reg_0_18_i_14 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_191/ap_CS_fsm_reg[9]_1[3] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_191/ram_reg_0_36_i_9 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_191/ap_CS_fsm_reg[9]_1[2] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_191/ram_reg_0_36_i_11 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_191/ap_CS_fsm_reg[9]_4[2] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_191/ram_reg_0_0_i_11__0 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/p_rect_packed_var_L5_73_U/MergeSort_p_rect_packed_var_L5_ram_U/ap_CS_fsm_reg[9][1] could not be optimized because driver bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/p_rect_packed_var_L5_73_U/MergeSort_p_rect_packed_var_L5_ram_U/ram_reg_0_36_i_8 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ADDRBWRADDR[2] could not be optimized because driver bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_0_i_30 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_printList_fu_203/ADDRARDADDR[2] could not be optimized because driver bd_0_i/hls_inst/inst/grp_printList_fu_203/ram_reg_0_36_i_10 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/p_rect_packed_var_L5_73_U/MergeSort_p_rect_packed_var_L5_ram_U/ap_CS_fsm_reg[9]_1[1] could not be optimized because driver bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/p_rect_packed_var_L5_73_U/MergeSort_p_rect_packed_var_L5_ram_U/ram_reg_0_0_i_8__0 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_191/ap_CS_fsm_reg[9]_4[3] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_191/ram_reg_0_0_i_9__0 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_printList_fu_203/ap_CS_fsm_reg[9]_0[2] could not be optimized because driver bd_0_i/hls_inst/inst/grp_printList_fu_203/ram_reg_0_0_i_10__0 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_191/ap_CS_fsm_reg[9]_3[0] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_191/ram_reg_0_18_i_16 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_printList_fu_203/ADDRARDADDR[1] could not be optimized because driver bd_0_i/hls_inst/inst/grp_printList_fu_203/ram_reg_0_36_i_13 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_printList_fu_203/ADDRARDADDR[0] could not be optimized because driver bd_0_i/hls_inst/inst/grp_printList_fu_203/ram_reg_0_36_i_15 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_printList_fu_203/ap_CS_fsm_reg[9]_0[1] could not be optimized because driver bd_0_i/hls_inst/inst/grp_printList_fu_203/ram_reg_0_0_i_13__2 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/p_rect_packed_var_L5_73_U/MergeSort_p_rect_packed_var_L5_ram_U/ap_CS_fsm_reg[9][0] could not be optimized because driver bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/p_rect_packed_var_L5_73_U/MergeSort_p_rect_packed_var_L5_ram_U/ram_reg_0_36_i_12 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_printList_fu_203/ap_CS_fsm_reg[9]_0[0] could not be optimized because driver bd_0_i/hls_inst/inst/grp_printList_fu_203/ram_reg_0_0_i_15__2 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/p_rect_packed_var_L5_73_U/MergeSort_p_rect_packed_var_L5_ram_U/ap_CS_fsm_reg[9]_1[0] could not be optimized because driver bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/p_rect_packed_var_L5_73_U/MergeSort_p_rect_packed_var_L5_ram_U/ram_reg_0_0_i_12__0 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_191/ap_CS_fsm_reg[9]_4[1] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_191/ram_reg_0_0_i_14__2 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_191/ap_CS_fsm_reg[9]_1[1] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_191/ram_reg_0_36_i_14 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_191/ap_CS_fsm_reg[9]_1[0] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_191/ram_reg_0_36_i_16 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_191/ap_CS_fsm_reg[9]_4[0] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_191/ram_reg_0_0_i_16__2 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/addr1[14] could not be optimized because driver bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_16_i_18 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/ap_CS_fsm_reg[1]_0 could not be optimized because driver bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/ram_reg_0_18_i_1__1 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_5_U/SortedMerge_p_rect_packed_var_L5_ram_U/p_rect_packed_var_L5_5_address0[11] could not be optimized because driver bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_5_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_i_4__4 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_191/p_dmemclass_Node_li_1_U/p_dst_alloc_malloc_s_p_dmemclass_Node_li_ram_U/ADDRARDADDR[4] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_191/p_dmemclass_Node_li_1_U/p_dst_alloc_malloc_s_p_dmemclass_Node_li_ram_U/ram_reg_0_0_i_11__2 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_191/ap_CS_fsm_reg[9]_2[1] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_191/ram_reg_0_16_i_3 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_6_U/SortedMerge_p_rect_packed_var_L5_ram_U/p_rect_packed_var_L5_6_address0[11] could not be optimized because driver bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_6_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_i_4__3 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/addr1[13] could not be optimized because driver bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_16_i_19 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/addr1[8] could not be optimized because driver bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_16_i_24 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/addr1[11] could not be optimized because driver bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_16_i_21 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/addr1[12] could not be optimized because driver bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_16_i_20 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_191/p_dmemclass_Node_li_1_U/p_dst_alloc_malloc_s_p_dmemclass_Node_li_ram_U/ADDRARDADDR[1] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_191/p_dmemclass_Node_li_1_U/p_dst_alloc_malloc_s_p_dmemclass_Node_li_ram_U/ram_reg_0_0_i_15 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_191/p_dmemclass_Node_li_1_U/p_dst_alloc_malloc_s_p_dmemclass_Node_li_ram_U/ADDRARDADDR[13] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_191/p_dmemclass_Node_li_1_U/p_dst_alloc_malloc_s_p_dmemclass_Node_li_ram_U/ram_reg_0_0_i_2 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_6_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_18_i_4__1_n_3 could not be optimized because driver bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_6_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_18_i_4__1 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_191/p_dmemclass_Node_li_1_U/p_dst_alloc_malloc_s_p_dmemclass_Node_li_ram_U/ADDRARDADDR[6] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_191/p_dmemclass_Node_li_1_U/p_dst_alloc_malloc_s_p_dmemclass_Node_li_ram_U/ram_reg_0_0_i_9__2 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_5_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_18_i_4__0_n_3 could not be optimized because driver bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_5_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_18_i_4__0 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/addr1[7] could not be optimized because driver bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_16_i_25 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_191/p_dmemclass_Node_li_1_U/p_dst_alloc_malloc_s_p_dmemclass_Node_li_ram_U/ap_CS_fsm_reg[7][4] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_191/p_dmemclass_Node_li_1_U/p_dst_alloc_malloc_s_p_dmemclass_Node_li_ram_U/ram_reg_0_16_i_11__0 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/addr1[6] could not be optimized because driver bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_16_i_26 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_4_U/SortedMerge_p_rect_packed_var_L5_ram_U/p_rect_packed_var_L5_4_address0[1] could not be optimized because driver bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_4_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_i_14__2 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_191/p_dmemclass_Node_li_1_U/p_dst_alloc_malloc_s_p_dmemclass_Node_li_ram_U/ADDRARDADDR[7] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_191/p_dmemclass_Node_li_1_U/p_dst_alloc_malloc_s_p_dmemclass_Node_li_ram_U/ram_reg_0_0_i_8__2 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_191/p_dmemclass_Node_li_1_U/p_dst_alloc_malloc_s_p_dmemclass_Node_li_ram_U/ap_CS_fsm_reg[7][1] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_191/p_dmemclass_Node_li_1_U/p_dst_alloc_malloc_s_p_dmemclass_Node_li_ram_U/ram_reg_0_16_i_15 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_191/ADDRARDADDR[1] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_191/ram_reg_0_0_i_3__0 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_5_U/SortedMerge_p_rect_packed_var_L5_ram_U/p_rect_packed_var_L5_5_address0[13] could not be optimized because driver bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_5_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_i_2__4 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_191/p_dmemclass_Node_li_1_U/p_dst_alloc_malloc_s_p_dmemclass_Node_li_ram_U/ADDRARDADDR[5] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_191/p_dmemclass_Node_li_1_U/p_dst_alloc_malloc_s_p_dmemclass_Node_li_ram_U/ram_reg_0_0_i_10__2 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_4_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_i_15__8_n_3 could not be optimized because driver bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_4_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_i_15__8 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_5_U/SortedMerge_p_rect_packed_var_L5_ram_U/p_rect_packed_var_L5_5_address0[7] could not be optimized because driver bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_5_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_i_8__4 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_6_U/SortedMerge_p_rect_packed_var_L5_ram_U/p_rect_packed_var_L5_6_ce0 could not be optimized because driver bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_6_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_i_1__4 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_191/p_dmemclass_Node_li_1_U/p_dst_alloc_malloc_s_p_dmemclass_Node_li_ram_U/ap_CS_fsm_reg[7][6] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_191/p_dmemclass_Node_li_1_U/p_dst_alloc_malloc_s_p_dmemclass_Node_li_ram_U/ram_reg_0_16_i_9__0 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/addr1[10] could not be optimized because driver bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_16_i_22 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_6_U/SortedMerge_p_rect_packed_var_L5_ram_U/p_rect_packed_var_L5_6_address0[7] could not be optimized because driver bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_6_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_i_8__3 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/addr1[9] could not be optimized because driver bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_16_i_23 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_191/p_dmemclass_Node_li_1_U/p_dst_alloc_malloc_s_p_dmemclass_Node_li_ram_U/ap_CS_fsm_reg[7][13] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_191/p_dmemclass_Node_li_1_U/p_dst_alloc_malloc_s_p_dmemclass_Node_li_ram_U/ram_reg_0_16_i_2 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_191/p_dmemclass_Node_li_1_U/p_dst_alloc_malloc_s_p_dmemclass_Node_li_ram_U/ADDRARDADDR[3] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_191/p_dmemclass_Node_li_1_U/p_dst_alloc_malloc_s_p_dmemclass_Node_li_ram_U/ram_reg_0_0_i_12__2 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_191/p_dst_alloc_buckets_s_U/p_dst_alloc_malloc_s_p_dst_alloc_buckets_s_ram_U/ADDRARDADDR[0] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_191/p_dst_alloc_buckets_s_U/p_dst_alloc_malloc_s_p_dst_alloc_buckets_s_ram_U/ram_reg_0_0_i_14__0 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_5_U/SortedMerge_p_rect_packed_var_L5_ram_U/p_rect_packed_var_L5_5_ce0 could not be optimized because driver bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_5_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_i_1__2 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_6_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_18_i_8__1_n_3 could not be optimized because driver bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_6_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_18_i_8__1 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_191/p_dmemclass_Node_li_1_U/p_dst_alloc_malloc_s_p_dmemclass_Node_li_ram_U/ap_CS_fsm_reg[7][3] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_191/p_dmemclass_Node_li_1_U/p_dst_alloc_malloc_s_p_dmemclass_Node_li_ram_U/ram_reg_0_16_i_12__0 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_191/p_dmemclass_Node_li_1_U/p_dst_alloc_malloc_s_p_dmemclass_Node_li_ram_U/ap_CS_fsm_reg[7][5] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_191/p_dmemclass_Node_li_1_U/p_dst_alloc_malloc_s_p_dmemclass_Node_li_ram_U/ram_reg_0_16_i_10__0 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_6_U/SortedMerge_p_rect_packed_var_L5_ram_U/p_rect_packed_var_L5_6_address0[13] could not be optimized because driver bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_6_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_i_2__3 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_191/p_dst_alloc_buckets_s_U/p_dst_alloc_malloc_s_p_dst_alloc_buckets_s_ram_U/tmp_5_i1_reg_741_reg[1][0] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_191/p_dst_alloc_buckets_s_U/p_dst_alloc_malloc_s_p_dst_alloc_buckets_s_ram_U/ram_reg_0_16_i_14 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/ap_CS_fsm_reg[9]_0[12] could not be optimized because driver bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/ram_reg_0_16_i_4 could not be replicated
INFO: [Common 17-14] Message 'Physopt 32-117' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Physopt 32-68] No nets found for critical-cell optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4541.652 ; gain = 0.000 ; free physical = 44154 ; free virtual = 46642

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Fanout                        |           12  |              0  |                     2  |           0  |           1  |  00:00:00  |
|  Critical Cell                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |           12  |              0  |                     2  |           0  |           7  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 183e16c78

Time (s): cpu = 00:01:48 ; elapsed = 00:01:07 . Memory (MB): peak = 4541.652 ; gain = 0.000 ; free physical = 44134 ; free virtual = 46622
Phase 2 Global Placement | Checksum: 22dbe8bc9

Time (s): cpu = 00:01:58 ; elapsed = 00:01:11 . Memory (MB): peak = 4557.660 ; gain = 16.008 ; free physical = 43908 ; free virtual = 46397

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 22dbe8bc9

Time (s): cpu = 00:01:59 ; elapsed = 00:01:12 . Memory (MB): peak = 4557.660 ; gain = 16.008 ; free physical = 43842 ; free virtual = 46330

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 101283c40

Time (s): cpu = 00:02:01 ; elapsed = 00:01:13 . Memory (MB): peak = 4621.691 ; gain = 80.039 ; free physical = 43706 ; free virtual = 46194

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 161a1be03

Time (s): cpu = 00:02:02 ; elapsed = 00:01:14 . Memory (MB): peak = 4621.691 ; gain = 80.039 ; free physical = 43685 ; free virtual = 46174

Phase 3.4 IO Cut Optimizer
Phase 3.4 IO Cut Optimizer | Checksum: c2010d89

Time (s): cpu = 00:02:03 ; elapsed = 00:01:14 . Memory (MB): peak = 4621.691 ; gain = 80.039 ; free physical = 43679 ; free virtual = 46168

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 6fa89f88

Time (s): cpu = 00:02:07 ; elapsed = 00:01:17 . Memory (MB): peak = 4621.691 ; gain = 80.039 ; free physical = 43816 ; free virtual = 46116

Phase 3.6 Small Shape Clustering
Phase 3.6 Small Shape Clustering | Checksum: f1f6e951

Time (s): cpu = 00:02:12 ; elapsed = 00:01:22 . Memory (MB): peak = 4621.691 ; gain = 80.039 ; free physical = 43703 ; free virtual = 46003

Phase 3.7 Flow Legalize Slice Clusters
Phase 3.7 Flow Legalize Slice Clusters | Checksum: 18fbe356c

Time (s): cpu = 00:02:13 ; elapsed = 00:01:22 . Memory (MB): peak = 4621.691 ; gain = 80.039 ; free physical = 43694 ; free virtual = 45994

Phase 3.8 Slice Area Swap
Phase 3.8 Slice Area Swap | Checksum: 1590b197d

Time (s): cpu = 00:02:15 ; elapsed = 00:01:23 . Memory (MB): peak = 4621.691 ; gain = 80.039 ; free physical = 43553 ; free virtual = 45853

Phase 3.9 Commit Slice Clusters
Phase 3.9 Commit Slice Clusters | Checksum: 100ff16be

Time (s): cpu = 00:02:17 ; elapsed = 00:01:24 . Memory (MB): peak = 4621.691 ; gain = 80.039 ; free physical = 43484 ; free virtual = 45784

Phase 3.10 Re-assign LUT pins
Phase 3.10 Re-assign LUT pins | Checksum: 1116e9833

Time (s): cpu = 00:02:19 ; elapsed = 00:01:25 . Memory (MB): peak = 4621.691 ; gain = 80.039 ; free physical = 43444 ; free virtual = 45746

Phase 3.11 Pipeline Register Optimization
Phase 3.11 Pipeline Register Optimization | Checksum: 1897f858f

Time (s): cpu = 00:02:19 ; elapsed = 00:01:26 . Memory (MB): peak = 4621.691 ; gain = 80.039 ; free physical = 43604 ; free virtual = 45905

Phase 3.12 Fast Optimization
Phase 3.12 Fast Optimization | Checksum: 15bfc384f

Time (s): cpu = 00:02:44 ; elapsed = 00:01:44 . Memory (MB): peak = 4621.691 ; gain = 80.039 ; free physical = 42892 ; free virtual = 45193
Phase 3 Detail Placement | Checksum: 15bfc384f

Time (s): cpu = 00:02:44 ; elapsed = 00:01:44 . Memory (MB): peak = 4621.691 ; gain = 80.039 ; free physical = 42883 ; free virtual = 45183

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 16b8bef00

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-46] BUFG insertion identified 0 candidate nets, 0 success, 0 bufg driver replicated, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: 16b8bef00

Time (s): cpu = 00:02:59 ; elapsed = 00:01:49 . Memory (MB): peak = 4621.691 ; gain = 80.039 ; free physical = 42753 ; free virtual = 45054

Phase 4.1.1.2 BUFG Replication
Phase 4.1.1.2 BUFG Replication | Checksum: 16b8bef00

Time (s): cpu = 00:02:59 ; elapsed = 00:01:49 . Memory (MB): peak = 4621.691 ; gain = 80.039 ; free physical = 42681 ; free virtual = 44982
INFO: [Place 30-746] Post Placement Timing Summary WNS=-1.162. For the most accurate timing information please run report_timing.

Phase 4.1.1.3 Replication
INFO: [Place 46-19] Post Replication Timing Summary WNS=-1.162. For the most accurate timing information please run report_timing.
Phase 4.1.1.3 Replication | Checksum: d8694db3

Time (s): cpu = 00:03:40 ; elapsed = 00:02:31 . Memory (MB): peak = 4621.691 ; gain = 80.039 ; free physical = 40762 ; free virtual = 43117
Phase 4.1.1 Post Placement Optimization | Checksum: d8694db3

Time (s): cpu = 00:03:40 ; elapsed = 00:02:31 . Memory (MB): peak = 4621.691 ; gain = 80.039 ; free physical = 40765 ; free virtual = 43120
Phase 4.1 Post Commit Optimization | Checksum: d8694db3

Time (s): cpu = 00:03:40 ; elapsed = 00:02:31 . Memory (MB): peak = 4621.691 ; gain = 80.039 ; free physical = 40729 ; free virtual = 43083

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: d8694db3

Time (s): cpu = 00:03:41 ; elapsed = 00:02:32 . Memory (MB): peak = 4621.691 ; gain = 80.039 ; free physical = 40747 ; free virtual = 43101

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: d8694db3

Time (s): cpu = 00:04:13 ; elapsed = 00:03:04 . Memory (MB): peak = 4621.691 ; gain = 80.039 ; free physical = 40927 ; free virtual = 43629

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4621.691 ; gain = 0.000 ; free physical = 40924 ; free virtual = 43629
Phase 4.4 Final Placement Cleanup | Checksum: 14b8028a9

Time (s): cpu = 00:04:13 ; elapsed = 00:03:04 . Memory (MB): peak = 4621.691 ; gain = 80.039 ; free physical = 40893 ; free virtual = 43629
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 14b8028a9

Time (s): cpu = 00:04:13 ; elapsed = 00:03:04 . Memory (MB): peak = 4621.691 ; gain = 80.039 ; free physical = 40892 ; free virtual = 43628
Ending Placer Task | Checksum: d0839f56

Time (s): cpu = 00:04:13 ; elapsed = 00:03:04 . Memory (MB): peak = 4621.691 ; gain = 80.039 ; free physical = 41144 ; free virtual = 43880
INFO: [Common 17-83] Releasing license: Implementation
177 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:04:20 ; elapsed = 00:03:11 . Memory (MB): peak = 4621.691 ; gain = 80.039 ; free physical = 41145 ; free virtual = 43880
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4621.691 ; gain = 0.000 ; free physical = 41150 ; free virtual = 43879
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4621.691 ; gain = 0.000 ; free physical = 41134 ; free virtual = 43867
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 4621.691 ; gain = 0.000 ; free physical = 40724 ; free virtual = 43473
INFO: [Common 17-1381] The checkpoint '/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/msort/tmp/implement_16384/device/device/impl/verilog/project.runs/impl_1/bd_0_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file bd_0_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.42 ; elapsed = 00:00:00.64 . Memory (MB): peak = 4621.691 ; gain = 0.000 ; free physical = 40412 ; free virtual = 43116
INFO: [runtcl-4] Executing : report_utilization -file bd_0_wrapper_utilization_placed.rpt -pb bd_0_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file bd_0_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.25 . Memory (MB): peak = 4621.691 ; gain = 0.000 ; free physical = 40298 ; free virtual = 43001
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xcvu9p'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvu9p'
INFO: [Common 17-1540] The version limit for your license is '2019.12' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4621.691 ; gain = 0.000 ; free physical = 40136 ; free virtual = 42839

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.162 | TNS=-597.097 |
Phase 1 Physical Synthesis Initialization | Checksum: 21d4dc933

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 4621.691 ; gain = 0.000 ; free physical = 40059 ; free virtual = 42761
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.162 | TNS=-597.097 |

Phase 2 Fanout Optimization
INFO: [Physopt 32-76] Pass 1. Identified 3 candidate nets for fanout optimization.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_191/p_dmemclass_Node_li_U/p_dst_alloc_malloc_s_p_dmemclass_Node_li_ram_U/ap_CS_fsm_reg[8][0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_191/p_dmemclass_Node_li_1_U/p_dst_alloc_malloc_s_p_dmemclass_Node_li_ram_U/ap_CS_fsm_reg[3]_0[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_191/p_dmemclass_Node_li_1_U/p_dst_alloc_malloc_s_p_dmemclass_Node_li_ram_U/WEA[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 4 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4621.691 ; gain = 0.000 ; free physical = 39665 ; free virtual = 41994
Phase 2 Fanout Optimization | Checksum: 21d4dc933

Time (s): cpu = 00:00:25 ; elapsed = 00:00:20 . Memory (MB): peak = 4621.691 ; gain = 0.000 ; free physical = 39665 ; free virtual = 41994

Phase 3 Placement Based Optimization
INFO: [Physopt 32-660] Identified 20 candidate nets for placement-based optimization.
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/p_rect_packed_var_L5_73_U/MergeSort_p_rect_packed_var_L5_ram_U/ap_CS_fsm_reg[9]_0[4].  Re-placed instance bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/p_rect_packed_var_L5_73_U/MergeSort_p_rect_packed_var_L5_ram_U/ram_reg_0_18_i_5
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_0_i_118_n_3.  Did not re-place instance bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_0_i_118
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/p_rect_packed_var_L5_U/MergeSort_p_rect_packed_var_L5_ram_U/ram_reg_0_9.  Did not re-place instance bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/p_rect_packed_var_L5_U/MergeSort_p_rect_packed_var_L5_ram_U/ram_reg_0_0_i_27__0
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_U/SortedMerge_p_rect_packed_var_L5_ram_U/grp_SortedMerge_fu_541_p_dmemclass_Node_da_address0[8].  Did not re-place instance bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_0_i_61
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_0_i_97_n_3.  Did not re-place instance bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_0_i_97
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_0_i_115_n_3.  Re-placed instance bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_0_i_115
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_191/ap_CS_fsm_reg[9]_3[4].  Re-placed instance bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_191/ram_reg_0_18_i_3
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_0_i_94_n_3.  Did not re-place instance bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_0_i_94
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/p_rect_packed_var_L5_U/MergeSort_p_rect_packed_var_L5_ram_U/grp_MergeSort_fu_180_p_dmemclass_Node_da_address0[0].  Re-placed instance bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/p_rect_packed_var_L5_U/MergeSort_p_rect_packed_var_L5_ram_U/ram_reg_0_0_i_23__0
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_U/SortedMerge_p_rect_packed_var_L5_ram_U/ap_CS_fsm_reg[38]_0.  Did not re-place instance bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_0_i_56
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/p_rect_packed_var_L5_73_U/MergeSort_p_rect_packed_var_L5_ram_U/ap_CS_fsm_reg[9]_0[5].  Did not re-place instance bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/p_rect_packed_var_L5_73_U/MergeSort_p_rect_packed_var_L5_ram_U/ram_reg_0_18_i_2
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_U/SortedMerge_p_rect_packed_var_L5_ram_U/ap_CS_fsm_reg[38]_1.  Did not re-place instance bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_0_i_22__0
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_0_i_49_n_3.  Did not re-place instance bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_0_i_49
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_printList_fu_203/ap_CS_fsm_reg[9][3].  Did not re-place instance bd_0_i/hls_inst/inst/grp_printList_fu_203/ram_reg_0_18_i_4
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/p_rect_packed_var_L5_72_U/MergeSort_p_rect_packed_var_L5_ram_U/grp_MergeSort_fu_180_p_dmemclass_Node_da_address0[2].  Did not re-place instance bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/p_rect_packed_var_L5_72_U/MergeSort_p_rect_packed_var_L5_ram_U/ram_reg_0_0_i_25__0
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_U/SortedMerge_p_rect_packed_var_L5_ram_U/ap_CS_fsm_reg[38].  Did not re-place instance bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_0_i_60
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/p_rect_packed_var_L5_73_U/MergeSort_p_rect_packed_var_L5_ram_U/ap_CS_fsm_reg[9]_0[3].  Did not re-place instance bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/p_rect_packed_var_L5_73_U/MergeSort_p_rect_packed_var_L5_ram_U/ram_reg_0_18_i_6
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/p_rect_packed_var_L5_U/MergeSort_p_rect_packed_var_L5_ram_U/ram_reg_0_8.  Did not re-place instance bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/p_rect_packed_var_L5_U/MergeSort_p_rect_packed_var_L5_ram_U/ram_reg_0_0_i_29__0
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_U/SortedMerge_p_rect_packed_var_L5_ram_U/grp_SortedMerge_fu_541_p_dmemclass_Node_da_address0[7].  Did not re-place instance bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_0_i_65
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_0_i_99_n_3.  Did not re-place instance bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_0_i_99
INFO: [Physopt 32-661] Optimized 4 nets.  Re-placed 4 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 4 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 4 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.158 | TNS=-597.514 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4621.691 ; gain = 0.000 ; free physical = 38755 ; free virtual = 41079
Phase 3 Placement Based Optimization | Checksum: 1dd8077c9

Time (s): cpu = 00:00:30 ; elapsed = 00:00:24 . Memory (MB): peak = 4621.691 ; gain = 0.000 ; free physical = 38753 ; free virtual = 41077

Phase 4 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-77] Pass 1. Identified 4 candidate nets for rewire optimization.
INFO: [Physopt 32-134] Processed net bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/p_rect_packed_var_L5_U/MergeSort_p_rect_packed_var_L5_ram_U/grp_MergeSort_fu_180_p_dmemclass_Node_da_address0[0]. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_0_i_76_n_3. Rewired (signal push) bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_0_i_77_n_3 to 9 loads. Replicated 0 times.
INFO: [Physopt 32-134] Processed net bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/p_rect_packed_var_L5_73_U/MergeSort_p_rect_packed_var_L5_ram_U/grp_MergeSort_fu_180_p_dmemclass_Node_da_address0[3]. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/p_rect_packed_var_L5_73_U/MergeSort_p_rect_packed_var_L5_ram_U/grp_MergeSort_fu_180_p_dmemclass_Node_da_address0[4]. Rewiring did not optimize the net.
INFO: [Physopt 32-232] Optimized 1 net. Created 0 new instance.
INFO: [Physopt 32-775] End 4 Pass. Optimized 1 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4621.691 ; gain = 0.000 ; free physical = 38641 ; free virtual = 40966
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.158 | TNS=-593.907 |
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4621.691 ; gain = 0.000 ; free physical = 38641 ; free virtual = 40966
Phase 4 Rewire | Checksum: 1e0f11cb4

Time (s): cpu = 00:00:32 ; elapsed = 00:00:25 . Memory (MB): peak = 4621.691 ; gain = 0.000 ; free physical = 38633 ; free virtual = 40958

Phase 5 Critical Cell Optimization
INFO: [Physopt 32-46] Identified 39 candidate nets for critical-cell optimization.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/p_rect_packed_var_L5_73_U/MergeSort_p_rect_packed_var_L5_ram_U/ap_CS_fsm_reg[9]_0[4] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_0_i_118_n_3 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/p_rect_packed_var_L5_U/MergeSort_p_rect_packed_var_L5_ram_U/ram_reg_0_9 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/p_rect_packed_var_L5_73_U/MergeSort_p_rect_packed_var_L5_ram_U/ap_CS_fsm_reg[9]_0[5] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_U/SortedMerge_p_rect_packed_var_L5_ram_U/ap_CS_fsm_reg[38]_1 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_0_i_115_n_3 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_0_i_94_n_3 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_191/ap_CS_fsm_reg[9]_3[4] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/p_rect_packed_var_L5_U/MergeSort_p_rect_packed_var_L5_ram_U/grp_MergeSort_fu_180_p_dmemclass_Node_da_address0[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/p_rect_packed_var_L5_73_U/MergeSort_p_rect_packed_var_L5_ram_U/ap_CS_fsm_reg[9]_0[3] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_printList_fu_203/ap_CS_fsm_reg[9][3] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/p_rect_packed_var_L5_72_U/MergeSort_p_rect_packed_var_L5_ram_U/grp_MergeSort_fu_180_p_dmemclass_Node_da_address0[2]. Replicated 1 times.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/p_rect_packed_var_L5_U/MergeSort_p_rect_packed_var_L5_ram_U/ram_reg_0_8 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_191/ap_CS_fsm_reg[9]_4[4] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/p_rect_packed_var_L5_73_U/MergeSort_p_rect_packed_var_L5_ram_U/ap_CS_fsm_reg[9][5] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/p_rect_packed_var_L5_73_U/MergeSort_p_rect_packed_var_L5_ram_U/ap_CS_fsm_reg[9]_0[2] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/p_rect_packed_var_L5_U/MergeSort_p_rect_packed_var_L5_ram_U/ram_reg_0_7 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_0_i_77_n_3. Replicated 5 times.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ADDRBWRADDR[14] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_printList_fu_203/ap_CS_fsm_reg[9][2]. Replicated 1 times.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ADDRBWRADDR[6] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/p_rect_packed_var_L5_72_U/MergeSort_p_rect_packed_var_L5_ram_U/grp_MergeSort_fu_180_p_dmemclass_Node_da_address0[1] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/p_rect_packed_var_L5_73_U/MergeSort_p_rect_packed_var_L5_ram_U/ap_CS_fsm_reg[9]_1[5] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_191/ap_CS_fsm_reg[9]_1[4] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/p_rect_packed_var_L5_73_U/MergeSort_p_rect_packed_var_L5_ram_U/ap_CS_fsm_reg[9]_1[4] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_191/ap_CS_fsm_reg[9]_3[2]. Replicated 3 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ADDRBWRADDR[5]. Replicated 7 times.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/p_rect_packed_var_L5_73_U/MergeSort_p_rect_packed_var_L5_ram_U/grp_MergeSort_fu_180_p_dmemclass_Node_da_address0[3] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/p_rect_packed_var_L5_73_U/MergeSort_p_rect_packed_var_L5_ram_U/ap_CS_fsm_reg[9]_0[1] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/p_rect_packed_var_L5_U/MergeSort_p_rect_packed_var_L5_ram_U/ram_reg_0_6 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_printList_fu_203/ap_CS_fsm_reg[9]_0[3]. Replicated 1 times.
INFO: [Physopt 32-601] Processed net bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_0_i_120_n_3. Net driver bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_0_i_120 was replaced.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_0_i_126_n_3 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ADDRBWRADDR[12]. Replicated 15 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_191/ap_CS_fsm_reg[9]_3[3]. Replicated 2 times.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ADDRBWRADDR[7] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/p_rect_packed_var_L5_73_U/MergeSort_p_rect_packed_var_L5_ram_U/grp_MergeSort_fu_180_p_dmemclass_Node_da_address0[4] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_0_i_116_n_3. Replicated 1 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_2_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_0. Replicated 3 times.
INFO: [Physopt 32-232] Optimized 11 nets. Created 39 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 11 nets or cells. Created 39 new cells, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.158 | TNS=-593.476 |
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 4621.691 ; gain = 0.000 ; free physical = 40089 ; free virtual = 42569
Phase 5 Critical Cell Optimization | Checksum: 1f56c1f62

Time (s): cpu = 00:04:17 ; elapsed = 00:02:38 . Memory (MB): peak = 4621.691 ; gain = 0.000 ; free physical = 40080 ; free virtual = 42560

Phase 6 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 6 DSP Register Optimization | Checksum: 1f56c1f62

Time (s): cpu = 00:04:17 ; elapsed = 00:02:38 . Memory (MB): peak = 4621.691 ; gain = 0.000 ; free physical = 40078 ; free virtual = 42558

Phase 7 BRAM Register Optimization
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_1' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_10' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_11' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_12' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_13' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_14' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_15' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_16' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_17' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_18' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_19' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_2' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_20' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_21' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_22' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_23' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_24' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_25' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_26' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_27' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_28' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_29' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_3' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_30' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_31' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_4' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_5' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_6' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_7' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_8' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_9' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_2_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_2_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_1' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_2_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_10' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_2_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_11' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_2_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_12' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_2_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_13' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_2_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_14' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_2_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_15' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_2_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_16' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_2_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_17' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_2_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_18' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_2_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_19' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_2_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_2' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_2_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_20' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_2_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_21' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_2_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_22' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_2_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_23' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_2_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_24' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_2_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_25' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_2_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_26' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_2_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_27' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_2_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_28' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_2_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_29' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_2_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_3' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_2_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_30' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_2_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_31' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_2_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_4' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_2_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_5' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_2_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_6' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_2_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_7' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_2_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_8' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_2_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_9' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_3_U/SortedMerge_p_rect_packed_var_L5_3_ram_U/ram_reg_bram_0' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_4_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_4_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_1' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_4_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_10' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_4_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_11' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_4_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_12' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_4_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_13' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_4_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_14' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_4_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_15' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_4_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_16' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_4_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_17' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_4_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_18' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_4_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_19' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_4_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_2' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_4_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_20' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_4_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_21' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_4_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_22' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_4_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_23' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_4_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_24' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_4_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_25' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_4_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_26' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_4_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_27' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_4_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_28' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_4_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_29' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_4_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_3' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_4_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_30' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_4_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_31' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_4_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_4' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_4_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_5' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_4_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_6' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_4_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_7' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_4_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_8' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_4_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_9' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_5_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_5_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_1' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_5_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_10' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Common 17-14] Message 'Physopt 32-614' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 7 BRAM Register Optimization | Checksum: 1f56c1f62

Time (s): cpu = 00:04:17 ; elapsed = 00:02:38 . Memory (MB): peak = 4621.691 ; gain = 0.000 ; free physical = 40072 ; free virtual = 42552

Phase 8 URAM Register Optimization
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 8 URAM Register Optimization | Checksum: 1f56c1f62

Time (s): cpu = 00:04:17 ; elapsed = 00:02:38 . Memory (MB): peak = 4621.691 ; gain = 0.000 ; free physical = 40071 ; free virtual = 42551

Phase 9 Shift Register Optimization
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 9 Shift Register Optimization | Checksum: 1f56c1f62

Time (s): cpu = 00:04:17 ; elapsed = 00:02:38 . Memory (MB): peak = 4621.691 ; gain = 0.000 ; free physical = 40071 ; free virtual = 42551

Phase 10 Critical Pin Optimization
INFO: [Physopt 32-606] Identified 20 candidate nets for critical-pin optimization.
INFO: [Physopt 32-608] Optimized 3 nets.  Swapped 42 pins.
INFO: [Physopt 32-775] End 1 Pass. Optimized 3 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 42 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.118 | TNS=-581.956 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4621.691 ; gain = 0.000 ; free physical = 42363 ; free virtual = 44845
Phase 10 Critical Pin Optimization | Checksum: 1f56c1f62

Time (s): cpu = 00:04:23 ; elapsed = 00:02:53 . Memory (MB): peak = 4621.691 ; gain = 0.000 ; free physical = 42358 ; free virtual = 44839

Phase 11 Very High Fanout Optimization
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 11 Very High Fanout Optimization | Checksum: 1f56c1f62

Time (s): cpu = 00:04:23 ; elapsed = 00:02:53 . Memory (MB): peak = 4621.691 ; gain = 0.000 ; free physical = 42345 ; free virtual = 44826

Phase 12 BRAM Enable Optimization
Phase 12 BRAM Enable Optimization | Checksum: 1f56c1f62

Time (s): cpu = 00:04:24 ; elapsed = 00:02:53 . Memory (MB): peak = 4621.691 ; gain = 0.000 ; free physical = 42315 ; free virtual = 44796
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4621.691 ; gain = 0.000 ; free physical = 42315 ; free virtual = 44796
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-1.118 | TNS=-581.956 |

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Fanout             |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:14  |
|  Placement Based    |          0.004  |         -0.417  |            0  |              0  |                     4  |           0  |           1  |  00:00:04  |
|  Rewire             |          0.000  |          3.608  |            0  |              0  |                     1  |           0  |           1  |  00:00:01  |
|  Critical Cell      |          0.000  |          0.430  |           39  |              0  |                    11  |           0  |           1  |  00:02:13  |
|  DSP Register       |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register      |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register      |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register     |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Pin       |          0.040  |         11.520  |            0  |              0  |                     3  |           0  |           1  |  00:00:15  |
|  Very High Fanout   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Enable        |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |          0.044  |         15.141  |           39  |              0  |                    19  |           0  |          11  |  00:02:47  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4621.691 ; gain = 0.000 ; free physical = 42285 ; free virtual = 44766
Ending Physical Synthesis Task | Checksum: 24be873da

Time (s): cpu = 00:04:24 ; elapsed = 00:02:53 . Memory (MB): peak = 4621.691 ; gain = 0.000 ; free physical = 42273 ; free virtual = 44754
INFO: [Common 17-83] Releasing license: Implementation
387 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:04:33 ; elapsed = 00:02:57 . Memory (MB): peak = 4621.691 ; gain = 0.000 ; free physical = 42364 ; free virtual = 44845
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4621.691 ; gain = 0.000 ; free physical = 42384 ; free virtual = 44865
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4621.691 ; gain = 0.000 ; free physical = 42456 ; free virtual = 44941
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.97 . Memory (MB): peak = 4621.691 ; gain = 0.000 ; free physical = 42478 ; free virtual = 44978
INFO: [Common 17-1381] The checkpoint '/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/msort/tmp/implement_16384/device/device/impl/verilog/project.runs/impl_1/bd_0_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xcvu9p'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvu9p'
INFO: [Common 17-1540] The version limit for your license is '2019.12' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 84af9c09 ConstDB: 0 ShapeSum: f82ba452 RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-197] Clock port "ap_clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rresp[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rresp[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rresp[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rresp[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rlast" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rlast". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rvalid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rvalid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ap_rst_n" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ap_rst_n". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wstrb[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wstrb[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_araddr[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_araddr[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_araddr[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_araddr[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wstrb[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wstrb[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wstrb[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wstrb[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_wready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_wready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_araddr[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_araddr[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_araddr[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_araddr[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_araddr[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_araddr[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_araddr[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_araddr[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wstrb[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wstrb[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_arready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_arready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_arvalid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_arvalid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_rready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_rready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wvalid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wvalid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_awaddr[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_awaddr[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_awaddr[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_awaddr[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_awaddr[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_awaddr[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_awaddr[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_awaddr[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_awaddr[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_awaddr[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_awaddr[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_awaddr[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_bready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_bready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_awvalid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_awvalid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_awready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_awready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_bvalid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_bvalid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
Phase 1 Build RT Design | Checksum: 19ec67248

Time (s): cpu = 00:04:00 ; elapsed = 00:02:57 . Memory (MB): peak = 5536.398 ; gain = 914.707 ; free physical = 39265 ; free virtual = 41889
Post Restoration Checksum: NetGraph: fe01b55e NumContArr: a0c4bcea Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 19ec67248

Time (s): cpu = 00:04:00 ; elapsed = 00:02:57 . Memory (MB): peak = 5536.398 ; gain = 914.707 ; free physical = 39266 ; free virtual = 41890

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 19ec67248

Time (s): cpu = 00:04:01 ; elapsed = 00:02:57 . Memory (MB): peak = 5536.398 ; gain = 914.707 ; free physical = 39129 ; free virtual = 41754

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 19ec67248

Time (s): cpu = 00:04:01 ; elapsed = 00:02:57 . Memory (MB): peak = 5536.398 ; gain = 914.707 ; free physical = 39134 ; free virtual = 41759

Phase 2.4 Global Clock Net Routing
Phase 2.4 Global Clock Net Routing | Checksum: 19ec67248

Time (s): cpu = 00:04:08 ; elapsed = 00:03:06 . Memory (MB): peak = 5638.113 ; gain = 1016.422 ; free physical = 39049 ; free virtual = 41650

Phase 2.5 Update Timing
Phase 2.5 Update Timing | Checksum: 294bb2c90

Time (s): cpu = 00:04:16 ; elapsed = 00:03:09 . Memory (MB): peak = 5638.113 ; gain = 1016.422 ; free physical = 38881 ; free virtual = 41607
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.064 | TNS=-459.796| WHS=0.003  | THS=0.000  |

Phase 2 Router Initialization | Checksum: 1bb68d452

Time (s): cpu = 00:04:21 ; elapsed = 00:03:11 . Memory (MB): peak = 5638.113 ; gain = 1016.422 ; free physical = 38839 ; free virtual = 41563

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 18eccd37d

Time (s): cpu = 00:05:45 ; elapsed = 00:03:44 . Memory (MB): peak = 5638.113 ; gain = 1016.422 ; free physical = 40571 ; free virtual = 43123

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 443
 Number of Nodes with overlaps = 18
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.530 | TNS=-1167.790| WHS=0.019  | THS=0.000  |

Phase 4.1 Global Iteration 0 | Checksum: 131169638

Time (s): cpu = 00:06:10 ; elapsed = 00:03:59 . Memory (MB): peak = 5638.113 ; gain = 1016.422 ; free physical = 40334 ; free virtual = 42886

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.401 | TNS=-1135.602| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: e79eafe6

Time (s): cpu = 00:06:14 ; elapsed = 00:04:03 . Memory (MB): peak = 5638.113 ; gain = 1016.422 ; free physical = 40215 ; free virtual = 42767

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.374 | TNS=-1097.497| WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 1527a6794

Time (s): cpu = 00:06:18 ; elapsed = 00:04:07 . Memory (MB): peak = 5638.113 ; gain = 1016.422 ; free physical = 40116 ; free virtual = 42668

Phase 4.4 Global Iteration 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.389 | TNS=-1094.134| WHS=N/A    | THS=N/A    |

Phase 4.4 Global Iteration 3 | Checksum: 19012b4c6

Time (s): cpu = 00:06:20 ; elapsed = 00:04:09 . Memory (MB): peak = 5638.113 ; gain = 1016.422 ; free physical = 40072 ; free virtual = 42625
Phase 4 Rip-up And Reroute | Checksum: 19012b4c6

Time (s): cpu = 00:06:20 ; elapsed = 00:04:09 . Memory (MB): peak = 5638.113 ; gain = 1016.422 ; free physical = 40079 ; free virtual = 42632

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 167bd22de

Time (s): cpu = 00:06:23 ; elapsed = 00:04:10 . Memory (MB): peak = 5638.113 ; gain = 1016.422 ; free physical = 40053 ; free virtual = 42606
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.374 | TNS=-1097.497| WHS=0.019  | THS=0.000  |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 20e8bac55

Time (s): cpu = 00:06:40 ; elapsed = 00:04:15 . Memory (MB): peak = 5648.113 ; gain = 1026.422 ; free physical = 39813 ; free virtual = 42367

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 20e8bac55

Time (s): cpu = 00:06:40 ; elapsed = 00:04:16 . Memory (MB): peak = 5648.113 ; gain = 1026.422 ; free physical = 39808 ; free virtual = 42361
Phase 5 Delay and Skew Optimization | Checksum: 20e8bac55

Time (s): cpu = 00:06:40 ; elapsed = 00:04:16 . Memory (MB): peak = 5648.113 ; gain = 1026.422 ; free physical = 39806 ; free virtual = 42359

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1505c8fb3

Time (s): cpu = 00:06:42 ; elapsed = 00:04:17 . Memory (MB): peak = 5648.113 ; gain = 1026.422 ; free physical = 39853 ; free virtual = 42406
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.374 | TNS=-1071.816| WHS=0.019  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1505c8fb3

Time (s): cpu = 00:06:42 ; elapsed = 00:04:17 . Memory (MB): peak = 5648.113 ; gain = 1026.422 ; free physical = 39890 ; free virtual = 42443
Phase 6 Post Hold Fix | Checksum: 1505c8fb3

Time (s): cpu = 00:06:42 ; elapsed = 00:04:17 . Memory (MB): peak = 5648.113 ; gain = 1026.422 ; free physical = 39889 ; free virtual = 42443

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.49147 %
  Global Horizontal Routing Utilization  = 0.361609 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 55.8685%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 67.2986%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 40.3846%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 44.0476%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 175f5c1a8

Time (s): cpu = 00:06:46 ; elapsed = 00:04:18 . Memory (MB): peak = 5648.113 ; gain = 1026.422 ; free physical = 39853 ; free virtual = 42406

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 175f5c1a8

Time (s): cpu = 00:06:47 ; elapsed = 00:04:19 . Memory (MB): peak = 5648.113 ; gain = 1026.422 ; free physical = 39882 ; free virtual = 42436

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 175f5c1a8

Time (s): cpu = 00:06:47 ; elapsed = 00:04:19 . Memory (MB): peak = 5648.113 ; gain = 1026.422 ; free physical = 39858 ; free virtual = 42412

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-1.374 | TNS=-1071.816| WHS=0.019  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 175f5c1a8

Time (s): cpu = 00:06:48 ; elapsed = 00:04:20 . Memory (MB): peak = 5648.113 ; gain = 1026.422 ; free physical = 39865 ; free virtual = 42418
Skip laguna hold fix in PhysOpt in Router as non-negative WHS value: 2.5e-11 .
Time taken to check if laguna hold fix is required (in secs): 0

Phase 11 Physical Synthesis in Router

Phase 11.1 Physical Synthesis Initialization
INFO: [Physopt 32-668] Current Timing Summary | WNS=-1.339 | TNS=-1003.460 | WHS=0.025 | THS=0.000 |
Phase 11.1 Physical Synthesis Initialization | Checksum: 175f5c1a8

Time (s): cpu = 00:07:22 ; elapsed = 00:04:48 . Memory (MB): peak = 6372.113 ; gain = 1750.422 ; free physical = 39247 ; free virtual = 41899
WARNING: [Physopt 32-745] Physical Optimization has determined that the magnitude of the negative slack is too large and it is highly unlikely that slack will be improved. Post-Route Physical Optimization is most effective when WNS is above -0.5ns

Phase 11.2 Critical Path Optimization
INFO: [Physopt 32-668] Current Timing Summary | WNS=-1.339 | TNS=-1003.460 | WHS=0.025 | THS=0.000 |
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: ap_clk. Processed net: bd_0_i/hls_inst/inst/p_dmemclass_Node_da_U/process_top_p_dmemclass_Node_da_ram_U/q0[62].
INFO: [Physopt 32-952] Improved path group WNS = -1.334. Path group: ap_clk. Processed net: bd_0_i/hls_inst/inst/grp_printList_fu_203/ADDRARDADDR[3].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: ap_clk. Processed net: bd_0_i/hls_inst/inst/grp_printList_fu_203/ADDRARDADDR[3].
INFO: [Physopt 32-668] Current Timing Summary | WNS=-1.334 | TNS=-1003.881 | WHS=0.025 | THS=0.000 |
Phase 11.2 Critical Path Optimization | Checksum: 1cead90a7

Time (s): cpu = 00:07:27 ; elapsed = 00:04:52 . Memory (MB): peak = 6522.262 ; gain = 1900.570 ; free physical = 39333 ; free virtual = 41987
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 6522.262 ; gain = 0.000 ; free physical = 39634 ; free virtual = 42289
INFO: [Physopt 32-669] Post Physical Optimization Timing Summary | WNS=-1.334 | TNS=-1003.881 | WHS=0.025 | THS=0.000 |
Phase 11 Physical Synthesis in Router | Checksum: 1cead90a7

Time (s): cpu = 00:07:27 ; elapsed = 00:04:52 . Memory (MB): peak = 6522.262 ; gain = 1900.570 ; free physical = 39908 ; free virtual = 42562
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:07:27 ; elapsed = 00:04:53 . Memory (MB): peak = 6522.262 ; gain = 1900.570 ; free physical = 40226 ; free virtual = 42881
INFO: [Common 17-83] Releasing license: Implementation
415 Infos, 98 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:07:36 ; elapsed = 00:04:59 . Memory (MB): peak = 6522.262 ; gain = 1900.570 ; free physical = 40227 ; free virtual = 42881
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 6522.262 ; gain = 0.000 ; free physical = 40229 ; free virtual = 42884
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 6522.262 ; gain = 0.000 ; free physical = 40639 ; free virtual = 43298
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 6522.262 ; gain = 0.000 ; free physical = 41275 ; free virtual = 43958
INFO: [Common 17-1381] The checkpoint '/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/msort/tmp/implement_16384/device/device/impl/verilog/project.runs/impl_1/bd_0_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file bd_0_wrapper_drc_routed.rpt -pb bd_0_wrapper_drc_routed.pb -rpx bd_0_wrapper_drc_routed.rpx
Command: report_drc -file bd_0_wrapper_drc_routed.rpt -pb bd_0_wrapper_drc_routed.pb -rpx bd_0_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/msort/tmp/implement_16384/device/device/impl/verilog/project.runs/impl_1/bd_0_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 6610.305 ; gain = 88.043 ; free physical = 41153 ; free virtual = 43741
INFO: [runtcl-4] Executing : report_methodology -file bd_0_wrapper_methodology_drc_routed.rpt -pb bd_0_wrapper_methodology_drc_routed.pb -rpx bd_0_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file bd_0_wrapper_methodology_drc_routed.rpt -pb bd_0_wrapper_methodology_drc_routed.pb -rpx bd_0_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/msort/tmp/implement_16384/device/device/impl/verilog/project.runs/impl_1/bd_0_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 6610.305 ; gain = 0.000 ; free physical = 40973 ; free virtual = 43562
INFO: [runtcl-4] Executing : report_power -file bd_0_wrapper_power_routed.rpt -pb bd_0_wrapper_power_summary_routed.pb -rpx bd_0_wrapper_power_routed.rpx
Command: report_power -file bd_0_wrapper_power_routed.rpt -pb bd_0_wrapper_power_summary_routed.pb -rpx bd_0_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
427 Infos, 98 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 6610.305 ; gain = 0.000 ; free physical = 40762 ; free virtual = 43354
INFO: [runtcl-4] Executing : report_route_status -file bd_0_wrapper_route_status.rpt -pb bd_0_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file bd_0_wrapper_timing_summary_routed.rpt -pb bd_0_wrapper_timing_summary_routed.pb -rpx bd_0_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file bd_0_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file bd_0_wrapper_clock_utilization_routed.rpt
report_clock_utilization: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 6610.305 ; gain = 0.000 ; free physical = 40592 ; free virtual = 43184
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file bd_0_wrapper_bus_skew_routed.rpt -pb bd_0_wrapper_bus_skew_routed.pb -rpx bd_0_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Sat Jan 25 14:13:08 2020...
[Sat Jan 25 14:13:14 2020] impl_1 finished
wait_on_run: Time (s): cpu = 00:00:01 ; elapsed = 00:15:34 . Memory (MB): peak = 4180.355 ; gain = 0.000 ; free physical = 43807 ; free virtual = 46399
INFO: [Netlist 29-17] Analyzing 127 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 4256.035 ; gain = 14.672 ; free physical = 43355 ; free virtual = 45948
Restored from archive | CPU: 1.200000 secs | Memory: 18.858772 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 4256.035 ; gain = 14.672 ; free physical = 43355 ; free virtual = 45947
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4256.035 ; gain = 0.000 ; free physical = 43353 ; free virtual = 45945
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 35 instances were transformed.
  RAM16X1S => RAM32X1S (RAMS32): 35 instances

open_run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 4256.035 ; gain = 75.680 ; free physical = 43352 ; free virtual = 45945
Running report: report_route_status -file ./report/process_top_status_routed.rpt
Contents of report file './report/process_top_status_routed.rpt' is as follows:
Design Route Status
                                               :      # nets :
   ------------------------------------------- : ----------- :
   # of logical nets.......................... :        8488 :
       # of nets not needing routing.......... :        2111 :
           # of internally routed nets........ :        1946 :
           # of implicitly routed ports....... :         165 :
       # of routable nets..................... :        6377 :
           # of fully routed nets............. :        6377 :
       # of nets with routing errors.......... :           0 :
   ------------------------------------------- : ----------- :


Running report: report_timing -max_paths 10 -file ./report/process_top_timing_paths_routed.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Temperature grade: E, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 10 -nworst 1 -delay_type max -sort_by slack.
Contents of report file './report/process_top_timing_paths_routed.rpt' is as follows:
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date              : Sat Jan 25 14:13:29 2020
| Host              : u0-lau running 64-bit Ubuntu 16.04.5 LTS
| Command           : report_timing -max_paths 10 -file ./report/process_top_timing_paths_routed.rpt
| Design            : bd_0_wrapper
| Device            : xcvu9p-fsgd2104
| Speed File        : -3  PRODUCTION 1.23 10-29-2018
| Temperature Grade : E
-----------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -1.334ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_2_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_4/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/p_dmemclass_Node_da_U/process_top_p_dmemclass_Node_da_ram_U/ram_reg_0_62/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.350ns  (logic 1.166ns (26.805%)  route 3.184ns (73.195%))
  Logic Levels:           5  (LUT3=1 LUT6=4)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3557, unset)         0.000     0.000    bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_2_U/SortedMerge_p_rect_packed_var_L5_ram_U/ap_clk
    RAMB36_X7Y46         RAMB36E2                                     r  bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_2_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_4/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X7Y46         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[1])
                                                      0.886     0.886 f  bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_2_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_4/DOUTADOUT[1]
                         net (fo=3, routed)           1.407     2.293    bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_31_0[9]
    SLICE_X49Y228        LUT3 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.031     2.324 f  bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_0_i_118/O
                         net (fo=3, routed)           0.098     2.422    bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_0_i_118_n_3
    SLICE_X50Y228        LUT6 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.090     2.512 r  bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_0_i_94/O
                         net (fo=3, routed)           0.093     2.605    bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_0_i_94_n_3
    SLICE_X50Y226        LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.081     2.686 r  bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_0_i_60/O
                         net (fo=2, routed)           0.135     2.821    bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/p_rect_packed_var_L5_72_U/MergeSort_p_rect_packed_var_L5_ram_U/ram_reg_0_36_3
    SLICE_X50Y223        LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.031     2.852 r  bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/p_rect_packed_var_L5_72_U/MergeSort_p_rect_packed_var_L5_ram_U/ram_reg_0_0_i_25__0/O
                         net (fo=3, routed)           0.096     2.948    bd_0_i/hls_inst/inst/grp_printList_fu_203/grp_MergeSort_fu_180_p_dmemclass_Node_da_address0[3]
    SLICE_X50Y223        LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.047     2.995 r  bd_0_i/hls_inst/inst/grp_printList_fu_203/ram_reg_0_36_i_4/O
                         net (fo=28, routed)          1.355     4.350    bd_0_i/hls_inst/inst/p_dmemclass_Node_da_U/process_top_p_dmemclass_Node_da_ram_U/ram_reg_0_36_0[12]
    RAMB36_X5Y49         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemclass_Node_da_U/process_top_p_dmemclass_Node_da_ram_U/ram_reg_0_62/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=3557, unset)         0.000     3.300    bd_0_i/hls_inst/inst/p_dmemclass_Node_da_U/process_top_p_dmemclass_Node_da_ram_U/ap_clk
    RAMB36_X5Y49         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemclass_Node_da_U/process_top_p_dmemclass_Node_da_ram_U/ram_reg_0_62/CLKARDCLK
                         clock pessimism              0.000     3.300    
                         clock uncertainty           -0.035     3.265    
    RAMB36_X5Y49         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.249     3.016    bd_0_i/hls_inst/inst/p_dmemclass_Node_da_U/process_top_p_dmemclass_Node_da_ram_U/ram_reg_0_62
  -------------------------------------------------------------------
                         required time                          3.016    
                         arrival time                          -4.350    
  -------------------------------------------------------------------
                         slack                                 -1.334    

Slack (VIOLATED) :        -1.326ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_2_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_4/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/p_dmemclass_Node_da_U/process_top_p_dmemclass_Node_da_ram_U/ram_reg_0_23/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.342ns  (logic 1.166ns (26.854%)  route 3.176ns (73.146%))
  Logic Levels:           5  (LUT3=1 LUT6=4)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3557, unset)         0.000     0.000    bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_2_U/SortedMerge_p_rect_packed_var_L5_ram_U/ap_clk
    RAMB36_X7Y46         RAMB36E2                                     r  bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_2_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_4/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X7Y46         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[1])
                                                      0.886     0.886 f  bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_2_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_4/DOUTADOUT[1]
                         net (fo=3, routed)           1.407     2.293    bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_31_0[9]
    SLICE_X49Y228        LUT3 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.031     2.324 f  bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_0_i_118/O
                         net (fo=3, routed)           0.098     2.422    bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_0_i_118_n_3
    SLICE_X50Y228        LUT6 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.090     2.512 r  bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_0_i_94/O
                         net (fo=3, routed)           0.093     2.605    bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_0_i_94_n_3
    SLICE_X50Y226        LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.081     2.686 r  bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_0_i_60/O
                         net (fo=2, routed)           0.149     2.835    bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/p_rect_packed_var_L5_72_U/MergeSort_p_rect_packed_var_L5_ram_U/ram_reg_0_36_3
    SLICE_X51Y224        LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.031     2.866 r  bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/p_rect_packed_var_L5_72_U/MergeSort_p_rect_packed_var_L5_ram_U/ram_reg_0_0_i_25__0_replica/O
                         net (fo=1, routed)           0.080     2.946    bd_0_i/hls_inst/inst/grp_printList_fu_203/grp_MergeSort_fu_180_p_dmemclass_Node_da_address0[2]_repN_alias
    SLICE_X51Y223        LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.047     2.993 r  bd_0_i/hls_inst/inst/grp_printList_fu_203/ram_reg_0_18_i_4/O
                         net (fo=18, routed)          1.349     4.342    bd_0_i/hls_inst/inst/p_dmemclass_Node_da_U/process_top_p_dmemclass_Node_da_ram_U/ram_reg_0_18_1[12]
    RAMB36_X7Y43         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemclass_Node_da_U/process_top_p_dmemclass_Node_da_ram_U/ram_reg_0_23/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=3557, unset)         0.000     3.300    bd_0_i/hls_inst/inst/p_dmemclass_Node_da_U/process_top_p_dmemclass_Node_da_ram_U/ap_clk
    RAMB36_X7Y43         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemclass_Node_da_U/process_top_p_dmemclass_Node_da_ram_U/ram_reg_0_23/CLKARDCLK
                         clock pessimism              0.000     3.300    
                         clock uncertainty           -0.035     3.265    
    RAMB36_X7Y43         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.249     3.016    bd_0_i/hls_inst/inst/p_dmemclass_Node_da_U/process_top_p_dmemclass_Node_da_ram_U/ram_reg_0_23
  -------------------------------------------------------------------
                         required time                          3.016    
                         arrival time                          -4.342    
  -------------------------------------------------------------------
                         slack                                 -1.326    

Slack (VIOLATED) :        -1.319ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_2_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_4/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/p_dmemclass_Node_da_U/process_top_p_dmemclass_Node_da_ram_U/ram_reg_0_23/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.341ns  (logic 1.116ns (25.708%)  route 3.225ns (74.292%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=3)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3557, unset)         0.000     0.000    bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_2_U/SortedMerge_p_rect_packed_var_L5_ram_U/ap_clk
    RAMB36_X7Y46         RAMB36E2                                     r  bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_2_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_4/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X7Y46         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[1])
                                                      0.886     0.886 f  bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_2_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_4/DOUTADOUT[1]
                         net (fo=3, routed)           1.407     2.293    bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_31_0[9]
    SLICE_X49Y228        LUT3 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.031     2.324 f  bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_0_i_118/O
                         net (fo=3, routed)           0.098     2.422    bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_0_i_118_n_3
    SLICE_X50Y228        LUT6 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.090     2.512 r  bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_0_i_94/O
                         net (fo=3, routed)           0.149     2.661    bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_0_i_94_n_3
    SLICE_X51Y226        LUT6 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.047     2.708 r  bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_0_i_56/O
                         net (fo=1, routed)           0.040     2.748    bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/p_rect_packed_var_L5_U/MergeSort_p_rect_packed_var_L5_ram_U/ram_reg_0_36_2
    SLICE_X51Y226        LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.031     2.779 r  bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/p_rect_packed_var_L5_U/MergeSort_p_rect_packed_var_L5_ram_U/ram_reg_0_0_i_23__0/O
                         net (fo=3, routed)           0.148     2.927    bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_191/grp_MergeSort_fu_180_p_dmemclass_Node_da_address0[4]
    SLICE_X51Y220        LUT5 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.031     2.958 r  bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_191/ram_reg_0_18_i_3/O
                         net (fo=18, routed)          1.383     4.341    bd_0_i/hls_inst/inst/p_dmemclass_Node_da_U/process_top_p_dmemclass_Node_da_ram_U/ram_reg_0_18_1[13]
    RAMB36_X7Y43         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemclass_Node_da_U/process_top_p_dmemclass_Node_da_ram_U/ram_reg_0_23/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=3557, unset)         0.000     3.300    bd_0_i/hls_inst/inst/p_dmemclass_Node_da_U/process_top_p_dmemclass_Node_da_ram_U/ap_clk
    RAMB36_X7Y43         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemclass_Node_da_U/process_top_p_dmemclass_Node_da_ram_U/ram_reg_0_23/CLKARDCLK
                         clock pessimism              0.000     3.300    
                         clock uncertainty           -0.035     3.265    
    RAMB36_X7Y43         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.243     3.022    bd_0_i/hls_inst/inst/p_dmemclass_Node_da_U/process_top_p_dmemclass_Node_da_ram_U/ram_reg_0_23
  -------------------------------------------------------------------
                         required time                          3.022    
                         arrival time                          -4.341    
  -------------------------------------------------------------------
                         slack                                 -1.319    

Slack (VIOLATED) :        -1.293ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_2_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_4/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/p_dmemclass_Node_da_U/process_top_p_dmemclass_Node_da_ram_U/ram_reg_0_57/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.309ns  (logic 1.166ns (27.060%)  route 3.143ns (72.940%))
  Logic Levels:           5  (LUT3=1 LUT6=4)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3557, unset)         0.000     0.000    bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_2_U/SortedMerge_p_rect_packed_var_L5_ram_U/ap_clk
    RAMB36_X7Y46         RAMB36E2                                     r  bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_2_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_4/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X7Y46         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[1])
                                                      0.886     0.886 f  bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_2_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_4/DOUTADOUT[1]
                         net (fo=3, routed)           1.407     2.293    bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_31_0[9]
    SLICE_X49Y228        LUT3 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.031     2.324 f  bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_0_i_118/O
                         net (fo=3, routed)           0.098     2.422    bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_0_i_118_n_3
    SLICE_X50Y228        LUT6 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.090     2.512 r  bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_0_i_94/O
                         net (fo=3, routed)           0.093     2.605    bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_0_i_94_n_3
    SLICE_X50Y226        LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.081     2.686 r  bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_0_i_60/O
                         net (fo=2, routed)           0.135     2.821    bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/p_rect_packed_var_L5_72_U/MergeSort_p_rect_packed_var_L5_ram_U/ram_reg_0_36_3
    SLICE_X50Y223        LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.031     2.852 r  bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/p_rect_packed_var_L5_72_U/MergeSort_p_rect_packed_var_L5_ram_U/ram_reg_0_0_i_25__0/O
                         net (fo=3, routed)           0.096     2.948    bd_0_i/hls_inst/inst/grp_printList_fu_203/grp_MergeSort_fu_180_p_dmemclass_Node_da_address0[3]
    SLICE_X50Y223        LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.047     2.995 r  bd_0_i/hls_inst/inst/grp_printList_fu_203/ram_reg_0_36_i_4/O
                         net (fo=28, routed)          1.314     4.309    bd_0_i/hls_inst/inst/p_dmemclass_Node_da_U/process_top_p_dmemclass_Node_da_ram_U/ram_reg_0_36_0[12]
    RAMB36_X5Y48         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemclass_Node_da_U/process_top_p_dmemclass_Node_da_ram_U/ram_reg_0_57/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=3557, unset)         0.000     3.300    bd_0_i/hls_inst/inst/p_dmemclass_Node_da_U/process_top_p_dmemclass_Node_da_ram_U/ap_clk
    RAMB36_X5Y48         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemclass_Node_da_U/process_top_p_dmemclass_Node_da_ram_U/ram_reg_0_57/CLKARDCLK
                         clock pessimism              0.000     3.300    
                         clock uncertainty           -0.035     3.265    
    RAMB36_X5Y48         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.249     3.016    bd_0_i/hls_inst/inst/p_dmemclass_Node_da_U/process_top_p_dmemclass_Node_da_ram_U/ram_reg_0_57
  -------------------------------------------------------------------
                         required time                          3.016    
                         arrival time                          -4.309    
  -------------------------------------------------------------------
                         slack                                 -1.293    

Slack (VIOLATED) :        -1.280ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_2_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_4/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/p_dmemclass_Node_da_U/process_top_p_dmemclass_Node_da_ram_U/ram_reg_0_23/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.286ns  (logic 1.094ns (25.525%)  route 3.192ns (74.475%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=3)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3557, unset)         0.000     0.000    bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_2_U/SortedMerge_p_rect_packed_var_L5_ram_U/ap_clk
    RAMB36_X7Y46         RAMB36E2                                     r  bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_2_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_4/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X7Y46         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[1])
                                                      0.886     0.886 f  bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_2_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_4/DOUTADOUT[1]
                         net (fo=3, routed)           1.407     2.293    bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_31_0[9]
    SLICE_X49Y228        LUT3 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.031     2.324 f  bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_0_i_118/O
                         net (fo=3, routed)           0.084     2.408    bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_0_i_118_n_3
    SLICE_X49Y226        LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.032     2.440 r  bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_0_i_97/O
                         net (fo=1, routed)           0.040     2.480    bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_0_i_97_n_3
    SLICE_X49Y226        LUT6 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.082     2.562 r  bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_0_i_61/O
                         net (fo=1, routed)           0.081     2.643    bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/p_rect_packed_var_L5_U/MergeSort_p_rect_packed_var_L5_ram_U/grp_SortedMerge_fu_541_p_dmemclass_Node_da_address0[10]
    SLICE_X49Y225        LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.032     2.675 r  bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/p_rect_packed_var_L5_U/MergeSort_p_rect_packed_var_L5_ram_U/ram_reg_0_0_i_27__0/O
                         net (fo=3, routed)           0.155     2.830    bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/p_rect_packed_var_L5_73_U/MergeSort_p_rect_packed_var_L5_ram_U/ram_reg_0_0_4
    SLICE_X49Y219        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.031     2.861 r  bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/p_rect_packed_var_L5_73_U/MergeSort_p_rect_packed_var_L5_ram_U/ram_reg_0_18_i_5/O
                         net (fo=18, routed)          1.425     4.286    bd_0_i/hls_inst/inst/p_dmemclass_Node_da_U/process_top_p_dmemclass_Node_da_ram_U/ram_reg_0_18_1[11]
    RAMB36_X7Y43         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemclass_Node_da_U/process_top_p_dmemclass_Node_da_ram_U/ram_reg_0_23/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=3557, unset)         0.000     3.300    bd_0_i/hls_inst/inst/p_dmemclass_Node_da_U/process_top_p_dmemclass_Node_da_ram_U/ap_clk
    RAMB36_X7Y43         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemclass_Node_da_U/process_top_p_dmemclass_Node_da_ram_U/ram_reg_0_23/CLKARDCLK
                         clock pessimism              0.000     3.300    
                         clock uncertainty           -0.035     3.265    
    RAMB36_X7Y43         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.259     3.006    bd_0_i/hls_inst/inst/p_dmemclass_Node_da_U/process_top_p_dmemclass_Node_da_ram_U/ram_reg_0_23
  -------------------------------------------------------------------
                         required time                          3.006    
                         arrival time                          -4.286    
  -------------------------------------------------------------------
                         slack                                 -1.280    

Slack (VIOLATED) :        -1.279ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_2_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_4/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/p_dmemclass_Node_da_U/process_top_p_dmemclass_Node_da_ram_U/ram_reg_0_41/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.295ns  (logic 1.166ns (27.148%)  route 3.129ns (72.852%))
  Logic Levels:           5  (LUT3=1 LUT6=4)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3557, unset)         0.000     0.000    bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_2_U/SortedMerge_p_rect_packed_var_L5_ram_U/ap_clk
    RAMB36_X7Y46         RAMB36E2                                     r  bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_2_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_4/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X7Y46         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[1])
                                                      0.886     0.886 f  bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_2_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_4/DOUTADOUT[1]
                         net (fo=3, routed)           1.407     2.293    bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_31_0[9]
    SLICE_X49Y228        LUT3 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.031     2.324 f  bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_0_i_118/O
                         net (fo=3, routed)           0.098     2.422    bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_0_i_118_n_3
    SLICE_X50Y228        LUT6 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.090     2.512 r  bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_0_i_94/O
                         net (fo=3, routed)           0.093     2.605    bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_0_i_94_n_3
    SLICE_X50Y226        LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.081     2.686 r  bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_0_i_60/O
                         net (fo=2, routed)           0.135     2.821    bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/p_rect_packed_var_L5_72_U/MergeSort_p_rect_packed_var_L5_ram_U/ram_reg_0_36_3
    SLICE_X50Y223        LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.031     2.852 r  bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/p_rect_packed_var_L5_72_U/MergeSort_p_rect_packed_var_L5_ram_U/ram_reg_0_0_i_25__0/O
                         net (fo=3, routed)           0.096     2.948    bd_0_i/hls_inst/inst/grp_printList_fu_203/grp_MergeSort_fu_180_p_dmemclass_Node_da_address0[3]
    SLICE_X50Y223        LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.047     2.995 r  bd_0_i/hls_inst/inst/grp_printList_fu_203/ram_reg_0_36_i_4/O
                         net (fo=28, routed)          1.300     4.295    bd_0_i/hls_inst/inst/p_dmemclass_Node_da_U/process_top_p_dmemclass_Node_da_ram_U/ram_reg_0_36_0[12]
    RAMB36_X6Y43         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemclass_Node_da_U/process_top_p_dmemclass_Node_da_ram_U/ram_reg_0_41/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=3557, unset)         0.000     3.300    bd_0_i/hls_inst/inst/p_dmemclass_Node_da_U/process_top_p_dmemclass_Node_da_ram_U/ap_clk
    RAMB36_X6Y43         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemclass_Node_da_U/process_top_p_dmemclass_Node_da_ram_U/ram_reg_0_41/CLKARDCLK
                         clock pessimism              0.000     3.300    
                         clock uncertainty           -0.035     3.265    
    RAMB36_X6Y43         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.249     3.016    bd_0_i/hls_inst/inst/p_dmemclass_Node_da_U/process_top_p_dmemclass_Node_da_ram_U/ram_reg_0_41
  -------------------------------------------------------------------
                         required time                          3.016    
                         arrival time                          -4.295    
  -------------------------------------------------------------------
                         slack                                 -1.279    

Slack (VIOLATED) :        -1.270ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_2_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_4/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/p_dmemclass_Node_da_U/process_top_p_dmemclass_Node_da_ram_U/ram_reg_0_53/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.286ns  (logic 1.166ns (27.205%)  route 3.120ns (72.795%))
  Logic Levels:           5  (LUT3=1 LUT6=4)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3557, unset)         0.000     0.000    bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_2_U/SortedMerge_p_rect_packed_var_L5_ram_U/ap_clk
    RAMB36_X7Y46         RAMB36E2                                     r  bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_2_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_4/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X7Y46         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[1])
                                                      0.886     0.886 f  bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_2_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_4/DOUTADOUT[1]
                         net (fo=3, routed)           1.407     2.293    bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_31_0[9]
    SLICE_X49Y228        LUT3 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.031     2.324 f  bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_0_i_118/O
                         net (fo=3, routed)           0.098     2.422    bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_0_i_118_n_3
    SLICE_X50Y228        LUT6 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.090     2.512 r  bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_0_i_94/O
                         net (fo=3, routed)           0.093     2.605    bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_0_i_94_n_3
    SLICE_X50Y226        LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.081     2.686 r  bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_0_i_60/O
                         net (fo=2, routed)           0.135     2.821    bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/p_rect_packed_var_L5_72_U/MergeSort_p_rect_packed_var_L5_ram_U/ram_reg_0_36_3
    SLICE_X50Y223        LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.031     2.852 r  bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/p_rect_packed_var_L5_72_U/MergeSort_p_rect_packed_var_L5_ram_U/ram_reg_0_0_i_25__0/O
                         net (fo=3, routed)           0.096     2.948    bd_0_i/hls_inst/inst/grp_printList_fu_203/grp_MergeSort_fu_180_p_dmemclass_Node_da_address0[3]
    SLICE_X50Y223        LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.047     2.995 r  bd_0_i/hls_inst/inst/grp_printList_fu_203/ram_reg_0_36_i_4/O
                         net (fo=28, routed)          1.291     4.286    bd_0_i/hls_inst/inst/p_dmemclass_Node_da_U/process_top_p_dmemclass_Node_da_ram_U/ram_reg_0_36_0[12]
    RAMB36_X5Y46         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemclass_Node_da_U/process_top_p_dmemclass_Node_da_ram_U/ram_reg_0_53/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=3557, unset)         0.000     3.300    bd_0_i/hls_inst/inst/p_dmemclass_Node_da_U/process_top_p_dmemclass_Node_da_ram_U/ap_clk
    RAMB36_X5Y46         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemclass_Node_da_U/process_top_p_dmemclass_Node_da_ram_U/ram_reg_0_53/CLKARDCLK
                         clock pessimism              0.000     3.300    
                         clock uncertainty           -0.035     3.265    
    RAMB36_X5Y46         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.249     3.016    bd_0_i/hls_inst/inst/p_dmemclass_Node_da_U/process_top_p_dmemclass_Node_da_ram_U/ram_reg_0_53
  -------------------------------------------------------------------
                         required time                          3.016    
                         arrival time                          -4.286    
  -------------------------------------------------------------------
                         slack                                 -1.270    

Slack (VIOLATED) :        -1.268ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_2_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_4/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/p_dmemclass_Node_da_U/process_top_p_dmemclass_Node_da_ram_U/ram_reg_0_57/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.280ns  (logic 1.132ns (26.449%)  route 3.148ns (73.551%))
  Logic Levels:           5  (LUT3=1 LUT6=4)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3557, unset)         0.000     0.000    bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_2_U/SortedMerge_p_rect_packed_var_L5_ram_U/ap_clk
    RAMB36_X7Y46         RAMB36E2                                     r  bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_2_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_4/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X7Y46         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[1])
                                                      0.886     0.886 f  bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_2_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_4/DOUTADOUT[1]
                         net (fo=3, routed)           1.407     2.293    bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_31_0[9]
    SLICE_X49Y228        LUT3 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.031     2.324 f  bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_0_i_118/O
                         net (fo=3, routed)           0.098     2.422    bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_0_i_118_n_3
    SLICE_X50Y228        LUT6 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.090     2.512 r  bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_0_i_94/O
                         net (fo=3, routed)           0.053     2.565    bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_0_i_94_n_3
    SLICE_X50Y227        LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.031     2.596 r  bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_0_i_49/O
                         net (fo=1, routed)           0.153     2.749    bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_0_i_49_n_3
    SLICE_X50Y221        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.047     2.796 r  bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_0_i_22__0/O
                         net (fo=3, routed)           0.098     2.894    bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/p_rect_packed_var_L5_73_U/MergeSort_p_rect_packed_var_L5_ram_U/ram_reg_0_0_5
    SLICE_X50Y221        LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.047     2.941 r  bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/p_rect_packed_var_L5_73_U/MergeSort_p_rect_packed_var_L5_ram_U/ram_reg_0_36_i_2/O
                         net (fo=28, routed)          1.339     4.280    bd_0_i/hls_inst/inst/p_dmemclass_Node_da_U/process_top_p_dmemclass_Node_da_ram_U/ram_reg_0_36_0[14]
    RAMB36_X5Y48         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemclass_Node_da_U/process_top_p_dmemclass_Node_da_ram_U/ram_reg_0_57/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=3557, unset)         0.000     3.300    bd_0_i/hls_inst/inst/p_dmemclass_Node_da_U/process_top_p_dmemclass_Node_da_ram_U/ap_clk
    RAMB36_X5Y48         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemclass_Node_da_U/process_top_p_dmemclass_Node_da_ram_U/ram_reg_0_57/CLKARDCLK
                         clock pessimism              0.000     3.300    
                         clock uncertainty           -0.035     3.265    
    RAMB36_X5Y48         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.253     3.012    bd_0_i/hls_inst/inst/p_dmemclass_Node_da_U/process_top_p_dmemclass_Node_da_ram_U/ram_reg_0_57
  -------------------------------------------------------------------
                         required time                          3.012    
                         arrival time                          -4.280    
  -------------------------------------------------------------------
                         slack                                 -1.268    

Slack (VIOLATED) :        -1.257ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_2_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_4/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/p_dmemclass_Node_da_U/process_top_p_dmemclass_Node_da_ram_U/ram_reg_0_23/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.269ns  (logic 1.132ns (26.517%)  route 3.137ns (73.483%))
  Logic Levels:           5  (LUT3=1 LUT6=4)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3557, unset)         0.000     0.000    bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_2_U/SortedMerge_p_rect_packed_var_L5_ram_U/ap_clk
    RAMB36_X7Y46         RAMB36E2                                     r  bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_2_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_4/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X7Y46         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[1])
                                                      0.886     0.886 f  bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_2_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_4/DOUTADOUT[1]
                         net (fo=3, routed)           1.407     2.293    bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_31_0[9]
    SLICE_X49Y228        LUT3 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.031     2.324 f  bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_0_i_118/O
                         net (fo=3, routed)           0.098     2.422    bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_0_i_118_n_3
    SLICE_X50Y228        LUT6 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.090     2.512 r  bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_0_i_94/O
                         net (fo=3, routed)           0.053     2.565    bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_0_i_94_n_3
    SLICE_X50Y227        LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.031     2.596 r  bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_0_i_49/O
                         net (fo=1, routed)           0.153     2.749    bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_0_i_49_n_3
    SLICE_X50Y221        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.047     2.796 r  bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_0_i_22__0/O
                         net (fo=3, routed)           0.097     2.893    bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/p_rect_packed_var_L5_73_U/MergeSort_p_rect_packed_var_L5_ram_U/ram_reg_0_0_5
    SLICE_X51Y221        LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.047     2.940 r  bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/p_rect_packed_var_L5_73_U/MergeSort_p_rect_packed_var_L5_ram_U/ram_reg_0_18_i_2/O
                         net (fo=18, routed)          1.329     4.269    bd_0_i/hls_inst/inst/p_dmemclass_Node_da_U/process_top_p_dmemclass_Node_da_ram_U/ram_reg_0_18_1[14]
    RAMB36_X7Y43         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemclass_Node_da_U/process_top_p_dmemclass_Node_da_ram_U/ram_reg_0_23/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=3557, unset)         0.000     3.300    bd_0_i/hls_inst/inst/p_dmemclass_Node_da_U/process_top_p_dmemclass_Node_da_ram_U/ap_clk
    RAMB36_X7Y43         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemclass_Node_da_U/process_top_p_dmemclass_Node_da_ram_U/ram_reg_0_23/CLKARDCLK
                         clock pessimism              0.000     3.300    
                         clock uncertainty           -0.035     3.265    
    RAMB36_X7Y43         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.253     3.012    bd_0_i/hls_inst/inst/p_dmemclass_Node_da_U/process_top_p_dmemclass_Node_da_ram_U/ram_reg_0_23
  -------------------------------------------------------------------
                         required time                          3.012    
                         arrival time                          -4.269    
  -------------------------------------------------------------------
                         slack                                 -1.257    

Slack (VIOLATED) :        -1.226ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_2_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_4/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/p_dmemclass_Node_da_U/process_top_p_dmemclass_Node_da_ram_U/ram_reg_0_48/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.238ns  (logic 1.132ns (26.711%)  route 3.106ns (73.289%))
  Logic Levels:           5  (LUT3=1 LUT6=4)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3557, unset)         0.000     0.000    bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_2_U/SortedMerge_p_rect_packed_var_L5_ram_U/ap_clk
    RAMB36_X7Y46         RAMB36E2                                     r  bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_2_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_4/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X7Y46         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[1])
                                                      0.886     0.886 f  bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_2_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_4/DOUTADOUT[1]
                         net (fo=3, routed)           1.407     2.293    bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_31_0[9]
    SLICE_X49Y228        LUT3 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.031     2.324 f  bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_0_i_118/O
                         net (fo=3, routed)           0.098     2.422    bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_0_i_118_n_3
    SLICE_X50Y228        LUT6 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.090     2.512 r  bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_0_i_94/O
                         net (fo=3, routed)           0.053     2.565    bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_0_i_94_n_3
    SLICE_X50Y227        LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.031     2.596 r  bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_0_i_49/O
                         net (fo=1, routed)           0.153     2.749    bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_0_i_49_n_3
    SLICE_X50Y221        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.047     2.796 r  bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_0_i_22__0/O
                         net (fo=3, routed)           0.098     2.894    bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/p_rect_packed_var_L5_73_U/MergeSort_p_rect_packed_var_L5_ram_U/ram_reg_0_0_5
    SLICE_X50Y221        LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.047     2.941 r  bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/p_rect_packed_var_L5_73_U/MergeSort_p_rect_packed_var_L5_ram_U/ram_reg_0_36_i_2/O
                         net (fo=28, routed)          1.297     4.238    bd_0_i/hls_inst/inst/p_dmemclass_Node_da_U/process_top_p_dmemclass_Node_da_ram_U/ram_reg_0_36_0[14]
    RAMB36_X5Y47         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemclass_Node_da_U/process_top_p_dmemclass_Node_da_ram_U/ram_reg_0_48/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=3557, unset)         0.000     3.300    bd_0_i/hls_inst/inst/p_dmemclass_Node_da_U/process_top_p_dmemclass_Node_da_ram_U/ap_clk
    RAMB36_X5Y47         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemclass_Node_da_U/process_top_p_dmemclass_Node_da_ram_U/ram_reg_0_48/CLKARDCLK
                         clock pessimism              0.000     3.300    
                         clock uncertainty           -0.035     3.265    
    RAMB36_X5Y47         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.253     3.012    bd_0_i/hls_inst/inst/p_dmemclass_Node_da_U/process_top_p_dmemclass_Node_da_ram_U/ram_reg_0_48
  -------------------------------------------------------------------
                         required time                          3.012    
                         arrival time                          -4.238    
  -------------------------------------------------------------------
                         slack                                 -1.226    





Running report: report_utilization -file ./report/process_top_utilization_routed.rpt
Contents of report file './report/process_top_utilization_routed.rpt' is as follows:
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Sat Jan 25 14:13:31 2020
| Host         : u0-lau running 64-bit Ubuntu 16.04.5 LTS
| Command      : report_utilization -file ./report/process_top_utilization_routed.rpt
| Design       : bd_0_wrapper
| Device       : xcvu9pfsgd2104-3
| Design State : Fully Placed
--------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists
12. SLR Connectivity
13. SLR Connectivity Matrix
14. SLR CLB Logic and Dedicated Block Utilization
15. SLR IO Utilization

1. CLB Logic
------------

+----------------------------+------+-------+-----------+-------+
|          Site Type         | Used | Fixed | Available | Util% |
+----------------------------+------+-------+-----------+-------+
| CLB LUTs                   | 2949 |     0 |   1182240 |  0.25 |
|   LUT as Logic             | 2876 |     0 |   1182240 |  0.24 |
|   LUT as Memory            |   73 |     0 |    591840 |  0.01 |
|     LUT as Distributed RAM |   18 |     0 |           |       |
|     LUT as Shift Register  |   55 |     0 |           |       |
| CLB Registers              | 3006 |     0 |   2364480 |  0.13 |
|   Register as Flip Flop    | 3006 |     0 |   2364480 |  0.13 |
|   Register as Latch        |    0 |     0 |   2364480 |  0.00 |
| CARRY8                     |   90 |     0 |    147780 |  0.06 |
| F7 Muxes                   |    2 |     0 |    591120 | <0.01 |
| F8 Muxes                   |    0 |     0 |    295560 |  0.00 |
| F9 Muxes                   |    0 |     0 |    147780 |  0.00 |
+----------------------------+------+-------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 0     |          Yes |           - |          Set |
| 0     |          Yes |           - |        Reset |
| 11    |          Yes |         Set |            - |
| 2995  |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+--------------------------------------------+------+-------+-----------+-------+
|                  Site Type                 | Used | Fixed | Available | Util% |
+--------------------------------------------+------+-------+-----------+-------+
| CLB                                        | 1314 |     0 |    147780 |  0.89 |
|   CLBL                                     |  726 |     0 |           |       |
|   CLBM                                     |  588 |     0 |           |       |
| LUT as Logic                               | 2876 |     0 |   1182240 |  0.24 |
|   using O5 output only                     |   33 |       |           |       |
|   using O6 output only                     | 2254 |       |           |       |
|   using O5 and O6                          |  589 |       |           |       |
| LUT as Memory                              |   73 |     0 |    591840 |  0.01 |
|   LUT as Distributed RAM                   |   18 |     0 |           |       |
|     using O5 output only                   |    0 |       |           |       |
|     using O6 output only                   |    1 |       |           |       |
|     using O5 and O6                        |   17 |       |           |       |
|   LUT as Shift Register                    |   55 |     0 |           |       |
|     using O5 output only                   |    0 |       |           |       |
|     using O6 output only                   |   11 |       |           |       |
|     using O5 and O6                        |   44 |       |           |       |
| CLB Registers                              | 3006 |     0 |   2364480 |  0.13 |
|   Register driven from within the CLB      | 1493 |       |           |       |
|   Register driven from outside the CLB     | 1513 |       |           |       |
|     LUT in front of the register is unused | 1258 |       |           |       |
|     LUT in front of the register is used   |  255 |       |           |       |
| Unique Control Sets                        |   94 |       |    295560 |  0.03 |
+--------------------------------------------+------+-------+-----------+-------+
* Note: Available Control Sets calculated as CLB Registers / 8, Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+-------------------+-------+-------+-----------+-------+
|     Site Type     |  Used | Fixed | Available | Util% |
+-------------------+-------+-------+-----------+-------+
| Block RAM Tile    | 361.5 |     0 |      2160 | 16.74 |
|   RAMB36/FIFO*    |   353 |     0 |      2160 | 16.34 |
|     RAMB36E2 only |   353 |       |           |       |
|   RAMB18          |    17 |     0 |      4320 |  0.39 |
|     RAMB18E2 only |    17 |       |           |       |
| URAM              |     0 |     0 |       960 |  0.00 |
+-------------------+-------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+-----------+------+-------+-----------+-------+
| Site Type | Used | Fixed | Available | Util% |
+-----------+------+-------+-----------+-------+
| DSPs      |    0 |     0 |      6840 |  0.00 |
+-----------+------+-------+-----------+-------+


5. I/O
------

+------------------+------+-------+-----------+-------+
|     Site Type    | Used | Fixed | Available | Util% |
+------------------+------+-------+-----------+-------+
| Bonded IOB       |    0 |     0 |       676 |  0.00 |
| HPIOB_M          |    0 |     0 |       312 |  0.00 |
| HPIOB_S          |    0 |     0 |       312 |  0.00 |
| HPIOB_SNGL       |    0 |     0 |        52 |  0.00 |
| HPIOBDIFFINBUF   |    0 |     0 |       720 |  0.00 |
| HPIOBDIFFOUTBUF  |    0 |     0 |       720 |  0.00 |
| BITSLICE_CONTROL |    0 |     0 |       240 |  0.00 |
| BITSLICE_RX_TX   |    0 |     0 |      1560 |  0.00 |
| BITSLICE_TX      |    0 |     0 |       240 |  0.00 |
| RIU_OR           |    0 |     0 |       120 |  0.00 |
+------------------+------+-------+-----------+-------+


6. CLOCK
--------

+----------------------+------+-------+-----------+-------+
|       Site Type      | Used | Fixed | Available | Util% |
+----------------------+------+-------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    0 |     0 |      1800 |  0.00 |
|   BUFGCE             |    0 |     0 |       720 |  0.00 |
|   BUFGCE_DIV         |    0 |     0 |       120 |  0.00 |
|   BUFG_GT            |    0 |     0 |       720 |  0.00 |
|   BUFGCTRL*          |    0 |     0 |       240 |  0.00 |
| PLL                  |    0 |     0 |        60 |  0.00 |
| MMCM                 |    0 |     0 |        30 |  0.00 |
+----------------------+------+-------+-----------+-------+
* Note: Each used BUFGCTRL counts as two global buffer resources. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------------+------+-------+-----------+-------+
|    Site Type    | Used | Fixed | Available | Util% |
+-----------------+------+-------+-----------+-------+
| CMACE4          |    0 |     0 |         9 |  0.00 |
| GTYE4_CHANNEL   |    0 |     0 |        76 |  0.00 |
| GTYE4_COMMON    |    0 |     0 |        19 |  0.00 |
| ILKNE4          |    0 |     0 |         9 |  0.00 |
| OBUFDS_GTE4     |    0 |     0 |        38 |  0.00 |
| OBUFDS_GTE4_ADV |    0 |     0 |        38 |  0.00 |
| PCIE40E4        |    0 |     0 |         6 |  0.00 |
| SYSMONE4        |    0 |     0 |         3 |  0.00 |
+-----------------+------+-------+-----------+-------+


8. CONFIGURATION
----------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |        12 |  0.00 |
| DNA_PORTE2  |    0 |     0 |         3 |  0.00 |
| EFUSE_USR   |    0 |     0 |         3 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |         3 |  0.00 |
| ICAPE3      |    0 |     0 |         6 |  0.00 |
| MASTER_JTAG |    0 |     0 |         3 |  0.00 |
| STARTUPE3   |    0 |     0 |         3 |  0.00 |
+-------------+------+-------+-----------+-------+


9. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| FDRE     | 2995 |            Register |
| LUT3     |  920 |                 CLB |
| LUT4     |  798 |                 CLB |
| LUT6     |  773 |                 CLB |
| LUT5     |  583 |                 CLB |
| RAMB36E2 |  353 |           Block Ram |
| LUT2     |  273 |                 CLB |
| LUT1     |  118 |                 CLB |
| SRL16E   |   99 |                 CLB |
| CARRY8   |   90 |                 CLB |
| RAMS32   |   35 |                 CLB |
| RAMB18E2 |   17 |           Block Ram |
| FDSE     |   11 |            Register |
| MUXF7    |    2 |                 CLB |
+----------+------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+-----------------+------+
|     Ref Name    | Used |
+-----------------+------+
| bd_0_hls_inst_0 |    1 |
+-----------------+------+


12. SLR Connectivity
--------------------

+----------------------------------+------+-------+-----------+-------+
|                                  | Used | Fixed | Available | Util% |
+----------------------------------+------+-------+-----------+-------+
| SLR2 <-> SLR1                    |    0 |       |     17280 |  0.00 |
|   SLR1 -> SLR2                   |    0 |       |           |  0.00 |
|     Using TX_REG only            |    0 |     0 |           |       |
|     Using RX_REG only            |    0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
|   SLR2 -> SLR1                   |    0 |       |           |  0.00 |
|     Using TX_REG only            |    0 |     0 |           |       |
|     Using RX_REG only            |    0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
| SLR1 <-> SLR0                    |    0 |       |     17280 |  0.00 |
|   SLR0 -> SLR1                   |    0 |       |           |  0.00 |
|     Using TX_REG only            |    0 |     0 |           |       |
|     Using RX_REG only            |    0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
|   SLR1 -> SLR0                   |    0 |       |           |  0.00 |
|     Using TX_REG only            |    0 |     0 |           |       |
|     Using RX_REG only            |    0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
+----------------------------------+------+-------+-----------+-------+
| Total SLLs Used                  |    0 |       |           |       |
+----------------------------------+------+-------+-----------+-------+


13. SLR Connectivity Matrix
---------------------------

+------+------+------+------+
|      | SLR2 | SLR1 | SLR0 |
+------+------+------+------+
| SLR2 |    0 |    0 |    0 |
| SLR1 |    0 |    0 |    0 |
| SLR0 |    0 |    0 |    0 |
+------+------+------+------+


14. SLR CLB Logic and Dedicated Block Utilization
-------------------------------------------------

+----------------------------+-------+------+------+--------+--------+--------+
|          Site Type         |  SLR0 | SLR1 | SLR2 | SLR0 % | SLR1 % | SLR2 % |
+----------------------------+-------+------+------+--------+--------+--------+
| CLB                        |  1314 |    0 |    0 |   2.67 |   0.00 |   0.00 |
|   CLBL                     |   726 |    0 |    0 |   2.95 |   0.00 |   0.00 |
|   CLBM                     |   588 |    0 |    0 |   2.38 |   0.00 |   0.00 |
| CLB LUTs                   |  2949 |    0 |    0 |   0.75 |   0.00 |   0.00 |
|   LUT as Logic             |  2876 |    0 |    0 |   0.73 |   0.00 |   0.00 |
|   LUT as Memory            |    73 |    0 |    0 |   0.04 |   0.00 |   0.00 |
|     LUT as Distributed RAM |    18 |    0 |    0 |  <0.01 |   0.00 |   0.00 |
|     LUT as Shift Register  |    55 |    0 |    0 |   0.03 |   0.00 |   0.00 |
| CLB Registers              |  3006 |    0 |    0 |   0.38 |   0.00 |   0.00 |
| CARRY8                     |    90 |    0 |    0 |   0.18 |   0.00 |   0.00 |
| F7 Muxes                   |     2 |    0 |    0 |  <0.01 |   0.00 |   0.00 |
| F8 Muxes                   |     0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| F9 Muxes                   |     0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| Block RAM Tile             | 361.5 |    0 |    0 |  50.21 |   0.00 |   0.00 |
|   RAMB36/FIFO              |   353 |    0 |    0 |  49.03 |   0.00 |   0.00 |
|   RAMB18                   |    17 |    0 |    0 |   1.18 |   0.00 |   0.00 |
| URAM                       |     0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| DSPs                       |     0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| PLL                        |     0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| MMCM                       |     0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| Unique Control Sets        |    94 |    0 |    0 |   0.10 |   0.00 |   0.00 |
+----------------------------+-------+------+------+--------+--------+--------+
* Note: Available Control Sets based on CLB Registers / 8


15. SLR IO Utilization
----------------------

+-----------+-------------+---------+--------------+----------+--------------+----------+-----+
| SLR Index | Bonded IOBs | (%)IOBs | Bonded IPADs | (%)IPADs | Bonded OPADs | (%)OPADs | GTs |
+-----------+-------------+---------+--------------+----------+--------------+----------+-----+
| SLR2      |           0 |    0.00 |            0 |     0.00 |            0 |     0.00 |   0 |
| SLR1      |           0 |    0.00 |            0 |     0.00 |            0 |     0.00 |   0 |
| SLR0      |           0 |    0.00 |            0 |     0.00 |            0 |     0.00 |   0 |
+-----------+-------------+---------+--------------+----------+--------------+----------+-----+
| Total     |           0 |         |            0 |          |            0 |          |   0 |
+-----------+-------------+---------+--------------+----------+--------------+----------+-----+



Running report: report_timing_summary -file ./report/process_top_timing_routed.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Contents of report file './report/process_top_timing_routed.rpt' is as follows:
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date              : Sat Jan 25 14:13:31 2020
| Host              : u0-lau running 64-bit Ubuntu 16.04.5 LTS
| Command           : report_timing_summary -file ./report/process_top_timing_routed.rpt
| Design            : bd_0_wrapper
| Device            : xcvu9p-fsgd2104
| Speed File        : -3  PRODUCTION 1.23 10-29-2018
| Temperature Grade : E
-----------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 94 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 148 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.334    -1003.881                   2806                13933        0.025        0.000                      0                13933        1.155        0.000                       0                  3558  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
ap_clk  {0.000 1.650}        3.300           303.030         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk             -1.334    -1003.881                   2806                13933        0.025        0.000                      0                13933        1.155        0.000                       0                  3558  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :         2806  Failing Endpoints,  Worst Slack       -1.334ns,  Total Violation    -1003.881ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.025ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.155ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.334ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_2_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_4/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/p_dmemclass_Node_da_U/process_top_p_dmemclass_Node_da_ram_U/ram_reg_0_62/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.350ns  (logic 1.166ns (26.805%)  route 3.184ns (73.195%))
  Logic Levels:           5  (LUT3=1 LUT6=4)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3557, unset)         0.000     0.000    bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_2_U/SortedMerge_p_rect_packed_var_L5_ram_U/ap_clk
    RAMB36_X7Y46         RAMB36E2                                     r  bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_2_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_4/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X7Y46         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[1])
                                                      0.886     0.886 f  bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_2_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_4/DOUTADOUT[1]
                         net (fo=3, routed)           1.407     2.293    bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_31_0[9]
    SLICE_X49Y228        LUT3 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.031     2.324 f  bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_0_i_118/O
                         net (fo=3, routed)           0.098     2.422    bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_0_i_118_n_3
    SLICE_X50Y228        LUT6 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.090     2.512 r  bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_0_i_94/O
                         net (fo=3, routed)           0.093     2.605    bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_0_i_94_n_3
    SLICE_X50Y226        LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.081     2.686 r  bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_0_i_60/O
                         net (fo=2, routed)           0.135     2.821    bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/p_rect_packed_var_L5_72_U/MergeSort_p_rect_packed_var_L5_ram_U/ram_reg_0_36_3
    SLICE_X50Y223        LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.031     2.852 r  bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/p_rect_packed_var_L5_72_U/MergeSort_p_rect_packed_var_L5_ram_U/ram_reg_0_0_i_25__0/O
                         net (fo=3, routed)           0.096     2.948    bd_0_i/hls_inst/inst/grp_printList_fu_203/grp_MergeSort_fu_180_p_dmemclass_Node_da_address0[3]
    SLICE_X50Y223        LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.047     2.995 r  bd_0_i/hls_inst/inst/grp_printList_fu_203/ram_reg_0_36_i_4/O
                         net (fo=28, routed)          1.355     4.350    bd_0_i/hls_inst/inst/p_dmemclass_Node_da_U/process_top_p_dmemclass_Node_da_ram_U/ram_reg_0_36_0[12]
    RAMB36_X5Y49         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemclass_Node_da_U/process_top_p_dmemclass_Node_da_ram_U/ram_reg_0_62/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=3557, unset)         0.000     3.300    bd_0_i/hls_inst/inst/p_dmemclass_Node_da_U/process_top_p_dmemclass_Node_da_ram_U/ap_clk
    RAMB36_X5Y49         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemclass_Node_da_U/process_top_p_dmemclass_Node_da_ram_U/ram_reg_0_62/CLKARDCLK
                         clock pessimism              0.000     3.300    
                         clock uncertainty           -0.035     3.265    
    RAMB36_X5Y49         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.249     3.016    bd_0_i/hls_inst/inst/p_dmemclass_Node_da_U/process_top_p_dmemclass_Node_da_ram_U/ram_reg_0_62
  -------------------------------------------------------------------
                         required time                          3.016    
                         arrival time                          -4.350    
  -------------------------------------------------------------------
                         slack                                 -1.334    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/process_top_gmem_m_axi_U/bus_read/rs_rdata/data_p1_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/gmem_addr_1_read_reg_384_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3557, unset)         0.000     0.000    bd_0_i/hls_inst/inst/process_top_gmem_m_axi_U/bus_read/rs_rdata/ap_clk
    SLICE_X32Y166        FDRE                                         r  bd_0_i/hls_inst/inst/process_top_gmem_m_axi_U/bus_read/rs_rdata/data_p1_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y166        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.039 r  bd_0_i/hls_inst/inst/process_top_gmem_m_axi_U/bus_read/rs_rdata/data_p1_reg[28]/Q
                         net (fo=1, routed)           0.033     0.072    bd_0_i/hls_inst/inst/gmem_RDATA[28]
    SLICE_X32Y166        FDRE                                         r  bd_0_i/hls_inst/inst/gmem_addr_1_read_reg_384_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3557, unset)         0.000     0.000    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X32Y166        FDRE                                         r  bd_0_i/hls_inst/inst/gmem_addr_1_read_reg_384_reg[28]/C
                         clock pessimism              0.000     0.000    
    SLICE_X32Y166        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     0.047    bd_0_i/hls_inst/inst/gmem_addr_1_read_reg_384_reg[28]
  -------------------------------------------------------------------
                         required time                         -0.047    
                         arrival time                           0.072    
  -------------------------------------------------------------------
                         slack                                  0.025    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 1.650 }
Period(ns):         3.300
Sources:            { ap_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.392         3.300       1.908      RAMB36_X4Y56  bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_27/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.495         1.650       1.155      RAMB36_X4Y56  bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_27/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.495         1.650       1.155      RAMB36_X4Y56  bd_0_i/hls_inst/inst/grp_MergeSort_fu_180/grp_SortedMerge_fu_541/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_27/CLKARDCLK




HLS: impl run complete: worst setup slack (WNS)=-1.334355, worst hold slack (WHS)=0.025000, total pulse width slack(TPWS)=0.000000, number of unrouted nets=0
Vivado implementation timing failed: WNS (-1.334355) is less than 0
HLS EXTRACTION: calculating BRAM count: (17 bram18) + 2 * (353 bram36)
HLS EXTRACTION: impl area_totals:  0 0 0 0 0 {0 } 0
HLS EXTRACTION: impl area_current: 0 2949 3006 0 723 0 55 1314 0 0
HLS EXTRACTION: generated /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/msort/tmp/implement_16384/device/device/impl/report/verilog/process_top_export.xml


Implementation tool: Xilinx Vivado v.2018.3
Project:             device
Solution:            device
Device target:       xcvu9p-fsgd2104-3-e
Report date:         Sat Jan 25 14:13:31 PST 2020

#=== Post-Implementation Resource usage ===
CLB:           1314
LUT:           2949
FF:            3006
DSP:              0
BRAM:           723
SRL:             55
#=== Final timing ===
CP required:    3.300
CP achieved post-synthesis:    2.969
CP achieved post-implementation:    4.634
Timing not met

HLS EXTRACTION: generated /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/msort/tmp/implement_16384/device/device/impl/report/verilog/process_top_export.rpt
INFO: [Common 17-206] Exiting Vivado at Sat Jan 25 14:13:32 2020...
INFO: [HLS 200-112] Total elapsed time: 1532.3 seconds; peak allocated memory: 131.179 MB.
INFO: [Common 17-206] Exiting vivado_hls at Sat Jan 25 14:13:33 2020...
