
===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= nom_ff_n40C_5v50 Corner ===================================

Startpoint: ena (input port clocked by clk)
Endpoint: _225_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004305    0.076795    0.028977    4.028977 ^ ena (in)
                                                         ena (net)
                      0.076795    0.000000    4.028977 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018634    0.226886    0.220183    4.249160 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net9 (net)
                      0.226889    0.000458    4.249618 ^ _159_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.036560    0.213467    0.168516    4.418134 v _159_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                                         _076_ (net)
                      0.213467    0.000271    4.418406 v _168_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.004285    0.243503    0.179007    4.597412 ^ _168_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _005_ (net)
                      0.243503    0.000046    4.597458 ^ _225_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.597458   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026106    0.091454    0.044643   20.044643 ^ clk (in)
                                                         clk (net)
                      0.091455    0.000000   20.044643 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049275    0.073253    0.161769   20.206413 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073258    0.000957   20.207371 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.036968    0.066384    0.152960   20.360331 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.066385    0.000526   20.360857 ^ _225_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.260857   clock uncertainty
                                  0.000000   20.260857   clock reconvergence pessimism
                                 -0.217175   20.043680   library setup time
                                             20.043680   data required time
---------------------------------------------------------------------------------------------
                                             20.043680   data required time
                                             -4.597458   data arrival time
---------------------------------------------------------------------------------------------
                                             15.446222   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _224_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004305    0.076795    0.028977    4.028977 ^ ena (in)
                                                         ena (net)
                      0.076795    0.000000    4.028977 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018634    0.226886    0.220183    4.249160 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net9 (net)
                      0.226889    0.000458    4.249618 ^ _159_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.036560    0.213467    0.168516    4.418134 v _159_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                                         _076_ (net)
                      0.213467    0.000393    4.418528 v _165_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.003889    0.233118    0.173557    4.592085 ^ _165_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _004_ (net)
                      0.233118    0.000073    4.592158 ^ _224_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.592158   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026106    0.091454    0.044643   20.044643 ^ clk (in)
                                                         clk (net)
                      0.091455    0.000000   20.044643 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049275    0.073253    0.161769   20.206413 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073258    0.000957   20.207371 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.036968    0.066384    0.152960   20.360331 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.066386    0.000835   20.361166 ^ _224_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.261166   clock uncertainty
                                  0.000000   20.261166   clock reconvergence pessimism
                                 -0.215662   20.045504   library setup time
                                             20.045504   data required time
---------------------------------------------------------------------------------------------
                                             20.045504   data required time
                                             -4.592158   data arrival time
---------------------------------------------------------------------------------------------
                                             15.453345   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _226_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004305    0.076795    0.028977    4.028977 ^ ena (in)
                                                         ena (net)
                      0.076795    0.000000    4.028977 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018634    0.226886    0.220183    4.249160 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net9 (net)
                      0.226889    0.000458    4.249618 ^ _159_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.036560    0.213467    0.168516    4.418134 v _159_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                                         _076_ (net)
                      0.213468    0.000829    4.418963 v _170_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003951    0.155801    0.140453    4.559417 ^ _170_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _006_ (net)
                      0.155801    0.000044    4.559461 ^ _226_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.559461   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026106    0.091454    0.044643   20.044643 ^ clk (in)
                                                         clk (net)
                      0.091455    0.000000   20.044643 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049275    0.073253    0.161769   20.206413 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073258    0.000957   20.207371 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.036968    0.066384    0.152960   20.360331 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.066390    0.001240   20.361570 ^ _226_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.261570   clock uncertainty
                                  0.000000   20.261570   clock reconvergence pessimism
                                 -0.201809   20.059761   library setup time
                                             20.059761   data required time
---------------------------------------------------------------------------------------------
                                             20.059761   data required time
                                             -4.559461   data arrival time
---------------------------------------------------------------------------------------------
                                             15.500300   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _223_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004305    0.076795    0.028977    4.028977 ^ ena (in)
                                                         ena (net)
                      0.076795    0.000000    4.028977 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018634    0.226886    0.220183    4.249160 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net9 (net)
                      0.226889    0.000458    4.249618 ^ _159_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.036560    0.213467    0.168516    4.418134 v _159_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                                         _076_ (net)
                      0.213468    0.000766    4.418900 v _162_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003714    0.152153    0.137900    4.556800 ^ _162_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _003_ (net)
                      0.152153    0.000069    4.556869 ^ _223_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.556869   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026106    0.091454    0.044643   20.044643 ^ clk (in)
                                                         clk (net)
                      0.091455    0.000000   20.044643 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049275    0.073253    0.161769   20.206413 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073258    0.000957   20.207371 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.036968    0.066384    0.152960   20.360331 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.066390    0.001252   20.361584 ^ _223_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.261583   clock uncertainty
                                  0.000000   20.261583   clock reconvergence pessimism
                                 -0.201130   20.060453   library setup time
                                             20.060453   data required time
---------------------------------------------------------------------------------------------
                                             20.060453   data required time
                                             -4.556869   data arrival time
---------------------------------------------------------------------------------------------
                                             15.503585   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _227_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004305    0.076795    0.028977    4.028977 ^ ena (in)
                                                         ena (net)
                      0.076795    0.000000    4.028977 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018634    0.226886    0.220183    4.249160 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net9 (net)
                      0.226889    0.000458    4.249618 ^ _159_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.036560    0.213467    0.168516    4.418134 v _159_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                                         _076_ (net)
                      0.213468    0.000836    4.418971 v _172_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003359    0.146670    0.134083    4.553053 ^ _172_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _007_ (net)
                      0.146670    0.000032    4.553086 ^ _227_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.553086   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026106    0.091454    0.044643   20.044643 ^ clk (in)
                                                         clk (net)
                      0.091455    0.000000   20.044643 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049275    0.073253    0.161769   20.206413 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073258    0.000957   20.207371 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.036968    0.066384    0.152960   20.360331 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.066390    0.001254   20.361586 ^ _227_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.261585   clock uncertainty
                                  0.000000   20.261585   clock reconvergence pessimism
                                 -0.200110   20.061476   library setup time
                                             20.061476   data required time
---------------------------------------------------------------------------------------------
                                             20.061476   data required time
                                             -4.553086   data arrival time
---------------------------------------------------------------------------------------------
                                             15.508389   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _222_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004305    0.076795    0.028977    4.028977 ^ ena (in)
                                                         ena (net)
                      0.076795    0.000000    4.028977 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018634    0.226886    0.220183    4.249160 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net9 (net)
                      0.226889    0.000458    4.249618 ^ _159_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.036560    0.213467    0.168516    4.418134 v _159_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                                         _076_ (net)
                      0.213468    0.000731    4.418866 v _160_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003423    0.150699    0.130233    4.549099 ^ _160_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _000_ (net)
                      0.150699    0.000032    4.549131 ^ _222_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.549131   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026106    0.091454    0.044643   20.044643 ^ clk (in)
                                                         clk (net)
                      0.091455    0.000000   20.044643 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049275    0.073253    0.161769   20.206413 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073258    0.000957   20.207371 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.036968    0.066384    0.152960   20.360331 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.066389    0.001107   20.361437 ^ _222_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.261438   clock uncertainty
                                  0.000000   20.261438   clock reconvergence pessimism
                                 -0.200860   20.060577   library setup time
                                             20.060577   data required time
---------------------------------------------------------------------------------------------
                                             20.060577   data required time
                                             -4.549131   data arrival time
---------------------------------------------------------------------------------------------
                                             15.511447   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _253_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004305    0.076795    0.028977    4.028977 ^ ena (in)
                                                         ena (net)
                      0.076795    0.000000    4.028977 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018634    0.226886    0.220183    4.249160 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net9 (net)
                      0.226889    0.000425    4.249585 ^ _208_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.005001    0.158818    0.115627    4.365211 v _208_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _105_ (net)
                      0.158818    0.000097    4.365308 v _209_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.004007    0.199548    0.165623    4.530931 ^ _209_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _044_ (net)
                      0.199548    0.000076    4.531007 ^ _253_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.531007   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026106    0.091454    0.044643   20.044643 ^ clk (in)
                                                         clk (net)
                      0.091455    0.000000   20.044643 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049275    0.073253    0.161769   20.206413 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073258    0.000957   20.207371 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.036968    0.066384    0.152960   20.360331 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.066384    0.000234   20.360565 ^ _253_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.260565   clock uncertainty
                                  0.000000   20.260565   clock reconvergence pessimism
                                 -0.209955   20.050611   library setup time
                                             20.050611   data required time
---------------------------------------------------------------------------------------------
                                             20.050611   data required time
                                             -4.531007   data arrival time
---------------------------------------------------------------------------------------------
                                             15.519604   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _231_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004319    0.076947    0.029074    4.029074 ^ rst_n (in)
                                                         rst_n (net)
                      0.076947    0.000000    4.029074 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006700    0.103619    0.145391    4.174465 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.103619    0.000085    4.174550 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.060326    0.343804    0.290278    4.464828 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.343842    0.002027    4.466856 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     9    0.070721    0.398884    0.345147    4.812003 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net15 (net)
                      0.398946    0.002793    4.814795 ^ _231_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.814795   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026106    0.091454    0.044643   20.044643 ^ clk (in)
                                                         clk (net)
                      0.091455    0.000000   20.044643 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049275    0.073253    0.161769   20.206413 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073258    0.000940   20.207354 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.031813    0.063498    0.150854   20.358206 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.063499    0.000359   20.358564 ^ _231_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.258566   clock uncertainty
                                  0.000000   20.258566   clock reconvergence pessimism
                                  0.078287   20.336853   library recovery time
                                             20.336853   data required time
---------------------------------------------------------------------------------------------
                                             20.336853   data required time
                                             -4.814795   data arrival time
---------------------------------------------------------------------------------------------
                                             15.522057   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _253_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004319    0.076947    0.029074    4.029074 ^ rst_n (in)
                                                         rst_n (net)
                      0.076947    0.000000    4.029074 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006700    0.103619    0.145391    4.174465 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.103619    0.000085    4.174550 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.060326    0.343804    0.290278    4.464828 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.343842    0.002027    4.466856 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     9    0.070721    0.398884    0.345147    4.812003 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net15 (net)
                      0.398946    0.002788    4.814791 ^ _253_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.814791   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026106    0.091454    0.044643   20.044643 ^ clk (in)
                                                         clk (net)
                      0.091455    0.000000   20.044643 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049275    0.073253    0.161769   20.206413 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073258    0.000957   20.207371 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.036968    0.066384    0.152960   20.360331 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.066384    0.000234   20.360565 ^ _253_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.260565   clock uncertainty
                                  0.000000   20.260565   clock reconvergence pessimism
                                  0.079028   20.339594   library recovery time
                                             20.339594   data required time
---------------------------------------------------------------------------------------------
                                             20.339594   data required time
                                             -4.814791   data arrival time
---------------------------------------------------------------------------------------------
                                             15.524803   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _225_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004319    0.076947    0.029074    4.029074 ^ rst_n (in)
                                                         rst_n (net)
                      0.076947    0.000000    4.029074 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006700    0.103619    0.145391    4.174465 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.103619    0.000085    4.174550 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.060326    0.343804    0.290278    4.464828 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.343842    0.002027    4.466856 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     9    0.070721    0.398884    0.345147    4.812003 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net15 (net)
                      0.398936    0.002547    4.814550 ^ _225_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.814550   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026106    0.091454    0.044643   20.044643 ^ clk (in)
                                                         clk (net)
                      0.091455    0.000000   20.044643 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049275    0.073253    0.161769   20.206413 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073258    0.000957   20.207371 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.036968    0.066384    0.152960   20.360331 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.066385    0.000526   20.360857 ^ _225_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.260857   clock uncertainty
                                  0.000000   20.260857   clock reconvergence pessimism
                                  0.079030   20.339888   library recovery time
                                             20.339888   data required time
---------------------------------------------------------------------------------------------
                                             20.339888   data required time
                                             -4.814550   data arrival time
---------------------------------------------------------------------------------------------
                                             15.525338   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _224_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004319    0.076947    0.029074    4.029074 ^ rst_n (in)
                                                         rst_n (net)
                      0.076947    0.000000    4.029074 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006700    0.103619    0.145391    4.174465 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.103619    0.000085    4.174550 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.060326    0.343804    0.290278    4.464828 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.343842    0.002027    4.466856 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     9    0.070721    0.398884    0.345147    4.812003 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net15 (net)
                      0.398938    0.002604    4.814606 ^ _224_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.814606   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026106    0.091454    0.044643   20.044643 ^ clk (in)
                                                         clk (net)
                      0.091455    0.000000   20.044643 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049275    0.073253    0.161769   20.206413 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073258    0.000957   20.207371 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.036968    0.066384    0.152960   20.360331 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.066386    0.000835   20.361166 ^ _224_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.261166   clock uncertainty
                                  0.000000   20.261166   clock reconvergence pessimism
                                  0.079030   20.340197   library recovery time
                                             20.340197   data required time
---------------------------------------------------------------------------------------------
                                             20.340197   data required time
                                             -4.814606   data arrival time
---------------------------------------------------------------------------------------------
                                             15.525590   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _228_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004319    0.076947    0.029074    4.029074 ^ rst_n (in)
                                                         rst_n (net)
                      0.076947    0.000000    4.029074 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006700    0.103619    0.145391    4.174465 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.103619    0.000085    4.174550 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.060326    0.343804    0.290278    4.464828 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.343860    0.002473    4.467302 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.086416    0.253606    0.336384    4.803686 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.253716    0.002984    4.806670 ^ _228_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.806670   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026106    0.091454    0.044643   20.044643 ^ clk (in)
                                                         clk (net)
                      0.091455    0.000000   20.044643 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049275    0.073253    0.161769   20.206413 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073258    0.000940   20.207354 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.031813    0.063498    0.150854   20.358206 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.063499    0.000512   20.358719 ^ _228_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.258718   clock uncertainty
                                  0.000000   20.258718   clock reconvergence pessimism
                                  0.105182   20.363899   library recovery time
                                             20.363899   data required time
---------------------------------------------------------------------------------------------
                                             20.363899   data required time
                                             -4.806670   data arrival time
---------------------------------------------------------------------------------------------
                                             15.557231   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _232_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004319    0.076947    0.029074    4.029074 ^ rst_n (in)
                                                         rst_n (net)
                      0.076947    0.000000    4.029074 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006700    0.103619    0.145391    4.174465 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.103619    0.000085    4.174550 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.060326    0.343804    0.290278    4.464828 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.343860    0.002473    4.467302 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.086416    0.253606    0.336384    4.803686 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.253717    0.003006    4.806692 ^ _232_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.806692   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026106    0.091454    0.044643   20.044643 ^ clk (in)
                                                         clk (net)
                      0.091455    0.000000   20.044643 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049275    0.073253    0.161769   20.206413 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073258    0.000940   20.207354 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.031813    0.063498    0.150854   20.358206 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.063499    0.000524   20.358730 ^ _232_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.258730   clock uncertainty
                                  0.000000   20.258730   clock reconvergence pessimism
                                  0.105181   20.363913   library recovery time
                                             20.363913   data required time
---------------------------------------------------------------------------------------------
                                             20.363913   data required time
                                             -4.806692   data arrival time
---------------------------------------------------------------------------------------------
                                             15.557220   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _230_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004319    0.076947    0.029074    4.029074 ^ rst_n (in)
                                                         rst_n (net)
                      0.076947    0.000000    4.029074 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006700    0.103619    0.145391    4.174465 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.103619    0.000085    4.174550 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.060326    0.343804    0.290278    4.464828 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.343860    0.002473    4.467302 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.086416    0.253606    0.336384    4.803686 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.253695    0.002630    4.806316 ^ _230_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.806316   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026106    0.091454    0.044643   20.044643 ^ clk (in)
                                                         clk (net)
                      0.091455    0.000000   20.044643 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049275    0.073253    0.161769   20.206413 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073258    0.000940   20.207354 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.031813    0.063498    0.150854   20.358206 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.063499    0.000471   20.358677 ^ _230_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.258677   clock uncertainty
                                  0.000000   20.258677   clock reconvergence pessimism
                                  0.105185   20.363863   library recovery time
                                             20.363863   data required time
---------------------------------------------------------------------------------------------
                                             20.363863   data required time
                                             -4.806316   data arrival time
---------------------------------------------------------------------------------------------
                                             15.557547   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _233_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004319    0.076947    0.029074    4.029074 ^ rst_n (in)
                                                         rst_n (net)
                      0.076947    0.000000    4.029074 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006700    0.103619    0.145391    4.174465 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.103619    0.000085    4.174550 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.060326    0.343804    0.290278    4.464828 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.343860    0.002473    4.467302 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.086416    0.253606    0.336384    4.803686 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.253691    0.002570    4.806255 ^ _233_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.806255   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026106    0.091454    0.044643   20.044643 ^ clk (in)
                                                         clk (net)
                      0.091455    0.000000   20.044643 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049275    0.073253    0.161769   20.206413 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073258    0.000940   20.207354 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.031813    0.063498    0.150854   20.358206 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.063499    0.000481   20.358688 ^ _233_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.258688   clock uncertainty
                                  0.000000   20.258688   clock reconvergence pessimism
                                  0.105186   20.363873   library recovery time
                                             20.363873   data required time
---------------------------------------------------------------------------------------------
                                             20.363873   data required time
                                             -4.806255   data arrival time
---------------------------------------------------------------------------------------------
                                             15.557618   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _229_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004319    0.076947    0.029074    4.029074 ^ rst_n (in)
                                                         rst_n (net)
                      0.076947    0.000000    4.029074 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006700    0.103619    0.145391    4.174465 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.103619    0.000085    4.174550 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.060326    0.343804    0.290278    4.464828 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.343860    0.002473    4.467302 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.086416    0.253606    0.336384    4.803686 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.253688    0.002508    4.806194 ^ _229_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.806194   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026106    0.091454    0.044643   20.044643 ^ clk (in)
                                                         clk (net)
                      0.091455    0.000000   20.044643 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049275    0.073253    0.161769   20.206413 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073258    0.000940   20.207354 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.031813    0.063498    0.150854   20.358206 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.063499    0.000492   20.358698 ^ _229_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.258698   clock uncertainty
                                  0.000000   20.258698   clock reconvergence pessimism
                                  0.105187   20.363886   library recovery time
                                             20.363886   data required time
---------------------------------------------------------------------------------------------
                                             20.363886   data required time
                                             -4.806194   data arrival time
---------------------------------------------------------------------------------------------
                                             15.557691   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _227_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004319    0.076947    0.029074    4.029074 ^ rst_n (in)
                                                         rst_n (net)
                      0.076947    0.000000    4.029074 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006700    0.103619    0.145391    4.174465 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.103619    0.000085    4.174550 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.060326    0.343804    0.290278    4.464828 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.343860    0.002473    4.467302 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.086416    0.253606    0.336384    4.803686 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.253647    0.001703    4.805388 ^ _227_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.805388   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026106    0.091454    0.044643   20.044643 ^ clk (in)
                                                         clk (net)
                      0.091455    0.000000   20.044643 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049275    0.073253    0.161769   20.206413 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073258    0.000957   20.207371 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.036968    0.066384    0.152960   20.360331 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.066390    0.001254   20.361586 ^ _227_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.261585   clock uncertainty
                                  0.000000   20.261585   clock reconvergence pessimism
                                  0.106081   20.367666   library recovery time
                                             20.367666   data required time
---------------------------------------------------------------------------------------------
                                             20.367666   data required time
                                             -4.805388   data arrival time
---------------------------------------------------------------------------------------------
                                             15.562277   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _226_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004319    0.076947    0.029074    4.029074 ^ rst_n (in)
                                                         rst_n (net)
                      0.076947    0.000000    4.029074 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006700    0.103619    0.145391    4.174465 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.103619    0.000085    4.174550 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.060326    0.343804    0.290278    4.464828 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.343860    0.002473    4.467302 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.086416    0.253606    0.336384    4.803686 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.253640    0.001535    4.805221 ^ _226_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.805221   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026106    0.091454    0.044643   20.044643 ^ clk (in)
                                                         clk (net)
                      0.091455    0.000000   20.044643 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049275    0.073253    0.161769   20.206413 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073258    0.000957   20.207371 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.036968    0.066384    0.152960   20.360331 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.066390    0.001240   20.361570 ^ _226_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.261570   clock uncertainty
                                  0.000000   20.261570   clock reconvergence pessimism
                                  0.106082   20.367653   library recovery time
                                             20.367653   data required time
---------------------------------------------------------------------------------------------
                                             20.367653   data required time
                                             -4.805221   data arrival time
---------------------------------------------------------------------------------------------
                                             15.562431   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _223_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004319    0.076947    0.029074    4.029074 ^ rst_n (in)
                                                         rst_n (net)
                      0.076947    0.000000    4.029074 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006700    0.103619    0.145391    4.174465 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.103619    0.000085    4.174550 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.060326    0.343804    0.290278    4.464828 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.343860    0.002473    4.467302 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.086416    0.253606    0.336384    4.803686 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.253623    0.001066    4.804752 ^ _223_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.804752   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026106    0.091454    0.044643   20.044643 ^ clk (in)
                                                         clk (net)
                      0.091455    0.000000   20.044643 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049275    0.073253    0.161769   20.206413 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073258    0.000957   20.207371 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.036968    0.066384    0.152960   20.360331 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.066390    0.001252   20.361584 ^ _223_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.261583   clock uncertainty
                                  0.000000   20.261583   clock reconvergence pessimism
                                  0.106086   20.367668   library recovery time
                                             20.367668   data required time
---------------------------------------------------------------------------------------------
                                             20.367668   data required time
                                             -4.804752   data arrival time
---------------------------------------------------------------------------------------------
                                             15.562917   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _222_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004319    0.076947    0.029074    4.029074 ^ rst_n (in)
                                                         rst_n (net)
                      0.076947    0.000000    4.029074 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006700    0.103619    0.145391    4.174465 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.103619    0.000085    4.174550 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.060326    0.343804    0.290278    4.464828 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.343860    0.002473    4.467302 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.086416    0.253606    0.336384    4.803686 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.253609    0.000452    4.804138 ^ _222_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.804138   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026106    0.091454    0.044643   20.044643 ^ clk (in)
                                                         clk (net)
                      0.091455    0.000000   20.044643 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049275    0.073253    0.161769   20.206413 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073258    0.000957   20.207371 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.036968    0.066384    0.152960   20.360331 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.066389    0.001107   20.361437 ^ _222_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.261438   clock uncertainty
                                  0.000000   20.261438   clock reconvergence pessimism
                                  0.106088   20.367525   library recovery time
                                             20.367525   data required time
---------------------------------------------------------------------------------------------
                                             20.367525   data required time
                                             -4.804138   data arrival time
---------------------------------------------------------------------------------------------
                                             15.563388   slack (MET)



