#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Sat Jul  2 23:45:23 2022
# Process ID: 18220
# Current directory: D:/Xilinx/final_final/final_final.runs/impl_1
# Command line: vivado.exe -log top.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source top.tcl -notrace
# Log file: D:/Xilinx/final_final/final_final.runs/impl_1/top.vdi
# Journal file: D:/Xilinx/final_final/final_final.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source top.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Xilinx/ip_repo/myip_audio_signal_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2020.1/data/ip'.
Command: link_design -top top -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-454] Reading design checkpoint 'd:/Xilinx/final_final/final_final.srcs/sources_1/bd/design_1/ip/design_1_HDMI_TOP_0_0/design_1_HDMI_TOP_0_0.dcp' for cell 'zynq_module/design_1_i/HDMI_TOP_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/Xilinx/final_final/final_final.srcs/sources_1/bd/design_1/ip/design_1_axi_ahblite_bridge_0_0/design_1_axi_ahblite_bridge_0_0.dcp' for cell 'zynq_module/design_1_i/axi_ahblite_bridge_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/Xilinx/final_final/final_final.srcs/sources_1/bd/design_1/ip/design_1_axi_fifo_mm_s_0_0/design_1_axi_fifo_mm_s_0_0.dcp' for cell 'zynq_module/design_1_i/axi_fifo_mm_s_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/Xilinx/final_final/final_final.srcs/sources_1/bd/design_1/ip/design_1_axi_fifo_mm_s_1_0/design_1_axi_fifo_mm_s_1_0.dcp' for cell 'zynq_module/design_1_i/axi_fifo_mm_s_1'
INFO: [Project 1-454] Reading design checkpoint 'd:/Xilinx/final_final/final_final.srcs/sources_1/bd/design_1/ip/design_1_myI2STx_v1_0_0_0/design_1_myI2STx_v1_0_0_0.dcp' for cell 'zynq_module/design_1_i/myI2STx_v1_0_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/Xilinx/final_final/final_final.srcs/sources_1/bd/design_1/ip/design_1_myPrescaler_0_0/design_1_myPrescaler_0_0.dcp' for cell 'zynq_module/design_1_i/myPrescaler_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/Xilinx/final_final/final_final.srcs/sources_1/bd/design_1/ip/design_1_mySPIRxTx_v1_0_0_0/design_1_mySPIRxTx_v1_0_0_0.dcp' for cell 'zynq_module/design_1_i/mySPIRxTx_v1_0_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/Xilinx/final_final/final_final.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0.dcp' for cell 'zynq_module/design_1_i/proc_sys_reset_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/Xilinx/final_final/final_final.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.dcp' for cell 'zynq_module/design_1_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/Xilinx/final_final/final_final.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/design_1_smartconnect_0_0.dcp' for cell 'zynq_module/design_1_i/smartconnect_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/Xilinx/final_final/final_final.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0.dcp' for cell 'zynq_module/design_1_i/axi_interconnect_0/xbar'
INFO: [Project 1-454] Reading design checkpoint 'd:/Xilinx/final_final/final_final.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp' for cell 'zynq_module/design_1_i/axi_interconnect_0/m00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'd:/Xilinx/final_final/final_final.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1.dcp' for cell 'zynq_module/design_1_i/axi_interconnect_0/m01_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'd:/Xilinx/final_final/final_final.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_2/design_1_auto_pc_2.dcp' for cell 'zynq_module/design_1_i/axi_interconnect_0/s00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.512 . Memory (MB): peak = 1064.461 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 2059 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-141] Inserted 1 OBUFs to IO ports without IO buffers.
Parsing XDC File [d:/Xilinx/final_final/final_final.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'zynq_module/design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [d:/Xilinx/final_final/final_final.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'zynq_module/design_1_i/processing_system7_0/inst'
Parsing XDC File [d:/Xilinx/final_final/final_final.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0_board.xdc] for cell 'zynq_module/design_1_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [d:/Xilinx/final_final/final_final.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0_board.xdc] for cell 'zynq_module/design_1_i/proc_sys_reset_0/U0'
Parsing XDC File [d:/Xilinx/final_final/final_final.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0.xdc] for cell 'zynq_module/design_1_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [d:/Xilinx/final_final/final_final.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0.xdc] for cell 'zynq_module/design_1_i/proc_sys_reset_0/U0'
Parsing XDC File [d:/Xilinx/final_final/final_final.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_1/bd_48ac_psr_aclk_0_board.xdc] for cell 'zynq_module/design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [d:/Xilinx/final_final/final_final.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_1/bd_48ac_psr_aclk_0_board.xdc] for cell 'zynq_module/design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0'
Parsing XDC File [d:/Xilinx/final_final/final_final.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_1/bd_48ac_psr_aclk_0.xdc] for cell 'zynq_module/design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [d:/Xilinx/final_final/final_final.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_1/bd_48ac_psr_aclk_0.xdc] for cell 'zynq_module/design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0'
Parsing XDC File [D:/Xilinx/final_final/final_final.srcs/constrs_1/new/pynq.xdc]
WARNING: [Vivado 12-584] No ports matched 'CLK'. [D:/Xilinx/final_final/final_final.srcs/constrs_1/new/pynq.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Xilinx/final_final/final_final.srcs/constrs_1/new/pynq.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CLK'. [D:/Xilinx/final_final/final_final.srcs/constrs_1/new/pynq.xdc:19]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports CLK]'. [D:/Xilinx/final_final/final_final.srcs/constrs_1/new/pynq.xdc:19]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
Finished Parsing XDC File [D:/Xilinx/final_final/final_final.srcs/constrs_1/new/pynq.xdc]
Sourcing Tcl File [D:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'zynq_module/design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'zynq_module/design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'zynq_module/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'zynq_module/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'zynq_module/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'zynq_module/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'zynq_module/design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'zynq_module/design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO'
Sourcing Tcl File [D:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'zynq_module/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'zynq_module/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO'
Sourcing Tcl File [D:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'zynq_module/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'zynq_module/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO'
Sourcing Tcl File [D:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'zynq_module/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'zynq_module/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo'
Sourcing Tcl File [D:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'zynq_module/design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'zynq_module/design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'zynq_module/design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'zynq_module/design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'zynq_module/design_1_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'zynq_module/design_1_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'zynq_module/design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'zynq_module/design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'zynq_module/design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'zynq_module/design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1064.461 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 96 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 80 instances
  RAM64M => RAM64M (RAMD64E(x4)): 14 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 2 instances

25 Infos, 2 Warnings, 2 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:17 . Memory (MB): peak = 1064.461 ; gain = 0.000
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port hdmi_tx_cec expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port hdmi_tx_rscl expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port hdmi_tx_rsda expects both input and output buffering but the buffers are incomplete.
INFO: [Project 1-461] DRC finished with 0 Errors, 3 Warnings
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.882 . Memory (MB): peak = 1064.461 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks
Ending Cache Timing Information Task | Checksum: 1b00f5efa

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1593.461 ; gain = 529.000

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 13 inverter(s) to 95 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 168ea72fb

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.875 . Memory (MB): peak = 1809.215 ; gain = 0.086
INFO: [Opt 31-389] Phase Retarget created 160 cells and removed 239 cells
INFO: [Opt 31-1021] In phase Retarget, 15 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 3 inverter(s) to 8 load pin(s).
Phase 2 Constant propagation | Checksum: 1e9effcd7

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1809.215 ; gain = 0.086
INFO: [Opt 31-389] Phase Constant propagation created 125 cells and removed 610 cells
INFO: [Opt 31-1021] In phase Constant propagation, 20 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1657fed55

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1809.215 ; gain = 0.086
INFO: [Opt 31-389] Phase Sweep created 1 cells and removed 1646 cells
INFO: [Opt 31-1021] In phase Sweep, 25 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/v_sync_BUFG_inst to drive 1050 load(s) on clock net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/v_sync_BUFG
INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
Phase 4 BUFG optimization | Checksum: 12f9a606f

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1809.215 ; gain = 0.086
INFO: [Opt 31-662] Phase BUFG optimization created 1 cells of which 1 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 12f9a606f

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1809.215 ; gain = 0.086
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 126827326

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1809.215 ; gain = 0.086
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 15 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             160  |             239  |                                             15  |
|  Constant propagation         |             125  |             610  |                                             20  |
|  Sweep                        |               1  |            1646  |                                             25  |
|  BUFG optimization            |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             15  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.039 . Memory (MB): peak = 1809.215 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 1b4a20457

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1809.215 ; gain = 0.086

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 3 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 4 newly gated: 0 Total Ports: 6
Ending PowerOpt Patch Enables Task | Checksum: 1cdffcf0f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.055 . Memory (MB): peak = 1937.668 ; gain = 0.000
Ending Power Optimization Task | Checksum: 1cdffcf0f

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1937.668 ; gain = 128.453

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1cdffcf0f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1937.668 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 1937.668 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 121280f36

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 1937.668 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
54 Infos, 5 Warnings, 2 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 1937.668 ; gain = 873.207
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.057 . Memory (MB): peak = 1937.668 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/Xilinx/final_final/final_final.runs/impl_1/top_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file top_drc_opted.rpt -pb top_drc_opted.pb -rpx top_drc_opted.rpx
Command: report_drc -file top_drc_opted.rpt -pb top_drc_opted.pb -rpx top_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/Xilinx/final_final/final_final.runs/impl_1/top_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port hdmi_tx_rscl expects both input and output buffering but the buffers are incomplete.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1937.668 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: f1a350ee

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 1937.668 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1937.668 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: b9749b1d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1937.668 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1902a4fa7

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1937.668 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1902a4fa7

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1937.668 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 1902a4fa7

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1937.668 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 19caeb21a

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1937.668 ; gain = 0.000

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 351 LUTNM shape to break, 340 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 21, two critical 330, total 351, new lutff created 4
INFO: [Physopt 32-775] End 1 Pass. Optimized 476 nets or cells. Created 351 new cells, deleted 125 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1937.668 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |          351  |            125  |                   476  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |          351  |            125  |                   476  |           0  |           8  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 157a8209c

Time (s): cpu = 00:00:23 ; elapsed = 00:00:13 . Memory (MB): peak = 1937.668 ; gain = 0.000
Phase 2.2 Global Placement Core | Checksum: 1fc5c440c

Time (s): cpu = 00:00:23 ; elapsed = 00:00:14 . Memory (MB): peak = 1937.668 ; gain = 0.000
Phase 2 Global Placement | Checksum: 1fc5c440c

Time (s): cpu = 00:00:23 ; elapsed = 00:00:14 . Memory (MB): peak = 1937.668 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 16314741e

Time (s): cpu = 00:00:24 ; elapsed = 00:00:14 . Memory (MB): peak = 1937.668 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 17b5f71bc

Time (s): cpu = 00:00:26 ; elapsed = 00:00:15 . Memory (MB): peak = 1937.668 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 12376da8e

Time (s): cpu = 00:00:26 ; elapsed = 00:00:16 . Memory (MB): peak = 1937.668 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 164dd2b88

Time (s): cpu = 00:00:26 ; elapsed = 00:00:16 . Memory (MB): peak = 1937.668 ; gain = 0.000

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 13ccd6886

Time (s): cpu = 00:00:30 ; elapsed = 00:00:19 . Memory (MB): peak = 1937.668 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 109df11b4

Time (s): cpu = 00:00:33 ; elapsed = 00:00:22 . Memory (MB): peak = 1937.668 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 1775acd3f

Time (s): cpu = 00:00:34 ; elapsed = 00:00:23 . Memory (MB): peak = 1937.668 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 17c9a9204

Time (s): cpu = 00:00:34 ; elapsed = 00:00:23 . Memory (MB): peak = 1937.668 ; gain = 0.000

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 17843da1f

Time (s): cpu = 00:00:39 ; elapsed = 00:00:28 . Memory (MB): peak = 1937.668 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 17843da1f

Time (s): cpu = 00:00:39 ; elapsed = 00:00:28 . Memory (MB): peak = 1937.668 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 25705677c

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.446 | TNS=-231.783 |
Phase 1 Physical Synthesis Initialization | Checksum: 195b29f49

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.297 . Memory (MB): peak = 1937.668 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 20a8afad9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.332 . Memory (MB): peak = 1937.668 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 25705677c

Time (s): cpu = 00:00:43 ; elapsed = 00:00:30 . Memory (MB): peak = 1937.668 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=-4.291. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 19ce28e8a

Time (s): cpu = 00:01:01 ; elapsed = 00:00:47 . Memory (MB): peak = 1937.668 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 19ce28e8a

Time (s): cpu = 00:01:01 ; elapsed = 00:00:47 . Memory (MB): peak = 1937.668 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 19ce28e8a

Time (s): cpu = 00:01:02 ; elapsed = 00:00:47 . Memory (MB): peak = 1937.668 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 19ce28e8a

Time (s): cpu = 00:01:02 ; elapsed = 00:00:47 . Memory (MB): peak = 1937.668 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1937.668 ; gain = 0.000
Phase 4.4 Final Placement Cleanup | Checksum: 12e1d360c

Time (s): cpu = 00:01:02 ; elapsed = 00:00:47 . Memory (MB): peak = 1937.668 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 12e1d360c

Time (s): cpu = 00:01:02 ; elapsed = 00:00:47 . Memory (MB): peak = 1937.668 ; gain = 0.000
Ending Placer Task | Checksum: 865b5a87

Time (s): cpu = 00:01:02 ; elapsed = 00:00:47 . Memory (MB): peak = 1937.668 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
93 Infos, 6 Warnings, 2 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:04 ; elapsed = 00:00:48 . Memory (MB): peak = 1937.668 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 1937.668 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/Xilinx/final_final/final_final.runs/impl_1/top_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.050 . Memory (MB): peak = 1937.668 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_placed.rpt -pb top_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.037 . Memory (MB): peak = 1937.668 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1937.668 ; gain = 0.000

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.291 | TNS=-156.048 |
Phase 1 Physical Synthesis Initialization | Checksum: 16195d36a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1937.668 ; gain = 0.000
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.291 | TNS=-156.048 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 16195d36a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1937.668 ; gain = 0.000

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.291 | TNS=-156.048 |
INFO: [Physopt 32-702] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/HDMI_out/encode_ch2/Q[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_clocks_inst/clk_1x_pre. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/bias_reg[1]_0.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/bias[4]_i_2__1
INFO: [Physopt 32-702] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/bias_reg[1]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/bias[4]_i_9__1_n_0.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/bias[4]_i_9__1
INFO: [Physopt 32-572] Net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/bias[4]_i_9__1_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/bias[4]_i_9__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/bias[4]_i_28__1_n_0.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/bias[4]_i_28__1
INFO: [Physopt 32-572] Net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/bias[4]_i_28__1_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-735] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/bias[4]_i_28__1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.257 | TNS=-156.014 |
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/bias[4]_i_7__0_n_0.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/bias[4]_i_7__0
INFO: [Physopt 32-572] Net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/bias[4]_i_7__0_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/bias[4]_i_7__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/bias[4]_i_35__0_0.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/bias[2]_i_6
INFO: [Physopt 32-572] Net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/bias[4]_i_35__0_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-735] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/bias[4]_i_35__0_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.239 | TNS=-155.848 |
INFO: [Physopt 32-702] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/HDMI_out/encode_ch0/Q[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[4]_i_6_n_0.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[4]_i_6
INFO: [Physopt 32-702] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[4]_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[4]_i_17_n_0.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[4]_i_17
INFO: [Physopt 32-572] Net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[4]_i_17_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-735] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[4]_i_17_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.237 | TNS=-155.846 |
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[4]_i_20_n_0.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[4]_i_20
INFO: [Physopt 32-572] Net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[4]_i_20_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[4]_i_20_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[3]_i_7_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[3]_i_7_n_0.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[3]_i_7
INFO: [Physopt 32-710] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[4]_i_20_n_0. Critical path length was reduced through logic transformation on cell zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[4]_i_20_comp.
INFO: [Physopt 32-735] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[3]_i_7_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.220 | TNS=-155.745 |
INFO: [Physopt 32-702] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/HDMI_out/encode_ch0/i_data[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/HDMI_out/encode_ch0/bias_reg[1]_0.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/HDMI_out/encode_ch0/o_tmds[7]_i_3__0
INFO: [Physopt 32-710] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds0_in[1]. Critical path length was reduced through logic transformation on cell zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[1]_i_1_comp.
INFO: [Physopt 32-735] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/HDMI_out/encode_ch0/bias_reg[1]_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.218 | TNS=-155.333 |
INFO: [Physopt 32-702] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/HDMI_out/encode_ch0/i_data[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/HDMI_out/encode_ch0/bias_reg[1]_0.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/HDMI_out/encode_ch0/o_tmds[7]_i_3__0
INFO: [Physopt 32-710] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds0_in[0]. Critical path length was reduced through logic transformation on cell zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[0]_i_1_comp.
INFO: [Physopt 32-735] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/HDMI_out/encode_ch0/bias_reg[1]_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.217 | TNS=-155.081 |
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/bias_reg[3].  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/bias[4]_i_6__1
INFO: [Physopt 32-702] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/bias_reg[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/bias[4]_i_19__1_n_0.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/bias[4]_i_19__1
INFO: [Physopt 32-572] Net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/bias[4]_i_19__1_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-735] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/bias[4]_i_19__1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.216 | TNS=-155.080 |
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/bias[4]_i_20__1_n_0.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/bias[4]_i_20__1
INFO: [Physopt 32-572] Net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/bias[4]_i_20__1_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-735] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/bias[4]_i_20__1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.213 | TNS=-155.077 |
INFO: [Physopt 32-663] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/bias[4]_i_27__0_n_0.  Re-placed instance zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/bias[4]_i_27__0
INFO: [Physopt 32-735] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/bias[4]_i_27__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.206 | TNS=-155.065 |
INFO: [Physopt 32-702] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/HDMI_out/encode_ch1/Q[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias_reg[1]_3.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[4]_i_4__0
INFO: [Physopt 32-702] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias_reg[1]_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[4]_i_16__0_n_0.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[4]_i_16__0
INFO: [Physopt 32-572] Net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[4]_i_16__0_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[4]_i_16__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[4]_i_32__0_n_0.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[4]_i_32__0
INFO: [Physopt 32-735] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[4]_i_32__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.204 | TNS=-155.033 |
INFO: [Physopt 32-702] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/HDMI_out/encode_ch2/i_data[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/HDMI_out/encode_ch2/bias_reg[1]_0.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/HDMI_out/encode_ch2/o_tmds[4]_i_2__0
INFO: [Physopt 32-710] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[4]_i_2__0_0. Critical path length was reduced through logic transformation on cell zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[2]_i_1__0_comp.
INFO: [Physopt 32-735] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/HDMI_out/encode_ch2/bias_reg[1]_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.202 | TNS=-154.806 |
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/bias[4]_i_8__1_n_0.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/bias[4]_i_8__1
INFO: [Physopt 32-572] Net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/bias[4]_i_8__1_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/bias[4]_i_8__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/bias[4]_i_26__1_n_0.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/bias[4]_i_26__1
INFO: [Physopt 32-710] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/bias[4]_i_8__1_n_0. Critical path length was reduced through logic transformation on cell zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/bias[4]_i_8__1_comp.
INFO: [Physopt 32-735] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/bias[4]_i_26__1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.194 | TNS=-154.792 |
INFO: [Physopt 32-702] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/HDMI_out/encode_ch0/i_data[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/HDMI_out/encode_ch0/bias_reg[1]_0.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/HDMI_out/encode_ch0/o_tmds[7]_i_3__0
INFO: [Physopt 32-710] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds0_in[7]. Critical path length was reduced through logic transformation on cell zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[7]_i_1_comp.
INFO: [Physopt 32-735] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/HDMI_out/encode_ch0/bias_reg[1]_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.194 | TNS=-154.462 |
INFO: [Physopt 32-702] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/HDMI_out/encode_ch0/Q[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[3]_i_2_n_0.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[3]_i_2
INFO: [Physopt 32-702] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[3]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[4]_i_18_n_0.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[4]_i_18
INFO: [Physopt 32-134] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[4]_i_18_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-572] Net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[4]_i_18_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[4]_i_18_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[4]_i_30_n_0.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[4]_i_30
INFO: [Physopt 32-572] Net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[4]_i_30_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-735] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[4]_i_30_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.194 | TNS=-154.447 |
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/bias[4]_i_35__0_0.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/bias[2]_i_6
INFO: [Physopt 32-572] Net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/bias[4]_i_35__0_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/bias[4]_i_35__0_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/bias[4]_i_33__1_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/bias[4]_i_33__1_n_0.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/bias[4]_i_33__1
INFO: [Physopt 32-710] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/bias[4]_i_35__0_0. Critical path length was reduced through logic transformation on cell zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/bias[2]_i_6_comp.
INFO: [Physopt 32-735] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/bias[4]_i_33__1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.194 | TNS=-154.406 |
INFO: [Physopt 32-702] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/HDMI_out/encode_ch2/i_data[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/HDMI_out/encode_ch2/bias_reg[1]_0.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/HDMI_out/encode_ch2/o_tmds[4]_i_2__0
INFO: [Physopt 32-572] Net zynq_module/design_1_i/HDMI_TOP_0/inst/HDMI_out/encode_ch2/bias_reg[1]_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-735] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/HDMI_out/encode_ch2/bias_reg[1]_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.187 | TNS=-154.316 |
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/HDMI_out/encode_ch2/bias_reg[2]_0.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/HDMI_out/encode_ch2/bias[4]_i_12__0
INFO: [Physopt 32-735] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/HDMI_out/encode_ch2/bias_reg[2]_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.186 | TNS=-154.315 |
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/bias[4]_i_24__0_n_0.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/bias[4]_i_24__0
INFO: [Physopt 32-572] Net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/bias[4]_i_24__0_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-735] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/bias[4]_i_24__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.182 | TNS=-154.309 |
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[4]_i_3_n_0.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[4]_i_3
INFO: [Physopt 32-702] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[4]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[4]_i_8_n_0.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[4]_i_8
INFO: [Physopt 32-702] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[4]_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[4]_i_26_0.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[4]_i_14
INFO: [Physopt 32-572] Net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[4]_i_26_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-735] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[4]_i_26_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.181 | TNS=-154.308 |
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[4]_i_33_n_0.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[4]_i_33
INFO: [Physopt 32-572] Net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[4]_i_33_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-735] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[4]_i_33_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.180 | TNS=-154.230 |
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/bias[4]_i_27__0_n_0.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/bias[4]_i_27__0
INFO: [Physopt 32-572] Net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/bias[4]_i_27__0_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/bias[4]_i_27__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/bias[4]_i_33__1_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/bias[4]_i_33__1_n_0.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/bias[4]_i_33__1
INFO: [Physopt 32-572] Net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/bias[4]_i_33__1_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-735] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/bias[4]_i_33__1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.179 | TNS=-154.204 |
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[4]_i_30_n_0.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[4]_i_30
INFO: [Physopt 32-572] Net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[4]_i_30_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[4]_i_30_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[4]_i_27_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[4]_i_27_n_0.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[4]_i_27
INFO: [Physopt 32-572] Net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[4]_i_27_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-735] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[4]_i_27_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.174 | TNS=-153.623 |
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias_reg[3]_0.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[4]_i_2__0
INFO: [Physopt 32-702] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias_reg[3]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[3]_i_2__0_n_0.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[3]_i_2__0
INFO: [Physopt 32-710] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias_reg[3]_0. Critical path length was reduced through logic transformation on cell zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[4]_i_2__0_comp.
INFO: [Physopt 32-735] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[3]_i_2__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.164 | TNS=-153.610 |
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/HDMI_out/encode_ch2/bias_reg[1]_0.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/HDMI_out/encode_ch2/o_tmds[4]_i_2__0
INFO: [Physopt 32-572] Net zynq_module/design_1_i/HDMI_TOP_0/inst/HDMI_out/encode_ch2/bias_reg[1]_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/HDMI_out/encode_ch2/bias_reg[1]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net zynq_module/design_1_i/HDMI_TOP_0/inst/HDMI_out/encode_ch2/bias_reg[4]_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/HDMI_out/encode_ch2/bias_reg[4]_0.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/HDMI_out/encode_ch2/bias[4]_i_5__1
INFO: [Physopt 32-710] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/HDMI_out/encode_ch2/bias_reg[1]_0. Critical path length was reduced through logic transformation on cell zynq_module/design_1_i/HDMI_TOP_0/inst/HDMI_out/encode_ch2/o_tmds[4]_i_2__0_comp_1.
INFO: [Physopt 32-735] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/HDMI_out/encode_ch2/bias_reg[4]_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.161 | TNS=-153.204 |
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[4]_i_32__0_n_0.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[4]_i_32__0
INFO: [Physopt 32-702] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[4]_i_32__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[4]_i_23__0_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[4]_i_23__0_n_0.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[4]_i_23__0
INFO: [Physopt 32-572] Net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[4]_i_23__0_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[4]_i_23__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[7]_i_2__0_n_0.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[7]_i_2__0
INFO: [Physopt 32-572] Net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[7]_i_2__0_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[7]_i_2__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[1]_i_8__0_n_0.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[1]_i_8__0
INFO: [Physopt 32-572] Net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[1]_i_8__0_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[1]_i_8__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/green[3] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/green[3].  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[3]_i_3
INFO: [Physopt 32-572] Net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/green[3] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/green[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[3]_i_6_n_0.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[3]_i_6
INFO: [Physopt 32-702] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[3]_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/stage2_enemy1/o_tmds[5]_i_20__1.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/stage2_enemy1/o_tmds[3]_i_11
INFO: [Physopt 32-710] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[3]_i_6_n_0. Critical path length was reduced through logic transformation on cell zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[3]_i_6_comp.
INFO: [Physopt 32-735] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/stage2_enemy1/o_tmds[5]_i_20__1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.160 | TNS=-153.149 |
INFO: [Physopt 32-702] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/HDMI_out/encode_ch2/Q[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/bias[3]_i_3__1_n_0.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/bias[3]_i_3__1
INFO: [Physopt 32-702] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/bias[3]_i_3__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/bias[4]_i_11__1_n_0.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/bias[4]_i_11__1
INFO: [Physopt 32-572] Net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/bias[4]_i_11__1_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/bias[4]_i_11__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/bias[1]_i_2__1_0.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/bias[4]_i_29__0
INFO: [Physopt 32-572] Net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/bias[1]_i_2__1_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-735] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/bias[1]_i_2__1_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.154 | TNS=-153.115 |
INFO: [Physopt 32-572] Net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/bias[4]_i_32_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/bias[4]_i_32_n_0.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/bias[4]_i_32
INFO: [Physopt 32-572] Net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/bias[4]_i_32_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-735] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/bias[4]_i_32_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.144 | TNS=-152.610 |
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/HDMI_out/encode_ch1/bias_reg[2]_0.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/HDMI_out/encode_ch1/bias[4]_i_17__0
INFO: [Physopt 32-735] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/HDMI_out/encode_ch1/bias_reg[2]_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.126 | TNS=-152.588 |
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/bias[3]_i_5__1_n_0.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/bias[3]_i_5__1
INFO: [Physopt 32-735] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/bias[3]_i_5__1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.122 | TNS=-152.529 |
INFO: [Physopt 32-572] Net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[1]_i_7_0[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[1]_i_7_0[0].  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[1]_i_2
INFO: [Physopt 32-572] Net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[1]_i_7_0[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[1]_i_7_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/o_sy_reg[5]_rep_1.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/o_tmds[2]_i_6__1
INFO: [Physopt 32-572] Net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/o_sy_reg[5]_rep_1 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/o_sy_reg[5]_rep_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/o_tmds[5]_i_35_n_0.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/o_tmds[5]_i_35
INFO: [Physopt 32-710] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/o_sy_reg[5]_rep_1. Critical path length was reduced through logic transformation on cell zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/o_tmds[2]_i_6__1_comp.
INFO: [Physopt 32-735] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/o_tmds[5]_i_35_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.119 | TNS=-152.525 |
INFO: [Physopt 32-702] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/HDMI_out/encode_ch0/i_data[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/HDMI_out/encode_ch0/bias_reg[1]_0.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/HDMI_out/encode_ch0/o_tmds[7]_i_3__0
INFO: [Physopt 32-710] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds0_in[4]. Critical path length was reduced through logic transformation on cell zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[4]_i_1_comp.
INFO: [Physopt 32-735] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/HDMI_out/encode_ch0/bias_reg[1]_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.118 | TNS=-152.204 |
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[1]_i_6__1_n_0.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[1]_i_6__1
INFO: [Physopt 32-572] Net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[1]_i_6__1_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-735] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[1]_i_6__1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.117 | TNS=-152.203 |
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/o_tmds[2]_i_22.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/o_tmds[3]_i_5
INFO: [Physopt 32-572] Net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/o_tmds[2]_i_22 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/o_tmds[2]_i_22. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/o_tmds[5]_i_44__1_0.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/o_tmds[5]_i_14__0
INFO: [Physopt 32-710] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/o_tmds[2]_i_22. Critical path length was reduced through logic transformation on cell zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/o_tmds[3]_i_5_comp.
INFO: [Physopt 32-735] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/o_tmds[5]_i_44__1_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.115 | TNS=-152.205 |
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[1]_i_6__1_n_0.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[1]_i_6__1
INFO: [Physopt 32-572] Net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[1]_i_6__1_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-735] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[1]_i_6__1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.113 | TNS=-152.203 |
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[4]_i_14__0_n_0.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[4]_i_14__0
INFO: [Physopt 32-572] Net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[4]_i_14__0_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-735] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[4]_i_14__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.111 | TNS=-152.097 |
INFO: [Physopt 32-663] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/bias[4]_i_26__1_n_0.  Re-placed instance zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/bias[4]_i_26__1_comp
INFO: [Physopt 32-735] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/bias[4]_i_26__1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.099 | TNS=-152.068 |
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[4]_i_12_n_0.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[4]_i_12
INFO: [Physopt 32-572] Net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[4]_i_12_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[4]_i_12_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[4]_i_22__0_1 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[4]_i_22__0_1.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[3]_i_8__0
INFO: [Physopt 32-710] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[4]_i_12_n_0. Critical path length was reduced through logic transformation on cell zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[4]_i_12_comp.
INFO: [Physopt 32-735] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[4]_i_22__0_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.098 | TNS=-152.083 |
INFO: [Physopt 32-572] Net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/o_tmds[2]_i_7__0[1] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/o_tmds[2]_i_7__0[1].  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/o_tmds[2]_i_3
INFO: [Physopt 32-572] Net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/o_tmds[2]_i_7__0[1] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-735] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/o_tmds[2]_i_7__0[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.096 | TNS=-150.908 |
INFO: [Physopt 32-572] Net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[5]_i_3_1 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[5]_i_3_1.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[4]_i_35__0
INFO: [Physopt 32-572] Net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[5]_i_3_1 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-735] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[5]_i_3_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.095 | TNS=-150.907 |
INFO: [Physopt 32-572] Net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/bias[4]_i_34__0_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/bias[4]_i_34__0_n_0.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/bias[4]_i_34__0
INFO: [Physopt 32-572] Net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/bias[4]_i_34__0_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/bias[4]_i_34__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/o_tmds[3]_i_2__0_0.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/o_tmds[6]_i_2__1
INFO: [Physopt 32-710] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/bias[4]_i_34__0_n_0. Critical path length was reduced through logic transformation on cell zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/bias[4]_i_34__0_comp.
INFO: [Physopt 32-735] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/o_tmds[3]_i_2__0_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.092 | TNS=-150.686 |
INFO: [Physopt 32-572] Net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[3]_i_7_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[3]_i_7_n_0.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[3]_i_7
INFO: [Physopt 32-572] Net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[3]_i_7_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-735] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[3]_i_7_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.092 | TNS=-150.674 |
INFO: [Physopt 32-572] Net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[4]_i_26_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[4]_i_26_n_0.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[4]_i_26
INFO: [Physopt 32-572] Net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[4]_i_26_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-735] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[4]_i_26_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.072 | TNS=-150.374 |
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/bias[4]_i_41__0_n_0.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/bias[4]_i_41__0
INFO: [Physopt 32-572] Net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/bias[4]_i_41__0_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-735] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/bias[4]_i_41__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.069 | TNS=-149.990 |
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/bias[4]_i_24__0_n_0.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/bias[4]_i_24__0
INFO: [Physopt 32-572] Net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/bias[4]_i_24__0_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/bias[4]_i_24__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/bias[4]_i_42__0_n_0.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/bias[4]_i_42__0
INFO: [Physopt 32-572] Net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/bias[4]_i_42__0_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-735] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/bias[4]_i_42__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.067 | TNS=-149.944 |
INFO: [Physopt 32-572] Net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[4]_i_26_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[4]_i_26_n_0.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[4]_i_26
INFO: [Physopt 32-572] Net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[4]_i_26_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[4]_i_26_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[6]_i_2_n_0.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[6]_i_2
INFO: [Physopt 32-134] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[6]_i_2_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-572] Net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[6]_i_2_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[6]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[6]_i_4__1_n_0.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[6]_i_4__1
INFO: [Physopt 32-710] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[6]_i_2_n_0. Critical path length was reduced through logic transformation on cell zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[6]_i_2_comp.
INFO: [Physopt 32-735] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[6]_i_4__1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.065 | TNS=-149.344 |
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/o_sy_reg[5]_rep_3.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/o_tmds[5]_i_9__1
INFO: [Physopt 32-572] Net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/o_sy_reg[5]_rep_3 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/o_sy_reg[5]_rep_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/o_tmds[5]_i_35_n_0.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/o_tmds[5]_i_35
INFO: [Physopt 32-710] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/o_sy_reg[5]_rep_3. Critical path length was reduced through logic transformation on cell zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/o_tmds[5]_i_9__1_comp.
INFO: [Physopt 32-735] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/o_tmds[5]_i_35_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.052 | TNS=-149.291 |
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[1]_i_5_n_0.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[1]_i_5
INFO: [Physopt 32-572] Net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[1]_i_5_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[1]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/o_tmds[5]_i_44__1_0.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/o_tmds[5]_i_14__0
INFO: [Physopt 32-710] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[1]_i_5_n_0. Critical path length was reduced through logic transformation on cell zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[1]_i_5_comp.
INFO: [Physopt 32-735] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/o_tmds[5]_i_44__1_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.049 | TNS=-149.300 |
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/bias[4]_i_43_n_0.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/bias[4]_i_43
INFO: [Physopt 32-572] Net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/bias[4]_i_43_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/bias[4]_i_43_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/bias[1]_i_8__1_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/bias[1]_i_8__1_0.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/bias[1]_i_2__1
INFO: [Physopt 32-735] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/bias[1]_i_8__1_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.046 | TNS=-149.211 |
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[3]_i_8_n_0.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[3]_i_8
INFO: [Physopt 32-735] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[3]_i_8_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.045 | TNS=-149.177 |
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[4]_i_33_n_0.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[4]_i_33
INFO: [Physopt 32-572] Net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[4]_i_33_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[4]_i_33_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[4]_i_41_n_0.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[4]_i_41
INFO: [Physopt 32-710] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[4]_i_33_n_0. Critical path length was reduced through logic transformation on cell zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[4]_i_33_comp.
INFO: [Physopt 32-735] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[4]_i_41_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.043 | TNS=-149.175 |
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[4]_i_40_n_0.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[4]_i_40
INFO: [Physopt 32-601] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[4]_i_40_n_0. Net driver zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[4]_i_40 was replaced.
INFO: [Physopt 32-735] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[4]_i_40_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.033 | TNS=-149.078 |
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/stage2_enemy2/o_tmds[2]_i_54_0.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/stage2_enemy2/o_tmds[3]_i_10
INFO: [Physopt 32-702] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/stage2_enemy2/o_tmds[2]_i_54_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/o_sy_reg[5]_rep_4.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/o_tmds[2]_i_54
INFO: [Physopt 32-710] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/stage2_enemy2/o_tmds[2]_i_54_0. Critical path length was reduced through logic transformation on cell zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/stage2_enemy2/o_tmds[3]_i_10_comp.
INFO: [Physopt 32-735] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/o_sy_reg[5]_rep_4. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.030 | TNS=-149.040 |
INFO: [Physopt 32-572] Net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[4]_i_28_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[4]_i_28_n_0.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[4]_i_28
INFO: [Physopt 32-572] Net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[4]_i_28_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-735] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[4]_i_28_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.028 | TNS=-148.985 |
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/bias[4]_i_41__0_n_0.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/bias[4]_i_41__0
INFO: [Physopt 32-572] Net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/bias[4]_i_41__0_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/bias[4]_i_41__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/bias[1]_i_4__0_n_0.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/bias[1]_i_4__0
INFO: [Physopt 32-572] Net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/bias[1]_i_4__0_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/bias[1]_i_4__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/red[1] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/red[1].  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[2]_i_3__0
INFO: [Physopt 32-710] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/bias[1]_i_4__0_n_0. Critical path length was reduced through logic transformation on cell zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/bias[1]_i_4__0_comp.
INFO: [Physopt 32-735] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/red[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.015 | TNS=-148.855 |
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/bias[1]_i_8__1_n_0.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/bias[1]_i_8__1
INFO: [Physopt 32-572] Net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/bias[1]_i_8__1_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/bias[1]_i_8__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/o_tmds[7]_i_6_0.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/o_tmds[7]_i_3
INFO: [Physopt 32-572] Net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/o_tmds[7]_i_6_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/o_tmds[7]_i_6_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[2]_i_30_0.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[2]_i_15__0
INFO: [Physopt 32-572] Net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[2]_i_30_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[2]_i_30_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/stage2_enemy1/o_tmds[5]_i_78__0.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/stage2_enemy1/o_tmds[2]_i_50__1
INFO: [Physopt 32-710] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[2]_i_30_0. Critical path length was reduced through logic transformation on cell zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[2]_i_15__0_comp.
INFO: [Physopt 32-735] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/stage2_enemy1/o_tmds[5]_i_78__0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.012 | TNS=-148.180 |
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[6]_i_4__1_n_0_repN.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[6]_i_4__1_comp
INFO: [Physopt 32-735] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[6]_i_4__1_n_0_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.009 | TNS=-147.314 |
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[1]_i_6__1_n_0.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[1]_i_6__1
INFO: [Physopt 32-572] Net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[1]_i_6__1_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[1]_i_6__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/green[5] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/green[5].  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[5]_i_3__0
INFO: [Physopt 32-134] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/green[5]. Rewiring did not optimize the net.
INFO: [Physopt 32-572] Net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/green[5] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-735] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/green[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.003 | TNS=-147.308 |
INFO: [Physopt 32-572] Net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/o_tmds[2]_i_7__0[1] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/o_tmds[2]_i_7__0[1].  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/o_tmds[2]_i_3
INFO: [Physopt 32-572] Net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/o_tmds[2]_i_7__0[1] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-735] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/o_tmds[2]_i_7__0[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.995 | TNS=-147.248 |
INFO: [Physopt 32-572] Net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[5]_i_16 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[5]_i_16.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[5]_i_5__0
INFO: [Physopt 32-572] Net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[5]_i_16 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[5]_i_16. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/o_tmds[1]_i_21_1.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/o_tmds[5]_i_16
INFO: [Physopt 32-710] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[5]_i_16. Critical path length was reduced through logic transformation on cell zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[5]_i_5__0_comp.
INFO: [Physopt 32-735] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/o_tmds[1]_i_21_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.989 | TNS=-147.242 |
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/green[4].  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[6]_i_3
INFO: [Physopt 32-572] Net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/green[4] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/green[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[6]_i_8_n_0.  Re-placed instance zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[6]_i_8
INFO: [Physopt 32-735] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[6]_i_8_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.989 | TNS=-147.242 |
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[6]_i_8_n_0.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[6]_i_8
INFO: [Physopt 32-702] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[6]_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/o_tmds[6]_i_22__0_0.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/o_tmds[6]_i_16__0
INFO: [Physopt 32-735] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/o_tmds[6]_i_22__0_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.984 | TNS=-147.120 |
INFO: [Physopt 32-572] Net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/o_tmds[2]_i_7__0[1] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/o_tmds[2]_i_7__0[1].  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/o_tmds[2]_i_3
INFO: [Physopt 32-572] Net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/o_tmds[2]_i_7__0[1] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-735] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/o_tmds[2]_i_7__0[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.981 | TNS=-147.117 |
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[1]_i_6_n_0.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[1]_i_6
INFO: [Physopt 32-702] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[1]_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/o_tmds[2]_i_11__1_0.  Re-placed instance zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/o_tmds[1]_i_16
INFO: [Physopt 32-735] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/o_tmds[2]_i_11__1_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.980 | TNS=-147.116 |
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/o_sy_reg[5]_rep_2.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/o_tmds[6]_i_9__1
INFO: [Physopt 32-702] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/o_sy_reg[5]_rep_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/o_tmds[5]_i_32__1_n_0.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/o_tmds[5]_i_32__1
INFO: [Physopt 32-710] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/o_sy_reg[5]_rep_2. Critical path length was reduced through logic transformation on cell zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/o_tmds[6]_i_9__1_comp.
INFO: [Physopt 32-735] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/o_tmds[5]_i_32__1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.958 | TNS=-146.808 |
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[6]_i_6_n_0.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[6]_i_6
INFO: [Physopt 32-702] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[6]_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/o_tmds[5]_i_44__1_0.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/o_tmds[5]_i_14__0
INFO: [Physopt 32-710] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[6]_i_6_n_0. Critical path length was reduced through logic transformation on cell zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[6]_i_6_comp.
INFO: [Physopt 32-735] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/o_tmds[5]_i_44__1_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.956 | TNS=-145.366 |
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/green[6].  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[6]_i_4
INFO: [Physopt 32-710] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[1]_i_6__1_n_0. Critical path length was reduced through logic transformation on cell zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[1]_i_6__1_comp.
INFO: [Physopt 32-735] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/green[6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.955 | TNS=-144.953 |
INFO: [Physopt 32-572] Net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/red[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/red[0].  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[2]_i_2
INFO: [Physopt 32-572] Net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/red[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/red[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/stage2_enemy1/o_tmds[2]_i_30.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/stage2_enemy1/o_tmds[2]_i_8__1
INFO: [Physopt 32-702] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/stage2_enemy1/o_tmds[2]_i_30. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_projectile4_1/life_control_reg[2].  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_projectile4_1/o_tmds[2]_i_27
INFO: [Physopt 32-710] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/stage2_enemy1/o_tmds[2]_i_30. Critical path length was reduced through logic transformation on cell zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/stage2_enemy1/o_tmds[2]_i_8__1_comp.
INFO: [Physopt 32-735] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_projectile4_1/life_control_reg[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.940 | TNS=-144.185 |
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[4]_i_40_n_0.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[4]_i_40
INFO: [Physopt 32-572] Net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[4]_i_40_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[4]_i_40_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[7]_i_2_n_0.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[7]_i_2
INFO: [Physopt 32-572] Net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[7]_i_2_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-735] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[7]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.940 | TNS=-144.118 |
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[6]_i_4__1_n_0_repN.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[6]_i_4__1_comp
INFO: [Physopt 32-702] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[6]_i_4__1_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/blue[4].  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[5]_i_3__1
INFO: [Physopt 32-710] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[6]_i_4__1_n_0_repN. Critical path length was reduced through logic transformation on cell zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[6]_i_4__1_comp_1.
INFO: [Physopt 32-735] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/blue[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.940 | TNS=-143.101 |
INFO: [Physopt 32-572] Net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/o_tmds[2]_i_17_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/o_tmds[2]_i_17_0.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/o_tmds[2]_i_4
INFO: [Physopt 32-572] Net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/o_tmds[2]_i_17_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-735] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/o_tmds[2]_i_17_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.925 | TNS=-142.868 |
INFO: [Physopt 32-572] Net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[4]_i_28_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[4]_i_28_n_0.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[4]_i_28
INFO: [Physopt 32-572] Net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[4]_i_28_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[4]_i_28_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[1]_i_8_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[1]_i_8_0.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[1]_i_2
INFO: [Physopt 32-702] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[1]_i_8_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[1]_i_6__0_n_0.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[1]_i_6__0
INFO: [Physopt 32-572] Net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[1]_i_6__0_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[1]_i_6__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/blue[6].  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[6]_i_3__1
INFO: [Physopt 32-572] Net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/blue[6] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/blue[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[6]_i_7__1_n_0.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[6]_i_7__1
INFO: [Physopt 32-134] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[6]_i_7__1_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-702] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[6]_i_7__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[6]_i_10__1_n_0.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[6]_i_10__1
INFO: [Physopt 32-710] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[6]_i_7__1_n_0. Critical path length was reduced through logic transformation on cell zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[6]_i_7__1_comp.
INFO: [Physopt 32-735] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[6]_i_10__1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.924 | TNS=-142.854 |
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[1]_i_4_n_0.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[1]_i_4
INFO: [Physopt 32-572] Net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[1]_i_4_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-735] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[1]_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.923 | TNS=-142.350 |
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/red[1].  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[2]_i_3__0
INFO: [Physopt 32-710] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/bias[1]_i_8__1_n_0. Critical path length was reduced through logic transformation on cell zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/bias[1]_i_8__1_comp.
INFO: [Physopt 32-735] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/red[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.916 | TNS=-141.989 |
INFO: [Physopt 32-572] Net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/green[5] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/green[5].  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[5]_i_3__0
INFO: [Physopt 32-572] Net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/green[5] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/green[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/o_tmds[5]_i_16__1 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Common 17-14] Message 'Physopt 32-572' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/o_tmds[5]_i_16__1.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/o_tmds[5]_i_20__1
INFO: [Physopt 32-710] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/o_sy_reg[5]_rep_3. Critical path length was reduced through logic transformation on cell zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/o_tmds[5]_i_9__1_comp_1.
INFO: [Physopt 32-735] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/o_tmds[5]_i_16__1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.916 | TNS=-141.989 |
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/o_tmds[5]_i_32__1_n_0.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/o_tmds[5]_i_32__1
INFO: [Physopt 32-702] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/o_tmds[5]_i_32__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_sx_reg[11]_rep_16.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[5]_i_73__0
INFO: [Physopt 32-710] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/o_tmds[5]_i_32__1_n_0. Critical path length was reduced through logic transformation on cell zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/o_tmds[5]_i_32__1_comp_1.
INFO: [Physopt 32-735] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_sx_reg[11]_rep_16. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.913 | TNS=-141.925 |
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/bias[1]_i_8__1_0.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/bias[1]_i_2__1
INFO: [Physopt 32-702] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/bias[1]_i_8__1_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/red[3].  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[1]_i_6
INFO: [Physopt 32-735] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/red[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.907 | TNS=-141.834 |
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/green[6]_repN.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[6]_i_4_comp
INFO: [Physopt 32-702] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/green[6]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_sx_reg[12]_rep_4.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[5]_i_11__0
INFO: [Physopt 32-702] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_sx_reg[12]_rep_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_sx_reg[11]_rep_11.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[5]_i_39__1
INFO: [Physopt 32-710] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_sx_reg[12]_rep_4. Critical path length was reduced through logic transformation on cell zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[5]_i_11__0_comp.
INFO: [Physopt 32-735] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_sx_reg[11]_rep_11. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.889 | TNS=-141.727 |
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[3]_i_8_n_0.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[3]_i_8
INFO: [Physopt 32-702] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[3]_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[5]_i_24_0.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[3]_i_20
INFO: [Physopt 32-702] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[5]_i_24_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[3]_i_32_n_0.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[3]_i_32
INFO: [Physopt 32-735] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[3]_i_32_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.888 | TNS=-141.587 |
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[1]_i_4_n_0.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[1]_i_4
INFO: [Physopt 32-702] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[1]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/blue[2].  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[2]_i_3__1
INFO: [Physopt 32-735] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/blue[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.887 | TNS=-141.517 |
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[5]_i_17_0.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[2]_i_49
INFO: [Physopt 32-702] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[5]_i_17_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[5]_i_18__0_n_0.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[5]_i_18__0
INFO: [Physopt 32-710] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[5]_i_17_0. Critical path length was reduced through logic transformation on cell zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[2]_i_49_comp.
INFO: [Physopt 32-735] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[5]_i_18__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.883 | TNS=-141.280 |
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/stage2_enemy9/o_tmds[5]_i_26__0.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/stage2_enemy9/o_tmds[5]_i_25__0
INFO: [Physopt 32-702] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/stage2_enemy9/o_tmds[5]_i_26__0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_sx_reg[12]_rep_3.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[5]_i_26__0
INFO: [Physopt 32-81] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_sx_reg[12]_rep_3. Replicated 1 times.
INFO: [Physopt 32-735] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_sx_reg[12]_rep_3. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.879 | TNS=-141.000 |
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/green[6].  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[6]_i_4
INFO: [Physopt 32-735] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/green[6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.878 | TNS=-140.994 |
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[3]_i_12_n_0.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[3]_i_12
INFO: [Physopt 32-601] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[3]_i_12_n_0. Net driver zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[3]_i_12 was replaced.
INFO: [Physopt 32-735] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[3]_i_12_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.867 | TNS=-140.915 |
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/red[1]_repN.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[2]_i_3__0_comp
INFO: [Physopt 32-702] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/red[1]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[2]_i_12_n_0.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[2]_i_12
INFO: [Physopt 32-735] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[2]_i_12_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.863 | TNS=-140.645 |
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_sx_reg[12]_rep_3_repN.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[5]_i_26__0_replica
INFO: [Physopt 32-702] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_sx_reg[12]_rep_3_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/o_tmds[2]_i_89__0.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/o_tmds[2]_i_30__0
INFO: [Physopt 32-710] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_sx_reg[12]_rep_3_repN. Critical path length was reduced through logic transformation on cell zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[5]_i_26__0_replica_comp.
INFO: [Physopt 32-735] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/o_tmds[2]_i_89__0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.863 | TNS=-140.505 |
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/o_tmds[2]_i_11__1_0.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/o_tmds[1]_i_16
INFO: [Physopt 32-702] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/o_tmds[2]_i_11__1_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/o_tmds[2]_i_40__0_0.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/o_tmds[2]_i_11__1
INFO: [Physopt 32-710] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/o_tmds[2]_i_11__1_0. Critical path length was reduced through logic transformation on cell zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/o_tmds[1]_i_16_comp.
INFO: [Physopt 32-735] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/o_tmds[2]_i_40__0_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.853 | TNS=-140.452 |
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/blue[5].  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[5]_i_4__1
INFO: [Physopt 32-710] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[1]_i_6__0_n_0. Critical path length was reduced through logic transformation on cell zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[1]_i_6__0_comp.
INFO: [Physopt 32-735] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/blue[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.852 | TNS=-140.263 |
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/green[6].  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[6]_i_4
INFO: [Physopt 32-702] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/green[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/o_tmds[5]_i_22_0.  Re-placed instance zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/o_tmds[6]_i_13
INFO: [Physopt 32-735] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/o_tmds[5]_i_22_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.845 | TNS=-140.235 |
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[6]_i_12__0_n_0.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[6]_i_12__0
INFO: [Physopt 32-702] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[6]_i_12__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/stage2_enemy1/o_tmds[5]_i_20__1.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/stage2_enemy1/o_tmds[3]_i_11
INFO: [Physopt 32-710] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[6]_i_12__0_n_0. Critical path length was reduced through logic transformation on cell zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[6]_i_12__0_comp.
INFO: [Physopt 32-735] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/stage2_enemy1/o_tmds[5]_i_20__1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.840 | TNS=-140.171 |
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/o_tmds[7]_i_4_n_0.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/o_tmds[7]_i_4
INFO: [Physopt 32-735] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/o_tmds[7]_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.837 | TNS=-139.887 |
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/blue[1].  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[2]_i_2__0
INFO: [Physopt 32-702] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/blue[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[2]_i_6__0_n_0.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[2]_i_6__0
INFO: [Physopt 32-735] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[2]_i_6__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.835 | TNS=-139.842 |
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/bias[1]_i_5__1_n_0.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/bias[1]_i_5__1
INFO: [Physopt 32-735] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/bias[1]_i_5__1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.832 | TNS=-139.761 |
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[2]_i_6__0_n_0.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[2]_i_6__0
INFO: [Physopt 32-735] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[2]_i_6__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.826 | TNS=-139.662 |
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/o_tmds[1]_i_21_n_0.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/o_tmds[1]_i_21
INFO: [Physopt 32-735] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/o_tmds[1]_i_21_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.821 | TNS=-139.635 |
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[1]_i_5_n_0.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[1]_i_5
INFO: [Physopt 32-735] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[1]_i_5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.815 | TNS=-139.581 |
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[5]_i_33__1_0.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[5]_i_82
INFO: [Physopt 32-710] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/stage2_enemy9/o_tmds[5]_i_26__0. Critical path length was reduced through logic transformation on cell zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/stage2_enemy9/o_tmds[5]_i_25__0_comp.
INFO: [Physopt 32-735] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[5]_i_33__1_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.814 | TNS=-139.169 |
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/o_tmds[5]_i_16__1.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/o_tmds[5]_i_20__1
INFO: [Physopt 32-702] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/o_tmds[5]_i_16__1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[5]_i_81.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[5]_i_16__1
INFO: [Physopt 32-134] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[5]_i_81. Rewiring did not optimize the net.
INFO: [Physopt 32-702] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[5]_i_81. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[2]_i_27__1_0.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[3]_i_19
INFO: [Physopt 32-710] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[5]_i_81. Critical path length was reduced through logic transformation on cell zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[5]_i_16__1_comp.
INFO: [Physopt 32-735] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[2]_i_27__1_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.806 | TNS=-139.135 |
INFO: [Common 17-14] Message 'Physopt 32-619' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_sx_reg[4]_rep__0_1.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[2]_i_30
INFO: [Physopt 32-735] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_sx_reg[4]_rep__0_1. Optimization improves timing on the net.
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[3]_i_12_n_0.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[3]_i_12
INFO: [Physopt 32-702] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[3]_i_12_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_projectile4_1/o_tmds[2]_i_25__0.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_projectile4_1/o_tmds[2]_i_12__0
INFO: [Physopt 32-710] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[3]_i_12_n_0. Critical path length was reduced through logic transformation on cell zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[3]_i_12_comp.
INFO: [Physopt 32-735] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_projectile4_1/o_tmds[2]_i_25__0. Optimization improves timing on the net.
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/o_tmds[6]_i_3__0_0.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/bias[1]_i_7__1
INFO: [Physopt 32-735] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/o_tmds[6]_i_3__0_0. Optimization improves timing on the net.
INFO: [Common 17-14] Message 'Physopt 32-735' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/o_tmds[5]_i_22_0.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/o_tmds[6]_i_13
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/o_tmds[5]_i_81.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/o_tmds[3]_i_33
INFO: [Physopt 32-710] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[5]_i_24_0. Critical path length was reduced through logic transformation on cell zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[3]_i_20_comp.
INFO: [Physopt 32-663] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/o_tmds[2]_i_40__0_0_repN.  Re-placed instance zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/o_tmds[2]_i_11__1_comp
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/o_tmds[3]_i_18_0.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/o_tmds[3]_i_7
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/bias[1]_i_5__1_n_0.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/bias[1]_i_5__1
INFO: [Physopt 32-702] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/bias[1]_i_5__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/red[4].  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/o_tmds[6]_i_3__0
INFO: [Physopt 32-710] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/bias[1]_i_5__1_n_0. Critical path length was reduced through logic transformation on cell zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/bias[1]_i_5__1_comp.
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[6]_i_15_n_0.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[6]_i_15
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/red[6].  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/o_tmds[6]_i_4__0
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[6]_i_7__0_n_0.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[6]_i_7__0
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[2]_i_27__1_0_repN.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[3]_i_19_comp
INFO: [Physopt 32-702] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[2]_i_27__1_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[5]_i_24_n_0.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[5]_i_24
INFO: [Physopt 32-710] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[2]_i_27__1_0_repN. Critical path length was reduced through logic transformation on cell zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[3]_i_19_comp_1.
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/o_tmds[2]_i_40__0_0_repN.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/o_tmds[2]_i_11__1_comp
INFO: [Physopt 32-702] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/o_tmds[2]_i_40__0_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/o_sx_reg[12]_rep_2.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/o_tmds[2]_i_38
INFO: [Physopt 32-242] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/o_sx_reg[12]_rep_2. Rewired (signal push) zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/sprite_hit_s18 to 7 loads. Replicated 1 times.
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[2]_i_10_n_0.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[2]_i_10
INFO: [Physopt 32-702] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[2]_i_10_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_projectile4_1/life_control_reg[2]_0.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_projectile4_1/o_tmds[2]_i_36__0
INFO: [Physopt 32-134] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_projectile4_1/life_control_reg[2]_0. Rewiring did not optimize the net.
INFO: [Physopt 32-702] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_projectile4_1/life_control_reg[2]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[5]_i_17.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[6]_i_21
INFO: [Physopt 32-710] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_projectile4_1/life_control_reg[2]_0. Critical path length was reduced through logic transformation on cell zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_projectile4_1/o_tmds[2]_i_36__0_comp.
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[5]_i_18__0_n_0.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[5]_i_18__0
INFO: [Physopt 32-702] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[5]_i_18__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[5]_i_52__1_n_0.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[5]_i_52__1
INFO: [Physopt 32-710] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[5]_i_18__0_n_0. Critical path length was reduced through logic transformation on cell zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[5]_i_18__0_comp_1.
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/o_tmds[6]_i_3__0_0.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/bias[1]_i_7__1
INFO: [Physopt 32-702] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/o_tmds[6]_i_3__0_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/red[4].  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/o_tmds[6]_i_3__0
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[5]_i_4__0_n_0.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[5]_i_4__0
INFO: [Physopt 32-702] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[5]_i_4__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/o_tmds[5]_i_44__1_0.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/o_tmds[5]_i_14__0
INFO: [Physopt 32-710] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[5]_i_4__0_n_0. Critical path length was reduced through logic transformation on cell zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[5]_i_4__0_comp.
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/o_tmds[5]_i_22_0.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/o_tmds[6]_i_13
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/blue[4].  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[5]_i_3__1
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[3]_i_22_n_0.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[3]_i_22
INFO: [Physopt 32-710] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[3]_i_12_n_0. Critical path length was reduced through logic transformation on cell zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[3]_i_12_comp_1.
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/blue[5].  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[5]_i_4__1
INFO: [Physopt 32-702] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/blue[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[5]_i_13__1_n_0.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[5]_i_13__1
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/o_tmds[7]_i_4_n_0.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/o_tmds[7]_i_4
INFO: [Physopt 32-702] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/o_tmds[7]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[5]_i_56_0.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[2]_i_48
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/o_tmds[2]_i_17_0.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/o_tmds[2]_i_4
INFO: [Physopt 32-702] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/o_tmds[2]_i_17_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/o_tmds[2]_i_17_n_0.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/o_tmds[2]_i_17
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[1]_i_5_n_0.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[1]_i_5
INFO: [Physopt 32-702] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[1]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/blue[3].  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[1]_i_9__1
INFO: [Physopt 32-710] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[1]_i_5_n_0. Critical path length was reduced through logic transformation on cell zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[1]_i_5_comp.
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/stage4_enemy1/o_red1144_out.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/stage4_enemy1/o_tmds[5]_i_81
INFO: [Physopt 32-702] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/stage4_enemy1/o_red1144_out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/stage4_enemy1/sprite_hit_stage4_e1.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/stage4_enemy1/o_tmds[5]_i_184
INFO: [Physopt 32-710] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/stage4_enemy1/o_red1144_out. Critical path length was reduced through logic transformation on cell zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/stage4_enemy1/o_tmds[5]_i_81_comp.
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/o_tmds[2]_i_17_n_0.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/o_tmds[2]_i_17
INFO: [Physopt 32-702] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/o_tmds[2]_i_17_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/o_tmds[2]_i_52__1_n_0.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/o_tmds[2]_i_52__1
INFO: [Physopt 32-702] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/o_tmds[2]_i_52__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/o_tmds[1]_i_35_n_0.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/o_tmds[1]_i_35
INFO: [Physopt 32-702] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/o_tmds[1]_i_35_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_sy_reg[5]_rep_5.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[1]_i_46
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/o_sx_reg[11]_rep_4.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/o_tmds[5]_i_44__1
INFO: [Physopt 32-702] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/o_sx_reg[11]_rep_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/o_tmds[1]_i_19_n_0.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/o_tmds[1]_i_19
INFO: [Physopt 32-702] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/HDMI_out/encode_ch1/Q[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_clocks_inst/clk_1x_pre. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias_reg[1]_3.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[4]_i_4__0
INFO: [Physopt 32-702] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias_reg[1]_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[4]_i_16__0_n_0.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[4]_i_16__0
INFO: [Physopt 32-702] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[4]_i_16__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[4]_i_32__0_n_0.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[4]_i_32__0
INFO: [Physopt 32-702] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[4]_i_32__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[4]_i_23__0_n_0.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[4]_i_23__0
INFO: [Physopt 32-702] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[4]_i_23__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[7]_i_2__0_n_0.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[7]_i_2__0
INFO: [Physopt 32-702] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/HDMI_out/encode_ch0/Q[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[3]_i_2_n_0.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[3]_i_2
INFO: [Physopt 32-702] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/HDMI_out/encode_ch2/Q[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/bias_reg[1]_0.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/bias[4]_i_2__1
INFO: [Physopt 32-702] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/bias_reg[1]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/bias[4]_i_9__1_n_0.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/bias[4]_i_9__1
INFO: [Physopt 32-702] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/bias[4]_i_9__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/bias[4]_i_27__0_n_0.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/bias[4]_i_27__0
INFO: [Physopt 32-702] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/bias[4]_i_27__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/bias[4]_i_34__0_n_0.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/bias[4]_i_34__0_comp
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/bias_reg[3].  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/bias[4]_i_6__1
INFO: [Physopt 32-702] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/bias_reg[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/bias[4]_i_22__1_n_0.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/bias[4]_i_22__1
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[7]_i_2__0_n_0.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[7]_i_2__0
INFO: [Physopt 32-702] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[7]_i_2__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[1]_i_4__1_n_0.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[1]_i_4__1
INFO: [Physopt 32-702] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/HDMI_out/encode_ch0/Q[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/HDMI_out/encode_ch0/bias_reg[4]_0.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/HDMI_out/encode_ch0/bias[4]_i_4
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/o_tmds[2]_i_7__0[0].  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/o_tmds[1]_i_3
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/bias[4]_i_8__1_n_0.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/bias[4]_i_8__1_comp
INFO: [Physopt 32-702] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/bias[4]_i_8__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/bias[4]_i_24__0_n_0.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/bias[4]_i_24__0
INFO: [Physopt 32-702] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/bias[4]_i_24__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/bias[4]_i_43_n_0.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/bias[4]_i_43
INFO: [Physopt 32-702] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/bias[4]_i_43_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/bias[1]_i_8__1_0.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/bias[1]_i_2__1
INFO: [Physopt 32-702] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/bias[1]_i_8__1_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/bias[1]_i_8__1_n_0.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/bias[1]_i_8__1_comp
INFO: [Physopt 32-702] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/bias[1]_i_8__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/o_tmds[2]_i_17_0.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/o_tmds[2]_i_4
INFO: [Physopt 32-702] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/o_tmds[2]_i_17_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/o_tmds[2]_i_17_n_0.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/o_tmds[2]_i_17
INFO: [Physopt 32-702] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/o_tmds[2]_i_17_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/o_tmds[2]_i_52__1_n_0.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/o_tmds[2]_i_52__1
INFO: [Physopt 32-702] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/o_tmds[2]_i_52__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/o_sx_reg[11]_rep_4.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/o_tmds[5]_i_44__1
INFO: [Physopt 32-702] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/o_sx_reg[11]_rep_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/o_tmds[1]_i_19_n_0.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/o_tmds[1]_i_19
INFO: [Physopt 32-702] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/o_tmds[1]_i_19_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/stage2_enemy3/o_red1194_out.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/stage2_enemy3/o_tmds[5]_i_68__1
INFO: [Physopt 32-702] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/stage2_enemy3/o_red1194_out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_sx_reg[11]_rep_8.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[2]_i_105__1
INFO: [Physopt 32-702] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_sx_reg[11]_rep_8. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[2]_i_261__0_n_0.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[2]_i_261__0
INFO: [Physopt 32-702] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[2]_i_261__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[2]_i_480_n_0.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[2]_i_480
INFO: [Physopt 32-702] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[2]_i_480_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[2]_i_670_n_0.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[2]_i_670
INFO: [Physopt 32-702] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[2]_i_670_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[5]_i_161__1_n_0.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[5]_i_161__1
INFO: [Physopt 32-702] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[5]_i_161__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[5]_i_368__0_n_0.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[5]_i_368__0
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/bias[4]_i_19__1_n_0.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/bias[4]_i_19__1
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[4]_i_24_n_0.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[4]_i_24
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[1]_i_8__0_n_0.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[1]_i_8__0
INFO: [Physopt 32-702] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[1]_i_8__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/green[3].  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[3]_i_3
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/green[4].  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[6]_i_3
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[1]_i_7_0[0].  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[1]_i_2
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/o_tmds[7]_i_6_0.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/o_tmds[7]_i_3
INFO: [Physopt 32-702] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/o_tmds[7]_i_6_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/o_tmds[7]_i_6_n_0.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/o_tmds[7]_i_6
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[4]_i_6_n_0.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[4]_i_6
INFO: [Physopt 32-702] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[4]_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[4]_i_17_n_0.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[4]_i_17
INFO: [Physopt 32-702] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[4]_i_17_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[4]_i_30_n_0.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[4]_i_30
INFO: [Physopt 32-702] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[4]_i_30_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[4]_i_28_n_0.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[4]_i_28
INFO: [Physopt 32-702] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[4]_i_28_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[1]_i_8_0.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[1]_i_2
INFO: [Physopt 32-702] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[1]_i_8_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[1]_i_4_n_0.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[1]_i_4
INFO: [Physopt 32-702] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[1]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/blue[6].  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[6]_i_3__1
INFO: [Physopt 32-702] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/blue[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[5]_i_7__1_n_0.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[5]_i_7__1
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/o_tmds[2]_i_7__0[1].  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/o_tmds[2]_i_3
INFO: [Physopt 32-702] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/o_tmds[2]_i_7__0[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[2]_i_14__1.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[2]_i_7__0
INFO: [Physopt 32-702] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/HDMI_out/encode_ch0/i_data[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/HDMI_out/encode_ch0/bias_reg[1]_0.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/HDMI_out/encode_ch0/o_tmds[7]_i_3__0
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[1]_i_7_0[0].  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[1]_i_2
INFO: [Physopt 32-702] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[1]_i_7_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/o_sy_reg[5]_rep_1.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/o_tmds[2]_i_6__1_comp
INFO: [Physopt 32-702] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/o_sy_reg[5]_rep_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/o_tmds[5]_i_32__1_n_0.  Re-placed instance zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/o_tmds[5]_i_32__1_comp_1
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/blue[1].  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[2]_i_2__0
INFO: [Physopt 32-702] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/blue[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[2]_i_5__1_n_0.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[2]_i_5__1
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[4]_i_26_n_0.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[4]_i_26
INFO: [Physopt 32-702] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[4]_i_26_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[6]_i_2_n_0.  Re-placed instance zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[6]_i_2_comp
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/green[3].  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[3]_i_3
INFO: [Physopt 32-702] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/green[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[3]_i_8_n_0.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[3]_i_8
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/bias[1]_i_4__0_n_0.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/bias[1]_i_4__0_comp
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[5]_i_7__1_n_0.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[5]_i_7__1
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/green[4].  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[6]_i_3
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/o_tmds[2]_i_22.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/o_tmds[3]_i_5_comp
INFO: [Physopt 32-702] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/o_tmds[2]_i_22. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/stage2_enemy2/o_tmds[2]_i_54_0.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/stage2_enemy2/o_tmds[3]_i_10_comp
INFO: [Physopt 32-702] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/stage2_enemy2/o_tmds[2]_i_54_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/o_sy_reg[5]_rep_4_repN.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/o_tmds[2]_i_54_comp
INFO: [Physopt 32-702] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/o_sy_reg[5]_rep_4_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/stage2_enemy2/o_tmds[5]_i_40_n_0.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/stage2_enemy2/o_tmds[5]_i_40
INFO: [Physopt 32-702] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/stage2_enemy2/o_tmds[5]_i_40_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/o_red1207_out.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/o_tmds[5]_i_41__0
INFO: [Physopt 32-702] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/o_red1207_out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/sprite_hit4.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[5]_i_153__0
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/bias[4]_i_34__0_n_0.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/bias[4]_i_34__0_comp
INFO: [Physopt 32-702] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/bias[4]_i_34__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/o_tmds[2]_i_4_0.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/o_tmds[3]_i_2__0
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/o_tmds[5]_i_16__1.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/o_tmds[5]_i_20__1_rewire
INFO: [Physopt 32-702] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/o_tmds[5]_i_16__1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[5]_i_81.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[5]_i_16__1_comp
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/stage2_enemy9/o_tmds[2]_i_24__1.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/stage2_enemy9/o_tmds[2]_i_7__1
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/green[5].  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[5]_i_3__0
INFO: [Physopt 32-702] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/green[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[5]_i_6__0_n_0.  Re-placed instance zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[5]_i_6__0
INFO: [Physopt 32-663] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/blue[7].  Re-placed instance zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[1]_i_7__0
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/o_tmds[7]_i_4_n_0.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/o_tmds[7]_i_4
INFO: [Physopt 32-702] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/o_tmds[7]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[5]_i_56_0.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[2]_i_48
INFO: [Physopt 32-702] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[5]_i_56_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[2]_i_27__1_0.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[3]_i_19
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/o_tmds[1]_i_32_n_0.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/o_tmds[1]_i_32
INFO: [Physopt 32-702] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/o_tmds[1]_i_32_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_sx_reg[11]_rep_6.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[1]_i_42
INFO: [Physopt 32-702] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_sx_reg[11]_rep_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[2]_i_262__0_n_0.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[2]_i_262__0
INFO: [Physopt 32-702] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[2]_i_262__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[2]_i_481_n_0.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[2]_i_481
INFO: [Physopt 32-702] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[2]_i_481_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[2]_i_671_n_0.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[2]_i_671
INFO: [Physopt 32-702] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[2]_i_671_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[1]_i_43_n_0.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[1]_i_43
INFO: [Physopt 32-702] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[1]_i_43_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[1]_i_49_n_0.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[1]_i_49
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[6]_i_7__1_n_0.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[6]_i_7__1_comp
INFO: [Physopt 32-702] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[6]_i_7__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/stage2_enemy9/o_tmds[5]_i_26__0.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/stage2_enemy9/o_tmds[5]_i_25__0_comp
INFO: [Physopt 32-663] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/stage2_enemy3/o_tmds[5]_i_41__0.  Re-placed instance zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/stage2_enemy3/o_tmds[7]_i_10
INFO: [Physopt 32-663] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[2]_i_30_0.  Re-placed instance zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[2]_i_15__0_comp
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/bias[1]_i_5__1_n_0.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/bias[1]_i_5__1_comp
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[6]_i_2_n_0.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[6]_i_2_comp
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[3]_i_6_n_0.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[3]_i_6_comp
INFO: [Physopt 32-702] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[3]_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[5]_i_16.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[5]_i_5__0_comp
INFO: [Physopt 32-702] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[5]_i_16. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/o_tmds[1]_i_21_n_0.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/o_tmds[1]_i_21
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/blue[3].  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[1]_i_9__1
INFO: [Physopt 32-702] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/blue[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[1]_i_16__1_n_0.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[1]_i_16__1
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/o_sx_reg[11]_rep_0.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/o_tmds[5]_i_58__0
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_sx_reg[12]_rep_0.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[1]_i_36
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[1]_i_5_n_0.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[1]_i_5_comp
INFO: [Physopt 32-702] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[1]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_sx_reg[12]_rep_4.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[5]_i_11__0_comp
INFO: [Physopt 32-702] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_sx_reg[12]_rep_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_sx_reg[11]_rep_11_repN.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[5]_i_39__1_comp
INFO: [Physopt 32-702] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_sx_reg[11]_rep_11_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[5]_i_38_n_0.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[5]_i_38
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[1]_i_5_n_0.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[1]_i_5_comp
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/o_tmds[1]_i_35_n_0.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/o_tmds[1]_i_35
INFO: [Physopt 32-702] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/o_tmds[1]_i_35_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_sy_reg[5]_rep_5.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[1]_i_46
INFO: [Physopt 32-702] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_sy_reg[5]_rep_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/stage2_enemy3/o_sx_reg[12]_rep_0.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/stage2_enemy3/o_tmds[5]_i_65__0
INFO: [Physopt 32-702] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/stage2_enemy3/o_sx_reg[12]_rep_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/sprite_hit_s15.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[5]_i_160__0
INFO: [Physopt 32-702] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/sprite_hit_s15. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[5]_i_367_n_0.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[5]_i_367
INFO: [Physopt 32-702] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[5]_i_367_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[5]_i_760_n_0.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[5]_i_760
INFO: [Physopt 32-702] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[5]_i_760_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[5]_i_1319_n_0.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[5]_i_1319
INFO: [Physopt 32-702] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[5]_i_1319_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[5]_i_159__0_n_0.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[5]_i_159__0
INFO: [Physopt 32-702] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[5]_i_159__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[5]_i_365__0_n_0.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[5]_i_365__0
INFO: [Physopt 32-702] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[5]_i_365__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[1]_i_111_n_0.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[1]_i_111
INFO: [Physopt 32-702] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[1]_i_111_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[5]_i_208_n_0.  Re-placed instance zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[5]_i_208
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/o_tmds[1]_i_31_n_0.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/o_tmds[1]_i_31
INFO: [Physopt 32-702] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/o_tmds[1]_i_31_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_sx_reg[11]_rep_9.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[1]_i_41
INFO: [Physopt 32-702] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_sx_reg[11]_rep_9. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[2]_i_260__0_n_0.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[2]_i_260__0
INFO: [Physopt 32-702] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[2]_i_260__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[2]_i_479_n_0.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[2]_i_479
INFO: [Physopt 32-702] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[2]_i_479_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[2]_i_669_n_0.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[2]_i_669
INFO: [Physopt 32-702] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[2]_i_669_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[1]_i_44_n_0.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[1]_i_44
INFO: [Physopt 32-702] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[1]_i_44_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[1]_i_52_n_0.  Re-placed instance zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[1]_i_52
Phase 3 Critical Path Optimization | Checksum: 16195d36a

Time (s): cpu = 00:01:41 ; elapsed = 00:00:59 . Memory (MB): peak = 1937.668 ; gain = 0.000

Phase 4 Critical Path Optimization
INFO: [Physopt 32-702] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/HDMI_out/encode_ch2/Q[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_clocks_inst/clk_1x_pre. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/bias_reg[1]_0.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/bias[4]_i_2__1
INFO: [Physopt 32-702] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/bias_reg[1]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/bias[4]_i_8__1_n_0.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/bias[4]_i_8__1_comp
INFO: [Physopt 32-702] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/bias[4]_i_8__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/bias[4]_i_24__0_n_0.  Re-placed instance zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/bias[4]_i_24__0
INFO: [Physopt 32-702] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/HDMI_out/encode_ch0/Q[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[4]_i_6_n_0.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[4]_i_6
INFO: [Physopt 32-702] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[4]_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[4]_i_17_n_0.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[4]_i_17
INFO: [Physopt 32-702] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[4]_i_17_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[4]_i_30_n_0.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[4]_i_30
INFO: [Physopt 32-702] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[4]_i_30_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[4]_i_28_n_0.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[4]_i_28
INFO: [Physopt 32-702] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[4]_i_28_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[1]_i_8_0.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[1]_i_2
INFO: [Physopt 32-702] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[1]_i_8_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[1]_i_4_n_0.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[1]_i_4
INFO: [Physopt 32-702] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[1]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/blue[4].  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[5]_i_3__1
INFO: [Physopt 32-702] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/blue[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[5]_i_8__1_n_0.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[5]_i_8__1
INFO: [Physopt 32-702] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/HDMI_out/encode_ch1/Q[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias_reg[1]_3.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[4]_i_4__0
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/blue[2].  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[2]_i_3__1
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/blue[6].  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[6]_i_3__1
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/blue[6].  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[6]_i_3__1
INFO: [Physopt 32-702] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/blue[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[6]_i_5__1_n_0.  Re-placed instance zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[6]_i_5__1
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/blue[1].  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[2]_i_2__0
INFO: [Physopt 32-702] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/blue[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[2]_i_6__0_n_0.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[2]_i_6__0
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/bias[4]_i_24__0_n_0.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/bias[4]_i_24__0
INFO: [Physopt 32-702] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/bias[4]_i_24__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/bias[4]_i_42__0_n_0.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/bias[4]_i_42__0
INFO: [Physopt 32-702] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/bias[4]_i_42__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/bias[1]_i_8__1_0.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/bias[1]_i_2__1
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[6]_i_7__1_n_0.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[6]_i_7__1_comp
INFO: [Physopt 32-702] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[6]_i_7__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[6]_i_10__1_n_0.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[6]_i_10__1_comp
INFO: [Physopt 32-702] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[6]_i_10__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/o_sy_reg[5]_rep.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/o_tmds[5]_i_39
INFO: [Physopt 32-710] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[6]_i_10__1_n_0. Critical path length was reduced through logic transformation on cell zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[6]_i_10__1_comp_1.
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/bias[1]_i_8__1_0.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/bias[1]_i_2__1
INFO: [Physopt 32-702] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/bias[1]_i_8__1_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/bias[1]_i_4__0_n_0.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/bias[1]_i_4__0_comp
INFO: [Physopt 32-702] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/bias[1]_i_4__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/o_tmds[7]_i_6_0.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/o_tmds[7]_i_3
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[6]_i_6__1_n_0.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[6]_i_6__1
INFO: [Physopt 32-710] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/blue[6]. Critical path length was reduced through logic transformation on cell zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[6]_i_3__1_comp.
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[5]_i_3_0.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[1]_i_3__1
INFO: [Physopt 32-710] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/bias[4]_i_24__0_n_0. Critical path length was reduced through logic transformation on cell zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/bias[4]_i_24__0_comp.
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/blue[2].  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[2]_i_3__1
INFO: [Physopt 32-702] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/blue[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[2]_i_9__1_n_0.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[2]_i_9__1
INFO: [Physopt 32-702] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[2]_i_9__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[2]_i_33__0_n_0.  Re-placed instance zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[2]_i_33__0
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/o_tmds[3]_i_2__0_0.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/o_tmds[6]_i_2__1
INFO: [Physopt 32-710] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/bias[4]_i_24__0_n_0. Critical path length was reduced through logic transformation on cell zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/bias[4]_i_24__0_comp_1.
INFO: [Physopt 32-663] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/o_tmds[6]_i_3__0_0.  Re-placed instance zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/bias[1]_i_7__1
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/o_tmds[7]_i_6_0.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/o_tmds[7]_i_3
INFO: [Physopt 32-702] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/o_tmds[7]_i_6_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[2]_i_30_0.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[2]_i_15__0_comp
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[5]_i_11__1_n_0.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[5]_i_11__1
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/bias[4]_i_9__1_n_0.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/bias[4]_i_9__1
INFO: [Physopt 32-702] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/bias[4]_i_9__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/bias[4]_i_27__0_n_0.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/bias[4]_i_27__0
INFO: [Physopt 32-702] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/bias[4]_i_27__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/bias[4]_i_34__0_n_0.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/bias[4]_i_34__0_comp
INFO: [Physopt 32-702] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/bias[4]_i_34__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/bias[4]_i_41__0_n_0.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/bias[4]_i_41__0
INFO: [Physopt 32-702] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/bias[4]_i_41__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/red[0].  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[2]_i_2
INFO: [Physopt 32-702] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/HDMI_out/encode_ch0/Q[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[3]_i_2_n_0.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[3]_i_2
INFO: [Physopt 32-702] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[3]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[4]_i_20_n_0.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[4]_i_20_comp
INFO: [Physopt 32-134] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[4]_i_20_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/blue[3].  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[1]_i_9__1
INFO: [Physopt 32-702] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/blue[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[1]_i_16__1_n_0.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[1]_i_16__1
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/red[1]_repN.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[2]_i_3__0_comp
INFO: [Physopt 32-702] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/red[1]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[2]_i_12_n_0.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[2]_i_12
INFO: [Physopt 32-702] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[2]_i_12_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[2]_i_42_n_0.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[2]_i_42
INFO: [Physopt 32-702] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[2]_i_42_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/o_tmds[5]_i_81.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/o_tmds[3]_i_33
INFO: [Physopt 32-710] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[2]_i_42_n_0. Critical path length was reduced through logic transformation on cell zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[2]_i_42_comp.
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias_reg[1]_3.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[4]_i_4__0
INFO: [Physopt 32-702] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias_reg[1]_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[4]_i_13__0_n_0.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[4]_i_13__0
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/blue[5].  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[5]_i_4__1
INFO: [Physopt 32-702] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/blue[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[5]_i_13__1_n_0.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[5]_i_13__1
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[5]_i_11__1_n_0.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[5]_i_11__1
INFO: [Physopt 32-702] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[5]_i_11__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/o_sy_reg[5]_rep.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/o_tmds[5]_i_39
INFO: [Physopt 32-710] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[5]_i_11__1_n_0. Critical path length was reduced through logic transformation on cell zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[5]_i_11__1_comp.
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[4]_i_13__0_n_0.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[4]_i_13__0
INFO: [Physopt 32-702] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[4]_i_13__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[4]_i_27__1_n_0.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[4]_i_27__1
INFO: [Physopt 32-710] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[4]_i_13__0_n_0. Critical path length was reduced through logic transformation on cell zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[4]_i_13__0_comp.
INFO: [Physopt 32-702] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/HDMI_out/encode_ch0/Q[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_clocks_inst/clk_1x_pre. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[4]_i_6_n_0.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[4]_i_6
INFO: [Physopt 32-702] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[4]_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[4]_i_17_n_0.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[4]_i_17
INFO: [Physopt 32-702] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[4]_i_17_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[4]_i_30_n_0.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[4]_i_30
INFO: [Physopt 32-702] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[4]_i_30_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[4]_i_28_n_0.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[4]_i_28
INFO: [Physopt 32-702] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[4]_i_28_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[1]_i_8_0.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[1]_i_2
INFO: [Physopt 32-702] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[1]_i_8_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[1]_i_4_n_0.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[1]_i_4
INFO: [Physopt 32-702] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[1]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/blue[4].  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[5]_i_3__1
INFO: [Physopt 32-702] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/blue[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[5]_i_11__1_n_0.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[5]_i_11__1_comp
INFO: [Physopt 32-702] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/HDMI_out/encode_ch2/Q[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/bias_reg[1]_0.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/bias[4]_i_2__1
INFO: [Physopt 32-702] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/bias_reg[1]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/bias[4]_i_8__1_n_0.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/bias[4]_i_8__1_comp
INFO: [Physopt 32-702] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/bias[4]_i_8__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/bias[4]_i_24__0_n_0.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/bias[4]_i_24__0_comp_1
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/blue[2].  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[2]_i_3__1
INFO: [Physopt 32-702] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/blue[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[2]_i_9__1_n_0.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[2]_i_9__1
INFO: [Physopt 32-702] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[2]_i_9__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[2]_i_33__0_n_0.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[2]_i_33__0
INFO: [Physopt 32-702] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[2]_i_33__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/o_tmds[2]_i_89__0.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/o_tmds[2]_i_30__0
INFO: [Physopt 32-702] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/o_tmds[2]_i_89__0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/o_sx_reg[12]_rep_1.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/o_tmds[2]_i_39__0
INFO: [Physopt 32-702] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/o_sx_reg[12]_rep_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/sprite_hit_s16.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[2]_i_76
INFO: [Physopt 32-702] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/sprite_hit_s16. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[2]_i_107__0_n_0.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[2]_i_107__0
INFO: [Physopt 32-702] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[2]_i_107__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[2]_i_136__0_n_0.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[2]_i_136__0
INFO: [Physopt 32-702] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[2]_i_136__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[2]_i_148__1_n_0.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[2]_i_148__1
INFO: [Physopt 32-702] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[2]_i_148__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[2]_i_244__0_n_0.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[2]_i_244__0
INFO: [Physopt 32-702] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[2]_i_244__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[2]_i_452_n_0.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[2]_i_452
INFO: [Physopt 32-702] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[2]_i_452_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[1]_i_111_n_0.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[1]_i_111
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/stage2_enemy9/o_tmds[5]_i_26__0.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/stage2_enemy9/o_tmds[5]_i_25__0_comp
INFO: [Physopt 32-702] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/stage2_enemy9/o_tmds[5]_i_26__0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_sx_reg[12]_rep_3_repN.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[5]_i_26__0_replica_comp
INFO: [Physopt 32-663] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[5]_i_6__1_n_0.  Re-placed instance zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[5]_i_6__1
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/blue[1].  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[2]_i_2__0
INFO: [Physopt 32-702] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/blue[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[2]_i_8__0_n_0.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[2]_i_8__0
INFO: [Physopt 32-702] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/HDMI_out/encode_ch1/Q[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias_reg[1]_3.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[4]_i_4__0
INFO: [Physopt 32-702] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias_reg[1]_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[4]_i_16__0_n_0.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[4]_i_16__0
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/blue[6].  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[6]_i_3__1_comp
INFO: [Physopt 32-702] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/blue[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[2]_i_11__0_n_0.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[2]_i_11__0
INFO: [Physopt 32-702] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[2]_i_11__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[2]_i_22_0.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[5]_i_21__0
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[2]_i_6__0_n_0.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[2]_i_6__0
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[4]_i_15__0_n_0.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[4]_i_15__0
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[6]_i_5__1_n_0.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[6]_i_5__1
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/stage2_enemy3/o_sx_reg[12]_rep_3.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/stage2_enemy3/o_tmds[2]_i_89__0
INFO: [Physopt 32-702] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/stage2_enemy3/o_sx_reg[12]_rep_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/sprite_hit_s17.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[2]_i_73__0
INFO: [Physopt 32-702] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/sprite_hit_s17. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[2]_i_105__0_n_0.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[2]_i_105__0
INFO: [Physopt 32-702] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[2]_i_105__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[2]_i_134__1_n_0.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[2]_i_134__1
INFO: [Physopt 32-702] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[2]_i_134__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[2]_i_146__1_n_0.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[2]_i_146__1
INFO: [Physopt 32-702] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[2]_i_146__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[5]_i_295__1_n_0.  Re-placed instance zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[5]_i_295__1
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/HDMI_out/encode_ch1/bias_reg[2]_0.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/HDMI_out/encode_ch1/bias[4]_i_17__0
INFO: [Physopt 32-702] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/HDMI_out/encode_ch1/bias_reg[2]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[1]_i_2__0_1.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[4]_i_34__1
INFO: [Physopt 32-702] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[1]_i_2__0_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[4]_i_23__0_n_0.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[4]_i_23__0
INFO: [Physopt 32-702] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[4]_i_23__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[7]_i_2__0_n_0.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[7]_i_2__0
INFO: [Physopt 32-702] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[7]_i_2__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[1]_i_8__0_n_0.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[1]_i_8__0
INFO: [Physopt 32-702] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[1]_i_8__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/green[4].  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[6]_i_3
INFO: [Physopt 32-702] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/green[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[6]_i_8_n_0.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[6]_i_8
INFO: [Physopt 32-702] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/HDMI_out/encode_ch2/Q[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/bias[3]_i_3__1_n_0.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/bias[3]_i_3__1
INFO: [Physopt 32-702] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/bias[3]_i_3__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/bias[4]_i_11__1_n_0.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/bias[4]_i_11__1
INFO: [Physopt 32-702] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/bias[4]_i_11__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/bias[1]_i_2__1_0.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/bias[4]_i_29__0
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/green[5].  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[5]_i_3__0
INFO: [Physopt 32-702] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/green[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[5]_i_6__0_n_0.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[5]_i_6__0
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/green[6].  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[6]_i_4
INFO: [Physopt 32-702] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/green[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/o_tmds[5]_i_22_0.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/o_tmds[6]_i_13
INFO: [Physopt 32-702] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/o_tmds[5]_i_22_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/o_tmds[6]_i_19_n_0.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/o_tmds[6]_i_19
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/o_tmds[2]_i_9__0_n_0.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/o_tmds[2]_i_9__0
INFO: [Physopt 32-702] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/o_tmds[2]_i_9__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[2]_i_28__0.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[3]_i_21
INFO: [Physopt 32-702] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[2]_i_28__0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/o_sx_reg[10]_rep.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/o_tmds[2]_i_28__0
INFO: [Physopt 32-702] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/o_sx_reg[10]_rep. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/sprite_hit_clear3.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[5]_i_122
INFO: [Physopt 32-702] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/sprite_hit_clear3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[5]_i_280_n_0.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[5]_i_280
INFO: [Physopt 32-702] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[5]_i_280_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[5]_i_623_n_0.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[5]_i_623
INFO: [Physopt 32-702] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[5]_i_623_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/sprite_blue_clear3[0].  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[2]_i_29
INFO: [Physopt 32-702] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/sprite_blue_clear3[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[2]_i_88_n_0.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[2]_i_88
INFO: [Physopt 32-702] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[2]_i_88_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds_reg[2]_i_240_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds_reg[2]_i_226_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[2]_i_5__1_n_0.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[2]_i_5__1
INFO: [Physopt 32-702] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[2]_i_5__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/gfx_inst/sprite_blue_p1[5].  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[5]_i_41
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/bias[4]_i_9__1_n_0.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/bias[4]_i_9__1
INFO: [Physopt 32-702] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/bias[4]_i_9__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/bias[4]_i_27__0_n_0.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/bias[4]_i_27__0
INFO: [Physopt 32-702] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/bias[4]_i_27__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/bias[4]_i_34__0_n_0.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/bias[4]_i_34__0_comp
INFO: [Physopt 32-702] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/bias[4]_i_34__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/bias[4]_i_41__0_n_0.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/bias[4]_i_41__0
INFO: [Physopt 32-702] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/bias[4]_i_41__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/bias[1]_i_8__1_n_0.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/bias[1]_i_8__1_comp
INFO: [Physopt 32-702] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/bias[1]_i_8__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/o_tmds[2]_i_17_0.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/o_tmds[2]_i_4
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/o_tmds[6]_i_3__0_0.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/bias[1]_i_7__1
INFO: [Physopt 32-702] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/o_tmds[6]_i_3__0_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/red[6].  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/o_tmds[6]_i_4__0
INFO: [Physopt 32-702] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/red[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[6]_i_21_1.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[6]_i_11
INFO: [Physopt 32-702] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[6]_i_21_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[6]_i_18__1_n_0.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[6]_i_18__1
INFO: [Physopt 32-663] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[2]_i_10_n_0.  Re-placed instance zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[2]_i_10
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[5]_i_295__1_n_0.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[5]_i_295__1
INFO: [Physopt 32-702] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[5]_i_295__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[5]_i_646_n_0.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[5]_i_646
INFO: [Physopt 32-702] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[5]_i_646_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[5]_i_1204_n_0.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[5]_i_1204
INFO: [Physopt 32-702] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[5]_i_1204_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[5]_i_209_n_0.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[5]_i_209
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[2]_i_86_n_0.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[2]_i_86
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/green[3].  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[3]_i_3
INFO: [Physopt 32-702] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/green[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[3]_i_6_n_0.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[3]_i_6_comp
INFO: [Physopt 32-702] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[3]_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[3]_i_12_n_0.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[3]_i_12_comp_1
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/red[2].  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[5]_i_3
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[5]_i_7__1_n_0.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[5]_i_7__1
INFO: [Physopt 32-702] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[5]_i_7__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/stage2_enemy2/bias[1]_i_18__1.  Re-placed instance zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/stage2_enemy2/o_tmds[5]_i_17__0
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[5]_i_16.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[5]_i_5__0_comp
INFO: [Physopt 32-702] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[5]_i_16. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/o_tmds[5]_i_46__0_n_0.  Re-placed instance zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/o_tmds[5]_i_46__0
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[1]_i_111_n_0.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[1]_i_111
INFO: [Physopt 32-702] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[1]_i_111_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[5]_i_644_n_0.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[5]_i_644
INFO: [Physopt 32-702] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[5]_i_644_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/D[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_sx_reg[5]_rep__0_n_0.  Re-placed instance zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_sx_reg[5]_rep__0
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/o_tmds[2]_i_22.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/o_tmds[3]_i_5_comp
INFO: [Physopt 32-702] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/enemy_big_red_1/o_tmds[2]_i_22. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/stage2_enemy2/o_tmds[2]_i_54_0.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/stage2_enemy2/o_tmds[3]_i_10_comp
INFO: [Physopt 32-702] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/stage2_enemy2/o_tmds[2]_i_54_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/stage2_enemy3/o_tmds[5]_i_41__0.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/stage2_enemy3/o_tmds[7]_i_10
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/stage2_enemy2/o_tmds[6]_i_24__1.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/stage2_enemy2/o_tmds[6]_i_9
INFO: [Physopt 32-702] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/stage2_enemy2/o_tmds[6]_i_24__1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/stage2_enemy2/o_tmds[6]_i_23_n_0.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/stage2_enemy2/o_tmds[6]_i_23
INFO: [Physopt 32-702] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/stage2_enemy2/o_tmds[6]_i_23_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_sy_reg[5]_rep_6.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[1]_i_30
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[2]_i_86_n_0.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[2]_i_86
INFO: [Physopt 32-702] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[2]_i_86_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[2]_i_234_n_0.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[2]_i_234
INFO: [Physopt 32-702] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[2]_i_234_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds_reg[2]_i_242_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/gfx_inst/complete_stage/sel0[6].  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[2]_i_239
INFO: [Physopt 32-702] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/gfx_inst/complete_stage/sel0[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[2]_i_447_n_0.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[2]_i_447
INFO: [Physopt 32-702] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[2]_i_447_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/HDMI_out/encode_ch1/bias[4]_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_sx_reg[6]_rep_0.  Did not re-place instance zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_sx_reg[6]_rep
INFO: [Physopt 32-702] Processed net zynq_module/design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_sx_reg[6]_rep_0. Optimizations did not improve timing on the net.
Phase 4 Critical Path Optimization | Checksum: 16195d36a

Time (s): cpu = 00:02:13 ; elapsed = 00:01:19 . Memory (MB): peak = 1937.668 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.085 . Memory (MB): peak = 1937.668 ; gain = 0.000
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-3.371 | TNS=-120.529 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.920  |         35.519  |            2  |              0  |                   224  |           0  |           2  |  00:01:17  |
|  Total          |          0.920  |         35.519  |            2  |              0  |                   224  |           0  |           3  |  00:01:17  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1937.668 ; gain = 0.000
Ending Physical Synthesis Task | Checksum: 12eda979c

Time (s): cpu = 00:02:13 ; elapsed = 00:01:19 . Memory (MB): peak = 1937.668 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
1299 Infos, 6 Warnings, 2 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:02:18 ; elapsed = 00:01:21 . Memory (MB): peak = 1937.668 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 1937.668 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/Xilinx/final_final/final_final.runs/impl_1/top_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 1f74395 ConstDB: 0 ShapeSum: 50dfcb99 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 1a3b8ef04

Time (s): cpu = 00:00:36 ; elapsed = 00:00:19 . Memory (MB): peak = 2071.707 ; gain = 134.039
Post Restoration Checksum: NetGraph: aa100192 NumContArr: f9a8ed72 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1a3b8ef04

Time (s): cpu = 00:00:37 ; elapsed = 00:00:19 . Memory (MB): peak = 2071.707 ; gain = 134.039

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1a3b8ef04

Time (s): cpu = 00:00:37 ; elapsed = 00:00:19 . Memory (MB): peak = 2078.348 ; gain = 140.680

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1a3b8ef04

Time (s): cpu = 00:00:37 ; elapsed = 00:00:19 . Memory (MB): peak = 2078.348 ; gain = 140.680
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 20c8670d7

Time (s): cpu = 00:00:41 ; elapsed = 00:00:23 . Memory (MB): peak = 2109.977 ; gain = 172.309
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.120 | TNS=-106.940| WHS=-0.486 | THS=-163.062|

Phase 2 Router Initialization | Checksum: 2a4e485a4

Time (s): cpu = 00:00:44 ; elapsed = 00:00:24 . Memory (MB): peak = 2122.973 ; gain = 185.305

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0704152 %
  Global Horizontal Routing Utilization  = 0.0212137 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 13261
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 13220
  Number of Partially Routed Nets     = 41
  Number of Node Overlaps             = 62


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 17a40bb40

Time (s): cpu = 00:00:49 ; elapsed = 00:00:27 . Memory (MB): peak = 2132.012 ; gain = 194.344
INFO: [Route 35-580] Design has 4 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|       Launch Clock       |      Capture Clock       |                                                 Pin                                                      |
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|               clk_1x_pre |               clk_1x_pre |                                  zynq_module/design_1_i/HDMI_TOP_0/inst/HDMI_out/encode_ch1/bias_reg[2]/D|
|               clk_1x_pre |               clk_1x_pre |                                  zynq_module/design_1_i/HDMI_TOP_0/inst/HDMI_out/encode_ch2/bias_reg[1]/D|
|               clk_1x_pre |               clk_1x_pre |                                  zynq_module/design_1_i/HDMI_TOP_0/inst/HDMI_out/encode_ch0/bias_reg[1]/D|
|               clk_1x_pre |               clk_1x_pre |                                  zynq_module/design_1_i/HDMI_TOP_0/inst/HDMI_out/encode_ch1/bias_reg[1]/D|
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 4395
 Number of Nodes with overlaps = 1457
 Number of Nodes with overlaps = 718
 Number of Nodes with overlaps = 290
 Number of Nodes with overlaps = 139
 Number of Nodes with overlaps = 79
 Number of Nodes with overlaps = 41
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-5.407 | TNS=-187.085| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 27878e748

Time (s): cpu = 00:01:35 ; elapsed = 00:00:54 . Memory (MB): peak = 2132.012 ; gain = 194.344

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 1199
 Number of Nodes with overlaps = 787
 Number of Nodes with overlaps = 478
 Number of Nodes with overlaps = 187
 Number of Nodes with overlaps = 124
 Number of Nodes with overlaps = 21
 Number of Nodes with overlaps = 21
 Number of Nodes with overlaps = 15
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-5.554 | TNS=-184.046| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 18b6b0539

Time (s): cpu = 00:02:00 ; elapsed = 00:01:09 . Memory (MB): peak = 2132.012 ; gain = 194.344
Phase 4 Rip-up And Reroute | Checksum: 18b6b0539

Time (s): cpu = 00:02:00 ; elapsed = 00:01:09 . Memory (MB): peak = 2132.012 ; gain = 194.344

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: de20e148

Time (s): cpu = 00:02:01 ; elapsed = 00:01:10 . Memory (MB): peak = 2132.012 ; gain = 194.344
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-5.276 | TNS=-181.583| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 1b004b073

Time (s): cpu = 00:02:01 ; elapsed = 00:01:10 . Memory (MB): peak = 2132.012 ; gain = 194.344

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1b004b073

Time (s): cpu = 00:02:01 ; elapsed = 00:01:10 . Memory (MB): peak = 2132.012 ; gain = 194.344
Phase 5 Delay and Skew Optimization | Checksum: 1b004b073

Time (s): cpu = 00:02:01 ; elapsed = 00:01:10 . Memory (MB): peak = 2132.012 ; gain = 194.344

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 220d9bc13

Time (s): cpu = 00:02:02 ; elapsed = 00:01:10 . Memory (MB): peak = 2132.012 ; gain = 194.344
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-5.215 | TNS=-179.469| WHS=0.007  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 19c44932f

Time (s): cpu = 00:02:02 ; elapsed = 00:01:10 . Memory (MB): peak = 2132.012 ; gain = 194.344
Phase 6 Post Hold Fix | Checksum: 19c44932f

Time (s): cpu = 00:02:02 ; elapsed = 00:01:10 . Memory (MB): peak = 2132.012 ; gain = 194.344

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 5.32753 %
  Global Horizontal Routing Utilization  = 5.60108 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 68.4685%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 90.991%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_R_X57Y120 -> INT_R_X57Y120
East Dir 1x1 Area, Max Cong = 83.8235%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 79.4118%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 1
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 227c72c3e

Time (s): cpu = 00:02:02 ; elapsed = 00:01:11 . Memory (MB): peak = 2132.012 ; gain = 194.344

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 227c72c3e

Time (s): cpu = 00:02:02 ; elapsed = 00:01:11 . Memory (MB): peak = 2132.012 ; gain = 194.344

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 23be637a4

Time (s): cpu = 00:02:03 ; elapsed = 00:01:12 . Memory (MB): peak = 2132.012 ; gain = 194.344

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-5.215 | TNS=-179.469| WHS=0.007  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 23be637a4

Time (s): cpu = 00:02:03 ; elapsed = 00:01:12 . Memory (MB): peak = 2132.012 ; gain = 194.344
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:02:03 ; elapsed = 00:01:12 . Memory (MB): peak = 2132.012 ; gain = 194.344

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
1318 Infos, 7 Warnings, 2 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:02:06 ; elapsed = 00:01:14 . Memory (MB): peak = 2132.012 ; gain = 194.344
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2132.012 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/Xilinx/final_final/final_final.runs/impl_1/top_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file top_drc_routed.rpt -pb top_drc_routed.pb -rpx top_drc_routed.rpx
Command: report_drc -file top_drc_routed.rpt -pb top_drc_routed.pb -rpx top_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/Xilinx/final_final/final_final.runs/impl_1/top_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file top_methodology_drc_routed.rpt -pb top_methodology_drc_routed.pb -rpx top_methodology_drc_routed.rpx
Command: report_methodology -file top_methodology_drc_routed.rpt -pb top_methodology_drc_routed.pb -rpx top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file D:/Xilinx/final_final/final_final.runs/impl_1/top_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
Command: report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
1330 Infos, 7 Warnings, 2 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 2180.879 ; gain = 20.922
INFO: [runtcl-4] Executing : report_route_status -file top_route_status.rpt -pb top_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file top_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file top_bus_skew_routed.rpt -pb top_bus_skew_routed.pb -rpx top_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Memdata 28-167] Found XPM memory block zynq_module/design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the zynq_module/design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block zynq_module/design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the zynq_module/design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block zynq_module/design_1_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the zynq_module/design_1_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block zynq_module/design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the zynq_module/design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block zynq_module/design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the zynq_module/design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-208] The XPM instance: <zynq_module/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <zynq_module/design_1_i/axi_fifo_mm_s_1>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-167] Found XPM memory block zynq_module/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the zynq_module/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-208] The XPM instance: <zynq_module/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <zynq_module/design_1_i/axi_fifo_mm_s_1>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <zynq_module/design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <zynq_module/design_1_i/axi_fifo_mm_s_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
Command: write_bitstream -force top.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC PDRC-153] Gated clock check: Net sound_effect/M_AHB_0_hrdata_reg[4]_i_2_n_0 is a gated clock net sourced by a combinational pin sound_effect/M_AHB_0_hrdata_reg[4]_i_2/O, cell sound_effect/M_AHB_0_hrdata_reg[4]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/stage2_enemy3/shoot_i_2 is a gated clock net sourced by a combinational pin zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/stage2_enemy3/item_1_begin_reg_i_2/O, cell zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/stage2_enemy3/item_1_begin_reg_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/stage2_enemy3/total_score[3]_INST_0_i_1 is a gated clock net sourced by a combinational pin zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/stage2_enemy3/item_2_begin_reg_i_1/O, cell zynq_module/design_1_i/HDMI_TOP_0/inst/gfx_inst/stage2_enemy3/item_2_begin_reg_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
INFO: [DRC REQP-181] writefirst: Synchronous clocking is detected for BRAM (zynq_module/design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg) in SDP mode with WRITE_FIRST write-mode. This is the preferred mode for best power characteristics, however it may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-181] writefirst: Synchronous clocking is detected for BRAM (zynq_module/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg) in SDP mode with WRITE_FIRST write-mode. This is the preferred mode for best power characteristics, however it may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-181] writefirst: Synchronous clocking is detected for BRAM (zynq_module/design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg) in SDP mode with WRITE_FIRST write-mode. This is the preferred mode for best power characteristics, however it may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 3 Warnings, 3 Advisories
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./top.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] 'D:/Xilinx/final_final/final_final.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Sat Jul  2 23:50:23 2022. For additional details about this file, please refer to the WebTalk help file at D:/Xilinx/Vivado/2020.1/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
1362 Infos, 10 Warnings, 3 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:23 ; elapsed = 00:00:21 . Memory (MB): peak = 2654.207 ; gain = 449.762
INFO: [Common 17-206] Exiting Vivado at Sat Jul  2 23:50:23 2022...
