

================================================================
== Vitis HLS Report for 'dataflow_section_Pipeline_dense_soft_max_for_digits'
================================================================
* Date:           Mon Dec 16 12:55:05 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        CNN
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010-clg400-3


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.955 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       25|       25|  0.250 us|  0.250 us|   25|   25|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |          Loop Name          |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- dense_soft_max_for_digits  |       23|       23|        15|          1|          1|    10|       yes|
        +-----------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 15


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 15
* Pipeline : 1
  Pipeline-0 : II = 1, D = 15, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.69>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%p = alloca i32 1" [CNN/src/dense.cpp:27->CNN/src/cnn.cpp:61]   --->   Operation 18 'alloca' 'p' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %prediction, void @empty_3, i32 0, i32 0, void @empty_1, i32 4294967295, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%exp_sum_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %exp_sum_reload"   --->   Operation 20 'read' 'exp_sum_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (1.14ns)   --->   "%store_ln27 = store i4 0, i4 %p" [CNN/src/dense.cpp:27->CNN/src/cnn.cpp:61]   --->   Operation 21 'store' 'store_ln27' <Predicate = true> <Delay = 1.14>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc21.i"   --->   Operation 22 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%p_1 = load i4 %p" [CNN/src/dense.cpp:27->CNN/src/cnn.cpp:61]   --->   Operation 23 'load' 'p_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (1.40ns)   --->   "%icmp_ln27 = icmp_eq  i4 %p_1, i4 10" [CNN/src/dense.cpp:27->CNN/src/cnn.cpp:61]   --->   Operation 24 'icmp' 'icmp_ln27' <Predicate = true> <Delay = 1.40> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (1.40ns)   --->   "%add_ln27 = add i4 %p_1, i4 1" [CNN/src/dense.cpp:27->CNN/src/cnn.cpp:61]   --->   Operation 25 'add' 'add_ln27' <Predicate = true> <Delay = 1.40> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln27 = br i1 %icmp_ln27, void %for.inc21.i.split, void %_Z20dense_layer_soft_maxPN3hls6streamIfLi0EEEPf.exit.exitStub" [CNN/src/dense.cpp:27->CNN/src/cnn.cpp:61]   --->   Operation 26 'br' 'br_ln27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln27 = zext i4 %p_1" [CNN/src/dense.cpp:27->CNN/src/cnn.cpp:61]   --->   Operation 27 'zext' 'zext_ln27' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%prediction_addr = getelementptr i32 %prediction, i64 0, i64 %zext_ln27" [CNN/src/dense.cpp:29->CNN/src/cnn.cpp:61]   --->   Operation 28 'getelementptr' 'prediction_addr' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 29 [2/2] (1.56ns)   --->   "%prediction_load = load i4 %prediction_addr" [CNN/src/dense.cpp:29->CNN/src/cnn.cpp:61]   --->   Operation 29 'load' 'prediction_load' <Predicate = (!icmp_ln27)> <Delay = 1.56> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_1 : Operation 30 [1/1] (1.14ns)   --->   "%store_ln27 = store i4 %add_ln27, i4 %p" [CNN/src/dense.cpp:27->CNN/src/cnn.cpp:61]   --->   Operation 30 'store' 'store_ln27' <Predicate = (!icmp_ln27)> <Delay = 1.14>

State 2 <SV = 1> <Delay = 1.56>
ST_2 : Operation 31 [1/2] (1.56ns)   --->   "%prediction_load = load i4 %prediction_addr" [CNN/src/dense.cpp:29->CNN/src/cnn.cpp:61]   --->   Operation 31 'load' 'prediction_load' <Predicate = true> <Delay = 1.56> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 3 <SV = 2> <Delay = 5.95>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%bitcast_ln29 = bitcast i32 %prediction_load" [CNN/src/dense.cpp:29->CNN/src/cnn.cpp:61]   --->   Operation 32 'bitcast' 'bitcast_ln29' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [12/12] (5.95ns)   --->   "%div_i = fdiv i32 %bitcast_ln29, i32 %exp_sum_reload_read" [CNN/src/dense.cpp:29->CNN/src/cnn.cpp:61]   --->   Operation 33 'fdiv' 'div_i' <Predicate = true> <Delay = 5.95> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 11> <II = 1> <Delay = 5.95> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 5.95>
ST_4 : Operation 34 [11/12] (5.95ns)   --->   "%div_i = fdiv i32 %bitcast_ln29, i32 %exp_sum_reload_read" [CNN/src/dense.cpp:29->CNN/src/cnn.cpp:61]   --->   Operation 34 'fdiv' 'div_i' <Predicate = true> <Delay = 5.95> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 11> <II = 1> <Delay = 5.95> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 5.95>
ST_5 : Operation 35 [10/12] (5.95ns)   --->   "%div_i = fdiv i32 %bitcast_ln29, i32 %exp_sum_reload_read" [CNN/src/dense.cpp:29->CNN/src/cnn.cpp:61]   --->   Operation 35 'fdiv' 'div_i' <Predicate = true> <Delay = 5.95> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 11> <II = 1> <Delay = 5.95> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 5.95>
ST_6 : Operation 36 [9/12] (5.95ns)   --->   "%div_i = fdiv i32 %bitcast_ln29, i32 %exp_sum_reload_read" [CNN/src/dense.cpp:29->CNN/src/cnn.cpp:61]   --->   Operation 36 'fdiv' 'div_i' <Predicate = true> <Delay = 5.95> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 11> <II = 1> <Delay = 5.95> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 5.95>
ST_7 : Operation 37 [8/12] (5.95ns)   --->   "%div_i = fdiv i32 %bitcast_ln29, i32 %exp_sum_reload_read" [CNN/src/dense.cpp:29->CNN/src/cnn.cpp:61]   --->   Operation 37 'fdiv' 'div_i' <Predicate = true> <Delay = 5.95> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 11> <II = 1> <Delay = 5.95> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 5.95>
ST_8 : Operation 38 [7/12] (5.95ns)   --->   "%div_i = fdiv i32 %bitcast_ln29, i32 %exp_sum_reload_read" [CNN/src/dense.cpp:29->CNN/src/cnn.cpp:61]   --->   Operation 38 'fdiv' 'div_i' <Predicate = true> <Delay = 5.95> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 11> <II = 1> <Delay = 5.95> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 5.95>
ST_9 : Operation 39 [6/12] (5.95ns)   --->   "%div_i = fdiv i32 %bitcast_ln29, i32 %exp_sum_reload_read" [CNN/src/dense.cpp:29->CNN/src/cnn.cpp:61]   --->   Operation 39 'fdiv' 'div_i' <Predicate = true> <Delay = 5.95> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 11> <II = 1> <Delay = 5.95> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 5.95>
ST_10 : Operation 40 [5/12] (5.95ns)   --->   "%div_i = fdiv i32 %bitcast_ln29, i32 %exp_sum_reload_read" [CNN/src/dense.cpp:29->CNN/src/cnn.cpp:61]   --->   Operation 40 'fdiv' 'div_i' <Predicate = true> <Delay = 5.95> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 11> <II = 1> <Delay = 5.95> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 5.95>
ST_11 : Operation 41 [4/12] (5.95ns)   --->   "%div_i = fdiv i32 %bitcast_ln29, i32 %exp_sum_reload_read" [CNN/src/dense.cpp:29->CNN/src/cnn.cpp:61]   --->   Operation 41 'fdiv' 'div_i' <Predicate = true> <Delay = 5.95> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 11> <II = 1> <Delay = 5.95> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 5.95>
ST_12 : Operation 42 [3/12] (5.95ns)   --->   "%div_i = fdiv i32 %bitcast_ln29, i32 %exp_sum_reload_read" [CNN/src/dense.cpp:29->CNN/src/cnn.cpp:61]   --->   Operation 42 'fdiv' 'div_i' <Predicate = true> <Delay = 5.95> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 11> <II = 1> <Delay = 5.95> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 5.95>
ST_13 : Operation 43 [2/12] (5.95ns)   --->   "%div_i = fdiv i32 %bitcast_ln29, i32 %exp_sum_reload_read" [CNN/src/dense.cpp:29->CNN/src/cnn.cpp:61]   --->   Operation 43 'fdiv' 'div_i' <Predicate = true> <Delay = 5.95> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 11> <II = 1> <Delay = 5.95> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 5.95>
ST_14 : Operation 44 [1/12] (5.95ns)   --->   "%div_i = fdiv i32 %bitcast_ln29, i32 %exp_sum_reload_read" [CNN/src/dense.cpp:29->CNN/src/cnn.cpp:61]   --->   Operation 44 'fdiv' 'div_i' <Predicate = true> <Delay = 5.95> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 11> <II = 1> <Delay = 5.95> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 51 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 51 'ret' 'ret_ln0' <Predicate = (icmp_ln27)> <Delay = 0.00>

State 15 <SV = 14> <Delay = 1.56>
ST_15 : Operation 45 [1/1] (0.00ns)   --->   "%specpipeline_ln27 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_1" [CNN/src/dense.cpp:27->CNN/src/cnn.cpp:61]   --->   Operation 45 'specpipeline' 'specpipeline_ln27' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 46 [1/1] (0.00ns)   --->   "%speclooptripcount_ln27 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 10, i64 10, i64 10" [CNN/src/dense.cpp:27->CNN/src/cnn.cpp:61]   --->   Operation 46 'speclooptripcount' 'speclooptripcount_ln27' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 47 [1/1] (0.00ns)   --->   "%specloopname_ln27 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [CNN/src/dense.cpp:27->CNN/src/cnn.cpp:61]   --->   Operation 47 'specloopname' 'specloopname_ln27' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 48 [1/1] (0.00ns)   --->   "%bitcast_ln29_1 = bitcast i32 %div_i" [CNN/src/dense.cpp:29->CNN/src/cnn.cpp:61]   --->   Operation 48 'bitcast' 'bitcast_ln29_1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 49 [1/1] (1.56ns)   --->   "%store_ln29 = store i32 %bitcast_ln29_1, i4 %prediction_addr" [CNN/src/dense.cpp:29->CNN/src/cnn.cpp:61]   --->   Operation 49 'store' 'store_ln29' <Predicate = true> <Delay = 1.56> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_15 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln27 = br void %for.inc21.i" [CNN/src/dense.cpp:27->CNN/src/cnn.cpp:61]   --->   Operation 50 'br' 'br_ln27' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 3.698ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln27', CNN/src/dense.cpp:27->CNN/src/cnn.cpp:61) of constant 0 on local variable 'p', CNN/src/dense.cpp:27->CNN/src/cnn.cpp:61 [6]  (1.146 ns)
	'load' operation 4 bit ('p', CNN/src/dense.cpp:27->CNN/src/cnn.cpp:61) on local variable 'p', CNN/src/dense.cpp:27->CNN/src/cnn.cpp:61 [9]  (0.000 ns)
	'add' operation 4 bit ('add_ln27', CNN/src/dense.cpp:27->CNN/src/cnn.cpp:61) [11]  (1.406 ns)
	'store' operation 0 bit ('store_ln27', CNN/src/dense.cpp:27->CNN/src/cnn.cpp:61) of variable 'add_ln27', CNN/src/dense.cpp:27->CNN/src/cnn.cpp:61 on local variable 'p', CNN/src/dense.cpp:27->CNN/src/cnn.cpp:61 [24]  (1.146 ns)

 <State 2>: 1.566ns
The critical path consists of the following:
	'load' operation 32 bit ('prediction_load', CNN/src/dense.cpp:29->CNN/src/cnn.cpp:61) on array 'prediction' [19]  (1.566 ns)

 <State 3>: 5.955ns
The critical path consists of the following:
	'fdiv' operation 32 bit ('div_i', CNN/src/dense.cpp:29->CNN/src/cnn.cpp:61) [21]  (5.955 ns)

 <State 4>: 5.955ns
The critical path consists of the following:
	'fdiv' operation 32 bit ('div_i', CNN/src/dense.cpp:29->CNN/src/cnn.cpp:61) [21]  (5.955 ns)

 <State 5>: 5.955ns
The critical path consists of the following:
	'fdiv' operation 32 bit ('div_i', CNN/src/dense.cpp:29->CNN/src/cnn.cpp:61) [21]  (5.955 ns)

 <State 6>: 5.955ns
The critical path consists of the following:
	'fdiv' operation 32 bit ('div_i', CNN/src/dense.cpp:29->CNN/src/cnn.cpp:61) [21]  (5.955 ns)

 <State 7>: 5.955ns
The critical path consists of the following:
	'fdiv' operation 32 bit ('div_i', CNN/src/dense.cpp:29->CNN/src/cnn.cpp:61) [21]  (5.955 ns)

 <State 8>: 5.955ns
The critical path consists of the following:
	'fdiv' operation 32 bit ('div_i', CNN/src/dense.cpp:29->CNN/src/cnn.cpp:61) [21]  (5.955 ns)

 <State 9>: 5.955ns
The critical path consists of the following:
	'fdiv' operation 32 bit ('div_i', CNN/src/dense.cpp:29->CNN/src/cnn.cpp:61) [21]  (5.955 ns)

 <State 10>: 5.955ns
The critical path consists of the following:
	'fdiv' operation 32 bit ('div_i', CNN/src/dense.cpp:29->CNN/src/cnn.cpp:61) [21]  (5.955 ns)

 <State 11>: 5.955ns
The critical path consists of the following:
	'fdiv' operation 32 bit ('div_i', CNN/src/dense.cpp:29->CNN/src/cnn.cpp:61) [21]  (5.955 ns)

 <State 12>: 5.955ns
The critical path consists of the following:
	'fdiv' operation 32 bit ('div_i', CNN/src/dense.cpp:29->CNN/src/cnn.cpp:61) [21]  (5.955 ns)

 <State 13>: 5.955ns
The critical path consists of the following:
	'fdiv' operation 32 bit ('div_i', CNN/src/dense.cpp:29->CNN/src/cnn.cpp:61) [21]  (5.955 ns)

 <State 14>: 5.955ns
The critical path consists of the following:
	'fdiv' operation 32 bit ('div_i', CNN/src/dense.cpp:29->CNN/src/cnn.cpp:61) [21]  (5.955 ns)

 <State 15>: 1.566ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln29', CNN/src/dense.cpp:29->CNN/src/cnn.cpp:61) of variable 'bitcast_ln29_1', CNN/src/dense.cpp:29->CNN/src/cnn.cpp:61 on array 'prediction' [23]  (1.566 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
