
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//shred_gcc_-O1:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401a20 <.init>:
  401a20:	stp	x29, x30, [sp, #-16]!
  401a24:	mov	x29, sp
  401a28:	bl	401fb0 <__fxstatat@plt+0x60>
  401a2c:	ldp	x29, x30, [sp], #16
  401a30:	ret

Disassembly of section .plt:

0000000000401a40 <mbrtowc@plt-0x20>:
  401a40:	stp	x16, x30, [sp, #-16]!
  401a44:	adrp	x16, 41d000 <__fxstatat@plt+0x1b0b0>
  401a48:	ldr	x17, [x16, #4088]
  401a4c:	add	x16, x16, #0xff8
  401a50:	br	x17
  401a54:	nop
  401a58:	nop
  401a5c:	nop

0000000000401a60 <mbrtowc@plt>:
  401a60:	adrp	x16, 41e000 <__fxstatat@plt+0x1c0b0>
  401a64:	ldr	x17, [x16]
  401a68:	add	x16, x16, #0x0
  401a6c:	br	x17

0000000000401a70 <memcpy@plt>:
  401a70:	adrp	x16, 41e000 <__fxstatat@plt+0x1c0b0>
  401a74:	ldr	x17, [x16, #8]
  401a78:	add	x16, x16, #0x8
  401a7c:	br	x17

0000000000401a80 <memmove@plt>:
  401a80:	adrp	x16, 41e000 <__fxstatat@plt+0x1c0b0>
  401a84:	ldr	x17, [x16, #16]
  401a88:	add	x16, x16, #0x10
  401a8c:	br	x17

0000000000401a90 <_exit@plt>:
  401a90:	adrp	x16, 41e000 <__fxstatat@plt+0x1c0b0>
  401a94:	ldr	x17, [x16, #24]
  401a98:	add	x16, x16, #0x18
  401a9c:	br	x17

0000000000401aa0 <strlen@plt>:
  401aa0:	adrp	x16, 41e000 <__fxstatat@plt+0x1c0b0>
  401aa4:	ldr	x17, [x16, #32]
  401aa8:	add	x16, x16, #0x20
  401aac:	br	x17

0000000000401ab0 <__sprintf_chk@plt>:
  401ab0:	adrp	x16, 41e000 <__fxstatat@plt+0x1c0b0>
  401ab4:	ldr	x17, [x16, #40]
  401ab8:	add	x16, x16, #0x28
  401abc:	br	x17

0000000000401ac0 <exit@plt>:
  401ac0:	adrp	x16, 41e000 <__fxstatat@plt+0x1c0b0>
  401ac4:	ldr	x17, [x16, #48]
  401ac8:	add	x16, x16, #0x30
  401acc:	br	x17

0000000000401ad0 <error@plt>:
  401ad0:	adrp	x16, 41e000 <__fxstatat@plt+0x1c0b0>
  401ad4:	ldr	x17, [x16, #56]
  401ad8:	add	x16, x16, #0x38
  401adc:	br	x17

0000000000401ae0 <fdatasync@plt>:
  401ae0:	adrp	x16, 41e000 <__fxstatat@plt+0x1c0b0>
  401ae4:	ldr	x17, [x16, #64]
  401ae8:	add	x16, x16, #0x40
  401aec:	br	x17

0000000000401af0 <getuid@plt>:
  401af0:	adrp	x16, 41e000 <__fxstatat@plt+0x1c0b0>
  401af4:	ldr	x17, [x16, #72]
  401af8:	add	x16, x16, #0x48
  401afc:	br	x17

0000000000401b00 <__cxa_atexit@plt>:
  401b00:	adrp	x16, 41e000 <__fxstatat@plt+0x1c0b0>
  401b04:	ldr	x17, [x16, #80]
  401b08:	add	x16, x16, #0x50
  401b0c:	br	x17

0000000000401b10 <setvbuf@plt>:
  401b10:	adrp	x16, 41e000 <__fxstatat@plt+0x1c0b0>
  401b14:	ldr	x17, [x16, #88]
  401b18:	add	x16, x16, #0x58
  401b1c:	br	x17

0000000000401b20 <lseek@plt>:
  401b20:	adrp	x16, 41e000 <__fxstatat@plt+0x1c0b0>
  401b24:	ldr	x17, [x16, #96]
  401b28:	add	x16, x16, #0x60
  401b2c:	br	x17

0000000000401b30 <__fpending@plt>:
  401b30:	adrp	x16, 41e000 <__fxstatat@plt+0x1c0b0>
  401b34:	ldr	x17, [x16, #104]
  401b38:	add	x16, x16, #0x68
  401b3c:	br	x17

0000000000401b40 <localeconv@plt>:
  401b40:	adrp	x16, 41e000 <__fxstatat@plt+0x1c0b0>
  401b44:	ldr	x17, [x16, #112]
  401b48:	add	x16, x16, #0x70
  401b4c:	br	x17

0000000000401b50 <fileno@plt>:
  401b50:	adrp	x16, 41e000 <__fxstatat@plt+0x1c0b0>
  401b54:	ldr	x17, [x16, #120]
  401b58:	add	x16, x16, #0x78
  401b5c:	br	x17

0000000000401b60 <__memcpy_chk@plt>:
  401b60:	adrp	x16, 41e000 <__fxstatat@plt+0x1c0b0>
  401b64:	ldr	x17, [x16, #128]
  401b68:	add	x16, x16, #0x80
  401b6c:	br	x17

0000000000401b70 <fclose@plt>:
  401b70:	adrp	x16, 41e000 <__fxstatat@plt+0x1c0b0>
  401b74:	ldr	x17, [x16, #136]
  401b78:	add	x16, x16, #0x88
  401b7c:	br	x17

0000000000401b80 <fsync@plt>:
  401b80:	adrp	x16, 41e000 <__fxstatat@plt+0x1c0b0>
  401b84:	ldr	x17, [x16, #144]
  401b88:	add	x16, x16, #0x90
  401b8c:	br	x17

0000000000401b90 <getpid@plt>:
  401b90:	adrp	x16, 41e000 <__fxstatat@plt+0x1c0b0>
  401b94:	ldr	x17, [x16, #152]
  401b98:	add	x16, x16, #0x98
  401b9c:	br	x17

0000000000401ba0 <nl_langinfo@plt>:
  401ba0:	adrp	x16, 41e000 <__fxstatat@plt+0x1c0b0>
  401ba4:	ldr	x17, [x16, #160]
  401ba8:	add	x16, x16, #0xa0
  401bac:	br	x17

0000000000401bb0 <fopen@plt>:
  401bb0:	adrp	x16, 41e000 <__fxstatat@plt+0x1c0b0>
  401bb4:	ldr	x17, [x16, #168]
  401bb8:	add	x16, x16, #0xa8
  401bbc:	br	x17

0000000000401bc0 <time@plt>:
  401bc0:	adrp	x16, 41e000 <__fxstatat@plt+0x1c0b0>
  401bc4:	ldr	x17, [x16, #176]
  401bc8:	add	x16, x16, #0xb0
  401bcc:	br	x17

0000000000401bd0 <malloc@plt>:
  401bd0:	adrp	x16, 41e000 <__fxstatat@plt+0x1c0b0>
  401bd4:	ldr	x17, [x16, #184]
  401bd8:	add	x16, x16, #0xb8
  401bdc:	br	x17

0000000000401be0 <chmod@plt>:
  401be0:	adrp	x16, 41e000 <__fxstatat@plt+0x1c0b0>
  401be4:	ldr	x17, [x16, #192]
  401be8:	add	x16, x16, #0xc0
  401bec:	br	x17

0000000000401bf0 <open@plt>:
  401bf0:	adrp	x16, 41e000 <__fxstatat@plt+0x1c0b0>
  401bf4:	ldr	x17, [x16, #200]
  401bf8:	add	x16, x16, #0xc8
  401bfc:	br	x17

0000000000401c00 <__strcpy_chk@plt>:
  401c00:	adrp	x16, 41e000 <__fxstatat@plt+0x1c0b0>
  401c04:	ldr	x17, [x16, #208]
  401c08:	add	x16, x16, #0xd0
  401c0c:	br	x17

0000000000401c10 <getppid@plt>:
  401c10:	adrp	x16, 41e000 <__fxstatat@plt+0x1c0b0>
  401c14:	ldr	x17, [x16, #216]
  401c18:	add	x16, x16, #0xd8
  401c1c:	br	x17

0000000000401c20 <strncmp@plt>:
  401c20:	adrp	x16, 41e000 <__fxstatat@plt+0x1c0b0>
  401c24:	ldr	x17, [x16, #224]
  401c28:	add	x16, x16, #0xe0
  401c2c:	br	x17

0000000000401c30 <bindtextdomain@plt>:
  401c30:	adrp	x16, 41e000 <__fxstatat@plt+0x1c0b0>
  401c34:	ldr	x17, [x16, #232]
  401c38:	add	x16, x16, #0xe8
  401c3c:	br	x17

0000000000401c40 <__libc_start_main@plt>:
  401c40:	adrp	x16, 41e000 <__fxstatat@plt+0x1c0b0>
  401c44:	ldr	x17, [x16, #240]
  401c48:	add	x16, x16, #0xf0
  401c4c:	br	x17

0000000000401c50 <__printf_chk@plt>:
  401c50:	adrp	x16, 41e000 <__fxstatat@plt+0x1c0b0>
  401c54:	ldr	x17, [x16, #248]
  401c58:	add	x16, x16, #0xf8
  401c5c:	br	x17

0000000000401c60 <memset@plt>:
  401c60:	adrp	x16, 41e000 <__fxstatat@plt+0x1c0b0>
  401c64:	ldr	x17, [x16, #256]
  401c68:	add	x16, x16, #0x100
  401c6c:	br	x17

0000000000401c70 <fdopen@plt>:
  401c70:	adrp	x16, 41e000 <__fxstatat@plt+0x1c0b0>
  401c74:	ldr	x17, [x16, #264]
  401c78:	add	x16, x16, #0x108
  401c7c:	br	x17

0000000000401c80 <gettimeofday@plt>:
  401c80:	adrp	x16, 41e000 <__fxstatat@plt+0x1c0b0>
  401c84:	ldr	x17, [x16, #272]
  401c88:	add	x16, x16, #0x110
  401c8c:	br	x17

0000000000401c90 <__strtoul_internal@plt>:
  401c90:	adrp	x16, 41e000 <__fxstatat@plt+0x1c0b0>
  401c94:	ldr	x17, [x16, #280]
  401c98:	add	x16, x16, #0x118
  401c9c:	br	x17

0000000000401ca0 <calloc@plt>:
  401ca0:	adrp	x16, 41e000 <__fxstatat@plt+0x1c0b0>
  401ca4:	ldr	x17, [x16, #288]
  401ca8:	add	x16, x16, #0x120
  401cac:	br	x17

0000000000401cb0 <realloc@plt>:
  401cb0:	adrp	x16, 41e000 <__fxstatat@plt+0x1c0b0>
  401cb4:	ldr	x17, [x16, #296]
  401cb8:	add	x16, x16, #0x128
  401cbc:	br	x17

0000000000401cc0 <getpagesize@plt>:
  401cc0:	adrp	x16, 41e000 <__fxstatat@plt+0x1c0b0>
  401cc4:	ldr	x17, [x16, #304]
  401cc8:	add	x16, x16, #0x130
  401ccc:	br	x17

0000000000401cd0 <close@plt>:
  401cd0:	adrp	x16, 41e000 <__fxstatat@plt+0x1c0b0>
  401cd4:	ldr	x17, [x16, #312]
  401cd8:	add	x16, x16, #0x138
  401cdc:	br	x17

0000000000401ce0 <strrchr@plt>:
  401ce0:	adrp	x16, 41e000 <__fxstatat@plt+0x1c0b0>
  401ce4:	ldr	x17, [x16, #320]
  401ce8:	add	x16, x16, #0x140
  401cec:	br	x17

0000000000401cf0 <__gmon_start__@plt>:
  401cf0:	adrp	x16, 41e000 <__fxstatat@plt+0x1c0b0>
  401cf4:	ldr	x17, [x16, #328]
  401cf8:	add	x16, x16, #0x148
  401cfc:	br	x17

0000000000401d00 <write@plt>:
  401d00:	adrp	x16, 41e000 <__fxstatat@plt+0x1c0b0>
  401d04:	ldr	x17, [x16, #336]
  401d08:	add	x16, x16, #0x150
  401d0c:	br	x17

0000000000401d10 <abort@plt>:
  401d10:	adrp	x16, 41e000 <__fxstatat@plt+0x1c0b0>
  401d14:	ldr	x17, [x16, #344]
  401d18:	add	x16, x16, #0x158
  401d1c:	br	x17

0000000000401d20 <mbsinit@plt>:
  401d20:	adrp	x16, 41e000 <__fxstatat@plt+0x1c0b0>
  401d24:	ldr	x17, [x16, #352]
  401d28:	add	x16, x16, #0x160
  401d2c:	br	x17

0000000000401d30 <__overflow@plt>:
  401d30:	adrp	x16, 41e000 <__fxstatat@plt+0x1c0b0>
  401d34:	ldr	x17, [x16, #360]
  401d38:	add	x16, x16, #0x168
  401d3c:	br	x17

0000000000401d40 <fread_unlocked@plt>:
  401d40:	adrp	x16, 41e000 <__fxstatat@plt+0x1c0b0>
  401d44:	ldr	x17, [x16, #368]
  401d48:	add	x16, x16, #0x170
  401d4c:	br	x17

0000000000401d50 <memcmp@plt>:
  401d50:	adrp	x16, 41e000 <__fxstatat@plt+0x1c0b0>
  401d54:	ldr	x17, [x16, #376]
  401d58:	add	x16, x16, #0x178
  401d5c:	br	x17

0000000000401d60 <textdomain@plt>:
  401d60:	adrp	x16, 41e000 <__fxstatat@plt+0x1c0b0>
  401d64:	ldr	x17, [x16, #384]
  401d68:	add	x16, x16, #0x180
  401d6c:	br	x17

0000000000401d70 <getopt_long@plt>:
  401d70:	adrp	x16, 41e000 <__fxstatat@plt+0x1c0b0>
  401d74:	ldr	x17, [x16, #392]
  401d78:	add	x16, x16, #0x188
  401d7c:	br	x17

0000000000401d80 <__fprintf_chk@plt>:
  401d80:	adrp	x16, 41e000 <__fxstatat@plt+0x1c0b0>
  401d84:	ldr	x17, [x16, #400]
  401d88:	add	x16, x16, #0x190
  401d8c:	br	x17

0000000000401d90 <strcmp@plt>:
  401d90:	adrp	x16, 41e000 <__fxstatat@plt+0x1c0b0>
  401d94:	ldr	x17, [x16, #408]
  401d98:	add	x16, x16, #0x198
  401d9c:	br	x17

0000000000401da0 <__ctype_b_loc@plt>:
  401da0:	adrp	x16, 41e000 <__fxstatat@plt+0x1c0b0>
  401da4:	ldr	x17, [x16, #416]
  401da8:	add	x16, x16, #0x1a0
  401dac:	br	x17

0000000000401db0 <fseeko@plt>:
  401db0:	adrp	x16, 41e000 <__fxstatat@plt+0x1c0b0>
  401db4:	ldr	x17, [x16, #424]
  401db8:	add	x16, x16, #0x1a8
  401dbc:	br	x17

0000000000401dc0 <free@plt>:
  401dc0:	adrp	x16, 41e000 <__fxstatat@plt+0x1c0b0>
  401dc4:	ldr	x17, [x16, #432]
  401dc8:	add	x16, x16, #0x1b0
  401dcc:	br	x17

0000000000401dd0 <sync@plt>:
  401dd0:	adrp	x16, 41e000 <__fxstatat@plt+0x1c0b0>
  401dd4:	ldr	x17, [x16, #440]
  401dd8:	add	x16, x16, #0x1b8
  401ddc:	br	x17

0000000000401de0 <renameat2@plt>:
  401de0:	adrp	x16, 41e000 <__fxstatat@plt+0x1c0b0>
  401de4:	ldr	x17, [x16, #448]
  401de8:	add	x16, x16, #0x1c0
  401dec:	br	x17

0000000000401df0 <__ctype_get_mb_cur_max@plt>:
  401df0:	adrp	x16, 41e000 <__fxstatat@plt+0x1c0b0>
  401df4:	ldr	x17, [x16, #456]
  401df8:	add	x16, x16, #0x1c8
  401dfc:	br	x17

0000000000401e00 <getgid@plt>:
  401e00:	adrp	x16, 41e000 <__fxstatat@plt+0x1c0b0>
  401e04:	ldr	x17, [x16, #464]
  401e08:	add	x16, x16, #0x1d0
  401e0c:	br	x17

0000000000401e10 <renameat@plt>:
  401e10:	adrp	x16, 41e000 <__fxstatat@plt+0x1c0b0>
  401e14:	ldr	x17, [x16, #472]
  401e18:	add	x16, x16, #0x1d8
  401e1c:	br	x17

0000000000401e20 <strchr@plt>:
  401e20:	adrp	x16, 41e000 <__fxstatat@plt+0x1c0b0>
  401e24:	ldr	x17, [x16, #480]
  401e28:	add	x16, x16, #0x1e0
  401e2c:	br	x17

0000000000401e30 <fwrite@plt>:
  401e30:	adrp	x16, 41e000 <__fxstatat@plt+0x1c0b0>
  401e34:	ldr	x17, [x16, #488]
  401e38:	add	x16, x16, #0x1e8
  401e3c:	br	x17

0000000000401e40 <__read_chk@plt>:
  401e40:	adrp	x16, 41e000 <__fxstatat@plt+0x1c0b0>
  401e44:	ldr	x17, [x16, #496]
  401e48:	add	x16, x16, #0x1f0
  401e4c:	br	x17

0000000000401e50 <fcntl@plt>:
  401e50:	adrp	x16, 41e000 <__fxstatat@plt+0x1c0b0>
  401e54:	ldr	x17, [x16, #504]
  401e58:	add	x16, x16, #0x1f8
  401e5c:	br	x17

0000000000401e60 <fflush@plt>:
  401e60:	adrp	x16, 41e000 <__fxstatat@plt+0x1c0b0>
  401e64:	ldr	x17, [x16, #512]
  401e68:	add	x16, x16, #0x200
  401e6c:	br	x17

0000000000401e70 <__explicit_bzero_chk@plt>:
  401e70:	adrp	x16, 41e000 <__fxstatat@plt+0x1c0b0>
  401e74:	ldr	x17, [x16, #520]
  401e78:	add	x16, x16, #0x208
  401e7c:	br	x17

0000000000401e80 <isatty@plt>:
  401e80:	adrp	x16, 41e000 <__fxstatat@plt+0x1c0b0>
  401e84:	ldr	x17, [x16, #528]
  401e88:	add	x16, x16, #0x210
  401e8c:	br	x17

0000000000401e90 <__fxstat@plt>:
  401e90:	adrp	x16, 41e000 <__fxstatat@plt+0x1c0b0>
  401e94:	ldr	x17, [x16, #536]
  401e98:	add	x16, x16, #0x218
  401e9c:	br	x17

0000000000401ea0 <dcgettext@plt>:
  401ea0:	adrp	x16, 41e000 <__fxstatat@plt+0x1c0b0>
  401ea4:	ldr	x17, [x16, #544]
  401ea8:	add	x16, x16, #0x220
  401eac:	br	x17

0000000000401eb0 <fputs_unlocked@plt>:
  401eb0:	adrp	x16, 41e000 <__fxstatat@plt+0x1c0b0>
  401eb4:	ldr	x17, [x16, #552]
  401eb8:	add	x16, x16, #0x228
  401ebc:	br	x17

0000000000401ec0 <__freading@plt>:
  401ec0:	adrp	x16, 41e000 <__fxstatat@plt+0x1c0b0>
  401ec4:	ldr	x17, [x16, #560]
  401ec8:	add	x16, x16, #0x230
  401ecc:	br	x17

0000000000401ed0 <ftruncate@plt>:
  401ed0:	adrp	x16, 41e000 <__fxstatat@plt+0x1c0b0>
  401ed4:	ldr	x17, [x16, #568]
  401ed8:	add	x16, x16, #0x238
  401edc:	br	x17

0000000000401ee0 <iswprint@plt>:
  401ee0:	adrp	x16, 41e000 <__fxstatat@plt+0x1c0b0>
  401ee4:	ldr	x17, [x16, #576]
  401ee8:	add	x16, x16, #0x240
  401eec:	br	x17

0000000000401ef0 <__assert_fail@plt>:
  401ef0:	adrp	x16, 41e000 <__fxstatat@plt+0x1c0b0>
  401ef4:	ldr	x17, [x16, #584]
  401ef8:	add	x16, x16, #0x248
  401efc:	br	x17

0000000000401f00 <__errno_location@plt>:
  401f00:	adrp	x16, 41e000 <__fxstatat@plt+0x1c0b0>
  401f04:	ldr	x17, [x16, #592]
  401f08:	add	x16, x16, #0x250
  401f0c:	br	x17

0000000000401f10 <getenv@plt>:
  401f10:	adrp	x16, 41e000 <__fxstatat@plt+0x1c0b0>
  401f14:	ldr	x17, [x16, #600]
  401f18:	add	x16, x16, #0x258
  401f1c:	br	x17

0000000000401f20 <unlink@plt>:
  401f20:	adrp	x16, 41e000 <__fxstatat@plt+0x1c0b0>
  401f24:	ldr	x17, [x16, #608]
  401f28:	add	x16, x16, #0x260
  401f2c:	br	x17

0000000000401f30 <ioctl@plt>:
  401f30:	adrp	x16, 41e000 <__fxstatat@plt+0x1c0b0>
  401f34:	ldr	x17, [x16, #616]
  401f38:	add	x16, x16, #0x268
  401f3c:	br	x17

0000000000401f40 <setlocale@plt>:
  401f40:	adrp	x16, 41e000 <__fxstatat@plt+0x1c0b0>
  401f44:	ldr	x17, [x16, #624]
  401f48:	add	x16, x16, #0x270
  401f4c:	br	x17

0000000000401f50 <__fxstatat@plt>:
  401f50:	adrp	x16, 41e000 <__fxstatat@plt+0x1c0b0>
  401f54:	ldr	x17, [x16, #632]
  401f58:	add	x16, x16, #0x278
  401f5c:	br	x17

Disassembly of section .text:

0000000000401f60 <.text>:
  401f60:	mov	x29, #0x0                   	// #0
  401f64:	mov	x30, #0x0                   	// #0
  401f68:	mov	x5, x0
  401f6c:	ldr	x1, [sp]
  401f70:	add	x2, sp, #0x8
  401f74:	mov	x6, sp
  401f78:	movz	x0, #0x0, lsl #48
  401f7c:	movk	x0, #0x0, lsl #32
  401f80:	movk	x0, #0x40, lsl #16
  401f84:	movk	x0, #0x333c
  401f88:	movz	x3, #0x0, lsl #48
  401f8c:	movk	x3, #0x0, lsl #32
  401f90:	movk	x3, #0x40, lsl #16
  401f94:	movk	x3, #0x9d80
  401f98:	movz	x4, #0x0, lsl #48
  401f9c:	movk	x4, #0x0, lsl #32
  401fa0:	movk	x4, #0x40, lsl #16
  401fa4:	movk	x4, #0x9e00
  401fa8:	bl	401c40 <__libc_start_main@plt>
  401fac:	bl	401d10 <abort@plt>
  401fb0:	adrp	x0, 41d000 <__fxstatat@plt+0x1b0b0>
  401fb4:	ldr	x0, [x0, #4064]
  401fb8:	cbz	x0, 401fc0 <__fxstatat@plt+0x70>
  401fbc:	b	401cf0 <__gmon_start__@plt>
  401fc0:	ret
  401fc4:	adrp	x0, 41e000 <__fxstatat@plt+0x1c0b0>
  401fc8:	add	x0, x0, #0x300
  401fcc:	adrp	x1, 41e000 <__fxstatat@plt+0x1c0b0>
  401fd0:	add	x1, x1, #0x300
  401fd4:	cmp	x0, x1
  401fd8:	b.eq	40200c <__fxstatat@plt+0xbc>  // b.none
  401fdc:	stp	x29, x30, [sp, #-32]!
  401fe0:	mov	x29, sp
  401fe4:	adrp	x0, 409000 <__fxstatat@plt+0x70b0>
  401fe8:	ldr	x0, [x0, #3640]
  401fec:	str	x0, [sp, #24]
  401ff0:	mov	x1, x0
  401ff4:	cbz	x1, 402004 <__fxstatat@plt+0xb4>
  401ff8:	adrp	x0, 41e000 <__fxstatat@plt+0x1c0b0>
  401ffc:	add	x0, x0, #0x300
  402000:	blr	x1
  402004:	ldp	x29, x30, [sp], #32
  402008:	ret
  40200c:	ret
  402010:	adrp	x0, 41e000 <__fxstatat@plt+0x1c0b0>
  402014:	add	x0, x0, #0x300
  402018:	adrp	x1, 41e000 <__fxstatat@plt+0x1c0b0>
  40201c:	add	x1, x1, #0x300
  402020:	sub	x0, x0, x1
  402024:	lsr	x1, x0, #63
  402028:	add	x0, x1, x0, asr #3
  40202c:	cmp	xzr, x0, asr #1
  402030:	b.eq	402068 <__fxstatat@plt+0x118>  // b.none
  402034:	stp	x29, x30, [sp, #-32]!
  402038:	mov	x29, sp
  40203c:	asr	x1, x0, #1
  402040:	adrp	x0, 409000 <__fxstatat@plt+0x70b0>
  402044:	ldr	x0, [x0, #3648]
  402048:	str	x0, [sp, #24]
  40204c:	mov	x2, x0
  402050:	cbz	x2, 402060 <__fxstatat@plt+0x110>
  402054:	adrp	x0, 41e000 <__fxstatat@plt+0x1c0b0>
  402058:	add	x0, x0, #0x300
  40205c:	blr	x2
  402060:	ldp	x29, x30, [sp], #32
  402064:	ret
  402068:	ret
  40206c:	adrp	x0, 41e000 <__fxstatat@plt+0x1c0b0>
  402070:	ldrb	w0, [x0, #816]
  402074:	cbnz	w0, 402098 <__fxstatat@plt+0x148>
  402078:	stp	x29, x30, [sp, #-16]!
  40207c:	mov	x29, sp
  402080:	bl	401fc4 <__fxstatat@plt+0x74>
  402084:	adrp	x0, 41e000 <__fxstatat@plt+0x1c0b0>
  402088:	mov	w1, #0x1                   	// #1
  40208c:	strb	w1, [x0, #816]
  402090:	ldp	x29, x30, [sp], #16
  402094:	ret
  402098:	ret
  40209c:	stp	x29, x30, [sp, #-16]!
  4020a0:	mov	x29, sp
  4020a4:	bl	402010 <__fxstatat@plt+0xc0>
  4020a8:	ldp	x29, x30, [sp], #16
  4020ac:	ret
  4020b0:	stp	x29, x30, [sp, #-16]!
  4020b4:	mov	x29, sp
  4020b8:	adrp	x0, 41e000 <__fxstatat@plt+0x1c0b0>
  4020bc:	ldr	x0, [x0, #824]
  4020c0:	bl	4067b8 <__fxstatat@plt+0x4868>
  4020c4:	ldp	x29, x30, [sp], #16
  4020c8:	ret
  4020cc:	stp	x29, x30, [sp, #-32]!
  4020d0:	mov	x29, sp
  4020d4:	stp	x19, x20, [sp, #16]
  4020d8:	mov	w19, w0
  4020dc:	and	w20, w1, #0xff
  4020e0:	mov	w1, #0x3                   	// #3
  4020e4:	bl	40820c <__fxstatat@plt+0x62bc>
  4020e8:	cmp	w0, #0x0
  4020ec:	b.le	402108 <__fxstatat@plt+0x1b8>
  4020f0:	orr	w1, w0, #0x10000
  4020f4:	and	w2, w0, #0xfffeffff
  4020f8:	cmp	w20, #0x0
  4020fc:	csel	w2, w2, w1, eq  // eq = none
  402100:	cmp	w2, w0
  402104:	b.ne	402114 <__fxstatat@plt+0x1c4>  // b.any
  402108:	ldp	x19, x20, [sp, #16]
  40210c:	ldp	x29, x30, [sp], #32
  402110:	ret
  402114:	mov	w1, #0x4                   	// #4
  402118:	mov	w0, w19
  40211c:	bl	40820c <__fxstatat@plt+0x62bc>
  402120:	b	402108 <__fxstatat@plt+0x1b8>
  402124:	stp	x29, x30, [sp, #-48]!
  402128:	mov	x29, sp
  40212c:	stp	x19, x20, [sp, #16]
  402130:	stp	x21, x22, [sp, #32]
  402134:	mov	w19, w0
  402138:	mov	x22, x1
  40213c:	bl	401ae0 <fdatasync@plt>
  402140:	cbz	w0, 402188 <__fxstatat@plt+0x238>
  402144:	bl	401f00 <__errno_location@plt>
  402148:	mov	x20, x0
  40214c:	ldr	w21, [x0]
  402150:	sub	w0, w21, #0x15
  402154:	cmp	w0, #0x1
  402158:	ccmp	w21, #0x9, #0x4, hi  // hi = pmore
  40215c:	b.ne	402198 <__fxstatat@plt+0x248>  // b.any
  402160:	mov	w0, w19
  402164:	bl	401b80 <fsync@plt>
  402168:	cbz	w0, 402188 <__fxstatat@plt+0x238>
  40216c:	ldr	w19, [x20]
  402170:	sub	w0, w19, #0x15
  402174:	cmp	w0, #0x1
  402178:	ccmp	w19, #0x9, #0x4, hi  // hi = pmore
  40217c:	b.ne	4021cc <__fxstatat@plt+0x27c>  // b.any
  402180:	bl	401dd0 <sync@plt>
  402184:	mov	w0, #0x0                   	// #0
  402188:	ldp	x19, x20, [sp, #16]
  40218c:	ldp	x21, x22, [sp, #32]
  402190:	ldp	x29, x30, [sp], #48
  402194:	ret
  402198:	mov	w2, #0x5                   	// #5
  40219c:	adrp	x1, 409000 <__fxstatat@plt+0x70b0>
  4021a0:	add	x1, x1, #0xed8
  4021a4:	mov	x0, #0x0                   	// #0
  4021a8:	bl	401ea0 <dcgettext@plt>
  4021ac:	mov	x3, x22
  4021b0:	mov	x2, x0
  4021b4:	mov	w1, w21
  4021b8:	mov	w0, #0x0                   	// #0
  4021bc:	bl	401ad0 <error@plt>
  4021c0:	str	w21, [x20]
  4021c4:	mov	w0, #0xffffffff            	// #-1
  4021c8:	b	402188 <__fxstatat@plt+0x238>
  4021cc:	mov	w2, #0x5                   	// #5
  4021d0:	adrp	x1, 409000 <__fxstatat@plt+0x70b0>
  4021d4:	add	x1, x1, #0xef0
  4021d8:	mov	x0, #0x0                   	// #0
  4021dc:	bl	401ea0 <dcgettext@plt>
  4021e0:	mov	x3, x22
  4021e4:	mov	x2, x0
  4021e8:	mov	w1, w19
  4021ec:	mov	w0, #0x0                   	// #0
  4021f0:	bl	401ad0 <error@plt>
  4021f4:	str	w19, [x20]
  4021f8:	mov	w0, #0xffffffff            	// #-1
  4021fc:	b	402188 <__fxstatat@plt+0x238>
  402200:	sub	sp, sp, #0x8a0
  402204:	stp	x29, x30, [sp, #16]
  402208:	add	x29, sp, #0x10
  40220c:	stp	x19, x20, [sp, #32]
  402210:	stp	x21, x22, [sp, #48]
  402214:	stp	x23, x24, [sp, #64]
  402218:	stp	x25, x26, [sp, #80]
  40221c:	stp	x27, x28, [sp, #96]
  402220:	mov	w22, w0
  402224:	mov	x19, x1
  402228:	str	x2, [sp, #120]
  40222c:	str	x3, [sp, #192]
  402230:	mov	w28, w4
  402234:	str	x5, [sp, #184]
  402238:	str	x6, [sp, #176]
  40223c:	str	x7, [sp, #144]
  402240:	ldr	x24, [x3]
  402244:	bl	401cc0 <getpagesize@plt>
  402248:	sxtw	x23, w0
  40224c:	mov	x0, #0x10000               	// #65536
  402250:	str	x0, [sp, #128]
  402254:	cmp	w28, #0x0
  402258:	b.le	40228c <__fxstatat@plt+0x33c>
  40225c:	and	w0, w28, #0xfff
  402260:	ubfiz	w1, w28, #12, #12
  402264:	orr	w1, w0, w1
  402268:	ubfx	x0, x0, #4, #8
  40226c:	ubfx	x2, x1, #8, #8
  402270:	and	w1, w1, #0xff
  402274:	cmp	w2, w0
  402278:	ccmp	w1, w0, #0x0, eq  // eq = none
  40227c:	mov	x1, #0xf000                	// #61440
  402280:	mov	x0, #0x10000               	// #65536
  402284:	csel	x0, x1, x0, ne  // ne = any
  402288:	str	x0, [sp, #128]
  40228c:	ldr	x25, [sp, #128]
  402290:	add	x21, x25, #0x2
  402294:	mov	x0, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
  402298:	movk	x0, #0xaaab
  40229c:	umulh	x21, x21, x0
  4022a0:	and	x0, x21, #0xfffffffffffffffe
  4022a4:	add	x21, x0, x21, lsr #1
  4022a8:	sub	x20, x23, #0x1
  4022ac:	add	x0, x21, x20
  4022b0:	bl	407938 <__fxstatat@plt+0x59e8>
  4022b4:	str	x0, [sp, #160]
  4022b8:	add	x20, x0, x20
  4022bc:	udiv	x0, x20, x23
  4022c0:	msub	x23, x0, x23, x20
  4022c4:	sub	x20, x20, x23
  4022c8:	mov	x23, x24
  4022cc:	cmp	x24, #0x0
  4022d0:	cset	w1, gt
  4022d4:	cmp	x24, x25
  4022d8:	cset	w0, cc  // cc = lo, ul, last
  4022dc:	ands	w0, w1, w0
  4022e0:	str	w0, [sp, #168]
  4022e4:	b.eq	402350 <__fxstatat@plt+0x400>  // b.none
  4022e8:	ldr	w0, [x19, #16]
  4022ec:	and	w0, w0, #0xf000
  4022f0:	cmp	w0, #0x2, lsl #12
  4022f4:	b.eq	402360 <__fxstatat@plt+0x410>  // b.none
  4022f8:	mov	w2, #0x0                   	// #0
  4022fc:	mov	x1, #0x0                   	// #0
  402300:	mov	w0, w22
  402304:	bl	401b20 <lseek@plt>
  402308:	cmp	x0, #0x0
  40230c:	b.le	40238c <__fxstatat@plt+0x43c>
  402310:	bl	401f00 <__errno_location@plt>
  402314:	mov	w1, #0x16                  	// #22
  402318:	str	w1, [x0]
  40231c:	bl	401f00 <__errno_location@plt>
  402320:	ldr	w19, [x0]
  402324:	mov	w2, #0x5                   	// #5
  402328:	adrp	x1, 409000 <__fxstatat@plt+0x70b0>
  40232c:	add	x1, x1, #0xf08
  402330:	mov	x0, #0x0                   	// #0
  402334:	bl	401ea0 <dcgettext@plt>
  402338:	ldr	x3, [sp, #120]
  40233c:	mov	x2, x0
  402340:	mov	w1, w19
  402344:	mov	w0, #0x0                   	// #0
  402348:	bl	401ad0 <error@plt>
  40234c:	b	4025c0 <__fxstatat@plt+0x670>
  402350:	mov	w1, #0x1                   	// #1
  402354:	mov	w0, w22
  402358:	bl	4020cc <__fxstatat@plt+0x17c>
  40235c:	b	4022e8 <__fxstatat@plt+0x398>
  402360:	mov	w0, #0x6                   	// #6
  402364:	strh	w0, [sp, #888]
  402368:	mov	w0, #0x1                   	// #1
  40236c:	str	w0, [sp, #892]
  402370:	add	x2, sp, #0x378
  402374:	mov	x1, #0x6d01                	// #27905
  402378:	movk	x1, #0x4008, lsl #16
  40237c:	mov	w0, w22
  402380:	bl	401f30 <ioctl@plt>
  402384:	cbnz	w0, 4022f8 <__fxstatat@plt+0x3a8>
  402388:	b	402390 <__fxstatat@plt+0x440>
  40238c:	cbnz	x0, 40231c <__fxstatat@plt+0x3cc>
  402390:	tbnz	w28, #31, 4023ec <__fxstatat@plt+0x49c>
  402394:	tbnz	x24, #63, 40288c <__fxstatat@plt+0x93c>
  402398:	cmp	x21, x23
  40239c:	csel	x21, x21, x23, ls  // ls = plast
  4023a0:	and	w0, w28, #0xfff
  4023a4:	ubfiz	w1, w28, #12, #12
  4023a8:	orr	w0, w0, w1
  4023ac:	lsr	w1, w0, #4
  4023b0:	strb	w1, [x20]
  4023b4:	lsr	w1, w0, #8
  4023b8:	strb	w1, [x20, #1]
  4023bc:	strb	w0, [x20, #2]
  4023c0:	lsr	x23, x21, #1
  4023c4:	mov	x19, #0x3                   	// #3
  4023c8:	cmp	x21, #0x5
  4023cc:	b.hi	4028b0 <__fxstatat@plt+0x960>  // b.pmore
  4023d0:	b	4028d0 <__fxstatat@plt+0x980>
  4023d4:	sub	x2, x21, x19
  4023d8:	mov	x1, x20
  4023dc:	add	x0, x20, x19
  4023e0:	bl	401a70 <memcpy@plt>
  4023e4:	tbnz	w28, #12, 4028e0 <__fxstatat@plt+0x990>
  4023e8:	b	4028fc <__fxstatat@plt+0x9ac>
  4023ec:	adrp	x0, 409000 <__fxstatat@plt+0x70b0>
  4023f0:	add	x0, x0, #0xfe8
  4023f4:	ldr	w1, [x0]
  4023f8:	str	w1, [sp, #2200]
  4023fc:	ldur	w0, [x0, #3]
  402400:	add	x1, sp, #0x870
  402404:	stur	w0, [x1, #43]
  402408:	b	402920 <__fxstatat@plt+0x9d0>
  40240c:	mov	w2, #0x5                   	// #5
  402410:	adrp	x1, 409000 <__fxstatat@plt+0x70b0>
  402414:	add	x1, x1, #0xf30
  402418:	mov	x0, #0x0                   	// #0
  40241c:	bl	401ea0 <dcgettext@plt>
  402420:	add	x6, sp, #0x898
  402424:	ldr	x5, [sp, #144]
  402428:	ldr	x4, [sp, #176]
  40242c:	ldr	x3, [sp, #120]
  402430:	mov	x2, x0
  402434:	mov	w1, #0x0                   	// #0
  402438:	mov	w0, #0x0                   	// #0
  40243c:	bl	401ad0 <error@plt>
  402440:	mov	x0, #0x0                   	// #0
  402444:	bl	401bc0 <time@plt>
  402448:	add	x0, x0, #0x5
  40244c:	str	x0, [sp, #216]
  402450:	b	402928 <__fxstatat@plt+0x9d8>
  402454:	ldr	x21, [sp, #128]
  402458:	mov	x2, x21
  40245c:	mov	x1, x20
  402460:	ldr	x0, [sp, #184]
  402464:	bl	406b04 <__fxstatat@plt+0x4bb4>
  402468:	cbnz	x21, 4029b8 <__fxstatat@plt+0xa68>
  40246c:	mov	x19, x21
  402470:	b	4025fc <__fxstatat@plt+0x6ac>
  402474:	mov	x0, #0x7fffffffffffffff    	// #9223372036854775807
  402478:	sub	x0, x0, x27
  40247c:	cmp	x0, x19
  402480:	b.cc	402658 <__fxstatat@plt+0x708>  // b.lo, b.ul, b.last
  402484:	add	x24, x27, x19
  402488:	ldr	x0, [sp, #192]
  40248c:	str	x24, [x0]
  402490:	b	4025fc <__fxstatat@plt+0x6ac>
  402494:	bl	401f00 <__errno_location@plt>
  402498:	str	x0, [sp, #152]
  40249c:	ldr	w25, [x0]
  4024a0:	cmp	w25, #0x16
  4024a4:	ldr	w0, [sp, #168]
  4024a8:	eor	w0, w0, #0x1
  4024ac:	csel	w0, w0, wzr, eq  // eq = none
  4024b0:	cbnz	w0, 402574 <__fxstatat@plt+0x624>
  4024b4:	mov	w2, #0x5                   	// #5
  4024b8:	ldr	x1, [sp, #136]
  4024bc:	mov	x0, x28
  4024c0:	bl	401ea0 <dcgettext@plt>
  4024c4:	mov	x23, x0
  4024c8:	add	x1, sp, #0x378
  4024cc:	add	x0, x27, x19
  4024d0:	bl	404b38 <__fxstatat@plt+0x2be8>
  4024d4:	mov	x4, x0
  4024d8:	ldr	x3, [sp, #120]
  4024dc:	mov	x2, x23
  4024e0:	mov	w1, w25
  4024e4:	mov	w0, #0x0                   	// #0
  4024e8:	bl	401ad0 <error@plt>
  4024ec:	cmp	w25, #0x5
  4024f0:	b.ne	4025c0 <__fxstatat@plt+0x670>  // b.any
  4024f4:	orr	x23, x19, #0x1ff
  4024f8:	cmp	x23, x21
  4024fc:	b.cs	4025c0 <__fxstatat@plt+0x670>  // b.hs, b.nlast
  402500:	add	x23, x23, #0x1
  402504:	mov	w2, #0x0                   	// #0
  402508:	add	x1, x27, x23
  40250c:	mov	w0, w22
  402510:	bl	401b20 <lseek@plt>
  402514:	cmn	x0, #0x1
  402518:	b.eq	402590 <__fxstatat@plt+0x640>  // b.none
  40251c:	sub	x0, x23, x19
  402520:	mov	w26, #0x1                   	// #1
  402524:	add	x19, x19, x0
  402528:	cmp	x19, x21
  40252c:	b.cs	4025ec <__fxstatat@plt+0x69c>  // b.hs, b.nlast
  402530:	sub	x2, x21, x19
  402534:	add	x1, x20, x19
  402538:	mov	w0, w22
  40253c:	bl	401d00 <write@plt>
  402540:	cmp	x0, #0x0
  402544:	b.gt	402524 <__fxstatat@plt+0x5d4>
  402548:	tbz	x24, #63, 402494 <__fxstatat@plt+0x544>
  40254c:	cbz	x0, 402474 <__fxstatat@plt+0x524>
  402550:	bl	401f00 <__errno_location@plt>
  402554:	ldr	w23, [x0]
  402558:	cmp	w23, #0x1c
  40255c:	b.eq	402474 <__fxstatat@plt+0x524>  // b.none
  402560:	cmp	w23, #0x16
  402564:	ldr	w0, [sp, #168]
  402568:	eor	w0, w0, #0x1
  40256c:	csel	w0, w0, wzr, eq  // eq = none
  402570:	cbz	w0, 40283c <__fxstatat@plt+0x8ec>
  402574:	mov	w1, #0x0                   	// #0
  402578:	mov	w0, w22
  40257c:	bl	4020cc <__fxstatat@plt+0x17c>
  402580:	mov	w0, #0x1                   	// #1
  402584:	str	w0, [sp, #168]
  402588:	mov	x0, x28
  40258c:	b	402524 <__fxstatat@plt+0x5d4>
  402590:	ldr	x0, [sp, #152]
  402594:	ldr	w19, [x0]
  402598:	mov	w2, #0x5                   	// #5
  40259c:	adrp	x1, 409000 <__fxstatat@plt+0x70b0>
  4025a0:	add	x1, x1, #0xf70
  4025a4:	mov	x0, #0x0                   	// #0
  4025a8:	bl	401ea0 <dcgettext@plt>
  4025ac:	ldr	x3, [sp, #120]
  4025b0:	mov	x2, x0
  4025b4:	mov	w1, w19
  4025b8:	mov	w0, #0x0                   	// #0
  4025bc:	bl	401ad0 <error@plt>
  4025c0:	ldr	x0, [sp, #160]
  4025c4:	bl	401dc0 <free@plt>
  4025c8:	mov	w0, #0xffffffff            	// #-1
  4025cc:	ldp	x19, x20, [sp, #32]
  4025d0:	ldp	x21, x22, [sp, #48]
  4025d4:	ldp	x23, x24, [sp, #64]
  4025d8:	ldp	x25, x26, [sp, #80]
  4025dc:	ldp	x27, x28, [sp, #96]
  4025e0:	ldp	x29, x30, [sp, #16]
  4025e4:	add	sp, sp, #0x8a0
  4025e8:	ret
  4025ec:	mov	x0, #0x7fffffffffffffff    	// #9223372036854775807
  4025f0:	sub	x0, x0, x27
  4025f4:	cmp	x0, x19
  4025f8:	b.cc	402658 <__fxstatat@plt+0x708>  // b.lo, b.ul, b.last
  4025fc:	add	x27, x27, x19
  402600:	mov	x21, x27
  402604:	ldr	x0, [sp, #144]
  402608:	cbz	x0, 402950 <__fxstatat@plt+0xa00>
  40260c:	cmp	x27, x24
  402610:	b.ne	4027f4 <__fxstatat@plt+0x8a4>  // b.any
  402614:	ldr	x0, [sp, #200]
  402618:	ldrb	w0, [x0]
  40261c:	cbnz	w0, 4026f4 <__fxstatat@plt+0x7a4>
  402620:	mov	x0, #0x0                   	// #0
  402624:	bl	401bc0 <time@plt>
  402628:	str	x0, [sp, #208]
  40262c:	ldr	x1, [sp, #216]
  402630:	cmp	x1, x0
  402634:	b.gt	402950 <__fxstatat@plt+0xa00>
  402638:	mov	x4, #0x1                   	// #1
  40263c:	mov	x3, x4
  402640:	mov	w2, #0x1b2                 	// #434
  402644:	add	x1, sp, #0xe8
  402648:	mov	x0, x21
  40264c:	bl	4042e4 <__fxstatat@plt+0x2394>
  402650:	mov	x19, x0
  402654:	b	402710 <__fxstatat@plt+0x7c0>
  402658:	mov	w2, #0x5                   	// #5
  40265c:	adrp	x1, 409000 <__fxstatat@plt+0x70b0>
  402660:	add	x1, x1, #0xf88
  402664:	mov	x0, #0x0                   	// #0
  402668:	bl	401ea0 <dcgettext@plt>
  40266c:	ldr	x3, [sp, #120]
  402670:	mov	x2, x0
  402674:	mov	w1, #0x0                   	// #0
  402678:	mov	w0, #0x0                   	// #0
  40267c:	bl	401ad0 <error@plt>
  402680:	b	4025c0 <__fxstatat@plt+0x670>
  402684:	mov	w2, #0x5                   	// #5
  402688:	adrp	x1, 409000 <__fxstatat@plt+0x70b0>
  40268c:	add	x1, x1, #0xfa0
  402690:	mov	x0, #0x0                   	// #0
  402694:	bl	401ea0 <dcgettext@plt>
  402698:	mov	x7, x19
  40269c:	add	x6, sp, #0x898
  4026a0:	ldr	x5, [sp, #144]
  4026a4:	ldr	x4, [sp, #176]
  4026a8:	ldr	x3, [sp, #120]
  4026ac:	mov	x2, x0
  4026b0:	mov	w1, #0x0                   	// #0
  4026b4:	mov	w0, #0x0                   	// #0
  4026b8:	bl	401ad0 <error@plt>
  4026bc:	b	4027a8 <__fxstatat@plt+0x858>
  4026c0:	mov	x0, #0xd70b                	// #55051
  4026c4:	movk	x0, #0x70a3, lsl #16
  4026c8:	movk	x0, #0xa3d, lsl #32
  4026cc:	movk	x0, #0xa3d7, lsl #48
  4026d0:	smulh	x23, x24, x0
  4026d4:	add	x23, x23, x24
  4026d8:	asr	x23, x23, #6
  4026dc:	sub	x23, x23, x24, asr #63
  4026e0:	udiv	x23, x21, x23
  4026e4:	b	402744 <__fxstatat@plt+0x7f4>
  4026e8:	add	x0, sp, #0x608
  4026ec:	str	x0, [sp, #200]
  4026f0:	b	402950 <__fxstatat@plt+0xa00>
  4026f4:	mov	x4, #0x1                   	// #1
  4026f8:	mov	x3, x4
  4026fc:	mov	w2, #0x1b2                 	// #434
  402700:	add	x1, sp, #0xe8
  402704:	mov	x0, x27
  402708:	bl	4042e4 <__fxstatat@plt+0x2394>
  40270c:	mov	x19, x0
  402710:	tbnz	x24, #63, 402684 <__fxstatat@plt+0x734>
  402714:	mov	w23, #0x64                  	// #100
  402718:	cbz	x24, 402744 <__fxstatat@plt+0x7f4>
  40271c:	mov	x0, #0x8f5c                	// #36700
  402720:	movk	x0, #0xf5c2, lsl #16
  402724:	movk	x0, #0x5c28, lsl #32
  402728:	movk	x0, #0x28f, lsl #48
  40272c:	cmp	x21, x0
  402730:	b.hi	4026c0 <__fxstatat@plt+0x770>  // b.pmore
  402734:	add	x23, x21, x21, lsl #1
  402738:	add	x23, x21, x23, lsl #3
  40273c:	lsl	x23, x23, #2
  402740:	udiv	x23, x23, x24
  402744:	mov	x4, #0x1                   	// #1
  402748:	mov	x3, x4
  40274c:	mov	w2, #0x1b0                 	// #432
  402750:	add	x1, sp, #0x378
  402754:	mov	x0, x24
  402758:	bl	4042e4 <__fxstatat@plt+0x2394>
  40275c:	mov	x21, x0
  402760:	cmp	x27, x24
  402764:	csel	x19, x19, x0, ne  // ne = any
  402768:	mov	w2, #0x5                   	// #5
  40276c:	adrp	x1, 409000 <__fxstatat@plt+0x70b0>
  402770:	add	x1, x1, #0xfc0
  402774:	mov	x0, #0x0                   	// #0
  402778:	bl	401ea0 <dcgettext@plt>
  40277c:	str	w23, [sp, #8]
  402780:	str	x21, [sp]
  402784:	mov	x7, x19
  402788:	add	x6, sp, #0x898
  40278c:	ldr	x5, [sp, #144]
  402790:	ldr	x4, [sp, #176]
  402794:	ldr	x3, [sp, #120]
  402798:	mov	x2, x0
  40279c:	mov	w1, #0x0                   	// #0
  4027a0:	mov	w0, #0x0                   	// #0
  4027a4:	bl	401ad0 <error@plt>
  4027a8:	mov	x2, #0x28c                 	// #652
  4027ac:	mov	x1, x19
  4027b0:	add	x0, sp, #0x608
  4027b4:	bl	401c00 <__strcpy_chk@plt>
  4027b8:	ldr	x0, [sp, #208]
  4027bc:	add	x0, x0, #0x5
  4027c0:	str	x0, [sp, #216]
  4027c4:	ldr	x1, [sp, #120]
  4027c8:	mov	w0, w22
  4027cc:	bl	402124 <__fxstatat@plt+0x1d4>
  4027d0:	cbz	w0, 4026e8 <__fxstatat@plt+0x798>
  4027d4:	bl	401f00 <__errno_location@plt>
  4027d8:	ldr	w0, [x0]
  4027dc:	cmp	w0, #0x5
  4027e0:	b.ne	4025c0 <__fxstatat@plt+0x670>  // b.any
  4027e4:	add	x0, sp, #0x608
  4027e8:	str	x0, [sp, #200]
  4027ec:	mov	w26, #0x1                   	// #1
  4027f0:	b	402950 <__fxstatat@plt+0xa00>
  4027f4:	mov	x0, #0x0                   	// #0
  4027f8:	bl	401bc0 <time@plt>
  4027fc:	str	x0, [sp, #208]
  402800:	ldr	x1, [sp, #216]
  402804:	cmp	x1, x0
  402808:	b.gt	402950 <__fxstatat@plt+0xa00>
  40280c:	mov	x4, #0x1                   	// #1
  402810:	mov	x3, x4
  402814:	mov	w2, #0x1b2                 	// #434
  402818:	add	x1, sp, #0xe8
  40281c:	mov	x0, x21
  402820:	bl	4042e4 <__fxstatat@plt+0x2394>
  402824:	mov	x19, x0
  402828:	mov	x1, x0
  40282c:	ldr	x0, [sp, #200]
  402830:	bl	401d90 <strcmp@plt>
  402834:	cbnz	w0, 402710 <__fxstatat@plt+0x7c0>
  402838:	b	402950 <__fxstatat@plt+0xa00>
  40283c:	mov	w2, #0x5                   	// #5
  402840:	adrp	x1, 409000 <__fxstatat@plt+0x70b0>
  402844:	add	x1, x1, #0xf50
  402848:	mov	x0, #0x0                   	// #0
  40284c:	bl	401ea0 <dcgettext@plt>
  402850:	mov	x20, x0
  402854:	add	x1, sp, #0x378
  402858:	add	x0, x27, x19
  40285c:	bl	404b38 <__fxstatat@plt+0x2be8>
  402860:	mov	x4, x0
  402864:	ldr	x3, [sp, #120]
  402868:	mov	x2, x20
  40286c:	mov	w1, w23
  402870:	mov	w0, #0x0                   	// #0
  402874:	bl	401ad0 <error@plt>
  402878:	b	4025c0 <__fxstatat@plt+0x670>
  40287c:	ldr	w0, [sp, #172]
  402880:	tbnz	w0, #31, 402454 <__fxstatat@plt+0x504>
  402884:	ldr	x21, [sp, #128]
  402888:	b	4029b8 <__fxstatat@plt+0xa68>
  40288c:	and	w0, w28, #0xfff
  402890:	ubfiz	w1, w28, #12, #12
  402894:	orr	w0, w0, w1
  402898:	lsr	w1, w0, #4
  40289c:	strb	w1, [x20]
  4028a0:	lsr	w1, w0, #8
  4028a4:	strb	w1, [x20, #1]
  4028a8:	strb	w0, [x20, #2]
  4028ac:	lsr	x23, x21, #1
  4028b0:	mov	x19, #0x3                   	// #3
  4028b4:	mov	x2, x19
  4028b8:	mov	x1, x20
  4028bc:	add	x0, x20, x19
  4028c0:	bl	401a70 <memcpy@plt>
  4028c4:	lsl	x19, x19, #1
  4028c8:	cmp	x19, x23
  4028cc:	b.ls	4028b4 <__fxstatat@plt+0x964>  // b.plast
  4028d0:	cmp	x19, x21
  4028d4:	b.cc	4023d4 <__fxstatat@plt+0x484>  // b.lo, b.ul, b.last
  4028d8:	tbz	w28, #12, 4028fc <__fxstatat@plt+0x9ac>
  4028dc:	cbz	x21, 4028fc <__fxstatat@plt+0x9ac>
  4028e0:	mov	x0, #0x0                   	// #0
  4028e4:	ldrb	w1, [x20, x0]
  4028e8:	eor	w1, w1, #0xffffff80
  4028ec:	strb	w1, [x20, x0]
  4028f0:	add	x0, x0, #0x200
  4028f4:	cmp	x0, x21
  4028f8:	b.cc	4028e4 <__fxstatat@plt+0x994>  // b.lo, b.ul, b.last
  4028fc:	ldrb	w6, [x20, #2]
  402900:	ldrb	w5, [x20, #1]
  402904:	ldrb	w4, [x20]
  402908:	adrp	x3, 409000 <__fxstatat@plt+0x70b0>
  40290c:	add	x3, x3, #0xf20
  402910:	mov	x2, #0x7                   	// #7
  402914:	mov	w1, #0x1                   	// #1
  402918:	add	x0, sp, #0x898
  40291c:	bl	401ab0 <__sprintf_chk@plt>
  402920:	ldr	x0, [sp, #144]
  402924:	cbnz	x0, 40240c <__fxstatat@plt+0x4bc>
  402928:	adrp	x0, 40b000 <__fxstatat@plt+0x90b0>
  40292c:	add	x0, x0, #0xb90
  402930:	str	x0, [sp, #200]
  402934:	mov	w26, #0x0                   	// #0
  402938:	str	xzr, [sp, #208]
  40293c:	mov	x27, #0x0                   	// #0
  402940:	adrp	x0, 409000 <__fxstatat@plt+0x70b0>
  402944:	add	x0, x0, #0xf50
  402948:	str	x0, [sp, #136]
  40294c:	str	w28, [sp, #172]
  402950:	tbnz	x24, #63, 4029ac <__fxstatat@plt+0xa5c>
  402954:	sub	x21, x24, x27
  402958:	ldr	x0, [sp, #128]
  40295c:	cmp	x21, x0
  402960:	b.cs	40287c <__fxstatat@plt+0x92c>  // b.hs, b.nlast
  402964:	cmp	x24, x27
  402968:	cset	w19, lt  // lt = tstop
  40296c:	cmp	x21, #0x0
  402970:	csinc	w19, w19, wzr, ne  // ne = any
  402974:	cbz	w19, 4029b0 <__fxstatat@plt+0xa60>
  402978:	ldr	x1, [sp, #120]
  40297c:	mov	w0, w22
  402980:	bl	402124 <__fxstatat@plt+0x1d4>
  402984:	cbz	w0, 40299c <__fxstatat@plt+0xa4c>
  402988:	bl	401f00 <__errno_location@plt>
  40298c:	ldr	w0, [x0]
  402990:	cmp	w0, #0x5
  402994:	b.ne	4025c0 <__fxstatat@plt+0x670>  // b.any
  402998:	mov	w26, w19
  40299c:	ldr	x0, [sp, #160]
  4029a0:	bl	401dc0 <free@plt>
  4029a4:	mov	w0, w26
  4029a8:	b	4025cc <__fxstatat@plt+0x67c>
  4029ac:	ldr	x21, [sp, #128]
  4029b0:	ldr	w0, [sp, #172]
  4029b4:	tbnz	w0, #31, 402458 <__fxstatat@plt+0x508>
  4029b8:	mov	x19, #0x0                   	// #0
  4029bc:	mov	x28, #0x0                   	// #0
  4029c0:	b	402530 <__fxstatat@plt+0x5e0>
  4029c4:	stp	x29, x30, [sp, #-304]!
  4029c8:	mov	x29, sp
  4029cc:	stp	x19, x20, [sp, #16]
  4029d0:	stp	x21, x22, [sp, #32]
  4029d4:	mov	w21, w0
  4029d8:	mov	x22, x1
  4029dc:	str	x2, [sp, #128]
  4029e0:	mov	x20, x3
  4029e4:	ldrb	w0, [x3, #28]
  4029e8:	str	xzr, [sp, #144]
  4029ec:	cbz	w0, 402a00 <__fxstatat@plt+0xab0>
  4029f0:	ldrb	w1, [x3, #30]
  4029f4:	ldr	x0, [x3, #8]
  4029f8:	add	x0, x1, x0
  4029fc:	str	x0, [sp, #144]
  402a00:	add	x2, sp, #0xb0
  402a04:	mov	w1, w21
  402a08:	mov	w0, #0x0                   	// #0
  402a0c:	bl	401e90 <__fxstat@plt>
  402a10:	str	w0, [sp, #156]
  402a14:	cbnz	w0, 402acc <__fxstatat@plt+0xb7c>
  402a18:	ldr	w0, [sp, #192]
  402a1c:	and	w0, w0, #0xf000
  402a20:	cmp	w0, #0x2, lsl #12
  402a24:	b.eq	402b04 <__fxstatat@plt+0xbb4>  // b.none
  402a28:	ldr	w0, [sp, #192]
  402a2c:	and	w0, w0, #0xf000
  402a30:	cmp	w0, #0x1, lsl #12
  402a34:	cset	w1, eq  // eq = none
  402a38:	cmp	w0, #0xc, lsl #12
  402a3c:	csinc	w1, w1, wzr, ne  // ne = any
  402a40:	str	w1, [sp, #152]
  402a44:	cbnz	w1, 402b10 <__fxstatat@plt+0xbc0>
  402a48:	cmp	w0, #0x8, lsl #12
  402a4c:	b.eq	402b40 <__fxstatat@plt+0xbf0>  // b.none
  402a50:	stp	x23, x24, [sp, #48]
  402a54:	stp	x25, x26, [sp, #64]
  402a58:	stp	x27, x28, [sp, #80]
  402a5c:	ldr	x0, [x20, #8]
  402a60:	cmp	xzr, x0, lsr #62
  402a64:	cset	x1, ne  // ne = any
  402a68:	tst	x0, #0x2000000000000000
  402a6c:	csinc	w1, w1, wzr, eq  // eq = none
  402a70:	str	w1, [sp, #152]
  402a74:	cbnz	w1, 402b74 <__fxstatat@plt+0xc24>
  402a78:	lsl	x0, x0, #2
  402a7c:	bl	407938 <__fxstatat@plt+0x59e8>
  402a80:	mov	x24, x0
  402a84:	ldr	x0, [x20, #16]
  402a88:	str	x0, [sp, #136]
  402a8c:	cmn	x0, #0x1
  402a90:	b.eq	402b78 <__fxstatat@plt+0xc28>  // b.none
  402a94:	ldr	w0, [sp, #192]
  402a98:	and	w0, w0, #0xf000
  402a9c:	str	xzr, [sp, #112]
  402aa0:	cmp	w0, #0x8, lsl #12
  402aa4:	b.eq	402c14 <__fxstatat@plt+0xcc4>  // b.none
  402aa8:	ldr	x23, [x20, #8]
  402aac:	str	x23, [sp, #120]
  402ab0:	cbz	x23, 402d78 <__fxstatat@plt+0xe28>
  402ab4:	mov	x26, x24
  402ab8:	adrp	x19, 40a000 <__fxstatat@plt+0x80b0>
  402abc:	add	x19, x19, #0xf50
  402ac0:	mov	x28, #0x0                   	// #0
  402ac4:	str	x19, [sp, #104]
  402ac8:	b	402c4c <__fxstatat@plt+0xcfc>
  402acc:	bl	401f00 <__errno_location@plt>
  402ad0:	ldr	w19, [x0]
  402ad4:	mov	w2, #0x5                   	// #5
  402ad8:	adrp	x1, 409000 <__fxstatat@plt+0x70b0>
  402adc:	add	x1, x1, #0xff0
  402ae0:	mov	x0, #0x0                   	// #0
  402ae4:	bl	401ea0 <dcgettext@plt>
  402ae8:	mov	x3, x22
  402aec:	mov	x2, x0
  402af0:	mov	w1, w19
  402af4:	mov	w0, #0x0                   	// #0
  402af8:	bl	401ad0 <error@plt>
  402afc:	str	wzr, [sp, #152]
  402b00:	b	402e5c <__fxstatat@plt+0xf0c>
  402b04:	mov	w0, w21
  402b08:	bl	401e80 <isatty@plt>
  402b0c:	cbz	w0, 402a28 <__fxstatat@plt+0xad8>
  402b10:	mov	w2, #0x5                   	// #5
  402b14:	adrp	x1, 40a000 <__fxstatat@plt+0x80b0>
  402b18:	add	x1, x1, #0x8
  402b1c:	mov	x0, #0x0                   	// #0
  402b20:	bl	401ea0 <dcgettext@plt>
  402b24:	mov	x3, x22
  402b28:	mov	x2, x0
  402b2c:	mov	w1, #0x0                   	// #0
  402b30:	mov	w0, #0x0                   	// #0
  402b34:	bl	401ad0 <error@plt>
  402b38:	str	wzr, [sp, #152]
  402b3c:	b	402e5c <__fxstatat@plt+0xf0c>
  402b40:	ldr	x0, [sp, #224]
  402b44:	tbz	x0, #63, 402a50 <__fxstatat@plt+0xb00>
  402b48:	mov	w2, #0x5                   	// #5
  402b4c:	adrp	x1, 40a000 <__fxstatat@plt+0x80b0>
  402b50:	add	x1, x1, #0x20
  402b54:	mov	x0, #0x0                   	// #0
  402b58:	bl	401ea0 <dcgettext@plt>
  402b5c:	mov	x3, x22
  402b60:	mov	x2, x0
  402b64:	mov	w1, #0x0                   	// #0
  402b68:	mov	w0, #0x0                   	// #0
  402b6c:	bl	401ad0 <error@plt>
  402b70:	b	402e5c <__fxstatat@plt+0xf0c>
  402b74:	bl	407bc4 <__fxstatat@plt+0x5c74>
  402b78:	ldr	w0, [sp, #192]
  402b7c:	and	w0, w0, #0xf000
  402b80:	cmp	w0, #0x8, lsl #12
  402b84:	b.ne	402bec <__fxstatat@plt+0xc9c>  // b.any
  402b88:	ldr	x3, [sp, #224]
  402b8c:	str	x3, [sp, #136]
  402b90:	ldrb	w0, [x20, #29]
  402b94:	str	xzr, [sp, #112]
  402b98:	cbnz	w0, 402aa8 <__fxstatat@plt+0xb58>
  402b9c:	ldr	w0, [sp, #232]
  402ba0:	cmp	w0, #0x0
  402ba4:	mov	w1, #0x200                 	// #512
  402ba8:	csel	w0, w0, w1, gt
  402bac:	sxtw	x0, w0
  402bb0:	sdiv	x1, x3, x0
  402bb4:	msub	x1, x1, x0, x3
  402bb8:	cmp	x3, #0x0
  402bbc:	ccmp	x0, x3, #0x4, ne  // ne = any
  402bc0:	csel	x2, x3, xzr, gt
  402bc4:	str	x2, [sp, #112]
  402bc8:	cbz	x1, 402aa8 <__fxstatat@plt+0xb58>
  402bcc:	mov	x2, #0x7fffffffffffffff    	// #9223372036854775807
  402bd0:	sub	x2, x2, x3
  402bd4:	sub	x0, x0, x1
  402bd8:	cmp	x2, x0
  402bdc:	csel	x0, x2, x0, le
  402be0:	add	x0, x3, x0
  402be4:	str	x0, [sp, #136]
  402be8:	b	402aa8 <__fxstatat@plt+0xb58>
  402bec:	mov	w2, #0x2                   	// #2
  402bf0:	mov	x1, #0x0                   	// #0
  402bf4:	mov	w0, w21
  402bf8:	bl	401b20 <lseek@plt>
  402bfc:	str	xzr, [sp, #112]
  402c00:	cmp	x0, #0x0
  402c04:	ldr	x1, [sp, #136]
  402c08:	csel	x0, x0, x1, gt
  402c0c:	str	x0, [sp, #136]
  402c10:	b	402aa8 <__fxstatat@plt+0xb58>
  402c14:	ldr	x2, [sp, #224]
  402c18:	ldr	w0, [sp, #232]
  402c1c:	cmp	w0, #0x0
  402c20:	mov	w1, #0x200                 	// #512
  402c24:	csel	w0, w0, w1, gt
  402c28:	sxtw	x0, w0
  402c2c:	ldr	x1, [sp, #136]
  402c30:	cmp	x0, x1
  402c34:	csel	x0, x0, x1, le
  402c38:	cmp	x2, x0
  402c3c:	csel	x0, x2, xzr, lt  // lt = tstop
  402c40:	str	x0, [sp, #112]
  402c44:	b	402aa8 <__fxstatat@plt+0xb58>
  402c48:	ldr	x19, [sp, #104]
  402c4c:	ldr	w0, [x19]
  402c50:	cbz	w0, 402c48 <__fxstatat@plt+0xcf8>
  402c54:	add	x19, x19, #0x4
  402c58:	tbnz	w0, #31, 402c8c <__fxstatat@plt+0xd3c>
  402c5c:	sxtw	x27, w0
  402c60:	cmp	x23, w0, sxtw
  402c64:	b.cc	402cb0 <__fxstatat@plt+0xd60>  // b.lo, b.ul, b.last
  402c68:	lsl	x25, x27, #2
  402c6c:	mov	x2, x25
  402c70:	mov	x1, x19
  402c74:	mov	x0, x26
  402c78:	bl	401a70 <memcpy@plt>
  402c7c:	add	x19, x19, x25
  402c80:	add	x26, x26, x25
  402c84:	sub	x23, x23, x27
  402c88:	b	402c4c <__fxstatat@plt+0xcfc>
  402c8c:	neg	w0, w0
  402c90:	sxtw	x1, w0
  402c94:	cmp	x23, w0, sxtw
  402c98:	b.ls	402ca8 <__fxstatat@plt+0xd58>  // b.plast
  402c9c:	add	x28, x28, x1
  402ca0:	sub	x23, x23, x1
  402ca4:	b	402c4c <__fxstatat@plt+0xcfc>
  402ca8:	add	x28, x28, x23
  402cac:	b	402cc8 <__fxstatat@plt+0xd78>
  402cb0:	cmp	x23, #0x1
  402cb4:	b.ls	402cc4 <__fxstatat@plt+0xd74>  // b.plast
  402cb8:	add	x0, x23, x23, lsl #1
  402cbc:	cmp	x27, x0
  402cc0:	b.ls	402d00 <__fxstatat@plt+0xdb0>  // b.plast
  402cc4:	add	x28, x28, x23
  402cc8:	ldr	x0, [sp, #120]
  402ccc:	sub	x23, x0, x28
  402cd0:	sub	x28, x28, #0x1
  402cd4:	mov	x25, x28
  402cd8:	mov	x19, #0x0                   	// #0
  402cdc:	sub	x26, x0, #0x1
  402ce0:	mov	w27, #0xffffffff            	// #-1
  402ce4:	b	402d58 <__fxstatat@plt+0xe08>
  402ce8:	ldr	w0, [x19]
  402cec:	str	w0, [x26], #4
  402cf0:	sub	x23, x23, #0x1
  402cf4:	add	x19, x19, #0x4
  402cf8:	sub	x27, x27, #0x1
  402cfc:	cbz	x23, 402cc8 <__fxstatat@plt+0xd78>
  402d00:	cmp	x23, x27
  402d04:	b.eq	402ce8 <__fxstatat@plt+0xd98>  // b.none
  402d08:	sub	x1, x27, #0x1
  402d0c:	ldr	x0, [sp, #128]
  402d10:	bl	4066a0 <__fxstatat@plt+0x4750>
  402d14:	cmp	x23, x0
  402d18:	b.ls	402cf4 <__fxstatat@plt+0xda4>  // b.plast
  402d1c:	b	402ce8 <__fxstatat@plt+0xd98>
  402d20:	sub	x1, x23, #0x1
  402d24:	sub	x1, x1, x19
  402d28:	ldr	x0, [sp, #128]
  402d2c:	bl	4066a0 <__fxstatat@plt+0x4750>
  402d30:	ldr	w1, [x24, x19, lsl #2]
  402d34:	add	x0, x0, x19
  402d38:	ldr	w2, [x24, x0, lsl #2]
  402d3c:	str	w2, [x24, x19, lsl #2]
  402d40:	str	w1, [x24, x0, lsl #2]
  402d44:	sub	x25, x25, x28
  402d48:	add	x19, x19, #0x1
  402d4c:	ldr	x0, [sp, #120]
  402d50:	cmp	x0, x19
  402d54:	b.eq	402d78 <__fxstatat@plt+0xe28>  // b.none
  402d58:	cmp	x28, x25
  402d5c:	b.cc	402d20 <__fxstatat@plt+0xdd0>  // b.lo, b.ul, b.last
  402d60:	add	x25, x25, x26
  402d64:	ldr	w0, [x24, x19, lsl #2]
  402d68:	str	w0, [x24, x23, lsl #2]
  402d6c:	str	w27, [x24, x19, lsl #2]
  402d70:	add	x23, x23, #0x1
  402d74:	b	402d44 <__fxstatat@plt+0xdf4>
  402d78:	ldr	x0, [sp, #128]
  402d7c:	bl	406698 <__fxstatat@plt+0x4748>
  402d80:	mov	x19, x0
  402d84:	mov	w27, #0x1                   	// #1
  402d88:	ldr	x0, [sp, #144]
  402d8c:	str	x0, [sp, #104]
  402d90:	ldr	w25, [sp, #156]
  402d94:	b	402e10 <__fxstatat@plt+0xec0>
  402d98:	ldr	x0, [sp, #136]
  402d9c:	cbz	x0, 402e3c <__fxstatat@plt+0xeec>
  402da0:	str	x0, [sp, #168]
  402da4:	ldr	x23, [sp, #104]
  402da8:	ldr	x0, [sp, #112]
  402dac:	str	x0, [sp, #136]
  402db0:	b	402e20 <__fxstatat@plt+0xed0>
  402db4:	ldr	x1, [x20, #8]
  402db8:	ldrb	w0, [x20, #30]
  402dbc:	add	x0, x0, x1
  402dc0:	cmp	x26, x0
  402dc4:	b.cs	402e0c <__fxstatat@plt+0xebc>  // b.hs, b.nlast
  402dc8:	mov	w4, w25
  402dcc:	cmp	x1, x26
  402dd0:	b.ls	402dd8 <__fxstatat@plt+0xe88>  // b.plast
  402dd4:	ldr	w4, [x24, x26, lsl #2]
  402dd8:	add	x26, x26, #0x1
  402ddc:	mov	x7, x23
  402de0:	mov	x6, x26
  402de4:	mov	x5, x19
  402de8:	add	x3, sp, #0xa8
  402dec:	mov	x2, x22
  402df0:	add	x1, sp, #0xb0
  402df4:	mov	w0, w21
  402df8:	bl	402200 <__fxstatat@plt+0x2b0>
  402dfc:	cbz	w0, 402db4 <__fxstatat@plt+0xe64>
  402e00:	tbnz	w0, #31, 402e48 <__fxstatat@plt+0xef8>
  402e04:	mov	w27, w28
  402e08:	b	402db4 <__fxstatat@plt+0xe64>
  402e0c:	str	xzr, [sp, #112]
  402e10:	ldr	x0, [sp, #112]
  402e14:	cbz	x0, 402d98 <__fxstatat@plt+0xe48>
  402e18:	str	x0, [sp, #168]
  402e1c:	mov	x23, #0x0                   	// #0
  402e20:	ldr	x1, [x20, #8]
  402e24:	ldrb	w0, [x20, #30]
  402e28:	cmn	x0, x1
  402e2c:	b.eq	402e0c <__fxstatat@plt+0xebc>  // b.none
  402e30:	mov	x26, #0x0                   	// #0
  402e34:	ldr	w28, [sp, #152]
  402e38:	b	402dc8 <__fxstatat@plt+0xe78>
  402e3c:	ldr	w0, [x20, #24]
  402e40:	cbnz	w0, 402e70 <__fxstatat@plt+0xf20>
  402e44:	str	w27, [sp, #152]
  402e48:	mov	x0, x24
  402e4c:	bl	401dc0 <free@plt>
  402e50:	ldp	x23, x24, [sp, #48]
  402e54:	ldp	x25, x26, [sp, #64]
  402e58:	ldp	x27, x28, [sp, #80]
  402e5c:	ldrb	w0, [sp, #152]
  402e60:	ldp	x19, x20, [sp, #16]
  402e64:	ldp	x21, x22, [sp, #32]
  402e68:	ldp	x29, x30, [sp], #304
  402e6c:	ret
  402e70:	mov	x1, #0x0                   	// #0
  402e74:	mov	w0, w21
  402e78:	bl	401ed0 <ftruncate@plt>
  402e7c:	cbz	w0, 402ecc <__fxstatat@plt+0xf7c>
  402e80:	ldr	w0, [sp, #192]
  402e84:	and	w0, w0, #0xf000
  402e88:	cmp	w0, #0x8, lsl #12
  402e8c:	b.eq	402e98 <__fxstatat@plt+0xf48>  // b.none
  402e90:	str	w27, [sp, #152]
  402e94:	b	402e48 <__fxstatat@plt+0xef8>
  402e98:	bl	401f00 <__errno_location@plt>
  402e9c:	ldr	w19, [x0]
  402ea0:	mov	w2, #0x5                   	// #5
  402ea4:	adrp	x1, 40a000 <__fxstatat@plt+0x80b0>
  402ea8:	add	x1, x1, #0x40
  402eac:	mov	x0, #0x0                   	// #0
  402eb0:	bl	401ea0 <dcgettext@plt>
  402eb4:	mov	x3, x22
  402eb8:	mov	x2, x0
  402ebc:	mov	w1, w19
  402ec0:	mov	w0, #0x0                   	// #0
  402ec4:	bl	401ad0 <error@plt>
  402ec8:	b	402e48 <__fxstatat@plt+0xef8>
  402ecc:	str	w27, [sp, #152]
  402ed0:	b	402e48 <__fxstatat@plt+0xef8>
  402ed4:	stp	x29, x30, [sp, #-160]!
  402ed8:	mov	x29, sp
  402edc:	stp	x19, x20, [sp, #16]
  402ee0:	str	x21, [sp, #32]
  402ee4:	mov	w20, w0
  402ee8:	cbz	w0, 402f28 <__fxstatat@plt+0xfd8>
  402eec:	adrp	x0, 41e000 <__fxstatat@plt+0x1c0b0>
  402ef0:	ldr	x19, [x0, #776]
  402ef4:	mov	w2, #0x5                   	// #5
  402ef8:	adrp	x1, 40a000 <__fxstatat@plt+0x80b0>
  402efc:	add	x1, x1, #0x70
  402f00:	mov	x0, #0x0                   	// #0
  402f04:	bl	401ea0 <dcgettext@plt>
  402f08:	adrp	x1, 41e000 <__fxstatat@plt+0x1c0b0>
  402f0c:	ldr	x3, [x1, #848]
  402f10:	mov	x2, x0
  402f14:	mov	w1, #0x1                   	// #1
  402f18:	mov	x0, x19
  402f1c:	bl	401d80 <__fprintf_chk@plt>
  402f20:	mov	w0, w20
  402f24:	bl	401ac0 <exit@plt>
  402f28:	mov	w2, #0x5                   	// #5
  402f2c:	adrp	x1, 40a000 <__fxstatat@plt+0x80b0>
  402f30:	add	x1, x1, #0x98
  402f34:	mov	x0, #0x0                   	// #0
  402f38:	bl	401ea0 <dcgettext@plt>
  402f3c:	adrp	x1, 41e000 <__fxstatat@plt+0x1c0b0>
  402f40:	ldr	x2, [x1, #848]
  402f44:	mov	x1, x0
  402f48:	mov	w0, #0x1                   	// #1
  402f4c:	bl	401c50 <__printf_chk@plt>
  402f50:	mov	w2, #0x5                   	// #5
  402f54:	adrp	x1, 40a000 <__fxstatat@plt+0x80b0>
  402f58:	add	x1, x1, #0xb8
  402f5c:	mov	x0, #0x0                   	// #0
  402f60:	bl	401ea0 <dcgettext@plt>
  402f64:	adrp	x19, 41e000 <__fxstatat@plt+0x1c0b0>
  402f68:	ldr	x1, [x19, #800]
  402f6c:	bl	401eb0 <fputs_unlocked@plt>
  402f70:	mov	w2, #0x5                   	// #5
  402f74:	adrp	x1, 40a000 <__fxstatat@plt+0x80b0>
  402f78:	add	x1, x1, #0x140
  402f7c:	mov	x0, #0x0                   	// #0
  402f80:	bl	401ea0 <dcgettext@plt>
  402f84:	ldr	x1, [x19, #800]
  402f88:	bl	401eb0 <fputs_unlocked@plt>
  402f8c:	mov	w2, #0x5                   	// #5
  402f90:	adrp	x1, 40a000 <__fxstatat@plt+0x80b0>
  402f94:	add	x1, x1, #0x168
  402f98:	mov	x0, #0x0                   	// #0
  402f9c:	bl	401ea0 <dcgettext@plt>
  402fa0:	ldr	x1, [x19, #800]
  402fa4:	bl	401eb0 <fputs_unlocked@plt>
  402fa8:	mov	w2, #0x5                   	// #5
  402fac:	adrp	x1, 40a000 <__fxstatat@plt+0x80b0>
  402fb0:	add	x1, x1, #0x1b8
  402fb4:	mov	x0, #0x0                   	// #0
  402fb8:	bl	401ea0 <dcgettext@plt>
  402fbc:	mov	w2, #0x3                   	// #3
  402fc0:	mov	x1, x0
  402fc4:	mov	w0, #0x1                   	// #1
  402fc8:	bl	401c50 <__printf_chk@plt>
  402fcc:	mov	w2, #0x5                   	// #5
  402fd0:	adrp	x1, 40a000 <__fxstatat@plt+0x80b0>
  402fd4:	add	x1, x1, #0x2c0
  402fd8:	mov	x0, #0x0                   	// #0
  402fdc:	bl	401ea0 <dcgettext@plt>
  402fe0:	ldr	x1, [x19, #800]
  402fe4:	bl	401eb0 <fputs_unlocked@plt>
  402fe8:	mov	w2, #0x5                   	// #5
  402fec:	adrp	x1, 40a000 <__fxstatat@plt+0x80b0>
  402ff0:	add	x1, x1, #0x430
  402ff4:	mov	x0, #0x0                   	// #0
  402ff8:	bl	401ea0 <dcgettext@plt>
  402ffc:	ldr	x1, [x19, #800]
  403000:	bl	401eb0 <fputs_unlocked@plt>
  403004:	mov	w2, #0x5                   	// #5
  403008:	adrp	x1, 40a000 <__fxstatat@plt+0x80b0>
  40300c:	add	x1, x1, #0x460
  403010:	mov	x0, #0x0                   	// #0
  403014:	bl	401ea0 <dcgettext@plt>
  403018:	ldr	x1, [x19, #800]
  40301c:	bl	401eb0 <fputs_unlocked@plt>
  403020:	mov	w2, #0x5                   	// #5
  403024:	adrp	x1, 40a000 <__fxstatat@plt+0x80b0>
  403028:	add	x1, x1, #0x498
  40302c:	mov	x0, #0x0                   	// #0
  403030:	bl	401ea0 <dcgettext@plt>
  403034:	ldr	x1, [x19, #800]
  403038:	bl	401eb0 <fputs_unlocked@plt>
  40303c:	mov	w2, #0x5                   	// #5
  403040:	adrp	x1, 40a000 <__fxstatat@plt+0x80b0>
  403044:	add	x1, x1, #0x678
  403048:	mov	x0, #0x0                   	// #0
  40304c:	bl	401ea0 <dcgettext@plt>
  403050:	ldr	x1, [x19, #800]
  403054:	bl	401eb0 <fputs_unlocked@plt>
  403058:	mov	w2, #0x5                   	// #5
  40305c:	adrp	x1, 40a000 <__fxstatat@plt+0x80b0>
  403060:	add	x1, x1, #0x7e8
  403064:	mov	x0, #0x0                   	// #0
  403068:	bl	401ea0 <dcgettext@plt>
  40306c:	ldr	x1, [x19, #800]
  403070:	bl	401eb0 <fputs_unlocked@plt>
  403074:	mov	w2, #0x5                   	// #5
  403078:	adrp	x1, 40a000 <__fxstatat@plt+0x80b0>
  40307c:	add	x1, x1, #0x928
  403080:	mov	x0, #0x0                   	// #0
  403084:	bl	401ea0 <dcgettext@plt>
  403088:	ldr	x1, [x19, #800]
  40308c:	bl	401eb0 <fputs_unlocked@plt>
  403090:	mov	w2, #0x5                   	// #5
  403094:	adrp	x1, 40a000 <__fxstatat@plt+0x80b0>
  403098:	add	x1, x1, #0x998
  40309c:	mov	x0, #0x0                   	// #0
  4030a0:	bl	401ea0 <dcgettext@plt>
  4030a4:	ldr	x1, [x19, #800]
  4030a8:	bl	401eb0 <fputs_unlocked@plt>
  4030ac:	mov	w2, #0x5                   	// #5
  4030b0:	adrp	x1, 40a000 <__fxstatat@plt+0x80b0>
  4030b4:	add	x1, x1, #0xb70
  4030b8:	mov	x0, #0x0                   	// #0
  4030bc:	bl	401ea0 <dcgettext@plt>
  4030c0:	ldr	x1, [x19, #800]
  4030c4:	bl	401eb0 <fputs_unlocked@plt>
  4030c8:	adrp	x2, 40a000 <__fxstatat@plt+0x80b0>
  4030cc:	add	x2, x2, #0xf50
  4030d0:	add	x0, x2, #0xe0
  4030d4:	ldr	x1, [x2, #224]
  4030d8:	ldr	x2, [x2, #232]
  4030dc:	str	x1, [sp, #48]
  4030e0:	str	x2, [sp, #56]
  4030e4:	ldp	x2, x3, [x0, #16]
  4030e8:	stp	x2, x3, [sp, #64]
  4030ec:	ldp	x2, x3, [x0, #32]
  4030f0:	stp	x2, x3, [sp, #80]
  4030f4:	ldp	x2, x3, [x0, #48]
  4030f8:	stp	x2, x3, [sp, #96]
  4030fc:	ldp	x2, x3, [x0, #64]
  403100:	stp	x2, x3, [sp, #112]
  403104:	ldp	x2, x3, [x0, #80]
  403108:	stp	x2, x3, [sp, #128]
  40310c:	ldp	x2, x3, [x0, #96]
  403110:	stp	x2, x3, [sp, #144]
  403114:	add	x19, sp, #0x30
  403118:	cbz	x1, 40313c <__fxstatat@plt+0x11ec>
  40311c:	add	x19, sp, #0x30
  403120:	adrp	x21, 40a000 <__fxstatat@plt+0x80b0>
  403124:	add	x21, x21, #0x58
  403128:	mov	x0, x21
  40312c:	bl	401d90 <strcmp@plt>
  403130:	cbz	w0, 40313c <__fxstatat@plt+0x11ec>
  403134:	ldr	x1, [x19, #16]!
  403138:	cbnz	x1, 403128 <__fxstatat@plt+0x11d8>
  40313c:	ldr	x19, [x19, #8]
  403140:	cbz	x19, 403290 <__fxstatat@plt+0x1340>
  403144:	mov	w2, #0x5                   	// #5
  403148:	adrp	x1, 40a000 <__fxstatat@plt+0x80b0>
  40314c:	add	x1, x1, #0xc18
  403150:	mov	x0, #0x0                   	// #0
  403154:	bl	401ea0 <dcgettext@plt>
  403158:	adrp	x3, 40a000 <__fxstatat@plt+0x80b0>
  40315c:	add	x3, x3, #0xc30
  403160:	adrp	x2, 40a000 <__fxstatat@plt+0x80b0>
  403164:	add	x2, x2, #0xc58
  403168:	mov	x1, x0
  40316c:	mov	w0, #0x1                   	// #1
  403170:	bl	401c50 <__printf_chk@plt>
  403174:	mov	x1, #0x0                   	// #0
  403178:	mov	w0, #0x5                   	// #5
  40317c:	bl	401f40 <setlocale@plt>
  403180:	cbz	x0, 403198 <__fxstatat@plt+0x1248>
  403184:	mov	x2, #0x3                   	// #3
  403188:	adrp	x1, 40a000 <__fxstatat@plt+0x80b0>
  40318c:	add	x1, x1, #0xc68
  403190:	bl	401c20 <strncmp@plt>
  403194:	cbnz	w0, 403214 <__fxstatat@plt+0x12c4>
  403198:	mov	w2, #0x5                   	// #5
  40319c:	adrp	x1, 40a000 <__fxstatat@plt+0x80b0>
  4031a0:	add	x1, x1, #0xcb8
  4031a4:	mov	x0, #0x0                   	// #0
  4031a8:	bl	401ea0 <dcgettext@plt>
  4031ac:	adrp	x21, 40a000 <__fxstatat@plt+0x80b0>
  4031b0:	add	x21, x21, #0x58
  4031b4:	mov	x3, x21
  4031b8:	adrp	x2, 40a000 <__fxstatat@plt+0x80b0>
  4031bc:	add	x2, x2, #0xc30
  4031c0:	mov	x1, x0
  4031c4:	mov	w0, #0x1                   	// #1
  4031c8:	bl	401c50 <__printf_chk@plt>
  4031cc:	mov	w2, #0x5                   	// #5
  4031d0:	adrp	x1, 40a000 <__fxstatat@plt+0x80b0>
  4031d4:	add	x1, x1, #0xcd8
  4031d8:	mov	x0, #0x0                   	// #0
  4031dc:	bl	401ea0 <dcgettext@plt>
  4031e0:	mov	x1, x0
  4031e4:	adrp	x3, 40b000 <__fxstatat@plt+0x90b0>
  4031e8:	add	x0, x3, #0xb90
  4031ec:	adrp	x3, 40a000 <__fxstatat@plt+0x80b0>
  4031f0:	add	x3, x3, #0x60
  4031f4:	cmp	x19, x21
  4031f8:	csel	x3, x3, x0, eq  // eq = none
  4031fc:	mov	x2, x19
  403200:	mov	w0, #0x1                   	// #1
  403204:	bl	401c50 <__printf_chk@plt>
  403208:	b	402f20 <__fxstatat@plt+0xfd0>
  40320c:	adrp	x19, 40a000 <__fxstatat@plt+0x80b0>
  403210:	add	x19, x19, #0x58
  403214:	mov	w2, #0x5                   	// #5
  403218:	adrp	x1, 40a000 <__fxstatat@plt+0x80b0>
  40321c:	add	x1, x1, #0xc70
  403220:	mov	x0, #0x0                   	// #0
  403224:	bl	401ea0 <dcgettext@plt>
  403228:	adrp	x1, 41e000 <__fxstatat@plt+0x1c0b0>
  40322c:	ldr	x1, [x1, #800]
  403230:	bl	401eb0 <fputs_unlocked@plt>
  403234:	b	403198 <__fxstatat@plt+0x1248>
  403238:	mov	w2, #0x5                   	// #5
  40323c:	adrp	x1, 40a000 <__fxstatat@plt+0x80b0>
  403240:	add	x1, x1, #0xcb8
  403244:	mov	x0, #0x0                   	// #0
  403248:	bl	401ea0 <dcgettext@plt>
  40324c:	adrp	x19, 40a000 <__fxstatat@plt+0x80b0>
  403250:	add	x19, x19, #0x58
  403254:	mov	x3, x19
  403258:	adrp	x2, 40a000 <__fxstatat@plt+0x80b0>
  40325c:	add	x2, x2, #0xc30
  403260:	mov	x1, x0
  403264:	mov	w0, #0x1                   	// #1
  403268:	bl	401c50 <__printf_chk@plt>
  40326c:	mov	w2, #0x5                   	// #5
  403270:	adrp	x1, 40a000 <__fxstatat@plt+0x80b0>
  403274:	add	x1, x1, #0xcd8
  403278:	mov	x0, #0x0                   	// #0
  40327c:	bl	401ea0 <dcgettext@plt>
  403280:	mov	x1, x0
  403284:	adrp	x2, 40a000 <__fxstatat@plt+0x80b0>
  403288:	add	x3, x2, #0x60
  40328c:	b	4031fc <__fxstatat@plt+0x12ac>
  403290:	mov	w2, #0x5                   	// #5
  403294:	adrp	x1, 40a000 <__fxstatat@plt+0x80b0>
  403298:	add	x1, x1, #0xc18
  40329c:	mov	x0, #0x0                   	// #0
  4032a0:	bl	401ea0 <dcgettext@plt>
  4032a4:	adrp	x3, 40a000 <__fxstatat@plt+0x80b0>
  4032a8:	add	x3, x3, #0xc30
  4032ac:	adrp	x2, 40a000 <__fxstatat@plt+0x80b0>
  4032b0:	add	x2, x2, #0xc58
  4032b4:	mov	x1, x0
  4032b8:	mov	w0, #0x1                   	// #1
  4032bc:	bl	401c50 <__printf_chk@plt>
  4032c0:	mov	x1, #0x0                   	// #0
  4032c4:	mov	w0, #0x5                   	// #5
  4032c8:	bl	401f40 <setlocale@plt>
  4032cc:	cbz	x0, 403238 <__fxstatat@plt+0x12e8>
  4032d0:	mov	x2, #0x3                   	// #3
  4032d4:	adrp	x1, 40a000 <__fxstatat@plt+0x80b0>
  4032d8:	add	x1, x1, #0xc68
  4032dc:	bl	401c20 <strncmp@plt>
  4032e0:	cbnz	w0, 40320c <__fxstatat@plt+0x12bc>
  4032e4:	mov	w2, #0x5                   	// #5
  4032e8:	adrp	x1, 40a000 <__fxstatat@plt+0x80b0>
  4032ec:	add	x1, x1, #0xcb8
  4032f0:	mov	x0, #0x0                   	// #0
  4032f4:	bl	401ea0 <dcgettext@plt>
  4032f8:	adrp	x19, 40a000 <__fxstatat@plt+0x80b0>
  4032fc:	add	x19, x19, #0x58
  403300:	mov	x3, x19
  403304:	adrp	x2, 40a000 <__fxstatat@plt+0x80b0>
  403308:	add	x2, x2, #0xc30
  40330c:	mov	x1, x0
  403310:	mov	w0, #0x1                   	// #1
  403314:	bl	401c50 <__printf_chk@plt>
  403318:	mov	w2, #0x5                   	// #5
  40331c:	adrp	x1, 40a000 <__fxstatat@plt+0x80b0>
  403320:	add	x1, x1, #0xcd8
  403324:	mov	x0, #0x0                   	// #0
  403328:	bl	401ea0 <dcgettext@plt>
  40332c:	mov	x1, x0
  403330:	adrp	x3, 40a000 <__fxstatat@plt+0x80b0>
  403334:	add	x3, x3, #0x60
  403338:	b	4031fc <__fxstatat@plt+0x12ac>
  40333c:	stp	x29, x30, [sp, #-208]!
  403340:	mov	x29, sp
  403344:	stp	x19, x20, [sp, #16]
  403348:	stp	x21, x22, [sp, #32]
  40334c:	stp	x23, x24, [sp, #48]
  403350:	stp	x25, x26, [sp, #64]
  403354:	stp	x27, x28, [sp, #80]
  403358:	mov	w21, w0
  40335c:	mov	x20, x1
  403360:	stp	xzr, xzr, [sp, #176]
  403364:	stp	xzr, xzr, [sp, #192]
  403368:	ldr	x0, [x1]
  40336c:	bl	404b78 <__fxstatat@plt+0x2c28>
  403370:	adrp	x1, 40b000 <__fxstatat@plt+0x90b0>
  403374:	add	x1, x1, #0xb90
  403378:	mov	w0, #0x6                   	// #6
  40337c:	bl	401f40 <setlocale@plt>
  403380:	adrp	x19, 409000 <__fxstatat@plt+0x70b0>
  403384:	add	x19, x19, #0xe60
  403388:	adrp	x1, 40a000 <__fxstatat@plt+0x80b0>
  40338c:	add	x1, x1, #0xd10
  403390:	mov	x0, x19
  403394:	bl	401c30 <bindtextdomain@plt>
  403398:	mov	x0, x19
  40339c:	bl	401d60 <textdomain@plt>
  4033a0:	adrp	x0, 403000 <__fxstatat@plt+0x10b0>
  4033a4:	add	x0, x0, #0xfc0
  4033a8:	bl	409e08 <__fxstatat@plt+0x7eb8>
  4033ac:	mov	x0, #0x3                   	// #3
  4033b0:	str	x0, [sp, #184]
  4033b4:	mov	x0, #0xffffffffffffffff    	// #-1
  4033b8:	str	x0, [sp, #192]
  4033bc:	mov	x26, #0x0                   	// #0
  4033c0:	adrp	x24, 40a000 <__fxstatat@plt+0x80b0>
  4033c4:	add	x24, x24, #0xf50
  4033c8:	add	x23, x24, #0x180
  4033cc:	adrp	x22, 40a000 <__fxstatat@plt+0x80b0>
  4033d0:	add	x22, x22, #0xdb8
  4033d4:	adrp	x25, 41e000 <__fxstatat@plt+0x1c0b0>
  4033d8:	adrp	x27, 40a000 <__fxstatat@plt+0x80b0>
  4033dc:	add	x27, x27, #0xd70
  4033e0:	mov	x4, #0x0                   	// #0
  4033e4:	mov	x3, x23
  4033e8:	mov	x2, x22
  4033ec:	mov	x1, x20
  4033f0:	mov	w0, w21
  4033f4:	bl	401d70 <getopt_long@plt>
  4033f8:	mov	w19, w0
  4033fc:	cmn	w0, #0x1
  403400:	b.eq	4035dc <__fxstatat@plt+0x168c>  // b.none
  403404:	cmp	w19, #0x75
  403408:	b.eq	40357c <__fxstatat@plt+0x162c>  // b.none
  40340c:	b.gt	4034c0 <__fxstatat@plt+0x1570>
  403410:	cmp	w19, #0x66
  403414:	b.eq	40350c <__fxstatat@plt+0x15bc>  // b.none
  403418:	b.le	403470 <__fxstatat@plt+0x1520>
  40341c:	cmp	w19, #0x6e
  403420:	b.eq	403518 <__fxstatat@plt+0x15c8>  // b.none
  403424:	cmp	w19, #0x73
  403428:	b.ne	4035d4 <__fxstatat@plt+0x1684>  // b.any
  40342c:	ldr	x19, [x25, #784]
  403430:	mov	w2, #0x5                   	// #5
  403434:	adrp	x1, 40a000 <__fxstatat@plt+0x80b0>
  403438:	add	x1, x1, #0xd80
  40343c:	mov	x0, #0x0                   	// #0
  403440:	bl	401ea0 <dcgettext@plt>
  403444:	mov	w6, #0x0                   	// #0
  403448:	mov	x5, x0
  40344c:	adrp	x4, 40a000 <__fxstatat@plt+0x80b0>
  403450:	add	x4, x4, #0xd98
  403454:	mov	x3, #0x7fffffffffffffff    	// #9223372036854775807
  403458:	mov	x2, #0x0                   	// #0
  40345c:	mov	w1, #0x0                   	// #0
  403460:	mov	x0, x19
  403464:	bl	407c08 <__fxstatat@plt+0x5cb8>
  403468:	str	x0, [sp, #192]
  40346c:	b	4033e0 <__fxstatat@plt+0x1490>
  403470:	cmn	w19, #0x3
  403474:	b.ne	4034b0 <__fxstatat@plt+0x1560>  // b.any
  403478:	mov	x5, #0x0                   	// #0
  40347c:	adrp	x4, 40a000 <__fxstatat@plt+0x80b0>
  403480:	add	x4, x4, #0xda8
  403484:	adrp	x0, 41e000 <__fxstatat@plt+0x1c0b0>
  403488:	ldr	x3, [x0, #656]
  40348c:	adrp	x2, 40a000 <__fxstatat@plt+0x80b0>
  403490:	add	x2, x2, #0xc58
  403494:	adrp	x1, 40a000 <__fxstatat@plt+0x80b0>
  403498:	add	x1, x1, #0x58
  40349c:	adrp	x0, 41e000 <__fxstatat@plt+0x1c0b0>
  4034a0:	ldr	x0, [x0, #800]
  4034a4:	bl	407834 <__fxstatat@plt+0x58e4>
  4034a8:	mov	w0, #0x0                   	// #0
  4034ac:	bl	401ac0 <exit@plt>
  4034b0:	cmn	w19, #0x2
  4034b4:	b.ne	4035d4 <__fxstatat@plt+0x1684>  // b.any
  4034b8:	mov	w0, #0x0                   	// #0
  4034bc:	bl	402ed4 <__fxstatat@plt+0xf84>
  4034c0:	cmp	w19, #0x7a
  4034c4:	b.eq	4035c8 <__fxstatat@plt+0x1678>  // b.none
  4034c8:	b.le	4034f0 <__fxstatat@plt+0x15a0>
  4034cc:	cmp	w19, #0x100
  4034d0:	b.ne	4035d4 <__fxstatat@plt+0x1684>  // b.any
  4034d4:	cbz	x26, 4034e8 <__fxstatat@plt+0x1598>
  4034d8:	ldr	x1, [x25, #784]
  4034dc:	mov	x0, x26
  4034e0:	bl	401d90 <strcmp@plt>
  4034e4:	cbnz	w0, 403558 <__fxstatat@plt+0x1608>
  4034e8:	ldr	x26, [x25, #784]
  4034ec:	b	4033e0 <__fxstatat@plt+0x1490>
  4034f0:	cmp	w19, #0x76
  4034f4:	b.eq	4035bc <__fxstatat@plt+0x166c>  // b.none
  4034f8:	cmp	w19, #0x78
  4034fc:	b.ne	4035d4 <__fxstatat@plt+0x1684>  // b.any
  403500:	mov	w0, #0x1                   	// #1
  403504:	strb	w0, [sp, #205]
  403508:	b	4033e0 <__fxstatat@plt+0x1490>
  40350c:	mov	w0, #0x1                   	// #1
  403510:	strb	w0, [sp, #176]
  403514:	b	4033e0 <__fxstatat@plt+0x1490>
  403518:	ldr	x19, [x25, #784]
  40351c:	mov	w2, #0x5                   	// #5
  403520:	adrp	x1, 40a000 <__fxstatat@plt+0x80b0>
  403524:	add	x1, x1, #0xd28
  403528:	mov	x0, #0x0                   	// #0
  40352c:	bl	401ea0 <dcgettext@plt>
  403530:	mov	w5, #0x0                   	// #0
  403534:	mov	x4, x0
  403538:	adrp	x3, 40b000 <__fxstatat@plt+0x90b0>
  40353c:	add	x3, x3, #0xb90
  403540:	mov	x2, #0x3fffffffffffffff    	// #4611686018427387903
  403544:	mov	x1, #0x0                   	// #0
  403548:	mov	x0, x19
  40354c:	bl	407d00 <__fxstatat@plt+0x5db0>
  403550:	str	x0, [sp, #184]
  403554:	b	4033e0 <__fxstatat@plt+0x1490>
  403558:	mov	w2, #0x5                   	// #5
  40355c:	adrp	x1, 40a000 <__fxstatat@plt+0x80b0>
  403560:	add	x1, x1, #0xd48
  403564:	mov	x0, #0x0                   	// #0
  403568:	bl	401ea0 <dcgettext@plt>
  40356c:	mov	x2, x0
  403570:	mov	w1, #0x0                   	// #0
  403574:	mov	w0, #0x1                   	// #1
  403578:	bl	401ad0 <error@plt>
  40357c:	ldr	x1, [x25, #784]
  403580:	cbz	x1, 4035b0 <__fxstatat@plt+0x1660>
  403584:	add	x19, x24, #0x150
  403588:	adrp	x0, 41e000 <__fxstatat@plt+0x1c0b0>
  40358c:	ldr	x5, [x0, #664]
  403590:	mov	x4, #0x4                   	// #4
  403594:	mov	x3, x19
  403598:	add	x2, x24, #0x160
  40359c:	mov	x0, x27
  4035a0:	bl	403eb4 <__fxstatat@plt+0x1f64>
  4035a4:	ldr	w0, [x19, x0, lsl #2]
  4035a8:	str	w0, [sp, #200]
  4035ac:	b	4033e0 <__fxstatat@plt+0x1490>
  4035b0:	mov	w0, #0x3                   	// #3
  4035b4:	str	w0, [sp, #200]
  4035b8:	b	4033e0 <__fxstatat@plt+0x1490>
  4035bc:	mov	w0, #0x1                   	// #1
  4035c0:	strb	w0, [sp, #204]
  4035c4:	b	4033e0 <__fxstatat@plt+0x1490>
  4035c8:	mov	w0, #0x1                   	// #1
  4035cc:	strb	w0, [sp, #206]
  4035d0:	b	4033e0 <__fxstatat@plt+0x1490>
  4035d4:	mov	w0, #0x1                   	// #1
  4035d8:	bl	402ed4 <__fxstatat@plt+0xf84>
  4035dc:	adrp	x0, 41e000 <__fxstatat@plt+0x1c0b0>
  4035e0:	ldr	w0, [x0, #792]
  4035e4:	sxtw	x22, w0
  4035e8:	subs	w21, w21, w0
  4035ec:	b.eq	403648 <__fxstatat@plt+0x16f8>  // b.none
  4035f0:	mov	x1, #0xffffffffffffffff    	// #-1
  4035f4:	mov	x0, x26
  4035f8:	bl	40667c <__fxstatat@plt+0x472c>
  4035fc:	adrp	x1, 41e000 <__fxstatat@plt+0x1c0b0>
  403600:	str	x0, [x1, #824]
  403604:	cbz	x0, 403674 <__fxstatat@plt+0x1724>
  403608:	adrp	x0, 402000 <__fxstatat@plt+0xb0>
  40360c:	add	x0, x0, #0xb0
  403610:	bl	409e08 <__fxstatat@plt+0x7eb8>
  403614:	cmp	w21, #0x0
  403618:	b.le	403b48 <__fxstatat@plt+0x1bf8>
  40361c:	add	x23, x20, x22, lsl #3
  403620:	sub	w21, w21, #0x1
  403624:	add	x0, x21, x22
  403628:	add	x20, x20, #0x8
  40362c:	add	x0, x20, x0, lsl #3
  403630:	str	x0, [sp, #104]
  403634:	mov	w28, #0x1                   	// #1
  403638:	adrp	x24, 40a000 <__fxstatat@plt+0x80b0>
  40363c:	add	x24, x24, #0xf50
  403640:	add	x24, x24, #0x2e0
  403644:	b	403724 <__fxstatat@plt+0x17d4>
  403648:	mov	w2, #0x5                   	// #5
  40364c:	adrp	x1, 40a000 <__fxstatat@plt+0x80b0>
  403650:	add	x1, x1, #0xdc8
  403654:	mov	x0, #0x0                   	// #0
  403658:	bl	401ea0 <dcgettext@plt>
  40365c:	mov	x2, x0
  403660:	mov	w1, #0x0                   	// #0
  403664:	mov	w0, #0x0                   	// #0
  403668:	bl	401ad0 <error@plt>
  40366c:	mov	w0, #0x1                   	// #1
  403670:	bl	402ed4 <__fxstatat@plt+0xf84>
  403674:	bl	401f00 <__errno_location@plt>
  403678:	ldr	w19, [x0]
  40367c:	mov	x2, x26
  403680:	mov	w1, #0x3                   	// #3
  403684:	mov	w0, #0x0                   	// #0
  403688:	bl	406490 <__fxstatat@plt+0x4540>
  40368c:	mov	x3, x0
  403690:	adrp	x2, 40b000 <__fxstatat@plt+0x90b0>
  403694:	add	x2, x2, #0x2a0
  403698:	mov	w1, w19
  40369c:	mov	w0, #0x1                   	// #1
  4036a0:	bl	401ad0 <error@plt>
  4036a4:	bl	401f00 <__errno_location@plt>
  4036a8:	ldr	w20, [x0]
  4036ac:	mov	w2, #0x5                   	// #5
  4036b0:	adrp	x1, 40a000 <__fxstatat@plt+0x80b0>
  4036b4:	add	x1, x1, #0xde8
  4036b8:	mov	x0, #0x0                   	// #0
  4036bc:	bl	401ea0 <dcgettext@plt>
  4036c0:	mov	x3, x22
  4036c4:	mov	x2, x0
  4036c8:	mov	w1, w20
  4036cc:	mov	w0, #0x0                   	// #0
  4036d0:	bl	401ad0 <error@plt>
  4036d4:	mov	w0, #0x0                   	// #0
  4036d8:	b	403708 <__fxstatat@plt+0x17b8>
  4036dc:	mov	w2, #0x5                   	// #5
  4036e0:	adrp	x1, 40a000 <__fxstatat@plt+0x80b0>
  4036e4:	add	x1, x1, #0xe00
  4036e8:	mov	x0, #0x0                   	// #0
  4036ec:	bl	401ea0 <dcgettext@plt>
  4036f0:	mov	x3, x22
  4036f4:	mov	x2, x0
  4036f8:	mov	w1, #0x0                   	// #0
  4036fc:	mov	w0, #0x0                   	// #0
  403700:	bl	401ad0 <error@plt>
  403704:	mov	w0, #0x0                   	// #0
  403708:	and	w28, w0, w28
  40370c:	mov	x0, x22
  403710:	bl	401dc0 <free@plt>
  403714:	add	x23, x23, #0x8
  403718:	ldr	x0, [sp, #104]
  40371c:	cmp	x23, x0
  403720:	b.eq	403b4c <__fxstatat@plt+0x1bfc>  // b.none
  403724:	ldr	x2, [x23]
  403728:	mov	w1, #0x3                   	// #3
  40372c:	mov	w0, #0x0                   	// #0
  403730:	bl	406490 <__fxstatat@plt+0x4540>
  403734:	bl	407b98 <__fxstatat@plt+0x5c48>
  403738:	mov	x22, x0
  40373c:	ldr	x27, [x23]
  403740:	adrp	x1, 40a000 <__fxstatat@plt+0x80b0>
  403744:	add	x1, x1, #0xde0
  403748:	mov	x0, x27
  40374c:	bl	401d90 <strcmp@plt>
  403750:	cbnz	w0, 40378c <__fxstatat@plt+0x183c>
  403754:	adrp	x0, 41e000 <__fxstatat@plt+0x1c0b0>
  403758:	ldr	x20, [x0, #824]
  40375c:	mov	w1, #0x3                   	// #3
  403760:	mov	w0, #0x1                   	// #1
  403764:	bl	40820c <__fxstatat@plt+0x62bc>
  403768:	tbnz	w0, #31, 4036a4 <__fxstatat@plt+0x1754>
  40376c:	tbnz	w0, #10, 4036dc <__fxstatat@plt+0x178c>
  403770:	add	x3, sp, #0xb0
  403774:	mov	x2, x20
  403778:	mov	x1, x22
  40377c:	mov	w0, #0x1                   	// #1
  403780:	bl	4029c4 <__fxstatat@plt+0xa74>
  403784:	and	w0, w0, #0xff
  403788:	b	403708 <__fxstatat@plt+0x17b8>
  40378c:	adrp	x0, 41e000 <__fxstatat@plt+0x1c0b0>
  403790:	ldr	x21, [x0, #824]
  403794:	mov	w1, #0x101                 	// #257
  403798:	mov	x0, x27
  40379c:	bl	404214 <__fxstatat@plt+0x22c4>
  4037a0:	mov	w20, w0
  4037a4:	tbnz	w0, #31, 403864 <__fxstatat@plt+0x1914>
  4037a8:	add	x3, sp, #0xb0
  4037ac:	mov	x2, x21
  4037b0:	mov	x1, x22
  4037b4:	mov	w0, w20
  4037b8:	bl	4029c4 <__fxstatat@plt+0xa74>
  4037bc:	and	w0, w0, #0xff
  4037c0:	str	w0, [sp, #100]
  4037c4:	mov	w0, w20
  4037c8:	bl	401cd0 <close@plt>
  4037cc:	cbnz	w0, 4038e4 <__fxstatat@plt+0x1994>
  4037d0:	ldr	w0, [sp, #100]
  4037d4:	cbz	w0, 4038a8 <__fxstatat@plt+0x1958>
  4037d8:	ldr	w0, [sp, #200]
  4037dc:	cbz	w0, 4038a8 <__fxstatat@plt+0x1958>
  4037e0:	mov	x0, x27
  4037e4:	bl	407b98 <__fxstatat@plt+0x5c48>
  4037e8:	mov	x20, x0
  4037ec:	str	x0, [sp, #128]
  4037f0:	bl	404178 <__fxstatat@plt+0x2228>
  4037f4:	str	x0, [sp, #120]
  4037f8:	mov	x0, x20
  4037fc:	bl	4040a4 <__fxstatat@plt+0x2154>
  403800:	str	x0, [sp, #168]
  403804:	mov	x2, x0
  403808:	mov	w1, #0x3                   	// #3
  40380c:	mov	w0, #0x0                   	// #0
  403810:	bl	406490 <__fxstatat@plt+0x4540>
  403814:	bl	407b98 <__fxstatat@plt+0x5c48>
  403818:	str	x0, [sp, #152]
  40381c:	ldr	w0, [sp, #200]
  403820:	cmp	w0, #0x3
  403824:	b.eq	40391c <__fxstatat@plt+0x19cc>  // b.none
  403828:	str	w19, [sp, #160]
  40382c:	ldrb	w0, [sp, #204]
  403830:	cbnz	w0, 403930 <__fxstatat@plt+0x19e0>
  403834:	ldr	w0, [sp, #200]
  403838:	cmp	w0, #0x1
  40383c:	b.eq	403a4c <__fxstatat@plt+0x1afc>  // b.none
  403840:	ldr	x20, [sp, #120]
  403844:	mov	x0, x20
  403848:	bl	4041d4 <__fxstatat@plt+0x2284>
  40384c:	str	x0, [sp, #112]
  403850:	ldr	w0, [sp, #100]
  403854:	str	w0, [sp, #164]
  403858:	sub	x0, x20, #0x1
  40385c:	str	x0, [sp, #144]
  403860:	b	403994 <__fxstatat@plt+0x1a44>
  403864:	bl	401f00 <__errno_location@plt>
  403868:	mov	x25, x0
  40386c:	ldr	w0, [x0]
  403870:	cmp	w0, #0xd
  403874:	b.eq	4038b4 <__fxstatat@plt+0x1964>  // b.none
  403878:	ldr	w20, [x25]
  40387c:	mov	w2, #0x5                   	// #5
  403880:	adrp	x1, 40a000 <__fxstatat@plt+0x80b0>
  403884:	add	x1, x1, #0xe30
  403888:	mov	x0, #0x0                   	// #0
  40388c:	bl	401ea0 <dcgettext@plt>
  403890:	mov	x3, x22
  403894:	mov	x2, x0
  403898:	mov	w1, w20
  40389c:	mov	w0, #0x0                   	// #0
  4038a0:	bl	401ad0 <error@plt>
  4038a4:	str	wzr, [sp, #100]
  4038a8:	ldr	w0, [sp, #100]
  4038ac:	and	w28, w28, w0
  4038b0:	b	40370c <__fxstatat@plt+0x17bc>
  4038b4:	ldrb	w0, [sp, #176]
  4038b8:	cbz	w0, 403878 <__fxstatat@plt+0x1928>
  4038bc:	mov	w1, #0x80                  	// #128
  4038c0:	mov	x0, x27
  4038c4:	bl	401be0 <chmod@plt>
  4038c8:	cbnz	w0, 403878 <__fxstatat@plt+0x1928>
  4038cc:	mov	w1, #0x101                 	// #257
  4038d0:	mov	x0, x27
  4038d4:	bl	404214 <__fxstatat@plt+0x22c4>
  4038d8:	mov	w20, w0
  4038dc:	tbz	w0, #31, 4037a8 <__fxstatat@plt+0x1858>
  4038e0:	b	403878 <__fxstatat@plt+0x1928>
  4038e4:	bl	401f00 <__errno_location@plt>
  4038e8:	ldr	w20, [x0]
  4038ec:	mov	w2, #0x5                   	// #5
  4038f0:	adrp	x1, 40a000 <__fxstatat@plt+0x80b0>
  4038f4:	add	x1, x1, #0xe50
  4038f8:	mov	x0, #0x0                   	// #0
  4038fc:	bl	401ea0 <dcgettext@plt>
  403900:	mov	x3, x22
  403904:	mov	x2, x0
  403908:	mov	w1, w20
  40390c:	mov	w0, #0x0                   	// #0
  403910:	bl	401ad0 <error@plt>
  403914:	str	wzr, [sp, #100]
  403918:	b	4038a8 <__fxstatat@plt+0x1958>
  40391c:	mov	w1, #0x4900                	// #18688
  403920:	ldr	x0, [sp, #168]
  403924:	bl	404214 <__fxstatat@plt+0x22c4>
  403928:	str	w0, [sp, #160]
  40392c:	b	40382c <__fxstatat@plt+0x18dc>
  403930:	mov	w2, #0x5                   	// #5
  403934:	adrp	x1, 40a000 <__fxstatat@plt+0x80b0>
  403938:	add	x1, x1, #0xe68
  40393c:	mov	x0, #0x0                   	// #0
  403940:	bl	401ea0 <dcgettext@plt>
  403944:	mov	x3, x22
  403948:	mov	x2, x0
  40394c:	mov	w1, #0x0                   	// #0
  403950:	mov	w0, #0x0                   	// #0
  403954:	bl	401ad0 <error@plt>
  403958:	b	403834 <__fxstatat@plt+0x18e4>
  40395c:	mov	x20, x0
  403960:	ldrb	w1, [x20]
  403964:	mov	x0, x24
  403968:	bl	401e20 <strchr@plt>
  40396c:	cbz	x0, 403a00 <__fxstatat@plt+0x1ab0>
  403970:	ldrb	w0, [x0, #1]
  403974:	cbnz	w0, 403a24 <__fxstatat@plt+0x1ad4>
  403978:	strb	w25, [x20]
  40397c:	sub	x0, x20, #0x1
  403980:	cmp	x20, x26
  403984:	b.ne	40395c <__fxstatat@plt+0x1a0c>  // b.any
  403988:	ldr	x0, [sp, #112]
  40398c:	sub	x0, x0, #0x1
  403990:	str	x0, [sp, #112]
  403994:	ldr	x0, [sp, #112]
  403998:	cbz	x0, 403a4c <__fxstatat@plt+0x1afc>
  40399c:	ldr	x20, [sp, #112]
  4039a0:	mov	x2, x20
  4039a4:	mov	w1, #0x30                  	// #48
  4039a8:	ldr	x21, [sp, #120]
  4039ac:	mov	x0, x21
  4039b0:	bl	401c60 <memset@plt>
  4039b4:	strb	wzr, [x21, x20]
  4039b8:	ldr	x1, [sp, #144]
  4039bc:	add	x0, x1, x20
  4039c0:	str	x0, [sp, #136]
  4039c4:	mov	w4, #0x1                   	// #1
  4039c8:	ldr	x3, [sp, #128]
  4039cc:	mov	w2, #0xffffff9c            	// #-100
  4039d0:	mov	x1, x27
  4039d4:	mov	w0, w2
  4039d8:	bl	40710c <__fxstatat@plt+0x51bc>
  4039dc:	cbz	w0, 403b6c <__fxstatat@plt+0x1c1c>
  4039e0:	bl	401f00 <__errno_location@plt>
  4039e4:	ldr	w0, [x0]
  4039e8:	cmp	w0, #0x11
  4039ec:	b.ne	403988 <__fxstatat@plt+0x1a38>  // b.any
  4039f0:	ldr	x26, [sp, #120]
  4039f4:	ldr	x20, [sp, #136]
  4039f8:	mov	w25, #0x30                  	// #48
  4039fc:	b	403960 <__fxstatat@plt+0x1a10>
  403a00:	adrp	x3, 40a000 <__fxstatat@plt+0x80b0>
  403a04:	add	x3, x3, #0xf50
  403a08:	add	x3, x3, #0x328
  403a0c:	mov	w2, #0x40c                 	// #1036
  403a10:	adrp	x1, 40a000 <__fxstatat@plt+0x80b0>
  403a14:	add	x1, x1, #0xe78
  403a18:	adrp	x0, 40a000 <__fxstatat@plt+0x80b0>
  403a1c:	add	x0, x0, #0xe88
  403a20:	bl	401ef0 <__assert_fail@plt>
  403a24:	strb	w0, [x20]
  403a28:	b	4039c4 <__fxstatat@plt+0x1a74>
  403a2c:	ldr	x1, [sp, #152]
  403a30:	ldr	w0, [sp, #160]
  403a34:	bl	402124 <__fxstatat@plt+0x1d4>
  403a38:	cmp	w0, #0x0
  403a3c:	ldr	w0, [sp, #100]
  403a40:	csel	w0, w0, wzr, eq  // eq = none
  403a44:	str	w0, [sp, #100]
  403a48:	b	403b74 <__fxstatat@plt+0x1c24>
  403a4c:	mov	x0, x27
  403a50:	bl	401f20 <unlink@plt>
  403a54:	cbnz	w0, 403a84 <__fxstatat@plt+0x1b34>
  403a58:	ldrb	w0, [sp, #204]
  403a5c:	cbnz	w0, 403abc <__fxstatat@plt+0x1b6c>
  403a60:	ldr	w20, [sp, #160]
  403a64:	tbz	w20, #31, 403ae8 <__fxstatat@plt+0x1b98>
  403a68:	ldr	x0, [sp, #128]
  403a6c:	bl	401dc0 <free@plt>
  403a70:	ldr	x0, [sp, #168]
  403a74:	bl	401dc0 <free@plt>
  403a78:	ldr	x0, [sp, #152]
  403a7c:	bl	401dc0 <free@plt>
  403a80:	b	4038a8 <__fxstatat@plt+0x1958>
  403a84:	bl	401f00 <__errno_location@plt>
  403a88:	ldr	w20, [x0]
  403a8c:	mov	w2, #0x5                   	// #5
  403a90:	adrp	x1, 40a000 <__fxstatat@plt+0x80b0>
  403a94:	add	x1, x1, #0xea8
  403a98:	mov	x0, #0x0                   	// #0
  403a9c:	bl	401ea0 <dcgettext@plt>
  403aa0:	mov	x3, x22
  403aa4:	mov	x2, x0
  403aa8:	mov	w1, w20
  403aac:	mov	w0, #0x0                   	// #0
  403ab0:	bl	401ad0 <error@plt>
  403ab4:	str	wzr, [sp, #100]
  403ab8:	b	403a60 <__fxstatat@plt+0x1b10>
  403abc:	mov	w2, #0x5                   	// #5
  403ac0:	adrp	x1, 40a000 <__fxstatat@plt+0x80b0>
  403ac4:	add	x1, x1, #0xec0
  403ac8:	mov	x0, #0x0                   	// #0
  403acc:	bl	401ea0 <dcgettext@plt>
  403ad0:	mov	x3, x22
  403ad4:	mov	x2, x0
  403ad8:	mov	w1, #0x0                   	// #0
  403adc:	mov	w0, #0x0                   	// #0
  403ae0:	bl	401ad0 <error@plt>
  403ae4:	b	403a60 <__fxstatat@plt+0x1b10>
  403ae8:	ldr	x1, [sp, #152]
  403aec:	mov	w0, w20
  403af0:	bl	402124 <__fxstatat@plt+0x1d4>
  403af4:	cmp	w0, #0x0
  403af8:	ldr	w0, [sp, #100]
  403afc:	csel	w0, w0, wzr, eq  // eq = none
  403b00:	str	w0, [sp, #100]
  403b04:	mov	w0, w20
  403b08:	bl	401cd0 <close@plt>
  403b0c:	cbz	w0, 403a68 <__fxstatat@plt+0x1b18>
  403b10:	bl	401f00 <__errno_location@plt>
  403b14:	ldr	w20, [x0]
  403b18:	mov	w2, #0x5                   	// #5
  403b1c:	adrp	x1, 40a000 <__fxstatat@plt+0x80b0>
  403b20:	add	x1, x1, #0xe50
  403b24:	mov	x0, #0x0                   	// #0
  403b28:	bl	401ea0 <dcgettext@plt>
  403b2c:	ldr	x3, [sp, #152]
  403b30:	mov	x2, x0
  403b34:	mov	w1, w20
  403b38:	mov	w0, #0x0                   	// #0
  403b3c:	bl	401ad0 <error@plt>
  403b40:	str	wzr, [sp, #100]
  403b44:	b	403a68 <__fxstatat@plt+0x1b18>
  403b48:	mov	w28, #0x1                   	// #1
  403b4c:	eor	w0, w28, #0x1
  403b50:	ldp	x19, x20, [sp, #16]
  403b54:	ldp	x21, x22, [sp, #32]
  403b58:	ldp	x23, x24, [sp, #48]
  403b5c:	ldp	x25, x26, [sp, #64]
  403b60:	ldp	x27, x28, [sp, #80]
  403b64:	ldp	x29, x30, [sp], #208
  403b68:	ret
  403b6c:	ldr	w0, [sp, #160]
  403b70:	tbz	w0, #31, 403a2c <__fxstatat@plt+0x1adc>
  403b74:	ldrb	w0, [sp, #204]
  403b78:	cbz	w0, 403bb8 <__fxstatat@plt+0x1c68>
  403b7c:	ldr	w0, [sp, #164]
  403b80:	cmp	w0, #0x0
  403b84:	csel	x20, x22, x27, ne  // ne = any
  403b88:	mov	w2, #0x5                   	// #5
  403b8c:	adrp	x1, 40a000 <__fxstatat@plt+0x80b0>
  403b90:	add	x1, x1, #0xe90
  403b94:	mov	x0, #0x0                   	// #0
  403b98:	bl	401ea0 <dcgettext@plt>
  403b9c:	ldr	x4, [sp, #128]
  403ba0:	mov	x3, x20
  403ba4:	mov	x2, x0
  403ba8:	mov	w1, #0x0                   	// #0
  403bac:	mov	w0, #0x0                   	// #0
  403bb0:	bl	401ad0 <error@plt>
  403bb4:	str	wzr, [sp, #164]
  403bb8:	ldr	x1, [sp, #120]
  403bbc:	ldr	x0, [sp, #128]
  403bc0:	sub	x0, x1, x0
  403bc4:	ldr	x2, [sp, #112]
  403bc8:	add	x2, x2, #0x1
  403bcc:	add	x0, x27, x0
  403bd0:	bl	401a70 <memcpy@plt>
  403bd4:	b	403988 <__fxstatat@plt+0x1a38>
  403bd8:	stp	x29, x30, [sp, #-16]!
  403bdc:	mov	x29, sp
  403be0:	mov	w0, #0x1                   	// #1
  403be4:	bl	402ed4 <__fxstatat@plt+0xf84>
  403be8:	ldp	x29, x30, [sp], #16
  403bec:	ret
  403bf0:	stp	x29, x30, [sp, #-96]!
  403bf4:	mov	x29, sp
  403bf8:	stp	x19, x20, [sp, #16]
  403bfc:	stp	x23, x24, [sp, #48]
  403c00:	stp	x25, x26, [sp, #64]
  403c04:	stp	x27, x28, [sp, #80]
  403c08:	mov	x25, x0
  403c0c:	mov	x24, x1
  403c10:	mov	x27, x2
  403c14:	mov	x23, x3
  403c18:	bl	401aa0 <strlen@plt>
  403c1c:	ldr	x19, [x24]
  403c20:	cbz	x19, 403ce0 <__fxstatat@plt+0x1d90>
  403c24:	stp	x21, x22, [sp, #32]
  403c28:	mov	x22, x0
  403c2c:	mov	x21, x27
  403c30:	mov	w28, #0x0                   	// #0
  403c34:	mov	x26, #0xffffffffffffffff    	// #-1
  403c38:	mov	x20, #0x0                   	// #0
  403c3c:	b	403c60 <__fxstatat@plt+0x1d10>
  403c40:	mov	x26, x20
  403c44:	ldp	x21, x22, [sp, #32]
  403c48:	b	403cc4 <__fxstatat@plt+0x1d74>
  403c4c:	mov	x26, x20
  403c50:	add	x20, x20, #0x1
  403c54:	ldr	x19, [x24, x20, lsl #3]
  403c58:	add	x21, x21, x23
  403c5c:	cbz	x19, 403cb4 <__fxstatat@plt+0x1d64>
  403c60:	mov	x2, x22
  403c64:	mov	x1, x25
  403c68:	mov	x0, x19
  403c6c:	bl	401c20 <strncmp@plt>
  403c70:	cbnz	w0, 403c50 <__fxstatat@plt+0x1d00>
  403c74:	mov	x0, x19
  403c78:	bl	401aa0 <strlen@plt>
  403c7c:	cmp	x0, x22
  403c80:	b.eq	403c40 <__fxstatat@plt+0x1cf0>  // b.none
  403c84:	cmn	x26, #0x1
  403c88:	b.eq	403c4c <__fxstatat@plt+0x1cfc>  // b.none
  403c8c:	cbz	x27, 403cac <__fxstatat@plt+0x1d5c>
  403c90:	mov	x2, x23
  403c94:	mov	x1, x21
  403c98:	madd	x0, x26, x23, x27
  403c9c:	bl	401d50 <memcmp@plt>
  403ca0:	cmp	w0, #0x0
  403ca4:	csinc	w28, w28, wzr, eq  // eq = none
  403ca8:	b	403c50 <__fxstatat@plt+0x1d00>
  403cac:	mov	w28, #0x1                   	// #1
  403cb0:	b	403c50 <__fxstatat@plt+0x1d00>
  403cb4:	cmp	w28, #0x0
  403cb8:	mov	x0, #0xfffffffffffffffe    	// #-2
  403cbc:	csel	x26, x26, x0, eq  // eq = none
  403cc0:	ldp	x21, x22, [sp, #32]
  403cc4:	mov	x0, x26
  403cc8:	ldp	x19, x20, [sp, #16]
  403ccc:	ldp	x23, x24, [sp, #48]
  403cd0:	ldp	x25, x26, [sp, #64]
  403cd4:	ldp	x27, x28, [sp, #80]
  403cd8:	ldp	x29, x30, [sp], #96
  403cdc:	ret
  403ce0:	mov	x26, #0xffffffffffffffff    	// #-1
  403ce4:	b	403cc4 <__fxstatat@plt+0x1d74>
  403ce8:	stp	x29, x30, [sp, #-48]!
  403cec:	mov	x29, sp
  403cf0:	stp	x19, x20, [sp, #16]
  403cf4:	str	x21, [sp, #32]
  403cf8:	mov	x21, x0
  403cfc:	mov	x20, x1
  403d00:	cmn	x2, #0x1
  403d04:	b.eq	403d68 <__fxstatat@plt+0x1e18>  // b.none
  403d08:	mov	w2, #0x5                   	// #5
  403d0c:	adrp	x1, 40b000 <__fxstatat@plt+0x90b0>
  403d10:	add	x1, x1, #0x2a8
  403d14:	mov	x0, #0x0                   	// #0
  403d18:	bl	401ea0 <dcgettext@plt>
  403d1c:	mov	x19, x0
  403d20:	mov	x2, x20
  403d24:	mov	w1, #0x8                   	// #8
  403d28:	mov	w0, #0x0                   	// #0
  403d2c:	bl	406304 <__fxstatat@plt+0x43b4>
  403d30:	mov	x20, x0
  403d34:	mov	x1, x21
  403d38:	mov	w0, #0x1                   	// #1
  403d3c:	bl	406618 <__fxstatat@plt+0x46c8>
  403d40:	mov	x4, x0
  403d44:	mov	x3, x20
  403d48:	mov	x2, x19
  403d4c:	mov	w1, #0x0                   	// #0
  403d50:	mov	w0, #0x0                   	// #0
  403d54:	bl	401ad0 <error@plt>
  403d58:	ldp	x19, x20, [sp, #16]
  403d5c:	ldr	x21, [sp, #32]
  403d60:	ldp	x29, x30, [sp], #48
  403d64:	ret
  403d68:	mov	w2, #0x5                   	// #5
  403d6c:	adrp	x1, 40b000 <__fxstatat@plt+0x90b0>
  403d70:	add	x1, x1, #0x288
  403d74:	mov	x0, #0x0                   	// #0
  403d78:	bl	401ea0 <dcgettext@plt>
  403d7c:	mov	x19, x0
  403d80:	b	403d20 <__fxstatat@plt+0x1dd0>
  403d84:	stp	x29, x30, [sp, #-96]!
  403d88:	mov	x29, sp
  403d8c:	stp	x19, x20, [sp, #16]
  403d90:	stp	x21, x22, [sp, #32]
  403d94:	stp	x23, x24, [sp, #48]
  403d98:	mov	x24, x0
  403d9c:	mov	x20, x1
  403da0:	mov	x22, x2
  403da4:	mov	w2, #0x5                   	// #5
  403da8:	adrp	x1, 40b000 <__fxstatat@plt+0x90b0>
  403dac:	add	x1, x1, #0x2c8
  403db0:	mov	x0, #0x0                   	// #0
  403db4:	bl	401ea0 <dcgettext@plt>
  403db8:	adrp	x1, 41e000 <__fxstatat@plt+0x1c0b0>
  403dbc:	ldr	x1, [x1, #776]
  403dc0:	bl	401eb0 <fputs_unlocked@plt>
  403dc4:	ldr	x21, [x24]
  403dc8:	cbz	x21, 403e6c <__fxstatat@plt+0x1f1c>
  403dcc:	stp	x25, x26, [sp, #64]
  403dd0:	stp	x27, x28, [sp, #80]
  403dd4:	mov	x23, #0x0                   	// #0
  403dd8:	mov	x19, #0x0                   	// #0
  403ddc:	adrp	x25, 41e000 <__fxstatat@plt+0x1c0b0>
  403de0:	adrp	x26, 40b000 <__fxstatat@plt+0x90b0>
  403de4:	add	x26, x26, #0x2e0
  403de8:	adrp	x27, 40b000 <__fxstatat@plt+0x90b0>
  403dec:	add	x27, x27, #0x2e8
  403df0:	b	403e28 <__fxstatat@plt+0x1ed8>
  403df4:	ldr	x23, [x25, #776]
  403df8:	mov	x0, x21
  403dfc:	bl	406630 <__fxstatat@plt+0x46e0>
  403e00:	mov	x3, x0
  403e04:	mov	x2, x26
  403e08:	mov	w1, #0x1                   	// #1
  403e0c:	mov	x0, x23
  403e10:	bl	401d80 <__fprintf_chk@plt>
  403e14:	mov	x23, x20
  403e18:	add	x19, x19, #0x1
  403e1c:	ldr	x21, [x24, x19, lsl #3]
  403e20:	add	x20, x20, x22
  403e24:	cbz	x21, 403e64 <__fxstatat@plt+0x1f14>
  403e28:	cbz	x19, 403df4 <__fxstatat@plt+0x1ea4>
  403e2c:	mov	x2, x22
  403e30:	mov	x1, x20
  403e34:	mov	x0, x23
  403e38:	bl	401d50 <memcmp@plt>
  403e3c:	cbnz	w0, 403df4 <__fxstatat@plt+0x1ea4>
  403e40:	ldr	x28, [x25, #776]
  403e44:	mov	x0, x21
  403e48:	bl	406630 <__fxstatat@plt+0x46e0>
  403e4c:	mov	x3, x0
  403e50:	mov	x2, x27
  403e54:	mov	w1, #0x1                   	// #1
  403e58:	mov	x0, x28
  403e5c:	bl	401d80 <__fprintf_chk@plt>
  403e60:	b	403e18 <__fxstatat@plt+0x1ec8>
  403e64:	ldp	x25, x26, [sp, #64]
  403e68:	ldp	x27, x28, [sp, #80]
  403e6c:	adrp	x0, 41e000 <__fxstatat@plt+0x1c0b0>
  403e70:	ldr	x0, [x0, #776]
  403e74:	ldr	x1, [x0, #40]
  403e78:	ldr	x2, [x0, #48]
  403e7c:	cmp	x1, x2
  403e80:	b.cs	403ea8 <__fxstatat@plt+0x1f58>  // b.hs, b.nlast
  403e84:	add	x2, x1, #0x1
  403e88:	str	x2, [x0, #40]
  403e8c:	mov	w0, #0xa                   	// #10
  403e90:	strb	w0, [x1]
  403e94:	ldp	x19, x20, [sp, #16]
  403e98:	ldp	x21, x22, [sp, #32]
  403e9c:	ldp	x23, x24, [sp, #48]
  403ea0:	ldp	x29, x30, [sp], #96
  403ea4:	ret
  403ea8:	mov	w1, #0xa                   	// #10
  403eac:	bl	401d30 <__overflow@plt>
  403eb0:	b	403e94 <__fxstatat@plt+0x1f44>
  403eb4:	stp	x29, x30, [sp, #-64]!
  403eb8:	mov	x29, sp
  403ebc:	stp	x19, x20, [sp, #16]
  403ec0:	stp	x21, x22, [sp, #32]
  403ec4:	stp	x23, x24, [sp, #48]
  403ec8:	mov	x23, x0
  403ecc:	mov	x22, x1
  403ed0:	mov	x19, x2
  403ed4:	mov	x20, x3
  403ed8:	mov	x21, x4
  403edc:	mov	x24, x5
  403ee0:	mov	x3, x4
  403ee4:	mov	x2, x20
  403ee8:	mov	x1, x19
  403eec:	mov	x0, x22
  403ef0:	bl	403bf0 <__fxstatat@plt+0x1ca0>
  403ef4:	tbnz	x0, #63, 403f0c <__fxstatat@plt+0x1fbc>
  403ef8:	ldp	x19, x20, [sp, #16]
  403efc:	ldp	x21, x22, [sp, #32]
  403f00:	ldp	x23, x24, [sp, #48]
  403f04:	ldp	x29, x30, [sp], #64
  403f08:	ret
  403f0c:	mov	x2, x0
  403f10:	mov	x1, x22
  403f14:	mov	x0, x23
  403f18:	bl	403ce8 <__fxstatat@plt+0x1d98>
  403f1c:	mov	x2, x21
  403f20:	mov	x1, x20
  403f24:	mov	x0, x19
  403f28:	bl	403d84 <__fxstatat@plt+0x1e34>
  403f2c:	blr	x24
  403f30:	mov	x0, #0xffffffffffffffff    	// #-1
  403f34:	b	403ef8 <__fxstatat@plt+0x1fa8>
  403f38:	stp	x29, x30, [sp, #-64]!
  403f3c:	mov	x29, sp
  403f40:	stp	x21, x22, [sp, #32]
  403f44:	ldr	x22, [x1]
  403f48:	cbz	x22, 403f98 <__fxstatat@plt+0x2048>
  403f4c:	stp	x19, x20, [sp, #16]
  403f50:	str	x23, [sp, #48]
  403f54:	mov	x23, x0
  403f58:	mov	x21, x3
  403f5c:	mov	x19, x2
  403f60:	add	x20, x1, #0x8
  403f64:	mov	x2, x21
  403f68:	mov	x1, x19
  403f6c:	mov	x0, x23
  403f70:	bl	401d50 <memcmp@plt>
  403f74:	cbz	w0, 403f90 <__fxstatat@plt+0x2040>
  403f78:	ldr	x22, [x20], #8
  403f7c:	add	x19, x19, x21
  403f80:	cbnz	x22, 403f64 <__fxstatat@plt+0x2014>
  403f84:	ldp	x19, x20, [sp, #16]
  403f88:	ldr	x23, [sp, #48]
  403f8c:	b	403f98 <__fxstatat@plt+0x2048>
  403f90:	ldp	x19, x20, [sp, #16]
  403f94:	ldr	x23, [sp, #48]
  403f98:	mov	x0, x22
  403f9c:	ldp	x21, x22, [sp, #32]
  403fa0:	ldp	x29, x30, [sp], #64
  403fa4:	ret
  403fa8:	adrp	x1, 41e000 <__fxstatat@plt+0x1c0b0>
  403fac:	str	x0, [x1, #832]
  403fb0:	ret
  403fb4:	adrp	x1, 41e000 <__fxstatat@plt+0x1c0b0>
  403fb8:	strb	w0, [x1, #840]
  403fbc:	ret
  403fc0:	stp	x29, x30, [sp, #-48]!
  403fc4:	mov	x29, sp
  403fc8:	adrp	x0, 41e000 <__fxstatat@plt+0x1c0b0>
  403fcc:	ldr	x0, [x0, #800]
  403fd0:	bl	408694 <__fxstatat@plt+0x6744>
  403fd4:	cbz	w0, 403ff4 <__fxstatat@plt+0x20a4>
  403fd8:	adrp	x0, 41e000 <__fxstatat@plt+0x1c0b0>
  403fdc:	ldrb	w0, [x0, #840]
  403fe0:	cbz	w0, 40400c <__fxstatat@plt+0x20bc>
  403fe4:	bl	401f00 <__errno_location@plt>
  403fe8:	ldr	w0, [x0]
  403fec:	cmp	w0, #0x20
  403ff0:	b.ne	40400c <__fxstatat@plt+0x20bc>  // b.any
  403ff4:	adrp	x0, 41e000 <__fxstatat@plt+0x1c0b0>
  403ff8:	ldr	x0, [x0, #776]
  403ffc:	bl	408694 <__fxstatat@plt+0x6744>
  404000:	cbnz	w0, 404090 <__fxstatat@plt+0x2140>
  404004:	ldp	x29, x30, [sp], #48
  404008:	ret
  40400c:	stp	x19, x20, [sp, #16]
  404010:	str	x21, [sp, #32]
  404014:	mov	w2, #0x5                   	// #5
  404018:	adrp	x1, 40b000 <__fxstatat@plt+0x90b0>
  40401c:	add	x1, x1, #0x2f0
  404020:	mov	x0, #0x0                   	// #0
  404024:	bl	401ea0 <dcgettext@plt>
  404028:	mov	x19, x0
  40402c:	adrp	x0, 41e000 <__fxstatat@plt+0x1c0b0>
  404030:	ldr	x20, [x0, #832]
  404034:	cbz	x20, 404070 <__fxstatat@plt+0x2120>
  404038:	bl	401f00 <__errno_location@plt>
  40403c:	ldr	w21, [x0]
  404040:	mov	x0, x20
  404044:	bl	406460 <__fxstatat@plt+0x4510>
  404048:	mov	x4, x19
  40404c:	mov	x3, x0
  404050:	adrp	x2, 40b000 <__fxstatat@plt+0x90b0>
  404054:	add	x2, x2, #0x300
  404058:	mov	w1, w21
  40405c:	mov	w0, #0x0                   	// #0
  404060:	bl	401ad0 <error@plt>
  404064:	adrp	x0, 41e000 <__fxstatat@plt+0x1c0b0>
  404068:	ldr	w0, [x0, #672]
  40406c:	bl	401a90 <_exit@plt>
  404070:	bl	401f00 <__errno_location@plt>
  404074:	mov	x3, x19
  404078:	adrp	x2, 40b000 <__fxstatat@plt+0x90b0>
  40407c:	add	x2, x2, #0x2a0
  404080:	ldr	w1, [x0]
  404084:	mov	w0, #0x0                   	// #0
  404088:	bl	401ad0 <error@plt>
  40408c:	b	404064 <__fxstatat@plt+0x2114>
  404090:	stp	x19, x20, [sp, #16]
  404094:	str	x21, [sp, #32]
  404098:	adrp	x0, 41e000 <__fxstatat@plt+0x1c0b0>
  40409c:	ldr	w0, [x0, #672]
  4040a0:	bl	401a90 <_exit@plt>
  4040a4:	stp	x29, x30, [sp, #-16]!
  4040a8:	mov	x29, sp
  4040ac:	bl	404110 <__fxstatat@plt+0x21c0>
  4040b0:	cbz	x0, 4040bc <__fxstatat@plt+0x216c>
  4040b4:	ldp	x29, x30, [sp], #16
  4040b8:	ret
  4040bc:	bl	407bc4 <__fxstatat@plt+0x5c74>
  4040c0:	stp	x29, x30, [sp, #-32]!
  4040c4:	mov	x29, sp
  4040c8:	stp	x19, x20, [sp, #16]
  4040cc:	mov	x19, x0
  4040d0:	ldrb	w1, [x0]
  4040d4:	cmp	w1, #0x2f
  4040d8:	cset	x20, eq  // eq = none
  4040dc:	bl	404178 <__fxstatat@plt+0x2228>
  4040e0:	sub	x0, x0, x19
  4040e4:	cmp	x0, x20
  4040e8:	b.ls	404104 <__fxstatat@plt+0x21b4>  // b.plast
  4040ec:	sub	x1, x0, #0x1
  4040f0:	ldrb	w2, [x19, x1]
  4040f4:	cmp	w2, #0x2f
  4040f8:	b.ne	404104 <__fxstatat@plt+0x21b4>  // b.any
  4040fc:	mov	x0, x1
  404100:	b	4040e4 <__fxstatat@plt+0x2194>
  404104:	ldp	x19, x20, [sp, #16]
  404108:	ldp	x29, x30, [sp], #32
  40410c:	ret
  404110:	stp	x29, x30, [sp, #-48]!
  404114:	mov	x29, sp
  404118:	stp	x19, x20, [sp, #16]
  40411c:	str	x21, [sp, #32]
  404120:	mov	x21, x0
  404124:	bl	4040c0 <__fxstatat@plt+0x2170>
  404128:	mov	x19, x0
  40412c:	cmp	x0, #0x0
  404130:	add	x0, x0, #0x1
  404134:	cinc	x0, x0, eq  // eq = none
  404138:	bl	401bd0 <malloc@plt>
  40413c:	mov	x20, x0
  404140:	cbz	x0, 404164 <__fxstatat@plt+0x2214>
  404144:	mov	x2, x19
  404148:	mov	x1, x21
  40414c:	bl	401a70 <memcpy@plt>
  404150:	cbnz	x19, 404160 <__fxstatat@plt+0x2210>
  404154:	mov	w0, #0x2e                  	// #46
  404158:	strb	w0, [x20]
  40415c:	mov	x19, #0x1                   	// #1
  404160:	strb	wzr, [x20, x19]
  404164:	mov	x0, x20
  404168:	ldp	x19, x20, [sp, #16]
  40416c:	ldr	x21, [sp, #32]
  404170:	ldp	x29, x30, [sp], #48
  404174:	ret
  404178:	ldrb	w1, [x0]
  40417c:	cmp	w1, #0x2f
  404180:	b.ne	404190 <__fxstatat@plt+0x2240>  // b.any
  404184:	ldrb	w1, [x0, #1]!
  404188:	cmp	w1, #0x2f
  40418c:	b.eq	404184 <__fxstatat@plt+0x2234>  // b.none
  404190:	ldrb	w2, [x0]
  404194:	cbz	w2, 4041d0 <__fxstatat@plt+0x2280>
  404198:	mov	x3, x0
  40419c:	mov	w1, #0x0                   	// #0
  4041a0:	mov	w5, #0x1                   	// #1
  4041a4:	mov	w4, #0x0                   	// #0
  4041a8:	b	4041c0 <__fxstatat@plt+0x2270>
  4041ac:	cmp	w1, #0x0
  4041b0:	csel	x0, x0, x3, eq  // eq = none
  4041b4:	csel	w1, w1, w4, eq  // eq = none
  4041b8:	ldrb	w2, [x3, #1]!
  4041bc:	cbz	w2, 4041d0 <__fxstatat@plt+0x2280>
  4041c0:	cmp	w2, #0x2f
  4041c4:	b.ne	4041ac <__fxstatat@plt+0x225c>  // b.any
  4041c8:	mov	w1, w5
  4041cc:	b	4041b8 <__fxstatat@plt+0x2268>
  4041d0:	ret
  4041d4:	stp	x29, x30, [sp, #-32]!
  4041d8:	mov	x29, sp
  4041dc:	str	x19, [sp, #16]
  4041e0:	mov	x19, x0
  4041e4:	bl	401aa0 <strlen@plt>
  4041e8:	cmp	x0, #0x1
  4041ec:	b.ls	404200 <__fxstatat@plt+0x22b0>  // b.plast
  4041f0:	sub	x1, x0, #0x1
  4041f4:	ldrb	w2, [x19, x1]
  4041f8:	cmp	w2, #0x2f
  4041fc:	b.eq	40420c <__fxstatat@plt+0x22bc>  // b.none
  404200:	ldr	x19, [sp, #16]
  404204:	ldp	x29, x30, [sp], #32
  404208:	ret
  40420c:	mov	x0, x1
  404210:	b	4041e8 <__fxstatat@plt+0x2298>
  404214:	stp	x29, x30, [sp, #-64]!
  404218:	mov	x29, sp
  40421c:	str	x2, [sp, #56]
  404220:	mov	w2, #0x0                   	// #0
  404224:	tbnz	w1, #6, 404238 <__fxstatat@plt+0x22e8>
  404228:	bl	401bf0 <open@plt>
  40422c:	bl	407378 <__fxstatat@plt+0x5428>
  404230:	ldp	x29, x30, [sp], #64
  404234:	ret
  404238:	add	x2, sp, #0x40
  40423c:	str	x2, [sp, #16]
  404240:	str	x2, [sp, #24]
  404244:	add	x2, sp, #0x30
  404248:	str	x2, [sp, #32]
  40424c:	str	wzr, [sp, #44]
  404250:	str	wzr, [sp, #40]
  404254:	ldr	x2, [sp, #24]
  404258:	sub	x2, x2, #0x8
  40425c:	ldr	w2, [x2]
  404260:	b	404228 <__fxstatat@plt+0x22d8>
  404264:	stp	x29, x30, [sp, #-48]!
  404268:	mov	x29, sp
  40426c:	str	q0, [sp, #32]
  404270:	cmp	w0, #0x1
  404274:	b.eq	4042d8 <__fxstatat@plt+0x2388>  // b.none
  404278:	stp	x19, x20, [sp, #16]
  40427c:	mov	w19, w0
  404280:	adrp	x0, 40b000 <__fxstatat@plt+0x90b0>
  404284:	add	x0, x0, #0x380
  404288:	ldr	q1, [x0]
  40428c:	bl	40925c <__fxstatat@plt+0x730c>
  404290:	tbz	w0, #31, 4042d4 <__fxstatat@plt+0x2384>
  404294:	ldr	q0, [sp, #32]
  404298:	bl	409b88 <__fxstatat@plt+0x7c38>
  40429c:	mov	x20, x0
  4042a0:	mov	w0, #0x0                   	// #0
  4042a4:	cbnz	w19, 4042c0 <__fxstatat@plt+0x2370>
  4042a8:	mov	x0, x20
  4042ac:	bl	409c94 <__fxstatat@plt+0x7d44>
  4042b0:	ldr	q1, [sp, #32]
  4042b4:	bl	409138 <__fxstatat@plt+0x71e8>
  4042b8:	cmp	w0, #0x0
  4042bc:	cset	w0, ne  // ne = any
  4042c0:	add	x0, x20, w0, sxtw
  4042c4:	bl	409c94 <__fxstatat@plt+0x7d44>
  4042c8:	str	q0, [sp, #32]
  4042cc:	ldp	x19, x20, [sp, #16]
  4042d0:	b	4042d8 <__fxstatat@plt+0x2388>
  4042d4:	ldp	x19, x20, [sp, #16]
  4042d8:	ldr	q0, [sp, #32]
  4042dc:	ldp	x29, x30, [sp], #48
  4042e0:	ret
  4042e4:	stp	x29, x30, [sp, #-224]!
  4042e8:	mov	x29, sp
  4042ec:	stp	x19, x20, [sp, #16]
  4042f0:	stp	x21, x22, [sp, #32]
  4042f4:	stp	x23, x24, [sp, #48]
  4042f8:	stp	x25, x26, [sp, #64]
  4042fc:	stp	x27, x28, [sp, #80]
  404300:	mov	x23, x0
  404304:	str	x1, [sp, #144]
  404308:	mov	w24, w2
  40430c:	mov	x21, x3
  404310:	mov	x26, x4
  404314:	and	w0, w2, #0x3
  404318:	str	w0, [sp, #168]
  40431c:	ands	w0, w2, #0x20
  404320:	str	w0, [sp, #172]
  404324:	mov	w25, #0x400                 	// #1024
  404328:	mov	w0, #0x3e8                 	// #1000
  40432c:	csel	w25, w25, w0, ne  // ne = any
  404330:	bl	401b40 <localeconv@plt>
  404334:	mov	x19, x0
  404338:	ldr	x20, [x0]
  40433c:	mov	x0, x20
  404340:	bl	401aa0 <strlen@plt>
  404344:	str	x0, [sp, #160]
  404348:	sub	x0, x0, #0x1
  40434c:	cmp	x0, #0xf
  404350:	b.ls	404364 <__fxstatat@plt+0x2414>  // b.plast
  404354:	mov	x0, #0x1                   	// #1
  404358:	str	x0, [sp, #160]
  40435c:	adrp	x0, 40b000 <__fxstatat@plt+0x90b0>
  404360:	add	x20, x0, #0x308
  404364:	ldr	x28, [x19, #16]
  404368:	ldr	x27, [x19, #8]
  40436c:	mov	x0, x27
  404370:	bl	401aa0 <strlen@plt>
  404374:	adrp	x1, 40b000 <__fxstatat@plt+0x90b0>
  404378:	add	x1, x1, #0xb90
  40437c:	cmp	x0, #0x10
  404380:	csel	x27, x1, x27, hi  // hi = pmore
  404384:	ldr	x0, [sp, #144]
  404388:	add	x0, x0, #0x287
  40438c:	str	x0, [sp, #152]
  404390:	cmp	x26, x21
  404394:	b.hi	40452c <__fxstatat@plt+0x25dc>  // b.pmore
  404398:	udiv	x0, x21, x26
  40439c:	msub	x0, x0, x26, x21
  4043a0:	cbnz	x0, 4043b8 <__fxstatat@plt+0x2468>
  4043a4:	udiv	x0, x21, x26
  4043a8:	mul	x19, x23, x0
  4043ac:	udiv	x0, x19, x0
  4043b0:	cmp	x0, x23
  4043b4:	b.eq	40461c <__fxstatat@plt+0x26cc>  // b.none
  4043b8:	mov	x0, x21
  4043bc:	bl	409c94 <__fxstatat@plt+0x7d44>
  4043c0:	str	q0, [sp, #96]
  4043c4:	mov	x0, x26
  4043c8:	bl	409c94 <__fxstatat@plt+0x7d44>
  4043cc:	mov	v1.16b, v0.16b
  4043d0:	ldr	q0, [sp, #96]
  4043d4:	bl	408884 <__fxstatat@plt+0x6934>
  4043d8:	str	q0, [sp, #96]
  4043dc:	mov	x0, x23
  4043e0:	bl	409c94 <__fxstatat@plt+0x7d44>
  4043e4:	mov	v1.16b, v0.16b
  4043e8:	ldr	q0, [sp, #96]
  4043ec:	bl	4093e4 <__fxstatat@plt+0x7494>
  4043f0:	str	q0, [sp, #128]
  4043f4:	adrp	x0, 40b000 <__fxstatat@plt+0x90b0>
  4043f8:	add	x0, x0, #0x390
  4043fc:	ldr	q0, [x0]
  404400:	str	q0, [sp, #96]
  404404:	mov	w23, #0x0                   	// #0
  404408:	tbz	w24, #4, 404580 <__fxstatat@plt+0x2630>
  40440c:	mov	w0, w25
  404410:	bl	409b38 <__fxstatat@plt+0x7be8>
  404414:	str	q0, [sp, #112]
  404418:	mov	v1.16b, v0.16b
  40441c:	ldr	q0, [sp, #96]
  404420:	bl	4093e4 <__fxstatat@plt+0x7494>
  404424:	str	q0, [sp, #96]
  404428:	add	w23, w23, #0x1
  40442c:	mov	v1.16b, v0.16b
  404430:	ldr	q0, [sp, #112]
  404434:	bl	4093e4 <__fxstatat@plt+0x7494>
  404438:	ldr	q1, [sp, #128]
  40443c:	bl	40925c <__fxstatat@plt+0x730c>
  404440:	cmp	w0, #0x0
  404444:	cset	w0, le
  404448:	cmp	w23, #0x7
  40444c:	cset	w1, le
  404450:	tst	w1, w0
  404454:	b.ne	40440c <__fxstatat@plt+0x24bc>  // b.any
  404458:	ldr	q1, [sp, #96]
  40445c:	ldr	q0, [sp, #128]
  404460:	bl	408884 <__fxstatat@plt+0x6934>
  404464:	str	q0, [sp, #96]
  404468:	ldr	w0, [sp, #168]
  40446c:	bl	404264 <__fxstatat@plt+0x2314>
  404470:	adrp	x3, 40b000 <__fxstatat@plt+0x90b0>
  404474:	add	x3, x3, #0x318
  404478:	mov	x2, #0xffffffffffffffff    	// #-1
  40447c:	mov	w1, #0x1                   	// #1
  404480:	ldr	x20, [sp, #144]
  404484:	mov	x0, x20
  404488:	bl	401ab0 <__sprintf_chk@plt>
  40448c:	mov	x0, x20
  404490:	bl	401aa0 <strlen@plt>
  404494:	mov	x22, x0
  404498:	ldr	x0, [sp, #160]
  40449c:	add	x19, x0, #0x1
  4044a0:	ldr	w0, [sp, #172]
  4044a4:	cmp	w0, #0x0
  4044a8:	cset	x0, eq  // eq = none
  4044ac:	add	x0, x0, #0x1
  4044b0:	add	x0, x0, x19
  4044b4:	cmp	x0, x22
  4044b8:	b.cc	4044d0 <__fxstatat@plt+0x2580>  // b.lo, b.ul, b.last
  4044bc:	tbz	w24, #3, 4045bc <__fxstatat@plt+0x266c>
  4044c0:	add	x0, x20, x22
  4044c4:	ldurb	w0, [x0, #-1]
  4044c8:	cmp	w0, #0x30
  4044cc:	b.ne	4045bc <__fxstatat@plt+0x266c>  // b.any
  4044d0:	adrp	x0, 40b000 <__fxstatat@plt+0x90b0>
  4044d4:	add	x0, x0, #0x3a0
  4044d8:	ldr	q1, [x0]
  4044dc:	ldr	q0, [sp, #96]
  4044e0:	bl	4093e4 <__fxstatat@plt+0x7494>
  4044e4:	ldr	w0, [sp, #168]
  4044e8:	bl	404264 <__fxstatat@plt+0x2314>
  4044ec:	adrp	x0, 40b000 <__fxstatat@plt+0x90b0>
  4044f0:	add	x0, x0, #0x3a0
  4044f4:	ldr	q1, [x0]
  4044f8:	bl	408884 <__fxstatat@plt+0x6934>
  4044fc:	adrp	x3, 40b000 <__fxstatat@plt+0x90b0>
  404500:	add	x3, x3, #0x310
  404504:	mov	x2, #0xffffffffffffffff    	// #-1
  404508:	mov	w1, #0x1                   	// #1
  40450c:	ldr	x19, [sp, #144]
  404510:	mov	x0, x19
  404514:	bl	401ab0 <__sprintf_chk@plt>
  404518:	mov	x0, x19
  40451c:	bl	401aa0 <strlen@plt>
  404520:	mov	x22, x0
  404524:	mov	x19, #0x0                   	// #0
  404528:	b	4045bc <__fxstatat@plt+0x266c>
  40452c:	cbz	x21, 4043b8 <__fxstatat@plt+0x2468>
  404530:	udiv	x0, x26, x21
  404534:	msub	x0, x0, x21, x26
  404538:	cbnz	x0, 4043b8 <__fxstatat@plt+0x2468>
  40453c:	udiv	x21, x26, x21
  404540:	udiv	x19, x23, x21
  404544:	msub	x0, x19, x21, x23
  404548:	add	x0, x0, x0, lsl #2
  40454c:	lsl	x0, x0, #1
  404550:	udiv	x1, x0, x21
  404554:	msub	x0, x1, x21, x0
  404558:	lsl	x2, x0, #1
  40455c:	cmp	x21, x0, lsl #1
  404560:	b.ls	404570 <__fxstatat@plt+0x2620>  // b.plast
  404564:	cmp	x2, #0x0
  404568:	cset	w2, ne  // ne = any
  40456c:	b	404624 <__fxstatat@plt+0x26d4>
  404570:	cmp	x21, x2
  404574:	cset	w2, cc  // cc = lo, ul, last
  404578:	add	w2, w2, #0x2
  40457c:	b	404624 <__fxstatat@plt+0x26d4>
  404580:	ldr	q0, [sp, #128]
  404584:	ldr	w0, [sp, #168]
  404588:	bl	404264 <__fxstatat@plt+0x2314>
  40458c:	adrp	x3, 40b000 <__fxstatat@plt+0x90b0>
  404590:	add	x3, x3, #0x310
  404594:	mov	x2, #0xffffffffffffffff    	// #-1
  404598:	mov	w1, #0x1                   	// #1
  40459c:	ldr	x19, [sp, #144]
  4045a0:	mov	x0, x19
  4045a4:	bl	401ab0 <__sprintf_chk@plt>
  4045a8:	mov	x0, x19
  4045ac:	bl	401aa0 <strlen@plt>
  4045b0:	mov	x22, x0
  4045b4:	mov	x19, #0x0                   	// #0
  4045b8:	mov	w23, #0xffffffff            	// #-1
  4045bc:	ldr	x0, [sp, #152]
  4045c0:	sub	x21, x0, x22
  4045c4:	mov	x2, x22
  4045c8:	ldr	x1, [sp, #144]
  4045cc:	mov	x0, x21
  4045d0:	bl	401a80 <memmove@plt>
  4045d4:	sub	x22, x22, x19
  4045d8:	add	x22, x21, x22
  4045dc:	tbnz	w24, #2, 404824 <__fxstatat@plt+0x28d4>
  4045e0:	tbz	w24, #7, 4045f4 <__fxstatat@plt+0x26a4>
  4045e4:	tbnz	w23, #31, 4048a8 <__fxstatat@plt+0x2958>
  4045e8:	and	w0, w24, #0x100
  4045ec:	orr	w1, w0, w23
  4045f0:	cbnz	w1, 4048ec <__fxstatat@plt+0x299c>
  4045f4:	ldr	x0, [sp, #152]
  4045f8:	strb	wzr, [x0]
  4045fc:	mov	x0, x21
  404600:	ldp	x19, x20, [sp, #16]
  404604:	ldp	x21, x22, [sp, #32]
  404608:	ldp	x23, x24, [sp, #48]
  40460c:	ldp	x25, x26, [sp, #64]
  404610:	ldp	x27, x28, [sp, #80]
  404614:	ldp	x29, x30, [sp], #224
  404618:	ret
  40461c:	mov	w2, #0x0                   	// #0
  404620:	mov	w1, #0x0                   	// #0
  404624:	and	w21, w24, #0x10
  404628:	tbz	w24, #4, 404744 <__fxstatat@plt+0x27f4>
  40462c:	mov	w4, w25
  404630:	cmp	x19, w25, uxtw
  404634:	b.cc	404774 <__fxstatat@plt+0x2824>  // b.lo, b.ul, b.last
  404638:	mov	w23, #0x0                   	// #0
  40463c:	b	404660 <__fxstatat@plt+0x2710>
  404640:	add	w0, w2, w0
  404644:	cmp	w0, w25
  404648:	cset	w2, hi  // hi = pmore
  40464c:	add	w2, w2, #0x2
  404650:	add	w23, w23, #0x1
  404654:	cmp	x4, x3
  404658:	ccmp	w23, #0x7, #0x0, ls  // ls = plast
  40465c:	b.gt	404698 <__fxstatat@plt+0x2748>
  404660:	udiv	x3, x19, x4
  404664:	msub	x19, x3, x4, x19
  404668:	add	w19, w19, w19, lsl #2
  40466c:	add	w19, w1, w19, lsl #1
  404670:	udiv	w1, w19, w25
  404674:	msub	w0, w1, w25, w19
  404678:	asr	w19, w2, #1
  40467c:	add	w0, w19, w0, lsl #1
  404680:	mov	x19, x3
  404684:	cmp	w25, w0
  404688:	b.ls	404640 <__fxstatat@plt+0x26f0>  // b.plast
  40468c:	cmn	w2, w0
  404690:	cset	w2, ne  // ne = any
  404694:	b	404650 <__fxstatat@plt+0x2700>
  404698:	ldr	x22, [sp, #152]
  40469c:	cmp	x19, #0x9
  4046a0:	b.hi	40474c <__fxstatat@plt+0x27fc>  // b.pmore
  4046a4:	ldr	w0, [sp, #168]
  4046a8:	cmp	w0, #0x1
  4046ac:	b.eq	404708 <__fxstatat@plt+0x27b8>  // b.none
  4046b0:	ldr	w0, [sp, #168]
  4046b4:	cmp	w0, #0x0
  4046b8:	cset	w0, eq  // eq = none
  4046bc:	cmp	w2, #0x0
  4046c0:	cset	w3, gt
  4046c4:	and	w0, w0, w3
  4046c8:	cbz	w0, 40496c <__fxstatat@plt+0x2a1c>
  4046cc:	add	w1, w1, #0x1
  4046d0:	cmp	w1, #0xa
  4046d4:	b.eq	40471c <__fxstatat@plt+0x27cc>  // b.none
  4046d8:	ldr	x0, [sp, #144]
  4046dc:	add	x22, x0, #0x286
  4046e0:	add	w1, w1, #0x30
  4046e4:	strb	w1, [x0, #646]
  4046e8:	ldr	x2, [sp, #160]
  4046ec:	sub	x22, x22, x2
  4046f0:	mov	x1, x20
  4046f4:	mov	x0, x22
  4046f8:	bl	401a70 <memcpy@plt>
  4046fc:	mov	w2, #0x0                   	// #0
  404700:	mov	w1, #0x0                   	// #0
  404704:	b	40474c <__fxstatat@plt+0x27fc>
  404708:	and	w0, w1, #0x1
  40470c:	add	w0, w0, w2
  404710:	cmp	w0, #0x2
  404714:	cset	w0, gt
  404718:	b	4046c8 <__fxstatat@plt+0x2778>
  40471c:	add	x19, x19, #0x1
  404720:	cmp	x19, #0x9
  404724:	b.ls	404738 <__fxstatat@plt+0x27e8>  // b.plast
  404728:	ldr	x22, [sp, #152]
  40472c:	mov	w2, #0x0                   	// #0
  404730:	mov	w1, #0x0                   	// #0
  404734:	b	40474c <__fxstatat@plt+0x27fc>
  404738:	mov	w2, #0x0                   	// #0
  40473c:	mov	w1, #0x0                   	// #0
  404740:	b	404970 <__fxstatat@plt+0x2a20>
  404744:	ldr	x22, [sp, #152]
  404748:	mov	w23, #0xffffffff            	// #-1
  40474c:	ldr	w0, [sp, #168]
  404750:	cmp	w0, #0x1
  404754:	b.eq	404780 <__fxstatat@plt+0x2830>  // b.none
  404758:	mov	w0, #0x0                   	// #0
  40475c:	ldr	w3, [sp, #168]
  404760:	cbnz	w3, 404798 <__fxstatat@plt+0x2848>
  404764:	add	w1, w1, w2
  404768:	cmp	w1, #0x0
  40476c:	cset	w0, gt
  404770:	b	404798 <__fxstatat@plt+0x2848>
  404774:	ldr	x22, [sp, #152]
  404778:	mov	w23, #0x0                   	// #0
  40477c:	b	40474c <__fxstatat@plt+0x27fc>
  404780:	and	x0, x19, #0x1
  404784:	add	x2, x0, w2, sxtw
  404788:	cmp	x2, #0x0
  40478c:	cinc	w1, w1, ne  // ne = any
  404790:	cmp	w1, #0x5
  404794:	cset	w0, gt
  404798:	cbz	w0, 4047b0 <__fxstatat@plt+0x2860>
  40479c:	add	x19, x19, #0x1
  4047a0:	cbz	w21, 4047b0 <__fxstatat@plt+0x2860>
  4047a4:	cmp	x19, w25, uxtw
  4047a8:	ccmp	w23, #0x7, #0x0, eq  // eq = none
  4047ac:	b.le	4047e8 <__fxstatat@plt+0x2898>
  4047b0:	mov	x21, x22
  4047b4:	mov	x2, #0xcccccccccccccccc    	// #-3689348814741910324
  4047b8:	movk	x2, #0xcccd
  4047bc:	umulh	x0, x19, x2
  4047c0:	lsr	x0, x0, #3
  4047c4:	add	x1, x0, x0, lsl #2
  4047c8:	sub	x1, x19, x1, lsl #1
  4047cc:	add	w1, w1, #0x30
  4047d0:	strb	w1, [x21, #-1]!
  4047d4:	mov	x1, x19
  4047d8:	mov	x19, x0
  4047dc:	cmp	x1, #0x9
  4047e0:	b.hi	4047bc <__fxstatat@plt+0x286c>  // b.pmore
  4047e4:	b	4045dc <__fxstatat@plt+0x268c>
  4047e8:	add	w23, w23, #0x1
  4047ec:	tbz	w24, #3, 404800 <__fxstatat@plt+0x28b0>
  4047f0:	sub	x21, x22, #0x1
  4047f4:	mov	w0, #0x31                  	// #49
  4047f8:	sturb	w0, [x22, #-1]
  4047fc:	b	4045dc <__fxstatat@plt+0x268c>
  404800:	mov	w0, #0x30                  	// #48
  404804:	sturb	w0, [x22, #-1]
  404808:	ldr	x2, [sp, #160]
  40480c:	mvn	x0, x2
  404810:	add	x22, x22, x0
  404814:	mov	x1, x20
  404818:	mov	x0, x22
  40481c:	bl	401a70 <memcpy@plt>
  404820:	b	4047f0 <__fxstatat@plt+0x28a0>
  404824:	sub	x20, x22, x21
  404828:	mov	x0, x27
  40482c:	bl	401aa0 <strlen@plt>
  404830:	str	x0, [sp, #96]
  404834:	mov	x3, #0x29                  	// #41
  404838:	mov	x2, x20
  40483c:	mov	x1, x21
  404840:	add	x0, sp, #0xb0
  404844:	bl	401b60 <__memcpy_chk@plt>
  404848:	mov	x19, #0xffffffffffffffff    	// #-1
  40484c:	b	40488c <__fxstatat@plt+0x293c>
  404850:	cmp	x19, x20
  404854:	csel	x19, x19, x20, ls  // ls = plast
  404858:	sub	x21, x22, x19
  40485c:	sub	x20, x20, x19
  404860:	mov	x2, x19
  404864:	add	x0, sp, #0xb0
  404868:	add	x1, x0, x20
  40486c:	mov	x0, x21
  404870:	bl	401a70 <memcpy@plt>
  404874:	cbz	x20, 4045e0 <__fxstatat@plt+0x2690>
  404878:	ldr	x2, [sp, #96]
  40487c:	sub	x22, x21, x2
  404880:	mov	x1, x27
  404884:	mov	x0, x22
  404888:	bl	401a70 <memcpy@plt>
  40488c:	ldrb	w0, [x28]
  404890:	cbz	w0, 404850 <__fxstatat@plt+0x2900>
  404894:	and	x19, x0, #0xff
  404898:	cmp	w0, #0xff
  40489c:	csel	x19, x19, x20, ne  // ne = any
  4048a0:	add	x28, x28, #0x1
  4048a4:	b	404850 <__fxstatat@plt+0x2900>
  4048a8:	mov	w23, #0x1                   	// #1
  4048ac:	mov	x0, #0x1                   	// #1
  4048b0:	mov	w25, w25
  4048b4:	cmp	x26, x0
  4048b8:	b.ls	4048e4 <__fxstatat@plt+0x2994>  // b.plast
  4048bc:	mul	x0, x0, x25
  4048c0:	cmp	x26, x0
  4048c4:	b.ls	4045e8 <__fxstatat@plt+0x2698>  // b.plast
  4048c8:	add	w23, w23, #0x1
  4048cc:	cmp	w23, #0x8
  4048d0:	b.ne	4048bc <__fxstatat@plt+0x296c>  // b.any
  4048d4:	and	w0, w24, #0x100
  4048d8:	tbnz	w24, #6, 4048f4 <__fxstatat@plt+0x29a4>
  4048dc:	ldr	x1, [sp, #152]
  4048e0:	b	404908 <__fxstatat@plt+0x29b8>
  4048e4:	mov	w23, #0x0                   	// #0
  4048e8:	b	4045e8 <__fxstatat@plt+0x2698>
  4048ec:	ldr	x1, [sp, #152]
  4048f0:	tbz	w24, #6, 404904 <__fxstatat@plt+0x29b4>
  4048f4:	ldr	x3, [sp, #144]
  4048f8:	add	x1, x3, #0x288
  4048fc:	mov	w2, #0x20                  	// #32
  404900:	strb	w2, [x3, #647]
  404904:	cbz	w23, 404950 <__fxstatat@plt+0x2a00>
  404908:	ldr	w4, [sp, #172]
  40490c:	cmp	w4, #0x0
  404910:	ccmp	w23, #0x1, #0x0, eq  // eq = none
  404914:	b.eq	404980 <__fxstatat@plt+0x2a30>  // b.none
  404918:	mov	x3, x1
  40491c:	adrp	x2, 40b000 <__fxstatat@plt+0x90b0>
  404920:	add	x2, x2, #0x3b0
  404924:	ldrb	w2, [x2, w23, sxtw]
  404928:	strb	w2, [x3], #1
  40492c:	str	x3, [sp, #152]
  404930:	cbz	w0, 4045f4 <__fxstatat@plt+0x26a4>
  404934:	cbz	w4, 404948 <__fxstatat@plt+0x29f8>
  404938:	mov	w0, #0x69                  	// #105
  40493c:	strb	w0, [x1, #1]
  404940:	add	x1, x1, #0x2
  404944:	b	404954 <__fxstatat@plt+0x2a04>
  404948:	ldr	x1, [sp, #152]
  40494c:	b	404954 <__fxstatat@plt+0x2a04>
  404950:	cbz	w0, 404964 <__fxstatat@plt+0x2a14>
  404954:	mov	w0, #0x42                  	// #66
  404958:	strb	w0, [x1], #1
  40495c:	str	x1, [sp, #152]
  404960:	b	4045f4 <__fxstatat@plt+0x26a4>
  404964:	str	x1, [sp, #152]
  404968:	b	4045f4 <__fxstatat@plt+0x26a4>
  40496c:	cbnz	w1, 4046d8 <__fxstatat@plt+0x2788>
  404970:	tbz	w24, #3, 4046d8 <__fxstatat@plt+0x2788>
  404974:	ldr	x22, [sp, #152]
  404978:	mov	w1, #0x0                   	// #0
  40497c:	b	40474c <__fxstatat@plt+0x27fc>
  404980:	mov	x2, x1
  404984:	mov	w1, #0x6b                  	// #107
  404988:	strb	w1, [x2], #1
  40498c:	mov	x1, x2
  404990:	str	x2, [sp, #152]
  404994:	cbnz	w0, 404954 <__fxstatat@plt+0x2a04>
  404998:	b	4045f4 <__fxstatat@plt+0x26a4>
  40499c:	stp	x29, x30, [sp, #-64]!
  4049a0:	mov	x29, sp
  4049a4:	stp	x19, x20, [sp, #16]
  4049a8:	stp	x21, x22, [sp, #32]
  4049ac:	mov	x19, x0
  4049b0:	mov	x22, x1
  4049b4:	mov	x20, x2
  4049b8:	cbz	x0, 404a28 <__fxstatat@plt+0x2ad8>
  4049bc:	ldrb	w0, [x19]
  4049c0:	mov	w21, #0x0                   	// #0
  4049c4:	cmp	w0, #0x27
  4049c8:	b.eq	404a78 <__fxstatat@plt+0x2b28>  // b.none
  4049cc:	adrp	x1, 40b000 <__fxstatat@plt+0x90b0>
  4049d0:	add	x1, x1, #0x3b0
  4049d4:	mov	x3, #0x4                   	// #4
  4049d8:	add	x2, x1, #0x10
  4049dc:	add	x1, x1, #0x18
  4049e0:	mov	x0, x19
  4049e4:	bl	403bf0 <__fxstatat@plt+0x1ca0>
  4049e8:	tbnz	w0, #31, 404a84 <__fxstatat@plt+0x2b34>
  4049ec:	adrp	x1, 40b000 <__fxstatat@plt+0x90b0>
  4049f0:	add	x1, x1, #0x3b0
  4049f4:	add	x0, x1, w0, sxtw #2
  4049f8:	ldr	w0, [x0, #16]
  4049fc:	orr	w21, w21, w0
  404a00:	mov	x0, #0x1                   	// #1
  404a04:	str	x0, [x20]
  404a08:	str	w21, [x22]
  404a0c:	mov	w0, #0x0                   	// #0
  404a10:	ldr	x1, [x20]
  404a14:	cbz	x1, 404b10 <__fxstatat@plt+0x2bc0>
  404a18:	ldp	x19, x20, [sp, #16]
  404a1c:	ldp	x21, x22, [sp, #32]
  404a20:	ldp	x29, x30, [sp], #64
  404a24:	ret
  404a28:	adrp	x0, 40b000 <__fxstatat@plt+0x90b0>
  404a2c:	add	x0, x0, #0x320
  404a30:	bl	401f10 <getenv@plt>
  404a34:	mov	x19, x0
  404a38:	cbnz	x0, 4049bc <__fxstatat@plt+0x2a6c>
  404a3c:	adrp	x0, 40b000 <__fxstatat@plt+0x90b0>
  404a40:	add	x0, x0, #0x330
  404a44:	bl	401f10 <getenv@plt>
  404a48:	mov	x19, x0
  404a4c:	cbnz	x0, 4049bc <__fxstatat@plt+0x2a6c>
  404a50:	adrp	x0, 40b000 <__fxstatat@plt+0x90b0>
  404a54:	add	x0, x0, #0x340
  404a58:	bl	401f10 <getenv@plt>
  404a5c:	cmp	x0, #0x0
  404a60:	mov	x0, #0x200                 	// #512
  404a64:	mov	x1, #0x400                 	// #1024
  404a68:	csel	x0, x0, x1, ne  // ne = any
  404a6c:	str	x0, [x20]
  404a70:	mov	w21, #0x0                   	// #0
  404a74:	b	404a08 <__fxstatat@plt+0x2ab8>
  404a78:	add	x19, x19, #0x1
  404a7c:	mov	w21, #0x4                   	// #4
  404a80:	b	4049cc <__fxstatat@plt+0x2a7c>
  404a84:	adrp	x4, 40b000 <__fxstatat@plt+0x90b0>
  404a88:	add	x4, x4, #0x350
  404a8c:	mov	x3, x20
  404a90:	mov	w2, #0x0                   	// #0
  404a94:	add	x1, sp, #0x38
  404a98:	mov	x0, x19
  404a9c:	bl	407d8c <__fxstatat@plt+0x5e3c>
  404aa0:	cbnz	w0, 404adc <__fxstatat@plt+0x2b8c>
  404aa4:	ldrb	w0, [x19]
  404aa8:	sub	w0, w0, #0x30
  404aac:	and	w0, w0, #0xff
  404ab0:	cmp	w0, #0x9
  404ab4:	b.ls	404a08 <__fxstatat@plt+0x2ab8>  // b.plast
  404ab8:	ldr	x1, [sp, #56]
  404abc:	cmp	x19, x1
  404ac0:	b.eq	404ae4 <__fxstatat@plt+0x2b94>  // b.none
  404ac4:	ldrb	w0, [x19, #1]!
  404ac8:	sub	w0, w0, #0x30
  404acc:	and	w0, w0, #0xff
  404ad0:	cmp	w0, #0x9
  404ad4:	b.hi	404abc <__fxstatat@plt+0x2b6c>  // b.pmore
  404ad8:	b	404a08 <__fxstatat@plt+0x2ab8>
  404adc:	str	wzr, [x22]
  404ae0:	b	404a10 <__fxstatat@plt+0x2ac0>
  404ae4:	ldurb	w0, [x1, #-1]
  404ae8:	cmp	w0, #0x42
  404aec:	b.eq	404afc <__fxstatat@plt+0x2bac>  // b.none
  404af0:	orr	w21, w21, #0x80
  404af4:	orr	w21, w21, #0x20
  404af8:	b	404a08 <__fxstatat@plt+0x2ab8>
  404afc:	orr	w21, w21, #0x180
  404b00:	ldurb	w0, [x1, #-2]
  404b04:	cmp	w0, #0x69
  404b08:	b.ne	404a08 <__fxstatat@plt+0x2ab8>  // b.any
  404b0c:	b	404af4 <__fxstatat@plt+0x2ba4>
  404b10:	adrp	x0, 40b000 <__fxstatat@plt+0x90b0>
  404b14:	add	x0, x0, #0x340
  404b18:	bl	401f10 <getenv@plt>
  404b1c:	cmp	x0, #0x0
  404b20:	mov	x0, #0x200                 	// #512
  404b24:	mov	x1, #0x400                 	// #1024
  404b28:	csel	x0, x0, x1, ne  // ne = any
  404b2c:	str	x0, [x20]
  404b30:	mov	w0, #0x4                   	// #4
  404b34:	b	404a18 <__fxstatat@plt+0x2ac8>
  404b38:	mov	x3, x0
  404b3c:	add	x0, x1, #0x14
  404b40:	strb	wzr, [x1, #20]
  404b44:	mov	x4, #0xcccccccccccccccc    	// #-3689348814741910324
  404b48:	movk	x4, #0xcccd
  404b4c:	umulh	x1, x3, x4
  404b50:	lsr	x1, x1, #3
  404b54:	add	x2, x1, x1, lsl #2
  404b58:	sub	x2, x3, x2, lsl #1
  404b5c:	add	w2, w2, #0x30
  404b60:	strb	w2, [x0, #-1]!
  404b64:	mov	x2, x3
  404b68:	mov	x3, x1
  404b6c:	cmp	x2, #0x9
  404b70:	b.hi	404b4c <__fxstatat@plt+0x2bfc>  // b.pmore
  404b74:	ret
  404b78:	stp	x29, x30, [sp, #-48]!
  404b7c:	mov	x29, sp
  404b80:	cbz	x0, 404bf8 <__fxstatat@plt+0x2ca8>
  404b84:	stp	x19, x20, [sp, #16]
  404b88:	mov	x19, x0
  404b8c:	mov	w1, #0x2f                  	// #47
  404b90:	bl	401ce0 <strrchr@plt>
  404b94:	mov	x20, x0
  404b98:	cbz	x0, 404c2c <__fxstatat@plt+0x2cdc>
  404b9c:	str	x21, [sp, #32]
  404ba0:	add	x21, x0, #0x1
  404ba4:	sub	x0, x21, x19
  404ba8:	cmp	x0, #0x6
  404bac:	b.le	404c20 <__fxstatat@plt+0x2cd0>
  404bb0:	mov	x2, #0x7                   	// #7
  404bb4:	adrp	x1, 40b000 <__fxstatat@plt+0x90b0>
  404bb8:	add	x1, x1, #0x418
  404bbc:	sub	x0, x20, #0x6
  404bc0:	bl	401c20 <strncmp@plt>
  404bc4:	cbnz	w0, 404c28 <__fxstatat@plt+0x2cd8>
  404bc8:	mov	x2, #0x3                   	// #3
  404bcc:	adrp	x1, 40b000 <__fxstatat@plt+0x90b0>
  404bd0:	add	x1, x1, #0x420
  404bd4:	mov	x0, x21
  404bd8:	bl	401c20 <strncmp@plt>
  404bdc:	mov	x19, x21
  404be0:	cbnz	w0, 404c48 <__fxstatat@plt+0x2cf8>
  404be4:	add	x19, x20, #0x4
  404be8:	adrp	x0, 41e000 <__fxstatat@plt+0x1c0b0>
  404bec:	str	x19, [x0, #808]
  404bf0:	ldr	x21, [sp, #32]
  404bf4:	b	404c2c <__fxstatat@plt+0x2cdc>
  404bf8:	stp	x19, x20, [sp, #16]
  404bfc:	str	x21, [sp, #32]
  404c00:	adrp	x0, 41e000 <__fxstatat@plt+0x1c0b0>
  404c04:	ldr	x3, [x0, #776]
  404c08:	mov	x2, #0x37                  	// #55
  404c0c:	mov	x1, #0x1                   	// #1
  404c10:	adrp	x0, 40b000 <__fxstatat@plt+0x90b0>
  404c14:	add	x0, x0, #0x3e0
  404c18:	bl	401e30 <fwrite@plt>
  404c1c:	bl	401d10 <abort@plt>
  404c20:	ldr	x21, [sp, #32]
  404c24:	b	404c2c <__fxstatat@plt+0x2cdc>
  404c28:	ldr	x21, [sp, #32]
  404c2c:	adrp	x0, 41e000 <__fxstatat@plt+0x1c0b0>
  404c30:	str	x19, [x0, #848]
  404c34:	adrp	x0, 41e000 <__fxstatat@plt+0x1c0b0>
  404c38:	str	x19, [x0, #768]
  404c3c:	ldp	x19, x20, [sp, #16]
  404c40:	ldp	x29, x30, [sp], #48
  404c44:	ret
  404c48:	ldr	x21, [sp, #32]
  404c4c:	b	404c2c <__fxstatat@plt+0x2cdc>
  404c50:	stp	xzr, xzr, [x8]
  404c54:	stp	xzr, xzr, [x8, #16]
  404c58:	stp	xzr, xzr, [x8, #32]
  404c5c:	str	xzr, [x8, #48]
  404c60:	cmp	w0, #0xa
  404c64:	b.eq	404c70 <__fxstatat@plt+0x2d20>  // b.none
  404c68:	str	w0, [x8]
  404c6c:	ret
  404c70:	stp	x29, x30, [sp, #-16]!
  404c74:	mov	x29, sp
  404c78:	bl	401d10 <abort@plt>
  404c7c:	stp	x29, x30, [sp, #-48]!
  404c80:	mov	x29, sp
  404c84:	stp	x19, x20, [sp, #16]
  404c88:	str	x21, [sp, #32]
  404c8c:	mov	x20, x0
  404c90:	mov	w21, w1
  404c94:	mov	w2, #0x5                   	// #5
  404c98:	mov	x1, x0
  404c9c:	mov	x0, #0x0                   	// #0
  404ca0:	bl	401ea0 <dcgettext@plt>
  404ca4:	mov	x19, x0
  404ca8:	cmp	x20, x0
  404cac:	b.eq	404cc4 <__fxstatat@plt+0x2d74>  // b.none
  404cb0:	mov	x0, x19
  404cb4:	ldp	x19, x20, [sp, #16]
  404cb8:	ldr	x21, [sp, #32]
  404cbc:	ldp	x29, x30, [sp], #48
  404cc0:	ret
  404cc4:	bl	40882c <__fxstatat@plt+0x68dc>
  404cc8:	ldrb	w1, [x0]
  404ccc:	and	w1, w1, #0xffffffdf
  404cd0:	cmp	w1, #0x55
  404cd4:	b.ne	404d54 <__fxstatat@plt+0x2e04>  // b.any
  404cd8:	ldrb	w1, [x0, #1]
  404cdc:	and	w1, w1, #0xffffffdf
  404ce0:	cmp	w1, #0x54
  404ce4:	b.ne	404d18 <__fxstatat@plt+0x2dc8>  // b.any
  404ce8:	ldrb	w1, [x0, #2]
  404cec:	and	w1, w1, #0xffffffdf
  404cf0:	cmp	w1, #0x46
  404cf4:	b.ne	404d18 <__fxstatat@plt+0x2dc8>  // b.any
  404cf8:	ldrb	w1, [x0, #3]
  404cfc:	cmp	w1, #0x2d
  404d00:	b.ne	404d18 <__fxstatat@plt+0x2dc8>  // b.any
  404d04:	ldrb	w1, [x0, #4]
  404d08:	cmp	w1, #0x38
  404d0c:	b.ne	404d18 <__fxstatat@plt+0x2dc8>  // b.any
  404d10:	ldrb	w0, [x0, #5]
  404d14:	cbz	w0, 404d34 <__fxstatat@plt+0x2de4>
  404d18:	adrp	x19, 40b000 <__fxstatat@plt+0x90b0>
  404d1c:	add	x0, x19, #0x450
  404d20:	adrp	x19, 40b000 <__fxstatat@plt+0x90b0>
  404d24:	add	x19, x19, #0x428
  404d28:	cmp	w21, #0x9
  404d2c:	csel	x19, x19, x0, eq  // eq = none
  404d30:	b	404cb0 <__fxstatat@plt+0x2d60>
  404d34:	ldrb	w1, [x19]
  404d38:	adrp	x19, 40b000 <__fxstatat@plt+0x90b0>
  404d3c:	add	x0, x19, #0x430
  404d40:	adrp	x19, 40b000 <__fxstatat@plt+0x90b0>
  404d44:	add	x19, x19, #0x448
  404d48:	cmp	w1, #0x60
  404d4c:	csel	x19, x19, x0, eq  // eq = none
  404d50:	b	404cb0 <__fxstatat@plt+0x2d60>
  404d54:	cmp	w1, #0x47
  404d58:	b.ne	404d18 <__fxstatat@plt+0x2dc8>  // b.any
  404d5c:	ldrb	w1, [x0, #1]
  404d60:	and	w1, w1, #0xffffffdf
  404d64:	cmp	w1, #0x42
  404d68:	b.ne	404d18 <__fxstatat@plt+0x2dc8>  // b.any
  404d6c:	ldrb	w1, [x0, #2]
  404d70:	cmp	w1, #0x31
  404d74:	b.ne	404d18 <__fxstatat@plt+0x2dc8>  // b.any
  404d78:	ldrb	w1, [x0, #3]
  404d7c:	cmp	w1, #0x38
  404d80:	b.ne	404d18 <__fxstatat@plt+0x2dc8>  // b.any
  404d84:	ldrb	w1, [x0, #4]
  404d88:	cmp	w1, #0x30
  404d8c:	b.ne	404d18 <__fxstatat@plt+0x2dc8>  // b.any
  404d90:	ldrb	w1, [x0, #5]
  404d94:	cmp	w1, #0x33
  404d98:	b.ne	404d18 <__fxstatat@plt+0x2dc8>  // b.any
  404d9c:	ldrb	w1, [x0, #6]
  404da0:	cmp	w1, #0x30
  404da4:	b.ne	404d18 <__fxstatat@plt+0x2dc8>  // b.any
  404da8:	ldrb	w0, [x0, #7]
  404dac:	cbnz	w0, 404d18 <__fxstatat@plt+0x2dc8>
  404db0:	ldrb	w1, [x19]
  404db4:	adrp	x19, 40b000 <__fxstatat@plt+0x90b0>
  404db8:	add	x0, x19, #0x438
  404dbc:	adrp	x19, 40b000 <__fxstatat@plt+0x90b0>
  404dc0:	add	x19, x19, #0x440
  404dc4:	cmp	w1, #0x60
  404dc8:	csel	x19, x19, x0, eq  // eq = none
  404dcc:	b	404cb0 <__fxstatat@plt+0x2d60>
  404dd0:	sub	sp, sp, #0xf0
  404dd4:	stp	x29, x30, [sp, #16]
  404dd8:	add	x29, sp, #0x10
  404ddc:	stp	x19, x20, [sp, #32]
  404de0:	stp	x21, x22, [sp, #48]
  404de4:	stp	x23, x24, [sp, #64]
  404de8:	stp	x25, x26, [sp, #80]
  404dec:	stp	x27, x28, [sp, #96]
  404df0:	mov	x28, x0
  404df4:	mov	x26, x1
  404df8:	str	x2, [sp, #136]
  404dfc:	mov	x24, x3
  404e00:	mov	w25, w4
  404e04:	mov	w19, w5
  404e08:	str	w5, [sp, #184]
  404e0c:	str	x6, [sp, #152]
  404e10:	str	x7, [sp, #200]
  404e14:	bl	401df0 <__ctype_get_mb_cur_max@plt>
  404e18:	str	x0, [sp, #168]
  404e1c:	mov	x0, x19
  404e20:	ubfx	x0, x0, #1, #1
  404e24:	str	x0, [sp, #112]
  404e28:	mov	w0, #0x1                   	// #1
  404e2c:	str	w0, [sp, #128]
  404e30:	str	wzr, [sp, #180]
  404e34:	str	wzr, [sp, #124]
  404e38:	str	wzr, [sp, #132]
  404e3c:	str	xzr, [sp, #144]
  404e40:	str	xzr, [sp, #160]
  404e44:	str	xzr, [sp, #192]
  404e48:	mov	w23, w25
  404e4c:	mov	x25, x24
  404e50:	cmp	w23, #0x4
  404e54:	b.eq	404fc4 <__fxstatat@plt+0x3074>  // b.none
  404e58:	b.ls	404ea8 <__fxstatat@plt+0x2f58>  // b.plast
  404e5c:	cmp	w23, #0x7
  404e60:	b.eq	405034 <__fxstatat@plt+0x30e4>  // b.none
  404e64:	b.ls	404ef4 <__fxstatat@plt+0x2fa4>  // b.plast
  404e68:	sub	w0, w23, #0x8
  404e6c:	cmp	w0, #0x2
  404e70:	b.hi	405024 <__fxstatat@plt+0x30d4>  // b.pmore
  404e74:	cmp	w23, #0xa
  404e78:	b.ne	404f68 <__fxstatat@plt+0x3018>  // b.any
  404e7c:	mov	x27, #0x0                   	// #0
  404e80:	ldr	w0, [sp, #112]
  404e84:	cbz	w0, 404f94 <__fxstatat@plt+0x3044>
  404e88:	ldr	x0, [sp, #240]
  404e8c:	bl	401aa0 <strlen@plt>
  404e90:	str	x0, [sp, #144]
  404e94:	ldr	x0, [sp, #240]
  404e98:	str	x0, [sp, #160]
  404e9c:	mov	w0, #0x1                   	// #1
  404ea0:	str	w0, [sp, #132]
  404ea4:	b	404f2c <__fxstatat@plt+0x2fdc>
  404ea8:	cmp	w23, #0x2
  404eac:	b.eq	405000 <__fxstatat@plt+0x30b0>  // b.none
  404eb0:	b.ls	404ec0 <__fxstatat@plt+0x2f70>  // b.plast
  404eb4:	mov	w0, #0x1                   	// #1
  404eb8:	str	w0, [sp, #132]
  404ebc:	b	404ecc <__fxstatat@plt+0x2f7c>
  404ec0:	cbz	w23, 405028 <__fxstatat@plt+0x30d8>
  404ec4:	cmp	w23, #0x1
  404ec8:	b.ne	405024 <__fxstatat@plt+0x30d4>  // b.any
  404ecc:	mov	w0, #0x1                   	// #1
  404ed0:	str	w0, [sp, #112]
  404ed4:	mov	x0, #0x1                   	// #1
  404ed8:	str	x0, [sp, #144]
  404edc:	adrp	x0, 40b000 <__fxstatat@plt+0x90b0>
  404ee0:	add	x0, x0, #0x450
  404ee4:	str	x0, [sp, #160]
  404ee8:	mov	x27, #0x0                   	// #0
  404eec:	mov	w23, #0x2                   	// #2
  404ef0:	b	404f2c <__fxstatat@plt+0x2fdc>
  404ef4:	cmp	w23, #0x5
  404ef8:	b.eq	404f34 <__fxstatat@plt+0x2fe4>  // b.none
  404efc:	cmp	w23, #0x6
  404f00:	b.ne	405024 <__fxstatat@plt+0x30d4>  // b.any
  404f04:	mov	w0, #0x1                   	// #1
  404f08:	str	w0, [sp, #112]
  404f0c:	str	w0, [sp, #132]
  404f10:	mov	x0, #0x1                   	// #1
  404f14:	str	x0, [sp, #144]
  404f18:	adrp	x0, 40b000 <__fxstatat@plt+0x90b0>
  404f1c:	add	x0, x0, #0x428
  404f20:	str	x0, [sp, #160]
  404f24:	mov	x27, #0x0                   	// #0
  404f28:	mov	w23, #0x5                   	// #5
  404f2c:	mov	x24, #0x0                   	// #0
  404f30:	b	405a20 <__fxstatat@plt+0x3ad0>
  404f34:	ldr	w0, [sp, #112]
  404f38:	cbnz	w0, 405048 <__fxstatat@plt+0x30f8>
  404f3c:	cbz	x26, 40506c <__fxstatat@plt+0x311c>
  404f40:	mov	w0, #0x22                  	// #34
  404f44:	strb	w0, [x28]
  404f48:	mov	w0, #0x1                   	// #1
  404f4c:	str	w0, [sp, #132]
  404f50:	mov	x27, #0x1                   	// #1
  404f54:	str	x27, [sp, #144]
  404f58:	adrp	x0, 40b000 <__fxstatat@plt+0x90b0>
  404f5c:	add	x0, x0, #0x428
  404f60:	str	x0, [sp, #160]
  404f64:	b	404f2c <__fxstatat@plt+0x2fdc>
  404f68:	mov	w1, w23
  404f6c:	adrp	x0, 40b000 <__fxstatat@plt+0x90b0>
  404f70:	add	x0, x0, #0x458
  404f74:	bl	404c7c <__fxstatat@plt+0x2d2c>
  404f78:	str	x0, [sp, #200]
  404f7c:	mov	w1, w23
  404f80:	adrp	x0, 40b000 <__fxstatat@plt+0x90b0>
  404f84:	add	x0, x0, #0x450
  404f88:	bl	404c7c <__fxstatat@plt+0x2d2c>
  404f8c:	str	x0, [sp, #240]
  404f90:	b	404e7c <__fxstatat@plt+0x2f2c>
  404f94:	ldr	x1, [sp, #200]
  404f98:	ldrb	w0, [x1]
  404f9c:	cbnz	w0, 404fb4 <__fxstatat@plt+0x3064>
  404fa0:	mov	x27, #0x0                   	// #0
  404fa4:	b	404e88 <__fxstatat@plt+0x2f38>
  404fa8:	add	x27, x27, #0x1
  404fac:	ldrb	w0, [x1, x27]
  404fb0:	cbz	w0, 404e88 <__fxstatat@plt+0x2f38>
  404fb4:	cmp	x26, x27
  404fb8:	b.ls	404fa8 <__fxstatat@plt+0x3058>  // b.plast
  404fbc:	strb	w0, [x28, x27]
  404fc0:	b	404fa8 <__fxstatat@plt+0x3058>
  404fc4:	ldr	w0, [sp, #112]
  404fc8:	cbnz	w0, 404ecc <__fxstatat@plt+0x2f7c>
  404fcc:	mov	w0, #0x1                   	// #1
  404fd0:	str	w0, [sp, #132]
  404fd4:	cbz	x26, 40508c <__fxstatat@plt+0x313c>
  404fd8:	mov	w0, #0x27                  	// #39
  404fdc:	strb	w0, [x28]
  404fe0:	str	wzr, [sp, #112]
  404fe4:	mov	x27, #0x1                   	// #1
  404fe8:	str	x27, [sp, #144]
  404fec:	adrp	x0, 40b000 <__fxstatat@plt+0x90b0>
  404ff0:	add	x0, x0, #0x450
  404ff4:	str	x0, [sp, #160]
  404ff8:	mov	w23, #0x2                   	// #2
  404ffc:	b	404f2c <__fxstatat@plt+0x2fdc>
  405000:	ldr	w0, [sp, #112]
  405004:	cbz	w0, 404fd4 <__fxstatat@plt+0x3084>
  405008:	mov	x0, #0x1                   	// #1
  40500c:	str	x0, [sp, #144]
  405010:	adrp	x0, 40b000 <__fxstatat@plt+0x90b0>
  405014:	add	x0, x0, #0x450
  405018:	str	x0, [sp, #160]
  40501c:	mov	x27, #0x0                   	// #0
  405020:	b	404f2c <__fxstatat@plt+0x2fdc>
  405024:	bl	401d10 <abort@plt>
  405028:	str	wzr, [sp, #112]
  40502c:	mov	x27, #0x0                   	// #0
  405030:	b	404f2c <__fxstatat@plt+0x2fdc>
  405034:	str	wzr, [sp, #112]
  405038:	mov	w0, #0x1                   	// #1
  40503c:	str	w0, [sp, #132]
  405040:	mov	x27, #0x0                   	// #0
  405044:	b	404f2c <__fxstatat@plt+0x2fdc>
  405048:	ldr	w0, [sp, #112]
  40504c:	str	w0, [sp, #132]
  405050:	mov	x0, #0x1                   	// #1
  405054:	str	x0, [sp, #144]
  405058:	adrp	x0, 40b000 <__fxstatat@plt+0x90b0>
  40505c:	add	x0, x0, #0x428
  405060:	str	x0, [sp, #160]
  405064:	mov	x27, #0x0                   	// #0
  405068:	b	404f2c <__fxstatat@plt+0x2fdc>
  40506c:	mov	w0, #0x1                   	// #1
  405070:	str	w0, [sp, #132]
  405074:	mov	x27, #0x1                   	// #1
  405078:	str	x27, [sp, #144]
  40507c:	adrp	x0, 40b000 <__fxstatat@plt+0x90b0>
  405080:	add	x0, x0, #0x428
  405084:	str	x0, [sp, #160]
  405088:	b	404f2c <__fxstatat@plt+0x2fdc>
  40508c:	str	wzr, [sp, #112]
  405090:	mov	x27, #0x1                   	// #1
  405094:	str	x27, [sp, #144]
  405098:	adrp	x0, 40b000 <__fxstatat@plt+0x90b0>
  40509c:	add	x0, x0, #0x450
  4050a0:	str	x0, [sp, #160]
  4050a4:	mov	w23, #0x2                   	// #2
  4050a8:	b	404f2c <__fxstatat@plt+0x2fdc>
  4050ac:	ldr	x0, [sp, #144]
  4050b0:	add	x20, x24, x0
  4050b4:	cmp	x0, #0x1
  4050b8:	ccmn	x25, #0x1, #0x0, hi  // hi = pmore
  4050bc:	b.ne	4050cc <__fxstatat@plt+0x317c>  // b.any
  4050c0:	ldr	x0, [sp, #136]
  4050c4:	bl	401aa0 <strlen@plt>
  4050c8:	mov	x25, x0
  4050cc:	cmp	x20, x25
  4050d0:	b.hi	405cfc <__fxstatat@plt+0x3dac>  // b.pmore
  4050d4:	ldr	x0, [sp, #136]
  4050d8:	add	x20, x0, x24
  4050dc:	ldr	x2, [sp, #144]
  4050e0:	ldr	x1, [sp, #160]
  4050e4:	mov	x0, x20
  4050e8:	bl	401d50 <memcmp@plt>
  4050ec:	cbnz	w0, 405cfc <__fxstatat@plt+0x3dac>
  4050f0:	ldr	w0, [sp, #112]
  4050f4:	cbnz	w0, 40511c <__fxstatat@plt+0x31cc>
  4050f8:	ldrb	w20, [x20]
  4050fc:	cmp	w20, #0x7e
  405100:	b.hi	4055e8 <__fxstatat@plt+0x3698>  // b.pmore
  405104:	adrp	x0, 40b000 <__fxstatat@plt+0x90b0>
  405108:	add	x0, x0, #0x4d0
  40510c:	ldrh	w0, [x0, w20, uxtw #1]
  405110:	adr	x1, 40511c <__fxstatat@plt+0x31cc>
  405114:	add	x0, x1, w0, sxth #2
  405118:	br	x0
  40511c:	mov	x24, x25
  405120:	mov	w25, w23
  405124:	b	405c84 <__fxstatat@plt+0x3d34>
  405128:	ldr	w0, [sp, #132]
  40512c:	cbnz	w0, 405148 <__fxstatat@plt+0x31f8>
  405130:	ldr	x0, [sp, #184]
  405134:	tbnz	w0, #0, 405a1c <__fxstatat@plt+0x3acc>
  405138:	ldr	w0, [sp, #132]
  40513c:	mov	w22, w0
  405140:	mov	w19, w0
  405144:	b	40595c <__fxstatat@plt+0x3a0c>
  405148:	ldr	w0, [sp, #112]
  40514c:	cbnz	w0, 405c38 <__fxstatat@plt+0x3ce8>
  405150:	mov	w22, w0
  405154:	cmp	w23, #0x2
  405158:	cset	w1, eq  // eq = none
  40515c:	ldr	w0, [sp, #124]
  405160:	eor	w0, w0, #0x1
  405164:	ands	w0, w1, w0
  405168:	b.eq	4051cc <__fxstatat@plt+0x327c>  // b.none
  40516c:	cmp	x26, x27
  405170:	b.ls	40517c <__fxstatat@plt+0x322c>  // b.plast
  405174:	mov	w1, #0x27                  	// #39
  405178:	strb	w1, [x28, x27]
  40517c:	add	x1, x27, #0x1
  405180:	cmp	x26, x1
  405184:	b.ls	405190 <__fxstatat@plt+0x3240>  // b.plast
  405188:	mov	w2, #0x24                  	// #36
  40518c:	strb	w2, [x28, x1]
  405190:	add	x1, x27, #0x2
  405194:	cmp	x26, x1
  405198:	b.ls	4051a4 <__fxstatat@plt+0x3254>  // b.plast
  40519c:	mov	w2, #0x27                  	// #39
  4051a0:	strb	w2, [x28, x1]
  4051a4:	add	x1, x27, #0x3
  4051a8:	cmp	x26, x1
  4051ac:	b.ls	405ce8 <__fxstatat@plt+0x3d98>  // b.plast
  4051b0:	mov	w2, #0x5c                  	// #92
  4051b4:	strb	w2, [x28, x1]
  4051b8:	add	x27, x27, #0x4
  4051bc:	str	w0, [sp, #124]
  4051c0:	mov	w19, #0x0                   	// #0
  4051c4:	mov	w20, #0x30                  	// #48
  4051c8:	b	405984 <__fxstatat@plt+0x3a34>
  4051cc:	cmp	x26, x27
  4051d0:	b.hi	4051f0 <__fxstatat@plt+0x32a0>  // b.pmore
  4051d4:	add	x2, x27, #0x1
  4051d8:	cbnz	w21, 405200 <__fxstatat@plt+0x32b0>
  4051dc:	mov	w0, w19
  4051e0:	mov	w19, w21
  4051e4:	mov	x27, x2
  4051e8:	mov	w20, #0x30                  	// #48
  4051ec:	b	40595c <__fxstatat@plt+0x3a0c>
  4051f0:	mov	w1, #0x5c                  	// #92
  4051f4:	strb	w1, [x28, x27]
  4051f8:	add	x2, x27, #0x1
  4051fc:	cbz	w21, 40523c <__fxstatat@plt+0x32ec>
  405200:	add	x1, x24, #0x1
  405204:	cmp	x1, x25
  405208:	b.cs	405224 <__fxstatat@plt+0x32d4>  // b.hs, b.nlast
  40520c:	ldr	x3, [sp, #136]
  405210:	ldrb	w1, [x3, x1]
  405214:	sub	w1, w1, #0x30
  405218:	and	w1, w1, #0xff
  40521c:	cmp	w1, #0x9
  405220:	b.ls	405250 <__fxstatat@plt+0x3300>  // b.plast
  405224:	mov	w1, w0
  405228:	mov	w0, w19
  40522c:	mov	w19, w1
  405230:	mov	x27, x2
  405234:	mov	w20, #0x30                  	// #48
  405238:	b	40596c <__fxstatat@plt+0x3a1c>
  40523c:	mov	w0, w19
  405240:	mov	w19, w21
  405244:	mov	x27, x2
  405248:	mov	w20, #0x30                  	// #48
  40524c:	b	405984 <__fxstatat@plt+0x3a34>
  405250:	cmp	x26, x2
  405254:	b.ls	405260 <__fxstatat@plt+0x3310>  // b.plast
  405258:	mov	w1, #0x30                  	// #48
  40525c:	strb	w1, [x28, x2]
  405260:	add	x1, x27, #0x2
  405264:	cmp	x26, x1
  405268:	b.ls	405274 <__fxstatat@plt+0x3324>  // b.plast
  40526c:	mov	w2, #0x30                  	// #48
  405270:	strb	w2, [x28, x1]
  405274:	add	x2, x27, #0x3
  405278:	b	405224 <__fxstatat@plt+0x32d4>
  40527c:	mov	w22, #0x0                   	// #0
  405280:	cmp	w23, #0x2
  405284:	b.eq	4052a0 <__fxstatat@plt+0x3350>  // b.none
  405288:	cmp	w23, #0x5
  40528c:	b.eq	4052b4 <__fxstatat@plt+0x3364>  // b.none
  405290:	mov	w19, #0x0                   	// #0
  405294:	mov	w0, #0x0                   	// #0
  405298:	mov	w20, #0x3f                  	// #63
  40529c:	b	40595c <__fxstatat@plt+0x3a0c>
  4052a0:	ldr	w0, [sp, #112]
  4052a4:	cbnz	w0, 405c44 <__fxstatat@plt+0x3cf4>
  4052a8:	mov	w19, w0
  4052ac:	mov	w20, #0x3f                  	// #63
  4052b0:	b	4055d0 <__fxstatat@plt+0x3680>
  4052b4:	ldr	x0, [sp, #184]
  4052b8:	tbz	w0, #2, 405a84 <__fxstatat@plt+0x3b34>
  4052bc:	add	x4, x24, #0x2
  4052c0:	cmp	x4, x25
  4052c4:	b.cs	405a94 <__fxstatat@plt+0x3b44>  // b.hs, b.nlast
  4052c8:	ldr	x0, [sp, #136]
  4052cc:	add	x0, x0, x24
  4052d0:	ldrb	w20, [x0, #1]
  4052d4:	cmp	w20, #0x3f
  4052d8:	b.eq	4052ec <__fxstatat@plt+0x339c>  // b.none
  4052dc:	mov	w19, #0x0                   	// #0
  4052e0:	mov	w0, #0x0                   	// #0
  4052e4:	mov	w20, #0x3f                  	// #63
  4052e8:	b	40595c <__fxstatat@plt+0x3a0c>
  4052ec:	ldr	x0, [sp, #136]
  4052f0:	ldrb	w3, [x0, x4]
  4052f4:	cmp	w3, #0x3e
  4052f8:	b.hi	405aa4 <__fxstatat@plt+0x3b54>  // b.pmore
  4052fc:	mov	x1, #0x1                   	// #1
  405300:	lsl	x1, x1, x3
  405304:	mov	w19, #0x0                   	// #0
  405308:	mov	w0, #0x0                   	// #0
  40530c:	mov	x2, #0xa38200000000        	// #179778741075968
  405310:	movk	x2, #0x7000, lsl #48
  405314:	tst	x1, x2
  405318:	b.eq	40595c <__fxstatat@plt+0x3a0c>  // b.none
  40531c:	ldr	w0, [sp, #112]
  405320:	cbnz	w0, 405cdc <__fxstatat@plt+0x3d8c>
  405324:	cmp	x26, x27
  405328:	b.ls	405334 <__fxstatat@plt+0x33e4>  // b.plast
  40532c:	mov	w0, #0x3f                  	// #63
  405330:	strb	w0, [x28, x27]
  405334:	add	x0, x27, #0x1
  405338:	cmp	x26, x0
  40533c:	b.ls	405348 <__fxstatat@plt+0x33f8>  // b.plast
  405340:	mov	w1, #0x22                  	// #34
  405344:	strb	w1, [x28, x0]
  405348:	add	x0, x27, #0x2
  40534c:	cmp	x26, x0
  405350:	b.ls	40535c <__fxstatat@plt+0x340c>  // b.plast
  405354:	mov	w1, #0x22                  	// #34
  405358:	strb	w1, [x28, x0]
  40535c:	add	x0, x27, #0x3
  405360:	cmp	x26, x0
  405364:	b.ls	405370 <__fxstatat@plt+0x3420>  // b.plast
  405368:	mov	w1, #0x3f                  	// #63
  40536c:	strb	w1, [x28, x0]
  405370:	add	x27, x27, #0x4
  405374:	ldr	w0, [sp, #112]
  405378:	mov	w19, w0
  40537c:	mov	w20, w3
  405380:	mov	x24, x4
  405384:	b	40595c <__fxstatat@plt+0x3a0c>
  405388:	mov	w22, #0x0                   	// #0
  40538c:	mov	w20, #0x8                   	// #8
  405390:	mov	w0, #0x62                  	// #98
  405394:	b	4053c4 <__fxstatat@plt+0x3474>
  405398:	mov	w22, #0x0                   	// #0
  40539c:	mov	w20, #0xc                   	// #12
  4053a0:	mov	w0, #0x66                  	// #102
  4053a4:	b	4053c4 <__fxstatat@plt+0x3474>
  4053a8:	mov	w22, #0x0                   	// #0
  4053ac:	mov	w20, #0xd                   	// #13
  4053b0:	mov	w0, #0x72                  	// #114
  4053b4:	ldr	w1, [sp, #112]
  4053b8:	cmp	w1, #0x0
  4053bc:	ccmp	w23, #0x2, #0x0, ne  // ne = any
  4053c0:	b.eq	40549c <__fxstatat@plt+0x354c>  // b.none
  4053c4:	ldr	w1, [sp, #132]
  4053c8:	cbnz	w1, 405ad8 <__fxstatat@plt+0x3b88>
  4053cc:	mov	w19, w1
  4053d0:	mov	w0, w1
  4053d4:	b	40595c <__fxstatat@plt+0x3a0c>
  4053d8:	mov	w22, #0x0                   	// #0
  4053dc:	mov	w20, #0x9                   	// #9
  4053e0:	mov	w0, #0x74                  	// #116
  4053e4:	b	4053b4 <__fxstatat@plt+0x3464>
  4053e8:	mov	w22, #0x0                   	// #0
  4053ec:	mov	w20, #0xb                   	// #11
  4053f0:	mov	w0, #0x76                  	// #118
  4053f4:	b	4053c4 <__fxstatat@plt+0x3474>
  4053f8:	mov	w22, #0x0                   	// #0
  4053fc:	cmp	w23, #0x2
  405400:	b.eq	40542c <__fxstatat@plt+0x34dc>  // b.none
  405404:	ldr	w0, [sp, #132]
  405408:	cmp	w0, #0x0
  40540c:	ldr	w0, [sp, #112]
  405410:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  405414:	ldr	w0, [sp, #176]
  405418:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  40541c:	b.ne	405af0 <__fxstatat@plt+0x3ba0>  // b.any
  405420:	mov	w20, #0x5c                  	// #92
  405424:	mov	w0, w20
  405428:	b	4053c4 <__fxstatat@plt+0x3474>
  40542c:	ldr	w0, [sp, #112]
  405430:	cbnz	w0, 405c50 <__fxstatat@plt+0x3d00>
  405434:	mov	w19, w0
  405438:	mov	w20, #0x5c                  	// #92
  40543c:	eor	w0, w0, #0x1
  405440:	ldr	w1, [sp, #124]
  405444:	and	w0, w1, w0
  405448:	tst	w0, #0xff
  40544c:	b.eq	4059fc <__fxstatat@plt+0x3aac>  // b.none
  405450:	cmp	x26, x27
  405454:	b.ls	405460 <__fxstatat@plt+0x3510>  // b.plast
  405458:	mov	w0, #0x27                  	// #39
  40545c:	strb	w0, [x28, x27]
  405460:	add	x0, x27, #0x1
  405464:	cmp	x26, x0
  405468:	b.ls	405474 <__fxstatat@plt+0x3524>  // b.plast
  40546c:	mov	w1, #0x27                  	// #39
  405470:	strb	w1, [x28, x0]
  405474:	add	x27, x27, #0x2
  405478:	str	wzr, [sp, #124]
  40547c:	b	4059fc <__fxstatat@plt+0x3aac>
  405480:	mov	w0, #0x6e                  	// #110
  405484:	b	4053b4 <__fxstatat@plt+0x3464>
  405488:	mov	w0, #0x6e                  	// #110
  40548c:	b	4053b4 <__fxstatat@plt+0x3464>
  405490:	mov	w22, #0x0                   	// #0
  405494:	mov	w0, #0x6e                  	// #110
  405498:	b	4053b4 <__fxstatat@plt+0x3464>
  40549c:	mov	x24, x25
  4054a0:	mov	w25, #0x2                   	// #2
  4054a4:	b	405c70 <__fxstatat@plt+0x3d20>
  4054a8:	mov	w0, #0x61                  	// #97
  4054ac:	b	4053c4 <__fxstatat@plt+0x3474>
  4054b0:	mov	w0, #0x61                  	// #97
  4054b4:	b	4053c4 <__fxstatat@plt+0x3474>
  4054b8:	mov	w22, #0x0                   	// #0
  4054bc:	cmp	x25, #0x1
  4054c0:	cset	w0, ne  // ne = any
  4054c4:	cmn	x25, #0x1
  4054c8:	b.eq	4054e0 <__fxstatat@plt+0x3590>  // b.none
  4054cc:	cbnz	w0, 405ab0 <__fxstatat@plt+0x3b60>
  4054d0:	cbz	x24, 405508 <__fxstatat@plt+0x35b8>
  4054d4:	mov	w19, #0x0                   	// #0
  4054d8:	mov	w0, #0x0                   	// #0
  4054dc:	b	40595c <__fxstatat@plt+0x3a0c>
  4054e0:	ldr	x0, [sp, #136]
  4054e4:	ldrb	w0, [x0, #1]
  4054e8:	cmp	w0, #0x0
  4054ec:	cset	w0, ne  // ne = any
  4054f0:	b	4054cc <__fxstatat@plt+0x357c>
  4054f4:	mov	w22, #0x0                   	// #0
  4054f8:	b	4054d0 <__fxstatat@plt+0x3580>
  4054fc:	mov	w22, #0x0                   	// #0
  405500:	b	405508 <__fxstatat@plt+0x35b8>
  405504:	mov	w19, w22
  405508:	cmp	w23, #0x2
  40550c:	cset	w0, eq  // eq = none
  405510:	ldr	w1, [sp, #112]
  405514:	ands	w0, w1, w0
  405518:	b.eq	40595c <__fxstatat@plt+0x3a0c>  // b.none
  40551c:	mov	x24, x25
  405520:	mov	w25, #0x2                   	// #2
  405524:	b	405c70 <__fxstatat@plt+0x3d20>
  405528:	ldr	w19, [sp, #112]
  40552c:	b	405508 <__fxstatat@plt+0x35b8>
  405530:	mov	w22, #0x0                   	// #0
  405534:	mov	w19, #0x0                   	// #0
  405538:	b	405508 <__fxstatat@plt+0x35b8>
  40553c:	mov	w22, #0x0                   	// #0
  405540:	cmp	w23, #0x2
  405544:	b.eq	405558 <__fxstatat@plt+0x3608>  // b.none
  405548:	str	w19, [sp, #180]
  40554c:	mov	w0, #0x0                   	// #0
  405550:	mov	w20, #0x27                  	// #39
  405554:	b	40595c <__fxstatat@plt+0x3a0c>
  405558:	ldr	w0, [sp, #112]
  40555c:	cbnz	w0, 405c5c <__fxstatat@plt+0x3d0c>
  405560:	cmp	x26, #0x0
  405564:	mov	x0, #0x0                   	// #0
  405568:	ldr	x1, [sp, #192]
  40556c:	ccmp	x1, #0x0, #0x0, ne  // ne = any
  405570:	b.eq	4055a0 <__fxstatat@plt+0x3650>  // b.none
  405574:	cmp	x26, x27
  405578:	b.ls	405584 <__fxstatat@plt+0x3634>  // b.plast
  40557c:	mov	w0, #0x27                  	// #39
  405580:	strb	w0, [x28, x27]
  405584:	add	x0, x27, #0x1
  405588:	cmp	x26, x0
  40558c:	b.ls	4055d8 <__fxstatat@plt+0x3688>  // b.plast
  405590:	mov	w1, #0x5c                  	// #92
  405594:	strb	w1, [x28, x0]
  405598:	mov	x0, x26
  40559c:	ldr	x26, [sp, #192]
  4055a0:	add	x1, x27, #0x2
  4055a4:	cmp	x1, x0
  4055a8:	b.cs	4055b4 <__fxstatat@plt+0x3664>  // b.hs, b.nlast
  4055ac:	mov	w2, #0x27                  	// #39
  4055b0:	strb	w2, [x28, x1]
  4055b4:	add	x27, x27, #0x3
  4055b8:	str	w19, [sp, #180]
  4055bc:	ldr	w1, [sp, #112]
  4055c0:	str	w1, [sp, #124]
  4055c4:	str	x26, [sp, #192]
  4055c8:	mov	x26, x0
  4055cc:	mov	w20, #0x27                  	// #39
  4055d0:	mov	w0, #0x0                   	// #0
  4055d4:	b	405984 <__fxstatat@plt+0x3a34>
  4055d8:	mov	x0, x26
  4055dc:	ldr	x26, [sp, #192]
  4055e0:	b	4055a0 <__fxstatat@plt+0x3650>
  4055e4:	mov	w22, #0x0                   	// #0
  4055e8:	ldr	x0, [sp, #168]
  4055ec:	cmp	x0, #0x1
  4055f0:	b.ne	40562c <__fxstatat@plt+0x36dc>  // b.any
  4055f4:	bl	401da0 <__ctype_b_loc@plt>
  4055f8:	and	x1, x20, #0xff
  4055fc:	ldr	x0, [x0]
  405600:	ldrh	w19, [x0, x1, lsl #1]
  405604:	ubfx	x19, x19, #14, #1
  405608:	ldr	x0, [sp, #168]
  40560c:	mov	x2, x0
  405610:	eor	w0, w19, #0x1
  405614:	ldr	w1, [sp, #132]
  405618:	and	w0, w1, w0
  40561c:	ands	w0, w0, #0xff
  405620:	b.eq	40595c <__fxstatat@plt+0x3a0c>  // b.none
  405624:	mov	w19, #0x0                   	// #0
  405628:	b	4057d8 <__fxstatat@plt+0x3888>
  40562c:	str	xzr, [sp, #232]
  405630:	cmn	x25, #0x1
  405634:	b.eq	405658 <__fxstatat@plt+0x3708>  // b.none
  405638:	mov	x0, #0x0                   	// #0
  40563c:	str	w21, [sp, #176]
  405640:	str	w20, [sp, #208]
  405644:	str	w22, [sp, #212]
  405648:	mov	x22, x0
  40564c:	str	x27, [sp, #216]
  405650:	ldr	w27, [sp, #112]
  405654:	b	405728 <__fxstatat@plt+0x37d8>
  405658:	ldr	x0, [sp, #136]
  40565c:	bl	401aa0 <strlen@plt>
  405660:	mov	x25, x0
  405664:	b	405638 <__fxstatat@plt+0x36e8>
  405668:	ldr	w20, [sp, #208]
  40566c:	mov	x2, x22
  405670:	mov	x0, x21
  405674:	ldr	w21, [sp, #176]
  405678:	ldr	w22, [sp, #212]
  40567c:	ldr	x27, [sp, #216]
  405680:	mov	w19, #0x0                   	// #0
  405684:	cmp	x0, x25
  405688:	b.cs	4057d0 <__fxstatat@plt+0x3880>  // b.hs, b.nlast
  40568c:	mov	x1, x2
  405690:	ldr	x2, [sp, #136]
  405694:	ldrb	w0, [x2, x0]
  405698:	cbz	w0, 4056b8 <__fxstatat@plt+0x3768>
  40569c:	add	x1, x1, #0x1
  4056a0:	add	x0, x24, x1
  4056a4:	cmp	x25, x0
  4056a8:	b.hi	405694 <__fxstatat@plt+0x3744>  // b.pmore
  4056ac:	mov	x2, x1
  4056b0:	mov	w19, #0x0                   	// #0
  4056b4:	b	4057d0 <__fxstatat@plt+0x3880>
  4056b8:	mov	x2, x1
  4056bc:	mov	w19, #0x0                   	// #0
  4056c0:	b	4057d0 <__fxstatat@plt+0x3880>
  4056c4:	add	x1, x1, #0x1
  4056c8:	cmp	x1, x21
  4056cc:	b.eq	405708 <__fxstatat@plt+0x37b8>  // b.none
  4056d0:	ldrb	w0, [x1]
  4056d4:	sub	w0, w0, #0x5b
  4056d8:	and	w0, w0, #0xff
  4056dc:	cmp	w0, #0x21
  4056e0:	b.hi	4056c4 <__fxstatat@plt+0x3774>  // b.pmore
  4056e4:	mov	x2, #0x1                   	// #1
  4056e8:	lsl	x0, x2, x0
  4056ec:	mov	x2, #0x2b                  	// #43
  4056f0:	movk	x2, #0x2, lsl #32
  4056f4:	tst	x0, x2
  4056f8:	b.eq	4056c4 <__fxstatat@plt+0x3774>  // b.none
  4056fc:	mov	x24, x25
  405700:	mov	w25, #0x2                   	// #2
  405704:	b	405c70 <__fxstatat@plt+0x3d20>
  405708:	ldr	w0, [sp, #228]
  40570c:	bl	401ee0 <iswprint@plt>
  405710:	cmp	w0, #0x0
  405714:	csel	w19, w19, wzr, ne  // ne = any
  405718:	add	x22, x22, x20
  40571c:	add	x0, sp, #0xe8
  405720:	bl	401d20 <mbsinit@plt>
  405724:	cbnz	w0, 405788 <__fxstatat@plt+0x3838>
  405728:	add	x21, x24, x22
  40572c:	add	x3, sp, #0xe8
  405730:	sub	x2, x25, x21
  405734:	ldr	x0, [sp, #136]
  405738:	add	x1, x0, x21
  40573c:	add	x0, sp, #0xe4
  405740:	bl	408620 <__fxstatat@plt+0x66d0>
  405744:	mov	x20, x0
  405748:	cbz	x0, 4057bc <__fxstatat@plt+0x386c>
  40574c:	cmn	x0, #0x1
  405750:	b.eq	4057a0 <__fxstatat@plt+0x3850>  // b.none
  405754:	cmn	x0, #0x2
  405758:	b.eq	405668 <__fxstatat@plt+0x3718>  // b.none
  40575c:	cmp	w27, #0x0
  405760:	ccmp	w23, #0x2, #0x0, ne  // ne = any
  405764:	b.ne	405708 <__fxstatat@plt+0x37b8>  // b.any
  405768:	cmp	x0, #0x1
  40576c:	b.ls	405708 <__fxstatat@plt+0x37b8>  // b.plast
  405770:	add	x1, x21, #0x1
  405774:	ldr	x0, [sp, #136]
  405778:	add	x1, x0, x1
  40577c:	add	x0, x0, x20
  405780:	add	x21, x0, x21
  405784:	b	4056d0 <__fxstatat@plt+0x3780>
  405788:	ldr	w21, [sp, #176]
  40578c:	ldr	w20, [sp, #208]
  405790:	mov	x2, x22
  405794:	ldr	w22, [sp, #212]
  405798:	ldr	x27, [sp, #216]
  40579c:	b	4057d0 <__fxstatat@plt+0x3880>
  4057a0:	ldr	w21, [sp, #176]
  4057a4:	ldr	w20, [sp, #208]
  4057a8:	mov	x2, x22
  4057ac:	ldr	w22, [sp, #212]
  4057b0:	ldr	x27, [sp, #216]
  4057b4:	mov	w19, #0x0                   	// #0
  4057b8:	b	4057d0 <__fxstatat@plt+0x3880>
  4057bc:	ldr	w21, [sp, #176]
  4057c0:	ldr	w20, [sp, #208]
  4057c4:	mov	x2, x22
  4057c8:	ldr	w22, [sp, #212]
  4057cc:	ldr	x27, [sp, #216]
  4057d0:	cmp	x2, #0x1
  4057d4:	b.ls	405610 <__fxstatat@plt+0x36c0>  // b.plast
  4057d8:	add	x5, x24, x2
  4057dc:	mov	w0, #0x0                   	// #0
  4057e0:	eor	w1, w19, #0x1
  4057e4:	ldr	w2, [sp, #132]
  4057e8:	and	w1, w2, w1
  4057ec:	and	w1, w1, #0xff
  4057f0:	mov	w3, w1
  4057f4:	mov	w6, #0x5c                  	// #92
  4057f8:	mov	w7, #0x24                  	// #36
  4057fc:	ldr	w9, [sp, #112]
  405800:	ldr	w4, [sp, #124]
  405804:	ldr	x8, [sp, #136]
  405808:	b	405884 <__fxstatat@plt+0x3934>
  40580c:	cbz	w22, 405820 <__fxstatat@plt+0x38d0>
  405810:	cmp	x26, x27
  405814:	b.ls	40581c <__fxstatat@plt+0x38cc>  // b.plast
  405818:	strb	w6, [x28, x27]
  40581c:	add	x27, x27, #0x1
  405820:	add	x2, x24, #0x1
  405824:	cmp	x2, x5
  405828:	b.cs	40593c <__fxstatat@plt+0x39ec>  // b.hs, b.nlast
  40582c:	eor	w22, w0, #0x1
  405830:	and	w22, w4, w22
  405834:	ands	w22, w22, #0xff
  405838:	b.eq	405950 <__fxstatat@plt+0x3a00>  // b.none
  40583c:	cmp	x26, x27
  405840:	b.ls	40584c <__fxstatat@plt+0x38fc>  // b.plast
  405844:	mov	w4, #0x27                  	// #39
  405848:	strb	w4, [x28, x27]
  40584c:	add	x4, x27, #0x1
  405850:	cmp	x26, x4
  405854:	b.ls	405860 <__fxstatat@plt+0x3910>  // b.plast
  405858:	mov	w10, #0x27                  	// #39
  40585c:	strb	w10, [x28, x4]
  405860:	add	x27, x27, #0x2
  405864:	mov	w22, w3
  405868:	mov	x24, x2
  40586c:	mov	w4, w3
  405870:	cmp	x26, x27
  405874:	b.ls	40587c <__fxstatat@plt+0x392c>  // b.plast
  405878:	strb	w20, [x28, x27]
  40587c:	add	x27, x27, #0x1
  405880:	ldrb	w20, [x8, x24]
  405884:	cbz	w1, 40580c <__fxstatat@plt+0x38bc>
  405888:	cbnz	w9, 405c18 <__fxstatat@plt+0x3cc8>
  40588c:	cmp	w23, #0x2
  405890:	cset	w0, eq  // eq = none
  405894:	eor	w2, w4, #0x1
  405898:	ands	w0, w0, w2
  40589c:	b.eq	4058dc <__fxstatat@plt+0x398c>  // b.none
  4058a0:	cmp	x26, x27
  4058a4:	b.ls	4058b0 <__fxstatat@plt+0x3960>  // b.plast
  4058a8:	mov	w2, #0x27                  	// #39
  4058ac:	strb	w2, [x28, x27]
  4058b0:	add	x2, x27, #0x1
  4058b4:	cmp	x26, x2
  4058b8:	b.ls	4058c0 <__fxstatat@plt+0x3970>  // b.plast
  4058bc:	strb	w7, [x28, x2]
  4058c0:	add	x2, x27, #0x2
  4058c4:	cmp	x26, x2
  4058c8:	b.ls	4058d4 <__fxstatat@plt+0x3984>  // b.plast
  4058cc:	mov	w4, #0x27                  	// #39
  4058d0:	strb	w4, [x28, x2]
  4058d4:	add	x27, x27, #0x3
  4058d8:	mov	w4, w0
  4058dc:	cmp	x26, x27
  4058e0:	b.ls	4058e8 <__fxstatat@plt+0x3998>  // b.plast
  4058e4:	strb	w6, [x28, x27]
  4058e8:	add	x0, x27, #0x1
  4058ec:	cmp	x26, x0
  4058f0:	b.ls	405900 <__fxstatat@plt+0x39b0>  // b.plast
  4058f4:	lsr	w2, w20, #6
  4058f8:	add	w2, w2, #0x30
  4058fc:	strb	w2, [x28, x0]
  405900:	add	x0, x27, #0x2
  405904:	cmp	x26, x0
  405908:	b.ls	405918 <__fxstatat@plt+0x39c8>  // b.plast
  40590c:	ubfx	x2, x20, #3, #3
  405910:	add	w2, w2, #0x30
  405914:	strb	w2, [x28, x0]
  405918:	add	x27, x27, #0x3
  40591c:	and	w20, w20, #0x7
  405920:	add	w20, w20, #0x30
  405924:	add	x2, x24, #0x1
  405928:	cmp	x5, x2
  40592c:	b.ls	405944 <__fxstatat@plt+0x39f4>  // b.plast
  405930:	mov	w0, w3
  405934:	mov	x24, x2
  405938:	b	405870 <__fxstatat@plt+0x3920>
  40593c:	str	w4, [sp, #124]
  405940:	b	40543c <__fxstatat@plt+0x34ec>
  405944:	str	w4, [sp, #124]
  405948:	mov	w0, w1
  40594c:	b	40543c <__fxstatat@plt+0x34ec>
  405950:	mov	x24, x2
  405954:	b	405870 <__fxstatat@plt+0x3920>
  405958:	mov	w0, w22
  40595c:	cmp	w21, #0x0
  405960:	ldr	w1, [sp, #112]
  405964:	ccmp	w1, #0x0, #0x0, eq  // eq = none
  405968:	b.eq	405984 <__fxstatat@plt+0x3a34>  // b.none
  40596c:	ldr	x2, [sp, #152]
  405970:	cbz	x2, 405984 <__fxstatat@plt+0x3a34>
  405974:	ubfx	x1, x20, #5, #8
  405978:	ldr	w1, [x2, x1, lsl #2]
  40597c:	lsr	w1, w1, w20
  405980:	tbnz	w1, #0, 405988 <__fxstatat@plt+0x3a38>
  405984:	cbz	w22, 40543c <__fxstatat@plt+0x34ec>
  405988:	ldr	w0, [sp, #112]
  40598c:	cbnz	w0, 405c68 <__fxstatat@plt+0x3d18>
  405990:	cmp	w23, #0x2
  405994:	cset	w0, eq  // eq = none
  405998:	ldr	w1, [sp, #124]
  40599c:	eor	w1, w1, #0x1
  4059a0:	ands	w0, w0, w1
  4059a4:	b.eq	4059e8 <__fxstatat@plt+0x3a98>  // b.none
  4059a8:	cmp	x26, x27
  4059ac:	b.ls	4059b8 <__fxstatat@plt+0x3a68>  // b.plast
  4059b0:	mov	w1, #0x27                  	// #39
  4059b4:	strb	w1, [x28, x27]
  4059b8:	add	x1, x27, #0x1
  4059bc:	cmp	x26, x1
  4059c0:	b.ls	4059cc <__fxstatat@plt+0x3a7c>  // b.plast
  4059c4:	mov	w2, #0x24                  	// #36
  4059c8:	strb	w2, [x28, x1]
  4059cc:	add	x1, x27, #0x2
  4059d0:	cmp	x26, x1
  4059d4:	b.ls	4059e0 <__fxstatat@plt+0x3a90>  // b.plast
  4059d8:	mov	w2, #0x27                  	// #39
  4059dc:	strb	w2, [x28, x1]
  4059e0:	add	x27, x27, #0x3
  4059e4:	str	w0, [sp, #124]
  4059e8:	cmp	x26, x27
  4059ec:	b.ls	4059f8 <__fxstatat@plt+0x3aa8>  // b.plast
  4059f0:	mov	w0, #0x5c                  	// #92
  4059f4:	strb	w0, [x28, x27]
  4059f8:	add	x27, x27, #0x1
  4059fc:	cmp	x27, x26
  405a00:	b.cs	405a08 <__fxstatat@plt+0x3ab8>  // b.hs, b.nlast
  405a04:	strb	w20, [x28, x27]
  405a08:	add	x27, x27, #0x1
  405a0c:	cmp	w19, #0x0
  405a10:	ldr	w0, [sp, #128]
  405a14:	csel	w0, w0, w19, ne  // ne = any
  405a18:	str	w0, [sp, #128]
  405a1c:	add	x24, x24, #0x1
  405a20:	cmp	x25, x24
  405a24:	cset	w19, ne  // ne = any
  405a28:	cmn	x25, #0x1
  405a2c:	b.eq	405b00 <__fxstatat@plt+0x3bb0>  // b.none
  405a30:	cbz	w19, 405b14 <__fxstatat@plt+0x3bc4>
  405a34:	cmp	w23, #0x2
  405a38:	cset	w21, ne  // ne = any
  405a3c:	ldr	w0, [sp, #132]
  405a40:	and	w21, w0, w21
  405a44:	ldr	x0, [sp, #144]
  405a48:	cmp	x0, #0x0
  405a4c:	cset	w0, ne  // ne = any
  405a50:	str	w0, [sp, #176]
  405a54:	csel	w22, w21, wzr, ne  // ne = any
  405a58:	cbnz	w22, 4050ac <__fxstatat@plt+0x315c>
  405a5c:	ldr	x0, [sp, #136]
  405a60:	ldrb	w20, [x0, x24]
  405a64:	cmp	w20, #0x7e
  405a68:	b.hi	4055e8 <__fxstatat@plt+0x3698>  // b.pmore
  405a6c:	adrp	x0, 40b000 <__fxstatat@plt+0x90b0>
  405a70:	add	x0, x0, #0x5d0
  405a74:	ldrh	w0, [x0, w20, uxtw #1]
  405a78:	adr	x1, 405a84 <__fxstatat@plt+0x3b34>
  405a7c:	add	x0, x1, w0, sxth #2
  405a80:	br	x0
  405a84:	mov	w19, #0x0                   	// #0
  405a88:	mov	w0, #0x0                   	// #0
  405a8c:	mov	w20, #0x3f                  	// #63
  405a90:	b	40595c <__fxstatat@plt+0x3a0c>
  405a94:	mov	w19, #0x0                   	// #0
  405a98:	mov	w0, #0x0                   	// #0
  405a9c:	mov	w20, #0x3f                  	// #63
  405aa0:	b	40595c <__fxstatat@plt+0x3a0c>
  405aa4:	mov	w19, #0x0                   	// #0
  405aa8:	mov	w0, #0x0                   	// #0
  405aac:	b	40595c <__fxstatat@plt+0x3a0c>
  405ab0:	mov	w19, #0x0                   	// #0
  405ab4:	mov	w0, #0x0                   	// #0
  405ab8:	b	40595c <__fxstatat@plt+0x3a0c>
  405abc:	mov	w19, w22
  405ac0:	ldr	w0, [sp, #112]
  405ac4:	b	40595c <__fxstatat@plt+0x3a0c>
  405ac8:	mov	w19, w22
  405acc:	mov	w22, #0x0                   	// #0
  405ad0:	mov	w0, #0x0                   	// #0
  405ad4:	b	40595c <__fxstatat@plt+0x3a0c>
  405ad8:	mov	w20, w0
  405adc:	mov	w19, #0x0                   	// #0
  405ae0:	b	405988 <__fxstatat@plt+0x3a38>
  405ae4:	mov	w19, #0x0                   	// #0
  405ae8:	mov	w20, #0x61                  	// #97
  405aec:	b	405988 <__fxstatat@plt+0x3a38>
  405af0:	mov	w19, #0x0                   	// #0
  405af4:	mov	w0, #0x0                   	// #0
  405af8:	mov	w20, #0x5c                  	// #92
  405afc:	b	40543c <__fxstatat@plt+0x34ec>
  405b00:	ldr	x0, [sp, #136]
  405b04:	ldrb	w0, [x0, x24]
  405b08:	cmp	w0, #0x0
  405b0c:	cset	w19, ne  // ne = any
  405b10:	b	405a30 <__fxstatat@plt+0x3ae0>
  405b14:	cmp	w23, #0x2
  405b18:	cset	w1, eq  // eq = none
  405b1c:	cmp	w1, #0x0
  405b20:	ldr	w0, [sp, #112]
  405b24:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  405b28:	ccmp	x27, #0x0, #0x0, ne  // ne = any
  405b2c:	b.eq	405c2c <__fxstatat@plt+0x3cdc>  // b.none
  405b30:	eor	w0, w0, #0x1
  405b34:	and	w0, w0, #0xff
  405b38:	cmp	w1, #0x0
  405b3c:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  405b40:	cset	w1, ne  // ne = any
  405b44:	ldr	w2, [sp, #180]
  405b48:	ands	w1, w2, w1
  405b4c:	b.eq	405bc0 <__fxstatat@plt+0x3c70>  // b.none
  405b50:	ldr	w0, [sp, #128]
  405b54:	cbnz	w0, 405b88 <__fxstatat@plt+0x3c38>
  405b58:	cmp	x26, #0x0
  405b5c:	cset	w0, eq  // eq = none
  405b60:	ldr	x2, [sp, #192]
  405b64:	cmp	x2, #0x0
  405b68:	csel	w0, w0, wzr, ne  // ne = any
  405b6c:	str	w0, [sp, #180]
  405b70:	mov	w23, #0x2                   	// #2
  405b74:	cbz	w0, 405bbc <__fxstatat@plt+0x3c6c>
  405b78:	ldr	w0, [sp, #128]
  405b7c:	str	w0, [sp, #112]
  405b80:	ldr	x26, [sp, #192]
  405b84:	b	404e50 <__fxstatat@plt+0x2f00>
  405b88:	ldr	x0, [sp, #240]
  405b8c:	str	x0, [sp]
  405b90:	ldr	x7, [sp, #200]
  405b94:	ldr	x6, [sp, #152]
  405b98:	ldr	w5, [sp, #184]
  405b9c:	mov	w4, #0x5                   	// #5
  405ba0:	mov	x3, x25
  405ba4:	ldr	x2, [sp, #136]
  405ba8:	ldr	x1, [sp, #192]
  405bac:	mov	x0, x28
  405bb0:	bl	404dd0 <__fxstatat@plt+0x2e80>
  405bb4:	mov	x27, x0
  405bb8:	b	405cb8 <__fxstatat@plt+0x3d68>
  405bbc:	mov	w0, w1
  405bc0:	ldr	x1, [sp, #160]
  405bc4:	cmp	x1, #0x0
  405bc8:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  405bcc:	b.eq	405c08 <__fxstatat@plt+0x3cb8>  // b.none
  405bd0:	mov	x0, x1
  405bd4:	ldrb	w2, [x1]
  405bd8:	cbz	w2, 405c08 <__fxstatat@plt+0x3cb8>
  405bdc:	mov	x1, x27
  405be0:	sub	x0, x0, x27
  405be4:	b	405bf4 <__fxstatat@plt+0x3ca4>
  405be8:	add	x1, x1, #0x1
  405bec:	ldrb	w2, [x0, x1]
  405bf0:	cbz	w2, 405c04 <__fxstatat@plt+0x3cb4>
  405bf4:	cmp	x26, x1
  405bf8:	b.ls	405be8 <__fxstatat@plt+0x3c98>  // b.plast
  405bfc:	strb	w2, [x28, x1]
  405c00:	b	405be8 <__fxstatat@plt+0x3c98>
  405c04:	mov	x27, x1
  405c08:	cmp	x26, x27
  405c0c:	b.ls	405cb8 <__fxstatat@plt+0x3d68>  // b.plast
  405c10:	strb	wzr, [x28, x27]
  405c14:	b	405cb8 <__fxstatat@plt+0x3d68>
  405c18:	mov	x24, x25
  405c1c:	mov	w25, w23
  405c20:	ldr	w0, [sp, #112]
  405c24:	str	w0, [sp, #132]
  405c28:	b	405c70 <__fxstatat@plt+0x3d20>
  405c2c:	mov	x24, x25
  405c30:	mov	w25, #0x2                   	// #2
  405c34:	b	405c70 <__fxstatat@plt+0x3d20>
  405c38:	mov	x24, x25
  405c3c:	mov	w25, w23
  405c40:	b	405c70 <__fxstatat@plt+0x3d20>
  405c44:	mov	x24, x25
  405c48:	mov	w25, w23
  405c4c:	b	405c70 <__fxstatat@plt+0x3d20>
  405c50:	mov	x24, x25
  405c54:	mov	w25, w23
  405c58:	b	405c70 <__fxstatat@plt+0x3d20>
  405c5c:	mov	x24, x25
  405c60:	mov	w25, w23
  405c64:	b	405c70 <__fxstatat@plt+0x3d20>
  405c68:	mov	x24, x25
  405c6c:	mov	w25, w23
  405c70:	ldr	w0, [sp, #132]
  405c74:	cmp	w0, #0x0
  405c78:	ccmp	w25, #0x2, #0x0, ne  // ne = any
  405c7c:	mov	w0, #0x4                   	// #4
  405c80:	csel	w25, w25, w0, ne  // ne = any
  405c84:	ldr	x0, [sp, #240]
  405c88:	str	x0, [sp]
  405c8c:	ldr	x7, [sp, #200]
  405c90:	mov	x6, #0x0                   	// #0
  405c94:	ldr	w0, [sp, #184]
  405c98:	and	w5, w0, #0xfffffffd
  405c9c:	mov	w4, w25
  405ca0:	mov	x3, x24
  405ca4:	ldr	x2, [sp, #136]
  405ca8:	mov	x1, x26
  405cac:	mov	x0, x28
  405cb0:	bl	404dd0 <__fxstatat@plt+0x2e80>
  405cb4:	mov	x27, x0
  405cb8:	mov	x0, x27
  405cbc:	ldp	x19, x20, [sp, #32]
  405cc0:	ldp	x21, x22, [sp, #48]
  405cc4:	ldp	x23, x24, [sp, #64]
  405cc8:	ldp	x25, x26, [sp, #80]
  405ccc:	ldp	x27, x28, [sp, #96]
  405cd0:	ldp	x29, x30, [sp, #16]
  405cd4:	add	sp, sp, #0xf0
  405cd8:	ret
  405cdc:	mov	x24, x25
  405ce0:	mov	w25, w23
  405ce4:	b	405c84 <__fxstatat@plt+0x3d34>
  405ce8:	add	x27, x27, #0x4
  405cec:	str	w0, [sp, #124]
  405cf0:	mov	w19, #0x0                   	// #0
  405cf4:	mov	w20, #0x30                  	// #48
  405cf8:	b	40595c <__fxstatat@plt+0x3a0c>
  405cfc:	ldr	x0, [sp, #136]
  405d00:	ldrb	w20, [x0, x24]
  405d04:	cmp	w20, #0x7e
  405d08:	b.hi	4055e4 <__fxstatat@plt+0x3694>  // b.pmore
  405d0c:	adrp	x0, 40b000 <__fxstatat@plt+0x90b0>
  405d10:	add	x0, x0, #0x6d0
  405d14:	ldrh	w0, [x0, w20, uxtw #1]
  405d18:	adr	x1, 405d24 <__fxstatat@plt+0x3dd4>
  405d1c:	add	x0, x1, w0, sxth #2
  405d20:	br	x0
  405d24:	sub	sp, sp, #0x80
  405d28:	stp	x29, x30, [sp, #16]
  405d2c:	add	x29, sp, #0x10
  405d30:	stp	x19, x20, [sp, #32]
  405d34:	stp	x21, x22, [sp, #48]
  405d38:	stp	x23, x24, [sp, #64]
  405d3c:	stp	x25, x26, [sp, #80]
  405d40:	stp	x27, x28, [sp, #96]
  405d44:	mov	w19, w0
  405d48:	str	x1, [sp, #112]
  405d4c:	str	x2, [sp, #120]
  405d50:	mov	x20, x3
  405d54:	bl	401f00 <__errno_location@plt>
  405d58:	mov	x23, x0
  405d5c:	ldr	w28, [x0]
  405d60:	adrp	x0, 41e000 <__fxstatat@plt+0x1c0b0>
  405d64:	ldr	x21, [x0, #680]
  405d68:	tbnz	w19, #31, 405eac <__fxstatat@plt+0x3f5c>
  405d6c:	adrp	x0, 41e000 <__fxstatat@plt+0x1c0b0>
  405d70:	ldr	w0, [x0, #688]
  405d74:	cmp	w0, w19
  405d78:	b.gt	405ddc <__fxstatat@plt+0x3e8c>
  405d7c:	mov	w0, #0x7fffffff            	// #2147483647
  405d80:	cmp	w19, w0
  405d84:	b.eq	405eb0 <__fxstatat@plt+0x3f60>  // b.none
  405d88:	adrp	x0, 41e000 <__fxstatat@plt+0x1c0b0>
  405d8c:	add	x0, x0, #0x2a8
  405d90:	add	x0, x0, #0x10
  405d94:	cmp	x21, x0
  405d98:	b.eq	405eb4 <__fxstatat@plt+0x3f64>  // b.none
  405d9c:	add	w24, w19, #0x1
  405da0:	sbfiz	x1, x24, #4, #32
  405da4:	mov	x0, x21
  405da8:	bl	4079b4 <__fxstatat@plt+0x5a64>
  405dac:	mov	x21, x0
  405db0:	adrp	x0, 41e000 <__fxstatat@plt+0x1c0b0>
  405db4:	str	x21, [x0, #680]
  405db8:	adrp	x22, 41e000 <__fxstatat@plt+0x1c0b0>
  405dbc:	add	x22, x22, #0x2a8
  405dc0:	ldr	w0, [x22, #8]
  405dc4:	sub	w2, w24, w0
  405dc8:	sbfiz	x2, x2, #4, #32
  405dcc:	mov	w1, #0x0                   	// #0
  405dd0:	add	x0, x21, w0, sxtw #4
  405dd4:	bl	401c60 <memset@plt>
  405dd8:	str	w24, [x22, #8]
  405ddc:	sbfiz	x19, x19, #4, #32
  405de0:	add	x27, x21, x19
  405de4:	ldr	x25, [x21, x19]
  405de8:	ldr	x22, [x27, #8]
  405dec:	ldr	w24, [x20, #4]
  405df0:	orr	w24, w24, #0x1
  405df4:	add	x26, x20, #0x8
  405df8:	ldr	x0, [x20, #48]
  405dfc:	str	x0, [sp]
  405e00:	ldr	x7, [x20, #40]
  405e04:	mov	x6, x26
  405e08:	mov	w5, w24
  405e0c:	ldr	w4, [x20]
  405e10:	ldr	x3, [sp, #120]
  405e14:	ldr	x2, [sp, #112]
  405e18:	mov	x1, x25
  405e1c:	mov	x0, x22
  405e20:	bl	404dd0 <__fxstatat@plt+0x2e80>
  405e24:	cmp	x25, x0
  405e28:	b.hi	405e84 <__fxstatat@plt+0x3f34>  // b.pmore
  405e2c:	add	x25, x0, #0x1
  405e30:	str	x25, [x21, x19]
  405e34:	adrp	x0, 41e000 <__fxstatat@plt+0x1c0b0>
  405e38:	add	x0, x0, #0x358
  405e3c:	cmp	x22, x0
  405e40:	b.eq	405e4c <__fxstatat@plt+0x3efc>  // b.none
  405e44:	mov	x0, x22
  405e48:	bl	401dc0 <free@plt>
  405e4c:	mov	x0, x25
  405e50:	bl	407938 <__fxstatat@plt+0x59e8>
  405e54:	mov	x22, x0
  405e58:	str	x0, [x27, #8]
  405e5c:	ldr	x1, [x20, #48]
  405e60:	str	x1, [sp]
  405e64:	ldr	x7, [x20, #40]
  405e68:	mov	x6, x26
  405e6c:	mov	w5, w24
  405e70:	ldr	w4, [x20]
  405e74:	ldr	x3, [sp, #120]
  405e78:	ldr	x2, [sp, #112]
  405e7c:	mov	x1, x25
  405e80:	bl	404dd0 <__fxstatat@plt+0x2e80>
  405e84:	str	w28, [x23]
  405e88:	mov	x0, x22
  405e8c:	ldp	x19, x20, [sp, #32]
  405e90:	ldp	x21, x22, [sp, #48]
  405e94:	ldp	x23, x24, [sp, #64]
  405e98:	ldp	x25, x26, [sp, #80]
  405e9c:	ldp	x27, x28, [sp, #96]
  405ea0:	ldp	x29, x30, [sp, #16]
  405ea4:	add	sp, sp, #0x80
  405ea8:	ret
  405eac:	bl	401d10 <abort@plt>
  405eb0:	bl	407bc4 <__fxstatat@plt+0x5c74>
  405eb4:	add	w24, w19, #0x1
  405eb8:	sbfiz	x1, x24, #4, #32
  405ebc:	mov	x0, #0x0                   	// #0
  405ec0:	bl	4079b4 <__fxstatat@plt+0x5a64>
  405ec4:	mov	x21, x0
  405ec8:	adrp	x0, 41e000 <__fxstatat@plt+0x1c0b0>
  405ecc:	add	x1, x0, #0x2a8
  405ed0:	str	x21, [x0, #680]
  405ed4:	ldp	x0, x1, [x1, #16]
  405ed8:	stp	x0, x1, [x21]
  405edc:	b	405db8 <__fxstatat@plt+0x3e68>
  405ee0:	stp	x29, x30, [sp, #-48]!
  405ee4:	mov	x29, sp
  405ee8:	stp	x19, x20, [sp, #16]
  405eec:	str	x21, [sp, #32]
  405ef0:	mov	x20, x0
  405ef4:	bl	401f00 <__errno_location@plt>
  405ef8:	mov	x19, x0
  405efc:	ldr	w21, [x0]
  405f00:	adrp	x2, 41e000 <__fxstatat@plt+0x1c0b0>
  405f04:	add	x2, x2, #0x358
  405f08:	add	x2, x2, #0x100
  405f0c:	cmp	x20, #0x0
  405f10:	mov	x1, #0x38                  	// #56
  405f14:	csel	x0, x2, x20, eq  // eq = none
  405f18:	bl	407b64 <__fxstatat@plt+0x5c14>
  405f1c:	str	w21, [x19]
  405f20:	ldp	x19, x20, [sp, #16]
  405f24:	ldr	x21, [sp, #32]
  405f28:	ldp	x29, x30, [sp], #48
  405f2c:	ret
  405f30:	adrp	x1, 41e000 <__fxstatat@plt+0x1c0b0>
  405f34:	add	x1, x1, #0x358
  405f38:	add	x1, x1, #0x100
  405f3c:	cmp	x0, #0x0
  405f40:	csel	x0, x1, x0, eq  // eq = none
  405f44:	ldr	w0, [x0]
  405f48:	ret
  405f4c:	adrp	x2, 41e000 <__fxstatat@plt+0x1c0b0>
  405f50:	add	x2, x2, #0x358
  405f54:	add	x2, x2, #0x100
  405f58:	cmp	x0, #0x0
  405f5c:	csel	x0, x2, x0, eq  // eq = none
  405f60:	str	w1, [x0]
  405f64:	ret
  405f68:	adrp	x3, 41e000 <__fxstatat@plt+0x1c0b0>
  405f6c:	add	x3, x3, #0x358
  405f70:	add	x3, x3, #0x100
  405f74:	cmp	x0, #0x0
  405f78:	csel	x0, x3, x0, eq  // eq = none
  405f7c:	add	x0, x0, #0x8
  405f80:	ubfx	x4, x1, #5, #3
  405f84:	and	w1, w1, #0x1f
  405f88:	ldr	w5, [x0, x4, lsl #2]
  405f8c:	lsr	w3, w5, w1
  405f90:	eor	w2, w3, w2
  405f94:	and	w2, w2, #0x1
  405f98:	lsl	w2, w2, w1
  405f9c:	eor	w2, w2, w5
  405fa0:	str	w2, [x0, x4, lsl #2]
  405fa4:	and	w0, w3, #0x1
  405fa8:	ret
  405fac:	mov	x2, x0
  405fb0:	adrp	x0, 41e000 <__fxstatat@plt+0x1c0b0>
  405fb4:	add	x0, x0, #0x358
  405fb8:	add	x0, x0, #0x100
  405fbc:	cmp	x2, #0x0
  405fc0:	csel	x2, x0, x2, eq  // eq = none
  405fc4:	ldr	w0, [x2, #4]
  405fc8:	str	w1, [x2, #4]
  405fcc:	ret
  405fd0:	adrp	x3, 41e000 <__fxstatat@plt+0x1c0b0>
  405fd4:	add	x3, x3, #0x358
  405fd8:	add	x3, x3, #0x100
  405fdc:	cmp	x0, #0x0
  405fe0:	csel	x0, x3, x0, eq  // eq = none
  405fe4:	mov	w3, #0xa                   	// #10
  405fe8:	str	w3, [x0]
  405fec:	cmp	x1, #0x0
  405ff0:	ccmp	x2, #0x0, #0x4, ne  // ne = any
  405ff4:	b.eq	406004 <__fxstatat@plt+0x40b4>  // b.none
  405ff8:	str	x1, [x0, #40]
  405ffc:	str	x2, [x0, #48]
  406000:	ret
  406004:	stp	x29, x30, [sp, #-16]!
  406008:	mov	x29, sp
  40600c:	bl	401d10 <abort@plt>
  406010:	sub	sp, sp, #0x60
  406014:	stp	x29, x30, [sp, #16]
  406018:	add	x29, sp, #0x10
  40601c:	stp	x19, x20, [sp, #32]
  406020:	stp	x21, x22, [sp, #48]
  406024:	stp	x23, x24, [sp, #64]
  406028:	str	x25, [sp, #80]
  40602c:	mov	x21, x0
  406030:	mov	x22, x1
  406034:	mov	x23, x2
  406038:	mov	x24, x3
  40603c:	mov	x19, x4
  406040:	adrp	x4, 41e000 <__fxstatat@plt+0x1c0b0>
  406044:	add	x4, x4, #0x358
  406048:	add	x4, x4, #0x100
  40604c:	cmp	x19, #0x0
  406050:	csel	x19, x4, x19, eq  // eq = none
  406054:	bl	401f00 <__errno_location@plt>
  406058:	mov	x20, x0
  40605c:	ldr	w25, [x0]
  406060:	ldr	x7, [x19, #40]
  406064:	ldr	w5, [x19, #4]
  406068:	ldr	w4, [x19]
  40606c:	ldr	x0, [x19, #48]
  406070:	str	x0, [sp]
  406074:	add	x6, x19, #0x8
  406078:	mov	x3, x24
  40607c:	mov	x2, x23
  406080:	mov	x1, x22
  406084:	mov	x0, x21
  406088:	bl	404dd0 <__fxstatat@plt+0x2e80>
  40608c:	str	w25, [x20]
  406090:	ldp	x19, x20, [sp, #32]
  406094:	ldp	x21, x22, [sp, #48]
  406098:	ldp	x23, x24, [sp, #64]
  40609c:	ldr	x25, [sp, #80]
  4060a0:	ldp	x29, x30, [sp, #16]
  4060a4:	add	sp, sp, #0x60
  4060a8:	ret
  4060ac:	sub	sp, sp, #0x80
  4060b0:	stp	x29, x30, [sp, #16]
  4060b4:	add	x29, sp, #0x10
  4060b8:	stp	x19, x20, [sp, #32]
  4060bc:	stp	x21, x22, [sp, #48]
  4060c0:	stp	x23, x24, [sp, #64]
  4060c4:	stp	x25, x26, [sp, #80]
  4060c8:	stp	x27, x28, [sp, #96]
  4060cc:	mov	x22, x0
  4060d0:	mov	x23, x1
  4060d4:	mov	x20, x2
  4060d8:	adrp	x0, 41e000 <__fxstatat@plt+0x1c0b0>
  4060dc:	add	x0, x0, #0x358
  4060e0:	add	x0, x0, #0x100
  4060e4:	cmp	x3, #0x0
  4060e8:	csel	x19, x0, x3, eq  // eq = none
  4060ec:	bl	401f00 <__errno_location@plt>
  4060f0:	mov	x21, x0
  4060f4:	ldr	w28, [x0]
  4060f8:	cmp	x20, #0x0
  4060fc:	cset	w24, eq  // eq = none
  406100:	ldr	w0, [x19, #4]
  406104:	orr	w24, w24, w0
  406108:	add	x27, x19, #0x8
  40610c:	ldr	x7, [x19, #40]
  406110:	ldr	w4, [x19]
  406114:	ldr	x0, [x19, #48]
  406118:	str	x0, [sp]
  40611c:	mov	x6, x27
  406120:	mov	w5, w24
  406124:	mov	x3, x23
  406128:	mov	x2, x22
  40612c:	mov	x1, #0x0                   	// #0
  406130:	mov	x0, #0x0                   	// #0
  406134:	bl	404dd0 <__fxstatat@plt+0x2e80>
  406138:	mov	x25, x0
  40613c:	add	x26, x0, #0x1
  406140:	mov	x0, x26
  406144:	bl	407938 <__fxstatat@plt+0x59e8>
  406148:	str	x0, [sp, #120]
  40614c:	ldr	x7, [x19, #40]
  406150:	ldr	w4, [x19]
  406154:	ldr	x1, [x19, #48]
  406158:	str	x1, [sp]
  40615c:	mov	x6, x27
  406160:	mov	w5, w24
  406164:	mov	x3, x23
  406168:	mov	x2, x22
  40616c:	mov	x1, x26
  406170:	bl	404dd0 <__fxstatat@plt+0x2e80>
  406174:	str	w28, [x21]
  406178:	cbz	x20, 406180 <__fxstatat@plt+0x4230>
  40617c:	str	x25, [x20]
  406180:	ldr	x0, [sp, #120]
  406184:	ldp	x19, x20, [sp, #32]
  406188:	ldp	x21, x22, [sp, #48]
  40618c:	ldp	x23, x24, [sp, #64]
  406190:	ldp	x25, x26, [sp, #80]
  406194:	ldp	x27, x28, [sp, #96]
  406198:	ldp	x29, x30, [sp, #16]
  40619c:	add	sp, sp, #0x80
  4061a0:	ret
  4061a4:	stp	x29, x30, [sp, #-16]!
  4061a8:	mov	x29, sp
  4061ac:	mov	x3, x2
  4061b0:	mov	x2, #0x0                   	// #0
  4061b4:	bl	4060ac <__fxstatat@plt+0x415c>
  4061b8:	ldp	x29, x30, [sp], #16
  4061bc:	ret
  4061c0:	stp	x29, x30, [sp, #-48]!
  4061c4:	mov	x29, sp
  4061c8:	stp	x19, x20, [sp, #16]
  4061cc:	str	x21, [sp, #32]
  4061d0:	adrp	x0, 41e000 <__fxstatat@plt+0x1c0b0>
  4061d4:	add	x1, x0, #0x2a8
  4061d8:	ldr	x21, [x0, #680]
  4061dc:	ldr	w20, [x1, #8]
  4061e0:	cmp	w20, #0x1
  4061e4:	b.le	406208 <__fxstatat@plt+0x42b8>
  4061e8:	add	x19, x21, #0x18
  4061ec:	sub	w20, w20, #0x2
  4061f0:	add	x0, x21, #0x28
  4061f4:	add	x20, x0, x20, lsl #4
  4061f8:	ldr	x0, [x19], #16
  4061fc:	bl	401dc0 <free@plt>
  406200:	cmp	x19, x20
  406204:	b.ne	4061f8 <__fxstatat@plt+0x42a8>  // b.any
  406208:	ldr	x0, [x21, #8]
  40620c:	adrp	x1, 41e000 <__fxstatat@plt+0x1c0b0>
  406210:	add	x1, x1, #0x358
  406214:	cmp	x0, x1
  406218:	b.eq	40623c <__fxstatat@plt+0x42ec>  // b.none
  40621c:	bl	401dc0 <free@plt>
  406220:	adrp	x0, 41e000 <__fxstatat@plt+0x1c0b0>
  406224:	add	x0, x0, #0x2a8
  406228:	mov	x1, #0x100                 	// #256
  40622c:	str	x1, [x0, #16]
  406230:	adrp	x1, 41e000 <__fxstatat@plt+0x1c0b0>
  406234:	add	x1, x1, #0x358
  406238:	str	x1, [x0, #24]
  40623c:	adrp	x0, 41e000 <__fxstatat@plt+0x1c0b0>
  406240:	add	x0, x0, #0x2a8
  406244:	add	x0, x0, #0x10
  406248:	cmp	x21, x0
  40624c:	b.eq	406268 <__fxstatat@plt+0x4318>  // b.none
  406250:	mov	x0, x21
  406254:	bl	401dc0 <free@plt>
  406258:	adrp	x1, 41e000 <__fxstatat@plt+0x1c0b0>
  40625c:	add	x0, x1, #0x2a8
  406260:	add	x0, x0, #0x10
  406264:	str	x0, [x1, #680]
  406268:	adrp	x0, 41e000 <__fxstatat@plt+0x1c0b0>
  40626c:	mov	w1, #0x1                   	// #1
  406270:	str	w1, [x0, #688]
  406274:	ldp	x19, x20, [sp, #16]
  406278:	ldr	x21, [sp, #32]
  40627c:	ldp	x29, x30, [sp], #48
  406280:	ret
  406284:	stp	x29, x30, [sp, #-16]!
  406288:	mov	x29, sp
  40628c:	adrp	x3, 41e000 <__fxstatat@plt+0x1c0b0>
  406290:	add	x3, x3, #0x358
  406294:	add	x3, x3, #0x100
  406298:	mov	x2, #0xffffffffffffffff    	// #-1
  40629c:	bl	405d24 <__fxstatat@plt+0x3dd4>
  4062a0:	ldp	x29, x30, [sp], #16
  4062a4:	ret
  4062a8:	stp	x29, x30, [sp, #-16]!
  4062ac:	mov	x29, sp
  4062b0:	adrp	x3, 41e000 <__fxstatat@plt+0x1c0b0>
  4062b4:	add	x3, x3, #0x358
  4062b8:	add	x3, x3, #0x100
  4062bc:	bl	405d24 <__fxstatat@plt+0x3dd4>
  4062c0:	ldp	x29, x30, [sp], #16
  4062c4:	ret
  4062c8:	stp	x29, x30, [sp, #-16]!
  4062cc:	mov	x29, sp
  4062d0:	mov	x1, x0
  4062d4:	mov	w0, #0x0                   	// #0
  4062d8:	bl	406284 <__fxstatat@plt+0x4334>
  4062dc:	ldp	x29, x30, [sp], #16
  4062e0:	ret
  4062e4:	stp	x29, x30, [sp, #-16]!
  4062e8:	mov	x29, sp
  4062ec:	mov	x2, x1
  4062f0:	mov	x1, x0
  4062f4:	mov	w0, #0x0                   	// #0
  4062f8:	bl	4062a8 <__fxstatat@plt+0x4358>
  4062fc:	ldp	x29, x30, [sp], #16
  406300:	ret
  406304:	stp	x29, x30, [sp, #-96]!
  406308:	mov	x29, sp
  40630c:	stp	x19, x20, [sp, #16]
  406310:	mov	w19, w0
  406314:	mov	w0, w1
  406318:	mov	x20, x2
  40631c:	add	x8, sp, #0x28
  406320:	bl	404c50 <__fxstatat@plt+0x2d00>
  406324:	add	x3, sp, #0x28
  406328:	mov	x2, #0xffffffffffffffff    	// #-1
  40632c:	mov	x1, x20
  406330:	mov	w0, w19
  406334:	bl	405d24 <__fxstatat@plt+0x3dd4>
  406338:	ldp	x19, x20, [sp, #16]
  40633c:	ldp	x29, x30, [sp], #96
  406340:	ret
  406344:	stp	x29, x30, [sp, #-112]!
  406348:	mov	x29, sp
  40634c:	stp	x19, x20, [sp, #16]
  406350:	str	x21, [sp, #32]
  406354:	mov	w19, w0
  406358:	mov	w0, w1
  40635c:	mov	x20, x2
  406360:	mov	x21, x3
  406364:	add	x8, sp, #0x38
  406368:	bl	404c50 <__fxstatat@plt+0x2d00>
  40636c:	add	x3, sp, #0x38
  406370:	mov	x2, x21
  406374:	mov	x1, x20
  406378:	mov	w0, w19
  40637c:	bl	405d24 <__fxstatat@plt+0x3dd4>
  406380:	ldp	x19, x20, [sp, #16]
  406384:	ldr	x21, [sp, #32]
  406388:	ldp	x29, x30, [sp], #112
  40638c:	ret
  406390:	stp	x29, x30, [sp, #-16]!
  406394:	mov	x29, sp
  406398:	mov	x2, x1
  40639c:	mov	w1, w0
  4063a0:	mov	w0, #0x0                   	// #0
  4063a4:	bl	406304 <__fxstatat@plt+0x43b4>
  4063a8:	ldp	x29, x30, [sp], #16
  4063ac:	ret
  4063b0:	stp	x29, x30, [sp, #-16]!
  4063b4:	mov	x29, sp
  4063b8:	mov	x3, x2
  4063bc:	mov	x2, x1
  4063c0:	mov	w1, w0
  4063c4:	mov	w0, #0x0                   	// #0
  4063c8:	bl	406344 <__fxstatat@plt+0x43f4>
  4063cc:	ldp	x29, x30, [sp], #16
  4063d0:	ret
  4063d4:	stp	x29, x30, [sp, #-96]!
  4063d8:	mov	x29, sp
  4063dc:	stp	x19, x20, [sp, #16]
  4063e0:	mov	x19, x0
  4063e4:	mov	x20, x1
  4063e8:	and	w1, w2, #0xff
  4063ec:	adrp	x2, 41e000 <__fxstatat@plt+0x1c0b0>
  4063f0:	add	x2, x2, #0x358
  4063f4:	add	x0, x2, #0x100
  4063f8:	ldp	x2, x3, [x2, #256]
  4063fc:	stp	x2, x3, [sp, #40]
  406400:	ldp	x2, x3, [x0, #16]
  406404:	stp	x2, x3, [sp, #56]
  406408:	ldp	x2, x3, [x0, #32]
  40640c:	stp	x2, x3, [sp, #72]
  406410:	ldr	x0, [x0, #48]
  406414:	str	x0, [sp, #88]
  406418:	mov	w2, #0x1                   	// #1
  40641c:	add	x0, sp, #0x28
  406420:	bl	405f68 <__fxstatat@plt+0x4018>
  406424:	add	x3, sp, #0x28
  406428:	mov	x2, x20
  40642c:	mov	x1, x19
  406430:	mov	w0, #0x0                   	// #0
  406434:	bl	405d24 <__fxstatat@plt+0x3dd4>
  406438:	ldp	x19, x20, [sp, #16]
  40643c:	ldp	x29, x30, [sp], #96
  406440:	ret
  406444:	stp	x29, x30, [sp, #-16]!
  406448:	mov	x29, sp
  40644c:	mov	w2, w1
  406450:	mov	x1, #0xffffffffffffffff    	// #-1
  406454:	bl	4063d4 <__fxstatat@plt+0x4484>
  406458:	ldp	x29, x30, [sp], #16
  40645c:	ret
  406460:	stp	x29, x30, [sp, #-16]!
  406464:	mov	x29, sp
  406468:	mov	w1, #0x3a                  	// #58
  40646c:	bl	406444 <__fxstatat@plt+0x44f4>
  406470:	ldp	x29, x30, [sp], #16
  406474:	ret
  406478:	stp	x29, x30, [sp, #-16]!
  40647c:	mov	x29, sp
  406480:	mov	w2, #0x3a                  	// #58
  406484:	bl	4063d4 <__fxstatat@plt+0x4484>
  406488:	ldp	x29, x30, [sp], #16
  40648c:	ret
  406490:	stp	x29, x30, [sp, #-160]!
  406494:	mov	x29, sp
  406498:	stp	x19, x20, [sp, #16]
  40649c:	mov	w19, w0
  4064a0:	mov	w0, w1
  4064a4:	mov	x20, x2
  4064a8:	add	x8, sp, #0x20
  4064ac:	bl	404c50 <__fxstatat@plt+0x2d00>
  4064b0:	ldp	x0, x1, [sp, #32]
  4064b4:	stp	x0, x1, [sp, #104]
  4064b8:	ldp	x0, x1, [sp, #48]
  4064bc:	stp	x0, x1, [sp, #120]
  4064c0:	ldp	x0, x1, [sp, #64]
  4064c4:	stp	x0, x1, [sp, #136]
  4064c8:	ldr	x0, [sp, #80]
  4064cc:	str	x0, [sp, #152]
  4064d0:	mov	w2, #0x1                   	// #1
  4064d4:	mov	w1, #0x3a                  	// #58
  4064d8:	add	x0, sp, #0x68
  4064dc:	bl	405f68 <__fxstatat@plt+0x4018>
  4064e0:	add	x3, sp, #0x68
  4064e4:	mov	x2, #0xffffffffffffffff    	// #-1
  4064e8:	mov	x1, x20
  4064ec:	mov	w0, w19
  4064f0:	bl	405d24 <__fxstatat@plt+0x3dd4>
  4064f4:	ldp	x19, x20, [sp, #16]
  4064f8:	ldp	x29, x30, [sp], #160
  4064fc:	ret
  406500:	stp	x29, x30, [sp, #-112]!
  406504:	mov	x29, sp
  406508:	stp	x19, x20, [sp, #16]
  40650c:	str	x21, [sp, #32]
  406510:	mov	w19, w0
  406514:	mov	x20, x3
  406518:	mov	x21, x4
  40651c:	adrp	x5, 41e000 <__fxstatat@plt+0x1c0b0>
  406520:	add	x5, x5, #0x358
  406524:	add	x0, x5, #0x100
  406528:	ldp	x4, x5, [x5, #256]
  40652c:	stp	x4, x5, [sp, #56]
  406530:	ldp	x4, x5, [x0, #16]
  406534:	stp	x4, x5, [sp, #72]
  406538:	ldp	x4, x5, [x0, #32]
  40653c:	stp	x4, x5, [sp, #88]
  406540:	ldr	x0, [x0, #48]
  406544:	str	x0, [sp, #104]
  406548:	add	x0, sp, #0x38
  40654c:	bl	405fd0 <__fxstatat@plt+0x4080>
  406550:	add	x3, sp, #0x38
  406554:	mov	x2, x21
  406558:	mov	x1, x20
  40655c:	mov	w0, w19
  406560:	bl	405d24 <__fxstatat@plt+0x3dd4>
  406564:	ldp	x19, x20, [sp, #16]
  406568:	ldr	x21, [sp, #32]
  40656c:	ldp	x29, x30, [sp], #112
  406570:	ret
  406574:	stp	x29, x30, [sp, #-16]!
  406578:	mov	x29, sp
  40657c:	mov	x4, #0xffffffffffffffff    	// #-1
  406580:	bl	406500 <__fxstatat@plt+0x45b0>
  406584:	ldp	x29, x30, [sp], #16
  406588:	ret
  40658c:	stp	x29, x30, [sp, #-16]!
  406590:	mov	x29, sp
  406594:	mov	x3, x2
  406598:	mov	x2, x1
  40659c:	mov	x1, x0
  4065a0:	mov	w0, #0x0                   	// #0
  4065a4:	bl	406574 <__fxstatat@plt+0x4624>
  4065a8:	ldp	x29, x30, [sp], #16
  4065ac:	ret
  4065b0:	stp	x29, x30, [sp, #-16]!
  4065b4:	mov	x29, sp
  4065b8:	mov	x4, x3
  4065bc:	mov	x3, x2
  4065c0:	mov	x2, x1
  4065c4:	mov	x1, x0
  4065c8:	mov	w0, #0x0                   	// #0
  4065cc:	bl	406500 <__fxstatat@plt+0x45b0>
  4065d0:	ldp	x29, x30, [sp], #16
  4065d4:	ret
  4065d8:	stp	x29, x30, [sp, #-16]!
  4065dc:	mov	x29, sp
  4065e0:	adrp	x3, 41e000 <__fxstatat@plt+0x1c0b0>
  4065e4:	add	x3, x3, #0x2a8
  4065e8:	add	x3, x3, #0x20
  4065ec:	bl	405d24 <__fxstatat@plt+0x3dd4>
  4065f0:	ldp	x29, x30, [sp], #16
  4065f4:	ret
  4065f8:	stp	x29, x30, [sp, #-16]!
  4065fc:	mov	x29, sp
  406600:	mov	x2, x1
  406604:	mov	x1, x0
  406608:	mov	w0, #0x0                   	// #0
  40660c:	bl	4065d8 <__fxstatat@plt+0x4688>
  406610:	ldp	x29, x30, [sp], #16
  406614:	ret
  406618:	stp	x29, x30, [sp, #-16]!
  40661c:	mov	x29, sp
  406620:	mov	x2, #0xffffffffffffffff    	// #-1
  406624:	bl	4065d8 <__fxstatat@plt+0x4688>
  406628:	ldp	x29, x30, [sp], #16
  40662c:	ret
  406630:	stp	x29, x30, [sp, #-16]!
  406634:	mov	x29, sp
  406638:	mov	x1, x0
  40663c:	mov	w0, #0x0                   	// #0
  406640:	bl	406618 <__fxstatat@plt+0x46c8>
  406644:	ldp	x29, x30, [sp], #16
  406648:	ret
  40664c:	stp	x29, x30, [sp, #-32]!
  406650:	mov	x29, sp
  406654:	str	x19, [sp, #16]
  406658:	mov	x19, x0
  40665c:	mov	x0, #0x18                  	// #24
  406660:	bl	407938 <__fxstatat@plt+0x59e8>
  406664:	str	x19, [x0]
  406668:	str	xzr, [x0, #16]
  40666c:	str	xzr, [x0, #8]
  406670:	ldr	x19, [sp, #16]
  406674:	ldp	x29, x30, [sp], #32
  406678:	ret
  40667c:	stp	x29, x30, [sp, #-16]!
  406680:	mov	x29, sp
  406684:	bl	406884 <__fxstatat@plt+0x4934>
  406688:	cbz	x0, 406690 <__fxstatat@plt+0x4740>
  40668c:	bl	40664c <__fxstatat@plt+0x46fc>
  406690:	ldp	x29, x30, [sp], #16
  406694:	ret
  406698:	ldr	x0, [x0]
  40669c:	ret
  4066a0:	stp	x29, x30, [sp, #-80]!
  4066a4:	mov	x29, sp
  4066a8:	stp	x19, x20, [sp, #16]
  4066ac:	stp	x21, x22, [sp, #32]
  4066b0:	stp	x23, x24, [sp, #48]
  4066b4:	mov	x23, x0
  4066b8:	mov	x21, x1
  4066bc:	ldr	x24, [x0]
  4066c0:	ldr	x20, [x0, #8]
  4066c4:	ldr	x19, [x0, #16]
  4066c8:	add	x22, x1, #0x1
  4066cc:	b	406728 <__fxstatat@plt+0x47d8>
  4066d0:	add	x1, sp, #0x48
  4066d4:	mov	x0, x24
  4066d8:	bl	406b04 <__fxstatat@plt+0x4bb4>
  4066dc:	add	x0, sp, #0x48
  4066e0:	ldrb	w1, [x0], #1
  4066e4:	add	x20, x1, x20, lsl #8
  4066e8:	lsl	x19, x19, #8
  4066ec:	add	x19, x19, #0xff
  4066f0:	cmp	x21, x19
  4066f4:	b.hi	4066e0 <__fxstatat@plt+0x4790>  // b.pmore
  4066f8:	cmp	x19, x21
  4066fc:	b.eq	406750 <__fxstatat@plt+0x4800>  // b.none
  406700:	sub	x2, x19, x21
  406704:	udiv	x1, x2, x22
  406708:	msub	x1, x1, x22, x2
  40670c:	udiv	x0, x20, x22
  406710:	msub	x0, x0, x22, x20
  406714:	sub	x19, x19, x1
  406718:	cmp	x20, x19
  40671c:	b.ls	406770 <__fxstatat@plt+0x4820>  // b.plast
  406720:	sub	x19, x1, #0x1
  406724:	mov	x20, x0
  406728:	cmp	x19, x21
  40672c:	b.cs	4066f8 <__fxstatat@plt+0x47a8>  // b.hs, b.nlast
  406730:	mov	x3, x19
  406734:	mov	x2, #0x0                   	// #0
  406738:	lsl	x3, x3, #8
  40673c:	add	x3, x3, #0xff
  406740:	add	x2, x2, #0x1
  406744:	cmp	x21, x3
  406748:	b.hi	406738 <__fxstatat@plt+0x47e8>  // b.pmore
  40674c:	b	4066d0 <__fxstatat@plt+0x4780>
  406750:	str	xzr, [x23, #16]
  406754:	str	xzr, [x23, #8]
  406758:	mov	x0, x20
  40675c:	ldp	x19, x20, [sp, #16]
  406760:	ldp	x21, x22, [sp, #32]
  406764:	ldp	x23, x24, [sp, #48]
  406768:	ldp	x29, x30, [sp], #80
  40676c:	ret
  406770:	udiv	x20, x20, x22
  406774:	str	x20, [x23, #8]
  406778:	udiv	x2, x2, x22
  40677c:	str	x2, [x23, #16]
  406780:	mov	x20, x0
  406784:	b	406758 <__fxstatat@plt+0x4808>
  406788:	stp	x29, x30, [sp, #-32]!
  40678c:	mov	x29, sp
  406790:	str	x19, [sp, #16]
  406794:	mov	x19, x0
  406798:	mov	x2, #0xffffffffffffffff    	// #-1
  40679c:	mov	x1, #0x18                  	// #24
  4067a0:	bl	401e70 <__explicit_bzero_chk@plt>
  4067a4:	mov	x0, x19
  4067a8:	bl	401dc0 <free@plt>
  4067ac:	ldr	x19, [sp, #16]
  4067b0:	ldp	x29, x30, [sp], #32
  4067b4:	ret
  4067b8:	stp	x29, x30, [sp, #-48]!
  4067bc:	mov	x29, sp
  4067c0:	stp	x19, x20, [sp, #16]
  4067c4:	stp	x21, x22, [sp, #32]
  4067c8:	mov	x20, x0
  4067cc:	ldr	x0, [x0]
  4067d0:	bl	406c6c <__fxstatat@plt+0x4d1c>
  4067d4:	mov	w21, w0
  4067d8:	bl	401f00 <__errno_location@plt>
  4067dc:	mov	x19, x0
  4067e0:	ldr	w22, [x0]
  4067e4:	mov	x0, x20
  4067e8:	bl	406788 <__fxstatat@plt+0x4838>
  4067ec:	str	w22, [x19]
  4067f0:	mov	w0, w21
  4067f4:	ldp	x19, x20, [sp, #16]
  4067f8:	ldp	x21, x22, [sp, #32]
  4067fc:	ldp	x29, x30, [sp], #48
  406800:	ret
  406804:	stp	x29, x30, [sp, #-48]!
  406808:	mov	x29, sp
  40680c:	stp	x19, x20, [sp, #16]
  406810:	stp	x21, x22, [sp, #32]
  406814:	cbz	x0, 406864 <__fxstatat@plt+0x4914>
  406818:	mov	x19, x0
  40681c:	adrp	x0, 41e000 <__fxstatat@plt+0x1c0b0>
  406820:	ldr	w22, [x0, #672]
  406824:	bl	401f00 <__errno_location@plt>
  406828:	ldr	w21, [x0]
  40682c:	cbnz	w21, 406868 <__fxstatat@plt+0x4918>
  406830:	mov	w2, #0x5                   	// #5
  406834:	adrp	x1, 40b000 <__fxstatat@plt+0x90b0>
  406838:	add	x1, x1, #0x850
  40683c:	mov	x0, #0x0                   	// #0
  406840:	bl	401ea0 <dcgettext@plt>
  406844:	mov	x20, x0
  406848:	mov	x0, x19
  40684c:	bl	406630 <__fxstatat@plt+0x46e0>
  406850:	mov	x3, x0
  406854:	mov	x2, x20
  406858:	mov	w1, w21
  40685c:	mov	w0, w22
  406860:	bl	401ad0 <error@plt>
  406864:	bl	401d10 <abort@plt>
  406868:	mov	w2, #0x5                   	// #5
  40686c:	adrp	x1, 40b000 <__fxstatat@plt+0x90b0>
  406870:	add	x1, x1, #0x860
  406874:	mov	x0, #0x0                   	// #0
  406878:	bl	401ea0 <dcgettext@plt>
  40687c:	mov	x20, x0
  406880:	b	406848 <__fxstatat@plt+0x48f8>
  406884:	stp	x29, x30, [sp, #-64]!
  406888:	mov	x29, sp
  40688c:	stp	x19, x20, [sp, #16]
  406890:	cbz	x1, 406908 <__fxstatat@plt+0x49b8>
  406894:	stp	x21, x22, [sp, #32]
  406898:	mov	x21, x0
  40689c:	mov	x20, x1
  4068a0:	cbz	x0, 406978 <__fxstatat@plt+0x4a28>
  4068a4:	adrp	x1, 40b000 <__fxstatat@plt+0x90b0>
  4068a8:	add	x1, x1, #0x870
  4068ac:	bl	408710 <__fxstatat@plt+0x67c0>
  4068b0:	mov	x22, x0
  4068b4:	cbz	x0, 40696c <__fxstatat@plt+0x4a1c>
  4068b8:	mov	x0, #0x1038                	// #4152
  4068bc:	bl	407938 <__fxstatat@plt+0x59e8>
  4068c0:	mov	x19, x0
  4068c4:	str	x22, [x0]
  4068c8:	adrp	x0, 406000 <__fxstatat@plt+0x40b0>
  4068cc:	add	x0, x0, #0x804
  4068d0:	str	x0, [x19, #8]
  4068d4:	str	x21, [x19, #16]
  4068d8:	cmp	x20, #0x1, lsl #12
  4068dc:	mov	x3, #0x1000                	// #4096
  4068e0:	csel	x3, x20, x3, ls  // ls = plast
  4068e4:	mov	w2, #0x0                   	// #0
  4068e8:	add	x1, x19, #0x18
  4068ec:	mov	x0, x22
  4068f0:	bl	401b10 <setvbuf@plt>
  4068f4:	ldp	x21, x22, [sp, #32]
  4068f8:	mov	x0, x19
  4068fc:	ldp	x19, x20, [sp, #16]
  406900:	ldp	x29, x30, [sp], #64
  406904:	ret
  406908:	mov	x0, #0x1038                	// #4152
  40690c:	bl	407938 <__fxstatat@plt+0x59e8>
  406910:	mov	x19, x0
  406914:	str	xzr, [x0]
  406918:	adrp	x0, 406000 <__fxstatat@plt+0x40b0>
  40691c:	add	x0, x0, #0x804
  406920:	str	x0, [x19, #8]
  406924:	str	xzr, [x19, #16]
  406928:	b	4068f8 <__fxstatat@plt+0x49a8>
  40692c:	mov	x22, #0x800                 	// #2048
  406930:	sub	x22, x22, x20
  406934:	cmp	x22, #0x10
  406938:	mov	x0, #0x10                  	// #16
  40693c:	csel	x22, x22, x0, ls  // ls = plast
  406940:	mov	x1, #0x0                   	// #0
  406944:	add	x0, sp, #0x30
  406948:	bl	401c80 <gettimeofday@plt>
  40694c:	mov	x2, x22
  406950:	add	x1, sp, #0x30
  406954:	add	x0, x21, x20
  406958:	bl	401a70 <memcpy@plt>
  40695c:	add	x22, x20, x22
  406960:	cmp	x22, #0x7ff
  406964:	b.ls	406a20 <__fxstatat@plt+0x4ad0>  // b.plast
  406968:	b	4069f0 <__fxstatat@plt+0x4aa0>
  40696c:	mov	x19, x0
  406970:	ldp	x21, x22, [sp, #32]
  406974:	b	4068f8 <__fxstatat@plt+0x49a8>
  406978:	mov	x0, #0x1038                	// #4152
  40697c:	bl	407938 <__fxstatat@plt+0x59e8>
  406980:	mov	x19, x0
  406984:	str	xzr, [x0]
  406988:	adrp	x0, 406000 <__fxstatat@plt+0x40b0>
  40698c:	add	x0, x0, #0x804
  406990:	str	x0, [x19, #8]
  406994:	str	xzr, [x19, #16]
  406998:	str	xzr, [x19, #24]
  40699c:	add	x21, x19, #0x20
  4069a0:	mov	w1, #0x0                   	// #0
  4069a4:	adrp	x0, 40b000 <__fxstatat@plt+0x90b0>
  4069a8:	add	x0, x0, #0x878
  4069ac:	bl	401bf0 <open@plt>
  4069b0:	mov	w22, w0
  4069b4:	tbnz	w0, #31, 406a00 <__fxstatat@plt+0x4ab0>
  4069b8:	cmp	x20, #0x800
  4069bc:	mov	x3, #0x1018                	// #4120
  4069c0:	mov	x2, #0x800                 	// #2048
  4069c4:	csel	x2, x20, x2, ls  // ls = plast
  4069c8:	mov	x1, x21
  4069cc:	mov	w0, w22
  4069d0:	bl	401e40 <__read_chk@plt>
  4069d4:	mov	x20, x0
  4069d8:	mov	w0, w22
  4069dc:	bl	401cd0 <close@plt>
  4069e0:	cmp	x20, #0x0
  4069e4:	csel	x20, x20, xzr, ge  // ge = tcont
  4069e8:	cmp	x20, #0x7ff
  4069ec:	b.ls	40692c <__fxstatat@plt+0x49dc>  // b.plast
  4069f0:	mov	x0, x21
  4069f4:	bl	406ed8 <__fxstatat@plt+0x4f88>
  4069f8:	ldp	x21, x22, [sp, #32]
  4069fc:	b	4068f8 <__fxstatat@plt+0x49a8>
  406a00:	mov	x22, #0x10                  	// #16
  406a04:	mov	x1, #0x0                   	// #0
  406a08:	add	x0, sp, #0x30
  406a0c:	bl	401c80 <gettimeofday@plt>
  406a10:	mov	x2, x22
  406a14:	add	x1, sp, #0x30
  406a18:	mov	x0, x21
  406a1c:	bl	401a70 <memcpy@plt>
  406a20:	mov	x0, #0x800                 	// #2048
  406a24:	sub	x20, x0, x22
  406a28:	cmp	x20, #0x4
  406a2c:	mov	x0, #0x4                   	// #4
  406a30:	csel	x20, x20, x0, ls  // ls = plast
  406a34:	bl	401b90 <getpid@plt>
  406a38:	str	w0, [sp, #48]
  406a3c:	mov	x2, x20
  406a40:	add	x1, sp, #0x30
  406a44:	add	x0, x21, x22
  406a48:	bl	401a70 <memcpy@plt>
  406a4c:	add	x20, x20, x22
  406a50:	cmp	x20, #0x7ff
  406a54:	b.hi	4069f0 <__fxstatat@plt+0x4aa0>  // b.pmore
  406a58:	mov	x22, #0x800                 	// #2048
  406a5c:	sub	x22, x22, x20
  406a60:	cmp	x22, #0x4
  406a64:	mov	x0, #0x4                   	// #4
  406a68:	csel	x22, x22, x0, ls  // ls = plast
  406a6c:	bl	401c10 <getppid@plt>
  406a70:	str	w0, [sp, #48]
  406a74:	mov	x2, x22
  406a78:	add	x1, sp, #0x30
  406a7c:	add	x0, x21, x20
  406a80:	bl	401a70 <memcpy@plt>
  406a84:	add	x20, x20, x22
  406a88:	cmp	x20, #0x7ff
  406a8c:	b.hi	4069f0 <__fxstatat@plt+0x4aa0>  // b.pmore
  406a90:	mov	x22, #0x800                 	// #2048
  406a94:	sub	x22, x22, x20
  406a98:	cmp	x22, #0x4
  406a9c:	mov	x0, #0x4                   	// #4
  406aa0:	csel	x22, x22, x0, ls  // ls = plast
  406aa4:	bl	401af0 <getuid@plt>
  406aa8:	str	w0, [sp, #48]
  406aac:	mov	x2, x22
  406ab0:	add	x1, sp, #0x30
  406ab4:	add	x0, x21, x20
  406ab8:	bl	401a70 <memcpy@plt>
  406abc:	add	x20, x20, x22
  406ac0:	cmp	x20, #0x7ff
  406ac4:	b.hi	4069f0 <__fxstatat@plt+0x4aa0>  // b.pmore
  406ac8:	bl	401e00 <getgid@plt>
  406acc:	str	w0, [sp, #48]
  406ad0:	mov	x0, #0x800                 	// #2048
  406ad4:	sub	x0, x0, x20
  406ad8:	cmp	x0, #0x4
  406adc:	mov	x2, #0x4                   	// #4
  406ae0:	csel	x2, x0, x2, ls  // ls = plast
  406ae4:	add	x1, sp, #0x30
  406ae8:	add	x0, x21, x20
  406aec:	bl	401a70 <memcpy@plt>
  406af0:	b	4069f0 <__fxstatat@plt+0x4aa0>
  406af4:	str	x1, [x0, #8]
  406af8:	ret
  406afc:	str	x1, [x0, #16]
  406b00:	ret
  406b04:	stp	x29, x30, [sp, #-80]!
  406b08:	mov	x29, sp
  406b0c:	stp	x19, x20, [sp, #16]
  406b10:	stp	x21, x22, [sp, #32]
  406b14:	stp	x23, x24, [sp, #48]
  406b18:	mov	x21, x0
  406b1c:	mov	x19, x1
  406b20:	mov	x20, x2
  406b24:	ldr	x0, [x0]
  406b28:	cbz	x0, 406b80 <__fxstatat@plt+0x4c30>
  406b2c:	mov	x23, #0x1                   	// #1
  406b30:	ldr	x3, [x21]
  406b34:	mov	x2, x20
  406b38:	mov	x1, x23
  406b3c:	mov	x0, x19
  406b40:	bl	401d40 <fread_unlocked@plt>
  406b44:	mov	x22, x0
  406b48:	bl	401f00 <__errno_location@plt>
  406b4c:	ldr	w2, [x0]
  406b50:	add	x19, x19, x22
  406b54:	subs	x20, x20, x22
  406b58:	b.eq	406c50 <__fxstatat@plt+0x4d00>  // b.none
  406b5c:	ldr	x1, [x21]
  406b60:	ldr	w1, [x1]
  406b64:	ands	w1, w1, #0x20
  406b68:	csel	w2, w2, w1, ne  // ne = any
  406b6c:	str	w2, [x0]
  406b70:	ldr	x1, [x21, #8]
  406b74:	ldr	x0, [x21, #16]
  406b78:	blr	x1
  406b7c:	b	406b30 <__fxstatat@plt+0x4be0>
  406b80:	str	x25, [sp, #64]
  406b84:	ldr	x22, [x21, #24]
  406b88:	add	x24, x21, #0x838
  406b8c:	mov	x23, #0x800                 	// #2048
  406b90:	add	x25, x21, #0x20
  406b94:	cmp	x2, x22
  406b98:	b.hi	406bf4 <__fxstatat@plt+0x4ca4>  // b.pmore
  406b9c:	mov	x23, x2
  406ba0:	b	406bb4 <__fxstatat@plt+0x4c64>
  406ba4:	mov	x1, x24
  406ba8:	add	x0, x21, #0x20
  406bac:	bl	406cb0 <__fxstatat@plt+0x4d60>
  406bb0:	mov	x22, #0x800                 	// #2048
  406bb4:	sub	x1, x21, x22
  406bb8:	mov	x2, x23
  406bbc:	add	x1, x1, #0x1, lsl #12
  406bc0:	add	x1, x1, #0x38
  406bc4:	mov	x0, x19
  406bc8:	bl	401a70 <memcpy@plt>
  406bcc:	sub	x22, x22, x23
  406bd0:	str	x22, [x21, #24]
  406bd4:	ldr	x25, [sp, #64]
  406bd8:	b	406c50 <__fxstatat@plt+0x4d00>
  406bdc:	mov	x1, x24
  406be0:	mov	x0, x25
  406be4:	bl	406cb0 <__fxstatat@plt+0x4d60>
  406be8:	mov	x22, x23
  406bec:	cmp	x20, #0x800
  406bf0:	b.ls	406c64 <__fxstatat@plt+0x4d14>  // b.plast
  406bf4:	sub	x1, x23, x22
  406bf8:	mov	x2, x22
  406bfc:	add	x1, x24, x1
  406c00:	mov	x0, x19
  406c04:	bl	401a70 <memcpy@plt>
  406c08:	add	x19, x19, x22
  406c0c:	sub	x20, x20, x22
  406c10:	tst	x19, #0x7
  406c14:	b.ne	406bdc <__fxstatat@plt+0x4c8c>  // b.any
  406c18:	and	x25, x20, #0x7ff
  406c1c:	mov	x23, x20
  406c20:	add	x20, x20, x19
  406c24:	add	x22, x21, #0x20
  406c28:	sub	x19, x20, x23
  406c2c:	cmp	x25, x23
  406c30:	b.eq	406ba4 <__fxstatat@plt+0x4c54>  // b.none
  406c34:	mov	x1, x19
  406c38:	mov	x0, x22
  406c3c:	bl	406cb0 <__fxstatat@plt+0x4d60>
  406c40:	subs	x23, x23, #0x800
  406c44:	b.ne	406c28 <__fxstatat@plt+0x4cd8>  // b.any
  406c48:	str	xzr, [x21, #24]
  406c4c:	ldr	x25, [sp, #64]
  406c50:	ldp	x19, x20, [sp, #16]
  406c54:	ldp	x21, x22, [sp, #32]
  406c58:	ldp	x23, x24, [sp, #48]
  406c5c:	ldp	x29, x30, [sp], #80
  406c60:	ret
  406c64:	mov	x23, x20
  406c68:	b	406bb0 <__fxstatat@plt+0x4c60>
  406c6c:	stp	x29, x30, [sp, #-32]!
  406c70:	mov	x29, sp
  406c74:	stp	x19, x20, [sp, #16]
  406c78:	mov	x19, x0
  406c7c:	ldr	x20, [x0]
  406c80:	mov	x2, #0xffffffffffffffff    	// #-1
  406c84:	mov	x1, #0x1038                	// #4152
  406c88:	bl	401e70 <__explicit_bzero_chk@plt>
  406c8c:	mov	x0, x19
  406c90:	bl	401dc0 <free@plt>
  406c94:	mov	w0, #0x0                   	// #0
  406c98:	cbz	x20, 406ca4 <__fxstatat@plt+0x4d54>
  406c9c:	mov	x0, x20
  406ca0:	bl	40816c <__fxstatat@plt+0x621c>
  406ca4:	ldp	x19, x20, [sp, #16]
  406ca8:	ldp	x29, x30, [sp], #32
  406cac:	ret
  406cb0:	ldr	x2, [x0, #2048]
  406cb4:	ldr	x5, [x0, #2056]
  406cb8:	ldr	x9, [x0, #2064]
  406cbc:	add	x9, x9, #0x1
  406cc0:	str	x9, [x0, #2064]
  406cc4:	add	x9, x5, x9
  406cc8:	mov	x6, x0
  406ccc:	add	x8, x0, #0x400
  406cd0:	mov	x7, x1
  406cd4:	mov	x3, x0
  406cd8:	eor	x4, x2, x2, lsl #21
  406cdc:	ldr	x2, [x3, #1024]
  406ce0:	sub	x2, x2, #0x1
  406ce4:	sub	x2, x2, x4
  406ce8:	ldr	x4, [x3]
  406cec:	and	x5, x4, #0x7f8
  406cf0:	ldr	x5, [x6, x5]
  406cf4:	add	x5, x2, x5
  406cf8:	add	x5, x5, x9
  406cfc:	str	x5, [x3]
  406d00:	lsr	x5, x5, #8
  406d04:	and	x5, x5, #0x7f8
  406d08:	ldr	x9, [x6, x5]
  406d0c:	add	x9, x4, x9
  406d10:	str	x9, [x7]
  406d14:	eor	x2, x2, x2, lsr #5
  406d18:	ldr	x4, [x3, #1032]
  406d1c:	add	x2, x2, x4
  406d20:	ldr	x5, [x3, #8]
  406d24:	and	x4, x5, #0x7f8
  406d28:	ldr	x4, [x6, x4]
  406d2c:	add	x4, x2, x4
  406d30:	add	x4, x4, x9
  406d34:	str	x4, [x3, #8]
  406d38:	lsr	x4, x4, #8
  406d3c:	and	x4, x4, #0x7f8
  406d40:	ldr	x9, [x6, x4]
  406d44:	add	x9, x5, x9
  406d48:	str	x9, [x7, #8]
  406d4c:	eor	x2, x2, x2, lsl #12
  406d50:	ldr	x4, [x3, #1040]
  406d54:	add	x2, x2, x4
  406d58:	ldr	x4, [x3, #16]
  406d5c:	and	x5, x4, #0x7f8
  406d60:	ldr	x5, [x6, x5]
  406d64:	add	x5, x2, x5
  406d68:	add	x5, x5, x9
  406d6c:	str	x5, [x3, #16]
  406d70:	lsr	x5, x5, #8
  406d74:	and	x5, x5, #0x7f8
  406d78:	ldr	x9, [x6, x5]
  406d7c:	add	x9, x4, x9
  406d80:	str	x9, [x7, #16]
  406d84:	eor	x2, x2, x2, lsr #33
  406d88:	ldr	x4, [x3, #1048]
  406d8c:	add	x2, x2, x4
  406d90:	ldr	x5, [x3, #24]
  406d94:	and	x4, x5, #0x7f8
  406d98:	ldr	x4, [x6, x4]
  406d9c:	add	x4, x2, x4
  406da0:	add	x4, x4, x9
  406da4:	str	x4, [x3, #24]
  406da8:	lsr	x4, x4, #8
  406dac:	and	x4, x4, #0x7f8
  406db0:	ldr	x9, [x6, x4]
  406db4:	add	x9, x5, x9
  406db8:	str	x9, [x7, #24]
  406dbc:	add	x7, x7, #0x20
  406dc0:	add	x3, x3, #0x20
  406dc4:	cmp	x3, x8
  406dc8:	b.ne	406cd8 <__fxstatat@plt+0x4d88>  // b.any
  406dcc:	add	x1, x1, #0x400
  406dd0:	mov	x4, x0
  406dd4:	add	x7, x0, #0x400
  406dd8:	eor	x2, x2, x2, lsl #21
  406ddc:	ldr	x3, [x4]
  406de0:	sub	x3, x3, #0x1
  406de4:	sub	x2, x3, x2
  406de8:	ldr	x3, [x4, #1024]
  406dec:	and	x5, x3, #0x7f8
  406df0:	ldr	x5, [x6, x5]
  406df4:	add	x5, x2, x5
  406df8:	add	x5, x5, x9
  406dfc:	str	x5, [x4, #1024]
  406e00:	lsr	x5, x5, #8
  406e04:	and	x5, x5, #0x7f8
  406e08:	ldr	x8, [x6, x5]
  406e0c:	add	x8, x3, x8
  406e10:	str	x8, [x1]
  406e14:	eor	x2, x2, x2, lsr #5
  406e18:	ldr	x3, [x4, #8]
  406e1c:	add	x2, x2, x3
  406e20:	ldr	x5, [x4, #1032]
  406e24:	and	x3, x5, #0x7f8
  406e28:	ldr	x3, [x6, x3]
  406e2c:	add	x3, x2, x3
  406e30:	add	x3, x3, x8
  406e34:	str	x3, [x4, #1032]
  406e38:	lsr	x3, x3, #8
  406e3c:	and	x3, x3, #0x7f8
  406e40:	ldr	x8, [x6, x3]
  406e44:	add	x8, x5, x8
  406e48:	str	x8, [x1, #8]
  406e4c:	eor	x2, x2, x2, lsl #12
  406e50:	ldr	x3, [x4, #16]
  406e54:	add	x2, x2, x3
  406e58:	ldr	x3, [x4, #1040]
  406e5c:	and	x5, x3, #0x7f8
  406e60:	ldr	x5, [x6, x5]
  406e64:	add	x5, x2, x5
  406e68:	add	x5, x5, x8
  406e6c:	str	x5, [x4, #1040]
  406e70:	lsr	x5, x5, #8
  406e74:	and	x5, x5, #0x7f8
  406e78:	ldr	x8, [x6, x5]
  406e7c:	add	x8, x3, x8
  406e80:	str	x8, [x1, #16]
  406e84:	eor	x2, x2, x2, lsr #33
  406e88:	ldr	x3, [x4, #24]
  406e8c:	add	x2, x2, x3
  406e90:	ldr	x5, [x4, #1048]
  406e94:	and	x3, x5, #0x7f8
  406e98:	ldr	x3, [x6, x3]
  406e9c:	add	x3, x2, x3
  406ea0:	add	x3, x3, x8
  406ea4:	str	x3, [x4, #1048]
  406ea8:	lsr	x3, x3, #8
  406eac:	and	x3, x3, #0x7f8
  406eb0:	ldr	x9, [x6, x3]
  406eb4:	add	x9, x5, x9
  406eb8:	str	x9, [x1, #24]
  406ebc:	add	x1, x1, #0x20
  406ec0:	add	x4, x4, #0x20
  406ec4:	cmp	x4, x7
  406ec8:	b.ne	406dd8 <__fxstatat@plt+0x4e88>  // b.any
  406ecc:	str	x2, [x0, #2048]
  406ed0:	str	x9, [x0, #2056]
  406ed4:	ret
  406ed8:	mov	x5, x0
  406edc:	add	x8, x0, #0x800
  406ee0:	mov	x11, x0
  406ee4:	mov	x3, #0xc0ab                	// #49323
  406ee8:	movk	x3, #0x6c44, lsl #16
  406eec:	movk	x3, #0x704f, lsl #32
  406ef0:	movk	x3, #0x98f5, lsl #48
  406ef4:	mov	x1, #0x89ed                	// #35309
  406ef8:	movk	x1, #0xcbfc, lsl #16
  406efc:	movk	x1, #0x5bf2, lsl #32
  406f00:	movk	x1, #0xae98, lsl #48
  406f04:	mov	x4, #0x9315                	// #37653
  406f08:	movk	x4, #0xa5a0, lsl #16
  406f0c:	movk	x4, #0x4a0f, lsl #32
  406f10:	movk	x4, #0x48fe, lsl #48
  406f14:	mov	x2, #0xe0ce                	// #57550
  406f18:	movk	x2, #0x8355, lsl #16
  406f1c:	movk	x2, #0x53db, lsl #32
  406f20:	movk	x2, #0x82f0, lsl #48
  406f24:	mov	x10, #0x5524                	// #21796
  406f28:	movk	x10, #0x4a59, lsl #16
  406f2c:	movk	x10, #0x2e82, lsl #32
  406f30:	movk	x10, #0xb29b, lsl #48
  406f34:	mov	x7, #0x12a0                	// #4768
  406f38:	movk	x7, #0x3d47, lsl #16
  406f3c:	movk	x7, #0xa505, lsl #32
  406f40:	movk	x7, #0x8c0e, lsl #48
  406f44:	mov	x6, #0xc862                	// #51298
  406f48:	movk	x6, #0xc73a, lsl #16
  406f4c:	movk	x6, #0xb322, lsl #32
  406f50:	movk	x6, #0xb9f8, lsl #48
  406f54:	mov	x9, #0x4b7c                	// #19324
  406f58:	movk	x9, #0xa288, lsl #16
  406f5c:	movk	x9, #0x4677, lsl #32
  406f60:	movk	x9, #0x647c, lsl #48
  406f64:	ldr	x12, [x11, #32]
  406f68:	add	x2, x2, x12
  406f6c:	ldr	x12, [x11, #40]
  406f70:	add	x4, x4, x12
  406f74:	ldr	x12, [x11, #48]
  406f78:	add	x1, x1, x12
  406f7c:	ldr	x12, [x11, #56]
  406f80:	add	x3, x3, x12
  406f84:	ldr	x12, [x11]
  406f88:	sub	x12, x12, x2
  406f8c:	add	x9, x12, x9
  406f90:	eor	x4, x4, x3, lsr #9
  406f94:	add	x3, x3, x9
  406f98:	ldr	x12, [x11, #8]
  406f9c:	sub	x12, x12, x4
  406fa0:	add	x6, x12, x6
  406fa4:	eor	x1, x1, x9, lsl #9
  406fa8:	add	x9, x9, x6
  406fac:	ldr	x12, [x11, #16]
  406fb0:	sub	x12, x12, x1
  406fb4:	add	x7, x12, x7
  406fb8:	eor	x3, x3, x6, lsr #23
  406fbc:	add	x6, x6, x7
  406fc0:	ldr	x12, [x11, #24]
  406fc4:	sub	x12, x12, x3
  406fc8:	add	x10, x12, x10
  406fcc:	eor	x9, x9, x7, lsl #15
  406fd0:	add	x7, x7, x10
  406fd4:	sub	x2, x2, x9
  406fd8:	eor	x6, x6, x10, lsr #14
  406fdc:	add	x10, x10, x2
  406fe0:	sub	x4, x4, x6
  406fe4:	eor	x7, x7, x2, lsl #20
  406fe8:	add	x2, x2, x4
  406fec:	sub	x1, x1, x7
  406ff0:	eor	x10, x10, x4, lsr #17
  406ff4:	add	x4, x4, x1
  406ff8:	sub	x3, x3, x10
  406ffc:	eor	x2, x2, x1, lsl #14
  407000:	add	x1, x1, x3
  407004:	str	x9, [x11]
  407008:	str	x6, [x11, #8]
  40700c:	str	x7, [x11, #16]
  407010:	str	x10, [x11, #24]
  407014:	str	x2, [x11, #32]
  407018:	str	x4, [x11, #40]
  40701c:	str	x1, [x11, #48]
  407020:	str	x3, [x11, #56]
  407024:	add	x11, x11, #0x40
  407028:	cmp	x11, x8
  40702c:	b.ne	406f64 <__fxstatat@plt+0x5014>  // b.any
  407030:	ldr	x11, [x5, #32]
  407034:	add	x2, x2, x11
  407038:	ldr	x11, [x5, #40]
  40703c:	add	x4, x4, x11
  407040:	ldr	x11, [x5, #48]
  407044:	add	x1, x1, x11
  407048:	ldr	x11, [x5, #56]
  40704c:	add	x3, x3, x11
  407050:	ldr	x11, [x5]
  407054:	sub	x11, x11, x2
  407058:	add	x9, x11, x9
  40705c:	eor	x4, x4, x3, lsr #9
  407060:	add	x3, x3, x9
  407064:	ldr	x11, [x5, #8]
  407068:	sub	x11, x11, x4
  40706c:	add	x6, x11, x6
  407070:	eor	x1, x1, x9, lsl #9
  407074:	add	x9, x9, x6
  407078:	ldr	x11, [x5, #16]
  40707c:	sub	x11, x11, x1
  407080:	add	x7, x11, x7
  407084:	eor	x3, x3, x6, lsr #23
  407088:	add	x6, x6, x7
  40708c:	ldr	x11, [x5, #24]
  407090:	sub	x11, x11, x3
  407094:	add	x10, x11, x10
  407098:	eor	x9, x9, x7, lsl #15
  40709c:	add	x7, x7, x10
  4070a0:	sub	x2, x2, x9
  4070a4:	eor	x6, x6, x10, lsr #14
  4070a8:	add	x10, x10, x2
  4070ac:	sub	x4, x4, x6
  4070b0:	eor	x7, x7, x2, lsl #20
  4070b4:	add	x2, x2, x4
  4070b8:	sub	x1, x1, x7
  4070bc:	eor	x10, x10, x4, lsr #17
  4070c0:	add	x4, x4, x1
  4070c4:	sub	x3, x3, x10
  4070c8:	eor	x2, x2, x1, lsl #14
  4070cc:	add	x1, x1, x3
  4070d0:	str	x9, [x5]
  4070d4:	str	x6, [x5, #8]
  4070d8:	str	x7, [x5, #16]
  4070dc:	str	x10, [x5, #24]
  4070e0:	str	x2, [x5, #32]
  4070e4:	str	x4, [x5, #40]
  4070e8:	str	x1, [x5, #48]
  4070ec:	str	x3, [x5, #56]
  4070f0:	add	x5, x5, #0x40
  4070f4:	cmp	x5, x8
  4070f8:	b.ne	407030 <__fxstatat@plt+0x50e0>  // b.any
  4070fc:	str	xzr, [x0, #2064]
  407100:	str	xzr, [x0, #2056]
  407104:	str	xzr, [x0, #2048]
  407108:	ret
  40710c:	stp	x29, x30, [sp, #-336]!
  407110:	mov	x29, sp
  407114:	stp	x19, x20, [sp, #16]
  407118:	stp	x23, x24, [sp, #48]
  40711c:	stp	x25, x26, [sp, #64]
  407120:	mov	w25, w0
  407124:	mov	x23, x1
  407128:	mov	w24, w2
  40712c:	mov	x26, x3
  407130:	mov	w20, w4
  407134:	bl	401de0 <renameat2@plt>
  407138:	mov	w19, w0
  40713c:	tbz	w0, #31, 407348 <__fxstatat@plt+0x53f8>
  407140:	stp	x21, x22, [sp, #32]
  407144:	bl	401f00 <__errno_location@plt>
  407148:	mov	x21, x0
  40714c:	ldr	w0, [x0]
  407150:	sub	w1, w0, #0x16
  407154:	tst	w1, #0xffffffef
  407158:	cset	w22, ne  // ne = any
  40715c:	cmp	w0, #0x5f
  407160:	csel	w22, w22, wzr, ne  // ne = any
  407164:	cbnz	w22, 407344 <__fxstatat@plt+0x53f4>
  407168:	cbz	w20, 4071ac <__fxstatat@plt+0x525c>
  40716c:	tst	w20, #0xfffffffe
  407170:	b.ne	407240 <__fxstatat@plt+0x52f0>  // b.any
  407174:	mov	w4, #0x100                 	// #256
  407178:	add	x3, sp, #0xd0
  40717c:	mov	x2, x26
  407180:	mov	w1, w24
  407184:	mov	w0, #0x0                   	// #0
  407188:	bl	401f50 <__fxstatat@plt>
  40718c:	cbz	w0, 407254 <__fxstatat@plt+0x5304>
  407190:	ldr	w0, [x21]
  407194:	cmp	w0, #0x4b
  407198:	b.eq	407254 <__fxstatat@plt+0x5304>  // b.none
  40719c:	mov	w19, #0xffffffff            	// #-1
  4071a0:	cmp	w0, #0x2
  4071a4:	b.ne	407360 <__fxstatat@plt+0x5410>  // b.any
  4071a8:	mov	w22, #0x1                   	// #1
  4071ac:	mov	x0, x23
  4071b0:	bl	401aa0 <strlen@plt>
  4071b4:	mov	x19, x0
  4071b8:	mov	x0, x26
  4071bc:	bl	401aa0 <strlen@plt>
  4071c0:	cmp	x19, #0x0
  4071c4:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  4071c8:	b.eq	407268 <__fxstatat@plt+0x5318>  // b.none
  4071cc:	add	x19, x23, x19
  4071d0:	ldurb	w2, [x19, #-1]
  4071d4:	add	x0, x26, x0
  4071d8:	ldurb	w1, [x0, #-1]
  4071dc:	cmp	w2, #0x2f
  4071e0:	mov	w0, #0x2f                  	// #47
  4071e4:	ccmp	w1, w0, #0x4, ne  // ne = any
  4071e8:	b.ne	407288 <__fxstatat@plt+0x5338>  // b.any
  4071ec:	mov	w4, #0x100                 	// #256
  4071f0:	add	x3, sp, #0x50
  4071f4:	mov	x2, x23
  4071f8:	mov	w1, w25
  4071fc:	mov	w0, #0x0                   	// #0
  407200:	bl	401f50 <__fxstatat@plt>
  407204:	mov	w19, #0xffffffff            	// #-1
  407208:	cbnz	w0, 407368 <__fxstatat@plt+0x5418>
  40720c:	cbz	w22, 4072b8 <__fxstatat@plt+0x5368>
  407210:	ldr	w0, [sp, #96]
  407214:	and	w0, w0, #0xf000
  407218:	cmp	w0, #0x4, lsl #12
  40721c:	b.ne	4072a8 <__fxstatat@plt+0x5358>  // b.any
  407220:	mov	x3, x26
  407224:	mov	w2, w24
  407228:	mov	x1, x23
  40722c:	mov	w0, w25
  407230:	bl	401e10 <renameat@plt>
  407234:	mov	w19, w0
  407238:	ldp	x21, x22, [sp, #32]
  40723c:	b	407348 <__fxstatat@plt+0x53f8>
  407240:	mov	w0, #0x5f                  	// #95
  407244:	str	w0, [x21]
  407248:	mov	w19, #0xffffffff            	// #-1
  40724c:	ldp	x21, x22, [sp, #32]
  407250:	b	407348 <__fxstatat@plt+0x53f8>
  407254:	mov	w0, #0x11                  	// #17
  407258:	str	w0, [x21]
  40725c:	mov	w19, #0xffffffff            	// #-1
  407260:	ldp	x21, x22, [sp, #32]
  407264:	b	407348 <__fxstatat@plt+0x53f8>
  407268:	mov	x3, x26
  40726c:	mov	w2, w24
  407270:	mov	x1, x23
  407274:	mov	w0, w25
  407278:	bl	401e10 <renameat@plt>
  40727c:	mov	w19, w0
  407280:	ldp	x21, x22, [sp, #32]
  407284:	b	407348 <__fxstatat@plt+0x53f8>
  407288:	mov	x3, x26
  40728c:	mov	w2, w24
  407290:	mov	x1, x23
  407294:	mov	w0, w25
  407298:	bl	401e10 <renameat@plt>
  40729c:	mov	w19, w0
  4072a0:	ldp	x21, x22, [sp, #32]
  4072a4:	b	407348 <__fxstatat@plt+0x53f8>
  4072a8:	mov	w0, #0x2                   	// #2
  4072ac:	str	w0, [x21]
  4072b0:	ldp	x21, x22, [sp, #32]
  4072b4:	b	407348 <__fxstatat@plt+0x53f8>
  4072b8:	mov	w4, #0x100                 	// #256
  4072bc:	add	x3, sp, #0xd0
  4072c0:	mov	x2, x26
  4072c4:	mov	w1, w24
  4072c8:	mov	w0, #0x0                   	// #0
  4072cc:	bl	401f50 <__fxstatat@plt>
  4072d0:	cbz	w0, 4072fc <__fxstatat@plt+0x53ac>
  4072d4:	ldr	w0, [x21]
  4072d8:	mov	w19, #0xffffffff            	// #-1
  4072dc:	cmp	w0, #0x2
  4072e0:	b.ne	407370 <__fxstatat@plt+0x5420>  // b.any
  4072e4:	ldr	w0, [sp, #96]
  4072e8:	and	w0, w0, #0xf000
  4072ec:	cmp	w0, #0x4, lsl #12
  4072f0:	b.eq	407220 <__fxstatat@plt+0x52d0>  // b.none
  4072f4:	ldp	x21, x22, [sp, #32]
  4072f8:	b	407348 <__fxstatat@plt+0x53f8>
  4072fc:	ldr	w0, [sp, #224]
  407300:	and	w0, w0, #0xf000
  407304:	cmp	w0, #0x4, lsl #12
  407308:	b.ne	407330 <__fxstatat@plt+0x53e0>  // b.any
  40730c:	ldr	w0, [sp, #96]
  407310:	and	w0, w0, #0xf000
  407314:	cmp	w0, #0x4, lsl #12
  407318:	b.eq	407220 <__fxstatat@plt+0x52d0>  // b.none
  40731c:	mov	w0, #0x15                  	// #21
  407320:	str	w0, [x21]
  407324:	mov	w19, #0xffffffff            	// #-1
  407328:	ldp	x21, x22, [sp, #32]
  40732c:	b	407348 <__fxstatat@plt+0x53f8>
  407330:	mov	w0, #0x14                  	// #20
  407334:	str	w0, [x21]
  407338:	mov	w19, #0xffffffff            	// #-1
  40733c:	ldp	x21, x22, [sp, #32]
  407340:	b	407348 <__fxstatat@plt+0x53f8>
  407344:	ldp	x21, x22, [sp, #32]
  407348:	mov	w0, w19
  40734c:	ldp	x19, x20, [sp, #16]
  407350:	ldp	x23, x24, [sp, #48]
  407354:	ldp	x25, x26, [sp, #64]
  407358:	ldp	x29, x30, [sp], #336
  40735c:	ret
  407360:	ldp	x21, x22, [sp, #32]
  407364:	b	407348 <__fxstatat@plt+0x53f8>
  407368:	ldp	x21, x22, [sp, #32]
  40736c:	b	407348 <__fxstatat@plt+0x53f8>
  407370:	ldp	x21, x22, [sp, #32]
  407374:	b	407348 <__fxstatat@plt+0x53f8>
  407378:	stp	x29, x30, [sp, #-48]!
  40737c:	mov	x29, sp
  407380:	stp	x19, x20, [sp, #16]
  407384:	mov	w19, w0
  407388:	cmp	w0, #0x2
  40738c:	b.ls	4073a0 <__fxstatat@plt+0x5450>  // b.plast
  407390:	mov	w0, w19
  407394:	ldp	x19, x20, [sp, #16]
  407398:	ldp	x29, x30, [sp], #48
  40739c:	ret
  4073a0:	stp	x21, x22, [sp, #32]
  4073a4:	bl	408868 <__fxstatat@plt+0x6918>
  4073a8:	mov	w21, w0
  4073ac:	bl	401f00 <__errno_location@plt>
  4073b0:	mov	x20, x0
  4073b4:	ldr	w22, [x0]
  4073b8:	mov	w0, w19
  4073bc:	bl	401cd0 <close@plt>
  4073c0:	str	w22, [x20]
  4073c4:	mov	w19, w21
  4073c8:	ldp	x21, x22, [sp, #32]
  4073cc:	b	407390 <__fxstatat@plt+0x5440>
  4073d0:	sub	sp, sp, #0x50
  4073d4:	stp	x29, x30, [sp, #32]
  4073d8:	add	x29, sp, #0x20
  4073dc:	stp	x19, x20, [sp, #48]
  4073e0:	str	x21, [sp, #64]
  4073e4:	mov	x21, x0
  4073e8:	mov	x20, x4
  4073ec:	mov	x19, x5
  4073f0:	cbz	x1, 4074b4 <__fxstatat@plt+0x5564>
  4073f4:	mov	x5, x3
  4073f8:	mov	x4, x2
  4073fc:	mov	x3, x1
  407400:	adrp	x2, 40b000 <__fxstatat@plt+0x90b0>
  407404:	add	x2, x2, #0x888
  407408:	mov	w1, #0x1                   	// #1
  40740c:	bl	401d80 <__fprintf_chk@plt>
  407410:	mov	w2, #0x5                   	// #5
  407414:	adrp	x1, 40b000 <__fxstatat@plt+0x90b0>
  407418:	add	x1, x1, #0x8a0
  40741c:	mov	x0, #0x0                   	// #0
  407420:	bl	401ea0 <dcgettext@plt>
  407424:	mov	w4, #0x7e3                 	// #2019
  407428:	mov	x3, x0
  40742c:	adrp	x2, 40b000 <__fxstatat@plt+0x90b0>
  407430:	add	x2, x2, #0xb98
  407434:	mov	w1, #0x1                   	// #1
  407438:	mov	x0, x21
  40743c:	bl	401d80 <__fprintf_chk@plt>
  407440:	mov	w2, #0x5                   	// #5
  407444:	adrp	x1, 40b000 <__fxstatat@plt+0x90b0>
  407448:	add	x1, x1, #0x8a8
  40744c:	mov	x0, #0x0                   	// #0
  407450:	bl	401ea0 <dcgettext@plt>
  407454:	mov	x1, x21
  407458:	bl	401eb0 <fputs_unlocked@plt>
  40745c:	cmp	x19, #0x5
  407460:	b.eq	407648 <__fxstatat@plt+0x56f8>  // b.none
  407464:	b.hi	407518 <__fxstatat@plt+0x55c8>  // b.pmore
  407468:	cmp	x19, #0x2
  40746c:	b.eq	4075e4 <__fxstatat@plt+0x5694>  // b.none
  407470:	b.ls	4074d0 <__fxstatat@plt+0x5580>  // b.plast
  407474:	cmp	x19, #0x3
  407478:	b.eq	407614 <__fxstatat@plt+0x56c4>  // b.none
  40747c:	mov	w2, #0x5                   	// #5
  407480:	adrp	x1, 40b000 <__fxstatat@plt+0x90b0>
  407484:	add	x1, x1, #0x9c0
  407488:	mov	x0, #0x0                   	// #0
  40748c:	bl	401ea0 <dcgettext@plt>
  407490:	ldr	x6, [x20, #24]
  407494:	ldr	x5, [x20, #16]
  407498:	ldr	x4, [x20, #8]
  40749c:	ldr	x3, [x20]
  4074a0:	mov	x2, x0
  4074a4:	mov	w1, #0x1                   	// #1
  4074a8:	mov	x0, x21
  4074ac:	bl	401d80 <__fprintf_chk@plt>
  4074b0:	b	407504 <__fxstatat@plt+0x55b4>
  4074b4:	mov	x4, x3
  4074b8:	mov	x3, x2
  4074bc:	adrp	x2, 40b000 <__fxstatat@plt+0x90b0>
  4074c0:	add	x2, x2, #0x898
  4074c4:	mov	w1, #0x1                   	// #1
  4074c8:	bl	401d80 <__fprintf_chk@plt>
  4074cc:	b	407410 <__fxstatat@plt+0x54c0>
  4074d0:	cbz	x19, 407504 <__fxstatat@plt+0x55b4>
  4074d4:	cmp	x19, #0x1
  4074d8:	b.ne	40771c <__fxstatat@plt+0x57cc>  // b.any
  4074dc:	mov	w2, #0x5                   	// #5
  4074e0:	adrp	x1, 40b000 <__fxstatat@plt+0x90b0>
  4074e4:	add	x1, x1, #0x978
  4074e8:	mov	x0, #0x0                   	// #0
  4074ec:	bl	401ea0 <dcgettext@plt>
  4074f0:	ldr	x3, [x20]
  4074f4:	mov	x2, x0
  4074f8:	mov	w1, #0x1                   	// #1
  4074fc:	mov	x0, x21
  407500:	bl	401d80 <__fprintf_chk@plt>
  407504:	ldp	x19, x20, [sp, #48]
  407508:	ldr	x21, [sp, #64]
  40750c:	ldp	x29, x30, [sp, #32]
  407510:	add	sp, sp, #0x50
  407514:	ret
  407518:	cmp	x19, #0x8
  40751c:	b.eq	4076c8 <__fxstatat@plt+0x5778>  // b.none
  407520:	b.ls	407588 <__fxstatat@plt+0x5638>  // b.plast
  407524:	cmp	x19, #0x9
  407528:	b.ne	40771c <__fxstatat@plt+0x57cc>  // b.any
  40752c:	mov	w2, #0x5                   	// #5
  407530:	adrp	x1, 40b000 <__fxstatat@plt+0x90b0>
  407534:	add	x1, x1, #0xa90
  407538:	mov	x0, #0x0                   	// #0
  40753c:	bl	401ea0 <dcgettext@plt>
  407540:	ldr	x1, [x20, #64]
  407544:	str	x1, [sp, #24]
  407548:	ldr	x1, [x20, #56]
  40754c:	str	x1, [sp, #16]
  407550:	ldr	x1, [x20, #48]
  407554:	str	x1, [sp, #8]
  407558:	ldr	x1, [x20, #40]
  40755c:	str	x1, [sp]
  407560:	ldr	x7, [x20, #32]
  407564:	ldr	x6, [x20, #24]
  407568:	ldr	x5, [x20, #16]
  40756c:	ldr	x4, [x20, #8]
  407570:	ldr	x3, [x20]
  407574:	mov	x2, x0
  407578:	mov	w1, #0x1                   	// #1
  40757c:	mov	x0, x21
  407580:	bl	401d80 <__fprintf_chk@plt>
  407584:	b	407504 <__fxstatat@plt+0x55b4>
  407588:	cmp	x19, #0x6
  40758c:	b.eq	407684 <__fxstatat@plt+0x5734>  // b.none
  407590:	cmp	x19, #0x7
  407594:	b.ne	40771c <__fxstatat@plt+0x57cc>  // b.any
  407598:	mov	w2, #0x5                   	// #5
  40759c:	adrp	x1, 40b000 <__fxstatat@plt+0x90b0>
  4075a0:	add	x1, x1, #0xa30
  4075a4:	mov	x0, #0x0                   	// #0
  4075a8:	bl	401ea0 <dcgettext@plt>
  4075ac:	ldr	x1, [x20, #48]
  4075b0:	str	x1, [sp, #8]
  4075b4:	ldr	x1, [x20, #40]
  4075b8:	str	x1, [sp]
  4075bc:	ldr	x7, [x20, #32]
  4075c0:	ldr	x6, [x20, #24]
  4075c4:	ldr	x5, [x20, #16]
  4075c8:	ldr	x4, [x20, #8]
  4075cc:	ldr	x3, [x20]
  4075d0:	mov	x2, x0
  4075d4:	mov	w1, #0x1                   	// #1
  4075d8:	mov	x0, x21
  4075dc:	bl	401d80 <__fprintf_chk@plt>
  4075e0:	b	407504 <__fxstatat@plt+0x55b4>
  4075e4:	mov	w2, #0x5                   	// #5
  4075e8:	adrp	x1, 40b000 <__fxstatat@plt+0x90b0>
  4075ec:	add	x1, x1, #0x988
  4075f0:	mov	x0, #0x0                   	// #0
  4075f4:	bl	401ea0 <dcgettext@plt>
  4075f8:	ldr	x4, [x20, #8]
  4075fc:	ldr	x3, [x20]
  407600:	mov	x2, x0
  407604:	mov	w1, #0x1                   	// #1
  407608:	mov	x0, x21
  40760c:	bl	401d80 <__fprintf_chk@plt>
  407610:	b	407504 <__fxstatat@plt+0x55b4>
  407614:	mov	w2, #0x5                   	// #5
  407618:	adrp	x1, 40b000 <__fxstatat@plt+0x90b0>
  40761c:	add	x1, x1, #0x9a0
  407620:	mov	x0, #0x0                   	// #0
  407624:	bl	401ea0 <dcgettext@plt>
  407628:	ldr	x5, [x20, #16]
  40762c:	ldr	x4, [x20, #8]
  407630:	ldr	x3, [x20]
  407634:	mov	x2, x0
  407638:	mov	w1, #0x1                   	// #1
  40763c:	mov	x0, x21
  407640:	bl	401d80 <__fprintf_chk@plt>
  407644:	b	407504 <__fxstatat@plt+0x55b4>
  407648:	mov	w2, #0x5                   	// #5
  40764c:	adrp	x1, 40b000 <__fxstatat@plt+0x90b0>
  407650:	add	x1, x1, #0x9e0
  407654:	mov	x0, #0x0                   	// #0
  407658:	bl	401ea0 <dcgettext@plt>
  40765c:	ldr	x7, [x20, #32]
  407660:	ldr	x6, [x20, #24]
  407664:	ldr	x5, [x20, #16]
  407668:	ldr	x4, [x20, #8]
  40766c:	ldr	x3, [x20]
  407670:	mov	x2, x0
  407674:	mov	w1, #0x1                   	// #1
  407678:	mov	x0, x21
  40767c:	bl	401d80 <__fprintf_chk@plt>
  407680:	b	407504 <__fxstatat@plt+0x55b4>
  407684:	mov	w2, #0x5                   	// #5
  407688:	adrp	x1, 40b000 <__fxstatat@plt+0x90b0>
  40768c:	add	x1, x1, #0xa08
  407690:	mov	x0, #0x0                   	// #0
  407694:	bl	401ea0 <dcgettext@plt>
  407698:	ldr	x1, [x20, #40]
  40769c:	str	x1, [sp]
  4076a0:	ldr	x7, [x20, #32]
  4076a4:	ldr	x6, [x20, #24]
  4076a8:	ldr	x5, [x20, #16]
  4076ac:	ldr	x4, [x20, #8]
  4076b0:	ldr	x3, [x20]
  4076b4:	mov	x2, x0
  4076b8:	mov	w1, #0x1                   	// #1
  4076bc:	mov	x0, x21
  4076c0:	bl	401d80 <__fprintf_chk@plt>
  4076c4:	b	407504 <__fxstatat@plt+0x55b4>
  4076c8:	mov	w2, #0x5                   	// #5
  4076cc:	adrp	x1, 40b000 <__fxstatat@plt+0x90b0>
  4076d0:	add	x1, x1, #0xa60
  4076d4:	mov	x0, #0x0                   	// #0
  4076d8:	bl	401ea0 <dcgettext@plt>
  4076dc:	ldr	x1, [x20, #56]
  4076e0:	str	x1, [sp, #16]
  4076e4:	ldr	x1, [x20, #48]
  4076e8:	str	x1, [sp, #8]
  4076ec:	ldr	x1, [x20, #40]
  4076f0:	str	x1, [sp]
  4076f4:	ldr	x7, [x20, #32]
  4076f8:	ldr	x6, [x20, #24]
  4076fc:	ldr	x5, [x20, #16]
  407700:	ldr	x4, [x20, #8]
  407704:	ldr	x3, [x20]
  407708:	mov	x2, x0
  40770c:	mov	w1, #0x1                   	// #1
  407710:	mov	x0, x21
  407714:	bl	401d80 <__fprintf_chk@plt>
  407718:	b	407504 <__fxstatat@plt+0x55b4>
  40771c:	mov	w2, #0x5                   	// #5
  407720:	adrp	x1, 40b000 <__fxstatat@plt+0x90b0>
  407724:	add	x1, x1, #0xac8
  407728:	mov	x0, #0x0                   	// #0
  40772c:	bl	401ea0 <dcgettext@plt>
  407730:	ldr	x1, [x20, #64]
  407734:	str	x1, [sp, #24]
  407738:	ldr	x1, [x20, #56]
  40773c:	str	x1, [sp, #16]
  407740:	ldr	x1, [x20, #48]
  407744:	str	x1, [sp, #8]
  407748:	ldr	x1, [x20, #40]
  40774c:	str	x1, [sp]
  407750:	ldr	x7, [x20, #32]
  407754:	ldr	x6, [x20, #24]
  407758:	ldr	x5, [x20, #16]
  40775c:	ldr	x4, [x20, #8]
  407760:	ldr	x3, [x20]
  407764:	mov	x2, x0
  407768:	mov	w1, #0x1                   	// #1
  40776c:	mov	x0, x21
  407770:	bl	401d80 <__fprintf_chk@plt>
  407774:	b	407504 <__fxstatat@plt+0x55b4>
  407778:	stp	x29, x30, [sp, #-16]!
  40777c:	mov	x29, sp
  407780:	ldr	x5, [x4]
  407784:	cbz	x5, 4077a4 <__fxstatat@plt+0x5854>
  407788:	mov	x5, #0x0                   	// #0
  40778c:	add	x5, x5, #0x1
  407790:	ldr	x6, [x4, x5, lsl #3]
  407794:	cbnz	x6, 40778c <__fxstatat@plt+0x583c>
  407798:	bl	4073d0 <__fxstatat@plt+0x5480>
  40779c:	ldp	x29, x30, [sp], #16
  4077a0:	ret
  4077a4:	mov	x5, #0x0                   	// #0
  4077a8:	b	407798 <__fxstatat@plt+0x5848>
  4077ac:	stp	x29, x30, [sp, #-96]!
  4077b0:	mov	x29, sp
  4077b4:	ldr	x7, [x4]
  4077b8:	ldr	w8, [x4, #24]
  4077bc:	ldr	x11, [x4, #8]
  4077c0:	add	x4, sp, #0x10
  4077c4:	mov	x5, #0x0                   	// #0
  4077c8:	b	407804 <__fxstatat@plt+0x58b4>
  4077cc:	add	w9, w8, #0x8
  4077d0:	cmp	w9, #0x0
  4077d4:	b.le	407818 <__fxstatat@plt+0x58c8>
  4077d8:	add	x10, x7, #0xf
  4077dc:	mov	w8, w9
  4077e0:	mov	x6, x7
  4077e4:	and	x7, x10, #0xfffffffffffffff8
  4077e8:	ldr	x6, [x6]
  4077ec:	str	x6, [x4]
  4077f0:	cbz	x6, 407824 <__fxstatat@plt+0x58d4>
  4077f4:	add	x5, x5, #0x1
  4077f8:	add	x4, x4, #0x8
  4077fc:	cmp	x5, #0xa
  407800:	b.eq	407824 <__fxstatat@plt+0x58d4>  // b.none
  407804:	tbnz	w8, #31, 4077cc <__fxstatat@plt+0x587c>
  407808:	add	x9, x7, #0xf
  40780c:	mov	x6, x7
  407810:	and	x7, x9, #0xfffffffffffffff8
  407814:	b	4077e8 <__fxstatat@plt+0x5898>
  407818:	add	x6, x11, w8, sxtw
  40781c:	mov	w8, w9
  407820:	b	4077e8 <__fxstatat@plt+0x5898>
  407824:	add	x4, sp, #0x10
  407828:	bl	4073d0 <__fxstatat@plt+0x5480>
  40782c:	ldp	x29, x30, [sp], #96
  407830:	ret
  407834:	stp	x29, x30, [sp, #-240]!
  407838:	mov	x29, sp
  40783c:	str	x4, [sp, #208]
  407840:	str	x5, [sp, #216]
  407844:	str	x6, [sp, #224]
  407848:	str	x7, [sp, #232]
  40784c:	str	q0, [sp, #80]
  407850:	str	q1, [sp, #96]
  407854:	str	q2, [sp, #112]
  407858:	str	q3, [sp, #128]
  40785c:	str	q4, [sp, #144]
  407860:	str	q5, [sp, #160]
  407864:	str	q6, [sp, #176]
  407868:	str	q7, [sp, #192]
  40786c:	add	x4, sp, #0xf0
  407870:	str	x4, [sp, #48]
  407874:	str	x4, [sp, #56]
  407878:	add	x4, sp, #0xd0
  40787c:	str	x4, [sp, #64]
  407880:	mov	w4, #0xffffffe0            	// #-32
  407884:	str	w4, [sp, #72]
  407888:	mov	w4, #0xffffff80            	// #-128
  40788c:	str	w4, [sp, #76]
  407890:	ldp	x4, x5, [sp, #48]
  407894:	stp	x4, x5, [sp, #16]
  407898:	ldp	x4, x5, [sp, #64]
  40789c:	stp	x4, x5, [sp, #32]
  4078a0:	add	x4, sp, #0x10
  4078a4:	bl	4077ac <__fxstatat@plt+0x585c>
  4078a8:	ldp	x29, x30, [sp], #240
  4078ac:	ret
  4078b0:	stp	x29, x30, [sp, #-16]!
  4078b4:	mov	x29, sp
  4078b8:	mov	w2, #0x5                   	// #5
  4078bc:	adrp	x1, 40b000 <__fxstatat@plt+0x90b0>
  4078c0:	add	x1, x1, #0xb08
  4078c4:	mov	x0, #0x0                   	// #0
  4078c8:	bl	401ea0 <dcgettext@plt>
  4078cc:	adrp	x2, 40b000 <__fxstatat@plt+0x90b0>
  4078d0:	add	x2, x2, #0xb20
  4078d4:	mov	x1, x0
  4078d8:	mov	w0, #0x1                   	// #1
  4078dc:	bl	401c50 <__printf_chk@plt>
  4078e0:	mov	w2, #0x5                   	// #5
  4078e4:	adrp	x1, 40b000 <__fxstatat@plt+0x90b0>
  4078e8:	add	x1, x1, #0xb38
  4078ec:	mov	x0, #0x0                   	// #0
  4078f0:	bl	401ea0 <dcgettext@plt>
  4078f4:	adrp	x3, 40a000 <__fxstatat@plt+0x80b0>
  4078f8:	add	x3, x3, #0xc30
  4078fc:	adrp	x2, 40a000 <__fxstatat@plt+0x80b0>
  407900:	add	x2, x2, #0xc58
  407904:	mov	x1, x0
  407908:	mov	w0, #0x1                   	// #1
  40790c:	bl	401c50 <__printf_chk@plt>
  407910:	mov	w2, #0x5                   	// #5
  407914:	adrp	x1, 40b000 <__fxstatat@plt+0x90b0>
  407918:	add	x1, x1, #0xb50
  40791c:	mov	x0, #0x0                   	// #0
  407920:	bl	401ea0 <dcgettext@plt>
  407924:	adrp	x1, 41e000 <__fxstatat@plt+0x1c0b0>
  407928:	ldr	x1, [x1, #800]
  40792c:	bl	401eb0 <fputs_unlocked@plt>
  407930:	ldp	x29, x30, [sp], #16
  407934:	ret
  407938:	stp	x29, x30, [sp, #-32]!
  40793c:	mov	x29, sp
  407940:	str	x19, [sp, #16]
  407944:	mov	x19, x0
  407948:	bl	401bd0 <malloc@plt>
  40794c:	cmp	x0, #0x0
  407950:	ccmp	x19, #0x0, #0x4, eq  // eq = none
  407954:	b.ne	407964 <__fxstatat@plt+0x5a14>  // b.any
  407958:	ldr	x19, [sp, #16]
  40795c:	ldp	x29, x30, [sp], #32
  407960:	ret
  407964:	bl	407bc4 <__fxstatat@plt+0x5c74>
  407968:	stp	x29, x30, [sp, #-16]!
  40796c:	mov	x29, sp
  407970:	mul	x3, x0, x1
  407974:	umulh	x2, x0, x1
  407978:	cmp	x2, #0x0
  40797c:	cset	x2, ne  // ne = any
  407980:	cmp	x3, #0x0
  407984:	csinc	x2, x2, xzr, ge  // ge = tcont
  407988:	cbnz	w2, 40799c <__fxstatat@plt+0x5a4c>
  40798c:	mul	x0, x0, x1
  407990:	bl	407938 <__fxstatat@plt+0x59e8>
  407994:	ldp	x29, x30, [sp], #16
  407998:	ret
  40799c:	bl	407bc4 <__fxstatat@plt+0x5c74>
  4079a0:	stp	x29, x30, [sp, #-16]!
  4079a4:	mov	x29, sp
  4079a8:	bl	407938 <__fxstatat@plt+0x59e8>
  4079ac:	ldp	x29, x30, [sp], #16
  4079b0:	ret
  4079b4:	stp	x29, x30, [sp, #-32]!
  4079b8:	mov	x29, sp
  4079bc:	cmp	x1, #0x0
  4079c0:	ccmp	x0, #0x0, #0x4, eq  // eq = none
  4079c4:	b.ne	4079ec <__fxstatat@plt+0x5a9c>  // b.any
  4079c8:	str	x19, [sp, #16]
  4079cc:	mov	x19, x1
  4079d0:	bl	401cb0 <realloc@plt>
  4079d4:	cmp	x0, #0x0
  4079d8:	ccmp	x19, #0x0, #0x4, eq  // eq = none
  4079dc:	b.ne	4079f8 <__fxstatat@plt+0x5aa8>  // b.any
  4079e0:	ldr	x19, [sp, #16]
  4079e4:	ldp	x29, x30, [sp], #32
  4079e8:	ret
  4079ec:	bl	401dc0 <free@plt>
  4079f0:	mov	x0, #0x0                   	// #0
  4079f4:	b	4079e4 <__fxstatat@plt+0x5a94>
  4079f8:	bl	407bc4 <__fxstatat@plt+0x5c74>
  4079fc:	stp	x29, x30, [sp, #-16]!
  407a00:	mov	x29, sp
  407a04:	mul	x4, x1, x2
  407a08:	umulh	x3, x1, x2
  407a0c:	cmp	x3, #0x0
  407a10:	cset	x3, ne  // ne = any
  407a14:	cmp	x4, #0x0
  407a18:	csinc	x3, x3, xzr, ge  // ge = tcont
  407a1c:	cbnz	w3, 407a30 <__fxstatat@plt+0x5ae0>
  407a20:	mul	x1, x1, x2
  407a24:	bl	4079b4 <__fxstatat@plt+0x5a64>
  407a28:	ldp	x29, x30, [sp], #16
  407a2c:	ret
  407a30:	bl	407bc4 <__fxstatat@plt+0x5c74>
  407a34:	stp	x29, x30, [sp, #-16]!
  407a38:	mov	x29, sp
  407a3c:	ldr	x3, [x1]
  407a40:	cbz	x0, 407a74 <__fxstatat@plt+0x5b24>
  407a44:	mov	x4, #0x5555555555555555    	// #6148914691236517205
  407a48:	movk	x4, #0x5554
  407a4c:	udiv	x4, x4, x2
  407a50:	cmp	x4, x3
  407a54:	b.ls	407aa8 <__fxstatat@plt+0x5b58>  // b.plast
  407a58:	add	x4, x3, #0x1
  407a5c:	add	x3, x4, x3, lsr #1
  407a60:	str	x3, [x1]
  407a64:	mul	x1, x3, x2
  407a68:	bl	4079b4 <__fxstatat@plt+0x5a64>
  407a6c:	ldp	x29, x30, [sp], #16
  407a70:	ret
  407a74:	cbnz	x3, 407a88 <__fxstatat@plt+0x5b38>
  407a78:	mov	x3, #0x80                  	// #128
  407a7c:	udiv	x3, x3, x2
  407a80:	cmp	x2, #0x80
  407a84:	cinc	x3, x3, hi  // hi = pmore
  407a88:	mul	x5, x3, x2
  407a8c:	umulh	x4, x3, x2
  407a90:	cmp	x4, #0x0
  407a94:	cset	x4, ne  // ne = any
  407a98:	cmp	x5, #0x0
  407a9c:	csinc	x4, x4, xzr, ge  // ge = tcont
  407aa0:	cbz	w4, 407a60 <__fxstatat@plt+0x5b10>
  407aa4:	bl	407bc4 <__fxstatat@plt+0x5c74>
  407aa8:	bl	407bc4 <__fxstatat@plt+0x5c74>
  407aac:	stp	x29, x30, [sp, #-16]!
  407ab0:	mov	x29, sp
  407ab4:	mov	x2, x1
  407ab8:	ldr	x1, [x1]
  407abc:	cbz	x0, 407ae8 <__fxstatat@plt+0x5b98>
  407ac0:	mov	x3, #0x5555555555555555    	// #6148914691236517205
  407ac4:	movk	x3, #0x5553
  407ac8:	cmp	x1, x3
  407acc:	b.hi	407af4 <__fxstatat@plt+0x5ba4>  // b.pmore
  407ad0:	add	x3, x1, #0x1
  407ad4:	add	x1, x3, x1, lsr #1
  407ad8:	str	x1, [x2]
  407adc:	bl	4079b4 <__fxstatat@plt+0x5a64>
  407ae0:	ldp	x29, x30, [sp], #16
  407ae4:	ret
  407ae8:	cbz	x1, 407af8 <__fxstatat@plt+0x5ba8>
  407aec:	tbz	x1, #63, 407ad8 <__fxstatat@plt+0x5b88>
  407af0:	bl	407bc4 <__fxstatat@plt+0x5c74>
  407af4:	bl	407bc4 <__fxstatat@plt+0x5c74>
  407af8:	mov	x1, #0x80                  	// #128
  407afc:	b	407ad8 <__fxstatat@plt+0x5b88>
  407b00:	stp	x29, x30, [sp, #-32]!
  407b04:	mov	x29, sp
  407b08:	str	x19, [sp, #16]
  407b0c:	mov	x19, x0
  407b10:	bl	407938 <__fxstatat@plt+0x59e8>
  407b14:	mov	x2, x19
  407b18:	mov	w1, #0x0                   	// #0
  407b1c:	bl	401c60 <memset@plt>
  407b20:	ldr	x19, [sp, #16]
  407b24:	ldp	x29, x30, [sp], #32
  407b28:	ret
  407b2c:	stp	x29, x30, [sp, #-16]!
  407b30:	mov	x29, sp
  407b34:	mul	x3, x0, x1
  407b38:	umulh	x2, x0, x1
  407b3c:	cmp	x2, #0x0
  407b40:	cset	x2, ne  // ne = any
  407b44:	cmp	x3, #0x0
  407b48:	csinc	x2, x2, xzr, ge  // ge = tcont
  407b4c:	cbnz	w2, 407b60 <__fxstatat@plt+0x5c10>
  407b50:	bl	401ca0 <calloc@plt>
  407b54:	cbz	x0, 407b60 <__fxstatat@plt+0x5c10>
  407b58:	ldp	x29, x30, [sp], #16
  407b5c:	ret
  407b60:	bl	407bc4 <__fxstatat@plt+0x5c74>
  407b64:	stp	x29, x30, [sp, #-32]!
  407b68:	mov	x29, sp
  407b6c:	stp	x19, x20, [sp, #16]
  407b70:	mov	x20, x0
  407b74:	mov	x19, x1
  407b78:	mov	x0, x1
  407b7c:	bl	407938 <__fxstatat@plt+0x59e8>
  407b80:	mov	x2, x19
  407b84:	mov	x1, x20
  407b88:	bl	401a70 <memcpy@plt>
  407b8c:	ldp	x19, x20, [sp, #16]
  407b90:	ldp	x29, x30, [sp], #32
  407b94:	ret
  407b98:	stp	x29, x30, [sp, #-32]!
  407b9c:	mov	x29, sp
  407ba0:	str	x19, [sp, #16]
  407ba4:	mov	x19, x0
  407ba8:	bl	401aa0 <strlen@plt>
  407bac:	add	x1, x0, #0x1
  407bb0:	mov	x0, x19
  407bb4:	bl	407b64 <__fxstatat@plt+0x5c14>
  407bb8:	ldr	x19, [sp, #16]
  407bbc:	ldp	x29, x30, [sp], #32
  407bc0:	ret
  407bc4:	stp	x29, x30, [sp, #-32]!
  407bc8:	mov	x29, sp
  407bcc:	str	x19, [sp, #16]
  407bd0:	adrp	x0, 41e000 <__fxstatat@plt+0x1c0b0>
  407bd4:	ldr	w19, [x0, #672]
  407bd8:	mov	w2, #0x5                   	// #5
  407bdc:	adrp	x1, 40b000 <__fxstatat@plt+0x90b0>
  407be0:	add	x1, x1, #0xbc8
  407be4:	mov	x0, #0x0                   	// #0
  407be8:	bl	401ea0 <dcgettext@plt>
  407bec:	mov	x3, x0
  407bf0:	adrp	x2, 40b000 <__fxstatat@plt+0x90b0>
  407bf4:	add	x2, x2, #0x2a0
  407bf8:	mov	w1, #0x0                   	// #0
  407bfc:	mov	w0, w19
  407c00:	bl	401ad0 <error@plt>
  407c04:	bl	401d10 <abort@plt>
  407c08:	stp	x29, x30, [sp, #-80]!
  407c0c:	mov	x29, sp
  407c10:	stp	x19, x20, [sp, #16]
  407c14:	stp	x21, x22, [sp, #32]
  407c18:	str	x23, [sp, #48]
  407c1c:	mov	x22, x0
  407c20:	mov	x20, x2
  407c24:	mov	x23, x3
  407c28:	mov	x21, x5
  407c2c:	mov	w19, w6
  407c30:	add	x3, sp, #0x48
  407c34:	mov	w2, w1
  407c38:	mov	x1, #0x0                   	// #0
  407c3c:	bl	407d8c <__fxstatat@plt+0x5e3c>
  407c40:	cbnz	w0, 407c80 <__fxstatat@plt+0x5d30>
  407c44:	ldr	x0, [sp, #72]
  407c48:	cmp	x0, x23
  407c4c:	ccmp	x0, x20, #0x0, ls  // ls = plast
  407c50:	b.cs	407ccc <__fxstatat@plt+0x5d7c>  // b.hs, b.nlast
  407c54:	mov	x1, #0x3fffffff            	// #1073741823
  407c58:	cmp	x0, x1
  407c5c:	b.ls	407c70 <__fxstatat@plt+0x5d20>  // b.plast
  407c60:	bl	401f00 <__errno_location@plt>
  407c64:	mov	w1, #0x4b                  	// #75
  407c68:	str	w1, [x0]
  407c6c:	b	407c90 <__fxstatat@plt+0x5d40>
  407c70:	bl	401f00 <__errno_location@plt>
  407c74:	mov	w1, #0x22                  	// #34
  407c78:	str	w1, [x0]
  407c7c:	b	407c90 <__fxstatat@plt+0x5d40>
  407c80:	cmp	w0, #0x1
  407c84:	b.eq	407ce4 <__fxstatat@plt+0x5d94>  // b.none
  407c88:	cmp	w0, #0x3
  407c8c:	b.eq	407cf4 <__fxstatat@plt+0x5da4>  // b.none
  407c90:	cmp	w19, #0x0
  407c94:	csinc	w19, w19, wzr, ne  // ne = any
  407c98:	bl	401f00 <__errno_location@plt>
  407c9c:	ldr	w20, [x0]
  407ca0:	cmp	w20, #0x16
  407ca4:	csel	w20, w20, wzr, ne  // ne = any
  407ca8:	mov	x0, x22
  407cac:	bl	406630 <__fxstatat@plt+0x46e0>
  407cb0:	mov	x4, x0
  407cb4:	mov	x3, x21
  407cb8:	adrp	x2, 40b000 <__fxstatat@plt+0x90b0>
  407cbc:	add	x2, x2, #0x300
  407cc0:	mov	w1, w20
  407cc4:	mov	w0, w19
  407cc8:	bl	401ad0 <error@plt>
  407ccc:	ldr	x0, [sp, #72]
  407cd0:	ldp	x19, x20, [sp, #16]
  407cd4:	ldp	x21, x22, [sp, #32]
  407cd8:	ldr	x23, [sp, #48]
  407cdc:	ldp	x29, x30, [sp], #80
  407ce0:	ret
  407ce4:	bl	401f00 <__errno_location@plt>
  407ce8:	mov	w1, #0x4b                  	// #75
  407cec:	str	w1, [x0]
  407cf0:	b	407c90 <__fxstatat@plt+0x5d40>
  407cf4:	bl	401f00 <__errno_location@plt>
  407cf8:	str	wzr, [x0]
  407cfc:	b	407c90 <__fxstatat@plt+0x5d40>
  407d00:	stp	x29, x30, [sp, #-16]!
  407d04:	mov	x29, sp
  407d08:	mov	w6, w5
  407d0c:	mov	x5, x4
  407d10:	mov	x4, x3
  407d14:	mov	x3, x2
  407d18:	mov	x2, x1
  407d1c:	mov	w1, #0xa                   	// #10
  407d20:	bl	407c08 <__fxstatat@plt+0x5cb8>
  407d24:	ldp	x29, x30, [sp], #16
  407d28:	ret
  407d2c:	mov	x6, x0
  407d30:	sub	w3, w2, #0x1
  407d34:	cbz	w2, 407d84 <__fxstatat@plt+0x5e34>
  407d38:	ldr	x2, [x0]
  407d3c:	mov	w0, #0x0                   	// #0
  407d40:	sxtw	x1, w1
  407d44:	mov	w7, #0x1                   	// #1
  407d48:	mov	w5, #0x0                   	// #0
  407d4c:	b	407d68 <__fxstatat@plt+0x5e18>
  407d50:	mul	x2, x2, x1
  407d54:	mov	w4, w5
  407d58:	orr	w0, w0, w4
  407d5c:	sub	w3, w3, #0x1
  407d60:	cmn	w3, #0x1
  407d64:	b.eq	407d7c <__fxstatat@plt+0x5e2c>  // b.none
  407d68:	umulh	x4, x2, x1
  407d6c:	cbz	x4, 407d50 <__fxstatat@plt+0x5e00>
  407d70:	mov	x2, #0xffffffffffffffff    	// #-1
  407d74:	mov	w4, w7
  407d78:	b	407d58 <__fxstatat@plt+0x5e08>
  407d7c:	str	x2, [x6]
  407d80:	ret
  407d84:	mov	w0, #0x0                   	// #0
  407d88:	b	407d80 <__fxstatat@plt+0x5e30>
  407d8c:	stp	x29, x30, [sp, #-96]!
  407d90:	mov	x29, sp
  407d94:	stp	x19, x20, [sp, #16]
  407d98:	stp	x21, x22, [sp, #32]
  407d9c:	stp	x23, x24, [sp, #48]
  407da0:	stp	x25, x26, [sp, #64]
  407da4:	cmp	w2, #0x24
  407da8:	b.hi	407de8 <__fxstatat@plt+0x5e98>  // b.pmore
  407dac:	mov	x25, x0
  407db0:	mov	w24, w2
  407db4:	mov	x23, x3
  407db8:	mov	x21, x4
  407dbc:	cmp	x1, #0x0
  407dc0:	add	x0, sp, #0x58
  407dc4:	csel	x20, x0, x1, eq  // eq = none
  407dc8:	bl	401f00 <__errno_location@plt>
  407dcc:	mov	x26, x0
  407dd0:	str	wzr, [x0]
  407dd4:	ldrb	w19, [x25]
  407dd8:	bl	401da0 <__ctype_b_loc@plt>
  407ddc:	ldr	x2, [x0]
  407de0:	mov	x0, x25
  407de4:	b	407e0c <__fxstatat@plt+0x5ebc>
  407de8:	adrp	x3, 40b000 <__fxstatat@plt+0x90b0>
  407dec:	add	x3, x3, #0xc18
  407df0:	mov	w2, #0x54                  	// #84
  407df4:	adrp	x1, 40b000 <__fxstatat@plt+0x90b0>
  407df8:	add	x1, x1, #0xbe0
  407dfc:	adrp	x0, 40b000 <__fxstatat@plt+0x90b0>
  407e00:	add	x0, x0, #0xbf0
  407e04:	bl	401ef0 <__assert_fail@plt>
  407e08:	ldrb	w19, [x0, #1]!
  407e0c:	and	x1, x19, #0xff
  407e10:	ldrh	w1, [x2, x1, lsl #1]
  407e14:	tbnz	w1, #13, 407e08 <__fxstatat@plt+0x5eb8>
  407e18:	mov	w22, #0x4                   	// #4
  407e1c:	cmp	w19, #0x2d
  407e20:	b.eq	407f68 <__fxstatat@plt+0x6018>  // b.none
  407e24:	mov	w3, #0x0                   	// #0
  407e28:	mov	w2, w24
  407e2c:	mov	x1, x20
  407e30:	mov	x0, x25
  407e34:	bl	401c90 <__strtoul_internal@plt>
  407e38:	str	x0, [sp, #80]
  407e3c:	ldr	x24, [x20]
  407e40:	cmp	x24, x25
  407e44:	b.eq	407e64 <__fxstatat@plt+0x5f14>  // b.none
  407e48:	ldr	w1, [x26]
  407e4c:	cbz	w1, 407f50 <__fxstatat@plt+0x6000>
  407e50:	mov	w22, #0x4                   	// #4
  407e54:	cmp	w1, #0x22
  407e58:	b.ne	407f68 <__fxstatat@plt+0x6018>  // b.any
  407e5c:	mov	w22, #0x1                   	// #1
  407e60:	b	407f54 <__fxstatat@plt+0x6004>
  407e64:	cbz	x21, 40815c <__fxstatat@plt+0x620c>
  407e68:	ldrb	w1, [x25]
  407e6c:	cbz	w1, 407f68 <__fxstatat@plt+0x6018>
  407e70:	mov	x0, x21
  407e74:	bl	401e20 <strchr@plt>
  407e78:	cbz	x0, 408164 <__fxstatat@plt+0x6214>
  407e7c:	mov	x0, #0x1                   	// #1
  407e80:	str	x0, [sp, #80]
  407e84:	ldrb	w19, [x24]
  407e88:	mov	w22, #0x0                   	// #0
  407e8c:	mov	w1, w19
  407e90:	mov	x0, x21
  407e94:	bl	401e20 <strchr@plt>
  407e98:	cbz	x0, 407f8c <__fxstatat@plt+0x603c>
  407e9c:	sub	w0, w19, #0x45
  407ea0:	and	w0, w0, #0xff
  407ea4:	cmp	w0, #0x2f
  407ea8:	b.hi	407fb4 <__fxstatat@plt+0x6064>  // b.pmore
  407eac:	mov	x2, #0x1                   	// #1
  407eb0:	lsl	x0, x2, x0
  407eb4:	mov	w25, #0x1                   	// #1
  407eb8:	mov	w1, #0x400                 	// #1024
  407ebc:	mov	x2, #0x8945                	// #35141
  407ec0:	movk	x2, #0x30, lsl #16
  407ec4:	movk	x2, #0x8144, lsl #32
  407ec8:	tst	x0, x2
  407ecc:	b.eq	407f0c <__fxstatat@plt+0x5fbc>  // b.none
  407ed0:	mov	w1, #0x30                  	// #48
  407ed4:	mov	x0, x21
  407ed8:	bl	401e20 <strchr@plt>
  407edc:	cbz	x0, 407fc0 <__fxstatat@plt+0x6070>
  407ee0:	ldrb	w0, [x24, #1]
  407ee4:	cmp	w0, #0x44
  407ee8:	b.eq	407fcc <__fxstatat@plt+0x607c>  // b.none
  407eec:	cmp	w0, #0x69
  407ef0:	b.eq	407f9c <__fxstatat@plt+0x604c>  // b.none
  407ef4:	cmp	w0, #0x42
  407ef8:	mov	w25, #0x2                   	// #2
  407efc:	csinc	w25, w25, wzr, eq  // eq = none
  407f00:	mov	w1, #0x400                 	// #1024
  407f04:	mov	w0, #0x3e8                 	// #1000
  407f08:	csel	w1, w1, w0, ne  // ne = any
  407f0c:	cmp	w19, #0x5a
  407f10:	b.eq	408114 <__fxstatat@plt+0x61c4>  // b.none
  407f14:	b.hi	408034 <__fxstatat@plt+0x60e4>  // b.pmore
  407f18:	cmp	w19, #0x4d
  407f1c:	b.eq	4080b4 <__fxstatat@plt+0x6164>  // b.none
  407f20:	b.hi	407ffc <__fxstatat@plt+0x60ac>  // b.pmore
  407f24:	cmp	w19, #0x45
  407f28:	b.eq	4080e4 <__fxstatat@plt+0x6194>  // b.none
  407f2c:	b.ls	407fd8 <__fxstatat@plt+0x6088>  // b.plast
  407f30:	cmp	w19, #0x47
  407f34:	b.eq	408078 <__fxstatat@plt+0x6128>  // b.none
  407f38:	cmp	w19, #0x4b
  407f3c:	b.ne	408124 <__fxstatat@plt+0x61d4>  // b.any
  407f40:	mov	w2, #0x1                   	// #1
  407f44:	add	x0, sp, #0x50
  407f48:	bl	407d2c <__fxstatat@plt+0x5ddc>
  407f4c:	b	408138 <__fxstatat@plt+0x61e8>
  407f50:	mov	w22, #0x0                   	// #0
  407f54:	cbz	x21, 407f84 <__fxstatat@plt+0x6034>
  407f58:	ldrb	w19, [x24]
  407f5c:	cbnz	w19, 407e8c <__fxstatat@plt+0x5f3c>
  407f60:	ldr	x0, [sp, #80]
  407f64:	str	x0, [x23]
  407f68:	mov	w0, w22
  407f6c:	ldp	x19, x20, [sp, #16]
  407f70:	ldp	x21, x22, [sp, #32]
  407f74:	ldp	x23, x24, [sp, #48]
  407f78:	ldp	x25, x26, [sp, #64]
  407f7c:	ldp	x29, x30, [sp], #96
  407f80:	ret
  407f84:	str	x0, [x23]
  407f88:	b	407f68 <__fxstatat@plt+0x6018>
  407f8c:	ldr	x0, [sp, #80]
  407f90:	str	x0, [x23]
  407f94:	orr	w22, w22, #0x2
  407f98:	b	407f68 <__fxstatat@plt+0x6018>
  407f9c:	ldrb	w0, [x24, #2]
  407fa0:	cmp	w0, #0x42
  407fa4:	mov	w25, #0x3                   	// #3
  407fa8:	csinc	w25, w25, wzr, eq  // eq = none
  407fac:	mov	w1, #0x400                 	// #1024
  407fb0:	b	407f0c <__fxstatat@plt+0x5fbc>
  407fb4:	mov	w25, #0x1                   	// #1
  407fb8:	mov	w1, #0x400                 	// #1024
  407fbc:	b	407f0c <__fxstatat@plt+0x5fbc>
  407fc0:	mov	w25, #0x1                   	// #1
  407fc4:	mov	w1, #0x400                 	// #1024
  407fc8:	b	407f0c <__fxstatat@plt+0x5fbc>
  407fcc:	mov	w25, #0x2                   	// #2
  407fd0:	mov	w1, #0x3e8                 	// #1000
  407fd4:	b	407f0c <__fxstatat@plt+0x5fbc>
  407fd8:	cmp	w19, #0x42
  407fdc:	b.ne	408124 <__fxstatat@plt+0x61d4>  // b.any
  407fe0:	ldr	x0, [sp, #80]
  407fe4:	cmp	xzr, x0, lsr #54
  407fe8:	b.ne	4080d4 <__fxstatat@plt+0x6184>  // b.any
  407fec:	lsl	x0, x0, #10
  407ff0:	str	x0, [sp, #80]
  407ff4:	mov	w0, #0x0                   	// #0
  407ff8:	b	408138 <__fxstatat@plt+0x61e8>
  407ffc:	cmp	w19, #0x54
  408000:	b.eq	4080f4 <__fxstatat@plt+0x61a4>  // b.none
  408004:	cmp	w19, #0x59
  408008:	b.ne	40801c <__fxstatat@plt+0x60cc>  // b.any
  40800c:	mov	w2, #0x8                   	// #8
  408010:	add	x0, sp, #0x50
  408014:	bl	407d2c <__fxstatat@plt+0x5ddc>
  408018:	b	408138 <__fxstatat@plt+0x61e8>
  40801c:	cmp	w19, #0x50
  408020:	b.ne	408124 <__fxstatat@plt+0x61d4>  // b.any
  408024:	mov	w2, #0x5                   	// #5
  408028:	add	x0, sp, #0x50
  40802c:	bl	407d2c <__fxstatat@plt+0x5ddc>
  408030:	b	408138 <__fxstatat@plt+0x61e8>
  408034:	cmp	w19, #0x6b
  408038:	b.eq	407f40 <__fxstatat@plt+0x5ff0>  // b.none
  40803c:	b.ls	408068 <__fxstatat@plt+0x6118>  // b.plast
  408040:	cmp	w19, #0x74
  408044:	b.eq	4080f4 <__fxstatat@plt+0x61a4>  // b.none
  408048:	cmp	w19, #0x77
  40804c:	b.ne	4080ac <__fxstatat@plt+0x615c>  // b.any
  408050:	ldr	x0, [sp, #80]
  408054:	tbnz	x0, #63, 408104 <__fxstatat@plt+0x61b4>
  408058:	lsl	x0, x0, #1
  40805c:	str	x0, [sp, #80]
  408060:	mov	w0, #0x0                   	// #0
  408064:	b	408138 <__fxstatat@plt+0x61e8>
  408068:	cmp	w19, #0x63
  40806c:	b.eq	408134 <__fxstatat@plt+0x61e4>  // b.none
  408070:	cmp	w19, #0x67
  408074:	b.ne	408088 <__fxstatat@plt+0x6138>  // b.any
  408078:	mov	w2, #0x3                   	// #3
  40807c:	add	x0, sp, #0x50
  408080:	bl	407d2c <__fxstatat@plt+0x5ddc>
  408084:	b	408138 <__fxstatat@plt+0x61e8>
  408088:	cmp	w19, #0x62
  40808c:	b.ne	408124 <__fxstatat@plt+0x61d4>  // b.any
  408090:	ldr	x0, [sp, #80]
  408094:	cmp	xzr, x0, lsr #55
  408098:	b.ne	4080c4 <__fxstatat@plt+0x6174>  // b.any
  40809c:	lsl	x0, x0, #9
  4080a0:	str	x0, [sp, #80]
  4080a4:	mov	w0, #0x0                   	// #0
  4080a8:	b	408138 <__fxstatat@plt+0x61e8>
  4080ac:	cmp	w19, #0x6d
  4080b0:	b.ne	408124 <__fxstatat@plt+0x61d4>  // b.any
  4080b4:	mov	w2, #0x2                   	// #2
  4080b8:	add	x0, sp, #0x50
  4080bc:	bl	407d2c <__fxstatat@plt+0x5ddc>
  4080c0:	b	408138 <__fxstatat@plt+0x61e8>
  4080c4:	mov	x0, #0xffffffffffffffff    	// #-1
  4080c8:	str	x0, [sp, #80]
  4080cc:	mov	w0, #0x1                   	// #1
  4080d0:	b	408138 <__fxstatat@plt+0x61e8>
  4080d4:	mov	x0, #0xffffffffffffffff    	// #-1
  4080d8:	str	x0, [sp, #80]
  4080dc:	mov	w0, #0x1                   	// #1
  4080e0:	b	408138 <__fxstatat@plt+0x61e8>
  4080e4:	mov	w2, #0x6                   	// #6
  4080e8:	add	x0, sp, #0x50
  4080ec:	bl	407d2c <__fxstatat@plt+0x5ddc>
  4080f0:	b	408138 <__fxstatat@plt+0x61e8>
  4080f4:	mov	w2, #0x4                   	// #4
  4080f8:	add	x0, sp, #0x50
  4080fc:	bl	407d2c <__fxstatat@plt+0x5ddc>
  408100:	b	408138 <__fxstatat@plt+0x61e8>
  408104:	mov	x0, #0xffffffffffffffff    	// #-1
  408108:	str	x0, [sp, #80]
  40810c:	mov	w0, #0x1                   	// #1
  408110:	b	408138 <__fxstatat@plt+0x61e8>
  408114:	mov	w2, #0x7                   	// #7
  408118:	add	x0, sp, #0x50
  40811c:	bl	407d2c <__fxstatat@plt+0x5ddc>
  408120:	b	408138 <__fxstatat@plt+0x61e8>
  408124:	ldr	x0, [sp, #80]
  408128:	str	x0, [x23]
  40812c:	orr	w22, w22, #0x2
  408130:	b	407f68 <__fxstatat@plt+0x6018>
  408134:	mov	w0, #0x0                   	// #0
  408138:	orr	w22, w22, w0
  40813c:	ldr	x0, [x20]
  408140:	add	x1, x0, w25, sxtw
  408144:	str	x1, [x20]
  408148:	ldrb	w1, [x0, w25, sxtw]
  40814c:	orr	w0, w22, #0x2
  408150:	cmp	w1, #0x0
  408154:	csel	w22, w0, w22, ne  // ne = any
  408158:	b	407f60 <__fxstatat@plt+0x6010>
  40815c:	mov	w22, #0x4                   	// #4
  408160:	b	407f68 <__fxstatat@plt+0x6018>
  408164:	mov	w22, #0x4                   	// #4
  408168:	b	407f68 <__fxstatat@plt+0x6018>
  40816c:	stp	x29, x30, [sp, #-48]!
  408170:	mov	x29, sp
  408174:	stp	x19, x20, [sp, #16]
  408178:	mov	x19, x0
  40817c:	bl	401b50 <fileno@plt>
  408180:	tbnz	w0, #31, 4081dc <__fxstatat@plt+0x628c>
  408184:	mov	x0, x19
  408188:	bl	401ec0 <__freading@plt>
  40818c:	cbz	w0, 4081ac <__fxstatat@plt+0x625c>
  408190:	mov	x0, x19
  408194:	bl	401b50 <fileno@plt>
  408198:	mov	w2, #0x1                   	// #1
  40819c:	mov	x1, #0x0                   	// #0
  4081a0:	bl	401b20 <lseek@plt>
  4081a4:	cmn	x0, #0x1
  4081a8:	b.eq	4081f8 <__fxstatat@plt+0x62a8>  // b.none
  4081ac:	mov	x0, x19
  4081b0:	bl	408528 <__fxstatat@plt+0x65d8>
  4081b4:	cbz	w0, 4081f8 <__fxstatat@plt+0x62a8>
  4081b8:	str	x21, [sp, #32]
  4081bc:	bl	401f00 <__errno_location@plt>
  4081c0:	mov	x20, x0
  4081c4:	ldr	w21, [x0]
  4081c8:	mov	x0, x19
  4081cc:	bl	401b70 <fclose@plt>
  4081d0:	cbnz	w21, 4081e8 <__fxstatat@plt+0x6298>
  4081d4:	ldr	x21, [sp, #32]
  4081d8:	b	408200 <__fxstatat@plt+0x62b0>
  4081dc:	mov	x0, x19
  4081e0:	bl	401b70 <fclose@plt>
  4081e4:	b	408200 <__fxstatat@plt+0x62b0>
  4081e8:	str	w21, [x20]
  4081ec:	mov	w0, #0xffffffff            	// #-1
  4081f0:	ldr	x21, [sp, #32]
  4081f4:	b	408200 <__fxstatat@plt+0x62b0>
  4081f8:	mov	x0, x19
  4081fc:	bl	401b70 <fclose@plt>
  408200:	ldp	x19, x20, [sp, #16]
  408204:	ldp	x29, x30, [sp], #48
  408208:	ret
  40820c:	stp	x29, x30, [sp, #-112]!
  408210:	mov	x29, sp
  408214:	stp	x19, x20, [sp, #16]
  408218:	mov	w19, w0
  40821c:	str	x2, [sp, #80]
  408220:	str	x3, [sp, #88]
  408224:	str	x4, [sp, #96]
  408228:	str	x5, [sp, #104]
  40822c:	add	x0, sp, #0x70
  408230:	str	x0, [sp, #48]
  408234:	str	x0, [sp, #56]
  408238:	add	x0, sp, #0x50
  40823c:	str	x0, [sp, #64]
  408240:	mov	w0, #0xffffffe0            	// #-32
  408244:	str	w0, [sp, #72]
  408248:	str	wzr, [sp, #76]
  40824c:	cbz	w1, 408290 <__fxstatat@plt+0x6340>
  408250:	cmp	w1, #0x406
  408254:	b.eq	4082f8 <__fxstatat@plt+0x63a8>  // b.none
  408258:	cmp	w1, #0xb
  40825c:	b.gt	408458 <__fxstatat@plt+0x6508>
  408260:	tbz	w1, #31, 408434 <__fxstatat@plt+0x64e4>
  408264:	ldr	w2, [sp, #72]
  408268:	ldr	x0, [sp, #48]
  40826c:	tbnz	w2, #31, 4084ec <__fxstatat@plt+0x659c>
  408270:	add	x2, x0, #0xf
  408274:	and	x2, x2, #0xfffffffffffffff8
  408278:	str	x2, [sp, #48]
  40827c:	ldr	x2, [x0]
  408280:	mov	w0, w19
  408284:	bl	401e50 <fcntl@plt>
  408288:	mov	w20, w0
  40828c:	b	4082bc <__fxstatat@plt+0x636c>
  408290:	ldr	w1, [sp, #72]
  408294:	ldr	x0, [sp, #48]
  408298:	tbnz	w1, #31, 4082cc <__fxstatat@plt+0x637c>
  40829c:	add	x1, x0, #0xb
  4082a0:	and	x1, x1, #0xfffffffffffffff8
  4082a4:	str	x1, [sp, #48]
  4082a8:	ldr	w2, [x0]
  4082ac:	mov	w1, #0x0                   	// #0
  4082b0:	mov	w0, w19
  4082b4:	bl	401e50 <fcntl@plt>
  4082b8:	mov	w20, w0
  4082bc:	mov	w0, w20
  4082c0:	ldp	x19, x20, [sp, #16]
  4082c4:	ldp	x29, x30, [sp], #112
  4082c8:	ret
  4082cc:	add	w2, w1, #0x8
  4082d0:	str	w2, [sp, #72]
  4082d4:	cmp	w2, #0x0
  4082d8:	b.le	4082ec <__fxstatat@plt+0x639c>
  4082dc:	add	x1, x0, #0xb
  4082e0:	and	x1, x1, #0xfffffffffffffff8
  4082e4:	str	x1, [sp, #48]
  4082e8:	b	4082a8 <__fxstatat@plt+0x6358>
  4082ec:	ldr	x0, [sp, #56]
  4082f0:	add	x0, x0, w1, sxtw
  4082f4:	b	4082a8 <__fxstatat@plt+0x6358>
  4082f8:	str	x21, [sp, #32]
  4082fc:	ldr	w1, [sp, #72]
  408300:	ldr	x0, [sp, #48]
  408304:	tbnz	w1, #31, 408350 <__fxstatat@plt+0x6400>
  408308:	add	x1, x0, #0xb
  40830c:	and	x1, x1, #0xfffffffffffffff8
  408310:	str	x1, [sp, #48]
  408314:	ldr	w21, [x0]
  408318:	adrp	x0, 41e000 <__fxstatat@plt+0x1c0b0>
  40831c:	ldr	w0, [x0, #1168]
  408320:	tbnz	w0, #31, 4083e0 <__fxstatat@plt+0x6490>
  408324:	mov	w2, w21
  408328:	mov	w1, #0x406                 	// #1030
  40832c:	mov	w0, w19
  408330:	bl	401e50 <fcntl@plt>
  408334:	mov	w20, w0
  408338:	tbnz	w0, #31, 40837c <__fxstatat@plt+0x642c>
  40833c:	adrp	x0, 41e000 <__fxstatat@plt+0x1c0b0>
  408340:	mov	w1, #0x1                   	// #1
  408344:	str	w1, [x0, #1168]
  408348:	ldr	x21, [sp, #32]
  40834c:	b	4082bc <__fxstatat@plt+0x636c>
  408350:	add	w2, w1, #0x8
  408354:	str	w2, [sp, #72]
  408358:	cmp	w2, #0x0
  40835c:	b.le	408370 <__fxstatat@plt+0x6420>
  408360:	add	x1, x0, #0xb
  408364:	and	x1, x1, #0xfffffffffffffff8
  408368:	str	x1, [sp, #48]
  40836c:	b	408314 <__fxstatat@plt+0x63c4>
  408370:	ldr	x0, [sp, #56]
  408374:	add	x0, x0, w1, sxtw
  408378:	b	408314 <__fxstatat@plt+0x63c4>
  40837c:	bl	401f00 <__errno_location@plt>
  408380:	ldr	w0, [x0]
  408384:	cmp	w0, #0x16
  408388:	b.ne	40833c <__fxstatat@plt+0x63ec>  // b.any
  40838c:	mov	w2, w21
  408390:	mov	w1, #0x0                   	// #0
  408394:	mov	w0, w19
  408398:	bl	401e50 <fcntl@plt>
  40839c:	mov	w20, w0
  4083a0:	tbnz	w0, #31, 408518 <__fxstatat@plt+0x65c8>
  4083a4:	adrp	x0, 41e000 <__fxstatat@plt+0x1c0b0>
  4083a8:	mov	w1, #0xffffffff            	// #-1
  4083ac:	str	w1, [x0, #1168]
  4083b0:	mov	w1, #0x1                   	// #1
  4083b4:	mov	w0, w20
  4083b8:	bl	401e50 <fcntl@plt>
  4083bc:	tbnz	w0, #31, 408410 <__fxstatat@plt+0x64c0>
  4083c0:	orr	w2, w0, #0x1
  4083c4:	mov	w1, #0x2                   	// #2
  4083c8:	mov	w0, w20
  4083cc:	bl	401e50 <fcntl@plt>
  4083d0:	cmn	w0, #0x1
  4083d4:	b.eq	408410 <__fxstatat@plt+0x64c0>  // b.none
  4083d8:	ldr	x21, [sp, #32]
  4083dc:	b	4082bc <__fxstatat@plt+0x636c>
  4083e0:	mov	w2, w21
  4083e4:	mov	w1, #0x0                   	// #0
  4083e8:	mov	w0, w19
  4083ec:	bl	401e50 <fcntl@plt>
  4083f0:	mov	w20, w0
  4083f4:	tbnz	w0, #31, 408520 <__fxstatat@plt+0x65d0>
  4083f8:	adrp	x0, 41e000 <__fxstatat@plt+0x1c0b0>
  4083fc:	ldr	w0, [x0, #1168]
  408400:	cmn	w0, #0x1
  408404:	b.eq	4083b0 <__fxstatat@plt+0x6460>  // b.none
  408408:	ldr	x21, [sp, #32]
  40840c:	b	4082bc <__fxstatat@plt+0x636c>
  408410:	bl	401f00 <__errno_location@plt>
  408414:	mov	x19, x0
  408418:	ldr	w21, [x0]
  40841c:	mov	w0, w20
  408420:	bl	401cd0 <close@plt>
  408424:	str	w21, [x19]
  408428:	mov	w20, #0xffffffff            	// #-1
  40842c:	ldr	x21, [sp, #32]
  408430:	b	4082bc <__fxstatat@plt+0x636c>
  408434:	mov	x2, #0x1                   	// #1
  408438:	lsl	x2, x2, x1
  40843c:	mov	x0, #0x515                 	// #1301
  408440:	tst	x2, x0
  408444:	b.ne	408494 <__fxstatat@plt+0x6544>  // b.any
  408448:	mov	x0, #0xa0a                 	// #2570
  40844c:	tst	x2, x0
  408450:	b.ne	408484 <__fxstatat@plt+0x6534>  // b.any
  408454:	b	408264 <__fxstatat@plt+0x6314>
  408458:	sub	w0, w1, #0x400
  40845c:	cmp	w0, #0xa
  408460:	b.hi	408264 <__fxstatat@plt+0x6314>  // b.pmore
  408464:	mov	x2, #0x1                   	// #1
  408468:	lsl	x2, x2, x0
  40846c:	mov	x0, #0x2c5                 	// #709
  408470:	tst	x2, x0
  408474:	b.ne	408494 <__fxstatat@plt+0x6544>  // b.any
  408478:	mov	x0, #0x502                 	// #1282
  40847c:	tst	x2, x0
  408480:	b.eq	408264 <__fxstatat@plt+0x6314>  // b.none
  408484:	mov	w0, w19
  408488:	bl	401e50 <fcntl@plt>
  40848c:	mov	w20, w0
  408490:	b	4082bc <__fxstatat@plt+0x636c>
  408494:	ldr	w2, [sp, #72]
  408498:	ldr	x0, [sp, #48]
  40849c:	tbnz	w2, #31, 4084c0 <__fxstatat@plt+0x6570>
  4084a0:	add	x2, x0, #0xb
  4084a4:	and	x2, x2, #0xfffffffffffffff8
  4084a8:	str	x2, [sp, #48]
  4084ac:	ldr	w2, [x0]
  4084b0:	mov	w0, w19
  4084b4:	bl	401e50 <fcntl@plt>
  4084b8:	mov	w20, w0
  4084bc:	b	4082bc <__fxstatat@plt+0x636c>
  4084c0:	add	w3, w2, #0x8
  4084c4:	str	w3, [sp, #72]
  4084c8:	cmp	w3, #0x0
  4084cc:	b.le	4084e0 <__fxstatat@plt+0x6590>
  4084d0:	add	x2, x0, #0xb
  4084d4:	and	x2, x2, #0xfffffffffffffff8
  4084d8:	str	x2, [sp, #48]
  4084dc:	b	4084ac <__fxstatat@plt+0x655c>
  4084e0:	ldr	x0, [sp, #56]
  4084e4:	add	x0, x0, w2, sxtw
  4084e8:	b	4084ac <__fxstatat@plt+0x655c>
  4084ec:	add	w3, w2, #0x8
  4084f0:	str	w3, [sp, #72]
  4084f4:	cmp	w3, #0x0
  4084f8:	b.le	40850c <__fxstatat@plt+0x65bc>
  4084fc:	add	x2, x0, #0xf
  408500:	and	x2, x2, #0xfffffffffffffff8
  408504:	str	x2, [sp, #48]
  408508:	b	40827c <__fxstatat@plt+0x632c>
  40850c:	ldr	x0, [sp, #56]
  408510:	add	x0, x0, w2, sxtw
  408514:	b	40827c <__fxstatat@plt+0x632c>
  408518:	ldr	x21, [sp, #32]
  40851c:	b	4082bc <__fxstatat@plt+0x636c>
  408520:	ldr	x21, [sp, #32]
  408524:	b	4082bc <__fxstatat@plt+0x636c>
  408528:	stp	x29, x30, [sp, #-32]!
  40852c:	mov	x29, sp
  408530:	str	x19, [sp, #16]
  408534:	mov	x19, x0
  408538:	cbz	x0, 408544 <__fxstatat@plt+0x65f4>
  40853c:	bl	401ec0 <__freading@plt>
  408540:	cbnz	w0, 408558 <__fxstatat@plt+0x6608>
  408544:	mov	x0, x19
  408548:	bl	401e60 <fflush@plt>
  40854c:	ldr	x19, [sp, #16]
  408550:	ldp	x29, x30, [sp], #32
  408554:	ret
  408558:	ldr	w0, [x19]
  40855c:	tbnz	w0, #8, 40856c <__fxstatat@plt+0x661c>
  408560:	mov	x0, x19
  408564:	bl	401e60 <fflush@plt>
  408568:	b	40854c <__fxstatat@plt+0x65fc>
  40856c:	mov	w2, #0x1                   	// #1
  408570:	mov	x1, #0x0                   	// #0
  408574:	mov	x0, x19
  408578:	bl	408580 <__fxstatat@plt+0x6630>
  40857c:	b	408560 <__fxstatat@plt+0x6610>
  408580:	stp	x29, x30, [sp, #-48]!
  408584:	mov	x29, sp
  408588:	stp	x19, x20, [sp, #16]
  40858c:	str	x21, [sp, #32]
  408590:	mov	x19, x0
  408594:	mov	x20, x1
  408598:	mov	w21, w2
  40859c:	ldr	x1, [x0, #16]
  4085a0:	ldr	x0, [x0, #8]
  4085a4:	cmp	x1, x0
  4085a8:	b.eq	4085cc <__fxstatat@plt+0x667c>  // b.none
  4085ac:	mov	w2, w21
  4085b0:	mov	x1, x20
  4085b4:	mov	x0, x19
  4085b8:	bl	401db0 <fseeko@plt>
  4085bc:	ldp	x19, x20, [sp, #16]
  4085c0:	ldr	x21, [sp, #32]
  4085c4:	ldp	x29, x30, [sp], #48
  4085c8:	ret
  4085cc:	ldr	x1, [x19, #40]
  4085d0:	ldr	x0, [x19, #32]
  4085d4:	cmp	x1, x0
  4085d8:	b.ne	4085ac <__fxstatat@plt+0x665c>  // b.any
  4085dc:	ldr	x0, [x19, #72]
  4085e0:	cbnz	x0, 4085ac <__fxstatat@plt+0x665c>
  4085e4:	mov	x0, x19
  4085e8:	bl	401b50 <fileno@plt>
  4085ec:	mov	w2, w21
  4085f0:	mov	x1, x20
  4085f4:	bl	401b20 <lseek@plt>
  4085f8:	cmn	x0, #0x1
  4085fc:	b.eq	408618 <__fxstatat@plt+0x66c8>  // b.none
  408600:	ldr	w1, [x19]
  408604:	and	w1, w1, #0xffffffef
  408608:	str	w1, [x19]
  40860c:	str	x0, [x19, #144]
  408610:	mov	w0, #0x0                   	// #0
  408614:	b	4085bc <__fxstatat@plt+0x666c>
  408618:	mov	w0, #0xffffffff            	// #-1
  40861c:	b	4085bc <__fxstatat@plt+0x666c>
  408620:	stp	x29, x30, [sp, #-64]!
  408624:	mov	x29, sp
  408628:	stp	x19, x20, [sp, #16]
  40862c:	stp	x21, x22, [sp, #32]
  408630:	mov	x19, x0
  408634:	mov	x22, x1
  408638:	mov	x21, x2
  40863c:	cmp	x0, #0x0
  408640:	add	x0, sp, #0x3c
  408644:	csel	x19, x0, x19, eq  // eq = none
  408648:	mov	x0, x19
  40864c:	bl	401a60 <mbrtowc@plt>
  408650:	mov	x20, x0
  408654:	cmp	x21, #0x0
  408658:	ccmn	x0, #0x3, #0x0, ne  // ne = any
  40865c:	b.hi	408674 <__fxstatat@plt+0x6724>  // b.pmore
  408660:	mov	x0, x20
  408664:	ldp	x19, x20, [sp, #16]
  408668:	ldp	x21, x22, [sp, #32]
  40866c:	ldp	x29, x30, [sp], #64
  408670:	ret
  408674:	mov	w0, #0x0                   	// #0
  408678:	bl	4087c8 <__fxstatat@plt+0x6878>
  40867c:	and	w0, w0, #0xff
  408680:	cbnz	w0, 408660 <__fxstatat@plt+0x6710>
  408684:	ldrb	w0, [x22]
  408688:	str	w0, [x19]
  40868c:	mov	x20, #0x1                   	// #1
  408690:	b	408660 <__fxstatat@plt+0x6710>
  408694:	stp	x29, x30, [sp, #-48]!
  408698:	mov	x29, sp
  40869c:	stp	x19, x20, [sp, #16]
  4086a0:	str	x21, [sp, #32]
  4086a4:	mov	x19, x0
  4086a8:	bl	401b30 <__fpending@plt>
  4086ac:	mov	x21, x0
  4086b0:	ldr	w20, [x19]
  4086b4:	and	w20, w20, #0x20
  4086b8:	mov	x0, x19
  4086bc:	bl	40816c <__fxstatat@plt+0x621c>
  4086c0:	cbnz	w20, 4086ec <__fxstatat@plt+0x679c>
  4086c4:	cbz	w0, 4086dc <__fxstatat@plt+0x678c>
  4086c8:	cbnz	x21, 408700 <__fxstatat@plt+0x67b0>
  4086cc:	bl	401f00 <__errno_location@plt>
  4086d0:	ldr	w0, [x0]
  4086d4:	cmp	w0, #0x9
  4086d8:	csetm	w0, ne  // ne = any
  4086dc:	ldp	x19, x20, [sp, #16]
  4086e0:	ldr	x21, [sp, #32]
  4086e4:	ldp	x29, x30, [sp], #48
  4086e8:	ret
  4086ec:	cbnz	w0, 408708 <__fxstatat@plt+0x67b8>
  4086f0:	bl	401f00 <__errno_location@plt>
  4086f4:	str	wzr, [x0]
  4086f8:	mov	w0, #0xffffffff            	// #-1
  4086fc:	b	4086dc <__fxstatat@plt+0x678c>
  408700:	mov	w0, #0xffffffff            	// #-1
  408704:	b	4086dc <__fxstatat@plt+0x678c>
  408708:	mov	w0, #0xffffffff            	// #-1
  40870c:	b	4086dc <__fxstatat@plt+0x678c>
  408710:	stp	x29, x30, [sp, #-48]!
  408714:	mov	x29, sp
  408718:	stp	x19, x20, [sp, #16]
  40871c:	mov	x20, x1
  408720:	bl	401bb0 <fopen@plt>
  408724:	mov	x19, x0
  408728:	cbz	x0, 408738 <__fxstatat@plt+0x67e8>
  40872c:	bl	401b50 <fileno@plt>
  408730:	cmp	w0, #0x2
  408734:	b.ls	408748 <__fxstatat@plt+0x67f8>  // b.plast
  408738:	mov	x0, x19
  40873c:	ldp	x19, x20, [sp, #16]
  408740:	ldp	x29, x30, [sp], #48
  408744:	ret
  408748:	str	x21, [sp, #32]
  40874c:	bl	408868 <__fxstatat@plt+0x6918>
  408750:	mov	w21, w0
  408754:	tbnz	w0, #31, 408780 <__fxstatat@plt+0x6830>
  408758:	mov	x0, x19
  40875c:	bl	40816c <__fxstatat@plt+0x621c>
  408760:	cbnz	w0, 4087a4 <__fxstatat@plt+0x6854>
  408764:	mov	x1, x20
  408768:	mov	w0, w21
  40876c:	bl	401c70 <fdopen@plt>
  408770:	mov	x19, x0
  408774:	cbz	x0, 4087a4 <__fxstatat@plt+0x6854>
  408778:	ldr	x21, [sp, #32]
  40877c:	b	408738 <__fxstatat@plt+0x67e8>
  408780:	bl	401f00 <__errno_location@plt>
  408784:	mov	x20, x0
  408788:	ldr	w21, [x0]
  40878c:	mov	x0, x19
  408790:	bl	40816c <__fxstatat@plt+0x621c>
  408794:	str	w21, [x20]
  408798:	mov	x19, #0x0                   	// #0
  40879c:	ldr	x21, [sp, #32]
  4087a0:	b	408738 <__fxstatat@plt+0x67e8>
  4087a4:	bl	401f00 <__errno_location@plt>
  4087a8:	mov	x19, x0
  4087ac:	ldr	w20, [x0]
  4087b0:	mov	w0, w21
  4087b4:	bl	401cd0 <close@plt>
  4087b8:	str	w20, [x19]
  4087bc:	mov	x19, #0x0                   	// #0
  4087c0:	ldr	x21, [sp, #32]
  4087c4:	b	408738 <__fxstatat@plt+0x67e8>
  4087c8:	stp	x29, x30, [sp, #-32]!
  4087cc:	mov	x29, sp
  4087d0:	mov	x1, #0x0                   	// #0
  4087d4:	bl	401f40 <setlocale@plt>
  4087d8:	mov	w1, #0x1                   	// #1
  4087dc:	cbz	x0, 408818 <__fxstatat@plt+0x68c8>
  4087e0:	str	x19, [sp, #16]
  4087e4:	mov	x19, x0
  4087e8:	adrp	x1, 40b000 <__fxstatat@plt+0x90b0>
  4087ec:	add	x1, x1, #0xc28
  4087f0:	bl	401d90 <strcmp@plt>
  4087f4:	mov	w1, #0x0                   	// #0
  4087f8:	cbz	w0, 408824 <__fxstatat@plt+0x68d4>
  4087fc:	adrp	x1, 40b000 <__fxstatat@plt+0x90b0>
  408800:	add	x1, x1, #0xc30
  408804:	mov	x0, x19
  408808:	bl	401d90 <strcmp@plt>
  40880c:	cmp	w0, #0x0
  408810:	cset	w1, ne  // ne = any
  408814:	ldr	x19, [sp, #16]
  408818:	mov	w0, w1
  40881c:	ldp	x29, x30, [sp], #32
  408820:	ret
  408824:	ldr	x19, [sp, #16]
  408828:	b	408818 <__fxstatat@plt+0x68c8>
  40882c:	stp	x29, x30, [sp, #-16]!
  408830:	mov	x29, sp
  408834:	mov	w0, #0xe                   	// #14
  408838:	bl	401ba0 <nl_langinfo@plt>
  40883c:	cbz	x0, 40885c <__fxstatat@plt+0x690c>
  408840:	ldrb	w2, [x0]
  408844:	adrp	x1, 40b000 <__fxstatat@plt+0x90b0>
  408848:	add	x1, x1, #0xc38
  40884c:	cmp	w2, #0x0
  408850:	csel	x0, x1, x0, eq  // eq = none
  408854:	ldp	x29, x30, [sp], #16
  408858:	ret
  40885c:	adrp	x0, 40b000 <__fxstatat@plt+0x90b0>
  408860:	add	x0, x0, #0xc38
  408864:	b	408854 <__fxstatat@plt+0x6904>
  408868:	stp	x29, x30, [sp, #-16]!
  40886c:	mov	x29, sp
  408870:	mov	w2, #0x3                   	// #3
  408874:	mov	w1, #0x0                   	// #0
  408878:	bl	40820c <__fxstatat@plt+0x62bc>
  40887c:	ldp	x29, x30, [sp], #16
  408880:	ret
  408884:	stp	x29, x30, [sp, #-32]!
  408888:	mov	x29, sp
  40888c:	str	q0, [sp, #16]
  408890:	ldr	x2, [sp, #16]
  408894:	ldr	x0, [sp, #24]
  408898:	str	q1, [sp, #16]
  40889c:	ldr	x7, [sp, #16]
  4088a0:	ldr	x1, [sp, #24]
  4088a4:	mrs	x12, fpcr
  4088a8:	ubfx	x3, x0, #0, #48
  4088ac:	ubfx	x6, x0, #48, #15
  4088b0:	lsr	x0, x0, #63
  4088b4:	and	w9, w0, #0xff
  4088b8:	cbz	w6, 40896c <__fxstatat@plt+0x6a1c>
  4088bc:	mov	x10, x3
  4088c0:	mov	w5, #0x7fff                	// #32767
  4088c4:	cmp	w6, w5
  4088c8:	b.eq	4089d4 <__fxstatat@plt+0x6a84>  // b.none
  4088cc:	extr	x3, x3, x2, #61
  4088d0:	orr	x10, x3, #0x8000000000000
  4088d4:	lsl	x13, x2, #3
  4088d8:	and	x6, x6, #0xffff
  4088dc:	sub	x6, x6, #0x3, lsl #12
  4088e0:	sub	x6, x6, #0xfff
  4088e4:	mov	x14, #0x0                   	// #0
  4088e8:	mov	w3, #0x0                   	// #0
  4088ec:	ubfx	x8, x1, #0, #48
  4088f0:	mov	x4, x8
  4088f4:	ubfx	x11, x1, #48, #15
  4088f8:	lsr	x2, x1, #63
  4088fc:	and	w1, w2, #0xff
  408900:	cbz	w11, 408a1c <__fxstatat@plt+0x6acc>
  408904:	mov	w15, #0x7fff                	// #32767
  408908:	cmp	w11, w15
  40890c:	b.eq	408a7c <__fxstatat@plt+0x6b2c>  // b.none
  408910:	extr	x4, x8, x7, #61
  408914:	orr	x4, x4, #0x8000000000000
  408918:	lsl	x5, x7, #3
  40891c:	and	x11, x11, #0xffff
  408920:	sub	x11, x11, #0x3, lsl #12
  408924:	sub	x11, x11, #0xfff
  408928:	eor	w9, w9, w1
  40892c:	and	x9, x9, #0xff
  408930:	sub	x6, x6, x11
  408934:	lsl	x1, x14, #2
  408938:	mov	x7, #0x0                   	// #0
  40893c:	cmp	x1, #0x7
  408940:	b.le	408ad4 <__fxstatat@plt+0x6b84>
  408944:	cmp	x1, #0xe
  408948:	b.gt	408e40 <__fxstatat@plt+0x6ef0>
  40894c:	cmp	x1, #0xb
  408950:	b.gt	408e64 <__fxstatat@plt+0x6f14>
  408954:	cmp	x1, #0x9
  408958:	b.gt	408ba0 <__fxstatat@plt+0x6c50>
  40895c:	mov	x4, #0x0                   	// #0
  408960:	mov	x5, #0x0                   	// #0
  408964:	mov	x6, #0x7fff                	// #32767
  408968:	b	4090d0 <__fxstatat@plt+0x7180>
  40896c:	orr	x13, x3, x2
  408970:	cbz	x13, 4089f4 <__fxstatat@plt+0x6aa4>
  408974:	cbz	x3, 4089b0 <__fxstatat@plt+0x6a60>
  408978:	clz	x6, x3
  40897c:	sub	x10, x6, #0xf
  408980:	add	w13, w10, #0x3
  408984:	lsl	x3, x3, x13
  408988:	mov	w4, #0x3d                  	// #61
  40898c:	sub	w10, w4, w10
  408990:	lsr	x10, x2, x10
  408994:	orr	x10, x10, x3
  408998:	lsl	x13, x2, x13
  40899c:	mov	x2, #0xffffffffffffc011    	// #-16367
  4089a0:	sub	x6, x2, x6
  4089a4:	mov	x14, #0x0                   	// #0
  4089a8:	mov	w3, #0x0                   	// #0
  4089ac:	b	4088ec <__fxstatat@plt+0x699c>
  4089b0:	clz	x10, x2
  4089b4:	add	x6, x10, #0x40
  4089b8:	add	x10, x10, #0x31
  4089bc:	cmp	x10, #0x3c
  4089c0:	b.le	408980 <__fxstatat@plt+0x6a30>
  4089c4:	sub	w10, w10, #0x3d
  4089c8:	mov	x13, x3
  4089cc:	lsl	x10, x2, x10
  4089d0:	b	40899c <__fxstatat@plt+0x6a4c>
  4089d4:	orr	x13, x3, x2
  4089d8:	cbz	x13, 408a08 <__fxstatat@plt+0x6ab8>
  4089dc:	lsr	x3, x3, #47
  4089e0:	eor	w3, w3, #0x1
  4089e4:	mov	x13, x2
  4089e8:	mov	x6, #0x7fff                	// #32767
  4089ec:	mov	x14, #0x3                   	// #3
  4089f0:	b	4088ec <__fxstatat@plt+0x699c>
  4089f4:	mov	x10, x13
  4089f8:	mov	x6, #0x0                   	// #0
  4089fc:	mov	x14, #0x1                   	// #1
  408a00:	mov	w3, #0x0                   	// #0
  408a04:	b	4088ec <__fxstatat@plt+0x699c>
  408a08:	mov	x10, x13
  408a0c:	mov	x6, #0x7fff                	// #32767
  408a10:	mov	x14, #0x2                   	// #2
  408a14:	mov	w3, #0x0                   	// #0
  408a18:	b	4088ec <__fxstatat@plt+0x699c>
  408a1c:	orr	x5, x8, x7
  408a20:	cbz	x5, 408a9c <__fxstatat@plt+0x6b4c>
  408a24:	cbz	x8, 408a58 <__fxstatat@plt+0x6b08>
  408a28:	clz	x16, x8
  408a2c:	sub	x4, x16, #0xf
  408a30:	add	w5, w4, #0x3
  408a34:	lsl	x8, x8, x5
  408a38:	mov	w15, #0x3d                  	// #61
  408a3c:	sub	w4, w15, w4
  408a40:	lsr	x4, x7, x4
  408a44:	orr	x4, x4, x8
  408a48:	lsl	x5, x7, x5
  408a4c:	mov	x11, #0xffffffffffffc011    	// #-16367
  408a50:	sub	x11, x11, x16
  408a54:	b	408928 <__fxstatat@plt+0x69d8>
  408a58:	clz	x4, x7
  408a5c:	add	x16, x4, #0x40
  408a60:	add	x4, x4, #0x31
  408a64:	cmp	x4, #0x3c
  408a68:	b.le	408a30 <__fxstatat@plt+0x6ae0>
  408a6c:	sub	w4, w4, #0x3d
  408a70:	mov	x5, x8
  408a74:	lsl	x4, x7, x4
  408a78:	b	408a4c <__fxstatat@plt+0x6afc>
  408a7c:	orr	x5, x8, x7
  408a80:	cbz	x5, 408ac4 <__fxstatat@plt+0x6b74>
  408a84:	mov	x5, x7
  408a88:	mov	x11, #0x7fff                	// #32767
  408a8c:	mov	x7, #0x3                   	// #3
  408a90:	tst	x8, #0x800000000000
  408a94:	csinc	w3, w3, wzr, ne  // ne = any
  408a98:	b	408aa8 <__fxstatat@plt+0x6b58>
  408a9c:	mov	x4, x5
  408aa0:	mov	x11, #0x0                   	// #0
  408aa4:	mov	x7, #0x1                   	// #1
  408aa8:	eor	w9, w9, w1
  408aac:	and	x9, x9, #0xff
  408ab0:	sub	x6, x6, x11
  408ab4:	orr	x1, x7, x14, lsl #2
  408ab8:	cmp	x1, #0x7
  408abc:	b.ne	40893c <__fxstatat@plt+0x69ec>  // b.any
  408ac0:	b	408b1c <__fxstatat@plt+0x6bcc>
  408ac4:	mov	x4, x5
  408ac8:	mov	x11, #0x7fff                	// #32767
  408acc:	mov	x7, #0x2                   	// #2
  408ad0:	b	408aa8 <__fxstatat@plt+0x6b58>
  408ad4:	cmp	x1, #0x1
  408ad8:	b.eq	408e5c <__fxstatat@plt+0x6f0c>  // b.none
  408adc:	b.le	408bbc <__fxstatat@plt+0x6c6c>
  408ae0:	cmp	x1, #0x4
  408ae4:	b.eq	4090b4 <__fxstatat@plt+0x7164>  // b.none
  408ae8:	b.le	408b14 <__fxstatat@plt+0x6bc4>
  408aec:	cmp	x1, #0x5
  408af0:	b.ne	408b90 <__fxstatat@plt+0x6c40>  // b.any
  408af4:	mov	x4, #0xffffffffffff        	// #281474976710655
  408af8:	mov	x5, #0xffffffffffffffff    	// #-1
  408afc:	mov	x2, #0x0                   	// #0
  408b00:	mov	w3, #0x1                   	// #1
  408b04:	orr	x4, x4, #0x800000000000
  408b08:	mov	x9, x2
  408b0c:	mov	x6, #0x7fff                	// #32767
  408b10:	b	4090d0 <__fxstatat@plt+0x7180>
  408b14:	cmp	x1, #0x2
  408b18:	b.eq	4090c4 <__fxstatat@plt+0x7174>  // b.none
  408b1c:	cmp	x7, #0x1
  408b20:	b.eq	4090f8 <__fxstatat@plt+0x71a8>  // b.none
  408b24:	b.gt	408e78 <__fxstatat@plt+0x6f28>
  408b28:	mov	x9, x2
  408b2c:	cbnz	x7, 4090d0 <__fxstatat@plt+0x7180>
  408b30:	add	x0, x6, #0x3, lsl #12
  408b34:	add	x0, x0, #0xfff
  408b38:	cmp	x0, #0x0
  408b3c:	b.le	408f44 <__fxstatat@plt+0x6ff4>
  408b40:	tst	x5, #0x7
  408b44:	b.eq	408b64 <__fxstatat@plt+0x6c14>  // b.none
  408b48:	orr	w3, w3, #0x10
  408b4c:	and	x1, x12, #0xc00000
  408b50:	cmp	x1, #0x400, lsl #12
  408b54:	b.eq	408ea0 <__fxstatat@plt+0x6f50>  // b.none
  408b58:	cmp	x1, #0x800, lsl #12
  408b5c:	b.eq	408eb0 <__fxstatat@plt+0x6f60>  // b.none
  408b60:	cbz	x1, 408e88 <__fxstatat@plt+0x6f38>
  408b64:	tbz	x4, #52, 408b70 <__fxstatat@plt+0x6c20>
  408b68:	and	x4, x4, #0xffefffffffffffff
  408b6c:	add	x0, x6, #0x4, lsl #12
  408b70:	mov	x1, #0x7ffe                	// #32766
  408b74:	cmp	x0, x1
  408b78:	b.gt	408ec0 <__fxstatat@plt+0x6f70>
  408b7c:	extr	x5, x4, x5, #3
  408b80:	lsr	x4, x4, #3
  408b84:	mov	x9, x2
  408b88:	mov	x6, x0
  408b8c:	b	4090d0 <__fxstatat@plt+0x7180>
  408b90:	mov	x4, #0x0                   	// #0
  408b94:	mov	x5, #0x0                   	// #0
  408b98:	mov	x6, #0x0                   	// #0
  408b9c:	b	4090d0 <__fxstatat@plt+0x7180>
  408ba0:	cmp	x1, #0xa
  408ba4:	b.ne	408b1c <__fxstatat@plt+0x6bcc>  // b.any
  408ba8:	mov	x4, #0xffffffffffff        	// #281474976710655
  408bac:	mov	x5, #0xffffffffffffffff    	// #-1
  408bb0:	mov	x2, #0x0                   	// #0
  408bb4:	mov	w3, #0x1                   	// #1
  408bb8:	b	408b04 <__fxstatat@plt+0x6bb4>
  408bbc:	cmp	x10, x4
  408bc0:	b.hi	408bcc <__fxstatat@plt+0x6c7c>  // b.pmore
  408bc4:	ccmp	x13, x5, #0x0, eq  // eq = none
  408bc8:	b.cc	408df0 <__fxstatat@plt+0x6ea0>  // b.lo, b.ul, b.last
  408bcc:	lsr	x2, x10, #1
  408bd0:	extr	x0, x10, x13, #1
  408bd4:	lsl	x13, x13, #63
  408bd8:	extr	x7, x4, x5, #52
  408bdc:	lsl	x8, x5, #12
  408be0:	ubfx	x10, x4, #20, #32
  408be4:	and	x11, x7, #0xffffffff
  408be8:	udiv	x4, x2, x10
  408bec:	mul	x5, x11, x4
  408bf0:	msub	x2, x4, x10, x2
  408bf4:	extr	x1, x2, x0, #32
  408bf8:	cmp	x5, x1
  408bfc:	b.ls	408c14 <__fxstatat@plt+0x6cc4>  // b.plast
  408c00:	add	x1, x1, x7
  408c04:	cmp	x5, x1
  408c08:	ccmp	x7, x1, #0x2, hi  // hi = pmore
  408c0c:	b.ls	408e04 <__fxstatat@plt+0x6eb4>  // b.plast
  408c10:	sub	x4, x4, #0x1
  408c14:	sub	x1, x1, x5
  408c18:	udiv	x15, x1, x10
  408c1c:	mul	x2, x11, x15
  408c20:	msub	x1, x15, x10, x1
  408c24:	bfi	x0, x1, #32, #32
  408c28:	cmp	x2, x0
  408c2c:	b.ls	408c44 <__fxstatat@plt+0x6cf4>  // b.plast
  408c30:	add	x0, x0, x7
  408c34:	cmp	x2, x0
  408c38:	ccmp	x7, x0, #0x2, hi  // hi = pmore
  408c3c:	b.ls	408e10 <__fxstatat@plt+0x6ec0>  // b.plast
  408c40:	sub	x15, x15, #0x1
  408c44:	sub	x0, x0, x2
  408c48:	orr	x15, x15, x4, lsl #32
  408c4c:	lsr	x1, x15, #32
  408c50:	lsr	x14, x8, #32
  408c54:	and	x2, x15, #0xffffffff
  408c58:	and	x16, x8, #0xffffffff
  408c5c:	mul	x4, x2, x16
  408c60:	mul	x17, x1, x16
  408c64:	mul	x1, x1, x14
  408c68:	madd	x2, x14, x2, x17
  408c6c:	add	x2, x2, x4, lsr #32
  408c70:	mov	x5, #0x100000000           	// #4294967296
  408c74:	add	x5, x1, x5
  408c78:	cmp	x17, x2
  408c7c:	csel	x1, x5, x1, hi  // hi = pmore
  408c80:	add	x1, x1, x2, lsr #32
  408c84:	and	x4, x4, #0xffffffff
  408c88:	add	x2, x4, x2, lsl #32
  408c8c:	cmp	x0, x1
  408c90:	b.cc	408ca0 <__fxstatat@plt+0x6d50>  // b.lo, b.ul, b.last
  408c94:	mov	x4, x15
  408c98:	ccmp	x13, x2, #0x2, eq  // eq = none
  408c9c:	b.cs	408cd8 <__fxstatat@plt+0x6d88>  // b.hs, b.nlast
  408ca0:	sub	x4, x15, #0x1
  408ca4:	adds	x13, x13, x8
  408ca8:	adc	x0, x0, x7
  408cac:	cmp	x7, x0
  408cb0:	b.cc	408cbc <__fxstatat@plt+0x6d6c>  // b.lo, b.ul, b.last
  408cb4:	ccmp	x8, x13, #0x2, eq  // eq = none
  408cb8:	b.hi	408cd8 <__fxstatat@plt+0x6d88>  // b.pmore
  408cbc:	cmp	x1, x0
  408cc0:	b.hi	408ccc <__fxstatat@plt+0x6d7c>  // b.pmore
  408cc4:	ccmp	x2, x13, #0x0, eq  // eq = none
  408cc8:	b.ls	408cd8 <__fxstatat@plt+0x6d88>  // b.plast
  408ccc:	sub	x4, x15, #0x2
  408cd0:	adds	x13, x13, x8
  408cd4:	adc	x0, x0, x7
  408cd8:	sub	x2, x13, x2
  408cdc:	cmp	x13, x2
  408ce0:	sbc	x0, x0, x1
  408ce4:	mov	x5, #0xffffffffffffffff    	// #-1
  408ce8:	cmp	x7, x0
  408cec:	b.eq	408de8 <__fxstatat@plt+0x6e98>  // b.none
  408cf0:	udiv	x1, x0, x10
  408cf4:	mul	x5, x11, x1
  408cf8:	msub	x0, x1, x10, x0
  408cfc:	extr	x0, x0, x2, #32
  408d00:	cmp	x5, x0
  408d04:	b.ls	408d1c <__fxstatat@plt+0x6dcc>  // b.plast
  408d08:	add	x0, x0, x7
  408d0c:	cmp	x5, x0
  408d10:	ccmp	x7, x0, #0x2, hi  // hi = pmore
  408d14:	b.ls	408e1c <__fxstatat@plt+0x6ecc>  // b.plast
  408d18:	sub	x1, x1, #0x1
  408d1c:	sub	x0, x0, x5
  408d20:	udiv	x5, x0, x10
  408d24:	mul	x11, x11, x5
  408d28:	msub	x0, x5, x10, x0
  408d2c:	bfi	x2, x0, #32, #32
  408d30:	mov	x0, x2
  408d34:	cmp	x11, x2
  408d38:	b.ls	408d50 <__fxstatat@plt+0x6e00>  // b.plast
  408d3c:	add	x0, x2, x7
  408d40:	cmp	x11, x0
  408d44:	ccmp	x7, x0, #0x2, hi  // hi = pmore
  408d48:	b.ls	408e28 <__fxstatat@plt+0x6ed8>  // b.plast
  408d4c:	sub	x5, x5, #0x1
  408d50:	sub	x0, x0, x11
  408d54:	orr	x2, x5, x1, lsl #32
  408d58:	lsr	x1, x2, #32
  408d5c:	and	x10, x2, #0xffffffff
  408d60:	mul	x5, x16, x10
  408d64:	mul	x16, x1, x16
  408d68:	mul	x1, x14, x1
  408d6c:	madd	x14, x14, x10, x16
  408d70:	add	x14, x14, x5, lsr #32
  408d74:	mov	x10, #0x100000000           	// #4294967296
  408d78:	add	x10, x1, x10
  408d7c:	cmp	x16, x14
  408d80:	csel	x1, x10, x1, hi  // hi = pmore
  408d84:	add	x1, x1, x14, lsr #32
  408d88:	and	x5, x5, #0xffffffff
  408d8c:	add	x14, x5, x14, lsl #32
  408d90:	cmp	x0, x1
  408d94:	b.cc	408da4 <__fxstatat@plt+0x6e54>  // b.lo, b.ul, b.last
  408d98:	cmp	x14, #0x0
  408d9c:	ccmp	x0, x1, #0x0, ne  // ne = any
  408da0:	b.ne	408e34 <__fxstatat@plt+0x6ee4>  // b.any
  408da4:	sub	x5, x2, #0x1
  408da8:	adds	x0, x0, x7
  408dac:	b.cs	408dd8 <__fxstatat@plt+0x6e88>  // b.hs, b.nlast
  408db0:	cmp	x0, x1
  408db4:	b.cc	408dc0 <__fxstatat@plt+0x6e70>  // b.lo, b.ul, b.last
  408db8:	ccmp	x8, x14, #0x2, eq  // eq = none
  408dbc:	b.cs	408dd8 <__fxstatat@plt+0x6e88>  // b.hs, b.nlast
  408dc0:	sub	x5, x2, #0x2
  408dc4:	lsl	x2, x8, #1
  408dc8:	cmp	x8, x2
  408dcc:	cinc	x7, x7, hi  // hi = pmore
  408dd0:	add	x0, x0, x7
  408dd4:	mov	x8, x2
  408dd8:	cmp	x0, x1
  408ddc:	orr	x0, x5, #0x1
  408de0:	ccmp	x8, x14, #0x0, eq  // eq = none
  408de4:	csel	x5, x0, x5, ne  // ne = any
  408de8:	mov	x2, x9
  408dec:	b	408b30 <__fxstatat@plt+0x6be0>
  408df0:	sub	x6, x6, #0x1
  408df4:	mov	x0, x13
  408df8:	mov	x2, x10
  408dfc:	mov	x13, #0x0                   	// #0
  408e00:	b	408bd8 <__fxstatat@plt+0x6c88>
  408e04:	sub	x4, x4, #0x2
  408e08:	add	x1, x1, x7
  408e0c:	b	408c14 <__fxstatat@plt+0x6cc4>
  408e10:	sub	x15, x15, #0x2
  408e14:	add	x0, x0, x7
  408e18:	b	408c44 <__fxstatat@plt+0x6cf4>
  408e1c:	sub	x1, x1, #0x2
  408e20:	add	x0, x0, x7
  408e24:	b	408d1c <__fxstatat@plt+0x6dcc>
  408e28:	sub	x5, x5, #0x2
  408e2c:	add	x0, x0, x7
  408e30:	b	408d50 <__fxstatat@plt+0x6e00>
  408e34:	mov	x5, x2
  408e38:	mov	x8, #0x0                   	// #0
  408e3c:	b	408dd8 <__fxstatat@plt+0x6e88>
  408e40:	tbz	x10, #47, 409118 <__fxstatat@plt+0x71c8>
  408e44:	ands	x1, x4, #0x800000000000
  408e48:	csel	x4, x10, x4, ne  // ne = any
  408e4c:	cmp	x1, #0x0
  408e50:	csel	x5, x13, x5, ne  // ne = any
  408e54:	csel	x2, x0, x2, ne  // ne = any
  408e58:	b	408b04 <__fxstatat@plt+0x6bb4>
  408e5c:	orr	w3, w3, #0x2
  408e60:	b	40895c <__fxstatat@plt+0x6a0c>
  408e64:	mov	x4, x10
  408e68:	mov	x5, x13
  408e6c:	mov	x2, x0
  408e70:	mov	x7, x14
  408e74:	b	408b1c <__fxstatat@plt+0x6bcc>
  408e78:	cmp	x7, #0x2
  408e7c:	b.ne	408b04 <__fxstatat@plt+0x6bb4>  // b.any
  408e80:	mov	x9, x2
  408e84:	b	40895c <__fxstatat@plt+0x6a0c>
  408e88:	and	x1, x5, #0xf
  408e8c:	cmp	x1, #0x4
  408e90:	b.eq	408b64 <__fxstatat@plt+0x6c14>  // b.none
  408e94:	adds	x5, x5, #0x4
  408e98:	cinc	x4, x4, cs  // cs = hs, nlast
  408e9c:	b	408b64 <__fxstatat@plt+0x6c14>
  408ea0:	cbnz	x2, 408b64 <__fxstatat@plt+0x6c14>
  408ea4:	adds	x5, x5, #0x8
  408ea8:	cinc	x4, x4, cs  // cs = hs, nlast
  408eac:	b	408b64 <__fxstatat@plt+0x6c14>
  408eb0:	cbz	x2, 408b64 <__fxstatat@plt+0x6c14>
  408eb4:	adds	x5, x5, #0x8
  408eb8:	cinc	x4, x4, cs  // cs = hs, nlast
  408ebc:	b	408b64 <__fxstatat@plt+0x6c14>
  408ec0:	and	x5, x12, #0xc00000
  408ec4:	cmp	x5, #0x400, lsl #12
  408ec8:	b.eq	408f14 <__fxstatat@plt+0x6fc4>  // b.none
  408ecc:	cmp	x5, #0x800, lsl #12
  408ed0:	b.eq	408f2c <__fxstatat@plt+0x6fdc>  // b.none
  408ed4:	mov	x6, #0x7fff                	// #32767
  408ed8:	cbz	x5, 408ee4 <__fxstatat@plt+0x6f94>
  408edc:	mov	x5, #0xffffffffffffffff    	// #-1
  408ee0:	mov	x6, #0x7ffe                	// #32766
  408ee4:	mov	w0, #0x14                  	// #20
  408ee8:	orr	w3, w3, w0
  408eec:	mov	x4, x5
  408ef0:	mov	x1, #0x0                   	// #0
  408ef4:	mov	x0, x5
  408ef8:	bfxil	x1, x4, #0, #48
  408efc:	bfi	x1, x6, #48, #15
  408f00:	bfi	x1, x2, #63, #1
  408f04:	stp	x0, x1, [sp, #16]
  408f08:	mov	w0, w3
  408f0c:	bl	409d0c <__fxstatat@plt+0x7dbc>
  408f10:	b	4090ec <__fxstatat@plt+0x719c>
  408f14:	cmp	x2, #0x0
  408f18:	csetm	x5, ne  // ne = any
  408f1c:	mov	x6, #0x7ffe                	// #32766
  408f20:	mov	x0, #0x7fff                	// #32767
  408f24:	csel	x6, x6, x0, ne  // ne = any
  408f28:	b	408ee4 <__fxstatat@plt+0x6f94>
  408f2c:	cmp	x2, #0x0
  408f30:	csetm	x5, eq  // eq = none
  408f34:	mov	x6, #0x7ffe                	// #32766
  408f38:	mov	x0, #0x7fff                	// #32767
  408f3c:	csel	x6, x6, x0, eq  // eq = none
  408f40:	b	408ee4 <__fxstatat@plt+0x6f94>
  408f44:	mov	x1, #0x1                   	// #1
  408f48:	sub	x0, x1, x0
  408f4c:	cmp	x0, #0x74
  408f50:	b.gt	409054 <__fxstatat@plt+0x7104>
  408f54:	cmp	x0, #0x3f
  408f58:	b.gt	408f9c <__fxstatat@plt+0x704c>
  408f5c:	mov	w6, #0x40                  	// #64
  408f60:	sub	w6, w6, w0
  408f64:	lsl	x1, x4, x6
  408f68:	lsr	x7, x5, x0
  408f6c:	orr	x1, x1, x7
  408f70:	lsl	x5, x5, x6
  408f74:	cmp	x5, #0x0
  408f78:	cset	x5, ne  // ne = any
  408f7c:	orr	x1, x1, x5
  408f80:	lsr	x0, x4, x0
  408f84:	tst	x1, #0x7
  408f88:	b.ne	408fe4 <__fxstatat@plt+0x7094>  // b.any
  408f8c:	tbnz	x0, #51, 409004 <__fxstatat@plt+0x70b4>
  408f90:	extr	x5, x0, x1, #3
  408f94:	lsr	x4, x0, #3
  408f98:	b	408fd4 <__fxstatat@plt+0x7084>
  408f9c:	sub	w6, w0, #0x40
  408fa0:	lsr	x6, x4, x6
  408fa4:	mov	w1, #0x80                  	// #128
  408fa8:	sub	w1, w1, w0
  408fac:	lsl	x4, x4, x1
  408fb0:	cmp	x0, #0x40
  408fb4:	csel	x0, x4, xzr, ne  // ne = any
  408fb8:	orr	x5, x0, x5
  408fbc:	cmp	x5, #0x0
  408fc0:	cset	x1, ne  // ne = any
  408fc4:	orr	x1, x6, x1
  408fc8:	lsr	x5, x6, #3
  408fcc:	ands	x4, x1, #0x7
  408fd0:	b.ne	408fe0 <__fxstatat@plt+0x7090>  // b.any
  408fd4:	tbz	w12, #11, 40910c <__fxstatat@plt+0x71bc>
  408fd8:	mov	x6, #0x0                   	// #0
  408fdc:	b	409014 <__fxstatat@plt+0x70c4>
  408fe0:	mov	x0, #0x0                   	// #0
  408fe4:	orr	w3, w3, #0x10
  408fe8:	and	x12, x12, #0xc00000
  408fec:	cmp	x12, #0x400, lsl #12
  408ff0:	b.eq	409034 <__fxstatat@plt+0x70e4>  // b.none
  408ff4:	cmp	x12, #0x800, lsl #12
  408ff8:	b.eq	409044 <__fxstatat@plt+0x70f4>  // b.none
  408ffc:	cbz	x12, 40901c <__fxstatat@plt+0x70cc>
  409000:	tbz	x0, #51, 409128 <__fxstatat@plt+0x71d8>
  409004:	orr	w3, w3, #0x10
  409008:	mov	x4, #0x0                   	// #0
  40900c:	mov	x5, #0x0                   	// #0
  409010:	mov	x6, #0x1                   	// #1
  409014:	orr	w3, w3, #0x8
  409018:	b	408ef0 <__fxstatat@plt+0x6fa0>
  40901c:	and	x4, x1, #0xf
  409020:	cmp	x4, #0x4
  409024:	b.eq	409000 <__fxstatat@plt+0x70b0>  // b.none
  409028:	adds	x1, x1, #0x4
  40902c:	cinc	x0, x0, cs  // cs = hs, nlast
  409030:	b	409000 <__fxstatat@plt+0x70b0>
  409034:	cbnz	x2, 409000 <__fxstatat@plt+0x70b0>
  409038:	adds	x1, x1, #0x8
  40903c:	cinc	x0, x0, cs  // cs = hs, nlast
  409040:	b	409000 <__fxstatat@plt+0x70b0>
  409044:	cbz	x2, 409000 <__fxstatat@plt+0x70b0>
  409048:	adds	x1, x1, #0x8
  40904c:	cinc	x0, x0, cs  // cs = hs, nlast
  409050:	b	409000 <__fxstatat@plt+0x70b0>
  409054:	orr	x5, x5, x4
  409058:	cbz	x5, 409084 <__fxstatat@plt+0x7134>
  40905c:	orr	w3, w3, #0x10
  409060:	and	x12, x12, #0xc00000
  409064:	cmp	x12, #0x400, lsl #12
  409068:	b.eq	409094 <__fxstatat@plt+0x7144>  // b.none
  40906c:	cmp	x12, #0x800, lsl #12
  409070:	b.eq	4090a4 <__fxstatat@plt+0x7154>  // b.none
  409074:	cmp	x12, #0x0
  409078:	mov	x5, #0x5                   	// #5
  40907c:	csinc	x5, x5, xzr, eq  // eq = none
  409080:	lsr	x5, x5, #3
  409084:	orr	w3, w3, #0x8
  409088:	mov	x4, #0x0                   	// #0
  40908c:	mov	x6, #0x0                   	// #0
  409090:	b	408ef0 <__fxstatat@plt+0x6fa0>
  409094:	cmp	x2, #0x0
  409098:	mov	x5, #0x9                   	// #9
  40909c:	csinc	x5, x5, xzr, eq  // eq = none
  4090a0:	b	409080 <__fxstatat@plt+0x7130>
  4090a4:	cmp	x2, #0x0
  4090a8:	mov	x5, #0x9                   	// #9
  4090ac:	csinc	x5, x5, xzr, ne  // ne = any
  4090b0:	b	409080 <__fxstatat@plt+0x7130>
  4090b4:	mov	x4, #0x0                   	// #0
  4090b8:	mov	x5, #0x0                   	// #0
  4090bc:	mov	x6, #0x0                   	// #0
  4090c0:	b	4090d0 <__fxstatat@plt+0x7180>
  4090c4:	mov	x4, #0x0                   	// #0
  4090c8:	mov	x5, #0x0                   	// #0
  4090cc:	mov	x6, #0x0                   	// #0
  4090d0:	mov	x1, #0x0                   	// #0
  4090d4:	mov	x0, x5
  4090d8:	bfxil	x1, x4, #0, #48
  4090dc:	bfi	x1, x6, #48, #15
  4090e0:	bfi	x1, x9, #63, #1
  4090e4:	stp	x0, x1, [sp, #16]
  4090e8:	cbnz	w3, 408f08 <__fxstatat@plt+0x6fb8>
  4090ec:	ldr	q0, [sp, #16]
  4090f0:	ldp	x29, x30, [sp], #32
  4090f4:	ret
  4090f8:	mov	x9, x2
  4090fc:	mov	x4, #0x0                   	// #0
  409100:	mov	x5, #0x0                   	// #0
  409104:	mov	x6, #0x0                   	// #0
  409108:	b	4090d0 <__fxstatat@plt+0x7180>
  40910c:	mov	x9, x2
  409110:	mov	x6, #0x0                   	// #0
  409114:	b	4090d0 <__fxstatat@plt+0x7180>
  409118:	mov	x4, x10
  40911c:	mov	x5, x13
  409120:	mov	x2, x0
  409124:	b	408b04 <__fxstatat@plt+0x6bb4>
  409128:	extr	x5, x0, x1, #3
  40912c:	lsr	x4, x0, #3
  409130:	mov	x6, #0x0                   	// #0
  409134:	b	409014 <__fxstatat@plt+0x70c4>
  409138:	stp	x29, x30, [sp, #-32]!
  40913c:	mov	x29, sp
  409140:	str	q0, [sp, #16]
  409144:	ldr	x5, [sp, #16]
  409148:	ldr	x0, [sp, #24]
  40914c:	str	q1, [sp, #16]
  409150:	ldr	x6, [sp, #16]
  409154:	ldr	x2, [sp, #24]
  409158:	mrs	x1, fpcr
  40915c:	mov	x10, x5
  409160:	ubfx	x7, x0, #0, #48
  409164:	ubfx	x3, x0, #48, #15
  409168:	lsr	x0, x0, #63
  40916c:	and	w1, w0, #0xff
  409170:	mov	x9, x6
  409174:	ubfx	x8, x2, #0, #48
  409178:	ubfx	x4, x2, #48, #15
  40917c:	lsr	x0, x2, #63
  409180:	and	w2, w0, #0xff
  409184:	mov	x0, #0x7fff                	// #32767
  409188:	cmp	x3, x0
  40918c:	b.eq	4091b0 <__fxstatat@plt+0x7260>  // b.none
  409190:	mov	x0, #0x7fff                	// #32767
  409194:	cmp	x4, x0
  409198:	b.eq	4091cc <__fxstatat@plt+0x727c>  // b.none
  40919c:	mov	w0, #0x1                   	// #1
  4091a0:	cmp	x3, x4
  4091a4:	b.eq	4091fc <__fxstatat@plt+0x72ac>  // b.none
  4091a8:	ldp	x29, x30, [sp], #32
  4091ac:	ret
  4091b0:	orr	x0, x7, x5
  4091b4:	cbnz	x0, 409234 <__fxstatat@plt+0x72e4>
  4091b8:	mov	x0, #0x7fff                	// #32767
  4091bc:	cmp	x4, x0
  4091c0:	b.eq	4091cc <__fxstatat@plt+0x727c>  // b.none
  4091c4:	mov	w0, #0x1                   	// #1
  4091c8:	b	4091a8 <__fxstatat@plt+0x7258>
  4091cc:	orr	x0, x8, x9
  4091d0:	cbz	x0, 40919c <__fxstatat@plt+0x724c>
  4091d4:	mov	x0, #0x7fff                	// #32767
  4091d8:	cmp	x3, x0
  4091dc:	b.eq	40922c <__fxstatat@plt+0x72dc>  // b.none
  4091e0:	mov	w0, #0x1                   	// #1
  4091e4:	tst	x8, #0x800000000000
  4091e8:	b.ne	4091a8 <__fxstatat@plt+0x7258>  // b.any
  4091ec:	mov	w0, #0x1                   	// #1
  4091f0:	bl	409d0c <__fxstatat@plt+0x7dbc>
  4091f4:	mov	w0, #0x1                   	// #1
  4091f8:	b	4091a8 <__fxstatat@plt+0x7258>
  4091fc:	cmp	x7, x8
  409200:	ccmp	x5, x6, #0x0, eq  // eq = none
  409204:	b.ne	4091a8 <__fxstatat@plt+0x7258>  // b.any
  409208:	mov	w0, #0x0                   	// #0
  40920c:	cmp	w1, w2
  409210:	b.eq	4091a8 <__fxstatat@plt+0x7258>  // b.none
  409214:	mov	w0, #0x1                   	// #1
  409218:	cbnz	x3, 4091a8 <__fxstatat@plt+0x7258>
  40921c:	orr	x7, x7, x10
  409220:	cmp	x7, #0x0
  409224:	cset	w0, ne  // ne = any
  409228:	b	4091a8 <__fxstatat@plt+0x7258>
  40922c:	orr	x10, x7, x10
  409230:	cbz	x10, 40924c <__fxstatat@plt+0x72fc>
  409234:	tst	x7, #0x800000000000
  409238:	b.eq	4091ec <__fxstatat@plt+0x729c>  // b.none
  40923c:	mov	w0, #0x1                   	// #1
  409240:	mov	x1, #0x7fff                	// #32767
  409244:	cmp	x4, x1
  409248:	b.ne	4091a8 <__fxstatat@plt+0x7258>  // b.any
  40924c:	orr	x9, x8, x9
  409250:	mov	w0, #0x1                   	// #1
  409254:	cbz	x9, 4091a8 <__fxstatat@plt+0x7258>
  409258:	b	4091e0 <__fxstatat@plt+0x7290>
  40925c:	stp	x29, x30, [sp, #-32]!
  409260:	mov	x29, sp
  409264:	str	q0, [sp, #16]
  409268:	ldr	x7, [sp, #16]
  40926c:	ldr	x1, [sp, #24]
  409270:	str	q1, [sp, #16]
  409274:	ldr	x8, [sp, #16]
  409278:	ldr	x0, [sp, #24]
  40927c:	mrs	x2, fpcr
  409280:	mov	x5, x7
  409284:	ubfx	x9, x1, #0, #48
  409288:	ubfx	x3, x1, #48, #15
  40928c:	lsr	x1, x1, #63
  409290:	and	w2, w1, #0xff
  409294:	mov	x6, x8
  409298:	ubfx	x10, x0, #0, #48
  40929c:	ubfx	x4, x0, #48, #15
  4092a0:	lsr	x0, x0, #63
  4092a4:	and	w1, w0, #0xff
  4092a8:	mov	x0, #0x7fff                	// #32767
  4092ac:	cmp	x3, x0
  4092b0:	b.eq	4092f0 <__fxstatat@plt+0x73a0>  // b.none
  4092b4:	mov	x0, #0x7fff                	// #32767
  4092b8:	cmp	x4, x0
  4092bc:	b.eq	40930c <__fxstatat@plt+0x73bc>  // b.none
  4092c0:	mov	w0, #0x0                   	// #0
  4092c4:	cbnz	x3, 4092d4 <__fxstatat@plt+0x7384>
  4092c8:	orr	x5, x5, x9
  4092cc:	cmp	x5, #0x0
  4092d0:	cset	w0, eq  // eq = none
  4092d4:	cbnz	x4, 40931c <__fxstatat@plt+0x73cc>
  4092d8:	orr	x6, x10, x6
  4092dc:	cbnz	x6, 40931c <__fxstatat@plt+0x73cc>
  4092e0:	cbz	w0, 409330 <__fxstatat@plt+0x73e0>
  4092e4:	mov	w0, #0x0                   	// #0
  4092e8:	ldp	x29, x30, [sp], #32
  4092ec:	ret
  4092f0:	orr	x0, x7, x9
  4092f4:	cbnz	x0, 4093b8 <__fxstatat@plt+0x7468>
  4092f8:	mov	x0, #0x7fff                	// #32767
  4092fc:	cmp	x4, x0
  409300:	b.eq	40930c <__fxstatat@plt+0x73bc>  // b.none
  409304:	mov	w0, #0x0                   	// #0
  409308:	b	4092d4 <__fxstatat@plt+0x7384>
  40930c:	orr	x0, x10, x6
  409310:	cbnz	x0, 4093b8 <__fxstatat@plt+0x7468>
  409314:	mov	w0, #0x0                   	// #0
  409318:	cbz	x3, 4092c8 <__fxstatat@plt+0x7378>
  40931c:	and	x1, x1, #0xff
  409320:	cbz	w0, 4093c8 <__fxstatat@plt+0x7478>
  409324:	cmp	x1, #0x0
  409328:	csinv	w0, w0, wzr, ne  // ne = any
  40932c:	b	4092e8 <__fxstatat@plt+0x7398>
  409330:	mov	w0, #0x1                   	// #1
  409334:	cmp	w2, #0x0
  409338:	cneg	w0, w0, ne  // ne = any
  40933c:	b	4092e8 <__fxstatat@plt+0x7398>
  409340:	cmp	x3, x4
  409344:	b.le	409358 <__fxstatat@plt+0x7408>
  409348:	mov	w0, #0x1                   	// #1
  40934c:	cmp	x5, #0x0
  409350:	cneg	w0, w0, ne  // ne = any
  409354:	b	4092e8 <__fxstatat@plt+0x7398>
  409358:	b.ge	40936c <__fxstatat@plt+0x741c>  // b.tcont
  40935c:	mov	w0, #0xffffffff            	// #-1
  409360:	cmp	x5, #0x0
  409364:	cneg	w0, w0, ne  // ne = any
  409368:	b	4092e8 <__fxstatat@plt+0x7398>
  40936c:	cmp	x9, x10
  409370:	b.hi	409384 <__fxstatat@plt+0x7434>  // b.pmore
  409374:	cset	w1, eq  // eq = none
  409378:	cmp	w1, #0x0
  40937c:	ccmp	x7, x8, #0x0, ne  // ne = any
  409380:	b.ls	409394 <__fxstatat@plt+0x7444>  // b.plast
  409384:	mov	w0, #0x1                   	// #1
  409388:	cmp	x5, #0x0
  40938c:	cneg	w0, w0, ne  // ne = any
  409390:	b	4092e8 <__fxstatat@plt+0x7398>
  409394:	cmp	x9, x10
  409398:	b.cc	4093a8 <__fxstatat@plt+0x7458>  // b.lo, b.ul, b.last
  40939c:	cmp	w1, #0x0
  4093a0:	ccmp	x7, x8, #0x2, ne  // ne = any
  4093a4:	b.cs	4092e8 <__fxstatat@plt+0x7398>  // b.hs, b.nlast
  4093a8:	mov	w0, #0xffffffff            	// #-1
  4093ac:	cmp	x5, #0x0
  4093b0:	cneg	w0, w0, ne  // ne = any
  4093b4:	b	4092e8 <__fxstatat@plt+0x7398>
  4093b8:	mov	w0, #0x1                   	// #1
  4093bc:	bl	409d0c <__fxstatat@plt+0x7dbc>
  4093c0:	mov	w0, #0x2                   	// #2
  4093c4:	b	4092e8 <__fxstatat@plt+0x7398>
  4093c8:	and	x5, x2, #0xff
  4093cc:	cmp	x1, w2, uxtb
  4093d0:	b.eq	409340 <__fxstatat@plt+0x73f0>  // b.none
  4093d4:	mov	w0, #0x1                   	// #1
  4093d8:	cmp	x5, #0x0
  4093dc:	cneg	w0, w0, ne  // ne = any
  4093e0:	b	4092e8 <__fxstatat@plt+0x7398>
  4093e4:	stp	x29, x30, [sp, #-32]!
  4093e8:	mov	x29, sp
  4093ec:	str	q0, [sp, #16]
  4093f0:	ldr	x2, [sp, #16]
  4093f4:	ldr	x0, [sp, #24]
  4093f8:	str	q1, [sp, #16]
  4093fc:	ldr	x7, [sp, #16]
  409400:	ldr	x1, [sp, #24]
  409404:	mrs	x13, fpcr
  409408:	ubfx	x8, x0, #0, #48
  40940c:	ubfx	x9, x0, #48, #15
  409410:	lsr	x0, x0, #63
  409414:	and	w11, w0, #0xff
  409418:	cbz	w9, 409500 <__fxstatat@plt+0x75b0>
  40941c:	mov	x4, x8
  409420:	mov	w5, #0x7fff                	// #32767
  409424:	cmp	w9, w5
  409428:	b.eq	409568 <__fxstatat@plt+0x7618>  // b.none
  40942c:	extr	x4, x8, x2, #61
  409430:	orr	x4, x4, #0x8000000000000
  409434:	lsl	x5, x2, #3
  409438:	and	x9, x9, #0xffff
  40943c:	sub	x9, x9, #0x3, lsl #12
  409440:	sub	x9, x9, #0xfff
  409444:	mov	x6, #0x0                   	// #0
  409448:	mov	w8, #0x0                   	// #0
  40944c:	ubfx	x14, x1, #0, #48
  409450:	ubfx	x12, x1, #48, #15
  409454:	lsr	x1, x1, #63
  409458:	and	w3, w1, #0xff
  40945c:	cbz	w12, 4095b0 <__fxstatat@plt+0x7660>
  409460:	mov	w10, #0x7fff                	// #32767
  409464:	cmp	w12, w10
  409468:	b.eq	409614 <__fxstatat@plt+0x76c4>  // b.none
  40946c:	extr	x10, x14, x7, #61
  409470:	orr	x10, x10, #0x8000000000000
  409474:	lsl	x7, x7, #3
  409478:	and	x12, x12, #0xffff
  40947c:	sub	x12, x12, #0x3, lsl #12
  409480:	sub	x12, x12, #0xfff
  409484:	mov	x14, #0x0                   	// #0
  409488:	eor	w11, w11, w3
  40948c:	and	x11, x11, #0xff
  409490:	add	x12, x9, x12
  409494:	add	x9, x12, #0x1
  409498:	orr	x3, x14, x6, lsl #2
  40949c:	cmp	x3, #0xa
  4094a0:	b.le	4096b4 <__fxstatat@plt+0x7764>
  4094a4:	cmp	x3, #0xc
  4094a8:	csel	x1, x1, x0, lt  // lt = tstop
  4094ac:	csel	x4, x10, x4, lt  // lt = tstop
  4094b0:	csel	x5, x7, x5, lt  // lt = tstop
  4094b4:	csel	x6, x14, x6, lt  // lt = tstop
  4094b8:	cmp	x6, #0x2
  4094bc:	b.eq	409a9c <__fxstatat@plt+0x7b4c>  // b.none
  4094c0:	b.gt	409700 <__fxstatat@plt+0x77b0>
  4094c4:	cbz	x6, 409abc <__fxstatat@plt+0x7b6c>
  4094c8:	cmp	x6, #0x1
  4094cc:	csel	x4, x4, xzr, ne  // ne = any
  4094d0:	csel	x5, x5, xzr, ne  // ne = any
  4094d4:	csel	x9, x9, xzr, ne  // ne = any
  4094d8:	mov	x3, #0x0                   	// #0
  4094dc:	mov	x2, x5
  4094e0:	bfxil	x3, x4, #0, #48
  4094e4:	bfi	x3, x9, #48, #15
  4094e8:	bfi	x3, x1, #63, #1
  4094ec:	stp	x2, x3, [sp, #16]
  4094f0:	cbnz	w8, 4098f0 <__fxstatat@plt+0x79a0>
  4094f4:	ldr	q0, [sp, #16]
  4094f8:	ldp	x29, x30, [sp], #32
  4094fc:	ret
  409500:	orr	x5, x8, x2
  409504:	cbz	x5, 409588 <__fxstatat@plt+0x7638>
  409508:	cbz	x8, 409544 <__fxstatat@plt+0x75f4>
  40950c:	clz	x6, x8
  409510:	sub	x4, x6, #0xf
  409514:	add	w5, w4, #0x3
  409518:	lsl	x8, x8, x5
  40951c:	mov	w3, #0x3d                  	// #61
  409520:	sub	w4, w3, w4
  409524:	lsr	x4, x2, x4
  409528:	orr	x4, x4, x8
  40952c:	lsl	x5, x2, x5
  409530:	mov	x9, #0xffffffffffffc011    	// #-16367
  409534:	sub	x9, x9, x6
  409538:	mov	x6, #0x0                   	// #0
  40953c:	mov	w8, #0x0                   	// #0
  409540:	b	40944c <__fxstatat@plt+0x74fc>
  409544:	clz	x4, x2
  409548:	add	x6, x4, #0x40
  40954c:	add	x4, x4, #0x31
  409550:	cmp	x4, #0x3c
  409554:	b.le	409514 <__fxstatat@plt+0x75c4>
  409558:	sub	w4, w4, #0x3d
  40955c:	mov	x5, x8
  409560:	lsl	x4, x2, x4
  409564:	b	409530 <__fxstatat@plt+0x75e0>
  409568:	orr	x5, x8, x2
  40956c:	cbz	x5, 40959c <__fxstatat@plt+0x764c>
  409570:	lsr	x8, x8, #47
  409574:	eor	w8, w8, #0x1
  409578:	mov	x5, x2
  40957c:	mov	x9, #0x7fff                	// #32767
  409580:	mov	x6, #0x3                   	// #3
  409584:	b	40944c <__fxstatat@plt+0x74fc>
  409588:	mov	x4, x5
  40958c:	mov	x9, #0x0                   	// #0
  409590:	mov	x6, #0x1                   	// #1
  409594:	mov	w8, #0x0                   	// #0
  409598:	b	40944c <__fxstatat@plt+0x74fc>
  40959c:	mov	x4, x5
  4095a0:	mov	x9, #0x7fff                	// #32767
  4095a4:	mov	x6, #0x2                   	// #2
  4095a8:	mov	w8, #0x0                   	// #0
  4095ac:	b	40944c <__fxstatat@plt+0x74fc>
  4095b0:	orr	x10, x14, x7
  4095b4:	cbz	x10, 409b28 <__fxstatat@plt+0x7bd8>
  4095b8:	cbz	x14, 4095f0 <__fxstatat@plt+0x76a0>
  4095bc:	clz	x15, x14
  4095c0:	sub	x10, x15, #0xf
  4095c4:	add	w12, w10, #0x3
  4095c8:	lsl	x14, x14, x12
  4095cc:	mov	w2, #0x3d                  	// #61
  4095d0:	sub	w10, w2, w10
  4095d4:	lsr	x10, x7, x10
  4095d8:	orr	x10, x10, x14
  4095dc:	lsl	x7, x7, x12
  4095e0:	mov	x12, #0xffffffffffffc011    	// #-16367
  4095e4:	sub	x12, x12, x15
  4095e8:	mov	x14, #0x0                   	// #0
  4095ec:	b	409488 <__fxstatat@plt+0x7538>
  4095f0:	clz	x10, x7
  4095f4:	add	x15, x10, #0x40
  4095f8:	add	x10, x10, #0x31
  4095fc:	cmp	x10, #0x3c
  409600:	b.le	4095c4 <__fxstatat@plt+0x7674>
  409604:	sub	w10, w10, #0x3d
  409608:	lsl	x10, x7, x10
  40960c:	mov	x7, x14
  409610:	b	4095e0 <__fxstatat@plt+0x7690>
  409614:	orr	x10, x14, x7
  409618:	cbz	x10, 409688 <__fxstatat@plt+0x7738>
  40961c:	tst	x14, #0x800000000000
  409620:	csinc	w8, w8, wzr, ne  // ne = any
  409624:	eor	w11, w11, w3
  409628:	and	x11, x11, #0xff
  40962c:	add	x9, x9, #0x8, lsl #12
  409630:	lsl	x2, x6, #2
  409634:	orr	x3, x2, #0x3
  409638:	cmp	x3, #0xa
  40963c:	b.gt	40970c <__fxstatat@plt+0x77bc>
  409640:	mov	x10, x14
  409644:	mov	x14, #0x3                   	// #3
  409648:	mov	x2, #0x1                   	// #1
  40964c:	lsl	x2, x2, x3
  409650:	mov	x0, #0x530                 	// #1328
  409654:	tst	x2, x0
  409658:	b.ne	409868 <__fxstatat@plt+0x7918>  // b.any
  40965c:	mov	x0, #0x240                 	// #576
  409660:	ands	x2, x2, x0
  409664:	mov	x4, #0xffffffffffff        	// #281474976710655
  409668:	csel	x4, x10, x4, eq  // eq = none
  40966c:	cmp	x2, #0x0
  409670:	csinv	x5, x7, xzr, eq  // eq = none
  409674:	csel	x1, x1, xzr, eq  // eq = none
  409678:	mov	x6, #0x3                   	// #3
  40967c:	csel	x6, x14, x6, eq  // eq = none
  409680:	csinc	w8, w8, wzr, eq  // eq = none
  409684:	b	4094b8 <__fxstatat@plt+0x7568>
  409688:	eor	w11, w11, w3
  40968c:	and	x11, x11, #0xff
  409690:	add	x12, x9, #0x7, lsl #12
  409694:	add	x12, x12, #0xfff
  409698:	add	x9, x9, #0x8, lsl #12
  40969c:	lsl	x2, x6, #2
  4096a0:	orr	x3, x2, #0x2
  4096a4:	cmp	x3, #0xa
  4096a8:	b.gt	4096d4 <__fxstatat@plt+0x7784>
  4096ac:	mov	x7, x10
  4096b0:	mov	x14, #0x2                   	// #2
  4096b4:	cmp	x3, #0x2
  4096b8:	b.gt	409648 <__fxstatat@plt+0x76f8>
  4096bc:	cbz	x3, 409718 <__fxstatat@plt+0x77c8>
  4096c0:	mov	x4, x10
  4096c4:	mov	x5, x7
  4096c8:	mov	x1, x11
  4096cc:	mov	x6, x14
  4096d0:	b	4094b8 <__fxstatat@plt+0x7568>
  4096d4:	mov	x7, x10
  4096d8:	mov	x14, #0x2                   	// #2
  4096dc:	cmp	x3, #0xe
  4096e0:	b.le	4094a4 <__fxstatat@plt+0x7554>
  4096e4:	tbz	x4, #47, 4096fc <__fxstatat@plt+0x77ac>
  4096e8:	ands	x2, x10, #0x800000000000
  4096ec:	csel	x4, x4, x10, ne  // ne = any
  4096f0:	cmp	x2, #0x0
  4096f4:	csel	x5, x5, x7, ne  // ne = any
  4096f8:	csel	x0, x0, x1, ne  // ne = any
  4096fc:	mov	x1, x0
  409700:	orr	x4, x4, #0x800000000000
  409704:	mov	x9, #0x7fff                	// #32767
  409708:	b	4094d8 <__fxstatat@plt+0x7588>
  40970c:	mov	x10, x14
  409710:	mov	x14, #0x3                   	// #3
  409714:	b	4096dc <__fxstatat@plt+0x778c>
  409718:	lsr	x6, x5, #32
  40971c:	lsr	x1, x7, #32
  409720:	and	x2, x5, #0xffffffff
  409724:	and	x7, x7, #0xffffffff
  409728:	mul	x14, x7, x2
  40972c:	mul	x3, x6, x7
  409730:	mul	x5, x6, x1
  409734:	madd	x16, x1, x2, x3
  409738:	add	x16, x16, x14, lsr #32
  40973c:	mov	x0, #0x100000000           	// #4294967296
  409740:	add	x0, x5, x0
  409744:	cmp	x3, x16
  409748:	csel	x5, x0, x5, hi  // hi = pmore
  40974c:	and	x14, x14, #0xffffffff
  409750:	add	x14, x14, x16, lsl #32
  409754:	lsr	x0, x10, #32
  409758:	and	x10, x10, #0xffffffff
  40975c:	mul	x3, x2, x10
  409760:	mul	x17, x6, x10
  409764:	mul	x6, x6, x0
  409768:	madd	x2, x0, x2, x17
  40976c:	add	x2, x2, x3, lsr #32
  409770:	mov	x15, #0x100000000           	// #4294967296
  409774:	add	x15, x6, x15
  409778:	cmp	x17, x2
  40977c:	csel	x6, x15, x6, hi  // hi = pmore
  409780:	add	x15, x6, x2, lsr #32
  409784:	and	x3, x3, #0xffffffff
  409788:	add	x3, x3, x2, lsl #32
  40978c:	add	x16, x3, x16, lsr #32
  409790:	lsr	x2, x4, #32
  409794:	and	x4, x4, #0xffffffff
  409798:	mul	x6, x7, x4
  40979c:	mul	x7, x2, x7
  4097a0:	mul	x17, x1, x2
  4097a4:	madd	x1, x1, x4, x7
  4097a8:	add	x1, x1, x6, lsr #32
  4097ac:	mov	x18, #0x100000000           	// #4294967296
  4097b0:	add	x18, x17, x18
  4097b4:	cmp	x7, x1
  4097b8:	csel	x17, x18, x17, hi  // hi = pmore
  4097bc:	add	x7, x17, x1, lsr #32
  4097c0:	and	x6, x6, #0xffffffff
  4097c4:	add	x1, x6, x1, lsl #32
  4097c8:	mul	x6, x4, x10
  4097cc:	mul	x10, x2, x10
  4097d0:	mul	x2, x0, x2
  4097d4:	madd	x0, x0, x4, x10
  4097d8:	add	x0, x0, x6, lsr #32
  4097dc:	mov	x4, #0x100000000           	// #4294967296
  4097e0:	add	x4, x2, x4
  4097e4:	cmp	x10, x0
  4097e8:	csel	x2, x4, x2, hi  // hi = pmore
  4097ec:	add	x5, x5, x16
  4097f0:	cmp	x5, x3
  4097f4:	cset	x16, cc  // cc = lo, ul, last
  4097f8:	and	x3, x6, #0xffffffff
  4097fc:	add	x3, x3, x0, lsl #32
  409800:	add	x3, x3, x15
  409804:	cinc	x10, x3, cc  // cc = lo, ul, last
  409808:	adds	x1, x5, x1
  40980c:	cset	x5, cs  // cs = hs, nlast
  409810:	add	x4, x10, x7
  409814:	cinc	x6, x4, cs  // cs = hs, nlast
  409818:	cmp	x3, x15
  40981c:	ccmp	x10, x16, #0x0, cs  // cs = hs, nlast
  409820:	lsr	x0, x0, #32
  409824:	cinc	x0, x0, cc  // cc = lo, ul, last
  409828:	cmp	x4, x7
  40982c:	ccmp	x6, x5, #0x0, cs  // cs = hs, nlast
  409830:	cinc	x2, x2, cc  // cc = lo, ul, last
  409834:	add	x0, x0, x2
  409838:	extr	x4, x0, x6, #51
  40983c:	orr	x14, x14, x1, lsl #13
  409840:	cmp	x14, #0x0
  409844:	cset	x5, ne  // ne = any
  409848:	extr	x1, x6, x1, #51
  40984c:	orr	x5, x5, x1
  409850:	tbz	x0, #39, 409ab4 <__fxstatat@plt+0x7b64>
  409854:	and	x0, x5, #0x1
  409858:	orr	x5, x0, x5, lsr #1
  40985c:	orr	x5, x5, x4, lsl #63
  409860:	lsr	x4, x4, #1
  409864:	b	409ab8 <__fxstatat@plt+0x7b68>
  409868:	mov	x1, x11
  40986c:	b	4094b8 <__fxstatat@plt+0x7568>
  409870:	and	x2, x5, #0xf
  409874:	cmp	x2, #0x4
  409878:	b.eq	409af0 <__fxstatat@plt+0x7ba0>  // b.none
  40987c:	adds	x5, x5, #0x4
  409880:	cinc	x4, x4, cs  // cs = hs, nlast
  409884:	b	409af0 <__fxstatat@plt+0x7ba0>
  409888:	cbnz	x1, 409af0 <__fxstatat@plt+0x7ba0>
  40988c:	adds	x5, x5, #0x8
  409890:	cinc	x4, x4, cs  // cs = hs, nlast
  409894:	b	409af0 <__fxstatat@plt+0x7ba0>
  409898:	cbz	x1, 409af0 <__fxstatat@plt+0x7ba0>
  40989c:	adds	x5, x5, #0x8
  4098a0:	cinc	x4, x4, cs  // cs = hs, nlast
  4098a4:	b	409af0 <__fxstatat@plt+0x7ba0>
  4098a8:	and	x5, x13, #0xc00000
  4098ac:	cmp	x5, #0x400, lsl #12
  4098b0:	b.eq	4098fc <__fxstatat@plt+0x79ac>  // b.none
  4098b4:	cmp	x5, #0x800, lsl #12
  4098b8:	b.eq	409914 <__fxstatat@plt+0x79c4>  // b.none
  4098bc:	mov	x0, #0x7fff                	// #32767
  4098c0:	cbz	x5, 4098cc <__fxstatat@plt+0x797c>
  4098c4:	mov	x5, #0xffffffffffffffff    	// #-1
  4098c8:	mov	x0, #0x7ffe                	// #32766
  4098cc:	mov	w2, #0x14                  	// #20
  4098d0:	orr	w8, w8, w2
  4098d4:	mov	x4, x5
  4098d8:	mov	x3, #0x0                   	// #0
  4098dc:	mov	x2, x5
  4098e0:	bfxil	x3, x4, #0, #48
  4098e4:	bfi	x3, x0, #48, #15
  4098e8:	bfi	x3, x1, #63, #1
  4098ec:	stp	x2, x3, [sp, #16]
  4098f0:	mov	w0, w8
  4098f4:	bl	409d0c <__fxstatat@plt+0x7dbc>
  4098f8:	b	4094f4 <__fxstatat@plt+0x75a4>
  4098fc:	cmp	x1, #0x0
  409900:	csetm	x5, ne  // ne = any
  409904:	mov	x0, #0x7ffe                	// #32766
  409908:	mov	x2, #0x7fff                	// #32767
  40990c:	csel	x0, x0, x2, ne  // ne = any
  409910:	b	4098cc <__fxstatat@plt+0x797c>
  409914:	cmp	x1, #0x0
  409918:	csetm	x5, eq  // eq = none
  40991c:	mov	x0, #0x7ffe                	// #32766
  409920:	mov	x2, #0x7fff                	// #32767
  409924:	csel	x0, x0, x2, eq  // eq = none
  409928:	b	4098cc <__fxstatat@plt+0x797c>
  40992c:	mov	x2, #0x1                   	// #1
  409930:	sub	x0, x2, x0
  409934:	cmp	x0, #0x74
  409938:	b.gt	409a3c <__fxstatat@plt+0x7aec>
  40993c:	cmp	x0, #0x3f
  409940:	b.gt	409984 <__fxstatat@plt+0x7a34>
  409944:	mov	w3, #0x40                  	// #64
  409948:	sub	w3, w3, w0
  40994c:	lsl	x2, x4, x3
  409950:	lsr	x6, x5, x0
  409954:	orr	x2, x2, x6
  409958:	lsl	x3, x5, x3
  40995c:	cmp	x3, #0x0
  409960:	cset	x3, ne  // ne = any
  409964:	orr	x2, x2, x3
  409968:	lsr	x0, x4, x0
  40996c:	tst	x2, #0x7
  409970:	b.ne	4099cc <__fxstatat@plt+0x7a7c>  // b.any
  409974:	tbnz	x0, #51, 4099ec <__fxstatat@plt+0x7a9c>
  409978:	extr	x5, x0, x2, #3
  40997c:	lsr	x4, x0, #3
  409980:	b	4099bc <__fxstatat@plt+0x7a6c>
  409984:	sub	w3, w0, #0x40
  409988:	lsr	x3, x4, x3
  40998c:	mov	w2, #0x80                  	// #128
  409990:	sub	w2, w2, w0
  409994:	lsl	x4, x4, x2
  409998:	cmp	x0, #0x40
  40999c:	csel	x0, x4, xzr, ne  // ne = any
  4099a0:	orr	x5, x0, x5
  4099a4:	cmp	x5, #0x0
  4099a8:	cset	x2, ne  // ne = any
  4099ac:	orr	x2, x3, x2
  4099b0:	lsr	x5, x3, #3
  4099b4:	ands	x4, x2, #0x7
  4099b8:	b.ne	4099c8 <__fxstatat@plt+0x7a78>  // b.any
  4099bc:	tbz	w13, #11, 409aac <__fxstatat@plt+0x7b5c>
  4099c0:	mov	x0, #0x0                   	// #0
  4099c4:	b	4099fc <__fxstatat@plt+0x7aac>
  4099c8:	mov	x0, #0x0                   	// #0
  4099cc:	orr	w8, w8, #0x10
  4099d0:	and	x13, x13, #0xc00000
  4099d4:	cmp	x13, #0x400, lsl #12
  4099d8:	b.eq	409a1c <__fxstatat@plt+0x7acc>  // b.none
  4099dc:	cmp	x13, #0x800, lsl #12
  4099e0:	b.eq	409a2c <__fxstatat@plt+0x7adc>  // b.none
  4099e4:	cbz	x13, 409a04 <__fxstatat@plt+0x7ab4>
  4099e8:	tbz	x0, #51, 409b18 <__fxstatat@plt+0x7bc8>
  4099ec:	orr	w8, w8, #0x10
  4099f0:	mov	x4, #0x0                   	// #0
  4099f4:	mov	x5, #0x0                   	// #0
  4099f8:	mov	x0, #0x1                   	// #1
  4099fc:	orr	w8, w8, #0x8
  409a00:	b	4098d8 <__fxstatat@plt+0x7988>
  409a04:	and	x3, x2, #0xf
  409a08:	cmp	x3, #0x4
  409a0c:	b.eq	4099e8 <__fxstatat@plt+0x7a98>  // b.none
  409a10:	adds	x2, x2, #0x4
  409a14:	cinc	x0, x0, cs  // cs = hs, nlast
  409a18:	b	4099e8 <__fxstatat@plt+0x7a98>
  409a1c:	cbnz	x1, 4099e8 <__fxstatat@plt+0x7a98>
  409a20:	adds	x2, x2, #0x8
  409a24:	cinc	x0, x0, cs  // cs = hs, nlast
  409a28:	b	4099e8 <__fxstatat@plt+0x7a98>
  409a2c:	cbz	x1, 4099e8 <__fxstatat@plt+0x7a98>
  409a30:	adds	x2, x2, #0x8
  409a34:	cinc	x0, x0, cs  // cs = hs, nlast
  409a38:	b	4099e8 <__fxstatat@plt+0x7a98>
  409a3c:	orr	x5, x5, x4
  409a40:	cbz	x5, 409a6c <__fxstatat@plt+0x7b1c>
  409a44:	orr	w8, w8, #0x10
  409a48:	and	x13, x13, #0xc00000
  409a4c:	cmp	x13, #0x400, lsl #12
  409a50:	b.eq	409a7c <__fxstatat@plt+0x7b2c>  // b.none
  409a54:	cmp	x13, #0x800, lsl #12
  409a58:	b.eq	409a8c <__fxstatat@plt+0x7b3c>  // b.none
  409a5c:	cmp	x13, #0x0
  409a60:	mov	x5, #0x5                   	// #5
  409a64:	csinc	x5, x5, xzr, eq  // eq = none
  409a68:	lsr	x5, x5, #3
  409a6c:	orr	w8, w8, #0x8
  409a70:	mov	x4, #0x0                   	// #0
  409a74:	mov	x0, #0x0                   	// #0
  409a78:	b	4098d8 <__fxstatat@plt+0x7988>
  409a7c:	cmp	x1, #0x0
  409a80:	mov	x5, #0x9                   	// #9
  409a84:	csinc	x5, x5, xzr, eq  // eq = none
  409a88:	b	409a68 <__fxstatat@plt+0x7b18>
  409a8c:	cmp	x1, #0x0
  409a90:	mov	x5, #0x9                   	// #9
  409a94:	csinc	x5, x5, xzr, ne  // ne = any
  409a98:	b	409a68 <__fxstatat@plt+0x7b18>
  409a9c:	mov	x4, #0x0                   	// #0
  409aa0:	mov	x5, #0x0                   	// #0
  409aa4:	mov	x9, #0x7fff                	// #32767
  409aa8:	b	4094d8 <__fxstatat@plt+0x7588>
  409aac:	mov	x9, #0x0                   	// #0
  409ab0:	b	4094d8 <__fxstatat@plt+0x7588>
  409ab4:	mov	x9, x12
  409ab8:	mov	x1, x11
  409abc:	add	x0, x9, #0x3, lsl #12
  409ac0:	add	x0, x0, #0xfff
  409ac4:	cmp	x0, #0x0
  409ac8:	b.le	40992c <__fxstatat@plt+0x79dc>
  409acc:	tst	x5, #0x7
  409ad0:	b.eq	409af0 <__fxstatat@plt+0x7ba0>  // b.none
  409ad4:	orr	w8, w8, #0x10
  409ad8:	and	x2, x13, #0xc00000
  409adc:	cmp	x2, #0x400, lsl #12
  409ae0:	b.eq	409888 <__fxstatat@plt+0x7938>  // b.none
  409ae4:	cmp	x2, #0x800, lsl #12
  409ae8:	b.eq	409898 <__fxstatat@plt+0x7948>  // b.none
  409aec:	cbz	x2, 409870 <__fxstatat@plt+0x7920>
  409af0:	tbz	x4, #52, 409afc <__fxstatat@plt+0x7bac>
  409af4:	and	x4, x4, #0xffefffffffffffff
  409af8:	add	x0, x9, #0x4, lsl #12
  409afc:	mov	x2, #0x7ffe                	// #32766
  409b00:	cmp	x0, x2
  409b04:	b.gt	4098a8 <__fxstatat@plt+0x7958>
  409b08:	extr	x5, x4, x5, #3
  409b0c:	lsr	x4, x4, #3
  409b10:	mov	x9, x0
  409b14:	b	4094d8 <__fxstatat@plt+0x7588>
  409b18:	extr	x5, x0, x2, #3
  409b1c:	lsr	x4, x0, #3
  409b20:	mov	x0, #0x0                   	// #0
  409b24:	b	4099fc <__fxstatat@plt+0x7aac>
  409b28:	mov	x7, x10
  409b2c:	mov	x12, #0x0                   	// #0
  409b30:	mov	x14, #0x1                   	// #1
  409b34:	b	409488 <__fxstatat@plt+0x7538>
  409b38:	cbz	w0, 409b7c <__fxstatat@plt+0x7c2c>
  409b3c:	mov	w0, w0
  409b40:	clz	x2, x0
  409b44:	mov	w1, #0x403e                	// #16446
  409b48:	sub	w1, w1, w2
  409b4c:	sxtw	x3, w1
  409b50:	mov	w2, #0x402f                	// #16431
  409b54:	sub	w2, w2, w1
  409b58:	lsl	x2, x0, x2
  409b5c:	mov	x0, #0x0                   	// #0
  409b60:	mov	x1, #0x0                   	// #0
  409b64:	bfxil	x1, x2, #0, #48
  409b68:	bfi	x1, x3, #48, #15
  409b6c:	and	x1, x1, #0x7fffffffffffffff
  409b70:	fmov	d0, x0
  409b74:	fmov	v0.d[1], x1
  409b78:	ret
  409b7c:	mov	x2, #0x0                   	// #0
  409b80:	mov	x3, #0x0                   	// #0
  409b84:	b	409b5c <__fxstatat@plt+0x7c0c>
  409b88:	stp	x29, x30, [sp, #-48]!
  409b8c:	mov	x29, sp
  409b90:	str	x19, [sp, #16]
  409b94:	str	q0, [sp, #32]
  409b98:	ldr	x19, [sp, #32]
  409b9c:	ldr	x1, [sp, #40]
  409ba0:	mrs	x0, fpcr
  409ba4:	ubfx	x3, x1, #0, #48
  409ba8:	ubfx	x4, x1, #48, #15
  409bac:	mov	x2, #0x3ffe                	// #16382
  409bb0:	cmp	x4, x2
  409bb4:	b.gt	409bd4 <__fxstatat@plt+0x7c84>
  409bb8:	cbnz	x4, 409c7c <__fxstatat@plt+0x7d2c>
  409bbc:	orr	x19, x19, x3
  409bc0:	cbnz	x19, 409c88 <__fxstatat@plt+0x7d38>
  409bc4:	mov	x0, x19
  409bc8:	ldr	x19, [sp, #16]
  409bcc:	ldp	x29, x30, [sp], #48
  409bd0:	ret
  409bd4:	lsr	x1, x1, #63
  409bd8:	and	w1, w1, #0xff
  409bdc:	mov	x2, #0x403e                	// #16446
  409be0:	cmp	x4, x2
  409be4:	cset	w2, gt
  409be8:	orr	w2, w1, w2
  409bec:	cbz	w2, 409c04 <__fxstatat@plt+0x7cb4>
  409bf0:	eor	w1, w1, #0x1
  409bf4:	sbfx	x19, x1, #0, #1
  409bf8:	mov	w0, #0x1                   	// #1
  409bfc:	bl	409d0c <__fxstatat@plt+0x7dbc>
  409c00:	b	409bc4 <__fxstatat@plt+0x7c74>
  409c04:	orr	x3, x3, #0x1000000000000
  409c08:	mov	x1, #0x406f                	// #16495
  409c0c:	sub	x0, x1, x4
  409c10:	cmp	x0, #0x3f
  409c14:	b.gt	409c4c <__fxstatat@plt+0x7cfc>
  409c18:	sub	w2, w4, #0x4, lsl #12
  409c1c:	sub	w2, w2, #0x2f
  409c20:	lsl	x0, x19, x2
  409c24:	cmp	x0, #0x0
  409c28:	cset	w1, ne  // ne = any
  409c2c:	mov	w0, #0x406f                	// #16495
  409c30:	sub	w0, w0, w4
  409c34:	lsr	x19, x19, x0
  409c38:	lsl	x3, x3, x2
  409c3c:	orr	x19, x19, x3
  409c40:	cbz	w1, 409bc4 <__fxstatat@plt+0x7c74>
  409c44:	mov	w0, #0x10                  	// #16
  409c48:	b	409bfc <__fxstatat@plt+0x7cac>
  409c4c:	sub	w1, w4, #0x3, lsl #12
  409c50:	sub	w1, w1, #0xfef
  409c54:	lsl	x1, x3, x1
  409c58:	cmp	x0, #0x40
  409c5c:	csel	x0, x1, xzr, ne  // ne = any
  409c60:	orr	x19, x0, x19
  409c64:	cmp	x19, #0x0
  409c68:	cset	w1, ne  // ne = any
  409c6c:	mov	w0, #0x402f                	// #16431
  409c70:	sub	w0, w0, w4
  409c74:	lsr	x19, x3, x0
  409c78:	b	409c40 <__fxstatat@plt+0x7cf0>
  409c7c:	mov	x19, #0x0                   	// #0
  409c80:	mov	w0, #0x10                  	// #16
  409c84:	b	409bfc <__fxstatat@plt+0x7cac>
  409c88:	mov	x19, #0x0                   	// #0
  409c8c:	mov	w0, #0x10                  	// #16
  409c90:	b	409bfc <__fxstatat@plt+0x7cac>
  409c94:	cbz	x0, 409ce8 <__fxstatat@plt+0x7d98>
  409c98:	clz	x2, x0
  409c9c:	mov	w1, #0x403e                	// #16446
  409ca0:	sub	w2, w1, w2
  409ca4:	sxtw	x4, w2
  409ca8:	mov	x1, #0x406f                	// #16495
  409cac:	sub	x1, x1, x4
  409cb0:	cmp	x1, #0x3f
  409cb4:	b.gt	409cd4 <__fxstatat@plt+0x7d84>
  409cb8:	sub	w1, w2, #0x4, lsl #12
  409cbc:	sub	w1, w1, #0x2f
  409cc0:	lsr	x1, x0, x1
  409cc4:	mov	w3, #0x406f                	// #16495
  409cc8:	sub	w2, w3, w2
  409ccc:	lsl	x0, x0, x2
  409cd0:	b	409cf0 <__fxstatat@plt+0x7da0>
  409cd4:	mov	w1, #0x402f                	// #16431
  409cd8:	sub	w1, w1, w2
  409cdc:	lsl	x1, x0, x1
  409ce0:	mov	x0, #0x0                   	// #0
  409ce4:	b	409cf0 <__fxstatat@plt+0x7da0>
  409ce8:	mov	x1, x0
  409cec:	mov	x4, #0x0                   	// #0
  409cf0:	mov	x3, #0x0                   	// #0
  409cf4:	bfxil	x3, x1, #0, #48
  409cf8:	bfi	x3, x4, #48, #15
  409cfc:	and	x3, x3, #0x7fffffffffffffff
  409d00:	fmov	d0, x0
  409d04:	fmov	v0.d[1], x3
  409d08:	ret
  409d0c:	tbz	w0, #0, 409d1c <__fxstatat@plt+0x7dcc>
  409d10:	movi	v1.2s, #0x0
  409d14:	fdiv	s0, s1, s1
  409d18:	mrs	x1, fpsr
  409d1c:	tbz	w0, #1, 409d30 <__fxstatat@plt+0x7de0>
  409d20:	fmov	s1, #1.000000000000000000e+00
  409d24:	movi	v2.2s, #0x0
  409d28:	fdiv	s0, s1, s2
  409d2c:	mrs	x1, fpsr
  409d30:	tbz	w0, #2, 409d50 <__fxstatat@plt+0x7e00>
  409d34:	mov	w1, #0x7f7fffff            	// #2139095039
  409d38:	fmov	s1, w1
  409d3c:	mov	w1, #0xc5ae                	// #50606
  409d40:	movk	w1, #0x749d, lsl #16
  409d44:	fmov	s2, w1
  409d48:	fadd	s0, s1, s2
  409d4c:	mrs	x1, fpsr
  409d50:	tbz	w0, #3, 409d60 <__fxstatat@plt+0x7e10>
  409d54:	movi	v1.2s, #0x80, lsl #16
  409d58:	fmul	s0, s1, s1
  409d5c:	mrs	x1, fpsr
  409d60:	tbz	w0, #4, 409d78 <__fxstatat@plt+0x7e28>
  409d64:	mov	w0, #0x7f7fffff            	// #2139095039
  409d68:	fmov	s1, w0
  409d6c:	fmov	s2, #1.000000000000000000e+00
  409d70:	fsub	s0, s1, s2
  409d74:	mrs	x0, fpsr
  409d78:	ret
  409d7c:	nop
  409d80:	stp	x29, x30, [sp, #-64]!
  409d84:	mov	x29, sp
  409d88:	stp	x19, x20, [sp, #16]
  409d8c:	adrp	x20, 41d000 <__fxstatat@plt+0x1b0b0>
  409d90:	add	x20, x20, #0xdf0
  409d94:	stp	x21, x22, [sp, #32]
  409d98:	adrp	x21, 41d000 <__fxstatat@plt+0x1b0b0>
  409d9c:	add	x21, x21, #0xde8
  409da0:	sub	x20, x20, x21
  409da4:	mov	w22, w0
  409da8:	stp	x23, x24, [sp, #48]
  409dac:	mov	x23, x1
  409db0:	mov	x24, x2
  409db4:	bl	401a20 <mbrtowc@plt-0x40>
  409db8:	cmp	xzr, x20, asr #3
  409dbc:	b.eq	409de8 <__fxstatat@plt+0x7e98>  // b.none
  409dc0:	asr	x20, x20, #3
  409dc4:	mov	x19, #0x0                   	// #0
  409dc8:	ldr	x3, [x21, x19, lsl #3]
  409dcc:	mov	x2, x24
  409dd0:	add	x19, x19, #0x1
  409dd4:	mov	x1, x23
  409dd8:	mov	w0, w22
  409ddc:	blr	x3
  409de0:	cmp	x20, x19
  409de4:	b.ne	409dc8 <__fxstatat@plt+0x7e78>  // b.any
  409de8:	ldp	x19, x20, [sp, #16]
  409dec:	ldp	x21, x22, [sp, #32]
  409df0:	ldp	x23, x24, [sp, #48]
  409df4:	ldp	x29, x30, [sp], #64
  409df8:	ret
  409dfc:	nop
  409e00:	ret
  409e04:	nop
  409e08:	adrp	x2, 41e000 <__fxstatat@plt+0x1c0b0>
  409e0c:	mov	x1, #0x0                   	// #0
  409e10:	ldr	x2, [x2, #648]
  409e14:	b	401b00 <__cxa_atexit@plt>

Disassembly of section .fini:

0000000000409e18 <.fini>:
  409e18:	stp	x29, x30, [sp, #-16]!
  409e1c:	mov	x29, sp
  409e20:	ldp	x29, x30, [sp], #16
  409e24:	ret
