# Verification-Journey 🛠️🔍
*A hands-on repository documenting my progression in digital design and verification through academic projects and self-study*


## 📌 Overview
This repository chronicles my learning path in:
- **Digital Design** (College workshop implementations)  
- **Verification Methodologies** (Self-study from industry standards)  

## Key goals:
✅ Master SystemVerilog for verification  
✅ Build synthesizable RTL designs  
✅ Develop professional verification IP  
✅ Bridge theory and industry practices 
