// Seed: 108596620
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_5 = id_3;
endmodule
module module_1 (
    input supply1 id_0,
    input tri id_1,
    input wire id_2,
    input wire id_3,
    input tri1 id_4,
    input supply1 id_5,
    input tri1 id_6
);
  always @(*) begin
    if (id_0) begin
      begin
        id_8 = 1 <-> 1;
      end
      #1;
    end else id_9 <= 1;
  end
  tri id_10;
  wire id_11 = !id_4;
  supply0 id_12;
  assign id_10 = id_12 ? ~id_10 : 1;
  module_0(
      id_10, id_10, id_12, id_11
  );
endmodule
