
---------- Begin Simulation Statistics ----------
host_inst_rate                                 117938                       # Simulator instruction rate (inst/s)
host_mem_usage                                 322688                       # Number of bytes of host memory used
host_seconds                                   169.58                       # Real time elapsed on the host
host_tick_rate                              711142675                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    20000008                       # Number of instructions simulated
sim_seconds                                  0.120596                       # Number of seconds simulated
sim_ticks                                120596047000                       # Number of ticks simulated
system.cpu.dcache.ReadReq_accesses            4712841                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency 105562.669101                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency 103765.183726                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits                1818113                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency   305575214000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate          0.614221                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses              2894728                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits            314695                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency 267717494500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate     0.547447                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses         2580032                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses           1567315                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency 123339.041750                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency 126029.708806                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits                983010                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency   72067618790                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate         0.372806                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses              584305                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits            40029                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency  68594945790                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate     0.347267                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses         544276                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs 23604.540871                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets 56113.062390                       # average number of cycles each access was blocked
system.cpu.dcache.avg_refs                   1.278969                       # Average number of references to valid blocks.
system.cpu.dcache.blocked::no_mshrs            188178                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets           15403                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs   4441855292                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets    864309500                       # number of cycles access was blocked
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.demand_accesses             6280156                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency 108548.218080                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency 107643.817540                       # average overall mshr miss latency
system.cpu.dcache.demand_hits                 2801123                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency    377642832790                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate           0.553972                       # miss rate for demand accesses
system.cpu.dcache.demand_misses               3479033                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits             354724                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency 336312440290                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate      0.497489                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses          3124308                       # number of demand (read+write) MSHR misses
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.occ_%::0                   0.999749                       # Average percentage of cache occupancy
system.cpu.dcache.occ_%::1                  -0.000725                       # Average percentage of cache occupancy
system.cpu.dcache.occ_blocks::0           1023.742603                       # Average occupied blocks per context
system.cpu.dcache.occ_blocks::1             -0.742016                       # Average occupied blocks per context
system.cpu.dcache.overall_accesses            6280156                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency 108548.218080                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency 107643.817540                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_hits                2801123                       # number of overall hits
system.cpu.dcache.overall_miss_latency   377642832790                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate          0.553972                       # miss rate for overall accesses
system.cpu.dcache.overall_misses              3479033                       # number of overall misses
system.cpu.dcache.overall_mshr_hits            354724                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency 336312440290                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate     0.497489                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses         3124308                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.dcache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.dcache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.dcache.replacements                2599032                       # number of replacements
system.cpu.dcache.sampled_refs                2600056                       # Sample count of references to valid blocks.
system.cpu.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.dcache.tagsinuse               1023.371596                       # Cycle average of tags in use
system.cpu.dcache.total_refs                  3325390                       # Total number of references to valid blocks.
system.cpu.dcache.warmup_cycle           500976627500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks                   543830                       # number of writebacks
system.cpu.dtb.data_accesses                        1                       # DTB accesses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_hits                            1                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                        1                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                            1                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.icache.ReadReq_accesses           13799976                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency 35956.349206                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency        33148                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits               13799850                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency        4530500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate          0.000009                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses                  126                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_miss_latency      4143500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses             125                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_refs               109522.619048                       # Average number of references to valid blocks.
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.demand_accesses            13799976                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency 35956.349206                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency        33148                       # average overall mshr miss latency
system.cpu.icache.demand_hits                13799850                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency         4530500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate           0.000009                       # miss rate for demand accesses
system.cpu.icache.demand_misses                   126                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits                  0                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency      4143500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate      0.000009                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses              125                       # number of demand (read+write) MSHR misses
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.occ_%::0                   0.177675                       # Average percentage of cache occupancy
system.cpu.icache.occ_blocks::0             90.969780                       # Average occupied blocks per context
system.cpu.icache.overall_accesses           13799976                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency 35956.349206                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency        33148                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.icache.overall_hits               13799850                       # number of overall hits
system.cpu.icache.overall_miss_latency        4530500                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate          0.000009                       # miss rate for overall accesses
system.cpu.icache.overall_misses                  126                       # number of overall misses
system.cpu.icache.overall_mshr_hits                 0                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency      4143500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate     0.000009                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses             125                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.icache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.icache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.sampled_refs                    126                       # Sample count of references to valid blocks.
system.cpu.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.icache.tagsinuse                 90.969780                       # Cycle average of tags in use
system.cpu.icache.total_refs                 13799850                       # Total number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks                        0                       # number of writebacks
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                       2                       # ITB accesses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_hits                           2                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                2                       # number of cpu cycles simulated
system.cpu.num_insts                                2                       # Number of instructions executed
system.cpu.num_refs                                 1                       # Number of memory references
system.cpu.workload.PROG:num_syscalls               0                       # Number of system calls
system.l2.HardPFReq_avg_mshr_miss_latency 86752.090596                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_mshr_miss_latency    181739123392                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate                inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_misses               2094925                       # number of HardPFReq MSHR misses
system.l2.ReadExReq_accesses                    20025                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency     39179.370927                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency 53581.006494                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_hits                         5909                       # number of ReadExReq hits
system.l2.ReadExReq_miss_latency            553056000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate                0.704919                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses                      14116                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_hits                   11036                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_miss_latency       165029500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate           0.153808                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses                  3080                       # number of ReadExReq MSHR misses
system.l2.ReadReq_accesses                    2580159                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_avg_miss_latency       154048.044689                       # average ReadReq miss latency
system.l2.ReadReq_avg_mshr_miss_latency  159756.132315                       # average ReadReq mshr miss latency
system.l2.ReadReq_hits                         927302                       # number of ReadReq hits
system.l2.ReadReq_miss_latency           254619389000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_rate                  0.640603                       # miss rate for ReadReq accesses
system.l2.ReadReq_misses                      1652857                       # number of ReadReq misses
system.l2.ReadReq_mshr_hits                    315228                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_miss_latency      213694116000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate             0.518428                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_misses                 1337627                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_accesses                  524251                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_avg_miss_latency    127716.760386                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency 112481.370279                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_miss_latency         66955639349                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_rate                      1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_misses                    524251                       # number of UpgradeReq misses
system.l2.UpgradeReq_mshr_miss_latency    58968470850                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate                 1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses               524251                       # number of UpgradeReq MSHR misses
system.l2.Writeback_accesses                   543830                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_hits                       543830                       # number of Writeback hits
system.l2.avg_blocked_cycles::no_mshrs   10106.060606                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.l2.avg_refs                           0.421415                       # Average number of references to valid blocks.
system.l2.blocked::no_mshrs                        33                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs             333500                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.demand_accesses                     2600184                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency        153075.331754                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency   159512.216689                       # average overall mshr miss latency
system.l2.demand_hits                          933211                       # number of demand (read+write) hits
system.l2.demand_miss_latency            255172445000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate                   0.641098                       # miss rate for demand accesses
system.l2.demand_misses                       1666973                       # number of demand (read+write) misses
system.l2.demand_mshr_hits                     326264                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency       213859145500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate              0.515620                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses                  1340707                       # number of demand (read+write) MSHR misses
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.mshr_cap_events                           0                       # number of times MSHR cap was activated
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.l2.occ_%::0                           0.680184                       # Average percentage of cache occupancy
system.l2.occ_%::1                           0.161025                       # Average percentage of cache occupancy
system.l2.occ_blocks::0                  11144.138099                       # Average occupied blocks per context
system.l2.occ_blocks::1                   2638.226806                       # Average occupied blocks per context
system.l2.overall_accesses                    2600184                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency       153075.331754                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency  115145.705038                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.l2.overall_hits                         933211                       # number of overall hits
system.l2.overall_miss_latency           255172445000                       # number of overall miss cycles
system.l2.overall_miss_rate                  0.641098                       # miss rate for overall accesses
system.l2.overall_misses                      1666973                       # number of overall misses
system.l2.overall_mshr_hits                    326264                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency      395598268892                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate             1.321303                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses                 3435632                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.l2.prefetch_accuracy                  0.398340                       # ratio of good prefetches to total prefetches
system.l2.prefetch_hits                        834492                       # number of prefetched blocks that were accessed
system.l2.prefetcher.num_hwpf_already_in_prefetcher      6239785                       # number of hwpf that were already in the prefetch queue
system.l2.prefetcher.num_hwpf_evicted          862843                       # number of hwpf removed due to no buffer left
system.l2.prefetcher.num_hwpf_identified     10962077                       # number of hwpf identified
system.l2.prefetcher.num_hwpf_issued          2554656                       # number of hwpf issued
system.l2.prefetcher.num_hwpf_removed_MSHR_hit      1304695                       # number of hwpf removed because MSHR allocated
system.l2.prefetcher.num_hwpf_span_page             0                       # number of hwpf spanning a virtual page
system.l2.prefetcher.num_hwpf_squashed_from_miss            0                       # number of hwpf that got squashed due to a miss aborting calculation time
system.l2.replacements                        3420798                       # number of replacements
system.l2.sampled_refs                        3433172                       # Sample count of references to valid blocks.
system.l2.soft_prefetch_mshr_full                   0                       # number of mshr full events for SW prefetching instrutions
system.l2.tagsinuse                      13782.364905                       # Cycle average of tags in use
system.l2.total_refs                          1446789                       # Total number of references to valid blocks.
system.l2.warmup_cycle                   501659862500                       # Cycle when the warmup percentage was hit.
system.l2.writebacks                           512931                       # number of writebacks
system.switch_cpus.dtb.data_accesses          2980716                       # DTB accesses
system.switch_cpus.dtb.data_acv                     0                       # DTB access violations
system.switch_cpus.dtb.data_hits              2962770                       # DTB hits
system.switch_cpus.dtb.data_misses              17946                       # DTB misses
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.read_accesses          2206932                       # DTB read accesses
system.switch_cpus.dtb.read_acv                     0                       # DTB read access violations
system.switch_cpus.dtb.read_hits              2189262                       # DTB read hits
system.switch_cpus.dtb.read_misses              17670                       # DTB read misses
system.switch_cpus.dtb.write_accesses          773784                       # DTB write accesses
system.switch_cpus.dtb.write_acv                    0                       # DTB write access violations
system.switch_cpus.dtb.write_hits              773508                       # DTB write hits
system.switch_cpus.dtb.write_misses               276                       # DTB write misses
system.switch_cpus.idle_fraction                    1                       # Percentage of idle cycles
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.fetch_accesses        10017952                       # ITB accesses
system.switch_cpus.itb.fetch_acv                    0                       # ITB acv
system.switch_cpus.itb.fetch_hits            10017948                       # ITB hits
system.switch_cpus.itb.fetch_misses                 4                       # ITB misses
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                0                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                153616930                       # number of cpu cycles simulated
system.switch_cpus.num_insts                 10000001                       # Number of instructions executed
system.switch_cpus.num_refs                   3733211                       # Number of memory references
system.switch_cpus_1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.BPredUnit.BTBHits        1427177                       # Number of BTB hits
system.switch_cpus_1.BPredUnit.BTBLookups      1560500                       # Number of BTB lookups
system.switch_cpus_1.BPredUnit.RASInCorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus_1.BPredUnit.condIncorrect       148853                       # Number of conditional branches incorrect
system.switch_cpus_1.BPredUnit.condPredicted      1622217                       # Number of conditional branches predicted
system.switch_cpus_1.BPredUnit.lookups        1692718                       # Number of BP lookups
system.switch_cpus_1.BPredUnit.usedRAS          24921                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.commit.COM:branches      1112239                       # Number of branches committed
system.switch_cpus_1.commit.COM:bw_lim_events       519746                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.COM:bw_limited            0                       # number of insts not committed due to BW limits
system.switch_cpus_1.commit.COM:committed_per_cycle::samples     68226291                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::mean     0.149290                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::stdev     0.853936                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::0     64648034     94.76%     94.76% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::1      1659208      2.43%     97.19% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::2       680641      1.00%     98.18% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::3       242249      0.36%     98.54% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::4       287436      0.42%     98.96% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::5        43430      0.06%     99.02% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::6       105430      0.15%     99.18% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::7        40117      0.06%     99.24% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::8       519746      0.76%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::total     68226291                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:count        10185498                       # Number of instructions committed
system.switch_cpus_1.commit.COM:loads         3006543                       # Number of loads committed
system.switch_cpus_1.commit.COM:membars             0                       # Number of memory barriers committed
system.switch_cpus_1.commit.COM:refs          3800350                       # Number of memory references committed
system.switch_cpus_1.commit.COM:swp_count            0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.branchMispredicts       148844                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.commitCommittedInsts     10185498                       # The number of committed instructions
system.switch_cpus_1.commit.commitSquashedInsts      7394036                       # The number of squashed insts skipped by commit
system.switch_cpus_1.committedInsts          10000005                       # Number of Instructions Simulated
system.switch_cpus_1.committedInsts_total     10000005                       # Number of Instructions Simulated
system.switch_cpus_1.cpi                     8.757512                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               8.757512                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.DECODE:BlockedCycles     55869496                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DECODE:BranchMispred           10                       # Number of times decode detected a branch misprediction
system.switch_cpus_1.decode.DECODE:BranchResolved        44356                       # Number of times decode resolved a branch
system.switch_cpus_1.decode.DECODE:DecodedInsts     27209323                       # Number of instructions handled by decode
system.switch_cpus_1.decode.DECODE:IdleCycles      7819462                       # Number of cycles decode is idle
system.switch_cpus_1.decode.DECODE:RunCycles      4433875                       # Number of cycles decode is running
system.switch_cpus_1.decode.DECODE:SquashCycles      1301683                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.DECODE:SquashedInsts           42                       # Number of squashed instructions handled by decode
system.switch_cpus_1.decode.DECODE:UnblockCycles       103457                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.data_accesses        4929393                       # DTB accesses
system.switch_cpus_1.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.dtb.data_hits            4813545                       # DTB hits
system.switch_cpus_1.dtb.data_misses           115848                       # DTB misses
system.switch_cpus_1.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus_1.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus_1.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus_1.dtb.read_accesses        3981267                       # DTB read accesses
system.switch_cpus_1.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.dtb.read_hits            3867571                       # DTB read hits
system.switch_cpus_1.dtb.read_misses           113696                       # DTB read misses
system.switch_cpus_1.dtb.write_accesses        948126                       # DTB write accesses
system.switch_cpus_1.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.dtb.write_hits            945974                       # DTB write hits
system.switch_cpus_1.dtb.write_misses            2152                       # DTB write misses
system.switch_cpus_1.fetch.Branches           1692718                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines         3782026                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles             8426522                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes       141577                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.Insts             27874148                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.SquashCycles        784826                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.019329                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles      3782026                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches      1452098                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              0.318288                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples     69527974                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     0.400906                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     1.619487                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0       64883490     93.32%     93.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1         104358      0.15%     93.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2         637416      0.92%     94.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3          77679      0.11%     94.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4         749227      1.08%     95.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5         133449      0.19%     95.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6         328514      0.47%     96.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7         284044      0.41%     96.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8        2329797      3.35%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total     69527974                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.idleCycles              18047189                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.EXEC:branches        1201324                       # Number of branches executed
system.switch_cpus_1.iew.EXEC:nop              256099                       # number of nop insts executed
system.switch_cpus_1.iew.EXEC:rate           0.154822                       # Inst execution rate
system.switch_cpus_1.iew.EXEC:refs            6362469                       # number of memory reference insts executed
system.switch_cpus_1.iew.EXEC:stores           948126                       # Number of stores executed
system.switch_cpus_1.iew.EXEC:swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.WB:consumers         8289195                       # num instructions consuming a value
system.switch_cpus_1.iew.WB:count            11964678                       # cumulative count of insts written-back
system.switch_cpus_1.iew.WB:fanout           0.799765                       # average fanout of values written-back
system.switch_cpus_1.iew.WB:penalized               0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus_1.iew.WB:penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus_1.iew.WB:producers         6629409                       # num instructions producing a value
system.switch_cpus_1.iew.WB:rate             0.136622                       # insts written-back per cycle
system.switch_cpus_1.iew.WB:sent             12082026                       # cumulative count of insts sent to commit
system.switch_cpus_1.iew.branchMispredicts       148933                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.iewBlockCycles      46038250                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts      6205291                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts      2801268                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts      1546406                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts     17610146                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts      5414343                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts      1008546                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts     13558564                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents        33487                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents       209098                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles      1301683                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles       681448                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread.0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread.0.cacheBlocked      1416692                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread.0.forwLoads        51198                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread.0.ignoredResponses            7                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread.0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.memOrderViolation         4392                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread.0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread.0.squashedLoads      3198743                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread.0.squashedStores       752598                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents         4392                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect        21482                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect       127451                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.ipc                     0.114188                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               0.114188                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.ISSUE:FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntAlu      4937477     33.89%     33.89% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntMult            0      0.00%     33.89% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntDiv            0      0.00%     33.89% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatAdd      1442763      9.90%     43.80% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCmp       162136      1.11%     44.91% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCvt        37554      0.26%     45.17% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatMult      1318094      9.05%     54.22% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatDiv            9      0.00%     54.22% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatSqrt           14      0.00%     54.22% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemRead      5635485     38.69%     92.90% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemWrite      1033578      7.10%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::total     14567110                       # Type of FU issued
system.switch_cpus_1.iq.ISSUE:fu_busy_cnt       325075                       # FU busy when requested
system.switch_cpus_1.iq.ISSUE:fu_busy_rate     0.022316                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.ISSUE:fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntAlu           17      0.01%      0.01% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntMult            0      0.00%      0.01% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntDiv            0      0.00%      0.01% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatAdd          223      0.07%      0.07% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCmp          437      0.13%      0.21% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCvt            0      0.00%      0.21% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatMult       134373     41.34%     41.54% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatDiv            0      0.00%     41.54% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatSqrt            0      0.00%     41.54% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemRead       137624     42.34%     83.88% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemWrite        52401     16.12%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::samples     69527974                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::mean     0.209514                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::stdev     0.636074                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::0     59760184     85.95%     85.95% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::1      7093983     10.20%     96.15% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::2      1536785      2.21%     98.36% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::3       452147      0.65%     99.01% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::4       461697      0.66%     99.68% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::5       152011      0.22%     99.90% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::6        62875      0.09%     99.99% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::7         7313      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::8          979      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::total     69527974                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:rate           0.166338                       # Inst issue rate
system.switch_cpus_1.iq.iqInstsAdded         17354047                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued        14567110                       # Number of instructions issued
system.switch_cpus_1.iq.iqSquashedInstsExamined      7333963                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued       466083                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedOperandsExamined      6981860                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.itb.data_accesses              0                       # DTB accesses
system.switch_cpus_1.itb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.itb.data_hits                  0                       # DTB hits
system.switch_cpus_1.itb.data_misses                0                       # DTB misses
system.switch_cpus_1.itb.fetch_accesses       3782038                       # ITB accesses
system.switch_cpus_1.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.itb.fetch_hits           3782026                       # ITB hits
system.switch_cpus_1.itb.fetch_misses              12                       # ITB misses
system.switch_cpus_1.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus_1.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.itb.read_hits                  0                       # DTB read hits
system.switch_cpus_1.itb.read_misses                0                       # DTB read misses
system.switch_cpus_1.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus_1.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.itb.write_hits                 0                       # DTB write hits
system.switch_cpus_1.itb.write_misses               0                       # DTB write misses
system.switch_cpus_1.memDep0.conflictingLoads       758135                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores       232889                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads      6205291                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores      1546406                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.numCycles               87575163                       # number of cpu cycles simulated
system.switch_cpus_1.rename.RENAME:BlockCycles     52913784                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.RENAME:CommittedMaps      7339942                       # Number of HB maps that are committed
system.switch_cpus_1.rename.RENAME:IQFullEvents       176518                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.RENAME:IdleCycles      8425498                       # Number of cycles rename is idle
system.switch_cpus_1.rename.RENAME:LSQFullEvents      2690156                       # Number of times rename has blocked due to LSQ full
system.switch_cpus_1.rename.RENAME:ROBFullEvents        84210                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RENAME:RenameLookups     37638925                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RENAME:RenamedInsts     25011100                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RENAME:RenamedOperands     16853811                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RENAME:RunCycles      3969677                       # Number of cycles rename is running
system.switch_cpus_1.rename.RENAME:SquashCycles      1301683                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.RENAME:UnblockCycles      2917331                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.RENAME:UndoneMaps      9513796                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.RENAME:serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.RENAME:serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus_1.rename.RENAME:skidInsts      5228577                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.RENAME:tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus_1.timesIdled                368557                       # Number of times that the entire CPU went into an idle state and unscheduled itself

---------- End Simulation Statistics   ----------
