INFO: [v++ 60-1548] Creating build summary session with primary output C:/hls_projects/compress/compress\compress.hlscompile_summary, at 03/06/24 16:13:08
INFO: [v++ 82-31] Launching vitis_hls: vitis_hls -nolog -run csynth -work_dir C:/hls_projects/compress/compress -config C:/hls_projects/compress/hls_config.cfg -cmdlineconfig C:/hls_projects/compress/compress/hls/config.cmdline

****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
  **** SW Build 4023990 on Oct 11 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source C:/Xilinx/Vitis_HLS/2023.2/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running 'C:/Xilinx/Vitis_HLS/2023.2/bin/unwrapped/win64.o/vitis_hls.exe'
INFO: [HLS 200-10] For user 'shrey' on host 'magnus' (Windows NT_amd64 version 6.2) on Wed Mar 06 16:13:10 -0800 2024
INFO: [HLS 200-10] In directory 'C:/hls_projects/compress'
INFO: [HLS 200-1909] Reading HLS ini file C:/hls_projects/compress/hls_config.cfg
INFO: [HLS 200-1909] Reading HLS ini file C:/hls_projects/compress/compress/hls/config.cmdline
INFO: [HLS 200-2005] Using work_dir C:/hls_projects/compress/compress 
INFO: [HLS 200-1510] Running: open_project C:/hls_projects/compress/compress -diskless 
INFO: [HLS 200-1510] Running: open_solution hls 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1510] Running: apply_ini C:/hls_projects/compress/hls_config.cfg 
INFO: [HLS 200-1909] Reading HLS ini file C:/hls_projects/compress/hls_config.cfg
INFO: [HLS 200-1465] Applying ini 'syn.file=C:\hls_projects\compress\compress.cpp' at C:/hls_projects/compress/hls_config.cfg(7)
INFO: [HLS 200-10] Adding design file 'C:/hls_projects/compress/compress.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=C:\hls_projects\compress\compress.h' at C:/hls_projects/compress/hls_config.cfg(8)
INFO: [HLS 200-10] Adding design file 'C:/hls_projects/compress/compress.h' to the project
INFO: [HLS 200-1465] Applying ini 'tb.file=C:\hls_projects\compress\compress_test.cpp' at C:/hls_projects/compress/hls_config.cfg(9)
INFO: [HLS 200-10] Adding test bench file 'C:/hls_projects/compress/compress_test.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.top=compress' at C:/hls_projects/compress/hls_config.cfg(10)
INFO: [HLS 200-1465] Applying ini 'flow_target=vivado' at C:/hls_projects/compress/hls_config.cfg(4)
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying ini 'part=xcku15p-ffva1156-1L-i' at C:/hls_projects/compress/hls_config.cfg(1)
INFO: [HLS 200-1611] Setting target device to 'xcku15p-ffva1156-1L-i'
INFO: [HLS 200-1465] Applying ini 'package.output.format=ip_catalog' at C:/hls_projects/compress/hls_config.cfg(5)
INFO: [HLS 200-1510] Running: apply_ini C:/hls_projects/compress/compress/hls/config.cmdline 
INFO: [HLS 200-1909] Reading HLS ini file C:/hls_projects/compress/compress/hls/config.cmdline
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.119 seconds; current allocated memory: 159.117 MB.
INFO: [HLS 200-10] Analyzing design file 'C:/hls_projects/compress/compress.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.96 seconds; current allocated memory: 161.879 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 5,195 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/hls_projects/compress/compress/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 4,406 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/hls_projects/compress/compress/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,970 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/hls_projects/compress/compress/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,968 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/hls_projects/compress/compress/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,968 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/hls_projects/compress/compress/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,629 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/hls_projects/compress/compress/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,615 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/hls_projects/compress/compress/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,615 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/hls_projects/compress/compress/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,615 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/hls_projects/compress/compress/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,615 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/hls_projects/compress/compress/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,615 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/hls_projects/compress/compress/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,599 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/hls_projects/compress/compress/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,599 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/hls_projects/compress/compress/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,599 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/hls_projects/compress/compress/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,701 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/hls_projects/compress/compress/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,702 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/hls_projects/compress/compress/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 214-359] Unrolling loop 'compress_label3' (C:/hls_projects/compress/compress.cpp:151:19) in function 'compress': changing partial unrolling into complete unrolling since the unrolling factor (=16) is no less than the loop trip count (=16). (C:/hls_projects/compress/compress.cpp:80:0)
INFO: [HLS 214-186] Unrolling loop 'compress_label3' (C:/hls_projects/compress/compress.cpp:151:19) in function 'compress' completely with a factor of 16 (C:/hls_projects/compress/compress.cpp:80:0)
INFO: [HLS 214-186] Unrolling loop 'compress_label4' (C:/hls_projects/compress/compress.cpp:144:19) in function 'compress' completely with a factor of 8 (C:/hls_projects/compress/compress.cpp:80:0)
INFO: [HLS 214-359] Unrolling loop 'compress_label2' (C:/hls_projects/compress/compress.cpp:125:19) in function 'compress': changing partial unrolling into complete unrolling since the unrolling factor (=16) is no less than the loop trip count (=16). (C:/hls_projects/compress/compress.cpp:80:0)
INFO: [HLS 214-186] Unrolling loop 'compress_label2' (C:/hls_projects/compress/compress.cpp:125:19) in function 'compress' completely with a factor of 16 (C:/hls_projects/compress/compress.cpp:80:0)
INFO: [HLS 214-359] Unrolling loop 'permute_label1' (C:/hls_projects/compress/compress.cpp:69:18) in function 'permute': changing partial unrolling into complete unrolling since the unrolling factor (=16) is no less than the loop trip count (=16). (C:/hls_projects/compress/compress.cpp:63:0)
INFO: [HLS 214-186] Unrolling loop 'permute_label1' (C:/hls_projects/compress/compress.cpp:69:18) in function 'permute' completely with a factor of 16 (C:/hls_projects/compress/compress.cpp:63:0)
INFO: [HLS 214-359] Unrolling loop 'permute_label0' (C:/hls_projects/compress/compress.cpp:65:18) in function 'permute': changing partial unrolling into complete unrolling since the unrolling factor (=16) is no less than the loop trip count (=16). (C:/hls_projects/compress/compress.cpp:63:0)
INFO: [HLS 214-186] Unrolling loop 'permute_label0' (C:/hls_projects/compress/compress.cpp:65:18) in function 'permute' completely with a factor of 16 (C:/hls_projects/compress/compress.cpp:63:0)
INFO: [HLS 214-248] Applying array_partition to 'state': Complete partitioning on dimension 1. (C:/hls_projects/compress/compress.cpp:105:11)
INFO: [HLS 214-248] Applying array_partition to 'block': Complete partitioning on dimension 1. (C:/hls_projects/compress/compress.cpp:124:12)
INFO: [HLS 214-248] Applying array_partition to 'chaining_value': Complete partitioning on dimension 1. (C:/hls_projects/compress/compress.cpp:80:0)
INFO: [HLS 214-248] Applying array_partition to 'block_words': Complete partitioning on dimension 1. (C:/hls_projects/compress/compress.cpp:80:0)
INFO: [HLS 214-248] Applying array_partition to 'out': Complete partitioning on dimension 1. (C:/hls_projects/compress/compress.cpp:80:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 8.832 seconds; current allocated memory: 164.191 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 164.191 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.089 seconds; current allocated memory: 170.109 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.087 seconds; current allocated memory: 172.219 MB.
INFO: [XFORM 203-602] Inlining function 'permute' into 'compress' (C:/hls_projects/compress/compress.cpp:131) automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.166 seconds; current allocated memory: 194.602 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.109 seconds; current allocated memory: 207.445 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'compress' ...
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rotate_right' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.369 seconds; current allocated memory: 210.961 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.095 seconds; current allocated memory: 212.117 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'round_function' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.162 seconds; current allocated memory: 214.551 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.108 seconds; current allocated memory: 214.836 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compress' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.182 seconds; current allocated memory: 216.754 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.118 seconds; current allocated memory: 217.199 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rotate_right' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'rotate_right'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.119 seconds; current allocated memory: 218.367 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'round_function' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'round_function'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.157 seconds; current allocated memory: 221.281 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compress' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'compress/data0_0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compress/data0_1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compress/data0_2' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compress/data0_3' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compress/data0_4' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compress/data0_5' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compress/data0_6' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compress/data0_7' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compress/chaining_value_0' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compress/chaining_value_1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compress/chaining_value_2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compress/chaining_value_3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compress/chaining_value_4' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compress/chaining_value_5' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compress/chaining_value_6' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compress/chaining_value_7' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compress/block_words_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compress/block_words_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compress/block_words_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compress/block_words_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compress/block_words_4' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compress/block_words_5' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compress/block_words_6' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compress/block_words_7' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compress/block_words_8' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compress/block_words_9' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compress/block_words_10' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compress/block_words_11' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compress/block_words_12' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compress/block_words_13' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compress/block_words_14' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compress/block_words_15' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compress/counter' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compress/block_len' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compress/flags' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compress/out_0' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compress/out_1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compress/out_2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compress/out_3' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compress/out_4' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compress/out_5' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compress/out_6' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compress/out_7' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compress/out_8' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compress/out_9' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compress/out_10' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compress/out_11' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compress/out_12' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compress/out_13' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compress/out_14' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compress/out_15' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'compress' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'chaining_value_0', 'chaining_value_1', 'chaining_value_2', 'chaining_value_3', 'chaining_value_4', 'chaining_value_5', 'chaining_value_6', 'chaining_value_7' and 'return' to AXI-Lite port ctrl.
INFO: [RTGEN 206-100] Finished creating RTL model for 'compress'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.045 seconds; current allocated memory: 229.926 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.966 seconds; current allocated memory: 236.719 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.334 seconds; current allocated memory: 248.301 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for compress.
INFO: [VLOG 209-307] Generating Verilog RTL for compress.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 20.241 seconds; current allocated memory: 89.504 MB.
INFO: [HLS 200-1510] Running: close_project 
INFO: [HLS 200-112] Total CPU user time: 1 seconds. Total CPU system time: 0 seconds. Total elapsed time: 22.427 seconds; peak allocated memory: 248.488 MB.
INFO: [Common 17-206] Exiting vitis_hls at Wed Mar  6 16:13:32 2024...
INFO: [v++ 60-791] Total elapsed time: 0h 0m 26s
