
D:\Users\APM137\Desktop\UAB\5o\TFG\Codigos\IrdaV4\IrdaV3\IrdaV3\Debug\IrdaV3.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002c20  080000c0  080000c0  000100c0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000100  08002ce0  08002ce0  00012ce0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08002de0  08002de0  00012de0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08002de4  08002de4  00012de4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         0000006c  20000000  08002de8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          00000ec8  2000006c  08002e54  0002006c  2**2
                  ALLOC
  7 ._user_heap_stack 00000600  20000f34  08002e54  00020f34  2**0
                  ALLOC
  8 .ARM.attributes 00000028  00000000  00000000  0002006c  2**0
                  CONTENTS, READONLY
  9 .debug_info   00019178  00000000  00000000  00020094  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 00003506  00000000  00000000  0003920c  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00009000  00000000  00000000  0003c712  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 00000bf8  00000000  00000000  00045718  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000fa8  00000000  00000000  00046310  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   00007a2e  00000000  00000000  000472b8  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    000044fa  00000000  00000000  0004ece6  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .comment      0000007c  00000000  00000000  000531e0  2**0
                  CONTENTS, READONLY
 17 .debug_frame  00002ae0  00000000  00000000  0005325c  2**2
                  CONTENTS, READONLY, DEBUGGING
 18 .stab         0000009c  00000000  00000000  00055d3c  2**2
                  CONTENTS, READONLY, DEBUGGING
 19 .stabstr      0000014d  00000000  00000000  00055dd8  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	2000006c 	.word	0x2000006c
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08002cc8 	.word	0x08002cc8

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000070 	.word	0x20000070
 8000104:	08002cc8 	.word	0x08002cc8

08000108 <__gnu_thumb1_case_sqi>:
 8000108:	b402      	push	{r1}
 800010a:	4671      	mov	r1, lr
 800010c:	0849      	lsrs	r1, r1, #1
 800010e:	0049      	lsls	r1, r1, #1
 8000110:	5609      	ldrsb	r1, [r1, r0]
 8000112:	0049      	lsls	r1, r1, #1
 8000114:	448e      	add	lr, r1
 8000116:	bc02      	pop	{r1}
 8000118:	4770      	bx	lr
 800011a:	46c0      	nop			; (mov r8, r8)

0800011c <__gnu_thumb1_case_uqi>:
 800011c:	b402      	push	{r1}
 800011e:	4671      	mov	r1, lr
 8000120:	0849      	lsrs	r1, r1, #1
 8000122:	0049      	lsls	r1, r1, #1
 8000124:	5c09      	ldrb	r1, [r1, r0]
 8000126:	0049      	lsls	r1, r1, #1
 8000128:	448e      	add	lr, r1
 800012a:	bc02      	pop	{r1}
 800012c:	4770      	bx	lr
 800012e:	46c0      	nop			; (mov r8, r8)

08000130 <__udivsi3>:
 8000130:	2200      	movs	r2, #0
 8000132:	0843      	lsrs	r3, r0, #1
 8000134:	428b      	cmp	r3, r1
 8000136:	d374      	bcc.n	8000222 <__udivsi3+0xf2>
 8000138:	0903      	lsrs	r3, r0, #4
 800013a:	428b      	cmp	r3, r1
 800013c:	d35f      	bcc.n	80001fe <__udivsi3+0xce>
 800013e:	0a03      	lsrs	r3, r0, #8
 8000140:	428b      	cmp	r3, r1
 8000142:	d344      	bcc.n	80001ce <__udivsi3+0x9e>
 8000144:	0b03      	lsrs	r3, r0, #12
 8000146:	428b      	cmp	r3, r1
 8000148:	d328      	bcc.n	800019c <__udivsi3+0x6c>
 800014a:	0c03      	lsrs	r3, r0, #16
 800014c:	428b      	cmp	r3, r1
 800014e:	d30d      	bcc.n	800016c <__udivsi3+0x3c>
 8000150:	22ff      	movs	r2, #255	; 0xff
 8000152:	0209      	lsls	r1, r1, #8
 8000154:	ba12      	rev	r2, r2
 8000156:	0c03      	lsrs	r3, r0, #16
 8000158:	428b      	cmp	r3, r1
 800015a:	d302      	bcc.n	8000162 <__udivsi3+0x32>
 800015c:	1212      	asrs	r2, r2, #8
 800015e:	0209      	lsls	r1, r1, #8
 8000160:	d065      	beq.n	800022e <__udivsi3+0xfe>
 8000162:	0b03      	lsrs	r3, r0, #12
 8000164:	428b      	cmp	r3, r1
 8000166:	d319      	bcc.n	800019c <__udivsi3+0x6c>
 8000168:	e000      	b.n	800016c <__udivsi3+0x3c>
 800016a:	0a09      	lsrs	r1, r1, #8
 800016c:	0bc3      	lsrs	r3, r0, #15
 800016e:	428b      	cmp	r3, r1
 8000170:	d301      	bcc.n	8000176 <__udivsi3+0x46>
 8000172:	03cb      	lsls	r3, r1, #15
 8000174:	1ac0      	subs	r0, r0, r3
 8000176:	4152      	adcs	r2, r2
 8000178:	0b83      	lsrs	r3, r0, #14
 800017a:	428b      	cmp	r3, r1
 800017c:	d301      	bcc.n	8000182 <__udivsi3+0x52>
 800017e:	038b      	lsls	r3, r1, #14
 8000180:	1ac0      	subs	r0, r0, r3
 8000182:	4152      	adcs	r2, r2
 8000184:	0b43      	lsrs	r3, r0, #13
 8000186:	428b      	cmp	r3, r1
 8000188:	d301      	bcc.n	800018e <__udivsi3+0x5e>
 800018a:	034b      	lsls	r3, r1, #13
 800018c:	1ac0      	subs	r0, r0, r3
 800018e:	4152      	adcs	r2, r2
 8000190:	0b03      	lsrs	r3, r0, #12
 8000192:	428b      	cmp	r3, r1
 8000194:	d301      	bcc.n	800019a <__udivsi3+0x6a>
 8000196:	030b      	lsls	r3, r1, #12
 8000198:	1ac0      	subs	r0, r0, r3
 800019a:	4152      	adcs	r2, r2
 800019c:	0ac3      	lsrs	r3, r0, #11
 800019e:	428b      	cmp	r3, r1
 80001a0:	d301      	bcc.n	80001a6 <__udivsi3+0x76>
 80001a2:	02cb      	lsls	r3, r1, #11
 80001a4:	1ac0      	subs	r0, r0, r3
 80001a6:	4152      	adcs	r2, r2
 80001a8:	0a83      	lsrs	r3, r0, #10
 80001aa:	428b      	cmp	r3, r1
 80001ac:	d301      	bcc.n	80001b2 <__udivsi3+0x82>
 80001ae:	028b      	lsls	r3, r1, #10
 80001b0:	1ac0      	subs	r0, r0, r3
 80001b2:	4152      	adcs	r2, r2
 80001b4:	0a43      	lsrs	r3, r0, #9
 80001b6:	428b      	cmp	r3, r1
 80001b8:	d301      	bcc.n	80001be <__udivsi3+0x8e>
 80001ba:	024b      	lsls	r3, r1, #9
 80001bc:	1ac0      	subs	r0, r0, r3
 80001be:	4152      	adcs	r2, r2
 80001c0:	0a03      	lsrs	r3, r0, #8
 80001c2:	428b      	cmp	r3, r1
 80001c4:	d301      	bcc.n	80001ca <__udivsi3+0x9a>
 80001c6:	020b      	lsls	r3, r1, #8
 80001c8:	1ac0      	subs	r0, r0, r3
 80001ca:	4152      	adcs	r2, r2
 80001cc:	d2cd      	bcs.n	800016a <__udivsi3+0x3a>
 80001ce:	09c3      	lsrs	r3, r0, #7
 80001d0:	428b      	cmp	r3, r1
 80001d2:	d301      	bcc.n	80001d8 <__udivsi3+0xa8>
 80001d4:	01cb      	lsls	r3, r1, #7
 80001d6:	1ac0      	subs	r0, r0, r3
 80001d8:	4152      	adcs	r2, r2
 80001da:	0983      	lsrs	r3, r0, #6
 80001dc:	428b      	cmp	r3, r1
 80001de:	d301      	bcc.n	80001e4 <__udivsi3+0xb4>
 80001e0:	018b      	lsls	r3, r1, #6
 80001e2:	1ac0      	subs	r0, r0, r3
 80001e4:	4152      	adcs	r2, r2
 80001e6:	0943      	lsrs	r3, r0, #5
 80001e8:	428b      	cmp	r3, r1
 80001ea:	d301      	bcc.n	80001f0 <__udivsi3+0xc0>
 80001ec:	014b      	lsls	r3, r1, #5
 80001ee:	1ac0      	subs	r0, r0, r3
 80001f0:	4152      	adcs	r2, r2
 80001f2:	0903      	lsrs	r3, r0, #4
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d301      	bcc.n	80001fc <__udivsi3+0xcc>
 80001f8:	010b      	lsls	r3, r1, #4
 80001fa:	1ac0      	subs	r0, r0, r3
 80001fc:	4152      	adcs	r2, r2
 80001fe:	08c3      	lsrs	r3, r0, #3
 8000200:	428b      	cmp	r3, r1
 8000202:	d301      	bcc.n	8000208 <__udivsi3+0xd8>
 8000204:	00cb      	lsls	r3, r1, #3
 8000206:	1ac0      	subs	r0, r0, r3
 8000208:	4152      	adcs	r2, r2
 800020a:	0883      	lsrs	r3, r0, #2
 800020c:	428b      	cmp	r3, r1
 800020e:	d301      	bcc.n	8000214 <__udivsi3+0xe4>
 8000210:	008b      	lsls	r3, r1, #2
 8000212:	1ac0      	subs	r0, r0, r3
 8000214:	4152      	adcs	r2, r2
 8000216:	0843      	lsrs	r3, r0, #1
 8000218:	428b      	cmp	r3, r1
 800021a:	d301      	bcc.n	8000220 <__udivsi3+0xf0>
 800021c:	004b      	lsls	r3, r1, #1
 800021e:	1ac0      	subs	r0, r0, r3
 8000220:	4152      	adcs	r2, r2
 8000222:	1a41      	subs	r1, r0, r1
 8000224:	d200      	bcs.n	8000228 <__udivsi3+0xf8>
 8000226:	4601      	mov	r1, r0
 8000228:	4152      	adcs	r2, r2
 800022a:	4610      	mov	r0, r2
 800022c:	4770      	bx	lr
 800022e:	e7ff      	b.n	8000230 <__udivsi3+0x100>
 8000230:	b501      	push	{r0, lr}
 8000232:	2000      	movs	r0, #0
 8000234:	f000 f806 	bl	8000244 <__aeabi_idiv0>
 8000238:	bd02      	pop	{r1, pc}
 800023a:	46c0      	nop			; (mov r8, r8)

0800023c <__aeabi_uidivmod>:
 800023c:	2900      	cmp	r1, #0
 800023e:	d0f7      	beq.n	8000230 <__udivsi3+0x100>
 8000240:	e776      	b.n	8000130 <__udivsi3>
 8000242:	4770      	bx	lr

08000244 <__aeabi_idiv0>:
 8000244:	4770      	bx	lr
 8000246:	46c0      	nop			; (mov r8, r8)

08000248 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000248:	b510      	push	{r4, lr}
 800024a:	0004      	movs	r4, r0
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000U);
 800024c:	f000 fde0 	bl	8000e10 <HAL_RCC_GetHCLKFreq>
 8000250:	21fa      	movs	r1, #250	; 0xfa
 8000252:	0089      	lsls	r1, r1, #2
 8000254:	f7ff ff6c 	bl	8000130 <__udivsi3>
 8000258:	f000 f856 	bl	8000308 <HAL_SYSTICK_Config>

  /*Configure the SysTick IRQ priority */
  HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority ,0U);
 800025c:	2001      	movs	r0, #1
 800025e:	2200      	movs	r2, #0
 8000260:	0021      	movs	r1, r4
 8000262:	4240      	negs	r0, r0
 8000264:	f000 f820 	bl	80002a8 <HAL_NVIC_SetPriority>

   /* Return function status */
  return HAL_OK;
}
 8000268:	2000      	movs	r0, #0
 800026a:	bd10      	pop	{r4, pc}

0800026c <HAL_Init>:
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800026c:	2310      	movs	r3, #16
 800026e:	4a06      	ldr	r2, [pc, #24]	; (8000288 <HAL_Init+0x1c>)
{
 8000270:	b510      	push	{r4, lr}
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000272:	6811      	ldr	r1, [r2, #0]
  HAL_InitTick(TICK_INT_PRIORITY);
 8000274:	2003      	movs	r0, #3
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000276:	430b      	orrs	r3, r1
 8000278:	6013      	str	r3, [r2, #0]
  HAL_InitTick(TICK_INT_PRIORITY);
 800027a:	f7ff ffe5 	bl	8000248 <HAL_InitTick>
  HAL_MspInit();
 800027e:	f001 fc8d 	bl	8001b9c <HAL_MspInit>
}
 8000282:	2000      	movs	r0, #0
 8000284:	bd10      	pop	{r4, pc}
 8000286:	46c0      	nop			; (mov r8, r8)
 8000288:	40022000 	.word	0x40022000

0800028c <HAL_IncTick>:
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick++;
 800028c:	4a02      	ldr	r2, [pc, #8]	; (8000298 <HAL_IncTick+0xc>)
 800028e:	6813      	ldr	r3, [r2, #0]
 8000290:	3301      	adds	r3, #1
 8000292:	6013      	str	r3, [r2, #0]
}
 8000294:	4770      	bx	lr
 8000296:	46c0      	nop			; (mov r8, r8)
 8000298:	20000dd0 	.word	0x20000dd0

0800029c <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 800029c:	4b01      	ldr	r3, [pc, #4]	; (80002a4 <HAL_GetTick+0x8>)
 800029e:	6818      	ldr	r0, [r3, #0]
}
 80002a0:	4770      	bx	lr
 80002a2:	46c0      	nop			; (mov r8, r8)
 80002a4:	20000dd0 	.word	0x20000dd0

080002a8 <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80002a8:	b570      	push	{r4, r5, r6, lr}
 80002aa:	0189      	lsls	r1, r1, #6
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) < 0)
 80002ac:	2800      	cmp	r0, #0
 80002ae:	da14      	bge.n	80002da <HAL_NVIC_SetPriority+0x32>
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80002b0:	230f      	movs	r3, #15
 80002b2:	b2c0      	uxtb	r0, r0
 80002b4:	4003      	ands	r3, r0
 80002b6:	3b08      	subs	r3, #8
 80002b8:	4a11      	ldr	r2, [pc, #68]	; (8000300 <HAL_NVIC_SetPriority+0x58>)
 80002ba:	089b      	lsrs	r3, r3, #2
 80002bc:	009b      	lsls	r3, r3, #2
 80002be:	189b      	adds	r3, r3, r2
 80002c0:	2203      	movs	r2, #3
 80002c2:	4010      	ands	r0, r2
 80002c4:	4090      	lsls	r0, r2
 80002c6:	32fc      	adds	r2, #252	; 0xfc
 80002c8:	0015      	movs	r5, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80002ca:	4011      	ands	r1, r2
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80002cc:	4085      	lsls	r5, r0
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80002ce:	4081      	lsls	r1, r0
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80002d0:	69dc      	ldr	r4, [r3, #28]
 80002d2:	43ac      	bics	r4, r5
 80002d4:	4321      	orrs	r1, r4
 80002d6:	61d9      	str	r1, [r3, #28]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
}
 80002d8:	bd70      	pop	{r4, r5, r6, pc}
  }
  else
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80002da:	2503      	movs	r5, #3
 80002dc:	0883      	lsrs	r3, r0, #2
 80002de:	4028      	ands	r0, r5
 80002e0:	40a8      	lsls	r0, r5
 80002e2:	35fc      	adds	r5, #252	; 0xfc
 80002e4:	002e      	movs	r6, r5
 80002e6:	4a07      	ldr	r2, [pc, #28]	; (8000304 <HAL_NVIC_SetPriority+0x5c>)
 80002e8:	009b      	lsls	r3, r3, #2
 80002ea:	189b      	adds	r3, r3, r2
 80002ec:	22c0      	movs	r2, #192	; 0xc0
 80002ee:	4086      	lsls	r6, r0
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80002f0:	4029      	ands	r1, r5
 80002f2:	4081      	lsls	r1, r0
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80002f4:	0092      	lsls	r2, r2, #2
 80002f6:	589c      	ldr	r4, [r3, r2]
 80002f8:	43b4      	bics	r4, r6
 80002fa:	4321      	orrs	r1, r4
 80002fc:	5099      	str	r1, [r3, r2]
 80002fe:	e7eb      	b.n	80002d8 <HAL_NVIC_SetPriority+0x30>
 8000300:	e000ed00 	.word	0xe000ed00
 8000304:	e000e100 	.word	0xe000e100

08000308 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000308:	4a09      	ldr	r2, [pc, #36]	; (8000330 <HAL_SYSTICK_Config+0x28>)
 800030a:	1e43      	subs	r3, r0, #1
  {
    return (1UL);                                                   /* Reload value impossible */
 800030c:	2001      	movs	r0, #1
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800030e:	4293      	cmp	r3, r2
 8000310:	d80d      	bhi.n	800032e <HAL_SYSTICK_Config+0x26>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000312:	21c0      	movs	r1, #192	; 0xc0
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000314:	4a07      	ldr	r2, [pc, #28]	; (8000334 <HAL_SYSTICK_Config+0x2c>)
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000316:	4808      	ldr	r0, [pc, #32]	; (8000338 <HAL_SYSTICK_Config+0x30>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000318:	6053      	str	r3, [r2, #4]
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800031a:	6a03      	ldr	r3, [r0, #32]
 800031c:	0609      	lsls	r1, r1, #24
 800031e:	021b      	lsls	r3, r3, #8
 8000320:	0a1b      	lsrs	r3, r3, #8
 8000322:	430b      	orrs	r3, r1
 8000324:	6203      	str	r3, [r0, #32]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000326:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000328:	2307      	movs	r3, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800032a:	6090      	str	r0, [r2, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800032c:	6013      	str	r3, [r2, #0]
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 800032e:	4770      	bx	lr
 8000330:	00ffffff 	.word	0x00ffffff
 8000334:	e000e010 	.word	0xe000e010
 8000338:	e000ed00 	.word	0xe000ed00

0800033c <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 800033c:	4b05      	ldr	r3, [pc, #20]	; (8000354 <HAL_SYSTICK_CLKSourceConfig+0x18>)
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 800033e:	681a      	ldr	r2, [r3, #0]
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 8000340:	2804      	cmp	r0, #4
 8000342:	d102      	bne.n	800034a <HAL_SYSTICK_CLKSourceConfig+0xe>
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 8000344:	4310      	orrs	r0, r2
 8000346:	6018      	str	r0, [r3, #0]
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
  }
}
 8000348:	4770      	bx	lr
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 800034a:	2104      	movs	r1, #4
 800034c:	438a      	bics	r2, r1
 800034e:	601a      	str	r2, [r3, #0]
}
 8000350:	e7fa      	b.n	8000348 <HAL_SYSTICK_CLKSourceConfig+0xc>
 8000352:	46c0      	nop			; (mov r8, r8)
 8000354:	e000e010 	.word	0xe000e010

08000358 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{ 
 8000358:	b5f0      	push	{r4, r5, r6, r7, lr}
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull)); 

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != RESET)
 800035a:	680b      	ldr	r3, [r1, #0]
{ 
 800035c:	b087      	sub	sp, #28
  while (((GPIO_Init->Pin) >> position) != RESET)
 800035e:	9302      	str	r3, [sp, #8]
  uint32_t position = 0x00U;
 8000360:	2300      	movs	r3, #0
{ 
 8000362:	9101      	str	r1, [sp, #4]
  while (((GPIO_Init->Pin) >> position) != RESET)
 8000364:	9a02      	ldr	r2, [sp, #8]
 8000366:	40da      	lsrs	r2, r3
 8000368:	d101      	bne.n	800036e <HAL_GPIO_Init+0x16>
      }
    }
    
    position++;
  } 
}
 800036a:	b007      	add	sp, #28
 800036c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 800036e:	2201      	movs	r2, #1
 8000370:	409a      	lsls	r2, r3
 8000372:	9203      	str	r2, [sp, #12]
 8000374:	9903      	ldr	r1, [sp, #12]
 8000376:	9a02      	ldr	r2, [sp, #8]
 8000378:	400a      	ands	r2, r1
 800037a:	9200      	str	r2, [sp, #0]
    if(iocurrent)
 800037c:	d100      	bne.n	8000380 <HAL_GPIO_Init+0x28>
 800037e:	e08c      	b.n	800049a <HAL_GPIO_Init+0x142>
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD)) 
 8000380:	9a01      	ldr	r2, [sp, #4]
 8000382:	2110      	movs	r1, #16
 8000384:	6852      	ldr	r2, [r2, #4]
 8000386:	0016      	movs	r6, r2
 8000388:	438e      	bics	r6, r1
 800038a:	2e02      	cmp	r6, #2
 800038c:	d10e      	bne.n	80003ac <HAL_GPIO_Init+0x54>
        CLEAR_BIT(temp, 0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;      
 800038e:	2507      	movs	r5, #7
 8000390:	401d      	ands	r5, r3
 8000392:	00ad      	lsls	r5, r5, #2
 8000394:	3901      	subs	r1, #1
 8000396:	40a9      	lsls	r1, r5
        temp = GPIOx->AFR[position >> 3];
 8000398:	08dc      	lsrs	r4, r3, #3
 800039a:	00a4      	lsls	r4, r4, #2
 800039c:	1904      	adds	r4, r0, r4
 800039e:	6a27      	ldr	r7, [r4, #32]
        CLEAR_BIT(temp, 0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;      
 80003a0:	438f      	bics	r7, r1
        SET_BIT(temp, (uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));       
 80003a2:	9901      	ldr	r1, [sp, #4]
 80003a4:	6909      	ldr	r1, [r1, #16]
 80003a6:	40a9      	lsls	r1, r5
 80003a8:	430f      	orrs	r7, r1
        GPIOx->AFR[position >> 3U] = temp;
 80003aa:	6227      	str	r7, [r4, #32]
      CLEAR_BIT(temp, GPIO_MODER_MODER0 << (position * 2U));   
 80003ac:	2403      	movs	r4, #3
 80003ae:	005f      	lsls	r7, r3, #1
 80003b0:	40bc      	lsls	r4, r7
 80003b2:	43e4      	mvns	r4, r4
      temp = GPIOx->MODER;
 80003b4:	6805      	ldr	r5, [r0, #0]
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80003b6:	3e01      	subs	r6, #1
      CLEAR_BIT(temp, GPIO_MODER_MODER0 << (position * 2U));   
 80003b8:	4025      	ands	r5, r4
 80003ba:	46ac      	mov	ip, r5
      SET_BIT(temp, (GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80003bc:	2503      	movs	r5, #3
 80003be:	4015      	ands	r5, r2
 80003c0:	40bd      	lsls	r5, r7
 80003c2:	4661      	mov	r1, ip
 80003c4:	430d      	orrs	r5, r1
      GPIOx->MODER = temp;
 80003c6:	6005      	str	r5, [r0, #0]
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80003c8:	2e01      	cmp	r6, #1
 80003ca:	d80f      	bhi.n	80003ec <HAL_GPIO_Init+0x94>
        SET_BIT(temp, GPIO_Init->Speed << (position * 2U));
 80003cc:	9901      	ldr	r1, [sp, #4]
        temp = GPIOx->OSPEEDR; 
 80003ce:	6886      	ldr	r6, [r0, #8]
        SET_BIT(temp, GPIO_Init->Speed << (position * 2U));
 80003d0:	68cd      	ldr	r5, [r1, #12]
        CLEAR_BIT(temp, GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80003d2:	4026      	ands	r6, r4
        SET_BIT(temp, GPIO_Init->Speed << (position * 2U));
 80003d4:	40bd      	lsls	r5, r7
 80003d6:	4335      	orrs	r5, r6
        GPIOx->OSPEEDR = temp;
 80003d8:	6085      	str	r5, [r0, #8]
        temp = GPIOx->OTYPER;
 80003da:	6846      	ldr	r6, [r0, #4]
        CLEAR_BIT(temp, GPIO_OTYPER_OT_0 << position) ;
 80003dc:	9903      	ldr	r1, [sp, #12]
        SET_BIT(temp, ((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 80003de:	0915      	lsrs	r5, r2, #4
        CLEAR_BIT(temp, GPIO_OTYPER_OT_0 << position) ;
 80003e0:	438e      	bics	r6, r1
        SET_BIT(temp, ((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 80003e2:	2101      	movs	r1, #1
 80003e4:	400d      	ands	r5, r1
 80003e6:	409d      	lsls	r5, r3
 80003e8:	4335      	orrs	r5, r6
        GPIOx->OTYPER = temp;
 80003ea:	6045      	str	r5, [r0, #4]
      temp = GPIOx->PUPDR;
 80003ec:	68c5      	ldr	r5, [r0, #12]
      SET_BIT(temp, (GPIO_Init->Pull) << (position * 2U));
 80003ee:	9901      	ldr	r1, [sp, #4]
      CLEAR_BIT(temp, GPIO_PUPDR_PUPDR0 << (position * 2U));
 80003f0:	402c      	ands	r4, r5
      SET_BIT(temp, (GPIO_Init->Pull) << (position * 2U));
 80003f2:	688d      	ldr	r5, [r1, #8]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE) 
 80003f4:	2180      	movs	r1, #128	; 0x80
      SET_BIT(temp, (GPIO_Init->Pull) << (position * 2U));
 80003f6:	40bd      	lsls	r5, r7
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE) 
 80003f8:	0549      	lsls	r1, r1, #21
      SET_BIT(temp, (GPIO_Init->Pull) << (position * 2U));
 80003fa:	432c      	orrs	r4, r5
      GPIOx->PUPDR = temp;
 80003fc:	60c4      	str	r4, [r0, #12]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE) 
 80003fe:	420a      	tst	r2, r1
 8000400:	d04b      	beq.n	800049a <HAL_GPIO_Init+0x142>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000402:	2101      	movs	r1, #1
 8000404:	4c26      	ldr	r4, [pc, #152]	; (80004a0 <HAL_GPIO_Init+0x148>)
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 8000406:	2603      	movs	r6, #3
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000408:	69a5      	ldr	r5, [r4, #24]
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 800040a:	401e      	ands	r6, r3
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800040c:	430d      	orrs	r5, r1
 800040e:	61a5      	str	r5, [r4, #24]
 8000410:	69a4      	ldr	r4, [r4, #24]
        temp = SYSCFG->EXTICR[position >> 2];
 8000412:	089d      	lsrs	r5, r3, #2
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000414:	400c      	ands	r4, r1
 8000416:	9405      	str	r4, [sp, #20]
 8000418:	9c05      	ldr	r4, [sp, #20]
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 800041a:	240f      	movs	r4, #15
 800041c:	4921      	ldr	r1, [pc, #132]	; (80004a4 <HAL_GPIO_Init+0x14c>)
 800041e:	00ad      	lsls	r5, r5, #2
 8000420:	00b6      	lsls	r6, r6, #2
 8000422:	186d      	adds	r5, r5, r1
 8000424:	40b4      	lsls	r4, r6
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000426:	2190      	movs	r1, #144	; 0x90
        temp = SYSCFG->EXTICR[position >> 2];
 8000428:	68af      	ldr	r7, [r5, #8]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800042a:	05c9      	lsls	r1, r1, #23
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 800042c:	43a7      	bics	r7, r4
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800042e:	2400      	movs	r4, #0
 8000430:	4288      	cmp	r0, r1
 8000432:	d00c      	beq.n	800044e <HAL_GPIO_Init+0xf6>
 8000434:	491c      	ldr	r1, [pc, #112]	; (80004a8 <HAL_GPIO_Init+0x150>)
 8000436:	3401      	adds	r4, #1
 8000438:	4288      	cmp	r0, r1
 800043a:	d008      	beq.n	800044e <HAL_GPIO_Init+0xf6>
 800043c:	491b      	ldr	r1, [pc, #108]	; (80004ac <HAL_GPIO_Init+0x154>)
 800043e:	3401      	adds	r4, #1
 8000440:	4288      	cmp	r0, r1
 8000442:	d004      	beq.n	800044e <HAL_GPIO_Init+0xf6>
 8000444:	491a      	ldr	r1, [pc, #104]	; (80004b0 <HAL_GPIO_Init+0x158>)
 8000446:	3403      	adds	r4, #3
 8000448:	4288      	cmp	r0, r1
 800044a:	d100      	bne.n	800044e <HAL_GPIO_Init+0xf6>
 800044c:	3c02      	subs	r4, #2
 800044e:	40b4      	lsls	r4, r6
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 8000450:	9900      	ldr	r1, [sp, #0]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000452:	433c      	orrs	r4, r7
          SET_BIT(temp, iocurrent); 
 8000454:	000e      	movs	r6, r1
        SYSCFG->EXTICR[position >> 2] = temp;
 8000456:	60ac      	str	r4, [r5, #8]
        temp = EXTI->IMR;
 8000458:	4c16      	ldr	r4, [pc, #88]	; (80004b4 <HAL_GPIO_Init+0x15c>)
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 800045a:	43cd      	mvns	r5, r1
        temp = EXTI->IMR;
 800045c:	6827      	ldr	r7, [r4, #0]
          SET_BIT(temp, iocurrent); 
 800045e:	433e      	orrs	r6, r7
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000460:	03d1      	lsls	r1, r2, #15
 8000462:	d401      	bmi.n	8000468 <HAL_GPIO_Init+0x110>
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 8000464:	003e      	movs	r6, r7
 8000466:	402e      	ands	r6, r5
        EXTI->IMR = temp;
 8000468:	6026      	str	r6, [r4, #0]
        temp = EXTI->EMR;
 800046a:	6867      	ldr	r7, [r4, #4]
          SET_BIT(temp, iocurrent); 
 800046c:	9e00      	ldr	r6, [sp, #0]
 800046e:	433e      	orrs	r6, r7
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000470:	0391      	lsls	r1, r2, #14
 8000472:	d401      	bmi.n	8000478 <HAL_GPIO_Init+0x120>
        CLEAR_BIT(temp, (uint32_t)iocurrent);      
 8000474:	003e      	movs	r6, r7
 8000476:	402e      	ands	r6, r5
        EXTI->EMR = temp;
 8000478:	6066      	str	r6, [r4, #4]
        temp = EXTI->RTSR;
 800047a:	68a7      	ldr	r7, [r4, #8]
          SET_BIT(temp, iocurrent); 
 800047c:	9e00      	ldr	r6, [sp, #0]
 800047e:	433e      	orrs	r6, r7
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000480:	02d1      	lsls	r1, r2, #11
 8000482:	d401      	bmi.n	8000488 <HAL_GPIO_Init+0x130>
        CLEAR_BIT(temp, (uint32_t)iocurrent); 
 8000484:	003e      	movs	r6, r7
 8000486:	402e      	ands	r6, r5
        EXTI->RTSR = temp;
 8000488:	60a6      	str	r6, [r4, #8]
        temp = EXTI->FTSR;
 800048a:	68e6      	ldr	r6, [r4, #12]
          SET_BIT(temp, iocurrent); 
 800048c:	9f00      	ldr	r7, [sp, #0]
 800048e:	4337      	orrs	r7, r6
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000490:	0292      	lsls	r2, r2, #10
 8000492:	d401      	bmi.n	8000498 <HAL_GPIO_Init+0x140>
        CLEAR_BIT(temp, (uint32_t)iocurrent); 
 8000494:	402e      	ands	r6, r5
 8000496:	0037      	movs	r7, r6
        EXTI->FTSR = temp;
 8000498:	60e7      	str	r7, [r4, #12]
    position++;
 800049a:	3301      	adds	r3, #1
 800049c:	e762      	b.n	8000364 <HAL_GPIO_Init+0xc>
 800049e:	46c0      	nop			; (mov r8, r8)
 80004a0:	40021000 	.word	0x40021000
 80004a4:	40010000 	.word	0x40010000
 80004a8:	48000400 	.word	0x48000400
 80004ac:	48000800 	.word	0x48000800
 80004b0:	48000c00 	.word	0x48000c00
 80004b4:	40010400 	.word	0x40010400

080004b8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80004b8:	b570      	push	{r4, r5, r6, lr}
 80004ba:	0004      	movs	r4, r0
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
  {
    return HAL_ERROR;
 80004bc:	2001      	movs	r0, #1
  if (hi2c == NULL)
 80004be:	2c00      	cmp	r4, #0
 80004c0:	d03f      	beq.n	8000542 <HAL_I2C_Init+0x8a>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80004c2:	0025      	movs	r5, r4
 80004c4:	3541      	adds	r5, #65	; 0x41
 80004c6:	782b      	ldrb	r3, [r5, #0]
 80004c8:	b2db      	uxtb	r3, r3
 80004ca:	2b00      	cmp	r3, #0
 80004cc:	d105      	bne.n	80004da <HAL_I2C_Init+0x22>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80004ce:	0022      	movs	r2, r4
 80004d0:	3240      	adds	r2, #64	; 0x40
 80004d2:	7013      	strb	r3, [r2, #0]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80004d4:	0020      	movs	r0, r4
 80004d6:	f001 fb7f 	bl	8001bd8 <HAL_I2C_MspInit>
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80004da:	2324      	movs	r3, #36	; 0x24

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80004dc:	2101      	movs	r1, #1
  hi2c->State = HAL_I2C_STATE_BUSY;
 80004de:	702b      	strb	r3, [r5, #0]
  __HAL_I2C_DISABLE(hi2c);
 80004e0:	6823      	ldr	r3, [r4, #0]
  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80004e2:	68e0      	ldr	r0, [r4, #12]
  __HAL_I2C_DISABLE(hi2c);
 80004e4:	681a      	ldr	r2, [r3, #0]
 80004e6:	68a6      	ldr	r6, [r4, #8]
 80004e8:	438a      	bics	r2, r1
 80004ea:	601a      	str	r2, [r3, #0]
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80004ec:	6861      	ldr	r1, [r4, #4]
 80004ee:	4a1a      	ldr	r2, [pc, #104]	; (8000558 <HAL_I2C_Init+0xa0>)
 80004f0:	400a      	ands	r2, r1
 80004f2:	611a      	str	r2, [r3, #16]
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80004f4:	6899      	ldr	r1, [r3, #8]
 80004f6:	4a19      	ldr	r2, [pc, #100]	; (800055c <HAL_I2C_Init+0xa4>)
 80004f8:	4011      	ands	r1, r2
 80004fa:	6099      	str	r1, [r3, #8]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80004fc:	2801      	cmp	r0, #1
 80004fe:	d121      	bne.n	8000544 <HAL_I2C_Init+0x8c>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8000500:	2180      	movs	r1, #128	; 0x80
 8000502:	0209      	lsls	r1, r1, #8
 8000504:	4331      	orrs	r1, r6
 8000506:	6099      	str	r1, [r3, #8]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8000508:	6858      	ldr	r0, [r3, #4]
 800050a:	4915      	ldr	r1, [pc, #84]	; (8000560 <HAL_I2C_Init+0xa8>)
 800050c:	4301      	orrs	r1, r0
 800050e:	6059      	str	r1, [r3, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8000510:	68d9      	ldr	r1, [r3, #12]
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8000512:	2000      	movs	r0, #0
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8000514:	400a      	ands	r2, r1
 8000516:	60da      	str	r2, [r3, #12]
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 8000518:	6961      	ldr	r1, [r4, #20]
 800051a:	6922      	ldr	r2, [r4, #16]
 800051c:	430a      	orrs	r2, r1
 800051e:	69a1      	ldr	r1, [r4, #24]
 8000520:	0209      	lsls	r1, r1, #8
 8000522:	430a      	orrs	r2, r1
 8000524:	60da      	str	r2, [r3, #12]
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8000526:	6a21      	ldr	r1, [r4, #32]
 8000528:	69e2      	ldr	r2, [r4, #28]
 800052a:	430a      	orrs	r2, r1
 800052c:	601a      	str	r2, [r3, #0]
  __HAL_I2C_ENABLE(hi2c);
 800052e:	2201      	movs	r2, #1
 8000530:	6819      	ldr	r1, [r3, #0]
 8000532:	430a      	orrs	r2, r1
 8000534:	601a      	str	r2, [r3, #0]
  hi2c->State = HAL_I2C_STATE_READY;
 8000536:	2320      	movs	r3, #32
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8000538:	6460      	str	r0, [r4, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800053a:	702b      	strb	r3, [r5, #0]
  hi2c->PreviousState = I2C_STATE_NONE;
 800053c:	6320      	str	r0, [r4, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800053e:	3442      	adds	r4, #66	; 0x42
 8000540:	7020      	strb	r0, [r4, #0]

  return HAL_OK;
}
 8000542:	bd70      	pop	{r4, r5, r6, pc}
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8000544:	2184      	movs	r1, #132	; 0x84
 8000546:	0209      	lsls	r1, r1, #8
 8000548:	4331      	orrs	r1, r6
 800054a:	6099      	str	r1, [r3, #8]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800054c:	2802      	cmp	r0, #2
 800054e:	d1db      	bne.n	8000508 <HAL_I2C_Init+0x50>
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8000550:	2180      	movs	r1, #128	; 0x80
 8000552:	0109      	lsls	r1, r1, #4
 8000554:	6059      	str	r1, [r3, #4]
 8000556:	e7d7      	b.n	8000508 <HAL_I2C_Init+0x50>
 8000558:	f0ffffff 	.word	0xf0ffffff
 800055c:	ffff7fff 	.word	0xffff7fff
 8000560:	02008000 	.word	0x02008000

08000564 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8000564:	b5f0      	push	{r4, r5, r6, r7, lr}
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8000566:	0004      	movs	r4, r0
 8000568:	3441      	adds	r4, #65	; 0x41
 800056a:	7822      	ldrb	r2, [r4, #0]
{
 800056c:	0003      	movs	r3, r0
  if (hi2c->State == HAL_I2C_STATE_READY)
 800056e:	b2d2      	uxtb	r2, r2

    return HAL_OK;
  }
  else
  {
    return HAL_BUSY;
 8000570:	2002      	movs	r0, #2
  if (hi2c->State == HAL_I2C_STATE_READY)
 8000572:	2a20      	cmp	r2, #32
 8000574:	d118      	bne.n	80005a8 <HAL_I2CEx_ConfigAnalogFilter+0x44>
    __HAL_LOCK(hi2c);
 8000576:	001d      	movs	r5, r3
 8000578:	3540      	adds	r5, #64	; 0x40
 800057a:	782e      	ldrb	r6, [r5, #0]
 800057c:	2e01      	cmp	r6, #1
 800057e:	d013      	beq.n	80005a8 <HAL_I2CEx_ConfigAnalogFilter+0x44>
    __HAL_I2C_DISABLE(hi2c);
 8000580:	681b      	ldr	r3, [r3, #0]
    hi2c->State = HAL_I2C_STATE_BUSY;
 8000582:	3022      	adds	r0, #34	; 0x22
 8000584:	7020      	strb	r0, [r4, #0]
    __HAL_I2C_DISABLE(hi2c);
 8000586:	681e      	ldr	r6, [r3, #0]
 8000588:	3823      	subs	r0, #35	; 0x23
 800058a:	4386      	bics	r6, r0
 800058c:	601e      	str	r6, [r3, #0]
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 800058e:	681e      	ldr	r6, [r3, #0]
 8000590:	4f06      	ldr	r7, [pc, #24]	; (80005ac <HAL_I2CEx_ConfigAnalogFilter+0x48>)
 8000592:	403e      	ands	r6, r7
 8000594:	601e      	str	r6, [r3, #0]
    hi2c->Instance->CR1 |= AnalogFilter;
 8000596:	681e      	ldr	r6, [r3, #0]
 8000598:	4331      	orrs	r1, r6
 800059a:	6019      	str	r1, [r3, #0]
    __HAL_I2C_ENABLE(hi2c);
 800059c:	6819      	ldr	r1, [r3, #0]
 800059e:	4308      	orrs	r0, r1
 80005a0:	6018      	str	r0, [r3, #0]
    __HAL_UNLOCK(hi2c);
 80005a2:	2000      	movs	r0, #0
    hi2c->State = HAL_I2C_STATE_READY;
 80005a4:	7022      	strb	r2, [r4, #0]
    __HAL_UNLOCK(hi2c);
 80005a6:	7028      	strb	r0, [r5, #0]
  }
}
 80005a8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80005aa:	46c0      	nop			; (mov r8, r8)
 80005ac:	ffffefff 	.word	0xffffefff

080005b0 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80005b0:	b5f0      	push	{r4, r5, r6, r7, lr}

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80005b2:	0005      	movs	r5, r0
 80005b4:	3541      	adds	r5, #65	; 0x41
 80005b6:	782a      	ldrb	r2, [r5, #0]
{
 80005b8:	0003      	movs	r3, r0
  if (hi2c->State == HAL_I2C_STATE_READY)
 80005ba:	b2d2      	uxtb	r2, r2

    return HAL_OK;
  }
  else
  {
    return HAL_BUSY;
 80005bc:	2002      	movs	r0, #2
  if (hi2c->State == HAL_I2C_STATE_READY)
 80005be:	2a20      	cmp	r2, #32
 80005c0:	d117      	bne.n	80005f2 <HAL_I2CEx_ConfigDigitalFilter+0x42>
    __HAL_LOCK(hi2c);
 80005c2:	001c      	movs	r4, r3
 80005c4:	3440      	adds	r4, #64	; 0x40
 80005c6:	7826      	ldrb	r6, [r4, #0]
 80005c8:	2e01      	cmp	r6, #1
 80005ca:	d012      	beq.n	80005f2 <HAL_I2CEx_ConfigDigitalFilter+0x42>
    __HAL_I2C_DISABLE(hi2c);
 80005cc:	681b      	ldr	r3, [r3, #0]
    hi2c->State = HAL_I2C_STATE_BUSY;
 80005ce:	3022      	adds	r0, #34	; 0x22
 80005d0:	7028      	strb	r0, [r5, #0]
    __HAL_I2C_DISABLE(hi2c);
 80005d2:	681e      	ldr	r6, [r3, #0]
 80005d4:	3823      	subs	r0, #35	; 0x23
 80005d6:	4386      	bics	r6, r0
 80005d8:	601e      	str	r6, [r3, #0]
    tmpreg = hi2c->Instance->CR1;
 80005da:	681e      	ldr	r6, [r3, #0]
    tmpreg &= ~(I2C_CR1_DNF);
 80005dc:	4f05      	ldr	r7, [pc, #20]	; (80005f4 <HAL_I2CEx_ConfigDigitalFilter+0x44>)
    tmpreg |= DigitalFilter << 8U;
 80005de:	0209      	lsls	r1, r1, #8
    tmpreg &= ~(I2C_CR1_DNF);
 80005e0:	403e      	ands	r6, r7
    tmpreg |= DigitalFilter << 8U;
 80005e2:	4331      	orrs	r1, r6
    hi2c->Instance->CR1 = tmpreg;
 80005e4:	6019      	str	r1, [r3, #0]
    __HAL_I2C_ENABLE(hi2c);
 80005e6:	6819      	ldr	r1, [r3, #0]
 80005e8:	4308      	orrs	r0, r1
 80005ea:	6018      	str	r0, [r3, #0]
    __HAL_UNLOCK(hi2c);
 80005ec:	2000      	movs	r0, #0
    hi2c->State = HAL_I2C_STATE_READY;
 80005ee:	702a      	strb	r2, [r5, #0]
    __HAL_UNLOCK(hi2c);
 80005f0:	7020      	strb	r0, [r4, #0]
  }
}
 80005f2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80005f4:	fffff0ff 	.word	0xfffff0ff

080005f8 <IRDA_WaitOnFlagUntilTimeout.constprop.3>:
  * @param  Status the new flag status (SET or RESET). The function is locked in a while loop as long as the flag remains set to Status.
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef IRDA_WaitOnFlagUntilTimeout(IRDA_HandleTypeDef *hirda, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
 80005f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80005fa:	0004      	movs	r4, r0
 80005fc:	000e      	movs	r6, r1
 80005fe:	0017      	movs	r7, r2
 8000600:	001d      	movs	r5, r3
{
  /* Wait until flag is set */
  while((__HAL_IRDA_GET_FLAG(hirda, Flag) ? SET : RESET) == Status)
 8000602:	6822      	ldr	r2, [r4, #0]
 8000604:	69d3      	ldr	r3, [r2, #28]
 8000606:	4033      	ands	r3, r6
 8000608:	429e      	cmp	r6, r3
 800060a:	d101      	bne.n	8000610 <IRDA_WaitOnFlagUntilTimeout.constprop.3+0x18>

        return HAL_TIMEOUT;
      }
    }
  }
  return HAL_OK;
 800060c:	2000      	movs	r0, #0
 800060e:	e016      	b.n	800063e <IRDA_WaitOnFlagUntilTimeout.constprop.3+0x46>
    if(Timeout != HAL_MAX_DELAY)
 8000610:	1c6b      	adds	r3, r5, #1
 8000612:	d0f7      	beq.n	8000604 <IRDA_WaitOnFlagUntilTimeout.constprop.3+0xc>
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 8000614:	2d00      	cmp	r5, #0
 8000616:	d113      	bne.n	8000640 <IRDA_WaitOnFlagUntilTimeout.constprop.3+0x48>
        CLEAR_BIT(hirda->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8000618:	6823      	ldr	r3, [r4, #0]
 800061a:	490c      	ldr	r1, [pc, #48]	; (800064c <IRDA_WaitOnFlagUntilTimeout.constprop.3+0x54>)
 800061c:	681a      	ldr	r2, [r3, #0]
        __HAL_UNLOCK(hirda);
 800061e:	2003      	movs	r0, #3
        CLEAR_BIT(hirda->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8000620:	400a      	ands	r2, r1
 8000622:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(hirda->Instance->CR3, USART_CR3_EIE);
 8000624:	689a      	ldr	r2, [r3, #8]
 8000626:	31a3      	adds	r1, #163	; 0xa3
 8000628:	31ff      	adds	r1, #255	; 0xff
 800062a:	438a      	bics	r2, r1
 800062c:	609a      	str	r2, [r3, #8]
        hirda->gState  = HAL_IRDA_STATE_READY;
 800062e:	0022      	movs	r2, r4
 8000630:	2320      	movs	r3, #32
 8000632:	3235      	adds	r2, #53	; 0x35
 8000634:	7013      	strb	r3, [r2, #0]
        hirda->RxState = HAL_IRDA_STATE_READY;
 8000636:	7053      	strb	r3, [r2, #1]
        __HAL_UNLOCK(hirda);
 8000638:	2300      	movs	r3, #0
 800063a:	3434      	adds	r4, #52	; 0x34
 800063c:	7023      	strb	r3, [r4, #0]
}
 800063e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 8000640:	f7ff fe2c 	bl	800029c <HAL_GetTick>
 8000644:	1bc0      	subs	r0, r0, r7
 8000646:	4285      	cmp	r5, r0
 8000648:	d2db      	bcs.n	8000602 <IRDA_WaitOnFlagUntilTimeout.constprop.3+0xa>
 800064a:	e7e5      	b.n	8000618 <IRDA_WaitOnFlagUntilTimeout.constprop.3+0x20>
 800064c:	fffffe5f 	.word	0xfffffe5f

08000650 <HAL_IRDA_Init>:
{
 8000650:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000652:	1e04      	subs	r4, r0, #0
  if(hirda == NULL)
 8000654:	d101      	bne.n	800065a <HAL_IRDA_Init+0xa>
    return HAL_ERROR;
 8000656:	2001      	movs	r0, #1
 8000658:	e098      	b.n	800078c <HAL_IRDA_Init+0x13c>
  if(hirda->gState == HAL_IRDA_STATE_RESET)
 800065a:	0007      	movs	r7, r0
 800065c:	3735      	adds	r7, #53	; 0x35
 800065e:	783b      	ldrb	r3, [r7, #0]
 8000660:	b2db      	uxtb	r3, r3
 8000662:	2b00      	cmp	r3, #0
 8000664:	d104      	bne.n	8000670 <HAL_IRDA_Init+0x20>
    hirda->Lock = HAL_UNLOCKED;
 8000666:	0002      	movs	r2, r0
 8000668:	3234      	adds	r2, #52	; 0x34
 800066a:	7013      	strb	r3, [r2, #0]
    HAL_IRDA_MspInit(hirda);
 800066c:	f001 fad8 	bl	8001c20 <HAL_IRDA_MspInit>
  hirda->gState = HAL_IRDA_STATE_BUSY;
 8000670:	2324      	movs	r3, #36	; 0x24
  __HAL_IRDA_DISABLE(hirda);
 8000672:	2201      	movs	r2, #1
 8000674:	6825      	ldr	r5, [r4, #0]
  hirda->gState = HAL_IRDA_STATE_BUSY;
 8000676:	703b      	strb	r3, [r7, #0]
  __HAL_IRDA_DISABLE(hirda);
 8000678:	682b      	ldr	r3, [r5, #0]
  tmpreg = (uint32_t)hirda->Init.WordLength | hirda->Init.Parity | hirda->Init.Mode ;
 800067a:	68e1      	ldr	r1, [r4, #12]
  __HAL_IRDA_DISABLE(hirda);
 800067c:	4393      	bics	r3, r2
 800067e:	602b      	str	r3, [r5, #0]
  tmpreg = (uint32_t)hirda->Init.WordLength | hirda->Init.Parity | hirda->Init.Mode ;
 8000680:	68a3      	ldr	r3, [r4, #8]
  MODIFY_REG(hirda->Instance->CR1, IRDA_CR1_FIELDS, tmpreg);
 8000682:	682a      	ldr	r2, [r5, #0]
  tmpreg = (uint32_t)hirda->Init.WordLength | hirda->Init.Parity | hirda->Init.Mode ;
 8000684:	430b      	orrs	r3, r1
 8000686:	6921      	ldr	r1, [r4, #16]
  IRDA_GETCLOCKSOURCE(hirda, clocksource);
 8000688:	4e41      	ldr	r6, [pc, #260]	; (8000790 <HAL_IRDA_Init+0x140>)
  tmpreg = (uint32_t)hirda->Init.WordLength | hirda->Init.Parity | hirda->Init.Mode ;
 800068a:	430b      	orrs	r3, r1
  MODIFY_REG(hirda->Instance->CR1, IRDA_CR1_FIELDS, tmpreg);
 800068c:	4941      	ldr	r1, [pc, #260]	; (8000794 <HAL_IRDA_Init+0x144>)
 800068e:	400a      	ands	r2, r1
 8000690:	4313      	orrs	r3, r2
  MODIFY_REG(hirda->Instance->CR3, USART_CR3_IRLP, hirda->Init.PowerMode);
 8000692:	2204      	movs	r2, #4
  MODIFY_REG(hirda->Instance->CR1, IRDA_CR1_FIELDS, tmpreg);
 8000694:	602b      	str	r3, [r5, #0]
  MODIFY_REG(hirda->Instance->CR3, USART_CR3_IRLP, hirda->Init.PowerMode);
 8000696:	68ab      	ldr	r3, [r5, #8]
 8000698:	4393      	bics	r3, r2
 800069a:	8ae2      	ldrh	r2, [r4, #22]
 800069c:	4313      	orrs	r3, r2
  MODIFY_REG(hirda->Instance->GTPR, USART_GTPR_PSC, hirda->Init.Prescaler);
 800069e:	22ff      	movs	r2, #255	; 0xff
  MODIFY_REG(hirda->Instance->CR3, USART_CR3_IRLP, hirda->Init.PowerMode);
 80006a0:	60ab      	str	r3, [r5, #8]
  MODIFY_REG(hirda->Instance->GTPR, USART_GTPR_PSC, hirda->Init.Prescaler);
 80006a2:	692b      	ldr	r3, [r5, #16]
 80006a4:	4393      	bics	r3, r2
 80006a6:	7d22      	ldrb	r2, [r4, #20]
 80006a8:	4313      	orrs	r3, r2
 80006aa:	612b      	str	r3, [r5, #16]
  IRDA_GETCLOCKSOURCE(hirda, clocksource);
 80006ac:	42b5      	cmp	r5, r6
 80006ae:	d10e      	bne.n	80006ce <HAL_IRDA_Init+0x7e>
 80006b0:	2203      	movs	r2, #3
 80006b2:	4b39      	ldr	r3, [pc, #228]	; (8000798 <HAL_IRDA_Init+0x148>)
 80006b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80006b6:	4013      	ands	r3, r2
  switch (clocksource)
 80006b8:	4a38      	ldr	r2, [pc, #224]	; (800079c <HAL_IRDA_Init+0x14c>)
 80006ba:	5cd0      	ldrb	r0, [r2, r3]
 80006bc:	2808      	cmp	r0, #8
 80006be:	d8ca      	bhi.n	8000656 <HAL_IRDA_Init+0x6>
 80006c0:	f7ff fd22 	bl	8000108 <__gnu_thumb1_case_sqi>
 80006c4:	c945c908 	.word	0xc945c908
 80006c8:	c9c9c94f 	.word	0xc9c9c94f
 80006cc:	54          	.byte	0x54
 80006cd:	00          	.byte	0x00
  IRDA_GETCLOCKSOURCE(hirda, clocksource);
 80006ce:	4b34      	ldr	r3, [pc, #208]	; (80007a0 <HAL_IRDA_Init+0x150>)
 80006d0:	429d      	cmp	r5, r3
 80006d2:	d1c0      	bne.n	8000656 <HAL_IRDA_Init+0x6>
      hirda->Instance->BRR = (uint16_t)((HAL_RCC_GetPCLK1Freq() + (hirda->Init.BaudRate/2)) / hirda->Init.BaudRate);
 80006d4:	f000 fba2 	bl	8000e1c <HAL_RCC_GetPCLK1Freq>
 80006d8:	6863      	ldr	r3, [r4, #4]
 80006da:	6861      	ldr	r1, [r4, #4]
 80006dc:	085b      	lsrs	r3, r3, #1
 80006de:	1818      	adds	r0, r3, r0
 80006e0:	f7ff fd26 	bl	8000130 <__udivsi3>
 80006e4:	b280      	uxth	r0, r0
 80006e6:	60e8      	str	r0, [r5, #12]
  CLEAR_BIT(hirda->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN | USART_CR2_STOP));
 80006e8:	6823      	ldr	r3, [r4, #0]
 80006ea:	492e      	ldr	r1, [pc, #184]	; (80007a4 <HAL_IRDA_Init+0x154>)
 80006ec:	685a      	ldr	r2, [r3, #4]
 80006ee:	400a      	ands	r2, r1
  CLEAR_BIT(hirda->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL));
 80006f0:	2128      	movs	r1, #40	; 0x28
  CLEAR_BIT(hirda->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN | USART_CR2_STOP));
 80006f2:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(hirda->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL));
 80006f4:	689a      	ldr	r2, [r3, #8]
 80006f6:	438a      	bics	r2, r1
 80006f8:	609a      	str	r2, [r3, #8]
  hirda->Instance->CR3 |= USART_CR3_IREN;
 80006fa:	2202      	movs	r2, #2
 80006fc:	6899      	ldr	r1, [r3, #8]
 80006fe:	430a      	orrs	r2, r1
 8000700:	609a      	str	r2, [r3, #8]
  __HAL_IRDA_ENABLE(hirda);
 8000702:	2201      	movs	r2, #1
 8000704:	6819      	ldr	r1, [r3, #0]
 8000706:	430a      	orrs	r2, r1
 8000708:	601a      	str	r2, [r3, #0]
  hirda->ErrorCode = HAL_IRDA_ERROR_NONE;
 800070a:	2300      	movs	r3, #0
 800070c:	63a3      	str	r3, [r4, #56]	; 0x38
  tickstart = HAL_GetTick();
 800070e:	f7ff fdc5 	bl	800029c <HAL_GetTick>
  if (IS_UART_WAKEUP_FROMSTOP_INSTANCE(hirda->Instance))
 8000712:	6823      	ldr	r3, [r4, #0]
  tickstart = HAL_GetTick();
 8000714:	0005      	movs	r5, r0
  if (IS_UART_WAKEUP_FROMSTOP_INSTANCE(hirda->Instance))
 8000716:	42b3      	cmp	r3, r6
 8000718:	d110      	bne.n	800073c <HAL_IRDA_Init+0xec>
    if((hirda->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800071a:	6833      	ldr	r3, [r6, #0]
 800071c:	071b      	lsls	r3, r3, #28
 800071e:	d42a      	bmi.n	8000776 <HAL_IRDA_Init+0x126>
    if((hirda->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8000720:	6823      	ldr	r3, [r4, #0]
 8000722:	681b      	ldr	r3, [r3, #0]
 8000724:	075b      	lsls	r3, r3, #29
 8000726:	d509      	bpl.n	800073c <HAL_IRDA_Init+0xec>
      if(IRDA_WaitOnFlagUntilTimeout(hirda, USART_ISR_REACK, RESET, tickstart, IRDA_TEACK_REACK_TIMEOUT) != HAL_OK)
 8000728:	23fa      	movs	r3, #250	; 0xfa
 800072a:	2180      	movs	r1, #128	; 0x80
 800072c:	009b      	lsls	r3, r3, #2
 800072e:	002a      	movs	r2, r5
 8000730:	03c9      	lsls	r1, r1, #15
 8000732:	0020      	movs	r0, r4
 8000734:	f7ff ff60 	bl	80005f8 <IRDA_WaitOnFlagUntilTimeout.constprop.3>
 8000738:	2800      	cmp	r0, #0
 800073a:	d126      	bne.n	800078a <HAL_IRDA_Init+0x13a>
  hirda->RxState = HAL_IRDA_STATE_READY;
 800073c:	0022      	movs	r2, r4
  hirda->gState  = HAL_IRDA_STATE_READY;
 800073e:	2320      	movs	r3, #32
  __HAL_UNLOCK(hirda);
 8000740:	2000      	movs	r0, #0
  hirda->RxState = HAL_IRDA_STATE_READY;
 8000742:	3236      	adds	r2, #54	; 0x36
  __HAL_UNLOCK(hirda);
 8000744:	3434      	adds	r4, #52	; 0x34
  hirda->gState  = HAL_IRDA_STATE_READY;
 8000746:	703b      	strb	r3, [r7, #0]
  hirda->RxState = HAL_IRDA_STATE_READY;
 8000748:	7013      	strb	r3, [r2, #0]
  __HAL_UNLOCK(hirda);
 800074a:	7020      	strb	r0, [r4, #0]
 800074c:	e01e      	b.n	800078c <HAL_IRDA_Init+0x13c>
      hirda->Instance->BRR = (uint16_t)((HSI_VALUE + (hirda->Init.BaudRate/2)) / hirda->Init.BaudRate);
 800074e:	6863      	ldr	r3, [r4, #4]
 8000750:	0858      	lsrs	r0, r3, #1
 8000752:	4b15      	ldr	r3, [pc, #84]	; (80007a8 <HAL_IRDA_Init+0x158>)
      hirda->Instance->BRR = (uint16_t)((LSE_VALUE  + (hirda->Init.BaudRate/2)) / hirda->Init.BaudRate);
 8000754:	6861      	ldr	r1, [r4, #4]
 8000756:	18c0      	adds	r0, r0, r3
 8000758:	f7ff fcea 	bl	8000130 <__udivsi3>
 800075c:	b280      	uxth	r0, r0
 800075e:	60f0      	str	r0, [r6, #12]
 8000760:	e7c2      	b.n	80006e8 <HAL_IRDA_Init+0x98>
      hirda->Instance->BRR = (uint16_t)((HAL_RCC_GetSysClockFreq() + (hirda->Init.BaudRate/2)) / hirda->Init.BaudRate);
 8000762:	f000 fa8d 	bl	8000c80 <HAL_RCC_GetSysClockFreq>
 8000766:	6863      	ldr	r3, [r4, #4]
 8000768:	085b      	lsrs	r3, r3, #1
 800076a:	e7f3      	b.n	8000754 <HAL_IRDA_Init+0x104>
      hirda->Instance->BRR = (uint16_t)((LSE_VALUE  + (hirda->Init.BaudRate/2)) / hirda->Init.BaudRate);
 800076c:	6863      	ldr	r3, [r4, #4]
 800076e:	0858      	lsrs	r0, r3, #1
 8000770:	2380      	movs	r3, #128	; 0x80
 8000772:	021b      	lsls	r3, r3, #8
 8000774:	e7ee      	b.n	8000754 <HAL_IRDA_Init+0x104>
      if(IRDA_WaitOnFlagUntilTimeout(hirda, USART_ISR_TEACK, RESET, tickstart, IRDA_TEACK_REACK_TIMEOUT) != HAL_OK)
 8000776:	23fa      	movs	r3, #250	; 0xfa
 8000778:	2180      	movs	r1, #128	; 0x80
 800077a:	009b      	lsls	r3, r3, #2
 800077c:	002a      	movs	r2, r5
 800077e:	0389      	lsls	r1, r1, #14
 8000780:	0020      	movs	r0, r4
 8000782:	f7ff ff39 	bl	80005f8 <IRDA_WaitOnFlagUntilTimeout.constprop.3>
 8000786:	2800      	cmp	r0, #0
 8000788:	d0ca      	beq.n	8000720 <HAL_IRDA_Init+0xd0>
        return HAL_TIMEOUT;
 800078a:	2003      	movs	r0, #3
}
 800078c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800078e:	46c0      	nop			; (mov r8, r8)
 8000790:	40013800 	.word	0x40013800
 8000794:	ffffe9f3 	.word	0xffffe9f3
 8000798:	40021000 	.word	0x40021000
 800079c:	08002d14 	.word	0x08002d14
 80007a0:	40004400 	.word	0x40004400
 80007a4:	ffff87ff 	.word	0xffff87ff
 80007a8:	007a1200 	.word	0x007a1200

080007ac <HAL_IRDA_Transmit>:
{
 80007ac:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  if(hirda->gState == HAL_IRDA_STATE_READY)
 80007ae:	0007      	movs	r7, r0
{
 80007b0:	9301      	str	r3, [sp, #4]
  if(hirda->gState == HAL_IRDA_STATE_READY)
 80007b2:	3735      	adds	r7, #53	; 0x35
 80007b4:	783b      	ldrb	r3, [r7, #0]
{
 80007b6:	0004      	movs	r4, r0
 80007b8:	000d      	movs	r5, r1
 80007ba:	0016      	movs	r6, r2
    return HAL_BUSY;
 80007bc:	2002      	movs	r0, #2
  if(hirda->gState == HAL_IRDA_STATE_READY)
 80007be:	2b20      	cmp	r3, #32
 80007c0:	d13e      	bne.n	8000840 <HAL_IRDA_Transmit+0x94>
      return  HAL_ERROR;
 80007c2:	3801      	subs	r0, #1
    if((pData == NULL) || (Size == 0U))
 80007c4:	2900      	cmp	r1, #0
 80007c6:	d03b      	beq.n	8000840 <HAL_IRDA_Transmit+0x94>
 80007c8:	2a00      	cmp	r2, #0
 80007ca:	d039      	beq.n	8000840 <HAL_IRDA_Transmit+0x94>
    if ((hirda->Init.WordLength == USART_WORDLENGTH_9B)&& (hirda->Init.Parity == USART_PARITY_NONE))
 80007cc:	2380      	movs	r3, #128	; 0x80
 80007ce:	68a2      	ldr	r2, [r4, #8]
 80007d0:	015b      	lsls	r3, r3, #5
 80007d2:	429a      	cmp	r2, r3
 80007d4:	d104      	bne.n	80007e0 <HAL_IRDA_Transmit+0x34>
 80007d6:	68e3      	ldr	r3, [r4, #12]
 80007d8:	2b00      	cmp	r3, #0
 80007da:	d101      	bne.n	80007e0 <HAL_IRDA_Transmit+0x34>
      if((((uint32_t)pData)&1U) != 0U)
 80007dc:	4201      	tst	r1, r0
 80007de:	d12f      	bne.n	8000840 <HAL_IRDA_Transmit+0x94>
    __HAL_LOCK(hirda);
 80007e0:	0023      	movs	r3, r4
 80007e2:	3334      	adds	r3, #52	; 0x34
 80007e4:	781a      	ldrb	r2, [r3, #0]
    return HAL_BUSY;
 80007e6:	2002      	movs	r0, #2
    __HAL_LOCK(hirda);
 80007e8:	2a01      	cmp	r2, #1
 80007ea:	d029      	beq.n	8000840 <HAL_IRDA_Transmit+0x94>
 80007ec:	2201      	movs	r2, #1
 80007ee:	701a      	strb	r2, [r3, #0]
    hirda->ErrorCode = HAL_IRDA_ERROR_NONE;
 80007f0:	2300      	movs	r3, #0
 80007f2:	63a3      	str	r3, [r4, #56]	; 0x38
    hirda->gState = HAL_IRDA_STATE_BUSY_TX;
 80007f4:	3321      	adds	r3, #33	; 0x21
 80007f6:	703b      	strb	r3, [r7, #0]
    tickstart = HAL_GetTick();
 80007f8:	f7ff fd50 	bl	800029c <HAL_GetTick>
    hirda->TxXferSize = Size;
 80007fc:	83a6      	strh	r6, [r4, #28]
    hirda->TxXferCount = Size;
 80007fe:	83e6      	strh	r6, [r4, #30]
      if ((hirda->Init.WordLength == IRDA_WORDLENGTH_9B) && (hirda->Init.Parity == IRDA_PARITY_NONE))
 8000800:	2680      	movs	r6, #128	; 0x80
    tickstart = HAL_GetTick();
 8000802:	9000      	str	r0, [sp, #0]
      if ((hirda->Init.WordLength == IRDA_WORDLENGTH_9B) && (hirda->Init.Parity == IRDA_PARITY_NONE))
 8000804:	0176      	lsls	r6, r6, #5
    while(hirda->TxXferCount > 0U)
 8000806:	8be3      	ldrh	r3, [r4, #30]
 8000808:	2b00      	cmp	r3, #0
 800080a:	d10c      	bne.n	8000826 <HAL_IRDA_Transmit+0x7a>
    if(IRDA_WaitOnFlagUntilTimeout(hirda, IRDA_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800080c:	9b01      	ldr	r3, [sp, #4]
 800080e:	9a00      	ldr	r2, [sp, #0]
 8000810:	2140      	movs	r1, #64	; 0x40
 8000812:	0020      	movs	r0, r4
 8000814:	f7ff fef0 	bl	80005f8 <IRDA_WaitOnFlagUntilTimeout.constprop.3>
 8000818:	2800      	cmp	r0, #0
 800081a:	d110      	bne.n	800083e <HAL_IRDA_Transmit+0x92>
    hirda->gState = HAL_IRDA_STATE_READY;
 800081c:	2320      	movs	r3, #32
    __HAL_UNLOCK(hirda);
 800081e:	3434      	adds	r4, #52	; 0x34
    hirda->gState = HAL_IRDA_STATE_READY;
 8000820:	703b      	strb	r3, [r7, #0]
    __HAL_UNLOCK(hirda);
 8000822:	7020      	strb	r0, [r4, #0]
    return HAL_OK;
 8000824:	e00c      	b.n	8000840 <HAL_IRDA_Transmit+0x94>
      hirda->TxXferCount--;
 8000826:	8be3      	ldrh	r3, [r4, #30]
      if(IRDA_WaitOnFlagUntilTimeout(hirda, IRDA_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8000828:	9a00      	ldr	r2, [sp, #0]
      hirda->TxXferCount--;
 800082a:	3b01      	subs	r3, #1
 800082c:	b29b      	uxth	r3, r3
 800082e:	83e3      	strh	r3, [r4, #30]
      if(IRDA_WaitOnFlagUntilTimeout(hirda, IRDA_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8000830:	2180      	movs	r1, #128	; 0x80
 8000832:	9b01      	ldr	r3, [sp, #4]
 8000834:	0020      	movs	r0, r4
 8000836:	f7ff fedf 	bl	80005f8 <IRDA_WaitOnFlagUntilTimeout.constprop.3>
 800083a:	2800      	cmp	r0, #0
 800083c:	d001      	beq.n	8000842 <HAL_IRDA_Transmit+0x96>
        return HAL_TIMEOUT;
 800083e:	2003      	movs	r0, #3
}
 8000840:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
      if ((hirda->Init.WordLength == IRDA_WORDLENGTH_9B) && (hirda->Init.Parity == IRDA_PARITY_NONE))
 8000842:	68a3      	ldr	r3, [r4, #8]
 8000844:	6822      	ldr	r2, [r4, #0]
 8000846:	42b3      	cmp	r3, r6
 8000848:	d108      	bne.n	800085c <HAL_IRDA_Transmit+0xb0>
 800084a:	68e3      	ldr	r3, [r4, #12]
 800084c:	2b00      	cmp	r3, #0
 800084e:	d105      	bne.n	800085c <HAL_IRDA_Transmit+0xb0>
        hirda->Instance->TDR = (*tmp & (uint16_t)0x01FFU);
 8000850:	882b      	ldrh	r3, [r5, #0]
        pData += 2;
 8000852:	3502      	adds	r5, #2
        hirda->Instance->TDR = (*tmp & (uint16_t)0x01FFU);
 8000854:	05db      	lsls	r3, r3, #23
 8000856:	0ddb      	lsrs	r3, r3, #23
 8000858:	8513      	strh	r3, [r2, #40]	; 0x28
        pData += 2;
 800085a:	e7d4      	b.n	8000806 <HAL_IRDA_Transmit+0x5a>
        hirda->Instance->TDR = (*pData++ & (uint8_t)0xFFU);
 800085c:	782b      	ldrb	r3, [r5, #0]
 800085e:	3501      	adds	r5, #1
 8000860:	8513      	strh	r3, [r2, #40]	; 0x28
 8000862:	e7d0      	b.n	8000806 <HAL_IRDA_Transmit+0x5a>

08000864 <HAL_IRDA_Transmit_IT>:
{
 8000864:	b570      	push	{r4, r5, r6, lr}
  if(hirda->gState == HAL_IRDA_STATE_READY)
 8000866:	0006      	movs	r6, r0
 8000868:	3635      	adds	r6, #53	; 0x35
 800086a:	7833      	ldrb	r3, [r6, #0]
{
 800086c:	0004      	movs	r4, r0
    return HAL_BUSY;
 800086e:	2002      	movs	r0, #2
  if(hirda->gState == HAL_IRDA_STATE_READY)
 8000870:	2b20      	cmp	r3, #32
 8000872:	d122      	bne.n	80008ba <HAL_IRDA_Transmit_IT+0x56>
      return HAL_ERROR;
 8000874:	3801      	subs	r0, #1
    if((pData == NULL) || (Size == 0U))
 8000876:	2900      	cmp	r1, #0
 8000878:	d01f      	beq.n	80008ba <HAL_IRDA_Transmit_IT+0x56>
 800087a:	2a00      	cmp	r2, #0
 800087c:	d01d      	beq.n	80008ba <HAL_IRDA_Transmit_IT+0x56>
    if ((hirda->Init.WordLength == USART_WORDLENGTH_9B) && (hirda->Init.Parity == USART_PARITY_NONE))
 800087e:	2380      	movs	r3, #128	; 0x80
 8000880:	68a5      	ldr	r5, [r4, #8]
 8000882:	015b      	lsls	r3, r3, #5
 8000884:	429d      	cmp	r5, r3
 8000886:	d104      	bne.n	8000892 <HAL_IRDA_Transmit_IT+0x2e>
 8000888:	68e3      	ldr	r3, [r4, #12]
 800088a:	2b00      	cmp	r3, #0
 800088c:	d101      	bne.n	8000892 <HAL_IRDA_Transmit_IT+0x2e>
      if((((uint32_t)pData)&1U) != 0U)
 800088e:	4201      	tst	r1, r0
 8000890:	d113      	bne.n	80008ba <HAL_IRDA_Transmit_IT+0x56>
    __HAL_LOCK(hirda);
 8000892:	0025      	movs	r5, r4
 8000894:	3534      	adds	r5, #52	; 0x34
 8000896:	782b      	ldrb	r3, [r5, #0]
    return HAL_BUSY;
 8000898:	2002      	movs	r0, #2
    __HAL_LOCK(hirda);
 800089a:	2b01      	cmp	r3, #1
 800089c:	d00d      	beq.n	80008ba <HAL_IRDA_Transmit_IT+0x56>
    hirda->TxXferCount = Size;
 800089e:	83e2      	strh	r2, [r4, #30]
    hirda->TxXferSize = Size;
 80008a0:	83a2      	strh	r2, [r4, #28]
    hirda->ErrorCode = HAL_IRDA_ERROR_NONE;
 80008a2:	2300      	movs	r3, #0
    hirda->gState = HAL_IRDA_STATE_BUSY_TX;
 80008a4:	2221      	movs	r2, #33	; 0x21
    hirda->pTxBuffPtr = pData;
 80008a6:	61a1      	str	r1, [r4, #24]
    SET_BIT(hirda->Instance->CR1, USART_CR1_TXEIE);
 80008a8:	6821      	ldr	r1, [r4, #0]
    hirda->ErrorCode = HAL_IRDA_ERROR_NONE;
 80008aa:	63a3      	str	r3, [r4, #56]	; 0x38
    hirda->gState = HAL_IRDA_STATE_BUSY_TX;
 80008ac:	7032      	strb	r2, [r6, #0]
    SET_BIT(hirda->Instance->CR1, USART_CR1_TXEIE);
 80008ae:	6808      	ldr	r0, [r1, #0]
 80008b0:	325f      	adds	r2, #95	; 0x5f
 80008b2:	4302      	orrs	r2, r0
    return HAL_OK;
 80008b4:	0018      	movs	r0, r3
    __HAL_UNLOCK(hirda);
 80008b6:	702b      	strb	r3, [r5, #0]
    SET_BIT(hirda->Instance->CR1, USART_CR1_TXEIE);
 80008b8:	600a      	str	r2, [r1, #0]
}
 80008ba:	bd70      	pop	{r4, r5, r6, pc}

080008bc <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80008bc:	b5f0      	push	{r4, r5, r6, r7, lr}
  /* Check the parameters */
  assert_param(RCC_OscInitStruct != NULL);
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80008be:	6803      	ldr	r3, [r0, #0]
{
 80008c0:	b085      	sub	sp, #20
 80008c2:	0005      	movs	r5, r0
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80008c4:	07db      	lsls	r3, r3, #31
 80008c6:	d42f      	bmi.n	8000928 <HAL_RCC_OscConfig+0x6c>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80008c8:	682b      	ldr	r3, [r5, #0]
 80008ca:	079b      	lsls	r3, r3, #30
 80008cc:	d500      	bpl.n	80008d0 <HAL_RCC_OscConfig+0x14>
 80008ce:	e081      	b.n	80009d4 <HAL_RCC_OscConfig+0x118>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80008d0:	682b      	ldr	r3, [r5, #0]
 80008d2:	071b      	lsls	r3, r3, #28
 80008d4:	d500      	bpl.n	80008d8 <HAL_RCC_OscConfig+0x1c>
 80008d6:	e0bc      	b.n	8000a52 <HAL_RCC_OscConfig+0x196>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80008d8:	682b      	ldr	r3, [r5, #0]
 80008da:	075b      	lsls	r3, r3, #29
 80008dc:	d500      	bpl.n	80008e0 <HAL_RCC_OscConfig+0x24>
 80008de:	e0df      	b.n	8000aa0 <HAL_RCC_OscConfig+0x1e4>
      __HAL_RCC_PWR_CLK_DISABLE();
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 80008e0:	682b      	ldr	r3, [r5, #0]
 80008e2:	06db      	lsls	r3, r3, #27
 80008e4:	d51a      	bpl.n	800091c <HAL_RCC_OscConfig+0x60>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 80008e6:	696a      	ldr	r2, [r5, #20]
 80008e8:	4cb5      	ldr	r4, [pc, #724]	; (8000bc0 <HAL_RCC_OscConfig+0x304>)
 80008ea:	2304      	movs	r3, #4
 80008ec:	2a01      	cmp	r2, #1
 80008ee:	d000      	beq.n	80008f2 <HAL_RCC_OscConfig+0x36>
 80008f0:	e14b      	b.n	8000b8a <HAL_RCC_OscConfig+0x2ce>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 80008f2:	6b61      	ldr	r1, [r4, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 80008f4:	2602      	movs	r6, #2
      __HAL_RCC_HSI14ADC_DISABLE();
 80008f6:	430b      	orrs	r3, r1
 80008f8:	6363      	str	r3, [r4, #52]	; 0x34
      __HAL_RCC_HSI14_ENABLE();
 80008fa:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80008fc:	431a      	orrs	r2, r3
 80008fe:	6362      	str	r2, [r4, #52]	; 0x34
      tickstart = HAL_GetTick();
 8000900:	f7ff fccc 	bl	800029c <HAL_GetTick>
 8000904:	0007      	movs	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8000906:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8000908:	4233      	tst	r3, r6
 800090a:	d100      	bne.n	800090e <HAL_RCC_OscConfig+0x52>
 800090c:	e136      	b.n	8000b7c <HAL_RCC_OscConfig+0x2c0>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 800090e:	21f8      	movs	r1, #248	; 0xf8
 8000910:	6b62      	ldr	r2, [r4, #52]	; 0x34
 8000912:	69ab      	ldr	r3, [r5, #24]
 8000914:	438a      	bics	r2, r1
 8000916:	00db      	lsls	r3, r3, #3
 8000918:	4313      	orrs	r3, r2
 800091a:	6363      	str	r3, [r4, #52]	; 0x34
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800091c:	6a29      	ldr	r1, [r5, #32]
 800091e:	2900      	cmp	r1, #0
 8000920:	d000      	beq.n	8000924 <HAL_RCC_OscConfig+0x68>
 8000922:	e159      	b.n	8000bd8 <HAL_RCC_OscConfig+0x31c>
    {
      return HAL_ERROR;
    }
  }
  
  return HAL_OK;
 8000924:	2000      	movs	r0, #0
 8000926:	e013      	b.n	8000950 <HAL_RCC_OscConfig+0x94>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8000928:	210c      	movs	r1, #12
 800092a:	4ca5      	ldr	r4, [pc, #660]	; (8000bc0 <HAL_RCC_OscConfig+0x304>)
 800092c:	6862      	ldr	r2, [r4, #4]
 800092e:	400a      	ands	r2, r1
 8000930:	2a04      	cmp	r2, #4
 8000932:	d006      	beq.n	8000942 <HAL_RCC_OscConfig+0x86>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000934:	6863      	ldr	r3, [r4, #4]
 8000936:	400b      	ands	r3, r1
 8000938:	2b08      	cmp	r3, #8
 800093a:	d10b      	bne.n	8000954 <HAL_RCC_OscConfig+0x98>
 800093c:	6863      	ldr	r3, [r4, #4]
 800093e:	03db      	lsls	r3, r3, #15
 8000940:	d508      	bpl.n	8000954 <HAL_RCC_OscConfig+0x98>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000942:	6823      	ldr	r3, [r4, #0]
 8000944:	039b      	lsls	r3, r3, #14
 8000946:	d5bf      	bpl.n	80008c8 <HAL_RCC_OscConfig+0xc>
 8000948:	686b      	ldr	r3, [r5, #4]
 800094a:	2b00      	cmp	r3, #0
 800094c:	d1bc      	bne.n	80008c8 <HAL_RCC_OscConfig+0xc>
        return HAL_ERROR;
 800094e:	2001      	movs	r0, #1
}
 8000950:	b005      	add	sp, #20
 8000952:	bdf0      	pop	{r4, r5, r6, r7, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000954:	686b      	ldr	r3, [r5, #4]
 8000956:	2b01      	cmp	r3, #1
 8000958:	d113      	bne.n	8000982 <HAL_RCC_OscConfig+0xc6>
 800095a:	2380      	movs	r3, #128	; 0x80
 800095c:	6822      	ldr	r2, [r4, #0]
 800095e:	025b      	lsls	r3, r3, #9
 8000960:	4313      	orrs	r3, r2
 8000962:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8000964:	f7ff fc9a 	bl	800029c <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000968:	2680      	movs	r6, #128	; 0x80
        tickstart = HAL_GetTick();
 800096a:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800096c:	02b6      	lsls	r6, r6, #10
 800096e:	6823      	ldr	r3, [r4, #0]
 8000970:	4233      	tst	r3, r6
 8000972:	d1a9      	bne.n	80008c8 <HAL_RCC_OscConfig+0xc>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000974:	f7ff fc92 	bl	800029c <HAL_GetTick>
 8000978:	1bc0      	subs	r0, r0, r7
 800097a:	2864      	cmp	r0, #100	; 0x64
 800097c:	d9f7      	bls.n	800096e <HAL_RCC_OscConfig+0xb2>
            return HAL_TIMEOUT;
 800097e:	2003      	movs	r0, #3
 8000980:	e7e6      	b.n	8000950 <HAL_RCC_OscConfig+0x94>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000982:	2b00      	cmp	r3, #0
 8000984:	d116      	bne.n	80009b4 <HAL_RCC_OscConfig+0xf8>
 8000986:	6823      	ldr	r3, [r4, #0]
 8000988:	4a8e      	ldr	r2, [pc, #568]	; (8000bc4 <HAL_RCC_OscConfig+0x308>)
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800098a:	2680      	movs	r6, #128	; 0x80
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800098c:	4013      	ands	r3, r2
 800098e:	6023      	str	r3, [r4, #0]
 8000990:	6823      	ldr	r3, [r4, #0]
 8000992:	4a8d      	ldr	r2, [pc, #564]	; (8000bc8 <HAL_RCC_OscConfig+0x30c>)
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000994:	02b6      	lsls	r6, r6, #10
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000996:	4013      	ands	r3, r2
 8000998:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 800099a:	f7ff fc7f 	bl	800029c <HAL_GetTick>
 800099e:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80009a0:	6823      	ldr	r3, [r4, #0]
 80009a2:	4233      	tst	r3, r6
 80009a4:	d100      	bne.n	80009a8 <HAL_RCC_OscConfig+0xec>
 80009a6:	e78f      	b.n	80008c8 <HAL_RCC_OscConfig+0xc>
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80009a8:	f7ff fc78 	bl	800029c <HAL_GetTick>
 80009ac:	1bc0      	subs	r0, r0, r7
 80009ae:	2864      	cmp	r0, #100	; 0x64
 80009b0:	d9f6      	bls.n	80009a0 <HAL_RCC_OscConfig+0xe4>
 80009b2:	e7e4      	b.n	800097e <HAL_RCC_OscConfig+0xc2>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80009b4:	2b05      	cmp	r3, #5
 80009b6:	d105      	bne.n	80009c4 <HAL_RCC_OscConfig+0x108>
 80009b8:	2380      	movs	r3, #128	; 0x80
 80009ba:	6822      	ldr	r2, [r4, #0]
 80009bc:	02db      	lsls	r3, r3, #11
 80009be:	4313      	orrs	r3, r2
 80009c0:	6023      	str	r3, [r4, #0]
 80009c2:	e7ca      	b.n	800095a <HAL_RCC_OscConfig+0x9e>
 80009c4:	6823      	ldr	r3, [r4, #0]
 80009c6:	4a7f      	ldr	r2, [pc, #508]	; (8000bc4 <HAL_RCC_OscConfig+0x308>)
 80009c8:	4013      	ands	r3, r2
 80009ca:	6023      	str	r3, [r4, #0]
 80009cc:	6823      	ldr	r3, [r4, #0]
 80009ce:	4a7e      	ldr	r2, [pc, #504]	; (8000bc8 <HAL_RCC_OscConfig+0x30c>)
 80009d0:	4013      	ands	r3, r2
 80009d2:	e7c6      	b.n	8000962 <HAL_RCC_OscConfig+0xa6>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 80009d4:	220c      	movs	r2, #12
 80009d6:	4c7a      	ldr	r4, [pc, #488]	; (8000bc0 <HAL_RCC_OscConfig+0x304>)
 80009d8:	6863      	ldr	r3, [r4, #4]
 80009da:	4213      	tst	r3, r2
 80009dc:	d006      	beq.n	80009ec <HAL_RCC_OscConfig+0x130>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 80009de:	6863      	ldr	r3, [r4, #4]
 80009e0:	4013      	ands	r3, r2
 80009e2:	2b08      	cmp	r3, #8
 80009e4:	d110      	bne.n	8000a08 <HAL_RCC_OscConfig+0x14c>
 80009e6:	6863      	ldr	r3, [r4, #4]
 80009e8:	03db      	lsls	r3, r3, #15
 80009ea:	d40d      	bmi.n	8000a08 <HAL_RCC_OscConfig+0x14c>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80009ec:	6823      	ldr	r3, [r4, #0]
 80009ee:	079b      	lsls	r3, r3, #30
 80009f0:	d502      	bpl.n	80009f8 <HAL_RCC_OscConfig+0x13c>
 80009f2:	68eb      	ldr	r3, [r5, #12]
 80009f4:	2b01      	cmp	r3, #1
 80009f6:	d1aa      	bne.n	800094e <HAL_RCC_OscConfig+0x92>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80009f8:	21f8      	movs	r1, #248	; 0xf8
 80009fa:	6822      	ldr	r2, [r4, #0]
 80009fc:	692b      	ldr	r3, [r5, #16]
 80009fe:	438a      	bics	r2, r1
 8000a00:	00db      	lsls	r3, r3, #3
 8000a02:	4313      	orrs	r3, r2
 8000a04:	6023      	str	r3, [r4, #0]
 8000a06:	e763      	b.n	80008d0 <HAL_RCC_OscConfig+0x14>
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000a08:	68ea      	ldr	r2, [r5, #12]
 8000a0a:	2301      	movs	r3, #1
 8000a0c:	2a00      	cmp	r2, #0
 8000a0e:	d00f      	beq.n	8000a30 <HAL_RCC_OscConfig+0x174>
        __HAL_RCC_HSI_ENABLE();
 8000a10:	6822      	ldr	r2, [r4, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000a12:	2602      	movs	r6, #2
        __HAL_RCC_HSI_ENABLE();
 8000a14:	4313      	orrs	r3, r2
 8000a16:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8000a18:	f7ff fc40 	bl	800029c <HAL_GetTick>
 8000a1c:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000a1e:	6823      	ldr	r3, [r4, #0]
 8000a20:	4233      	tst	r3, r6
 8000a22:	d1e9      	bne.n	80009f8 <HAL_RCC_OscConfig+0x13c>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000a24:	f7ff fc3a 	bl	800029c <HAL_GetTick>
 8000a28:	1bc0      	subs	r0, r0, r7
 8000a2a:	2802      	cmp	r0, #2
 8000a2c:	d9f7      	bls.n	8000a1e <HAL_RCC_OscConfig+0x162>
 8000a2e:	e7a6      	b.n	800097e <HAL_RCC_OscConfig+0xc2>
        __HAL_RCC_HSI_DISABLE();
 8000a30:	6822      	ldr	r2, [r4, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000a32:	2602      	movs	r6, #2
        __HAL_RCC_HSI_DISABLE();
 8000a34:	439a      	bics	r2, r3
 8000a36:	6022      	str	r2, [r4, #0]
        tickstart = HAL_GetTick();
 8000a38:	f7ff fc30 	bl	800029c <HAL_GetTick>
 8000a3c:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000a3e:	6823      	ldr	r3, [r4, #0]
 8000a40:	4233      	tst	r3, r6
 8000a42:	d100      	bne.n	8000a46 <HAL_RCC_OscConfig+0x18a>
 8000a44:	e744      	b.n	80008d0 <HAL_RCC_OscConfig+0x14>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000a46:	f7ff fc29 	bl	800029c <HAL_GetTick>
 8000a4a:	1bc0      	subs	r0, r0, r7
 8000a4c:	2802      	cmp	r0, #2
 8000a4e:	d9f6      	bls.n	8000a3e <HAL_RCC_OscConfig+0x182>
 8000a50:	e795      	b.n	800097e <HAL_RCC_OscConfig+0xc2>
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8000a52:	69ea      	ldr	r2, [r5, #28]
 8000a54:	2301      	movs	r3, #1
 8000a56:	4c5a      	ldr	r4, [pc, #360]	; (8000bc0 <HAL_RCC_OscConfig+0x304>)
 8000a58:	2a00      	cmp	r2, #0
 8000a5a:	d010      	beq.n	8000a7e <HAL_RCC_OscConfig+0x1c2>
      __HAL_RCC_LSI_ENABLE();
 8000a5c:	6a62      	ldr	r2, [r4, #36]	; 0x24
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000a5e:	2602      	movs	r6, #2
      __HAL_RCC_LSI_ENABLE();
 8000a60:	4313      	orrs	r3, r2
 8000a62:	6263      	str	r3, [r4, #36]	; 0x24
      tickstart = HAL_GetTick();
 8000a64:	f7ff fc1a 	bl	800029c <HAL_GetTick>
 8000a68:	0007      	movs	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000a6a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8000a6c:	4233      	tst	r3, r6
 8000a6e:	d000      	beq.n	8000a72 <HAL_RCC_OscConfig+0x1b6>
 8000a70:	e732      	b.n	80008d8 <HAL_RCC_OscConfig+0x1c>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000a72:	f7ff fc13 	bl	800029c <HAL_GetTick>
 8000a76:	1bc0      	subs	r0, r0, r7
 8000a78:	2802      	cmp	r0, #2
 8000a7a:	d9f6      	bls.n	8000a6a <HAL_RCC_OscConfig+0x1ae>
 8000a7c:	e77f      	b.n	800097e <HAL_RCC_OscConfig+0xc2>
      __HAL_RCC_LSI_DISABLE();
 8000a7e:	6a62      	ldr	r2, [r4, #36]	; 0x24
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000a80:	2602      	movs	r6, #2
      __HAL_RCC_LSI_DISABLE();
 8000a82:	439a      	bics	r2, r3
 8000a84:	6262      	str	r2, [r4, #36]	; 0x24
      tickstart = HAL_GetTick();
 8000a86:	f7ff fc09 	bl	800029c <HAL_GetTick>
 8000a8a:	0007      	movs	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000a8c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8000a8e:	4233      	tst	r3, r6
 8000a90:	d100      	bne.n	8000a94 <HAL_RCC_OscConfig+0x1d8>
 8000a92:	e721      	b.n	80008d8 <HAL_RCC_OscConfig+0x1c>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000a94:	f7ff fc02 	bl	800029c <HAL_GetTick>
 8000a98:	1bc0      	subs	r0, r0, r7
 8000a9a:	2802      	cmp	r0, #2
 8000a9c:	d9f6      	bls.n	8000a8c <HAL_RCC_OscConfig+0x1d0>
 8000a9e:	e76e      	b.n	800097e <HAL_RCC_OscConfig+0xc2>
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000aa0:	2280      	movs	r2, #128	; 0x80
    FlagStatus       pwrclkchanged = RESET;
 8000aa2:	2100      	movs	r1, #0
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000aa4:	4c46      	ldr	r4, [pc, #280]	; (8000bc0 <HAL_RCC_OscConfig+0x304>)
 8000aa6:	0552      	lsls	r2, r2, #21
 8000aa8:	69e3      	ldr	r3, [r4, #28]
    FlagStatus       pwrclkchanged = RESET;
 8000aaa:	9100      	str	r1, [sp, #0]
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000aac:	4213      	tst	r3, r2
 8000aae:	d108      	bne.n	8000ac2 <HAL_RCC_OscConfig+0x206>
      __HAL_RCC_PWR_CLK_ENABLE();
 8000ab0:	69e3      	ldr	r3, [r4, #28]
 8000ab2:	4313      	orrs	r3, r2
 8000ab4:	61e3      	str	r3, [r4, #28]
 8000ab6:	69e3      	ldr	r3, [r4, #28]
 8000ab8:	4013      	ands	r3, r2
 8000aba:	9303      	str	r3, [sp, #12]
 8000abc:	9b03      	ldr	r3, [sp, #12]
      pwrclkchanged = SET;
 8000abe:	2301      	movs	r3, #1
 8000ac0:	9300      	str	r3, [sp, #0]
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000ac2:	2780      	movs	r7, #128	; 0x80
 8000ac4:	4e41      	ldr	r6, [pc, #260]	; (8000bcc <HAL_RCC_OscConfig+0x310>)
 8000ac6:	007f      	lsls	r7, r7, #1
 8000ac8:	6833      	ldr	r3, [r6, #0]
 8000aca:	423b      	tst	r3, r7
 8000acc:	d006      	beq.n	8000adc <HAL_RCC_OscConfig+0x220>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000ace:	68ab      	ldr	r3, [r5, #8]
 8000ad0:	2b01      	cmp	r3, #1
 8000ad2:	d113      	bne.n	8000afc <HAL_RCC_OscConfig+0x240>
 8000ad4:	6a22      	ldr	r2, [r4, #32]
 8000ad6:	4313      	orrs	r3, r2
 8000ad8:	6223      	str	r3, [r4, #32]
 8000ada:	e030      	b.n	8000b3e <HAL_RCC_OscConfig+0x282>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8000adc:	6833      	ldr	r3, [r6, #0]
 8000ade:	433b      	orrs	r3, r7
 8000ae0:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 8000ae2:	f7ff fbdb 	bl	800029c <HAL_GetTick>
 8000ae6:	9001      	str	r0, [sp, #4]
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000ae8:	6833      	ldr	r3, [r6, #0]
 8000aea:	423b      	tst	r3, r7
 8000aec:	d1ef      	bne.n	8000ace <HAL_RCC_OscConfig+0x212>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000aee:	f7ff fbd5 	bl	800029c <HAL_GetTick>
 8000af2:	9b01      	ldr	r3, [sp, #4]
 8000af4:	1ac0      	subs	r0, r0, r3
 8000af6:	2864      	cmp	r0, #100	; 0x64
 8000af8:	d9f6      	bls.n	8000ae8 <HAL_RCC_OscConfig+0x22c>
 8000afa:	e740      	b.n	800097e <HAL_RCC_OscConfig+0xc2>
 8000afc:	2201      	movs	r2, #1
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000afe:	2b00      	cmp	r3, #0
 8000b00:	d114      	bne.n	8000b2c <HAL_RCC_OscConfig+0x270>
 8000b02:	6a23      	ldr	r3, [r4, #32]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000b04:	2702      	movs	r7, #2
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000b06:	4393      	bics	r3, r2
 8000b08:	6223      	str	r3, [r4, #32]
 8000b0a:	6a23      	ldr	r3, [r4, #32]
 8000b0c:	3203      	adds	r2, #3
 8000b0e:	4393      	bics	r3, r2
 8000b10:	6223      	str	r3, [r4, #32]
      tickstart = HAL_GetTick();
 8000b12:	f7ff fbc3 	bl	800029c <HAL_GetTick>
 8000b16:	0006      	movs	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000b18:	6a23      	ldr	r3, [r4, #32]
 8000b1a:	423b      	tst	r3, r7
 8000b1c:	d025      	beq.n	8000b6a <HAL_RCC_OscConfig+0x2ae>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000b1e:	f7ff fbbd 	bl	800029c <HAL_GetTick>
 8000b22:	4b2b      	ldr	r3, [pc, #172]	; (8000bd0 <HAL_RCC_OscConfig+0x314>)
 8000b24:	1b80      	subs	r0, r0, r6
 8000b26:	4298      	cmp	r0, r3
 8000b28:	d9f6      	bls.n	8000b18 <HAL_RCC_OscConfig+0x25c>
 8000b2a:	e728      	b.n	800097e <HAL_RCC_OscConfig+0xc2>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000b2c:	2b05      	cmp	r3, #5
 8000b2e:	d10b      	bne.n	8000b48 <HAL_RCC_OscConfig+0x28c>
 8000b30:	6a21      	ldr	r1, [r4, #32]
 8000b32:	3b01      	subs	r3, #1
 8000b34:	430b      	orrs	r3, r1
 8000b36:	6223      	str	r3, [r4, #32]
 8000b38:	6a23      	ldr	r3, [r4, #32]
 8000b3a:	431a      	orrs	r2, r3
 8000b3c:	6222      	str	r2, [r4, #32]
      tickstart = HAL_GetTick();
 8000b3e:	f7ff fbad 	bl	800029c <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000b42:	2702      	movs	r7, #2
      tickstart = HAL_GetTick();
 8000b44:	0006      	movs	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000b46:	e00d      	b.n	8000b64 <HAL_RCC_OscConfig+0x2a8>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000b48:	6a23      	ldr	r3, [r4, #32]
 8000b4a:	4393      	bics	r3, r2
 8000b4c:	2204      	movs	r2, #4
 8000b4e:	6223      	str	r3, [r4, #32]
 8000b50:	6a23      	ldr	r3, [r4, #32]
 8000b52:	4393      	bics	r3, r2
 8000b54:	e7c0      	b.n	8000ad8 <HAL_RCC_OscConfig+0x21c>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000b56:	f7ff fba1 	bl	800029c <HAL_GetTick>
 8000b5a:	4b1d      	ldr	r3, [pc, #116]	; (8000bd0 <HAL_RCC_OscConfig+0x314>)
 8000b5c:	1b80      	subs	r0, r0, r6
 8000b5e:	4298      	cmp	r0, r3
 8000b60:	d900      	bls.n	8000b64 <HAL_RCC_OscConfig+0x2a8>
 8000b62:	e70c      	b.n	800097e <HAL_RCC_OscConfig+0xc2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000b64:	6a23      	ldr	r3, [r4, #32]
 8000b66:	423b      	tst	r3, r7
 8000b68:	d0f5      	beq.n	8000b56 <HAL_RCC_OscConfig+0x29a>
    if(pwrclkchanged == SET)
 8000b6a:	9b00      	ldr	r3, [sp, #0]
 8000b6c:	2b01      	cmp	r3, #1
 8000b6e:	d000      	beq.n	8000b72 <HAL_RCC_OscConfig+0x2b6>
 8000b70:	e6b6      	b.n	80008e0 <HAL_RCC_OscConfig+0x24>
      __HAL_RCC_PWR_CLK_DISABLE();
 8000b72:	69e3      	ldr	r3, [r4, #28]
 8000b74:	4a17      	ldr	r2, [pc, #92]	; (8000bd4 <HAL_RCC_OscConfig+0x318>)
 8000b76:	4013      	ands	r3, r2
 8000b78:	61e3      	str	r3, [r4, #28]
 8000b7a:	e6b1      	b.n	80008e0 <HAL_RCC_OscConfig+0x24>
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8000b7c:	f7ff fb8e 	bl	800029c <HAL_GetTick>
 8000b80:	1bc0      	subs	r0, r0, r7
 8000b82:	2802      	cmp	r0, #2
 8000b84:	d800      	bhi.n	8000b88 <HAL_RCC_OscConfig+0x2cc>
 8000b86:	e6be      	b.n	8000906 <HAL_RCC_OscConfig+0x4a>
 8000b88:	e6f9      	b.n	800097e <HAL_RCC_OscConfig+0xc2>
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 8000b8a:	3205      	adds	r2, #5
 8000b8c:	d103      	bne.n	8000b96 <HAL_RCC_OscConfig+0x2da>
      __HAL_RCC_HSI14ADC_ENABLE();
 8000b8e:	6b62      	ldr	r2, [r4, #52]	; 0x34
 8000b90:	439a      	bics	r2, r3
 8000b92:	6362      	str	r2, [r4, #52]	; 0x34
 8000b94:	e6bb      	b.n	800090e <HAL_RCC_OscConfig+0x52>
      __HAL_RCC_HSI14ADC_DISABLE();
 8000b96:	6b62      	ldr	r2, [r4, #52]	; 0x34
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8000b98:	2602      	movs	r6, #2
      __HAL_RCC_HSI14ADC_DISABLE();
 8000b9a:	4313      	orrs	r3, r2
      __HAL_RCC_HSI14_DISABLE();
 8000b9c:	2201      	movs	r2, #1
      __HAL_RCC_HSI14ADC_DISABLE();
 8000b9e:	6363      	str	r3, [r4, #52]	; 0x34
      __HAL_RCC_HSI14_DISABLE();
 8000ba0:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8000ba2:	4393      	bics	r3, r2
 8000ba4:	6363      	str	r3, [r4, #52]	; 0x34
      tickstart = HAL_GetTick();
 8000ba6:	f7ff fb79 	bl	800029c <HAL_GetTick>
 8000baa:	0007      	movs	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8000bac:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8000bae:	4233      	tst	r3, r6
 8000bb0:	d100      	bne.n	8000bb4 <HAL_RCC_OscConfig+0x2f8>
 8000bb2:	e6b3      	b.n	800091c <HAL_RCC_OscConfig+0x60>
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8000bb4:	f7ff fb72 	bl	800029c <HAL_GetTick>
 8000bb8:	1bc0      	subs	r0, r0, r7
 8000bba:	2802      	cmp	r0, #2
 8000bbc:	d9f6      	bls.n	8000bac <HAL_RCC_OscConfig+0x2f0>
 8000bbe:	e6de      	b.n	800097e <HAL_RCC_OscConfig+0xc2>
 8000bc0:	40021000 	.word	0x40021000
 8000bc4:	fffeffff 	.word	0xfffeffff
 8000bc8:	fffbffff 	.word	0xfffbffff
 8000bcc:	40007000 	.word	0x40007000
 8000bd0:	00001388 	.word	0x00001388
 8000bd4:	efffffff 	.word	0xefffffff
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8000bd8:	220c      	movs	r2, #12
 8000bda:	4c26      	ldr	r4, [pc, #152]	; (8000c74 <HAL_RCC_OscConfig+0x3b8>)
      return HAL_ERROR;
 8000bdc:	2001      	movs	r0, #1
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8000bde:	6863      	ldr	r3, [r4, #4]
 8000be0:	4013      	ands	r3, r2
 8000be2:	2b08      	cmp	r3, #8
 8000be4:	d100      	bne.n	8000be8 <HAL_RCC_OscConfig+0x32c>
 8000be6:	e6b3      	b.n	8000950 <HAL_RCC_OscConfig+0x94>
        __HAL_RCC_PLL_DISABLE();
 8000be8:	6823      	ldr	r3, [r4, #0]
 8000bea:	4a23      	ldr	r2, [pc, #140]	; (8000c78 <HAL_RCC_OscConfig+0x3bc>)
 8000bec:	4013      	ands	r3, r2
 8000bee:	6023      	str	r3, [r4, #0]
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8000bf0:	2902      	cmp	r1, #2
 8000bf2:	d12f      	bne.n	8000c54 <HAL_RCC_OscConfig+0x398>
        tickstart = HAL_GetTick();
 8000bf4:	f7ff fb52 	bl	800029c <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000bf8:	2680      	movs	r6, #128	; 0x80
        tickstart = HAL_GetTick();
 8000bfa:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000bfc:	04b6      	lsls	r6, r6, #18
 8000bfe:	6823      	ldr	r3, [r4, #0]
 8000c00:	4233      	tst	r3, r6
 8000c02:	d121      	bne.n	8000c48 <HAL_RCC_OscConfig+0x38c>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8000c04:	220f      	movs	r2, #15
 8000c06:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8000c08:	4393      	bics	r3, r2
 8000c0a:	6aea      	ldr	r2, [r5, #44]	; 0x2c
 8000c0c:	4313      	orrs	r3, r2
 8000c0e:	62e3      	str	r3, [r4, #44]	; 0x2c
 8000c10:	6a69      	ldr	r1, [r5, #36]	; 0x24
 8000c12:	6aab      	ldr	r3, [r5, #40]	; 0x28
 8000c14:	6862      	ldr	r2, [r4, #4]
 8000c16:	430b      	orrs	r3, r1
 8000c18:	4918      	ldr	r1, [pc, #96]	; (8000c7c <HAL_RCC_OscConfig+0x3c0>)
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8000c1a:	2580      	movs	r5, #128	; 0x80
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8000c1c:	400a      	ands	r2, r1
 8000c1e:	4313      	orrs	r3, r2
 8000c20:	6063      	str	r3, [r4, #4]
        __HAL_RCC_PLL_ENABLE();
 8000c22:	2380      	movs	r3, #128	; 0x80
 8000c24:	6822      	ldr	r2, [r4, #0]
 8000c26:	045b      	lsls	r3, r3, #17
 8000c28:	4313      	orrs	r3, r2
 8000c2a:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8000c2c:	f7ff fb36 	bl	800029c <HAL_GetTick>
 8000c30:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8000c32:	04ad      	lsls	r5, r5, #18
 8000c34:	6823      	ldr	r3, [r4, #0]
 8000c36:	422b      	tst	r3, r5
 8000c38:	d000      	beq.n	8000c3c <HAL_RCC_OscConfig+0x380>
 8000c3a:	e673      	b.n	8000924 <HAL_RCC_OscConfig+0x68>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000c3c:	f7ff fb2e 	bl	800029c <HAL_GetTick>
 8000c40:	1b80      	subs	r0, r0, r6
 8000c42:	2802      	cmp	r0, #2
 8000c44:	d9f6      	bls.n	8000c34 <HAL_RCC_OscConfig+0x378>
 8000c46:	e69a      	b.n	800097e <HAL_RCC_OscConfig+0xc2>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000c48:	f7ff fb28 	bl	800029c <HAL_GetTick>
 8000c4c:	1bc0      	subs	r0, r0, r7
 8000c4e:	2802      	cmp	r0, #2
 8000c50:	d9d5      	bls.n	8000bfe <HAL_RCC_OscConfig+0x342>
 8000c52:	e694      	b.n	800097e <HAL_RCC_OscConfig+0xc2>
        tickstart = HAL_GetTick();
 8000c54:	f7ff fb22 	bl	800029c <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000c58:	2580      	movs	r5, #128	; 0x80
        tickstart = HAL_GetTick();
 8000c5a:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000c5c:	04ad      	lsls	r5, r5, #18
 8000c5e:	6823      	ldr	r3, [r4, #0]
 8000c60:	422b      	tst	r3, r5
 8000c62:	d100      	bne.n	8000c66 <HAL_RCC_OscConfig+0x3aa>
 8000c64:	e65e      	b.n	8000924 <HAL_RCC_OscConfig+0x68>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000c66:	f7ff fb19 	bl	800029c <HAL_GetTick>
 8000c6a:	1b80      	subs	r0, r0, r6
 8000c6c:	2802      	cmp	r0, #2
 8000c6e:	d9f6      	bls.n	8000c5e <HAL_RCC_OscConfig+0x3a2>
 8000c70:	e685      	b.n	800097e <HAL_RCC_OscConfig+0xc2>
 8000c72:	46c0      	nop			; (mov r8, r8)
 8000c74:	40021000 	.word	0x40021000
 8000c78:	feffffff 	.word	0xfeffffff
 8000c7c:	ffc2ffff 	.word	0xffc2ffff

08000c80 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8000c80:	b570      	push	{r4, r5, r6, lr}
  const uint8_t aPLLMULFactorTable[16] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
 8000c82:	4c14      	ldr	r4, [pc, #80]	; (8000cd4 <HAL_RCC_GetSysClockFreq+0x54>)
{
 8000c84:	b088      	sub	sp, #32
  const uint8_t aPLLMULFactorTable[16] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
 8000c86:	2210      	movs	r2, #16
 8000c88:	0021      	movs	r1, r4
 8000c8a:	4668      	mov	r0, sp
 8000c8c:	f001 f898 	bl	8001dc0 <memcpy>
                                         10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  const uint8_t aPredivFactorTable[16] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
 8000c90:	0021      	movs	r1, r4
 8000c92:	ad04      	add	r5, sp, #16
 8000c94:	2210      	movs	r2, #16
 8000c96:	3110      	adds	r1, #16
 8000c98:	0028      	movs	r0, r5
 8000c9a:	f001 f891 	bl	8001dc0 <memcpy>
  uint32_t sysclockfreq = 0U;
  
  tmpreg = RCC->CFGR;
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8000c9e:	220c      	movs	r2, #12
  tmpreg = RCC->CFGR;
 8000ca0:	4e0d      	ldr	r6, [pc, #52]	; (8000cd8 <HAL_RCC_GetSysClockFreq+0x58>)
 8000ca2:	6873      	ldr	r3, [r6, #4]
  switch (tmpreg & RCC_CFGR_SWS)
 8000ca4:	401a      	ands	r2, r3
 8000ca6:	2a08      	cmp	r2, #8
 8000ca8:	d111      	bne.n	8000cce <HAL_RCC_GetSysClockFreq+0x4e>
      sysclockfreq = HSE_VALUE;
      break;
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 8000caa:	200f      	movs	r0, #15
 8000cac:	466a      	mov	r2, sp
 8000cae:	0c99      	lsrs	r1, r3, #18
 8000cb0:	4001      	ands	r1, r0
 8000cb2:	5c54      	ldrb	r4, [r2, r1]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 8000cb4:	6af2      	ldr	r2, [r6, #44]	; 0x2c
 8000cb6:	4002      	ands	r2, r0
 8000cb8:	5ca9      	ldrb	r1, [r5, r2]
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8000cba:	03db      	lsls	r3, r3, #15
 8000cbc:	d505      	bpl.n	8000cca <HAL_RCC_GetSysClockFreq+0x4a>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (HSE_VALUE / prediv) * pllmul;
 8000cbe:	4807      	ldr	r0, [pc, #28]	; (8000cdc <HAL_RCC_GetSysClockFreq+0x5c>)
 8000cc0:	f7ff fa36 	bl	8000130 <__udivsi3>
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (HSI_VALUE / prediv) * pllmul;
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1U) * pllmul);
 8000cc4:	4360      	muls	r0, r4
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 8000cc6:	b008      	add	sp, #32
 8000cc8:	bd70      	pop	{r4, r5, r6, pc}
        pllclk = (uint32_t)((HSI_VALUE >> 1U) * pllmul);
 8000cca:	4805      	ldr	r0, [pc, #20]	; (8000ce0 <HAL_RCC_GetSysClockFreq+0x60>)
 8000ccc:	e7fa      	b.n	8000cc4 <HAL_RCC_GetSysClockFreq+0x44>
      sysclockfreq = HSE_VALUE;
 8000cce:	4803      	ldr	r0, [pc, #12]	; (8000cdc <HAL_RCC_GetSysClockFreq+0x5c>)
  return sysclockfreq;
 8000cd0:	e7f9      	b.n	8000cc6 <HAL_RCC_GetSysClockFreq+0x46>
 8000cd2:	46c0      	nop			; (mov r8, r8)
 8000cd4:	08002ce0 	.word	0x08002ce0
 8000cd8:	40021000 	.word	0x40021000
 8000cdc:	007a1200 	.word	0x007a1200
 8000ce0:	003d0900 	.word	0x003d0900

08000ce4 <HAL_RCC_ClockConfig>:
{
 8000ce4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8000ce6:	2201      	movs	r2, #1
 8000ce8:	4c43      	ldr	r4, [pc, #268]	; (8000df8 <HAL_RCC_ClockConfig+0x114>)
{
 8000cea:	0006      	movs	r6, r0
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8000cec:	6823      	ldr	r3, [r4, #0]
{
 8000cee:	000f      	movs	r7, r1
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8000cf0:	4013      	ands	r3, r2
 8000cf2:	428b      	cmp	r3, r1
 8000cf4:	d31c      	bcc.n	8000d30 <HAL_RCC_ClockConfig+0x4c>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8000cf6:	6832      	ldr	r2, [r6, #0]
 8000cf8:	0793      	lsls	r3, r2, #30
 8000cfa:	d423      	bmi.n	8000d44 <HAL_RCC_ClockConfig+0x60>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8000cfc:	07d3      	lsls	r3, r2, #31
 8000cfe:	d429      	bmi.n	8000d54 <HAL_RCC_ClockConfig+0x70>
  if(FLatency < (FLASH->ACR & FLASH_ACR_LATENCY))
 8000d00:	2301      	movs	r3, #1
 8000d02:	6822      	ldr	r2, [r4, #0]
 8000d04:	401a      	ands	r2, r3
 8000d06:	4297      	cmp	r7, r2
 8000d08:	d367      	bcc.n	8000dda <HAL_RCC_ClockConfig+0xf6>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8000d0a:	6833      	ldr	r3, [r6, #0]
 8000d0c:	4c3b      	ldr	r4, [pc, #236]	; (8000dfc <HAL_RCC_ClockConfig+0x118>)
 8000d0e:	075b      	lsls	r3, r3, #29
 8000d10:	d46a      	bmi.n	8000de8 <HAL_RCC_ClockConfig+0x104>
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8000d12:	f7ff ffb5 	bl	8000c80 <HAL_RCC_GetSysClockFreq>
 8000d16:	6863      	ldr	r3, [r4, #4]
 8000d18:	4a39      	ldr	r2, [pc, #228]	; (8000e00 <HAL_RCC_ClockConfig+0x11c>)
 8000d1a:	061b      	lsls	r3, r3, #24
 8000d1c:	0f1b      	lsrs	r3, r3, #28
 8000d1e:	5cd3      	ldrb	r3, [r2, r3]
 8000d20:	40d8      	lsrs	r0, r3
 8000d22:	4b38      	ldr	r3, [pc, #224]	; (8000e04 <HAL_RCC_ClockConfig+0x120>)
 8000d24:	6018      	str	r0, [r3, #0]
  HAL_InitTick (TICK_INT_PRIORITY);
 8000d26:	2003      	movs	r0, #3
 8000d28:	f7ff fa8e 	bl	8000248 <HAL_InitTick>
  return HAL_OK;
 8000d2c:	2000      	movs	r0, #0
 8000d2e:	e008      	b.n	8000d42 <HAL_RCC_ClockConfig+0x5e>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000d30:	6823      	ldr	r3, [r4, #0]
 8000d32:	4393      	bics	r3, r2
 8000d34:	430b      	orrs	r3, r1
 8000d36:	6023      	str	r3, [r4, #0]
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8000d38:	6823      	ldr	r3, [r4, #0]
 8000d3a:	4013      	ands	r3, r2
 8000d3c:	4299      	cmp	r1, r3
 8000d3e:	d0da      	beq.n	8000cf6 <HAL_RCC_ClockConfig+0x12>
      return HAL_ERROR;
 8000d40:	2001      	movs	r0, #1
}
 8000d42:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8000d44:	20f0      	movs	r0, #240	; 0xf0
 8000d46:	492d      	ldr	r1, [pc, #180]	; (8000dfc <HAL_RCC_ClockConfig+0x118>)
 8000d48:	684b      	ldr	r3, [r1, #4]
 8000d4a:	4383      	bics	r3, r0
 8000d4c:	68b0      	ldr	r0, [r6, #8]
 8000d4e:	4303      	orrs	r3, r0
 8000d50:	604b      	str	r3, [r1, #4]
 8000d52:	e7d3      	b.n	8000cfc <HAL_RCC_ClockConfig+0x18>
 8000d54:	4d29      	ldr	r5, [pc, #164]	; (8000dfc <HAL_RCC_ClockConfig+0x118>)
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000d56:	6872      	ldr	r2, [r6, #4]
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000d58:	682b      	ldr	r3, [r5, #0]
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000d5a:	2a01      	cmp	r2, #1
 8000d5c:	d11a      	bne.n	8000d94 <HAL_RCC_ClockConfig+0xb0>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000d5e:	039b      	lsls	r3, r3, #14
 8000d60:	d5ee      	bpl.n	8000d40 <HAL_RCC_ClockConfig+0x5c>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8000d62:	2103      	movs	r1, #3
 8000d64:	686b      	ldr	r3, [r5, #4]
 8000d66:	438b      	bics	r3, r1
 8000d68:	4313      	orrs	r3, r2
 8000d6a:	606b      	str	r3, [r5, #4]
    tickstart = HAL_GetTick();
 8000d6c:	f7ff fa96 	bl	800029c <HAL_GetTick>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000d70:	6873      	ldr	r3, [r6, #4]
    tickstart = HAL_GetTick();
 8000d72:	9001      	str	r0, [sp, #4]
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000d74:	2b01      	cmp	r3, #1
 8000d76:	d115      	bne.n	8000da4 <HAL_RCC_ClockConfig+0xc0>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8000d78:	220c      	movs	r2, #12
 8000d7a:	686b      	ldr	r3, [r5, #4]
 8000d7c:	4013      	ands	r3, r2
 8000d7e:	2b04      	cmp	r3, #4
 8000d80:	d0be      	beq.n	8000d00 <HAL_RCC_ClockConfig+0x1c>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000d82:	f7ff fa8b 	bl	800029c <HAL_GetTick>
 8000d86:	9b01      	ldr	r3, [sp, #4]
 8000d88:	1ac0      	subs	r0, r0, r3
 8000d8a:	4b1f      	ldr	r3, [pc, #124]	; (8000e08 <HAL_RCC_ClockConfig+0x124>)
 8000d8c:	4298      	cmp	r0, r3
 8000d8e:	d9f3      	bls.n	8000d78 <HAL_RCC_ClockConfig+0x94>
          return HAL_TIMEOUT;
 8000d90:	2003      	movs	r0, #3
 8000d92:	e7d6      	b.n	8000d42 <HAL_RCC_ClockConfig+0x5e>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8000d94:	2a02      	cmp	r2, #2
 8000d96:	d102      	bne.n	8000d9e <HAL_RCC_ClockConfig+0xba>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8000d98:	019b      	lsls	r3, r3, #6
 8000d9a:	d4e2      	bmi.n	8000d62 <HAL_RCC_ClockConfig+0x7e>
 8000d9c:	e7d0      	b.n	8000d40 <HAL_RCC_ClockConfig+0x5c>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000d9e:	079b      	lsls	r3, r3, #30
 8000da0:	d4df      	bmi.n	8000d62 <HAL_RCC_ClockConfig+0x7e>
 8000da2:	e7cd      	b.n	8000d40 <HAL_RCC_ClockConfig+0x5c>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8000da4:	2b02      	cmp	r3, #2
 8000da6:	d012      	beq.n	8000dce <HAL_RCC_ClockConfig+0xea>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8000da8:	220c      	movs	r2, #12
 8000daa:	686b      	ldr	r3, [r5, #4]
 8000dac:	4213      	tst	r3, r2
 8000dae:	d0a7      	beq.n	8000d00 <HAL_RCC_ClockConfig+0x1c>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000db0:	f7ff fa74 	bl	800029c <HAL_GetTick>
 8000db4:	9b01      	ldr	r3, [sp, #4]
 8000db6:	1ac0      	subs	r0, r0, r3
 8000db8:	4b13      	ldr	r3, [pc, #76]	; (8000e08 <HAL_RCC_ClockConfig+0x124>)
 8000dba:	4298      	cmp	r0, r3
 8000dbc:	d9f4      	bls.n	8000da8 <HAL_RCC_ClockConfig+0xc4>
 8000dbe:	e7e7      	b.n	8000d90 <HAL_RCC_ClockConfig+0xac>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000dc0:	f7ff fa6c 	bl	800029c <HAL_GetTick>
 8000dc4:	9b01      	ldr	r3, [sp, #4]
 8000dc6:	1ac0      	subs	r0, r0, r3
 8000dc8:	4b0f      	ldr	r3, [pc, #60]	; (8000e08 <HAL_RCC_ClockConfig+0x124>)
 8000dca:	4298      	cmp	r0, r3
 8000dcc:	d8e0      	bhi.n	8000d90 <HAL_RCC_ClockConfig+0xac>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8000dce:	220c      	movs	r2, #12
 8000dd0:	686b      	ldr	r3, [r5, #4]
 8000dd2:	4013      	ands	r3, r2
 8000dd4:	2b08      	cmp	r3, #8
 8000dd6:	d1f3      	bne.n	8000dc0 <HAL_RCC_ClockConfig+0xdc>
 8000dd8:	e792      	b.n	8000d00 <HAL_RCC_ClockConfig+0x1c>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000dda:	6822      	ldr	r2, [r4, #0]
 8000ddc:	439a      	bics	r2, r3
 8000dde:	6022      	str	r2, [r4, #0]
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8000de0:	6822      	ldr	r2, [r4, #0]
 8000de2:	421a      	tst	r2, r3
 8000de4:	d1ac      	bne.n	8000d40 <HAL_RCC_ClockConfig+0x5c>
 8000de6:	e790      	b.n	8000d0a <HAL_RCC_ClockConfig+0x26>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8000de8:	6863      	ldr	r3, [r4, #4]
 8000dea:	4a08      	ldr	r2, [pc, #32]	; (8000e0c <HAL_RCC_ClockConfig+0x128>)
 8000dec:	4013      	ands	r3, r2
 8000dee:	68f2      	ldr	r2, [r6, #12]
 8000df0:	4313      	orrs	r3, r2
 8000df2:	6063      	str	r3, [r4, #4]
 8000df4:	e78d      	b.n	8000d12 <HAL_RCC_ClockConfig+0x2e>
 8000df6:	46c0      	nop			; (mov r8, r8)
 8000df8:	40022000 	.word	0x40022000
 8000dfc:	40021000 	.word	0x40021000
 8000e00:	08002d30 	.word	0x08002d30
 8000e04:	20000004 	.word	0x20000004
 8000e08:	00001388 	.word	0x00001388
 8000e0c:	fffff8ff 	.word	0xfffff8ff

08000e10 <HAL_RCC_GetHCLKFreq>:
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
  return SystemCoreClock;
 8000e10:	4b01      	ldr	r3, [pc, #4]	; (8000e18 <HAL_RCC_GetHCLKFreq+0x8>)
 8000e12:	6818      	ldr	r0, [r3, #0]
}
 8000e14:	4770      	bx	lr
 8000e16:	46c0      	nop			; (mov r8, r8)
 8000e18:	20000004 	.word	0x20000004

08000e1c <HAL_RCC_GetPCLK1Freq>:
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_BITNUMBER]);
 8000e1c:	4b04      	ldr	r3, [pc, #16]	; (8000e30 <HAL_RCC_GetPCLK1Freq+0x14>)
 8000e1e:	4a05      	ldr	r2, [pc, #20]	; (8000e34 <HAL_RCC_GetPCLK1Freq+0x18>)
 8000e20:	685b      	ldr	r3, [r3, #4]
 8000e22:	055b      	lsls	r3, r3, #21
 8000e24:	0f5b      	lsrs	r3, r3, #29
 8000e26:	5cd3      	ldrb	r3, [r2, r3]
 8000e28:	4a03      	ldr	r2, [pc, #12]	; (8000e38 <HAL_RCC_GetPCLK1Freq+0x1c>)
 8000e2a:	6810      	ldr	r0, [r2, #0]
 8000e2c:	40d8      	lsrs	r0, r3
}    
 8000e2e:	4770      	bx	lr
 8000e30:	40021000 	.word	0x40021000
 8000e34:	08002d40 	.word	0x08002d40
 8000e38:	20000004 	.word	0x20000004

08000e3c <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8000e3c:	b5f0      	push	{r4, r5, r6, r7, lr}

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8000e3e:	6803      	ldr	r3, [r0, #0]
{
 8000e40:	b085      	sub	sp, #20
 8000e42:	0005      	movs	r5, r0
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8000e44:	03db      	lsls	r3, r3, #15
 8000e46:	d528      	bpl.n	8000e9a <HAL_RCCEx_PeriphCLKConfig+0x5e>
    FlagStatus       pwrclkchanged = RESET;

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000e48:	2280      	movs	r2, #128	; 0x80
    FlagStatus       pwrclkchanged = RESET;
 8000e4a:	2100      	movs	r1, #0
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000e4c:	4c3b      	ldr	r4, [pc, #236]	; (8000f3c <HAL_RCCEx_PeriphCLKConfig+0x100>)
 8000e4e:	0552      	lsls	r2, r2, #21
 8000e50:	69e3      	ldr	r3, [r4, #28]
    FlagStatus       pwrclkchanged = RESET;
 8000e52:	9100      	str	r1, [sp, #0]
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000e54:	4213      	tst	r3, r2
 8000e56:	d108      	bne.n	8000e6a <HAL_RCCEx_PeriphCLKConfig+0x2e>
    {
    __HAL_RCC_PWR_CLK_ENABLE();
 8000e58:	69e3      	ldr	r3, [r4, #28]
 8000e5a:	4313      	orrs	r3, r2
 8000e5c:	61e3      	str	r3, [r4, #28]
 8000e5e:	69e3      	ldr	r3, [r4, #28]
 8000e60:	4013      	ands	r3, r2
 8000e62:	9303      	str	r3, [sp, #12]
 8000e64:	9b03      	ldr	r3, [sp, #12]
      pwrclkchanged = SET;
 8000e66:	2301      	movs	r3, #1
 8000e68:	9300      	str	r3, [sp, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000e6a:	2780      	movs	r7, #128	; 0x80
 8000e6c:	4e34      	ldr	r6, [pc, #208]	; (8000f40 <HAL_RCCEx_PeriphCLKConfig+0x104>)
 8000e6e:	007f      	lsls	r7, r7, #1
 8000e70:	6833      	ldr	r3, [r6, #0]
 8000e72:	423b      	tst	r3, r7
 8000e74:	d02f      	beq.n	8000ed6 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8000e76:	22c0      	movs	r2, #192	; 0xc0
 8000e78:	6a23      	ldr	r3, [r4, #32]
 8000e7a:	0092      	lsls	r2, r2, #2
 8000e7c:	4013      	ands	r3, r2
 8000e7e:	4e31      	ldr	r6, [pc, #196]	; (8000f44 <HAL_RCCEx_PeriphCLKConfig+0x108>)
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8000e80:	d13b      	bne.n	8000efa <HAL_RCCEx_PeriphCLKConfig+0xbe>
            return HAL_TIMEOUT;
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8000e82:	6a23      	ldr	r3, [r4, #32]
 8000e84:	401e      	ands	r6, r3
 8000e86:	686b      	ldr	r3, [r5, #4]
 8000e88:	431e      	orrs	r6, r3

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8000e8a:	9b00      	ldr	r3, [sp, #0]
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8000e8c:	6226      	str	r6, [r4, #32]
    if(pwrclkchanged == SET)
 8000e8e:	2b01      	cmp	r3, #1
 8000e90:	d103      	bne.n	8000e9a <HAL_RCCEx_PeriphCLKConfig+0x5e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8000e92:	69e3      	ldr	r3, [r4, #28]
 8000e94:	4a2c      	ldr	r2, [pc, #176]	; (8000f48 <HAL_RCCEx_PeriphCLKConfig+0x10c>)
 8000e96:	4013      	ands	r3, r2
 8000e98:	61e3      	str	r3, [r4, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8000e9a:	682a      	ldr	r2, [r5, #0]
 8000e9c:	07d3      	lsls	r3, r2, #31
 8000e9e:	d506      	bpl.n	8000eae <HAL_RCCEx_PeriphCLKConfig+0x72>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8000ea0:	2003      	movs	r0, #3
 8000ea2:	4926      	ldr	r1, [pc, #152]	; (8000f3c <HAL_RCCEx_PeriphCLKConfig+0x100>)
 8000ea4:	6b0b      	ldr	r3, [r1, #48]	; 0x30
 8000ea6:	4383      	bics	r3, r0
 8000ea8:	68a8      	ldr	r0, [r5, #8]
 8000eaa:	4303      	orrs	r3, r0
 8000eac:	630b      	str	r3, [r1, #48]	; 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* STM32F091xC || STM32F098xx */  

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8000eae:	0693      	lsls	r3, r2, #26
 8000eb0:	d506      	bpl.n	8000ec0 <HAL_RCCEx_PeriphCLKConfig+0x84>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8000eb2:	2010      	movs	r0, #16
 8000eb4:	4921      	ldr	r1, [pc, #132]	; (8000f3c <HAL_RCCEx_PeriphCLKConfig+0x100>)
 8000eb6:	6b0b      	ldr	r3, [r1, #48]	; 0x30
 8000eb8:	4383      	bics	r3, r0
 8000eba:	68e8      	ldr	r0, [r5, #12]
 8000ebc:	4303      	orrs	r3, r0
 8000ebe:	630b      	str	r3, [r1, #48]	; 0x30
#endif /* STM32F042x6 || STM32F048xx ||                */
       /* STM32F051x8 || STM32F058xx ||                */
       /* STM32F071xB || STM32F072xB || STM32F078xx || */
       /* STM32F091xC || STM32F098xx */
  
  return HAL_OK;
 8000ec0:	2000      	movs	r0, #0
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8000ec2:	0553      	lsls	r3, r2, #21
 8000ec4:	d517      	bpl.n	8000ef6 <HAL_RCCEx_PeriphCLKConfig+0xba>
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8000ec6:	2140      	movs	r1, #64	; 0x40
 8000ec8:	4a1c      	ldr	r2, [pc, #112]	; (8000f3c <HAL_RCCEx_PeriphCLKConfig+0x100>)
 8000eca:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8000ecc:	438b      	bics	r3, r1
 8000ece:	6929      	ldr	r1, [r5, #16]
 8000ed0:	430b      	orrs	r3, r1
 8000ed2:	6313      	str	r3, [r2, #48]	; 0x30
 8000ed4:	e00f      	b.n	8000ef6 <HAL_RCCEx_PeriphCLKConfig+0xba>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8000ed6:	6833      	ldr	r3, [r6, #0]
 8000ed8:	433b      	orrs	r3, r7
 8000eda:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 8000edc:	f7ff f9de 	bl	800029c <HAL_GetTick>
 8000ee0:	9001      	str	r0, [sp, #4]
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000ee2:	6833      	ldr	r3, [r6, #0]
 8000ee4:	423b      	tst	r3, r7
 8000ee6:	d1c6      	bne.n	8000e76 <HAL_RCCEx_PeriphCLKConfig+0x3a>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000ee8:	f7ff f9d8 	bl	800029c <HAL_GetTick>
 8000eec:	9b01      	ldr	r3, [sp, #4]
 8000eee:	1ac0      	subs	r0, r0, r3
 8000ef0:	2864      	cmp	r0, #100	; 0x64
 8000ef2:	d9f6      	bls.n	8000ee2 <HAL_RCCEx_PeriphCLKConfig+0xa6>
          return HAL_TIMEOUT;
 8000ef4:	2003      	movs	r0, #3
}
 8000ef6:	b005      	add	sp, #20
 8000ef8:	bdf0      	pop	{r4, r5, r6, r7, pc}
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8000efa:	6869      	ldr	r1, [r5, #4]
 8000efc:	400a      	ands	r2, r1
 8000efe:	4293      	cmp	r3, r2
 8000f00:	d0bf      	beq.n	8000e82 <HAL_RCCEx_PeriphCLKConfig+0x46>
      __HAL_RCC_BACKUPRESET_FORCE();
 8000f02:	2380      	movs	r3, #128	; 0x80
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8000f04:	6a22      	ldr	r2, [r4, #32]
      __HAL_RCC_BACKUPRESET_FORCE();
 8000f06:	6a20      	ldr	r0, [r4, #32]
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8000f08:	0011      	movs	r1, r2
      __HAL_RCC_BACKUPRESET_FORCE();
 8000f0a:	025b      	lsls	r3, r3, #9
 8000f0c:	4303      	orrs	r3, r0
 8000f0e:	6223      	str	r3, [r4, #32]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8000f10:	6a23      	ldr	r3, [r4, #32]
 8000f12:	480e      	ldr	r0, [pc, #56]	; (8000f4c <HAL_RCCEx_PeriphCLKConfig+0x110>)
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8000f14:	4031      	ands	r1, r6
      __HAL_RCC_BACKUPRESET_RELEASE();
 8000f16:	4003      	ands	r3, r0
 8000f18:	6223      	str	r3, [r4, #32]
      RCC->BDCR = temp_reg;
 8000f1a:	6221      	str	r1, [r4, #32]
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8000f1c:	07d3      	lsls	r3, r2, #31
 8000f1e:	d5b0      	bpl.n	8000e82 <HAL_RCCEx_PeriphCLKConfig+0x46>
        tickstart = HAL_GetTick();
 8000f20:	f7ff f9bc 	bl	800029c <HAL_GetTick>
 8000f24:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000f26:	2202      	movs	r2, #2
 8000f28:	6a23      	ldr	r3, [r4, #32]
 8000f2a:	4213      	tst	r3, r2
 8000f2c:	d1a9      	bne.n	8000e82 <HAL_RCCEx_PeriphCLKConfig+0x46>
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000f2e:	f7ff f9b5 	bl	800029c <HAL_GetTick>
 8000f32:	4b07      	ldr	r3, [pc, #28]	; (8000f50 <HAL_RCCEx_PeriphCLKConfig+0x114>)
 8000f34:	1bc0      	subs	r0, r0, r7
 8000f36:	4298      	cmp	r0, r3
 8000f38:	d9f5      	bls.n	8000f26 <HAL_RCCEx_PeriphCLKConfig+0xea>
 8000f3a:	e7db      	b.n	8000ef4 <HAL_RCCEx_PeriphCLKConfig+0xb8>
 8000f3c:	40021000 	.word	0x40021000
 8000f40:	40007000 	.word	0x40007000
 8000f44:	fffffcff 	.word	0xfffffcff
 8000f48:	efffffff 	.word	0xefffffff
 8000f4c:	fffeffff 	.word	0xfffeffff
 8000f50:	00001388 	.word	0x00001388

08000f54 <USART_WaitOnFlagUntilTimeout.constprop.3>:
  * @param  Status the Flag status (SET or RESET).
  * @param  Tickstart Tick start value
  * @param  Timeout timeout duration.
  * @retval HAL status
  */
static HAL_StatusTypeDef USART_WaitOnFlagUntilTimeout(USART_HandleTypeDef *husart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
 8000f54:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000f56:	0004      	movs	r4, r0
 8000f58:	000e      	movs	r6, r1
 8000f5a:	0017      	movs	r7, r2
 8000f5c:	001d      	movs	r5, r3
{
  /* Wait until flag is set */
  while((__HAL_USART_GET_FLAG(husart, Flag) ? SET : RESET) == Status)
 8000f5e:	6822      	ldr	r2, [r4, #0]
 8000f60:	69d3      	ldr	r3, [r2, #28]
 8000f62:	4033      	ands	r3, r6
 8000f64:	429e      	cmp	r6, r3
 8000f66:	d101      	bne.n	8000f6c <USART_WaitOnFlagUntilTimeout.constprop.3+0x18>

        return HAL_TIMEOUT;
      }
    }
  }
  return HAL_OK;
 8000f68:	2000      	movs	r0, #0
 8000f6a:	e014      	b.n	8000f96 <USART_WaitOnFlagUntilTimeout.constprop.3+0x42>
    if(Timeout != HAL_MAX_DELAY)
 8000f6c:	1c6b      	adds	r3, r5, #1
 8000f6e:	d0f7      	beq.n	8000f60 <USART_WaitOnFlagUntilTimeout.constprop.3+0xc>
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 8000f70:	2d00      	cmp	r5, #0
 8000f72:	d111      	bne.n	8000f98 <USART_WaitOnFlagUntilTimeout.constprop.3+0x44>
        CLEAR_BIT(husart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8000f74:	6823      	ldr	r3, [r4, #0]
 8000f76:	490b      	ldr	r1, [pc, #44]	; (8000fa4 <USART_WaitOnFlagUntilTimeout.constprop.3+0x50>)
 8000f78:	681a      	ldr	r2, [r3, #0]
        __HAL_UNLOCK(husart);
 8000f7a:	2003      	movs	r0, #3
        CLEAR_BIT(husart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8000f7c:	400a      	ands	r2, r1
 8000f7e:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(husart->Instance->CR3, USART_CR3_EIE);
 8000f80:	689a      	ldr	r2, [r3, #8]
 8000f82:	31a3      	adds	r1, #163	; 0xa3
 8000f84:	31ff      	adds	r1, #255	; 0xff
 8000f86:	438a      	bics	r2, r1
 8000f88:	609a      	str	r2, [r3, #8]
        husart->State= HAL_USART_STATE_READY;
 8000f8a:	0023      	movs	r3, r4
 8000f8c:	3341      	adds	r3, #65	; 0x41
 8000f8e:	7019      	strb	r1, [r3, #0]
        __HAL_UNLOCK(husart);
 8000f90:	2300      	movs	r3, #0
 8000f92:	3440      	adds	r4, #64	; 0x40
 8000f94:	7023      	strb	r3, [r4, #0]
}
 8000f96:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 8000f98:	f7ff f980 	bl	800029c <HAL_GetTick>
 8000f9c:	1bc0      	subs	r0, r0, r7
 8000f9e:	4285      	cmp	r5, r0
 8000fa0:	d2dd      	bcs.n	8000f5e <USART_WaitOnFlagUntilTimeout.constprop.3+0xa>
 8000fa2:	e7e7      	b.n	8000f74 <USART_WaitOnFlagUntilTimeout.constprop.3+0x20>
 8000fa4:	fffffe5f 	.word	0xfffffe5f

08000fa8 <HAL_USART_Init>:
{
 8000fa8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8000faa:	1e04      	subs	r4, r0, #0
  if(husart == NULL)
 8000fac:	d102      	bne.n	8000fb4 <HAL_USART_Init+0xc>
    return HAL_ERROR;
 8000fae:	2501      	movs	r5, #1
}
 8000fb0:	0028      	movs	r0, r5
 8000fb2:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
  if(husart->State == HAL_USART_STATE_RESET)
 8000fb4:	0007      	movs	r7, r0
 8000fb6:	3741      	adds	r7, #65	; 0x41
 8000fb8:	783b      	ldrb	r3, [r7, #0]
 8000fba:	b2db      	uxtb	r3, r3
 8000fbc:	2b00      	cmp	r3, #0
 8000fbe:	d104      	bne.n	8000fca <HAL_USART_Init+0x22>
    husart->Lock = HAL_UNLOCKED;
 8000fc0:	0002      	movs	r2, r0
 8000fc2:	3240      	adds	r2, #64	; 0x40
 8000fc4:	7013      	strb	r3, [r2, #0]
    HAL_USART_MspInit(husart);
 8000fc6:	f000 fe51 	bl	8001c6c <HAL_USART_MspInit>
  husart->State = HAL_USART_STATE_BUSY;
 8000fca:	2302      	movs	r3, #2
  __HAL_USART_DISABLE(husart);
 8000fcc:	2501      	movs	r5, #1
 8000fce:	6822      	ldr	r2, [r4, #0]
  husart->State = HAL_USART_STATE_BUSY;
 8000fd0:	703b      	strb	r3, [r7, #0]
  __HAL_USART_DISABLE(husart);
 8000fd2:	6813      	ldr	r3, [r2, #0]
   *  the USART Word Length, Parity and Mode:
   *  set the M bits according to husart->Init.WordLength value
   *  set PCE and PS bits according to husart->Init.Parity value
   *  set TE and RE bits according to husart->Init.Mode value 
   *  force OVER8 to 1 to allow to reach the maximum speed (Fclock/8)  */
  tmpreg = (uint32_t)husart->Init.WordLength | husart->Init.Parity | husart->Init.Mode | USART_CR1_OVER8;
 8000fd4:	68a0      	ldr	r0, [r4, #8]
  __HAL_USART_DISABLE(husart);
 8000fd6:	43ab      	bics	r3, r5
 8000fd8:	6013      	str	r3, [r2, #0]
  tmpreg = (uint32_t)husart->Init.WordLength | husart->Init.Parity | husart->Init.Mode | USART_CR1_OVER8;
 8000fda:	6923      	ldr	r3, [r4, #16]
  MODIFY_REG(husart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8000fdc:	6811      	ldr	r1, [r2, #0]
  tmpreg = (uint32_t)husart->Init.WordLength | husart->Init.Parity | husart->Init.Mode | USART_CR1_OVER8;
 8000fde:	4318      	orrs	r0, r3
 8000fe0:	2380      	movs	r3, #128	; 0x80
 8000fe2:	021b      	lsls	r3, r3, #8
 8000fe4:	4303      	orrs	r3, r0
 8000fe6:	6960      	ldr	r0, [r4, #20]
  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* no CR3 register configuration                                            */

  /*-------------------------- USART BRR Configuration -----------------------*/
  /* BRR is filled-up according to OVER8 bit setting which is forced to 1     */ 
  USART_GETCLOCKSOURCE(husart, clocksource);
 8000fe8:	4e42      	ldr	r6, [pc, #264]	; (80010f4 <HAL_USART_Init+0x14c>)
  tmpreg = (uint32_t)husart->Init.WordLength | husart->Init.Parity | husart->Init.Mode | USART_CR1_OVER8;
 8000fea:	4303      	orrs	r3, r0
  MODIFY_REG(husart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8000fec:	4842      	ldr	r0, [pc, #264]	; (80010f8 <HAL_USART_Init+0x150>)
 8000fee:	4001      	ands	r1, r0
 8000ff0:	430b      	orrs	r3, r1
 8000ff2:	6013      	str	r3, [r2, #0]
  tmpreg |= ((uint32_t)husart->Init.CLKPolarity | (uint32_t)husart->Init.CLKPhase);
 8000ff4:	69a1      	ldr	r1, [r4, #24]
 8000ff6:	69e3      	ldr	r3, [r4, #28]
  tmpreg |= ((uint32_t)husart->Init.CLKLastBit | (uint32_t)husart->Init.StopBits);
 8000ff8:	68e0      	ldr	r0, [r4, #12]
  tmpreg |= ((uint32_t)husart->Init.CLKPolarity | (uint32_t)husart->Init.CLKPhase);
 8000ffa:	4319      	orrs	r1, r3
 8000ffc:	2380      	movs	r3, #128	; 0x80
 8000ffe:	011b      	lsls	r3, r3, #4
 8001000:	430b      	orrs	r3, r1
 8001002:	6a21      	ldr	r1, [r4, #32]
 8001004:	430b      	orrs	r3, r1
  tmpreg |= ((uint32_t)husart->Init.CLKLastBit | (uint32_t)husart->Init.StopBits);
 8001006:	4303      	orrs	r3, r0
  MODIFY_REG(husart->Instance->CR2, USART_CR2_FIELDS, tmpreg);
 8001008:	6851      	ldr	r1, [r2, #4]
 800100a:	483c      	ldr	r0, [pc, #240]	; (80010fc <HAL_USART_Init+0x154>)
 800100c:	4001      	ands	r1, r0
 800100e:	430b      	orrs	r3, r1
 8001010:	6053      	str	r3, [r2, #4]
  USART_GETCLOCKSOURCE(husart, clocksource);
 8001012:	42b2      	cmp	r2, r6
 8001014:	d10e      	bne.n	8001034 <HAL_USART_Init+0x8c>
 8001016:	2203      	movs	r2, #3
 8001018:	4b39      	ldr	r3, [pc, #228]	; (8001100 <HAL_USART_Init+0x158>)
 800101a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800101c:	4013      	ands	r3, r2
  switch (clocksource)
 800101e:	4a39      	ldr	r2, [pc, #228]	; (8001104 <HAL_USART_Init+0x15c>)
 8001020:	5cd0      	ldrb	r0, [r2, r3]
 8001022:	2808      	cmp	r0, #8
 8001024:	d845      	bhi.n	80010b2 <HAL_USART_Init+0x10a>
 8001026:	f7ff f879 	bl	800011c <__gnu_thumb1_case_uqi>
 800102a:	4409      	.short	0x4409
 800102c:	443c440f 	.word	0x443c440f
 8001030:	4444      	.short	0x4444
 8001032:	3f          	.byte	0x3f
 8001033:	00          	.byte	0x00
  USART_GETCLOCKSOURCE(husart, clocksource);
 8001034:	4b34      	ldr	r3, [pc, #208]	; (8001108 <HAL_USART_Init+0x160>)
  uint16_t usartdiv                    = 0x0000U;  
 8001036:	2000      	movs	r0, #0
  USART_GETCLOCKSOURCE(husart, clocksource);
 8001038:	429a      	cmp	r2, r3
 800103a:	d10e      	bne.n	800105a <HAL_USART_Init+0xb2>
  {
    case USART_CLOCKSOURCE_PCLK1:
      usartdiv = (uint16_t)(((2*HAL_RCC_GetPCLK1Freq()) + (husart->Init.BaudRate/2)) / husart->Init.BaudRate);
 800103c:	f7ff feee 	bl	8000e1c <HAL_RCC_GetPCLK1Freq>
      break;
    case USART_CLOCKSOURCE_HSI:
      usartdiv = (uint16_t)(((2*HSI_VALUE) + (husart->Init.BaudRate/2)) / husart->Init.BaudRate);
      break;
    case USART_CLOCKSOURCE_SYSCLK:
      usartdiv = (uint16_t)(((2*HAL_RCC_GetSysClockFreq()) + (husart->Init.BaudRate/2)) / husart->Init.BaudRate);
 8001040:	6863      	ldr	r3, [r4, #4]
 8001042:	0040      	lsls	r0, r0, #1
 8001044:	085b      	lsrs	r3, r3, #1
 8001046:	e002      	b.n	800104e <HAL_USART_Init+0xa6>
      usartdiv = (uint16_t)(((2*HSI_VALUE) + (husart->Init.BaudRate/2)) / husart->Init.BaudRate);
 8001048:	6863      	ldr	r3, [r4, #4]
 800104a:	0858      	lsrs	r0, r3, #1
 800104c:	4b2f      	ldr	r3, [pc, #188]	; (800110c <HAL_USART_Init+0x164>)
      break;
    case USART_CLOCKSOURCE_LSE:
      usartdiv = (uint16_t)(((2*LSE_VALUE) + (husart->Init.BaudRate/2)) / husart->Init.BaudRate);
 800104e:	18c0      	adds	r0, r0, r3
 8001050:	6861      	ldr	r1, [r4, #4]
 8001052:	f7ff f86d 	bl	8000130 <__udivsi3>
  HAL_StatusTypeDef ret                = HAL_OK;
 8001056:	2500      	movs	r5, #0
      usartdiv = (uint16_t)(((2*LSE_VALUE) + (husart->Init.BaudRate/2)) / husart->Init.BaudRate);
 8001058:	b280      	uxth	r0, r0
    default:
      ret = HAL_ERROR;
      break;
  }
  
  brrtemp = usartdiv & 0xFFF0U;
 800105a:	230f      	movs	r3, #15
 800105c:	0002      	movs	r2, r0
  brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800105e:	0700      	lsls	r0, r0, #28
  brrtemp = usartdiv & 0xFFF0U;
 8001060:	439a      	bics	r2, r3
  brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8001062:	0f40      	lsrs	r0, r0, #29
  husart->Instance->BRR = brrtemp;
 8001064:	6823      	ldr	r3, [r4, #0]
 8001066:	4310      	orrs	r0, r2
 8001068:	60d8      	str	r0, [r3, #12]
  if (USART_SetConfig(husart) == HAL_ERROR)
 800106a:	2d01      	cmp	r5, #1
 800106c:	d09f      	beq.n	8000fae <HAL_USART_Init+0x6>
  husart->Instance->CR2 &= ~USART_CR2_LINEN;
 800106e:	685a      	ldr	r2, [r3, #4]
 8001070:	4927      	ldr	r1, [pc, #156]	; (8001110 <HAL_USART_Init+0x168>)
 8001072:	400a      	ands	r2, r1
  husart->Instance->CR3 &= ~(USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN);
 8001074:	212a      	movs	r1, #42	; 0x2a
  husart->Instance->CR2 &= ~USART_CR2_LINEN;
 8001076:	605a      	str	r2, [r3, #4]
  husart->Instance->CR3 &= ~(USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN);
 8001078:	689a      	ldr	r2, [r3, #8]
 800107a:	438a      	bics	r2, r1
 800107c:	609a      	str	r2, [r3, #8]
  __HAL_USART_ENABLE(husart);
 800107e:	2201      	movs	r2, #1
 8001080:	6819      	ldr	r1, [r3, #0]
 8001082:	430a      	orrs	r2, r1
 8001084:	601a      	str	r2, [r3, #0]
#if !defined(STM32F030x6) && !defined(STM32F030x8)&& !defined(STM32F070xB)&& !defined(STM32F070x6)&& !defined(STM32F030xC)
  uint32_t tickstart = 0U;
#endif /* !defined(STM32F030x6) && !defined(STM32F030x8)&& !defined(STM32F070xB)&& !defined(STM32F070x6)&& !defined(STM32F030xC) */

  /* Initialize the USART ErrorCode */
  husart->ErrorCode = HAL_USART_ERROR_NONE;
 8001086:	2300      	movs	r3, #0
 8001088:	6463      	str	r3, [r4, #68]	; 0x44

#if !defined(STM32F030x6) && !defined(STM32F030x8)&& !defined(STM32F070xB)&& !defined(STM32F070x6)&& !defined(STM32F030xC)
  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 800108a:	f7ff f907 	bl	800029c <HAL_GetTick>

  /* TEACK and REACK bits in ISR are checked only when available (not available on all F0 devices).
     Bits are defined for some specific devices, and are available only for UART instances supporting WakeUp from Stop Mode feature. 
  */
  if (IS_UART_WAKEUP_FROMSTOP_INSTANCE(husart->Instance))
 800108e:	6823      	ldr	r3, [r4, #0]
  tickstart = HAL_GetTick();
 8001090:	9001      	str	r0, [sp, #4]
  if (IS_UART_WAKEUP_FROMSTOP_INSTANCE(husart->Instance))
 8001092:	42b3      	cmp	r3, r6
 8001094:	d010      	beq.n	80010b8 <HAL_USART_Init+0x110>
    }
  }
#endif /* !defined(STM32F030x6) && !defined(STM32F030x8)&& !defined(STM32F070xB)&& !defined(STM32F070x6)&& !defined(STM32F030xC) */

  /* Initialize the USART state*/
  husart->State= HAL_USART_STATE_READY;
 8001096:	2301      	movs	r3, #1
 8001098:	703b      	strb	r3, [r7, #0]

  /* Process Unlocked */
  __HAL_UNLOCK(husart);
 800109a:	2300      	movs	r3, #0
 800109c:	3440      	adds	r4, #64	; 0x40
 800109e:	7023      	strb	r3, [r4, #0]
 80010a0:	e786      	b.n	8000fb0 <HAL_USART_Init+0x8>
      usartdiv = (uint16_t)(((2*HAL_RCC_GetSysClockFreq()) + (husart->Init.BaudRate/2)) / husart->Init.BaudRate);
 80010a2:	f7ff fded 	bl	8000c80 <HAL_RCC_GetSysClockFreq>
 80010a6:	e7cb      	b.n	8001040 <HAL_USART_Init+0x98>
      usartdiv = (uint16_t)(((2*LSE_VALUE) + (husart->Init.BaudRate/2)) / husart->Init.BaudRate);
 80010a8:	6863      	ldr	r3, [r4, #4]
 80010aa:	0858      	lsrs	r0, r3, #1
 80010ac:	2380      	movs	r3, #128	; 0x80
 80010ae:	025b      	lsls	r3, r3, #9
 80010b0:	e7cd      	b.n	800104e <HAL_USART_Init+0xa6>
  uint16_t usartdiv                    = 0x0000U;  
 80010b2:	2000      	movs	r0, #0
      ret = HAL_ERROR;
 80010b4:	2501      	movs	r5, #1
 80010b6:	e7d0      	b.n	800105a <HAL_USART_Init+0xb2>
    if((husart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80010b8:	6833      	ldr	r3, [r6, #0]
 80010ba:	071b      	lsls	r3, r3, #28
 80010bc:	d40e      	bmi.n	80010dc <HAL_USART_Init+0x134>
    if((husart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80010be:	6823      	ldr	r3, [r4, #0]
 80010c0:	681b      	ldr	r3, [r3, #0]
 80010c2:	075b      	lsls	r3, r3, #29
 80010c4:	d5e7      	bpl.n	8001096 <HAL_USART_Init+0xee>
      if(USART_WaitOnFlagUntilTimeout(husart, USART_ISR_REACK, RESET, tickstart, USART_TEACK_REACK_TIMEOUT) != HAL_OK)
 80010c6:	23fa      	movs	r3, #250	; 0xfa
 80010c8:	2180      	movs	r1, #128	; 0x80
 80010ca:	009b      	lsls	r3, r3, #2
 80010cc:	9a01      	ldr	r2, [sp, #4]
 80010ce:	03c9      	lsls	r1, r1, #15
 80010d0:	0020      	movs	r0, r4
 80010d2:	f7ff ff3f 	bl	8000f54 <USART_WaitOnFlagUntilTimeout.constprop.3>
 80010d6:	2800      	cmp	r0, #0
 80010d8:	d10a      	bne.n	80010f0 <HAL_USART_Init+0x148>
 80010da:	e7dc      	b.n	8001096 <HAL_USART_Init+0xee>
      if(USART_WaitOnFlagUntilTimeout(husart, USART_ISR_TEACK, RESET, tickstart, USART_TEACK_REACK_TIMEOUT) != HAL_OK)
 80010dc:	23fa      	movs	r3, #250	; 0xfa
 80010de:	2180      	movs	r1, #128	; 0x80
 80010e0:	009b      	lsls	r3, r3, #2
 80010e2:	9a01      	ldr	r2, [sp, #4]
 80010e4:	0389      	lsls	r1, r1, #14
 80010e6:	0020      	movs	r0, r4
 80010e8:	f7ff ff34 	bl	8000f54 <USART_WaitOnFlagUntilTimeout.constprop.3>
 80010ec:	2800      	cmp	r0, #0
 80010ee:	d0e6      	beq.n	80010be <HAL_USART_Init+0x116>
        return HAL_TIMEOUT;
 80010f0:	2503      	movs	r5, #3
 80010f2:	e75d      	b.n	8000fb0 <HAL_USART_Init+0x8>
 80010f4:	40013800 	.word	0x40013800
 80010f8:	ffff69f3 	.word	0xffff69f3
 80010fc:	ffffc0ff 	.word	0xffffc0ff
 8001100:	40021000 	.word	0x40021000
 8001104:	08002d18 	.word	0x08002d18
 8001108:	40004400 	.word	0x40004400
 800110c:	00f42400 	.word	0x00f42400
 8001110:	ffffbfff 	.word	0xffffbfff

08001114 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8001114:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
 8001116:	000b      	movs	r3, r1

    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
#else
  if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8001118:	6846      	ldr	r6, [r0, #4]
 800111a:	6801      	ldr	r1, [r0, #0]
 800111c:	8a02      	ldrh	r2, [r0, #16]
 800111e:	2508      	movs	r5, #8
 8001120:	5f45      	ldrsh	r5, [r0, r5]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8001122:	2400      	movs	r4, #0
  if (priority != osPriorityError) {
 8001124:	2d84      	cmp	r5, #132	; 0x84
 8001126:	d000      	beq.n	800112a <osThreadCreate+0x16>
    fpriority += (priority - osPriorityIdle);
 8001128:	1cec      	adds	r4, r5, #3
  if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800112a:	a803      	add	r0, sp, #12
 800112c:	9001      	str	r0, [sp, #4]
 800112e:	9400      	str	r4, [sp, #0]
 8001130:	0030      	movs	r0, r6
 8001132:	f000 f9ef 	bl	8001514 <xTaskCreate>
                   thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
                   &handle) != pdPASS)  {
    return NULL;
 8001136:	2300      	movs	r3, #0
  if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8001138:	2801      	cmp	r0, #1
 800113a:	d100      	bne.n	800113e <osThreadCreate+0x2a>
  }     
#endif
  
  return handle;
 800113c:	9b03      	ldr	r3, [sp, #12]
}
 800113e:	0018      	movs	r0, r3
 8001140:	b004      	add	sp, #16
 8001142:	bd70      	pop	{r4, r5, r6, pc}

08001144 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 8001144:	b510      	push	{r4, lr}
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 8001146:	2800      	cmp	r0, #0
 8001148:	d100      	bne.n	800114c <osDelay+0x8>
 800114a:	3001      	adds	r0, #1
 800114c:	f000 fb94 	bl	8001878 <vTaskDelay>
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8001150:	2000      	movs	r0, #0
 8001152:	bd10      	pop	{r4, pc}

08001154 <osSystickHandler>:
* @brief  Handles the tick increment
* @param  none.
* @retval none.
*/
void osSystickHandler(void)
{
 8001154:	b510      	push	{r4, lr}

#if (INCLUDE_xTaskGetSchedulerState  == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 8001156:	f000 fbdf 	bl	8001918 <xTaskGetSchedulerState>
 800115a:	2801      	cmp	r0, #1
 800115c:	d001      	beq.n	8001162 <osSystickHandler+0xe>
  {
#endif  /* INCLUDE_xTaskGetSchedulerState */  
    xPortSysTickHandler();
 800115e:	f000 f8b1 	bl	80012c4 <xPortSysTickHandler>
#if (INCLUDE_xTaskGetSchedulerState  == 1 )
  }
#endif  /* INCLUDE_xTaskGetSchedulerState */  
}
 8001162:	bd10      	pop	{r4, pc}

08001164 <vListInitialise>:
void vListInitialise( List_t * const pxList )
{
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8001164:	0003      	movs	r3, r0

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8001166:	2201      	movs	r2, #1
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8001168:	3308      	adds	r3, #8
 800116a:	6043      	str	r3, [r0, #4]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800116c:	60c3      	str	r3, [r0, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800116e:	6103      	str	r3, [r0, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8001170:	2300      	movs	r3, #0
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8001172:	4252      	negs	r2, r2
 8001174:	6082      	str	r2, [r0, #8]
	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8001176:	6003      	str	r3, [r0, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8001178:	4770      	bx	lr

0800117a <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 800117a:	2300      	movs	r3, #0
 800117c:	6103      	str	r3, [r0, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800117e:	4770      	bx	lr

08001180 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
ListItem_t * const pxIndex = pxList->pxIndex;
 8001180:	6843      	ldr	r3, [r0, #4]

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8001182:	689a      	ldr	r2, [r3, #8]
	pxNewListItem->pxNext = pxIndex;
 8001184:	604b      	str	r3, [r1, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8001186:	608a      	str	r2, [r1, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8001188:	689a      	ldr	r2, [r3, #8]
 800118a:	6051      	str	r1, [r2, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800118c:	6099      	str	r1, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;

	( pxList->uxNumberOfItems )++;
 800118e:	6803      	ldr	r3, [r0, #0]
	pxNewListItem->pvContainer = ( void * ) pxList;
 8001190:	6108      	str	r0, [r1, #16]
	( pxList->uxNumberOfItems )++;
 8001192:	3301      	adds	r3, #1
 8001194:	6003      	str	r3, [r0, #0]
}
 8001196:	4770      	bx	lr

08001198 <vListInsert>:
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8001198:	0003      	movs	r3, r0
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800119a:	680a      	ldr	r2, [r1, #0]
{
 800119c:	b530      	push	{r4, r5, lr}
		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800119e:	3308      	adds	r3, #8
	if( xValueOfInsertion == portMAX_DELAY )
 80011a0:	1c54      	adds	r4, r2, #1
 80011a2:	d10b      	bne.n	80011bc <vListInsert+0x24>
		pxIterator = pxList->xListEnd.pxPrevious;
 80011a4:	6903      	ldr	r3, [r0, #16]
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80011a6:	685a      	ldr	r2, [r3, #4]
 80011a8:	604a      	str	r2, [r1, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80011aa:	6091      	str	r1, [r2, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80011ac:	608b      	str	r3, [r1, #8]
	pxIterator->pxNext = pxNewListItem;
 80011ae:	6059      	str	r1, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;

	( pxList->uxNumberOfItems )++;
 80011b0:	6803      	ldr	r3, [r0, #0]
	pxNewListItem->pvContainer = ( void * ) pxList;
 80011b2:	6108      	str	r0, [r1, #16]
	( pxList->uxNumberOfItems )++;
 80011b4:	3301      	adds	r3, #1
 80011b6:	6003      	str	r3, [r0, #0]
}
 80011b8:	bd30      	pop	{r4, r5, pc}
 80011ba:	0023      	movs	r3, r4
		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80011bc:	685c      	ldr	r4, [r3, #4]
 80011be:	6825      	ldr	r5, [r4, #0]
 80011c0:	42aa      	cmp	r2, r5
 80011c2:	d2fa      	bcs.n	80011ba <vListInsert+0x22>
 80011c4:	e7ef      	b.n	80011a6 <vListInsert+0xe>

080011c6 <uxListRemove>:
{
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80011c6:	6841      	ldr	r1, [r0, #4]
 80011c8:	6882      	ldr	r2, [r0, #8]
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 80011ca:	6903      	ldr	r3, [r0, #16]
	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80011cc:	608a      	str	r2, [r1, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80011ce:	6882      	ldr	r2, [r0, #8]
 80011d0:	6051      	str	r1, [r2, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80011d2:	6859      	ldr	r1, [r3, #4]
 80011d4:	4288      	cmp	r0, r1
 80011d6:	d100      	bne.n	80011da <uxListRemove+0x14>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80011d8:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
 80011da:	2200      	movs	r2, #0
 80011dc:	6102      	str	r2, [r0, #16]
	( pxList->uxNumberOfItems )--;
 80011de:	681a      	ldr	r2, [r3, #0]
 80011e0:	1e50      	subs	r0, r2, #1
 80011e2:	6018      	str	r0, [r3, #0]

	return pxList->uxNumberOfItems;
}
 80011e4:	4770      	bx	lr
	...

080011e8 <prvTaskExitError>:
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 80011e8:	4b03      	ldr	r3, [pc, #12]	; (80011f8 <prvTaskExitError+0x10>)
 80011ea:	681b      	ldr	r3, [r3, #0]
 80011ec:	3301      	adds	r3, #1
 80011ee:	d001      	beq.n	80011f4 <prvTaskExitError+0xc>
 80011f0:	b672      	cpsid	i
 80011f2:	e7fe      	b.n	80011f2 <prvTaskExitError+0xa>
	portDISABLE_INTERRUPTS();
 80011f4:	b672      	cpsid	i
 80011f6:	e7fe      	b.n	80011f6 <prvTaskExitError+0xe>
 80011f8:	20000000 	.word	0x20000000

080011fc <pxPortInitialiseStack>:
{
 80011fc:	b510      	push	{r4, lr}
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 80011fe:	2480      	movs	r4, #128	; 0x80
 8001200:	1f03      	subs	r3, r0, #4
 8001202:	0464      	lsls	r4, r4, #17
 8001204:	601c      	str	r4, [r3, #0]
	*pxTopOfStack = ( StackType_t ) pxCode;	/* PC */
 8001206:	3b04      	subs	r3, #4
 8001208:	6019      	str	r1, [r3, #0]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800120a:	4903      	ldr	r1, [pc, #12]	; (8001218 <pxPortInitialiseStack+0x1c>)
 800120c:	3b04      	subs	r3, #4
 800120e:	6019      	str	r1, [r3, #0]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8001210:	3b14      	subs	r3, #20
	pxTopOfStack -= 8; /* R11..R4. */
 8001212:	3840      	subs	r0, #64	; 0x40
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8001214:	601a      	str	r2, [r3, #0]
}
 8001216:	bd10      	pop	{r4, pc}
 8001218:	080011e9 	.word	0x080011e9

0800121c <SVC_Handler>:

void vPortSVCHandler( void )
{
	/* This function is no longer used, but retained for backward
	compatibility. */
}
 800121c:	4770      	bx	lr
	...

08001220 <vPortYield>:
/*-----------------------------------------------------------*/

void vPortYield( void )
{
	/* Set a PendSV to request a context switch. */
	*( portNVIC_INT_CTRL ) = portNVIC_PENDSVSET;
 8001220:	2280      	movs	r2, #128	; 0x80
 8001222:	4b04      	ldr	r3, [pc, #16]	; (8001234 <vPortYield+0x14>)
 8001224:	0552      	lsls	r2, r2, #21
 8001226:	601a      	str	r2, [r3, #0]

	/* Barriers are normally not required but do ensure the code is completely
	within the specified behaviour for the architecture. */
	__asm volatile( "dsb" );
 8001228:	f3bf 8f4f 	dsb	sy
	__asm volatile( "isb" );
 800122c:	f3bf 8f6f 	isb	sy
}
 8001230:	4770      	bx	lr
 8001232:	46c0      	nop			; (mov r8, r8)
 8001234:	e000ed04 	.word	0xe000ed04

08001238 <vPortEnterCritical>:
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
    portDISABLE_INTERRUPTS();
 8001238:	b672      	cpsid	i
    uxCriticalNesting++;
 800123a:	4a04      	ldr	r2, [pc, #16]	; (800124c <vPortEnterCritical+0x14>)
 800123c:	6813      	ldr	r3, [r2, #0]
 800123e:	3301      	adds	r3, #1
 8001240:	6013      	str	r3, [r2, #0]
	__asm volatile( "dsb" );
 8001242:	f3bf 8f4f 	dsb	sy
	__asm volatile( "isb" );
 8001246:	f3bf 8f6f 	isb	sy
}
 800124a:	4770      	bx	lr
 800124c:	20000000 	.word	0x20000000

08001250 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
	configASSERT( uxCriticalNesting );
 8001250:	4a05      	ldr	r2, [pc, #20]	; (8001268 <vPortExitCritical+0x18>)
 8001252:	6813      	ldr	r3, [r2, #0]
 8001254:	2b00      	cmp	r3, #0
 8001256:	d101      	bne.n	800125c <vPortExitCritical+0xc>
 8001258:	b672      	cpsid	i
 800125a:	e7fe      	b.n	800125a <vPortExitCritical+0xa>
    uxCriticalNesting--;
 800125c:	3b01      	subs	r3, #1
 800125e:	6013      	str	r3, [r2, #0]
    if( uxCriticalNesting == 0 )
 8001260:	2b00      	cmp	r3, #0
 8001262:	d100      	bne.n	8001266 <vPortExitCritical+0x16>
    {
        portENABLE_INTERRUPTS();
 8001264:	b662      	cpsie	i
    }
}
 8001266:	4770      	bx	lr
 8001268:	20000000 	.word	0x20000000

0800126c <ulSetInterruptMaskFromISR>:
/*-----------------------------------------------------------*/

uint32_t ulSetInterruptMaskFromISR( void )
{
	__asm volatile(
 800126c:	f3ef 8010 	mrs	r0, PRIMASK
 8001270:	b672      	cpsid	i
 8001272:	4770      	bx	lr
					" bx lr				  "
				  );

	/* To avoid compiler warnings.  This line will never be reached. */
	return 0;
}
 8001274:	2000      	movs	r0, #0

08001276 <vClearInterruptMaskFromISR>:
/*-----------------------------------------------------------*/

void vClearInterruptMaskFromISR( uint32_t ulMask )
{
	__asm volatile(
 8001276:	f380 8810 	msr	PRIMASK, r0
 800127a:	4770      	bx	lr
 800127c:	0000      	movs	r0, r0
	...

08001280 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8001280:	f3ef 8009 	mrs	r0, PSP
 8001284:	4b0e      	ldr	r3, [pc, #56]	; (80012c0 <pxCurrentTCBConst>)
 8001286:	681a      	ldr	r2, [r3, #0]
 8001288:	3820      	subs	r0, #32
 800128a:	6010      	str	r0, [r2, #0]
 800128c:	c0f0      	stmia	r0!, {r4, r5, r6, r7}
 800128e:	4644      	mov	r4, r8
 8001290:	464d      	mov	r5, r9
 8001292:	4656      	mov	r6, sl
 8001294:	465f      	mov	r7, fp
 8001296:	c0f0      	stmia	r0!, {r4, r5, r6, r7}
 8001298:	b508      	push	{r3, lr}
 800129a:	b672      	cpsid	i
 800129c:	f000 fb06 	bl	80018ac <vTaskSwitchContext>
 80012a0:	b662      	cpsie	i
 80012a2:	bc0c      	pop	{r2, r3}
 80012a4:	6811      	ldr	r1, [r2, #0]
 80012a6:	6808      	ldr	r0, [r1, #0]
 80012a8:	3010      	adds	r0, #16
 80012aa:	c8f0      	ldmia	r0!, {r4, r5, r6, r7}
 80012ac:	46a0      	mov	r8, r4
 80012ae:	46a9      	mov	r9, r5
 80012b0:	46b2      	mov	sl, r6
 80012b2:	46bb      	mov	fp, r7
 80012b4:	f380 8809 	msr	PSP, r0
 80012b8:	3820      	subs	r0, #32
 80012ba:	c8f0      	ldmia	r0!, {r4, r5, r6, r7}
 80012bc:	4718      	bx	r3
 80012be:	46c0      	nop			; (mov r8, r8)

080012c0 <pxCurrentTCBConst>:
 80012c0:	20000ca0 	.word	0x20000ca0

080012c4 <xPortSysTickHandler>:
	);
}
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80012c4:	b510      	push	{r4, lr}
uint32_t ulPreviousMask;

	ulPreviousMask = portSET_INTERRUPT_MASK_FROM_ISR();
 80012c6:	f7ff ffd1 	bl	800126c <ulSetInterruptMaskFromISR>
 80012ca:	0004      	movs	r4, r0
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 80012cc:	f000 f9ee 	bl	80016ac <xTaskIncrementTick>
 80012d0:	2800      	cmp	r0, #0
 80012d2:	d003      	beq.n	80012dc <xPortSysTickHandler+0x18>
		{
			/* Pend a context switch. */
			*(portNVIC_INT_CTRL) = portNVIC_PENDSVSET;
 80012d4:	2280      	movs	r2, #128	; 0x80
 80012d6:	4b03      	ldr	r3, [pc, #12]	; (80012e4 <xPortSysTickHandler+0x20>)
 80012d8:	0552      	lsls	r2, r2, #21
 80012da:	601a      	str	r2, [r3, #0]
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( ulPreviousMask );
 80012dc:	0020      	movs	r0, r4
 80012de:	f7ff ffca 	bl	8001276 <vClearInterruptMaskFromISR>
}
 80012e2:	bd10      	pop	{r4, pc}
 80012e4:	e000ed04 	.word	0xe000ed04

080012e8 <prvInsertBlockIntoFreeList>:
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
}
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 80012e8:	b510      	push	{r4, lr}
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80012ea:	4b0f      	ldr	r3, [pc, #60]	; (8001328 <prvInsertBlockIntoFreeList+0x40>)
 80012ec:	681a      	ldr	r2, [r3, #0]
 80012ee:	4282      	cmp	r2, r0
 80012f0:	d318      	bcc.n	8001324 <prvInsertBlockIntoFreeList+0x3c>
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80012f2:	685c      	ldr	r4, [r3, #4]
 80012f4:	1919      	adds	r1, r3, r4
 80012f6:	4288      	cmp	r0, r1
 80012f8:	d103      	bne.n	8001302 <prvInsertBlockIntoFreeList+0x1a>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80012fa:	6841      	ldr	r1, [r0, #4]
 80012fc:	0018      	movs	r0, r3
 80012fe:	1909      	adds	r1, r1, r4
 8001300:	6059      	str	r1, [r3, #4]
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8001302:	6841      	ldr	r1, [r0, #4]
 8001304:	1844      	adds	r4, r0, r1
 8001306:	42a2      	cmp	r2, r4
 8001308:	d107      	bne.n	800131a <prvInsertBlockIntoFreeList+0x32>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800130a:	4c08      	ldr	r4, [pc, #32]	; (800132c <prvInsertBlockIntoFreeList+0x44>)
 800130c:	6824      	ldr	r4, [r4, #0]
 800130e:	42a2      	cmp	r2, r4
 8001310:	d003      	beq.n	800131a <prvInsertBlockIntoFreeList+0x32>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8001312:	6854      	ldr	r4, [r2, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8001314:	6812      	ldr	r2, [r2, #0]
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8001316:	1861      	adds	r1, r4, r1
 8001318:	6041      	str	r1, [r0, #4]
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800131a:	6002      	str	r2, [r0, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800131c:	4298      	cmp	r0, r3
 800131e:	d000      	beq.n	8001322 <prvInsertBlockIntoFreeList+0x3a>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8001320:	6018      	str	r0, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8001322:	bd10      	pop	{r4, pc}
 8001324:	0013      	movs	r3, r2
 8001326:	e7e1      	b.n	80012ec <prvInsertBlockIntoFreeList+0x4>
 8001328:	20000c98 	.word	0x20000c98
 800132c:	20000088 	.word	0x20000088

08001330 <pvPortMalloc>:
{
 8001330:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001332:	0004      	movs	r4, r0
	vTaskSuspendAll();
 8001334:	f000 f9b2 	bl	800169c <vTaskSuspendAll>
		if( pxEnd == NULL )
 8001338:	4a38      	ldr	r2, [pc, #224]	; (800141c <pvPortMalloc+0xec>)
 800133a:	4839      	ldr	r0, [pc, #228]	; (8001420 <pvPortMalloc+0xf0>)
 800133c:	6813      	ldr	r3, [r2, #0]
 800133e:	2b00      	cmp	r3, #0
 8001340:	d11e      	bne.n	8001380 <pvPortMalloc+0x50>
	uxAddress = ( size_t ) ucHeap;
 8001342:	4938      	ldr	r1, [pc, #224]	; (8001424 <pvPortMalloc+0xf4>)
	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8001344:	3307      	adds	r3, #7
 8001346:	4219      	tst	r1, r3
 8001348:	d036      	beq.n	80013b8 <pvPortMalloc+0x88>
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800134a:	18cd      	adds	r5, r1, r3
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800134c:	439d      	bics	r5, r3
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800134e:	23c0      	movs	r3, #192	; 0xc0
 8001350:	011b      	lsls	r3, r3, #4
 8001352:	18c9      	adds	r1, r1, r3
 8001354:	1b4b      	subs	r3, r1, r5
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8001356:	0029      	movs	r1, r5
	xStart.xBlockSize = ( size_t ) 0;
 8001358:	2500      	movs	r5, #0
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800135a:	4e33      	ldr	r6, [pc, #204]	; (8001428 <pvPortMalloc+0xf8>)
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800135c:	18cb      	adds	r3, r1, r3
	xStart.xBlockSize = ( size_t ) 0;
 800135e:	6075      	str	r5, [r6, #4]
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8001360:	6031      	str	r1, [r6, #0]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8001362:	2607      	movs	r6, #7
	uxAddress -= xHeapStructSize;
 8001364:	3b08      	subs	r3, #8
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8001366:	43b3      	bics	r3, r6
	pxEnd->pxNextFreeBlock = NULL;
 8001368:	601d      	str	r5, [r3, #0]
	pxEnd->xBlockSize = 0;
 800136a:	605d      	str	r5, [r3, #4]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800136c:	1a5d      	subs	r5, r3, r1
	pxEnd = ( void * ) uxAddress;
 800136e:	6013      	str	r3, [r2, #0]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8001370:	c128      	stmia	r1!, {r3, r5}
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8001372:	4b2e      	ldr	r3, [pc, #184]	; (800142c <pvPortMalloc+0xfc>)
 8001374:	601d      	str	r5, [r3, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8001376:	4b2e      	ldr	r3, [pc, #184]	; (8001430 <pvPortMalloc+0x100>)
 8001378:	601d      	str	r5, [r3, #0]
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800137a:	2380      	movs	r3, #128	; 0x80
 800137c:	061b      	lsls	r3, r3, #24
 800137e:	6003      	str	r3, [r0, #0]
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8001380:	6806      	ldr	r6, [r0, #0]
 8001382:	4234      	tst	r4, r6
 8001384:	d116      	bne.n	80013b4 <pvPortMalloc+0x84>
			if( xWantedSize > 0 )
 8001386:	2c00      	cmp	r4, #0
 8001388:	d014      	beq.n	80013b4 <pvPortMalloc+0x84>
				xWantedSize += xHeapStructSize;
 800138a:	0023      	movs	r3, r4
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800138c:	2107      	movs	r1, #7
				xWantedSize += xHeapStructSize;
 800138e:	3308      	adds	r3, #8
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8001390:	420b      	tst	r3, r1
 8001392:	d001      	beq.n	8001398 <pvPortMalloc+0x68>
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8001394:	438b      	bics	r3, r1
 8001396:	3308      	adds	r3, #8
			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8001398:	2b00      	cmp	r3, #0
 800139a:	d00b      	beq.n	80013b4 <pvPortMalloc+0x84>
 800139c:	4924      	ldr	r1, [pc, #144]	; (8001430 <pvPortMalloc+0x100>)
 800139e:	680d      	ldr	r5, [r1, #0]
 80013a0:	42ab      	cmp	r3, r5
 80013a2:	d807      	bhi.n	80013b4 <pvPortMalloc+0x84>
				pxBlock = xStart.pxNextFreeBlock;
 80013a4:	4920      	ldr	r1, [pc, #128]	; (8001428 <pvPortMalloc+0xf8>)
 80013a6:	680c      	ldr	r4, [r1, #0]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80013a8:	6860      	ldr	r0, [r4, #4]
 80013aa:	4283      	cmp	r3, r0
 80013ac:	d807      	bhi.n	80013be <pvPortMalloc+0x8e>
				if( pxBlock != pxEnd )
 80013ae:	6812      	ldr	r2, [r2, #0]
 80013b0:	4294      	cmp	r4, r2
 80013b2:	d10b      	bne.n	80013cc <pvPortMalloc+0x9c>
void *pvReturn = NULL;
 80013b4:	2500      	movs	r5, #0
 80013b6:	e028      	b.n	800140a <pvPortMalloc+0xda>
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80013b8:	23c0      	movs	r3, #192	; 0xc0
 80013ba:	011b      	lsls	r3, r3, #4
 80013bc:	e7cc      	b.n	8001358 <pvPortMalloc+0x28>
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80013be:	6827      	ldr	r7, [r4, #0]
 80013c0:	46bc      	mov	ip, r7
 80013c2:	2f00      	cmp	r7, #0
 80013c4:	d0f3      	beq.n	80013ae <pvPortMalloc+0x7e>
 80013c6:	0021      	movs	r1, r4
 80013c8:	4664      	mov	r4, ip
 80013ca:	e7ed      	b.n	80013a8 <pvPortMalloc+0x78>
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80013cc:	680a      	ldr	r2, [r1, #0]
 80013ce:	0017      	movs	r7, r2
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80013d0:	6822      	ldr	r2, [r4, #0]
 80013d2:	600a      	str	r2, [r1, #0]
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80013d4:	1ac2      	subs	r2, r0, r3
 80013d6:	2a10      	cmp	r2, #16
 80013d8:	d908      	bls.n	80013ec <pvPortMalloc+0xbc>
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80013da:	18e0      	adds	r0, r4, r3
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80013dc:	0741      	lsls	r1, r0, #29
 80013de:	d001      	beq.n	80013e4 <pvPortMalloc+0xb4>
 80013e0:	b672      	cpsid	i
 80013e2:	e7fe      	b.n	80013e2 <pvPortMalloc+0xb2>
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80013e4:	6042      	str	r2, [r0, #4]
						pxBlock->xBlockSize = xWantedSize;
 80013e6:	6063      	str	r3, [r4, #4]
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 80013e8:	f7ff ff7e 	bl	80012e8 <prvInsertBlockIntoFreeList>
					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80013ec:	6863      	ldr	r3, [r4, #4]
 80013ee:	4a10      	ldr	r2, [pc, #64]	; (8001430 <pvPortMalloc+0x100>)
 80013f0:	1aed      	subs	r5, r5, r3
 80013f2:	6015      	str	r5, [r2, #0]
					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80013f4:	4a0d      	ldr	r2, [pc, #52]	; (800142c <pvPortMalloc+0xfc>)
 80013f6:	6811      	ldr	r1, [r2, #0]
 80013f8:	428d      	cmp	r5, r1
 80013fa:	d200      	bcs.n	80013fe <pvPortMalloc+0xce>
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80013fc:	6015      	str	r5, [r2, #0]
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 80013fe:	431e      	orrs	r6, r3
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8001400:	003d      	movs	r5, r7
					pxBlock->pxNextFreeBlock = NULL;
 8001402:	2300      	movs	r3, #0
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8001404:	3508      	adds	r5, #8
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8001406:	6066      	str	r6, [r4, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8001408:	6023      	str	r3, [r4, #0]
	( void ) xTaskResumeAll();
 800140a:	f000 f9cd 	bl	80017a8 <xTaskResumeAll>
	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800140e:	076b      	lsls	r3, r5, #29
 8001410:	d001      	beq.n	8001416 <pvPortMalloc+0xe6>
 8001412:	b672      	cpsid	i
 8001414:	e7fe      	b.n	8001414 <pvPortMalloc+0xe4>
}
 8001416:	0028      	movs	r0, r5
 8001418:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800141a:	46c0      	nop			; (mov r8, r8)
 800141c:	20000088 	.word	0x20000088
 8001420:	20000c8c 	.word	0x20000c8c
 8001424:	2000008c 	.word	0x2000008c
 8001428:	20000c98 	.word	0x20000c98
 800142c:	20000c94 	.word	0x20000c94
 8001430:	20000c90 	.word	0x20000c90

08001434 <vPortFree>:
{
 8001434:	b510      	push	{r4, lr}
	if( pv != NULL )
 8001436:	2800      	cmp	r0, #0
 8001438:	d01b      	beq.n	8001472 <vPortFree+0x3e>
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800143a:	4a0e      	ldr	r2, [pc, #56]	; (8001474 <vPortFree+0x40>)
 800143c:	3808      	subs	r0, #8
 800143e:	6843      	ldr	r3, [r0, #4]
 8001440:	6812      	ldr	r2, [r2, #0]
 8001442:	0004      	movs	r4, r0
 8001444:	421a      	tst	r2, r3
 8001446:	d101      	bne.n	800144c <vPortFree+0x18>
 8001448:	b672      	cpsid	i
 800144a:	e7fe      	b.n	800144a <vPortFree+0x16>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800144c:	6801      	ldr	r1, [r0, #0]
 800144e:	2900      	cmp	r1, #0
 8001450:	d001      	beq.n	8001456 <vPortFree+0x22>
 8001452:	b672      	cpsid	i
 8001454:	e7fe      	b.n	8001454 <vPortFree+0x20>
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8001456:	4393      	bics	r3, r2
 8001458:	6043      	str	r3, [r0, #4]
				vTaskSuspendAll();
 800145a:	f000 f91f 	bl	800169c <vTaskSuspendAll>
					xFreeBytesRemaining += pxLink->xBlockSize;
 800145e:	4a06      	ldr	r2, [pc, #24]	; (8001478 <vPortFree+0x44>)
 8001460:	6863      	ldr	r3, [r4, #4]
 8001462:	6811      	ldr	r1, [r2, #0]
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8001464:	0020      	movs	r0, r4
					xFreeBytesRemaining += pxLink->xBlockSize;
 8001466:	185b      	adds	r3, r3, r1
 8001468:	6013      	str	r3, [r2, #0]
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800146a:	f7ff ff3d 	bl	80012e8 <prvInsertBlockIntoFreeList>
				( void ) xTaskResumeAll();
 800146e:	f000 f99b 	bl	80017a8 <xTaskResumeAll>
}
 8001472:	bd10      	pop	{r4, pc}
 8001474:	20000c8c 	.word	0x20000c8c
 8001478:	20000c90 	.word	0x20000c90

0800147c <prvResetNextTaskUnblockTime>:

static void prvResetNextTaskUnblockTime( void )
{
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800147c:	4a07      	ldr	r2, [pc, #28]	; (800149c <prvResetNextTaskUnblockTime+0x20>)
 800147e:	6813      	ldr	r3, [r2, #0]
 8001480:	6819      	ldr	r1, [r3, #0]
 8001482:	4b07      	ldr	r3, [pc, #28]	; (80014a0 <prvResetNextTaskUnblockTime+0x24>)
 8001484:	2900      	cmp	r1, #0
 8001486:	d103      	bne.n	8001490 <prvResetNextTaskUnblockTime+0x14>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8001488:	2201      	movs	r2, #1
 800148a:	4252      	negs	r2, r2
		/* The new current delayed list is not empty, get the value of
		the item at the head of the delayed list.  This is the time at
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800148c:	601a      	str	r2, [r3, #0]
	}
}
 800148e:	4770      	bx	lr
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8001490:	6812      	ldr	r2, [r2, #0]
 8001492:	68d2      	ldr	r2, [r2, #12]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8001494:	68d2      	ldr	r2, [r2, #12]
 8001496:	6852      	ldr	r2, [r2, #4]
 8001498:	e7f8      	b.n	800148c <prvResetNextTaskUnblockTime+0x10>
 800149a:	46c0      	nop			; (mov r8, r8)
 800149c:	20000ca4 	.word	0x20000ca4
 80014a0:	20000d74 	.word	0x20000d74

080014a4 <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 80014a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80014a6:	0004      	movs	r4, r0
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80014a8:	4b14      	ldr	r3, [pc, #80]	; (80014fc <prvAddCurrentTaskToDelayedList+0x58>)
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80014aa:	4d15      	ldr	r5, [pc, #84]	; (8001500 <prvAddCurrentTaskToDelayedList+0x5c>)
const TickType_t xConstTickCount = xTickCount;
 80014ac:	681e      	ldr	r6, [r3, #0]
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80014ae:	6828      	ldr	r0, [r5, #0]
{
 80014b0:	000f      	movs	r7, r1
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80014b2:	3004      	adds	r0, #4
 80014b4:	f7ff fe87 	bl	80011c6 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80014b8:	1c63      	adds	r3, r4, #1
 80014ba:	d107      	bne.n	80014cc <prvAddCurrentTaskToDelayedList+0x28>
 80014bc:	2f00      	cmp	r7, #0
 80014be:	d005      	beq.n	80014cc <prvAddCurrentTaskToDelayedList+0x28>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80014c0:	6829      	ldr	r1, [r5, #0]
 80014c2:	4810      	ldr	r0, [pc, #64]	; (8001504 <prvAddCurrentTaskToDelayedList+0x60>)
 80014c4:	3104      	adds	r1, #4
 80014c6:	f7ff fe5b 	bl	8001180 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80014ca:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80014cc:	682b      	ldr	r3, [r5, #0]
			xTimeToWake = xConstTickCount + xTicksToWait;
 80014ce:	1934      	adds	r4, r6, r4
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80014d0:	605c      	str	r4, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 80014d2:	42a6      	cmp	r6, r4
 80014d4:	d906      	bls.n	80014e4 <prvAddCurrentTaskToDelayedList+0x40>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80014d6:	4b0c      	ldr	r3, [pc, #48]	; (8001508 <prvAddCurrentTaskToDelayedList+0x64>)
 80014d8:	6818      	ldr	r0, [r3, #0]
 80014da:	6829      	ldr	r1, [r5, #0]
 80014dc:	3104      	adds	r1, #4
 80014de:	f7ff fe5b 	bl	8001198 <vListInsert>
 80014e2:	e7f2      	b.n	80014ca <prvAddCurrentTaskToDelayedList+0x26>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80014e4:	4b09      	ldr	r3, [pc, #36]	; (800150c <prvAddCurrentTaskToDelayedList+0x68>)
 80014e6:	6818      	ldr	r0, [r3, #0]
 80014e8:	6829      	ldr	r1, [r5, #0]
 80014ea:	3104      	adds	r1, #4
 80014ec:	f7ff fe54 	bl	8001198 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 80014f0:	4b07      	ldr	r3, [pc, #28]	; (8001510 <prvAddCurrentTaskToDelayedList+0x6c>)
 80014f2:	681a      	ldr	r2, [r3, #0]
 80014f4:	4294      	cmp	r4, r2
 80014f6:	d2e8      	bcs.n	80014ca <prvAddCurrentTaskToDelayedList+0x26>
					xNextTaskUnblockTime = xTimeToWake;
 80014f8:	601c      	str	r4, [r3, #0]
}
 80014fa:	e7e6      	b.n	80014ca <prvAddCurrentTaskToDelayedList+0x26>
 80014fc:	20000dbc 	.word	0x20000dbc
 8001500:	20000ca0 	.word	0x20000ca0
 8001504:	20000d94 	.word	0x20000d94
 8001508:	20000ca8 	.word	0x20000ca8
 800150c:	20000ca4 	.word	0x20000ca4
 8001510:	20000d74 	.word	0x20000d74

08001514 <xTaskCreate>:
	{
 8001514:	b5f0      	push	{r4, r5, r6, r7, lr}
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8001516:	0095      	lsls	r5, r2, #2
	{
 8001518:	b085      	sub	sp, #20
 800151a:	9002      	str	r0, [sp, #8]
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800151c:	0028      	movs	r0, r5
	{
 800151e:	000f      	movs	r7, r1
 8001520:	9303      	str	r3, [sp, #12]
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8001522:	f7ff ff05 	bl	8001330 <pvPortMalloc>
 8001526:	1e06      	subs	r6, r0, #0
			if( pxStack != NULL )
 8001528:	d100      	bne.n	800152c <xTaskCreate+0x18>
 800152a:	e08e      	b.n	800164a <xTaskCreate+0x136>
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
 800152c:	2054      	movs	r0, #84	; 0x54
 800152e:	f7ff feff 	bl	8001330 <pvPortMalloc>
 8001532:	1e04      	subs	r4, r0, #0
				if( pxNewTCB != NULL )
 8001534:	d100      	bne.n	8001538 <xTaskCreate+0x24>
 8001536:	e085      	b.n	8001644 <xTaskCreate+0x130>
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 8001538:	2307      	movs	r3, #7
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 800153a:	3d04      	subs	r5, #4
					pxNewTCB->pxStack = pxStack;
 800153c:	6306      	str	r6, [r0, #48]	; 0x30
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 800153e:	1976      	adds	r6, r6, r5
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 8001540:	439e      	bics	r6, r3
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8001542:	2300      	movs	r3, #0
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 8001544:	9600      	str	r6, [sp, #0]
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8001546:	001a      	movs	r2, r3
 8001548:	5cf9      	ldrb	r1, [r7, r3]
 800154a:	3234      	adds	r2, #52	; 0x34
 800154c:	54a1      	strb	r1, [r4, r2]
		if( pcName[ x ] == 0x00 )
 800154e:	5cfa      	ldrb	r2, [r7, r3]
 8001550:	2a00      	cmp	r2, #0
 8001552:	d002      	beq.n	800155a <xTaskCreate+0x46>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8001554:	3301      	adds	r3, #1
 8001556:	2b10      	cmp	r3, #16
 8001558:	d1f5      	bne.n	8001546 <xTaskCreate+0x32>
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800155a:	0023      	movs	r3, r4
 800155c:	2500      	movs	r5, #0
 800155e:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 8001560:	3343      	adds	r3, #67	; 0x43
 8001562:	701d      	strb	r5, [r3, #0]
 8001564:	2e06      	cmp	r6, #6
 8001566:	d900      	bls.n	800156a <xTaskCreate+0x56>
 8001568:	2606      	movs	r6, #6
	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800156a:	1d23      	adds	r3, r4, #4
 800156c:	0018      	movs	r0, r3
	pxNewTCB->uxPriority = uxPriority;
 800156e:	62e6      	str	r6, [r4, #44]	; 0x2c
		pxNewTCB->uxBasePriority = uxPriority;
 8001570:	6466      	str	r6, [r4, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8001572:	64a5      	str	r5, [r4, #72]	; 0x48
	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8001574:	9301      	str	r3, [sp, #4]
 8001576:	f7ff fe00 	bl	800117a <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800157a:	0020      	movs	r0, r4
 800157c:	3018      	adds	r0, #24
 800157e:	f7ff fdfc 	bl	800117a <vListInitialiseItem>
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8001582:	2307      	movs	r3, #7
 8001584:	1b9e      	subs	r6, r3, r6
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8001586:	0023      	movs	r3, r4
 8001588:	3350      	adds	r3, #80	; 0x50
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800158a:	6124      	str	r4, [r4, #16]
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800158c:	61a6      	str	r6, [r4, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800158e:	6264      	str	r4, [r4, #36]	; 0x24
		pxNewTCB->ulNotifiedValue = 0;
 8001590:	64e5      	str	r5, [r4, #76]	; 0x4c
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8001592:	9a03      	ldr	r2, [sp, #12]
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8001594:	701d      	strb	r5, [r3, #0]
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8001596:	9902      	ldr	r1, [sp, #8]
 8001598:	9800      	ldr	r0, [sp, #0]
 800159a:	f7ff fe2f 	bl	80011fc <pxPortInitialiseStack>
	if( ( void * ) pxCreatedTask != NULL )
 800159e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80015a0:	6020      	str	r0, [r4, #0]
	if( ( void * ) pxCreatedTask != NULL )
 80015a2:	2b00      	cmp	r3, #0
 80015a4:	d000      	beq.n	80015a8 <xTaskCreate+0x94>
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80015a6:	601c      	str	r4, [r3, #0]
	taskENTER_CRITICAL();
 80015a8:	f7ff fe46 	bl	8001238 <vPortEnterCritical>
		uxCurrentNumberOfTasks++;
 80015ac:	4b2e      	ldr	r3, [pc, #184]	; (8001668 <xTaskCreate+0x154>)
		if( pxCurrentTCB == NULL )
 80015ae:	4d2f      	ldr	r5, [pc, #188]	; (800166c <xTaskCreate+0x158>)
		uxCurrentNumberOfTasks++;
 80015b0:	681a      	ldr	r2, [r3, #0]
 80015b2:	3201      	adds	r2, #1
 80015b4:	601a      	str	r2, [r3, #0]
		if( pxCurrentTCB == NULL )
 80015b6:	682a      	ldr	r2, [r5, #0]
 80015b8:	2a00      	cmp	r2, #0
 80015ba:	d149      	bne.n	8001650 <xTaskCreate+0x13c>
			pxCurrentTCB = pxNewTCB;
 80015bc:	602c      	str	r4, [r5, #0]
			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80015be:	681b      	ldr	r3, [r3, #0]
 80015c0:	2b01      	cmp	r3, #1
 80015c2:	d11d      	bne.n	8001600 <xTaskCreate+0xec>
 80015c4:	4e2a      	ldr	r6, [pc, #168]	; (8001670 <xTaskCreate+0x15c>)
 80015c6:	0037      	movs	r7, r6
 80015c8:	378c      	adds	r7, #140	; 0x8c
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80015ca:	0030      	movs	r0, r6
 80015cc:	3614      	adds	r6, #20
 80015ce:	f7ff fdc9 	bl	8001164 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80015d2:	42b7      	cmp	r7, r6
 80015d4:	d1f9      	bne.n	80015ca <xTaskCreate+0xb6>
	vListInitialise( &xDelayedTaskList1 );
 80015d6:	4e27      	ldr	r6, [pc, #156]	; (8001674 <xTaskCreate+0x160>)
 80015d8:	0030      	movs	r0, r6
 80015da:	f7ff fdc3 	bl	8001164 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80015de:	4f26      	ldr	r7, [pc, #152]	; (8001678 <xTaskCreate+0x164>)
 80015e0:	0038      	movs	r0, r7
 80015e2:	f7ff fdbf 	bl	8001164 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80015e6:	4825      	ldr	r0, [pc, #148]	; (800167c <xTaskCreate+0x168>)
 80015e8:	f7ff fdbc 	bl	8001164 <vListInitialise>
		vListInitialise( &xTasksWaitingTermination );
 80015ec:	4824      	ldr	r0, [pc, #144]	; (8001680 <xTaskCreate+0x16c>)
 80015ee:	f7ff fdb9 	bl	8001164 <vListInitialise>
		vListInitialise( &xSuspendedTaskList );
 80015f2:	4824      	ldr	r0, [pc, #144]	; (8001684 <xTaskCreate+0x170>)
 80015f4:	f7ff fdb6 	bl	8001164 <vListInitialise>
	pxDelayedTaskList = &xDelayedTaskList1;
 80015f8:	4b23      	ldr	r3, [pc, #140]	; (8001688 <xTaskCreate+0x174>)
 80015fa:	601e      	str	r6, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80015fc:	4b23      	ldr	r3, [pc, #140]	; (800168c <xTaskCreate+0x178>)
 80015fe:	601f      	str	r7, [r3, #0]
		uxTaskNumber++;
 8001600:	4a23      	ldr	r2, [pc, #140]	; (8001690 <xTaskCreate+0x17c>)
 8001602:	6813      	ldr	r3, [r2, #0]
 8001604:	3301      	adds	r3, #1
 8001606:	6013      	str	r3, [r2, #0]
		prvAddTaskToReadyList( pxNewTCB );
 8001608:	4a22      	ldr	r2, [pc, #136]	; (8001694 <xTaskCreate+0x180>)
 800160a:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800160c:	6811      	ldr	r1, [r2, #0]
 800160e:	428b      	cmp	r3, r1
 8001610:	d900      	bls.n	8001614 <xTaskCreate+0x100>
 8001612:	6013      	str	r3, [r2, #0]
 8001614:	2014      	movs	r0, #20
 8001616:	4358      	muls	r0, r3
 8001618:	4b15      	ldr	r3, [pc, #84]	; (8001670 <xTaskCreate+0x15c>)
 800161a:	9901      	ldr	r1, [sp, #4]
 800161c:	1818      	adds	r0, r3, r0
 800161e:	f7ff fdaf 	bl	8001180 <vListInsertEnd>
	taskEXIT_CRITICAL();
 8001622:	f7ff fe15 	bl	8001250 <vPortExitCritical>
	if( xSchedulerRunning != pdFALSE )
 8001626:	4b1c      	ldr	r3, [pc, #112]	; (8001698 <xTaskCreate+0x184>)
			xReturn = pdPASS;
 8001628:	2601      	movs	r6, #1
	if( xSchedulerRunning != pdFALSE )
 800162a:	681b      	ldr	r3, [r3, #0]
 800162c:	2b00      	cmp	r3, #0
 800162e:	d006      	beq.n	800163e <xTaskCreate+0x12a>
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8001630:	682b      	ldr	r3, [r5, #0]
 8001632:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001634:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8001636:	429a      	cmp	r2, r3
 8001638:	d201      	bcs.n	800163e <xTaskCreate+0x12a>
			taskYIELD_IF_USING_PREEMPTION();
 800163a:	f7ff fdf1 	bl	8001220 <vPortYield>
	}
 800163e:	0030      	movs	r0, r6
 8001640:	b005      	add	sp, #20
 8001642:	bdf0      	pop	{r4, r5, r6, r7, pc}
					vPortFree( pxStack );
 8001644:	0030      	movs	r0, r6
 8001646:	f7ff fef5 	bl	8001434 <vPortFree>
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800164a:	2601      	movs	r6, #1
 800164c:	4276      	negs	r6, r6
 800164e:	e7f6      	b.n	800163e <xTaskCreate+0x12a>
			if( xSchedulerRunning == pdFALSE )
 8001650:	4b11      	ldr	r3, [pc, #68]	; (8001698 <xTaskCreate+0x184>)
 8001652:	681b      	ldr	r3, [r3, #0]
 8001654:	2b00      	cmp	r3, #0
 8001656:	d1d3      	bne.n	8001600 <xTaskCreate+0xec>
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8001658:	682b      	ldr	r3, [r5, #0]
 800165a:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 800165c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800165e:	4293      	cmp	r3, r2
 8001660:	d8ce      	bhi.n	8001600 <xTaskCreate+0xec>
					pxCurrentTCB = pxNewTCB;
 8001662:	602c      	str	r4, [r5, #0]
 8001664:	e7cc      	b.n	8001600 <xTaskCreate+0xec>
 8001666:	46c0      	nop			; (mov r8, r8)
 8001668:	20000d38 	.word	0x20000d38
 800166c:	20000ca0 	.word	0x20000ca0
 8001670:	20000cac 	.word	0x20000cac
 8001674:	20000d4c 	.word	0x20000d4c
 8001678:	20000d60 	.word	0x20000d60
 800167c:	20000d7c 	.word	0x20000d7c
 8001680:	20000da8 	.word	0x20000da8
 8001684:	20000d94 	.word	0x20000d94
 8001688:	20000ca4 	.word	0x20000ca4
 800168c:	20000ca8 	.word	0x20000ca8
 8001690:	20000d44 	.word	0x20000d44
 8001694:	20000d48 	.word	0x20000d48
 8001698:	20000d90 	.word	0x20000d90

0800169c <vTaskSuspendAll>:
	++uxSchedulerSuspended;
 800169c:	4a02      	ldr	r2, [pc, #8]	; (80016a8 <vTaskSuspendAll+0xc>)
 800169e:	6813      	ldr	r3, [r2, #0]
 80016a0:	3301      	adds	r3, #1
 80016a2:	6013      	str	r3, [r2, #0]
}
 80016a4:	4770      	bx	lr
 80016a6:	46c0      	nop			; (mov r8, r8)
 80016a8:	20000d40 	.word	0x20000d40

080016ac <xTaskIncrementTick>:
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80016ac:	4b33      	ldr	r3, [pc, #204]	; (800177c <xTaskIncrementTick+0xd0>)
{
 80016ae:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80016b0:	681b      	ldr	r3, [r3, #0]
 80016b2:	2b00      	cmp	r3, #0
 80016b4:	d135      	bne.n	8001722 <xTaskIncrementTick+0x76>
		const TickType_t xConstTickCount = xTickCount + 1;
 80016b6:	4b32      	ldr	r3, [pc, #200]	; (8001780 <xTaskIncrementTick+0xd4>)
 80016b8:	681c      	ldr	r4, [r3, #0]
 80016ba:	3401      	adds	r4, #1
		xTickCount = xConstTickCount;
 80016bc:	601c      	str	r4, [r3, #0]
		if( xConstTickCount == ( TickType_t ) 0U )
 80016be:	2c00      	cmp	r4, #0
 80016c0:	d111      	bne.n	80016e6 <xTaskIncrementTick+0x3a>
			taskSWITCH_DELAYED_LISTS();
 80016c2:	4b30      	ldr	r3, [pc, #192]	; (8001784 <xTaskIncrementTick+0xd8>)
 80016c4:	681a      	ldr	r2, [r3, #0]
 80016c6:	6812      	ldr	r2, [r2, #0]
 80016c8:	2a00      	cmp	r2, #0
 80016ca:	d001      	beq.n	80016d0 <xTaskIncrementTick+0x24>
 80016cc:	b672      	cpsid	i
 80016ce:	e7fe      	b.n	80016ce <xTaskIncrementTick+0x22>
 80016d0:	4a2d      	ldr	r2, [pc, #180]	; (8001788 <xTaskIncrementTick+0xdc>)
 80016d2:	6819      	ldr	r1, [r3, #0]
 80016d4:	6810      	ldr	r0, [r2, #0]
 80016d6:	6018      	str	r0, [r3, #0]
 80016d8:	6011      	str	r1, [r2, #0]
 80016da:	4a2c      	ldr	r2, [pc, #176]	; (800178c <xTaskIncrementTick+0xe0>)
 80016dc:	6813      	ldr	r3, [r2, #0]
 80016de:	3301      	adds	r3, #1
 80016e0:	6013      	str	r3, [r2, #0]
 80016e2:	f7ff fecb 	bl	800147c <prvResetNextTaskUnblockTime>
		if( xConstTickCount >= xNextTaskUnblockTime )
 80016e6:	4f2a      	ldr	r7, [pc, #168]	; (8001790 <xTaskIncrementTick+0xe4>)
BaseType_t xSwitchRequired = pdFALSE;
 80016e8:	2600      	movs	r6, #0
		if( xConstTickCount >= xNextTaskUnblockTime )
 80016ea:	683b      	ldr	r3, [r7, #0]
 80016ec:	429c      	cmp	r4, r3
 80016ee:	d307      	bcc.n	8001700 <xTaskIncrementTick+0x54>
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80016f0:	4b24      	ldr	r3, [pc, #144]	; (8001784 <xTaskIncrementTick+0xd8>)
 80016f2:	681a      	ldr	r2, [r3, #0]
 80016f4:	6812      	ldr	r2, [r2, #0]
 80016f6:	2a00      	cmp	r2, #0
 80016f8:	d119      	bne.n	800172e <xTaskIncrementTick+0x82>
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80016fa:	2301      	movs	r3, #1
 80016fc:	425b      	negs	r3, r3
 80016fe:	603b      	str	r3, [r7, #0]
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8001700:	4b24      	ldr	r3, [pc, #144]	; (8001794 <xTaskIncrementTick+0xe8>)
 8001702:	681b      	ldr	r3, [r3, #0]
 8001704:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001706:	2314      	movs	r3, #20
 8001708:	4353      	muls	r3, r2
 800170a:	4a23      	ldr	r2, [pc, #140]	; (8001798 <xTaskIncrementTick+0xec>)
 800170c:	58d3      	ldr	r3, [r2, r3]
 800170e:	2b01      	cmp	r3, #1
 8001710:	d900      	bls.n	8001714 <xTaskIncrementTick+0x68>
				xSwitchRequired = pdTRUE;
 8001712:	2601      	movs	r6, #1
		if( xYieldPending != pdFALSE )
 8001714:	4b21      	ldr	r3, [pc, #132]	; (800179c <xTaskIncrementTick+0xf0>)
 8001716:	681b      	ldr	r3, [r3, #0]
 8001718:	2b00      	cmp	r3, #0
 800171a:	d000      	beq.n	800171e <xTaskIncrementTick+0x72>
			xSwitchRequired = pdTRUE;
 800171c:	2601      	movs	r6, #1
}
 800171e:	0030      	movs	r0, r6
 8001720:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
		++uxPendedTicks;
 8001722:	4a1f      	ldr	r2, [pc, #124]	; (80017a0 <xTaskIncrementTick+0xf4>)
BaseType_t xSwitchRequired = pdFALSE;
 8001724:	2600      	movs	r6, #0
		++uxPendedTicks;
 8001726:	6813      	ldr	r3, [r2, #0]
 8001728:	3301      	adds	r3, #1
 800172a:	6013      	str	r3, [r2, #0]
 800172c:	e7f2      	b.n	8001714 <xTaskIncrementTick+0x68>
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 800172e:	681b      	ldr	r3, [r3, #0]
 8001730:	68db      	ldr	r3, [r3, #12]
 8001732:	68dd      	ldr	r5, [r3, #12]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8001734:	686b      	ldr	r3, [r5, #4]
					if( xConstTickCount < xItemValue )
 8001736:	429c      	cmp	r4, r3
 8001738:	d3e1      	bcc.n	80016fe <xTaskIncrementTick+0x52>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800173a:	1d2b      	adds	r3, r5, #4
 800173c:	0018      	movs	r0, r3
 800173e:	9301      	str	r3, [sp, #4]
 8001740:	f7ff fd41 	bl	80011c6 <uxListRemove>
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8001744:	6aab      	ldr	r3, [r5, #40]	; 0x28
 8001746:	2b00      	cmp	r3, #0
 8001748:	d003      	beq.n	8001752 <xTaskIncrementTick+0xa6>
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800174a:	0028      	movs	r0, r5
 800174c:	3018      	adds	r0, #24
 800174e:	f7ff fd3a 	bl	80011c6 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8001752:	4b14      	ldr	r3, [pc, #80]	; (80017a4 <xTaskIncrementTick+0xf8>)
 8001754:	6ae8      	ldr	r0, [r5, #44]	; 0x2c
 8001756:	681a      	ldr	r2, [r3, #0]
 8001758:	4290      	cmp	r0, r2
 800175a:	d900      	bls.n	800175e <xTaskIncrementTick+0xb2>
 800175c:	6018      	str	r0, [r3, #0]
 800175e:	2314      	movs	r3, #20
 8001760:	4358      	muls	r0, r3
 8001762:	4b0d      	ldr	r3, [pc, #52]	; (8001798 <xTaskIncrementTick+0xec>)
 8001764:	1d29      	adds	r1, r5, #4
 8001766:	1818      	adds	r0, r3, r0
 8001768:	f7ff fd0a 	bl	8001180 <vListInsertEnd>
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800176c:	4b09      	ldr	r3, [pc, #36]	; (8001794 <xTaskIncrementTick+0xe8>)
 800176e:	6aea      	ldr	r2, [r5, #44]	; 0x2c
 8001770:	681b      	ldr	r3, [r3, #0]
 8001772:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001774:	429a      	cmp	r2, r3
 8001776:	d3bb      	bcc.n	80016f0 <xTaskIncrementTick+0x44>
							xSwitchRequired = pdTRUE;
 8001778:	2601      	movs	r6, #1
 800177a:	e7b9      	b.n	80016f0 <xTaskIncrementTick+0x44>
 800177c:	20000d40 	.word	0x20000d40
 8001780:	20000dbc 	.word	0x20000dbc
 8001784:	20000ca4 	.word	0x20000ca4
 8001788:	20000ca8 	.word	0x20000ca8
 800178c:	20000d78 	.word	0x20000d78
 8001790:	20000d74 	.word	0x20000d74
 8001794:	20000ca0 	.word	0x20000ca0
 8001798:	20000cac 	.word	0x20000cac
 800179c:	20000dc0 	.word	0x20000dc0
 80017a0:	20000d3c 	.word	0x20000d3c
 80017a4:	20000d48 	.word	0x20000d48

080017a8 <xTaskResumeAll>:
{
 80017a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	configASSERT( uxSchedulerSuspended );
 80017aa:	4c2b      	ldr	r4, [pc, #172]	; (8001858 <xTaskResumeAll+0xb0>)
 80017ac:	6823      	ldr	r3, [r4, #0]
 80017ae:	2b00      	cmp	r3, #0
 80017b0:	d101      	bne.n	80017b6 <xTaskResumeAll+0xe>
 80017b2:	b672      	cpsid	i
 80017b4:	e7fe      	b.n	80017b4 <xTaskResumeAll+0xc>
	taskENTER_CRITICAL();
 80017b6:	f7ff fd3f 	bl	8001238 <vPortEnterCritical>
		--uxSchedulerSuspended;
 80017ba:	6823      	ldr	r3, [r4, #0]
 80017bc:	3b01      	subs	r3, #1
 80017be:	6023      	str	r3, [r4, #0]
		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80017c0:	6824      	ldr	r4, [r4, #0]
 80017c2:	2c00      	cmp	r4, #0
 80017c4:	d004      	beq.n	80017d0 <xTaskResumeAll+0x28>
BaseType_t xAlreadyYielded = pdFALSE;
 80017c6:	2400      	movs	r4, #0
	taskEXIT_CRITICAL();
 80017c8:	f7ff fd42 	bl	8001250 <vPortExitCritical>
}
 80017cc:	0020      	movs	r0, r4
 80017ce:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80017d0:	4b22      	ldr	r3, [pc, #136]	; (800185c <xTaskResumeAll+0xb4>)
 80017d2:	681b      	ldr	r3, [r3, #0]
 80017d4:	2b00      	cmp	r3, #0
 80017d6:	d0f6      	beq.n	80017c6 <xTaskResumeAll+0x1e>
					prvAddTaskToReadyList( pxTCB );
 80017d8:	2614      	movs	r6, #20
						xYieldPending = pdTRUE;
 80017da:	2701      	movs	r7, #1
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80017dc:	4b20      	ldr	r3, [pc, #128]	; (8001860 <xTaskResumeAll+0xb8>)
 80017de:	681a      	ldr	r2, [r3, #0]
 80017e0:	2a00      	cmp	r2, #0
 80017e2:	d11a      	bne.n	800181a <xTaskResumeAll+0x72>
				if( pxTCB != NULL )
 80017e4:	2c00      	cmp	r4, #0
 80017e6:	d001      	beq.n	80017ec <xTaskResumeAll+0x44>
					prvResetNextTaskUnblockTime();
 80017e8:	f7ff fe48 	bl	800147c <prvResetNextTaskUnblockTime>
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 80017ec:	4d1d      	ldr	r5, [pc, #116]	; (8001864 <xTaskResumeAll+0xbc>)
 80017ee:	682c      	ldr	r4, [r5, #0]
					if( uxPendedCounts > ( UBaseType_t ) 0U )
 80017f0:	2c00      	cmp	r4, #0
 80017f2:	d00a      	beq.n	800180a <xTaskResumeAll+0x62>
								xYieldPending = pdTRUE;
 80017f4:	2601      	movs	r6, #1
							if( xTaskIncrementTick() != pdFALSE )
 80017f6:	f7ff ff59 	bl	80016ac <xTaskIncrementTick>
 80017fa:	2800      	cmp	r0, #0
 80017fc:	d001      	beq.n	8001802 <xTaskResumeAll+0x5a>
								xYieldPending = pdTRUE;
 80017fe:	4b1a      	ldr	r3, [pc, #104]	; (8001868 <xTaskResumeAll+0xc0>)
 8001800:	601e      	str	r6, [r3, #0]
							--uxPendedCounts;
 8001802:	3c01      	subs	r4, #1
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 8001804:	2c00      	cmp	r4, #0
 8001806:	d1f6      	bne.n	80017f6 <xTaskResumeAll+0x4e>
						uxPendedTicks = 0;
 8001808:	602c      	str	r4, [r5, #0]
				if( xYieldPending != pdFALSE )
 800180a:	4b17      	ldr	r3, [pc, #92]	; (8001868 <xTaskResumeAll+0xc0>)
 800180c:	681b      	ldr	r3, [r3, #0]
 800180e:	2b00      	cmp	r3, #0
 8001810:	d0d9      	beq.n	80017c6 <xTaskResumeAll+0x1e>
					taskYIELD_IF_USING_PREEMPTION();
 8001812:	f7ff fd05 	bl	8001220 <vPortYield>
						xAlreadyYielded = pdTRUE;
 8001816:	2401      	movs	r4, #1
 8001818:	e7d6      	b.n	80017c8 <xTaskResumeAll+0x20>
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 800181a:	68db      	ldr	r3, [r3, #12]
 800181c:	68dc      	ldr	r4, [r3, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800181e:	0020      	movs	r0, r4
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8001820:	1d25      	adds	r5, r4, #4
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8001822:	3018      	adds	r0, #24
 8001824:	f7ff fccf 	bl	80011c6 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8001828:	0028      	movs	r0, r5
 800182a:	f7ff fccc 	bl	80011c6 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800182e:	4b0f      	ldr	r3, [pc, #60]	; (800186c <xTaskResumeAll+0xc4>)
 8001830:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 8001832:	681a      	ldr	r2, [r3, #0]
 8001834:	4290      	cmp	r0, r2
 8001836:	d900      	bls.n	800183a <xTaskResumeAll+0x92>
 8001838:	6018      	str	r0, [r3, #0]
 800183a:	4370      	muls	r0, r6
 800183c:	4b0c      	ldr	r3, [pc, #48]	; (8001870 <xTaskResumeAll+0xc8>)
 800183e:	0029      	movs	r1, r5
 8001840:	1818      	adds	r0, r3, r0
 8001842:	f7ff fc9d 	bl	8001180 <vListInsertEnd>
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8001846:	4b0b      	ldr	r3, [pc, #44]	; (8001874 <xTaskResumeAll+0xcc>)
 8001848:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 800184a:	681b      	ldr	r3, [r3, #0]
 800184c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800184e:	429a      	cmp	r2, r3
 8001850:	d3c4      	bcc.n	80017dc <xTaskResumeAll+0x34>
						xYieldPending = pdTRUE;
 8001852:	4b05      	ldr	r3, [pc, #20]	; (8001868 <xTaskResumeAll+0xc0>)
 8001854:	601f      	str	r7, [r3, #0]
 8001856:	e7c1      	b.n	80017dc <xTaskResumeAll+0x34>
 8001858:	20000d40 	.word	0x20000d40
 800185c:	20000d38 	.word	0x20000d38
 8001860:	20000d7c 	.word	0x20000d7c
 8001864:	20000d3c 	.word	0x20000d3c
 8001868:	20000dc0 	.word	0x20000dc0
 800186c:	20000d48 	.word	0x20000d48
 8001870:	20000cac 	.word	0x20000cac
 8001874:	20000ca0 	.word	0x20000ca0

08001878 <vTaskDelay>:
	{
 8001878:	b570      	push	{r4, r5, r6, lr}
 800187a:	1e04      	subs	r4, r0, #0
		if( xTicksToDelay > ( TickType_t ) 0U )
 800187c:	d102      	bne.n	8001884 <vTaskDelay+0xc>
			portYIELD_WITHIN_API();
 800187e:	f7ff fccf 	bl	8001220 <vPortYield>
	}
 8001882:	bd70      	pop	{r4, r5, r6, pc}
			configASSERT( uxSchedulerSuspended == 0 );
 8001884:	4b08      	ldr	r3, [pc, #32]	; (80018a8 <vTaskDelay+0x30>)
 8001886:	681d      	ldr	r5, [r3, #0]
 8001888:	2d00      	cmp	r5, #0
 800188a:	d001      	beq.n	8001890 <vTaskDelay+0x18>
 800188c:	b672      	cpsid	i
 800188e:	e7fe      	b.n	800188e <vTaskDelay+0x16>
			vTaskSuspendAll();
 8001890:	f7ff ff04 	bl	800169c <vTaskSuspendAll>
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8001894:	0029      	movs	r1, r5
 8001896:	0020      	movs	r0, r4
 8001898:	f7ff fe04 	bl	80014a4 <prvAddCurrentTaskToDelayedList>
			xAlreadyYielded = xTaskResumeAll();
 800189c:	f7ff ff84 	bl	80017a8 <xTaskResumeAll>
		if( xAlreadyYielded == pdFALSE )
 80018a0:	2800      	cmp	r0, #0
 80018a2:	d1ee      	bne.n	8001882 <vTaskDelay+0xa>
 80018a4:	e7eb      	b.n	800187e <vTaskDelay+0x6>
 80018a6:	46c0      	nop			; (mov r8, r8)
 80018a8:	20000d40 	.word	0x20000d40

080018ac <vTaskSwitchContext>:
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80018ac:	4b15      	ldr	r3, [pc, #84]	; (8001904 <vTaskSwitchContext+0x58>)
{
 80018ae:	b530      	push	{r4, r5, lr}
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80018b0:	681a      	ldr	r2, [r3, #0]
 80018b2:	4b15      	ldr	r3, [pc, #84]	; (8001908 <vTaskSwitchContext+0x5c>)
 80018b4:	2a00      	cmp	r2, #0
 80018b6:	d002      	beq.n	80018be <vTaskSwitchContext+0x12>
		xYieldPending = pdTRUE;
 80018b8:	2201      	movs	r2, #1
 80018ba:	601a      	str	r2, [r3, #0]
}
 80018bc:	bd30      	pop	{r4, r5, pc}
 80018be:	2414      	movs	r4, #20
		taskSELECT_HIGHEST_PRIORITY_TASK();
 80018c0:	4812      	ldr	r0, [pc, #72]	; (800190c <vTaskSwitchContext+0x60>)
		xYieldPending = pdFALSE;
 80018c2:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK();
 80018c4:	6802      	ldr	r2, [r0, #0]
 80018c6:	4912      	ldr	r1, [pc, #72]	; (8001910 <vTaskSwitchContext+0x64>)
 80018c8:	0023      	movs	r3, r4
 80018ca:	4353      	muls	r3, r2
 80018cc:	585d      	ldr	r5, [r3, r1]
 80018ce:	2d00      	cmp	r5, #0
 80018d0:	d012      	beq.n	80018f8 <vTaskSwitchContext+0x4c>
 80018d2:	18cc      	adds	r4, r1, r3
 80018d4:	6865      	ldr	r5, [r4, #4]
 80018d6:	3308      	adds	r3, #8
 80018d8:	686d      	ldr	r5, [r5, #4]
 80018da:	18cb      	adds	r3, r1, r3
 80018dc:	6065      	str	r5, [r4, #4]
 80018de:	429d      	cmp	r5, r3
 80018e0:	d101      	bne.n	80018e6 <vTaskSwitchContext+0x3a>
 80018e2:	686b      	ldr	r3, [r5, #4]
 80018e4:	6063      	str	r3, [r4, #4]
 80018e6:	2314      	movs	r3, #20
 80018e8:	4353      	muls	r3, r2
 80018ea:	18c9      	adds	r1, r1, r3
 80018ec:	684b      	ldr	r3, [r1, #4]
 80018ee:	68d9      	ldr	r1, [r3, #12]
 80018f0:	4b08      	ldr	r3, [pc, #32]	; (8001914 <vTaskSwitchContext+0x68>)
 80018f2:	6019      	str	r1, [r3, #0]
 80018f4:	6002      	str	r2, [r0, #0]
}
 80018f6:	e7e1      	b.n	80018bc <vTaskSwitchContext+0x10>
		taskSELECT_HIGHEST_PRIORITY_TASK();
 80018f8:	2a00      	cmp	r2, #0
 80018fa:	d101      	bne.n	8001900 <vTaskSwitchContext+0x54>
 80018fc:	b672      	cpsid	i
 80018fe:	e7fe      	b.n	80018fe <vTaskSwitchContext+0x52>
 8001900:	3a01      	subs	r2, #1
 8001902:	e7e1      	b.n	80018c8 <vTaskSwitchContext+0x1c>
 8001904:	20000d40 	.word	0x20000d40
 8001908:	20000dc0 	.word	0x20000dc0
 800190c:	20000d48 	.word	0x20000d48
 8001910:	20000cac 	.word	0x20000cac
 8001914:	20000ca0 	.word	0x20000ca0

08001918 <xTaskGetSchedulerState>:
		if( xSchedulerRunning == pdFALSE )
 8001918:	4b05      	ldr	r3, [pc, #20]	; (8001930 <xTaskGetSchedulerState+0x18>)
			xReturn = taskSCHEDULER_NOT_STARTED;
 800191a:	2001      	movs	r0, #1
		if( xSchedulerRunning == pdFALSE )
 800191c:	681b      	ldr	r3, [r3, #0]
 800191e:	2b00      	cmp	r3, #0
 8001920:	d004      	beq.n	800192c <xTaskGetSchedulerState+0x14>
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8001922:	4b04      	ldr	r3, [pc, #16]	; (8001934 <xTaskGetSchedulerState+0x1c>)
 8001924:	6818      	ldr	r0, [r3, #0]
				xReturn = taskSCHEDULER_SUSPENDED;
 8001926:	4243      	negs	r3, r0
 8001928:	4158      	adcs	r0, r3
 800192a:	0040      	lsls	r0, r0, #1
	}
 800192c:	4770      	bx	lr
 800192e:	46c0      	nop			; (mov r8, r8)
 8001930:	20000d90 	.word	0x20000d90
 8001934:	20000d40 	.word	0x20000d40

08001938 <irda_test1>:
  }
}

HAL_StatusTypeDef irda_test1(IRDA_HandleTypeDef *IrdaHandler)
{
   uint8_t Cmd[] = {0x80};
 8001938:	2380      	movs	r3, #128	; 0x80
{
 800193a:	b507      	push	{r0, r1, r2, lr}
   uint8_t Cmd[] = {0x80};
 800193c:	a901      	add	r1, sp, #4
 800193e:	700b      	strb	r3, [r1, #0]

   //result=IRDA_Transmit_IT(&hirda_1);

	memset(ret,0x0,5);

	ver=HAL_IRDA_Transmit(&hirda1,(uint8_t *) Cmd,1,0xFFFF);
 8001940:	2201      	movs	r2, #1
 8001942:	4b02      	ldr	r3, [pc, #8]	; (800194c <irda_test1+0x14>)
 8001944:	4802      	ldr	r0, [pc, #8]	; (8001950 <irda_test1+0x18>)
 8001946:	f7fe ff31 	bl	80007ac <HAL_IRDA_Transmit>
	//retval = HAL_IRDA_Receive(&hirda_1,ret,1,1000);				// ESTO DE MOMENTO NO LO IMPLEMENTO(ES LA RECEPCIN)

	return ver;

}
 800194a:	bd0e      	pop	{r1, r2, r3, pc}
 800194c:	0000ffff 	.word	0x0000ffff
 8001950:	20000dd4 	.word	0x20000dd4

08001954 <irda_test2>:

HAL_StatusTypeDef irda_test2(IRDA_HandleTypeDef *IrdaHandler)
{
 8001954:	b51f      	push	{r0, r1, r2, r3, r4, lr}
   uint8_t Cmd[] = {0x80};
   uint8_t ret[10];
   uint16_t BuffSize = 10;
   HAL_StatusTypeDef ver;

	memset(ret,0x0,5);
 8001956:	2205      	movs	r2, #5
 8001958:	2100      	movs	r1, #0
 800195a:	a801      	add	r0, sp, #4
 800195c:	f000 fa39 	bl	8001dd2 <memset>

	ver = HAL_IRDA_Transmit_IT(&hirda1,ret,BuffSize);
 8001960:	220a      	movs	r2, #10
 8001962:	a901      	add	r1, sp, #4
 8001964:	4802      	ldr	r0, [pc, #8]	; (8001970 <irda_test2+0x1c>)
 8001966:	f7fe ff7d 	bl	8000864 <HAL_IRDA_Transmit_IT>

	return ver;
}
 800196a:	b005      	add	sp, #20
 800196c:	bd00      	pop	{pc}
 800196e:	46c0      	nop			; (mov r8, r8)
 8001970:	20000dd4 	.word	0x20000dd4

08001974 <irda_test3>:
  if(IrdaHandler->gState == HAL_IRDA_STATE_BUSY_TX)
 8001974:	4b18      	ldr	r3, [pc, #96]	; (80019d8 <irda_test3+0x64>)
    return HAL_BUSY;
 8001976:	2002      	movs	r0, #2
  if(IrdaHandler->gState == HAL_IRDA_STATE_BUSY_TX)
 8001978:	001a      	movs	r2, r3
 800197a:	3235      	adds	r2, #53	; 0x35
 800197c:	7812      	ldrb	r2, [r2, #0]
 800197e:	2a21      	cmp	r2, #33	; 0x21
 8001980:	d10c      	bne.n	800199c <irda_test3+0x28>
    if(IrdaHandler->TxXferCount == 0U)
 8001982:	8bd8      	ldrh	r0, [r3, #30]
 8001984:	b280      	uxth	r0, r0
 8001986:	2800      	cmp	r0, #0
 8001988:	d109      	bne.n	800199e <irda_test3+0x2a>
      CLEAR_BIT(IrdaHandler->Instance->CR1, USART_CR1_TXEIE);
 800198a:	2180      	movs	r1, #128	; 0x80
 800198c:	681b      	ldr	r3, [r3, #0]
 800198e:	681a      	ldr	r2, [r3, #0]
 8001990:	438a      	bics	r2, r1
 8001992:	601a      	str	r2, [r3, #0]
      SET_BIT(IrdaHandler->Instance->CR1, USART_CR1_TCIE);
 8001994:	2240      	movs	r2, #64	; 0x40
 8001996:	6819      	ldr	r1, [r3, #0]
 8001998:	430a      	orrs	r2, r1
 800199a:	601a      	str	r2, [r3, #0]
	memset(ret,0x0,5);

	ver = IRDA_Transmit_IT(&hirda1);

	return ver;
}
 800199c:	4770      	bx	lr
      if ((IrdaHandler->Init.WordLength == IRDA_WORDLENGTH_9B) && (IrdaHandler->Init.Parity == IRDA_PARITY_NONE))
 800199e:	2280      	movs	r2, #128	; 0x80
 80019a0:	6899      	ldr	r1, [r3, #8]
 80019a2:	0152      	lsls	r2, r2, #5
 80019a4:	4291      	cmp	r1, r2
 80019a6:	d110      	bne.n	80019ca <irda_test3+0x56>
 80019a8:	68da      	ldr	r2, [r3, #12]
 80019aa:	2a00      	cmp	r2, #0
 80019ac:	d10d      	bne.n	80019ca <irda_test3+0x56>
        tmp = (uint16_t*) IrdaHandler->pTxBuffPtr;
 80019ae:	6999      	ldr	r1, [r3, #24]
        IrdaHandler->Instance->TDR = (*tmp & (uint16_t)0x01FFU);
 80019b0:	6818      	ldr	r0, [r3, #0]
 80019b2:	880a      	ldrh	r2, [r1, #0]
        IrdaHandler->pTxBuffPtr += 2U;
 80019b4:	3102      	adds	r1, #2
        IrdaHandler->Instance->TDR = (*tmp & (uint16_t)0x01FFU);
 80019b6:	05d2      	lsls	r2, r2, #23
 80019b8:	0dd2      	lsrs	r2, r2, #23
 80019ba:	8502      	strh	r2, [r0, #40]	; 0x28
        IrdaHandler->pTxBuffPtr += 2U;
 80019bc:	6199      	str	r1, [r3, #24]
      IrdaHandler->TxXferCount--;
 80019be:	8bda      	ldrh	r2, [r3, #30]
      return HAL_OK;
 80019c0:	2000      	movs	r0, #0
      IrdaHandler->TxXferCount--;
 80019c2:	3a01      	subs	r2, #1
 80019c4:	b292      	uxth	r2, r2
 80019c6:	83da      	strh	r2, [r3, #30]
 80019c8:	e7e8      	b.n	800199c <irda_test3+0x28>
    	  IrdaHandler->Instance->TDR = (uint8_t)(*IrdaHandler->pTxBuffPtr++ & (uint8_t)0xFFU);
 80019ca:	699a      	ldr	r2, [r3, #24]
 80019cc:	1c51      	adds	r1, r2, #1
 80019ce:	6199      	str	r1, [r3, #24]
 80019d0:	7812      	ldrb	r2, [r2, #0]
 80019d2:	6819      	ldr	r1, [r3, #0]
 80019d4:	850a      	strh	r2, [r1, #40]	; 0x28
 80019d6:	e7f2      	b.n	80019be <irda_test3+0x4a>
 80019d8:	20000dd4 	.word	0x20000dd4

080019dc <StartDefaultTask>:

/* USER CODE END 4 */

/* StartDefaultTask function */
void StartDefaultTask(void const * argument)
{
 80019dc:	b510      	push	{r4, lr}

  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 80019de:	2001      	movs	r0, #1
 80019e0:	f7ff fbb0 	bl	8001144 <osDelay>
 80019e4:	e7fb      	b.n	80019de <StartDefaultTask+0x2>

080019e6 <SystemClock_Config>:
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80019e6:	2302      	movs	r3, #2
{
 80019e8:	b510      	push	{r4, lr}
 80019ea:	b096      	sub	sp, #88	; 0x58
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80019ec:	930a      	str	r3, [sp, #40]	; 0x28
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80019ee:	3b01      	subs	r3, #1
 80019f0:	930d      	str	r3, [sp, #52]	; 0x34
  RCC_OscInitStruct.HSICalibrationValue = 16;
 80019f2:	330f      	adds	r3, #15
 80019f4:	930e      	str	r3, [sp, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80019f6:	2300      	movs	r3, #0
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80019f8:	a80a      	add	r0, sp, #40	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80019fa:	9312      	str	r3, [sp, #72]	; 0x48
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80019fc:	f7fe ff5e 	bl	80008bc <HAL_RCC_OscConfig>
 8001a00:	1e01      	subs	r1, r0, #0
 8001a02:	d000      	beq.n	8001a06 <SystemClock_Config+0x20>
 8001a04:	e7fe      	b.n	8001a04 <SystemClock_Config+0x1e>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001a06:	2307      	movs	r3, #7
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8001a08:	9002      	str	r0, [sp, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001a0a:	9003      	str	r0, [sp, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001a0c:	9004      	str	r0, [sp, #16]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8001a0e:	a801      	add	r0, sp, #4
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001a10:	9301      	str	r3, [sp, #4]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8001a12:	f7ff f967 	bl	8000ce4 <HAL_RCC_ClockConfig>
 8001a16:	2800      	cmp	r0, #0
 8001a18:	d000      	beq.n	8001a1c <SystemClock_Config+0x36>
 8001a1a:	e7fe      	b.n	8001a1a <SystemClock_Config+0x34>
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1|RCC_PERIPHCLK_I2C1;
 8001a1c:	2321      	movs	r3, #33	; 0x21
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 8001a1e:	9007      	str	r0, [sp, #28]
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_HSI;
 8001a20:	9008      	str	r0, [sp, #32]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001a22:	a805      	add	r0, sp, #20
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1|RCC_PERIPHCLK_I2C1;
 8001a24:	9305      	str	r3, [sp, #20]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001a26:	f7ff fa09 	bl	8000e3c <HAL_RCCEx_PeriphCLKConfig>
 8001a2a:	1e04      	subs	r4, r0, #0
 8001a2c:	d000      	beq.n	8001a30 <SystemClock_Config+0x4a>
 8001a2e:	e7fe      	b.n	8001a2e <SystemClock_Config+0x48>
  HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000);
 8001a30:	f7ff f9ee 	bl	8000e10 <HAL_RCC_GetHCLKFreq>
 8001a34:	21fa      	movs	r1, #250	; 0xfa
 8001a36:	0089      	lsls	r1, r1, #2
 8001a38:	f7fe fb7a 	bl	8000130 <__udivsi3>
 8001a3c:	f7fe fc64 	bl	8000308 <HAL_SYSTICK_Config>
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 8001a40:	2004      	movs	r0, #4
 8001a42:	f7fe fc7b 	bl	800033c <HAL_SYSTICK_CLKSourceConfig>
  HAL_NVIC_SetPriority(SysTick_IRQn, 3, 0);
 8001a46:	2001      	movs	r0, #1
 8001a48:	0022      	movs	r2, r4
 8001a4a:	2103      	movs	r1, #3
 8001a4c:	4240      	negs	r0, r0
 8001a4e:	f7fe fc2b 	bl	80002a8 <HAL_NVIC_SetPriority>
}
 8001a52:	b016      	add	sp, #88	; 0x58
 8001a54:	bd10      	pop	{r4, pc}
	...

08001a58 <main>:
{
 8001a58:	b5f0      	push	{r4, r5, r6, r7, lr}
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a5a:	2680      	movs	r6, #128	; 0x80
{
 8001a5c:	b08b      	sub	sp, #44	; 0x2c
  HAL_Init();
 8001a5e:	f7fe fc05 	bl	800026c <HAL_Init>
  SystemClock_Config();
 8001a62:	f7ff ffc0 	bl	80019e6 <SystemClock_Config>
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001a66:	2180      	movs	r1, #128	; 0x80
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a68:	4c41      	ldr	r4, [pc, #260]	; (8001b70 <main+0x118>)
 8001a6a:	02b6      	lsls	r6, r6, #10
 8001a6c:	6963      	ldr	r3, [r4, #20]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001a6e:	02c9      	lsls	r1, r1, #11
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a70:	4333      	orrs	r3, r6
 8001a72:	6163      	str	r3, [r4, #20]
 8001a74:	6963      	ldr	r3, [r4, #20]
  hi2c1.Instance = I2C1;
 8001a76:	4d3f      	ldr	r5, [pc, #252]	; (8001b74 <main+0x11c>)
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a78:	4033      	ands	r3, r6
 8001a7a:	9303      	str	r3, [sp, #12]
 8001a7c:	9b03      	ldr	r3, [sp, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001a7e:	6962      	ldr	r2, [r4, #20]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001a80:	0028      	movs	r0, r5
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001a82:	430a      	orrs	r2, r1
 8001a84:	6162      	str	r2, [r4, #20]
 8001a86:	6963      	ldr	r3, [r4, #20]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001a88:	2201      	movs	r2, #1
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001a8a:	400b      	ands	r3, r1
 8001a8c:	9304      	str	r3, [sp, #16]
 8001a8e:	9b04      	ldr	r3, [sp, #16]
  hi2c1.Instance = I2C1;
 8001a90:	4b39      	ldr	r3, [pc, #228]	; (8001b78 <main+0x120>)
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001a92:	60ea      	str	r2, [r5, #12]
  hi2c1.Instance = I2C1;
 8001a94:	602b      	str	r3, [r5, #0]
  hi2c1.Init.Timing = 0x2000090E;
 8001a96:	4b39      	ldr	r3, [pc, #228]	; (8001b7c <main+0x124>)
 8001a98:	606b      	str	r3, [r5, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8001a9a:	2300      	movs	r3, #0
 8001a9c:	60ab      	str	r3, [r5, #8]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001a9e:	612b      	str	r3, [r5, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8001aa0:	616b      	str	r3, [r5, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001aa2:	61ab      	str	r3, [r5, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001aa4:	61eb      	str	r3, [r5, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001aa6:	622b      	str	r3, [r5, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001aa8:	f7fe fd06 	bl	80004b8 <HAL_I2C_Init>
 8001aac:	1e01      	subs	r1, r0, #0
 8001aae:	d000      	beq.n	8001ab2 <main+0x5a>
 8001ab0:	e7fe      	b.n	8001ab0 <main+0x58>
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001ab2:	0028      	movs	r0, r5
 8001ab4:	f7fe fd56 	bl	8000564 <HAL_I2CEx_ConfigAnalogFilter>
 8001ab8:	1e01      	subs	r1, r0, #0
 8001aba:	d000      	beq.n	8001abe <main+0x66>
 8001abc:	e7fe      	b.n	8001abc <main+0x64>
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8001abe:	0028      	movs	r0, r5
 8001ac0:	f7fe fd76 	bl	80005b0 <HAL_I2CEx_ConfigDigitalFilter>
 8001ac4:	2800      	cmp	r0, #0
 8001ac6:	d000      	beq.n	8001aca <main+0x72>
 8001ac8:	e7fe      	b.n	8001ac8 <main+0x70>
        __HAL_RCC_USART1_CLK_ENABLE();
 8001aca:	2180      	movs	r1, #128	; 0x80
 8001acc:	69a2      	ldr	r2, [r4, #24]
 8001ace:	01c9      	lsls	r1, r1, #7
 8001ad0:	430a      	orrs	r2, r1
 8001ad2:	61a2      	str	r2, [r4, #24]
 8001ad4:	69a3      	ldr	r3, [r4, #24]
  hirda1.Init.Mode = IRDA_MODE_TX_RX;
 8001ad6:	250c      	movs	r5, #12
        __HAL_RCC_USART1_CLK_ENABLE();
 8001ad8:	400b      	ands	r3, r1
 8001ada:	9301      	str	r3, [sp, #4]
 8001adc:	9b01      	ldr	r3, [sp, #4]
        __HAL_RCC_USART2_CLK_ENABLE();
 8001ade:	69e3      	ldr	r3, [r4, #28]
 8001ae0:	4333      	orrs	r3, r6
 8001ae2:	61e3      	str	r3, [r4, #28]
 8001ae4:	69e3      	ldr	r3, [r4, #28]
  hirda1.Instance = USART1;
 8001ae6:	4c26      	ldr	r4, [pc, #152]	; (8001b80 <main+0x128>)
        __HAL_RCC_USART2_CLK_ENABLE();
 8001ae8:	401e      	ands	r6, r3
 8001aea:	9602      	str	r6, [sp, #8]
 8001aec:	9b02      	ldr	r3, [sp, #8]
  hirda1.Instance = USART1;
 8001aee:	4b25      	ldr	r3, [pc, #148]	; (8001b84 <main+0x12c>)
  hirda1.Init.WordLength = IRDA_WORDLENGTH_8B;
 8001af0:	60a0      	str	r0, [r4, #8]
  hirda1.Instance = USART1;
 8001af2:	6023      	str	r3, [r4, #0]
  hirda1.Init.BaudRate = 115200;
 8001af4:	23e1      	movs	r3, #225	; 0xe1
 8001af6:	025b      	lsls	r3, r3, #9
 8001af8:	6063      	str	r3, [r4, #4]
  hirda1.Init.Prescaler = 10;
 8001afa:	230a      	movs	r3, #10
  hirda1.Init.Parity = IRDA_PARITY_NONE;
 8001afc:	60e0      	str	r0, [r4, #12]
  hirda1.Init.PowerMode = IRDA_POWERMODE_NORMAL; //IRDA_POWERMODE_LOWPOWER
 8001afe:	82e0      	strh	r0, [r4, #22]
  if (HAL_IRDA_Init(&hirda1) != HAL_OK)
 8001b00:	0020      	movs	r0, r4
  hirda1.Init.Mode = IRDA_MODE_TX_RX;
 8001b02:	6125      	str	r5, [r4, #16]
  hirda1.Init.Prescaler = 10;
 8001b04:	7523      	strb	r3, [r4, #20]
  if (HAL_IRDA_Init(&hirda1) != HAL_OK)
 8001b06:	f7fe fda3 	bl	8000650 <HAL_IRDA_Init>
 8001b0a:	2800      	cmp	r0, #0
 8001b0c:	d000      	beq.n	8001b10 <main+0xb8>
 8001b0e:	e7fe      	b.n	8001b0e <main+0xb6>
  husart2.Instance = USART2;
 8001b10:	4b1d      	ldr	r3, [pc, #116]	; (8001b88 <main+0x130>)
 8001b12:	4a1e      	ldr	r2, [pc, #120]	; (8001b8c <main+0x134>)
  husart2.Init.WordLength = USART_WORDLENGTH_8B;
 8001b14:	6098      	str	r0, [r3, #8]
  husart2.Instance = USART2;
 8001b16:	601a      	str	r2, [r3, #0]
  husart2.Init.BaudRate = 38400;
 8001b18:	2296      	movs	r2, #150	; 0x96
  husart2.Init.StopBits = USART_STOPBITS_1;
 8001b1a:	60d8      	str	r0, [r3, #12]
  husart2.Init.BaudRate = 38400;
 8001b1c:	0212      	lsls	r2, r2, #8
  husart2.Init.Parity = USART_PARITY_NONE;
 8001b1e:	6118      	str	r0, [r3, #16]
  husart2.Init.CLKPolarity = USART_POLARITY_LOW;
 8001b20:	6198      	str	r0, [r3, #24]
  husart2.Init.CLKPhase = USART_PHASE_1EDGE;
 8001b22:	61d8      	str	r0, [r3, #28]
  husart2.Init.CLKLastBit = USART_LASTBIT_DISABLE;
 8001b24:	6218      	str	r0, [r3, #32]
  if (HAL_USART_Init(&husart2) != HAL_OK)
 8001b26:	0018      	movs	r0, r3
  husart2.Init.BaudRate = 38400;
 8001b28:	605a      	str	r2, [r3, #4]
  husart2.Init.Mode = USART_MODE_TX_RX;
 8001b2a:	615d      	str	r5, [r3, #20]
  if (HAL_USART_Init(&husart2) != HAL_OK)
 8001b2c:	f7ff fa3c 	bl	8000fa8 <HAL_USART_Init>
 8001b30:	1e01      	subs	r1, r0, #0
 8001b32:	d000      	beq.n	8001b36 <main+0xde>
 8001b34:	e7fe      	b.n	8001b34 <main+0xdc>
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 8001b36:	a805      	add	r0, sp, #20
 8001b38:	0005      	movs	r5, r0
 8001b3a:	4b15      	ldr	r3, [pc, #84]	; (8001b90 <main+0x138>)
 8001b3c:	cbc4      	ldmia	r3!, {r2, r6, r7}
 8001b3e:	c5c4      	stmia	r5!, {r2, r6, r7}
 8001b40:	cb44      	ldmia	r3!, {r2, r6}
 8001b42:	c544      	stmia	r5!, {r2, r6}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 8001b44:	f7ff fae6 	bl	8001114 <osThreadCreate>
 8001b48:	4b12      	ldr	r3, [pc, #72]	; (8001b94 <main+0x13c>)
 8001b4a:	6018      	str	r0, [r3, #0]
	  TestResult = irda_test1(&hirda1);
 8001b4c:	0020      	movs	r0, r4
 8001b4e:	f7ff fef3 	bl	8001938 <irda_test1>
	  if (irda_test1(&hirda1) != HAL_OK)		//SOLO PARA DEBUG
 8001b52:	0020      	movs	r0, r4
 8001b54:	f7ff fef0 	bl	8001938 <irda_test1>
 8001b58:	4241      	negs	r1, r0
 8001b5a:	4141      	adcs	r1, r0
	  printf("VAR: %d",var);
 8001b5c:	480e      	ldr	r0, [pc, #56]	; (8001b98 <main+0x140>)
 8001b5e:	f000 f941 	bl	8001de4 <iprintf>
	  TestResult=irda_test2(&hirda1);
 8001b62:	0020      	movs	r0, r4
 8001b64:	f7ff fef6 	bl	8001954 <irda_test2>
	  TestResult=irda_test3(&hirda1);
 8001b68:	0020      	movs	r0, r4
 8001b6a:	f7ff ff03 	bl	8001974 <irda_test3>
 8001b6e:	e7ed      	b.n	8001b4c <main+0xf4>
 8001b70:	40021000 	.word	0x40021000
 8001b74:	20000e98 	.word	0x20000e98
 8001b78:	40005400 	.word	0x40005400
 8001b7c:	2000090e 	.word	0x2000090e
 8001b80:	20000dd4 	.word	0x20000dd4
 8001b84:	40013800 	.word	0x40013800
 8001b88:	20000ee8 	.word	0x20000ee8
 8001b8c:	40004400 	.word	0x40004400
 8001b90:	08002d00 	.word	0x08002d00
 8001b94:	20000e94 	.word	0x20000e94
 8001b98:	08002d1c 	.word	0x08002d1c

08001b9c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001b9c:	b507      	push	{r0, r1, r2, lr}
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001b9e:	2001      	movs	r0, #1
 8001ba0:	4a0c      	ldr	r2, [pc, #48]	; (8001bd4 <HAL_MspInit+0x38>)
 8001ba2:	6991      	ldr	r1, [r2, #24]
 8001ba4:	4301      	orrs	r1, r0
 8001ba6:	6191      	str	r1, [r2, #24]
 8001ba8:	6993      	ldr	r3, [r2, #24]

  /* System interrupt init*/
  /* SVC_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SVC_IRQn, 0, 0);
 8001baa:	2200      	movs	r2, #0
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001bac:	4003      	ands	r3, r0
  HAL_NVIC_SetPriority(SVC_IRQn, 0, 0);
 8001bae:	0011      	movs	r1, r2
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001bb0:	9301      	str	r3, [sp, #4]
  HAL_NVIC_SetPriority(SVC_IRQn, 0, 0);
 8001bb2:	3806      	subs	r0, #6
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001bb4:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriority(SVC_IRQn, 0, 0);
 8001bb6:	f7fe fb77 	bl	80002a8 <HAL_NVIC_SetPriority>
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 3, 0);
 8001bba:	2002      	movs	r0, #2
 8001bbc:	2200      	movs	r2, #0
 8001bbe:	2103      	movs	r1, #3
 8001bc0:	4240      	negs	r0, r0
 8001bc2:	f7fe fb71 	bl	80002a8 <HAL_NVIC_SetPriority>
  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 3, 0);
 8001bc6:	2001      	movs	r0, #1
 8001bc8:	2200      	movs	r2, #0
 8001bca:	2103      	movs	r1, #3
 8001bcc:	4240      	negs	r0, r0
 8001bce:	f7fe fb6b 	bl	80002a8 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001bd2:	bd07      	pop	{r0, r1, r2, pc}
 8001bd4:	40021000 	.word	0x40021000

08001bd8 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001bd8:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}

  GPIO_InitTypeDef GPIO_InitStruct;
  if(hi2c->Instance==I2C1)
 8001bda:	4b0e      	ldr	r3, [pc, #56]	; (8001c14 <HAL_I2C_MspInit+0x3c>)
 8001bdc:	6802      	ldr	r2, [r0, #0]
 8001bde:	429a      	cmp	r2, r3
 8001be0:	d116      	bne.n	8001c10 <HAL_I2C_MspInit+0x38>
  
    /**I2C1 GPIO Configuration    
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001be2:	23c0      	movs	r3, #192	; 0xc0
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
    GPIO_InitStruct.Pull = GPIO_PULLUP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001be4:	2203      	movs	r2, #3
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001be6:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001be8:	3bae      	subs	r3, #174	; 0xae
 8001bea:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Alternate = GPIO_AF1_I2C1;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001bec:	a901      	add	r1, sp, #4
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001bee:	3b11      	subs	r3, #17
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001bf0:	4809      	ldr	r0, [pc, #36]	; (8001c18 <HAL_I2C_MspInit+0x40>)
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001bf2:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001bf4:	9204      	str	r2, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF1_I2C1;
 8001bf6:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001bf8:	f7fe fbae 	bl	8000358 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001bfc:	2080      	movs	r0, #128	; 0x80
 8001bfe:	4a07      	ldr	r2, [pc, #28]	; (8001c1c <HAL_I2C_MspInit+0x44>)
 8001c00:	0380      	lsls	r0, r0, #14
 8001c02:	69d1      	ldr	r1, [r2, #28]
 8001c04:	4301      	orrs	r1, r0
 8001c06:	61d1      	str	r1, [r2, #28]
 8001c08:	69d3      	ldr	r3, [r2, #28]
 8001c0a:	4003      	ands	r3, r0
 8001c0c:	9300      	str	r3, [sp, #0]
 8001c0e:	9b00      	ldr	r3, [sp, #0]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8001c10:	b007      	add	sp, #28
 8001c12:	bd00      	pop	{pc}
 8001c14:	40005400 	.word	0x40005400
 8001c18:	48000400 	.word	0x48000400
 8001c1c:	40021000 	.word	0x40021000

08001c20 <HAL_IRDA_MspInit>:
  }

}

void HAL_IRDA_MspInit(IRDA_HandleTypeDef* hirda)
{
 8001c20:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}

  GPIO_InitTypeDef GPIO_InitStruct;
  if(hirda->Instance==USART1)
 8001c22:	4b10      	ldr	r3, [pc, #64]	; (8001c64 <HAL_IRDA_MspInit+0x44>)
 8001c24:	6802      	ldr	r2, [r0, #0]
 8001c26:	429a      	cmp	r2, r3
 8001c28:	d119      	bne.n	8001c5e <HAL_IRDA_MspInit+0x3e>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001c2a:	2080      	movs	r0, #128	; 0x80
 8001c2c:	4a0e      	ldr	r2, [pc, #56]	; (8001c68 <HAL_IRDA_MspInit+0x48>)
 8001c2e:	01c0      	lsls	r0, r0, #7
 8001c30:	6991      	ldr	r1, [r2, #24]
 8001c32:	4301      	orrs	r1, r0
 8001c34:	6191      	str	r1, [r2, #24]
 8001c36:	6993      	ldr	r3, [r2, #24]
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF1_USART1;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c38:	a901      	add	r1, sp, #4
    __HAL_RCC_USART1_CLK_ENABLE();
 8001c3a:	4003      	ands	r3, r0
 8001c3c:	9300      	str	r3, [sp, #0]
 8001c3e:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8001c40:	23c0      	movs	r3, #192	; 0xc0
 8001c42:	00db      	lsls	r3, r3, #3
 8001c44:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c46:	2302      	movs	r3, #2
 8001c48:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c4a:	2300      	movs	r3, #0
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c4c:	2090      	movs	r0, #144	; 0x90
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c4e:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001c50:	3303      	adds	r3, #3
 8001c52:	9304      	str	r3, [sp, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c54:	05c0      	lsls	r0, r0, #23
    GPIO_InitStruct.Alternate = GPIO_AF1_USART1;
 8001c56:	3b02      	subs	r3, #2
 8001c58:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c5a:	f7fe fb7d 	bl	8000358 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8001c5e:	b007      	add	sp, #28
 8001c60:	bd00      	pop	{pc}
 8001c62:	46c0      	nop			; (mov r8, r8)
 8001c64:	40013800 	.word	0x40013800
 8001c68:	40021000 	.word	0x40021000

08001c6c <HAL_USART_MspInit>:

void HAL_USART_MspInit(USART_HandleTypeDef* husart)
{
 8001c6c:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}

  GPIO_InitTypeDef GPIO_InitStruct;
  if(husart->Instance==USART2)
 8001c6e:	4b0f      	ldr	r3, [pc, #60]	; (8001cac <HAL_USART_MspInit+0x40>)
 8001c70:	6802      	ldr	r2, [r0, #0]
 8001c72:	429a      	cmp	r2, r3
 8001c74:	d118      	bne.n	8001ca8 <HAL_USART_MspInit+0x3c>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001c76:	2080      	movs	r0, #128	; 0x80
 8001c78:	4a0d      	ldr	r2, [pc, #52]	; (8001cb0 <HAL_USART_MspInit+0x44>)
 8001c7a:	0280      	lsls	r0, r0, #10
 8001c7c:	69d1      	ldr	r1, [r2, #28]
 8001c7e:	4301      	orrs	r1, r0
 8001c80:	61d1      	str	r1, [r2, #28]
 8001c82:	69d3      	ldr	r3, [r2, #28]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c84:	a901      	add	r1, sp, #4
    __HAL_RCC_USART2_CLK_ENABLE();
 8001c86:	4003      	ands	r3, r0
 8001c88:	9300      	str	r3, [sp, #0]
 8001c8a:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4;
 8001c8c:	231c      	movs	r3, #28
 8001c8e:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c90:	3b1a      	subs	r3, #26
 8001c92:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c94:	2300      	movs	r3, #0
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c96:	2090      	movs	r0, #144	; 0x90
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c98:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001c9a:	3303      	adds	r3, #3
 8001c9c:	9304      	str	r3, [sp, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c9e:	05c0      	lsls	r0, r0, #23
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 8001ca0:	3b02      	subs	r3, #2
 8001ca2:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001ca4:	f7fe fb58 	bl	8000358 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8001ca8:	b007      	add	sp, #28
 8001caa:	bd00      	pop	{pc}
 8001cac:	40004400 	.word	0x40004400
 8001cb0:	40021000 	.word	0x40021000

08001cb4 <NMI_Handler>:

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8001cb4:	4770      	bx	lr

08001cb6 <HardFault_Handler>:

/**
* @brief This function handles Hard fault interrupt.
*/
void HardFault_Handler(void)
{
 8001cb6:	e7fe      	b.n	8001cb6 <HardFault_Handler>

08001cb8 <SysTick_Handler>:

/**
* @brief This function handles System tick timer.
*/
void SysTick_Handler(void)
{
 8001cb8:	b510      	push	{r4, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001cba:	f7fe fae7 	bl	800028c <HAL_IncTick>
  osSystickHandler();
 8001cbe:	f7ff fa49 	bl	8001154 <osSystickHandler>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001cc2:	bd10      	pop	{r4, pc}

08001cc4 <SystemInit>:
  */
void SystemInit(void)
{
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001U;
 8001cc4:	2101      	movs	r1, #1
 8001cc6:	4b11      	ldr	r3, [pc, #68]	; (8001d0c <SystemInit+0x48>)

#if defined (STM32F051x8) || defined (STM32F058x8)
  /* Reset SW[1:0], HPRE[3:0], PPRE[2:0], ADCPRE and MCOSEL[2:0] bits */
  RCC->CFGR &= (uint32_t)0xF8FFB80CU;
 8001cc8:	4811      	ldr	r0, [pc, #68]	; (8001d10 <SystemInit+0x4c>)
  RCC->CR |= (uint32_t)0x00000001U;
 8001cca:	681a      	ldr	r2, [r3, #0]
 8001ccc:	430a      	orrs	r2, r1
 8001cce:	601a      	str	r2, [r3, #0]
  RCC->CFGR &= (uint32_t)0xF8FFB80CU;
 8001cd0:	685a      	ldr	r2, [r3, #4]
 8001cd2:	4002      	ands	r2, r0
 8001cd4:	605a      	str	r2, [r3, #4]
  /* Reset SW[1:0], HPRE[3:0], PPRE[2:0], ADCPRE, MCOSEL[2:0], MCOPRE[2:0] and PLLNODIV bits */
  RCC->CFGR &= (uint32_t)0x08FFB80CU;
#endif /* STM32F051x8 or STM32F058x8 */
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFFU;
 8001cd6:	681a      	ldr	r2, [r3, #0]
 8001cd8:	480e      	ldr	r0, [pc, #56]	; (8001d14 <SystemInit+0x50>)
 8001cda:	4002      	ands	r2, r0
 8001cdc:	601a      	str	r2, [r3, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFFU;
 8001cde:	681a      	ldr	r2, [r3, #0]
 8001ce0:	480d      	ldr	r0, [pc, #52]	; (8001d18 <SystemInit+0x54>)
 8001ce2:	4002      	ands	r2, r0
 8001ce4:	601a      	str	r2, [r3, #0]

  /* Reset PLLSRC, PLLXTPRE and PLLMUL[3:0] bits */
  RCC->CFGR &= (uint32_t)0xFFC0FFFFU;
 8001ce6:	685a      	ldr	r2, [r3, #4]
 8001ce8:	480c      	ldr	r0, [pc, #48]	; (8001d1c <SystemInit+0x58>)
 8001cea:	4002      	ands	r2, r0

  /* Reset PREDIV[3:0] bits */
  RCC->CFGR2 &= (uint32_t)0xFFFFFFF0U;
 8001cec:	200f      	movs	r0, #15
  RCC->CFGR &= (uint32_t)0xFFC0FFFFU;
 8001cee:	605a      	str	r2, [r3, #4]
  RCC->CFGR2 &= (uint32_t)0xFFFFFFF0U;
 8001cf0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001cf2:	4382      	bics	r2, r0
 8001cf4:	62da      	str	r2, [r3, #44]	; 0x2c
#elif defined (STM32F030x6) || defined (STM32F030x8) || defined (STM32F031x6) || defined (STM32F038xx) || defined (STM32F030xC)
  /* Reset USART1SW[1:0], I2C1SW and ADCSW bits */
  RCC->CFGR3 &= (uint32_t)0xFFFFFEECU;
#elif defined (STM32F051x8) || defined (STM32F058xx)
  /* Reset USART1SW[1:0], I2C1SW, CECSW and ADCSW bits */
  RCC->CFGR3 &= (uint32_t)0xFFFFFEACU;
 8001cf6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001cf8:	4809      	ldr	r0, [pc, #36]	; (8001d20 <SystemInit+0x5c>)
 8001cfa:	4002      	ands	r2, r0
 8001cfc:	631a      	str	r2, [r3, #48]	; 0x30
#else
 #warning "No target selected"
#endif

  /* Reset HSI14 bit */
  RCC->CR2 &= (uint32_t)0xFFFFFFFEU;
 8001cfe:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001d00:	438a      	bics	r2, r1
 8001d02:	635a      	str	r2, [r3, #52]	; 0x34

  /* Disable all interrupts */
  RCC->CIR = 0x00000000U;
 8001d04:	2200      	movs	r2, #0
 8001d06:	609a      	str	r2, [r3, #8]

}
 8001d08:	4770      	bx	lr
 8001d0a:	46c0      	nop			; (mov r8, r8)
 8001d0c:	40021000 	.word	0x40021000
 8001d10:	f8ffb80c 	.word	0xf8ffb80c
 8001d14:	fef6ffff 	.word	0xfef6ffff
 8001d18:	fffbffff 	.word	0xfffbffff
 8001d1c:	ffc0ffff 	.word	0xffc0ffff
 8001d20:	fffffeac 	.word	0xfffffeac

08001d24 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8001d24:	480d      	ldr	r0, [pc, #52]	; (8001d5c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8001d26:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001d28:	480d      	ldr	r0, [pc, #52]	; (8001d60 <LoopForever+0x6>)
  ldr r1, =_edata
 8001d2a:	490e      	ldr	r1, [pc, #56]	; (8001d64 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001d2c:	4a0e      	ldr	r2, [pc, #56]	; (8001d68 <LoopForever+0xe>)
  movs r3, #0
 8001d2e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001d30:	e002      	b.n	8001d38 <LoopCopyDataInit>

08001d32 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001d32:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001d34:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001d36:	3304      	adds	r3, #4

08001d38 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001d38:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001d3a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001d3c:	d3f9      	bcc.n	8001d32 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001d3e:	4a0b      	ldr	r2, [pc, #44]	; (8001d6c <LoopForever+0x12>)
  ldr r4, =_ebss
 8001d40:	4c0b      	ldr	r4, [pc, #44]	; (8001d70 <LoopForever+0x16>)
  movs r3, #0
 8001d42:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001d44:	e001      	b.n	8001d4a <LoopFillZerobss>

08001d46 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001d46:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001d48:	3204      	adds	r2, #4

08001d4a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001d4a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001d4c:	d3fb      	bcc.n	8001d46 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 8001d4e:	f7ff ffb9 	bl	8001cc4 <SystemInit>
/* Call static constructors */
  bl __libc_init_array
 8001d52:	f000 f811 	bl	8001d78 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001d56:	f7ff fe7f 	bl	8001a58 <main>

08001d5a <LoopForever>:

LoopForever:
    b LoopForever
 8001d5a:	e7fe      	b.n	8001d5a <LoopForever>
  ldr   r0, =_estack
 8001d5c:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 8001d60:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001d64:	2000006c 	.word	0x2000006c
  ldr r2, =_sidata
 8001d68:	08002de8 	.word	0x08002de8
  ldr r2, =_sbss
 8001d6c:	2000006c 	.word	0x2000006c
  ldr r4, =_ebss
 8001d70:	20000f34 	.word	0x20000f34

08001d74 <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001d74:	e7fe      	b.n	8001d74 <ADC1_COMP_IRQHandler>
	...

08001d78 <__libc_init_array>:
 8001d78:	b570      	push	{r4, r5, r6, lr}
 8001d7a:	2600      	movs	r6, #0
 8001d7c:	4d0c      	ldr	r5, [pc, #48]	; (8001db0 <__libc_init_array+0x38>)
 8001d7e:	4c0d      	ldr	r4, [pc, #52]	; (8001db4 <__libc_init_array+0x3c>)
 8001d80:	1b64      	subs	r4, r4, r5
 8001d82:	10a4      	asrs	r4, r4, #2
 8001d84:	42a6      	cmp	r6, r4
 8001d86:	d109      	bne.n	8001d9c <__libc_init_array+0x24>
 8001d88:	2600      	movs	r6, #0
 8001d8a:	f000 ff9d 	bl	8002cc8 <_init>
 8001d8e:	4d0a      	ldr	r5, [pc, #40]	; (8001db8 <__libc_init_array+0x40>)
 8001d90:	4c0a      	ldr	r4, [pc, #40]	; (8001dbc <__libc_init_array+0x44>)
 8001d92:	1b64      	subs	r4, r4, r5
 8001d94:	10a4      	asrs	r4, r4, #2
 8001d96:	42a6      	cmp	r6, r4
 8001d98:	d105      	bne.n	8001da6 <__libc_init_array+0x2e>
 8001d9a:	bd70      	pop	{r4, r5, r6, pc}
 8001d9c:	00b3      	lsls	r3, r6, #2
 8001d9e:	58eb      	ldr	r3, [r5, r3]
 8001da0:	4798      	blx	r3
 8001da2:	3601      	adds	r6, #1
 8001da4:	e7ee      	b.n	8001d84 <__libc_init_array+0xc>
 8001da6:	00b3      	lsls	r3, r6, #2
 8001da8:	58eb      	ldr	r3, [r5, r3]
 8001daa:	4798      	blx	r3
 8001dac:	3601      	adds	r6, #1
 8001dae:	e7f2      	b.n	8001d96 <__libc_init_array+0x1e>
 8001db0:	08002de0 	.word	0x08002de0
 8001db4:	08002de0 	.word	0x08002de0
 8001db8:	08002de0 	.word	0x08002de0
 8001dbc:	08002de4 	.word	0x08002de4

08001dc0 <memcpy>:
 8001dc0:	2300      	movs	r3, #0
 8001dc2:	b510      	push	{r4, lr}
 8001dc4:	429a      	cmp	r2, r3
 8001dc6:	d100      	bne.n	8001dca <memcpy+0xa>
 8001dc8:	bd10      	pop	{r4, pc}
 8001dca:	5ccc      	ldrb	r4, [r1, r3]
 8001dcc:	54c4      	strb	r4, [r0, r3]
 8001dce:	3301      	adds	r3, #1
 8001dd0:	e7f8      	b.n	8001dc4 <memcpy+0x4>

08001dd2 <memset>:
 8001dd2:	0003      	movs	r3, r0
 8001dd4:	1882      	adds	r2, r0, r2
 8001dd6:	4293      	cmp	r3, r2
 8001dd8:	d100      	bne.n	8001ddc <memset+0xa>
 8001dda:	4770      	bx	lr
 8001ddc:	7019      	strb	r1, [r3, #0]
 8001dde:	3301      	adds	r3, #1
 8001de0:	e7f9      	b.n	8001dd6 <memset+0x4>
	...

08001de4 <iprintf>:
 8001de4:	b40f      	push	{r0, r1, r2, r3}
 8001de6:	4b0b      	ldr	r3, [pc, #44]	; (8001e14 <iprintf+0x30>)
 8001de8:	b513      	push	{r0, r1, r4, lr}
 8001dea:	681c      	ldr	r4, [r3, #0]
 8001dec:	2c00      	cmp	r4, #0
 8001dee:	d005      	beq.n	8001dfc <iprintf+0x18>
 8001df0:	69a3      	ldr	r3, [r4, #24]
 8001df2:	2b00      	cmp	r3, #0
 8001df4:	d102      	bne.n	8001dfc <iprintf+0x18>
 8001df6:	0020      	movs	r0, r4
 8001df8:	f000 f850 	bl	8001e9c <__sinit>
 8001dfc:	ab05      	add	r3, sp, #20
 8001dfe:	9a04      	ldr	r2, [sp, #16]
 8001e00:	68a1      	ldr	r1, [r4, #8]
 8001e02:	0020      	movs	r0, r4
 8001e04:	9301      	str	r3, [sp, #4]
 8001e06:	f000 f965 	bl	80020d4 <_vfiprintf_r>
 8001e0a:	bc16      	pop	{r1, r2, r4}
 8001e0c:	bc08      	pop	{r3}
 8001e0e:	b004      	add	sp, #16
 8001e10:	4718      	bx	r3
 8001e12:	46c0      	nop			; (mov r8, r8)
 8001e14:	20000008 	.word	0x20000008

08001e18 <_cleanup_r>:
 8001e18:	b510      	push	{r4, lr}
 8001e1a:	4902      	ldr	r1, [pc, #8]	; (8001e24 <_cleanup_r+0xc>)
 8001e1c:	f000 f8b2 	bl	8001f84 <_fwalk_reent>
 8001e20:	bd10      	pop	{r4, pc}
 8001e22:	46c0      	nop			; (mov r8, r8)
 8001e24:	080029d1 	.word	0x080029d1

08001e28 <std.isra.0>:
 8001e28:	2300      	movs	r3, #0
 8001e2a:	b510      	push	{r4, lr}
 8001e2c:	0004      	movs	r4, r0
 8001e2e:	6003      	str	r3, [r0, #0]
 8001e30:	6043      	str	r3, [r0, #4]
 8001e32:	6083      	str	r3, [r0, #8]
 8001e34:	8181      	strh	r1, [r0, #12]
 8001e36:	6643      	str	r3, [r0, #100]	; 0x64
 8001e38:	81c2      	strh	r2, [r0, #14]
 8001e3a:	6103      	str	r3, [r0, #16]
 8001e3c:	6143      	str	r3, [r0, #20]
 8001e3e:	6183      	str	r3, [r0, #24]
 8001e40:	0019      	movs	r1, r3
 8001e42:	2208      	movs	r2, #8
 8001e44:	305c      	adds	r0, #92	; 0x5c
 8001e46:	f7ff ffc4 	bl	8001dd2 <memset>
 8001e4a:	4b05      	ldr	r3, [pc, #20]	; (8001e60 <std.isra.0+0x38>)
 8001e4c:	6224      	str	r4, [r4, #32]
 8001e4e:	6263      	str	r3, [r4, #36]	; 0x24
 8001e50:	4b04      	ldr	r3, [pc, #16]	; (8001e64 <std.isra.0+0x3c>)
 8001e52:	62a3      	str	r3, [r4, #40]	; 0x28
 8001e54:	4b04      	ldr	r3, [pc, #16]	; (8001e68 <std.isra.0+0x40>)
 8001e56:	62e3      	str	r3, [r4, #44]	; 0x2c
 8001e58:	4b04      	ldr	r3, [pc, #16]	; (8001e6c <std.isra.0+0x44>)
 8001e5a:	6323      	str	r3, [r4, #48]	; 0x30
 8001e5c:	bd10      	pop	{r4, pc}
 8001e5e:	46c0      	nop			; (mov r8, r8)
 8001e60:	08002641 	.word	0x08002641
 8001e64:	08002669 	.word	0x08002669
 8001e68:	080026a1 	.word	0x080026a1
 8001e6c:	080026cd 	.word	0x080026cd

08001e70 <__sfmoreglue>:
 8001e70:	b570      	push	{r4, r5, r6, lr}
 8001e72:	2568      	movs	r5, #104	; 0x68
 8001e74:	1e4a      	subs	r2, r1, #1
 8001e76:	4355      	muls	r5, r2
 8001e78:	000e      	movs	r6, r1
 8001e7a:	0029      	movs	r1, r5
 8001e7c:	3174      	adds	r1, #116	; 0x74
 8001e7e:	f000 f8a3 	bl	8001fc8 <_malloc_r>
 8001e82:	1e04      	subs	r4, r0, #0
 8001e84:	d008      	beq.n	8001e98 <__sfmoreglue+0x28>
 8001e86:	2100      	movs	r1, #0
 8001e88:	002a      	movs	r2, r5
 8001e8a:	6001      	str	r1, [r0, #0]
 8001e8c:	6046      	str	r6, [r0, #4]
 8001e8e:	300c      	adds	r0, #12
 8001e90:	60a0      	str	r0, [r4, #8]
 8001e92:	3268      	adds	r2, #104	; 0x68
 8001e94:	f7ff ff9d 	bl	8001dd2 <memset>
 8001e98:	0020      	movs	r0, r4
 8001e9a:	bd70      	pop	{r4, r5, r6, pc}

08001e9c <__sinit>:
 8001e9c:	6983      	ldr	r3, [r0, #24]
 8001e9e:	b513      	push	{r0, r1, r4, lr}
 8001ea0:	0004      	movs	r4, r0
 8001ea2:	2b00      	cmp	r3, #0
 8001ea4:	d128      	bne.n	8001ef8 <__sinit+0x5c>
 8001ea6:	6483      	str	r3, [r0, #72]	; 0x48
 8001ea8:	64c3      	str	r3, [r0, #76]	; 0x4c
 8001eaa:	6503      	str	r3, [r0, #80]	; 0x50
 8001eac:	4b13      	ldr	r3, [pc, #76]	; (8001efc <__sinit+0x60>)
 8001eae:	4a14      	ldr	r2, [pc, #80]	; (8001f00 <__sinit+0x64>)
 8001eb0:	681b      	ldr	r3, [r3, #0]
 8001eb2:	6282      	str	r2, [r0, #40]	; 0x28
 8001eb4:	9301      	str	r3, [sp, #4]
 8001eb6:	4298      	cmp	r0, r3
 8001eb8:	d101      	bne.n	8001ebe <__sinit+0x22>
 8001eba:	2301      	movs	r3, #1
 8001ebc:	6183      	str	r3, [r0, #24]
 8001ebe:	0020      	movs	r0, r4
 8001ec0:	f000 f820 	bl	8001f04 <__sfp>
 8001ec4:	6060      	str	r0, [r4, #4]
 8001ec6:	0020      	movs	r0, r4
 8001ec8:	f000 f81c 	bl	8001f04 <__sfp>
 8001ecc:	60a0      	str	r0, [r4, #8]
 8001ece:	0020      	movs	r0, r4
 8001ed0:	f000 f818 	bl	8001f04 <__sfp>
 8001ed4:	2200      	movs	r2, #0
 8001ed6:	60e0      	str	r0, [r4, #12]
 8001ed8:	2104      	movs	r1, #4
 8001eda:	6860      	ldr	r0, [r4, #4]
 8001edc:	f7ff ffa4 	bl	8001e28 <std.isra.0>
 8001ee0:	2201      	movs	r2, #1
 8001ee2:	2109      	movs	r1, #9
 8001ee4:	68a0      	ldr	r0, [r4, #8]
 8001ee6:	f7ff ff9f 	bl	8001e28 <std.isra.0>
 8001eea:	2202      	movs	r2, #2
 8001eec:	2112      	movs	r1, #18
 8001eee:	68e0      	ldr	r0, [r4, #12]
 8001ef0:	f7ff ff9a 	bl	8001e28 <std.isra.0>
 8001ef4:	2301      	movs	r3, #1
 8001ef6:	61a3      	str	r3, [r4, #24]
 8001ef8:	bd13      	pop	{r0, r1, r4, pc}
 8001efa:	46c0      	nop			; (mov r8, r8)
 8001efc:	08002da8 	.word	0x08002da8
 8001f00:	08001e19 	.word	0x08001e19

08001f04 <__sfp>:
 8001f04:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001f06:	4b1e      	ldr	r3, [pc, #120]	; (8001f80 <__sfp+0x7c>)
 8001f08:	0007      	movs	r7, r0
 8001f0a:	681e      	ldr	r6, [r3, #0]
 8001f0c:	69b3      	ldr	r3, [r6, #24]
 8001f0e:	2b00      	cmp	r3, #0
 8001f10:	d102      	bne.n	8001f18 <__sfp+0x14>
 8001f12:	0030      	movs	r0, r6
 8001f14:	f7ff ffc2 	bl	8001e9c <__sinit>
 8001f18:	3648      	adds	r6, #72	; 0x48
 8001f1a:	68b4      	ldr	r4, [r6, #8]
 8001f1c:	6873      	ldr	r3, [r6, #4]
 8001f1e:	3b01      	subs	r3, #1
 8001f20:	d504      	bpl.n	8001f2c <__sfp+0x28>
 8001f22:	6833      	ldr	r3, [r6, #0]
 8001f24:	2b00      	cmp	r3, #0
 8001f26:	d007      	beq.n	8001f38 <__sfp+0x34>
 8001f28:	6836      	ldr	r6, [r6, #0]
 8001f2a:	e7f6      	b.n	8001f1a <__sfp+0x16>
 8001f2c:	220c      	movs	r2, #12
 8001f2e:	5ea5      	ldrsh	r5, [r4, r2]
 8001f30:	2d00      	cmp	r5, #0
 8001f32:	d00d      	beq.n	8001f50 <__sfp+0x4c>
 8001f34:	3468      	adds	r4, #104	; 0x68
 8001f36:	e7f2      	b.n	8001f1e <__sfp+0x1a>
 8001f38:	2104      	movs	r1, #4
 8001f3a:	0038      	movs	r0, r7
 8001f3c:	f7ff ff98 	bl	8001e70 <__sfmoreglue>
 8001f40:	6030      	str	r0, [r6, #0]
 8001f42:	2800      	cmp	r0, #0
 8001f44:	d1f0      	bne.n	8001f28 <__sfp+0x24>
 8001f46:	230c      	movs	r3, #12
 8001f48:	0004      	movs	r4, r0
 8001f4a:	603b      	str	r3, [r7, #0]
 8001f4c:	0020      	movs	r0, r4
 8001f4e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001f50:	2301      	movs	r3, #1
 8001f52:	0020      	movs	r0, r4
 8001f54:	425b      	negs	r3, r3
 8001f56:	81e3      	strh	r3, [r4, #14]
 8001f58:	3302      	adds	r3, #2
 8001f5a:	81a3      	strh	r3, [r4, #12]
 8001f5c:	6665      	str	r5, [r4, #100]	; 0x64
 8001f5e:	6025      	str	r5, [r4, #0]
 8001f60:	60a5      	str	r5, [r4, #8]
 8001f62:	6065      	str	r5, [r4, #4]
 8001f64:	6125      	str	r5, [r4, #16]
 8001f66:	6165      	str	r5, [r4, #20]
 8001f68:	61a5      	str	r5, [r4, #24]
 8001f6a:	2208      	movs	r2, #8
 8001f6c:	0029      	movs	r1, r5
 8001f6e:	305c      	adds	r0, #92	; 0x5c
 8001f70:	f7ff ff2f 	bl	8001dd2 <memset>
 8001f74:	6365      	str	r5, [r4, #52]	; 0x34
 8001f76:	63a5      	str	r5, [r4, #56]	; 0x38
 8001f78:	64a5      	str	r5, [r4, #72]	; 0x48
 8001f7a:	64e5      	str	r5, [r4, #76]	; 0x4c
 8001f7c:	e7e6      	b.n	8001f4c <__sfp+0x48>
 8001f7e:	46c0      	nop			; (mov r8, r8)
 8001f80:	08002da8 	.word	0x08002da8

08001f84 <_fwalk_reent>:
 8001f84:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8001f86:	0004      	movs	r4, r0
 8001f88:	0007      	movs	r7, r0
 8001f8a:	2600      	movs	r6, #0
 8001f8c:	9101      	str	r1, [sp, #4]
 8001f8e:	3448      	adds	r4, #72	; 0x48
 8001f90:	2c00      	cmp	r4, #0
 8001f92:	d101      	bne.n	8001f98 <_fwalk_reent+0x14>
 8001f94:	0030      	movs	r0, r6
 8001f96:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8001f98:	6863      	ldr	r3, [r4, #4]
 8001f9a:	68a5      	ldr	r5, [r4, #8]
 8001f9c:	9300      	str	r3, [sp, #0]
 8001f9e:	9b00      	ldr	r3, [sp, #0]
 8001fa0:	3b01      	subs	r3, #1
 8001fa2:	9300      	str	r3, [sp, #0]
 8001fa4:	d501      	bpl.n	8001faa <_fwalk_reent+0x26>
 8001fa6:	6824      	ldr	r4, [r4, #0]
 8001fa8:	e7f2      	b.n	8001f90 <_fwalk_reent+0xc>
 8001faa:	89ab      	ldrh	r3, [r5, #12]
 8001fac:	2b01      	cmp	r3, #1
 8001fae:	d908      	bls.n	8001fc2 <_fwalk_reent+0x3e>
 8001fb0:	220e      	movs	r2, #14
 8001fb2:	5eab      	ldrsh	r3, [r5, r2]
 8001fb4:	3301      	adds	r3, #1
 8001fb6:	d004      	beq.n	8001fc2 <_fwalk_reent+0x3e>
 8001fb8:	0029      	movs	r1, r5
 8001fba:	0038      	movs	r0, r7
 8001fbc:	9b01      	ldr	r3, [sp, #4]
 8001fbe:	4798      	blx	r3
 8001fc0:	4306      	orrs	r6, r0
 8001fc2:	3568      	adds	r5, #104	; 0x68
 8001fc4:	e7eb      	b.n	8001f9e <_fwalk_reent+0x1a>
	...

08001fc8 <_malloc_r>:
 8001fc8:	2303      	movs	r3, #3
 8001fca:	b570      	push	{r4, r5, r6, lr}
 8001fcc:	1ccd      	adds	r5, r1, #3
 8001fce:	439d      	bics	r5, r3
 8001fd0:	3508      	adds	r5, #8
 8001fd2:	0006      	movs	r6, r0
 8001fd4:	2d0c      	cmp	r5, #12
 8001fd6:	d21e      	bcs.n	8002016 <_malloc_r+0x4e>
 8001fd8:	250c      	movs	r5, #12
 8001fda:	42a9      	cmp	r1, r5
 8001fdc:	d81d      	bhi.n	800201a <_malloc_r+0x52>
 8001fde:	0030      	movs	r0, r6
 8001fe0:	f000 fdad 	bl	8002b3e <__malloc_lock>
 8001fe4:	4a25      	ldr	r2, [pc, #148]	; (800207c <_malloc_r+0xb4>)
 8001fe6:	6814      	ldr	r4, [r2, #0]
 8001fe8:	0021      	movs	r1, r4
 8001fea:	2900      	cmp	r1, #0
 8001fec:	d119      	bne.n	8002022 <_malloc_r+0x5a>
 8001fee:	4c24      	ldr	r4, [pc, #144]	; (8002080 <_malloc_r+0xb8>)
 8001ff0:	6823      	ldr	r3, [r4, #0]
 8001ff2:	2b00      	cmp	r3, #0
 8001ff4:	d103      	bne.n	8001ffe <_malloc_r+0x36>
 8001ff6:	0030      	movs	r0, r6
 8001ff8:	f000 fb10 	bl	800261c <_sbrk_r>
 8001ffc:	6020      	str	r0, [r4, #0]
 8001ffe:	0029      	movs	r1, r5
 8002000:	0030      	movs	r0, r6
 8002002:	f000 fb0b 	bl	800261c <_sbrk_r>
 8002006:	1c43      	adds	r3, r0, #1
 8002008:	d12c      	bne.n	8002064 <_malloc_r+0x9c>
 800200a:	230c      	movs	r3, #12
 800200c:	0030      	movs	r0, r6
 800200e:	6033      	str	r3, [r6, #0]
 8002010:	f000 fd96 	bl	8002b40 <__malloc_unlock>
 8002014:	e003      	b.n	800201e <_malloc_r+0x56>
 8002016:	2d00      	cmp	r5, #0
 8002018:	dadf      	bge.n	8001fda <_malloc_r+0x12>
 800201a:	230c      	movs	r3, #12
 800201c:	6033      	str	r3, [r6, #0]
 800201e:	2000      	movs	r0, #0
 8002020:	bd70      	pop	{r4, r5, r6, pc}
 8002022:	680b      	ldr	r3, [r1, #0]
 8002024:	1b5b      	subs	r3, r3, r5
 8002026:	d41a      	bmi.n	800205e <_malloc_r+0x96>
 8002028:	2b0b      	cmp	r3, #11
 800202a:	d903      	bls.n	8002034 <_malloc_r+0x6c>
 800202c:	600b      	str	r3, [r1, #0]
 800202e:	18cc      	adds	r4, r1, r3
 8002030:	6025      	str	r5, [r4, #0]
 8002032:	e003      	b.n	800203c <_malloc_r+0x74>
 8002034:	428c      	cmp	r4, r1
 8002036:	d10e      	bne.n	8002056 <_malloc_r+0x8e>
 8002038:	6863      	ldr	r3, [r4, #4]
 800203a:	6013      	str	r3, [r2, #0]
 800203c:	0030      	movs	r0, r6
 800203e:	f000 fd7f 	bl	8002b40 <__malloc_unlock>
 8002042:	0020      	movs	r0, r4
 8002044:	2207      	movs	r2, #7
 8002046:	300b      	adds	r0, #11
 8002048:	1d23      	adds	r3, r4, #4
 800204a:	4390      	bics	r0, r2
 800204c:	1ac3      	subs	r3, r0, r3
 800204e:	d0e7      	beq.n	8002020 <_malloc_r+0x58>
 8002050:	425a      	negs	r2, r3
 8002052:	50e2      	str	r2, [r4, r3]
 8002054:	e7e4      	b.n	8002020 <_malloc_r+0x58>
 8002056:	684b      	ldr	r3, [r1, #4]
 8002058:	6063      	str	r3, [r4, #4]
 800205a:	000c      	movs	r4, r1
 800205c:	e7ee      	b.n	800203c <_malloc_r+0x74>
 800205e:	000c      	movs	r4, r1
 8002060:	6849      	ldr	r1, [r1, #4]
 8002062:	e7c2      	b.n	8001fea <_malloc_r+0x22>
 8002064:	2303      	movs	r3, #3
 8002066:	1cc4      	adds	r4, r0, #3
 8002068:	439c      	bics	r4, r3
 800206a:	42a0      	cmp	r0, r4
 800206c:	d0e0      	beq.n	8002030 <_malloc_r+0x68>
 800206e:	1a21      	subs	r1, r4, r0
 8002070:	0030      	movs	r0, r6
 8002072:	f000 fad3 	bl	800261c <_sbrk_r>
 8002076:	1c43      	adds	r3, r0, #1
 8002078:	d1da      	bne.n	8002030 <_malloc_r+0x68>
 800207a:	e7c6      	b.n	800200a <_malloc_r+0x42>
 800207c:	20000dc4 	.word	0x20000dc4
 8002080:	20000dc8 	.word	0x20000dc8

08002084 <__sfputc_r>:
 8002084:	6893      	ldr	r3, [r2, #8]
 8002086:	b510      	push	{r4, lr}
 8002088:	3b01      	subs	r3, #1
 800208a:	6093      	str	r3, [r2, #8]
 800208c:	2b00      	cmp	r3, #0
 800208e:	da05      	bge.n	800209c <__sfputc_r+0x18>
 8002090:	6994      	ldr	r4, [r2, #24]
 8002092:	42a3      	cmp	r3, r4
 8002094:	db08      	blt.n	80020a8 <__sfputc_r+0x24>
 8002096:	b2cb      	uxtb	r3, r1
 8002098:	2b0a      	cmp	r3, #10
 800209a:	d005      	beq.n	80020a8 <__sfputc_r+0x24>
 800209c:	6813      	ldr	r3, [r2, #0]
 800209e:	1c58      	adds	r0, r3, #1
 80020a0:	6010      	str	r0, [r2, #0]
 80020a2:	7019      	strb	r1, [r3, #0]
 80020a4:	b2c8      	uxtb	r0, r1
 80020a6:	bd10      	pop	{r4, pc}
 80020a8:	f000 fb16 	bl	80026d8 <__swbuf_r>
 80020ac:	e7fb      	b.n	80020a6 <__sfputc_r+0x22>

080020ae <__sfputs_r>:
 80020ae:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80020b0:	0006      	movs	r6, r0
 80020b2:	000f      	movs	r7, r1
 80020b4:	0014      	movs	r4, r2
 80020b6:	18d5      	adds	r5, r2, r3
 80020b8:	42ac      	cmp	r4, r5
 80020ba:	d101      	bne.n	80020c0 <__sfputs_r+0x12>
 80020bc:	2000      	movs	r0, #0
 80020be:	e007      	b.n	80020d0 <__sfputs_r+0x22>
 80020c0:	7821      	ldrb	r1, [r4, #0]
 80020c2:	003a      	movs	r2, r7
 80020c4:	0030      	movs	r0, r6
 80020c6:	f7ff ffdd 	bl	8002084 <__sfputc_r>
 80020ca:	3401      	adds	r4, #1
 80020cc:	1c43      	adds	r3, r0, #1
 80020ce:	d1f3      	bne.n	80020b8 <__sfputs_r+0xa>
 80020d0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080020d4 <_vfiprintf_r>:
 80020d4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80020d6:	b09f      	sub	sp, #124	; 0x7c
 80020d8:	0006      	movs	r6, r0
 80020da:	000f      	movs	r7, r1
 80020dc:	0014      	movs	r4, r2
 80020de:	9305      	str	r3, [sp, #20]
 80020e0:	2800      	cmp	r0, #0
 80020e2:	d004      	beq.n	80020ee <_vfiprintf_r+0x1a>
 80020e4:	6983      	ldr	r3, [r0, #24]
 80020e6:	2b00      	cmp	r3, #0
 80020e8:	d101      	bne.n	80020ee <_vfiprintf_r+0x1a>
 80020ea:	f7ff fed7 	bl	8001e9c <__sinit>
 80020ee:	4b7f      	ldr	r3, [pc, #508]	; (80022ec <_vfiprintf_r+0x218>)
 80020f0:	429f      	cmp	r7, r3
 80020f2:	d15c      	bne.n	80021ae <_vfiprintf_r+0xda>
 80020f4:	6877      	ldr	r7, [r6, #4]
 80020f6:	89bb      	ldrh	r3, [r7, #12]
 80020f8:	071b      	lsls	r3, r3, #28
 80020fa:	d562      	bpl.n	80021c2 <_vfiprintf_r+0xee>
 80020fc:	693b      	ldr	r3, [r7, #16]
 80020fe:	2b00      	cmp	r3, #0
 8002100:	d05f      	beq.n	80021c2 <_vfiprintf_r+0xee>
 8002102:	2300      	movs	r3, #0
 8002104:	ad06      	add	r5, sp, #24
 8002106:	616b      	str	r3, [r5, #20]
 8002108:	3320      	adds	r3, #32
 800210a:	766b      	strb	r3, [r5, #25]
 800210c:	3310      	adds	r3, #16
 800210e:	76ab      	strb	r3, [r5, #26]
 8002110:	9402      	str	r4, [sp, #8]
 8002112:	9c02      	ldr	r4, [sp, #8]
 8002114:	7823      	ldrb	r3, [r4, #0]
 8002116:	2b00      	cmp	r3, #0
 8002118:	d15d      	bne.n	80021d6 <_vfiprintf_r+0x102>
 800211a:	9b02      	ldr	r3, [sp, #8]
 800211c:	1ae3      	subs	r3, r4, r3
 800211e:	9304      	str	r3, [sp, #16]
 8002120:	d00d      	beq.n	800213e <_vfiprintf_r+0x6a>
 8002122:	9b04      	ldr	r3, [sp, #16]
 8002124:	9a02      	ldr	r2, [sp, #8]
 8002126:	0039      	movs	r1, r7
 8002128:	0030      	movs	r0, r6
 800212a:	f7ff ffc0 	bl	80020ae <__sfputs_r>
 800212e:	1c43      	adds	r3, r0, #1
 8002130:	d100      	bne.n	8002134 <_vfiprintf_r+0x60>
 8002132:	e0cc      	b.n	80022ce <_vfiprintf_r+0x1fa>
 8002134:	696a      	ldr	r2, [r5, #20]
 8002136:	9b04      	ldr	r3, [sp, #16]
 8002138:	4694      	mov	ip, r2
 800213a:	4463      	add	r3, ip
 800213c:	616b      	str	r3, [r5, #20]
 800213e:	7823      	ldrb	r3, [r4, #0]
 8002140:	2b00      	cmp	r3, #0
 8002142:	d100      	bne.n	8002146 <_vfiprintf_r+0x72>
 8002144:	e0c3      	b.n	80022ce <_vfiprintf_r+0x1fa>
 8002146:	2201      	movs	r2, #1
 8002148:	2300      	movs	r3, #0
 800214a:	4252      	negs	r2, r2
 800214c:	606a      	str	r2, [r5, #4]
 800214e:	a902      	add	r1, sp, #8
 8002150:	3254      	adds	r2, #84	; 0x54
 8002152:	1852      	adds	r2, r2, r1
 8002154:	3401      	adds	r4, #1
 8002156:	602b      	str	r3, [r5, #0]
 8002158:	60eb      	str	r3, [r5, #12]
 800215a:	60ab      	str	r3, [r5, #8]
 800215c:	7013      	strb	r3, [r2, #0]
 800215e:	65ab      	str	r3, [r5, #88]	; 0x58
 8002160:	7821      	ldrb	r1, [r4, #0]
 8002162:	2205      	movs	r2, #5
 8002164:	4862      	ldr	r0, [pc, #392]	; (80022f0 <_vfiprintf_r+0x21c>)
 8002166:	f000 fcdf 	bl	8002b28 <memchr>
 800216a:	1c63      	adds	r3, r4, #1
 800216c:	469c      	mov	ip, r3
 800216e:	2800      	cmp	r0, #0
 8002170:	d135      	bne.n	80021de <_vfiprintf_r+0x10a>
 8002172:	6829      	ldr	r1, [r5, #0]
 8002174:	06cb      	lsls	r3, r1, #27
 8002176:	d504      	bpl.n	8002182 <_vfiprintf_r+0xae>
 8002178:	2353      	movs	r3, #83	; 0x53
 800217a:	aa02      	add	r2, sp, #8
 800217c:	3020      	adds	r0, #32
 800217e:	189b      	adds	r3, r3, r2
 8002180:	7018      	strb	r0, [r3, #0]
 8002182:	070b      	lsls	r3, r1, #28
 8002184:	d504      	bpl.n	8002190 <_vfiprintf_r+0xbc>
 8002186:	2353      	movs	r3, #83	; 0x53
 8002188:	202b      	movs	r0, #43	; 0x2b
 800218a:	aa02      	add	r2, sp, #8
 800218c:	189b      	adds	r3, r3, r2
 800218e:	7018      	strb	r0, [r3, #0]
 8002190:	7823      	ldrb	r3, [r4, #0]
 8002192:	2b2a      	cmp	r3, #42	; 0x2a
 8002194:	d02c      	beq.n	80021f0 <_vfiprintf_r+0x11c>
 8002196:	2000      	movs	r0, #0
 8002198:	210a      	movs	r1, #10
 800219a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800219c:	7822      	ldrb	r2, [r4, #0]
 800219e:	3a30      	subs	r2, #48	; 0x30
 80021a0:	2a09      	cmp	r2, #9
 80021a2:	d800      	bhi.n	80021a6 <_vfiprintf_r+0xd2>
 80021a4:	e06b      	b.n	800227e <_vfiprintf_r+0x1aa>
 80021a6:	2800      	cmp	r0, #0
 80021a8:	d02a      	beq.n	8002200 <_vfiprintf_r+0x12c>
 80021aa:	9309      	str	r3, [sp, #36]	; 0x24
 80021ac:	e028      	b.n	8002200 <_vfiprintf_r+0x12c>
 80021ae:	4b51      	ldr	r3, [pc, #324]	; (80022f4 <_vfiprintf_r+0x220>)
 80021b0:	429f      	cmp	r7, r3
 80021b2:	d101      	bne.n	80021b8 <_vfiprintf_r+0xe4>
 80021b4:	68b7      	ldr	r7, [r6, #8]
 80021b6:	e79e      	b.n	80020f6 <_vfiprintf_r+0x22>
 80021b8:	4b4f      	ldr	r3, [pc, #316]	; (80022f8 <_vfiprintf_r+0x224>)
 80021ba:	429f      	cmp	r7, r3
 80021bc:	d19b      	bne.n	80020f6 <_vfiprintf_r+0x22>
 80021be:	68f7      	ldr	r7, [r6, #12]
 80021c0:	e799      	b.n	80020f6 <_vfiprintf_r+0x22>
 80021c2:	0039      	movs	r1, r7
 80021c4:	0030      	movs	r0, r6
 80021c6:	f000 faf1 	bl	80027ac <__swsetup_r>
 80021ca:	2800      	cmp	r0, #0
 80021cc:	d099      	beq.n	8002102 <_vfiprintf_r+0x2e>
 80021ce:	2001      	movs	r0, #1
 80021d0:	4240      	negs	r0, r0
 80021d2:	b01f      	add	sp, #124	; 0x7c
 80021d4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80021d6:	2b25      	cmp	r3, #37	; 0x25
 80021d8:	d09f      	beq.n	800211a <_vfiprintf_r+0x46>
 80021da:	3401      	adds	r4, #1
 80021dc:	e79a      	b.n	8002114 <_vfiprintf_r+0x40>
 80021de:	4b44      	ldr	r3, [pc, #272]	; (80022f0 <_vfiprintf_r+0x21c>)
 80021e0:	6829      	ldr	r1, [r5, #0]
 80021e2:	1ac0      	subs	r0, r0, r3
 80021e4:	2301      	movs	r3, #1
 80021e6:	4083      	lsls	r3, r0
 80021e8:	430b      	orrs	r3, r1
 80021ea:	602b      	str	r3, [r5, #0]
 80021ec:	4664      	mov	r4, ip
 80021ee:	e7b7      	b.n	8002160 <_vfiprintf_r+0x8c>
 80021f0:	9b05      	ldr	r3, [sp, #20]
 80021f2:	1d18      	adds	r0, r3, #4
 80021f4:	681b      	ldr	r3, [r3, #0]
 80021f6:	9005      	str	r0, [sp, #20]
 80021f8:	2b00      	cmp	r3, #0
 80021fa:	db3a      	blt.n	8002272 <_vfiprintf_r+0x19e>
 80021fc:	9309      	str	r3, [sp, #36]	; 0x24
 80021fe:	4664      	mov	r4, ip
 8002200:	7823      	ldrb	r3, [r4, #0]
 8002202:	2b2e      	cmp	r3, #46	; 0x2e
 8002204:	d10b      	bne.n	800221e <_vfiprintf_r+0x14a>
 8002206:	7863      	ldrb	r3, [r4, #1]
 8002208:	1c62      	adds	r2, r4, #1
 800220a:	2b2a      	cmp	r3, #42	; 0x2a
 800220c:	d13f      	bne.n	800228e <_vfiprintf_r+0x1ba>
 800220e:	9b05      	ldr	r3, [sp, #20]
 8002210:	3402      	adds	r4, #2
 8002212:	1d1a      	adds	r2, r3, #4
 8002214:	681b      	ldr	r3, [r3, #0]
 8002216:	9205      	str	r2, [sp, #20]
 8002218:	2b00      	cmp	r3, #0
 800221a:	db35      	blt.n	8002288 <_vfiprintf_r+0x1b4>
 800221c:	9307      	str	r3, [sp, #28]
 800221e:	7821      	ldrb	r1, [r4, #0]
 8002220:	2203      	movs	r2, #3
 8002222:	4836      	ldr	r0, [pc, #216]	; (80022fc <_vfiprintf_r+0x228>)
 8002224:	f000 fc80 	bl	8002b28 <memchr>
 8002228:	2800      	cmp	r0, #0
 800222a:	d007      	beq.n	800223c <_vfiprintf_r+0x168>
 800222c:	4b33      	ldr	r3, [pc, #204]	; (80022fc <_vfiprintf_r+0x228>)
 800222e:	682a      	ldr	r2, [r5, #0]
 8002230:	1ac0      	subs	r0, r0, r3
 8002232:	2340      	movs	r3, #64	; 0x40
 8002234:	4083      	lsls	r3, r0
 8002236:	4313      	orrs	r3, r2
 8002238:	602b      	str	r3, [r5, #0]
 800223a:	3401      	adds	r4, #1
 800223c:	7821      	ldrb	r1, [r4, #0]
 800223e:	1c63      	adds	r3, r4, #1
 8002240:	2206      	movs	r2, #6
 8002242:	482f      	ldr	r0, [pc, #188]	; (8002300 <_vfiprintf_r+0x22c>)
 8002244:	9302      	str	r3, [sp, #8]
 8002246:	7629      	strb	r1, [r5, #24]
 8002248:	f000 fc6e 	bl	8002b28 <memchr>
 800224c:	2800      	cmp	r0, #0
 800224e:	d044      	beq.n	80022da <_vfiprintf_r+0x206>
 8002250:	4b2c      	ldr	r3, [pc, #176]	; (8002304 <_vfiprintf_r+0x230>)
 8002252:	2b00      	cmp	r3, #0
 8002254:	d12f      	bne.n	80022b6 <_vfiprintf_r+0x1e2>
 8002256:	6829      	ldr	r1, [r5, #0]
 8002258:	9b05      	ldr	r3, [sp, #20]
 800225a:	2207      	movs	r2, #7
 800225c:	05c9      	lsls	r1, r1, #23
 800225e:	d528      	bpl.n	80022b2 <_vfiprintf_r+0x1de>
 8002260:	189b      	adds	r3, r3, r2
 8002262:	4393      	bics	r3, r2
 8002264:	3308      	adds	r3, #8
 8002266:	9305      	str	r3, [sp, #20]
 8002268:	696b      	ldr	r3, [r5, #20]
 800226a:	9a03      	ldr	r2, [sp, #12]
 800226c:	189b      	adds	r3, r3, r2
 800226e:	616b      	str	r3, [r5, #20]
 8002270:	e74f      	b.n	8002112 <_vfiprintf_r+0x3e>
 8002272:	425b      	negs	r3, r3
 8002274:	60eb      	str	r3, [r5, #12]
 8002276:	2302      	movs	r3, #2
 8002278:	430b      	orrs	r3, r1
 800227a:	602b      	str	r3, [r5, #0]
 800227c:	e7bf      	b.n	80021fe <_vfiprintf_r+0x12a>
 800227e:	434b      	muls	r3, r1
 8002280:	3401      	adds	r4, #1
 8002282:	189b      	adds	r3, r3, r2
 8002284:	2001      	movs	r0, #1
 8002286:	e789      	b.n	800219c <_vfiprintf_r+0xc8>
 8002288:	2301      	movs	r3, #1
 800228a:	425b      	negs	r3, r3
 800228c:	e7c6      	b.n	800221c <_vfiprintf_r+0x148>
 800228e:	2300      	movs	r3, #0
 8002290:	0014      	movs	r4, r2
 8002292:	200a      	movs	r0, #10
 8002294:	001a      	movs	r2, r3
 8002296:	606b      	str	r3, [r5, #4]
 8002298:	7821      	ldrb	r1, [r4, #0]
 800229a:	3930      	subs	r1, #48	; 0x30
 800229c:	2909      	cmp	r1, #9
 800229e:	d903      	bls.n	80022a8 <_vfiprintf_r+0x1d4>
 80022a0:	2b00      	cmp	r3, #0
 80022a2:	d0bc      	beq.n	800221e <_vfiprintf_r+0x14a>
 80022a4:	9207      	str	r2, [sp, #28]
 80022a6:	e7ba      	b.n	800221e <_vfiprintf_r+0x14a>
 80022a8:	4342      	muls	r2, r0
 80022aa:	3401      	adds	r4, #1
 80022ac:	1852      	adds	r2, r2, r1
 80022ae:	2301      	movs	r3, #1
 80022b0:	e7f2      	b.n	8002298 <_vfiprintf_r+0x1c4>
 80022b2:	3307      	adds	r3, #7
 80022b4:	e7d5      	b.n	8002262 <_vfiprintf_r+0x18e>
 80022b6:	ab05      	add	r3, sp, #20
 80022b8:	9300      	str	r3, [sp, #0]
 80022ba:	003a      	movs	r2, r7
 80022bc:	4b12      	ldr	r3, [pc, #72]	; (8002308 <_vfiprintf_r+0x234>)
 80022be:	0029      	movs	r1, r5
 80022c0:	0030      	movs	r0, r6
 80022c2:	e000      	b.n	80022c6 <_vfiprintf_r+0x1f2>
 80022c4:	bf00      	nop
 80022c6:	9003      	str	r0, [sp, #12]
 80022c8:	9b03      	ldr	r3, [sp, #12]
 80022ca:	3301      	adds	r3, #1
 80022cc:	d1cc      	bne.n	8002268 <_vfiprintf_r+0x194>
 80022ce:	89bb      	ldrh	r3, [r7, #12]
 80022d0:	065b      	lsls	r3, r3, #25
 80022d2:	d500      	bpl.n	80022d6 <_vfiprintf_r+0x202>
 80022d4:	e77b      	b.n	80021ce <_vfiprintf_r+0xfa>
 80022d6:	980b      	ldr	r0, [sp, #44]	; 0x2c
 80022d8:	e77b      	b.n	80021d2 <_vfiprintf_r+0xfe>
 80022da:	ab05      	add	r3, sp, #20
 80022dc:	9300      	str	r3, [sp, #0]
 80022de:	003a      	movs	r2, r7
 80022e0:	4b09      	ldr	r3, [pc, #36]	; (8002308 <_vfiprintf_r+0x234>)
 80022e2:	0029      	movs	r1, r5
 80022e4:	0030      	movs	r0, r6
 80022e6:	f000 f87f 	bl	80023e8 <_printf_i>
 80022ea:	e7ec      	b.n	80022c6 <_vfiprintf_r+0x1f2>
 80022ec:	08002d68 	.word	0x08002d68
 80022f0:	08002dac 	.word	0x08002dac
 80022f4:	08002d88 	.word	0x08002d88
 80022f8:	08002d48 	.word	0x08002d48
 80022fc:	08002db2 	.word	0x08002db2
 8002300:	08002db6 	.word	0x08002db6
 8002304:	00000000 	.word	0x00000000
 8002308:	080020af 	.word	0x080020af

0800230c <_printf_common>:
 800230c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800230e:	0015      	movs	r5, r2
 8002310:	9301      	str	r3, [sp, #4]
 8002312:	688a      	ldr	r2, [r1, #8]
 8002314:	690b      	ldr	r3, [r1, #16]
 8002316:	9000      	str	r0, [sp, #0]
 8002318:	000c      	movs	r4, r1
 800231a:	4293      	cmp	r3, r2
 800231c:	da00      	bge.n	8002320 <_printf_common+0x14>
 800231e:	0013      	movs	r3, r2
 8002320:	0022      	movs	r2, r4
 8002322:	602b      	str	r3, [r5, #0]
 8002324:	3243      	adds	r2, #67	; 0x43
 8002326:	7812      	ldrb	r2, [r2, #0]
 8002328:	2a00      	cmp	r2, #0
 800232a:	d001      	beq.n	8002330 <_printf_common+0x24>
 800232c:	3301      	adds	r3, #1
 800232e:	602b      	str	r3, [r5, #0]
 8002330:	6823      	ldr	r3, [r4, #0]
 8002332:	069b      	lsls	r3, r3, #26
 8002334:	d502      	bpl.n	800233c <_printf_common+0x30>
 8002336:	682b      	ldr	r3, [r5, #0]
 8002338:	3302      	adds	r3, #2
 800233a:	602b      	str	r3, [r5, #0]
 800233c:	2706      	movs	r7, #6
 800233e:	6823      	ldr	r3, [r4, #0]
 8002340:	401f      	ands	r7, r3
 8002342:	d027      	beq.n	8002394 <_printf_common+0x88>
 8002344:	0023      	movs	r3, r4
 8002346:	3343      	adds	r3, #67	; 0x43
 8002348:	781b      	ldrb	r3, [r3, #0]
 800234a:	1e5a      	subs	r2, r3, #1
 800234c:	4193      	sbcs	r3, r2
 800234e:	6822      	ldr	r2, [r4, #0]
 8002350:	0692      	lsls	r2, r2, #26
 8002352:	d430      	bmi.n	80023b6 <_printf_common+0xaa>
 8002354:	0022      	movs	r2, r4
 8002356:	9901      	ldr	r1, [sp, #4]
 8002358:	3243      	adds	r2, #67	; 0x43
 800235a:	9800      	ldr	r0, [sp, #0]
 800235c:	9e08      	ldr	r6, [sp, #32]
 800235e:	47b0      	blx	r6
 8002360:	1c43      	adds	r3, r0, #1
 8002362:	d025      	beq.n	80023b0 <_printf_common+0xa4>
 8002364:	2306      	movs	r3, #6
 8002366:	6820      	ldr	r0, [r4, #0]
 8002368:	682a      	ldr	r2, [r5, #0]
 800236a:	68e1      	ldr	r1, [r4, #12]
 800236c:	4003      	ands	r3, r0
 800236e:	2500      	movs	r5, #0
 8002370:	2b04      	cmp	r3, #4
 8002372:	d103      	bne.n	800237c <_printf_common+0x70>
 8002374:	1a8d      	subs	r5, r1, r2
 8002376:	43eb      	mvns	r3, r5
 8002378:	17db      	asrs	r3, r3, #31
 800237a:	401d      	ands	r5, r3
 800237c:	68a3      	ldr	r3, [r4, #8]
 800237e:	6922      	ldr	r2, [r4, #16]
 8002380:	4293      	cmp	r3, r2
 8002382:	dd01      	ble.n	8002388 <_printf_common+0x7c>
 8002384:	1a9b      	subs	r3, r3, r2
 8002386:	18ed      	adds	r5, r5, r3
 8002388:	2700      	movs	r7, #0
 800238a:	42bd      	cmp	r5, r7
 800238c:	d120      	bne.n	80023d0 <_printf_common+0xc4>
 800238e:	2000      	movs	r0, #0
 8002390:	e010      	b.n	80023b4 <_printf_common+0xa8>
 8002392:	3701      	adds	r7, #1
 8002394:	68e3      	ldr	r3, [r4, #12]
 8002396:	682a      	ldr	r2, [r5, #0]
 8002398:	1a9b      	subs	r3, r3, r2
 800239a:	429f      	cmp	r7, r3
 800239c:	dad2      	bge.n	8002344 <_printf_common+0x38>
 800239e:	0022      	movs	r2, r4
 80023a0:	2301      	movs	r3, #1
 80023a2:	3219      	adds	r2, #25
 80023a4:	9901      	ldr	r1, [sp, #4]
 80023a6:	9800      	ldr	r0, [sp, #0]
 80023a8:	9e08      	ldr	r6, [sp, #32]
 80023aa:	47b0      	blx	r6
 80023ac:	1c43      	adds	r3, r0, #1
 80023ae:	d1f0      	bne.n	8002392 <_printf_common+0x86>
 80023b0:	2001      	movs	r0, #1
 80023b2:	4240      	negs	r0, r0
 80023b4:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80023b6:	2030      	movs	r0, #48	; 0x30
 80023b8:	18e1      	adds	r1, r4, r3
 80023ba:	3143      	adds	r1, #67	; 0x43
 80023bc:	7008      	strb	r0, [r1, #0]
 80023be:	0021      	movs	r1, r4
 80023c0:	1c5a      	adds	r2, r3, #1
 80023c2:	3145      	adds	r1, #69	; 0x45
 80023c4:	7809      	ldrb	r1, [r1, #0]
 80023c6:	18a2      	adds	r2, r4, r2
 80023c8:	3243      	adds	r2, #67	; 0x43
 80023ca:	3302      	adds	r3, #2
 80023cc:	7011      	strb	r1, [r2, #0]
 80023ce:	e7c1      	b.n	8002354 <_printf_common+0x48>
 80023d0:	0022      	movs	r2, r4
 80023d2:	2301      	movs	r3, #1
 80023d4:	321a      	adds	r2, #26
 80023d6:	9901      	ldr	r1, [sp, #4]
 80023d8:	9800      	ldr	r0, [sp, #0]
 80023da:	9e08      	ldr	r6, [sp, #32]
 80023dc:	47b0      	blx	r6
 80023de:	1c43      	adds	r3, r0, #1
 80023e0:	d0e6      	beq.n	80023b0 <_printf_common+0xa4>
 80023e2:	3701      	adds	r7, #1
 80023e4:	e7d1      	b.n	800238a <_printf_common+0x7e>
	...

080023e8 <_printf_i>:
 80023e8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80023ea:	b08b      	sub	sp, #44	; 0x2c
 80023ec:	9206      	str	r2, [sp, #24]
 80023ee:	000a      	movs	r2, r1
 80023f0:	3243      	adds	r2, #67	; 0x43
 80023f2:	9307      	str	r3, [sp, #28]
 80023f4:	9005      	str	r0, [sp, #20]
 80023f6:	9204      	str	r2, [sp, #16]
 80023f8:	7e0a      	ldrb	r2, [r1, #24]
 80023fa:	000c      	movs	r4, r1
 80023fc:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80023fe:	2a6e      	cmp	r2, #110	; 0x6e
 8002400:	d100      	bne.n	8002404 <_printf_i+0x1c>
 8002402:	e08f      	b.n	8002524 <_printf_i+0x13c>
 8002404:	d817      	bhi.n	8002436 <_printf_i+0x4e>
 8002406:	2a63      	cmp	r2, #99	; 0x63
 8002408:	d02c      	beq.n	8002464 <_printf_i+0x7c>
 800240a:	d808      	bhi.n	800241e <_printf_i+0x36>
 800240c:	2a00      	cmp	r2, #0
 800240e:	d100      	bne.n	8002412 <_printf_i+0x2a>
 8002410:	e099      	b.n	8002546 <_printf_i+0x15e>
 8002412:	2a58      	cmp	r2, #88	; 0x58
 8002414:	d054      	beq.n	80024c0 <_printf_i+0xd8>
 8002416:	0026      	movs	r6, r4
 8002418:	3642      	adds	r6, #66	; 0x42
 800241a:	7032      	strb	r2, [r6, #0]
 800241c:	e029      	b.n	8002472 <_printf_i+0x8a>
 800241e:	2a64      	cmp	r2, #100	; 0x64
 8002420:	d001      	beq.n	8002426 <_printf_i+0x3e>
 8002422:	2a69      	cmp	r2, #105	; 0x69
 8002424:	d1f7      	bne.n	8002416 <_printf_i+0x2e>
 8002426:	6821      	ldr	r1, [r4, #0]
 8002428:	681a      	ldr	r2, [r3, #0]
 800242a:	0608      	lsls	r0, r1, #24
 800242c:	d523      	bpl.n	8002476 <_printf_i+0x8e>
 800242e:	1d11      	adds	r1, r2, #4
 8002430:	6019      	str	r1, [r3, #0]
 8002432:	6815      	ldr	r5, [r2, #0]
 8002434:	e025      	b.n	8002482 <_printf_i+0x9a>
 8002436:	2a73      	cmp	r2, #115	; 0x73
 8002438:	d100      	bne.n	800243c <_printf_i+0x54>
 800243a:	e088      	b.n	800254e <_printf_i+0x166>
 800243c:	d808      	bhi.n	8002450 <_printf_i+0x68>
 800243e:	2a6f      	cmp	r2, #111	; 0x6f
 8002440:	d029      	beq.n	8002496 <_printf_i+0xae>
 8002442:	2a70      	cmp	r2, #112	; 0x70
 8002444:	d1e7      	bne.n	8002416 <_printf_i+0x2e>
 8002446:	2220      	movs	r2, #32
 8002448:	6809      	ldr	r1, [r1, #0]
 800244a:	430a      	orrs	r2, r1
 800244c:	6022      	str	r2, [r4, #0]
 800244e:	e003      	b.n	8002458 <_printf_i+0x70>
 8002450:	2a75      	cmp	r2, #117	; 0x75
 8002452:	d020      	beq.n	8002496 <_printf_i+0xae>
 8002454:	2a78      	cmp	r2, #120	; 0x78
 8002456:	d1de      	bne.n	8002416 <_printf_i+0x2e>
 8002458:	0022      	movs	r2, r4
 800245a:	2178      	movs	r1, #120	; 0x78
 800245c:	3245      	adds	r2, #69	; 0x45
 800245e:	7011      	strb	r1, [r2, #0]
 8002460:	4a6c      	ldr	r2, [pc, #432]	; (8002614 <_printf_i+0x22c>)
 8002462:	e030      	b.n	80024c6 <_printf_i+0xde>
 8002464:	000e      	movs	r6, r1
 8002466:	681a      	ldr	r2, [r3, #0]
 8002468:	3642      	adds	r6, #66	; 0x42
 800246a:	1d11      	adds	r1, r2, #4
 800246c:	6019      	str	r1, [r3, #0]
 800246e:	6813      	ldr	r3, [r2, #0]
 8002470:	7033      	strb	r3, [r6, #0]
 8002472:	2301      	movs	r3, #1
 8002474:	e079      	b.n	800256a <_printf_i+0x182>
 8002476:	0649      	lsls	r1, r1, #25
 8002478:	d5d9      	bpl.n	800242e <_printf_i+0x46>
 800247a:	1d11      	adds	r1, r2, #4
 800247c:	6019      	str	r1, [r3, #0]
 800247e:	2300      	movs	r3, #0
 8002480:	5ed5      	ldrsh	r5, [r2, r3]
 8002482:	2d00      	cmp	r5, #0
 8002484:	da03      	bge.n	800248e <_printf_i+0xa6>
 8002486:	232d      	movs	r3, #45	; 0x2d
 8002488:	9a04      	ldr	r2, [sp, #16]
 800248a:	426d      	negs	r5, r5
 800248c:	7013      	strb	r3, [r2, #0]
 800248e:	4b62      	ldr	r3, [pc, #392]	; (8002618 <_printf_i+0x230>)
 8002490:	270a      	movs	r7, #10
 8002492:	9303      	str	r3, [sp, #12]
 8002494:	e02f      	b.n	80024f6 <_printf_i+0x10e>
 8002496:	6820      	ldr	r0, [r4, #0]
 8002498:	6819      	ldr	r1, [r3, #0]
 800249a:	0605      	lsls	r5, r0, #24
 800249c:	d503      	bpl.n	80024a6 <_printf_i+0xbe>
 800249e:	1d08      	adds	r0, r1, #4
 80024a0:	6018      	str	r0, [r3, #0]
 80024a2:	680d      	ldr	r5, [r1, #0]
 80024a4:	e005      	b.n	80024b2 <_printf_i+0xca>
 80024a6:	0640      	lsls	r0, r0, #25
 80024a8:	d5f9      	bpl.n	800249e <_printf_i+0xb6>
 80024aa:	680d      	ldr	r5, [r1, #0]
 80024ac:	1d08      	adds	r0, r1, #4
 80024ae:	6018      	str	r0, [r3, #0]
 80024b0:	b2ad      	uxth	r5, r5
 80024b2:	4b59      	ldr	r3, [pc, #356]	; (8002618 <_printf_i+0x230>)
 80024b4:	2708      	movs	r7, #8
 80024b6:	9303      	str	r3, [sp, #12]
 80024b8:	2a6f      	cmp	r2, #111	; 0x6f
 80024ba:	d018      	beq.n	80024ee <_printf_i+0x106>
 80024bc:	270a      	movs	r7, #10
 80024be:	e016      	b.n	80024ee <_printf_i+0x106>
 80024c0:	3145      	adds	r1, #69	; 0x45
 80024c2:	700a      	strb	r2, [r1, #0]
 80024c4:	4a54      	ldr	r2, [pc, #336]	; (8002618 <_printf_i+0x230>)
 80024c6:	9203      	str	r2, [sp, #12]
 80024c8:	681a      	ldr	r2, [r3, #0]
 80024ca:	6821      	ldr	r1, [r4, #0]
 80024cc:	1d10      	adds	r0, r2, #4
 80024ce:	6018      	str	r0, [r3, #0]
 80024d0:	6815      	ldr	r5, [r2, #0]
 80024d2:	0608      	lsls	r0, r1, #24
 80024d4:	d522      	bpl.n	800251c <_printf_i+0x134>
 80024d6:	07cb      	lsls	r3, r1, #31
 80024d8:	d502      	bpl.n	80024e0 <_printf_i+0xf8>
 80024da:	2320      	movs	r3, #32
 80024dc:	4319      	orrs	r1, r3
 80024de:	6021      	str	r1, [r4, #0]
 80024e0:	2710      	movs	r7, #16
 80024e2:	2d00      	cmp	r5, #0
 80024e4:	d103      	bne.n	80024ee <_printf_i+0x106>
 80024e6:	2320      	movs	r3, #32
 80024e8:	6822      	ldr	r2, [r4, #0]
 80024ea:	439a      	bics	r2, r3
 80024ec:	6022      	str	r2, [r4, #0]
 80024ee:	0023      	movs	r3, r4
 80024f0:	2200      	movs	r2, #0
 80024f2:	3343      	adds	r3, #67	; 0x43
 80024f4:	701a      	strb	r2, [r3, #0]
 80024f6:	6863      	ldr	r3, [r4, #4]
 80024f8:	60a3      	str	r3, [r4, #8]
 80024fa:	2b00      	cmp	r3, #0
 80024fc:	db5c      	blt.n	80025b8 <_printf_i+0x1d0>
 80024fe:	2204      	movs	r2, #4
 8002500:	6821      	ldr	r1, [r4, #0]
 8002502:	4391      	bics	r1, r2
 8002504:	6021      	str	r1, [r4, #0]
 8002506:	2d00      	cmp	r5, #0
 8002508:	d158      	bne.n	80025bc <_printf_i+0x1d4>
 800250a:	9e04      	ldr	r6, [sp, #16]
 800250c:	2b00      	cmp	r3, #0
 800250e:	d064      	beq.n	80025da <_printf_i+0x1f2>
 8002510:	0026      	movs	r6, r4
 8002512:	9b03      	ldr	r3, [sp, #12]
 8002514:	3642      	adds	r6, #66	; 0x42
 8002516:	781b      	ldrb	r3, [r3, #0]
 8002518:	7033      	strb	r3, [r6, #0]
 800251a:	e05e      	b.n	80025da <_printf_i+0x1f2>
 800251c:	0648      	lsls	r0, r1, #25
 800251e:	d5da      	bpl.n	80024d6 <_printf_i+0xee>
 8002520:	b2ad      	uxth	r5, r5
 8002522:	e7d8      	b.n	80024d6 <_printf_i+0xee>
 8002524:	6809      	ldr	r1, [r1, #0]
 8002526:	681a      	ldr	r2, [r3, #0]
 8002528:	0608      	lsls	r0, r1, #24
 800252a:	d505      	bpl.n	8002538 <_printf_i+0x150>
 800252c:	1d11      	adds	r1, r2, #4
 800252e:	6019      	str	r1, [r3, #0]
 8002530:	6813      	ldr	r3, [r2, #0]
 8002532:	6962      	ldr	r2, [r4, #20]
 8002534:	601a      	str	r2, [r3, #0]
 8002536:	e006      	b.n	8002546 <_printf_i+0x15e>
 8002538:	0649      	lsls	r1, r1, #25
 800253a:	d5f7      	bpl.n	800252c <_printf_i+0x144>
 800253c:	1d11      	adds	r1, r2, #4
 800253e:	6019      	str	r1, [r3, #0]
 8002540:	6813      	ldr	r3, [r2, #0]
 8002542:	8aa2      	ldrh	r2, [r4, #20]
 8002544:	801a      	strh	r2, [r3, #0]
 8002546:	2300      	movs	r3, #0
 8002548:	9e04      	ldr	r6, [sp, #16]
 800254a:	6123      	str	r3, [r4, #16]
 800254c:	e054      	b.n	80025f8 <_printf_i+0x210>
 800254e:	681a      	ldr	r2, [r3, #0]
 8002550:	1d11      	adds	r1, r2, #4
 8002552:	6019      	str	r1, [r3, #0]
 8002554:	6816      	ldr	r6, [r2, #0]
 8002556:	2100      	movs	r1, #0
 8002558:	6862      	ldr	r2, [r4, #4]
 800255a:	0030      	movs	r0, r6
 800255c:	f000 fae4 	bl	8002b28 <memchr>
 8002560:	2800      	cmp	r0, #0
 8002562:	d001      	beq.n	8002568 <_printf_i+0x180>
 8002564:	1b80      	subs	r0, r0, r6
 8002566:	6060      	str	r0, [r4, #4]
 8002568:	6863      	ldr	r3, [r4, #4]
 800256a:	6123      	str	r3, [r4, #16]
 800256c:	2300      	movs	r3, #0
 800256e:	9a04      	ldr	r2, [sp, #16]
 8002570:	7013      	strb	r3, [r2, #0]
 8002572:	e041      	b.n	80025f8 <_printf_i+0x210>
 8002574:	6923      	ldr	r3, [r4, #16]
 8002576:	0032      	movs	r2, r6
 8002578:	9906      	ldr	r1, [sp, #24]
 800257a:	9805      	ldr	r0, [sp, #20]
 800257c:	9d07      	ldr	r5, [sp, #28]
 800257e:	47a8      	blx	r5
 8002580:	1c43      	adds	r3, r0, #1
 8002582:	d043      	beq.n	800260c <_printf_i+0x224>
 8002584:	6823      	ldr	r3, [r4, #0]
 8002586:	2500      	movs	r5, #0
 8002588:	079b      	lsls	r3, r3, #30
 800258a:	d40f      	bmi.n	80025ac <_printf_i+0x1c4>
 800258c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800258e:	68e0      	ldr	r0, [r4, #12]
 8002590:	4298      	cmp	r0, r3
 8002592:	da3d      	bge.n	8002610 <_printf_i+0x228>
 8002594:	0018      	movs	r0, r3
 8002596:	e03b      	b.n	8002610 <_printf_i+0x228>
 8002598:	0022      	movs	r2, r4
 800259a:	2301      	movs	r3, #1
 800259c:	3219      	adds	r2, #25
 800259e:	9906      	ldr	r1, [sp, #24]
 80025a0:	9805      	ldr	r0, [sp, #20]
 80025a2:	9e07      	ldr	r6, [sp, #28]
 80025a4:	47b0      	blx	r6
 80025a6:	1c43      	adds	r3, r0, #1
 80025a8:	d030      	beq.n	800260c <_printf_i+0x224>
 80025aa:	3501      	adds	r5, #1
 80025ac:	68e3      	ldr	r3, [r4, #12]
 80025ae:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80025b0:	1a9b      	subs	r3, r3, r2
 80025b2:	429d      	cmp	r5, r3
 80025b4:	dbf0      	blt.n	8002598 <_printf_i+0x1b0>
 80025b6:	e7e9      	b.n	800258c <_printf_i+0x1a4>
 80025b8:	2d00      	cmp	r5, #0
 80025ba:	d0a9      	beq.n	8002510 <_printf_i+0x128>
 80025bc:	9e04      	ldr	r6, [sp, #16]
 80025be:	0028      	movs	r0, r5
 80025c0:	0039      	movs	r1, r7
 80025c2:	f7fd fe3b 	bl	800023c <__aeabi_uidivmod>
 80025c6:	9b03      	ldr	r3, [sp, #12]
 80025c8:	3e01      	subs	r6, #1
 80025ca:	5c5b      	ldrb	r3, [r3, r1]
 80025cc:	0028      	movs	r0, r5
 80025ce:	7033      	strb	r3, [r6, #0]
 80025d0:	0039      	movs	r1, r7
 80025d2:	f7fd fdad 	bl	8000130 <__udivsi3>
 80025d6:	1e05      	subs	r5, r0, #0
 80025d8:	d1f1      	bne.n	80025be <_printf_i+0x1d6>
 80025da:	2f08      	cmp	r7, #8
 80025dc:	d109      	bne.n	80025f2 <_printf_i+0x20a>
 80025de:	6823      	ldr	r3, [r4, #0]
 80025e0:	07db      	lsls	r3, r3, #31
 80025e2:	d506      	bpl.n	80025f2 <_printf_i+0x20a>
 80025e4:	6863      	ldr	r3, [r4, #4]
 80025e6:	6922      	ldr	r2, [r4, #16]
 80025e8:	4293      	cmp	r3, r2
 80025ea:	dc02      	bgt.n	80025f2 <_printf_i+0x20a>
 80025ec:	2330      	movs	r3, #48	; 0x30
 80025ee:	3e01      	subs	r6, #1
 80025f0:	7033      	strb	r3, [r6, #0]
 80025f2:	9b04      	ldr	r3, [sp, #16]
 80025f4:	1b9b      	subs	r3, r3, r6
 80025f6:	6123      	str	r3, [r4, #16]
 80025f8:	9b07      	ldr	r3, [sp, #28]
 80025fa:	aa09      	add	r2, sp, #36	; 0x24
 80025fc:	9300      	str	r3, [sp, #0]
 80025fe:	0021      	movs	r1, r4
 8002600:	9b06      	ldr	r3, [sp, #24]
 8002602:	9805      	ldr	r0, [sp, #20]
 8002604:	f7ff fe82 	bl	800230c <_printf_common>
 8002608:	1c43      	adds	r3, r0, #1
 800260a:	d1b3      	bne.n	8002574 <_printf_i+0x18c>
 800260c:	2001      	movs	r0, #1
 800260e:	4240      	negs	r0, r0
 8002610:	b00b      	add	sp, #44	; 0x2c
 8002612:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002614:	08002dce 	.word	0x08002dce
 8002618:	08002dbd 	.word	0x08002dbd

0800261c <_sbrk_r>:
 800261c:	2300      	movs	r3, #0
 800261e:	b570      	push	{r4, r5, r6, lr}
 8002620:	4c06      	ldr	r4, [pc, #24]	; (800263c <_sbrk_r+0x20>)
 8002622:	0005      	movs	r5, r0
 8002624:	0008      	movs	r0, r1
 8002626:	6023      	str	r3, [r4, #0]
 8002628:	f000 fb36 	bl	8002c98 <_sbrk>
 800262c:	1c43      	adds	r3, r0, #1
 800262e:	d103      	bne.n	8002638 <_sbrk_r+0x1c>
 8002630:	6823      	ldr	r3, [r4, #0]
 8002632:	2b00      	cmp	r3, #0
 8002634:	d000      	beq.n	8002638 <_sbrk_r+0x1c>
 8002636:	602b      	str	r3, [r5, #0]
 8002638:	bd70      	pop	{r4, r5, r6, pc}
 800263a:	46c0      	nop			; (mov r8, r8)
 800263c:	20000f30 	.word	0x20000f30

08002640 <__sread>:
 8002640:	b570      	push	{r4, r5, r6, lr}
 8002642:	000c      	movs	r4, r1
 8002644:	250e      	movs	r5, #14
 8002646:	5f49      	ldrsh	r1, [r1, r5]
 8002648:	f000 fac6 	bl	8002bd8 <_read_r>
 800264c:	2800      	cmp	r0, #0
 800264e:	db03      	blt.n	8002658 <__sread+0x18>
 8002650:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8002652:	181b      	adds	r3, r3, r0
 8002654:	6563      	str	r3, [r4, #84]	; 0x54
 8002656:	bd70      	pop	{r4, r5, r6, pc}
 8002658:	89a3      	ldrh	r3, [r4, #12]
 800265a:	4a02      	ldr	r2, [pc, #8]	; (8002664 <__sread+0x24>)
 800265c:	4013      	ands	r3, r2
 800265e:	81a3      	strh	r3, [r4, #12]
 8002660:	e7f9      	b.n	8002656 <__sread+0x16>
 8002662:	46c0      	nop			; (mov r8, r8)
 8002664:	ffffefff 	.word	0xffffefff

08002668 <__swrite>:
 8002668:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800266a:	001f      	movs	r7, r3
 800266c:	898b      	ldrh	r3, [r1, #12]
 800266e:	0005      	movs	r5, r0
 8002670:	000c      	movs	r4, r1
 8002672:	0016      	movs	r6, r2
 8002674:	05db      	lsls	r3, r3, #23
 8002676:	d505      	bpl.n	8002684 <__swrite+0x1c>
 8002678:	230e      	movs	r3, #14
 800267a:	5ec9      	ldrsh	r1, [r1, r3]
 800267c:	2200      	movs	r2, #0
 800267e:	2302      	movs	r3, #2
 8002680:	f000 f9d2 	bl	8002a28 <_lseek_r>
 8002684:	89a3      	ldrh	r3, [r4, #12]
 8002686:	4a05      	ldr	r2, [pc, #20]	; (800269c <__swrite+0x34>)
 8002688:	0028      	movs	r0, r5
 800268a:	4013      	ands	r3, r2
 800268c:	81a3      	strh	r3, [r4, #12]
 800268e:	0032      	movs	r2, r6
 8002690:	230e      	movs	r3, #14
 8002692:	5ee1      	ldrsh	r1, [r4, r3]
 8002694:	003b      	movs	r3, r7
 8002696:	f000 f875 	bl	8002784 <_write_r>
 800269a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800269c:	ffffefff 	.word	0xffffefff

080026a0 <__sseek>:
 80026a0:	b570      	push	{r4, r5, r6, lr}
 80026a2:	000c      	movs	r4, r1
 80026a4:	250e      	movs	r5, #14
 80026a6:	5f49      	ldrsh	r1, [r1, r5]
 80026a8:	f000 f9be 	bl	8002a28 <_lseek_r>
 80026ac:	89a3      	ldrh	r3, [r4, #12]
 80026ae:	1c42      	adds	r2, r0, #1
 80026b0:	d103      	bne.n	80026ba <__sseek+0x1a>
 80026b2:	4a05      	ldr	r2, [pc, #20]	; (80026c8 <__sseek+0x28>)
 80026b4:	4013      	ands	r3, r2
 80026b6:	81a3      	strh	r3, [r4, #12]
 80026b8:	bd70      	pop	{r4, r5, r6, pc}
 80026ba:	2280      	movs	r2, #128	; 0x80
 80026bc:	0152      	lsls	r2, r2, #5
 80026be:	4313      	orrs	r3, r2
 80026c0:	81a3      	strh	r3, [r4, #12]
 80026c2:	6560      	str	r0, [r4, #84]	; 0x54
 80026c4:	e7f8      	b.n	80026b8 <__sseek+0x18>
 80026c6:	46c0      	nop			; (mov r8, r8)
 80026c8:	ffffefff 	.word	0xffffefff

080026cc <__sclose>:
 80026cc:	b510      	push	{r4, lr}
 80026ce:	230e      	movs	r3, #14
 80026d0:	5ec9      	ldrsh	r1, [r1, r3]
 80026d2:	f000 f8e1 	bl	8002898 <_close_r>
 80026d6:	bd10      	pop	{r4, pc}

080026d8 <__swbuf_r>:
 80026d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80026da:	0005      	movs	r5, r0
 80026dc:	000e      	movs	r6, r1
 80026de:	0014      	movs	r4, r2
 80026e0:	2800      	cmp	r0, #0
 80026e2:	d004      	beq.n	80026ee <__swbuf_r+0x16>
 80026e4:	6983      	ldr	r3, [r0, #24]
 80026e6:	2b00      	cmp	r3, #0
 80026e8:	d101      	bne.n	80026ee <__swbuf_r+0x16>
 80026ea:	f7ff fbd7 	bl	8001e9c <__sinit>
 80026ee:	4b22      	ldr	r3, [pc, #136]	; (8002778 <__swbuf_r+0xa0>)
 80026f0:	429c      	cmp	r4, r3
 80026f2:	d12d      	bne.n	8002750 <__swbuf_r+0x78>
 80026f4:	686c      	ldr	r4, [r5, #4]
 80026f6:	69a3      	ldr	r3, [r4, #24]
 80026f8:	60a3      	str	r3, [r4, #8]
 80026fa:	89a3      	ldrh	r3, [r4, #12]
 80026fc:	071b      	lsls	r3, r3, #28
 80026fe:	d531      	bpl.n	8002764 <__swbuf_r+0x8c>
 8002700:	6923      	ldr	r3, [r4, #16]
 8002702:	2b00      	cmp	r3, #0
 8002704:	d02e      	beq.n	8002764 <__swbuf_r+0x8c>
 8002706:	6823      	ldr	r3, [r4, #0]
 8002708:	6922      	ldr	r2, [r4, #16]
 800270a:	b2f7      	uxtb	r7, r6
 800270c:	1a98      	subs	r0, r3, r2
 800270e:	6963      	ldr	r3, [r4, #20]
 8002710:	b2f6      	uxtb	r6, r6
 8002712:	4298      	cmp	r0, r3
 8002714:	db05      	blt.n	8002722 <__swbuf_r+0x4a>
 8002716:	0021      	movs	r1, r4
 8002718:	0028      	movs	r0, r5
 800271a:	f000 f959 	bl	80029d0 <_fflush_r>
 800271e:	2800      	cmp	r0, #0
 8002720:	d126      	bne.n	8002770 <__swbuf_r+0x98>
 8002722:	68a3      	ldr	r3, [r4, #8]
 8002724:	3001      	adds	r0, #1
 8002726:	3b01      	subs	r3, #1
 8002728:	60a3      	str	r3, [r4, #8]
 800272a:	6823      	ldr	r3, [r4, #0]
 800272c:	1c5a      	adds	r2, r3, #1
 800272e:	6022      	str	r2, [r4, #0]
 8002730:	701f      	strb	r7, [r3, #0]
 8002732:	6963      	ldr	r3, [r4, #20]
 8002734:	4298      	cmp	r0, r3
 8002736:	d004      	beq.n	8002742 <__swbuf_r+0x6a>
 8002738:	89a3      	ldrh	r3, [r4, #12]
 800273a:	07db      	lsls	r3, r3, #31
 800273c:	d51a      	bpl.n	8002774 <__swbuf_r+0x9c>
 800273e:	2e0a      	cmp	r6, #10
 8002740:	d118      	bne.n	8002774 <__swbuf_r+0x9c>
 8002742:	0021      	movs	r1, r4
 8002744:	0028      	movs	r0, r5
 8002746:	f000 f943 	bl	80029d0 <_fflush_r>
 800274a:	2800      	cmp	r0, #0
 800274c:	d012      	beq.n	8002774 <__swbuf_r+0x9c>
 800274e:	e00f      	b.n	8002770 <__swbuf_r+0x98>
 8002750:	4b0a      	ldr	r3, [pc, #40]	; (800277c <__swbuf_r+0xa4>)
 8002752:	429c      	cmp	r4, r3
 8002754:	d101      	bne.n	800275a <__swbuf_r+0x82>
 8002756:	68ac      	ldr	r4, [r5, #8]
 8002758:	e7cd      	b.n	80026f6 <__swbuf_r+0x1e>
 800275a:	4b09      	ldr	r3, [pc, #36]	; (8002780 <__swbuf_r+0xa8>)
 800275c:	429c      	cmp	r4, r3
 800275e:	d1ca      	bne.n	80026f6 <__swbuf_r+0x1e>
 8002760:	68ec      	ldr	r4, [r5, #12]
 8002762:	e7c8      	b.n	80026f6 <__swbuf_r+0x1e>
 8002764:	0021      	movs	r1, r4
 8002766:	0028      	movs	r0, r5
 8002768:	f000 f820 	bl	80027ac <__swsetup_r>
 800276c:	2800      	cmp	r0, #0
 800276e:	d0ca      	beq.n	8002706 <__swbuf_r+0x2e>
 8002770:	2601      	movs	r6, #1
 8002772:	4276      	negs	r6, r6
 8002774:	0030      	movs	r0, r6
 8002776:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002778:	08002d68 	.word	0x08002d68
 800277c:	08002d88 	.word	0x08002d88
 8002780:	08002d48 	.word	0x08002d48

08002784 <_write_r>:
 8002784:	b570      	push	{r4, r5, r6, lr}
 8002786:	0005      	movs	r5, r0
 8002788:	0008      	movs	r0, r1
 800278a:	0011      	movs	r1, r2
 800278c:	2200      	movs	r2, #0
 800278e:	4c06      	ldr	r4, [pc, #24]	; (80027a8 <_write_r+0x24>)
 8002790:	6022      	str	r2, [r4, #0]
 8002792:	001a      	movs	r2, r3
 8002794:	f000 fa90 	bl	8002cb8 <_write>
 8002798:	1c43      	adds	r3, r0, #1
 800279a:	d103      	bne.n	80027a4 <_write_r+0x20>
 800279c:	6823      	ldr	r3, [r4, #0]
 800279e:	2b00      	cmp	r3, #0
 80027a0:	d000      	beq.n	80027a4 <_write_r+0x20>
 80027a2:	602b      	str	r3, [r5, #0]
 80027a4:	bd70      	pop	{r4, r5, r6, pc}
 80027a6:	46c0      	nop			; (mov r8, r8)
 80027a8:	20000f30 	.word	0x20000f30

080027ac <__swsetup_r>:
 80027ac:	4b36      	ldr	r3, [pc, #216]	; (8002888 <__swsetup_r+0xdc>)
 80027ae:	b570      	push	{r4, r5, r6, lr}
 80027b0:	681d      	ldr	r5, [r3, #0]
 80027b2:	0006      	movs	r6, r0
 80027b4:	000c      	movs	r4, r1
 80027b6:	2d00      	cmp	r5, #0
 80027b8:	d005      	beq.n	80027c6 <__swsetup_r+0x1a>
 80027ba:	69ab      	ldr	r3, [r5, #24]
 80027bc:	2b00      	cmp	r3, #0
 80027be:	d102      	bne.n	80027c6 <__swsetup_r+0x1a>
 80027c0:	0028      	movs	r0, r5
 80027c2:	f7ff fb6b 	bl	8001e9c <__sinit>
 80027c6:	4b31      	ldr	r3, [pc, #196]	; (800288c <__swsetup_r+0xe0>)
 80027c8:	429c      	cmp	r4, r3
 80027ca:	d10f      	bne.n	80027ec <__swsetup_r+0x40>
 80027cc:	686c      	ldr	r4, [r5, #4]
 80027ce:	230c      	movs	r3, #12
 80027d0:	5ee2      	ldrsh	r2, [r4, r3]
 80027d2:	b293      	uxth	r3, r2
 80027d4:	0719      	lsls	r1, r3, #28
 80027d6:	d42d      	bmi.n	8002834 <__swsetup_r+0x88>
 80027d8:	06d9      	lsls	r1, r3, #27
 80027da:	d411      	bmi.n	8002800 <__swsetup_r+0x54>
 80027dc:	2309      	movs	r3, #9
 80027de:	2001      	movs	r0, #1
 80027e0:	6033      	str	r3, [r6, #0]
 80027e2:	3337      	adds	r3, #55	; 0x37
 80027e4:	4313      	orrs	r3, r2
 80027e6:	81a3      	strh	r3, [r4, #12]
 80027e8:	4240      	negs	r0, r0
 80027ea:	bd70      	pop	{r4, r5, r6, pc}
 80027ec:	4b28      	ldr	r3, [pc, #160]	; (8002890 <__swsetup_r+0xe4>)
 80027ee:	429c      	cmp	r4, r3
 80027f0:	d101      	bne.n	80027f6 <__swsetup_r+0x4a>
 80027f2:	68ac      	ldr	r4, [r5, #8]
 80027f4:	e7eb      	b.n	80027ce <__swsetup_r+0x22>
 80027f6:	4b27      	ldr	r3, [pc, #156]	; (8002894 <__swsetup_r+0xe8>)
 80027f8:	429c      	cmp	r4, r3
 80027fa:	d1e8      	bne.n	80027ce <__swsetup_r+0x22>
 80027fc:	68ec      	ldr	r4, [r5, #12]
 80027fe:	e7e6      	b.n	80027ce <__swsetup_r+0x22>
 8002800:	075b      	lsls	r3, r3, #29
 8002802:	d513      	bpl.n	800282c <__swsetup_r+0x80>
 8002804:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8002806:	2900      	cmp	r1, #0
 8002808:	d008      	beq.n	800281c <__swsetup_r+0x70>
 800280a:	0023      	movs	r3, r4
 800280c:	3344      	adds	r3, #68	; 0x44
 800280e:	4299      	cmp	r1, r3
 8002810:	d002      	beq.n	8002818 <__swsetup_r+0x6c>
 8002812:	0030      	movs	r0, r6
 8002814:	f000 f996 	bl	8002b44 <_free_r>
 8002818:	2300      	movs	r3, #0
 800281a:	6363      	str	r3, [r4, #52]	; 0x34
 800281c:	2224      	movs	r2, #36	; 0x24
 800281e:	89a3      	ldrh	r3, [r4, #12]
 8002820:	4393      	bics	r3, r2
 8002822:	81a3      	strh	r3, [r4, #12]
 8002824:	2300      	movs	r3, #0
 8002826:	6063      	str	r3, [r4, #4]
 8002828:	6923      	ldr	r3, [r4, #16]
 800282a:	6023      	str	r3, [r4, #0]
 800282c:	2308      	movs	r3, #8
 800282e:	89a2      	ldrh	r2, [r4, #12]
 8002830:	4313      	orrs	r3, r2
 8002832:	81a3      	strh	r3, [r4, #12]
 8002834:	6923      	ldr	r3, [r4, #16]
 8002836:	2b00      	cmp	r3, #0
 8002838:	d10b      	bne.n	8002852 <__swsetup_r+0xa6>
 800283a:	21a0      	movs	r1, #160	; 0xa0
 800283c:	2280      	movs	r2, #128	; 0x80
 800283e:	89a3      	ldrh	r3, [r4, #12]
 8002840:	0089      	lsls	r1, r1, #2
 8002842:	0092      	lsls	r2, r2, #2
 8002844:	400b      	ands	r3, r1
 8002846:	4293      	cmp	r3, r2
 8002848:	d003      	beq.n	8002852 <__swsetup_r+0xa6>
 800284a:	0021      	movs	r1, r4
 800284c:	0030      	movs	r0, r6
 800284e:	f000 f927 	bl	8002aa0 <__smakebuf_r>
 8002852:	2301      	movs	r3, #1
 8002854:	89a2      	ldrh	r2, [r4, #12]
 8002856:	4013      	ands	r3, r2
 8002858:	d011      	beq.n	800287e <__swsetup_r+0xd2>
 800285a:	2300      	movs	r3, #0
 800285c:	60a3      	str	r3, [r4, #8]
 800285e:	6963      	ldr	r3, [r4, #20]
 8002860:	425b      	negs	r3, r3
 8002862:	61a3      	str	r3, [r4, #24]
 8002864:	2000      	movs	r0, #0
 8002866:	6923      	ldr	r3, [r4, #16]
 8002868:	4283      	cmp	r3, r0
 800286a:	d1be      	bne.n	80027ea <__swsetup_r+0x3e>
 800286c:	230c      	movs	r3, #12
 800286e:	5ee2      	ldrsh	r2, [r4, r3]
 8002870:	0613      	lsls	r3, r2, #24
 8002872:	d5ba      	bpl.n	80027ea <__swsetup_r+0x3e>
 8002874:	2340      	movs	r3, #64	; 0x40
 8002876:	4313      	orrs	r3, r2
 8002878:	81a3      	strh	r3, [r4, #12]
 800287a:	3801      	subs	r0, #1
 800287c:	e7b5      	b.n	80027ea <__swsetup_r+0x3e>
 800287e:	0792      	lsls	r2, r2, #30
 8002880:	d400      	bmi.n	8002884 <__swsetup_r+0xd8>
 8002882:	6963      	ldr	r3, [r4, #20]
 8002884:	60a3      	str	r3, [r4, #8]
 8002886:	e7ed      	b.n	8002864 <__swsetup_r+0xb8>
 8002888:	20000008 	.word	0x20000008
 800288c:	08002d68 	.word	0x08002d68
 8002890:	08002d88 	.word	0x08002d88
 8002894:	08002d48 	.word	0x08002d48

08002898 <_close_r>:
 8002898:	2300      	movs	r3, #0
 800289a:	b570      	push	{r4, r5, r6, lr}
 800289c:	4c06      	ldr	r4, [pc, #24]	; (80028b8 <_close_r+0x20>)
 800289e:	0005      	movs	r5, r0
 80028a0:	0008      	movs	r0, r1
 80028a2:	6023      	str	r3, [r4, #0]
 80028a4:	f000 f9d0 	bl	8002c48 <_close>
 80028a8:	1c43      	adds	r3, r0, #1
 80028aa:	d103      	bne.n	80028b4 <_close_r+0x1c>
 80028ac:	6823      	ldr	r3, [r4, #0]
 80028ae:	2b00      	cmp	r3, #0
 80028b0:	d000      	beq.n	80028b4 <_close_r+0x1c>
 80028b2:	602b      	str	r3, [r5, #0]
 80028b4:	bd70      	pop	{r4, r5, r6, pc}
 80028b6:	46c0      	nop			; (mov r8, r8)
 80028b8:	20000f30 	.word	0x20000f30

080028bc <__sflush_r>:
 80028bc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80028be:	898a      	ldrh	r2, [r1, #12]
 80028c0:	0005      	movs	r5, r0
 80028c2:	000c      	movs	r4, r1
 80028c4:	0713      	lsls	r3, r2, #28
 80028c6:	d460      	bmi.n	800298a <__sflush_r+0xce>
 80028c8:	684b      	ldr	r3, [r1, #4]
 80028ca:	2b00      	cmp	r3, #0
 80028cc:	dc04      	bgt.n	80028d8 <__sflush_r+0x1c>
 80028ce:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80028d0:	2b00      	cmp	r3, #0
 80028d2:	dc01      	bgt.n	80028d8 <__sflush_r+0x1c>
 80028d4:	2000      	movs	r0, #0
 80028d6:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80028d8:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
 80028da:	2f00      	cmp	r7, #0
 80028dc:	d0fa      	beq.n	80028d4 <__sflush_r+0x18>
 80028de:	2300      	movs	r3, #0
 80028e0:	682e      	ldr	r6, [r5, #0]
 80028e2:	602b      	str	r3, [r5, #0]
 80028e4:	2380      	movs	r3, #128	; 0x80
 80028e6:	015b      	lsls	r3, r3, #5
 80028e8:	401a      	ands	r2, r3
 80028ea:	d034      	beq.n	8002956 <__sflush_r+0x9a>
 80028ec:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80028ee:	89a3      	ldrh	r3, [r4, #12]
 80028f0:	075b      	lsls	r3, r3, #29
 80028f2:	d506      	bpl.n	8002902 <__sflush_r+0x46>
 80028f4:	6863      	ldr	r3, [r4, #4]
 80028f6:	1ac0      	subs	r0, r0, r3
 80028f8:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80028fa:	2b00      	cmp	r3, #0
 80028fc:	d001      	beq.n	8002902 <__sflush_r+0x46>
 80028fe:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8002900:	1ac0      	subs	r0, r0, r3
 8002902:	0002      	movs	r2, r0
 8002904:	6a21      	ldr	r1, [r4, #32]
 8002906:	2300      	movs	r3, #0
 8002908:	0028      	movs	r0, r5
 800290a:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
 800290c:	47b8      	blx	r7
 800290e:	89a1      	ldrh	r1, [r4, #12]
 8002910:	1c43      	adds	r3, r0, #1
 8002912:	d106      	bne.n	8002922 <__sflush_r+0x66>
 8002914:	682b      	ldr	r3, [r5, #0]
 8002916:	2b1d      	cmp	r3, #29
 8002918:	d831      	bhi.n	800297e <__sflush_r+0xc2>
 800291a:	4a2c      	ldr	r2, [pc, #176]	; (80029cc <__sflush_r+0x110>)
 800291c:	40da      	lsrs	r2, r3
 800291e:	07d3      	lsls	r3, r2, #31
 8002920:	d52d      	bpl.n	800297e <__sflush_r+0xc2>
 8002922:	2300      	movs	r3, #0
 8002924:	6063      	str	r3, [r4, #4]
 8002926:	6923      	ldr	r3, [r4, #16]
 8002928:	6023      	str	r3, [r4, #0]
 800292a:	04cb      	lsls	r3, r1, #19
 800292c:	d505      	bpl.n	800293a <__sflush_r+0x7e>
 800292e:	1c43      	adds	r3, r0, #1
 8002930:	d102      	bne.n	8002938 <__sflush_r+0x7c>
 8002932:	682b      	ldr	r3, [r5, #0]
 8002934:	2b00      	cmp	r3, #0
 8002936:	d100      	bne.n	800293a <__sflush_r+0x7e>
 8002938:	6560      	str	r0, [r4, #84]	; 0x54
 800293a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800293c:	602e      	str	r6, [r5, #0]
 800293e:	2900      	cmp	r1, #0
 8002940:	d0c8      	beq.n	80028d4 <__sflush_r+0x18>
 8002942:	0023      	movs	r3, r4
 8002944:	3344      	adds	r3, #68	; 0x44
 8002946:	4299      	cmp	r1, r3
 8002948:	d002      	beq.n	8002950 <__sflush_r+0x94>
 800294a:	0028      	movs	r0, r5
 800294c:	f000 f8fa 	bl	8002b44 <_free_r>
 8002950:	2000      	movs	r0, #0
 8002952:	6360      	str	r0, [r4, #52]	; 0x34
 8002954:	e7bf      	b.n	80028d6 <__sflush_r+0x1a>
 8002956:	2301      	movs	r3, #1
 8002958:	6a21      	ldr	r1, [r4, #32]
 800295a:	0028      	movs	r0, r5
 800295c:	47b8      	blx	r7
 800295e:	1c43      	adds	r3, r0, #1
 8002960:	d1c5      	bne.n	80028ee <__sflush_r+0x32>
 8002962:	682b      	ldr	r3, [r5, #0]
 8002964:	2b00      	cmp	r3, #0
 8002966:	d0c2      	beq.n	80028ee <__sflush_r+0x32>
 8002968:	2b1d      	cmp	r3, #29
 800296a:	d001      	beq.n	8002970 <__sflush_r+0xb4>
 800296c:	2b16      	cmp	r3, #22
 800296e:	d101      	bne.n	8002974 <__sflush_r+0xb8>
 8002970:	602e      	str	r6, [r5, #0]
 8002972:	e7af      	b.n	80028d4 <__sflush_r+0x18>
 8002974:	2340      	movs	r3, #64	; 0x40
 8002976:	89a2      	ldrh	r2, [r4, #12]
 8002978:	4313      	orrs	r3, r2
 800297a:	81a3      	strh	r3, [r4, #12]
 800297c:	e7ab      	b.n	80028d6 <__sflush_r+0x1a>
 800297e:	2340      	movs	r3, #64	; 0x40
 8002980:	430b      	orrs	r3, r1
 8002982:	2001      	movs	r0, #1
 8002984:	81a3      	strh	r3, [r4, #12]
 8002986:	4240      	negs	r0, r0
 8002988:	e7a5      	b.n	80028d6 <__sflush_r+0x1a>
 800298a:	690f      	ldr	r7, [r1, #16]
 800298c:	2f00      	cmp	r7, #0
 800298e:	d0a1      	beq.n	80028d4 <__sflush_r+0x18>
 8002990:	680b      	ldr	r3, [r1, #0]
 8002992:	600f      	str	r7, [r1, #0]
 8002994:	1bdb      	subs	r3, r3, r7
 8002996:	9301      	str	r3, [sp, #4]
 8002998:	2300      	movs	r3, #0
 800299a:	0792      	lsls	r2, r2, #30
 800299c:	d100      	bne.n	80029a0 <__sflush_r+0xe4>
 800299e:	694b      	ldr	r3, [r1, #20]
 80029a0:	60a3      	str	r3, [r4, #8]
 80029a2:	9b01      	ldr	r3, [sp, #4]
 80029a4:	2b00      	cmp	r3, #0
 80029a6:	dc00      	bgt.n	80029aa <__sflush_r+0xee>
 80029a8:	e794      	b.n	80028d4 <__sflush_r+0x18>
 80029aa:	9b01      	ldr	r3, [sp, #4]
 80029ac:	003a      	movs	r2, r7
 80029ae:	6a21      	ldr	r1, [r4, #32]
 80029b0:	0028      	movs	r0, r5
 80029b2:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80029b4:	47b0      	blx	r6
 80029b6:	2800      	cmp	r0, #0
 80029b8:	dc03      	bgt.n	80029c2 <__sflush_r+0x106>
 80029ba:	2340      	movs	r3, #64	; 0x40
 80029bc:	89a2      	ldrh	r2, [r4, #12]
 80029be:	4313      	orrs	r3, r2
 80029c0:	e7df      	b.n	8002982 <__sflush_r+0xc6>
 80029c2:	9b01      	ldr	r3, [sp, #4]
 80029c4:	183f      	adds	r7, r7, r0
 80029c6:	1a1b      	subs	r3, r3, r0
 80029c8:	9301      	str	r3, [sp, #4]
 80029ca:	e7ea      	b.n	80029a2 <__sflush_r+0xe6>
 80029cc:	20400001 	.word	0x20400001

080029d0 <_fflush_r>:
 80029d0:	690b      	ldr	r3, [r1, #16]
 80029d2:	b570      	push	{r4, r5, r6, lr}
 80029d4:	0005      	movs	r5, r0
 80029d6:	000c      	movs	r4, r1
 80029d8:	2b00      	cmp	r3, #0
 80029da:	d101      	bne.n	80029e0 <_fflush_r+0x10>
 80029dc:	2000      	movs	r0, #0
 80029de:	bd70      	pop	{r4, r5, r6, pc}
 80029e0:	2800      	cmp	r0, #0
 80029e2:	d004      	beq.n	80029ee <_fflush_r+0x1e>
 80029e4:	6983      	ldr	r3, [r0, #24]
 80029e6:	2b00      	cmp	r3, #0
 80029e8:	d101      	bne.n	80029ee <_fflush_r+0x1e>
 80029ea:	f7ff fa57 	bl	8001e9c <__sinit>
 80029ee:	4b0b      	ldr	r3, [pc, #44]	; (8002a1c <_fflush_r+0x4c>)
 80029f0:	429c      	cmp	r4, r3
 80029f2:	d109      	bne.n	8002a08 <_fflush_r+0x38>
 80029f4:	686c      	ldr	r4, [r5, #4]
 80029f6:	220c      	movs	r2, #12
 80029f8:	5ea3      	ldrsh	r3, [r4, r2]
 80029fa:	2b00      	cmp	r3, #0
 80029fc:	d0ee      	beq.n	80029dc <_fflush_r+0xc>
 80029fe:	0021      	movs	r1, r4
 8002a00:	0028      	movs	r0, r5
 8002a02:	f7ff ff5b 	bl	80028bc <__sflush_r>
 8002a06:	e7ea      	b.n	80029de <_fflush_r+0xe>
 8002a08:	4b05      	ldr	r3, [pc, #20]	; (8002a20 <_fflush_r+0x50>)
 8002a0a:	429c      	cmp	r4, r3
 8002a0c:	d101      	bne.n	8002a12 <_fflush_r+0x42>
 8002a0e:	68ac      	ldr	r4, [r5, #8]
 8002a10:	e7f1      	b.n	80029f6 <_fflush_r+0x26>
 8002a12:	4b04      	ldr	r3, [pc, #16]	; (8002a24 <_fflush_r+0x54>)
 8002a14:	429c      	cmp	r4, r3
 8002a16:	d1ee      	bne.n	80029f6 <_fflush_r+0x26>
 8002a18:	68ec      	ldr	r4, [r5, #12]
 8002a1a:	e7ec      	b.n	80029f6 <_fflush_r+0x26>
 8002a1c:	08002d68 	.word	0x08002d68
 8002a20:	08002d88 	.word	0x08002d88
 8002a24:	08002d48 	.word	0x08002d48

08002a28 <_lseek_r>:
 8002a28:	b570      	push	{r4, r5, r6, lr}
 8002a2a:	0005      	movs	r5, r0
 8002a2c:	0008      	movs	r0, r1
 8002a2e:	0011      	movs	r1, r2
 8002a30:	2200      	movs	r2, #0
 8002a32:	4c06      	ldr	r4, [pc, #24]	; (8002a4c <_lseek_r+0x24>)
 8002a34:	6022      	str	r2, [r4, #0]
 8002a36:	001a      	movs	r2, r3
 8002a38:	f000 f91e 	bl	8002c78 <_lseek>
 8002a3c:	1c43      	adds	r3, r0, #1
 8002a3e:	d103      	bne.n	8002a48 <_lseek_r+0x20>
 8002a40:	6823      	ldr	r3, [r4, #0]
 8002a42:	2b00      	cmp	r3, #0
 8002a44:	d000      	beq.n	8002a48 <_lseek_r+0x20>
 8002a46:	602b      	str	r3, [r5, #0]
 8002a48:	bd70      	pop	{r4, r5, r6, pc}
 8002a4a:	46c0      	nop			; (mov r8, r8)
 8002a4c:	20000f30 	.word	0x20000f30

08002a50 <__swhatbuf_r>:
 8002a50:	b570      	push	{r4, r5, r6, lr}
 8002a52:	000e      	movs	r6, r1
 8002a54:	001d      	movs	r5, r3
 8002a56:	230e      	movs	r3, #14
 8002a58:	5ec9      	ldrsh	r1, [r1, r3]
 8002a5a:	b090      	sub	sp, #64	; 0x40
 8002a5c:	0014      	movs	r4, r2
 8002a5e:	2900      	cmp	r1, #0
 8002a60:	da07      	bge.n	8002a72 <__swhatbuf_r+0x22>
 8002a62:	2300      	movs	r3, #0
 8002a64:	602b      	str	r3, [r5, #0]
 8002a66:	89b3      	ldrh	r3, [r6, #12]
 8002a68:	061b      	lsls	r3, r3, #24
 8002a6a:	d411      	bmi.n	8002a90 <__swhatbuf_r+0x40>
 8002a6c:	2380      	movs	r3, #128	; 0x80
 8002a6e:	00db      	lsls	r3, r3, #3
 8002a70:	e00f      	b.n	8002a92 <__swhatbuf_r+0x42>
 8002a72:	aa01      	add	r2, sp, #4
 8002a74:	f000 f8c4 	bl	8002c00 <_fstat_r>
 8002a78:	2800      	cmp	r0, #0
 8002a7a:	dbf2      	blt.n	8002a62 <__swhatbuf_r+0x12>
 8002a7c:	22f0      	movs	r2, #240	; 0xf0
 8002a7e:	9b02      	ldr	r3, [sp, #8]
 8002a80:	0212      	lsls	r2, r2, #8
 8002a82:	4013      	ands	r3, r2
 8002a84:	4a05      	ldr	r2, [pc, #20]	; (8002a9c <__swhatbuf_r+0x4c>)
 8002a86:	189b      	adds	r3, r3, r2
 8002a88:	425a      	negs	r2, r3
 8002a8a:	4153      	adcs	r3, r2
 8002a8c:	602b      	str	r3, [r5, #0]
 8002a8e:	e7ed      	b.n	8002a6c <__swhatbuf_r+0x1c>
 8002a90:	2340      	movs	r3, #64	; 0x40
 8002a92:	2000      	movs	r0, #0
 8002a94:	6023      	str	r3, [r4, #0]
 8002a96:	b010      	add	sp, #64	; 0x40
 8002a98:	bd70      	pop	{r4, r5, r6, pc}
 8002a9a:	46c0      	nop			; (mov r8, r8)
 8002a9c:	ffffe000 	.word	0xffffe000

08002aa0 <__smakebuf_r>:
 8002aa0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8002aa2:	2602      	movs	r6, #2
 8002aa4:	898b      	ldrh	r3, [r1, #12]
 8002aa6:	0005      	movs	r5, r0
 8002aa8:	000c      	movs	r4, r1
 8002aaa:	4233      	tst	r3, r6
 8002aac:	d006      	beq.n	8002abc <__smakebuf_r+0x1c>
 8002aae:	0023      	movs	r3, r4
 8002ab0:	3347      	adds	r3, #71	; 0x47
 8002ab2:	6023      	str	r3, [r4, #0]
 8002ab4:	6123      	str	r3, [r4, #16]
 8002ab6:	2301      	movs	r3, #1
 8002ab8:	6163      	str	r3, [r4, #20]
 8002aba:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
 8002abc:	ab01      	add	r3, sp, #4
 8002abe:	466a      	mov	r2, sp
 8002ac0:	f7ff ffc6 	bl	8002a50 <__swhatbuf_r>
 8002ac4:	9900      	ldr	r1, [sp, #0]
 8002ac6:	0007      	movs	r7, r0
 8002ac8:	0028      	movs	r0, r5
 8002aca:	f7ff fa7d 	bl	8001fc8 <_malloc_r>
 8002ace:	2800      	cmp	r0, #0
 8002ad0:	d108      	bne.n	8002ae4 <__smakebuf_r+0x44>
 8002ad2:	220c      	movs	r2, #12
 8002ad4:	5ea3      	ldrsh	r3, [r4, r2]
 8002ad6:	059a      	lsls	r2, r3, #22
 8002ad8:	d4ef      	bmi.n	8002aba <__smakebuf_r+0x1a>
 8002ada:	2203      	movs	r2, #3
 8002adc:	4393      	bics	r3, r2
 8002ade:	431e      	orrs	r6, r3
 8002ae0:	81a6      	strh	r6, [r4, #12]
 8002ae2:	e7e4      	b.n	8002aae <__smakebuf_r+0xe>
 8002ae4:	4b0f      	ldr	r3, [pc, #60]	; (8002b24 <__smakebuf_r+0x84>)
 8002ae6:	62ab      	str	r3, [r5, #40]	; 0x28
 8002ae8:	2380      	movs	r3, #128	; 0x80
 8002aea:	89a2      	ldrh	r2, [r4, #12]
 8002aec:	6020      	str	r0, [r4, #0]
 8002aee:	4313      	orrs	r3, r2
 8002af0:	81a3      	strh	r3, [r4, #12]
 8002af2:	9b00      	ldr	r3, [sp, #0]
 8002af4:	6120      	str	r0, [r4, #16]
 8002af6:	6163      	str	r3, [r4, #20]
 8002af8:	9b01      	ldr	r3, [sp, #4]
 8002afa:	2b00      	cmp	r3, #0
 8002afc:	d00d      	beq.n	8002b1a <__smakebuf_r+0x7a>
 8002afe:	230e      	movs	r3, #14
 8002b00:	5ee1      	ldrsh	r1, [r4, r3]
 8002b02:	0028      	movs	r0, r5
 8002b04:	f000 f88e 	bl	8002c24 <_isatty_r>
 8002b08:	2800      	cmp	r0, #0
 8002b0a:	d006      	beq.n	8002b1a <__smakebuf_r+0x7a>
 8002b0c:	2203      	movs	r2, #3
 8002b0e:	89a3      	ldrh	r3, [r4, #12]
 8002b10:	4393      	bics	r3, r2
 8002b12:	001a      	movs	r2, r3
 8002b14:	2301      	movs	r3, #1
 8002b16:	4313      	orrs	r3, r2
 8002b18:	81a3      	strh	r3, [r4, #12]
 8002b1a:	89a0      	ldrh	r0, [r4, #12]
 8002b1c:	4338      	orrs	r0, r7
 8002b1e:	81a0      	strh	r0, [r4, #12]
 8002b20:	e7cb      	b.n	8002aba <__smakebuf_r+0x1a>
 8002b22:	46c0      	nop			; (mov r8, r8)
 8002b24:	08001e19 	.word	0x08001e19

08002b28 <memchr>:
 8002b28:	b2c9      	uxtb	r1, r1
 8002b2a:	1882      	adds	r2, r0, r2
 8002b2c:	4290      	cmp	r0, r2
 8002b2e:	d101      	bne.n	8002b34 <memchr+0xc>
 8002b30:	2000      	movs	r0, #0
 8002b32:	4770      	bx	lr
 8002b34:	7803      	ldrb	r3, [r0, #0]
 8002b36:	428b      	cmp	r3, r1
 8002b38:	d0fb      	beq.n	8002b32 <memchr+0xa>
 8002b3a:	3001      	adds	r0, #1
 8002b3c:	e7f6      	b.n	8002b2c <memchr+0x4>

08002b3e <__malloc_lock>:
 8002b3e:	4770      	bx	lr

08002b40 <__malloc_unlock>:
 8002b40:	4770      	bx	lr
	...

08002b44 <_free_r>:
 8002b44:	b570      	push	{r4, r5, r6, lr}
 8002b46:	0005      	movs	r5, r0
 8002b48:	2900      	cmp	r1, #0
 8002b4a:	d010      	beq.n	8002b6e <_free_r+0x2a>
 8002b4c:	1f0c      	subs	r4, r1, #4
 8002b4e:	6823      	ldr	r3, [r4, #0]
 8002b50:	2b00      	cmp	r3, #0
 8002b52:	da00      	bge.n	8002b56 <_free_r+0x12>
 8002b54:	18e4      	adds	r4, r4, r3
 8002b56:	0028      	movs	r0, r5
 8002b58:	f7ff fff1 	bl	8002b3e <__malloc_lock>
 8002b5c:	4a1d      	ldr	r2, [pc, #116]	; (8002bd4 <_free_r+0x90>)
 8002b5e:	6813      	ldr	r3, [r2, #0]
 8002b60:	2b00      	cmp	r3, #0
 8002b62:	d105      	bne.n	8002b70 <_free_r+0x2c>
 8002b64:	6063      	str	r3, [r4, #4]
 8002b66:	6014      	str	r4, [r2, #0]
 8002b68:	0028      	movs	r0, r5
 8002b6a:	f7ff ffe9 	bl	8002b40 <__malloc_unlock>
 8002b6e:	bd70      	pop	{r4, r5, r6, pc}
 8002b70:	42a3      	cmp	r3, r4
 8002b72:	d909      	bls.n	8002b88 <_free_r+0x44>
 8002b74:	6821      	ldr	r1, [r4, #0]
 8002b76:	1860      	adds	r0, r4, r1
 8002b78:	4283      	cmp	r3, r0
 8002b7a:	d1f3      	bne.n	8002b64 <_free_r+0x20>
 8002b7c:	6818      	ldr	r0, [r3, #0]
 8002b7e:	685b      	ldr	r3, [r3, #4]
 8002b80:	1841      	adds	r1, r0, r1
 8002b82:	6021      	str	r1, [r4, #0]
 8002b84:	e7ee      	b.n	8002b64 <_free_r+0x20>
 8002b86:	0013      	movs	r3, r2
 8002b88:	685a      	ldr	r2, [r3, #4]
 8002b8a:	2a00      	cmp	r2, #0
 8002b8c:	d001      	beq.n	8002b92 <_free_r+0x4e>
 8002b8e:	42a2      	cmp	r2, r4
 8002b90:	d9f9      	bls.n	8002b86 <_free_r+0x42>
 8002b92:	6819      	ldr	r1, [r3, #0]
 8002b94:	1858      	adds	r0, r3, r1
 8002b96:	42a0      	cmp	r0, r4
 8002b98:	d10b      	bne.n	8002bb2 <_free_r+0x6e>
 8002b9a:	6820      	ldr	r0, [r4, #0]
 8002b9c:	1809      	adds	r1, r1, r0
 8002b9e:	1858      	adds	r0, r3, r1
 8002ba0:	6019      	str	r1, [r3, #0]
 8002ba2:	4282      	cmp	r2, r0
 8002ba4:	d1e0      	bne.n	8002b68 <_free_r+0x24>
 8002ba6:	6810      	ldr	r0, [r2, #0]
 8002ba8:	6852      	ldr	r2, [r2, #4]
 8002baa:	1841      	adds	r1, r0, r1
 8002bac:	6019      	str	r1, [r3, #0]
 8002bae:	605a      	str	r2, [r3, #4]
 8002bb0:	e7da      	b.n	8002b68 <_free_r+0x24>
 8002bb2:	42a0      	cmp	r0, r4
 8002bb4:	d902      	bls.n	8002bbc <_free_r+0x78>
 8002bb6:	230c      	movs	r3, #12
 8002bb8:	602b      	str	r3, [r5, #0]
 8002bba:	e7d5      	b.n	8002b68 <_free_r+0x24>
 8002bbc:	6821      	ldr	r1, [r4, #0]
 8002bbe:	1860      	adds	r0, r4, r1
 8002bc0:	4282      	cmp	r2, r0
 8002bc2:	d103      	bne.n	8002bcc <_free_r+0x88>
 8002bc4:	6810      	ldr	r0, [r2, #0]
 8002bc6:	6852      	ldr	r2, [r2, #4]
 8002bc8:	1841      	adds	r1, r0, r1
 8002bca:	6021      	str	r1, [r4, #0]
 8002bcc:	6062      	str	r2, [r4, #4]
 8002bce:	605c      	str	r4, [r3, #4]
 8002bd0:	e7ca      	b.n	8002b68 <_free_r+0x24>
 8002bd2:	46c0      	nop			; (mov r8, r8)
 8002bd4:	20000dc4 	.word	0x20000dc4

08002bd8 <_read_r>:
 8002bd8:	b570      	push	{r4, r5, r6, lr}
 8002bda:	0005      	movs	r5, r0
 8002bdc:	0008      	movs	r0, r1
 8002bde:	0011      	movs	r1, r2
 8002be0:	2200      	movs	r2, #0
 8002be2:	4c06      	ldr	r4, [pc, #24]	; (8002bfc <_read_r+0x24>)
 8002be4:	6022      	str	r2, [r4, #0]
 8002be6:	001a      	movs	r2, r3
 8002be8:	f000 f84e 	bl	8002c88 <_read>
 8002bec:	1c43      	adds	r3, r0, #1
 8002bee:	d103      	bne.n	8002bf8 <_read_r+0x20>
 8002bf0:	6823      	ldr	r3, [r4, #0]
 8002bf2:	2b00      	cmp	r3, #0
 8002bf4:	d000      	beq.n	8002bf8 <_read_r+0x20>
 8002bf6:	602b      	str	r3, [r5, #0]
 8002bf8:	bd70      	pop	{r4, r5, r6, pc}
 8002bfa:	46c0      	nop			; (mov r8, r8)
 8002bfc:	20000f30 	.word	0x20000f30

08002c00 <_fstat_r>:
 8002c00:	2300      	movs	r3, #0
 8002c02:	b570      	push	{r4, r5, r6, lr}
 8002c04:	4c06      	ldr	r4, [pc, #24]	; (8002c20 <_fstat_r+0x20>)
 8002c06:	0005      	movs	r5, r0
 8002c08:	0008      	movs	r0, r1
 8002c0a:	0011      	movs	r1, r2
 8002c0c:	6023      	str	r3, [r4, #0]
 8002c0e:	f000 f823 	bl	8002c58 <_fstat>
 8002c12:	1c43      	adds	r3, r0, #1
 8002c14:	d103      	bne.n	8002c1e <_fstat_r+0x1e>
 8002c16:	6823      	ldr	r3, [r4, #0]
 8002c18:	2b00      	cmp	r3, #0
 8002c1a:	d000      	beq.n	8002c1e <_fstat_r+0x1e>
 8002c1c:	602b      	str	r3, [r5, #0]
 8002c1e:	bd70      	pop	{r4, r5, r6, pc}
 8002c20:	20000f30 	.word	0x20000f30

08002c24 <_isatty_r>:
 8002c24:	2300      	movs	r3, #0
 8002c26:	b570      	push	{r4, r5, r6, lr}
 8002c28:	4c06      	ldr	r4, [pc, #24]	; (8002c44 <_isatty_r+0x20>)
 8002c2a:	0005      	movs	r5, r0
 8002c2c:	0008      	movs	r0, r1
 8002c2e:	6023      	str	r3, [r4, #0]
 8002c30:	f000 f81a 	bl	8002c68 <_isatty>
 8002c34:	1c43      	adds	r3, r0, #1
 8002c36:	d103      	bne.n	8002c40 <_isatty_r+0x1c>
 8002c38:	6823      	ldr	r3, [r4, #0]
 8002c3a:	2b00      	cmp	r3, #0
 8002c3c:	d000      	beq.n	8002c40 <_isatty_r+0x1c>
 8002c3e:	602b      	str	r3, [r5, #0]
 8002c40:	bd70      	pop	{r4, r5, r6, pc}
 8002c42:	46c0      	nop			; (mov r8, r8)
 8002c44:	20000f30 	.word	0x20000f30

08002c48 <_close>:
 8002c48:	2258      	movs	r2, #88	; 0x58
 8002c4a:	2001      	movs	r0, #1
 8002c4c:	4b01      	ldr	r3, [pc, #4]	; (8002c54 <_close+0xc>)
 8002c4e:	4240      	negs	r0, r0
 8002c50:	601a      	str	r2, [r3, #0]
 8002c52:	4770      	bx	lr
 8002c54:	20000f30 	.word	0x20000f30

08002c58 <_fstat>:
 8002c58:	2258      	movs	r2, #88	; 0x58
 8002c5a:	2001      	movs	r0, #1
 8002c5c:	4b01      	ldr	r3, [pc, #4]	; (8002c64 <_fstat+0xc>)
 8002c5e:	4240      	negs	r0, r0
 8002c60:	601a      	str	r2, [r3, #0]
 8002c62:	4770      	bx	lr
 8002c64:	20000f30 	.word	0x20000f30

08002c68 <_isatty>:
 8002c68:	2258      	movs	r2, #88	; 0x58
 8002c6a:	4b02      	ldr	r3, [pc, #8]	; (8002c74 <_isatty+0xc>)
 8002c6c:	2000      	movs	r0, #0
 8002c6e:	601a      	str	r2, [r3, #0]
 8002c70:	4770      	bx	lr
 8002c72:	46c0      	nop			; (mov r8, r8)
 8002c74:	20000f30 	.word	0x20000f30

08002c78 <_lseek>:
 8002c78:	2258      	movs	r2, #88	; 0x58
 8002c7a:	2001      	movs	r0, #1
 8002c7c:	4b01      	ldr	r3, [pc, #4]	; (8002c84 <_lseek+0xc>)
 8002c7e:	4240      	negs	r0, r0
 8002c80:	601a      	str	r2, [r3, #0]
 8002c82:	4770      	bx	lr
 8002c84:	20000f30 	.word	0x20000f30

08002c88 <_read>:
 8002c88:	2258      	movs	r2, #88	; 0x58
 8002c8a:	2001      	movs	r0, #1
 8002c8c:	4b01      	ldr	r3, [pc, #4]	; (8002c94 <_read+0xc>)
 8002c8e:	4240      	negs	r0, r0
 8002c90:	601a      	str	r2, [r3, #0]
 8002c92:	4770      	bx	lr
 8002c94:	20000f30 	.word	0x20000f30

08002c98 <_sbrk>:
 8002c98:	4b05      	ldr	r3, [pc, #20]	; (8002cb0 <_sbrk+0x18>)
 8002c9a:	0002      	movs	r2, r0
 8002c9c:	6819      	ldr	r1, [r3, #0]
 8002c9e:	2900      	cmp	r1, #0
 8002ca0:	d101      	bne.n	8002ca6 <_sbrk+0xe>
 8002ca2:	4904      	ldr	r1, [pc, #16]	; (8002cb4 <_sbrk+0x1c>)
 8002ca4:	6019      	str	r1, [r3, #0]
 8002ca6:	6818      	ldr	r0, [r3, #0]
 8002ca8:	1882      	adds	r2, r0, r2
 8002caa:	601a      	str	r2, [r3, #0]
 8002cac:	4770      	bx	lr
 8002cae:	46c0      	nop			; (mov r8, r8)
 8002cb0:	20000dcc 	.word	0x20000dcc
 8002cb4:	20000f34 	.word	0x20000f34

08002cb8 <_write>:
 8002cb8:	2258      	movs	r2, #88	; 0x58
 8002cba:	2001      	movs	r0, #1
 8002cbc:	4b01      	ldr	r3, [pc, #4]	; (8002cc4 <_write+0xc>)
 8002cbe:	4240      	negs	r0, r0
 8002cc0:	601a      	str	r2, [r3, #0]
 8002cc2:	4770      	bx	lr
 8002cc4:	20000f30 	.word	0x20000f30

08002cc8 <_init>:
 8002cc8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002cca:	46c0      	nop			; (mov r8, r8)
 8002ccc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002cce:	bc08      	pop	{r3}
 8002cd0:	469e      	mov	lr, r3
 8002cd2:	4770      	bx	lr

08002cd4 <_fini>:
 8002cd4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002cd6:	46c0      	nop			; (mov r8, r8)
 8002cd8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002cda:	bc08      	pop	{r3}
 8002cdc:	469e      	mov	lr, r3
 8002cde:	4770      	bx	lr
