[11/09 23:28:31      0s] 
[11/09 23:28:31      0s] Cadence Innovus(TM) Implementation System.
[11/09 23:28:31      0s] Copyright 2020 Cadence Design Systems, Inc. All rights reserved worldwide.
[11/09 23:28:31      0s] 
[11/09 23:28:31      0s] Version:	v20.12-s088_1, built Fri Nov 6 10:29:19 PST 2020
[11/09 23:28:31      0s] Options:	-overwrite -log log/MCU.log -cmd log/MCU.cmd -win -init tcl/MCU.innovus.tcl 
[11/09 23:28:31      0s] Date:		Sun Nov  9 23:28:31 2025
[11/09 23:28:31      0s] Host:		atlas (x86_64 w/Linux 5.3.18-lp152.106-default) (64cores*128cpus*AMD Ryzen Threadripper 3990X 64-Core Processor 512KB)
[11/09 23:28:31      0s] OS:		Unsupported OS as /etc does not have release info
[11/09 23:28:31      0s] 
[11/09 23:28:31      0s] License:
[11/09 23:28:31      0s] 		invs	Innovus Implementation System	20.1	checkout succeeded
[11/09 23:28:31      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[11/09 23:28:40      9s] @(#)CDS: Innovus v20.12-s088_1 (64bit) 11/06/2020 10:29 (Linux 2.6.32-431.11.2.el6.x86_64)
[11/09 23:28:40      9s] @(#)CDS: NanoRoute 20.12-s088_1 NR201104-1900/20_12-UB (database version 18.20.530) {superthreading v2.11}
[11/09 23:28:40      9s] @(#)CDS: AAE 20.12-s034 (64bit) 11/06/2020 (Linux 2.6.32-431.11.2.el6.x86_64)
[11/09 23:28:40      9s] @(#)CDS: CTE 20.12-s038_1 () Nov  5 2020 21:44:51 ( )
[11/09 23:28:40      9s] @(#)CDS: SYNTECH 20.12-s015_1 () Oct  9 2020 06:18:19 ( )
[11/09 23:28:40      9s] @(#)CDS: CPE v20.12-s080
[11/09 23:28:40      9s] @(#)CDS: IQuantus/TQuantus 20.1.1-s391 (64bit) Tue Sep 8 11:07:25 PDT 2020 (Linux 2.6.32-431.11.2.el6.x86_64)
[11/09 23:28:40      9s] @(#)CDS: OA 22.60-s011 Tue Jun 16 12:27:00 2020
[11/09 23:28:40      9s] @(#)CDS: SGN 20.10-d001 (01-Jun-2020) (64 bit executable, Qt5.9.0)
[11/09 23:28:40      9s] @(#)CDS: RCDB 11.15.0
[11/09 23:28:40      9s] @(#)CDS: STYLUS 20.10-p020_1 (09/24/2020 03:15 PDT)
[11/09 23:28:40      9s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_7758_atlas_mseminario2_Y7nX0E.

[11/09 23:28:40      9s] Change the soft stacksize limit to 0.2%RAM (515 mbytes). Set global soft_stack_size_limit to change the value.
[11/09 23:28:41     10s] 
[11/09 23:28:41     10s] **INFO:  MMMC transition support version v31-84 
[11/09 23:28:41     10s] 
[11/09 23:28:41     10s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[11/09 23:28:41     10s] <CMD> suppressMessage ENCEXT-2799
[11/09 23:28:41     10s] <CMD> getVersion
[11/09 23:28:41     10s] [INFO] Loading Pegasus 22.14 fill procedures
[11/09 23:28:41     10s] Sourcing file "tcl/MCU.innovus.tcl" ...
[11/09 23:28:41     10s] <CMD> fit
[11/09 23:28:41     10s] <CMD> redraw
[11/09 23:28:41     10s] <CMD> set init_verilog ../genus/out/MCU.genus.v
[11/09 23:28:41     10s] <CMD> set init_top_cell MCU
[11/09 23:28:41     10s] <CMD> set init_pwr_net VDD
[11/09 23:28:41     10s] <CMD> set init_gnd_net VSS
[11/09 23:28:41     10s] <CMD> set init_mmmc_file tcl/viewdefinition.tcl
[11/09 23:28:41     10s] <CMD> set init_lef_file {/opt/design_kits/TSMC65-IP/arm/sc10/hvt/aci/sc-ad10/lef/tsmc_cln65_a10_6X1Z_tech.lef   /opt/design_kits/TSMC65-IP/arm/sc10/hvt/aci/sc-ad10/lef/tsmc65_hvt_sc_adv10_macro.lef  ../ip/rom_hvt_pg/rom_hvt_pg.lef  ../ip/sram1p16k_hvt_pg/sram1p16k_hvt_pg.vclef  ../ic/abstracts/myshkin_abs/GlitchFilter/GlitchFilter.lef  ../ic/abstracts/myshkin_abs/PowerOnResetCheng/PowerOnResetCheng.lef  ../ic/abstracts/myshkin_abs/OscillatorCurrentStarved/OscillatorCurrentStarved.lef}
[11/09 23:28:41     10s] <CMD> set init_design_uniquify 1
[11/09 23:28:41     10s] <CMD> init_design
[11/09 23:28:41     10s] #% Begin Load MMMC data ... (date=11/09 23:28:41, mem=770.2M)
[11/09 23:28:41     10s] #% End Load MMMC data ... (date=11/09 23:28:41, total cpu=0:00:00.0, real=0:00:00.0, peak res=770.5M, current mem=770.5M)
[11/09 23:28:42     10s] 
[11/09 23:28:42     10s] Loading LEF file /opt/design_kits/TSMC65-IP/arm/sc10/hvt/aci/sc-ad10/lef/tsmc_cln65_a10_6X1Z_tech.lef ...
[11/09 23:28:42     10s] WARNING (LEFPARS-2009): USEMINSPACING PIN statement is obsolete in version 5.6 or later.
[11/09 23:28:42     10s]  The USEMINSPACING PIN statement will be ignored. See file /opt/design_kits/TSMC65-IP/arm/sc10/hvt/aci/sc-ad10/lef/tsmc_cln65_a10_6X1Z_tech.lef at line 57.
[11/09 23:28:42     10s] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[11/09 23:28:42     10s] The LEF parser will ignore this statement.
[11/09 23:28:42     10s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /opt/design_kits/TSMC65-IP/arm/sc10/hvt/aci/sc-ad10/lef/tsmc_cln65_a10_6X1Z_tech.lef at line 1231.
[11/09 23:28:42     10s] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[11/09 23:28:42     10s] The LEF parser will ignore this statement.
[11/09 23:28:42     10s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /opt/design_kits/TSMC65-IP/arm/sc10/hvt/aci/sc-ad10/lef/tsmc_cln65_a10_6X1Z_tech.lef at line 1234.
[11/09 23:28:42     10s] WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
[11/09 23:28:42     10s] The LEF parser will ignore this statement.
[11/09 23:28:42     10s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /opt/design_kits/TSMC65-IP/arm/sc10/hvt/aci/sc-ad10/lef/tsmc_cln65_a10_6X1Z_tech.lef at line 1235.
[11/09 23:28:42     10s] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[11/09 23:28:42     10s] The LEF parser will ignore this statement.
[11/09 23:28:42     10s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /opt/design_kits/TSMC65-IP/arm/sc10/hvt/aci/sc-ad10/lef/tsmc_cln65_a10_6X1Z_tech.lef at line 1239.
[11/09 23:28:42     10s] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[11/09 23:28:42     10s] The LEF parser will ignore this statement.
[11/09 23:28:42     10s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /opt/design_kits/TSMC65-IP/arm/sc10/hvt/aci/sc-ad10/lef/tsmc_cln65_a10_6X1Z_tech.lef at line 1242.
[11/09 23:28:42     10s] WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
[11/09 23:28:42     10s] The LEF parser will ignore this statement.
[11/09 23:28:42     10s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /opt/design_kits/TSMC65-IP/arm/sc10/hvt/aci/sc-ad10/lef/tsmc_cln65_a10_6X1Z_tech.lef at line 1243.
[11/09 23:28:42     10s] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[11/09 23:28:42     10s] The LEF parser will ignore this statement.
[11/09 23:28:42     10s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /opt/design_kits/TSMC65-IP/arm/sc10/hvt/aci/sc-ad10/lef/tsmc_cln65_a10_6X1Z_tech.lef at line 1247.
[11/09 23:28:42     10s] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[11/09 23:28:42     10s] The LEF parser will ignore this statement.
[11/09 23:28:42     10s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /opt/design_kits/TSMC65-IP/arm/sc10/hvt/aci/sc-ad10/lef/tsmc_cln65_a10_6X1Z_tech.lef at line 1250.
[11/09 23:28:42     10s] WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
[11/09 23:28:42     10s] The LEF parser will ignore this statement.
[11/09 23:28:42     10s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /opt/design_kits/TSMC65-IP/arm/sc10/hvt/aci/sc-ad10/lef/tsmc_cln65_a10_6X1Z_tech.lef at line 1251.
[11/09 23:28:42     10s] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[11/09 23:28:42     10s] The LEF parser will ignore this statement.
[11/09 23:28:42     10s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /opt/design_kits/TSMC65-IP/arm/sc10/hvt/aci/sc-ad10/lef/tsmc_cln65_a10_6X1Z_tech.lef at line 1255.
[11/09 23:28:42     10s] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[11/09 23:28:42     10s] The LEF parser will ignore this statement.
[11/09 23:28:42     10s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /opt/design_kits/TSMC65-IP/arm/sc10/hvt/aci/sc-ad10/lef/tsmc_cln65_a10_6X1Z_tech.lef at line 1258.
[11/09 23:28:42     10s] WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
[11/09 23:28:42     10s] The LEF parser will ignore this statement.
[11/09 23:28:42     10s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /opt/design_kits/TSMC65-IP/arm/sc10/hvt/aci/sc-ad10/lef/tsmc_cln65_a10_6X1Z_tech.lef at line 1259.
[11/09 23:28:42     10s] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[11/09 23:28:42     10s] The LEF parser will ignore this statement.
[11/09 23:28:42     10s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /opt/design_kits/TSMC65-IP/arm/sc10/hvt/aci/sc-ad10/lef/tsmc_cln65_a10_6X1Z_tech.lef at line 1263.
[11/09 23:28:42     10s] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[11/09 23:28:42     10s] The LEF parser will ignore this statement.
[11/09 23:28:42     10s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /opt/design_kits/TSMC65-IP/arm/sc10/hvt/aci/sc-ad10/lef/tsmc_cln65_a10_6X1Z_tech.lef at line 1266.
[11/09 23:28:42     10s] WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
[11/09 23:28:42     10s] The LEF parser will ignore this statement.
[11/09 23:28:42     10s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /opt/design_kits/TSMC65-IP/arm/sc10/hvt/aci/sc-ad10/lef/tsmc_cln65_a10_6X1Z_tech.lef at line 1267.
[11/09 23:28:42     10s] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[11/09 23:28:42     10s] The LEF parser will ignore this statement.
[11/09 23:28:42     10s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /opt/design_kits/TSMC65-IP/arm/sc10/hvt/aci/sc-ad10/lef/tsmc_cln65_a10_6X1Z_tech.lef at line 1271.
[11/09 23:28:42     10s] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[11/09 23:28:42     10s] The LEF parser will ignore this statement.
[11/09 23:28:42     10s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /opt/design_kits/TSMC65-IP/arm/sc10/hvt/aci/sc-ad10/lef/tsmc_cln65_a10_6X1Z_tech.lef at line 1274.
[11/09 23:28:42     10s] WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
[11/09 23:28:42     10s] The LEF parser will ignore this statement.
[11/09 23:28:42     10s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /opt/design_kits/TSMC65-IP/arm/sc10/hvt/aci/sc-ad10/lef/tsmc_cln65_a10_6X1Z_tech.lef at line 1275.
[11/09 23:28:42     10s] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[11/09 23:28:42     10s] The LEF parser will ignore this statement.
[11/09 23:28:42     10s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /opt/design_kits/TSMC65-IP/arm/sc10/hvt/aci/sc-ad10/lef/tsmc_cln65_a10_6X1Z_tech.lef at line 1279.
[11/09 23:28:42     10s] 
[11/09 23:28:42     10s] Loading LEF file /opt/design_kits/TSMC65-IP/arm/sc10/hvt/aci/sc-ad10/lef/tsmc65_hvt_sc_adv10_macro.lef ...
[11/09 23:28:42     10s] WARNING (LEFPARS-2007): NAMESCASESENSITIVE statement is obsolete in version 5.6 and later.
[11/09 23:28:42     10s] The LEF parser will ignore this statement.
[11/09 23:28:42     10s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /opt/design_kits/TSMC65-IP/arm/sc10/hvt/aci/sc-ad10/lef/tsmc65_hvt_sc_adv10_macro.lef at line 2.
[11/09 23:28:42     10s] Set DBUPerIGU to M2 pitch 400.
[11/09 23:28:42     10s] 
[11/09 23:28:42     10s] Loading LEF file ../ip/rom_hvt_pg/rom_hvt_pg.lef ...
[11/09 23:28:42     10s] 
[11/09 23:28:42     10s] Loading LEF file ../ip/sram1p16k_hvt_pg/sram1p16k_hvt_pg.vclef ...
[11/09 23:28:42     10s] 
[11/09 23:28:42     10s] Loading LEF file ../ic/abstracts/myshkin_abs/GlitchFilter/GlitchFilter.lef ...
[11/09 23:28:42     10s] **ERROR: (IMPLF-40):	Macro 'GlitchFilter' references a site 'CoreSite' that has not been defined. The sites must be defined before they can be referenced from a macro. Review the LEF files specified in the init_lef_file variable to see if the site does not exist or is specified after the one that defines the macro.
Type 'man IMPLF-40' for more detail.
[11/09 23:28:42     10s] 
[11/09 23:28:42     10s] Loading LEF file ../ic/abstracts/myshkin_abs/PowerOnResetCheng/PowerOnResetCheng.lef ...
[11/09 23:28:42     10s] **ERROR: (IMPLF-40):	Macro 'PowerOnResetCheng' references a site 'CoreSite' that has not been defined. The sites must be defined before they can be referenced from a macro. Review the LEF files specified in the init_lef_file variable to see if the site does not exist or is specified after the one that defines the macro.
Type 'man IMPLF-40' for more detail.
[11/09 23:28:42     10s] 
[11/09 23:28:42     10s] Loading LEF file ../ic/abstracts/myshkin_abs/OscillatorCurrentStarved/OscillatorCurrentStarved.lef ...
[11/09 23:28:42     10s] **ERROR: (IMPLF-40):	Macro 'OscillatorCurrentStarved' references a site 'CoreSite' that has not been defined. The sites must be defined before they can be referenced from a macro. Review the LEF files specified in the init_lef_file variable to see if the site does not exist or is specified after the one that defines the macro.
Type 'man IMPLF-40' for more detail.
[11/09 23:28:42     10s] **WARN: (IMPLF-200):	Pin 'Freq[0]' in macro 'OscillatorCurrentStarved' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/09 23:28:42     10s] Type 'man IMPLF-200' for more detail.
[11/09 23:28:42     10s] **WARN: (IMPLF-200):	Pin 'Freq[1]' in macro 'OscillatorCurrentStarved' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/09 23:28:42     10s] Type 'man IMPLF-200' for more detail.
[11/09 23:28:42     10s] **WARN: (IMPLF-200):	Pin 'Freq[2]' in macro 'OscillatorCurrentStarved' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/09 23:28:42     10s] Type 'man IMPLF-200' for more detail.
[11/09 23:28:42     10s] **WARN: (IMPLF-200):	Pin 'Freq[3]' in macro 'OscillatorCurrentStarved' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/09 23:28:42     10s] Type 'man IMPLF-200' for more detail.
[11/09 23:28:42     10s] **WARN: (IMPLF-200):	Pin 'Freq[4]' in macro 'OscillatorCurrentStarved' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/09 23:28:42     10s] Type 'man IMPLF-200' for more detail.
[11/09 23:28:42     10s] **WARN: (IMPLF-200):	Pin 'Freq[5]' in macro 'OscillatorCurrentStarved' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/09 23:28:42     10s] Type 'man IMPLF-200' for more detail.
[11/09 23:28:42     10s] **WARN: (IMPLF-200):	Pin 'Freq[6]' in macro 'OscillatorCurrentStarved' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/09 23:28:42     10s] Type 'man IMPLF-200' for more detail.
[11/09 23:28:42     10s] **WARN: (IMPLF-200):	Pin 'Freq[7]' in macro 'OscillatorCurrentStarved' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/09 23:28:42     10s] Type 'man IMPLF-200' for more detail.
[11/09 23:28:42     10s] **WARN: (IMPLF-200):	Pin 'Freq[8]' in macro 'OscillatorCurrentStarved' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/09 23:28:42     10s] Type 'man IMPLF-200' for more detail.
[11/09 23:28:42     10s] **WARN: (IMPLF-200):	Pin 'Freq[9]' in macro 'OscillatorCurrentStarved' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/09 23:28:42     10s] Type 'man IMPLF-200' for more detail.
[11/09 23:28:42     10s] **WARN: (IMPLF-200):	Pin 'Freq[10]' in macro 'OscillatorCurrentStarved' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/09 23:28:42     10s] Type 'man IMPLF-200' for more detail.
[11/09 23:28:42     10s] **WARN: (IMPLF-200):	Pin 'Freq[11]' in macro 'OscillatorCurrentStarved' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/09 23:28:42     10s] Type 'man IMPLF-200' for more detail.
[11/09 23:28:42     10s] **WARN: (IMPLF-200):	Pin 'En' in macro 'OscillatorCurrentStarved' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/09 23:28:42     10s] Type 'man IMPLF-200' for more detail.
[11/09 23:28:42     10s] **WARN: (IMPLF-200):	Pin 'Reset' in macro 'OscillatorCurrentStarved' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/09 23:28:42     10s] Type 'man IMPLF-200' for more detail.
[11/09 23:28:42     10s] **WARN: (IMPLF-201):	Pin 'ClkOut' in macro 'OscillatorCurrentStarved' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/09 23:28:42     10s] Type 'man IMPLF-201' for more detail.
[11/09 23:28:42     10s] **WARN: (IMPLF-200):	Pin 'resetn_in' in macro 'PowerOnResetCheng' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/09 23:28:42     10s] Type 'man IMPLF-200' for more detail.
[11/09 23:28:42     10s] **WARN: (IMPLF-201):	Pin 'resetn_out' in macro 'PowerOnResetCheng' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/09 23:28:42     10s] Type 'man IMPLF-201' for more detail.
[11/09 23:28:42     10s] **WARN: (IMPLF-200):	Pin 'IrqGlitchy[0]' in macro 'GlitchFilter' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/09 23:28:42     10s] Type 'man IMPLF-200' for more detail.
[11/09 23:28:42     10s] **WARN: (IMPLF-200):	Pin 'IrqGlitchy[1]' in macro 'GlitchFilter' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/09 23:28:42     10s] Type 'man IMPLF-200' for more detail.
[11/09 23:28:42     10s] **WARN: (IMPLF-200):	Pin 'IrqGlitchy[2]' in macro 'GlitchFilter' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/09 23:28:42     10s] Type 'man IMPLF-200' for more detail.
[11/09 23:28:42     10s] **WARN: (IMPLF-200):	Pin 'IrqGlitchy[3]' in macro 'GlitchFilter' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/09 23:28:42     10s] Type 'man IMPLF-200' for more detail.
[11/09 23:28:42     10s] **WARN: (IMPLF-200):	Pin 'IrqGlitchy[4]' in macro 'GlitchFilter' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/09 23:28:42     10s] Type 'man IMPLF-200' for more detail.
[11/09 23:28:42     10s] **WARN: (EMS-27):	Message (IMPLF-200) has exceeded the current message display limit of 20.
[11/09 23:28:42     10s] To increase the message display limit, refer to the product command reference manual.
[11/09 23:28:42     10s] **WARN: (IMPLF-201):	Pin 'IrqDeglitched[0]' in macro 'GlitchFilter' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/09 23:28:42     10s] Type 'man IMPLF-201' for more detail.
[11/09 23:28:42     10s] **WARN: (IMPLF-201):	Pin 'IrqDeglitched[1]' in macro 'GlitchFilter' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/09 23:28:42     10s] Type 'man IMPLF-201' for more detail.
[11/09 23:28:42     10s] **WARN: (IMPLF-201):	Pin 'IrqDeglitched[2]' in macro 'GlitchFilter' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/09 23:28:42     10s] Type 'man IMPLF-201' for more detail.
[11/09 23:28:42     10s] **WARN: (IMPLF-201):	Pin 'IrqDeglitched[3]' in macro 'GlitchFilter' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/09 23:28:42     10s] Type 'man IMPLF-201' for more detail.
[11/09 23:28:42     10s] **WARN: (IMPLF-201):	Pin 'IrqDeglitched[4]' in macro 'GlitchFilter' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/09 23:28:42     10s] Type 'man IMPLF-201' for more detail.
[11/09 23:28:42     10s] **WARN: (IMPLF-201):	Pin 'IrqDeglitched[5]' in macro 'GlitchFilter' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/09 23:28:42     10s] Type 'man IMPLF-201' for more detail.
[11/09 23:28:42     10s] **WARN: (IMPLF-201):	Pin 'IrqDeglitched[6]' in macro 'GlitchFilter' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/09 23:28:42     10s] Type 'man IMPLF-201' for more detail.
[11/09 23:28:42     10s] **WARN: (IMPLF-201):	Pin 'IrqDeglitched[7]' in macro 'GlitchFilter' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/09 23:28:42     10s] Type 'man IMPLF-201' for more detail.
[11/09 23:28:42     10s] **WARN: (IMPLF-201):	Pin 'IrqDeglitched[8]' in macro 'GlitchFilter' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/09 23:28:42     10s] Type 'man IMPLF-201' for more detail.
[11/09 23:28:42     10s] **WARN: (IMPLF-201):	Pin 'IrqDeglitched[9]' in macro 'GlitchFilter' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/09 23:28:42     10s] Type 'man IMPLF-201' for more detail.
[11/09 23:28:42     10s] **WARN: (IMPLF-201):	Pin 'IrqDeglitched[10]' in macro 'GlitchFilter' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/09 23:28:42     10s] Type 'man IMPLF-201' for more detail.
[11/09 23:28:42     10s] **WARN: (IMPLF-201):	Pin 'IrqDeglitched[11]' in macro 'GlitchFilter' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/09 23:28:42     10s] Type 'man IMPLF-201' for more detail.
[11/09 23:28:42     10s] **WARN: (IMPLF-201):	Pin 'IrqDeglitched[12]' in macro 'GlitchFilter' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/09 23:28:42     10s] Type 'man IMPLF-201' for more detail.
[11/09 23:28:42     10s] **WARN: (IMPLF-201):	Pin 'IrqDeglitched[13]' in macro 'GlitchFilter' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/09 23:28:42     10s] Type 'man IMPLF-201' for more detail.
[11/09 23:28:42     10s] **WARN: (IMPLF-201):	Pin 'IrqDeglitched[14]' in macro 'GlitchFilter' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/09 23:28:42     10s] Type 'man IMPLF-201' for more detail.
[11/09 23:28:42     10s] **WARN: (IMPLF-201):	Pin 'IrqDeglitched[15]' in macro 'GlitchFilter' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/09 23:28:42     10s] Type 'man IMPLF-201' for more detail.
[11/09 23:28:42     10s] **WARN: (IMPLF-201):	Pin 'IrqDeglitched[16]' in macro 'GlitchFilter' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/09 23:28:42     10s] Type 'man IMPLF-201' for more detail.
[11/09 23:28:42     10s] **WARN: (IMPLF-201):	Pin 'IrqDeglitched[17]' in macro 'GlitchFilter' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/09 23:28:42     10s] Type 'man IMPLF-201' for more detail.
[11/09 23:28:42     10s] **WARN: (EMS-27):	Message (IMPLF-201) has exceeded the current message display limit of 20.
[11/09 23:28:42     10s] To increase the message display limit, refer to the product command reference manual.
[11/09 23:28:42     10s] 
[11/09 23:28:42     10s] viaInitial starts at Sun Nov  9 23:28:42 2025
viaInitial ends at Sun Nov  9 23:28:42 2025

##  Check design process and node:  
##  Both design process and tech node are not set.

[11/09 23:28:42     10s] Loading view definition file from tcl/viewdefinition.tcl
[11/09 23:28:42     10s] Reading max_library_set timing library '/opt/design_kits/TSMC65-IP/arm/sc10/hvt/aci/sc-ad10/ecsm-timing/scadv10_cln65gp_hvt_ss_0p9v_125c.lib' ...
[11/09 23:28:44     12s] Both ff/latch and statetable are present in cell 'RF1R2WSX1MA10TH'. Only ff/latch will be used to model sequential cell behavior and statetable will be ignored (File /opt/design_kits/TSMC65-IP/arm/sc10/hvt/aci/sc-ad10/ecsm-timing/scadv10_cln65gp_hvt_ss_0p9v_125c.lib)
[11/09 23:28:44     12s] Both ff/latch and statetable are present in cell 'RF1R2WSX1P4MA10TH'. Only ff/latch will be used to model sequential cell behavior and statetable will be ignored (File /opt/design_kits/TSMC65-IP/arm/sc10/hvt/aci/sc-ad10/ecsm-timing/scadv10_cln65gp_hvt_ss_0p9v_125c.lib)
[11/09 23:28:44     12s] Both ff/latch and statetable are present in cell 'RF1R2WSX2MA10TH'. Only ff/latch will be used to model sequential cell behavior and statetable will be ignored (File /opt/design_kits/TSMC65-IP/arm/sc10/hvt/aci/sc-ad10/ecsm-timing/scadv10_cln65gp_hvt_ss_0p9v_125c.lib)
[11/09 23:28:44     12s] Both ff/latch and statetable are present in cell 'RF2R2WSX1MA10TH'. Only ff/latch will be used to model sequential cell behavior and statetable will be ignored (File /opt/design_kits/TSMC65-IP/arm/sc10/hvt/aci/sc-ad10/ecsm-timing/scadv10_cln65gp_hvt_ss_0p9v_125c.lib)
[11/09 23:28:44     12s] Both ff/latch and statetable are present in cell 'RF2R2WSX1P4MA10TH'. Only ff/latch will be used to model sequential cell behavior and statetable will be ignored (File /opt/design_kits/TSMC65-IP/arm/sc10/hvt/aci/sc-ad10/ecsm-timing/scadv10_cln65gp_hvt_ss_0p9v_125c.lib)
[11/09 23:28:44     13s] Both ff/latch and statetable are present in cell 'RF2R2WSX2MA10TH'. Only ff/latch will be used to model sequential cell behavior and statetable will be ignored (File /opt/design_kits/TSMC65-IP/arm/sc10/hvt/aci/sc-ad10/ecsm-timing/scadv10_cln65gp_hvt_ss_0p9v_125c.lib)
[11/09 23:28:44     13s] **WARN: (TECHLIB-302):	No function defined for cell 'FILLCAPTIE8A10TH'. The cell will only be used for analysis. (File /opt/design_kits/TSMC65-IP/arm/sc10/hvt/aci/sc-ad10/ecsm-timing/scadv10_cln65gp_hvt_ss_0p9v_125c.lib)
[11/09 23:28:44     13s] **WARN: (TECHLIB-302):	No function defined for cell 'FILLCAPTIE6A10TH'. The cell will only be used for analysis. (File /opt/design_kits/TSMC65-IP/arm/sc10/hvt/aci/sc-ad10/ecsm-timing/scadv10_cln65gp_hvt_ss_0p9v_125c.lib)
[11/09 23:28:44     13s] **WARN: (TECHLIB-302):	No function defined for cell 'FILLCAPTIE64A10TH'. The cell will only be used for analysis. (File /opt/design_kits/TSMC65-IP/arm/sc10/hvt/aci/sc-ad10/ecsm-timing/scadv10_cln65gp_hvt_ss_0p9v_125c.lib)
[11/09 23:28:44     13s] **WARN: (TECHLIB-302):	No function defined for cell 'FILLCAPTIE32A10TH'. The cell will only be used for analysis. (File /opt/design_kits/TSMC65-IP/arm/sc10/hvt/aci/sc-ad10/ecsm-timing/scadv10_cln65gp_hvt_ss_0p9v_125c.lib)
[11/09 23:28:44     13s] **WARN: (TECHLIB-302):	No function defined for cell 'FILLCAPTIE16A10TH'. The cell will only be used for analysis. (File /opt/design_kits/TSMC65-IP/arm/sc10/hvt/aci/sc-ad10/ecsm-timing/scadv10_cln65gp_hvt_ss_0p9v_125c.lib)
[11/09 23:28:44     13s] **WARN: (TECHLIB-302):	No function defined for cell 'FILLCAPTIE128A10TH'. The cell will only be used for analysis. (File /opt/design_kits/TSMC65-IP/arm/sc10/hvt/aci/sc-ad10/ecsm-timing/scadv10_cln65gp_hvt_ss_0p9v_125c.lib)
[11/09 23:28:44     13s] **WARN: (TECHLIB-302):	No function defined for cell 'FILLCAP8A10TH'. The cell will only be used for analysis. (File /opt/design_kits/TSMC65-IP/arm/sc10/hvt/aci/sc-ad10/ecsm-timing/scadv10_cln65gp_hvt_ss_0p9v_125c.lib)
[11/09 23:28:44     13s] **WARN: (TECHLIB-302):	No function defined for cell 'FILLCAP64A10TH'. The cell will only be used for analysis. (File /opt/design_kits/TSMC65-IP/arm/sc10/hvt/aci/sc-ad10/ecsm-timing/scadv10_cln65gp_hvt_ss_0p9v_125c.lib)
[11/09 23:28:44     13s] **WARN: (TECHLIB-302):	No function defined for cell 'FILLCAP4A10TH'. The cell will only be used for analysis. (File /opt/design_kits/TSMC65-IP/arm/sc10/hvt/aci/sc-ad10/ecsm-timing/scadv10_cln65gp_hvt_ss_0p9v_125c.lib)
[11/09 23:28:44     13s] **WARN: (TECHLIB-302):	No function defined for cell 'FILLCAP3A10TH'. The cell will only be used for analysis. (File /opt/design_kits/TSMC65-IP/arm/sc10/hvt/aci/sc-ad10/ecsm-timing/scadv10_cln65gp_hvt_ss_0p9v_125c.lib)
[11/09 23:28:44     13s] **WARN: (TECHLIB-302):	No function defined for cell 'FILLCAP32A10TH'. The cell will only be used for analysis. (File /opt/design_kits/TSMC65-IP/arm/sc10/hvt/aci/sc-ad10/ecsm-timing/scadv10_cln65gp_hvt_ss_0p9v_125c.lib)
[11/09 23:28:44     13s] **WARN: (TECHLIB-302):	No function defined for cell 'FILLCAP16A10TH'. The cell will only be used for analysis. (File /opt/design_kits/TSMC65-IP/arm/sc10/hvt/aci/sc-ad10/ecsm-timing/scadv10_cln65gp_hvt_ss_0p9v_125c.lib)
[11/09 23:28:44     13s] **WARN: (TECHLIB-302):	No function defined for cell 'FILLCAP128A10TH'. The cell will only be used for analysis. (File /opt/design_kits/TSMC65-IP/arm/sc10/hvt/aci/sc-ad10/ecsm-timing/scadv10_cln65gp_hvt_ss_0p9v_125c.lib)
[11/09 23:28:44     13s] **WARN: (TECHLIB-302):	No function defined for cell 'FILL18CAPTIE64A10TH'. The cell will only be used for analysis. (File /opt/design_kits/TSMC65-IP/arm/sc10/hvt/aci/sc-ad10/ecsm-timing/scadv10_cln65gp_hvt_ss_0p9v_125c.lib)
[11/09 23:28:44     13s] **WARN: (TECHLIB-302):	No function defined for cell 'FILL18CAPTIE32A10TH'. The cell will only be used for analysis. (File /opt/design_kits/TSMC65-IP/arm/sc10/hvt/aci/sc-ad10/ecsm-timing/scadv10_cln65gp_hvt_ss_0p9v_125c.lib)
[11/09 23:28:44     13s] **WARN: (TECHLIB-302):	No function defined for cell 'FILL18CAPTIE16A10TH'. The cell will only be used for analysis. (File /opt/design_kits/TSMC65-IP/arm/sc10/hvt/aci/sc-ad10/ecsm-timing/scadv10_cln65gp_hvt_ss_0p9v_125c.lib)
[11/09 23:28:44     13s] **WARN: (TECHLIB-302):	No function defined for cell 'FILL18CAPTIE12A10TH'. The cell will only be used for analysis. (File /opt/design_kits/TSMC65-IP/arm/sc10/hvt/aci/sc-ad10/ecsm-timing/scadv10_cln65gp_hvt_ss_0p9v_125c.lib)
[11/09 23:28:44     13s] **WARN: (TECHLIB-302):	No function defined for cell 'FILL18CAPTIE128A10TH'. The cell will only be used for analysis. (File /opt/design_kits/TSMC65-IP/arm/sc10/hvt/aci/sc-ad10/ecsm-timing/scadv10_cln65gp_hvt_ss_0p9v_125c.lib)
[11/09 23:28:44     13s] **WARN: (TECHLIB-302):	No function defined for cell 'FILL18CAP64A10TH'. The cell will only be used for analysis. (File /opt/design_kits/TSMC65-IP/arm/sc10/hvt/aci/sc-ad10/ecsm-timing/scadv10_cln65gp_hvt_ss_0p9v_125c.lib)
[11/09 23:28:44     13s] **WARN: (TECHLIB-302):	No function defined for cell 'FILL18CAP32A10TH'. The cell will only be used for analysis. (File /opt/design_kits/TSMC65-IP/arm/sc10/hvt/aci/sc-ad10/ecsm-timing/scadv10_cln65gp_hvt_ss_0p9v_125c.lib)
[11/09 23:28:44     13s] Message <TECHLIB-302> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
[11/09 23:28:44     13s] Read 890 cells in library 'scadv10_cln65gp_hvt_ss_0p9v_125c' 
[11/09 23:28:44     13s] Reading max_library_set timing library '/home/mseminario2/chips/myshkin/ip/rom_hvt_pg/rom_hvt_pg_nldm_ss_0p90v_0p90v_125c_syn.lib' ...
[11/09 23:28:44     13s] Read 1 cells in library 'USERLIB_nldm_ss_0p90v_0p90v_125c' 
[11/09 23:28:44     13s] Reading max_library_set timing library '/home/mseminario2/chips/myshkin/ip/sram1p16k_hvt_pg/sram1p16k_hvt_pg_nldm_ss_0p90v_0p90v_125c_syn.lib' ...
[11/09 23:28:44     13s] **WARN: (TECHLIB-459):	Appending library 'USERLIB_nldm_ss_0p90v_0p90v_125c' to the previously read library of the same name and nominal PVT. Cell definitions from the previously read library will not be overridden. (File /home/mseminario2/chips/myshkin/ip/sram1p16k_hvt_pg/sram1p16k_hvt_pg_nldm_ss_0p90v_0p90v_125c_syn.lib)
[11/09 23:28:44     13s] Read 1 cells in library 'USERLIB_nldm_ss_0p90v_0p90v_125c' 
[11/09 23:28:44     13s] Reading max_library_set timing library '/home/mseminario2/chips/myshkin/ip/sram1p8k_hvt_pg/sram1p8k_hvt_pg_nldm_ss_0p90v_0p90v_125c_syn.lib' ...
[11/09 23:28:44     13s] **WARN: (TECHLIB-459):	Appending library 'USERLIB_nldm_ss_0p90v_0p90v_125c' to the previously read library of the same name and nominal PVT. Cell definitions from the previously read library will not be overridden. (File /home/mseminario2/chips/myshkin/ip/sram1p8k_hvt_pg/sram1p8k_hvt_pg_nldm_ss_0p90v_0p90v_125c_syn.lib)
[11/09 23:28:44     13s] Read 1 cells in library 'USERLIB_nldm_ss_0p90v_0p90v_125c' 
[11/09 23:28:44     13s] Reading max_library_set timing library '/home/mseminario2/chips/myshkin/ip/sram1p1k_hvt_pg/sram1p1k_hvt_pg_nldm_ss_0p90v_0p90v_125c_syn.lib' ...
[11/09 23:28:44     13s] **WARN: (TECHLIB-459):	Appending library 'USERLIB_nldm_ss_0p90v_0p90v_125c' to the previously read library of the same name and nominal PVT. Cell definitions from the previously read library will not be overridden. (File /home/mseminario2/chips/myshkin/ip/sram1p1k_hvt_pg/sram1p1k_hvt_pg_nldm_ss_0p90v_0p90v_125c_syn.lib)
[11/09 23:28:44     13s] Read 1 cells in library 'USERLIB_nldm_ss_0p90v_0p90v_125c' 
[11/09 23:28:44     13s] Reading min_library_set timing library '/opt/design_kits/TSMC65-IP/arm/sc10/hvt/aci/sc-ad10/ecsm-timing/scadv10_cln65gp_hvt_ff_1p1v_m40c.lib' ...
[11/09 23:28:46     15s] Both ff/latch and statetable are present in cell 'RF1R2WSX1MA10TH'. Only ff/latch will be used to model sequential cell behavior and statetable will be ignored (File /opt/design_kits/TSMC65-IP/arm/sc10/hvt/aci/sc-ad10/ecsm-timing/scadv10_cln65gp_hvt_ff_1p1v_m40c.lib)
[11/09 23:28:46     15s] Both ff/latch and statetable are present in cell 'RF1R2WSX1P4MA10TH'. Only ff/latch will be used to model sequential cell behavior and statetable will be ignored (File /opt/design_kits/TSMC65-IP/arm/sc10/hvt/aci/sc-ad10/ecsm-timing/scadv10_cln65gp_hvt_ff_1p1v_m40c.lib)
[11/09 23:28:46     15s] Both ff/latch and statetable are present in cell 'RF1R2WSX2MA10TH'. Only ff/latch will be used to model sequential cell behavior and statetable will be ignored (File /opt/design_kits/TSMC65-IP/arm/sc10/hvt/aci/sc-ad10/ecsm-timing/scadv10_cln65gp_hvt_ff_1p1v_m40c.lib)
[11/09 23:28:46     15s] Both ff/latch and statetable are present in cell 'RF2R2WSX1MA10TH'. Only ff/latch will be used to model sequential cell behavior and statetable will be ignored (File /opt/design_kits/TSMC65-IP/arm/sc10/hvt/aci/sc-ad10/ecsm-timing/scadv10_cln65gp_hvt_ff_1p1v_m40c.lib)
[11/09 23:28:46     15s] Both ff/latch and statetable are present in cell 'RF2R2WSX1P4MA10TH'. Only ff/latch will be used to model sequential cell behavior and statetable will be ignored (File /opt/design_kits/TSMC65-IP/arm/sc10/hvt/aci/sc-ad10/ecsm-timing/scadv10_cln65gp_hvt_ff_1p1v_m40c.lib)
[11/09 23:28:46     15s] Both ff/latch and statetable are present in cell 'RF2R2WSX2MA10TH'. Only ff/latch will be used to model sequential cell behavior and statetable will be ignored (File /opt/design_kits/TSMC65-IP/arm/sc10/hvt/aci/sc-ad10/ecsm-timing/scadv10_cln65gp_hvt_ff_1p1v_m40c.lib)
[11/09 23:28:46     15s] Read 890 cells in library 'scadv10_cln65gp_hvt_ff_1p1v_m40c' 
[11/09 23:28:46     15s] Reading min_library_set timing library '/home/mseminario2/chips/myshkin/ip/rom_hvt_pg/rom_hvt_pg_nldm_ff_1p10v_1p10v_m40c_syn.lib' ...
[11/09 23:28:46     15s] Read 1 cells in library 'USERLIB_nldm_ff_1p10v_1p10v_m40c' 
[11/09 23:28:46     15s] Reading min_library_set timing library '/home/mseminario2/chips/myshkin/ip/sram1p16k_hvt_pg/sram1p16k_hvt_pg_nldm_ff_1p10v_1p10v_m40c_syn.lib' ...
[11/09 23:28:46     15s] **WARN: (TECHLIB-459):	Appending library 'USERLIB_nldm_ff_1p10v_1p10v_m40c' to the previously read library of the same name and nominal PVT. Cell definitions from the previously read library will not be overridden. (File /home/mseminario2/chips/myshkin/ip/sram1p16k_hvt_pg/sram1p16k_hvt_pg_nldm_ff_1p10v_1p10v_m40c_syn.lib)
[11/09 23:28:46     15s] Read 1 cells in library 'USERLIB_nldm_ff_1p10v_1p10v_m40c' 
[11/09 23:28:46     15s] Reading min_library_set timing library '/home/mseminario2/chips/myshkin/ip/sram1p8k_hvt_pg/sram1p8k_hvt_pg_nldm_ff_1p10v_1p10v_m40c_syn.lib' ...
[11/09 23:28:46     15s] **WARN: (TECHLIB-459):	Appending library 'USERLIB_nldm_ff_1p10v_1p10v_m40c' to the previously read library of the same name and nominal PVT. Cell definitions from the previously read library will not be overridden. (File /home/mseminario2/chips/myshkin/ip/sram1p8k_hvt_pg/sram1p8k_hvt_pg_nldm_ff_1p10v_1p10v_m40c_syn.lib)
[11/09 23:28:46     15s] Read 1 cells in library 'USERLIB_nldm_ff_1p10v_1p10v_m40c' 
[11/09 23:28:46     15s] Reading min_library_set timing library '/home/mseminario2/chips/myshkin/ip/sram1p1k_hvt_pg/sram1p1k_hvt_pg_nldm_ff_1p10v_1p10v_m40c_syn.lib' ...
[11/09 23:28:46     15s] **WARN: (TECHLIB-459):	Appending library 'USERLIB_nldm_ff_1p10v_1p10v_m40c' to the previously read library of the same name and nominal PVT. Cell definitions from the previously read library will not be overridden. (File /home/mseminario2/chips/myshkin/ip/sram1p1k_hvt_pg/sram1p1k_hvt_pg_nldm_ff_1p10v_1p10v_m40c_syn.lib)
[11/09 23:28:46     15s] Read 1 cells in library 'USERLIB_nldm_ff_1p10v_1p10v_m40c' 
[11/09 23:28:46     15s] Ending "PreSetAnalysisView" (total cpu=0:00:04.9, real=0:00:04.0, peak res=948.9M, current mem=805.2M)
[11/09 23:28:46     15s] *** End library_loading (cpu=0.08min, real=0.07min, mem=106.9M, fe_cpu=0.27min, fe_real=0.25min, fe_mem=1118.6M) ***
[11/09 23:28:46     15s] #% Begin Load netlist data ... (date=11/09 23:28:46, mem=805.2M)
[11/09 23:28:46     15s] *** Begin netlist parsing (mem=1118.6M) ***
[11/09 23:28:46     15s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3X4MA10TH' is defined in LEF but not in the timing library.
[11/09 23:28:46     15s] Type 'man IMPVL-159' for more detail.
[11/09 23:28:46     15s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3X4MA10TH' is defined in LEF but not in the timing library.
[11/09 23:28:46     15s] Type 'man IMPVL-159' for more detail.
[11/09 23:28:46     15s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3X3MA10TH' is defined in LEF but not in the timing library.
[11/09 23:28:46     15s] Type 'man IMPVL-159' for more detail.
[11/09 23:28:46     15s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3X3MA10TH' is defined in LEF but not in the timing library.
[11/09 23:28:46     15s] Type 'man IMPVL-159' for more detail.
[11/09 23:28:46     15s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3X2MA10TH' is defined in LEF but not in the timing library.
[11/09 23:28:46     15s] Type 'man IMPVL-159' for more detail.
[11/09 23:28:46     15s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3X2MA10TH' is defined in LEF but not in the timing library.
[11/09 23:28:46     15s] Type 'man IMPVL-159' for more detail.
[11/09 23:28:46     15s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3X1P4MA10TH' is defined in LEF but not in the timing library.
[11/09 23:28:46     15s] Type 'man IMPVL-159' for more detail.
[11/09 23:28:46     15s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3X1P4MA10TH' is defined in LEF but not in the timing library.
[11/09 23:28:46     15s] Type 'man IMPVL-159' for more detail.
[11/09 23:28:46     15s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3X1MA10TH' is defined in LEF but not in the timing library.
[11/09 23:28:46     15s] Type 'man IMPVL-159' for more detail.
[11/09 23:28:46     15s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3X1MA10TH' is defined in LEF but not in the timing library.
[11/09 23:28:46     15s] Type 'man IMPVL-159' for more detail.
[11/09 23:28:46     15s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3X0P7MA10TH' is defined in LEF but not in the timing library.
[11/09 23:28:46     15s] Type 'man IMPVL-159' for more detail.
[11/09 23:28:46     15s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3X0P7MA10TH' is defined in LEF but not in the timing library.
[11/09 23:28:46     15s] Type 'man IMPVL-159' for more detail.
[11/09 23:28:46     15s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3X0P5MA10TH' is defined in LEF but not in the timing library.
[11/09 23:28:46     15s] Type 'man IMPVL-159' for more detail.
[11/09 23:28:46     15s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3X0P5MA10TH' is defined in LEF but not in the timing library.
[11/09 23:28:46     15s] Type 'man IMPVL-159' for more detail.
[11/09 23:28:46     15s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2X4MA10TH' is defined in LEF but not in the timing library.
[11/09 23:28:46     15s] Type 'man IMPVL-159' for more detail.
[11/09 23:28:46     15s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2X4MA10TH' is defined in LEF but not in the timing library.
[11/09 23:28:46     15s] Type 'man IMPVL-159' for more detail.
[11/09 23:28:46     15s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2X3MA10TH' is defined in LEF but not in the timing library.
[11/09 23:28:46     15s] Type 'man IMPVL-159' for more detail.
[11/09 23:28:46     15s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2X3MA10TH' is defined in LEF but not in the timing library.
[11/09 23:28:46     15s] Type 'man IMPVL-159' for more detail.
[11/09 23:28:46     15s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2X2MA10TH' is defined in LEF but not in the timing library.
[11/09 23:28:46     15s] Type 'man IMPVL-159' for more detail.
[11/09 23:28:46     15s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2X2MA10TH' is defined in LEF but not in the timing library.
[11/09 23:28:46     15s] Type 'man IMPVL-159' for more detail.
[11/09 23:28:46     15s] **WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
[11/09 23:28:46     15s] To increase the message display limit, refer to the product command reference manual.
[11/09 23:28:46     15s] Created 894 new cells from 4 timing libraries.
[11/09 23:28:46     15s] Reading netlist ...
[11/09 23:28:46     15s] Backslashed names will retain backslash and a trailing blank character.
[11/09 23:28:46     15s] Reading verilog netlist '../genus/out/MCU.genus.v'
[11/09 23:28:47     16s] 
[11/09 23:28:47     16s] *** Memory Usage v#1 (Current mem = 1128.586M, initial mem = 283.547M) ***
[11/09 23:28:47     16s] *** End netlist parsing (cpu=0:00:00.2, real=0:00:01.0, mem=1128.6M) ***
[11/09 23:28:47     16s] #% End Load netlist data ... (date=11/09 23:28:47, total cpu=0:00:00.2, real=0:00:01.0, peak res=851.2M, current mem=851.2M)
[11/09 23:28:47     16s] Set top cell to MCU.
[11/09 23:28:47     16s] Hooked 1788 DB cells to tlib cells.
[11/09 23:28:47     16s] ** Removed 2 unused lib cells.
[11/09 23:28:47     16s] Ending "BindLib:" (total cpu=0:00:00.2, real=0:00:00.0, peak res=872.3M, current mem=872.3M)
[11/09 23:28:47     16s] Starting recursive module instantiation check.
[11/09 23:28:47     16s] No recursion found.
[11/09 23:28:47     16s] Building hierarchical netlist for Cell MCU ...
[11/09 23:28:47     16s] *** Netlist is unique.
[11/09 23:28:47     16s] Setting Std. cell height to 4000 DBU (smallest netlist inst).
[11/09 23:28:47     16s] ** info: there are 2260 modules.
[11/09 23:28:47     16s] ** info: there are 27768 stdCell insts.
[11/09 23:28:47     16s] ** info: there are 9 macros.
[11/09 23:28:47     16s] 
[11/09 23:28:47     16s] *** Memory Usage v#1 (Current mem = 1199.000M, initial mem = 283.547M) ***
[11/09 23:28:47     16s] Set Default Net Delay as 1000 ps.
[11/09 23:28:47     16s] Set Default Net Load as 0.5 pF. 
[11/09 23:28:47     16s] Set Default Input Pin Transition as 0.1 ps.
[11/09 23:28:47     16s] Extraction setup Started 
[11/09 23:28:47     16s] Initializing multi-corner RC extraction with 2 active RC Corners ...
[11/09 23:28:47     16s] Captable file(s) not specified in multi-corner setup. PreRoute extraction will use technology file. For postRoute extraction, default value for effort level would be 'medium' and effort level 'low' would not be allowed.
[11/09 23:28:47     16s] __QRC_SADV_USE_LE__ is set 0
[11/09 23:28:48     17s] Metal Layer Id 1 is M1 
[11/09 23:28:48     17s] Metal Layer Id 2 is M2 
[11/09 23:28:48     17s] Metal Layer Id 3 is M3 
[11/09 23:28:48     17s] Metal Layer Id 4 is M4 
[11/09 23:28:48     17s] Metal Layer Id 5 is M5 
[11/09 23:28:48     17s] Metal Layer Id 6 is M6 
[11/09 23:28:48     17s] Metal Layer Id 7 is M7 
[11/09 23:28:48     17s] Metal Layer Id 8 is M8 
[11/09 23:28:48     17s] Via Layer Id 34 is VIA1 
[11/09 23:28:48     17s] Via Layer Id 35 is VIA2 
[11/09 23:28:48     17s] Via Layer Id 36 is VIA3 
[11/09 23:28:48     17s] Via Layer Id 37 is VIA4 
[11/09 23:28:48     17s] Via Layer Id 38 is VIA5 
[11/09 23:28:48     17s] Via Layer Id 39 is VIA6 
[11/09 23:28:48     17s] Via Layer Id 40 is VIA7 
[11/09 23:28:48     17s] Generating auto layer map file.
[11/09 23:28:48     17s]  lef metal Layer Id 1 mapped to tech Id 6 of Layer metal_1 
[11/09 23:28:48     17s]  lef via Layer Id 1 mapped to tech Id 7 of Layer via_1 
[11/09 23:28:48     17s]  lef metal Layer Id 2 mapped to tech Id 8 of Layer metal_2 
[11/09 23:28:48     17s]  lef via Layer Id 2 mapped to tech Id 9 of Layer via_2 
[11/09 23:28:48     17s]  lef metal Layer Id 3 mapped to tech Id 10 of Layer metal_3 
[11/09 23:28:48     17s]  lef via Layer Id 3 mapped to tech Id 11 of Layer via_3 
[11/09 23:28:48     17s]  lef metal Layer Id 4 mapped to tech Id 12 of Layer metal_4 
[11/09 23:28:48     17s]  lef via Layer Id 4 mapped to tech Id 13 of Layer via_4 
[11/09 23:28:48     17s]  lef metal Layer Id 5 mapped to tech Id 14 of Layer metal_5 
[11/09 23:28:48     17s]  lef via Layer Id 5 mapped to tech Id 15 of Layer via_5 
[11/09 23:28:48     17s]  lef metal Layer Id 6 mapped to tech Id 16 of Layer metal_6 
[11/09 23:28:48     17s]  lef via Layer Id 6 mapped to tech Id 17 of Layer via_6 
[11/09 23:28:48     17s]  lef metal Layer Id 7 mapped to tech Id 18 of Layer metal_7 
[11/09 23:28:48     17s]  lef via Layer Id 7 mapped to tech Id 19 of Layer via_7 
[11/09 23:28:48     17s]  lef metal Layer Id 8 mapped to tech Id 20 of Layer metal_8 
[11/09 23:28:48     17s]  lef via Layer Id 8 mapped to tech Id 21 of Layer via_8 
[11/09 23:28:48     17s]  lef metal Layer Id 9 mapped to tech Id 22 of Layer metal_9 
[11/09 23:28:48     17s] Metal Layer Id 1 mapped to 6 
[11/09 23:28:48     17s] Via Layer Id 1 mapped to 7 
[11/09 23:28:48     17s] Metal Layer Id 2 mapped to 8 
[11/09 23:28:48     17s] Via Layer Id 2 mapped to 9 
[11/09 23:28:48     17s] Metal Layer Id 3 mapped to 10 
[11/09 23:28:48     17s] Via Layer Id 3 mapped to 11 
[11/09 23:28:48     17s] Metal Layer Id 4 mapped to 12 
[11/09 23:28:48     17s] Via Layer Id 4 mapped to 13 
[11/09 23:28:48     17s] Metal Layer Id 5 mapped to 14 
[11/09 23:28:48     17s] Via Layer Id 5 mapped to 15 
[11/09 23:28:48     17s] Metal Layer Id 6 mapped to 16 
[11/09 23:28:48     17s] Via Layer Id 6 mapped to 17 
[11/09 23:28:48     17s] Metal Layer Id 7 mapped to 18 
[11/09 23:28:48     17s] Via Layer Id 7 mapped to 19 
[11/09 23:28:48     17s] Metal Layer Id 8 mapped to 20 
[11/09 23:28:48     17s] Via Layer Id 8 mapped to 21 
[11/09 23:28:48     17s] Metal Layer Id 9 mapped to 22 
[11/09 23:28:48     17s] Restore PreRoute Pattern Extraction data failed.
[11/09 23:28:48     17s] Importing multi-corner technology file(s) for preRoute extraction...
[11/09 23:28:48     17s] /opt/design_kits/TSMC65-IP/arm/sc10/hvt/aci/sc-ad10/voltagestorm/tsmc65_hvt_sc_adv10_9lm_2thick.cl/icecaps.tch
[11/09 23:28:48     17s] Metal Layer Id 1 is M1 
[11/09 23:28:48     17s] Metal Layer Id 2 is M2 
[11/09 23:28:48     17s] Metal Layer Id 3 is M3 
[11/09 23:28:48     17s] Metal Layer Id 4 is M4 
[11/09 23:28:48     17s] Metal Layer Id 5 is M5 
[11/09 23:28:48     17s] Metal Layer Id 6 is M6 
[11/09 23:28:48     17s] Metal Layer Id 7 is M7 
[11/09 23:28:48     17s] Metal Layer Id 8 is M8 
[11/09 23:28:48     17s] Via Layer Id 34 is VIA1 
[11/09 23:28:48     17s] Via Layer Id 35 is VIA2 
[11/09 23:28:48     17s] Via Layer Id 36 is VIA3 
[11/09 23:28:48     17s] Via Layer Id 37 is VIA4 
[11/09 23:28:48     17s] Via Layer Id 38 is VIA5 
[11/09 23:28:48     17s] Via Layer Id 39 is VIA6 
[11/09 23:28:48     17s] Via Layer Id 40 is VIA7 
[11/09 23:28:48     17s] Generating auto layer map file.
[11/09 23:28:48     17s]  lef metal Layer Id 1 mapped to tech Id 6 of Layer metal_1 
[11/09 23:28:48     17s]  lef via Layer Id 1 mapped to tech Id 7 of Layer via_1 
[11/09 23:28:48     17s]  lef metal Layer Id 2 mapped to tech Id 8 of Layer metal_2 
[11/09 23:28:48     17s]  lef via Layer Id 2 mapped to tech Id 9 of Layer via_2 
[11/09 23:28:48     17s]  lef metal Layer Id 3 mapped to tech Id 10 of Layer metal_3 
[11/09 23:28:48     17s]  lef via Layer Id 3 mapped to tech Id 11 of Layer via_3 
[11/09 23:28:48     17s]  lef metal Layer Id 4 mapped to tech Id 12 of Layer metal_4 
[11/09 23:28:48     17s]  lef via Layer Id 4 mapped to tech Id 13 of Layer via_4 
[11/09 23:28:48     17s]  lef metal Layer Id 5 mapped to tech Id 14 of Layer metal_5 
[11/09 23:28:48     17s]  lef via Layer Id 5 mapped to tech Id 15 of Layer via_5 
[11/09 23:28:48     17s]  lef metal Layer Id 6 mapped to tech Id 16 of Layer metal_6 
[11/09 23:28:48     17s]  lef via Layer Id 6 mapped to tech Id 17 of Layer via_6 
[11/09 23:28:48     17s]  lef metal Layer Id 7 mapped to tech Id 18 of Layer metal_7 
[11/09 23:28:48     17s]  lef via Layer Id 7 mapped to tech Id 19 of Layer via_7 
[11/09 23:28:48     17s]  lef metal Layer Id 8 mapped to tech Id 20 of Layer metal_8 
[11/09 23:28:48     17s]  lef via Layer Id 8 mapped to tech Id 21 of Layer via_8 
[11/09 23:28:48     17s]  lef metal Layer Id 9 mapped to tech Id 22 of Layer metal_9 
[11/09 23:28:48     17s] Metal Layer Id 1 mapped to 6 
[11/09 23:28:48     17s] Via Layer Id 1 mapped to 7 
[11/09 23:28:48     17s] Metal Layer Id 2 mapped to 8 
[11/09 23:28:48     17s] Via Layer Id 2 mapped to 9 
[11/09 23:28:48     17s] Metal Layer Id 3 mapped to 10 
[11/09 23:28:48     17s] Via Layer Id 3 mapped to 11 
[11/09 23:28:48     17s] Metal Layer Id 4 mapped to 12 
[11/09 23:28:48     17s] Via Layer Id 4 mapped to 13 
[11/09 23:28:48     17s] Metal Layer Id 5 mapped to 14 
[11/09 23:28:48     17s] Via Layer Id 5 mapped to 15 
[11/09 23:28:48     17s] Metal Layer Id 6 mapped to 16 
[11/09 23:28:48     17s] Via Layer Id 6 mapped to 17 
[11/09 23:28:48     17s] Metal Layer Id 7 mapped to 18 
[11/09 23:28:48     17s] Via Layer Id 7 mapped to 19 
[11/09 23:28:48     17s] Metal Layer Id 8 mapped to 20 
[11/09 23:28:48     17s] Via Layer Id 8 mapped to 21 
[11/09 23:28:48     17s] Metal Layer Id 9 mapped to 22 
[11/09 23:28:49     18s] Completed (cpu: 0:00:02.0 real: 0:00:02.0)
[11/09 23:28:49     18s] Set Shrink Factor to 1.00000
[11/09 23:28:49     18s] Summary of Active RC-Corners : 
[11/09 23:28:49     18s]  
[11/09 23:28:49     18s]  Analysis View: setup_analysis_view
[11/09 23:28:49     18s]     RC-Corner Name        : worst_rc_corner
[11/09 23:28:49     18s]     RC-Corner Index       : 0
[11/09 23:28:49     18s]     RC-Corner Temperature : 25 Celsius
[11/09 23:28:49     18s]     RC-Corner Cap Table   : ''
[11/09 23:28:49     18s]     RC-Corner PreRoute Res Factor         : 1
[11/09 23:28:49     18s]     RC-Corner PreRoute Cap Factor         : 1
[11/09 23:28:49     18s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[11/09 23:28:49     18s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[11/09 23:28:49     18s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[11/09 23:28:49     18s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[11/09 23:28:49     18s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[11/09 23:28:49     18s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[11/09 23:28:49     18s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[11/09 23:28:49     18s]     RC-Corner Technology file: '/opt/design_kits/TSMC65-IP/arm/sc10/hvt/aci/sc-ad10/voltagestorm/tsmc65_hvt_sc_adv10_9lm_2thick.cl/icecaps.tch'
[11/09 23:28:49     18s]  
[11/09 23:28:49     18s]  Analysis View: hold_analysis_view
[11/09 23:28:49     18s]     RC-Corner Name        : best_rc_corner
[11/09 23:28:49     18s]     RC-Corner Index       : 1
[11/09 23:28:49     18s]     RC-Corner Temperature : 25 Celsius
[11/09 23:28:49     18s]     RC-Corner Cap Table   : ''
[11/09 23:28:49     18s]     RC-Corner PreRoute Res Factor         : 1
[11/09 23:28:49     18s]     RC-Corner PreRoute Cap Factor         : 1
[11/09 23:28:49     18s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[11/09 23:28:49     18s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[11/09 23:28:49     18s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[11/09 23:28:49     18s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[11/09 23:28:49     18s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[11/09 23:28:49     18s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[11/09 23:28:49     18s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[11/09 23:28:49     18s]     RC-Corner Technology file: '/opt/design_kits/TSMC65-IP/arm/sc10/hvt/aci/sc-ad10/voltagestorm/tsmc65_hvt_sc_adv10_9lm_2thick.cl/icecaps.tch'
[11/09 23:28:49     18s] Technology file '/opt/design_kits/TSMC65-IP/arm/sc10/hvt/aci/sc-ad10/voltagestorm/tsmc65_hvt_sc_adv10_9lm_2thick.cl/icecaps.tch' associated with first view 'setup_analysis_view' will be used as the primary corner for the multi-corner extraction.
[11/09 23:28:49     18s] LayerId::1 widthSet size::1
[11/09 23:28:49     18s] LayerId::2 widthSet size::1
[11/09 23:28:49     18s] LayerId::3 widthSet size::1
[11/09 23:28:49     18s] LayerId::4 widthSet size::1
[11/09 23:28:49     18s] LayerId::5 widthSet size::1
[11/09 23:28:49     18s] LayerId::6 widthSet size::1
[11/09 23:28:49     18s] LayerId::7 widthSet size::1
[11/09 23:28:49     18s] LayerId::8 widthSet size::1
[11/09 23:28:49     18s] Updating RC grid for preRoute extraction ...
[11/09 23:28:49     18s] Initializing multi-corner resistance tables ...
[11/09 23:28:49     18s] **Info: Trial Route has Max Route Layer 15/8.
[11/09 23:28:49     18s] {RT worst_rc_corner 0 8 8 {7 0} 1}
[11/09 23:28:49     18s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 0.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.850000 ; wcR: 0.000000 ; newSi: 0.000000 ; pMod: 82 ; 
[11/09 23:28:49     18s] Default value for postRoute extraction mode's effortLevel (-effortLevel option of setExtractRCMode) changed to 'medium'.
[11/09 23:28:49     18s] *Info: initialize multi-corner CTS.
[11/09 23:28:49     18s] Ending "SetAnalysisView" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1119.0M, current mem=946.8M)
[11/09 23:28:50     18s] Reading timing constraints file '../genus/out/MCU.genus.sdc' ...
[11/09 23:28:50     18s] Current (total cpu=0:00:19.0, real=0:00:19.0, peak res=1185.1M, current mem=1185.1M)
[11/09 23:28:50     18s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File ../genus/out/MCU.genus.sdc, Line 9).
[11/09 23:28:50     18s] 
[11/09 23:28:50     18s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File ../genus/out/MCU.genus.sdc, Line 10).
[11/09 23:28:50     18s] 
[11/09 23:28:50     18s] **WARN: (TCLCMD-1531):	'create_clock' has been applied on hierarchical pin 'system0/mclk_out' (File ../genus/out/MCU.genus.sdc, Line 15).
[11/09 23:28:50     18s] 
[11/09 23:28:50     18s] **WARN: (TCLCMD-1531):	'create_clock' has been applied on hierarchical pin 'system0/mclk_out' (File ../genus/out/MCU.genus.sdc, Line 15).
[11/09 23:28:50     18s] 
[11/09 23:28:50     18s] **WARN: (TCLCMD-1531):	'create_clock' has been applied on hierarchical pin 'system0/smclk_out' (File ../genus/out/MCU.genus.sdc, Line 16).
[11/09 23:28:50     18s] 
[11/09 23:28:50     18s] **WARN: (TCLCMD-1531):	'create_clock' has been applied on hierarchical pin 'system0/smclk_out' (File ../genus/out/MCU.genus.sdc, Line 16).
[11/09 23:28:50     18s] 
[11/09 23:28:50     18s] **WARN: (TCLCMD-1531):	'create_clock' has been applied on hierarchical pin 'core/clk_cpu' (File ../genus/out/MCU.genus.sdc, Line 17).
[11/09 23:28:50     18s] 
[11/09 23:28:50     18s] **WARN: (TCLCMD-1531):	'create_clock' has been applied on hierarchical pin 'core/clk_cpu' (File ../genus/out/MCU.genus.sdc, Line 17).
[11/09 23:28:50     18s] 
[11/09 23:28:50     18s] **WARN: (TCLCMD-1531):	'create_clock' has been applied on hierarchical pin 'system0/clk_lfxt_out' (File ../genus/out/MCU.genus.sdc, Line 18).
[11/09 23:28:50     18s] 
[11/09 23:28:50     18s] **WARN: (TCLCMD-1531):	'create_clock' has been applied on hierarchical pin 'system0/clk_lfxt_out' (File ../genus/out/MCU.genus.sdc, Line 18).
[11/09 23:28:50     18s] 
[11/09 23:28:50     18s] **WARN: (TCLCMD-1531):	'create_clock' has been applied on hierarchical pin 'system0/clk_hfxt_out' (File ../genus/out/MCU.genus.sdc, Line 19).
[11/09 23:28:50     18s] 
[11/09 23:28:50     18s] **WARN: (TCLCMD-1531):	'create_clock' has been applied on hierarchical pin 'system0/clk_hfxt_out' (File ../genus/out/MCU.genus.sdc, Line 19).
[11/09 23:28:50     18s] 
[11/09 23:28:50     18s] **WARN: (TCLCMD-1531):	'create_clock' has been applied on hierarchical pin 'i2c0/SCL_IN' (File ../genus/out/MCU.genus.sdc, Line 20).
[11/09 23:28:50     18s] 
[11/09 23:28:50     18s] **WARN: (TCLCMD-1531):	'create_clock' has been applied on hierarchical pin 'i2c0/SCL_IN' (File ../genus/out/MCU.genus.sdc, Line 20).
[11/09 23:28:50     18s] 
[11/09 23:28:50     18s] **WARN: (TCLCMD-1531):	'create_clock' has been applied on hierarchical pin 'i2c1/SCL_IN' (File ../genus/out/MCU.genus.sdc, Line 21).
[11/09 23:28:50     18s] 
[11/09 23:28:50     18s] **WARN: (TCLCMD-1531):	'create_clock' has been applied on hierarchical pin 'i2c1/SCL_IN' (File ../genus/out/MCU.genus.sdc, Line 21).
[11/09 23:28:50     18s] 
[11/09 23:28:50     18s] **WARN: (TCLCMD-1531):	'create_clock' has been applied on hierarchical pin 'spi0/sck_in' (File ../genus/out/MCU.genus.sdc, Line 22).
[11/09 23:28:50     18s] 
[11/09 23:28:50     18s] **WARN: (TCLCMD-1531):	'create_clock' has been applied on hierarchical pin 'spi0/sck_in' (File ../genus/out/MCU.genus.sdc, Line 22).
[11/09 23:28:50     18s] 
[11/09 23:28:50     18s] **WARN: (TCLCMD-1531):	'create_clock' has been applied on hierarchical pin 'spi1/sck_in' (File ../genus/out/MCU.genus.sdc, Line 23).
[11/09 23:28:50     18s] 
[11/09 23:28:50     18s] **WARN: (TCLCMD-1531):	'create_clock' has been applied on hierarchical pin 'spi1/sck_in' (File ../genus/out/MCU.genus.sdc, Line 23).
[11/09 23:28:50     18s] 
[11/09 23:28:50     19s] **WARN: (IMPCTE-290):	Could not locate cell INVX1MA10TH in any library for view setup_analysis_view.
[11/09 23:28:50     19s] Type 'man IMPCTE-290' for more detail.
[11/09 23:28:50     19s] **WARN: (IMPCTE-288):	Could not locate the library scadv10_cln65gp_hvt_tt_1p0v_25c.
[11/09 23:28:50     19s] **WARN: (IMPCTE-289):	set_driving_cell :  Use the cell in library scadv10_cln65gp_hvt_ss_0p9v_125c.
[11/09 23:28:50     19s] **WARN: (IMPCTE-290):	Could not locate cell INVX1MA10TH in any library for view setup_analysis_view.
[11/09 23:28:50     19s] Type 'man IMPCTE-290' for more detail.
[11/09 23:28:50     19s] **WARN: (IMPCTE-288):	Could not locate the library scadv10_cln65gp_hvt_tt_1p0v_25c.
[11/09 23:28:50     19s] **WARN: (IMPCTE-289):	set_driving_cell :  Use the cell in library scadv10_cln65gp_hvt_ss_0p9v_125c.
[11/09 23:28:50     19s] **WARN: (IMPCTE-290):	Could not locate cell INVX1MA10TH in any library for view setup_analysis_view.
[11/09 23:28:50     19s] Type 'man IMPCTE-290' for more detail.
[11/09 23:28:50     19s] **WARN: (IMPCTE-288):	Could not locate the library scadv10_cln65gp_hvt_tt_1p0v_25c.
[11/09 23:28:50     19s] **WARN: (IMPCTE-289):	set_driving_cell :  Use the cell in library scadv10_cln65gp_hvt_ss_0p9v_125c.
[11/09 23:28:50     19s] **WARN: (IMPCTE-290):	Could not locate cell INVX1MA10TH in any library for view setup_analysis_view.
[11/09 23:28:50     19s] Type 'man IMPCTE-290' for more detail.
[11/09 23:28:50     19s] **WARN: (IMPCTE-288):	Could not locate the library scadv10_cln65gp_hvt_tt_1p0v_25c.
[11/09 23:28:50     19s] **WARN: (IMPCTE-289):	set_driving_cell :  Use the cell in library scadv10_cln65gp_hvt_ss_0p9v_125c.
[11/09 23:28:50     19s] **WARN: (IMPCTE-290):	Could not locate cell INVX1MA10TH in any library for view hold_analysis_view.
[11/09 23:28:50     19s] Type 'man IMPCTE-290' for more detail.
[11/09 23:28:50     19s] **WARN: (IMPCTE-288):	Could not locate the library scadv10_cln65gp_hvt_tt_1p0v_25c.
[11/09 23:28:50     19s] **WARN: (IMPCTE-289):	set_driving_cell :  Use the cell in library scadv10_cln65gp_hvt_ss_0p9v_125c.
[11/09 23:28:50     19s] **WARN: (IMPCTE-290):	Could not locate cell INVX1MA10TH in any library for view hold_analysis_view.
[11/09 23:28:50     19s] Type 'man IMPCTE-290' for more detail.
[11/09 23:28:50     19s] **WARN: (IMPCTE-288):	Could not locate the library scadv10_cln65gp_hvt_tt_1p0v_25c.
[11/09 23:28:50     19s] **WARN: (IMPCTE-289):	set_driving_cell :  Use the cell in library scadv10_cln65gp_hvt_ss_0p9v_125c.
[11/09 23:28:50     19s] **WARN: (IMPCTE-290):	Could not locate cell INVX1MA10TH in any library for view hold_analysis_view.
[11/09 23:28:50     19s] Type 'man IMPCTE-290' for more detail.
[11/09 23:28:50     19s] **WARN: (IMPCTE-288):	Could not locate the library scadv10_cln65gp_hvt_tt_1p0v_25c.
[11/09 23:28:50     19s] **WARN: (IMPCTE-289):	set_driving_cell :  Use the cell in library scadv10_cln65gp_hvt_ss_0p9v_125c.
[11/09 23:28:50     19s] **WARN: (IMPCTE-290):	Could not locate cell INVX1MA10TH in any library for view hold_analysis_view.
[11/09 23:28:50     19s] Type 'man IMPCTE-290' for more detail.
[11/09 23:28:50     19s] **WARN: (IMPCTE-288):	Could not locate the library scadv10_cln65gp_hvt_tt_1p0v_25c.
[11/09 23:28:50     19s] **WARN: (IMPCTE-289):	set_driving_cell :  Use the cell in library scadv10_cln65gp_hvt_ss_0p9v_125c.
[11/09 23:28:50     19s] **WARN: (IMPCTE-290):	Could not locate cell INVX1MA10TH in any library for view setup_analysis_view.
[11/09 23:28:50     19s] Type 'man IMPCTE-290' for more detail.
[11/09 23:28:50     19s] **WARN: (IMPCTE-288):	Could not locate the library scadv10_cln65gp_hvt_tt_1p0v_25c.
[11/09 23:28:50     19s] **WARN: (IMPCTE-289):	set_driving_cell :  Use the cell in library scadv10_cln65gp_hvt_ss_0p9v_125c.
[11/09 23:28:50     19s] **WARN: (IMPCTE-290):	Could not locate cell INVX1MA10TH in any library for view setup_analysis_view.
[11/09 23:28:50     19s] Type 'man IMPCTE-290' for more detail.
[11/09 23:28:50     19s] **WARN: (IMPCTE-288):	Could not locate the library scadv10_cln65gp_hvt_tt_1p0v_25c.
[11/09 23:28:50     19s] **WARN: (IMPCTE-289):	set_driving_cell :  Use the cell in library scadv10_cln65gp_hvt_ss_0p9v_125c.
[11/09 23:28:50     19s] **WARN: (IMPCTE-290):	Could not locate cell INVX1MA10TH in any library for view setup_analysis_view.
[11/09 23:28:50     19s] Type 'man IMPCTE-290' for more detail.
[11/09 23:28:50     19s] **WARN: (IMPCTE-288):	Could not locate the library scadv10_cln65gp_hvt_tt_1p0v_25c.
[11/09 23:28:50     19s] **WARN: (IMPCTE-289):	set_driving_cell :  Use the cell in library scadv10_cln65gp_hvt_ss_0p9v_125c.
[11/09 23:28:50     19s] **WARN: (IMPCTE-290):	Could not locate cell INVX1MA10TH in any library for view setup_analysis_view.
[11/09 23:28:50     19s] Type 'man IMPCTE-290' for more detail.
[11/09 23:28:50     19s] **WARN: (IMPCTE-288):	Could not locate the library scadv10_cln65gp_hvt_tt_1p0v_25c.
[11/09 23:28:50     19s] **WARN: (IMPCTE-289):	set_driving_cell :  Use the cell in library scadv10_cln65gp_hvt_ss_0p9v_125c.
[11/09 23:28:50     19s] **WARN: (IMPCTE-290):	Could not locate cell INVX1MA10TH in any library for view hold_analysis_view.
[11/09 23:28:50     19s] Type 'man IMPCTE-290' for more detail.
[11/09 23:28:50     19s] **WARN: (IMPCTE-288):	Could not locate the library scadv10_cln65gp_hvt_tt_1p0v_25c.
[11/09 23:28:50     19s] **WARN: (IMPCTE-289):	set_driving_cell :  Use the cell in library scadv10_cln65gp_hvt_ss_0p9v_125c.
[11/09 23:28:50     19s] **WARN: (IMPCTE-290):	Could not locate cell INVX1MA10TH in any library for view hold_analysis_view.
[11/09 23:28:50     19s] Type 'man IMPCTE-290' for more detail.
[11/09 23:28:50     19s] **WARN: (IMPCTE-288):	Could not locate the library scadv10_cln65gp_hvt_tt_1p0v_25c.
[11/09 23:28:50     19s] **WARN: (IMPCTE-289):	set_driving_cell :  Use the cell in library scadv10_cln65gp_hvt_ss_0p9v_125c.
[11/09 23:28:50     19s] **WARN: (IMPCTE-290):	Could not locate cell INVX1MA10TH in any library for view hold_analysis_view.
[11/09 23:28:50     19s] Type 'man IMPCTE-290' for more detail.
[11/09 23:28:50     19s] **WARN: (IMPCTE-288):	Could not locate the library scadv10_cln65gp_hvt_tt_1p0v_25c.
[11/09 23:28:50     19s] **WARN: (IMPCTE-289):	set_driving_cell :  Use the cell in library scadv10_cln65gp_hvt_ss_0p9v_125c.
[11/09 23:28:50     19s] **WARN: (IMPCTE-290):	Could not locate cell INVX1MA10TH in any library for view hold_analysis_view.
[11/09 23:28:50     19s] Type 'man IMPCTE-290' for more detail.
[11/09 23:28:50     19s] **WARN: (IMPCTE-288):	Could not locate the library scadv10_cln65gp_hvt_tt_1p0v_25c.
[11/09 23:28:50     19s] **WARN: (IMPCTE-289):	set_driving_cell :  Use the cell in library scadv10_cln65gp_hvt_ss_0p9v_125c.
[11/09 23:28:50     19s] **WARN: (IMPCTE-290):	Could not locate cell INVX1MA10TH in any library for view setup_analysis_view.
[11/09 23:28:50     19s] Type 'man IMPCTE-290' for more detail.
[11/09 23:28:50     19s] **WARN: (IMPCTE-288):	Could not locate the library scadv10_cln65gp_hvt_tt_1p0v_25c.
[11/09 23:28:50     19s] **WARN: (IMPCTE-289):	set_driving_cell :  Use the cell in library scadv10_cln65gp_hvt_ss_0p9v_125c.
[11/09 23:28:50     19s] **WARN: (IMPCTE-290):	Could not locate cell INVX1MA10TH in any library for view setup_analysis_view.
[11/09 23:28:50     19s] Type 'man IMPCTE-290' for more detail.
[11/09 23:28:50     19s] **WARN: (IMPCTE-288):	Could not locate the library scadv10_cln65gp_hvt_tt_1p0v_25c.
[11/09 23:28:50     19s] **WARN: (IMPCTE-289):	set_driving_cell :  Use the cell in library scadv10_cln65gp_hvt_ss_0p9v_125c.
[11/09 23:28:50     19s] **WARN: (IMPCTE-290):	Could not locate cell INVX1MA10TH in any library for view setup_analysis_view.
[11/09 23:28:50     19s] Type 'man IMPCTE-290' for more detail.
[11/09 23:28:50     19s] **WARN: (IMPCTE-288):	Could not locate the library scadv10_cln65gp_hvt_tt_1p0v_25c.
[11/09 23:28:50     19s] **WARN: (IMPCTE-289):	set_driving_cell :  Use the cell in library scadv10_cln65gp_hvt_ss_0p9v_125c.
[11/09 23:28:50     19s] **WARN: (IMPCTE-290):	Could not locate cell INVX1MA10TH in any library for view setup_analysis_view.
[11/09 23:28:50     19s] Type 'man IMPCTE-290' for more detail.
[11/09 23:28:50     19s] **WARN: (IMPCTE-288):	Could not locate the library scadv10_cln65gp_hvt_tt_1p0v_25c.
[11/09 23:28:50     19s] **WARN: (IMPCTE-289):	set_driving_cell :  Use the cell in library scadv10_cln65gp_hvt_ss_0p9v_125c.
[11/09 23:28:50     19s] **WARN: (EMS-27):	Message (IMPCTE-290) has exceeded the current message display limit of 20.
[11/09 23:28:50     19s] To increase the message display limit, refer to the product command reference manual.
[11/09 23:28:50     19s] **WARN: (EMS-27):	Message (IMPCTE-288) has exceeded the current message display limit of 20.
[11/09 23:28:50     19s] To increase the message display limit, refer to the product command reference manual.
[11/09 23:28:50     19s] **WARN: (EMS-27):	Message (IMPCTE-289) has exceeded the current message display limit of 20.
[11/09 23:28:50     19s] To increase the message display limit, refer to the product command reference manual.
[11/09 23:28:50     19s] **WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'scadv10_cln65gp_hvt_tt_1p0v_25c/TIEHIX1MA10TH' (File ../genus/out/MCU.genus.sdc, Line 1398).
[11/09 23:28:50     19s] 
[11/09 23:28:50     19s] **ERROR: (TCLCMD-917):	Cannot find 'library cells' that match 'scadv10_cln65gp_hvt_tt_1p0v_25c/TIEHIX1MA10TH' (File ../genus/out/MCU.genus.sdc, Line 1398).

**ERROR: (TCLCMD-917):	Cannot find 'modules, or cells' that match '' (File ../genus/out/MCU.genus.sdc, Line 1398).

**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'scadv10_cln65gp_hvt_tt_1p0v_25c/TIELOX1MA10TH' (File ../genus/out/MCU.genus.sdc, Line 1399).
[11/09 23:28:50     19s] 
[11/09 23:28:50     19s] **ERROR: (TCLCMD-917):	Cannot find 'library cells' that match 'scadv10_cln65gp_hvt_tt_1p0v_25c/TIELOX1MA10TH' (File ../genus/out/MCU.genus.sdc, Line 1399).

**ERROR: (TCLCMD-917):	Cannot find 'modules, or cells' that match '' (File ../genus/out/MCU.genus.sdc, Line 1399).

Number of path exceptions in the constraint file = 74
[11/09 23:28:50     19s] INFO (CTE): Reading of timing constraints file ../genus/out/MCU.genus.sdc completed, with 22 Warnings and 4 Errors.
[11/09 23:28:50     19s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1231.4M, current mem=1231.4M)
[11/09 23:28:50     19s] Current (total cpu=0:00:19.1, real=0:00:19.0, peak res=1231.4M, current mem=1231.4M)
[11/09 23:28:50     19s] **WARN: (TA-976):	Path groups asserted by the group_path constraint are considered by the software to be global in nature - they cannot be restricted to specific constraint modes. Due to this restriction, the group_path constraint is not supported directly in the constraint files which are configured in mode-specific commands such as create_constraint_mode. The current group_path entry will be ignored. You can enter the group_path constraint interactively or as part of a general command script -  where it will be interpreted as global and will be in effect for all modes.
[11/09 23:28:50     19s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[11/09 23:28:50     19s] Creating Cell Server ...(0, 1, 1, 1)
[11/09 23:28:50     19s] Summary for sequential cells identification: 
[11/09 23:28:50     19s]   Identified SBFF number: 148
[11/09 23:28:50     19s]   Identified MBFF number: 0
[11/09 23:28:50     19s]   Identified SB Latch number: 0
[11/09 23:28:50     19s]   Identified MB Latch number: 0
[11/09 23:28:50     19s]   Not identified SBFF number: 0
[11/09 23:28:50     19s]   Not identified MBFF number: 0
[11/09 23:28:50     19s]   Not identified SB Latch number: 0
[11/09 23:28:50     19s]   Not identified MB Latch number: 0
[11/09 23:28:50     19s]   Number of sequential cells which are not FFs: 106
[11/09 23:28:50     19s] Total number of combinational cells: 627
[11/09 23:28:50     19s] Total number of sequential cells: 254
[11/09 23:28:50     19s] Total number of tristate cells: 9
[11/09 23:28:50     19s] Total number of level shifter cells: 0
[11/09 23:28:50     19s] Total number of power gating cells: 0
[11/09 23:28:50     19s] Total number of isolation cells: 0
[11/09 23:28:50     19s] Total number of power switch cells: 0
[11/09 23:28:50     19s] Total number of pulse generator cells: 0
[11/09 23:28:50     19s] Total number of always on buffers: 0
[11/09 23:28:50     19s] Total number of retention cells: 0
[11/09 23:28:50     19s] List of usable buffers: FRICGX0P5BA10TH FRICGX0P6BA10TH FRICGX0P8BA10TH FRICGX0P7BA10TH FRICGX11BA10TH FRICGX13BA10TH FRICGX16BA10TH FRICGX1BA10TH FRICGX1P2BA10TH FRICGX1P4BA10TH FRICGX2BA10TH FRICGX1P7BA10TH FRICGX3BA10TH FRICGX2P5BA10TH FRICGX4BA10TH FRICGX3P5BA10TH FRICGX5BA10TH FRICGX6BA10TH FRICGX7P5BA10TH FRICGX9BA10TH BUFHX0P8MA10TH BUFHX0P7MA10TH BUFHX11MA10TH BUFHX13MA10TH BUFHX16MA10TH BUFHX1MA10TH BUFHX1P2MA10TH BUFHX1P7MA10TH BUFHX1P4MA10TH BUFHX2MA10TH BUFHX3MA10TH BUFHX2P5MA10TH BUFHX4MA10TH BUFHX3P5MA10TH BUFHX5MA10TH BUFHX6MA10TH BUFHX7P5MA10TH BUFHX9MA10TH BUFX0P7BA10TH BUFX0P7MA10TH BUFX0P8MA10TH BUFX0P8BA10TH BUFX11MA10TH BUFX11BA10TH BUFX13MA10TH BUFX13BA10TH BUFX16BA10TH BUFX16MA10TH BUFX1MA10TH BUFX1BA10TH BUFX1P2BA10TH BUFX1P2MA10TH BUFX1P4BA10TH BUFX1P4MA10TH BUFX1P7BA10TH BUFX1P7MA10TH BUFX2MA10TH BUFX2BA10TH BUFX2P5BA10TH BUFX2P5MA10TH BUFX3MA10TH BUFX3BA10TH BUFX3P5BA10TH BUFX3P5MA10TH BUFX4MA10TH BUFX4BA10TH BUFX5MA10TH BUFX5BA10TH BUFX6MA10TH BUFX6BA10TH BUFX7P5MA10TH BUFX7P5BA10TH BUFX9BA10TH BUFX9MA10TH
[11/09 23:28:50     19s] Total number of usable buffers: 74
[11/09 23:28:50     19s] List of unusable buffers:
[11/09 23:28:50     19s] Total number of unusable buffers: 0
[11/09 23:28:50     19s] List of usable inverters: INVX0P5BA10TH INVX0P5MA10TH INVX0P6BA10TH INVX0P6MA10TH INVX0P7BA10TH INVX0P7MA10TH INVX0P8MA10TH INVX0P8BA10TH INVX11MA10TH INVX11BA10TH INVX13MA10TH INVX13BA10TH INVX16BA10TH INVX16MA10TH INVX1MA10TH INVX1BA10TH INVX1P2BA10TH INVX1P2MA10TH INVX1P4BA10TH INVX1P4MA10TH INVX1P7BA10TH INVX1P7MA10TH INVX2MA10TH INVX2BA10TH INVX2P5BA10TH INVX2P5MA10TH INVX3MA10TH INVX3BA10TH INVX3P5BA10TH INVX3P5MA10TH INVX4MA10TH INVX4BA10TH INVX5MA10TH INVX5BA10TH INVX6MA10TH INVX6BA10TH INVX7P5MA10TH INVX7P5BA10TH INVX9MA10TH INVX9BA10TH
[11/09 23:28:50     19s] Total number of usable inverters: 40
[11/09 23:28:50     19s] List of unusable inverters:
[11/09 23:28:50     19s] Total number of unusable inverters: 0
[11/09 23:28:50     19s] List of identified usable delay cells: DLY2X0P5MA10TH DLY4X0P5MA10TH
[11/09 23:28:50     19s] Total number of identified usable delay cells: 2
[11/09 23:28:50     19s] List of identified unusable delay cells:
[11/09 23:28:50     19s] Total number of identified unusable delay cells: 0
[11/09 23:28:50     19s] Creating Cell Server, finished. 
[11/09 23:28:50     19s] 
[11/09 23:28:50     19s] Deleting Cell Server ...
[11/09 23:28:50     19s] Ending "Cell type marking" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1232.8M, current mem=1232.7M)
[11/09 23:28:50     19s] Creating Cell Server ...(0, 0, 0, 0)
[11/09 23:28:50     19s] Summary for sequential cells identification: 
[11/09 23:28:50     19s]   Identified SBFF number: 148
[11/09 23:28:50     19s]   Identified MBFF number: 0
[11/09 23:28:50     19s]   Identified SB Latch number: 0
[11/09 23:28:50     19s]   Identified MB Latch number: 0
[11/09 23:28:50     19s]   Not identified SBFF number: 0
[11/09 23:28:50     19s]   Not identified MBFF number: 0
[11/09 23:28:50     19s]   Not identified SB Latch number: 0
[11/09 23:28:50     19s]   Not identified MB Latch number: 0
[11/09 23:28:50     19s]   Number of sequential cells which are not FFs: 106
[11/09 23:28:50     19s]  Visiting view : setup_analysis_view
[11/09 23:28:50     19s]    : PowerDomain = none : Weighted F : unweighted  = 21.30 (1.000) with rcCorner = 0
[11/09 23:28:50     19s]    : PowerDomain = none : Weighted F : unweighted  = 19.20 (1.000) with rcCorner = -1
[11/09 23:28:50     19s]  Visiting view : hold_analysis_view
[11/09 23:28:50     19s]    : PowerDomain = none : Weighted F : unweighted  = 8.80 (1.000) with rcCorner = 1
[11/09 23:28:50     19s]    : PowerDomain = none : Weighted F : unweighted  = 7.20 (1.000) with rcCorner = -1
[11/09 23:28:50     19s]  Setting StdDelay to 21.30
[11/09 23:28:50     19s] Creating Cell Server, finished. 
[11/09 23:28:50     19s] 
[11/09 23:28:50     19s] #% Begin Load MMMC data ... (date=11/09 23:28:50, mem=1233.2M)
[11/09 23:28:50     19s] #% End Load MMMC data ... (date=11/09 23:28:50, total cpu=0:00:00.0, real=0:00:00.0, peak res=1233.2M, current mem=1233.2M)
[11/09 23:28:50     19s] **WARN: (IMPSYC-2):	Timing information is not defined for cell OscillatorCurrentStarved; Check the timing library (.lib) file and make sure the timing information exists for the cell and you can run the checkTimingLibrary command to verify if the timing library has complete information after the design is loaded.
[11/09 23:28:50     19s] Type 'man IMPSYC-2' for more detail.
[11/09 23:28:50     19s] **WARN: (IMPSYC-2):	Timing information is not defined for cell PowerOnResetCheng; Check the timing library (.lib) file and make sure the timing information exists for the cell and you can run the checkTimingLibrary command to verify if the timing library has complete information after the design is loaded.
[11/09 23:28:50     19s] Type 'man IMPSYC-2' for more detail.
[11/09 23:28:50     19s] **WARN: (IMPSYC-2):	Timing information is not defined for cell GlitchFilter; Check the timing library (.lib) file and make sure the timing information exists for the cell and you can run the checkTimingLibrary command to verify if the timing library has complete information after the design is loaded.
[11/09 23:28:50     19s] Type 'man IMPSYC-2' for more detail.
[11/09 23:28:50     19s] 
[11/09 23:28:50     19s] *** Summary of all messages that are not suppressed in this session:
[11/09 23:28:50     19s] Severity  ID               Count  Summary                                  
[11/09 23:28:50     19s] ERROR     IMPLF-40             3  Macro '%s' references a site '%s' that h...
[11/09 23:28:50     19s] WARNING   IMPLF-200           48  Pin '%s' in macro '%s' has no ANTENNAGAT...
[11/09 23:28:50     19s] WARNING   IMPLF-201           34  Pin '%s' in macro '%s' has no ANTENNADIF...
[11/09 23:28:50     19s] WARNING   IMPSYC-2             3  Timing information is not defined for ce...
[11/09 23:28:50     19s] WARNING   IMPVL-159         1780  Pin '%s' of cell '%s' is defined in LEF ...
[11/09 23:28:50     19s] WARNING   IMPCTE-288         360  Could not locate the library %s.         
[11/09 23:28:50     19s] WARNING   IMPCTE-289         360  set_driving_cell : %s Use the cell in li...
[11/09 23:28:50     19s] WARNING   IMPCTE-290         360  Could not locate cell %s in any library ...
[11/09 23:28:50     19s] WARNING   TA-976               1  Path groups asserted by the group_path c...
[11/09 23:28:50     19s] WARNING   TCLCMD-513           2  The software could not find a matching o...
[11/09 23:28:50     19s] ERROR     TCLCMD-917           4  Cannot find '%s' that match '%s'         
[11/09 23:28:50     19s] WARNING   TCLCMD-1461          2  Skipped unsupported command: %s          
[11/09 23:28:50     19s] WARNING   TCLCMD-1531         18  '%s' has been applied on hierarchical pi...
[11/09 23:28:50     19s] WARNING   TECHLIB-302         46  No function defined for cell '%s'. The c...
[11/09 23:28:50     19s] WARNING   TECHLIB-459          6  Appending library '%s' to the previously...
[11/09 23:28:50     19s] *** Message Summary: 3020 warning(s), 7 error(s)
[11/09 23:28:50     19s] 
[11/09 23:28:50     19s] <CMD> setDesignMode -process 65 -flowEffort standard -powerEffort low
[11/09 23:28:50     19s] ##  Process: 65            (User Set)               
[11/09 23:28:50     19s] ##     Node: (not set)                           
[11/09 23:28:50     19s] 
##  Check design process and node:  
##  Design tech node is not set.

[11/09 23:28:50     19s] Applying the recommended capacitance filtering threshold values for 65nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
[11/09 23:28:50     19s] 	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
[11/09 23:28:50     19s] 	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
[11/09 23:28:50     19s] 	The accuracy mode for postRoute effortLevel low extraction will be set to 'high'.
[11/09 23:28:50     19s] 	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'medium'.
[11/09 23:28:50     19s] ### UNL STATUS #### : Preparing 8 CPU cores...
[11/09 23:28:50     19s] <CMD> setMultiCpuUsage -acquireLicense 8 -localCpu 8
[11/09 23:28:50     19s] <CMD> setFillerMode -corePrefix FILLER -core {FILLTIE128A10TH FILLTIE64A10TH FILLTIE32A10TH FILLTIE16A10TH FILLTIE8A10TH FILLTIE4A10TH FILLTIE2A10TH FILL128A10TH FILL64A10TH FILL32A10TH FILL16A10TH FILL8A10TH FILL4A10TH FILL2A10TH FILL1A10TH}
[11/09 23:28:50     19s] <CMD> setAnalysisMode -analysisType onChipVariation -cppr both
[11/09 23:28:50     19s] <CMD> clearGlobalNets
[11/09 23:28:50     19s] <CMD> globalNetConnect VDD -type pgpin -pin VDD -inst * -module {} -autoTie -verbose
[11/09 23:28:50     19s] 27777 new pwr-pin connections were made to global net 'VDD'.
[11/09 23:28:50     19s] <CMD> globalNetConnect VSS -type pgpin -pin VSS -inst * -module {} -autoTie -verbose
[11/09 23:28:50     19s] 27777 new gnd-pin connections were made to global net 'VSS'.
[11/09 23:28:50     19s] <CMD> floorPlan -site TSMC65ADV10TSITE -s 1184 683 1 2 1 1
[11/09 23:28:50     19s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[11/09 23:28:50     19s] <CMD> setPreference EnableRectilinearDesign 1
[11/09 23:28:50     19s] <CMD> setObjFPlanPolygon cell MCU 0 686 0 0 1186 0 1186 686 1139 686 1139 446 739 446 739 506 389 506 389 656 670 656 670 686
[11/09 23:28:50     19s] <CMD> placeInstance rom0 10 519.475 R90
[11/09 23:28:50     19s] <CMD> addHaloToBlock 9 2.0 2.0 9 rom0
[11/09 23:28:50     19s] <CMD> cutRow
[11/09 23:28:50     19s] <CMD> placeInstance ram1 29.975 10 MX
[11/09 23:28:50     19s] <CMD> addHaloToBlock 30.975 2.0 2.0 2.0 ram1
[11/09 23:28:50     19s] <CMD> cutRow
[11/09 23:28:50     19s] <CMD> placeInstance ram0 30.975 135.47 MX
[11/09 23:28:50     19s] <CMD> addHaloToBlock 29.975 2.0 2.0 2.0 ram0
[11/09 23:28:50     19s] <CMD> cutRow
[11/09 23:28:50     19s] <CMD> placeInstance por 37.675 350.0 MX
[11/09 23:28:50     19s] <CMD> addHaloToBlock 2.0 2.0 2.0 2.0 por
[11/09 23:28:50     19s] <CMD> cutRow
[11/09 23:28:50     19s] <CMD> placeInstance irq_gf0 435.4 300 R0
[11/09 23:28:50     19s] <CMD> addHaloToBlock 2.0 2.0 2.0 2.0 irq_gf0
[11/09 23:28:50     19s] <CMD> cutRow
[11/09 23:28:50     19s] <CMD> placeInstance irq_gf1 435.4 350.0 R0
[11/09 23:28:50     19s] <CMD> addHaloToBlock 2.0 2.0 2.0 2.0 irq_gf1
[11/09 23:28:50     19s] <CMD> cutRow
[11/09 23:28:50     19s] <CMD> placeInstance irq_gf2 435.4 400.0 R0
[11/09 23:28:50     19s] <CMD> addHaloToBlock 2.0 2.0 2.0 2.0 irq_gf2
[11/09 23:28:50     19s] <CMD> cutRow
[11/09 23:28:50     19s] <CMD> placeInstance dco0 121.795 403 R0
[11/09 23:28:50     19s] <CMD> addHaloToBlock 2.0 2.0 0.9 2.0 dco0
[11/09 23:28:50     19s] <CMD> cutRow
[11/09 23:28:50     19s] <CMD> placeInstance dco1 221.795 403 R0
[11/09 23:28:50     19s] <CMD> addHaloToBlock 0.9 2.0 2.0 2.0 dco1
[11/09 23:28:50     19s] <CMD> cutRow
[11/09 23:28:50     19s] ### UNL STATUS #### : Placed memory and abstract blocks
[11/09 23:28:50     19s] <CMD> fit
[11/09 23:28:50     19s] <CMD> redraw
[11/09 23:28:50     19s] <CMD> loadIoFile in/MCU.io
[11/09 23:28:50     19s] Reading IO assignment file "in/MCU.io" ...
[11/09 23:28:50     19s] **WARN: (IMPFP-180):	Data inconsistent, io file has 4 edge, and design has 12.
[11/09 23:28:50     19s] <CMD> fit
[11/09 23:28:50     19s] <CMD> redraw
[11/09 23:28:50     19s] ### UNL STATUS #### : Placed I/O pins
[11/09 23:28:50     19s] **INFO(SUSPEND): The current script is stopped at 'suspend' command. Type 'resume' to continue.
[11/09 23:29:18     20s] ### UNL STATUS #### : Adding power rings
[11/09 23:29:18     20s] <CMD> addRing -nets {VDD VSS} -type core_rings -follow io -layer {top M8 bottom M8 left M7 right M7} -width 10.0 -spacing 4.0 -offset 4.0 -center 0 -extend_corner {} -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
[11/09 23:29:18     20s] #% Begin addRing (date=11/09 23:29:18, mem=1457.5M)
[11/09 23:29:18     20s] 
[11/09 23:29:18     20s] The power planner will calculate offsets from I/O rows.
[11/09 23:29:18     20s] Rows are cut under selected placement blockage (670.000000 656.000000 1139.000000 683.000000). Rings will be added excluding the area.
[11/09 23:29:18     20s] Rows are cut under selected placement blockage (389.000000 506.000000 1139.000000 656.000000). Rings will be added excluding the area.
[11/09 23:29:18     20s] Rows are cut under selected placement blockage (739.000000 446.000000 1139.000000 506.000000). Rings will be added excluding the area.
[11/09 23:29:18     20s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2228.5M)
[11/09 23:29:18     20s] The power planner has cut rows, and such rows will be considered to be placement objects.
[11/09 23:29:18     20s] Ring generation is complete.
[11/09 23:29:18     20s] vias are now being generated.
[11/09 23:29:18     20s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M4 & M8 at (29.98, 11.66) (1156.03, 12.02).
[11/09 23:29:18     20s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M4 & M8 at (29.98, 10.23) (1156.03, 11.43).
[11/09 23:29:18     20s] addRing created 16 wires.
[11/09 23:29:18     20s] ViaGen created 272 vias, deleted 0 via to avoid violation.
[11/09 23:29:18     20s] +--------+----------------+----------------+
[11/09 23:29:18     20s] |  Layer |     Created    |     Deleted    |
[11/09 23:29:18     20s] +--------+----------------+----------------+
[11/09 23:29:18     20s] |  VIA4  |       64       |        0       |
[11/09 23:29:18     20s] |  VIA5  |       64       |        0       |
[11/09 23:29:18     20s] |  VIA6  |       64       |        0       |
[11/09 23:29:18     20s] |   M7   |        8       |       NA       |
[11/09 23:29:18     20s] |  VIA7  |       80       |        0       |
[11/09 23:29:18     20s] |   M8   |        8       |       NA       |
[11/09 23:29:18     20s] +--------+----------------+----------------+
[11/09 23:29:18     20s] #% End addRing (date=11/09 23:29:18, total cpu=0:00:00.1, real=0:00:00.0, peak res=1461.2M, current mem=1461.2M)
[11/09 23:29:18     20s] <CMD> add_text -label VDD -layer M8 -pt {9.0 9.0}
[11/09 23:29:18     20s] <CMD> add_text -label VSS -layer M8 -pt {23.0 23.0}
[11/09 23:29:18     20s] <CMD> setAddStripeMode -remove_floating_stripe_over_block true -trim_antenna_back_to_shape core_ring -stacked_via_top_layer M8 -extend_to_closest_target ring
[11/09 23:29:18     20s] The power planner will be remove floating stripes over blocks.
[11/09 23:29:18     20s] Setting stripe extending to closest ring.
[11/09 23:29:18     20s] The power planner will set stripe antenna targets to core ring.
[11/09 23:29:18     20s] <CMD> addStripe -layer M8 -nets {VDD VSS} -direction horizontal -start_from left -set_to_set_distance 50.0 -spacing 4.0 -width 5.0 -block_ring_bottom_layer_limit M1 -start_offset 50.0 -stop_offset 4.0 -area_blockage {{121.795 407 180.205 440.39} {221.795 407 280.205 440.39}}
[11/09 23:29:18     20s] #% Begin addStripe (date=11/09 23:29:18, mem=1461.2M)
[11/09 23:29:18     20s] 
[11/09 23:29:18     20s] Initialize fgc environment(mem: 2228.5M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2228.5M)
[11/09 23:29:18     20s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2228.5M)
[11/09 23:29:18     20s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2228.5M)
[11/09 23:29:18     20s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2228.5M)
[11/09 23:29:18     20s] Starting stripe generation ...
[11/09 23:29:18     20s] Non-Default Mode Option Settings :
[11/09 23:29:18     20s]   -extend_to_closest_target  ring
[11/09 23:29:18     20s]   -trim_antenna_back_to_shape  core_ring
[11/09 23:29:18     20s] **WARN: (IMPPP-4055):	The run time of addStripe will degrade with multiple cpu setting according to the number of stripe sets, ignore the setting of setMultiCpuUsage in addStripe.
[11/09 23:29:18     20s] Type 'man IMPPP-4055' for more detail.
[11/09 23:29:18     20s] Completing 10% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2228.5M)
[11/09 23:29:18     20s] Completing 20% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2228.5M)
[11/09 23:29:18     20s] Completing 30% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2228.5M)
[11/09 23:29:18     20s] Completing 40% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2228.5M)
[11/09 23:29:18     20s] Completing 50% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2228.5M)
[11/09 23:29:18     20s] Completing 60% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2228.5M)
[11/09 23:29:18     20s] Completing 70% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2228.5M)
[11/09 23:29:18     20s] Completing 80% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2228.5M)
[11/09 23:29:18     20s] Completing 90% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2228.5M)
[11/09 23:29:18     20s] Completing 100% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2228.5M)
[11/09 23:29:18     20s] To avoid a zero-length segment, the power planner will not trim the wire segment at 18.000000 411.000000 121.794998 416.000000.
[11/09 23:29:18     20s] Stripe generation is complete.
[11/09 23:29:18     20s] vias are now being generated.
[11/09 23:29:18     20s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M4 & M8 at (29.98, 55.73) (1156.03, 55.95).
[11/09 23:29:18     20s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M4 & M8 at (29.98, 54.93) (1156.03, 55.13).
[11/09 23:29:18     20s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M4 & M8 at (29.98, 52.85) (1156.03, 53.05).
[11/09 23:29:18     20s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M4 & M8 at (29.98, 106.88) (1156.03, 107.25).
[11/09 23:29:18     20s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M4 & M8 at (30.98, 255.82) (1157.03, 256.24).
[11/09 23:29:18     20s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M4 & M8 at (30.98, 254.34) (1157.03, 254.84).
[11/09 23:29:18     20s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M3 & M8 at (37.67, 354.45) (64.08, 354.74).
[11/09 23:29:18     20s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M5 & M8 at (221.79, 405.97) (279.96, 406.47).
[11/09 23:29:18     20s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M5 & M8 at (121.79, 405.97) (179.96, 406.47).
[11/09 23:29:18     20s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M8 & M7 at (380.00, 652.00) (385.00, 657.00).
[11/09 23:29:18     20s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M4 & M8 at (29.98, 62.28) (1156.03, 62.47).
[11/09 23:29:18     20s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M4 & M8 at (29.98, 112.61) (1156.03, 113.04).
[11/09 23:29:18     20s] addStripe created 27 wires.
[11/09 23:29:18     20s] ViaGen created 558 vias, deleted 0 via to avoid violation.
[11/09 23:29:18     20s] +--------+----------------+----------------+
[11/09 23:29:18     20s] |  Layer |     Created    |     Deleted    |
[11/09 23:29:18     20s] +--------+----------------+----------------+
[11/09 23:29:18     20s] |  VIA4  |       128      |        0       |
[11/09 23:29:18     20s] |  VIA5  |       128      |        0       |
[11/09 23:29:18     20s] |  VIA6  |       128      |        0       |
[11/09 23:29:18     20s] |  VIA7  |       174      |        0       |
[11/09 23:29:18     20s] |   M8   |       27       |       NA       |
[11/09 23:29:18     20s] +--------+----------------+----------------+
[11/09 23:29:18     20s] #% End addStripe (date=11/09 23:29:18, total cpu=0:00:00.1, real=0:00:00.0, peak res=1462.3M, current mem=1462.3M)
[11/09 23:29:18     20s] <CMD> addStripe -layer M7 -nets {VDD VSS} -direction vertical -extend_to design_boundary -start_from bottom -set_to_set_distance 50.0 -spacing 4.0 -width 5.0 -block_ring_bottom_layer_limit M1 -start_offset 50.0 -stop_offset 4.0 -area_blockage {{121.795 407 180.205 440.39} {221.795 407 280.205 440.39}}
[11/09 23:29:18     20s] #% Begin addStripe (date=11/09 23:29:18, mem=1462.3M)
[11/09 23:29:18     20s] 
[11/09 23:29:18     20s] Initialize fgc environment(mem: 2228.5M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2228.5M)
[11/09 23:29:18     20s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2228.5M)
[11/09 23:29:18     20s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2228.5M)
[11/09 23:29:18     20s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2228.5M)
[11/09 23:29:18     20s] Starting stripe generation ...
[11/09 23:29:18     20s] Non-Default Mode Option Settings :
[11/09 23:29:18     20s]   -extend_to_closest_target  ring
[11/09 23:29:18     20s]   -trim_antenna_back_to_shape  core_ring
[11/09 23:29:18     20s] **WARN: (IMPPP-4055):	The run time of addStripe will degrade with multiple cpu setting according to the number of stripe sets, ignore the setting of setMultiCpuUsage in addStripe.
[11/09 23:29:18     20s] Type 'man IMPPP-4055' for more detail.
[11/09 23:29:18     20s] Completing 10% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2228.5M)
[11/09 23:29:18     20s] Completing 20% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2228.5M)
[11/09 23:29:18     20s] Completing 30% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2228.5M)
[11/09 23:29:18     20s] Completing 40% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2228.5M)
[11/09 23:29:18     20s] Completing 50% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2228.5M)
[11/09 23:29:18     20s] Completing 60% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2228.5M)
[11/09 23:29:18     20s] Completing 70% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2228.5M)
[11/09 23:29:18     20s] Completing 80% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2228.5M)
[11/09 23:29:18     20s] Completing 90% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2228.5M)
[11/09 23:29:18     20s] Completing 100% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2228.5M)
[11/09 23:29:18     20s] Stripe generation is complete.
[11/09 23:29:18     20s] vias are now being generated.
[11/09 23:29:18     20s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M4 & M7 at (154.62, 519.47) (155.43, 676.00).
[11/09 23:29:18     20s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M4 & M7 at (151.82, 519.47) (152.62, 676.00).
[11/09 23:29:18     20s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M4 & M7 at (150.43, 519.47) (151.23, 676.00).
[11/09 23:29:18     20s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M7 & M8 at (151.00, 672.00) (156.00, 677.00).
[11/09 23:29:18     20s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M4 & M7 at (154.62, 519.47) (155.43, 676.00).
[11/09 23:29:18     20s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M4 & M7 at (151.82, 519.47) (152.62, 676.00).
[11/09 23:29:18     20s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M4 & M7 at (150.43, 519.47) (151.23, 676.00).
[11/09 23:29:18     20s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M8 & M7 at (151.00, 672.00) (156.00, 677.00).
[11/09 23:29:18     20s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M4 & M8 at (154.62, 519.47) (155.43, 676.00).
[11/09 23:29:18     20s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M4 & M8 at (151.82, 519.47) (152.62, 676.00).
[11/09 23:29:18     20s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M4 & M8 at (150.43, 519.47) (151.23, 676.00).
[11/09 23:29:18     20s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M4 & M7 at (203.88, 519.47) (204.68, 676.00).
[11/09 23:29:18     20s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M4 & M7 at (201.09, 519.47) (201.88, 676.00).
[11/09 23:29:18     20s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M7 & M8 at (201.00, 672.00) (206.00, 677.00).
[11/09 23:29:18     20s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M4 & M7 at (203.88, 519.47) (204.68, 676.00).
[11/09 23:29:18     20s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M4 & M7 at (201.09, 519.47) (201.88, 676.00).
[11/09 23:29:18     20s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M8 & M7 at (201.00, 672.00) (206.00, 677.00).
[11/09 23:29:18     20s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M4 & M8 at (203.88, 519.47) (204.68, 676.00).
[11/09 23:29:18     20s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M4 & M8 at (201.09, 519.47) (201.88, 676.00).
[11/09 23:29:18     21s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M4 & M7 at (162.96, 519.47) (163.76, 676.00).
[11/09 23:29:18     21s] **WARN: (EMS-27):	Message (IMPPP-532) has exceeded the current message display limit of 20.
[11/09 23:29:18     21s] To increase the message display limit, refer to the product command reference manual.
[11/09 23:29:18     21s] addStripe created 76 wires.
[11/09 23:29:18     21s] ViaGen created 4350 vias, deleted 21 vias to avoid violation.
[11/09 23:29:18     21s] +--------+----------------+----------------+
[11/09 23:29:18     21s] |  Layer |     Created    |     Deleted    |
[11/09 23:29:18     21s] +--------+----------------+----------------+
[11/09 23:29:18     21s] |  VIA3  |        8       |        0       |
[11/09 23:29:18     21s] |  VIA4  |      1274      |        0       |
[11/09 23:29:18     21s] |  VIA5  |      1278      |        0       |
[11/09 23:29:18     21s] |  VIA6  |      1278      |        0       |
[11/09 23:29:18     21s] |   M7   |       72       |       NA       |
[11/09 23:29:18     21s] |  VIA7  |       512      |       21       |
[11/09 23:29:18     21s] |   M8   |        4       |       NA       |
[11/09 23:29:18     21s] +--------+----------------+----------------+
[11/09 23:29:18     21s] #% End addStripe (date=11/09 23:29:18, total cpu=0:00:00.2, real=0:00:00.0, peak res=1462.9M, current mem=1462.9M)
[11/09 23:29:18     21s] <CMD> editTrim -all
[11/09 23:29:18     21s] <CMD> setCheckMode -globalNet true -io true -route true -tapeOut true
[11/09 23:29:18     21s] ### UNL STATUS #### : Routing power rings
[11/09 23:29:18     21s] <CMD> sroute -nets { VSS VDD } -allowLayerChange 0 -allowJogging 0 -connect corePin -corePinWidth 0.3
[11/09 23:29:18     21s] #% Begin sroute (date=11/09 23:29:18, mem=1465.0M)
[11/09 23:29:18     21s] *** Begin SPECIAL ROUTE on Sun Nov  9 23:29:18 2025 ***
[11/09 23:29:18     21s] SPECIAL ROUTE ran on directory: /home/mseminario2/chips/myshkin/innovus
[11/09 23:29:18     21s] SPECIAL ROUTE ran on machine: atlas (Linux 5.3.18-lp152.106-default x86_64 3.06Ghz)
[11/09 23:29:18     21s] 
[11/09 23:29:18     21s] Begin option processing ...
[11/09 23:29:18     21s] srouteConnectPowerBump set to false
[11/09 23:29:18     21s] routeSelectNet set to "VSS VDD"
[11/09 23:29:18     21s] routeSpecial set to true
[11/09 23:29:18     21s] srouteConnectBlockPin set to false
[11/09 23:29:18     21s] srouteConnectConverterPin set to false
[11/09 23:29:18     21s] srouteConnectPadPin set to false
[11/09 23:29:18     21s] srouteConnectStripe set to false
[11/09 23:29:18     21s] srouteCorePinWidth set to 600
[11/09 23:29:18     21s] srouteFollowCorePinEnd set to 3
[11/09 23:29:18     21s] srouteFollowPadPin set to false
[11/09 23:29:18     21s] srouteNoLayerChangeRoute set to true
[11/09 23:29:18     21s] sroutePadPinAllPorts set to true
[11/09 23:29:18     21s] sroutePreserveExistingRoutes set to true
[11/09 23:29:18     21s] srouteRoutePowerBarPortOnBothDir set to true
[11/09 23:29:18     21s] srouteStraightConnections set to "straightWithDrcClean"
[11/09 23:29:18     21s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 3341.00 megs.
[11/09 23:29:18     21s] 
[11/09 23:29:18     21s] Reading DB technology information...
[11/09 23:29:18     21s] Finished reading DB technology information.
[11/09 23:29:18     21s] Reading floorplan and netlist information...
[11/09 23:29:18     21s] Finished reading floorplan and netlist information.
[11/09 23:29:18     21s] **WARN: (IMPSR-4302):	Cap-table/qrcTechFile is found in the design, so the same information from the technology file will be ignored.
[11/09 23:29:18     21s] Read in 16 layers, 8 routing layers, 1 overlap layer
[11/09 23:29:18     21s] Read in 921 macros, 198 used
[11/09 23:29:18     21s] Read in 201 components
[11/09 23:29:18     21s]   192 core components: 192 unplaced, 0 placed, 0 fixed
[11/09 23:29:18     21s]   9 block/ring components: 0 unplaced, 0 placed, 9 fixed
[11/09 23:29:18     21s] Read in 416 physical pins
[11/09 23:29:18     21s]   416 physical pins: 0 unplaced, 0 placed, 416 fixed
[11/09 23:29:18     21s] Read in 32 logical pins
[11/09 23:29:18     21s] Read in 19 blockages
[11/09 23:29:18     21s] Read in 334 nets
[11/09 23:29:18     21s] Read in 2 special nets, 2 routed
[11/09 23:29:18     21s] Read in 818 terminals
[11/09 23:29:18     21s] 2 nets selected.
[11/09 23:29:18     21s] 
[11/09 23:29:18     21s] Begin power routing ...
[11/09 23:29:19     21s] CPU time for FollowPin 0 seconds
[11/09 23:29:19     21s] CPU time for FollowPin 0 seconds
[11/09 23:29:19     21s]   Number of Core ports routed: 19  open: 1009
[11/09 23:29:19     21s]   Number of Followpin connections: 544
[11/09 23:29:19     21s] End power routing: cpu: 0:00:01, real: 0:00:01, peak: 3358.00 megs.
[11/09 23:29:19     21s] 
[11/09 23:29:19     21s] 
[11/09 23:29:19     21s] 
[11/09 23:29:19     21s]  Begin updating DB with routing results ...
[11/09 23:29:19     21s]  Updating DB with 416 io pins ...
[11/09 23:29:19     21s]  Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
[11/09 23:29:19     21s] Pin and blockage extraction finished
[11/09 23:29:19     21s] 
[11/09 23:29:19     21s] sroute created 563 wires.
[11/09 23:29:19     21s] ViaGen created 19598 vias, deleted 1 via to avoid violation.
[11/09 23:29:19     21s] +--------+----------------+----------------+
[11/09 23:29:19     21s] |  Layer |     Created    |     Deleted    |
[11/09 23:29:19     21s] +--------+----------------+----------------+
[11/09 23:29:19     21s] |   M1   |       563      |       NA       |
[11/09 23:29:19     21s] |  VIA1  |      3266      |        0       |
[11/09 23:29:19     21s] |  VIA2  |      3266      |        0       |
[11/09 23:29:19     21s] |  VIA3  |      3266      |        0       |
[11/09 23:29:19     21s] |  VIA4  |      3266      |        0       |
[11/09 23:29:19     21s] |  VIA5  |      3266      |        0       |
[11/09 23:29:19     21s] |  VIA6  |      3266      |        0       |
[11/09 23:29:19     21s] |  VIA7  |        2       |        1       |
[11/09 23:29:19     21s] +--------+----------------+----------------+
[11/09 23:29:19     21s] #% End sroute (date=11/09 23:29:19, total cpu=0:00:00.8, real=0:00:01.0, peak res=1496.4M, current mem=1482.0M)
[11/09 23:29:19     21s] **WARN: (IMPVFG-173):	Verify Geometry does not write any warning markers, so the -warning option does not change the output of the tool. The option will be removed from future releases.
[11/09 23:29:19     21s]  *** Starting Verify Geometry (MEM: 2244.8) ***
[11/09 23:29:19     21s] 
[11/09 23:29:19     21s] **WARN: (IMPVFG-257):	setVerifyGeometryMode/verifyGeometry command is obsolete and should not be used any more. It still works in this release but will be removed in future release. You should change to use set_verify_drc_mode/verify_drc which is the replacement tool for verifyGeometry.
[11/09 23:29:19     21s]   VERIFY GEOMETRY ...... Starting Verification
[11/09 23:29:19     21s]   VERIFY GEOMETRY ...... Initializing
[11/09 23:29:19     21s]   VERIFY GEOMETRY ...... Deleting Existing Violations
[11/09 23:29:19     21s]   VERIFY GEOMETRY ...... Creating Sub-Areas
[11/09 23:29:19     21s]                   ...... bin size: 2880
[11/09 23:29:19     21s] Multi-CPU acceleration using 8 CPU(s).
[11/09 23:29:19     21s] <CMD> saveDrc /tmp/innovus_temp_7758_atlas_mseminario2_Y7nX0E/vergQTmphHBZOs/qthread_src.drc
[11/09 23:29:19     21s] Saving Drc markers ...
[11/09 23:29:19     21s] ... 1009 markers are saved ...
[11/09 23:29:19     21s] ... 0 geometry drc markers are saved ...
[11/09 23:29:19     21s] ... 0 antenna drc markers are saved ...
[11/09 23:29:19     21s] <CMD> clearDrc
[11/09 23:29:19     21s]   VERIFY GEOMETRY ...... SubArea : 1 of 28  Thread : 0
[11/09 23:29:19     21s]   VERIFY GEOMETRY ...... SubArea : 2 of 28  Thread : 1
[11/09 23:29:19     21s]   VERIFY GEOMETRY ...... SubArea : 3 of 28  Thread : 2
[11/09 23:29:19     21s]   VERIFY GEOMETRY ...... SubArea : 4 of 28  Thread : 3
[11/09 23:29:19     21s]   VERIFY GEOMETRY ...... SubArea : 5 of 28  Thread : 4
[11/09 23:29:19     21s]   VERIFY GEOMETRY ...... SubArea : 6 of 28  Thread : 5
[11/09 23:29:19     21s]   VERIFY GEOMETRY ...... SubArea : 7 of 28  Thread : 6
[11/09 23:29:19     21s]   VERIFY GEOMETRY ...... SubArea : 8 of 28  Thread : 7
[11/09 23:29:19     21s]   VERIFY GEOMETRY ...... SubArea : 9 of 28  Thread : 0
[11/09 23:29:19     21s]   VERIFY GEOMETRY ...... SubArea : 10 of 28  Thread : 1
[11/09 23:29:19     21s]   VERIFY GEOMETRY ...... SubArea : 11 of 28  Thread : 2
[11/09 23:29:19     21s]   VERIFY GEOMETRY ...... SubArea : 12 of 28  Thread : 3
[11/09 23:29:19     21s]   VERIFY GEOMETRY ...... SubArea : 13 of 28  Thread : 4
[11/09 23:29:19     21s]   VERIFY GEOMETRY ...... SubArea : 14 of 28  Thread : 5
[11/09 23:29:19     21s]   VERIFY GEOMETRY ...... SubArea : 17 of 28  Thread : 0
[11/09 23:29:19     21s]   VERIFY GEOMETRY ...... SubArea : 15 of 28  Thread : 6
[11/09 23:29:19     21s]   VERIFY GEOMETRY ...... SubArea : 18 of 28  Thread : 1
[11/09 23:29:19     21s]   VERIFY GEOMETRY ...... SubArea : 16 of 28  Thread : 7
[11/09 23:29:19     21s]   VERIFY GEOMETRY ...... SubArea : 20 of 28  Thread : 3
[11/09 23:29:19     21s]   VERIFY GEOMETRY ...... SubArea : 19 of 28  Thread : 2
[11/09 23:29:19     21s]   VERIFY GEOMETRY ...... SubArea : 21 of 28  Thread : 4
[11/09 23:29:19     21s]   VERIFY GEOMETRY ...... SubArea : 22 of 28  Thread : 5
[11/09 23:29:19     21s]   VERIFY GEOMETRY ...... SubArea : 25 of 28  Thread : 0
[11/09 23:29:19     21s]   VERIFY GEOMETRY ...... SubArea : 24 of 28  Thread : 7
[11/09 23:29:19     21s]   VERIFY GEOMETRY ...... SubArea : 28 of 28  Thread : 3
[11/09 23:29:19     21s]   VERIFY GEOMETRY ...... SubArea : 26 of 28  Thread : 1
[11/09 23:29:19     21s]   VERIFY GEOMETRY ...... SubArea : 27 of 28  Thread : 2
[11/09 23:29:19     21s]   VERIFY GEOMETRY ...... SubArea : 23 of 28  Thread : 6
[11/09 23:29:20     22s] VG: elapsed time: 1.00
[11/09 23:29:20     22s] Begin Summary ...
[11/09 23:29:20     22s]   Cells       : 1
[11/09 23:29:20     22s]   SameNet     : 0
[11/09 23:29:20     22s]   Wiring      : 0
[11/09 23:29:20     22s]   Antenna     : 0
[11/09 23:29:20     22s]   Short       : 0
[11/09 23:29:20     22s]   Overlap     : 0
[11/09 23:29:20     22s] End Summary
[11/09 23:29:20     22s] 
[11/09 23:29:20     22s]   Verification Complete : 1 Viols.  0 Wrngs.
[11/09 23:29:20     22s] 
[11/09 23:29:20     22s] **********End: VERIFY GEOMETRY**********
[11/09 23:29:20     22s]  *** verify geometry (CPU: 0:00:00.1  MEM: 983.9M)
[11/09 23:29:20     22s] 
[11/09 23:29:20     22s] <CMD> fixVia -short
[11/09 23:29:20     22s] #create default rule from bind_ndr_rule rule=0x7f2954df4c10 0x7f2907756018
[11/09 23:29:20     22s] ### import design signature (1): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 halo=0
[11/09 23:29:20     22s] 
Start fixing short vias at Sun Nov  9 23:29:20 2025
End fixing short vias at Sun Nov  9 23:29:20 2025
<CMD> fixVia -minCut
[11/09 23:29:20     22s] 
Start fixing mincut vias at Sun Nov  9 23:29:20 2025
No minimum cut violation markers found on special net vias.
[11/09 23:29:20     22s] End fixing mincut vias at Sun Nov  9 23:29:20 2025
<CMD> fixVia -minStep
[11/09 23:29:20     22s] 
Start fixing minstep vias at Sun Nov  9 23:29:20 2025
No minstep violation markers found on special net vias.
[11/09 23:29:20     22s] End fixing minstep vias at Sun Nov  9 23:29:20 2025
<CMD> fit
[11/09 23:29:20     22s] <CMD> redraw
[11/09 23:29:20     22s] ### UNL STATUS #### : Routed power rings. Please check that VDD and VSS connections are good on ROMs, RAMs, and other abstract instances.
[11/09 23:29:20     22s] **INFO(SUSPEND): The current script is stopped at 'suspend' command. Type 'resume' to continue.
[11/09 23:29:22     22s] <CMD> createRouteBlk -box 0 0 1186 686 -layer 8
[11/09 23:29:22     22s] <CMD> createRouteBlk -box 435.4 300 466.6 318.87 -layer 1
[11/09 23:29:22     22s] <CMD> createRouteBlk -box 435.4 350.0 466.6 368.87 -layer 1
[11/09 23:29:22     22s] <CMD> createRouteBlk -box 435.4 400.0 466.6 418.87 -layer 1
[11/09 23:29:22     22s] <CMD> createRouteBlk -box 37.675 350.0 64.325 361.79 -layer {1 2}
[11/09 23:29:22     22s] <CMD> createRouteBlk -box 121.795 407 180.205 440.39 -layer all
[11/09 23:29:22     22s] <CMD> createRouteBlk -box 221.795 407 280.205 440.39 -layer all
[11/09 23:29:22     22s] <CMD> addWellTap -cell FILLTIE2A10TH -cellInterval 24 -fixedGap -checkerBoard -prefix WELLTAP
[11/09 23:29:22     22s] skipRow option will be disabled when checkerBoard is set
[11/09 23:29:23     22s] OPERPROF: Starting DPlace-Init at level 1, MEM:2304.9M
[11/09 23:29:23     22s] z: 2, totalTracks: 1
[11/09 23:29:23     22s] z: 4, totalTracks: 1
[11/09 23:29:23     22s] z: 6, totalTracks: 1
[11/09 23:29:23     22s] z: 8, totalTracks: 1
[11/09 23:29:23     22s] #spOpts: N=65 VtWidth 
[11/09 23:29:23     22s] # Building MCU llgBox search-tree.
[11/09 23:29:23     22s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2316.9M
[11/09 23:29:23     22s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2316.9M
[11/09 23:29:23     22s] Core basic site is TSMC65ADV10TSITE
[11/09 23:29:23     22s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2318.9M
[11/09 23:29:23     22s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.021, REAL:0.005, MEM:2351.9M
[11/09 23:29:23     22s] Use non-trimmed site array because memory saving is not enough.
[11/09 23:29:23     22s] SiteArray: non-trimmed site array dimensions = 341 x 5920
[11/09 23:29:23     22s] SiteArray: use 8,380,416 bytes
[11/09 23:29:23     22s] SiteArray: current memory after site array memory allocation 2359.9M
[11/09 23:29:23     22s] SiteArray: FP blocked sites are writable
[11/09 23:29:23     22s] Estimated cell power/ground rail width = 0.344 um
[11/09 23:29:23     22s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/09 23:29:23     22s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:2367.9M
[11/09 23:29:23     22s] Process 25427 wires and vias for routing blockage analysis
[11/09 23:29:23     22s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.113, REAL:0.016, MEM:2367.9M
[11/09 23:29:23     22s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.194, REAL:0.064, MEM:2367.9M
[11/09 23:29:23     22s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.203, REAL:0.074, MEM:2367.9M
[11/09 23:29:23     22s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:01.0, mem=2367.9MB).
[11/09 23:29:23     22s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.272, REAL:0.143, MEM:2367.9M
[11/09 23:29:23     22s] For 6495 new insts, 6495 new pwr-pin connections were made to global net 'VDD'.
[11/09 23:29:23     22s] 6495 new gnd-pin connections were made to global net 'VSS'.
[11/09 23:29:23     22s] *** Applied 2 GNC rules (cpu = 0:00:00.0)
[11/09 23:29:23     22s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2374.3M
[11/09 23:29:23     22s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2374.3M
[11/09 23:29:23     22s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.001, REAL:0.001, MEM:2374.3M
[11/09 23:29:23     22s] All LLGs are deleted
[11/09 23:29:23     22s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2374.3M
[11/09 23:29:23     22s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2374.3M
[11/09 23:29:23     22s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.031, REAL:0.020, MEM:2374.3M
[11/09 23:29:23     22s] Inserted 6495 well-taps <FILLTIE2A10TH> cells (prefix WELLTAP).
[11/09 23:29:23     22s] <CMD> place_opt_design
[11/09 23:29:23     22s] *** place_opt_design #1 [begin] : totSession cpu/real = 0:00:23.0/0:00:51.5 (0.4), mem = 2370.9M
[11/09 23:29:23     22s] No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
[11/09 23:29:23     22s] *** Starting GigaPlace ***
[11/09 23:29:23     22s] **INFO: User settings:
[11/09 23:29:23     22s] setDesignMode -flowEffort        standard
[11/09 23:29:23     22s] setDesignMode -powerEffort       low
[11/09 23:29:23     22s] setDesignMode -process           65
[11/09 23:29:23     22s] setExtractRCMode -coupling_c_th  0.1
[11/09 23:29:23     22s] setExtractRCMode -relative_c_th  1
[11/09 23:29:23     22s] setExtractRCMode -total_c_th     0
[11/09 23:29:23     22s] setDelayCalMode -engine          aae
[11/09 23:29:23     22s] setAnalysisMode -analysisType    onChipVariation
[11/09 23:29:23     22s] setAnalysisMode -cppr            both
[11/09 23:29:23     22s] 
[11/09 23:29:23     22s] #optDebug: fT-E <X 2 3 1 0>
[11/09 23:29:23     22s] OPERPROF: Starting DPlace-Init at level 1, MEM:2370.9M
[11/09 23:29:23     22s] z: 2, totalTracks: 1
[11/09 23:29:23     22s] z: 4, totalTracks: 1
[11/09 23:29:23     22s] z: 6, totalTracks: 1
[11/09 23:29:23     22s] z: 8, totalTracks: 1
[11/09 23:29:23     22s] #spOpts: N=65 mergeVia=F 
[11/09 23:29:23     23s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2362.9M
[11/09 23:29:23     23s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2362.9M
[11/09 23:29:23     23s] Core basic site is TSMC65ADV10TSITE
[11/09 23:29:23     23s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2362.9M
[11/09 23:29:23     23s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.029, REAL:0.006, MEM:2362.9M
[11/09 23:29:23     23s] SiteArray: non-trimmed site array dimensions = 341 x 5920
[11/09 23:29:23     23s] SiteArray: use 8,380,416 bytes
[11/09 23:29:23     23s] SiteArray: current memory after site array memory allocation 2370.9M
[11/09 23:29:23     23s] SiteArray: FP blocked sites are writable
[11/09 23:29:23     23s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/09 23:29:23     23s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:2370.9M
[11/09 23:29:23     23s] Process 25427 wires and vias for routing blockage analysis
[11/09 23:29:23     23s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.121, REAL:0.017, MEM:2370.9M
[11/09 23:29:23     23s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.201, REAL:0.063, MEM:2370.9M
[11/09 23:29:23     23s] OPERPROF:     Starting CMU at level 3, MEM:2370.9M
[11/09 23:29:23     23s] OPERPROF:     Finished CMU at level 3, CPU:0.003, REAL:0.003, MEM:2370.9M
[11/09 23:29:23     23s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.222, REAL:0.084, MEM:2370.9M
[11/09 23:29:23     23s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=2370.9MB).
[11/09 23:29:23     23s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.260, REAL:0.122, MEM:2370.9M
[11/09 23:29:23     23s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2370.9M
[11/09 23:29:23     23s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2370.9M
[11/09 23:29:23     23s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.001, REAL:0.001, MEM:2370.9M
[11/09 23:29:23     23s] All LLGs are deleted
[11/09 23:29:23     23s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2370.9M
[11/09 23:29:23     23s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2370.9M
[11/09 23:29:23     23s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.016, REAL:0.015, MEM:2370.9M
[11/09 23:29:23     23s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[11/09 23:29:23     23s] [check_scan_connected]: number of scan connected with missing definition = 372, number of scan = 439, number of sequential = 5723, percentage of missing scan cell = 6.50% (372 / 5723)
[11/09 23:29:23     23s] **ERROR: (IMPSP-9099):	Scan chains exist in this design but are not defined for 6.50% flops. Placement and timing QoR can be severely impacted in this case!
[11/09 23:29:23     23s] It is highly recommend to define scan chains either through input scan def (preferred) or specifyScanChain.
[11/09 23:29:23     23s] no activity file in design. spp won't run.
[11/09 23:29:23     23s] ### Time Record (colorize_geometry) is installed.
[11/09 23:29:23     23s] #Start colorize_geometry on Sun Nov  9 23:29:23 2025
[11/09 23:29:23     23s] #
[11/09 23:29:23     23s] ### Time Record (Pre Callback) is installed.
[11/09 23:29:23     23s] ### Time Record (Pre Callback) is uninstalled.
[11/09 23:29:23     23s] ### Time Record (DB Import) is installed.
[11/09 23:29:23     23s] ### import design signature (2): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=1631048610 placement=353891814 pin_access=1 halo=0
[11/09 23:29:23     23s] ### Time Record (DB Import) is uninstalled.
[11/09 23:29:23     23s] ### Time Record (DB Export) is installed.
[11/09 23:29:23     23s] Extracting standard cell pins and blockage ...... 
[11/09 23:29:23     23s] Pin and blockage extraction finished
[11/09 23:29:23     23s] ### export design design signature (3): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=1631048610 placement=353891814 pin_access=1 halo=0
[11/09 23:29:23     23s] ### Time Record (DB Export) is uninstalled.
[11/09 23:29:23     23s] ### Time Record (Post Callback) is installed.
[11/09 23:29:23     23s] ### Time Record (Post Callback) is uninstalled.
[11/09 23:29:23     23s] #
[11/09 23:29:23     23s] #colorize_geometry statistics:
[11/09 23:29:23     23s] #Cpu time = 00:00:00
[11/09 23:29:23     23s] #Elapsed time = 00:00:00
[11/09 23:29:23     23s] #Increased memory = -7.57 (MB)
[11/09 23:29:23     23s] #Total memory = 1546.31 (MB)
[11/09 23:29:23     23s] #Peak memory = 1567.27 (MB)
[11/09 23:29:23     23s] #Number of warnings = 0
[11/09 23:29:23     23s] #Total number of warnings = 0
[11/09 23:29:23     23s] #Number of fails = 0
[11/09 23:29:23     23s] #Total number of fails = 0
[11/09 23:29:23     23s] #Complete colorize_geometry on Sun Nov  9 23:29:23 2025
[11/09 23:29:23     23s] #
[11/09 23:29:23     23s] ### import design signature (4): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 halo=0
[11/09 23:29:23     23s] ### Time Record (colorize_geometry) is uninstalled.
[11/09 23:29:23     23s] ### 
[11/09 23:29:23     23s] ###   Scalability Statistics
[11/09 23:29:23     23s] ### 
[11/09 23:29:23     23s] ### ------------------------+----------------+----------------+----------------+
[11/09 23:29:23     23s] ###   colorize_geometry     |        cpu time|    elapsed time|     scalability|
[11/09 23:29:23     23s] ### ------------------------+----------------+----------------+----------------+
[11/09 23:29:23     23s] ###   Pre Callback          |        00:00:00|        00:00:00|             1.0|
[11/09 23:29:23     23s] ###   Post Callback         |        00:00:00|        00:00:00|             1.0|
[11/09 23:29:23     23s] ###   DB Import             |        00:00:00|        00:00:00|             1.0|
[11/09 23:29:23     23s] ###   DB Export             |        00:00:00|        00:00:00|             1.0|
[11/09 23:29:23     23s] ###   Entire Command        |        00:00:00|        00:00:00|             1.1|
[11/09 23:29:23     23s] ### ------------------------+----------------+----------------+----------------+
[11/09 23:29:23     23s] ### 
[11/09 23:29:23     23s] **Info: Trial Route has Max Route Layer 15/8.
[11/09 23:29:23     23s] ### Creating LA Mngr. totSessionCpu=0:00:23.5 mem=2303.9M
[11/09 23:29:23     23s] ### Creating LA Mngr, finished. totSessionCpu=0:00:23.5 mem=2303.9M
[11/09 23:29:23     23s] *** Start deleteBufferTree ***
[11/09 23:29:24     24s] Multithreaded Timing Analysis is initialized with 8 threads
[11/09 23:29:24     24s] 
[11/09 23:29:24     24s] Info: Detect buffers to remove automatically.
[11/09 23:29:24     24s] Analyzing netlist ...
[11/09 23:29:24     24s] Updating netlist
[11/09 23:29:25     25s] AAE DB initialization (MEM=2418.7 CPU=0:00:00.0 REAL=0:00:00.0) 
[11/09 23:29:25     25s] Start AAE Lib Loading. (MEM=2418.7)
[11/09 23:29:25     25s] End AAE Lib Loading. (MEM=2438.77 CPU=0:00:00.0 Real=0:00:00.0)
[11/09 23:29:25     25s] 
[11/09 23:29:25     25s] *summary: 257 instances (buffers/inverters) removed
[11/09 23:29:25     25s] *** Finish deleteBufferTree (0:00:01.8) ***
[11/09 23:29:25     25s] Deleting Cell Server ...
[11/09 23:29:25     25s] Effort level <high> specified for tdgp_reg2reg_default path_group
[11/09 23:29:25     25s] 
[11/09 23:29:25     25s] **INFO: Power effort not set by setOptMode, so setting 'setOptMode -powerEffort low', as set by setDesignMode
[11/09 23:29:25     25s] **INFO: No dynamic/leakage power view specified, setting up the setup view "setup_analysis_view" as power view
[11/09 23:29:25     25s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:2441.8M
[11/09 23:29:25     25s] Deleted 0 physical inst  (cell FILLTIE128A10TH / prefix FILLER).
[11/09 23:29:25     25s] Deleted 0 physical inst  (cell FILLTIE64A10TH / prefix FILLER).
[11/09 23:29:25     25s] Deleted 0 physical inst  (cell FILLTIE32A10TH / prefix FILLER).
[11/09 23:29:25     25s] Deleted 0 physical inst  (cell FILLTIE16A10TH / prefix FILLER).
[11/09 23:29:25     25s] Deleted 0 physical inst  (cell FILLTIE8A10TH / prefix FILLER).
[11/09 23:29:25     25s] Deleted 0 physical inst  (cell FILLTIE4A10TH / prefix FILLER).
[11/09 23:29:25     25s] Deleted 0 physical inst  (cell FILLTIE2A10TH / prefix FILLER).
[11/09 23:29:25     25s] Deleted 0 physical inst  (cell FILL128A10TH / prefix FILLER).
[11/09 23:29:25     25s] Deleted 0 physical inst  (cell FILL64A10TH / prefix FILLER).
[11/09 23:29:25     25s] Deleted 0 physical inst  (cell FILL32A10TH / prefix FILLER).
[11/09 23:29:25     25s] Deleted 0 physical inst  (cell FILL16A10TH / prefix FILLER).
[11/09 23:29:25     25s] Deleted 0 physical inst  (cell FILL8A10TH / prefix FILLER).
[11/09 23:29:25     25s] Deleted 0 physical inst  (cell FILL4A10TH / prefix FILLER).
[11/09 23:29:25     25s] Deleted 0 physical inst  (cell FILL2A10TH / prefix FILLER).
[11/09 23:29:25     25s] Deleted 0 physical inst  (cell FILL1A10TH / prefix FILLER).
[11/09 23:29:25     25s] Did not delete 6495 physical insts as they did not match the given prefix <FILLER>.
[11/09 23:29:25     25s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.004, REAL:0.004, MEM:2441.8M
[11/09 23:29:25     25s] INFO: #ExclusiveGroups=0
[11/09 23:29:25     25s] INFO: There are no Exclusive Groups.
[11/09 23:29:25     25s] No user-set net weight.
[11/09 23:29:25     25s] Net fanout histogram:
[11/09 23:29:25     25s] 2		: 19584 (66.0%) nets
[11/09 23:29:25     25s] 3		: 5356 (18.0%) nets
[11/09 23:29:25     25s] 4     -	14	: 3964 (13.3%) nets
[11/09 23:29:25     25s] 15    -	39	: 627 (2.1%) nets
[11/09 23:29:25     25s] 40    -	79	: 113 (0.4%) nets
[11/09 23:29:25     25s] 80    -	159	: 37 (0.1%) nets
[11/09 23:29:25     25s] 160   -	319	: 10 (0.0%) nets
[11/09 23:29:25     25s] 320   -	639	: 1 (0.0%) nets
[11/09 23:29:25     25s] 640   -	1279	: 0 (0.0%) nets
[11/09 23:29:25     25s] 1280  -	2559	: 1 (0.0%) nets
[11/09 23:29:25     25s] 2560  -	5119	: 0 (0.0%) nets
[11/09 23:29:25     25s] 5120+		: 0 (0.0%) nets
[11/09 23:29:25     25s] no activity file in design. spp won't run.
[11/09 23:29:25     25s] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
[11/09 23:29:25     25s] Scan chains were not defined.
[11/09 23:29:25     25s] z: 2, totalTracks: 1
[11/09 23:29:25     25s] z: 4, totalTracks: 1
[11/09 23:29:25     25s] z: 6, totalTracks: 1
[11/09 23:29:25     25s] z: 8, totalTracks: 1
[11/09 23:29:25     25s] #spOpts: N=65 minPadR=1.1 
[11/09 23:29:25     25s] #std cell=34019 (6495 fixed + 27524 movable) #buf cell=0 #inv cell=1974 #block=9 (0 floating + 9 preplaced)
[11/09 23:29:25     25s] #ioInst=0 #net=29693 #term=109393 #term/net=3.68, #fixedIo=302, #floatIo=0, #fixedPin=302, #floatPin=32
[11/09 23:29:25     25s] stdCell: 34019 single + 0 double + 0 multi
[11/09 23:29:25     25s] Total standard cell length = 62.1558 (mm), area = 0.1243 (mm^2)
[11/09 23:29:25     25s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2441.8M
[11/09 23:29:25     25s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2441.8M
[11/09 23:29:25     25s] Core basic site is TSMC65ADV10TSITE
[11/09 23:29:25     25s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2441.8M
[11/09 23:29:25     25s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.022, REAL:0.006, MEM:2473.8M
[11/09 23:29:25     25s] SiteArray: non-trimmed site array dimensions = 341 x 5920
[11/09 23:29:25     25s] SiteArray: use 8,380,416 bytes
[11/09 23:29:25     25s] SiteArray: current memory after site array memory allocation 2473.8M
[11/09 23:29:25     25s] SiteArray: FP blocked sites are writable
[11/09 23:29:25     25s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/09 23:29:25     25s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:2473.8M
[11/09 23:29:25     25s] Process 25427 wires and vias for routing blockage analysis
[11/09 23:29:25     25s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.122, REAL:0.018, MEM:2473.8M
[11/09 23:29:25     25s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.201, REAL:0.066, MEM:2473.8M
[11/09 23:29:25     25s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.363, REAL:0.228, MEM:2473.8M
[11/09 23:29:25     25s] OPERPROF: Starting pre-place ADS at level 1, MEM:2473.8M
[11/09 23:29:25     25s] OPERPROF:   Starting pre-place ADS Build Supply Map at level 2, MEM:2473.8M
[11/09 23:29:25     25s] OPERPROF:     Starting ADS RRMInitG at level 3, MEM:2473.8M
[11/09 23:29:25     25s] OPERPROF:     Finished ADS RRMInitG at level 3, CPU:0.000, REAL:0.000, MEM:2473.8M
[11/09 23:29:25     25s] OPERPROF:     Starting ADS RRMCPTSL at level 3, MEM:2473.8M
[11/09 23:29:25     25s] OPERPROF:       Starting ADS RRMBLKB at level 4, MEM:2473.8M
[11/09 23:29:25     25s] OPERPROF:       Finished ADS RRMBLKB at level 4, CPU:0.008, REAL:0.008, MEM:2473.8M
[11/09 23:29:25     25s] OPERPROF:       Starting ADS RRMCPTTR at level 4, MEM:2473.8M
[11/09 23:29:25     25s] OPERPROF:       Finished ADS RRMCPTTR at level 4, CPU:0.003, REAL:0.003, MEM:2473.8M
[11/09 23:29:25     25s] OPERPROF:     Finished ADS RRMCPTSL at level 3, CPU:0.011, REAL:0.011, MEM:2473.8M
[11/09 23:29:25     25s] OPERPROF:   Finished pre-place ADS Build Supply Map at level 2, CPU:0.012, REAL:0.012, MEM:2473.8M
[11/09 23:29:25     25s] ADSU 0.422 -> 0.471. GS 16.000
[11/09 23:29:25     25s] OPERPROF: Finished pre-place ADS at level 1, CPU:0.081, REAL:0.081, MEM:2473.8M
[11/09 23:29:25     25s] Average module density = 0.471.
[11/09 23:29:25     25s] Density for the design = 0.471.
[11/09 23:29:25     25s]        = stdcell_area 297789 sites (119116 um^2) / alloc_area 632165 sites (252866 um^2).
[11/09 23:29:25     25s] Pin Density = 0.05419.
[11/09 23:29:25     25s]             = total # of pins 109393 / total area 2018720.
[11/09 23:29:25     25s] OPERPROF: Starting spMPad at level 1, MEM:2473.8M
[11/09 23:29:25     25s] OPERPROF:   Starting spContextMPad at level 2, MEM:2473.8M
[11/09 23:29:25     25s] OPERPROF:   Finished spContextMPad at level 2, CPU:0.000, REAL:0.000, MEM:2473.8M
[11/09 23:29:25     25s] OPERPROF: Finished spMPad at level 1, CPU:0.001, REAL:0.001, MEM:2473.8M
[11/09 23:29:25     25s] Initial padding reaches pin density 0.472 for top
[11/09 23:29:25     25s] InitPadU 0.471 -> 0.613 for top
[11/09 23:29:25     25s] Enabling multi-CPU acceleration with 8 CPU(s) for placement
[11/09 23:29:25     25s] OPERPROF: Starting spSectionHeadInit at level 1, MEM:2473.8M
[11/09 23:29:25     26s] OPERPROF: Finished spSectionHeadInit at level 1, CPU:0.017, REAL:0.017, MEM:2473.8M
[11/09 23:29:25     26s] === lastAutoLevel = 10 
[11/09 23:29:25     26s] Init WL Bound For Global Placement... 
[11/09 23:29:25     26s] OPERPROF: Starting spInitNetWt at level 1, MEM:2473.8M
[11/09 23:29:25     26s] 0 delay mode for cte enabled initNetWt.
[11/09 23:29:25     26s] no activity file in design. spp won't run.
[11/09 23:29:25     26s] [spp] 0
[11/09 23:29:25     26s] [adp] 0:1:1:1
[11/09 23:29:26     26s] 0 delay mode for cte disabled initNetWt.
[11/09 23:29:26     26s] applying net weight for pipeline side nets...
[11/09 23:29:26     26s] Applying net weight on 3(3 total detected) pipeline side nets, total chain number 5, total pipeline net 106
[11/09 23:29:26     26s] OPERPROF: Finished spInitNetWt at level 1, CPU:0.124, REAL:0.124, MEM:2473.8M
[11/09 23:29:26     26s] Clock gating cells determined by native netlist tracing.
[11/09 23:29:26     26s] no activity file in design. spp won't run.
[11/09 23:29:26     26s] no activity file in design. spp won't run.
[11/09 23:29:26     26s] OPERPROF: Starting npMain at level 1, MEM:2473.8M
[11/09 23:29:27     26s] OPERPROF:   Starting npPlace at level 2, MEM:2681.5M
[11/09 23:29:27     26s] Iteration  1: Total net bbox = 4.540e+05 (2.93e+05 1.61e+05)
[11/09 23:29:27     26s]               Est.  stn bbox = 4.980e+05 (3.22e+05 1.76e+05)
[11/09 23:29:27     26s]               cpu = 0:00:00.7 real = 0:00:00.0 mem = 2626.5M
[11/09 23:29:27     26s] Iteration  2: Total net bbox = 4.540e+05 (2.93e+05 1.61e+05)
[11/09 23:29:27     26s]               Est.  stn bbox = 4.980e+05 (3.22e+05 1.76e+05)
[11/09 23:29:27     26s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2626.5M
[11/09 23:29:27     27s] OPERPROF:     Starting InitSKP at level 3, MEM:2750.6M
[11/09 23:29:30     36s] *** Finished SKP initialization (cpu=0:00:09.3, real=0:00:03.0)***
[11/09 23:29:30     36s] OPERPROF:     Finished InitSKP at level 3, CPU:9.316, REAL:3.284, MEM:3388.8M
[11/09 23:29:31     37s] exp_mt_sequential is set from setPlaceMode option to 1
[11/09 23:29:31     37s] Setting dotProdMode from setPlaceMode option to Multi-thread sequential mode (nrThread=8)
[11/09 23:29:31     37s] place_exp_mt_interval set to default 32
[11/09 23:29:31     37s] place_exp_mt_interval_bias (first half) set to default 0.750000
[11/09 23:29:31     39s] Iteration  3: Total net bbox = 3.951e+05 (2.48e+05 1.47e+05)
[11/09 23:29:31     39s]               Est.  stn bbox = 4.653e+05 (2.91e+05 1.75e+05)
[11/09 23:29:31     39s]               cpu = 0:00:12.1 real = 0:00:04.0 mem = 3473.1M
[11/09 23:29:39     84s] Iteration  4: Total net bbox = 5.630e+05 (3.76e+05 1.87e+05)
[11/09 23:29:39     84s]               Est.  stn bbox = 7.033e+05 (4.78e+05 2.26e+05)
[11/09 23:29:39     84s]               cpu = 0:00:45.0 real = 0:00:08.0 mem = 3544.2M
[11/09 23:29:39     84s] Iteration  5: Total net bbox = 5.630e+05 (3.76e+05 1.87e+05)
[11/09 23:29:39     84s]               Est.  stn bbox = 7.033e+05 (4.78e+05 2.26e+05)
[11/09 23:29:39     84s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 3544.2M
[11/09 23:29:39     84s] OPERPROF:   Finished npPlace at level 2, CPU:57.833, REAL:12.830, MEM:3416.2M
[11/09 23:29:39     84s] OPERPROF: Finished npMain at level 1, CPU:57.992, REAL:13.909, MEM:3416.2M
[11/09 23:29:40     84s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:3416.2M
[11/09 23:29:40     84s] *Info(CAP): clkGateAware moves 4 insts, mean move: 34.96 um, max move: 73.64 um
[11/09 23:29:40     84s] *Info(CAP): max move on inst (spi0/g27575): (433.12, 430.20) --> (402.13, 472.85)
[11/09 23:29:40     84s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.006, REAL:0.006, MEM:3416.2M
[11/09 23:29:40     84s] OPERPROF: Starting npMain at level 1, MEM:3416.2M
[11/09 23:29:40     84s] OPERPROF:   Starting npPlace at level 2, MEM:3512.2M
[11/09 23:29:48    126s] Iteration  6: Total net bbox = 7.123e+05 (4.40e+05 2.73e+05)
[11/09 23:29:48    126s]               Est.  stn bbox = 9.105e+05 (5.63e+05 3.47e+05)
[11/09 23:29:48    126s]               cpu = 0:00:42.0 real = 0:00:08.0 mem = 3608.2M
[11/09 23:29:48    126s] OPERPROF:   Finished npPlace at level 2, CPU:42.205, REAL:7.970, MEM:3480.2M
[11/09 23:29:48    126s] OPERPROF: Finished npMain at level 1, CPU:42.488, REAL:8.077, MEM:3352.2M
[11/09 23:29:48    126s] Iteration  7: Total net bbox = 7.516e+05 (4.66e+05 2.85e+05)
[11/09 23:29:48    126s]               Est.  stn bbox = 9.520e+05 (5.91e+05 3.61e+05)
[11/09 23:29:48    126s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 3352.2M
[11/09 23:29:48    126s] Iteration  8: Total net bbox = 7.516e+05 (4.66e+05 2.85e+05)
[11/09 23:29:48    126s]               Est.  stn bbox = 9.520e+05 (5.91e+05 3.61e+05)
[11/09 23:29:48    126s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 3352.2M
[11/09 23:29:48    126s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:3352.2M
[11/09 23:29:48    126s] *Info(CAP): clkGateAware moves 4 insts, mean move: 29.55 um, max move: 92.98 um
[11/09 23:29:48    126s] *Info(CAP): max move on inst (spi0/g27575): (451.46, 423.16) --> (390.98, 455.66)
[11/09 23:29:48    126s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.004, REAL:0.004, MEM:3352.2M
[11/09 23:29:48    126s] OPERPROF: Starting npMain at level 1, MEM:3352.2M
[11/09 23:29:48    126s] OPERPROF:   Starting npPlace at level 2, MEM:3448.2M
[11/09 23:29:56    169s] OPERPROF:   Finished npPlace at level 2, CPU:42.081, REAL:7.779, MEM:3468.2M
[11/09 23:29:56    169s] OPERPROF: Finished npMain at level 1, CPU:42.373, REAL:7.900, MEM:3340.2M
[11/09 23:29:56    169s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:3340.2M
[11/09 23:29:56    169s] *Info(CAP): clkGateAware moves 4 insts, mean move: 28.70 um, max move: 62.26 um
[11/09 23:29:56    169s] *Info(CAP): max move on inst (spi0/g27575): (426.47, 444.46) --> (390.51, 470.76)
[11/09 23:29:56    169s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.004, REAL:0.004, MEM:3340.2M
[11/09 23:29:56    169s] OPERPROF: Starting npCallHUMEst at level 1, MEM:3340.2M
[11/09 23:29:56    169s] Starting Early Global Route rough congestion estimation: mem = 3340.2M
[11/09 23:29:56    169s] (I)       Started Import and model ( Curr Mem: 3340.22 MB )
[11/09 23:29:56    169s] (I)       Started Create place DB ( Curr Mem: 3340.22 MB )
[11/09 23:29:56    169s] (I)       Started Import place data ( Curr Mem: 3340.22 MB )
[11/09 23:29:56    169s] (I)       Started Read instances and placement ( Curr Mem: 3340.22 MB )
[11/09 23:29:56    169s] (I)       Finished Read instances and placement ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 3340.22 MB )
[11/09 23:29:56    169s] (I)       Started Read nets ( Curr Mem: 3340.22 MB )
[11/09 23:29:56    169s] (I)       Finished Read nets ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 3340.22 MB )
[11/09 23:29:56    169s] (I)       Finished Import place data ( CPU: 0.09 sec, Real: 0.09 sec, Curr Mem: 3340.22 MB )
[11/09 23:29:56    169s] (I)       Finished Create place DB ( CPU: 0.09 sec, Real: 0.09 sec, Curr Mem: 3340.22 MB )
[11/09 23:29:56    169s] (I)       Started Create route DB ( Curr Mem: 3340.22 MB )
[11/09 23:29:56    169s] (I)       == Non-default Options ==
[11/09 23:29:56    169s] (I)       Print mode                                         : 2
[11/09 23:29:56    169s] (I)       Stop if highly congested                           : false
[11/09 23:29:56    169s] (I)       Maximum routing layer                              : 8
[11/09 23:29:56    169s] (I)       Assign partition pins                              : false
[11/09 23:29:56    169s] (I)       Support large GCell                                : true
[11/09 23:29:56    169s] (I)       Number of threads                                  : 8
[11/09 23:29:56    169s] (I)       Number of rows per GCell                           : 15
[11/09 23:29:56    169s] (I)       Max num rows per GCell                             : 32
[11/09 23:29:56    169s] (I)       Method to set GCell size                           : row
[11/09 23:29:56    169s] (I)       Counted 25427 PG shapes. We will not process PG shapes layer by layer.
[11/09 23:29:56    169s] (I)       Started Import route data (8T) ( Curr Mem: 3340.22 MB )
[11/09 23:29:56    169s] (I)       Use row-based GCell size
[11/09 23:29:56    169s] (I)       Use row-based GCell align
[11/09 23:29:56    169s] (I)       GCell unit size   : 4000
[11/09 23:29:56    169s] (I)       GCell multiplier  : 15
[11/09 23:29:56    169s] (I)       GCell row height  : 4000
[11/09 23:29:56    169s] (I)       Actual row height : 4000
[11/09 23:29:56    169s] (I)       GCell align ref   : 2000 4000
[11/09 23:29:56    169s] [NR-eGR] Track table information for default rule: 
[11/09 23:29:56    169s] [NR-eGR] M1 has no routable track
[11/09 23:29:56    169s] [NR-eGR] M2 has single uniform track structure
[11/09 23:29:56    169s] [NR-eGR] M3 has single uniform track structure
[11/09 23:29:56    169s] [NR-eGR] M4 has single uniform track structure
[11/09 23:29:56    169s] [NR-eGR] M5 has single uniform track structure
[11/09 23:29:56    169s] [NR-eGR] M6 has single uniform track structure
[11/09 23:29:56    169s] [NR-eGR] M7 has single uniform track structure
[11/09 23:29:56    169s] [NR-eGR] M8 has single uniform track structure
[11/09 23:29:56    169s] (I)       ===========================================================================
[11/09 23:29:56    169s] (I)       == Report All Rule Vias ==
[11/09 23:29:56    169s] (I)       ===========================================================================
[11/09 23:29:56    169s] (I)        Via Rule : (Default)
[11/09 23:29:56    169s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[11/09 23:29:56    169s] (I)       ---------------------------------------------------------------------------
[11/09 23:29:56    169s] (I)        1    3 : VIA1_X                     30 : VIA1_2CUT_W              
[11/09 23:29:56    169s] (I)        2    7 : VIA2_X                     35 : VIA2_2CUT_N              
[11/09 23:29:56    169s] (I)        3   11 : VIA3_X                     37 : VIA3_2CUT_E              
[11/09 23:29:56    169s] (I)        4   15 : VIA4_X                     42 : VIA4_2CUT_W              
[11/09 23:29:56    169s] (I)        5   19 : VIA5_X                     46 : VIA5_2CUT_W              
[11/09 23:29:56    169s] (I)        6   23 : VIA6_X                     51 : VIA6_2CUT_N              
[11/09 23:29:56    169s] (I)        7   27 : VIA7_X                     54 : VIA7_2CUT_W              
[11/09 23:29:56    169s] (I)       ===========================================================================
[11/09 23:29:56    169s] (I)       Started Read blockages ( Layer 2-8 ) ( Curr Mem: 3340.22 MB )
[11/09 23:29:56    169s] (I)       Started Read routing blockages ( Curr Mem: 3340.22 MB )
[11/09 23:29:56    169s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3340.22 MB )
[11/09 23:29:56    169s] (I)       Started Read instance blockages ( Curr Mem: 3340.22 MB )
[11/09 23:29:56    169s] (I)       Finished Read instance blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3340.22 MB )
[11/09 23:29:56    169s] (I)       Started Read PG blockages ( Curr Mem: 3340.22 MB )
[11/09 23:29:56    169s] [NR-eGR] Read 46353 PG shapes
[11/09 23:29:56    169s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3340.22 MB )
[11/09 23:29:56    169s] (I)       Started Read boundary cut boxes ( Curr Mem: 3340.22 MB )
[11/09 23:29:56    169s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3340.22 MB )
[11/09 23:29:56    169s] [NR-eGR] #Routing Blockages  : 20
[11/09 23:29:56    169s] [NR-eGR] #Instance Blockages : 3210
[11/09 23:29:56    169s] [NR-eGR] #PG Blockages       : 46353
[11/09 23:29:56    169s] [NR-eGR] #Halo Blockages     : 0
[11/09 23:29:56    169s] [NR-eGR] #Boundary Blockages : 21
[11/09 23:29:56    169s] (I)       Finished Read blockages ( Layer 2-8 ) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3340.22 MB )
[11/09 23:29:56    169s] (I)       Started Read blackboxes ( Curr Mem: 3340.22 MB )
[11/09 23:29:56    169s] (I)       Design has 0 blackboxes considered as all layer blockages.
[11/09 23:29:56    169s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3340.22 MB )
[11/09 23:29:56    169s] (I)       Started Read prerouted ( Curr Mem: 3340.22 MB )
[11/09 23:29:56    169s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[11/09 23:29:56    169s] (I)       Finished Read prerouted ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3340.22 MB )
[11/09 23:29:56    169s] (I)       Started Read unlegalized nets ( Curr Mem: 3340.22 MB )
[11/09 23:29:56    169s] (I)       Finished Read unlegalized nets ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3340.22 MB )
[11/09 23:29:56    169s] (I)       Started Read nets ( Curr Mem: 3340.22 MB )
[11/09 23:29:56    169s] [NR-eGR] Read numTotalNets=29693  numIgnoredNets=0
[11/09 23:29:56    169s] (I)       Finished Read nets ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3340.22 MB )
[11/09 23:29:56    169s] (I)       Started Set up via pillars ( Curr Mem: 3340.22 MB )
[11/09 23:29:56    169s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3340.22 MB )
[11/09 23:29:56    169s] (I)       early_global_route_priority property id does not exist.
[11/09 23:29:56    169s] (I)       Started Initialize 3D grid graph ( Curr Mem: 3340.22 MB )
[11/09 23:29:56    169s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3340.22 MB )
[11/09 23:29:56    169s] (I)       Model blockages into capacity
[11/09 23:29:56    169s] (I)       Read Num Blocks=49604  Num Prerouted Wires=0  Num CS=0
[11/09 23:29:56    169s] (I)       Started Initialize 3D capacity ( Curr Mem: 3340.22 MB )
[11/09 23:29:56    169s] (I)       Layer 1 (V) : #blockages 7650 : #preroutes 0
[11/09 23:29:56    169s] (I)       Layer 2 (H) : #blockages 7355 : #preroutes 0
[11/09 23:29:56    169s] (I)       Layer 3 (V) : #blockages 9207 : #preroutes 0
[11/09 23:29:56    169s] (I)       Layer 4 (H) : #blockages 9489 : #preroutes 0
[11/09 23:29:56    169s] (I)       Layer 5 (V) : #blockages 9489 : #preroutes 0
[11/09 23:29:56    169s] (I)       Layer 6 (H) : #blockages 5585 : #preroutes 0
[11/09 23:29:56    169s] (I)       Layer 7 (V) : #blockages 829 : #preroutes 0
[11/09 23:29:56    169s] (I)       Finished Initialize 3D capacity ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3340.22 MB )
[11/09 23:29:56    169s] (I)       -- layer congestion ratio --
[11/09 23:29:56    169s] (I)       Layer 1 : 0.100000
[11/09 23:29:56    169s] (I)       Layer 2 : 0.700000
[11/09 23:29:56    169s] (I)       Layer 3 : 0.700000
[11/09 23:29:56    169s] (I)       Layer 4 : 0.700000
[11/09 23:29:56    169s] (I)       Layer 5 : 0.700000
[11/09 23:29:56    169s] (I)       Layer 6 : 0.700000
[11/09 23:29:56    169s] (I)       Layer 7 : 0.700000
[11/09 23:29:56    169s] (I)       Layer 8 : 0.700000
[11/09 23:29:56    169s] (I)       ----------------------------
[11/09 23:29:56    169s] (I)       Number of ignored nets                =      0
[11/09 23:29:56    169s] (I)       Number of connected nets              =      0
[11/09 23:29:56    169s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[11/09 23:29:56    169s] (I)       Number of clock nets                  =    411.  Ignored: No
[11/09 23:29:56    169s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[11/09 23:29:56    169s] (I)       Number of special nets                =      0.  Ignored: Yes
[11/09 23:29:56    169s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[11/09 23:29:56    169s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[11/09 23:29:56    169s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[11/09 23:29:56    169s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[11/09 23:29:56    169s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[11/09 23:29:56    169s] (I)       Finished Import route data (8T) ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 3340.22 MB )
[11/09 23:29:56    169s] (I)       Finished Create route DB ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 3340.22 MB )
[11/09 23:29:56    169s] (I)       Started Read aux data ( Curr Mem: 3340.22 MB )
[11/09 23:29:56    169s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3340.22 MB )
[11/09 23:29:56    169s] (I)       Started Others data preparation ( Curr Mem: 3340.22 MB )
[11/09 23:29:56    169s] [NR-eGR] There are 411 clock nets ( 0 with NDR ).
[11/09 23:29:56    169s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3340.22 MB )
[11/09 23:29:56    169s] (I)       Started Create route kernel ( Curr Mem: 3340.22 MB )
[11/09 23:29:56    169s] (I)       Ndr track 0 does not exist
[11/09 23:29:56    169s] (I)       ---------------------Grid Graph Info--------------------
[11/09 23:29:56    169s] (I)       Routing area        : (0, 0) - (2372000, 1372000)
[11/09 23:29:56    169s] (I)       Core area           : (2000, 4000) - (2370000, 1370000)
[11/09 23:29:56    169s] (I)       Site width          :   400  (dbu)
[11/09 23:29:56    169s] (I)       Row height          :  4000  (dbu)
[11/09 23:29:56    169s] (I)       GCell row height    :  4000  (dbu)
[11/09 23:29:56    169s] (I)       GCell width         : 60000  (dbu)
[11/09 23:29:56    169s] (I)       GCell height        : 60000  (dbu)
[11/09 23:29:56    169s] (I)       Grid                :    40    23     8
[11/09 23:29:56    169s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8
[11/09 23:29:56    169s] (I)       Vertical capacity   :     0 60000     0 60000     0 60000     0 60000
[11/09 23:29:56    169s] (I)       Horizontal capacity :     0     0 60000     0 60000     0 60000     0
[11/09 23:29:56    169s] (I)       Default wire width  :   180   200   200   200   200   200   200   800
[11/09 23:29:56    169s] (I)       Default wire space  :   180   200   200   200   200   200   200   800
[11/09 23:29:56    169s] (I)       Default wire pitch  :   360   400   400   400   400   400   400  1600
[11/09 23:29:56    169s] (I)       Default pitch size  :   360   400   400   400   400   400   400  1600
[11/09 23:29:56    169s] (I)       First track coord   :     0   200   200   200   200   200   200  1200
[11/09 23:29:56    169s] (I)       Num tracks per GCell: 166.67 150.00 150.00 150.00 150.00 150.00 150.00 37.50
[11/09 23:29:56    169s] (I)       Total num of tracks :     0  5930  3430  5930  3430  5930  3430  1482
[11/09 23:29:56    169s] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[11/09 23:29:56    169s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0
[11/09 23:29:56    169s] (I)       --------------------------------------------------------
[11/09 23:29:56    169s] 
[11/09 23:29:56    169s] [NR-eGR] ============ Routing rule table ============
[11/09 23:29:56    169s] [NR-eGR] Rule id: 0  Nets: 29693 
[11/09 23:29:56    169s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[11/09 23:29:56    169s] (I)       Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=400  L8=1600
[11/09 23:29:56    169s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[11/09 23:29:56    169s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[11/09 23:29:56    169s] [NR-eGR] ========================================
[11/09 23:29:56    169s] [NR-eGR] 
[11/09 23:29:56    169s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[11/09 23:29:56    169s] (I)       blocked tracks on layer2 : = 103356 / 136390 (75.78%)
[11/09 23:29:56    169s] (I)       blocked tracks on layer3 : = 99502 / 137200 (72.52%)
[11/09 23:29:56    169s] (I)       blocked tracks on layer4 : = 102813 / 136390 (75.38%)
[11/09 23:29:56    169s] (I)       blocked tracks on layer5 : = 50337 / 137200 (36.69%)
[11/09 23:29:56    169s] (I)       blocked tracks on layer6 : = 54982 / 136390 (40.31%)
[11/09 23:29:56    169s] (I)       blocked tracks on layer7 : = 134334 / 137200 (97.91%)
[11/09 23:29:56    169s] (I)       blocked tracks on layer8 : = 34086 / 34086 (100.00%)
[11/09 23:29:56    169s] (I)       Finished Create route kernel ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3340.22 MB )
[11/09 23:29:56    169s] (I)       Finished Import and model ( CPU: 0.13 sec, Real: 0.13 sec, Curr Mem: 3340.22 MB )
[11/09 23:29:56    169s] (I)       Reset routing kernel
[11/09 23:29:56    169s] (I)       Started Initialization ( Curr Mem: 3340.22 MB )
[11/09 23:29:56    169s] (I)       numLocalWires=121634  numGlobalNetBranches=34305  numLocalNetBranches=26580
[11/09 23:29:56    169s] (I)       totalPins=109361  totalGlobalPin=29765 (27.22%)
[11/09 23:29:56    169s] (I)       Finished Initialization ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3340.22 MB )
[11/09 23:29:56    169s] (I)       Started Generate topology (8T) ( Curr Mem: 3340.22 MB )
[11/09 23:29:56    169s] (I)       Finished Generate topology (8T) ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 3340.22 MB )
[11/09 23:29:56    169s] (I)       total 2D Cap : 434536 = (231971 H, 202565 V)
[11/09 23:29:56    169s] (I)       
[11/09 23:29:56    169s] (I)       ============  Phase 1a Route ============
[11/09 23:29:56    169s] (I)       Started Phase 1a ( Curr Mem: 3340.22 MB )
[11/09 23:29:56    169s] (I)       Started Pattern routing ( Curr Mem: 3340.22 MB )
[11/09 23:29:56    169s] (I)       Finished Pattern routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3340.22 MB )
[11/09 23:29:56    169s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 3340.22 MB )
[11/09 23:29:56    169s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 36
[11/09 23:29:56    169s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3340.22 MB )
[11/09 23:29:56    169s] (I)       Usage: 30099 = (17712 H, 12387 V) = (7.64% H, 6.12% V) = (5.314e+05um H, 3.716e+05um V)
[11/09 23:29:56    169s] (I)       Started Add via demand to 2D ( Curr Mem: 3340.22 MB )
[11/09 23:29:56    169s] (I)       Finished Add via demand to 2D ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3340.22 MB )
[11/09 23:29:56    169s] (I)       Finished Phase 1a ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3340.22 MB )
[11/09 23:29:56    169s] (I)       
[11/09 23:29:56    169s] (I)       ============  Phase 1b Route ============
[11/09 23:29:56    169s] (I)       Started Phase 1b ( Curr Mem: 3340.22 MB )
[11/09 23:29:56    169s] (I)       Started Monotonic routing ( Curr Mem: 3340.22 MB )
[11/09 23:29:56    169s] (I)       Finished Monotonic routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3340.22 MB )
[11/09 23:29:56    169s] (I)       Usage: 30099 = (17712 H, 12387 V) = (7.64% H, 6.12% V) = (5.314e+05um H, 3.716e+05um V)
[11/09 23:29:56    169s] (I)       eGR overflow: 0.00% H + 0.00% V
[11/09 23:29:56    169s] 
[11/09 23:29:56    169s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3340.22 MB )
[11/09 23:29:56    169s] (I)       Started Export 2D cong map ( Curr Mem: 3340.22 MB )
[11/09 23:29:56    169s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[11/09 23:29:56    169s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3340.22 MB )
[11/09 23:29:56    169s] Finished Early Global Route rough congestion estimation: mem = 3340.2M
[11/09 23:29:56    169s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.168, REAL:0.160, MEM:3340.2M
[11/09 23:29:56    169s] earlyGlobalRoute rough estimation gcell size 15 row height
[11/09 23:29:56    169s] OPERPROF: Starting CDPad at level 1, MEM:3340.2M
[11/09 23:29:56    169s] CDPadU 0.626 -> 0.626. R=0.481, N=27524, GS=30.000
[11/09 23:29:56    169s] OPERPROF: Finished CDPad at level 1, CPU:0.186, REAL:0.058, MEM:3340.2M
[11/09 23:29:56    169s] OPERPROF: Starting npMain at level 1, MEM:3340.2M
[11/09 23:29:56    169s] OPERPROF:   Starting npPlace at level 2, MEM:3436.2M
[11/09 23:29:56    170s] OPERPROF:   Finished npPlace at level 2, CPU:0.419, REAL:0.116, MEM:3465.3M
[11/09 23:29:56    170s] OPERPROF: Finished npMain at level 1, CPU:0.748, REAL:0.232, MEM:3337.3M
[11/09 23:29:56    170s] Global placement CDP skipped at cutLevel 9.
[11/09 23:29:56    170s] Iteration  9: Total net bbox = 8.226e+05 (5.13e+05 3.10e+05)
[11/09 23:29:56    170s]               Est.  stn bbox = 1.041e+06 (6.50e+05 3.91e+05)
[11/09 23:29:56    170s]               cpu = 0:00:43.5 real = 0:00:08.0 mem = 3337.3M
[11/09 23:29:56    170s] Iteration 10: Total net bbox = 8.226e+05 (5.13e+05 3.10e+05)
[11/09 23:29:56    170s]               Est.  stn bbox = 1.041e+06 (6.50e+05 3.91e+05)
[11/09 23:29:56    170s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 3337.3M
[11/09 23:29:56    170s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:3337.3M
[11/09 23:29:56    170s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/09 23:29:56    170s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.004, REAL:0.004, MEM:3337.3M
[11/09 23:29:56    170s] OPERPROF: Starting npMain at level 1, MEM:3337.3M
[11/09 23:29:56    170s] OPERPROF:   Starting npPlace at level 2, MEM:3433.3M
[11/09 23:30:04    211s] OPERPROF:   Finished npPlace at level 2, CPU:41.441, REAL:7.749, MEM:3461.8M
[11/09 23:30:04    212s] OPERPROF: Finished npMain at level 1, CPU:41.709, REAL:7.857, MEM:3333.8M
[11/09 23:30:04    212s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:3333.8M
[11/09 23:30:04    212s] *Info(CAP): clkGateAware moves 4 insts, mean move: 23.52 um, max move: 61.08 um
[11/09 23:30:04    212s] *Info(CAP): max move on inst (spi0/g27575): (433.43, 428.84) --> (400.49, 456.98)
[11/09 23:30:04    212s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.004, REAL:0.004, MEM:3333.8M
[11/09 23:30:04    212s] OPERPROF: Starting npCallHUMEst at level 1, MEM:3333.8M
[11/09 23:30:04    212s] Starting Early Global Route rough congestion estimation: mem = 3333.8M
[11/09 23:30:04    212s] (I)       Started Import and model ( Curr Mem: 3333.80 MB )
[11/09 23:30:04    212s] (I)       Started Create place DB ( Curr Mem: 3333.80 MB )
[11/09 23:30:04    212s] (I)       Started Import place data ( Curr Mem: 3333.80 MB )
[11/09 23:30:04    212s] (I)       Started Read instances and placement ( Curr Mem: 3333.80 MB )
[11/09 23:30:04    212s] (I)       Finished Read instances and placement ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 3333.80 MB )
[11/09 23:30:04    212s] (I)       Started Read nets ( Curr Mem: 3333.80 MB )
[11/09 23:30:04    212s] (I)       Finished Read nets ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 3333.80 MB )
[11/09 23:30:04    212s] (I)       Finished Import place data ( CPU: 0.08 sec, Real: 0.08 sec, Curr Mem: 3333.80 MB )
[11/09 23:30:04    212s] (I)       Finished Create place DB ( CPU: 0.08 sec, Real: 0.08 sec, Curr Mem: 3333.80 MB )
[11/09 23:30:04    212s] (I)       Started Create route DB ( Curr Mem: 3333.80 MB )
[11/09 23:30:04    212s] (I)       == Non-default Options ==
[11/09 23:30:04    212s] (I)       Print mode                                         : 2
[11/09 23:30:04    212s] (I)       Stop if highly congested                           : false
[11/09 23:30:04    212s] (I)       Maximum routing layer                              : 8
[11/09 23:30:04    212s] (I)       Assign partition pins                              : false
[11/09 23:30:04    212s] (I)       Support large GCell                                : true
[11/09 23:30:04    212s] (I)       Number of threads                                  : 8
[11/09 23:30:04    212s] (I)       Number of rows per GCell                           : 8
[11/09 23:30:04    212s] (I)       Max num rows per GCell                             : 32
[11/09 23:30:04    212s] (I)       Method to set GCell size                           : row
[11/09 23:30:04    212s] (I)       Counted 25427 PG shapes. We will not process PG shapes layer by layer.
[11/09 23:30:04    212s] (I)       Started Import route data (8T) ( Curr Mem: 3333.80 MB )
[11/09 23:30:04    212s] (I)       Use row-based GCell size
[11/09 23:30:04    212s] (I)       Use row-based GCell align
[11/09 23:30:04    212s] (I)       GCell unit size   : 4000
[11/09 23:30:04    212s] (I)       GCell multiplier  : 8
[11/09 23:30:04    212s] (I)       GCell row height  : 4000
[11/09 23:30:04    212s] (I)       Actual row height : 4000
[11/09 23:30:04    212s] (I)       GCell align ref   : 2000 4000
[11/09 23:30:04    212s] [NR-eGR] Track table information for default rule: 
[11/09 23:30:04    212s] [NR-eGR] M1 has no routable track
[11/09 23:30:04    212s] [NR-eGR] M2 has single uniform track structure
[11/09 23:30:04    212s] [NR-eGR] M3 has single uniform track structure
[11/09 23:30:04    212s] [NR-eGR] M4 has single uniform track structure
[11/09 23:30:04    212s] [NR-eGR] M5 has single uniform track structure
[11/09 23:30:04    212s] [NR-eGR] M6 has single uniform track structure
[11/09 23:30:04    212s] [NR-eGR] M7 has single uniform track structure
[11/09 23:30:04    212s] [NR-eGR] M8 has single uniform track structure
[11/09 23:30:04    212s] (I)       ===========================================================================
[11/09 23:30:04    212s] (I)       == Report All Rule Vias ==
[11/09 23:30:04    212s] (I)       ===========================================================================
[11/09 23:30:04    212s] (I)        Via Rule : (Default)
[11/09 23:30:04    212s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[11/09 23:30:04    212s] (I)       ---------------------------------------------------------------------------
[11/09 23:30:04    212s] (I)        1    3 : VIA1_X                     30 : VIA1_2CUT_W              
[11/09 23:30:04    212s] (I)        2    7 : VIA2_X                     35 : VIA2_2CUT_N              
[11/09 23:30:04    212s] (I)        3   11 : VIA3_X                     37 : VIA3_2CUT_E              
[11/09 23:30:04    212s] (I)        4   15 : VIA4_X                     42 : VIA4_2CUT_W              
[11/09 23:30:04    212s] (I)        5   19 : VIA5_X                     46 : VIA5_2CUT_W              
[11/09 23:30:04    212s] (I)        6   23 : VIA6_X                     51 : VIA6_2CUT_N              
[11/09 23:30:04    212s] (I)        7   27 : VIA7_X                     54 : VIA7_2CUT_W              
[11/09 23:30:04    212s] (I)       ===========================================================================
[11/09 23:30:04    212s] (I)       Started Read blockages ( Layer 2-8 ) ( Curr Mem: 3333.80 MB )
[11/09 23:30:04    212s] (I)       Started Read routing blockages ( Curr Mem: 3333.80 MB )
[11/09 23:30:04    212s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3333.80 MB )
[11/09 23:30:04    212s] (I)       Started Read instance blockages ( Curr Mem: 3333.80 MB )
[11/09 23:30:04    212s] (I)       Finished Read instance blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3333.80 MB )
[11/09 23:30:04    212s] (I)       Started Read PG blockages ( Curr Mem: 3333.80 MB )
[11/09 23:30:04    212s] [NR-eGR] Read 46353 PG shapes
[11/09 23:30:04    212s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3333.80 MB )
[11/09 23:30:04    212s] (I)       Started Read boundary cut boxes ( Curr Mem: 3333.80 MB )
[11/09 23:30:04    212s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3333.80 MB )
[11/09 23:30:04    212s] [NR-eGR] #Routing Blockages  : 20
[11/09 23:30:04    212s] [NR-eGR] #Instance Blockages : 3210
[11/09 23:30:04    212s] [NR-eGR] #PG Blockages       : 46353
[11/09 23:30:04    212s] [NR-eGR] #Halo Blockages     : 0
[11/09 23:30:04    212s] [NR-eGR] #Boundary Blockages : 21
[11/09 23:30:04    212s] (I)       Finished Read blockages ( Layer 2-8 ) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3333.80 MB )
[11/09 23:30:04    212s] (I)       Started Read blackboxes ( Curr Mem: 3333.80 MB )
[11/09 23:30:04    212s] (I)       Design has 0 blackboxes considered as all layer blockages.
[11/09 23:30:04    212s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3333.80 MB )
[11/09 23:30:04    212s] (I)       Started Read prerouted ( Curr Mem: 3333.80 MB )
[11/09 23:30:04    212s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[11/09 23:30:04    212s] (I)       Finished Read prerouted ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3333.80 MB )
[11/09 23:30:04    212s] (I)       Started Read unlegalized nets ( Curr Mem: 3333.80 MB )
[11/09 23:30:04    212s] (I)       Finished Read unlegalized nets ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3333.80 MB )
[11/09 23:30:04    212s] (I)       Started Read nets ( Curr Mem: 3333.80 MB )
[11/09 23:30:04    212s] [NR-eGR] Read numTotalNets=29693  numIgnoredNets=0
[11/09 23:30:04    212s] (I)       Finished Read nets ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3333.80 MB )
[11/09 23:30:04    212s] (I)       Started Set up via pillars ( Curr Mem: 3333.80 MB )
[11/09 23:30:04    212s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3333.80 MB )
[11/09 23:30:04    212s] (I)       early_global_route_priority property id does not exist.
[11/09 23:30:04    212s] (I)       Started Initialize 3D grid graph ( Curr Mem: 3333.80 MB )
[11/09 23:30:04    212s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3333.80 MB )
[11/09 23:30:04    212s] (I)       Model blockages into capacity
[11/09 23:30:04    212s] (I)       Read Num Blocks=49604  Num Prerouted Wires=0  Num CS=0
[11/09 23:30:04    212s] (I)       Started Initialize 3D capacity ( Curr Mem: 3333.80 MB )
[11/09 23:30:04    212s] (I)       Layer 1 (V) : #blockages 7650 : #preroutes 0
[11/09 23:30:04    212s] (I)       Layer 2 (H) : #blockages 7355 : #preroutes 0
[11/09 23:30:04    212s] (I)       Layer 3 (V) : #blockages 9207 : #preroutes 0
[11/09 23:30:04    212s] (I)       Layer 4 (H) : #blockages 9489 : #preroutes 0
[11/09 23:30:04    212s] (I)       Layer 5 (V) : #blockages 9489 : #preroutes 0
[11/09 23:30:04    212s] (I)       Layer 6 (H) : #blockages 5585 : #preroutes 0
[11/09 23:30:04    212s] (I)       Layer 7 (V) : #blockages 829 : #preroutes 0
[11/09 23:30:04    212s] (I)       Finished Initialize 3D capacity ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3333.80 MB )
[11/09 23:30:04    212s] (I)       -- layer congestion ratio --
[11/09 23:30:04    212s] (I)       Layer 1 : 0.100000
[11/09 23:30:04    212s] (I)       Layer 2 : 0.700000
[11/09 23:30:04    212s] (I)       Layer 3 : 0.700000
[11/09 23:30:04    212s] (I)       Layer 4 : 0.700000
[11/09 23:30:04    212s] (I)       Layer 5 : 0.700000
[11/09 23:30:04    212s] (I)       Layer 6 : 0.700000
[11/09 23:30:04    212s] (I)       Layer 7 : 0.700000
[11/09 23:30:04    212s] (I)       Layer 8 : 0.700000
[11/09 23:30:04    212s] (I)       ----------------------------
[11/09 23:30:04    212s] (I)       Number of ignored nets                =      0
[11/09 23:30:04    212s] (I)       Number of connected nets              =      0
[11/09 23:30:04    212s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[11/09 23:30:04    212s] (I)       Number of clock nets                  =    411.  Ignored: No
[11/09 23:30:04    212s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[11/09 23:30:04    212s] (I)       Number of special nets                =      0.  Ignored: Yes
[11/09 23:30:04    212s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[11/09 23:30:04    212s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[11/09 23:30:04    212s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[11/09 23:30:04    212s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[11/09 23:30:04    212s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[11/09 23:30:04    212s] (I)       Finished Import route data (8T) ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 3333.80 MB )
[11/09 23:30:04    212s] (I)       Finished Create route DB ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 3333.80 MB )
[11/09 23:30:04    212s] (I)       Started Read aux data ( Curr Mem: 3333.80 MB )
[11/09 23:30:04    212s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3333.80 MB )
[11/09 23:30:04    212s] (I)       Started Others data preparation ( Curr Mem: 3333.80 MB )
[11/09 23:30:04    212s] [NR-eGR] There are 411 clock nets ( 0 with NDR ).
[11/09 23:30:04    212s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3333.80 MB )
[11/09 23:30:04    212s] (I)       Started Create route kernel ( Curr Mem: 3333.80 MB )
[11/09 23:30:04    212s] (I)       Ndr track 0 does not exist
[11/09 23:30:04    212s] (I)       ---------------------Grid Graph Info--------------------
[11/09 23:30:04    212s] (I)       Routing area        : (0, 0) - (2372000, 1372000)
[11/09 23:30:04    212s] (I)       Core area           : (2000, 4000) - (2370000, 1370000)
[11/09 23:30:04    212s] (I)       Site width          :   400  (dbu)
[11/09 23:30:04    212s] (I)       Row height          :  4000  (dbu)
[11/09 23:30:04    212s] (I)       GCell row height    :  4000  (dbu)
[11/09 23:30:04    212s] (I)       GCell width         : 32000  (dbu)
[11/09 23:30:04    212s] (I)       GCell height        : 32000  (dbu)
[11/09 23:30:04    212s] (I)       Grid                :    75    43     8
[11/09 23:30:04    212s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8
[11/09 23:30:04    212s] (I)       Vertical capacity   :     0 32000     0 32000     0 32000     0 32000
[11/09 23:30:04    212s] (I)       Horizontal capacity :     0     0 32000     0 32000     0 32000     0
[11/09 23:30:04    212s] (I)       Default wire width  :   180   200   200   200   200   200   200   800
[11/09 23:30:04    212s] (I)       Default wire space  :   180   200   200   200   200   200   200   800
[11/09 23:30:04    212s] (I)       Default wire pitch  :   360   400   400   400   400   400   400  1600
[11/09 23:30:04    212s] (I)       Default pitch size  :   360   400   400   400   400   400   400  1600
[11/09 23:30:04    212s] (I)       First track coord   :     0   200   200   200   200   200   200  1200
[11/09 23:30:04    212s] (I)       Num tracks per GCell: 88.89 80.00 80.00 80.00 80.00 80.00 80.00 20.00
[11/09 23:30:04    212s] (I)       Total num of tracks :     0  5930  3430  5930  3430  5930  3430  1482
[11/09 23:30:04    212s] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[11/09 23:30:04    212s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0
[11/09 23:30:04    212s] (I)       --------------------------------------------------------
[11/09 23:30:04    212s] 
[11/09 23:30:04    212s] [NR-eGR] ============ Routing rule table ============
[11/09 23:30:04    212s] [NR-eGR] Rule id: 0  Nets: 29693 
[11/09 23:30:04    212s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[11/09 23:30:04    212s] (I)       Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=400  L8=1600
[11/09 23:30:04    212s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[11/09 23:30:04    212s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[11/09 23:30:04    212s] [NR-eGR] ========================================
[11/09 23:30:04    212s] [NR-eGR] 
[11/09 23:30:04    212s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[11/09 23:30:04    212s] (I)       blocked tracks on layer2 : = 190269 / 254990 (74.62%)
[11/09 23:30:04    212s] (I)       blocked tracks on layer3 : = 172441 / 257250 (67.03%)
[11/09 23:30:04    212s] (I)       blocked tracks on layer4 : = 189512 / 254990 (74.32%)
[11/09 23:30:04    212s] (I)       blocked tracks on layer5 : = 75341 / 257250 (29.29%)
[11/09 23:30:04    212s] (I)       blocked tracks on layer6 : = 89805 / 254990 (35.22%)
[11/09 23:30:04    212s] (I)       blocked tracks on layer7 : = 184489 / 257250 (71.72%)
[11/09 23:30:04    212s] (I)       blocked tracks on layer8 : = 63726 / 63726 (100.00%)
[11/09 23:30:04    212s] (I)       Finished Create route kernel ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3333.80 MB )
[11/09 23:30:04    212s] (I)       Finished Import and model ( CPU: 0.14 sec, Real: 0.14 sec, Curr Mem: 3333.80 MB )
[11/09 23:30:04    212s] (I)       Reset routing kernel
[11/09 23:30:04    212s] (I)       Started Initialization ( Curr Mem: 3333.80 MB )
[11/09 23:30:04    212s] (I)       numLocalWires=98669  numGlobalNetBranches=30932  numLocalNetBranches=18474
[11/09 23:30:04    212s] (I)       totalPins=109361  totalGlobalPin=45749 (41.83%)
[11/09 23:30:04    212s] (I)       Finished Initialization ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3333.80 MB )
[11/09 23:30:04    212s] (I)       Started Generate topology (8T) ( Curr Mem: 3333.80 MB )
[11/09 23:30:04    212s] (I)       Finished Generate topology (8T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3333.80 MB )
[11/09 23:30:04    212s] (I)       total 2D Cap : 816960 = (438699 H, 378261 V)
[11/09 23:30:04    212s] (I)       
[11/09 23:30:04    212s] (I)       ============  Phase 1a Route ============
[11/09 23:30:04    212s] (I)       Started Phase 1a ( Curr Mem: 3333.80 MB )
[11/09 23:30:04    212s] (I)       Started Pattern routing ( Curr Mem: 3333.80 MB )
[11/09 23:30:04    212s] (I)       Finished Pattern routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3333.80 MB )
[11/09 23:30:04    212s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 3333.80 MB )
[11/09 23:30:04    212s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 38
[11/09 23:30:04    212s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3333.80 MB )
[11/09 23:30:04    212s] (I)       Usage: 58579 = (35141 H, 23438 V) = (8.01% H, 6.20% V) = (5.623e+05um H, 3.750e+05um V)
[11/09 23:30:04    212s] (I)       Started Add via demand to 2D ( Curr Mem: 3333.80 MB )
[11/09 23:30:04    212s] (I)       Finished Add via demand to 2D ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3333.80 MB )
[11/09 23:30:04    212s] (I)       Finished Phase 1a ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 3333.80 MB )
[11/09 23:30:04    212s] (I)       
[11/09 23:30:04    212s] (I)       ============  Phase 1b Route ============
[11/09 23:30:04    212s] (I)       Started Phase 1b ( Curr Mem: 3333.80 MB )
[11/09 23:30:04    212s] (I)       Started Monotonic routing ( Curr Mem: 3333.80 MB )
[11/09 23:30:04    212s] (I)       Finished Monotonic routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3333.80 MB )
[11/09 23:30:04    212s] (I)       Usage: 58581 = (35141 H, 23440 V) = (8.01% H, 6.20% V) = (5.623e+05um H, 3.750e+05um V)
[11/09 23:30:04    212s] (I)       eGR overflow: 0.23% H + 0.54% V
[11/09 23:30:04    212s] 
[11/09 23:30:04    212s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3333.80 MB )
[11/09 23:30:04    212s] (I)       Started Export 2D cong map ( Curr Mem: 3333.80 MB )
[11/09 23:30:04    212s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.08% H + 0.15% V
[11/09 23:30:04    212s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3333.80 MB )
[11/09 23:30:04    212s] Finished Early Global Route rough congestion estimation: mem = 3333.8M
[11/09 23:30:04    212s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.176, REAL:0.176, MEM:3333.8M
[11/09 23:30:04    212s] earlyGlobalRoute rough estimation gcell size 8 row height
[11/09 23:30:04    212s] OPERPROF: Starting CDPad at level 1, MEM:3333.8M
[11/09 23:30:04    212s] CDPadU 0.626 -> 0.626. R=0.481, N=27524, GS=16.000
[11/09 23:30:04    212s] OPERPROF: Finished CDPad at level 1, CPU:0.163, REAL:0.052, MEM:3333.8M
[11/09 23:30:04    212s] OPERPROF: Starting npMain at level 1, MEM:3333.8M
[11/09 23:30:04    212s] OPERPROF:   Starting npPlace at level 2, MEM:3429.8M
[11/09 23:30:04    213s] OPERPROF:   Finished npPlace at level 2, CPU:0.390, REAL:0.106, MEM:3462.3M
[11/09 23:30:04    213s] OPERPROF: Finished npMain at level 1, CPU:0.702, REAL:0.217, MEM:3334.3M
[11/09 23:30:04    213s] Global placement CDP skipped at cutLevel 11.
[11/09 23:30:04    213s] Iteration 11: Total net bbox = 8.433e+05 (5.28e+05 3.15e+05)
[11/09 23:30:04    213s]               Est.  stn bbox = 1.064e+06 (6.66e+05 3.98e+05)
[11/09 23:30:04    213s]               cpu = 0:00:42.8 real = 0:00:08.0 mem = 3334.3M
[11/09 23:30:04    213s] Iteration 12: Total net bbox = 8.433e+05 (5.28e+05 3.15e+05)
[11/09 23:30:04    213s]               Est.  stn bbox = 1.064e+06 (6.66e+05 3.98e+05)
[11/09 23:30:04    213s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 3334.3M
[11/09 23:30:04    213s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:3334.3M
[11/09 23:30:04    213s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/09 23:30:04    213s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.004, REAL:0.004, MEM:3334.3M
[11/09 23:30:04    213s] OPERPROF: Starting npMain at level 1, MEM:3334.3M
[11/09 23:30:05    213s] OPERPROF:   Starting npPlace at level 2, MEM:3430.3M
[11/09 23:30:17    281s] OPERPROF:   Finished npPlace at level 2, CPU:68.106, REAL:12.872, MEM:3462.4M
[11/09 23:30:17    281s] OPERPROF: Finished npMain at level 1, CPU:68.392, REAL:12.981, MEM:3334.4M
[11/09 23:30:17    281s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:3334.4M
[11/09 23:30:17    281s] *Info(CAP): clkGateAware moves 4 insts, mean move: 20.06 um, max move: 50.45 um
[11/09 23:30:17    281s] *Info(CAP): max move on inst (spi0/g27575): (426.31, 436.96) --> (399.41, 460.50)
[11/09 23:30:17    281s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.004, REAL:0.004, MEM:3334.4M
[11/09 23:30:17    281s] OPERPROF: Starting npCallHUMEst at level 1, MEM:3334.4M
[11/09 23:30:17    281s] Starting Early Global Route rough congestion estimation: mem = 3334.4M
[11/09 23:30:17    281s] (I)       Started Import and model ( Curr Mem: 3334.38 MB )
[11/09 23:30:17    281s] (I)       Started Create place DB ( Curr Mem: 3334.38 MB )
[11/09 23:30:17    281s] (I)       Started Import place data ( Curr Mem: 3334.38 MB )
[11/09 23:30:17    281s] (I)       Started Read instances and placement ( Curr Mem: 3334.38 MB )
[11/09 23:30:18    281s] (I)       Finished Read instances and placement ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 3334.38 MB )
[11/09 23:30:18    281s] (I)       Started Read nets ( Curr Mem: 3334.38 MB )
[11/09 23:30:18    281s] (I)       Finished Read nets ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 3334.38 MB )
[11/09 23:30:18    281s] (I)       Finished Import place data ( CPU: 0.08 sec, Real: 0.08 sec, Curr Mem: 3334.38 MB )
[11/09 23:30:18    281s] (I)       Finished Create place DB ( CPU: 0.08 sec, Real: 0.08 sec, Curr Mem: 3334.38 MB )
[11/09 23:30:18    281s] (I)       Started Create route DB ( Curr Mem: 3334.38 MB )
[11/09 23:30:18    281s] (I)       == Non-default Options ==
[11/09 23:30:18    281s] (I)       Print mode                                         : 2
[11/09 23:30:18    281s] (I)       Stop if highly congested                           : false
[11/09 23:30:18    281s] (I)       Maximum routing layer                              : 8
[11/09 23:30:18    281s] (I)       Assign partition pins                              : false
[11/09 23:30:18    281s] (I)       Support large GCell                                : true
[11/09 23:30:18    281s] (I)       Number of threads                                  : 8
[11/09 23:30:18    281s] (I)       Number of rows per GCell                           : 4
[11/09 23:30:18    281s] (I)       Max num rows per GCell                             : 32
[11/09 23:30:18    281s] (I)       Method to set GCell size                           : row
[11/09 23:30:18    281s] (I)       Counted 25427 PG shapes. We will not process PG shapes layer by layer.
[11/09 23:30:18    281s] (I)       Started Import route data (8T) ( Curr Mem: 3334.38 MB )
[11/09 23:30:18    281s] (I)       Use row-based GCell size
[11/09 23:30:18    281s] (I)       Use row-based GCell align
[11/09 23:30:18    281s] (I)       GCell unit size   : 4000
[11/09 23:30:18    281s] (I)       GCell multiplier  : 4
[11/09 23:30:18    281s] (I)       GCell row height  : 4000
[11/09 23:30:18    281s] (I)       Actual row height : 4000
[11/09 23:30:18    281s] (I)       GCell align ref   : 2000 4000
[11/09 23:30:18    281s] [NR-eGR] Track table information for default rule: 
[11/09 23:30:18    281s] [NR-eGR] M1 has no routable track
[11/09 23:30:18    281s] [NR-eGR] M2 has single uniform track structure
[11/09 23:30:18    281s] [NR-eGR] M3 has single uniform track structure
[11/09 23:30:18    281s] [NR-eGR] M4 has single uniform track structure
[11/09 23:30:18    281s] [NR-eGR] M5 has single uniform track structure
[11/09 23:30:18    281s] [NR-eGR] M6 has single uniform track structure
[11/09 23:30:18    281s] [NR-eGR] M7 has single uniform track structure
[11/09 23:30:18    281s] [NR-eGR] M8 has single uniform track structure
[11/09 23:30:18    281s] (I)       ===========================================================================
[11/09 23:30:18    281s] (I)       == Report All Rule Vias ==
[11/09 23:30:18    281s] (I)       ===========================================================================
[11/09 23:30:18    281s] (I)        Via Rule : (Default)
[11/09 23:30:18    281s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[11/09 23:30:18    281s] (I)       ---------------------------------------------------------------------------
[11/09 23:30:18    281s] (I)        1    3 : VIA1_X                     30 : VIA1_2CUT_W              
[11/09 23:30:18    281s] (I)        2    7 : VIA2_X                     35 : VIA2_2CUT_N              
[11/09 23:30:18    281s] (I)        3   11 : VIA3_X                     37 : VIA3_2CUT_E              
[11/09 23:30:18    281s] (I)        4   15 : VIA4_X                     42 : VIA4_2CUT_W              
[11/09 23:30:18    281s] (I)        5   19 : VIA5_X                     46 : VIA5_2CUT_W              
[11/09 23:30:18    281s] (I)        6   23 : VIA6_X                     51 : VIA6_2CUT_N              
[11/09 23:30:18    281s] (I)        7   27 : VIA7_X                     54 : VIA7_2CUT_W              
[11/09 23:30:18    281s] (I)       ===========================================================================
[11/09 23:30:18    281s] (I)       Started Read blockages ( Layer 2-8 ) ( Curr Mem: 3334.38 MB )
[11/09 23:30:18    281s] (I)       Started Read routing blockages ( Curr Mem: 3334.38 MB )
[11/09 23:30:18    281s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3334.38 MB )
[11/09 23:30:18    281s] (I)       Started Read instance blockages ( Curr Mem: 3334.38 MB )
[11/09 23:30:18    281s] (I)       Finished Read instance blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3334.38 MB )
[11/09 23:30:18    281s] (I)       Started Read PG blockages ( Curr Mem: 3334.38 MB )
[11/09 23:30:18    281s] [NR-eGR] Read 46353 PG shapes
[11/09 23:30:18    281s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3334.38 MB )
[11/09 23:30:18    281s] (I)       Started Read boundary cut boxes ( Curr Mem: 3334.38 MB )
[11/09 23:30:18    281s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3334.38 MB )
[11/09 23:30:18    281s] [NR-eGR] #Routing Blockages  : 20
[11/09 23:30:18    281s] [NR-eGR] #Instance Blockages : 3210
[11/09 23:30:18    281s] [NR-eGR] #PG Blockages       : 46353
[11/09 23:30:18    281s] [NR-eGR] #Halo Blockages     : 0
[11/09 23:30:18    281s] [NR-eGR] #Boundary Blockages : 21
[11/09 23:30:18    281s] (I)       Finished Read blockages ( Layer 2-8 ) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3334.38 MB )
[11/09 23:30:18    281s] (I)       Started Read blackboxes ( Curr Mem: 3334.38 MB )
[11/09 23:30:18    281s] (I)       Design has 0 blackboxes considered as all layer blockages.
[11/09 23:30:18    281s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3334.38 MB )
[11/09 23:30:18    281s] (I)       Started Read prerouted ( Curr Mem: 3334.38 MB )
[11/09 23:30:18    281s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[11/09 23:30:18    281s] (I)       Finished Read prerouted ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3334.38 MB )
[11/09 23:30:18    281s] (I)       Started Read unlegalized nets ( Curr Mem: 3334.38 MB )
[11/09 23:30:18    281s] (I)       Finished Read unlegalized nets ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3334.38 MB )
[11/09 23:30:18    281s] (I)       Started Read nets ( Curr Mem: 3334.38 MB )
[11/09 23:30:18    281s] [NR-eGR] Read numTotalNets=29693  numIgnoredNets=0
[11/09 23:30:18    281s] (I)       Finished Read nets ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3334.38 MB )
[11/09 23:30:18    281s] (I)       Started Set up via pillars ( Curr Mem: 3334.38 MB )
[11/09 23:30:18    281s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3334.38 MB )
[11/09 23:30:18    281s] (I)       early_global_route_priority property id does not exist.
[11/09 23:30:18    281s] (I)       Started Initialize 3D grid graph ( Curr Mem: 3334.38 MB )
[11/09 23:30:18    281s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3334.38 MB )
[11/09 23:30:18    281s] (I)       Model blockages into capacity
[11/09 23:30:18    281s] (I)       Read Num Blocks=49604  Num Prerouted Wires=0  Num CS=0
[11/09 23:30:18    281s] (I)       Started Initialize 3D capacity ( Curr Mem: 3334.38 MB )
[11/09 23:30:18    281s] (I)       Layer 1 (V) : #blockages 7650 : #preroutes 0
[11/09 23:30:18    281s] (I)       Layer 2 (H) : #blockages 7355 : #preroutes 0
[11/09 23:30:18    281s] (I)       Layer 3 (V) : #blockages 9207 : #preroutes 0
[11/09 23:30:18    281s] (I)       Layer 4 (H) : #blockages 9489 : #preroutes 0
[11/09 23:30:18    281s] (I)       Layer 5 (V) : #blockages 9489 : #preroutes 0
[11/09 23:30:18    281s] (I)       Layer 6 (H) : #blockages 5585 : #preroutes 0
[11/09 23:30:18    281s] (I)       Layer 7 (V) : #blockages 829 : #preroutes 0
[11/09 23:30:18    281s] (I)       Finished Initialize 3D capacity ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 3334.38 MB )
[11/09 23:30:18    281s] (I)       -- layer congestion ratio --
[11/09 23:30:18    281s] (I)       Layer 1 : 0.100000
[11/09 23:30:18    281s] (I)       Layer 2 : 0.700000
[11/09 23:30:18    281s] (I)       Layer 3 : 0.700000
[11/09 23:30:18    281s] (I)       Layer 4 : 0.700000
[11/09 23:30:18    281s] (I)       Layer 5 : 0.700000
[11/09 23:30:18    281s] (I)       Layer 6 : 0.700000
[11/09 23:30:18    281s] (I)       Layer 7 : 0.700000
[11/09 23:30:18    281s] (I)       Layer 8 : 0.700000
[11/09 23:30:18    281s] (I)       ----------------------------
[11/09 23:30:18    281s] (I)       Number of ignored nets                =      0
[11/09 23:30:18    281s] (I)       Number of connected nets              =      0
[11/09 23:30:18    281s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[11/09 23:30:18    281s] (I)       Number of clock nets                  =    411.  Ignored: No
[11/09 23:30:18    281s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[11/09 23:30:18    281s] (I)       Number of special nets                =      0.  Ignored: Yes
[11/09 23:30:18    281s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[11/09 23:30:18    281s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[11/09 23:30:18    281s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[11/09 23:30:18    281s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[11/09 23:30:18    281s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[11/09 23:30:18    281s] (I)       Finished Import route data (8T) ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 3334.38 MB )
[11/09 23:30:18    281s] (I)       Finished Create route DB ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 3334.38 MB )
[11/09 23:30:18    281s] (I)       Started Read aux data ( Curr Mem: 3334.38 MB )
[11/09 23:30:18    281s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3334.38 MB )
[11/09 23:30:18    281s] (I)       Started Others data preparation ( Curr Mem: 3334.38 MB )
[11/09 23:30:18    281s] [NR-eGR] There are 411 clock nets ( 0 with NDR ).
[11/09 23:30:18    281s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3334.38 MB )
[11/09 23:30:18    281s] (I)       Started Create route kernel ( Curr Mem: 3334.38 MB )
[11/09 23:30:18    281s] (I)       Ndr track 0 does not exist
[11/09 23:30:18    281s] (I)       ---------------------Grid Graph Info--------------------
[11/09 23:30:18    281s] (I)       Routing area        : (0, 0) - (2372000, 1372000)
[11/09 23:30:18    281s] (I)       Core area           : (2000, 4000) - (2370000, 1370000)
[11/09 23:30:18    281s] (I)       Site width          :   400  (dbu)
[11/09 23:30:18    281s] (I)       Row height          :  4000  (dbu)
[11/09 23:30:18    281s] (I)       GCell row height    :  4000  (dbu)
[11/09 23:30:18    281s] (I)       GCell width         : 16000  (dbu)
[11/09 23:30:18    281s] (I)       GCell height        : 16000  (dbu)
[11/09 23:30:18    281s] (I)       Grid                :   149    86     8
[11/09 23:30:18    281s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8
[11/09 23:30:18    281s] (I)       Vertical capacity   :     0 16000     0 16000     0 16000     0 16000
[11/09 23:30:18    281s] (I)       Horizontal capacity :     0     0 16000     0 16000     0 16000     0
[11/09 23:30:18    281s] (I)       Default wire width  :   180   200   200   200   200   200   200   800
[11/09 23:30:18    281s] (I)       Default wire space  :   180   200   200   200   200   200   200   800
[11/09 23:30:18    281s] (I)       Default wire pitch  :   360   400   400   400   400   400   400  1600
[11/09 23:30:18    281s] (I)       Default pitch size  :   360   400   400   400   400   400   400  1600
[11/09 23:30:18    281s] (I)       First track coord   :     0   200   200   200   200   200   200  1200
[11/09 23:30:18    281s] (I)       Num tracks per GCell: 44.44 40.00 40.00 40.00 40.00 40.00 40.00 10.00
[11/09 23:30:18    281s] (I)       Total num of tracks :     0  5930  3430  5930  3430  5930  3430  1482
[11/09 23:30:18    281s] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[11/09 23:30:18    281s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0
[11/09 23:30:18    281s] (I)       --------------------------------------------------------
[11/09 23:30:18    281s] 
[11/09 23:30:18    281s] [NR-eGR] ============ Routing rule table ============
[11/09 23:30:18    281s] [NR-eGR] Rule id: 0  Nets: 29693 
[11/09 23:30:18    281s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[11/09 23:30:18    281s] (I)       Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=400  L8=1600
[11/09 23:30:18    281s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[11/09 23:30:18    281s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[11/09 23:30:18    281s] [NR-eGR] ========================================
[11/09 23:30:18    281s] [NR-eGR] 
[11/09 23:30:18    281s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[11/09 23:30:18    281s] (I)       blocked tracks on layer2 : = 366086 / 509980 (71.78%)
[11/09 23:30:18    281s] (I)       blocked tracks on layer3 : = 329067 / 511070 (64.39%)
[11/09 23:30:18    281s] (I)       blocked tracks on layer4 : = 364937 / 509980 (71.56%)
[11/09 23:30:18    281s] (I)       blocked tracks on layer5 : = 133204 / 511070 (26.06%)
[11/09 23:30:18    281s] (I)       blocked tracks on layer6 : = 170961 / 509980 (33.52%)
[11/09 23:30:18    281s] (I)       blocked tracks on layer7 : = 307901 / 511070 (60.25%)
[11/09 23:30:18    281s] (I)       blocked tracks on layer8 : = 127452 / 127452 (100.00%)
[11/09 23:30:18    281s] (I)       Finished Create route kernel ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3334.38 MB )
[11/09 23:30:18    281s] (I)       Finished Import and model ( CPU: 0.14 sec, Real: 0.14 sec, Curr Mem: 3334.38 MB )
[11/09 23:30:18    281s] (I)       Reset routing kernel
[11/09 23:30:18    281s] (I)       Started Initialization ( Curr Mem: 3334.38 MB )
[11/09 23:30:18    281s] (I)       numLocalWires=66576  numGlobalNetBranches=22561  numLocalNetBranches=10784
[11/09 23:30:18    281s] (I)       totalPins=109361  totalGlobalPin=66925 (61.20%)
[11/09 23:30:18    281s] (I)       Finished Initialization ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3334.38 MB )
[11/09 23:30:18    281s] (I)       Started Generate topology (8T) ( Curr Mem: 3334.38 MB )
[11/09 23:30:18    281s] (I)       Finished Generate topology (8T) ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 3334.38 MB )
[11/09 23:30:18    281s] (I)       total 2D Cap : 1645620 = (876442 H, 769178 V)
[11/09 23:30:18    281s] (I)       
[11/09 23:30:18    281s] (I)       ============  Phase 1a Route ============
[11/09 23:30:18    281s] (I)       Started Phase 1a ( Curr Mem: 3334.38 MB )
[11/09 23:30:18    281s] (I)       Started Pattern routing ( Curr Mem: 3334.38 MB )
[11/09 23:30:18    281s] (I)       Finished Pattern routing ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 3334.38 MB )
[11/09 23:30:18    281s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 3334.38 MB )
[11/09 23:30:18    281s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 23
[11/09 23:30:18    281s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3334.38 MB )
[11/09 23:30:18    281s] (I)       Usage: 120133 = (72071 H, 48062 V) = (8.22% H, 6.25% V) = (5.766e+05um H, 3.845e+05um V)
[11/09 23:30:18    281s] (I)       Started Add via demand to 2D ( Curr Mem: 3334.38 MB )
[11/09 23:30:18    281s] (I)       Finished Add via demand to 2D ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3334.38 MB )
[11/09 23:30:18    281s] (I)       Finished Phase 1a ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 3334.38 MB )
[11/09 23:30:18    281s] (I)       
[11/09 23:30:18    281s] (I)       ============  Phase 1b Route ============
[11/09 23:30:18    281s] (I)       Started Phase 1b ( Curr Mem: 3334.38 MB )
[11/09 23:30:18    281s] (I)       Started Monotonic routing ( Curr Mem: 3334.38 MB )
[11/09 23:30:18    281s] (I)       Finished Monotonic routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3334.38 MB )
[11/09 23:30:18    281s] (I)       Usage: 120135 = (72071 H, 48064 V) = (8.22% H, 6.25% V) = (5.766e+05um H, 3.845e+05um V)
[11/09 23:30:18    281s] (I)       eGR overflow: 0.86% H + 0.08% V
[11/09 23:30:18    281s] 
[11/09 23:30:18    281s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3334.38 MB )
[11/09 23:30:18    281s] (I)       Started Export 2D cong map ( Curr Mem: 3334.38 MB )
[11/09 23:30:18    281s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.24% H + 0.08% V
[11/09 23:30:18    281s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3334.38 MB )
[11/09 23:30:18    281s] Finished Early Global Route rough congestion estimation: mem = 3334.4M
[11/09 23:30:18    281s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.207, REAL:0.197, MEM:3334.4M
[11/09 23:30:18    281s] earlyGlobalRoute rough estimation gcell size 4 row height
[11/09 23:30:18    281s] OPERPROF: Starting CDPad at level 1, MEM:3334.4M
[11/09 23:30:18    281s] CDPadU 0.626 -> 0.628. R=0.481, N=27524, GS=8.000
[11/09 23:30:18    281s] OPERPROF: Finished CDPad at level 1, CPU:0.184, REAL:0.057, MEM:3334.4M
[11/09 23:30:18    281s] OPERPROF: Starting npMain at level 1, MEM:3334.4M
[11/09 23:30:18    282s] OPERPROF:   Starting npPlace at level 2, MEM:3430.4M
[11/09 23:30:18    282s] OPERPROF:   Finished npPlace at level 2, CPU:0.381, REAL:0.118, MEM:3463.5M
[11/09 23:30:18    282s] OPERPROF: Finished npMain at level 1, CPU:0.688, REAL:0.236, MEM:3335.5M
[11/09 23:30:18    282s] Global placement CDP skipped at cutLevel 13.
[11/09 23:30:18    282s] Iteration 13: Total net bbox = 8.557e+05 (5.35e+05 3.21e+05)
[11/09 23:30:18    282s]               Est.  stn bbox = 1.077e+06 (6.73e+05 4.04e+05)
[11/09 23:30:18    282s]               cpu = 0:01:10 real = 0:00:14.0 mem = 3335.5M
[11/09 23:30:18    282s] Iteration 14: Total net bbox = 8.557e+05 (5.35e+05 3.21e+05)
[11/09 23:30:18    282s]               Est.  stn bbox = 1.077e+06 (6.73e+05 4.04e+05)
[11/09 23:30:18    282s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 3335.5M
[11/09 23:30:18    282s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:3335.5M
[11/09 23:30:18    282s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/09 23:30:18    282s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.004, REAL:0.004, MEM:3335.5M
[11/09 23:30:18    282s] OPERPROF: Starting npMain at level 1, MEM:3335.5M
[11/09 23:30:18    282s] OPERPROF:   Starting npPlace at level 2, MEM:3431.5M
[11/09 23:30:33    360s] OPERPROF:     Starting npBlockageAwareSnap at level 3, MEM:3597.5M
[11/09 23:30:33    360s] OPERPROF:     Finished npBlockageAwareSnap at level 3, CPU:0.020, REAL:0.020, MEM:3609.5M
[11/09 23:30:33    360s] OPERPROF:   Finished npPlace at level 2, CPU:77.427, REAL:14.639, MEM:3481.5M
[11/09 23:30:33    360s] OPERPROF: Finished npMain at level 1, CPU:77.684, REAL:14.742, MEM:3353.5M
[11/09 23:30:33    360s] Iteration 15: Total net bbox = 8.557e+05 (5.31e+05 3.25e+05)
[11/09 23:30:33    360s]               Est.  stn bbox = 1.072e+06 (6.66e+05 4.06e+05)
[11/09 23:30:33    360s]               cpu = 0:01:18 real = 0:00:15.0 mem = 3353.5M
[11/09 23:30:33    360s] Iteration 16: Total net bbox = 8.557e+05 (5.31e+05 3.25e+05)
[11/09 23:30:33    360s]               Est.  stn bbox = 1.072e+06 (6.66e+05 4.06e+05)
[11/09 23:30:33    360s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 3353.5M
[11/09 23:30:33    360s] [adp] clock
[11/09 23:30:33    360s] [adp] weight, nr nets, wire length
[11/09 23:30:33    360s] [adp]      0      411  21542.922000
[11/09 23:30:33    360s] [adp] data
[11/09 23:30:33    360s] [adp] weight, nr nets, wire length
[11/09 23:30:33    360s] [adp]      0    29282  834202.241000
[11/09 23:30:33    360s] [adp] 0.000000|0.000000|0.000000
[11/09 23:30:33    360s] Iteration 17: Total net bbox = 8.557e+05 (5.31e+05 3.25e+05)
[11/09 23:30:33    360s]               Est.  stn bbox = 1.072e+06 (6.66e+05 4.06e+05)
[11/09 23:30:33    360s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 3353.5M
[11/09 23:30:33    360s] Clear WL Bound Manager after Global Placement... 
[11/09 23:30:33    360s] Finished Global Placement (cpu=0:05:34, real=0:01:07, mem=3353.5M)
[11/09 23:30:33    360s] Placement multithread real runtime: 0:01:07 with 8 threads.
[11/09 23:30:33    360s] Keep Tdgp Graph and DB for later use
[11/09 23:30:33    360s] Info: 6 clock gating cells identified, 4 (on average) moved 32/8
[11/09 23:30:33    360s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3353.5M
[11/09 23:30:33    360s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.001, REAL:0.001, MEM:3353.5M
[11/09 23:30:33    360s] Solver runtime cpu: 0:05:08 real: 0:00:56.8
[11/09 23:30:33    360s] Core Placement runtime cpu: 0:05:33 real: 0:01:05
[11/09 23:30:33    360s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[11/09 23:30:33    360s] Type 'man IMPSP-9025' for more detail.
[11/09 23:30:33    360s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:3353.5M
[11/09 23:30:33    360s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3353.5M
[11/09 23:30:33    360s] z: 2, totalTracks: 1
[11/09 23:30:33    360s] z: 4, totalTracks: 1
[11/09 23:30:33    360s] z: 6, totalTracks: 1
[11/09 23:30:33    360s] z: 8, totalTracks: 1
[11/09 23:30:33    360s] #spOpts: N=65 minPadR=1.1 mergeVia=F 
[11/09 23:30:33    360s] All LLGs are deleted
[11/09 23:30:33    360s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:3353.5M
[11/09 23:30:33    360s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.001, REAL:0.001, MEM:3353.5M
[11/09 23:30:33    360s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:3353.5M
[11/09 23:30:33    360s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:3353.5M
[11/09 23:30:33    360s] Core basic site is TSMC65ADV10TSITE
[11/09 23:30:33    360s] OPERPROF:         Starting spiCheckSiteIfFastDPInitAvailable at level 5, MEM:3353.5M
[11/09 23:30:33    360s] OPERPROF:         Finished spiCheckSiteIfFastDPInitAvailable at level 5, CPU:0.046, REAL:0.009, MEM:3353.5M
[11/09 23:30:33    360s] Fast DP-INIT is on for default
[11/09 23:30:33    360s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/09 23:30:33    360s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.096, REAL:0.047, MEM:3353.5M
[11/09 23:30:33    360s] OPERPROF:       Starting CMU at level 4, MEM:3353.5M
[11/09 23:30:33    360s] OPERPROF:       Finished CMU at level 4, CPU:0.010, REAL:0.007, MEM:3353.5M
[11/09 23:30:33    360s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.132, REAL:0.079, MEM:3353.5M
[11/09 23:30:33    360s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=3353.5MB).
[11/09 23:30:33    360s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.173, REAL:0.120, MEM:3353.5M
[11/09 23:30:33    360s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.173, REAL:0.120, MEM:3353.5M
[11/09 23:30:33    360s] TDRefine: refinePlace mode spiral search
[11/09 23:30:33    360s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.7758.1
[11/09 23:30:33    360s] OPERPROF: Starting RefinePlace at level 1, MEM:3353.5M
[11/09 23:30:33    360s] *** Starting refinePlace (0:06:01 mem=3353.5M) ***
[11/09 23:30:33    360s] Total net bbox length = 8.557e+05 (5.312e+05 3.246e+05) (ext = 9.858e+04)
[11/09 23:30:33    360s] # spcSbClkGt: 4
[11/09 23:30:33    360s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/09 23:30:33    360s] OPERPROF:   Starting CellHaloInit at level 2, MEM:3353.5M
[11/09 23:30:33    360s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.002, REAL:0.002, MEM:3353.5M
[11/09 23:30:33    360s] OPERPROF:   Starting CellHaloInit at level 2, MEM:3353.5M
[11/09 23:30:33    360s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.002, REAL:0.002, MEM:3353.5M
[11/09 23:30:33    360s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:3353.5M
[11/09 23:30:33    360s] Starting refinePlace ...
[11/09 23:30:33    360s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[11/09 23:30:33    360s] ** Cut row section cpu time 0:00:00.0.
[11/09 23:30:33    360s]    Spread Effort: high, standalone mode, useDDP on.
[11/09 23:30:33    361s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.2, real=0:00:00.0, mem=3353.5MB) @(0:06:01 - 0:06:01).
[11/09 23:30:33    361s] Move report: preRPlace moves 27524 insts, mean move: 0.68 um, max move: 6.24 um
[11/09 23:30:33    361s] 	Max move on inst (npu0/NPU_FPMAC/csa_tree_add_40_61_groupi_g18509): (708.95, 262.09) --> (704.80, 260.00)
[11/09 23:30:33    361s] 	Length: 21 sites, height: 1 rows, site name: TSMC65ADV10TSITE, cell type: ADDFX1MA10TH
[11/09 23:30:33    361s] wireLenOptFixPriorityInst 0 inst fixed
[11/09 23:30:33    361s] tweakage running in 8 threads.
[11/09 23:30:33    361s] Placement tweakage begins.
[11/09 23:30:33    361s] wire length = 1.001e+06
[11/09 23:30:35    363s] wire length = 9.775e+05
[11/09 23:30:35    363s] Placement tweakage ends.
[11/09 23:30:35    363s] Move report: tweak moves 7904 insts, mean move: 3.81 um, max move: 36.20 um
[11/09 23:30:35    363s] 	Max move on inst (core/g19000): (645.60, 404.00) --> (613.40, 408.00)
[11/09 23:30:35    363s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:02.3, real=0:00:02.0, mem=3353.5MB) @(0:06:01 - 0:06:03).
[11/09 23:30:35    363s] 
[11/09 23:30:35    363s] Running Spiral MT with 8 threads  fetchWidth=493 
[11/09 23:30:35    364s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/09 23:30:35    364s] [CPU] RefinePlace/Legalization (cpu=0:00:01.1, real=0:00:00.0, mem=3353.5MB) @(0:06:03 - 0:06:04).
[11/09 23:30:35    364s] Move report: Detail placement moves 27524 insts, mean move: 1.61 um, max move: 35.72 um
[11/09 23:30:35    364s] 	Max move on inst (core/g19000): (645.53, 404.41) --> (613.40, 408.00)
[11/09 23:30:35    364s] 	Runtime: CPU: 0:00:03.7 REAL: 0:00:02.0 MEM: 3353.5MB
[11/09 23:30:35    364s] Statistics of distance of Instance movement in refine placement:
[11/09 23:30:35    364s]   maximum (X+Y) =        35.72 um
[11/09 23:30:35    364s]   inst (core/g19000) with max move: (645.529, 404.411) -> (613.4, 408)
[11/09 23:30:35    364s]   mean    (X+Y) =         1.61 um
[11/09 23:30:35    364s] Summary Report:
[11/09 23:30:35    364s] Instances move: 27524 (out of 27524 movable)
[11/09 23:30:35    364s] Instances flipped: 0
[11/09 23:30:35    364s] Mean displacement: 1.61 um
[11/09 23:30:35    364s] Max displacement: 35.72 um (Instance: core/g19000) (645.529, 404.411) -> (613.4, 408)
[11/09 23:30:35    364s] 	Length: 7 sites, height: 1 rows, site name: TSMC65ADV10TSITE, cell type: AOI22X1MA10TH
[11/09 23:30:35    364s] Total instances moved : 27524
[11/09 23:30:35    364s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:3.697, REAL:2.196, MEM:3353.5M
[11/09 23:30:35    364s] Total net bbox length = 8.351e+05 (5.107e+05 3.244e+05) (ext = 9.831e+04)
[11/09 23:30:35    364s] Runtime: CPU: 0:00:03.7 REAL: 0:00:02.0 MEM: 3353.5MB
[11/09 23:30:35    364s] [CPU] RefinePlace/total (cpu=0:00:03.7, real=0:00:02.0, mem=3353.5MB) @(0:06:01 - 0:06:04).
[11/09 23:30:35    364s] *** Finished refinePlace (0:06:04 mem=3353.5M) ***
[11/09 23:30:35    364s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.7758.1
[11/09 23:30:35    364s] OPERPROF: Finished RefinePlace at level 1, CPU:3.756, REAL:2.255, MEM:3353.5M
[11/09 23:30:35    364s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:3353.5M
[11/09 23:30:35    364s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3353.5M
[11/09 23:30:35    364s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.012, REAL:0.012, MEM:3353.5M
[11/09 23:30:35    364s] All LLGs are deleted
[11/09 23:30:35    364s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3353.5M
[11/09 23:30:35    364s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3353.5M
[11/09 23:30:35    364s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.044, REAL:0.028, MEM:3353.5M
[11/09 23:30:35    364s] *** Finished Initial Placement (cpu=0:05:39, real=0:01:10, mem=3353.5M) ***
[11/09 23:30:35    364s] z: 2, totalTracks: 1
[11/09 23:30:35    364s] z: 4, totalTracks: 1
[11/09 23:30:35    364s] z: 6, totalTracks: 1
[11/09 23:30:35    364s] z: 8, totalTracks: 1
[11/09 23:30:35    364s] #spOpts: N=65 minPadR=1.1 mergeVia=F 
[11/09 23:30:35    364s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3353.5M
[11/09 23:30:35    364s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:3353.5M
[11/09 23:30:35    364s] Core basic site is TSMC65ADV10TSITE
[11/09 23:30:35    364s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:3353.5M
[11/09 23:30:35    364s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.045, REAL:0.008, MEM:3353.5M
[11/09 23:30:35    364s] Fast DP-INIT is on for default
[11/09 23:30:35    364s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/09 23:30:35    364s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.092, REAL:0.045, MEM:3353.5M
[11/09 23:30:35    364s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.114, REAL:0.067, MEM:3353.5M
[11/09 23:30:35    364s] OPERPROF: Starting Cal-LLG-Density-Map at level 1, MEM:3353.5M
[11/09 23:30:35    364s] OPERPROF: Finished Cal-LLG-Density-Map at level 1, CPU:0.025, REAL:0.025, MEM:3353.5M
[11/09 23:30:35    364s] default core: bins with density > 0.750 = 43.14 % ( 906 / 2100 )
[11/09 23:30:35    364s] Density distribution unevenness ratio = 18.500%
[11/09 23:30:35    364s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:3353.5M
[11/09 23:30:35    364s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3353.5M
[11/09 23:30:35    364s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.001, REAL:0.001, MEM:3353.5M
[11/09 23:30:35    364s] All LLGs are deleted
[11/09 23:30:35    364s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3353.5M
[11/09 23:30:35    364s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3353.5M
[11/09 23:30:35    364s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.032, REAL:0.015, MEM:3353.5M
[11/09 23:30:36    364s] Effort level <high> specified for tdgp_reg2reg_default path_group
[11/09 23:30:36    364s] 
[11/09 23:30:36    364s] *** Start incrementalPlace ***
[11/09 23:30:36    364s] User Input Parameters:
[11/09 23:30:36    364s] - Congestion Driven    : On
[11/09 23:30:36    364s] - Timing Driven        : On
[11/09 23:30:36    364s] - Area-Violation Based : On
[11/09 23:30:36    364s] - Start Rollback Level : -5
[11/09 23:30:36    364s] - Legalized            : On
[11/09 23:30:36    364s] - Window Based         : Off
[11/09 23:30:36    364s] - eDen incr mode       : Off
[11/09 23:30:36    364s] - Small incr mode      : Off
[11/09 23:30:36    364s] 
[11/09 23:30:36    364s] No Views given, use default active views for adaptive view pruning
[11/09 23:30:36    364s] SKP will enable view:
[11/09 23:30:36    364s]   setup_analysis_view
[11/09 23:30:36    364s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:3353.5M
[11/09 23:30:36    364s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.009, REAL:0.009, MEM:3353.5M
[11/09 23:30:36    364s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:3353.5M
[11/09 23:30:36    364s] Starting Early Global Route congestion estimation: mem = 3353.5M
[11/09 23:30:36    364s] (I)       Started Import and model ( Curr Mem: 3353.48 MB )
[11/09 23:30:36    364s] (I)       Started Create place DB ( Curr Mem: 3353.48 MB )
[11/09 23:30:36    364s] (I)       Started Import place data ( Curr Mem: 3353.48 MB )
[11/09 23:30:36    364s] (I)       Started Read instances and placement ( Curr Mem: 3353.48 MB )
[11/09 23:30:36    364s] (I)       Finished Read instances and placement ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 3353.48 MB )
[11/09 23:30:36    364s] (I)       Started Read nets ( Curr Mem: 3353.48 MB )
[11/09 23:30:36    364s] (I)       Finished Read nets ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 3353.48 MB )
[11/09 23:30:36    364s] (I)       Finished Import place data ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 3353.48 MB )
[11/09 23:30:36    364s] (I)       Finished Create place DB ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 3353.48 MB )
[11/09 23:30:36    364s] (I)       Started Create route DB ( Curr Mem: 3353.48 MB )
[11/09 23:30:36    364s] (I)       == Non-default Options ==
[11/09 23:30:36    364s] (I)       Maximum routing layer                              : 8
[11/09 23:30:36    364s] (I)       Number of threads                                  : 8
[11/09 23:30:36    364s] (I)       Use non-blocking free Dbs wires                    : false
[11/09 23:30:36    364s] (I)       Method to set GCell size                           : row
[11/09 23:30:36    364s] (I)       Counted 25427 PG shapes. We will not process PG shapes layer by layer.
[11/09 23:30:36    364s] (I)       Started Import route data (8T) ( Curr Mem: 3353.48 MB )
[11/09 23:30:36    364s] (I)       Use row-based GCell size
[11/09 23:30:36    364s] (I)       Use row-based GCell align
[11/09 23:30:36    364s] (I)       GCell unit size   : 4000
[11/09 23:30:36    364s] (I)       GCell multiplier  : 1
[11/09 23:30:36    364s] (I)       GCell row height  : 4000
[11/09 23:30:36    364s] (I)       Actual row height : 4000
[11/09 23:30:36    364s] (I)       GCell align ref   : 2000 4000
[11/09 23:30:36    364s] [NR-eGR] Track table information for default rule: 
[11/09 23:30:36    364s] [NR-eGR] M1 has no routable track
[11/09 23:30:36    364s] [NR-eGR] M2 has single uniform track structure
[11/09 23:30:36    364s] [NR-eGR] M3 has single uniform track structure
[11/09 23:30:36    364s] [NR-eGR] M4 has single uniform track structure
[11/09 23:30:36    364s] [NR-eGR] M5 has single uniform track structure
[11/09 23:30:36    364s] [NR-eGR] M6 has single uniform track structure
[11/09 23:30:36    364s] [NR-eGR] M7 has single uniform track structure
[11/09 23:30:36    364s] [NR-eGR] M8 has single uniform track structure
[11/09 23:30:36    364s] (I)       ===========================================================================
[11/09 23:30:36    364s] (I)       == Report All Rule Vias ==
[11/09 23:30:36    364s] (I)       ===========================================================================
[11/09 23:30:36    364s] (I)        Via Rule : (Default)
[11/09 23:30:36    364s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[11/09 23:30:36    364s] (I)       ---------------------------------------------------------------------------
[11/09 23:30:36    364s] (I)        1    3 : VIA1_X                     30 : VIA1_2CUT_W              
[11/09 23:30:36    364s] (I)        2    7 : VIA2_X                     35 : VIA2_2CUT_N              
[11/09 23:30:36    364s] (I)        3   11 : VIA3_X                     37 : VIA3_2CUT_E              
[11/09 23:30:36    364s] (I)        4   15 : VIA4_X                     42 : VIA4_2CUT_W              
[11/09 23:30:36    364s] (I)        5   19 : VIA5_X                     46 : VIA5_2CUT_W              
[11/09 23:30:36    364s] (I)        6   23 : VIA6_X                     51 : VIA6_2CUT_N              
[11/09 23:30:36    364s] (I)        7   27 : VIA7_X                     54 : VIA7_2CUT_W              
[11/09 23:30:36    364s] (I)       ===========================================================================
[11/09 23:30:36    364s] (I)       Started Read blockages ( Layer 2-8 ) ( Curr Mem: 3353.48 MB )
[11/09 23:30:36    364s] (I)       Started Read routing blockages ( Curr Mem: 3353.48 MB )
[11/09 23:30:36    364s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3353.48 MB )
[11/09 23:30:36    364s] (I)       Started Read instance blockages ( Curr Mem: 3353.48 MB )
[11/09 23:30:36    364s] (I)       Finished Read instance blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3353.48 MB )
[11/09 23:30:36    364s] (I)       Started Read PG blockages ( Curr Mem: 3353.48 MB )
[11/09 23:30:36    364s] [NR-eGR] Read 46353 PG shapes
[11/09 23:30:36    364s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3353.48 MB )
[11/09 23:30:36    364s] (I)       Started Read boundary cut boxes ( Curr Mem: 3353.48 MB )
[11/09 23:30:36    364s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3353.48 MB )
[11/09 23:30:36    364s] [NR-eGR] #Routing Blockages  : 20
[11/09 23:30:36    364s] [NR-eGR] #Instance Blockages : 3210
[11/09 23:30:36    364s] [NR-eGR] #PG Blockages       : 46353
[11/09 23:30:36    364s] [NR-eGR] #Halo Blockages     : 0
[11/09 23:30:36    364s] [NR-eGR] #Boundary Blockages : 21
[11/09 23:30:36    364s] (I)       Finished Read blockages ( Layer 2-8 ) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3353.48 MB )
[11/09 23:30:36    364s] (I)       Started Read blackboxes ( Curr Mem: 3353.48 MB )
[11/09 23:30:36    364s] (I)       Design has 0 blackboxes considered as all layer blockages.
[11/09 23:30:36    364s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3353.48 MB )
[11/09 23:30:36    364s] (I)       Started Read prerouted ( Curr Mem: 3353.48 MB )
[11/09 23:30:36    364s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[11/09 23:30:36    364s] (I)       Finished Read prerouted ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3353.48 MB )
[11/09 23:30:36    364s] (I)       Started Read unlegalized nets ( Curr Mem: 3353.48 MB )
[11/09 23:30:36    364s] (I)       Finished Read unlegalized nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3353.48 MB )
[11/09 23:30:36    364s] (I)       Started Read nets ( Curr Mem: 3353.48 MB )
[11/09 23:30:36    364s] [NR-eGR] Read numTotalNets=29693  numIgnoredNets=0
[11/09 23:30:36    364s] (I)       Finished Read nets ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3353.48 MB )
[11/09 23:30:36    364s] (I)       Started Set up via pillars ( Curr Mem: 3353.48 MB )
[11/09 23:30:36    364s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3353.48 MB )
[11/09 23:30:36    364s] (I)       early_global_route_priority property id does not exist.
[11/09 23:30:36    364s] (I)       Started Initialize 3D grid graph ( Curr Mem: 3353.48 MB )
[11/09 23:30:36    364s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3353.48 MB )
[11/09 23:30:36    364s] (I)       Model blockages into capacity
[11/09 23:30:36    364s] (I)       Read Num Blocks=49604  Num Prerouted Wires=0  Num CS=0
[11/09 23:30:36    364s] (I)       Started Initialize 3D capacity ( Curr Mem: 3353.48 MB )
[11/09 23:30:36    364s] (I)       Layer 1 (V) : #blockages 7650 : #preroutes 0
[11/09 23:30:36    364s] (I)       Layer 2 (H) : #blockages 7355 : #preroutes 0
[11/09 23:30:36    364s] (I)       Layer 3 (V) : #blockages 9207 : #preroutes 0
[11/09 23:30:36    364s] (I)       Layer 4 (H) : #blockages 9489 : #preroutes 0
[11/09 23:30:36    364s] (I)       Layer 5 (V) : #blockages 9489 : #preroutes 0
[11/09 23:30:36    364s] (I)       Layer 6 (H) : #blockages 5585 : #preroutes 0
[11/09 23:30:36    364s] (I)       Layer 7 (V) : #blockages 829 : #preroutes 0
[11/09 23:30:36    364s] (I)       Finished Initialize 3D capacity ( CPU: 0.08 sec, Real: 0.08 sec, Curr Mem: 3353.48 MB )
[11/09 23:30:36    364s] (I)       -- layer congestion ratio --
[11/09 23:30:36    364s] (I)       Layer 1 : 0.100000
[11/09 23:30:36    364s] (I)       Layer 2 : 0.700000
[11/09 23:30:36    364s] (I)       Layer 3 : 0.700000
[11/09 23:30:36    364s] (I)       Layer 4 : 0.700000
[11/09 23:30:36    364s] (I)       Layer 5 : 0.700000
[11/09 23:30:36    364s] (I)       Layer 6 : 0.700000
[11/09 23:30:36    364s] (I)       Layer 7 : 0.700000
[11/09 23:30:36    364s] (I)       Layer 8 : 0.700000
[11/09 23:30:36    364s] (I)       ----------------------------
[11/09 23:30:36    364s] (I)       Number of ignored nets                =      0
[11/09 23:30:36    364s] (I)       Number of connected nets              =      0
[11/09 23:30:36    364s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[11/09 23:30:36    364s] (I)       Number of clock nets                  =    411.  Ignored: No
[11/09 23:30:36    364s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[11/09 23:30:36    364s] (I)       Number of special nets                =      0.  Ignored: Yes
[11/09 23:30:36    364s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[11/09 23:30:36    364s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[11/09 23:30:36    364s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[11/09 23:30:36    364s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[11/09 23:30:36    364s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[11/09 23:30:36    364s] (I)       Finished Import route data (8T) ( CPU: 0.11 sec, Real: 0.12 sec, Curr Mem: 3353.48 MB )
[11/09 23:30:36    364s] (I)       Finished Create route DB ( CPU: 0.12 sec, Real: 0.12 sec, Curr Mem: 3353.48 MB )
[11/09 23:30:36    364s] (I)       Started Read aux data ( Curr Mem: 3353.48 MB )
[11/09 23:30:36    364s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3353.48 MB )
[11/09 23:30:36    364s] (I)       Started Others data preparation ( Curr Mem: 3353.48 MB )
[11/09 23:30:36    364s] [NR-eGR] There are 411 clock nets ( 0 with NDR ).
[11/09 23:30:36    364s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3353.48 MB )
[11/09 23:30:36    364s] (I)       Started Create route kernel ( Curr Mem: 3353.48 MB )
[11/09 23:30:36    364s] (I)       Ndr track 0 does not exist
[11/09 23:30:36    364s] (I)       ---------------------Grid Graph Info--------------------
[11/09 23:30:36    364s] (I)       Routing area        : (0, 0) - (2372000, 1372000)
[11/09 23:30:36    364s] (I)       Core area           : (2000, 4000) - (2370000, 1370000)
[11/09 23:30:36    364s] (I)       Site width          :   400  (dbu)
[11/09 23:30:36    364s] (I)       Row height          :  4000  (dbu)
[11/09 23:30:36    364s] (I)       GCell row height    :  4000  (dbu)
[11/09 23:30:36    364s] (I)       GCell width         :  4000  (dbu)
[11/09 23:30:36    364s] (I)       GCell height        :  4000  (dbu)
[11/09 23:30:36    364s] (I)       Grid                :   593   343     8
[11/09 23:30:36    364s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8
[11/09 23:30:36    364s] (I)       Vertical capacity   :     0  4000     0  4000     0  4000     0  4000
[11/09 23:30:36    364s] (I)       Horizontal capacity :     0     0  4000     0  4000     0  4000     0
[11/09 23:30:36    364s] (I)       Default wire width  :   180   200   200   200   200   200   200   800
[11/09 23:30:36    364s] (I)       Default wire space  :   180   200   200   200   200   200   200   800
[11/09 23:30:36    364s] (I)       Default wire pitch  :   360   400   400   400   400   400   400  1600
[11/09 23:30:36    364s] (I)       Default pitch size  :   360   400   400   400   400   400   400  1600
[11/09 23:30:36    364s] (I)       First track coord   :     0   200   200   200   200   200   200  1200
[11/09 23:30:36    364s] (I)       Num tracks per GCell: 11.11 10.00 10.00 10.00 10.00 10.00 10.00  2.50
[11/09 23:30:36    364s] (I)       Total num of tracks :     0  5930  3430  5930  3430  5930  3430  1482
[11/09 23:30:36    364s] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[11/09 23:30:36    364s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0
[11/09 23:30:36    364s] (I)       --------------------------------------------------------
[11/09 23:30:36    364s] 
[11/09 23:30:36    364s] [NR-eGR] ============ Routing rule table ============
[11/09 23:30:36    364s] [NR-eGR] Rule id: 0  Nets: 29693 
[11/09 23:30:36    364s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[11/09 23:30:36    364s] (I)       Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=400  L8=1600
[11/09 23:30:36    364s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[11/09 23:30:36    364s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[11/09 23:30:36    364s] [NR-eGR] ========================================
[11/09 23:30:36    364s] [NR-eGR] 
[11/09 23:30:36    364s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[11/09 23:30:36    364s] (I)       blocked tracks on layer2 : = 1433768 / 2033990 (70.49%)
[11/09 23:30:36    364s] (I)       blocked tracks on layer3 : = 1268476 / 2033990 (62.36%)
[11/09 23:30:36    364s] (I)       blocked tracks on layer4 : = 1428071 / 2033990 (70.21%)
[11/09 23:30:36    364s] (I)       blocked tracks on layer5 : = 471554 / 2033990 (23.18%)
[11/09 23:30:36    364s] (I)       blocked tracks on layer6 : = 632197 / 2033990 (31.08%)
[11/09 23:30:36    364s] (I)       blocked tracks on layer7 : = 962375 / 2033990 (47.31%)
[11/09 23:30:36    364s] (I)       blocked tracks on layer8 : = 508326 / 508326 (100.00%)
[11/09 23:30:36    364s] (I)       Finished Create route kernel ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3353.48 MB )
[11/09 23:30:36    365s] (I)       Finished Import and model ( CPU: 0.20 sec, Real: 0.20 sec, Curr Mem: 3353.48 MB )
[11/09 23:30:36    365s] (I)       Reset routing kernel
[11/09 23:30:36    365s] (I)       Started Global Routing ( Curr Mem: 3353.48 MB )
[11/09 23:30:36    365s] (I)       Started Initialization ( Curr Mem: 3353.48 MB )
[11/09 23:30:36    365s] (I)       totalPins=109361  totalGlobalPin=107421 (98.23%)
[11/09 23:30:36    365s] (I)       Finished Initialization ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3353.48 MB )
[11/09 23:30:36    365s] (I)       Started Net group 1 ( Curr Mem: 3353.48 MB )
[11/09 23:30:36    365s] (I)       Started Generate topology (8T) ( Curr Mem: 3353.48 MB )
[11/09 23:30:36    365s] (I)       Finished Generate topology (8T) ( CPU: 0.04 sec, Real: 0.01 sec, Curr Mem: 3353.48 MB )
[11/09 23:30:36    365s] (I)       total 2D Cap : 6609993 = (3550809 H, 3059184 V)
[11/09 23:30:36    365s] [NR-eGR] Layer group 1: route 29693 net(s) in layer range [2, 8]
[11/09 23:30:36    365s] (I)       
[11/09 23:30:36    365s] (I)       ============  Phase 1a Route ============
[11/09 23:30:36    365s] (I)       Started Phase 1a ( Curr Mem: 3353.48 MB )
[11/09 23:30:36    365s] (I)       Started Pattern routing ( Curr Mem: 3353.48 MB )
[11/09 23:30:36    365s] (I)       Finished Pattern routing ( CPU: 0.08 sec, Real: 0.08 sec, Curr Mem: 3353.48 MB )
[11/09 23:30:36    365s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 3353.48 MB )
[11/09 23:30:36    365s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 94
[11/09 23:30:36    365s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 3353.48 MB )
[11/09 23:30:36    365s] (I)       Usage: 478280 = (281574 H, 196706 V) = (7.93% H, 6.43% V) = (5.631e+05um H, 3.934e+05um V)
[11/09 23:30:36    365s] (I)       Started Add via demand to 2D ( Curr Mem: 3353.48 MB )
[11/09 23:30:36    365s] (I)       Finished Add via demand to 2D ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3353.48 MB )
[11/09 23:30:36    365s] (I)       Finished Phase 1a ( CPU: 0.11 sec, Real: 0.11 sec, Curr Mem: 3353.48 MB )
[11/09 23:30:36    365s] (I)       
[11/09 23:30:36    365s] (I)       ============  Phase 1b Route ============
[11/09 23:30:36    365s] (I)       Started Phase 1b ( Curr Mem: 3353.48 MB )
[11/09 23:30:36    365s] (I)       Started Monotonic routing ( Curr Mem: 3353.48 MB )
[11/09 23:30:36    365s] (I)       Finished Monotonic routing ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 3353.48 MB )
[11/09 23:30:36    365s] (I)       Usage: 478364 = (281624 H, 196740 V) = (7.93% H, 6.43% V) = (5.632e+05um H, 3.935e+05um V)
[11/09 23:30:36    365s] (I)       Overflow of layer group 1: 0.46% H + 0.13% V. EstWL: 9.567280e+05um
[11/09 23:30:36    365s] (I)       Congestion metric : 0.46%H 0.13%V, 0.59%HV
[11/09 23:30:36    365s] (I)       Congestion threshold : each 60.00, sum 90.00
[11/09 23:30:36    365s] (I)       Finished Phase 1b ( CPU: 0.02 sec, Real: 0.03 sec, Curr Mem: 3353.48 MB )
[11/09 23:30:36    365s] (I)       
[11/09 23:30:36    365s] (I)       ============  Phase 1c Route ============
[11/09 23:30:36    365s] (I)       Started Phase 1c ( Curr Mem: 3353.48 MB )
[11/09 23:30:36    365s] (I)       Started Two level routing ( Curr Mem: 3353.48 MB )
[11/09 23:30:36    365s] (I)       Level2 Grid: 119 x 69
[11/09 23:30:36    365s] (I)       Started Two Level Routing ( Curr Mem: 3353.48 MB )
[11/09 23:30:36    365s] (I)       Finished Two Level Routing ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 3353.48 MB )
[11/09 23:30:36    365s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 3353.48 MB )
[11/09 23:30:36    365s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3353.48 MB )
[11/09 23:30:36    365s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3353.48 MB )
[11/09 23:30:36    365s] (I)       Finished Two level routing ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 3353.48 MB )
[11/09 23:30:36    365s] (I)       Usage: 478706 = (281697 H, 197009 V) = (7.93% H, 6.44% V) = (5.634e+05um H, 3.940e+05um V)
[11/09 23:30:36    365s] (I)       Finished Phase 1c ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 3353.48 MB )
[11/09 23:30:36    365s] (I)       
[11/09 23:30:36    365s] (I)       ============  Phase 1d Route ============
[11/09 23:30:36    365s] (I)       Started Phase 1d ( Curr Mem: 3353.48 MB )
[11/09 23:30:36    365s] (I)       Started Detoured routing ( Curr Mem: 3353.48 MB )
[11/09 23:30:36    365s] (I)       Finished Detoured routing ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 3353.48 MB )
[11/09 23:30:36    365s] (I)       Usage: 478706 = (281697 H, 197009 V) = (7.93% H, 6.44% V) = (5.634e+05um H, 3.940e+05um V)
[11/09 23:30:36    365s] (I)       Finished Phase 1d ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 3353.48 MB )
[11/09 23:30:36    365s] (I)       
[11/09 23:30:36    365s] (I)       ============  Phase 1e Route ============
[11/09 23:30:36    365s] (I)       Started Phase 1e ( Curr Mem: 3353.48 MB )
[11/09 23:30:36    365s] (I)       Started Route legalization ( Curr Mem: 3353.48 MB )
[11/09 23:30:36    365s] (I)       Started Legalize Blockage Violations ( Curr Mem: 3353.48 MB )
[11/09 23:30:36    365s] (I)       Finished Legalize Blockage Violations ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3353.48 MB )
[11/09 23:30:36    365s] (I)       Finished Route legalization ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3353.48 MB )
[11/09 23:30:36    365s] (I)       Usage: 478706 = (281697 H, 197009 V) = (7.93% H, 6.44% V) = (5.634e+05um H, 3.940e+05um V)
[11/09 23:30:36    365s] [NR-eGR] Early Global Route overflow of layer group 1: 0.07% H + 0.00% V. EstWL: 9.574120e+05um
[11/09 23:30:36    365s] (I)       Finished Phase 1e ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3353.48 MB )
[11/09 23:30:36    365s] (I)       
[11/09 23:30:36    365s] (I)       ============  Phase 1l Route ============
[11/09 23:30:36    365s] (I)       Started Phase 1l ( Curr Mem: 3353.48 MB )
[11/09 23:30:36    365s] (I)       Started Layer assignment (8T) ( Curr Mem: 3353.48 MB )
[11/09 23:30:36    365s] (I)       Current Layer assignment (8T) [Initialization] ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 3353.48 MB )
[11/09 23:30:36    365s] (I)       Finished Layer assignment (8T) ( CPU: 0.66 sec, Real: 0.17 sec, Curr Mem: 3353.48 MB )
[11/09 23:30:36    365s] (I)       Finished Phase 1l ( CPU: 0.66 sec, Real: 0.18 sec, Curr Mem: 3353.48 MB )
[11/09 23:30:36    365s] (I)       Finished Net group 1 ( CPU: 0.91 sec, Real: 0.40 sec, Curr Mem: 3353.48 MB )
[11/09 23:30:36    365s] (I)       Started Clean cong LA ( Curr Mem: 3353.48 MB )
[11/09 23:30:36    365s] (I)       Finished Clean cong LA ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3353.48 MB )
[11/09 23:30:36    365s] (I)                   capacity    demand   overflow    blocked   non-blocked   
[11/09 23:30:36    365s] (I)       Layer  2:     747478    160418        29     1202230      825830    (59.28%) 
[11/09 23:30:36    365s] (I)       Layer  3:     773362    175242       509     1195580      834980    (58.88%) 
[11/09 23:30:36    365s] (I)       Layer  4:     749325     58387         2     1203850      824210    (59.36%) 
[11/09 23:30:36    365s] (I)       Layer  5:    1573569    111001       226      389700     1640860    (19.19%) 
[11/09 23:30:36    365s] (I)       Layer  6:    1559757     20987         1      384450     1643610    (18.96%) 
[11/09 23:30:36    365s] (I)       Layer  7:    1206228      1255         0      702910     1327650    (34.62%) 
[11/09 23:30:36    365s] (I)       Layer  8:          0         0         0      507015           0    (100.00%) 
[11/09 23:30:36    365s] (I)       Total:       6609719    527290       767     5585735     7097140    (44.04%) 
[11/09 23:30:36    365s] (I)       
[11/09 23:30:36    365s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[11/09 23:30:36    365s] [NR-eGR]                        OverCon           OverCon           OverCon            
[11/09 23:30:36    365s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[11/09 23:30:36    365s] [NR-eGR]       Layer              (1-2)             (3-4)             (5-6)    OverCon 
[11/09 23:30:36    365s] [NR-eGR] --------------------------------------------------------------------------------
[11/09 23:30:36    365s] [NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[11/09 23:30:36    365s] [NR-eGR]      M2  (2)        19( 0.02%)         2( 0.00%)         0( 0.00%)   ( 0.03%) 
[11/09 23:30:36    365s] [NR-eGR]      M3  (3)       114( 0.14%)        43( 0.05%)        38( 0.05%)   ( 0.23%) 
[11/09 23:30:36    365s] [NR-eGR]      M4  (4)         2( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[11/09 23:30:36    365s] [NR-eGR]      M5  (5)        98( 0.06%)        20( 0.01%)         9( 0.01%)   ( 0.08%) 
[11/09 23:30:36    365s] [NR-eGR]      M6  (6)         1( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[11/09 23:30:36    365s] [NR-eGR]      M7  (7)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[11/09 23:30:36    365s] [NR-eGR]      M8  (8)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[11/09 23:30:36    365s] [NR-eGR] --------------------------------------------------------------------------------
[11/09 23:30:36    365s] [NR-eGR] Total              234( 0.03%)        65( 0.01%)        47( 0.01%)   ( 0.05%) 
[11/09 23:30:36    365s] [NR-eGR] 
[11/09 23:30:36    365s] (I)       Finished Global Routing ( CPU: 0.94 sec, Real: 0.43 sec, Curr Mem: 3353.48 MB )
[11/09 23:30:36    365s] (I)       Started Export 3D cong map ( Curr Mem: 3353.48 MB )
[11/09 23:30:36    365s] (I)       total 2D Cap : 6638926 = (3569206 H, 3069720 V)
[11/09 23:30:36    365s] (I)       Started Export 2D cong map ( Curr Mem: 3353.48 MB )
[11/09 23:30:36    365s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.04% H + 0.00% V
[11/09 23:30:36    365s] [NR-eGR] Overflow after Early Global Route 0.06% H + 0.00% V
[11/09 23:30:36    365s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3353.48 MB )
[11/09 23:30:36    365s] (I)       Finished Export 3D cong map ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 3353.48 MB )
[11/09 23:30:36    365s] Early Global Route congestion estimation runtime: 0.65 seconds, mem = 3353.5M
[11/09 23:30:36    365s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:1.160, REAL:0.648, MEM:3353.5M
[11/09 23:30:36    365s] OPERPROF: Starting HotSpotCal at level 1, MEM:3353.5M
[11/09 23:30:36    365s] [hotspot] +------------+---------------+---------------+
[11/09 23:30:36    365s] [hotspot] |            |   max hotspot | total hotspot |
[11/09 23:30:36    365s] [hotspot] +------------+---------------+---------------+
[11/09 23:30:36    365s] [hotspot] | normalized |          1.57 |          2.10 |
[11/09 23:30:36    365s] [hotspot] +------------+---------------+---------------+
[11/09 23:30:36    365s] Local HotSpot Analysis: normalized max congestion hotspot area = 1.57, normalized total congestion hotspot area = 2.10 (area is in unit of 4 std-cell row bins)
[11/09 23:30:36    365s] [hotspot] max/total 1.57/2.10, big hotspot (>10) total 0.00
[11/09 23:30:36    365s] [hotspot] top 3 congestion hotspot bounding boxes and scores of normalized hotspot
[11/09 23:30:36    365s] [hotspot] +-----+-------------------------------------+---------------+
[11/09 23:30:36    365s] [hotspot] | top |            hotspot bbox             | hotspot score |
[11/09 23:30:36    365s] [hotspot] +-----+-------------------------------------+---------------+
[11/09 23:30:36    365s] [hotspot] |  1  |   785.00   416.00   817.00   448.00 |        1.57   |
[11/09 23:30:36    365s] [hotspot] +-----+-------------------------------------+---------------+
[11/09 23:30:36    365s] [hotspot] |  2  |   705.00   416.00   737.00   448.00 |        0.26   |
[11/09 23:30:36    365s] [hotspot] +-----+-------------------------------------+---------------+
[11/09 23:30:36    365s] [hotspot] |  3  |   737.00   416.00   769.00   448.00 |        0.26   |
[11/09 23:30:36    365s] [hotspot] +-----+-------------------------------------+---------------+
[11/09 23:30:36    365s] Top 3 hotspots total area: 2.10
[11/09 23:30:36    365s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.020, REAL:0.011, MEM:3353.5M
[11/09 23:30:36    365s] Skipped repairing congestion.
[11/09 23:30:36    365s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:3353.5M
[11/09 23:30:36    365s] Starting Early Global Route wiring: mem = 3353.5M
[11/09 23:30:36    365s] (I)       Started Free existing wires ( Curr Mem: 3353.48 MB )
[11/09 23:30:36    365s] (I)       Finished Free existing wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3353.48 MB )
[11/09 23:30:36    365s] (I)       ============= Track Assignment ============
[11/09 23:30:36    365s] (I)       Started Extract Global 3D Wires ( Curr Mem: 3353.48 MB )
[11/09 23:30:36    365s] (I)       Finished Extract Global 3D Wires ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3353.48 MB )
[11/09 23:30:36    365s] (I)       Started Track Assignment (8T) ( Curr Mem: 3353.48 MB )
[11/09 23:30:36    365s] (I)       Initialize Track Assignment ( max pin layer : 9 )
[11/09 23:30:36    365s] (I)       Current Track Assignment (8T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3353.48 MB )
[11/09 23:30:36    365s] (I)       Run Multi-thread track assignment
[11/09 23:30:36    366s] (I)       Finished Track Assignment (8T) ( CPU: 0.70 sec, Real: 0.11 sec, Curr Mem: 3353.48 MB )
[11/09 23:30:36    366s] (I)       Started Export ( Curr Mem: 3353.48 MB )
[11/09 23:30:36    366s] [NR-eGR] Started Export DB wires ( Curr Mem: 3353.48 MB )
[11/09 23:30:36    366s] [NR-eGR] Started Export all nets (8T) ( Curr Mem: 3353.48 MB )
[11/09 23:30:36    366s] [NR-eGR] Finished Export all nets (8T) ( CPU: 0.14 sec, Real: 0.02 sec, Curr Mem: 3353.48 MB )
[11/09 23:30:36    366s] [NR-eGR] Started Set wire vias (8T) ( Curr Mem: 3353.48 MB )
[11/09 23:30:36    366s] [NR-eGR] Finished Set wire vias (8T) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3353.48 MB )
[11/09 23:30:36    366s] [NR-eGR] Finished Export DB wires ( CPU: 0.16 sec, Real: 0.04 sec, Curr Mem: 3353.48 MB )
[11/09 23:30:36    366s] [NR-eGR] --------------------------------------------------------------------------
[11/09 23:30:36    366s] [NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 108735
[11/09 23:30:36    366s] [NR-eGR]     M2  (2V) length: 2.576325e+05um, number of vias: 163477
[11/09 23:30:36    366s] [NR-eGR]     M3  (3H) length: 3.468135e+05um, number of vias: 13942
[11/09 23:30:36    366s] [NR-eGR]     M4  (4V) length: 1.123248e+05um, number of vias: 7292
[11/09 23:30:36    366s] [NR-eGR]     M5  (5H) length: 2.217143e+05um, number of vias: 1037
[11/09 23:30:36    366s] [NR-eGR]     M6  (6V) length: 4.186982e+04um, number of vias: 184
[11/09 23:30:36    366s] [NR-eGR]     M7  (7H) length: 2.627500e+03um, number of vias: 0
[11/09 23:30:36    366s] [NR-eGR]     M8  (8V) length: 0.000000e+00um, number of vias: 0
[11/09 23:30:36    366s] [NR-eGR] Total length: 9.829825e+05um, number of vias: 294667
[11/09 23:30:36    366s] [NR-eGR] --------------------------------------------------------------------------
[11/09 23:30:36    366s] [NR-eGR] Total eGR-routed clock nets wire length: 3.318151e+04um 
[11/09 23:30:36    366s] [NR-eGR] --------------------------------------------------------------------------
[11/09 23:30:36    366s] (I)       Started Update net boxes ( Curr Mem: 3353.48 MB )
[11/09 23:30:36    366s] (I)       Finished Update net boxes ( CPU: 0.06 sec, Real: 0.01 sec, Curr Mem: 3353.48 MB )
[11/09 23:30:36    366s] (I)       Started Update timing ( Curr Mem: 3353.48 MB )
[11/09 23:30:36    366s] (I)       Finished Update timing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3353.48 MB )
[11/09 23:30:36    366s] (I)       Finished Export ( CPU: 0.25 sec, Real: 0.08 sec, Curr Mem: 3353.48 MB )
[11/09 23:30:36    366s] (I)       Started Postprocess design ( Curr Mem: 3353.48 MB )
[11/09 23:30:36    366s] (I)       Finished Postprocess design ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3304.48 MB )
[11/09 23:30:36    366s] Early Global Route wiring runtime: 0.21 seconds, mem = 3304.5M
[11/09 23:30:36    366s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.975, REAL:0.208, MEM:3304.5M
[11/09 23:30:36    367s] 0 delay mode for cte disabled.
[11/09 23:30:37    367s] SKP cleared!
[11/09 23:30:37    367s] 
[11/09 23:30:37    367s] *** Finished incrementalPlace (cpu=0:00:02.2, real=0:00:00.0)***
[11/09 23:30:37    367s] **ERROR: (IMPSP-9099):	Scan chains exist in this design but are not defined for 6.50% flops. Placement and timing QoR can be severely impacted in this case!
[11/09 23:30:37    367s] It is highly recommend to define scan chains either through input scan def (preferred) or specifyScanChain.
[11/09 23:30:37    367s] Tdgp not successfully inited but do clear! skip clearing
[11/09 23:30:37    367s] **placeDesign ... cpu = 0: 5:44, real = 0: 1:14, mem = 2929.5M **
[11/09 23:30:37    367s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[11/09 23:30:37    367s] VSMManager cleared!
[11/09 23:30:37    367s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1823.2M, totSessionCpu=0:06:07 **
[11/09 23:30:37    367s] **WARN: (IMPOPT-576):	32 nets have unplaced terms. 
[11/09 23:30:37    367s] Type 'man IMPOPT-576' for more detail.
[11/09 23:30:37    367s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[11/09 23:30:37    367s] **Info: Trial Route has Max Route Layer 15/8.
[11/09 23:30:37    367s] *** InitOpt #1 [begin] : totSession cpu/real = 0:06:07.2/0:02:05.4 (2.9), mem = 2929.5M
[11/09 23:30:37    367s] GigaOpt running with 8 threads.
[11/09 23:30:37    367s] Info: 8 threads available for lower-level modules during optimization.
[11/09 23:30:37    367s] OPERPROF: Starting DPlace-Init at level 1, MEM:2929.5M
[11/09 23:30:37    367s] z: 2, totalTracks: 1
[11/09 23:30:37    367s] z: 4, totalTracks: 1
[11/09 23:30:37    367s] z: 6, totalTracks: 1
[11/09 23:30:37    367s] z: 8, totalTracks: 1
[11/09 23:30:37    367s] #spOpts: N=65 minPadR=1.1 
[11/09 23:30:37    367s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2929.5M
[11/09 23:30:37    367s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2929.5M
[11/09 23:30:37    367s] Core basic site is TSMC65ADV10TSITE
[11/09 23:30:37    367s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2929.5M
[11/09 23:30:37    367s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.053, REAL:0.009, MEM:2929.5M
[11/09 23:30:37    367s] Fast DP-INIT is on for default
[11/09 23:30:37    367s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/09 23:30:37    367s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.100, REAL:0.045, MEM:2929.5M
[11/09 23:30:37    367s] OPERPROF:     Starting CMU at level 3, MEM:2929.5M
[11/09 23:30:37    367s] OPERPROF:     Finished CMU at level 3, CPU:0.002, REAL:0.002, MEM:2929.5M
[11/09 23:30:37    367s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.122, REAL:0.067, MEM:2929.5M
[11/09 23:30:37    367s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=2929.5MB).
[11/09 23:30:37    367s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.162, REAL:0.107, MEM:2929.5M
[11/09 23:30:37    367s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2929.5M
[11/09 23:30:37    367s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.076, REAL:0.022, MEM:2929.5M
[11/09 23:30:37    367s] **Info: Trial Route has Max Route Layer 15/8.
[11/09 23:30:37    367s] **Info: Trial Route has Max Route Layer 15/8.
[11/09 23:30:37    367s] LayerId::1 widthSet size::1
[11/09 23:30:37    367s] LayerId::2 widthSet size::1
[11/09 23:30:37    367s] LayerId::3 widthSet size::1
[11/09 23:30:37    367s] LayerId::4 widthSet size::1
[11/09 23:30:37    367s] LayerId::5 widthSet size::1
[11/09 23:30:37    367s] LayerId::6 widthSet size::1
[11/09 23:30:37    367s] LayerId::7 widthSet size::1
[11/09 23:30:37    367s] LayerId::8 widthSet size::1
[11/09 23:30:37    367s] Updating RC grid for preRoute extraction ...
[11/09 23:30:37    367s] Initializing multi-corner resistance tables ...
[11/09 23:30:37    367s] **Info: Trial Route has Max Route Layer 15/8.
[11/09 23:30:37    367s] {RT worst_rc_corner 0 8 7 0}
[11/09 23:30:37    367s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.346747 ; uaWl: 1.000000 ; uaWlH: 0.385090 ; aWlH: 0.000000 ; Pmax: 0.855000 ; wcR: 0.680000 ; newSi: 0.081200 ; pMod: 81 ; 
[11/09 23:30:37    367s] 
[11/09 23:30:37    367s] Creating Lib Analyzer ...
[11/09 23:30:37    367s] **Info: Trial Route has Max Route Layer 15/8.
[11/09 23:30:37    367s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 8 threads.
[11/09 23:30:37    367s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[11/09 23:30:37    367s] Total number of usable buffers from Lib Analyzer: 74 ( BUFX1MA10TH BUFX1BA10TH BUFX0P8MA10TH BUFX0P8BA10TH BUFX0P7MA10TH BUFX0P7BA10TH BUFHX1MA10TH BUFHX0P8MA10TH BUFHX0P7MA10TH BUFX2MA10TH BUFX2BA10TH BUFX1P7MA10TH BUFX1P7BA10TH BUFX1P4MA10TH BUFX1P4BA10TH BUFX1P2MA10TH BUFX1P2BA10TH BUFHX1P7MA10TH BUFHX1P4MA10TH BUFHX1P2MA10TH BUFX3MA10TH BUFX3BA10TH BUFX2P5MA10TH BUFX2P5BA10TH BUFHX2MA10TH FRICGX1BA10TH FRICGX0P8BA10TH FRICGX0P7BA10TH FRICGX0P6BA10TH FRICGX0P5BA10TH BUFHX3MA10TH BUFHX2P5MA10TH FRICGX2BA10TH FRICGX1P7BA10TH FRICGX1P4BA10TH FRICGX1P2BA10TH BUFX4MA10TH BUFX4BA10TH BUFX3P5MA10TH BUFX3P5BA10TH FRICGX3BA10TH FRICGX2P5BA10TH BUFX5MA10TH BUFX5BA10TH BUFHX4MA10TH BUFHX3P5MA10TH BUFX6MA10TH BUFX6BA10TH BUFHX5MA10TH FRICGX4BA10TH FRICGX3P5BA10TH BUFHX6MA10TH FRICGX5BA10TH BUFX7P5MA10TH BUFX7P5BA10TH FRICGX6BA10TH BUFX9MA10TH BUFX9BA10TH BUFHX7P5MA10TH FRICGX7P5BA10TH BUFX11MA10TH BUFX11BA10TH BUFHX9MA10TH FRICGX9BA10TH BUFX13MA10TH BUFX13BA10TH BUFHX11MA10TH FRICGX11BA10TH FRICGX13BA10TH BUFX16MA10TH BUFX16BA10TH BUFHX13MA10TH FRICGX16BA10TH BUFHX16MA10TH)
[11/09 23:30:37    367s] Total number of usable inverters from Lib Analyzer: 40 ( INVX1MA10TH INVX1BA10TH INVX0P8MA10TH INVX0P8BA10TH INVX0P7MA10TH INVX0P7BA10TH INVX0P6MA10TH INVX0P6BA10TH INVX0P5MA10TH INVX0P5BA10TH INVX2MA10TH INVX2BA10TH INVX1P7MA10TH INVX1P7BA10TH INVX1P4MA10TH INVX1P4BA10TH INVX1P2MA10TH INVX1P2BA10TH INVX3MA10TH INVX3BA10TH INVX2P5MA10TH INVX2P5BA10TH INVX4MA10TH INVX4BA10TH INVX3P5MA10TH INVX3P5BA10TH INVX5MA10TH INVX5BA10TH INVX6MA10TH INVX6BA10TH INVX7P5MA10TH INVX7P5BA10TH INVX9MA10TH INVX9BA10TH INVX11MA10TH INVX11BA10TH INVX13MA10TH INVX13BA10TH INVX16MA10TH INVX16BA10TH)
[11/09 23:30:37    367s] Total number of usable delay cells from Lib Analyzer: 2 ( DLY2X0P5MA10TH DLY4X0P5MA10TH)
[11/09 23:30:37    367s] 
[11/09 23:30:37    367s] {RT worst_rc_corner 0 8 7 0}
[11/09 23:30:38    368s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:06:09 mem=2935.5M
[11/09 23:30:38    368s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:06:09 mem=2935.5M
[11/09 23:30:38    368s] Creating Lib Analyzer, finished. 
[11/09 23:30:38    368s] **WARN: (IMPOPT-665):	a0[31] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/09 23:30:38    368s] Type 'man IMPOPT-665' for more detail.
[11/09 23:30:38    368s] **WARN: (IMPOPT-665):	a0[30] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/09 23:30:38    368s] Type 'man IMPOPT-665' for more detail.
[11/09 23:30:38    368s] **WARN: (IMPOPT-665):	a0[29] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/09 23:30:38    368s] Type 'man IMPOPT-665' for more detail.
[11/09 23:30:38    368s] **WARN: (IMPOPT-665):	a0[28] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/09 23:30:38    368s] Type 'man IMPOPT-665' for more detail.
[11/09 23:30:38    368s] **WARN: (IMPOPT-665):	a0[27] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/09 23:30:38    368s] Type 'man IMPOPT-665' for more detail.
[11/09 23:30:38    368s] **WARN: (IMPOPT-665):	a0[26] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/09 23:30:38    368s] Type 'man IMPOPT-665' for more detail.
[11/09 23:30:38    368s] **WARN: (IMPOPT-665):	a0[25] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/09 23:30:38    368s] Type 'man IMPOPT-665' for more detail.
[11/09 23:30:38    368s] **WARN: (IMPOPT-665):	a0[24] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/09 23:30:38    368s] Type 'man IMPOPT-665' for more detail.
[11/09 23:30:38    368s] **WARN: (IMPOPT-665):	a0[23] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/09 23:30:38    368s] Type 'man IMPOPT-665' for more detail.
[11/09 23:30:38    368s] **WARN: (IMPOPT-665):	a0[22] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/09 23:30:38    368s] Type 'man IMPOPT-665' for more detail.
[11/09 23:30:38    368s] **WARN: (IMPOPT-665):	a0[21] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/09 23:30:38    368s] Type 'man IMPOPT-665' for more detail.
[11/09 23:30:38    368s] **WARN: (IMPOPT-665):	a0[20] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/09 23:30:38    368s] Type 'man IMPOPT-665' for more detail.
[11/09 23:30:38    368s] **WARN: (IMPOPT-665):	a0[19] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/09 23:30:38    368s] Type 'man IMPOPT-665' for more detail.
[11/09 23:30:38    368s] **WARN: (IMPOPT-665):	a0[18] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/09 23:30:38    368s] Type 'man IMPOPT-665' for more detail.
[11/09 23:30:38    368s] **WARN: (IMPOPT-665):	a0[17] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/09 23:30:38    368s] Type 'man IMPOPT-665' for more detail.
[11/09 23:30:38    368s] **WARN: (IMPOPT-665):	a0[16] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/09 23:30:38    368s] Type 'man IMPOPT-665' for more detail.
[11/09 23:30:38    368s] **WARN: (IMPOPT-665):	a0[15] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/09 23:30:38    368s] Type 'man IMPOPT-665' for more detail.
[11/09 23:30:38    368s] **WARN: (IMPOPT-665):	a0[14] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/09 23:30:38    368s] Type 'man IMPOPT-665' for more detail.
[11/09 23:30:38    368s] **WARN: (IMPOPT-665):	a0[13] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/09 23:30:38    368s] Type 'man IMPOPT-665' for more detail.
[11/09 23:30:38    368s] **WARN: (IMPOPT-665):	a0[12] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/09 23:30:38    368s] Type 'man IMPOPT-665' for more detail.
[11/09 23:30:38    368s] **WARN: (EMS-27):	Message (IMPOPT-665) has exceeded the current message display limit of 20.
[11/09 23:30:38    368s] To increase the message display limit, refer to the product command reference manual.
[11/09 23:30:38    368s] #optDebug: fT-S <1 2 3 1 0>
[11/09 23:30:38    368s] Setting timing_disable_library_data_to_data_checks to 'true'.
[11/09 23:30:38    368s] Setting timing_disable_user_data_to_data_checks to 'true'.
[11/09 23:30:38    368s] 
[11/09 23:30:38    368s] **INFO: Power effort not set by setOptMode, so setting 'setOptMode -powerEffort low', as set by setDesignMode
[11/09 23:30:38    369s] Info: Begin MT loop @coeiCellPowerCachingJob with 8 threads.
[11/09 23:30:38    369s] Info: End MT loop @coeiCellPowerCachingJob.
[11/09 23:30:38    369s] Info: Begin MT loop @coeiCellPinPowerCachingJob with 8 threads.
[11/09 23:30:38    369s] Info: End MT loop @coeiCellPinPowerCachingJob.
[11/09 23:30:38    369s] Deleting Cell Server ...
[11/09 23:30:38    369s] Deleting Lib Analyzer.
[11/09 23:30:38    369s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[11/09 23:30:38    369s] Creating Cell Server ...(0, 0, 0, 0)
[11/09 23:30:38    369s] Summary for sequential cells identification: 
[11/09 23:30:38    369s]   Identified SBFF number: 148
[11/09 23:30:38    369s]   Identified MBFF number: 0
[11/09 23:30:38    369s]   Identified SB Latch number: 0
[11/09 23:30:38    369s]   Identified MB Latch number: 0
[11/09 23:30:38    369s]   Not identified SBFF number: 0
[11/09 23:30:38    369s]   Not identified MBFF number: 0
[11/09 23:30:38    369s]   Not identified SB Latch number: 0
[11/09 23:30:38    369s]   Not identified MB Latch number: 0
[11/09 23:30:38    369s]   Number of sequential cells which are not FFs: 106
[11/09 23:30:38    369s]  Visiting view : setup_analysis_view
[11/09 23:30:38    369s]    : PowerDomain = none : Weighted F : unweighted  = 21.30 (1.000) with rcCorner = 0
[11/09 23:30:38    369s]    : PowerDomain = none : Weighted F : unweighted  = 19.20 (1.000) with rcCorner = -1
[11/09 23:30:38    369s]  Visiting view : hold_analysis_view
[11/09 23:30:38    369s]    : PowerDomain = none : Weighted F : unweighted  = 8.80 (1.000) with rcCorner = 1
[11/09 23:30:38    369s]    : PowerDomain = none : Weighted F : unweighted  = 7.20 (1.000) with rcCorner = -1
[11/09 23:30:38    369s]  Setting StdDelay to 21.30
[11/09 23:30:38    369s] Creating Cell Server, finished. 
[11/09 23:30:38    369s] 
[11/09 23:30:38    369s] **optDesign ... cpu = 0:00:02, real = 0:00:01, mem = 2121.1M, totSessionCpu=0:06:09 **
[11/09 23:30:38    369s] *** optDesign -preCTS ***
[11/09 23:30:38    369s] DRC Margin: user margin 0.0; extra margin 0.2
[11/09 23:30:38    369s] Setup Target Slack: user slack 0; extra slack 0.0
[11/09 23:30:38    369s] Hold Target Slack: user slack 0
[11/09 23:30:38    369s] **INFO: setOptMode -powerEffort low -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 1.
[11/09 23:30:38    369s] **WARN: (IMPOPT-3195):	Analysis mode has changed.
[11/09 23:30:38    369s] Type 'man IMPOPT-3195' for more detail.
[11/09 23:30:38    369s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3222.5M
[11/09 23:30:38    369s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.045, REAL:0.045, MEM:3222.5M
[11/09 23:30:39    369s] Include MVT Delays for Hold Opt
[11/09 23:30:39    369s] Deleting Cell Server ...
[11/09 23:30:39    369s] Creating Cell Server ...(0, 0, 0, 0)
[11/09 23:30:39    369s] Summary for sequential cells identification: 
[11/09 23:30:39    369s]   Identified SBFF number: 148
[11/09 23:30:39    369s]   Identified MBFF number: 0
[11/09 23:30:39    369s]   Identified SB Latch number: 0
[11/09 23:30:39    369s]   Identified MB Latch number: 0
[11/09 23:30:39    369s]   Not identified SBFF number: 0
[11/09 23:30:39    369s]   Not identified MBFF number: 0
[11/09 23:30:39    369s]   Not identified SB Latch number: 0
[11/09 23:30:39    369s]   Not identified MB Latch number: 0
[11/09 23:30:39    369s]   Number of sequential cells which are not FFs: 106
[11/09 23:30:39    369s]  Visiting view : setup_analysis_view
[11/09 23:30:39    369s]    : PowerDomain = none : Weighted F : unweighted  = 21.30 (1.000) with rcCorner = 0
[11/09 23:30:39    369s]    : PowerDomain = none : Weighted F : unweighted  = 19.20 (1.000) with rcCorner = -1
[11/09 23:30:39    369s]  Visiting view : hold_analysis_view
[11/09 23:30:39    369s]    : PowerDomain = none : Weighted F : unweighted  = 8.80 (1.000) with rcCorner = 1
[11/09 23:30:39    369s]    : PowerDomain = none : Weighted F : unweighted  = 7.20 (1.000) with rcCorner = -1
[11/09 23:30:39    369s]  Setting StdDelay to 21.30
[11/09 23:30:39    369s] Creating Cell Server, finished. 
[11/09 23:30:39    369s] 
[11/09 23:30:39    369s] Deleting Cell Server ...
[11/09 23:30:39    369s] 
[11/09 23:30:39    369s] Creating Lib Analyzer ...
[11/09 23:30:39    369s] Creating Cell Server ...(0, 0, 0, 0)
[11/09 23:30:39    369s] Summary for sequential cells identification: 
[11/09 23:30:39    369s]   Identified SBFF number: 148
[11/09 23:30:39    369s]   Identified MBFF number: 0
[11/09 23:30:39    369s]   Identified SB Latch number: 0
[11/09 23:30:39    369s]   Identified MB Latch number: 0
[11/09 23:30:39    369s]   Not identified SBFF number: 0
[11/09 23:30:39    369s]   Not identified MBFF number: 0
[11/09 23:30:39    369s]   Not identified SB Latch number: 0
[11/09 23:30:39    369s]   Not identified MB Latch number: 0
[11/09 23:30:39    369s]   Number of sequential cells which are not FFs: 106
[11/09 23:30:39    369s]  Visiting view : setup_analysis_view
[11/09 23:30:39    369s]    : PowerDomain = none : Weighted F : unweighted  = 21.30 (1.000) with rcCorner = 0
[11/09 23:30:39    369s]    : PowerDomain = none : Weighted F : unweighted  = 19.20 (1.000) with rcCorner = -1
[11/09 23:30:39    369s]  Visiting view : hold_analysis_view
[11/09 23:30:39    369s]    : PowerDomain = none : Weighted F : unweighted  = 8.80 (1.000) with rcCorner = 1
[11/09 23:30:39    369s]    : PowerDomain = none : Weighted F : unweighted  = 7.20 (1.000) with rcCorner = -1
[11/09 23:30:39    369s]  Setting StdDelay to 21.30
[11/09 23:30:39    369s] Creating Cell Server, finished. 
[11/09 23:30:39    369s] 
[11/09 23:30:39    369s] **Info: Trial Route has Max Route Layer 15/8.
[11/09 23:30:39    369s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 8 threads.
[11/09 23:30:39    369s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[11/09 23:30:39    369s] Total number of usable buffers from Lib Analyzer: 29 ( BUFX1MA10TH BUFX1BA10TH BUFHX1MA10TH BUFX2MA10TH BUFX2BA10TH BUFX1P7BA10TH BUFX1P2BA10TH BUFHX1P7MA10TH BUFX3MA10TH BUFX3BA10TH BUFHX3MA10TH BUFX4MA10TH BUFX5MA10TH BUFX5BA10TH BUFHX4MA10TH BUFX6MA10TH BUFX6BA10TH BUFHX5MA10TH BUFX7P5MA10TH BUFX7P5BA10TH BUFX9MA10TH BUFX9BA10TH BUFX11MA10TH BUFX11BA10TH BUFX13MA10TH BUFX13BA10TH BUFX16MA10TH BUFX16BA10TH BUFHX16MA10TH)
[11/09 23:30:39    369s] Total number of usable inverters from Lib Analyzer: 20 ( INVX1MA10TH INVX1BA10TH INVX0P8BA10TH INVX0P7BA10TH INVX0P6BA10TH INVX2MA10TH INVX2BA10TH INVX1P7BA10TH INVX1P4BA10TH INVX3MA10TH INVX3BA10TH INVX4BA10TH INVX5BA10TH INVX6BA10TH INVX7P5BA10TH INVX9BA10TH INVX11MA10TH INVX11BA10TH INVX13BA10TH INVX16BA10TH)
[11/09 23:30:39    369s] Total number of usable delay cells from Lib Analyzer: 2 ( DLY2X0P5MA10TH DLY4X0P5MA10TH)
[11/09 23:30:39    369s] 
[11/09 23:30:39    369s] {RT worst_rc_corner 0 8 7 0}
[11/09 23:30:39    370s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:06:10 mem=3230.5M
[11/09 23:30:39    370s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:06:10 mem=3230.5M
[11/09 23:30:39    370s] Creating Lib Analyzer, finished. 
[11/09 23:30:39    370s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:3230.5M
[11/09 23:30:39    370s] All LLGs are deleted
[11/09 23:30:39    370s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3230.5M
[11/09 23:30:39    370s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.001, REAL:0.001, MEM:3230.5M
[11/09 23:30:39    370s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.001, REAL:0.001, MEM:3230.5M
[11/09 23:30:39    370s] ### Creating LA Mngr. totSessionCpu=0:06:10 mem=3230.5M
[11/09 23:30:39    370s] ### Creating LA Mngr, finished. totSessionCpu=0:06:10 mem=3230.5M
[11/09 23:30:39    370s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 3230.52 MB )
[11/09 23:30:39    370s] (I)       Started Import and model ( Curr Mem: 3230.52 MB )
[11/09 23:30:39    370s] (I)       Started Create place DB ( Curr Mem: 3230.52 MB )
[11/09 23:30:39    370s] (I)       Started Import place data ( Curr Mem: 3230.52 MB )
[11/09 23:30:39    370s] (I)       Started Read instances and placement ( Curr Mem: 3230.52 MB )
[11/09 23:30:40    370s] (I)       Number of ignored instance 0
[11/09 23:30:40    370s] (I)       Number of inbound cells 8
[11/09 23:30:40    370s] (I)       Number of opened ILM blockages 0
[11/09 23:30:40    370s] (I)       numMoveCells=27524, numMacros=9  numPads=302  numMultiRowHeightInsts=0
[11/09 23:30:40    370s] (I)       cell height: 4000, count: 27524
[11/09 23:30:40    370s] (I)       Finished Read instances and placement ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 3245.39 MB )
[11/09 23:30:40    370s] (I)       Started Read nets ( Curr Mem: 3245.39 MB )
[11/09 23:30:40    370s] (I)       Number of nets = 29693 ( 13 ignored )
[11/09 23:30:40    370s] (I)       Finished Read nets ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 3249.39 MB )
[11/09 23:30:40    370s] (I)       Read rows... (mem=3249.4M)
[11/09 23:30:40    370s] (I)       rowRegion is not equal to core box, resetting core box
[11/09 23:30:40    370s] (I)       rowRegion : (2000, 4000) - (2370000, 1368000)
[11/09 23:30:40    370s] (I)       coreBox   : (2000, 4000) - (2370000, 1370000)
[11/09 23:30:40    370s] (I)       Done Read rows (cpu=0.000s, mem=3249.4M)
[11/09 23:30:40    370s] (I)       Identified Clock instances: Flop 5368, Clock buffer/inverter 7, Gate 358, Logic 44
[11/09 23:30:40    370s] (I)       Read module constraints... (mem=3249.4M)
[11/09 23:30:40    370s] (I)       Done Read module constraints (cpu=0.000s, mem=3249.4M)
[11/09 23:30:40    370s] (I)       Finished Import place data ( CPU: 0.09 sec, Real: 0.09 sec, Curr Mem: 3249.39 MB )
[11/09 23:30:40    370s] (I)       Finished Create place DB ( CPU: 0.09 sec, Real: 0.09 sec, Curr Mem: 3249.39 MB )
[11/09 23:30:40    370s] (I)       Started Create route DB ( Curr Mem: 3249.39 MB )
[11/09 23:30:40    370s] (I)       == Non-default Options ==
[11/09 23:30:40    370s] (I)       Maximum routing layer                              : 8
[11/09 23:30:40    370s] (I)       Buffering-aware routing                            : true
[11/09 23:30:40    370s] (I)       Spread congestion away from blockages              : true
[11/09 23:30:40    370s] (I)       Number of threads                                  : 8
[11/09 23:30:40    370s] (I)       Overflow penalty cost                              : 10
[11/09 23:30:40    370s] (I)       Source-to-sink ratio                               : 0.300000
[11/09 23:30:40    370s] (I)       Method to set GCell size                           : row
[11/09 23:30:40    370s] (I)       Counted 25427 PG shapes. We will not process PG shapes layer by layer.
[11/09 23:30:40    370s] (I)       Started Import route data (8T) ( Curr Mem: 3249.39 MB )
[11/09 23:30:40    370s] (I)       Use row-based GCell size
[11/09 23:30:40    370s] (I)       Use row-based GCell align
[11/09 23:30:40    370s] (I)       GCell unit size   : 4000
[11/09 23:30:40    370s] (I)       GCell multiplier  : 1
[11/09 23:30:40    370s] (I)       GCell row height  : 4000
[11/09 23:30:40    370s] (I)       Actual row height : 4000
[11/09 23:30:40    370s] (I)       GCell align ref   : 2000 4000
[11/09 23:30:40    370s] [NR-eGR] Track table information for default rule: 
[11/09 23:30:40    370s] [NR-eGR] M1 has no routable track
[11/09 23:30:40    370s] [NR-eGR] M2 has single uniform track structure
[11/09 23:30:40    370s] [NR-eGR] M3 has single uniform track structure
[11/09 23:30:40    370s] [NR-eGR] M4 has single uniform track structure
[11/09 23:30:40    370s] [NR-eGR] M5 has single uniform track structure
[11/09 23:30:40    370s] [NR-eGR] M6 has single uniform track structure
[11/09 23:30:40    370s] [NR-eGR] M7 has single uniform track structure
[11/09 23:30:40    370s] [NR-eGR] M8 has single uniform track structure
[11/09 23:30:40    370s] (I)       ===========================================================================
[11/09 23:30:40    370s] (I)       == Report All Rule Vias ==
[11/09 23:30:40    370s] (I)       ===========================================================================
[11/09 23:30:40    370s] (I)        Via Rule : (Default)
[11/09 23:30:40    370s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[11/09 23:30:40    370s] (I)       ---------------------------------------------------------------------------
[11/09 23:30:40    370s] (I)        1    3 : VIA1_X                     30 : VIA1_2CUT_W              
[11/09 23:30:40    370s] (I)        2    7 : VIA2_X                     35 : VIA2_2CUT_N              
[11/09 23:30:40    370s] (I)        3   11 : VIA3_X                     37 : VIA3_2CUT_E              
[11/09 23:30:40    370s] (I)        4   15 : VIA4_X                     42 : VIA4_2CUT_W              
[11/09 23:30:40    370s] (I)        5   19 : VIA5_X                     46 : VIA5_2CUT_W              
[11/09 23:30:40    370s] (I)        6   23 : VIA6_X                     51 : VIA6_2CUT_N              
[11/09 23:30:40    370s] (I)        7   27 : VIA7_X                     54 : VIA7_2CUT_W              
[11/09 23:30:40    370s] (I)       ===========================================================================
[11/09 23:30:40    370s] (I)       Started Read blockages ( Layer 2-8 ) ( Curr Mem: 3249.39 MB )
[11/09 23:30:40    370s] (I)       Started Read routing blockages ( Curr Mem: 3249.39 MB )
[11/09 23:30:40    370s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3249.39 MB )
[11/09 23:30:40    370s] (I)       Started Read instance blockages ( Curr Mem: 3249.39 MB )
[11/09 23:30:40    370s] (I)       Finished Read instance blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3249.39 MB )
[11/09 23:30:40    370s] (I)       Started Read PG blockages ( Curr Mem: 3249.39 MB )
[11/09 23:30:40    370s] [NR-eGR] Read 46353 PG shapes
[11/09 23:30:40    370s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3249.39 MB )
[11/09 23:30:40    370s] (I)       Started Read boundary cut boxes ( Curr Mem: 3249.39 MB )
[11/09 23:30:40    370s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3249.39 MB )
[11/09 23:30:40    370s] [NR-eGR] #Routing Blockages  : 20
[11/09 23:30:40    370s] [NR-eGR] #Instance Blockages : 3210
[11/09 23:30:40    370s] [NR-eGR] #PG Blockages       : 46353
[11/09 23:30:40    370s] [NR-eGR] #Halo Blockages     : 0
[11/09 23:30:40    370s] [NR-eGR] #Boundary Blockages : 21
[11/09 23:30:40    370s] (I)       Finished Read blockages ( Layer 2-8 ) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3249.39 MB )
[11/09 23:30:40    370s] (I)       Started Read blackboxes ( Curr Mem: 3249.39 MB )
[11/09 23:30:40    370s] (I)       Design has 0 blackboxes considered as all layer blockages.
[11/09 23:30:40    370s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3249.39 MB )
[11/09 23:30:40    370s] (I)       Started Read prerouted ( Curr Mem: 3249.39 MB )
[11/09 23:30:40    370s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[11/09 23:30:40    370s] (I)       Finished Read prerouted ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3249.39 MB )
[11/09 23:30:40    370s] (I)       Started Read unlegalized nets ( Curr Mem: 3249.39 MB )
[11/09 23:30:40    370s] (I)       Finished Read unlegalized nets ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3249.39 MB )
[11/09 23:30:40    370s] (I)       Started Read nets ( Curr Mem: 3249.39 MB )
[11/09 23:30:40    370s] [NR-eGR] Read numTotalNets=29693  numIgnoredNets=0
[11/09 23:30:40    370s] (I)       Finished Read nets ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3255.96 MB )
[11/09 23:30:40    370s] (I)       Started Set up via pillars ( Curr Mem: 3255.96 MB )
[11/09 23:30:40    370s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3255.96 MB )
[11/09 23:30:40    370s] (I)       early_global_route_priority property id does not exist.
[11/09 23:30:40    370s] (I)       Started Initialize 3D grid graph ( Curr Mem: 3255.96 MB )
[11/09 23:30:40    370s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3255.96 MB )
[11/09 23:30:40    370s] (I)       Model blockages into capacity
[11/09 23:30:40    370s] (I)       Read Num Blocks=49604  Num Prerouted Wires=0  Num CS=0
[11/09 23:30:40    370s] (I)       Started Initialize 3D capacity ( Curr Mem: 3255.96 MB )
[11/09 23:30:40    370s] (I)       Layer 1 (V) : #blockages 7650 : #preroutes 0
[11/09 23:30:40    370s] (I)       Layer 2 (H) : #blockages 7355 : #preroutes 0
[11/09 23:30:40    370s] (I)       Layer 3 (V) : #blockages 9207 : #preroutes 0
[11/09 23:30:40    370s] (I)       Layer 4 (H) : #blockages 9489 : #preroutes 0
[11/09 23:30:40    370s] (I)       Layer 5 (V) : #blockages 9489 : #preroutes 0
[11/09 23:30:40    370s] (I)       Layer 6 (H) : #blockages 5585 : #preroutes 0
[11/09 23:30:40    370s] (I)       Layer 7 (V) : #blockages 829 : #preroutes 0
[11/09 23:30:40    370s] (I)       Finished Initialize 3D capacity ( CPU: 0.08 sec, Real: 0.08 sec, Curr Mem: 3255.96 MB )
[11/09 23:30:40    370s] (I)       -- layer congestion ratio --
[11/09 23:30:40    370s] (I)       Layer 1 : 0.100000
[11/09 23:30:40    370s] (I)       Layer 2 : 0.700000
[11/09 23:30:40    370s] (I)       Layer 3 : 0.700000
[11/09 23:30:40    370s] (I)       Layer 4 : 0.700000
[11/09 23:30:40    370s] (I)       Layer 5 : 0.700000
[11/09 23:30:40    370s] (I)       Layer 6 : 0.700000
[11/09 23:30:40    370s] (I)       Layer 7 : 0.700000
[11/09 23:30:40    370s] (I)       Layer 8 : 0.700000
[11/09 23:30:40    370s] (I)       ----------------------------
[11/09 23:30:40    370s] (I)       Number of ignored nets                =      0
[11/09 23:30:40    370s] (I)       Number of connected nets              =      0
[11/09 23:30:40    370s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[11/09 23:30:40    370s] (I)       Number of clock nets                  =    411.  Ignored: No
[11/09 23:30:40    370s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[11/09 23:30:40    370s] (I)       Number of special nets                =      0.  Ignored: Yes
[11/09 23:30:40    370s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[11/09 23:30:40    370s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[11/09 23:30:40    370s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[11/09 23:30:40    370s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[11/09 23:30:40    370s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[11/09 23:30:40    370s] (I)       Finished Import route data (8T) ( CPU: 0.12 sec, Real: 0.12 sec, Curr Mem: 3255.96 MB )
[11/09 23:30:40    370s] (I)       Finished Create route DB ( CPU: 0.12 sec, Real: 0.12 sec, Curr Mem: 3255.96 MB )
[11/09 23:30:40    370s] (I)       Started Read aux data ( Curr Mem: 3255.96 MB )
[11/09 23:30:40    370s] (I)       Constructing bin map
[11/09 23:30:40    370s] (I)       Initialize bin information with width=8000 height=8000
[11/09 23:30:40    370s] (I)       Done constructing bin map
[11/09 23:30:40    370s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3255.96 MB )
[11/09 23:30:40    370s] (I)       Started Others data preparation ( Curr Mem: 3255.96 MB )
[11/09 23:30:40    370s] [NR-eGR] There are 411 clock nets ( 0 with NDR ).
[11/09 23:30:40    370s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3255.96 MB )
[11/09 23:30:40    370s] (I)       Started Create route kernel ( Curr Mem: 3255.96 MB )
[11/09 23:30:40    370s] (I)       Ndr track 0 does not exist
[11/09 23:30:40    370s] (I)       ---------------------Grid Graph Info--------------------
[11/09 23:30:40    370s] (I)       Routing area        : (0, 0) - (2372000, 1372000)
[11/09 23:30:40    370s] (I)       Core area           : (2000, 4000) - (2370000, 1368000)
[11/09 23:30:40    370s] (I)       Site width          :   400  (dbu)
[11/09 23:30:40    370s] (I)       Row height          :  4000  (dbu)
[11/09 23:30:40    370s] (I)       GCell row height    :  4000  (dbu)
[11/09 23:30:40    370s] (I)       GCell width         :  4000  (dbu)
[11/09 23:30:40    370s] (I)       GCell height        :  4000  (dbu)
[11/09 23:30:40    370s] (I)       Grid                :   593   343     8
[11/09 23:30:40    370s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8
[11/09 23:30:40    370s] (I)       Vertical capacity   :     0  4000     0  4000     0  4000     0  4000
[11/09 23:30:40    370s] (I)       Horizontal capacity :     0     0  4000     0  4000     0  4000     0
[11/09 23:30:40    370s] (I)       Default wire width  :   180   200   200   200   200   200   200   800
[11/09 23:30:40    370s] (I)       Default wire space  :   180   200   200   200   200   200   200   800
[11/09 23:30:40    370s] (I)       Default wire pitch  :   360   400   400   400   400   400   400  1600
[11/09 23:30:40    370s] (I)       Default pitch size  :   360   400   400   400   400   400   400  1600
[11/09 23:30:40    370s] (I)       First track coord   :     0   200   200   200   200   200   200  1200
[11/09 23:30:40    370s] (I)       Num tracks per GCell: 11.11 10.00 10.00 10.00 10.00 10.00 10.00  2.50
[11/09 23:30:40    370s] (I)       Total num of tracks :     0  5930  3430  5930  3430  5930  3430  1482
[11/09 23:30:40    370s] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[11/09 23:30:40    370s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0
[11/09 23:30:40    370s] (I)       --------------------------------------------------------
[11/09 23:30:40    370s] 
[11/09 23:30:40    370s] [NR-eGR] ============ Routing rule table ============
[11/09 23:30:40    370s] [NR-eGR] Rule id: 0  Nets: 29693 
[11/09 23:30:40    370s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[11/09 23:30:40    370s] (I)       Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=400  L8=1600
[11/09 23:30:40    370s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[11/09 23:30:40    370s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[11/09 23:30:40    370s] [NR-eGR] ========================================
[11/09 23:30:40    370s] [NR-eGR] 
[11/09 23:30:40    370s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[11/09 23:30:40    370s] (I)       blocked tracks on layer2 : = 1433768 / 2033990 (70.49%)
[11/09 23:30:40    370s] (I)       blocked tracks on layer3 : = 1268476 / 2033990 (62.36%)
[11/09 23:30:40    370s] (I)       blocked tracks on layer4 : = 1428071 / 2033990 (70.21%)
[11/09 23:30:40    370s] (I)       blocked tracks on layer5 : = 471554 / 2033990 (23.18%)
[11/09 23:30:40    370s] (I)       blocked tracks on layer6 : = 632197 / 2033990 (31.08%)
[11/09 23:30:40    370s] (I)       blocked tracks on layer7 : = 962375 / 2033990 (47.31%)
[11/09 23:30:40    370s] (I)       blocked tracks on layer8 : = 508326 / 508326 (100.00%)
[11/09 23:30:40    370s] (I)       Finished Create route kernel ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3264.11 MB )
[11/09 23:30:40    370s] (I)       Finished Import and model ( CPU: 0.22 sec, Real: 0.22 sec, Curr Mem: 3264.11 MB )
[11/09 23:30:40    370s] (I)       Reset routing kernel
[11/09 23:30:40    370s] (I)       Started Global Routing ( Curr Mem: 3264.11 MB )
[11/09 23:30:40    370s] (I)       Started Initialization ( Curr Mem: 3264.11 MB )
[11/09 23:30:40    370s] (I)       Started Free existing wires ( Curr Mem: 3264.11 MB )
[11/09 23:30:40    370s] (I)       Finished Free existing wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3264.11 MB )
[11/09 23:30:40    370s] (I)       totalPins=109361  totalGlobalPin=107421 (98.23%)
[11/09 23:30:40    370s] (I)       Finished Initialization ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3264.11 MB )
[11/09 23:30:40    370s] (I)       Started Net group 1 ( Curr Mem: 3264.11 MB )
[11/09 23:30:40    370s] (I)       Started Generate topology (8T) ( Curr Mem: 3264.11 MB )
[11/09 23:30:40    370s] (I)       Finished Generate topology (8T) ( CPU: 0.04 sec, Real: 0.01 sec, Curr Mem: 3272.11 MB )
[11/09 23:30:40    370s] (I)       total 2D Cap : 6609993 = (3550809 H, 3059184 V)
[11/09 23:30:40    370s] (I)       #blocked areas for congestion spreading : 23
[11/09 23:30:40    370s] [NR-eGR] Layer group 1: route 29693 net(s) in layer range [2, 8]
[11/09 23:30:40    370s] (I)       
[11/09 23:30:40    370s] (I)       ============  Phase 1a Route ============
[11/09 23:30:40    370s] (I)       Started Phase 1a ( Curr Mem: 3272.11 MB )
[11/09 23:30:40    370s] (I)       Started Pattern routing ( Curr Mem: 3272.11 MB )
[11/09 23:30:40    370s] (I)       Finished Pattern routing ( CPU: 0.08 sec, Real: 0.08 sec, Curr Mem: 3272.11 MB )
[11/09 23:30:40    370s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 3272.11 MB )
[11/09 23:30:40    370s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 92
[11/09 23:30:40    370s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 3272.11 MB )
[11/09 23:30:40    370s] (I)       Usage: 483061 = (285788 H, 197273 V) = (8.05% H, 6.45% V) = (5.716e+05um H, 3.945e+05um V)
[11/09 23:30:40    370s] (I)       Started Add via demand to 2D ( Curr Mem: 3272.11 MB )
[11/09 23:30:40    370s] (I)       Finished Add via demand to 2D ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3272.11 MB )
[11/09 23:30:40    370s] (I)       Finished Phase 1a ( CPU: 0.11 sec, Real: 0.11 sec, Curr Mem: 3272.11 MB )
[11/09 23:30:40    370s] (I)       
[11/09 23:30:40    370s] (I)       ============  Phase 1b Route ============
[11/09 23:30:40    370s] (I)       Started Phase 1b ( Curr Mem: 3272.11 MB )
[11/09 23:30:40    370s] (I)       Started Monotonic routing ( Curr Mem: 3272.11 MB )
[11/09 23:30:40    370s] (I)       Finished Monotonic routing ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 3272.11 MB )
[11/09 23:30:40    370s] (I)       Usage: 483108 = (285808 H, 197300 V) = (8.05% H, 6.45% V) = (5.716e+05um H, 3.946e+05um V)
[11/09 23:30:40    370s] (I)       Overflow of layer group 1: 0.41% H + 0.13% V. EstWL: 9.662160e+05um
[11/09 23:30:40    370s] (I)       Congestion metric : 0.41%H 0.13%V, 0.54%HV
[11/09 23:30:40    370s] (I)       Congestion threshold : each 60.00, sum 90.00
[11/09 23:30:40    370s] (I)       Finished Phase 1b ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 3272.11 MB )
[11/09 23:30:40    370s] (I)       
[11/09 23:30:40    370s] (I)       ============  Phase 1c Route ============
[11/09 23:30:40    370s] (I)       Started Phase 1c ( Curr Mem: 3272.11 MB )
[11/09 23:30:40    370s] (I)       Started Two level routing ( Curr Mem: 3272.11 MB )
[11/09 23:30:40    370s] (I)       Level2 Grid: 119 x 69
[11/09 23:30:40    370s] (I)       Started Two Level Routing ( Curr Mem: 3272.11 MB )
[11/09 23:30:40    370s] (I)       Finished Two Level Routing ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 3272.11 MB )
[11/09 23:30:40    370s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 3272.11 MB )
[11/09 23:30:40    370s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3272.11 MB )
[11/09 23:30:40    370s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3272.11 MB )
[11/09 23:30:40    370s] (I)       Started Two Level Routing ( Reach Aware Clean ) ( Curr Mem: 3272.11 MB )
[11/09 23:30:40    370s] (I)       Finished Two Level Routing ( Reach Aware Clean ) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3272.11 MB )
[11/09 23:30:40    370s] (I)       Finished Two level routing ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 3272.11 MB )
[11/09 23:30:40    370s] (I)       Usage: 483554 = (285880 H, 197674 V) = (8.05% H, 6.46% V) = (5.718e+05um H, 3.953e+05um V)
[11/09 23:30:40    370s] (I)       Finished Phase 1c ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 3272.11 MB )
[11/09 23:30:40    370s] (I)       
[11/09 23:30:40    370s] (I)       ============  Phase 1d Route ============
[11/09 23:30:40    370s] (I)       Started Phase 1d ( Curr Mem: 3272.11 MB )
[11/09 23:30:40    370s] (I)       Started Detoured routing ( Curr Mem: 3272.11 MB )
[11/09 23:30:40    370s] (I)       Finished Detoured routing ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 3272.11 MB )
[11/09 23:30:40    370s] (I)       Usage: 483554 = (285880 H, 197674 V) = (8.05% H, 6.46% V) = (5.718e+05um H, 3.953e+05um V)
[11/09 23:30:40    370s] (I)       Finished Phase 1d ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 3272.11 MB )
[11/09 23:30:40    370s] (I)       
[11/09 23:30:40    370s] (I)       ============  Phase 1e Route ============
[11/09 23:30:40    370s] (I)       Started Phase 1e ( Curr Mem: 3272.11 MB )
[11/09 23:30:40    370s] (I)       Started Route legalization ( Curr Mem: 3272.11 MB )
[11/09 23:30:40    370s] (I)       Started Legalize Blockage Violations ( Curr Mem: 3272.11 MB )
[11/09 23:30:40    370s] (I)       Finished Legalize Blockage Violations ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3272.11 MB )
[11/09 23:30:40    370s] (I)       Started Legalize Reach Aware Violations ( Curr Mem: 3272.11 MB )
[11/09 23:30:40    370s] (I)       Finished Legalize Reach Aware Violations ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3272.11 MB )
[11/09 23:30:40    370s] (I)       Finished Route legalization ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 3272.11 MB )
[11/09 23:30:40    370s] (I)       Usage: 483556 = (285880 H, 197676 V) = (8.05% H, 6.46% V) = (5.718e+05um H, 3.954e+05um V)
[11/09 23:30:40    370s] [NR-eGR] Early Global Route overflow of layer group 1: 0.05% H + 0.00% V. EstWL: 9.671120e+05um
[11/09 23:30:40    370s] (I)       Finished Phase 1e ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 3272.11 MB )
[11/09 23:30:40    370s] (I)       
[11/09 23:30:40    370s] (I)       ============  Phase 1l Route ============
[11/09 23:30:40    370s] (I)       Started Phase 1l ( Curr Mem: 3272.11 MB )
[11/09 23:30:40    370s] (I)       Started Layer assignment (8T) ( Curr Mem: 3272.11 MB )
[11/09 23:30:40    370s] (I)       Current Layer assignment (8T) [Initialization] ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 3272.11 MB )
[11/09 23:30:40    371s] (I)       Finished Layer assignment (8T) ( CPU: 0.65 sec, Real: 0.18 sec, Curr Mem: 3272.11 MB )
[11/09 23:30:40    371s] (I)       Finished Phase 1l ( CPU: 0.66 sec, Real: 0.18 sec, Curr Mem: 3272.11 MB )
[11/09 23:30:40    371s] (I)       Finished Net group 1 ( CPU: 0.92 sec, Real: 0.42 sec, Curr Mem: 3272.11 MB )
[11/09 23:30:40    371s] (I)       Started Clean cong LA ( Curr Mem: 3272.11 MB )
[11/09 23:30:40    371s] (I)       Finished Clean cong LA ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3272.11 MB )
[11/09 23:30:40    371s] (I)                   capacity    demand   overflow    blocked   non-blocked   
[11/09 23:30:40    371s] (I)       Layer  2:     747478    160240        26     1202230      825830    (59.28%) 
[11/09 23:30:40    371s] (I)       Layer  3:     773362    176771       430     1195580      834980    (58.88%) 
[11/09 23:30:40    371s] (I)       Layer  4:     749325     58902         2     1203850      824210    (59.36%) 
[11/09 23:30:40    371s] (I)       Layer  5:    1573569    114057       189      389700     1640860    (19.19%) 
[11/09 23:30:40    371s] (I)       Layer  6:    1559757     21415         0      384450     1643610    (18.96%) 
[11/09 23:30:40    371s] (I)       Layer  7:    1206228       976         0      702910     1327650    (34.62%) 
[11/09 23:30:40    371s] (I)       Layer  8:          0         0         0      507015           0    (100.00%) 
[11/09 23:30:40    371s] (I)       Total:       6609719    532361       647     5585735     7097140    (44.04%) 
[11/09 23:30:40    371s] (I)       
[11/09 23:30:40    371s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[11/09 23:30:40    371s] [NR-eGR]                        OverCon           OverCon           OverCon            
[11/09 23:30:40    371s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[11/09 23:30:40    371s] [NR-eGR]       Layer              (1-2)             (3-4)             (5-6)    OverCon 
[11/09 23:30:40    371s] [NR-eGR] --------------------------------------------------------------------------------
[11/09 23:30:40    371s] [NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[11/09 23:30:40    371s] [NR-eGR]      M2  (2)        19( 0.02%)         1( 0.00%)         0( 0.00%)   ( 0.02%) 
[11/09 23:30:40    371s] [NR-eGR]      M3  (3)        74( 0.09%)        35( 0.04%)        38( 0.05%)   ( 0.18%) 
[11/09 23:30:40    371s] [NR-eGR]      M4  (4)         2( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[11/09 23:30:40    371s] [NR-eGR]      M5  (5)        76( 0.05%)         7( 0.00%)        15( 0.01%)   ( 0.06%) 
[11/09 23:30:40    371s] [NR-eGR]      M6  (6)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[11/09 23:30:40    371s] [NR-eGR]      M7  (7)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[11/09 23:30:40    371s] [NR-eGR]      M8  (8)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[11/09 23:30:40    371s] [NR-eGR] --------------------------------------------------------------------------------
[11/09 23:30:40    371s] [NR-eGR] Total              171( 0.02%)        43( 0.01%)        53( 0.01%)   ( 0.04%) 
[11/09 23:30:40    371s] [NR-eGR] 
[11/09 23:30:40    371s] (I)       Finished Global Routing ( CPU: 0.96 sec, Real: 0.46 sec, Curr Mem: 3272.11 MB )
[11/09 23:30:40    371s] (I)       Started Export 3D cong map ( Curr Mem: 3272.11 MB )
[11/09 23:30:40    371s] (I)       total 2D Cap : 6638926 = (3569206 H, 3069720 V)
[11/09 23:30:40    371s] (I)       Started Export 2D cong map ( Curr Mem: 3272.11 MB )
[11/09 23:30:40    371s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.03% H + 0.00% V
[11/09 23:30:40    371s] [NR-eGR] Overflow after Early Global Route 0.04% H + 0.00% V
[11/09 23:30:40    371s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3272.11 MB )
[11/09 23:30:40    371s] (I)       Finished Export 3D cong map ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 3272.11 MB )
[11/09 23:30:40    371s] (I)       ============= Track Assignment ============
[11/09 23:30:40    371s] (I)       Started Extract Global 3D Wires ( Curr Mem: 3272.11 MB )
[11/09 23:30:40    371s] (I)       Finished Extract Global 3D Wires ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3272.11 MB )
[11/09 23:30:40    371s] (I)       Started Track Assignment (8T) ( Curr Mem: 3272.11 MB )
[11/09 23:30:40    371s] (I)       Initialize Track Assignment ( max pin layer : 9 )
[11/09 23:30:40    371s] (I)       Current Track Assignment (8T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3272.11 MB )
[11/09 23:30:40    371s] (I)       Run Multi-thread track assignment
[11/09 23:30:40    372s] (I)       Finished Track Assignment (8T) ( CPU: 0.71 sec, Real: 0.11 sec, Curr Mem: 3272.11 MB )
[11/09 23:30:40    372s] (I)       Started Export ( Curr Mem: 3272.11 MB )
[11/09 23:30:40    372s] [NR-eGR] Started Export DB wires ( Curr Mem: 3264.11 MB )
[11/09 23:30:40    372s] [NR-eGR] Started Export all nets (8T) ( Curr Mem: 3264.11 MB )
[11/09 23:30:40    372s] [NR-eGR] Finished Export all nets (8T) ( CPU: 0.14 sec, Real: 0.02 sec, Curr Mem: 3264.11 MB )
[11/09 23:30:40    372s] [NR-eGR] Started Set wire vias (8T) ( Curr Mem: 3264.11 MB )
[11/09 23:30:40    372s] [NR-eGR] Finished Set wire vias (8T) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3264.11 MB )
[11/09 23:30:40    372s] [NR-eGR] Finished Export DB wires ( CPU: 0.15 sec, Real: 0.04 sec, Curr Mem: 3264.11 MB )
[11/09 23:30:40    372s] [NR-eGR] --------------------------------------------------------------------------
[11/09 23:30:40    372s] [NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 108735
[11/09 23:30:40    372s] [NR-eGR]     M2  (2V) length: 2.575161e+05um, number of vias: 163280
[11/09 23:30:40    372s] [NR-eGR]     M3  (3H) length: 3.495730e+05um, number of vias: 13964
[11/09 23:30:40    372s] [NR-eGR]     M4  (4V) length: 1.133259e+05um, number of vias: 7664
[11/09 23:30:40    372s] [NR-eGR]     M5  (5H) length: 2.279054e+05um, number of vias: 1014
[11/09 23:30:40    372s] [NR-eGR]     M6  (6V) length: 4.275507e+04um, number of vias: 150
[11/09 23:30:40    372s] [NR-eGR]     M7  (7H) length: 2.049600e+03um, number of vias: 0
[11/09 23:30:40    372s] [NR-eGR]     M8  (8V) length: 0.000000e+00um, number of vias: 0
[11/09 23:30:40    372s] [NR-eGR] Total length: 9.931251e+05um, number of vias: 294807
[11/09 23:30:40    372s] [NR-eGR] --------------------------------------------------------------------------
[11/09 23:30:40    372s] [NR-eGR] Total eGR-routed clock nets wire length: 3.376440e+04um 
[11/09 23:30:40    372s] [NR-eGR] --------------------------------------------------------------------------
[11/09 23:30:40    372s] (I)       Started Update net boxes ( Curr Mem: 3264.11 MB )
[11/09 23:30:40    372s] (I)       Finished Update net boxes ( CPU: 0.05 sec, Real: 0.01 sec, Curr Mem: 3264.11 MB )
[11/09 23:30:40    372s] (I)       Started Update timing ( Curr Mem: 3264.11 MB )
[11/09 23:30:40    372s] (I)       Finished Update timing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3264.11 MB )
[11/09 23:30:40    372s] (I)       Finished Export ( CPU: 0.24 sec, Real: 0.08 sec, Curr Mem: 3264.11 MB )
[11/09 23:30:40    372s] (I)       Started Postprocess design ( Curr Mem: 3264.11 MB )
[11/09 23:30:40    372s] (I)       Finished Postprocess design ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3241.11 MB )
[11/09 23:30:40    372s] [NR-eGR] Finished Early Global Route kernel ( CPU: 2.18 sec, Real: 0.91 sec, Curr Mem: 3241.11 MB )
[11/09 23:30:40    372s] Extraction called for design 'MCU' of instances=34028 and nets=31573 using extraction engine 'preRoute' .
[11/09 23:30:40    372s] PreRoute RC Extraction called for design MCU.
[11/09 23:30:40    372s] RC Extraction called in multi-corner(2) mode.
[11/09 23:30:40    372s] RCMode: PreRoute
[11/09 23:30:40    372s]       RC Corner Indexes            0       1   
[11/09 23:30:40    372s] Capacitance Scaling Factor   : 1.00000 1.00000 
[11/09 23:30:40    372s] Resistance Scaling Factor    : 1.00000 1.00000 
[11/09 23:30:40    372s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[11/09 23:30:40    372s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[11/09 23:30:40    372s] Shrink Factor                : 1.00000
[11/09 23:30:40    372s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[11/09 23:30:40    372s] Using Quantus QRC technology file ...
[11/09 23:30:40    372s] LayerId::1 widthSet size::1
[11/09 23:30:40    372s] LayerId::2 widthSet size::1
[11/09 23:30:40    372s] LayerId::3 widthSet size::1
[11/09 23:30:40    372s] LayerId::4 widthSet size::1
[11/09 23:30:40    372s] LayerId::5 widthSet size::1
[11/09 23:30:40    372s] LayerId::6 widthSet size::1
[11/09 23:30:40    372s] LayerId::7 widthSet size::1
[11/09 23:30:40    372s] LayerId::8 widthSet size::1
[11/09 23:30:40    372s] Updating RC grid for preRoute extraction ...
[11/09 23:30:40    372s] Initializing multi-corner resistance tables ...
[11/09 23:30:40    372s] {RT worst_rc_corner 0 8 7 0}
[11/09 23:30:41    372s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.343981 ; uaWl: 1.000000 ; uaWlH: 0.388708 ; aWlH: 0.000000 ; Pmax: 0.855800 ; wcR: 0.680000 ; newSi: 0.081200 ; pMod: 81 ; 
[11/09 23:30:41    372s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:01.0  MEM: 3230.109M)
[11/09 23:30:41    372s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3230.1M
[11/09 23:30:41    372s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:3230.1M
[11/09 23:30:41    372s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:3230.1M
[11/09 23:30:41    372s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.045, REAL:0.008, MEM:3230.1M
[11/09 23:30:41    372s] Fast DP-INIT is on for default
[11/09 23:30:41    372s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.091, REAL:0.044, MEM:3230.1M
[11/09 23:30:41    372s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.111, REAL:0.064, MEM:3230.1M
[11/09 23:30:41    372s] Starting delay calculation for Setup views
[11/09 23:30:41    372s] #################################################################################
[11/09 23:30:41    372s] # Design Stage: PreRoute
[11/09 23:30:41    372s] # Design Name: MCU
[11/09 23:30:41    372s] # Design Mode: 65nm
[11/09 23:30:41    372s] # Analysis Mode: MMMC OCV 
[11/09 23:30:41    372s] # Parasitics Mode: No SPEF/RCDB 
[11/09 23:30:41    372s] # Signoff Settings: SI Off 
[11/09 23:30:41    372s] #################################################################################
[11/09 23:30:41    374s] Topological Sorting (REAL = 0:00:00.0, MEM = 3361.1M, InitMEM = 3354.9M)
[11/09 23:30:41    374s] Calculate early delays in OCV mode...
[11/09 23:30:41    374s] Calculate late delays in OCV mode...
[11/09 23:30:41    374s] Start delay calculation (fullDC) (8 T). (MEM=3361.08)
[11/09 23:30:41    374s] End AAE Lib Interpolated Model. (MEM=3380.8 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/09 23:30:41    375s] First Iteration Infinite Tw... 
[11/09 23:30:42    379s] Total number of fetched objects 30302
[11/09 23:30:42    380s] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[11/09 23:30:42    380s] End delay calculation. (MEM=3840.52 CPU=0:00:04.3 REAL=0:00:00.0)
[11/09 23:30:42    380s] End delay calculation (fullDC). (MEM=3840.52 CPU=0:00:05.4 REAL=0:00:01.0)
[11/09 23:30:42    380s] *** CDM Built up (cpu=0:00:07.3  real=0:00:01.0  mem= 3840.5M) ***
[11/09 23:30:43    381s] *** Done Building Timing Graph (cpu=0:00:08.8 real=0:00:02.0 totSessionCpu=0:06:22 mem=3776.5M)
[11/09 23:30:43    382s] 
------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 setup_analysis_view 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -15.639 |
|           TNS (ns):| -2094.6 |
|    Violating Paths:|   150   |
|          All Paths:|  6045   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    288 (288)     |   -4.541   |    304 (304)     |
|   max_tran     |   2125 (30125)   |  -11.118   |   2127 (30456)   |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 40.588%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:15, real = 0:00:06, mem = 2355.3M, totSessionCpu=0:06:22 **
[11/09 23:30:43    382s] *** InitOpt #1 [finish] : cpu/real = 0:00:15.2/0:00:06.3 (2.4), totSession cpu/real = 0:06:22.4/0:02:11.7 (2.9), mem = 3505.0M
[11/09 23:30:43    382s] 
[11/09 23:30:43    382s] =============================================================================================
[11/09 23:30:43    382s]  Step TAT Report for InitOpt #1                                                 20.12-s088_1
[11/09 23:30:43    382s] =============================================================================================
[11/09 23:30:43    382s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/09 23:30:43    382s] ---------------------------------------------------------------------------------------------
[11/09 23:30:43    382s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/09 23:30:43    382s] [ TimingUpdate           ]      1   0:00:00.3  (   4.2 % )     0:00:01.9 /  0:00:08.8    4.7
[11/09 23:30:43    382s] [ FullDelayCalc          ]      1   0:00:01.6  (  25.5 % )     0:00:01.6 /  0:00:07.4    4.6
[11/09 23:30:43    382s] [ OptSummaryReport       ]      1   0:00:00.1  (   1.8 % )     0:00:02.2 /  0:00:09.7    4.3
[11/09 23:30:43    382s] [ TimingReport           ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.1    2.9
[11/09 23:30:43    382s] [ DrvReport              ]      1   0:00:00.2  (   3.5 % )     0:00:00.2 /  0:00:00.6    2.6
[11/09 23:30:43    382s] [ CellServerInit         ]      3   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.9
[11/09 23:30:43    382s] [ LibAnalyzerInit        ]      2   0:00:01.8  (  28.9 % )     0:00:01.8 /  0:00:01.8    1.0
[11/09 23:30:43    382s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/09 23:30:43    382s] [ MISC                   ]          0:00:02.2  (  34.6 % )     0:00:02.2 /  0:00:03.6    1.7
[11/09 23:30:43    382s] ---------------------------------------------------------------------------------------------
[11/09 23:30:43    382s]  InitOpt #1 TOTAL                   0:00:06.3  ( 100.0 % )     0:00:06.3 /  0:00:15.2    2.4
[11/09 23:30:43    382s] ---------------------------------------------------------------------------------------------
[11/09 23:30:43    382s] 
[11/09 23:30:43    382s] ** INFO : this run is activating medium effort placeOptDesign flow
[11/09 23:30:43    382s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[11/09 23:30:43    382s] ### Creating PhyDesignMc. totSessionCpu=0:06:22 mem=3505.0M
[11/09 23:30:43    382s] OPERPROF: Starting DPlace-Init at level 1, MEM:3505.0M
[11/09 23:30:43    382s] z: 2, totalTracks: 1
[11/09 23:30:43    382s] z: 4, totalTracks: 1
[11/09 23:30:43    382s] z: 6, totalTracks: 1
[11/09 23:30:43    382s] z: 8, totalTracks: 1
[11/09 23:30:43    382s] #spOpts: N=65 minPadR=1.1 mergeVia=F 
[11/09 23:30:43    382s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3505.0M
[11/09 23:30:43    382s] OPERPROF:     Starting CMU at level 3, MEM:3505.0M
[11/09 23:30:43    382s] OPERPROF:     Finished CMU at level 3, CPU:0.002, REAL:0.002, MEM:3505.0M
[11/09 23:30:43    382s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.047, REAL:0.047, MEM:3505.0M
[11/09 23:30:43    382s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=3505.0MB).
[11/09 23:30:43    382s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.074, REAL:0.074, MEM:3505.0M
[11/09 23:30:43    382s] TotalInstCnt at PhyDesignMc Initialization: 27,524
[11/09 23:30:43    382s] ### Creating PhyDesignMc, finished. totSessionCpu=0:06:23 mem=3505.1M
[11/09 23:30:43    382s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3505.1M
[11/09 23:30:43    382s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.059, REAL:0.024, MEM:3506.5M
[11/09 23:30:43    382s] TotalInstCnt at PhyDesignMc Destruction: 27,524
[11/09 23:30:43    382s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[11/09 23:30:43    382s] ### Creating PhyDesignMc. totSessionCpu=0:06:23 mem=3506.5M
[11/09 23:30:43    382s] OPERPROF: Starting DPlace-Init at level 1, MEM:3506.5M
[11/09 23:30:43    382s] z: 2, totalTracks: 1
[11/09 23:30:43    382s] z: 4, totalTracks: 1
[11/09 23:30:43    382s] z: 6, totalTracks: 1
[11/09 23:30:43    382s] z: 8, totalTracks: 1
[11/09 23:30:43    382s] #spOpts: N=65 minPadR=1.1 mergeVia=F 
[11/09 23:30:43    382s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3506.5M
[11/09 23:30:43    382s] OPERPROF:     Starting CMU at level 3, MEM:3506.5M
[11/09 23:30:43    382s] OPERPROF:     Finished CMU at level 3, CPU:0.002, REAL:0.002, MEM:3506.5M
[11/09 23:30:43    382s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.047, REAL:0.047, MEM:3506.5M
[11/09 23:30:43    382s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=3506.5MB).
[11/09 23:30:43    382s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.072, REAL:0.072, MEM:3506.5M
[11/09 23:30:43    382s] TotalInstCnt at PhyDesignMc Initialization: 27,524
[11/09 23:30:43    382s] ### Creating PhyDesignMc, finished. totSessionCpu=0:06:23 mem=3506.5M
[11/09 23:30:43    382s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3506.5M
[11/09 23:30:43    382s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.060, REAL:0.025, MEM:3506.5M
[11/09 23:30:43    382s] TotalInstCnt at PhyDesignMc Destruction: 27,524
[11/09 23:30:43    382s] *** Starting optimizing excluded clock nets MEM= 3506.5M) ***
[11/09 23:30:43    382s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 3506.5M) ***
[11/09 23:30:43    383s] The useful skew maximum allowed delay is: 0.3
[11/09 23:30:44    383s] Deleting Cell Server ...
[11/09 23:30:44    383s] Deleting Lib Analyzer.
[11/09 23:30:44    383s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[11/09 23:30:44    383s] Creating Cell Server ...(0, 0, 0, 0)
[11/09 23:30:44    383s] Summary for sequential cells identification: 
[11/09 23:30:44    383s]   Identified SBFF number: 148
[11/09 23:30:44    383s]   Identified MBFF number: 0
[11/09 23:30:44    383s]   Identified SB Latch number: 0
[11/09 23:30:44    383s]   Identified MB Latch number: 0
[11/09 23:30:44    383s]   Not identified SBFF number: 0
[11/09 23:30:44    383s]   Not identified MBFF number: 0
[11/09 23:30:44    383s]   Not identified SB Latch number: 0
[11/09 23:30:44    383s]   Not identified MB Latch number: 0
[11/09 23:30:44    383s]   Number of sequential cells which are not FFs: 106
[11/09 23:30:44    383s]  Visiting view : setup_analysis_view
[11/09 23:30:44    383s]    : PowerDomain = none : Weighted F : unweighted  = 21.30 (1.000) with rcCorner = 0
[11/09 23:30:44    383s]    : PowerDomain = none : Weighted F : unweighted  = 19.20 (1.000) with rcCorner = -1
[11/09 23:30:44    383s]  Visiting view : hold_analysis_view
[11/09 23:30:44    383s]    : PowerDomain = none : Weighted F : unweighted  = 8.80 (1.000) with rcCorner = 1
[11/09 23:30:44    383s]    : PowerDomain = none : Weighted F : unweighted  = 7.20 (1.000) with rcCorner = -1
[11/09 23:30:44    383s]  Setting StdDelay to 21.30
[11/09 23:30:44    383s] Creating Cell Server, finished. 
[11/09 23:30:44    383s] 
[11/09 23:30:44    383s] Deleting Cell Server ...
[11/09 23:30:44    383s] #InfoCS: Num dontuse cells 113, Num usable cells 1255
[11/09 23:30:44    383s] optDesignOneStep: Power Flow
[11/09 23:30:44    383s] #InfoCS: Num dontuse cells 113, Num usable cells 1255
[11/09 23:30:44    383s] *** SimplifyNetlist #1 [begin] : totSession cpu/real = 0:06:23.8/0:02:12.6 (2.9), mem = 3506.5M
[11/09 23:30:44    383s] Info: 1 don't touch net , 0 undriven net  excluded from IPO operation.
[11/09 23:30:44    383s] Info: 411 clock nets excluded from IPO operation.
[11/09 23:30:44    383s] ### Creating LA Mngr. totSessionCpu=0:06:24 mem=3506.5M
[11/09 23:30:44    383s] ### Creating LA Mngr, finished. totSessionCpu=0:06:24 mem=3506.5M
[11/09 23:30:44    383s] Creating Cell Server ...(0, 0, 0, 0)
[11/09 23:30:44    383s] Summary for sequential cells identification: 
[11/09 23:30:44    383s]   Identified SBFF number: 148
[11/09 23:30:44    383s]   Identified MBFF number: 0
[11/09 23:30:44    383s]   Identified SB Latch number: 0
[11/09 23:30:44    383s]   Identified MB Latch number: 0
[11/09 23:30:44    383s]   Not identified SBFF number: 0
[11/09 23:30:44    383s]   Not identified MBFF number: 0
[11/09 23:30:44    383s]   Not identified SB Latch number: 0
[11/09 23:30:44    383s]   Not identified MB Latch number: 0
[11/09 23:30:44    383s]   Number of sequential cells which are not FFs: 106
[11/09 23:30:44    383s]  Visiting view : setup_analysis_view
[11/09 23:30:44    383s]    : PowerDomain = none : Weighted F : unweighted  = 21.30 (1.000) with rcCorner = 0
[11/09 23:30:44    383s]    : PowerDomain = none : Weighted F : unweighted  = 19.20 (1.000) with rcCorner = -1
[11/09 23:30:44    383s]  Visiting view : hold_analysis_view
[11/09 23:30:44    383s]    : PowerDomain = none : Weighted F : unweighted  = 8.80 (1.000) with rcCorner = 1
[11/09 23:30:44    383s]    : PowerDomain = none : Weighted F : unweighted  = 7.20 (1.000) with rcCorner = -1
[11/09 23:30:44    383s]  Setting StdDelay to 21.30
[11/09 23:30:44    383s] Creating Cell Server, finished. 
[11/09 23:30:44    383s] 
[11/09 23:30:44    383s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.7758.1
[11/09 23:30:44    383s] 
[11/09 23:30:44    383s] Power Net Detected:
[11/09 23:30:44    383s]         Voltage	    Name
[11/09 23:30:44    383s]              0V	    VSS
[11/09 23:30:44    383s]            0.9V	    VDD
[11/09 23:30:44    384s]              0V	    VSS
[11/09 23:30:44    384s]            0.9V	    VDD
[11/09 23:30:44    384s] smclk(35MHz) mclk(35MHz) clk_sck1(35MHz) clk_sck0(35MHz) clk_hfxt(35MHz) clk_cpu(35MHz) clk_scl1(5MHz) clk_scl0(5MHz) clk_lfxt(32768Hz) Processing average sequential pin duty cycle 
[11/09 23:30:46    385s] Info: Begin MT loop @coeiCollectCachedPower with 8 threads.
[11/09 23:30:46    385s] Info: End MT loop @coeiCollectCachedPower.
[11/09 23:30:46    385s] (I,S,L,T): setup_analysis_view: NA, NA, 0.312599, 0.312599
[11/09 23:30:46    385s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[11/09 23:30:46    385s] ### Creating PhyDesignMc. totSessionCpu=0:06:26 mem=3815.7M
[11/09 23:30:46    385s] OPERPROF: Starting DPlace-Init at level 1, MEM:3815.7M
[11/09 23:30:46    385s] z: 2, totalTracks: 1
[11/09 23:30:46    385s] z: 4, totalTracks: 1
[11/09 23:30:46    385s] z: 6, totalTracks: 1
[11/09 23:30:46    385s] z: 8, totalTracks: 1
[11/09 23:30:46    385s] #spOpts: N=65 minPadR=1.1 mergeVia=F 
[11/09 23:30:46    385s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3821.7M
[11/09 23:30:46    385s] OPERPROF:     Starting CMU at level 3, MEM:3822.7M
[11/09 23:30:46    385s] OPERPROF:     Finished CMU at level 3, CPU:0.002, REAL:0.002, MEM:3822.7M
[11/09 23:30:46    385s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.048, REAL:0.048, MEM:3822.7M
[11/09 23:30:46    385s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=3822.7MB).
[11/09 23:30:46    385s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.073, REAL:0.073, MEM:3822.7M
[11/09 23:30:46    385s] TotalInstCnt at PhyDesignMc Initialization: 27,524
[11/09 23:30:46    385s] ### Creating PhyDesignMc, finished. totSessionCpu=0:06:26 mem=3824.7M
[11/09 23:30:46    385s] ### Creating TopoMgr, started
[11/09 23:30:46    385s] ### Creating TopoMgr, finished
[11/09 23:30:46    385s] **Info: Trial Route has Max Route Layer 15/8.
[11/09 23:30:46    385s] **Info: Trial Route has Max Route Layer 15/8.
[11/09 23:30:46    385s] **Info: Trial Route has Max Route Layer 15/8.
[11/09 23:30:46    385s] **Info: Trial Route has Max Route Layer 15/8.
[11/09 23:30:46    385s] **Info: Trial Route has Max Route Layer 15/8.
[11/09 23:30:46    385s] 
[11/09 23:30:46    385s] Footprint cell information for calculating maxBufDist
[11/09 23:30:46    385s] *info: There are 29 candidate Buffer cells
[11/09 23:30:46    385s] *info: There are 20 candidate Inverter cells
[11/09 23:30:46    385s] 
[11/09 23:30:46    385s] **Info: Trial Route has Max Route Layer 15/8.
[11/09 23:30:46    386s] **Info: Trial Route has Max Route Layer 15/8.
[11/09 23:30:46    386s] ### Creating RouteCongInterface, started
[11/09 23:30:46    386s] **Info: Trial Route has Max Route Layer 15/8.
[11/09 23:30:46    386s] 
[11/09 23:30:46    386s] Creating Lib Analyzer ...
[11/09 23:30:46    386s] **Info: Trial Route has Max Route Layer 15/8.
[11/09 23:30:46    386s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 8 threads.
[11/09 23:30:46    386s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[11/09 23:30:46    386s] Total number of usable buffers from Lib Analyzer: 29 ( BUFX1MA10TH BUFX1BA10TH BUFHX1MA10TH BUFX2MA10TH BUFX2BA10TH BUFX1P7BA10TH BUFX1P2BA10TH BUFHX1P7MA10TH BUFX3MA10TH BUFX3BA10TH BUFHX3MA10TH BUFX4MA10TH BUFX5MA10TH BUFX5BA10TH BUFHX4MA10TH BUFX6MA10TH BUFX6BA10TH BUFHX5MA10TH BUFX7P5MA10TH BUFX7P5BA10TH BUFX9MA10TH BUFX9BA10TH BUFX11MA10TH BUFX11BA10TH BUFX13MA10TH BUFX13BA10TH BUFX16MA10TH BUFX16BA10TH BUFHX16MA10TH)
[11/09 23:30:46    386s] Total number of usable inverters from Lib Analyzer: 20 ( INVX1MA10TH INVX1BA10TH INVX0P8BA10TH INVX0P7BA10TH INVX0P6BA10TH INVX2MA10TH INVX2BA10TH INVX1P7BA10TH INVX1P4BA10TH INVX3MA10TH INVX3BA10TH INVX4BA10TH INVX5BA10TH INVX6BA10TH INVX7P5BA10TH INVX9BA10TH INVX11MA10TH INVX11BA10TH INVX13BA10TH INVX16BA10TH)
[11/09 23:30:46    386s] Total number of usable delay cells from Lib Analyzer: 2 ( DLY2X0P5MA10TH DLY4X0P5MA10TH)
[11/09 23:30:46    386s] 
[11/09 23:30:46    386s] {RT worst_rc_corner 0 8 7 0}
[11/09 23:30:47    387s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:06:27 mem=3965.0M
[11/09 23:30:47    387s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:06:27 mem=3965.0M
[11/09 23:30:47    387s] Creating Lib Analyzer, finished. 
[11/09 23:30:47    387s] 
[11/09 23:30:47    387s] #optDebug:  {2, 1.000, 0.8500} {3, 0.840, 0.8500} {4, 0.680, 0.8500} {5, 0.520, 0.8500} {6, 0.360, 0.8333} {7, 0.040, 0.4408} {8, 0.040, 0.4408} 
[11/09 23:30:47    387s] 
[11/09 23:30:47    387s] #optDebug: {0, 1.000}
[11/09 23:30:47    387s] ### Creating RouteCongInterface, finished
[11/09 23:30:48    388s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:4173.0M
[11/09 23:30:48    388s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.001, REAL:0.001, MEM:4173.0M
[11/09 23:30:49    388s] 
[11/09 23:30:49    388s] Netlist preparation processing... 
[11/09 23:30:49    388s] Removed 0 instance
[11/09 23:30:49    388s] *info: Marking 0 isolation instances dont touch
[11/09 23:30:49    388s] *info: Marking 0 level shifter instances dont touch
[11/09 23:30:49    388s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:4249.7M
[11/09 23:30:49    389s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.072, REAL:0.021, MEM:4251.2M
[11/09 23:30:49    389s] TotalInstCnt at PhyDesignMc Destruction: 27,524
[11/09 23:30:49    389s] Info: Begin MT loop @coeiCollectCachedPower with 8 threads.
[11/09 23:30:49    389s] Info: End MT loop @coeiCollectCachedPower.
[11/09 23:30:49    389s] (I,S,L,T): setup_analysis_view: NA, NA, 0.312599, 0.312599
[11/09 23:30:49    389s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.7758.1
[11/09 23:30:49    389s] *** SimplifyNetlist #1 [finish] : cpu/real = 0:00:05.4/0:00:04.8 (1.1), totSession cpu/real = 0:06:29.2/0:02:17.4 (2.8), mem = 4251.2M
[11/09 23:30:49    389s] 
[11/09 23:30:49    389s] =============================================================================================
[11/09 23:30:49    389s]  Step TAT Report for SimplifyNetlist #1                                         20.12-s088_1
[11/09 23:30:49    389s] =============================================================================================
[11/09 23:30:49    389s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/09 23:30:49    389s] ---------------------------------------------------------------------------------------------
[11/09 23:30:49    389s] [ PropagateActivity      ]      1   0:00:01.4  (  30.1 % )     0:00:01.4 /  0:00:01.4    1.0
[11/09 23:30:49    389s] [ CellServerInit         ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.8
[11/09 23:30:49    389s] [ LibAnalyzerInit        ]      1   0:00:00.7  (  14.5 % )     0:00:00.7 /  0:00:00.7    1.0
[11/09 23:30:49    389s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/09 23:30:49    389s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   3.1 % )     0:00:00.1 /  0:00:00.1    1.0
[11/09 23:30:49    389s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   1.5 % )     0:00:00.8 /  0:00:00.8    1.0
[11/09 23:30:49    389s] [ SteinerInterfaceInit   ]      1   0:00:00.6  (  11.7 % )     0:00:00.6 /  0:00:00.6    1.0
[11/09 23:30:49    389s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/09 23:30:49    389s] [ IncrDelayCalc          ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/09 23:30:49    389s] [ MISC                   ]          0:00:01.8  (  38.8 % )     0:00:01.8 /  0:00:02.5    1.3
[11/09 23:30:49    389s] ---------------------------------------------------------------------------------------------
[11/09 23:30:49    389s]  SimplifyNetlist #1 TOTAL           0:00:04.8  ( 100.0 % )     0:00:04.8 /  0:00:05.4    1.1
[11/09 23:30:49    389s] ---------------------------------------------------------------------------------------------
[11/09 23:30:49    389s] 
[11/09 23:30:49    389s] skipped the cell partition in DRV
[11/09 23:30:49    389s] Using only new drv cell pruning
[11/09 23:30:49    389s] Begin: GigaOpt high fanout net optimization
[11/09 23:30:49    389s] GigaOpt HFN: use maxLocalDensity 1.2
[11/09 23:30:49    389s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 8 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[11/09 23:30:49    389s] *** DrvOpt #1 [begin] : totSession cpu/real = 0:06:29.5/0:02:17.6 (2.8), mem = 3922.2M
[11/09 23:30:49    389s] Info: 1 don't touch net , 0 undriven net  excluded from IPO operation.
[11/09 23:30:49    389s] Info: 411 clock nets excluded from IPO operation.
[11/09 23:30:49    389s] Processing average sequential pin duty cycle 
[11/09 23:30:49    389s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.7758.2
[11/09 23:30:49    389s] Info: Begin MT loop @coeiCollectCachedPower with 8 threads.
[11/09 23:30:49    389s] Info: End MT loop @coeiCollectCachedPower.
[11/09 23:30:49    389s] (I,S,L,T): setup_analysis_view: NA, NA, 0.312599, 0.312599
[11/09 23:30:49    389s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[11/09 23:30:49    389s] ### Creating PhyDesignMc. totSessionCpu=0:06:30 mem=3922.2M
[11/09 23:30:49    389s] OPERPROF: Starting DPlace-Init at level 1, MEM:3922.2M
[11/09 23:30:49    389s] z: 2, totalTracks: 1
[11/09 23:30:49    389s] z: 4, totalTracks: 1
[11/09 23:30:49    389s] z: 6, totalTracks: 1
[11/09 23:30:49    389s] z: 8, totalTracks: 1
[11/09 23:30:49    389s] #spOpts: N=65 minPadR=1.1 mergeVia=F 
[11/09 23:30:49    389s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3922.2M
[11/09 23:30:49    389s] OPERPROF:     Starting CMU at level 3, MEM:3922.2M
[11/09 23:30:49    389s] OPERPROF:     Finished CMU at level 3, CPU:0.002, REAL:0.002, MEM:3922.2M
[11/09 23:30:49    389s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.052, REAL:0.052, MEM:3922.2M
[11/09 23:30:49    389s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=3922.2MB).
[11/09 23:30:49    389s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.077, REAL:0.077, MEM:3922.2M
[11/09 23:30:49    389s] TotalInstCnt at PhyDesignMc Initialization: 27,524
[11/09 23:30:49    389s] ### Creating PhyDesignMc, finished. totSessionCpu=0:06:30 mem=3922.2M
[11/09 23:30:49    389s] ### Creating RouteCongInterface, started
[11/09 23:30:49    390s] 
[11/09 23:30:49    390s] #optDebug:  {2, 1.000, 0.8500} {3, 0.840, 0.8500} {4, 0.680, 0.8500} {5, 0.520, 0.8500} {6, 0.360, 0.6667} {7, 0.040, 0.3526} {8, 0.040, 0.3526} 
[11/09 23:30:49    390s] 
[11/09 23:30:49    390s] #optDebug: {0, 1.000}
[11/09 23:30:49    390s] ### Creating RouteCongInterface, finished
[11/09 23:30:52    393s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 8 threads.
[11/09 23:30:52    393s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[11/09 23:30:52    393s] Info: violation cost 2.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 2.000000, glitch 0.000000)
[11/09 23:30:52    393s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:4130.1M
[11/09 23:30:52    393s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.001, REAL:0.001, MEM:4130.1M
[11/09 23:30:52    393s] +---------+---------+--------+---------+------------+--------+
[11/09 23:30:52    393s] | Density | Commits |  WNS   |   TNS   |    Real    |  Mem   |
[11/09 23:30:52    393s] +---------+---------+--------+---------+------------+--------+
[11/09 23:30:52    393s] |   40.59%|        -| -15.639|-2094.553|   0:00:00.0| 4132.1M|
[11/09 23:30:52    393s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 8 threads.
[11/09 23:30:52    393s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[11/09 23:30:52    393s] Info: violation cost 2.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 2.000000, glitch 0.000000)
[11/09 23:30:53    395s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 8 threads.
[11/09 23:30:53    395s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[11/09 23:30:53    395s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/09 23:30:53    395s] |   40.62%|       55| -15.639|-2094.601|   0:00:01.0| 4506.0M|
[11/09 23:30:53    395s] +---------+---------+--------+---------+------------+--------+
[11/09 23:30:53    395s] 
[11/09 23:30:53    395s] *** Finish pre-CTS High Fanout Net Fixing (cpu=0:00:01.3 real=0:00:01.0 mem=4506.0M) ***
[11/09 23:30:53    395s] Total-nets :: 29748, Stn-nets :: 56, ratio :: 0.188248 %
[11/09 23:30:53    395s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:4296.6M
[11/09 23:30:53    395s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.068, REAL:0.021, MEM:4298.1M
[11/09 23:30:53    395s] TotalInstCnt at PhyDesignMc Destruction: 27,579
[11/09 23:30:53    395s] Info: Begin MT loop @coeiCollectCachedPower with 8 threads.
[11/09 23:30:53    395s] Info: End MT loop @coeiCollectCachedPower.
[11/09 23:30:53    395s] (I,S,L,T): setup_analysis_view: NA, NA, 0.31284, 0.31284
[11/09 23:30:53    395s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.7758.2
[11/09 23:30:53    395s] *** DrvOpt #1 [finish] : cpu/real = 0:00:05.9/0:00:03.8 (1.5), totSession cpu/real = 0:06:35.4/0:02:21.4 (2.8), mem = 4298.1M
[11/09 23:30:53    395s] 
[11/09 23:30:53    395s] =============================================================================================
[11/09 23:30:53    395s]  Step TAT Report for DrvOpt #1                                                  20.12-s088_1
[11/09 23:30:53    395s] =============================================================================================
[11/09 23:30:53    395s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/09 23:30:53    395s] ---------------------------------------------------------------------------------------------
[11/09 23:30:53    395s] [ SlackTraversorInit     ]      1   0:00:00.2  (   4.5 % )     0:00:00.2 /  0:00:00.2    1.0
[11/09 23:30:53    395s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    1.0
[11/09 23:30:53    395s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (   4.0 % )     0:00:00.2 /  0:00:00.2    1.1
[11/09 23:30:53    395s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   2.1 % )     0:00:00.1 /  0:00:00.1    1.0
[11/09 23:30:53    395s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/09 23:30:53    395s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.1 % )     0:00:00.4 /  0:00:01.2    3.2
[11/09 23:30:53    395s] [ OptGetWeight           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/09 23:30:53    395s] [ OptEval                ]      1   0:00:00.1  (   2.6 % )     0:00:00.1 /  0:00:00.1    1.0
[11/09 23:30:53    395s] [ OptCommit              ]      1   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.0    1.1
[11/09 23:30:53    395s] [ IncrTimingUpdate       ]      1   0:00:00.2  (   4.0 % )     0:00:00.2 /  0:00:00.7    4.7
[11/09 23:30:53    395s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.9 % )     0:00:00.1 /  0:00:00.3    4.4
[11/09 23:30:53    395s] [ IncrDelayCalc          ]     11   0:00:00.0  (   1.1 % )     0:00:00.0 /  0:00:00.3    7.2
[11/09 23:30:53    395s] [ DrvFindVioNets         ]      3   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.1    5.6
[11/09 23:30:53    395s] [ MISC                   ]          0:00:03.0  (  78.8 % )     0:00:03.0 /  0:00:04.1    1.4
[11/09 23:30:53    395s] ---------------------------------------------------------------------------------------------
[11/09 23:30:53    395s]  DrvOpt #1 TOTAL                    0:00:03.8  ( 100.0 % )     0:00:03.8 /  0:00:05.9    1.5
[11/09 23:30:53    395s] ---------------------------------------------------------------------------------------------
[11/09 23:30:53    395s] 
[11/09 23:30:53    395s] GigaOpt HFN: restore maxLocalDensity to 0.98
[11/09 23:30:53    395s] End: GigaOpt high fanout net optimization
[11/09 23:30:53    395s] Begin: GigaOpt DRV Optimization
[11/09 23:30:53    395s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 1.2 -numThreads 8 -largeScaleFixing -maxIter 2 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[11/09 23:30:53    395s] *** DrvOpt #2 [begin] : totSession cpu/real = 0:06:35.4/0:02:21.4 (2.8), mem = 4298.1M
[11/09 23:30:53    395s] Info: 1 don't touch net , 0 undriven net  excluded from IPO operation.
[11/09 23:30:53    395s] Info: 411 clock nets excluded from IPO operation.
[11/09 23:30:53    395s] Processing average sequential pin duty cycle 
[11/09 23:30:53    395s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.7758.3
[11/09 23:30:53    395s] Info: Begin MT loop @coeiCollectCachedPower with 8 threads.
[11/09 23:30:53    395s] Info: End MT loop @coeiCollectCachedPower.
[11/09 23:30:53    395s] (I,S,L,T): setup_analysis_view: NA, NA, 0.31284, 0.31284
[11/09 23:30:53    395s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[11/09 23:30:53    395s] ### Creating PhyDesignMc. totSessionCpu=0:06:36 mem=4298.1M
[11/09 23:30:53    395s] OPERPROF: Starting DPlace-Init at level 1, MEM:4298.1M
[11/09 23:30:53    395s] z: 2, totalTracks: 1
[11/09 23:30:53    395s] z: 4, totalTracks: 1
[11/09 23:30:53    395s] z: 6, totalTracks: 1
[11/09 23:30:53    395s] z: 8, totalTracks: 1
[11/09 23:30:53    395s] #spOpts: N=65 minPadR=1.1 mergeVia=F 
[11/09 23:30:53    395s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:4298.1M
[11/09 23:30:53    395s] OPERPROF:     Starting CMU at level 3, MEM:4298.1M
[11/09 23:30:53    395s] OPERPROF:     Finished CMU at level 3, CPU:0.002, REAL:0.002, MEM:4298.1M
[11/09 23:30:53    395s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.053, REAL:0.053, MEM:4298.1M
[11/09 23:30:53    395s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=4298.1MB).
[11/09 23:30:53    395s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.078, REAL:0.078, MEM:4298.1M
[11/09 23:30:53    395s] TotalInstCnt at PhyDesignMc Initialization: 27,579
[11/09 23:30:53    395s] ### Creating PhyDesignMc, finished. totSessionCpu=0:06:36 mem=4298.1M
[11/09 23:30:53    395s] ### Creating RouteCongInterface, started
[11/09 23:30:53    395s] 
[11/09 23:30:53    395s] #optDebug:  {2, 1.000, 0.8500} {3, 0.840, 0.8500} {4, 0.680, 0.8500} {5, 0.520, 0.8500} {6, 0.360, 0.6667} {7, 0.040, 0.3526} {8, 0.040, 0.3526} 
[11/09 23:30:53    395s] 
[11/09 23:30:53    395s] #optDebug: {0, 1.000}
[11/09 23:30:53    395s] ### Creating RouteCongInterface, finished
[11/09 23:30:56    399s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:4506.0M
[11/09 23:30:56    399s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:4506.0M
[11/09 23:30:56    399s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/09 23:30:56    399s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[11/09 23:30:56    399s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/09 23:30:56    399s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[11/09 23:30:56    399s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/09 23:30:56    399s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 8 threads.
[11/09 23:30:56    399s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[11/09 23:30:56    399s] Info: violation cost 121566.421875 (cap = 939.868164, tran = 120610.585938, len = 0.000000, fanout load = 0.000000, fanout count = 16.000000, glitch 0.000000)
[11/09 23:30:56    399s] |  3062| 36027|   -11.23|   376|   376|    -0.69|     0|     0|     0|     0|   -15.64| -2094.60|       0|       0|       0| 40.62%|          |         |
[11/09 23:31:03    433s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 8 threads.
[11/09 23:31:03    433s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[11/09 23:31:03    433s] Info: violation cost 2620.705811 (cap = 128.300217, tran = 2492.405762, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/09 23:31:03    433s] |   131|   382|    -5.04|    32|    32|    -0.50|     0|     0|     0|     0|    -9.27| -1200.84|     999|     662|    1245| 42.76%| 0:00:07.0|  4677.9M|
[11/09 23:31:04    435s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 8 threads.
[11/09 23:31:04    435s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[11/09 23:31:04    435s] Info: violation cost 2611.373291 (cap = 128.349655, tran = 2483.023926, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/09 23:31:04    435s] |   105|   267|    -5.04|    32|    32|    -0.50|     0|     0|     0|     0|    -9.44| -1226.62|       6|      14|      37| 42.82%| 0:00:01.0|  4677.9M|
[11/09 23:31:04    435s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/09 23:31:04    435s] 
[11/09 23:31:04    435s] ###############################################################################
[11/09 23:31:04    435s] #
[11/09 23:31:04    435s] #  Large fanout net report:  
[11/09 23:31:04    435s] #     - there is 0 high fanout ( > 75) net in the design. (excluding clock nets)
[11/09 23:31:04    435s] #     - current density: 42.82
[11/09 23:31:04    435s] #
[11/09 23:31:04    435s] #  List of high fanout nets:
[11/09 23:31:04    435s] #
[11/09 23:31:04    435s] ###############################################################################
[11/09 23:31:04    435s] 
[11/09 23:31:04    435s] 
[11/09 23:31:04    435s] =======================================================================
[11/09 23:31:04    435s]                 Reasons for remaining drv violations
[11/09 23:31:04    435s] =======================================================================
[11/09 23:31:04    435s] *info: Total 95 net(s) have violations which can't be fixed by DRV optimization.
[11/09 23:31:04    435s] 
[11/09 23:31:04    435s] MultiBuffering failure reasons
[11/09 23:31:04    435s] ------------------------------------------------
[11/09 23:31:04    435s] *info:    32 net(s): Could not be fixed because the net has unplaced term or invalid term for routing.
[11/09 23:31:04    435s] 
[11/09 23:31:04    435s] *info: Total 10 net(s) were new nets created by previous iteration of DRV buffering. Further DRV fixing might remove some violations.
[11/09 23:31:04    435s] 
[11/09 23:31:04    435s] 
[11/09 23:31:04    435s] *** Finish DRV Fixing (cpu=0:00:35.7 real=0:00:08.0 mem=4677.9M) ***
[11/09 23:31:04    435s] 
[11/09 23:31:04    435s] Total-nets :: 31429, Stn-nets :: 229, ratio :: 0.728626 %
[11/09 23:31:04    435s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:4468.5M
[11/09 23:31:04    435s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.067, REAL:0.021, MEM:4470.0M
[11/09 23:31:04    435s] TotalInstCnt at PhyDesignMc Destruction: 29,260
[11/09 23:31:04    435s] Info: Begin MT loop @coeiCollectCachedPower with 8 threads.
[11/09 23:31:04    435s] Info: End MT loop @coeiCollectCachedPower.
[11/09 23:31:04    435s] (I,S,L,T): setup_analysis_view: NA, NA, 0.350082, 0.350082
[11/09 23:31:04    435s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.7758.3
[11/09 23:31:04    435s] *** DrvOpt #2 [finish] : cpu/real = 0:00:40.1/0:00:11.0 (3.7), totSession cpu/real = 0:07:15.5/0:02:32.4 (2.9), mem = 4470.0M
[11/09 23:31:04    435s] 
[11/09 23:31:04    435s] =============================================================================================
[11/09 23:31:04    435s]  Step TAT Report for DrvOpt #2                                                  20.12-s088_1
[11/09 23:31:04    435s] =============================================================================================
[11/09 23:31:04    435s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/09 23:31:04    435s] ---------------------------------------------------------------------------------------------
[11/09 23:31:04    435s] [ SlackTraversorInit     ]      1   0:00:00.2  (   1.6 % )     0:00:00.2 /  0:00:00.2    1.0
[11/09 23:31:04    435s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[11/09 23:31:04    435s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (   1.4 % )     0:00:00.2 /  0:00:00.2    1.1
[11/09 23:31:04    435s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   0.7 % )     0:00:00.1 /  0:00:00.1    1.3
[11/09 23:31:04    435s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/09 23:31:04    435s] [ OptSingleIteration     ]      2   0:00:00.0  (   0.1 % )     0:00:07.5 /  0:00:35.0    4.7
[11/09 23:31:04    435s] [ OptGetWeight           ]     23   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/09 23:31:04    435s] [ OptEval                ]     23   0:00:00.8  (   7.7 % )     0:00:00.8 /  0:00:05.8    7.0
[11/09 23:31:04    435s] [ OptCommit              ]     23   0:00:00.9  (   8.2 % )     0:00:00.9 /  0:00:00.9    1.0
[11/09 23:31:04    435s] [ IncrTimingUpdate       ]     22   0:00:03.3  (  30.2 % )     0:00:03.3 /  0:00:17.1    5.2
[11/09 23:31:04    435s] [ PostCommitDelayUpdate  ]     22   0:00:01.0  (   9.3 % )     0:00:02.4 /  0:00:11.1    4.7
[11/09 23:31:04    435s] [ IncrDelayCalc          ]    359   0:00:01.4  (  12.5 % )     0:00:01.4 /  0:00:10.1    7.3
[11/09 23:31:04    435s] [ DrvFindVioNets         ]      3   0:00:00.1  (   0.5 % )     0:00:00.1 /  0:00:00.4    6.9
[11/09 23:31:04    435s] [ DrvComputeSummary      ]      3   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.1    2.8
[11/09 23:31:04    435s] [ MISC                   ]          0:00:03.0  (  27.3 % )     0:00:03.0 /  0:00:04.1    1.4
[11/09 23:31:04    435s] ---------------------------------------------------------------------------------------------
[11/09 23:31:04    435s]  DrvOpt #2 TOTAL                    0:00:11.0  ( 100.0 % )     0:00:11.0 /  0:00:40.1    3.7
[11/09 23:31:04    435s] ---------------------------------------------------------------------------------------------
[11/09 23:31:04    435s] 
[11/09 23:31:04    435s] End: GigaOpt DRV Optimization
[11/09 23:31:04    435s] GigaOpt DRV: restore maxLocalDensity to 0.98
[11/09 23:31:04    435s] **optDesign ... cpu = 0:01:08, real = 0:00:27, mem = 2855.8M, totSessionCpu=0:07:15 **
[11/09 23:31:04    435s] 
[11/09 23:31:04    435s] Active setup views:
[11/09 23:31:04    435s]  setup_analysis_view
[11/09 23:31:04    435s]   Dominating endpoints: 0
[11/09 23:31:04    435s]   Dominating TNS: -0.000
[11/09 23:31:04    435s] 
[11/09 23:31:04    435s] Deleting Cell Server ...
[11/09 23:31:04    435s] Deleting Lib Analyzer.
[11/09 23:31:04    435s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[11/09 23:31:04    435s] Creating Cell Server ...(0, 0, 0, 0)
[11/09 23:31:04    435s] Summary for sequential cells identification: 
[11/09 23:31:04    435s]   Identified SBFF number: 148
[11/09 23:31:04    435s]   Identified MBFF number: 0
[11/09 23:31:04    435s]   Identified SB Latch number: 0
[11/09 23:31:04    435s]   Identified MB Latch number: 0
[11/09 23:31:04    435s]   Not identified SBFF number: 0
[11/09 23:31:04    435s]   Not identified MBFF number: 0
[11/09 23:31:04    435s]   Not identified SB Latch number: 0
[11/09 23:31:04    435s]   Not identified MB Latch number: 0
[11/09 23:31:04    435s]   Number of sequential cells which are not FFs: 106
[11/09 23:31:04    435s]  Visiting view : setup_analysis_view
[11/09 23:31:04    435s]    : PowerDomain = none : Weighted F : unweighted  = 21.60 (1.000) with rcCorner = 0
[11/09 23:31:04    435s]    : PowerDomain = none : Weighted F : unweighted  = 19.70 (1.000) with rcCorner = -1
[11/09 23:31:04    435s]  Visiting view : hold_analysis_view
[11/09 23:31:04    435s]    : PowerDomain = none : Weighted F : unweighted  = 9.10 (1.000) with rcCorner = 1
[11/09 23:31:04    435s]    : PowerDomain = none : Weighted F : unweighted  = 8.50 (1.000) with rcCorner = -1
[11/09 23:31:04    435s]  Setting StdDelay to 21.60
[11/09 23:31:04    435s] Creating Cell Server, finished. 
[11/09 23:31:04    435s] 
[11/09 23:31:04    435s] Deleting Cell Server ...
[11/09 23:31:04    435s] #InfoCS: Num dontuse cells 376, Num usable cells 992
[11/09 23:31:04    435s] optDesignOneStep: Power Flow
[11/09 23:31:04    435s] #InfoCS: Num dontuse cells 376, Num usable cells 992
[11/09 23:31:04    435s] Begin: GigaOpt Global Optimization
[11/09 23:31:04    435s] *info: use new DP (enabled)
[11/09 23:31:04    435s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 8 -preCTS -rebufferAll -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[11/09 23:31:04    435s] Info: 1 don't touch net , 0 undriven net  excluded from IPO operation.
[11/09 23:31:04    435s] Info: 411 clock nets excluded from IPO operation.
[11/09 23:31:04    435s] *** GlobalOpt #1 [begin] : totSession cpu/real = 0:07:15.8/0:02:32.8 (2.9), mem = 4124.5M
[11/09 23:31:04    435s] Processing average sequential pin duty cycle 
[11/09 23:31:04    435s] Creating Cell Server ...(0, 0, 0, 0)
[11/09 23:31:04    435s] Summary for sequential cells identification: 
[11/09 23:31:04    435s]   Identified SBFF number: 148
[11/09 23:31:04    435s]   Identified MBFF number: 0
[11/09 23:31:04    435s]   Identified SB Latch number: 0
[11/09 23:31:04    435s]   Identified MB Latch number: 0
[11/09 23:31:04    435s]   Not identified SBFF number: 0
[11/09 23:31:04    435s]   Not identified MBFF number: 0
[11/09 23:31:04    435s]   Not identified SB Latch number: 0
[11/09 23:31:04    435s]   Not identified MB Latch number: 0
[11/09 23:31:04    435s]   Number of sequential cells which are not FFs: 106
[11/09 23:31:04    435s]  Visiting view : setup_analysis_view
[11/09 23:31:04    435s]    : PowerDomain = none : Weighted F : unweighted  = 21.60 (1.000) with rcCorner = 0
[11/09 23:31:04    435s]    : PowerDomain = none : Weighted F : unweighted  = 19.70 (1.000) with rcCorner = -1
[11/09 23:31:04    435s]  Visiting view : hold_analysis_view
[11/09 23:31:04    435s]    : PowerDomain = none : Weighted F : unweighted  = 9.10 (1.000) with rcCorner = 1
[11/09 23:31:04    435s]    : PowerDomain = none : Weighted F : unweighted  = 8.50 (1.000) with rcCorner = -1
[11/09 23:31:04    435s]  Setting StdDelay to 21.60
[11/09 23:31:04    435s] Creating Cell Server, finished. 
[11/09 23:31:04    435s] 
[11/09 23:31:04    435s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.7758.4
[11/09 23:31:04    435s] Info: Begin MT loop @coeiCollectCachedPower with 8 threads.
[11/09 23:31:04    436s] Info: End MT loop @coeiCollectCachedPower.
[11/09 23:31:04    436s] (I,S,L,T): setup_analysis_view: NA, NA, 0.350082, 0.350082
[11/09 23:31:04    436s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[11/09 23:31:04    436s] ### Creating PhyDesignMc. totSessionCpu=0:07:16 mem=4126.0M
[11/09 23:31:04    436s] OPERPROF: Starting DPlace-Init at level 1, MEM:4126.0M
[11/09 23:31:04    436s] z: 2, totalTracks: 1
[11/09 23:31:04    436s] z: 4, totalTracks: 1
[11/09 23:31:04    436s] z: 6, totalTracks: 1
[11/09 23:31:04    436s] z: 8, totalTracks: 1
[11/09 23:31:04    436s] #spOpts: N=65 minPadR=1.1 mergeVia=F 
[11/09 23:31:04    436s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:4126.0M
[11/09 23:31:04    436s] OPERPROF:     Starting CMU at level 3, MEM:4126.0M
[11/09 23:31:04    436s] OPERPROF:     Finished CMU at level 3, CPU:0.008, REAL:0.005, MEM:4126.0M
[11/09 23:31:04    436s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.060, REAL:0.058, MEM:4126.0M
[11/09 23:31:04    436s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=4126.0MB).
[11/09 23:31:04    436s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.087, REAL:0.084, MEM:4126.0M
[11/09 23:31:04    436s] TotalInstCnt at PhyDesignMc Initialization: 29,260
[11/09 23:31:04    436s] ### Creating PhyDesignMc, finished. totSessionCpu=0:07:16 mem=4126.0M
[11/09 23:31:04    436s] ### Creating RouteCongInterface, started
[11/09 23:31:04    436s] **Info: Trial Route has Max Route Layer 15/8.
[11/09 23:31:04    436s] 
[11/09 23:31:04    436s] Creating Lib Analyzer ...
[11/09 23:31:04    436s] **Info: Trial Route has Max Route Layer 15/8.
[11/09 23:31:04    436s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 8 threads.
[11/09 23:31:04    436s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[11/09 23:31:04    436s] Total number of usable buffers from Lib Analyzer: 25 ( BUFHX1P7MA10TH BUFX3MA10TH BUFX2P5MA10TH BUFHX3MA10TH BUFX4MA10TH BUFX5MA10TH BUFX5BA10TH BUFHX4MA10TH BUFX6MA10TH BUFX6BA10TH BUFHX5MA10TH BUFHX6MA10TH BUFX7P5MA10TH BUFX7P5BA10TH BUFX9MA10TH BUFX9BA10TH BUFHX7P5MA10TH BUFX11MA10TH BUFX11BA10TH BUFHX9MA10TH BUFX13MA10TH BUFX13BA10TH BUFX16MA10TH BUFX16BA10TH BUFHX16MA10TH)
[11/09 23:31:04    436s] Total number of usable inverters from Lib Analyzer: 8 ( INVX4MA10TH INVX5MA10TH INVX6MA10TH INVX7P5MA10TH INVX9MA10TH INVX11MA10TH INVX13MA10TH INVX16MA10TH)
[11/09 23:31:04    436s] Total number of usable delay cells from Lib Analyzer: 0 ()
[11/09 23:31:04    436s] 
[11/09 23:31:04    436s] {RT worst_rc_corner 0 8 7 0}
[11/09 23:31:05    436s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:07:17 mem=4126.0M
[11/09 23:31:05    436s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:07:17 mem=4126.0M
[11/09 23:31:05    436s] Creating Lib Analyzer, finished. 
[11/09 23:31:05    437s] 
[11/09 23:31:05    437s] #optDebug:  {2, 1.000, 0.8500} {3, 0.840, 0.8500} {4, 0.680, 0.8500} {5, 0.520, 0.8500} {6, 0.360, 0.8333} {7, 0.040, 0.4408} {8, 0.040, 0.4408} 
[11/09 23:31:05    437s] 
[11/09 23:31:05    437s] #optDebug: {0, 1.000}
[11/09 23:31:05    437s] ### Creating RouteCongInterface, finished
[11/09 23:31:11    442s] *info: 1 don't touch net excluded
[11/09 23:31:11    442s] *info: 411 clock nets excluded
[11/09 23:31:11    442s] *info: 2 special nets excluded.
[11/09 23:31:11    442s] *info: 1867 no-driver nets excluded.
[11/09 23:31:12    444s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:4333.9M
[11/09 23:31:12    444s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.001, REAL:0.001, MEM:4333.9M
[11/09 23:31:12    444s] Info: Begin MT loop @oiCellDelayCachingJob with 8 threads.
[11/09 23:31:12    444s] Info: End MT loop @oiCellDelayCachingJob.
[11/09 23:31:12    444s] ** GigaOpt Global Opt WNS Slack -9.444  TNS Slack -1226.620 
[11/09 23:31:12    444s] +--------+---------+---------+------------+--------+-------------------+---------+----------------------------------------------------+
[11/09 23:31:12    444s] |  WNS   |   TNS   | Density |    Real    |  Mem   |    Worst View     |Pathgroup|                     End Point                      |
[11/09 23:31:12    444s] +--------+---------+---------+------------+--------+-------------------+---------+----------------------------------------------------+
[11/09 23:31:12    444s] |  -9.444|-1226.620|   42.82%|   0:00:00.0| 4333.9M|setup_analysis_view|  default| adddec0/mem_en_periph_reg[0]/D                     |
[11/09 23:31:16    458s] |  -7.042| -864.335|   43.07%|   0:00:04.0| 4804.1M|setup_analysis_view|  default| adddec0/mem_en_periph_reg[0]/D                     |
[11/09 23:31:16    458s] Info: Begin MT loop @coeiCollectCachedPower with 8 threads.
[11/09 23:31:16    459s] Info: End MT loop @coeiCollectCachedPower.
[11/09 23:31:16    459s] (I,S,L,T): setup_analysis_view: NA, NA, 0.358038, 0.358038
[11/09 23:31:17    468s] |  -6.630| -795.344|   43.36%|   0:00:01.0| 4806.0M|setup_analysis_view|  default| adddec0/mem_en_periph_reg[0]/D                     |
[11/09 23:31:17    468s] Info: Begin MT loop @coeiCollectCachedPower with 8 threads.
[11/09 23:31:17    468s] Info: End MT loop @coeiCollectCachedPower.
[11/09 23:31:17    468s] (I,S,L,T): setup_analysis_view: NA, NA, 0.364323, 0.364323
[11/09 23:31:18    469s] |  -6.630| -795.344|   43.36%|   0:00:01.0| 4806.0M|setup_analysis_view|  default| adddec0/mem_en_periph_reg[0]/D                     |
[11/09 23:31:20    481s] |  -4.735| -536.445|   44.01%|   0:00:02.0| 4820.0M|setup_analysis_view|  default| spi0/FlashActive_reg/D                             |
[11/09 23:31:20    481s] Info: Begin MT loop @coeiCollectCachedPower with 8 threads.
[11/09 23:31:20    481s] Info: End MT loop @coeiCollectCachedPower.
[11/09 23:31:20    481s] (I,S,L,T): setup_analysis_view: NA, NA, 0.380746, 0.380746
[11/09 23:31:22    495s] |  -4.556| -514.069|   44.12%|   0:00:02.0| 4877.3M|setup_analysis_view|  default| spi0/FlashActive_reg/D                             |
[11/09 23:31:22    495s] Info: Begin MT loop @coeiCollectCachedPower with 8 threads.
[11/09 23:31:22    495s] Info: End MT loop @coeiCollectCachedPower.
[11/09 23:31:22    495s] (I,S,L,T): setup_analysis_view: NA, NA, 0.382369, 0.382369
[11/09 23:31:24    502s] |  -4.486| -501.953|   44.25%|   0:00:02.0| 4877.3M|setup_analysis_view|  default| spi0/FlashActive_reg/D                             |
[11/09 23:31:24    502s] Info: Begin MT loop @coeiCollectCachedPower with 8 threads.
[11/09 23:31:24    503s] Info: End MT loop @coeiCollectCachedPower.
[11/09 23:31:24    503s] (I,S,L,T): setup_analysis_view: NA, NA, 0.38527, 0.38527
[11/09 23:31:24    503s] |  -4.486| -501.953|   44.25%|   0:00:00.0| 4877.3M|setup_analysis_view|  default| spi0/FlashActive_reg/D                             |
[11/09 23:31:25    510s] |  -4.049| -444.674|   44.65%|   0:00:01.0| 4877.3M|setup_analysis_view|  default| spi0/FlashActive_reg/D                             |
[11/09 23:31:25    510s] Info: Begin MT loop @coeiCollectCachedPower with 8 threads.
[11/09 23:31:25    510s] Info: End MT loop @coeiCollectCachedPower.
[11/09 23:31:25    510s] (I,S,L,T): setup_analysis_view: NA, NA, 0.393645, 0.393645
[11/09 23:31:27    522s] |  -3.992| -444.052|   44.65%|   0:00:02.0| 4896.3M|setup_analysis_view|  default| adddec0/RC_CG_HIER_INST4/RC_CGIC_INST/E            |
[11/09 23:31:27    522s] Info: Begin MT loop @coeiCollectCachedPower with 8 threads.
[11/09 23:31:27    522s] Info: End MT loop @coeiCollectCachedPower.
[11/09 23:31:27    522s] (I,S,L,T): setup_analysis_view: NA, NA, 0.393443, 0.393443
[11/09 23:31:29    528s] |  -3.968| -432.925|   44.75%|   0:00:02.0| 4896.3M|setup_analysis_view|  default| spi0/FlashActive_reg/D                             |
[11/09 23:31:29    528s] Info: Begin MT loop @coeiCollectCachedPower with 8 threads.
[11/09 23:31:29    529s] Info: End MT loop @coeiCollectCachedPower.
[11/09 23:31:29    529s] (I,S,L,T): setup_analysis_view: NA, NA, 0.395805, 0.395805
[11/09 23:31:29    529s] |  -3.968| -432.925|   44.75%|   0:00:00.0| 4896.3M|setup_analysis_view|  default| spi0/FlashActive_reg/D                             |
[11/09 23:31:30    534s] |  -3.800| -411.779|   44.98%|   0:00:01.0| 4896.3M|setup_analysis_view|  default| adddec0/mem_en_periph_reg[12]/D                    |
[11/09 23:31:30    534s] Info: Begin MT loop @coeiCollectCachedPower with 8 threads.
[11/09 23:31:30    534s] Info: End MT loop @coeiCollectCachedPower.
[11/09 23:31:30    534s] (I,S,L,T): setup_analysis_view: NA, NA, 0.400862, 0.400862
[11/09 23:31:31    543s] |  -3.804| -411.920|   44.96%|   0:00:01.0| 4915.4M|setup_analysis_view|  default| adddec0/mem_en_periph_reg[12]/D                    |
[11/09 23:31:31    543s] Info: Begin MT loop @coeiCollectCachedPower with 8 threads.
[11/09 23:31:31    543s] Info: End MT loop @coeiCollectCachedPower.
[11/09 23:31:31    543s] (I,S,L,T): setup_analysis_view: NA, NA, 0.399781, 0.399781
[11/09 23:31:32    548s] |  -3.799| -412.490|   45.03%|   0:00:01.0| 4915.4M|setup_analysis_view|  default| adddec0/mem_en_periph_reg[12]/D                    |
[11/09 23:31:32    548s] Info: Begin MT loop @coeiCollectCachedPower with 8 threads.
[11/09 23:31:32    548s] Info: End MT loop @coeiCollectCachedPower.
[11/09 23:31:32    548s] (I,S,L,T): setup_analysis_view: NA, NA, 0.401626, 0.401626
[11/09 23:31:33    549s] |  -3.799| -412.490|   45.03%|   0:00:01.0| 4915.4M|setup_analysis_view|  default| adddec0/mem_en_periph_reg[12]/D                    |
[11/09 23:31:33    553s] |  -3.752| -404.983|   45.19%|   0:00:00.0| 4915.4M|setup_analysis_view|  default| adddec0/mem_en_periph_reg[12]/D                    |
[11/09 23:31:33    553s] Info: Begin MT loop @coeiCollectCachedPower with 8 threads.
[11/09 23:31:33    553s] Info: End MT loop @coeiCollectCachedPower.
[11/09 23:31:33    553s] (I,S,L,T): setup_analysis_view: NA, NA, 0.405441, 0.405441
[11/09 23:31:35    561s] |  -3.718| -400.243|   45.17%|   0:00:02.0| 4915.4M|setup_analysis_view|  default| adddec0/mem_en_periph_reg[12]/D                    |
[11/09 23:31:35    561s] Info: Begin MT loop @coeiCollectCachedPower with 8 threads.
[11/09 23:31:35    561s] Info: End MT loop @coeiCollectCachedPower.
[11/09 23:31:35    561s] (I,S,L,T): setup_analysis_view: NA, NA, 0.404615, 0.404615
[11/09 23:31:36    566s] |  -3.700| -396.214|   45.24%|   0:00:01.0| 4915.4M|setup_analysis_view|  default| adddec0/mem_en_periph_reg[12]/D                    |
[11/09 23:31:36    566s] Info: Begin MT loop @coeiCollectCachedPower with 8 threads.
[11/09 23:31:36    566s] Info: End MT loop @coeiCollectCachedPower.
[11/09 23:31:36    566s] (I,S,L,T): setup_analysis_view: NA, NA, 0.406329, 0.406329
[11/09 23:31:36    566s] |  -3.700| -396.214|   45.24%|   0:00:00.0| 4915.4M|setup_analysis_view|  default| adddec0/mem_en_periph_reg[12]/D                    |
[11/09 23:31:37    570s] |  -3.686| -391.011|   45.35%|   0:00:00.0| 4915.4M|setup_analysis_view|  default| adddec0/mem_en_periph_reg[12]/D                    |
[11/09 23:31:37    570s] Info: Begin MT loop @coeiCollectCachedPower with 8 threads.
[11/09 23:31:37    570s] Info: End MT loop @coeiCollectCachedPower.
[11/09 23:31:37    570s] (I,S,L,T): setup_analysis_view: NA, NA, 0.408954, 0.408954
[11/09 23:31:38    576s] |  -3.686| -391.013|   45.33%|   0:00:02.0| 4915.4M|setup_analysis_view|  default| adddec0/mem_en_periph_reg[12]/D                    |
[11/09 23:31:38    576s] Info: Begin MT loop @coeiCollectCachedPower with 8 threads.
[11/09 23:31:38    577s] Info: End MT loop @coeiCollectCachedPower.
[11/09 23:31:38    577s] (I,S,L,T): setup_analysis_view: NA, NA, 0.408393, 0.408393
[11/09 23:31:39    581s] |  -3.667| -389.171|   45.38%|   0:00:01.0| 4915.4M|setup_analysis_view|  default| adddec0/mem_en_periph_reg[12]/D                    |
[11/09 23:31:39    581s] Info: Begin MT loop @coeiCollectCachedPower with 8 threads.
[11/09 23:31:39    581s] Info: End MT loop @coeiCollectCachedPower.
[11/09 23:31:39    581s] (I,S,L,T): setup_analysis_view: NA, NA, 0.409504, 0.409504
[11/09 23:31:39    581s] |  -3.667| -389.171|   45.38%|   0:00:00.0| 4915.4M|setup_analysis_view|  default| adddec0/mem_en_periph_reg[12]/D                    |
[11/09 23:31:39    584s] |  -3.655| -387.375|   45.44%|   0:00:00.0| 4915.4M|setup_analysis_view|  default| adddec0/mem_en_periph_reg[12]/D                    |
[11/09 23:31:39    584s] Info: Begin MT loop @coeiCollectCachedPower with 8 threads.
[11/09 23:31:39    584s] Info: End MT loop @coeiCollectCachedPower.
[11/09 23:31:39    584s] (I,S,L,T): setup_analysis_view: NA, NA, 0.411103, 0.411103
[11/09 23:31:39    584s] +--------+---------+---------+------------+--------+-------------------+---------+----------------------------------------------------+
[11/09 23:31:39    584s] 
[11/09 23:31:39    584s] *** Finish pre-CTS Global Setup Fixing (cpu=0:02:20 real=0:00:27.0 mem=4915.4M) ***
[11/09 23:31:39    584s] 
[11/09 23:31:39    584s] *** Finish pre-CTS Setup Fixing (cpu=0:02:20 real=0:00:27.0 mem=4915.4M) ***
[11/09 23:31:39    584s] ** GigaOpt Global Opt End WNS Slack -3.655  TNS Slack -387.375 
[11/09 23:31:39    584s] Total-nets :: 31869, Stn-nets :: 706, ratio :: 2.21532 %
[11/09 23:31:39    584s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:4706.0M
[11/09 23:31:39    584s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.072, REAL:0.028, MEM:4707.5M
[11/09 23:31:39    584s] TotalInstCnt at PhyDesignMc Destruction: 29,700
[11/09 23:31:39    584s] Info: Begin MT loop @coeiCollectCachedPower with 8 threads.
[11/09 23:31:40    584s] Info: End MT loop @coeiCollectCachedPower.
[11/09 23:31:40    584s] (I,S,L,T): setup_analysis_view: NA, NA, 0.411103, 0.411103
[11/09 23:31:40    584s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.7758.4
[11/09 23:31:40    584s] *** GlobalOpt #1 [finish] : cpu/real = 0:02:29.1/0:00:35.5 (4.2), totSession cpu/real = 0:09:44.9/0:03:08.3 (3.1), mem = 4707.5M
[11/09 23:31:40    584s] 
[11/09 23:31:40    584s] =============================================================================================
[11/09 23:31:40    584s]  Step TAT Report for GlobalOpt #1                                               20.12-s088_1
[11/09 23:31:40    584s] =============================================================================================
[11/09 23:31:40    584s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/09 23:31:40    584s] ---------------------------------------------------------------------------------------------
[11/09 23:31:40    584s] [ SlackTraversorInit     ]      1   0:00:00.2  (   0.5 % )     0:00:00.2 /  0:00:00.2    1.0
[11/09 23:31:40    584s] [ CellServerInit         ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.9
[11/09 23:31:40    584s] [ LibAnalyzerInit        ]      1   0:00:00.7  (   1.9 % )     0:00:00.7 /  0:00:00.7    1.0
[11/09 23:31:40    584s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.3
[11/09 23:31:40    584s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (   0.5 % )     0:00:00.2 /  0:00:00.2    1.1
[11/09 23:31:40    584s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   0.2 % )     0:00:00.8 /  0:00:00.8    1.0
[11/09 23:31:40    584s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/09 23:31:40    584s] [ TransformInit          ]      1   0:00:07.1  (  20.0 % )     0:00:07.1 /  0:00:07.4    1.0
[11/09 23:31:40    584s] [ OptSingleIteration     ]     24   0:00:00.5  (   1.3 % )     0:00:25.4 /  0:02:15.4    5.3
[11/09 23:31:40    584s] [ OptGetWeight           ]     24   0:00:03.3  (   9.4 % )     0:00:03.3 /  0:00:03.3    1.0
[11/09 23:31:40    584s] [ OptEval                ]     24   0:00:11.5  (  32.3 % )     0:00:11.5 /  0:01:28.1    7.7
[11/09 23:31:40    584s] [ OptCommit              ]     24   0:00:01.7  (   4.8 % )     0:00:01.7 /  0:00:01.7    1.0
[11/09 23:31:40    584s] [ IncrTimingUpdate       ]     18   0:00:03.1  (   8.6 % )     0:00:03.1 /  0:00:16.2    5.3
[11/09 23:31:40    584s] [ PostCommitDelayUpdate  ]     24   0:00:01.4  (   4.0 % )     0:00:03.3 /  0:00:15.5    4.7
[11/09 23:31:40    584s] [ IncrDelayCalc          ]    708   0:00:01.9  (   5.3 % )     0:00:01.9 /  0:00:14.2    7.5
[11/09 23:31:40    584s] [ SetupOptGetWorkingSet  ]     24   0:00:00.9  (   2.4 % )     0:00:00.9 /  0:00:04.2    4.9
[11/09 23:31:40    584s] [ SetupOptGetActiveNode  ]     24   0:00:00.2  (   0.5 % )     0:00:00.2 /  0:00:01.0    6.1
[11/09 23:31:40    584s] [ SetupOptSlackGraph     ]     24   0:00:01.0  (   2.9 % )     0:00:01.0 /  0:00:04.8    4.6
[11/09 23:31:40    584s] [ MISC                   ]          0:00:01.8  (   5.2 % )     0:00:01.8 /  0:00:05.1    2.8
[11/09 23:31:40    584s] ---------------------------------------------------------------------------------------------
[11/09 23:31:40    584s]  GlobalOpt #1 TOTAL                 0:00:35.5  ( 100.0 % )     0:00:35.5 /  0:02:29.1    4.2
[11/09 23:31:40    584s] ---------------------------------------------------------------------------------------------
[11/09 23:31:40    584s] 
[11/09 23:31:40    584s] End: GigaOpt Global Optimization
[11/09 23:31:40    584s] *** Timing NOT met, worst failing slack is -3.655
[11/09 23:31:40    584s] *** Check timing (0:00:00.0)
[11/09 23:31:40    584s] Deleting Cell Server ...
[11/09 23:31:40    584s] Deleting Lib Analyzer.
[11/09 23:31:40    584s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[11/09 23:31:40    584s] Creating Cell Server ...(0, 0, 0, 0)
[11/09 23:31:40    584s] Summary for sequential cells identification: 
[11/09 23:31:40    584s]   Identified SBFF number: 148
[11/09 23:31:40    584s]   Identified MBFF number: 0
[11/09 23:31:40    584s]   Identified SB Latch number: 0
[11/09 23:31:40    584s]   Identified MB Latch number: 0
[11/09 23:31:40    584s]   Not identified SBFF number: 0
[11/09 23:31:40    584s]   Not identified MBFF number: 0
[11/09 23:31:40    584s]   Not identified SB Latch number: 0
[11/09 23:31:40    584s]   Not identified MB Latch number: 0
[11/09 23:31:40    584s]   Number of sequential cells which are not FFs: 106
[11/09 23:31:40    584s]  Visiting view : setup_analysis_view
[11/09 23:31:40    584s]    : PowerDomain = none : Weighted F : unweighted  = 21.30 (1.000) with rcCorner = 0
[11/09 23:31:40    584s]    : PowerDomain = none : Weighted F : unweighted  = 19.20 (1.000) with rcCorner = -1
[11/09 23:31:40    584s]  Visiting view : hold_analysis_view
[11/09 23:31:40    584s]    : PowerDomain = none : Weighted F : unweighted  = 8.80 (1.000) with rcCorner = 1
[11/09 23:31:40    584s]    : PowerDomain = none : Weighted F : unweighted  = 7.20 (1.000) with rcCorner = -1
[11/09 23:31:40    584s]  Setting StdDelay to 21.30
[11/09 23:31:40    584s] Creating Cell Server, finished. 
[11/09 23:31:40    584s] 
[11/09 23:31:40    585s] Deleting Cell Server ...
[11/09 23:31:40    585s] #InfoCS: Num dontuse cells 113, Num usable cells 1255
[11/09 23:31:40    585s] optDesignOneStep: Power Flow
[11/09 23:31:40    585s] #InfoCS: Num dontuse cells 113, Num usable cells 1255
[11/09 23:31:40    585s] GigaOpt Checkpoint: Internal reclaim -numThreads 8 -preCTS -noLeakageDegrade -force -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
[11/09 23:31:40    585s] Info: 1 don't touch net , 0 undriven net  excluded from IPO operation.
[11/09 23:31:40    585s] Info: 411 clock nets excluded from IPO operation.
[11/09 23:31:40    585s] ### Creating LA Mngr. totSessionCpu=0:09:45 mem=4273.5M
[11/09 23:31:40    585s] ### Creating LA Mngr, finished. totSessionCpu=0:09:45 mem=4273.5M
[11/09 23:31:40    585s] Creating Cell Server ...(0, 0, 0, 0)
[11/09 23:31:40    585s] Summary for sequential cells identification: 
[11/09 23:31:40    585s]   Identified SBFF number: 148
[11/09 23:31:40    585s]   Identified MBFF number: 0
[11/09 23:31:40    585s]   Identified SB Latch number: 0
[11/09 23:31:40    585s]   Identified MB Latch number: 0
[11/09 23:31:40    585s]   Not identified SBFF number: 0
[11/09 23:31:40    585s]   Not identified MBFF number: 0
[11/09 23:31:40    585s]   Not identified SB Latch number: 0
[11/09 23:31:40    585s]   Not identified MB Latch number: 0
[11/09 23:31:40    585s]   Number of sequential cells which are not FFs: 106
[11/09 23:31:40    585s]  Visiting view : setup_analysis_view
[11/09 23:31:40    585s]    : PowerDomain = none : Weighted F : unweighted  = 21.30 (1.000) with rcCorner = 0
[11/09 23:31:40    585s]    : PowerDomain = none : Weighted F : unweighted  = 19.20 (1.000) with rcCorner = -1
[11/09 23:31:40    585s]  Visiting view : hold_analysis_view
[11/09 23:31:40    585s]    : PowerDomain = none : Weighted F : unweighted  = 8.80 (1.000) with rcCorner = 1
[11/09 23:31:40    585s]    : PowerDomain = none : Weighted F : unweighted  = 7.20 (1.000) with rcCorner = -1
[11/09 23:31:40    585s]  Setting StdDelay to 21.30
[11/09 23:31:40    585s] Creating Cell Server, finished. 
[11/09 23:31:40    585s] 
[11/09 23:31:40    585s] Processing average sequential pin duty cycle 
[11/09 23:31:40    585s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[11/09 23:31:40    585s] ### Creating PhyDesignMc. totSessionCpu=0:09:45 mem=4450.9M
[11/09 23:31:40    585s] OPERPROF: Starting DPlace-Init at level 1, MEM:4450.9M
[11/09 23:31:40    585s] z: 2, totalTracks: 1
[11/09 23:31:40    585s] z: 4, totalTracks: 1
[11/09 23:31:40    585s] z: 6, totalTracks: 1
[11/09 23:31:40    585s] z: 8, totalTracks: 1
[11/09 23:31:40    585s] #spOpts: N=65 minPadR=1.1 mergeVia=F 
[11/09 23:31:40    585s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:4450.9M
[11/09 23:31:40    585s] OPERPROF:     Starting CMU at level 3, MEM:4450.9M
[11/09 23:31:40    585s] OPERPROF:     Finished CMU at level 3, CPU:0.007, REAL:0.005, MEM:4482.9M
[11/09 23:31:40    585s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.064, REAL:0.062, MEM:4482.9M
[11/09 23:31:40    585s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=4482.9MB).
[11/09 23:31:40    585s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.094, REAL:0.091, MEM:4482.9M
[11/09 23:31:40    585s] TotalInstCnt at PhyDesignMc Initialization: 29,700
[11/09 23:31:40    585s] ### Creating PhyDesignMc, finished. totSessionCpu=0:09:45 mem=4482.9M
[11/09 23:31:40    585s] Begin: Area Reclaim Optimization
[11/09 23:31:40    585s] *** AreaOpt #1 [begin] : totSession cpu/real = 0:09:45.4/0:03:08.8 (3.1), mem = 4482.9M
[11/09 23:31:40    585s] 
[11/09 23:31:40    585s] Creating Lib Analyzer ...
[11/09 23:31:40    585s] **Info: Trial Route has Max Route Layer 15/8.
[11/09 23:31:40    585s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 8 threads.
[11/09 23:31:40    585s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[11/09 23:31:40    585s] Total number of usable buffers from Lib Analyzer: 29 ( BUFX1MA10TH BUFX1BA10TH BUFHX1MA10TH BUFX2MA10TH BUFX2BA10TH BUFX1P7BA10TH BUFX1P2BA10TH BUFHX1P7MA10TH BUFX3MA10TH BUFX3BA10TH BUFHX3MA10TH BUFX4MA10TH BUFX5MA10TH BUFX5BA10TH BUFHX4MA10TH BUFX6MA10TH BUFX6BA10TH BUFHX5MA10TH BUFX7P5MA10TH BUFX7P5BA10TH BUFX9MA10TH BUFX9BA10TH BUFX11MA10TH BUFX11BA10TH BUFX13MA10TH BUFX13BA10TH BUFX16MA10TH BUFX16BA10TH BUFHX16MA10TH)
[11/09 23:31:40    585s] Total number of usable inverters from Lib Analyzer: 20 ( INVX1MA10TH INVX1BA10TH INVX0P8BA10TH INVX0P7BA10TH INVX0P6BA10TH INVX2MA10TH INVX2BA10TH INVX1P7BA10TH INVX1P4BA10TH INVX3MA10TH INVX3BA10TH INVX4BA10TH INVX5BA10TH INVX6BA10TH INVX7P5BA10TH INVX9BA10TH INVX11MA10TH INVX11BA10TH INVX13BA10TH INVX16BA10TH)
[11/09 23:31:40    585s] Total number of usable delay cells from Lib Analyzer: 2 ( DLY2X0P5MA10TH DLY4X0P5MA10TH)
[11/09 23:31:40    585s] 
[11/09 23:31:40    585s] {RT worst_rc_corner 0 8 7 0}
[11/09 23:31:41    586s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:09:46 mem=4486.9M
[11/09 23:31:41    586s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:09:46 mem=4486.9M
[11/09 23:31:41    586s] Creating Lib Analyzer, finished. 
[11/09 23:31:41    586s] Processing average sequential pin duty cycle 
[11/09 23:31:41    586s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.7758.5
[11/09 23:31:41    586s] Info: Begin MT loop @coeiCollectCachedPower with 8 threads.
[11/09 23:31:41    586s] Info: End MT loop @coeiCollectCachedPower.
[11/09 23:31:41    586s] (I,S,L,T): setup_analysis_view: NA, NA, 0.411103, 0.411103
[11/09 23:31:41    586s] ### Creating RouteCongInterface, started
[11/09 23:31:41    586s] 
[11/09 23:31:41    586s] #optDebug:  {2, 1.000, 0.8500} {3, 0.840, 0.8500} {4, 0.680, 0.8500} {5, 0.520, 0.8500} {6, 0.360, 0.8333} {7, 0.040, 0.4408} {8, 0.040, 0.4408} 
[11/09 23:31:41    586s] 
[11/09 23:31:41    586s] #optDebug: {0, 1.000}
[11/09 23:31:41    586s] ### Creating RouteCongInterface, finished
[11/09 23:31:42    587s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:4486.9M
[11/09 23:31:42    587s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:4486.9M
[11/09 23:31:42    587s] Reclaim Optimization WNS Slack -3.655  TNS Slack -387.375 Density 45.44
[11/09 23:31:42    587s] +---------+---------+--------+--------+------------+--------+
[11/09 23:31:42    587s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[11/09 23:31:42    587s] +---------+---------+--------+--------+------------+--------+
[11/09 23:31:42    587s] |   45.44%|        -|  -3.655|-387.375|   0:00:00.0| 4486.9M|
[11/09 23:31:43    592s] |   45.37%|       41|  -3.655|-387.375|   0:00:01.0| 4792.2M|
[11/09 23:31:43    592s] #optDebug: <stH: 2.0000 MiSeL: 33.7880>
[11/09 23:31:43    592s] |   45.37%|        0|  -3.655|-387.375|   0:00:00.0| 4792.2M|
[11/09 23:31:44    596s] |   45.33%|       70|  -3.655|-387.375|   0:00:01.0| 4792.2M|
[11/09 23:31:53    640s] |   44.87%|     1453|  -3.618|-387.946|   0:00:09.0| 4792.2M|
[11/09 23:31:53    643s] |   44.85%|       34|  -3.618|-387.945|   0:00:00.0| 4792.2M|
[11/09 23:31:54    643s] |   44.85%|        0|  -3.618|-387.945|   0:00:01.0| 4792.2M|
[11/09 23:31:54    643s] #optDebug: <stH: 2.0000 MiSeL: 33.7880>
[11/09 23:31:54    643s] |   44.85%|        0|  -3.618|-387.945|   0:00:00.0| 4792.2M|
[11/09 23:31:54    643s] +---------+---------+--------+--------+------------+--------+
[11/09 23:31:54    643s] Reclaim Optimization End WNS Slack -3.618  TNS Slack -387.945 Density 44.85
[11/09 23:31:54    643s] 
[11/09 23:31:54    643s] ** Summary: Restruct = 41 Buffer Deletion = 22 Declone = 50 Resize = 1252 **
[11/09 23:31:54    643s] --------------------------------------------------------------
[11/09 23:31:54    643s] |                                   | Total     | Sequential |
[11/09 23:31:54    643s] --------------------------------------------------------------
[11/09 23:31:54    643s] | Num insts resized                 |    1243  |      12    |
[11/09 23:31:54    643s] | Num insts undone                  |     235  |       0    |
[11/09 23:31:54    643s] | Num insts Downsized               |    1243  |      12    |
[11/09 23:31:54    643s] | Num insts Samesized               |       0  |       0    |
[11/09 23:31:54    643s] | Num insts Upsized                 |       0  |       0    |
[11/09 23:31:54    643s] | Num multiple commits+uncommits    |       9  |       -    |
[11/09 23:31:54    643s] --------------------------------------------------------------
[11/09 23:31:54    643s] End: Core Area Reclaim Optimization (cpu = 0:00:58.2) (real = 0:00:14.0) **
[11/09 23:31:54    643s] Info: Begin MT loop @coeiCollectCachedPower with 8 threads.
[11/09 23:31:54    643s] Info: End MT loop @coeiCollectCachedPower.
[11/09 23:31:54    643s] (I,S,L,T): setup_analysis_view: NA, NA, 0.398844, 0.398844
[11/09 23:31:54    643s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.7758.5
[11/09 23:31:54    643s] *** AreaOpt #1 [finish] : cpu/real = 0:00:58.5/0:00:13.7 (4.3), totSession cpu/real = 0:10:43.8/0:03:22.5 (3.2), mem = 4792.2M
[11/09 23:31:54    643s] 
[11/09 23:31:54    643s] =============================================================================================
[11/09 23:31:54    643s]  Step TAT Report for AreaOpt #1                                                 20.12-s088_1
[11/09 23:31:54    643s] =============================================================================================
[11/09 23:31:54    643s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/09 23:31:54    643s] ---------------------------------------------------------------------------------------------
[11/09 23:31:54    643s] [ SlackTraversorInit     ]      1   0:00:00.2  (   1.3 % )     0:00:00.2 /  0:00:00.2    1.0
[11/09 23:31:54    643s] [ LibAnalyzerInit        ]      1   0:00:00.8  (   6.2 % )     0:00:00.8 /  0:00:00.9    1.0
[11/09 23:31:54    643s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.8
[11/09 23:31:54    643s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   0.6 % )     0:00:00.1 /  0:00:00.1    1.4
[11/09 23:31:54    643s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/09 23:31:54    643s] [ OptSingleIteration     ]      7   0:00:00.2  (   1.7 % )     0:00:10.7 /  0:00:55.1    5.1
[11/09 23:31:54    643s] [ OptGetWeight           ]   1081   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.9
[11/09 23:31:54    643s] [ OptEval                ]   1081   0:00:01.5  (  10.8 % )     0:00:01.5 /  0:00:09.3    6.3
[11/09 23:31:54    643s] [ OptCommit              ]   1081   0:00:00.1  (   0.8 % )     0:00:00.1 /  0:00:00.1    0.9
[11/09 23:31:54    643s] [ IncrTimingUpdate       ]    214   0:00:07.5  (  54.5 % )     0:00:07.5 /  0:00:40.2    5.4
[11/09 23:31:54    643s] [ PostCommitDelayUpdate  ]   1139   0:00:00.6  (   4.1 % )     0:00:01.4 /  0:00:05.2    3.7
[11/09 23:31:54    643s] [ IncrDelayCalc          ]    949   0:00:00.8  (   6.1 % )     0:00:00.8 /  0:00:04.6    5.5
[11/09 23:31:54    643s] [ MISC                   ]          0:00:01.9  (  13.7 % )     0:00:01.9 /  0:00:02.2    1.2
[11/09 23:31:54    643s] ---------------------------------------------------------------------------------------------
[11/09 23:31:54    643s]  AreaOpt #1 TOTAL                   0:00:13.7  ( 100.0 % )     0:00:13.7 /  0:00:58.5    4.3
[11/09 23:31:54    643s] ---------------------------------------------------------------------------------------------
[11/09 23:31:54    643s] 
[11/09 23:31:54    643s] Executing incremental physical updates
[11/09 23:31:54    643s] Executing incremental physical updates
[11/09 23:31:54    643s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:4581.3M
[11/09 23:31:54    643s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.069, REAL:0.023, MEM:4582.7M
[11/09 23:31:54    643s] TotalInstCnt at PhyDesignMc Destruction: 29,586
[11/09 23:31:54    643s] End: Area Reclaim Optimization (cpu=0:00:59, real=0:00:14, mem=4275.75M, totSessionCpu=0:10:44).
[11/09 23:31:54    644s] OPERPROF: Starting spInitSiteArr at level 1, MEM:4275.7M
[11/09 23:31:54    644s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.054, REAL:0.054, MEM:4275.7M
[11/09 23:31:54    644s] **INFO: Flow update: Design is easy to close.
[11/09 23:31:54    644s] 
[11/09 23:31:54    644s] *** Start incrementalPlace ***
[11/09 23:31:54    644s] User Input Parameters:
[11/09 23:31:54    644s] - Congestion Driven    : On
[11/09 23:31:54    644s] - Timing Driven        : On
[11/09 23:31:54    644s] - Area-Violation Based : On
[11/09 23:31:54    644s] - Start Rollback Level : -5
[11/09 23:31:54    644s] - Legalized            : On
[11/09 23:31:54    644s] - Window Based         : Off
[11/09 23:31:54    644s] - eDen incr mode       : Off
[11/09 23:31:54    644s] - Small incr mode      : Off
[11/09 23:31:54    644s] 
[11/09 23:31:54    644s] TDRefine: refinePlace mode spiral search
[11/09 23:31:54    644s] no activity file in design. spp won't run.
[11/09 23:31:54    644s] Effort level <high> specified for reg2reg path_group
[11/09 23:31:55    645s] Effort level <high> specified for reg2cgate path_group
[11/09 23:31:55    645s] No Views given, use default active views for adaptive view pruning
[11/09 23:31:55    645s] SKP will enable view:
[11/09 23:31:55    645s]   setup_analysis_view
[11/09 23:31:55    645s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:4277.7M
[11/09 23:31:55    645s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.009, REAL:0.009, MEM:4277.7M
[11/09 23:31:55    645s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:4277.7M
[11/09 23:31:55    645s] Starting Early Global Route congestion estimation: mem = 4277.7M
[11/09 23:31:55    645s] (I)       Started Import and model ( Curr Mem: 4277.75 MB )
[11/09 23:31:55    645s] (I)       Started Create place DB ( Curr Mem: 4277.75 MB )
[11/09 23:31:55    645s] (I)       Started Import place data ( Curr Mem: 4277.75 MB )
[11/09 23:31:55    645s] (I)       Started Read instances and placement ( Curr Mem: 4277.75 MB )
[11/09 23:31:55    645s] (I)       Finished Read instances and placement ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 4292.62 MB )
[11/09 23:31:55    645s] (I)       Started Read nets ( Curr Mem: 4292.62 MB )
[11/09 23:31:55    645s] (I)       Finished Read nets ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 4296.62 MB )
[11/09 23:31:55    645s] (I)       Finished Import place data ( CPU: 0.09 sec, Real: 0.09 sec, Curr Mem: 4296.62 MB )
[11/09 23:31:55    645s] (I)       Finished Create place DB ( CPU: 0.09 sec, Real: 0.09 sec, Curr Mem: 4296.62 MB )
[11/09 23:31:55    645s] (I)       Started Create route DB ( Curr Mem: 4296.62 MB )
[11/09 23:31:55    645s] (I)       == Non-default Options ==
[11/09 23:31:55    645s] (I)       Maximum routing layer                              : 8
[11/09 23:31:55    645s] (I)       Number of threads                                  : 8
[11/09 23:31:55    645s] (I)       Use non-blocking free Dbs wires                    : false
[11/09 23:31:55    645s] (I)       Method to set GCell size                           : row
[11/09 23:31:55    645s] (I)       Counted 25427 PG shapes. We will not process PG shapes layer by layer.
[11/09 23:31:55    645s] (I)       Started Import route data (8T) ( Curr Mem: 4296.62 MB )
[11/09 23:31:55    645s] (I)       Use row-based GCell size
[11/09 23:31:55    645s] (I)       Use row-based GCell align
[11/09 23:31:55    645s] (I)       GCell unit size   : 4000
[11/09 23:31:55    645s] (I)       GCell multiplier  : 1
[11/09 23:31:55    645s] (I)       GCell row height  : 4000
[11/09 23:31:55    645s] (I)       Actual row height : 4000
[11/09 23:31:55    645s] (I)       GCell align ref   : 2000 4000
[11/09 23:31:55    645s] [NR-eGR] Track table information for default rule: 
[11/09 23:31:55    645s] [NR-eGR] M1 has no routable track
[11/09 23:31:55    645s] [NR-eGR] M2 has single uniform track structure
[11/09 23:31:55    645s] [NR-eGR] M3 has single uniform track structure
[11/09 23:31:55    645s] [NR-eGR] M4 has single uniform track structure
[11/09 23:31:55    645s] [NR-eGR] M5 has single uniform track structure
[11/09 23:31:55    645s] [NR-eGR] M6 has single uniform track structure
[11/09 23:31:55    645s] [NR-eGR] M7 has single uniform track structure
[11/09 23:31:55    645s] [NR-eGR] M8 has single uniform track structure
[11/09 23:31:55    645s] (I)       ===========================================================================
[11/09 23:31:55    645s] (I)       == Report All Rule Vias ==
[11/09 23:31:55    645s] (I)       ===========================================================================
[11/09 23:31:55    645s] (I)        Via Rule : (Default)
[11/09 23:31:55    645s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[11/09 23:31:55    645s] (I)       ---------------------------------------------------------------------------
[11/09 23:31:55    645s] (I)        1    3 : VIA1_X                     30 : VIA1_2CUT_W              
[11/09 23:31:55    645s] (I)        2    7 : VIA2_X                     35 : VIA2_2CUT_N              
[11/09 23:31:55    645s] (I)        3   11 : VIA3_X                     37 : VIA3_2CUT_E              
[11/09 23:31:55    645s] (I)        4   15 : VIA4_X                     42 : VIA4_2CUT_W              
[11/09 23:31:55    645s] (I)        5   19 : VIA5_X                     46 : VIA5_2CUT_W              
[11/09 23:31:55    645s] (I)        6   23 : VIA6_X                     51 : VIA6_2CUT_N              
[11/09 23:31:55    645s] (I)        7   27 : VIA7_X                     54 : VIA7_2CUT_W              
[11/09 23:31:55    645s] (I)       ===========================================================================
[11/09 23:31:55    645s] (I)       Started Read blockages ( Layer 2-8 ) ( Curr Mem: 4296.62 MB )
[11/09 23:31:55    645s] (I)       Started Read routing blockages ( Curr Mem: 4296.62 MB )
[11/09 23:31:55    645s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4296.62 MB )
[11/09 23:31:55    645s] (I)       Started Read instance blockages ( Curr Mem: 4296.62 MB )
[11/09 23:31:55    645s] (I)       Finished Read instance blockages ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 4296.62 MB )
[11/09 23:31:55    645s] (I)       Started Read PG blockages ( Curr Mem: 4296.62 MB )
[11/09 23:31:55    645s] [NR-eGR] Read 46353 PG shapes
[11/09 23:31:55    645s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4296.62 MB )
[11/09 23:31:55    645s] (I)       Started Read boundary cut boxes ( Curr Mem: 4296.62 MB )
[11/09 23:31:55    645s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4296.62 MB )
[11/09 23:31:55    645s] [NR-eGR] #Routing Blockages  : 20
[11/09 23:31:55    645s] [NR-eGR] #Instance Blockages : 3210
[11/09 23:31:55    645s] [NR-eGR] #PG Blockages       : 46353
[11/09 23:31:55    645s] [NR-eGR] #Halo Blockages     : 0
[11/09 23:31:55    645s] [NR-eGR] #Boundary Blockages : 21
[11/09 23:31:55    645s] (I)       Finished Read blockages ( Layer 2-8 ) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 4296.62 MB )
[11/09 23:31:55    645s] (I)       Started Read blackboxes ( Curr Mem: 4296.62 MB )
[11/09 23:31:55    645s] (I)       Design has 0 blackboxes considered as all layer blockages.
[11/09 23:31:55    645s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4296.62 MB )
[11/09 23:31:55    645s] (I)       Started Read prerouted ( Curr Mem: 4296.62 MB )
[11/09 23:31:55    645s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[11/09 23:31:55    645s] (I)       Finished Read prerouted ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 4296.62 MB )
[11/09 23:31:55    645s] (I)       Started Read unlegalized nets ( Curr Mem: 4296.62 MB )
[11/09 23:31:55    645s] (I)       Finished Read unlegalized nets ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 4296.62 MB )
[11/09 23:31:55    645s] (I)       Started Read nets ( Curr Mem: 4296.62 MB )
[11/09 23:31:55    645s] [NR-eGR] Read numTotalNets=31755  numIgnoredNets=0
[11/09 23:31:55    645s] (I)       Finished Read nets ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 4303.65 MB )
[11/09 23:31:55    645s] (I)       Started Set up via pillars ( Curr Mem: 4303.65 MB )
[11/09 23:31:55    645s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4303.65 MB )
[11/09 23:31:55    645s] (I)       early_global_route_priority property id does not exist.
[11/09 23:31:55    645s] (I)       Started Initialize 3D grid graph ( Curr Mem: 4303.65 MB )
[11/09 23:31:55    645s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4303.65 MB )
[11/09 23:31:55    645s] (I)       Model blockages into capacity
[11/09 23:31:55    645s] (I)       Read Num Blocks=49604  Num Prerouted Wires=0  Num CS=0
[11/09 23:31:55    645s] (I)       Started Initialize 3D capacity ( Curr Mem: 4303.65 MB )
[11/09 23:31:55    645s] (I)       Layer 1 (V) : #blockages 7650 : #preroutes 0
[11/09 23:31:55    646s] (I)       Layer 2 (H) : #blockages 7355 : #preroutes 0
[11/09 23:31:55    646s] (I)       Layer 3 (V) : #blockages 9207 : #preroutes 0
[11/09 23:31:55    646s] (I)       Layer 4 (H) : #blockages 9489 : #preroutes 0
[11/09 23:31:55    646s] (I)       Layer 5 (V) : #blockages 9489 : #preroutes 0
[11/09 23:31:55    646s] (I)       Layer 6 (H) : #blockages 5585 : #preroutes 0
[11/09 23:31:55    646s] (I)       Layer 7 (V) : #blockages 829 : #preroutes 0
[11/09 23:31:55    646s] (I)       Finished Initialize 3D capacity ( CPU: 0.09 sec, Real: 0.09 sec, Curr Mem: 4303.65 MB )
[11/09 23:31:55    646s] (I)       -- layer congestion ratio --
[11/09 23:31:55    646s] (I)       Layer 1 : 0.100000
[11/09 23:31:55    646s] (I)       Layer 2 : 0.700000
[11/09 23:31:55    646s] (I)       Layer 3 : 0.700000
[11/09 23:31:55    646s] (I)       Layer 4 : 0.700000
[11/09 23:31:55    646s] (I)       Layer 5 : 0.700000
[11/09 23:31:55    646s] (I)       Layer 6 : 0.700000
[11/09 23:31:55    646s] (I)       Layer 7 : 0.700000
[11/09 23:31:55    646s] (I)       Layer 8 : 0.700000
[11/09 23:31:55    646s] (I)       ----------------------------
[11/09 23:31:55    646s] (I)       Number of ignored nets                =      0
[11/09 23:31:55    646s] (I)       Number of connected nets              =      0
[11/09 23:31:55    646s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[11/09 23:31:55    646s] (I)       Number of clock nets                  =    411.  Ignored: No
[11/09 23:31:55    646s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[11/09 23:31:55    646s] (I)       Number of special nets                =      0.  Ignored: Yes
[11/09 23:31:55    646s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[11/09 23:31:55    646s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[11/09 23:31:55    646s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[11/09 23:31:55    646s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[11/09 23:31:55    646s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[11/09 23:31:55    646s] (I)       Finished Import route data (8T) ( CPU: 0.14 sec, Real: 0.14 sec, Curr Mem: 4303.65 MB )
[11/09 23:31:55    646s] (I)       Finished Create route DB ( CPU: 0.14 sec, Real: 0.14 sec, Curr Mem: 4303.65 MB )
[11/09 23:31:55    646s] (I)       Started Read aux data ( Curr Mem: 4303.65 MB )
[11/09 23:31:55    646s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4303.65 MB )
[11/09 23:31:55    646s] (I)       Started Others data preparation ( Curr Mem: 4303.65 MB )
[11/09 23:31:55    646s] [NR-eGR] There are 411 clock nets ( 0 with NDR ).
[11/09 23:31:55    646s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4303.65 MB )
[11/09 23:31:55    646s] (I)       Started Create route kernel ( Curr Mem: 4303.65 MB )
[11/09 23:31:55    646s] (I)       Ndr track 0 does not exist
[11/09 23:31:55    646s] (I)       ---------------------Grid Graph Info--------------------
[11/09 23:31:55    646s] (I)       Routing area        : (0, 0) - (2372000, 1372000)
[11/09 23:31:55    646s] (I)       Core area           : (2000, 4000) - (2370000, 1370000)
[11/09 23:31:55    646s] (I)       Site width          :   400  (dbu)
[11/09 23:31:55    646s] (I)       Row height          :  4000  (dbu)
[11/09 23:31:55    646s] (I)       GCell row height    :  4000  (dbu)
[11/09 23:31:55    646s] (I)       GCell width         :  4000  (dbu)
[11/09 23:31:55    646s] (I)       GCell height        :  4000  (dbu)
[11/09 23:31:55    646s] (I)       Grid                :   593   343     8
[11/09 23:31:55    646s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8
[11/09 23:31:55    646s] (I)       Vertical capacity   :     0  4000     0  4000     0  4000     0  4000
[11/09 23:31:55    646s] (I)       Horizontal capacity :     0     0  4000     0  4000     0  4000     0
[11/09 23:31:55    646s] (I)       Default wire width  :   180   200   200   200   200   200   200   800
[11/09 23:31:55    646s] (I)       Default wire space  :   180   200   200   200   200   200   200   800
[11/09 23:31:55    646s] (I)       Default wire pitch  :   360   400   400   400   400   400   400  1600
[11/09 23:31:55    646s] (I)       Default pitch size  :   360   400   400   400   400   400   400  1600
[11/09 23:31:55    646s] (I)       First track coord   :     0   200   200   200   200   200   200  1200
[11/09 23:31:55    646s] (I)       Num tracks per GCell: 11.11 10.00 10.00 10.00 10.00 10.00 10.00  2.50
[11/09 23:31:55    646s] (I)       Total num of tracks :     0  5930  3430  5930  3430  5930  3430  1482
[11/09 23:31:55    646s] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[11/09 23:31:55    646s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0
[11/09 23:31:55    646s] (I)       --------------------------------------------------------
[11/09 23:31:55    646s] 
[11/09 23:31:55    646s] [NR-eGR] ============ Routing rule table ============
[11/09 23:31:55    646s] [NR-eGR] Rule id: 0  Nets: 31754 
[11/09 23:31:55    646s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[11/09 23:31:55    646s] (I)       Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=400  L8=1600
[11/09 23:31:55    646s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[11/09 23:31:55    646s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[11/09 23:31:55    646s] [NR-eGR] ========================================
[11/09 23:31:55    646s] [NR-eGR] 
[11/09 23:31:55    646s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[11/09 23:31:55    646s] (I)       blocked tracks on layer2 : = 1433768 / 2033990 (70.49%)
[11/09 23:31:55    646s] (I)       blocked tracks on layer3 : = 1268476 / 2033990 (62.36%)
[11/09 23:31:55    646s] (I)       blocked tracks on layer4 : = 1428071 / 2033990 (70.21%)
[11/09 23:31:55    646s] (I)       blocked tracks on layer5 : = 471554 / 2033990 (23.18%)
[11/09 23:31:55    646s] (I)       blocked tracks on layer6 : = 632197 / 2033990 (31.08%)
[11/09 23:31:55    646s] (I)       blocked tracks on layer7 : = 962375 / 2033990 (47.31%)
[11/09 23:31:55    646s] (I)       blocked tracks on layer8 : = 508326 / 508326 (100.00%)
[11/09 23:31:55    646s] (I)       Finished Create route kernel ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4311.80 MB )
[11/09 23:31:55    646s] (I)       Finished Import and model ( CPU: 0.24 sec, Real: 0.24 sec, Curr Mem: 4311.80 MB )
[11/09 23:31:55    646s] (I)       Reset routing kernel
[11/09 23:31:55    646s] (I)       Started Global Routing ( Curr Mem: 4311.80 MB )
[11/09 23:31:55    646s] (I)       Started Initialization ( Curr Mem: 4311.80 MB )
[11/09 23:31:55    646s] (I)       totalPins=113483  totalGlobalPin=110074 (97.00%)
[11/09 23:31:55    646s] (I)       Finished Initialization ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 4311.80 MB )
[11/09 23:31:55    646s] (I)       Started Net group 1 ( Curr Mem: 4311.80 MB )
[11/09 23:31:55    646s] (I)       Started Generate topology (8T) ( Curr Mem: 4311.80 MB )
[11/09 23:31:55    646s] (I)       Finished Generate topology (8T) ( CPU: 0.03 sec, Real: 0.02 sec, Curr Mem: 4311.80 MB )
[11/09 23:31:55    646s] (I)       total 2D Cap : 6609993 = (3550809 H, 3059184 V)
[11/09 23:31:55    646s] [NR-eGR] Layer group 1: route 31754 net(s) in layer range [2, 8]
[11/09 23:31:55    646s] (I)       
[11/09 23:31:55    646s] (I)       ============  Phase 1a Route ============
[11/09 23:31:55    646s] (I)       Started Phase 1a ( Curr Mem: 4311.80 MB )
[11/09 23:31:55    646s] (I)       Started Pattern routing ( Curr Mem: 4311.80 MB )
[11/09 23:31:55    646s] (I)       Finished Pattern routing ( CPU: 0.09 sec, Real: 0.09 sec, Curr Mem: 4311.80 MB )
[11/09 23:31:55    646s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 4311.80 MB )
[11/09 23:31:55    646s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 23
[11/09 23:31:55    646s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 4311.80 MB )
[11/09 23:31:55    646s] (I)       Usage: 490327 = (289067 H, 201260 V) = (8.14% H, 6.58% V) = (5.781e+05um H, 4.025e+05um V)
[11/09 23:31:55    646s] (I)       Started Add via demand to 2D ( Curr Mem: 4311.80 MB )
[11/09 23:31:55    646s] (I)       Finished Add via demand to 2D ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 4311.80 MB )
[11/09 23:31:55    646s] (I)       Finished Phase 1a ( CPU: 0.12 sec, Real: 0.12 sec, Curr Mem: 4311.80 MB )
[11/09 23:31:55    646s] (I)       
[11/09 23:31:55    646s] (I)       ============  Phase 1b Route ============
[11/09 23:31:55    646s] (I)       Started Phase 1b ( Curr Mem: 4311.80 MB )
[11/09 23:31:55    646s] (I)       Started Monotonic routing ( Curr Mem: 4311.80 MB )
[11/09 23:31:55    646s] (I)       Finished Monotonic routing ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 4311.80 MB )
[11/09 23:31:55    646s] (I)       Usage: 490346 = (289074 H, 201272 V) = (8.14% H, 6.58% V) = (5.781e+05um H, 4.025e+05um V)
[11/09 23:31:55    646s] (I)       Overflow of layer group 1: 0.16% H + 0.01% V. EstWL: 9.806920e+05um
[11/09 23:31:55    646s] (I)       Congestion metric : 0.16%H 0.01%V, 0.17%HV
[11/09 23:31:55    646s] (I)       Congestion threshold : each 60.00, sum 90.00
[11/09 23:31:55    646s] (I)       Finished Phase 1b ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 4311.80 MB )
[11/09 23:31:55    646s] (I)       
[11/09 23:31:55    646s] (I)       ============  Phase 1c Route ============
[11/09 23:31:55    646s] (I)       Started Phase 1c ( Curr Mem: 4311.80 MB )
[11/09 23:31:55    646s] (I)       Started Two level routing ( Curr Mem: 4311.80 MB )
[11/09 23:31:55    646s] (I)       Level2 Grid: 119 x 69
[11/09 23:31:55    646s] (I)       Started Two Level Routing ( Curr Mem: 4311.80 MB )
[11/09 23:31:55    646s] (I)       Finished Two Level Routing ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 4311.80 MB )
[11/09 23:31:55    646s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 4311.80 MB )
[11/09 23:31:55    646s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4311.80 MB )
[11/09 23:31:55    646s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4311.80 MB )
[11/09 23:31:55    646s] (I)       Finished Two level routing ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 4311.80 MB )
[11/09 23:31:55    646s] (I)       Usage: 490442 = (289082 H, 201360 V) = (8.14% H, 6.58% V) = (5.782e+05um H, 4.027e+05um V)
[11/09 23:31:55    646s] (I)       Finished Phase 1c ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 4311.80 MB )
[11/09 23:31:55    646s] (I)       
[11/09 23:31:55    646s] (I)       ============  Phase 1d Route ============
[11/09 23:31:55    646s] (I)       Started Phase 1d ( Curr Mem: 4311.80 MB )
[11/09 23:31:55    646s] (I)       Started Detoured routing ( Curr Mem: 4311.80 MB )
[11/09 23:31:55    646s] (I)       Finished Detoured routing ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 4311.80 MB )
[11/09 23:31:55    646s] (I)       Usage: 490516 = (289088 H, 201428 V) = (8.14% H, 6.58% V) = (5.782e+05um H, 4.029e+05um V)
[11/09 23:31:55    646s] (I)       Finished Phase 1d ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 4311.80 MB )
[11/09 23:31:55    646s] (I)       
[11/09 23:31:55    646s] (I)       ============  Phase 1e Route ============
[11/09 23:31:55    646s] (I)       Started Phase 1e ( Curr Mem: 4311.80 MB )
[11/09 23:31:55    646s] (I)       Started Route legalization ( Curr Mem: 4311.80 MB )
[11/09 23:31:55    646s] (I)       Started Legalize Blockage Violations ( Curr Mem: 4311.80 MB )
[11/09 23:31:55    646s] (I)       Finished Legalize Blockage Violations ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 4311.80 MB )
[11/09 23:31:55    646s] (I)       Finished Route legalization ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 4311.80 MB )
[11/09 23:31:55    646s] (I)       Usage: 490516 = (289088 H, 201428 V) = (8.14% H, 6.58% V) = (5.782e+05um H, 4.029e+05um V)
[11/09 23:31:55    646s] [NR-eGR] Early Global Route overflow of layer group 1: 0.06% H + 0.01% V. EstWL: 9.810320e+05um
[11/09 23:31:55    646s] (I)       Finished Phase 1e ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 4311.80 MB )
[11/09 23:31:55    646s] (I)       
[11/09 23:31:55    646s] (I)       ============  Phase 1l Route ============
[11/09 23:31:55    646s] (I)       Started Phase 1l ( Curr Mem: 4311.80 MB )
[11/09 23:31:55    646s] (I)       Started Layer assignment (8T) ( Curr Mem: 4311.80 MB )
[11/09 23:31:55    646s] (I)       Current Layer assignment (8T) [Initialization] ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 4311.80 MB )
[11/09 23:31:55    647s] (I)       Finished Layer assignment (8T) ( CPU: 0.66 sec, Real: 0.16 sec, Curr Mem: 4311.80 MB )
[11/09 23:31:55    647s] (I)       Finished Phase 1l ( CPU: 0.66 sec, Real: 0.16 sec, Curr Mem: 4311.80 MB )
[11/09 23:31:55    647s] (I)       Finished Net group 1 ( CPU: 0.92 sec, Real: 0.40 sec, Curr Mem: 4311.80 MB )
[11/09 23:31:55    647s] (I)       Started Clean cong LA ( Curr Mem: 4311.80 MB )
[11/09 23:31:55    647s] (I)       Finished Clean cong LA ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4311.80 MB )
[11/09 23:31:55    647s] (I)                   capacity    demand   overflow    blocked   non-blocked   
[11/09 23:31:55    647s] (I)       Layer  2:     747478    164146       143     1202230      825830    (59.28%) 
[11/09 23:31:55    647s] (I)       Layer  3:     773362    176830       100     1195580      834980    (58.88%) 
[11/09 23:31:55    647s] (I)       Layer  4:     749325     61082        21     1203850      824210    (59.36%) 
[11/09 23:31:55    647s] (I)       Layer  5:    1573569    117664       256      389700     1640860    (19.19%) 
[11/09 23:31:55    647s] (I)       Layer  6:    1559757     22373         0      384450     1643610    (18.96%) 
[11/09 23:31:55    647s] (I)       Layer  7:    1206228      1219         0      702910     1327650    (34.62%) 
[11/09 23:31:55    647s] (I)       Layer  8:          0         0         0      507015           0    (100.00%) 
[11/09 23:31:55    647s] (I)       Total:       6609719    543314       520     5585735     7097140    (44.04%) 
[11/09 23:31:55    647s] (I)       
[11/09 23:31:55    647s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[11/09 23:31:55    647s] [NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[11/09 23:31:55    647s] [NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[11/09 23:31:55    647s] [NR-eGR]       Layer              (1-4)             (5-9)           (10-13)           (14-18)    OverCon 
[11/09 23:31:55    647s] [NR-eGR] -------------------------------------------------------------------------------------------------
[11/09 23:31:55    647s] [NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[11/09 23:31:55    647s] [NR-eGR]      M2  (2)        50( 0.06%)         2( 0.00%)         1( 0.00%)         2( 0.00%)   ( 0.07%) 
[11/09 23:31:55    647s] [NR-eGR]      M3  (3)        66( 0.08%)         1( 0.00%)         2( 0.00%)         0( 0.00%)   ( 0.08%) 
[11/09 23:31:55    647s] [NR-eGR]      M4  (4)         9( 0.01%)         2( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[11/09 23:31:55    647s] [NR-eGR]      M5  (5)       135( 0.08%)         6( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.09%) 
[11/09 23:31:55    647s] [NR-eGR]      M6  (6)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[11/09 23:31:55    647s] [NR-eGR]      M7  (7)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[11/09 23:31:55    647s] [NR-eGR]      M8  (8)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[11/09 23:31:55    647s] [NR-eGR] -------------------------------------------------------------------------------------------------
[11/09 23:31:55    647s] [NR-eGR] Total              260( 0.04%)        11( 0.00%)         3( 0.00%)         2( 0.00%)   ( 0.04%) 
[11/09 23:31:55    647s] [NR-eGR] 
[11/09 23:31:55    647s] (I)       Finished Global Routing ( CPU: 0.95 sec, Real: 0.44 sec, Curr Mem: 4311.80 MB )
[11/09 23:31:55    647s] (I)       Started Export 3D cong map ( Curr Mem: 4311.80 MB )
[11/09 23:31:55    647s] (I)       total 2D Cap : 6638926 = (3569206 H, 3069720 V)
[11/09 23:31:55    647s] (I)       Started Export 2D cong map ( Curr Mem: 4311.80 MB )
[11/09 23:31:55    647s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.03% H + 0.00% V
[11/09 23:31:55    647s] [NR-eGR] Overflow after Early Global Route 0.05% H + 0.01% V
[11/09 23:31:55    647s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4311.80 MB )
[11/09 23:31:55    647s] (I)       Finished Export 3D cong map ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 4311.80 MB )
[11/09 23:31:55    647s] Early Global Route congestion estimation runtime: 0.70 seconds, mem = 4311.8M
[11/09 23:31:55    647s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:1.214, REAL:0.698, MEM:4311.8M
[11/09 23:31:55    647s] OPERPROF: Starting HotSpotCal at level 1, MEM:4311.8M
[11/09 23:31:55    647s] [hotspot] +------------+---------------+---------------+
[11/09 23:31:55    647s] [hotspot] |            |   max hotspot | total hotspot |
[11/09 23:31:55    647s] [hotspot] +------------+---------------+---------------+
[11/09 23:31:55    647s] [hotspot] | normalized |          3.21 |          3.74 |
[11/09 23:31:55    647s] [hotspot] +------------+---------------+---------------+
[11/09 23:31:55    647s] Local HotSpot Analysis: normalized max congestion hotspot area = 3.21, normalized total congestion hotspot area = 3.74 (area is in unit of 4 std-cell row bins)
[11/09 23:31:55    647s] [hotspot] max/total 3.21/3.74, big hotspot (>10) total 0.00
[11/09 23:31:55    647s] [hotspot] top 3 congestion hotspot bounding boxes and scores of normalized hotspot
[11/09 23:31:55    647s] [hotspot] +-----+-------------------------------------+---------------+
[11/09 23:31:55    647s] [hotspot] | top |            hotspot bbox             | hotspot score |
[11/09 23:31:55    647s] [hotspot] +-----+-------------------------------------+---------------+
[11/09 23:31:55    647s] [hotspot] |  1  |   369.00   544.00   401.00   576.00 |        3.21   |
[11/09 23:31:55    647s] [hotspot] +-----+-------------------------------------+---------------+
[11/09 23:31:55    647s] [hotspot] |  2  |   737.00   416.00   769.00   448.00 |        0.26   |
[11/09 23:31:55    647s] [hotspot] +-----+-------------------------------------+---------------+
[11/09 23:31:55    647s] [hotspot] |  3  |   785.00   416.00   817.00   448.00 |        0.26   |
[11/09 23:31:55    647s] [hotspot] +-----+-------------------------------------+---------------+
[11/09 23:31:55    647s] Top 3 hotspots total area: 3.74
[11/09 23:31:55    647s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.021, REAL:0.012, MEM:4311.8M
[11/09 23:31:55    647s] 
[11/09 23:31:55    647s] === incrementalPlace Internal Loop 1 ===
[11/09 23:31:55    647s] clkAW=1 clkAWMode=4 maxIt=2 maxTh=10.0 totTh=100.0 MP=1.100 maxM=-1 pMaxM=3
[11/09 23:31:55    647s] OPERPROF: Starting IPInitSPData at level 1, MEM:4311.8M
[11/09 23:31:55    647s] z: 2, totalTracks: 1
[11/09 23:31:55    647s] z: 4, totalTracks: 1
[11/09 23:31:55    647s] z: 6, totalTracks: 1
[11/09 23:31:55    647s] z: 8, totalTracks: 1
[11/09 23:31:55    647s] #spOpts: N=65 minPadR=1.1 
[11/09 23:31:55    647s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:4311.8M
[11/09 23:31:56    647s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.191, REAL:0.191, MEM:4311.8M
[11/09 23:31:56    647s] OPERPROF:   Starting post-place ADS at level 2, MEM:4311.8M
[11/09 23:31:56    647s] ADSU 0.466 -> 0.467. GS 16.000
[11/09 23:31:56    647s] OPERPROF:   Finished post-place ADS at level 2, CPU:0.085, REAL:0.085, MEM:4311.8M
[11/09 23:31:56    647s] OPERPROF:   Starting spMPad at level 2, MEM:4311.8M
[11/09 23:31:56    647s] OPERPROF:     Starting spContextMPad at level 3, MEM:4311.8M
[11/09 23:31:56    647s] OPERPROF:     Finished spContextMPad at level 3, CPU:0.000, REAL:0.000, MEM:4311.8M
[11/09 23:31:56    647s] OPERPROF:   Finished spMPad at level 2, CPU:0.020, REAL:0.020, MEM:4311.8M
[11/09 23:31:56    647s] OPERPROF:   Starting spInitNetWt at level 2, MEM:4311.8M
[11/09 23:31:56    647s] no activity file in design. spp won't run.
[11/09 23:31:56    647s] [spp] 0
[11/09 23:31:56    647s] [adp] 0:1:1:1
[11/09 23:31:56    647s] OPERPROF:   Finished spInitNetWt at level 2, CPU:0.006, REAL:0.006, MEM:4311.8M
[11/09 23:31:56    647s] SP #FI/SF FL/PI 0/0 29586/0
[11/09 23:31:56    647s] OPERPROF: Finished IPInitSPData at level 1, CPU:0.357, REAL:0.357, MEM:4311.8M
[11/09 23:31:56    647s] PP off. flexM 0
[11/09 23:31:56    647s] OPERPROF: Starting CDPad at level 1, MEM:4311.8M
[11/09 23:31:56    647s] 3DP is on.
[11/09 23:31:56    647s] 3DP OF M2 0.004, M4 0.001. Diff 0
[11/09 23:31:56    647s] design sh 0.061.
[11/09 23:31:56    647s] design sh 0.060.
[11/09 23:31:56    647s] 3DP (1, 3) DPT Adjust 0. 0.700, 0.735, delta 0.000. WS budget 1000.0000. useSoftMinPad 0, softMinPadScale 1
[11/09 23:31:56    647s] design sh 0.050.
[11/09 23:31:56    648s] CDPadU 0.613 -> 0.572. R=0.476, N=29586, GS=2.000
[11/09 23:31:56    648s] OPERPROF: Finished CDPad at level 1, CPU:0.707, REAL:0.146, MEM:4316.5M
[11/09 23:31:56    648s] OPERPROF: Starting InitSKP at level 1, MEM:4316.5M
[11/09 23:31:56    648s] no activity file in design. spp won't run.
[11/09 23:31:57    651s] no activity file in design. spp won't run.
[11/09 23:31:58    656s] *** Finished SKP initialization (cpu=0:00:08.3, real=0:00:02.0)***
[11/09 23:31:58    656s] OPERPROF: Finished InitSKP at level 1, CPU:8.279, REAL:2.590, MEM:4594.4M
[11/09 23:31:58    656s] NP #FI/FS/SF FL/PI: 6504/0/0 29586/0
[11/09 23:31:58    656s] no activity file in design. spp won't run.
[11/09 23:31:59    656s] 
[11/09 23:31:59    656s] AB Est...
[11/09 23:31:59    656s] OPERPROF: Starting npPlace at level 1, MEM:4605.1M
[11/09 23:31:59    656s] OPERPROF: Finished npPlace at level 1, CPU:0.179, REAL:0.052, MEM:4670.2M
[11/09 23:31:59    656s] Iteration  5: Skipped, with CDP Off
[11/09 23:31:59    656s] 
[11/09 23:31:59    656s] AB Est...
[11/09 23:31:59    656s] OPERPROF: Starting npPlace at level 1, MEM:4702.2M
[11/09 23:31:59    657s] OPERPROF: Finished npPlace at level 1, CPU:0.201, REAL:0.047, MEM:4670.2M
[11/09 23:31:59    657s] Iteration  6: Skipped, with CDP Off
[11/09 23:31:59    657s] 
[11/09 23:31:59    657s] AB Est...
[11/09 23:31:59    657s] OPERPROF: Starting npPlace at level 1, MEM:4702.2M
[11/09 23:31:59    657s] OPERPROF: Finished npPlace at level 1, CPU:0.193, REAL:0.046, MEM:4670.2M
[11/09 23:31:59    657s] Iteration  7: Skipped, with CDP Off
[11/09 23:31:59    657s] OPERPROF: Starting npPlace at level 1, MEM:4798.2M
[11/09 23:31:59    657s] Legalizing MH Cells... 0 / 0 / 0 (level 6)
[11/09 23:31:59    657s] No instances found in the vector
[11/09 23:31:59    657s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=4702.2M, DRC: 0)
[11/09 23:31:59    657s] 0 (out of 0) MH cells were successfully legalized.
[11/09 23:32:06    692s] Iteration  8: Total net bbox = 8.399e+05 (5.15e+05 3.25e+05)
[11/09 23:32:06    692s]               Est.  stn bbox = 1.015e+06 (6.18e+05 3.97e+05)
[11/09 23:32:06    692s]               cpu = 0:00:34.7 real = 0:00:07.0 mem = 4966.8M
[11/09 23:32:06    692s] OPERPROF: Finished npPlace at level 1, CPU:34.835, REAL:6.870, MEM:4828.8M
[11/09 23:32:06    692s] no activity file in design. spp won't run.
[11/09 23:32:06    692s] NP #FI/FS/SF FL/PI: 6504/0/0 29586/0
[11/09 23:32:06    692s] no activity file in design. spp won't run.
[11/09 23:32:06    692s] OPERPROF: Starting npPlace at level 1, MEM:4796.8M
[11/09 23:32:06    692s] Legalizing MH Cells... 0 / 0 / 0 (level 7)
[11/09 23:32:06    692s] No instances found in the vector
[11/09 23:32:06    692s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=4704.8M, DRC: 0)
[11/09 23:32:06    692s] 0 (out of 0) MH cells were successfully legalized.
