Makefile:47: must set CVA6_REPO_DIR to point at the root of CVA6 sources -- doing it for you...
Makefile:152: XCELIUM_HOME not set which is necessary for compiling DPIs when using XCELIUM
[Verilator] Building Model
verilator --no-timing verilator_config.vlt -f core/Flist.cva6 core/cva6_rvfi.sv /home/ninolomata/Desktop/Development/cva6-development/cva6/corev_apu/tb/ariane_axi_pkg.sv /home/ninolomata/Desktop/Development/cva6-development/cva6/corev_apu/tb/axi_intf.sv /home/ninolomata/Desktop/Development/cva6-development/cva6/corev_apu/register_interface/src/reg_intf.sv /home/ninolomata/Desktop/Development/cva6-development/cva6/corev_apu/tb/ariane_soc_pkg.sv /home/ninolomata/Desktop/Development/cva6-development/cva6/vendor/zero-day/axi_tagcontroller/src/common_cells/src/cb_filter_pkg.sv /home/ninolomata/Desktop/Development/cva6-development/cva6/vendor/zero-day/axi_tagcontroller/src/axi_llc/src/axi_llc_pkg.sv /home/ninolomata/Desktop/Development/cva6-development/cva6/vendor/zero-day/axi_tagcontroller/src/axi_llc/src/axi_llc_reg_pkg.sv /home/ninolomata/Desktop/Development/cva6-development/cva6/vendor/zero-day/axi_tagcontroller/include/axi_tagctrl_pkg.sv /home/ninolomata/Desktop/Development/cva6-development/cva6/corev_apu/riscv-dbg/src/dm_pkg.sv /home/ninolomata/Desktop/Development/cva6-development/cva6/corev_apu/tb/ariane_axi_soc_pkg.sv /home/ninolomata/Desktop/Development/cva6-development/cva6/corev_apu/src/ariane.sv /home/ninolomata/Desktop/Development/cva6-development/cva6/corev_apu/bootrom/bootrom.sv /home/ninolomata/Desktop/Development/cva6-development/cva6/corev_apu/clint/axi_lite_interface.sv /home/ninolomata/Desktop/Development/cva6-development/cva6/corev_apu/clint/clint.sv /home/ninolomata/Desktop/Development/cva6-development/cva6/corev_apu/fpga/src/axi2apb/src/axi2apb_64_32.sv /home/ninolomata/Desktop/Development/cva6-development/cva6/corev_apu/fpga/src/axi2apb/src/axi2apb.sv /home/ninolomata/Desktop/Development/cva6-development/cva6/corev_apu/fpga/src/axi2apb/src/axi2apb_wrap.sv /home/ninolomata/Desktop/Development/cva6-development/cva6/corev_apu/fpga/src/apb_timer/apb_timer.sv /home/ninolomata/Desktop/Development/cva6-development/cva6/corev_apu/fpga/src/apb_timer/timer.sv /home/ninolomata/Desktop/Development/cva6-development/cva6/corev_apu/fpga/src/axi_slice/src/axi_ar_buffer.sv /home/ninolomata/Desktop/Development/cva6-development/cva6/corev_apu/fpga/src/axi_slice/src/axi_aw_buffer.sv /home/ninolomata/Desktop/Development/cva6-development/cva6/corev_apu/fpga/src/axi_slice/src/axi_b_buffer.sv /home/ninolomata/Desktop/Development/cva6-development/cva6/corev_apu/fpga/src/axi_slice/src/axi_r_buffer.sv /home/ninolomata/Desktop/Development/cva6-development/cva6/corev_apu/fpga/src/axi_slice/src/axi_single_slice.sv /home/ninolomata/Desktop/Development/cva6-development/cva6/corev_apu/fpga/src/axi_slice/src/axi_slice.sv /home/ninolomata/Desktop/Development/cva6-development/cva6/corev_apu/fpga/src/axi_slice/src/axi_slice_wrap.sv /home/ninolomata/Desktop/Development/cva6-development/cva6/corev_apu/fpga/src/axi_slice/src/axi_w_buffer.sv /home/ninolomata/Desktop/Development/cva6-development/cva6/corev_apu/src/axi_riscv_atomics/src/axi_res_tbl.sv /home/ninolomata/Desktop/Development/cva6-development/cva6/corev_apu/src/axi_riscv_atomics/src/axi_riscv_amos_alu.sv /home/ninolomata/Desktop/Development/cva6-development/cva6/corev_apu/src/axi_riscv_atomics/src/axi_riscv_amos.sv /home/ninolomata/Desktop/Development/cva6-development/cva6/corev_apu/src/axi_riscv_atomics/src/axi_riscv_atomics.sv /home/ninolomata/Desktop/Development/cva6-development/cva6/corev_apu/src/axi_riscv_atomics/src/axi_riscv_atomics_wrap.sv /home/ninolomata/Desktop/Development/cva6-development/cva6/corev_apu/src/axi_riscv_atomics/src/axi_riscv_lrsc.sv /home/ninolomata/Desktop/Development/cva6-development/cva6/corev_apu/src/axi_riscv_atomics/src/axi_riscv_lrsc_wrap.sv /home/ninolomata/Desktop/Development/cva6-development/cva6/corev_apu/axi_mem_if/src/axi2mem.sv /home/ninolomata/Desktop/Development/cva6-development/cva6/corev_apu/rv_plic/rtl/rv_plic_target.sv /home/ninolomata/Desktop/Development/cva6-development/cva6/corev_apu/rv_plic/rtl/rv_plic_gateway.sv /home/ninolomata/Desktop/Development/cva6-development/cva6/corev_apu/rv_plic/rtl/plic_regmap.sv /home/ninolomata/Desktop/Development/cva6-development/cva6/corev_apu/rv_plic/rtl/plic_top.sv /home/ninolomata/Desktop/Development/cva6-development/cva6/corev_apu/riscv-dbg/src/dmi_cdc.sv /home/ninolomata/Desktop/Development/cva6-development/cva6/corev_apu/riscv-dbg/src/dmi_jtag.sv /home/ninolomata/Desktop/Development/cva6-development/cva6/corev_apu/riscv-dbg/src/dmi_jtag_tap.sv /home/ninolomata/Desktop/Development/cva6-development/cva6/corev_apu/riscv-dbg/src/dm_csrs.sv /home/ninolomata/Desktop/Development/cva6-development/cva6/corev_apu/riscv-dbg/src/dm_mem.sv /home/ninolomata/Desktop/Development/cva6-development/cva6/corev_apu/riscv-dbg/src/dm_sba.sv /home/ninolomata/Desktop/Development/cva6-development/cva6/corev_apu/riscv-dbg/src/dm_top.sv /home/ninolomata/Desktop/Development/cva6-development/cva6/corev_apu/riscv-dbg/debug_rom/debug_rom.sv /home/ninolomata/Desktop/Development/cva6-development/cva6/corev_apu/register_interface/src/apb_to_reg.sv /home/ninolomata/Desktop/Development/cva6-development/cva6/corev_apu/register_interface/vendor/lowrisc_opentitan/src/prim_subreg.sv /home/ninolomata/Desktop/Development/cva6-development/cva6/corev_apu/register_interface/vendor/lowrisc_opentitan/src/prim_subreg_arb.sv /home/ninolomata/Desktop/Development/cva6-development/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv /home/ninolomata/Desktop/Development/cva6-development/cva6/vendor/pulp-platform/common_cells/src/rstgen_bypass.sv /home/ninolomata/Desktop/Development/cva6-development/cva6/vendor/pulp-platform/common_cells/src/rstgen.sv /home/ninolomata/Desktop/Development/cva6-development/cva6/vendor/pulp-platform/common_cells/src/addr_decode.sv /home/ninolomata/Desktop/Development/cva6-development/cva6/vendor/pulp-platform/common_cells/src/stream_register.sv /home/ninolomata/Desktop/Development/cva6-development/cva6/vendor/pulp-platform/axi/src/axi_cut.sv /home/ninolomata/Desktop/Development/cva6-development/cva6/vendor/pulp-platform/axi/src/axi_join.sv /home/ninolomata/Desktop/Development/cva6-development/cva6/vendor/pulp-platform/axi/src/axi_delayer.sv /home/ninolomata/Desktop/Development/cva6-development/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv /home/ninolomata/Desktop/Development/cva6-development/cva6/vendor/pulp-platform/axi/src/axi_id_prepend.sv /home/ninolomata/Desktop/Development/cva6-development/cva6/vendor/pulp-platform/axi/src/axi_atop_filter.sv /home/ninolomata/Desktop/Development/cva6-development/cva6/vendor/pulp-platform/axi/src/axi_err_slv.sv /home/ninolomata/Desktop/Development/cva6-development/cva6/vendor/pulp-platform/axi/src/axi_mux.sv /home/ninolomata/Desktop/Development/cva6-development/cva6/vendor/pulp-platform/axi/src/axi_demux.sv /home/ninolomata/Desktop/Development/cva6-development/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv /home/ninolomata/Desktop/Development/cva6-development/cva6/vendor/pulp-platform/axi/src/axi_isolate.sv /home/ninolomata/Desktop/Development/cva6-development/cva6/vendor/pulp-platform/common_cells/src/cdc_2phase.sv /home/ninolomata/Desktop/Development/cva6-development/cva6/vendor/pulp-platform/common_cells/src/spill_register_flushable.sv /home/ninolomata/Desktop/Development/cva6-development/cva6/vendor/pulp-platform/common_cells/src/spill_register.sv /home/ninolomata/Desktop/Development/cva6-development/cva6/vendor/pulp-platform/common_cells/src/deprecated/fifo_v1.sv /home/ninolomata/Desktop/Development/cva6-development/cva6/vendor/pulp-platform/common_cells/src/deprecated/fifo_v2.sv /home/ninolomata/Desktop/Development/cva6-development/cva6/vendor/pulp-platform/common_cells/src/stream_delay.sv /home/ninolomata/Desktop/Development/cva6-development/cva6/vendor/pulp-platform/common_cells/src/lfsr_16bit.sv /home/ninolomata/Desktop/Development/cva6-development/cva6/vendor/zero-day/axi_tagcontroller/src/common_cells/src/cb_filter.sv /home/ninolomata/Desktop/Development/cva6-development/cva6/vendor/zero-day/axi_tagcontroller/src/common_cells/src/sub_per_hash.sv /home/ninolomata/Desktop/Development/cva6-development/cva6/vendor/pulp-platform/tech_cells_generic/src/deprecated/cluster_clk_cells.sv /home/ninolomata/Desktop/Development/cva6-development/cva6/vendor/pulp-platform/tech_cells_generic/src/deprecated/pulp_clk_cells.sv /home/ninolomata/Desktop/Development/cva6-development/cva6/vendor/pulp-platform/tech_cells_generic/src/rtl/tc_clk.sv /home/ninolomata/Desktop/Development/cva6-development/cva6/vendor/zero-day/axi_tagcontroller/src/axi_llc/src/axi_llc_burst_cutter.sv /home/ninolomata/Desktop/Development/cva6-development/cva6/vendor/zero-day/axi_tagcontroller/src/axi_llc/src/axi_llc_data_way.sv /home/ninolomata/Desktop/Development/cva6-development/cva6/vendor/zero-day/axi_tagcontroller/src/axi_llc/src/axi_llc_merge_unit.sv /home/ninolomata/Desktop/Development/cva6-development/cva6/vendor/zero-day/axi_tagcontroller/src/axi_llc/src/axi_llc_read_unit.sv /home/ninolomata/Desktop/Development/cva6-development/cva6/vendor/zero-day/axi_tagcontroller/src/axi_llc/src/axi_llc_reg_top.sv /home/ninolomata/Desktop/Development/cva6-development/cva6/vendor/zero-day/axi_tagcontroller/src/axi_llc/src/axi_llc_write_unit.sv /home/ninolomata/Desktop/Development/cva6-development/cva6/vendor/zero-day/axi_tagcontroller/src/axi_llc/src/eviction_refill/axi_llc_ax_master.sv /home/ninolomata/Desktop/Development/cva6-development/cva6/vendor/zero-day/axi_tagcontroller/src/axi_llc/src/eviction_refill/axi_llc_r_master.sv /home/ninolomata/Desktop/Development/cva6-development/cva6/vendor/zero-day/axi_tagcontroller/src/axi_llc/src/eviction_refill/axi_llc_w_master.sv /home/ninolomata/Desktop/Development/cva6-development/cva6/vendor/zero-day/axi_tagcontroller/src/axi_llc/src/hit_miss_detect/axi_llc_evict_box.sv /home/ninolomata/Desktop/Development/cva6-development/cva6/vendor/zero-day/axi_tagcontroller/src/axi_llc/src/hit_miss_detect/axi_llc_lock_box_bloom.sv /home/ninolomata/Desktop/Development/cva6-development/cva6/vendor/zero-day/axi_tagcontroller/src/axi_llc/src/hit_miss_detect/axi_llc_miss_counters.sv /home/ninolomata/Desktop/Development/cva6-development/cva6/vendor/zero-day/axi_tagcontroller/src/axi_llc/src/hit_miss_detect/axi_llc_tag_pattern_gen.sv /home/ninolomata/Desktop/Development/cva6-development/cva6/vendor/zero-day/axi_tagcontroller/src/axi_tagctrl_data_way.sv /home/ninolomata/Desktop/Development/cva6-development/cva6/vendor/zero-day/axi_tagcontroller/src/axi_tagctrl_ways.sv /home/ninolomata/Desktop/Development/cva6-development/cva6/vendor/zero-day/axi_tagcontroller/src/axi_llc/src/axi_llc_chan_splitter.sv /home/ninolomata/Desktop/Development/cva6-development/cva6/vendor/zero-day/axi_tagcontroller/src/axi_llc/src/axi_llc_evict_unit.sv /home/ninolomata/Desktop/Development/cva6-development/cva6/vendor/zero-day/axi_tagcontroller/src/axi_llc/src/axi_llc_refill_unit.sv /home/ninolomata/Desktop/Development/cva6-development/cva6/vendor/zero-day/axi_tagcontroller/src/axi_llc/src/axi_llc_ways.sv /home/ninolomata/Desktop/Development/cva6-development/cva6/vendor/zero-day/axi_tagcontroller/src/axi_llc/src/hit_miss_detect/axi_llc_tag_store.sv /home/ninolomata/Desktop/Development/cva6-development/cva6/vendor/zero-day/axi_tagcontroller/src/axi_tagc_read_unit.sv /home/ninolomata/Desktop/Development/cva6-development/cva6/vendor/zero-day/axi_tagcontroller/src/axi_tagc_write_unit.sv /home/ninolomata/Desktop/Development/cva6-development/cva6/vendor/zero-day/axi_tagcontroller/src/axi_tagctrl_ax.sv /home/ninolomata/Desktop/Development/cva6-development/cva6/vendor/zero-day/axi_tagcontroller/src/axi_tagctrl_config.sv /home/ninolomata/Desktop/Development/cva6-development/cva6/vendor/zero-day/axi_tagcontroller/src/axi_tagctrl_r.sv /home/ninolomata/Desktop/Development/cva6-development/cva6/vendor/zero-day/axi_tagcontroller/src/axi_tagctrl_w.sv /home/ninolomata/Desktop/Development/cva6-development/cva6/vendor/zero-day/axi_tagcontroller/src/axi_llc/src/axi_llc_config.sv /home/ninolomata/Desktop/Development/cva6-development/cva6/vendor/zero-day/axi_tagcontroller/src/axi_llc/src/axi_llc_hit_miss.sv /home/ninolomata/Desktop/Development/cva6-development/cva6/vendor/zero-day/axi_tagcontroller/src/axi_tagctrl_top.sv /home/ninolomata/Desktop/Development/cva6-development/cva6/vendor/zero-day/axi_tagcontroller/src/axi_tagctrl_reg_wrap.sv /home/ninolomata/Desktop/Development/cva6-development/cva6/corev_apu/tb/ariane_testharness.sv /home/ninolomata/Desktop/Development/cva6-development/cva6/corev_apu/tb/cva6_cheri_tag_mem.sv /home/ninolomata/Desktop/Development/cva6-development/cva6/corev_apu/tb/ariane_peripherals.sv /home/ninolomata/Desktop/Development/cva6-development/cva6/corev_apu/tb/rvfi_tracer.sv /home/ninolomata/Desktop/Development/cva6-development/cva6/corev_apu/tb/common/uart.sv /home/ninolomata/Desktop/Development/cva6-development/cva6/corev_apu/tb/common/SimDTM.sv /home/ninolomata/Desktop/Development/cva6-development/cva6/corev_apu/tb/common/SimJTAG.sv +define+ corev_apu/tb/common/mock_uart.sv +incdir+corev_apu/axi_node  --unroll-count 256 -Wall -Werror-PINMISSING -Werror-IMPLICIT -Wno-fatal -Wno-PINCONNECTEMPTY -Wno-ASSIGNDLY -Wno-DECLFILENAME -Wno-UNUSED -Wno-UNOPTFLAT -Wno-BLKANDNBLK -Wno-style  -DPRELOAD=1   --trace --trace-structs   -LDFLAGS "-L/home/ninolomata/Desktop/Development/cva6-development/cva6/tmp/toolchain-embs/lib -L/home/ninolomata/Desktop/Development/cva6-development/cva6//tools/spike/lib -Wl,-rpath,/home/ninolomata/Desktop/Development/cva6-development/cva6/tmp/toolchain-embs/lib -Wl,-rpath,/home/ninolomata/Desktop/Development/cva6-development/cva6//tools/spike/lib -lfesvr -lriscv -ldisasm  -lpthread " -CFLAGS "-I/include -I/include -I/share/verilator/include/vltstd -I/home/ninolomata/Desktop/Development/cva6-development/cva6/tmp/toolchain-embs/include -I/home/ninolomata/Desktop/Development/cva6-development/cva6//tools/spike/include -std=c++17 -I../corev_apu/tb/dpi -O3 -DVL_DEBUG -I/home/ninolomata/Desktop/Development/cva6-development/cva6//tools/spike"   --cc --vpi  +incdir+/home/ninolomata/Desktop/Development/cva6-development/cva6/vendor/pulp-platform/common_cells/include/  +incdir+/home/ninolomata/Desktop/Development/cva6-development/cva6/vendor/pulp-platform/axi/include/  +incdir+/home/ninolomata/Desktop/Development/cva6-development/cva6/vendor/zero-day/axi_tagcontroller/include/  +incdir+/home/ninolomata/Desktop/Development/cva6-development/cva6/vendor/zero-day/axi_tagcontroller/src/axi_llc/include/  +incdir+/home/ninolomata/Desktop/Development/cva6-development/cva6/corev_apu/register_interface/include/  +incdir+/home/ninolomata/Desktop/Development/cva6-development/cva6/corev_apu/tb/common/  +incdir+/home/ninolomata/Desktop/Development/cva6-development/cva6/vendor/pulp-platform/axi/include/  +incdir+/home/ninolomata/Desktop/Development/cva6-development/cva6/verif/core-v-verif/lib/uvm_agents/uvma_rvfi/  +incdir+/home/ninolomata/Desktop/Development/cva6-development/cva6/verif/core-v-verif/lib/uvm_components/uvmc_rvfi_reference_model/  +incdir+/home/ninolomata/Desktop/Development/cva6-development/cva6/verif/core-v-verif/lib/uvm_components/uvmc_rvfi_scoreboard/  +incdir+/home/ninolomata/Desktop/Development/cva6-development/cva6/verif/core-v-verif/lib/uvm_agents/uvma_core_cntrl/  +incdir+/home/ninolomata/Desktop/Development/cva6-development/cva6/verif/tb/core/  +incdir+/home/ninolomata/Desktop/Development/cva6-development/cva6/core/include/  +incdir+/home/ninolomata/Desktop/Development/cva6-development/cva6//tools/spike/include/disasm/ --top-module ariane_testharness --threads-dpi none --Mdir work-ver -O3 --exe corev_apu/tb/ariane_tb.cpp corev_apu/tb/dpi/SimDTM.cc corev_apu/tb/dpi/SimJTAG.cc corev_apu/tb/dpi/remote_bitbang.cc corev_apu/tb/dpi/msim_helper.cc
%Warning-WIDTHTRUNC: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/include/build_config_pkg.sv:148:21: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS's OR generates 32 bits.
                                                                                                                       : ... note: In instance 'ariane_testharness'
                     ... For warning description see https://verilator.org/warn/WIDTHTRUNC?v=5.020
                     ... Use "/* verilator lint_off WIDTHTRUNC */" and lint_on around source to disable this message.
%Warning-WIDTHCONCAT: /home/ninolomata/Desktop/Development/cva6-development/cva6/vendor/zero-day/axi_tagcontroller/src/axi_tagctrl_top.sv:121:31: Unsized numbers/parameters not allowed in concatenations.
                                                                                                                                                : ... note: In instance 'ariane_testharness.i_axi_tagctrl_reg_wrap_raw.i_axi_tagctrl_top_raw'
  121 | '{SlvPortIdWidth: AxiIdWidth, AddrWidthFull: AxiAddrWidth, DataWidthFull: AxiDataWidth};
      |                               ^~~~~~~~~~~~~
%Warning-WIDTHCONCAT: /home/ninolomata/Desktop/Development/cva6-development/cva6/vendor/zero-day/axi_tagcontroller/src/axi_tagctrl_top.sv:121:60: Unsized numbers/parameters not allowed in concatenations.
                                                                                                                                                : ... note: In instance 'ariane_testharness.i_axi_tagctrl_reg_wrap_raw.i_axi_tagctrl_top_raw'
  121 | '{SlvPortIdWidth: AxiIdWidth, AddrWidthFull: AxiAddrWidth, DataWidthFull: AxiDataWidth};
      |                                                            ^~~~~~~~~~~~~
%Warning-WIDTHCONCAT: /home/ninolomata/Desktop/Development/cva6-development/cva6/vendor/zero-day/axi_tagcontroller/src/axi_tagctrl_top.sv:164:7: Unsized numbers/parameters not allowed in concatenations.
                                                                                                                                               : ... note: In instance 'ariane_testharness.i_axi_tagctrl_reg_wrap_raw.i_axi_tagctrl_top_raw'
  164 |       AxiAddrWidth: AxiAddrWidth,
      |       ^~~~~~~~~~~~
%Warning-WIDTHCONCAT: /home/ninolomata/Desktop/Development/cva6-development/cva6/vendor/zero-day/axi_tagcontroller/src/axi_tagctrl_top.sv:165:7: Unsized numbers/parameters not allowed in concatenations.
                                                                                                                                               : ... note: In instance 'ariane_testharness.i_axi_tagctrl_reg_wrap_raw.i_axi_tagctrl_top_raw'
  165 |       AxiDataWidth: AxiDataWidth,
      |       ^~~~~~~~~~~~
%Warning-WIDTHCONCAT: /home/ninolomata/Desktop/Development/cva6-development/cva6/vendor/zero-day/axi_tagcontroller/src/axi_tagctrl_top.sv:166:7: Unsized numbers/parameters not allowed in concatenations.
                                                                                                                                               : ... note: In instance 'ariane_testharness.i_axi_tagctrl_reg_wrap_raw.i_axi_tagctrl_top_raw'
  166 |       CapSize: CapSize,
      |       ^~~~~~~
%Warning-WIDTHTRUNC: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/id_stage.sv:227:3: Logical operator GENIF expects 1 bit on the If, but If's VARREF 'SUPERSCALAR' generates 32 bits.
                                                                                                      : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.id_stage_i'
  227 |   if (ariane_pkg::SUPERSCALAR) begin
      |   ^~
%Warning-WIDTHTRUNC: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/issue_stage.sv:251:3: Logical operator GENIF expects 1 bit on the If, but If's VARREF 'SUPERSCALAR' generates 32 bits.
                                                                                                         : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.issue_stage_i'
  251 |   if (SUPERSCALAR) begin
      |   ^~
%Warning-WIDTHTRUNC: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/include/cva6_cheri_pkg.sv:305:9: Operator PATMEMBER expects 6 bits on the Pattern value, but Pattern value's VARREF 'CAP_RESET_EXP' generates 32 or 7 bits.
  305 |         exp          : CAP_RESET_EXP,
      |         ^~~
%Warning-ASCRANGE: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpnew_pkg.sv:59:17: Ascending bit range vector: left < right of bit range: [0:4]
                                                                                                               : ... note: In instance 'ariane_testharness'
   59 |   typedef logic [0:NUM_FP_FORMATS-1]       fmt_logic_t;     
      |                 ^
%Warning-ASCRANGE: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpnew_pkg.sv:105:17: Ascending bit range vector: left < right of bit range: [0:3]
                                                                                                                : ... note: In instance 'ariane_testharness'
  105 |   typedef logic [0:NUM_INT_FORMATS-1] ifmt_logic_t;  
      |                 ^
%Warning-ASCRANGE: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpnew_pkg.sv:60:17: Ascending bit range vector: left < right of bit range: [0:4]
                                                                                                               : ... note: In instance 'ariane_testharness'
   60 |   typedef logic [0:NUM_FP_FORMATS-1][31:0] fmt_unsigned_t;  
      |                 ^
%Warning-ASCRANGE: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpnew_pkg.sv:199:26: Ascending bit range vector: left < right of bit range: [0:3]
                                                                                                                : ... note: In instance 'ariane_testharness'
  199 |   typedef fmt_unsigned_t [0:NUM_OPGROUPS-1] opgrp_fmt_unsigned_t;
      |                          ^
%Warning-ASCRANGE: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpnew_pkg.sv:194:23: Ascending bit range vector: left < right of bit range: [0:4]
                                                                                                                : ... note: In instance 'ariane_testharness'
  194 |   typedef unit_type_t [0:NUM_FP_FORMATS-1] fmt_unit_types_t;
      |                       ^
%Warning-ASCRANGE: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpnew_pkg.sv:197:28: Ascending bit range vector: left < right of bit range: [0:3]
                                                                                                                : ... note: In instance 'ariane_testharness'
  197 |   typedef fmt_unit_types_t [0:NUM_OPGROUPS-1] opgrp_fmt_unit_types_t;
      |                            ^
%Warning-ASCRANGE: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpnew_pkg.sv:50:28: Ascending bit range vector: left < right of bit range: [0:4]
                                                                                                               : ... note: In instance 'ariane_testharness'
   50 |   localparam fp_encoding_t [0:NUM_FP_FORMATS-1] FP_ENCODINGS  = '{
      |                            ^
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpnew_pkg.sv:305:25: Operator SUB expects 32 or 7 bits on the RHS, but RHS's VARREF 'fmt' generates 3 bits.
                                                                                                                   : ... note: In instance 'ariane_testharness'
  305 |     return FP_ENCODINGS[fmt].exp_bits + FP_ENCODINGS[fmt].man_bits + 1;
      |                         ^~~
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpnew_pkg.sv:305:54: Operator SUB expects 32 or 7 bits on the RHS, but RHS's VARREF 'fmt' generates 3 bits.
                                                                                                                   : ... note: In instance 'ariane_testharness'
  305 |     return FP_ENCODINGS[fmt].exp_bits + FP_ENCODINGS[fmt].man_bits + 1;
      |                                                      ^~~
%Warning-WIDTHTRUNC: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cache_subsystem/wt_dcache_wbuffer.sv:313:3: Logical operator GENIF expects 1 bit on the If, but If's SEL generates 32 bits.
                                                                                                                               : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.gen_cache_wt.i_cache_subsystem.i_wt_dcache.i_wt_dcache_wbuffer'
  313 |   if (CVA6Cfg.DATA_USER_EN) begin
      |   ^~
%Warning-WIDTHTRUNC: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpnew_opgroup_fmt_slice.sv:227:23: Logical operator LOGAND expects 1 bit on the LHS, but LHS's VARREF 'TrueSIMDClass' generates 32 bits.
                                                                                                                                : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[0].active_format.i_fmt_slice'
  227 |     if (TrueSIMDClass && SIMD_WIDTH >= 10) begin : vectorial_true_class  
      |                       ^~
%Warning-WIDTHTRUNC: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpnew_opgroup_fmt_slice.sv:264:23: Logical operator LOGAND expects 1 bit on the LHS, but LHS's VARREF 'TrueSIMDClass' generates 32 bits.
                                                                                                                                : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[0].active_format.i_fmt_slice'
  264 |   if (!(TrueSIMDClass && SIMD_WIDTH >= 10)) begin
      |                       ^~
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpnew_pkg.sv:100:9: Operator ASSIGN expects 32 bits on the Assign RHS, but Assign RHS's ENUMITEMREF 'INT8' generates 2 bits.
                                                                                                                  : ... note: In instance 'ariane_testharness'
  100 |         return INT8;
      |         ^~~~~~
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpnew_pkg.sv:328:25: Operator SUB expects 32 or 7 bits on the RHS, but RHS's VARREF 'fmt' generates 3 bits.
                                                                                                                   : ... note: In instance 'ariane_testharness'
  328 |     return FP_ENCODINGS[fmt].exp_bits;
      |                         ^~~
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpnew_pkg.sv:333:25: Operator SUB expects 32 or 7 bits on the RHS, but RHS's VARREF 'fmt' generates 3 bits.
                                                                                                                   : ... note: In instance 'ariane_testharness'
  333 |     return FP_ENCODINGS[fmt].man_bits;
      |                         ^~~
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpnew_pkg.sv:338:39: Operator SUB expects 32 or 7 bits on the RHS, but RHS's VARREF 'fmt' generates 3 bits.
                                                                                                                   : ... note: In instance 'ariane_testharness'
  338 |     return unsigned'(2**(FP_ENCODINGS[fmt].exp_bits-1)-1);  
      |                                       ^~~
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpu_div_sqrt_mvp/hdl/iteration_div_sqrt_mvp.sv:59:42: Operator ADD expects 59 bits on the RHS, but RHS's VARREF 'Cin_D' generates 1 bits.
                                                                                                                                                    : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0.genblk4[0].iteration_div_sqrt'
   59 |    assign {Carry_out_DO,Sum_DO}=A_DI+B_DI+Cin_D;
      |                                          ^
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:174:39: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SEL generates 5 bits.
                                                                                                                                          : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0'
  174 |     assign State_Two_iteration_unit_S = Precision_ctl_S[C_PC-1:1];   
      |                                       ^
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:175:40: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SEL generates 4 bits.
                                                                                                                                          : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0'
  175 |     assign State_Four_iteration_unit_S = Precision_ctl_S[C_PC-1:2];   
      |                                        ^
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:1731:22: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                                                                                           : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0'
 1731 |               Q_sqrt0={{(C_MANT_FP64+2){1'b0}},Qcnt_three_1[4:2]};
      |                      ^
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:1734:22: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                                                                                           : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0'
 1734 |               Q_sqrt1={{(C_MANT_FP64+1){1'b0}},Qcnt_three_1[4:1]};
      |                      ^
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:1737:22: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                                                                                           : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0'
 1737 |               Q_sqrt2={{(C_MANT_FP64){1'b0}},Qcnt_three_1[4:0]};
      |                      ^
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:1744:22: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                                                                                           : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0'
 1744 |               Q_sqrt0={{(C_MANT_FP64-1){1'b0}},Qcnt_three_2[7:2]};
      |                      ^
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:1747:22: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                                                                                           : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0'
 1747 |               Q_sqrt1={{(C_MANT_FP64-2){1'b0}},Qcnt_three_2[7:1]};
      |                      ^
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:1750:22: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                                                                                           : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0'
 1750 |               Q_sqrt2={{(C_MANT_FP64-3){1'b0}},Qcnt_three_2[7:0]};
      |                      ^
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:1757:22: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                                                                                           : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0'
 1757 |               Q_sqrt0={{(C_MANT_FP64-4){1'b0}},Qcnt_three_3[10:2]};
      |                      ^
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:1760:22: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                                                                                           : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0'
 1760 |               Q_sqrt1={{(C_MANT_FP64-5){1'b0}},Qcnt_three_3[10:1]};
      |                      ^
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:1763:22: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                                                                                           : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0'
 1763 |               Q_sqrt2={{(C_MANT_FP64-6){1'b0}},Qcnt_three_3[10:0]};
      |                      ^
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:1770:22: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                                                                                           : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0'
 1770 |               Q_sqrt0={{(C_MANT_FP64-7){1'b0}},Qcnt_three_4[13:2]};
      |                      ^
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:1773:22: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                                                                                           : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0'
 1773 |               Q_sqrt1={{(C_MANT_FP64-8){1'b0}},Qcnt_three_4[13:1]};
      |                      ^
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:1776:22: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                                                                                           : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0'
 1776 |               Q_sqrt2={{(C_MANT_FP64-9){1'b0}},Qcnt_three_4[13:0]};
      |                      ^
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:1783:22: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                                                                                           : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0'
 1783 |               Q_sqrt0={{(C_MANT_FP64-10){1'b0}},Qcnt_three_5[16:2]};
      |                      ^
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:1786:22: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                                                                                           : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0'
 1786 |               Q_sqrt1={{(C_MANT_FP64-11){1'b0}},Qcnt_three_5[16:1]};
      |                      ^
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:1789:22: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                                                                                           : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0'
 1789 |               Q_sqrt2={{(C_MANT_FP64-12){1'b0}},Qcnt_three_5[16:0]};
      |                      ^
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:1796:22: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                                                                                           : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0'
 1796 |               Q_sqrt0={{(C_MANT_FP64-13){1'b0}},Qcnt_three_6[19:2]};
      |                      ^
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:1799:22: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                                                                                           : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0'
 1799 |               Q_sqrt1={{(C_MANT_FP64-14){1'b0}},Qcnt_three_6[19:1]};
      |                      ^
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:1802:22: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                                                                                           : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0'
 1802 |               Q_sqrt2={{(C_MANT_FP64-15){1'b0}},Qcnt_three_6[19:0]};
      |                      ^
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:1809:22: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                                                                                           : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0'
 1809 |               Q_sqrt0={{(C_MANT_FP64-16){1'b0}},Qcnt_three_7[22:2]};
      |                      ^
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:1812:22: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                                                                                           : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0'
 1812 |               Q_sqrt1={{(C_MANT_FP64-17){1'b0}},Qcnt_three_7[22:1]};
      |                      ^
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:1815:22: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                                                                                           : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0'
 1815 |               Q_sqrt2={{(C_MANT_FP64-18){1'b0}},Qcnt_three_7[22:0]};
      |                      ^
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:1822:22: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                                                                                           : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0'
 1822 |               Q_sqrt0={{(C_MANT_FP64-19){1'b0}},Qcnt_three_8[25:2]};
      |                      ^
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:1825:22: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                                                                                           : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0'
 1825 |               Q_sqrt1={{(C_MANT_FP64-20){1'b0}},Qcnt_three_8[25:1]};
      |                      ^
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:1828:22: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                                                                                           : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0'
 1828 |               Q_sqrt2={{(C_MANT_FP64-21){1'b0}},Qcnt_three_8[25:0]};
      |                      ^
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:1835:22: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                                                                                           : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0'
 1835 |               Q_sqrt0={{(C_MANT_FP64-22){1'b0}},Qcnt_three_9[28:2]};
      |                      ^
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:1838:22: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                                                                                           : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0'
 1838 |               Q_sqrt1={{(C_MANT_FP64-23){1'b0}},Qcnt_three_9[28:1]};
      |                      ^
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:1841:22: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                                                                                           : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0'
 1841 |               Q_sqrt2={{(C_MANT_FP64-24){1'b0}},Qcnt_three_9[28:0]};
      |                      ^
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:1848:22: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                                                                                           : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0'
 1848 |               Q_sqrt0={{(C_MANT_FP64-25){1'b0}},Qcnt_three_10[31:2]};
      |                      ^
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:1851:22: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                                                                                           : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0'
 1851 |               Q_sqrt1={{(C_MANT_FP64-26){1'b0}},Qcnt_three_10[31:1]};
      |                      ^
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:1854:22: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                                                                                           : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0'
 1854 |               Q_sqrt2={{(C_MANT_FP64-27){1'b0}},Qcnt_three_10[31:0]};
      |                      ^
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:1861:22: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                                                                                           : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0'
 1861 |               Q_sqrt0={{(C_MANT_FP64-28){1'b0}},Qcnt_three_11[34:2]};
      |                      ^
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:1864:22: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                                                                                           : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0'
 1864 |               Q_sqrt1={{(C_MANT_FP64-29){1'b0}},Qcnt_three_11[34:1]};
      |                      ^
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:1867:22: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                                                                                           : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0'
 1867 |               Q_sqrt2={{(C_MANT_FP64-30){1'b0}},Qcnt_three_11[34:0]};
      |                      ^
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:1874:22: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                                                                                           : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0'
 1874 |               Q_sqrt0={{(C_MANT_FP64-31){1'b0}},Qcnt_three_12[37:2]};
      |                      ^
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:1877:22: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                                                                                           : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0'
 1877 |               Q_sqrt1={{(C_MANT_FP64-32){1'b0}},Qcnt_three_12[37:1]};
      |                      ^
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:1880:22: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                                                                                           : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0'
 1880 |               Q_sqrt2={{(C_MANT_FP64-33){1'b0}},Qcnt_three_12[37:0]};
      |                      ^
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:1887:22: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                                                                                           : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0'
 1887 |               Q_sqrt0={{(C_MANT_FP64-34){1'b0}},Qcnt_three_13[40:2]};
      |                      ^
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:1890:22: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                                                                                           : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0'
 1890 |               Q_sqrt1={{(C_MANT_FP64-35){1'b0}},Qcnt_three_13[40:1]};
      |                      ^
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:1893:22: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                                                                                           : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0'
 1893 |               Q_sqrt2={{(C_MANT_FP64-36){1'b0}},Qcnt_three_13[40:0]};
      |                      ^
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:1900:22: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                                                                                           : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0'
 1900 |               Q_sqrt0={{(C_MANT_FP64-37){1'b0}},Qcnt_three_14[43:2]};
      |                      ^
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:1903:22: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                                                                                           : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0'
 1903 |               Q_sqrt1={{(C_MANT_FP64-38){1'b0}},Qcnt_three_14[43:1]};
      |                      ^
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:1906:22: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                                                                                           : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0'
 1906 |               Q_sqrt2={{(C_MANT_FP64-39){1'b0}},Qcnt_three_14[43:0]};
      |                      ^
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:1913:22: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                                                                                           : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0'
 1913 |               Q_sqrt0={{(C_MANT_FP64-40){1'b0}},Qcnt_three_15[46:2]};
      |                      ^
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:1916:22: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                                                                                           : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0'
 1916 |               Q_sqrt1={{(C_MANT_FP64-41){1'b0}},Qcnt_three_15[46:1]};
      |                      ^
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:1919:22: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                                                                                           : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0'
 1919 |               Q_sqrt2={{(C_MANT_FP64-42){1'b0}},Qcnt_three_15[46:0]};
      |                      ^
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:1926:22: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                                                                                           : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0'
 1926 |               Q_sqrt0={{(C_MANT_FP64-43){1'b0}},Qcnt_three_16[49:2]};
      |                      ^
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:1929:22: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                                                                                           : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0'
 1929 |               Q_sqrt1={{(C_MANT_FP64-44){1'b0}},Qcnt_three_16[49:1]};
      |                      ^
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:1932:22: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                                                                                           : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0'
 1932 |               Q_sqrt2={{(C_MANT_FP64-45){1'b0}},Qcnt_three_16[49:0]};
      |                      ^
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:1939:22: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                                                                                           : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0'
 1939 |               Q_sqrt0={{(C_MANT_FP64-46){1'b0}},Qcnt_three_17[52:2]};
      |                      ^
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:1942:22: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                                                                                           : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0'
 1942 |               Q_sqrt1={{(C_MANT_FP64-47){1'b0}},Qcnt_three_17[52:1]};
      |                      ^
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:1945:22: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                                                                                           : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0'
 1945 |               Q_sqrt2={{(C_MANT_FP64-48){1'b0}},Qcnt_three_17[52:0]};
      |                      ^
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:1952:22: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                                                                                           : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0'
 1952 |               Q_sqrt0={{(C_MANT_FP64-49){1'b0}},Qcnt_three_18[55:2]};
      |                      ^
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:1955:22: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                                                                                           : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0'
 1955 |               Q_sqrt1={{(C_MANT_FP64-50){1'b0}},Qcnt_three_18[55:1]};
      |                      ^
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:1958:22: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                                                                                           : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0'
 1958 |               Q_sqrt2={{(C_MANT_FP64-51){1'b0}},Qcnt_three_18[55:0]};
      |                      ^
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:2009:28: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                                                                                           : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0'
 2009 |                     Q_sqrt0={{(C_MANT_FP64+1){1'b0}},Qcnt_four_1[6:3]};
      |                            ^
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:2012:28: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                                                                                           : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0'
 2012 |                     Q_sqrt1={{(C_MANT_FP64){1'b0}},Qcnt_four_1[6:2]};
      |                            ^
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:2015:28: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                                                                                           : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0'
 2015 |                     Q_sqrt2={{(C_MANT_FP64-1){1'b0}},Qcnt_four_1[6:1]};
      |                            ^
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:2018:28: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                                                                                           : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0'
 2018 |                     Q_sqrt3={{(C_MANT_FP64-2){1'b0}},Qcnt_four_1[6:0]};
      |                            ^
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:2025:28: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                                                                                           : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0'
 2025 |                     Q_sqrt0={{(C_MANT_FP64-3){1'b0}},Qcnt_four_2[10:3]};
      |                            ^
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:2028:28: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                                                                                           : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0'
 2028 |                     Q_sqrt1={{(C_MANT_FP64-4){1'b0}},Qcnt_four_2[10:2]};
      |                            ^
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:2031:28: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                                                                                           : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0'
 2031 |                     Q_sqrt2={{(C_MANT_FP64-5){1'b0}},Qcnt_four_2[10:1]};
      |                            ^
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:2034:28: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                                                                                           : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0'
 2034 |                     Q_sqrt3={{(C_MANT_FP64-6){1'b0}},Qcnt_four_2[10:0]};
      |                            ^
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:2041:28: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                                                                                           : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0'
 2041 |                     Q_sqrt0={{(C_MANT_FP64-7){1'b0}},Qcnt_four_3[14:3]};
      |                            ^
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:2044:28: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                                                                                           : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0'
 2044 |                     Q_sqrt1={{(C_MANT_FP64-8){1'b0}},Qcnt_four_3[14:2]};
      |                            ^
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:2047:28: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                                                                                           : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0'
 2047 |                     Q_sqrt2={{(C_MANT_FP64-9){1'b0}},Qcnt_four_3[14:1]};
      |                            ^
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:2050:28: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                                                                                           : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0'
 2050 |                     Q_sqrt3={{(C_MANT_FP64-10){1'b0}},Qcnt_four_3[14:0]};
      |                            ^
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:2057:28: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                                                                                           : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0'
 2057 |                     Q_sqrt0={{(C_MANT_FP64-11){1'b0}},Qcnt_four_4[18:3]};
      |                            ^
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:2060:28: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                                                                                           : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0'
 2060 |                     Q_sqrt1={{(C_MANT_FP64-12){1'b0}},Qcnt_four_4[18:2]};
      |                            ^
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:2063:28: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                                                                                           : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0'
 2063 |                     Q_sqrt2={{(C_MANT_FP64-13){1'b0}},Qcnt_four_4[18:1]};
      |                            ^
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:2066:28: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                                                                                           : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0'
 2066 |                     Q_sqrt3={{(C_MANT_FP64-14){1'b0}},Qcnt_four_4[18:0]};
      |                            ^
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:2073:28: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                                                                                           : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0'
 2073 |                     Q_sqrt0={{(C_MANT_FP64-15){1'b0}},Qcnt_four_5[22:3]};
      |                            ^
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:2076:28: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                                                                                           : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0'
 2076 |                     Q_sqrt1={{(C_MANT_FP64-16){1'b0}},Qcnt_four_5[22:2]};
      |                            ^
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:2079:28: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                                                                                           : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0'
 2079 |                     Q_sqrt2={{(C_MANT_FP64-17){1'b0}},Qcnt_four_5[22:1]};
      |                            ^
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:2082:28: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                                                                                           : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0'
 2082 |                     Q_sqrt3={{(C_MANT_FP64-18){1'b0}},Qcnt_four_5[22:0]};
      |                            ^
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:2089:28: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                                                                                           : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0'
 2089 |                     Q_sqrt0={{(C_MANT_FP64-19){1'b0}},Qcnt_four_6[26:3]};
      |                            ^
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:2092:28: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                                                                                           : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0'
 2092 |                     Q_sqrt1={{(C_MANT_FP64-20){1'b0}},Qcnt_four_6[26:2]};
      |                            ^
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:2095:28: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                                                                                           : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0'
 2095 |                     Q_sqrt2={{(C_MANT_FP64-21){1'b0}},Qcnt_four_6[26:1]};
      |                            ^
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:2098:28: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                                                                                           : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0'
 2098 |                     Q_sqrt3={{(C_MANT_FP64-22){1'b0}},Qcnt_four_6[26:0]};
      |                            ^
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:2105:28: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                                                                                           : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0'
 2105 |                     Q_sqrt0={{(C_MANT_FP64-23){1'b0}},Qcnt_four_7[30:3]};
      |                            ^
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:2108:28: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                                                                                           : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0'
 2108 |                     Q_sqrt1={{(C_MANT_FP64-24){1'b0}},Qcnt_four_7[30:2]};
      |                            ^
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:2111:28: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                                                                                           : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0'
 2111 |                     Q_sqrt2={{(C_MANT_FP64-25){1'b0}},Qcnt_four_7[30:1]};
      |                            ^
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:2114:28: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                                                                                           : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0'
 2114 |                     Q_sqrt3={{(C_MANT_FP64-26){1'b0}},Qcnt_four_7[30:0]};
      |                            ^
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:2121:28: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                                                                                           : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0'
 2121 |                     Q_sqrt0={{(C_MANT_FP64-27){1'b0}},Qcnt_four_8[34:3]};
      |                            ^
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:2124:28: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                                                                                           : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0'
 2124 |                     Q_sqrt1={{(C_MANT_FP64-28){1'b0}},Qcnt_four_8[34:2]};
      |                            ^
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:2127:28: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                                                                                           : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0'
 2127 |                     Q_sqrt2={{(C_MANT_FP64-29){1'b0}},Qcnt_four_8[34:1]};
      |                            ^
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:2130:28: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                                                                                           : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0'
 2130 |                     Q_sqrt3={{(C_MANT_FP64-30){1'b0}},Qcnt_four_8[34:0]};
      |                            ^
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:2137:28: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                                                                                           : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0'
 2137 |                     Q_sqrt0={{(C_MANT_FP64-31){1'b0}},Qcnt_four_9[38:3]};
      |                            ^
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:2140:28: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                                                                                           : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0'
 2140 |                     Q_sqrt1={{(C_MANT_FP64-32){1'b0}},Qcnt_four_9[38:2]};
      |                            ^
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:2143:28: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                                                                                           : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0'
 2143 |                     Q_sqrt2={{(C_MANT_FP64-33){1'b0}},Qcnt_four_9[38:1]};
      |                            ^
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:2146:28: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                                                                                           : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0'
 2146 |                     Q_sqrt3={{(C_MANT_FP64-34){1'b0}},Qcnt_four_9[38:0]};
      |                            ^
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:2153:28: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                                                                                           : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0'
 2153 |                     Q_sqrt0={{(C_MANT_FP64-35){1'b0}},Qcnt_four_10[42:3]};
      |                            ^
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:2156:28: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                                                                                           : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0'
 2156 |                     Q_sqrt1={{(C_MANT_FP64-36){1'b0}},Qcnt_four_10[42:2]};
      |                            ^
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:2159:28: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                                                                                           : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0'
 2159 |                     Q_sqrt2={{(C_MANT_FP64-37){1'b0}},Qcnt_four_10[42:1]};
      |                            ^
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:2162:28: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                                                                                           : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0'
 2162 |                     Q_sqrt3={{(C_MANT_FP64-38){1'b0}},Qcnt_four_10[42:0]};
      |                            ^
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:2169:28: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                                                                                           : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0'
 2169 |                     Q_sqrt0={{(C_MANT_FP64-39){1'b0}},Qcnt_four_11[46:3]};
      |                            ^
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:2172:28: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                                                                                           : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0'
 2172 |                     Q_sqrt1={{(C_MANT_FP64-40){1'b0}},Qcnt_four_11[46:2]};
      |                            ^
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:2175:28: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                                                                                           : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0'
 2175 |                     Q_sqrt2={{(C_MANT_FP64-41){1'b0}},Qcnt_four_11[46:1]};
      |                            ^
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:2178:28: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                                                                                           : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0'
 2178 |                     Q_sqrt3={{(C_MANT_FP64-42){1'b0}},Qcnt_four_11[46:0]};
      |                            ^
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:2185:28: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                                                                                           : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0'
 2185 |                     Q_sqrt0={{(C_MANT_FP64-43){1'b0}},Qcnt_four_12[50:3]};
      |                            ^
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:2188:28: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                                                                                           : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0'
 2188 |                     Q_sqrt1={{(C_MANT_FP64-44){1'b0}},Qcnt_four_12[50:2]};
      |                            ^
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:2191:28: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                                                                                           : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0'
 2191 |                     Q_sqrt2={{(C_MANT_FP64-45){1'b0}},Qcnt_four_12[50:1]};
      |                            ^
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:2194:28: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                                                                                           : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0'
 2194 |                     Q_sqrt3={{(C_MANT_FP64-46){1'b0}},Qcnt_four_12[50:0]};
      |                            ^
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:2201:28: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                                                                                           : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0'
 2201 |                     Q_sqrt0={{(C_MANT_FP64-47){1'b0}},Qcnt_four_13[54:3]};
      |                            ^
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:2204:28: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                                                                                           : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0'
 2204 |                     Q_sqrt1={{(C_MANT_FP64-48){1'b0}},Qcnt_four_13[54:2]};
      |                            ^
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:2207:28: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                                                                                           : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0'
 2207 |                     Q_sqrt2={{(C_MANT_FP64-49){1'b0}},Qcnt_four_13[54:1]};
      |                            ^
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:2210:28: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                                                                                           : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0'
 2210 |                     Q_sqrt3={{(C_MANT_FP64-50){1'b0}},Qcnt_four_13[54:0]};
      |                            ^
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:3368:25: Operator ASSIGN expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'C_BIAS_AONE_FP32' generates 8 bits.
                                                                                                                                           : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0'
 3368 |             C_BIAS_AONE =C_BIAS_AONE_FP32;
      |                         ^
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:3373:25: Operator ASSIGN expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'C_BIAS_AONE_FP64' generates 11 bits.
                                                                                                                                           : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0'
 3373 |             C_BIAS_AONE =C_BIAS_AONE_FP64;
      |                         ^
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:3378:25: Operator ASSIGN expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'C_BIAS_AONE_FP16' generates 5 bits.
                                                                                                                                           : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0'
 3378 |             C_BIAS_AONE =C_BIAS_AONE_FP16;
      |                         ^
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:3383:25: Operator ASSIGN expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'C_BIAS_AONE_FP16ALT' generates 8 bits.
                                                                                                                                           : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0'
 3383 |             C_BIAS_AONE =C_BIAS_AONE_FP16ALT;
      |                         ^
%Warning-WIDTHTRUNC: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:3393:22: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's REPLICATE generates 14 bits.
                                                                                                                                          : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0'
 3393 |   assign Exp_add_a_D = {Sqrt_start_dly_S?{Exp_num_DI[C_EXP_FP64],Exp_num_DI[C_EXP_FP64],Exp_num_DI[C_EXP_FP64],Exp_num_DI[C_EXP_FP64:1]}:{Exp_num_DI[C_EXP_FP64],Exp_num_DI[C_EXP_FP64],Exp_num_DI}};
      |                      ^
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:3394:41: Operator COND expects 14 bits on the Conditional True, but Conditional True's REPLICATE generates 13 bits.
                                                                                                                                           : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0'
 3394 |   assign Exp_add_b_D = {Sqrt_start_dly_S?{1'b0,{C_EXP_ZERO_FP64},Exp_num_DI[0]}:{~Exp_den_DI[C_EXP_FP64],~Exp_den_DI[C_EXP_FP64],~Exp_den_DI}};
      |                                         ^
%Warning-WIDTHTRUNC: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:3394:22: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's REPLICATE generates 14 bits.
                                                                                                                                          : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0'
 3394 |   assign Exp_add_b_D = {Sqrt_start_dly_S?{1'b0,{C_EXP_ZERO_FP64},Exp_num_DI[0]}:{~Exp_den_DI[C_EXP_FP64],~Exp_den_DI[C_EXP_FP64],~Exp_den_DI}};
      |                      ^
%Warning-WIDTHTRUNC: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:3395:22: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's REPLICATE generates 32 bits.
                                                                                                                                          : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0'
 3395 |   assign Exp_add_c_D = {Div_start_dly_S?{{C_BIAS_AONE}}:{{C_HALF_BIAS}}};
      |                      ^
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpu_div_sqrt_mvp/hdl/preprocess_mvp.sv:352:58: Operator SUB expects 12 bits on the RHS, but RHS's VARREF 'Mant_leadingOne_a' generates 6 bits.
                                                                                                                                             : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.preprocess_U0'
  352 |    assign  Exp_a_norm_DN = ((Start_S&&Ready_SI))?(Exp_a_D-Mant_leadingOne_a+(|Mant_leadingOne_a)):Exp_a_norm_DP;   
      |                                                          ^
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpu_div_sqrt_mvp/hdl/preprocess_mvp.sv:352:76: Operator ADD expects 12 bits on the RHS, but RHS's REDOR generates 1 bits.
                                                                                                                                             : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.preprocess_U0'
  352 |    assign  Exp_a_norm_DN = ((Start_S&&Ready_SI))?(Exp_a_D-Mant_leadingOne_a+(|Mant_leadingOne_a)):Exp_a_norm_DP;   
      |                                                                            ^
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpu_div_sqrt_mvp/hdl/preprocess_mvp.sv:393:58: Operator SUB expects 12 bits on the RHS, but RHS's VARREF 'Mant_leadingOne_b' generates 6 bits.
                                                                                                                                             : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.preprocess_U0'
  393 |    assign  Exp_b_norm_DN = ((Start_S&&Ready_SI))?(Exp_b_D-Mant_leadingOne_b+(|Mant_leadingOne_b)):Exp_b_norm_DP;  
      |                                                          ^
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpu_div_sqrt_mvp/hdl/preprocess_mvp.sv:393:76: Operator ADD expects 12 bits on the RHS, but RHS's REDOR generates 1 bits.
                                                                                                                                             : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.preprocess_U0'
  393 |    assign  Exp_b_norm_DN = ((Start_S&&Ready_SI))?(Exp_b_D-Mant_leadingOne_b+(|Mant_leadingOne_b)):Exp_b_norm_DP;  
      |                                                                            ^
%Warning-WIDTHTRUNC: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpu_div_sqrt_mvp/hdl/norm_div_sqrt_mvp.sv:306:29: Operator ASSIGN expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'Exp_subOne_D' generates 13 bits.
                                                                                                                                               : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.fpu_norm_U0'
  306 |               Exp_res_norm_D=Exp_subOne_D;
      |                             ^
%Warning-WIDTHTRUNC: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpu_div_sqrt_mvp/hdl/norm_div_sqrt_mvp.sv:353:26: Operator ASSIGN expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'Exp_subOne_D' generates 13 bits.
                                                                                                                                               : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.fpu_norm_U0'
  353 |            Exp_res_norm_D=Exp_subOne_D;
      |                          ^
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpu_div_sqrt_mvp/hdl/norm_div_sqrt_mvp.sv:262:39: Operator EQ expects 13 bits on the LHS, but LHS's SEL generates 12 bits.
                                                                                                                                                : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.fpu_norm_U0'
  262 |       else if((Exp_in_DI[C_EXP_FP64:0]==C_EXP_ONE_FP64)&&(~Mant_in_DI[C_MANT_FP64+4]))   
      |                                       ^~
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpu_div_sqrt_mvp/hdl/norm_div_sqrt_mvp.sv:437:43: Operator ADD expects 11 bits on the RHS, but RHS's VARREF 'Mant_renorm_S' generates 1 bits.
                                                                                                                                                : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.fpu_norm_U0'
  437 |   assign Exp_res_round_D  = Exp_res_norm_D+Mant_renorm_S;
      |                                           ^
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpu_div_sqrt_mvp/hdl/norm_div_sqrt_mvp.sv:444:55: Operator COND expects 53 bits on the Conditional True, but Conditional True's VARREF 'Mant_res_round_D' generates 52 bits.
                                                                                                                                                : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.fpu_norm_U0'
  444 |   assign Mant_before_format_ctl_D = Full_precision_SI ? Mant_res_round_D : Mant_res_norm_D;
      |                                                       ^
%Warning-WIDTHTRUNC: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpu_div_sqrt_mvp/hdl/norm_div_sqrt_mvp.sv:444:35: Operator ASSIGNW expects 52 bits on the Assign RHS, but Assign RHS's COND generates 53 bits.
                                                                                                                                               : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.fpu_norm_U0'
  444 |   assign Mant_before_format_ctl_D = Full_precision_SI ? Mant_res_round_D : Mant_res_norm_D;
      |                                   ^
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpnew_rounding.sv:65:38: Operator ADD expects 64 bits on the RHS, but RHS's VARREF 'round_up' generates 1 bits.
                                                                                                                       : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[3].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane....lane_instance.i_fpnew_cast_multi.i_fpnew_rounding'
   65 |   assign abs_rounded_o = abs_value_i + round_up;
      |                                      ^
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpnew_rounding.sv:65:38: Operator ADD expects 63 bits on the RHS, but RHS's VARREF 'round_up' generates 1 bits.
                                                                                                                       : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[1].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma.i_fpnew_rounding'
   65 |   assign abs_rounded_o = abs_value_i + round_up;
      |                                      ^
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpnew_rounding.sv:65:38: Operator ADD expects 31 bits on the RHS, but RHS's VARREF 'round_up' generates 1 bits.
                                                                                                                       : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[0].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma.i_fpnew_rounding'
   65 |   assign abs_rounded_o = abs_value_i + round_up;
      |                                      ^
%Warning-ASCRANGE: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpnew_cast_multi.sv:112:27: Ascending bit range vector: left < right of bit range: [0:1]
                                                                                                                       : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[3].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane....lane_instance.i_fpnew_cast_multi'
  112 |   logic                   [0:NUM_INP_REGS][WIDTH-1:0]       inp_pipe_operands_q;
      |                           ^
%Warning-ASCRANGE: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpnew_cast_multi.sv:113:27: Ascending bit range vector: left < right of bit range: [0:1]
                                                                                                                       : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[3].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane....lane_instance.i_fpnew_cast_multi'
  113 |   logic                   [0:NUM_INP_REGS][NUM_FORMATS-1:0] inp_pipe_is_boxed_q;
      |                           ^
%Warning-ASCRANGE: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpnew_cast_multi.sv:114:27: Ascending bit range vector: left < right of bit range: [0:1]
                                                                                                                       : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[3].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane....lane_instance.i_fpnew_cast_multi'
  114 |   fpnew_pkg::roundmode_e  [0:NUM_INP_REGS]                  inp_pipe_rnd_mode_q;
      |                           ^
%Warning-ASCRANGE: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpnew_cast_multi.sv:115:27: Ascending bit range vector: left < right of bit range: [0:1]
                                                                                                                       : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[3].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane....lane_instance.i_fpnew_cast_multi'
  115 |   fpnew_pkg::operation_e  [0:NUM_INP_REGS]                  inp_pipe_op_q;
      |                           ^
%Warning-ASCRANGE: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpnew_cast_multi.sv:116:27: Ascending bit range vector: left < right of bit range: [0:1]
                                                                                                                       : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[3].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane....lane_instance.i_fpnew_cast_multi'
  116 |   logic                   [0:NUM_INP_REGS]                  inp_pipe_op_mod_q;
      |                           ^
%Warning-ASCRANGE: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpnew_cast_multi.sv:117:27: Ascending bit range vector: left < right of bit range: [0:1]
                                                                                                                       : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[3].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane....lane_instance.i_fpnew_cast_multi'
  117 |   fpnew_pkg::fp_format_e  [0:NUM_INP_REGS]                  inp_pipe_src_fmt_q;
      |                           ^
%Warning-ASCRANGE: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpnew_cast_multi.sv:118:27: Ascending bit range vector: left < right of bit range: [0:1]
                                                                                                                       : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[3].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane....lane_instance.i_fpnew_cast_multi'
  118 |   fpnew_pkg::fp_format_e  [0:NUM_INP_REGS]                  inp_pipe_dst_fmt_q;
      |                           ^
%Warning-ASCRANGE: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpnew_cast_multi.sv:119:27: Ascending bit range vector: left < right of bit range: [0:1]
                                                                                                                       : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[3].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane....lane_instance.i_fpnew_cast_multi'
  119 |   fpnew_pkg::int_format_e [0:NUM_INP_REGS]                  inp_pipe_int_fmt_q;
      |                           ^
%Warning-ASCRANGE: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpnew_cast_multi.sv:120:27: Ascending bit range vector: left < right of bit range: [0:1]
                                                                                                                       : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[3].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane....lane_instance.i_fpnew_cast_multi'
  120 |   TagType                 [0:NUM_INP_REGS]                  inp_pipe_tag_q;
      |                           ^
%Warning-ASCRANGE: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpnew_cast_multi.sv:121:27: Ascending bit range vector: left < right of bit range: [0:1]
                                                                                                                       : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[3].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane....lane_instance.i_fpnew_cast_multi'
  121 |   logic                   [0:NUM_INP_REGS]                  inp_pipe_mask_q;
      |                           ^
%Warning-ASCRANGE: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpnew_cast_multi.sv:122:27: Ascending bit range vector: left < right of bit range: [0:1]
                                                                                                                       : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[3].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane....lane_instance.i_fpnew_cast_multi'
  122 |   AuxType                 [0:NUM_INP_REGS]                  inp_pipe_aux_q;
      |                           ^
%Warning-ASCRANGE: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpnew_cast_multi.sv:123:27: Ascending bit range vector: left < right of bit range: [0:1]
                                                                                                                       : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[3].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane....lane_instance.i_fpnew_cast_multi'
  123 |   logic                   [0:NUM_INP_REGS]                  inp_pipe_valid_q;
      |                           ^
%Warning-ASCRANGE: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpnew_cast_multi.sv:125:9: Ascending bit range vector: left < right of bit range: [0:1]
                                                                                                                      : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[3].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane....lane_instance.i_fpnew_cast_multi'
  125 |   logic [0:NUM_INP_REGS] inp_pipe_ready;
      |         ^
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpnew_cast_multi.sv:215:32: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 9 bits.
                                                                                                                          : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[3].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane....lane_instance.i_fpnew_cast_multi'
  215 |       assign fmt_exponent[fmt] = signed'({1'b0, operands_q[MAN_BITS+:EXP_BITS]});
      |                                ^
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpnew_cast_multi.sv:216:32: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's REPLICATE generates 24 bits.
                                                                                                                          : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[3].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane....lane_instance.i_fpnew_cast_multi'
  216 |       assign fmt_mantissa[fmt] = {info[fmt].is_normal, operands_q[MAN_BITS-1:0]};  
      |                                ^
%Warning-WIDTHTRUNC: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpnew_cast_multi.sv:218:42: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 32 bits.
                                                                                                                         : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[3].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane....lane_instance.i_fpnew_cast_multi'
  218 |       assign fmt_shift_compensation[fmt] = signed'(INT_MAN_WIDTH - 1 - MAN_BITS);
      |                                          ^
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpnew_cast_multi.sv:216:32: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's REPLICATE generates 53 bits.
                                                                                                                          : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[3].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane....lane_instance.i_fpnew_cast_multi'
  216 |       assign fmt_mantissa[fmt] = {info[fmt].is_normal, operands_q[MAN_BITS-1:0]};  
      |                                ^
%Warning-WIDTHTRUNC: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpnew_cast_multi.sv:260:24: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 32 bits.
                                                                                                                         : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[3].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane....lane_instance.i_fpnew_cast_multi'
  260 |   assign src_bias      = signed'(fpnew_pkg::bias(src_fmt_q));
      |                        ^
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpnew_cast_multi.sv:262:24: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
                                                                                                                          : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[3].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane....lane_instance.i_fpnew_cast_multi'
  262 |   assign src_subnormal = signed'({1'b0, info[src_fmt_q].is_subnormal});
      |                        ^
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpnew_cast_multi.sv:293:69: Operator SUB expects 12 bits on the RHS, but RHS's VARREF 'renorm_shamt_sgn' generates 7 bits.
                                                                                                                          : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[3].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane....lane_instance.i_fpnew_cast_multi'
  293 |   assign fp_input_exp  = signed'(src_exp + src_subnormal - src_bias -
      |                                                                     ^
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpnew_cast_multi.sv:295:52: Operator SUB expects 32 bits on the RHS, but RHS's VARREF 'renorm_shamt_sgn' generates 7 bits.
                                                                                                                          : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[3].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane....lane_instance.i_fpnew_cast_multi'
  295 |   assign int_input_exp = signed'(INT_MAN_WIDTH - 1 - renorm_shamt_sgn);
      |                                                    ^
%Warning-WIDTHTRUNC: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpnew_cast_multi.sv:295:24: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 32 bits.
                                                                                                                         : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[3].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane....lane_instance.i_fpnew_cast_multi'
  295 |   assign int_input_exp = signed'(INT_MAN_WIDTH - 1 - renorm_shamt_sgn);
      |                        ^
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpnew_cast_multi.sv:302:38: Operator ADD expects 32 bits on the LHS, but LHS's VARREF 'input_exp' generates 12 bits.
                                                                                                                          : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[3].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane....lane_instance.i_fpnew_cast_multi'
  302 |   assign destination_exp = input_exp + signed'(fpnew_pkg::bias(dst_fmt_q));
      |                                      ^
%Warning-WIDTHTRUNC: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpnew_cast_multi.sv:302:26: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's ADD generates 32 bits.
                                                                                                                         : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[3].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane....lane_instance.i_fpnew_cast_multi'
  302 |   assign destination_exp = input_exp + signed'(fpnew_pkg::bias(dst_fmt_q));
      |                          ^
%Warning-ASCRANGE: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpnew_cast_multi.sv:324:27: Ascending bit range vector: left < right of bit range: [0:1]
                                                                                                                       : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[3].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane....lane_instance.i_fpnew_cast_multi'
  324 |   logic                   [0:NUM_MID_REGS]                    mid_pipe_input_sign_q;
      |                           ^
%Warning-ASCRANGE: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpnew_cast_multi.sv:325:27: Ascending bit range vector: left < right of bit range: [0:1]
                                                                                                                       : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[3].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane....lane_instance.i_fpnew_cast_multi'
  325 |   logic signed            [0:NUM_MID_REGS][INT_EXP_WIDTH-1:0] mid_pipe_input_exp_q;
      |                           ^
%Warning-ASCRANGE: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpnew_cast_multi.sv:326:27: Ascending bit range vector: left < right of bit range: [0:1]
                                                                                                                       : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[3].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane....lane_instance.i_fpnew_cast_multi'
  326 |   logic                   [0:NUM_MID_REGS][INT_MAN_WIDTH-1:0] mid_pipe_input_mant_q;
      |                           ^
%Warning-ASCRANGE: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpnew_cast_multi.sv:327:27: Ascending bit range vector: left < right of bit range: [0:1]
                                                                                                                       : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[3].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane....lane_instance.i_fpnew_cast_multi'
  327 |   logic signed            [0:NUM_MID_REGS][INT_EXP_WIDTH-1:0] mid_pipe_dest_exp_q;
      |                           ^
%Warning-ASCRANGE: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpnew_cast_multi.sv:328:27: Ascending bit range vector: left < right of bit range: [0:1]
                                                                                                                       : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[3].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane....lane_instance.i_fpnew_cast_multi'
  328 |   logic                   [0:NUM_MID_REGS]                    mid_pipe_src_is_int_q;
      |                           ^
%Warning-ASCRANGE: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpnew_cast_multi.sv:329:27: Ascending bit range vector: left < right of bit range: [0:1]
                                                                                                                       : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[3].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane....lane_instance.i_fpnew_cast_multi'
  329 |   logic                   [0:NUM_MID_REGS]                    mid_pipe_dst_is_int_q;
      |                           ^
%Warning-ASCRANGE: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpnew_cast_multi.sv:330:27: Ascending bit range vector: left < right of bit range: [0:1]
                                                                                                                       : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[3].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane....lane_instance.i_fpnew_cast_multi'
  330 |   fpnew_pkg::fp_info_t    [0:NUM_MID_REGS]                    mid_pipe_info_q;
      |                           ^
%Warning-ASCRANGE: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpnew_cast_multi.sv:331:27: Ascending bit range vector: left < right of bit range: [0:1]
                                                                                                                       : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[3].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane....lane_instance.i_fpnew_cast_multi'
  331 |   logic                   [0:NUM_MID_REGS]                    mid_pipe_mant_zero_q;
      |                           ^
%Warning-ASCRANGE: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpnew_cast_multi.sv:332:27: Ascending bit range vector: left < right of bit range: [0:1]
                                                                                                                       : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[3].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane....lane_instance.i_fpnew_cast_multi'
  332 |   logic                   [0:NUM_MID_REGS]                    mid_pipe_op_mod_q;
      |                           ^
%Warning-ASCRANGE: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpnew_cast_multi.sv:333:27: Ascending bit range vector: left < right of bit range: [0:1]
                                                                                                                       : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[3].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane....lane_instance.i_fpnew_cast_multi'
  333 |   fpnew_pkg::roundmode_e  [0:NUM_MID_REGS]                    mid_pipe_rnd_mode_q;
      |                           ^
%Warning-ASCRANGE: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpnew_cast_multi.sv:334:27: Ascending bit range vector: left < right of bit range: [0:1]
                                                                                                                       : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[3].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane....lane_instance.i_fpnew_cast_multi'
  334 |   fpnew_pkg::fp_format_e  [0:NUM_MID_REGS]                    mid_pipe_src_fmt_q;
      |                           ^
%Warning-ASCRANGE: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpnew_cast_multi.sv:335:27: Ascending bit range vector: left < right of bit range: [0:1]
                                                                                                                       : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[3].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane....lane_instance.i_fpnew_cast_multi'
  335 |   fpnew_pkg::fp_format_e  [0:NUM_MID_REGS]                    mid_pipe_dst_fmt_q;
      |                           ^
%Warning-ASCRANGE: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpnew_cast_multi.sv:336:27: Ascending bit range vector: left < right of bit range: [0:1]
                                                                                                                       : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[3].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane....lane_instance.i_fpnew_cast_multi'
  336 |   fpnew_pkg::int_format_e [0:NUM_MID_REGS]                    mid_pipe_int_fmt_q;
      |                           ^
%Warning-ASCRANGE: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpnew_cast_multi.sv:337:27: Ascending bit range vector: left < right of bit range: [0:1]
                                                                                                                       : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[3].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane....lane_instance.i_fpnew_cast_multi'
  337 |   TagType                 [0:NUM_MID_REGS]                    mid_pipe_tag_q;
      |                           ^
%Warning-ASCRANGE: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpnew_cast_multi.sv:338:27: Ascending bit range vector: left < right of bit range: [0:1]
                                                                                                                       : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[3].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane....lane_instance.i_fpnew_cast_multi'
  338 |   logic                   [0:NUM_MID_REGS]                    mid_pipe_mask_q;
      |                           ^
%Warning-ASCRANGE: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpnew_cast_multi.sv:339:27: Ascending bit range vector: left < right of bit range: [0:1]
                                                                                                                       : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[3].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane....lane_instance.i_fpnew_cast_multi'
  339 |   AuxType                 [0:NUM_MID_REGS]                    mid_pipe_aux_q;
      |                           ^
%Warning-ASCRANGE: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpnew_cast_multi.sv:340:27: Ascending bit range vector: left < right of bit range: [0:1]
                                                                                                                       : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[3].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane....lane_instance.i_fpnew_cast_multi'
  340 |   logic                   [0:NUM_MID_REGS]                    mid_pipe_valid_q;
      |                           ^
%Warning-ASCRANGE: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpnew_cast_multi.sv:342:9: Ascending bit range vector: left < right of bit range: [0:1]
                                                                                                                      : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[3].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane....lane_instance.i_fpnew_cast_multi'
  342 |   logic [0:NUM_MID_REGS] mid_pipe_ready;
      |         ^
%Warning-WIDTHTRUNC: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpnew_cast_multi.sv:431:21: Operator ASSIGN expects 7 bits on the Assign RHS, but Assign RHS's SUB generates 32 bits.
                                                                                                                         : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[3].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane....lane_instance.i_fpnew_cast_multi'
  431 |     denorm_shamt    = SUPER_MAN_BITS - fpnew_pkg::man_bits(dst_fmt_q2);  
      |                     ^
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpnew_cast_multi.sv:436:34: Operator SHIFTL expects 129 bits on the LHS, but LHS's VARREF 'input_mant_q' generates 64 bits.
                                                                                                                          : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[3].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane....lane_instance.i_fpnew_cast_multi'
  436 |     preshift_mant = input_mant_q << (INT_MAN_WIDTH + 1);
      |                                  ^~
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpnew_cast_multi.sv:441:50: Operator SUB expects 32 bits on the RHS, but RHS's VARREF 'input_exp_q' generates 12 bits.
                                                                                                                          : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[3].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane....lane_instance.i_fpnew_cast_multi'
  441 |       denorm_shamt = unsigned'(MAX_INT_WIDTH - 1 - input_exp_q);
      |                                                  ^
%Warning-WIDTHTRUNC: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpnew_cast_multi.sv:441:20: Operator ASSIGN expects 7 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 32 bits.
                                                                                                                         : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[3].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane....lane_instance.i_fpnew_cast_multi'
  441 |       denorm_shamt = unsigned'(MAX_INT_WIDTH - 1 - input_exp_q);
      |                    ^
%Warning-WIDTHTRUNC: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpnew_cast_multi.sv:448:25: Operator ASSIGN expects 7 bits on the Assign RHS, but Assign RHS's ADD generates 32 bits.
                                                                                                                         : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[3].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane....lane_instance.i_fpnew_cast_multi'
  448 |         denorm_shamt    = MAX_INT_WIDTH + 1;  
      |                         ^
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpnew_cast_multi.sv:443:71: Operator ADD expects 32 bits on the RHS, but RHS's VARREF 'op_mod_q2' generates 1 bits.
                                                                                                                          : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[3].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane....lane_instance.i_fpnew_cast_multi'
  443 |       if (input_exp_q >= signed'(fpnew_pkg::int_width(int_fmt_q2) - 1 + op_mod_q2)) begin
      |                                                                       ^
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpnew_cast_multi.sv:443:23: Operator GTES expects 32 bits on the LHS, but LHS's VARREF 'input_exp_q' generates 12 bits.
                                                                                                                          : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[3].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane....lane_instance.i_fpnew_cast_multi'
  443 |       if (input_exp_q >= signed'(fpnew_pkg::int_width(int_fmt_q2) - 1 + op_mod_q2)) begin
      |                       ^~
%Warning-WIDTHTRUNC: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpnew_cast_multi.sv:456:25: Operator ASSIGN expects 12 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 32 bits.
                                                                                                                         : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[3].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane....lane_instance.i_fpnew_cast_multi'
  456 |         final_exp       = unsigned'(2**fpnew_pkg::exp_bits(dst_fmt_q2)-2);  
      |                         ^
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpnew_cast_multi.sv:463:50: Operator ADD expects 32 or 12 bits on the LHS, but LHS's VARREF 'denorm_shamt' generates 7 bits.
                                                                                                                          : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[3].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane....lane_instance.i_fpnew_cast_multi'
  463 |         denorm_shamt    = unsigned'(denorm_shamt + 1 - destination_exp_q);  
      |                                                  ^
%Warning-WIDTHTRUNC: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpnew_cast_multi.sv:463:25: Operator ASSIGN expects 7 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 32 bits.
                                                                                                                         : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[3].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane....lane_instance.i_fpnew_cast_multi'
  463 |         denorm_shamt    = unsigned'(denorm_shamt + 1 - destination_exp_q);  
      |                         ^
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpnew_cast_multi.sv:468:50: Operator ADD expects 32 bits on the LHS, but LHS's VARREF 'denorm_shamt' generates 7 bits.
                                                                                                                          : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[3].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane....lane_instance.i_fpnew_cast_multi'
  468 |         denorm_shamt    = unsigned'(denorm_shamt + 2 + fpnew_pkg::man_bits(dst_fmt_q2));  
      |                                                  ^
%Warning-WIDTHTRUNC: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpnew_cast_multi.sv:468:25: Operator ASSIGN expects 7 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 32 bits.
                                                                                                                         : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[3].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane....lane_instance.i_fpnew_cast_multi'
  468 |         denorm_shamt    = unsigned'(denorm_shamt + 2 + fpnew_pkg::man_bits(dst_fmt_q2));  
      |                         ^
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpnew_cast_multi.sv:466:38: Operator LTS expects 32 bits on the LHS, but LHS's VARREF 'destination_exp_q' generates 12 bits.
                                                                                                                          : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[3].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane....lane_instance.i_fpnew_cast_multi'
  466 |       end else if (destination_exp_q < -signed'(fpnew_pkg::man_bits(dst_fmt_q2))) begin
      |                                      ^
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpnew_cast_multi.sv:461:38: Operator GTES expects 32 bits on the LHS, but LHS's VARREF 'destination_exp_q' generates 12 bits.
                                                                                                                          : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[3].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane....lane_instance.i_fpnew_cast_multi'
  461 |                    destination_exp_q >= -signed'(fpnew_pkg::man_bits(dst_fmt_q2))) begin
      |                                      ^~
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpnew_cast_multi.sv:454:30: Operator GTES expects 32 bits on the LHS, but LHS's VARREF 'destination_exp_q' generates 12 bits.
                                                                                                                          : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[3].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane....lane_instance.i_fpnew_cast_multi'
  454 |       if ((destination_exp_q >= signed'(2**fpnew_pkg::exp_bits(dst_fmt_q2))-1) ||
      |                              ^~
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpnew_cast_multi.sv:520:32: Operator ASSIGN expects 64 bits on the Assign RHS, but Assign RHS's REPLICATE generates 31 bits.
                                                                                                                          : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[3].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane....lane_instance.i_fpnew_cast_multi'
  520 |         fmt_pre_round_abs[fmt] = {final_exp[EXP_BITS-1:0], final_mant[MAN_BITS-1:0]};  
      |                                ^
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpnew_cast_multi.sv:520:32: Operator ASSIGN expects 64 bits on the Assign RHS, but Assign RHS's REPLICATE generates 63 bits.
                                                                                                                          : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[3].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane....lane_instance.i_fpnew_cast_multi'
  520 |         fmt_pre_round_abs[fmt] = {final_exp[EXP_BITS-1:0], final_mant[MAN_BITS-1:0]};  
      |                                ^
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpnew_cast_multi.sv:602:67: Operator ADD expects 32 bits on the RHS, but RHS's VARREF 'op_mod_q2' generates 1 bits.
                                                                                                                          : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[3].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane....lane_instance.i_fpnew_cast_multi'
  602 |           ifmt_of_after_round[ifmt] = ~rounded_int_res[INT_WIDTH-2+op_mod_q2];
      |                                                                   ^
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpnew_cast_multi.sv:600:67: Operator ADD expects 32 bits on the RHS, but RHS's VARREF 'op_mod_q2' generates 1 bits.
                                                                                                                          : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[3].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane....lane_instance.i_fpnew_cast_multi'
  600 |         if (!rounded_sign && input_exp_q == signed'(INT_WIDTH - 2 + op_mod_q2)) begin
      |                                                                   ^
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpnew_cast_multi.sv:600:42: Operator EQ expects 32 bits on the LHS, but LHS's VARREF 'input_exp_q' generates 12 bits.
                                                                                                                          : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[3].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane....lane_instance.i_fpnew_cast_multi'
  600 |         if (!rounded_sign && input_exp_q == signed'(INT_WIDTH - 2 + op_mod_q2)) begin
      |                                          ^~
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpnew_cast_multi.sv:637:38: Operator SHIFTL expects 32 bits on the LHS, but LHS's VARREF 'input_sign_q' generates 1 bits.
                                                                                                                          : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[3].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane....lane_instance.i_fpnew_cast_multi'
  637 |                       ? input_sign_q << FP_WIDTH-1  
      |                                      ^~
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpnew_cast_multi.sv:637:38: Operator SHIFTL expects 64 bits on the LHS, but LHS's VARREF 'input_sign_q' generates 1 bits.
                                                                                                                          : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[3].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane....lane_instance.i_fpnew_cast_multi'
  637 |                       ? input_sign_q << FP_WIDTH-1  
      |                                      ^~
%Warning-ASCRANGE: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpnew_noncomp.sv:88:26: Ascending bit range vector: left < right of bit range: [0:1]
                                                                                                                   : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[2].i_opgroup_block.gen_parallel_slices[1].active_format.i_fmt_slice.gen_num_lanes[0].active_lane...lane_instance.i_noncomp'
   88 |   logic                  [0:NUM_INP_REGS][1:0][WIDTH-1:0] inp_pipe_operands_q;
      |                          ^
%Warning-ASCRANGE: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpnew_noncomp.sv:89:26: Ascending bit range vector: left < right of bit range: [0:1]
                                                                                                                   : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[2].i_opgroup_block.gen_parallel_slices[1].active_format.i_fmt_slice.gen_num_lanes[0].active_lane...lane_instance.i_noncomp'
   89 |   logic                  [0:NUM_INP_REGS][1:0]            inp_pipe_is_boxed_q;
      |                          ^
%Warning-ASCRANGE: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpnew_noncomp.sv:90:26: Ascending bit range vector: left < right of bit range: [0:1]
                                                                                                                   : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[2].i_opgroup_block.gen_parallel_slices[1].active_format.i_fmt_slice.gen_num_lanes[0].active_lane...lane_instance.i_noncomp'
   90 |   fpnew_pkg::roundmode_e [0:NUM_INP_REGS]                 inp_pipe_rnd_mode_q;
      |                          ^
%Warning-ASCRANGE: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpnew_noncomp.sv:91:26: Ascending bit range vector: left < right of bit range: [0:1]
                                                                                                                   : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[2].i_opgroup_block.gen_parallel_slices[1].active_format.i_fmt_slice.gen_num_lanes[0].active_lane...lane_instance.i_noncomp'
   91 |   fpnew_pkg::operation_e [0:NUM_INP_REGS]                 inp_pipe_op_q;
      |                          ^
%Warning-ASCRANGE: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpnew_noncomp.sv:92:26: Ascending bit range vector: left < right of bit range: [0:1]
                                                                                                                   : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[2].i_opgroup_block.gen_parallel_slices[1].active_format.i_fmt_slice.gen_num_lanes[0].active_lane...lane_instance.i_noncomp'
   92 |   logic                  [0:NUM_INP_REGS]                 inp_pipe_op_mod_q;
      |                          ^
%Warning-ASCRANGE: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpnew_noncomp.sv:93:26: Ascending bit range vector: left < right of bit range: [0:1]
                                                                                                                   : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[2].i_opgroup_block.gen_parallel_slices[1].active_format.i_fmt_slice.gen_num_lanes[0].active_lane...lane_instance.i_noncomp'
   93 |   TagType                [0:NUM_INP_REGS]                 inp_pipe_tag_q;
      |                          ^
%Warning-ASCRANGE: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpnew_noncomp.sv:94:26: Ascending bit range vector: left < right of bit range: [0:1]
                                                                                                                   : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[2].i_opgroup_block.gen_parallel_slices[1].active_format.i_fmt_slice.gen_num_lanes[0].active_lane...lane_instance.i_noncomp'
   94 |   logic                  [0:NUM_INP_REGS]                 inp_pipe_mask_q;
      |                          ^
%Warning-ASCRANGE: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpnew_noncomp.sv:95:26: Ascending bit range vector: left < right of bit range: [0:1]
                                                                                                                   : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[2].i_opgroup_block.gen_parallel_slices[1].active_format.i_fmt_slice.gen_num_lanes[0].active_lane...lane_instance.i_noncomp'
   95 |   AuxType                [0:NUM_INP_REGS]                 inp_pipe_aux_q;
      |                          ^
%Warning-ASCRANGE: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpnew_noncomp.sv:96:26: Ascending bit range vector: left < right of bit range: [0:1]
                                                                                                                   : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[2].i_opgroup_block.gen_parallel_slices[1].active_format.i_fmt_slice.gen_num_lanes[0].active_lane...lane_instance.i_noncomp'
   96 |   logic                  [0:NUM_INP_REGS]                 inp_pipe_valid_q;
      |                          ^
%Warning-ASCRANGE: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpnew_noncomp.sv:98:9: Ascending bit range vector: left < right of bit range: [0:1]
                                                                                                                  : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[2].i_opgroup_block.gen_parallel_slices[1].active_format.i_fmt_slice.gen_num_lanes[0].active_lane...lane_instance.i_noncomp'
   98 |   logic [0:NUM_INP_REGS] inp_pipe_ready;
      |         ^
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpnew_noncomp.sv:202:32: Operator PATMEMBER expects 11 bits on the Pattern value, but Pattern value's VARREF 'DONT_CARE' generates 1 bits.
  202 |       default: sgnj_result = '{default: fpnew_pkg::DONT_CARE};  
      |                                ^~~~~~~
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpnew_noncomp.sv:202:32: Operator PATMEMBER expects 52 bits on the Pattern value, but Pattern value's VARREF 'DONT_CARE' generates 1 bits.
  202 |       default: sgnj_result = '{default: fpnew_pkg::DONT_CARE};  
      |                                ^~~~~~~
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpnew_noncomp.sv:238:36: Operator PATMEMBER expects 11 bits on the Pattern value, but Pattern value's VARREF 'DONT_CARE' generates 1 bits.
  238 |         default: minmax_result = '{default: fpnew_pkg::DONT_CARE};  
      |                                    ^~~~~~~
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpnew_noncomp.sv:238:36: Operator PATMEMBER expects 52 bits on the Pattern value, but Pattern value's VARREF 'DONT_CARE' generates 1 bits.
  238 |         default: minmax_result = '{default: fpnew_pkg::DONT_CARE};  
      |                                    ^~~~~~~
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpnew_noncomp.sv:267:48: Operator OR expects 64 bits on the LHS, but LHS's VARREF 'operand_a_smaller' generates 1 bits.
                                                                                                                       : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[2].i_opgroup_block.gen_parallel_slices[1].active_format.i_fmt_slice.gen_num_lanes[0].active_lane...lane_instance.i_noncomp'
  267 |           else cmp_result = (operand_a_smaller | operands_equal) ^ inp_pipe_op_mod_q[NUM_INP_REGS];
      |                                                ^
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpnew_noncomp.sv:267:48: Operator OR expects 64 bits on the RHS, but RHS's VARREF 'operands_equal' generates 1 bits.
                                                                                                                       : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[2].i_opgroup_block.gen_parallel_slices[1].active_format.i_fmt_slice.gen_num_lanes[0].active_lane...lane_instance.i_noncomp'
  267 |           else cmp_result = (operand_a_smaller | operands_equal) ^ inp_pipe_op_mod_q[NUM_INP_REGS];
      |                                                ^
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpnew_noncomp.sv:267:66: Operator XOR expects 64 bits on the RHS, but RHS's SEL generates 1 bits.
                                                                                                                       : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[2].i_opgroup_block.gen_parallel_slices[1].active_format.i_fmt_slice.gen_num_lanes[0].active_lane...lane_instance.i_noncomp'
  267 |           else cmp_result = (operand_a_smaller | operands_equal) ^ inp_pipe_op_mod_q[NUM_INP_REGS];
      |                                                                  ^
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpnew_noncomp.sv:271:48: Operator AND expects 64 bits on the LHS, but LHS's VARREF 'operand_a_smaller' generates 1 bits.
                                                                                                                       : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[2].i_opgroup_block.gen_parallel_slices[1].active_format.i_fmt_slice.gen_num_lanes[0].active_lane...lane_instance.i_noncomp'
  271 |           else cmp_result = (operand_a_smaller & ~operands_equal) ^ inp_pipe_op_mod_q[NUM_INP_REGS];
      |                                                ^
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpnew_noncomp.sv:271:50: Operator NOT expects 64 bits on the LHS, but LHS's VARREF 'operands_equal' generates 1 bits.
                                                                                                                       : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[2].i_opgroup_block.gen_parallel_slices[1].active_format.i_fmt_slice.gen_num_lanes[0].active_lane...lane_instance.i_noncomp'
  271 |           else cmp_result = (operand_a_smaller & ~operands_equal) ^ inp_pipe_op_mod_q[NUM_INP_REGS];
      |                                                  ^
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpnew_noncomp.sv:271:67: Operator XOR expects 64 bits on the RHS, but RHS's SEL generates 1 bits.
                                                                                                                       : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[2].i_opgroup_block.gen_parallel_slices[1].active_format.i_fmt_slice.gen_num_lanes[0].active_lane...lane_instance.i_noncomp'
  271 |           else cmp_result = (operand_a_smaller & ~operands_equal) ^ inp_pipe_op_mod_q[NUM_INP_REGS];
      |                                                                   ^
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpnew_noncomp.sv:274:43: Operator ASSIGN expects 64 bits on the Assign RHS, but Assign RHS's SEL generates 1 bits.
                                                                                                                       : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[2].i_opgroup_block.gen_parallel_slices[1].active_format.i_fmt_slice.gen_num_lanes[0].active_lane...lane_instance.i_noncomp'
  274 |           if (any_operand_nan) cmp_result = inp_pipe_op_mod_q[NUM_INP_REGS];  
      |                                           ^
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpnew_noncomp.sv:275:44: Operator XOR expects 64 bits on the LHS, but LHS's VARREF 'operands_equal' generates 1 bits.
                                                                                                                       : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[2].i_opgroup_block.gen_parallel_slices[1].active_format.i_fmt_slice.gen_num_lanes[0].active_lane...lane_instance.i_noncomp'
  275 |           else cmp_result = operands_equal ^ inp_pipe_op_mod_q[NUM_INP_REGS];
      |                                            ^
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpnew_noncomp.sv:275:44: Operator XOR expects 64 bits on the RHS, but RHS's SEL generates 1 bits.
                                                                                                                       : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[2].i_opgroup_block.gen_parallel_slices[1].active_format.i_fmt_slice.gen_num_lanes[0].active_lane...lane_instance.i_noncomp'
  275 |           else cmp_result = operands_equal ^ inp_pipe_op_mod_q[NUM_INP_REGS];
      |                                            ^
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpnew_noncomp.sv:277:33: Operator PATMEMBER expects 11 bits on the Pattern value, but Pattern value's VARREF 'DONT_CARE' generates 1 bits.
  277 |         default: cmp_result = '{default: fpnew_pkg::DONT_CARE};  
      |                                 ^~~~~~~
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpnew_noncomp.sv:277:33: Operator PATMEMBER expects 52 bits on the Pattern value, but Pattern value's VARREF 'DONT_CARE' generates 1 bits.
  277 |         default: cmp_result = '{default: fpnew_pkg::DONT_CARE};  
      |                                 ^~~~~~~
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpnew_noncomp.sv:338:29: Operator PATMEMBER expects 11 bits on the Pattern value, but Pattern value's VARREF 'DONT_CARE' generates 1 bits.
  338 |         result_d        = '{default: fpnew_pkg::DONT_CARE};  
      |                             ^~~~~~~
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpnew_noncomp.sv:338:29: Operator PATMEMBER expects 52 bits on the Pattern value, but Pattern value's VARREF 'DONT_CARE' generates 1 bits.
  338 |         result_d        = '{default: fpnew_pkg::DONT_CARE};  
      |                             ^~~~~~~
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpnew_noncomp.sv:343:29: Operator PATMEMBER expects 11 bits on the Pattern value, but Pattern value's VARREF 'DONT_CARE' generates 1 bits.
  343 |         result_d        = '{default: fpnew_pkg::DONT_CARE};  
      |                             ^~~~~~~
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpnew_noncomp.sv:343:29: Operator PATMEMBER expects 52 bits on the Pattern value, but Pattern value's VARREF 'DONT_CARE' generates 1 bits.
  343 |         result_d        = '{default: fpnew_pkg::DONT_CARE};  
      |                             ^~~~~~~
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpnew_noncomp.sv:202:32: Operator PATMEMBER expects 8 bits on the Pattern value, but Pattern value's VARREF 'DONT_CARE' generates 1 bits.
  202 |       default: sgnj_result = '{default: fpnew_pkg::DONT_CARE};  
      |                                ^~~~~~~
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpnew_noncomp.sv:202:32: Operator PATMEMBER expects 23 bits on the Pattern value, but Pattern value's VARREF 'DONT_CARE' generates 1 bits.
  202 |       default: sgnj_result = '{default: fpnew_pkg::DONT_CARE};  
      |                                ^~~~~~~
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpnew_noncomp.sv:238:36: Operator PATMEMBER expects 8 bits on the Pattern value, but Pattern value's VARREF 'DONT_CARE' generates 1 bits.
  238 |         default: minmax_result = '{default: fpnew_pkg::DONT_CARE};  
      |                                    ^~~~~~~
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpnew_noncomp.sv:238:36: Operator PATMEMBER expects 23 bits on the Pattern value, but Pattern value's VARREF 'DONT_CARE' generates 1 bits.
  238 |         default: minmax_result = '{default: fpnew_pkg::DONT_CARE};  
      |                                    ^~~~~~~
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpnew_noncomp.sv:267:48: Operator OR expects 32 bits on the LHS, but LHS's VARREF 'operand_a_smaller' generates 1 bits.
                                                                                                                       : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[2].i_opgroup_block.gen_parallel_slices[0].active_format.i_fmt_slice.gen_num_lanes[0].active_lane...lane_instance.i_noncomp'
  267 |           else cmp_result = (operand_a_smaller | operands_equal) ^ inp_pipe_op_mod_q[NUM_INP_REGS];
      |                                                ^
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpnew_noncomp.sv:267:48: Operator OR expects 32 bits on the RHS, but RHS's VARREF 'operands_equal' generates 1 bits.
                                                                                                                       : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[2].i_opgroup_block.gen_parallel_slices[0].active_format.i_fmt_slice.gen_num_lanes[0].active_lane...lane_instance.i_noncomp'
  267 |           else cmp_result = (operand_a_smaller | operands_equal) ^ inp_pipe_op_mod_q[NUM_INP_REGS];
      |                                                ^
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpnew_noncomp.sv:267:66: Operator XOR expects 32 bits on the RHS, but RHS's SEL generates 1 bits.
                                                                                                                       : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[2].i_opgroup_block.gen_parallel_slices[0].active_format.i_fmt_slice.gen_num_lanes[0].active_lane...lane_instance.i_noncomp'
  267 |           else cmp_result = (operand_a_smaller | operands_equal) ^ inp_pipe_op_mod_q[NUM_INP_REGS];
      |                                                                  ^
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpnew_noncomp.sv:271:48: Operator AND expects 32 bits on the LHS, but LHS's VARREF 'operand_a_smaller' generates 1 bits.
                                                                                                                       : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[2].i_opgroup_block.gen_parallel_slices[0].active_format.i_fmt_slice.gen_num_lanes[0].active_lane...lane_instance.i_noncomp'
  271 |           else cmp_result = (operand_a_smaller & ~operands_equal) ^ inp_pipe_op_mod_q[NUM_INP_REGS];
      |                                                ^
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpnew_noncomp.sv:271:50: Operator NOT expects 32 bits on the LHS, but LHS's VARREF 'operands_equal' generates 1 bits.
                                                                                                                       : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[2].i_opgroup_block.gen_parallel_slices[0].active_format.i_fmt_slice.gen_num_lanes[0].active_lane...lane_instance.i_noncomp'
  271 |           else cmp_result = (operand_a_smaller & ~operands_equal) ^ inp_pipe_op_mod_q[NUM_INP_REGS];
      |                                                  ^
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpnew_noncomp.sv:271:67: Operator XOR expects 32 bits on the RHS, but RHS's SEL generates 1 bits.
                                                                                                                       : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[2].i_opgroup_block.gen_parallel_slices[0].active_format.i_fmt_slice.gen_num_lanes[0].active_lane...lane_instance.i_noncomp'
  271 |           else cmp_result = (operand_a_smaller & ~operands_equal) ^ inp_pipe_op_mod_q[NUM_INP_REGS];
      |                                                                   ^
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpnew_noncomp.sv:274:43: Operator ASSIGN expects 32 bits on the Assign RHS, but Assign RHS's SEL generates 1 bits.
                                                                                                                       : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[2].i_opgroup_block.gen_parallel_slices[0].active_format.i_fmt_slice.gen_num_lanes[0].active_lane...lane_instance.i_noncomp'
  274 |           if (any_operand_nan) cmp_result = inp_pipe_op_mod_q[NUM_INP_REGS];  
      |                                           ^
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpnew_noncomp.sv:275:44: Operator XOR expects 32 bits on the LHS, but LHS's VARREF 'operands_equal' generates 1 bits.
                                                                                                                       : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[2].i_opgroup_block.gen_parallel_slices[0].active_format.i_fmt_slice.gen_num_lanes[0].active_lane...lane_instance.i_noncomp'
  275 |           else cmp_result = operands_equal ^ inp_pipe_op_mod_q[NUM_INP_REGS];
      |                                            ^
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpnew_noncomp.sv:275:44: Operator XOR expects 32 bits on the RHS, but RHS's SEL generates 1 bits.
                                                                                                                       : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[2].i_opgroup_block.gen_parallel_slices[0].active_format.i_fmt_slice.gen_num_lanes[0].active_lane...lane_instance.i_noncomp'
  275 |           else cmp_result = operands_equal ^ inp_pipe_op_mod_q[NUM_INP_REGS];
      |                                            ^
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpnew_noncomp.sv:277:33: Operator PATMEMBER expects 8 bits on the Pattern value, but Pattern value's VARREF 'DONT_CARE' generates 1 bits.
  277 |         default: cmp_result = '{default: fpnew_pkg::DONT_CARE};  
      |                                 ^~~~~~~
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpnew_noncomp.sv:277:33: Operator PATMEMBER expects 23 bits on the Pattern value, but Pattern value's VARREF 'DONT_CARE' generates 1 bits.
  277 |         default: cmp_result = '{default: fpnew_pkg::DONT_CARE};  
      |                                 ^~~~~~~
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpnew_noncomp.sv:338:29: Operator PATMEMBER expects 8 bits on the Pattern value, but Pattern value's VARREF 'DONT_CARE' generates 1 bits.
  338 |         result_d        = '{default: fpnew_pkg::DONT_CARE};  
      |                             ^~~~~~~
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpnew_noncomp.sv:338:29: Operator PATMEMBER expects 23 bits on the Pattern value, but Pattern value's VARREF 'DONT_CARE' generates 1 bits.
  338 |         result_d        = '{default: fpnew_pkg::DONT_CARE};  
      |                             ^~~~~~~
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpnew_noncomp.sv:343:29: Operator PATMEMBER expects 8 bits on the Pattern value, but Pattern value's VARREF 'DONT_CARE' generates 1 bits.
  343 |         result_d        = '{default: fpnew_pkg::DONT_CARE};  
      |                             ^~~~~~~
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpnew_noncomp.sv:343:29: Operator PATMEMBER expects 23 bits on the Pattern value, but Pattern value's VARREF 'DONT_CARE' generates 1 bits.
  343 |         result_d        = '{default: fpnew_pkg::DONT_CARE};  
      |                             ^~~~~~~
%Warning-ASCRANGE: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpnew_divsqrt_multi.sv:88:26: Ascending bit range vector: left < right of bit range: [0:1]
                                                                                                                         : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi'
   88 |   logic                  [0:NUM_INP_REGS][1:0][WIDTH-1:0]       inp_pipe_operands_q;
      |                          ^
%Warning-ASCRANGE: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpnew_divsqrt_multi.sv:89:26: Ascending bit range vector: left < right of bit range: [0:1]
                                                                                                                         : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi'
   89 |   fpnew_pkg::roundmode_e [0:NUM_INP_REGS]                       inp_pipe_rnd_mode_q;
      |                          ^
%Warning-ASCRANGE: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpnew_divsqrt_multi.sv:90:26: Ascending bit range vector: left < right of bit range: [0:1]
                                                                                                                         : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi'
   90 |   fpnew_pkg::operation_e [0:NUM_INP_REGS]                       inp_pipe_op_q;
      |                          ^
%Warning-ASCRANGE: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpnew_divsqrt_multi.sv:91:26: Ascending bit range vector: left < right of bit range: [0:1]
                                                                                                                         : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi'
   91 |   fpnew_pkg::fp_format_e [0:NUM_INP_REGS]                       inp_pipe_dst_fmt_q;
      |                          ^
%Warning-ASCRANGE: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpnew_divsqrt_multi.sv:92:26: Ascending bit range vector: left < right of bit range: [0:1]
                                                                                                                         : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi'
   92 |   TagType                [0:NUM_INP_REGS]                       inp_pipe_tag_q;
      |                          ^
%Warning-ASCRANGE: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpnew_divsqrt_multi.sv:93:26: Ascending bit range vector: left < right of bit range: [0:1]
                                                                                                                         : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi'
   93 |   logic                  [0:NUM_INP_REGS]                       inp_pipe_mask_q;
      |                          ^
%Warning-ASCRANGE: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpnew_divsqrt_multi.sv:94:26: Ascending bit range vector: left < right of bit range: [0:1]
                                                                                                                         : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi'
   94 |   AuxType                [0:NUM_INP_REGS]                       inp_pipe_aux_q;
      |                          ^
%Warning-ASCRANGE: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpnew_divsqrt_multi.sv:95:26: Ascending bit range vector: left < right of bit range: [0:1]
                                                                                                                         : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi'
   95 |   logic                  [0:NUM_INP_REGS]                       inp_pipe_valid_q;
      |                          ^
%Warning-ASCRANGE: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpnew_divsqrt_multi.sv:97:9: Ascending bit range vector: left < right of bit range: [0:1]
                                                                                                                        : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi'
   97 |   logic [0:NUM_INP_REGS] inp_pipe_ready;
      |         ^
%Warning-ASCRANGE: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpnew_divsqrt_multi.sv:318:23: Ascending bit range vector: left < right of bit range: [0:1]
                                                                                                                          : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi'
  318 |   logic               [0:NUM_OUT_REGS][WIDTH-1:0] out_pipe_result_q;
      |                       ^
%Warning-ASCRANGE: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpnew_divsqrt_multi.sv:319:23: Ascending bit range vector: left < right of bit range: [0:1]
                                                                                                                          : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi'
  319 |   fpnew_pkg::status_t [0:NUM_OUT_REGS]            out_pipe_status_q;
      |                       ^
%Warning-ASCRANGE: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpnew_divsqrt_multi.sv:320:23: Ascending bit range vector: left < right of bit range: [0:1]
                                                                                                                          : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi'
  320 |   TagType             [0:NUM_OUT_REGS]            out_pipe_tag_q;
      |                       ^
%Warning-ASCRANGE: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpnew_divsqrt_multi.sv:321:23: Ascending bit range vector: left < right of bit range: [0:1]
                                                                                                                          : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi'
  321 |   logic               [0:NUM_OUT_REGS]            out_pipe_mask_q;
      |                       ^
%Warning-ASCRANGE: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpnew_divsqrt_multi.sv:322:23: Ascending bit range vector: left < right of bit range: [0:1]
                                                                                                                          : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi'
  322 |   AuxType             [0:NUM_OUT_REGS]            out_pipe_aux_q;
      |                       ^
%Warning-ASCRANGE: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpnew_divsqrt_multi.sv:323:23: Ascending bit range vector: left < right of bit range: [0:1]
                                                                                                                          : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi'
  323 |   logic               [0:NUM_OUT_REGS]            out_pipe_valid_q;
      |                       ^
%Warning-ASCRANGE: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpnew_divsqrt_multi.sv:325:9: Ascending bit range vector: left < right of bit range: [0:1]
                                                                                                                         : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi'
  325 |   logic [0:NUM_OUT_REGS] out_pipe_ready;
      |         ^
%Warning-ASCRANGE: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpnew_fma.sv:103:26: Ascending bit range vector: left < right of bit range: [0:1]
                                                                                                                : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[1].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma'
  103 |   logic                  [0:NUM_INP_REGS][2:0][WIDTH-1:0] inp_pipe_operands_q;
      |                          ^
%Warning-ASCRANGE: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpnew_fma.sv:104:26: Ascending bit range vector: left < right of bit range: [0:1]
                                                                                                                : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[1].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma'
  104 |   logic                  [0:NUM_INP_REGS][2:0]            inp_pipe_is_boxed_q;
      |                          ^
%Warning-ASCRANGE: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpnew_fma.sv:105:26: Ascending bit range vector: left < right of bit range: [0:1]
                                                                                                                : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[1].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma'
  105 |   fpnew_pkg::roundmode_e [0:NUM_INP_REGS]                 inp_pipe_rnd_mode_q;
      |                          ^
%Warning-ASCRANGE: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpnew_fma.sv:106:26: Ascending bit range vector: left < right of bit range: [0:1]
                                                                                                                : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[1].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma'
  106 |   fpnew_pkg::operation_e [0:NUM_INP_REGS]                 inp_pipe_op_q;
      |                          ^
%Warning-ASCRANGE: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpnew_fma.sv:107:26: Ascending bit range vector: left < right of bit range: [0:1]
                                                                                                                : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[1].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma'
  107 |   logic                  [0:NUM_INP_REGS]                 inp_pipe_op_mod_q;
      |                          ^
%Warning-ASCRANGE: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpnew_fma.sv:108:26: Ascending bit range vector: left < right of bit range: [0:1]
                                                                                                                : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[1].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma'
  108 |   TagType                [0:NUM_INP_REGS]                 inp_pipe_tag_q;
      |                          ^
%Warning-ASCRANGE: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpnew_fma.sv:109:26: Ascending bit range vector: left < right of bit range: [0:1]
                                                                                                                : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[1].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma'
  109 |   logic                  [0:NUM_INP_REGS]                 inp_pipe_mask_q;
      |                          ^
%Warning-ASCRANGE: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpnew_fma.sv:110:26: Ascending bit range vector: left < right of bit range: [0:1]
                                                                                                                : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[1].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma'
  110 |   AuxType                [0:NUM_INP_REGS]                 inp_pipe_aux_q;
      |                          ^
%Warning-ASCRANGE: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpnew_fma.sv:111:26: Ascending bit range vector: left < right of bit range: [0:1]
                                                                                                                : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[1].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma'
  111 |   logic                  [0:NUM_INP_REGS]                 inp_pipe_valid_q;
      |                          ^
%Warning-ASCRANGE: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpnew_fma.sv:113:9: Ascending bit range vector: left < right of bit range: [0:1]
                                                                                                               : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[1].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma'
  113 |   logic [0:NUM_INP_REGS] inp_pipe_ready;
      |         ^
%Warning-WIDTHTRUNC: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpnew_fma.sv:197:35: Operator PATMEMBER expects 11 bits on the Pattern value, but Pattern value's VARREF 'BIAS' generates 32 bits.
                                                                                                                  : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[1].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma'
  197 |         operand_a = '{sign: 1'b0, exponent: BIAS, mantissa: '0};
      |                                   ^~~~~~~~
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpnew_fma.sv:208:24: Operator PATMEMBER expects 11 bits on the Pattern value, but Pattern value's VARREF 'DONT_CARE' generates 1 bits.
  208 |         operand_a  = '{default: fpnew_pkg::DONT_CARE};
      |                        ^~~~~~~
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpnew_fma.sv:208:24: Operator PATMEMBER expects 52 bits on the Pattern value, but Pattern value's VARREF 'DONT_CARE' generates 1 bits.
  208 |         operand_a  = '{default: fpnew_pkg::DONT_CARE};
      |                        ^~~~~~~
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpnew_fma.sv:209:24: Operator PATMEMBER expects 11 bits on the Pattern value, but Pattern value's VARREF 'DONT_CARE' generates 1 bits.
  209 |         operand_b  = '{default: fpnew_pkg::DONT_CARE};
      |                        ^~~~~~~
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpnew_fma.sv:209:24: Operator PATMEMBER expects 52 bits on the Pattern value, but Pattern value's VARREF 'DONT_CARE' generates 1 bits.
  209 |         operand_b  = '{default: fpnew_pkg::DONT_CARE};
      |                        ^~~~~~~
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpnew_fma.sv:210:24: Operator PATMEMBER expects 11 bits on the Pattern value, but Pattern value's VARREF 'DONT_CARE' generates 1 bits.
  210 |         operand_c  = '{default: fpnew_pkg::DONT_CARE};
      |                        ^~~~~~~
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpnew_fma.sv:210:24: Operator PATMEMBER expects 52 bits on the Pattern value, but Pattern value's VARREF 'DONT_CARE' generates 1 bits.
  210 |         operand_c  = '{default: fpnew_pkg::DONT_CARE};
      |                        ^~~~~~~
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpnew_fma.sv:286:21: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
                                                                                                                   : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[1].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma'
  286 |   assign exponent_a = signed'({1'b0, operand_a.exponent});
      |                     ^
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpnew_fma.sv:287:21: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
                                                                                                                   : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[1].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma'
  287 |   assign exponent_b = signed'({1'b0, operand_b.exponent});
      |                     ^
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpnew_fma.sv:288:21: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
                                                                                                                   : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[1].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma'
  288 |   assign exponent_c = signed'({1'b0, operand_c.exponent});
      |                     ^
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpnew_fma.sv:292:47: Operator ADD expects 13 bits on the RHS, but RHS's SIGNED generates 2 bits.
                                                                                                                   : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[1].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma'
  292 |   assign exponent_addend = signed'(exponent_c + $signed({1'b0, ~info_c.is_normal}));  
      |                                               ^
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpnew_fma.sv:296:50: Operator ADD expects 32 bits on the LHS, but LHS's VARREF 'exponent_a' generates 13 bits.
                                                                                                                   : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[1].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma'
  296 |                             : signed'(exponent_a + info_a.is_subnormal
      |                                                  ^
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpnew_fma.sv:296:50: Operator ADD expects 32 bits on the RHS, but RHS's SEL generates 1 bits.
                                                                                                                   : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[1].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma'
  296 |                             : signed'(exponent_a + info_a.is_subnormal
      |                                                  ^
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpnew_fma.sv:297:39: Operator ADD expects 32 bits on the RHS, but RHS's VARREF 'exponent_b' generates 13 bits.
                                                                                                                   : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[1].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma'
  297 |                                       + exponent_b + info_b.is_subnormal
      |                                       ^
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpnew_fma.sv:297:52: Operator ADD expects 32 bits on the RHS, but RHS's SEL generates 1 bits.
                                                                                                                   : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[1].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma'
  297 |                                       + exponent_b + info_b.is_subnormal
      |                                                    ^
%Warning-WIDTHTRUNC: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpnew_fma.sv:294:27: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's COND generates 32 bits.
                                                                                                                  : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[1].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma'
  294 |   assign exponent_product = (info_a.is_zero || info_b.is_zero)
      |                           ^
%Warning-WIDTHTRUNC: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpnew_fma.sv:310:20: Operator ASSIGN expects 8 bits on the Assign RHS, but Assign RHS's ADD generates 32 bits.
                                                                                                                  : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[1].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma'
  310 |       addend_shamt = 3 * PRECISION_BITS + 4;
      |                    ^
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpnew_fma.sv:313:60: Operator SUB expects 32 bits on the RHS, but RHS's VARREF 'exponent_difference' generates 13 bits.
                                                                                                                   : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[1].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma'
  313 |       addend_shamt = unsigned'(signed'(PRECISION_BITS) + 3 - exponent_difference);
      |                                                            ^
%Warning-WIDTHTRUNC: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpnew_fma.sv:313:20: Operator ASSIGN expects 8 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 32 bits.
                                                                                                                  : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[1].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma'
  313 |       addend_shamt = unsigned'(signed'(PRECISION_BITS) + 3 - exponent_difference);
      |                    ^
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpnew_fma.sv:312:34: Operator LTES expects 32 bits on the LHS, but LHS's VARREF 'exponent_difference' generates 13 bits.
                                                                                                                   : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[1].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma'
  312 |     else if (exponent_difference <= signed'(PRECISION_BITS + 2))
      |                                  ^~
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpnew_fma.sv:309:29: Operator LTES expects 32 bits on the LHS, but LHS's VARREF 'exponent_difference' generates 13 bits.
                                                                                                                   : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[1].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma'
  309 |     if (exponent_difference <= signed'(-2 * PRECISION_BITS - 1))
      |                             ^~
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpnew_fma.sv:337:36: Operator SHIFTL expects 163 bits on the LHS, but LHS's VARREF 'product' generates 106 bits.
                                                                                                                   : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[1].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma'
  337 |   assign product_shifted = product << 2;  
      |                                    ^~
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpnew_fma.sv:357:19: Operator SHIFTL expects 216 bits on the LHS, but LHS's VARREF 'mantissa_c' generates 53 bits.
                                                                                                                   : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[1].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma'
  357 |       (mantissa_c << (3 * PRECISION_BITS + 4)) >> addend_shamt;
      |                   ^~
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpnew_fma.sv:375:53: Operator ADD expects 164 bits on the RHS, but RHS's VARREF 'inject_carry_in' generates 1 bits.
                                                                                                                   : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[1].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma'
  375 |   assign sum_raw = product_shifted + addend_shifted + inject_carry_in;
      |                                                     ^
%Warning-WIDTHTRUNC: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpnew_fma.sv:379:21: Operator ASSIGNW expects 163 bits on the Assign RHS, but Assign RHS's COND generates 164 bits.
                                                                                                                  : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[1].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma'
  379 |   assign sum        = (effective_subtraction && ~sum_carry) ? -sum_raw : sum_raw;
      |                     ^
%Warning-ASCRANGE: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpnew_fma.sv:403:26: Ascending bit range vector: left < right of bit range: [0:1]
                                                                                                                : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[1].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma'
  403 |   logic                  [0:NUM_MID_REGS]                         mid_pipe_eff_sub_q;
      |                          ^
%Warning-ASCRANGE: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpnew_fma.sv:404:26: Ascending bit range vector: left < right of bit range: [0:1]
                                                                                                                : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[1].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma'
  404 |   logic signed           [0:NUM_MID_REGS][EXP_WIDTH-1:0]          mid_pipe_exp_prod_q;
      |                          ^
%Warning-ASCRANGE: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpnew_fma.sv:405:26: Ascending bit range vector: left < right of bit range: [0:1]
                                                                                                                : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[1].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma'
  405 |   logic signed           [0:NUM_MID_REGS][EXP_WIDTH-1:0]          mid_pipe_exp_diff_q;
      |                          ^
%Warning-ASCRANGE: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpnew_fma.sv:406:26: Ascending bit range vector: left < right of bit range: [0:1]
                                                                                                                : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[1].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma'
  406 |   logic signed           [0:NUM_MID_REGS][EXP_WIDTH-1:0]          mid_pipe_tent_exp_q;
      |                          ^
%Warning-ASCRANGE: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpnew_fma.sv:407:26: Ascending bit range vector: left < right of bit range: [0:1]
                                                                                                                : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[1].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma'
  407 |   logic                  [0:NUM_MID_REGS][SHIFT_AMOUNT_WIDTH-1:0] mid_pipe_add_shamt_q;
      |                          ^
%Warning-ASCRANGE: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpnew_fma.sv:408:26: Ascending bit range vector: left < right of bit range: [0:1]
                                                                                                                : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[1].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma'
  408 |   logic                  [0:NUM_MID_REGS]                         mid_pipe_sticky_q;
      |                          ^
%Warning-ASCRANGE: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpnew_fma.sv:409:26: Ascending bit range vector: left < right of bit range: [0:1]
                                                                                                                : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[1].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma'
  409 |   logic                  [0:NUM_MID_REGS][3*PRECISION_BITS+3:0]   mid_pipe_sum_q;
      |                          ^
%Warning-ASCRANGE: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpnew_fma.sv:410:26: Ascending bit range vector: left < right of bit range: [0:1]
                                                                                                                : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[1].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma'
  410 |   logic                  [0:NUM_MID_REGS]                         mid_pipe_final_sign_q;
      |                          ^
%Warning-ASCRANGE: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpnew_fma.sv:411:26: Ascending bit range vector: left < right of bit range: [0:1]
                                                                                                                : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[1].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma'
  411 |   fpnew_pkg::roundmode_e [0:NUM_MID_REGS]                         mid_pipe_rnd_mode_q;
      |                          ^
%Warning-ASCRANGE: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpnew_fma.sv:412:26: Ascending bit range vector: left < right of bit range: [0:1]
                                                                                                                : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[1].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma'
  412 |   logic                  [0:NUM_MID_REGS]                         mid_pipe_res_is_spec_q;
      |                          ^
%Warning-ASCRANGE: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpnew_fma.sv:413:26: Ascending bit range vector: left < right of bit range: [0:1]
                                                                                                                : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[1].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma'
  413 |   fp_t                   [0:NUM_MID_REGS]                         mid_pipe_spec_res_q;
      |                          ^
%Warning-ASCRANGE: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpnew_fma.sv:414:26: Ascending bit range vector: left < right of bit range: [0:1]
                                                                                                                : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[1].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma'
  414 |   fpnew_pkg::status_t    [0:NUM_MID_REGS]                         mid_pipe_spec_stat_q;
      |                          ^
%Warning-ASCRANGE: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpnew_fma.sv:415:26: Ascending bit range vector: left < right of bit range: [0:1]
                                                                                                                : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[1].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma'
  415 |   TagType                [0:NUM_MID_REGS]                         mid_pipe_tag_q;
      |                          ^
%Warning-ASCRANGE: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpnew_fma.sv:416:26: Ascending bit range vector: left < right of bit range: [0:1]
                                                                                                                : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[1].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma'
  416 |   logic                  [0:NUM_MID_REGS]                         mid_pipe_mask_q;
      |                          ^
%Warning-ASCRANGE: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpnew_fma.sv:417:26: Ascending bit range vector: left < right of bit range: [0:1]
                                                                                                                : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[1].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma'
  417 |   AuxType                [0:NUM_MID_REGS]                         mid_pipe_aux_q;
      |                          ^
%Warning-ASCRANGE: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpnew_fma.sv:418:26: Ascending bit range vector: left < right of bit range: [0:1]
                                                                                                                : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[1].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma'
  418 |   logic                  [0:NUM_MID_REGS]                         mid_pipe_valid_q;
      |                          ^
%Warning-ASCRANGE: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpnew_fma.sv:420:9: Ascending bit range vector: left < right of bit range: [0:1]
                                                                                                               : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[1].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma'
  420 |   logic [0:NUM_MID_REGS] mid_pipe_ready;
      |         ^
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpnew_fma.sv:524:50: Operator ADD expects 32 bits on the RHS, but RHS's VARREF 'leading_zero_count' generates 7 bits.
                                                                                                                   : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[1].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma'
  524 |         norm_shamt          = PRECISION_BITS + 2 + leading_zero_count;
      |                                                  ^
%Warning-WIDTHTRUNC: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpnew_fma.sv:524:29: Operator ASSIGN expects 8 bits on the Assign RHS, but Assign RHS's ADD generates 32 bits.
                                                                                                                  : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[1].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma'
  524 |         norm_shamt          = PRECISION_BITS + 2 + leading_zero_count;
      |                             ^
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpnew_fma.sv:525:50: Operator SUB expects 32 or 13 bits on the RHS, but RHS's VARREF 'leading_zero_count_sgn' generates 8 bits.
                                                                                                                   : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[1].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma'
  525 |         normalized_exponent = exponent_product_q - leading_zero_count_sgn + 1;  
      |                                                  ^
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpnew_fma.sv:529:69: Operator ADD expects 32 bits on the RHS, but RHS's VARREF 'exponent_product_q' generates 13 bits.
                                                                                                                   : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[1].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma'
  529 |         norm_shamt          = unsigned'(signed'(PRECISION_BITS) + 2 + exponent_product_q);
      |                                                                     ^
%Warning-WIDTHTRUNC: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpnew_fma.sv:529:29: Operator ASSIGN expects 8 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 32 bits.
                                                                                                                  : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[1].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma'
  529 |         norm_shamt          = unsigned'(signed'(PRECISION_BITS) + 2 + exponent_product_q);
      |                             ^
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpnew_fma.sv:522:31: Operator SUB expects 32 or 13 bits on the RHS, but RHS's VARREF 'leading_zero_count_sgn' generates 8 bits.
                                                                                                                   : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[1].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma'
  522 |       if ((exponent_product_q - leading_zero_count_sgn + 1 >= 0) && !lzc_zeroes) begin
      |                               ^
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpnew_fma.sv:540:36: Operator SHIFTL expects 164 bits on the LHS, but LHS's VARREF 'sum_q' generates 163 bits.
                                                                                                                   : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[1].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma'
  540 |   assign sum_shifted       = sum_q << norm_shamt;
      |                                    ^~
%Warning-WIDTHTRUNC: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpnew_fma.sv:546:39: Operator ASSIGN expects 163 bits on the Assign RHS, but Assign RHS's VARREF 'sum_shifted' generates 164 bits.
                                                                                                                  : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[1].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma'
  546 |     {final_mantissa, sum_sticky_bits} = sum_shifted;
      |                                       ^
%Warning-WIDTHTRUNC: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpnew_fma.sv:551:41: Operator ASSIGN expects 163 bits on the Assign RHS, but Assign RHS's SHIFTR generates 164 bits.
                                                                                                                  : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[1].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma'
  551 |       {final_mantissa, sum_sticky_bits} = sum_shifted >> 1;
      |                                         ^
%Warning-WIDTHTRUNC: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpnew_fma.sv:558:41: Operator ASSIGN expects 163 bits on the Assign RHS, but Assign RHS's SHIFTL generates 164 bits.
                                                                                                                  : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[1].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma'
  558 |       {final_mantissa, sum_sticky_bits} = sum_shifted << 1;
      |                                         ^
%Warning-ASCRANGE: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpnew_fma.sv:642:23: Ascending bit range vector: left < right of bit range: [0:1]
                                                                                                                : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[1].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma'
  642 |   fp_t                [0:NUM_OUT_REGS] out_pipe_result_q;
      |                       ^
%Warning-ASCRANGE: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpnew_fma.sv:643:23: Ascending bit range vector: left < right of bit range: [0:1]
                                                                                                                : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[1].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma'
  643 |   fpnew_pkg::status_t [0:NUM_OUT_REGS] out_pipe_status_q;
      |                       ^
%Warning-ASCRANGE: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpnew_fma.sv:644:23: Ascending bit range vector: left < right of bit range: [0:1]
                                                                                                                : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[1].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma'
  644 |   TagType             [0:NUM_OUT_REGS] out_pipe_tag_q;
      |                       ^
%Warning-ASCRANGE: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpnew_fma.sv:645:23: Ascending bit range vector: left < right of bit range: [0:1]
                                                                                                                : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[1].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma'
  645 |   logic               [0:NUM_OUT_REGS] out_pipe_mask_q;
      |                       ^
%Warning-ASCRANGE: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpnew_fma.sv:646:23: Ascending bit range vector: left < right of bit range: [0:1]
                                                                                                                : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[1].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma'
  646 |   AuxType             [0:NUM_OUT_REGS] out_pipe_aux_q;
      |                       ^
%Warning-ASCRANGE: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpnew_fma.sv:647:23: Ascending bit range vector: left < right of bit range: [0:1]
                                                                                                                : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[1].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma'
  647 |   logic               [0:NUM_OUT_REGS] out_pipe_valid_q;
      |                       ^
%Warning-ASCRANGE: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpnew_fma.sv:649:9: Ascending bit range vector: left < right of bit range: [0:1]
                                                                                                               : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[1].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma'
  649 |   logic [0:NUM_OUT_REGS] out_pipe_ready;
      |         ^
%Warning-WIDTHTRUNC: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpnew_fma.sv:197:35: Operator PATMEMBER expects 8 bits on the Pattern value, but Pattern value's VARREF 'BIAS' generates 32 bits.
                                                                                                                  : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[0].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma'
  197 |         operand_a = '{sign: 1'b0, exponent: BIAS, mantissa: '0};
      |                                   ^~~~~~~~
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpnew_fma.sv:208:24: Operator PATMEMBER expects 8 bits on the Pattern value, but Pattern value's VARREF 'DONT_CARE' generates 1 bits.
  208 |         operand_a  = '{default: fpnew_pkg::DONT_CARE};
      |                        ^~~~~~~
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpnew_fma.sv:208:24: Operator PATMEMBER expects 23 bits on the Pattern value, but Pattern value's VARREF 'DONT_CARE' generates 1 bits.
  208 |         operand_a  = '{default: fpnew_pkg::DONT_CARE};
      |                        ^~~~~~~
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpnew_fma.sv:209:24: Operator PATMEMBER expects 8 bits on the Pattern value, but Pattern value's VARREF 'DONT_CARE' generates 1 bits.
  209 |         operand_b  = '{default: fpnew_pkg::DONT_CARE};
      |                        ^~~~~~~
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpnew_fma.sv:209:24: Operator PATMEMBER expects 23 bits on the Pattern value, but Pattern value's VARREF 'DONT_CARE' generates 1 bits.
  209 |         operand_b  = '{default: fpnew_pkg::DONT_CARE};
      |                        ^~~~~~~
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpnew_fma.sv:210:24: Operator PATMEMBER expects 8 bits on the Pattern value, but Pattern value's VARREF 'DONT_CARE' generates 1 bits.
  210 |         operand_c  = '{default: fpnew_pkg::DONT_CARE};
      |                        ^~~~~~~
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpnew_fma.sv:210:24: Operator PATMEMBER expects 23 bits on the Pattern value, but Pattern value's VARREF 'DONT_CARE' generates 1 bits.
  210 |         operand_c  = '{default: fpnew_pkg::DONT_CARE};
      |                        ^~~~~~~
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpnew_fma.sv:286:21: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's SIGNED generates 9 bits.
                                                                                                                   : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[0].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma'
  286 |   assign exponent_a = signed'({1'b0, operand_a.exponent});
      |                     ^
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpnew_fma.sv:287:21: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's SIGNED generates 9 bits.
                                                                                                                   : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[0].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma'
  287 |   assign exponent_b = signed'({1'b0, operand_b.exponent});
      |                     ^
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpnew_fma.sv:288:21: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's SIGNED generates 9 bits.
                                                                                                                   : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[0].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma'
  288 |   assign exponent_c = signed'({1'b0, operand_c.exponent});
      |                     ^
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpnew_fma.sv:292:47: Operator ADD expects 10 bits on the RHS, but RHS's SIGNED generates 2 bits.
                                                                                                                   : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[0].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma'
  292 |   assign exponent_addend = signed'(exponent_c + $signed({1'b0, ~info_c.is_normal}));  
      |                                               ^
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpnew_fma.sv:296:50: Operator ADD expects 32 bits on the LHS, but LHS's VARREF 'exponent_a' generates 10 bits.
                                                                                                                   : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[0].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma'
  296 |                             : signed'(exponent_a + info_a.is_subnormal
      |                                                  ^
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpnew_fma.sv:297:39: Operator ADD expects 32 bits on the RHS, but RHS's VARREF 'exponent_b' generates 10 bits.
                                                                                                                   : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[0].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma'
  297 |                                       + exponent_b + info_b.is_subnormal
      |                                       ^
%Warning-WIDTHTRUNC: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpnew_fma.sv:294:27: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's COND generates 32 bits.
                                                                                                                  : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[0].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma'
  294 |   assign exponent_product = (info_a.is_zero || info_b.is_zero)
      |                           ^
%Warning-WIDTHTRUNC: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpnew_fma.sv:310:20: Operator ASSIGN expects 7 bits on the Assign RHS, but Assign RHS's ADD generates 32 bits.
                                                                                                                  : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[0].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma'
  310 |       addend_shamt = 3 * PRECISION_BITS + 4;
      |                    ^
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpnew_fma.sv:313:60: Operator SUB expects 32 bits on the RHS, but RHS's VARREF 'exponent_difference' generates 10 bits.
                                                                                                                   : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[0].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma'
  313 |       addend_shamt = unsigned'(signed'(PRECISION_BITS) + 3 - exponent_difference);
      |                                                            ^
%Warning-WIDTHTRUNC: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpnew_fma.sv:313:20: Operator ASSIGN expects 7 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 32 bits.
                                                                                                                  : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[0].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma'
  313 |       addend_shamt = unsigned'(signed'(PRECISION_BITS) + 3 - exponent_difference);
      |                    ^
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpnew_fma.sv:312:34: Operator LTES expects 32 bits on the LHS, but LHS's VARREF 'exponent_difference' generates 10 bits.
                                                                                                                   : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[0].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma'
  312 |     else if (exponent_difference <= signed'(PRECISION_BITS + 2))
      |                                  ^~
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpnew_fma.sv:309:29: Operator LTES expects 32 bits on the LHS, but LHS's VARREF 'exponent_difference' generates 10 bits.
                                                                                                                   : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[0].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma'
  309 |     if (exponent_difference <= signed'(-2 * PRECISION_BITS - 1))
      |                             ^~
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpnew_fma.sv:337:36: Operator SHIFTL expects 76 bits on the LHS, but LHS's VARREF 'product' generates 48 bits.
                                                                                                                   : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[0].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma'
  337 |   assign product_shifted = product << 2;  
      |                                    ^~
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpnew_fma.sv:357:19: Operator SHIFTL expects 100 bits on the LHS, but LHS's VARREF 'mantissa_c' generates 24 bits.
                                                                                                                   : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[0].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma'
  357 |       (mantissa_c << (3 * PRECISION_BITS + 4)) >> addend_shamt;
      |                   ^~
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpnew_fma.sv:375:53: Operator ADD expects 77 bits on the RHS, but RHS's VARREF 'inject_carry_in' generates 1 bits.
                                                                                                                   : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[0].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma'
  375 |   assign sum_raw = product_shifted + addend_shifted + inject_carry_in;
      |                                                     ^
%Warning-WIDTHTRUNC: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpnew_fma.sv:379:21: Operator ASSIGNW expects 76 bits on the Assign RHS, but Assign RHS's COND generates 77 bits.
                                                                                                                  : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[0].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma'
  379 |   assign sum        = (effective_subtraction && ~sum_carry) ? -sum_raw : sum_raw;
      |                     ^
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpnew_fma.sv:524:50: Operator ADD expects 32 bits on the RHS, but RHS's VARREF 'leading_zero_count' generates 6 bits.
                                                                                                                   : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[0].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma'
  524 |         norm_shamt          = PRECISION_BITS + 2 + leading_zero_count;
      |                                                  ^
%Warning-WIDTHTRUNC: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpnew_fma.sv:524:29: Operator ASSIGN expects 7 bits on the Assign RHS, but Assign RHS's ADD generates 32 bits.
                                                                                                                  : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[0].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma'
  524 |         norm_shamt          = PRECISION_BITS + 2 + leading_zero_count;
      |                             ^
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpnew_fma.sv:525:50: Operator SUB expects 32 or 10 bits on the RHS, but RHS's VARREF 'leading_zero_count_sgn' generates 7 bits.
                                                                                                                   : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[0].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma'
  525 |         normalized_exponent = exponent_product_q - leading_zero_count_sgn + 1;  
      |                                                  ^
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpnew_fma.sv:529:69: Operator ADD expects 32 bits on the RHS, but RHS's VARREF 'exponent_product_q' generates 10 bits.
                                                                                                                   : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[0].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma'
  529 |         norm_shamt          = unsigned'(signed'(PRECISION_BITS) + 2 + exponent_product_q);
      |                                                                     ^
%Warning-WIDTHTRUNC: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpnew_fma.sv:529:29: Operator ASSIGN expects 7 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 32 bits.
                                                                                                                  : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[0].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma'
  529 |         norm_shamt          = unsigned'(signed'(PRECISION_BITS) + 2 + exponent_product_q);
      |                             ^
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpnew_fma.sv:522:31: Operator SUB expects 32 or 10 bits on the RHS, but RHS's VARREF 'leading_zero_count_sgn' generates 7 bits.
                                                                                                                   : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[0].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma'
  522 |       if ((exponent_product_q - leading_zero_count_sgn + 1 >= 0) && !lzc_zeroes) begin
      |                               ^
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpnew_fma.sv:540:36: Operator SHIFTL expects 77 bits on the LHS, but LHS's VARREF 'sum_q' generates 76 bits.
                                                                                                                   : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[0].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma'
  540 |   assign sum_shifted       = sum_q << norm_shamt;
      |                                    ^~
%Warning-WIDTHTRUNC: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpnew_fma.sv:546:39: Operator ASSIGN expects 76 bits on the Assign RHS, but Assign RHS's VARREF 'sum_shifted' generates 77 bits.
                                                                                                                  : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[0].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma'
  546 |     {final_mantissa, sum_sticky_bits} = sum_shifted;
      |                                       ^
%Warning-WIDTHTRUNC: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpnew_fma.sv:551:41: Operator ASSIGN expects 76 bits on the Assign RHS, but Assign RHS's SHIFTR generates 77 bits.
                                                                                                                  : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[0].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma'
  551 |       {final_mantissa, sum_sticky_bits} = sum_shifted >> 1;
      |                                         ^
%Warning-WIDTHTRUNC: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpnew_fma.sv:558:41: Operator ASSIGN expects 76 bits on the Assign RHS, but Assign RHS's SHIFTL generates 77 bits.
                                                                                                                  : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[0].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma'
  558 |       {final_mantissa, sum_sticky_bits} = sum_shifted << 1;
      |                                         ^
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpnew_opgroup_multifmt_slice.sv:115:56: Operator AND expects 2 bits on the LHS, but LHS's EQ generates 1 bits.
                                                                                                                                      : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[3].i_opgroup_block.gen_merged_slice.i_multifmt_slice'
  115 |   assign dst_vec_op     = (OpGroup == fpnew_pkg::CONV) & {(op_i == fpnew_pkg::CPKCD), op_mod_i};
      |                                                        ^
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpnew_opgroup_multifmt_slice.sv:121:38: Operator COND expects 3 bits on the Conditional True, but Conditional True's VARREF 'int_fmt_i' generates 2 bits.
                                                                                                                                      : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[3].i_opgroup_block.gen_merged_slice.i_multifmt_slice'
  121 |   assign dst_fmt    = dst_fmt_is_int ? int_fmt_i : dst_fmt_i;
      |                                      ^
%Warning-ASCRANGE: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpnew_opgroup_multifmt_slice.sv:383:11: Ascending bit range vector: left < right of bit range: [0:2]
                                                                                                                                   : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[3].i_opgroup_block.gen_merged_slice.i_multifmt_slice'
  383 |     logic [0:NumPipeRegs][Width-1:0] byp_pipe_target_q;
      |           ^
%Warning-ASCRANGE: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpnew_opgroup_multifmt_slice.sv:384:11: Ascending bit range vector: left < right of bit range: [0:2]
                                                                                                                                   : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[3].i_opgroup_block.gen_merged_slice.i_multifmt_slice'
  384 |     logic [0:NumPipeRegs][2:0]       byp_pipe_aux_q;
      |           ^
%Warning-ASCRANGE: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpnew_opgroup_multifmt_slice.sv:385:11: Ascending bit range vector: left < right of bit range: [0:2]
                                                                                                                                   : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[3].i_opgroup_block.gen_merged_slice.i_multifmt_slice'
  385 |     logic [0:NumPipeRegs]            byp_pipe_valid_q;
      |           ^
%Warning-ASCRANGE: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpnew_opgroup_multifmt_slice.sv:387:11: Ascending bit range vector: left < right of bit range: [0:2]
                                                                                                                                   : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[3].i_opgroup_block.gen_merged_slice.i_multifmt_slice'
  387 |     logic [0:NumPipeRegs] byp_pipe_ready;
      |           ^
%Warning-WIDTHTRUNC: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpnew_opgroup_fmt_slice.sv:259:31: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's SIGNED generates 65 bits.
                                                                                                                                : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[2].i_opgroup_block.gen_parallel_slices[1].active_format.i_fmt_slice'
  259 |   assign slice_regular_result = $signed({extension_bit_o, slice_result});
      |                               ^
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpnew_opgroup_fmt_slice.sv:272:48: Operator COND expects 64 bits on the Conditional False, but Conditional False's SEL generates 10 bits.
                                                                                                                                 : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[2].i_opgroup_block.gen_parallel_slices[1].active_format.i_fmt_slice'
  272 |   assign slice_class_result = result_is_vector ? slice_vec_class_result : lane_class_mask[0];
      |                                                ^
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvfpu/src/fpnew_opgroup_fmt_slice.sv:259:31: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's SIGNED generates 33 bits.
                                                                                                                                 : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[2].i_opgroup_block.gen_parallel_slices[0].active_format.i_fmt_slice'
  259 |   assign slice_regular_result = $signed({extension_bit_o, slice_result});
      |                               ^
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cva6_mmu/cva6_tlb.sv:210:37: Operator NOT expects 2 bits on the LHS, but LHS's REDOR generates 1 bits.
                                                                                                                 : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.lsu_i.gen_mmu.i_cva6_mmu.i_itlb'
  210 |   assign asid_to_be_flushed_is0   = ~(|asid_to_be_flushed_i);
      |                                     ^
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cva6_mmu/cva6_tlb.sv:211:37: Operator NOT expects 2 bits on the LHS, but LHS's REDOR generates 1 bits.
                                                                                                                 : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.lsu_i.gen_mmu.i_cva6_mmu.i_itlb'
  211 |   assign vaddr_to_be_flushed_is0  = ~(|vaddr_to_be_flushed_i);
      |                                     ^
%Warning-WIDTHTRUNC: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cva6_mmu/cva6_tlb.sv:253:42: Logical operator LOGAND expects 1 bit on the RHS, but RHS's VARREF 'vaddr_to_be_flushed_is0' generates 2 bits.
                                                                                                                : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.lsu_i.gen_mmu.i_cva6_mmu.i_itlb'
  253 |           else if ((!content_q[i].pte.g) && (vaddr_to_be_flushed_is0) && (asid_to_be_flushed_i  == tags_q[i].asid ) && (!asid_to_be_flushed_is0))
      |                                          ^~
%Warning-WIDTHTRUNC: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cva6_mmu/cva6_tlb.sv:253:121: Logical operator LOGNOT expects 1 bit on the LHS, but LHS's VARREF 'asid_to_be_flushed_is0' generates 2 bits.
                                                                                                                 : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.lsu_i.gen_mmu.i_cva6_mmu.i_itlb'
  253 |           else if ((!content_q[i].pte.g) && (vaddr_to_be_flushed_is0) && (asid_to_be_flushed_i  == tags_q[i].asid ) && (!asid_to_be_flushed_is0))
      |                                                                                                                         ^
%Warning-WIDTHTRUNC: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cva6_mmu/cva6_tlb.sv:250:121: Logical operator LOGNOT expects 1 bit on the LHS, but LHS's VARREF 'vaddr_to_be_flushed_is0' generates 2 bits.
                                                                                                                 : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.lsu_i.gen_mmu.i_cva6_mmu.i_itlb'
  250 |           else if ((!content_q[i].pte.g) && (|vaddr_level_match[i][0]) && (asid_to_be_flushed_i == tags_q[i].asid ) && (!vaddr_to_be_flushed_is0) && (!asid_to_be_flushed_is0))
      |                                                                                                                         ^
%Warning-WIDTHTRUNC: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cva6_mmu/cva6_tlb.sv:250:151: Logical operator LOGNOT expects 1 bit on the LHS, but LHS's VARREF 'asid_to_be_flushed_is0' generates 2 bits.
                                                                                                                 : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.lsu_i.gen_mmu.i_cva6_mmu.i_itlb'
  250 |           else if ((!content_q[i].pte.g) && (|vaddr_level_match[i][0]) && (asid_to_be_flushed_i == tags_q[i].asid ) && (!vaddr_to_be_flushed_is0) && (!asid_to_be_flushed_is0))
      |                                                                                                                                                       ^
%Warning-WIDTHTRUNC: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cva6_mmu/cva6_tlb.sv:247:43: Logical operator LOGAND expects 1 bit on the LHS, but LHS's VARREF 'asid_to_be_flushed_is0' generates 2 bits.
                                                                                                                : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.lsu_i.gen_mmu.i_cva6_mmu.i_itlb'
  247 |           else if (asid_to_be_flushed_is0 && (|vaddr_level_match[i][0] ) && (~vaddr_to_be_flushed_is0))
      |                                           ^~
%Warning-WIDTHTRUNC: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cva6_mmu/cva6_tlb.sv:247:74: Logical operator LOGAND expects 1 bit on the RHS, but RHS's NOT generates 2 bits.
                                                                                                                : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.lsu_i.gen_mmu.i_cva6_mmu.i_itlb'
  247 |           else if (asid_to_be_flushed_is0 && (|vaddr_level_match[i][0] ) && (~vaddr_to_be_flushed_is0))
      |                                                                          ^~
%Warning-WIDTHTRUNC: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cva6_mmu/cva6_tlb.sv:245:38: Logical operator LOGAND expects 1 bit on the LHS, but LHS's VARREF 'asid_to_be_flushed_is0' generates 2 bits.
                                                                                                                : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.lsu_i.gen_mmu.i_cva6_mmu.i_itlb'
  245 |           if (asid_to_be_flushed_is0 && vaddr_to_be_flushed_is0) tags_n[i].valid = 1'b0;
      |                                      ^~
%Warning-WIDTHTRUNC: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cva6_mmu/cva6_tlb.sv:245:38: Logical operator LOGAND expects 1 bit on the RHS, but RHS's VARREF 'vaddr_to_be_flushed_is0' generates 2 bits.
                                                                                                                : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.lsu_i.gen_mmu.i_cva6_mmu.i_itlb'
  245 |           if (asid_to_be_flushed_is0 && vaddr_to_be_flushed_is0) tags_n[i].valid = 1'b0;
      |                                      ^~
%Warning-WIDTHTRUNC: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cva6_mmu/cva6_tlb.sv:269:42: Logical operator LOGAND expects 1 bit on the RHS, but RHS's VARREF 'vaddr_to_be_flushed_is0' generates 2 bits.
                                                                                                                : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.lsu_i.gen_mmu.i_cva6_mmu.i_itlb'
  269 |           else if ((!content_q[i].pte.g) && (vaddr_to_be_flushed_is0) && (asid_to_be_flushed_i  == tags_q[i].asid  && ((tags_q[i].v_st_enbl[HYP_EXT] && lu_vmid_i == tags_q[i].vmid) || !tags_q[i].v_st_enbl[HYP_EXT])) && (!asid_to_be_flushed_is0))
      |                                          ^~
%Warning-WIDTHTRUNC: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cva6_mmu/cva6_tlb.sv:269:221: Logical operator LOGNOT expects 1 bit on the LHS, but LHS's VARREF 'asid_to_be_flushed_is0' generates 2 bits.
                                                                                                                 : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.lsu_i.gen_mmu.i_cva6_mmu.i_itlb'
  269 |           else if ((!content_q[i].pte.g) && (vaddr_to_be_flushed_is0) && (asid_to_be_flushed_i  == tags_q[i].asid  && ((tags_q[i].v_st_enbl[HYP_EXT] && lu_vmid_i == tags_q[i].vmid) || !tags_q[i].v_st_enbl[HYP_EXT])) && (!asid_to_be_flushed_is0))
      |                                                                                                                                                                                                                             ^
%Warning-WIDTHTRUNC: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cva6_mmu/cva6_tlb.sv:266:222: Logical operator LOGNOT expects 1 bit on the LHS, but LHS's VARREF 'vaddr_to_be_flushed_is0' generates 2 bits.
                                                                                                                 : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.lsu_i.gen_mmu.i_cva6_mmu.i_itlb'
  266 |           else if ((!content_q[i].pte.g) && (|vaddr_level_match[i][0]) && (asid_to_be_flushed_i  == tags_q[i].asid  && ((tags_q[i].v_st_enbl[HYP_EXT] && lu_vmid_i == tags_q[i].vmid) || !tags_q[i].v_st_enbl[HYP_EXT])) && (!vaddr_to_be_flushed_is0) && (!asid_to_be_flushed_is0))
      |                                                                                                                                                                                                                              ^
%Warning-WIDTHTRUNC: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cva6_mmu/cva6_tlb.sv:266:252: Logical operator LOGNOT expects 1 bit on the LHS, but LHS's VARREF 'asid_to_be_flushed_is0' generates 2 bits.
                                                                                                                 : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.lsu_i.gen_mmu.i_cva6_mmu.i_itlb'
  266 |           else if ((!content_q[i].pte.g) && (|vaddr_level_match[i][0]) && (asid_to_be_flushed_i  == tags_q[i].asid  && ((tags_q[i].v_st_enbl[HYP_EXT] && lu_vmid_i == tags_q[i].vmid) || !tags_q[i].v_st_enbl[HYP_EXT])) && (!vaddr_to_be_flushed_is0) && (!asid_to_be_flushed_is0))
      |                                                                                                                                                                                                                                                            ^
%Warning-WIDTHTRUNC: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cva6_mmu/cva6_tlb.sv:263:43: Logical operator LOGAND expects 1 bit on the LHS, but LHS's VARREF 'asid_to_be_flushed_is0' generates 2 bits.
                                                                                                                : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.lsu_i.gen_mmu.i_cva6_mmu.i_itlb'
  263 |           else if (asid_to_be_flushed_is0 && (|vaddr_level_match[i][0]) && (~vaddr_to_be_flushed_is0) && ((tags_q[i].v_st_enbl[HYP_EXT] && lu_vmid_i == tags_q[i].vmid) || !tags_q[i].v_st_enbl[HYP_EXT]))
      |                                           ^~
%Warning-WIDTHTRUNC: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cva6_mmu/cva6_tlb.sv:263:73: Logical operator LOGAND expects 1 bit on the RHS, but RHS's NOT generates 2 bits.
                                                                                                                : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.lsu_i.gen_mmu.i_cva6_mmu.i_itlb'
  263 |           else if (asid_to_be_flushed_is0 && (|vaddr_level_match[i][0]) && (~vaddr_to_be_flushed_is0) && ((tags_q[i].v_st_enbl[HYP_EXT] && lu_vmid_i == tags_q[i].vmid) || !tags_q[i].v_st_enbl[HYP_EXT]))
      |                                                                         ^~
%Warning-WIDTHTRUNC: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cva6_mmu/cva6_tlb.sv:260:38: Logical operator LOGAND expects 1 bit on the LHS, but LHS's VARREF 'asid_to_be_flushed_is0' generates 2 bits.
                                                                                                                : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.lsu_i.gen_mmu.i_cva6_mmu.i_itlb'
  260 |           if (asid_to_be_flushed_is0 && vaddr_to_be_flushed_is0 && ((tags_q[i].v_st_enbl[HYP_EXT] && lu_vmid_i == tags_q[i].vmid) || !tags_q[i].v_st_enbl[HYP_EXT]))
      |                                      ^~
%Warning-WIDTHTRUNC: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cva6_mmu/cva6_tlb.sv:260:38: Logical operator LOGAND expects 1 bit on the RHS, but RHS's VARREF 'vaddr_to_be_flushed_is0' generates 2 bits.
                                                                                                                : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.lsu_i.gen_mmu.i_cva6_mmu.i_itlb'
  260 |           if (asid_to_be_flushed_is0 && vaddr_to_be_flushed_is0 && ((tags_q[i].v_st_enbl[HYP_EXT] && lu_vmid_i == tags_q[i].vmid) || !tags_q[i].v_st_enbl[HYP_EXT]))
      |                                      ^~
%Warning-SELRANGE: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cache_subsystem/wt_dcache_mem.sv:281:71: [3:4] Slice range has ascending bit ordering, perhaps you wanted [4:3]
                                                                                                                          : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.gen_cache_wt.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem'
  281 |     {{CVA6Cfg.DCACHE_OFFSET_WIDTH-AXI_OFFSET_WIDTH{1'b0}}, wr_cl_off_i[AXI_OFFSET_WIDTH-1:CVA6Cfg.CLEN_ALIGN_BYTES]} :
      |                                                                       ^
%Warning-SELRANGE: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cache_subsystem/wt_dcache_mem.sv:281:71: Selection index out of range: 5:4 outside 4:0
                                                                                                                          : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.gen_cache_wt.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem'
  281 |     {{CVA6Cfg.DCACHE_OFFSET_WIDTH-AXI_OFFSET_WIDTH{1'b0}}, wr_cl_off_i[AXI_OFFSET_WIDTH-1:CVA6Cfg.CLEN_ALIGN_BYTES]} :
      |                                                                       ^
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cache_subsystem/wt_dcache_mem.sv:280:41: Operator COND expects 3 bits on the Conditional False, but Conditional False's SEL generates 1 bits.
                                                                                                                             : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.gen_cache_wt.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem'
  280 |     assign wr_cl_off     = (wr_cl_nc_i) ? (CVA6Cfg.AxiDataWidth == CVA6Cfg.XLEN) ? '0 :
      |                                         ^
%Warning-WIDTHTRUNC: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cache_subsystem/wt_dcache_mem.sv:280:26: Operator ASSIGNW expects 1 bits on the Assign RHS, but Assign RHS's COND generates 3 bits.
                                                                                                                            : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.gen_cache_wt.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem'
  280 |     assign wr_cl_off     = (wr_cl_nc_i) ? (CVA6Cfg.AxiDataWidth == CVA6Cfg.XLEN) ? '0 :
      |                          ^
%Warning-WIDTHTRUNC: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cache_subsystem/wt_dcache_wbuffer.sv:144:18: Bit extraction of var[3:0] requires 2 bit index, not 4 bits.
                                                                                                                                : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.gen_cache_wt.i_cache_subsystem.i_wt_dcache.i_wt_dcache_wbuffer'
  144 |       2'b00:   be[offset] = '1;   
      |                  ^
%Warning-WIDTHTRUNC: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cache_subsystem/wt_dcache_wbuffer.sv:145:18: Bit extraction of var[3:0] requires 2 bit index, not 4 bits.
                                                                                                                                : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.gen_cache_wt.i_cache_subsystem.i_wt_dcache.i_wt_dcache_wbuffer'
  145 |       2'b01:   be[offset+:2] = '1;   
      |                  ^
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cache_subsystem/wt_dcache_wbuffer.sv:148:5: Operator ASSIGN expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'be' generates 4 bits.
                                                                                                                                : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.gen_cache_wt.i_cache_subsystem.i_wt_dcache.i_wt_dcache_wbuffer'
  148 |     return be;
      |     ^~~~~~
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cache_subsystem/wt_dcache_wbuffer.sv:315:75: Operator FUNCREF 'repData64' expects 128 bits on the Function Argument, but Function Argument's SEL generates 1 bits.
                                                                                                                                 : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.gen_cache_wt.i_cache_subsystem.i_wt_dcache.i_wt_dcache_wbuffer'
  315 |     (CVA6Cfg.IS_XLEN64 || (CVA6Cfg.CheriPresent && !CVA6Cfg.IS_XLEN64)) ? repData64(
      |                                                                           ^~~~~~~~~
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cache_subsystem/wt_dcache_wbuffer.sv:317:9: Operator FUNCREF 'repData32' expects 128 bits on the Function Argument, but Function Argument's SEL generates 1 bits.
                                                                                                                                : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.gen_cache_wt.i_cache_subsystem.i_wt_dcache.i_wt_dcache_wbuffer'
  317 |     ) : repData32(
      |         ^~~~~~~~~
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cache_subsystem/wt_dcache_wbuffer.sv:314:71: Operator COND expects 128 bits on the Conditional True, but Conditional True's SEL generates 1 bits.
                                                                                                                                 : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.gen_cache_wt.i_cache_subsystem.i_wt_dcache.i_wt_dcache_wbuffer'
  314 |     assign miss_wuser_o = (CVA6Cfg.CheriPresent && CVA6Cfg.IS_XLEN64) ? wbuffer_dirty_mux.user :
      |                                                                       ^
%Warning-WIDTHTRUNC: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cache_subsystem/wt_dcache_wbuffer.sv:314:25: Operator ASSIGNW expects 1 bits on the Assign RHS, but Assign RHS's COND generates 128 bits.
                                                                                                                                : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.gen_cache_wt.i_cache_subsystem.i_wt_dcache.i_wt_dcache_wbuffer'
  314 |     assign miss_wuser_o = (CVA6Cfg.CheriPresent && CVA6Cfg.IS_XLEN64) ? wbuffer_dirty_mux.user :
      |                         ^
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cache_subsystem/wt_dcache_missunit.sv:165:30: Operator EQ expects 32 bits on the LHS, but LHS's VARREF 'cnt_q' generates 7 bits.
                                                                                                                                  : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.gen_cache_wt.i_cache_subsystem.i_wt_dcache.i_wt_dcache_missunit'
  165 |   assign flush_done = (cnt_q == CVA6Cfg.DCACHE_NUM_WORDS - 1);
      |                              ^~
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cache_subsystem/wt_dcache_missunit.sv:274:43: Operator COND expects 128 bits on the Conditional True, but Conditional True's SEL generates 1 bits.
                                                                                                                                  : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.gen_cache_wt.i_cache_subsystem.i_wt_dcache.i_wt_dcache_missunit'
  274 |         amo_user = (CVA6Cfg.CheriPresent) ? amo_req_i.cap_vld : amo_data;
      |                                           ^
%Warning-WIDTHTRUNC: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cache_subsystem/wt_dcache_missunit.sv:274:18: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS's COND generates 128 bits.
                                                                                                                                 : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.gen_cache_wt.i_cache_subsystem.i_wt_dcache.i_wt_dcache_missunit'
  274 |         amo_user = (CVA6Cfg.CheriPresent) ? amo_req_i.cap_vld : amo_data;
      |                  ^
%Warning-WIDTHTRUNC: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cache_subsystem/wt_dcache_missunit.sv:273:7: Logical operator IF expects 1 bit on the If, but If's SEL generates 32 bits.
                                                                                                                                : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.gen_cache_wt.i_cache_subsystem.i_wt_dcache.i_wt_dcache_missunit'
  273 |       if (CVA6Cfg.DATA_USER_EN) begin
      |       ^~
%Warning-WIDTHTRUNC: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cache_subsystem/wt_dcache_missunit.sv:298:31: Operator ASSIGNW expects 1 bits on the Assign RHS, but Assign RHS's SEL generates 4 bits.
                                                                                                                                 : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.gen_cache_wt.i_cache_subsystem.i_wt_dcache.i_wt_dcache_missunit'
  298 |     assign amo_resp_o.cap_vld = mem_rtrn_i.user;
      |                               ^
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/load_unit.sv:499:44: Operator SHIFTR expects 129 bits on the LHS, but LHS's SEL generates 128 bits.
                                                                                                         : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.lsu_i.i_load_unit'
  499 |       shifted_data = req_port_i.data_rdata >> {ldbuf_rdata.address_offset, 3'b000};
      |                                            ^~
%Warning-WIDTHTRUNC: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/include/cva6_cheri_pkg.sv:937:13: Operator PATMEMBER expects 14 bits on the Pattern value, but Pattern value's SHIFTR generates 64 bits.
                                                                                                                     : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.gen_cache_wt.i_cache_subsystem.i_adapter'
  937 |             addr_mid:  cap.addr >> bounds.exp
      |             ^~~~~~~~
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/load_unit.sv:584:44: Operator ASSIGN expects 149 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 1 bits.
                                                                                                         : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.lsu_i.i_load_unit'
  584 |           ariane_pkg::CLOAD_TAGS: result_o = $unsigned(mem_reg.tag);
      |                                            ^
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/load_unit.sv:590:20: Operator ASSIGN expects 149 bits on the Assign RHS, but Assign RHS's SEL generates 64 bits.
                                                                                                         : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.lsu_i.i_load_unit'
  590 |           result_o = shifted_data[CVA6Cfg.XLEN-1:0];
      |                    ^
%Warning-WIDTHTRUNC: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/include/cva6_cheri_pkg.sv:1054:44: Operator ASSIGN expects 9 bits on the Assign RHS, but Assign RHS's SHIFTR generates 14 bits.
                                                                                                                      : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.gen_cache_wt.i_cache_subsystem.i_adapter'
 1054 |         hcmw_t top_bits =  bounds.top_bits >> CAP_E_HALF_WIDTH;
      |                                            ^~
%Warning-WIDTHTRUNC: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/store_unit.sv:307:16: Operator ASSIGN expects 128 bits on the Assign RHS, but Assign RHS's FUNCREF 'cap_reg_to_cap_mem' generates 129 bits.
                                                                                                         : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.lsu_i.i_store_unit'
  307 |     st_cap_mem = cva6_cheri_pkg::cap_reg_to_cap_mem(lsu_ctrl_i.data);
      |                ^
%Warning-WIDTHTRUNC: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cva6_mmu/cva6_mmu.sv:724:45: Operator ASSIGN expects 203 bits on the Assign RHS, but Assign RHS's REPLICATE generates 226 bits.
                                                                                                                : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.lsu_i.gen_mmu.i_cva6_mmu'
  724 |                             lsu_exception_o = {
      |                                             ^
%Warning-WIDTHTRUNC: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cva6_mmu/cva6_mmu.sv:760:45: Operator ASSIGN expects 203 bits on the Assign RHS, but Assign RHS's REPLICATE generates 226 bits.
                                                                                                                : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.lsu_i.gen_mmu.i_cva6_mmu'
  760 |                             lsu_exception_o = {
      |                                             ^
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/serdiv.sv:127:35: Operator COND expects 32 bits on the Conditional False, but Conditional False's REPLICATE generates 7 bits.
                                                                                                      : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.i_mult.i_div'
  127 |   assign shift_a = (lzc_a_no_one) ? WIDTH : {1'b0, lzc_a_result};
      |                                   ^
%Warning-WIDTHTRUNC: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/serdiv.sv:127:18: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's COND generates 32 bits.
                                                                                                     : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.i_mult.i_div'
  127 |   assign shift_a = (lzc_a_no_one) ? WIDTH : {1'b0, lzc_a_result};
      |                  ^
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cache_subsystem/cva6_icache.sv:152:48: Operator COND expects 203 bits on the Conditional False, but Conditional False's VARREF 'ex_q' generates 1 bits.
                                                                                                                           : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.gen_cache_wt.i_cache_subsystem.i_cva6_icache'
  152 |   assign ex_d    = (dreq_o.ready & dreq_i.req) ? dreq_i.ex : ex_q;
      |                                                ^
%Warning-WIDTHTRUNC: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cache_subsystem/cva6_icache.sv:152:18: Operator ASSIGNW expects 1 bits on the Assign RHS, but Assign RHS's COND generates 203 bits.
                                                                                                                          : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.gen_cache_wt.i_cache_subsystem.i_cva6_icache'
  152 |   assign ex_d    = (dreq_o.ready & dreq_i.req) ? dreq_i.ex : ex_q;
      |                  ^
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cache_subsystem/cva6_icache.sv:154:33: Operator ASSIGNW expects 203 bits on the Assign RHS, but Assign RHS's VARREF 'ex_q' generates 1 bits.
                                                                                                                           : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.gen_cache_wt.i_cache_subsystem.i_cva6_icache'
  154 |   assign areq_o.fetch_exception = ex_q;
      |                                 ^
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cache_subsystem/cva6_icache.sv:163:109: Operator SHIFTL expects 64 bits on the LHS, but LHS's REPLICATE generates 4 bits.
                                                                                                                            : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.gen_cache_wt.i_cache_subsystem.i_cva6_icache'
  163 |                          ( paddr_is_nc  & mem_data_req_o ) ? {{ICACHE_OFFSET_WIDTH-1{1'b0}}, cl_offset_q[2]}<<2 :  
      |                                                                                                             ^~
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cache_subsystem/cva6_icache.sv:163:60: Operator COND expects 64 bits on the Conditional False, but Conditional False's VARREF 'cl_offset_q' generates 4 bits.
                                                                                                                           : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.gen_cache_wt.i_cache_subsystem.i_cva6_icache'
  163 |                          ( paddr_is_nc  & mem_data_req_o ) ? {{ICACHE_OFFSET_WIDTH-1{1'b0}}, cl_offset_q[2]}<<2 :  
      |                                                            ^
%Warning-WIDTHTRUNC: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cache_subsystem/cva6_icache.sv:162:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's COND generates 64 bits.
                                                                                                                          : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.gen_cache_wt.i_cache_subsystem.i_cva6_icache'
  162 |     assign cl_offset_d = ( dreq_o.ready & dreq_i.req)      ? (dreq_i.vaddr >> CVA6Cfg.FETCH_ALIGN_BITS) << CVA6Cfg.FETCH_ALIGN_BITS :
      |                        ^
%Warning-SELRANGE: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cache_subsystem/cva6_icache.sv:433:36: Extracting 64 bits from only 4 bit number
                                                                                                                        : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.gen_cache_wt.i_cache_subsystem.i_cva6_icache'
  433 |     assign cl_user[i] = cl_ruser[i][{cl_offset_q, 3'b0}+:CVA6Cfg.FETCH_USER_WIDTH];
      |                                    ^
%Warning-WIDTHTRUNC: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cache_subsystem/cva6_icache.sv:433:36: Bit extraction of var[3:0] requires 2 bit index, not 7 bits.
                                                                                                                          : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.gen_cache_wt.i_cache_subsystem.i_cva6_icache'
  433 |     assign cl_user[i] = cl_ruser[i][{cl_offset_q, 3'b0}+:CVA6Cfg.FETCH_USER_WIDTH];
      |                                    ^
%Warning-SELRANGE: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cache_subsystem/cva6_icache.sv:451:36: Extracting 64 bits from only 4 bit number
                                                                                                                        : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.gen_cache_wt.i_cache_subsystem.i_cva6_icache'
  451 |       dreq_o.user = mem_rtrn_i.user[{cl_offset_q, 3'b0}+:CVA6Cfg.FETCH_USER_WIDTH];
      |                                    ^
%Warning-WIDTHTRUNC: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cache_subsystem/cva6_icache.sv:451:36: Bit extraction of var[3:0] requires 2 bit index, not 7 bits.
                                                                                                                          : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.gen_cache_wt.i_cache_subsystem.i_cva6_icache'
  451 |       dreq_o.user = mem_rtrn_i.user[{cl_offset_q, 3'b0}+:CVA6Cfg.FETCH_USER_WIDTH];
      |                                    ^
%Warning-WIDTHTRUNC: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/include/cva6_cheri_pkg.sv:422:23: Operator ASSIGN expects 14 bits on the Assign RHS, but Assign RHS's SHIFTR generates 64 bits.
                                                                                                                     : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.gen_cache_wt.i_cache_subsystem.i_adapter'
  422 |         ret.addr_mid  = ret.addr >> cap.exp;
      |                       ^
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/include/cva6_cheri_pkg.sv:457:39: Operator ASSIGN expects 64 bits on the Assign RHS, but Assign RHS's VARREF 'otype' generates 18 bits.
                                                                                                                      : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.gen_cache_wt.i_cache_subsystem.i_adapter'
  457 |         addrw_t type_unsigned       = otype;
      |                                       ^~~~~
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/include/cva6_cheri_pkg.sv:458:39: Operator ASSIGN expects 64 bits on the Assign RHS, but Assign RHS's SIGNED generates 18 bits.
                                                                                                                      : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.gen_cache_wt.i_cache_subsystem.i_adapter'
  458 |         addrw_t otype_max_unsigned  = $signed(OTYPE_MAX);
      |                                       ^~~~~~~
%Warning-WIDTHTRUNC: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/include/cva6_cheri_pkg.sv:502:34: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's SHIFTR generates 64 bits.
                                                                                                                     : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.gen_cache_wt.i_cache_subsystem.i_adapter'
  502 |         logic [2:0] a = cap.addr >> (cap.bounds.exp + CAP_M_WIDTH-3);
      |                                  ^~
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/include/cva6_cheri_pkg.sv:535:74: Operator SHIFTL expects 64 bits on the LHS, but LHS's SIGNED generates 16 bits.
                                                                                                                      : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.gen_cache_wt.i_cache_subsystem.i_adapter'
  535 |         offset_base  = $signed({cap_meta_data.cb, cap.bounds.base_bits}) << cap.bounds.exp;
      |                                                                          ^~
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/include/cva6_cheri_pkg.sv:554:72: Operator SHIFTL expects 65 bits on the LHS, but LHS's SIGNED generates 16 bits.
                                                                                                                      : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.gen_cache_wt.i_cache_subsystem.i_adapter'
  554 |         offset_top  = $signed({cap_meta_data.ct, cap.bounds.top_bits}) << cap.bounds.exp;
      |                                                                        ^~
%Warning-WIDTHTRUNC: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/include/cva6_cheri_pkg.sv:566:17: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS's SEL generates 2 bits.
                                                                                                                     : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.gen_cache_wt.i_cache_subsystem.i_adapter'
  566 |         top_msb = ret[CAP_ADDR_WIDTH:CAP_ADDR_WIDTH-1];
      |                 ^
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/include/cva6_cheri_pkg.sv:567:33: Operator AND expects 65 bits on the LHS, but LHS's SEL generates 64 bits.
                                                                                                                      : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.gen_cache_wt.i_cache_subsystem.i_adapter'
  567 |         offset_base = (cap.addr & msk_top_bits) + ($signed({cap_meta_data.cb, cap.bounds.base_bits}) << cap.bounds.exp);
      |                                 ^
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/include/cva6_cheri_pkg.sv:567:102: Operator SHIFTL expects 65 bits on the LHS, but LHS's SIGNED generates 16 bits.
                                                                                                                       : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.gen_cache_wt.i_cache_subsystem.i_adapter'
  567 |         offset_base = (cap.addr & msk_top_bits) + ($signed({cap_meta_data.cb, cap.bounds.base_bits}) << cap.bounds.exp);
      |                                                                                                      ^~
%Warning-WIDTHTRUNC: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/include/cva6_cheri_pkg.sv:568:18: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS's REPLICATE generates 2 bits.
                                                                                                                     : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.gen_cache_wt.i_cache_subsystem.i_adapter'
  568 |         base_msb = {1'b0, offset_base[CAP_ADDR_WIDTH-1]};
      |                  ^
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/include/cva6_cheri_pkg.sv:570:29: Operator LT expects 32 or 7 bits on the LHS, but LHS's SEL generates 6 bits.
                                                                                                                      : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.gen_cache_wt.i_cache_subsystem.i_adapter'
  570 |         if ((cap.bounds.exp < (CAP_RESET_EXP-1)) && ((top_msb - base_msb) > 1))
      |                             ^
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/include/cva6_cheri_pkg.sv:573:32: Operator GTE expects 32 or 7 bits on the LHS, but LHS's SEL generates 6 bits.
                                                                                                                      : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.gen_cache_wt.i_cache_subsystem.i_adapter'
  573 |         return (cap.bounds.exp >= CAP_RESET_EXP) ? ~(1 << XLEN) : ret;
      |                                ^~
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/include/cva6_cheri_pkg.sv:589:16: Operator ASSIGN expects 65 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 16 bits.
                                                                                                                      : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.gen_cache_wt.i_cache_subsystem.i_adapter'
  589 |         length = $unsigned($unsigned(top_mid_bits - base_mid_bits) << cap.bounds.exp);
      |                ^
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/include/cva6_cheri_pkg.sv:591:32: Operator GTE expects 32 or 7 bits on the LHS, but LHS's SEL generates 6 bits.
                                                                                                                      : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.gen_cache_wt.i_cache_subsystem.i_adapter'
  591 |         return (cap.bounds.exp >= CAP_RESET_EXP) ? ~(1 << XLEN) : length;
      |                                ^~
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/include/cva6_cheri_pkg.sv:614:32: Operator OR expects 64 bits on the LHS, but LHS's VARREF 'offset' generates 16 bits.
                                                                                                                      : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.gen_cache_wt.i_cache_subsystem.i_adapter'
  614 |         return $signed( offset | offset_lsb);
      |                                ^
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/include/cva6_cheri_pkg.sv:630:90: Operator SHIFTL expects 64 bits on the LHS, but LHS's SIGNED generates 2 bits.
                                                                                                                      : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.gen_cache_wt.i_cache_subsystem.i_adapter'
  630 |         addrw_t deltaAddrHi = $signed({1'b0,newAddrHi} - {1'b0,cap_meta_data.addr_hi_r}) << (cap.bounds.exp + CAP_M_WIDTH);
      |                                                                                          ^~
%Warning-WIDTHTRUNC: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/include/cva6_cheri_pkg.sv:636:22: Operator ASSIGN expects 14 bits on the Assign RHS, but Assign RHS's SHIFTR generates 64 bits.
                                                                                                                     : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.gen_cache_wt.i_cache_subsystem.i_adapter'
  636 |         ret.addr_mid = address >> cap.bounds.exp;
      |                      ^
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/include/cva6_cheri_pkg.sv:666:24: Operator ASSIGN expects 64 bits on the Assign RHS, but Assign RHS's SIGNED generates 1 bits.
                                                                                                                      : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.gen_cache_wt.i_cache_subsystem.i_adapter'
  666 |         addrw_t sign = $signed(offset[CAP_ADDR_WIDTH-1]);
      |                        ^~~~~~~
%Warning-WIDTHTRUNC: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/include/cva6_cheri_pkg.sv:688:35: Operator ASSIGN expects 14 bits on the Assign RHS, but Assign RHS's SHIFTR generates 64 bits.
                                                                                                                     : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.gen_cache_wt.i_cache_subsystem.i_adapter'
  688 |         mw_t offset_mid  = offset >> (cap.bounds.exp);
      |                                   ^~
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/include/cva6_cheri_pkg.sv:727:64: Operator GTE expects 32 or 7 bits on the LHS, but LHS's SEL generates 6 bits.
                                                                                                                      : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.gen_cache_wt.i_cache_subsystem.i_adapter'
  727 |         in_bounds = (in_range && in_limits) || (cap.bounds.exp >= (CAP_RESET_EXP - 2));
      |                                                                ^~
%Warning-WIDTHTRUNC: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/include/cva6_cheri_pkg.sv:736:22: Operator ASSIGN expects 14 bits on the Assign RHS, but Assign RHS's SHIFTR generates 64 bits.
                                                                                                                     : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.gen_cache_wt.i_cache_subsystem.i_adapter'
  736 |         ret.addr_mid = cursor >> cap.bounds.exp;
      |                      ^
%Warning-WIDTHTRUNC: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/include/cva6_cheri_pkg.sv:802:34: Operator ASSIGN expects 6 bits on the Assign RHS, but Assign RHS's SUB generates 32 or 7 bits.
                                                                                                                     : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.gen_cache_wt.i_cache_subsystem.i_adapter'
  802 |         ew_t exp = CAP_RESET_EXP - cnt_zeros;
      |                                  ^
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/include/cva6_cheri_pkg.sv:806:36: Operator EQ expects 32 or 7 bits on the LHS, but LHS's VARREF 'cnt_zeros' generates 6 bits.
                                                                                                                      : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.gen_cache_wt.i_cache_subsystem.i_adapter'
  806 |         bool_t int_e = !(cnt_zeros == (CAP_RESET_EXP-1) && length[CAP_M_WIDTH-2] == 1'b0);
      |                                    ^~
%Warning-WIDTHTRUNC: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/include/cva6_cheri_pkg.sv:809:41: Operator ASSIGN expects 16 bits on the Assign RHS, but Assign RHS's SHIFTR generates 66 bits.
                                                                                                                     : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.gen_cache_wt.i_cache_subsystem.i_adapter'
  809 |         mwe2_t new_base_bits = new_base >> exp;
      |                                         ^~
%Warning-WIDTHTRUNC: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/include/cva6_cheri_pkg.sv:810:29: Operator ASSIGN expects 66 bits on the Assign RHS, but Assign RHS's REPLICATE generates 67 bits.
                                                                                                                     : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.gen_cache_wt.i_cache_subsystem.i_adapter'
  810 |         addrwe2_t new_len = {2'b00, length};
      |                             ^
%Warning-WIDTHTRUNC: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/include/cva6_cheri_pkg.sv:812:39: Operator ASSIGN expects 16 bits on the Assign RHS, but Assign RHS's SHIFTR generates 66 bits.
                                                                                                                     : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.gen_cache_wt.i_cache_subsystem.i_adapter'
  812 |         mwe2_t new_top_bits = new_top >> exp;
      |                                       ^~
%Warning-WIDTHTRUNC: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/include/cva6_cheri_pkg.sv:832:47: Operator ASSIGN expects 14 bits on the Assign RHS, but Assign RHS's SHIFTR generates 16 bits.
                                                                                                                     : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.gen_cache_wt.i_cache_subsystem.i_adapter'
  832 |         mw_t new_top_bits_over = new_top_bits >> 1;
      |                                               ^~
%Warning-WIDTHTRUNC: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/include/cva6_cheri_pkg.sv:833:49: Operator ASSIGN expects 14 bits on the Assign RHS, but Assign RHS's SHIFTR generates 16 bits.
                                                                                                                     : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.gen_cache_wt.i_cache_subsystem.i_adapter'
  833 |         mw_t new_base_bits_over = new_base_bits >> 1;
      |                                                 ^~
%Warning-WIDTHTRUNC: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/include/cva6_cheri_pkg.sv:836:36: Operator ASSIGN expects 65 bits on the Assign RHS, but Assign RHS's REPLICATE generates 68 bits.
                                                                                                                     : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.gen_cache_wt.i_cache_subsystem.i_adapter'
  836 |         addrwe_t new_length_over = {2'b00, new_len};
      |                                    ^
%Warning-WIDTHTRUNC: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/include/cva6_cheri_pkg.sv:838:46: Logical operator LOGOR expects 1 bit on the LHS, but LHS's VARREF 'lmsk_carry_in_bit' generates 66 bits.
                                                                                                                     : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.gen_cache_wt.i_cache_subsystem.i_adapter'
  838 |         if (is_len_max && (lmsk_carry_in_bit || round_up_length)) length_over = 1'b1;
      |                                              ^~
%Warning-WIDTHTRUNC: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/include/cva6_cheri_pkg.sv:839:33: Logical operator LOGAND expects 1 bit on the RHS, but RHS's VARREF 'lmsk_carry_in_bit' generates 66 bits.
                                                                                                                     : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.gen_cache_wt.i_cache_subsystem.i_adapter'
  839 |         if (is_len_max_less_one && lmsk_carry_in_bit && round_up_length) length_over = 1'b1;
      |                                 ^~
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/include/cva6_cheri_pkg.sv:853:68: Operator ADD expects 16 bits on the RHS, but RHS's CONST '14'h8' generates 14 bits.
                                                                                                                      : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.gen_cache_wt.i_cache_subsystem.i_adapter'
  853 |             ret.cap.bounds.top_bits = lost_lsb_top ? (new_top_bits + 14'b00000000001000)
      |                                                                    ^
%Warning-WIDTHTRUNC: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/include/cva6_cheri_pkg.sv:853:37: Operator ASSIGN expects 14 bits on the Assign RHS, but Assign RHS's COND generates 16 bits.
                                                                                                                     : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.gen_cache_wt.i_cache_subsystem.i_adapter'
  853 |             ret.cap.bounds.top_bits = lost_lsb_top ? (new_top_bits + 14'b00000000001000)
      |                                     ^
%Warning-WIDTHTRUNC: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/include/cva6_cheri_pkg.sv:855:38: Operator ASSIGN expects 14 bits on the Assign RHS, but Assign RHS's VARREF 'new_base_bits' generates 16 bits.
                                                                                                                     : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.gen_cache_wt.i_cache_subsystem.i_adapter'
  855 |             ret.cap.bounds.base_bits = new_base_bits;
      |                                      ^
%Warning-WIDTHTRUNC: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/include/cva6_cheri_pkg.sv:867:29: Operator ASSIGN expects 65 bits on the Assign RHS, but Assign RHS's ADD generates 66 bits.
                                                                                                                     : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.gen_cache_wt.i_cache_subsystem.i_adapter'
  867 |             new_length_over = new_len + lmsk_carry_in_bit;
      |                             ^
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/include/cva6_cheri_pkg.sv:869:48: Operator AND expects 66 bits on the LHS, but LHS's VARREF 'new_length_over' generates 65 bits.
                                                                                                                      : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.gen_cache_wt.i_cache_subsystem.i_adapter'
  869 |             new_length_over = (new_length_over & (~lmsk_exp_bits));
      |                                                ^
%Warning-WIDTHTRUNC: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/include/cva6_cheri_pkg.sv:869:29: Operator ASSIGN expects 65 bits on the Assign RHS, but Assign RHS's AND generates 66 bits.
                                                                                                                     : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.gen_cache_wt.i_cache_subsystem.i_adapter'
  869 |             new_length_over = (new_length_over & (~lmsk_exp_bits));
      |                             ^
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/include/cva6_cheri_pkg.sv:870:39: Operator ASSIGN expects 66 bits on the Assign RHS, but Assign RHS's VARREF 'new_length_over' generates 65 bits.
                                                                                                                      : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.gen_cache_wt.i_cache_subsystem.i_adapter'
  870 |             if (lost_lsb_len) new_len = new_length_over;
      |                                       ^
%Warning-WIDTHTRUNC: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/include/cva6_cheri_pkg.sv:871:21: Operator ASSIGN expects 64 bits on the Assign RHS, but Assign RHS's COND generates 66 bits.
                                                                                                                     : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.gen_cache_wt.i_cache_subsystem.i_adapter'
  871 |             len_msk = (is_len_max && lost_lsb_top) ?  (-1 << (exp + 4)) : ~lmsk_exp_bits;
      |                     ^
%Warning-WIDTHTRUNC: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/include/cva6_cheri_pkg.sv:873:27: Operator ASSIGN expects 14 bits on the Assign RHS, but Assign RHS's SHIFTR generates 64 bits.
                                                                                                                     : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.gen_cache_wt.i_cache_subsystem.i_adapter'
  873 |         ret.cap.addr_mid  = cap.addr >> exp;
      |                           ^
%Warning-WIDTHTRUNC: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/include/cva6_cheri_pkg.sv:955:27: Operator ASSIGN expects 14 bits on the Assign RHS, but Assign RHS's SHIFTR generates 64 bits.
                                                                                                                     : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.gen_cache_wt.i_cache_subsystem.i_adapter'
  955 |         cap_pcc.addr_mid  = cap.addr >> cap.bounds.exp;
      |                           ^
%Warning-WIDTHTRUNC: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cache_subsystem/wt_axi_adapter.sv:156:18: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's COND generates 32 bits.
                                                                                                                             : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.gen_cache_wt.i_cache_subsystem.i_adapter'
  156 |     axi_wr_blen  = dcache_data.size[2] ? AxiWdBlenDcache : 0;
      |                  ^
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cache_subsystem/wt_axi_adapter.sv:292:33: Operator NOT expects 4 bits on the LHS, but LHS's REPLICATE generates 1 bits.
                                                                                                                              : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.gen_cache_wt.i_cache_subsystem.i_adapter'
  292 |                   axi_wr_user = ~{(CVA6Cfg.AxiDataWidth / CVA6Cfg.XLEN) {dcache_data.user}};
      |                                 ^
%Warning-WIDTHTRUNC: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cheri_unit.sv:136:72: Logical operator LOGAND expects 1 bit on the RHS, but RHS's VARREF 'CHERI_ISA_V8' generates 32 bits.
                                                                                                         : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.gen_cheri_unit.clu_i'
  136 |                 check_operand_a_violations = ((1 << CAP_TAG_VIOLATION) && CHERI_ISA_V8) |
      |                                                                        ^~
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cheri_unit.sv:136:89: Operator OR expects 32 or 29 bits on the LHS, but LHS's LOGAND generates 1 bits.
                                                                                                          : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.gen_cheri_unit.clu_i'
  136 |                 check_operand_a_violations = ((1 << CAP_TAG_VIOLATION) && CHERI_ISA_V8) |
      |                                                                                         ^
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cheri_unit.sv:193:29: Operator ASSIGN expects 64 bits on the Assign RHS, but Assign RHS's SIGNED generates 18 bits.
                                                                                                          : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.gen_cheri_unit.clu_i'
  193 |                     address = $signed(operand_b.otype);
      |                             ^
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cheri_unit.sv:195:29: Operator ASSIGN expects 64 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 18 bits.
                                                                                                          : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.gen_cheri_unit.clu_i'
  195 |                     address = $unsigned(operand_b.otype);
      |                             ^
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cheri_unit.sv:205:49: Operator EQ expects 64 bits on the RHS, but RHS's VARREF 'UNSEALED_CAP' generates 18 bits.
                                                                                                          : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.gen_cheri_unit.clu_i'
  205 |                     ($signed(operand_b_address) == UNSEALED_CAP)) begin
      |                                                 ^~
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cheri_unit.sv:275:37: Operator ASSIGN expects 64 bits on the Assign RHS, but Assign RHS's SIGNED generates 18 bits.
                                                                                                          : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.gen_cheri_unit.clu_i'
  275 |                     clu_result.addr = $signed(operand_a.otype);
      |                                     ^
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cheri_unit.sv:277:37: Operator ASSIGN expects 64 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 18 bits.
                                                                                                          : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.gen_cheri_unit.clu_i'
  277 |                     clu_result.addr = $unsigned(operand_a.otype);
      |                                     ^
%Warning-WIDTHTRUNC: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cheri_unit.sv:325:17: Logical operator IF expects 1 bit on the If, but If's VARREF 'CHERI_ISA_V8' generates 32 bits.
                                                                                                         : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.gen_cheri_unit.clu_i'
  325 |                 if (CHERI_ISA_V8) begin
      |                 ^~
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cheri_unit.sv:353:35: Operator ASSIGN expects 65 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 64 bits.
                                                                                                          : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.gen_cheri_unit.clu_i'
  353 |                    set_bounds_len = $unsigned(operand_a_address);
      |                                   ^
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cheri_unit.sv:357:93: Operator COND expects 65 bits on the Conditional True, but Conditional True's SEL generates 64 bits.
                                                                                                          : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.gen_cheri_unit.clu_i'
  357 |                     set_bounds_len =  ((fu_data_i.operation == ariane_pkg::CSET_BOUNDS_IMM) ? fu_data_i.imm : $unsigned(operand_b_address));
      |                                                                                             ^
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cheri_unit.sv:357:93: Operator COND expects 65 bits on the Conditional False, but Conditional False's UNSIGNED generates 64 bits.
                                                                                                          : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.gen_cheri_unit.clu_i'
  357 |                     set_bounds_len =  ((fu_data_i.operation == ariane_pkg::CSET_BOUNDS_IMM) ? fu_data_i.imm : $unsigned(operand_b_address));
      |                                                                                             ^
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cheri_unit.sv:539:32: Operator GT expects 65 bits on the LHS, but LHS's VARREF 'operand_b_base' generates 64 bits.
                                                                                                          : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.gen_cheri_unit.clu_i'
  539 |             if (operand_b_base > operand_a_top) begin
      |                                ^
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cheri_unit.sv:557:35: Operator GT expects 64 bits on the RHS, but RHS's VARREF 'OTYPE_MAX' generates 18 bits.
                                                                                                          : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.gen_cheri_unit.clu_i'
  557 |             if (operand_b_address > OTYPE_MAX) begin
      |                                   ^
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cheri_unit.sv:571:35: Operator GTE expects 65 bits on the LHS, but LHS's VARREF 'operand_b_address' generates 64 bits.
                                                                                                          : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.gen_cheri_unit.clu_i'
  571 |             if (operand_b_address >= operand_b_top) begin
      |                                   ^~
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cheri_unit.sv:577:33: Operator LT expects 64 bits on the LHS, but LHS's SEL generates 18 bits.
                                                                                                          : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.gen_cheri_unit.clu_i'
  577 |             if (operand_b.otype < operand_a_base) begin
      |                                 ^
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cheri_unit.sv:581:33: Operator GTE expects 65 bits on the LHS, but LHS's SEL generates 18 bits.
                                                                                                          : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.gen_cheri_unit.clu_i'
  581 |             if (operand_b.otype >= operand_a_top) begin
      |                                 ^~
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cheri_unit.sv:601:35: Operator NEQ expects 64 bits on the RHS, but RHS's UNSIGNED generates 18 bits.
                                                                                                          : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.gen_cheri_unit.clu_i'
  601 |             if (operand_b_address != $unsigned(operand_a.otype)) begin
      |                                   ^~
%Warning-WIDTHTRUNC: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cheri_unit.sv:664:24: Operator ASSIGN expects 41 bits on the Assign RHS, but Assign RHS's REPLICATE generates 64 bits.
                                                                                                         : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.gen_cheri_unit.clu_i'
  664 |         clu_ex_o.tval2 = {CVA6Cfg.XLEN{1'b0}};
      |                        ^
%Warning-WIDTHTRUNC: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cheri_unit.sv:665:24: Operator ASSIGN expects 32 bits on the Assign RHS, but Assign RHS's REPLICATE generates 64 bits.
                                                                                                         : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.gen_cheri_unit.clu_i'
  665 |         clu_ex_o.tinst = {CVA6Cfg.XLEN{1'b0}};
      |                        ^
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cheri_unit.sv:789:27: Operator ASSIGN expects 64 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 5 bits.
                                                                                                          : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.gen_cheri_unit.clu_i'
  789 |             clu_ex_o.tval = $unsigned(cheri_tval.cause);
      |                           ^
%Warning-WIDTHTRUNC: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvxif_fu.sv:71:37: Operator ASSIGN expects 64 bits on the Assign RHS, but Assign RHS's SEL generates 149 bits.
                                                                                                      : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.gen_cvxif.cvxif_fu_i'
   71 |       cvxif_req_o.x_issue_req.rs[0] = fu_data_i.operand_a;
      |                                     ^
%Warning-WIDTHTRUNC: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvxif_fu.sv:72:37: Operator ASSIGN expects 64 bits on the Assign RHS, but Assign RHS's SEL generates 149 bits.
                                                                                                      : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.gen_cvxif.cvxif_fu_i'
   72 |       cvxif_req_o.x_issue_req.rs[1] = fu_data_i.operand_b;
      |                                     ^
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cvxif_fu.sv:109:48: Operator ASSIGN expects 64 bits on the Assign RHS, but Assign RHS's VARREF 'illegal_instr_n' generates 32 bits.
                                                                                                        : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.gen_cvxif.cvxif_fu_i'
  109 |         if (CVA6Cfg.TvalEn) x_exception_o.tval = illegal_instr_n;
      |                                                ^
%Warning-WIDTHTRUNC: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/load_store_unit.sv:717:31: Operator ASSIGN expects 41 bits on the Assign RHS, but Assign RHS's REPLICATE generates 64 bits.
                                                                                                              : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.lsu_i'
  717 |         cheri_exception.tval2 = {CVA6Cfg.XLEN{1'b0}};
      |                               ^
%Warning-WIDTHTRUNC: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/load_store_unit.sv:718:31: Operator ASSIGN expects 32 bits on the Assign RHS, but Assign RHS's REPLICATE generates 64 bits.
                                                                                                              : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.lsu_i'
  718 |         cheri_exception.tinst = {CVA6Cfg.XLEN{1'b0}};
      |                               ^
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/fpu_wrap.sv:408:39: Operator COND expects 64 bits on the Conditional False, but Conditional False's REPLICATE generates 32 bits.
                                                                                                        : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i'
  408 |             operand_c_d = CVA6Cfg.RVD ? {4{operand_c_i[15:0]}} : {2{operand_c_i[15:0]}};
      |                                       ^
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/fpu_wrap.sv:410:39: Operator COND expects 64 bits on the Conditional False, but Conditional False's REPLICATE generates 32 bits.
                                                                                                        : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i'
  410 |             operand_c_d = CVA6Cfg.RVD ? {8{operand_c_i[7:0]}} : {4{operand_c_i[7:0]}};
      |                                       ^
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/fpu_wrap.sv:417:39: Operator COND expects 64 bits on the Conditional False, but Conditional False's REPLICATE generates 32 bits.
                                                                                                        : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i'
  417 |             operand_b_d = CVA6Cfg.RVD ? {4{operand_b_i[15:0]}} : {2{operand_b_i[15:0]}};
      |                                       ^
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/fpu_wrap.sv:419:39: Operator COND expects 64 bits on the Conditional False, but Conditional False's REPLICATE generates 32 bits.
                                                                                                        : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.fpu_gen.fpu_i'
  419 |             operand_b_d = CVA6Cfg.RVD ? {8{operand_b_i[7:0]}} : {4{operand_b_i[7:0]}};
      |                                       ^
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/mult.sv:108:21: Operator ASSIGN expects 64 bits on the Assign RHS, but Assign RHS's SEL generates 32 bits.
                                                                                                    : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.i_mult'
  108 |           operand_a = fu_data_i.operand_a[31:0];
      |                     ^
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/mult.sv:109:21: Operator ASSIGN expects 64 bits on the Assign RHS, but Assign RHS's SEL generates 32 bits.
                                                                                                    : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.i_mult'
  109 |           operand_b = fu_data_i.operand_b[31:0];
      |                     ^
%Warning-WIDTHTRUNC: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/mult.sv:116:19: Operator ASSIGN expects 64 bits on the Assign RHS, but Assign RHS's SEL generates 149 bits.
                                                                                                   : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.i_mult'
  116 |         operand_a = fu_data_i.operand_a;
      |                   ^
%Warning-WIDTHTRUNC: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/mult.sv:117:19: Operator ASSIGN expects 64 bits on the Assign RHS, but Assign RHS's SEL generates 149 bits.
                                                                                                   : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.i_mult'
  117 |         operand_b = fu_data_i.operand_b;
      |                   ^
%Warning-WIDTHTRUNC: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/mult.sv:147:58: Operator FUNCREF 'sext32to64' expects 32 bits on the Function Argument, but Function Argument's VARREF 'result' generates 64 bits.
                                                                                                   : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.i_mult'
  147 |   assign div_result = (CVA6Cfg.IS_XLEN64 && word_op_q) ? sext32to64(result) : result;
      |                                                          ^~~~~~~~~~
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/branch_unit.sv:109:61: Operator COND expects 250 bits on the Conditional False, but Conditional False's VARREF 'next_pc_addr' generates 64 bits.
                                                                                                           : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.branch_unit_i'
  109 |     next_pc                          = CVA6Cfg.CheriPresent ? cva6_cheri_pkg::set_cap_pcc_cursor(pcc, next_pc_addr) : next_pc_addr;
      |                                                             ^
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/branch_unit.sv:115:20: Operator ASSIGN expects 250 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 64 bits.
                                                                                                           : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.branch_unit_i'
  115 |     target_address = $unsigned($signed(jump_base) + $signed(fu_data_i.imm[CVA6Cfg.VLEN-1:0]));
      |                    ^
%Warning-WIDTHTRUNC: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/branch_unit.sv:132:25: Operator ASSIGN expects 149 bits on the Assign RHS, but Assign RHS's VARREF 'next_pc_tmp' generates 250 bits.
                                                                                                          : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.branch_unit_i'
  132 |         branch_result_o = next_pc_tmp;
      |                         ^
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/branch_unit.sv:134:21: Operator ASSIGN expects 250 bits on the Assign RHS, but Assign RHS's SEL generates 149 bits.
                                                                                                           : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.branch_unit_i'
  134 |         next_pc_tmp = fu_data_i.operand_b;
      |                     ^
%Warning-WIDTHTRUNC: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/branch_unit.sv:136:25: Operator ASSIGN expects 149 bits on the Assign RHS, but Assign RHS's VARREF 'next_pc_tmp' generates 250 bits.
                                                                                                          : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.branch_unit_i'
  136 |         branch_result_o = next_pc_tmp;
      |                         ^
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/branch_unit.sv:138:21: Operator ASSIGN expects 250 bits on the Assign RHS, but Assign RHS's FUNCREF 'cap_pcc_to_cap_reg' generates 149 bits.
                                                                                                           : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.branch_unit_i'
  138 |         next_pc_tmp = cva6_cheri_pkg::cap_pcc_to_cap_reg(next_pc);
      |                     ^
%Warning-WIDTHTRUNC: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/branch_unit.sv:139:25: Operator ASSIGN expects 149 bits on the Assign RHS, but Assign RHS's VARREF 'next_pc_tmp' generates 250 bits.
                                                                                                          : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.branch_unit_i'
  139 |         branch_result_o = next_pc_tmp;
      |                         ^
%Warning-WIDTHTRUNC: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/branch_unit.sv:143:23: Operator ASSIGN expects 149 bits on the Assign RHS, but Assign RHS's VARREF 'next_pc' generates 250 bits.
                                                                                                          : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.branch_unit_i'
  143 |       branch_result_o = next_pc;
      |                       ^
%Warning-WIDTHTRUNC: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/branch_unit.sv:184:31: Operator ASSIGN expects 64 bits on the Assign RHS, but Assign RHS's REPLICATE generates 250 bits.
                                                                                                          : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.branch_unit_i'
  184 |       branch_exception_o.tval = {{CVA6Cfg.XLEN - CVA6Cfg.VLEN{pc_i[CVA6Cfg.VLEN-1]}}, pc_i};
      |                               ^
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/branch_unit.sv:242:59: Operator GT expects 65 bits on the LHS, but LHS's UNSIGNED generates 64 bits.
                                                                                                           : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.branch_unit_i'
  242 |             if(pcc.addr < pcc.base || $unsigned(pcc.addr) > pcc.top) begin
      |                                                           ^
%Warning-WIDTHTRUNC: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/alu.sv:93:24: Operator ASSIGN expects 64 bits on the Assign RHS, but Assign RHS's VARREF 'operand_a' generates 65 bits.
                                                                                                 : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.alu_i'
   93 |     operand_a_bitmanip = operand_a;
      |                        ^
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/alu.sv:98:68: Operator SHIFTL expects 64 bits on the LHS, but LHS's SEL generates 32 bits.
                                                                                                  : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.alu_i'
   98 |           SH1ADDUW:           operand_a_bitmanip = operand_a[31:0] << 1;
      |                                                                    ^~
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/alu.sv:99:68: Operator SHIFTL expects 64 bits on the LHS, but LHS's SEL generates 32 bits.
                                                                                                  : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.alu_i'
   99 |           SH2ADDUW:           operand_a_bitmanip = operand_a[31:0] << 2;
      |                                                                    ^~
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/alu.sv:100:68: Operator SHIFTL expects 64 bits on the LHS, but LHS's SEL generates 32 bits.
                                                                                                   : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.alu_i'
  100 |           SH3ADDUW:           operand_a_bitmanip = operand_a[31:0] << 3;
      |                                                                    ^~
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/alu.sv:101:50: Operator ASSIGN expects 64 bits on the Assign RHS, but Assign RHS's VARREF 'operand_a_rev32' generates 32 bits.
                                                                                                   : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.alu_i'
  101 |           CTZW:               operand_a_bitmanip = operand_a_rev32;
      |                                                  ^
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/alu.sv:102:50: Operator ASSIGN expects 64 bits on the Assign RHS, but Assign RHS's SEL generates 32 bits.
                                                                                                   : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.alu_i'
  102 |           ADDUW, CPOPW, CLZW: operand_a_bitmanip = operand_a[31:0];
      |                                                  ^
%Warning-WIDTHTRUNC: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/alu.sv:107:37: Operator ASSIGN expects 64 bits on the Assign RHS, but Assign RHS's SHIFTL generates 65 bits.
                                                                                                  : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.alu_i'
  107 |         SH1ADD:  operand_a_bitmanip = operand_a << 1;
      |                                     ^
%Warning-WIDTHTRUNC: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/alu.sv:108:37: Operator ASSIGN expects 64 bits on the Assign RHS, but Assign RHS's SHIFTL generates 65 bits.
                                                                                                  : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.alu_i'
  108 |         SH2ADD:  operand_a_bitmanip = operand_a << 2;
      |                                     ^
%Warning-WIDTHTRUNC: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/alu.sv:109:37: Operator ASSIGN expects 64 bits on the Assign RHS, but Assign RHS's SHIFTL generates 65 bits.
                                                                                                  : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.alu_i'
  109 |         SH3ADD:  operand_a_bitmanip = operand_a << 3;
      |                                     ^
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/alu.sv:120:49: Operator XOR expects 66 bits on the RHS, but RHS's REPLICATE generates 65 bits.
                                                                                                   : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.alu_i'
  120 |   assign operand_b_neg      = {operand_b, 1'b0} ^ {CVA6Cfg.XLEN + 1{adder_op_b_negate}};
      |                                                 ^
%Warning-WIDTHTRUNC: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/alu.sv:120:29: Operator ASSIGNW expects 65 bits on the Assign RHS, but Assign RHS's XOR generates 66 bits.
                                                                                                  : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.alu_i'
  120 |   assign operand_b_neg      = {operand_b, 1'b0} ^ {CVA6Cfg.XLEN + 1{adder_op_b_negate}};
      |                             ^
%Warning-WIDTHTRUNC: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/alu.sv:162:20: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's VARREF 'operand_b' generates 65 bits.
                                                                                                  : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.alu_i'
  162 |   assign shift_amt = operand_b;
      |                    ^
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/alu.sv:173:44: Operator COND expects 65 bits on the Conditional True, but Conditional True's VARREF 'operand_a_rev' generates 64 bits.
                                                                                                   : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.alu_i'
  173 |   assign shift_op_a           = shift_left ? operand_a_rev : operand_a;
      |                                            ^
%Warning-WIDTHTRUNC: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/alu.sv:173:31: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's COND generates 65 bits.
                                                                                                  : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.alu_i'
  173 |   assign shift_op_a           = shift_left ? operand_a_rev : operand_a;
      |                               ^
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/alu.sv:299:40: Operator AND expects 65 bits on the RHS, but RHS's SEL generates 64 bits.
                                                                                                   : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.alu_i'
  299 |       ANDL, ANDN: result_o = operand_a & operand_b_neg[CVA6Cfg.XLEN:1];
      |                                        ^
%Warning-WIDTHTRUNC: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/alu.sv:299:28: Operator ASSIGN expects 64 bits on the Assign RHS, but Assign RHS's AND generates 65 bits.
                                                                                                  : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.alu_i'
  299 |       ANDL, ANDN: result_o = operand_a & operand_b_neg[CVA6Cfg.XLEN:1];
      |                            ^
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/alu.sv:300:38: Operator OR expects 65 bits on the RHS, but RHS's SEL generates 64 bits.
                                                                                                   : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.alu_i'
  300 |       ORL, ORN: result_o = operand_a | operand_b_neg[CVA6Cfg.XLEN:1];
      |                                      ^
%Warning-WIDTHTRUNC: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/alu.sv:300:26: Operator ASSIGN expects 64 bits on the Assign RHS, but Assign RHS's OR generates 65 bits.
                                                                                                  : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.alu_i'
  300 |       ORL, ORN: result_o = operand_a | operand_b_neg[CVA6Cfg.XLEN:1];
      |                          ^
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/alu.sv:301:40: Operator XOR expects 65 bits on the RHS, but RHS's SEL generates 64 bits.
                                                                                                   : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.alu_i'
  301 |       XORL, XNOR: result_o = operand_a ^ operand_b_neg[CVA6Cfg.XLEN:1];
      |                                        ^
%Warning-WIDTHTRUNC: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/alu.sv:301:28: Operator ASSIGN expects 64 bits on the Assign RHS, but Assign RHS's XOR generates 65 bits.
                                                                                                  : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.alu_i'
  301 |       XORL, XNOR: result_o = operand_a ^ operand_b_neg[CVA6Cfg.XLEN:1];
      |                            ^
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/alu.sv:305:53: Operator COND expects 64 bits on the Conditional False, but Conditional False's VARREF 'shift_result32' generates 32 bits.
                                                                                                   : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.alu_i'
  305 |       SLL, SRL, SRA: result_o = (CVA6Cfg.IS_XLEN64) ? shift_result : shift_result32;
      |                                                     ^
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/alu.sv:313:50: Operator SUB expects 65 bits on the LHS, but LHS's SEL generates 32 bits.
                                                                                                   : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.alu_i'
  313 |       bit_indx = 1 << (operand_b & (CVA6Cfg.XLEN - 1));
      |                                                  ^
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/alu.sv:315:140: Operator SUB expects 32 bits on the RHS, but RHS's SEL generates 5 bits.
                                                                                                    : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.alu_i'
  315 |       rolw = ({{CVA6Cfg.XLEN-32{1'b0}},operand_a[31:0]} << operand_b[4:0]) | ({{CVA6Cfg.XLEN-32{1'b0}},operand_a[31:0]} >> (CVA6Cfg.XLEN-32-operand_b[4:0]));
      |                                                                                                                                            ^
%Warning-WIDTHTRUNC: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/alu.sv:315:12: Operator ASSIGN expects 32 bits on the Assign RHS, but Assign RHS's OR generates 64 bits.
                                                                                                  : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.alu_i'
  315 |       rolw = ({{CVA6Cfg.XLEN-32{1'b0}},operand_a[31:0]} << operand_b[4:0]) | ({{CVA6Cfg.XLEN-32{1'b0}},operand_a[31:0]} >> (CVA6Cfg.XLEN-32-operand_b[4:0]));
      |            ^
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/alu.sv:316:140: Operator SUB expects 32 bits on the RHS, but RHS's SEL generates 5 bits.
                                                                                                    : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.alu_i'
  316 |       rorw = ({{CVA6Cfg.XLEN-32{1'b0}},operand_a[31:0]} >> operand_b[4:0]) | ({{CVA6Cfg.XLEN-32{1'b0}},operand_a[31:0]} << (CVA6Cfg.XLEN-32-operand_b[4:0]));
      |                                                                                                                                            ^
%Warning-WIDTHTRUNC: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/alu.sv:316:12: Operator ASSIGN expects 32 bits on the Assign RHS, but Assign RHS's OR generates 64 bits.
                                                                                                  : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.alu_i'
  316 |       rorw = ({{CVA6Cfg.XLEN-32{1'b0}},operand_a[31:0]} >> operand_b[4:0]) | ({{CVA6Cfg.XLEN-32{1'b0}},operand_a[31:0]} << (CVA6Cfg.XLEN-32-operand_b[4:0]));
      |            ^
%Warning-WIDTHTRUNC: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/alu.sv:328:24: Operator ASSIGN expects 64 bits on the Assign RHS, but Assign RHS's COND generates 65 bits.
                                                                                                  : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.alu_i'
  328 |         MAX:  result_o = less ? operand_b : operand_a;
      |                        ^
%Warning-WIDTHTRUNC: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/alu.sv:329:24: Operator ASSIGN expects 64 bits on the Assign RHS, but Assign RHS's COND generates 65 bits.
                                                                                                  : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.alu_i'
  329 |         MAXU: result_o = less ? operand_b : operand_a;
      |                        ^
%Warning-WIDTHTRUNC: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/alu.sv:330:24: Operator ASSIGN expects 64 bits on the Assign RHS, but Assign RHS's COND generates 65 bits.
                                                                                                  : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.alu_i'
  330 |         MIN:  result_o = ~less ? operand_b : operand_a;
      |                        ^
%Warning-WIDTHTRUNC: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/alu.sv:331:24: Operator ASSIGN expects 64 bits on the Assign RHS, but Assign RHS's COND generates 65 bits.
                                                                                                  : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.alu_i'
  331 |         MINU: result_o = ~less ? operand_b : operand_a;
      |                        ^
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/alu.sv:334:45: Operator NOT expects 65 bits on the LHS, but LHS's VARREF 'bit_indx' generates 64 bits.
                                                                                                   : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.alu_i'
  334 |         BCLR, BCLRI: result_o = operand_a & ~bit_indx;
      |                                             ^
%Warning-WIDTHTRUNC: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/alu.sv:334:31: Operator ASSIGN expects 64 bits on the Assign RHS, but Assign RHS's AND generates 65 bits.
                                                                                                  : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.alu_i'
  334 |         BCLR, BCLRI: result_o = operand_a & ~bit_indx;
      |                               ^
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/alu.sv:335:72: Operator AND expects 65 bits on the RHS, but RHS's VARREF 'bit_indx' generates 64 bits.
                                                                                                   : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.alu_i'
  335 |         BEXT, BEXTI: result_o = {{CVA6Cfg.XLEN - 1{1'b0}}, |(operand_a & bit_indx)};
      |                                                                        ^
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/alu.sv:336:43: Operator XOR expects 65 bits on the RHS, but RHS's VARREF 'bit_indx' generates 64 bits.
                                                                                                   : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.alu_i'
  336 |         BINV, BINVI: result_o = operand_a ^ bit_indx;
      |                                           ^
%Warning-WIDTHTRUNC: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/alu.sv:336:31: Operator ASSIGN expects 64 bits on the Assign RHS, but Assign RHS's XOR generates 65 bits.
                                                                                                  : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.alu_i'
  336 |         BINV, BINVI: result_o = operand_a ^ bit_indx;
      |                               ^
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/alu.sv:337:43: Operator OR expects 65 bits on the RHS, but RHS's VARREF 'bit_indx' generates 64 bits.
                                                                                                   : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.alu_i'
  337 |         BSET, BSETI: result_o = operand_a | bit_indx;
      |                                           ^
%Warning-WIDTHTRUNC: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/alu.sv:337:31: Operator ASSIGN expects 64 bits on the Assign RHS, but Assign RHS's OR generates 65 bits.
                                                                                                  : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.alu_i'
  337 |         BSET, BSETI: result_o = operand_a | bit_indx;
      |                               ^
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/alu.sv:354:102: Operator SUB expects 32 bits on the RHS, but RHS's SEL generates 6 bits.
                                                                                                    : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.alu_i'
  354 |         result_o = (CVA6Cfg.IS_XLEN64) ? ((operand_a << operand_b[5:0]) | (operand_a >> (CVA6Cfg.XLEN-operand_b[5:0]))) : ((operand_a << operand_b[4:0]) | (operand_a >> (CVA6Cfg.XLEN-operand_b[4:0])));
      |                                                                                                      ^
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/alu.sv:354:183: Operator SUB expects 32 bits on the RHS, but RHS's SEL generates 5 bits.
                                                                                                    : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.alu_i'
  354 |         result_o = (CVA6Cfg.IS_XLEN64) ? ((operand_a << operand_b[5:0]) | (operand_a >> (CVA6Cfg.XLEN-operand_b[5:0]))) : ((operand_a << operand_b[4:0]) | (operand_a >> (CVA6Cfg.XLEN-operand_b[4:0])));
      |                                                                                                                                                                                       ^
%Warning-WIDTHTRUNC: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/alu.sv:354:18: Operator ASSIGN expects 64 bits on the Assign RHS, but Assign RHS's COND generates 65 bits.
                                                                                                  : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.alu_i'
  354 |         result_o = (CVA6Cfg.IS_XLEN64) ? ((operand_a << operand_b[5:0]) | (operand_a >> (CVA6Cfg.XLEN-operand_b[5:0]))) : ((operand_a << operand_b[4:0]) | (operand_a >> (CVA6Cfg.XLEN-operand_b[4:0])));
      |                  ^
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/alu.sv:357:102: Operator SUB expects 32 bits on the RHS, but RHS's SEL generates 6 bits.
                                                                                                    : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.alu_i'
  357 |         result_o = (CVA6Cfg.IS_XLEN64) ? ((operand_a >> operand_b[5:0]) | (operand_a << (CVA6Cfg.XLEN-operand_b[5:0]))) : ((operand_a >> operand_b[4:0]) | (operand_a << (CVA6Cfg.XLEN-operand_b[4:0])));
      |                                                                                                      ^
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/alu.sv:357:183: Operator SUB expects 32 bits on the RHS, but RHS's SEL generates 5 bits.
                                                                                                    : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.alu_i'
  357 |         result_o = (CVA6Cfg.IS_XLEN64) ? ((operand_a >> operand_b[5:0]) | (operand_a << (CVA6Cfg.XLEN-operand_b[5:0]))) : ((operand_a >> operand_b[4:0]) | (operand_a << (CVA6Cfg.XLEN-operand_b[4:0])));
      |                                                                                                                                                                                       ^
%Warning-WIDTHTRUNC: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/alu.sv:357:18: Operator ASSIGN expects 64 bits on the Assign RHS, but Assign RHS's COND generates 65 bits.
                                                                                                  : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.alu_i'
  357 |         result_o = (CVA6Cfg.IS_XLEN64) ? ((operand_a >> operand_b[5:0]) | (operand_a << (CVA6Cfg.XLEN-operand_b[5:0]))) : ((operand_a >> operand_b[4:0]) | (operand_a << (CVA6Cfg.XLEN-operand_b[4:0])));
      |                  ^
%Warning-WIDTHTRUNC: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/alu.sv:370:18: Operator ASSIGN expects 64 bits on the Assign RHS, but Assign RHS's COND generates 65 bits.
                                                                                                  : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.alu_i'
  370 |         result_o = (|operand_b) ? operand_a : '0;   
      |                  ^
%Warning-WIDTHTRUNC: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/alu.sv:372:18: Operator ASSIGN expects 64 bits on the Assign RHS, but Assign RHS's COND generates 65 bits.
                                                                                                  : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.alu_i'
  372 |         result_o = (|operand_b) ? '0 : operand_a;  
      |                  ^
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/scoreboard.sv:197:36: Operator SUB expects 32 or 10 bits on the LHS, but LHS's EXTEND generates 8 bits.
                                                                                                          : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.issue_stage_i.i_scoreboard'
  197 |             mem_n[8'(trans_id_i[i])-1].sbe.valid = 1'b1;
      |                                    ^
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/scoreboard.sv:255:26: Operator ADD expects 4 bits on the RHS, but RHS's VARREF 'num_issue' generates 1 bits.
                                                                                                          : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.issue_stage_i.i_scoreboard'
  255 |   ) {1'b0}}, num_commit} + num_issue;
      |                          ^
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/scoreboard.sv:261:71: Operator ADD expects 32 bits on the LHS, but LHS's SEL generates 3 bits.
                                                                                                          : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.issue_stage_i.i_scoreboard'
  261 |     assign commit_pointer_n[k] = (flush_i) ? '0 : commit_pointer_n[0] + unsigned'(k);
      |                                                                       ^
%Warning-WIDTHTRUNC: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/scoreboard.sv:261:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's COND generates 32 bits.
                                                                                                         : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.issue_stage_i.i_scoreboard'
  261 |     assign commit_pointer_n[k] = (flush_i) ? '0 : commit_pointer_n[0] + unsigned'(k);
      |                                ^
%Warning-WIDTHTRUNC: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/decoder.sv:1793:49: Operator ASSIGN expects 64 bits on the Assign RHS, but Assign RHS's SEL generates 149 bits.
                                                                                                       : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.id_stage_i.genblk3[0].decoder_i'
 1793 |         instruction_o.result[CVA6Cfg.XLEN-1:0]  = acc_instruction.result;
      |                                                 ^
%Warning-WIDTHTRUNC: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/decoder.sv:1817:22: Operator ASSIGN expects 32 bits on the Assign RHS, but Assign RHS's COND generates 64 bits.
                                                                                                       : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.id_stage_i.genblk3[0].decoder_i'
 1817 |         orig_instr_o = (is_compressed_i) ? {{CVA6Cfg.XLEN-16{1'b0}}, compressed_instr_i} : {{CVA6Cfg.XLEN-32{1'b0}}, instruction_i};
      |                      ^
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/frontend/instr_queue.sv:470:14: Operator ASSIGN expects 250 bits on the Assign RHS, but Assign RHS's SEL generates 64 bits.
                                                                                                                    : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.i_frontend.i_instr_queue'
  470 |         pc_d = addr_i[0];
      |              ^
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cva6_rvfi_probes.sv:90:18: Operator ASSIGN expects 745 bits on the Assign RHS, but Assign RHS's VARREF 'wbdata_i' generates 320 bits.
                                                                                                               : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.i_cva6_rvfi_probes'
   90 |     instr.wbdata = wbdata_i;
      |                  ^
%Warning-WIDTHTRUNC: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cva6_rvfi_probes.sv:102:36: Operator ASSIGN expects 64 bits on the Assign RHS, but Assign RHS's SEL generates 149 bits.
                                                                                                               : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.i_cva6_rvfi_probes'
  102 |       instr.commit_instr_result[i] = commit_instr_i[i].result;
      |                                    ^
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/perf_counters.sv:160:16: Operator ASSIGN expects 64 bits on the Assign RHS, but Assign RHS's SEL generates 32 bits.
                                                                                                             : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.gen_perf_counter.perf_counters_i'
  160 |         data_o = generic_counter_q[addr_i-riscv::CSR_MHPM_COUNTER_3+1][31:0];
      |                ^
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/perf_counters.sv:166:16: Operator ASSIGN expects 64 bits on the Assign RHS, but Assign RHS's SEL generates 32 bits.
                                                                                                             : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.gen_perf_counter.perf_counters_i'
  166 |         data_o = generic_counter_q[addr_i-riscv::CSR_MHPM_COUNTER_3H+1][63:32];
      |                ^
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/perf_counters.sv:171:14: Operator ASSIGN expects 64 bits on the Assign RHS, but Assign RHS's ARRAYSEL generates 5 bits.
                                                                                                             : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.gen_perf_counter.perf_counters_i'
  171 |       data_o = mhpmevent_q[addr_i-riscv::CSR_MHPM_EVENT_3+1];
      |              ^
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/perf_counters.sv:174:16: Operator ASSIGN expects 64 bits on the Assign RHS, but Assign RHS's SEL generates 32 bits.
                                                                                                             : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.gen_perf_counter.perf_counters_i'
  174 |         data_o = generic_counter_q[addr_i-riscv::CSR_HPM_COUNTER_3+1][31:0];
      |                ^
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/perf_counters.sv:180:16: Operator ASSIGN expects 64 bits on the Assign RHS, but Assign RHS's SEL generates 32 bits.
                                                                                                             : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.gen_perf_counter.perf_counters_i'
  180 |         data_o = generic_counter_q[addr_i-riscv::CSR_MHPM_COUNTER_3H+1][63:32];
      |                ^
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/perf_counters.sv:178:79: Operator LT expects 32 bits on the LHS, but LHS's VARREF 'addr_i' generates 12 bits.
                                                                                                             : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.gen_perf_counter.perf_counters_i'
  178 |     end else if( (addr_i > csr_addr_t'(riscv::CSR_HPM_COUNTER_3H)) && (addr_i < (csr_addr_t'(riscv::CSR_HPM_COUNTER_3H) + MHPMCounterNum)) ) begin
      |                                                                               ^
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/perf_counters.sv:178:121: Operator ADD expects 32 bits on the LHS, but LHS's CASTWRAP generates 12 bits.
                                                                                                              : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.gen_perf_counter.perf_counters_i'
  178 |     end else if( (addr_i > csr_addr_t'(riscv::CSR_HPM_COUNTER_3H)) && (addr_i < (csr_addr_t'(riscv::CSR_HPM_COUNTER_3H) + MHPMCounterNum)) ) begin
      |                                                                                                                         ^
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/perf_counters.sv:172:79: Operator LT expects 32 bits on the LHS, but LHS's VARREF 'addr_i' generates 12 bits.
                                                                                                             : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.gen_perf_counter.perf_counters_i'
  172 |     end else if( (addr_i >= csr_addr_t'(riscv::CSR_HPM_COUNTER_3)) && (addr_i < (csr_addr_t'(riscv::CSR_HPM_COUNTER_3) + MHPMCounterNum)) ) begin
      |                                                                               ^
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/perf_counters.sv:172:120: Operator ADD expects 32 bits on the LHS, but LHS's CASTWRAP generates 12 bits.
                                                                                                              : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.gen_perf_counter.perf_counters_i'
  172 |     end else if( (addr_i >= csr_addr_t'(riscv::CSR_HPM_COUNTER_3)) && (addr_i < (csr_addr_t'(riscv::CSR_HPM_COUNTER_3) + MHPMCounterNum)) ) begin
      |                                                                                                                        ^
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/perf_counters.sv:170:78: Operator LT expects 32 bits on the LHS, but LHS's VARREF 'addr_i' generates 12 bits.
                                                                                                             : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.gen_perf_counter.perf_counters_i'
  170 |     end else if( (addr_i >= csr_addr_t'(riscv::CSR_MHPM_EVENT_3)) && (addr_i < (csr_addr_t'(riscv::CSR_MHPM_EVENT_3) + MHPMCounterNum)) ) begin
      |                                                                              ^
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/perf_counters.sv:170:118: Operator ADD expects 32 bits on the LHS, but LHS's CASTWRAP generates 12 bits.
                                                                                                              : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.gen_perf_counter.perf_counters_i'
  170 |     end else if( (addr_i >= csr_addr_t'(riscv::CSR_MHPM_EVENT_3)) && (addr_i < (csr_addr_t'(riscv::CSR_MHPM_EVENT_3) + MHPMCounterNum)) ) begin
      |                                                                                                                      ^
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/perf_counters.sv:164:81: Operator LT expects 32 bits on the LHS, but LHS's VARREF 'addr_i' generates 12 bits.
                                                                                                             : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.gen_perf_counter.perf_counters_i'
  164 |     end else if( (addr_i >= csr_addr_t'(riscv::CSR_MHPM_COUNTER_3H)) && (addr_i < ( csr_addr_t'(riscv::CSR_MHPM_COUNTER_3H) + MHPMCounterNum)) ) begin
      |                                                                                 ^
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/perf_counters.sv:164:125: Operator ADD expects 32 bits on the LHS, but LHS's CASTWRAP generates 12 bits.
                                                                                                              : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.gen_perf_counter.perf_counters_i'
  164 |     end else if( (addr_i >= csr_addr_t'(riscv::CSR_MHPM_COUNTER_3H)) && (addr_i < ( csr_addr_t'(riscv::CSR_MHPM_COUNTER_3H) + MHPMCounterNum)) ) begin
      |                                                                                                                             ^
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/perf_counters.sv:158:71: Operator LT expects 32 bits on the LHS, but LHS's VARREF 'addr_i' generates 12 bits.
                                                                                                             : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.gen_perf_counter.perf_counters_i'
  158 |     if( (addr_i >= csr_addr_t'(riscv::CSR_MHPM_COUNTER_3)) && (addr_i < ( csr_addr_t'(riscv::CSR_MHPM_COUNTER_3) + MHPMCounterNum)) ) begin
      |                                                                       ^
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/perf_counters.sv:158:114: Operator ADD expects 32 bits on the LHS, but LHS's CASTWRAP generates 12 bits.
                                                                                                              : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.gen_perf_counter.perf_counters_i'
  158 |     if( (addr_i >= csr_addr_t'(riscv::CSR_MHPM_COUNTER_3)) && (addr_i < ( csr_addr_t'(riscv::CSR_MHPM_COUNTER_3) + MHPMCounterNum)) ) begin
      |                                                                                                                  ^
%Warning-WIDTHTRUNC: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/perf_counters.sv:190:71: Operator ASSIGN expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'data_i' generates 64 bits.
                                                                                                            : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.gen_perf_counter.perf_counters_i'
  190 |           generic_counter_d[addr_i-riscv::CSR_MHPM_COUNTER_3+1][31:0] = data_i;
      |                                                                       ^
%Warning-WIDTHTRUNC: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/perf_counters.sv:196:73: Operator ASSIGN expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'data_i' generates 64 bits.
                                                                                                            : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.gen_perf_counter.perf_counters_i'
  196 |           generic_counter_d[addr_i-riscv::CSR_MHPM_COUNTER_3H+1][63:32] = data_i;
      |                                                                         ^
%Warning-WIDTHTRUNC: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/perf_counters.sv:201:55: Operator ASSIGN expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'data_i' generates 64 bits.
                                                                                                            : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.gen_perf_counter.perf_counters_i'
  201 |         mhpmevent_d[addr_i-riscv::CSR_MHPM_EVENT_3+1] = data_i;
      |                                                       ^
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/perf_counters.sv:200:80: Operator LT expects 32 bits on the LHS, but LHS's VARREF 'addr_i' generates 12 bits.
                                                                                                             : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.gen_perf_counter.perf_counters_i'
  200 |       end else if( (addr_i >= csr_addr_t'(riscv::CSR_MHPM_EVENT_3)) && (addr_i < csr_addr_t'(riscv::CSR_MHPM_EVENT_3) + MHPMCounterNum) ) begin
      |                                                                                ^
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/perf_counters.sv:200:119: Operator ADD expects 32 bits on the LHS, but LHS's CASTWRAP generates 12 bits.
                                                                                                              : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.gen_perf_counter.perf_counters_i'
  200 |       end else if( (addr_i >= csr_addr_t'(riscv::CSR_MHPM_EVENT_3)) && (addr_i < csr_addr_t'(riscv::CSR_MHPM_EVENT_3) + MHPMCounterNum) ) begin
      |                                                                                                                       ^
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/perf_counters.sv:194:83: Operator LT expects 32 bits on the LHS, but LHS's VARREF 'addr_i' generates 12 bits.
                                                                                                             : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.gen_perf_counter.perf_counters_i'
  194 |       end else if( (addr_i >= csr_addr_t'(riscv::CSR_MHPM_COUNTER_3H)) && (addr_i < (csr_addr_t'(riscv::CSR_MHPM_COUNTER_3H) + MHPMCounterNum)) ) begin
      |                                                                                   ^
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/perf_counters.sv:194:126: Operator ADD expects 32 bits on the LHS, but LHS's CASTWRAP generates 12 bits.
                                                                                                              : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.gen_perf_counter.perf_counters_i'
  194 |       end else if( (addr_i >= csr_addr_t'(riscv::CSR_MHPM_COUNTER_3H)) && (addr_i < (csr_addr_t'(riscv::CSR_MHPM_COUNTER_3H) + MHPMCounterNum)) ) begin
      |                                                                                                                              ^
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/perf_counters.sv:188:73: Operator LT expects 32 bits on the LHS, but LHS's VARREF 'addr_i' generates 12 bits.
                                                                                                             : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.gen_perf_counter.perf_counters_i'
  188 |       if( (addr_i >= csr_addr_t'(riscv::CSR_MHPM_COUNTER_3)) && (addr_i < (csr_addr_t'(riscv::CSR_MHPM_COUNTER_3) + MHPMCounterNum)) ) begin
      |                                                                         ^
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/perf_counters.sv:188:115: Operator ADD expects 32 bits on the LHS, but LHS's CASTWRAP generates 12 bits.
                                                                                                              : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.gen_perf_counter.perf_counters_i'
  188 |       if( (addr_i >= csr_addr_t'(riscv::CSR_MHPM_COUNTER_3)) && (addr_i < (csr_addr_t'(riscv::CSR_MHPM_COUNTER_3) + MHPMCounterNum)) ) begin
      |                                                                                                                   ^
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/csr_regfile.sv:363:47: Operator COND expects 64 bits on the Conditional False, but Conditional False's REPLICATE generates 32 bits.
                                                                                                           : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.csr_regfile_i'
  363 |   assign mstatus_extended = CVA6Cfg.IS_XLEN64 ? mstatus_q[CVA6Cfg.XLEN-1:0] :
      |                                               ^
%Warning-WIDTHTRUNC: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/csr_regfile.sv:576:36: Operator ASSIGN expects 64 bits on the Assign RHS, but Assign RHS's COND generates 149 bits.
                                                                                                          : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.csr_regfile_i'
  576 |         if (CVA6Cfg.RVS) csr_rdata = (pcc.flags.cap_mode && CVA6Cfg.CheriPresent) ? stcc_d : {{CVA6Cfg.REGLEN-CVA6Cfg.XLEN{1'b0}},stvec_q};
      |                                    ^
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/csr_regfile.sv:589:83: Operator COND expects 149 bits on the Conditional False, but Conditional False's VARREF 'sepc_q' generates 64 bits.
                                                                                                           : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.csr_regfile_i'
  589 |         if (CVA6Cfg.RVS) csr_rdata = (pcc.flags.cap_mode && CVA6Cfg.CheriPresent) ? sepcc_q : sepc_q;
      |                                                                                   ^
%Warning-WIDTHTRUNC: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/csr_regfile.sv:589:36: Operator ASSIGN expects 64 bits on the Assign RHS, but Assign RHS's COND generates 149 bits.
                                                                                                          : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.csr_regfile_i'
  589 |         if (CVA6Cfg.RVS) csr_rdata = (pcc.flags.cap_mode && CVA6Cfg.CheriPresent) ? sepcc_q : sepc_q;
      |                                    ^
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/csr_regfile.sv:610:41: Operator OR expects 64 bits on the RHS, but RHS's VARREF 'fiom_q' generates 1 bits.
                                                                                                           : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.csr_regfile_i'
  610 |         if (CVA6Cfg.RVS) csr_rdata = '0 | fiom_q;
      |                                         ^
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/csr_regfile.sv:690:43: Operator OR expects 64 bits on the RHS, but RHS's VARREF 'fiom_q' generates 1 bits.
                                                                                                           : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.csr_regfile_i'
  690 |           if (CVA6Cfg.RVU) csr_rdata = '0 | fiom_q;
      |                                           ^
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/csr_regfile.sv:710:43: Operator ASSIGN expects 64 bits on the Assign RHS, but Assign RHS's SEL generates 32 bits.
                                                                                                           : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.csr_regfile_i'
  710 |         if (CVA6Cfg.XLEN == 32) csr_rdata = cycle_q[63:32];
      |                                           ^
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/csr_regfile.sv:714:43: Operator ASSIGN expects 64 bits on the Assign RHS, but Assign RHS's SEL generates 32 bits.
                                                                                                           : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.csr_regfile_i'
  714 |         if (CVA6Cfg.XLEN == 32) csr_rdata = instret_q[63:32];
      |                                           ^
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/csr_regfile.sv:718:43: Operator ASSIGN expects 64 bits on the Assign RHS, but Assign RHS's SEL generates 32 bits.
                                                                                                           : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.csr_regfile_i'
  718 |         if (CVA6Cfg.XLEN == 32) csr_rdata = cycle_q[63:32];
      |                                           ^
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/csr_regfile.sv:722:43: Operator ASSIGN expects 64 bits on the Assign RHS, but Assign RHS's SEL generates 32 bits.
                                                                                                           : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.csr_regfile_i'
  722 |         if (CVA6Cfg.XLEN == 32) csr_rdata = instret_q[63:32];
      |                                           ^
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/csr_regfile.sv:897:43: Operator ASSIGN expects 64 bits on the Assign RHS, but Assign RHS's SEL generates 32 bits.
                                                                                                           : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.csr_regfile_i'
  897 |         if (CVA6Cfg.XLEN == 32) csr_rdata = pmpcfg_q[7:4];
      |                                           ^
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/csr_regfile.sv:901:43: Operator ASSIGN expects 64 bits on the Assign RHS, but Assign RHS's SEL generates 32 bits.
                                                                                                           : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.csr_regfile_i'
  901 |         if (CVA6Cfg.XLEN == 32) csr_rdata = pmpcfg_q[15:12];
      |                                           ^
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/csr_regfile.sv:926:63: Operator ASSIGN expects 64 bits on the Assign RHS, but Assign RHS's SEL generates 54 bits.
                                                                                                           : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.csr_regfile_i'
  926 |           if (pmpcfg_q[index].addr_mode[1] == 1'b1) csr_rdata = pmpaddr_q[index][CVA6Cfg.PLEN-3:0];
      |                                                               ^
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/csr_regfile.sv:927:26: Operator ASSIGN expects 64 bits on the Assign RHS, but Assign RHS's REPLICATE generates 54 bits.
                                                                                                           : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.csr_regfile_i'
  927 |           else csr_rdata = {pmpaddr_q[index][CVA6Cfg.PLEN-3:1], 1'b0};
      |                          ^
%Warning-WIDTHTRUNC: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/csr_regfile.sv:1672:48: Operator ASSIGN expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'csr_wdata' generates 64 bits.
                                                                                                           : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.csr_regfile_i'
 1672 |         if (CVA6Cfg.XLEN == 32) cycle_d[63:32] = csr_wdata;
      |                                                ^
%Warning-WIDTHTRUNC: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/csr_regfile.sv:1676:50: Operator ASSIGN expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'csr_wdata' generates 64 bits.
                                                                                                           : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.csr_regfile_i'
 1676 |         if (CVA6Cfg.XLEN == 32) instret_d[63:32] = csr_wdata;
      |                                                  ^
%Warning-WIDTHTRUNC: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/csr_regfile.sv:1957:19: Operator ASSIGN expects 64 bits on the Assign RHS, but Assign RHS's REPLICATE generates 250 bits.
                                                                                                           : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.csr_regfile_i'
 1957 |           vsepc_d = {{CVA6Cfg.XLEN - CVA6Cfg.VLEN{pc_i[CVA6Cfg.VLEN-1]}}, pc_i};
      |                   ^
%Warning-WIDTHTRUNC: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/csr_regfile.sv:2099:21: Operator FUNCREF 'cap_reg_to_cap_pcc' expects 149 bits on the Function Argument, but Function Argument's VARREF 'pcc' generates 250 bits.
                                                                                                           : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.csr_regfile_i'
 2099 |         dpc_cap_d = cap_reg_to_cap_pcc(pcc);
      |                     ^~~~~~~~~~~~~~~~~~
%Warning-WIDTHTRUNC: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/csr_regfile.sv:2099:19: Operator ASSIGN expects 149 bits on the Assign RHS, but Assign RHS's FUNCREF 'cap_reg_to_cap_pcc' generates 250 bits.
                                                                                                           : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.csr_regfile_i'
 2099 |         dpc_cap_d = cap_reg_to_cap_pcc(pcc);
      |                   ^
%Warning-WIDTHTRUNC: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/csr_regfile.sv:2109:21: Operator FUNCREF 'cap_reg_to_cap_pcc' expects 149 bits on the Function Argument, but Function Argument's VARREF 'pcc' generates 250 bits.
                                                                                                           : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.csr_regfile_i'
 2109 |         dpc_cap_d = cap_reg_to_cap_pcc(pcc);
      |                     ^~~~~~~~~~~~~~~~~~
%Warning-WIDTHTRUNC: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/csr_regfile.sv:2109:19: Operator ASSIGN expects 149 bits on the Assign RHS, but Assign RHS's FUNCREF 'cap_reg_to_cap_pcc' generates 250 bits.
                                                                                                           : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.csr_regfile_i'
 2109 |         dpc_cap_d = cap_reg_to_cap_pcc(pcc);
      |                   ^
%Warning-WIDTHTRUNC: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/csr_regfile.sv:2139:17: Operator ASSIGN expects 64 bits on the Assign RHS, but Assign RHS's REPLICATE generates 250 bits.
                                                                                                           : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.csr_regfile_i'
 2139 |           dpc_d = {
      |                 ^
%Warning-WIDTHTRUNC: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/csr_regfile.sv:2143:23: Operator FUNCREF 'cap_reg_to_cap_pcc' expects 149 bits on the Function Argument, but Function Argument's SEL generates 250 bits.
                                                                                                           : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.csr_regfile_i'
 2143 |           dpc_cap_d = cap_reg_to_cap_pcc(commit_instr_i[0].pc);
      |                       ^~~~~~~~~~~~~~~~~~
%Warning-WIDTHTRUNC: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/csr_regfile.sv:2143:21: Operator ASSIGN expects 149 bits on the Assign RHS, but Assign RHS's FUNCREF 'cap_reg_to_cap_pcc' generates 250 bits.
                                                                                                           : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.csr_regfile_i'
 2143 |           dpc_cap_d = cap_reg_to_cap_pcc(commit_instr_i[0].pc);
      |                     ^
%Warning-WIDTHTRUNC: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/csr_regfile.sv:2283:33: Operator ASSIGN expects 64 bits on the Assign RHS, but Assign RHS's VARREF 'csr_wdata_i' generates 149 bits.
                                                                                                           : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.csr_regfile_i'
 2283 |     csr_wdata[CVA6Cfg.XLEN-1:0] = csr_wdata_i;
      |                                 ^
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/csr_regfile.sv:2422:48: Bit extraction of var[63:0] requires 6 bit index, not 5 bits.
                                                                                                            : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.csr_regfile_i'
 2422 |             privilege_violation = ~mcounteren_q[csr_addr_i[4:0]];
      |                                                ^
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/csr_regfile.sv:2424:48: Bit extraction of var[63:0] requires 6 bit index, not 5 bits.
                                                                                                            : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.csr_regfile_i'
 2424 |             privilege_violation = ~mcounteren_q[csr_addr_i[4:0]] | ~scounteren_q[csr_addr_i[4:0]];
      |                                                ^
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/csr_regfile.sv:2424:81: Bit extraction of var[63:0] requires 6 bit index, not 5 bits.
                                                                                                            : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.csr_regfile_i'
 2424 |             privilege_violation = ~mcounteren_q[csr_addr_i[4:0]] | ~scounteren_q[csr_addr_i[4:0]];
      |                                                                                 ^
%Warning-WIDTHTRUNC: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/csr_regfile.sv:2496:35: Operator ASSIGN expects 6 bits on the Assign RHS, but Assign RHS's REPLICATE generates 10 bits.
                                                                                                           : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.csr_regfile_i'
 2496 |             cheri_tval.cap_idx    = {5'b10000, scr_addr};
      |                                   ^
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/csr_regfile.sv:2527:55: Operator COND expects 149 bits on the Conditional True, but Conditional True's REPLICATE generates 64 bits.
                                                                                                            : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.csr_regfile_i'
 2527 |       trap_vector_base_o = (CVA6Cfg.RVH && trap_to_v) ? {vstvec_q[CVA6Cfg.VLEN-1:2], 2'b0} : stcc_q  ;
      |                                                       ^
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/csr_regfile.sv:2553:36: Operator COND expects 149 bits on the Conditional True, but Conditional True's SEL generates 64 bits.
                                                                                                            : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.csr_regfile_i'
 2553 |       epc_o = (CVA6Cfg.RVH && v_q) ? vsepc_q[CVA6Cfg.VLEN-1:0] : sepcc_q;  
      |                                    ^
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/commit_stage.sv:158:50: Operator COND expects 149 bits on the Conditional True, but Conditional True's SEL generates 64 bits.
                                                                                                            : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.commit_stage_i'
  158 |     wdata_o[0] = (CVA6Cfg.RVA && amo_resp_i.ack) ? amo_resp_i.result[CVA6Cfg.XLEN-1:0] : commit_instr_i[0].result;
      |                                                  ^
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/ex_stage.sv:354:22: Operator ASSIGN expects 149 bits on the Assign RHS, but Assign RHS's VARREF 'mult_result' generates 64 bits.
                                                                                                        : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i'
  354 |       flu_result_o   = mult_result;
      |                      ^
%Warning-WIDTHTRUNC: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/ex_stage.sv:408:12: Output port connection 'result_o' expects 64 bits on the pin connection, but pin connection's VARREF 'fpu_result_o' generates 149 bits.
                                                                                                       : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i'
  408 |           .result_o (fpu_result_o),
      |            ^~~~~~~~
%Warning-WIDTHTRUNC: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/ex_stage.sv:522:10: Output port connection 'x_result_o' expects 64 bits on the pin connection, but pin connection's VARREF 'x_result_o' generates 149 bits.
                                                                                                       : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i'
  522 |         .x_result_o,
      |          ^~~~~~~~~~
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/ex_stage.sv:607:32: Operator ASSIGNDLY expects 64 bits on the Assign RHS, but Assign RHS's SEL generates 62 bits.
                                                                                                        : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i'
  607 |           vaddr_to_be_flushed  <= rs1_forwarding_i[CVA6Cfg.VLEN-1:2];
      |                                ^~
%Warning-WIDTHTRUNC: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/frontend/frontend.sv:244:34: Logical operator LOGAND expects 1 bit on the LHS, but LHS's SEL generates 32 bits.
                                                                                                                : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.i_frontend'
  244 |           if (CVA6Cfg.BTBEntries && btb_prediction_shifted[i].valid) begin
      |                                  ^~
%Warning-WIDTHEXPAND: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/frontend/frontend.sv:406:85: Operator COND expects 250 bits on the Conditional False, but Conditional False's REPLICATE generates 64 bits.
                                                                                                                 : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.i_frontend'
  406 |       npc_d = cva6_cheri_pkg::set_cap_pcc_cursor(pc_commit_i, pc_commit_i + (halt_i ? '0 : {{CVA6Cfg.VLEN - 3{1'b0}}, 3'b100}));
      |                                                                                     ^
%Warning-WIDTHTRUNC: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/frontend/frontend.sv:406:31: Operator FUNCREF 'set_cap_pcc_cursor' expects 64 bits on the Function Argument, but Function Argument's ADD generates 250 bits.
                                                                                                                : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.i_frontend'
  406 |       npc_d = cva6_cheri_pkg::set_cap_pcc_cursor(pc_commit_i, pc_commit_i + (halt_i ? '0 : {{CVA6Cfg.VLEN - 3{1'b0}}, 3'b100}));
      |                               ^~~~~~~~~~~~~~~~~~
%Warning-WIDTHTRUNC: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/frontend/frontend.sv:428:24: Operator ASSIGN expects 41 bits on the Assign RHS, but Assign RHS's REPLICATE generates 64 bits.
                                                                                                                : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.i_frontend'
  428 |         cheri_ex.tval2 = {CVA6Cfg.XLEN{1'b0}};
      |                        ^
%Warning-WIDTHTRUNC: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/frontend/frontend.sv:429:24: Operator ASSIGN expects 32 bits on the Assign RHS, but Assign RHS's REPLICATE generates 64 bits.
                                                                                                                : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.i_frontend'
  429 |         cheri_ex.tinst = {CVA6Cfg.XLEN{1'b0}};
      |                        ^
%Warning-WIDTHTRUNC: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cva6.sv:1662:8: Input port connection 'rs1_forwarding_i' expects 64 bits on the pin connection, but pin connection's VARREF 'rs1_forwarding_id_ex' generates 149 bits.
                                                                                                   : ... note: In instance 'ariane_testharness.i_ariane.i_cva6'
 1662 |       .rs1_forwarding_i(rs1_forwarding_id_ex),
      |        ^~~~~~~~~~~~~~~~
%Warning-WIDTHTRUNC: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cva6.sv:1663:8: Input port connection 'rs2_forwarding_i' expects 64 bits on the pin connection, but pin connection's VARREF 'rs2_forwarding_id_ex' generates 149 bits.
                                                                                                   : ... note: In instance 'ariane_testharness.i_ariane.i_cva6'
 1663 |       .rs2_forwarding_i(rs2_forwarding_id_ex),
      |        ^~~~~~~~~~~~~~~~
%Warning-WIDTHTRUNC: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cva6.sv:1670:8: Input port connection 'wbdata_i' expects 320 bits on the pin connection, but pin connection's VARREF 'wbdata_ex_id' generates 745 bits.
                                                                                                   : ... note: In instance 'ariane_testharness.i_ariane.i_cva6'
 1670 |       .wbdata_i    (wbdata_ex_id),
      |        ^~~~~~~~
%Warning-WIDTHTRUNC: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cva6.sv:1674:8: Input port connection 'wdata_i' expects 128 bits on the pin connection, but pin connection's VARREF 'wdata_commit_id' generates 298 bits.
                                                                                                   : ... note: In instance 'ariane_testharness.i_ariane.i_cva6'
 1674 |       .wdata_i     (wdata_commit_id),
      |        ^~~~~~~
%Warning-WIDTHTRUNC: core/cva6_rvfi.sv:135:26: Operator ASSIGNW expects 128 bits on the Assign RHS, but Assign RHS's SEL generates 500 bits.
                                             : ... note: In instance 'ariane_testharness.i_cva6_rvfi'
  135 |   assign commit_instr_pc = instr.commit_instr_pc;
      |                          ^
%Warning-WIDTHEXPAND: core/cva6_rvfi.sv:141:29: Operator ASSIGNW expects 128 bits on the Assign RHS, but Assign RHS's SEL generates 2 bits.
                                              : ... note: In instance 'ariane_testharness.i_cva6_rvfi'
  141 |   assign commit_instr_valid = instr.commit_instr_valid;
      |                             ^
%Warning-WIDTHTRUNC: core/cva6_rvfi.sv:148:17: Operator ASSIGNW expects 320 bits on the Assign RHS, but Assign RHS's SEL generates 745 bits.
                                             : ... note: In instance 'ariane_testharness.i_cva6_rvfi'
  148 |   assign wbdata = instr.wbdata;
      |                 ^
%Warning-WIDTHTRUNC: core/cva6_rvfi.sv:155:20: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's COND generates 16 bits.
                                             : ... note: In instance 'ariane_testharness.i_cva6_rvfi'
  155 |   assign lsu_rmask = instr.lsu_ctrl_fu == LOAD ? instr.lsu_ctrl_be : '0;
      |                    ^
%Warning-WIDTHTRUNC: core/cva6_rvfi.sv:156:20: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's COND generates 16 bits.
                                             : ... note: In instance 'ariane_testharness.i_cva6_rvfi'
  156 |   assign lsu_wmask = instr.lsu_ctrl_fu == STORE ? instr.lsu_ctrl_be : '0;
      |                    ^
%Warning-WIDTHEXPAND: core/cva6_rvfi.sv:285:10: Operator COND expects 149 bits on the Conditional True, but Conditional True's SEL generates 64 bits.
                                              : ... note: In instance 'ariane_testharness.i_cva6_rvfi'
  285 |       )) ? commit_instr_result[i] : wdata[i];
      |          ^
%Warning-WIDTHEXPAND: core/cva6_rvfi.sv:285:10: Operator COND expects 149 bits on the Conditional False, but Conditional False's SEL generates 64 bits.
                                              : ... note: In instance 'ariane_testharness.i_cva6_rvfi'
  285 |       )) ? commit_instr_result[i] : wdata[i];
      |          ^
%Warning-WIDTHEXPAND: core/cva6_rvfi.sv:286:32: Operator ASSIGNDLY expects 250 bits on the Assign RHS, but Assign RHS's SEL generates 64 bits.
                                              : ... note: In instance 'ariane_testharness.i_cva6_rvfi'
  286 |       rvfi_instr_o[i].pc_rdata <= commit_instr_pc[i];
      |                                ^~
%Warning-WIDTHEXPAND: core/cva6_rvfi.sv:290:33: Operator ASSIGNDLY expects 18 bits on the Assign RHS, but Assign RHS's SEL generates 8 bits.
                                              : ... note: In instance 'ariane_testharness.i_cva6_rvfi'
  290 |       rvfi_instr_o[i].mem_wmask <= mem_q[commit_pointer[i]].lsu_wmask;
      |                                 ^~
%Warning-WIDTHEXPAND: core/cva6_rvfi.sv:291:33: Operator ASSIGNDLY expects 149 bits on the Assign RHS, but Assign RHS's SEL generates 64 bits.
                                              : ... note: In instance 'ariane_testharness.i_cva6_rvfi'
  291 |       rvfi_instr_o[i].mem_wdata <= mem_q[commit_pointer[i]].lsu_wdata;
      |                                 ^~
%Warning-WIDTHEXPAND: core/cva6_rvfi.sv:292:33: Operator ASSIGNDLY expects 18 bits on the Assign RHS, but Assign RHS's SEL generates 8 bits.
                                              : ... note: In instance 'ariane_testharness.i_cva6_rvfi'
  292 |       rvfi_instr_o[i].mem_rmask <= mem_q[commit_pointer[i]].lsu_rmask;
      |                                 ^~
%Warning-WIDTHEXPAND: core/cva6_rvfi.sv:293:33: Operator ASSIGNDLY expects 149 bits on the Assign RHS, but Assign RHS's SEL generates 64 bits.
                                              : ... note: In instance 'ariane_testharness.i_cva6_rvfi'
  293 |       rvfi_instr_o[i].mem_rdata <= commit_instr_result[i];
      |                                 ^~
%Warning-WIDTHEXPAND: core/cva6_rvfi.sv:294:33: Operator ASSIGNDLY expects 149 bits on the Assign RHS, but Assign RHS's SEL generates 64 bits.
                                              : ... note: In instance 'ariane_testharness.i_cva6_rvfi'
  294 |       rvfi_instr_o[i].rs1_rdata <= mem_q[commit_pointer[i]].rs1_rdata;
      |                                 ^~
%Warning-WIDTHEXPAND: core/cva6_rvfi.sv:295:33: Operator ASSIGNDLY expects 149 bits on the Assign RHS, but Assign RHS's SEL generates 64 bits.
                                              : ... note: In instance 'ariane_testharness.i_cva6_rvfi'
  295 |       rvfi_instr_o[i].rs2_rdata <= mem_q[commit_pointer[i]].rs2_rdata;
      |                                 ^~
%Warning-WIDTHEXPAND: core/cva6_rvfi.sv:320:37: Operator ASSIGNDLY expects 149 bits on the Assign RHS, but Assign RHS's REPLICATE generates 37 bits.
                                              : ... note: In instance 'ariane_testharness.i_cva6_rvfi'
  320 |             rvfi_csr_o.fflags.rdata <= {{CVA6Cfg.XLEN - $bits(csr.fcsr_q.fflags)}, csr.fcsr_q.fflags}; 
      |                                     ^~
%Warning-WIDTHEXPAND: core/cva6_rvfi.sv:320:56: Operator COND expects 149 bits on the Conditional True, but Conditional True's REPLICATE generates 37 bits.
                                              : ... note: In instance 'ariane_testharness.i_cva6_rvfi'
  320 |     assign rvfi_csr_o.fflags.wdata = CVA6Cfg.FpPresent ? { {{CVA6Cfg.XLEN-$bits(csr.fcsr_q.fflags)}, csr.fcsr_q.fflags} } : 0; 
      |                                                        ^
%Warning-WIDTHEXPAND: core/cva6_rvfi.sv:320:63: Operator NEQ expects 149 bits on the RHS, but RHS's REPLICATE generates 37 bits.
                                              : ... note: In instance 'ariane_testharness.i_cva6_rvfi'
  320 |     assign rvfi_csr_o.fflags.wmask = (rvfi_csr_o.fflags.rdata != {{CVA6Cfg.XLEN - $bits(csr.fcsr_q.fflags)}, csr.fcsr_q.fflags}) && CVA6Cfg.FpPresent;
      |                                                               ^~
%Warning-WIDTHEXPAND: core/cva6_rvfi.sv:320:36: Operator ASSIGNW expects 149 bits on the Assign RHS, but Assign RHS's LOGAND generates 1 bits.
                                              : ... note: In instance 'ariane_testharness.i_cva6_rvfi'
  320 |     assign rvfi_csr_o.fflags.wmask = (rvfi_csr_o.fflags.rdata != {{CVA6Cfg.XLEN - $bits(csr.fcsr_q.fflags)}, csr.fcsr_q.fflags}) && CVA6Cfg.FpPresent;
      |                                    ^
%Warning-WIDTHEXPAND: core/cva6_rvfi.sv:321:34: Operator ASSIGNDLY expects 149 bits on the Assign RHS, but Assign RHS's REPLICATE generates 35 bits.
                                              : ... note: In instance 'ariane_testharness.i_cva6_rvfi'
  321 |             rvfi_csr_o.frm.rdata <= {{CVA6Cfg.XLEN - $bits(csr.fcsr_q.frm)}, csr.fcsr_q.frm}; 
      |                                  ^~
%Warning-WIDTHEXPAND: core/cva6_rvfi.sv:321:53: Operator COND expects 149 bits on the Conditional True, but Conditional True's REPLICATE generates 35 bits.
                                              : ... note: In instance 'ariane_testharness.i_cva6_rvfi'
  321 |     assign rvfi_csr_o.frm.wdata = CVA6Cfg.FpPresent ? { {{CVA6Cfg.XLEN-$bits(csr.fcsr_q.frm)}, csr.fcsr_q.frm} } : 0; 
      |                                                     ^
%Warning-WIDTHEXPAND: core/cva6_rvfi.sv:321:57: Operator NEQ expects 149 bits on the RHS, but RHS's REPLICATE generates 35 bits.
                                              : ... note: In instance 'ariane_testharness.i_cva6_rvfi'
  321 |     assign rvfi_csr_o.frm.wmask = (rvfi_csr_o.frm.rdata != {{CVA6Cfg.XLEN - $bits(csr.fcsr_q.frm)}, csr.fcsr_q.frm}) && CVA6Cfg.FpPresent;
      |                                                         ^~
%Warning-WIDTHEXPAND: core/cva6_rvfi.sv:321:33: Operator ASSIGNW expects 149 bits on the Assign RHS, but Assign RHS's LOGAND generates 1 bits.
                                              : ... note: In instance 'ariane_testharness.i_cva6_rvfi'
  321 |     assign rvfi_csr_o.frm.wmask = (rvfi_csr_o.frm.rdata != {{CVA6Cfg.XLEN - $bits(csr.fcsr_q.frm)}, csr.fcsr_q.frm}) && CVA6Cfg.FpPresent;
      |                                 ^
%Warning-WIDTHEXPAND: core/cva6_rvfi.sv:322:35: Operator ASSIGNDLY expects 149 bits on the Assign RHS, but Assign RHS's REPLICATE generates 40 bits.
                                              : ... note: In instance 'ariane_testharness.i_cva6_rvfi'
  322 |             rvfi_csr_o.fcsr.rdata <= {{CVA6Cfg.XLEN - $bits({ csr.fcsr_q.frm , csr.fcsr_q.fflags})}, { csr.fcsr_q.frm , csr.fcsr_q.fflags}}; 
      |                                   ^~
%Warning-WIDTHEXPAND: core/cva6_rvfi.sv:322:54: Operator COND expects 149 bits on the Conditional True, but Conditional True's REPLICATE generates 40 bits.
                                              : ... note: In instance 'ariane_testharness.i_cva6_rvfi'
  322 |     assign rvfi_csr_o.fcsr.wdata = CVA6Cfg.FpPresent ? { {{CVA6Cfg.XLEN-$bits({ csr.fcsr_q.frm , csr.fcsr_q.fflags})}, { csr.fcsr_q.frm , csr.fcsr_q.fflags}} } : 0; 
      |                                                      ^
%Warning-WIDTHEXPAND: core/cva6_rvfi.sv:322:59: Operator NEQ expects 149 bits on the RHS, but RHS's REPLICATE generates 40 bits.
                                              : ... note: In instance 'ariane_testharness.i_cva6_rvfi'
  322 |     assign rvfi_csr_o.fcsr.wmask = (rvfi_csr_o.fcsr.rdata != {{CVA6Cfg.XLEN - $bits({ csr.fcsr_q.frm , csr.fcsr_q.fflags})}, { csr.fcsr_q.frm , csr.fcsr_q.fflags}}) && CVA6Cfg.FpPresent;
      |                                                           ^~
%Warning-WIDTHEXPAND: core/cva6_rvfi.sv:322:34: Operator ASSIGNW expects 149 bits on the Assign RHS, but Assign RHS's LOGAND generates 1 bits.
                                              : ... note: In instance 'ariane_testharness.i_cva6_rvfi'
  322 |     assign rvfi_csr_o.fcsr.wmask = (rvfi_csr_o.fcsr.rdata != {{CVA6Cfg.XLEN - $bits({ csr.fcsr_q.frm , csr.fcsr_q.fflags})}, { csr.fcsr_q.frm , csr.fcsr_q.fflags}}) && CVA6Cfg.FpPresent;
      |                                  ^
%Warning-WIDTHEXPAND: core/cva6_rvfi.sv:324:36: Operator ASSIGNDLY expects 149 bits on the Assign RHS, but Assign RHS's REPLICATE generates 39 bits.
                                              : ... note: In instance 'ariane_testharness.i_cva6_rvfi'
  324 |             rvfi_csr_o.ftran.rdata <= {{CVA6Cfg.XLEN - $bits(csr.fcsr_q.fprec)}, csr.fcsr_q.fprec}; 
      |                                    ^~
%Warning-WIDTHEXPAND: core/cva6_rvfi.sv:324:55: Operator COND expects 149 bits on the Conditional True, but Conditional True's REPLICATE generates 39 bits.
                                              : ... note: In instance 'ariane_testharness.i_cva6_rvfi'
  324 |     assign rvfi_csr_o.ftran.wdata = CVA6Cfg.FpPresent ? { {{CVA6Cfg.XLEN-$bits(csr.fcsr_q.fprec)}, csr.fcsr_q.fprec} } : 0; 
      |                                                       ^
%Warning-WIDTHEXPAND: core/cva6_rvfi.sv:324:61: Operator NEQ expects 149 bits on the RHS, but RHS's REPLICATE generates 39 bits.
                                              : ... note: In instance 'ariane_testharness.i_cva6_rvfi'
  324 |     assign rvfi_csr_o.ftran.wmask = (rvfi_csr_o.ftran.rdata != {{CVA6Cfg.XLEN - $bits(csr.fcsr_q.fprec)}, csr.fcsr_q.fprec}) && CVA6Cfg.FpPresent;
      |                                                             ^~
%Warning-WIDTHEXPAND: core/cva6_rvfi.sv:324:35: Operator ASSIGNW expects 149 bits on the Assign RHS, but Assign RHS's LOGAND generates 1 bits.
                                              : ... note: In instance 'ariane_testharness.i_cva6_rvfi'
  324 |     assign rvfi_csr_o.ftran.wmask = (rvfi_csr_o.ftran.rdata != {{CVA6Cfg.XLEN - $bits(csr.fcsr_q.fprec)}, csr.fcsr_q.fprec}) && CVA6Cfg.FpPresent;
      |                                   ^
%Warning-WIDTHEXPAND: core/cva6_rvfi.sv:325:35: Operator ASSIGNDLY expects 149 bits on the Assign RHS, but Assign RHS's REPLICATE generates 64 bits.
                                              : ... note: In instance 'ariane_testharness.i_cva6_rvfi'
  325 |             rvfi_csr_o.dcsr.rdata <= {{CVA6Cfg.XLEN - $bits(csr.dcsr_q)}, csr.dcsr_q}; 
      |                                   ^~
%Warning-WIDTHEXPAND: core/cva6_rvfi.sv:325:54: Operator COND expects 149 bits on the Conditional True, but Conditional True's REPLICATE generates 64 bits.
                                              : ... note: In instance 'ariane_testharness.i_cva6_rvfi'
  325 |     assign rvfi_csr_o.dcsr.wdata = CVA6Cfg.FpPresent ? { {{CVA6Cfg.XLEN-$bits(csr.dcsr_q)}, csr.dcsr_q} } : 0; 
      |                                                      ^
%Warning-WIDTHEXPAND: core/cva6_rvfi.sv:325:59: Operator NEQ expects 149 bits on the RHS, but RHS's REPLICATE generates 64 bits.
                                              : ... note: In instance 'ariane_testharness.i_cva6_rvfi'
  325 |     assign rvfi_csr_o.dcsr.wmask = (rvfi_csr_o.dcsr.rdata != {{CVA6Cfg.XLEN - $bits(csr.dcsr_q)}, csr.dcsr_q}) && CVA6Cfg.FpPresent;
      |                                                           ^~
%Warning-WIDTHEXPAND: core/cva6_rvfi.sv:325:34: Operator ASSIGNW expects 149 bits on the Assign RHS, but Assign RHS's LOGAND generates 1 bits.
                                              : ... note: In instance 'ariane_testharness.i_cva6_rvfi'
  325 |     assign rvfi_csr_o.dcsr.wmask = (rvfi_csr_o.dcsr.rdata != {{CVA6Cfg.XLEN - $bits(csr.dcsr_q)}, csr.dcsr_q}) && CVA6Cfg.FpPresent;
      |                                  ^
%Warning-WIDTHEXPAND: core/cva6_rvfi.sv:327:34: Operator ASSIGNDLY expects 149 bits on the Assign RHS, but Assign RHS's REPLICATE generates 96 bits.
                                              : ... note: In instance 'ariane_testharness.i_cva6_rvfi'
  327 |             rvfi_csr_o.dpc.rdata <= {{CVA6Cfg.XLEN - $bits(csr.dpc_q)}, csr.dpc_q}; 
      |                                  ^~
%Warning-WIDTHEXPAND: core/cva6_rvfi.sv:327:51: Operator COND expects 149 bits on the Conditional True, but Conditional True's REPLICATE generates 96 bits.
                                              : ... note: In instance 'ariane_testharness.i_cva6_rvfi'
  327 |     assign rvfi_csr_o.dpc.wdata = CVA6Cfg.DebugEn ? { {{CVA6Cfg.XLEN-$bits(csr.dpc_q)}, csr.dpc_q} } : 0; 
      |                                                   ^
%Warning-WIDTHEXPAND: core/cva6_rvfi.sv:327:57: Operator NEQ expects 149 bits on the RHS, but RHS's REPLICATE generates 96 bits.
                                              : ... note: In instance 'ariane_testharness.i_cva6_rvfi'
  327 |     assign rvfi_csr_o.dpc.wmask = (rvfi_csr_o.dpc.rdata != {{CVA6Cfg.XLEN - $bits(csr.dpc_q)}, csr.dpc_q}) && CVA6Cfg.DebugEn;
      |                                                         ^~
%Warning-WIDTHEXPAND: core/cva6_rvfi.sv:327:33: Operator ASSIGNW expects 149 bits on the Assign RHS, but Assign RHS's LOGAND generates 1 bits.
                                              : ... note: In instance 'ariane_testharness.i_cva6_rvfi'
  327 |     assign rvfi_csr_o.dpc.wmask = (rvfi_csr_o.dpc.rdata != {{CVA6Cfg.XLEN - $bits(csr.dpc_q)}, csr.dpc_q}) && CVA6Cfg.DebugEn;
      |                                 ^
%Warning-WIDTHEXPAND: core/cva6_rvfi.sv:329:40: Operator ASSIGNDLY expects 149 bits on the Assign RHS, but Assign RHS's REPLICATE generates 96 bits.
                                              : ... note: In instance 'ariane_testharness.i_cva6_rvfi'
  329 |             rvfi_csr_o.dscratch0.rdata <= {{CVA6Cfg.XLEN - $bits(csr.dscratch0_q)}, csr.dscratch0_q}; 
      |                                        ^~
%Warning-WIDTHEXPAND: core/cva6_rvfi.sv:329:57: Operator COND expects 149 bits on the Conditional True, but Conditional True's REPLICATE generates 96 bits.
                                              : ... note: In instance 'ariane_testharness.i_cva6_rvfi'
  329 |     assign rvfi_csr_o.dscratch0.wdata = CVA6Cfg.DebugEn ? { {{CVA6Cfg.XLEN-$bits(csr.dscratch0_q)}, csr.dscratch0_q} } : 0; 
      |                                                         ^
%Warning-WIDTHEXPAND: core/cva6_rvfi.sv:329:69: Operator NEQ expects 149 bits on the RHS, but RHS's REPLICATE generates 96 bits.
                                              : ... note: In instance 'ariane_testharness.i_cva6_rvfi'
  329 |     assign rvfi_csr_o.dscratch0.wmask = (rvfi_csr_o.dscratch0.rdata != {{CVA6Cfg.XLEN - $bits(csr.dscratch0_q)}, csr.dscratch0_q}) && CVA6Cfg.DebugEn;
      |                                                                     ^~
%Warning-WIDTHEXPAND: core/cva6_rvfi.sv:329:39: Operator ASSIGNW expects 149 bits on the Assign RHS, but Assign RHS's LOGAND generates 1 bits.
                                              : ... note: In instance 'ariane_testharness.i_cva6_rvfi'
  329 |     assign rvfi_csr_o.dscratch0.wmask = (rvfi_csr_o.dscratch0.rdata != {{CVA6Cfg.XLEN - $bits(csr.dscratch0_q)}, csr.dscratch0_q}) && CVA6Cfg.DebugEn;
      |                                       ^
%Warning-WIDTHEXPAND: core/cva6_rvfi.sv:330:40: Operator ASSIGNDLY expects 149 bits on the Assign RHS, but Assign RHS's REPLICATE generates 96 bits.
                                              : ... note: In instance 'ariane_testharness.i_cva6_rvfi'
  330 |             rvfi_csr_o.dscratch1.rdata <= {{CVA6Cfg.XLEN - $bits(csr.dscratch1_q)}, csr.dscratch1_q}; 
      |                                        ^~
%Warning-WIDTHEXPAND: core/cva6_rvfi.sv:330:57: Operator COND expects 149 bits on the Conditional True, but Conditional True's REPLICATE generates 96 bits.
                                              : ... note: In instance 'ariane_testharness.i_cva6_rvfi'
  330 |     assign rvfi_csr_o.dscratch1.wdata = CVA6Cfg.DebugEn ? { {{CVA6Cfg.XLEN-$bits(csr.dscratch1_q)}, csr.dscratch1_q} } : 0; 
      |                                                         ^
%Warning-WIDTHEXPAND: core/cva6_rvfi.sv:330:69: Operator NEQ expects 149 bits on the RHS, but RHS's REPLICATE generates 96 bits.
                                              : ... note: In instance 'ariane_testharness.i_cva6_rvfi'
  330 |     assign rvfi_csr_o.dscratch1.wmask = (rvfi_csr_o.dscratch1.rdata != {{CVA6Cfg.XLEN - $bits(csr.dscratch1_q)}, csr.dscratch1_q}) && CVA6Cfg.DebugEn;
      |                                                                     ^~
%Warning-WIDTHEXPAND: core/cva6_rvfi.sv:330:39: Operator ASSIGNW expects 149 bits on the Assign RHS, but Assign RHS's LOGAND generates 1 bits.
                                              : ... note: In instance 'ariane_testharness.i_cva6_rvfi'
  330 |     assign rvfi_csr_o.dscratch1.wmask = (rvfi_csr_o.dscratch1.rdata != {{CVA6Cfg.XLEN - $bits(csr.dscratch1_q)}, csr.dscratch1_q}) && CVA6Cfg.DebugEn;
      |                                       ^
%Warning-WIDTHEXPAND: core/cva6_rvfi.sv:333:38: Operator ASSIGNDLY expects 149 bits on the Assign RHS, but Assign RHS's REPLICATE generates 96 bits.
                                              : ... note: In instance 'ariane_testharness.i_cva6_rvfi'
  333 |             rvfi_csr_o.sstatus.rdata <= {{CVA6Cfg.XLEN - $bits(csr.mstatus_extended & SMODE_STATUS_READ_MASK[CVA6Cfg.XLEN-1:0])}, csr.mstatus_extended & SMODE_STATUS_READ_MASK[CVA6Cfg.XLEN-1:0]}; 
      |                                      ^~
%Warning-WIDTHEXPAND: core/cva6_rvfi.sv:333:51: Operator COND expects 149 bits on the Conditional True, but Conditional True's REPLICATE generates 96 bits.
                                              : ... note: In instance 'ariane_testharness.i_cva6_rvfi'
  333 |     assign rvfi_csr_o.sstatus.wdata = CVA6Cfg.RVS ? { {{CVA6Cfg.XLEN-$bits(csr.mstatus_extended & SMODE_STATUS_READ_MASK[CVA6Cfg.XLEN-1:0])}, csr.mstatus_extended & SMODE_STATUS_READ_MASK[CVA6Cfg.XLEN-1:0]} } : 0; 
      |                                                   ^
%Warning-WIDTHEXPAND: core/cva6_rvfi.sv:333:65: Operator NEQ expects 149 bits on the RHS, but RHS's REPLICATE generates 96 bits.
                                              : ... note: In instance 'ariane_testharness.i_cva6_rvfi'
  333 |     assign rvfi_csr_o.sstatus.wmask = (rvfi_csr_o.sstatus.rdata != {{CVA6Cfg.XLEN - $bits(csr.mstatus_extended & SMODE_STATUS_READ_MASK[CVA6Cfg.XLEN-1:0])}, csr.mstatus_extended & SMODE_STATUS_READ_MASK[CVA6Cfg.XLEN-1:0]}) && CVA6Cfg.RVS;
      |                                                                 ^~
%Warning-WIDTHEXPAND: core/cva6_rvfi.sv:333:37: Operator ASSIGNW expects 149 bits on the Assign RHS, but Assign RHS's LOGAND generates 1 bits.
                                              : ... note: In instance 'ariane_testharness.i_cva6_rvfi'
  333 |     assign rvfi_csr_o.sstatus.wmask = (rvfi_csr_o.sstatus.rdata != {{CVA6Cfg.XLEN - $bits(csr.mstatus_extended & SMODE_STATUS_READ_MASK[CVA6Cfg.XLEN-1:0])}, csr.mstatus_extended & SMODE_STATUS_READ_MASK[CVA6Cfg.XLEN-1:0]}) && CVA6Cfg.RVS;
      |                                     ^
%Warning-WIDTHEXPAND: core/cva6_rvfi.sv:335:34: Operator ASSIGNDLY expects 149 bits on the Assign RHS, but Assign RHS's REPLICATE generates 96 bits.
                                              : ... note: In instance 'ariane_testharness.i_cva6_rvfi'
  335 |             rvfi_csr_o.sie.rdata <= {{CVA6Cfg.XLEN - $bits(csr.mie_q & csr.mideleg_q)}, csr.mie_q & csr.mideleg_q}; 
      |                                  ^~
%Warning-WIDTHEXPAND: core/cva6_rvfi.sv:335:47: Operator COND expects 149 bits on the Conditional True, but Conditional True's REPLICATE generates 96 bits.
                                              : ... note: In instance 'ariane_testharness.i_cva6_rvfi'
  335 |     assign rvfi_csr_o.sie.wdata = CVA6Cfg.RVS ? { {{CVA6Cfg.XLEN-$bits(csr.mie_q & csr.mideleg_q)}, csr.mie_q & csr.mideleg_q} } : 0; 
      |                                               ^
%Warning-WIDTHEXPAND: core/cva6_rvfi.sv:335:57: Operator NEQ expects 149 bits on the RHS, but RHS's REPLICATE generates 96 bits.
                                              : ... note: In instance 'ariane_testharness.i_cva6_rvfi'
  335 |     assign rvfi_csr_o.sie.wmask = (rvfi_csr_o.sie.rdata != {{CVA6Cfg.XLEN - $bits(csr.mie_q & csr.mideleg_q)}, csr.mie_q & csr.mideleg_q}) && CVA6Cfg.RVS;
      |                                                         ^~
%Warning-WIDTHEXPAND: core/cva6_rvfi.sv:335:33: Operator ASSIGNW expects 149 bits on the Assign RHS, but Assign RHS's LOGAND generates 1 bits.
                                              : ... note: In instance 'ariane_testharness.i_cva6_rvfi'
  335 |     assign rvfi_csr_o.sie.wmask = (rvfi_csr_o.sie.rdata != {{CVA6Cfg.XLEN - $bits(csr.mie_q & csr.mideleg_q)}, csr.mie_q & csr.mideleg_q}) && CVA6Cfg.RVS;
      |                                 ^
%Warning-WIDTHEXPAND: core/cva6_rvfi.sv:336:34: Operator ASSIGNDLY expects 149 bits on the Assign RHS, but Assign RHS's REPLICATE generates 96 bits.
                                              : ... note: In instance 'ariane_testharness.i_cva6_rvfi'
  336 |             rvfi_csr_o.sip.rdata <= {{CVA6Cfg.XLEN - $bits(csr.mip_q & csr.mideleg_q)}, csr.mip_q & csr.mideleg_q}; 
      |                                  ^~
%Warning-WIDTHEXPAND: core/cva6_rvfi.sv:336:47: Operator COND expects 149 bits on the Conditional True, but Conditional True's REPLICATE generates 96 bits.
                                              : ... note: In instance 'ariane_testharness.i_cva6_rvfi'
  336 |     assign rvfi_csr_o.sip.wdata = CVA6Cfg.RVS ? { {{CVA6Cfg.XLEN-$bits(csr.mip_q & csr.mideleg_q)}, csr.mip_q & csr.mideleg_q} } : 0; 
      |                                               ^
%Warning-WIDTHEXPAND: core/cva6_rvfi.sv:336:57: Operator NEQ expects 149 bits on the RHS, but RHS's REPLICATE generates 96 bits.
                                              : ... note: In instance 'ariane_testharness.i_cva6_rvfi'
  336 |     assign rvfi_csr_o.sip.wmask = (rvfi_csr_o.sip.rdata != {{CVA6Cfg.XLEN - $bits(csr.mip_q & csr.mideleg_q)}, csr.mip_q & csr.mideleg_q}) && CVA6Cfg.RVS;
      |                                                         ^~
%Warning-WIDTHEXPAND: core/cva6_rvfi.sv:336:33: Operator ASSIGNW expects 149 bits on the Assign RHS, but Assign RHS's LOGAND generates 1 bits.
                                              : ... note: In instance 'ariane_testharness.i_cva6_rvfi'
  336 |     assign rvfi_csr_o.sip.wmask = (rvfi_csr_o.sip.rdata != {{CVA6Cfg.XLEN - $bits(csr.mip_q & csr.mideleg_q)}, csr.mip_q & csr.mideleg_q}) && CVA6Cfg.RVS;
      |                                 ^
%Warning-WIDTHEXPAND: core/cva6_rvfi.sv:338:36: Operator ASSIGNDLY expects 149 bits on the Assign RHS, but Assign RHS's REPLICATE generates 96 bits.
                                              : ... note: In instance 'ariane_testharness.i_cva6_rvfi'
  338 |             rvfi_csr_o.stvec.rdata <= {{CVA6Cfg.XLEN - $bits(csr.stvec_q)}, csr.stvec_q}; 
      |                                    ^~
%Warning-WIDTHEXPAND: core/cva6_rvfi.sv:338:49: Operator COND expects 149 bits on the Conditional True, but Conditional True's REPLICATE generates 96 bits.
                                              : ... note: In instance 'ariane_testharness.i_cva6_rvfi'
  338 |     assign rvfi_csr_o.stvec.wdata = CVA6Cfg.RVS ? { {{CVA6Cfg.XLEN-$bits(csr.stvec_q)}, csr.stvec_q} } : 0; 
      |                                                 ^
%Warning-WIDTHEXPAND: core/cva6_rvfi.sv:338:61: Operator NEQ expects 149 bits on the RHS, but RHS's REPLICATE generates 96 bits.
                                              : ... note: In instance 'ariane_testharness.i_cva6_rvfi'
  338 |     assign rvfi_csr_o.stvec.wmask = (rvfi_csr_o.stvec.rdata != {{CVA6Cfg.XLEN - $bits(csr.stvec_q)}, csr.stvec_q}) && CVA6Cfg.RVS;
      |                                                             ^~
%Warning-WIDTHEXPAND: core/cva6_rvfi.sv:338:35: Operator ASSIGNW expects 149 bits on the Assign RHS, but Assign RHS's LOGAND generates 1 bits.
                                              : ... note: In instance 'ariane_testharness.i_cva6_rvfi'
  338 |     assign rvfi_csr_o.stvec.wmask = (rvfi_csr_o.stvec.rdata != {{CVA6Cfg.XLEN - $bits(csr.stvec_q)}, csr.stvec_q}) && CVA6Cfg.RVS;
      |                                   ^
%Warning-WIDTHEXPAND: core/cva6_rvfi.sv:340:41: Operator ASSIGNDLY expects 149 bits on the Assign RHS, but Assign RHS's REPLICATE generates 96 bits.
                                              : ... note: In instance 'ariane_testharness.i_cva6_rvfi'
  340 |             rvfi_csr_o.scounteren.rdata <= {{CVA6Cfg.XLEN - $bits(csr.scounteren_q)}, csr.scounteren_q}; 
      |                                         ^~
%Warning-WIDTHEXPAND: core/cva6_rvfi.sv:340:54: Operator COND expects 149 bits on the Conditional True, but Conditional True's REPLICATE generates 96 bits.
                                              : ... note: In instance 'ariane_testharness.i_cva6_rvfi'
  340 |     assign rvfi_csr_o.scounteren.wdata = CVA6Cfg.RVS ? { {{CVA6Cfg.XLEN-$bits(csr.scounteren_q)}, csr.scounteren_q} } : 0; 
      |                                                      ^
%Warning-WIDTHEXPAND: core/cva6_rvfi.sv:340:71: Operator NEQ expects 149 bits on the RHS, but RHS's REPLICATE generates 96 bits.
                                              : ... note: In instance 'ariane_testharness.i_cva6_rvfi'
  340 |     assign rvfi_csr_o.scounteren.wmask = (rvfi_csr_o.scounteren.rdata != {{CVA6Cfg.XLEN - $bits(csr.scounteren_q)}, csr.scounteren_q}) && CVA6Cfg.RVS;
      |                                                                       ^~
%Warning-WIDTHEXPAND: core/cva6_rvfi.sv:340:40: Operator ASSIGNW expects 149 bits on the Assign RHS, but Assign RHS's LOGAND generates 1 bits.
                                              : ... note: In instance 'ariane_testharness.i_cva6_rvfi'
  340 |     assign rvfi_csr_o.scounteren.wmask = (rvfi_csr_o.scounteren.rdata != {{CVA6Cfg.XLEN - $bits(csr.scounteren_q)}, csr.scounteren_q}) && CVA6Cfg.RVS;
      |                                        ^
%Warning-WIDTHEXPAND: core/cva6_rvfi.sv:342:39: Operator ASSIGNDLY expects 149 bits on the Assign RHS, but Assign RHS's REPLICATE generates 96 bits.
                                              : ... note: In instance 'ariane_testharness.i_cva6_rvfi'
  342 |             rvfi_csr_o.sscratch.rdata <= {{CVA6Cfg.XLEN - $bits(csr.sscratch_q)}, csr.sscratch_q}; 
      |                                       ^~
%Warning-WIDTHEXPAND: core/cva6_rvfi.sv:342:52: Operator COND expects 149 bits on the Conditional True, but Conditional True's REPLICATE generates 96 bits.
                                              : ... note: In instance 'ariane_testharness.i_cva6_rvfi'
  342 |     assign rvfi_csr_o.sscratch.wdata = CVA6Cfg.RVS ? { {{CVA6Cfg.XLEN-$bits(csr.sscratch_q)}, csr.sscratch_q} } : 0; 
      |                                                    ^
%Warning-WIDTHEXPAND: core/cva6_rvfi.sv:342:67: Operator NEQ expects 149 bits on the RHS, but RHS's REPLICATE generates 96 bits.
                                              : ... note: In instance 'ariane_testharness.i_cva6_rvfi'
  342 |     assign rvfi_csr_o.sscratch.wmask = (rvfi_csr_o.sscratch.rdata != {{CVA6Cfg.XLEN - $bits(csr.sscratch_q)}, csr.sscratch_q}) && CVA6Cfg.RVS;
      |                                                                   ^~
%Warning-WIDTHEXPAND: core/cva6_rvfi.sv:342:38: Operator ASSIGNW expects 149 bits on the Assign RHS, but Assign RHS's LOGAND generates 1 bits.
                                              : ... note: In instance 'ariane_testharness.i_cva6_rvfi'
  342 |     assign rvfi_csr_o.sscratch.wmask = (rvfi_csr_o.sscratch.rdata != {{CVA6Cfg.XLEN - $bits(csr.sscratch_q)}, csr.sscratch_q}) && CVA6Cfg.RVS;
      |                                      ^
%Warning-WIDTHEXPAND: core/cva6_rvfi.sv:343:35: Operator ASSIGNDLY expects 149 bits on the Assign RHS, but Assign RHS's REPLICATE generates 96 bits.
                                              : ... note: In instance 'ariane_testharness.i_cva6_rvfi'
  343 |             rvfi_csr_o.sepc.rdata <= {{CVA6Cfg.XLEN - $bits(csr.sepc_q)}, csr.sepc_q}; 
      |                                   ^~
%Warning-WIDTHEXPAND: core/cva6_rvfi.sv:343:48: Operator COND expects 149 bits on the Conditional True, but Conditional True's REPLICATE generates 96 bits.
                                              : ... note: In instance 'ariane_testharness.i_cva6_rvfi'
  343 |     assign rvfi_csr_o.sepc.wdata = CVA6Cfg.RVS ? { {{CVA6Cfg.XLEN-$bits(csr.sepc_q)}, csr.sepc_q} } : 0; 
      |                                                ^
%Warning-WIDTHEXPAND: core/cva6_rvfi.sv:343:59: Operator NEQ expects 149 bits on the RHS, but RHS's REPLICATE generates 96 bits.
                                              : ... note: In instance 'ariane_testharness.i_cva6_rvfi'
  343 |     assign rvfi_csr_o.sepc.wmask = (rvfi_csr_o.sepc.rdata != {{CVA6Cfg.XLEN - $bits(csr.sepc_q)}, csr.sepc_q}) && CVA6Cfg.RVS;
      |                                                           ^~
%Warning-WIDTHEXPAND: core/cva6_rvfi.sv:343:34: Operator ASSIGNW expects 149 bits on the Assign RHS, but Assign RHS's LOGAND generates 1 bits.
                                              : ... note: In instance 'ariane_testharness.i_cva6_rvfi'
  343 |     assign rvfi_csr_o.sepc.wmask = (rvfi_csr_o.sepc.rdata != {{CVA6Cfg.XLEN - $bits(csr.sepc_q)}, csr.sepc_q}) && CVA6Cfg.RVS;
      |                                  ^
%Warning-WIDTHEXPAND: core/cva6_rvfi.sv:345:37: Operator ASSIGNDLY expects 149 bits on the Assign RHS, but Assign RHS's REPLICATE generates 96 bits.
                                              : ... note: In instance 'ariane_testharness.i_cva6_rvfi'
  345 |             rvfi_csr_o.scause.rdata <= {{CVA6Cfg.XLEN - $bits(csr.scause_q)}, csr.scause_q}; 
      |                                     ^~
%Warning-WIDTHEXPAND: core/cva6_rvfi.sv:345:50: Operator COND expects 149 bits on the Conditional True, but Conditional True's REPLICATE generates 96 bits.
                                              : ... note: In instance 'ariane_testharness.i_cva6_rvfi'
  345 |     assign rvfi_csr_o.scause.wdata = CVA6Cfg.RVS ? { {{CVA6Cfg.XLEN-$bits(csr.scause_q)}, csr.scause_q} } : 0; 
      |                                                  ^
%Warning-WIDTHEXPAND: core/cva6_rvfi.sv:345:63: Operator NEQ expects 149 bits on the RHS, but RHS's REPLICATE generates 96 bits.
                                              : ... note: In instance 'ariane_testharness.i_cva6_rvfi'
  345 |     assign rvfi_csr_o.scause.wmask = (rvfi_csr_o.scause.rdata != {{CVA6Cfg.XLEN - $bits(csr.scause_q)}, csr.scause_q}) && CVA6Cfg.RVS;
      |                                                               ^~
%Warning-WIDTHEXPAND: core/cva6_rvfi.sv:345:36: Operator ASSIGNW expects 149 bits on the Assign RHS, but Assign RHS's LOGAND generates 1 bits.
                                              : ... note: In instance 'ariane_testharness.i_cva6_rvfi'
  345 |     assign rvfi_csr_o.scause.wmask = (rvfi_csr_o.scause.rdata != {{CVA6Cfg.XLEN - $bits(csr.scause_q)}, csr.scause_q}) && CVA6Cfg.RVS;
      |                                    ^
%Warning-WIDTHEXPAND: core/cva6_rvfi.sv:347:36: Operator ASSIGNDLY expects 149 bits on the Assign RHS, but Assign RHS's REPLICATE generates 96 bits.
                                              : ... note: In instance 'ariane_testharness.i_cva6_rvfi'
  347 |             rvfi_csr_o.stval.rdata <= {{CVA6Cfg.XLEN - $bits(csr.stval_q)}, csr.stval_q}; 
      |                                    ^~
%Warning-WIDTHEXPAND: core/cva6_rvfi.sv:347:49: Operator COND expects 149 bits on the Conditional True, but Conditional True's REPLICATE generates 96 bits.
                                              : ... note: In instance 'ariane_testharness.i_cva6_rvfi'
  347 |     assign rvfi_csr_o.stval.wdata = CVA6Cfg.RVS ? { {{CVA6Cfg.XLEN-$bits(csr.stval_q)}, csr.stval_q} } : 0; 
      |                                                 ^
%Warning-WIDTHEXPAND: core/cva6_rvfi.sv:347:61: Operator NEQ expects 149 bits on the RHS, but RHS's REPLICATE generates 96 bits.
                                              : ... note: In instance 'ariane_testharness.i_cva6_rvfi'
  347 |     assign rvfi_csr_o.stval.wmask = (rvfi_csr_o.stval.rdata != {{CVA6Cfg.XLEN - $bits(csr.stval_q)}, csr.stval_q}) && CVA6Cfg.RVS;
      |                                                             ^~
%Warning-WIDTHEXPAND: core/cva6_rvfi.sv:347:35: Operator ASSIGNW expects 149 bits on the Assign RHS, but Assign RHS's LOGAND generates 1 bits.
                                              : ... note: In instance 'ariane_testharness.i_cva6_rvfi'
  347 |     assign rvfi_csr_o.stval.wmask = (rvfi_csr_o.stval.rdata != {{CVA6Cfg.XLEN - $bits(csr.stval_q)}, csr.stval_q}) && CVA6Cfg.RVS;
      |                                   ^
%Warning-WIDTHEXPAND: core/cva6_rvfi.sv:348:35: Operator ASSIGNDLY expects 149 bits on the Assign RHS, but Assign RHS's REPLICATE generates 96 bits.
                                              : ... note: In instance 'ariane_testharness.i_cva6_rvfi'
  348 |             rvfi_csr_o.satp.rdata <= {{CVA6Cfg.XLEN - $bits(csr.satp_q)}, csr.satp_q}; 
      |                                   ^~
%Warning-WIDTHEXPAND: core/cva6_rvfi.sv:348:48: Operator COND expects 149 bits on the Conditional True, but Conditional True's REPLICATE generates 96 bits.
                                              : ... note: In instance 'ariane_testharness.i_cva6_rvfi'
  348 |     assign rvfi_csr_o.satp.wdata = CVA6Cfg.RVS ? { {{CVA6Cfg.XLEN-$bits(csr.satp_q)}, csr.satp_q} } : 0; 
      |                                                ^
%Warning-WIDTHEXPAND: core/cva6_rvfi.sv:348:59: Operator NEQ expects 149 bits on the RHS, but RHS's REPLICATE generates 96 bits.
                                              : ... note: In instance 'ariane_testharness.i_cva6_rvfi'
  348 |     assign rvfi_csr_o.satp.wmask = (rvfi_csr_o.satp.rdata != {{CVA6Cfg.XLEN - $bits(csr.satp_q)}, csr.satp_q}) && CVA6Cfg.RVS;
      |                                                           ^~
%Warning-WIDTHEXPAND: core/cva6_rvfi.sv:348:34: Operator ASSIGNW expects 149 bits on the Assign RHS, but Assign RHS's LOGAND generates 1 bits.
                                              : ... note: In instance 'ariane_testharness.i_cva6_rvfi'
  348 |     assign rvfi_csr_o.satp.wmask = (rvfi_csr_o.satp.rdata != {{CVA6Cfg.XLEN - $bits(csr.satp_q)}, csr.satp_q}) && CVA6Cfg.RVS;
      |                                  ^
%Warning-WIDTHEXPAND: core/cva6_rvfi.sv:350:38: Operator ASSIGNDLY expects 149 bits on the Assign RHS, but Assign RHS's REPLICATE generates 96 bits.
                                              : ... note: In instance 'ariane_testharness.i_cva6_rvfi'
  350 |             rvfi_csr_o.mstatus.rdata <= {{CVA6Cfg.XLEN - $bits(csr.mstatus_extended)}, csr.mstatus_extended}; 
      |                                      ^~
%Warning-WIDTHEXPAND: core/cva6_rvfi.sv:350:44: Operator COND expects 149 bits on the Conditional True, but Conditional True's REPLICATE generates 96 bits.
                                              : ... note: In instance 'ariane_testharness.i_cva6_rvfi'
  350 |     assign rvfi_csr_o.mstatus.wdata = 1'b1 ? { {{CVA6Cfg.XLEN-$bits(csr.mstatus_extended)}, csr.mstatus_extended} } : 0; 
      |                                            ^
%Warning-WIDTHEXPAND: core/cva6_rvfi.sv:350:65: Operator NEQ expects 149 bits on the RHS, but RHS's REPLICATE generates 96 bits.
                                              : ... note: In instance 'ariane_testharness.i_cva6_rvfi'
  350 |     assign rvfi_csr_o.mstatus.wmask = (rvfi_csr_o.mstatus.rdata != {{CVA6Cfg.XLEN - $bits(csr.mstatus_extended)}, csr.mstatus_extended}) && 1'b1;
      |                                                                 ^~
%Warning-WIDTHEXPAND: core/cva6_rvfi.sv:350:37: Operator ASSIGNW expects 149 bits on the Assign RHS, but Assign RHS's LOGAND generates 1 bits.
                                              : ... note: In instance 'ariane_testharness.i_cva6_rvfi'
  350 |     assign rvfi_csr_o.mstatus.wmask = (rvfi_csr_o.mstatus.rdata != {{CVA6Cfg.XLEN - $bits(csr.mstatus_extended)}, csr.mstatus_extended}) && 1'b1;
      |                                     ^
%Warning-WIDTHEXPAND: core/cva6_rvfi.sv:352:39: Operator ASSIGNDLY expects 149 bits on the Assign RHS, but Assign RHS's REPLICATE generates 33 bits.
                                              : ... note: In instance 'ariane_testharness.i_cva6_rvfi'
  352 |             rvfi_csr_o.mstatush.rdata <= {{CVA6Cfg.XLEN - $bits('0)}, '0}; 
      |                                       ^~
%Warning-WIDTHEXPAND: core/cva6_rvfi.sv:352:45: Operator COND expects 149 bits on the Conditional True, but Conditional True's REPLICATE generates 33 bits.
                                              : ... note: In instance 'ariane_testharness.i_cva6_rvfi'
  352 |     assign rvfi_csr_o.mstatush.wdata = 1'b1 ? { {{CVA6Cfg.XLEN-$bits('0)}, '0} } : 0; 
      |                                             ^
%Warning-WIDTHEXPAND: core/cva6_rvfi.sv:352:67: Operator NEQ expects 149 bits on the RHS, but RHS's REPLICATE generates 33 bits.
                                              : ... note: In instance 'ariane_testharness.i_cva6_rvfi'
  352 |     assign rvfi_csr_o.mstatush.wmask = (rvfi_csr_o.mstatush.rdata != {{CVA6Cfg.XLEN - $bits('0)}, '0}) && 1'b1;
      |                                                                   ^~
%Warning-WIDTHEXPAND: core/cva6_rvfi.sv:352:38: Operator ASSIGNW expects 149 bits on the Assign RHS, but Assign RHS's LOGAND generates 1 bits.
                                              : ... note: In instance 'ariane_testharness.i_cva6_rvfi'
  352 |     assign rvfi_csr_o.mstatush.wmask = (rvfi_csr_o.mstatush.rdata != {{CVA6Cfg.XLEN - $bits('0)}, '0}) && 1'b1;
      |                                      ^
%Warning-WIDTHEXPAND: core/cva6_rvfi.sv:354:35: Operator ASSIGNDLY expects 149 bits on the Assign RHS, but Assign RHS's REPLICATE generates 96 bits.
                                              : ... note: In instance 'ariane_testharness.i_cva6_rvfi'
  354 |             rvfi_csr_o.misa.rdata <= {{CVA6Cfg.XLEN - $bits(IsaCode)}, IsaCode}; 
      |                                   ^~
%Warning-WIDTHEXPAND: core/cva6_rvfi.sv:354:41: Operator COND expects 149 bits on the Conditional True, but Conditional True's REPLICATE generates 96 bits.
                                              : ... note: In instance 'ariane_testharness.i_cva6_rvfi'
  354 |     assign rvfi_csr_o.misa.wdata = 1'b1 ? { {{CVA6Cfg.XLEN-$bits(IsaCode)}, IsaCode} } : 0; 
      |                                         ^
%Warning-WIDTHEXPAND: core/cva6_rvfi.sv:354:59: Operator NEQ expects 149 bits on the RHS, but RHS's REPLICATE generates 96 bits.
                                              : ... note: In instance 'ariane_testharness.i_cva6_rvfi'
  354 |     assign rvfi_csr_o.misa.wmask = (rvfi_csr_o.misa.rdata != {{CVA6Cfg.XLEN - $bits(IsaCode)}, IsaCode}) && 1'b1;
      |                                                           ^~
%Warning-WIDTHEXPAND: core/cva6_rvfi.sv:354:34: Operator ASSIGNW expects 149 bits on the Assign RHS, but Assign RHS's LOGAND generates 1 bits.
                                              : ... note: In instance 'ariane_testharness.i_cva6_rvfi'
  354 |     assign rvfi_csr_o.misa.wmask = (rvfi_csr_o.misa.rdata != {{CVA6Cfg.XLEN - $bits(IsaCode)}, IsaCode}) && 1'b1;
      |                                  ^
%Warning-WIDTHEXPAND: core/cva6_rvfi.sv:356:38: Operator ASSIGNDLY expects 149 bits on the Assign RHS, but Assign RHS's REPLICATE generates 96 bits.
                                              : ... note: In instance 'ariane_testharness.i_cva6_rvfi'
  356 |             rvfi_csr_o.medeleg.rdata <= {{CVA6Cfg.XLEN - $bits(csr.medeleg_q)}, csr.medeleg_q}; 
      |                                      ^~
%Warning-WIDTHEXPAND: core/cva6_rvfi.sv:356:51: Operator COND expects 149 bits on the Conditional True, but Conditional True's REPLICATE generates 96 bits.
                                              : ... note: In instance 'ariane_testharness.i_cva6_rvfi'
  356 |     assign rvfi_csr_o.medeleg.wdata = CVA6Cfg.RVS ? { {{CVA6Cfg.XLEN-$bits(csr.medeleg_q)}, csr.medeleg_q} } : 0; 
      |                                                   ^
%Warning-WIDTHEXPAND: core/cva6_rvfi.sv:356:65: Operator NEQ expects 149 bits on the RHS, but RHS's REPLICATE generates 96 bits.
                                              : ... note: In instance 'ariane_testharness.i_cva6_rvfi'
  356 |     assign rvfi_csr_o.medeleg.wmask = (rvfi_csr_o.medeleg.rdata != {{CVA6Cfg.XLEN - $bits(csr.medeleg_q)}, csr.medeleg_q}) && CVA6Cfg.RVS;
      |                                                                 ^~
%Warning-WIDTHEXPAND: core/cva6_rvfi.sv:356:37: Operator ASSIGNW expects 149 bits on the Assign RHS, but Assign RHS's LOGAND generates 1 bits.
                                              : ... note: In instance 'ariane_testharness.i_cva6_rvfi'
  356 |     assign rvfi_csr_o.medeleg.wmask = (rvfi_csr_o.medeleg.rdata != {{CVA6Cfg.XLEN - $bits(csr.medeleg_q)}, csr.medeleg_q}) && CVA6Cfg.RVS;
      |                                     ^
%Warning-WIDTHEXPAND: core/cva6_rvfi.sv:357:38: Operator ASSIGNDLY expects 149 bits on the Assign RHS, but Assign RHS's REPLICATE generates 96 bits.
                                              : ... note: In instance 'ariane_testharness.i_cva6_rvfi'
  357 |             rvfi_csr_o.mideleg.rdata <= {{CVA6Cfg.XLEN - $bits(csr.mideleg_q)}, csr.mideleg_q}; 
      |                                      ^~
%Warning-WIDTHEXPAND: core/cva6_rvfi.sv:357:51: Operator COND expects 149 bits on the Conditional True, but Conditional True's REPLICATE generates 96 bits.
                                              : ... note: In instance 'ariane_testharness.i_cva6_rvfi'
  357 |     assign rvfi_csr_o.mideleg.wdata = CVA6Cfg.RVS ? { {{CVA6Cfg.XLEN-$bits(csr.mideleg_q)}, csr.mideleg_q} } : 0; 
      |                                                   ^
%Warning-WIDTHEXPAND: core/cva6_rvfi.sv:357:65: Operator NEQ expects 149 bits on the RHS, but RHS's REPLICATE generates 96 bits.
                                              : ... note: In instance 'ariane_testharness.i_cva6_rvfi'
  357 |     assign rvfi_csr_o.mideleg.wmask = (rvfi_csr_o.mideleg.rdata != {{CVA6Cfg.XLEN - $bits(csr.mideleg_q)}, csr.mideleg_q}) && CVA6Cfg.RVS;
      |                                                                 ^~
%Warning-WIDTHEXPAND: core/cva6_rvfi.sv:357:37: Operator ASSIGNW expects 149 bits on the Assign RHS, but Assign RHS's LOGAND generates 1 bits.
                                              : ... note: In instance 'ariane_testharness.i_cva6_rvfi'
  357 |     assign rvfi_csr_o.mideleg.wmask = (rvfi_csr_o.mideleg.rdata != {{CVA6Cfg.XLEN - $bits(csr.mideleg_q)}, csr.mideleg_q}) && CVA6Cfg.RVS;
      |                                     ^
%Warning-WIDTHEXPAND: core/cva6_rvfi.sv:359:34: Operator ASSIGNDLY expects 149 bits on the Assign RHS, but Assign RHS's REPLICATE generates 96 bits.
                                              : ... note: In instance 'ariane_testharness.i_cva6_rvfi'
  359 |             rvfi_csr_o.mie.rdata <= {{CVA6Cfg.XLEN - $bits(csr.mie_q)}, csr.mie_q}; 
      |                                  ^~
%Warning-WIDTHEXPAND: core/cva6_rvfi.sv:359:40: Operator COND expects 149 bits on the Conditional True, but Conditional True's REPLICATE generates 96 bits.
                                              : ... note: In instance 'ariane_testharness.i_cva6_rvfi'
  359 |     assign rvfi_csr_o.mie.wdata = 1'b1 ? { {{CVA6Cfg.XLEN-$bits(csr.mie_q)}, csr.mie_q} } : 0; 
      |                                        ^
%Warning-WIDTHEXPAND: core/cva6_rvfi.sv:359:57: Operator NEQ expects 149 bits on the RHS, but RHS's REPLICATE generates 96 bits.
                                              : ... note: In instance 'ariane_testharness.i_cva6_rvfi'
  359 |     assign rvfi_csr_o.mie.wmask = (rvfi_csr_o.mie.rdata != {{CVA6Cfg.XLEN - $bits(csr.mie_q)}, csr.mie_q}) && 1'b1;
      |                                                         ^~
%Warning-WIDTHEXPAND: core/cva6_rvfi.sv:359:33: Operator ASSIGNW expects 149 bits on the Assign RHS, but Assign RHS's LOGAND generates 1 bits.
                                              : ... note: In instance 'ariane_testharness.i_cva6_rvfi'
  359 |     assign rvfi_csr_o.mie.wmask = (rvfi_csr_o.mie.rdata != {{CVA6Cfg.XLEN - $bits(csr.mie_q)}, csr.mie_q}) && 1'b1;
      |                                 ^
%Warning-WIDTHEXPAND: core/cva6_rvfi.sv:360:36: Operator ASSIGNDLY expects 149 bits on the Assign RHS, but Assign RHS's REPLICATE generates 96 bits.
                                              : ... note: In instance 'ariane_testharness.i_cva6_rvfi'
  360 |             rvfi_csr_o.mtvec.rdata <= {{CVA6Cfg.XLEN - $bits(csr.mtvec_q)}, csr.mtvec_q}; 
      |                                    ^~
%Warning-WIDTHEXPAND: core/cva6_rvfi.sv:360:42: Operator COND expects 149 bits on the Conditional True, but Conditional True's REPLICATE generates 96 bits.
                                              : ... note: In instance 'ariane_testharness.i_cva6_rvfi'
  360 |     assign rvfi_csr_o.mtvec.wdata = 1'b1 ? { {{CVA6Cfg.XLEN-$bits(csr.mtvec_q)}, csr.mtvec_q} } : 0; 
      |                                          ^
%Warning-WIDTHEXPAND: core/cva6_rvfi.sv:360:61: Operator NEQ expects 149 bits on the RHS, but RHS's REPLICATE generates 96 bits.
                                              : ... note: In instance 'ariane_testharness.i_cva6_rvfi'
  360 |     assign rvfi_csr_o.mtvec.wmask = (rvfi_csr_o.mtvec.rdata != {{CVA6Cfg.XLEN - $bits(csr.mtvec_q)}, csr.mtvec_q}) && 1'b1;
      |                                                             ^~
%Warning-WIDTHEXPAND: core/cva6_rvfi.sv:360:35: Operator ASSIGNW expects 149 bits on the Assign RHS, but Assign RHS's LOGAND generates 1 bits.
                                              : ... note: In instance 'ariane_testharness.i_cva6_rvfi'
  360 |     assign rvfi_csr_o.mtvec.wmask = (rvfi_csr_o.mtvec.rdata != {{CVA6Cfg.XLEN - $bits(csr.mtvec_q)}, csr.mtvec_q}) && 1'b1;
      |                                   ^
%Warning-WIDTHEXPAND: core/cva6_rvfi.sv:361:41: Operator ASSIGNDLY expects 149 bits on the Assign RHS, but Assign RHS's REPLICATE generates 96 bits.
                                              : ... note: In instance 'ariane_testharness.i_cva6_rvfi'
  361 |             rvfi_csr_o.mcounteren.rdata <= {{CVA6Cfg.XLEN - $bits(csr.mcounteren_q)}, csr.mcounteren_q}; 
      |                                         ^~
%Warning-WIDTHEXPAND: core/cva6_rvfi.sv:361:47: Operator COND expects 149 bits on the Conditional True, but Conditional True's REPLICATE generates 96 bits.
                                              : ... note: In instance 'ariane_testharness.i_cva6_rvfi'
  361 |     assign rvfi_csr_o.mcounteren.wdata = 1'b1 ? { {{CVA6Cfg.XLEN-$bits(csr.mcounteren_q)}, csr.mcounteren_q} } : 0; 
      |                                               ^
%Warning-WIDTHEXPAND: core/cva6_rvfi.sv:361:71: Operator NEQ expects 149 bits on the RHS, but RHS's REPLICATE generates 96 bits.
                                              : ... note: In instance 'ariane_testharness.i_cva6_rvfi'
  361 |     assign rvfi_csr_o.mcounteren.wmask = (rvfi_csr_o.mcounteren.rdata != {{CVA6Cfg.XLEN - $bits(csr.mcounteren_q)}, csr.mcounteren_q}) && 1'b1;
      |                                                                       ^~
%Warning-WIDTHEXPAND: core/cva6_rvfi.sv:361:40: Operator ASSIGNW expects 149 bits on the Assign RHS, but Assign RHS's LOGAND generates 1 bits.
                                              : ... note: In instance 'ariane_testharness.i_cva6_rvfi'
  361 |     assign rvfi_csr_o.mcounteren.wmask = (rvfi_csr_o.mcounteren.rdata != {{CVA6Cfg.XLEN - $bits(csr.mcounteren_q)}, csr.mcounteren_q}) && 1'b1;
      |                                        ^
%Warning-WIDTHEXPAND: core/cva6_rvfi.sv:363:39: Operator ASSIGNDLY expects 149 bits on the Assign RHS, but Assign RHS's REPLICATE generates 96 bits.
                                              : ... note: In instance 'ariane_testharness.i_cva6_rvfi'
  363 |             rvfi_csr_o.mscratch.rdata <= {{CVA6Cfg.XLEN - $bits(csr.mscratch_q)}, csr.mscratch_q}; 
      |                                       ^~
%Warning-WIDTHEXPAND: core/cva6_rvfi.sv:363:45: Operator COND expects 149 bits on the Conditional True, but Conditional True's REPLICATE generates 96 bits.
                                              : ... note: In instance 'ariane_testharness.i_cva6_rvfi'
  363 |     assign rvfi_csr_o.mscratch.wdata = 1'b1 ? { {{CVA6Cfg.XLEN-$bits(csr.mscratch_q)}, csr.mscratch_q} } : 0; 
      |                                             ^
%Warning-WIDTHEXPAND: core/cva6_rvfi.sv:363:67: Operator NEQ expects 149 bits on the RHS, but RHS's REPLICATE generates 96 bits.
                                              : ... note: In instance 'ariane_testharness.i_cva6_rvfi'
  363 |     assign rvfi_csr_o.mscratch.wmask = (rvfi_csr_o.mscratch.rdata != {{CVA6Cfg.XLEN - $bits(csr.mscratch_q)}, csr.mscratch_q}) && 1'b1;
      |                                                                   ^~
%Warning-WIDTHEXPAND: core/cva6_rvfi.sv:363:38: Operator ASSIGNW expects 149 bits on the Assign RHS, but Assign RHS's LOGAND generates 1 bits.
                                              : ... note: In instance 'ariane_testharness.i_cva6_rvfi'
  363 |     assign rvfi_csr_o.mscratch.wmask = (rvfi_csr_o.mscratch.rdata != {{CVA6Cfg.XLEN - $bits(csr.mscratch_q)}, csr.mscratch_q}) && 1'b1;
      |                                      ^
%Warning-WIDTHEXPAND: core/cva6_rvfi.sv:365:35: Operator ASSIGNDLY expects 149 bits on the Assign RHS, but Assign RHS's REPLICATE generates 96 bits.
                                              : ... note: In instance 'ariane_testharness.i_cva6_rvfi'
  365 |             rvfi_csr_o.mepc.rdata <= {{CVA6Cfg.XLEN - $bits(csr.mepc_q)}, csr.mepc_q}; 
      |                                   ^~
%Warning-WIDTHEXPAND: core/cva6_rvfi.sv:365:41: Operator COND expects 149 bits on the Conditional True, but Conditional True's REPLICATE generates 96 bits.
                                              : ... note: In instance 'ariane_testharness.i_cva6_rvfi'
  365 |     assign rvfi_csr_o.mepc.wdata = 1'b1 ? { {{CVA6Cfg.XLEN-$bits(csr.mepc_q)}, csr.mepc_q} } : 0; 
      |                                         ^
%Warning-WIDTHEXPAND: core/cva6_rvfi.sv:365:59: Operator NEQ expects 149 bits on the RHS, but RHS's REPLICATE generates 96 bits.
                                              : ... note: In instance 'ariane_testharness.i_cva6_rvfi'
  365 |     assign rvfi_csr_o.mepc.wmask = (rvfi_csr_o.mepc.rdata != {{CVA6Cfg.XLEN - $bits(csr.mepc_q)}, csr.mepc_q}) && 1'b1;
      |                                                           ^~
%Warning-WIDTHEXPAND: core/cva6_rvfi.sv:365:34: Operator ASSIGNW expects 149 bits on the Assign RHS, but Assign RHS's LOGAND generates 1 bits.
                                              : ... note: In instance 'ariane_testharness.i_cva6_rvfi'
  365 |     assign rvfi_csr_o.mepc.wmask = (rvfi_csr_o.mepc.rdata != {{CVA6Cfg.XLEN - $bits(csr.mepc_q)}, csr.mepc_q}) && 1'b1;
      |                                  ^
%Warning-WIDTHEXPAND: core/cva6_rvfi.sv:366:37: Operator ASSIGNDLY expects 149 bits on the Assign RHS, but Assign RHS's REPLICATE generates 96 bits.
                                              : ... note: In instance 'ariane_testharness.i_cva6_rvfi'
  366 |             rvfi_csr_o.mcause.rdata <= {{CVA6Cfg.XLEN - $bits(csr.mcause_q)}, csr.mcause_q}; 
      |                                     ^~
%Warning-WIDTHEXPAND: core/cva6_rvfi.sv:366:43: Operator COND expects 149 bits on the Conditional True, but Conditional True's REPLICATE generates 96 bits.
                                              : ... note: In instance 'ariane_testharness.i_cva6_rvfi'
  366 |     assign rvfi_csr_o.mcause.wdata = 1'b1 ? { {{CVA6Cfg.XLEN-$bits(csr.mcause_q)}, csr.mcause_q} } : 0; 
      |                                           ^
%Warning-WIDTHEXPAND: core/cva6_rvfi.sv:366:63: Operator NEQ expects 149 bits on the RHS, but RHS's REPLICATE generates 96 bits.
                                              : ... note: In instance 'ariane_testharness.i_cva6_rvfi'
  366 |     assign rvfi_csr_o.mcause.wmask = (rvfi_csr_o.mcause.rdata != {{CVA6Cfg.XLEN - $bits(csr.mcause_q)}, csr.mcause_q}) && 1'b1;
      |                                                               ^~
%Warning-WIDTHEXPAND: core/cva6_rvfi.sv:366:36: Operator ASSIGNW expects 149 bits on the Assign RHS, but Assign RHS's LOGAND generates 1 bits.
                                              : ... note: In instance 'ariane_testharness.i_cva6_rvfi'
  366 |     assign rvfi_csr_o.mcause.wmask = (rvfi_csr_o.mcause.rdata != {{CVA6Cfg.XLEN - $bits(csr.mcause_q)}, csr.mcause_q}) && 1'b1;
      |                                    ^
%Warning-WIDTHEXPAND: core/cva6_rvfi.sv:367:36: Operator ASSIGNDLY expects 149 bits on the Assign RHS, but Assign RHS's REPLICATE generates 96 bits.
                                              : ... note: In instance 'ariane_testharness.i_cva6_rvfi'
  367 |             rvfi_csr_o.mtval.rdata <= {{CVA6Cfg.XLEN - $bits(csr.mtval_q)}, csr.mtval_q}; 
      |                                    ^~
%Warning-WIDTHEXPAND: core/cva6_rvfi.sv:367:42: Operator COND expects 149 bits on the Conditional True, but Conditional True's REPLICATE generates 96 bits.
                                              : ... note: In instance 'ariane_testharness.i_cva6_rvfi'
  367 |     assign rvfi_csr_o.mtval.wdata = 1'b1 ? { {{CVA6Cfg.XLEN-$bits(csr.mtval_q)}, csr.mtval_q} } : 0; 
      |                                          ^
%Warning-WIDTHEXPAND: core/cva6_rvfi.sv:367:61: Operator NEQ expects 149 bits on the RHS, but RHS's REPLICATE generates 96 bits.
                                              : ... note: In instance 'ariane_testharness.i_cva6_rvfi'
  367 |     assign rvfi_csr_o.mtval.wmask = (rvfi_csr_o.mtval.rdata != {{CVA6Cfg.XLEN - $bits(csr.mtval_q)}, csr.mtval_q}) && 1'b1;
      |                                                             ^~
%Warning-WIDTHEXPAND: core/cva6_rvfi.sv:367:35: Operator ASSIGNW expects 149 bits on the Assign RHS, but Assign RHS's LOGAND generates 1 bits.
                                              : ... note: In instance 'ariane_testharness.i_cva6_rvfi'
  367 |     assign rvfi_csr_o.mtval.wmask = (rvfi_csr_o.mtval.rdata != {{CVA6Cfg.XLEN - $bits(csr.mtval_q)}, csr.mtval_q}) && 1'b1;
      |                                   ^
%Warning-WIDTHEXPAND: core/cva6_rvfi.sv:368:34: Operator ASSIGNDLY expects 149 bits on the Assign RHS, but Assign RHS's REPLICATE generates 96 bits.
                                              : ... note: In instance 'ariane_testharness.i_cva6_rvfi'
  368 |             rvfi_csr_o.mip.rdata <= {{CVA6Cfg.XLEN - $bits(csr.mip_q)}, csr.mip_q}; 
      |                                  ^~
%Warning-WIDTHEXPAND: core/cva6_rvfi.sv:368:40: Operator COND expects 149 bits on the Conditional True, but Conditional True's REPLICATE generates 96 bits.
                                              : ... note: In instance 'ariane_testharness.i_cva6_rvfi'
  368 |     assign rvfi_csr_o.mip.wdata = 1'b1 ? { {{CVA6Cfg.XLEN-$bits(csr.mip_q)}, csr.mip_q} } : 0; 
      |                                        ^
%Warning-WIDTHEXPAND: core/cva6_rvfi.sv:368:57: Operator NEQ expects 149 bits on the RHS, but RHS's REPLICATE generates 96 bits.
                                              : ... note: In instance 'ariane_testharness.i_cva6_rvfi'
  368 |     assign rvfi_csr_o.mip.wmask = (rvfi_csr_o.mip.rdata != {{CVA6Cfg.XLEN - $bits(csr.mip_q)}, csr.mip_q}) && 1'b1;
      |                                                         ^~
%Warning-WIDTHEXPAND: core/cva6_rvfi.sv:368:33: Operator ASSIGNW expects 149 bits on the Assign RHS, but Assign RHS's LOGAND generates 1 bits.
                                              : ... note: In instance 'ariane_testharness.i_cva6_rvfi'
  368 |     assign rvfi_csr_o.mip.wmask = (rvfi_csr_o.mip.rdata != {{CVA6Cfg.XLEN - $bits(csr.mip_q)}, csr.mip_q}) && 1'b1;
      |                                 ^
%Warning-WIDTHEXPAND: core/cva6_rvfi.sv:370:38: Operator ASSIGNDLY expects 149 bits on the Assign RHS, but Assign RHS's REPLICATE generates 33 bits.
                                              : ... note: In instance 'ariane_testharness.i_cva6_rvfi'
  370 |             rvfi_csr_o.menvcfg.rdata <= {{CVA6Cfg.XLEN - $bits(csr.fiom_q)}, csr.fiom_q}; 
      |                                      ^~
%Warning-WIDTHEXPAND: core/cva6_rvfi.sv:370:44: Operator COND expects 149 bits on the Conditional True, but Conditional True's REPLICATE generates 33 bits.
                                              : ... note: In instance 'ariane_testharness.i_cva6_rvfi'
  370 |     assign rvfi_csr_o.menvcfg.wdata = 1'b1 ? { {{CVA6Cfg.XLEN-$bits(csr.fiom_q)}, csr.fiom_q} } : 0; 
      |                                            ^
%Warning-WIDTHEXPAND: core/cva6_rvfi.sv:370:65: Operator NEQ expects 149 bits on the RHS, but RHS's REPLICATE generates 33 bits.
                                              : ... note: In instance 'ariane_testharness.i_cva6_rvfi'
  370 |     assign rvfi_csr_o.menvcfg.wmask = (rvfi_csr_o.menvcfg.rdata != {{CVA6Cfg.XLEN - $bits(csr.fiom_q)}, csr.fiom_q}) && 1'b1;
      |                                                                 ^~
%Warning-WIDTHEXPAND: core/cva6_rvfi.sv:370:37: Operator ASSIGNW expects 149 bits on the Assign RHS, but Assign RHS's LOGAND generates 1 bits.
                                              : ... note: In instance 'ariane_testharness.i_cva6_rvfi'
  370 |     assign rvfi_csr_o.menvcfg.wmask = (rvfi_csr_o.menvcfg.rdata != {{CVA6Cfg.XLEN - $bits(csr.fiom_q)}, csr.fiom_q}) && 1'b1;
      |                                     ^
%Warning-WIDTHCONCAT: core/cva6_rvfi.sv:372:70: Unsized numbers/parameters not allowed in concatenations.
                                              : ... note: In instance 'ariane_testharness.i_cva6_rvfi'
  372 |             rvfi_csr_o.menvcfgh.rdata <= {{CVA6Cfg.XLEN - $bits(0)}, 0}; 
      |                                                                      ^
%Warning-WIDTHCONCAT: core/cva6_rvfi.sv:372:68: Unsized numbers/parameters not allowed in replications.
                                              : ... note: In instance 'ariane_testharness.i_cva6_rvfi'
  372 |             rvfi_csr_o.menvcfgh.rdata <= {{CVA6Cfg.XLEN - $bits(0)}, 0}; 
      |                                                                    ^
%Warning-WIDTHCONCAT: core/cva6_rvfi.sv:372:89: Unsized numbers/parameters not allowed in concatenations.
                                              : ... note: In instance 'ariane_testharness.i_cva6_rvfi'
  372 |     assign rvfi_csr_o.menvcfgh.wdata = CVA6Cfg.XLEN == 32 ? { {{CVA6Cfg.XLEN-$bits(0)}, 0} } : 0; 
      |                                                                                         ^
%Warning-WIDTHCONCAT: core/cva6_rvfi.sv:372:87: Unsized numbers/parameters not allowed in replications.
                                              : ... note: In instance 'ariane_testharness.i_cva6_rvfi'
  372 |     assign rvfi_csr_o.menvcfgh.wdata = CVA6Cfg.XLEN == 32 ? { {{CVA6Cfg.XLEN-$bits(0)}, 0} } : 0; 
      |                                                                                       ^
%Warning-WIDTHCONCAT: core/cva6_rvfi.sv:372:63: Unsized numbers/parameters not allowed in replications.
                                              : ... note: In instance 'ariane_testharness.i_cva6_rvfi'
  372 |     assign rvfi_csr_o.menvcfgh.wdata = CVA6Cfg.XLEN == 32 ? { {{CVA6Cfg.XLEN-$bits(0)}, 0} } : 0; 
      |                                                               ^
%Warning-WIDTHCONCAT: core/cva6_rvfi.sv:372:98: Unsized numbers/parameters not allowed in concatenations.
                                              : ... note: In instance 'ariane_testharness.i_cva6_rvfi'
  372 |     assign rvfi_csr_o.menvcfgh.wmask = (rvfi_csr_o.menvcfgh.rdata != {{CVA6Cfg.XLEN - $bits(0)}, 0}) && CVA6Cfg.XLEN == 32;
      |                                                                                                  ^
%Warning-WIDTHCONCAT: core/cva6_rvfi.sv:372:96: Unsized numbers/parameters not allowed in replications.
                                              : ... note: In instance 'ariane_testharness.i_cva6_rvfi'
  372 |     assign rvfi_csr_o.menvcfgh.wmask = (rvfi_csr_o.menvcfgh.rdata != {{CVA6Cfg.XLEN - $bits(0)}, 0}) && CVA6Cfg.XLEN == 32;
      |                                                                                                ^
%Warning-WIDTHEXPAND: core/cva6_rvfi.sv:372:38: Operator ASSIGNW expects 149 bits on the Assign RHS, but Assign RHS's LOGAND generates 1 bits.
                                              : ... note: In instance 'ariane_testharness.i_cva6_rvfi'
  372 |     assign rvfi_csr_o.menvcfgh.wmask = (rvfi_csr_o.menvcfgh.rdata != {{CVA6Cfg.XLEN - $bits(0)}, 0}) && CVA6Cfg.XLEN == 32;
      |                                      ^
%Warning-WIDTHEXPAND: core/cva6_rvfi.sv:374:40: Operator ASSIGNDLY expects 149 bits on the Assign RHS, but Assign RHS's REPLICATE generates 64 bits.
                                              : ... note: In instance 'ariane_testharness.i_cva6_rvfi'
  374 |             rvfi_csr_o.mvendorid.rdata <= {{CVA6Cfg.XLEN - $bits(OPENHWGROUP_MVENDORID)}, OPENHWGROUP_MVENDORID}; 
      |                                        ^~
%Warning-WIDTHEXPAND: core/cva6_rvfi.sv:374:46: Operator COND expects 149 bits on the Conditional True, but Conditional True's REPLICATE generates 64 bits.
                                              : ... note: In instance 'ariane_testharness.i_cva6_rvfi'
  374 |     assign rvfi_csr_o.mvendorid.wdata = 1'b1 ? { {{CVA6Cfg.XLEN-$bits(OPENHWGROUP_MVENDORID)}, OPENHWGROUP_MVENDORID} } : 0; 
      |                                              ^
%Warning-WIDTHEXPAND: core/cva6_rvfi.sv:374:69: Operator NEQ expects 149 bits on the RHS, but RHS's REPLICATE generates 64 bits.
                                              : ... note: In instance 'ariane_testharness.i_cva6_rvfi'
  374 |     assign rvfi_csr_o.mvendorid.wmask = (rvfi_csr_o.mvendorid.rdata != {{CVA6Cfg.XLEN - $bits(OPENHWGROUP_MVENDORID)}, OPENHWGROUP_MVENDORID}) && 1'b1;
      |                                                                     ^~
%Warning-WIDTHEXPAND: core/cva6_rvfi.sv:374:39: Operator ASSIGNW expects 149 bits on the Assign RHS, but Assign RHS's LOGAND generates 1 bits.
                                              : ... note: In instance 'ariane_testharness.i_cva6_rvfi'
  374 |     assign rvfi_csr_o.mvendorid.wmask = (rvfi_csr_o.mvendorid.rdata != {{CVA6Cfg.XLEN - $bits(OPENHWGROUP_MVENDORID)}, OPENHWGROUP_MVENDORID}) && 1'b1;
      |                                       ^
%Warning-WIDTHEXPAND: core/cva6_rvfi.sv:375:38: Operator ASSIGNDLY expects 149 bits on the Assign RHS, but Assign RHS's REPLICATE generates 64 bits.
                                              : ... note: In instance 'ariane_testharness.i_cva6_rvfi'
  375 |             rvfi_csr_o.marchid.rdata <= {{CVA6Cfg.XLEN - $bits(ARIANE_MARCHID)}, ARIANE_MARCHID}; 
      |                                      ^~
%Warning-WIDTHEXPAND: core/cva6_rvfi.sv:375:44: Operator COND expects 149 bits on the Conditional True, but Conditional True's REPLICATE generates 64 bits.
                                              : ... note: In instance 'ariane_testharness.i_cva6_rvfi'
  375 |     assign rvfi_csr_o.marchid.wdata = 1'b1 ? { {{CVA6Cfg.XLEN-$bits(ARIANE_MARCHID)}, ARIANE_MARCHID} } : 0; 
      |                                            ^
%Warning-WIDTHEXPAND: core/cva6_rvfi.sv:375:65: Operator NEQ expects 149 bits on the RHS, but RHS's REPLICATE generates 64 bits.
                                              : ... note: In instance 'ariane_testharness.i_cva6_rvfi'
  375 |     assign rvfi_csr_o.marchid.wmask = (rvfi_csr_o.marchid.rdata != {{CVA6Cfg.XLEN - $bits(ARIANE_MARCHID)}, ARIANE_MARCHID}) && 1'b1;
      |                                                                 ^~
%Warning-WIDTHEXPAND: core/cva6_rvfi.sv:375:37: Operator ASSIGNW expects 149 bits on the Assign RHS, but Assign RHS's LOGAND generates 1 bits.
                                              : ... note: In instance 'ariane_testharness.i_cva6_rvfi'
  375 |     assign rvfi_csr_o.marchid.wmask = (rvfi_csr_o.marchid.rdata != {{CVA6Cfg.XLEN - $bits(ARIANE_MARCHID)}, ARIANE_MARCHID}) && 1'b1;
      |                                     ^
%Warning-WIDTHEXPAND: core/cva6_rvfi.sv:376:38: Operator ASSIGNDLY expects 149 bits on the Assign RHS, but Assign RHS's REPLICATE generates 96 bits.
                                              : ... note: In instance 'ariane_testharness.i_cva6_rvfi'
  376 |             rvfi_csr_o.mhartid.rdata <= {{CVA6Cfg.XLEN - $bits(hart_id_i)}, hart_id_i}; 
      |                                      ^~
%Warning-WIDTHEXPAND: core/cva6_rvfi.sv:376:44: Operator COND expects 149 bits on the Conditional True, but Conditional True's REPLICATE generates 96 bits.
                                              : ... note: In instance 'ariane_testharness.i_cva6_rvfi'
  376 |     assign rvfi_csr_o.mhartid.wdata = 1'b1 ? { {{CVA6Cfg.XLEN-$bits(hart_id_i)}, hart_id_i} } : 0; 
      |                                            ^
%Warning-WIDTHEXPAND: core/cva6_rvfi.sv:376:65: Operator NEQ expects 149 bits on the RHS, but RHS's REPLICATE generates 96 bits.
                                              : ... note: In instance 'ariane_testharness.i_cva6_rvfi'
  376 |     assign rvfi_csr_o.mhartid.wmask = (rvfi_csr_o.mhartid.rdata != {{CVA6Cfg.XLEN - $bits(hart_id_i)}, hart_id_i}) && 1'b1;
      |                                                                 ^~
%Warning-WIDTHEXPAND: core/cva6_rvfi.sv:376:37: Operator ASSIGNW expects 149 bits on the Assign RHS, but Assign RHS's LOGAND generates 1 bits.
                                              : ... note: In instance 'ariane_testharness.i_cva6_rvfi'
  376 |     assign rvfi_csr_o.mhartid.wmask = (rvfi_csr_o.mhartid.rdata != {{CVA6Cfg.XLEN - $bits(hart_id_i)}, hart_id_i}) && 1'b1;
      |                                     ^
%Warning-WIDTHEXPAND: core/cva6_rvfi.sv:378:44: Operator ASSIGNDLY expects 149 bits on the Assign RHS, but Assign RHS's REPLICATE generates 41 bits.
                                              : ... note: In instance 'ariane_testharness.i_cva6_rvfi'
  378 |             rvfi_csr_o.mcountinhibit.rdata <= {{CVA6Cfg.XLEN - $bits(csr.mcountinhibit_q)}, csr.mcountinhibit_q}; 
      |                                            ^~
%Warning-WIDTHEXPAND: core/cva6_rvfi.sv:378:50: Operator COND expects 149 bits on the Conditional True, but Conditional True's REPLICATE generates 41 bits.
                                              : ... note: In instance 'ariane_testharness.i_cva6_rvfi'
  378 |     assign rvfi_csr_o.mcountinhibit.wdata = 1'b1 ? { {{CVA6Cfg.XLEN-$bits(csr.mcountinhibit_q)}, csr.mcountinhibit_q} } : 0; 
      |                                                  ^
%Warning-WIDTHEXPAND: core/cva6_rvfi.sv:378:77: Operator NEQ expects 149 bits on the RHS, but RHS's REPLICATE generates 41 bits.
                                              : ... note: In instance 'ariane_testharness.i_cva6_rvfi'
  378 |     assign rvfi_csr_o.mcountinhibit.wmask = (rvfi_csr_o.mcountinhibit.rdata != {{CVA6Cfg.XLEN - $bits(csr.mcountinhibit_q)}, csr.mcountinhibit_q}) && 1'b1;
      |                                                                             ^~
%Warning-WIDTHEXPAND: core/cva6_rvfi.sv:378:43: Operator ASSIGNW expects 149 bits on the Assign RHS, but Assign RHS's LOGAND generates 1 bits.
                                              : ... note: In instance 'ariane_testharness.i_cva6_rvfi'
  378 |     assign rvfi_csr_o.mcountinhibit.wmask = (rvfi_csr_o.mcountinhibit.rdata != {{CVA6Cfg.XLEN - $bits(csr.mcountinhibit_q)}, csr.mcountinhibit_q}) && 1'b1;
      |                                           ^
%Warning-WIDTHEXPAND: core/cva6_rvfi.sv:380:37: Operator ASSIGNDLY expects 149 bits on the Assign RHS, but Assign RHS's REPLICATE generates 96 bits.
                                              : ... note: In instance 'ariane_testharness.i_cva6_rvfi'
  380 |             rvfi_csr_o.mcycle.rdata <= {{CVA6Cfg.XLEN - $bits(csr.cycle_q[CVA6Cfg.XLEN-1:0])}, csr.cycle_q[CVA6Cfg.XLEN-1:0]}; 
      |                                     ^~
%Warning-WIDTHEXPAND: core/cva6_rvfi.sv:380:43: Operator COND expects 149 bits on the Conditional True, but Conditional True's REPLICATE generates 96 bits.
                                              : ... note: In instance 'ariane_testharness.i_cva6_rvfi'
  380 |     assign rvfi_csr_o.mcycle.wdata = 1'b1 ? { {{CVA6Cfg.XLEN-$bits(csr.cycle_q[CVA6Cfg.XLEN-1:0])}, csr.cycle_q[CVA6Cfg.XLEN-1:0]} } : 0; 
      |                                           ^
%Warning-WIDTHEXPAND: core/cva6_rvfi.sv:380:63: Operator NEQ expects 149 bits on the RHS, but RHS's REPLICATE generates 96 bits.
                                              : ... note: In instance 'ariane_testharness.i_cva6_rvfi'
  380 |     assign rvfi_csr_o.mcycle.wmask = (rvfi_csr_o.mcycle.rdata != {{CVA6Cfg.XLEN - $bits(csr.cycle_q[CVA6Cfg.XLEN-1:0])}, csr.cycle_q[CVA6Cfg.XLEN-1:0]}) && 1'b1;
      |                                                               ^~
%Warning-WIDTHEXPAND: core/cva6_rvfi.sv:380:36: Operator ASSIGNW expects 149 bits on the Assign RHS, but Assign RHS's LOGAND generates 1 bits.
                                              : ... note: In instance 'ariane_testharness.i_cva6_rvfi'
  380 |     assign rvfi_csr_o.mcycle.wmask = (rvfi_csr_o.mcycle.rdata != {{CVA6Cfg.XLEN - $bits(csr.cycle_q[CVA6Cfg.XLEN-1:0])}, csr.cycle_q[CVA6Cfg.XLEN-1:0]}) && 1'b1;
      |                                    ^
%Warning-WIDTHEXPAND: core/cva6_rvfi.sv:381:38: Operator ASSIGNDLY expects 149 bits on the Assign RHS, but Assign RHS's REPLICATE generates 64 bits.
                                              : ... note: In instance 'ariane_testharness.i_cva6_rvfi'
  381 |             rvfi_csr_o.mcycleh.rdata <= {{CVA6Cfg.XLEN - $bits(csr.cycle_q[63:32])}, csr.cycle_q[63:32]}; 
      |                                      ^~
%Warning-WIDTHEXPAND: core/cva6_rvfi.sv:381:58: Operator COND expects 149 bits on the Conditional True, but Conditional True's REPLICATE generates 64 bits.
                                              : ... note: In instance 'ariane_testharness.i_cva6_rvfi'
  381 |     assign rvfi_csr_o.mcycleh.wdata = CVA6Cfg.XLEN == 32 ? { {{CVA6Cfg.XLEN-$bits(csr.cycle_q[63:32])}, csr.cycle_q[63:32]} } : 0; 
      |                                                          ^
%Warning-WIDTHEXPAND: core/cva6_rvfi.sv:381:65: Operator NEQ expects 149 bits on the RHS, but RHS's REPLICATE generates 64 bits.
                                              : ... note: In instance 'ariane_testharness.i_cva6_rvfi'
  381 |     assign rvfi_csr_o.mcycleh.wmask = (rvfi_csr_o.mcycleh.rdata != {{CVA6Cfg.XLEN - $bits(csr.cycle_q[63:32])}, csr.cycle_q[63:32]}) && CVA6Cfg.XLEN == 32;
      |                                                                 ^~
%Warning-WIDTHEXPAND: core/cva6_rvfi.sv:381:37: Operator ASSIGNW expects 149 bits on the Assign RHS, but Assign RHS's LOGAND generates 1 bits.
                                              : ... note: In instance 'ariane_testharness.i_cva6_rvfi'
  381 |     assign rvfi_csr_o.mcycleh.wmask = (rvfi_csr_o.mcycleh.rdata != {{CVA6Cfg.XLEN - $bits(csr.cycle_q[63:32])}, csr.cycle_q[63:32]}) && CVA6Cfg.XLEN == 32;
      |                                     ^
%Warning-WIDTHEXPAND: core/cva6_rvfi.sv:383:39: Operator ASSIGNDLY expects 149 bits on the Assign RHS, but Assign RHS's REPLICATE generates 96 bits.
                                              : ... note: In instance 'ariane_testharness.i_cva6_rvfi'
  383 |             rvfi_csr_o.minstret.rdata <= {{CVA6Cfg.XLEN - $bits(csr.instret_q[CVA6Cfg.XLEN-1:0])}, csr.instret_q[CVA6Cfg.XLEN-1:0]}; 
      |                                       ^~
%Warning-WIDTHEXPAND: core/cva6_rvfi.sv:383:45: Operator COND expects 149 bits on the Conditional True, but Conditional True's REPLICATE generates 96 bits.
                                              : ... note: In instance 'ariane_testharness.i_cva6_rvfi'
  383 |     assign rvfi_csr_o.minstret.wdata = 1'b1 ? { {{CVA6Cfg.XLEN-$bits(csr.instret_q[CVA6Cfg.XLEN-1:0])}, csr.instret_q[CVA6Cfg.XLEN-1:0]} } : 0; 
      |                                             ^
%Warning-WIDTHEXPAND: core/cva6_rvfi.sv:383:67: Operator NEQ expects 149 bits on the RHS, but RHS's REPLICATE generates 96 bits.
                                              : ... note: In instance 'ariane_testharness.i_cva6_rvfi'
  383 |     assign rvfi_csr_o.minstret.wmask = (rvfi_csr_o.minstret.rdata != {{CVA6Cfg.XLEN - $bits(csr.instret_q[CVA6Cfg.XLEN-1:0])}, csr.instret_q[CVA6Cfg.XLEN-1:0]}) && 1'b1;
      |                                                                   ^~
%Warning-WIDTHEXPAND: core/cva6_rvfi.sv:383:38: Operator ASSIGNW expects 149 bits on the Assign RHS, but Assign RHS's LOGAND generates 1 bits.
                                              : ... note: In instance 'ariane_testharness.i_cva6_rvfi'
  383 |     assign rvfi_csr_o.minstret.wmask = (rvfi_csr_o.minstret.rdata != {{CVA6Cfg.XLEN - $bits(csr.instret_q[CVA6Cfg.XLEN-1:0])}, csr.instret_q[CVA6Cfg.XLEN-1:0]}) && 1'b1;
      |                                      ^
%Warning-WIDTHEXPAND: core/cva6_rvfi.sv:384:40: Operator ASSIGNDLY expects 149 bits on the Assign RHS, but Assign RHS's REPLICATE generates 64 bits.
                                              : ... note: In instance 'ariane_testharness.i_cva6_rvfi'
  384 |             rvfi_csr_o.minstreth.rdata <= {{CVA6Cfg.XLEN - $bits(csr.instret_q[63:32])}, csr.instret_q[63:32]}; 
      |                                        ^~
%Warning-WIDTHEXPAND: core/cva6_rvfi.sv:384:60: Operator COND expects 149 bits on the Conditional True, but Conditional True's REPLICATE generates 64 bits.
                                              : ... note: In instance 'ariane_testharness.i_cva6_rvfi'
  384 |     assign rvfi_csr_o.minstreth.wdata = CVA6Cfg.XLEN == 32 ? { {{CVA6Cfg.XLEN-$bits(csr.instret_q[63:32])}, csr.instret_q[63:32]} } : 0; 
      |                                                            ^
%Warning-WIDTHEXPAND: core/cva6_rvfi.sv:384:69: Operator NEQ expects 149 bits on the RHS, but RHS's REPLICATE generates 64 bits.
                                              : ... note: In instance 'ariane_testharness.i_cva6_rvfi'
  384 |     assign rvfi_csr_o.minstreth.wmask = (rvfi_csr_o.minstreth.rdata != {{CVA6Cfg.XLEN - $bits(csr.instret_q[63:32])}, csr.instret_q[63:32]}) && CVA6Cfg.XLEN == 32;
      |                                                                     ^~
%Warning-WIDTHEXPAND: core/cva6_rvfi.sv:384:39: Operator ASSIGNW expects 149 bits on the Assign RHS, but Assign RHS's LOGAND generates 1 bits.
                                              : ... note: In instance 'ariane_testharness.i_cva6_rvfi'
  384 |     assign rvfi_csr_o.minstreth.wmask = (rvfi_csr_o.minstreth.rdata != {{CVA6Cfg.XLEN - $bits(csr.instret_q[63:32])}, csr.instret_q[63:32]}) && CVA6Cfg.XLEN == 32;
      |                                       ^
%Warning-WIDTHEXPAND: core/cva6_rvfi.sv:386:36: Operator ASSIGNDLY expects 149 bits on the Assign RHS, but Assign RHS's REPLICATE generates 96 bits.
                                              : ... note: In instance 'ariane_testharness.i_cva6_rvfi'
  386 |             rvfi_csr_o.cycle.rdata <= {{CVA6Cfg.XLEN - $bits(csr.cycle_q[CVA6Cfg.XLEN-1:0])}, csr.cycle_q[CVA6Cfg.XLEN-1:0]}; 
      |                                    ^~
%Warning-WIDTHEXPAND: core/cva6_rvfi.sv:386:42: Operator COND expects 149 bits on the Conditional True, but Conditional True's REPLICATE generates 96 bits.
                                              : ... note: In instance 'ariane_testharness.i_cva6_rvfi'
  386 |     assign rvfi_csr_o.cycle.wdata = 1'b1 ? { {{CVA6Cfg.XLEN-$bits(csr.cycle_q[CVA6Cfg.XLEN-1:0])}, csr.cycle_q[CVA6Cfg.XLEN-1:0]} } : 0; 
      |                                          ^
%Warning-WIDTHEXPAND: core/cva6_rvfi.sv:386:61: Operator NEQ expects 149 bits on the RHS, but RHS's REPLICATE generates 96 bits.
                                              : ... note: In instance 'ariane_testharness.i_cva6_rvfi'
  386 |     assign rvfi_csr_o.cycle.wmask = (rvfi_csr_o.cycle.rdata != {{CVA6Cfg.XLEN - $bits(csr.cycle_q[CVA6Cfg.XLEN-1:0])}, csr.cycle_q[CVA6Cfg.XLEN-1:0]}) && 1'b1;
      |                                                             ^~
%Warning-WIDTHEXPAND: core/cva6_rvfi.sv:386:35: Operator ASSIGNW expects 149 bits on the Assign RHS, but Assign RHS's LOGAND generates 1 bits.
                                              : ... note: In instance 'ariane_testharness.i_cva6_rvfi'
  386 |     assign rvfi_csr_o.cycle.wmask = (rvfi_csr_o.cycle.rdata != {{CVA6Cfg.XLEN - $bits(csr.cycle_q[CVA6Cfg.XLEN-1:0])}, csr.cycle_q[CVA6Cfg.XLEN-1:0]}) && 1'b1;
      |                                   ^
%Warning-WIDTHEXPAND: core/cva6_rvfi.sv:387:37: Operator ASSIGNDLY expects 149 bits on the Assign RHS, but Assign RHS's REPLICATE generates 64 bits.
                                              : ... note: In instance 'ariane_testharness.i_cva6_rvfi'
  387 |             rvfi_csr_o.cycleh.rdata <= {{CVA6Cfg.XLEN - $bits(csr.cycle_q[63:32])}, csr.cycle_q[63:32]}; 
      |                                     ^~
%Warning-WIDTHEXPAND: core/cva6_rvfi.sv:387:57: Operator COND expects 149 bits on the Conditional True, but Conditional True's REPLICATE generates 64 bits.
                                              : ... note: In instance 'ariane_testharness.i_cva6_rvfi'
  387 |     assign rvfi_csr_o.cycleh.wdata = CVA6Cfg.XLEN == 32 ? { {{CVA6Cfg.XLEN-$bits(csr.cycle_q[63:32])}, csr.cycle_q[63:32]} } : 0; 
      |                                                         ^
%Warning-WIDTHEXPAND: core/cva6_rvfi.sv:387:63: Operator NEQ expects 149 bits on the RHS, but RHS's REPLICATE generates 64 bits.
                                              : ... note: In instance 'ariane_testharness.i_cva6_rvfi'
  387 |     assign rvfi_csr_o.cycleh.wmask = (rvfi_csr_o.cycleh.rdata != {{CVA6Cfg.XLEN - $bits(csr.cycle_q[63:32])}, csr.cycle_q[63:32]}) && CVA6Cfg.XLEN == 32;
      |                                                               ^~
%Warning-WIDTHEXPAND: core/cva6_rvfi.sv:387:36: Operator ASSIGNW expects 149 bits on the Assign RHS, but Assign RHS's LOGAND generates 1 bits.
                                              : ... note: In instance 'ariane_testharness.i_cva6_rvfi'
  387 |     assign rvfi_csr_o.cycleh.wmask = (rvfi_csr_o.cycleh.rdata != {{CVA6Cfg.XLEN - $bits(csr.cycle_q[63:32])}, csr.cycle_q[63:32]}) && CVA6Cfg.XLEN == 32;
      |                                    ^
%Warning-WIDTHEXPAND: core/cva6_rvfi.sv:389:38: Operator ASSIGNDLY expects 149 bits on the Assign RHS, but Assign RHS's REPLICATE generates 96 bits.
                                              : ... note: In instance 'ariane_testharness.i_cva6_rvfi'
  389 |             rvfi_csr_o.instret.rdata <= {{CVA6Cfg.XLEN - $bits(csr.instret_q[CVA6Cfg.XLEN-1:0])}, csr.instret_q[CVA6Cfg.XLEN-1:0]}; 
      |                                      ^~
%Warning-WIDTHEXPAND: core/cva6_rvfi.sv:389:44: Operator COND expects 149 bits on the Conditional True, but Conditional True's REPLICATE generates 96 bits.
                                              : ... note: In instance 'ariane_testharness.i_cva6_rvfi'
  389 |     assign rvfi_csr_o.instret.wdata = 1'b1 ? { {{CVA6Cfg.XLEN-$bits(csr.instret_q[CVA6Cfg.XLEN-1:0])}, csr.instret_q[CVA6Cfg.XLEN-1:0]} } : 0; 
      |                                            ^
%Warning-WIDTHEXPAND: core/cva6_rvfi.sv:389:65: Operator NEQ expects 149 bits on the RHS, but RHS's REPLICATE generates 96 bits.
                                              : ... note: In instance 'ariane_testharness.i_cva6_rvfi'
  389 |     assign rvfi_csr_o.instret.wmask = (rvfi_csr_o.instret.rdata != {{CVA6Cfg.XLEN - $bits(csr.instret_q[CVA6Cfg.XLEN-1:0])}, csr.instret_q[CVA6Cfg.XLEN-1:0]}) && 1'b1;
      |                                                                 ^~
%Warning-WIDTHEXPAND: core/cva6_rvfi.sv:389:37: Operator ASSIGNW expects 149 bits on the Assign RHS, but Assign RHS's LOGAND generates 1 bits.
                                              : ... note: In instance 'ariane_testharness.i_cva6_rvfi'
  389 |     assign rvfi_csr_o.instret.wmask = (rvfi_csr_o.instret.rdata != {{CVA6Cfg.XLEN - $bits(csr.instret_q[CVA6Cfg.XLEN-1:0])}, csr.instret_q[CVA6Cfg.XLEN-1:0]}) && 1'b1;
      |                                     ^
%Warning-WIDTHEXPAND: core/cva6_rvfi.sv:390:39: Operator ASSIGNDLY expects 149 bits on the Assign RHS, but Assign RHS's REPLICATE generates 64 bits.
                                              : ... note: In instance 'ariane_testharness.i_cva6_rvfi'
  390 |             rvfi_csr_o.instreth.rdata <= {{CVA6Cfg.XLEN - $bits(csr.instret_q[63:32])}, csr.instret_q[63:32]}; 
      |                                       ^~
%Warning-WIDTHEXPAND: core/cva6_rvfi.sv:390:59: Operator COND expects 149 bits on the Conditional True, but Conditional True's REPLICATE generates 64 bits.
                                              : ... note: In instance 'ariane_testharness.i_cva6_rvfi'
  390 |     assign rvfi_csr_o.instreth.wdata = CVA6Cfg.XLEN == 32 ? { {{CVA6Cfg.XLEN-$bits(csr.instret_q[63:32])}, csr.instret_q[63:32]} } : 0; 
      |                                                           ^
%Warning-WIDTHEXPAND: core/cva6_rvfi.sv:390:67: Operator NEQ expects 149 bits on the RHS, but RHS's REPLICATE generates 64 bits.
                                              : ... note: In instance 'ariane_testharness.i_cva6_rvfi'
  390 |     assign rvfi_csr_o.instreth.wmask = (rvfi_csr_o.instreth.rdata != {{CVA6Cfg.XLEN - $bits(csr.instret_q[63:32])}, csr.instret_q[63:32]}) && CVA6Cfg.XLEN == 32;
      |                                                                   ^~
%Warning-WIDTHEXPAND: core/cva6_rvfi.sv:390:38: Operator ASSIGNW expects 149 bits on the Assign RHS, but Assign RHS's LOGAND generates 1 bits.
                                              : ... note: In instance 'ariane_testharness.i_cva6_rvfi'
  390 |     assign rvfi_csr_o.instreth.wmask = (rvfi_csr_o.instreth.rdata != {{CVA6Cfg.XLEN - $bits(csr.instret_q[63:32])}, csr.instret_q[63:32]}) && CVA6Cfg.XLEN == 32;
      |                                      ^
%Warning-WIDTHEXPAND: core/cva6_rvfi.sv:392:37: Operator ASSIGNDLY expects 149 bits on the Assign RHS, but Assign RHS's REPLICATE generates 96 bits.
                                              : ... note: In instance 'ariane_testharness.i_cva6_rvfi'
  392 |             rvfi_csr_o.dcache.rdata <= {{CVA6Cfg.XLEN - $bits(csr.dcache_q)}, csr.dcache_q}; 
      |                                     ^~
%Warning-WIDTHEXPAND: core/cva6_rvfi.sv:392:43: Operator COND expects 149 bits on the Conditional True, but Conditional True's REPLICATE generates 96 bits.
                                              : ... note: In instance 'ariane_testharness.i_cva6_rvfi'
  392 |     assign rvfi_csr_o.dcache.wdata = 1'b1 ? { {{CVA6Cfg.XLEN-$bits(csr.dcache_q)}, csr.dcache_q} } : 0; 
      |                                           ^
%Warning-WIDTHEXPAND: core/cva6_rvfi.sv:392:63: Operator NEQ expects 149 bits on the RHS, but RHS's REPLICATE generates 96 bits.
                                              : ... note: In instance 'ariane_testharness.i_cva6_rvfi'
  392 |     assign rvfi_csr_o.dcache.wmask = (rvfi_csr_o.dcache.rdata != {{CVA6Cfg.XLEN - $bits(csr.dcache_q)}, csr.dcache_q}) && 1'b1;
      |                                                               ^~
%Warning-WIDTHEXPAND: core/cva6_rvfi.sv:392:36: Operator ASSIGNW expects 149 bits on the Assign RHS, but Assign RHS's LOGAND generates 1 bits.
                                              : ... note: In instance 'ariane_testharness.i_cva6_rvfi'
  392 |     assign rvfi_csr_o.dcache.wmask = (rvfi_csr_o.dcache.rdata != {{CVA6Cfg.XLEN - $bits(csr.dcache_q)}, csr.dcache_q}) && 1'b1;
      |                                    ^
%Warning-WIDTHEXPAND: core/cva6_rvfi.sv:393:37: Operator ASSIGNDLY expects 149 bits on the Assign RHS, but Assign RHS's REPLICATE generates 96 bits.
                                              : ... note: In instance 'ariane_testharness.i_cva6_rvfi'
  393 |             rvfi_csr_o.icache.rdata <= {{CVA6Cfg.XLEN - $bits(csr.icache_q)}, csr.icache_q}; 
      |                                     ^~
%Warning-WIDTHEXPAND: core/cva6_rvfi.sv:393:43: Operator COND expects 149 bits on the Conditional True, but Conditional True's REPLICATE generates 96 bits.
                                              : ... note: In instance 'ariane_testharness.i_cva6_rvfi'
  393 |     assign rvfi_csr_o.icache.wdata = 1'b1 ? { {{CVA6Cfg.XLEN-$bits(csr.icache_q)}, csr.icache_q} } : 0; 
      |                                           ^
%Warning-WIDTHEXPAND: core/cva6_rvfi.sv:393:63: Operator NEQ expects 149 bits on the RHS, but RHS's REPLICATE generates 96 bits.
                                              : ... note: In instance 'ariane_testharness.i_cva6_rvfi'
  393 |     assign rvfi_csr_o.icache.wmask = (rvfi_csr_o.icache.rdata != {{CVA6Cfg.XLEN - $bits(csr.icache_q)}, csr.icache_q}) && 1'b1;
      |                                                               ^~
%Warning-WIDTHEXPAND: core/cva6_rvfi.sv:393:36: Operator ASSIGNW expects 149 bits on the Assign RHS, but Assign RHS's LOGAND generates 1 bits.
                                              : ... note: In instance 'ariane_testharness.i_cva6_rvfi'
  393 |     assign rvfi_csr_o.icache.wmask = (rvfi_csr_o.icache.rdata != {{CVA6Cfg.XLEN - $bits(csr.icache_q)}, csr.icache_q}) && 1'b1;
      |                                    ^
%Warning-WIDTHEXPAND: core/cva6_rvfi.sv:395:39: Operator ASSIGNDLY expects 149 bits on the Assign RHS, but Assign RHS's REPLICATE generates 96 bits.
                                              : ... note: In instance 'ariane_testharness.i_cva6_rvfi'
  395 |             rvfi_csr_o.acc_cons.rdata <= {{CVA6Cfg.XLEN - $bits(csr.acc_cons_q)}, csr.acc_cons_q}; 
      |                                       ^~
%Warning-WIDTHEXPAND: core/cva6_rvfi.sv:395:66: Operator COND expects 149 bits on the Conditional True, but Conditional True's REPLICATE generates 96 bits.
                                              : ... note: In instance 'ariane_testharness.i_cva6_rvfi'
  395 |     assign rvfi_csr_o.acc_cons.wdata = CVA6Cfg.EnableAccelerator ? { {{CVA6Cfg.XLEN-$bits(csr.acc_cons_q)}, csr.acc_cons_q} } : 0; 
      |                                                                  ^
%Warning-WIDTHEXPAND: core/cva6_rvfi.sv:395:67: Operator NEQ expects 149 bits on the RHS, but RHS's REPLICATE generates 96 bits.
                                              : ... note: In instance 'ariane_testharness.i_cva6_rvfi'
  395 |     assign rvfi_csr_o.acc_cons.wmask = (rvfi_csr_o.acc_cons.rdata != {{CVA6Cfg.XLEN - $bits(csr.acc_cons_q)}, csr.acc_cons_q}) && CVA6Cfg.EnableAccelerator;
      |                                                                   ^~
%Warning-WIDTHEXPAND: core/cva6_rvfi.sv:395:38: Operator ASSIGNW expects 149 bits on the Assign RHS, but Assign RHS's LOGAND generates 1 bits.
                                              : ... note: In instance 'ariane_testharness.i_cva6_rvfi'
  395 |     assign rvfi_csr_o.acc_cons.wmask = (rvfi_csr_o.acc_cons.rdata != {{CVA6Cfg.XLEN - $bits(csr.acc_cons_q)}, csr.acc_cons_q}) && CVA6Cfg.EnableAccelerator;
      |                                      ^
%Warning-WIDTHEXPAND: core/cva6_rvfi.sv:397:38: Operator ASSIGNDLY expects 149 bits on the Assign RHS, but Assign RHS's REPLICATE generates 96 bits.
                                              : ... note: In instance 'ariane_testharness.i_cva6_rvfi'
  397 |             rvfi_csr_o.pmpcfg0.rdata <= {{CVA6Cfg.XLEN - $bits(csr.pmpcfg_q[CVA6Cfg.XLEN/8-1:0])}, csr.pmpcfg_q[CVA6Cfg.XLEN/8-1:0]}; 
      |                                      ^~
%Warning-WIDTHEXPAND: core/cva6_rvfi.sv:397:44: Operator COND expects 149 bits on the Conditional True, but Conditional True's REPLICATE generates 96 bits.
                                              : ... note: In instance 'ariane_testharness.i_cva6_rvfi'
  397 |     assign rvfi_csr_o.pmpcfg0.wdata = 1'b1 ? { {{CVA6Cfg.XLEN-$bits(csr.pmpcfg_q[CVA6Cfg.XLEN/8-1:0])}, csr.pmpcfg_q[CVA6Cfg.XLEN/8-1:0]} } : 0; 
      |                                            ^
%Warning-WIDTHEXPAND: core/cva6_rvfi.sv:397:65: Operator NEQ expects 149 bits on the RHS, but RHS's REPLICATE generates 96 bits.
                                              : ... note: In instance 'ariane_testharness.i_cva6_rvfi'
  397 |     assign rvfi_csr_o.pmpcfg0.wmask = (rvfi_csr_o.pmpcfg0.rdata != {{CVA6Cfg.XLEN - $bits(csr.pmpcfg_q[CVA6Cfg.XLEN/8-1:0])}, csr.pmpcfg_q[CVA6Cfg.XLEN/8-1:0]}) && 1'b1;
      |                                                                 ^~
%Warning-WIDTHEXPAND: core/cva6_rvfi.sv:397:37: Operator ASSIGNW expects 149 bits on the Assign RHS, but Assign RHS's LOGAND generates 1 bits.
                                              : ... note: In instance 'ariane_testharness.i_cva6_rvfi'
  397 |     assign rvfi_csr_o.pmpcfg0.wmask = (rvfi_csr_o.pmpcfg0.rdata != {{CVA6Cfg.XLEN - $bits(csr.pmpcfg_q[CVA6Cfg.XLEN/8-1:0])}, csr.pmpcfg_q[CVA6Cfg.XLEN/8-1:0]}) && 1'b1;
      |                                     ^
%Warning-WIDTHEXPAND: core/cva6_rvfi.sv:398:38: Operator ASSIGNDLY expects 149 bits on the Assign RHS, but Assign RHS's REPLICATE generates 64 bits.
                                              : ... note: In instance 'ariane_testharness.i_cva6_rvfi'
  398 |             rvfi_csr_o.pmpcfg1.rdata <= {{CVA6Cfg.XLEN - $bits(csr.pmpcfg_q[7:4])}, csr.pmpcfg_q[7:4]}; 
      |                                      ^~
%Warning-WIDTHEXPAND: core/cva6_rvfi.sv:398:58: Operator COND expects 149 bits on the Conditional True, but Conditional True's REPLICATE generates 64 bits.
                                              : ... note: In instance 'ariane_testharness.i_cva6_rvfi'
  398 |     assign rvfi_csr_o.pmpcfg1.wdata = CVA6Cfg.XLEN == 32 ? { {{CVA6Cfg.XLEN-$bits(csr.pmpcfg_q[7:4])}, csr.pmpcfg_q[7:4]} } : 0; 
      |                                                          ^
%Warning-WIDTHEXPAND: core/cva6_rvfi.sv:398:65: Operator NEQ expects 149 bits on the RHS, but RHS's REPLICATE generates 64 bits.
                                              : ... note: In instance 'ariane_testharness.i_cva6_rvfi'
  398 |     assign rvfi_csr_o.pmpcfg1.wmask = (rvfi_csr_o.pmpcfg1.rdata != {{CVA6Cfg.XLEN - $bits(csr.pmpcfg_q[7:4])}, csr.pmpcfg_q[7:4]}) && CVA6Cfg.XLEN == 32;
      |                                                                 ^~
%Warning-WIDTHEXPAND: core/cva6_rvfi.sv:398:37: Operator ASSIGNW expects 149 bits on the Assign RHS, but Assign RHS's LOGAND generates 1 bits.
                                              : ... note: In instance 'ariane_testharness.i_cva6_rvfi'
  398 |     assign rvfi_csr_o.pmpcfg1.wmask = (rvfi_csr_o.pmpcfg1.rdata != {{CVA6Cfg.XLEN - $bits(csr.pmpcfg_q[7:4])}, csr.pmpcfg_q[7:4]}) && CVA6Cfg.XLEN == 32;
      |                                     ^
%Warning-WIDTHEXPAND: core/cva6_rvfi.sv:400:38: Operator ASSIGNDLY expects 149 bits on the Assign RHS, but Assign RHS's REPLICATE generates 96 bits.
                                              : ... note: In instance 'ariane_testharness.i_cva6_rvfi'
  400 |             rvfi_csr_o.pmpcfg2.rdata <= {{CVA6Cfg.XLEN - $bits(csr.pmpcfg_q[8+:CVA6Cfg.XLEN/8])}, csr.pmpcfg_q[8+:CVA6Cfg.XLEN/8]}; 
      |                                      ^~
%Warning-WIDTHEXPAND: core/cva6_rvfi.sv:400:44: Operator COND expects 149 bits on the Conditional True, but Conditional True's REPLICATE generates 96 bits.
                                              : ... note: In instance 'ariane_testharness.i_cva6_rvfi'
  400 |     assign rvfi_csr_o.pmpcfg2.wdata = 1'b1 ? { {{CVA6Cfg.XLEN-$bits(csr.pmpcfg_q[8+:CVA6Cfg.XLEN/8])}, csr.pmpcfg_q[8+:CVA6Cfg.XLEN/8]} } : 0; 
      |                                            ^
%Warning-WIDTHEXPAND: core/cva6_rvfi.sv:400:65: Operator NEQ expects 149 bits on the RHS, but RHS's REPLICATE generates 96 bits.
                                              : ... note: In instance 'ariane_testharness.i_cva6_rvfi'
  400 |     assign rvfi_csr_o.pmpcfg2.wmask = (rvfi_csr_o.pmpcfg2.rdata != {{CVA6Cfg.XLEN - $bits(csr.pmpcfg_q[8+:CVA6Cfg.XLEN/8])}, csr.pmpcfg_q[8+:CVA6Cfg.XLEN/8]}) && 1'b1;
      |                                                                 ^~
%Warning-WIDTHEXPAND: core/cva6_rvfi.sv:400:37: Operator ASSIGNW expects 149 bits on the Assign RHS, but Assign RHS's LOGAND generates 1 bits.
                                              : ... note: In instance 'ariane_testharness.i_cva6_rvfi'
  400 |     assign rvfi_csr_o.pmpcfg2.wmask = (rvfi_csr_o.pmpcfg2.rdata != {{CVA6Cfg.XLEN - $bits(csr.pmpcfg_q[8+:CVA6Cfg.XLEN/8])}, csr.pmpcfg_q[8+:CVA6Cfg.XLEN/8]}) && 1'b1;
      |                                     ^
%Warning-WIDTHEXPAND: core/cva6_rvfi.sv:401:38: Operator ASSIGNDLY expects 149 bits on the Assign RHS, but Assign RHS's REPLICATE generates 64 bits.
                                              : ... note: In instance 'ariane_testharness.i_cva6_rvfi'
  401 |             rvfi_csr_o.pmpcfg3.rdata <= {{CVA6Cfg.XLEN - $bits(csr.pmpcfg_q[15:12])}, csr.pmpcfg_q[15:12]}; 
      |                                      ^~
%Warning-WIDTHEXPAND: core/cva6_rvfi.sv:401:58: Operator COND expects 149 bits on the Conditional True, but Conditional True's REPLICATE generates 64 bits.
                                              : ... note: In instance 'ariane_testharness.i_cva6_rvfi'
  401 |     assign rvfi_csr_o.pmpcfg3.wdata = CVA6Cfg.XLEN == 32 ? { {{CVA6Cfg.XLEN-$bits(csr.pmpcfg_q[15:12])}, csr.pmpcfg_q[15:12]} } : 0; 
      |                                                          ^
%Warning-WIDTHEXPAND: core/cva6_rvfi.sv:401:65: Operator NEQ expects 149 bits on the RHS, but RHS's REPLICATE generates 64 bits.
                                              : ... note: In instance 'ariane_testharness.i_cva6_rvfi'
  401 |     assign rvfi_csr_o.pmpcfg3.wmask = (rvfi_csr_o.pmpcfg3.rdata != {{CVA6Cfg.XLEN - $bits(csr.pmpcfg_q[15:12])}, csr.pmpcfg_q[15:12]}) && CVA6Cfg.XLEN == 32;
      |                                                                 ^~
%Warning-WIDTHEXPAND: core/cva6_rvfi.sv:401:37: Operator ASSIGNW expects 149 bits on the Assign RHS, but Assign RHS's LOGAND generates 1 bits.
                                              : ... note: In instance 'ariane_testharness.i_cva6_rvfi'
  401 |     assign rvfi_csr_o.pmpcfg3.wmask = (rvfi_csr_o.pmpcfg3.rdata != {{CVA6Cfg.XLEN - $bits(csr.pmpcfg_q[15:12])}, csr.pmpcfg_q[15:12]}) && CVA6Cfg.XLEN == 32;
      |                                     ^
%Warning-WIDTHEXPAND: core/cva6_rvfi.sv:407:41: Operator ASSIGNDLY expects 149 bits on the Assign RHS, but Assign RHS's REPLICATE generates 86 bits.
                                              : ... note: In instance 'ariane_testharness.i_cva6_rvfi'
  407 |             rvfi_csr_o.pmpaddr[i].rdata <= {{CVA6Cfg.XLEN - $bits(csr.pmpaddr_q[i][CVA6Cfg.PLEN-3:0])}, csr.pmpaddr_q[i][CVA6Cfg.PLEN-3:0]}; 
      |                                         ^~
%Warning-WIDTHEXPAND: core/cva6_rvfi.sv:407:47: Operator COND expects 149 bits on the Conditional True, but Conditional True's REPLICATE generates 86 bits.
                                              : ... note: In instance 'ariane_testharness.i_cva6_rvfi'
  407 |     assign rvfi_csr_o.pmpaddr[i].wdata = 1'b1 ? { {{CVA6Cfg.XLEN-$bits(csr.pmpaddr_q[i][CVA6Cfg.PLEN-3:0])}, csr.pmpaddr_q[i][CVA6Cfg.PLEN-3:0]} } : 0; 
      |                                               ^
%Warning-WIDTHEXPAND: core/cva6_rvfi.sv:407:71: Operator NEQ expects 149 bits on the RHS, but RHS's REPLICATE generates 86 bits.
                                              : ... note: In instance 'ariane_testharness.i_cva6_rvfi'
  407 |     assign rvfi_csr_o.pmpaddr[i].wmask = (rvfi_csr_o.pmpaddr[i].rdata != {{CVA6Cfg.XLEN - $bits(csr.pmpaddr_q[i][CVA6Cfg.PLEN-3:0])}, csr.pmpaddr_q[i][CVA6Cfg.PLEN-3:0]}) && 1'b1;
      |                                                                       ^~
%Warning-WIDTHEXPAND: core/cva6_rvfi.sv:407:40: Operator ASSIGNW expects 149 bits on the Assign RHS, but Assign RHS's LOGAND generates 1 bits.
                                              : ... note: In instance 'ariane_testharness.i_cva6_rvfi'
  407 |     assign rvfi_csr_o.pmpaddr[i].wmask = (rvfi_csr_o.pmpaddr[i].rdata != {{CVA6Cfg.XLEN - $bits(csr.pmpaddr_q[i][CVA6Cfg.PLEN-3:0])}, csr.pmpaddr_q[i][CVA6Cfg.PLEN-3:0]}) && 1'b1;
      |                                        ^
%Warning-MULTIDRIVEN: /home/ninolomata/Desktop/Development/cva6-development/cva6/vendor/zero-day/axi_tagcontroller/src/axi_tagctrl_r.sv:156:5: Variable also written to in always_comb (IEEE 1800-2017 9.2.2.2): 'tagctrl_desc_ready_o'
                                                                                                                                             : ... note: In instance 'ariane_testharness.i_axi_tagctrl_reg_wrap_raw.i_axi_tagctrl_top_raw.i_axi_tag_ctrl_r'
                      /home/ninolomata/Desktop/Development/cva6-development/cva6/vendor/zero-day/axi_tagcontroller/src/axi_tagctrl_r.sv:156:5: 
  156 |     tagctrl_desc_ready_o = 1'b1;
      |     ^~~~~~~~~~~~~~~~~~~~
                      /home/ninolomata/Desktop/Development/cva6-development/cva6/vendor/zero-day/axi_tagcontroller/src/axi_tagctrl_r.sv:92:5: ... Location of always_comb write
   92 |     tagctrl_desc_ready_o = 1'b0;
      |     ^~~~~~~~~~~~~~~~~~~~
%Warning-MULTIDRIVEN: /home/ninolomata/Desktop/Development/cva6-development/cva6/vendor/zero-day/axi_tagcontroller/src/axi_tagctrl_r.sv:157:5: Variable also written to in always_comb (IEEE 1800-2017 9.2.2.2): 'state_d'
                                                                                                                                             : ... note: In instance 'ariane_testharness.i_axi_tagctrl_reg_wrap_raw.i_axi_tagctrl_top_raw.i_axi_tag_ctrl_r'
                      /home/ninolomata/Desktop/Development/cva6-development/cva6/vendor/zero-day/axi_tagcontroller/src/axi_tagctrl_r.sv:157:5: 
  157 |     state_d = IDLE;
      |     ^~~~~~~
                      /home/ninolomata/Desktop/Development/cva6-development/cva6/vendor/zero-day/axi_tagcontroller/src/axi_tagctrl_r.sv:140:9: ... Location of always_comb write
  140 |         state_d = IDLE;
      |         ^~~~~~~
%Warning-MULTIDRIVEN: /home/ninolomata/Desktop/Development/cva6-development/cva6/vendor/zero-day/axi_tagcontroller/src/axi_tagctrl_r.sv:160:7: Variable also written to in always_comb (IEEE 1800-2017 9.2.2.2): 'tagctrl_desc_d'
                                                                                                                                             : ... note: In instance 'ariane_testharness.i_axi_tagctrl_reg_wrap_raw.i_axi_tagctrl_top_raw.i_axi_tag_ctrl_r'
                      /home/ninolomata/Desktop/Development/cva6-development/cva6/vendor/zero-day/axi_tagcontroller/src/axi_tagctrl_r.sv:160:7: 
  160 |       tagctrl_desc_d = tagctrl_desc_i;
      |       ^~~~~~~~~~~~~~
                      /home/ninolomata/Desktop/Development/cva6-development/cva6/vendor/zero-day/axi_tagcontroller/src/axi_tagctrl_r.sv:84:5: ... Location of always_comb write
   84 |     tagctrl_desc_d = tagctrl_desc_q;
      |     ^~~~~~~~~~~~~~
%Warning-MULTIDRIVEN: /home/ninolomata/Desktop/Development/cva6-development/cva6/vendor/zero-day/axi_tagcontroller/src/axi_tagctrl_r.sv:161:7: Variable also written to in always_comb (IEEE 1800-2017 9.2.2.2): 'load_desc'
                                                                                                                                             : ... note: In instance 'ariane_testharness.i_axi_tagctrl_reg_wrap_raw.i_axi_tagctrl_top_raw.i_axi_tag_ctrl_r'
                      /home/ninolomata/Desktop/Development/cva6-development/cva6/vendor/zero-day/axi_tagcontroller/src/axi_tagctrl_r.sv:161:7: 
  161 |       load_desc = 1'b1;
      |       ^~~~~~~~~
                      /home/ninolomata/Desktop/Development/cva6-development/cva6/vendor/zero-day/axi_tagcontroller/src/axi_tagctrl_r.sv:135:11: ... Location of always_comb write
  135 |           load_desc = 1'b0;
      |           ^~~~~~~~~
%Warning-MULTIDRIVEN: /home/ninolomata/Desktop/Development/cva6-development/cva6/vendor/zero-day/axi_tagcontroller/src/axi_tagctrl_r.sv:162:7: Variable also written to in always_comb (IEEE 1800-2017 9.2.2.2): 'state_d'
                                                                                                                                             : ... note: In instance 'ariane_testharness.i_axi_tagctrl_reg_wrap_raw.i_axi_tagctrl_top_raw.i_axi_tag_ctrl_r'
                      /home/ninolomata/Desktop/Development/cva6-development/cva6/vendor/zero-day/axi_tagcontroller/src/axi_tagctrl_r.sv:162:7: 
  162 |       state_d = SEND_R_CHANNEL;
      |       ^~~~~~~
                      /home/ninolomata/Desktop/Development/cva6-development/cva6/vendor/zero-day/axi_tagcontroller/src/axi_tagctrl_r.sv:157:5: ... Location of always_comb write
  157 |     state_d = IDLE;
      |     ^~~~~~~
%Warning-MULTIDRIVEN: /home/ninolomata/Desktop/Development/cva6-development/cva6/vendor/zero-day/axi_tagcontroller/src/axi_tagctrl_r.sv:168:5: Variable also written to in always_comb (IEEE 1800-2017 9.2.2.2): 'tagc_inp_r_ready_o'
                                                                                                                                             : ... note: In instance 'ariane_testharness.i_axi_tagctrl_reg_wrap_raw.i_axi_tagctrl_top_raw.i_axi_tag_ctrl_r'
                      /home/ninolomata/Desktop/Development/cva6-development/cva6/vendor/zero-day/axi_tagcontroller/src/axi_tagctrl_r.sv:168:5: 
  168 |     tagc_inp_r_ready_o = 1'b1;
      |     ^~~~~~~~~~~~~~~~~~
                      /home/ninolomata/Desktop/Development/cva6-development/cva6/vendor/zero-day/axi_tagcontroller/src/axi_tagctrl_r.sv:93:5: ... Location of always_comb write
   93 |     tagc_inp_r_ready_o = 1'b0;
      |     ^~~~~~~~~~~~~~~~~~
%Warning-MULTIDRIVEN: /home/ninolomata/Desktop/Development/cva6-development/cva6/vendor/zero-day/axi_tagcontroller/src/axi_tagctrl_r.sv:169:5: Variable also written to in always_comb (IEEE 1800-2017 9.2.2.2): 'tagc_inp_r_valid_d'
                                                                                                                                             : ... note: In instance 'ariane_testharness.i_axi_tagctrl_reg_wrap_raw.i_axi_tagctrl_top_raw.i_axi_tag_ctrl_r'
                      /home/ninolomata/Desktop/Development/cva6-development/cva6/vendor/zero-day/axi_tagcontroller/src/axi_tagctrl_r.sv:169:5: 
  169 |     tagc_inp_r_valid_d = 1'b0;
      |     ^~~~~~~~~~~~~~~~~~
                      /home/ninolomata/Desktop/Development/cva6-development/cva6/vendor/zero-day/axi_tagcontroller/src/axi_tagctrl_r.sv:88:5: ... Location of always_comb write
   88 |     tagc_inp_r_valid_d = tagc_inp_r_valid_q;
      |     ^~~~~~~~~~~~~~~~~~
%Warning-MULTIDRIVEN: /home/ninolomata/Desktop/Development/cva6-development/cva6/vendor/zero-day/axi_tagcontroller/src/axi_tagctrl_r.sv:170:5: Variable also written to in always_comb (IEEE 1800-2017 9.2.2.2): 'load_tags_valid'
                                                                                                                                             : ... note: In instance 'ariane_testharness.i_axi_tagctrl_reg_wrap_raw.i_axi_tagctrl_top_raw.i_axi_tag_ctrl_r'
                      /home/ninolomata/Desktop/Development/cva6-development/cva6/vendor/zero-day/axi_tagcontroller/src/axi_tagctrl_r.sv:170:5: 
  170 |     load_tags_valid = 1'b1;
      |     ^~~~~~~~~~~~~~~
                      /home/ninolomata/Desktop/Development/cva6-development/cva6/vendor/zero-day/axi_tagcontroller/src/axi_tagctrl_r.sv:89:5: ... Location of always_comb write
   89 |     load_tags_valid = 1'b0;
      |     ^~~~~~~~~~~~~~~
%Warning-MULTIDRIVEN: /home/ninolomata/Desktop/Development/cva6-development/cva6/vendor/zero-day/axi_tagcontroller/src/axi_tagctrl_r.sv:173:7: Variable also written to in always_comb (IEEE 1800-2017 9.2.2.2): 'tagc_inp_r_d'
                                                                                                                                             : ... note: In instance 'ariane_testharness.i_axi_tagctrl_reg_wrap_raw.i_axi_tagctrl_top_raw.i_axi_tag_ctrl_r'
                      /home/ninolomata/Desktop/Development/cva6-development/cva6/vendor/zero-day/axi_tagcontroller/src/axi_tagctrl_r.sv:173:7: 
  173 |       tagc_inp_r_d = tagc_inp_r_i;
      |       ^~~~~~~~~~~~
                      /home/ninolomata/Desktop/Development/cva6-development/cva6/vendor/zero-day/axi_tagcontroller/src/axi_tagctrl_r.sv:86:5: ... Location of always_comb write
   86 |     tagc_inp_r_d = tagc_inp_r_q;
      |     ^~~~~~~~~~~~
%Warning-MULTIDRIVEN: /home/ninolomata/Desktop/Development/cva6-development/cva6/vendor/zero-day/axi_tagcontroller/src/axi_tagctrl_r.sv:174:7: Variable also written to in always_comb (IEEE 1800-2017 9.2.2.2): 'load_tags'
                                                                                                                                             : ... note: In instance 'ariane_testharness.i_axi_tagctrl_reg_wrap_raw.i_axi_tagctrl_top_raw.i_axi_tag_ctrl_r'
                      /home/ninolomata/Desktop/Development/cva6-development/cva6/vendor/zero-day/axi_tagcontroller/src/axi_tagctrl_r.sv:174:7: 
  174 |       load_tags = 1'b1;
      |       ^~~~~~~~~
                      /home/ninolomata/Desktop/Development/cva6-development/cva6/vendor/zero-day/axi_tagcontroller/src/axi_tagctrl_r.sv:87:5: ... Location of always_comb write
   87 |     load_tags = 1'b0;
      |     ^~~~~~~~~
%Warning-MULTIDRIVEN: /home/ninolomata/Desktop/Development/cva6-development/cva6/vendor/zero-day/axi_tagcontroller/src/axi_tagctrl_r.sv:175:7: Variable also written to in always_comb (IEEE 1800-2017 9.2.2.2): 'tagc_inp_r_valid_d'
                                                                                                                                             : ... note: In instance 'ariane_testharness.i_axi_tagctrl_reg_wrap_raw.i_axi_tagctrl_top_raw.i_axi_tag_ctrl_r'
                      /home/ninolomata/Desktop/Development/cva6-development/cva6/vendor/zero-day/axi_tagcontroller/src/axi_tagctrl_r.sv:175:7: 
  175 |       tagc_inp_r_valid_d = 1'b1;
      |       ^~~~~~~~~~~~~~~~~~
                      /home/ninolomata/Desktop/Development/cva6-development/cva6/vendor/zero-day/axi_tagcontroller/src/axi_tagctrl_r.sv:169:5: ... Location of always_comb write
  169 |     tagc_inp_r_valid_d = 1'b0;
      |     ^~~~~~~~~~~~~~~~~~
%Warning-MULTIDRIVEN: /home/ninolomata/Desktop/Development/cva6-development/cva6/vendor/zero-day/axi_tagcontroller/src/axi_tagctrl_r.sv:176:7: Variable also written to in always_comb (IEEE 1800-2017 9.2.2.2): 'load_tags_valid'
                                                                                                                                             : ... note: In instance 'ariane_testharness.i_axi_tagctrl_reg_wrap_raw.i_axi_tagctrl_top_raw.i_axi_tag_ctrl_r'
                      /home/ninolomata/Desktop/Development/cva6-development/cva6/vendor/zero-day/axi_tagcontroller/src/axi_tagctrl_r.sv:176:7: 
  176 |       load_tags_valid = 1'b1;
      |       ^~~~~~~~~~~~~~~
                      /home/ninolomata/Desktop/Development/cva6-development/cva6/vendor/zero-day/axi_tagcontroller/src/axi_tagctrl_r.sv:170:5: ... Location of always_comb write
  170 |     load_tags_valid = 1'b1;
      |     ^~~~~~~~~~~~~~~
%Warning-MULTIDRIVEN: /home/ninolomata/Desktop/Development/cva6-development/cva6/vendor/zero-day/axi_tagcontroller/src/axi_tagctrl_w.sv:286:5: Variable also written to in always_comb (IEEE 1800-2017 9.2.2.2): 'tagctrl_desc_ready_o'
                                                                                                                                             : ... note: In instance 'ariane_testharness.i_axi_tagctrl_reg_wrap_raw.i_axi_tagctrl_top_raw.i_axi_tag_ctrl_w'
                      /home/ninolomata/Desktop/Development/cva6-development/cva6/vendor/zero-day/axi_tagcontroller/src/axi_tagctrl_w.sv:286:5: 
  286 |     tagctrl_desc_ready_o = 1'b1;
      |     ^~~~~~~~~~~~~~~~~~~~
                      /home/ninolomata/Desktop/Development/cva6-development/cva6/vendor/zero-day/axi_tagcontroller/src/axi_tagctrl_w.sv:147:5: ... Location of always_comb write
  147 |     tagctrl_desc_ready_o = 1'b0;
      |     ^~~~~~~~~~~~~~~~~~~~
%Warning-MULTIDRIVEN: /home/ninolomata/Desktop/Development/cva6-development/cva6/vendor/zero-day/axi_tagcontroller/src/axi_tagctrl_w.sv:287:5: Variable also written to in always_comb (IEEE 1800-2017 9.2.2.2): 'state_d'
                                                                                                                                             : ... note: In instance 'ariane_testharness.i_axi_tagctrl_reg_wrap_raw.i_axi_tagctrl_top_raw.i_axi_tag_ctrl_w'
                      /home/ninolomata/Desktop/Development/cva6-development/cva6/vendor/zero-day/axi_tagcontroller/src/axi_tagctrl_w.sv:287:5: 
  287 |     state_d = IDLE;
      |     ^~~~~~~
                      /home/ninolomata/Desktop/Development/cva6-development/cva6/vendor/zero-day/axi_tagcontroller/src/axi_tagctrl_w.sv:279:9: ... Location of always_comb write
  279 |         state_d = IDLE;
      |         ^~~~~~~
%Warning-MULTIDRIVEN: /home/ninolomata/Desktop/Development/cva6-development/cva6/vendor/zero-day/axi_tagcontroller/src/axi_tagctrl_w.sv:290:7: Variable also written to in always_comb (IEEE 1800-2017 9.2.2.2): 'tagctrl_desc_d'
                                                                                                                                             : ... note: In instance 'ariane_testharness.i_axi_tagctrl_reg_wrap_raw.i_axi_tagctrl_top_raw.i_axi_tag_ctrl_w'
                      /home/ninolomata/Desktop/Development/cva6-development/cva6/vendor/zero-day/axi_tagcontroller/src/axi_tagctrl_w.sv:290:7: 
  290 |       tagctrl_desc_d = tagctrl_desc_i;
      |       ^~~~~~~~~~~~~~
                      /home/ninolomata/Desktop/Development/cva6-development/cva6/vendor/zero-day/axi_tagcontroller/src/axi_tagctrl_w.sv:136:5: ... Location of always_comb write
  136 |     tagctrl_desc_d = tagctrl_desc_q;
      |     ^~~~~~~~~~~~~~
%Warning-MULTIDRIVEN: /home/ninolomata/Desktop/Development/cva6-development/cva6/vendor/zero-day/axi_tagcontroller/src/axi_tagctrl_w.sv:291:7: Variable also written to in always_comb (IEEE 1800-2017 9.2.2.2): 'load_desc'
                                                                                                                                             : ... note: In instance 'ariane_testharness.i_axi_tagctrl_reg_wrap_raw.i_axi_tagctrl_top_raw.i_axi_tag_ctrl_w'
                      /home/ninolomata/Desktop/Development/cva6-development/cva6/vendor/zero-day/axi_tagcontroller/src/axi_tagctrl_w.sv:291:7: 
  291 |       load_desc = 1'b1;
      |       ^~~~~~~~~
                      /home/ninolomata/Desktop/Development/cva6-development/cva6/vendor/zero-day/axi_tagcontroller/src/axi_tagctrl_w.sv:221:13: ... Location of always_comb write
  221 |             load_desc = 1'b0;
      |             ^~~~~~~~~
%Warning-MULTIDRIVEN: /home/ninolomata/Desktop/Development/cva6-development/cva6/vendor/zero-day/axi_tagcontroller/src/axi_tagctrl_w.sv:292:7: Variable also written to in always_comb (IEEE 1800-2017 9.2.2.2): 'state_d'
                                                                                                                                             : ... note: In instance 'ariane_testharness.i_axi_tagctrl_reg_wrap_raw.i_axi_tagctrl_top_raw.i_axi_tag_ctrl_w'
                      /home/ninolomata/Desktop/Development/cva6-development/cva6/vendor/zero-day/axi_tagcontroller/src/axi_tagctrl_w.sv:292:7: 
  292 |       state_d = SEND_W_CHANNEL;
      |       ^~~~~~~
                      /home/ninolomata/Desktop/Development/cva6-development/cva6/vendor/zero-day/axi_tagcontroller/src/axi_tagctrl_w.sv:287:5: ... Location of always_comb write
  287 |     state_d = IDLE;
      |     ^~~~~~~
%Warning-MULTIDRIVEN: /home/ninolomata/Desktop/Development/cva6-development/cva6/vendor/zero-day/axi_tagcontroller/src/axi_tagc_write_unit.sv:193:5: Variable also written to in always_comb (IEEE 1800-2017 9.2.2.2): 'desc_ready_o'
                                                                                                                                                   : ... note: In instance 'ariane_testharness.i_axi_tagctrl_reg_wrap_raw.i_axi_tagctrl_top_raw.i_write_unit'
                      /home/ninolomata/Desktop/Development/cva6-development/cva6/vendor/zero-day/axi_tagcontroller/src/axi_tagc_write_unit.sv:193:5: 
  193 |     desc_ready_o = 1'b1;
      |     ^~~~~~~~~~~~
                      /home/ninolomata/Desktop/Development/cva6-development/cva6/vendor/zero-day/axi_tagcontroller/src/axi_tagc_write_unit.sv:137:5: ... Location of always_comb write
  137 |     desc_ready_o    = 1'b0;
      |     ^~~~~~~~~~~~
%Warning-MULTIDRIVEN: /home/ninolomata/Desktop/Development/cva6-development/cva6/vendor/zero-day/axi_tagcontroller/src/axi_tagc_write_unit.sv:196:7: Variable also written to in always_comb (IEEE 1800-2017 9.2.2.2): 'desc_d'
                                                                                                                                                   : ... note: In instance 'ariane_testharness.i_axi_tagctrl_reg_wrap_raw.i_axi_tagctrl_top_raw.i_write_unit'
                      /home/ninolomata/Desktop/Development/cva6-development/cva6/vendor/zero-day/axi_tagcontroller/src/axi_tagc_write_unit.sv:196:7: 
  196 |       desc_d    = desc_i;
      |       ^~~~~~
                      /home/ninolomata/Desktop/Development/cva6-development/cva6/vendor/zero-day/axi_tagcontroller/src/axi_tagc_write_unit.sv:132:5: ... Location of always_comb write
  132 |     desc_d          = desc_q;
      |     ^~~~~~
%Warning-MULTIDRIVEN: /home/ninolomata/Desktop/Development/cva6-development/cva6/vendor/zero-day/axi_tagcontroller/src/axi_tagc_write_unit.sv:197:7: Variable also written to in always_comb (IEEE 1800-2017 9.2.2.2): 'load_desc'
                                                                                                                                                   : ... note: In instance 'ariane_testharness.i_axi_tagctrl_reg_wrap_raw.i_axi_tagctrl_top_raw.i_write_unit'
                      /home/ninolomata/Desktop/Development/cva6-development/cva6/vendor/zero-day/axi_tagcontroller/src/axi_tagc_write_unit.sv:197:7: 
  197 |       load_desc = 1'b1;
      |       ^~~~~~~~~
                      /home/ninolomata/Desktop/Development/cva6-development/cva6/vendor/zero-day/axi_tagcontroller/src/axi_tagc_write_unit.sv:174:13: ... Location of always_comb write
  174 |             load_desc      = 1'b1;
      |             ^~~~~~~~~
%Warning-MULTIDRIVEN: /home/ninolomata/Desktop/Development/cva6-development/cva6/vendor/zero-day/axi_tagcontroller/src/axi_tagc_write_unit.sv:198:7: Variable also written to in always_comb (IEEE 1800-2017 9.2.2.2): 'busy_d'
                                                                                                                                                   : ... note: In instance 'ariane_testharness.i_axi_tagctrl_reg_wrap_raw.i_axi_tagctrl_top_raw.i_write_unit'
                      /home/ninolomata/Desktop/Development/cva6-development/cva6/vendor/zero-day/axi_tagcontroller/src/axi_tagc_write_unit.sv:198:7: 
  198 |       busy_d    = 1'b1;
      |       ^~~~~~
                      /home/ninolomata/Desktop/Development/cva6-development/cva6/vendor/zero-day/axi_tagcontroller/src/axi_tagc_write_unit.sv:168:13: ... Location of always_comb write
  168 |             busy_d         = 1'b0;
      |             ^~~~~~
%Warning-MULTIDRIVEN: /home/ninolomata/Desktop/Development/cva6-development/cva6/vendor/zero-day/axi_tagcontroller/src/axi_tagc_write_unit.sv:199:7: Variable also written to in always_comb (IEEE 1800-2017 9.2.2.2): 'load_busy'
                                                                                                                                                   : ... note: In instance 'ariane_testharness.i_axi_tagctrl_reg_wrap_raw.i_axi_tagctrl_top_raw.i_write_unit'
                      /home/ninolomata/Desktop/Development/cva6-development/cva6/vendor/zero-day/axi_tagcontroller/src/axi_tagc_write_unit.sv:199:7: 
  199 |       load_busy = 1'b1;
      |       ^~~~~~~~~
                      /home/ninolomata/Desktop/Development/cva6-development/cva6/vendor/zero-day/axi_tagcontroller/src/axi_tagc_write_unit.sv:169:13: ... Location of always_comb write
  169 |             load_busy      = 1'b1;
      |             ^~~~~~~~~
%Warning-MULTIDRIVEN: /home/ninolomata/Desktop/Development/cva6-development/cva6/vendor/zero-day/axi_tagcontroller/src/axi_tagc_read_unit.sv:167:5: Variable also written to in always_comb (IEEE 1800-2017 9.2.2.2): 'desc_ready_o'
                                                                                                                                                  : ... note: In instance 'ariane_testharness.i_axi_tagctrl_reg_wrap_raw.i_axi_tagctrl_top_raw.i_read_unit'
                      /home/ninolomata/Desktop/Development/cva6-development/cva6/vendor/zero-day/axi_tagcontroller/src/axi_tagc_read_unit.sv:167:5: 
  167 |     desc_ready_o = 1'b1;
      |     ^~~~~~~~~~~~
                      /home/ninolomata/Desktop/Development/cva6-development/cva6/vendor/zero-day/axi_tagcontroller/src/axi_tagc_read_unit.sv:128:5: ... Location of always_comb write
  128 |     desc_ready_o    = 1'b0;
      |     ^~~~~~~~~~~~
%Warning-MULTIDRIVEN: /home/ninolomata/Desktop/Development/cva6-development/cva6/vendor/zero-day/axi_tagcontroller/src/axi_tagc_read_unit.sv:170:7: Variable also written to in always_comb (IEEE 1800-2017 9.2.2.2): 'desc_d'
                                                                                                                                                  : ... note: In instance 'ariane_testharness.i_axi_tagctrl_reg_wrap_raw.i_axi_tagctrl_top_raw.i_read_unit'
                      /home/ninolomata/Desktop/Development/cva6-development/cva6/vendor/zero-day/axi_tagcontroller/src/axi_tagc_read_unit.sv:170:7: 
  170 |       desc_d    = desc_i;
      |       ^~~~~~
                      /home/ninolomata/Desktop/Development/cva6-development/cva6/vendor/zero-day/axi_tagcontroller/src/axi_tagc_read_unit.sv:122:5: ... Location of always_comb write
  122 |     desc_d    = desc_q;
      |     ^~~~~~
%Warning-MULTIDRIVEN: /home/ninolomata/Desktop/Development/cva6-development/cva6/vendor/zero-day/axi_tagcontroller/src/axi_tagc_read_unit.sv:171:7: Variable also written to in always_comb (IEEE 1800-2017 9.2.2.2): 'load_desc'
                                                                                                                                                  : ... note: In instance 'ariane_testharness.i_axi_tagctrl_reg_wrap_raw.i_axi_tagctrl_top_raw.i_read_unit'
                      /home/ninolomata/Desktop/Development/cva6-development/cva6/vendor/zero-day/axi_tagcontroller/src/axi_tagc_read_unit.sv:171:7: 
  171 |       load_desc = 1'b1;
      |       ^~~~~~~~~
                      /home/ninolomata/Desktop/Development/cva6-development/cva6/vendor/zero-day/axi_tagcontroller/src/axi_tagc_read_unit.sv:155:13: ... Location of always_comb write
  155 |             load_desc      = 1'b1;
      |             ^~~~~~~~~
%Warning-MULTIDRIVEN: /home/ninolomata/Desktop/Development/cva6-development/cva6/vendor/zero-day/axi_tagcontroller/src/axi_tagc_read_unit.sv:172:7: Variable also written to in always_comb (IEEE 1800-2017 9.2.2.2): 'busy_d'
                                                                                                                                                  : ... note: In instance 'ariane_testharness.i_axi_tagctrl_reg_wrap_raw.i_axi_tagctrl_top_raw.i_read_unit'
                      /home/ninolomata/Desktop/Development/cva6-development/cva6/vendor/zero-day/axi_tagcontroller/src/axi_tagc_read_unit.sv:172:7: 
  172 |       busy_d    = 1'b1;
      |       ^~~~~~
                      /home/ninolomata/Desktop/Development/cva6-development/cva6/vendor/zero-day/axi_tagcontroller/src/axi_tagc_read_unit.sv:142:13: ... Location of always_comb write
  142 |             busy_d    = 1'b0;
      |             ^~~~~~
%Warning-MULTIDRIVEN: /home/ninolomata/Desktop/Development/cva6-development/cva6/vendor/zero-day/axi_tagcontroller/src/axi_tagc_read_unit.sv:173:7: Variable also written to in always_comb (IEEE 1800-2017 9.2.2.2): 'load_busy'
                                                                                                                                                  : ... note: In instance 'ariane_testharness.i_axi_tagctrl_reg_wrap_raw.i_axi_tagctrl_top_raw.i_read_unit'
                      /home/ninolomata/Desktop/Development/cva6-development/cva6/vendor/zero-day/axi_tagcontroller/src/axi_tagc_read_unit.sv:173:7: 
  173 |       load_busy = 1'b1;
      |       ^~~~~~~~~
                      /home/ninolomata/Desktop/Development/cva6-development/cva6/vendor/zero-day/axi_tagcontroller/src/axi_tagc_read_unit.sv:143:13: ... Location of always_comb write
  143 |             load_busy = 1'b1;
      |             ^~~~~~~~~
%Warning-MULTIDRIVEN: /home/ninolomata/Desktop/Development/cva6-development/cva6/vendor/zero-day/axi_tagcontroller/src/axi_llc/src/eviction_refill/axi_llc_w_master.sv:232:5: Variable also written to in always_comb (IEEE 1800-2017 9.2.2.2): 'desc_ready_o'
                                                                                                                                                                            : ... note: In instance 'ariane_testharness.i_axi_tagctrl_reg_wrap_raw.i_axi_tagctrl_top_raw.i_evict_unit.i_w_master'
                      /home/ninolomata/Desktop/Development/cva6-development/cva6/vendor/zero-day/axi_tagcontroller/src/axi_llc/src/eviction_refill/axi_llc_w_master.sv:232:5: 
  232 |     desc_ready_o = 1'b1;
      |     ^~~~~~~~~~~~
                      /home/ninolomata/Desktop/Development/cva6-development/cva6/vendor/zero-day/axi_tagcontroller/src/axi_llc/src/eviction_refill/axi_llc_w_master.sv:165:5: ... Location of always_comb write
  165 |     desc_ready_o      = 1'b0;
      |     ^~~~~~~~~~~~
%Warning-MULTIDRIVEN: /home/ninolomata/Desktop/Development/cva6-development/cva6/vendor/zero-day/axi_tagcontroller/src/axi_llc/src/eviction_refill/axi_llc_w_master.sv:235:7: Variable also written to in always_comb (IEEE 1800-2017 9.2.2.2): 'desc_d'
                                                                                                                                                                            : ... note: In instance 'ariane_testharness.i_axi_tagctrl_reg_wrap_raw.i_axi_tagctrl_top_raw.i_evict_unit.i_w_master'
                      /home/ninolomata/Desktop/Development/cva6-development/cva6/vendor/zero-day/axi_tagcontroller/src/axi_llc/src/eviction_refill/axi_llc_w_master.sv:235:7: 
  235 |       desc_d    = desc_i;
      |       ^~~~~~
                      /home/ninolomata/Desktop/Development/cva6-development/cva6/vendor/zero-day/axi_tagcontroller/src/axi_llc/src/eviction_refill/axi_llc_w_master.sv:154:5: ... Location of always_comb write
  154 |     desc_d            = desc_q;
      |     ^~~~~~
%Warning-MULTIDRIVEN: /home/ninolomata/Desktop/Development/cva6-development/cva6/vendor/zero-day/axi_tagcontroller/src/axi_llc/src/eviction_refill/axi_llc_w_master.sv:236:7: Variable also written to in always_comb (IEEE 1800-2017 9.2.2.2): 'load_desc'
                                                                                                                                                                            : ... note: In instance 'ariane_testharness.i_axi_tagctrl_reg_wrap_raw.i_axi_tagctrl_top_raw.i_evict_unit.i_w_master'
                      /home/ninolomata/Desktop/Development/cva6-development/cva6/vendor/zero-day/axi_tagcontroller/src/axi_llc/src/eviction_refill/axi_llc_w_master.sv:236:7: 
  236 |       load_desc = 1'b1;
      |       ^~~~~~~~~
                      /home/ninolomata/Desktop/Development/cva6-development/cva6/vendor/zero-day/axi_tagcontroller/src/axi_llc/src/eviction_refill/axi_llc_w_master.sv:155:5: ... Location of always_comb write
  155 |     load_desc         = 1'b0;
      |     ^~~~~~~~~
%Warning-MULTIDRIVEN: /home/ninolomata/Desktop/Development/cva6-development/cva6/vendor/zero-day/axi_tagcontroller/src/axi_llc/src/eviction_refill/axi_llc_w_master.sv:239:9: Variable also written to in always_comb (IEEE 1800-2017 9.2.2.2): 'busy_d'
                                                                                                                                                                            : ... note: In instance 'ariane_testharness.i_axi_tagctrl_reg_wrap_raw.i_axi_tagctrl_top_raw.i_evict_unit.i_w_master'
                      /home/ninolomata/Desktop/Development/cva6-development/cva6/vendor/zero-day/axi_tagcontroller/src/axi_llc/src/eviction_refill/axi_llc_w_master.sv:239:9: 
  239 |         busy_d    = 1'b1;
      |         ^~~~~~
                      /home/ninolomata/Desktop/Development/cva6-development/cva6/vendor/zero-day/axi_tagcontroller/src/axi_llc/src/eviction_refill/axi_llc_w_master.sv:222:11: ... Location of always_comb write
  222 |           busy_d = 1'b0;
      |           ^~~~~~
%Warning-MULTIDRIVEN: /home/ninolomata/Desktop/Development/cva6-development/cva6/vendor/zero-day/axi_tagcontroller/src/axi_llc/src/eviction_refill/axi_llc_w_master.sv:240:9: Variable also written to in always_comb (IEEE 1800-2017 9.2.2.2): 'load_busy'
                                                                                                                                                                            : ... note: In instance 'ariane_testharness.i_axi_tagctrl_reg_wrap_raw.i_axi_tagctrl_top_raw.i_evict_unit.i_w_master'
                      /home/ninolomata/Desktop/Development/cva6-development/cva6/vendor/zero-day/axi_tagcontroller/src/axi_llc/src/eviction_refill/axi_llc_w_master.sv:240:9: 
  240 |         load_busy = 1'b1;
      |         ^~~~~~~~~
                      /home/ninolomata/Desktop/Development/cva6-development/cva6/vendor/zero-day/axi_tagcontroller/src/axi_llc/src/eviction_refill/axi_llc_w_master.sv:223:11: ... Location of always_comb write
  223 |           load_busy = 1'b1;
      |           ^~~~~~~~~
%Warning-MULTIDRIVEN: /home/ninolomata/Desktop/Development/cva6-development/cva6/vendor/zero-day/axi_tagcontroller/src/axi_llc/src/eviction_refill/axi_llc_w_master.sv:242:9: Variable also written to in always_comb (IEEE 1800-2017 9.2.2.2): 'load_cnt'
                                                                                                                                                                            : ... note: In instance 'ariane_testharness.i_axi_tagctrl_reg_wrap_raw.i_axi_tagctrl_top_raw.i_evict_unit.i_w_master'
                      /home/ninolomata/Desktop/Development/cva6-development/cva6/vendor/zero-day/axi_tagcontroller/src/axi_llc/src/eviction_refill/axi_llc_w_master.sv:242:9: 
  242 |         load_cnt  = 1'b1;  
      |         ^~~~~~~~
                      /home/ninolomata/Desktop/Development/cva6-development/cva6/vendor/zero-day/axi_tagcontroller/src/axi_llc/src/eviction_refill/axi_llc_w_master.sv:161:5: ... Location of always_comb write
  161 |     load_cnt          = 1'b0;
      |     ^~~~~~~~
%Warning-MULTIDRIVEN: /home/ninolomata/Desktop/Development/cva6-development/cva6/vendor/zero-day/axi_tagcontroller/src/axi_llc/src/eviction_refill/axi_llc_w_master.sv:245:9: Variable also written to in always_comb (IEEE 1800-2017 9.2.2.2): 'send_d'
                                                                                                                                                                            : ... note: In instance 'ariane_testharness.i_axi_tagctrl_reg_wrap_raw.i_axi_tagctrl_top_raw.i_evict_unit.i_w_master'
                      /home/ninolomata/Desktop/Development/cva6-development/cva6/vendor/zero-day/axi_tagcontroller/src/axi_llc/src/eviction_refill/axi_llc_w_master.sv:245:9: 
  245 |         send_d    = 1'b1;
      |         ^~~~~~
                      /home/ninolomata/Desktop/Development/cva6-development/cva6/vendor/zero-day/axi_tagcontroller/src/axi_llc/src/eviction_refill/axi_llc_w_master.sv:209:13: ... Location of always_comb write
  209 |             send_d    = 1'b1;
      |             ^~~~~~
%Warning-MULTIDRIVEN: /home/ninolomata/Desktop/Development/cva6-development/cva6/vendor/zero-day/axi_tagcontroller/src/axi_llc/src/eviction_refill/axi_llc_w_master.sv:246:9: Variable also written to in always_comb (IEEE 1800-2017 9.2.2.2): 'load_send'
                                                                                                                                                                            : ... note: In instance 'ariane_testharness.i_axi_tagctrl_reg_wrap_raw.i_axi_tagctrl_top_raw.i_evict_unit.i_w_master'
                      /home/ninolomata/Desktop/Development/cva6-development/cva6/vendor/zero-day/axi_tagcontroller/src/axi_llc/src/eviction_refill/axi_llc_w_master.sv:246:9: 
  246 |         load_send = 1'b1;
      |         ^~~~~~~~~
                      /home/ninolomata/Desktop/Development/cva6-development/cva6/vendor/zero-day/axi_tagcontroller/src/axi_llc/src/eviction_refill/axi_llc_w_master.sv:210:13: ... Location of always_comb write
  210 |             load_send = 1'b1;
      |             ^~~~~~~~~
%Warning-MULTIDRIVEN: /home/ninolomata/Desktop/Development/cva6-development/cva6/vendor/zero-day/axi_tagcontroller/src/axi_llc/src/eviction_refill/axi_llc_r_master.sv:154:5: Variable also written to in always_comb (IEEE 1800-2017 9.2.2.2): 'desc_ready_o'
                                                                                                                                                                            : ... note: In instance 'ariane_testharness.i_axi_tagctrl_reg_wrap_raw.i_axi_tagctrl_top_raw.i_refill_unit.i_r_master'
                      /home/ninolomata/Desktop/Development/cva6-development/cva6/vendor/zero-day/axi_tagcontroller/src/axi_llc/src/eviction_refill/axi_llc_r_master.sv:154:5: 
  154 |     desc_ready_o = 1'b1;
      |     ^~~~~~~~~~~~
                      /home/ninolomata/Desktop/Development/cva6-development/cva6/vendor/zero-day/axi_tagcontroller/src/axi_llc/src/eviction_refill/axi_llc_r_master.sv:91:5: ... Location of always_comb write
   91 |     desc_ready_o    = 1'b0;
      |     ^~~~~~~~~~~~
%Warning-MULTIDRIVEN: /home/ninolomata/Desktop/Development/cva6-development/cva6/vendor/zero-day/axi_tagcontroller/src/axi_llc/src/eviction_refill/axi_llc_r_master.sv:157:7: Variable also written to in always_comb (IEEE 1800-2017 9.2.2.2): 'desc_d'
                                                                                                                                                                            : ... note: In instance 'ariane_testharness.i_axi_tagctrl_reg_wrap_raw.i_axi_tagctrl_top_raw.i_refill_unit.i_r_master'
                      /home/ninolomata/Desktop/Development/cva6-development/cva6/vendor/zero-day/axi_tagcontroller/src/axi_llc/src/eviction_refill/axi_llc_r_master.sv:157:7: 
  157 |       desc_d    = desc_i;
      |       ^~~~~~
                      /home/ninolomata/Desktop/Development/cva6-development/cva6/vendor/zero-day/axi_tagcontroller/src/axi_llc/src/eviction_refill/axi_llc_r_master.sv:84:5: ... Location of always_comb write
   84 |     desc_d    = desc_q;
      |     ^~~~~~
%Warning-MULTIDRIVEN: /home/ninolomata/Desktop/Development/cva6-development/cva6/vendor/zero-day/axi_tagcontroller/src/axi_llc/src/eviction_refill/axi_llc_r_master.sv:158:7: Variable also written to in always_comb (IEEE 1800-2017 9.2.2.2): 'load_desc'
                                                                                                                                                                            : ... note: In instance 'ariane_testharness.i_axi_tagctrl_reg_wrap_raw.i_axi_tagctrl_top_raw.i_refill_unit.i_r_master'
                      /home/ninolomata/Desktop/Development/cva6-development/cva6/vendor/zero-day/axi_tagcontroller/src/axi_llc/src/eviction_refill/axi_llc_r_master.sv:158:7: 
  158 |       load_desc = 1'b1;
      |       ^~~~~~~~~
                      /home/ninolomata/Desktop/Development/cva6-development/cva6/vendor/zero-day/axi_tagcontroller/src/axi_llc/src/eviction_refill/axi_llc_r_master.sv:85:5: ... Location of always_comb write
   85 |     load_desc = 1'b0;
      |     ^~~~~~~~~
%Warning-MULTIDRIVEN: /home/ninolomata/Desktop/Development/cva6-development/cva6/vendor/zero-day/axi_tagcontroller/src/axi_llc/src/eviction_refill/axi_llc_r_master.sv:161:9: Variable also written to in always_comb (IEEE 1800-2017 9.2.2.2): 'busy_d'
                                                                                                                                                                            : ... note: In instance 'ariane_testharness.i_axi_tagctrl_reg_wrap_raw.i_axi_tagctrl_top_raw.i_refill_unit.i_r_master'
                      /home/ninolomata/Desktop/Development/cva6-development/cva6/vendor/zero-day/axi_tagcontroller/src/axi_llc/src/eviction_refill/axi_llc_r_master.sv:161:9: 
  161 |         busy_d    = 1'b1;
      |         ^~~~~~
                      /home/ninolomata/Desktop/Development/cva6-development/cva6/vendor/zero-day/axi_tagcontroller/src/axi_llc/src/eviction_refill/axi_llc_r_master.sv:141:9: ... Location of always_comb write
  141 |         busy_d    = 1'b0;
      |         ^~~~~~
%Warning-MULTIDRIVEN: /home/ninolomata/Desktop/Development/cva6-development/cva6/vendor/zero-day/axi_tagcontroller/src/axi_llc/src/eviction_refill/axi_llc_r_master.sv:162:9: Variable also written to in always_comb (IEEE 1800-2017 9.2.2.2): 'load_busy'
                                                                                                                                                                            : ... note: In instance 'ariane_testharness.i_axi_tagctrl_reg_wrap_raw.i_axi_tagctrl_top_raw.i_refill_unit.i_r_master'
                      /home/ninolomata/Desktop/Development/cva6-development/cva6/vendor/zero-day/axi_tagcontroller/src/axi_llc/src/eviction_refill/axi_llc_r_master.sv:162:9: 
  162 |         load_busy = 1'b1;
      |         ^~~~~~~~~
                      /home/ninolomata/Desktop/Development/cva6-development/cva6/vendor/zero-day/axi_tagcontroller/src/axi_llc/src/eviction_refill/axi_llc_r_master.sv:142:9: ... Location of always_comb write
  142 |         load_busy = 1'b1;
      |         ^~~~~~~~~
%Warning-MULTIDRIVEN: /home/ninolomata/Desktop/Development/cva6-development/cva6/vendor/zero-day/axi_tagcontroller/src/axi_llc/src/eviction_refill/axi_llc_r_master.sv:164:9: Variable also written to in always_comb (IEEE 1800-2017 9.2.2.2): 'load_cnt'
                                                                                                                                                                            : ... note: In instance 'ariane_testharness.i_axi_tagctrl_reg_wrap_raw.i_axi_tagctrl_top_raw.i_refill_unit.i_r_master'
                      /home/ninolomata/Desktop/Development/cva6-development/cva6/vendor/zero-day/axi_tagcontroller/src/axi_llc/src/eviction_refill/axi_llc_r_master.sv:164:9: 
  164 |         load_cnt  = 1'b1;
      |         ^~~~~~~~
                      /home/ninolomata/Desktop/Development/cva6-development/cva6/vendor/zero-day/axi_tagcontroller/src/axi_llc/src/eviction_refill/axi_llc_r_master.sv:97:5: ... Location of always_comb write
   97 |     load_cnt = 1'b0;
      |     ^~~~~~~~
%Warning-MULTIDRIVEN: /home/ninolomata/Desktop/Development/cva6-development/cva6/vendor/zero-day/axi_tagcontroller/src/axi_llc/src/eviction_refill/axi_llc_r_master.sv:167:9: Variable also written to in always_comb (IEEE 1800-2017 9.2.2.2): 'send_d'
                                                                                                                                                                            : ... note: In instance 'ariane_testharness.i_axi_tagctrl_reg_wrap_raw.i_axi_tagctrl_top_raw.i_refill_unit.i_r_master'
                      /home/ninolomata/Desktop/Development/cva6-development/cva6/vendor/zero-day/axi_tagcontroller/src/axi_llc/src/eviction_refill/axi_llc_r_master.sv:167:9: 
  167 |         send_d    = 1'b1;
      |         ^~~~~~
                      /home/ninolomata/Desktop/Development/cva6-development/cva6/vendor/zero-day/axi_tagcontroller/src/axi_llc/src/eviction_refill/axi_llc_r_master.sv:143:9: ... Location of always_comb write
  143 |         send_d    = 1'b0;
      |         ^~~~~~
%Warning-MULTIDRIVEN: /home/ninolomata/Desktop/Development/cva6-development/cva6/vendor/zero-day/axi_tagcontroller/src/axi_llc/src/eviction_refill/axi_llc_r_master.sv:168:9: Variable also written to in always_comb (IEEE 1800-2017 9.2.2.2): 'load_send'
                                                                                                                                                                            : ... note: In instance 'ariane_testharness.i_axi_tagctrl_reg_wrap_raw.i_axi_tagctrl_top_raw.i_refill_unit.i_r_master'
                      /home/ninolomata/Desktop/Development/cva6-development/cva6/vendor/zero-day/axi_tagcontroller/src/axi_llc/src/eviction_refill/axi_llc_r_master.sv:168:9: 
  168 |         load_send = 1'b1;
      |         ^~~~~~~~~
                      /home/ninolomata/Desktop/Development/cva6-development/cva6/vendor/zero-day/axi_tagcontroller/src/axi_llc/src/eviction_refill/axi_llc_r_master.sv:144:9: ... Location of always_comb write
  144 |         load_send = 1'b1;
      |         ^~~~~~~~~
%Warning-MULTIDRIVEN: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cva6_mmu/cva6_ptw.sv:669:7: Variable also written to in always_comb (IEEE 1800-2017 9.2.2.2): 'cap_ex_n'
                                                                                                                : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.lsu_i.gen_mmu.i_cva6_mmu.i_ptw'
                      /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cva6_mmu/cva6_ptw.sv:669:7: 
  669 |       cap_ex_n        <= cap_ex_q;
      |       ^~~~~~~~
                      /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cva6_mmu/cva6_ptw.sv:492:37: ... Location of always_comb write
  492 |                                     cap_ex_n = 1'b1;
      |                                     ^~~~~~~~
%Warning-SELRANGE: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cache_subsystem/cva6_icache.sv:433:36: Selection index out of range: 63:0 outside 3:0
                                                                                                                        : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.gen_cache_wt.i_cache_subsystem.i_cva6_icache'
  433 |     assign cl_user[i] = cl_ruser[i][{cl_offset_q, 3'b0}+:CVA6Cfg.FETCH_USER_WIDTH];
      |                                    ^
%Warning-SELRANGE: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cache_subsystem/cva6_icache.sv:451:36: Selection index out of range: 63:0 outside 3:0
                                                                                                                        : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.gen_cache_wt.i_cache_subsystem.i_cva6_icache'
  451 |       dreq_o.user = mem_rtrn_i.user[{cl_offset_q, 3'b0}+:CVA6Cfg.FETCH_USER_WIDTH];
      |                                    ^
%Warning-SELRANGE: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/frontend/instr_queue.sv:459:22: Selection index out of range: 2:2 outside 1:0
                                                                                                                 : ... note: In instance 'ariane_testharness.i_ariane.i_cva6.i_frontend.i_instr_queue'
  459 |           pc_d = pc_j[2];
      |                      ^
%Warning-CASEINCOMPLETE: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cva6_mmu/cva6_ptw.sv:537:19: Case values incompletely covered (example pattern 0x3)
  537 |                   case (ptw_stage_q)
      |                   ^~~~
%Warning-CASEINCOMPLETE: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/csr_regfile.sv:392:20: Case values incompletely covered (example pattern 0x0)
  392 |             unique case (csr_addr.address)
      |                    ^~~~
%Warning-CASEINCOMPLETE: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/csr_regfile.sv:421:20: Case values incompletely covered (example pattern 0x0)
  421 |             unique case (csr_addr.address)
      |                    ^~~~
%Warning-CASEINCOMPLETE: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/include/ariane_pkg.sv:691:5: Case values incompletely covered (example pattern 0x5)
                                                                                                                    : ... note: In instance 'ariane_pkg'
  691 |     case (size)
      |     ^~~~
%Warning-IGNOREDRETURN: /home/ninolomata/Desktop/Development/cva6-development/cva6/corev_apu/tb/rvfi_tracer.sv:52:13: Ignoring return value of non-void function (IEEE 1800-2017 13.4.1)
   52 |             read_symbol("tohost", TOHOST_ADDR);
      |             ^~~~~~~~~~~
%Warning-LATCH: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/branch_unit.sv:176:3: Latch inferred for signal 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.branch_unit_i.exception_handling.cheri_tval' (not all control paths of combinational always assign a value)
                                                                                                    : ... Suggest use of always_latch for intentional latches
  176 |   always_comb begin : exception_handling
      |   ^~~~~~~~~~~
%Warning-LATCH: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cva6_mmu/cva6_tlb.sv:310:3: Latch inferred for signal 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.lsu_i.gen_mmu.i_cva6_mmu.i_itlb.plru_replacement.unnamedblk3.unnamedblk4.idx_base' (not all control paths of combinational always assign a value)
                                                                                                          : ... Suggest use of always_latch for intentional latches
  310 |   always_comb begin : plru_replacement
      |   ^~~~~~~~~~~
%Warning-LATCH: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cva6_mmu/cva6_tlb.sv:310:3: Latch inferred for signal 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.lsu_i.gen_mmu.i_cva6_mmu.i_itlb.plru_replacement.unnamedblk3.unnamedblk4.shift' (not all control paths of combinational always assign a value)
                                                                                                          : ... Suggest use of always_latch for intentional latches
  310 |   always_comb begin : plru_replacement
      |   ^~~~~~~~~~~
%Warning-LATCH: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cva6_mmu/cva6_tlb.sv:310:3: Latch inferred for signal 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.lsu_i.gen_mmu.i_cva6_mmu.i_itlb.plru_replacement.unnamedblk3.unnamedblk4.new_index' (not all control paths of combinational always assign a value)
                                                                                                          : ... Suggest use of always_latch for intentional latches
  310 |   always_comb begin : plru_replacement
      |   ^~~~~~~~~~~
%Warning-LATCH: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cva6_mmu/cva6_tlb.sv:310:3: Latch inferred for signal 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.lsu_i.gen_mmu.i_cva6_mmu.i_itlb.plru_replacement.unnamedblk6.unnamedblk7.en' (not all control paths of combinational always assign a value)
                                                                                                          : ... Suggest use of always_latch for intentional latches
  310 |   always_comb begin : plru_replacement
      |   ^~~~~~~~~~~
%Warning-LATCH: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cva6_mmu/cva6_tlb.sv:310:3: Latch inferred for signal 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.lsu_i.gen_mmu.i_cva6_mmu.i_itlb.replace_en' (not all control paths of combinational always assign a value)
                                                                                                          : ... Suggest use of always_latch for intentional latches
  310 |   always_comb begin : plru_replacement
      |   ^~~~~~~~~~~
%Warning-LATCH: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cva6_mmu/cva6_tlb.sv:310:3: Latch inferred for signal 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.lsu_i.gen_mmu.i_cva6_mmu.i_itlb.plru_replacement.unnamedblk6.unnamedblk7.idx_base' (not all control paths of combinational always assign a value)
                                                                                                          : ... Suggest use of always_latch for intentional latches
  310 |   always_comb begin : plru_replacement
      |   ^~~~~~~~~~~
%Warning-LATCH: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cva6_mmu/cva6_tlb.sv:310:3: Latch inferred for signal 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.lsu_i.gen_mmu.i_cva6_mmu.i_itlb.plru_replacement.unnamedblk6.unnamedblk7.shift' (not all control paths of combinational always assign a value)
                                                                                                          : ... Suggest use of always_latch for intentional latches
  310 |   always_comb begin : plru_replacement
      |   ^~~~~~~~~~~
%Warning-LATCH: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cva6_mmu/cva6_tlb.sv:310:3: Latch inferred for signal 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.lsu_i.gen_mmu.i_cva6_mmu.i_itlb.plru_replacement.unnamedblk6.unnamedblk7.new_index' (not all control paths of combinational always assign a value)
                                                                                                          : ... Suggest use of always_latch for intentional latches
  310 |   always_comb begin : plru_replacement
      |   ^~~~~~~~~~~
%Warning-LATCH: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cva6_mmu/cva6_tlb.sv:310:3: Latch inferred for signal 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.lsu_i.gen_mmu.i_cva6_mmu.i_dtlb.plru_replacement.unnamedblk3.unnamedblk4.idx_base' (not all control paths of combinational always assign a value)
                                                                                                          : ... Suggest use of always_latch for intentional latches
  310 |   always_comb begin : plru_replacement
      |   ^~~~~~~~~~~
%Warning-LATCH: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cva6_mmu/cva6_tlb.sv:310:3: Latch inferred for signal 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.lsu_i.gen_mmu.i_cva6_mmu.i_dtlb.plru_replacement.unnamedblk3.unnamedblk4.shift' (not all control paths of combinational always assign a value)
                                                                                                          : ... Suggest use of always_latch for intentional latches
  310 |   always_comb begin : plru_replacement
      |   ^~~~~~~~~~~
%Warning-LATCH: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cva6_mmu/cva6_tlb.sv:310:3: Latch inferred for signal 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.lsu_i.gen_mmu.i_cva6_mmu.i_dtlb.plru_replacement.unnamedblk3.unnamedblk4.new_index' (not all control paths of combinational always assign a value)
                                                                                                          : ... Suggest use of always_latch for intentional latches
  310 |   always_comb begin : plru_replacement
      |   ^~~~~~~~~~~
%Warning-LATCH: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cva6_mmu/cva6_tlb.sv:310:3: Latch inferred for signal 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.lsu_i.gen_mmu.i_cva6_mmu.i_dtlb.plru_replacement.unnamedblk6.unnamedblk7.en' (not all control paths of combinational always assign a value)
                                                                                                          : ... Suggest use of always_latch for intentional latches
  310 |   always_comb begin : plru_replacement
      |   ^~~~~~~~~~~
%Warning-LATCH: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cva6_mmu/cva6_tlb.sv:310:3: Latch inferred for signal 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.lsu_i.gen_mmu.i_cva6_mmu.i_dtlb.replace_en' (not all control paths of combinational always assign a value)
                                                                                                          : ... Suggest use of always_latch for intentional latches
  310 |   always_comb begin : plru_replacement
      |   ^~~~~~~~~~~
%Warning-LATCH: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cva6_mmu/cva6_tlb.sv:310:3: Latch inferred for signal 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.lsu_i.gen_mmu.i_cva6_mmu.i_dtlb.plru_replacement.unnamedblk6.unnamedblk7.idx_base' (not all control paths of combinational always assign a value)
                                                                                                          : ... Suggest use of always_latch for intentional latches
  310 |   always_comb begin : plru_replacement
      |   ^~~~~~~~~~~
%Warning-LATCH: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cva6_mmu/cva6_tlb.sv:310:3: Latch inferred for signal 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.lsu_i.gen_mmu.i_cva6_mmu.i_dtlb.plru_replacement.unnamedblk6.unnamedblk7.shift' (not all control paths of combinational always assign a value)
                                                                                                          : ... Suggest use of always_latch for intentional latches
  310 |   always_comb begin : plru_replacement
      |   ^~~~~~~~~~~
%Warning-LATCH: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/cva6_mmu/cva6_tlb.sv:310:3: Latch inferred for signal 'ariane_testharness.i_ariane.i_cva6.ex_stage_i.lsu_i.gen_mmu.i_cva6_mmu.i_dtlb.plru_replacement.unnamedblk6.unnamedblk7.new_index' (not all control paths of combinational always assign a value)
                                                                                                          : ... Suggest use of always_latch for intentional latches
  310 |   always_comb begin : plru_replacement
      |   ^~~~~~~~~~~
cd work-ver && make -j -f Variane_testharness.mk
make[1]: Entering directory '/home/ninolomata/Desktop/Development/cva6-development/cva6/work-ver'
g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-overloaded-virtual -Wno-shadow -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable     -I/include -I/include -I/share/verilator/include/vltstd -I/home/ninolomata/Desktop/Development/cva6-development/cva6/tmp/toolchain-embs/include -I/home/ninolomata/Desktop/Development/cva6-development/cva6//tools/spike/include -std=c++17 -I../corev_apu/tb/dpi -O3 -DVL_DEBUG -I/home/ninolomata/Desktop/Development/cva6-development/cva6//tools/spike   -Os -c -o ariane_tb.o ../corev_apu/tb/ariane_tb.cpp
g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-overloaded-virtual -Wno-shadow -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable     -I/include -I/include -I/share/verilator/include/vltstd -I/home/ninolomata/Desktop/Development/cva6-development/cva6/tmp/toolchain-embs/include -I/home/ninolomata/Desktop/Development/cva6-development/cva6//tools/spike/include -std=c++17 -I../corev_apu/tb/dpi -O3 -DVL_DEBUG -I/home/ninolomata/Desktop/Development/cva6-development/cva6//tools/spike   -c -o verilated.o /usr/local/share/verilator/include/verilated.cpp
g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-overloaded-virtual -Wno-shadow -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable     -I/include -I/include -I/share/verilator/include/vltstd -I/home/ninolomata/Desktop/Development/cva6-development/cva6/tmp/toolchain-embs/include -I/home/ninolomata/Desktop/Development/cva6-development/cva6//tools/spike/include -std=c++17 -I../corev_apu/tb/dpi -O3 -DVL_DEBUG -I/home/ninolomata/Desktop/Development/cva6-development/cva6//tools/spike   -c -o verilated_dpi.o /usr/local/share/verilator/include/verilated_dpi.cpp
g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-overloaded-virtual -Wno-shadow -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable     -I/include -I/include -I/share/verilator/include/vltstd -I/home/ninolomata/Desktop/Development/cva6-development/cva6/tmp/toolchain-embs/include -I/home/ninolomata/Desktop/Development/cva6-development/cva6//tools/spike/include -std=c++17 -I../corev_apu/tb/dpi -O3 -DVL_DEBUG -I/home/ninolomata/Desktop/Development/cva6-development/cva6//tools/spike   -c -o verilated_vpi.o /usr/local/share/verilator/include/verilated_vpi.cpp
g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-overloaded-virtual -Wno-shadow -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable     -I/include -I/include -I/share/verilator/include/vltstd -I/home/ninolomata/Desktop/Development/cva6-development/cva6/tmp/toolchain-embs/include -I/home/ninolomata/Desktop/Development/cva6-development/cva6//tools/spike/include -std=c++17 -I../corev_apu/tb/dpi -O3 -DVL_DEBUG -I/home/ninolomata/Desktop/Development/cva6-development/cva6//tools/spike   -c -o verilated_vcd_c.o /usr/local/share/verilator/include/verilated_vcd_c.cpp
g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-overloaded-virtual -Wno-shadow -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable     -I/include -I/include -I/share/verilator/include/vltstd -I/home/ninolomata/Desktop/Development/cva6-development/cva6/tmp/toolchain-embs/include -I/home/ninolomata/Desktop/Development/cva6-development/cva6//tools/spike/include -std=c++17 -I../corev_apu/tb/dpi -O3 -DVL_DEBUG -I/home/ninolomata/Desktop/Development/cva6-development/cva6//tools/spike   -c -o verilated_threads.o /usr/local/share/verilator/include/verilated_threads.cpp
g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-overloaded-virtual -Wno-shadow -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable     -I/include -I/include -I/share/verilator/include/vltstd -I/home/ninolomata/Desktop/Development/cva6-development/cva6/tmp/toolchain-embs/include -I/home/ninolomata/Desktop/Development/cva6-development/cva6//tools/spike/include -std=c++17 -I../corev_apu/tb/dpi -O3 -DVL_DEBUG -I/home/ninolomata/Desktop/Development/cva6-development/cva6//tools/spike   -x c++-header Variane_testharness__pch.h -o Variane_testharness__pch.h.fast.gch
g++   -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-overloaded-virtual -Wno-shadow -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable     -I/include -I/include -I/share/verilator/include/vltstd -I/home/ninolomata/Desktop/Development/cva6-development/cva6/tmp/toolchain-embs/include -I/home/ninolomata/Desktop/Development/cva6-development/cva6//tools/spike/include -std=c++17 -I../corev_apu/tb/dpi -O3 -DVL_DEBUG -I/home/ninolomata/Desktop/Development/cva6-development/cva6//tools/spike   -x c++-header Variane_testharness__pch.h -o Variane_testharness__pch.h.slow.gch
../corev_apu/tb/ariane_tb.cpp: In function ‘void usage(const char*)’:
../corev_apu/tb/ariane_tb.cpp:109:7: warning: format ‘%s’ expects a matching ‘char*’ argument [-Wformat=]
  109 | "    %s -v rv64ui-p-add.vcd $RISCV/riscv64-unknown-elf/share/riscv-tests/isa/rv64ui-p-add\n"
      |      ~^
      |       |
      |       char*
../corev_apu/tb/ariane_tb.cpp:111:7: warning: format ‘%s’ expects a matching ‘char*’ argument [-Wformat=]
  111 | "    %s -f rv64ui-p-add.fst $RISCV/riscv64-unknown-elf/share/riscv-tests/isa/rv64ui-p-add\n"
      |      ~^
      |       |
      |       char*
g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-overloaded-virtual -Wno-shadow -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable     -I/include -I/include -I/share/verilator/include/vltstd -I/home/ninolomata/Desktop/Development/cva6-development/cva6/tmp/toolchain-embs/include -I/home/ninolomata/Desktop/Development/cva6-development/cva6//tools/spike/include -std=c++17 -I../corev_apu/tb/dpi -O3 -DVL_DEBUG -I/home/ninolomata/Desktop/Development/cva6-development/cva6//tools/spike   -include Variane_testharness__pch.h.fast -c -o Variane_testharness.o Variane_testharness.cpp
g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-overloaded-virtual -Wno-shadow -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable     -I/include -I/include -I/share/verilator/include/vltstd -I/home/ninolomata/Desktop/Development/cva6-development/cva6/tmp/toolchain-embs/include -I/home/ninolomata/Desktop/Development/cva6-development/cva6//tools/spike/include -std=c++17 -I../corev_apu/tb/dpi -O3 -DVL_DEBUG -I/home/ninolomata/Desktop/Development/cva6-development/cva6//tools/spike   -include Variane_testharness__pch.h.fast -c -o Variane_testharness___024root__DepSet_h5fbfe5da__0.o Variane_testharness___024root__DepSet_h5fbfe5da__0.cpp
g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-overloaded-virtual -Wno-shadow -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable     -I/include -I/include -I/share/verilator/include/vltstd -I/home/ninolomata/Desktop/Development/cva6-development/cva6/tmp/toolchain-embs/include -I/home/ninolomata/Desktop/Development/cva6-development/cva6//tools/spike/include -std=c++17 -I../corev_apu/tb/dpi -O3 -DVL_DEBUG -I/home/ninolomata/Desktop/Development/cva6-development/cva6//tools/spike   -include Variane_testharness__pch.h.fast -c -o Variane_testharness___024root__DepSet_h5fbfe5da__1.o Variane_testharness___024root__DepSet_h5fbfe5da__1.cpp
g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-overloaded-virtual -Wno-shadow -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable     -I/include -I/include -I/share/verilator/include/vltstd -I/home/ninolomata/Desktop/Development/cva6-development/cva6/tmp/toolchain-embs/include -I/home/ninolomata/Desktop/Development/cva6-development/cva6//tools/spike/include -std=c++17 -I../corev_apu/tb/dpi -O3 -DVL_DEBUG -I/home/ninolomata/Desktop/Development/cva6-development/cva6//tools/spike   -include Variane_testharness__pch.h.fast -c -o Variane_testharness___024root__DepSet_h5fbfe5da__2.o Variane_testharness___024root__DepSet_h5fbfe5da__2.cpp
g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-overloaded-virtual -Wno-shadow -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable     -I/include -I/include -I/share/verilator/include/vltstd -I/home/ninolomata/Desktop/Development/cva6-development/cva6/tmp/toolchain-embs/include -I/home/ninolomata/Desktop/Development/cva6-development/cva6//tools/spike/include -std=c++17 -I../corev_apu/tb/dpi -O3 -DVL_DEBUG -I/home/ninolomata/Desktop/Development/cva6-development/cva6//tools/spike   -include Variane_testharness__pch.h.fast -c -o Variane_testharness___024root__DepSet_h5fbfe5da__3.o Variane_testharness___024root__DepSet_h5fbfe5da__3.cpp
g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-overloaded-virtual -Wno-shadow -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable     -I/include -I/include -I/share/verilator/include/vltstd -I/home/ninolomata/Desktop/Development/cva6-development/cva6/tmp/toolchain-embs/include -I/home/ninolomata/Desktop/Development/cva6-development/cva6//tools/spike/include -std=c++17 -I../corev_apu/tb/dpi -O3 -DVL_DEBUG -I/home/ninolomata/Desktop/Development/cva6-development/cva6//tools/spike   -include Variane_testharness__pch.h.fast -c -o Variane_testharness___024root__DepSet_h5fbfe5da__4.o Variane_testharness___024root__DepSet_h5fbfe5da__4.cpp
g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-overloaded-virtual -Wno-shadow -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable     -I/include -I/include -I/share/verilator/include/vltstd -I/home/ninolomata/Desktop/Development/cva6-development/cva6/tmp/toolchain-embs/include -I/home/ninolomata/Desktop/Development/cva6-development/cva6//tools/spike/include -std=c++17 -I../corev_apu/tb/dpi -O3 -DVL_DEBUG -I/home/ninolomata/Desktop/Development/cva6-development/cva6//tools/spike   -include Variane_testharness__pch.h.fast -c -o Variane_testharness___024root__DepSet_h5fbfe5da__5.o Variane_testharness___024root__DepSet_h5fbfe5da__5.cpp
g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-overloaded-virtual -Wno-shadow -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable     -I/include -I/include -I/share/verilator/include/vltstd -I/home/ninolomata/Desktop/Development/cva6-development/cva6/tmp/toolchain-embs/include -I/home/ninolomata/Desktop/Development/cva6-development/cva6//tools/spike/include -std=c++17 -I../corev_apu/tb/dpi -O3 -DVL_DEBUG -I/home/ninolomata/Desktop/Development/cva6-development/cva6//tools/spike   -include Variane_testharness__pch.h.fast -c -o Variane_testharness___024root__DepSet_h40fa4a98__0.o Variane_testharness___024root__DepSet_h40fa4a98__0.cpp
g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-overloaded-virtual -Wno-shadow -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable     -I/include -I/include -I/share/verilator/include/vltstd -I/home/ninolomata/Desktop/Development/cva6-development/cva6/tmp/toolchain-embs/include -I/home/ninolomata/Desktop/Development/cva6-development/cva6//tools/spike/include -std=c++17 -I../corev_apu/tb/dpi -O3 -DVL_DEBUG -I/home/ninolomata/Desktop/Development/cva6-development/cva6//tools/spike   -include Variane_testharness__pch.h.fast -c -o Variane_testharness___024root__DepSet_h40fa4a98__1.o Variane_testharness___024root__DepSet_h40fa4a98__1.cpp
g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-overloaded-virtual -Wno-shadow -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable     -I/include -I/include -I/share/verilator/include/vltstd -I/home/ninolomata/Desktop/Development/cva6-development/cva6/tmp/toolchain-embs/include -I/home/ninolomata/Desktop/Development/cva6-development/cva6//tools/spike/include -std=c++17 -I../corev_apu/tb/dpi -O3 -DVL_DEBUG -I/home/ninolomata/Desktop/Development/cva6-development/cva6//tools/spike   -include Variane_testharness__pch.h.fast -c -o Variane_testharness___024root__DepSet_h40fa4a98__2.o Variane_testharness___024root__DepSet_h40fa4a98__2.cpp
g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-overloaded-virtual -Wno-shadow -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable     -I/include -I/include -I/share/verilator/include/vltstd -I/home/ninolomata/Desktop/Development/cva6-development/cva6/tmp/toolchain-embs/include -I/home/ninolomata/Desktop/Development/cva6-development/cva6//tools/spike/include -std=c++17 -I../corev_apu/tb/dpi -O3 -DVL_DEBUG -I/home/ninolomata/Desktop/Development/cva6-development/cva6//tools/spike   -include Variane_testharness__pch.h.fast -c -o Variane_testharness___024root__DepSet_h40fa4a98__3.o Variane_testharness___024root__DepSet_h40fa4a98__3.cpp
g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-overloaded-virtual -Wno-shadow -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable     -I/include -I/include -I/share/verilator/include/vltstd -I/home/ninolomata/Desktop/Development/cva6-development/cva6/tmp/toolchain-embs/include -I/home/ninolomata/Desktop/Development/cva6-development/cva6//tools/spike/include -std=c++17 -I../corev_apu/tb/dpi -O3 -DVL_DEBUG -I/home/ninolomata/Desktop/Development/cva6-development/cva6//tools/spike   -include Variane_testharness__pch.h.fast -c -o Variane_testharness___024root__DepSet_h40fa4a98__4.o Variane_testharness___024root__DepSet_h40fa4a98__4.cpp
g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-overloaded-virtual -Wno-shadow -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable     -I/include -I/include -I/share/verilator/include/vltstd -I/home/ninolomata/Desktop/Development/cva6-development/cva6/tmp/toolchain-embs/include -I/home/ninolomata/Desktop/Development/cva6-development/cva6//tools/spike/include -std=c++17 -I../corev_apu/tb/dpi -O3 -DVL_DEBUG -I/home/ninolomata/Desktop/Development/cva6-development/cva6//tools/spike   -include Variane_testharness__pch.h.fast -c -o Variane_testharness___024root__DepSet_h40fa4a98__5.o Variane_testharness___024root__DepSet_h40fa4a98__5.cpp
g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-overloaded-virtual -Wno-shadow -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable     -I/include -I/include -I/share/verilator/include/vltstd -I/home/ninolomata/Desktop/Development/cva6-development/cva6/tmp/toolchain-embs/include -I/home/ninolomata/Desktop/Development/cva6-development/cva6//tools/spike/include -std=c++17 -I../corev_apu/tb/dpi -O3 -DVL_DEBUG -I/home/ninolomata/Desktop/Development/cva6-development/cva6//tools/spike   -include Variane_testharness__pch.h.fast -c -o Variane_testharness___024root__DepSet_h40fa4a98__6.o Variane_testharness___024root__DepSet_h40fa4a98__6.cpp
g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-overloaded-virtual -Wno-shadow -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable     -I/include -I/include -I/share/verilator/include/vltstd -I/home/ninolomata/Desktop/Development/cva6-development/cva6/tmp/toolchain-embs/include -I/home/ninolomata/Desktop/Development/cva6-development/cva6//tools/spike/include -std=c++17 -I../corev_apu/tb/dpi -O3 -DVL_DEBUG -I/home/ninolomata/Desktop/Development/cva6-development/cva6//tools/spike   -include Variane_testharness__pch.h.fast -c -o Variane_testharness___024root__DepSet_h40fa4a98__7.o Variane_testharness___024root__DepSet_h40fa4a98__7.cpp
g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-overloaded-virtual -Wno-shadow -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable     -I/include -I/include -I/share/verilator/include/vltstd -I/home/ninolomata/Desktop/Development/cva6-development/cva6/tmp/toolchain-embs/include -I/home/ninolomata/Desktop/Development/cva6-development/cva6//tools/spike/include -std=c++17 -I../corev_apu/tb/dpi -O3 -DVL_DEBUG -I/home/ninolomata/Desktop/Development/cva6-development/cva6//tools/spike   -include Variane_testharness__pch.h.fast -c -o Variane_testharness___024root__DepSet_h40fa4a98__8.o Variane_testharness___024root__DepSet_h40fa4a98__8.cpp
g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-overloaded-virtual -Wno-shadow -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable     -I/include -I/include -I/share/verilator/include/vltstd -I/home/ninolomata/Desktop/Development/cva6-development/cva6/tmp/toolchain-embs/include -I/home/ninolomata/Desktop/Development/cva6-development/cva6//tools/spike/include -std=c++17 -I../corev_apu/tb/dpi -O3 -DVL_DEBUG -I/home/ninolomata/Desktop/Development/cva6-development/cva6//tools/spike   -include Variane_testharness__pch.h.fast -c -o Variane_testharness___024root__DepSet_h40fa4a98__9.o Variane_testharness___024root__DepSet_h40fa4a98__9.cpp
g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-overloaded-virtual -Wno-shadow -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable     -I/include -I/include -I/share/verilator/include/vltstd -I/home/ninolomata/Desktop/Development/cva6-development/cva6/tmp/toolchain-embs/include -I/home/ninolomata/Desktop/Development/cva6-development/cva6//tools/spike/include -std=c++17 -I../corev_apu/tb/dpi -O3 -DVL_DEBUG -I/home/ninolomata/Desktop/Development/cva6-development/cva6//tools/spike   -include Variane_testharness__pch.h.fast -c -o Variane_testharness___024root__DepSet_h40fa4a98__10.o Variane_testharness___024root__DepSet_h40fa4a98__10.cpp
g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-overloaded-virtual -Wno-shadow -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable     -I/include -I/include -I/share/verilator/include/vltstd -I/home/ninolomata/Desktop/Development/cva6-development/cva6/tmp/toolchain-embs/include -I/home/ninolomata/Desktop/Development/cva6-development/cva6//tools/spike/include -std=c++17 -I../corev_apu/tb/dpi -O3 -DVL_DEBUG -I/home/ninolomata/Desktop/Development/cva6-development/cva6//tools/spike   -include Variane_testharness__pch.h.fast -c -o Variane_testharness___024root__DepSet_h40fa4a98__11.o Variane_testharness___024root__DepSet_h40fa4a98__11.cpp
g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-overloaded-virtual -Wno-shadow -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable     -I/include -I/include -I/share/verilator/include/vltstd -I/home/ninolomata/Desktop/Development/cva6-development/cva6/tmp/toolchain-embs/include -I/home/ninolomata/Desktop/Development/cva6-development/cva6//tools/spike/include -std=c++17 -I../corev_apu/tb/dpi -O3 -DVL_DEBUG -I/home/ninolomata/Desktop/Development/cva6-development/cva6//tools/spike   -include Variane_testharness__pch.h.fast -c -o Variane_testharness___024root__DepSet_h40fa4a98__12.o Variane_testharness___024root__DepSet_h40fa4a98__12.cpp
g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-overloaded-virtual -Wno-shadow -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable     -I/include -I/include -I/share/verilator/include/vltstd -I/home/ninolomata/Desktop/Development/cva6-development/cva6/tmp/toolchain-embs/include -I/home/ninolomata/Desktop/Development/cva6-development/cva6//tools/spike/include -std=c++17 -I../corev_apu/tb/dpi -O3 -DVL_DEBUG -I/home/ninolomata/Desktop/Development/cva6-development/cva6//tools/spike   -include Variane_testharness__pch.h.fast -c -o Variane_testharness___024root__DepSet_h40fa4a98__13.o Variane_testharness___024root__DepSet_h40fa4a98__13.cpp
g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-overloaded-virtual -Wno-shadow -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable     -I/include -I/include -I/share/verilator/include/vltstd -I/home/ninolomata/Desktop/Development/cva6-development/cva6/tmp/toolchain-embs/include -I/home/ninolomata/Desktop/Development/cva6-development/cva6//tools/spike/include -std=c++17 -I../corev_apu/tb/dpi -O3 -DVL_DEBUG -I/home/ninolomata/Desktop/Development/cva6-development/cva6//tools/spike   -include Variane_testharness__pch.h.fast -c -o Variane_testharness___024root__DepSet_h40fa4a98__14.o Variane_testharness___024root__DepSet_h40fa4a98__14.cpp
g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-overloaded-virtual -Wno-shadow -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable     -I/include -I/include -I/share/verilator/include/vltstd -I/home/ninolomata/Desktop/Development/cva6-development/cva6/tmp/toolchain-embs/include -I/home/ninolomata/Desktop/Development/cva6-development/cva6//tools/spike/include -std=c++17 -I../corev_apu/tb/dpi -O3 -DVL_DEBUG -I/home/ninolomata/Desktop/Development/cva6-development/cva6//tools/spike   -include Variane_testharness__pch.h.fast -c -o Variane_testharness___024root__DepSet_h40fa4a98__15.o Variane_testharness___024root__DepSet_h40fa4a98__15.cpp
g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-overloaded-virtual -Wno-shadow -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable     -I/include -I/include -I/share/verilator/include/vltstd -I/home/ninolomata/Desktop/Development/cva6-development/cva6/tmp/toolchain-embs/include -I/home/ninolomata/Desktop/Development/cva6-development/cva6//tools/spike/include -std=c++17 -I../corev_apu/tb/dpi -O3 -DVL_DEBUG -I/home/ninolomata/Desktop/Development/cva6-development/cva6//tools/spike   -include Variane_testharness__pch.h.fast -c -o Variane_testharness___024root__DepSet_h40fa4a98__16.o Variane_testharness___024root__DepSet_h40fa4a98__16.cpp
g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-overloaded-virtual -Wno-shadow -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable     -I/include -I/include -I/share/verilator/include/vltstd -I/home/ninolomata/Desktop/Development/cva6-development/cva6/tmp/toolchain-embs/include -I/home/ninolomata/Desktop/Development/cva6-development/cva6//tools/spike/include -std=c++17 -I../corev_apu/tb/dpi -O3 -DVL_DEBUG -I/home/ninolomata/Desktop/Development/cva6-development/cva6//tools/spike   -include Variane_testharness__pch.h.fast -c -o Variane_testharness___024root__DepSet_h40fa4a98__17.o Variane_testharness___024root__DepSet_h40fa4a98__17.cpp
g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-overloaded-virtual -Wno-shadow -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable     -I/include -I/include -I/share/verilator/include/vltstd -I/home/ninolomata/Desktop/Development/cva6-development/cva6/tmp/toolchain-embs/include -I/home/ninolomata/Desktop/Development/cva6-development/cva6//tools/spike/include -std=c++17 -I../corev_apu/tb/dpi -O3 -DVL_DEBUG -I/home/ninolomata/Desktop/Development/cva6-development/cva6//tools/spike   -include Variane_testharness__pch.h.fast -c -o Variane_testharness___024root__DepSet_h40fa4a98__18.o Variane_testharness___024root__DepSet_h40fa4a98__18.cpp
g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-overloaded-virtual -Wno-shadow -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable     -I/include -I/include -I/share/verilator/include/vltstd -I/home/ninolomata/Desktop/Development/cva6-development/cva6/tmp/toolchain-embs/include -I/home/ninolomata/Desktop/Development/cva6-development/cva6//tools/spike/include -std=c++17 -I../corev_apu/tb/dpi -O3 -DVL_DEBUG -I/home/ninolomata/Desktop/Development/cva6-development/cva6//tools/spike   -include Variane_testharness__pch.h.fast -c -o Variane_testharness___024root__DepSet_h40fa4a98__19.o Variane_testharness___024root__DepSet_h40fa4a98__19.cpp
g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-overloaded-virtual -Wno-shadow -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable     -I/include -I/include -I/share/verilator/include/vltstd -I/home/ninolomata/Desktop/Development/cva6-development/cva6/tmp/toolchain-embs/include -I/home/ninolomata/Desktop/Development/cva6-development/cva6//tools/spike/include -std=c++17 -I../corev_apu/tb/dpi -O3 -DVL_DEBUG -I/home/ninolomata/Desktop/Development/cva6-development/cva6//tools/spike   -include Variane_testharness__pch.h.fast -c -o Variane_testharness___024root__DepSet_h40fa4a98__20.o Variane_testharness___024root__DepSet_h40fa4a98__20.cpp
g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-overloaded-virtual -Wno-shadow -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable     -I/include -I/include -I/share/verilator/include/vltstd -I/home/ninolomata/Desktop/Development/cva6-development/cva6/tmp/toolchain-embs/include -I/home/ninolomata/Desktop/Development/cva6-development/cva6//tools/spike/include -std=c++17 -I../corev_apu/tb/dpi -O3 -DVL_DEBUG -I/home/ninolomata/Desktop/Development/cva6-development/cva6//tools/spike   -include Variane_testharness__pch.h.fast -c -o Variane_testharness___024root__DepSet_h40fa4a98__21.o Variane_testharness___024root__DepSet_h40fa4a98__21.cpp
g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-overloaded-virtual -Wno-shadow -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable     -I/include -I/include -I/share/verilator/include/vltstd -I/home/ninolomata/Desktop/Development/cva6-development/cva6/tmp/toolchain-embs/include -I/home/ninolomata/Desktop/Development/cva6-development/cva6//tools/spike/include -std=c++17 -I../corev_apu/tb/dpi -O3 -DVL_DEBUG -I/home/ninolomata/Desktop/Development/cva6-development/cva6//tools/spike   -include Variane_testharness__pch.h.fast -c -o Variane_testharness___024root__DepSet_h40fa4a98__22.o Variane_testharness___024root__DepSet_h40fa4a98__22.cpp
g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-overloaded-virtual -Wno-shadow -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable     -I/include -I/include -I/share/verilator/include/vltstd -I/home/ninolomata/Desktop/Development/cva6-development/cva6/tmp/toolchain-embs/include -I/home/ninolomata/Desktop/Development/cva6-development/cva6//tools/spike/include -std=c++17 -I../corev_apu/tb/dpi -O3 -DVL_DEBUG -I/home/ninolomata/Desktop/Development/cva6-development/cva6//tools/spike   -include Variane_testharness__pch.h.fast -c -o Variane_testharness___024root__DepSet_h40fa4a98__23.o Variane_testharness___024root__DepSet_h40fa4a98__23.cpp
g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-overloaded-virtual -Wno-shadow -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable     -I/include -I/include -I/share/verilator/include/vltstd -I/home/ninolomata/Desktop/Development/cva6-development/cva6/tmp/toolchain-embs/include -I/home/ninolomata/Desktop/Development/cva6-development/cva6//tools/spike/include -std=c++17 -I../corev_apu/tb/dpi -O3 -DVL_DEBUG -I/home/ninolomata/Desktop/Development/cva6-development/cva6//tools/spike   -include Variane_testharness__pch.h.fast -c -o Variane_testharness___024root__DepSet_h40fa4a98__24.o Variane_testharness___024root__DepSet_h40fa4a98__24.cpp
g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-overloaded-virtual -Wno-shadow -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable     -I/include -I/include -I/share/verilator/include/vltstd -I/home/ninolomata/Desktop/Development/cva6-development/cva6/tmp/toolchain-embs/include -I/home/ninolomata/Desktop/Development/cva6-development/cva6//tools/spike/include -std=c++17 -I../corev_apu/tb/dpi -O3 -DVL_DEBUG -I/home/ninolomata/Desktop/Development/cva6-development/cva6//tools/spike   -include Variane_testharness__pch.h.fast -c -o Variane_testharness___024root__DepSet_h40fa4a98__25.o Variane_testharness___024root__DepSet_h40fa4a98__25.cpp
g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-overloaded-virtual -Wno-shadow -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable     -I/include -I/include -I/share/verilator/include/vltstd -I/home/ninolomata/Desktop/Development/cva6-development/cva6/tmp/toolchain-embs/include -I/home/ninolomata/Desktop/Development/cva6-development/cva6//tools/spike/include -std=c++17 -I../corev_apu/tb/dpi -O3 -DVL_DEBUG -I/home/ninolomata/Desktop/Development/cva6-development/cva6//tools/spike   -include Variane_testharness__pch.h.fast -c -o Variane_testharness___024root__DepSet_h40fa4a98__26.o Variane_testharness___024root__DepSet_h40fa4a98__26.cpp
g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-overloaded-virtual -Wno-shadow -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable     -I/include -I/include -I/share/verilator/include/vltstd -I/home/ninolomata/Desktop/Development/cva6-development/cva6/tmp/toolchain-embs/include -I/home/ninolomata/Desktop/Development/cva6-development/cva6//tools/spike/include -std=c++17 -I../corev_apu/tb/dpi -O3 -DVL_DEBUG -I/home/ninolomata/Desktop/Development/cva6-development/cva6//tools/spike   -include Variane_testharness__pch.h.fast -c -o Variane_testharness___024root__DepSet_h40fa4a98__27.o Variane_testharness___024root__DepSet_h40fa4a98__27.cpp
g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-overloaded-virtual -Wno-shadow -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable     -I/include -I/include -I/share/verilator/include/vltstd -I/home/ninolomata/Desktop/Development/cva6-development/cva6/tmp/toolchain-embs/include -I/home/ninolomata/Desktop/Development/cva6-development/cva6//tools/spike/include -std=c++17 -I../corev_apu/tb/dpi -O3 -DVL_DEBUG -I/home/ninolomata/Desktop/Development/cva6-development/cva6//tools/spike   -include Variane_testharness__pch.h.fast -c -o Variane_testharness___024root__DepSet_h40fa4a98__28.o Variane_testharness___024root__DepSet_h40fa4a98__28.cpp
g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-overloaded-virtual -Wno-shadow -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable     -I/include -I/include -I/share/verilator/include/vltstd -I/home/ninolomata/Desktop/Development/cva6-development/cva6/tmp/toolchain-embs/include -I/home/ninolomata/Desktop/Development/cva6-development/cva6//tools/spike/include -std=c++17 -I../corev_apu/tb/dpi -O3 -DVL_DEBUG -I/home/ninolomata/Desktop/Development/cva6-development/cva6//tools/spike   -include Variane_testharness__pch.h.fast -c -o Variane_testharness___024root__DepSet_h40fa4a98__29.o Variane_testharness___024root__DepSet_h40fa4a98__29.cpp
g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-overloaded-virtual -Wno-shadow -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable     -I/include -I/include -I/share/verilator/include/vltstd -I/home/ninolomata/Desktop/Development/cva6-development/cva6/tmp/toolchain-embs/include -I/home/ninolomata/Desktop/Development/cva6-development/cva6//tools/spike/include -std=c++17 -I../corev_apu/tb/dpi -O3 -DVL_DEBUG -I/home/ninolomata/Desktop/Development/cva6-development/cva6//tools/spike   -include Variane_testharness__pch.h.fast -c -o Variane_testharness___024root__DepSet_h40fa4a98__30.o Variane_testharness___024root__DepSet_h40fa4a98__30.cpp
g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-overloaded-virtual -Wno-shadow -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable     -I/include -I/include -I/share/verilator/include/vltstd -I/home/ninolomata/Desktop/Development/cva6-development/cva6/tmp/toolchain-embs/include -I/home/ninolomata/Desktop/Development/cva6-development/cva6//tools/spike/include -std=c++17 -I../corev_apu/tb/dpi -O3 -DVL_DEBUG -I/home/ninolomata/Desktop/Development/cva6-development/cva6//tools/spike   -include Variane_testharness__pch.h.fast -c -o Variane_testharness___024root__DepSet_h40fa4a98__31.o Variane_testharness___024root__DepSet_h40fa4a98__31.cpp
g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-overloaded-virtual -Wno-shadow -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable     -I/include -I/include -I/share/verilator/include/vltstd -I/home/ninolomata/Desktop/Development/cva6-development/cva6/tmp/toolchain-embs/include -I/home/ninolomata/Desktop/Development/cva6-development/cva6//tools/spike/include -std=c++17 -I../corev_apu/tb/dpi -O3 -DVL_DEBUG -I/home/ninolomata/Desktop/Development/cva6-development/cva6//tools/spike   -include Variane_testharness__pch.h.fast -c -o Variane_testharness___024root__DepSet_h40fa4a98__32.o Variane_testharness___024root__DepSet_h40fa4a98__32.cpp
g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-overloaded-virtual -Wno-shadow -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable     -I/include -I/include -I/share/verilator/include/vltstd -I/home/ninolomata/Desktop/Development/cva6-development/cva6/tmp/toolchain-embs/include -I/home/ninolomata/Desktop/Development/cva6-development/cva6//tools/spike/include -std=c++17 -I../corev_apu/tb/dpi -O3 -DVL_DEBUG -I/home/ninolomata/Desktop/Development/cva6-development/cva6//tools/spike   -include Variane_testharness__pch.h.fast -c -o Variane_testharness___024root__DepSet_h40fa4a98__33.o Variane_testharness___024root__DepSet_h40fa4a98__33.cpp
g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-overloaded-virtual -Wno-shadow -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable     -I/include -I/include -I/share/verilator/include/vltstd -I/home/ninolomata/Desktop/Development/cva6-development/cva6/tmp/toolchain-embs/include -I/home/ninolomata/Desktop/Development/cva6-development/cva6//tools/spike/include -std=c++17 -I../corev_apu/tb/dpi -O3 -DVL_DEBUG -I/home/ninolomata/Desktop/Development/cva6-development/cva6//tools/spike   -include Variane_testharness__pch.h.fast -c -o Variane_testharness___024root__DepSet_h40fa4a98__34.o Variane_testharness___024root__DepSet_h40fa4a98__34.cpp
g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-overloaded-virtual -Wno-shadow -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable     -I/include -I/include -I/share/verilator/include/vltstd -I/home/ninolomata/Desktop/Development/cva6-development/cva6/tmp/toolchain-embs/include -I/home/ninolomata/Desktop/Development/cva6-development/cva6//tools/spike/include -std=c++17 -I../corev_apu/tb/dpi -O3 -DVL_DEBUG -I/home/ninolomata/Desktop/Development/cva6-development/cva6//tools/spike   -include Variane_testharness__pch.h.fast -c -o Variane_testharness___024root__DepSet_h40fa4a98__35.o Variane_testharness___024root__DepSet_h40fa4a98__35.cpp
g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-overloaded-virtual -Wno-shadow -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable     -I/include -I/include -I/share/verilator/include/vltstd -I/home/ninolomata/Desktop/Development/cva6-development/cva6/tmp/toolchain-embs/include -I/home/ninolomata/Desktop/Development/cva6-development/cva6//tools/spike/include -std=c++17 -I../corev_apu/tb/dpi -O3 -DVL_DEBUG -I/home/ninolomata/Desktop/Development/cva6-development/cva6//tools/spike   -include Variane_testharness__pch.h.fast -c -o Variane_testharness___024root__DepSet_h40fa4a98__36.o Variane_testharness___024root__DepSet_h40fa4a98__36.cpp
g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-overloaded-virtual -Wno-shadow -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable     -I/include -I/include -I/share/verilator/include/vltstd -I/home/ninolomata/Desktop/Development/cva6-development/cva6/tmp/toolchain-embs/include -I/home/ninolomata/Desktop/Development/cva6-development/cva6//tools/spike/include -std=c++17 -I../corev_apu/tb/dpi -O3 -DVL_DEBUG -I/home/ninolomata/Desktop/Development/cva6-development/cva6//tools/spike   -include Variane_testharness__pch.h.fast -c -o Variane_testharness___024root__DepSet_h40fa4a98__37.o Variane_testharness___024root__DepSet_h40fa4a98__37.cpp
g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-overloaded-virtual -Wno-shadow -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable     -I/include -I/include -I/share/verilator/include/vltstd -I/home/ninolomata/Desktop/Development/cva6-development/cva6/tmp/toolchain-embs/include -I/home/ninolomata/Desktop/Development/cva6-development/cva6//tools/spike/include -std=c++17 -I../corev_apu/tb/dpi -O3 -DVL_DEBUG -I/home/ninolomata/Desktop/Development/cva6-development/cva6//tools/spike   -include Variane_testharness__pch.h.fast -c -o Variane_testharness___024unit__DepSet_h86bd86a4__0.o Variane_testharness___024unit__DepSet_h86bd86a4__0.cpp
g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-overloaded-virtual -Wno-shadow -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable     -I/include -I/include -I/share/verilator/include/vltstd -I/home/ninolomata/Desktop/Development/cva6-development/cva6/tmp/toolchain-embs/include -I/home/ninolomata/Desktop/Development/cva6-development/cva6//tools/spike/include -std=c++17 -I../corev_apu/tb/dpi -O3 -DVL_DEBUG -I/home/ninolomata/Desktop/Development/cva6-development/cva6//tools/spike   -include Variane_testharness__pch.h.fast -c -o Variane_testharness_uart_bus__DepSet_h03179670__0.o Variane_testharness_uart_bus__DepSet_h03179670__0.cpp
g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-overloaded-virtual -Wno-shadow -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable     -I/include -I/include -I/share/verilator/include/vltstd -I/home/ninolomata/Desktop/Development/cva6-development/cva6/tmp/toolchain-embs/include -I/home/ninolomata/Desktop/Development/cva6-development/cva6//tools/spike/include -std=c++17 -I../corev_apu/tb/dpi -O3 -DVL_DEBUG -I/home/ninolomata/Desktop/Development/cva6-development/cva6//tools/spike   -include Variane_testharness__pch.h.fast -c -o Variane_testharness_AXI_BUS__A40_AB40_AC5_AD1__DepSet_h019048de__0.o Variane_testharness_AXI_BUS__A40_AB40_AC5_AD1__DepSet_h019048de__0.cpp
g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-overloaded-virtual -Wno-shadow -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable     -I/include -I/include -I/share/verilator/include/vltstd -I/home/ninolomata/Desktop/Development/cva6-development/cva6/tmp/toolchain-embs/include -I/home/ninolomata/Desktop/Development/cva6-development/cva6//tools/spike/include -std=c++17 -I../corev_apu/tb/dpi -O3 -DVL_DEBUG -I/home/ninolomata/Desktop/Development/cva6-development/cva6//tools/spike   -include Variane_testharness__pch.h.fast -c -o Variane_testharness_AXI_BUS__A40_AB40_AC6_AD1__DepSet_hfb6261d9__0.o Variane_testharness_AXI_BUS__A40_AB40_AC6_AD1__DepSet_hfb6261d9__0.cpp
g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-overloaded-virtual -Wno-shadow -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable     -I/include -I/include -I/share/verilator/include/vltstd -I/home/ninolomata/Desktop/Development/cva6-development/cva6/tmp/toolchain-embs/include -I/home/ninolomata/Desktop/Development/cva6-development/cva6//tools/spike/include -std=c++17 -I../corev_apu/tb/dpi -O3 -DVL_DEBUG -I/home/ninolomata/Desktop/Development/cva6-development/cva6//tools/spike   -include Variane_testharness__pch.h.fast -c -o Variane_testharness_REG_BUS__A20_D20__DepSet_ha23f2320__0.o Variane_testharness_REG_BUS__A20_D20__DepSet_ha23f2320__0.cpp
g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-overloaded-virtual -Wno-shadow -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable     -I/include -I/include -I/share/verilator/include/vltstd -I/home/ninolomata/Desktop/Development/cva6-development/cva6/tmp/toolchain-embs/include -I/home/ninolomata/Desktop/Development/cva6-development/cva6//tools/spike/include -std=c++17 -I../corev_apu/tb/dpi -O3 -DVL_DEBUG -I/home/ninolomata/Desktop/Development/cva6-development/cva6//tools/spike   -include Variane_testharness__pch.h.fast -c -o Variane_testharness__Dpi.o Variane_testharness__Dpi.cpp
g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-overloaded-virtual -Wno-shadow -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable     -I/include -I/include -I/share/verilator/include/vltstd -I/home/ninolomata/Desktop/Development/cva6-development/cva6/tmp/toolchain-embs/include -I/home/ninolomata/Desktop/Development/cva6-development/cva6//tools/spike/include -std=c++17 -I../corev_apu/tb/dpi -O3 -DVL_DEBUG -I/home/ninolomata/Desktop/Development/cva6-development/cva6//tools/spike   -include Variane_testharness__pch.h.fast -c -o Variane_testharness__Trace__0.o Variane_testharness__Trace__0.cpp
g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-overloaded-virtual -Wno-shadow -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable     -I/include -I/include -I/share/verilator/include/vltstd -I/home/ninolomata/Desktop/Development/cva6-development/cva6/tmp/toolchain-embs/include -I/home/ninolomata/Desktop/Development/cva6-development/cva6//tools/spike/include -std=c++17 -I../corev_apu/tb/dpi -O3 -DVL_DEBUG -I/home/ninolomata/Desktop/Development/cva6-development/cva6//tools/spike   -include Variane_testharness__pch.h.fast -c -o Variane_testharness__Trace__1.o Variane_testharness__Trace__1.cpp
g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-overloaded-virtual -Wno-shadow -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable     -I/include -I/include -I/share/verilator/include/vltstd -I/home/ninolomata/Desktop/Development/cva6-development/cva6/tmp/toolchain-embs/include -I/home/ninolomata/Desktop/Development/cva6-development/cva6//tools/spike/include -std=c++17 -I../corev_apu/tb/dpi -O3 -DVL_DEBUG -I/home/ninolomata/Desktop/Development/cva6-development/cva6//tools/spike   -include Variane_testharness__pch.h.fast -c -o Variane_testharness__Trace__2.o Variane_testharness__Trace__2.cpp
g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-overloaded-virtual -Wno-shadow -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable     -I/include -I/include -I/share/verilator/include/vltstd -I/home/ninolomata/Desktop/Development/cva6-development/cva6/tmp/toolchain-embs/include -I/home/ninolomata/Desktop/Development/cva6-development/cva6//tools/spike/include -std=c++17 -I../corev_apu/tb/dpi -O3 -DVL_DEBUG -I/home/ninolomata/Desktop/Development/cva6-development/cva6//tools/spike   -include Variane_testharness__pch.h.fast -c -o Variane_testharness__Trace__3.o Variane_testharness__Trace__3.cpp
g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-overloaded-virtual -Wno-shadow -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable     -I/include -I/include -I/share/verilator/include/vltstd -I/home/ninolomata/Desktop/Development/cva6-development/cva6/tmp/toolchain-embs/include -I/home/ninolomata/Desktop/Development/cva6-development/cva6//tools/spike/include -std=c++17 -I../corev_apu/tb/dpi -O3 -DVL_DEBUG -I/home/ninolomata/Desktop/Development/cva6-development/cva6//tools/spike   -include Variane_testharness__pch.h.fast -c -o Variane_testharness__Trace__4.o Variane_testharness__Trace__4.cpp
g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-overloaded-virtual -Wno-shadow -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable     -I/include -I/include -I/share/verilator/include/vltstd -I/home/ninolomata/Desktop/Development/cva6-development/cva6/tmp/toolchain-embs/include -I/home/ninolomata/Desktop/Development/cva6-development/cva6//tools/spike/include -std=c++17 -I../corev_apu/tb/dpi -O3 -DVL_DEBUG -I/home/ninolomata/Desktop/Development/cva6-development/cva6//tools/spike   -include Variane_testharness__pch.h.fast -c -o Variane_testharness__Trace__5.o Variane_testharness__Trace__5.cpp
g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-overloaded-virtual -Wno-shadow -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable     -I/include -I/include -I/share/verilator/include/vltstd -I/home/ninolomata/Desktop/Development/cva6-development/cva6/tmp/toolchain-embs/include -I/home/ninolomata/Desktop/Development/cva6-development/cva6//tools/spike/include -std=c++17 -I../corev_apu/tb/dpi -O3 -DVL_DEBUG -I/home/ninolomata/Desktop/Development/cva6-development/cva6//tools/spike   -include Variane_testharness__pch.h.fast -c -o Variane_testharness__Trace__6.o Variane_testharness__Trace__6.cpp
g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-overloaded-virtual -Wno-shadow -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable     -I/include -I/include -I/share/verilator/include/vltstd -I/home/ninolomata/Desktop/Development/cva6-development/cva6/tmp/toolchain-embs/include -I/home/ninolomata/Desktop/Development/cva6-development/cva6//tools/spike/include -std=c++17 -I../corev_apu/tb/dpi -O3 -DVL_DEBUG -I/home/ninolomata/Desktop/Development/cva6-development/cva6//tools/spike   -include Variane_testharness__pch.h.fast -c -o Variane_testharness__Trace__7.o Variane_testharness__Trace__7.cpp
g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-overloaded-virtual -Wno-shadow -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable     -I/include -I/include -I/share/verilator/include/vltstd -I/home/ninolomata/Desktop/Development/cva6-development/cva6/tmp/toolchain-embs/include -I/home/ninolomata/Desktop/Development/cva6-development/cva6//tools/spike/include -std=c++17 -I../corev_apu/tb/dpi -O3 -DVL_DEBUG -I/home/ninolomata/Desktop/Development/cva6-development/cva6//tools/spike   -include Variane_testharness__pch.h.fast -c -o Variane_testharness__Trace__8.o Variane_testharness__Trace__8.cpp
g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-overloaded-virtual -Wno-shadow -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable     -I/include -I/include -I/share/verilator/include/vltstd -I/home/ninolomata/Desktop/Development/cva6-development/cva6/tmp/toolchain-embs/include -I/home/ninolomata/Desktop/Development/cva6-development/cva6//tools/spike/include -std=c++17 -I../corev_apu/tb/dpi -O3 -DVL_DEBUG -I/home/ninolomata/Desktop/Development/cva6-development/cva6//tools/spike   -include Variane_testharness__pch.h.fast -c -o Variane_testharness__Trace__9.o Variane_testharness__Trace__9.cpp
g++   -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-overloaded-virtual -Wno-shadow -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable     -I/include -I/include -I/share/verilator/include/vltstd -I/home/ninolomata/Desktop/Development/cva6-development/cva6/tmp/toolchain-embs/include -I/home/ninolomata/Desktop/Development/cva6-development/cva6//tools/spike/include -std=c++17 -I../corev_apu/tb/dpi -O3 -DVL_DEBUG -I/home/ninolomata/Desktop/Development/cva6-development/cva6//tools/spike   -include Variane_testharness__pch.h.slow -c -o Variane_testharness__ConstPool_0.o Variane_testharness__ConstPool_0.cpp
g++   -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-overloaded-virtual -Wno-shadow -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable     -I/include -I/include -I/share/verilator/include/vltstd -I/home/ninolomata/Desktop/Development/cva6-development/cva6/tmp/toolchain-embs/include -I/home/ninolomata/Desktop/Development/cva6-development/cva6//tools/spike/include -std=c++17 -I../corev_apu/tb/dpi -O3 -DVL_DEBUG -I/home/ninolomata/Desktop/Development/cva6-development/cva6//tools/spike   -include Variane_testharness__pch.h.slow -c -o Variane_testharness___024root__Slow.o Variane_testharness___024root__Slow.cpp
g++   -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-overloaded-virtual -Wno-shadow -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable     -I/include -I/include -I/share/verilator/include/vltstd -I/home/ninolomata/Desktop/Development/cva6-development/cva6/tmp/toolchain-embs/include -I/home/ninolomata/Desktop/Development/cva6-development/cva6//tools/spike/include -std=c++17 -I../corev_apu/tb/dpi -O3 -DVL_DEBUG -I/home/ninolomata/Desktop/Development/cva6-development/cva6//tools/spike   -include Variane_testharness__pch.h.slow -c -o Variane_testharness___024root__DepSet_h5fbfe5da__0__Slow.o Variane_testharness___024root__DepSet_h5fbfe5da__0__Slow.cpp
g++   -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-overloaded-virtual -Wno-shadow -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable     -I/include -I/include -I/share/verilator/include/vltstd -I/home/ninolomata/Desktop/Development/cva6-development/cva6/tmp/toolchain-embs/include -I/home/ninolomata/Desktop/Development/cva6-development/cva6//tools/spike/include -std=c++17 -I../corev_apu/tb/dpi -O3 -DVL_DEBUG -I/home/ninolomata/Desktop/Development/cva6-development/cva6//tools/spike   -include Variane_testharness__pch.h.slow -c -o Variane_testharness___024root__DepSet_h5fbfe5da__1__Slow.o Variane_testharness___024root__DepSet_h5fbfe5da__1__Slow.cpp
g++   -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-overloaded-virtual -Wno-shadow -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable     -I/include -I/include -I/share/verilator/include/vltstd -I/home/ninolomata/Desktop/Development/cva6-development/cva6/tmp/toolchain-embs/include -I/home/ninolomata/Desktop/Development/cva6-development/cva6//tools/spike/include -std=c++17 -I../corev_apu/tb/dpi -O3 -DVL_DEBUG -I/home/ninolomata/Desktop/Development/cva6-development/cva6//tools/spike   -include Variane_testharness__pch.h.slow -c -o Variane_testharness___024root__DepSet_h5fbfe5da__2__Slow.o Variane_testharness___024root__DepSet_h5fbfe5da__2__Slow.cpp
g++   -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-overloaded-virtual -Wno-shadow -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable     -I/include -I/include -I/share/verilator/include/vltstd -I/home/ninolomata/Desktop/Development/cva6-development/cva6/tmp/toolchain-embs/include -I/home/ninolomata/Desktop/Development/cva6-development/cva6//tools/spike/include -std=c++17 -I../corev_apu/tb/dpi -O3 -DVL_DEBUG -I/home/ninolomata/Desktop/Development/cva6-development/cva6//tools/spike   -include Variane_testharness__pch.h.slow -c -o Variane_testharness___024root__DepSet_h5fbfe5da__3__Slow.o Variane_testharness___024root__DepSet_h5fbfe5da__3__Slow.cpp
g++   -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-overloaded-virtual -Wno-shadow -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable     -I/include -I/include -I/share/verilator/include/vltstd -I/home/ninolomata/Desktop/Development/cva6-development/cva6/tmp/toolchain-embs/include -I/home/ninolomata/Desktop/Development/cva6-development/cva6//tools/spike/include -std=c++17 -I../corev_apu/tb/dpi -O3 -DVL_DEBUG -I/home/ninolomata/Desktop/Development/cva6-development/cva6//tools/spike   -include Variane_testharness__pch.h.slow -c -o Variane_testharness___024root__DepSet_h5fbfe5da__4__Slow.o Variane_testharness___024root__DepSet_h5fbfe5da__4__Slow.cpp
g++   -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-overloaded-virtual -Wno-shadow -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable     -I/include -I/include -I/share/verilator/include/vltstd -I/home/ninolomata/Desktop/Development/cva6-development/cva6/tmp/toolchain-embs/include -I/home/ninolomata/Desktop/Development/cva6-development/cva6//tools/spike/include -std=c++17 -I../corev_apu/tb/dpi -O3 -DVL_DEBUG -I/home/ninolomata/Desktop/Development/cva6-development/cva6//tools/spike   -include Variane_testharness__pch.h.slow -c -o Variane_testharness___024root__DepSet_h40fa4a98__0__Slow.o Variane_testharness___024root__DepSet_h40fa4a98__0__Slow.cpp
g++   -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-overloaded-virtual -Wno-shadow -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable     -I/include -I/include -I/share/verilator/include/vltstd -I/home/ninolomata/Desktop/Development/cva6-development/cva6/tmp/toolchain-embs/include -I/home/ninolomata/Desktop/Development/cva6-development/cva6//tools/spike/include -std=c++17 -I../corev_apu/tb/dpi -O3 -DVL_DEBUG -I/home/ninolomata/Desktop/Development/cva6-development/cva6//tools/spike   -include Variane_testharness__pch.h.slow -c -o Variane_testharness___024root__DepSet_h40fa4a98__1__Slow.o Variane_testharness___024root__DepSet_h40fa4a98__1__Slow.cpp
g++   -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-overloaded-virtual -Wno-shadow -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable     -I/include -I/include -I/share/verilator/include/vltstd -I/home/ninolomata/Desktop/Development/cva6-development/cva6/tmp/toolchain-embs/include -I/home/ninolomata/Desktop/Development/cva6-development/cva6//tools/spike/include -std=c++17 -I../corev_apu/tb/dpi -O3 -DVL_DEBUG -I/home/ninolomata/Desktop/Development/cva6-development/cva6//tools/spike   -include Variane_testharness__pch.h.slow -c -o Variane_testharness___024root__DepSet_h40fa4a98__2__Slow.o Variane_testharness___024root__DepSet_h40fa4a98__2__Slow.cpp
g++   -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-overloaded-virtual -Wno-shadow -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable     -I/include -I/include -I/share/verilator/include/vltstd -I/home/ninolomata/Desktop/Development/cva6-development/cva6/tmp/toolchain-embs/include -I/home/ninolomata/Desktop/Development/cva6-development/cva6//tools/spike/include -std=c++17 -I../corev_apu/tb/dpi -O3 -DVL_DEBUG -I/home/ninolomata/Desktop/Development/cva6-development/cva6//tools/spike   -include Variane_testharness__pch.h.slow -c -o Variane_testharness___024root__DepSet_h40fa4a98__3__Slow.o Variane_testharness___024root__DepSet_h40fa4a98__3__Slow.cpp
g++   -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-overloaded-virtual -Wno-shadow -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable     -I/include -I/include -I/share/verilator/include/vltstd -I/home/ninolomata/Desktop/Development/cva6-development/cva6/tmp/toolchain-embs/include -I/home/ninolomata/Desktop/Development/cva6-development/cva6//tools/spike/include -std=c++17 -I../corev_apu/tb/dpi -O3 -DVL_DEBUG -I/home/ninolomata/Desktop/Development/cva6-development/cva6//tools/spike   -include Variane_testharness__pch.h.slow -c -o Variane_testharness___024root__DepSet_h40fa4a98__4__Slow.o Variane_testharness___024root__DepSet_h40fa4a98__4__Slow.cpp
g++   -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-overloaded-virtual -Wno-shadow -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable     -I/include -I/include -I/share/verilator/include/vltstd -I/home/ninolomata/Desktop/Development/cva6-development/cva6/tmp/toolchain-embs/include -I/home/ninolomata/Desktop/Development/cva6-development/cva6//tools/spike/include -std=c++17 -I../corev_apu/tb/dpi -O3 -DVL_DEBUG -I/home/ninolomata/Desktop/Development/cva6-development/cva6//tools/spike   -include Variane_testharness__pch.h.slow -c -o Variane_testharness___024root__DepSet_h40fa4a98__5__Slow.o Variane_testharness___024root__DepSet_h40fa4a98__5__Slow.cpp
g++   -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-overloaded-virtual -Wno-shadow -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable     -I/include -I/include -I/share/verilator/include/vltstd -I/home/ninolomata/Desktop/Development/cva6-development/cva6/tmp/toolchain-embs/include -I/home/ninolomata/Desktop/Development/cva6-development/cva6//tools/spike/include -std=c++17 -I../corev_apu/tb/dpi -O3 -DVL_DEBUG -I/home/ninolomata/Desktop/Development/cva6-development/cva6//tools/spike   -include Variane_testharness__pch.h.slow -c -o Variane_testharness___024root__DepSet_h40fa4a98__6__Slow.o Variane_testharness___024root__DepSet_h40fa4a98__6__Slow.cpp
g++   -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-overloaded-virtual -Wno-shadow -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable     -I/include -I/include -I/share/verilator/include/vltstd -I/home/ninolomata/Desktop/Development/cva6-development/cva6/tmp/toolchain-embs/include -I/home/ninolomata/Desktop/Development/cva6-development/cva6//tools/spike/include -std=c++17 -I../corev_apu/tb/dpi -O3 -DVL_DEBUG -I/home/ninolomata/Desktop/Development/cva6-development/cva6//tools/spike   -include Variane_testharness__pch.h.slow -c -o Variane_testharness___024root__DepSet_h40fa4a98__7__Slow.o Variane_testharness___024root__DepSet_h40fa4a98__7__Slow.cpp
g++   -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-overloaded-virtual -Wno-shadow -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable     -I/include -I/include -I/share/verilator/include/vltstd -I/home/ninolomata/Desktop/Development/cva6-development/cva6/tmp/toolchain-embs/include -I/home/ninolomata/Desktop/Development/cva6-development/cva6//tools/spike/include -std=c++17 -I../corev_apu/tb/dpi -O3 -DVL_DEBUG -I/home/ninolomata/Desktop/Development/cva6-development/cva6//tools/spike   -include Variane_testharness__pch.h.slow -c -o Variane_testharness___024unit__Slow.o Variane_testharness___024unit__Slow.cpp
g++   -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-overloaded-virtual -Wno-shadow -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable     -I/include -I/include -I/share/verilator/include/vltstd -I/home/ninolomata/Desktop/Development/cva6-development/cva6/tmp/toolchain-embs/include -I/home/ninolomata/Desktop/Development/cva6-development/cva6//tools/spike/include -std=c++17 -I../corev_apu/tb/dpi -O3 -DVL_DEBUG -I/home/ninolomata/Desktop/Development/cva6-development/cva6//tools/spike   -include Variane_testharness__pch.h.slow -c -o Variane_testharness___024unit__DepSet_h09fcab4a__0__Slow.o Variane_testharness___024unit__DepSet_h09fcab4a__0__Slow.cpp
g++   -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-overloaded-virtual -Wno-shadow -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable     -I/include -I/include -I/share/verilator/include/vltstd -I/home/ninolomata/Desktop/Development/cva6-development/cva6/tmp/toolchain-embs/include -I/home/ninolomata/Desktop/Development/cva6-development/cva6//tools/spike/include -std=c++17 -I../corev_apu/tb/dpi -O3 -DVL_DEBUG -I/home/ninolomata/Desktop/Development/cva6-development/cva6//tools/spike   -include Variane_testharness__pch.h.slow -c -o Variane_testharness_uart_bus__Slow.o Variane_testharness_uart_bus__Slow.cpp
g++   -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-overloaded-virtual -Wno-shadow -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable     -I/include -I/include -I/share/verilator/include/vltstd -I/home/ninolomata/Desktop/Development/cva6-development/cva6/tmp/toolchain-embs/include -I/home/ninolomata/Desktop/Development/cva6-development/cva6//tools/spike/include -std=c++17 -I../corev_apu/tb/dpi -O3 -DVL_DEBUG -I/home/ninolomata/Desktop/Development/cva6-development/cva6//tools/spike   -include Variane_testharness__pch.h.slow -c -o Variane_testharness_uart_bus__DepSet_h03179670__0__Slow.o Variane_testharness_uart_bus__DepSet_h03179670__0__Slow.cpp
g++   -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-overloaded-virtual -Wno-shadow -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable     -I/include -I/include -I/share/verilator/include/vltstd -I/home/ninolomata/Desktop/Development/cva6-development/cva6/tmp/toolchain-embs/include -I/home/ninolomata/Desktop/Development/cva6-development/cva6//tools/spike/include -std=c++17 -I../corev_apu/tb/dpi -O3 -DVL_DEBUG -I/home/ninolomata/Desktop/Development/cva6-development/cva6//tools/spike   -include Variane_testharness__pch.h.slow -c -o Variane_testharness_AXI_BUS__A40_AB40_AC5_AD1__Slow.o Variane_testharness_AXI_BUS__A40_AB40_AC5_AD1__Slow.cpp
g++   -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-overloaded-virtual -Wno-shadow -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable     -I/include -I/include -I/share/verilator/include/vltstd -I/home/ninolomata/Desktop/Development/cva6-development/cva6/tmp/toolchain-embs/include -I/home/ninolomata/Desktop/Development/cva6-development/cva6//tools/spike/include -std=c++17 -I../corev_apu/tb/dpi -O3 -DVL_DEBUG -I/home/ninolomata/Desktop/Development/cva6-development/cva6//tools/spike   -include Variane_testharness__pch.h.slow -c -o Variane_testharness_AXI_BUS__A40_AB40_AC5_AD1__DepSet_h019048de__0__Slow.o Variane_testharness_AXI_BUS__A40_AB40_AC5_AD1__DepSet_h019048de__0__Slow.cpp
g++   -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-overloaded-virtual -Wno-shadow -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable     -I/include -I/include -I/share/verilator/include/vltstd -I/home/ninolomata/Desktop/Development/cva6-development/cva6/tmp/toolchain-embs/include -I/home/ninolomata/Desktop/Development/cva6-development/cva6//tools/spike/include -std=c++17 -I../corev_apu/tb/dpi -O3 -DVL_DEBUG -I/home/ninolomata/Desktop/Development/cva6-development/cva6//tools/spike   -include Variane_testharness__pch.h.slow -c -o Variane_testharness_AXI_BUS__A40_AB40_AC6_AD1__Slow.o Variane_testharness_AXI_BUS__A40_AB40_AC6_AD1__Slow.cpp
g++   -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-overloaded-virtual -Wno-shadow -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable     -I/include -I/include -I/share/verilator/include/vltstd -I/home/ninolomata/Desktop/Development/cva6-development/cva6/tmp/toolchain-embs/include -I/home/ninolomata/Desktop/Development/cva6-development/cva6//tools/spike/include -std=c++17 -I../corev_apu/tb/dpi -O3 -DVL_DEBUG -I/home/ninolomata/Desktop/Development/cva6-development/cva6//tools/spike   -include Variane_testharness__pch.h.slow -c -o Variane_testharness_AXI_BUS__A40_AB40_AC6_AD1__DepSet_hfb6261d9__0__Slow.o Variane_testharness_AXI_BUS__A40_AB40_AC6_AD1__DepSet_hfb6261d9__0__Slow.cpp
g++   -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-overloaded-virtual -Wno-shadow -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable     -I/include -I/include -I/share/verilator/include/vltstd -I/home/ninolomata/Desktop/Development/cva6-development/cva6/tmp/toolchain-embs/include -I/home/ninolomata/Desktop/Development/cva6-development/cva6//tools/spike/include -std=c++17 -I../corev_apu/tb/dpi -O3 -DVL_DEBUG -I/home/ninolomata/Desktop/Development/cva6-development/cva6//tools/spike   -include Variane_testharness__pch.h.slow -c -o Variane_testharness_axi_llc_reg_pkg__Slow.o Variane_testharness_axi_llc_reg_pkg__Slow.cpp
g++   -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-overloaded-virtual -Wno-shadow -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable     -I/include -I/include -I/share/verilator/include/vltstd -I/home/ninolomata/Desktop/Development/cva6-development/cva6/tmp/toolchain-embs/include -I/home/ninolomata/Desktop/Development/cva6-development/cva6//tools/spike/include -std=c++17 -I../corev_apu/tb/dpi -O3 -DVL_DEBUG -I/home/ninolomata/Desktop/Development/cva6-development/cva6//tools/spike   -include Variane_testharness__pch.h.slow -c -o Variane_testharness_axi_llc_reg_pkg__DepSet_hd1890aca__0__Slow.o Variane_testharness_axi_llc_reg_pkg__DepSet_hd1890aca__0__Slow.cpp
g++   -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-overloaded-virtual -Wno-shadow -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable     -I/include -I/include -I/share/verilator/include/vltstd -I/home/ninolomata/Desktop/Development/cva6-development/cva6/tmp/toolchain-embs/include -I/home/ninolomata/Desktop/Development/cva6-development/cva6//tools/spike/include -std=c++17 -I../corev_apu/tb/dpi -O3 -DVL_DEBUG -I/home/ninolomata/Desktop/Development/cva6-development/cva6//tools/spike   -include Variane_testharness__pch.h.slow -c -o Variane_testharness_REG_BUS__A20_D20__Slow.o Variane_testharness_REG_BUS__A20_D20__Slow.cpp
g++   -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-overloaded-virtual -Wno-shadow -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable     -I/include -I/include -I/share/verilator/include/vltstd -I/home/ninolomata/Desktop/Development/cva6-development/cva6/tmp/toolchain-embs/include -I/home/ninolomata/Desktop/Development/cva6-development/cva6//tools/spike/include -std=c++17 -I../corev_apu/tb/dpi -O3 -DVL_DEBUG -I/home/ninolomata/Desktop/Development/cva6-development/cva6//tools/spike   -include Variane_testharness__pch.h.slow -c -o Variane_testharness_REG_BUS__A20_D20__DepSet_ha23f2320__0__Slow.o Variane_testharness_REG_BUS__A20_D20__DepSet_ha23f2320__0__Slow.cpp
g++   -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-overloaded-virtual -Wno-shadow -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable     -I/include -I/include -I/share/verilator/include/vltstd -I/home/ninolomata/Desktop/Development/cva6-development/cva6/tmp/toolchain-embs/include -I/home/ninolomata/Desktop/Development/cva6-development/cva6//tools/spike/include -std=c++17 -I../corev_apu/tb/dpi -O3 -DVL_DEBUG -I/home/ninolomata/Desktop/Development/cva6-development/cva6//tools/spike   -include Variane_testharness__pch.h.slow -c -o Variane_testharness_cva6_cheri_pkg__Slow.o Variane_testharness_cva6_cheri_pkg__Slow.cpp
g++   -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-overloaded-virtual -Wno-shadow -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable     -I/include -I/include -I/share/verilator/include/vltstd -I/home/ninolomata/Desktop/Development/cva6-development/cva6/tmp/toolchain-embs/include -I/home/ninolomata/Desktop/Development/cva6-development/cva6//tools/spike/include -std=c++17 -I../corev_apu/tb/dpi -O3 -DVL_DEBUG -I/home/ninolomata/Desktop/Development/cva6-development/cva6//tools/spike   -include Variane_testharness__pch.h.slow -c -o Variane_testharness_cva6_cheri_pkg__DepSet_hd9dd598f__0__Slow.o Variane_testharness_cva6_cheri_pkg__DepSet_hd9dd598f__0__Slow.cpp
g++   -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-overloaded-virtual -Wno-shadow -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable     -I/include -I/include -I/share/verilator/include/vltstd -I/home/ninolomata/Desktop/Development/cva6-development/cva6/tmp/toolchain-embs/include -I/home/ninolomata/Desktop/Development/cva6-development/cva6//tools/spike/include -std=c++17 -I../corev_apu/tb/dpi -O3 -DVL_DEBUG -I/home/ninolomata/Desktop/Development/cva6-development/cva6//tools/spike   -include Variane_testharness__pch.h.slow -c -o Variane_testharness__Syms.o Variane_testharness__Syms.cpp
g++   -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-overloaded-virtual -Wno-shadow -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable     -I/include -I/include -I/share/verilator/include/vltstd -I/home/ninolomata/Desktop/Development/cva6-development/cva6/tmp/toolchain-embs/include -I/home/ninolomata/Desktop/Development/cva6-development/cva6//tools/spike/include -std=c++17 -I../corev_apu/tb/dpi -O3 -DVL_DEBUG -I/home/ninolomata/Desktop/Development/cva6-development/cva6//tools/spike   -include Variane_testharness__pch.h.slow -c -o Variane_testharness__Trace__0__Slow.o Variane_testharness__Trace__0__Slow.cpp
g++   -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-overloaded-virtual -Wno-shadow -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable     -I/include -I/include -I/share/verilator/include/vltstd -I/home/ninolomata/Desktop/Development/cva6-development/cva6/tmp/toolchain-embs/include -I/home/ninolomata/Desktop/Development/cva6-development/cva6//tools/spike/include -std=c++17 -I../corev_apu/tb/dpi -O3 -DVL_DEBUG -I/home/ninolomata/Desktop/Development/cva6-development/cva6//tools/spike   -include Variane_testharness__pch.h.slow -c -o Variane_testharness__TraceDecls__0__Slow.o Variane_testharness__TraceDecls__0__Slow.cpp
g++   -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-overloaded-virtual -Wno-shadow -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable     -I/include -I/include -I/share/verilator/include/vltstd -I/home/ninolomata/Desktop/Development/cva6-development/cva6/tmp/toolchain-embs/include -I/home/ninolomata/Desktop/Development/cva6-development/cva6//tools/spike/include -std=c++17 -I../corev_apu/tb/dpi -O3 -DVL_DEBUG -I/home/ninolomata/Desktop/Development/cva6-development/cva6//tools/spike   -include Variane_testharness__pch.h.slow -c -o Variane_testharness__Trace__1__Slow.o Variane_testharness__Trace__1__Slow.cpp
g++   -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-overloaded-virtual -Wno-shadow -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable     -I/include -I/include -I/share/verilator/include/vltstd -I/home/ninolomata/Desktop/Development/cva6-development/cva6/tmp/toolchain-embs/include -I/home/ninolomata/Desktop/Development/cva6-development/cva6//tools/spike/include -std=c++17 -I../corev_apu/tb/dpi -O3 -DVL_DEBUG -I/home/ninolomata/Desktop/Development/cva6-development/cva6//tools/spike   -include Variane_testharness__pch.h.slow -c -o Variane_testharness__Trace__2__Slow.o Variane_testharness__Trace__2__Slow.cpp
g++   -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-overloaded-virtual -Wno-shadow -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable     -I/include -I/include -I/share/verilator/include/vltstd -I/home/ninolomata/Desktop/Development/cva6-development/cva6/tmp/toolchain-embs/include -I/home/ninolomata/Desktop/Development/cva6-development/cva6//tools/spike/include -std=c++17 -I../corev_apu/tb/dpi -O3 -DVL_DEBUG -I/home/ninolomata/Desktop/Development/cva6-development/cva6//tools/spike   -include Variane_testharness__pch.h.slow -c -o Variane_testharness__Trace__3__Slow.o Variane_testharness__Trace__3__Slow.cpp
g++   -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-overloaded-virtual -Wno-shadow -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable     -I/include -I/include -I/share/verilator/include/vltstd -I/home/ninolomata/Desktop/Development/cva6-development/cva6/tmp/toolchain-embs/include -I/home/ninolomata/Desktop/Development/cva6-development/cva6//tools/spike/include -std=c++17 -I../corev_apu/tb/dpi -O3 -DVL_DEBUG -I/home/ninolomata/Desktop/Development/cva6-development/cva6//tools/spike   -include Variane_testharness__pch.h.slow -c -o Variane_testharness__Trace__4__Slow.o Variane_testharness__Trace__4__Slow.cpp
g++   -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-overloaded-virtual -Wno-shadow -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable     -I/include -I/include -I/share/verilator/include/vltstd -I/home/ninolomata/Desktop/Development/cva6-development/cva6/tmp/toolchain-embs/include -I/home/ninolomata/Desktop/Development/cva6-development/cva6//tools/spike/include -std=c++17 -I../corev_apu/tb/dpi -O3 -DVL_DEBUG -I/home/ninolomata/Desktop/Development/cva6-development/cva6//tools/spike   -include Variane_testharness__pch.h.slow -c -o Variane_testharness__Trace__5__Slow.o Variane_testharness__Trace__5__Slow.cpp
g++   -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-overloaded-virtual -Wno-shadow -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable     -I/include -I/include -I/share/verilator/include/vltstd -I/home/ninolomata/Desktop/Development/cva6-development/cva6/tmp/toolchain-embs/include -I/home/ninolomata/Desktop/Development/cva6-development/cva6//tools/spike/include -std=c++17 -I../corev_apu/tb/dpi -O3 -DVL_DEBUG -I/home/ninolomata/Desktop/Development/cva6-development/cva6//tools/spike   -include Variane_testharness__pch.h.slow -c -o Variane_testharness__Trace__6__Slow.o Variane_testharness__Trace__6__Slow.cpp
g++   -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-overloaded-virtual -Wno-shadow -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable     -I/include -I/include -I/share/verilator/include/vltstd -I/home/ninolomata/Desktop/Development/cva6-development/cva6/tmp/toolchain-embs/include -I/home/ninolomata/Desktop/Development/cva6-development/cva6//tools/spike/include -std=c++17 -I../corev_apu/tb/dpi -O3 -DVL_DEBUG -I/home/ninolomata/Desktop/Development/cva6-development/cva6//tools/spike   -include Variane_testharness__pch.h.slow -c -o Variane_testharness__Trace__7__Slow.o Variane_testharness__Trace__7__Slow.cpp
g++   -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-overloaded-virtual -Wno-shadow -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable     -I/include -I/include -I/share/verilator/include/vltstd -I/home/ninolomata/Desktop/Development/cva6-development/cva6/tmp/toolchain-embs/include -I/home/ninolomata/Desktop/Development/cva6-development/cva6//tools/spike/include -std=c++17 -I../corev_apu/tb/dpi -O3 -DVL_DEBUG -I/home/ninolomata/Desktop/Development/cva6-development/cva6//tools/spike   -include Variane_testharness__pch.h.slow -c -o Variane_testharness__Trace__8__Slow.o Variane_testharness__Trace__8__Slow.cpp
g++   -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-overloaded-virtual -Wno-shadow -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable     -I/include -I/include -I/share/verilator/include/vltstd -I/home/ninolomata/Desktop/Development/cva6-development/cva6/tmp/toolchain-embs/include -I/home/ninolomata/Desktop/Development/cva6-development/cva6//tools/spike/include -std=c++17 -I../corev_apu/tb/dpi -O3 -DVL_DEBUG -I/home/ninolomata/Desktop/Development/cva6-development/cva6//tools/spike   -include Variane_testharness__pch.h.slow -c -o Variane_testharness__Trace__9__Slow.o Variane_testharness__Trace__9__Slow.cpp
g++   -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-overloaded-virtual -Wno-shadow -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable     -I/include -I/include -I/share/verilator/include/vltstd -I/home/ninolomata/Desktop/Development/cva6-development/cva6/tmp/toolchain-embs/include -I/home/ninolomata/Desktop/Development/cva6-development/cva6//tools/spike/include -std=c++17 -I../corev_apu/tb/dpi -O3 -DVL_DEBUG -I/home/ninolomata/Desktop/Development/cva6-development/cva6//tools/spike   -include Variane_testharness__pch.h.slow -c -o Variane_testharness__Trace__10__Slow.o Variane_testharness__Trace__10__Slow.cpp
g++   -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-overloaded-virtual -Wno-shadow -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable     -I/include -I/include -I/share/verilator/include/vltstd -I/home/ninolomata/Desktop/Development/cva6-development/cva6/tmp/toolchain-embs/include -I/home/ninolomata/Desktop/Development/cva6-development/cva6//tools/spike/include -std=c++17 -I../corev_apu/tb/dpi -O3 -DVL_DEBUG -I/home/ninolomata/Desktop/Development/cva6-development/cva6//tools/spike   -include Variane_testharness__pch.h.slow -c -o Variane_testharness__Trace__11__Slow.o Variane_testharness__Trace__11__Slow.cpp
g++   -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-overloaded-virtual -Wno-shadow -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable     -I/include -I/include -I/share/verilator/include/vltstd -I/home/ninolomata/Desktop/Development/cva6-development/cva6/tmp/toolchain-embs/include -I/home/ninolomata/Desktop/Development/cva6-development/cva6//tools/spike/include -std=c++17 -I../corev_apu/tb/dpi -O3 -DVL_DEBUG -I/home/ninolomata/Desktop/Development/cva6-development/cva6//tools/spike   -include Variane_testharness__pch.h.slow -c -o Variane_testharness__Trace__12__Slow.o Variane_testharness__Trace__12__Slow.cpp
g++   -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-overloaded-virtual -Wno-shadow -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable     -I/include -I/include -I/share/verilator/include/vltstd -I/home/ninolomata/Desktop/Development/cva6-development/cva6/tmp/toolchain-embs/include -I/home/ninolomata/Desktop/Development/cva6-development/cva6//tools/spike/include -std=c++17 -I../corev_apu/tb/dpi -O3 -DVL_DEBUG -I/home/ninolomata/Desktop/Development/cva6-development/cva6//tools/spike   -include Variane_testharness__pch.h.slow -c -o Variane_testharness__Trace__13__Slow.o Variane_testharness__Trace__13__Slow.cpp
g++   -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-overloaded-virtual -Wno-shadow -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable     -I/include -I/include -I/share/verilator/include/vltstd -I/home/ninolomata/Desktop/Development/cva6-development/cva6/tmp/toolchain-embs/include -I/home/ninolomata/Desktop/Development/cva6-development/cva6//tools/spike/include -std=c++17 -I../corev_apu/tb/dpi -O3 -DVL_DEBUG -I/home/ninolomata/Desktop/Development/cva6-development/cva6//tools/spike   -include Variane_testharness__pch.h.slow -c -o Variane_testharness__Trace__14__Slow.o Variane_testharness__Trace__14__Slow.cpp
Archive ar -rcs Variane_testharness__ALL.a Variane_testharness.o Variane_testharness___024root__DepSet_h5fbfe5da__0.o Variane_testharness___024root__DepSet_h5fbfe5da__1.o Variane_testharness___024root__DepSet_h5fbfe5da__2.o Variane_testharness___024root__DepSet_h5fbfe5da__3.o Variane_testharness___024root__DepSet_h5fbfe5da__4.o Variane_testharness___024root__DepSet_h5fbfe5da__5.o Variane_testharness___024root__DepSet_h40fa4a98__0.o Variane_testharness___024root__DepSet_h40fa4a98__1.o Variane_testharness___024root__DepSet_h40fa4a98__2.o Variane_testharness___024root__DepSet_h40fa4a98__3.o Variane_testharness___024root__DepSet_h40fa4a98__4.o Variane_testharness___024root__DepSet_h40fa4a98__5.o Variane_testharness___024root__DepSet_h40fa4a98__6.o Variane_testharness___024root__DepSet_h40fa4a98__7.o Variane_testharness___024root__DepSet_h40fa4a98__8.o Variane_testharness___024root__DepSet_h40fa4a98__9.o Variane_testharness___024root__DepSet_h40fa4a98__10.o Variane_testharness___024root__DepSet_h40fa4a98__11.o Variane_testharness___024root__DepSet_h40fa4a98__12.o Variane_testharness___024root__DepSet_h40fa4a98__13.o Variane_testharness___024root__DepSet_h40fa4a98__14.o Variane_testharness___024root__DepSet_h40fa4a98__15.o Variane_testharness___024root__DepSet_h40fa4a98__16.o Variane_testharness___024root__DepSet_h40fa4a98__17.o Variane_testharness___024root__DepSet_h40fa4a98__18.o Variane_testharness___024root__DepSet_h40fa4a98__19.o Variane_testharness___024root__DepSet_h40fa4a98__20.o Variane_testharness___024root__DepSet_h40fa4a98__21.o Variane_testharness___024root__DepSet_h40fa4a98__22.o Variane_testharness___024root__DepSet_h40fa4a98__23.o Variane_testharness___024root__DepSet_h40fa4a98__24.o Variane_testharness___024root__DepSet_h40fa4a98__25.o Variane_testharness___024root__DepSet_h40fa4a98__26.o Variane_testharness___024root__DepSet_h40fa4a98__27.o Variane_testharness___024root__DepSet_h40fa4a98__28.o Variane_testharness___024root__DepSet_h40fa4a98__29.o Variane_testharness___024root__DepSet_h40fa4a98__30.o Variane_testharness___024root__DepSet_h40fa4a98__31.o Variane_testharness___024root__DepSet_h40fa4a98__32.o Variane_testharness___024root__DepSet_h40fa4a98__33.o Variane_testharness___024root__DepSet_h40fa4a98__34.o Variane_testharness___024root__DepSet_h40fa4a98__35.o Variane_testharness___024root__DepSet_h40fa4a98__36.o Variane_testharness___024root__DepSet_h40fa4a98__37.o Variane_testharness___024unit__DepSet_h86bd86a4__0.o Variane_testharness_uart_bus__DepSet_h03179670__0.o Variane_testharness_AXI_BUS__A40_AB40_AC5_AD1__DepSet_h019048de__0.o Variane_testharness_AXI_BUS__A40_AB40_AC6_AD1__DepSet_hfb6261d9__0.o Variane_testharness_REG_BUS__A20_D20__DepSet_ha23f2320__0.o Variane_testharness__Dpi.o Variane_testharness__Trace__0.o Variane_testharness__Trace__1.o Variane_testharness__Trace__2.o Variane_testharness__Trace__3.o Variane_testharness__Trace__4.o Variane_testharness__Trace__5.o Variane_testharness__Trace__6.o Variane_testharness__Trace__7.o Variane_testharness__Trace__8.o Variane_testharness__Trace__9.o Variane_testharness__ConstPool_0.o Variane_testharness___024root__Slow.o Variane_testharness___024root__DepSet_h5fbfe5da__0__Slow.o Variane_testharness___024root__DepSet_h5fbfe5da__1__Slow.o Variane_testharness___024root__DepSet_h5fbfe5da__2__Slow.o Variane_testharness___024root__DepSet_h5fbfe5da__3__Slow.o Variane_testharness___024root__DepSet_h5fbfe5da__4__Slow.o Variane_testharness___024root__DepSet_h40fa4a98__0__Slow.o Variane_testharness___024root__DepSet_h40fa4a98__1__Slow.o Variane_testharness___024root__DepSet_h40fa4a98__2__Slow.o Variane_testharness___024root__DepSet_h40fa4a98__3__Slow.o Variane_testharness___024root__DepSet_h40fa4a98__4__Slow.o Variane_testharness___024root__DepSet_h40fa4a98__5__Slow.o Variane_testharness___024root__DepSet_h40fa4a98__6__Slow.o Variane_testharness___024root__DepSet_h40fa4a98__7__Slow.o Variane_testharness___024unit__Slow.o Variane_testharness___024unit__DepSet_h09fcab4a__0__Slow.o Variane_testharness_uart_bus__Slow.o Variane_testharness_uart_bus__DepSet_h03179670__0__Slow.o Variane_testharness_AXI_BUS__A40_AB40_AC5_AD1__Slow.o Variane_testharness_AXI_BUS__A40_AB40_AC5_AD1__DepSet_h019048de__0__Slow.o Variane_testharness_AXI_BUS__A40_AB40_AC6_AD1__Slow.o Variane_testharness_AXI_BUS__A40_AB40_AC6_AD1__DepSet_hfb6261d9__0__Slow.o Variane_testharness_axi_llc_reg_pkg__Slow.o Variane_testharness_axi_llc_reg_pkg__DepSet_hd1890aca__0__Slow.o Variane_testharness_REG_BUS__A20_D20__Slow.o Variane_testharness_REG_BUS__A20_D20__DepSet_ha23f2320__0__Slow.o Variane_testharness_cva6_cheri_pkg__Slow.o Variane_testharness_cva6_cheri_pkg__DepSet_hd9dd598f__0__Slow.o Variane_testharness__Syms.o Variane_testharness__Trace__0__Slow.o Variane_testharness__TraceDecls__0__Slow.o Variane_testharness__Trace__1__Slow.o Variane_testharness__Trace__2__Slow.o Variane_testharness__Trace__3__Slow.o Variane_testharness__Trace__4__Slow.o Variane_testharness__Trace__5__Slow.o Variane_testharness__Trace__6__Slow.o Variane_testharness__Trace__7__Slow.o Variane_testharness__Trace__8__Slow.o Variane_testharness__Trace__9__Slow.o Variane_testharness__Trace__10__Slow.o Variane_testharness__Trace__11__Slow.o Variane_testharness__Trace__12__Slow.o Variane_testharness__Trace__13__Slow.o Variane_testharness__Trace__14__Slow.o
g++     ariane_tb.o SimDTM.o SimJTAG.o msim_helper.o remote_bitbang.o verilated.o verilated_dpi.o verilated_vpi.o verilated_vcd_c.o verilated_threads.o Variane_testharness__ALL.a   -L/home/ninolomata/Desktop/Development/cva6-development/cva6/tmp/toolchain-embs/lib -L/home/ninolomata/Desktop/Development/cva6-development/cva6//tools/spike/lib -Wl,-rpath,/home/ninolomata/Desktop/Development/cva6-development/cva6/tmp/toolchain-embs/lib -Wl,-rpath,/home/ninolomata/Desktop/Development/cva6-development/cva6//tools/spike/lib -lfesvr -lriscv -ldisasm  -lpthread  -pthread -lpthread -latomic   -o Variane_testharness
make[1]: Leaving directory '/home/ninolomata/Desktop/Development/cva6-development/cva6/work-ver'
