// This file is part of the Cornell University GPS Hardware Receiver Project.
// Copyright (C) 2009 - Adam Shapiro (ams348@cornell.edu)
//                      Tom Chatt (tjc42@cornell.edu)
//
// This program is free software; you can redistribute it and/or modify
// it under the terms of the GNU General Public License as published by
// the Free Software Foundation; either version 2 of the License, or
// (at your option) any later version.
//
// This program is distributed in the hope that it will be useful,
// but WITHOUT ANY WARRANTY; without even the implied warranty of
// MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
// GNU General Public License for more details.
//
// You should have received a copy of the GNU General Public License
// along with this program; if not, write to the Free Software
// Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA

/////////////////////////
// Configuration
/////////////////////////
DM9000A_RX_FIFO_DEPTH,16,RX FIFO depth.

/////////////////////////
// Instruction Issue
/////////////////////////

//Issue/control state variable.
DM9000A_STATE_MAX_STATE,43,DM9000A control state variable maximum value.
DM9000A_STATE_WIDTH,max_width(DM9000A_STATE_MAX_STATE),DM9000A control state variable width.
DM9000A_STATE_RANGE,DM9000A_STATE_WIDTH-1:0,DM9000A control state variable bit range.

//Issue/control states.
DM9000A_STATE_IDLE,DM9000A_STATE_WIDTH'd0,Control idle state.
DM9000A_STATE_SETUP,DM9000A_STATE_WIDTH'd1,Command setup state.
DM9000A_STATE_SETUP_SPIN,DM9000A_STATE_WIDTH'd2,Post-command setup spin state.
DM9000A_STATE_READ,DM9000A_STATE_WIDTH'd3,Read data state.
DM9000A_STATE_WRITE,DM9000A_STATE_WIDTH'd4,Write data state.
DM9000A_STATE_READ_PF_SPIN_0,DM9000A_STATE_WIDTH'd5,Prefetch read spin cycle 1.
DM9000A_STATE_READ_PF_SPIN_1,DM9000A_STATE_WIDTH'd6,Prefetch read spin cycle 1.
DM9000A_STATE_READ_PF,DM9000A_STATE_WIDTH'd7,Read prefetched status word.

//Receive states.
DM9000A_STATE_RX_SETUP_SPIN,DM9000A_STATE_WIDTH'd8,Spin after RX index setup.
DM9000A_STATE_RX_STATUS_0,DM9000A_STATE_WIDTH'd9,Assert read for status word.
DM9000A_STATE_RX_STATUS_1,DM9000A_STATE_WIDTH'd10,Retrieve status word.
DM9000A_STATE_RX_LEN_0,DM9000A_STATE_WIDTH'd11,Assert read for frame length.
DM9000A_STATE_RX_LEN_1,DM9000A_STATE_WIDTH'd12,Retrieve frame length.
DM9000A_STATE_RX_0,DM9000A_STATE_WIDTH'd13,Assert read for frame data word.
DM9000A_STATE_RX_1,DM9000A_STATE_WIDTH'd14,Retrieve frame data word.
DM9000A_STATE_RX_CRC_0,DM9000A_STATE_WIDTH'd15,Assert read for CRC word.
DM9000A_STATE_RX_CRC_1,DM9000A_STATE_WIDTH'd16,Retrieve frame CRC word.
DM9000A_STATE_RX_CRC_2,DM9000A_STATE_WIDTH'd17,Check frame CRC.

//Transmit states.
DM9000A_STATE_TX_LENL_SETUP,DM9000A_STATE_WIDTH'd18,Setup TX length low register.
DM9000A_STATE_TX_LENL_SETUP_SPIN,DM9000A_STATE_WIDTH'd19,Spin after TX length low setup.
DM9000A_STATE_TX_LENL,DM9000A_STATE_WIDTH'd20,Send TX length low byte.
DM9000A_STATE_TX_LENL_SPIN,DM9000A_STATE_WIDTH'd21,Spin after TX length low data.
DM9000A_STATE_TX_LENH_SETUP,DM9000A_STATE_WIDTH'd22,Setup TX length high register.
DM9000A_STATE_TX_LENH_SETUP_SPIN,DM9000A_STATE_WIDTH'd23,Spin after TX length high setup.
DM9000A_STATE_TX_LENH,DM9000A_STATE_WIDTH'd24,Send TX length high byte.
DM9000A_STATE_TX_LENH_SPIN,DM9000A_STATE_WIDTH'd25,Spin after TX length high data.
DM9000A_STATE_TX_DATA_SETUP,DM9000A_STATE_WIDTH'd26,Setup TX data register.
DM9000A_STATE_TX_DATA_SETUP_SPIN,DM9000A_STATE_WIDTH'd27,Spin after TX data setup.
DM9000A_STATE_TX_DEST_0,DM9000A_STATE_WIDTH'd28,Transmit destination address cycle 1.
DM9000A_STATE_TX_DEST_SPIN_0,DM9000A_STATE_WIDTH'd29,Spin after destination address cycle 1.
DM9000A_STATE_TX_DEST_1,DM9000A_STATE_WIDTH'd30,Transmit destination address cycle 2.
DM9000A_STATE_TX_DEST_SPIN_1,DM9000A_STATE_WIDTH'd31,Spin after destination address cycle 2.
DM9000A_STATE_TX_DEST_2,DM9000A_STATE_WIDTH'd32,Transmit destination address cycle 3.
DM9000A_STATE_TX_DEST_SPIN_2,DM9000A_STATE_WIDTH'd33,Spin after destination address cycle 3.
DM9000A_STATE_TX_SRC_0,DM9000A_STATE_WIDTH'd31,Transmit source address cycle 1.
DM9000A_STATE_TX_SRC_SPIN_0,DM9000A_STATE_WIDTH'd32,Spin after source address cycle 1.
DM9000A_STATE_TX_SRC_1,DM9000A_STATE_WIDTH'd33,Transmit source address cycle 2.
DM9000A_STATE_TX_SRC_SPIN_1,DM9000A_STATE_WIDTH'd34,Spin after source address cycle 2.
DM9000A_STATE_TX_SRC_2,DM9000A_STATE_WIDTH'd35,Transmit source address cycle 3.
DM9000A_STATE_TX_SRC_SPIN_2,DM9000A_STATE_WIDTH'd36,Spin after source address cycle 3.
DM9000A_STATE_TX_ETHERTYPE,DM9000A_STATE_WIDTH'd37,Transmit EtherType.
DM9000A_STATE_TX_ETHERTYPE_SPIN,DM9000A_STATE_WIDTH'd38,Spin after transmiting EtherType.
DM9000A_STATE_TX_DATA,DM9000A_STATE_WIDTH'd39,Transmit next 16b of frame.
DM9000A_STATE_TX_DATA_SPIN,DM9000A_STATE_WIDTH'd40,Spin after data transmission.
DM9000A_STATE_TXC_SETUP,DM9000A_STATE_WIDTH'd41,Setup TX control register.
DM9000A_STATE_TXC_SETUP_SPIN,DM9000A_STATE_WIDTH'd42,Spin after TX control setup.
DM9000A_STATE_TX_START,DM9000A_STATE_WIDTH'd43,Start transmission.

////////////////////
// Command Control
////////////////////

//Command state variable.
DM9000A_CMD_STATE_MAX_STATE,17,DM9000A command state variable maximum value.
DM9000A_CMD_STATE_WIDTH,max_width(DM9000A_CMD_STATE_MAX_STATE),DM9000A command state variable width.
DM9000A_CMD_STATE_RANGE,DM9000A_CMD_STATE_WIDTH-1:0,DM9000A command state variable bit range.

//Miscellaneous states.
DM9000A_CMD_STATE_IDLE,DM9000A_CMD_STATE_WIDTH'd0,Command complete/idle state.
DM9000A_CMD_STATE_SPIN,DM9000A_CMD_STATE_WIDTH'd1,Spin - some instructions require idle time.

//Reset/initialization states.
DM9000A_CMD_STATE_RESET,DM9000A_CMD_STATE_WIDTH'd2,Soft-reset DM9000A module.
DM9000A_CMD_STATE_PHY,DM9000A_CMD_STATE_WIDTH'd3,Power-up DM9000A PHY.
DM9000A_CMD_STATE_NSR,DM9000A_CMD_STATE_WIDTH'd4,Clear TX status.
DM9000A_CMD_STATE_ISR,DM9000A_CMD_STATE_WIDTH'd5,Clear interrupts.
DM9000A_CMD_STATE_MAC,DM9000A_CMD_STATE_WIDTH'd6,Set MAC address.
DM9000A_CMD_STATE_MULTICAST,DM9000A_CMD_STATE_WIDTH'd7,Set multicast address.
DM9000A_CMD_STATE_RXCR,DM9000A_CMD_STATE_WIDTH'd8,Setup RX control register.
DM9000A_CMD_STATE_IMR,DM9000A_CMD_STATE_WIDTH'd9,Enable interrupts.

//Interrupt handling states.
DM9000A_CMD_STATE_IRQ,DM9000A_CMD_STATE_WIDTH'd10,Interrupt received - disable interrupts.
DM9000A_CMD_STATE_IRQ_STATUS,DM9000A_CMD_STATE_WIDTH'd11,Read interrupt status.
DM9000A_CMD_STATE_IRQ_CLEAR,DM9000A_CMD_STATE_WIDTH'd12,Store/clear interrupt flags.
DM9000A_CMD_STATE_DISPATCH,DM9000A_CMD_STATE_WIDTH'd13,Check interrupt flags and dispatch as needed.
DM9000A_CMD_STATE_IRQ_FINISH,DM9000A_CMD_STATE_WIDTH'd14,Interrupts handled - enable interrupts.
DM9000A_CMD_STATE_LINK_CHANGE,DM9000A_CMD_STATE_WIDTH'd15,Link status changed.
DM9000A_CMD_STATE_RX_PACKET_0,DM9000A_CMD_STATE_WIDTH'd16,Prefetch packet.
DM9000A_CMD_STATE_RX_PACKET_1,DM9000A_CMD_STATE_WIDTH'd17,Receive packet.

//Command signal values.
DM9000A_TYPE_INDEX,1'b0,Register index value.
DM9000A_TYPE_DATA,1'b1,Data I/O value.

//Packet status word positions.
DM9000A_PKT_STATUS_READY_LOW,1:0,Packet ready low bits in packet status word.
DM9000A_PKT_STATUS_READY,7:0,Packet ready byte in packet status word.
DM9000A_PKT_STATUS_STATUS,15:8,Status byte in packet status word.

//Interrupt flag positions.
DM9000A_ISR_POS_LNKCHG,log2(DM9000A_BIT_ISR_LNKCHG),Link change flag position.
DM9000A_ISR_POS_UDRUN,log2(DM9000A_BIT_ISR_UDRUN),Transmit under-run flag position.
DM9000A_ISR_POS_ROO,log2(DM9000A_BIT_ISR_ROO),Receive overflow counter overflow flag position.
DM9000A_ISR_POS_RO,log2(DM9000A_BIT_ISR_RO),Receive overflow flag position.
DM9000A_ISR_POS_PT,log2(DM9000A_BIT_ISR_PT),Packet transmitted flag position.
DM9000A_ISR_POS_PR,log2(DM9000A_BIT_ISR_PR),Packet received flag position.

//8-bit interrupt flags.
DM9000A_BIT8_ISR_LNKCHG,8'dDM9000A_BIT_ISR_LNKCHG,Link status change flag (8b).
DM9000A_BIT8_ISR_UDRUN,8'dDM9000A_BIT_ISR_UDRUN,Transmit under-run flag (8b).
DM9000A_BIT8_ISR_ROO,8'dDM9000A_BIT_ISR_ROO,Receive overflow counter overflow flag (8b).
DM9000A_BIT8_ISR_RO,8'dDM9000A_BIT_ISR_RO,Receive overflow flag (8b).
DM9000A_BIT8_ISR_PT,8'dDM9000A_BIT_ISR_PT,Packet transmitted flag (8b).
DM9000A_BIT8_ISR_PR,8'dDM9000A_BIT_ISR_PR,Packet received flag (8b).

//Command spin counter.
DM9000A_RESET_SPIN_LENGTH,200e-6,Reset spin length (in seconds).
DM9000A_RESET_SPIN_LENGTH_CYC,round(25e6*DM9000A_RESET_SPIN_LENGTH),Reset spin length (in cycles).
DM9000A_PHY_SPIN_LENGTH,20e-3,PHY power-up spin length (in seconds).
DM9000A_PHY_SPIN_LENGTH_CYC,round(25e6*DM9000A_PHY_SPIN_LENGTH),PHY power-up spin length (in cycles).

DM9000A_CMD_SPIN_WIDTH,max_width(max(DM9000A_RESET_SPIN_LENGTH_CYC-1;DM9000A_PHY_SPIN_LENGTH_CYC-1)),Command spin counter width.
DM9000A_CMD_SPIN_RANGE,DM9000A_CMD_SPIN_WIDTH-1:0,Command spin counter range.
DM9000A_RESET_SPIN_MAX_COUNT,DM9000A_CMD_SPIN_WIDTH'dDM9000A_RESET_SPIN_LENGTH_CYC-1,Maximum reset spin counter value.
DM9000A_PHY_SPIN_MAX_COUNT,DM9000A_CMD_SPIN_WIDTH'dDM9000A_PHY_SPIN_LENGTH_CYC-1,Maximum PHY spin counter value.

/////////////////////////
// DM9000A Constants
/////////////////////////

//Register addresses.
DM9000A_REG_NCR,16'h00,Network control register.
DM9000A_REG_NSR,16'h01,Network status register.
DM9000A_REG_TXCR1,16'h02,TX control register 1.
DM9000A_REG_TXCR2,16'h2D,TX control register 2.
DM9000A_REG_TXSR1,16'h03,TX status register 1 (packet 1).
DM9000A_REG_TXSR2,16'h04,TX status register 2 (packet 2).
DM9000A_REG_RXCR,16'h05,RX control register.
DM9000A_REG_RXSR,16'h06,RX status register.
DM9000A_REG_PAR_5,16'h15,Physical address register, byte 5.
DM9000A_REG_PAR_4,16'h14,Physical address register, byte 4.
DM9000A_REG_PAR_3,16'h13,Physical address register, byte 3.
DM9000A_REG_PAR_2,16'h12,Physical address register, byte 2.
DM9000A_REG_PAR_1,16'h11,Physical address register, byte 1.
DM9000A_REG_PAR_0,16'h10,Physical address register, byte 0.
DM9000A_REG_MAR_7,16'h1D,Multicast address register, byte 7.
DM9000A_REG_MAR_6,16'h1C,Multicast address register, byte 6.
DM9000A_REG_MAR_5,16'h1B,Multicast address register, byte 5.
DM9000A_REG_MAR_4,16'h1A,Multicast address register, byte 4.
DM9000A_REG_MAR_3,16'h19,Multicast address register, byte 3.
DM9000A_REG_MAR_2,16'h18,Multicast address register, byte 2.
DM9000A_REG_MAR_1,16'h17,Multicast address register, byte 1.
DM9000A_REG_MAR_0,16'h16,Multicast address register, byte 0.
DM9000A_REG_GPR,16'h1F,General purpose register (and PHY power-down control).
DM9000A_REG_TX_PTR_H,16'h23,TX SRAM pointer, high byte.
DM9000A_REG_TX_PTR_L,16'h22,TX SRAM pointer, low byte.
DM9000A_REG_RX_PTR_H,16'h25,RX SRAM pointer, high byte.
DM9000A_REG_RX_PTR_L,16'h24,RX SRAM pointer, low byte.
DM9000A_REG_MEM_RD_PF,16'hF0,Memory data pre-fetch command (no address increment).
DM9000A_REG_MEM_RD_NO_INC,16'hF1,Memory data read command (no address increment).
DM9000A_REG_MEM_RD_INC,16'hF2,Memory data read command (with address increment).
DM9000A_REG_MEM_RD_ADDR_H,16'hF5,Memory read address, high byte.
DM9000A_REG_MEM_RD_ADDR_L,16'hF4,Memory read address, low byte.
DM9000A_REG_MEM_WR_NO_INC,16'hF6,Memory data write command (no address increment).
DM9000A_REG_MEM_WR_INC,16'hF8,Memory data write command (with address increment).
DM9000A_REG_MEM_WR_ADDR_H,16'hFB,Memory write address, high byte.
DM9000A_REG_MEM_WR_ADDR_L,16'hFA,Memory write address, low byte.
DM9000A_REG_TX_LEN_H,16'hFD,TX packet length, high byte.
DM9000A_REG_TX_LEN_L,16'hFC,TX packet length, low byte.
DM9000A_REG_ISR,16'hFE,Interrupt status.
DM9000A_REG_IMR,16'hFF,Interrupt mask.

//Network control register (NCR) bits.
DM9000A_BIT_NCR_RST,16'h1,Software reset and auto clear after 10us.

//Network status register (NSR) bits.
DM9000A_BIT_NSR_SPEED,16'h80,Media speed.
DM9000A_BIT_NSR_LINK,16'h40,Link status.
DM9000A_BIT_NSR_WAKE,16'h20,Wakeup event status.
DM9000A_BIT_NSR_TX2_END,16'h08,TX packet 2 complete.
DM9000A_BIT_NSR_TX1_END,16'h04,TX packet 1 complete.
DM9000A_BIT_NSR_RX_OVF,16'h02,RX FIFO overflow.

//General purpose register (GPR) bits.
DM9000A_BIT_GPR_PHYPD,16'h1,PHY power-down control (0=on, 1=off).

//Interrupt status register (ISR) bits.
DM9000A_BIT_ISR_LNKCHG,16'h20,Link status change flag.
DM9000A_BIT_ISR_UDRUN,16'h10,Transmit under-run flag.
DM9000A_BIT_ISR_ROO,16'h08,Receive overflow counter overflow flag.
DM9000A_BIT_ISR_RO,16'h04,Receive overflow flag.
DM9000A_BIT_ISR_PT,16'h02,Packet transmitted flag.
DM9000A_BIT_ISR_PR,16'h01,Packet received flag.
DM9000A_BIT_ISR_ALL,16'h3F,All interrupt flags.

//Interrupt mask register (IMR) bits.
DM9000A_BIT_IMR_PAR,16'h80,Read/write pointer auto-return enable.
DM9000A_BIT_IMR_LNKCHGI,16'h20,Link status change interrupt.
DM9000A_BIT_IMR_UDRUNI,16'h10,Transmit under-run interrupt.
DM9000A_BIT_IMR_ROOI,16'h08,Receive overflow counter overflow interrupt.
DM9000A_BIT_IMR_ROI,16'h04,Receive overflow interrupt.
DM9000A_BIT_IMR_PTI,16'h02,Packet transmitted interrupt.
DM9000A_BIT_IMR_PRI,16'h01,Packet received interrupt.

//TX control register 1 (TXCR1) bits.
DM9000A_BIT_TXCR1_TXREQ,16'h01,TX request (auto-clears after transmission completion).

//RX control register (RXCR) bits.
DM9000A_BIT_RXCR_DIS_LONG,16'h20,Discard long packets (>1522B).
DM9000A_BIT_RXCR_DIS_CRC,16'h10,Discard packets with invalid CRCs.
DM9000A_BIT_RXCR_ALL,16'h08,Pass all multicast packets.
DM9000A_BIT_RXCR_RUNT,16'h04,Pass all runt packets (<64B).
DM9000A_BIT_RXCR_PRMSC,16'h02,Enable promiscuous mode.
DM9000A_BIT_RXCR_RXEN,16'h01,RX enable.

//RX status register (RXSR) bits.
DM9000A_BIT_RXSR_RF,16'h80,Runt frame (<64B).
DM9000A_BIT_RXSR_MF,16'h40,Multicast frame.
DM9000A_BIT_RXSR_LCS,16'h20,Late collision seen.
DM9000A_BIT_RXSR_RWTO,16'h10,Receive watchdog time-out.
DM9000A_BIT_RXSR_PLE,16'h08,PHY error.
DM9000A_BIT_RXSR_AE,16'h04,Alignment error.
DM9000A_BIT_RXSR_CE,16'h02,CRC error.
DM9000A_BIT_RXSR_FOE,16'h01,FIFO overflow error.
