Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Tue Dec  7 18:11:47 2021
| Host         : LAPTOP-B3ESP72V running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file multicore_top_timing_summary_routed.rpt -pb multicore_top_timing_summary_routed.pb -rpx multicore_top_timing_summary_routed.rpx -warn_on_violation
| Design       : multicore_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    465         
TIMING-18  Warning           Missing input or output delay  13          
TIMING-20  Warning           Non-clocked latch              8           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (737)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (2310)
5. checking no_input_delay (10)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (737)
--------------------------
 There are 465 register/latch pins with no clock driven by root clock pin: cnt_reg[15]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: my_arbiter/FSM_onehot_state_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: my_arbiter/FSM_onehot_state_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: my_core_0/cont/FSM_onehot_state_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: my_core_0/cont/FSM_onehot_state_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: my_core_0/cont/FSM_onehot_state_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: my_core_0/cont/FSM_onehot_state_reg[3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: my_core_0/cont/FSM_onehot_state_reg[6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: my_core_0/cont/FSM_onehot_state_reg[8]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: my_core_0/dp/mem_offset_reg/q_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: my_core_0/dp/mem_offset_reg/q_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: my_core_0/dp/mem_offset_reg/q_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: my_core_0/dp/mem_offset_reg/q_reg[3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: my_core_0/dp/pcreg/q_reg[11]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: my_core_0/dp/pcreg/q_reg[6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: my_core_0/dp/pcreg/q_reg[7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: my_core_0/dp/res/q_reg[11]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: my_core_0/dp/res/q_reg[6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: my_core_0/dp/res/q_reg[7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: my_core_1/cont/FSM_onehot_state_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: my_core_1/cont/FSM_onehot_state_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: my_core_1/cont/FSM_onehot_state_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: my_core_1/cont/FSM_onehot_state_reg[3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: my_core_1/cont/FSM_onehot_state_reg[6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: my_core_1/cont/FSM_onehot_state_reg[8]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: my_core_1/dp/mem_offset_reg/q_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: my_core_1/dp/mem_offset_reg/q_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: my_core_1/dp/mem_offset_reg/q_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: my_core_1/dp/mem_offset_reg/q_reg[3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: my_core_1/dp/pcreg/q_reg[11]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: my_core_1/dp/pcreg/q_reg[6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: my_core_1/dp/pcreg/q_reg[7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: my_core_1/dp/res/q_reg[11]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: my_core_1/dp/res/q_reg[6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: my_core_1/dp/res/q_reg[7]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (2310)
---------------------------------------------------
 There are 2310 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.522        0.000                      0                   36        0.324        0.000                      0                   36        4.500        0.000                       0                    37  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.522        0.000                      0                   36        0.324        0.000                      0                   36        4.500        0.000                       0                    37  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.522ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.324ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.522ns  (required time - arrival time)
  Source:                 cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.504ns  (logic 0.924ns (20.514%)  route 3.580ns (79.486%))
  Logic Levels:           2  (BUFG=1 CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100m (IN)
                         net (fo=0)                   0.000     0.000    clk100m
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100m_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100m_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100m_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.618     5.139    clk100m_IBUF_BUFG
    SLICE_X0Y24          FDRE                                         r  cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDRE (Prop_fdre_C_Q)         0.456     5.595 r  cnt_reg[15]/Q
                         net (fo=1, routed)           1.804     7.399    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.495 r  clk_BUFG_inst/O
                         net (fo=466, routed)         1.777     9.271    clk_BUFG
    SLICE_X0Y24          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.372     9.643 r  cnt_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.643    cnt_reg[12]_i_1_n_4
    SLICE_X0Y24          FDRE                                         r  cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100m (IN)
                         net (fo=0)                   0.000    10.000    clk100m
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100m_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100m_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100m_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.502    14.843    clk100m_IBUF_BUFG
    SLICE_X0Y24          FDRE                                         r  cnt_reg[15]/C
                         clock pessimism              0.296    15.139    
                         clock uncertainty           -0.035    15.104    
    SLICE_X0Y24          FDRE (Setup_fdre_C_D)        0.062    15.166    cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         15.166    
                         arrival time                          -9.643    
  -------------------------------------------------------------------
                         slack                                  5.522    

Slack (MET) :             7.456ns  (required time - arrival time)
  Source:                 nolabel_line45/refresh_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line45/refresh_counter_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.550ns  (logic 1.806ns (70.832%)  route 0.744ns (29.168%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100m (IN)
                         net (fo=0)                   0.000     0.000    clk100m
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100m_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100m_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100m_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.562     5.083    nolabel_line45/clk100m_IBUF_BUFG
    SLICE_X48Y33         FDCE                                         r  nolabel_line45/refresh_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y33         FDCE (Prop_fdce_C_Q)         0.456     5.539 r  nolabel_line45/refresh_counter_reg[1]/Q
                         net (fo=1, routed)           0.744     6.283    nolabel_line45/refresh_counter_reg_n_0_[1]
    SLICE_X48Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.957 r  nolabel_line45/refresh_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.957    nolabel_line45/refresh_counter_reg[0]_i_1_n_0
    SLICE_X48Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.071 r  nolabel_line45/refresh_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.071    nolabel_line45/refresh_counter_reg[4]_i_1_n_0
    SLICE_X48Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.185 r  nolabel_line45/refresh_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.185    nolabel_line45/refresh_counter_reg[8]_i_1_n_0
    SLICE_X48Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.299 r  nolabel_line45/refresh_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.299    nolabel_line45/refresh_counter_reg[12]_i_1_n_0
    SLICE_X48Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.633 r  nolabel_line45/refresh_counter_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.633    nolabel_line45/refresh_counter_reg[16]_i_1_n_6
    SLICE_X48Y37         FDCE                                         r  nolabel_line45/refresh_counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100m (IN)
                         net (fo=0)                   0.000    10.000    clk100m
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100m_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100m_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100m_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.447    14.788    nolabel_line45/clk100m_IBUF_BUFG
    SLICE_X48Y37         FDCE                                         r  nolabel_line45/refresh_counter_reg[17]/C
                         clock pessimism              0.274    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X48Y37         FDCE (Setup_fdce_C_D)        0.062    15.089    nolabel_line45/refresh_counter_reg[17]
  -------------------------------------------------------------------
                         required time                         15.089    
                         arrival time                          -7.633    
  -------------------------------------------------------------------
                         slack                                  7.456    

Slack (MET) :             7.477ns  (required time - arrival time)
  Source:                 nolabel_line45/refresh_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line45/refresh_counter_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.529ns  (logic 1.785ns (70.589%)  route 0.744ns (29.411%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100m (IN)
                         net (fo=0)                   0.000     0.000    clk100m
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100m_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100m_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100m_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.562     5.083    nolabel_line45/clk100m_IBUF_BUFG
    SLICE_X48Y33         FDCE                                         r  nolabel_line45/refresh_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y33         FDCE (Prop_fdce_C_Q)         0.456     5.539 r  nolabel_line45/refresh_counter_reg[1]/Q
                         net (fo=1, routed)           0.744     6.283    nolabel_line45/refresh_counter_reg_n_0_[1]
    SLICE_X48Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.957 r  nolabel_line45/refresh_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.957    nolabel_line45/refresh_counter_reg[0]_i_1_n_0
    SLICE_X48Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.071 r  nolabel_line45/refresh_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.071    nolabel_line45/refresh_counter_reg[4]_i_1_n_0
    SLICE_X48Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.185 r  nolabel_line45/refresh_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.185    nolabel_line45/refresh_counter_reg[8]_i_1_n_0
    SLICE_X48Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.299 r  nolabel_line45/refresh_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.299    nolabel_line45/refresh_counter_reg[12]_i_1_n_0
    SLICE_X48Y37         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.612 r  nolabel_line45/refresh_counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.612    nolabel_line45/refresh_counter_reg[16]_i_1_n_4
    SLICE_X48Y37         FDCE                                         r  nolabel_line45/refresh_counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100m (IN)
                         net (fo=0)                   0.000    10.000    clk100m
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100m_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100m_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100m_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.447    14.788    nolabel_line45/clk100m_IBUF_BUFG
    SLICE_X48Y37         FDCE                                         r  nolabel_line45/refresh_counter_reg[19]/C
                         clock pessimism              0.274    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X48Y37         FDCE (Setup_fdce_C_D)        0.062    15.089    nolabel_line45/refresh_counter_reg[19]
  -------------------------------------------------------------------
                         required time                         15.089    
                         arrival time                          -7.612    
  -------------------------------------------------------------------
                         slack                                  7.477    

Slack (MET) :             7.545ns  (required time - arrival time)
  Source:                 cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.454ns  (logic 1.692ns (68.952%)  route 0.762ns (31.048%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100m (IN)
                         net (fo=0)                   0.000     0.000    clk100m
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100m_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100m_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100m_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.624     5.145    clk100m_IBUF_BUFG
    SLICE_X0Y21          FDRE                                         r  cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y21          FDRE (Prop_fdre_C_Q)         0.456     5.601 r  cnt_reg[1]/Q
                         net (fo=1, routed)           0.762     6.363    cnt_reg_n_0_[1]
    SLICE_X0Y21          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.037 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.037    cnt_reg[0]_i_1_n_0
    SLICE_X0Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.151 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.151    cnt_reg[4]_i_1_n_0
    SLICE_X0Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.265 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.265    cnt_reg[8]_i_1_n_0
    SLICE_X0Y24          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.599 r  cnt_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.599    cnt_reg[12]_i_1_n_6
    SLICE_X0Y24          FDRE                                         r  cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100m (IN)
                         net (fo=0)                   0.000    10.000    clk100m
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100m_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100m_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100m_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.502    14.843    clk100m_IBUF_BUFG
    SLICE_X0Y24          FDRE                                         r  cnt_reg[13]/C
                         clock pessimism              0.274    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X0Y24          FDRE (Setup_fdre_C_D)        0.062    15.144    cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         15.144    
                         arrival time                          -7.599    
  -------------------------------------------------------------------
                         slack                                  7.545    

Slack (MET) :             7.551ns  (required time - arrival time)
  Source:                 nolabel_line45/refresh_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line45/refresh_counter_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.455ns  (logic 1.711ns (69.703%)  route 0.744ns (30.297%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100m (IN)
                         net (fo=0)                   0.000     0.000    clk100m
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100m_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100m_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100m_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.562     5.083    nolabel_line45/clk100m_IBUF_BUFG
    SLICE_X48Y33         FDCE                                         r  nolabel_line45/refresh_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y33         FDCE (Prop_fdce_C_Q)         0.456     5.539 r  nolabel_line45/refresh_counter_reg[1]/Q
                         net (fo=1, routed)           0.744     6.283    nolabel_line45/refresh_counter_reg_n_0_[1]
    SLICE_X48Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.957 r  nolabel_line45/refresh_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.957    nolabel_line45/refresh_counter_reg[0]_i_1_n_0
    SLICE_X48Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.071 r  nolabel_line45/refresh_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.071    nolabel_line45/refresh_counter_reg[4]_i_1_n_0
    SLICE_X48Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.185 r  nolabel_line45/refresh_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.185    nolabel_line45/refresh_counter_reg[8]_i_1_n_0
    SLICE_X48Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.299 r  nolabel_line45/refresh_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.299    nolabel_line45/refresh_counter_reg[12]_i_1_n_0
    SLICE_X48Y37         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.538 r  nolabel_line45/refresh_counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.538    nolabel_line45/refresh_counter_reg[16]_i_1_n_5
    SLICE_X48Y37         FDCE                                         r  nolabel_line45/refresh_counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100m (IN)
                         net (fo=0)                   0.000    10.000    clk100m
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100m_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100m_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100m_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.447    14.788    nolabel_line45/clk100m_IBUF_BUFG
    SLICE_X48Y37         FDCE                                         r  nolabel_line45/refresh_counter_reg[18]/C
                         clock pessimism              0.274    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X48Y37         FDCE (Setup_fdce_C_D)        0.062    15.089    nolabel_line45/refresh_counter_reg[18]
  -------------------------------------------------------------------
                         required time                         15.089    
                         arrival time                          -7.538    
  -------------------------------------------------------------------
                         slack                                  7.551    

Slack (MET) :             7.567ns  (required time - arrival time)
  Source:                 nolabel_line45/refresh_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line45/refresh_counter_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.439ns  (logic 1.695ns (69.504%)  route 0.744ns (30.496%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100m (IN)
                         net (fo=0)                   0.000     0.000    clk100m
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100m_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100m_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100m_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.562     5.083    nolabel_line45/clk100m_IBUF_BUFG
    SLICE_X48Y33         FDCE                                         r  nolabel_line45/refresh_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y33         FDCE (Prop_fdce_C_Q)         0.456     5.539 r  nolabel_line45/refresh_counter_reg[1]/Q
                         net (fo=1, routed)           0.744     6.283    nolabel_line45/refresh_counter_reg_n_0_[1]
    SLICE_X48Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.957 r  nolabel_line45/refresh_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.957    nolabel_line45/refresh_counter_reg[0]_i_1_n_0
    SLICE_X48Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.071 r  nolabel_line45/refresh_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.071    nolabel_line45/refresh_counter_reg[4]_i_1_n_0
    SLICE_X48Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.185 r  nolabel_line45/refresh_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.185    nolabel_line45/refresh_counter_reg[8]_i_1_n_0
    SLICE_X48Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.299 r  nolabel_line45/refresh_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.299    nolabel_line45/refresh_counter_reg[12]_i_1_n_0
    SLICE_X48Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.522 r  nolabel_line45/refresh_counter_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.522    nolabel_line45/refresh_counter_reg[16]_i_1_n_7
    SLICE_X48Y37         FDCE                                         r  nolabel_line45/refresh_counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100m (IN)
                         net (fo=0)                   0.000    10.000    clk100m
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100m_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100m_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100m_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.447    14.788    nolabel_line45/clk100m_IBUF_BUFG
    SLICE_X48Y37         FDCE                                         r  nolabel_line45/refresh_counter_reg[16]/C
                         clock pessimism              0.274    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X48Y37         FDCE (Setup_fdce_C_D)        0.062    15.089    nolabel_line45/refresh_counter_reg[16]
  -------------------------------------------------------------------
                         required time                         15.089    
                         arrival time                          -7.522    
  -------------------------------------------------------------------
                         slack                                  7.567    

Slack (MET) :             7.569ns  (required time - arrival time)
  Source:                 nolabel_line45/refresh_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line45/refresh_counter_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.436ns  (logic 1.692ns (69.467%)  route 0.744ns (30.533%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100m (IN)
                         net (fo=0)                   0.000     0.000    clk100m
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100m_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100m_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100m_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.562     5.083    nolabel_line45/clk100m_IBUF_BUFG
    SLICE_X48Y33         FDCE                                         r  nolabel_line45/refresh_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y33         FDCE (Prop_fdce_C_Q)         0.456     5.539 r  nolabel_line45/refresh_counter_reg[1]/Q
                         net (fo=1, routed)           0.744     6.283    nolabel_line45/refresh_counter_reg_n_0_[1]
    SLICE_X48Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.957 r  nolabel_line45/refresh_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.957    nolabel_line45/refresh_counter_reg[0]_i_1_n_0
    SLICE_X48Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.071 r  nolabel_line45/refresh_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.071    nolabel_line45/refresh_counter_reg[4]_i_1_n_0
    SLICE_X48Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.185 r  nolabel_line45/refresh_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.185    nolabel_line45/refresh_counter_reg[8]_i_1_n_0
    SLICE_X48Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.519 r  nolabel_line45/refresh_counter_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.519    nolabel_line45/refresh_counter_reg[12]_i_1_n_6
    SLICE_X48Y36         FDCE                                         r  nolabel_line45/refresh_counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100m (IN)
                         net (fo=0)                   0.000    10.000    clk100m
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100m_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100m_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100m_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.446    14.787    nolabel_line45/clk100m_IBUF_BUFG
    SLICE_X48Y36         FDCE                                         r  nolabel_line45/refresh_counter_reg[13]/C
                         clock pessimism              0.274    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X48Y36         FDCE (Setup_fdce_C_D)        0.062    15.088    nolabel_line45/refresh_counter_reg[13]
  -------------------------------------------------------------------
                         required time                         15.088    
                         arrival time                          -7.519    
  -------------------------------------------------------------------
                         slack                                  7.569    

Slack (MET) :             7.590ns  (required time - arrival time)
  Source:                 nolabel_line45/refresh_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line45/refresh_counter_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.415ns  (logic 1.671ns (69.201%)  route 0.744ns (30.799%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100m (IN)
                         net (fo=0)                   0.000     0.000    clk100m
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100m_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100m_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100m_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.562     5.083    nolabel_line45/clk100m_IBUF_BUFG
    SLICE_X48Y33         FDCE                                         r  nolabel_line45/refresh_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y33         FDCE (Prop_fdce_C_Q)         0.456     5.539 r  nolabel_line45/refresh_counter_reg[1]/Q
                         net (fo=1, routed)           0.744     6.283    nolabel_line45/refresh_counter_reg_n_0_[1]
    SLICE_X48Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.957 r  nolabel_line45/refresh_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.957    nolabel_line45/refresh_counter_reg[0]_i_1_n_0
    SLICE_X48Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.071 r  nolabel_line45/refresh_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.071    nolabel_line45/refresh_counter_reg[4]_i_1_n_0
    SLICE_X48Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.185 r  nolabel_line45/refresh_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.185    nolabel_line45/refresh_counter_reg[8]_i_1_n_0
    SLICE_X48Y36         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.498 r  nolabel_line45/refresh_counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.498    nolabel_line45/refresh_counter_reg[12]_i_1_n_4
    SLICE_X48Y36         FDCE                                         r  nolabel_line45/refresh_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100m (IN)
                         net (fo=0)                   0.000    10.000    clk100m
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100m_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100m_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100m_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.446    14.787    nolabel_line45/clk100m_IBUF_BUFG
    SLICE_X48Y36         FDCE                                         r  nolabel_line45/refresh_counter_reg[15]/C
                         clock pessimism              0.274    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X48Y36         FDCE (Setup_fdce_C_D)        0.062    15.088    nolabel_line45/refresh_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         15.088    
                         arrival time                          -7.498    
  -------------------------------------------------------------------
                         slack                                  7.590    

Slack (MET) :             7.640ns  (required time - arrival time)
  Source:                 cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.359ns  (logic 1.597ns (67.702%)  route 0.762ns (32.298%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100m (IN)
                         net (fo=0)                   0.000     0.000    clk100m
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100m_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100m_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100m_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.624     5.145    clk100m_IBUF_BUFG
    SLICE_X0Y21          FDRE                                         r  cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y21          FDRE (Prop_fdre_C_Q)         0.456     5.601 r  cnt_reg[1]/Q
                         net (fo=1, routed)           0.762     6.363    cnt_reg_n_0_[1]
    SLICE_X0Y21          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.037 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.037    cnt_reg[0]_i_1_n_0
    SLICE_X0Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.151 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.151    cnt_reg[4]_i_1_n_0
    SLICE_X0Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.265 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.265    cnt_reg[8]_i_1_n_0
    SLICE_X0Y24          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.504 r  cnt_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.504    cnt_reg[12]_i_1_n_5
    SLICE_X0Y24          FDRE                                         r  cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100m (IN)
                         net (fo=0)                   0.000    10.000    clk100m
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100m_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100m_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100m_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.502    14.843    clk100m_IBUF_BUFG
    SLICE_X0Y24          FDRE                                         r  cnt_reg[14]/C
                         clock pessimism              0.274    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X0Y24          FDRE (Setup_fdre_C_D)        0.062    15.144    cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         15.144    
                         arrival time                          -7.504    
  -------------------------------------------------------------------
                         slack                                  7.640    

Slack (MET) :             7.656ns  (required time - arrival time)
  Source:                 cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.343ns  (logic 1.581ns (67.481%)  route 0.762ns (32.519%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100m (IN)
                         net (fo=0)                   0.000     0.000    clk100m
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100m_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100m_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100m_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.624     5.145    clk100m_IBUF_BUFG
    SLICE_X0Y21          FDRE                                         r  cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y21          FDRE (Prop_fdre_C_Q)         0.456     5.601 r  cnt_reg[1]/Q
                         net (fo=1, routed)           0.762     6.363    cnt_reg_n_0_[1]
    SLICE_X0Y21          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.037 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.037    cnt_reg[0]_i_1_n_0
    SLICE_X0Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.151 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.151    cnt_reg[4]_i_1_n_0
    SLICE_X0Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.265 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.265    cnt_reg[8]_i_1_n_0
    SLICE_X0Y24          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.488 r  cnt_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.488    cnt_reg[12]_i_1_n_7
    SLICE_X0Y24          FDRE                                         r  cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100m (IN)
                         net (fo=0)                   0.000    10.000    clk100m
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100m_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100m_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100m_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.502    14.843    clk100m_IBUF_BUFG
    SLICE_X0Y24          FDRE                                         r  cnt_reg[12]/C
                         clock pessimism              0.274    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X0Y24          FDRE (Setup_fdre_C_D)        0.062    15.144    cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         15.144    
                         arrival time                          -7.488    
  -------------------------------------------------------------------
                         slack                                  7.656    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 nolabel_line45/refresh_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line45/refresh_counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.256ns (59.730%)  route 0.173ns (40.270%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100m (IN)
                         net (fo=0)                   0.000     0.000    clk100m
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100m_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100m_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100m_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.561     1.444    nolabel_line45/clk100m_IBUF_BUFG
    SLICE_X48Y33         FDCE                                         r  nolabel_line45/refresh_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y33         FDCE (Prop_fdce_C_Q)         0.141     1.585 f  nolabel_line45/refresh_counter_reg[0]/Q
                         net (fo=1, routed)           0.173     1.758    nolabel_line45/refresh_counter_reg_n_0_[0]
    SLICE_X48Y33         LUT1 (Prop_lut1_I0_O)        0.045     1.803 r  nolabel_line45/refresh_counter[0]_i_2/O
                         net (fo=1, routed)           0.000     1.803    nolabel_line45/refresh_counter[0]_i_2_n_0
    SLICE_X48Y33         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.873 r  nolabel_line45/refresh_counter_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.873    nolabel_line45/refresh_counter_reg[0]_i_1_n_7
    SLICE_X48Y33         FDCE                                         r  nolabel_line45/refresh_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100m (IN)
                         net (fo=0)                   0.000     0.000    clk100m
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100m_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100m_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100m_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.829     1.956    nolabel_line45/clk100m_IBUF_BUFG
    SLICE_X48Y33         FDCE                                         r  nolabel_line45/refresh_counter_reg[0]/C
                         clock pessimism             -0.512     1.444    
    SLICE_X48Y33         FDCE (Hold_fdce_C_D)         0.105     1.549    nolabel_line45/refresh_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.256ns (59.730%)  route 0.173ns (40.270%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100m (IN)
                         net (fo=0)                   0.000     0.000    clk100m
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100m_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100m_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100m_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.585     1.468    clk100m_IBUF_BUFG
    SLICE_X0Y21          FDRE                                         r  cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y21          FDRE (Prop_fdre_C_Q)         0.141     1.609 f  cnt_reg[0]/Q
                         net (fo=1, routed)           0.173     1.782    cnt_reg_n_0_[0]
    SLICE_X0Y21          LUT1 (Prop_lut1_I0_O)        0.045     1.827 r  cnt[0]_i_2/O
                         net (fo=1, routed)           0.000     1.827    cnt[0]_i_2_n_0
    SLICE_X0Y21          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.897 r  cnt_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.897    cnt_reg[0]_i_1_n_7
    SLICE_X0Y21          FDRE                                         r  cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100m (IN)
                         net (fo=0)                   0.000     0.000    clk100m
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100m_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100m_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100m_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.854     1.981    clk100m_IBUF_BUFG
    SLICE_X0Y21          FDRE                                         r  cnt_reg[0]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X0Y21          FDRE (Hold_fdre_C_D)         0.105     1.573    cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 nolabel_line45/refresh_counter_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line45/refresh_counter_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.249ns (57.658%)  route 0.183ns (42.342%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100m (IN)
                         net (fo=0)                   0.000     0.000    clk100m
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100m_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100m_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100m_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.562     1.445    nolabel_line45/clk100m_IBUF_BUFG
    SLICE_X48Y35         FDCE                                         r  nolabel_line45/refresh_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y35         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  nolabel_line45/refresh_counter_reg[11]/Q
                         net (fo=1, routed)           0.183     1.769    nolabel_line45/refresh_counter_reg_n_0_[11]
    SLICE_X48Y35         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.877 r  nolabel_line45/refresh_counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.877    nolabel_line45/refresh_counter_reg[8]_i_1_n_4
    SLICE_X48Y35         FDCE                                         r  nolabel_line45/refresh_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100m (IN)
                         net (fo=0)                   0.000     0.000    clk100m
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100m_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100m_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100m_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.831     1.958    nolabel_line45/clk100m_IBUF_BUFG
    SLICE_X48Y35         FDCE                                         r  nolabel_line45/refresh_counter_reg[11]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X48Y35         FDCE (Hold_fdce_C_D)         0.105     1.550    nolabel_line45/refresh_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 nolabel_line45/refresh_counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line45/refresh_counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.249ns (57.658%)  route 0.183ns (42.342%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100m (IN)
                         net (fo=0)                   0.000     0.000    clk100m
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100m_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100m_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100m_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.561     1.444    nolabel_line45/clk100m_IBUF_BUFG
    SLICE_X48Y33         FDCE                                         r  nolabel_line45/refresh_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y33         FDCE (Prop_fdce_C_Q)         0.141     1.585 r  nolabel_line45/refresh_counter_reg[3]/Q
                         net (fo=1, routed)           0.183     1.768    nolabel_line45/refresh_counter_reg_n_0_[3]
    SLICE_X48Y33         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.876 r  nolabel_line45/refresh_counter_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.876    nolabel_line45/refresh_counter_reg[0]_i_1_n_4
    SLICE_X48Y33         FDCE                                         r  nolabel_line45/refresh_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100m (IN)
                         net (fo=0)                   0.000     0.000    clk100m
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100m_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100m_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100m_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.829     1.956    nolabel_line45/clk100m_IBUF_BUFG
    SLICE_X48Y33         FDCE                                         r  nolabel_line45/refresh_counter_reg[3]/C
                         clock pessimism             -0.512     1.444    
    SLICE_X48Y33         FDCE (Hold_fdce_C_D)         0.105     1.549    nolabel_line45/refresh_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 cnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.256ns (59.199%)  route 0.176ns (40.801%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100m (IN)
                         net (fo=0)                   0.000     0.000    clk100m
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100m_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100m_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100m_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.582     1.465    clk100m_IBUF_BUFG
    SLICE_X0Y24          FDRE                                         r  cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDRE (Prop_fdre_C_Q)         0.141     1.606 r  cnt_reg[12]/Q
                         net (fo=1, routed)           0.176     1.783    cnt_reg_n_0_[12]
    SLICE_X0Y24          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.898 r  cnt_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.898    cnt_reg[12]_i_1_n_7
    SLICE_X0Y24          FDRE                                         r  cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100m (IN)
                         net (fo=0)                   0.000     0.000    clk100m
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100m_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100m_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100m_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.850     1.977    clk100m_IBUF_BUFG
    SLICE_X0Y24          FDRE                                         r  cnt_reg[12]/C
                         clock pessimism             -0.512     1.465    
    SLICE_X0Y24          FDRE (Hold_fdre_C_D)         0.105     1.570    cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.256ns (59.199%)  route 0.176ns (40.801%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100m (IN)
                         net (fo=0)                   0.000     0.000    clk100m
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100m_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100m_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100m_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.585     1.468    clk100m_IBUF_BUFG
    SLICE_X0Y22          FDRE                                         r  cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y22          FDRE (Prop_fdre_C_Q)         0.141     1.609 r  cnt_reg[4]/Q
                         net (fo=1, routed)           0.176     1.786    cnt_reg_n_0_[4]
    SLICE_X0Y22          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.901 r  cnt_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.901    cnt_reg[4]_i_1_n_7
    SLICE_X0Y22          FDRE                                         r  cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100m (IN)
                         net (fo=0)                   0.000     0.000    clk100m
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100m_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100m_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100m_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.853     1.980    clk100m_IBUF_BUFG
    SLICE_X0Y22          FDRE                                         r  cnt_reg[4]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X0Y22          FDRE (Hold_fdre_C_D)         0.105     1.573    cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.901    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.256ns (59.199%)  route 0.176ns (40.801%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100m (IN)
                         net (fo=0)                   0.000     0.000    clk100m
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100m_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100m_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100m_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.583     1.466    clk100m_IBUF_BUFG
    SLICE_X0Y23          FDRE                                         r  cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y23          FDRE (Prop_fdre_C_Q)         0.141     1.607 r  cnt_reg[8]/Q
                         net (fo=1, routed)           0.176     1.784    cnt_reg_n_0_[8]
    SLICE_X0Y23          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.899 r  cnt_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.899    cnt_reg[8]_i_1_n_7
    SLICE_X0Y23          FDRE                                         r  cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100m (IN)
                         net (fo=0)                   0.000     0.000    clk100m
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100m_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100m_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100m_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.851     1.978    clk100m_IBUF_BUFG
    SLICE_X0Y23          FDRE                                         r  cnt_reg[8]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X0Y23          FDRE (Hold_fdre_C_D)         0.105     1.571    cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.899    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 nolabel_line45/refresh_counter_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line45/refresh_counter_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.256ns (59.199%)  route 0.176ns (40.801%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100m (IN)
                         net (fo=0)                   0.000     0.000    clk100m
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100m_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100m_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100m_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.562     1.445    nolabel_line45/clk100m_IBUF_BUFG
    SLICE_X48Y36         FDCE                                         r  nolabel_line45/refresh_counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y36         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  nolabel_line45/refresh_counter_reg[12]/Q
                         net (fo=1, routed)           0.176     1.763    nolabel_line45/refresh_counter_reg_n_0_[12]
    SLICE_X48Y36         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.878 r  nolabel_line45/refresh_counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.878    nolabel_line45/refresh_counter_reg[12]_i_1_n_7
    SLICE_X48Y36         FDCE                                         r  nolabel_line45/refresh_counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100m (IN)
                         net (fo=0)                   0.000     0.000    clk100m
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100m_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100m_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100m_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.831     1.958    nolabel_line45/clk100m_IBUF_BUFG
    SLICE_X48Y36         FDCE                                         r  nolabel_line45/refresh_counter_reg[12]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X48Y36         FDCE (Hold_fdce_C_D)         0.105     1.550    nolabel_line45/refresh_counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 nolabel_line45/refresh_counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line45/refresh_counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.256ns (59.199%)  route 0.176ns (40.801%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100m (IN)
                         net (fo=0)                   0.000     0.000    clk100m
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100m_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100m_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100m_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.562     1.445    nolabel_line45/clk100m_IBUF_BUFG
    SLICE_X48Y34         FDCE                                         r  nolabel_line45/refresh_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y34         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  nolabel_line45/refresh_counter_reg[4]/Q
                         net (fo=1, routed)           0.176     1.763    nolabel_line45/refresh_counter_reg_n_0_[4]
    SLICE_X48Y34         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.878 r  nolabel_line45/refresh_counter_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.878    nolabel_line45/refresh_counter_reg[4]_i_1_n_7
    SLICE_X48Y34         FDCE                                         r  nolabel_line45/refresh_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100m (IN)
                         net (fo=0)                   0.000     0.000    clk100m
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100m_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100m_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100m_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.830     1.957    nolabel_line45/clk100m_IBUF_BUFG
    SLICE_X48Y34         FDCE                                         r  nolabel_line45/refresh_counter_reg[4]/C
                         clock pessimism             -0.512     1.445    
    SLICE_X48Y34         FDCE (Hold_fdce_C_D)         0.105     1.550    nolabel_line45/refresh_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.353ns  (arrival time - required time)
  Source:                 nolabel_line45/refresh_counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line45/refresh_counter_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.249ns (54.351%)  route 0.209ns (45.649%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100m (IN)
                         net (fo=0)                   0.000     0.000    clk100m
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100m_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100m_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100m_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.562     1.445    nolabel_line45/clk100m_IBUF_BUFG
    SLICE_X48Y36         FDCE                                         r  nolabel_line45/refresh_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y36         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  nolabel_line45/refresh_counter_reg[15]/Q
                         net (fo=1, routed)           0.209     1.795    nolabel_line45/refresh_counter_reg_n_0_[15]
    SLICE_X48Y36         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.903 r  nolabel_line45/refresh_counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.903    nolabel_line45/refresh_counter_reg[12]_i_1_n_4
    SLICE_X48Y36         FDCE                                         r  nolabel_line45/refresh_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100m (IN)
                         net (fo=0)                   0.000     0.000    clk100m
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100m_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100m_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100m_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.831     1.958    nolabel_line45/clk100m_IBUF_BUFG
    SLICE_X48Y36         FDCE                                         r  nolabel_line45/refresh_counter_reg[15]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X48Y36         FDCE (Hold_fdce_C_D)         0.105     1.550    nolabel_line45/refresh_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                  0.353    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100m }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk100m_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y21    cnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y23    cnt_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y23    cnt_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y24    cnt_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y24    cnt_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y24    cnt_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y24    cnt_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y21    cnt_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y21    cnt_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y21    cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y21    cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y23    cnt_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y23    cnt_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y23    cnt_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y23    cnt_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y24    cnt_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y24    cnt_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y24    cnt_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y24    cnt_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y21    cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y21    cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y23    cnt_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y23    cnt_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y23    cnt_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y23    cnt_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y24    cnt_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y24    cnt_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y24    cnt_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y24    cnt_reg[13]/C



