C:/Users/Kirti/Documents/System_Verilog/TestGround/work/andTest.sv {1 {vlog -work work -vopt -sv C:/Users/Kirti/Documents/System_Verilog/TestGround/work/andTest.sv
QuestaSim-64 vlog 10.2c Compiler 2013.07 Jul 19 2013
-- Compiling module andTest
-- Compiling module tb

Top level modules:
	tb

} {} {}}
