<stg><name>unoptimized_mini_conv_halide_fixed</name>


<trans_list>

<trans id="37" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="38" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln294" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="41" from="2" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln294" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="40" from="3" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="42" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln296" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="44" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="45" from="6" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop.i.i.i.i1.preheader:0  %empty = call i32 (...)* @_ssdm_op_SpecInterface(i16* %hw_output_stencil_values_V_val_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop.i.i.i.i1.preheader:1  %empty_4 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %hw_input_stencil_values_V_val_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="empty_4"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
arrayctor.loop.i.i.i.i1.preheader:2  call void (...)* @_ssdm_op_SpecBitsMap(i16* %hw_input_stencil_values_V_val_V), !map !130

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
arrayctor.loop.i.i.i.i1.preheader:3  call void (...)* @_ssdm_op_SpecBitsMap(i16* %hw_output_stencil_values_V_val_V), !map !136

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
arrayctor.loop.i.i.i.i1.preheader:4  call void (...)* @_ssdm_op_SpecTopModule([35 x i8]* @unoptimized_mini_con) nounwind

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop.i.i.i.i1.preheader:5  %hw_input_copy_stenci = alloca [64 x i16], align 2

]]></Node>
<StgValue><ssdm name="hw_input_copy_stenci"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0">
<![CDATA[
arrayctor.loop.i.i.i.i1.preheader:6  br label %hw_input_copy_stencil_cache.exit

]]></Node>
<StgValue><ssdm name="br_ln294"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="14" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
hw_input_copy_stencil_cache.exit:0  %hw_input_copy_s0_x_a = phi i7 [ 0, %arrayctor.loop.i.i.i.i1.preheader ], [ %c3, %"extract<0, 15>.exit" ]

]]></Node>
<StgValue><ssdm name="hw_input_copy_s0_x_a"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
hw_input_copy_stencil_cache.exit:1  %icmp_ln294 = icmp eq i7 %hw_input_copy_s0_x_a, -64

]]></Node>
<StgValue><ssdm name="icmp_ln294"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
hw_input_copy_stencil_cache.exit:2  %empty_5 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)

]]></Node>
<StgValue><ssdm name="empty_5"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hw_input_copy_stencil_cache.exit:3  %c3 = add i7 %hw_input_copy_s0_x_a, 1

]]></Node>
<StgValue><ssdm name="c3"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
hw_input_copy_stencil_cache.exit:4  br i1 %icmp_ln294, label %.preheader.preheader, label %"extract<0, 15>.exit"

]]></Node>
<StgValue><ssdm name="br_ln294"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln294" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
extract<0, 15>.exit:0  %tmp_val_V_1 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %hw_input_stencil_values_V_val_V)

]]></Node>
<StgValue><ssdm name="tmp_val_V_1"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln294" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:0  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln119"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="21" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="64" op_0_bw="7">
<![CDATA[
extract<0, 15>.exit:1  %zext_ln136 = zext i7 %hw_input_copy_s0_x_a to i64

]]></Node>
<StgValue><ssdm name="zext_ln136"/></StgValue>
</operation>

<operation id="22" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
extract<0, 15>.exit:2  %hw_input_copy_stenci_1 = getelementptr [64 x i16]* %hw_input_copy_stenci, i64 0, i64 %zext_ln136

]]></Node>
<StgValue><ssdm name="hw_input_copy_stenci_1"/></StgValue>
</operation>

<operation id="23" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
extract<0, 15>.exit:3  store i16 %tmp_val_V_1, i16* %hw_input_copy_stenci_1, align 2

]]></Node>
<StgValue><ssdm name="store_ln186"/></StgValue>
</operation>

<operation id="24" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0">
<![CDATA[
extract<0, 15>.exit:4  br label %hw_input_copy_stencil_cache.exit

]]></Node>
<StgValue><ssdm name="br_ln294"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="25" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
.preheader:0  %hw_output_s0_x_xo_as = phi i6 [ %c3_1, %.preheader7 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="hw_output_s0_x_xo_as"/></StgValue>
</operation>

<operation id="26" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader:1  %icmp_ln296 = icmp eq i6 %hw_output_s0_x_xo_as, -2

]]></Node>
<StgValue><ssdm name="icmp_ln296"/></StgValue>
</operation>

<operation id="27" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:2  %empty_6 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 62, i64 62, i64 62)

]]></Node>
<StgValue><ssdm name="empty_6"/></StgValue>
</operation>

<operation id="28" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader:3  %c3_1 = add i6 %hw_output_s0_x_xo_as, 1

]]></Node>
<StgValue><ssdm name="c3_1"/></StgValue>
</operation>

<operation id="29" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:4  br i1 %icmp_ln296, label %0, label %.preheader7

]]></Node>
<StgValue><ssdm name="br_ln296"/></StgValue>
</operation>

<operation id="30" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln296" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="64" op_0_bw="6">
<![CDATA[
.preheader7:0  %zext_ln80 = zext i6 %hw_output_s0_x_xo_as to i64

]]></Node>
<StgValue><ssdm name="zext_ln80"/></StgValue>
</operation>

<operation id="31" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln296" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader7:1  %hw_input_copy_stenci_2 = getelementptr [64 x i16]* %hw_input_copy_stenci, i64 0, i64 %zext_ln80

]]></Node>
<StgValue><ssdm name="hw_input_copy_stenci_2"/></StgValue>
</operation>

<operation id="32" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln296" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="16" op_0_bw="6">
<![CDATA[
.preheader7:2  %hw_input_copy_stenci_3 = load i16* %hw_input_copy_stenci_2, align 2

]]></Node>
<StgValue><ssdm name="hw_input_copy_stenci_3"/></StgValue>
</operation>

<operation id="33" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln296" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln306"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="34" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="16" op_0_bw="6">
<![CDATA[
.preheader7:2  %hw_input_copy_stenci_3 = load i16* %hw_input_copy_stenci_2, align 2

]]></Node>
<StgValue><ssdm name="hw_input_copy_stenci_3"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="35" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
.preheader7:3  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %hw_output_stencil_values_V_val_V, i16 %hw_input_copy_stenci_3)

]]></Node>
<StgValue><ssdm name="write_ln373"/></StgValue>
</operation>

<operation id="36" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0">
<![CDATA[
.preheader7:4  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln296"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="46" name="hw_input_stencil_values_V_val_V" dir="0" iftype="3">
<core>FIFO</core><StgValue><ssdm name="hw_input_stencil_values_V_val_V"/></StgValue>
</port>
<port id="47" name="hw_output_stencil_values_V_val_V" dir="1" iftype="3">
<core>FIFO</core><StgValue><ssdm name="hw_output_stencil_values_V_val_V"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="49" from="_ssdm_op_SpecInterface" to="empty" fromId="48" toId="7">
</dataflow>
<dataflow id="50" from="hw_output_stencil_values_V_val_V" to="empty" fromId="47" toId="7">
</dataflow>
<dataflow id="52" from="ap_fifo_str" to="empty" fromId="51" toId="7">
</dataflow>
<dataflow id="54" from="StgValue_53" to="empty" fromId="53" toId="7">
</dataflow>
<dataflow id="55" from="StgValue_53" to="empty" fromId="53" toId="7">
</dataflow>
<dataflow id="57" from="p_str" to="empty" fromId="56" toId="7">
</dataflow>
<dataflow id="58" from="StgValue_53" to="empty" fromId="53" toId="7">
</dataflow>
<dataflow id="59" from="StgValue_53" to="empty" fromId="53" toId="7">
</dataflow>
<dataflow id="60" from="p_str" to="empty" fromId="56" toId="7">
</dataflow>
<dataflow id="61" from="p_str" to="empty" fromId="56" toId="7">
</dataflow>
<dataflow id="62" from="p_str" to="empty" fromId="56" toId="7">
</dataflow>
<dataflow id="64" from="StgValue_63" to="empty" fromId="63" toId="7">
</dataflow>
<dataflow id="65" from="StgValue_63" to="empty" fromId="63" toId="7">
</dataflow>
<dataflow id="67" from="StgValue_66" to="empty" fromId="66" toId="7">
</dataflow>
<dataflow id="68" from="StgValue_66" to="empty" fromId="66" toId="7">
</dataflow>
<dataflow id="69" from="p_str" to="empty" fromId="56" toId="7">
</dataflow>
<dataflow id="70" from="p_str" to="empty" fromId="56" toId="7">
</dataflow>
<dataflow id="71" from="_ssdm_op_SpecInterface" to="empty_4" fromId="48" toId="8">
</dataflow>
<dataflow id="72" from="hw_input_stencil_values_V_val_V" to="empty_4" fromId="46" toId="8">
</dataflow>
<dataflow id="73" from="ap_fifo_str" to="empty_4" fromId="51" toId="8">
</dataflow>
<dataflow id="74" from="StgValue_53" to="empty_4" fromId="53" toId="8">
</dataflow>
<dataflow id="75" from="StgValue_53" to="empty_4" fromId="53" toId="8">
</dataflow>
<dataflow id="76" from="p_str" to="empty_4" fromId="56" toId="8">
</dataflow>
<dataflow id="77" from="StgValue_53" to="empty_4" fromId="53" toId="8">
</dataflow>
<dataflow id="78" from="StgValue_53" to="empty_4" fromId="53" toId="8">
</dataflow>
<dataflow id="79" from="p_str" to="empty_4" fromId="56" toId="8">
</dataflow>
<dataflow id="80" from="p_str" to="empty_4" fromId="56" toId="8">
</dataflow>
<dataflow id="81" from="p_str" to="empty_4" fromId="56" toId="8">
</dataflow>
<dataflow id="82" from="StgValue_63" to="empty_4" fromId="63" toId="8">
</dataflow>
<dataflow id="83" from="StgValue_63" to="empty_4" fromId="63" toId="8">
</dataflow>
<dataflow id="84" from="StgValue_66" to="empty_4" fromId="66" toId="8">
</dataflow>
<dataflow id="85" from="StgValue_66" to="empty_4" fromId="66" toId="8">
</dataflow>
<dataflow id="86" from="p_str" to="empty_4" fromId="56" toId="8">
</dataflow>
<dataflow id="87" from="p_str" to="empty_4" fromId="56" toId="8">
</dataflow>
<dataflow id="89" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="88" toId="9">
</dataflow>
<dataflow id="90" from="hw_input_stencil_values_V_val_V" to="specbitsmap_ln0" fromId="46" toId="9">
</dataflow>
<dataflow id="91" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="88" toId="10">
</dataflow>
<dataflow id="92" from="hw_output_stencil_values_V_val_V" to="specbitsmap_ln0" fromId="47" toId="10">
</dataflow>
<dataflow id="94" from="_ssdm_op_SpecTopModule" to="spectopmodule_ln0" fromId="93" toId="11">
</dataflow>
<dataflow id="96" from="unoptimized_mini_con" to="spectopmodule_ln0" fromId="95" toId="11">
</dataflow>
<dataflow id="98" from="StgValue_97" to="hw_input_copy_stenci" fromId="97" toId="12">
</dataflow>
<dataflow id="100" from="StgValue_99" to="hw_input_copy_s0_x_a" fromId="99" toId="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="101" from="br_ln294" to="hw_input_copy_s0_x_a" fromId="13" toId="14">
</dataflow>
<dataflow id="102" from="c3" to="hw_input_copy_s0_x_a" fromId="17" toId="14">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="103" from="br_ln294" to="hw_input_copy_s0_x_a" fromId="24" toId="14">
<BackEdge/>
</dataflow>
<dataflow id="104" from="hw_input_copy_s0_x_a" to="icmp_ln294" fromId="14" toId="15">
</dataflow>
<dataflow id="106" from="StgValue_105" to="icmp_ln294" fromId="105" toId="15">
</dataflow>
<dataflow id="108" from="_ssdm_op_SpecLoopTripCount" to="empty_5" fromId="107" toId="16">
</dataflow>
<dataflow id="110" from="StgValue_109" to="empty_5" fromId="109" toId="16">
</dataflow>
<dataflow id="111" from="StgValue_109" to="empty_5" fromId="109" toId="16">
</dataflow>
<dataflow id="112" from="StgValue_109" to="empty_5" fromId="109" toId="16">
</dataflow>
<dataflow id="113" from="hw_input_copy_s0_x_a" to="c3" fromId="14" toId="17">
</dataflow>
<dataflow id="115" from="StgValue_114" to="c3" fromId="114" toId="17">
</dataflow>
<dataflow id="116" from="icmp_ln294" to="br_ln294" fromId="15" toId="18">
</dataflow>
<dataflow id="118" from="_ssdm_op_Read.ap_fifo.volatile.i16P" to="tmp_val_V_1" fromId="117" toId="19">
</dataflow>
<dataflow id="119" from="hw_input_stencil_values_V_val_V" to="tmp_val_V_1" fromId="46" toId="19">
</dataflow>
<dataflow id="120" from="hw_input_copy_s0_x_a" to="zext_ln136" fromId="14" toId="21">
</dataflow>
<dataflow id="121" from="hw_input_copy_stenci" to="hw_input_copy_stenci_1" fromId="12" toId="22">
</dataflow>
<dataflow id="123" from="StgValue_122" to="hw_input_copy_stenci_1" fromId="122" toId="22">
</dataflow>
<dataflow id="124" from="zext_ln136" to="hw_input_copy_stenci_1" fromId="21" toId="22">
</dataflow>
<dataflow id="125" from="tmp_val_V_1" to="store_ln186" fromId="19" toId="23">
</dataflow>
<dataflow id="126" from="hw_input_copy_stenci_1" to="store_ln186" fromId="22" toId="23">
</dataflow>
<dataflow id="127" from="c3_1" to="hw_output_s0_x_xo_as" fromId="28" toId="25">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="128" from="br_ln296" to="hw_output_s0_x_xo_as" fromId="36" toId="25">
<BackEdge/>
</dataflow>
<dataflow id="130" from="StgValue_129" to="hw_output_s0_x_xo_as" fromId="129" toId="25">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln294" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="131" from="br_ln119" to="hw_output_s0_x_xo_as" fromId="20" toId="25">
</dataflow>
<dataflow id="132" from="hw_output_s0_x_xo_as" to="icmp_ln296" fromId="25" toId="26">
</dataflow>
<dataflow id="134" from="StgValue_133" to="icmp_ln296" fromId="133" toId="26">
</dataflow>
<dataflow id="135" from="_ssdm_op_SpecLoopTripCount" to="empty_6" fromId="107" toId="27">
</dataflow>
<dataflow id="137" from="StgValue_136" to="empty_6" fromId="136" toId="27">
</dataflow>
<dataflow id="138" from="StgValue_136" to="empty_6" fromId="136" toId="27">
</dataflow>
<dataflow id="139" from="StgValue_136" to="empty_6" fromId="136" toId="27">
</dataflow>
<dataflow id="140" from="hw_output_s0_x_xo_as" to="c3_1" fromId="25" toId="28">
</dataflow>
<dataflow id="142" from="StgValue_141" to="c3_1" fromId="141" toId="28">
</dataflow>
<dataflow id="143" from="icmp_ln296" to="br_ln296" fromId="26" toId="29">
</dataflow>
<dataflow id="144" from="hw_output_s0_x_xo_as" to="zext_ln80" fromId="25" toId="30">
</dataflow>
<dataflow id="145" from="hw_input_copy_stenci" to="hw_input_copy_stenci_2" fromId="12" toId="31">
</dataflow>
<dataflow id="146" from="StgValue_122" to="hw_input_copy_stenci_2" fromId="122" toId="31">
</dataflow>
<dataflow id="147" from="zext_ln80" to="hw_input_copy_stenci_2" fromId="30" toId="31">
</dataflow>
<dataflow id="148" from="hw_input_copy_stenci_2" to="hw_input_copy_stenci_3" fromId="31" toId="32">
</dataflow>
<dataflow id="149" from="hw_input_copy_stenci_2" to="hw_input_copy_stenci_3" fromId="31" toId="34">
</dataflow>
<dataflow id="151" from="_ssdm_op_Write.ap_fifo.volatile.i16P" to="write_ln373" fromId="150" toId="35">
</dataflow>
<dataflow id="152" from="hw_output_stencil_values_V_val_V" to="write_ln373" fromId="47" toId="35">
</dataflow>
<dataflow id="153" from="hw_input_copy_stenci_3" to="write_ln373" fromId="34" toId="35">
</dataflow>
<dataflow id="154" from="icmp_ln294" to="StgValue_2" fromId="15" toId="2">
</dataflow>
<dataflow id="155" from="icmp_ln296" to="StgValue_4" fromId="26" toId="4">
</dataflow>
</dataflows>


</stg>
