<?xml version="1.0"?>
<DIOHW>
<DIO>
<FullIOPath>Dev1/port0/line0</FullIOPath>
<Direction>Input</Direction>
<InverseLogic>No</InverseLogic>
<SignalName>LEFT_VACUUM_ON</SignalName>
</DIO>
<DIO>
<FullIOPath>Dev1/port0/line1</FullIOPath>
<Direction>Input</Direction>
<InverseLogic>No</InverseLogic>
<SignalName>RIGHT_VACUUM_ON</SignalName>
</DIO>
<DIO>
<FullIOPath>Dev1/port0/line2</FullIOPath>
<Direction>Input</Direction>
<InverseLogic>No</InverseLogic>
<SignalName>LEFT_LID_CLOSED</SignalName>
</DIO>
<DIO>
<FullIOPath>Dev1/port0/line3</FullIOPath>
<Direction>Input</Direction>
<InverseLogic>No</InverseLogic>
<SignalName>RIGHT_LID_CLOSED</SignalName>
</DIO>
<DIO>
<FullIOPath>Dev1/port0/line4</FullIOPath>
<Direction>Input</Direction>
<InverseLogic>No</InverseLogic>
<SignalName>LEFT_REJECT_BUTTON</SignalName>
</DIO>
<DIO>
<FullIOPath>Dev1/port0/line5</FullIOPath>
<Direction>Input</Direction>
<InverseLogic>No</InverseLogic>
<SignalName>RIGHT_REJECT_BUTTON</SignalName>
</DIO>
<DIO>
<FullIOPath>Dev1/port0/line6</FullIOPath>
<Direction>Input</Direction>
<InverseLogic>No</InverseLogic>
<SignalName>LEFT_LOADED</SignalName>
</DIO>
<DIO>
<FullIOPath>Dev1/port0/line7</FullIOPath>
<Direction>Input</Direction>
<InverseLogic>No</InverseLogic>
<SignalName>RIGHT_LOADED</SignalName>
</DIO>
<DIO>
<FullIOPath>Dev1/port1/line0</FullIOPath>
<Direction>Input</Direction>
<InverseLogic>No</InverseLogic>
<SignalName>E-STOP</SignalName>
</DIO>
<DIO>
<FullIOPath>Dev1/port3/line0</FullIOPath>
<Direction>Output</Direction>
<InverseLogic>Yes</InverseLogic>
<SignalName>HUB_POWER</SignalName>
</DIO>
<DIO>
<FullIOPath>Dev1/port3/line3</FullIOPath>
<Direction>Output</Direction>
<InverseLogic>Yes</InverseLogic>
<SignalName>BAT_NEST1</SignalName>
</DIO>
<DIO>
<FullIOPath>Dev1/port3/line2</FullIOPath>
<Direction>Output</Direction>
<InverseLogic>Yes</InverseLogic>
<SignalName>BAT_NEST2</SignalName>
</DIO>
<DIO>
<FullIOPath>Dev1/port3/line1</FullIOPath>
<Direction>Output</Direction>
<InverseLogic>Yes</InverseLogic>
<SignalName>BAT_NEST3</SignalName>
</DIO>
<DIO>
<FullIOPath>Dev1/port3/line4</FullIOPath>
<Direction>Output</Direction>
<InverseLogic>Yes</InverseLogic>
<SignalName>BAT_NEST4</SignalName>
</DIO>
<DIO>
<FullIOPath>Dev1/port3/line5</FullIOPath>
<Direction>Output</Direction>
<InverseLogic>Yes</InverseLogic>
<SignalName>BAT_NEST5</SignalName>
</DIO>
<DIO>
<FullIOPath>Dev1/port3/line6</FullIOPath>
<Direction>Output</Direction>
<InverseLogic>Yes</InverseLogic>
<SignalName>BAT_NEST6</SignalName>
</DIO>
<DIO>
<FullIOPath>Dev1/port4/line1</FullIOPath>
<Direction>Output</Direction>
<InverseLogic>Yes</InverseLogic>
<SignalName>LEFT_VALVE</SignalName>
</DIO>
<DIO>
<FullIOPath>Dev1/port4/line0</FullIOPath>
<Direction>Output</Direction>
<InverseLogic>Yes</InverseLogic>
<SignalName>RIGHT_VALVE</SignalName>
</DIO>
<DIO>
<FullIOPath>Dev1/port4/line2</FullIOPath>
<Direction>Output</Direction>
<InverseLogic>Yes</InverseLogic>
<SignalName>CTRL_POWER_24VDC</SignalName>
</DIO>
<DIO>
<FullIOPath>Dev1/port4/line3</FullIOPath>
<Direction>Output</Direction>
<InverseLogic>Yes</InverseLogic>
<SignalName>5VDC_POWER</SignalName>
</DIO>
<DIO>
<FullIOPath>Dev1/port4/line4</FullIOPath>
<Direction>Output</Direction>
<InverseLogic>Yes</InverseLogic>
<SignalName>CMM_POWER</SignalName>
</DIO>
<DIO>
<FullIOPath>Dev1/port4/line5</FullIOPath>
<Direction>Output</Direction>
<InverseLogic>Yes</InverseLogic>
<SignalName>CUBE_POWER</SignalName>
</DIO>
<DIO>
<FullIOPath>Dev1/port3/line7</FullIOPath>
<Direction>Output</Direction>
<InverseLogic>Yes</InverseLogic>
<SignalName>LEFT_DWELL</SignalName>
</DIO>
<DIO>
<FullIOPath>Dev2/Port6/line0</FullIOPath>
<Direction>Output</Direction>
<InverseLogic>No</InverseLogic>
<SignalName>1_DI_MT_POS_TEST</SignalName>
</DIO>
<DIO>
<FullIOPath>Dev2/Port6/line1</FullIOPath>
<Direction>Output</Direction>
<InverseLogic>No</InverseLogic>
<SignalName>2_DI_MT_POS_TEST</SignalName>
</DIO>
<DIO>
<FullIOPath>Dev2/Port6/line2</FullIOPath>
<Direction>Output</Direction>
<InverseLogic>No</InverseLogic>
<SignalName>3_DI_MT_POS_TEST</SignalName>
</DIO>
<DIO>
<FullIOPath>Dev2/Port6/line3</FullIOPath>
<Direction>Output</Direction>
<InverseLogic>No</InverseLogic>
<SignalName>4_DI_MT_POS_TEST</SignalName>
</DIO>
<DIO>
<FullIOPath>Dev2/Port6/line4</FullIOPath>
<Direction>Output</Direction>
<InverseLogic>No</InverseLogic>
<SignalName>5_DI_MT_POS_TEST</SignalName>
</DIO>
<DIO>
<FullIOPath>Dev2/Port6/line5</FullIOPath>
<Direction>Output</Direction>
<InverseLogic>No</InverseLogic>
<SignalName>6_DI_MT_POS_TEST</SignalName>
</DIO>
<DIO>
<FullIOPath>Dev2/Port6/line6</FullIOPath>
<Direction>Output</Direction>
<InverseLogic>No</InverseLogic>
<SignalName>1_DI_MT_POS</SignalName>
</DIO>
<DIO>
<FullIOPath>Dev2/Port6/line7</FullIOPath>
<Direction>Output</Direction>
<InverseLogic>No</InverseLogic>
<SignalName>2_DI_MT_POS</SignalName>
</DIO>
<DIO>
<FullIOPath>Dev2/Port7/line0</FullIOPath>
<Direction>Output</Direction>
<InverseLogic>No</InverseLogic>
<SignalName>3_DI_MT_POS</SignalName>
</DIO>
<DIO>
<FullIOPath>Dev2/Port7/line1</FullIOPath>
<Direction>Output</Direction>
<InverseLogic>No</InverseLogic>
<SignalName>4_DI_MT_POS</SignalName>
</DIO>
<DIO>
<FullIOPath>Dev2/Port7/line2</FullIOPath>
<Direction>Output</Direction>
<InverseLogic>No</InverseLogic>
<SignalName>5_DI_MT_POS</SignalName>
</DIO>
<DIO>
<FullIOPath>Dev2/Port7/line3</FullIOPath>
<Direction>Output</Direction>
<InverseLogic>No</InverseLogic>
<SignalName>6_DI_MT_POS</SignalName>
</DIO>
<DIO>
<FullIOPath>Dev2/Port7/line4</FullIOPath>
<Direction>Output</Direction>
<InverseLogic>No</InverseLogic>
<SignalName>1_DI_LED_SHORT</SignalName>
</DIO>
<DIO>
<FullIOPath>Dev2/Port7/line5</FullIOPath>
<Direction>Output</Direction>
<InverseLogic>No</InverseLogic>
<SignalName>2_DI_LED_SHORT</SignalName>
</DIO>
<DIO>
<FullIOPath>Dev2/Port7/line6</FullIOPath>
<Direction>Output</Direction>
<InverseLogic>No</InverseLogic>
<SignalName>3_DI_LED_SHORT</SignalName>
</DIO>
<DIO>
<FullIOPath>Dev2/Port7/line7</FullIOPath>
<Direction>Output</Direction>
<InverseLogic>No</InverseLogic>
<SignalName>4_DI_LED_SHORT</SignalName>
</DIO>
<DIO>
<FullIOPath>Dev2/Port8/line0</FullIOPath>
<Direction>Output</Direction>
<InverseLogic>No</InverseLogic>
<SignalName>5_DI_LED_SHORT</SignalName>
</DIO>
<DIO>
<FullIOPath>Dev2/Port8/line1</FullIOPath>
<Direction>Output</Direction>
<InverseLogic>No</InverseLogic>
<SignalName>6_DI_LED_SHORT</SignalName>
</DIO>
<DIO>
<FullIOPath>Dev2/Port8/line2</FullIOPath>
<Direction>Output</Direction>
<InverseLogic>No</InverseLogic>
<SignalName>1_DI_LED_NOMINAL</SignalName>
</DIO>
<DIO>
<FullIOPath>Dev2/Port8/line3</FullIOPath>
<Direction>Output</Direction>
<InverseLogic>No</InverseLogic>
<SignalName>2_DI_LED_NOMINAL</SignalName>
</DIO>
<DIO>
<FullIOPath>Dev2/Port8/line4</FullIOPath>
<Direction>Output</Direction>
<InverseLogic>No</InverseLogic>
<SignalName>3_DI_LED_NOMINAL</SignalName>
</DIO>
<DIO>
<FullIOPath>Dev2/Port8/line5</FullIOPath>
<Direction>Output</Direction>
<InverseLogic>No</InverseLogic>
<SignalName>4_DI_LED_NOMINAL</SignalName>
</DIO>
<DIO>
<FullIOPath>Dev2/Port8/line6</FullIOPath>
<Direction>Output</Direction>
<InverseLogic>No</InverseLogic>
<SignalName>5_DI_LED_NOMINAL</SignalName>
</DIO>
<DIO>
<FullIOPath>Dev2/Port8/line7</FullIOPath>
<Direction>Output</Direction>
<InverseLogic>No</InverseLogic>
<SignalName>6_DI_LED_NOMINAL</SignalName>
</DIO>
<DIO>
<FullIOPath>Dev2/Port9/line0</FullIOPath>
<Direction>Output</Direction>
<InverseLogic>Yes</InverseLogic>
<SignalName>DIOCH72</SignalName>
</DIO>
<DIO>
<FullIOPath>Dev2/Port9/line1</FullIOPath>
<Direction>Output</Direction>
<InverseLogic>Yes</InverseLogic>
<SignalName>DIOCH73</SignalName>
</DIO>
<DIO>
<FullIOPath>Dev2/Port9/line2</FullIOPath>
<Direction>Output</Direction>
<InverseLogic>No</InverseLogic>
<SignalName>1_DI_VBAT_TO_LED</SignalName>
</DIO>
<DIO>
<FullIOPath>Dev2/Port9/line3</FullIOPath>
<Direction>Output</Direction>
<InverseLogic>No</InverseLogic>
<SignalName>2_DI_VBAT_TO_LED</SignalName>
</DIO>
<DIO>
<FullIOPath>Dev2/Port9/line4</FullIOPath>
<Direction>Output</Direction>
<InverseLogic>No</InverseLogic>
<SignalName>3_DI_VBAT_TO_LED</SignalName>
</DIO>
<DIO>
<FullIOPath>Dev2/Port9/line5</FullIOPath>
<Direction>Output</Direction>
<InverseLogic>No</InverseLogic>
<SignalName>4_DI_VBAT_TO_LED</SignalName>
</DIO>
<DIO>
<FullIOPath>Dev2/Port9/line6</FullIOPath>
<Direction>Output</Direction>
<InverseLogic>No</InverseLogic>
<SignalName>5_DI_VBAT_TO_LED</SignalName>
</DIO>
<DIO>
<FullIOPath>Dev2/Port9/line7</FullIOPath>
<Direction>Output</Direction>
<InverseLogic>No</InverseLogic>
<SignalName>6_DI_VBAT_TO_LED</SignalName>
</DIO>
<DIO>
<FullIOPath>Dev2/Port10/line0</FullIOPath>
<Direction>Output</Direction>
<InverseLogic>No</InverseLogic>
<SignalName>CMM_TOGGLE</SignalName>
</DIO>
<DIO>
<FullIOPath>Dev2/Port10/line1</FullIOPath>
<Direction>Output</Direction>
<InverseLogic>No</InverseLogic>
<SignalName>REVERSE_VBAT</SignalName>
</DIO>
<DIO>
<FullIOPath>Dev2/Port10/line2</FullIOPath>
<Direction>Output</Direction>
<InverseLogic>No</InverseLogic>
<SignalName>1_DI_IGN_TO_LED</SignalName>
</DIO>
<DIO>
<FullIOPath>Dev2/Port10/line3</FullIOPath>
<Direction>Output</Direction>
<InverseLogic>No</InverseLogic>
<SignalName>2_DI_IGN_TO_LED</SignalName>
</DIO>
<DIO>
<FullIOPath>Dev2/Port10/line4</FullIOPath>
<Direction>Output</Direction>
<InverseLogic>No</InverseLogic>
<SignalName>3_DI_IGN_TO_LED</SignalName>
</DIO>
<DIO>
<FullIOPath>Dev2/Port10/line5</FullIOPath>
<Direction>Output</Direction>
<InverseLogic>No</InverseLogic>
<SignalName>4_DI_IGN_TO_LED</SignalName>
</DIO>
<DIO>
<FullIOPath>Dev2/Port10/line6</FullIOPath>
<Direction>Output</Direction>
<InverseLogic>No</InverseLogic>
<SignalName>5_DI_IGN_TO_LED</SignalName>
</DIO>
<DIO>
<FullIOPath>Dev2/Port10/line7</FullIOPath>
<Direction>Output</Direction>
<InverseLogic>No</InverseLogic>
<SignalName>6_DI_IGN_TO_LED</SignalName>
</DIO>
<DIO>
<FullIOPath>Dev2/Port11/line0</FullIOPath>
<Direction>Output</Direction>
<InverseLogic>Yes</InverseLogic>
<SignalName>DIOCH88</SignalName>
</DIO>
<DIO>
<FullIOPath>Dev2/Port11/line1</FullIOPath>
<Direction>Output</Direction>
<InverseLogic>Yes</InverseLogic>
<SignalName>DIOCH89</SignalName>
</DIO>
<DIO>
<FullIOPath>Dev2/Port11/line2</FullIOPath>
<Direction>Output</Direction>
<InverseLogic>No</InverseLogic>
<SignalName>6_DI_PS_EN_CTRL</SignalName>
</DIO>
<DIO>
<FullIOPath>Dev2/Port11/line3</FullIOPath>
<Direction>Output</Direction>
<InverseLogic>No</InverseLogic>
<SignalName>5_DI_PS_EN_CTRL</SignalName>
</DIO>
<DIO>
<FullIOPath>Dev2/Port11/line4</FullIOPath>
<Direction>Output</Direction>
<InverseLogic>No</InverseLogic>
<SignalName>4_DI_PS_EN_CTRL</SignalName>
</DIO>
<DIO>
<FullIOPath>Dev2/Port11/line5</FullIOPath>
<Direction>Output</Direction>
<InverseLogic>No</InverseLogic>
<SignalName>3_DI_PS_EN_CTRL</SignalName>
</DIO>
<DIO>
<FullIOPath>Dev2/Port11/line6</FullIOPath>
<Direction>Output</Direction>
<InverseLogic>No</InverseLogic>
<SignalName>2_DI_PS_EN_CTRL</SignalName>
</DIO>
<DIO>
<FullIOPath>Dev2/Port11/line7</FullIOPath>
<Direction>Output</Direction>
<InverseLogic>No</InverseLogic>
<SignalName>1_DI_PS_EN_CTRL</SignalName>
</DIO>
<DIO>
<FullIOPath>Dev1/Port5/line4</FullIOPath>
<Direction>Output</Direction>
<InverseLogic>Yes</InverseLogic>
<SignalName>BUF_RIGHT_WELL</SignalName>
</DIO>
<DIO>
<FullIOPath>Dev1/Port5/line5</FullIOPath>
<Direction>Output</Direction>
<InverseLogic>Yes</InverseLogic>
<SignalName>BUF_LEFT_WELL</SignalName>
</DIO>
</DIOHW>

