-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2016.2
-- Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity dut is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    strm_in_V_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    strm_in_V_empty_n : IN STD_LOGIC;
    strm_in_V_read : OUT STD_LOGIC;
    strm_out_V_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    strm_out_V_full_n : IN STD_LOGIC;
    strm_out_V_write : OUT STD_LOGIC );
end;


architecture behav of dut is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "dut,hls_ip_2016_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=1,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020clg484-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=9.384600,HLS_SYN_LAT=1534724,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=59,HLS_SYN_FF=8585,HLS_SYN_LUT=11719}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_st1_fsm_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000001";
    constant ap_ST_st2_fsm_1 : STD_LOGIC_VECTOR (9 downto 0) := "0000000010";
    constant ap_ST_pp0_stg0_fsm_2 : STD_LOGIC_VECTOR (9 downto 0) := "0000000100";
    constant ap_ST_pp0_stg1_fsm_3 : STD_LOGIC_VECTOR (9 downto 0) := "0000001000";
    constant ap_ST_pp0_stg2_fsm_4 : STD_LOGIC_VECTOR (9 downto 0) := "0000010000";
    constant ap_ST_pp0_stg3_fsm_5 : STD_LOGIC_VECTOR (9 downto 0) := "0000100000";
    constant ap_ST_pp0_stg4_fsm_6 : STD_LOGIC_VECTOR (9 downto 0) := "0001000000";
    constant ap_ST_pp0_stg5_fsm_7 : STD_LOGIC_VECTOR (9 downto 0) := "0010000000";
    constant ap_ST_st22_fsm_8 : STD_LOGIC_VECTOR (9 downto 0) := "0100000000";
    constant ap_ST_st23_fsm_9 : STD_LOGIC_VECTOR (9 downto 0) := "1000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv19_0 : STD_LOGIC_VECTOR (18 downto 0) := "0000000000000000000";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_1E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011110";
    constant ap_const_lv9_181 : STD_LOGIC_VECTOR (8 downto 0) := "110000001";
    constant ap_const_lv8_7F : STD_LOGIC_VECTOR (7 downto 0) := "01111111";
    constant ap_const_lv32_36 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110110";
    constant ap_const_lv19_4AD70 : STD_LOGIC_VECTOR (18 downto 0) := "1001010110101110000";
    constant ap_const_lv19_1 : STD_LOGIC_VECTOR (18 downto 0) := "0000000000000000001";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";

    signal ap_CS_fsm : STD_LOGIC_VECTOR (9 downto 0) := "0000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_sig_cseq_ST_st1_fsm_0 : STD_LOGIC;
    signal ap_sig_25 : BOOLEAN;
    signal strm_in_V_blk_n : STD_LOGIC;
    signal ap_sig_cseq_ST_pp0_stg1_fsm_3 : STD_LOGIC;
    signal ap_sig_49 : BOOLEAN;
    signal ap_reg_ppiten_pp0_it0 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it1 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it2 : STD_LOGIC := '0';
    signal exitcond_flatten_reg_315 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_sig_cseq_ST_pp0_stg2_fsm_4 : STD_LOGIC;
    signal ap_sig_68 : BOOLEAN;
    signal ap_sig_cseq_ST_pp0_stg3_fsm_5 : STD_LOGIC;
    signal ap_sig_78 : BOOLEAN;
    signal ap_sig_cseq_ST_pp0_stg4_fsm_6 : STD_LOGIC;
    signal ap_sig_88 : BOOLEAN;
    signal ap_sig_cseq_ST_pp0_stg5_fsm_7 : STD_LOGIC;
    signal ap_sig_98 : BOOLEAN;
    signal ap_sig_cseq_ST_pp0_stg0_fsm_2 : STD_LOGIC;
    signal ap_sig_108 : BOOLEAN;
    signal ap_reg_ppiten_pp0_it3 : STD_LOGIC := '0';
    signal strm_out_V_blk_n : STD_LOGIC;
    signal ap_reg_ppstg_exitcond_flatten_reg_315_pp0_iter2 : STD_LOGIC_VECTOR (0 downto 0);
    signal indvar_flatten_reg_101 : STD_LOGIC_VECTOR (18 downto 0);
    signal grp_fu_128_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_136 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_sig_130 : BOOLEAN;
    signal p_Result_s_reg_290 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_sig_142 : BOOLEAN;
    signal loc_V_1_fu_163_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal loc_V_1_reg_295 : STD_LOGIC_VECTOR (22 downto 0);
    signal isNeg_fu_177_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal isNeg_reg_300 : STD_LOGIC_VECTOR (0 downto 0);
    signal sh_assign_1_fu_195_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal sh_assign_1_reg_305 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_Val2_5_fu_271_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Val2_5_reg_311 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_sig_cseq_ST_st2_fsm_1 : STD_LOGIC;
    signal ap_sig_158 : BOOLEAN;
    signal exitcond_flatten_fu_278_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_sig_164 : BOOLEAN;
    signal ap_reg_ppstg_exitcond_flatten_reg_315_pp0_iter1 : STD_LOGIC_VECTOR (0 downto 0);
    signal indvar_flatten_next_fu_284_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal indvar_flatten_next_reg_319 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp_29_reg_324 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_30_reg_329 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_31_reg_334 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_32_reg_339 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_33_reg_344 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_34_reg_349 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_132_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_i_i_12_reg_354 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_3_i_i_reg_359 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_i10_i_reg_364 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_3_i11_i_reg_369 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_dut_calc_svd_fu_112_ap_start : STD_LOGIC;
    signal grp_dut_calc_svd_fu_112_ap_done : STD_LOGIC;
    signal grp_dut_calc_svd_fu_112_ap_idle : STD_LOGIC;
    signal grp_dut_calc_svd_fu_112_ap_ready : STD_LOGIC;
    signal grp_dut_calc_svd_fu_112_strm_in_V_read : STD_LOGIC;
    signal grp_dut_calc_svd_fu_112_strm_out_V_din : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_dut_calc_svd_fu_112_strm_out_V_write : STD_LOGIC;
    signal grp_dut_update_off_diag_r_fu_120_ap_start : STD_LOGIC;
    signal grp_dut_update_off_diag_r_fu_120_ap_done : STD_LOGIC;
    signal grp_dut_update_off_diag_r_fu_120_ap_idle : STD_LOGIC;
    signal grp_dut_update_off_diag_r_fu_120_ap_ready : STD_LOGIC;
    signal grp_dut_update_off_diag_r_fu_120_strm_in_V_read : STD_LOGIC;
    signal grp_dut_update_off_diag_r_fu_120_strm_out_V_din : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_dut_update_off_diag_r_fu_120_strm_out_V_write : STD_LOGIC;
    signal indvar_flatten_phi_fu_105_p4 : STD_LOGIC_VECTOR (18 downto 0);
    signal ap_reg_grp_dut_calc_svd_fu_112_ap_start : STD_LOGIC := '0';
    signal ap_sig_cseq_ST_st22_fsm_8 : STD_LOGIC;
    signal ap_sig_272 : BOOLEAN;
    signal ap_reg_grp_dut_update_off_diag_r_fu_120_ap_start : STD_LOGIC := '0';
    signal grp_fu_128_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_128_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_132_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_132_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Val2_s_fu_141_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal loc_V_fu_153_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_i_i_i_cast1_fu_167_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal sh_assign_fu_171_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_17_i_i_fu_185_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_17_i_i_cast_fu_191_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_Result_1_fu_203_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal sh_assign_1_cast_fu_214_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sh_assign_1_cast_cast_fu_217_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_i_i_fu_210_p1 : STD_LOGIC_VECTOR (77 downto 0);
    signal tmp_18_i_i_fu_220_p1 : STD_LOGIC_VECTOR (77 downto 0);
    signal tmp_19_i_i_fu_224_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_fu_236_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_21_i_i_fu_230_p2 : STD_LOGIC_VECTOR (77 downto 0);
    signal tmp_s_fu_244_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_7_fu_248_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Val2_3_fu_258_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Val2_8_i_i_fu_265_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_128_ce : STD_LOGIC;
    signal grp_fu_132_ce : STD_LOGIC;
    signal ap_sig_cseq_ST_st23_fsm_9 : STD_LOGIC;
    signal ap_sig_425 : BOOLEAN;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (9 downto 0);

    component dut_calc_svd IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        strm_in_V_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        strm_in_V_empty_n : IN STD_LOGIC;
        strm_in_V_read : OUT STD_LOGIC;
        strm_out_V_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        strm_out_V_full_n : IN STD_LOGIC;
        strm_out_V_write : OUT STD_LOGIC );
    end component;


    component dut_update_off_diag_r IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        strm_in_V_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        strm_in_V_empty_n : IN STD_LOGIC;
        strm_in_V_read : OUT STD_LOGIC;
        strm_out_V_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        strm_out_V_full_n : IN STD_LOGIC;
        strm_out_V_write : OUT STD_LOGIC );
    end component;


    component dut_fadd_32ns_32ns_32_5_full_dsp IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component dut_fmul_32ns_32ns_32_4_max_dsp IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;



begin
    grp_dut_calc_svd_fu_112 : component dut_calc_svd
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_dut_calc_svd_fu_112_ap_start,
        ap_done => grp_dut_calc_svd_fu_112_ap_done,
        ap_idle => grp_dut_calc_svd_fu_112_ap_idle,
        ap_ready => grp_dut_calc_svd_fu_112_ap_ready,
        strm_in_V_dout => strm_in_V_dout,
        strm_in_V_empty_n => strm_in_V_empty_n,
        strm_in_V_read => grp_dut_calc_svd_fu_112_strm_in_V_read,
        strm_out_V_din => grp_dut_calc_svd_fu_112_strm_out_V_din,
        strm_out_V_full_n => strm_out_V_full_n,
        strm_out_V_write => grp_dut_calc_svd_fu_112_strm_out_V_write);

    grp_dut_update_off_diag_r_fu_120 : component dut_update_off_diag_r
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_dut_update_off_diag_r_fu_120_ap_start,
        ap_done => grp_dut_update_off_diag_r_fu_120_ap_done,
        ap_idle => grp_dut_update_off_diag_r_fu_120_ap_idle,
        ap_ready => grp_dut_update_off_diag_r_fu_120_ap_ready,
        strm_in_V_dout => strm_in_V_dout,
        strm_in_V_empty_n => strm_in_V_empty_n,
        strm_in_V_read => grp_dut_update_off_diag_r_fu_120_strm_in_V_read,
        strm_out_V_din => grp_dut_update_off_diag_r_fu_120_strm_out_V_din,
        strm_out_V_full_n => strm_out_V_full_n,
        strm_out_V_write => grp_dut_update_off_diag_r_fu_120_strm_out_V_write);

    dut_fadd_32ns_32ns_32_5_full_dsp_U25 : component dut_fadd_32ns_32ns_32_5_full_dsp
    generic map (
        ID => 1,
        NUM_STAGE => 5,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_128_p0,
        din1 => grp_fu_128_p1,
        ce => grp_fu_128_ce,
        dout => grp_fu_128_p2);

    dut_fmul_32ns_32ns_32_4_max_dsp_U26 : component dut_fmul_32ns_32ns_32_4_max_dsp
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_132_p0,
        din1 => grp_fu_132_p1,
        ce => grp_fu_132_ce,
        dout => grp_fu_132_p2);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_st1_fsm_0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_reg_grp_dut_calc_svd_fu_112_ap_start_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_grp_dut_calc_svd_fu_112_ap_start <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (p_Val2_5_fu_271_p3 = ap_const_lv32_1))) then 
                    ap_reg_grp_dut_calc_svd_fu_112_ap_start <= ap_const_logic_1;
                elsif ((ap_const_logic_1 = grp_dut_calc_svd_fu_112_ap_ready)) then 
                    ap_reg_grp_dut_calc_svd_fu_112_ap_start <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_grp_dut_update_off_diag_r_fu_120_ap_start_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_grp_dut_update_off_diag_r_fu_120_ap_start <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (ap_const_lv32_2 = p_Val2_5_fu_271_p3))) then 
                    ap_reg_grp_dut_update_off_diag_r_fu_120_ap_start <= ap_const_logic_1;
                elsif ((ap_const_logic_1 = grp_dut_update_off_diag_r_fu_120_ap_ready)) then 
                    ap_reg_grp_dut_update_off_diag_r_fu_120_ap_start <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp0_it0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it0 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_2) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_130) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_164))) and not((ap_const_lv1_0 = exitcond_flatten_fu_278_p2)))) then 
                    ap_reg_ppiten_pp0_it0 <= ap_const_logic_0;
                elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (ap_const_lv32_3 = p_Val2_5_fu_271_p3))) then 
                    ap_reg_ppiten_pp0_it0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp0_it1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
            else
                if (((exitcond_flatten_reg_315 = ap_const_lv1_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg5_fsm_7) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_130)))) then 
                    ap_reg_ppiten_pp0_it1 <= ap_const_logic_1;
                elsif ((((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (ap_const_lv32_3 = p_Val2_5_fu_271_p3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg5_fsm_7) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_130)) and not((exitcond_flatten_reg_315 = ap_const_lv1_0))))) then 
                    ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp0_it2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it2 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg5_fsm_7) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_130)))) then 
                    ap_reg_ppiten_pp0_it2 <= ap_reg_ppiten_pp0_it1;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp0_it3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it3 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg5_fsm_7) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_130)))) then 
                    ap_reg_ppiten_pp0_it3 <= ap_reg_ppiten_pp0_it2;
                elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (ap_const_lv32_3 = p_Val2_5_fu_271_p3))) then 
                    ap_reg_ppiten_pp0_it3 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    indvar_flatten_reg_101_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (ap_const_lv32_3 = p_Val2_5_fu_271_p3))) then 
                indvar_flatten_reg_101 <= ap_const_lv19_0;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond_flatten_reg_315 = ap_const_lv1_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_2) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_130) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_164))))) then 
                indvar_flatten_reg_101 <= indvar_flatten_next_reg_319;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_2) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_130) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_164))))) then
                ap_reg_ppstg_exitcond_flatten_reg_315_pp0_iter1 <= exitcond_flatten_reg_315;
                ap_reg_ppstg_exitcond_flatten_reg_315_pp0_iter2 <= ap_reg_ppstg_exitcond_flatten_reg_315_pp0_iter1;
                exitcond_flatten_reg_315 <= exitcond_flatten_fu_278_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_2) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_130) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_164))))) then
                indvar_flatten_next_reg_319 <= indvar_flatten_next_fu_284_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0) and not(ap_sig_142))) then
                isNeg_reg_300 <= sh_assign_fu_171_p2(8 downto 8);
                loc_V_1_reg_295 <= loc_V_1_fu_163_p1;
                p_Result_s_reg_290 <= p_Val2_s_fu_141_p1(31 downto 31);
                sh_assign_1_reg_305 <= sh_assign_1_fu_195_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1)) then
                p_Val2_5_reg_311 <= p_Val2_5_fu_271_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_5) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_flatten_reg_315_pp0_iter2) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_130))) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg5_fsm_7) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_flatten_reg_315_pp0_iter2) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_130))))) then
                reg_136 <= grp_fu_128_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (exitcond_flatten_reg_315 = ap_const_lv1_0) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_130)))) then
                tmp_29_reg_324 <= strm_in_V_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (exitcond_flatten_reg_315 = ap_const_lv1_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_4) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_130)))) then
                tmp_30_reg_329 <= strm_in_V_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (exitcond_flatten_reg_315 = ap_const_lv1_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_5) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_130)))) then
                tmp_31_reg_334 <= strm_in_V_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (exitcond_flatten_reg_315 = ap_const_lv1_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_6) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_130) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and ap_sig_164))))) then
                tmp_32_reg_339 <= strm_in_V_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (exitcond_flatten_reg_315 = ap_const_lv1_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg5_fsm_7) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_130)))) then
                tmp_33_reg_344 <= strm_in_V_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond_flatten_reg_315 = ap_const_lv1_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_2) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_130) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_164))))) then
                tmp_34_reg_349 <= strm_in_V_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_2) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_130) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_164))) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_flatten_reg_315_pp0_iter1))) then
                tmp_3_i11_i_reg_369 <= grp_fu_132_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_6) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_130) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and ap_sig_164))) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_flatten_reg_315_pp0_iter1))) then
                tmp_3_i_i_reg_359 <= grp_fu_132_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg5_fsm_7) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_130)) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_flatten_reg_315_pp0_iter1))) then
                tmp_i10_i_reg_364 <= grp_fu_132_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_5) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_130)) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_flatten_reg_315_pp0_iter1))) then
                tmp_i_i_12_reg_354 <= grp_fu_132_p2;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_reg_ppiten_pp0_it0, ap_reg_ppiten_pp0_it1, ap_reg_ppiten_pp0_it2, ap_sig_cseq_ST_pp0_stg0_fsm_2, ap_reg_ppiten_pp0_it3, ap_sig_130, ap_sig_142, p_Val2_5_fu_271_p3, p_Val2_5_reg_311, exitcond_flatten_fu_278_p2, ap_sig_164, grp_dut_calc_svd_fu_112_ap_done, grp_dut_update_off_diag_r_fu_120_ap_done)
    begin
        case ap_CS_fsm is
            when ap_ST_st1_fsm_0 => 
                if (not(ap_sig_142)) then
                    ap_NS_fsm <= ap_ST_st2_fsm_1;
                else
                    ap_NS_fsm <= ap_ST_st1_fsm_0;
                end if;
            when ap_ST_st2_fsm_1 => 
                if ((not((p_Val2_5_fu_271_p3 = ap_const_lv32_1)) and not((ap_const_lv32_2 = p_Val2_5_fu_271_p3)) and not((ap_const_lv32_3 = p_Val2_5_fu_271_p3)))) then
                    ap_NS_fsm <= ap_ST_st23_fsm_9;
                elsif (((p_Val2_5_fu_271_p3 = ap_const_lv32_1) or (ap_const_lv32_2 = p_Val2_5_fu_271_p3))) then
                    ap_NS_fsm <= ap_ST_st22_fsm_8;
                else
                    ap_NS_fsm <= ap_ST_pp0_stg0_fsm_2;
                end if;
            when ap_ST_pp0_stg0_fsm_2 => 
                if ((not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_130) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_164))) and not(((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_2) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_130) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_164))) and not((ap_const_logic_1 = ap_reg_ppiten_pp0_it2)))) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_130) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_164))) and not((ap_const_lv1_0 = exitcond_flatten_fu_278_p2)) and not((ap_const_logic_1 = ap_reg_ppiten_pp0_it1)))))) then
                    ap_NS_fsm <= ap_ST_pp0_stg1_fsm_3;
                elsif ((((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_2) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_130) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_164))) and not((ap_const_logic_1 = ap_reg_ppiten_pp0_it2))) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_130) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_164))) and not((ap_const_lv1_0 = exitcond_flatten_fu_278_p2)) and not((ap_const_logic_1 = ap_reg_ppiten_pp0_it1))))) then
                    ap_NS_fsm <= ap_ST_st23_fsm_9;
                else
                    ap_NS_fsm <= ap_ST_pp0_stg0_fsm_2;
                end if;
            when ap_ST_pp0_stg1_fsm_3 => 
                if (not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_130))) then
                    ap_NS_fsm <= ap_ST_pp0_stg2_fsm_4;
                else
                    ap_NS_fsm <= ap_ST_pp0_stg1_fsm_3;
                end if;
            when ap_ST_pp0_stg2_fsm_4 => 
                if (not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_130))) then
                    ap_NS_fsm <= ap_ST_pp0_stg3_fsm_5;
                else
                    ap_NS_fsm <= ap_ST_pp0_stg2_fsm_4;
                end if;
            when ap_ST_pp0_stg3_fsm_5 => 
                if (not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_130))) then
                    ap_NS_fsm <= ap_ST_pp0_stg4_fsm_6;
                else
                    ap_NS_fsm <= ap_ST_pp0_stg3_fsm_5;
                end if;
            when ap_ST_pp0_stg4_fsm_6 => 
                if (not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_130) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and ap_sig_164)))) then
                    ap_NS_fsm <= ap_ST_pp0_stg5_fsm_7;
                else
                    ap_NS_fsm <= ap_ST_pp0_stg4_fsm_6;
                end if;
            when ap_ST_pp0_stg5_fsm_7 => 
                if (not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_130))) then
                    ap_NS_fsm <= ap_ST_pp0_stg0_fsm_2;
                else
                    ap_NS_fsm <= ap_ST_pp0_stg5_fsm_7;
                end if;
            when ap_ST_st22_fsm_8 => 
                if ((not((((ap_const_lv32_2 = p_Val2_5_reg_311) and (ap_const_logic_0 = grp_dut_update_off_diag_r_fu_120_ap_done)) or ((p_Val2_5_reg_311 = ap_const_lv32_1) and (ap_const_logic_0 = grp_dut_calc_svd_fu_112_ap_done)))) and ((p_Val2_5_reg_311 = ap_const_lv32_1) or (ap_const_lv32_2 = p_Val2_5_reg_311)))) then
                    ap_NS_fsm <= ap_ST_st23_fsm_9;
                else
                    ap_NS_fsm <= ap_ST_st22_fsm_8;
                end if;
            when ap_ST_st23_fsm_9 => 
                ap_NS_fsm <= ap_ST_st1_fsm_0;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXX";
        end case;
    end process;

    ap_done_assign_proc : process(ap_sig_cseq_ST_st23_fsm_9)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st23_fsm_9)) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_sig_cseq_ST_st1_fsm_0)
    begin
        if (((ap_const_logic_0 = ap_start) and (ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_sig_cseq_ST_st23_fsm_9)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st23_fsm_9)) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_108_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_108 <= (ap_const_lv1_1 = ap_CS_fsm(2 downto 2));
    end process;


    ap_sig_130_assign_proc : process(strm_in_V_empty_n, exitcond_flatten_reg_315)
    begin
                ap_sig_130 <= ((exitcond_flatten_reg_315 = ap_const_lv1_0) and (strm_in_V_empty_n = ap_const_logic_0));
    end process;


    ap_sig_142_assign_proc : process(ap_start, strm_in_V_empty_n)
    begin
                ap_sig_142 <= ((ap_start = ap_const_logic_0) or (strm_in_V_empty_n = ap_const_logic_0));
    end process;


    ap_sig_158_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_158 <= (ap_const_lv1_1 = ap_CS_fsm(1 downto 1));
    end process;


    ap_sig_164_assign_proc : process(strm_out_V_full_n, ap_reg_ppstg_exitcond_flatten_reg_315_pp0_iter2)
    begin
                ap_sig_164 <= ((ap_const_lv1_0 = ap_reg_ppstg_exitcond_flatten_reg_315_pp0_iter2) and (strm_out_V_full_n = ap_const_logic_0));
    end process;


    ap_sig_25_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_25 <= (ap_CS_fsm(0 downto 0) = ap_const_lv1_1);
    end process;


    ap_sig_272_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_272 <= (ap_const_lv1_1 = ap_CS_fsm(8 downto 8));
    end process;


    ap_sig_425_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_425 <= (ap_const_lv1_1 = ap_CS_fsm(9 downto 9));
    end process;


    ap_sig_49_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_49 <= (ap_const_lv1_1 = ap_CS_fsm(3 downto 3));
    end process;


    ap_sig_68_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_68 <= (ap_const_lv1_1 = ap_CS_fsm(4 downto 4));
    end process;


    ap_sig_78_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_78 <= (ap_const_lv1_1 = ap_CS_fsm(5 downto 5));
    end process;


    ap_sig_88_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_88 <= (ap_const_lv1_1 = ap_CS_fsm(6 downto 6));
    end process;


    ap_sig_98_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_98 <= (ap_const_lv1_1 = ap_CS_fsm(7 downto 7));
    end process;


    ap_sig_cseq_ST_pp0_stg0_fsm_2_assign_proc : process(ap_sig_108)
    begin
        if (ap_sig_108) then 
            ap_sig_cseq_ST_pp0_stg0_fsm_2 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_pp0_stg0_fsm_2 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_pp0_stg1_fsm_3_assign_proc : process(ap_sig_49)
    begin
        if (ap_sig_49) then 
            ap_sig_cseq_ST_pp0_stg1_fsm_3 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_pp0_stg1_fsm_3 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_pp0_stg2_fsm_4_assign_proc : process(ap_sig_68)
    begin
        if (ap_sig_68) then 
            ap_sig_cseq_ST_pp0_stg2_fsm_4 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_pp0_stg2_fsm_4 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_pp0_stg3_fsm_5_assign_proc : process(ap_sig_78)
    begin
        if (ap_sig_78) then 
            ap_sig_cseq_ST_pp0_stg3_fsm_5 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_pp0_stg3_fsm_5 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_pp0_stg4_fsm_6_assign_proc : process(ap_sig_88)
    begin
        if (ap_sig_88) then 
            ap_sig_cseq_ST_pp0_stg4_fsm_6 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_pp0_stg4_fsm_6 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_pp0_stg5_fsm_7_assign_proc : process(ap_sig_98)
    begin
        if (ap_sig_98) then 
            ap_sig_cseq_ST_pp0_stg5_fsm_7 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_pp0_stg5_fsm_7 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st1_fsm_0_assign_proc : process(ap_sig_25)
    begin
        if (ap_sig_25) then 
            ap_sig_cseq_ST_st1_fsm_0 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st1_fsm_0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st22_fsm_8_assign_proc : process(ap_sig_272)
    begin
        if (ap_sig_272) then 
            ap_sig_cseq_ST_st22_fsm_8 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st22_fsm_8 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st23_fsm_9_assign_proc : process(ap_sig_425)
    begin
        if (ap_sig_425) then 
            ap_sig_cseq_ST_st23_fsm_9 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st23_fsm_9 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st2_fsm_1_assign_proc : process(ap_sig_158)
    begin
        if (ap_sig_158) then 
            ap_sig_cseq_ST_st2_fsm_1 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st2_fsm_1 <= ap_const_logic_0;
        end if; 
    end process;

    exitcond_flatten_fu_278_p2 <= "1" when (indvar_flatten_phi_fu_105_p4 = ap_const_lv19_4AD70) else "0";
    grp_dut_calc_svd_fu_112_ap_start <= ap_reg_grp_dut_calc_svd_fu_112_ap_start;
    grp_dut_update_off_diag_r_fu_120_ap_start <= ap_reg_grp_dut_update_off_diag_r_fu_120_ap_start;

    grp_fu_128_ce_assign_proc : process(ap_sig_cseq_ST_pp0_stg1_fsm_3, ap_reg_ppiten_pp0_it0, ap_reg_ppiten_pp0_it1, ap_reg_ppiten_pp0_it2, ap_sig_cseq_ST_pp0_stg2_fsm_4, ap_sig_cseq_ST_pp0_stg3_fsm_5, ap_sig_cseq_ST_pp0_stg4_fsm_6, ap_sig_cseq_ST_pp0_stg5_fsm_7, ap_sig_cseq_ST_pp0_stg0_fsm_2, ap_reg_ppiten_pp0_it3, ap_sig_130, ap_sig_164)
    begin
        if ((((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_2) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_130) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_164)))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_3) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_130))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_4) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_130))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_5) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_130))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_6) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_130) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and ap_sig_164)))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg5_fsm_7) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_130))))) then 
            grp_fu_128_ce <= ap_const_logic_1;
        else 
            grp_fu_128_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_128_p0_assign_proc : process(ap_sig_cseq_ST_pp0_stg1_fsm_3, ap_reg_ppiten_pp0_it1, ap_reg_ppiten_pp0_it2, ap_sig_cseq_ST_pp0_stg5_fsm_7, tmp_i_i_12_reg_354, tmp_i10_i_reg_364)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2))) then 
            grp_fu_128_p0 <= tmp_i10_i_reg_364;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg5_fsm_7))) then 
            grp_fu_128_p0 <= tmp_i_i_12_reg_354;
        else 
            grp_fu_128_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_128_p1_assign_proc : process(ap_sig_cseq_ST_pp0_stg1_fsm_3, ap_reg_ppiten_pp0_it1, ap_reg_ppiten_pp0_it2, ap_sig_cseq_ST_pp0_stg5_fsm_7, tmp_3_i_i_reg_359, tmp_3_i11_i_reg_369)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2))) then 
            grp_fu_128_p1 <= tmp_3_i11_i_reg_369;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg5_fsm_7))) then 
            grp_fu_128_p1 <= tmp_3_i_i_reg_359;
        else 
            grp_fu_128_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_132_ce_assign_proc : process(ap_sig_cseq_ST_pp0_stg1_fsm_3, ap_reg_ppiten_pp0_it0, ap_reg_ppiten_pp0_it1, ap_reg_ppiten_pp0_it2, ap_sig_cseq_ST_pp0_stg2_fsm_4, ap_sig_cseq_ST_pp0_stg3_fsm_5, ap_sig_cseq_ST_pp0_stg4_fsm_6, ap_sig_cseq_ST_pp0_stg5_fsm_7, ap_sig_cseq_ST_pp0_stg0_fsm_2, ap_reg_ppiten_pp0_it3, ap_sig_130, ap_sig_164)
    begin
        if ((((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_2) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_130) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_164)))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_3) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_130))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_4) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_130))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_5) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_130))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_6) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_130) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and ap_sig_164)))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg5_fsm_7) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_130))))) then 
            grp_fu_132_ce <= ap_const_logic_1;
        else 
            grp_fu_132_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_132_p0_assign_proc : process(ap_sig_cseq_ST_pp0_stg1_fsm_3, ap_reg_ppiten_pp0_it1, ap_sig_cseq_ST_pp0_stg2_fsm_4, ap_sig_cseq_ST_pp0_stg3_fsm_5, ap_sig_cseq_ST_pp0_stg0_fsm_2, tmp_29_reg_324, tmp_30_reg_329, tmp_31_reg_334, tmp_32_reg_339)
    begin
        if ((ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) then
            if ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_5)) then 
                grp_fu_132_p0 <= tmp_32_reg_339;
            elsif ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_4)) then 
                grp_fu_132_p0 <= tmp_30_reg_329;
            elsif ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_3)) then 
                grp_fu_132_p0 <= tmp_31_reg_334;
            elsif ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_2)) then 
                grp_fu_132_p0 <= tmp_29_reg_324;
            else 
                grp_fu_132_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            grp_fu_132_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_132_p1_assign_proc : process(ap_sig_cseq_ST_pp0_stg1_fsm_3, ap_reg_ppiten_pp0_it1, ap_sig_cseq_ST_pp0_stg2_fsm_4, ap_sig_cseq_ST_pp0_stg3_fsm_5, ap_sig_cseq_ST_pp0_stg0_fsm_2, tmp_33_reg_344, tmp_34_reg_349)
    begin
        if ((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_5)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)))) then 
            grp_fu_132_p1 <= tmp_34_reg_349;
        elsif ((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_2)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_4)))) then 
            grp_fu_132_p1 <= tmp_33_reg_344;
        else 
            grp_fu_132_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    indvar_flatten_next_fu_284_p2 <= std_logic_vector(unsigned(indvar_flatten_phi_fu_105_p4) + unsigned(ap_const_lv19_1));

    indvar_flatten_phi_fu_105_p4_assign_proc : process(ap_reg_ppiten_pp0_it1, exitcond_flatten_reg_315, ap_sig_cseq_ST_pp0_stg0_fsm_2, indvar_flatten_reg_101, indvar_flatten_next_reg_319)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond_flatten_reg_315 = ap_const_lv1_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_2))) then 
            indvar_flatten_phi_fu_105_p4 <= indvar_flatten_next_reg_319;
        else 
            indvar_flatten_phi_fu_105_p4 <= indvar_flatten_reg_101;
        end if; 
    end process;

    isNeg_fu_177_p3 <= sh_assign_fu_171_p2(8 downto 8);
    loc_V_1_fu_163_p1 <= p_Val2_s_fu_141_p1(23 - 1 downto 0);
    loc_V_fu_153_p4 <= p_Val2_s_fu_141_p1(30 downto 23);
    p_Result_1_fu_203_p3 <= (ap_const_lv1_1 & loc_V_1_reg_295);
    p_Val2_3_fu_258_p3 <= 
        tmp_s_fu_244_p1 when (isNeg_reg_300(0) = '1') else 
        tmp_7_fu_248_p4;
    p_Val2_5_fu_271_p3 <= 
        p_Val2_8_i_i_fu_265_p2 when (p_Result_s_reg_290(0) = '1') else 
        p_Val2_3_fu_258_p3;
    p_Val2_8_i_i_fu_265_p2 <= std_logic_vector(unsigned(ap_const_lv32_0) - unsigned(p_Val2_3_fu_258_p3));
    p_Val2_s_fu_141_p1 <= strm_in_V_dout;
        sh_assign_1_cast_cast_fu_217_p1 <= std_logic_vector(resize(signed(sh_assign_1_reg_305),24));

        sh_assign_1_cast_fu_214_p1 <= std_logic_vector(resize(signed(sh_assign_1_reg_305),32));

    sh_assign_1_fu_195_p3 <= 
        tmp_17_i_i_cast_fu_191_p1 when (isNeg_fu_177_p3(0) = '1') else 
        sh_assign_fu_171_p2;
    sh_assign_fu_171_p2 <= std_logic_vector(signed(ap_const_lv9_181) + signed(tmp_i_i_i_cast1_fu_167_p1));

    strm_in_V_blk_n_assign_proc : process(ap_start, ap_sig_cseq_ST_st1_fsm_0, strm_in_V_empty_n, ap_sig_cseq_ST_pp0_stg1_fsm_3, ap_reg_ppiten_pp0_it0, ap_reg_ppiten_pp0_it1, exitcond_flatten_reg_315, ap_sig_cseq_ST_pp0_stg2_fsm_4, ap_sig_cseq_ST_pp0_stg3_fsm_5, ap_sig_cseq_ST_pp0_stg4_fsm_6, ap_sig_cseq_ST_pp0_stg5_fsm_7, ap_sig_cseq_ST_pp0_stg0_fsm_2)
    begin
        if ((((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0) and not((ap_start = ap_const_logic_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (exitcond_flatten_reg_315 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (exitcond_flatten_reg_315 = ap_const_lv1_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_4)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (exitcond_flatten_reg_315 = ap_const_lv1_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_5)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (exitcond_flatten_reg_315 = ap_const_lv1_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_6)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (exitcond_flatten_reg_315 = ap_const_lv1_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg5_fsm_7)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond_flatten_reg_315 = ap_const_lv1_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_2)))) then 
            strm_in_V_blk_n <= strm_in_V_empty_n;
        else 
            strm_in_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    strm_in_V_read_assign_proc : process(ap_sig_cseq_ST_st1_fsm_0, ap_sig_cseq_ST_pp0_stg1_fsm_3, ap_reg_ppiten_pp0_it0, ap_reg_ppiten_pp0_it1, ap_reg_ppiten_pp0_it2, exitcond_flatten_reg_315, ap_sig_cseq_ST_pp0_stg2_fsm_4, ap_sig_cseq_ST_pp0_stg3_fsm_5, ap_sig_cseq_ST_pp0_stg4_fsm_6, ap_sig_cseq_ST_pp0_stg5_fsm_7, ap_sig_cseq_ST_pp0_stg0_fsm_2, ap_reg_ppiten_pp0_it3, ap_sig_130, ap_sig_142, p_Val2_5_reg_311, ap_sig_164, grp_dut_calc_svd_fu_112_strm_in_V_read, grp_dut_update_off_diag_r_fu_120_strm_in_V_read, ap_sig_cseq_ST_st22_fsm_8)
    begin
        if ((((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0) and not(ap_sig_142)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (exitcond_flatten_reg_315 = ap_const_lv1_0) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_130))) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (exitcond_flatten_reg_315 = ap_const_lv1_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_4) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_130))) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (exitcond_flatten_reg_315 = ap_const_lv1_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_5) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_130))) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (exitcond_flatten_reg_315 = ap_const_lv1_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_6) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_130) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and ap_sig_164)))) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (exitcond_flatten_reg_315 = ap_const_lv1_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg5_fsm_7) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_130))) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond_flatten_reg_315 = ap_const_lv1_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_2) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_130) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_164)))))) then 
            strm_in_V_read <= ap_const_logic_1;
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st22_fsm_8) and (ap_const_lv32_2 = p_Val2_5_reg_311))) then 
            strm_in_V_read <= grp_dut_update_off_diag_r_fu_120_strm_in_V_read;
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st22_fsm_8) and (p_Val2_5_reg_311 = ap_const_lv32_1))) then 
            strm_in_V_read <= grp_dut_calc_svd_fu_112_strm_in_V_read;
        else 
            strm_in_V_read <= ap_const_logic_0;
        end if; 
    end process;


    strm_out_V_blk_n_assign_proc : process(strm_out_V_full_n, ap_reg_ppiten_pp0_it2, ap_sig_cseq_ST_pp0_stg4_fsm_6, ap_sig_cseq_ST_pp0_stg0_fsm_2, ap_reg_ppiten_pp0_it3, ap_reg_ppstg_exitcond_flatten_reg_315_pp0_iter2)
    begin
        if ((((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_6) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_flatten_reg_315_pp0_iter2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_2) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_flatten_reg_315_pp0_iter2)))) then 
            strm_out_V_blk_n <= strm_out_V_full_n;
        else 
            strm_out_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    strm_out_V_din_assign_proc : process(ap_reg_ppiten_pp0_it0, ap_reg_ppiten_pp0_it1, ap_reg_ppiten_pp0_it2, ap_sig_cseq_ST_pp0_stg4_fsm_6, ap_sig_cseq_ST_pp0_stg0_fsm_2, ap_reg_ppiten_pp0_it3, ap_reg_ppstg_exitcond_flatten_reg_315_pp0_iter2, reg_136, ap_sig_130, p_Val2_5_reg_311, ap_sig_164, grp_dut_calc_svd_fu_112_strm_out_V_din, grp_dut_update_off_diag_r_fu_120_strm_out_V_din, ap_sig_cseq_ST_st22_fsm_8)
    begin
        if ((((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_6) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_flatten_reg_315_pp0_iter2) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_130) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and ap_sig_164)))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_2) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_flatten_reg_315_pp0_iter2) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_130) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_164)))))) then 
            strm_out_V_din <= reg_136;
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st22_fsm_8) and (ap_const_lv32_2 = p_Val2_5_reg_311))) then 
            strm_out_V_din <= grp_dut_update_off_diag_r_fu_120_strm_out_V_din;
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st22_fsm_8) and (p_Val2_5_reg_311 = ap_const_lv32_1))) then 
            strm_out_V_din <= grp_dut_calc_svd_fu_112_strm_out_V_din;
        else 
            strm_out_V_din <= grp_dut_update_off_diag_r_fu_120_strm_out_V_din;
        end if; 
    end process;


    strm_out_V_write_assign_proc : process(ap_reg_ppiten_pp0_it0, ap_reg_ppiten_pp0_it1, ap_reg_ppiten_pp0_it2, ap_sig_cseq_ST_pp0_stg4_fsm_6, ap_sig_cseq_ST_pp0_stg0_fsm_2, ap_reg_ppiten_pp0_it3, ap_reg_ppstg_exitcond_flatten_reg_315_pp0_iter2, ap_sig_130, p_Val2_5_reg_311, ap_sig_164, grp_dut_calc_svd_fu_112_strm_out_V_write, grp_dut_update_off_diag_r_fu_120_strm_out_V_write, ap_sig_cseq_ST_st22_fsm_8)
    begin
        if ((((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_6) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_flatten_reg_315_pp0_iter2) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_130) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and ap_sig_164)))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_2) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_flatten_reg_315_pp0_iter2) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_130) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_164)))))) then 
            strm_out_V_write <= ap_const_logic_1;
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st22_fsm_8) and (ap_const_lv32_2 = p_Val2_5_reg_311))) then 
            strm_out_V_write <= grp_dut_update_off_diag_r_fu_120_strm_out_V_write;
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st22_fsm_8) and (p_Val2_5_reg_311 = ap_const_lv32_1))) then 
            strm_out_V_write <= grp_dut_calc_svd_fu_112_strm_out_V_write;
        else 
            strm_out_V_write <= ap_const_logic_0;
        end if; 
    end process;

        tmp_17_i_i_cast_fu_191_p1 <= std_logic_vector(resize(signed(tmp_17_i_i_fu_185_p2),9));

    tmp_17_i_i_fu_185_p2 <= std_logic_vector(unsigned(ap_const_lv8_7F) - unsigned(loc_V_fu_153_p4));
    tmp_18_i_i_fu_220_p1 <= std_logic_vector(resize(unsigned(sh_assign_1_cast_fu_214_p1),78));
    tmp_19_i_i_fu_224_p2 <= std_logic_vector(shift_right(unsigned(p_Result_1_fu_203_p3),to_integer(unsigned('0' & sh_assign_1_cast_cast_fu_217_p1(24-1 downto 0)))));
    tmp_21_i_i_fu_230_p2 <= std_logic_vector(shift_left(unsigned(tmp_i_i_fu_210_p1),to_integer(unsigned('0' & tmp_18_i_i_fu_220_p1(31-1 downto 0)))));
    tmp_7_fu_248_p4 <= tmp_21_i_i_fu_230_p2(54 downto 23);
    tmp_fu_236_p3 <= tmp_19_i_i_fu_224_p2(23 downto 23);
    tmp_i_i_fu_210_p1 <= std_logic_vector(resize(unsigned(p_Result_1_fu_203_p3),78));
    tmp_i_i_i_cast1_fu_167_p1 <= std_logic_vector(resize(unsigned(loc_V_fu_153_p4),9));
    tmp_s_fu_244_p1 <= std_logic_vector(resize(unsigned(tmp_fu_236_p3),32));
end behav;
