
Node_Muster.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         0000030e  00800100  00002a8e  00002b42  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00002a8e  00000000  00000000  000000b4  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          0000013f  0080040e  0080040e  00002e50  2**0
                  ALLOC
  3 .eeprom       00000008  00810000  00810000  00002e50  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  4 .comment      00000030  00000000  00000000  00002e58  2**0
                  CONTENTS, READONLY
  5 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  00002e88  2**2
                  CONTENTS, READONLY
  6 .debug_aranges 00000628  00000000  00000000  00002ec8  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   0001266a  00000000  00000000  000034f0  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 0000300f  00000000  00000000  00015b5a  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   00003910  00000000  00000000  00018b69  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  00001398  00000000  00000000  0001c47c  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    000030de  00000000  00000000  0001d814  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    000066cb  00000000  00000000  000208f2  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 000005f8  00000000  00000000  00026fbd  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 a0 00 	jmp	0x140	; 0x140 <__dtors_end>
       4:	0c 94 6a 12 	jmp	0x24d4	; 0x24d4 <__vector_1>
       8:	0c 94 91 12 	jmp	0x2522	; 0x2522 <__vector_2>
       c:	0c 94 c8 00 	jmp	0x190	; 0x190 <__bad_interrupt>
      10:	0c 94 c8 00 	jmp	0x190	; 0x190 <__bad_interrupt>
      14:	0c 94 c8 00 	jmp	0x190	; 0x190 <__bad_interrupt>
      18:	0c 94 c8 00 	jmp	0x190	; 0x190 <__bad_interrupt>
      1c:	0c 94 c8 00 	jmp	0x190	; 0x190 <__bad_interrupt>
      20:	0c 94 c8 00 	jmp	0x190	; 0x190 <__bad_interrupt>
      24:	0c 94 c8 00 	jmp	0x190	; 0x190 <__bad_interrupt>
      28:	0c 94 c8 00 	jmp	0x190	; 0x190 <__bad_interrupt>
      2c:	0c 94 c8 00 	jmp	0x190	; 0x190 <__bad_interrupt>
      30:	0c 94 c8 00 	jmp	0x190	; 0x190 <__bad_interrupt>
      34:	0c 94 c8 00 	jmp	0x190	; 0x190 <__bad_interrupt>
      38:	0c 94 c8 00 	jmp	0x190	; 0x190 <__bad_interrupt>
      3c:	0c 94 c8 00 	jmp	0x190	; 0x190 <__bad_interrupt>
      40:	0c 94 b8 12 	jmp	0x2570	; 0x2570 <__vector_16>
      44:	0c 94 c8 00 	jmp	0x190	; 0x190 <__bad_interrupt>
      48:	0c 94 0c 10 	jmp	0x2018	; 0x2018 <__vector_18>
      4c:	0c 94 3e 10 	jmp	0x207c	; 0x207c <__vector_19>
      50:	0c 94 c8 00 	jmp	0x190	; 0x190 <__bad_interrupt>
      54:	0c 94 c8 00 	jmp	0x190	; 0x190 <__bad_interrupt>
      58:	0c 94 c8 00 	jmp	0x190	; 0x190 <__bad_interrupt>
      5c:	0c 94 c8 00 	jmp	0x190	; 0x190 <__bad_interrupt>
      60:	0c 94 c8 00 	jmp	0x190	; 0x190 <__bad_interrupt>
      64:	0c 94 c8 00 	jmp	0x190	; 0x190 <__bad_interrupt>
      68:	07 63       	ori	r16, 0x37	; 55
      6a:	42 36       	cpi	r20, 0x62	; 98
      6c:	b7 9b       	sbis	0x16, 7	; 22
      6e:	d8 a7       	std	Y+40, r29	; 0x28
      70:	1a 39       	cpi	r17, 0x9A	; 154
      72:	68 56       	subi	r22, 0x68	; 104
      74:	18 ae       	std	Y+56, r1	; 0x38
      76:	ba ab       	std	Y+50, r27	; 0x32
      78:	55 8c       	ldd	r5, Z+29	; 0x1d
      7a:	1d 3c       	cpi	r17, 0xCD	; 205
      7c:	b7 cc       	rjmp	.-1682   	; 0xfffff9ec <__eeprom_end+0xff7ef9e4>
      7e:	57 63       	ori	r21, 0x37	; 55
      80:	bd 6d       	ori	r27, 0xDD	; 221
      82:	ed fd       	.word	0xfded	; ????
      84:	75 3e       	cpi	r23, 0xE5	; 229
      86:	f6 17       	cp	r31, r22
      88:	72 31       	cpi	r23, 0x12	; 18
      8a:	bf 00       	.word	0x00bf	; ????
      8c:	00 00       	nop
      8e:	80 3f       	cpi	r24, 0xF0	; 240
      90:	08 00       	.word	0x0008	; ????
      92:	00 00       	nop
      94:	be 92       	st	-X, r11
      96:	24 49       	sbci	r18, 0x94	; 148
      98:	12 3e       	cpi	r17, 0xE2	; 226
      9a:	ab aa       	std	Y+51, r10	; 0x33
      9c:	aa 2a       	or	r10, r26
      9e:	be cd       	rjmp	.-1156   	; 0xfffffc1c <__eeprom_end+0xff7efc14>
      a0:	cc cc       	rjmp	.-1640   	; 0xfffffa3a <__eeprom_end+0xff7efa32>
      a2:	4c 3e       	cpi	r20, 0xEC	; 236
      a4:	00 00       	nop
      a6:	00 80       	ld	r0, Z
      a8:	be ab       	std	Y+54, r27	; 0x36
      aa:	aa aa       	std	Y+50, r10	; 0x32
      ac:	aa 3e       	cpi	r26, 0xEA	; 234
      ae:	00 00       	nop
      b0:	00 00       	nop
      b2:	bf 00       	.word	0x00bf	; ????
      b4:	00 00       	nop
      b6:	80 3f       	cpi	r24, 0xF0	; 240
      b8:	00 00       	nop
      ba:	00 00       	nop
      bc:	00 08       	sbc	r0, r0
      be:	41 78       	andi	r20, 0x81	; 129
      c0:	d3 bb       	out	0x13, r29	; 19
      c2:	43 87       	std	Z+11, r20	; 0x0b
      c4:	d1 13       	cpse	r29, r17
      c6:	3d 19       	sub	r19, r13
      c8:	0e 3c       	cpi	r16, 0xCE	; 206
      ca:	c3 bd       	out	0x23, r28	; 35
      cc:	42 82       	std	Z+2, r4	; 0x02
      ce:	ad 2b       	or	r26, r29
      d0:	3e 68       	ori	r19, 0x8E	; 142
      d2:	ec 82       	std	Y+4, r14	; 0x04
      d4:	76 be       	out	0x36, r7	; 54
      d6:	d9 8f       	std	Y+25, r29	; 0x19
      d8:	e1 a9       	ldd	r30, Z+49	; 0x31
      da:	3e 4c       	sbci	r19, 0xCE	; 206
      dc:	80 ef       	ldi	r24, 0xF0	; 240
      de:	ff be       	out	0x3f, r15	; 63
      e0:	01 c4       	rjmp	.+2050   	; 0x8e4 <_ZN18CANControllerClassC1Ev+0x1e>
      e2:	ff 7f       	andi	r31, 0xFF	; 255
      e4:	3f 00       	.word	0x003f	; ????
      e6:	00 00       	nop
	...

000000ea <__trampolines_end>:
      ea:	00 00       	nop
      ec:	00 08       	sbc	r0, r0
      ee:	00 02       	muls	r16, r16
      f0:	01 00       	.word	0x0001	; ????
      f2:	00 03       	mulsu	r16, r16
      f4:	04 07       	cpc	r16, r20
	...

000000fe <digital_pin_to_bit_mask_PGM>:
      fe:	01 02 04 08 10 20 40 80 01 02 04 08 10 20 01 02     ..... @...... ..
     10e:	04 08 10 20                                         ... 

00000112 <digital_pin_to_port_PGM>:
     112:	04 04 04 04 04 04 04 04 02 02 02 02 02 02 03 03     ................
     122:	03 03 03 03                                         ....

00000126 <port_to_output_PGM>:
     126:	00 00 00 00 25 00 28 00 2b 00                       ....%.(.+.

00000130 <port_to_mode_PGM>:
     130:	00 00 00 00 24 00 27 00 2a 00                       ....$.'.*.

0000013a <__ctors_start>:
     13a:	3b 09       	sbc	r19, r11
     13c:	6e 10       	cpse	r6, r14

0000013e <__ctors_end>:
     13e:	3f 09       	sbc	r19, r15

00000140 <__dtors_end>:
     140:	11 24       	eor	r1, r1
     142:	1f be       	out	0x3f, r1	; 63
     144:	cf ef       	ldi	r28, 0xFF	; 255
     146:	d8 e0       	ldi	r29, 0x08	; 8
     148:	de bf       	out	0x3e, r29	; 62
     14a:	cd bf       	out	0x3d, r28	; 61

0000014c <__do_copy_data>:
     14c:	14 e0       	ldi	r17, 0x04	; 4
     14e:	a0 e0       	ldi	r26, 0x00	; 0
     150:	b1 e0       	ldi	r27, 0x01	; 1
     152:	ee e8       	ldi	r30, 0x8E	; 142
     154:	fa e2       	ldi	r31, 0x2A	; 42
     156:	02 c0       	rjmp	.+4      	; 0x15c <__do_copy_data+0x10>
     158:	05 90       	lpm	r0, Z+
     15a:	0d 92       	st	X+, r0
     15c:	ae 30       	cpi	r26, 0x0E	; 14
     15e:	b1 07       	cpc	r27, r17
     160:	d9 f7       	brne	.-10     	; 0x158 <__do_copy_data+0xc>

00000162 <__do_clear_bss>:
     162:	25 e0       	ldi	r18, 0x05	; 5
     164:	ae e0       	ldi	r26, 0x0E	; 14
     166:	b4 e0       	ldi	r27, 0x04	; 4
     168:	01 c0       	rjmp	.+2      	; 0x16c <.do_clear_bss_start>

0000016a <.do_clear_bss_loop>:
     16a:	1d 92       	st	X+, r1

0000016c <.do_clear_bss_start>:
     16c:	ad 34       	cpi	r26, 0x4D	; 77
     16e:	b2 07       	cpc	r27, r18
     170:	e1 f7       	brne	.-8      	; 0x16a <.do_clear_bss_loop>

00000172 <__do_global_ctors>:
     172:	10 e0       	ldi	r17, 0x00	; 0
     174:	cf e9       	ldi	r28, 0x9F	; 159
     176:	d0 e0       	ldi	r29, 0x00	; 0
     178:	04 c0       	rjmp	.+8      	; 0x182 <__do_global_ctors+0x10>
     17a:	21 97       	sbiw	r28, 0x01	; 1
     17c:	fe 01       	movw	r30, r28
     17e:	0e 94 0a 14 	call	0x2814	; 0x2814 <__tablejump2__>
     182:	cd 39       	cpi	r28, 0x9D	; 157
     184:	d1 07       	cpc	r29, r17
     186:	c9 f7       	brne	.-14     	; 0x17a <__do_global_ctors+0x8>
     188:	0e 94 9d 10 	call	0x213a	; 0x213a <main>
     18c:	0c 94 3a 15 	jmp	0x2a74	; 0x2a74 <__do_global_dtors>

00000190 <__bad_interrupt>:
     190:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000194 <_ZN14HardwareSerial5writeEi>:
    virtual void flush(void);
    virtual size_t write(uint8_t);
    inline size_t write(unsigned long n) { return write((uint8_t)n); }
    inline size_t write(long n) { return write((uint8_t)n); }
    inline size_t write(unsigned int n) { return write((uint8_t)n); }
    inline size_t write(int n) { return write((uint8_t)n); }
     194:	dc 01       	movw	r26, r24
     196:	ed 91       	ld	r30, X+
     198:	fc 91       	ld	r31, X
     19a:	01 90       	ld	r0, Z+
     19c:	f0 81       	ld	r31, Z
     19e:	e0 2d       	mov	r30, r0
     1a0:	09 94       	ijmp

000001a2 <_Z17ID_ZusammensetzenPh>:
Ausgabe:
00001111101010101100110011111111
Version 0.1		30.12.2018
*/
uint32_t ID_Zusammensetzen (uint8_t *_8Bit_array/*, uint32_t *Zeiger*/)
{
     1a2:	cf 92       	push	r12
     1a4:	df 92       	push	r13
     1a6:	ef 92       	push	r14
     1a8:	ff 92       	push	r15
     1aa:	cf 93       	push	r28
     1ac:	df 93       	push	r29
     1ae:	fc 01       	movw	r30, r24
     1b0:	ec 01       	movw	r28, r24
     1b2:	28 e1       	ldi	r18, 0x18	; 24
     1b4:	30 e0       	ldi	r19, 0x00	; 0
		ID = ID + (_8Bit_array[i] << (8*(3-i))); 
		Serial.println(ID, BIN);
	}
	return Zeiger;
	*/
			uint32_t ID = 0;
     1b6:	60 e0       	ldi	r22, 0x00	; 0
     1b8:	70 e0       	ldi	r23, 0x00	; 0
     1ba:	cb 01       	movw	r24, r22
			uint32_t temp = 0;
				for (int i=0; i<4; i++)
				{
					temp = _8Bit_array[i];
     1bc:	49 91       	ld	r20, Y+
					ID = ID + (temp << (8*(3-i)));
     1be:	c4 2e       	mov	r12, r20
     1c0:	d1 2c       	mov	r13, r1
     1c2:	e1 2c       	mov	r14, r1
     1c4:	f1 2c       	mov	r15, r1
     1c6:	02 2e       	mov	r0, r18
     1c8:	04 c0       	rjmp	.+8      	; 0x1d2 <_Z17ID_ZusammensetzenPh+0x30>
     1ca:	cc 0c       	add	r12, r12
     1cc:	dd 1c       	adc	r13, r13
     1ce:	ee 1c       	adc	r14, r14
     1d0:	ff 1c       	adc	r15, r15
     1d2:	0a 94       	dec	r0
     1d4:	d2 f7       	brpl	.-12     	; 0x1ca <_Z17ID_ZusammensetzenPh+0x28>
     1d6:	6c 0d       	add	r22, r12
     1d8:	7d 1d       	adc	r23, r13
     1da:	8e 1d       	adc	r24, r14
     1dc:	9f 1d       	adc	r25, r15
     1de:	28 50       	subi	r18, 0x08	; 8
     1e0:	31 09       	sbc	r19, r1
	}
	return Zeiger;
	*/
			uint32_t ID = 0;
			uint32_t temp = 0;
				for (int i=0; i<4; i++)
     1e2:	28 3f       	cpi	r18, 0xF8	; 248
     1e4:	4f ef       	ldi	r20, 0xFF	; 255
     1e6:	34 07       	cpc	r19, r20
     1e8:	49 f7       	brne	.-46     	; 0x1bc <_Z17ID_ZusammensetzenPh+0x1a>
				{
					temp = _8Bit_array[i];
					ID = ID + (temp << (8*(3-i)));
				}
				_8Bit_array[0] = 0;
     1ea:	10 82       	st	Z, r1
				_8Bit_array[1] = 0;
     1ec:	11 82       	std	Z+1, r1	; 0x01
				_8Bit_array[2] = 0;
     1ee:	12 82       	std	Z+2, r1	; 0x02
				_8Bit_array[3] = 0;
     1f0:	13 82       	std	Z+3, r1	; 0x03
				return ID;
}
     1f2:	df 91       	pop	r29
     1f4:	cf 91       	pop	r28
     1f6:	ff 90       	pop	r15
     1f8:	ef 90       	pop	r14
     1fa:	df 90       	pop	r13
     1fc:	cf 90       	pop	r12
     1fe:	08 95       	ret

00000200 <_Z18ID_Maske_berechnenPmh>:

uint32_t ID_Maske_berechnen (uint32_t *_ID_Liste, uint8_t ID_list_lenght)
{
     200:	cf 92       	push	r12
     202:	df 92       	push	r13
     204:	ef 92       	push	r14
     206:	ff 92       	push	r15
     208:	36 2f       	mov	r19, r22
     20a:	fc 01       	movw	r30, r24
	//ODER-Verknüfung aller IDs der Reihe nach
	uint32_t Maske = 0;
	for (uint8_t i=0; i<ID_list_lenght; i++ )
     20c:	20 e0       	ldi	r18, 0x00	; 0
}

uint32_t ID_Maske_berechnen (uint32_t *_ID_Liste, uint8_t ID_list_lenght)
{
	//ODER-Verknüfung aller IDs der Reihe nach
	uint32_t Maske = 0;
     20e:	60 e0       	ldi	r22, 0x00	; 0
     210:	70 e0       	ldi	r23, 0x00	; 0
     212:	cb 01       	movw	r24, r22
	for (uint8_t i=0; i<ID_list_lenght; i++ )
     214:	23 17       	cp	r18, r19
     216:	51 f0       	breq	.+20     	; 0x22c <_Z18ID_Maske_berechnenPmh+0x2c>
	{
		Maske = Maske | _ID_Liste[i];
     218:	c1 90       	ld	r12, Z+
     21a:	d1 90       	ld	r13, Z+
     21c:	e1 90       	ld	r14, Z+
     21e:	f1 90       	ld	r15, Z+
     220:	6c 29       	or	r22, r12
     222:	7d 29       	or	r23, r13
     224:	8e 29       	or	r24, r14
     226:	9f 29       	or	r25, r15

uint32_t ID_Maske_berechnen (uint32_t *_ID_Liste, uint8_t ID_list_lenght)
{
	//ODER-Verknüfung aller IDs der Reihe nach
	uint32_t Maske = 0;
	for (uint8_t i=0; i<ID_list_lenght; i++ )
     228:	2f 5f       	subi	r18, 0xFF	; 255
     22a:	f4 cf       	rjmp	.-24     	; 0x214 <_Z18ID_Maske_berechnenPmh+0x14>
	{
		Maske = Maske | _ID_Liste[i];
	}
	return Maske;
}
     22c:	ff 90       	pop	r15
     22e:	ef 90       	pop	r14
     230:	df 90       	pop	r13
     232:	cf 90       	pop	r12
     234:	08 95       	ret

00000236 <_Z11ID_Ausgebenm>:

//Die Funktion ist nötig zum Debugging, da eine Serielle Datenausgabe der ID mittels Serial.println(ID, BIN); keine führende Nullen ausgibt
__attribute__((optimize(0)))
void ID_Ausgeben(uint32_t ID)
{
     236:	cf 92       	push	r12
     238:	df 92       	push	r13
     23a:	ef 92       	push	r14
     23c:	ff 92       	push	r15
     23e:	cf 93       	push	r28
     240:	df 93       	push	r29
     242:	cd b7       	in	r28, 0x3d	; 61
     244:	de b7       	in	r29, 0x3e	; 62
     246:	2a 97       	sbiw	r28, 0x0a	; 10
     248:	0f b6       	in	r0, 0x3f	; 63
     24a:	f8 94       	cli
     24c:	de bf       	out	0x3e, r29	; 62
     24e:	0f be       	out	0x3f, r0	; 63
     250:	cd bf       	out	0x3d, r28	; 61
     252:	6f 83       	std	Y+7, r22	; 0x07
     254:	78 87       	std	Y+8, r23	; 0x08
     256:	89 87       	std	Y+9, r24	; 0x09
     258:	9a 87       	std	Y+10, r25	; 0x0a
	uint32_t rest = ID;
     25a:	8f 81       	ldd	r24, Y+7	; 0x07
     25c:	98 85       	ldd	r25, Y+8	; 0x08
     25e:	a9 85       	ldd	r26, Y+9	; 0x09
     260:	ba 85       	ldd	r27, Y+10	; 0x0a
     262:	89 83       	std	Y+1, r24	; 0x01
     264:	9a 83       	std	Y+2, r25	; 0x02
     266:	ab 83       	std	Y+3, r26	; 0x03
     268:	bc 83       	std	Y+4, r27	; 0x04
	for (int i=31; i>=0; i--)
     26a:	8f e1       	ldi	r24, 0x1F	; 31
     26c:	90 e0       	ldi	r25, 0x00	; 0
     26e:	9e 83       	std	Y+6, r25	; 0x06
     270:	8d 83       	std	Y+5, r24	; 0x05
     272:	8d 81       	ldd	r24, Y+5	; 0x05
     274:	9e 81       	ldd	r25, Y+6	; 0x06
     276:	99 23       	and	r25, r25
     278:	0c f4       	brge	.+2      	; 0x27c <_Z11ID_Ausgebenm+0x46>
     27a:	83 c0       	rjmp	.+262    	; 0x382 <_Z11ID_Ausgebenm+0x14c>
	{
		if (i==0)
     27c:	8d 81       	ldd	r24, Y+5	; 0x05
     27e:	9e 81       	ldd	r25, Y+6	; 0x06
     280:	89 2b       	or	r24, r25
     282:	b1 f4       	brne	.+44     	; 0x2b0 <_Z11ID_Ausgebenm+0x7a>
		{
			if (rest ==1)
     284:	89 81       	ldd	r24, Y+1	; 0x01
     286:	9a 81       	ldd	r25, Y+2	; 0x02
     288:	ab 81       	ldd	r26, Y+3	; 0x03
     28a:	bc 81       	ldd	r27, Y+4	; 0x04
     28c:	01 97       	sbiw	r24, 0x01	; 1
     28e:	a1 05       	cpc	r26, r1
     290:	b1 05       	cpc	r27, r1
     292:	39 f4       	brne	.+14     	; 0x2a2 <_Z11ID_Ausgebenm+0x6c>
			{
				Serial.write('1');
     294:	61 e3       	ldi	r22, 0x31	; 49
     296:	70 e0       	ldi	r23, 0x00	; 0
     298:	83 ea       	ldi	r24, 0xA3	; 163
     29a:	94 e0       	ldi	r25, 0x04	; 4
     29c:	0e 94 ca 00 	call	0x194	; 0x194 <_ZN14HardwareSerial5writeEi>
     2a0:	6a c0       	rjmp	.+212    	; 0x376 <_Z11ID_Ausgebenm+0x140>
			} 
			else
			{
				Serial.write('0');
     2a2:	60 e3       	ldi	r22, 0x30	; 48
     2a4:	70 e0       	ldi	r23, 0x00	; 0
     2a6:	83 ea       	ldi	r24, 0xA3	; 163
     2a8:	94 e0       	ldi	r25, 0x04	; 4
     2aa:	0e 94 ca 00 	call	0x194	; 0x194 <_ZN14HardwareSerial5writeEi>
     2ae:	63 c0       	rjmp	.+198    	; 0x376 <_Z11ID_Ausgebenm+0x140>
			}
		} 
		else
		{
			if (rest >= pow(2, i))
     2b0:	69 81       	ldd	r22, Y+1	; 0x01
     2b2:	7a 81       	ldd	r23, Y+2	; 0x02
     2b4:	8b 81       	ldd	r24, Y+3	; 0x03
     2b6:	9c 81       	ldd	r25, Y+4	; 0x04
     2b8:	0e 94 b4 0b 	call	0x1768	; 0x1768 <__floatunsisf>
     2bc:	6b 01       	movw	r12, r22
     2be:	7c 01       	movw	r14, r24
     2c0:	8d 81       	ldd	r24, Y+5	; 0x05
     2c2:	9e 81       	ldd	r25, Y+6	; 0x06
     2c4:	09 2e       	mov	r0, r25
     2c6:	00 0c       	add	r0, r0
     2c8:	aa 0b       	sbc	r26, r26
     2ca:	bb 0b       	sbc	r27, r27
     2cc:	bc 01       	movw	r22, r24
     2ce:	cd 01       	movw	r24, r26
     2d0:	0e 94 b6 0b 	call	0x176c	; 0x176c <__floatsisf>
     2d4:	dc 01       	movw	r26, r24
     2d6:	cb 01       	movw	r24, r22
     2d8:	9c 01       	movw	r18, r24
     2da:	ad 01       	movw	r20, r26
     2dc:	60 e0       	ldi	r22, 0x00	; 0
     2de:	70 e0       	ldi	r23, 0x00	; 0
     2e0:	80 e0       	ldi	r24, 0x00	; 0
     2e2:	90 e4       	ldi	r25, 0x40	; 64
     2e4:	0e 94 47 0c 	call	0x188e	; 0x188e <pow>
     2e8:	dc 01       	movw	r26, r24
     2ea:	cb 01       	movw	r24, r22
     2ec:	9c 01       	movw	r18, r24
     2ee:	ad 01       	movw	r20, r26
     2f0:	c7 01       	movw	r24, r14
     2f2:	b6 01       	movw	r22, r12
     2f4:	0e 94 42 0c 	call	0x1884	; 0x1884 <__gesf2>
     2f8:	88 23       	and	r24, r24
     2fa:	bc f1       	brlt	.+110    	; 0x36a <_Z11ID_Ausgebenm+0x134>
			{
				Serial.write('1');
     2fc:	61 e3       	ldi	r22, 0x31	; 49
     2fe:	70 e0       	ldi	r23, 0x00	; 0
     300:	83 ea       	ldi	r24, 0xA3	; 163
     302:	94 e0       	ldi	r25, 0x04	; 4
     304:	0e 94 ca 00 	call	0x194	; 0x194 <_ZN14HardwareSerial5writeEi>
				rest = rest - pow(2,i);
     308:	69 81       	ldd	r22, Y+1	; 0x01
     30a:	7a 81       	ldd	r23, Y+2	; 0x02
     30c:	8b 81       	ldd	r24, Y+3	; 0x03
     30e:	9c 81       	ldd	r25, Y+4	; 0x04
     310:	0e 94 b4 0b 	call	0x1768	; 0x1768 <__floatunsisf>
     314:	6b 01       	movw	r12, r22
     316:	7c 01       	movw	r14, r24
     318:	8d 81       	ldd	r24, Y+5	; 0x05
     31a:	9e 81       	ldd	r25, Y+6	; 0x06
     31c:	09 2e       	mov	r0, r25
     31e:	00 0c       	add	r0, r0
     320:	aa 0b       	sbc	r26, r26
     322:	bb 0b       	sbc	r27, r27
     324:	bc 01       	movw	r22, r24
     326:	cd 01       	movw	r24, r26
     328:	0e 94 b6 0b 	call	0x176c	; 0x176c <__floatsisf>
     32c:	dc 01       	movw	r26, r24
     32e:	cb 01       	movw	r24, r22
     330:	9c 01       	movw	r18, r24
     332:	ad 01       	movw	r20, r26
     334:	60 e0       	ldi	r22, 0x00	; 0
     336:	70 e0       	ldi	r23, 0x00	; 0
     338:	80 e0       	ldi	r24, 0x00	; 0
     33a:	90 e4       	ldi	r25, 0x40	; 64
     33c:	0e 94 47 0c 	call	0x188e	; 0x188e <pow>
     340:	dc 01       	movw	r26, r24
     342:	cb 01       	movw	r24, r22
     344:	9c 01       	movw	r18, r24
     346:	ad 01       	movw	r20, r26
     348:	c7 01       	movw	r24, r14
     34a:	b6 01       	movw	r22, r12
     34c:	0e 94 18 0b 	call	0x1630	; 0x1630 <__subsf3>
     350:	dc 01       	movw	r26, r24
     352:	cb 01       	movw	r24, r22
     354:	bc 01       	movw	r22, r24
     356:	cd 01       	movw	r24, r26
     358:	0e 94 85 0b 	call	0x170a	; 0x170a <__fixunssfsi>
     35c:	dc 01       	movw	r26, r24
     35e:	cb 01       	movw	r24, r22
     360:	89 83       	std	Y+1, r24	; 0x01
     362:	9a 83       	std	Y+2, r25	; 0x02
     364:	ab 83       	std	Y+3, r26	; 0x03
     366:	bc 83       	std	Y+4, r27	; 0x04
     368:	06 c0       	rjmp	.+12     	; 0x376 <_Z11ID_Ausgebenm+0x140>
			}
			else
			{
				Serial.write('0');
     36a:	60 e3       	ldi	r22, 0x30	; 48
     36c:	70 e0       	ldi	r23, 0x00	; 0
     36e:	83 ea       	ldi	r24, 0xA3	; 163
     370:	94 e0       	ldi	r25, 0x04	; 4
     372:	0e 94 ca 00 	call	0x194	; 0x194 <_ZN14HardwareSerial5writeEi>
//Die Funktion ist nötig zum Debugging, da eine Serielle Datenausgabe der ID mittels Serial.println(ID, BIN); keine führende Nullen ausgibt
__attribute__((optimize(0)))
void ID_Ausgeben(uint32_t ID)
{
	uint32_t rest = ID;
	for (int i=31; i>=0; i--)
     376:	8d 81       	ldd	r24, Y+5	; 0x05
     378:	9e 81       	ldd	r25, Y+6	; 0x06
     37a:	01 97       	sbiw	r24, 0x01	; 1
     37c:	9e 83       	std	Y+6, r25	; 0x06
     37e:	8d 83       	std	Y+5, r24	; 0x05
     380:	78 cf       	rjmp	.-272    	; 0x272 <_Z11ID_Ausgebenm+0x3c>
			}
			
		}

	}
     382:	00 00       	nop
     384:	2a 96       	adiw	r28, 0x0a	; 10
     386:	0f b6       	in	r0, 0x3f	; 63
     388:	f8 94       	cli
     38a:	de bf       	out	0x3e, r29	; 62
     38c:	0f be       	out	0x3f, r0	; 63
     38e:	cd bf       	out	0x3d, r28	; 61
     390:	df 91       	pop	r29
     392:	cf 91       	pop	r28
     394:	ff 90       	pop	r15
     396:	ef 90       	pop	r14
     398:	df 90       	pop	r13
     39a:	cf 90       	pop	r12
     39c:	08 95       	ret

0000039e <setup>:

bool CAN_Message_detected = false;



void setup() {
     39e:	8f 92       	push	r8
     3a0:	9f 92       	push	r9
     3a2:	af 92       	push	r10
     3a4:	bf 92       	push	r11
     3a6:	cf 92       	push	r12
     3a8:	df 92       	push	r13
     3aa:	ef 92       	push	r14
     3ac:	ff 92       	push	r15
     3ae:	0f 93       	push	r16
     3b0:	1f 93       	push	r17
     3b2:	cf 93       	push	r28
     3b4:	df 93       	push	r29
     3b6:	00 d0       	rcall	.+0      	; 0x3b8 <setup+0x1a>
     3b8:	00 d0       	rcall	.+0      	; 0x3ba <setup+0x1c>
     3ba:	cd b7       	in	r28, 0x3d	; 61
     3bc:	de b7       	in	r29, 0x3e	; 62
  // put your setup code here, to run once:
  int packetSize = 0;
	  Serial.begin(9600);
     3be:	40 e8       	ldi	r20, 0x80	; 128
     3c0:	55 e2       	ldi	r21, 0x25	; 37
     3c2:	60 e0       	ldi	r22, 0x00	; 0
     3c4:	70 e0       	ldi	r23, 0x00	; 0
     3c6:	83 ea       	ldi	r24, 0xA3	; 163
     3c8:	94 e0       	ldi	r25, 0x04	; 4
     3ca:	0e 94 09 10 	call	0x2012	; 0x2012 <_ZN14HardwareSerial5beginEm>
	  while (!Serial);

	  Serial.println("CAN Node");
     3ce:	62 e1       	ldi	r22, 0x12	; 18
     3d0:	72 e0       	ldi	r23, 0x02	; 2
     3d2:	83 ea       	ldi	r24, 0xA3	; 163
     3d4:	94 e0       	ldi	r25, 0x04	; 4
     3d6:	0e 94 fa 10 	call	0x21f4	; 0x21f4 <_ZN5Print7printlnEPKc>

	  // start the CAN bus at 500 kbps
	  if (!CAN.begin(500E3)) {
     3da:	40 e2       	ldi	r20, 0x20	; 32
     3dc:	51 ea       	ldi	r21, 0xA1	; 161
     3de:	67 e0       	ldi	r22, 0x07	; 7
     3e0:	70 e0       	ldi	r23, 0x00	; 0
     3e2:	80 e6       	ldi	r24, 0x60	; 96
     3e4:	94 e0       	ldi	r25, 0x04	; 4
     3e6:	0e 94 43 09 	call	0x1286	; 0x1286 <_ZN12MCP2515Class5beginEl>
     3ea:	89 2b       	or	r24, r25
     3ec:	39 f4       	brne	.+14     	; 0x3fc <setup+0x5e>
		  Serial.println("Starting CAN failed!");
     3ee:	6b e1       	ldi	r22, 0x1B	; 27
     3f0:	72 e0       	ldi	r23, 0x02	; 2
     3f2:	83 ea       	ldi	r24, 0xA3	; 163
     3f4:	94 e0       	ldi	r25, 0x04	; 4
     3f6:	0e 94 fa 10 	call	0x21f4	; 0x21f4 <_ZN5Print7printlnEPKc>
     3fa:	ff cf       	rjmp	.-2      	; 0x3fa <setup+0x5c>
		  while (1);
	  }
	  Serial.println("Can Nachricht wird gesendet");
     3fc:	60 e3       	ldi	r22, 0x30	; 48
     3fe:	72 e0       	ldi	r23, 0x02	; 2
     400:	83 ea       	ldi	r24, 0xA3	; 163
     402:	94 e0       	ldi	r25, 0x04	; 4
     404:	0e 94 fa 10 	call	0x21f4	; 0x21f4 <_ZN5Print7printlnEPKc>
	  CAN.filterExtended(UID_KELLER_HUB, UID_MASK_ZERO);
     408:	00 e0       	ldi	r16, 0x00	; 0
     40a:	10 e0       	ldi	r17, 0x00	; 0
     40c:	98 01       	movw	r18, r16
     40e:	40 e0       	ldi	r20, 0x00	; 0
     410:	50 e0       	ldi	r21, 0x00	; 0
     412:	60 e9       	ldi	r22, 0x90	; 144
     414:	70 e0       	ldi	r23, 0x00	; 0
     416:	80 e6       	ldi	r24, 0x60	; 96
     418:	94 e0       	ldi	r25, 0x04	; 4
     41a:	0e 94 45 07 	call	0xe8a	; 0xe8a <_ZN12MCP2515Class14filterExtendedEll>
	  CAN.beginExtendedPacket(UID_NODE);
     41e:	2f ef       	ldi	r18, 0xFF	; 255
     420:	3f ef       	ldi	r19, 0xFF	; 255
     422:	40 e0       	ldi	r20, 0x00	; 0
     424:	50 ec       	ldi	r21, 0xC0	; 192
     426:	62 e9       	ldi	r22, 0x92	; 146
     428:	70 e0       	ldi	r23, 0x00	; 0
     42a:	80 e6       	ldi	r24, 0x60	; 96
     42c:	94 e0       	ldi	r25, 0x04	; 4
     42e:	0e 94 95 04 	call	0x92a	; 0x92a <_ZN18CANControllerClass19beginExtendedPacketElib>
	  CAN.write(Kommando_Get_HUB_ID);
     432:	61 e0       	ldi	r22, 0x01	; 1
     434:	80 e6       	ldi	r24, 0x60	; 96
     436:	94 e0       	ldi	r25, 0x04	; 4
     438:	0e 94 c5 03 	call	0x78a	; 0x78a <_ZN18CANControllerClass5writeEh>
	  CAN.endPacket();
     43c:	80 e6       	ldi	r24, 0x60	; 96
     43e:	94 e0       	ldi	r25, 0x04	; 4
     440:	0e 94 80 09 	call	0x1300	; 0x1300 <_ZN12MCP2515Class9endPacketEv>
	  Serial.println("Can Nachricht wurde gesendet");
     444:	6c e4       	ldi	r22, 0x4C	; 76
     446:	72 e0       	ldi	r23, 0x02	; 2
     448:	83 ea       	ldi	r24, 0xA3	; 163
     44a:	94 e0       	ldi	r25, 0x04	; 4
     44c:	0e 94 fa 10 	call	0x21f4	; 0x21f4 <_ZN5Print7printlnEPKc>
	  while(CAN.parsePacket() == 0)
     450:	80 e6       	ldi	r24, 0x60	; 96
     452:	94 e0       	ldi	r25, 0x04	; 4
     454:	0e 94 b8 05 	call	0xb70	; 0xb70 <_ZN12MCP2515Class11parsePacketEv>
     458:	89 2b       	or	r24, r25
     45a:	d1 f3       	breq	.-12     	; 0x450 <__LOCK_REGION_LENGTH__+0x50>
	  {
		  //Endlosschleife bis die UID vom HUB empfangen wurde
	  }
	  if (CAN.packetId() == UID_KELLER_HUB)
     45c:	80 e6       	ldi	r24, 0x60	; 96
     45e:	94 e0       	ldi	r25, 0x04	; 4
     460:	0e 94 b9 04 	call	0x972	; 0x972 <_ZN18CANControllerClass8packetIdEv>
     464:	61 15       	cp	r22, r1
     466:	71 05       	cpc	r23, r1
     468:	80 49       	sbci	r24, 0x90	; 144
     46a:	91 05       	cpc	r25, r1
     46c:	29 f4       	brne	.+10     	; 0x478 <__LOCK_REGION_LENGTH__+0x78>
	  {
		  if (CAN.read() == UID_KELLER_HUB)
     46e:	80 e6       	ldi	r24, 0x60	; 96
     470:	94 e0       	ldi	r25, 0x04	; 4
     472:	0e 94 e3 03 	call	0x7c6	; 0x7c6 <_ZN18CANControllerClass4readEv>
     476:	06 c0       	rjmp	.+12     	; 0x484 <__LOCK_REGION_LENGTH__+0x84>
			  //es wurde eine neue HUB ID empfangen
		  }
	  } 
	  else //Das empfangene Packet hat eine nicht erwartete ID
	  {
		  Serial.println("Das Paket hat eine falsche ID");
     478:	69 e6       	ldi	r22, 0x69	; 105
     47a:	72 e0       	ldi	r23, 0x02	; 2
     47c:	83 ea       	ldi	r24, 0xA3	; 163
     47e:	94 e0       	ldi	r25, 0x04	; 4
     480:	0e 94 fa 10 	call	0x21f4	; 0x21f4 <_ZN5Print7printlnEPKc>
	  }
	  CAN_Message_detected = false;
     484:	10 92 0e 04 	sts	0x040E, r1	; 0x80040e <__data_end>
	  while (CAN.parsePacket() != 0)
     488:	80 e6       	ldi	r24, 0x60	; 96
     48a:	94 e0       	ldi	r25, 0x04	; 4
     48c:	0e 94 b8 05 	call	0xb70	; 0xb70 <_ZN12MCP2515Class11parsePacketEv>
     490:	89 2b       	or	r24, r25
     492:	59 f0       	breq	.+22     	; 0x4aa <__LOCK_REGION_LENGTH__+0xaa>
	  {
		  CAN.read();
     494:	80 e6       	ldi	r24, 0x60	; 96
     496:	94 e0       	ldi	r25, 0x04	; 4
     498:	0e 94 e3 03 	call	0x7c6	; 0x7c6 <_ZN18CANControllerClass4readEv>
		  Serial.println("Dummy Nachricht weglesen");
     49c:	67 e8       	ldi	r22, 0x87	; 135
     49e:	72 e0       	ldi	r23, 0x02	; 2
     4a0:	83 ea       	ldi	r24, 0xA3	; 163
     4a2:	94 e0       	ldi	r25, 0x04	; 4
     4a4:	0e 94 fa 10 	call	0x21f4	; 0x21f4 <_ZN5Print7printlnEPKc>
	  else //Das empfangene Packet hat eine nicht erwartete ID
	  {
		  Serial.println("Das Paket hat eine falsche ID");
	  }
	  CAN_Message_detected = false;
	  while (CAN.parsePacket() != 0)
     4a8:	ef cf       	rjmp	.-34     	; 0x488 <__LOCK_REGION_LENGTH__+0x88>
		  CAN.read();
		  Serial.println("Dummy Nachricht weglesen");
	  }
	  
	  //Eine Liste der IDs vom HUB anfordern, auf die gelauscht werden soll
	  CAN.beginExtendedPacket(UID_NODE);
     4aa:	00 e0       	ldi	r16, 0x00	; 0
     4ac:	2f ef       	ldi	r18, 0xFF	; 255
     4ae:	3f ef       	ldi	r19, 0xFF	; 255
     4b0:	40 e0       	ldi	r20, 0x00	; 0
     4b2:	50 ec       	ldi	r21, 0xC0	; 192
     4b4:	62 e9       	ldi	r22, 0x92	; 146
     4b6:	70 e0       	ldi	r23, 0x00	; 0
     4b8:	80 e6       	ldi	r24, 0x60	; 96
     4ba:	94 e0       	ldi	r25, 0x04	; 4
     4bc:	0e 94 95 04 	call	0x92a	; 0x92a <_ZN18CANControllerClass19beginExtendedPacketElib>
	  CAN.write(Kommando_Get_ID_LIST_FROM_HUB);
     4c0:	62 e0       	ldi	r22, 0x02	; 2
     4c2:	80 e6       	ldi	r24, 0x60	; 96
     4c4:	94 e0       	ldi	r25, 0x04	; 4
     4c6:	0e 94 c5 03 	call	0x78a	; 0x78a <_ZN18CANControllerClass5writeEh>
	  CAN.endPacket();
     4ca:	80 e6       	ldi	r24, 0x60	; 96
     4cc:	94 e0       	ldi	r25, 0x04	; 4
     4ce:	0e 94 80 09 	call	0x1300	; 0x1300 <_ZN12MCP2515Class9endPacketEv>
	  
	  Serial.println("Die Liste aller zu belauschenden IDs");
     4d2:	60 ea       	ldi	r22, 0xA0	; 160
     4d4:	72 e0       	ldi	r23, 0x02	; 2
     4d6:	83 ea       	ldi	r24, 0xA3	; 163
     4d8:	94 e0       	ldi	r25, 0x04	; 4
     4da:	0e 94 fa 10 	call	0x21f4	; 0x21f4 <_ZN5Print7printlnEPKc>
	  //_delay_ms(1000);
		uint8_t buffer[4];
		uint8_t ID_List_numerator = 0;
     4de:	10 e0       	ldi	r17, 0x00	; 0
				ID = ID_Zusammensetzen(buffer);
				//ID_Ausgeben(ID);
				//Serial.println("ID fertig");
				if (ID == 0) //Falls in der CAN Nachricht eine 0x0000 steht, zeigt das an, dass die UID Liste komplett Ã¼bertragen wurde
				{
					CAN_UID_LIST_Complete = true;
     4e0:	01 e0       	ldi	r16, 0x01	; 1
	  //_delay_ms(1000);
		uint8_t buffer[4];
		uint8_t ID_List_numerator = 0;
		uint32_t ID = 0;
		uint32_t temp = 0;
		while((CAN_UID_LIST_Complete == false) && (ID_List_numerator < ID_LIST_MAXIMUM))
     4e2:	80 91 0f 04 	lds	r24, 0x040F	; 0x80040f <CAN_UID_LIST_Complete>
     4e6:	81 11       	cpse	r24, r1
     4e8:	2f c0       	rjmp	.+94     	; 0x548 <__LOCK_REGION_LENGTH__+0x148>
     4ea:	14 31       	cpi	r17, 0x14	; 20
     4ec:	68 f5       	brcc	.+90     	; 0x548 <__LOCK_REGION_LENGTH__+0x148>
		{
				while(CAN.parsePacket() == 0)
     4ee:	80 e6       	ldi	r24, 0x60	; 96
     4f0:	94 e0       	ldi	r25, 0x04	; 4
     4f2:	0e 94 b8 05 	call	0xb70	; 0xb70 <_ZN12MCP2515Class11parsePacketEv>
     4f6:	89 2b       	or	r24, r25
     4f8:	d1 f3       	breq	.-12     	; 0x4ee <__LOCK_REGION_LENGTH__+0xee>

  float parseFloat(LookaheadMode lookahead = SKIP_ALL, char ignore = NO_IGNORE_CHAR);
  // float version of parseInt

  size_t readBytes( char *buffer, size_t length); // read chars from stream into buffer
  size_t readBytes( uint8_t *buffer, size_t length) { return readBytes((char *)buffer, length); }
     4fa:	44 e0       	ldi	r20, 0x04	; 4
     4fc:	50 e0       	ldi	r21, 0x00	; 0
     4fe:	be 01       	movw	r22, r28
     500:	6f 5f       	subi	r22, 0xFF	; 255
     502:	7f 4f       	sbci	r23, 0xFF	; 255
     504:	80 e6       	ldi	r24, 0x60	; 96
     506:	94 e0       	ldi	r25, 0x04	; 4
     508:	0e 94 12 12 	call	0x2424	; 0x2424 <_ZN6Stream9readBytesEPcj>
				buffer[0] = 0;
				buffer[1] = 0;
				buffer[2] = 0;
				buffer[3] = 0;
				*/
				ID = ID_Zusammensetzen(buffer);
     50c:	ce 01       	movw	r24, r28
     50e:	01 96       	adiw	r24, 0x01	; 1
     510:	0e 94 d1 00 	call	0x1a2	; 0x1a2 <_Z17ID_ZusammensetzenPh>
				//ID_Ausgeben(ID);
				//Serial.println("ID fertig");
				if (ID == 0) //Falls in der CAN Nachricht eine 0x0000 steht, zeigt das an, dass die UID Liste komplett Ã¼bertragen wurde
     514:	61 15       	cp	r22, r1
     516:	71 05       	cpc	r23, r1
     518:	81 05       	cpc	r24, r1
     51a:	91 05       	cpc	r25, r1
     51c:	49 f4       	brne	.+18     	; 0x530 <__LOCK_REGION_LENGTH__+0x130>
				{
					CAN_UID_LIST_Complete = true;
     51e:	00 93 0f 04 	sts	0x040F, r16	; 0x80040f <CAN_UID_LIST_Complete>
					Serial.println("Uebertragung der UID Liste beendet");
     522:	65 ec       	ldi	r22, 0xC5	; 197
     524:	72 e0       	ldi	r23, 0x02	; 2
     526:	83 ea       	ldi	r24, 0xA3	; 163
     528:	94 e0       	ldi	r25, 0x04	; 4
     52a:	0e 94 fa 10 	call	0x21f4	; 0x21f4 <_ZN5Print7printlnEPKc>
     52e:	d9 cf       	rjmp	.-78     	; 0x4e2 <__LOCK_REGION_LENGTH__+0xe2>
				}
				else
				{
					CAN_UID_List[ID_List_numerator] = ID;
     530:	24 e0       	ldi	r18, 0x04	; 4
     532:	12 9f       	mul	r17, r18
     534:	f0 01       	movw	r30, r0
     536:	11 24       	eor	r1, r1
     538:	e0 5f       	subi	r30, 0xF0	; 240
     53a:	fb 4f       	sbci	r31, 0xFB	; 251
     53c:	60 83       	st	Z, r22
     53e:	71 83       	std	Z+1, r23	; 0x01
     540:	82 83       	std	Z+2, r24	; 0x02
     542:	93 83       	std	Z+3, r25	; 0x03
					ID_List_numerator++;
     544:	1f 5f       	subi	r17, 0xFF	; 255
     546:	cd cf       	rjmp	.-102    	; 0x4e2 <__LOCK_REGION_LENGTH__+0xe2>
     548:	80 e1       	ldi	r24, 0x10	; 16
     54a:	c8 2e       	mov	r12, r24
     54c:	84 e0       	ldi	r24, 0x04	; 4
     54e:	d8 2e       	mov	r13, r24
	  CAN.endPacket();
	  
	  Serial.println("Die Liste aller zu belauschenden IDs");
	  //_delay_ms(1000);
		uint8_t buffer[4];
		uint8_t ID_List_numerator = 0;
     550:	e1 2c       	mov	r14, r1
     552:	f1 2c       	mov	r15, r1
				}
				ID = 0;
			
		}
				//Testausgaben aller UIDs
				for (int i=0; i<=ID_List_numerator; i++)
     554:	a1 2e       	mov	r10, r17
     556:	b1 2c       	mov	r11, r1
     558:	ae 14       	cp	r10, r14
     55a:	bf 04       	cpc	r11, r15
     55c:	54 f1       	brlt	.+84     	; 0x5b2 <__LOCK_REGION_LENGTH__+0x1b2>
				{
					Serial.print("Ausgabe Arduino: ");
     55e:	68 ee       	ldi	r22, 0xE8	; 232
     560:	72 e0       	ldi	r23, 0x02	; 2
     562:	83 ea       	ldi	r24, 0xA3	; 163
     564:	94 e0       	ldi	r25, 0x04	; 4
     566:	0e 94 ed 10 	call	0x21da	; 0x21da <_ZN5Print5printEPKc>
     56a:	46 01       	movw	r8, r12
					Serial.println(CAN_UID_List[i], BIN);
     56c:	f6 01       	movw	r30, r12
     56e:	41 91       	ld	r20, Z+
     570:	51 91       	ld	r21, Z+
     572:	61 91       	ld	r22, Z+
     574:	71 91       	ld	r23, Z+
     576:	6f 01       	movw	r12, r30
     578:	22 e0       	ldi	r18, 0x02	; 2
     57a:	30 e0       	ldi	r19, 0x00	; 0
     57c:	83 ea       	ldi	r24, 0xA3	; 163
     57e:	94 e0       	ldi	r25, 0x04	; 4
     580:	0e 94 69 11 	call	0x22d2	; 0x22d2 <_ZN5Print7printlnEmi>
					Serial.print("Ausgabe eigene Funktion: ");
     584:	6a ef       	ldi	r22, 0xFA	; 250
     586:	72 e0       	ldi	r23, 0x02	; 2
     588:	83 ea       	ldi	r24, 0xA3	; 163
     58a:	94 e0       	ldi	r25, 0x04	; 4
     58c:	0e 94 ed 10 	call	0x21da	; 0x21da <_ZN5Print5printEPKc>
					ID_Ausgeben(CAN_UID_List[i]);
     590:	f4 01       	movw	r30, r8
     592:	60 81       	ld	r22, Z
     594:	71 81       	ldd	r23, Z+1	; 0x01
     596:	82 81       	ldd	r24, Z+2	; 0x02
     598:	93 81       	ldd	r25, Z+3	; 0x03
     59a:	0e 94 1b 01 	call	0x236	; 0x236 <_Z11ID_Ausgebenm>
					Serial.println(" ");
     59e:	6b e3       	ldi	r22, 0x3B	; 59
     5a0:	73 e0       	ldi	r23, 0x03	; 3
     5a2:	83 ea       	ldi	r24, 0xA3	; 163
     5a4:	94 e0       	ldi	r25, 0x04	; 4
     5a6:	0e 94 fa 10 	call	0x21f4	; 0x21f4 <_ZN5Print7printlnEPKc>
				}
				ID = 0;
			
		}
				//Testausgaben aller UIDs
				for (int i=0; i<=ID_List_numerator; i++)
     5aa:	ff ef       	ldi	r31, 0xFF	; 255
     5ac:	ef 1a       	sub	r14, r31
     5ae:	ff 0a       	sbc	r15, r31
     5b0:	d3 cf       	rjmp	.-90     	; 0x558 <__LOCK_REGION_LENGTH__+0x158>
					Serial.println(CAN_UID_List[i], BIN);
					Serial.print("Ausgabe eigene Funktion: ");
					ID_Ausgeben(CAN_UID_List[i]);
					Serial.println(" ");
				}
				Serial.print("Es wurden insgesammt ");
     5b2:	64 e1       	ldi	r22, 0x14	; 20
     5b4:	73 e0       	ldi	r23, 0x03	; 3
     5b6:	83 ea       	ldi	r24, 0xA3	; 163
     5b8:	94 e0       	ldi	r25, 0x04	; 4
     5ba:	0e 94 ed 10 	call	0x21da	; 0x21da <_ZN5Print5printEPKc>
				Serial.print(ID_List_numerator);
     5be:	4a e0       	ldi	r20, 0x0A	; 10
     5c0:	50 e0       	ldi	r21, 0x00	; 0
     5c2:	61 2f       	mov	r22, r17
     5c4:	83 ea       	ldi	r24, 0xA3	; 163
     5c6:	94 e0       	ldi	r25, 0x04	; 4
     5c8:	0e 94 62 11 	call	0x22c4	; 0x22c4 <_ZN5Print5printEhi>
				Serial.print(" IDs uebertragen. ");
     5cc:	6a e2       	ldi	r22, 0x2A	; 42
     5ce:	73 e0       	ldi	r23, 0x03	; 3
     5d0:	83 ea       	ldi	r24, 0xA3	; 163
     5d2:	94 e0       	ldi	r25, 0x04	; 4
     5d4:	0e 94 ed 10 	call	0x21da	; 0x21da <_ZN5Print5printEPKc>
				Serial.println();
     5d8:	83 ea       	ldi	r24, 0xA3	; 163
     5da:	94 e0       	ldi	r25, 0x04	; 4
     5dc:	0e 94 f6 10 	call	0x21ec	; 0x21ec <_ZN5Print7printlnEv>
				
				
	//Nachdem alle zu belauschenden IDs empfangen wurde, wird die Maske berechnet und auf den CAN Controller angewandt
	//ID_Maske_berechnen(CAN_UID_List);
	CAN.filterExtended(ID_Maske_berechnen(CAN_UID_List, 2), UID_MASK_ONE);
     5e0:	62 e0       	ldi	r22, 0x02	; 2
     5e2:	80 e1       	ldi	r24, 0x10	; 16
     5e4:	94 e0       	ldi	r25, 0x04	; 4
     5e6:	0e 94 00 01 	call	0x200	; 0x200 <_Z18ID_Maske_berechnenPmh>
     5ea:	ab 01       	movw	r20, r22
     5ec:	bc 01       	movw	r22, r24
     5ee:	0f ef       	ldi	r16, 0xFF	; 255
     5f0:	1f ef       	ldi	r17, 0xFF	; 255
     5f2:	2f ef       	ldi	r18, 0xFF	; 255
     5f4:	33 e0       	ldi	r19, 0x03	; 3
     5f6:	80 e6       	ldi	r24, 0x60	; 96
     5f8:	94 e0       	ldi	r25, 0x04	; 4
     5fa:	0e 94 45 07 	call	0xe8a	; 0xe8a <_ZN12MCP2515Class14filterExtendedEll>
	
				
	
}
     5fe:	0f 90       	pop	r0
     600:	0f 90       	pop	r0
     602:	0f 90       	pop	r0
     604:	0f 90       	pop	r0
     606:	df 91       	pop	r29
     608:	cf 91       	pop	r28
     60a:	1f 91       	pop	r17
     60c:	0f 91       	pop	r16
     60e:	ff 90       	pop	r15
     610:	ef 90       	pop	r14
     612:	df 90       	pop	r13
     614:	cf 90       	pop	r12
     616:	bf 90       	pop	r11
     618:	af 90       	pop	r10
     61a:	9f 90       	pop	r9
     61c:	8f 90       	pop	r8
     61e:	08 95       	ret

00000620 <loop>:



void loop() {
     620:	cf 93       	push	r28
     622:	df 93       	push	r29
  // put your main code here, to run repeatedly:
  // try to parse packet
  int packetSize = CAN.parsePacket();
     624:	80 e6       	ldi	r24, 0x60	; 96
     626:	94 e0       	ldi	r25, 0x04	; 4
     628:	0e 94 b8 05 	call	0xb70	; 0xb70 <_ZN12MCP2515Class11parsePacketEv>
     62c:	ec 01       	movw	r28, r24

  if (packetSize) {
     62e:	89 2b       	or	r24, r25
     630:	09 f4       	brne	.+2      	; 0x634 <loop+0x14>
     632:	6f c0       	rjmp	.+222    	; 0x712 <loop+0xf2>
	  // received a packet
	  Serial.print("Received ");
     634:	6d e3       	ldi	r22, 0x3D	; 61
     636:	73 e0       	ldi	r23, 0x03	; 3
     638:	83 ea       	ldi	r24, 0xA3	; 163
     63a:	94 e0       	ldi	r25, 0x04	; 4
     63c:	0e 94 ed 10 	call	0x21da	; 0x21da <_ZN5Print5printEPKc>

	  if (CAN.packetExtended()) {
     640:	80 e6       	ldi	r24, 0x60	; 96
     642:	94 e0       	ldi	r25, 0x04	; 4
     644:	0e 94 bf 04 	call	0x97e	; 0x97e <_ZN18CANControllerClass14packetExtendedEv>
     648:	88 23       	and	r24, r24
     64a:	31 f0       	breq	.+12     	; 0x658 <loop+0x38>
		  Serial.print("extended ");
     64c:	67 e4       	ldi	r22, 0x47	; 71
     64e:	73 e0       	ldi	r23, 0x03	; 3
     650:	83 ea       	ldi	r24, 0xA3	; 163
     652:	94 e0       	ldi	r25, 0x04	; 4
     654:	0e 94 ed 10 	call	0x21da	; 0x21da <_ZN5Print5printEPKc>
	  }

	  if (CAN.packetRtr()) {
     658:	80 e6       	ldi	r24, 0x60	; 96
     65a:	94 e0       	ldi	r25, 0x04	; 4
     65c:	0e 94 c2 04 	call	0x984	; 0x984 <_ZN18CANControllerClass9packetRtrEv>
     660:	88 23       	and	r24, r24
     662:	31 f0       	breq	.+12     	; 0x670 <loop+0x50>
		  // Remote transmission request, packet contains no data
		  Serial.print("RTR ");
     664:	61 e5       	ldi	r22, 0x51	; 81
     666:	73 e0       	ldi	r23, 0x03	; 3
     668:	83 ea       	ldi	r24, 0xA3	; 163
     66a:	94 e0       	ldi	r25, 0x04	; 4
     66c:	0e 94 ed 10 	call	0x21da	; 0x21da <_ZN5Print5printEPKc>
	  }

	  Serial.print("packet with id 0x");
     670:	66 e5       	ldi	r22, 0x56	; 86
     672:	73 e0       	ldi	r23, 0x03	; 3
     674:	83 ea       	ldi	r24, 0xA3	; 163
     676:	94 e0       	ldi	r25, 0x04	; 4
     678:	0e 94 ed 10 	call	0x21da	; 0x21da <_ZN5Print5printEPKc>
	  Serial.print(CAN.packetId(), HEX);
     67c:	80 e6       	ldi	r24, 0x60	; 96
     67e:	94 e0       	ldi	r25, 0x04	; 4
     680:	0e 94 b9 04 	call	0x972	; 0x972 <_ZN18CANControllerClass8packetIdEv>
     684:	ab 01       	movw	r20, r22
     686:	bc 01       	movw	r22, r24
     688:	20 e1       	ldi	r18, 0x10	; 16
     68a:	30 e0       	ldi	r19, 0x00	; 0
     68c:	83 ea       	ldi	r24, 0xA3	; 163
     68e:	94 e0       	ldi	r25, 0x04	; 4
     690:	0e 94 7b 11 	call	0x22f6	; 0x22f6 <_ZN5Print5printEli>

	  if (CAN.packetRtr()) {
     694:	80 e6       	ldi	r24, 0x60	; 96
     696:	94 e0       	ldi	r25, 0x04	; 4
     698:	0e 94 c2 04 	call	0x984	; 0x984 <_ZN18CANControllerClass9packetRtrEv>
     69c:	88 23       	and	r24, r24
     69e:	91 f0       	breq	.+36     	; 0x6c4 <loop+0xa4>
		  Serial.print(" and requested length ");
     6a0:	68 e6       	ldi	r22, 0x68	; 104
     6a2:	73 e0       	ldi	r23, 0x03	; 3
     6a4:	83 ea       	ldi	r24, 0xA3	; 163
     6a6:	94 e0       	ldi	r25, 0x04	; 4
     6a8:	0e 94 ed 10 	call	0x21da	; 0x21da <_ZN5Print5printEPKc>
		  Serial.println(CAN.packetDlc());
     6ac:	80 e6       	ldi	r24, 0x60	; 96
     6ae:	94 e0       	ldi	r25, 0x04	; 4
     6b0:	0e 94 c5 04 	call	0x98a	; 0x98a <_ZN18CANControllerClass9packetDlcEv>
     6b4:	4a e0       	ldi	r20, 0x0A	; 10
     6b6:	50 e0       	ldi	r21, 0x00	; 0
     6b8:	bc 01       	movw	r22, r24
     6ba:	83 ea       	ldi	r24, 0xA3	; 163
     6bc:	94 e0       	ldi	r25, 0x04	; 4
     6be:	0e 94 ca 11 	call	0x2394	; 0x2394 <_ZN5Print7printlnEii>
     6c2:	21 c0       	rjmp	.+66     	; 0x706 <loop+0xe6>
		  } else {
		  Serial.print(" and length ");
     6c4:	6f e7       	ldi	r22, 0x7F	; 127
     6c6:	73 e0       	ldi	r23, 0x03	; 3
     6c8:	83 ea       	ldi	r24, 0xA3	; 163
     6ca:	94 e0       	ldi	r25, 0x04	; 4
     6cc:	0e 94 ed 10 	call	0x21da	; 0x21da <_ZN5Print5printEPKc>
		  Serial.println(packetSize);
     6d0:	4a e0       	ldi	r20, 0x0A	; 10
     6d2:	50 e0       	ldi	r21, 0x00	; 0
     6d4:	be 01       	movw	r22, r28
     6d6:	83 ea       	ldi	r24, 0xA3	; 163
     6d8:	94 e0       	ldi	r25, 0x04	; 4
     6da:	0e 94 ca 11 	call	0x2394	; 0x2394 <_ZN5Print7printlnEii>

		  // only print packet data for non-RTR packets
		  while (CAN.available()) {
     6de:	80 e6       	ldi	r24, 0x60	; 96
     6e0:	94 e0       	ldi	r25, 0x04	; 4
     6e2:	0e 94 db 03 	call	0x7b6	; 0x7b6 <_ZN18CANControllerClass9availableEv>
     6e6:	89 2b       	or	r24, r25
     6e8:	51 f0       	breq	.+20     	; 0x6fe <loop+0xde>
			  Serial.print((char)CAN.read());
     6ea:	80 e6       	ldi	r24, 0x60	; 96
     6ec:	94 e0       	ldi	r25, 0x04	; 4
     6ee:	0e 94 e3 03 	call	0x7c6	; 0x7c6 <_ZN18CANControllerClass4readEv>
     6f2:	68 2f       	mov	r22, r24
     6f4:	83 ea       	ldi	r24, 0xA3	; 163
     6f6:	94 e0       	ldi	r25, 0x04	; 4
     6f8:	0e 94 ef 10 	call	0x21de	; 0x21de <_ZN5Print5printEc>
		  } else {
		  Serial.print(" and length ");
		  Serial.println(packetSize);

		  // only print packet data for non-RTR packets
		  while (CAN.available()) {
     6fc:	f0 cf       	rjmp	.-32     	; 0x6de <loop+0xbe>
			  Serial.print((char)CAN.read());
		  }
		  Serial.println();
     6fe:	83 ea       	ldi	r24, 0xA3	; 163
     700:	94 e0       	ldi	r25, 0x04	; 4
     702:	0e 94 f6 10 	call	0x21ec	; 0x21ec <_ZN5Print7printlnEv>
	  }

	  Serial.println();
     706:	83 ea       	ldi	r24, 0xA3	; 163
     708:	94 e0       	ldi	r25, 0x04	; 4
  }
}
     70a:	df 91       	pop	r29
     70c:	cf 91       	pop	r28
			  Serial.print((char)CAN.read());
		  }
		  Serial.println();
	  }

	  Serial.println();
     70e:	0c 94 f6 10 	jmp	0x21ec	; 0x21ec <_ZN5Print7printlnEv>
  }
}
     712:	df 91       	pop	r29
     714:	cf 91       	pop	r28
     716:	08 95       	ret

00000718 <_ZN5Print17availableForWriteEv>:
  _txLength = 0;

  memset(_txData, 0x00, sizeof(_txData));

  return 1;
}
     718:	80 e0       	ldi	r24, 0x00	; 0
     71a:	90 e0       	ldi	r25, 0x00	; 0
     71c:	08 95       	ret

0000071e <_ZN18CANControllerClass6filterEi>:
     71e:	dc 01       	movw	r26, r24
     720:	ed 91       	ld	r30, X+
     722:	fc 91       	ld	r31, X
     724:	02 8c       	ldd	r0, Z+26	; 0x1a
     726:	f3 8d       	ldd	r31, Z+27	; 0x1b
     728:	e0 2d       	mov	r30, r0
     72a:	4f ef       	ldi	r20, 0xFF	; 255
     72c:	57 e0       	ldi	r21, 0x07	; 7
     72e:	09 94       	ijmp

00000730 <_ZN18CANControllerClass14filterExtendedEl>:
     730:	0f 93       	push	r16
     732:	1f 93       	push	r17
     734:	dc 01       	movw	r26, r24
     736:	ed 91       	ld	r30, X+
     738:	fc 91       	ld	r31, X
     73a:	06 8c       	ldd	r0, Z+30	; 0x1e
     73c:	f7 8d       	ldd	r31, Z+31	; 0x1f
     73e:	e0 2d       	mov	r30, r0
     740:	0f ef       	ldi	r16, 0xFF	; 255
     742:	1f ef       	ldi	r17, 0xFF	; 255
     744:	2f ef       	ldi	r18, 0xFF	; 255
     746:	3f e1       	ldi	r19, 0x1F	; 31
     748:	09 95       	icall
     74a:	1f 91       	pop	r17
     74c:	0f 91       	pop	r16
     74e:	08 95       	ret

00000750 <_ZN18CANControllerClassD1Ev>:
     750:	08 95       	ret

00000752 <_ZN18CANControllerClass5beginEl>:
     752:	fc 01       	movw	r30, r24
     754:	16 86       	std	Z+14, r1	; 0x0e
     756:	8f ef       	ldi	r24, 0xFF	; 255
     758:	9f ef       	ldi	r25, 0xFF	; 255
     75a:	dc 01       	movw	r26, r24
     75c:	87 87       	std	Z+15, r24	; 0x0f
     75e:	90 8b       	std	Z+16, r25	; 0x10
     760:	a1 8b       	std	Z+17, r26	; 0x11
     762:	b2 8b       	std	Z+18, r27	; 0x12
     764:	14 8a       	std	Z+20, r1	; 0x14
     766:	16 8a       	std	Z+22, r1	; 0x16
     768:	15 8a       	std	Z+21, r1	; 0x15
     76a:	10 8e       	std	Z+24, r1	; 0x18
     76c:	17 8a       	std	Z+23, r1	; 0x17
     76e:	81 a3       	std	Z+33, r24	; 0x21
     770:	92 a3       	std	Z+34, r25	; 0x22
     772:	a3 a3       	std	Z+35, r26	; 0x23
     774:	b4 a3       	std	Z+36, r27	; 0x24
     776:	16 a2       	std	Z+38, r1	; 0x26
     778:	10 a6       	std	Z+40, r1	; 0x28
     77a:	17 a2       	std	Z+39, r1	; 0x27
     77c:	12 a6       	std	Z+42, r1	; 0x2a
     77e:	11 a6       	std	Z+41, r1	; 0x29
     780:	14 a6       	std	Z+44, r1	; 0x2c
     782:	13 a6       	std	Z+43, r1	; 0x2b
     784:	81 e0       	ldi	r24, 0x01	; 1
     786:	90 e0       	ldi	r25, 0x00	; 0
     788:	08 95       	ret

0000078a <_ZN18CANControllerClass5writeEh>:
     78a:	cf 93       	push	r28
     78c:	df 93       	push	r29
     78e:	1f 92       	push	r1
     790:	cd b7       	in	r28, 0x3d	; 61
     792:	de b7       	in	r29, 0x3e	; 62
     794:	69 83       	std	Y+1, r22	; 0x01
     796:	dc 01       	movw	r26, r24
     798:	ed 91       	ld	r30, X+
     79a:	fc 91       	ld	r31, X
     79c:	02 80       	ldd	r0, Z+2	; 0x02
     79e:	f3 81       	ldd	r31, Z+3	; 0x03
     7a0:	e0 2d       	mov	r30, r0
     7a2:	41 e0       	ldi	r20, 0x01	; 1
     7a4:	50 e0       	ldi	r21, 0x00	; 0
     7a6:	be 01       	movw	r22, r28
     7a8:	6f 5f       	subi	r22, 0xFF	; 255
     7aa:	7f 4f       	sbci	r23, 0xFF	; 255
     7ac:	09 95       	icall
     7ae:	0f 90       	pop	r0
     7b0:	df 91       	pop	r29
     7b2:	cf 91       	pop	r28
     7b4:	08 95       	ret

000007b6 <_ZN18CANControllerClass9availableEv>:
     7b6:	fc 01       	movw	r30, r24
     7b8:	81 a5       	ldd	r24, Z+41	; 0x29
     7ba:	92 a5       	ldd	r25, Z+42	; 0x2a
     7bc:	23 a5       	ldd	r18, Z+43	; 0x2b
     7be:	34 a5       	ldd	r19, Z+44	; 0x2c
     7c0:	82 1b       	sub	r24, r18
     7c2:	93 0b       	sbc	r25, r19
     7c4:	08 95       	ret

000007c6 <_ZN18CANControllerClass4readEv>:
     7c6:	cf 93       	push	r28
     7c8:	df 93       	push	r29
     7ca:	ec 01       	movw	r28, r24
     7cc:	e8 81       	ld	r30, Y
     7ce:	f9 81       	ldd	r31, Y+1	; 0x01
     7d0:	00 84       	ldd	r0, Z+8	; 0x08
     7d2:	f1 85       	ldd	r31, Z+9	; 0x09
     7d4:	e0 2d       	mov	r30, r0
     7d6:	09 95       	icall
     7d8:	89 2b       	or	r24, r25
     7da:	61 f0       	breq	.+24     	; 0x7f4 <_ZN18CANControllerClass4readEv+0x2e>
     7dc:	8b a5       	ldd	r24, Y+43	; 0x2b
     7de:	9c a5       	ldd	r25, Y+44	; 0x2c
     7e0:	9c 01       	movw	r18, r24
     7e2:	2f 5f       	subi	r18, 0xFF	; 255
     7e4:	3f 4f       	sbci	r19, 0xFF	; 255
     7e6:	3c a7       	std	Y+44, r19	; 0x2c
     7e8:	2b a7       	std	Y+43, r18	; 0x2b
     7ea:	c8 0f       	add	r28, r24
     7ec:	d9 1f       	adc	r29, r25
     7ee:	8d a5       	ldd	r24, Y+45	; 0x2d
     7f0:	90 e0       	ldi	r25, 0x00	; 0
     7f2:	02 c0       	rjmp	.+4      	; 0x7f8 <_ZN18CANControllerClass4readEv+0x32>
     7f4:	8f ef       	ldi	r24, 0xFF	; 255
     7f6:	9f ef       	ldi	r25, 0xFF	; 255
     7f8:	df 91       	pop	r29
     7fa:	cf 91       	pop	r28
     7fc:	08 95       	ret

000007fe <_ZN18CANControllerClass4peekEv>:
     7fe:	cf 93       	push	r28
     800:	df 93       	push	r29
     802:	ec 01       	movw	r28, r24
     804:	e8 81       	ld	r30, Y
     806:	f9 81       	ldd	r31, Y+1	; 0x01
     808:	00 84       	ldd	r0, Z+8	; 0x08
     80a:	f1 85       	ldd	r31, Z+9	; 0x09
     80c:	e0 2d       	mov	r30, r0
     80e:	09 95       	icall
     810:	89 2b       	or	r24, r25
     812:	39 f0       	breq	.+14     	; 0x822 <_ZN18CANControllerClass4peekEv+0x24>
     814:	8b a5       	ldd	r24, Y+43	; 0x2b
     816:	9c a5       	ldd	r25, Y+44	; 0x2c
     818:	c8 0f       	add	r28, r24
     81a:	d9 1f       	adc	r29, r25
     81c:	8d a5       	ldd	r24, Y+45	; 0x2d
     81e:	90 e0       	ldi	r25, 0x00	; 0
     820:	02 c0       	rjmp	.+4      	; 0x826 <_ZN18CANControllerClass4peekEv+0x28>
     822:	8f ef       	ldi	r24, 0xFF	; 255
     824:	9f ef       	ldi	r25, 0xFF	; 255
     826:	df 91       	pop	r29
     828:	cf 91       	pop	r28
     82a:	08 95       	ret

0000082c <_ZN18CANControllerClass3endEv>:
     82c:	08 95       	ret

0000082e <_ZN18CANControllerClass9onReceiveEPFviE>:
     82e:	fc 01       	movw	r30, r24
     830:	75 87       	std	Z+13, r23	; 0x0d
     832:	64 87       	std	Z+12, r22	; 0x0c
     834:	08 95       	ret

00000836 <_ZN18CANControllerClass6filterEii>:
     836:	80 e0       	ldi	r24, 0x00	; 0
     838:	90 e0       	ldi	r25, 0x00	; 0
     83a:	08 95       	ret

0000083c <_ZN18CANControllerClass14filterExtendedEll>:
     83c:	80 e0       	ldi	r24, 0x00	; 0
     83e:	90 e0       	ldi	r25, 0x00	; 0
     840:	08 95       	ret

00000842 <_ZN18CANControllerClass11parsePacketEv>:
     842:	80 e0       	ldi	r24, 0x00	; 0
     844:	90 e0       	ldi	r25, 0x00	; 0
     846:	08 95       	ret

00000848 <_ZN18CANControllerClassD0Ev>:
     848:	0c 94 ac 10 	jmp	0x2158	; 0x2158 <_ZdlPv>

0000084c <_ZN18CANControllerClass5writeEPKhj>:
     84c:	0f 93       	push	r16
     84e:	1f 93       	push	r17
     850:	cf 93       	push	r28
     852:	df 93       	push	r29
     854:	fc 01       	movw	r30, r24
     856:	26 85       	ldd	r18, Z+14	; 0x0e
     858:	22 23       	and	r18, r18
     85a:	e1 f0       	breq	.+56     	; 0x894 <_ZN18CANControllerClass5writeEPKhj+0x48>
     85c:	27 89       	ldd	r18, Z+23	; 0x17
     85e:	30 8d       	ldd	r19, Z+24	; 0x18
     860:	e8 e0       	ldi	r30, 0x08	; 8
     862:	f0 e0       	ldi	r31, 0x00	; 0
     864:	e2 1b       	sub	r30, r18
     866:	f3 0b       	sbc	r31, r19
     868:	ea 01       	movw	r28, r20
     86a:	e4 17       	cp	r30, r20
     86c:	f5 07       	cpc	r31, r21
     86e:	08 f4       	brcc	.+2      	; 0x872 <_ZN18CANControllerClass5writeEPKhj+0x26>
     870:	ef 01       	movw	r28, r30
     872:	8c 01       	movw	r16, r24
     874:	c9 01       	movw	r24, r18
     876:	49 96       	adiw	r24, 0x19	; 25
     878:	ae 01       	movw	r20, r28
     87a:	80 0f       	add	r24, r16
     87c:	91 1f       	adc	r25, r17
     87e:	0e 94 31 15 	call	0x2a62	; 0x2a62 <memcpy>
     882:	f8 01       	movw	r30, r16
     884:	87 89       	ldd	r24, Z+23	; 0x17
     886:	90 8d       	ldd	r25, Z+24	; 0x18
     888:	8c 0f       	add	r24, r28
     88a:	9d 1f       	adc	r25, r29
     88c:	90 8f       	std	Z+24, r25	; 0x18
     88e:	87 8b       	std	Z+23, r24	; 0x17
     890:	ce 01       	movw	r24, r28
     892:	02 c0       	rjmp	.+4      	; 0x898 <_ZN18CANControllerClass5writeEPKhj+0x4c>
     894:	80 e0       	ldi	r24, 0x00	; 0
     896:	90 e0       	ldi	r25, 0x00	; 0
     898:	df 91       	pop	r29
     89a:	cf 91       	pop	r28
     89c:	1f 91       	pop	r17
     89e:	0f 91       	pop	r16
     8a0:	08 95       	ret

000008a2 <_ZN18CANControllerClass9endPacketEv>:
     8a2:	fc 01       	movw	r30, r24
     8a4:	86 85       	ldd	r24, Z+14	; 0x0e
     8a6:	88 23       	and	r24, r24
     8a8:	41 f0       	breq	.+16     	; 0x8ba <_ZN18CANControllerClass9endPacketEv+0x18>
     8aa:	16 86       	std	Z+14, r1	; 0x0e
     8ac:	85 89       	ldd	r24, Z+21	; 0x15
     8ae:	96 89       	ldd	r25, Z+22	; 0x16
     8b0:	97 fd       	sbrc	r25, 7
     8b2:	06 c0       	rjmp	.+12     	; 0x8c0 <_ZN18CANControllerClass9endPacketEv+0x1e>
     8b4:	90 8f       	std	Z+24, r25	; 0x18
     8b6:	87 8b       	std	Z+23, r24	; 0x17
     8b8:	03 c0       	rjmp	.+6      	; 0x8c0 <_ZN18CANControllerClass9endPacketEv+0x1e>
     8ba:	80 e0       	ldi	r24, 0x00	; 0
     8bc:	90 e0       	ldi	r25, 0x00	; 0
     8be:	08 95       	ret
     8c0:	81 e0       	ldi	r24, 0x01	; 1
     8c2:	90 e0       	ldi	r25, 0x00	; 0
     8c4:	08 95       	ret

000008c6 <_ZN18CANControllerClassC1Ev>:
     8c6:	fc 01       	movw	r30, r24
     8c8:	13 82       	std	Z+3, r1	; 0x03
     8ca:	12 82       	std	Z+2, r1	; 0x02
     8cc:	88 ee       	ldi	r24, 0xE8	; 232
     8ce:	93 e0       	ldi	r25, 0x03	; 3
     8d0:	a0 e0       	ldi	r26, 0x00	; 0
     8d2:	b0 e0       	ldi	r27, 0x00	; 0
     8d4:	84 83       	std	Z+4, r24	; 0x04
     8d6:	95 83       	std	Z+5, r25	; 0x05
     8d8:	a6 83       	std	Z+6, r26	; 0x06
     8da:	b7 83       	std	Z+7, r27	; 0x07
     8dc:	80 e9       	ldi	r24, 0x90	; 144
     8de:	93 e0       	ldi	r25, 0x03	; 3
     8e0:	91 83       	std	Z+1, r25	; 0x01
     8e2:	80 83       	st	Z, r24
     8e4:	15 86       	std	Z+13, r1	; 0x0d
     8e6:	14 86       	std	Z+12, r1	; 0x0c
     8e8:	16 86       	std	Z+14, r1	; 0x0e
     8ea:	8f ef       	ldi	r24, 0xFF	; 255
     8ec:	9f ef       	ldi	r25, 0xFF	; 255
     8ee:	dc 01       	movw	r26, r24
     8f0:	87 87       	std	Z+15, r24	; 0x0f
     8f2:	90 8b       	std	Z+16, r25	; 0x10
     8f4:	a1 8b       	std	Z+17, r26	; 0x11
     8f6:	b2 8b       	std	Z+18, r27	; 0x12
     8f8:	21 e0       	ldi	r18, 0x01	; 1
     8fa:	23 8b       	std	Z+19, r18	; 0x13
     8fc:	14 8a       	std	Z+20, r1	; 0x14
     8fe:	16 8a       	std	Z+22, r1	; 0x16
     900:	15 8a       	std	Z+21, r1	; 0x15
     902:	10 8e       	std	Z+24, r1	; 0x18
     904:	17 8a       	std	Z+23, r1	; 0x17
     906:	81 a3       	std	Z+33, r24	; 0x21
     908:	92 a3       	std	Z+34, r25	; 0x22
     90a:	a3 a3       	std	Z+35, r26	; 0x23
     90c:	b4 a3       	std	Z+36, r27	; 0x24
     90e:	15 a2       	std	Z+37, r1	; 0x25
     910:	16 a2       	std	Z+38, r1	; 0x26
     912:	10 a6       	std	Z+40, r1	; 0x28
     914:	17 a2       	std	Z+39, r1	; 0x27
     916:	12 a6       	std	Z+42, r1	; 0x2a
     918:	11 a6       	std	Z+41, r1	; 0x29
     91a:	14 a6       	std	Z+44, r1	; 0x2c
     91c:	13 a6       	std	Z+43, r1	; 0x2b
     91e:	40 e0       	ldi	r20, 0x00	; 0
     920:	50 e0       	ldi	r21, 0x00	; 0
     922:	ba 01       	movw	r22, r20
     924:	cf 01       	movw	r24, r30
     926:	0c 94 0c 12 	jmp	0x2418	; 0x2418 <_ZN6Stream10setTimeoutEm>

0000092a <_ZN18CANControllerClass19beginExtendedPacketElib>:

int CANControllerClass::beginExtendedPacket(long id, int dlc, bool rtr)
{
     92a:	0f 93       	push	r16
     92c:	fc 01       	movw	r30, r24
  if (id < 0 || id > 0x1FFFFFFF) {
     92e:	41 15       	cp	r20, r1
     930:	51 05       	cpc	r21, r1
     932:	61 05       	cpc	r22, r1
     934:	80 e2       	ldi	r24, 0x20	; 32
     936:	78 07       	cpc	r23, r24
     938:	c0 f4       	brcc	.+48     	; 0x96a <_ZN18CANControllerClass19beginExtendedPacketElib+0x40>
    return 0;
  }

  if (dlc > 8) {
     93a:	29 30       	cpi	r18, 0x09	; 9
     93c:	31 05       	cpc	r19, r1
     93e:	ac f4       	brge	.+42     	; 0x96a <_ZN18CANControllerClass19beginExtendedPacketElib+0x40>
    return 0;
  }

  _packetBegun = true;
     940:	81 e0       	ldi	r24, 0x01	; 1
     942:	86 87       	std	Z+14, r24	; 0x0e
  _txId = id;
     944:	47 87       	std	Z+15, r20	; 0x0f
     946:	50 8b       	std	Z+16, r21	; 0x10
     948:	61 8b       	std	Z+17, r22	; 0x11
     94a:	72 8b       	std	Z+18, r23	; 0x12
  _txExtended = true;
     94c:	83 8b       	std	Z+19, r24	; 0x13
  _txRtr = rtr;
     94e:	04 8b       	std	Z+20, r16	; 0x14
  _txDlc = dlc;
     950:	36 8b       	std	Z+22, r19	; 0x16
     952:	25 8b       	std	Z+21, r18	; 0x15
  _txLength = 0;
     954:	10 8e       	std	Z+24, r1	; 0x18
     956:	17 8a       	std	Z+23, r1	; 0x17

  memset(_txData, 0x00, sizeof(_txData));
     958:	79 96       	adiw	r30, 0x19	; 25
     95a:	88 e0       	ldi	r24, 0x08	; 8
     95c:	df 01       	movw	r26, r30
     95e:	1d 92       	st	X+, r1
     960:	8a 95       	dec	r24
     962:	e9 f7       	brne	.-6      	; 0x95e <_ZN18CANControllerClass19beginExtendedPacketElib+0x34>

  return 1;
     964:	81 e0       	ldi	r24, 0x01	; 1
     966:	90 e0       	ldi	r25, 0x00	; 0
     968:	02 c0       	rjmp	.+4      	; 0x96e <_ZN18CANControllerClass19beginExtendedPacketElib+0x44>
}

int CANControllerClass::beginExtendedPacket(long id, int dlc, bool rtr)
{
  if (id < 0 || id > 0x1FFFFFFF) {
    return 0;
     96a:	80 e0       	ldi	r24, 0x00	; 0
     96c:	90 e0       	ldi	r25, 0x00	; 0
  _txLength = 0;

  memset(_txData, 0x00, sizeof(_txData));

  return 1;
}
     96e:	0f 91       	pop	r16
     970:	08 95       	ret

00000972 <_ZN18CANControllerClass8packetIdEv>:
  return 0;
}

long CANControllerClass::packetId()
{
  return _rxId;
     972:	fc 01       	movw	r30, r24
     974:	61 a1       	ldd	r22, Z+33	; 0x21
     976:	72 a1       	ldd	r23, Z+34	; 0x22
     978:	83 a1       	ldd	r24, Z+35	; 0x23
     97a:	94 a1       	ldd	r25, Z+36	; 0x24
}
     97c:	08 95       	ret

0000097e <_ZN18CANControllerClass14packetExtendedEv>:

bool CANControllerClass::packetExtended()
{
  return _rxExtended;
}
     97e:	fc 01       	movw	r30, r24
     980:	85 a1       	ldd	r24, Z+37	; 0x25
     982:	08 95       	ret

00000984 <_ZN18CANControllerClass9packetRtrEv>:

bool CANControllerClass::packetRtr()
{
  return _rxRtr;
}
     984:	fc 01       	movw	r30, r24
     986:	86 a1       	ldd	r24, Z+38	; 0x26
     988:	08 95       	ret

0000098a <_ZN18CANControllerClass9packetDlcEv>:

int CANControllerClass::packetDlc()
{
  return _rxDlc;
}
     98a:	fc 01       	movw	r30, r24
     98c:	87 a1       	ldd	r24, Z+39	; 0x27
     98e:	90 a5       	ldd	r25, Z+40	; 0x28
     990:	08 95       	ret

00000992 <_ZN12MCP2515ClassD1Ev>:
    if (b < 16) {
      out.print('0');
    }
    out.println(b, HEX);
  }
}
     992:	20 ec       	ldi	r18, 0xC0	; 192
     994:	33 e0       	ldi	r19, 0x03	; 3
     996:	fc 01       	movw	r30, r24
     998:	31 83       	std	Z+1, r19	; 0x01
     99a:	20 83       	st	Z, r18
     99c:	0c 94 a8 03 	jmp	0x750	; 0x750 <_ZN18CANControllerClassD1Ev>

000009a0 <_ZN12MCP2515ClassD0Ev>:
     9a0:	cf 93       	push	r28
     9a2:	df 93       	push	r29
     9a4:	ec 01       	movw	r28, r24
     9a6:	0e 94 c9 04 	call	0x992	; 0x992 <_ZN12MCP2515ClassD1Ev>
     9aa:	ce 01       	movw	r24, r28
     9ac:	df 91       	pop	r29
     9ae:	cf 91       	pop	r28
     9b0:	0c 94 ac 10 	jmp	0x2158	; 0x2158 <_ZdlPv>

000009b4 <_ZN8SPIClass16beginTransactionE11SPISettings>:
     9b4:	20 91 a1 04 	lds	r18, 0x04A1	; 0x8004a1 <_ZN8SPIClass13interruptModeE>
     9b8:	22 23       	and	r18, r18
     9ba:	99 f0       	breq	.+38     	; 0x9e2 <_ZN8SPIClass16beginTransactionE11SPISettings+0x2e>
     9bc:	4f b7       	in	r20, 0x3f	; 63
     9be:	f8 94       	cli
     9c0:	20 91 a1 04 	lds	r18, 0x04A1	; 0x8004a1 <_ZN8SPIClass13interruptModeE>
     9c4:	21 30       	cpi	r18, 0x01	; 1
     9c6:	59 f4       	brne	.+22     	; 0x9de <_ZN8SPIClass16beginTransactionE11SPISettings+0x2a>
     9c8:	2d b3       	in	r18, 0x1d	; 29
     9ca:	20 93 9f 04 	sts	0x049F, r18	; 0x80049f <_ZN8SPIClass13interruptSaveE>
     9ce:	3d b3       	in	r19, 0x1d	; 29
     9d0:	20 91 a0 04 	lds	r18, 0x04A0	; 0x8004a0 <_ZN8SPIClass13interruptMaskE>
     9d4:	20 95       	com	r18
     9d6:	23 23       	and	r18, r19
     9d8:	2d bb       	out	0x1d, r18	; 29
     9da:	4f bf       	out	0x3f, r20	; 63
     9dc:	02 c0       	rjmp	.+4      	; 0x9e2 <_ZN8SPIClass16beginTransactionE11SPISettings+0x2e>
     9de:	40 93 9f 04 	sts	0x049F, r20	; 0x80049f <_ZN8SPIClass13interruptSaveE>
     9e2:	8c bd       	out	0x2c, r24	; 44
     9e4:	9d bd       	out	0x2d, r25	; 45
     9e6:	08 95       	ret

000009e8 <_ZN8SPIClass8transferEh>:
     9e8:	8e bd       	out	0x2e, r24	; 46
     9ea:	00 00       	nop
     9ec:	0d b4       	in	r0, 0x2d	; 45
     9ee:	07 fe       	sbrs	r0, 7
     9f0:	fd cf       	rjmp	.-6      	; 0x9ec <_ZN8SPIClass8transferEh+0x4>
     9f2:	8e b5       	in	r24, 0x2e	; 46
     9f4:	08 95       	ret

000009f6 <_ZN8SPIClass14endTransactionEv>:
     9f6:	80 91 a1 04 	lds	r24, 0x04A1	; 0x8004a1 <_ZN8SPIClass13interruptModeE>
     9fa:	88 23       	and	r24, r24
     9fc:	61 f0       	breq	.+24     	; 0xa16 <_ZN8SPIClass14endTransactionEv+0x20>
     9fe:	9f b7       	in	r25, 0x3f	; 63
     a00:	f8 94       	cli
     a02:	20 91 a1 04 	lds	r18, 0x04A1	; 0x8004a1 <_ZN8SPIClass13interruptModeE>
     a06:	80 91 9f 04 	lds	r24, 0x049F	; 0x80049f <_ZN8SPIClass13interruptSaveE>
     a0a:	21 30       	cpi	r18, 0x01	; 1
     a0c:	19 f4       	brne	.+6      	; 0xa14 <_ZN8SPIClass14endTransactionEv+0x1e>
     a0e:	8d bb       	out	0x1d, r24	; 29
     a10:	9f bf       	out	0x3f, r25	; 63
     a12:	08 95       	ret
     a14:	8f bf       	out	0x3f, r24	; 63
     a16:	08 95       	ret

00000a18 <_ZN12MCP2515ClassC1Ev>:
     a18:	cf 93       	push	r28
     a1a:	df 93       	push	r29
     a1c:	ec 01       	movw	r28, r24
     a1e:	0e 94 63 04 	call	0x8c6	; 0x8c6 <_ZN18CANControllerClassC1Ev>
     a22:	80 ec       	ldi	r24, 0xC0	; 192
     a24:	93 e0       	ldi	r25, 0x03	; 3
     a26:	99 83       	std	Y+1, r25	; 0x01
     a28:	88 83       	st	Y, r24
     a2a:	80 e5       	ldi	r24, 0x50	; 80
     a2c:	8d ab       	std	Y+53, r24	; 0x35
     a2e:	81 e0       	ldi	r24, 0x01	; 1
     a30:	8e ab       	std	Y+54, r24	; 0x36
     a32:	8a e0       	ldi	r24, 0x0A	; 10
     a34:	90 e0       	ldi	r25, 0x00	; 0
     a36:	98 af       	std	Y+56, r25	; 0x38
     a38:	8f ab       	std	Y+55, r24	; 0x37
     a3a:	82 e0       	ldi	r24, 0x02	; 2
     a3c:	90 e0       	ldi	r25, 0x00	; 0
     a3e:	9a af       	std	Y+58, r25	; 0x3a
     a40:	89 af       	std	Y+57, r24	; 0x39
     a42:	80 e0       	ldi	r24, 0x00	; 0
     a44:	94 e2       	ldi	r25, 0x24	; 36
     a46:	a4 ef       	ldi	r26, 0xF4	; 244
     a48:	b0 e0       	ldi	r27, 0x00	; 0
     a4a:	8b af       	std	Y+59, r24	; 0x3b
     a4c:	9c af       	std	Y+60, r25	; 0x3c
     a4e:	ad af       	std	Y+61, r26	; 0x3d
     a50:	be af       	std	Y+62, r27	; 0x3e
     a52:	df 91       	pop	r29
     a54:	cf 91       	pop	r28
     a56:	08 95       	ret

00000a58 <_ZN12MCP2515Class5resetEv>:
     a58:	cf 93       	push	r28
     a5a:	df 93       	push	r29
     a5c:	ec 01       	movw	r28, r24
     a5e:	8d a9       	ldd	r24, Y+53	; 0x35
     a60:	9e a9       	ldd	r25, Y+54	; 0x36
     a62:	0e 94 da 04 	call	0x9b4	; 0x9b4 <_ZN8SPIClass16beginTransactionE11SPISettings>
     a66:	60 e0       	ldi	r22, 0x00	; 0
     a68:	8f a9       	ldd	r24, Y+55	; 0x37
     a6a:	0e 94 b9 13 	call	0x2772	; 0x2772 <digitalWrite>
     a6e:	80 ec       	ldi	r24, 0xC0	; 192
     a70:	0e 94 f4 04 	call	0x9e8	; 0x9e8 <_ZN8SPIClass8transferEh>
     a74:	61 e0       	ldi	r22, 0x01	; 1
     a76:	8f a9       	ldd	r24, Y+55	; 0x37
     a78:	0e 94 b9 13 	call	0x2772	; 0x2772 <digitalWrite>
     a7c:	0e 94 fb 04 	call	0x9f6	; 0x9f6 <_ZN8SPIClass14endTransactionEv>
     a80:	8a e0       	ldi	r24, 0x0A	; 10
     a82:	90 e0       	ldi	r25, 0x00	; 0
     a84:	df 91       	pop	r29
     a86:	cf 91       	pop	r28
     a88:	0c 94 0e 13 	jmp	0x261c	; 0x261c <delayMicroseconds>

00000a8c <_ZN12MCP2515Class12readRegisterEh>:
     a8c:	1f 93       	push	r17
     a8e:	cf 93       	push	r28
     a90:	df 93       	push	r29
     a92:	ec 01       	movw	r28, r24
     a94:	16 2f       	mov	r17, r22
     a96:	8d a9       	ldd	r24, Y+53	; 0x35
     a98:	9e a9       	ldd	r25, Y+54	; 0x36
     a9a:	0e 94 da 04 	call	0x9b4	; 0x9b4 <_ZN8SPIClass16beginTransactionE11SPISettings>
     a9e:	60 e0       	ldi	r22, 0x00	; 0
     aa0:	8f a9       	ldd	r24, Y+55	; 0x37
     aa2:	0e 94 b9 13 	call	0x2772	; 0x2772 <digitalWrite>
     aa6:	83 e0       	ldi	r24, 0x03	; 3
     aa8:	0e 94 f4 04 	call	0x9e8	; 0x9e8 <_ZN8SPIClass8transferEh>
     aac:	81 2f       	mov	r24, r17
     aae:	0e 94 f4 04 	call	0x9e8	; 0x9e8 <_ZN8SPIClass8transferEh>
     ab2:	80 e0       	ldi	r24, 0x00	; 0
     ab4:	0e 94 f4 04 	call	0x9e8	; 0x9e8 <_ZN8SPIClass8transferEh>
     ab8:	18 2f       	mov	r17, r24
     aba:	61 e0       	ldi	r22, 0x01	; 1
     abc:	8f a9       	ldd	r24, Y+55	; 0x37
     abe:	0e 94 b9 13 	call	0x2772	; 0x2772 <digitalWrite>
     ac2:	0e 94 fb 04 	call	0x9f6	; 0x9f6 <_ZN8SPIClass14endTransactionEv>
     ac6:	81 2f       	mov	r24, r17
     ac8:	df 91       	pop	r29
     aca:	cf 91       	pop	r28
     acc:	1f 91       	pop	r17
     ace:	08 95       	ret

00000ad0 <_ZN12MCP2515Class15handleInterruptEv>:

  delayMicroseconds(10);
}

void MCP2515Class::handleInterrupt()
{
     ad0:	0f 93       	push	r16
     ad2:	1f 93       	push	r17
     ad4:	cf 93       	push	r28
     ad6:	df 93       	push	r29
     ad8:	ec 01       	movw	r28, r24
  if (readRegister(REG_CANINTF) == 0) {
     ada:	6c e2       	ldi	r22, 0x2C	; 44
     adc:	0e 94 46 05 	call	0xa8c	; 0xa8c <_ZN12MCP2515Class12readRegisterEh>
     ae0:	88 23       	and	r24, r24
     ae2:	a9 f0       	breq	.+42     	; 0xb0e <_ZN12MCP2515Class15handleInterruptEv+0x3e>
    return;
  }

  while (parsePacket()) {
     ae4:	e8 81       	ld	r30, Y
     ae6:	f9 81       	ldd	r31, Y+1	; 0x01
     ae8:	04 88       	ldd	r0, Z+20	; 0x14
     aea:	f5 89       	ldd	r31, Z+21	; 0x15
     aec:	e0 2d       	mov	r30, r0
     aee:	ce 01       	movw	r24, r28
     af0:	09 95       	icall
     af2:	89 2b       	or	r24, r25
     af4:	61 f0       	breq	.+24     	; 0xb0e <_ZN12MCP2515Class15handleInterruptEv+0x3e>
    _onReceive(available());
     af6:	0c 85       	ldd	r16, Y+12	; 0x0c
     af8:	1d 85       	ldd	r17, Y+13	; 0x0d
     afa:	e8 81       	ld	r30, Y
     afc:	f9 81       	ldd	r31, Y+1	; 0x01
     afe:	00 84       	ldd	r0, Z+8	; 0x08
     b00:	f1 85       	ldd	r31, Z+9	; 0x09
     b02:	e0 2d       	mov	r30, r0
     b04:	ce 01       	movw	r24, r28
     b06:	09 95       	icall
     b08:	f8 01       	movw	r30, r16
     b0a:	09 95       	icall
     b0c:	eb cf       	rjmp	.-42     	; 0xae4 <_ZN12MCP2515Class15handleInterruptEv+0x14>
  }
}
     b0e:	df 91       	pop	r29
     b10:	cf 91       	pop	r28
     b12:	1f 91       	pop	r17
     b14:	0f 91       	pop	r16
     b16:	08 95       	ret

00000b18 <_ZN12MCP2515Class11onInterruptEv>:
  SPI.endTransaction();
}

void MCP2515Class::onInterrupt()
{
  CAN.handleInterrupt();
     b18:	80 e6       	ldi	r24, 0x60	; 96
     b1a:	94 e0       	ldi	r25, 0x04	; 4
     b1c:	0c 94 68 05 	jmp	0xad0	; 0xad0 <_ZN12MCP2515Class15handleInterruptEv>

00000b20 <_ZN12MCP2515Class14modifyRegisterEhhh>:

  return value;
}

void MCP2515Class::modifyRegister(uint8_t address, uint8_t mask, uint8_t value)
{
     b20:	ff 92       	push	r15
     b22:	0f 93       	push	r16
     b24:	1f 93       	push	r17
     b26:	cf 93       	push	r28
     b28:	df 93       	push	r29
     b2a:	ec 01       	movw	r28, r24
     b2c:	f6 2e       	mov	r15, r22
     b2e:	04 2f       	mov	r16, r20
     b30:	12 2f       	mov	r17, r18
  SPI.beginTransaction(_spiSettings);
     b32:	8d a9       	ldd	r24, Y+53	; 0x35
     b34:	9e a9       	ldd	r25, Y+54	; 0x36
     b36:	0e 94 da 04 	call	0x9b4	; 0x9b4 <_ZN8SPIClass16beginTransactionE11SPISettings>
  digitalWrite(_csPin, LOW);
     b3a:	60 e0       	ldi	r22, 0x00	; 0
     b3c:	8f a9       	ldd	r24, Y+55	; 0x37
     b3e:	0e 94 b9 13 	call	0x2772	; 0x2772 <digitalWrite>
  SPI.transfer(0x05);
     b42:	85 e0       	ldi	r24, 0x05	; 5
     b44:	0e 94 f4 04 	call	0x9e8	; 0x9e8 <_ZN8SPIClass8transferEh>
  SPI.transfer(address);
     b48:	8f 2d       	mov	r24, r15
     b4a:	0e 94 f4 04 	call	0x9e8	; 0x9e8 <_ZN8SPIClass8transferEh>
  SPI.transfer(mask);
     b4e:	80 2f       	mov	r24, r16
     b50:	0e 94 f4 04 	call	0x9e8	; 0x9e8 <_ZN8SPIClass8transferEh>
  SPI.transfer(value);
     b54:	81 2f       	mov	r24, r17
     b56:	0e 94 f4 04 	call	0x9e8	; 0x9e8 <_ZN8SPIClass8transferEh>
  digitalWrite(_csPin, HIGH);
     b5a:	61 e0       	ldi	r22, 0x01	; 1
     b5c:	8f a9       	ldd	r24, Y+55	; 0x37
     b5e:	0e 94 b9 13 	call	0x2772	; 0x2772 <digitalWrite>
  SPI.endTransaction();
}
     b62:	df 91       	pop	r29
     b64:	cf 91       	pop	r28
     b66:	1f 91       	pop	r17
     b68:	0f 91       	pop	r16
     b6a:	ff 90       	pop	r15
  SPI.transfer(0x05);
  SPI.transfer(address);
  SPI.transfer(mask);
  SPI.transfer(value);
  digitalWrite(_csPin, HIGH);
  SPI.endTransaction();
     b6c:	0c 94 fb 04 	jmp	0x9f6	; 0x9f6 <_ZN8SPIClass14endTransactionEv>

00000b70 <_ZN12MCP2515Class11parsePacketEv>:

  return (readRegister(REG_TXBnCTRL(n)) & 0x70) ? 0 : 1;
}

int MCP2515Class::parsePacket()
{
     b70:	9f 92       	push	r9
     b72:	af 92       	push	r10
     b74:	bf 92       	push	r11
     b76:	cf 92       	push	r12
     b78:	df 92       	push	r13
     b7a:	ef 92       	push	r14
     b7c:	ff 92       	push	r15
     b7e:	0f 93       	push	r16
     b80:	1f 93       	push	r17
     b82:	cf 93       	push	r28
     b84:	df 93       	push	r29
     b86:	ec 01       	movw	r28, r24
  int n;

  uint8_t intf = readRegister(REG_CANINTF);
     b88:	6c e2       	ldi	r22, 0x2C	; 44
     b8a:	0e 94 46 05 	call	0xa8c	; 0xa8c <_ZN12MCP2515Class12readRegisterEh>

  if (intf & FLAG_RXnIF(0)) {
     b8e:	80 fd       	sbrc	r24, 0
     b90:	10 c0       	rjmp	.+32     	; 0xbb2 <_ZN12MCP2515Class11parsePacketEv+0x42>
    n = 0;
  } else if (intf & FLAG_RXnIF(1)) {
     b92:	81 fd       	sbrc	r24, 1
     b94:	10 c0       	rjmp	.+32     	; 0xbb6 <_ZN12MCP2515Class11parsePacketEv+0x46>
    n = 1;
  } else {
    _rxId = -1;
     b96:	8f ef       	ldi	r24, 0xFF	; 255
     b98:	9f ef       	ldi	r25, 0xFF	; 255
     b9a:	dc 01       	movw	r26, r24
     b9c:	89 a3       	std	Y+33, r24	; 0x21
     b9e:	9a a3       	std	Y+34, r25	; 0x22
     ba0:	ab a3       	std	Y+35, r26	; 0x23
     ba2:	bc a3       	std	Y+36, r27	; 0x24
    _rxExtended = false;
     ba4:	1d a2       	std	Y+37, r1	; 0x25
    _rxRtr = false;
     ba6:	1e a2       	std	Y+38, r1	; 0x26
    _rxLength = 0;
     ba8:	1a a6       	std	Y+42, r1	; 0x2a
     baa:	19 a6       	std	Y+41, r1	; 0x29
    return 0;
     bac:	80 e0       	ldi	r24, 0x00	; 0
     bae:	90 e0       	ldi	r25, 0x00	; 0
     bb0:	a0 c0       	rjmp	.+320    	; 0xcf2 <_ZN12MCP2515Class11parsePacketEv+0x182>
  int n;

  uint8_t intf = readRegister(REG_CANINTF);

  if (intf & FLAG_RXnIF(0)) {
    n = 0;
     bb2:	00 e0       	ldi	r16, 0x00	; 0
     bb4:	01 c0       	rjmp	.+2      	; 0xbb8 <_ZN12MCP2515Class11parsePacketEv+0x48>
  } else if (intf & FLAG_RXnIF(1)) {
    n = 1;
     bb6:	01 e0       	ldi	r16, 0x01	; 1
    _rxRtr = false;
    _rxLength = 0;
    return 0;
  }

  _rxExtended = (readRegister(REG_RXBnSIDL(n)) & FLAG_IDE) ? true : false;
     bb8:	10 2f       	mov	r17, r16
     bba:	12 95       	swap	r17
     bbc:	10 7f       	andi	r17, 0xF0	; 240
     bbe:	42 e6       	ldi	r20, 0x62	; 98
     bc0:	a4 2e       	mov	r10, r20
     bc2:	a1 0e       	add	r10, r17
     bc4:	6a 2d       	mov	r22, r10
     bc6:	ce 01       	movw	r24, r28
     bc8:	0e 94 46 05 	call	0xa8c	; 0xa8c <_ZN12MCP2515Class12readRegisterEh>
     bcc:	83 fb       	bst	r24, 3
     bce:	88 27       	eor	r24, r24
     bd0:	80 f9       	bld	r24, 0
     bd2:	8d a3       	std	Y+37, r24	; 0x25

  uint32_t idA = ((readRegister(REG_RXBnSIDH(n)) << 3) & 0x07f8) | ((readRegister(REG_RXBnSIDL(n)) >> 5) & 0x07);
     bd4:	61 e6       	ldi	r22, 0x61	; 97
     bd6:	61 0f       	add	r22, r17
     bd8:	ce 01       	movw	r24, r28
     bda:	0e 94 46 05 	call	0xa8c	; 0xa8c <_ZN12MCP2515Class12readRegisterEh>
     bde:	c8 2e       	mov	r12, r24
     be0:	6a 2d       	mov	r22, r10
     be2:	ce 01       	movw	r24, r28
     be4:	0e 94 46 05 	call	0xa8c	; 0xa8c <_ZN12MCP2515Class12readRegisterEh>
     be8:	98 e0       	ldi	r25, 0x08	; 8
     bea:	c9 9e       	mul	r12, r25
     bec:	60 01       	movw	r12, r0
     bee:	11 24       	eor	r1, r1
     bf0:	82 95       	swap	r24
     bf2:	86 95       	lsr	r24
     bf4:	87 70       	andi	r24, 0x07	; 7
     bf6:	c8 2a       	or	r12, r24
  if (_rxExtended) {
     bf8:	8d a1       	ldd	r24, Y+37	; 0x25
     bfa:	0d 2c       	mov	r0, r13
     bfc:	00 0c       	add	r0, r0
     bfe:	ee 08       	sbc	r14, r14
     c00:	ff 08       	sbc	r15, r15
     c02:	55 e6       	ldi	r21, 0x65	; 101
     c04:	b5 2e       	mov	r11, r21
     c06:	b1 0e       	add	r11, r17
     c08:	88 23       	and	r24, r24
     c0a:	89 f1       	breq	.+98     	; 0xc6e <_ZN12MCP2515Class11parsePacketEv+0xfe>
    uint32_t idB = (((uint32_t)(readRegister(REG_RXBnSIDL(n)) & 0x03) << 16) & 0x30000) | ((readRegister(REG_RXBnEID8(n)) << 8) & 0xff00) | readRegister(REG_RXBnEID0(n));
     c0c:	6a 2d       	mov	r22, r10
     c0e:	ce 01       	movw	r24, r28
     c10:	0e 94 46 05 	call	0xa8c	; 0xa8c <_ZN12MCP2515Class12readRegisterEh>
     c14:	98 2e       	mov	r9, r24
     c16:	63 e6       	ldi	r22, 0x63	; 99
     c18:	61 0f       	add	r22, r17
     c1a:	ce 01       	movw	r24, r28
     c1c:	0e 94 46 05 	call	0xa8c	; 0xa8c <_ZN12MCP2515Class12readRegisterEh>
     c20:	a8 2e       	mov	r10, r24
     c22:	64 e6       	ldi	r22, 0x64	; 100
     c24:	61 0f       	add	r22, r17
     c26:	ce 01       	movw	r24, r28
     c28:	0e 94 46 05 	call	0xa8c	; 0xa8c <_ZN12MCP2515Class12readRegisterEh>

    _rxId = (idA << 18) | idB;
     c2c:	99 2d       	mov	r25, r9
     c2e:	93 70       	andi	r25, 0x03	; 3
     c30:	22 e1       	ldi	r18, 0x12	; 18
     c32:	cc 0c       	add	r12, r12
     c34:	dd 1c       	adc	r13, r13
     c36:	ee 1c       	adc	r14, r14
     c38:	ff 1c       	adc	r15, r15
     c3a:	2a 95       	dec	r18
     c3c:	d1 f7       	brne	.-12     	; 0xc32 <_ZN12MCP2515Class11parsePacketEv+0xc2>
     c3e:	c8 2a       	or	r12, r24
     c40:	e9 2a       	or	r14, r25
     c42:	8a 2d       	mov	r24, r10
     c44:	90 e0       	ldi	r25, 0x00	; 0
     c46:	98 2f       	mov	r25, r24
     c48:	88 27       	eor	r24, r24
     c4a:	a0 e0       	ldi	r26, 0x00	; 0
     c4c:	b0 e0       	ldi	r27, 0x00	; 0
     c4e:	c8 2a       	or	r12, r24
     c50:	d9 2a       	or	r13, r25
     c52:	ea 2a       	or	r14, r26
     c54:	fb 2a       	or	r15, r27
     c56:	c9 a2       	std	Y+33, r12	; 0x21
     c58:	da a2       	std	Y+34, r13	; 0x22
     c5a:	eb a2       	std	Y+35, r14	; 0x23
     c5c:	fc a2       	std	Y+36, r15	; 0x24
    _rxRtr = (readRegister(REG_RXBnDLC(n)) & FLAG_RTR) ? true : false;
     c5e:	6b 2d       	mov	r22, r11
     c60:	ce 01       	movw	r24, r28
     c62:	0e 94 46 05 	call	0xa8c	; 0xa8c <_ZN12MCP2515Class12readRegisterEh>
     c66:	86 fb       	bst	r24, 6
     c68:	88 27       	eor	r24, r24
     c6a:	80 f9       	bld	r24, 0
     c6c:	0a c0       	rjmp	.+20     	; 0xc82 <_ZN12MCP2515Class11parsePacketEv+0x112>
  } else {
    _rxId = idA;
     c6e:	c9 a2       	std	Y+33, r12	; 0x21
     c70:	da a2       	std	Y+34, r13	; 0x22
     c72:	eb a2       	std	Y+35, r14	; 0x23
     c74:	fc a2       	std	Y+36, r15	; 0x24
    _rxRtr = (readRegister(REG_RXBnSIDL(n)) & FLAG_SRR) ? true : false;
     c76:	6a 2d       	mov	r22, r10
     c78:	ce 01       	movw	r24, r28
     c7a:	0e 94 46 05 	call	0xa8c	; 0xa8c <_ZN12MCP2515Class12readRegisterEh>
     c7e:	82 95       	swap	r24
     c80:	81 70       	andi	r24, 0x01	; 1
     c82:	8e a3       	std	Y+38, r24	; 0x26
  }
  _rxDlc = readRegister(REG_RXBnDLC(n)) & 0x0f;
     c84:	6b 2d       	mov	r22, r11
     c86:	ce 01       	movw	r24, r28
     c88:	0e 94 46 05 	call	0xa8c	; 0xa8c <_ZN12MCP2515Class12readRegisterEh>
     c8c:	8f 70       	andi	r24, 0x0F	; 15
     c8e:	90 e0       	ldi	r25, 0x00	; 0
     c90:	98 a7       	std	Y+40, r25	; 0x28
     c92:	8f a3       	std	Y+39, r24	; 0x27
  _rxIndex = 0;
     c94:	1c a6       	std	Y+44, r1	; 0x2c
     c96:	1b a6       	std	Y+43, r1	; 0x2b

  if (_rxRtr) {
     c98:	2e a1       	ldd	r18, Y+38	; 0x26
     c9a:	22 23       	and	r18, r18
     c9c:	19 f0       	breq	.+6      	; 0xca4 <_ZN12MCP2515Class11parsePacketEv+0x134>
    _rxLength = 0;
     c9e:	1a a6       	std	Y+42, r1	; 0x2a
     ca0:	19 a6       	std	Y+41, r1	; 0x29
     ca2:	1a c0       	rjmp	.+52     	; 0xcd8 <_ZN12MCP2515Class11parsePacketEv+0x168>
  } else {
    _rxLength = _rxDlc;
     ca4:	9a a7       	std	Y+42, r25	; 0x2a
     ca6:	89 a7       	std	Y+41, r24	; 0x29
     ca8:	1a 59       	subi	r17, 0x9A	; 154
     caa:	6e 01       	movw	r12, r28
     cac:	ed e2       	ldi	r30, 0x2D	; 45
     cae:	ce 0e       	add	r12, r30
     cb0:	d1 1c       	adc	r13, r1

    for (int i = 0; i < _rxLength; i++) {
     cb2:	e1 2c       	mov	r14, r1
     cb4:	f1 2c       	mov	r15, r1
     cb6:	89 a5       	ldd	r24, Y+41	; 0x29
     cb8:	9a a5       	ldd	r25, Y+42	; 0x2a
     cba:	e8 16       	cp	r14, r24
     cbc:	f9 06       	cpc	r15, r25
     cbe:	64 f4       	brge	.+24     	; 0xcd8 <_ZN12MCP2515Class11parsePacketEv+0x168>
      _rxData[i] = readRegister(REG_RXBnD0(n) + i);
     cc0:	61 2f       	mov	r22, r17
     cc2:	ce 01       	movw	r24, r28
     cc4:	0e 94 46 05 	call	0xa8c	; 0xa8c <_ZN12MCP2515Class12readRegisterEh>
     cc8:	f6 01       	movw	r30, r12
     cca:	81 93       	st	Z+, r24
     ccc:	6f 01       	movw	r12, r30
  if (_rxRtr) {
    _rxLength = 0;
  } else {
    _rxLength = _rxDlc;

    for (int i = 0; i < _rxLength; i++) {
     cce:	ff ef       	ldi	r31, 0xFF	; 255
     cd0:	ef 1a       	sub	r14, r31
     cd2:	ff 0a       	sbc	r15, r31
     cd4:	1f 5f       	subi	r17, 0xFF	; 255
     cd6:	ef cf       	rjmp	.-34     	; 0xcb6 <_ZN12MCP2515Class11parsePacketEv+0x146>
      _rxData[i] = readRegister(REG_RXBnD0(n) + i);
    }
  }

  modifyRegister(REG_CANINTF, FLAG_RXnIF(n), 0x00);
     cd8:	41 e0       	ldi	r20, 0x01	; 1
     cda:	50 e0       	ldi	r21, 0x00	; 0
     cdc:	01 c0       	rjmp	.+2      	; 0xce0 <_ZN12MCP2515Class11parsePacketEv+0x170>
     cde:	44 0f       	add	r20, r20
     ce0:	0a 95       	dec	r16
     ce2:	ea f7       	brpl	.-6      	; 0xcde <_ZN12MCP2515Class11parsePacketEv+0x16e>
     ce4:	20 e0       	ldi	r18, 0x00	; 0
     ce6:	6c e2       	ldi	r22, 0x2C	; 44
     ce8:	ce 01       	movw	r24, r28
     cea:	0e 94 90 05 	call	0xb20	; 0xb20 <_ZN12MCP2515Class14modifyRegisterEhhh>

  return _rxDlc;
     cee:	8f a1       	ldd	r24, Y+39	; 0x27
     cf0:	98 a5       	ldd	r25, Y+40	; 0x28
}
     cf2:	df 91       	pop	r29
     cf4:	cf 91       	pop	r28
     cf6:	1f 91       	pop	r17
     cf8:	0f 91       	pop	r16
     cfa:	ff 90       	pop	r15
     cfc:	ef 90       	pop	r14
     cfe:	df 90       	pop	r13
     d00:	cf 90       	pop	r12
     d02:	bf 90       	pop	r11
     d04:	af 90       	pop	r10
     d06:	9f 90       	pop	r9
     d08:	08 95       	ret

00000d0a <_ZN12MCP2515Class13writeRegisterEhh>:
  digitalWrite(_csPin, HIGH);
  SPI.endTransaction();
}

void MCP2515Class::writeRegister(uint8_t address, uint8_t value)
{
     d0a:	0f 93       	push	r16
     d0c:	1f 93       	push	r17
     d0e:	cf 93       	push	r28
     d10:	df 93       	push	r29
     d12:	ec 01       	movw	r28, r24
     d14:	06 2f       	mov	r16, r22
     d16:	14 2f       	mov	r17, r20
  SPI.beginTransaction(_spiSettings);
     d18:	8d a9       	ldd	r24, Y+53	; 0x35
     d1a:	9e a9       	ldd	r25, Y+54	; 0x36
     d1c:	0e 94 da 04 	call	0x9b4	; 0x9b4 <_ZN8SPIClass16beginTransactionE11SPISettings>
  digitalWrite(_csPin, LOW);
     d20:	60 e0       	ldi	r22, 0x00	; 0
     d22:	8f a9       	ldd	r24, Y+55	; 0x37
     d24:	0e 94 b9 13 	call	0x2772	; 0x2772 <digitalWrite>
  SPI.transfer(0x02);
     d28:	82 e0       	ldi	r24, 0x02	; 2
     d2a:	0e 94 f4 04 	call	0x9e8	; 0x9e8 <_ZN8SPIClass8transferEh>
  SPI.transfer(address);
     d2e:	80 2f       	mov	r24, r16
     d30:	0e 94 f4 04 	call	0x9e8	; 0x9e8 <_ZN8SPIClass8transferEh>
  SPI.transfer(value);
     d34:	81 2f       	mov	r24, r17
     d36:	0e 94 f4 04 	call	0x9e8	; 0x9e8 <_ZN8SPIClass8transferEh>
  digitalWrite(_csPin, HIGH);
     d3a:	61 e0       	ldi	r22, 0x01	; 1
     d3c:	8f a9       	ldd	r24, Y+55	; 0x37
     d3e:	0e 94 b9 13 	call	0x2772	; 0x2772 <digitalWrite>
  SPI.endTransaction();
}
     d42:	df 91       	pop	r29
     d44:	cf 91       	pop	r28
     d46:	1f 91       	pop	r17
     d48:	0f 91       	pop	r16
  digitalWrite(_csPin, LOW);
  SPI.transfer(0x02);
  SPI.transfer(address);
  SPI.transfer(value);
  digitalWrite(_csPin, HIGH);
  SPI.endTransaction();
     d4a:	0c 94 fb 04 	jmp	0x9f6	; 0x9f6 <_ZN8SPIClass14endTransactionEv>

00000d4e <_ZN12MCP2515Class6filterEii>:
#endif
  }
}

int MCP2515Class::filter(int id, int mask)
{
     d4e:	cf 92       	push	r12
     d50:	df 92       	push	r13
     d52:	ef 92       	push	r14
     d54:	ff 92       	push	r15
     d56:	0f 93       	push	r16
     d58:	1f 93       	push	r17
     d5a:	cf 93       	push	r28
     d5c:	df 93       	push	r29
     d5e:	ec 01       	movw	r28, r24
     d60:	7b 01       	movw	r14, r22
     d62:	8a 01       	movw	r16, r20
  id &= 0x7ff;
  mask &= 0x7ff;

  // config mode
  writeRegister(REG_CANCTRL, 0x80);
     d64:	40 e8       	ldi	r20, 0x80	; 128
     d66:	6f e0       	ldi	r22, 0x0F	; 15
     d68:	0e 94 85 06 	call	0xd0a	; 0xd0a <_ZN12MCP2515Class13writeRegisterEhh>
  if (readRegister(REG_CANCTRL) != 0x80) {
     d6c:	6f e0       	ldi	r22, 0x0F	; 15
     d6e:	ce 01       	movw	r24, r28
     d70:	0e 94 46 05 	call	0xa8c	; 0xa8c <_ZN12MCP2515Class12readRegisterEh>
     d74:	80 38       	cpi	r24, 0x80	; 128
     d76:	09 f0       	breq	.+2      	; 0xd7a <_ZN12MCP2515Class6filterEii+0x2c>
     d78:	7d c0       	rjmp	.+250    	; 0xe74 <_ZN12MCP2515Class6filterEii+0x126>
  }
}

int MCP2515Class::filter(int id, int mask)
{
  id &= 0x7ff;
     d7a:	87 e0       	ldi	r24, 0x07	; 7
     d7c:	f8 22       	and	r15, r24
  mask &= 0x7ff;
     d7e:	17 70       	andi	r17, 0x07	; 7
    return 0;
  }

  for (int n = 0; n < 2; n++) {
    // standard only
    writeRegister(REG_RXBnCTRL(n), FLAG_RXM0);
     d80:	40 e2       	ldi	r20, 0x20	; 32
     d82:	60 e6       	ldi	r22, 0x60	; 96
     d84:	ce 01       	movw	r24, r28
     d86:	0e 94 85 06 	call	0xd0a	; 0xd0a <_ZN12MCP2515Class13writeRegisterEhh>
    writeRegister(REG_RXBnCTRL(n), FLAG_RXM0);
     d8a:	40 e2       	ldi	r20, 0x20	; 32
     d8c:	60 e6       	ldi	r22, 0x60	; 96
     d8e:	ce 01       	movw	r24, r28
     d90:	0e 94 85 06 	call	0xd0a	; 0xd0a <_ZN12MCP2515Class13writeRegisterEhh>

    writeRegister(REG_RXMnSIDH(n), mask >> 3);
     d94:	68 01       	movw	r12, r16
     d96:	83 e0       	ldi	r24, 0x03	; 3
     d98:	d5 94       	asr	r13
     d9a:	c7 94       	ror	r12
     d9c:	8a 95       	dec	r24
     d9e:	e1 f7       	brne	.-8      	; 0xd98 <_ZN12MCP2515Class6filterEii+0x4a>
     da0:	4c 2d       	mov	r20, r12
     da2:	60 e2       	ldi	r22, 0x20	; 32
     da4:	ce 01       	movw	r24, r28
     da6:	0e 94 85 06 	call	0xd0a	; 0xd0a <_ZN12MCP2515Class13writeRegisterEhh>
    writeRegister(REG_RXMnSIDL(n), mask << 5);
     daa:	02 95       	swap	r16
     dac:	00 0f       	add	r16, r16
     dae:	00 7e       	andi	r16, 0xE0	; 224
     db0:	40 2f       	mov	r20, r16
     db2:	61 e2       	ldi	r22, 0x21	; 33
     db4:	ce 01       	movw	r24, r28
     db6:	0e 94 85 06 	call	0xd0a	; 0xd0a <_ZN12MCP2515Class13writeRegisterEhh>
    writeRegister(REG_RXMnEID8(n), 0);
     dba:	40 e0       	ldi	r20, 0x00	; 0
     dbc:	62 e2       	ldi	r22, 0x22	; 34
     dbe:	ce 01       	movw	r24, r28
     dc0:	0e 94 85 06 	call	0xd0a	; 0xd0a <_ZN12MCP2515Class13writeRegisterEhh>
    writeRegister(REG_RXMnEID0(n), 0);
     dc4:	40 e0       	ldi	r20, 0x00	; 0
     dc6:	63 e2       	ldi	r22, 0x23	; 35
     dc8:	ce 01       	movw	r24, r28
     dca:	0e 94 85 06 	call	0xd0a	; 0xd0a <_ZN12MCP2515Class13writeRegisterEhh>
    return 0;
  }

  for (int n = 0; n < 2; n++) {
    // standard only
    writeRegister(REG_RXBnCTRL(n), FLAG_RXM0);
     dce:	40 e2       	ldi	r20, 0x20	; 32
     dd0:	60 e7       	ldi	r22, 0x70	; 112
     dd2:	ce 01       	movw	r24, r28
     dd4:	0e 94 85 06 	call	0xd0a	; 0xd0a <_ZN12MCP2515Class13writeRegisterEhh>
    writeRegister(REG_RXBnCTRL(n), FLAG_RXM0);
     dd8:	40 e2       	ldi	r20, 0x20	; 32
     dda:	60 e7       	ldi	r22, 0x70	; 112
     ddc:	ce 01       	movw	r24, r28
     dde:	0e 94 85 06 	call	0xd0a	; 0xd0a <_ZN12MCP2515Class13writeRegisterEhh>

    writeRegister(REG_RXMnSIDH(n), mask >> 3);
     de2:	4c 2d       	mov	r20, r12
     de4:	64 e2       	ldi	r22, 0x24	; 36
     de6:	ce 01       	movw	r24, r28
     de8:	0e 94 85 06 	call	0xd0a	; 0xd0a <_ZN12MCP2515Class13writeRegisterEhh>
    writeRegister(REG_RXMnSIDL(n), mask << 5);
     dec:	40 2f       	mov	r20, r16
     dee:	65 e2       	ldi	r22, 0x25	; 37
     df0:	ce 01       	movw	r24, r28
     df2:	0e 94 85 06 	call	0xd0a	; 0xd0a <_ZN12MCP2515Class13writeRegisterEhh>
    writeRegister(REG_RXMnEID8(n), 0);
     df6:	40 e0       	ldi	r20, 0x00	; 0
     df8:	66 e2       	ldi	r22, 0x26	; 38
     dfa:	ce 01       	movw	r24, r28
     dfc:	0e 94 85 06 	call	0xd0a	; 0xd0a <_ZN12MCP2515Class13writeRegisterEhh>
    writeRegister(REG_RXMnEID0(n), 0);
     e00:	40 e0       	ldi	r20, 0x00	; 0
     e02:	67 e2       	ldi	r22, 0x27	; 39
     e04:	ce 01       	movw	r24, r28
     e06:	0e 94 85 06 	call	0xd0a	; 0xd0a <_ZN12MCP2515Class13writeRegisterEhh>
  }

  for (int n = 0; n < 6; n++) {
    writeRegister(REG_RXFnSIDH(n), id >> 3);
     e0a:	a7 01       	movw	r20, r14
     e0c:	93 e0       	ldi	r25, 0x03	; 3
     e0e:	55 95       	asr	r21
     e10:	47 95       	ror	r20
     e12:	9a 95       	dec	r25
     e14:	e1 f7       	brne	.-8      	; 0xe0e <_ZN12MCP2515Class6filterEii+0xc0>
     e16:	04 2f       	mov	r16, r20
    writeRegister(REG_RXFnSIDL(n), id << 5);
     e18:	e2 94       	swap	r14
     e1a:	ee 0c       	add	r14, r14
     e1c:	20 ee       	ldi	r18, 0xE0	; 224
     e1e:	e2 22       	and	r14, r18
     e20:	10 e0       	ldi	r17, 0x00	; 0
    writeRegister(REG_RXMnEID8(n), 0);
    writeRegister(REG_RXMnEID0(n), 0);
  }

  for (int n = 0; n < 6; n++) {
    writeRegister(REG_RXFnSIDH(n), id >> 3);
     e22:	40 2f       	mov	r20, r16
     e24:	61 2f       	mov	r22, r17
     e26:	ce 01       	movw	r24, r28
     e28:	0e 94 85 06 	call	0xd0a	; 0xd0a <_ZN12MCP2515Class13writeRegisterEhh>
    writeRegister(REG_RXFnSIDL(n), id << 5);
     e2c:	61 e0       	ldi	r22, 0x01	; 1
     e2e:	61 0f       	add	r22, r17
     e30:	4e 2d       	mov	r20, r14
     e32:	ce 01       	movw	r24, r28
     e34:	0e 94 85 06 	call	0xd0a	; 0xd0a <_ZN12MCP2515Class13writeRegisterEhh>
    writeRegister(REG_RXFnEID8(n), 0);
     e38:	62 e0       	ldi	r22, 0x02	; 2
     e3a:	61 0f       	add	r22, r17
     e3c:	40 e0       	ldi	r20, 0x00	; 0
     e3e:	ce 01       	movw	r24, r28
     e40:	0e 94 85 06 	call	0xd0a	; 0xd0a <_ZN12MCP2515Class13writeRegisterEhh>
    writeRegister(REG_RXFnEID0(n), 0);
     e44:	63 e0       	ldi	r22, 0x03	; 3
     e46:	61 0f       	add	r22, r17
     e48:	40 e0       	ldi	r20, 0x00	; 0
     e4a:	ce 01       	movw	r24, r28
     e4c:	0e 94 85 06 	call	0xd0a	; 0xd0a <_ZN12MCP2515Class13writeRegisterEhh>
     e50:	1c 5f       	subi	r17, 0xFC	; 252
    writeRegister(REG_RXMnSIDL(n), mask << 5);
    writeRegister(REG_RXMnEID8(n), 0);
    writeRegister(REG_RXMnEID0(n), 0);
  }

  for (int n = 0; n < 6; n++) {
     e52:	18 31       	cpi	r17, 0x18	; 24
     e54:	31 f7       	brne	.-52     	; 0xe22 <_ZN12MCP2515Class6filterEii+0xd4>
    writeRegister(REG_RXFnEID8(n), 0);
    writeRegister(REG_RXFnEID0(n), 0);
  }

  // normal mode
  writeRegister(REG_CANCTRL, 0x00);
     e56:	40 e0       	ldi	r20, 0x00	; 0
     e58:	6f e0       	ldi	r22, 0x0F	; 15
     e5a:	ce 01       	movw	r24, r28
     e5c:	0e 94 85 06 	call	0xd0a	; 0xd0a <_ZN12MCP2515Class13writeRegisterEhh>
  if (readRegister(REG_CANCTRL) != 0x00) {
     e60:	6f e0       	ldi	r22, 0x0F	; 15
     e62:	ce 01       	movw	r24, r28
     e64:	0e 94 46 05 	call	0xa8c	; 0xa8c <_ZN12MCP2515Class12readRegisterEh>
  mask &= 0x7ff;

  // config mode
  writeRegister(REG_CANCTRL, 0x80);
  if (readRegister(REG_CANCTRL) != 0x80) {
    return 0;
     e68:	21 e0       	ldi	r18, 0x01	; 1
     e6a:	90 e0       	ldi	r25, 0x00	; 0
     e6c:	81 11       	cpse	r24, r1
     e6e:	20 e0       	ldi	r18, 0x00	; 0
     e70:	82 2f       	mov	r24, r18
     e72:	02 c0       	rjmp	.+4      	; 0xe78 <_ZN12MCP2515Class6filterEii+0x12a>
     e74:	80 e0       	ldi	r24, 0x00	; 0
     e76:	90 e0       	ldi	r25, 0x00	; 0
  if (readRegister(REG_CANCTRL) != 0x00) {
    return 0;
  }

  return 1;
}
     e78:	df 91       	pop	r29
     e7a:	cf 91       	pop	r28
     e7c:	1f 91       	pop	r17
     e7e:	0f 91       	pop	r16
     e80:	ff 90       	pop	r15
     e82:	ef 90       	pop	r14
     e84:	df 90       	pop	r13
     e86:	cf 90       	pop	r12
     e88:	08 95       	ret

00000e8a <_ZN12MCP2515Class14filterExtendedEll>:

int MCP2515Class::filterExtended(long id, long mask)
{
     e8a:	4f 92       	push	r4
     e8c:	5f 92       	push	r5
     e8e:	6f 92       	push	r6
     e90:	7f 92       	push	r7
     e92:	8f 92       	push	r8
     e94:	9f 92       	push	r9
     e96:	af 92       	push	r10
     e98:	bf 92       	push	r11
     e9a:	cf 92       	push	r12
     e9c:	df 92       	push	r13
     e9e:	ef 92       	push	r14
     ea0:	ff 92       	push	r15
     ea2:	0f 93       	push	r16
     ea4:	1f 93       	push	r17
     ea6:	cf 93       	push	r28
     ea8:	df 93       	push	r29
     eaa:	00 d0       	rcall	.+0      	; 0xeac <_ZN12MCP2515Class14filterExtendedEll+0x22>
     eac:	00 d0       	rcall	.+0      	; 0xeae <_ZN12MCP2515Class14filterExtendedEll+0x24>
     eae:	00 d0       	rcall	.+0      	; 0xeb0 <_ZN12MCP2515Class14filterExtendedEll+0x26>
     eb0:	cd b7       	in	r28, 0x3d	; 61
     eb2:	de b7       	in	r29, 0x3e	; 62
     eb4:	9e 83       	std	Y+6, r25	; 0x06
     eb6:	8d 83       	std	Y+5, r24	; 0x05
     eb8:	4a 01       	movw	r8, r20
     eba:	5b 01       	movw	r10, r22
     ebc:	68 01       	movw	r12, r16
     ebe:	79 01       	movw	r14, r18
  id &= 0x1FFFFFFF;
  mask &= 0x1FFFFFFF;

  // config mode
  writeRegister(REG_CANCTRL, 0x80);
     ec0:	40 e8       	ldi	r20, 0x80	; 128
     ec2:	6f e0       	ldi	r22, 0x0F	; 15
     ec4:	0e 94 85 06 	call	0xd0a	; 0xd0a <_ZN12MCP2515Class13writeRegisterEhh>
  if (readRegister(REG_CANCTRL) != 0x80) {
     ec8:	6f e0       	ldi	r22, 0x0F	; 15
     eca:	8d 81       	ldd	r24, Y+5	; 0x05
     ecc:	9e 81       	ldd	r25, Y+6	; 0x06
     ece:	0e 94 46 05 	call	0xa8c	; 0xa8c <_ZN12MCP2515Class12readRegisterEh>
     ed2:	80 38       	cpi	r24, 0x80	; 128
     ed4:	09 f0       	breq	.+2      	; 0xed8 <_ZN12MCP2515Class14filterExtendedEll+0x4e>
     ed6:	be c0       	rjmp	.+380    	; 0x1054 <_ZN12MCP2515Class14filterExtendedEll+0x1ca>
}

int MCP2515Class::filterExtended(long id, long mask)
{
  id &= 0x1FFFFFFF;
  mask &= 0x1FFFFFFF;
     ed8:	8f e1       	ldi	r24, 0x1F	; 31
     eda:	f8 22       	and	r15, r24
  for (int n = 0; n < 2; n++) {
    // extended only
    writeRegister(REG_RXBnCTRL(n), FLAG_RXM1);
    writeRegister(REG_RXBnCTRL(n), FLAG_RXM1);

    writeRegister(REG_RXMnSIDH(n), mask >> 21);
     edc:	d7 01       	movw	r26, r14
     ede:	c6 01       	movw	r24, r12
     ee0:	25 e1       	ldi	r18, 0x15	; 21
     ee2:	b5 95       	asr	r27
     ee4:	a7 95       	ror	r26
     ee6:	97 95       	ror	r25
     ee8:	87 95       	ror	r24
     eea:	2a 95       	dec	r18
     eec:	d1 f7       	brne	.-12     	; 0xee2 <_ZN12MCP2515Class14filterExtendedEll+0x58>
     eee:	89 83       	std	Y+1, r24	; 0x01
     ef0:	9a 83       	std	Y+2, r25	; 0x02
     ef2:	ab 83       	std	Y+3, r26	; 0x03
     ef4:	bc 83       	std	Y+4, r27	; 0x04
    writeRegister(REG_RXMnSIDL(n), (((mask >> 18) & 0x03) << 5) | FLAG_EXIDE | ((mask >> 16) & 0x03));
     ef6:	d7 01       	movw	r26, r14
     ef8:	c6 01       	movw	r24, r12
     efa:	3d e0       	ldi	r19, 0x0D	; 13
     efc:	b6 95       	lsr	r27
     efe:	a7 95       	ror	r26
     f00:	97 95       	ror	r25
     f02:	87 95       	ror	r24
     f04:	3a 95       	dec	r19
     f06:	d1 f7       	brne	.-12     	; 0xefc <_ZN12MCP2515Class14filterExtendedEll+0x72>
     f08:	80 76       	andi	r24, 0x60	; 96
     f0a:	99 27       	eor	r25, r25
     f0c:	aa 27       	eor	r26, r26
     f0e:	bb 27       	eor	r27, r27
     f10:	1e 2d       	mov	r17, r14
     f12:	13 70       	andi	r17, 0x03	; 3
     f14:	18 60       	ori	r17, 0x08	; 8
     f16:	18 2b       	or	r17, r24
    writeRegister(REG_RXMnEID8(n), (mask >> 8) & 0xff);
     f18:	4d 2c       	mov	r4, r13
     f1a:	5e 2c       	mov	r5, r14
     f1c:	6f 2c       	mov	r6, r15
     f1e:	77 24       	eor	r7, r7
     f20:	67 fc       	sbrc	r6, 7
     f22:	7a 94       	dec	r7
    return 0;
  }

  for (int n = 0; n < 2; n++) {
    // extended only
    writeRegister(REG_RXBnCTRL(n), FLAG_RXM1);
     f24:	40 e4       	ldi	r20, 0x40	; 64
     f26:	60 e6       	ldi	r22, 0x60	; 96
     f28:	8d 81       	ldd	r24, Y+5	; 0x05
     f2a:	9e 81       	ldd	r25, Y+6	; 0x06
     f2c:	0e 94 85 06 	call	0xd0a	; 0xd0a <_ZN12MCP2515Class13writeRegisterEhh>
    writeRegister(REG_RXBnCTRL(n), FLAG_RXM1);
     f30:	40 e4       	ldi	r20, 0x40	; 64
     f32:	60 e6       	ldi	r22, 0x60	; 96
     f34:	8d 81       	ldd	r24, Y+5	; 0x05
     f36:	9e 81       	ldd	r25, Y+6	; 0x06
     f38:	0e 94 85 06 	call	0xd0a	; 0xd0a <_ZN12MCP2515Class13writeRegisterEhh>

    writeRegister(REG_RXMnSIDH(n), mask >> 21);
     f3c:	49 81       	ldd	r20, Y+1	; 0x01
     f3e:	60 e2       	ldi	r22, 0x20	; 32
     f40:	8d 81       	ldd	r24, Y+5	; 0x05
     f42:	9e 81       	ldd	r25, Y+6	; 0x06
     f44:	0e 94 85 06 	call	0xd0a	; 0xd0a <_ZN12MCP2515Class13writeRegisterEhh>
    writeRegister(REG_RXMnSIDL(n), (((mask >> 18) & 0x03) << 5) | FLAG_EXIDE | ((mask >> 16) & 0x03));
     f48:	41 2f       	mov	r20, r17
     f4a:	61 e2       	ldi	r22, 0x21	; 33
     f4c:	8d 81       	ldd	r24, Y+5	; 0x05
     f4e:	9e 81       	ldd	r25, Y+6	; 0x06
     f50:	0e 94 85 06 	call	0xd0a	; 0xd0a <_ZN12MCP2515Class13writeRegisterEhh>
    writeRegister(REG_RXMnEID8(n), (mask >> 8) & 0xff);
     f54:	44 2d       	mov	r20, r4
     f56:	62 e2       	ldi	r22, 0x22	; 34
     f58:	8d 81       	ldd	r24, Y+5	; 0x05
     f5a:	9e 81       	ldd	r25, Y+6	; 0x06
     f5c:	0e 94 85 06 	call	0xd0a	; 0xd0a <_ZN12MCP2515Class13writeRegisterEhh>
    writeRegister(REG_RXMnEID0(n), mask & 0xff);
     f60:	4c 2d       	mov	r20, r12
     f62:	63 e2       	ldi	r22, 0x23	; 35
     f64:	8d 81       	ldd	r24, Y+5	; 0x05
     f66:	9e 81       	ldd	r25, Y+6	; 0x06
     f68:	0e 94 85 06 	call	0xd0a	; 0xd0a <_ZN12MCP2515Class13writeRegisterEhh>
    return 0;
  }

  for (int n = 0; n < 2; n++) {
    // extended only
    writeRegister(REG_RXBnCTRL(n), FLAG_RXM1);
     f6c:	40 e4       	ldi	r20, 0x40	; 64
     f6e:	60 e7       	ldi	r22, 0x70	; 112
     f70:	8d 81       	ldd	r24, Y+5	; 0x05
     f72:	9e 81       	ldd	r25, Y+6	; 0x06
     f74:	0e 94 85 06 	call	0xd0a	; 0xd0a <_ZN12MCP2515Class13writeRegisterEhh>
    writeRegister(REG_RXBnCTRL(n), FLAG_RXM1);
     f78:	40 e4       	ldi	r20, 0x40	; 64
     f7a:	60 e7       	ldi	r22, 0x70	; 112
     f7c:	8d 81       	ldd	r24, Y+5	; 0x05
     f7e:	9e 81       	ldd	r25, Y+6	; 0x06
     f80:	0e 94 85 06 	call	0xd0a	; 0xd0a <_ZN12MCP2515Class13writeRegisterEhh>

    writeRegister(REG_RXMnSIDH(n), mask >> 21);
     f84:	49 81       	ldd	r20, Y+1	; 0x01
     f86:	64 e2       	ldi	r22, 0x24	; 36
     f88:	8d 81       	ldd	r24, Y+5	; 0x05
     f8a:	9e 81       	ldd	r25, Y+6	; 0x06
     f8c:	0e 94 85 06 	call	0xd0a	; 0xd0a <_ZN12MCP2515Class13writeRegisterEhh>
    writeRegister(REG_RXMnSIDL(n), (((mask >> 18) & 0x03) << 5) | FLAG_EXIDE | ((mask >> 16) & 0x03));
     f90:	41 2f       	mov	r20, r17
     f92:	65 e2       	ldi	r22, 0x25	; 37
     f94:	8d 81       	ldd	r24, Y+5	; 0x05
     f96:	9e 81       	ldd	r25, Y+6	; 0x06
     f98:	0e 94 85 06 	call	0xd0a	; 0xd0a <_ZN12MCP2515Class13writeRegisterEhh>
    writeRegister(REG_RXMnEID8(n), (mask >> 8) & 0xff);
     f9c:	44 2d       	mov	r20, r4
     f9e:	66 e2       	ldi	r22, 0x26	; 38
     fa0:	8d 81       	ldd	r24, Y+5	; 0x05
     fa2:	9e 81       	ldd	r25, Y+6	; 0x06
     fa4:	0e 94 85 06 	call	0xd0a	; 0xd0a <_ZN12MCP2515Class13writeRegisterEhh>
    writeRegister(REG_RXMnEID0(n), mask & 0xff);
     fa8:	4c 2d       	mov	r20, r12
     faa:	67 e2       	ldi	r22, 0x27	; 39
     fac:	8d 81       	ldd	r24, Y+5	; 0x05
     fae:	9e 81       	ldd	r25, Y+6	; 0x06
     fb0:	0e 94 85 06 	call	0xd0a	; 0xd0a <_ZN12MCP2515Class13writeRegisterEhh>
  return 1;
}

int MCP2515Class::filterExtended(long id, long mask)
{
  id &= 0x1FFFFFFF;
     fb4:	9f e1       	ldi	r25, 0x1F	; 31
     fb6:	b9 22       	and	r11, r25
    writeRegister(REG_RXMnEID8(n), (mask >> 8) & 0xff);
    writeRegister(REG_RXMnEID0(n), mask & 0xff);
  }

  for (int n = 0; n < 6; n++) {
    writeRegister(REG_RXFnSIDH(n), id >> 21);
     fb8:	d5 01       	movw	r26, r10
     fba:	c4 01       	movw	r24, r8
     fbc:	55 e1       	ldi	r21, 0x15	; 21
     fbe:	b5 95       	asr	r27
     fc0:	a7 95       	ror	r26
     fc2:	97 95       	ror	r25
     fc4:	87 95       	ror	r24
     fc6:	5a 95       	dec	r21
     fc8:	d1 f7       	brne	.-12     	; 0xfbe <_ZN12MCP2515Class14filterExtendedEll+0x134>
     fca:	e8 2e       	mov	r14, r24
    writeRegister(REG_RXFnSIDL(n), (((id >> 18) & 0x03) << 5) | FLAG_EXIDE | ((id >> 16) & 0x03));
     fcc:	8a 2d       	mov	r24, r10
     fce:	83 70       	andi	r24, 0x03	; 3
     fd0:	28 2f       	mov	r18, r24
     fd2:	28 60       	ori	r18, 0x08	; 8
     fd4:	d5 01       	movw	r26, r10
     fd6:	c4 01       	movw	r24, r8
     fd8:	6d e0       	ldi	r22, 0x0D	; 13
     fda:	b6 95       	lsr	r27
     fdc:	a7 95       	ror	r26
     fde:	97 95       	ror	r25
     fe0:	87 95       	ror	r24
     fe2:	6a 95       	dec	r22
     fe4:	d1 f7       	brne	.-12     	; 0xfda <_ZN12MCP2515Class14filterExtendedEll+0x150>
     fe6:	80 76       	andi	r24, 0x60	; 96
     fe8:	99 27       	eor	r25, r25
     fea:	aa 27       	eor	r26, r26
     fec:	bb 27       	eor	r27, r27
     fee:	f2 2e       	mov	r15, r18
     ff0:	f8 2a       	or	r15, r24
    writeRegister(REG_RXFnEID8(n), (id >> 8) & 0xff);
     ff2:	d9 2c       	mov	r13, r9
     ff4:	10 e0       	ldi	r17, 0x00	; 0
    writeRegister(REG_RXMnEID8(n), (mask >> 8) & 0xff);
    writeRegister(REG_RXMnEID0(n), mask & 0xff);
  }

  for (int n = 0; n < 6; n++) {
    writeRegister(REG_RXFnSIDH(n), id >> 21);
     ff6:	4e 2d       	mov	r20, r14
     ff8:	61 2f       	mov	r22, r17
     ffa:	8d 81       	ldd	r24, Y+5	; 0x05
     ffc:	9e 81       	ldd	r25, Y+6	; 0x06
     ffe:	0e 94 85 06 	call	0xd0a	; 0xd0a <_ZN12MCP2515Class13writeRegisterEhh>
    writeRegister(REG_RXFnSIDL(n), (((id >> 18) & 0x03) << 5) | FLAG_EXIDE | ((id >> 16) & 0x03));
    1002:	61 e0       	ldi	r22, 0x01	; 1
    1004:	61 0f       	add	r22, r17
    1006:	4f 2d       	mov	r20, r15
    1008:	8d 81       	ldd	r24, Y+5	; 0x05
    100a:	9e 81       	ldd	r25, Y+6	; 0x06
    100c:	0e 94 85 06 	call	0xd0a	; 0xd0a <_ZN12MCP2515Class13writeRegisterEhh>
    writeRegister(REG_RXFnEID8(n), (id >> 8) & 0xff);
    1010:	62 e0       	ldi	r22, 0x02	; 2
    1012:	61 0f       	add	r22, r17
    1014:	4d 2d       	mov	r20, r13
    1016:	8d 81       	ldd	r24, Y+5	; 0x05
    1018:	9e 81       	ldd	r25, Y+6	; 0x06
    101a:	0e 94 85 06 	call	0xd0a	; 0xd0a <_ZN12MCP2515Class13writeRegisterEhh>
    writeRegister(REG_RXFnEID0(n), id & 0xff);
    101e:	63 e0       	ldi	r22, 0x03	; 3
    1020:	61 0f       	add	r22, r17
    1022:	48 2d       	mov	r20, r8
    1024:	8d 81       	ldd	r24, Y+5	; 0x05
    1026:	9e 81       	ldd	r25, Y+6	; 0x06
    1028:	0e 94 85 06 	call	0xd0a	; 0xd0a <_ZN12MCP2515Class13writeRegisterEhh>
    102c:	1c 5f       	subi	r17, 0xFC	; 252
    writeRegister(REG_RXMnSIDL(n), (((mask >> 18) & 0x03) << 5) | FLAG_EXIDE | ((mask >> 16) & 0x03));
    writeRegister(REG_RXMnEID8(n), (mask >> 8) & 0xff);
    writeRegister(REG_RXMnEID0(n), mask & 0xff);
  }

  for (int n = 0; n < 6; n++) {
    102e:	18 31       	cpi	r17, 0x18	; 24
    1030:	11 f7       	brne	.-60     	; 0xff6 <_ZN12MCP2515Class14filterExtendedEll+0x16c>
    writeRegister(REG_RXFnEID8(n), (id >> 8) & 0xff);
    writeRegister(REG_RXFnEID0(n), id & 0xff);
  }

  // normal mode
  writeRegister(REG_CANCTRL, 0x00);
    1032:	40 e0       	ldi	r20, 0x00	; 0
    1034:	6f e0       	ldi	r22, 0x0F	; 15
    1036:	8d 81       	ldd	r24, Y+5	; 0x05
    1038:	9e 81       	ldd	r25, Y+6	; 0x06
    103a:	0e 94 85 06 	call	0xd0a	; 0xd0a <_ZN12MCP2515Class13writeRegisterEhh>
  if (readRegister(REG_CANCTRL) != 0x00) {
    103e:	6f e0       	ldi	r22, 0x0F	; 15
    1040:	8d 81       	ldd	r24, Y+5	; 0x05
    1042:	9e 81       	ldd	r25, Y+6	; 0x06
    1044:	0e 94 46 05 	call	0xa8c	; 0xa8c <_ZN12MCP2515Class12readRegisterEh>
  mask &= 0x1FFFFFFF;

  // config mode
  writeRegister(REG_CANCTRL, 0x80);
  if (readRegister(REG_CANCTRL) != 0x80) {
    return 0;
    1048:	21 e0       	ldi	r18, 0x01	; 1
    104a:	90 e0       	ldi	r25, 0x00	; 0
    104c:	81 11       	cpse	r24, r1
    104e:	20 e0       	ldi	r18, 0x00	; 0
    1050:	82 2f       	mov	r24, r18
    1052:	02 c0       	rjmp	.+4      	; 0x1058 <_ZN12MCP2515Class14filterExtendedEll+0x1ce>
    1054:	80 e0       	ldi	r24, 0x00	; 0
    1056:	90 e0       	ldi	r25, 0x00	; 0
  if (readRegister(REG_CANCTRL) != 0x00) {
    return 0;
  }

  return 1;
}
    1058:	26 96       	adiw	r28, 0x06	; 6
    105a:	0f b6       	in	r0, 0x3f	; 63
    105c:	f8 94       	cli
    105e:	de bf       	out	0x3e, r29	; 62
    1060:	0f be       	out	0x3f, r0	; 63
    1062:	cd bf       	out	0x3d, r28	; 61
    1064:	df 91       	pop	r29
    1066:	cf 91       	pop	r28
    1068:	1f 91       	pop	r17
    106a:	0f 91       	pop	r16
    106c:	ff 90       	pop	r15
    106e:	ef 90       	pop	r14
    1070:	df 90       	pop	r13
    1072:	cf 90       	pop	r12
    1074:	bf 90       	pop	r11
    1076:	af 90       	pop	r10
    1078:	9f 90       	pop	r9
    107a:	8f 90       	pop	r8
    107c:	7f 90       	pop	r7
    107e:	6f 90       	pop	r6
    1080:	5f 90       	pop	r5
    1082:	4f 90       	pop	r4
    1084:	08 95       	ret

00001086 <_ZN12MCP2515Class7observeEv>:

int MCP2515Class::observe()
{
    1086:	cf 93       	push	r28
    1088:	df 93       	push	r29
    108a:	ec 01       	movw	r28, r24
  writeRegister(REG_CANCTRL, 0x80);
    108c:	40 e8       	ldi	r20, 0x80	; 128
    108e:	6f e0       	ldi	r22, 0x0F	; 15
    1090:	0e 94 85 06 	call	0xd0a	; 0xd0a <_ZN12MCP2515Class13writeRegisterEhh>
  if (readRegister(REG_CANCTRL) != 0x80) {
    1094:	6f e0       	ldi	r22, 0x0F	; 15
    1096:	ce 01       	movw	r24, r28
    1098:	0e 94 46 05 	call	0xa8c	; 0xa8c <_ZN12MCP2515Class12readRegisterEh>
    109c:	21 e0       	ldi	r18, 0x01	; 1
    109e:	30 e0       	ldi	r19, 0x00	; 0
    10a0:	80 38       	cpi	r24, 0x80	; 128
    10a2:	11 f0       	breq	.+4      	; 0x10a8 <_ZN12MCP2515Class7observeEv+0x22>
    10a4:	20 e0       	ldi	r18, 0x00	; 0
    10a6:	30 e0       	ldi	r19, 0x00	; 0
    return 0;
  }

  return 1;
}
    10a8:	c9 01       	movw	r24, r18
    10aa:	df 91       	pop	r29
    10ac:	cf 91       	pop	r28
    10ae:	08 95       	ret

000010b0 <_ZN12MCP2515Class8loopbackEv>:

int MCP2515Class::loopback()
{
    10b0:	cf 93       	push	r28
    10b2:	df 93       	push	r29
    10b4:	ec 01       	movw	r28, r24
  writeRegister(REG_CANCTRL, 0x40);
    10b6:	40 e4       	ldi	r20, 0x40	; 64
    10b8:	6f e0       	ldi	r22, 0x0F	; 15
    10ba:	0e 94 85 06 	call	0xd0a	; 0xd0a <_ZN12MCP2515Class13writeRegisterEhh>
  if (readRegister(REG_CANCTRL) != 0x40) {
    10be:	6f e0       	ldi	r22, 0x0F	; 15
    10c0:	ce 01       	movw	r24, r28
    10c2:	0e 94 46 05 	call	0xa8c	; 0xa8c <_ZN12MCP2515Class12readRegisterEh>
    10c6:	21 e0       	ldi	r18, 0x01	; 1
    10c8:	30 e0       	ldi	r19, 0x00	; 0
    10ca:	80 34       	cpi	r24, 0x40	; 64
    10cc:	11 f0       	breq	.+4      	; 0x10d2 <_ZN12MCP2515Class8loopbackEv+0x22>
    10ce:	20 e0       	ldi	r18, 0x00	; 0
    10d0:	30 e0       	ldi	r19, 0x00	; 0
    return 0;
  }

  return 1;
}
    10d2:	c9 01       	movw	r24, r18
    10d4:	df 91       	pop	r29
    10d6:	cf 91       	pop	r28
    10d8:	08 95       	ret

000010da <_ZN12MCP2515Class5sleepEv>:

int MCP2515Class::sleep()
{
    10da:	cf 93       	push	r28
    10dc:	df 93       	push	r29
    10de:	ec 01       	movw	r28, r24
  writeRegister(REG_CANCTRL, 0x01);
    10e0:	41 e0       	ldi	r20, 0x01	; 1
    10e2:	6f e0       	ldi	r22, 0x0F	; 15
    10e4:	0e 94 85 06 	call	0xd0a	; 0xd0a <_ZN12MCP2515Class13writeRegisterEhh>
  if (readRegister(REG_CANCTRL) != 0x01) {
    10e8:	6f e0       	ldi	r22, 0x0F	; 15
    10ea:	ce 01       	movw	r24, r28
    10ec:	0e 94 46 05 	call	0xa8c	; 0xa8c <_ZN12MCP2515Class12readRegisterEh>
    10f0:	21 e0       	ldi	r18, 0x01	; 1
    10f2:	30 e0       	ldi	r19, 0x00	; 0
    10f4:	81 30       	cpi	r24, 0x01	; 1
    10f6:	11 f0       	breq	.+4      	; 0x10fc <_ZN12MCP2515Class5sleepEv+0x22>
    10f8:	20 e0       	ldi	r18, 0x00	; 0
    10fa:	30 e0       	ldi	r19, 0x00	; 0
    return 0;
  }

  return 1;
}
    10fc:	c9 01       	movw	r24, r18
    10fe:	df 91       	pop	r29
    1100:	cf 91       	pop	r28
    1102:	08 95       	ret

00001104 <_ZN12MCP2515Class6wakeupEv>:

int MCP2515Class::wakeup()
{
    1104:	cf 93       	push	r28
    1106:	df 93       	push	r29
    1108:	ec 01       	movw	r28, r24
  writeRegister(REG_CANCTRL, 0x00);
    110a:	40 e0       	ldi	r20, 0x00	; 0
    110c:	6f e0       	ldi	r22, 0x0F	; 15
    110e:	0e 94 85 06 	call	0xd0a	; 0xd0a <_ZN12MCP2515Class13writeRegisterEhh>
  if (readRegister(REG_CANCTRL) != 0x00) {
    1112:	6f e0       	ldi	r22, 0x0F	; 15
    1114:	ce 01       	movw	r24, r28
    1116:	0e 94 46 05 	call	0xa8c	; 0xa8c <_ZN12MCP2515Class12readRegisterEh>
    111a:	21 e0       	ldi	r18, 0x01	; 1
    111c:	30 e0       	ldi	r19, 0x00	; 0
    111e:	88 23       	and	r24, r24
    1120:	11 f0       	breq	.+4      	; 0x1126 <_ZN12MCP2515Class6wakeupEv+0x22>
    1122:	20 e0       	ldi	r18, 0x00	; 0
    1124:	30 e0       	ldi	r19, 0x00	; 0
    return 0;
  }

  return 1;
}
    1126:	c9 01       	movw	r24, r18
    1128:	df 91       	pop	r29
    112a:	cf 91       	pop	r28
    112c:	08 95       	ret

0000112e <_ZN12MCP2515Class5beginEl.part.3.constprop.6>:

MCP2515Class::~MCP2515Class()
{
}

int MCP2515Class::begin(long baudRate)
    112e:	8f 92       	push	r8
    1130:	9f 92       	push	r9
    1132:	af 92       	push	r10
    1134:	bf 92       	push	r11
    1136:	cf 92       	push	r12
    1138:	df 92       	push	r13
    113a:	ef 92       	push	r14
    113c:	ff 92       	push	r15
    113e:	0f 93       	push	r16
    1140:	1f 93       	push	r17
    1142:	cf 93       	push	r28
    1144:	df 93       	push	r29
    1146:	cd b7       	in	r28, 0x3d	; 61
    1148:	de b7       	in	r29, 0x3e	; 62
    114a:	c8 50       	subi	r28, 0x08	; 8
    114c:	d1 40       	sbci	r29, 0x01	; 1
    114e:	0f b6       	in	r0, 0x3f	; 63
    1150:	f8 94       	cli
    1152:	de bf       	out	0x3e, r29	; 62
    1154:	0f be       	out	0x3f, r0	; 63
    1156:	cd bf       	out	0x3d, r28	; 61
    { (long)16E6,   (long)50E3, { 0x07, 0xfa, 0x87 } },
    { (long)16E6,   (long)40E3, { 0x07, 0xff, 0x87 } },
    { (long)16E6,   (long)20E3, { 0x0f, 0xff, 0x87 } },
    { (long)16E6,   (long)10E3, { 0x1f, 0xff, 0x87 } },
    { (long)16E6,    (long)5E3, { 0x3f, 0xff, 0x87 } },
  };
    1158:	28 e0       	ldi	r18, 0x08	; 8
    115a:	31 e0       	ldi	r19, 0x01	; 1
    115c:	ea e0       	ldi	r30, 0x0A	; 10
    115e:	f1 e0       	ldi	r31, 0x01	; 1
    1160:	de 01       	movw	r26, r28
    1162:	11 96       	adiw	r26, 0x01	; 1
    1164:	01 90       	ld	r0, Z+
    1166:	0d 92       	st	X+, r0
    1168:	21 50       	subi	r18, 0x01	; 1
    116a:	30 40       	sbci	r19, 0x00	; 0
    116c:	d9 f7       	brne	.-10     	; 0x1164 <_ZN12MCP2515Class5beginEl.part.3.constprop.6+0x36>

  const uint8_t* cnf = NULL;

  for (unsigned int i = 0; i < (sizeof(CNF_MAPPER) / sizeof(CNF_MAPPER[0])); i++) {
    if (CNF_MAPPER[i].clockFrequency == _clockFrequency && CNF_MAPPER[i].baudRate == baudRate) {
    116e:	fc 01       	movw	r30, r24
    1170:	c3 ac       	ldd	r12, Z+59	; 0x3b
    1172:	d4 ac       	ldd	r13, Z+60	; 0x3c
    1174:	e5 ac       	ldd	r14, Z+61	; 0x3d
    1176:	f6 ac       	ldd	r15, Z+62	; 0x3e
    1178:	fe 01       	movw	r30, r28
    117a:	31 96       	adiw	r30, 0x01	; 1
    { (long)16E6,    (long)5E3, { 0x3f, 0xff, 0x87 } },
  };

  const uint8_t* cnf = NULL;

  for (unsigned int i = 0; i < (sizeof(CNF_MAPPER) / sizeof(CNF_MAPPER[0])); i++) {
    117c:	20 e0       	ldi	r18, 0x00	; 0
    117e:	30 e0       	ldi	r19, 0x00	; 0
    if (CNF_MAPPER[i].clockFrequency == _clockFrequency && CNF_MAPPER[i].baudRate == baudRate) {
    1180:	80 80       	ld	r8, Z
    1182:	91 80       	ldd	r9, Z+1	; 0x01
    1184:	a2 80       	ldd	r10, Z+2	; 0x02
    1186:	b3 80       	ldd	r11, Z+3	; 0x03
    1188:	8c 14       	cp	r8, r12
    118a:	9d 04       	cpc	r9, r13
    118c:	ae 04       	cpc	r10, r14
    118e:	bf 04       	cpc	r11, r15
    1190:	09 f0       	breq	.+2      	; 0x1194 <_ZN12MCP2515Class5beginEl.part.3.constprop.6+0x66>
    1192:	54 c0       	rjmp	.+168    	; 0x123c <_ZN12MCP2515Class5beginEl.part.3.constprop.6+0x10e>
    1194:	84 80       	ldd	r8, Z+4	; 0x04
    1196:	95 80       	ldd	r9, Z+5	; 0x05
    1198:	a6 80       	ldd	r10, Z+6	; 0x06
    119a:	b7 80       	ldd	r11, Z+7	; 0x07
    119c:	84 16       	cp	r8, r20
    119e:	95 06       	cpc	r9, r21
    11a0:	a6 06       	cpc	r10, r22
    11a2:	b7 06       	cpc	r11, r23
    11a4:	09 f0       	breq	.+2      	; 0x11a8 <_ZN12MCP2515Class5beginEl.part.3.constprop.6+0x7a>
    11a6:	4a c0       	rjmp	.+148    	; 0x123c <_ZN12MCP2515Class5beginEl.part.3.constprop.6+0x10e>
    11a8:	8c 01       	movw	r16, r24
      cnf = CNF_MAPPER[i].cnf;
    11aa:	8b e0       	ldi	r24, 0x0B	; 11
    11ac:	82 9f       	mul	r24, r18
    11ae:	70 01       	movw	r14, r0
    11b0:	83 9f       	mul	r24, r19
    11b2:	f0 0c       	add	r15, r0
    11b4:	11 24       	eor	r1, r1
    11b6:	f8 e0       	ldi	r31, 0x08	; 8
    11b8:	ef 0e       	add	r14, r31
    11ba:	f1 1c       	adc	r15, r1
    11bc:	81 e0       	ldi	r24, 0x01	; 1
    11be:	90 e0       	ldi	r25, 0x00	; 0
    11c0:	8c 0f       	add	r24, r28
    11c2:	9d 1f       	adc	r25, r29
    11c4:	e8 0e       	add	r14, r24
    11c6:	f9 1e       	adc	r15, r25

  if (cnf == NULL) {
    return 0;
  }

  writeRegister(REG_CNF1, cnf[0]);
    11c8:	f7 01       	movw	r30, r14
    11ca:	40 81       	ld	r20, Z
    11cc:	6a e2       	ldi	r22, 0x2A	; 42
    11ce:	c8 01       	movw	r24, r16
    11d0:	0e 94 85 06 	call	0xd0a	; 0xd0a <_ZN12MCP2515Class13writeRegisterEhh>
  writeRegister(REG_CNF2, cnf[1]);
    11d4:	f7 01       	movw	r30, r14
    11d6:	41 81       	ldd	r20, Z+1	; 0x01
    11d8:	69 e2       	ldi	r22, 0x29	; 41
    11da:	c8 01       	movw	r24, r16
    11dc:	0e 94 85 06 	call	0xd0a	; 0xd0a <_ZN12MCP2515Class13writeRegisterEhh>
  writeRegister(REG_CNF3, cnf[2]);
    11e0:	f7 01       	movw	r30, r14
    11e2:	42 81       	ldd	r20, Z+2	; 0x02
    11e4:	68 e2       	ldi	r22, 0x28	; 40
    11e6:	c8 01       	movw	r24, r16
    11e8:	0e 94 85 06 	call	0xd0a	; 0xd0a <_ZN12MCP2515Class13writeRegisterEhh>

  writeRegister(REG_CANINTE, FLAG_RXnIE(1) | FLAG_RXnIE(0));
    11ec:	43 e0       	ldi	r20, 0x03	; 3
    11ee:	6b e2       	ldi	r22, 0x2B	; 43
    11f0:	c8 01       	movw	r24, r16
    11f2:	0e 94 85 06 	call	0xd0a	; 0xd0a <_ZN12MCP2515Class13writeRegisterEhh>
  writeRegister(REG_BFPCTRL, 0x00);
    11f6:	40 e0       	ldi	r20, 0x00	; 0
    11f8:	6c e0       	ldi	r22, 0x0C	; 12
    11fa:	c8 01       	movw	r24, r16
    11fc:	0e 94 85 06 	call	0xd0a	; 0xd0a <_ZN12MCP2515Class13writeRegisterEhh>
  writeRegister(REG_TXRTSCTRL, 0x00);
    1200:	40 e0       	ldi	r20, 0x00	; 0
    1202:	6d e0       	ldi	r22, 0x0D	; 13
    1204:	c8 01       	movw	r24, r16
    1206:	0e 94 85 06 	call	0xd0a	; 0xd0a <_ZN12MCP2515Class13writeRegisterEhh>
  writeRegister(REG_RXBnCTRL(0), FLAG_RXM1 | FLAG_RXM0);
    120a:	40 e6       	ldi	r20, 0x60	; 96
    120c:	60 e6       	ldi	r22, 0x60	; 96
    120e:	c8 01       	movw	r24, r16
    1210:	0e 94 85 06 	call	0xd0a	; 0xd0a <_ZN12MCP2515Class13writeRegisterEhh>
  writeRegister(REG_RXBnCTRL(1), FLAG_RXM1 | FLAG_RXM0);
    1214:	40 e6       	ldi	r20, 0x60	; 96
    1216:	60 e7       	ldi	r22, 0x70	; 112
    1218:	c8 01       	movw	r24, r16
    121a:	0e 94 85 06 	call	0xd0a	; 0xd0a <_ZN12MCP2515Class13writeRegisterEhh>

  writeRegister(REG_CANCTRL, 0x00);
    121e:	40 e0       	ldi	r20, 0x00	; 0
    1220:	6f e0       	ldi	r22, 0x0F	; 15
    1222:	c8 01       	movw	r24, r16
    1224:	0e 94 85 06 	call	0xd0a	; 0xd0a <_ZN12MCP2515Class13writeRegisterEhh>
  if (readRegister(REG_CANCTRL) != 0x00) {
    1228:	6f e0       	ldi	r22, 0x0F	; 15
    122a:	c8 01       	movw	r24, r16
    122c:	0e 94 46 05 	call	0xa8c	; 0xa8c <_ZN12MCP2515Class12readRegisterEh>
      break;
    }
  }

  if (cnf == NULL) {
    return 0;
    1230:	21 e0       	ldi	r18, 0x01	; 1
    1232:	90 e0       	ldi	r25, 0x00	; 0
    1234:	81 11       	cpse	r24, r1
    1236:	20 e0       	ldi	r18, 0x00	; 0
    1238:	82 2f       	mov	r24, r18
    123a:	09 c0       	rjmp	.+18     	; 0x124e <_ZN12MCP2515Class5beginEl.part.3.constprop.6+0x120>
    { (long)16E6,    (long)5E3, { 0x3f, 0xff, 0x87 } },
  };

  const uint8_t* cnf = NULL;

  for (unsigned int i = 0; i < (sizeof(CNF_MAPPER) / sizeof(CNF_MAPPER[0])); i++) {
    123c:	2f 5f       	subi	r18, 0xFF	; 255
    123e:	3f 4f       	sbci	r19, 0xFF	; 255
    1240:	3b 96       	adiw	r30, 0x0b	; 11
    1242:	28 31       	cpi	r18, 0x18	; 24
    1244:	31 05       	cpc	r19, r1
    1246:	09 f0       	breq	.+2      	; 0x124a <_ZN12MCP2515Class5beginEl.part.3.constprop.6+0x11c>
    1248:	9b cf       	rjmp	.-202    	; 0x1180 <_ZN12MCP2515Class5beginEl.part.3.constprop.6+0x52>
      break;
    }
  }

  if (cnf == NULL) {
    return 0;
    124a:	80 e0       	ldi	r24, 0x00	; 0
    124c:	90 e0       	ldi	r25, 0x00	; 0
  if (readRegister(REG_CANCTRL) != 0x00) {
    return 0;
  }

  return 1;
}
    124e:	c8 5f       	subi	r28, 0xF8	; 248
    1250:	de 4f       	sbci	r29, 0xFE	; 254
    1252:	0f b6       	in	r0, 0x3f	; 63
    1254:	f8 94       	cli
    1256:	de bf       	out	0x3e, r29	; 62
    1258:	0f be       	out	0x3f, r0	; 63
    125a:	cd bf       	out	0x3d, r28	; 61
    125c:	df 91       	pop	r29
    125e:	cf 91       	pop	r28
    1260:	1f 91       	pop	r17
    1262:	0f 91       	pop	r16
    1264:	ff 90       	pop	r15
    1266:	ef 90       	pop	r14
    1268:	df 90       	pop	r13
    126a:	cf 90       	pop	r12
    126c:	bf 90       	pop	r11
    126e:	af 90       	pop	r10
    1270:	9f 90       	pop	r9
    1272:	8f 90       	pop	r8
    1274:	08 95       	ret

00001276 <_GLOBAL__sub_I__ZN12MCP2515ClassC2Ev>:
void MCP2515Class::onInterrupt()
{
  CAN.handleInterrupt();
}

MCP2515Class CAN;
    1276:	80 e6       	ldi	r24, 0x60	; 96
    1278:	94 e0       	ldi	r25, 0x04	; 4
    127a:	0c 94 0c 05 	jmp	0xa18	; 0xa18 <_ZN12MCP2515ClassC1Ev>

0000127e <_GLOBAL__sub_D__ZN12MCP2515ClassC2Ev>:
    127e:	80 e6       	ldi	r24, 0x60	; 96
    1280:	94 e0       	ldi	r25, 0x04	; 4
    1282:	0c 94 c9 04 	jmp	0x992	; 0x992 <_ZN12MCP2515ClassD1Ev>

00001286 <_ZN12MCP2515Class5beginEl>:
MCP2515Class::~MCP2515Class()
{
}

int MCP2515Class::begin(long baudRate)
{
    1286:	cf 92       	push	r12
    1288:	df 92       	push	r13
    128a:	ef 92       	push	r14
    128c:	ff 92       	push	r15
    128e:	cf 93       	push	r28
    1290:	df 93       	push	r29
    1292:	ec 01       	movw	r28, r24
    1294:	6a 01       	movw	r12, r20
    1296:	7b 01       	movw	r14, r22
  CANControllerClass::begin(baudRate);
    1298:	0e 94 a9 03 	call	0x752	; 0x752 <_ZN18CANControllerClass5beginEl>

  pinMode(_csPin, OUTPUT);
    129c:	61 e0       	ldi	r22, 0x01	; 1
    129e:	8f a9       	ldd	r24, Y+55	; 0x37
    12a0:	0e 94 7d 13 	call	0x26fa	; 0x26fa <pinMode>

  // start SPI
  SPI.begin();
    12a4:	0e 94 97 0a 	call	0x152e	; 0x152e <_ZN8SPIClass5beginEv>

  reset();
    12a8:	ce 01       	movw	r24, r28
    12aa:	0e 94 2c 05 	call	0xa58	; 0xa58 <_ZN12MCP2515Class5resetEv>

  writeRegister(REG_CANCTRL, 0x80);
    12ae:	40 e8       	ldi	r20, 0x80	; 128
    12b0:	6f e0       	ldi	r22, 0x0F	; 15
    12b2:	ce 01       	movw	r24, r28
    12b4:	0e 94 85 06 	call	0xd0a	; 0xd0a <_ZN12MCP2515Class13writeRegisterEhh>
  if (readRegister(REG_CANCTRL) != 0x80) {
    12b8:	6f e0       	ldi	r22, 0x0F	; 15
    12ba:	ce 01       	movw	r24, r28
    12bc:	0e 94 46 05 	call	0xa8c	; 0xa8c <_ZN12MCP2515Class12readRegisterEh>
    12c0:	80 38       	cpi	r24, 0x80	; 128
    12c2:	59 f4       	brne	.+22     	; 0x12da <_ZN12MCP2515Class5beginEl+0x54>
    12c4:	b7 01       	movw	r22, r14
    12c6:	a6 01       	movw	r20, r12
    12c8:	ce 01       	movw	r24, r28
  if (readRegister(REG_CANCTRL) != 0x00) {
    return 0;
  }

  return 1;
}
    12ca:	df 91       	pop	r29
    12cc:	cf 91       	pop	r28
    12ce:	ff 90       	pop	r15
    12d0:	ef 90       	pop	r14
    12d2:	df 90       	pop	r13
    12d4:	cf 90       	pop	r12
    12d6:	0c 94 97 08 	jmp	0x112e	; 0x112e <_ZN12MCP2515Class5beginEl.part.3.constprop.6>
    12da:	80 e0       	ldi	r24, 0x00	; 0
    12dc:	90 e0       	ldi	r25, 0x00	; 0
    12de:	df 91       	pop	r29
    12e0:	cf 91       	pop	r28
    12e2:	ff 90       	pop	r15
    12e4:	ef 90       	pop	r14
    12e6:	df 90       	pop	r13
    12e8:	cf 90       	pop	r12
    12ea:	08 95       	ret

000012ec <_ZN12MCP2515Class3endEv>:

void MCP2515Class::end()
{
    12ec:	cf 93       	push	r28
    12ee:	df 93       	push	r29
    12f0:	ec 01       	movw	r28, r24
  SPI.end();
    12f2:	0e 94 cd 0a 	call	0x159a	; 0x159a <_ZN8SPIClass3endEv>

  CANControllerClass::end();
    12f6:	ce 01       	movw	r24, r28
}
    12f8:	df 91       	pop	r29
    12fa:	cf 91       	pop	r28

void MCP2515Class::end()
{
  SPI.end();

  CANControllerClass::end();
    12fc:	0c 94 16 04 	jmp	0x82c	; 0x82c <_ZN18CANControllerClass3endEv>

00001300 <_ZN12MCP2515Class9endPacketEv>:
}

int MCP2515Class::endPacket()
{
    1300:	ef 92       	push	r14
    1302:	ff 92       	push	r15
    1304:	0f 93       	push	r16
    1306:	1f 93       	push	r17
    1308:	cf 93       	push	r28
    130a:	df 93       	push	r29
    130c:	ec 01       	movw	r28, r24
  if (!CANControllerClass::endPacket()) {
    130e:	0e 94 51 04 	call	0x8a2	; 0x8a2 <_ZN18CANControllerClass9endPacketEv>
    1312:	00 97       	sbiw	r24, 0x00	; 0
    1314:	09 f4       	brne	.+2      	; 0x1318 <_ZN12MCP2515Class9endPacketEv+0x18>
    1316:	b4 c0       	rjmp	.+360    	; 0x1480 <_ZN12MCP2515Class9endPacketEv+0x180>
    return 0;
  }

  int n = 0;

  if (_txExtended) {
    1318:	8b 89       	ldd	r24, Y+19	; 0x13
    131a:	4f 85       	ldd	r20, Y+15	; 0x0f
    131c:	58 89       	ldd	r21, Y+16	; 0x10
    131e:	69 89       	ldd	r22, Y+17	; 0x11
    1320:	7a 89       	ldd	r23, Y+18	; 0x12
    1322:	88 23       	and	r24, r24
    1324:	b9 f1       	breq	.+110    	; 0x1394 <_ZN12MCP2515Class9endPacketEv+0x94>
    writeRegister(REG_TXBnSIDH(n), _txId >> 21);
    1326:	95 e1       	ldi	r25, 0x15	; 21
    1328:	75 95       	asr	r23
    132a:	67 95       	ror	r22
    132c:	57 95       	ror	r21
    132e:	47 95       	ror	r20
    1330:	9a 95       	dec	r25
    1332:	d1 f7       	brne	.-12     	; 0x1328 <_ZN12MCP2515Class9endPacketEv+0x28>
    1334:	61 e3       	ldi	r22, 0x31	; 49
    1336:	ce 01       	movw	r24, r28
    1338:	0e 94 85 06 	call	0xd0a	; 0xd0a <_ZN12MCP2515Class13writeRegisterEhh>
    writeRegister(REG_TXBnSIDL(n), (((_txId >> 18) & 0x07) << 5) | FLAG_EXIDE | ((_txId >> 16) & 0x03));
    133c:	8f 85       	ldd	r24, Y+15	; 0x0f
    133e:	98 89       	ldd	r25, Y+16	; 0x10
    1340:	a9 89       	ldd	r26, Y+17	; 0x11
    1342:	ba 89       	ldd	r27, Y+18	; 0x12
    1344:	ac 01       	movw	r20, r24
    1346:	bd 01       	movw	r22, r26
    1348:	22 e1       	ldi	r18, 0x12	; 18
    134a:	75 95       	asr	r23
    134c:	67 95       	ror	r22
    134e:	57 95       	ror	r21
    1350:	47 95       	ror	r20
    1352:	2a 95       	dec	r18
    1354:	d1 f7       	brne	.-12     	; 0x134a <_ZN12MCP2515Class9endPacketEv+0x4a>
    1356:	35 e0       	ldi	r19, 0x05	; 5
    1358:	44 0f       	add	r20, r20
    135a:	55 1f       	adc	r21, r21
    135c:	66 1f       	adc	r22, r22
    135e:	77 1f       	adc	r23, r23
    1360:	3a 95       	dec	r19
    1362:	d1 f7       	brne	.-12     	; 0x1358 <_ZN12MCP2515Class9endPacketEv+0x58>
    1364:	8a 2f       	mov	r24, r26
    1366:	83 70       	andi	r24, 0x03	; 3
    1368:	48 2b       	or	r20, r24
    136a:	48 60       	ori	r20, 0x08	; 8
    136c:	62 e3       	ldi	r22, 0x32	; 50
    136e:	ce 01       	movw	r24, r28
    1370:	0e 94 85 06 	call	0xd0a	; 0xd0a <_ZN12MCP2515Class13writeRegisterEhh>
    writeRegister(REG_TXBnEID8(n), (_txId >> 8) & 0xff);
    1374:	4f 85       	ldd	r20, Y+15	; 0x0f
    1376:	58 89       	ldd	r21, Y+16	; 0x10
    1378:	69 89       	ldd	r22, Y+17	; 0x11
    137a:	7a 89       	ldd	r23, Y+18	; 0x12
    137c:	45 2f       	mov	r20, r21
    137e:	56 2f       	mov	r21, r22
    1380:	67 2f       	mov	r22, r23
    1382:	77 27       	eor	r23, r23
    1384:	67 fd       	sbrc	r22, 7
    1386:	7a 95       	dec	r23
    1388:	63 e3       	ldi	r22, 0x33	; 51
    138a:	ce 01       	movw	r24, r28
    138c:	0e 94 85 06 	call	0xd0a	; 0xd0a <_ZN12MCP2515Class13writeRegisterEhh>
    writeRegister(REG_TXBnEID0(n), _txId & 0xff);
    1390:	4f 85       	ldd	r20, Y+15	; 0x0f
    1392:	19 c0       	rjmp	.+50     	; 0x13c6 <_ZN12MCP2515Class9endPacketEv+0xc6>
  } else {
    writeRegister(REG_TXBnSIDH(n), _txId >> 3);
    1394:	83 e0       	ldi	r24, 0x03	; 3
    1396:	75 95       	asr	r23
    1398:	67 95       	ror	r22
    139a:	57 95       	ror	r21
    139c:	47 95       	ror	r20
    139e:	8a 95       	dec	r24
    13a0:	d1 f7       	brne	.-12     	; 0x1396 <_ZN12MCP2515Class9endPacketEv+0x96>
    13a2:	61 e3       	ldi	r22, 0x31	; 49
    13a4:	ce 01       	movw	r24, r28
    13a6:	0e 94 85 06 	call	0xd0a	; 0xd0a <_ZN12MCP2515Class13writeRegisterEhh>
    writeRegister(REG_TXBnSIDL(n), _txId << 5);
    13aa:	4f 85       	ldd	r20, Y+15	; 0x0f
    13ac:	42 95       	swap	r20
    13ae:	44 0f       	add	r20, r20
    13b0:	40 7e       	andi	r20, 0xE0	; 224
    13b2:	62 e3       	ldi	r22, 0x32	; 50
    13b4:	ce 01       	movw	r24, r28
    13b6:	0e 94 85 06 	call	0xd0a	; 0xd0a <_ZN12MCP2515Class13writeRegisterEhh>
    writeRegister(REG_TXBnEID8(n), 0x00);
    13ba:	40 e0       	ldi	r20, 0x00	; 0
    13bc:	63 e3       	ldi	r22, 0x33	; 51
    13be:	ce 01       	movw	r24, r28
    13c0:	0e 94 85 06 	call	0xd0a	; 0xd0a <_ZN12MCP2515Class13writeRegisterEhh>
    writeRegister(REG_TXBnEID0(n), 0x00);
    13c4:	40 e0       	ldi	r20, 0x00	; 0
    13c6:	64 e3       	ldi	r22, 0x34	; 52
    13c8:	ce 01       	movw	r24, r28
    13ca:	0e 94 85 06 	call	0xd0a	; 0xd0a <_ZN12MCP2515Class13writeRegisterEhh>
  }

  if (_txRtr) {
    13ce:	8c 89       	ldd	r24, Y+20	; 0x14
    writeRegister(REG_TXBnDLC(n), 0x40 | _txLength);
    13d0:	4f 89       	ldd	r20, Y+23	; 0x17
    writeRegister(REG_TXBnSIDL(n), _txId << 5);
    writeRegister(REG_TXBnEID8(n), 0x00);
    writeRegister(REG_TXBnEID0(n), 0x00);
  }

  if (_txRtr) {
    13d2:	88 23       	and	r24, r24
    13d4:	31 f0       	breq	.+12     	; 0x13e2 <_ZN12MCP2515Class9endPacketEv+0xe2>
    writeRegister(REG_TXBnDLC(n), 0x40 | _txLength);
    13d6:	40 64       	ori	r20, 0x40	; 64
    13d8:	65 e3       	ldi	r22, 0x35	; 53
    13da:	ce 01       	movw	r24, r28
    13dc:	0e 94 85 06 	call	0xd0a	; 0xd0a <_ZN12MCP2515Class13writeRegisterEhh>
    13e0:	1a c0       	rjmp	.+52     	; 0x1416 <_ZN12MCP2515Class9endPacketEv+0x116>
  } else {
    writeRegister(REG_TXBnDLC(n), _txLength);
    13e2:	65 e3       	ldi	r22, 0x35	; 53
    13e4:	ce 01       	movw	r24, r28
    13e6:	0e 94 85 06 	call	0xd0a	; 0xd0a <_ZN12MCP2515Class13writeRegisterEhh>
    13ea:	7e 01       	movw	r14, r28
    13ec:	89 e1       	ldi	r24, 0x19	; 25
    13ee:	e8 0e       	add	r14, r24
    13f0:	f1 1c       	adc	r15, r1

    for (int i = 0; i < _txLength; i++) {
    13f2:	00 e0       	ldi	r16, 0x00	; 0
    13f4:	10 e0       	ldi	r17, 0x00	; 0
    13f6:	8f 89       	ldd	r24, Y+23	; 0x17
    13f8:	98 8d       	ldd	r25, Y+24	; 0x18
    13fa:	08 17       	cp	r16, r24
    13fc:	19 07       	cpc	r17, r25
    13fe:	5c f4       	brge	.+22     	; 0x1416 <_ZN12MCP2515Class9endPacketEv+0x116>
      writeRegister(REG_TXBnD0(n) + i, _txData[i]);
    1400:	f7 01       	movw	r30, r14
    1402:	41 91       	ld	r20, Z+
    1404:	7f 01       	movw	r14, r30
    1406:	66 e3       	ldi	r22, 0x36	; 54
    1408:	60 0f       	add	r22, r16
    140a:	ce 01       	movw	r24, r28
    140c:	0e 94 85 06 	call	0xd0a	; 0xd0a <_ZN12MCP2515Class13writeRegisterEhh>
  if (_txRtr) {
    writeRegister(REG_TXBnDLC(n), 0x40 | _txLength);
  } else {
    writeRegister(REG_TXBnDLC(n), _txLength);

    for (int i = 0; i < _txLength; i++) {
    1410:	0f 5f       	subi	r16, 0xFF	; 255
    1412:	1f 4f       	sbci	r17, 0xFF	; 255
    1414:	f0 cf       	rjmp	.-32     	; 0x13f6 <_ZN12MCP2515Class9endPacketEv+0xf6>
      writeRegister(REG_TXBnD0(n) + i, _txData[i]);
    }
  }

  writeRegister(REG_TXBnCTRL(n), 0x08);
    1416:	48 e0       	ldi	r20, 0x08	; 8
    1418:	60 e3       	ldi	r22, 0x30	; 48
    141a:	ce 01       	movw	r24, r28
    141c:	0e 94 85 06 	call	0xd0a	; 0xd0a <_ZN12MCP2515Class13writeRegisterEhh>

  bool aborted = false;
    1420:	10 e0       	ldi	r17, 0x00	; 0

  while (readRegister(REG_TXBnCTRL(n)) & 0x08) {
    1422:	60 e3       	ldi	r22, 0x30	; 48
    1424:	ce 01       	movw	r24, r28
    1426:	0e 94 46 05 	call	0xa8c	; 0xa8c <_ZN12MCP2515Class12readRegisterEh>
    142a:	83 ff       	sbrs	r24, 3
    142c:	10 c0       	rjmp	.+32     	; 0x144e <_ZN12MCP2515Class9endPacketEv+0x14e>
    if (readRegister(REG_TXBnCTRL(n)) & 0x10) {
    142e:	60 e3       	ldi	r22, 0x30	; 48
    1430:	ce 01       	movw	r24, r28
    1432:	0e 94 46 05 	call	0xa8c	; 0xa8c <_ZN12MCP2515Class12readRegisterEh>
    1436:	84 ff       	sbrs	r24, 4
    1438:	07 c0       	rjmp	.+14     	; 0x1448 <_ZN12MCP2515Class9endPacketEv+0x148>
      // abort
      aborted = true;

      modifyRegister(REG_CANCTRL, 0x10, 0x10);
    143a:	20 e1       	ldi	r18, 0x10	; 16
    143c:	40 e1       	ldi	r20, 0x10	; 16
    143e:	6f e0       	ldi	r22, 0x0F	; 15
    1440:	ce 01       	movw	r24, r28
    1442:	0e 94 90 05 	call	0xb20	; 0xb20 <_ZN12MCP2515Class14modifyRegisterEhhh>
  bool aborted = false;

  while (readRegister(REG_TXBnCTRL(n)) & 0x08) {
    if (readRegister(REG_TXBnCTRL(n)) & 0x10) {
      // abort
      aborted = true;
    1446:	11 e0       	ldi	r17, 0x01	; 1

      modifyRegister(REG_CANCTRL, 0x10, 0x10);
    }

    yield();
    1448:	0e 94 9b 10 	call	0x2136	; 0x2136 <yield>
    144c:	ea cf       	rjmp	.-44     	; 0x1422 <_ZN12MCP2515Class9endPacketEv+0x122>
  }

  if (aborted) {
    144e:	11 23       	and	r17, r17
    1450:	31 f0       	breq	.+12     	; 0x145e <_ZN12MCP2515Class9endPacketEv+0x15e>
    // clear abort command
    modifyRegister(REG_CANCTRL, 0x10, 0x00);
    1452:	20 e0       	ldi	r18, 0x00	; 0
    1454:	40 e1       	ldi	r20, 0x10	; 16
    1456:	6f e0       	ldi	r22, 0x0F	; 15
    1458:	ce 01       	movw	r24, r28
    145a:	0e 94 90 05 	call	0xb20	; 0xb20 <_ZN12MCP2515Class14modifyRegisterEhhh>
  }

  modifyRegister(REG_CANINTF, FLAG_TXnIF(n), 0x00);
    145e:	20 e0       	ldi	r18, 0x00	; 0
    1460:	44 e0       	ldi	r20, 0x04	; 4
    1462:	6c e2       	ldi	r22, 0x2C	; 44
    1464:	ce 01       	movw	r24, r28
    1466:	0e 94 90 05 	call	0xb20	; 0xb20 <_ZN12MCP2515Class14modifyRegisterEhhh>

  return (readRegister(REG_TXBnCTRL(n)) & 0x70) ? 0 : 1;
    146a:	60 e3       	ldi	r22, 0x30	; 48
    146c:	ce 01       	movw	r24, r28
    146e:	0e 94 46 05 	call	0xa8c	; 0xa8c <_ZN12MCP2515Class12readRegisterEh>
    1472:	80 77       	andi	r24, 0x70	; 112
    1474:	31 e0       	ldi	r19, 0x01	; 1
    1476:	20 e0       	ldi	r18, 0x00	; 0
    1478:	09 f0       	breq	.+2      	; 0x147c <_ZN12MCP2515Class9endPacketEv+0x17c>
    147a:	30 e0       	ldi	r19, 0x00	; 0
    147c:	83 2f       	mov	r24, r19
    147e:	92 2f       	mov	r25, r18
}
    1480:	df 91       	pop	r29
    1482:	cf 91       	pop	r28
    1484:	1f 91       	pop	r17
    1486:	0f 91       	pop	r16
    1488:	ff 90       	pop	r15
    148a:	ef 90       	pop	r14
    148c:	08 95       	ret

0000148e <_ZN12MCP2515Class9onReceiveEPFviE>:

  return _rxDlc;
}

void MCP2515Class::onReceive(void(*callback)(int))
{
    148e:	0f 93       	push	r16
    1490:	1f 93       	push	r17
    1492:	cf 93       	push	r28
    1494:	df 93       	push	r29
    1496:	ec 01       	movw	r28, r24
    1498:	8b 01       	movw	r16, r22
  CANControllerClass::onReceive(callback);
    149a:	0e 94 17 04 	call	0x82e	; 0x82e <_ZN18CANControllerClass9onReceiveEPFviE>

  pinMode(_intPin, INPUT);
    149e:	60 e0       	ldi	r22, 0x00	; 0
    14a0:	89 ad       	ldd	r24, Y+57	; 0x39
    14a2:	0e 94 7d 13 	call	0x26fa	; 0x26fa <pinMode>
    14a6:	89 ad       	ldd	r24, Y+57	; 0x39
    14a8:	9a ad       	ldd	r25, Y+58	; 0x3a

  if (callback) {
    14aa:	01 2b       	or	r16, r17
    14ac:	11 f1       	breq	.+68     	; 0x14f2 <_ZN12MCP2515Class9onReceiveEPFviE+0x64>
    SPI.usingInterrupt(digitalPinToInterrupt(_intPin));
    14ae:	82 30       	cpi	r24, 0x02	; 2
    14b0:	91 05       	cpc	r25, r1
    14b2:	21 f0       	breq	.+8      	; 0x14bc <_ZN12MCP2515Class9onReceiveEPFviE+0x2e>
    14b4:	03 97       	sbiw	r24, 0x03	; 3
    14b6:	21 f0       	breq	.+8      	; 0x14c0 <_ZN12MCP2515Class9onReceiveEPFviE+0x32>
    14b8:	8f ef       	ldi	r24, 0xFF	; 255
    14ba:	03 c0       	rjmp	.+6      	; 0x14c2 <_ZN12MCP2515Class9onReceiveEPFviE+0x34>
    14bc:	80 e0       	ldi	r24, 0x00	; 0
    14be:	01 c0       	rjmp	.+2      	; 0x14c2 <_ZN12MCP2515Class9onReceiveEPFviE+0x34>
    14c0:	81 e0       	ldi	r24, 0x01	; 1
    14c2:	0e 94 e1 0a 	call	0x15c2	; 0x15c2 <_ZN8SPIClass14usingInterruptEh>
    attachInterrupt(digitalPinToInterrupt(_intPin), MCP2515Class::onInterrupt, LOW);
    14c6:	89 ad       	ldd	r24, Y+57	; 0x39
    14c8:	9a ad       	ldd	r25, Y+58	; 0x3a
    14ca:	82 30       	cpi	r24, 0x02	; 2
    14cc:	91 05       	cpc	r25, r1
    14ce:	21 f0       	breq	.+8      	; 0x14d8 <_ZN12MCP2515Class9onReceiveEPFviE+0x4a>
    14d0:	03 97       	sbiw	r24, 0x03	; 3
    14d2:	21 f0       	breq	.+8      	; 0x14dc <_ZN12MCP2515Class9onReceiveEPFviE+0x4e>
    14d4:	8f ef       	ldi	r24, 0xFF	; 255
    14d6:	03 c0       	rjmp	.+6      	; 0x14de <_ZN12MCP2515Class9onReceiveEPFviE+0x50>
    14d8:	80 e0       	ldi	r24, 0x00	; 0
    14da:	01 c0       	rjmp	.+2      	; 0x14de <_ZN12MCP2515Class9onReceiveEPFviE+0x50>
    14dc:	81 e0       	ldi	r24, 0x01	; 1
    14de:	40 e0       	ldi	r20, 0x00	; 0
    14e0:	50 e0       	ldi	r21, 0x00	; 0
    14e2:	6c e8       	ldi	r22, 0x8C	; 140
    14e4:	75 e0       	ldi	r23, 0x05	; 5
    detachInterrupt(digitalPinToInterrupt(_intPin));
#ifdef SPI_HAS_NOTUSINGINTERRUPT
    SPI.notUsingInterrupt(digitalPinToInterrupt(_intPin));
#endif
  }
}
    14e6:	df 91       	pop	r29
    14e8:	cf 91       	pop	r28
    14ea:	1f 91       	pop	r17
    14ec:	0f 91       	pop	r16

  pinMode(_intPin, INPUT);

  if (callback) {
    SPI.usingInterrupt(digitalPinToInterrupt(_intPin));
    attachInterrupt(digitalPinToInterrupt(_intPin), MCP2515Class::onInterrupt, LOW);
    14ee:	0c 94 38 12 	jmp	0x2470	; 0x2470 <attachInterrupt>
  } else {
    detachInterrupt(digitalPinToInterrupt(_intPin));
    14f2:	82 30       	cpi	r24, 0x02	; 2
    14f4:	91 05       	cpc	r25, r1
    14f6:	21 f0       	breq	.+8      	; 0x1500 <_ZN12MCP2515Class9onReceiveEPFviE+0x72>
    14f8:	03 97       	sbiw	r24, 0x03	; 3
    14fa:	21 f0       	breq	.+8      	; 0x1504 <_ZN12MCP2515Class9onReceiveEPFviE+0x76>
    14fc:	8f ef       	ldi	r24, 0xFF	; 255
    14fe:	03 c0       	rjmp	.+6      	; 0x1506 <_ZN12MCP2515Class9onReceiveEPFviE+0x78>
    1500:	80 e0       	ldi	r24, 0x00	; 0
    1502:	01 c0       	rjmp	.+2      	; 0x1506 <_ZN12MCP2515Class9onReceiveEPFviE+0x78>
    1504:	81 e0       	ldi	r24, 0x01	; 1
    1506:	0e 94 58 12 	call	0x24b0	; 0x24b0 <detachInterrupt>
#ifdef SPI_HAS_NOTUSINGINTERRUPT
    SPI.notUsingInterrupt(digitalPinToInterrupt(_intPin));
    150a:	89 ad       	ldd	r24, Y+57	; 0x39
    150c:	9a ad       	ldd	r25, Y+58	; 0x3a
    150e:	82 30       	cpi	r24, 0x02	; 2
    1510:	91 05       	cpc	r25, r1
    1512:	21 f0       	breq	.+8      	; 0x151c <_ZN12MCP2515Class9onReceiveEPFviE+0x8e>
    1514:	03 97       	sbiw	r24, 0x03	; 3
    1516:	21 f0       	breq	.+8      	; 0x1520 <_ZN12MCP2515Class9onReceiveEPFviE+0x92>
    1518:	8f ef       	ldi	r24, 0xFF	; 255
    151a:	03 c0       	rjmp	.+6      	; 0x1522 <_ZN12MCP2515Class9onReceiveEPFviE+0x94>
    151c:	80 e0       	ldi	r24, 0x00	; 0
    151e:	01 c0       	rjmp	.+2      	; 0x1522 <_ZN12MCP2515Class9onReceiveEPFviE+0x94>
    1520:	81 e0       	ldi	r24, 0x01	; 1
#endif
  }
}
    1522:	df 91       	pop	r29
    1524:	cf 91       	pop	r28
    1526:	1f 91       	pop	r17
    1528:	0f 91       	pop	r16
    SPI.usingInterrupt(digitalPinToInterrupt(_intPin));
    attachInterrupt(digitalPinToInterrupt(_intPin), MCP2515Class::onInterrupt, LOW);
  } else {
    detachInterrupt(digitalPinToInterrupt(_intPin));
#ifdef SPI_HAS_NOTUSINGINTERRUPT
    SPI.notUsingInterrupt(digitalPinToInterrupt(_intPin));
    152a:	0c 94 fd 0a 	jmp	0x15fa	; 0x15fa <_ZN8SPIClass17notUsingInterruptEh>

0000152e <_ZN8SPIClass5beginEv>:
#ifdef SPI_TRANSACTION_MISMATCH_LED
uint8_t SPIClass::inTransactionFlag = 0;
#endif

void SPIClass::begin()
{
    152e:	cf 93       	push	r28
  uint8_t sreg = SREG;
    1530:	cf b7       	in	r28, 0x3f	; 63
  noInterrupts(); // Protect from a scheduler and prevent transactionBegin
    1532:	f8 94       	cli
  if (!initialized) {
    1534:	80 91 a2 04 	lds	r24, 0x04A2	; 0x8004a2 <_ZN8SPIClass11initializedE>
    1538:	81 11       	cpse	r24, r1
    153a:	27 c0       	rjmp	.+78     	; 0x158a <_ZN8SPIClass5beginEv+0x5c>
    // Set SS to high so a connected chip will be "deselected" by default
    uint8_t port = digitalPinToPort(SS);
    153c:	ec e1       	ldi	r30, 0x1C	; 28
    153e:	f1 e0       	ldi	r31, 0x01	; 1
    1540:	84 91       	lpm	r24, Z
    uint8_t bit = digitalPinToBitMask(SS);
    1542:	e8 e0       	ldi	r30, 0x08	; 8
    1544:	f1 e0       	ldi	r31, 0x01	; 1
    1546:	94 91       	lpm	r25, Z
    volatile uint8_t *reg = portModeRegister(port);
    1548:	e8 2f       	mov	r30, r24
    154a:	f0 e0       	ldi	r31, 0x00	; 0
    154c:	ee 0f       	add	r30, r30
    154e:	ff 1f       	adc	r31, r31
    1550:	e0 5d       	subi	r30, 0xD0	; 208
    1552:	fe 4f       	sbci	r31, 0xFE	; 254
    1554:	a5 91       	lpm	r26, Z+
    1556:	b4 91       	lpm	r27, Z

    // if the SS pin is not already configured as an output
    // then set it high (to enable the internal pull-up resistor)
    if(!(*reg & bit)){
    1558:	ec 91       	ld	r30, X
    155a:	e9 23       	and	r30, r25
    155c:	21 f4       	brne	.+8      	; 0x1566 <_ZN8SPIClass5beginEv+0x38>
      digitalWrite(SS, HIGH);
    155e:	61 e0       	ldi	r22, 0x01	; 1
    1560:	8a e0       	ldi	r24, 0x0A	; 10
    1562:	0e 94 b9 13 	call	0x2772	; 0x2772 <digitalWrite>
    }

    // When the SS pin is set as OUTPUT, it can be used as
    // a general purpose output port (it doesn't influence
    // SPI operations).
    pinMode(SS, OUTPUT);
    1566:	61 e0       	ldi	r22, 0x01	; 1
    1568:	8a e0       	ldi	r24, 0x0A	; 10
    156a:	0e 94 7d 13 	call	0x26fa	; 0x26fa <pinMode>

    // Warning: if the SS pin ever becomes a LOW INPUT then SPI
    // automatically switches to Slave, so the data direction of
    // the SS pin MUST be kept as OUTPUT.
    SPCR |= _BV(MSTR);
    156e:	8c b5       	in	r24, 0x2c	; 44
    1570:	80 61       	ori	r24, 0x10	; 16
    1572:	8c bd       	out	0x2c, r24	; 44
    SPCR |= _BV(SPE);
    1574:	8c b5       	in	r24, 0x2c	; 44
    1576:	80 64       	ori	r24, 0x40	; 64
    1578:	8c bd       	out	0x2c, r24	; 44
    // MISO pin automatically overrides to INPUT.
    // By doing this AFTER enabling SPI, we avoid accidentally
    // clocking in a single bit since the lines go directly
    // from "input" to SPI control.
    // http://code.google.com/p/arduino/issues/detail?id=888
    pinMode(SCK, OUTPUT);
    157a:	61 e0       	ldi	r22, 0x01	; 1
    157c:	8d e0       	ldi	r24, 0x0D	; 13
    157e:	0e 94 7d 13 	call	0x26fa	; 0x26fa <pinMode>
    pinMode(MOSI, OUTPUT);
    1582:	61 e0       	ldi	r22, 0x01	; 1
    1584:	8b e0       	ldi	r24, 0x0B	; 11
    1586:	0e 94 7d 13 	call	0x26fa	; 0x26fa <pinMode>
  }
  initialized++; // reference count
    158a:	80 91 a2 04 	lds	r24, 0x04A2	; 0x8004a2 <_ZN8SPIClass11initializedE>
    158e:	8f 5f       	subi	r24, 0xFF	; 255
    1590:	80 93 a2 04 	sts	0x04A2, r24	; 0x8004a2 <_ZN8SPIClass11initializedE>
  SREG = sreg;
    1594:	cf bf       	out	0x3f, r28	; 63
}
    1596:	cf 91       	pop	r28
    1598:	08 95       	ret

0000159a <_ZN8SPIClass3endEv>:

void SPIClass::end() {
  uint8_t sreg = SREG;
    159a:	9f b7       	in	r25, 0x3f	; 63
  noInterrupts(); // Protect from a scheduler and prevent transactionBegin
    159c:	f8 94       	cli
  // Decrease the reference counter
  if (initialized)
    159e:	80 91 a2 04 	lds	r24, 0x04A2	; 0x8004a2 <_ZN8SPIClass11initializedE>
    15a2:	88 23       	and	r24, r24
    15a4:	19 f0       	breq	.+6      	; 0x15ac <_ZN8SPIClass3endEv+0x12>
    initialized--;
    15a6:	81 50       	subi	r24, 0x01	; 1
    15a8:	80 93 a2 04 	sts	0x04A2, r24	; 0x8004a2 <_ZN8SPIClass11initializedE>
  // If there are no more references disable SPI
  if (!initialized) {
    15ac:	80 91 a2 04 	lds	r24, 0x04A2	; 0x8004a2 <_ZN8SPIClass11initializedE>
    15b0:	81 11       	cpse	r24, r1
    15b2:	05 c0       	rjmp	.+10     	; 0x15be <_ZN8SPIClass3endEv+0x24>
    SPCR &= ~_BV(SPE);
    15b4:	8c b5       	in	r24, 0x2c	; 44
    15b6:	8f 7b       	andi	r24, 0xBF	; 191
    15b8:	8c bd       	out	0x2c, r24	; 44
    interruptMode = 0;
    15ba:	10 92 a1 04 	sts	0x04A1, r1	; 0x8004a1 <_ZN8SPIClass13interruptModeE>
    #ifdef SPI_TRANSACTION_MISMATCH_LED
    inTransactionFlag = 0;
    #endif
  }
  SREG = sreg;
    15be:	9f bf       	out	0x3f, r25	; 63
    15c0:	08 95       	ret

000015c2 <_ZN8SPIClass14usingInterruptEh>:
#endif

void SPIClass::usingInterrupt(uint8_t interruptNumber)
{
  uint8_t mask = 0;
  uint8_t sreg = SREG;
    15c2:	9f b7       	in	r25, 0x3f	; 63
  noInterrupts(); // Protect from a scheduler and prevent transactionBegin
    15c4:	f8 94       	cli
  switch (interruptNumber) {
    15c6:	88 23       	and	r24, r24
    15c8:	49 f0       	breq	.+18     	; 0x15dc <_ZN8SPIClass14usingInterruptEh+0x1a>
    15ca:	81 30       	cpi	r24, 0x01	; 1
    15cc:	11 f4       	brne	.+4      	; 0x15d2 <_ZN8SPIClass14usingInterruptEh+0x10>
  #ifdef SPI_INT0_MASK
  case 0: mask = SPI_INT0_MASK; break;
  #endif
  #ifdef SPI_INT1_MASK
  case 1: mask = SPI_INT1_MASK; break;
    15ce:	82 e0       	ldi	r24, 0x02	; 2
    15d0:	06 c0       	rjmp	.+12     	; 0x15de <_ZN8SPIClass14usingInterruptEh+0x1c>
  #endif
  #ifdef SPI_INT7_MASK
  case 7: mask = SPI_INT7_MASK; break;
  #endif
  default:
    interruptMode = 2;
    15d2:	82 e0       	ldi	r24, 0x02	; 2
    15d4:	80 93 a1 04 	sts	0x04A1, r24	; 0x8004a1 <_ZN8SPIClass13interruptModeE>
  #endif
#endif

void SPIClass::usingInterrupt(uint8_t interruptNumber)
{
  uint8_t mask = 0;
    15d8:	80 e0       	ldi	r24, 0x00	; 0
  #ifdef SPI_INT7_MASK
  case 7: mask = SPI_INT7_MASK; break;
  #endif
  default:
    interruptMode = 2;
    break;
    15da:	01 c0       	rjmp	.+2      	; 0x15de <_ZN8SPIClass14usingInterruptEh+0x1c>
  uint8_t mask = 0;
  uint8_t sreg = SREG;
  noInterrupts(); // Protect from a scheduler and prevent transactionBegin
  switch (interruptNumber) {
  #ifdef SPI_INT0_MASK
  case 0: mask = SPI_INT0_MASK; break;
    15dc:	81 e0       	ldi	r24, 0x01	; 1
  #endif
  default:
    interruptMode = 2;
    break;
  }
  interruptMask |= mask;
    15de:	20 91 a0 04 	lds	r18, 0x04A0	; 0x8004a0 <_ZN8SPIClass13interruptMaskE>
    15e2:	82 2b       	or	r24, r18
    15e4:	80 93 a0 04 	sts	0x04A0, r24	; 0x8004a0 <_ZN8SPIClass13interruptMaskE>
  if (!interruptMode)
    15e8:	80 91 a1 04 	lds	r24, 0x04A1	; 0x8004a1 <_ZN8SPIClass13interruptModeE>
    15ec:	81 11       	cpse	r24, r1
    15ee:	03 c0       	rjmp	.+6      	; 0x15f6 <_ZN8SPIClass14usingInterruptEh+0x34>
    interruptMode = 1;
    15f0:	81 e0       	ldi	r24, 0x01	; 1
    15f2:	80 93 a1 04 	sts	0x04A1, r24	; 0x8004a1 <_ZN8SPIClass13interruptModeE>
  SREG = sreg;
    15f6:	9f bf       	out	0x3f, r25	; 63
    15f8:	08 95       	ret

000015fa <_ZN8SPIClass17notUsingInterruptEh>:
}

void SPIClass::notUsingInterrupt(uint8_t interruptNumber)
{
  // Once in mode 2 we can't go back to 0 without a proper reference count
  if (interruptMode == 2)
    15fa:	90 91 a1 04 	lds	r25, 0x04A1	; 0x8004a1 <_ZN8SPIClass13interruptModeE>
    15fe:	92 30       	cpi	r25, 0x02	; 2
    1600:	b1 f0       	breq	.+44     	; 0x162e <_ZN8SPIClass17notUsingInterruptEh+0x34>
    return;
  uint8_t mask = 0;
  uint8_t sreg = SREG;
    1602:	2f b7       	in	r18, 0x3f	; 63
  noInterrupts(); // Protect from a scheduler and prevent transactionBegin
    1604:	f8 94       	cli
  switch (interruptNumber) {
    1606:	88 23       	and	r24, r24
    1608:	21 f0       	breq	.+8      	; 0x1612 <_ZN8SPIClass17notUsingInterruptEh+0x18>
    160a:	81 30       	cpi	r24, 0x01	; 1
    160c:	21 f4       	brne	.+8      	; 0x1616 <_ZN8SPIClass17notUsingInterruptEh+0x1c>
  #ifdef SPI_INT0_MASK
  case 0: mask = SPI_INT0_MASK; break;
  #endif
  #ifdef SPI_INT1_MASK
  case 1: mask = SPI_INT1_MASK; break;
    160e:	82 e0       	ldi	r24, 0x02	; 2
    1610:	03 c0       	rjmp	.+6      	; 0x1618 <_ZN8SPIClass17notUsingInterruptEh+0x1e>
  uint8_t mask = 0;
  uint8_t sreg = SREG;
  noInterrupts(); // Protect from a scheduler and prevent transactionBegin
  switch (interruptNumber) {
  #ifdef SPI_INT0_MASK
  case 0: mask = SPI_INT0_MASK; break;
    1612:	81 e0       	ldi	r24, 0x01	; 1
    1614:	01 c0       	rjmp	.+2      	; 0x1618 <_ZN8SPIClass17notUsingInterruptEh+0x1e>
void SPIClass::notUsingInterrupt(uint8_t interruptNumber)
{
  // Once in mode 2 we can't go back to 0 without a proper reference count
  if (interruptMode == 2)
    return;
  uint8_t mask = 0;
    1616:	80 e0       	ldi	r24, 0x00	; 0
  #endif
  default:
    break;
    // this case can't be reached
  }
  interruptMask &= ~mask;
    1618:	80 95       	com	r24
    161a:	90 91 a0 04 	lds	r25, 0x04A0	; 0x8004a0 <_ZN8SPIClass13interruptMaskE>
    161e:	89 23       	and	r24, r25
    1620:	80 93 a0 04 	sts	0x04A0, r24	; 0x8004a0 <_ZN8SPIClass13interruptMaskE>
  if (!interruptMask)
    1624:	81 11       	cpse	r24, r1
    1626:	02 c0       	rjmp	.+4      	; 0x162c <_ZN8SPIClass17notUsingInterruptEh+0x32>
    interruptMode = 0;
    1628:	10 92 a1 04 	sts	0x04A1, r1	; 0x8004a1 <_ZN8SPIClass13interruptModeE>
  SREG = sreg;
    162c:	2f bf       	out	0x3f, r18	; 63
    162e:	08 95       	ret

00001630 <__subsf3>:
    1630:	50 58       	subi	r21, 0x80	; 128

00001632 <__addsf3>:
    1632:	bb 27       	eor	r27, r27
    1634:	aa 27       	eor	r26, r26
    1636:	0e 94 30 0b 	call	0x1660	; 0x1660 <__addsf3x>
    163a:	0c 94 08 0c 	jmp	0x1810	; 0x1810 <__fp_round>
    163e:	0e 94 fa 0b 	call	0x17f4	; 0x17f4 <__fp_pscA>
    1642:	38 f0       	brcs	.+14     	; 0x1652 <__addsf3+0x20>
    1644:	0e 94 01 0c 	call	0x1802	; 0x1802 <__fp_pscB>
    1648:	20 f0       	brcs	.+8      	; 0x1652 <__addsf3+0x20>
    164a:	39 f4       	brne	.+14     	; 0x165a <__addsf3+0x28>
    164c:	9f 3f       	cpi	r25, 0xFF	; 255
    164e:	19 f4       	brne	.+6      	; 0x1656 <__addsf3+0x24>
    1650:	26 f4       	brtc	.+8      	; 0x165a <__addsf3+0x28>
    1652:	0c 94 f7 0b 	jmp	0x17ee	; 0x17ee <__fp_nan>
    1656:	0e f4       	brtc	.+2      	; 0x165a <__addsf3+0x28>
    1658:	e0 95       	com	r30
    165a:	e7 fb       	bst	r30, 7
    165c:	0c 94 f1 0b 	jmp	0x17e2	; 0x17e2 <__fp_inf>

00001660 <__addsf3x>:
    1660:	e9 2f       	mov	r30, r25
    1662:	0e 94 19 0c 	call	0x1832	; 0x1832 <__fp_split3>
    1666:	58 f3       	brcs	.-42     	; 0x163e <__addsf3+0xc>
    1668:	ba 17       	cp	r27, r26
    166a:	62 07       	cpc	r22, r18
    166c:	73 07       	cpc	r23, r19
    166e:	84 07       	cpc	r24, r20
    1670:	95 07       	cpc	r25, r21
    1672:	20 f0       	brcs	.+8      	; 0x167c <__addsf3x+0x1c>
    1674:	79 f4       	brne	.+30     	; 0x1694 <__addsf3x+0x34>
    1676:	a6 f5       	brtc	.+104    	; 0x16e0 <__addsf3x+0x80>
    1678:	0c 94 3b 0c 	jmp	0x1876	; 0x1876 <__fp_zero>
    167c:	0e f4       	brtc	.+2      	; 0x1680 <__addsf3x+0x20>
    167e:	e0 95       	com	r30
    1680:	0b 2e       	mov	r0, r27
    1682:	ba 2f       	mov	r27, r26
    1684:	a0 2d       	mov	r26, r0
    1686:	0b 01       	movw	r0, r22
    1688:	b9 01       	movw	r22, r18
    168a:	90 01       	movw	r18, r0
    168c:	0c 01       	movw	r0, r24
    168e:	ca 01       	movw	r24, r20
    1690:	a0 01       	movw	r20, r0
    1692:	11 24       	eor	r1, r1
    1694:	ff 27       	eor	r31, r31
    1696:	59 1b       	sub	r21, r25
    1698:	99 f0       	breq	.+38     	; 0x16c0 <__addsf3x+0x60>
    169a:	59 3f       	cpi	r21, 0xF9	; 249
    169c:	50 f4       	brcc	.+20     	; 0x16b2 <__addsf3x+0x52>
    169e:	50 3e       	cpi	r21, 0xE0	; 224
    16a0:	68 f1       	brcs	.+90     	; 0x16fc <__addsf3x+0x9c>
    16a2:	1a 16       	cp	r1, r26
    16a4:	f0 40       	sbci	r31, 0x00	; 0
    16a6:	a2 2f       	mov	r26, r18
    16a8:	23 2f       	mov	r18, r19
    16aa:	34 2f       	mov	r19, r20
    16ac:	44 27       	eor	r20, r20
    16ae:	58 5f       	subi	r21, 0xF8	; 248
    16b0:	f3 cf       	rjmp	.-26     	; 0x1698 <__addsf3x+0x38>
    16b2:	46 95       	lsr	r20
    16b4:	37 95       	ror	r19
    16b6:	27 95       	ror	r18
    16b8:	a7 95       	ror	r26
    16ba:	f0 40       	sbci	r31, 0x00	; 0
    16bc:	53 95       	inc	r21
    16be:	c9 f7       	brne	.-14     	; 0x16b2 <__addsf3x+0x52>
    16c0:	7e f4       	brtc	.+30     	; 0x16e0 <__addsf3x+0x80>
    16c2:	1f 16       	cp	r1, r31
    16c4:	ba 0b       	sbc	r27, r26
    16c6:	62 0b       	sbc	r22, r18
    16c8:	73 0b       	sbc	r23, r19
    16ca:	84 0b       	sbc	r24, r20
    16cc:	ba f0       	brmi	.+46     	; 0x16fc <__addsf3x+0x9c>
    16ce:	91 50       	subi	r25, 0x01	; 1
    16d0:	a1 f0       	breq	.+40     	; 0x16fa <__addsf3x+0x9a>
    16d2:	ff 0f       	add	r31, r31
    16d4:	bb 1f       	adc	r27, r27
    16d6:	66 1f       	adc	r22, r22
    16d8:	77 1f       	adc	r23, r23
    16da:	88 1f       	adc	r24, r24
    16dc:	c2 f7       	brpl	.-16     	; 0x16ce <__addsf3x+0x6e>
    16de:	0e c0       	rjmp	.+28     	; 0x16fc <__addsf3x+0x9c>
    16e0:	ba 0f       	add	r27, r26
    16e2:	62 1f       	adc	r22, r18
    16e4:	73 1f       	adc	r23, r19
    16e6:	84 1f       	adc	r24, r20
    16e8:	48 f4       	brcc	.+18     	; 0x16fc <__addsf3x+0x9c>
    16ea:	87 95       	ror	r24
    16ec:	77 95       	ror	r23
    16ee:	67 95       	ror	r22
    16f0:	b7 95       	ror	r27
    16f2:	f7 95       	ror	r31
    16f4:	9e 3f       	cpi	r25, 0xFE	; 254
    16f6:	08 f0       	brcs	.+2      	; 0x16fa <__addsf3x+0x9a>
    16f8:	b0 cf       	rjmp	.-160    	; 0x165a <__addsf3+0x28>
    16fa:	93 95       	inc	r25
    16fc:	88 0f       	add	r24, r24
    16fe:	08 f0       	brcs	.+2      	; 0x1702 <__addsf3x+0xa2>
    1700:	99 27       	eor	r25, r25
    1702:	ee 0f       	add	r30, r30
    1704:	97 95       	ror	r25
    1706:	87 95       	ror	r24
    1708:	08 95       	ret

0000170a <__fixunssfsi>:
    170a:	0e 94 21 0c 	call	0x1842	; 0x1842 <__fp_splitA>
    170e:	88 f0       	brcs	.+34     	; 0x1732 <__fixunssfsi+0x28>
    1710:	9f 57       	subi	r25, 0x7F	; 127
    1712:	98 f0       	brcs	.+38     	; 0x173a <__fixunssfsi+0x30>
    1714:	b9 2f       	mov	r27, r25
    1716:	99 27       	eor	r25, r25
    1718:	b7 51       	subi	r27, 0x17	; 23
    171a:	b0 f0       	brcs	.+44     	; 0x1748 <__fixunssfsi+0x3e>
    171c:	e1 f0       	breq	.+56     	; 0x1756 <__fixunssfsi+0x4c>
    171e:	66 0f       	add	r22, r22
    1720:	77 1f       	adc	r23, r23
    1722:	88 1f       	adc	r24, r24
    1724:	99 1f       	adc	r25, r25
    1726:	1a f0       	brmi	.+6      	; 0x172e <__fixunssfsi+0x24>
    1728:	ba 95       	dec	r27
    172a:	c9 f7       	brne	.-14     	; 0x171e <__fixunssfsi+0x14>
    172c:	14 c0       	rjmp	.+40     	; 0x1756 <__fixunssfsi+0x4c>
    172e:	b1 30       	cpi	r27, 0x01	; 1
    1730:	91 f0       	breq	.+36     	; 0x1756 <__fixunssfsi+0x4c>
    1732:	0e 94 3b 0c 	call	0x1876	; 0x1876 <__fp_zero>
    1736:	b1 e0       	ldi	r27, 0x01	; 1
    1738:	08 95       	ret
    173a:	0c 94 3b 0c 	jmp	0x1876	; 0x1876 <__fp_zero>
    173e:	67 2f       	mov	r22, r23
    1740:	78 2f       	mov	r23, r24
    1742:	88 27       	eor	r24, r24
    1744:	b8 5f       	subi	r27, 0xF8	; 248
    1746:	39 f0       	breq	.+14     	; 0x1756 <__fixunssfsi+0x4c>
    1748:	b9 3f       	cpi	r27, 0xF9	; 249
    174a:	cc f3       	brlt	.-14     	; 0x173e <__fixunssfsi+0x34>
    174c:	86 95       	lsr	r24
    174e:	77 95       	ror	r23
    1750:	67 95       	ror	r22
    1752:	b3 95       	inc	r27
    1754:	d9 f7       	brne	.-10     	; 0x174c <__fixunssfsi+0x42>
    1756:	3e f4       	brtc	.+14     	; 0x1766 <__fixunssfsi+0x5c>
    1758:	90 95       	com	r25
    175a:	80 95       	com	r24
    175c:	70 95       	com	r23
    175e:	61 95       	neg	r22
    1760:	7f 4f       	sbci	r23, 0xFF	; 255
    1762:	8f 4f       	sbci	r24, 0xFF	; 255
    1764:	9f 4f       	sbci	r25, 0xFF	; 255
    1766:	08 95       	ret

00001768 <__floatunsisf>:
    1768:	e8 94       	clt
    176a:	09 c0       	rjmp	.+18     	; 0x177e <__floatsisf+0x12>

0000176c <__floatsisf>:
    176c:	97 fb       	bst	r25, 7
    176e:	3e f4       	brtc	.+14     	; 0x177e <__floatsisf+0x12>
    1770:	90 95       	com	r25
    1772:	80 95       	com	r24
    1774:	70 95       	com	r23
    1776:	61 95       	neg	r22
    1778:	7f 4f       	sbci	r23, 0xFF	; 255
    177a:	8f 4f       	sbci	r24, 0xFF	; 255
    177c:	9f 4f       	sbci	r25, 0xFF	; 255
    177e:	99 23       	and	r25, r25
    1780:	a9 f0       	breq	.+42     	; 0x17ac <__floatsisf+0x40>
    1782:	f9 2f       	mov	r31, r25
    1784:	96 e9       	ldi	r25, 0x96	; 150
    1786:	bb 27       	eor	r27, r27
    1788:	93 95       	inc	r25
    178a:	f6 95       	lsr	r31
    178c:	87 95       	ror	r24
    178e:	77 95       	ror	r23
    1790:	67 95       	ror	r22
    1792:	b7 95       	ror	r27
    1794:	f1 11       	cpse	r31, r1
    1796:	f8 cf       	rjmp	.-16     	; 0x1788 <__floatsisf+0x1c>
    1798:	fa f4       	brpl	.+62     	; 0x17d8 <__floatsisf+0x6c>
    179a:	bb 0f       	add	r27, r27
    179c:	11 f4       	brne	.+4      	; 0x17a2 <__floatsisf+0x36>
    179e:	60 ff       	sbrs	r22, 0
    17a0:	1b c0       	rjmp	.+54     	; 0x17d8 <__floatsisf+0x6c>
    17a2:	6f 5f       	subi	r22, 0xFF	; 255
    17a4:	7f 4f       	sbci	r23, 0xFF	; 255
    17a6:	8f 4f       	sbci	r24, 0xFF	; 255
    17a8:	9f 4f       	sbci	r25, 0xFF	; 255
    17aa:	16 c0       	rjmp	.+44     	; 0x17d8 <__floatsisf+0x6c>
    17ac:	88 23       	and	r24, r24
    17ae:	11 f0       	breq	.+4      	; 0x17b4 <__floatsisf+0x48>
    17b0:	96 e9       	ldi	r25, 0x96	; 150
    17b2:	11 c0       	rjmp	.+34     	; 0x17d6 <__floatsisf+0x6a>
    17b4:	77 23       	and	r23, r23
    17b6:	21 f0       	breq	.+8      	; 0x17c0 <__floatsisf+0x54>
    17b8:	9e e8       	ldi	r25, 0x8E	; 142
    17ba:	87 2f       	mov	r24, r23
    17bc:	76 2f       	mov	r23, r22
    17be:	05 c0       	rjmp	.+10     	; 0x17ca <__floatsisf+0x5e>
    17c0:	66 23       	and	r22, r22
    17c2:	71 f0       	breq	.+28     	; 0x17e0 <__floatsisf+0x74>
    17c4:	96 e8       	ldi	r25, 0x86	; 134
    17c6:	86 2f       	mov	r24, r22
    17c8:	70 e0       	ldi	r23, 0x00	; 0
    17ca:	60 e0       	ldi	r22, 0x00	; 0
    17cc:	2a f0       	brmi	.+10     	; 0x17d8 <__floatsisf+0x6c>
    17ce:	9a 95       	dec	r25
    17d0:	66 0f       	add	r22, r22
    17d2:	77 1f       	adc	r23, r23
    17d4:	88 1f       	adc	r24, r24
    17d6:	da f7       	brpl	.-10     	; 0x17ce <__floatsisf+0x62>
    17d8:	88 0f       	add	r24, r24
    17da:	96 95       	lsr	r25
    17dc:	87 95       	ror	r24
    17de:	97 f9       	bld	r25, 7
    17e0:	08 95       	ret

000017e2 <__fp_inf>:
    17e2:	97 f9       	bld	r25, 7
    17e4:	9f 67       	ori	r25, 0x7F	; 127
    17e6:	80 e8       	ldi	r24, 0x80	; 128
    17e8:	70 e0       	ldi	r23, 0x00	; 0
    17ea:	60 e0       	ldi	r22, 0x00	; 0
    17ec:	08 95       	ret

000017ee <__fp_nan>:
    17ee:	9f ef       	ldi	r25, 0xFF	; 255
    17f0:	80 ec       	ldi	r24, 0xC0	; 192
    17f2:	08 95       	ret

000017f4 <__fp_pscA>:
    17f4:	00 24       	eor	r0, r0
    17f6:	0a 94       	dec	r0
    17f8:	16 16       	cp	r1, r22
    17fa:	17 06       	cpc	r1, r23
    17fc:	18 06       	cpc	r1, r24
    17fe:	09 06       	cpc	r0, r25
    1800:	08 95       	ret

00001802 <__fp_pscB>:
    1802:	00 24       	eor	r0, r0
    1804:	0a 94       	dec	r0
    1806:	12 16       	cp	r1, r18
    1808:	13 06       	cpc	r1, r19
    180a:	14 06       	cpc	r1, r20
    180c:	05 06       	cpc	r0, r21
    180e:	08 95       	ret

00001810 <__fp_round>:
    1810:	09 2e       	mov	r0, r25
    1812:	03 94       	inc	r0
    1814:	00 0c       	add	r0, r0
    1816:	11 f4       	brne	.+4      	; 0x181c <__fp_round+0xc>
    1818:	88 23       	and	r24, r24
    181a:	52 f0       	brmi	.+20     	; 0x1830 <__fp_round+0x20>
    181c:	bb 0f       	add	r27, r27
    181e:	40 f4       	brcc	.+16     	; 0x1830 <__fp_round+0x20>
    1820:	bf 2b       	or	r27, r31
    1822:	11 f4       	brne	.+4      	; 0x1828 <__fp_round+0x18>
    1824:	60 ff       	sbrs	r22, 0
    1826:	04 c0       	rjmp	.+8      	; 0x1830 <__fp_round+0x20>
    1828:	6f 5f       	subi	r22, 0xFF	; 255
    182a:	7f 4f       	sbci	r23, 0xFF	; 255
    182c:	8f 4f       	sbci	r24, 0xFF	; 255
    182e:	9f 4f       	sbci	r25, 0xFF	; 255
    1830:	08 95       	ret

00001832 <__fp_split3>:
    1832:	57 fd       	sbrc	r21, 7
    1834:	90 58       	subi	r25, 0x80	; 128
    1836:	44 0f       	add	r20, r20
    1838:	55 1f       	adc	r21, r21
    183a:	59 f0       	breq	.+22     	; 0x1852 <__fp_splitA+0x10>
    183c:	5f 3f       	cpi	r21, 0xFF	; 255
    183e:	71 f0       	breq	.+28     	; 0x185c <__fp_splitA+0x1a>
    1840:	47 95       	ror	r20

00001842 <__fp_splitA>:
    1842:	88 0f       	add	r24, r24
    1844:	97 fb       	bst	r25, 7
    1846:	99 1f       	adc	r25, r25
    1848:	61 f0       	breq	.+24     	; 0x1862 <__fp_splitA+0x20>
    184a:	9f 3f       	cpi	r25, 0xFF	; 255
    184c:	79 f0       	breq	.+30     	; 0x186c <__fp_splitA+0x2a>
    184e:	87 95       	ror	r24
    1850:	08 95       	ret
    1852:	12 16       	cp	r1, r18
    1854:	13 06       	cpc	r1, r19
    1856:	14 06       	cpc	r1, r20
    1858:	55 1f       	adc	r21, r21
    185a:	f2 cf       	rjmp	.-28     	; 0x1840 <__fp_split3+0xe>
    185c:	46 95       	lsr	r20
    185e:	f1 df       	rcall	.-30     	; 0x1842 <__fp_splitA>
    1860:	08 c0       	rjmp	.+16     	; 0x1872 <__fp_splitA+0x30>
    1862:	16 16       	cp	r1, r22
    1864:	17 06       	cpc	r1, r23
    1866:	18 06       	cpc	r1, r24
    1868:	99 1f       	adc	r25, r25
    186a:	f1 cf       	rjmp	.-30     	; 0x184e <__fp_splitA+0xc>
    186c:	86 95       	lsr	r24
    186e:	71 05       	cpc	r23, r1
    1870:	61 05       	cpc	r22, r1
    1872:	08 94       	sec
    1874:	08 95       	ret

00001876 <__fp_zero>:
    1876:	e8 94       	clt

00001878 <__fp_szero>:
    1878:	bb 27       	eor	r27, r27
    187a:	66 27       	eor	r22, r22
    187c:	77 27       	eor	r23, r23
    187e:	cb 01       	movw	r24, r22
    1880:	97 f9       	bld	r25, 7
    1882:	08 95       	ret

00001884 <__gesf2>:
    1884:	0e 94 d1 0c 	call	0x19a2	; 0x19a2 <__fp_cmp>
    1888:	08 f4       	brcc	.+2      	; 0x188c <__gesf2+0x8>
    188a:	8f ef       	ldi	r24, 0xFF	; 255
    188c:	08 95       	ret

0000188e <pow>:
    188e:	fa 01       	movw	r30, r20
    1890:	ee 0f       	add	r30, r30
    1892:	ff 1f       	adc	r31, r31
    1894:	30 96       	adiw	r30, 0x00	; 0
    1896:	21 05       	cpc	r18, r1
    1898:	31 05       	cpc	r19, r1
    189a:	a1 f1       	breq	.+104    	; 0x1904 <pow+0x76>
    189c:	61 15       	cp	r22, r1
    189e:	71 05       	cpc	r23, r1
    18a0:	61 f4       	brne	.+24     	; 0x18ba <pow+0x2c>
    18a2:	80 38       	cpi	r24, 0x80	; 128
    18a4:	bf e3       	ldi	r27, 0x3F	; 63
    18a6:	9b 07       	cpc	r25, r27
    18a8:	49 f1       	breq	.+82     	; 0x18fc <pow+0x6e>
    18aa:	68 94       	set
    18ac:	90 38       	cpi	r25, 0x80	; 128
    18ae:	81 05       	cpc	r24, r1
    18b0:	61 f0       	breq	.+24     	; 0x18ca <pow+0x3c>
    18b2:	80 38       	cpi	r24, 0x80	; 128
    18b4:	bf ef       	ldi	r27, 0xFF	; 255
    18b6:	9b 07       	cpc	r25, r27
    18b8:	41 f0       	breq	.+16     	; 0x18ca <pow+0x3c>
    18ba:	99 23       	and	r25, r25
    18bc:	4a f5       	brpl	.+82     	; 0x1910 <pow+0x82>
    18be:	ff 3f       	cpi	r31, 0xFF	; 255
    18c0:	e1 05       	cpc	r30, r1
    18c2:	31 05       	cpc	r19, r1
    18c4:	21 05       	cpc	r18, r1
    18c6:	19 f1       	breq	.+70     	; 0x190e <pow+0x80>
    18c8:	e8 94       	clt
    18ca:	08 94       	sec
    18cc:	e7 95       	ror	r30
    18ce:	d9 01       	movw	r26, r18
    18d0:	aa 23       	and	r26, r26
    18d2:	29 f4       	brne	.+10     	; 0x18de <pow+0x50>
    18d4:	ab 2f       	mov	r26, r27
    18d6:	be 2f       	mov	r27, r30
    18d8:	f8 5f       	subi	r31, 0xF8	; 248
    18da:	d0 f3       	brcs	.-12     	; 0x18d0 <pow+0x42>
    18dc:	10 c0       	rjmp	.+32     	; 0x18fe <pow+0x70>
    18de:	ff 5f       	subi	r31, 0xFF	; 255
    18e0:	70 f4       	brcc	.+28     	; 0x18fe <pow+0x70>
    18e2:	a6 95       	lsr	r26
    18e4:	e0 f7       	brcc	.-8      	; 0x18de <pow+0x50>
    18e6:	f7 39       	cpi	r31, 0x97	; 151
    18e8:	50 f0       	brcs	.+20     	; 0x18fe <pow+0x70>
    18ea:	19 f0       	breq	.+6      	; 0x18f2 <pow+0x64>
    18ec:	ff 3a       	cpi	r31, 0xAF	; 175
    18ee:	38 f4       	brcc	.+14     	; 0x18fe <pow+0x70>
    18f0:	9f 77       	andi	r25, 0x7F	; 127
    18f2:	9f 93       	push	r25
    18f4:	0d d0       	rcall	.+26     	; 0x1910 <pow+0x82>
    18f6:	0f 90       	pop	r0
    18f8:	07 fc       	sbrc	r0, 7
    18fa:	90 58       	subi	r25, 0x80	; 128
    18fc:	08 95       	ret
    18fe:	46 f0       	brts	.+16     	; 0x1910 <pow+0x82>
    1900:	0c 94 f7 0b 	jmp	0x17ee	; 0x17ee <__fp_nan>
    1904:	60 e0       	ldi	r22, 0x00	; 0
    1906:	70 e0       	ldi	r23, 0x00	; 0
    1908:	80 e8       	ldi	r24, 0x80	; 128
    190a:	9f e3       	ldi	r25, 0x3F	; 63
    190c:	08 95       	ret
    190e:	4f e7       	ldi	r20, 0x7F	; 127
    1910:	9f 77       	andi	r25, 0x7F	; 127
    1912:	5f 93       	push	r21
    1914:	4f 93       	push	r20
    1916:	3f 93       	push	r19
    1918:	2f 93       	push	r18
    191a:	0e 94 66 0d 	call	0x1acc	; 0x1acc <log>
    191e:	2f 91       	pop	r18
    1920:	3f 91       	pop	r19
    1922:	4f 91       	pop	r20
    1924:	5f 91       	pop	r21
    1926:	0e 94 e2 0d 	call	0x1bc4	; 0x1bc4 <__mulsf3>
    192a:	0c 94 9f 0c 	jmp	0x193e	; 0x193e <exp>
    192e:	29 f4       	brne	.+10     	; 0x193a <pow+0xac>
    1930:	16 f0       	brts	.+4      	; 0x1936 <pow+0xa8>
    1932:	0c 94 f1 0b 	jmp	0x17e2	; 0x17e2 <__fp_inf>
    1936:	0c 94 3b 0c 	jmp	0x1876	; 0x1876 <__fp_zero>
    193a:	0c 94 f7 0b 	jmp	0x17ee	; 0x17ee <__fp_nan>

0000193e <exp>:
    193e:	0e 94 21 0c 	call	0x1842	; 0x1842 <__fp_splitA>
    1942:	a8 f3       	brcs	.-22     	; 0x192e <pow+0xa0>
    1944:	96 38       	cpi	r25, 0x86	; 134
    1946:	a0 f7       	brcc	.-24     	; 0x1930 <pow+0xa2>
    1948:	07 f8       	bld	r0, 7
    194a:	0f 92       	push	r0
    194c:	e8 94       	clt
    194e:	2b e3       	ldi	r18, 0x3B	; 59
    1950:	3a ea       	ldi	r19, 0xAA	; 170
    1952:	48 eb       	ldi	r20, 0xB8	; 184
    1954:	5f e7       	ldi	r21, 0x7F	; 127
    1956:	0e 94 f8 0d 	call	0x1bf0	; 0x1bf0 <__mulsf3_pse>
    195a:	0f 92       	push	r0
    195c:	0f 92       	push	r0
    195e:	0f 92       	push	r0
    1960:	4d b7       	in	r20, 0x3d	; 61
    1962:	5e b7       	in	r21, 0x3e	; 62
    1964:	0f 92       	push	r0
    1966:	0e 94 ae 0d 	call	0x1b5c	; 0x1b5c <modf>
    196a:	e8 e6       	ldi	r30, 0x68	; 104
    196c:	f0 e0       	ldi	r31, 0x00	; 0
    196e:	0e 94 f5 0c 	call	0x19ea	; 0x19ea <__fp_powser>
    1972:	4f 91       	pop	r20
    1974:	5f 91       	pop	r21
    1976:	ef 91       	pop	r30
    1978:	ff 91       	pop	r31
    197a:	e5 95       	asr	r30
    197c:	ee 1f       	adc	r30, r30
    197e:	ff 1f       	adc	r31, r31
    1980:	49 f0       	breq	.+18     	; 0x1994 <exp+0x56>
    1982:	fe 57       	subi	r31, 0x7E	; 126
    1984:	e0 68       	ori	r30, 0x80	; 128
    1986:	44 27       	eor	r20, r20
    1988:	ee 0f       	add	r30, r30
    198a:	44 1f       	adc	r20, r20
    198c:	fa 95       	dec	r31
    198e:	e1 f7       	brne	.-8      	; 0x1988 <exp+0x4a>
    1990:	41 95       	neg	r20
    1992:	55 0b       	sbc	r21, r21
    1994:	0e 94 28 0d 	call	0x1a50	; 0x1a50 <ldexp>
    1998:	0f 90       	pop	r0
    199a:	07 fe       	sbrs	r0, 7
    199c:	0c 94 1c 0d 	jmp	0x1a38	; 0x1a38 <inverse>
    19a0:	08 95       	ret

000019a2 <__fp_cmp>:
    19a2:	99 0f       	add	r25, r25
    19a4:	00 08       	sbc	r0, r0
    19a6:	55 0f       	add	r21, r21
    19a8:	aa 0b       	sbc	r26, r26
    19aa:	e0 e8       	ldi	r30, 0x80	; 128
    19ac:	fe ef       	ldi	r31, 0xFE	; 254
    19ae:	16 16       	cp	r1, r22
    19b0:	17 06       	cpc	r1, r23
    19b2:	e8 07       	cpc	r30, r24
    19b4:	f9 07       	cpc	r31, r25
    19b6:	c0 f0       	brcs	.+48     	; 0x19e8 <__fp_cmp+0x46>
    19b8:	12 16       	cp	r1, r18
    19ba:	13 06       	cpc	r1, r19
    19bc:	e4 07       	cpc	r30, r20
    19be:	f5 07       	cpc	r31, r21
    19c0:	98 f0       	brcs	.+38     	; 0x19e8 <__fp_cmp+0x46>
    19c2:	62 1b       	sub	r22, r18
    19c4:	73 0b       	sbc	r23, r19
    19c6:	84 0b       	sbc	r24, r20
    19c8:	95 0b       	sbc	r25, r21
    19ca:	39 f4       	brne	.+14     	; 0x19da <__fp_cmp+0x38>
    19cc:	0a 26       	eor	r0, r26
    19ce:	61 f0       	breq	.+24     	; 0x19e8 <__fp_cmp+0x46>
    19d0:	23 2b       	or	r18, r19
    19d2:	24 2b       	or	r18, r20
    19d4:	25 2b       	or	r18, r21
    19d6:	21 f4       	brne	.+8      	; 0x19e0 <__fp_cmp+0x3e>
    19d8:	08 95       	ret
    19da:	0a 26       	eor	r0, r26
    19dc:	09 f4       	brne	.+2      	; 0x19e0 <__fp_cmp+0x3e>
    19de:	a1 40       	sbci	r26, 0x01	; 1
    19e0:	a6 95       	lsr	r26
    19e2:	8f ef       	ldi	r24, 0xFF	; 255
    19e4:	81 1d       	adc	r24, r1
    19e6:	81 1d       	adc	r24, r1
    19e8:	08 95       	ret

000019ea <__fp_powser>:
    19ea:	df 93       	push	r29
    19ec:	cf 93       	push	r28
    19ee:	1f 93       	push	r17
    19f0:	0f 93       	push	r16
    19f2:	ff 92       	push	r15
    19f4:	ef 92       	push	r14
    19f6:	df 92       	push	r13
    19f8:	7b 01       	movw	r14, r22
    19fa:	8c 01       	movw	r16, r24
    19fc:	68 94       	set
    19fe:	06 c0       	rjmp	.+12     	; 0x1a0c <__fp_powser+0x22>
    1a00:	da 2e       	mov	r13, r26
    1a02:	ef 01       	movw	r28, r30
    1a04:	0e 94 f5 0d 	call	0x1bea	; 0x1bea <__mulsf3x>
    1a08:	fe 01       	movw	r30, r28
    1a0a:	e8 94       	clt
    1a0c:	a5 91       	lpm	r26, Z+
    1a0e:	25 91       	lpm	r18, Z+
    1a10:	35 91       	lpm	r19, Z+
    1a12:	45 91       	lpm	r20, Z+
    1a14:	55 91       	lpm	r21, Z+
    1a16:	a6 f3       	brts	.-24     	; 0x1a00 <__fp_powser+0x16>
    1a18:	ef 01       	movw	r28, r30
    1a1a:	0e 94 30 0b 	call	0x1660	; 0x1660 <__addsf3x>
    1a1e:	fe 01       	movw	r30, r28
    1a20:	97 01       	movw	r18, r14
    1a22:	a8 01       	movw	r20, r16
    1a24:	da 94       	dec	r13
    1a26:	69 f7       	brne	.-38     	; 0x1a02 <__fp_powser+0x18>
    1a28:	df 90       	pop	r13
    1a2a:	ef 90       	pop	r14
    1a2c:	ff 90       	pop	r15
    1a2e:	0f 91       	pop	r16
    1a30:	1f 91       	pop	r17
    1a32:	cf 91       	pop	r28
    1a34:	df 91       	pop	r29
    1a36:	08 95       	ret

00001a38 <inverse>:
    1a38:	9b 01       	movw	r18, r22
    1a3a:	ac 01       	movw	r20, r24
    1a3c:	60 e0       	ldi	r22, 0x00	; 0
    1a3e:	70 e0       	ldi	r23, 0x00	; 0
    1a40:	80 e8       	ldi	r24, 0x80	; 128
    1a42:	9f e3       	ldi	r25, 0x3F	; 63
    1a44:	0c 94 4f 0e 	jmp	0x1c9e	; 0x1c9e <__divsf3>
    1a48:	0c 94 f1 0b 	jmp	0x17e2	; 0x17e2 <__fp_inf>
    1a4c:	0c 94 c1 0e 	jmp	0x1d82	; 0x1d82 <__fp_mpack>

00001a50 <ldexp>:
    1a50:	0e 94 21 0c 	call	0x1842	; 0x1842 <__fp_splitA>
    1a54:	d8 f3       	brcs	.-10     	; 0x1a4c <inverse+0x14>
    1a56:	99 23       	and	r25, r25
    1a58:	c9 f3       	breq	.-14     	; 0x1a4c <inverse+0x14>
    1a5a:	94 0f       	add	r25, r20
    1a5c:	51 1d       	adc	r21, r1
    1a5e:	a3 f3       	brvs	.-24     	; 0x1a48 <inverse+0x10>
    1a60:	91 50       	subi	r25, 0x01	; 1
    1a62:	50 40       	sbci	r21, 0x00	; 0
    1a64:	94 f0       	brlt	.+36     	; 0x1a8a <ldexp+0x3a>
    1a66:	59 f0       	breq	.+22     	; 0x1a7e <ldexp+0x2e>
    1a68:	88 23       	and	r24, r24
    1a6a:	32 f0       	brmi	.+12     	; 0x1a78 <ldexp+0x28>
    1a6c:	66 0f       	add	r22, r22
    1a6e:	77 1f       	adc	r23, r23
    1a70:	88 1f       	adc	r24, r24
    1a72:	91 50       	subi	r25, 0x01	; 1
    1a74:	50 40       	sbci	r21, 0x00	; 0
    1a76:	c1 f7       	brne	.-16     	; 0x1a68 <ldexp+0x18>
    1a78:	9e 3f       	cpi	r25, 0xFE	; 254
    1a7a:	51 05       	cpc	r21, r1
    1a7c:	2c f7       	brge	.-54     	; 0x1a48 <inverse+0x10>
    1a7e:	88 0f       	add	r24, r24
    1a80:	91 1d       	adc	r25, r1
    1a82:	96 95       	lsr	r25
    1a84:	87 95       	ror	r24
    1a86:	97 f9       	bld	r25, 7
    1a88:	08 95       	ret
    1a8a:	5f 3f       	cpi	r21, 0xFF	; 255
    1a8c:	ac f0       	brlt	.+42     	; 0x1ab8 <ldexp+0x68>
    1a8e:	98 3e       	cpi	r25, 0xE8	; 232
    1a90:	9c f0       	brlt	.+38     	; 0x1ab8 <ldexp+0x68>
    1a92:	bb 27       	eor	r27, r27
    1a94:	86 95       	lsr	r24
    1a96:	77 95       	ror	r23
    1a98:	67 95       	ror	r22
    1a9a:	b7 95       	ror	r27
    1a9c:	08 f4       	brcc	.+2      	; 0x1aa0 <ldexp+0x50>
    1a9e:	b1 60       	ori	r27, 0x01	; 1
    1aa0:	93 95       	inc	r25
    1aa2:	c1 f7       	brne	.-16     	; 0x1a94 <ldexp+0x44>
    1aa4:	bb 0f       	add	r27, r27
    1aa6:	58 f7       	brcc	.-42     	; 0x1a7e <ldexp+0x2e>
    1aa8:	11 f4       	brne	.+4      	; 0x1aae <ldexp+0x5e>
    1aaa:	60 ff       	sbrs	r22, 0
    1aac:	e8 cf       	rjmp	.-48     	; 0x1a7e <ldexp+0x2e>
    1aae:	6f 5f       	subi	r22, 0xFF	; 255
    1ab0:	7f 4f       	sbci	r23, 0xFF	; 255
    1ab2:	8f 4f       	sbci	r24, 0xFF	; 255
    1ab4:	9f 4f       	sbci	r25, 0xFF	; 255
    1ab6:	e3 cf       	rjmp	.-58     	; 0x1a7e <ldexp+0x2e>
    1ab8:	0c 94 3c 0c 	jmp	0x1878	; 0x1878 <__fp_szero>
    1abc:	16 f0       	brts	.+4      	; 0x1ac2 <ldexp+0x72>
    1abe:	0c 94 c1 0e 	jmp	0x1d82	; 0x1d82 <__fp_mpack>
    1ac2:	0c 94 f7 0b 	jmp	0x17ee	; 0x17ee <__fp_nan>
    1ac6:	68 94       	set
    1ac8:	0c 94 f1 0b 	jmp	0x17e2	; 0x17e2 <__fp_inf>

00001acc <log>:
    1acc:	0e 94 21 0c 	call	0x1842	; 0x1842 <__fp_splitA>
    1ad0:	a8 f3       	brcs	.-22     	; 0x1abc <ldexp+0x6c>
    1ad2:	99 23       	and	r25, r25
    1ad4:	c1 f3       	breq	.-16     	; 0x1ac6 <ldexp+0x76>
    1ad6:	ae f3       	brts	.-22     	; 0x1ac2 <ldexp+0x72>
    1ad8:	df 93       	push	r29
    1ada:	cf 93       	push	r28
    1adc:	1f 93       	push	r17
    1ade:	0f 93       	push	r16
    1ae0:	ff 92       	push	r15
    1ae2:	c9 2f       	mov	r28, r25
    1ae4:	dd 27       	eor	r29, r29
    1ae6:	88 23       	and	r24, r24
    1ae8:	2a f0       	brmi	.+10     	; 0x1af4 <log+0x28>
    1aea:	21 97       	sbiw	r28, 0x01	; 1
    1aec:	66 0f       	add	r22, r22
    1aee:	77 1f       	adc	r23, r23
    1af0:	88 1f       	adc	r24, r24
    1af2:	da f7       	brpl	.-10     	; 0x1aea <log+0x1e>
    1af4:	20 e0       	ldi	r18, 0x00	; 0
    1af6:	30 e0       	ldi	r19, 0x00	; 0
    1af8:	40 e8       	ldi	r20, 0x80	; 128
    1afa:	5f eb       	ldi	r21, 0xBF	; 191
    1afc:	9f e3       	ldi	r25, 0x3F	; 63
    1afe:	88 39       	cpi	r24, 0x98	; 152
    1b00:	20 f0       	brcs	.+8      	; 0x1b0a <log+0x3e>
    1b02:	80 3e       	cpi	r24, 0xE0	; 224
    1b04:	38 f0       	brcs	.+14     	; 0x1b14 <log+0x48>
    1b06:	21 96       	adiw	r28, 0x01	; 1
    1b08:	8f 77       	andi	r24, 0x7F	; 127
    1b0a:	0e 94 19 0b 	call	0x1632	; 0x1632 <__addsf3>
    1b0e:	e0 e9       	ldi	r30, 0x90	; 144
    1b10:	f0 e0       	ldi	r31, 0x00	; 0
    1b12:	04 c0       	rjmp	.+8      	; 0x1b1c <log+0x50>
    1b14:	0e 94 19 0b 	call	0x1632	; 0x1632 <__addsf3>
    1b18:	ed eb       	ldi	r30, 0xBD	; 189
    1b1a:	f0 e0       	ldi	r31, 0x00	; 0
    1b1c:	0e 94 f5 0c 	call	0x19ea	; 0x19ea <__fp_powser>
    1b20:	8b 01       	movw	r16, r22
    1b22:	be 01       	movw	r22, r28
    1b24:	ec 01       	movw	r28, r24
    1b26:	fb 2e       	mov	r15, r27
    1b28:	6f 57       	subi	r22, 0x7F	; 127
    1b2a:	71 09       	sbc	r23, r1
    1b2c:	75 95       	asr	r23
    1b2e:	77 1f       	adc	r23, r23
    1b30:	88 0b       	sbc	r24, r24
    1b32:	99 0b       	sbc	r25, r25
    1b34:	0e 94 b6 0b 	call	0x176c	; 0x176c <__floatsisf>
    1b38:	28 e1       	ldi	r18, 0x18	; 24
    1b3a:	32 e7       	ldi	r19, 0x72	; 114
    1b3c:	41 e3       	ldi	r20, 0x31	; 49
    1b3e:	5f e3       	ldi	r21, 0x3F	; 63
    1b40:	0e 94 f5 0d 	call	0x1bea	; 0x1bea <__mulsf3x>
    1b44:	af 2d       	mov	r26, r15
    1b46:	98 01       	movw	r18, r16
    1b48:	ae 01       	movw	r20, r28
    1b4a:	ff 90       	pop	r15
    1b4c:	0f 91       	pop	r16
    1b4e:	1f 91       	pop	r17
    1b50:	cf 91       	pop	r28
    1b52:	df 91       	pop	r29
    1b54:	0e 94 30 0b 	call	0x1660	; 0x1660 <__addsf3x>
    1b58:	0c 94 08 0c 	jmp	0x1810	; 0x1810 <__fp_round>

00001b5c <modf>:
    1b5c:	fa 01       	movw	r30, r20
    1b5e:	dc 01       	movw	r26, r24
    1b60:	aa 0f       	add	r26, r26
    1b62:	bb 1f       	adc	r27, r27
    1b64:	9b 01       	movw	r18, r22
    1b66:	ac 01       	movw	r20, r24
    1b68:	bf 57       	subi	r27, 0x7F	; 127
    1b6a:	28 f4       	brcc	.+10     	; 0x1b76 <modf+0x1a>
    1b6c:	22 27       	eor	r18, r18
    1b6e:	33 27       	eor	r19, r19
    1b70:	44 27       	eor	r20, r20
    1b72:	50 78       	andi	r21, 0x80	; 128
    1b74:	20 c0       	rjmp	.+64     	; 0x1bb6 <modf+0x5a>
    1b76:	b7 51       	subi	r27, 0x17	; 23
    1b78:	90 f4       	brcc	.+36     	; 0x1b9e <modf+0x42>
    1b7a:	ab 2f       	mov	r26, r27
    1b7c:	00 24       	eor	r0, r0
    1b7e:	46 95       	lsr	r20
    1b80:	37 95       	ror	r19
    1b82:	27 95       	ror	r18
    1b84:	01 1c       	adc	r0, r1
    1b86:	a3 95       	inc	r26
    1b88:	d2 f3       	brmi	.-12     	; 0x1b7e <modf+0x22>
    1b8a:	00 20       	and	r0, r0
    1b8c:	71 f0       	breq	.+28     	; 0x1baa <modf+0x4e>
    1b8e:	22 0f       	add	r18, r18
    1b90:	33 1f       	adc	r19, r19
    1b92:	44 1f       	adc	r20, r20
    1b94:	b3 95       	inc	r27
    1b96:	da f3       	brmi	.-10     	; 0x1b8e <modf+0x32>
    1b98:	0e d0       	rcall	.+28     	; 0x1bb6 <modf+0x5a>
    1b9a:	0c 94 18 0b 	jmp	0x1630	; 0x1630 <__subsf3>
    1b9e:	61 30       	cpi	r22, 0x01	; 1
    1ba0:	71 05       	cpc	r23, r1
    1ba2:	a0 e8       	ldi	r26, 0x80	; 128
    1ba4:	8a 07       	cpc	r24, r26
    1ba6:	b9 46       	sbci	r27, 0x69	; 105
    1ba8:	30 f4       	brcc	.+12     	; 0x1bb6 <modf+0x5a>
    1baa:	9b 01       	movw	r18, r22
    1bac:	ac 01       	movw	r20, r24
    1bae:	66 27       	eor	r22, r22
    1bb0:	77 27       	eor	r23, r23
    1bb2:	88 27       	eor	r24, r24
    1bb4:	90 78       	andi	r25, 0x80	; 128
    1bb6:	30 96       	adiw	r30, 0x00	; 0
    1bb8:	21 f0       	breq	.+8      	; 0x1bc2 <modf+0x66>
    1bba:	20 83       	st	Z, r18
    1bbc:	31 83       	std	Z+1, r19	; 0x01
    1bbe:	42 83       	std	Z+2, r20	; 0x02
    1bc0:	53 83       	std	Z+3, r21	; 0x03
    1bc2:	08 95       	ret

00001bc4 <__mulsf3>:
    1bc4:	0e 94 f5 0d 	call	0x1bea	; 0x1bea <__mulsf3x>
    1bc8:	0c 94 08 0c 	jmp	0x1810	; 0x1810 <__fp_round>
    1bcc:	0e 94 fa 0b 	call	0x17f4	; 0x17f4 <__fp_pscA>
    1bd0:	38 f0       	brcs	.+14     	; 0x1be0 <__mulsf3+0x1c>
    1bd2:	0e 94 01 0c 	call	0x1802	; 0x1802 <__fp_pscB>
    1bd6:	20 f0       	brcs	.+8      	; 0x1be0 <__mulsf3+0x1c>
    1bd8:	95 23       	and	r25, r21
    1bda:	11 f0       	breq	.+4      	; 0x1be0 <__mulsf3+0x1c>
    1bdc:	0c 94 f1 0b 	jmp	0x17e2	; 0x17e2 <__fp_inf>
    1be0:	0c 94 f7 0b 	jmp	0x17ee	; 0x17ee <__fp_nan>
    1be4:	11 24       	eor	r1, r1
    1be6:	0c 94 3c 0c 	jmp	0x1878	; 0x1878 <__fp_szero>

00001bea <__mulsf3x>:
    1bea:	0e 94 19 0c 	call	0x1832	; 0x1832 <__fp_split3>
    1bee:	70 f3       	brcs	.-36     	; 0x1bcc <__mulsf3+0x8>

00001bf0 <__mulsf3_pse>:
    1bf0:	95 9f       	mul	r25, r21
    1bf2:	c1 f3       	breq	.-16     	; 0x1be4 <__mulsf3+0x20>
    1bf4:	95 0f       	add	r25, r21
    1bf6:	50 e0       	ldi	r21, 0x00	; 0
    1bf8:	55 1f       	adc	r21, r21
    1bfa:	62 9f       	mul	r22, r18
    1bfc:	f0 01       	movw	r30, r0
    1bfe:	72 9f       	mul	r23, r18
    1c00:	bb 27       	eor	r27, r27
    1c02:	f0 0d       	add	r31, r0
    1c04:	b1 1d       	adc	r27, r1
    1c06:	63 9f       	mul	r22, r19
    1c08:	aa 27       	eor	r26, r26
    1c0a:	f0 0d       	add	r31, r0
    1c0c:	b1 1d       	adc	r27, r1
    1c0e:	aa 1f       	adc	r26, r26
    1c10:	64 9f       	mul	r22, r20
    1c12:	66 27       	eor	r22, r22
    1c14:	b0 0d       	add	r27, r0
    1c16:	a1 1d       	adc	r26, r1
    1c18:	66 1f       	adc	r22, r22
    1c1a:	82 9f       	mul	r24, r18
    1c1c:	22 27       	eor	r18, r18
    1c1e:	b0 0d       	add	r27, r0
    1c20:	a1 1d       	adc	r26, r1
    1c22:	62 1f       	adc	r22, r18
    1c24:	73 9f       	mul	r23, r19
    1c26:	b0 0d       	add	r27, r0
    1c28:	a1 1d       	adc	r26, r1
    1c2a:	62 1f       	adc	r22, r18
    1c2c:	83 9f       	mul	r24, r19
    1c2e:	a0 0d       	add	r26, r0
    1c30:	61 1d       	adc	r22, r1
    1c32:	22 1f       	adc	r18, r18
    1c34:	74 9f       	mul	r23, r20
    1c36:	33 27       	eor	r19, r19
    1c38:	a0 0d       	add	r26, r0
    1c3a:	61 1d       	adc	r22, r1
    1c3c:	23 1f       	adc	r18, r19
    1c3e:	84 9f       	mul	r24, r20
    1c40:	60 0d       	add	r22, r0
    1c42:	21 1d       	adc	r18, r1
    1c44:	82 2f       	mov	r24, r18
    1c46:	76 2f       	mov	r23, r22
    1c48:	6a 2f       	mov	r22, r26
    1c4a:	11 24       	eor	r1, r1
    1c4c:	9f 57       	subi	r25, 0x7F	; 127
    1c4e:	50 40       	sbci	r21, 0x00	; 0
    1c50:	9a f0       	brmi	.+38     	; 0x1c78 <__mulsf3_pse+0x88>
    1c52:	f1 f0       	breq	.+60     	; 0x1c90 <__mulsf3_pse+0xa0>
    1c54:	88 23       	and	r24, r24
    1c56:	4a f0       	brmi	.+18     	; 0x1c6a <__mulsf3_pse+0x7a>
    1c58:	ee 0f       	add	r30, r30
    1c5a:	ff 1f       	adc	r31, r31
    1c5c:	bb 1f       	adc	r27, r27
    1c5e:	66 1f       	adc	r22, r22
    1c60:	77 1f       	adc	r23, r23
    1c62:	88 1f       	adc	r24, r24
    1c64:	91 50       	subi	r25, 0x01	; 1
    1c66:	50 40       	sbci	r21, 0x00	; 0
    1c68:	a9 f7       	brne	.-22     	; 0x1c54 <__mulsf3_pse+0x64>
    1c6a:	9e 3f       	cpi	r25, 0xFE	; 254
    1c6c:	51 05       	cpc	r21, r1
    1c6e:	80 f0       	brcs	.+32     	; 0x1c90 <__mulsf3_pse+0xa0>
    1c70:	0c 94 f1 0b 	jmp	0x17e2	; 0x17e2 <__fp_inf>
    1c74:	0c 94 3c 0c 	jmp	0x1878	; 0x1878 <__fp_szero>
    1c78:	5f 3f       	cpi	r21, 0xFF	; 255
    1c7a:	e4 f3       	brlt	.-8      	; 0x1c74 <__mulsf3_pse+0x84>
    1c7c:	98 3e       	cpi	r25, 0xE8	; 232
    1c7e:	d4 f3       	brlt	.-12     	; 0x1c74 <__mulsf3_pse+0x84>
    1c80:	86 95       	lsr	r24
    1c82:	77 95       	ror	r23
    1c84:	67 95       	ror	r22
    1c86:	b7 95       	ror	r27
    1c88:	f7 95       	ror	r31
    1c8a:	e7 95       	ror	r30
    1c8c:	9f 5f       	subi	r25, 0xFF	; 255
    1c8e:	c1 f7       	brne	.-16     	; 0x1c80 <__mulsf3_pse+0x90>
    1c90:	fe 2b       	or	r31, r30
    1c92:	88 0f       	add	r24, r24
    1c94:	91 1d       	adc	r25, r1
    1c96:	96 95       	lsr	r25
    1c98:	87 95       	ror	r24
    1c9a:	97 f9       	bld	r25, 7
    1c9c:	08 95       	ret

00001c9e <__divsf3>:
    1c9e:	0e 94 63 0e 	call	0x1cc6	; 0x1cc6 <__divsf3x>
    1ca2:	0c 94 08 0c 	jmp	0x1810	; 0x1810 <__fp_round>
    1ca6:	0e 94 01 0c 	call	0x1802	; 0x1802 <__fp_pscB>
    1caa:	58 f0       	brcs	.+22     	; 0x1cc2 <__divsf3+0x24>
    1cac:	0e 94 fa 0b 	call	0x17f4	; 0x17f4 <__fp_pscA>
    1cb0:	40 f0       	brcs	.+16     	; 0x1cc2 <__divsf3+0x24>
    1cb2:	29 f4       	brne	.+10     	; 0x1cbe <__divsf3+0x20>
    1cb4:	5f 3f       	cpi	r21, 0xFF	; 255
    1cb6:	29 f0       	breq	.+10     	; 0x1cc2 <__divsf3+0x24>
    1cb8:	0c 94 f1 0b 	jmp	0x17e2	; 0x17e2 <__fp_inf>
    1cbc:	51 11       	cpse	r21, r1
    1cbe:	0c 94 3c 0c 	jmp	0x1878	; 0x1878 <__fp_szero>
    1cc2:	0c 94 f7 0b 	jmp	0x17ee	; 0x17ee <__fp_nan>

00001cc6 <__divsf3x>:
    1cc6:	0e 94 19 0c 	call	0x1832	; 0x1832 <__fp_split3>
    1cca:	68 f3       	brcs	.-38     	; 0x1ca6 <__divsf3+0x8>

00001ccc <__divsf3_pse>:
    1ccc:	99 23       	and	r25, r25
    1cce:	b1 f3       	breq	.-20     	; 0x1cbc <__divsf3+0x1e>
    1cd0:	55 23       	and	r21, r21
    1cd2:	91 f3       	breq	.-28     	; 0x1cb8 <__divsf3+0x1a>
    1cd4:	95 1b       	sub	r25, r21
    1cd6:	55 0b       	sbc	r21, r21
    1cd8:	bb 27       	eor	r27, r27
    1cda:	aa 27       	eor	r26, r26
    1cdc:	62 17       	cp	r22, r18
    1cde:	73 07       	cpc	r23, r19
    1ce0:	84 07       	cpc	r24, r20
    1ce2:	38 f0       	brcs	.+14     	; 0x1cf2 <__divsf3_pse+0x26>
    1ce4:	9f 5f       	subi	r25, 0xFF	; 255
    1ce6:	5f 4f       	sbci	r21, 0xFF	; 255
    1ce8:	22 0f       	add	r18, r18
    1cea:	33 1f       	adc	r19, r19
    1cec:	44 1f       	adc	r20, r20
    1cee:	aa 1f       	adc	r26, r26
    1cf0:	a9 f3       	breq	.-22     	; 0x1cdc <__divsf3_pse+0x10>
    1cf2:	35 d0       	rcall	.+106    	; 0x1d5e <__divsf3_pse+0x92>
    1cf4:	0e 2e       	mov	r0, r30
    1cf6:	3a f0       	brmi	.+14     	; 0x1d06 <__divsf3_pse+0x3a>
    1cf8:	e0 e8       	ldi	r30, 0x80	; 128
    1cfa:	32 d0       	rcall	.+100    	; 0x1d60 <__divsf3_pse+0x94>
    1cfc:	91 50       	subi	r25, 0x01	; 1
    1cfe:	50 40       	sbci	r21, 0x00	; 0
    1d00:	e6 95       	lsr	r30
    1d02:	00 1c       	adc	r0, r0
    1d04:	ca f7       	brpl	.-14     	; 0x1cf8 <__divsf3_pse+0x2c>
    1d06:	2b d0       	rcall	.+86     	; 0x1d5e <__divsf3_pse+0x92>
    1d08:	fe 2f       	mov	r31, r30
    1d0a:	29 d0       	rcall	.+82     	; 0x1d5e <__divsf3_pse+0x92>
    1d0c:	66 0f       	add	r22, r22
    1d0e:	77 1f       	adc	r23, r23
    1d10:	88 1f       	adc	r24, r24
    1d12:	bb 1f       	adc	r27, r27
    1d14:	26 17       	cp	r18, r22
    1d16:	37 07       	cpc	r19, r23
    1d18:	48 07       	cpc	r20, r24
    1d1a:	ab 07       	cpc	r26, r27
    1d1c:	b0 e8       	ldi	r27, 0x80	; 128
    1d1e:	09 f0       	breq	.+2      	; 0x1d22 <__divsf3_pse+0x56>
    1d20:	bb 0b       	sbc	r27, r27
    1d22:	80 2d       	mov	r24, r0
    1d24:	bf 01       	movw	r22, r30
    1d26:	ff 27       	eor	r31, r31
    1d28:	93 58       	subi	r25, 0x83	; 131
    1d2a:	5f 4f       	sbci	r21, 0xFF	; 255
    1d2c:	3a f0       	brmi	.+14     	; 0x1d3c <__divsf3_pse+0x70>
    1d2e:	9e 3f       	cpi	r25, 0xFE	; 254
    1d30:	51 05       	cpc	r21, r1
    1d32:	78 f0       	brcs	.+30     	; 0x1d52 <__divsf3_pse+0x86>
    1d34:	0c 94 f1 0b 	jmp	0x17e2	; 0x17e2 <__fp_inf>
    1d38:	0c 94 3c 0c 	jmp	0x1878	; 0x1878 <__fp_szero>
    1d3c:	5f 3f       	cpi	r21, 0xFF	; 255
    1d3e:	e4 f3       	brlt	.-8      	; 0x1d38 <__divsf3_pse+0x6c>
    1d40:	98 3e       	cpi	r25, 0xE8	; 232
    1d42:	d4 f3       	brlt	.-12     	; 0x1d38 <__divsf3_pse+0x6c>
    1d44:	86 95       	lsr	r24
    1d46:	77 95       	ror	r23
    1d48:	67 95       	ror	r22
    1d4a:	b7 95       	ror	r27
    1d4c:	f7 95       	ror	r31
    1d4e:	9f 5f       	subi	r25, 0xFF	; 255
    1d50:	c9 f7       	brne	.-14     	; 0x1d44 <__divsf3_pse+0x78>
    1d52:	88 0f       	add	r24, r24
    1d54:	91 1d       	adc	r25, r1
    1d56:	96 95       	lsr	r25
    1d58:	87 95       	ror	r24
    1d5a:	97 f9       	bld	r25, 7
    1d5c:	08 95       	ret
    1d5e:	e1 e0       	ldi	r30, 0x01	; 1
    1d60:	66 0f       	add	r22, r22
    1d62:	77 1f       	adc	r23, r23
    1d64:	88 1f       	adc	r24, r24
    1d66:	bb 1f       	adc	r27, r27
    1d68:	62 17       	cp	r22, r18
    1d6a:	73 07       	cpc	r23, r19
    1d6c:	84 07       	cpc	r24, r20
    1d6e:	ba 07       	cpc	r27, r26
    1d70:	20 f0       	brcs	.+8      	; 0x1d7a <__divsf3_pse+0xae>
    1d72:	62 1b       	sub	r22, r18
    1d74:	73 0b       	sbc	r23, r19
    1d76:	84 0b       	sbc	r24, r20
    1d78:	ba 0b       	sbc	r27, r26
    1d7a:	ee 1f       	adc	r30, r30
    1d7c:	88 f7       	brcc	.-30     	; 0x1d60 <__divsf3_pse+0x94>
    1d7e:	e0 95       	com	r30
    1d80:	08 95       	ret

00001d82 <__fp_mpack>:
    1d82:	9f 3f       	cpi	r25, 0xFF	; 255
    1d84:	31 f0       	breq	.+12     	; 0x1d92 <__fp_mpack_finite+0xc>

00001d86 <__fp_mpack_finite>:
    1d86:	91 50       	subi	r25, 0x01	; 1
    1d88:	20 f4       	brcc	.+8      	; 0x1d92 <__fp_mpack_finite+0xc>
    1d8a:	87 95       	ror	r24
    1d8c:	77 95       	ror	r23
    1d8e:	67 95       	ror	r22
    1d90:	b7 95       	ror	r27
    1d92:	88 0f       	add	r24, r24
    1d94:	91 1d       	adc	r25, r1
    1d96:	96 95       	lsr	r25
    1d98:	87 95       	ror	r24
    1d9a:	97 f9       	bld	r25, 7
    1d9c:	08 95       	ret

00001d9e <_ZN14HardwareSerial9availableEv>:
  // clear any received data
  _rx_buffer_head = _rx_buffer_tail;
}

int HardwareSerial::available(void)
{
    1d9e:	fc 01       	movw	r30, r24
  return ((unsigned int)(SERIAL_RX_BUFFER_SIZE + _rx_buffer_head - _rx_buffer_tail)) % SERIAL_RX_BUFFER_SIZE;
    1da0:	91 8d       	ldd	r25, Z+25	; 0x19
    1da2:	22 8d       	ldd	r18, Z+26	; 0x1a
    1da4:	89 2f       	mov	r24, r25
    1da6:	90 e0       	ldi	r25, 0x00	; 0
    1da8:	80 5c       	subi	r24, 0xC0	; 192
    1daa:	9f 4f       	sbci	r25, 0xFF	; 255
    1dac:	82 1b       	sub	r24, r18
    1dae:	91 09       	sbc	r25, r1
}
    1db0:	8f 73       	andi	r24, 0x3F	; 63
    1db2:	99 27       	eor	r25, r25
    1db4:	08 95       	ret

00001db6 <_ZN14HardwareSerial4peekEv>:

int HardwareSerial::peek(void)
{
    1db6:	fc 01       	movw	r30, r24
  if (_rx_buffer_head == _rx_buffer_tail) {
    1db8:	91 8d       	ldd	r25, Z+25	; 0x19
    1dba:	82 8d       	ldd	r24, Z+26	; 0x1a
    1dbc:	98 17       	cp	r25, r24
    1dbe:	31 f0       	breq	.+12     	; 0x1dcc <_ZN14HardwareSerial4peekEv+0x16>
    return -1;
  } else {
    return _rx_buffer[_rx_buffer_tail];
    1dc0:	82 8d       	ldd	r24, Z+26	; 0x1a
    1dc2:	e8 0f       	add	r30, r24
    1dc4:	f1 1d       	adc	r31, r1
    1dc6:	85 8d       	ldd	r24, Z+29	; 0x1d
    1dc8:	90 e0       	ldi	r25, 0x00	; 0
    1dca:	08 95       	ret
}

int HardwareSerial::peek(void)
{
  if (_rx_buffer_head == _rx_buffer_tail) {
    return -1;
    1dcc:	8f ef       	ldi	r24, 0xFF	; 255
    1dce:	9f ef       	ldi	r25, 0xFF	; 255
  } else {
    return _rx_buffer[_rx_buffer_tail];
  }
}
    1dd0:	08 95       	ret

00001dd2 <_ZN14HardwareSerial4readEv>:

int HardwareSerial::read(void)
{
    1dd2:	fc 01       	movw	r30, r24
  // if the head isn't ahead of the tail, we don't have any characters
  if (_rx_buffer_head == _rx_buffer_tail) {
    1dd4:	91 8d       	ldd	r25, Z+25	; 0x19
    1dd6:	82 8d       	ldd	r24, Z+26	; 0x1a
    1dd8:	98 17       	cp	r25, r24
    1dda:	61 f0       	breq	.+24     	; 0x1df4 <_ZN14HardwareSerial4readEv+0x22>
    return -1;
  } else {
    unsigned char c = _rx_buffer[_rx_buffer_tail];
    1ddc:	82 8d       	ldd	r24, Z+26	; 0x1a
    1dde:	df 01       	movw	r26, r30
    1de0:	a8 0f       	add	r26, r24
    1de2:	b1 1d       	adc	r27, r1
    1de4:	5d 96       	adiw	r26, 0x1d	; 29
    1de6:	8c 91       	ld	r24, X
    _rx_buffer_tail = (rx_buffer_index_t)(_rx_buffer_tail + 1) % SERIAL_RX_BUFFER_SIZE;
    1de8:	92 8d       	ldd	r25, Z+26	; 0x1a
    1dea:	9f 5f       	subi	r25, 0xFF	; 255
    1dec:	9f 73       	andi	r25, 0x3F	; 63
    1dee:	92 8f       	std	Z+26, r25	; 0x1a
    return c;
    1df0:	90 e0       	ldi	r25, 0x00	; 0
    1df2:	08 95       	ret

int HardwareSerial::read(void)
{
  // if the head isn't ahead of the tail, we don't have any characters
  if (_rx_buffer_head == _rx_buffer_tail) {
    return -1;
    1df4:	8f ef       	ldi	r24, 0xFF	; 255
    1df6:	9f ef       	ldi	r25, 0xFF	; 255
  } else {
    unsigned char c = _rx_buffer[_rx_buffer_tail];
    _rx_buffer_tail = (rx_buffer_index_t)(_rx_buffer_tail + 1) % SERIAL_RX_BUFFER_SIZE;
    return c;
  }
}
    1df8:	08 95       	ret

00001dfa <_ZN14HardwareSerial17availableForWriteEv>:
{
#if (SERIAL_TX_BUFFER_SIZE>256)
  uint8_t oldSREG = SREG;
  cli();
#endif
  tx_buffer_index_t head = _tx_buffer_head;
    1dfa:	fc 01       	movw	r30, r24
    1dfc:	53 8d       	ldd	r21, Z+27	; 0x1b
  tx_buffer_index_t tail = _tx_buffer_tail;
    1dfe:	44 8d       	ldd	r20, Z+28	; 0x1c
    1e00:	25 2f       	mov	r18, r21
    1e02:	30 e0       	ldi	r19, 0x00	; 0
    1e04:	84 2f       	mov	r24, r20
    1e06:	90 e0       	ldi	r25, 0x00	; 0
#if (SERIAL_TX_BUFFER_SIZE>256)
  SREG = oldSREG;
#endif
  if (head >= tail) return SERIAL_TX_BUFFER_SIZE - 1 - head + tail;
    1e08:	82 1b       	sub	r24, r18
    1e0a:	93 0b       	sbc	r25, r19
    1e0c:	54 17       	cp	r21, r20
    1e0e:	10 f0       	brcs	.+4      	; 0x1e14 <_ZN14HardwareSerial17availableForWriteEv+0x1a>
    1e10:	cf 96       	adiw	r24, 0x3f	; 63
    1e12:	08 95       	ret
  return tail - head - 1;
    1e14:	01 97       	sbiw	r24, 0x01	; 1
}
    1e16:	08 95       	ret

00001e18 <_Z14serialEventRunv>:
#endif

void serialEventRun(void)
{
#if defined(HAVE_HWSERIAL0)
  if (Serial0_available && serialEvent && Serial0_available()) serialEvent();
    1e18:	84 e6       	ldi	r24, 0x64	; 100
    1e1a:	90 e1       	ldi	r25, 0x10	; 16
    1e1c:	89 2b       	or	r24, r25
    1e1e:	49 f0       	breq	.+18     	; 0x1e32 <_Z14serialEventRunv+0x1a>
    1e20:	80 e0       	ldi	r24, 0x00	; 0
    1e22:	90 e0       	ldi	r25, 0x00	; 0
    1e24:	89 2b       	or	r24, r25
    1e26:	29 f0       	breq	.+10     	; 0x1e32 <_Z14serialEventRunv+0x1a>
    1e28:	0e 94 64 10 	call	0x20c8	; 0x20c8 <_Z17Serial0_availablev>
    1e2c:	81 11       	cpse	r24, r1
    1e2e:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>
    1e32:	08 95       	ret

00001e34 <_ZN14HardwareSerial17_tx_udr_empty_irqEv>:
}

// Actual interrupt handlers //////////////////////////////////////////////////////////////

void HardwareSerial::_tx_udr_empty_irq(void)
{
    1e34:	fc 01       	movw	r30, r24
  // If interrupts are enabled, there must be more data in the output
  // buffer. Send the next byte
  unsigned char c = _tx_buffer[_tx_buffer_tail];
    1e36:	84 8d       	ldd	r24, Z+28	; 0x1c
    1e38:	df 01       	movw	r26, r30
    1e3a:	a8 0f       	add	r26, r24
    1e3c:	b1 1d       	adc	r27, r1
    1e3e:	a3 5a       	subi	r26, 0xA3	; 163
    1e40:	bf 4f       	sbci	r27, 0xFF	; 255
    1e42:	2c 91       	ld	r18, X
  _tx_buffer_tail = (_tx_buffer_tail + 1) % SERIAL_TX_BUFFER_SIZE;
    1e44:	84 8d       	ldd	r24, Z+28	; 0x1c
    1e46:	90 e0       	ldi	r25, 0x00	; 0
    1e48:	01 96       	adiw	r24, 0x01	; 1
    1e4a:	8f 73       	andi	r24, 0x3F	; 63
    1e4c:	99 27       	eor	r25, r25
    1e4e:	84 8f       	std	Z+28, r24	; 0x1c

  *_udr = c;
    1e50:	a6 89       	ldd	r26, Z+22	; 0x16
    1e52:	b7 89       	ldd	r27, Z+23	; 0x17
    1e54:	2c 93       	st	X, r18

  // clear the TXC bit -- "can be cleared by writing a one to its bit
  // location". This makes sure flush() won't return until the bytes
  // actually got written
  sbi(*_ucsra, TXC0);
    1e56:	a0 89       	ldd	r26, Z+16	; 0x10
    1e58:	b1 89       	ldd	r27, Z+17	; 0x11
    1e5a:	8c 91       	ld	r24, X
    1e5c:	80 64       	ori	r24, 0x40	; 64
    1e5e:	8c 93       	st	X, r24

  if (_tx_buffer_head == _tx_buffer_tail) {
    1e60:	93 8d       	ldd	r25, Z+27	; 0x1b
    1e62:	84 8d       	ldd	r24, Z+28	; 0x1c
    1e64:	98 13       	cpse	r25, r24
    1e66:	06 c0       	rjmp	.+12     	; 0x1e74 <_ZN14HardwareSerial17_tx_udr_empty_irqEv+0x40>
    // Buffer empty, so disable interrupts
    cbi(*_ucsrb, UDRIE0);
    1e68:	02 88       	ldd	r0, Z+18	; 0x12
    1e6a:	f3 89       	ldd	r31, Z+19	; 0x13
    1e6c:	e0 2d       	mov	r30, r0
    1e6e:	80 81       	ld	r24, Z
    1e70:	8f 7d       	andi	r24, 0xDF	; 223
    1e72:	80 83       	st	Z, r24
    1e74:	08 95       	ret

00001e76 <_ZN14HardwareSerial5writeEh>:
  // If we get here, nothing is queued anymore (DRIE is disabled) and
  // the hardware finished tranmission (TXC is set).
}

size_t HardwareSerial::write(uint8_t c)
{
    1e76:	ef 92       	push	r14
    1e78:	ff 92       	push	r15
    1e7a:	0f 93       	push	r16
    1e7c:	1f 93       	push	r17
    1e7e:	cf 93       	push	r28
    1e80:	df 93       	push	r29
    1e82:	ec 01       	movw	r28, r24
  _written = true;
    1e84:	81 e0       	ldi	r24, 0x01	; 1
    1e86:	88 8f       	std	Y+24, r24	; 0x18
  // If the buffer and the data register is empty, just write the byte
  // to the data register and be done. This shortcut helps
  // significantly improve the effective datarate at high (>
  // 500kbit/s) bitrates, where interrupt overhead becomes a slowdown.
  if (_tx_buffer_head == _tx_buffer_tail && bit_is_set(*_ucsra, UDRE0)) {
    1e88:	9b 8d       	ldd	r25, Y+27	; 0x1b
    1e8a:	8c 8d       	ldd	r24, Y+28	; 0x1c
    1e8c:	98 13       	cpse	r25, r24
    1e8e:	05 c0       	rjmp	.+10     	; 0x1e9a <_ZN14HardwareSerial5writeEh+0x24>
    1e90:	e8 89       	ldd	r30, Y+16	; 0x10
    1e92:	f9 89       	ldd	r31, Y+17	; 0x11
    1e94:	80 81       	ld	r24, Z
    1e96:	85 fd       	sbrc	r24, 5
    1e98:	24 c0       	rjmp	.+72     	; 0x1ee2 <_ZN14HardwareSerial5writeEh+0x6c>
    1e9a:	f6 2e       	mov	r15, r22
    *_udr = c;
    sbi(*_ucsra, TXC0);
    return 1;
  }
  tx_buffer_index_t i = (_tx_buffer_head + 1) % SERIAL_TX_BUFFER_SIZE;
    1e9c:	0b 8d       	ldd	r16, Y+27	; 0x1b
    1e9e:	10 e0       	ldi	r17, 0x00	; 0
    1ea0:	0f 5f       	subi	r16, 0xFF	; 255
    1ea2:	1f 4f       	sbci	r17, 0xFF	; 255
    1ea4:	0f 73       	andi	r16, 0x3F	; 63
    1ea6:	11 27       	eor	r17, r17
    1ea8:	e0 2e       	mov	r14, r16
	
  // If the output buffer is full, there's nothing for it other than to 
  // wait for the interrupt handler to empty it a bit
  while (i == _tx_buffer_tail) {
    1eaa:	8c 8d       	ldd	r24, Y+28	; 0x1c
    1eac:	e8 12       	cpse	r14, r24
    1eae:	0c c0       	rjmp	.+24     	; 0x1ec8 <_ZN14HardwareSerial5writeEh+0x52>
    if (bit_is_clear(SREG, SREG_I)) {
    1eb0:	0f b6       	in	r0, 0x3f	; 63
    1eb2:	07 fc       	sbrc	r0, 7
    1eb4:	fa cf       	rjmp	.-12     	; 0x1eaa <_ZN14HardwareSerial5writeEh+0x34>
      // Interrupts are disabled, so we'll have to poll the data
      // register empty flag ourselves. If it is set, pretend an
      // interrupt has happened and call the handler to free up
      // space for us.
      if(bit_is_set(*_ucsra, UDRE0))
    1eb6:	e8 89       	ldd	r30, Y+16	; 0x10
    1eb8:	f9 89       	ldd	r31, Y+17	; 0x11
    1eba:	80 81       	ld	r24, Z
    1ebc:	85 ff       	sbrs	r24, 5
    1ebe:	f5 cf       	rjmp	.-22     	; 0x1eaa <_ZN14HardwareSerial5writeEh+0x34>
	_tx_udr_empty_irq();
    1ec0:	ce 01       	movw	r24, r28
    1ec2:	0e 94 1a 0f 	call	0x1e34	; 0x1e34 <_ZN14HardwareSerial17_tx_udr_empty_irqEv>
    1ec6:	f1 cf       	rjmp	.-30     	; 0x1eaa <_ZN14HardwareSerial5writeEh+0x34>
    } else {
      // nop, the interrupt handler will free up space for us
    }
  }

  _tx_buffer[_tx_buffer_head] = c;
    1ec8:	8b 8d       	ldd	r24, Y+27	; 0x1b
    1eca:	fe 01       	movw	r30, r28
    1ecc:	e8 0f       	add	r30, r24
    1ece:	f1 1d       	adc	r31, r1
    1ed0:	e3 5a       	subi	r30, 0xA3	; 163
    1ed2:	ff 4f       	sbci	r31, 0xFF	; 255
    1ed4:	f0 82       	st	Z, r15
  _tx_buffer_head = i;
    1ed6:	0b 8f       	std	Y+27, r16	; 0x1b
	
  sbi(*_ucsrb, UDRIE0);
    1ed8:	ea 89       	ldd	r30, Y+18	; 0x12
    1eda:	fb 89       	ldd	r31, Y+19	; 0x13
    1edc:	80 81       	ld	r24, Z
    1ede:	80 62       	ori	r24, 0x20	; 32
    1ee0:	07 c0       	rjmp	.+14     	; 0x1ef0 <_ZN14HardwareSerial5writeEh+0x7a>
  // If the buffer and the data register is empty, just write the byte
  // to the data register and be done. This shortcut helps
  // significantly improve the effective datarate at high (>
  // 500kbit/s) bitrates, where interrupt overhead becomes a slowdown.
  if (_tx_buffer_head == _tx_buffer_tail && bit_is_set(*_ucsra, UDRE0)) {
    *_udr = c;
    1ee2:	ee 89       	ldd	r30, Y+22	; 0x16
    1ee4:	ff 89       	ldd	r31, Y+23	; 0x17
    1ee6:	60 83       	st	Z, r22
    sbi(*_ucsra, TXC0);
    1ee8:	e8 89       	ldd	r30, Y+16	; 0x10
    1eea:	f9 89       	ldd	r31, Y+17	; 0x11
    1eec:	80 81       	ld	r24, Z
    1eee:	80 64       	ori	r24, 0x40	; 64
    1ef0:	80 83       	st	Z, r24
  _tx_buffer_head = i;
	
  sbi(*_ucsrb, UDRIE0);
  
  return 1;
}
    1ef2:	81 e0       	ldi	r24, 0x01	; 1
    1ef4:	90 e0       	ldi	r25, 0x00	; 0
    1ef6:	df 91       	pop	r29
    1ef8:	cf 91       	pop	r28
    1efa:	1f 91       	pop	r17
    1efc:	0f 91       	pop	r16
    1efe:	ff 90       	pop	r15
    1f00:	ef 90       	pop	r14
    1f02:	08 95       	ret

00001f04 <_ZN14HardwareSerial5flushEv>:
  if (head >= tail) return SERIAL_TX_BUFFER_SIZE - 1 - head + tail;
  return tail - head - 1;
}

void HardwareSerial::flush()
{
    1f04:	cf 93       	push	r28
    1f06:	df 93       	push	r29
    1f08:	ec 01       	movw	r28, r24
  // If we have never written a byte, no need to flush. This special
  // case is needed since there is no way to force the TXC (transmit
  // complete) bit to 1 during initialization
  if (!_written)
    1f0a:	88 8d       	ldd	r24, Y+24	; 0x18
    1f0c:	88 23       	and	r24, r24
    1f0e:	c9 f0       	breq	.+50     	; 0x1f42 <_ZN14HardwareSerial5flushEv+0x3e>
    return;

  while (bit_is_set(*_ucsrb, UDRIE0) || bit_is_clear(*_ucsra, TXC0)) {
    1f10:	ea 89       	ldd	r30, Y+18	; 0x12
    1f12:	fb 89       	ldd	r31, Y+19	; 0x13
    1f14:	80 81       	ld	r24, Z
    1f16:	85 fd       	sbrc	r24, 5
    1f18:	05 c0       	rjmp	.+10     	; 0x1f24 <_ZN14HardwareSerial5flushEv+0x20>
    1f1a:	a8 89       	ldd	r26, Y+16	; 0x10
    1f1c:	b9 89       	ldd	r27, Y+17	; 0x11
    1f1e:	8c 91       	ld	r24, X
    1f20:	86 fd       	sbrc	r24, 6
    1f22:	0f c0       	rjmp	.+30     	; 0x1f42 <_ZN14HardwareSerial5flushEv+0x3e>
    if (bit_is_clear(SREG, SREG_I) && bit_is_set(*_ucsrb, UDRIE0))
    1f24:	0f b6       	in	r0, 0x3f	; 63
    1f26:	07 fc       	sbrc	r0, 7
    1f28:	f5 cf       	rjmp	.-22     	; 0x1f14 <_ZN14HardwareSerial5flushEv+0x10>
    1f2a:	80 81       	ld	r24, Z
    1f2c:	85 ff       	sbrs	r24, 5
    1f2e:	f2 cf       	rjmp	.-28     	; 0x1f14 <_ZN14HardwareSerial5flushEv+0x10>
	// Interrupts are globally disabled, but the DR empty
	// interrupt should be enabled, so poll the DR empty flag to
	// prevent deadlock
	if (bit_is_set(*_ucsra, UDRE0))
    1f30:	a8 89       	ldd	r26, Y+16	; 0x10
    1f32:	b9 89       	ldd	r27, Y+17	; 0x11
    1f34:	8c 91       	ld	r24, X
    1f36:	85 ff       	sbrs	r24, 5
    1f38:	ed cf       	rjmp	.-38     	; 0x1f14 <_ZN14HardwareSerial5flushEv+0x10>
	  _tx_udr_empty_irq();
    1f3a:	ce 01       	movw	r24, r28
    1f3c:	0e 94 1a 0f 	call	0x1e34	; 0x1e34 <_ZN14HardwareSerial17_tx_udr_empty_irqEv>
    1f40:	e7 cf       	rjmp	.-50     	; 0x1f10 <_ZN14HardwareSerial5flushEv+0xc>
  }
  // If we get here, nothing is queued anymore (DRIE is disabled) and
  // the hardware finished tranmission (TXC is set).
}
    1f42:	df 91       	pop	r29
    1f44:	cf 91       	pop	r28
    1f46:	08 95       	ret

00001f48 <_ZN14HardwareSerial5beginEmh>:
	begin(baud, SERIAL_8N1); 
}


void HardwareSerial::begin(unsigned long baud, byte config)
{
    1f48:	cf 92       	push	r12
    1f4a:	df 92       	push	r13
    1f4c:	ef 92       	push	r14
    1f4e:	ff 92       	push	r15
    1f50:	1f 93       	push	r17
    1f52:	cf 93       	push	r28
    1f54:	df 93       	push	r29
    1f56:	ec 01       	movw	r28, r24
    1f58:	6a 01       	movw	r12, r20
    1f5a:	7b 01       	movw	r14, r22
    1f5c:	12 2f       	mov	r17, r18
  // Try u2x mode first
  uint16_t baud_setting = (F_CPU / 4 / baud - 1) / 2;
  *_ucsra = 1 << U2X0;
    1f5e:	e8 89       	ldd	r30, Y+16	; 0x10
    1f60:	f9 89       	ldd	r31, Y+17	; 0x11
    1f62:	82 e0       	ldi	r24, 0x02	; 2
    1f64:	80 83       	st	Z, r24
  // hardcoded exception for 57600 for compatibility with the bootloader
  // shipped with the Duemilanove and previous boards and the firmware
  // on the 8U2 on the Uno and Mega 2560. Also, The baud_setting cannot
  // be > 4095, so switch back to non-u2x mode if the baud rate is too
  // low.
  if (((F_CPU == 16000000UL) && (baud == 57600)) || (baud_setting >4095))
    1f66:	41 15       	cp	r20, r1
    1f68:	51 4e       	sbci	r21, 0xE1	; 225
    1f6a:	61 05       	cpc	r22, r1
    1f6c:	71 05       	cpc	r23, r1
    1f6e:	b1 f0       	breq	.+44     	; 0x1f9c <_ZN14HardwareSerial5beginEmh+0x54>


void HardwareSerial::begin(unsigned long baud, byte config)
{
  // Try u2x mode first
  uint16_t baud_setting = (F_CPU / 4 / baud - 1) / 2;
    1f70:	60 e0       	ldi	r22, 0x00	; 0
    1f72:	79 e0       	ldi	r23, 0x09	; 9
    1f74:	8d e3       	ldi	r24, 0x3D	; 61
    1f76:	90 e0       	ldi	r25, 0x00	; 0
    1f78:	a7 01       	movw	r20, r14
    1f7a:	96 01       	movw	r18, r12
    1f7c:	0e 94 e8 13 	call	0x27d0	; 0x27d0 <__udivmodsi4>
    1f80:	da 01       	movw	r26, r20
    1f82:	c9 01       	movw	r24, r18
    1f84:	01 97       	sbiw	r24, 0x01	; 1
    1f86:	a1 09       	sbc	r26, r1
    1f88:	b1 09       	sbc	r27, r1
    1f8a:	b6 95       	lsr	r27
    1f8c:	a7 95       	ror	r26
    1f8e:	97 95       	ror	r25
    1f90:	87 95       	ror	r24
    1f92:	9c 01       	movw	r18, r24
  // hardcoded exception for 57600 for compatibility with the bootloader
  // shipped with the Duemilanove and previous boards and the firmware
  // on the 8U2 on the Uno and Mega 2560. Also, The baud_setting cannot
  // be > 4095, so switch back to non-u2x mode if the baud rate is too
  // low.
  if (((F_CPU == 16000000UL) && (baud == 57600)) || (baud_setting >4095))
    1f94:	21 15       	cp	r18, r1
    1f96:	80 e1       	ldi	r24, 0x10	; 16
    1f98:	38 07       	cpc	r19, r24
    1f9a:	a8 f0       	brcs	.+42     	; 0x1fc6 <_ZN14HardwareSerial5beginEmh+0x7e>
  {
    *_ucsra = 0;
    1f9c:	e8 89       	ldd	r30, Y+16	; 0x10
    1f9e:	f9 89       	ldd	r31, Y+17	; 0x11
    1fa0:	10 82       	st	Z, r1
    baud_setting = (F_CPU / 8 / baud - 1) / 2;
    1fa2:	60 e8       	ldi	r22, 0x80	; 128
    1fa4:	74 e8       	ldi	r23, 0x84	; 132
    1fa6:	8e e1       	ldi	r24, 0x1E	; 30
    1fa8:	90 e0       	ldi	r25, 0x00	; 0
    1faa:	a7 01       	movw	r20, r14
    1fac:	96 01       	movw	r18, r12
    1fae:	0e 94 e8 13 	call	0x27d0	; 0x27d0 <__udivmodsi4>
    1fb2:	da 01       	movw	r26, r20
    1fb4:	c9 01       	movw	r24, r18
    1fb6:	01 97       	sbiw	r24, 0x01	; 1
    1fb8:	a1 09       	sbc	r26, r1
    1fba:	b1 09       	sbc	r27, r1
    1fbc:	b6 95       	lsr	r27
    1fbe:	a7 95       	ror	r26
    1fc0:	97 95       	ror	r25
    1fc2:	87 95       	ror	r24
    1fc4:	9c 01       	movw	r18, r24
  }

  // assign the baud_setting, a.k.a. ubrr (USART Baud Rate Register)
  *_ubrrh = baud_setting >> 8;
    1fc6:	ec 85       	ldd	r30, Y+12	; 0x0c
    1fc8:	fd 85       	ldd	r31, Y+13	; 0x0d
    1fca:	30 83       	st	Z, r19
  *_ubrrl = baud_setting;
    1fcc:	ee 85       	ldd	r30, Y+14	; 0x0e
    1fce:	ff 85       	ldd	r31, Y+15	; 0x0f
    1fd0:	20 83       	st	Z, r18

  _written = false;
    1fd2:	18 8e       	std	Y+24, r1	; 0x18

  //set the data bits, parity, and stop bits
#if defined(__AVR_ATmega8__)
  config |= 0x80; // select UCSRC register (shared with UBRRH)
#endif
  *_ucsrc = config;
    1fd4:	ec 89       	ldd	r30, Y+20	; 0x14
    1fd6:	fd 89       	ldd	r31, Y+21	; 0x15
    1fd8:	10 83       	st	Z, r17
  
  sbi(*_ucsrb, RXEN0);
    1fda:	ea 89       	ldd	r30, Y+18	; 0x12
    1fdc:	fb 89       	ldd	r31, Y+19	; 0x13
    1fde:	80 81       	ld	r24, Z
    1fe0:	80 61       	ori	r24, 0x10	; 16
    1fe2:	80 83       	st	Z, r24
  sbi(*_ucsrb, TXEN0);
    1fe4:	ea 89       	ldd	r30, Y+18	; 0x12
    1fe6:	fb 89       	ldd	r31, Y+19	; 0x13
    1fe8:	80 81       	ld	r24, Z
    1fea:	88 60       	ori	r24, 0x08	; 8
    1fec:	80 83       	st	Z, r24
  sbi(*_ucsrb, RXCIE0);
    1fee:	ea 89       	ldd	r30, Y+18	; 0x12
    1ff0:	fb 89       	ldd	r31, Y+19	; 0x13
    1ff2:	80 81       	ld	r24, Z
    1ff4:	80 68       	ori	r24, 0x80	; 128
    1ff6:	80 83       	st	Z, r24
  cbi(*_ucsrb, UDRIE0);
    1ff8:	ea 89       	ldd	r30, Y+18	; 0x12
    1ffa:	fb 89       	ldd	r31, Y+19	; 0x13
    1ffc:	80 81       	ld	r24, Z
    1ffe:	8f 7d       	andi	r24, 0xDF	; 223
    2000:	80 83       	st	Z, r24
}
    2002:	df 91       	pop	r29
    2004:	cf 91       	pop	r28
    2006:	1f 91       	pop	r17
    2008:	ff 90       	pop	r15
    200a:	ef 90       	pop	r14
    200c:	df 90       	pop	r13
    200e:	cf 90       	pop	r12
    2010:	08 95       	ret

00002012 <_ZN14HardwareSerial5beginEm>:

// Public Methods //////////////////////////////////////////////////////////////
//selbst erstellt da inline Methoden irgendwie nicht immer funktionieren
void HardwareSerial::begin(unsigned long baud) 
{ 
	begin(baud, SERIAL_8N1); 
    2012:	26 e0       	ldi	r18, 0x06	; 6
    2014:	0c 94 a4 0f 	jmp	0x1f48	; 0x1f48 <_ZN14HardwareSerial5beginEmh>

00002018 <__vector_18>:
#elif defined(USART_RXC_vect)
  ISR(USART_RXC_vect) // ATmega8
#else
  #error "Don't know what the Data Received vector is called for Serial"
#endif
  {
    2018:	1f 92       	push	r1
    201a:	0f 92       	push	r0
    201c:	0f b6       	in	r0, 0x3f	; 63
    201e:	0f 92       	push	r0
    2020:	11 24       	eor	r1, r1
    2022:	2f 93       	push	r18
    2024:	8f 93       	push	r24
    2026:	9f 93       	push	r25
    2028:	ef 93       	push	r30
    202a:	ff 93       	push	r31

// Actual interrupt handlers //////////////////////////////////////////////////////////////

void HardwareSerial::_rx_complete_irq(void)
{
  if (bit_is_clear(*_ucsra, UPE0)) {
    202c:	e0 91 b3 04 	lds	r30, 0x04B3	; 0x8004b3 <Serial+0x10>
    2030:	f0 91 b4 04 	lds	r31, 0x04B4	; 0x8004b4 <Serial+0x11>
    2034:	80 81       	ld	r24, Z
    2036:	e0 91 b9 04 	lds	r30, 0x04B9	; 0x8004b9 <Serial+0x16>
    203a:	f0 91 ba 04 	lds	r31, 0x04BA	; 0x8004ba <Serial+0x17>
    203e:	82 fd       	sbrc	r24, 2
    2040:	12 c0       	rjmp	.+36     	; 0x2066 <__vector_18+0x4e>
    // No Parity error, read byte and store it in the buffer if there is
    // room
    unsigned char c = *_udr;
    2042:	90 81       	ld	r25, Z
    rx_buffer_index_t i = (unsigned int)(_rx_buffer_head + 1) % SERIAL_RX_BUFFER_SIZE;
    2044:	80 91 bc 04 	lds	r24, 0x04BC	; 0x8004bc <Serial+0x19>
    2048:	8f 5f       	subi	r24, 0xFF	; 255
    204a:	8f 73       	andi	r24, 0x3F	; 63

    // if we should be storing the received character into the location
    // just before the tail (meaning that the head would advance to the
    // current location of the tail), we're about to overflow the buffer
    // and so we don't write the character or advance the head.
    if (i != _rx_buffer_tail) {
    204c:	20 91 bd 04 	lds	r18, 0x04BD	; 0x8004bd <Serial+0x1a>
    2050:	82 17       	cp	r24, r18
    2052:	51 f0       	breq	.+20     	; 0x2068 <__vector_18+0x50>
      _rx_buffer[_rx_buffer_head] = c;
    2054:	e0 91 bc 04 	lds	r30, 0x04BC	; 0x8004bc <Serial+0x19>
    2058:	f0 e0       	ldi	r31, 0x00	; 0
    205a:	ed 55       	subi	r30, 0x5D	; 93
    205c:	fb 4f       	sbci	r31, 0xFB	; 251
    205e:	95 8f       	std	Z+29, r25	; 0x1d
      _rx_buffer_head = i;
    2060:	80 93 bc 04 	sts	0x04BC, r24	; 0x8004bc <Serial+0x19>
    2064:	01 c0       	rjmp	.+2      	; 0x2068 <__vector_18+0x50>
    }
  } else {
    // Parity error, read byte but discard it
    *_udr;
    2066:	80 81       	ld	r24, Z
    Serial._rx_complete_irq();
  }
    2068:	ff 91       	pop	r31
    206a:	ef 91       	pop	r30
    206c:	9f 91       	pop	r25
    206e:	8f 91       	pop	r24
    2070:	2f 91       	pop	r18
    2072:	0f 90       	pop	r0
    2074:	0f be       	out	0x3f, r0	; 63
    2076:	0f 90       	pop	r0
    2078:	1f 90       	pop	r1
    207a:	18 95       	reti

0000207c <__vector_19>:
#elif defined(USART_UDRE_vect)
ISR(USART_UDRE_vect)
#else
  #error "Don't know what the Data Register Empty vector is called for Serial"
#endif
{
    207c:	1f 92       	push	r1
    207e:	0f 92       	push	r0
    2080:	0f b6       	in	r0, 0x3f	; 63
    2082:	0f 92       	push	r0
    2084:	11 24       	eor	r1, r1
    2086:	2f 93       	push	r18
    2088:	3f 93       	push	r19
    208a:	4f 93       	push	r20
    208c:	5f 93       	push	r21
    208e:	6f 93       	push	r22
    2090:	7f 93       	push	r23
    2092:	8f 93       	push	r24
    2094:	9f 93       	push	r25
    2096:	af 93       	push	r26
    2098:	bf 93       	push	r27
    209a:	ef 93       	push	r30
    209c:	ff 93       	push	r31
  Serial._tx_udr_empty_irq();
    209e:	83 ea       	ldi	r24, 0xA3	; 163
    20a0:	94 e0       	ldi	r25, 0x04	; 4
    20a2:	0e 94 1a 0f 	call	0x1e34	; 0x1e34 <_ZN14HardwareSerial17_tx_udr_empty_irqEv>
}
    20a6:	ff 91       	pop	r31
    20a8:	ef 91       	pop	r30
    20aa:	bf 91       	pop	r27
    20ac:	af 91       	pop	r26
    20ae:	9f 91       	pop	r25
    20b0:	8f 91       	pop	r24
    20b2:	7f 91       	pop	r23
    20b4:	6f 91       	pop	r22
    20b6:	5f 91       	pop	r21
    20b8:	4f 91       	pop	r20
    20ba:	3f 91       	pop	r19
    20bc:	2f 91       	pop	r18
    20be:	0f 90       	pop	r0
    20c0:	0f be       	out	0x3f, r0	; 63
    20c2:	0f 90       	pop	r0
    20c4:	1f 90       	pop	r1
    20c6:	18 95       	reti

000020c8 <_Z17Serial0_availablev>:
#endif

// Function that can be weakly referenced by serialEventRun to prevent
// pulling in this file if it's not otherwise used.
bool Serial0_available() {
  return Serial.available();
    20c8:	83 ea       	ldi	r24, 0xA3	; 163
    20ca:	94 e0       	ldi	r25, 0x04	; 4
    20cc:	0e 94 cf 0e 	call	0x1d9e	; 0x1d9e <_ZN14HardwareSerial9availableEv>
    20d0:	21 e0       	ldi	r18, 0x01	; 1
    20d2:	89 2b       	or	r24, r25
    20d4:	09 f4       	brne	.+2      	; 0x20d8 <_Z17Serial0_availablev+0x10>
    20d6:	20 e0       	ldi	r18, 0x00	; 0
}
    20d8:	82 2f       	mov	r24, r18
    20da:	08 95       	ret

000020dc <_GLOBAL__sub_I___vector_18>:
    size_t printNumber(unsigned long, uint8_t);
    size_t printFloat(double, uint8_t);
  protected:
    void setWriteError(int err = 1) { write_error = err; }
  public:
    Print() : write_error(0) {}
    20dc:	e3 ea       	ldi	r30, 0xA3	; 163
    20de:	f4 e0       	ldi	r31, 0x04	; 4
    20e0:	13 82       	std	Z+3, r1	; 0x03
    20e2:	12 82       	std	Z+2, r1	; 0x02
  public:
    virtual int available() = 0;
    virtual int read() = 0;
    virtual int peek() = 0;

    Stream() {_timeout=1000;}
    20e4:	88 ee       	ldi	r24, 0xE8	; 232
    20e6:	93 e0       	ldi	r25, 0x03	; 3
    20e8:	a0 e0       	ldi	r26, 0x00	; 0
    20ea:	b0 e0       	ldi	r27, 0x00	; 0
    20ec:	84 83       	std	Z+4, r24	; 0x04
    20ee:	95 83       	std	Z+5, r25	; 0x05
    20f0:	a6 83       	std	Z+6, r26	; 0x06
    20f2:	b7 83       	std	Z+7, r27	; 0x07
  volatile uint8_t *ucsrc, volatile uint8_t *udr) :
    _ubrrh(ubrrh), _ubrrl(ubrrl),
    _ucsra(ucsra), _ucsrb(ucsrb), _ucsrc(ucsrc),
    _udr(udr),
    _rx_buffer_head(0), _rx_buffer_tail(0),
    _tx_buffer_head(0), _tx_buffer_tail(0)
    20f4:	80 ef       	ldi	r24, 0xF0	; 240
    20f6:	93 e0       	ldi	r25, 0x03	; 3
    20f8:	91 83       	std	Z+1, r25	; 0x01
    20fa:	80 83       	st	Z, r24
    20fc:	85 ec       	ldi	r24, 0xC5	; 197
    20fe:	90 e0       	ldi	r25, 0x00	; 0
    2100:	95 87       	std	Z+13, r25	; 0x0d
    2102:	84 87       	std	Z+12, r24	; 0x0c
    2104:	84 ec       	ldi	r24, 0xC4	; 196
    2106:	90 e0       	ldi	r25, 0x00	; 0
    2108:	97 87       	std	Z+15, r25	; 0x0f
    210a:	86 87       	std	Z+14, r24	; 0x0e
    210c:	80 ec       	ldi	r24, 0xC0	; 192
    210e:	90 e0       	ldi	r25, 0x00	; 0
    2110:	91 8b       	std	Z+17, r25	; 0x11
    2112:	80 8b       	std	Z+16, r24	; 0x10
    2114:	81 ec       	ldi	r24, 0xC1	; 193
    2116:	90 e0       	ldi	r25, 0x00	; 0
    2118:	93 8b       	std	Z+19, r25	; 0x13
    211a:	82 8b       	std	Z+18, r24	; 0x12
    211c:	82 ec       	ldi	r24, 0xC2	; 194
    211e:	90 e0       	ldi	r25, 0x00	; 0
    2120:	95 8b       	std	Z+21, r25	; 0x15
    2122:	84 8b       	std	Z+20, r24	; 0x14
    2124:	86 ec       	ldi	r24, 0xC6	; 198
    2126:	90 e0       	ldi	r25, 0x00	; 0
    2128:	97 8b       	std	Z+23, r25	; 0x17
    212a:	86 8b       	std	Z+22, r24	; 0x16
    212c:	11 8e       	std	Z+25, r1	; 0x19
    212e:	12 8e       	std	Z+26, r1	; 0x1a
    2130:	13 8e       	std	Z+27, r1	; 0x1b
    2132:	14 8e       	std	Z+28, r1	; 0x1c
    2134:	08 95       	ret

00002136 <yield>:
    2136:	08 95       	ret

00002138 <initVariant>:
    2138:	08 95       	ret

0000213a <main>:
void setupUSB() __attribute__((weak));
void setupUSB() { }

int main(void)
{
	init();
    213a:	0e 94 19 13 	call	0x2632	; 0x2632 <init>

	initVariant();
    213e:	0e 94 9c 10 	call	0x2138	; 0x2138 <initVariant>

#if defined(USBCON)
	USBDevice.attach();
#endif
	
	setup();
    2142:	0e 94 cf 01 	call	0x39e	; 0x39e <setup>
    
	for (;;) {
		loop();
		if (serialEventRun) serialEventRun();
    2146:	cc e0       	ldi	r28, 0x0C	; 12
    2148:	df e0       	ldi	r29, 0x0F	; 15
#endif
	
	setup();
    
	for (;;) {
		loop();
    214a:	0e 94 10 03 	call	0x620	; 0x620 <loop>
		if (serialEventRun) serialEventRun();
    214e:	20 97       	sbiw	r28, 0x00	; 0
    2150:	e1 f3       	breq	.-8      	; 0x214a <main+0x10>
    2152:	0e 94 0c 0f 	call	0x1e18	; 0x1e18 <_Z14serialEventRunv>
    2156:	f9 cf       	rjmp	.-14     	; 0x214a <main+0x10>

00002158 <_ZdlPv>:
    2158:	0c 94 a8 14 	jmp	0x2950	; 0x2950 <free>

0000215c <_ZN5Print5writeEPKhj>:
size_t Print::println(unsigned int num, int base)
{
  size_t n = print(num, base);
  n += println();
  return n;
}
    215c:	cf 92       	push	r12
    215e:	df 92       	push	r13
    2160:	ef 92       	push	r14
    2162:	ff 92       	push	r15
    2164:	0f 93       	push	r16
    2166:	1f 93       	push	r17
    2168:	cf 93       	push	r28
    216a:	df 93       	push	r29
    216c:	6c 01       	movw	r12, r24
    216e:	7a 01       	movw	r14, r20
    2170:	8b 01       	movw	r16, r22
    2172:	c0 e0       	ldi	r28, 0x00	; 0
    2174:	d0 e0       	ldi	r29, 0x00	; 0
    2176:	ce 15       	cp	r28, r14
    2178:	df 05       	cpc	r29, r15
    217a:	81 f0       	breq	.+32     	; 0x219c <_ZN5Print5writeEPKhj+0x40>
    217c:	d8 01       	movw	r26, r16
    217e:	6d 91       	ld	r22, X+
    2180:	8d 01       	movw	r16, r26
    2182:	d6 01       	movw	r26, r12
    2184:	ed 91       	ld	r30, X+
    2186:	fc 91       	ld	r31, X
    2188:	01 90       	ld	r0, Z+
    218a:	f0 81       	ld	r31, Z
    218c:	e0 2d       	mov	r30, r0
    218e:	c6 01       	movw	r24, r12
    2190:	09 95       	icall
    2192:	89 2b       	or	r24, r25
    2194:	11 f0       	breq	.+4      	; 0x219a <_ZN5Print5writeEPKhj+0x3e>
    2196:	21 96       	adiw	r28, 0x01	; 1
    2198:	ee cf       	rjmp	.-36     	; 0x2176 <_ZN5Print5writeEPKhj+0x1a>
    219a:	7e 01       	movw	r14, r28
    219c:	c7 01       	movw	r24, r14
    219e:	df 91       	pop	r29
    21a0:	cf 91       	pop	r28
    21a2:	1f 91       	pop	r17
    21a4:	0f 91       	pop	r16
    21a6:	ff 90       	pop	r15
    21a8:	ef 90       	pop	r14
    21aa:	df 90       	pop	r13
    21ac:	cf 90       	pop	r12
    21ae:	08 95       	ret

000021b0 <_ZN5Print5writeEPKc>:
    21b0:	61 15       	cp	r22, r1
    21b2:	71 05       	cpc	r23, r1
    21b4:	79 f0       	breq	.+30     	; 0x21d4 <_ZN5Print5writeEPKc+0x24>
    21b6:	fb 01       	movw	r30, r22
    21b8:	01 90       	ld	r0, Z+
    21ba:	00 20       	and	r0, r0
    21bc:	e9 f7       	brne	.-6      	; 0x21b8 <_ZN5Print5writeEPKc+0x8>
    21be:	31 97       	sbiw	r30, 0x01	; 1
    21c0:	af 01       	movw	r20, r30
    21c2:	46 1b       	sub	r20, r22
    21c4:	57 0b       	sbc	r21, r23
    21c6:	dc 01       	movw	r26, r24
    21c8:	ed 91       	ld	r30, X+
    21ca:	fc 91       	ld	r31, X
    21cc:	02 80       	ldd	r0, Z+2	; 0x02
    21ce:	f3 81       	ldd	r31, Z+3	; 0x03
    21d0:	e0 2d       	mov	r30, r0
    21d2:	09 94       	ijmp
    21d4:	80 e0       	ldi	r24, 0x00	; 0
    21d6:	90 e0       	ldi	r25, 0x00	; 0
    21d8:	08 95       	ret

000021da <_ZN5Print5printEPKc>:
    21da:	0c 94 d8 10 	jmp	0x21b0	; 0x21b0 <_ZN5Print5writeEPKc>

000021de <_ZN5Print5printEc>:
    21de:	dc 01       	movw	r26, r24
    21e0:	ed 91       	ld	r30, X+
    21e2:	fc 91       	ld	r31, X
    21e4:	01 90       	ld	r0, Z+
    21e6:	f0 81       	ld	r31, Z
    21e8:	e0 2d       	mov	r30, r0
    21ea:	09 94       	ijmp

000021ec <_ZN5Print7printlnEv>:
    21ec:	6e ef       	ldi	r22, 0xFE	; 254
    21ee:	73 e0       	ldi	r23, 0x03	; 3
    21f0:	0c 94 d8 10 	jmp	0x21b0	; 0x21b0 <_ZN5Print5writeEPKc>

000021f4 <_ZN5Print7printlnEPKc>:
    21f4:	0f 93       	push	r16
    21f6:	1f 93       	push	r17
    21f8:	cf 93       	push	r28
    21fa:	df 93       	push	r29
    21fc:	ec 01       	movw	r28, r24
    21fe:	0e 94 d8 10 	call	0x21b0	; 0x21b0 <_ZN5Print5writeEPKc>
    2202:	8c 01       	movw	r16, r24
    2204:	ce 01       	movw	r24, r28
    2206:	0e 94 f6 10 	call	0x21ec	; 0x21ec <_ZN5Print7printlnEv>
    220a:	80 0f       	add	r24, r16
    220c:	91 1f       	adc	r25, r17
    220e:	df 91       	pop	r29
    2210:	cf 91       	pop	r28
    2212:	1f 91       	pop	r17
    2214:	0f 91       	pop	r16
    2216:	08 95       	ret

00002218 <_ZN5Print11printNumberEmh>:
    2218:	8f 92       	push	r8
    221a:	9f 92       	push	r9
    221c:	af 92       	push	r10
    221e:	bf 92       	push	r11
    2220:	ef 92       	push	r14
    2222:	ff 92       	push	r15
    2224:	0f 93       	push	r16
    2226:	1f 93       	push	r17
    2228:	cf 93       	push	r28
    222a:	df 93       	push	r29
    222c:	cd b7       	in	r28, 0x3d	; 61
    222e:	de b7       	in	r29, 0x3e	; 62
    2230:	a1 97       	sbiw	r28, 0x21	; 33
    2232:	0f b6       	in	r0, 0x3f	; 63
    2234:	f8 94       	cli
    2236:	de bf       	out	0x3e, r29	; 62
    2238:	0f be       	out	0x3f, r0	; 63
    223a:	cd bf       	out	0x3d, r28	; 61
    223c:	7c 01       	movw	r14, r24
    223e:	fa 01       	movw	r30, r20
    2240:	cb 01       	movw	r24, r22
    2242:	19 a2       	std	Y+33, r1	; 0x21
    2244:	22 30       	cpi	r18, 0x02	; 2
    2246:	08 f4       	brcc	.+2      	; 0x224a <_ZN5Print11printNumberEmh+0x32>
    2248:	2a e0       	ldi	r18, 0x0A	; 10
    224a:	8e 01       	movw	r16, r28
    224c:	0f 5d       	subi	r16, 0xDF	; 223
    224e:	1f 4f       	sbci	r17, 0xFF	; 255
    2250:	82 2e       	mov	r8, r18
    2252:	91 2c       	mov	r9, r1
    2254:	a1 2c       	mov	r10, r1
    2256:	b1 2c       	mov	r11, r1
    2258:	bf 01       	movw	r22, r30
    225a:	a5 01       	movw	r20, r10
    225c:	94 01       	movw	r18, r8
    225e:	0e 94 e8 13 	call	0x27d0	; 0x27d0 <__udivmodsi4>
    2262:	f9 01       	movw	r30, r18
    2264:	ca 01       	movw	r24, r20
    2266:	01 50       	subi	r16, 0x01	; 1
    2268:	11 09       	sbc	r17, r1
    226a:	6a 30       	cpi	r22, 0x0A	; 10
    226c:	10 f4       	brcc	.+4      	; 0x2272 <_ZN5Print11printNumberEmh+0x5a>
    226e:	60 5d       	subi	r22, 0xD0	; 208
    2270:	01 c0       	rjmp	.+2      	; 0x2274 <_ZN5Print11printNumberEmh+0x5c>
    2272:	69 5c       	subi	r22, 0xC9	; 201
    2274:	d8 01       	movw	r26, r16
    2276:	6c 93       	st	X, r22
    2278:	23 2b       	or	r18, r19
    227a:	24 2b       	or	r18, r20
    227c:	25 2b       	or	r18, r21
    227e:	61 f7       	brne	.-40     	; 0x2258 <_ZN5Print11printNumberEmh+0x40>
    2280:	b8 01       	movw	r22, r16
    2282:	c7 01       	movw	r24, r14
    2284:	0e 94 d8 10 	call	0x21b0	; 0x21b0 <_ZN5Print5writeEPKc>
    2288:	a1 96       	adiw	r28, 0x21	; 33
    228a:	0f b6       	in	r0, 0x3f	; 63
    228c:	f8 94       	cli
    228e:	de bf       	out	0x3e, r29	; 62
    2290:	0f be       	out	0x3f, r0	; 63
    2292:	cd bf       	out	0x3d, r28	; 61
    2294:	df 91       	pop	r29
    2296:	cf 91       	pop	r28
    2298:	1f 91       	pop	r17
    229a:	0f 91       	pop	r16
    229c:	ff 90       	pop	r15
    229e:	ef 90       	pop	r14
    22a0:	bf 90       	pop	r11
    22a2:	af 90       	pop	r10
    22a4:	9f 90       	pop	r9
    22a6:	8f 90       	pop	r8
    22a8:	08 95       	ret

000022aa <_ZN5Print5printEmi>:
    22aa:	21 15       	cp	r18, r1
    22ac:	31 05       	cpc	r19, r1
    22ae:	41 f4       	brne	.+16     	; 0x22c0 <_ZN5Print5printEmi+0x16>
    22b0:	dc 01       	movw	r26, r24
    22b2:	ed 91       	ld	r30, X+
    22b4:	fc 91       	ld	r31, X
    22b6:	01 90       	ld	r0, Z+
    22b8:	f0 81       	ld	r31, Z
    22ba:	e0 2d       	mov	r30, r0
    22bc:	64 2f       	mov	r22, r20
    22be:	09 94       	ijmp
    22c0:	0c 94 0c 11 	jmp	0x2218	; 0x2218 <_ZN5Print11printNumberEmh>

000022c4 <_ZN5Print5printEhi>:
    22c4:	9a 01       	movw	r18, r20
    22c6:	46 2f       	mov	r20, r22
    22c8:	50 e0       	ldi	r21, 0x00	; 0
    22ca:	60 e0       	ldi	r22, 0x00	; 0
    22cc:	70 e0       	ldi	r23, 0x00	; 0
    22ce:	0c 94 55 11 	jmp	0x22aa	; 0x22aa <_ZN5Print5printEmi>

000022d2 <_ZN5Print7printlnEmi>:
  n += println();
  return n;
}

size_t Print::println(unsigned long num, int base)
{
    22d2:	0f 93       	push	r16
    22d4:	1f 93       	push	r17
    22d6:	cf 93       	push	r28
    22d8:	df 93       	push	r29
    22da:	ec 01       	movw	r28, r24
  size_t n = print(num, base);
    22dc:	0e 94 55 11 	call	0x22aa	; 0x22aa <_ZN5Print5printEmi>
    22e0:	8c 01       	movw	r16, r24
  n += println();
    22e2:	ce 01       	movw	r24, r28
    22e4:	0e 94 f6 10 	call	0x21ec	; 0x21ec <_ZN5Print7printlnEv>
  return n;
}
    22e8:	80 0f       	add	r24, r16
    22ea:	91 1f       	adc	r25, r17
    22ec:	df 91       	pop	r29
    22ee:	cf 91       	pop	r28
    22f0:	1f 91       	pop	r17
    22f2:	0f 91       	pop	r16
    22f4:	08 95       	ret

000022f6 <_ZN5Print5printEli>:
{
  return print((unsigned long) n, base);
}

size_t Print::print(long n, int base)
{
    22f6:	cf 92       	push	r12
    22f8:	df 92       	push	r13
    22fa:	ef 92       	push	r14
    22fc:	ff 92       	push	r15
    22fe:	0f 93       	push	r16
    2300:	1f 93       	push	r17
    2302:	cf 93       	push	r28
    2304:	df 93       	push	r29
  if (base == 0) {
    2306:	21 15       	cp	r18, r1
    2308:	31 05       	cpc	r19, r1
    230a:	81 f4       	brne	.+32     	; 0x232c <_ZN5Print5printEli+0x36>
    return write(n);
    230c:	dc 01       	movw	r26, r24
    230e:	ed 91       	ld	r30, X+
    2310:	fc 91       	ld	r31, X
    2312:	01 90       	ld	r0, Z+
    2314:	f0 81       	ld	r31, Z
    2316:	e0 2d       	mov	r30, r0
    2318:	64 2f       	mov	r22, r20
    }
    return printNumber(n, 10);
  } else {
    return printNumber(n, base);
  }
}
    231a:	df 91       	pop	r29
    231c:	cf 91       	pop	r28
    231e:	1f 91       	pop	r17
    2320:	0f 91       	pop	r16
    2322:	ff 90       	pop	r15
    2324:	ef 90       	pop	r14
    2326:	df 90       	pop	r13
    2328:	cf 90       	pop	r12
}

size_t Print::print(long n, int base)
{
  if (base == 0) {
    return write(n);
    232a:	09 94       	ijmp
  } else if (base == 10) {
    232c:	2a 30       	cpi	r18, 0x0A	; 10
    232e:	31 05       	cpc	r19, r1
    2330:	01 f5       	brne	.+64     	; 0x2372 <_ZN5Print5printEli+0x7c>
    if (n < 0) {
    2332:	77 ff       	sbrs	r23, 7
    2334:	1d c0       	rjmp	.+58     	; 0x2370 <_ZN5Print5printEli+0x7a>
    2336:	6a 01       	movw	r12, r20
    2338:	7b 01       	movw	r14, r22
    233a:	ec 01       	movw	r28, r24
      int t = print('-');
    233c:	6d e2       	ldi	r22, 0x2D	; 45
    233e:	0e 94 ef 10 	call	0x21de	; 0x21de <_ZN5Print5printEc>
    2342:	8c 01       	movw	r16, r24
      n = -n;
      return printNumber(n, 10) + t;
    2344:	44 27       	eor	r20, r20
    2346:	55 27       	eor	r21, r21
    2348:	ba 01       	movw	r22, r20
    234a:	4c 19       	sub	r20, r12
    234c:	5d 09       	sbc	r21, r13
    234e:	6e 09       	sbc	r22, r14
    2350:	7f 09       	sbc	r23, r15
    2352:	2a e0       	ldi	r18, 0x0A	; 10
    2354:	ce 01       	movw	r24, r28
    2356:	0e 94 0c 11 	call	0x2218	; 0x2218 <_ZN5Print11printNumberEmh>
    235a:	80 0f       	add	r24, r16
    235c:	91 1f       	adc	r25, r17
    }
    return printNumber(n, 10);
  } else {
    return printNumber(n, base);
  }
}
    235e:	df 91       	pop	r29
    2360:	cf 91       	pop	r28
    2362:	1f 91       	pop	r17
    2364:	0f 91       	pop	r16
    2366:	ff 90       	pop	r15
    2368:	ef 90       	pop	r14
    236a:	df 90       	pop	r13
    236c:	cf 90       	pop	r12
    236e:	08 95       	ret
    if (n < 0) {
      int t = print('-');
      n = -n;
      return printNumber(n, 10) + t;
    }
    return printNumber(n, 10);
    2370:	2a e0       	ldi	r18, 0x0A	; 10
  } else {
    return printNumber(n, base);
  }
}
    2372:	df 91       	pop	r29
    2374:	cf 91       	pop	r28
    2376:	1f 91       	pop	r17
    2378:	0f 91       	pop	r16
    237a:	ff 90       	pop	r15
    237c:	ef 90       	pop	r14
    237e:	df 90       	pop	r13
    2380:	cf 90       	pop	r12
      n = -n;
      return printNumber(n, 10) + t;
    }
    return printNumber(n, 10);
  } else {
    return printNumber(n, base);
    2382:	0c 94 0c 11 	jmp	0x2218	; 0x2218 <_ZN5Print11printNumberEmh>

00002386 <_ZN5Print5printEii>:
{
  return print((unsigned long) b, base);
}

size_t Print::print(int n, int base)
{
    2386:	9a 01       	movw	r18, r20
  return print((long) n, base);
    2388:	ab 01       	movw	r20, r22
    238a:	77 0f       	add	r23, r23
    238c:	66 0b       	sbc	r22, r22
    238e:	77 0b       	sbc	r23, r23
    2390:	0c 94 7b 11 	jmp	0x22f6	; 0x22f6 <_ZN5Print5printEli>

00002394 <_ZN5Print7printlnEii>:
  n += println();
  return n;
}

size_t Print::println(int num, int base)
{
    2394:	0f 93       	push	r16
    2396:	1f 93       	push	r17
    2398:	cf 93       	push	r28
    239a:	df 93       	push	r29
    239c:	ec 01       	movw	r28, r24
  size_t n = print(num, base);
    239e:	0e 94 c3 11 	call	0x2386	; 0x2386 <_ZN5Print5printEii>
    23a2:	8c 01       	movw	r16, r24
  n += println();
    23a4:	ce 01       	movw	r24, r28
    23a6:	0e 94 f6 10 	call	0x21ec	; 0x21ec <_ZN5Print7printlnEv>
  return n;
}
    23aa:	80 0f       	add	r24, r16
    23ac:	91 1f       	adc	r25, r17
    23ae:	df 91       	pop	r29
    23b0:	cf 91       	pop	r28
    23b2:	1f 91       	pop	r17
    23b4:	0f 91       	pop	r16
    23b6:	08 95       	ret

000023b8 <_ZN6Stream9timedReadEv>:
    value = -value;
  if(isFraction)
    return value * fraction;
  else
    return value;
}
    23b8:	0f 93       	push	r16
    23ba:	1f 93       	push	r17
    23bc:	cf 93       	push	r28
    23be:	df 93       	push	r29
    23c0:	ec 01       	movw	r28, r24
    23c2:	0e 94 02 13 	call	0x2604	; 0x2604 <millis>
    23c6:	68 87       	std	Y+8, r22	; 0x08
    23c8:	79 87       	std	Y+9, r23	; 0x09
    23ca:	8a 87       	std	Y+10, r24	; 0x0a
    23cc:	9b 87       	std	Y+11, r25	; 0x0b
    23ce:	e8 81       	ld	r30, Y
    23d0:	f9 81       	ldd	r31, Y+1	; 0x01
    23d2:	02 84       	ldd	r0, Z+10	; 0x0a
    23d4:	f3 85       	ldd	r31, Z+11	; 0x0b
    23d6:	e0 2d       	mov	r30, r0
    23d8:	ce 01       	movw	r24, r28
    23da:	09 95       	icall
    23dc:	97 ff       	sbrs	r25, 7
    23de:	17 c0       	rjmp	.+46     	; 0x240e <_ZN6Stream9timedReadEv+0x56>
    23e0:	0e 94 02 13 	call	0x2604	; 0x2604 <millis>
    23e4:	08 85       	ldd	r16, Y+8	; 0x08
    23e6:	19 85       	ldd	r17, Y+9	; 0x09
    23e8:	2a 85       	ldd	r18, Y+10	; 0x0a
    23ea:	3b 85       	ldd	r19, Y+11	; 0x0b
    23ec:	dc 01       	movw	r26, r24
    23ee:	cb 01       	movw	r24, r22
    23f0:	80 1b       	sub	r24, r16
    23f2:	91 0b       	sbc	r25, r17
    23f4:	a2 0b       	sbc	r26, r18
    23f6:	b3 0b       	sbc	r27, r19
    23f8:	0c 81       	ldd	r16, Y+4	; 0x04
    23fa:	1d 81       	ldd	r17, Y+5	; 0x05
    23fc:	2e 81       	ldd	r18, Y+6	; 0x06
    23fe:	3f 81       	ldd	r19, Y+7	; 0x07
    2400:	80 17       	cp	r24, r16
    2402:	91 07       	cpc	r25, r17
    2404:	a2 07       	cpc	r26, r18
    2406:	b3 07       	cpc	r27, r19
    2408:	10 f3       	brcs	.-60     	; 0x23ce <_ZN6Stream9timedReadEv+0x16>
    240a:	8f ef       	ldi	r24, 0xFF	; 255
    240c:	9f ef       	ldi	r25, 0xFF	; 255
    240e:	df 91       	pop	r29
    2410:	cf 91       	pop	r28
    2412:	1f 91       	pop	r17
    2414:	0f 91       	pop	r16
    2416:	08 95       	ret

00002418 <_ZN6Stream10setTimeoutEm>:
    2418:	fc 01       	movw	r30, r24
    241a:	44 83       	std	Z+4, r20	; 0x04
    241c:	55 83       	std	Z+5, r21	; 0x05
    241e:	66 83       	std	Z+6, r22	; 0x06
    2420:	77 83       	std	Z+7, r23	; 0x07
    2422:	08 95       	ret

00002424 <_ZN6Stream9readBytesEPcj>:
// terminates if length characters have been read, or timeout (see setTimeout)
// returns the number of characters placed in the buffer
// the buffer is NOT null terminated.
//
size_t Stream::readBytes(char *buffer, size_t length)
{
    2424:	cf 92       	push	r12
    2426:	df 92       	push	r13
    2428:	ef 92       	push	r14
    242a:	ff 92       	push	r15
    242c:	0f 93       	push	r16
    242e:	1f 93       	push	r17
    2430:	cf 93       	push	r28
    2432:	df 93       	push	r29
    2434:	6c 01       	movw	r12, r24
    2436:	7a 01       	movw	r14, r20
    2438:	8b 01       	movw	r16, r22
  size_t count = 0;
    243a:	c0 e0       	ldi	r28, 0x00	; 0
    243c:	d0 e0       	ldi	r29, 0x00	; 0
  while (count < length) {
    243e:	ce 15       	cp	r28, r14
    2440:	df 05       	cpc	r29, r15
    2442:	59 f0       	breq	.+22     	; 0x245a <_ZN6Stream9readBytesEPcj+0x36>
    int c = timedRead();
    2444:	c6 01       	movw	r24, r12
    2446:	0e 94 dc 11 	call	0x23b8	; 0x23b8 <_ZN6Stream9timedReadEv>
    if (c < 0) break;
    244a:	97 fd       	sbrc	r25, 7
    244c:	05 c0       	rjmp	.+10     	; 0x2458 <_ZN6Stream9readBytesEPcj+0x34>
    *buffer++ = (char)c;
    244e:	f8 01       	movw	r30, r16
    2450:	81 93       	st	Z+, r24
    2452:	8f 01       	movw	r16, r30
    count++;
    2454:	21 96       	adiw	r28, 0x01	; 1
// the buffer is NOT null terminated.
//
size_t Stream::readBytes(char *buffer, size_t length)
{
  size_t count = 0;
  while (count < length) {
    2456:	f3 cf       	rjmp	.-26     	; 0x243e <_ZN6Stream9readBytesEPcj+0x1a>
    2458:	7e 01       	movw	r14, r28
    if (c < 0) break;
    *buffer++ = (char)c;
    count++;
  }
  return count;
}
    245a:	c7 01       	movw	r24, r14
    245c:	df 91       	pop	r29
    245e:	cf 91       	pop	r28
    2460:	1f 91       	pop	r17
    2462:	0f 91       	pop	r16
    2464:	ff 90       	pop	r15
    2466:	ef 90       	pop	r14
    2468:	df 90       	pop	r13
    246a:	cf 90       	pop	r12
    246c:	08 95       	ret

0000246e <nothing>:
#include <avr/pgmspace.h>
#include <stdio.h>

#include "wiring_private.h"

static void nothing(void) {
    246e:	08 95       	ret

00002470 <attachInterrupt>:
#endif
};
// volatile static voidFuncPtr twiIntFunc;

void attachInterrupt(uint8_t interruptNum, void (*userFunc)(void), int mode) {
  if(interruptNum < EXTERNAL_NUM_INTERRUPTS) {
    2470:	82 30       	cpi	r24, 0x02	; 2
    2472:	e8 f4       	brcc	.+58     	; 0x24ae <attachInterrupt+0x3e>
    intFunc[interruptNum] = userFunc;
    2474:	e8 2f       	mov	r30, r24
    2476:	f0 e0       	ldi	r31, 0x00	; 0
    2478:	ee 0f       	add	r30, r30
    247a:	ff 1f       	adc	r31, r31
    247c:	ea 5f       	subi	r30, 0xFA	; 250
    247e:	fe 4f       	sbci	r31, 0xFE	; 254
    2480:	71 83       	std	Z+1, r23	; 0x01
    2482:	60 83       	st	Z, r22
    // to the configuration bits in the hardware register, so we simply shift
    // the mode into place.
      
    // Enable the interrupt.
      
    switch (interruptNum) {
    2484:	81 30       	cpi	r24, 0x01	; 1
    2486:	41 f0       	breq	.+16     	; 0x2498 <attachInterrupt+0x28>
      EIMSK |= (1 << INT7);
      break;
#else		
    case 0:
    #if defined(EICRA) && defined(ISC00) && defined(EIMSK)
      EICRA = (EICRA & ~((1 << ISC00) | (1 << ISC01))) | (mode << ISC00);
    2488:	80 91 69 00 	lds	r24, 0x0069	; 0x800069 <__TEXT_REGION_LENGTH__+0x7e0069>
    248c:	8c 7f       	andi	r24, 0xFC	; 252
    248e:	48 2b       	or	r20, r24
    2490:	40 93 69 00 	sts	0x0069, r20	; 0x800069 <__TEXT_REGION_LENGTH__+0x7e0069>
      EIMSK |= (1 << INT0);
    2494:	e8 9a       	sbi	0x1d, 0	; 29
      MCUCR = (MCUCR & ~((1 << ISC00) | (1 << ISC01))) | (mode << ISC00);
      GIMSK |= (1 << INT0);
    #else
      #error attachInterrupt not finished for this CPU (case 0)
    #endif
      break;
    2496:	08 95       	ret

    case 1:
    #if defined(EICRA) && defined(ISC10) && defined(ISC11) && defined(EIMSK)
      EICRA = (EICRA & ~((1 << ISC10) | (1 << ISC11))) | (mode << ISC10);
    2498:	80 91 69 00 	lds	r24, 0x0069	; 0x800069 <__TEXT_REGION_LENGTH__+0x7e0069>
    249c:	83 7f       	andi	r24, 0xF3	; 243
    249e:	44 0f       	add	r20, r20
    24a0:	55 1f       	adc	r21, r21
    24a2:	44 0f       	add	r20, r20
    24a4:	55 1f       	adc	r21, r21
    24a6:	48 2b       	or	r20, r24
    24a8:	40 93 69 00 	sts	0x0069, r20	; 0x800069 <__TEXT_REGION_LENGTH__+0x7e0069>
      EIMSK |= (1 << INT1);
    24ac:	e9 9a       	sbi	0x1d, 1	; 29
    24ae:	08 95       	ret

000024b0 <detachInterrupt>:
    }
  }
}

void detachInterrupt(uint8_t interruptNum) {
  if(interruptNum < EXTERNAL_NUM_INTERRUPTS) {
    24b0:	82 30       	cpi	r24, 0x02	; 2
    24b2:	78 f4       	brcc	.+30     	; 0x24d2 <detachInterrupt+0x22>
    // Disable the interrupt.  (We can't assume that interruptNum is equal
    // to the number of the EIMSK bit to clear, as this isn't true on the 
    // ATmega8.  There, INT0 is 6 and INT1 is 7.)
    switch (interruptNum) {
    24b4:	81 30       	cpi	r24, 0x01	; 1
    24b6:	11 f0       	breq	.+4      	; 0x24bc <detachInterrupt+0xc>
      EIMSK &= ~(1 << INT7);
      break;
#else
    case 0:
    #if defined(EIMSK) && defined(INT0)
      EIMSK &= ~(1 << INT0);
    24b8:	e8 98       	cbi	0x1d, 0	; 29
    #elif defined(GIMSK) && defined(INT0)
      GIMSK &= ~(1 << INT0);
    #else
      #error detachInterrupt not finished for this cpu
    #endif
      break;
    24ba:	01 c0       	rjmp	.+2      	; 0x24be <detachInterrupt+0xe>

    case 1:
    #if defined(EIMSK) && defined(INT1)
      EIMSK &= ~(1 << INT1);
    24bc:	e9 98       	cbi	0x1d, 1	; 29
    #endif
      break;       
#endif
    }
      
    intFunc[interruptNum] = nothing;
    24be:	e8 2f       	mov	r30, r24
    24c0:	f0 e0       	ldi	r31, 0x00	; 0
    24c2:	ee 0f       	add	r30, r30
    24c4:	ff 1f       	adc	r31, r31
    24c6:	ea 5f       	subi	r30, 0xFA	; 250
    24c8:	fe 4f       	sbci	r31, 0xFE	; 254
    24ca:	87 e3       	ldi	r24, 0x37	; 55
    24cc:	92 e1       	ldi	r25, 0x12	; 18
    24ce:	91 83       	std	Z+1, r25	; 0x01
    24d0:	80 83       	st	Z, r24
    24d2:	08 95       	ret

000024d4 <__vector_1>:
IMPLEMENT_ISR(INT6_vect, EXTERNAL_INT_6)
IMPLEMENT_ISR(INT7_vect, EXTERNAL_INT_7)

#else

IMPLEMENT_ISR(INT0_vect, EXTERNAL_INT_0)
    24d4:	1f 92       	push	r1
    24d6:	0f 92       	push	r0
    24d8:	0f b6       	in	r0, 0x3f	; 63
    24da:	0f 92       	push	r0
    24dc:	11 24       	eor	r1, r1
    24de:	2f 93       	push	r18
    24e0:	3f 93       	push	r19
    24e2:	4f 93       	push	r20
    24e4:	5f 93       	push	r21
    24e6:	6f 93       	push	r22
    24e8:	7f 93       	push	r23
    24ea:	8f 93       	push	r24
    24ec:	9f 93       	push	r25
    24ee:	af 93       	push	r26
    24f0:	bf 93       	push	r27
    24f2:	ef 93       	push	r30
    24f4:	ff 93       	push	r31
    24f6:	e0 91 06 01 	lds	r30, 0x0106	; 0x800106 <intFunc>
    24fa:	f0 91 07 01 	lds	r31, 0x0107	; 0x800107 <intFunc+0x1>
    24fe:	09 95       	icall
    2500:	ff 91       	pop	r31
    2502:	ef 91       	pop	r30
    2504:	bf 91       	pop	r27
    2506:	af 91       	pop	r26
    2508:	9f 91       	pop	r25
    250a:	8f 91       	pop	r24
    250c:	7f 91       	pop	r23
    250e:	6f 91       	pop	r22
    2510:	5f 91       	pop	r21
    2512:	4f 91       	pop	r20
    2514:	3f 91       	pop	r19
    2516:	2f 91       	pop	r18
    2518:	0f 90       	pop	r0
    251a:	0f be       	out	0x3f, r0	; 63
    251c:	0f 90       	pop	r0
    251e:	1f 90       	pop	r1
    2520:	18 95       	reti

00002522 <__vector_2>:
IMPLEMENT_ISR(INT1_vect, EXTERNAL_INT_1)
    2522:	1f 92       	push	r1
    2524:	0f 92       	push	r0
    2526:	0f b6       	in	r0, 0x3f	; 63
    2528:	0f 92       	push	r0
    252a:	11 24       	eor	r1, r1
    252c:	2f 93       	push	r18
    252e:	3f 93       	push	r19
    2530:	4f 93       	push	r20
    2532:	5f 93       	push	r21
    2534:	6f 93       	push	r22
    2536:	7f 93       	push	r23
    2538:	8f 93       	push	r24
    253a:	9f 93       	push	r25
    253c:	af 93       	push	r26
    253e:	bf 93       	push	r27
    2540:	ef 93       	push	r30
    2542:	ff 93       	push	r31
    2544:	e0 91 08 01 	lds	r30, 0x0108	; 0x800108 <intFunc+0x2>
    2548:	f0 91 09 01 	lds	r31, 0x0109	; 0x800109 <intFunc+0x3>
    254c:	09 95       	icall
    254e:	ff 91       	pop	r31
    2550:	ef 91       	pop	r30
    2552:	bf 91       	pop	r27
    2554:	af 91       	pop	r26
    2556:	9f 91       	pop	r25
    2558:	8f 91       	pop	r24
    255a:	7f 91       	pop	r23
    255c:	6f 91       	pop	r22
    255e:	5f 91       	pop	r21
    2560:	4f 91       	pop	r20
    2562:	3f 91       	pop	r19
    2564:	2f 91       	pop	r18
    2566:	0f 90       	pop	r0
    2568:	0f be       	out	0x3f, r0	; 63
    256a:	0f 90       	pop	r0
    256c:	1f 90       	pop	r1
    256e:	18 95       	reti

00002570 <__vector_16>:
		while ( ms > 0 && (micros() - start) >= 1000) {
			ms--;
			start += 1000;
		}
	}
}
    2570:	1f 92       	push	r1
    2572:	0f 92       	push	r0
    2574:	0f b6       	in	r0, 0x3f	; 63
    2576:	0f 92       	push	r0
    2578:	11 24       	eor	r1, r1
    257a:	2f 93       	push	r18
    257c:	3f 93       	push	r19
    257e:	8f 93       	push	r24
    2580:	9f 93       	push	r25
    2582:	af 93       	push	r26
    2584:	bf 93       	push	r27
    2586:	80 91 41 05 	lds	r24, 0x0541	; 0x800541 <timer0_millis>
    258a:	90 91 42 05 	lds	r25, 0x0542	; 0x800542 <timer0_millis+0x1>
    258e:	a0 91 43 05 	lds	r26, 0x0543	; 0x800543 <timer0_millis+0x2>
    2592:	b0 91 44 05 	lds	r27, 0x0544	; 0x800544 <timer0_millis+0x3>
    2596:	30 91 40 05 	lds	r19, 0x0540	; 0x800540 <timer0_fract>
    259a:	23 e0       	ldi	r18, 0x03	; 3
    259c:	23 0f       	add	r18, r19
    259e:	2d 37       	cpi	r18, 0x7D	; 125
    25a0:	20 f4       	brcc	.+8      	; 0x25aa <__vector_16+0x3a>
    25a2:	01 96       	adiw	r24, 0x01	; 1
    25a4:	a1 1d       	adc	r26, r1
    25a6:	b1 1d       	adc	r27, r1
    25a8:	05 c0       	rjmp	.+10     	; 0x25b4 <__vector_16+0x44>
    25aa:	26 e8       	ldi	r18, 0x86	; 134
    25ac:	23 0f       	add	r18, r19
    25ae:	02 96       	adiw	r24, 0x02	; 2
    25b0:	a1 1d       	adc	r26, r1
    25b2:	b1 1d       	adc	r27, r1
    25b4:	20 93 40 05 	sts	0x0540, r18	; 0x800540 <timer0_fract>
    25b8:	80 93 41 05 	sts	0x0541, r24	; 0x800541 <timer0_millis>
    25bc:	90 93 42 05 	sts	0x0542, r25	; 0x800542 <timer0_millis+0x1>
    25c0:	a0 93 43 05 	sts	0x0543, r26	; 0x800543 <timer0_millis+0x2>
    25c4:	b0 93 44 05 	sts	0x0544, r27	; 0x800544 <timer0_millis+0x3>
    25c8:	80 91 45 05 	lds	r24, 0x0545	; 0x800545 <timer0_overflow_count>
    25cc:	90 91 46 05 	lds	r25, 0x0546	; 0x800546 <timer0_overflow_count+0x1>
    25d0:	a0 91 47 05 	lds	r26, 0x0547	; 0x800547 <timer0_overflow_count+0x2>
    25d4:	b0 91 48 05 	lds	r27, 0x0548	; 0x800548 <timer0_overflow_count+0x3>
    25d8:	01 96       	adiw	r24, 0x01	; 1
    25da:	a1 1d       	adc	r26, r1
    25dc:	b1 1d       	adc	r27, r1
    25de:	80 93 45 05 	sts	0x0545, r24	; 0x800545 <timer0_overflow_count>
    25e2:	90 93 46 05 	sts	0x0546, r25	; 0x800546 <timer0_overflow_count+0x1>
    25e6:	a0 93 47 05 	sts	0x0547, r26	; 0x800547 <timer0_overflow_count+0x2>
    25ea:	b0 93 48 05 	sts	0x0548, r27	; 0x800548 <timer0_overflow_count+0x3>
    25ee:	bf 91       	pop	r27
    25f0:	af 91       	pop	r26
    25f2:	9f 91       	pop	r25
    25f4:	8f 91       	pop	r24
    25f6:	3f 91       	pop	r19
    25f8:	2f 91       	pop	r18
    25fa:	0f 90       	pop	r0
    25fc:	0f be       	out	0x3f, r0	; 63
    25fe:	0f 90       	pop	r0
    2600:	1f 90       	pop	r1
    2602:	18 95       	reti

00002604 <millis>:
    2604:	2f b7       	in	r18, 0x3f	; 63
    2606:	f8 94       	cli
    2608:	60 91 41 05 	lds	r22, 0x0541	; 0x800541 <timer0_millis>
    260c:	70 91 42 05 	lds	r23, 0x0542	; 0x800542 <timer0_millis+0x1>
    2610:	80 91 43 05 	lds	r24, 0x0543	; 0x800543 <timer0_millis+0x2>
    2614:	90 91 44 05 	lds	r25, 0x0544	; 0x800544 <timer0_millis+0x3>
    2618:	2f bf       	out	0x3f, r18	; 63
    261a:	08 95       	ret

0000261c <delayMicroseconds>:
#elif F_CPU >= 16000000L
	// for the 16 MHz clock on most Arduino boards

	// for a one-microsecond delay, simply return.  the overhead
	// of the function call takes 14 (16) cycles, which is 1us
	if (us <= 1) return; //  = 3 cycles, (4 when true)
    261c:	82 30       	cpi	r24, 0x02	; 2
    261e:	91 05       	cpc	r25, r1
    2620:	38 f0       	brcs	.+14     	; 0x2630 <delayMicroseconds+0x14>

	// the following loop takes 1/4 of a microsecond (4 cycles)
	// per iteration, so execute it four times for each microsecond of
	// delay requested.
	us <<= 2; // x4 us, = 4 cycles
    2622:	88 0f       	add	r24, r24
    2624:	99 1f       	adc	r25, r25
    2626:	88 0f       	add	r24, r24
    2628:	99 1f       	adc	r25, r25

	// account for the time taken in the preceeding commands.
	// we just burned 19 (21) cycles above, remove 5, (5*4=20)
	// us is at least 8 so we can substract 5
	us -= 5; // = 2 cycles,
    262a:	05 97       	sbiw	r24, 0x05	; 5
	

#endif

	// busy wait
	__asm__ __volatile__ (
    262c:	01 97       	sbiw	r24, 0x01	; 1
    262e:	f1 f7       	brne	.-4      	; 0x262c <delayMicroseconds+0x10>
    2630:	08 95       	ret

00002632 <init>:

void init()
{
	// this needs to be called before setup() or some functions won't
	// work there
	sei();
    2632:	78 94       	sei
	
	// on the ATmega168, timer 0 is also used for fast hardware pwm
	// (using phase-correct PWM would mean that timer 0 overflowed half as often
	// resulting in different millis() behavior on the ATmega8 and ATmega168)
#if defined(TCCR0A) && defined(WGM01)
	sbi(TCCR0A, WGM01);
    2634:	84 b5       	in	r24, 0x24	; 36
    2636:	82 60       	ori	r24, 0x02	; 2
    2638:	84 bd       	out	0x24, r24	; 36
	sbi(TCCR0A, WGM00);
    263a:	84 b5       	in	r24, 0x24	; 36
    263c:	81 60       	ori	r24, 0x01	; 1
    263e:	84 bd       	out	0x24, r24	; 36
	// this combination is for the standard atmega8
	sbi(TCCR0, CS01);
	sbi(TCCR0, CS00);
#elif defined(TCCR0B) && defined(CS01) && defined(CS00)
	// this combination is for the standard 168/328/1280/2560
	sbi(TCCR0B, CS01);
    2640:	85 b5       	in	r24, 0x25	; 37
    2642:	82 60       	ori	r24, 0x02	; 2
    2644:	85 bd       	out	0x25, r24	; 37
	sbi(TCCR0B, CS00);
    2646:	85 b5       	in	r24, 0x25	; 37
    2648:	81 60       	ori	r24, 0x01	; 1
    264a:	85 bd       	out	0x25, r24	; 37

	// enable timer 0 overflow interrupt
#if defined(TIMSK) && defined(TOIE0)
	sbi(TIMSK, TOIE0);
#elif defined(TIMSK0) && defined(TOIE0)
	sbi(TIMSK0, TOIE0);
    264c:	ee e6       	ldi	r30, 0x6E	; 110
    264e:	f0 e0       	ldi	r31, 0x00	; 0
    2650:	80 81       	ld	r24, Z
    2652:	81 60       	ori	r24, 0x01	; 1
    2654:	80 83       	st	Z, r24
	// this is better for motors as it ensures an even waveform
	// note, however, that fast pwm mode can achieve a frequency of up
	// 8 MHz (with a 16 MHz clock) at 50% duty cycle

#if defined(TCCR1B) && defined(CS11) && defined(CS10)
	TCCR1B = 0;
    2656:	e1 e8       	ldi	r30, 0x81	; 129
    2658:	f0 e0       	ldi	r31, 0x00	; 0
    265a:	10 82       	st	Z, r1

	// set timer 1 prescale factor to 64
	sbi(TCCR1B, CS11);
    265c:	80 81       	ld	r24, Z
    265e:	82 60       	ori	r24, 0x02	; 2
    2660:	80 83       	st	Z, r24
#if F_CPU >= 8000000L
	sbi(TCCR1B, CS10);
    2662:	80 81       	ld	r24, Z
    2664:	81 60       	ori	r24, 0x01	; 1
    2666:	80 83       	st	Z, r24
	sbi(TCCR1, CS10);
#endif
#endif
	// put timer 1 in 8-bit phase correct pwm mode
#if defined(TCCR1A) && defined(WGM10)
	sbi(TCCR1A, WGM10);
    2668:	e0 e8       	ldi	r30, 0x80	; 128
    266a:	f0 e0       	ldi	r31, 0x00	; 0
    266c:	80 81       	ld	r24, Z
    266e:	81 60       	ori	r24, 0x01	; 1
    2670:	80 83       	st	Z, r24

	// set timer 2 prescale factor to 64
#if defined(TCCR2) && defined(CS22)
	sbi(TCCR2, CS22);
#elif defined(TCCR2B) && defined(CS22)
	sbi(TCCR2B, CS22);
    2672:	e1 eb       	ldi	r30, 0xB1	; 177
    2674:	f0 e0       	ldi	r31, 0x00	; 0
    2676:	80 81       	ld	r24, Z
    2678:	84 60       	ori	r24, 0x04	; 4
    267a:	80 83       	st	Z, r24

	// configure timer 2 for phase correct pwm (8-bit)
#if defined(TCCR2) && defined(WGM20)
	sbi(TCCR2, WGM20);
#elif defined(TCCR2A) && defined(WGM20)
	sbi(TCCR2A, WGM20);
    267c:	e0 eb       	ldi	r30, 0xB0	; 176
    267e:	f0 e0       	ldi	r31, 0x00	; 0
    2680:	80 81       	ld	r24, Z
    2682:	81 60       	ori	r24, 0x01	; 1
    2684:	80 83       	st	Z, r24
#endif

#if defined(ADCSRA)
	// set a2d prescaler so we are inside the desired 50-200 KHz range.
	#if F_CPU >= 16000000 // 16 MHz / 128 = 125 KHz
		sbi(ADCSRA, ADPS2);
    2686:	ea e7       	ldi	r30, 0x7A	; 122
    2688:	f0 e0       	ldi	r31, 0x00	; 0
    268a:	80 81       	ld	r24, Z
    268c:	84 60       	ori	r24, 0x04	; 4
    268e:	80 83       	st	Z, r24
		sbi(ADCSRA, ADPS1);
    2690:	80 81       	ld	r24, Z
    2692:	82 60       	ori	r24, 0x02	; 2
    2694:	80 83       	st	Z, r24
		sbi(ADCSRA, ADPS0);
    2696:	80 81       	ld	r24, Z
    2698:	81 60       	ori	r24, 0x01	; 1
    269a:	80 83       	st	Z, r24
		cbi(ADCSRA, ADPS2);
		cbi(ADCSRA, ADPS1);
		sbi(ADCSRA, ADPS0);
	#endif
	// enable a2d conversions
	sbi(ADCSRA, ADEN);
    269c:	80 81       	ld	r24, Z
    269e:	80 68       	ori	r24, 0x80	; 128
    26a0:	80 83       	st	Z, r24
	// here so they can be used as normal digital i/o; they will be
	// reconnected in Serial.begin()
#if defined(UCSRB)
	UCSRB = 0;
#elif defined(UCSR0B)
	UCSR0B = 0;
    26a2:	10 92 c1 00 	sts	0x00C1, r1	; 0x8000c1 <__TEXT_REGION_LENGTH__+0x7e00c1>
    26a6:	08 95       	ret

000026a8 <turnOffPWM>:
//
//static inline void turnOffPWM(uint8_t timer) __attribute__ ((always_inline));
//static inline void turnOffPWM(uint8_t timer)
static void turnOffPWM(uint8_t timer)
{
	switch (timer)
    26a8:	83 30       	cpi	r24, 0x03	; 3
    26aa:	81 f0       	breq	.+32     	; 0x26cc <turnOffPWM+0x24>
    26ac:	28 f4       	brcc	.+10     	; 0x26b8 <turnOffPWM+0x10>
    26ae:	81 30       	cpi	r24, 0x01	; 1
    26b0:	99 f0       	breq	.+38     	; 0x26d8 <turnOffPWM+0x30>
    26b2:	82 30       	cpi	r24, 0x02	; 2
    26b4:	a1 f0       	breq	.+40     	; 0x26de <turnOffPWM+0x36>
    26b6:	08 95       	ret
    26b8:	87 30       	cpi	r24, 0x07	; 7
    26ba:	a9 f0       	breq	.+42     	; 0x26e6 <turnOffPWM+0x3e>
    26bc:	88 30       	cpi	r24, 0x08	; 8
    26be:	b9 f0       	breq	.+46     	; 0x26ee <turnOffPWM+0x46>
    26c0:	84 30       	cpi	r24, 0x04	; 4
    26c2:	d1 f4       	brne	.+52     	; 0x26f8 <turnOffPWM+0x50>
	{
		#if defined(TCCR1A) && defined(COM1A1)
		case TIMER1A:   cbi(TCCR1A, COM1A1);    break;
		#endif
		#if defined(TCCR1A) && defined(COM1B1)
		case TIMER1B:   cbi(TCCR1A, COM1B1);    break;
    26c4:	80 91 80 00 	lds	r24, 0x0080	; 0x800080 <__TEXT_REGION_LENGTH__+0x7e0080>
    26c8:	8f 7d       	andi	r24, 0xDF	; 223
    26ca:	03 c0       	rjmp	.+6      	; 0x26d2 <turnOffPWM+0x2a>
static void turnOffPWM(uint8_t timer)
{
	switch (timer)
	{
		#if defined(TCCR1A) && defined(COM1A1)
		case TIMER1A:   cbi(TCCR1A, COM1A1);    break;
    26cc:	80 91 80 00 	lds	r24, 0x0080	; 0x800080 <__TEXT_REGION_LENGTH__+0x7e0080>
    26d0:	8f 77       	andi	r24, 0x7F	; 127
		#endif
		#if defined(TCCR1A) && defined(COM1B1)
		case TIMER1B:   cbi(TCCR1A, COM1B1);    break;
    26d2:	80 93 80 00 	sts	0x0080, r24	; 0x800080 <__TEXT_REGION_LENGTH__+0x7e0080>
    26d6:	08 95       	ret
		#if defined(TCCR2) && defined(COM21)
		case  TIMER2:   cbi(TCCR2, COM21);      break;
		#endif
		
		#if defined(TCCR0A) && defined(COM0A1)
		case  TIMER0A:  cbi(TCCR0A, COM0A1);    break;
    26d8:	84 b5       	in	r24, 0x24	; 36
    26da:	8f 77       	andi	r24, 0x7F	; 127
    26dc:	02 c0       	rjmp	.+4      	; 0x26e2 <turnOffPWM+0x3a>
		#endif
		
		#if defined(TCCR0A) && defined(COM0B1)
		case  TIMER0B:  cbi(TCCR0A, COM0B1);    break;
    26de:	84 b5       	in	r24, 0x24	; 36
    26e0:	8f 7d       	andi	r24, 0xDF	; 223
    26e2:	84 bd       	out	0x24, r24	; 36
    26e4:	08 95       	ret
		#endif
		#if defined(TCCR2A) && defined(COM2A1)
		case  TIMER2A:  cbi(TCCR2A, COM2A1);    break;
    26e6:	80 91 b0 00 	lds	r24, 0x00B0	; 0x8000b0 <__TEXT_REGION_LENGTH__+0x7e00b0>
    26ea:	8f 77       	andi	r24, 0x7F	; 127
    26ec:	03 c0       	rjmp	.+6      	; 0x26f4 <turnOffPWM+0x4c>
		#endif
		#if defined(TCCR2A) && defined(COM2B1)
		case  TIMER2B:  cbi(TCCR2A, COM2B1);    break;
    26ee:	80 91 b0 00 	lds	r24, 0x00B0	; 0x8000b0 <__TEXT_REGION_LENGTH__+0x7e00b0>
    26f2:	8f 7d       	andi	r24, 0xDF	; 223
    26f4:	80 93 b0 00 	sts	0x00B0, r24	; 0x8000b0 <__TEXT_REGION_LENGTH__+0x7e00b0>
    26f8:	08 95       	ret

000026fa <pinMode>:
#define ARDUINO_MAIN
#include "wiring_private.h"
#include "pins_arduino.h"

void pinMode(uint8_t pin, uint8_t mode)
{
    26fa:	cf 93       	push	r28
    26fc:	df 93       	push	r29
	uint8_t bit = digitalPinToBitMask(pin);
    26fe:	90 e0       	ldi	r25, 0x00	; 0
    2700:	fc 01       	movw	r30, r24
    2702:	e2 50       	subi	r30, 0x02	; 2
    2704:	ff 4f       	sbci	r31, 0xFF	; 255
    2706:	24 91       	lpm	r18, Z
	uint8_t port = digitalPinToPort(pin);
    2708:	fc 01       	movw	r30, r24
    270a:	ee 5e       	subi	r30, 0xEE	; 238
    270c:	fe 4f       	sbci	r31, 0xFE	; 254
    270e:	84 91       	lpm	r24, Z
	volatile uint8_t *reg, *out;

	if (port == NOT_A_PIN) return;
    2710:	88 23       	and	r24, r24
    2712:	61 f1       	breq	.+88     	; 0x276c <pinMode+0x72>

	// JWS: can I let the optimizer do this?
	reg = portModeRegister(port);
    2714:	90 e0       	ldi	r25, 0x00	; 0
    2716:	88 0f       	add	r24, r24
    2718:	99 1f       	adc	r25, r25
    271a:	fc 01       	movw	r30, r24
    271c:	e0 5d       	subi	r30, 0xD0	; 208
    271e:	fe 4f       	sbci	r31, 0xFE	; 254
    2720:	c5 91       	lpm	r28, Z+
    2722:	d4 91       	lpm	r29, Z
	out = portOutputRegister(port);
    2724:	fc 01       	movw	r30, r24
    2726:	ea 5d       	subi	r30, 0xDA	; 218
    2728:	fe 4f       	sbci	r31, 0xFE	; 254
    272a:	a5 91       	lpm	r26, Z+
    272c:	b4 91       	lpm	r27, Z

	if (mode == INPUT) { 
    272e:	61 11       	cpse	r22, r1
    2730:	09 c0       	rjmp	.+18     	; 0x2744 <pinMode+0x4a>
		uint8_t oldSREG = SREG;
    2732:	9f b7       	in	r25, 0x3f	; 63
                cli();
    2734:	f8 94       	cli
		*reg &= ~bit;
    2736:	88 81       	ld	r24, Y
    2738:	20 95       	com	r18
    273a:	82 23       	and	r24, r18
    273c:	88 83       	st	Y, r24
		*out &= ~bit;
    273e:	ec 91       	ld	r30, X
    2740:	2e 23       	and	r18, r30
    2742:	0b c0       	rjmp	.+22     	; 0x275a <pinMode+0x60>
		SREG = oldSREG;
	} else if (mode == INPUT_PULLUP) {
    2744:	62 30       	cpi	r22, 0x02	; 2
    2746:	61 f4       	brne	.+24     	; 0x2760 <pinMode+0x66>
		uint8_t oldSREG = SREG;
    2748:	9f b7       	in	r25, 0x3f	; 63
                cli();
    274a:	f8 94       	cli
		*reg &= ~bit;
    274c:	88 81       	ld	r24, Y
    274e:	32 2f       	mov	r19, r18
    2750:	30 95       	com	r19
    2752:	83 23       	and	r24, r19
    2754:	88 83       	st	Y, r24
		*out |= bit;
    2756:	ec 91       	ld	r30, X
    2758:	2e 2b       	or	r18, r30
    275a:	2c 93       	st	X, r18
		SREG = oldSREG;
    275c:	9f bf       	out	0x3f, r25	; 63
    275e:	06 c0       	rjmp	.+12     	; 0x276c <pinMode+0x72>
	} else {
		uint8_t oldSREG = SREG;
    2760:	8f b7       	in	r24, 0x3f	; 63
                cli();
    2762:	f8 94       	cli
		*reg |= bit;
    2764:	e8 81       	ld	r30, Y
    2766:	2e 2b       	or	r18, r30
    2768:	28 83       	st	Y, r18
		SREG = oldSREG;
    276a:	8f bf       	out	0x3f, r24	; 63
	}
}
    276c:	df 91       	pop	r29
    276e:	cf 91       	pop	r28
    2770:	08 95       	ret

00002772 <digitalWrite>:
		#endif
	}
}

void digitalWrite(uint8_t pin, uint8_t val)
{
    2772:	1f 93       	push	r17
    2774:	cf 93       	push	r28
    2776:	df 93       	push	r29
	uint8_t timer = digitalPinToTimer(pin);
    2778:	28 2f       	mov	r18, r24
    277a:	30 e0       	ldi	r19, 0x00	; 0
    277c:	f9 01       	movw	r30, r18
    277e:	e6 51       	subi	r30, 0x16	; 22
    2780:	ff 4f       	sbci	r31, 0xFF	; 255
    2782:	84 91       	lpm	r24, Z
	uint8_t bit = digitalPinToBitMask(pin);
    2784:	f9 01       	movw	r30, r18
    2786:	e2 50       	subi	r30, 0x02	; 2
    2788:	ff 4f       	sbci	r31, 0xFF	; 255
    278a:	d4 91       	lpm	r29, Z
	uint8_t port = digitalPinToPort(pin);
    278c:	f9 01       	movw	r30, r18
    278e:	ee 5e       	subi	r30, 0xEE	; 238
    2790:	fe 4f       	sbci	r31, 0xFE	; 254
    2792:	c4 91       	lpm	r28, Z
	volatile uint8_t *out;

	if (port == NOT_A_PIN) return;
    2794:	cc 23       	and	r28, r28
    2796:	c1 f0       	breq	.+48     	; 0x27c8 <digitalWrite+0x56>
    2798:	16 2f       	mov	r17, r22

	// If the pin that support PWM output, we need to turn it off
	// before doing a digital write.
	if (timer != NOT_ON_TIMER) turnOffPWM(timer);
    279a:	81 11       	cpse	r24, r1
    279c:	0e 94 54 13 	call	0x26a8	; 0x26a8 <turnOffPWM>

	out = portOutputRegister(port);
    27a0:	ec 2f       	mov	r30, r28
    27a2:	f0 e0       	ldi	r31, 0x00	; 0
    27a4:	ee 0f       	add	r30, r30
    27a6:	ff 1f       	adc	r31, r31
    27a8:	ea 5d       	subi	r30, 0xDA	; 218
    27aa:	fe 4f       	sbci	r31, 0xFE	; 254
    27ac:	a5 91       	lpm	r26, Z+
    27ae:	b4 91       	lpm	r27, Z

	uint8_t oldSREG = SREG;
    27b0:	9f b7       	in	r25, 0x3f	; 63
	cli();
    27b2:	f8 94       	cli

	if (val == LOW) {
    27b4:	11 11       	cpse	r17, r1
    27b6:	04 c0       	rjmp	.+8      	; 0x27c0 <digitalWrite+0x4e>
		*out &= ~bit;
    27b8:	8c 91       	ld	r24, X
    27ba:	d0 95       	com	r29
    27bc:	d8 23       	and	r29, r24
    27be:	02 c0       	rjmp	.+4      	; 0x27c4 <digitalWrite+0x52>
	} else {
		*out |= bit;
    27c0:	ec 91       	ld	r30, X
    27c2:	de 2b       	or	r29, r30
    27c4:	dc 93       	st	X, r29
	}

	SREG = oldSREG;
    27c6:	9f bf       	out	0x3f, r25	; 63
}
    27c8:	df 91       	pop	r29
    27ca:	cf 91       	pop	r28
    27cc:	1f 91       	pop	r17
    27ce:	08 95       	ret

000027d0 <__udivmodsi4>:
    27d0:	a1 e2       	ldi	r26, 0x21	; 33
    27d2:	1a 2e       	mov	r1, r26
    27d4:	aa 1b       	sub	r26, r26
    27d6:	bb 1b       	sub	r27, r27
    27d8:	fd 01       	movw	r30, r26
    27da:	0d c0       	rjmp	.+26     	; 0x27f6 <__udivmodsi4_ep>

000027dc <__udivmodsi4_loop>:
    27dc:	aa 1f       	adc	r26, r26
    27de:	bb 1f       	adc	r27, r27
    27e0:	ee 1f       	adc	r30, r30
    27e2:	ff 1f       	adc	r31, r31
    27e4:	a2 17       	cp	r26, r18
    27e6:	b3 07       	cpc	r27, r19
    27e8:	e4 07       	cpc	r30, r20
    27ea:	f5 07       	cpc	r31, r21
    27ec:	20 f0       	brcs	.+8      	; 0x27f6 <__udivmodsi4_ep>
    27ee:	a2 1b       	sub	r26, r18
    27f0:	b3 0b       	sbc	r27, r19
    27f2:	e4 0b       	sbc	r30, r20
    27f4:	f5 0b       	sbc	r31, r21

000027f6 <__udivmodsi4_ep>:
    27f6:	66 1f       	adc	r22, r22
    27f8:	77 1f       	adc	r23, r23
    27fa:	88 1f       	adc	r24, r24
    27fc:	99 1f       	adc	r25, r25
    27fe:	1a 94       	dec	r1
    2800:	69 f7       	brne	.-38     	; 0x27dc <__udivmodsi4_loop>
    2802:	60 95       	com	r22
    2804:	70 95       	com	r23
    2806:	80 95       	com	r24
    2808:	90 95       	com	r25
    280a:	9b 01       	movw	r18, r22
    280c:	ac 01       	movw	r20, r24
    280e:	bd 01       	movw	r22, r26
    2810:	cf 01       	movw	r24, r30
    2812:	08 95       	ret

00002814 <__tablejump2__>:
    2814:	ee 0f       	add	r30, r30
    2816:	ff 1f       	adc	r31, r31
    2818:	05 90       	lpm	r0, Z+
    281a:	f4 91       	lpm	r31, Z
    281c:	e0 2d       	mov	r30, r0
    281e:	09 94       	ijmp

00002820 <malloc>:
    2820:	0f 93       	push	r16
    2822:	1f 93       	push	r17
    2824:	cf 93       	push	r28
    2826:	df 93       	push	r29
    2828:	82 30       	cpi	r24, 0x02	; 2
    282a:	91 05       	cpc	r25, r1
    282c:	10 f4       	brcc	.+4      	; 0x2832 <malloc+0x12>
    282e:	82 e0       	ldi	r24, 0x02	; 2
    2830:	90 e0       	ldi	r25, 0x00	; 0
    2832:	e0 91 4b 05 	lds	r30, 0x054B	; 0x80054b <__flp>
    2836:	f0 91 4c 05 	lds	r31, 0x054C	; 0x80054c <__flp+0x1>
    283a:	20 e0       	ldi	r18, 0x00	; 0
    283c:	30 e0       	ldi	r19, 0x00	; 0
    283e:	a0 e0       	ldi	r26, 0x00	; 0
    2840:	b0 e0       	ldi	r27, 0x00	; 0
    2842:	30 97       	sbiw	r30, 0x00	; 0
    2844:	19 f1       	breq	.+70     	; 0x288c <malloc+0x6c>
    2846:	40 81       	ld	r20, Z
    2848:	51 81       	ldd	r21, Z+1	; 0x01
    284a:	02 81       	ldd	r16, Z+2	; 0x02
    284c:	13 81       	ldd	r17, Z+3	; 0x03
    284e:	48 17       	cp	r20, r24
    2850:	59 07       	cpc	r21, r25
    2852:	c8 f0       	brcs	.+50     	; 0x2886 <malloc+0x66>
    2854:	84 17       	cp	r24, r20
    2856:	95 07       	cpc	r25, r21
    2858:	69 f4       	brne	.+26     	; 0x2874 <malloc+0x54>
    285a:	10 97       	sbiw	r26, 0x00	; 0
    285c:	31 f0       	breq	.+12     	; 0x286a <malloc+0x4a>
    285e:	12 96       	adiw	r26, 0x02	; 2
    2860:	0c 93       	st	X, r16
    2862:	12 97       	sbiw	r26, 0x02	; 2
    2864:	13 96       	adiw	r26, 0x03	; 3
    2866:	1c 93       	st	X, r17
    2868:	27 c0       	rjmp	.+78     	; 0x28b8 <malloc+0x98>
    286a:	00 93 4b 05 	sts	0x054B, r16	; 0x80054b <__flp>
    286e:	10 93 4c 05 	sts	0x054C, r17	; 0x80054c <__flp+0x1>
    2872:	22 c0       	rjmp	.+68     	; 0x28b8 <malloc+0x98>
    2874:	21 15       	cp	r18, r1
    2876:	31 05       	cpc	r19, r1
    2878:	19 f0       	breq	.+6      	; 0x2880 <malloc+0x60>
    287a:	42 17       	cp	r20, r18
    287c:	53 07       	cpc	r21, r19
    287e:	18 f4       	brcc	.+6      	; 0x2886 <malloc+0x66>
    2880:	9a 01       	movw	r18, r20
    2882:	bd 01       	movw	r22, r26
    2884:	ef 01       	movw	r28, r30
    2886:	df 01       	movw	r26, r30
    2888:	f8 01       	movw	r30, r16
    288a:	db cf       	rjmp	.-74     	; 0x2842 <malloc+0x22>
    288c:	21 15       	cp	r18, r1
    288e:	31 05       	cpc	r19, r1
    2890:	f9 f0       	breq	.+62     	; 0x28d0 <malloc+0xb0>
    2892:	28 1b       	sub	r18, r24
    2894:	39 0b       	sbc	r19, r25
    2896:	24 30       	cpi	r18, 0x04	; 4
    2898:	31 05       	cpc	r19, r1
    289a:	80 f4       	brcc	.+32     	; 0x28bc <malloc+0x9c>
    289c:	8a 81       	ldd	r24, Y+2	; 0x02
    289e:	9b 81       	ldd	r25, Y+3	; 0x03
    28a0:	61 15       	cp	r22, r1
    28a2:	71 05       	cpc	r23, r1
    28a4:	21 f0       	breq	.+8      	; 0x28ae <malloc+0x8e>
    28a6:	fb 01       	movw	r30, r22
    28a8:	93 83       	std	Z+3, r25	; 0x03
    28aa:	82 83       	std	Z+2, r24	; 0x02
    28ac:	04 c0       	rjmp	.+8      	; 0x28b6 <malloc+0x96>
    28ae:	90 93 4c 05 	sts	0x054C, r25	; 0x80054c <__flp+0x1>
    28b2:	80 93 4b 05 	sts	0x054B, r24	; 0x80054b <__flp>
    28b6:	fe 01       	movw	r30, r28
    28b8:	32 96       	adiw	r30, 0x02	; 2
    28ba:	44 c0       	rjmp	.+136    	; 0x2944 <malloc+0x124>
    28bc:	fe 01       	movw	r30, r28
    28be:	e2 0f       	add	r30, r18
    28c0:	f3 1f       	adc	r31, r19
    28c2:	81 93       	st	Z+, r24
    28c4:	91 93       	st	Z+, r25
    28c6:	22 50       	subi	r18, 0x02	; 2
    28c8:	31 09       	sbc	r19, r1
    28ca:	39 83       	std	Y+1, r19	; 0x01
    28cc:	28 83       	st	Y, r18
    28ce:	3a c0       	rjmp	.+116    	; 0x2944 <malloc+0x124>
    28d0:	20 91 49 05 	lds	r18, 0x0549	; 0x800549 <__brkval>
    28d4:	30 91 4a 05 	lds	r19, 0x054A	; 0x80054a <__brkval+0x1>
    28d8:	23 2b       	or	r18, r19
    28da:	41 f4       	brne	.+16     	; 0x28ec <malloc+0xcc>
    28dc:	20 91 02 01 	lds	r18, 0x0102	; 0x800102 <__malloc_heap_start>
    28e0:	30 91 03 01 	lds	r19, 0x0103	; 0x800103 <__malloc_heap_start+0x1>
    28e4:	30 93 4a 05 	sts	0x054A, r19	; 0x80054a <__brkval+0x1>
    28e8:	20 93 49 05 	sts	0x0549, r18	; 0x800549 <__brkval>
    28ec:	20 91 00 01 	lds	r18, 0x0100	; 0x800100 <__data_start>
    28f0:	30 91 01 01 	lds	r19, 0x0101	; 0x800101 <__data_start+0x1>
    28f4:	21 15       	cp	r18, r1
    28f6:	31 05       	cpc	r19, r1
    28f8:	41 f4       	brne	.+16     	; 0x290a <malloc+0xea>
    28fa:	2d b7       	in	r18, 0x3d	; 61
    28fc:	3e b7       	in	r19, 0x3e	; 62
    28fe:	40 91 04 01 	lds	r20, 0x0104	; 0x800104 <__malloc_margin>
    2902:	50 91 05 01 	lds	r21, 0x0105	; 0x800105 <__malloc_margin+0x1>
    2906:	24 1b       	sub	r18, r20
    2908:	35 0b       	sbc	r19, r21
    290a:	e0 91 49 05 	lds	r30, 0x0549	; 0x800549 <__brkval>
    290e:	f0 91 4a 05 	lds	r31, 0x054A	; 0x80054a <__brkval+0x1>
    2912:	e2 17       	cp	r30, r18
    2914:	f3 07       	cpc	r31, r19
    2916:	a0 f4       	brcc	.+40     	; 0x2940 <malloc+0x120>
    2918:	2e 1b       	sub	r18, r30
    291a:	3f 0b       	sbc	r19, r31
    291c:	28 17       	cp	r18, r24
    291e:	39 07       	cpc	r19, r25
    2920:	78 f0       	brcs	.+30     	; 0x2940 <malloc+0x120>
    2922:	ac 01       	movw	r20, r24
    2924:	4e 5f       	subi	r20, 0xFE	; 254
    2926:	5f 4f       	sbci	r21, 0xFF	; 255
    2928:	24 17       	cp	r18, r20
    292a:	35 07       	cpc	r19, r21
    292c:	48 f0       	brcs	.+18     	; 0x2940 <malloc+0x120>
    292e:	4e 0f       	add	r20, r30
    2930:	5f 1f       	adc	r21, r31
    2932:	50 93 4a 05 	sts	0x054A, r21	; 0x80054a <__brkval+0x1>
    2936:	40 93 49 05 	sts	0x0549, r20	; 0x800549 <__brkval>
    293a:	81 93       	st	Z+, r24
    293c:	91 93       	st	Z+, r25
    293e:	02 c0       	rjmp	.+4      	; 0x2944 <malloc+0x124>
    2940:	e0 e0       	ldi	r30, 0x00	; 0
    2942:	f0 e0       	ldi	r31, 0x00	; 0
    2944:	cf 01       	movw	r24, r30
    2946:	df 91       	pop	r29
    2948:	cf 91       	pop	r28
    294a:	1f 91       	pop	r17
    294c:	0f 91       	pop	r16
    294e:	08 95       	ret

00002950 <free>:
    2950:	cf 93       	push	r28
    2952:	df 93       	push	r29
    2954:	00 97       	sbiw	r24, 0x00	; 0
    2956:	09 f4       	brne	.+2      	; 0x295a <free+0xa>
    2958:	81 c0       	rjmp	.+258    	; 0x2a5c <free+0x10c>
    295a:	fc 01       	movw	r30, r24
    295c:	32 97       	sbiw	r30, 0x02	; 2
    295e:	13 82       	std	Z+3, r1	; 0x03
    2960:	12 82       	std	Z+2, r1	; 0x02
    2962:	a0 91 4b 05 	lds	r26, 0x054B	; 0x80054b <__flp>
    2966:	b0 91 4c 05 	lds	r27, 0x054C	; 0x80054c <__flp+0x1>
    296a:	10 97       	sbiw	r26, 0x00	; 0
    296c:	81 f4       	brne	.+32     	; 0x298e <free+0x3e>
    296e:	20 81       	ld	r18, Z
    2970:	31 81       	ldd	r19, Z+1	; 0x01
    2972:	82 0f       	add	r24, r18
    2974:	93 1f       	adc	r25, r19
    2976:	20 91 49 05 	lds	r18, 0x0549	; 0x800549 <__brkval>
    297a:	30 91 4a 05 	lds	r19, 0x054A	; 0x80054a <__brkval+0x1>
    297e:	28 17       	cp	r18, r24
    2980:	39 07       	cpc	r19, r25
    2982:	51 f5       	brne	.+84     	; 0x29d8 <free+0x88>
    2984:	f0 93 4a 05 	sts	0x054A, r31	; 0x80054a <__brkval+0x1>
    2988:	e0 93 49 05 	sts	0x0549, r30	; 0x800549 <__brkval>
    298c:	67 c0       	rjmp	.+206    	; 0x2a5c <free+0x10c>
    298e:	ed 01       	movw	r28, r26
    2990:	20 e0       	ldi	r18, 0x00	; 0
    2992:	30 e0       	ldi	r19, 0x00	; 0
    2994:	ce 17       	cp	r28, r30
    2996:	df 07       	cpc	r29, r31
    2998:	40 f4       	brcc	.+16     	; 0x29aa <free+0x5a>
    299a:	4a 81       	ldd	r20, Y+2	; 0x02
    299c:	5b 81       	ldd	r21, Y+3	; 0x03
    299e:	9e 01       	movw	r18, r28
    29a0:	41 15       	cp	r20, r1
    29a2:	51 05       	cpc	r21, r1
    29a4:	f1 f0       	breq	.+60     	; 0x29e2 <free+0x92>
    29a6:	ea 01       	movw	r28, r20
    29a8:	f5 cf       	rjmp	.-22     	; 0x2994 <free+0x44>
    29aa:	d3 83       	std	Z+3, r29	; 0x03
    29ac:	c2 83       	std	Z+2, r28	; 0x02
    29ae:	40 81       	ld	r20, Z
    29b0:	51 81       	ldd	r21, Z+1	; 0x01
    29b2:	84 0f       	add	r24, r20
    29b4:	95 1f       	adc	r25, r21
    29b6:	c8 17       	cp	r28, r24
    29b8:	d9 07       	cpc	r29, r25
    29ba:	59 f4       	brne	.+22     	; 0x29d2 <free+0x82>
    29bc:	88 81       	ld	r24, Y
    29be:	99 81       	ldd	r25, Y+1	; 0x01
    29c0:	84 0f       	add	r24, r20
    29c2:	95 1f       	adc	r25, r21
    29c4:	02 96       	adiw	r24, 0x02	; 2
    29c6:	91 83       	std	Z+1, r25	; 0x01
    29c8:	80 83       	st	Z, r24
    29ca:	8a 81       	ldd	r24, Y+2	; 0x02
    29cc:	9b 81       	ldd	r25, Y+3	; 0x03
    29ce:	93 83       	std	Z+3, r25	; 0x03
    29d0:	82 83       	std	Z+2, r24	; 0x02
    29d2:	21 15       	cp	r18, r1
    29d4:	31 05       	cpc	r19, r1
    29d6:	29 f4       	brne	.+10     	; 0x29e2 <free+0x92>
    29d8:	f0 93 4c 05 	sts	0x054C, r31	; 0x80054c <__flp+0x1>
    29dc:	e0 93 4b 05 	sts	0x054B, r30	; 0x80054b <__flp>
    29e0:	3d c0       	rjmp	.+122    	; 0x2a5c <free+0x10c>
    29e2:	e9 01       	movw	r28, r18
    29e4:	fb 83       	std	Y+3, r31	; 0x03
    29e6:	ea 83       	std	Y+2, r30	; 0x02
    29e8:	49 91       	ld	r20, Y+
    29ea:	59 91       	ld	r21, Y+
    29ec:	c4 0f       	add	r28, r20
    29ee:	d5 1f       	adc	r29, r21
    29f0:	ec 17       	cp	r30, r28
    29f2:	fd 07       	cpc	r31, r29
    29f4:	61 f4       	brne	.+24     	; 0x2a0e <free+0xbe>
    29f6:	80 81       	ld	r24, Z
    29f8:	91 81       	ldd	r25, Z+1	; 0x01
    29fa:	84 0f       	add	r24, r20
    29fc:	95 1f       	adc	r25, r21
    29fe:	02 96       	adiw	r24, 0x02	; 2
    2a00:	e9 01       	movw	r28, r18
    2a02:	99 83       	std	Y+1, r25	; 0x01
    2a04:	88 83       	st	Y, r24
    2a06:	82 81       	ldd	r24, Z+2	; 0x02
    2a08:	93 81       	ldd	r25, Z+3	; 0x03
    2a0a:	9b 83       	std	Y+3, r25	; 0x03
    2a0c:	8a 83       	std	Y+2, r24	; 0x02
    2a0e:	e0 e0       	ldi	r30, 0x00	; 0
    2a10:	f0 e0       	ldi	r31, 0x00	; 0
    2a12:	12 96       	adiw	r26, 0x02	; 2
    2a14:	8d 91       	ld	r24, X+
    2a16:	9c 91       	ld	r25, X
    2a18:	13 97       	sbiw	r26, 0x03	; 3
    2a1a:	00 97       	sbiw	r24, 0x00	; 0
    2a1c:	19 f0       	breq	.+6      	; 0x2a24 <free+0xd4>
    2a1e:	fd 01       	movw	r30, r26
    2a20:	dc 01       	movw	r26, r24
    2a22:	f7 cf       	rjmp	.-18     	; 0x2a12 <free+0xc2>
    2a24:	8d 91       	ld	r24, X+
    2a26:	9c 91       	ld	r25, X
    2a28:	11 97       	sbiw	r26, 0x01	; 1
    2a2a:	9d 01       	movw	r18, r26
    2a2c:	2e 5f       	subi	r18, 0xFE	; 254
    2a2e:	3f 4f       	sbci	r19, 0xFF	; 255
    2a30:	82 0f       	add	r24, r18
    2a32:	93 1f       	adc	r25, r19
    2a34:	20 91 49 05 	lds	r18, 0x0549	; 0x800549 <__brkval>
    2a38:	30 91 4a 05 	lds	r19, 0x054A	; 0x80054a <__brkval+0x1>
    2a3c:	28 17       	cp	r18, r24
    2a3e:	39 07       	cpc	r19, r25
    2a40:	69 f4       	brne	.+26     	; 0x2a5c <free+0x10c>
    2a42:	30 97       	sbiw	r30, 0x00	; 0
    2a44:	29 f4       	brne	.+10     	; 0x2a50 <free+0x100>
    2a46:	10 92 4c 05 	sts	0x054C, r1	; 0x80054c <__flp+0x1>
    2a4a:	10 92 4b 05 	sts	0x054B, r1	; 0x80054b <__flp>
    2a4e:	02 c0       	rjmp	.+4      	; 0x2a54 <free+0x104>
    2a50:	13 82       	std	Z+3, r1	; 0x03
    2a52:	12 82       	std	Z+2, r1	; 0x02
    2a54:	b0 93 4a 05 	sts	0x054A, r27	; 0x80054a <__brkval+0x1>
    2a58:	a0 93 49 05 	sts	0x0549, r26	; 0x800549 <__brkval>
    2a5c:	df 91       	pop	r29
    2a5e:	cf 91       	pop	r28
    2a60:	08 95       	ret

00002a62 <memcpy>:
    2a62:	fb 01       	movw	r30, r22
    2a64:	dc 01       	movw	r26, r24
    2a66:	02 c0       	rjmp	.+4      	; 0x2a6c <memcpy+0xa>
    2a68:	01 90       	ld	r0, Z+
    2a6a:	0d 92       	st	X+, r0
    2a6c:	41 50       	subi	r20, 0x01	; 1
    2a6e:	50 40       	sbci	r21, 0x00	; 0
    2a70:	d8 f7       	brcc	.-10     	; 0x2a68 <memcpy+0x6>
    2a72:	08 95       	ret

00002a74 <__do_global_dtors>:
    2a74:	10 e0       	ldi	r17, 0x00	; 0
    2a76:	cf e9       	ldi	r28, 0x9F	; 159
    2a78:	d0 e0       	ldi	r29, 0x00	; 0
    2a7a:	04 c0       	rjmp	.+8      	; 0x2a84 <__do_global_dtors+0x10>
    2a7c:	fe 01       	movw	r30, r28
    2a7e:	0e 94 0a 14 	call	0x2814	; 0x2814 <__tablejump2__>
    2a82:	21 96       	adiw	r28, 0x01	; 1
    2a84:	c0 3a       	cpi	r28, 0xA0	; 160
    2a86:	d1 07       	cpc	r29, r17
    2a88:	c9 f7       	brne	.-14     	; 0x2a7c <__do_global_dtors+0x8>
    2a8a:	f8 94       	cli

00002a8c <__stop_program>:
    2a8c:	ff cf       	rjmp	.-2      	; 0x2a8c <__stop_program>
