###############################################################
#  Generated by:      Cadence Encounter 09.14-s273_1
#  OS:                Linux x86_64(Host ID coe-ee-cad30.sjsuad.sjsu.edu)
#  Generated on:      Thu Nov  3 16:44:34 2016
#  Command:           timeDesign -postRoute -hold -pathReports -slackReports -numPaths 50 -prefix eth_core_postRouteHold -outDir timingReports
###############################################################
Path 1: VIOLATED Hold Check with Pin \tx_core/dma_reg_tx /\clink_ptr_reg[l_
reg][13][head_ptr][31] /CLK 
Endpoint:   \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][13][head_ptr][31] /D (v) 
checked with  leading edge of 'clk'
Beginpoint: \w_dch.WDATA [63]                                               (v) 
triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.398
+ Hold                          0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.706
  Arrival Time                  0.602
  Slack Time                   -1.104
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |         Arc         |  Cell |  Slew | Delay | Arrival | Required | 
     |                                                    |                     |       |       |       |  Time   |   Time   | 
     |----------------------------------------------------+---------------------+-------+-------+-------+---------+----------| 
     |                                                    | \w_dch.WDATA [63] v |       | 0.000 |       |   0.600 |    1.704 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][13][hea | D v                 | DFFSR | 0.008 | 0.002 |   0.602 |    1.706 | 
     | d_ptr][31]                                         |                     |       |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -1.104 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.185 | 0.214 |   0.214 |   -0.889 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.101 | 0.231 |   0.445 |   -0.659 | 
     | FECTS_clks_clk___L3_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.251 | 0.279 |   0.724 |   -0.380 | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | B ^ -> Y ^   | AND2X1  | 0.113 | 0.175 |   0.899 |   -0.205 | 
     | ][13][head_ptr] /main_gate                         |              |         |       |       |         |          | 
     | \tx_core/dma_reg_tx /net7808__L1_I0                | A ^ -> Y ^   | CLKBUF1 | 0.144 | 0.206 |   1.105 |    0.001 | 
     | \tx_core/dma_reg_tx /net7808__L2_I2                | A ^ -> Y ^   | CLKBUF1 | 0.198 | 0.277 |   1.382 |    0.278 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][13][hea | CLK ^        | DFFSR   | 0.202 | 0.016 |   1.398 |    0.294 | 
     | d_ptr][31]                                         |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 2: VIOLATED Hold Check with Pin \tx_core/dma_reg_tx /\clink_ptr_reg[l_
reg][13][head_ptr][23] /CLK 
Endpoint:   \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][13][head_ptr][23] /D (v) 
checked with  leading edge of 'clk'
Beginpoint: \w_dch.WDATA [55]                                               (v) 
triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.398
+ Hold                          0.058
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.706
  Arrival Time                  0.604
  Slack Time                   -1.102
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |         Arc         |  Cell |  Slew | Delay | Arrival | Required | 
     |                                                    |                     |       |       |       |  Time   |   Time   | 
     |----------------------------------------------------+---------------------+-------+-------+-------+---------+----------| 
     |                                                    | \w_dch.WDATA [55] v |       | 0.000 |       |   0.600 |    1.702 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][13][hea | D v                 | DFFSR | 0.012 | 0.004 |   0.604 |    1.706 | 
     | d_ptr][23]                                         |                     |       |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -1.102 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.185 | 0.214 |   0.214 |   -0.887 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.101 | 0.231 |   0.445 |   -0.656 | 
     | FECTS_clks_clk___L3_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.251 | 0.279 |   0.724 |   -0.378 | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | B ^ -> Y ^   | AND2X1  | 0.113 | 0.175 |   0.899 |   -0.203 | 
     | ][13][head_ptr] /main_gate                         |              |         |       |       |         |          | 
     | \tx_core/dma_reg_tx /net7808__L1_I0                | A ^ -> Y ^   | CLKBUF1 | 0.144 | 0.206 |   1.105 |    0.003 | 
     | \tx_core/dma_reg_tx /net7808__L2_I2                | A ^ -> Y ^   | CLKBUF1 | 0.198 | 0.277 |   1.382 |    0.280 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][13][hea | CLK ^        | DFFSR   | 0.202 | 0.016 |   1.398 |    0.296 | 
     | d_ptr][23]                                         |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 3: VIOLATED Hold Check with Pin \tx_core/dma_reg_tx /\clink_ptr_reg[l_
reg][6][head_ptr][12] /CLK 
Endpoint:   \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][6][head_ptr][12] /D (v) 
checked with  leading edge of 'clk'
Beginpoint: \w_dch.WDATA [44]                                              (v) 
triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.394
+ Hold                          0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.703
  Arrival Time                  0.601
  Slack Time                   -1.101
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |         Arc         |  Cell |  Slew | Delay | Arrival | Required | 
     |                                                    |                     |       |       |       |  Time   |   Time   | 
     |----------------------------------------------------+---------------------+-------+-------+-------+---------+----------| 
     |                                                    | \w_dch.WDATA [44] v |       | 0.000 |       |   0.600 |    1.701 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][6][head | D v                 | DFFSR | 0.007 | 0.001 |   0.601 |    1.703 | 
     | _ptr][12]                                          |                     |       |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -1.101 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.185 | 0.214 |   0.214 |   -0.887 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.101 | 0.231 |   0.445 |   -0.656 | 
     | FECTS_clks_clk___L3_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.251 | 0.279 |   0.724 |   -0.377 | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | B ^ -> Y ^   | AND2X1  | 0.114 | 0.178 |   0.902 |   -0.199 | 
     | ][6][head_ptr] /main_gate                          |              |         |       |       |         |          | 
     | \tx_core/dma_reg_tx /net7773__L1_I0                | A ^ -> Y ^   | CLKBUF1 | 0.151 | 0.209 |   1.111 |    0.010 | 
     | \tx_core/dma_reg_tx /net7773__L2_I0                | A ^ -> Y ^   | CLKBUF1 | 0.197 | 0.269 |   1.381 |    0.279 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][6][head | CLK ^        | DFFSR   | 0.201 | 0.013 |   1.394 |    0.293 | 
     | _ptr][12]                                          |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 4: VIOLATED Hold Check with Pin \tx_core/dma_reg_tx /\clink_ptr_reg[l_
reg][13][head_ptr][30] /CLK 
Endpoint:   \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][13][head_ptr][30] /D (v) 
checked with  leading edge of 'clk'
Beginpoint: \w_dch.WDATA [62]                                               (v) 
triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.400
+ Hold                          0.057
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.707
  Arrival Time                  0.607
  Slack Time                   -1.101
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |         Arc         |  Cell |  Slew | Delay | Arrival | Required | 
     |                                                    |                     |       |       |       |  Time   |   Time   | 
     |----------------------------------------------------+---------------------+-------+-------+-------+---------+----------| 
     |                                                    | \w_dch.WDATA [62] v |       | 0.000 |       |   0.600 |    1.701 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][13][hea | D v                 | DFFSR | 0.017 | 0.007 |   0.607 |    1.707 | 
     | d_ptr][30]                                         |                     |       |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -1.101 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.185 | 0.214 |   0.214 |   -0.886 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.101 | 0.231 |   0.445 |   -0.656 | 
     | FECTS_clks_clk___L3_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.251 | 0.279 |   0.724 |   -0.377 | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | B ^ -> Y ^   | AND2X1  | 0.113 | 0.175 |   0.899 |   -0.202 | 
     | ][13][head_ptr] /main_gate                         |              |         |       |       |         |          | 
     | \tx_core/dma_reg_tx /net7808__L1_I0                | A ^ -> Y ^   | CLKBUF1 | 0.144 | 0.206 |   1.105 |    0.004 | 
     | \tx_core/dma_reg_tx /net7808__L2_I2                | A ^ -> Y ^   | CLKBUF1 | 0.198 | 0.277 |   1.382 |    0.281 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][13][hea | CLK ^        | DFFSR   | 0.202 | 0.018 |   1.400 |    0.299 | 
     | d_ptr][30]                                         |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 5: VIOLATED Hold Check with Pin \tx_core/dma_reg_tx /\clink_ptr_reg[l_
reg][13][head_ptr][25] /CLK 
Endpoint:   \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][13][head_ptr][25] /D (v) 
checked with  leading edge of 'clk'
Beginpoint: \w_dch.WDATA [57]                                               (v) 
triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.401
+ Hold                          0.056
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.706
  Arrival Time                  0.606
  Slack Time                   -1.101
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |         Arc         |  Cell |  Slew | Delay | Arrival | Required | 
     |                                                    |                     |       |       |       |  Time   |   Time   | 
     |----------------------------------------------------+---------------------+-------+-------+-------+---------+----------| 
     |                                                    | \w_dch.WDATA [57] v |       | 0.000 |       |   0.600 |    1.701 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][13][hea | D v                 | DFFSR | 0.023 | 0.006 |   0.606 |    1.706 | 
     | d_ptr][25]                                         |                     |       |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -1.101 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.185 | 0.214 |   0.214 |   -0.886 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.101 | 0.231 |   0.445 |   -0.656 | 
     | FECTS_clks_clk___L3_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.251 | 0.279 |   0.724 |   -0.377 | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | B ^ -> Y ^   | AND2X1  | 0.113 | 0.175 |   0.899 |   -0.202 | 
     | ][13][head_ptr] /main_gate                         |              |         |       |       |         |          | 
     | \tx_core/dma_reg_tx /net7808__L1_I0                | A ^ -> Y ^   | CLKBUF1 | 0.144 | 0.206 |   1.105 |    0.004 | 
     | \tx_core/dma_reg_tx /net7808__L2_I2                | A ^ -> Y ^   | CLKBUF1 | 0.198 | 0.277 |   1.382 |    0.281 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][13][hea | CLK ^        | DFFSR   | 0.202 | 0.019 |   1.401 |    0.300 | 
     | d_ptr][25]                                         |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 6: VIOLATED Hold Check with Pin \tx_core/dma_reg_tx /\clink_ptr_reg[l_
reg][13][head_ptr][29] /CLK 
Endpoint:   \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][13][head_ptr][29] /D (v) 
checked with  leading edge of 'clk'
Beginpoint: \w_dch.WDATA [61]                                               (v) 
triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.400
+ Hold                          0.058
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.708
  Arrival Time                  0.607
  Slack Time                   -1.101
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |         Arc         |  Cell |  Slew | Delay | Arrival | Required | 
     |                                                    |                     |       |       |       |  Time   |   Time   | 
     |----------------------------------------------------+---------------------+-------+-------+-------+---------+----------| 
     |                                                    | \w_dch.WDATA [61] v |       | 0.000 |       |   0.600 |    1.701 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][13][hea | D v                 | DFFSR | 0.014 | 0.007 |   0.607 |    1.708 | 
     | d_ptr][29]                                         |                     |       |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -1.101 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.185 | 0.214 |   0.214 |   -0.886 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.101 | 0.231 |   0.445 |   -0.655 | 
     | FECTS_clks_clk___L3_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.251 | 0.279 |   0.724 |   -0.377 | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | B ^ -> Y ^   | AND2X1  | 0.113 | 0.175 |   0.899 |   -0.202 | 
     | ][13][head_ptr] /main_gate                         |              |         |       |       |         |          | 
     | \tx_core/dma_reg_tx /net7808__L1_I0                | A ^ -> Y ^   | CLKBUF1 | 0.144 | 0.206 |   1.105 |    0.004 | 
     | \tx_core/dma_reg_tx /net7808__L2_I2                | A ^ -> Y ^   | CLKBUF1 | 0.198 | 0.277 |   1.382 |    0.281 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][13][hea | CLK ^        | DFFSR   | 0.202 | 0.018 |   1.400 |    0.300 | 
     | d_ptr][29]                                         |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 7: VIOLATED Hold Check with Pin \tx_core/dma_reg_tx /\clink_ptr_reg[l_
reg][13][head_ptr][27] /CLK 
Endpoint:   \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][13][head_ptr][27] /D (v) 
checked with  leading edge of 'clk'
Beginpoint: \w_dch.WDATA [59]                                               (v) 
triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.399
+ Hold                          0.057
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.706
  Arrival Time                  0.606
  Slack Time                   -1.100
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |         Arc         |  Cell |  Slew | Delay | Arrival | Required | 
     |                                                    |                     |       |       |       |  Time   |   Time   | 
     |----------------------------------------------------+---------------------+-------+-------+-------+---------+----------| 
     |                                                    | \w_dch.WDATA [59] v |       | 0.000 |       |   0.600 |    1.700 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][13][hea | D v                 | DFFSR | 0.016 | 0.006 |   0.606 |    1.706 | 
     | d_ptr][27]                                         |                     |       |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -1.100 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.185 | 0.214 |   0.214 |   -0.885 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.101 | 0.231 |   0.445 |   -0.655 | 
     | FECTS_clks_clk___L3_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.251 | 0.279 |   0.724 |   -0.376 | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | B ^ -> Y ^   | AND2X1  | 0.113 | 0.175 |   0.899 |   -0.201 | 
     | ][13][head_ptr] /main_gate                         |              |         |       |       |         |          | 
     | \tx_core/dma_reg_tx /net7808__L1_I0                | A ^ -> Y ^   | CLKBUF1 | 0.144 | 0.206 |   1.105 |    0.005 | 
     | \tx_core/dma_reg_tx /net7808__L2_I2                | A ^ -> Y ^   | CLKBUF1 | 0.198 | 0.277 |   1.382 |    0.282 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][13][hea | CLK ^        | DFFSR   | 0.202 | 0.017 |   1.399 |    0.299 | 
     | d_ptr][27]                                         |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 8: VIOLATED Hold Check with Pin \tx_core/dma_reg_tx /\clink_ptr_reg[l_
reg][6][head_ptr][2] /CLK 
Endpoint:   \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][6][head_ptr][2] /D (v) 
checked with  leading edge of 'clk'
Beginpoint: \w_dch.WDATA [34]                                             (v) 
triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.393
+ Hold                          0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.702
  Arrival Time                  0.602
  Slack Time                   -1.099
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |         Arc         |  Cell |  Slew | Delay | Arrival | Required | 
     |                                                    |                     |       |       |       |  Time   |   Time   | 
     |----------------------------------------------------+---------------------+-------+-------+-------+---------+----------| 
     |                                                    | \w_dch.WDATA [34] v |       | 0.000 |       |   0.600 |    1.699 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][6][head | D v                 | DFFSR | 0.007 | 0.002 |   0.602 |    1.702 | 
     | _ptr][2]                                           |                     |       |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -1.099 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.185 | 0.214 |   0.214 |   -0.885 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.101 | 0.231 |   0.445 |   -0.654 | 
     | FECTS_clks_clk___L3_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.251 | 0.279 |   0.724 |   -0.375 | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | B ^ -> Y ^   | AND2X1  | 0.114 | 0.178 |   0.902 |   -0.197 | 
     | ][6][head_ptr] /main_gate                          |              |         |       |       |         |          | 
     | \tx_core/dma_reg_tx /net7773__L1_I0                | A ^ -> Y ^   | CLKBUF1 | 0.151 | 0.209 |   1.111 |    0.012 | 
     | \tx_core/dma_reg_tx /net7773__L2_I0                | A ^ -> Y ^   | CLKBUF1 | 0.197 | 0.269 |   1.381 |    0.281 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][6][head | CLK ^        | DFFSR   | 0.201 | 0.013 |   1.393 |    0.294 | 
     | _ptr][2]                                           |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 9: VIOLATED Hold Check with Pin \tx_core/dma_reg_tx /\clink_ptr_reg[l_
reg][6][head_ptr][6] /CLK 
Endpoint:   \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][6][head_ptr][6] /D (v) 
checked with  leading edge of 'clk'
Beginpoint: \w_dch.WDATA [38]                                             (v) 
triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.393
+ Hold                          0.058
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.701
  Arrival Time                  0.602
  Slack Time                   -1.099
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |         Arc         |  Cell |  Slew | Delay | Arrival | Required | 
     |                                                    |                     |       |       |       |  Time   |   Time   | 
     |----------------------------------------------------+---------------------+-------+-------+-------+---------+----------| 
     |                                                    | \w_dch.WDATA [38] v |       | 0.000 |       |   0.600 |    1.699 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][6][head | D v                 | DFFSR | 0.008 | 0.002 |   0.602 |    1.701 | 
     | _ptr][6]                                           |                     |       |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -1.099 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.185 | 0.214 |   0.214 |   -0.884 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.101 | 0.231 |   0.445 |   -0.653 | 
     | FECTS_clks_clk___L3_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.251 | 0.279 |   0.724 |   -0.375 | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | B ^ -> Y ^   | AND2X1  | 0.114 | 0.178 |   0.902 |   -0.197 | 
     | ][6][head_ptr] /main_gate                          |              |         |       |       |         |          | 
     | \tx_core/dma_reg_tx /net7773__L1_I0                | A ^ -> Y ^   | CLKBUF1 | 0.151 | 0.209 |   1.111 |    0.013 | 
     | \tx_core/dma_reg_tx /net7773__L2_I0                | A ^ -> Y ^   | CLKBUF1 | 0.197 | 0.269 |   1.381 |    0.282 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][6][head | CLK ^        | DFFSR   | 0.200 | 0.012 |   1.393 |    0.294 | 
     | _ptr][6]                                           |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 10: VIOLATED Hold Check with Pin \tx_core/dma_reg_tx /\clink_ptr_reg[l_
reg][0][head_ptr][1] /CLK 
Endpoint:   \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][0][head_ptr][1] /D (v) 
checked with  leading edge of 'clk'
Beginpoint: \w_dch.WDATA [33]                                             (v) 
triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.390
+ Hold                          0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.700
  Arrival Time                  0.602
  Slack Time                   -1.097
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |         Arc         |  Cell |  Slew | Delay | Arrival | Required | 
     |                                                    |                     |       |       |       |  Time   |   Time   | 
     |----------------------------------------------------+---------------------+-------+-------+-------+---------+----------| 
     |                                                    | \w_dch.WDATA [33] v |       | 0.000 |       |   0.600 |    1.697 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][0][head | D v                 | DFFSR | 0.008 | 0.002 |   0.602 |    1.700 | 
     | _ptr][1]                                           |                     |       |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -1.097 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.185 | 0.214 |   0.214 |   -0.883 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.101 | 0.231 |   0.445 |   -0.652 | 
     | FECTS_clks_clk___L3_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.251 | 0.279 |   0.724 |   -0.373 | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | B ^ -> Y ^   | AND2X1  | 0.105 | 0.172 |   0.896 |   -0.202 | 
     | ][0][head_ptr] /main_gate                          |              |         |       |       |         |          | 
     | \tx_core/dma_reg_tx /net7743__L1_I0                | A ^ -> Y ^   | CLKBUF1 | 0.152 | 0.207 |   1.103 |    0.006 | 
     | \tx_core/dma_reg_tx /net7743__L2_I0                | A ^ -> Y ^   | CLKBUF1 | 0.200 | 0.276 |   1.379 |    0.281 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][0][head | CLK ^        | DFFSR   | 0.204 | 0.012 |   1.390 |    0.293 | 
     | _ptr][1]                                           |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 11: VIOLATED Hold Check with Pin \tx_core/dma_reg_tx /\clink_ptr_reg[l_
reg][0][head_ptr][2] /CLK 
Endpoint:   \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][0][head_ptr][2] /D (v) 
checked with  leading edge of 'clk'
Beginpoint: \w_dch.WDATA [34]                                             (v) 
triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.390
+ Hold                          0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.699
  Arrival Time                  0.602
  Slack Time                   -1.097
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |         Arc         |  Cell |  Slew | Delay | Arrival | Required | 
     |                                                    |                     |       |       |       |  Time   |   Time   | 
     |----------------------------------------------------+---------------------+-------+-------+-------+---------+----------| 
     |                                                    | \w_dch.WDATA [34] v |       | 0.000 |       |   0.600 |    1.697 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][0][head | D v                 | DFFSR | 0.008 | 0.002 |   0.602 |    1.699 | 
     | _ptr][2]                                           |                     |       |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -1.097 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.185 | 0.214 |   0.214 |   -0.882 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.101 | 0.231 |   0.445 |   -0.652 | 
     | FECTS_clks_clk___L3_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.251 | 0.279 |   0.724 |   -0.373 | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | B ^ -> Y ^   | AND2X1  | 0.105 | 0.172 |   0.896 |   -0.201 | 
     | ][0][head_ptr] /main_gate                          |              |         |       |       |         |          | 
     | \tx_core/dma_reg_tx /net7743__L1_I0                | A ^ -> Y ^   | CLKBUF1 | 0.152 | 0.207 |   1.103 |    0.006 | 
     | \tx_core/dma_reg_tx /net7743__L2_I0                | A ^ -> Y ^   | CLKBUF1 | 0.200 | 0.276 |   1.379 |    0.282 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][0][head | CLK ^        | DFFSR   | 0.204 | 0.011 |   1.390 |    0.293 | 
     | _ptr][2]                                           |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 12: VIOLATED Hold Check with Pin \tx_core/dma_reg_tx /\clink_ptr_reg[l_
reg][0][head_ptr][12] /CLK 
Endpoint:   \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][0][head_ptr][12] /D (v) 
checked with  leading edge of 'clk'
Beginpoint: \w_dch.WDATA [44]                                              (v) 
triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.390
+ Hold                          0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.699
  Arrival Time                  0.603
  Slack Time                   -1.096
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |         Arc         |  Cell |  Slew | Delay | Arrival | Required | 
     |                                                    |                     |       |       |       |  Time   |   Time   | 
     |----------------------------------------------------+---------------------+-------+-------+-------+---------+----------| 
     |                                                    | \w_dch.WDATA [44] v |       | 0.000 |       |   0.600 |    1.696 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][0][head | D v                 | DFFSR | 0.010 | 0.003 |   0.603 |    1.699 | 
     | _ptr][12]                                          |                     |       |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -1.096 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.185 | 0.214 |   0.214 |   -0.882 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.101 | 0.231 |   0.445 |   -0.651 | 
     | FECTS_clks_clk___L3_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.251 | 0.279 |   0.724 |   -0.372 | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | B ^ -> Y ^   | AND2X1  | 0.105 | 0.172 |   0.896 |   -0.200 | 
     | ][0][head_ptr] /main_gate                          |              |         |       |       |         |          | 
     | \tx_core/dma_reg_tx /net7743__L1_I0                | A ^ -> Y ^   | CLKBUF1 | 0.152 | 0.207 |   1.103 |    0.007 | 
     | \tx_core/dma_reg_tx /net7743__L2_I0                | A ^ -> Y ^   | CLKBUF1 | 0.200 | 0.276 |   1.379 |    0.282 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][0][head | CLK ^        | DFFSR   | 0.204 | 0.012 |   1.390 |    0.294 | 
     | _ptr][12]                                          |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 13: VIOLATED Hold Check with Pin \tx_core/dma_reg_tx /\clink_ptr_reg[l_
reg][6][head_ptr][1] /CLK 
Endpoint:   \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][6][head_ptr][1] /D (v) 
checked with  leading edge of 'clk'
Beginpoint: \w_dch.WDATA [33]                                             (v) 
triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.394
+ Hold                          0.057
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.701
  Arrival Time                  0.605
  Slack Time                   -1.096
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |         Arc         |  Cell |  Slew | Delay | Arrival | Required | 
     |                                                    |                     |       |       |       |  Time   |   Time   | 
     |----------------------------------------------------+---------------------+-------+-------+-------+---------+----------| 
     |                                                    | \w_dch.WDATA [33] v |       | 0.000 |       |   0.600 |    1.696 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][6][head | D v                 | DFFSR | 0.013 | 0.005 |   0.605 |    1.701 | 
     | _ptr][1]                                           |                     |       |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -1.096 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.185 | 0.214 |   0.214 |   -0.882 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.101 | 0.231 |   0.445 |   -0.651 | 
     | FECTS_clks_clk___L3_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.251 | 0.279 |   0.724 |   -0.372 | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | B ^ -> Y ^   | AND2X1  | 0.114 | 0.178 |   0.902 |   -0.194 | 
     | ][6][head_ptr] /main_gate                          |              |         |       |       |         |          | 
     | \tx_core/dma_reg_tx /net7773__L1_I0                | A ^ -> Y ^   | CLKBUF1 | 0.151 | 0.209 |   1.111 |    0.015 | 
     | \tx_core/dma_reg_tx /net7773__L2_I0                | A ^ -> Y ^   | CLKBUF1 | 0.197 | 0.269 |   1.381 |    0.285 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][6][head | CLK ^        | DFFSR   | 0.201 | 0.013 |   1.394 |    0.298 | 
     | _ptr][1]                                           |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 14: VIOLATED Hold Check with Pin \tx_core/dma_reg_tx /\clink_ptr_reg[l_
reg][13][head_ptr][20] /CLK 
Endpoint:   \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][13][head_ptr][20] /D (v) 
checked with  leading edge of 'clk'
Beginpoint: \w_dch.WDATA [52]                                               (v) 
triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.396
+ Hold                          0.057
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.703
  Arrival Time                  0.608
  Slack Time                   -1.096
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |         Arc         |  Cell |  Slew | Delay | Arrival | Required | 
     |                                                    |                     |       |       |       |  Time   |   Time   | 
     |----------------------------------------------------+---------------------+-------+-------+-------+---------+----------| 
     |                                                    | \w_dch.WDATA [52] v |       | 0.000 |       |   0.600 |    1.696 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][13][hea | D v                 | DFFSR | 0.017 | 0.007 |   0.608 |    1.703 | 
     | d_ptr][20]                                         |                     |       |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -1.096 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.185 | 0.214 |   0.214 |   -0.881 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.101 | 0.231 |   0.445 |   -0.650 | 
     | FECTS_clks_clk___L3_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.251 | 0.279 |   0.724 |   -0.372 | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | B ^ -> Y ^   | AND2X1  | 0.113 | 0.175 |   0.899 |   -0.197 | 
     | ][13][head_ptr] /main_gate                         |              |         |       |       |         |          | 
     | \tx_core/dma_reg_tx /net7808__L1_I0                | A ^ -> Y ^   | CLKBUF1 | 0.144 | 0.206 |   1.105 |    0.009 | 
     | \tx_core/dma_reg_tx /net7808__L2_I2                | A ^ -> Y ^   | CLKBUF1 | 0.198 | 0.277 |   1.382 |    0.286 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][13][hea | CLK ^        | DFFSR   | 0.202 | 0.014 |   1.396 |    0.301 | 
     | d_ptr][20]                                         |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 15: VIOLATED Hold Check with Pin \tx_core/dma_reg_tx /\clink_ptr_reg[l_
reg][11][head_ptr][31] /CLK 
Endpoint:   \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][11][head_ptr][31] /D (v) 
checked with  leading edge of 'clk'
Beginpoint: \w_dch.WDATA [63]                                               (v) 
triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.392
+ Hold                          0.056
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.698
  Arrival Time                  0.603
  Slack Time                   -1.095
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |         Arc         |  Cell |  Slew | Delay | Arrival | Required | 
     |                                                    |                     |       |       |       |  Time   |   Time   | 
     |----------------------------------------------------+---------------------+-------+-------+-------+---------+----------| 
     |                                                    | \w_dch.WDATA [63] v |       | 0.000 |       |   0.600 |    1.695 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][11][hea | D v                 | DFFSR | 0.008 | 0.003 |   0.603 |    1.698 | 
     | d_ptr][31]                                         |                     |       |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -1.095 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.185 | 0.214 |   0.214 |   -0.881 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.101 | 0.231 |   0.445 |   -0.650 | 
     | FECTS_clks_clk___L3_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.251 | 0.279 |   0.724 |   -0.371 | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | B ^ -> Y ^   | AND2X1  | 0.112 | 0.173 |   0.897 |   -0.198 | 
     | ][11][head_ptr] /main_gate                         |              |         |       |       |         |          | 
     | \tx_core/dma_reg_tx /net7798__L1_I0                | A ^ -> Y ^   | CLKBUF1 | 0.151 | 0.210 |   1.107 |    0.012 | 
     | \tx_core/dma_reg_tx /net7798__L2_I2                | A ^ -> Y ^   | CLKBUF1 | 0.191 | 0.274 |   1.381 |    0.286 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][11][hea | CLK ^        | DFFSR   | 0.193 | 0.011 |   1.392 |    0.297 | 
     | d_ptr][31]                                         |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 16: VIOLATED Hold Check with Pin \tx_core/dma_reg_tx /\clink_ptr_reg[l_
reg][0][head_ptr][6] /CLK 
Endpoint:   \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][0][head_ptr][6] /D (v) 
checked with  leading edge of 'clk'
Beginpoint: \w_dch.WDATA [38]                                             (v) 
triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.389
+ Hold                          0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.698
  Arrival Time                  0.603
  Slack Time                   -1.095
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |         Arc         |  Cell |  Slew | Delay | Arrival | Required | 
     |                                                    |                     |       |       |       |  Time   |   Time   | 
     |----------------------------------------------------+---------------------+-------+-------+-------+---------+----------| 
     |                                                    | \w_dch.WDATA [38] v |       | 0.000 |       |   0.600 |    1.695 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][0][head | D v                 | DFFSR | 0.009 | 0.003 |   0.603 |    1.698 | 
     | _ptr][6]                                           |                     |       |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -1.095 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.185 | 0.214 |   0.214 |   -0.880 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.101 | 0.231 |   0.445 |   -0.650 | 
     | FECTS_clks_clk___L3_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.251 | 0.279 |   0.724 |   -0.371 | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | B ^ -> Y ^   | AND2X1  | 0.105 | 0.172 |   0.896 |   -0.199 | 
     | ][0][head_ptr] /main_gate                          |              |         |       |       |         |          | 
     | \tx_core/dma_reg_tx /net7743__L1_I0                | A ^ -> Y ^   | CLKBUF1 | 0.152 | 0.207 |   1.103 |    0.008 | 
     | \tx_core/dma_reg_tx /net7743__L2_I0                | A ^ -> Y ^   | CLKBUF1 | 0.200 | 0.276 |   1.379 |    0.284 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][0][head | CLK ^        | DFFSR   | 0.204 | 0.010 |   1.389 |    0.294 | 
     | _ptr][6]                                           |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 17: VIOLATED Hold Check with Pin \tx_core/dma_reg_tx /\clink_ptr_reg[l_
reg][13][head_ptr][15] /CLK 
Endpoint:   \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][13][head_ptr][15] /D (v) 
checked with  leading edge of 'clk'
Beginpoint: \w_dch.WDATA [47]                                               (v) 
triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.400
+ Hold                          0.056
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.706
  Arrival Time                  0.612
  Slack Time                   -1.094
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |         Arc         |  Cell |  Slew | Delay | Arrival | Required | 
     |                                                    |                     |       |       |       |  Time   |   Time   | 
     |----------------------------------------------------+---------------------+-------+-------+-------+---------+----------| 
     |                                                    | \w_dch.WDATA [47] v |       | 0.000 |       |   0.600 |    1.694 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][13][hea | D v                 | DFFSR | 0.019 | 0.012 |   0.612 |    1.706 | 
     | d_ptr][15]                                         |                     |       |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -1.094 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.185 | 0.214 |   0.214 |   -0.880 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.101 | 0.231 |   0.445 |   -0.649 | 
     | FECTS_clks_clk___L3_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.251 | 0.279 |   0.724 |   -0.370 | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | B ^ -> Y ^   | AND2X1  | 0.113 | 0.175 |   0.899 |   -0.195 | 
     | ][13][head_ptr] /main_gate                         |              |         |       |       |         |          | 
     | \tx_core/dma_reg_tx /net7808__L1_I0                | A ^ -> Y ^   | CLKBUF1 | 0.144 | 0.206 |   1.105 |    0.011 | 
     | \tx_core/dma_reg_tx /net7808__L2_I2                | A ^ -> Y ^   | CLKBUF1 | 0.198 | 0.277 |   1.382 |    0.288 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][13][hea | CLK ^        | DFFSR   | 0.202 | 0.018 |   1.400 |    0.305 | 
     | d_ptr][15]                                         |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 18: VIOLATED Hold Check with Pin \tx_core/dma_reg_tx /\clink_ptr_reg[l_
reg][6][head_ptr][7] /CLK 
Endpoint:   \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][6][head_ptr][7] /D (v) 
checked with  leading edge of 'clk'
Beginpoint: \w_dch.WDATA [39]                                             (v) 
triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.391
+ Hold                          0.057
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.699
  Arrival Time                  0.605
  Slack Time                   -1.094
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |         Arc         |  Cell |  Slew | Delay | Arrival | Required | 
     |                                                    |                     |       |       |       |  Time   |   Time   | 
     |----------------------------------------------------+---------------------+-------+-------+-------+---------+----------| 
     |                                                    | \w_dch.WDATA [39] v |       | 0.000 |       |   0.600 |    1.694 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][6][head | D v                 | DFFSR | 0.012 | 0.005 |   0.605 |    1.699 | 
     | _ptr][7]                                           |                     |       |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -1.094 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.185 | 0.214 |   0.214 |   -0.879 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.101 | 0.231 |   0.445 |   -0.649 | 
     | FECTS_clks_clk___L3_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.251 | 0.279 |   0.724 |   -0.370 | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | B ^ -> Y ^   | AND2X1  | 0.114 | 0.178 |   0.902 |   -0.192 | 
     | ][6][head_ptr] /main_gate                          |              |         |       |       |         |          | 
     | \tx_core/dma_reg_tx /net7773__L1_I0                | A ^ -> Y ^   | CLKBUF1 | 0.151 | 0.209 |   1.111 |    0.017 | 
     | \tx_core/dma_reg_tx /net7773__L2_I0                | A ^ -> Y ^   | CLKBUF1 | 0.197 | 0.269 |   1.381 |    0.287 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][6][head | CLK ^        | DFFSR   | 0.200 | 0.011 |   1.391 |    0.297 | 
     | _ptr][7]                                           |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 19: VIOLATED Hold Check with Pin \tx_core/dma_reg_tx /\clink_ptr_reg[l_
reg][11][head_ptr][23] /CLK 
Endpoint:   \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][11][head_ptr][23] /D (v) 
checked with  leading edge of 'clk'
Beginpoint: \w_dch.WDATA [55]                                               (v) 
triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.393
+ Hold                          0.055
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.698
  Arrival Time                  0.605
  Slack Time                   -1.093
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |         Arc         |  Cell |  Slew | Delay | Arrival | Required | 
     |                                                    |                     |       |       |       |  Time   |   Time   | 
     |----------------------------------------------------+---------------------+-------+-------+-------+---------+----------| 
     |                                                    | \w_dch.WDATA [55] v |       | 0.000 |       |   0.600 |    1.693 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][11][hea | D v                 | DFFSR | 0.013 | 0.005 |   0.605 |    1.698 | 
     | d_ptr][23]                                         |                     |       |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -1.093 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.185 | 0.214 |   0.214 |   -0.878 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.101 | 0.231 |   0.445 |   -0.648 | 
     | FECTS_clks_clk___L3_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.251 | 0.279 |   0.724 |   -0.369 | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | B ^ -> Y ^   | AND2X1  | 0.112 | 0.173 |   0.897 |   -0.196 | 
     | ][11][head_ptr] /main_gate                         |              |         |       |       |         |          | 
     | \tx_core/dma_reg_tx /net7798__L1_I0                | A ^ -> Y ^   | CLKBUF1 | 0.151 | 0.210 |   1.107 |    0.014 | 
     | \tx_core/dma_reg_tx /net7798__L2_I2                | A ^ -> Y ^   | CLKBUF1 | 0.191 | 0.274 |   1.381 |    0.288 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][11][hea | CLK ^        | DFFSR   | 0.193 | 0.012 |   1.393 |    0.300 | 
     | d_ptr][23]                                         |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 20: VIOLATED Hold Check with Pin \tx_core/dma_reg_tx /\clink_ptr_reg[l_
reg][4][head_ptr][6] /CLK 
Endpoint:   \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][4][head_ptr][6] /D (v) 
checked with  leading edge of 'clk'
Beginpoint: \w_dch.WDATA [38]                                             (v) 
triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.388
+ Hold                          0.057
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.695
  Arrival Time                  0.602
  Slack Time                   -1.093
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |         Arc         |  Cell |  Slew | Delay | Arrival | Required | 
     |                                                    |                     |       |       |       |  Time   |   Time   | 
     |----------------------------------------------------+---------------------+-------+-------+-------+---------+----------| 
     |                                                    | \w_dch.WDATA [38] v |       | 0.000 |       |   0.600 |    1.693 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][4][head | D v                 | DFFSR | 0.008 | 0.002 |   0.602 |    1.695 | 
     | _ptr][6]                                           |                     |       |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -1.093 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.185 | 0.214 |   0.214 |   -0.878 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.101 | 0.231 |   0.445 |   -0.648 | 
     | FECTS_clks_clk___L3_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.251 | 0.279 |   0.724 |   -0.369 | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | B ^ -> Y ^   | AND2X1  | 0.105 | 0.172 |   0.896 |   -0.197 | 
     | ][4][head_ptr] /main_gate                          |              |         |       |       |         |          | 
     | \tx_core/dma_reg_tx /net7763__L1_I0                | A ^ -> Y ^   | CLKBUF1 | 0.152 | 0.208 |   1.104 |    0.011 | 
     | \tx_core/dma_reg_tx /net7763__L2_I0                | A ^ -> Y ^   | CLKBUF1 | 0.192 | 0.266 |   1.371 |    0.278 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][4][head | CLK ^        | DFFSR   | 0.195 | 0.018 |   1.388 |    0.296 | 
     | _ptr][6]                                           |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 21: VIOLATED Hold Check with Pin \tx_core/dma_reg_tx /\clink_ptr_reg[l_
reg][11][head_ptr][29] /CLK 
Endpoint:   \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][11][head_ptr][29] /D (v) 
checked with  leading edge of 'clk'
Beginpoint: \w_dch.WDATA [61]                                               (v) 
triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.395
+ Hold                          0.055
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.700
  Arrival Time                  0.607
  Slack Time                   -1.093
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |         Arc         |  Cell |  Slew | Delay | Arrival | Required | 
     |                                                    |                     |       |       |       |  Time   |   Time   | 
     |----------------------------------------------------+---------------------+-------+-------+-------+---------+----------| 
     |                                                    | \w_dch.WDATA [61] v |       | 0.000 |       |   0.600 |    1.693 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][11][hea | D v                 | DFFSR | 0.014 | 0.007 |   0.607 |    1.700 | 
     | d_ptr][29]                                         |                     |       |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -1.093 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.185 | 0.214 |   0.214 |   -0.878 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.101 | 0.231 |   0.445 |   -0.647 | 
     | FECTS_clks_clk___L3_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.251 | 0.279 |   0.724 |   -0.369 | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | B ^ -> Y ^   | AND2X1  | 0.112 | 0.173 |   0.897 |   -0.196 | 
     | ][11][head_ptr] /main_gate                         |              |         |       |       |         |          | 
     | \tx_core/dma_reg_tx /net7798__L1_I0                | A ^ -> Y ^   | CLKBUF1 | 0.151 | 0.210 |   1.107 |    0.014 | 
     | \tx_core/dma_reg_tx /net7798__L2_I2                | A ^ -> Y ^   | CLKBUF1 | 0.191 | 0.274 |   1.381 |    0.288 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][11][hea | CLK ^        | DFFSR   | 0.194 | 0.014 |   1.395 |    0.302 | 
     | d_ptr][29]                                         |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 22: VIOLATED Hold Check with Pin \tx_core/dma_reg_tx /\clink_ptr_reg[l_
reg][4][head_ptr][2] /CLK 
Endpoint:   \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][4][head_ptr][2] /D (v) 
checked with  leading edge of 'clk'
Beginpoint: \w_dch.WDATA [34]                                             (v) 
triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.389
+ Hold                          0.057
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.695
  Arrival Time                  0.603
  Slack Time                   -1.093
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |         Arc         |  Cell |  Slew | Delay | Arrival | Required | 
     |                                                    |                     |       |       |       |  Time   |   Time   | 
     |----------------------------------------------------+---------------------+-------+-------+-------+---------+----------| 
     |                                                    | \w_dch.WDATA [34] v |       | 0.000 |       |   0.600 |    1.693 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][4][head | D v                 | DFFSR | 0.007 | 0.002 |   0.603 |    1.695 | 
     | _ptr][2]                                           |                     |       |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -1.093 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.185 | 0.214 |   0.214 |   -0.878 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.101 | 0.231 |   0.445 |   -0.647 | 
     | FECTS_clks_clk___L3_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.251 | 0.279 |   0.724 |   -0.369 | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | B ^ -> Y ^   | AND2X1  | 0.105 | 0.172 |   0.896 |   -0.197 | 
     | ][4][head_ptr] /main_gate                          |              |         |       |       |         |          | 
     | \tx_core/dma_reg_tx /net7763__L1_I0                | A ^ -> Y ^   | CLKBUF1 | 0.152 | 0.208 |   1.104 |    0.012 | 
     | \tx_core/dma_reg_tx /net7763__L2_I0                | A ^ -> Y ^   | CLKBUF1 | 0.192 | 0.266 |   1.371 |    0.278 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][4][head | CLK ^        | DFFSR   | 0.195 | 0.018 |   1.389 |    0.296 | 
     | _ptr][2]                                           |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 23: VIOLATED Hold Check with Pin \tx_core/dma_reg_tx /\clink_ptr_reg[l_
reg][4][head_ptr][12] /CLK 
Endpoint:   \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][4][head_ptr][12] /D (v) 
checked with  leading edge of 'clk'
Beginpoint: \w_dch.WDATA [44]                                              (v) 
triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.388
+ Hold                          0.057
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.694
  Arrival Time                  0.602
  Slack Time                   -1.093
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |         Arc         |  Cell |  Slew | Delay | Arrival | Required | 
     |                                                    |                     |       |       |       |  Time   |   Time   | 
     |----------------------------------------------------+---------------------+-------+-------+-------+---------+----------| 
     |                                                    | \w_dch.WDATA [44] v |       | 0.000 |       |   0.600 |    1.693 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][4][head | D v                 | DFFSR | 0.007 | 0.002 |   0.602 |    1.694 | 
     | _ptr][12]                                          |                     |       |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -1.093 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.185 | 0.214 |   0.214 |   -0.878 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.101 | 0.231 |   0.445 |   -0.647 | 
     | FECTS_clks_clk___L3_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.251 | 0.279 |   0.724 |   -0.369 | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | B ^ -> Y ^   | AND2X1  | 0.105 | 0.172 |   0.896 |   -0.197 | 
     | ][4][head_ptr] /main_gate                          |              |         |       |       |         |          | 
     | \tx_core/dma_reg_tx /net7763__L1_I0                | A ^ -> Y ^   | CLKBUF1 | 0.152 | 0.208 |   1.104 |    0.012 | 
     | \tx_core/dma_reg_tx /net7763__L2_I0                | A ^ -> Y ^   | CLKBUF1 | 0.192 | 0.266 |   1.371 |    0.278 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][4][head | CLK ^        | DFFSR   | 0.195 | 0.017 |   1.388 |    0.295 | 
     | _ptr][12]                                          |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 24: VIOLATED Hold Check with Pin \tx_core/dma_reg_tx /\clink_ptr_reg[l_
reg][11][head_ptr][27] /CLK 
Endpoint:   \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][11][head_ptr][27] /D (v) 
checked with  leading edge of 'clk'
Beginpoint: \w_dch.WDATA [59]                                               (v) 
triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.394
+ Hold                          0.054
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.699
  Arrival Time                  0.607
  Slack Time                   -1.092
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |         Arc         |  Cell |  Slew | Delay | Arrival | Required | 
     |                                                    |                     |       |       |       |  Time   |   Time   | 
     |----------------------------------------------------+---------------------+-------+-------+-------+---------+----------| 
     |                                                    | \w_dch.WDATA [59] v |       | 0.000 |       |   0.600 |    1.692 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][11][hea | D v                 | DFFSR | 0.016 | 0.007 |   0.607 |    1.699 | 
     | d_ptr][27]                                         |                     |       |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -1.092 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.185 | 0.214 |   0.214 |   -0.878 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.101 | 0.231 |   0.445 |   -0.647 | 
     | FECTS_clks_clk___L3_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.251 | 0.279 |   0.724 |   -0.368 | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | B ^ -> Y ^   | AND2X1  | 0.112 | 0.173 |   0.897 |   -0.195 | 
     | ][11][head_ptr] /main_gate                         |              |         |       |       |         |          | 
     | \tx_core/dma_reg_tx /net7798__L1_I0                | A ^ -> Y ^   | CLKBUF1 | 0.151 | 0.210 |   1.107 |    0.015 | 
     | \tx_core/dma_reg_tx /net7798__L2_I2                | A ^ -> Y ^   | CLKBUF1 | 0.191 | 0.274 |   1.381 |    0.289 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][11][hea | CLK ^        | DFFSR   | 0.194 | 0.013 |   1.394 |    0.302 | 
     | d_ptr][27]                                         |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 25: VIOLATED Hold Check with Pin \tx_core/dma_reg_tx /\clink_ptr_reg[l_
reg][0][head_ptr][26] /CLK 
Endpoint:   \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][0][head_ptr][26] /D (v) 
checked with  leading edge of 'clk'
Beginpoint: \w_dch.WDATA [58]                                              (v) 
triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.388
+ Hold                          0.058
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.696
  Arrival Time                  0.605
  Slack Time                   -1.091
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |         Arc         |  Cell |  Slew | Delay | Arrival | Required | 
     |                                                    |                     |       |       |       |  Time   |   Time   | 
     |----------------------------------------------------+---------------------+-------+-------+-------+---------+----------| 
     |                                                    | \w_dch.WDATA [58] v |       | 0.000 |       |   0.600 |    1.691 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][0][head | D v                 | DFFSR | 0.014 | 0.005 |   0.605 |    1.696 | 
     | _ptr][26]                                          |                     |       |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -1.091 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.185 | 0.214 |   0.214 |   -0.877 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.101 | 0.231 |   0.445 |   -0.646 | 
     | FECTS_clks_clk___L3_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.251 | 0.279 |   0.724 |   -0.367 | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | B ^ -> Y ^   | AND2X1  | 0.105 | 0.172 |   0.896 |   -0.195 | 
     | ][0][head_ptr] /main_gate                          |              |         |       |       |         |          | 
     | \tx_core/dma_reg_tx /net7743__L1_I0                | A ^ -> Y ^   | CLKBUF1 | 0.152 | 0.207 |   1.103 |    0.012 | 
     | \tx_core/dma_reg_tx /net7743__L2_I0                | A ^ -> Y ^   | CLKBUF1 | 0.200 | 0.276 |   1.379 |    0.288 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][0][head | CLK ^        | DFFSR   | 0.203 | 0.009 |   1.388 |    0.296 | 
     | _ptr][26]                                          |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 26: VIOLATED Hold Check with Pin \tx_core/dma_reg_tx /\clink_ptr_reg[l_
reg][13][head_ptr][21] /CLK 
Endpoint:   \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][13][head_ptr][21] /D (v) 
checked with  leading edge of 'clk'
Beginpoint: \w_dch.WDATA [53]                                               (v) 
triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.394
+ Hold                          0.056
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.699
  Arrival Time                  0.608
  Slack Time                   -1.091
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |         Arc         |  Cell |  Slew | Delay | Arrival | Required | 
     |                                                    |                     |       |       |       |  Time   |   Time   | 
     |----------------------------------------------------+---------------------+-------+-------+-------+---------+----------| 
     |                                                    | \w_dch.WDATA [53] v |       | 0.000 |       |   0.600 |    1.691 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][13][hea | D v                 | DFFSR | 0.023 | 0.008 |   0.608 |    1.699 | 
     | d_ptr][21]                                         |                     |       |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -1.091 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.185 | 0.214 |   0.214 |   -0.876 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.101 | 0.231 |   0.445 |   -0.645 | 
     | FECTS_clks_clk___L3_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.251 | 0.279 |   0.724 |   -0.367 | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | B ^ -> Y ^   | AND2X1  | 0.113 | 0.175 |   0.899 |   -0.192 | 
     | ][13][head_ptr] /main_gate                         |              |         |       |       |         |          | 
     | \tx_core/dma_reg_tx /net7808__L1_I0                | A ^ -> Y ^   | CLKBUF1 | 0.144 | 0.206 |   1.105 |    0.014 | 
     | \tx_core/dma_reg_tx /net7808__L2_I2                | A ^ -> Y ^   | CLKBUF1 | 0.198 | 0.277 |   1.382 |    0.291 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][13][hea | CLK ^        | DFFSR   | 0.201 | 0.012 |   1.394 |    0.303 | 
     | d_ptr][21]                                         |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 27: VIOLATED Hold Check with Pin \tx_core/dma_reg_tx /\clink_ptr_reg[l_
reg][11][head_ptr][25] /CLK 
Endpoint:   \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][11][head_ptr][25] /D (v) 
checked with  leading edge of 'clk'
Beginpoint: \w_dch.WDATA [57]                                               (v) 
triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.395
+ Hold                          0.053
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.697
  Arrival Time                  0.607
  Slack Time                   -1.091
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |         Arc         |  Cell |  Slew | Delay | Arrival | Required | 
     |                                                    |                     |       |       |       |  Time   |   Time   | 
     |----------------------------------------------------+---------------------+-------+-------+-------+---------+----------| 
     |                                                    | \w_dch.WDATA [57] v |       | 0.000 |       |   0.600 |    1.691 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][11][hea | D v                 | DFFSR | 0.024 | 0.007 |   0.607 |    1.697 | 
     | d_ptr][25]                                         |                     |       |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -1.091 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.185 | 0.214 |   0.214 |   -0.876 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.101 | 0.231 |   0.445 |   -0.645 | 
     | FECTS_clks_clk___L3_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.251 | 0.279 |   0.724 |   -0.367 | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | B ^ -> Y ^   | AND2X1  | 0.112 | 0.173 |   0.897 |   -0.194 | 
     | ][11][head_ptr] /main_gate                         |              |         |       |       |         |          | 
     | \tx_core/dma_reg_tx /net7798__L1_I0                | A ^ -> Y ^   | CLKBUF1 | 0.151 | 0.210 |   1.107 |    0.016 | 
     | \tx_core/dma_reg_tx /net7798__L2_I2                | A ^ -> Y ^   | CLKBUF1 | 0.191 | 0.274 |   1.381 |    0.290 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][11][hea | CLK ^        | DFFSR   | 0.194 | 0.014 |   1.395 |    0.304 | 
     | d_ptr][25]                                         |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 28: VIOLATED Hold Check with Pin \tx_core/dma_reg_tx /\clink_ptr_reg[l_
reg][11][head_ptr][30] /CLK 
Endpoint:   \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][11][head_ptr][30] /D (v) 
checked with  leading edge of 'clk'
Beginpoint: \w_dch.WDATA [62]                                               (v) 
triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.395
+ Hold                          0.054
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.699
  Arrival Time                  0.608
  Slack Time                   -1.090
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |         Arc         |  Cell |  Slew | Delay | Arrival | Required | 
     |                                                    |                     |       |       |       |  Time   |   Time   | 
     |----------------------------------------------------+---------------------+-------+-------+-------+---------+----------| 
     |                                                    | \w_dch.WDATA [62] v |       | 0.000 |       |   0.600 |    1.690 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][11][hea | D v                 | DFFSR | 0.018 | 0.008 |   0.608 |    1.699 | 
     | d_ptr][30]                                         |                     |       |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -1.090 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.185 | 0.214 |   0.214 |   -0.876 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.101 | 0.231 |   0.445 |   -0.645 | 
     | FECTS_clks_clk___L3_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.251 | 0.279 |   0.724 |   -0.366 | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | B ^ -> Y ^   | AND2X1  | 0.112 | 0.173 |   0.897 |   -0.193 | 
     | ][11][head_ptr] /main_gate                         |              |         |       |       |         |          | 
     | \tx_core/dma_reg_tx /net7798__L1_I0                | A ^ -> Y ^   | CLKBUF1 | 0.151 | 0.210 |   1.107 |    0.017 | 
     | \tx_core/dma_reg_tx /net7798__L2_I2                | A ^ -> Y ^   | CLKBUF1 | 0.191 | 0.274 |   1.381 |    0.291 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][11][hea | CLK ^        | DFFSR   | 0.194 | 0.014 |   1.395 |    0.304 | 
     | d_ptr][30]                                         |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 29: VIOLATED Hold Check with Pin \tx_core/dma_reg_tx /\clink_ptr_reg[l_
reg][0][head_ptr][7] /CLK 
Endpoint:   \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][0][head_ptr][7] /D (v) 
checked with  leading edge of 'clk'
Beginpoint: \w_dch.WDATA [39]                                             (v) 
triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.388
+ Hold                          0.058
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.696
  Arrival Time                  0.606
  Slack Time                   -1.090
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |         Arc         |  Cell |  Slew | Delay | Arrival | Required | 
     |                                                    |                     |       |       |       |  Time   |   Time   | 
     |----------------------------------------------------+---------------------+-------+-------+-------+---------+----------| 
     |                                                    | \w_dch.WDATA [39] v |       | 0.000 |       |   0.600 |    1.690 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][0][head | D v                 | DFFSR | 0.013 | 0.006 |   0.606 |    1.696 | 
     | _ptr][7]                                           |                     |       |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -1.090 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.185 | 0.214 |   0.214 |   -0.876 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.101 | 0.231 |   0.445 |   -0.645 | 
     | FECTS_clks_clk___L3_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.251 | 0.279 |   0.724 |   -0.366 | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | B ^ -> Y ^   | AND2X1  | 0.105 | 0.172 |   0.896 |   -0.194 | 
     | ][0][head_ptr] /main_gate                          |              |         |       |       |         |          | 
     | \tx_core/dma_reg_tx /net7743__L1_I0                | A ^ -> Y ^   | CLKBUF1 | 0.152 | 0.207 |   1.103 |    0.013 | 
     | \tx_core/dma_reg_tx /net7743__L2_I0                | A ^ -> Y ^   | CLKBUF1 | 0.200 | 0.276 |   1.379 |    0.288 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][0][head | CLK ^        | DFFSR   | 0.203 | 0.009 |   1.388 |    0.297 | 
     | _ptr][7]                                           |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 30: VIOLATED Hold Check with Pin \tx_core/dma_reg_tx /\clink_ptr_reg[l_
reg][4][head_ptr][7] /CLK 
Endpoint:   \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][4][head_ptr][7] /D (v) 
checked with  leading edge of 'clk'
Beginpoint: \w_dch.WDATA [39]                                             (v) 
triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.389
+ Hold                          0.056
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.695
  Arrival Time                  0.605
  Slack Time                   -1.090
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |         Arc         |  Cell |  Slew | Delay | Arrival | Required | 
     |                                                    |                     |       |       |       |  Time   |   Time   | 
     |----------------------------------------------------+---------------------+-------+-------+-------+---------+----------| 
     |                                                    | \w_dch.WDATA [39] v |       | 0.000 |       |   0.600 |    1.690 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][4][head | D v                 | DFFSR | 0.012 | 0.005 |   0.605 |    1.695 | 
     | _ptr][7]                                           |                     |       |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -1.090 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.185 | 0.214 |   0.214 |   -0.875 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.101 | 0.231 |   0.445 |   -0.645 | 
     | FECTS_clks_clk___L3_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.251 | 0.279 |   0.724 |   -0.366 | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | B ^ -> Y ^   | AND2X1  | 0.105 | 0.172 |   0.896 |   -0.194 | 
     | ][4][head_ptr] /main_gate                          |              |         |       |       |         |          | 
     | \tx_core/dma_reg_tx /net7763__L1_I0                | A ^ -> Y ^   | CLKBUF1 | 0.152 | 0.208 |   1.104 |    0.014 | 
     | \tx_core/dma_reg_tx /net7763__L2_I0                | A ^ -> Y ^   | CLKBUF1 | 0.192 | 0.266 |   1.371 |    0.281 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][4][head | CLK ^        | DFFSR   | 0.195 | 0.018 |   1.389 |    0.299 | 
     | _ptr][7]                                           |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 31: VIOLATED Hold Check with Pin \tx_core/dma_reg_tx /\clink_ptr_reg[l_
reg][11][head_ptr][20] /CLK 
Endpoint:   \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][11][head_ptr][20] /D (v) 
checked with  leading edge of 'clk'
Beginpoint: \w_dch.WDATA [52]                                               (v) 
triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.394
+ Hold                          0.054
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.698
  Arrival Time                  0.608
  Slack Time                   -1.090
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |         Arc         |  Cell |  Slew | Delay | Arrival | Required | 
     |                                                    |                     |       |       |       |  Time   |   Time   | 
     |----------------------------------------------------+---------------------+-------+-------+-------+---------+----------| 
     |                                                    | \w_dch.WDATA [52] v |       | 0.000 |       |   0.600 |    1.690 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][11][hea | D v                 | DFFSR | 0.017 | 0.008 |   0.608 |    1.698 | 
     | d_ptr][20]                                         |                     |       |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -1.090 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.185 | 0.214 |   0.214 |   -0.875 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.101 | 0.231 |   0.445 |   -0.644 | 
     | FECTS_clks_clk___L3_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.251 | 0.279 |   0.724 |   -0.366 | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | B ^ -> Y ^   | AND2X1  | 0.112 | 0.173 |   0.897 |   -0.193 | 
     | ][11][head_ptr] /main_gate                         |              |         |       |       |         |          | 
     | \tx_core/dma_reg_tx /net7798__L1_I0                | A ^ -> Y ^   | CLKBUF1 | 0.151 | 0.210 |   1.107 |    0.017 | 
     | \tx_core/dma_reg_tx /net7798__L2_I2                | A ^ -> Y ^   | CLKBUF1 | 0.191 | 0.274 |   1.381 |    0.291 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][11][hea | CLK ^        | DFFSR   | 0.194 | 0.013 |   1.394 |    0.304 | 
     | d_ptr][20]                                         |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 32: VIOLATED Hold Check with Pin \tx_core/dma_reg_tx /\clink_ptr_reg[l_
reg][2][head_ptr][6] /CLK 
Endpoint:   \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][2][head_ptr][6] /D (v) 
checked with  leading edge of 'clk'
Beginpoint: \w_dch.WDATA [38]                                             (v) 
triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.388
+ Hold                          0.054
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.692
  Arrival Time                  0.603
  Slack Time                   -1.089
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |         Arc         |  Cell |  Slew | Delay | Arrival | Required | 
     |                                                    |                     |       |       |       |  Time   |   Time   | 
     |----------------------------------------------------+---------------------+-------+-------+-------+---------+----------| 
     |                                                    | \w_dch.WDATA [38] v |       | 0.000 |       |   0.600 |    1.689 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][2][head | D v                 | DFFSR | 0.009 | 0.003 |   0.603 |    1.692 | 
     | _ptr][6]                                           |                     |       |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -1.089 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.185 | 0.214 |   0.214 |   -0.875 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.101 | 0.231 |   0.445 |   -0.644 | 
     | FECTS_clks_clk___L3_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.251 | 0.279 |   0.724 |   -0.365 | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | B ^ -> Y ^   | AND2X1  | 0.111 | 0.175 |   0.900 |   -0.190 | 
     | ][2][head_ptr] /main_gate                          |              |         |       |       |         |          | 
     | \tx_core/dma_reg_tx /net7753__L1_I0                | A ^ -> Y ^   | CLKBUF1 | 0.151 | 0.210 |   1.110 |    0.020 | 
     | \tx_core/dma_reg_tx /net7753__L2_I0                | A ^ -> Y ^   | CLKBUF1 | 0.187 | 0.263 |   1.372 |    0.283 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][2][head | CLK ^        | DFFSR   | 0.190 | 0.016 |   1.388 |    0.299 | 
     | _ptr][6]                                           |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 33: VIOLATED Hold Check with Pin \tx_core/dma_reg_tx /\clink_ptr_reg[l_
reg][9][head_ptr][31] /CLK 
Endpoint:   \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][9][head_ptr][31] /D (v) 
checked with  leading edge of 'clk'
Beginpoint: \w_dch.WDATA [63]                                              (v) 
triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.387
+ Hold                          0.054
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.691
  Arrival Time                  0.602
  Slack Time                   -1.088
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |         Arc         |  Cell |  Slew | Delay | Arrival | Required | 
     |                                                    |                     |       |       |       |  Time   |   Time   | 
     |----------------------------------------------------+---------------------+-------+-------+-------+---------+----------| 
     |                                                    | \w_dch.WDATA [63] v |       | 0.000 |       |   0.600 |    1.688 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][9][head | D v                 | DFFSR | 0.009 | 0.002 |   0.602 |    1.691 | 
     | _ptr][31]                                          |                     |       |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -1.088 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.185 | 0.214 |   0.214 |   -0.874 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.101 | 0.231 |   0.445 |   -0.643 | 
     | FECTS_clks_clk___L3_I1                             | A ^ -> Y ^   | CLKBUF1 | 0.256 | 0.302 |   0.747 |   -0.341 | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | B ^ -> Y ^   | AND2X1  | 0.107 | 0.150 |   0.898 |   -0.191 | 
     | ][9][head_ptr] /main_gate                          |              |         |       |       |         |          | 
     | \tx_core/dma_reg_tx /net7788__L1_I0                | A ^ -> Y ^   | CLKBUF1 | 0.147 | 0.208 |   1.105 |    0.017 | 
     | \tx_core/dma_reg_tx /net7788__L2_I1                | A ^ -> Y ^   | CLKBUF1 | 0.186 | 0.268 |   1.373 |    0.285 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][9][head | CLK ^        | DFFSR   | 0.189 | 0.013 |   1.387 |    0.298 | 
     | _ptr][31]                                          |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 34: VIOLATED Hold Check with Pin \tx_core/dma_reg_tx /\clink_ptr_reg[l_
reg][4][head_ptr][1] /CLK 
Endpoint:   \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][4][head_ptr][1] /D (v) 
checked with  leading edge of 'clk'
Beginpoint: \w_dch.WDATA [33]                                             (v) 
triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.387
+ Hold                          0.056
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.692
  Arrival Time                  0.604
  Slack Time                   -1.088
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |         Arc         |  Cell |  Slew | Delay | Arrival | Required | 
     |                                                    |                     |       |       |       |  Time   |   Time   | 
     |----------------------------------------------------+---------------------+-------+-------+-------+---------+----------| 
     |                                                    | \w_dch.WDATA [33] v |       | 0.000 |       |   0.600 |    1.688 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][4][head | D v                 | DFFSR | 0.013 | 0.004 |   0.604 |    1.692 | 
     | _ptr][1]                                           |                     |       |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -1.088 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.185 | 0.214 |   0.214 |   -0.874 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.101 | 0.231 |   0.445 |   -0.643 | 
     | FECTS_clks_clk___L3_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.251 | 0.279 |   0.724 |   -0.364 | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | B ^ -> Y ^   | AND2X1  | 0.105 | 0.172 |   0.896 |   -0.192 | 
     | ][4][head_ptr] /main_gate                          |              |         |       |       |         |          | 
     | \tx_core/dma_reg_tx /net7763__L1_I0                | A ^ -> Y ^   | CLKBUF1 | 0.152 | 0.208 |   1.104 |    0.016 | 
     | \tx_core/dma_reg_tx /net7763__L2_I0                | A ^ -> Y ^   | CLKBUF1 | 0.192 | 0.266 |   1.371 |    0.282 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][4][head | CLK ^        | DFFSR   | 0.195 | 0.016 |   1.387 |    0.298 | 
     | _ptr][1]                                           |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 35: VIOLATED Hold Check with Pin \tx_core/dma_reg_tx /\clink_ptr_reg[l_
reg][2][head_ptr][2] /CLK 
Endpoint:   \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][2][head_ptr][2] /D (v) 
checked with  leading edge of 'clk'
Beginpoint: \w_dch.WDATA [34]                                             (v) 
triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.388
+ Hold                          0.054
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.692
  Arrival Time                  0.604
  Slack Time                   -1.088
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |         Arc         |  Cell |  Slew | Delay | Arrival | Required | 
     |                                                    |                     |       |       |       |  Time   |   Time   | 
     |----------------------------------------------------+---------------------+-------+-------+-------+---------+----------| 
     |                                                    | \w_dch.WDATA [34] v |       | 0.000 |       |   0.600 |    1.688 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][2][head | D v                 | DFFSR | 0.012 | 0.003 |   0.604 |    1.692 | 
     | _ptr][2]                                           |                     |       |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -1.088 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.185 | 0.214 |   0.214 |   -0.874 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.101 | 0.231 |   0.445 |   -0.643 | 
     | FECTS_clks_clk___L3_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.251 | 0.279 |   0.724 |   -0.364 | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | B ^ -> Y ^   | AND2X1  | 0.111 | 0.175 |   0.900 |   -0.189 | 
     | ][2][head_ptr] /main_gate                          |              |         |       |       |         |          | 
     | \tx_core/dma_reg_tx /net7753__L1_I0                | A ^ -> Y ^   | CLKBUF1 | 0.151 | 0.210 |   1.110 |    0.021 | 
     | \tx_core/dma_reg_tx /net7753__L2_I0                | A ^ -> Y ^   | CLKBUF1 | 0.187 | 0.263 |   1.372 |    0.284 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][2][head | CLK ^        | DFFSR   | 0.189 | 0.015 |   1.388 |    0.300 | 
     | _ptr][2]                                           |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 36: VIOLATED Hold Check with Pin \tx_core/dma_reg_tx /\clink_ptr_reg[l_
reg][2][head_ptr][12] /CLK 
Endpoint:   \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][2][head_ptr][12] /D (v) 
checked with  leading edge of 'clk'
Beginpoint: \w_dch.WDATA [44]                                              (v) 
triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.387
+ Hold                          0.054
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.691
  Arrival Time                  0.603
  Slack Time                   -1.088
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |         Arc         |  Cell |  Slew | Delay | Arrival | Required | 
     |                                                    |                     |       |       |       |  Time   |   Time   | 
     |----------------------------------------------------+---------------------+-------+-------+-------+---------+----------| 
     |                                                    | \w_dch.WDATA [44] v |       | 0.000 |       |   0.600 |    1.688 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][2][head | D v                 | DFFSR | 0.010 | 0.003 |   0.603 |    1.691 | 
     | _ptr][12]                                          |                     |       |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -1.088 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.185 | 0.214 |   0.214 |   -0.873 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.101 | 0.231 |   0.445 |   -0.643 | 
     | FECTS_clks_clk___L3_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.251 | 0.279 |   0.724 |   -0.364 | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | B ^ -> Y ^   | AND2X1  | 0.111 | 0.175 |   0.900 |   -0.188 | 
     | ][2][head_ptr] /main_gate                          |              |         |       |       |         |          | 
     | \tx_core/dma_reg_tx /net7753__L1_I0                | A ^ -> Y ^   | CLKBUF1 | 0.151 | 0.210 |   1.110 |    0.022 | 
     | \tx_core/dma_reg_tx /net7753__L2_I0                | A ^ -> Y ^   | CLKBUF1 | 0.187 | 0.263 |   1.372 |    0.285 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][2][head | CLK ^        | DFFSR   | 0.189 | 0.015 |   1.387 |    0.299 | 
     | _ptr][12]                                          |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 37: VIOLATED Hold Check with Pin \tx_core/dma_reg_tx /\clink_ptr_reg[l_
reg][9][head_ptr][23] /CLK 
Endpoint:   \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][9][head_ptr][23] /D (v) 
checked with  leading edge of 'clk'
Beginpoint: \w_dch.WDATA [55]                                              (v) 
triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.387
+ Hold                          0.054
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.691
  Arrival Time                  0.604
  Slack Time                   -1.087
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |         Arc         |  Cell |  Slew | Delay | Arrival | Required | 
     |                                                    |                     |       |       |       |  Time   |   Time   | 
     |----------------------------------------------------+---------------------+-------+-------+-------+---------+----------| 
     |                                                    | \w_dch.WDATA [55] v |       | 0.000 |       |   0.600 |    1.687 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][9][head | D v                 | DFFSR | 0.012 | 0.004 |   0.604 |    1.691 | 
     | _ptr][23]                                          |                     |       |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -1.087 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.185 | 0.214 |   0.214 |   -0.873 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.101 | 0.231 |   0.445 |   -0.642 | 
     | FECTS_clks_clk___L3_I1                             | A ^ -> Y ^   | CLKBUF1 | 0.256 | 0.302 |   0.747 |   -0.340 | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | B ^ -> Y ^   | AND2X1  | 0.107 | 0.150 |   0.898 |   -0.189 | 
     | ][9][head_ptr] /main_gate                          |              |         |       |       |         |          | 
     | \tx_core/dma_reg_tx /net7788__L1_I0                | A ^ -> Y ^   | CLKBUF1 | 0.147 | 0.208 |   1.105 |    0.018 | 
     | \tx_core/dma_reg_tx /net7788__L2_I1                | A ^ -> Y ^   | CLKBUF1 | 0.186 | 0.268 |   1.373 |    0.286 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][9][head | CLK ^        | DFFSR   | 0.189 | 0.014 |   1.387 |    0.300 | 
     | _ptr][23]                                          |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 38: VIOLATED Hold Check with Pin \tx_core/dma_reg_tx /\clink_ptr_reg[l_
reg][11][head_ptr][15] /CLK 
Endpoint:   \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][11][head_ptr][15] /D (v) 
checked with  leading edge of 'clk'
Beginpoint: \w_dch.WDATA [47]                                               (v) 
triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.394
+ Hold                          0.054
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.698
  Arrival Time                  0.612
  Slack Time                   -1.087
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |         Arc         |  Cell |  Slew | Delay | Arrival | Required | 
     |                                                    |                     |       |       |       |  Time   |   Time   | 
     |----------------------------------------------------+---------------------+-------+-------+-------+---------+----------| 
     |                                                    | \w_dch.WDATA [47] v |       | 0.000 |       |   0.600 |    1.687 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][11][hea | D v                 | DFFSR | 0.019 | 0.012 |   0.612 |    1.698 | 
     | d_ptr][15]                                         |                     |       |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -1.087 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.185 | 0.214 |   0.214 |   -0.872 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.101 | 0.231 |   0.445 |   -0.641 | 
     | FECTS_clks_clk___L3_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.251 | 0.279 |   0.724 |   -0.362 | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | B ^ -> Y ^   | AND2X1  | 0.112 | 0.173 |   0.897 |   -0.189 | 
     | ][11][head_ptr] /main_gate                         |              |         |       |       |         |          | 
     | \tx_core/dma_reg_tx /net7798__L1_I0                | A ^ -> Y ^   | CLKBUF1 | 0.151 | 0.210 |   1.107 |    0.021 | 
     | \tx_core/dma_reg_tx /net7798__L2_I2                | A ^ -> Y ^   | CLKBUF1 | 0.191 | 0.274 |   1.381 |    0.295 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][11][hea | CLK ^        | DFFSR   | 0.194 | 0.013 |   1.394 |    0.308 | 
     | d_ptr][15]                                         |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 39: VIOLATED Hold Check with Pin \tx_core/dma_reg_tx /\clink_ptr_reg[l_
reg][8][ctrl_data][last_bvalid][7] /CLK 
Endpoint:   \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][8][ctrl_data][last_
bvalid][7] /D (v) checked with  leading edge of 'clk'
Beginpoint: \w_dch.WDATA [15]                                                   
(v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.382
+ Hold                          0.057
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.689
  Arrival Time                  0.603
  Slack Time                   -1.086
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |         Arc         |  Cell |  Slew | Delay | Arrival | Required | 
     |                                                    |                     |       |       |       |  Time   |   Time   | 
     |----------------------------------------------------+---------------------+-------+-------+-------+---------+----------| 
     |                                                    | \w_dch.WDATA [15] v |       | 0.000 |       |   0.600 |    1.686 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][8][ctrl | D v                 | DFFSR | 0.009 | 0.003 |   0.603 |    1.689 | 
     | _data][last_bvalid][7]                             |                     |       |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -1.086 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.185 | 0.214 |   0.214 |   -0.872 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.101 | 0.231 |   0.445 |   -0.641 | 
     | FECTS_clks_clk___L3_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.251 | 0.279 |   0.724 |   -0.362 | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | B ^ -> Y ^   | AND2X1  | 0.105 | 0.170 |   0.894 |   -0.192 | 
     | ][8][head_ptr] /main_gate                          |              |         |       |       |         |          | 
     | \tx_core/dma_reg_tx /net7783__L1_I0                | A ^ -> Y ^   | CLKBUF1 | 0.146 | 0.205 |   1.100 |    0.014 | 
     | \tx_core/dma_reg_tx /net7783__L2_I1                | A ^ -> Y ^   | CLKBUF1 | 0.191 | 0.267 |   1.367 |    0.281 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][8][ctrl | CLK ^        | DFFSR   | 0.198 | 0.015 |   1.382 |    0.296 | 
     | _data][last_bvalid][7]                             |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 40: VIOLATED Hold Check with Pin \tx_core/dma_reg_tx /\clink_ptr_reg[l_
reg][9][head_ptr][29] /CLK 
Endpoint:   \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][9][head_ptr][29] /D (v) 
checked with  leading edge of 'clk'
Beginpoint: \w_dch.WDATA [61]                                              (v) 
triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.390
+ Hold                          0.053
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.693
  Arrival Time                  0.607
  Slack Time                   -1.086
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |         Arc         |  Cell |  Slew | Delay | Arrival | Required | 
     |                                                    |                     |       |       |       |  Time   |   Time   | 
     |----------------------------------------------------+---------------------+-------+-------+-------+---------+----------| 
     |                                                    | \w_dch.WDATA [61] v |       | 0.000 |       |   0.600 |    1.686 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][9][head | D v                 | DFFSR | 0.014 | 0.007 |   0.607 |    1.693 | 
     | _ptr][29]                                          |                     |       |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -1.086 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.185 | 0.214 |   0.214 |   -0.871 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.101 | 0.231 |   0.445 |   -0.640 | 
     | FECTS_clks_clk___L3_I1                             | A ^ -> Y ^   | CLKBUF1 | 0.256 | 0.302 |   0.747 |   -0.338 | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | B ^ -> Y ^   | AND2X1  | 0.107 | 0.150 |   0.898 |   -0.188 | 
     | ][9][head_ptr] /main_gate                          |              |         |       |       |         |          | 
     | \tx_core/dma_reg_tx /net7788__L1_I0                | A ^ -> Y ^   | CLKBUF1 | 0.147 | 0.208 |   1.105 |    0.020 | 
     | \tx_core/dma_reg_tx /net7788__L2_I1                | A ^ -> Y ^   | CLKBUF1 | 0.186 | 0.268 |   1.373 |    0.288 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][9][head | CLK ^        | DFFSR   | 0.189 | 0.016 |   1.390 |    0.304 | 
     | _ptr][29]                                          |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 41: VIOLATED Hold Check with Pin \tx_core/dma_reg_tx /\clink_ptr_reg[l_
reg][9][head_ptr][30] /CLK 
Endpoint:   \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][9][head_ptr][30] /D (v) 
checked with  leading edge of 'clk'
Beginpoint: \w_dch.WDATA [62]                                              (v) 
triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.390
+ Hold                          0.052
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.692
  Arrival Time                  0.607
  Slack Time                   -1.085
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |         Arc         |  Cell |  Slew | Delay | Arrival | Required | 
     |                                                    |                     |       |       |       |  Time   |   Time   | 
     |----------------------------------------------------+---------------------+-------+-------+-------+---------+----------| 
     |                                                    | \w_dch.WDATA [62] v |       | 0.000 |       |   0.600 |    1.685 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][9][head | D v                 | DFFSR | 0.017 | 0.007 |   0.607 |    1.692 | 
     | _ptr][30]                                          |                     |       |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -1.085 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.185 | 0.214 |   0.214 |   -0.871 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.101 | 0.231 |   0.445 |   -0.640 | 
     | FECTS_clks_clk___L3_I1                             | A ^ -> Y ^   | CLKBUF1 | 0.256 | 0.302 |   0.747 |   -0.338 | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | B ^ -> Y ^   | AND2X1  | 0.107 | 0.150 |   0.898 |   -0.187 | 
     | ][9][head_ptr] /main_gate                          |              |         |       |       |         |          | 
     | \tx_core/dma_reg_tx /net7788__L1_I0                | A ^ -> Y ^   | CLKBUF1 | 0.147 | 0.208 |   1.105 |    0.020 | 
     | \tx_core/dma_reg_tx /net7788__L2_I1                | A ^ -> Y ^   | CLKBUF1 | 0.186 | 0.268 |   1.373 |    0.288 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][9][head | CLK ^        | DFFSR   | 0.189 | 0.016 |   1.390 |    0.305 | 
     | _ptr][30]                                          |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 42: VIOLATED Hold Check with Pin \tx_core/dma_reg_tx /\clink_ptr_reg[l_
reg][13][head_ptr][24] /CLK 
Endpoint:   \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][13][head_ptr][24] /D (v) 
checked with  leading edge of 'clk'
Beginpoint: \w_dch.WDATA [56]                                               (v) 
triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.392
+ Hold                          0.055
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.696
  Arrival Time                  0.611
  Slack Time                   -1.085
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |         Arc         |  Cell |  Slew | Delay | Arrival | Required | 
     |                                                    |                     |       |       |       |  Time   |   Time   | 
     |----------------------------------------------------+---------------------+-------+-------+-------+---------+----------| 
     |                                                    | \w_dch.WDATA [56] v |       | 0.000 |       |   0.600 |    1.685 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][13][hea | D v                 | DFFSR | 0.026 | 0.011 |   0.611 |    1.696 | 
     | d_ptr][24]                                         |                     |       |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -1.085 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.185 | 0.214 |   0.214 |   -0.871 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.101 | 0.231 |   0.445 |   -0.640 | 
     | FECTS_clks_clk___L3_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.251 | 0.279 |   0.724 |   -0.361 | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | B ^ -> Y ^   | AND2X1  | 0.113 | 0.175 |   0.899 |   -0.186 | 
     | ][13][head_ptr] /main_gate                         |              |         |       |       |         |          | 
     | \tx_core/dma_reg_tx /net7808__L1_I0                | A ^ -> Y ^   | CLKBUF1 | 0.144 | 0.206 |   1.105 |    0.020 | 
     | \tx_core/dma_reg_tx /net7808__L2_I2                | A ^ -> Y ^   | CLKBUF1 | 0.198 | 0.277 |   1.382 |    0.297 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][13][hea | CLK ^        | DFFSR   | 0.201 | 0.010 |   1.392 |    0.307 | 
     | d_ptr][24]                                         |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 43: VIOLATED Hold Check with Pin \tx_core/dma_reg_tx /\clink_ptr_reg[l_
reg][11][ctrl_data][last_bvalid][3] /CLK 
Endpoint:   \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][11][ctrl_data][last_
bvalid][3] /D (v) checked with  leading edge of 'clk'
Beginpoint: \w_dch.WDATA [11]                                                   
(v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.385
+ Hold                          0.052
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.687
  Arrival Time                  0.603
  Slack Time                   -1.085
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |         Arc         |  Cell |  Slew | Delay | Arrival | Required | 
     |                                                    |                     |       |       |       |  Time   |   Time   | 
     |----------------------------------------------------+---------------------+-------+-------+-------+---------+----------| 
     |                                                    | \w_dch.WDATA [11] v |       | 0.000 |       |   0.600 |    1.685 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][11][ctr | D v                 | DFFSR | 0.011 | 0.003 |   0.603 |    1.687 | 
     | l_data][last_bvalid][3]                            |                     |       |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -1.085 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.185 | 0.214 |   0.214 |   -0.870 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.101 | 0.231 |   0.445 |   -0.639 | 
     | FECTS_clks_clk___L3_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.251 | 0.279 |   0.724 |   -0.361 | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | B ^ -> Y ^   | AND2X1  | 0.112 | 0.173 |   0.897 |   -0.188 | 
     | ][11][head_ptr] /main_gate                         |              |         |       |       |         |          | 
     | \tx_core/dma_reg_tx /net7798__L1_I0                | A ^ -> Y ^   | CLKBUF1 | 0.151 | 0.210 |   1.107 |    0.022 | 
     | \tx_core/dma_reg_tx /net7798__L2_I1                | A ^ -> Y ^   | CLKBUF1 | 0.178 | 0.248 |   1.355 |    0.270 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][11][ctr | CLK ^        | DFFSR   | 0.184 | 0.030 |   1.385 |    0.300 | 
     | l_data][last_bvalid][3]                            |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 44: VIOLATED Hold Check with Pin \tx_core/dma_reg_tx /\clink_ptr_reg[l_
reg][9][head_ptr][25] /CLK 
Endpoint:   \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][9][head_ptr][25] /D (v) 
checked with  leading edge of 'clk'
Beginpoint: \w_dch.WDATA [57]                                              (v) 
triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.390
+ Hold                          0.051
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.691
  Arrival Time                  0.606
  Slack Time                   -1.085
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |         Arc         |  Cell |  Slew | Delay | Arrival | Required | 
     |                                                    |                     |       |       |       |  Time   |   Time   | 
     |----------------------------------------------------+---------------------+-------+-------+-------+---------+----------| 
     |                                                    | \w_dch.WDATA [57] v |       | 0.000 |       |   0.600 |    1.685 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][9][head | D v                 | DFFSR | 0.024 | 0.006 |   0.606 |    1.691 | 
     | _ptr][25]                                          |                     |       |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -1.085 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.185 | 0.214 |   0.214 |   -0.870 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.101 | 0.231 |   0.445 |   -0.639 | 
     | FECTS_clks_clk___L3_I1                             | A ^ -> Y ^   | CLKBUF1 | 0.256 | 0.302 |   0.747 |   -0.337 | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | B ^ -> Y ^   | AND2X1  | 0.107 | 0.150 |   0.898 |   -0.187 | 
     | ][9][head_ptr] /main_gate                          |              |         |       |       |         |          | 
     | \tx_core/dma_reg_tx /net7788__L1_I0                | A ^ -> Y ^   | CLKBUF1 | 0.147 | 0.208 |   1.105 |    0.021 | 
     | \tx_core/dma_reg_tx /net7788__L2_I1                | A ^ -> Y ^   | CLKBUF1 | 0.186 | 0.268 |   1.373 |    0.289 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][9][head | CLK ^        | DFFSR   | 0.189 | 0.016 |   1.390 |    0.305 | 
     | _ptr][25]                                          |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 45: VIOLATED Hold Check with Pin \tx_core/dma_reg_tx /\clink_ptr_reg[l_
reg][9][head_ptr][27] /CLK 
Endpoint:   \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][9][head_ptr][27] /D (v) 
checked with  leading edge of 'clk'
Beginpoint: \w_dch.WDATA [59]                                              (v) 
triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.388
+ Hold                          0.053
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.691
  Arrival Time                  0.606
  Slack Time                   -1.085
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |         Arc         |  Cell |  Slew | Delay | Arrival | Required | 
     |                                                    |                     |       |       |       |  Time   |   Time   | 
     |----------------------------------------------------+---------------------+-------+-------+-------+---------+----------| 
     |                                                    | \w_dch.WDATA [59] v |       | 0.000 |       |   0.600 |    1.685 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][9][head | D v                 | DFFSR | 0.015 | 0.006 |   0.606 |    1.691 | 
     | _ptr][27]                                          |                     |       |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -1.085 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.185 | 0.214 |   0.214 |   -0.870 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.101 | 0.231 |   0.445 |   -0.639 | 
     | FECTS_clks_clk___L3_I1                             | A ^ -> Y ^   | CLKBUF1 | 0.256 | 0.302 |   0.747 |   -0.337 | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | B ^ -> Y ^   | AND2X1  | 0.107 | 0.150 |   0.898 |   -0.187 | 
     | ][9][head_ptr] /main_gate                          |              |         |       |       |         |          | 
     | \tx_core/dma_reg_tx /net7788__L1_I0                | A ^ -> Y ^   | CLKBUF1 | 0.147 | 0.208 |   1.105 |    0.021 | 
     | \tx_core/dma_reg_tx /net7788__L2_I1                | A ^ -> Y ^   | CLKBUF1 | 0.186 | 0.268 |   1.373 |    0.289 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][9][head | CLK ^        | DFFSR   | 0.189 | 0.015 |   1.388 |    0.303 | 
     | _ptr][27]                                          |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 46: VIOLATED Hold Check with Pin \tx_core/dma_reg_tx /\clink_ptr_reg[l_
reg][9][head_ptr][20] /CLK 
Endpoint:   \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][9][head_ptr][20] /D (v) 
checked with  leading edge of 'clk'
Beginpoint: \w_dch.WDATA [52]                                              (v) 
triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.388
+ Hold                          0.053
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.691
  Arrival Time                  0.607
  Slack Time                   -1.085
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |         Arc         |  Cell |  Slew | Delay | Arrival | Required | 
     |                                                    |                     |       |       |       |  Time   |   Time   | 
     |----------------------------------------------------+---------------------+-------+-------+-------+---------+----------| 
     |                                                    | \w_dch.WDATA [52] v |       | 0.000 |       |   0.600 |    1.685 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][9][head | D v                 | DFFSR | 0.016 | 0.007 |   0.607 |    1.691 | 
     | _ptr][20]                                          |                     |       |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -1.085 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.185 | 0.214 |   0.214 |   -0.870 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.101 | 0.231 |   0.445 |   -0.639 | 
     | FECTS_clks_clk___L3_I1                             | A ^ -> Y ^   | CLKBUF1 | 0.256 | 0.302 |   0.747 |   -0.337 | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | B ^ -> Y ^   | AND2X1  | 0.107 | 0.150 |   0.898 |   -0.187 | 
     | ][9][head_ptr] /main_gate                          |              |         |       |       |         |          | 
     | \tx_core/dma_reg_tx /net7788__L1_I0                | A ^ -> Y ^   | CLKBUF1 | 0.147 | 0.208 |   1.105 |    0.021 | 
     | \tx_core/dma_reg_tx /net7788__L2_I1                | A ^ -> Y ^   | CLKBUF1 | 0.186 | 0.268 |   1.373 |    0.289 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][9][head | CLK ^        | DFFSR   | 0.189 | 0.015 |   1.388 |    0.304 | 
     | _ptr][20]                                          |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 47: VIOLATED Hold Check with Pin \tx_core/dma_reg_tx /\clink_ptr_reg[l_
reg][2][head_ptr][1] /CLK 
Endpoint:   \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][2][head_ptr][1] /D (v) 
checked with  leading edge of 'clk'
Beginpoint: \w_dch.WDATA [33]                                             (v) 
triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.387
+ Hold                          0.053
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.690
  Arrival Time                  0.606
  Slack Time                   -1.084
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |         Arc         |  Cell |  Slew | Delay | Arrival | Required | 
     |                                                    |                     |       |       |       |  Time   |   Time   | 
     |----------------------------------------------------+---------------------+-------+-------+-------+---------+----------| 
     |                                                    | \w_dch.WDATA [33] v |       | 0.000 |       |   0.600 |    1.684 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][2][head | D v                 | DFFSR | 0.014 | 0.006 |   0.606 |    1.690 | 
     | _ptr][1]                                           |                     |       |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -1.084 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.185 | 0.214 |   0.214 |   -0.870 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.101 | 0.231 |   0.445 |   -0.639 | 
     | FECTS_clks_clk___L3_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.251 | 0.279 |   0.724 |   -0.360 | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | B ^ -> Y ^   | AND2X1  | 0.111 | 0.175 |   0.900 |   -0.185 | 
     | ][2][head_ptr] /main_gate                          |              |         |       |       |         |          | 
     | \tx_core/dma_reg_tx /net7753__L1_I0                | A ^ -> Y ^   | CLKBUF1 | 0.151 | 0.210 |   1.110 |    0.025 | 
     | \tx_core/dma_reg_tx /net7753__L2_I0                | A ^ -> Y ^   | CLKBUF1 | 0.187 | 0.263 |   1.372 |    0.288 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][2][head | CLK ^        | DFFSR   | 0.189 | 0.015 |   1.387 |    0.303 | 
     | _ptr][1]                                           |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 48: VIOLATED Hold Check with Pin \tx_core/dma_reg_tx /\clink_ptr_reg[l_
reg][6][head_ptr][5] /CLK 
Endpoint:   \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][6][head_ptr][5] /D (v) 
checked with  leading edge of 'clk'
Beginpoint: \w_dch.WDATA [37]                                             (v) 
triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.386
+ Hold                          0.054
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.690
  Arrival Time                  0.607
  Slack Time                   -1.084
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |         Arc         |  Cell |  Slew | Delay | Arrival | Required | 
     |                                                    |                     |       |       |       |  Time   |   Time   | 
     |----------------------------------------------------+---------------------+-------+-------+-------+---------+----------| 
     |                                                    | \w_dch.WDATA [37] v |       | 0.000 |       |   0.600 |    1.684 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][6][head | D v                 | DFFSR | 0.024 | 0.007 |   0.607 |    1.690 | 
     | _ptr][5]                                           |                     |       |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -1.084 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.185 | 0.214 |   0.214 |   -0.869 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.101 | 0.231 |   0.445 |   -0.638 | 
     | FECTS_clks_clk___L3_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.251 | 0.279 |   0.724 |   -0.360 | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | B ^ -> Y ^   | AND2X1  | 0.114 | 0.178 |   0.902 |   -0.182 | 
     | ][6][head_ptr] /main_gate                          |              |         |       |       |         |          | 
     | \tx_core/dma_reg_tx /net7773__L1_I0                | A ^ -> Y ^   | CLKBUF1 | 0.151 | 0.209 |   1.111 |    0.028 | 
     | \tx_core/dma_reg_tx /net7773__L2_I0                | A ^ -> Y ^   | CLKBUF1 | 0.197 | 0.269 |   1.381 |    0.297 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][6][head | CLK ^        | DFFSR   | 0.199 | 0.005 |   1.386 |    0.302 | 
     | _ptr][5]                                           |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 49: VIOLATED Hold Check with Pin \tx_core/dma_reg_tx /\clink_ptr_reg[l_
reg][2][head_ptr][14] /CLK 
Endpoint:   \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][2][head_ptr][14] /D (v) 
checked with  leading edge of 'clk'
Beginpoint: \w_dch.WDATA [46]                                              (v) 
triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.383
+ Hold                          0.053
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.686
  Arrival Time                  0.603
  Slack Time                   -1.084
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |         Arc         |  Cell |  Slew | Delay | Arrival | Required | 
     |                                                    |                     |       |       |       |  Time   |   Time   | 
     |----------------------------------------------------+---------------------+-------+-------+-------+---------+----------| 
     |                                                    | \w_dch.WDATA [46] v |       | 0.000 |       |   0.600 |    1.684 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][2][head | D v                 | DFFSR | 0.009 | 0.003 |   0.603 |    1.686 | 
     | _ptr][14]                                          |                     |       |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -1.084 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.185 | 0.214 |   0.214 |   -0.869 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.101 | 0.231 |   0.445 |   -0.638 | 
     | FECTS_clks_clk___L3_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.251 | 0.279 |   0.724 |   -0.360 | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | B ^ -> Y ^   | AND2X1  | 0.111 | 0.175 |   0.900 |   -0.184 | 
     | ][2][head_ptr] /main_gate                          |              |         |       |       |         |          | 
     | \tx_core/dma_reg_tx /net7753__L1_I0                | A ^ -> Y ^   | CLKBUF1 | 0.151 | 0.210 |   1.110 |    0.026 | 
     | \tx_core/dma_reg_tx /net7753__L2_I1                | A ^ -> Y ^   | CLKBUF1 | 0.182 | 0.263 |   1.373 |    0.289 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][2][head | CLK ^        | DFFSR   | 0.186 | 0.010 |   1.383 |    0.299 | 
     | _ptr][14]                                          |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 50: VIOLATED Hold Check with Pin \tx_core/dma_reg_tx /\clink_ptr_reg[l_
reg][8][head_ptr][14] /CLK 
Endpoint:   \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][8][head_ptr][14] /D (v) 
checked with  leading edge of 'clk'
Beginpoint: \w_dch.WDATA [46]                                              (v) 
triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.381
+ Hold                          0.056
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.688
  Arrival Time                  0.604
  Slack Time                   -1.083
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |         Arc         |  Cell |  Slew | Delay | Arrival | Required | 
     |                                                    |                     |       |       |       |  Time   |   Time   | 
     |----------------------------------------------------+---------------------+-------+-------+-------+---------+----------| 
     |                                                    | \w_dch.WDATA [46] v |       | 0.000 |       |   0.600 |    1.683 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][8][head | D v                 | DFFSR | 0.013 | 0.004 |   0.604 |    1.688 | 
     | _ptr][14]                                          |                     |       |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -1.083 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.185 | 0.214 |   0.214 |   -0.869 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.101 | 0.231 |   0.445 |   -0.638 | 
     | FECTS_clks_clk___L3_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.251 | 0.279 |   0.724 |   -0.359 | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | B ^ -> Y ^   | AND2X1  | 0.105 | 0.170 |   0.894 |   -0.189 | 
     | ][8][head_ptr] /main_gate                          |              |         |       |       |         |          | 
     | \tx_core/dma_reg_tx /net7783__L1_I0                | A ^ -> Y ^   | CLKBUF1 | 0.146 | 0.205 |   1.100 |    0.016 | 
     | \tx_core/dma_reg_tx /net7783__L2_I1                | A ^ -> Y ^   | CLKBUF1 | 0.191 | 0.267 |   1.367 |    0.284 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][8][head | CLK ^        | DFFSR   | 0.198 | 0.014 |   1.381 |    0.298 | 
     | _ptr][14]                                          |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 

