#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1e20df0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1dfd160 .scope module, "tb" "tb" 3 29;
 .timescale -12 -12;
L_0x1e470a0 .functor NOT 1, L_0x1e49ca0, C4<0>, C4<0>, C4<0>;
L_0x1e49a30 .functor XOR 5, L_0x1e498f0, L_0x1e49990, C4<00000>, C4<00000>;
L_0x1e49b90 .functor XOR 5, L_0x1e49a30, L_0x1e49af0, C4<00000>, C4<00000>;
v0x1e46420_0 .net *"_ivl_10", 4 0, L_0x1e49af0;  1 drivers
v0x1e46520_0 .net *"_ivl_12", 4 0, L_0x1e49b90;  1 drivers
v0x1e46600_0 .net *"_ivl_2", 4 0, L_0x1e49850;  1 drivers
v0x1e466c0_0 .net *"_ivl_4", 4 0, L_0x1e498f0;  1 drivers
v0x1e467a0_0 .net *"_ivl_6", 4 0, L_0x1e49990;  1 drivers
v0x1e468d0_0 .net *"_ivl_8", 4 0, L_0x1e49a30;  1 drivers
v0x1e469b0_0 .var "clk", 0 0;
v0x1e46a50_0 .var/2u "stats1", 159 0;
v0x1e46b10_0 .var/2u "strobe", 0 0;
v0x1e46c60_0 .net "sum_dut", 4 0, L_0x1e49670;  1 drivers
v0x1e46d20_0 .net "sum_ref", 4 0, L_0x1e47410;  1 drivers
v0x1e46dc0_0 .net "tb_match", 0 0, L_0x1e49ca0;  1 drivers
v0x1e46e60_0 .net "tb_mismatch", 0 0, L_0x1e470a0;  1 drivers
v0x1e46f20_0 .net "x", 3 0, v0x1e42870_0;  1 drivers
v0x1e46fe0_0 .net "y", 3 0, v0x1e42930_0;  1 drivers
L_0x1e49850 .concat [ 5 0 0 0], L_0x1e47410;
L_0x1e498f0 .concat [ 5 0 0 0], L_0x1e47410;
L_0x1e49990 .concat [ 5 0 0 0], L_0x1e49670;
L_0x1e49af0 .concat [ 5 0 0 0], L_0x1e47410;
L_0x1e49ca0 .cmp/eeq 5, L_0x1e49850, L_0x1e49b90;
S_0x1e06d10 .scope module, "good1" "reference_module" 3 70, 3 4 0, S_0x1dfd160;
 .timescale -12 -12;
    .port_info 0 /INPUT 4 "x";
    .port_info 1 /INPUT 4 "y";
    .port_info 2 /OUTPUT 5 "sum";
v0x1e0c950_0 .net *"_ivl_0", 4 0, L_0x1e47130;  1 drivers
L_0x7fd72a4de018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1e0a0e0_0 .net *"_ivl_3", 0 0, L_0x7fd72a4de018;  1 drivers
v0x1e07840_0 .net *"_ivl_4", 4 0, L_0x1e47290;  1 drivers
L_0x7fd72a4de060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1e42120_0 .net *"_ivl_7", 0 0, L_0x7fd72a4de060;  1 drivers
v0x1e42200_0 .net "sum", 4 0, L_0x1e47410;  alias, 1 drivers
v0x1e42330_0 .net "x", 3 0, v0x1e42870_0;  alias, 1 drivers
v0x1e42410_0 .net "y", 3 0, v0x1e42930_0;  alias, 1 drivers
L_0x1e47130 .concat [ 4 1 0 0], v0x1e42870_0, L_0x7fd72a4de018;
L_0x1e47290 .concat [ 4 1 0 0], v0x1e42930_0, L_0x7fd72a4de060;
L_0x1e47410 .arith/sum 5, L_0x1e47130, L_0x1e47290;
S_0x1e42570 .scope module, "stim1" "stimulus_gen" 3 65, 3 14 0, S_0x1dfd160;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 4 "x";
    .port_info 2 /OUTPUT 4 "y";
v0x1e42790_0 .net "clk", 0 0, v0x1e469b0_0;  1 drivers
v0x1e42870_0 .var "x", 3 0;
v0x1e42930_0 .var "y", 3 0;
E_0x1e10540/0 .event negedge, v0x1e42790_0;
E_0x1e10540/1 .event posedge, v0x1e42790_0;
E_0x1e10540 .event/or E_0x1e10540/0, E_0x1e10540/1;
S_0x1e42a10 .scope module, "top_module1" "top_module" 3 75, 4 1 0, S_0x1dfd160;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "x";
    .port_info 1 /INPUT 4 "y";
    .port_info 2 /OUTPUT 5 "sum";
v0x1e45bd0_0 .net "carry1", 0 0, L_0x1e47a70;  1 drivers
v0x1e45c90_0 .net "carry2", 0 0, L_0x1e48260;  1 drivers
v0x1e45da0_0 .net "carry3", 0 0, L_0x1e48a40;  1 drivers
v0x1e45e90_0 .net "sum", 4 0, L_0x1e49670;  alias, 1 drivers
v0x1e45f30_0 .net "x", 3 0, v0x1e42870_0;  alias, 1 drivers
v0x1e46090_0 .net "y", 3 0, v0x1e42930_0;  alias, 1 drivers
L_0x1e47b80 .part v0x1e42870_0, 0, 1;
L_0x1e47cb0 .part v0x1e42930_0, 0, 1;
L_0x1e48370 .part v0x1e42870_0, 1, 1;
L_0x1e484a0 .part v0x1e42930_0, 1, 1;
L_0x1e48b50 .part v0x1e42870_0, 2, 1;
L_0x1e48c80 .part v0x1e42930_0, 2, 1;
L_0x1e49340 .part v0x1e42870_0, 3, 1;
L_0x1e49470 .part v0x1e42930_0, 3, 1;
LS_0x1e49670_0_0 .concat8 [ 1 1 1 1], L_0x1e475c0, L_0x1e47ee0, L_0x1e48670, L_0x1e48e60;
LS_0x1e49670_0_4 .concat8 [ 1 0 0 0], L_0x1e49230;
L_0x1e49670 .concat8 [ 4 1 0 0], LS_0x1e49670_0_0, LS_0x1e49670_0_4;
S_0x1e42bf0 .scope module, "fa0" "full_adder" 4 9, 4 42 0, S_0x1e42a10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x1e474b0 .functor XOR 1, L_0x1e47b80, L_0x1e47cb0, C4<0>, C4<0>;
L_0x7fd72a4de0a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x1e475c0 .functor XOR 1, L_0x1e474b0, L_0x7fd72a4de0a8, C4<0>, C4<0>;
L_0x1e47680 .functor AND 1, L_0x1e47b80, L_0x1e47cb0, C4<1>, C4<1>;
L_0x1e477c0 .functor AND 1, L_0x1e47b80, L_0x7fd72a4de0a8, C4<1>, C4<1>;
L_0x1e478b0 .functor OR 1, L_0x1e47680, L_0x1e477c0, C4<0>, C4<0>;
L_0x1e479c0 .functor AND 1, L_0x1e47cb0, L_0x7fd72a4de0a8, C4<1>, C4<1>;
L_0x1e47a70 .functor OR 1, L_0x1e478b0, L_0x1e479c0, C4<0>, C4<0>;
v0x1e42e80_0 .net *"_ivl_0", 0 0, L_0x1e474b0;  1 drivers
v0x1e42f80_0 .net *"_ivl_10", 0 0, L_0x1e479c0;  1 drivers
v0x1e43060_0 .net *"_ivl_4", 0 0, L_0x1e47680;  1 drivers
v0x1e43150_0 .net *"_ivl_6", 0 0, L_0x1e477c0;  1 drivers
v0x1e43230_0 .net *"_ivl_8", 0 0, L_0x1e478b0;  1 drivers
v0x1e43360_0 .net "a", 0 0, L_0x1e47b80;  1 drivers
v0x1e43420_0 .net "b", 0 0, L_0x1e47cb0;  1 drivers
v0x1e434e0_0 .net "cin", 0 0, L_0x7fd72a4de0a8;  1 drivers
v0x1e435a0_0 .net "cout", 0 0, L_0x1e47a70;  alias, 1 drivers
v0x1e43660_0 .net "sum", 0 0, L_0x1e475c0;  1 drivers
S_0x1e437c0 .scope module, "fa1" "full_adder" 4 17, 4 42 0, S_0x1e42a10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x1e47e70 .functor XOR 1, L_0x1e48370, L_0x1e484a0, C4<0>, C4<0>;
L_0x1e47ee0 .functor XOR 1, L_0x1e47e70, L_0x1e47a70, C4<0>, C4<0>;
L_0x1e47fe0 .functor AND 1, L_0x1e48370, L_0x1e484a0, C4<1>, C4<1>;
L_0x1e48050 .functor AND 1, L_0x1e48370, L_0x1e47a70, C4<1>, C4<1>;
L_0x1e480f0 .functor OR 1, L_0x1e47fe0, L_0x1e48050, C4<0>, C4<0>;
L_0x1e481b0 .functor AND 1, L_0x1e484a0, L_0x1e47a70, C4<1>, C4<1>;
L_0x1e48260 .functor OR 1, L_0x1e480f0, L_0x1e481b0, C4<0>, C4<0>;
v0x1e43a20_0 .net *"_ivl_0", 0 0, L_0x1e47e70;  1 drivers
v0x1e43b00_0 .net *"_ivl_10", 0 0, L_0x1e481b0;  1 drivers
v0x1e43be0_0 .net *"_ivl_4", 0 0, L_0x1e47fe0;  1 drivers
v0x1e43cd0_0 .net *"_ivl_6", 0 0, L_0x1e48050;  1 drivers
v0x1e43db0_0 .net *"_ivl_8", 0 0, L_0x1e480f0;  1 drivers
v0x1e43ee0_0 .net "a", 0 0, L_0x1e48370;  1 drivers
v0x1e43fa0_0 .net "b", 0 0, L_0x1e484a0;  1 drivers
v0x1e44060_0 .net "cin", 0 0, L_0x1e47a70;  alias, 1 drivers
v0x1e44100_0 .net "cout", 0 0, L_0x1e48260;  alias, 1 drivers
v0x1e44230_0 .net "sum", 0 0, L_0x1e47ee0;  1 drivers
S_0x1e443c0 .scope module, "fa2" "full_adder" 4 25, 4 42 0, S_0x1e42a10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x1e48600 .functor XOR 1, L_0x1e48b50, L_0x1e48c80, C4<0>, C4<0>;
L_0x1e48670 .functor XOR 1, L_0x1e48600, L_0x1e48260, C4<0>, C4<0>;
L_0x1e48770 .functor AND 1, L_0x1e48b50, L_0x1e48c80, C4<1>, C4<1>;
L_0x1e487e0 .functor AND 1, L_0x1e48b50, L_0x1e48260, C4<1>, C4<1>;
L_0x1e48880 .functor OR 1, L_0x1e48770, L_0x1e487e0, C4<0>, C4<0>;
L_0x1e48990 .functor AND 1, L_0x1e48c80, L_0x1e48260, C4<1>, C4<1>;
L_0x1e48a40 .functor OR 1, L_0x1e48880, L_0x1e48990, C4<0>, C4<0>;
v0x1e44630_0 .net *"_ivl_0", 0 0, L_0x1e48600;  1 drivers
v0x1e44710_0 .net *"_ivl_10", 0 0, L_0x1e48990;  1 drivers
v0x1e447f0_0 .net *"_ivl_4", 0 0, L_0x1e48770;  1 drivers
v0x1e448e0_0 .net *"_ivl_6", 0 0, L_0x1e487e0;  1 drivers
v0x1e449c0_0 .net *"_ivl_8", 0 0, L_0x1e48880;  1 drivers
v0x1e44af0_0 .net "a", 0 0, L_0x1e48b50;  1 drivers
v0x1e44bb0_0 .net "b", 0 0, L_0x1e48c80;  1 drivers
v0x1e44c70_0 .net "cin", 0 0, L_0x1e48260;  alias, 1 drivers
v0x1e44d10_0 .net "cout", 0 0, L_0x1e48a40;  alias, 1 drivers
v0x1e44e40_0 .net "sum", 0 0, L_0x1e48670;  1 drivers
S_0x1e44fd0 .scope module, "fa3" "full_adder" 4 33, 4 42 0, S_0x1e42a10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x1e48df0 .functor XOR 1, L_0x1e49340, L_0x1e49470, C4<0>, C4<0>;
L_0x1e48e60 .functor XOR 1, L_0x1e48df0, L_0x1e48a40, C4<0>, C4<0>;
L_0x1e48f60 .functor AND 1, L_0x1e49340, L_0x1e49470, C4<1>, C4<1>;
L_0x1e48fd0 .functor AND 1, L_0x1e49340, L_0x1e48a40, C4<1>, C4<1>;
L_0x1e49070 .functor OR 1, L_0x1e48f60, L_0x1e48fd0, C4<0>, C4<0>;
L_0x1e49180 .functor AND 1, L_0x1e49470, L_0x1e48a40, C4<1>, C4<1>;
L_0x1e49230 .functor OR 1, L_0x1e49070, L_0x1e49180, C4<0>, C4<0>;
v0x1e45210_0 .net *"_ivl_0", 0 0, L_0x1e48df0;  1 drivers
v0x1e45310_0 .net *"_ivl_10", 0 0, L_0x1e49180;  1 drivers
v0x1e453f0_0 .net *"_ivl_4", 0 0, L_0x1e48f60;  1 drivers
v0x1e454e0_0 .net *"_ivl_6", 0 0, L_0x1e48fd0;  1 drivers
v0x1e455c0_0 .net *"_ivl_8", 0 0, L_0x1e49070;  1 drivers
v0x1e456f0_0 .net "a", 0 0, L_0x1e49340;  1 drivers
v0x1e457b0_0 .net "b", 0 0, L_0x1e49470;  1 drivers
v0x1e45870_0 .net "cin", 0 0, L_0x1e48a40;  alias, 1 drivers
v0x1e45910_0 .net "cout", 0 0, L_0x1e49230;  1 drivers
v0x1e45a40_0 .net "sum", 0 0, L_0x1e48e60;  1 drivers
S_0x1e46220 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 82, 3 82 0, S_0x1dfd160;
 .timescale -12 -12;
E_0x1e109f0 .event anyedge, v0x1e46b10_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1e46b10_0;
    %nor/r;
    %assign/vec4 v0x1e46b10_0, 0;
    %wait E_0x1e109f0;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1e42570;
T_1 ;
    %pushi/vec4 100, 0, 32;
T_1.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.1, 5;
    %jmp/1 T_1.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1e10540;
    %vpi_func 3 21 "$random" 32 {0 0 0};
    %pad/s 8;
    %split/vec4 4;
    %assign/vec4 v0x1e42930_0, 0;
    %assign/vec4 v0x1e42870_0, 0;
    %jmp T_1.0;
T_1.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 24 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x1dfd160;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1e469b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1e46b10_0, 0, 1;
    %end;
    .thread T_2, $init;
    .scope S_0x1dfd160;
T_3 ;
T_3.0 ;
    %delay 5, 0;
    %load/vec4 v0x1e469b0_0;
    %inv;
    %store/vec4 v0x1e469b0_0, 0, 1;
    %jmp T_3.0;
T_3.1 ;
    %end;
    .thread T_3;
    .scope S_0x1dfd160;
T_4 ;
    %vpi_call/w 3 57 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 58 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1e42790_0, v0x1e46e60_0, v0x1e46f20_0, v0x1e46fe0_0, v0x1e46d20_0, v0x1e46c60_0 {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x1dfd160;
T_5 ;
    %load/vec4 v0x1e46a50_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v0x1e46a50_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1e46a50_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 91 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "sum", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_5.1;
T_5.0 ;
    %vpi_call/w 3 92 "$display", "Hint: Output '%s' has no mismatches.", "sum" {0 0 0};
T_5.1 ;
    %load/vec4 v0x1e46a50_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1e46a50_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 94 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 95 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1e46a50_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1e46a50_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 96 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_5, $final;
    .scope S_0x1dfd160;
T_6 ;
    %wait E_0x1e10540;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1e46a50_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e46a50_0, 4, 32;
    %load/vec4 v0x1e46dc0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x1e46a50_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.2, 4;
    %vpi_func 3 107 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e46a50_0, 4, 32;
T_6.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1e46a50_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e46a50_0, 4, 32;
T_6.0 ;
    %load/vec4 v0x1e46d20_0;
    %load/vec4 v0x1e46d20_0;
    %load/vec4 v0x1e46c60_0;
    %xor;
    %load/vec4 v0x1e46d20_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_6.4, 6;
    %load/vec4 v0x1e46a50_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.6, 4;
    %vpi_func 3 111 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e46a50_0, 4, 32;
T_6.6 ;
    %load/vec4 v0x1e46a50_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e46a50_0, 4, 32;
T_6.4 ;
    %jmp T_6;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/m2014_q4j/m2014_q4j_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307_full_feedback/can5_depth1/human/m2014_q4j/iter0/response0/top_module.sv";
