-- Catapult Ultra Synthesis: Report                                              
-- ------------------------- ---------------------------------------------------
-- Version:                  10.5c/896140 Production Release                     
-- Build Date:               Sun Sep  6 22:45:38 PDT 2020                        
                                                                                 
-- Generated by:             dss545@hansolo.poly.edu                             
-- Generated date:           Tue Feb 09 19:27:56 EST 2021                        

Solution Settings: fir1.v21
  Current state: schedule
  Project: fir_filter
  
  Design Input Files Specified
    $PROJECT_HOME/fir_filter2.c
      $PROJECT_HOME/fir_filter2.h
    $PROJECT_HOME/fir_filter3.c
      $PROJECT_HOME/fir_filter2.h
    $PROJECT_HOME/fir_filter_tb2.c
    $PROJECT_HOME/fir_filter2.h
  
  Processes/Blocks in Design
    Process       Real Operation(s) count Latency Throughput Reset Length II Comments 
    ------------- ----------------------- ------- ---------- ------------ -- --------
    /fir1/core                         70      33         34            0  0          
    Design Total:                      70      33         34            0  0          
    
  Clock Information
    Clock Signal Edge   Period Sharing Alloc (%) Uncertainty Used by Processes/Blocks 
    ------------ ------ ------ ----------------- ----------- ------------------------
    clk          rising  1.000             20.00    0.000000 /fir1/core               
    
  I/O Data Ranges
    Port                    Mode DeclType DeclWidth DeclRange ActType ActWidth ActRange 
    ----------------------- ---- -------- --------- --------- ------- -------- --------
    clk                     IN   Unsigned         1                                     
    rst                     IN   Unsigned         1                                     
    x:rsc.dat               IN   Unsigned        32                                     
    shift_reg:rsc.zin       IN   Unsigned       352                                     
    x:rsc.triosy.lz         OUT  Unsigned         1                                     
    shift_reg:rsc.zout      OUT  Unsigned       352                                     
    shift_reg:rsc.lzout     OUT  Unsigned         1                                     
    shift_reg:rsc.triosy.lz OUT  Unsigned         1                                     
    return:rsc.dat          OUT  Unsigned        32                                     
    return:rsc.triosy.lz    OUT  Unsigned         1                                     
    
  Memory Resources
    Resource Name: /fir1/x:rsc
      Memory Component: ccs_in                       Size:         1 x 32
      External:         true                         Packing Mode: sidebyside
      Memory Map:
      Variable Indices Phys Memory Address     
      -------- ------- -----------------------
      /fir1/x     0:31 00000000-00000000 (0-0) 
      
    Resource Name: /fir1/shift_reg:rsc
      Memory Component: mgc_inout_prereg_en          Size:         1 x 352
      External:         true                         Packing Mode: sidebyside
      Memory Map:
      Variable        Indices Phys Memory Address     
      --------------- ------- -----------------------
      /fir1/shift_reg   0:351 00000000-00000000 (0-0) 
      
    Resource Name: /fir1/return:rsc
      Memory Component: ccs_out                      Size:         1 x 32
      External:         true                         Packing Mode: sidebyside
      Memory Map:
      Variable     Indices Phys Memory Address     
      ------------ ------- -----------------------
      /fir1/return    0:31 00000000-00000000 (0-0) 
      
  C++ to Interface Mappings
    Unable to generate report: can't read "hash_by_LOC(49a608d3-e2d8-4528-8c3d-704d38c4cb48-10)": no such element in array

    Multi-Cycle (Combinational) Component Usage
      Instance Component Name Delay 
      -------- -------------- -----
      
    Loops
      Process    Loop             Iterations C-Steps Total Cycles  Duration  Unroll Init Comments 
      ---------- ---------------- ---------- ------- ------------- --------- ------ ---- --------
      /fir1/core core:rlp           Infinite       0           34  34.00 ns                       
      /fir1/core  main              Infinite       4           34  34.00 ns                       
      /fir1/core   for                    10       3           30  30.00 ns                       
      
    Loop Execution Profile
      Process    Loop             Total Cycles % of Overall Design Cycles Throughput Cycles Comments 
      ---------- ---------------- ------------ -------------------------- ----------------- --------
      /fir1/core core:rlp                   0                        0.00               34           
      /fir1/core  main                      4                       11.76               34           
      /fir1/core   for                     30                       88.24               30           
      
    End of Report
