\doxysection{SYSCFG\+\_\+\+Type\+Def Struct Reference}
\hypertarget{structSYSCFG__TypeDef}{}\label{structSYSCFG__TypeDef}\index{SYSCFG\_TypeDef@{SYSCFG\_TypeDef}}


System configuration controller.  




{\ttfamily \#include $<$stm32wl55xx.\+h$>$}

\doxysubsubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structSYSCFG__TypeDef_ab36c409d0a009e3ce5a89ac55d3ff194}{MEMRMP}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structSYSCFG__TypeDef_a7a12ab903dcfa91c96beb2e36562eed6}{CFGR1}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structSYSCFG__TypeDef_a52f7bf8003ba69d66a4e86dea6eeab65}{EXTICR}} \mbox{[}4\mbox{]}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structSYSCFG__TypeDef_ac47be9a014592341e7bf863ae3d6195d}{SCSR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structSYSCFG__TypeDef_ad587bd6f59142b90c879b7c8aaf1bb8c}{CFGR2}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structSYSCFG__TypeDef_a3e9b568118f73101acf1006c5d5f10a2}{SWPR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structSYSCFG__TypeDef_a8400cd28474edc58d9a34316039bc125}{SKR}}
\item 
uint32\+\_\+t \mbox{\hyperlink{structSYSCFG__TypeDef_adc4d17bf2bfb08109c400b212d9937f1}{RESERVED1}} \mbox{[}54\mbox{]}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structSYSCFG__TypeDef_a86124759eb82b2816e3b8e19e578ae23}{IMR1}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structSYSCFG__TypeDef_a6148580ac6bf32f046fd0d6d7af90756}{IMR2}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structSYSCFG__TypeDef_ab8efedbc657f99209359fec332f799db}{C2\+IMR1}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structSYSCFG__TypeDef_a07109a90b5fb37cc18b87abfbbd24617}{C2\+IMR2}}
\item 
uint32\+\_\+t \mbox{\hyperlink{structSYSCFG__TypeDef_aa49401cdd04299235e52cc1690b353e5}{RESERVED2}} \mbox{[}62\mbox{]}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structSYSCFG__TypeDef_ab8f9a0cca4f3a0c5d7da482f56c534c4}{RFDCR}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
System configuration controller. 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00787}{787}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.



\doxysubsection{Field Documentation}
\Hypertarget{structSYSCFG__TypeDef_ab8efedbc657f99209359fec332f799db}\label{structSYSCFG__TypeDef_ab8efedbc657f99209359fec332f799db} 
\index{SYSCFG\_TypeDef@{SYSCFG\_TypeDef}!C2IMR1@{C2IMR1}}
\index{C2IMR1@{C2IMR1}!SYSCFG\_TypeDef@{SYSCFG\_TypeDef}}
\doxysubsubsection{\texorpdfstring{C2IMR1}{C2IMR1}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t C2\+IMR1}

SYSCFG CPU2 (CORTEX M0) interrupt masks control-\/status register part 1, Address offset\+: 0x108 ~\newline
 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00799}{799}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{structSYSCFG__TypeDef_a07109a90b5fb37cc18b87abfbbd24617}\label{structSYSCFG__TypeDef_a07109a90b5fb37cc18b87abfbbd24617} 
\index{SYSCFG\_TypeDef@{SYSCFG\_TypeDef}!C2IMR2@{C2IMR2}}
\index{C2IMR2@{C2IMR2}!SYSCFG\_TypeDef@{SYSCFG\_TypeDef}}
\doxysubsubsection{\texorpdfstring{C2IMR2}{C2IMR2}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t C2\+IMR2}

SYSCFG CPU2 (CORTEX M0) interrupt masks control-\/status register part 2, Address offset\+: 0x10C ~\newline
 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00800}{800}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{structSYSCFG__TypeDef_a7a12ab903dcfa91c96beb2e36562eed6}\label{structSYSCFG__TypeDef_a7a12ab903dcfa91c96beb2e36562eed6} 
\index{SYSCFG\_TypeDef@{SYSCFG\_TypeDef}!CFGR1@{CFGR1}}
\index{CFGR1@{CFGR1}!SYSCFG\_TypeDef@{SYSCFG\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CFGR1}{CFGR1}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CFGR1}

SYSCFG configuration register 1, Address offset\+: 0x04 ~\newline
 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00790}{790}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{structSYSCFG__TypeDef_ad587bd6f59142b90c879b7c8aaf1bb8c}\label{structSYSCFG__TypeDef_ad587bd6f59142b90c879b7c8aaf1bb8c} 
\index{SYSCFG\_TypeDef@{SYSCFG\_TypeDef}!CFGR2@{CFGR2}}
\index{CFGR2@{CFGR2}!SYSCFG\_TypeDef@{SYSCFG\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CFGR2}{CFGR2}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CFGR2}

SYSCFG configuration register 2, Address offset\+: 0x1C ~\newline
 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00793}{793}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{structSYSCFG__TypeDef_a52f7bf8003ba69d66a4e86dea6eeab65}\label{structSYSCFG__TypeDef_a52f7bf8003ba69d66a4e86dea6eeab65} 
\index{SYSCFG\_TypeDef@{SYSCFG\_TypeDef}!EXTICR@{EXTICR}}
\index{EXTICR@{EXTICR}!SYSCFG\_TypeDef@{SYSCFG\_TypeDef}}
\doxysubsubsection{\texorpdfstring{EXTICR}{EXTICR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t EXTICR\mbox{[}4\mbox{]}}

SYSCFG external interrupt configuration registers, Address offset\+: 0x08-\/0x14 ~\newline
 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00791}{791}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{structSYSCFG__TypeDef_a86124759eb82b2816e3b8e19e578ae23}\label{structSYSCFG__TypeDef_a86124759eb82b2816e3b8e19e578ae23} 
\index{SYSCFG\_TypeDef@{SYSCFG\_TypeDef}!IMR1@{IMR1}}
\index{IMR1@{IMR1}!SYSCFG\_TypeDef@{SYSCFG\_TypeDef}}
\doxysubsubsection{\texorpdfstring{IMR1}{IMR1}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t IMR1}

SYSCFG CPU1 (CORTEX M4) interrupt masks control-\/status register part 1, Address offset\+: 0x100 ~\newline
 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00797}{797}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{structSYSCFG__TypeDef_a6148580ac6bf32f046fd0d6d7af90756}\label{structSYSCFG__TypeDef_a6148580ac6bf32f046fd0d6d7af90756} 
\index{SYSCFG\_TypeDef@{SYSCFG\_TypeDef}!IMR2@{IMR2}}
\index{IMR2@{IMR2}!SYSCFG\_TypeDef@{SYSCFG\_TypeDef}}
\doxysubsubsection{\texorpdfstring{IMR2}{IMR2}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t IMR2}

SYSCFG CPU1 (CORTEX M4) interrupt masks control-\/status register part 2, Address offset\+: 0x104 ~\newline
 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00798}{798}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{structSYSCFG__TypeDef_ab36c409d0a009e3ce5a89ac55d3ff194}\label{structSYSCFG__TypeDef_ab36c409d0a009e3ce5a89ac55d3ff194} 
\index{SYSCFG\_TypeDef@{SYSCFG\_TypeDef}!MEMRMP@{MEMRMP}}
\index{MEMRMP@{MEMRMP}!SYSCFG\_TypeDef@{SYSCFG\_TypeDef}}
\doxysubsubsection{\texorpdfstring{MEMRMP}{MEMRMP}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t MEMRMP}

SYSCFG memory remap register Address offset\+: 0x00 ~\newline
 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00789}{789}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{structSYSCFG__TypeDef_adc4d17bf2bfb08109c400b212d9937f1}\label{structSYSCFG__TypeDef_adc4d17bf2bfb08109c400b212d9937f1} 
\index{SYSCFG\_TypeDef@{SYSCFG\_TypeDef}!RESERVED1@{RESERVED1}}
\index{RESERVED1@{RESERVED1}!SYSCFG\_TypeDef@{SYSCFG\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED1}{RESERVED1}}
{\footnotesize\ttfamily uint32\+\_\+t RESERVED1\mbox{[}54\mbox{]}}

Reserved, Address offset\+: 0x28-\/0x\+FC ~\newline
 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00796}{796}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{structSYSCFG__TypeDef_aa49401cdd04299235e52cc1690b353e5}\label{structSYSCFG__TypeDef_aa49401cdd04299235e52cc1690b353e5} 
\index{SYSCFG\_TypeDef@{SYSCFG\_TypeDef}!RESERVED2@{RESERVED2}}
\index{RESERVED2@{RESERVED2}!SYSCFG\_TypeDef@{SYSCFG\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED2}{RESERVED2}}
{\footnotesize\ttfamily uint32\+\_\+t RESERVED2\mbox{[}62\mbox{]}}

Reserved, Address offset\+: 0x110-\/0x204 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00801}{801}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{structSYSCFG__TypeDef_ab8f9a0cca4f3a0c5d7da482f56c534c4}\label{structSYSCFG__TypeDef_ab8f9a0cca4f3a0c5d7da482f56c534c4} 
\index{SYSCFG\_TypeDef@{SYSCFG\_TypeDef}!RFDCR@{RFDCR}}
\index{RFDCR@{RFDCR}!SYSCFG\_TypeDef@{SYSCFG\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RFDCR}{RFDCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t RFDCR}

SYSCFG CPU2 radio debug control register, Address offset\+: 0x208 ~\newline
 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00802}{802}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{structSYSCFG__TypeDef_ac47be9a014592341e7bf863ae3d6195d}\label{structSYSCFG__TypeDef_ac47be9a014592341e7bf863ae3d6195d} 
\index{SYSCFG\_TypeDef@{SYSCFG\_TypeDef}!SCSR@{SCSR}}
\index{SCSR@{SCSR}!SYSCFG\_TypeDef@{SYSCFG\_TypeDef}}
\doxysubsubsection{\texorpdfstring{SCSR}{SCSR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t SCSR}

SYSCFG SRAM2 control and status register, Address offset\+: 0x18 ~\newline
 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00792}{792}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{structSYSCFG__TypeDef_a8400cd28474edc58d9a34316039bc125}\label{structSYSCFG__TypeDef_a8400cd28474edc58d9a34316039bc125} 
\index{SYSCFG\_TypeDef@{SYSCFG\_TypeDef}!SKR@{SKR}}
\index{SKR@{SKR}!SYSCFG\_TypeDef@{SYSCFG\_TypeDef}}
\doxysubsubsection{\texorpdfstring{SKR}{SKR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t SKR}

SYSCFG SRAM2 key register, Address offset\+: 0x24 ~\newline
 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00795}{795}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{structSYSCFG__TypeDef_a3e9b568118f73101acf1006c5d5f10a2}\label{structSYSCFG__TypeDef_a3e9b568118f73101acf1006c5d5f10a2} 
\index{SYSCFG\_TypeDef@{SYSCFG\_TypeDef}!SWPR@{SWPR}}
\index{SWPR@{SWPR}!SYSCFG\_TypeDef@{SYSCFG\_TypeDef}}
\doxysubsubsection{\texorpdfstring{SWPR}{SWPR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t SWPR}

SYSCFG SRAM2 write protection register part, Address offset\+: 0x20 ~\newline
 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00794}{794}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
Drivers/\+CMSIS/\+Device/\+ST/\+STM32\+WLxx/\+Include/\mbox{\hyperlink{stm32wl55xx_8h}{stm32wl55xx.\+h}}\end{DoxyCompactItemize}
