--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml cpu.twx cpu.ncd -o cpu.twr cpu.pcf -ucf cpu.ucf

Design file:              cpu.ncd
Physical constraint file: cpu.pcf
Device,package,speed:     xc6slx100,fgg676,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CLKh
-------------+------------+------------+------------+------------+------------------+--------+
             |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source       | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
-------------+------------+------------+------------+------------+------------------+--------+
FlashData<0> |    4.726(R)|      SLOW  |   -0.081(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<1> |    3.174(R)|      SLOW  |    0.667(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<2> |    1.982(R)|      SLOW  |    1.442(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<3> |    3.752(R)|      SLOW  |    0.283(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<4> |    5.117(R)|      SLOW  |   -0.965(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<5> |    3.511(R)|      SLOW  |    0.920(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<6> |    3.370(R)|      SLOW  |    0.896(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<7> |    5.578(R)|      SLOW  |    0.686(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<8> |    4.551(R)|      SLOW  |    1.030(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<9> |    5.258(R)|      SLOW  |   -0.165(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<10>|    6.181(R)|      SLOW  |   -0.579(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<11>|    6.558(R)|      SLOW  |   -1.080(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<12>|    4.379(R)|      SLOW  |    0.569(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<13>|    4.475(R)|      SLOW  |    0.243(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<14>|    4.115(R)|      SLOW  |    0.739(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<15>|    4.236(R)|      SLOW  |    0.295(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<0>  |    0.530(R)|      FAST  |    2.263(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<1>  |    1.677(R)|      SLOW  |    2.941(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<2>  |    2.351(R)|      SLOW  |    2.715(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<3>  |    2.989(R)|      SLOW  |    0.118(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<4>  |    3.630(R)|      SLOW  |    1.719(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<5>  |    1.231(R)|      SLOW  |    3.557(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<6>  |    1.953(R)|      SLOW  |    2.301(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<7>  |    1.534(R)|      SLOW  |    1.204(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<8>  |    2.287(R)|      SLOW  |    1.680(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<9>  |    0.635(R)|      SLOW  |    1.735(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<10> |    1.160(R)|      SLOW  |    1.327(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<11> |    0.805(R)|      SLOW  |    1.416(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<12> |    1.944(R)|      SLOW  |    2.135(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<13> |    2.127(R)|      SLOW  |    1.446(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<14> |    2.353(R)|      SLOW  |    1.417(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<15> |    1.909(R)|      SLOW  |    1.390(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<16> |    1.540(R)|      SLOW  |    2.518(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<17> |    2.591(R)|      SLOW  |    2.268(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<18> |    1.486(R)|      SLOW  |    3.384(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<19> |    1.009(R)|      SLOW  |    1.712(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<20> |    0.156(R)|      FAST  |    3.319(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<21> |   -0.016(R)|      FAST  |    2.977(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<22> |    0.520(R)|      FAST  |    3.219(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<23> |    0.190(R)|      FAST  |    1.453(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<24> |    3.607(R)|      SLOW  |    2.028(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<25> |    2.572(R)|      SLOW  |    1.607(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<26> |    2.945(R)|      SLOW  |    2.255(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<27> |    2.499(R)|      SLOW  |    1.950(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<28> |    1.660(R)|      SLOW  |    2.220(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<29> |    1.916(R)|      SLOW  |    1.517(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<30> |    1.806(R)|      SLOW  |    2.450(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<31> |    0.315(R)|      FAST  |    2.360(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<0>  |    2.651(R)|      SLOW  |    2.076(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<1>  |    3.501(R)|      SLOW  |    1.649(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<2>  |    3.659(R)|      SLOW  |    1.724(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<3>  |    4.518(R)|      SLOW  |    1.910(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<4>  |    4.764(R)|      SLOW  |    1.726(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<5>  |    3.415(R)|      SLOW  |    1.788(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<6>  |    2.925(R)|      SLOW  |    2.006(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<7>  |    1.907(R)|      SLOW  |    2.140(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<8>  |    0.644(R)|      SLOW  |    3.333(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<9>  |   -0.215(R)|      FAST  |    3.557(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<10> |    0.086(R)|      FAST  |    2.164(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<11> |    0.717(R)|      SLOW  |    2.162(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<12> |    0.400(R)|      SLOW  |    3.402(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<13> |    1.790(R)|      SLOW  |    2.029(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<14> |   -0.199(R)|      FAST  |    3.332(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<15> |    0.994(R)|      SLOW  |    3.195(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<16> |    0.892(R)|      SLOW  |    4.308(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<17> |    1.180(R)|      SLOW  |    4.125(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<18> |    1.372(R)|      SLOW  |    4.565(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<19> |    0.174(R)|      FAST  |    4.380(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<20> |   -0.354(R)|      FAST  |    3.428(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<21> |   -0.197(R)|      FAST  |    3.251(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<22> |   -0.367(R)|      FAST  |    3.301(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<23> |    0.066(R)|      FAST  |    3.202(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<24> |    2.394(R)|      SLOW  |    1.746(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<25> |    1.698(R)|      SLOW  |    2.358(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<26> |    2.110(R)|      SLOW  |    2.221(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<27> |    1.885(R)|      SLOW  |    2.520(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<28> |    1.278(R)|      SLOW  |    2.778(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<29> |    1.669(R)|      SLOW  |    2.277(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<30> |    1.469(R)|      SLOW  |    2.224(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<31> |    0.120(R)|      FAST  |    3.785(R)|      SLOW  |CLK_BUFG          |   0.000|
-------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock SW<15>
-------------+------------+------------+------------+------------+------------------+--------+
             |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source       | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
-------------+------------+------------+------------+------------+------------------+--------+
FlashData<0> |    4.638(R)|      SLOW  |    0.007(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<1> |    3.086(R)|      SLOW  |    0.755(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<2> |    1.894(R)|      SLOW  |    1.530(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<3> |    3.664(R)|      SLOW  |    0.371(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<4> |    5.029(R)|      SLOW  |   -0.932(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<5> |    3.423(R)|      SLOW  |    1.008(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<6> |    3.282(R)|      SLOW  |    0.984(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<7> |    5.490(R)|      SLOW  |    0.774(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<8> |    4.463(R)|      SLOW  |    1.118(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<9> |    5.170(R)|      SLOW  |   -0.077(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<10>|    6.093(R)|      SLOW  |   -0.546(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<11>|    6.470(R)|      SLOW  |   -1.047(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<12>|    4.291(R)|      SLOW  |    0.657(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<13>|    4.387(R)|      SLOW  |    0.331(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<14>|    4.027(R)|      SLOW  |    0.827(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<15>|    4.148(R)|      SLOW  |    0.383(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<0>  |    0.495(R)|      FAST  |    2.351(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<1>  |    1.589(R)|      SLOW  |    3.029(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<2>  |    2.263(R)|      SLOW  |    2.803(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<3>  |    2.901(R)|      SLOW  |    0.206(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<4>  |    3.542(R)|      SLOW  |    1.807(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<5>  |    1.143(R)|      SLOW  |    3.645(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<6>  |    1.865(R)|      SLOW  |    2.389(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<7>  |    1.446(R)|      SLOW  |    1.292(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<8>  |    2.199(R)|      SLOW  |    1.768(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<9>  |    0.564(R)|      FAST  |    1.823(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<10> |    1.072(R)|      SLOW  |    1.415(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<11> |    0.717(R)|      SLOW  |    1.504(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<12> |    1.856(R)|      SLOW  |    2.223(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<13> |    2.039(R)|      SLOW  |    1.534(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<14> |    2.265(R)|      SLOW  |    1.505(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<15> |    1.821(R)|      SLOW  |    1.478(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<16> |    1.452(R)|      SLOW  |    2.606(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<17> |    2.503(R)|      SLOW  |    2.356(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<18> |    1.398(R)|      SLOW  |    3.472(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<19> |    0.921(R)|      SLOW  |    1.800(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<20> |    0.121(R)|      FAST  |    3.407(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<21> |   -0.051(R)|      FAST  |    3.065(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<22> |    0.485(R)|      FAST  |    3.307(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<23> |    0.155(R)|      FAST  |    1.541(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<24> |    3.519(R)|      SLOW  |    2.116(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<25> |    2.484(R)|      SLOW  |    1.695(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<26> |    2.857(R)|      SLOW  |    2.343(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<27> |    2.411(R)|      SLOW  |    2.038(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<28> |    1.572(R)|      SLOW  |    2.308(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<29> |    1.828(R)|      SLOW  |    1.605(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<30> |    1.718(R)|      SLOW  |    2.538(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<31> |    0.280(R)|      FAST  |    2.448(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<0>  |    2.563(R)|      SLOW  |    2.164(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<1>  |    3.413(R)|      SLOW  |    1.737(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<2>  |    3.571(R)|      SLOW  |    1.812(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<3>  |    4.430(R)|      SLOW  |    1.998(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<4>  |    4.676(R)|      SLOW  |    1.814(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<5>  |    3.327(R)|      SLOW  |    1.876(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<6>  |    2.837(R)|      SLOW  |    2.094(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<7>  |    1.819(R)|      SLOW  |    2.228(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<8>  |    0.556(R)|      SLOW  |    3.421(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<9>  |   -0.250(R)|      FAST  |    3.645(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<10> |    0.051(R)|      FAST  |    2.252(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<11> |    0.629(R)|      SLOW  |    2.250(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<12> |    0.312(R)|      SLOW  |    3.490(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<13> |    1.702(R)|      SLOW  |    2.117(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<14> |   -0.234(R)|      FAST  |    3.420(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<15> |    0.906(R)|      SLOW  |    3.283(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<16> |    0.804(R)|      SLOW  |    4.396(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<17> |    1.092(R)|      SLOW  |    4.213(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<18> |    1.284(R)|      SLOW  |    4.653(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<19> |    0.139(R)|      FAST  |    4.468(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<20> |   -0.389(R)|      FAST  |    3.516(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<21> |   -0.232(R)|      FAST  |    3.339(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<22> |   -0.402(R)|      FAST  |    3.389(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<23> |    0.031(R)|      FAST  |    3.290(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<24> |    2.306(R)|      SLOW  |    1.834(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<25> |    1.610(R)|      SLOW  |    2.446(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<26> |    2.022(R)|      SLOW  |    2.309(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<27> |    1.797(R)|      SLOW  |    2.608(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<28> |    1.190(R)|      SLOW  |    2.866(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<29> |    1.581(R)|      SLOW  |    2.365(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<30> |    1.381(R)|      SLOW  |    2.312(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<31> |    0.085(R)|      FAST  |    3.873(R)|      SLOW  |CLK_BUFG          |   0.000|
-------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock SW<16>
-------------+------------+------------+------------+------------+------------------+--------+
             |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source       | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
-------------+------------+------------+------------+------------+------------------+--------+
FlashData<0> |    3.410(R)|      SLOW  |    1.301(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<1> |    1.858(R)|      SLOW  |    2.049(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<2> |    0.666(R)|      SLOW  |    2.824(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<3> |    2.436(R)|      SLOW  |    1.665(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<4> |    3.801(R)|      SLOW  |    0.131(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<5> |    2.195(R)|      SLOW  |    2.302(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<6> |    2.054(R)|      SLOW  |    2.278(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<7> |    4.262(R)|      SLOW  |    2.068(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<8> |    3.235(R)|      SLOW  |    2.412(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<9> |    3.942(R)|      SLOW  |    1.217(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<10>|    4.865(R)|      SLOW  |    0.708(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<11>|    5.242(R)|      SLOW  |   -0.008(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<12>|    3.063(R)|      SLOW  |    1.951(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<13>|    3.159(R)|      SLOW  |    1.625(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<14>|    2.799(R)|      SLOW  |    2.121(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<15>|    2.920(R)|      SLOW  |    1.677(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<0>  |   -0.299(R)|      FAST  |    3.645(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<1>  |    0.472(R)|      FAST  |    4.323(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<2>  |    1.035(R)|      SLOW  |    4.097(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<3>  |    1.673(R)|      SLOW  |    1.500(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<4>  |    2.314(R)|      SLOW  |    3.101(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<5>  |    0.230(R)|      FAST  |    4.939(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<6>  |    0.637(R)|      SLOW  |    3.683(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<7>  |    0.363(R)|      FAST  |    2.586(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<8>  |    0.971(R)|      SLOW  |    3.062(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<9>  |   -0.230(R)|      FAST  |    3.117(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<10> |    0.093(R)|      FAST  |    2.709(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<11> |   -0.188(R)|      FAST  |    2.798(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<12> |    0.637(R)|      FAST  |    3.517(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<13> |    0.811(R)|      SLOW  |    2.828(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<14> |    1.037(R)|      SLOW  |    2.799(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<15> |    0.593(R)|      SLOW  |    2.772(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<16> |    0.425(R)|      FAST  |    3.900(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<17> |    1.275(R)|      SLOW  |    3.650(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<18> |    0.360(R)|      FAST  |    4.766(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<19> |    0.069(R)|      FAST  |    3.094(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<20> |   -0.673(R)|      FAST  |    4.701(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<21> |   -0.845(R)|      FAST  |    4.359(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<22> |   -0.309(R)|      FAST  |    4.601(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<23> |   -0.639(R)|      FAST  |    2.835(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<24> |    2.291(R)|      SLOW  |    3.410(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<25> |    1.256(R)|      SLOW  |    2.989(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<26> |    1.629(R)|      SLOW  |    3.637(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<27> |    1.183(R)|      SLOW  |    3.332(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<28> |    0.374(R)|      FAST  |    3.602(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<29> |    0.600(R)|      SLOW  |    2.899(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<30> |    0.523(R)|      FAST  |    3.832(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<31> |   -0.514(R)|      FAST  |    3.742(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<0>  |    1.335(R)|      SLOW  |    3.458(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<1>  |    2.185(R)|      SLOW  |    3.031(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<2>  |    2.343(R)|      SLOW  |    3.106(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<3>  |    3.202(R)|      SLOW  |    3.292(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<4>  |    3.448(R)|      SLOW  |    3.108(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<5>  |    2.099(R)|      SLOW  |    3.170(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<6>  |    1.609(R)|      SLOW  |    3.388(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<7>  |    0.591(R)|      SLOW  |    3.522(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<8>  |   -0.356(R)|      FAST  |    4.715(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<9>  |   -1.044(R)|      FAST  |    4.939(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<10> |   -0.743(R)|      FAST  |    3.546(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<11> |   -0.242(R)|      FAST  |    3.544(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<12> |   -0.555(R)|      FAST  |    4.784(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<13> |    0.478(R)|      FAST  |    3.411(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<14> |   -1.028(R)|      FAST  |    4.714(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<15> |    0.022(R)|      FAST  |    4.577(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<16> |   -0.003(R)|      FAST  |    5.690(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<17> |    0.143(R)|      FAST  |    5.507(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<18> |    0.298(R)|      FAST  |    5.947(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<19> |   -0.655(R)|      FAST  |    5.762(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<20> |   -1.183(R)|      FAST  |    4.810(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<21> |   -1.026(R)|      FAST  |    4.633(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<22> |   -1.196(R)|      FAST  |    4.683(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<23> |   -0.763(R)|      FAST  |    4.584(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<24> |    1.078(R)|      SLOW  |    3.128(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<25> |    0.385(R)|      FAST  |    3.740(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<26> |    0.794(R)|      SLOW  |    3.603(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<27> |    0.569(R)|      SLOW  |    3.902(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<28> |    0.090(R)|      FAST  |    4.160(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<29> |    0.353(R)|      SLOW  |    3.659(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<30> |    0.260(R)|      FAST  |    3.606(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<31> |   -0.709(R)|      FAST  |    5.167(R)|      SLOW  |CLK_BUFG          |   0.000|
-------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock SW<17>
-------------+------------+------------+------------+------------+------------------+--------+
             |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source       | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
-------------+------------+------------+------------+------------+------------------+--------+
FlashData<0> |    3.063(R)|      SLOW  |    1.668(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<1> |    1.511(R)|      SLOW  |    2.416(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<2> |    0.319(R)|      SLOW  |    3.191(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<3> |    2.089(R)|      SLOW  |    2.032(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<4> |    3.454(R)|      SLOW  |    0.498(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<5> |    1.848(R)|      SLOW  |    2.669(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<6> |    1.707(R)|      SLOW  |    2.645(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<7> |    3.915(R)|      SLOW  |    2.435(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<8> |    2.888(R)|      SLOW  |    2.779(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<9> |    3.595(R)|      SLOW  |    1.584(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<10>|    4.518(R)|      SLOW  |    1.075(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<11>|    4.895(R)|      SLOW  |    0.359(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<12>|    2.716(R)|      SLOW  |    2.318(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<13>|    2.812(R)|      SLOW  |    1.992(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<14>|    2.452(R)|      SLOW  |    2.488(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<15>|    2.573(R)|      SLOW  |    2.044(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<0>  |   -0.557(R)|      FAST  |    4.012(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<1>  |    0.214(R)|      FAST  |    4.690(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<2>  |    0.688(R)|      SLOW  |    4.464(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<3>  |    1.326(R)|      SLOW  |    1.867(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<4>  |    1.967(R)|      SLOW  |    3.468(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<5>  |   -0.028(R)|      FAST  |    5.306(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<6>  |    0.348(R)|      FAST  |    4.050(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<7>  |    0.105(R)|      FAST  |    2.953(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<8>  |    0.624(R)|      SLOW  |    3.429(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<9>  |   -0.488(R)|      FAST  |    3.484(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<10> |   -0.165(R)|      FAST  |    3.076(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<11> |   -0.446(R)|      FAST  |    3.165(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<12> |    0.379(R)|      FAST  |    3.884(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<13> |    0.478(R)|      FAST  |    3.195(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<14> |    0.690(R)|      SLOW  |    3.166(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<15> |    0.299(R)|      FAST  |    3.139(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<16> |    0.167(R)|      FAST  |    4.267(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<17> |    0.928(R)|      SLOW  |    4.017(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<18> |    0.102(R)|      FAST  |    5.133(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<19> |   -0.189(R)|      FAST  |    3.461(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<20> |   -0.931(R)|      FAST  |    5.068(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<21> |   -1.103(R)|      FAST  |    4.726(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<22> |   -0.567(R)|      FAST  |    4.968(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<23> |   -0.897(R)|      FAST  |    3.202(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<24> |    1.944(R)|      SLOW  |    3.777(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<25> |    0.909(R)|      SLOW  |    3.356(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<26> |    1.282(R)|      SLOW  |    4.004(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<27> |    0.836(R)|      SLOW  |    3.699(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<28> |    0.116(R)|      FAST  |    3.969(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<29> |    0.307(R)|      FAST  |    3.266(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<30> |    0.265(R)|      FAST  |    4.199(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<31> |   -0.772(R)|      FAST  |    4.109(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<0>  |    0.988(R)|      SLOW  |    3.825(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<1>  |    1.838(R)|      SLOW  |    3.398(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<2>  |    1.996(R)|      SLOW  |    3.473(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<3>  |    2.855(R)|      SLOW  |    3.659(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<4>  |    3.101(R)|      SLOW  |    3.475(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<5>  |    1.752(R)|      SLOW  |    3.537(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<6>  |    1.262(R)|      SLOW  |    3.755(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<7>  |    0.244(R)|      SLOW  |    3.889(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<8>  |   -0.614(R)|      FAST  |    5.082(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<9>  |   -1.302(R)|      FAST  |    5.306(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<10> |   -1.001(R)|      FAST  |    3.913(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<11> |   -0.500(R)|      FAST  |    3.911(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<12> |   -0.813(R)|      FAST  |    5.151(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<13> |    0.220(R)|      FAST  |    3.778(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<14> |   -1.286(R)|      FAST  |    5.081(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<15> |   -0.236(R)|      FAST  |    4.944(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<16> |   -0.261(R)|      FAST  |    6.057(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<17> |   -0.115(R)|      FAST  |    5.874(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<18> |    0.040(R)|      FAST  |    6.314(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<19> |   -0.913(R)|      FAST  |    6.129(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<20> |   -1.441(R)|      FAST  |    5.177(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<21> |   -1.284(R)|      FAST  |    5.000(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<22> |   -1.454(R)|      FAST  |    5.050(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<23> |   -1.021(R)|      FAST  |    4.951(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<24> |    0.731(R)|      SLOW  |    3.495(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<25> |    0.127(R)|      FAST  |    4.107(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<26> |    0.447(R)|      SLOW  |    3.970(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<27> |    0.250(R)|      FAST  |    4.269(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<28> |   -0.168(R)|      FAST  |    4.527(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<29> |    0.091(R)|      FAST  |    4.026(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<30> |    0.002(R)|      FAST  |    3.973(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<31> |   -0.967(R)|      FAST  |    5.534(R)|      SLOW  |CLK_BUFG          |   0.000|
-------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock SW<18>
-------------+------------+------------+------------+------------+------------------+--------+
             |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source       | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
-------------+------------+------------+------------+------------+------------------+--------+
FlashData<0> |    1.812(R)|      SLOW  |    2.991(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<1> |    0.336(R)|      FAST  |    3.739(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<2> |   -0.443(R)|      FAST  |    4.514(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<3> |    0.838(R)|      SLOW  |    3.355(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<4> |    2.203(R)|      SLOW  |    1.821(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<5> |    0.629(R)|      FAST  |    3.992(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<6> |    0.557(R)|      FAST  |    3.968(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<7> |    2.664(R)|      SLOW  |    3.758(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<8> |    1.637(R)|      SLOW  |    4.102(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<9> |    2.344(R)|      SLOW  |    2.907(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<10>|    3.267(R)|      SLOW  |    2.398(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<11>|    3.644(R)|      SLOW  |    1.682(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<12>|    1.465(R)|      SLOW  |    3.641(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<13>|    1.561(R)|      SLOW  |    3.315(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<14>|    1.201(R)|      SLOW  |    3.811(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<15>|    1.322(R)|      SLOW  |    3.367(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<0>  |   -1.280(R)|      FAST  |    5.335(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<1>  |   -0.509(R)|      FAST  |    6.013(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<2>  |   -0.099(R)|      FAST  |    5.787(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<3>  |    0.433(R)|      FAST  |    3.190(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<4>  |    0.794(R)|      FAST  |    4.791(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<5>  |   -0.751(R)|      FAST  |    6.629(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<6>  |   -0.375(R)|      FAST  |    5.373(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<7>  |   -0.618(R)|      FAST  |    4.276(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<8>  |   -0.127(R)|      FAST  |    4.752(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<9>  |   -1.211(R)|      FAST  |    4.807(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<10> |   -0.888(R)|      FAST  |    4.399(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<11> |   -1.169(R)|      FAST  |    4.488(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<12> |   -0.344(R)|      FAST  |    5.207(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<13> |   -0.245(R)|      FAST  |    4.518(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<14> |   -0.091(R)|      FAST  |    4.489(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<15> |   -0.424(R)|      FAST  |    4.462(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<16> |   -0.556(R)|      FAST  |    5.590(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<17> |    0.137(R)|      FAST  |    5.340(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<18> |   -0.621(R)|      FAST  |    6.456(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<19> |   -0.912(R)|      FAST  |    4.784(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<20> |   -1.654(R)|      FAST  |    6.391(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<21> |   -1.826(R)|      FAST  |    6.049(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<22> |   -1.290(R)|      FAST  |    6.291(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<23> |   -1.620(R)|      FAST  |    4.525(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<24> |    0.712(R)|      FAST  |    5.100(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<25> |    0.058(R)|      FAST  |    4.679(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<26> |    0.284(R)|      FAST  |    5.327(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<27> |    0.009(R)|      FAST  |    5.022(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<28> |   -0.607(R)|      FAST  |    5.292(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<29> |   -0.416(R)|      FAST  |    4.589(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<30> |   -0.458(R)|      FAST  |    5.522(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<31> |   -1.495(R)|      FAST  |    5.432(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<0>  |    0.071(R)|      FAST  |    5.148(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<1>  |    0.587(R)|      SLOW  |    4.721(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<2>  |    0.746(R)|      FAST  |    4.796(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<3>  |    1.604(R)|      SLOW  |    4.982(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<4>  |    1.850(R)|      SLOW  |    4.798(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<5>  |    0.613(R)|      FAST  |    4.860(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<6>  |    0.302(R)|      FAST  |    5.078(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<7>  |   -0.481(R)|      FAST  |    5.212(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<8>  |   -1.337(R)|      FAST  |    6.405(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<9>  |   -2.025(R)|      FAST  |    6.629(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<10> |   -1.724(R)|      FAST  |    5.236(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<11> |   -1.223(R)|      FAST  |    5.234(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<12> |   -1.536(R)|      FAST  |    6.474(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<13> |   -0.503(R)|      FAST  |    5.101(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<14> |   -2.009(R)|      FAST  |    6.404(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<15> |   -0.959(R)|      FAST  |    6.267(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<16> |   -0.984(R)|      FAST  |    7.380(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<17> |   -0.838(R)|      FAST  |    7.197(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<18> |   -0.683(R)|      FAST  |    7.637(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<19> |   -1.636(R)|      FAST  |    7.452(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<20> |   -2.164(R)|      FAST  |    6.500(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<21> |   -2.007(R)|      FAST  |    6.323(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<22> |   -2.177(R)|      FAST  |    6.373(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<23> |   -1.744(R)|      FAST  |    6.274(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<24> |   -0.181(R)|      FAST  |    4.818(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<25> |   -0.596(R)|      FAST  |    5.430(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<26> |   -0.326(R)|      FAST  |    5.293(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<27> |   -0.473(R)|      FAST  |    5.592(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<28> |   -0.891(R)|      FAST  |    5.850(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<29> |   -0.632(R)|      FAST  |    5.349(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<30> |   -0.721(R)|      FAST  |    5.296(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<31> |   -1.690(R)|      FAST  |    6.857(R)|      SLOW  |CLK_BUFG          |   0.000|
-------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock SW<19>
-------------+------------+------------+------------+------------+------------------+--------+
             |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source       | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
-------------+------------+------------+------------+------------+------------------+--------+
FlashData<0> |    2.102(R)|      SLOW  |    2.681(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<1> |    0.550(R)|      SLOW  |    3.429(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<2> |   -0.264(R)|      FAST  |    4.204(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<3> |    1.128(R)|      SLOW  |    3.045(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<4> |    2.493(R)|      SLOW  |    1.511(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<5> |    0.887(R)|      SLOW  |    3.682(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<6> |    0.746(R)|      SLOW  |    3.658(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<7> |    2.954(R)|      SLOW  |    3.448(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<8> |    1.927(R)|      SLOW  |    3.792(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<9> |    2.634(R)|      SLOW  |    2.597(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<10>|    3.557(R)|      SLOW  |    2.088(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<11>|    3.934(R)|      SLOW  |    1.372(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<12>|    1.755(R)|      SLOW  |    3.331(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<13>|    1.851(R)|      SLOW  |    3.005(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<14>|    1.491(R)|      SLOW  |    3.501(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<15>|    1.612(R)|      SLOW  |    3.057(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<0>  |   -1.101(R)|      FAST  |    5.025(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<1>  |   -0.330(R)|      FAST  |    5.703(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<2>  |    0.080(R)|      FAST  |    5.477(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<3>  |    0.612(R)|      FAST  |    2.880(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<4>  |    1.006(R)|      SLOW  |    4.481(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<5>  |   -0.572(R)|      FAST  |    6.319(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<6>  |   -0.196(R)|      FAST  |    5.063(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<7>  |   -0.439(R)|      FAST  |    3.966(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<8>  |    0.052(R)|      FAST  |    4.442(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<9>  |   -1.032(R)|      FAST  |    4.497(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<10> |   -0.709(R)|      FAST  |    4.089(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<11> |   -0.990(R)|      FAST  |    4.178(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<12> |   -0.165(R)|      FAST  |    4.897(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<13> |   -0.066(R)|      FAST  |    4.208(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<14> |    0.088(R)|      FAST  |    4.179(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<15> |   -0.245(R)|      FAST  |    4.152(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<16> |   -0.377(R)|      FAST  |    5.280(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<17> |    0.316(R)|      FAST  |    5.030(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<18> |   -0.442(R)|      FAST  |    6.146(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<19> |   -0.733(R)|      FAST  |    4.474(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<20> |   -1.475(R)|      FAST  |    6.081(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<21> |   -1.647(R)|      FAST  |    5.739(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<22> |   -1.111(R)|      FAST  |    5.981(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<23> |   -1.441(R)|      FAST  |    4.215(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<24> |    0.983(R)|      SLOW  |    4.790(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<25> |    0.237(R)|      FAST  |    4.369(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<26> |    0.463(R)|      FAST  |    5.017(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<27> |    0.188(R)|      FAST  |    4.712(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<28> |   -0.428(R)|      FAST  |    4.982(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<29> |   -0.237(R)|      FAST  |    4.279(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<30> |   -0.279(R)|      FAST  |    5.212(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<31> |   -1.316(R)|      FAST  |    5.122(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<0>  |    0.250(R)|      FAST  |    4.838(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<1>  |    0.877(R)|      SLOW  |    4.411(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<2>  |    1.035(R)|      SLOW  |    4.486(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<3>  |    1.894(R)|      SLOW  |    4.672(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<4>  |    2.140(R)|      SLOW  |    4.488(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<5>  |    0.792(R)|      FAST  |    4.550(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<6>  |    0.481(R)|      FAST  |    4.768(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<7>  |   -0.302(R)|      FAST  |    4.902(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<8>  |   -1.158(R)|      FAST  |    6.095(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<9>  |   -1.846(R)|      FAST  |    6.319(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<10> |   -1.545(R)|      FAST  |    4.926(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<11> |   -1.044(R)|      FAST  |    4.924(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<12> |   -1.357(R)|      FAST  |    6.164(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<13> |   -0.324(R)|      FAST  |    4.791(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<14> |   -1.830(R)|      FAST  |    6.094(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<15> |   -0.780(R)|      FAST  |    5.957(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<16> |   -0.805(R)|      FAST  |    7.070(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<17> |   -0.659(R)|      FAST  |    6.887(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<18> |   -0.504(R)|      FAST  |    7.327(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<19> |   -1.457(R)|      FAST  |    7.142(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<20> |   -1.985(R)|      FAST  |    6.190(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<21> |   -1.828(R)|      FAST  |    6.013(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<22> |   -1.998(R)|      FAST  |    6.063(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<23> |   -1.565(R)|      FAST  |    5.964(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<24> |   -0.002(R)|      FAST  |    4.508(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<25> |   -0.417(R)|      FAST  |    5.120(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<26> |   -0.147(R)|      FAST  |    4.983(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<27> |   -0.294(R)|      FAST  |    5.282(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<28> |   -0.712(R)|      FAST  |    5.540(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<29> |   -0.453(R)|      FAST  |    5.039(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<30> |   -0.542(R)|      FAST  |    4.986(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<31> |   -1.511(R)|      FAST  |    6.547(R)|      SLOW  |CLK_BUFG          |   0.000|
-------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock SW<20>
-------------+------------+------------+------------+------------+------------------+--------+
             |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source       | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
-------------+------------+------------+------------+------------+------------------+--------+
FlashData<0> |    1.915(R)|      SLOW  |    2.881(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<1> |    0.391(R)|      FAST  |    3.629(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<2> |   -0.388(R)|      FAST  |    4.404(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<3> |    0.941(R)|      SLOW  |    3.245(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<4> |    2.306(R)|      SLOW  |    1.711(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<5> |    0.700(R)|      SLOW  |    3.882(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<6> |    0.612(R)|      FAST  |    3.858(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<7> |    2.767(R)|      SLOW  |    3.648(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<8> |    1.740(R)|      SLOW  |    3.992(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<9> |    2.447(R)|      SLOW  |    2.797(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<10>|    3.370(R)|      SLOW  |    2.288(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<11>|    3.747(R)|      SLOW  |    1.572(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<12>|    1.568(R)|      SLOW  |    3.531(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<13>|    1.664(R)|      SLOW  |    3.205(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<14>|    1.304(R)|      SLOW  |    3.701(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<15>|    1.425(R)|      SLOW  |    3.257(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<0>  |   -1.225(R)|      FAST  |    5.225(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<1>  |   -0.454(R)|      FAST  |    5.903(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<2>  |   -0.044(R)|      FAST  |    5.677(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<3>  |    0.488(R)|      FAST  |    3.080(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<4>  |    0.849(R)|      FAST  |    4.681(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<5>  |   -0.696(R)|      FAST  |    6.519(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<6>  |   -0.320(R)|      FAST  |    5.263(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<7>  |   -0.563(R)|      FAST  |    4.166(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<8>  |   -0.072(R)|      FAST  |    4.642(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<9>  |   -1.156(R)|      FAST  |    4.697(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<10> |   -0.833(R)|      FAST  |    4.289(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<11> |   -1.114(R)|      FAST  |    4.378(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<12> |   -0.289(R)|      FAST  |    5.097(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<13> |   -0.190(R)|      FAST  |    4.408(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<14> |   -0.036(R)|      FAST  |    4.379(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<15> |   -0.369(R)|      FAST  |    4.352(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<16> |   -0.501(R)|      FAST  |    5.480(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<17> |    0.192(R)|      FAST  |    5.230(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<18> |   -0.566(R)|      FAST  |    6.346(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<19> |   -0.857(R)|      FAST  |    4.674(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<20> |   -1.599(R)|      FAST  |    6.281(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<21> |   -1.771(R)|      FAST  |    5.939(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<22> |   -1.235(R)|      FAST  |    6.181(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<23> |   -1.565(R)|      FAST  |    4.415(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<24> |    0.796(R)|      SLOW  |    4.990(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<25> |    0.113(R)|      FAST  |    4.569(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<26> |    0.339(R)|      FAST  |    5.217(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<27> |    0.064(R)|      FAST  |    4.912(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<28> |   -0.552(R)|      FAST  |    5.182(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<29> |   -0.361(R)|      FAST  |    4.479(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<30> |   -0.403(R)|      FAST  |    5.412(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<31> |   -1.440(R)|      FAST  |    5.322(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<0>  |    0.126(R)|      FAST  |    5.038(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<1>  |    0.690(R)|      SLOW  |    4.611(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<2>  |    0.848(R)|      SLOW  |    4.686(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<3>  |    1.707(R)|      SLOW  |    4.872(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<4>  |    1.953(R)|      SLOW  |    4.688(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<5>  |    0.668(R)|      FAST  |    4.750(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<6>  |    0.357(R)|      FAST  |    4.968(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<7>  |   -0.426(R)|      FAST  |    5.102(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<8>  |   -1.282(R)|      FAST  |    6.295(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<9>  |   -1.970(R)|      FAST  |    6.519(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<10> |   -1.669(R)|      FAST  |    5.126(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<11> |   -1.168(R)|      FAST  |    5.124(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<12> |   -1.481(R)|      FAST  |    6.364(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<13> |   -0.448(R)|      FAST  |    4.991(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<14> |   -1.954(R)|      FAST  |    6.294(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<15> |   -0.904(R)|      FAST  |    6.157(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<16> |   -0.929(R)|      FAST  |    7.270(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<17> |   -0.783(R)|      FAST  |    7.087(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<18> |   -0.628(R)|      FAST  |    7.527(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<19> |   -1.581(R)|      FAST  |    7.342(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<20> |   -2.109(R)|      FAST  |    6.390(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<21> |   -1.952(R)|      FAST  |    6.213(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<22> |   -2.122(R)|      FAST  |    6.263(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<23> |   -1.689(R)|      FAST  |    6.164(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<24> |   -0.126(R)|      FAST  |    4.708(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<25> |   -0.541(R)|      FAST  |    5.320(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<26> |   -0.271(R)|      FAST  |    5.183(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<27> |   -0.418(R)|      FAST  |    5.482(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<28> |   -0.836(R)|      FAST  |    5.740(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<29> |   -0.577(R)|      FAST  |    5.239(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<30> |   -0.666(R)|      FAST  |    5.186(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<31> |   -1.635(R)|      FAST  |    6.747(R)|      SLOW  |CLK_BUFG          |   0.000|
-------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock SW<21>
-------------+------------+------------+------------+------------+------------------+--------+
             |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source       | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
-------------+------------+------------+------------+------------+------------------+--------+
FlashData<0> |    2.773(R)|      SLOW  |    1.971(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<1> |    1.221(R)|      SLOW  |    2.719(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<2> |    0.131(R)|      FAST  |    3.494(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<3> |    1.799(R)|      SLOW  |    2.335(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<4> |    3.164(R)|      SLOW  |    0.801(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<5> |    1.558(R)|      SLOW  |    2.972(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<6> |    1.417(R)|      SLOW  |    2.948(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<7> |    3.625(R)|      SLOW  |    2.738(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<8> |    2.598(R)|      SLOW  |    3.082(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<9> |    3.305(R)|      SLOW  |    1.887(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<10>|    4.228(R)|      SLOW  |    1.378(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<11>|    4.605(R)|      SLOW  |    0.662(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<12>|    2.426(R)|      SLOW  |    2.621(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<13>|    2.522(R)|      SLOW  |    2.295(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<14>|    2.162(R)|      SLOW  |    2.791(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<15>|    2.283(R)|      SLOW  |    2.347(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<0>  |   -0.706(R)|      FAST  |    4.315(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<1>  |    0.065(R)|      FAST  |    4.993(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<2>  |    0.475(R)|      FAST  |    4.767(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<3>  |    1.036(R)|      SLOW  |    2.170(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<4>  |    1.677(R)|      SLOW  |    3.771(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<5>  |   -0.177(R)|      FAST  |    5.609(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<6>  |    0.199(R)|      FAST  |    4.353(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<7>  |   -0.044(R)|      FAST  |    3.256(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<8>  |    0.447(R)|      FAST  |    3.732(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<9>  |   -0.637(R)|      FAST  |    3.787(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<10> |   -0.314(R)|      FAST  |    3.379(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<11> |   -0.595(R)|      FAST  |    3.468(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<12> |    0.230(R)|      FAST  |    4.187(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<13> |    0.329(R)|      FAST  |    3.498(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<14> |    0.483(R)|      FAST  |    3.469(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<15> |    0.150(R)|      FAST  |    3.442(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<16> |    0.018(R)|      FAST  |    4.570(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<17> |    0.711(R)|      FAST  |    4.320(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<18> |   -0.047(R)|      FAST  |    5.436(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<19> |   -0.338(R)|      FAST  |    3.764(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<20> |   -1.080(R)|      FAST  |    5.371(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<21> |   -1.252(R)|      FAST  |    5.029(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<22> |   -0.716(R)|      FAST  |    5.271(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<23> |   -1.046(R)|      FAST  |    3.505(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<24> |    1.654(R)|      SLOW  |    4.080(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<25> |    0.632(R)|      FAST  |    3.659(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<26> |    0.992(R)|      SLOW  |    4.307(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<27> |    0.583(R)|      FAST  |    4.002(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<28> |   -0.033(R)|      FAST  |    4.272(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<29> |    0.158(R)|      FAST  |    3.569(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<30> |    0.116(R)|      FAST  |    4.502(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<31> |   -0.921(R)|      FAST  |    4.412(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<0>  |    0.698(R)|      SLOW  |    4.128(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<1>  |    1.548(R)|      SLOW  |    3.701(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<2>  |    1.706(R)|      SLOW  |    3.776(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<3>  |    2.565(R)|      SLOW  |    3.962(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<4>  |    2.811(R)|      SLOW  |    3.778(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<5>  |    1.462(R)|      SLOW  |    3.840(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<6>  |    0.972(R)|      SLOW  |    4.058(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<7>  |    0.093(R)|      FAST  |    4.192(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<8>  |   -0.763(R)|      FAST  |    5.385(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<9>  |   -1.451(R)|      FAST  |    5.609(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<10> |   -1.150(R)|      FAST  |    4.216(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<11> |   -0.649(R)|      FAST  |    4.214(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<12> |   -0.962(R)|      FAST  |    5.454(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<13> |    0.071(R)|      FAST  |    4.081(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<14> |   -1.435(R)|      FAST  |    5.384(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<15> |   -0.385(R)|      FAST  |    5.247(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<16> |   -0.410(R)|      FAST  |    6.360(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<17> |   -0.264(R)|      FAST  |    6.177(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<18> |   -0.109(R)|      FAST  |    6.617(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<19> |   -1.062(R)|      FAST  |    6.432(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<20> |   -1.590(R)|      FAST  |    5.480(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<21> |   -1.433(R)|      FAST  |    5.303(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<22> |   -1.603(R)|      FAST  |    5.353(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<23> |   -1.170(R)|      FAST  |    5.254(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<24> |    0.441(R)|      SLOW  |    3.798(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<25> |   -0.022(R)|      FAST  |    4.410(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<26> |    0.248(R)|      FAST  |    4.273(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<27> |    0.101(R)|      FAST  |    4.572(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<28> |   -0.317(R)|      FAST  |    4.830(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<29> |   -0.058(R)|      FAST  |    4.329(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<30> |   -0.147(R)|      FAST  |    4.276(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<31> |   -1.116(R)|      FAST  |    5.837(R)|      SLOW  |CLK_BUFG          |   0.000|
-------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock SW<22>
-------------+------------+------------+------------+------------+------------------+--------+
             |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source       | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
-------------+------------+------------+------------+------------+------------------+--------+
FlashData<0> |    3.357(R)|      SLOW  |    1.356(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<1> |    1.805(R)|      SLOW  |    2.104(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<2> |    0.613(R)|      SLOW  |    2.879(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<3> |    2.383(R)|      SLOW  |    1.720(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<4> |    3.748(R)|      SLOW  |    0.186(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<5> |    2.142(R)|      SLOW  |    2.357(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<6> |    2.001(R)|      SLOW  |    2.333(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<7> |    4.209(R)|      SLOW  |    2.123(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<8> |    3.182(R)|      SLOW  |    2.467(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<9> |    3.889(R)|      SLOW  |    1.272(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<10>|    4.812(R)|      SLOW  |    0.763(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<11>|    5.189(R)|      SLOW  |    0.047(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<12>|    3.010(R)|      SLOW  |    2.006(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<13>|    3.106(R)|      SLOW  |    1.680(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<14>|    2.746(R)|      SLOW  |    2.176(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<15>|    2.867(R)|      SLOW  |    1.732(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<0>  |   -0.345(R)|      FAST  |    3.700(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<1>  |    0.426(R)|      FAST  |    4.378(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<2>  |    0.982(R)|      SLOW  |    4.152(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<3>  |    1.620(R)|      SLOW  |    1.555(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<4>  |    2.261(R)|      SLOW  |    3.156(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<5>  |    0.184(R)|      FAST  |    4.994(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<6>  |    0.584(R)|      SLOW  |    3.738(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<7>  |    0.317(R)|      FAST  |    2.641(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<8>  |    0.918(R)|      SLOW  |    3.117(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<9>  |   -0.276(R)|      FAST  |    3.172(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<10> |    0.047(R)|      FAST  |    2.764(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<11> |   -0.234(R)|      FAST  |    2.853(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<12> |    0.591(R)|      FAST  |    3.572(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<13> |    0.758(R)|      SLOW  |    2.883(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<14> |    0.984(R)|      SLOW  |    2.854(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<15> |    0.540(R)|      SLOW  |    2.827(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<16> |    0.379(R)|      FAST  |    3.955(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<17> |    1.222(R)|      SLOW  |    3.705(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<18> |    0.314(R)|      FAST  |    4.821(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<19> |    0.023(R)|      FAST  |    3.149(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<20> |   -0.719(R)|      FAST  |    4.756(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<21> |   -0.891(R)|      FAST  |    4.414(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<22> |   -0.355(R)|      FAST  |    4.656(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<23> |   -0.685(R)|      FAST  |    2.890(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<24> |    2.238(R)|      SLOW  |    3.465(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<25> |    1.203(R)|      SLOW  |    3.044(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<26> |    1.576(R)|      SLOW  |    3.692(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<27> |    1.130(R)|      SLOW  |    3.387(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<28> |    0.328(R)|      FAST  |    3.657(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<29> |    0.547(R)|      SLOW  |    2.954(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<30> |    0.477(R)|      FAST  |    3.887(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<31> |   -0.560(R)|      FAST  |    3.797(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<0>  |    1.282(R)|      SLOW  |    3.513(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<1>  |    2.132(R)|      SLOW  |    3.086(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<2>  |    2.290(R)|      SLOW  |    3.161(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<3>  |    3.149(R)|      SLOW  |    3.347(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<4>  |    3.395(R)|      SLOW  |    3.163(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<5>  |    2.046(R)|      SLOW  |    3.225(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<6>  |    1.556(R)|      SLOW  |    3.443(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<7>  |    0.538(R)|      SLOW  |    3.577(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<8>  |   -0.402(R)|      FAST  |    4.770(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<9>  |   -1.090(R)|      FAST  |    4.994(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<10> |   -0.789(R)|      FAST  |    3.601(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<11> |   -0.288(R)|      FAST  |    3.599(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<12> |   -0.601(R)|      FAST  |    4.839(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<13> |    0.432(R)|      FAST  |    3.466(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<14> |   -1.074(R)|      FAST  |    4.769(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<15> |   -0.024(R)|      FAST  |    4.632(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<16> |   -0.049(R)|      FAST  |    5.745(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<17> |    0.097(R)|      FAST  |    5.562(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<18> |    0.252(R)|      FAST  |    6.002(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<19> |   -0.701(R)|      FAST  |    5.817(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<20> |   -1.229(R)|      FAST  |    4.865(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<21> |   -1.072(R)|      FAST  |    4.688(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<22> |   -1.242(R)|      FAST  |    4.738(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<23> |   -0.809(R)|      FAST  |    4.639(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<24> |    1.025(R)|      SLOW  |    3.183(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<25> |    0.339(R)|      FAST  |    3.795(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<26> |    0.741(R)|      SLOW  |    3.658(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<27> |    0.516(R)|      SLOW  |    3.957(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<28> |    0.044(R)|      FAST  |    4.215(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<29> |    0.303(R)|      FAST  |    3.714(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<30> |    0.214(R)|      FAST  |    3.661(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<31> |   -0.755(R)|      FAST  |    5.222(R)|      SLOW  |CLK_BUFG          |   0.000|
-------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock SW<23>
-------------+------------+------------+------------+------------+------------------+--------+
             |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source       | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
-------------+------------+------------+------------+------------+------------------+--------+
FlashData<0> |    2.265(R)|      SLOW  |    2.511(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<1> |    0.713(R)|      SLOW  |    3.259(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<2> |   -0.187(R)|      FAST  |    4.034(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<3> |    1.291(R)|      SLOW  |    2.875(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<4> |    2.656(R)|      SLOW  |    1.341(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<5> |    1.050(R)|      SLOW  |    3.512(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<6> |    0.909(R)|      SLOW  |    3.488(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<7> |    3.117(R)|      SLOW  |    3.278(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<8> |    2.090(R)|      SLOW  |    3.622(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<9> |    2.797(R)|      SLOW  |    2.427(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<10>|    3.720(R)|      SLOW  |    1.918(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<11>|    4.097(R)|      SLOW  |    1.202(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<12>|    1.918(R)|      SLOW  |    3.161(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<13>|    2.014(R)|      SLOW  |    2.835(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<14>|    1.654(R)|      SLOW  |    3.331(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<15>|    1.775(R)|      SLOW  |    2.887(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<0>  |   -1.024(R)|      FAST  |    4.855(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<1>  |   -0.253(R)|      FAST  |    5.533(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<2>  |    0.157(R)|      FAST  |    5.307(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<3>  |    0.689(R)|      FAST  |    2.710(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<4>  |    1.169(R)|      SLOW  |    4.311(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<5>  |   -0.495(R)|      FAST  |    6.149(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<6>  |   -0.119(R)|      FAST  |    4.893(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<7>  |   -0.362(R)|      FAST  |    3.796(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<8>  |    0.129(R)|      FAST  |    4.272(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<9>  |   -0.955(R)|      FAST  |    4.327(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<10> |   -0.632(R)|      FAST  |    3.919(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<11> |   -0.913(R)|      FAST  |    4.008(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<12> |   -0.088(R)|      FAST  |    4.727(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<13> |    0.011(R)|      FAST  |    4.038(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<14> |    0.165(R)|      FAST  |    4.009(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<15> |   -0.168(R)|      FAST  |    3.982(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<16> |   -0.300(R)|      FAST  |    5.110(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<17> |    0.393(R)|      FAST  |    4.860(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<18> |   -0.365(R)|      FAST  |    5.976(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<19> |   -0.656(R)|      FAST  |    4.304(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<20> |   -1.398(R)|      FAST  |    5.911(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<21> |   -1.570(R)|      FAST  |    5.569(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<22> |   -1.034(R)|      FAST  |    5.811(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<23> |   -1.364(R)|      FAST  |    4.045(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<24> |    1.146(R)|      SLOW  |    4.620(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<25> |    0.314(R)|      FAST  |    4.199(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<26> |    0.540(R)|      FAST  |    4.847(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<27> |    0.265(R)|      FAST  |    4.542(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<28> |   -0.351(R)|      FAST  |    4.812(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<29> |   -0.160(R)|      FAST  |    4.109(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<30> |   -0.202(R)|      FAST  |    5.042(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<31> |   -1.239(R)|      FAST  |    4.952(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<0>  |    0.327(R)|      FAST  |    4.668(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<1>  |    1.040(R)|      SLOW  |    4.241(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<2>  |    1.198(R)|      SLOW  |    4.316(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<3>  |    2.057(R)|      SLOW  |    4.502(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<4>  |    2.303(R)|      SLOW  |    4.318(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<5>  |    0.954(R)|      SLOW  |    4.380(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<6>  |    0.558(R)|      FAST  |    4.598(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<7>  |   -0.225(R)|      FAST  |    4.732(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<8>  |   -1.081(R)|      FAST  |    5.925(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<9>  |   -1.769(R)|      FAST  |    6.149(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<10> |   -1.468(R)|      FAST  |    4.756(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<11> |   -0.967(R)|      FAST  |    4.754(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<12> |   -1.280(R)|      FAST  |    5.994(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<13> |   -0.247(R)|      FAST  |    4.621(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<14> |   -1.753(R)|      FAST  |    5.924(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<15> |   -0.703(R)|      FAST  |    5.787(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<16> |   -0.728(R)|      FAST  |    6.900(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<17> |   -0.582(R)|      FAST  |    6.717(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<18> |   -0.427(R)|      FAST  |    7.157(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<19> |   -1.380(R)|      FAST  |    6.972(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<20> |   -1.908(R)|      FAST  |    6.020(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<21> |   -1.751(R)|      FAST  |    5.843(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<22> |   -1.921(R)|      FAST  |    5.893(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<23> |   -1.488(R)|      FAST  |    5.794(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<24> |    0.075(R)|      FAST  |    4.338(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<25> |   -0.340(R)|      FAST  |    4.950(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<26> |   -0.070(R)|      FAST  |    4.813(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<27> |   -0.217(R)|      FAST  |    5.112(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<28> |   -0.635(R)|      FAST  |    5.370(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<29> |   -0.376(R)|      FAST  |    4.869(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<30> |   -0.465(R)|      FAST  |    4.816(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<31> |   -1.434(R)|      FAST  |    6.377(R)|      SLOW  |CLK_BUFG          |   0.000|
-------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock SW<24>
-------------+------------+------------+------------+------------+------------------+--------+
             |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source       | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
-------------+------------+------------+------------+------------+------------------+--------+
FlashData<0> |    2.866(R)|      SLOW  |    1.874(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<1> |    1.314(R)|      SLOW  |    2.622(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<2> |    0.160(R)|      FAST  |    3.397(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<3> |    1.892(R)|      SLOW  |    2.238(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<4> |    3.257(R)|      SLOW  |    0.704(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<5> |    1.651(R)|      SLOW  |    2.875(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<6> |    1.510(R)|      SLOW  |    2.851(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<7> |    3.718(R)|      SLOW  |    2.641(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<8> |    2.691(R)|      SLOW  |    2.985(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<9> |    3.398(R)|      SLOW  |    1.790(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<10>|    4.321(R)|      SLOW  |    1.281(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<11>|    4.698(R)|      SLOW  |    0.565(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<12>|    2.519(R)|      SLOW  |    2.524(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<13>|    2.615(R)|      SLOW  |    2.198(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<14>|    2.255(R)|      SLOW  |    2.694(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<15>|    2.376(R)|      SLOW  |    2.250(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<0>  |   -0.677(R)|      FAST  |    4.218(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<1>  |    0.094(R)|      FAST  |    4.896(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<2>  |    0.504(R)|      FAST  |    4.670(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<3>  |    1.129(R)|      SLOW  |    2.073(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<4>  |    1.770(R)|      SLOW  |    3.674(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<5>  |   -0.148(R)|      FAST  |    5.512(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<6>  |    0.228(R)|      FAST  |    4.256(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<7>  |   -0.015(R)|      FAST  |    3.159(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<8>  |    0.476(R)|      FAST  |    3.635(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<9>  |   -0.608(R)|      FAST  |    3.690(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<10> |   -0.285(R)|      FAST  |    3.282(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<11> |   -0.566(R)|      FAST  |    3.371(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<12> |    0.259(R)|      FAST  |    4.090(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<13> |    0.358(R)|      FAST  |    3.401(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<14> |    0.512(R)|      FAST  |    3.372(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<15> |    0.179(R)|      FAST  |    3.345(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<16> |    0.047(R)|      FAST  |    4.473(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<17> |    0.740(R)|      FAST  |    4.223(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<18> |   -0.018(R)|      FAST  |    5.339(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<19> |   -0.309(R)|      FAST  |    3.667(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<20> |   -1.051(R)|      FAST  |    5.274(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<21> |   -1.223(R)|      FAST  |    4.932(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<22> |   -0.687(R)|      FAST  |    5.174(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<23> |   -1.017(R)|      FAST  |    3.408(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<24> |    1.747(R)|      SLOW  |    3.983(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<25> |    0.712(R)|      SLOW  |    3.562(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<26> |    1.085(R)|      SLOW  |    4.210(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<27> |    0.639(R)|      SLOW  |    3.905(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<28> |   -0.004(R)|      FAST  |    4.175(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<29> |    0.187(R)|      FAST  |    3.472(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<30> |    0.145(R)|      FAST  |    4.405(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<31> |   -0.892(R)|      FAST  |    4.315(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<0>  |    0.791(R)|      SLOW  |    4.031(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<1>  |    1.641(R)|      SLOW  |    3.604(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<2>  |    1.799(R)|      SLOW  |    3.679(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<3>  |    2.658(R)|      SLOW  |    3.865(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<4>  |    2.904(R)|      SLOW  |    3.681(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<5>  |    1.555(R)|      SLOW  |    3.743(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<6>  |    1.065(R)|      SLOW  |    3.961(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<7>  |    0.122(R)|      FAST  |    4.095(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<8>  |   -0.734(R)|      FAST  |    5.288(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<9>  |   -1.422(R)|      FAST  |    5.512(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<10> |   -1.121(R)|      FAST  |    4.119(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<11> |   -0.620(R)|      FAST  |    4.117(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<12> |   -0.933(R)|      FAST  |    5.357(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<13> |    0.100(R)|      FAST  |    3.984(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<14> |   -1.406(R)|      FAST  |    5.287(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<15> |   -0.356(R)|      FAST  |    5.150(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<16> |   -0.381(R)|      FAST  |    6.263(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<17> |   -0.235(R)|      FAST  |    6.080(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<18> |   -0.080(R)|      FAST  |    6.520(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<19> |   -1.033(R)|      FAST  |    6.335(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<20> |   -1.561(R)|      FAST  |    5.383(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<21> |   -1.404(R)|      FAST  |    5.206(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<22> |   -1.574(R)|      FAST  |    5.256(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<23> |   -1.141(R)|      FAST  |    5.157(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<24> |    0.534(R)|      SLOW  |    3.701(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<25> |    0.007(R)|      FAST  |    4.313(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<26> |    0.277(R)|      FAST  |    4.176(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<27> |    0.130(R)|      FAST  |    4.475(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<28> |   -0.288(R)|      FAST  |    4.733(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<29> |   -0.029(R)|      FAST  |    4.232(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<30> |   -0.118(R)|      FAST  |    4.179(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<31> |   -1.087(R)|      FAST  |    5.740(R)|      SLOW  |CLK_BUFG          |   0.000|
-------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock SW<25>
-------------+------------+------------+------------+------------+------------------+--------+
             |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source       | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
-------------+------------+------------+------------+------------+------------------+--------+
FlashData<0> |    2.291(R)|      SLOW  |    2.484(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<1> |    0.739(R)|      SLOW  |    3.232(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<2> |   -0.130(R)|      FAST  |    4.007(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<3> |    1.317(R)|      SLOW  |    2.848(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<4> |    2.682(R)|      SLOW  |    1.314(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<5> |    1.076(R)|      SLOW  |    3.485(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<6> |    0.935(R)|      SLOW  |    3.461(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<7> |    3.143(R)|      SLOW  |    3.251(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<8> |    2.116(R)|      SLOW  |    3.595(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<9> |    2.823(R)|      SLOW  |    2.400(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<10>|    3.746(R)|      SLOW  |    1.891(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<11>|    4.123(R)|      SLOW  |    1.175(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<12>|    1.944(R)|      SLOW  |    3.134(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<13>|    2.040(R)|      SLOW  |    2.808(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<14>|    1.680(R)|      SLOW  |    3.304(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<15>|    1.801(R)|      SLOW  |    2.860(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<0>  |   -0.967(R)|      FAST  |    4.828(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<1>  |   -0.196(R)|      FAST  |    5.506(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<2>  |    0.214(R)|      FAST  |    5.280(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<3>  |    0.746(R)|      FAST  |    2.683(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<4>  |    1.195(R)|      SLOW  |    4.284(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<5>  |   -0.438(R)|      FAST  |    6.122(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<6>  |   -0.062(R)|      FAST  |    4.866(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<7>  |   -0.305(R)|      FAST  |    3.769(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<8>  |    0.186(R)|      FAST  |    4.245(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<9>  |   -0.898(R)|      FAST  |    4.300(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<10> |   -0.575(R)|      FAST  |    3.892(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<11> |   -0.856(R)|      FAST  |    3.981(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<12> |   -0.031(R)|      FAST  |    4.700(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<13> |    0.068(R)|      FAST  |    4.011(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<14> |    0.222(R)|      FAST  |    3.982(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<15> |   -0.111(R)|      FAST  |    3.955(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<16> |   -0.243(R)|      FAST  |    5.083(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<17> |    0.450(R)|      FAST  |    4.833(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<18> |   -0.308(R)|      FAST  |    5.949(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<19> |   -0.599(R)|      FAST  |    4.277(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<20> |   -1.341(R)|      FAST  |    5.884(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<21> |   -1.513(R)|      FAST  |    5.542(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<22> |   -0.977(R)|      FAST  |    5.784(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<23> |   -1.307(R)|      FAST  |    4.018(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<24> |    1.172(R)|      SLOW  |    4.593(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<25> |    0.371(R)|      FAST  |    4.172(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<26> |    0.597(R)|      FAST  |    4.820(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<27> |    0.322(R)|      FAST  |    4.515(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<28> |   -0.294(R)|      FAST  |    4.785(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<29> |   -0.103(R)|      FAST  |    4.082(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<30> |   -0.145(R)|      FAST  |    5.015(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<31> |   -1.182(R)|      FAST  |    4.925(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<0>  |    0.384(R)|      FAST  |    4.641(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<1>  |    1.066(R)|      SLOW  |    4.214(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<2>  |    1.224(R)|      SLOW  |    4.289(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<3>  |    2.083(R)|      SLOW  |    4.475(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<4>  |    2.329(R)|      SLOW  |    4.291(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<5>  |    0.980(R)|      SLOW  |    4.353(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<6>  |    0.615(R)|      FAST  |    4.571(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<7>  |   -0.168(R)|      FAST  |    4.705(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<8>  |   -1.024(R)|      FAST  |    5.898(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<9>  |   -1.712(R)|      FAST  |    6.122(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<10> |   -1.411(R)|      FAST  |    4.729(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<11> |   -0.910(R)|      FAST  |    4.727(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<12> |   -1.223(R)|      FAST  |    5.967(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<13> |   -0.190(R)|      FAST  |    4.594(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<14> |   -1.696(R)|      FAST  |    5.897(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<15> |   -0.646(R)|      FAST  |    5.760(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<16> |   -0.671(R)|      FAST  |    6.873(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<17> |   -0.525(R)|      FAST  |    6.690(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<18> |   -0.370(R)|      FAST  |    7.130(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<19> |   -1.323(R)|      FAST  |    6.945(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<20> |   -1.851(R)|      FAST  |    5.993(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<21> |   -1.694(R)|      FAST  |    5.816(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<22> |   -1.864(R)|      FAST  |    5.866(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<23> |   -1.431(R)|      FAST  |    5.767(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<24> |    0.132(R)|      FAST  |    4.311(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<25> |   -0.283(R)|      FAST  |    4.923(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<26> |   -0.013(R)|      FAST  |    4.786(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<27> |   -0.160(R)|      FAST  |    5.085(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<28> |   -0.578(R)|      FAST  |    5.343(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<29> |   -0.319(R)|      FAST  |    4.842(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<30> |   -0.408(R)|      FAST  |    4.789(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<31> |   -1.377(R)|      FAST  |    6.350(R)|      SLOW  |CLK_BUFG          |   0.000|
-------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock SW<26>
-------------+------------+------------+------------+------------+------------------+--------+
             |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source       | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
-------------+------------+------------+------------+------------+------------------+--------+
FlashData<0> |    2.378(R)|      SLOW  |    2.390(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<1> |    0.826(R)|      SLOW  |    3.138(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<2> |   -0.102(R)|      FAST  |    3.913(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<3> |    1.404(R)|      SLOW  |    2.754(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<4> |    2.769(R)|      SLOW  |    1.220(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<5> |    1.163(R)|      SLOW  |    3.391(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<6> |    1.022(R)|      SLOW  |    3.367(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<7> |    3.230(R)|      SLOW  |    3.157(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<8> |    2.203(R)|      SLOW  |    3.501(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<9> |    2.910(R)|      SLOW  |    2.306(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<10>|    3.833(R)|      SLOW  |    1.797(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<11>|    4.210(R)|      SLOW  |    1.081(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<12>|    2.031(R)|      SLOW  |    3.040(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<13>|    2.127(R)|      SLOW  |    2.714(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<14>|    1.767(R)|      SLOW  |    3.210(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<15>|    1.888(R)|      SLOW  |    2.766(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<0>  |   -0.939(R)|      FAST  |    4.734(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<1>  |   -0.168(R)|      FAST  |    5.412(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<2>  |    0.242(R)|      FAST  |    5.186(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<3>  |    0.774(R)|      FAST  |    2.589(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<4>  |    1.282(R)|      SLOW  |    4.190(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<5>  |   -0.410(R)|      FAST  |    6.028(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<6>  |   -0.034(R)|      FAST  |    4.772(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<7>  |   -0.277(R)|      FAST  |    3.675(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<8>  |    0.214(R)|      FAST  |    4.151(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<9>  |   -0.870(R)|      FAST  |    4.206(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<10> |   -0.547(R)|      FAST  |    3.798(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<11> |   -0.828(R)|      FAST  |    3.887(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<12> |   -0.003(R)|      FAST  |    4.606(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<13> |    0.096(R)|      FAST  |    3.917(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<14> |    0.250(R)|      FAST  |    3.888(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<15> |   -0.083(R)|      FAST  |    3.861(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<16> |   -0.215(R)|      FAST  |    4.989(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<17> |    0.478(R)|      FAST  |    4.739(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<18> |   -0.280(R)|      FAST  |    5.855(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<19> |   -0.571(R)|      FAST  |    4.183(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<20> |   -1.313(R)|      FAST  |    5.790(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<21> |   -1.485(R)|      FAST  |    5.448(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<22> |   -0.949(R)|      FAST  |    5.690(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<23> |   -1.279(R)|      FAST  |    3.924(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<24> |    1.259(R)|      SLOW  |    4.499(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<25> |    0.399(R)|      FAST  |    4.078(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<26> |    0.625(R)|      FAST  |    4.726(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<27> |    0.350(R)|      FAST  |    4.421(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<28> |   -0.266(R)|      FAST  |    4.691(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<29> |   -0.075(R)|      FAST  |    3.988(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<30> |   -0.117(R)|      FAST  |    4.921(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<31> |   -1.154(R)|      FAST  |    4.831(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<0>  |    0.412(R)|      FAST  |    4.547(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<1>  |    1.153(R)|      SLOW  |    4.120(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<2>  |    1.311(R)|      SLOW  |    4.195(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<3>  |    2.170(R)|      SLOW  |    4.381(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<4>  |    2.416(R)|      SLOW  |    4.197(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<5>  |    1.067(R)|      SLOW  |    4.259(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<6>  |    0.643(R)|      FAST  |    4.477(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<7>  |   -0.140(R)|      FAST  |    4.611(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<8>  |   -0.996(R)|      FAST  |    5.804(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<9>  |   -1.684(R)|      FAST  |    6.028(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<10> |   -1.383(R)|      FAST  |    4.635(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<11> |   -0.882(R)|      FAST  |    4.633(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<12> |   -1.195(R)|      FAST  |    5.873(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<13> |   -0.162(R)|      FAST  |    4.500(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<14> |   -1.668(R)|      FAST  |    5.803(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<15> |   -0.618(R)|      FAST  |    5.666(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<16> |   -0.643(R)|      FAST  |    6.779(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<17> |   -0.497(R)|      FAST  |    6.596(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<18> |   -0.342(R)|      FAST  |    7.036(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<19> |   -1.295(R)|      FAST  |    6.851(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<20> |   -1.823(R)|      FAST  |    5.899(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<21> |   -1.666(R)|      FAST  |    5.722(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<22> |   -1.836(R)|      FAST  |    5.772(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<23> |   -1.403(R)|      FAST  |    5.673(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<24> |    0.160(R)|      FAST  |    4.217(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<25> |   -0.255(R)|      FAST  |    4.829(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<26> |    0.015(R)|      FAST  |    4.692(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<27> |   -0.132(R)|      FAST  |    4.991(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<28> |   -0.550(R)|      FAST  |    5.249(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<29> |   -0.291(R)|      FAST  |    4.748(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<30> |   -0.380(R)|      FAST  |    4.695(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<31> |   -1.349(R)|      FAST  |    6.256(R)|      SLOW  |CLK_BUFG          |   0.000|
-------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock SW<27>
-------------+------------+------------+------------+------------+------------------+--------+
             |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source       | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
-------------+------------+------------+------------+------------+------------------+--------+
FlashData<0> |    2.112(R)|      SLOW  |    2.670(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<1> |    0.560(R)|      SLOW  |    3.418(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<2> |   -0.349(R)|      FAST  |    4.193(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<3> |    1.138(R)|      SLOW  |    3.034(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<4> |    2.503(R)|      SLOW  |    1.500(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<5> |    0.897(R)|      SLOW  |    3.671(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<6> |    0.756(R)|      SLOW  |    3.647(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<7> |    2.964(R)|      SLOW  |    3.437(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<8> |    1.937(R)|      SLOW  |    3.781(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<9> |    2.644(R)|      SLOW  |    2.586(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<10>|    3.567(R)|      SLOW  |    2.077(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<11>|    3.944(R)|      SLOW  |    1.361(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<12>|    1.765(R)|      SLOW  |    3.320(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<13>|    1.861(R)|      SLOW  |    2.994(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<14>|    1.501(R)|      SLOW  |    3.490(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<15>|    1.622(R)|      SLOW  |    3.046(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<0>  |   -1.186(R)|      FAST  |    5.014(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<1>  |   -0.415(R)|      FAST  |    5.692(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<2>  |   -0.005(R)|      FAST  |    5.466(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<3>  |    0.527(R)|      FAST  |    2.869(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<4>  |    1.016(R)|      SLOW  |    4.470(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<5>  |   -0.657(R)|      FAST  |    6.308(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<6>  |   -0.281(R)|      FAST  |    5.052(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<7>  |   -0.524(R)|      FAST  |    3.955(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<8>  |   -0.033(R)|      FAST  |    4.431(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<9>  |   -1.117(R)|      FAST  |    4.486(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<10> |   -0.794(R)|      FAST  |    4.078(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<11> |   -1.075(R)|      FAST  |    4.167(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<12> |   -0.250(R)|      FAST  |    4.886(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<13> |   -0.151(R)|      FAST  |    4.197(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<14> |    0.003(R)|      FAST  |    4.168(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<15> |   -0.330(R)|      FAST  |    4.141(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<16> |   -0.462(R)|      FAST  |    5.269(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<17> |    0.231(R)|      FAST  |    5.019(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<18> |   -0.527(R)|      FAST  |    6.135(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<19> |   -0.818(R)|      FAST  |    4.463(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<20> |   -1.560(R)|      FAST  |    6.070(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<21> |   -1.732(R)|      FAST  |    5.728(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<22> |   -1.196(R)|      FAST  |    5.970(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<23> |   -1.526(R)|      FAST  |    4.204(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<24> |    0.993(R)|      SLOW  |    4.779(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<25> |    0.152(R)|      FAST  |    4.358(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<26> |    0.378(R)|      FAST  |    5.006(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<27> |    0.103(R)|      FAST  |    4.701(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<28> |   -0.513(R)|      FAST  |    4.971(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<29> |   -0.322(R)|      FAST  |    4.268(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<30> |   -0.364(R)|      FAST  |    5.201(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<31> |   -1.401(R)|      FAST  |    5.111(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<0>  |    0.165(R)|      FAST  |    4.827(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<1>  |    0.887(R)|      SLOW  |    4.400(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<2>  |    1.045(R)|      SLOW  |    4.475(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<3>  |    1.904(R)|      SLOW  |    4.661(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<4>  |    2.150(R)|      SLOW  |    4.477(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<5>  |    0.801(R)|      SLOW  |    4.539(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<6>  |    0.396(R)|      FAST  |    4.757(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<7>  |   -0.387(R)|      FAST  |    4.891(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<8>  |   -1.243(R)|      FAST  |    6.084(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<9>  |   -1.931(R)|      FAST  |    6.308(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<10> |   -1.630(R)|      FAST  |    4.915(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<11> |   -1.129(R)|      FAST  |    4.913(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<12> |   -1.442(R)|      FAST  |    6.153(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<13> |   -0.409(R)|      FAST  |    4.780(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<14> |   -1.915(R)|      FAST  |    6.083(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<15> |   -0.865(R)|      FAST  |    5.946(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<16> |   -0.890(R)|      FAST  |    7.059(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<17> |   -0.744(R)|      FAST  |    6.876(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<18> |   -0.589(R)|      FAST  |    7.316(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<19> |   -1.542(R)|      FAST  |    7.131(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<20> |   -2.070(R)|      FAST  |    6.179(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<21> |   -1.913(R)|      FAST  |    6.002(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<22> |   -2.083(R)|      FAST  |    6.052(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<23> |   -1.650(R)|      FAST  |    5.953(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<24> |   -0.087(R)|      FAST  |    4.497(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<25> |   -0.502(R)|      FAST  |    5.109(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<26> |   -0.232(R)|      FAST  |    4.972(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<27> |   -0.379(R)|      FAST  |    5.271(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<28> |   -0.797(R)|      FAST  |    5.529(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<29> |   -0.538(R)|      FAST  |    5.028(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<30> |   -0.627(R)|      FAST  |    4.975(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<31> |   -1.596(R)|      FAST  |    6.536(R)|      SLOW  |CLK_BUFG          |   0.000|
-------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock SW<28>
-------------+------------+------------+------------+------------+------------------+--------+
             |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source       | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
-------------+------------+------------+------------+------------+------------------+--------+
FlashData<0> |    2.242(R)|      SLOW  |    2.540(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<1> |    0.690(R)|      SLOW  |    3.288(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<2> |   -0.171(R)|      FAST  |    4.063(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<3> |    1.268(R)|      SLOW  |    2.904(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<4> |    2.633(R)|      SLOW  |    1.370(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<5> |    1.027(R)|      SLOW  |    3.541(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<6> |    0.886(R)|      SLOW  |    3.517(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<7> |    3.094(R)|      SLOW  |    3.307(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<8> |    2.067(R)|      SLOW  |    3.651(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<9> |    2.774(R)|      SLOW  |    2.456(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<10>|    3.697(R)|      SLOW  |    1.947(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<11>|    4.074(R)|      SLOW  |    1.231(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<12>|    1.895(R)|      SLOW  |    3.190(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<13>|    1.991(R)|      SLOW  |    2.864(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<14>|    1.631(R)|      SLOW  |    3.360(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<15>|    1.752(R)|      SLOW  |    2.916(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<0>  |   -1.008(R)|      FAST  |    4.884(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<1>  |   -0.237(R)|      FAST  |    5.562(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<2>  |    0.173(R)|      FAST  |    5.336(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<3>  |    0.705(R)|      FAST  |    2.739(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<4>  |    1.146(R)|      SLOW  |    4.340(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<5>  |   -0.479(R)|      FAST  |    6.178(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<6>  |   -0.103(R)|      FAST  |    4.922(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<7>  |   -0.346(R)|      FAST  |    3.825(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<8>  |    0.145(R)|      FAST  |    4.301(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<9>  |   -0.939(R)|      FAST  |    4.356(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<10> |   -0.616(R)|      FAST  |    3.948(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<11> |   -0.897(R)|      FAST  |    4.037(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<12> |   -0.072(R)|      FAST  |    4.756(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<13> |    0.027(R)|      FAST  |    4.067(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<14> |    0.181(R)|      FAST  |    4.038(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<15> |   -0.152(R)|      FAST  |    4.011(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<16> |   -0.284(R)|      FAST  |    5.139(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<17> |    0.409(R)|      FAST  |    4.889(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<18> |   -0.349(R)|      FAST  |    6.005(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<19> |   -0.640(R)|      FAST  |    4.333(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<20> |   -1.382(R)|      FAST  |    5.940(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<21> |   -1.554(R)|      FAST  |    5.598(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<22> |   -1.018(R)|      FAST  |    5.840(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<23> |   -1.348(R)|      FAST  |    4.074(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<24> |    1.123(R)|      SLOW  |    4.649(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<25> |    0.330(R)|      FAST  |    4.228(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<26> |    0.556(R)|      FAST  |    4.876(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<27> |    0.281(R)|      FAST  |    4.571(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<28> |   -0.335(R)|      FAST  |    4.841(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<29> |   -0.144(R)|      FAST  |    4.138(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<30> |   -0.186(R)|      FAST  |    5.071(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<31> |   -1.223(R)|      FAST  |    4.981(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<0>  |    0.343(R)|      FAST  |    4.697(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<1>  |    1.017(R)|      SLOW  |    4.270(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<2>  |    1.175(R)|      SLOW  |    4.345(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<3>  |    2.034(R)|      SLOW  |    4.531(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<4>  |    2.280(R)|      SLOW  |    4.347(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<5>  |    0.931(R)|      SLOW  |    4.409(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<6>  |    0.574(R)|      FAST  |    4.627(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<7>  |   -0.209(R)|      FAST  |    4.761(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<8>  |   -1.065(R)|      FAST  |    5.954(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<9>  |   -1.753(R)|      FAST  |    6.178(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<10> |   -1.452(R)|      FAST  |    4.785(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<11> |   -0.951(R)|      FAST  |    4.783(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<12> |   -1.264(R)|      FAST  |    6.023(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<13> |   -0.231(R)|      FAST  |    4.650(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<14> |   -1.737(R)|      FAST  |    5.953(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<15> |   -0.687(R)|      FAST  |    5.816(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<16> |   -0.712(R)|      FAST  |    6.929(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<17> |   -0.566(R)|      FAST  |    6.746(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<18> |   -0.411(R)|      FAST  |    7.186(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<19> |   -1.364(R)|      FAST  |    7.001(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<20> |   -1.892(R)|      FAST  |    6.049(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<21> |   -1.735(R)|      FAST  |    5.872(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<22> |   -1.905(R)|      FAST  |    5.922(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<23> |   -1.472(R)|      FAST  |    5.823(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<24> |    0.091(R)|      FAST  |    4.367(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<25> |   -0.324(R)|      FAST  |    4.979(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<26> |   -0.054(R)|      FAST  |    4.842(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<27> |   -0.201(R)|      FAST  |    5.141(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<28> |   -0.619(R)|      FAST  |    5.399(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<29> |   -0.360(R)|      FAST  |    4.898(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<30> |   -0.449(R)|      FAST  |    4.845(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<31> |   -1.418(R)|      FAST  |    6.406(R)|      SLOW  |CLK_BUFG          |   0.000|
-------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock SW<29>
-------------+------------+------------+------------+------------+------------------+--------+
             |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source       | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
-------------+------------+------------+------------+------------+------------------+--------+
FlashData<0> |    1.377(R)|      SLOW  |    3.458(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<1> |    0.041(R)|      FAST  |    4.206(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<2> |   -0.738(R)|      FAST  |    4.981(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<3> |    0.435(R)|      FAST  |    3.822(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<4> |    1.768(R)|      SLOW  |    2.288(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<5> |    0.334(R)|      FAST  |    4.459(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<6> |    0.262(R)|      FAST  |    4.435(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<7> |    2.229(R)|      SLOW  |    4.225(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<8> |    1.202(R)|      SLOW  |    4.569(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<9> |    1.909(R)|      SLOW  |    3.374(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<10>|    2.832(R)|      SLOW  |    2.865(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<11>|    3.209(R)|      SLOW  |    2.149(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<12>|    1.030(R)|      SLOW  |    4.108(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<13>|    1.126(R)|      SLOW  |    3.782(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<14>|    0.766(R)|      SLOW  |    4.278(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<15>|    0.887(R)|      SLOW  |    3.834(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<0>  |   -1.575(R)|      FAST  |    5.802(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<1>  |   -0.804(R)|      FAST  |    6.480(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<2>  |   -0.394(R)|      FAST  |    6.254(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<3>  |    0.138(R)|      FAST  |    3.657(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<4>  |    0.499(R)|      FAST  |    5.258(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<5>  |   -1.046(R)|      FAST  |    7.096(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<6>  |   -0.670(R)|      FAST  |    5.840(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<7>  |   -0.913(R)|      FAST  |    4.743(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<8>  |   -0.422(R)|      FAST  |    5.219(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<9>  |   -1.506(R)|      FAST  |    5.274(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<10> |   -1.183(R)|      FAST  |    4.866(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<11> |   -1.464(R)|      FAST  |    4.955(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<12> |   -0.639(R)|      FAST  |    5.674(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<13> |   -0.540(R)|      FAST  |    4.985(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<14> |   -0.386(R)|      FAST  |    4.956(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<15> |   -0.719(R)|      FAST  |    4.929(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<16> |   -0.851(R)|      FAST  |    6.057(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<17> |   -0.158(R)|      FAST  |    5.807(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<18> |   -0.916(R)|      FAST  |    6.923(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<19> |   -1.207(R)|      FAST  |    5.251(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<20> |   -1.949(R)|      FAST  |    6.858(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<21> |   -2.121(R)|      FAST  |    6.516(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<22> |   -1.585(R)|      FAST  |    6.758(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<23> |   -1.915(R)|      FAST  |    4.992(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<24> |    0.417(R)|      FAST  |    5.567(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<25> |   -0.237(R)|      FAST  |    5.146(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<26> |   -0.011(R)|      FAST  |    5.794(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<27> |   -0.286(R)|      FAST  |    5.489(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<28> |   -0.902(R)|      FAST  |    5.759(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<29> |   -0.711(R)|      FAST  |    5.056(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<30> |   -0.753(R)|      FAST  |    5.989(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<31> |   -1.790(R)|      FAST  |    5.899(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<0>  |   -0.224(R)|      FAST  |    5.615(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<1>  |    0.241(R)|      FAST  |    5.188(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<2>  |    0.451(R)|      FAST  |    5.263(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<3>  |    1.169(R)|      SLOW  |    5.449(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<4>  |    1.415(R)|      SLOW  |    5.265(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<5>  |    0.318(R)|      FAST  |    5.327(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<6>  |    0.007(R)|      FAST  |    5.545(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<7>  |   -0.776(R)|      FAST  |    5.679(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<8>  |   -1.632(R)|      FAST  |    6.872(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<9>  |   -2.320(R)|      FAST  |    7.096(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<10> |   -2.019(R)|      FAST  |    5.703(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<11> |   -1.518(R)|      FAST  |    5.701(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<12> |   -1.831(R)|      FAST  |    6.941(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<13> |   -0.798(R)|      FAST  |    5.568(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<14> |   -2.304(R)|      FAST  |    6.871(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<15> |   -1.254(R)|      FAST  |    6.734(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<16> |   -1.279(R)|      FAST  |    7.847(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<17> |   -1.133(R)|      FAST  |    7.664(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<18> |   -0.978(R)|      FAST  |    8.104(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<19> |   -1.931(R)|      FAST  |    7.919(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<20> |   -2.459(R)|      FAST  |    6.967(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<21> |   -2.302(R)|      FAST  |    6.790(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<22> |   -2.472(R)|      FAST  |    6.840(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<23> |   -2.039(R)|      FAST  |    6.741(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<24> |   -0.476(R)|      FAST  |    5.285(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<25> |   -0.891(R)|      FAST  |    5.897(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<26> |   -0.621(R)|      FAST  |    5.760(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<27> |   -0.768(R)|      FAST  |    6.059(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<28> |   -1.186(R)|      FAST  |    6.317(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<29> |   -0.927(R)|      FAST  |    5.816(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<30> |   -1.016(R)|      FAST  |    5.763(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<31> |   -1.985(R)|      FAST  |    7.324(R)|      SLOW  |CLK_BUFG          |   0.000|
-------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock SW<30>
-------------+------------+------------+------------+------------+------------------+--------+
             |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source       | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
-------------+------------+------------+------------+------------+------------------+--------+
FlashData<0> |    2.109(R)|      SLOW  |    2.685(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<1> |    0.557(R)|      SLOW  |    3.433(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<2> |   -0.304(R)|      FAST  |    4.208(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<3> |    1.135(R)|      SLOW  |    3.049(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<4> |    2.500(R)|      SLOW  |    1.515(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<5> |    0.894(R)|      SLOW  |    3.686(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<6> |    0.753(R)|      SLOW  |    3.662(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<7> |    2.961(R)|      SLOW  |    3.452(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<8> |    1.934(R)|      SLOW  |    3.796(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<9> |    2.641(R)|      SLOW  |    2.601(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<10>|    3.564(R)|      SLOW  |    2.092(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<11>|    3.941(R)|      SLOW  |    1.376(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<12>|    1.762(R)|      SLOW  |    3.335(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<13>|    1.858(R)|      SLOW  |    3.009(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<14>|    1.498(R)|      SLOW  |    3.505(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<15>|    1.619(R)|      SLOW  |    3.061(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<0>  |   -1.141(R)|      FAST  |    5.029(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<1>  |   -0.370(R)|      FAST  |    5.707(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<2>  |    0.040(R)|      FAST  |    5.481(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<3>  |    0.572(R)|      FAST  |    2.884(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<4>  |    1.013(R)|      SLOW  |    4.485(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<5>  |   -0.612(R)|      FAST  |    6.323(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<6>  |   -0.236(R)|      FAST  |    5.067(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<7>  |   -0.479(R)|      FAST  |    3.970(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<8>  |    0.012(R)|      FAST  |    4.446(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<9>  |   -1.072(R)|      FAST  |    4.501(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<10> |   -0.749(R)|      FAST  |    4.093(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<11> |   -1.030(R)|      FAST  |    4.182(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<12> |   -0.205(R)|      FAST  |    4.901(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<13> |   -0.106(R)|      FAST  |    4.212(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<14> |    0.048(R)|      FAST  |    4.183(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<15> |   -0.285(R)|      FAST  |    4.156(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<16> |   -0.417(R)|      FAST  |    5.284(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<17> |    0.276(R)|      FAST  |    5.034(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<18> |   -0.482(R)|      FAST  |    6.150(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<19> |   -0.773(R)|      FAST  |    4.478(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<20> |   -1.515(R)|      FAST  |    6.085(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<21> |   -1.687(R)|      FAST  |    5.743(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<22> |   -1.151(R)|      FAST  |    5.985(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<23> |   -1.481(R)|      FAST  |    4.219(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<24> |    0.990(R)|      SLOW  |    4.794(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<25> |    0.197(R)|      FAST  |    4.373(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<26> |    0.423(R)|      FAST  |    5.021(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<27> |    0.148(R)|      FAST  |    4.716(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<28> |   -0.468(R)|      FAST  |    4.986(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<29> |   -0.277(R)|      FAST  |    4.283(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<30> |   -0.319(R)|      FAST  |    5.216(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<31> |   -1.356(R)|      FAST  |    5.126(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<0>  |    0.210(R)|      FAST  |    4.842(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<1>  |    0.884(R)|      SLOW  |    4.415(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<2>  |    1.042(R)|      SLOW  |    4.490(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<3>  |    1.901(R)|      SLOW  |    4.676(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<4>  |    2.147(R)|      SLOW  |    4.492(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<5>  |    0.798(R)|      SLOW  |    4.554(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<6>  |    0.441(R)|      FAST  |    4.772(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<7>  |   -0.342(R)|      FAST  |    4.906(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<8>  |   -1.198(R)|      FAST  |    6.099(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<9>  |   -1.886(R)|      FAST  |    6.323(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<10> |   -1.585(R)|      FAST  |    4.930(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<11> |   -1.084(R)|      FAST  |    4.928(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<12> |   -1.397(R)|      FAST  |    6.168(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<13> |   -0.364(R)|      FAST  |    4.795(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<14> |   -1.870(R)|      FAST  |    6.098(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<15> |   -0.820(R)|      FAST  |    5.961(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<16> |   -0.845(R)|      FAST  |    7.074(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<17> |   -0.699(R)|      FAST  |    6.891(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<18> |   -0.544(R)|      FAST  |    7.331(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<19> |   -1.497(R)|      FAST  |    7.146(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<20> |   -2.025(R)|      FAST  |    6.194(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<21> |   -1.868(R)|      FAST  |    6.017(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<22> |   -2.038(R)|      FAST  |    6.067(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<23> |   -1.605(R)|      FAST  |    5.968(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<24> |   -0.042(R)|      FAST  |    4.512(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<25> |   -0.457(R)|      FAST  |    5.124(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<26> |   -0.187(R)|      FAST  |    4.987(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<27> |   -0.334(R)|      FAST  |    5.286(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<28> |   -0.752(R)|      FAST  |    5.544(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<29> |   -0.493(R)|      FAST  |    5.043(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<30> |   -0.582(R)|      FAST  |    4.990(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<31> |   -1.551(R)|      FAST  |    6.551(R)|      SLOW  |CLK_BUFG          |   0.000|
-------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock SW<31>
-------------+------------+------------+------------+------------+------------------+--------+
             |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source       | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
-------------+------------+------------+------------+------------+------------------+--------+
FlashData<0> |    2.302(R)|      SLOW  |    2.478(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<1> |    0.750(R)|      SLOW  |    3.226(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<2> |   -0.168(R)|      FAST  |    4.001(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<3> |    1.328(R)|      SLOW  |    2.842(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<4> |    2.693(R)|      SLOW  |    1.308(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<5> |    1.087(R)|      SLOW  |    3.479(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<6> |    0.946(R)|      SLOW  |    3.455(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<7> |    3.154(R)|      SLOW  |    3.245(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<8> |    2.127(R)|      SLOW  |    3.589(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<9> |    2.834(R)|      SLOW  |    2.394(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<10>|    3.757(R)|      SLOW  |    1.885(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<11>|    4.134(R)|      SLOW  |    1.169(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<12>|    1.955(R)|      SLOW  |    3.128(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<13>|    2.051(R)|      SLOW  |    2.802(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<14>|    1.691(R)|      SLOW  |    3.298(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<15>|    1.812(R)|      SLOW  |    2.854(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<0>  |   -1.005(R)|      FAST  |    4.822(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<1>  |   -0.234(R)|      FAST  |    5.500(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<2>  |    0.176(R)|      FAST  |    5.274(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<3>  |    0.708(R)|      FAST  |    2.677(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<4>  |    1.206(R)|      SLOW  |    4.278(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<5>  |   -0.476(R)|      FAST  |    6.116(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<6>  |   -0.100(R)|      FAST  |    4.860(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<7>  |   -0.343(R)|      FAST  |    3.763(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<8>  |    0.148(R)|      FAST  |    4.239(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<9>  |   -0.936(R)|      FAST  |    4.294(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<10> |   -0.613(R)|      FAST  |    3.886(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<11> |   -0.894(R)|      FAST  |    3.975(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<12> |   -0.069(R)|      FAST  |    4.694(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<13> |    0.030(R)|      FAST  |    4.005(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<14> |    0.184(R)|      FAST  |    3.976(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<15> |   -0.149(R)|      FAST  |    3.949(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<16> |   -0.281(R)|      FAST  |    5.077(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<17> |    0.412(R)|      FAST  |    4.827(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<18> |   -0.346(R)|      FAST  |    5.943(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<19> |   -0.637(R)|      FAST  |    4.271(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<20> |   -1.379(R)|      FAST  |    5.878(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<21> |   -1.551(R)|      FAST  |    5.536(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<22> |   -1.015(R)|      FAST  |    5.778(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<23> |   -1.345(R)|      FAST  |    4.012(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<24> |    1.183(R)|      SLOW  |    4.587(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<25> |    0.333(R)|      FAST  |    4.166(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<26> |    0.559(R)|      FAST  |    4.814(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<27> |    0.284(R)|      FAST  |    4.509(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<28> |   -0.332(R)|      FAST  |    4.779(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<29> |   -0.141(R)|      FAST  |    4.076(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<30> |   -0.183(R)|      FAST  |    5.009(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<31> |   -1.220(R)|      FAST  |    4.919(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<0>  |    0.346(R)|      FAST  |    4.635(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<1>  |    1.077(R)|      SLOW  |    4.208(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<2>  |    1.235(R)|      SLOW  |    4.283(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<3>  |    2.094(R)|      SLOW  |    4.469(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<4>  |    2.340(R)|      SLOW  |    4.285(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<5>  |    0.991(R)|      SLOW  |    4.347(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<6>  |    0.577(R)|      FAST  |    4.565(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<7>  |   -0.206(R)|      FAST  |    4.699(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<8>  |   -1.062(R)|      FAST  |    5.892(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<9>  |   -1.750(R)|      FAST  |    6.116(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<10> |   -1.449(R)|      FAST  |    4.723(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<11> |   -0.948(R)|      FAST  |    4.721(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<12> |   -1.261(R)|      FAST  |    5.961(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<13> |   -0.228(R)|      FAST  |    4.588(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<14> |   -1.734(R)|      FAST  |    5.891(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<15> |   -0.684(R)|      FAST  |    5.754(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<16> |   -0.709(R)|      FAST  |    6.867(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<17> |   -0.563(R)|      FAST  |    6.684(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<18> |   -0.408(R)|      FAST  |    7.124(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<19> |   -1.361(R)|      FAST  |    6.939(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<20> |   -1.889(R)|      FAST  |    5.987(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<21> |   -1.732(R)|      FAST  |    5.810(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<22> |   -1.902(R)|      FAST  |    5.860(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<23> |   -1.469(R)|      FAST  |    5.761(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<24> |    0.094(R)|      FAST  |    4.305(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<25> |   -0.321(R)|      FAST  |    4.917(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<26> |   -0.051(R)|      FAST  |    4.780(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<27> |   -0.198(R)|      FAST  |    5.079(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<28> |   -0.616(R)|      FAST  |    5.337(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<29> |   -0.357(R)|      FAST  |    4.836(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<30> |   -0.446(R)|      FAST  |    4.783(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<31> |   -1.415(R)|      FAST  |    6.344(R)|      SLOW  |CLK_BUFG          |   0.000|
-------------+------------+------------+------------+------------+------------------+--------+

Clock CLK50 to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
clk_25      |         7.095(R)|      SLOW  |         3.690(R)|      FAST  |CLK50_IBUF_BUFG   |   0.000|
video<0>    |        22.429(R)|      SLOW  |        10.236(R)|      FAST  |CLK50_IBUF        |   0.000|
            |        13.819(R)|      SLOW  |         7.711(R)|      FAST  |CLK50_IBUF_BUFG   |   0.000|
video<1>    |        24.300(R)|      SLOW  |        11.330(R)|      FAST  |CLK50_IBUF        |   0.000|
            |        15.690(R)|      SLOW  |         8.805(R)|      FAST  |CLK50_IBUF_BUFG   |   0.000|
video<2>    |        22.807(R)|      SLOW  |        10.448(R)|      FAST  |CLK50_IBUF        |   0.000|
            |        14.197(R)|      SLOW  |         7.923(R)|      FAST  |CLK50_IBUF_BUFG   |   0.000|
video<3>    |        22.952(R)|      SLOW  |        11.416(R)|      FAST  |CLK50_IBUF        |   0.000|
            |        15.389(R)|      SLOW  |         8.537(R)|      FAST  |CLK50_IBUF_BUFG   |   0.000|
video<4>    |        21.201(R)|      SLOW  |        10.378(R)|      FAST  |CLK50_IBUF        |   0.000|
            |        13.638(R)|      SLOW  |         7.499(R)|      FAST  |CLK50_IBUF_BUFG   |   0.000|
video<5>    |        21.193(R)|      SLOW  |        10.370(R)|      FAST  |CLK50_IBUF        |   0.000|
            |        13.630(R)|      SLOW  |         7.491(R)|      FAST  |CLK50_IBUF_BUFG   |   0.000|
video<6>    |        21.195(R)|      SLOW  |        10.301(R)|      FAST  |CLK50_IBUF        |   0.000|
            |        13.502(R)|      SLOW  |         7.559(R)|      FAST  |CLK50_IBUF_BUFG   |   0.000|
video<7>    |        20.588(R)|      SLOW  |         9.922(R)|      FAST  |CLK50_IBUF        |   0.000|
            |        12.895(R)|      SLOW  |         7.180(R)|      FAST  |CLK50_IBUF_BUFG   |   0.000|
video<8>    |        19.588(R)|      SLOW  |         9.330(R)|      FAST  |CLK50_IBUF        |   0.000|
            |        11.895(R)|      SLOW  |         6.588(R)|      FAST  |CLK50_IBUF_BUFG   |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock CLKh to Pad
-------------+-----------------+------------+-----------------+------------+------------------+--------+
             |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination  |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
-------------+-----------------+------------+-----------------+------------+------------------+--------+
DYP1<0>      |        19.385(R)|      SLOW  |        11.061(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<1>      |        19.993(R)|      SLOW  |        11.223(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<2>      |        20.100(R)|      SLOW  |        11.271(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<3>      |        20.268(R)|      SLOW  |        11.418(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<4>      |        19.599(R)|      SLOW  |        11.206(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<5>      |        20.241(R)|      SLOW  |        11.357(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<6>      |        20.067(R)|      SLOW  |        11.246(R)|      FAST  |CLK_BUFG          |   0.000|
DYP2<2>      |        20.478(R)|      SLOW  |        12.213(R)|      FAST  |CLK_BUFG          |   0.000|
DYP2<3>      |        20.526(R)|      SLOW  |        12.266(R)|      FAST  |CLK_BUFG          |   0.000|
DYP2<4>      |        19.228(R)|      SLOW  |        11.501(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<1> |        17.702(R)|      SLOW  |        10.396(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<2> |        17.726(R)|      SLOW  |        10.415(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<3> |        17.927(R)|      SLOW  |        10.523(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<4> |        18.034(R)|      SLOW  |        10.596(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<5> |        18.095(R)|      SLOW  |        10.652(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<6> |        18.264(R)|      SLOW  |        10.765(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<7> |        18.117(R)|      SLOW  |        10.609(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<8> |        17.726(R)|      SLOW  |        10.389(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<9> |        17.818(R)|      SLOW  |        10.472(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<10>|        17.983(R)|      SLOW  |        10.583(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<11>|        18.350(R)|      SLOW  |        10.878(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<12>|        18.574(R)|      SLOW  |        10.947(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<13>|        18.328(R)|      SLOW  |        10.842(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<14>|        18.325(R)|      SLOW  |        10.803(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<15>|        18.610(R)|      SLOW  |        10.915(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<16>|        18.206(R)|      SLOW  |        10.703(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<17>|        18.087(R)|      SLOW  |        10.659(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<18>|        18.108(R)|      SLOW  |        10.661(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<19>|        17.647(R)|      SLOW  |        10.350(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<20>|        17.552(R)|      SLOW  |        10.260(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<21>|        15.976(R)|      SLOW  |         9.365(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<22>|        17.289(R)|      SLOW  |        10.107(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<0> |        17.527(R)|      SLOW  |         9.679(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<1> |        16.954(R)|      SLOW  |         9.524(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<2> |        15.431(R)|      SLOW  |         8.733(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<3> |        17.327(R)|      SLOW  |         9.932(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<4> |        18.941(R)|      SLOW  |        10.110(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<5> |        16.749(R)|      SLOW  |         9.523(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<6> |        16.391(R)|      SLOW  |         9.267(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<7> |        16.026(R)|      SLOW  |         9.307(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<8> |        15.651(R)|      SLOW  |         9.067(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<9> |        17.133(R)|      SLOW  |         9.889(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<10>|        17.720(R)|      SLOW  |        10.152(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<11>|        19.148(R)|      SLOW  |        11.063(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<12>|        16.783(R)|      SLOW  |         9.595(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<13>|        16.749(R)|      SLOW  |         9.699(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<14>|        16.681(R)|      SLOW  |         9.306(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<15>|        16.084(R)|      SLOW  |         9.086(R)|      FAST  |CLK_BUFG          |   0.000|
FlashOE      |        16.120(R)|      SLOW  |         9.413(R)|      FAST  |CLK_BUFG          |   0.000|
FlashWE      |        16.317(R)|      SLOW  |         9.649(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<0>  |        11.510(R)|      SLOW  |         6.559(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<1>  |        12.108(R)|      SLOW  |         6.911(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<2>  |        12.224(R)|      SLOW  |         6.983(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<3>  |        11.888(R)|      SLOW  |         6.780(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<4>  |        15.539(R)|      SLOW  |         9.099(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<5>  |        15.169(R)|      SLOW  |         8.781(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<6>  |        15.382(R)|      SLOW  |         8.953(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<7>  |        15.238(R)|      SLOW  |         8.868(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<8>  |        14.302(R)|      SLOW  |         8.257(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<9>  |        14.617(R)|      SLOW  |         8.534(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<10> |        14.679(R)|      SLOW  |         8.570(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<11> |        14.413(R)|      SLOW  |         8.373(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<12> |        16.446(R)|      SLOW  |         9.629(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<13> |        14.921(R)|      SLOW  |         8.758(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<14> |        17.123(R)|      SLOW  |        10.077(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<15> |        14.049(R)|      SLOW  |         8.211(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<16> |        15.421(R)|      SLOW  |         9.014(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<17> |        13.819(R)|      SLOW  |         8.046(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<18> |        15.853(R)|      SLOW  |         9.230(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<19> |        13.884(R)|      SLOW  |         8.054(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<0>  |        17.350(R)|      SLOW  |         8.468(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<1>  |        20.650(R)|      SLOW  |         8.304(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<2>  |        19.924(R)|      SLOW  |         8.074(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<3>  |        20.289(R)|      SLOW  |         8.322(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<4>  |        20.997(R)|      SLOW  |         8.571(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<5>  |        17.895(R)|      SLOW  |         7.632(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<6>  |        15.977(R)|      SLOW  |         8.242(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<7>  |        20.289(R)|      SLOW  |         8.829(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<8>  |        17.989(R)|      SLOW  |         8.899(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<9>  |        17.460(R)|      SLOW  |         8.818(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<10> |        17.698(R)|      SLOW  |         8.772(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<11> |        16.644(R)|      SLOW  |         8.373(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<12> |        16.644(R)|      SLOW  |         8.679(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<13> |        19.031(R)|      SLOW  |         9.142(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<14> |        19.031(R)|      SLOW  |         9.013(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<15> |        18.793(R)|      SLOW  |         9.045(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<16> |        16.350(R)|      SLOW  |         8.448(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<17> |        16.350(R)|      SLOW  |         8.471(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<18> |        16.559(R)|      SLOW  |         7.696(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<19> |        16.814(R)|      SLOW  |         8.737(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<20> |        19.327(R)|      SLOW  |         7.757(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<21> |        19.327(R)|      SLOW  |         7.670(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<22> |        20.650(R)|      SLOW  |         8.059(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<23> |        19.924(R)|      SLOW  |         8.904(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<24> |        18.703(R)|      SLOW  |         8.595(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<25> |        18.703(R)|      SLOW  |         8.609(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<26> |        17.698(R)|      SLOW  |         8.162(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<27> |        17.678(R)|      SLOW  |         8.318(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<28> |        17.678(R)|      SLOW  |         8.440(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<29> |        17.161(R)|      SLOW  |         8.548(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<30> |        17.378(R)|      SLOW  |         8.374(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<31> |        17.378(R)|      SLOW  |         8.434(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1EN       |        13.593(R)|      SLOW  |         7.914(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1OE       |        16.509(R)|      SLOW  |         9.623(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1WE       |        14.524(R)|      SLOW  |         8.598(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<0>  |        14.857(R)|      SLOW  |         8.637(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<1>  |        13.412(R)|      SLOW  |         7.764(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<2>  |        14.962(R)|      SLOW  |         8.717(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<3>  |        13.864(R)|      SLOW  |         8.066(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<4>  |        15.460(R)|      SLOW  |         9.125(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<5>  |        14.346(R)|      SLOW  |         8.266(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<6>  |        14.797(R)|      SLOW  |         8.661(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<7>  |        15.941(R)|      SLOW  |         9.372(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<8>  |        14.050(R)|      SLOW  |         8.133(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<9>  |        14.789(R)|      SLOW  |         8.614(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<10> |        14.377(R)|      SLOW  |         8.381(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<11> |        14.343(R)|      SLOW  |         8.342(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<12> |        14.676(R)|      SLOW  |         8.517(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<13> |        14.973(R)|      SLOW  |         8.695(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<14> |        15.112(R)|      SLOW  |         8.777(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<15> |        12.387(R)|      SLOW  |         7.159(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<16> |        12.800(R)|      SLOW  |         7.410(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<17> |        14.324(R)|      SLOW  |         8.320(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<18> |        14.420(R)|      SLOW  |         8.386(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<19> |        15.457(R)|      SLOW  |         9.003(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<0>  |        19.414(R)|      SLOW  |         8.406(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<1>  |        19.080(R)|      SLOW  |         8.555(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<2>  |        19.047(R)|      SLOW  |         8.736(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<3>  |        19.106(R)|      SLOW  |         8.736(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<4>  |        18.917(R)|      SLOW  |         8.653(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<5>  |        19.030(R)|      SLOW  |         8.541(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<6>  |        19.239(R)|      SLOW  |         8.586(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<7>  |        18.492(R)|      SLOW  |         8.545(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<8>  |        20.034(R)|      SLOW  |         7.955(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<9>  |        20.034(R)|      SLOW  |         7.955(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<10> |        18.166(R)|      SLOW  |         8.464(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<11> |        18.166(R)|      SLOW  |         8.397(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<12> |        20.036(R)|      SLOW  |         7.910(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<13> |        18.394(R)|      SLOW  |         8.336(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<14> |        19.737(R)|      SLOW  |         7.827(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<15> |        20.292(R)|      SLOW  |         8.025(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<16> |        19.935(R)|      SLOW  |         7.289(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<17> |        19.935(R)|      SLOW  |         7.204(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<18> |        19.215(R)|      SLOW  |         7.092(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<19> |        19.577(R)|      SLOW  |         7.267(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<20> |        19.570(R)|      SLOW  |         7.672(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<21> |        18.826(R)|      SLOW  |         7.538(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<22> |        20.285(R)|      SLOW  |         7.966(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<23> |        20.285(R)|      SLOW  |         7.966(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<24> |        18.613(R)|      SLOW  |         8.566(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<25> |        18.406(R)|      SLOW  |         8.756(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<26> |        17.943(R)|      SLOW  |         8.464(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<27> |        17.943(R)|      SLOW  |         8.464(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<28> |        17.664(R)|      SLOW  |         8.337(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<29> |        17.646(R)|      SLOW  |         8.393(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<30> |        17.646(R)|      SLOW  |         8.393(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<31> |        20.031(R)|      SLOW  |         7.682(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2EN       |        14.297(R)|      SLOW  |         8.313(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2OE       |        16.870(R)|      SLOW  |         9.917(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2WE       |        16.629(R)|      SLOW  |         9.741(R)|      FAST  |CLK_BUFG          |   0.000|
led<0>       |        23.448(R)|      SLOW  |        11.295(R)|      FAST  |CLK_BUFG          |   0.000|
led<1>       |        22.745(R)|      SLOW  |        11.722(R)|      FAST  |CLK_BUFG          |   0.000|
led<2>       |        23.268(R)|      SLOW  |        11.162(R)|      FAST  |CLK_BUFG          |   0.000|
led<3>       |        22.573(R)|      SLOW  |        11.269(R)|      FAST  |CLK_BUFG          |   0.000|
led<4>       |        23.231(R)|      SLOW  |        11.566(R)|      FAST  |CLK_BUFG          |   0.000|
led<5>       |        21.866(R)|      SLOW  |        11.537(R)|      FAST  |CLK_BUFG          |   0.000|
led<6>       |        23.855(R)|      SLOW  |        11.642(R)|      FAST  |CLK_BUFG          |   0.000|
led<7>       |        23.595(R)|      SLOW  |        11.764(R)|      FAST  |CLK_BUFG          |   0.000|
led<8>       |        21.073(R)|      SLOW  |        11.317(R)|      FAST  |CLK_BUFG          |   0.000|
led<9>       |        23.349(R)|      SLOW  |        11.540(R)|      FAST  |CLK_BUFG          |   0.000|
led<10>      |        25.567(R)|      SLOW  |        11.033(R)|      FAST  |CLK_BUFG          |   0.000|
led<11>      |        22.728(R)|      SLOW  |        11.792(R)|      FAST  |CLK_BUFG          |   0.000|
led<12>      |        22.090(R)|      SLOW  |        10.984(R)|      FAST  |CLK_BUFG          |   0.000|
led<13>      |        22.004(R)|      SLOW  |        11.488(R)|      FAST  |CLK_BUFG          |   0.000|
led<14>      |        22.387(R)|      SLOW  |        11.044(R)|      FAST  |CLK_BUFG          |   0.000|
led<15>      |        21.384(R)|      SLOW  |        11.415(R)|      FAST  |CLK_BUFG          |   0.000|
-------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock RST to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
video<0>    |        39.514(F)|      SLOW  |        17.201(F)|      FAST  |RST_inv           |   0.000|
video<1>    |        41.385(F)|      SLOW  |        18.295(F)|      FAST  |RST_inv           |   0.000|
video<2>    |        39.892(F)|      SLOW  |        17.413(F)|      FAST  |RST_inv           |   0.000|
video<3>    |        41.139(F)|      SLOW  |        18.370(F)|      FAST  |RST_inv           |   0.000|
video<4>    |        39.388(F)|      SLOW  |        17.332(F)|      FAST  |RST_inv           |   0.000|
video<5>    |        39.380(F)|      SLOW  |        17.324(F)|      FAST  |RST_inv           |   0.000|
video<6>    |        39.442(F)|      SLOW  |        17.041(F)|      FAST  |RST_inv           |   0.000|
video<7>    |        38.835(F)|      SLOW  |        16.662(F)|      FAST  |RST_inv           |   0.000|
video<8>    |        37.835(F)|      SLOW  |        16.070(F)|      FAST  |RST_inv           |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock SW<15> to Pad
-------------+-----------------+------------+-----------------+------------+------------------+--------+
             |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination  |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
-------------+-----------------+------------+-----------------+------------+------------------+--------+
DYP1<0>      |        19.473(R)|      SLOW  |        11.096(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<1>      |        20.081(R)|      SLOW  |        11.258(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<2>      |        20.188(R)|      SLOW  |        11.306(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<3>      |        20.356(R)|      SLOW  |        11.453(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<4>      |        19.687(R)|      SLOW  |        11.241(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<5>      |        20.329(R)|      SLOW  |        11.392(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<6>      |        20.155(R)|      SLOW  |        11.281(R)|      FAST  |CLK_BUFG          |   0.000|
DYP2<2>      |        20.566(R)|      SLOW  |        12.248(R)|      FAST  |CLK_BUFG          |   0.000|
DYP2<3>      |        20.614(R)|      SLOW  |        12.301(R)|      FAST  |CLK_BUFG          |   0.000|
DYP2<4>      |        19.316(R)|      SLOW  |        11.536(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<1> |        17.790(R)|      SLOW  |        10.431(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<2> |        17.814(R)|      SLOW  |        10.450(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<3> |        18.015(R)|      SLOW  |        10.558(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<4> |        18.122(R)|      SLOW  |        10.631(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<5> |        18.183(R)|      SLOW  |        10.687(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<6> |        18.352(R)|      SLOW  |        10.800(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<7> |        18.205(R)|      SLOW  |        10.644(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<8> |        17.814(R)|      SLOW  |        10.424(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<9> |        17.906(R)|      SLOW  |        10.507(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<10>|        18.071(R)|      SLOW  |        10.618(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<11>|        18.438(R)|      SLOW  |        10.913(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<12>|        18.662(R)|      SLOW  |        10.982(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<13>|        18.416(R)|      SLOW  |        10.877(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<14>|        18.413(R)|      SLOW  |        10.838(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<15>|        18.698(R)|      SLOW  |        10.950(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<16>|        18.294(R)|      SLOW  |        10.738(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<17>|        18.175(R)|      SLOW  |        10.694(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<18>|        18.196(R)|      SLOW  |        10.696(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<19>|        17.735(R)|      SLOW  |        10.385(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<20>|        17.640(R)|      SLOW  |        10.295(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<21>|        16.064(R)|      SLOW  |         9.400(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<22>|        17.377(R)|      SLOW  |        10.142(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<0> |        17.615(R)|      SLOW  |         9.714(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<1> |        17.042(R)|      SLOW  |         9.559(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<2> |        15.519(R)|      SLOW  |         8.768(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<3> |        17.415(R)|      SLOW  |         9.967(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<4> |        19.029(R)|      SLOW  |        10.145(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<5> |        16.837(R)|      SLOW  |         9.558(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<6> |        16.479(R)|      SLOW  |         9.302(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<7> |        16.114(R)|      SLOW  |         9.342(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<8> |        15.739(R)|      SLOW  |         9.102(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<9> |        17.221(R)|      SLOW  |         9.924(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<10>|        17.808(R)|      SLOW  |        10.187(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<11>|        19.236(R)|      SLOW  |        11.098(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<12>|        16.871(R)|      SLOW  |         9.630(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<13>|        16.837(R)|      SLOW  |         9.734(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<14>|        16.769(R)|      SLOW  |         9.341(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<15>|        16.172(R)|      SLOW  |         9.121(R)|      FAST  |CLK_BUFG          |   0.000|
FlashOE      |        16.208(R)|      SLOW  |         9.448(R)|      FAST  |CLK_BUFG          |   0.000|
FlashWE      |        16.405(R)|      SLOW  |         9.684(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<0>  |        11.598(R)|      SLOW  |         6.594(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<1>  |        12.196(R)|      SLOW  |         6.946(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<2>  |        12.312(R)|      SLOW  |         7.018(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<3>  |        11.976(R)|      SLOW  |         6.815(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<4>  |        15.627(R)|      SLOW  |         9.134(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<5>  |        15.257(R)|      SLOW  |         8.816(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<6>  |        15.470(R)|      SLOW  |         8.988(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<7>  |        15.326(R)|      SLOW  |         8.903(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<8>  |        14.390(R)|      SLOW  |         8.292(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<9>  |        14.705(R)|      SLOW  |         8.569(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<10> |        14.767(R)|      SLOW  |         8.605(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<11> |        14.501(R)|      SLOW  |         8.408(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<12> |        16.534(R)|      SLOW  |         9.664(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<13> |        15.009(R)|      SLOW  |         8.793(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<14> |        17.211(R)|      SLOW  |        10.112(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<15> |        14.137(R)|      SLOW  |         8.246(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<16> |        15.509(R)|      SLOW  |         9.049(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<17> |        13.907(R)|      SLOW  |         8.081(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<18> |        15.941(R)|      SLOW  |         9.265(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<19> |        13.972(R)|      SLOW  |         8.089(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<0>  |        17.438(R)|      SLOW  |         8.503(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<1>  |        20.738(R)|      SLOW  |         8.339(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<2>  |        20.012(R)|      SLOW  |         8.109(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<3>  |        20.377(R)|      SLOW  |         8.357(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<4>  |        21.085(R)|      SLOW  |         8.606(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<5>  |        17.983(R)|      SLOW  |         7.667(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<6>  |        16.065(R)|      SLOW  |         8.277(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<7>  |        20.377(R)|      SLOW  |         8.864(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<8>  |        18.077(R)|      SLOW  |         8.934(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<9>  |        17.548(R)|      SLOW  |         8.853(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<10> |        17.786(R)|      SLOW  |         8.807(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<11> |        16.732(R)|      SLOW  |         8.408(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<12> |        16.732(R)|      SLOW  |         8.714(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<13> |        19.119(R)|      SLOW  |         9.177(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<14> |        19.119(R)|      SLOW  |         9.048(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<15> |        18.881(R)|      SLOW  |         9.080(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<16> |        16.438(R)|      SLOW  |         8.483(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<17> |        16.438(R)|      SLOW  |         8.506(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<18> |        16.647(R)|      SLOW  |         7.731(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<19> |        16.902(R)|      SLOW  |         8.772(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<20> |        19.415(R)|      SLOW  |         7.792(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<21> |        19.415(R)|      SLOW  |         7.705(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<22> |        20.738(R)|      SLOW  |         8.094(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<23> |        20.012(R)|      SLOW  |         8.939(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<24> |        18.791(R)|      SLOW  |         8.630(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<25> |        18.791(R)|      SLOW  |         8.644(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<26> |        17.786(R)|      SLOW  |         8.197(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<27> |        17.766(R)|      SLOW  |         8.353(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<28> |        17.766(R)|      SLOW  |         8.475(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<29> |        17.249(R)|      SLOW  |         8.583(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<30> |        17.466(R)|      SLOW  |         8.409(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<31> |        17.466(R)|      SLOW  |         8.469(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1EN       |        13.681(R)|      SLOW  |         7.949(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1OE       |        16.597(R)|      SLOW  |         9.658(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1WE       |        14.612(R)|      SLOW  |         8.633(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<0>  |        14.945(R)|      SLOW  |         8.672(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<1>  |        13.500(R)|      SLOW  |         7.799(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<2>  |        15.050(R)|      SLOW  |         8.752(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<3>  |        13.952(R)|      SLOW  |         8.101(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<4>  |        15.548(R)|      SLOW  |         9.160(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<5>  |        14.434(R)|      SLOW  |         8.301(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<6>  |        14.885(R)|      SLOW  |         8.696(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<7>  |        16.029(R)|      SLOW  |         9.407(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<8>  |        14.138(R)|      SLOW  |         8.168(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<9>  |        14.877(R)|      SLOW  |         8.649(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<10> |        14.465(R)|      SLOW  |         8.416(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<11> |        14.431(R)|      SLOW  |         8.377(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<12> |        14.764(R)|      SLOW  |         8.552(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<13> |        15.061(R)|      SLOW  |         8.730(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<14> |        15.200(R)|      SLOW  |         8.812(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<15> |        12.475(R)|      SLOW  |         7.194(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<16> |        12.888(R)|      SLOW  |         7.445(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<17> |        14.412(R)|      SLOW  |         8.355(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<18> |        14.508(R)|      SLOW  |         8.421(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<19> |        15.545(R)|      SLOW  |         9.038(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<0>  |        19.502(R)|      SLOW  |         8.441(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<1>  |        19.168(R)|      SLOW  |         8.590(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<2>  |        19.135(R)|      SLOW  |         8.771(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<3>  |        19.194(R)|      SLOW  |         8.771(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<4>  |        19.005(R)|      SLOW  |         8.688(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<5>  |        19.118(R)|      SLOW  |         8.576(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<6>  |        19.327(R)|      SLOW  |         8.621(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<7>  |        18.580(R)|      SLOW  |         8.580(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<8>  |        20.122(R)|      SLOW  |         7.990(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<9>  |        20.122(R)|      SLOW  |         7.990(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<10> |        18.254(R)|      SLOW  |         8.499(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<11> |        18.254(R)|      SLOW  |         8.432(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<12> |        20.124(R)|      SLOW  |         7.945(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<13> |        18.482(R)|      SLOW  |         8.371(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<14> |        19.825(R)|      SLOW  |         7.862(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<15> |        20.380(R)|      SLOW  |         8.060(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<16> |        20.023(R)|      SLOW  |         7.324(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<17> |        20.023(R)|      SLOW  |         7.239(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<18> |        19.303(R)|      SLOW  |         7.127(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<19> |        19.665(R)|      SLOW  |         7.302(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<20> |        19.658(R)|      SLOW  |         7.707(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<21> |        18.914(R)|      SLOW  |         7.573(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<22> |        20.373(R)|      SLOW  |         8.001(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<23> |        20.373(R)|      SLOW  |         8.001(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<24> |        18.701(R)|      SLOW  |         8.601(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<25> |        18.494(R)|      SLOW  |         8.791(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<26> |        18.031(R)|      SLOW  |         8.499(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<27> |        18.031(R)|      SLOW  |         8.499(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<28> |        17.752(R)|      SLOW  |         8.372(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<29> |        17.734(R)|      SLOW  |         8.428(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<30> |        17.734(R)|      SLOW  |         8.428(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<31> |        20.119(R)|      SLOW  |         7.717(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2EN       |        14.385(R)|      SLOW  |         8.348(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2OE       |        16.958(R)|      SLOW  |         9.952(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2WE       |        16.717(R)|      SLOW  |         9.776(R)|      FAST  |CLK_BUFG          |   0.000|
led<0>       |        23.536(R)|      SLOW  |        11.330(R)|      FAST  |CLK_BUFG          |   0.000|
led<1>       |        22.833(R)|      SLOW  |        11.757(R)|      FAST  |CLK_BUFG          |   0.000|
led<2>       |        23.356(R)|      SLOW  |        11.197(R)|      FAST  |CLK_BUFG          |   0.000|
led<3>       |        22.661(R)|      SLOW  |        11.304(R)|      FAST  |CLK_BUFG          |   0.000|
led<4>       |        23.319(R)|      SLOW  |        11.601(R)|      FAST  |CLK_BUFG          |   0.000|
led<5>       |        21.954(R)|      SLOW  |        11.572(R)|      FAST  |CLK_BUFG          |   0.000|
led<6>       |        23.943(R)|      SLOW  |        11.677(R)|      FAST  |CLK_BUFG          |   0.000|
led<7>       |        23.683(R)|      SLOW  |        11.799(R)|      FAST  |CLK_BUFG          |   0.000|
led<8>       |        21.161(R)|      SLOW  |        11.352(R)|      FAST  |CLK_BUFG          |   0.000|
led<9>       |        23.437(R)|      SLOW  |        11.575(R)|      FAST  |CLK_BUFG          |   0.000|
led<10>      |        25.655(R)|      SLOW  |        11.068(R)|      FAST  |CLK_BUFG          |   0.000|
led<11>      |        22.816(R)|      SLOW  |        11.827(R)|      FAST  |CLK_BUFG          |   0.000|
led<12>      |        22.178(R)|      SLOW  |        11.019(R)|      FAST  |CLK_BUFG          |   0.000|
led<13>      |        22.092(R)|      SLOW  |        11.523(R)|      FAST  |CLK_BUFG          |   0.000|
led<14>      |        22.475(R)|      SLOW  |        11.079(R)|      FAST  |CLK_BUFG          |   0.000|
led<15>      |        21.472(R)|      SLOW  |        11.450(R)|      FAST  |CLK_BUFG          |   0.000|
-------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock SW<16> to Pad
-------------+-----------------+------------+-----------------+------------+------------------+--------+
             |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination  |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
-------------+-----------------+------------+-----------------+------------+------------------+--------+
DYP1<0>      |        20.767(R)|      SLOW  |        11.890(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<1>      |        21.375(R)|      SLOW  |        12.052(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<2>      |        21.482(R)|      SLOW  |        12.100(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<3>      |        21.650(R)|      SLOW  |        12.247(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<4>      |        20.981(R)|      SLOW  |        12.035(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<5>      |        21.623(R)|      SLOW  |        12.186(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<6>      |        21.449(R)|      SLOW  |        12.075(R)|      FAST  |CLK_BUFG          |   0.000|
DYP2<2>      |        21.860(R)|      SLOW  |        13.042(R)|      FAST  |CLK_BUFG          |   0.000|
DYP2<3>      |        21.908(R)|      SLOW  |        13.095(R)|      FAST  |CLK_BUFG          |   0.000|
DYP2<4>      |        20.610(R)|      SLOW  |        12.330(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<1> |        19.084(R)|      SLOW  |        11.225(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<2> |        19.108(R)|      SLOW  |        11.244(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<3> |        19.309(R)|      SLOW  |        11.352(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<4> |        19.416(R)|      SLOW  |        11.425(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<5> |        19.477(R)|      SLOW  |        11.481(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<6> |        19.646(R)|      SLOW  |        11.594(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<7> |        19.499(R)|      SLOW  |        11.438(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<8> |        19.108(R)|      SLOW  |        11.218(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<9> |        19.200(R)|      SLOW  |        11.301(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<10>|        19.365(R)|      SLOW  |        11.412(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<11>|        19.732(R)|      SLOW  |        11.707(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<12>|        19.956(R)|      SLOW  |        11.776(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<13>|        19.710(R)|      SLOW  |        11.671(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<14>|        19.707(R)|      SLOW  |        11.632(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<15>|        19.992(R)|      SLOW  |        11.744(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<16>|        19.588(R)|      SLOW  |        11.532(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<17>|        19.469(R)|      SLOW  |        11.488(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<18>|        19.490(R)|      SLOW  |        11.490(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<19>|        19.029(R)|      SLOW  |        11.179(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<20>|        18.934(R)|      SLOW  |        11.089(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<21>|        17.358(R)|      SLOW  |        10.194(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<22>|        18.671(R)|      SLOW  |        10.936(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<0> |        18.909(R)|      SLOW  |        10.508(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<1> |        18.336(R)|      SLOW  |        10.353(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<2> |        16.813(R)|      SLOW  |         9.562(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<3> |        18.709(R)|      SLOW  |        10.761(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<4> |        20.323(R)|      SLOW  |        10.939(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<5> |        18.131(R)|      SLOW  |        10.352(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<6> |        17.773(R)|      SLOW  |        10.096(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<7> |        17.408(R)|      SLOW  |        10.136(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<8> |        17.033(R)|      SLOW  |         9.896(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<9> |        18.515(R)|      SLOW  |        10.718(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<10>|        19.102(R)|      SLOW  |        10.981(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<11>|        20.530(R)|      SLOW  |        11.892(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<12>|        18.165(R)|      SLOW  |        10.424(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<13>|        18.131(R)|      SLOW  |        10.528(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<14>|        18.063(R)|      SLOW  |        10.135(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<15>|        17.466(R)|      SLOW  |         9.915(R)|      FAST  |CLK_BUFG          |   0.000|
FlashOE      |        17.502(R)|      SLOW  |        10.242(R)|      FAST  |CLK_BUFG          |   0.000|
FlashWE      |        17.699(R)|      SLOW  |        10.478(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<0>  |        12.892(R)|      SLOW  |         7.388(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<1>  |        13.490(R)|      SLOW  |         7.740(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<2>  |        13.606(R)|      SLOW  |         7.812(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<3>  |        13.270(R)|      SLOW  |         7.609(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<4>  |        16.921(R)|      SLOW  |         9.928(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<5>  |        16.551(R)|      SLOW  |         9.610(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<6>  |        16.764(R)|      SLOW  |         9.782(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<7>  |        16.620(R)|      SLOW  |         9.697(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<8>  |        15.684(R)|      SLOW  |         9.086(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<9>  |        15.999(R)|      SLOW  |         9.363(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<10> |        16.061(R)|      SLOW  |         9.399(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<11> |        15.795(R)|      SLOW  |         9.202(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<12> |        17.828(R)|      SLOW  |        10.458(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<13> |        16.303(R)|      SLOW  |         9.587(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<14> |        18.505(R)|      SLOW  |        10.906(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<15> |        15.431(R)|      SLOW  |         9.040(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<16> |        16.803(R)|      SLOW  |         9.843(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<17> |        15.201(R)|      SLOW  |         8.875(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<18> |        17.235(R)|      SLOW  |        10.059(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<19> |        15.266(R)|      SLOW  |         8.883(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<0>  |        18.732(R)|      SLOW  |         9.297(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<1>  |        22.032(R)|      SLOW  |         9.133(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<2>  |        21.306(R)|      SLOW  |         8.903(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<3>  |        21.671(R)|      SLOW  |         9.151(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<4>  |        22.379(R)|      SLOW  |         9.400(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<5>  |        19.277(R)|      SLOW  |         8.461(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<6>  |        17.359(R)|      SLOW  |         9.071(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<7>  |        21.671(R)|      SLOW  |         9.658(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<8>  |        19.371(R)|      SLOW  |         9.728(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<9>  |        18.842(R)|      SLOW  |         9.647(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<10> |        19.080(R)|      SLOW  |         9.601(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<11> |        18.026(R)|      SLOW  |         9.202(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<12> |        18.026(R)|      SLOW  |         9.508(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<13> |        20.413(R)|      SLOW  |         9.971(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<14> |        20.413(R)|      SLOW  |         9.842(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<15> |        20.175(R)|      SLOW  |         9.874(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<16> |        17.732(R)|      SLOW  |         9.277(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<17> |        17.732(R)|      SLOW  |         9.300(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<18> |        17.941(R)|      SLOW  |         8.525(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<19> |        18.196(R)|      SLOW  |         9.566(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<20> |        20.709(R)|      SLOW  |         8.586(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<21> |        20.709(R)|      SLOW  |         8.499(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<22> |        22.032(R)|      SLOW  |         8.888(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<23> |        21.306(R)|      SLOW  |         9.733(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<24> |        20.085(R)|      SLOW  |         9.424(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<25> |        20.085(R)|      SLOW  |         9.438(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<26> |        19.080(R)|      SLOW  |         8.991(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<27> |        19.060(R)|      SLOW  |         9.147(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<28> |        19.060(R)|      SLOW  |         9.269(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<29> |        18.543(R)|      SLOW  |         9.377(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<30> |        18.760(R)|      SLOW  |         9.203(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<31> |        18.760(R)|      SLOW  |         9.263(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1EN       |        14.975(R)|      SLOW  |         8.743(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1OE       |        17.891(R)|      SLOW  |        10.452(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1WE       |        15.906(R)|      SLOW  |         9.427(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<0>  |        16.239(R)|      SLOW  |         9.466(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<1>  |        14.794(R)|      SLOW  |         8.593(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<2>  |        16.344(R)|      SLOW  |         9.546(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<3>  |        15.246(R)|      SLOW  |         8.895(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<4>  |        16.842(R)|      SLOW  |         9.954(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<5>  |        15.728(R)|      SLOW  |         9.095(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<6>  |        16.179(R)|      SLOW  |         9.490(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<7>  |        17.323(R)|      SLOW  |        10.201(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<8>  |        15.432(R)|      SLOW  |         8.962(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<9>  |        16.171(R)|      SLOW  |         9.443(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<10> |        15.759(R)|      SLOW  |         9.210(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<11> |        15.725(R)|      SLOW  |         9.171(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<12> |        16.058(R)|      SLOW  |         9.346(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<13> |        16.355(R)|      SLOW  |         9.524(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<14> |        16.494(R)|      SLOW  |         9.606(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<15> |        13.769(R)|      SLOW  |         7.988(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<16> |        14.182(R)|      SLOW  |         8.239(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<17> |        15.706(R)|      SLOW  |         9.149(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<18> |        15.802(R)|      SLOW  |         9.215(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<19> |        16.839(R)|      SLOW  |         9.832(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<0>  |        20.796(R)|      SLOW  |         9.235(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<1>  |        20.462(R)|      SLOW  |         9.384(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<2>  |        20.429(R)|      SLOW  |         9.565(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<3>  |        20.488(R)|      SLOW  |         9.565(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<4>  |        20.299(R)|      SLOW  |         9.482(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<5>  |        20.412(R)|      SLOW  |         9.370(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<6>  |        20.621(R)|      SLOW  |         9.415(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<7>  |        19.874(R)|      SLOW  |         9.374(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<8>  |        21.416(R)|      SLOW  |         8.784(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<9>  |        21.416(R)|      SLOW  |         8.784(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<10> |        19.548(R)|      SLOW  |         9.293(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<11> |        19.548(R)|      SLOW  |         9.226(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<12> |        21.418(R)|      SLOW  |         8.739(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<13> |        19.776(R)|      SLOW  |         9.165(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<14> |        21.119(R)|      SLOW  |         8.656(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<15> |        21.674(R)|      SLOW  |         8.854(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<16> |        21.317(R)|      SLOW  |         8.118(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<17> |        21.317(R)|      SLOW  |         8.033(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<18> |        20.597(R)|      SLOW  |         7.921(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<19> |        20.959(R)|      SLOW  |         8.096(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<20> |        20.952(R)|      SLOW  |         8.501(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<21> |        20.208(R)|      SLOW  |         8.367(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<22> |        21.667(R)|      SLOW  |         8.795(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<23> |        21.667(R)|      SLOW  |         8.795(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<24> |        19.995(R)|      SLOW  |         9.395(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<25> |        19.788(R)|      SLOW  |         9.585(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<26> |        19.325(R)|      SLOW  |         9.293(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<27> |        19.325(R)|      SLOW  |         9.293(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<28> |        19.046(R)|      SLOW  |         9.166(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<29> |        19.028(R)|      SLOW  |         9.222(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<30> |        19.028(R)|      SLOW  |         9.222(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<31> |        21.413(R)|      SLOW  |         8.511(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2EN       |        15.679(R)|      SLOW  |         9.142(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2OE       |        18.252(R)|      SLOW  |        10.746(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2WE       |        18.011(R)|      SLOW  |        10.570(R)|      FAST  |CLK_BUFG          |   0.000|
led<0>       |        24.830(R)|      SLOW  |        12.124(R)|      FAST  |CLK_BUFG          |   0.000|
led<1>       |        24.127(R)|      SLOW  |        12.551(R)|      FAST  |CLK_BUFG          |   0.000|
led<2>       |        24.650(R)|      SLOW  |        11.991(R)|      FAST  |CLK_BUFG          |   0.000|
led<3>       |        23.955(R)|      SLOW  |        12.098(R)|      FAST  |CLK_BUFG          |   0.000|
led<4>       |        24.613(R)|      SLOW  |        12.395(R)|      FAST  |CLK_BUFG          |   0.000|
led<5>       |        23.248(R)|      SLOW  |        12.366(R)|      FAST  |CLK_BUFG          |   0.000|
led<6>       |        25.237(R)|      SLOW  |        12.471(R)|      FAST  |CLK_BUFG          |   0.000|
led<7>       |        24.977(R)|      SLOW  |        12.593(R)|      FAST  |CLK_BUFG          |   0.000|
led<8>       |        22.455(R)|      SLOW  |        12.146(R)|      FAST  |CLK_BUFG          |   0.000|
led<9>       |        24.731(R)|      SLOW  |        12.369(R)|      FAST  |CLK_BUFG          |   0.000|
led<10>      |        26.949(R)|      SLOW  |        11.862(R)|      FAST  |CLK_BUFG          |   0.000|
led<11>      |        24.110(R)|      SLOW  |        12.621(R)|      FAST  |CLK_BUFG          |   0.000|
led<12>      |        23.472(R)|      SLOW  |        11.813(R)|      FAST  |CLK_BUFG          |   0.000|
led<13>      |        23.386(R)|      SLOW  |        12.317(R)|      FAST  |CLK_BUFG          |   0.000|
led<14>      |        23.769(R)|      SLOW  |        11.873(R)|      FAST  |CLK_BUFG          |   0.000|
led<15>      |        22.766(R)|      SLOW  |        12.244(R)|      FAST  |CLK_BUFG          |   0.000|
-------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock SW<17> to Pad
-------------+-----------------+------------+-----------------+------------+------------------+--------+
             |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination  |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
-------------+-----------------+------------+-----------------+------------+------------------+--------+
DYP1<0>      |        21.134(R)|      SLOW  |        12.148(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<1>      |        21.742(R)|      SLOW  |        12.310(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<2>      |        21.849(R)|      SLOW  |        12.358(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<3>      |        22.017(R)|      SLOW  |        12.505(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<4>      |        21.348(R)|      SLOW  |        12.293(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<5>      |        21.990(R)|      SLOW  |        12.444(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<6>      |        21.816(R)|      SLOW  |        12.333(R)|      FAST  |CLK_BUFG          |   0.000|
DYP2<2>      |        22.227(R)|      SLOW  |        13.300(R)|      FAST  |CLK_BUFG          |   0.000|
DYP2<3>      |        22.275(R)|      SLOW  |        13.353(R)|      FAST  |CLK_BUFG          |   0.000|
DYP2<4>      |        20.977(R)|      SLOW  |        12.588(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<1> |        19.451(R)|      SLOW  |        11.483(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<2> |        19.475(R)|      SLOW  |        11.502(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<3> |        19.676(R)|      SLOW  |        11.610(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<4> |        19.783(R)|      SLOW  |        11.683(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<5> |        19.844(R)|      SLOW  |        11.739(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<6> |        20.013(R)|      SLOW  |        11.852(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<7> |        19.866(R)|      SLOW  |        11.696(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<8> |        19.475(R)|      SLOW  |        11.476(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<9> |        19.567(R)|      SLOW  |        11.559(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<10>|        19.732(R)|      SLOW  |        11.670(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<11>|        20.099(R)|      SLOW  |        11.965(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<12>|        20.323(R)|      SLOW  |        12.034(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<13>|        20.077(R)|      SLOW  |        11.929(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<14>|        20.074(R)|      SLOW  |        11.890(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<15>|        20.359(R)|      SLOW  |        12.002(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<16>|        19.955(R)|      SLOW  |        11.790(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<17>|        19.836(R)|      SLOW  |        11.746(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<18>|        19.857(R)|      SLOW  |        11.748(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<19>|        19.396(R)|      SLOW  |        11.437(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<20>|        19.301(R)|      SLOW  |        11.347(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<21>|        17.725(R)|      SLOW  |        10.452(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<22>|        19.038(R)|      SLOW  |        11.194(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<0> |        19.276(R)|      SLOW  |        10.766(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<1> |        18.703(R)|      SLOW  |        10.611(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<2> |        17.180(R)|      SLOW  |         9.820(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<3> |        19.076(R)|      SLOW  |        11.019(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<4> |        20.690(R)|      SLOW  |        11.197(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<5> |        18.498(R)|      SLOW  |        10.610(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<6> |        18.140(R)|      SLOW  |        10.354(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<7> |        17.775(R)|      SLOW  |        10.394(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<8> |        17.400(R)|      SLOW  |        10.154(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<9> |        18.882(R)|      SLOW  |        10.976(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<10>|        19.469(R)|      SLOW  |        11.239(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<11>|        20.897(R)|      SLOW  |        12.150(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<12>|        18.532(R)|      SLOW  |        10.682(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<13>|        18.498(R)|      SLOW  |        10.786(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<14>|        18.430(R)|      SLOW  |        10.393(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<15>|        17.833(R)|      SLOW  |        10.173(R)|      FAST  |CLK_BUFG          |   0.000|
FlashOE      |        17.869(R)|      SLOW  |        10.500(R)|      FAST  |CLK_BUFG          |   0.000|
FlashWE      |        18.066(R)|      SLOW  |        10.736(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<0>  |        13.259(R)|      SLOW  |         7.646(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<1>  |        13.857(R)|      SLOW  |         7.998(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<2>  |        13.973(R)|      SLOW  |         8.070(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<3>  |        13.637(R)|      SLOW  |         7.867(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<4>  |        17.288(R)|      SLOW  |        10.186(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<5>  |        16.918(R)|      SLOW  |         9.868(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<6>  |        17.131(R)|      SLOW  |        10.040(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<7>  |        16.987(R)|      SLOW  |         9.955(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<8>  |        16.051(R)|      SLOW  |         9.344(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<9>  |        16.366(R)|      SLOW  |         9.621(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<10> |        16.428(R)|      SLOW  |         9.657(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<11> |        16.162(R)|      SLOW  |         9.460(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<12> |        18.195(R)|      SLOW  |        10.716(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<13> |        16.670(R)|      SLOW  |         9.845(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<14> |        18.872(R)|      SLOW  |        11.164(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<15> |        15.798(R)|      SLOW  |         9.298(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<16> |        17.170(R)|      SLOW  |        10.101(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<17> |        15.568(R)|      SLOW  |         9.133(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<18> |        17.602(R)|      SLOW  |        10.317(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<19> |        15.633(R)|      SLOW  |         9.141(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<0>  |        19.099(R)|      SLOW  |         9.555(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<1>  |        22.399(R)|      SLOW  |         9.391(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<2>  |        21.673(R)|      SLOW  |         9.161(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<3>  |        22.038(R)|      SLOW  |         9.409(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<4>  |        22.746(R)|      SLOW  |         9.658(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<5>  |        19.644(R)|      SLOW  |         8.719(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<6>  |        17.726(R)|      SLOW  |         9.329(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<7>  |        22.038(R)|      SLOW  |         9.916(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<8>  |        19.738(R)|      SLOW  |         9.986(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<9>  |        19.209(R)|      SLOW  |         9.905(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<10> |        19.447(R)|      SLOW  |         9.859(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<11> |        18.393(R)|      SLOW  |         9.460(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<12> |        18.393(R)|      SLOW  |         9.766(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<13> |        20.780(R)|      SLOW  |        10.229(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<14> |        20.780(R)|      SLOW  |        10.100(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<15> |        20.542(R)|      SLOW  |        10.132(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<16> |        18.099(R)|      SLOW  |         9.535(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<17> |        18.099(R)|      SLOW  |         9.558(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<18> |        18.308(R)|      SLOW  |         8.783(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<19> |        18.563(R)|      SLOW  |         9.824(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<20> |        21.076(R)|      SLOW  |         8.844(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<21> |        21.076(R)|      SLOW  |         8.757(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<22> |        22.399(R)|      SLOW  |         9.146(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<23> |        21.673(R)|      SLOW  |         9.991(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<24> |        20.452(R)|      SLOW  |         9.682(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<25> |        20.452(R)|      SLOW  |         9.696(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<26> |        19.447(R)|      SLOW  |         9.249(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<27> |        19.427(R)|      SLOW  |         9.405(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<28> |        19.427(R)|      SLOW  |         9.527(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<29> |        18.910(R)|      SLOW  |         9.635(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<30> |        19.127(R)|      SLOW  |         9.461(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<31> |        19.127(R)|      SLOW  |         9.521(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1EN       |        15.342(R)|      SLOW  |         9.001(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1OE       |        18.258(R)|      SLOW  |        10.710(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1WE       |        16.273(R)|      SLOW  |         9.685(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<0>  |        16.606(R)|      SLOW  |         9.724(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<1>  |        15.161(R)|      SLOW  |         8.851(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<2>  |        16.711(R)|      SLOW  |         9.804(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<3>  |        15.613(R)|      SLOW  |         9.153(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<4>  |        17.209(R)|      SLOW  |        10.212(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<5>  |        16.095(R)|      SLOW  |         9.353(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<6>  |        16.546(R)|      SLOW  |         9.748(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<7>  |        17.690(R)|      SLOW  |        10.459(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<8>  |        15.799(R)|      SLOW  |         9.220(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<9>  |        16.538(R)|      SLOW  |         9.701(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<10> |        16.126(R)|      SLOW  |         9.468(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<11> |        16.092(R)|      SLOW  |         9.429(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<12> |        16.425(R)|      SLOW  |         9.604(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<13> |        16.722(R)|      SLOW  |         9.782(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<14> |        16.861(R)|      SLOW  |         9.864(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<15> |        14.136(R)|      SLOW  |         8.246(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<16> |        14.549(R)|      SLOW  |         8.497(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<17> |        16.073(R)|      SLOW  |         9.407(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<18> |        16.169(R)|      SLOW  |         9.473(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<19> |        17.206(R)|      SLOW  |        10.090(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<0>  |        21.163(R)|      SLOW  |         9.493(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<1>  |        20.829(R)|      SLOW  |         9.642(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<2>  |        20.796(R)|      SLOW  |         9.823(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<3>  |        20.855(R)|      SLOW  |         9.823(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<4>  |        20.666(R)|      SLOW  |         9.740(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<5>  |        20.779(R)|      SLOW  |         9.628(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<6>  |        20.988(R)|      SLOW  |         9.673(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<7>  |        20.241(R)|      SLOW  |         9.632(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<8>  |        21.783(R)|      SLOW  |         9.042(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<9>  |        21.783(R)|      SLOW  |         9.042(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<10> |        19.915(R)|      SLOW  |         9.551(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<11> |        19.915(R)|      SLOW  |         9.484(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<12> |        21.785(R)|      SLOW  |         8.997(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<13> |        20.143(R)|      SLOW  |         9.423(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<14> |        21.486(R)|      SLOW  |         8.914(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<15> |        22.041(R)|      SLOW  |         9.112(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<16> |        21.684(R)|      SLOW  |         8.376(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<17> |        21.684(R)|      SLOW  |         8.291(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<18> |        20.964(R)|      SLOW  |         8.179(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<19> |        21.326(R)|      SLOW  |         8.354(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<20> |        21.319(R)|      SLOW  |         8.759(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<21> |        20.575(R)|      SLOW  |         8.625(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<22> |        22.034(R)|      SLOW  |         9.053(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<23> |        22.034(R)|      SLOW  |         9.053(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<24> |        20.362(R)|      SLOW  |         9.653(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<25> |        20.155(R)|      SLOW  |         9.843(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<26> |        19.692(R)|      SLOW  |         9.551(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<27> |        19.692(R)|      SLOW  |         9.551(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<28> |        19.413(R)|      SLOW  |         9.424(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<29> |        19.395(R)|      SLOW  |         9.480(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<30> |        19.395(R)|      SLOW  |         9.480(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<31> |        21.780(R)|      SLOW  |         8.769(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2EN       |        16.046(R)|      SLOW  |         9.400(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2OE       |        18.619(R)|      SLOW  |        11.004(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2WE       |        18.378(R)|      SLOW  |        10.828(R)|      FAST  |CLK_BUFG          |   0.000|
led<0>       |        25.197(R)|      SLOW  |        12.382(R)|      FAST  |CLK_BUFG          |   0.000|
led<1>       |        24.494(R)|      SLOW  |        12.809(R)|      FAST  |CLK_BUFG          |   0.000|
led<2>       |        25.017(R)|      SLOW  |        12.249(R)|      FAST  |CLK_BUFG          |   0.000|
led<3>       |        24.322(R)|      SLOW  |        12.356(R)|      FAST  |CLK_BUFG          |   0.000|
led<4>       |        24.980(R)|      SLOW  |        12.653(R)|      FAST  |CLK_BUFG          |   0.000|
led<5>       |        23.615(R)|      SLOW  |        12.624(R)|      FAST  |CLK_BUFG          |   0.000|
led<6>       |        25.604(R)|      SLOW  |        12.729(R)|      FAST  |CLK_BUFG          |   0.000|
led<7>       |        25.344(R)|      SLOW  |        12.851(R)|      FAST  |CLK_BUFG          |   0.000|
led<8>       |        22.822(R)|      SLOW  |        12.404(R)|      FAST  |CLK_BUFG          |   0.000|
led<9>       |        25.098(R)|      SLOW  |        12.627(R)|      FAST  |CLK_BUFG          |   0.000|
led<10>      |        27.316(R)|      SLOW  |        12.120(R)|      FAST  |CLK_BUFG          |   0.000|
led<11>      |        24.477(R)|      SLOW  |        12.879(R)|      FAST  |CLK_BUFG          |   0.000|
led<12>      |        23.839(R)|      SLOW  |        12.071(R)|      FAST  |CLK_BUFG          |   0.000|
led<13>      |        23.753(R)|      SLOW  |        12.575(R)|      FAST  |CLK_BUFG          |   0.000|
led<14>      |        24.136(R)|      SLOW  |        12.131(R)|      FAST  |CLK_BUFG          |   0.000|
led<15>      |        23.133(R)|      SLOW  |        12.502(R)|      FAST  |CLK_BUFG          |   0.000|
-------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock SW<18> to Pad
-------------+-----------------+------------+-----------------+------------+------------------+--------+
             |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination  |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
-------------+-----------------+------------+-----------------+------------+------------------+--------+
DYP1<0>      |        22.457(R)|      SLOW  |        12.871(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<1>      |        23.065(R)|      SLOW  |        13.033(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<2>      |        23.172(R)|      SLOW  |        13.081(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<3>      |        23.340(R)|      SLOW  |        13.228(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<4>      |        22.671(R)|      SLOW  |        13.016(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<5>      |        23.313(R)|      SLOW  |        13.167(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<6>      |        23.139(R)|      SLOW  |        13.056(R)|      FAST  |CLK_BUFG          |   0.000|
DYP2<2>      |        23.550(R)|      SLOW  |        14.023(R)|      FAST  |CLK_BUFG          |   0.000|
DYP2<3>      |        23.598(R)|      SLOW  |        14.076(R)|      FAST  |CLK_BUFG          |   0.000|
DYP2<4>      |        22.300(R)|      SLOW  |        13.311(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<1> |        20.774(R)|      SLOW  |        12.206(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<2> |        20.798(R)|      SLOW  |        12.225(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<3> |        20.999(R)|      SLOW  |        12.333(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<4> |        21.106(R)|      SLOW  |        12.406(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<5> |        21.167(R)|      SLOW  |        12.462(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<6> |        21.336(R)|      SLOW  |        12.575(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<7> |        21.189(R)|      SLOW  |        12.419(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<8> |        20.798(R)|      SLOW  |        12.199(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<9> |        20.890(R)|      SLOW  |        12.282(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<10>|        21.055(R)|      SLOW  |        12.393(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<11>|        21.422(R)|      SLOW  |        12.688(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<12>|        21.646(R)|      SLOW  |        12.757(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<13>|        21.400(R)|      SLOW  |        12.652(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<14>|        21.397(R)|      SLOW  |        12.613(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<15>|        21.682(R)|      SLOW  |        12.725(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<16>|        21.278(R)|      SLOW  |        12.513(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<17>|        21.159(R)|      SLOW  |        12.469(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<18>|        21.180(R)|      SLOW  |        12.471(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<19>|        20.719(R)|      SLOW  |        12.160(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<20>|        20.624(R)|      SLOW  |        12.070(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<21>|        19.048(R)|      SLOW  |        11.175(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<22>|        20.361(R)|      SLOW  |        11.917(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<0> |        20.599(R)|      SLOW  |        11.489(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<1> |        20.026(R)|      SLOW  |        11.334(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<2> |        18.503(R)|      SLOW  |        10.543(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<3> |        20.399(R)|      SLOW  |        11.742(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<4> |        22.013(R)|      SLOW  |        11.920(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<5> |        19.821(R)|      SLOW  |        11.333(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<6> |        19.463(R)|      SLOW  |        11.077(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<7> |        19.098(R)|      SLOW  |        11.117(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<8> |        18.723(R)|      SLOW  |        10.877(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<9> |        20.205(R)|      SLOW  |        11.699(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<10>|        20.792(R)|      SLOW  |        11.962(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<11>|        22.220(R)|      SLOW  |        12.873(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<12>|        19.855(R)|      SLOW  |        11.405(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<13>|        19.821(R)|      SLOW  |        11.509(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<14>|        19.753(R)|      SLOW  |        11.116(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<15>|        19.156(R)|      SLOW  |        10.896(R)|      FAST  |CLK_BUFG          |   0.000|
FlashOE      |        19.192(R)|      SLOW  |        11.223(R)|      FAST  |CLK_BUFG          |   0.000|
FlashWE      |        19.389(R)|      SLOW  |        11.459(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<0>  |        14.582(R)|      SLOW  |         8.369(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<1>  |        15.180(R)|      SLOW  |         8.721(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<2>  |        15.296(R)|      SLOW  |         8.793(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<3>  |        14.960(R)|      SLOW  |         8.590(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<4>  |        18.611(R)|      SLOW  |        10.909(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<5>  |        18.241(R)|      SLOW  |        10.591(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<6>  |        18.454(R)|      SLOW  |        10.763(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<7>  |        18.310(R)|      SLOW  |        10.678(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<8>  |        17.374(R)|      SLOW  |        10.067(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<9>  |        17.689(R)|      SLOW  |        10.344(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<10> |        17.751(R)|      SLOW  |        10.380(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<11> |        17.485(R)|      SLOW  |        10.183(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<12> |        19.518(R)|      SLOW  |        11.439(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<13> |        17.993(R)|      SLOW  |        10.568(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<14> |        20.195(R)|      SLOW  |        11.887(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<15> |        17.121(R)|      SLOW  |        10.021(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<16> |        18.493(R)|      SLOW  |        10.824(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<17> |        16.891(R)|      SLOW  |         9.856(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<18> |        18.925(R)|      SLOW  |        11.040(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<19> |        16.956(R)|      SLOW  |         9.864(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<0>  |        20.422(R)|      SLOW  |        10.278(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<1>  |        23.722(R)|      SLOW  |        10.114(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<2>  |        22.996(R)|      SLOW  |         9.884(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<3>  |        23.361(R)|      SLOW  |        10.132(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<4>  |        24.069(R)|      SLOW  |        10.381(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<5>  |        20.967(R)|      SLOW  |         9.442(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<6>  |        19.049(R)|      SLOW  |        10.052(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<7>  |        23.361(R)|      SLOW  |        10.639(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<8>  |        21.061(R)|      SLOW  |        10.709(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<9>  |        20.532(R)|      SLOW  |        10.628(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<10> |        20.770(R)|      SLOW  |        10.582(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<11> |        19.716(R)|      SLOW  |        10.183(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<12> |        19.716(R)|      SLOW  |        10.489(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<13> |        22.103(R)|      SLOW  |        10.952(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<14> |        22.103(R)|      SLOW  |        10.823(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<15> |        21.865(R)|      SLOW  |        10.855(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<16> |        19.422(R)|      SLOW  |        10.258(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<17> |        19.422(R)|      SLOW  |        10.281(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<18> |        19.631(R)|      SLOW  |         9.506(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<19> |        19.886(R)|      SLOW  |        10.547(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<20> |        22.399(R)|      SLOW  |         9.567(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<21> |        22.399(R)|      SLOW  |         9.480(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<22> |        23.722(R)|      SLOW  |         9.869(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<23> |        22.996(R)|      SLOW  |        10.714(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<24> |        21.775(R)|      SLOW  |        10.405(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<25> |        21.775(R)|      SLOW  |        10.419(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<26> |        20.770(R)|      SLOW  |         9.972(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<27> |        20.750(R)|      SLOW  |        10.128(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<28> |        20.750(R)|      SLOW  |        10.250(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<29> |        20.233(R)|      SLOW  |        10.358(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<30> |        20.450(R)|      SLOW  |        10.184(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<31> |        20.450(R)|      SLOW  |        10.244(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1EN       |        16.665(R)|      SLOW  |         9.724(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1OE       |        19.581(R)|      SLOW  |        11.433(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1WE       |        17.596(R)|      SLOW  |        10.408(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<0>  |        17.929(R)|      SLOW  |        10.447(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<1>  |        16.484(R)|      SLOW  |         9.574(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<2>  |        18.034(R)|      SLOW  |        10.527(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<3>  |        16.936(R)|      SLOW  |         9.876(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<4>  |        18.532(R)|      SLOW  |        10.935(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<5>  |        17.418(R)|      SLOW  |        10.076(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<6>  |        17.869(R)|      SLOW  |        10.471(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<7>  |        19.013(R)|      SLOW  |        11.182(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<8>  |        17.122(R)|      SLOW  |         9.943(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<9>  |        17.861(R)|      SLOW  |        10.424(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<10> |        17.449(R)|      SLOW  |        10.191(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<11> |        17.415(R)|      SLOW  |        10.152(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<12> |        17.748(R)|      SLOW  |        10.327(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<13> |        18.045(R)|      SLOW  |        10.505(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<14> |        18.184(R)|      SLOW  |        10.587(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<15> |        15.459(R)|      SLOW  |         8.969(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<16> |        15.872(R)|      SLOW  |         9.220(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<17> |        17.396(R)|      SLOW  |        10.130(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<18> |        17.492(R)|      SLOW  |        10.196(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<19> |        18.529(R)|      SLOW  |        10.813(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<0>  |        22.486(R)|      SLOW  |        10.216(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<1>  |        22.152(R)|      SLOW  |        10.365(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<2>  |        22.119(R)|      SLOW  |        10.546(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<3>  |        22.178(R)|      SLOW  |        10.546(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<4>  |        21.989(R)|      SLOW  |        10.463(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<5>  |        22.102(R)|      SLOW  |        10.351(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<6>  |        22.311(R)|      SLOW  |        10.396(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<7>  |        21.564(R)|      SLOW  |        10.355(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<8>  |        23.106(R)|      SLOW  |         9.765(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<9>  |        23.106(R)|      SLOW  |         9.765(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<10> |        21.238(R)|      SLOW  |        10.274(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<11> |        21.238(R)|      SLOW  |        10.207(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<12> |        23.108(R)|      SLOW  |         9.720(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<13> |        21.466(R)|      SLOW  |        10.146(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<14> |        22.809(R)|      SLOW  |         9.637(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<15> |        23.364(R)|      SLOW  |         9.835(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<16> |        23.007(R)|      SLOW  |         9.099(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<17> |        23.007(R)|      SLOW  |         9.014(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<18> |        22.287(R)|      SLOW  |         8.902(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<19> |        22.649(R)|      SLOW  |         9.077(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<20> |        22.642(R)|      SLOW  |         9.482(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<21> |        21.898(R)|      SLOW  |         9.348(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<22> |        23.357(R)|      SLOW  |         9.776(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<23> |        23.357(R)|      SLOW  |         9.776(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<24> |        21.685(R)|      SLOW  |        10.376(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<25> |        21.478(R)|      SLOW  |        10.566(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<26> |        21.015(R)|      SLOW  |        10.274(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<27> |        21.015(R)|      SLOW  |        10.274(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<28> |        20.736(R)|      SLOW  |        10.147(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<29> |        20.718(R)|      SLOW  |        10.203(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<30> |        20.718(R)|      SLOW  |        10.203(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<31> |        23.103(R)|      SLOW  |         9.492(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2EN       |        17.369(R)|      SLOW  |        10.123(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2OE       |        19.942(R)|      SLOW  |        11.727(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2WE       |        19.701(R)|      SLOW  |        11.551(R)|      FAST  |CLK_BUFG          |   0.000|
led<0>       |        26.520(R)|      SLOW  |        13.105(R)|      FAST  |CLK_BUFG          |   0.000|
led<1>       |        25.817(R)|      SLOW  |        13.532(R)|      FAST  |CLK_BUFG          |   0.000|
led<2>       |        26.340(R)|      SLOW  |        12.972(R)|      FAST  |CLK_BUFG          |   0.000|
led<3>       |        25.645(R)|      SLOW  |        13.079(R)|      FAST  |CLK_BUFG          |   0.000|
led<4>       |        26.303(R)|      SLOW  |        13.376(R)|      FAST  |CLK_BUFG          |   0.000|
led<5>       |        24.938(R)|      SLOW  |        13.347(R)|      FAST  |CLK_BUFG          |   0.000|
led<6>       |        26.927(R)|      SLOW  |        13.452(R)|      FAST  |CLK_BUFG          |   0.000|
led<7>       |        26.667(R)|      SLOW  |        13.574(R)|      FAST  |CLK_BUFG          |   0.000|
led<8>       |        24.145(R)|      SLOW  |        13.127(R)|      FAST  |CLK_BUFG          |   0.000|
led<9>       |        26.421(R)|      SLOW  |        13.350(R)|      FAST  |CLK_BUFG          |   0.000|
led<10>      |        28.639(R)|      SLOW  |        12.843(R)|      FAST  |CLK_BUFG          |   0.000|
led<11>      |        25.800(R)|      SLOW  |        13.602(R)|      FAST  |CLK_BUFG          |   0.000|
led<12>      |        25.162(R)|      SLOW  |        12.794(R)|      FAST  |CLK_BUFG          |   0.000|
led<13>      |        25.076(R)|      SLOW  |        13.298(R)|      FAST  |CLK_BUFG          |   0.000|
led<14>      |        25.459(R)|      SLOW  |        12.854(R)|      FAST  |CLK_BUFG          |   0.000|
led<15>      |        24.456(R)|      SLOW  |        13.225(R)|      FAST  |CLK_BUFG          |   0.000|
-------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock SW<19> to Pad
-------------+-----------------+------------+-----------------+------------+------------------+--------+
             |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination  |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
-------------+-----------------+------------+-----------------+------------+------------------+--------+
DYP1<0>      |        22.147(R)|      SLOW  |        12.692(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<1>      |        22.755(R)|      SLOW  |        12.854(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<2>      |        22.862(R)|      SLOW  |        12.902(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<3>      |        23.030(R)|      SLOW  |        13.049(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<4>      |        22.361(R)|      SLOW  |        12.837(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<5>      |        23.003(R)|      SLOW  |        12.988(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<6>      |        22.829(R)|      SLOW  |        12.877(R)|      FAST  |CLK_BUFG          |   0.000|
DYP2<2>      |        23.240(R)|      SLOW  |        13.844(R)|      FAST  |CLK_BUFG          |   0.000|
DYP2<3>      |        23.288(R)|      SLOW  |        13.897(R)|      FAST  |CLK_BUFG          |   0.000|
DYP2<4>      |        21.990(R)|      SLOW  |        13.132(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<1> |        20.464(R)|      SLOW  |        12.027(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<2> |        20.488(R)|      SLOW  |        12.046(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<3> |        20.689(R)|      SLOW  |        12.154(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<4> |        20.796(R)|      SLOW  |        12.227(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<5> |        20.857(R)|      SLOW  |        12.283(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<6> |        21.026(R)|      SLOW  |        12.396(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<7> |        20.879(R)|      SLOW  |        12.240(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<8> |        20.488(R)|      SLOW  |        12.020(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<9> |        20.580(R)|      SLOW  |        12.103(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<10>|        20.745(R)|      SLOW  |        12.214(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<11>|        21.112(R)|      SLOW  |        12.509(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<12>|        21.336(R)|      SLOW  |        12.578(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<13>|        21.090(R)|      SLOW  |        12.473(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<14>|        21.087(R)|      SLOW  |        12.434(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<15>|        21.372(R)|      SLOW  |        12.546(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<16>|        20.968(R)|      SLOW  |        12.334(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<17>|        20.849(R)|      SLOW  |        12.290(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<18>|        20.870(R)|      SLOW  |        12.292(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<19>|        20.409(R)|      SLOW  |        11.981(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<20>|        20.314(R)|      SLOW  |        11.891(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<21>|        18.738(R)|      SLOW  |        10.996(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<22>|        20.051(R)|      SLOW  |        11.738(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<0> |        20.289(R)|      SLOW  |        11.310(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<1> |        19.716(R)|      SLOW  |        11.155(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<2> |        18.193(R)|      SLOW  |        10.364(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<3> |        20.089(R)|      SLOW  |        11.563(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<4> |        21.703(R)|      SLOW  |        11.741(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<5> |        19.511(R)|      SLOW  |        11.154(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<6> |        19.153(R)|      SLOW  |        10.898(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<7> |        18.788(R)|      SLOW  |        10.938(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<8> |        18.413(R)|      SLOW  |        10.698(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<9> |        19.895(R)|      SLOW  |        11.520(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<10>|        20.482(R)|      SLOW  |        11.783(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<11>|        21.910(R)|      SLOW  |        12.694(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<12>|        19.545(R)|      SLOW  |        11.226(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<13>|        19.511(R)|      SLOW  |        11.330(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<14>|        19.443(R)|      SLOW  |        10.937(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<15>|        18.846(R)|      SLOW  |        10.717(R)|      FAST  |CLK_BUFG          |   0.000|
FlashOE      |        18.882(R)|      SLOW  |        11.044(R)|      FAST  |CLK_BUFG          |   0.000|
FlashWE      |        19.079(R)|      SLOW  |        11.280(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<0>  |        14.272(R)|      SLOW  |         8.190(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<1>  |        14.870(R)|      SLOW  |         8.542(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<2>  |        14.986(R)|      SLOW  |         8.614(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<3>  |        14.650(R)|      SLOW  |         8.411(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<4>  |        18.301(R)|      SLOW  |        10.730(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<5>  |        17.931(R)|      SLOW  |        10.412(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<6>  |        18.144(R)|      SLOW  |        10.584(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<7>  |        18.000(R)|      SLOW  |        10.499(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<8>  |        17.064(R)|      SLOW  |         9.888(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<9>  |        17.379(R)|      SLOW  |        10.165(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<10> |        17.441(R)|      SLOW  |        10.201(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<11> |        17.175(R)|      SLOW  |        10.004(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<12> |        19.208(R)|      SLOW  |        11.260(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<13> |        17.683(R)|      SLOW  |        10.389(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<14> |        19.885(R)|      SLOW  |        11.708(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<15> |        16.811(R)|      SLOW  |         9.842(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<16> |        18.183(R)|      SLOW  |        10.645(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<17> |        16.581(R)|      SLOW  |         9.677(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<18> |        18.615(R)|      SLOW  |        10.861(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<19> |        16.646(R)|      SLOW  |         9.685(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<0>  |        20.112(R)|      SLOW  |        10.099(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<1>  |        23.412(R)|      SLOW  |         9.935(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<2>  |        22.686(R)|      SLOW  |         9.705(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<3>  |        23.051(R)|      SLOW  |         9.953(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<4>  |        23.759(R)|      SLOW  |        10.202(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<5>  |        20.657(R)|      SLOW  |         9.263(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<6>  |        18.739(R)|      SLOW  |         9.873(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<7>  |        23.051(R)|      SLOW  |        10.460(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<8>  |        20.751(R)|      SLOW  |        10.530(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<9>  |        20.222(R)|      SLOW  |        10.449(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<10> |        20.460(R)|      SLOW  |        10.403(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<11> |        19.406(R)|      SLOW  |        10.004(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<12> |        19.406(R)|      SLOW  |        10.310(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<13> |        21.793(R)|      SLOW  |        10.773(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<14> |        21.793(R)|      SLOW  |        10.644(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<15> |        21.555(R)|      SLOW  |        10.676(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<16> |        19.112(R)|      SLOW  |        10.079(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<17> |        19.112(R)|      SLOW  |        10.102(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<18> |        19.321(R)|      SLOW  |         9.327(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<19> |        19.576(R)|      SLOW  |        10.368(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<20> |        22.089(R)|      SLOW  |         9.388(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<21> |        22.089(R)|      SLOW  |         9.301(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<22> |        23.412(R)|      SLOW  |         9.690(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<23> |        22.686(R)|      SLOW  |        10.535(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<24> |        21.465(R)|      SLOW  |        10.226(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<25> |        21.465(R)|      SLOW  |        10.240(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<26> |        20.460(R)|      SLOW  |         9.793(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<27> |        20.440(R)|      SLOW  |         9.949(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<28> |        20.440(R)|      SLOW  |        10.071(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<29> |        19.923(R)|      SLOW  |        10.179(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<30> |        20.140(R)|      SLOW  |        10.005(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<31> |        20.140(R)|      SLOW  |        10.065(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1EN       |        16.355(R)|      SLOW  |         9.545(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1OE       |        19.271(R)|      SLOW  |        11.254(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1WE       |        17.286(R)|      SLOW  |        10.229(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<0>  |        17.619(R)|      SLOW  |        10.268(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<1>  |        16.174(R)|      SLOW  |         9.395(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<2>  |        17.724(R)|      SLOW  |        10.348(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<3>  |        16.626(R)|      SLOW  |         9.697(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<4>  |        18.222(R)|      SLOW  |        10.756(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<5>  |        17.108(R)|      SLOW  |         9.897(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<6>  |        17.559(R)|      SLOW  |        10.292(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<7>  |        18.703(R)|      SLOW  |        11.003(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<8>  |        16.812(R)|      SLOW  |         9.764(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<9>  |        17.551(R)|      SLOW  |        10.245(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<10> |        17.139(R)|      SLOW  |        10.012(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<11> |        17.105(R)|      SLOW  |         9.973(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<12> |        17.438(R)|      SLOW  |        10.148(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<13> |        17.735(R)|      SLOW  |        10.326(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<14> |        17.874(R)|      SLOW  |        10.408(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<15> |        15.149(R)|      SLOW  |         8.790(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<16> |        15.562(R)|      SLOW  |         9.041(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<17> |        17.086(R)|      SLOW  |         9.951(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<18> |        17.182(R)|      SLOW  |        10.017(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<19> |        18.219(R)|      SLOW  |        10.634(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<0>  |        22.176(R)|      SLOW  |        10.037(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<1>  |        21.842(R)|      SLOW  |        10.186(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<2>  |        21.809(R)|      SLOW  |        10.367(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<3>  |        21.868(R)|      SLOW  |        10.367(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<4>  |        21.679(R)|      SLOW  |        10.284(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<5>  |        21.792(R)|      SLOW  |        10.172(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<6>  |        22.001(R)|      SLOW  |        10.217(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<7>  |        21.254(R)|      SLOW  |        10.176(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<8>  |        22.796(R)|      SLOW  |         9.586(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<9>  |        22.796(R)|      SLOW  |         9.586(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<10> |        20.928(R)|      SLOW  |        10.095(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<11> |        20.928(R)|      SLOW  |        10.028(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<12> |        22.798(R)|      SLOW  |         9.541(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<13> |        21.156(R)|      SLOW  |         9.967(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<14> |        22.499(R)|      SLOW  |         9.458(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<15> |        23.054(R)|      SLOW  |         9.656(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<16> |        22.697(R)|      SLOW  |         8.920(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<17> |        22.697(R)|      SLOW  |         8.835(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<18> |        21.977(R)|      SLOW  |         8.723(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<19> |        22.339(R)|      SLOW  |         8.898(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<20> |        22.332(R)|      SLOW  |         9.303(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<21> |        21.588(R)|      SLOW  |         9.169(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<22> |        23.047(R)|      SLOW  |         9.597(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<23> |        23.047(R)|      SLOW  |         9.597(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<24> |        21.375(R)|      SLOW  |        10.197(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<25> |        21.168(R)|      SLOW  |        10.387(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<26> |        20.705(R)|      SLOW  |        10.095(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<27> |        20.705(R)|      SLOW  |        10.095(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<28> |        20.426(R)|      SLOW  |         9.968(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<29> |        20.408(R)|      SLOW  |        10.024(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<30> |        20.408(R)|      SLOW  |        10.024(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<31> |        22.793(R)|      SLOW  |         9.313(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2EN       |        17.059(R)|      SLOW  |         9.944(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2OE       |        19.632(R)|      SLOW  |        11.548(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2WE       |        19.391(R)|      SLOW  |        11.372(R)|      FAST  |CLK_BUFG          |   0.000|
led<0>       |        26.210(R)|      SLOW  |        12.926(R)|      FAST  |CLK_BUFG          |   0.000|
led<1>       |        25.507(R)|      SLOW  |        13.353(R)|      FAST  |CLK_BUFG          |   0.000|
led<2>       |        26.030(R)|      SLOW  |        12.793(R)|      FAST  |CLK_BUFG          |   0.000|
led<3>       |        25.335(R)|      SLOW  |        12.900(R)|      FAST  |CLK_BUFG          |   0.000|
led<4>       |        25.993(R)|      SLOW  |        13.197(R)|      FAST  |CLK_BUFG          |   0.000|
led<5>       |        24.628(R)|      SLOW  |        13.168(R)|      FAST  |CLK_BUFG          |   0.000|
led<6>       |        26.617(R)|      SLOW  |        13.273(R)|      FAST  |CLK_BUFG          |   0.000|
led<7>       |        26.357(R)|      SLOW  |        13.395(R)|      FAST  |CLK_BUFG          |   0.000|
led<8>       |        23.835(R)|      SLOW  |        12.948(R)|      FAST  |CLK_BUFG          |   0.000|
led<9>       |        26.111(R)|      SLOW  |        13.171(R)|      FAST  |CLK_BUFG          |   0.000|
led<10>      |        28.329(R)|      SLOW  |        12.664(R)|      FAST  |CLK_BUFG          |   0.000|
led<11>      |        25.490(R)|      SLOW  |        13.423(R)|      FAST  |CLK_BUFG          |   0.000|
led<12>      |        24.852(R)|      SLOW  |        12.615(R)|      FAST  |CLK_BUFG          |   0.000|
led<13>      |        24.766(R)|      SLOW  |        13.119(R)|      FAST  |CLK_BUFG          |   0.000|
led<14>      |        25.149(R)|      SLOW  |        12.675(R)|      FAST  |CLK_BUFG          |   0.000|
led<15>      |        24.146(R)|      SLOW  |        13.046(R)|      FAST  |CLK_BUFG          |   0.000|
-------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock SW<20> to Pad
-------------+-----------------+------------+-----------------+------------+------------------+--------+
             |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination  |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
-------------+-----------------+------------+-----------------+------------+------------------+--------+
DYP1<0>      |        22.347(R)|      SLOW  |        12.816(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<1>      |        22.955(R)|      SLOW  |        12.978(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<2>      |        23.062(R)|      SLOW  |        13.026(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<3>      |        23.230(R)|      SLOW  |        13.173(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<4>      |        22.561(R)|      SLOW  |        12.961(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<5>      |        23.203(R)|      SLOW  |        13.112(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<6>      |        23.029(R)|      SLOW  |        13.001(R)|      FAST  |CLK_BUFG          |   0.000|
DYP2<2>      |        23.440(R)|      SLOW  |        13.968(R)|      FAST  |CLK_BUFG          |   0.000|
DYP2<3>      |        23.488(R)|      SLOW  |        14.021(R)|      FAST  |CLK_BUFG          |   0.000|
DYP2<4>      |        22.190(R)|      SLOW  |        13.256(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<1> |        20.664(R)|      SLOW  |        12.151(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<2> |        20.688(R)|      SLOW  |        12.170(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<3> |        20.889(R)|      SLOW  |        12.278(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<4> |        20.996(R)|      SLOW  |        12.351(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<5> |        21.057(R)|      SLOW  |        12.407(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<6> |        21.226(R)|      SLOW  |        12.520(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<7> |        21.079(R)|      SLOW  |        12.364(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<8> |        20.688(R)|      SLOW  |        12.144(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<9> |        20.780(R)|      SLOW  |        12.227(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<10>|        20.945(R)|      SLOW  |        12.338(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<11>|        21.312(R)|      SLOW  |        12.633(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<12>|        21.536(R)|      SLOW  |        12.702(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<13>|        21.290(R)|      SLOW  |        12.597(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<14>|        21.287(R)|      SLOW  |        12.558(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<15>|        21.572(R)|      SLOW  |        12.670(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<16>|        21.168(R)|      SLOW  |        12.458(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<17>|        21.049(R)|      SLOW  |        12.414(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<18>|        21.070(R)|      SLOW  |        12.416(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<19>|        20.609(R)|      SLOW  |        12.105(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<20>|        20.514(R)|      SLOW  |        12.015(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<21>|        18.938(R)|      SLOW  |        11.120(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<22>|        20.251(R)|      SLOW  |        11.862(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<0> |        20.489(R)|      SLOW  |        11.434(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<1> |        19.916(R)|      SLOW  |        11.279(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<2> |        18.393(R)|      SLOW  |        10.488(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<3> |        20.289(R)|      SLOW  |        11.687(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<4> |        21.903(R)|      SLOW  |        11.865(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<5> |        19.711(R)|      SLOW  |        11.278(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<6> |        19.353(R)|      SLOW  |        11.022(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<7> |        18.988(R)|      SLOW  |        11.062(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<8> |        18.613(R)|      SLOW  |        10.822(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<9> |        20.095(R)|      SLOW  |        11.644(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<10>|        20.682(R)|      SLOW  |        11.907(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<11>|        22.110(R)|      SLOW  |        12.818(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<12>|        19.745(R)|      SLOW  |        11.350(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<13>|        19.711(R)|      SLOW  |        11.454(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<14>|        19.643(R)|      SLOW  |        11.061(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<15>|        19.046(R)|      SLOW  |        10.841(R)|      FAST  |CLK_BUFG          |   0.000|
FlashOE      |        19.082(R)|      SLOW  |        11.168(R)|      FAST  |CLK_BUFG          |   0.000|
FlashWE      |        19.279(R)|      SLOW  |        11.404(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<0>  |        14.472(R)|      SLOW  |         8.314(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<1>  |        15.070(R)|      SLOW  |         8.666(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<2>  |        15.186(R)|      SLOW  |         8.738(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<3>  |        14.850(R)|      SLOW  |         8.535(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<4>  |        18.501(R)|      SLOW  |        10.854(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<5>  |        18.131(R)|      SLOW  |        10.536(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<6>  |        18.344(R)|      SLOW  |        10.708(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<7>  |        18.200(R)|      SLOW  |        10.623(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<8>  |        17.264(R)|      SLOW  |        10.012(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<9>  |        17.579(R)|      SLOW  |        10.289(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<10> |        17.641(R)|      SLOW  |        10.325(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<11> |        17.375(R)|      SLOW  |        10.128(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<12> |        19.408(R)|      SLOW  |        11.384(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<13> |        17.883(R)|      SLOW  |        10.513(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<14> |        20.085(R)|      SLOW  |        11.832(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<15> |        17.011(R)|      SLOW  |         9.966(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<16> |        18.383(R)|      SLOW  |        10.769(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<17> |        16.781(R)|      SLOW  |         9.801(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<18> |        18.815(R)|      SLOW  |        10.985(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<19> |        16.846(R)|      SLOW  |         9.809(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<0>  |        20.312(R)|      SLOW  |        10.223(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<1>  |        23.612(R)|      SLOW  |        10.059(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<2>  |        22.886(R)|      SLOW  |         9.829(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<3>  |        23.251(R)|      SLOW  |        10.077(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<4>  |        23.959(R)|      SLOW  |        10.326(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<5>  |        20.857(R)|      SLOW  |         9.387(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<6>  |        18.939(R)|      SLOW  |         9.997(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<7>  |        23.251(R)|      SLOW  |        10.584(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<8>  |        20.951(R)|      SLOW  |        10.654(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<9>  |        20.422(R)|      SLOW  |        10.573(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<10> |        20.660(R)|      SLOW  |        10.527(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<11> |        19.606(R)|      SLOW  |        10.128(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<12> |        19.606(R)|      SLOW  |        10.434(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<13> |        21.993(R)|      SLOW  |        10.897(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<14> |        21.993(R)|      SLOW  |        10.768(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<15> |        21.755(R)|      SLOW  |        10.800(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<16> |        19.312(R)|      SLOW  |        10.203(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<17> |        19.312(R)|      SLOW  |        10.226(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<18> |        19.521(R)|      SLOW  |         9.451(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<19> |        19.776(R)|      SLOW  |        10.492(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<20> |        22.289(R)|      SLOW  |         9.512(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<21> |        22.289(R)|      SLOW  |         9.425(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<22> |        23.612(R)|      SLOW  |         9.814(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<23> |        22.886(R)|      SLOW  |        10.659(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<24> |        21.665(R)|      SLOW  |        10.350(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<25> |        21.665(R)|      SLOW  |        10.364(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<26> |        20.660(R)|      SLOW  |         9.917(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<27> |        20.640(R)|      SLOW  |        10.073(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<28> |        20.640(R)|      SLOW  |        10.195(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<29> |        20.123(R)|      SLOW  |        10.303(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<30> |        20.340(R)|      SLOW  |        10.129(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<31> |        20.340(R)|      SLOW  |        10.189(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1EN       |        16.555(R)|      SLOW  |         9.669(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1OE       |        19.471(R)|      SLOW  |        11.378(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1WE       |        17.486(R)|      SLOW  |        10.353(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<0>  |        17.819(R)|      SLOW  |        10.392(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<1>  |        16.374(R)|      SLOW  |         9.519(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<2>  |        17.924(R)|      SLOW  |        10.472(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<3>  |        16.826(R)|      SLOW  |         9.821(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<4>  |        18.422(R)|      SLOW  |        10.880(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<5>  |        17.308(R)|      SLOW  |        10.021(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<6>  |        17.759(R)|      SLOW  |        10.416(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<7>  |        18.903(R)|      SLOW  |        11.127(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<8>  |        17.012(R)|      SLOW  |         9.888(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<9>  |        17.751(R)|      SLOW  |        10.369(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<10> |        17.339(R)|      SLOW  |        10.136(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<11> |        17.305(R)|      SLOW  |        10.097(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<12> |        17.638(R)|      SLOW  |        10.272(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<13> |        17.935(R)|      SLOW  |        10.450(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<14> |        18.074(R)|      SLOW  |        10.532(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<15> |        15.349(R)|      SLOW  |         8.914(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<16> |        15.762(R)|      SLOW  |         9.165(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<17> |        17.286(R)|      SLOW  |        10.075(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<18> |        17.382(R)|      SLOW  |        10.141(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<19> |        18.419(R)|      SLOW  |        10.758(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<0>  |        22.376(R)|      SLOW  |        10.161(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<1>  |        22.042(R)|      SLOW  |        10.310(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<2>  |        22.009(R)|      SLOW  |        10.491(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<3>  |        22.068(R)|      SLOW  |        10.491(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<4>  |        21.879(R)|      SLOW  |        10.408(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<5>  |        21.992(R)|      SLOW  |        10.296(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<6>  |        22.201(R)|      SLOW  |        10.341(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<7>  |        21.454(R)|      SLOW  |        10.300(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<8>  |        22.996(R)|      SLOW  |         9.710(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<9>  |        22.996(R)|      SLOW  |         9.710(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<10> |        21.128(R)|      SLOW  |        10.219(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<11> |        21.128(R)|      SLOW  |        10.152(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<12> |        22.998(R)|      SLOW  |         9.665(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<13> |        21.356(R)|      SLOW  |        10.091(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<14> |        22.699(R)|      SLOW  |         9.582(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<15> |        23.254(R)|      SLOW  |         9.780(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<16> |        22.897(R)|      SLOW  |         9.044(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<17> |        22.897(R)|      SLOW  |         8.959(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<18> |        22.177(R)|      SLOW  |         8.847(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<19> |        22.539(R)|      SLOW  |         9.022(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<20> |        22.532(R)|      SLOW  |         9.427(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<21> |        21.788(R)|      SLOW  |         9.293(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<22> |        23.247(R)|      SLOW  |         9.721(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<23> |        23.247(R)|      SLOW  |         9.721(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<24> |        21.575(R)|      SLOW  |        10.321(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<25> |        21.368(R)|      SLOW  |        10.511(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<26> |        20.905(R)|      SLOW  |        10.219(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<27> |        20.905(R)|      SLOW  |        10.219(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<28> |        20.626(R)|      SLOW  |        10.092(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<29> |        20.608(R)|      SLOW  |        10.148(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<30> |        20.608(R)|      SLOW  |        10.148(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<31> |        22.993(R)|      SLOW  |         9.437(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2EN       |        17.259(R)|      SLOW  |        10.068(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2OE       |        19.832(R)|      SLOW  |        11.672(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2WE       |        19.591(R)|      SLOW  |        11.496(R)|      FAST  |CLK_BUFG          |   0.000|
led<0>       |        26.410(R)|      SLOW  |        13.050(R)|      FAST  |CLK_BUFG          |   0.000|
led<1>       |        25.707(R)|      SLOW  |        13.477(R)|      FAST  |CLK_BUFG          |   0.000|
led<2>       |        26.230(R)|      SLOW  |        12.917(R)|      FAST  |CLK_BUFG          |   0.000|
led<3>       |        25.535(R)|      SLOW  |        13.024(R)|      FAST  |CLK_BUFG          |   0.000|
led<4>       |        26.193(R)|      SLOW  |        13.321(R)|      FAST  |CLK_BUFG          |   0.000|
led<5>       |        24.828(R)|      SLOW  |        13.292(R)|      FAST  |CLK_BUFG          |   0.000|
led<6>       |        26.817(R)|      SLOW  |        13.397(R)|      FAST  |CLK_BUFG          |   0.000|
led<7>       |        26.557(R)|      SLOW  |        13.519(R)|      FAST  |CLK_BUFG          |   0.000|
led<8>       |        24.035(R)|      SLOW  |        13.072(R)|      FAST  |CLK_BUFG          |   0.000|
led<9>       |        26.311(R)|      SLOW  |        13.295(R)|      FAST  |CLK_BUFG          |   0.000|
led<10>      |        28.529(R)|      SLOW  |        12.788(R)|      FAST  |CLK_BUFG          |   0.000|
led<11>      |        25.690(R)|      SLOW  |        13.547(R)|      FAST  |CLK_BUFG          |   0.000|
led<12>      |        25.052(R)|      SLOW  |        12.739(R)|      FAST  |CLK_BUFG          |   0.000|
led<13>      |        24.966(R)|      SLOW  |        13.243(R)|      FAST  |CLK_BUFG          |   0.000|
led<14>      |        25.349(R)|      SLOW  |        12.799(R)|      FAST  |CLK_BUFG          |   0.000|
led<15>      |        24.346(R)|      SLOW  |        13.170(R)|      FAST  |CLK_BUFG          |   0.000|
-------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock SW<21> to Pad
-------------+-----------------+------------+-----------------+------------+------------------+--------+
             |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination  |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
-------------+-----------------+------------+-----------------+------------+------------------+--------+
DYP1<0>      |        21.437(R)|      SLOW  |        12.297(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<1>      |        22.045(R)|      SLOW  |        12.459(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<2>      |        22.152(R)|      SLOW  |        12.507(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<3>      |        22.320(R)|      SLOW  |        12.654(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<4>      |        21.651(R)|      SLOW  |        12.442(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<5>      |        22.293(R)|      SLOW  |        12.593(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<6>      |        22.119(R)|      SLOW  |        12.482(R)|      FAST  |CLK_BUFG          |   0.000|
DYP2<2>      |        22.530(R)|      SLOW  |        13.449(R)|      FAST  |CLK_BUFG          |   0.000|
DYP2<3>      |        22.578(R)|      SLOW  |        13.502(R)|      FAST  |CLK_BUFG          |   0.000|
DYP2<4>      |        21.280(R)|      SLOW  |        12.737(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<1> |        19.754(R)|      SLOW  |        11.632(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<2> |        19.778(R)|      SLOW  |        11.651(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<3> |        19.979(R)|      SLOW  |        11.759(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<4> |        20.086(R)|      SLOW  |        11.832(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<5> |        20.147(R)|      SLOW  |        11.888(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<6> |        20.316(R)|      SLOW  |        12.001(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<7> |        20.169(R)|      SLOW  |        11.845(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<8> |        19.778(R)|      SLOW  |        11.625(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<9> |        19.870(R)|      SLOW  |        11.708(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<10>|        20.035(R)|      SLOW  |        11.819(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<11>|        20.402(R)|      SLOW  |        12.114(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<12>|        20.626(R)|      SLOW  |        12.183(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<13>|        20.380(R)|      SLOW  |        12.078(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<14>|        20.377(R)|      SLOW  |        12.039(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<15>|        20.662(R)|      SLOW  |        12.151(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<16>|        20.258(R)|      SLOW  |        11.939(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<17>|        20.139(R)|      SLOW  |        11.895(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<18>|        20.160(R)|      SLOW  |        11.897(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<19>|        19.699(R)|      SLOW  |        11.586(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<20>|        19.604(R)|      SLOW  |        11.496(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<21>|        18.028(R)|      SLOW  |        10.601(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<22>|        19.341(R)|      SLOW  |        11.343(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<0> |        19.579(R)|      SLOW  |        10.915(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<1> |        19.006(R)|      SLOW  |        10.760(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<2> |        17.483(R)|      SLOW  |         9.969(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<3> |        19.379(R)|      SLOW  |        11.168(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<4> |        20.993(R)|      SLOW  |        11.346(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<5> |        18.801(R)|      SLOW  |        10.759(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<6> |        18.443(R)|      SLOW  |        10.503(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<7> |        18.078(R)|      SLOW  |        10.543(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<8> |        17.703(R)|      SLOW  |        10.303(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<9> |        19.185(R)|      SLOW  |        11.125(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<10>|        19.772(R)|      SLOW  |        11.388(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<11>|        21.200(R)|      SLOW  |        12.299(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<12>|        18.835(R)|      SLOW  |        10.831(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<13>|        18.801(R)|      SLOW  |        10.935(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<14>|        18.733(R)|      SLOW  |        10.542(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<15>|        18.136(R)|      SLOW  |        10.322(R)|      FAST  |CLK_BUFG          |   0.000|
FlashOE      |        18.172(R)|      SLOW  |        10.649(R)|      FAST  |CLK_BUFG          |   0.000|
FlashWE      |        18.369(R)|      SLOW  |        10.885(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<0>  |        13.562(R)|      SLOW  |         7.795(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<1>  |        14.160(R)|      SLOW  |         8.147(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<2>  |        14.276(R)|      SLOW  |         8.219(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<3>  |        13.940(R)|      SLOW  |         8.016(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<4>  |        17.591(R)|      SLOW  |        10.335(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<5>  |        17.221(R)|      SLOW  |        10.017(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<6>  |        17.434(R)|      SLOW  |        10.189(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<7>  |        17.290(R)|      SLOW  |        10.104(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<8>  |        16.354(R)|      SLOW  |         9.493(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<9>  |        16.669(R)|      SLOW  |         9.770(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<10> |        16.731(R)|      SLOW  |         9.806(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<11> |        16.465(R)|      SLOW  |         9.609(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<12> |        18.498(R)|      SLOW  |        10.865(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<13> |        16.973(R)|      SLOW  |         9.994(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<14> |        19.175(R)|      SLOW  |        11.313(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<15> |        16.101(R)|      SLOW  |         9.447(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<16> |        17.473(R)|      SLOW  |        10.250(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<17> |        15.871(R)|      SLOW  |         9.282(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<18> |        17.905(R)|      SLOW  |        10.466(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<19> |        15.936(R)|      SLOW  |         9.290(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<0>  |        19.402(R)|      SLOW  |         9.704(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<1>  |        22.702(R)|      SLOW  |         9.540(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<2>  |        21.976(R)|      SLOW  |         9.310(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<3>  |        22.341(R)|      SLOW  |         9.558(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<4>  |        23.049(R)|      SLOW  |         9.807(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<5>  |        19.947(R)|      SLOW  |         8.868(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<6>  |        18.029(R)|      SLOW  |         9.478(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<7>  |        22.341(R)|      SLOW  |        10.065(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<8>  |        20.041(R)|      SLOW  |        10.135(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<9>  |        19.512(R)|      SLOW  |        10.054(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<10> |        19.750(R)|      SLOW  |        10.008(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<11> |        18.696(R)|      SLOW  |         9.609(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<12> |        18.696(R)|      SLOW  |         9.915(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<13> |        21.083(R)|      SLOW  |        10.378(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<14> |        21.083(R)|      SLOW  |        10.249(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<15> |        20.845(R)|      SLOW  |        10.281(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<16> |        18.402(R)|      SLOW  |         9.684(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<17> |        18.402(R)|      SLOW  |         9.707(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<18> |        18.611(R)|      SLOW  |         8.932(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<19> |        18.866(R)|      SLOW  |         9.973(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<20> |        21.379(R)|      SLOW  |         8.993(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<21> |        21.379(R)|      SLOW  |         8.906(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<22> |        22.702(R)|      SLOW  |         9.295(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<23> |        21.976(R)|      SLOW  |        10.140(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<24> |        20.755(R)|      SLOW  |         9.831(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<25> |        20.755(R)|      SLOW  |         9.845(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<26> |        19.750(R)|      SLOW  |         9.398(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<27> |        19.730(R)|      SLOW  |         9.554(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<28> |        19.730(R)|      SLOW  |         9.676(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<29> |        19.213(R)|      SLOW  |         9.784(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<30> |        19.430(R)|      SLOW  |         9.610(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<31> |        19.430(R)|      SLOW  |         9.670(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1EN       |        15.645(R)|      SLOW  |         9.150(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1OE       |        18.561(R)|      SLOW  |        10.859(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1WE       |        16.576(R)|      SLOW  |         9.834(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<0>  |        16.909(R)|      SLOW  |         9.873(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<1>  |        15.464(R)|      SLOW  |         9.000(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<2>  |        17.014(R)|      SLOW  |         9.953(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<3>  |        15.916(R)|      SLOW  |         9.302(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<4>  |        17.512(R)|      SLOW  |        10.361(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<5>  |        16.398(R)|      SLOW  |         9.502(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<6>  |        16.849(R)|      SLOW  |         9.897(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<7>  |        17.993(R)|      SLOW  |        10.608(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<8>  |        16.102(R)|      SLOW  |         9.369(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<9>  |        16.841(R)|      SLOW  |         9.850(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<10> |        16.429(R)|      SLOW  |         9.617(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<11> |        16.395(R)|      SLOW  |         9.578(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<12> |        16.728(R)|      SLOW  |         9.753(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<13> |        17.025(R)|      SLOW  |         9.931(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<14> |        17.164(R)|      SLOW  |        10.013(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<15> |        14.439(R)|      SLOW  |         8.395(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<16> |        14.852(R)|      SLOW  |         8.646(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<17> |        16.376(R)|      SLOW  |         9.556(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<18> |        16.472(R)|      SLOW  |         9.622(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<19> |        17.509(R)|      SLOW  |        10.239(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<0>  |        21.466(R)|      SLOW  |         9.642(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<1>  |        21.132(R)|      SLOW  |         9.791(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<2>  |        21.099(R)|      SLOW  |         9.972(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<3>  |        21.158(R)|      SLOW  |         9.972(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<4>  |        20.969(R)|      SLOW  |         9.889(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<5>  |        21.082(R)|      SLOW  |         9.777(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<6>  |        21.291(R)|      SLOW  |         9.822(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<7>  |        20.544(R)|      SLOW  |         9.781(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<8>  |        22.086(R)|      SLOW  |         9.191(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<9>  |        22.086(R)|      SLOW  |         9.191(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<10> |        20.218(R)|      SLOW  |         9.700(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<11> |        20.218(R)|      SLOW  |         9.633(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<12> |        22.088(R)|      SLOW  |         9.146(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<13> |        20.446(R)|      SLOW  |         9.572(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<14> |        21.789(R)|      SLOW  |         9.063(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<15> |        22.344(R)|      SLOW  |         9.261(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<16> |        21.987(R)|      SLOW  |         8.525(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<17> |        21.987(R)|      SLOW  |         8.440(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<18> |        21.267(R)|      SLOW  |         8.328(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<19> |        21.629(R)|      SLOW  |         8.503(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<20> |        21.622(R)|      SLOW  |         8.908(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<21> |        20.878(R)|      SLOW  |         8.774(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<22> |        22.337(R)|      SLOW  |         9.202(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<23> |        22.337(R)|      SLOW  |         9.202(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<24> |        20.665(R)|      SLOW  |         9.802(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<25> |        20.458(R)|      SLOW  |         9.992(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<26> |        19.995(R)|      SLOW  |         9.700(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<27> |        19.995(R)|      SLOW  |         9.700(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<28> |        19.716(R)|      SLOW  |         9.573(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<29> |        19.698(R)|      SLOW  |         9.629(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<30> |        19.698(R)|      SLOW  |         9.629(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<31> |        22.083(R)|      SLOW  |         8.918(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2EN       |        16.349(R)|      SLOW  |         9.549(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2OE       |        18.922(R)|      SLOW  |        11.153(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2WE       |        18.681(R)|      SLOW  |        10.977(R)|      FAST  |CLK_BUFG          |   0.000|
led<0>       |        25.500(R)|      SLOW  |        12.531(R)|      FAST  |CLK_BUFG          |   0.000|
led<1>       |        24.797(R)|      SLOW  |        12.958(R)|      FAST  |CLK_BUFG          |   0.000|
led<2>       |        25.320(R)|      SLOW  |        12.398(R)|      FAST  |CLK_BUFG          |   0.000|
led<3>       |        24.625(R)|      SLOW  |        12.505(R)|      FAST  |CLK_BUFG          |   0.000|
led<4>       |        25.283(R)|      SLOW  |        12.802(R)|      FAST  |CLK_BUFG          |   0.000|
led<5>       |        23.918(R)|      SLOW  |        12.773(R)|      FAST  |CLK_BUFG          |   0.000|
led<6>       |        25.907(R)|      SLOW  |        12.878(R)|      FAST  |CLK_BUFG          |   0.000|
led<7>       |        25.647(R)|      SLOW  |        13.000(R)|      FAST  |CLK_BUFG          |   0.000|
led<8>       |        23.125(R)|      SLOW  |        12.553(R)|      FAST  |CLK_BUFG          |   0.000|
led<9>       |        25.401(R)|      SLOW  |        12.776(R)|      FAST  |CLK_BUFG          |   0.000|
led<10>      |        27.619(R)|      SLOW  |        12.269(R)|      FAST  |CLK_BUFG          |   0.000|
led<11>      |        24.780(R)|      SLOW  |        13.028(R)|      FAST  |CLK_BUFG          |   0.000|
led<12>      |        24.142(R)|      SLOW  |        12.220(R)|      FAST  |CLK_BUFG          |   0.000|
led<13>      |        24.056(R)|      SLOW  |        12.724(R)|      FAST  |CLK_BUFG          |   0.000|
led<14>      |        24.439(R)|      SLOW  |        12.280(R)|      FAST  |CLK_BUFG          |   0.000|
led<15>      |        23.436(R)|      SLOW  |        12.651(R)|      FAST  |CLK_BUFG          |   0.000|
-------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock SW<22> to Pad
-------------+-----------------+------------+-----------------+------------+------------------+--------+
             |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination  |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
-------------+-----------------+------------+-----------------+------------+------------------+--------+
DYP1<0>      |        20.822(R)|      SLOW  |        11.936(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<1>      |        21.430(R)|      SLOW  |        12.098(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<2>      |        21.537(R)|      SLOW  |        12.146(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<3>      |        21.705(R)|      SLOW  |        12.293(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<4>      |        21.036(R)|      SLOW  |        12.081(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<5>      |        21.678(R)|      SLOW  |        12.232(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<6>      |        21.504(R)|      SLOW  |        12.121(R)|      FAST  |CLK_BUFG          |   0.000|
DYP2<2>      |        21.915(R)|      SLOW  |        13.088(R)|      FAST  |CLK_BUFG          |   0.000|
DYP2<3>      |        21.963(R)|      SLOW  |        13.141(R)|      FAST  |CLK_BUFG          |   0.000|
DYP2<4>      |        20.665(R)|      SLOW  |        12.376(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<1> |        19.139(R)|      SLOW  |        11.271(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<2> |        19.163(R)|      SLOW  |        11.290(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<3> |        19.364(R)|      SLOW  |        11.398(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<4> |        19.471(R)|      SLOW  |        11.471(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<5> |        19.532(R)|      SLOW  |        11.527(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<6> |        19.701(R)|      SLOW  |        11.640(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<7> |        19.554(R)|      SLOW  |        11.484(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<8> |        19.163(R)|      SLOW  |        11.264(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<9> |        19.255(R)|      SLOW  |        11.347(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<10>|        19.420(R)|      SLOW  |        11.458(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<11>|        19.787(R)|      SLOW  |        11.753(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<12>|        20.011(R)|      SLOW  |        11.822(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<13>|        19.765(R)|      SLOW  |        11.717(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<14>|        19.762(R)|      SLOW  |        11.678(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<15>|        20.047(R)|      SLOW  |        11.790(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<16>|        19.643(R)|      SLOW  |        11.578(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<17>|        19.524(R)|      SLOW  |        11.534(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<18>|        19.545(R)|      SLOW  |        11.536(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<19>|        19.084(R)|      SLOW  |        11.225(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<20>|        18.989(R)|      SLOW  |        11.135(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<21>|        17.413(R)|      SLOW  |        10.240(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<22>|        18.726(R)|      SLOW  |        10.982(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<0> |        18.964(R)|      SLOW  |        10.554(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<1> |        18.391(R)|      SLOW  |        10.399(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<2> |        16.868(R)|      SLOW  |         9.608(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<3> |        18.764(R)|      SLOW  |        10.807(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<4> |        20.378(R)|      SLOW  |        10.985(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<5> |        18.186(R)|      SLOW  |        10.398(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<6> |        17.828(R)|      SLOW  |        10.142(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<7> |        17.463(R)|      SLOW  |        10.182(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<8> |        17.088(R)|      SLOW  |         9.942(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<9> |        18.570(R)|      SLOW  |        10.764(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<10>|        19.157(R)|      SLOW  |        11.027(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<11>|        20.585(R)|      SLOW  |        11.938(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<12>|        18.220(R)|      SLOW  |        10.470(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<13>|        18.186(R)|      SLOW  |        10.574(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<14>|        18.118(R)|      SLOW  |        10.181(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<15>|        17.521(R)|      SLOW  |         9.961(R)|      FAST  |CLK_BUFG          |   0.000|
FlashOE      |        17.557(R)|      SLOW  |        10.288(R)|      FAST  |CLK_BUFG          |   0.000|
FlashWE      |        17.754(R)|      SLOW  |        10.524(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<0>  |        12.947(R)|      SLOW  |         7.434(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<1>  |        13.545(R)|      SLOW  |         7.786(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<2>  |        13.661(R)|      SLOW  |         7.858(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<3>  |        13.325(R)|      SLOW  |         7.655(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<4>  |        16.976(R)|      SLOW  |         9.974(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<5>  |        16.606(R)|      SLOW  |         9.656(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<6>  |        16.819(R)|      SLOW  |         9.828(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<7>  |        16.675(R)|      SLOW  |         9.743(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<8>  |        15.739(R)|      SLOW  |         9.132(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<9>  |        16.054(R)|      SLOW  |         9.409(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<10> |        16.116(R)|      SLOW  |         9.445(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<11> |        15.850(R)|      SLOW  |         9.248(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<12> |        17.883(R)|      SLOW  |        10.504(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<13> |        16.358(R)|      SLOW  |         9.633(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<14> |        18.560(R)|      SLOW  |        10.952(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<15> |        15.486(R)|      SLOW  |         9.086(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<16> |        16.858(R)|      SLOW  |         9.889(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<17> |        15.256(R)|      SLOW  |         8.921(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<18> |        17.290(R)|      SLOW  |        10.105(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<19> |        15.321(R)|      SLOW  |         8.929(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<0>  |        18.787(R)|      SLOW  |         9.343(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<1>  |        22.087(R)|      SLOW  |         9.179(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<2>  |        21.361(R)|      SLOW  |         8.949(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<3>  |        21.726(R)|      SLOW  |         9.197(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<4>  |        22.434(R)|      SLOW  |         9.446(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<5>  |        19.332(R)|      SLOW  |         8.507(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<6>  |        17.414(R)|      SLOW  |         9.117(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<7>  |        21.726(R)|      SLOW  |         9.704(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<8>  |        19.426(R)|      SLOW  |         9.774(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<9>  |        18.897(R)|      SLOW  |         9.693(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<10> |        19.135(R)|      SLOW  |         9.647(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<11> |        18.081(R)|      SLOW  |         9.248(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<12> |        18.081(R)|      SLOW  |         9.554(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<13> |        20.468(R)|      SLOW  |        10.017(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<14> |        20.468(R)|      SLOW  |         9.888(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<15> |        20.230(R)|      SLOW  |         9.920(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<16> |        17.787(R)|      SLOW  |         9.323(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<17> |        17.787(R)|      SLOW  |         9.346(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<18> |        17.996(R)|      SLOW  |         8.571(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<19> |        18.251(R)|      SLOW  |         9.612(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<20> |        20.764(R)|      SLOW  |         8.632(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<21> |        20.764(R)|      SLOW  |         8.545(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<22> |        22.087(R)|      SLOW  |         8.934(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<23> |        21.361(R)|      SLOW  |         9.779(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<24> |        20.140(R)|      SLOW  |         9.470(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<25> |        20.140(R)|      SLOW  |         9.484(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<26> |        19.135(R)|      SLOW  |         9.037(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<27> |        19.115(R)|      SLOW  |         9.193(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<28> |        19.115(R)|      SLOW  |         9.315(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<29> |        18.598(R)|      SLOW  |         9.423(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<30> |        18.815(R)|      SLOW  |         9.249(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<31> |        18.815(R)|      SLOW  |         9.309(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1EN       |        15.030(R)|      SLOW  |         8.789(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1OE       |        17.946(R)|      SLOW  |        10.498(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1WE       |        15.961(R)|      SLOW  |         9.473(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<0>  |        16.294(R)|      SLOW  |         9.512(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<1>  |        14.849(R)|      SLOW  |         8.639(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<2>  |        16.399(R)|      SLOW  |         9.592(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<3>  |        15.301(R)|      SLOW  |         8.941(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<4>  |        16.897(R)|      SLOW  |        10.000(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<5>  |        15.783(R)|      SLOW  |         9.141(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<6>  |        16.234(R)|      SLOW  |         9.536(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<7>  |        17.378(R)|      SLOW  |        10.247(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<8>  |        15.487(R)|      SLOW  |         9.008(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<9>  |        16.226(R)|      SLOW  |         9.489(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<10> |        15.814(R)|      SLOW  |         9.256(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<11> |        15.780(R)|      SLOW  |         9.217(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<12> |        16.113(R)|      SLOW  |         9.392(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<13> |        16.410(R)|      SLOW  |         9.570(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<14> |        16.549(R)|      SLOW  |         9.652(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<15> |        13.824(R)|      SLOW  |         8.034(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<16> |        14.237(R)|      SLOW  |         8.285(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<17> |        15.761(R)|      SLOW  |         9.195(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<18> |        15.857(R)|      SLOW  |         9.261(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<19> |        16.894(R)|      SLOW  |         9.878(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<0>  |        20.851(R)|      SLOW  |         9.281(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<1>  |        20.517(R)|      SLOW  |         9.430(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<2>  |        20.484(R)|      SLOW  |         9.611(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<3>  |        20.543(R)|      SLOW  |         9.611(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<4>  |        20.354(R)|      SLOW  |         9.528(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<5>  |        20.467(R)|      SLOW  |         9.416(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<6>  |        20.676(R)|      SLOW  |         9.461(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<7>  |        19.929(R)|      SLOW  |         9.420(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<8>  |        21.471(R)|      SLOW  |         8.830(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<9>  |        21.471(R)|      SLOW  |         8.830(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<10> |        19.603(R)|      SLOW  |         9.339(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<11> |        19.603(R)|      SLOW  |         9.272(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<12> |        21.473(R)|      SLOW  |         8.785(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<13> |        19.831(R)|      SLOW  |         9.211(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<14> |        21.174(R)|      SLOW  |         8.702(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<15> |        21.729(R)|      SLOW  |         8.900(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<16> |        21.372(R)|      SLOW  |         8.164(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<17> |        21.372(R)|      SLOW  |         8.079(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<18> |        20.652(R)|      SLOW  |         7.967(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<19> |        21.014(R)|      SLOW  |         8.142(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<20> |        21.007(R)|      SLOW  |         8.547(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<21> |        20.263(R)|      SLOW  |         8.413(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<22> |        21.722(R)|      SLOW  |         8.841(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<23> |        21.722(R)|      SLOW  |         8.841(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<24> |        20.050(R)|      SLOW  |         9.441(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<25> |        19.843(R)|      SLOW  |         9.631(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<26> |        19.380(R)|      SLOW  |         9.339(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<27> |        19.380(R)|      SLOW  |         9.339(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<28> |        19.101(R)|      SLOW  |         9.212(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<29> |        19.083(R)|      SLOW  |         9.268(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<30> |        19.083(R)|      SLOW  |         9.268(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<31> |        21.468(R)|      SLOW  |         8.557(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2EN       |        15.734(R)|      SLOW  |         9.188(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2OE       |        18.307(R)|      SLOW  |        10.792(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2WE       |        18.066(R)|      SLOW  |        10.616(R)|      FAST  |CLK_BUFG          |   0.000|
led<0>       |        24.885(R)|      SLOW  |        12.170(R)|      FAST  |CLK_BUFG          |   0.000|
led<1>       |        24.182(R)|      SLOW  |        12.597(R)|      FAST  |CLK_BUFG          |   0.000|
led<2>       |        24.705(R)|      SLOW  |        12.037(R)|      FAST  |CLK_BUFG          |   0.000|
led<3>       |        24.010(R)|      SLOW  |        12.144(R)|      FAST  |CLK_BUFG          |   0.000|
led<4>       |        24.668(R)|      SLOW  |        12.441(R)|      FAST  |CLK_BUFG          |   0.000|
led<5>       |        23.303(R)|      SLOW  |        12.412(R)|      FAST  |CLK_BUFG          |   0.000|
led<6>       |        25.292(R)|      SLOW  |        12.517(R)|      FAST  |CLK_BUFG          |   0.000|
led<7>       |        25.032(R)|      SLOW  |        12.639(R)|      FAST  |CLK_BUFG          |   0.000|
led<8>       |        22.510(R)|      SLOW  |        12.192(R)|      FAST  |CLK_BUFG          |   0.000|
led<9>       |        24.786(R)|      SLOW  |        12.415(R)|      FAST  |CLK_BUFG          |   0.000|
led<10>      |        27.004(R)|      SLOW  |        11.908(R)|      FAST  |CLK_BUFG          |   0.000|
led<11>      |        24.165(R)|      SLOW  |        12.667(R)|      FAST  |CLK_BUFG          |   0.000|
led<12>      |        23.527(R)|      SLOW  |        11.859(R)|      FAST  |CLK_BUFG          |   0.000|
led<13>      |        23.441(R)|      SLOW  |        12.363(R)|      FAST  |CLK_BUFG          |   0.000|
led<14>      |        23.824(R)|      SLOW  |        11.919(R)|      FAST  |CLK_BUFG          |   0.000|
led<15>      |        22.821(R)|      SLOW  |        12.290(R)|      FAST  |CLK_BUFG          |   0.000|
-------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock SW<23> to Pad
-------------+-----------------+------------+-----------------+------------+------------------+--------+
             |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination  |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
-------------+-----------------+------------+-----------------+------------+------------------+--------+
DYP1<0>      |        21.977(R)|      SLOW  |        12.615(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<1>      |        22.585(R)|      SLOW  |        12.777(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<2>      |        22.692(R)|      SLOW  |        12.825(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<3>      |        22.860(R)|      SLOW  |        12.972(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<4>      |        22.191(R)|      SLOW  |        12.760(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<5>      |        22.833(R)|      SLOW  |        12.911(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<6>      |        22.659(R)|      SLOW  |        12.800(R)|      FAST  |CLK_BUFG          |   0.000|
DYP2<2>      |        23.070(R)|      SLOW  |        13.767(R)|      FAST  |CLK_BUFG          |   0.000|
DYP2<3>      |        23.118(R)|      SLOW  |        13.820(R)|      FAST  |CLK_BUFG          |   0.000|
DYP2<4>      |        21.820(R)|      SLOW  |        13.055(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<1> |        20.294(R)|      SLOW  |        11.950(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<2> |        20.318(R)|      SLOW  |        11.969(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<3> |        20.519(R)|      SLOW  |        12.077(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<4> |        20.626(R)|      SLOW  |        12.150(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<5> |        20.687(R)|      SLOW  |        12.206(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<6> |        20.856(R)|      SLOW  |        12.319(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<7> |        20.709(R)|      SLOW  |        12.163(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<8> |        20.318(R)|      SLOW  |        11.943(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<9> |        20.410(R)|      SLOW  |        12.026(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<10>|        20.575(R)|      SLOW  |        12.137(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<11>|        20.942(R)|      SLOW  |        12.432(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<12>|        21.166(R)|      SLOW  |        12.501(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<13>|        20.920(R)|      SLOW  |        12.396(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<14>|        20.917(R)|      SLOW  |        12.357(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<15>|        21.202(R)|      SLOW  |        12.469(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<16>|        20.798(R)|      SLOW  |        12.257(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<17>|        20.679(R)|      SLOW  |        12.213(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<18>|        20.700(R)|      SLOW  |        12.215(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<19>|        20.239(R)|      SLOW  |        11.904(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<20>|        20.144(R)|      SLOW  |        11.814(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<21>|        18.568(R)|      SLOW  |        10.919(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<22>|        19.881(R)|      SLOW  |        11.661(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<0> |        20.119(R)|      SLOW  |        11.233(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<1> |        19.546(R)|      SLOW  |        11.078(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<2> |        18.023(R)|      SLOW  |        10.287(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<3> |        19.919(R)|      SLOW  |        11.486(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<4> |        21.533(R)|      SLOW  |        11.664(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<5> |        19.341(R)|      SLOW  |        11.077(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<6> |        18.983(R)|      SLOW  |        10.821(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<7> |        18.618(R)|      SLOW  |        10.861(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<8> |        18.243(R)|      SLOW  |        10.621(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<9> |        19.725(R)|      SLOW  |        11.443(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<10>|        20.312(R)|      SLOW  |        11.706(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<11>|        21.740(R)|      SLOW  |        12.617(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<12>|        19.375(R)|      SLOW  |        11.149(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<13>|        19.341(R)|      SLOW  |        11.253(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<14>|        19.273(R)|      SLOW  |        10.860(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<15>|        18.676(R)|      SLOW  |        10.640(R)|      FAST  |CLK_BUFG          |   0.000|
FlashOE      |        18.712(R)|      SLOW  |        10.967(R)|      FAST  |CLK_BUFG          |   0.000|
FlashWE      |        18.909(R)|      SLOW  |        11.203(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<0>  |        14.102(R)|      SLOW  |         8.113(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<1>  |        14.700(R)|      SLOW  |         8.465(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<2>  |        14.816(R)|      SLOW  |         8.537(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<3>  |        14.480(R)|      SLOW  |         8.334(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<4>  |        18.131(R)|      SLOW  |        10.653(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<5>  |        17.761(R)|      SLOW  |        10.335(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<6>  |        17.974(R)|      SLOW  |        10.507(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<7>  |        17.830(R)|      SLOW  |        10.422(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<8>  |        16.894(R)|      SLOW  |         9.811(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<9>  |        17.209(R)|      SLOW  |        10.088(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<10> |        17.271(R)|      SLOW  |        10.124(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<11> |        17.005(R)|      SLOW  |         9.927(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<12> |        19.038(R)|      SLOW  |        11.183(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<13> |        17.513(R)|      SLOW  |        10.312(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<14> |        19.715(R)|      SLOW  |        11.631(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<15> |        16.641(R)|      SLOW  |         9.765(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<16> |        18.013(R)|      SLOW  |        10.568(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<17> |        16.411(R)|      SLOW  |         9.600(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<18> |        18.445(R)|      SLOW  |        10.784(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<19> |        16.476(R)|      SLOW  |         9.608(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<0>  |        19.942(R)|      SLOW  |        10.022(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<1>  |        23.242(R)|      SLOW  |         9.858(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<2>  |        22.516(R)|      SLOW  |         9.628(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<3>  |        22.881(R)|      SLOW  |         9.876(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<4>  |        23.589(R)|      SLOW  |        10.125(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<5>  |        20.487(R)|      SLOW  |         9.186(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<6>  |        18.569(R)|      SLOW  |         9.796(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<7>  |        22.881(R)|      SLOW  |        10.383(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<8>  |        20.581(R)|      SLOW  |        10.453(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<9>  |        20.052(R)|      SLOW  |        10.372(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<10> |        20.290(R)|      SLOW  |        10.326(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<11> |        19.236(R)|      SLOW  |         9.927(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<12> |        19.236(R)|      SLOW  |        10.233(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<13> |        21.623(R)|      SLOW  |        10.696(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<14> |        21.623(R)|      SLOW  |        10.567(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<15> |        21.385(R)|      SLOW  |        10.599(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<16> |        18.942(R)|      SLOW  |        10.002(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<17> |        18.942(R)|      SLOW  |        10.025(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<18> |        19.151(R)|      SLOW  |         9.250(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<19> |        19.406(R)|      SLOW  |        10.291(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<20> |        21.919(R)|      SLOW  |         9.311(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<21> |        21.919(R)|      SLOW  |         9.224(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<22> |        23.242(R)|      SLOW  |         9.613(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<23> |        22.516(R)|      SLOW  |        10.458(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<24> |        21.295(R)|      SLOW  |        10.149(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<25> |        21.295(R)|      SLOW  |        10.163(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<26> |        20.290(R)|      SLOW  |         9.716(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<27> |        20.270(R)|      SLOW  |         9.872(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<28> |        20.270(R)|      SLOW  |         9.994(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<29> |        19.753(R)|      SLOW  |        10.102(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<30> |        19.970(R)|      SLOW  |         9.928(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<31> |        19.970(R)|      SLOW  |         9.988(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1EN       |        16.185(R)|      SLOW  |         9.468(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1OE       |        19.101(R)|      SLOW  |        11.177(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1WE       |        17.116(R)|      SLOW  |        10.152(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<0>  |        17.449(R)|      SLOW  |        10.191(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<1>  |        16.004(R)|      SLOW  |         9.318(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<2>  |        17.554(R)|      SLOW  |        10.271(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<3>  |        16.456(R)|      SLOW  |         9.620(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<4>  |        18.052(R)|      SLOW  |        10.679(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<5>  |        16.938(R)|      SLOW  |         9.820(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<6>  |        17.389(R)|      SLOW  |        10.215(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<7>  |        18.533(R)|      SLOW  |        10.926(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<8>  |        16.642(R)|      SLOW  |         9.687(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<9>  |        17.381(R)|      SLOW  |        10.168(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<10> |        16.969(R)|      SLOW  |         9.935(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<11> |        16.935(R)|      SLOW  |         9.896(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<12> |        17.268(R)|      SLOW  |        10.071(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<13> |        17.565(R)|      SLOW  |        10.249(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<14> |        17.704(R)|      SLOW  |        10.331(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<15> |        14.979(R)|      SLOW  |         8.713(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<16> |        15.392(R)|      SLOW  |         8.964(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<17> |        16.916(R)|      SLOW  |         9.874(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<18> |        17.012(R)|      SLOW  |         9.940(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<19> |        18.049(R)|      SLOW  |        10.557(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<0>  |        22.006(R)|      SLOW  |         9.960(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<1>  |        21.672(R)|      SLOW  |        10.109(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<2>  |        21.639(R)|      SLOW  |        10.290(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<3>  |        21.698(R)|      SLOW  |        10.290(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<4>  |        21.509(R)|      SLOW  |        10.207(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<5>  |        21.622(R)|      SLOW  |        10.095(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<6>  |        21.831(R)|      SLOW  |        10.140(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<7>  |        21.084(R)|      SLOW  |        10.099(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<8>  |        22.626(R)|      SLOW  |         9.509(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<9>  |        22.626(R)|      SLOW  |         9.509(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<10> |        20.758(R)|      SLOW  |        10.018(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<11> |        20.758(R)|      SLOW  |         9.951(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<12> |        22.628(R)|      SLOW  |         9.464(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<13> |        20.986(R)|      SLOW  |         9.890(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<14> |        22.329(R)|      SLOW  |         9.381(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<15> |        22.884(R)|      SLOW  |         9.579(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<16> |        22.527(R)|      SLOW  |         8.843(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<17> |        22.527(R)|      SLOW  |         8.758(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<18> |        21.807(R)|      SLOW  |         8.646(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<19> |        22.169(R)|      SLOW  |         8.821(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<20> |        22.162(R)|      SLOW  |         9.226(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<21> |        21.418(R)|      SLOW  |         9.092(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<22> |        22.877(R)|      SLOW  |         9.520(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<23> |        22.877(R)|      SLOW  |         9.520(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<24> |        21.205(R)|      SLOW  |        10.120(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<25> |        20.998(R)|      SLOW  |        10.310(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<26> |        20.535(R)|      SLOW  |        10.018(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<27> |        20.535(R)|      SLOW  |        10.018(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<28> |        20.256(R)|      SLOW  |         9.891(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<29> |        20.238(R)|      SLOW  |         9.947(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<30> |        20.238(R)|      SLOW  |         9.947(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<31> |        22.623(R)|      SLOW  |         9.236(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2EN       |        16.889(R)|      SLOW  |         9.867(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2OE       |        19.462(R)|      SLOW  |        11.471(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2WE       |        19.221(R)|      SLOW  |        11.295(R)|      FAST  |CLK_BUFG          |   0.000|
led<0>       |        26.040(R)|      SLOW  |        12.849(R)|      FAST  |CLK_BUFG          |   0.000|
led<1>       |        25.337(R)|      SLOW  |        13.276(R)|      FAST  |CLK_BUFG          |   0.000|
led<2>       |        25.860(R)|      SLOW  |        12.716(R)|      FAST  |CLK_BUFG          |   0.000|
led<3>       |        25.165(R)|      SLOW  |        12.823(R)|      FAST  |CLK_BUFG          |   0.000|
led<4>       |        25.823(R)|      SLOW  |        13.120(R)|      FAST  |CLK_BUFG          |   0.000|
led<5>       |        24.458(R)|      SLOW  |        13.091(R)|      FAST  |CLK_BUFG          |   0.000|
led<6>       |        26.447(R)|      SLOW  |        13.196(R)|      FAST  |CLK_BUFG          |   0.000|
led<7>       |        26.187(R)|      SLOW  |        13.318(R)|      FAST  |CLK_BUFG          |   0.000|
led<8>       |        23.665(R)|      SLOW  |        12.871(R)|      FAST  |CLK_BUFG          |   0.000|
led<9>       |        25.941(R)|      SLOW  |        13.094(R)|      FAST  |CLK_BUFG          |   0.000|
led<10>      |        28.159(R)|      SLOW  |        12.587(R)|      FAST  |CLK_BUFG          |   0.000|
led<11>      |        25.320(R)|      SLOW  |        13.346(R)|      FAST  |CLK_BUFG          |   0.000|
led<12>      |        24.682(R)|      SLOW  |        12.538(R)|      FAST  |CLK_BUFG          |   0.000|
led<13>      |        24.596(R)|      SLOW  |        13.042(R)|      FAST  |CLK_BUFG          |   0.000|
led<14>      |        24.979(R)|      SLOW  |        12.598(R)|      FAST  |CLK_BUFG          |   0.000|
led<15>      |        23.976(R)|      SLOW  |        12.969(R)|      FAST  |CLK_BUFG          |   0.000|
-------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock SW<24> to Pad
-------------+-----------------+------------+-----------------+------------+------------------+--------+
             |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination  |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
-------------+-----------------+------------+-----------------+------------+------------------+--------+
DYP1<0>      |        21.340(R)|      SLOW  |        12.268(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<1>      |        21.948(R)|      SLOW  |        12.430(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<2>      |        22.055(R)|      SLOW  |        12.478(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<3>      |        22.223(R)|      SLOW  |        12.625(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<4>      |        21.554(R)|      SLOW  |        12.413(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<5>      |        22.196(R)|      SLOW  |        12.564(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<6>      |        22.022(R)|      SLOW  |        12.453(R)|      FAST  |CLK_BUFG          |   0.000|
DYP2<2>      |        22.433(R)|      SLOW  |        13.420(R)|      FAST  |CLK_BUFG          |   0.000|
DYP2<3>      |        22.481(R)|      SLOW  |        13.473(R)|      FAST  |CLK_BUFG          |   0.000|
DYP2<4>      |        21.183(R)|      SLOW  |        12.708(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<1> |        19.657(R)|      SLOW  |        11.603(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<2> |        19.681(R)|      SLOW  |        11.622(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<3> |        19.882(R)|      SLOW  |        11.730(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<4> |        19.989(R)|      SLOW  |        11.803(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<5> |        20.050(R)|      SLOW  |        11.859(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<6> |        20.219(R)|      SLOW  |        11.972(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<7> |        20.072(R)|      SLOW  |        11.816(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<8> |        19.681(R)|      SLOW  |        11.596(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<9> |        19.773(R)|      SLOW  |        11.679(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<10>|        19.938(R)|      SLOW  |        11.790(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<11>|        20.305(R)|      SLOW  |        12.085(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<12>|        20.529(R)|      SLOW  |        12.154(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<13>|        20.283(R)|      SLOW  |        12.049(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<14>|        20.280(R)|      SLOW  |        12.010(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<15>|        20.565(R)|      SLOW  |        12.122(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<16>|        20.161(R)|      SLOW  |        11.910(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<17>|        20.042(R)|      SLOW  |        11.866(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<18>|        20.063(R)|      SLOW  |        11.868(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<19>|        19.602(R)|      SLOW  |        11.557(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<20>|        19.507(R)|      SLOW  |        11.467(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<21>|        17.931(R)|      SLOW  |        10.572(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<22>|        19.244(R)|      SLOW  |        11.314(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<0> |        19.482(R)|      SLOW  |        10.886(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<1> |        18.909(R)|      SLOW  |        10.731(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<2> |        17.386(R)|      SLOW  |         9.940(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<3> |        19.282(R)|      SLOW  |        11.139(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<4> |        20.896(R)|      SLOW  |        11.317(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<5> |        18.704(R)|      SLOW  |        10.730(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<6> |        18.346(R)|      SLOW  |        10.474(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<7> |        17.981(R)|      SLOW  |        10.514(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<8> |        17.606(R)|      SLOW  |        10.274(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<9> |        19.088(R)|      SLOW  |        11.096(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<10>|        19.675(R)|      SLOW  |        11.359(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<11>|        21.103(R)|      SLOW  |        12.270(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<12>|        18.738(R)|      SLOW  |        10.802(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<13>|        18.704(R)|      SLOW  |        10.906(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<14>|        18.636(R)|      SLOW  |        10.513(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<15>|        18.039(R)|      SLOW  |        10.293(R)|      FAST  |CLK_BUFG          |   0.000|
FlashOE      |        18.075(R)|      SLOW  |        10.620(R)|      FAST  |CLK_BUFG          |   0.000|
FlashWE      |        18.272(R)|      SLOW  |        10.856(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<0>  |        13.465(R)|      SLOW  |         7.766(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<1>  |        14.063(R)|      SLOW  |         8.118(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<2>  |        14.179(R)|      SLOW  |         8.190(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<3>  |        13.843(R)|      SLOW  |         7.987(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<4>  |        17.494(R)|      SLOW  |        10.306(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<5>  |        17.124(R)|      SLOW  |         9.988(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<6>  |        17.337(R)|      SLOW  |        10.160(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<7>  |        17.193(R)|      SLOW  |        10.075(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<8>  |        16.257(R)|      SLOW  |         9.464(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<9>  |        16.572(R)|      SLOW  |         9.741(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<10> |        16.634(R)|      SLOW  |         9.777(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<11> |        16.368(R)|      SLOW  |         9.580(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<12> |        18.401(R)|      SLOW  |        10.836(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<13> |        16.876(R)|      SLOW  |         9.965(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<14> |        19.078(R)|      SLOW  |        11.284(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<15> |        16.004(R)|      SLOW  |         9.418(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<16> |        17.376(R)|      SLOW  |        10.221(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<17> |        15.774(R)|      SLOW  |         9.253(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<18> |        17.808(R)|      SLOW  |        10.437(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<19> |        15.839(R)|      SLOW  |         9.261(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<0>  |        19.305(R)|      SLOW  |         9.675(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<1>  |        22.605(R)|      SLOW  |         9.511(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<2>  |        21.879(R)|      SLOW  |         9.281(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<3>  |        22.244(R)|      SLOW  |         9.529(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<4>  |        22.952(R)|      SLOW  |         9.778(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<5>  |        19.850(R)|      SLOW  |         8.839(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<6>  |        17.932(R)|      SLOW  |         9.449(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<7>  |        22.244(R)|      SLOW  |        10.036(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<8>  |        19.944(R)|      SLOW  |        10.106(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<9>  |        19.415(R)|      SLOW  |        10.025(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<10> |        19.653(R)|      SLOW  |         9.979(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<11> |        18.599(R)|      SLOW  |         9.580(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<12> |        18.599(R)|      SLOW  |         9.886(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<13> |        20.986(R)|      SLOW  |        10.349(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<14> |        20.986(R)|      SLOW  |        10.220(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<15> |        20.748(R)|      SLOW  |        10.252(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<16> |        18.305(R)|      SLOW  |         9.655(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<17> |        18.305(R)|      SLOW  |         9.678(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<18> |        18.514(R)|      SLOW  |         8.903(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<19> |        18.769(R)|      SLOW  |         9.944(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<20> |        21.282(R)|      SLOW  |         8.964(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<21> |        21.282(R)|      SLOW  |         8.877(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<22> |        22.605(R)|      SLOW  |         9.266(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<23> |        21.879(R)|      SLOW  |        10.111(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<24> |        20.658(R)|      SLOW  |         9.802(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<25> |        20.658(R)|      SLOW  |         9.816(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<26> |        19.653(R)|      SLOW  |         9.369(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<27> |        19.633(R)|      SLOW  |         9.525(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<28> |        19.633(R)|      SLOW  |         9.647(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<29> |        19.116(R)|      SLOW  |         9.755(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<30> |        19.333(R)|      SLOW  |         9.581(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<31> |        19.333(R)|      SLOW  |         9.641(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1EN       |        15.548(R)|      SLOW  |         9.121(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1OE       |        18.464(R)|      SLOW  |        10.830(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1WE       |        16.479(R)|      SLOW  |         9.805(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<0>  |        16.812(R)|      SLOW  |         9.844(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<1>  |        15.367(R)|      SLOW  |         8.971(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<2>  |        16.917(R)|      SLOW  |         9.924(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<3>  |        15.819(R)|      SLOW  |         9.273(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<4>  |        17.415(R)|      SLOW  |        10.332(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<5>  |        16.301(R)|      SLOW  |         9.473(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<6>  |        16.752(R)|      SLOW  |         9.868(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<7>  |        17.896(R)|      SLOW  |        10.579(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<8>  |        16.005(R)|      SLOW  |         9.340(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<9>  |        16.744(R)|      SLOW  |         9.821(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<10> |        16.332(R)|      SLOW  |         9.588(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<11> |        16.298(R)|      SLOW  |         9.549(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<12> |        16.631(R)|      SLOW  |         9.724(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<13> |        16.928(R)|      SLOW  |         9.902(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<14> |        17.067(R)|      SLOW  |         9.984(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<15> |        14.342(R)|      SLOW  |         8.366(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<16> |        14.755(R)|      SLOW  |         8.617(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<17> |        16.279(R)|      SLOW  |         9.527(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<18> |        16.375(R)|      SLOW  |         9.593(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<19> |        17.412(R)|      SLOW  |        10.210(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<0>  |        21.369(R)|      SLOW  |         9.613(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<1>  |        21.035(R)|      SLOW  |         9.762(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<2>  |        21.002(R)|      SLOW  |         9.943(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<3>  |        21.061(R)|      SLOW  |         9.943(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<4>  |        20.872(R)|      SLOW  |         9.860(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<5>  |        20.985(R)|      SLOW  |         9.748(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<6>  |        21.194(R)|      SLOW  |         9.793(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<7>  |        20.447(R)|      SLOW  |         9.752(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<8>  |        21.989(R)|      SLOW  |         9.162(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<9>  |        21.989(R)|      SLOW  |         9.162(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<10> |        20.121(R)|      SLOW  |         9.671(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<11> |        20.121(R)|      SLOW  |         9.604(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<12> |        21.991(R)|      SLOW  |         9.117(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<13> |        20.349(R)|      SLOW  |         9.543(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<14> |        21.692(R)|      SLOW  |         9.034(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<15> |        22.247(R)|      SLOW  |         9.232(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<16> |        21.890(R)|      SLOW  |         8.496(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<17> |        21.890(R)|      SLOW  |         8.411(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<18> |        21.170(R)|      SLOW  |         8.299(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<19> |        21.532(R)|      SLOW  |         8.474(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<20> |        21.525(R)|      SLOW  |         8.879(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<21> |        20.781(R)|      SLOW  |         8.745(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<22> |        22.240(R)|      SLOW  |         9.173(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<23> |        22.240(R)|      SLOW  |         9.173(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<24> |        20.568(R)|      SLOW  |         9.773(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<25> |        20.361(R)|      SLOW  |         9.963(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<26> |        19.898(R)|      SLOW  |         9.671(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<27> |        19.898(R)|      SLOW  |         9.671(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<28> |        19.619(R)|      SLOW  |         9.544(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<29> |        19.601(R)|      SLOW  |         9.600(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<30> |        19.601(R)|      SLOW  |         9.600(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<31> |        21.986(R)|      SLOW  |         8.889(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2EN       |        16.252(R)|      SLOW  |         9.520(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2OE       |        18.825(R)|      SLOW  |        11.124(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2WE       |        18.584(R)|      SLOW  |        10.948(R)|      FAST  |CLK_BUFG          |   0.000|
led<0>       |        25.403(R)|      SLOW  |        12.502(R)|      FAST  |CLK_BUFG          |   0.000|
led<1>       |        24.700(R)|      SLOW  |        12.929(R)|      FAST  |CLK_BUFG          |   0.000|
led<2>       |        25.223(R)|      SLOW  |        12.369(R)|      FAST  |CLK_BUFG          |   0.000|
led<3>       |        24.528(R)|      SLOW  |        12.476(R)|      FAST  |CLK_BUFG          |   0.000|
led<4>       |        25.186(R)|      SLOW  |        12.773(R)|      FAST  |CLK_BUFG          |   0.000|
led<5>       |        23.821(R)|      SLOW  |        12.744(R)|      FAST  |CLK_BUFG          |   0.000|
led<6>       |        25.810(R)|      SLOW  |        12.849(R)|      FAST  |CLK_BUFG          |   0.000|
led<7>       |        25.550(R)|      SLOW  |        12.971(R)|      FAST  |CLK_BUFG          |   0.000|
led<8>       |        23.028(R)|      SLOW  |        12.524(R)|      FAST  |CLK_BUFG          |   0.000|
led<9>       |        25.304(R)|      SLOW  |        12.747(R)|      FAST  |CLK_BUFG          |   0.000|
led<10>      |        27.522(R)|      SLOW  |        12.240(R)|      FAST  |CLK_BUFG          |   0.000|
led<11>      |        24.683(R)|      SLOW  |        12.999(R)|      FAST  |CLK_BUFG          |   0.000|
led<12>      |        24.045(R)|      SLOW  |        12.191(R)|      FAST  |CLK_BUFG          |   0.000|
led<13>      |        23.959(R)|      SLOW  |        12.695(R)|      FAST  |CLK_BUFG          |   0.000|
led<14>      |        24.342(R)|      SLOW  |        12.251(R)|      FAST  |CLK_BUFG          |   0.000|
led<15>      |        23.339(R)|      SLOW  |        12.622(R)|      FAST  |CLK_BUFG          |   0.000|
-------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock SW<25> to Pad
-------------+-----------------+------------+-----------------+------------+------------------+--------+
             |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination  |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
-------------+-----------------+------------+-----------------+------------+------------------+--------+
DYP1<0>      |        21.950(R)|      SLOW  |        12.558(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<1>      |        22.558(R)|      SLOW  |        12.720(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<2>      |        22.665(R)|      SLOW  |        12.768(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<3>      |        22.833(R)|      SLOW  |        12.915(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<4>      |        22.164(R)|      SLOW  |        12.703(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<5>      |        22.806(R)|      SLOW  |        12.854(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<6>      |        22.632(R)|      SLOW  |        12.743(R)|      FAST  |CLK_BUFG          |   0.000|
DYP2<2>      |        23.043(R)|      SLOW  |        13.710(R)|      FAST  |CLK_BUFG          |   0.000|
DYP2<3>      |        23.091(R)|      SLOW  |        13.763(R)|      FAST  |CLK_BUFG          |   0.000|
DYP2<4>      |        21.793(R)|      SLOW  |        12.998(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<1> |        20.267(R)|      SLOW  |        11.893(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<2> |        20.291(R)|      SLOW  |        11.912(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<3> |        20.492(R)|      SLOW  |        12.020(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<4> |        20.599(R)|      SLOW  |        12.093(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<5> |        20.660(R)|      SLOW  |        12.149(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<6> |        20.829(R)|      SLOW  |        12.262(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<7> |        20.682(R)|      SLOW  |        12.106(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<8> |        20.291(R)|      SLOW  |        11.886(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<9> |        20.383(R)|      SLOW  |        11.969(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<10>|        20.548(R)|      SLOW  |        12.080(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<11>|        20.915(R)|      SLOW  |        12.375(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<12>|        21.139(R)|      SLOW  |        12.444(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<13>|        20.893(R)|      SLOW  |        12.339(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<14>|        20.890(R)|      SLOW  |        12.300(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<15>|        21.175(R)|      SLOW  |        12.412(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<16>|        20.771(R)|      SLOW  |        12.200(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<17>|        20.652(R)|      SLOW  |        12.156(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<18>|        20.673(R)|      SLOW  |        12.158(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<19>|        20.212(R)|      SLOW  |        11.847(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<20>|        20.117(R)|      SLOW  |        11.757(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<21>|        18.541(R)|      SLOW  |        10.862(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<22>|        19.854(R)|      SLOW  |        11.604(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<0> |        20.092(R)|      SLOW  |        11.176(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<1> |        19.519(R)|      SLOW  |        11.021(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<2> |        17.996(R)|      SLOW  |        10.230(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<3> |        19.892(R)|      SLOW  |        11.429(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<4> |        21.506(R)|      SLOW  |        11.607(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<5> |        19.314(R)|      SLOW  |        11.020(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<6> |        18.956(R)|      SLOW  |        10.764(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<7> |        18.591(R)|      SLOW  |        10.804(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<8> |        18.216(R)|      SLOW  |        10.564(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<9> |        19.698(R)|      SLOW  |        11.386(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<10>|        20.285(R)|      SLOW  |        11.649(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<11>|        21.713(R)|      SLOW  |        12.560(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<12>|        19.348(R)|      SLOW  |        11.092(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<13>|        19.314(R)|      SLOW  |        11.196(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<14>|        19.246(R)|      SLOW  |        10.803(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<15>|        18.649(R)|      SLOW  |        10.583(R)|      FAST  |CLK_BUFG          |   0.000|
FlashOE      |        18.685(R)|      SLOW  |        10.910(R)|      FAST  |CLK_BUFG          |   0.000|
FlashWE      |        18.882(R)|      SLOW  |        11.146(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<0>  |        14.075(R)|      SLOW  |         8.056(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<1>  |        14.673(R)|      SLOW  |         8.408(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<2>  |        14.789(R)|      SLOW  |         8.480(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<3>  |        14.453(R)|      SLOW  |         8.277(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<4>  |        18.104(R)|      SLOW  |        10.596(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<5>  |        17.734(R)|      SLOW  |        10.278(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<6>  |        17.947(R)|      SLOW  |        10.450(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<7>  |        17.803(R)|      SLOW  |        10.365(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<8>  |        16.867(R)|      SLOW  |         9.754(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<9>  |        17.182(R)|      SLOW  |        10.031(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<10> |        17.244(R)|      SLOW  |        10.067(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<11> |        16.978(R)|      SLOW  |         9.870(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<12> |        19.011(R)|      SLOW  |        11.126(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<13> |        17.486(R)|      SLOW  |        10.255(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<14> |        19.688(R)|      SLOW  |        11.574(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<15> |        16.614(R)|      SLOW  |         9.708(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<16> |        17.986(R)|      SLOW  |        10.511(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<17> |        16.384(R)|      SLOW  |         9.543(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<18> |        18.418(R)|      SLOW  |        10.727(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<19> |        16.449(R)|      SLOW  |         9.551(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<0>  |        19.915(R)|      SLOW  |         9.965(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<1>  |        23.215(R)|      SLOW  |         9.801(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<2>  |        22.489(R)|      SLOW  |         9.571(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<3>  |        22.854(R)|      SLOW  |         9.819(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<4>  |        23.562(R)|      SLOW  |        10.068(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<5>  |        20.460(R)|      SLOW  |         9.129(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<6>  |        18.542(R)|      SLOW  |         9.739(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<7>  |        22.854(R)|      SLOW  |        10.326(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<8>  |        20.554(R)|      SLOW  |        10.396(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<9>  |        20.025(R)|      SLOW  |        10.315(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<10> |        20.263(R)|      SLOW  |        10.269(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<11> |        19.209(R)|      SLOW  |         9.870(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<12> |        19.209(R)|      SLOW  |        10.176(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<13> |        21.596(R)|      SLOW  |        10.639(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<14> |        21.596(R)|      SLOW  |        10.510(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<15> |        21.358(R)|      SLOW  |        10.542(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<16> |        18.915(R)|      SLOW  |         9.945(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<17> |        18.915(R)|      SLOW  |         9.968(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<18> |        19.124(R)|      SLOW  |         9.193(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<19> |        19.379(R)|      SLOW  |        10.234(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<20> |        21.892(R)|      SLOW  |         9.254(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<21> |        21.892(R)|      SLOW  |         9.167(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<22> |        23.215(R)|      SLOW  |         9.556(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<23> |        22.489(R)|      SLOW  |        10.401(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<24> |        21.268(R)|      SLOW  |        10.092(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<25> |        21.268(R)|      SLOW  |        10.106(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<26> |        20.263(R)|      SLOW  |         9.659(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<27> |        20.243(R)|      SLOW  |         9.815(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<28> |        20.243(R)|      SLOW  |         9.937(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<29> |        19.726(R)|      SLOW  |        10.045(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<30> |        19.943(R)|      SLOW  |         9.871(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<31> |        19.943(R)|      SLOW  |         9.931(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1EN       |        16.158(R)|      SLOW  |         9.411(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1OE       |        19.074(R)|      SLOW  |        11.120(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1WE       |        17.089(R)|      SLOW  |        10.095(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<0>  |        17.422(R)|      SLOW  |        10.134(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<1>  |        15.977(R)|      SLOW  |         9.261(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<2>  |        17.527(R)|      SLOW  |        10.214(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<3>  |        16.429(R)|      SLOW  |         9.563(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<4>  |        18.025(R)|      SLOW  |        10.622(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<5>  |        16.911(R)|      SLOW  |         9.763(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<6>  |        17.362(R)|      SLOW  |        10.158(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<7>  |        18.506(R)|      SLOW  |        10.869(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<8>  |        16.615(R)|      SLOW  |         9.630(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<9>  |        17.354(R)|      SLOW  |        10.111(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<10> |        16.942(R)|      SLOW  |         9.878(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<11> |        16.908(R)|      SLOW  |         9.839(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<12> |        17.241(R)|      SLOW  |        10.014(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<13> |        17.538(R)|      SLOW  |        10.192(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<14> |        17.677(R)|      SLOW  |        10.274(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<15> |        14.952(R)|      SLOW  |         8.656(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<16> |        15.365(R)|      SLOW  |         8.907(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<17> |        16.889(R)|      SLOW  |         9.817(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<18> |        16.985(R)|      SLOW  |         9.883(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<19> |        18.022(R)|      SLOW  |        10.500(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<0>  |        21.979(R)|      SLOW  |         9.903(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<1>  |        21.645(R)|      SLOW  |        10.052(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<2>  |        21.612(R)|      SLOW  |        10.233(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<3>  |        21.671(R)|      SLOW  |        10.233(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<4>  |        21.482(R)|      SLOW  |        10.150(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<5>  |        21.595(R)|      SLOW  |        10.038(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<6>  |        21.804(R)|      SLOW  |        10.083(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<7>  |        21.057(R)|      SLOW  |        10.042(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<8>  |        22.599(R)|      SLOW  |         9.452(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<9>  |        22.599(R)|      SLOW  |         9.452(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<10> |        20.731(R)|      SLOW  |         9.961(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<11> |        20.731(R)|      SLOW  |         9.894(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<12> |        22.601(R)|      SLOW  |         9.407(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<13> |        20.959(R)|      SLOW  |         9.833(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<14> |        22.302(R)|      SLOW  |         9.324(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<15> |        22.857(R)|      SLOW  |         9.522(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<16> |        22.500(R)|      SLOW  |         8.786(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<17> |        22.500(R)|      SLOW  |         8.701(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<18> |        21.780(R)|      SLOW  |         8.589(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<19> |        22.142(R)|      SLOW  |         8.764(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<20> |        22.135(R)|      SLOW  |         9.169(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<21> |        21.391(R)|      SLOW  |         9.035(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<22> |        22.850(R)|      SLOW  |         9.463(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<23> |        22.850(R)|      SLOW  |         9.463(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<24> |        21.178(R)|      SLOW  |        10.063(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<25> |        20.971(R)|      SLOW  |        10.253(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<26> |        20.508(R)|      SLOW  |         9.961(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<27> |        20.508(R)|      SLOW  |         9.961(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<28> |        20.229(R)|      SLOW  |         9.834(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<29> |        20.211(R)|      SLOW  |         9.890(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<30> |        20.211(R)|      SLOW  |         9.890(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<31> |        22.596(R)|      SLOW  |         9.179(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2EN       |        16.862(R)|      SLOW  |         9.810(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2OE       |        19.435(R)|      SLOW  |        11.414(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2WE       |        19.194(R)|      SLOW  |        11.238(R)|      FAST  |CLK_BUFG          |   0.000|
led<0>       |        26.013(R)|      SLOW  |        12.792(R)|      FAST  |CLK_BUFG          |   0.000|
led<1>       |        25.310(R)|      SLOW  |        13.219(R)|      FAST  |CLK_BUFG          |   0.000|
led<2>       |        25.833(R)|      SLOW  |        12.659(R)|      FAST  |CLK_BUFG          |   0.000|
led<3>       |        25.138(R)|      SLOW  |        12.766(R)|      FAST  |CLK_BUFG          |   0.000|
led<4>       |        25.796(R)|      SLOW  |        13.063(R)|      FAST  |CLK_BUFG          |   0.000|
led<5>       |        24.431(R)|      SLOW  |        13.034(R)|      FAST  |CLK_BUFG          |   0.000|
led<6>       |        26.420(R)|      SLOW  |        13.139(R)|      FAST  |CLK_BUFG          |   0.000|
led<7>       |        26.160(R)|      SLOW  |        13.261(R)|      FAST  |CLK_BUFG          |   0.000|
led<8>       |        23.638(R)|      SLOW  |        12.814(R)|      FAST  |CLK_BUFG          |   0.000|
led<9>       |        25.914(R)|      SLOW  |        13.037(R)|      FAST  |CLK_BUFG          |   0.000|
led<10>      |        28.132(R)|      SLOW  |        12.530(R)|      FAST  |CLK_BUFG          |   0.000|
led<11>      |        25.293(R)|      SLOW  |        13.289(R)|      FAST  |CLK_BUFG          |   0.000|
led<12>      |        24.655(R)|      SLOW  |        12.481(R)|      FAST  |CLK_BUFG          |   0.000|
led<13>      |        24.569(R)|      SLOW  |        12.985(R)|      FAST  |CLK_BUFG          |   0.000|
led<14>      |        24.952(R)|      SLOW  |        12.541(R)|      FAST  |CLK_BUFG          |   0.000|
led<15>      |        23.949(R)|      SLOW  |        12.912(R)|      FAST  |CLK_BUFG          |   0.000|
-------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock SW<26> to Pad
-------------+-----------------+------------+-----------------+------------+------------------+--------+
             |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination  |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
-------------+-----------------+------------+-----------------+------------+------------------+--------+
DYP1<0>      |        21.856(R)|      SLOW  |        12.530(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<1>      |        22.464(R)|      SLOW  |        12.692(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<2>      |        22.571(R)|      SLOW  |        12.740(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<3>      |        22.739(R)|      SLOW  |        12.887(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<4>      |        22.070(R)|      SLOW  |        12.675(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<5>      |        22.712(R)|      SLOW  |        12.826(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<6>      |        22.538(R)|      SLOW  |        12.715(R)|      FAST  |CLK_BUFG          |   0.000|
DYP2<2>      |        22.949(R)|      SLOW  |        13.682(R)|      FAST  |CLK_BUFG          |   0.000|
DYP2<3>      |        22.997(R)|      SLOW  |        13.735(R)|      FAST  |CLK_BUFG          |   0.000|
DYP2<4>      |        21.699(R)|      SLOW  |        12.970(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<1> |        20.173(R)|      SLOW  |        11.865(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<2> |        20.197(R)|      SLOW  |        11.884(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<3> |        20.398(R)|      SLOW  |        11.992(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<4> |        20.505(R)|      SLOW  |        12.065(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<5> |        20.566(R)|      SLOW  |        12.121(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<6> |        20.735(R)|      SLOW  |        12.234(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<7> |        20.588(R)|      SLOW  |        12.078(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<8> |        20.197(R)|      SLOW  |        11.858(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<9> |        20.289(R)|      SLOW  |        11.941(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<10>|        20.454(R)|      SLOW  |        12.052(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<11>|        20.821(R)|      SLOW  |        12.347(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<12>|        21.045(R)|      SLOW  |        12.416(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<13>|        20.799(R)|      SLOW  |        12.311(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<14>|        20.796(R)|      SLOW  |        12.272(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<15>|        21.081(R)|      SLOW  |        12.384(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<16>|        20.677(R)|      SLOW  |        12.172(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<17>|        20.558(R)|      SLOW  |        12.128(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<18>|        20.579(R)|      SLOW  |        12.130(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<19>|        20.118(R)|      SLOW  |        11.819(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<20>|        20.023(R)|      SLOW  |        11.729(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<21>|        18.447(R)|      SLOW  |        10.834(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<22>|        19.760(R)|      SLOW  |        11.576(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<0> |        19.998(R)|      SLOW  |        11.148(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<1> |        19.425(R)|      SLOW  |        10.993(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<2> |        17.902(R)|      SLOW  |        10.202(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<3> |        19.798(R)|      SLOW  |        11.401(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<4> |        21.412(R)|      SLOW  |        11.579(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<5> |        19.220(R)|      SLOW  |        10.992(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<6> |        18.862(R)|      SLOW  |        10.736(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<7> |        18.497(R)|      SLOW  |        10.776(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<8> |        18.122(R)|      SLOW  |        10.536(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<9> |        19.604(R)|      SLOW  |        11.358(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<10>|        20.191(R)|      SLOW  |        11.621(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<11>|        21.619(R)|      SLOW  |        12.532(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<12>|        19.254(R)|      SLOW  |        11.064(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<13>|        19.220(R)|      SLOW  |        11.168(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<14>|        19.152(R)|      SLOW  |        10.775(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<15>|        18.555(R)|      SLOW  |        10.555(R)|      FAST  |CLK_BUFG          |   0.000|
FlashOE      |        18.591(R)|      SLOW  |        10.882(R)|      FAST  |CLK_BUFG          |   0.000|
FlashWE      |        18.788(R)|      SLOW  |        11.118(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<0>  |        13.981(R)|      SLOW  |         8.028(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<1>  |        14.579(R)|      SLOW  |         8.380(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<2>  |        14.695(R)|      SLOW  |         8.452(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<3>  |        14.359(R)|      SLOW  |         8.249(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<4>  |        18.010(R)|      SLOW  |        10.568(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<5>  |        17.640(R)|      SLOW  |        10.250(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<6>  |        17.853(R)|      SLOW  |        10.422(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<7>  |        17.709(R)|      SLOW  |        10.337(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<8>  |        16.773(R)|      SLOW  |         9.726(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<9>  |        17.088(R)|      SLOW  |        10.003(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<10> |        17.150(R)|      SLOW  |        10.039(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<11> |        16.884(R)|      SLOW  |         9.842(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<12> |        18.917(R)|      SLOW  |        11.098(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<13> |        17.392(R)|      SLOW  |        10.227(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<14> |        19.594(R)|      SLOW  |        11.546(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<15> |        16.520(R)|      SLOW  |         9.680(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<16> |        17.892(R)|      SLOW  |        10.483(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<17> |        16.290(R)|      SLOW  |         9.515(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<18> |        18.324(R)|      SLOW  |        10.699(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<19> |        16.355(R)|      SLOW  |         9.523(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<0>  |        19.821(R)|      SLOW  |         9.937(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<1>  |        23.121(R)|      SLOW  |         9.773(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<2>  |        22.395(R)|      SLOW  |         9.543(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<3>  |        22.760(R)|      SLOW  |         9.791(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<4>  |        23.468(R)|      SLOW  |        10.040(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<5>  |        20.366(R)|      SLOW  |         9.101(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<6>  |        18.448(R)|      SLOW  |         9.711(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<7>  |        22.760(R)|      SLOW  |        10.298(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<8>  |        20.460(R)|      SLOW  |        10.368(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<9>  |        19.931(R)|      SLOW  |        10.287(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<10> |        20.169(R)|      SLOW  |        10.241(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<11> |        19.115(R)|      SLOW  |         9.842(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<12> |        19.115(R)|      SLOW  |        10.148(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<13> |        21.502(R)|      SLOW  |        10.611(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<14> |        21.502(R)|      SLOW  |        10.482(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<15> |        21.264(R)|      SLOW  |        10.514(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<16> |        18.821(R)|      SLOW  |         9.917(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<17> |        18.821(R)|      SLOW  |         9.940(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<18> |        19.030(R)|      SLOW  |         9.165(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<19> |        19.285(R)|      SLOW  |        10.206(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<20> |        21.798(R)|      SLOW  |         9.226(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<21> |        21.798(R)|      SLOW  |         9.139(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<22> |        23.121(R)|      SLOW  |         9.528(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<23> |        22.395(R)|      SLOW  |        10.373(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<24> |        21.174(R)|      SLOW  |        10.064(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<25> |        21.174(R)|      SLOW  |        10.078(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<26> |        20.169(R)|      SLOW  |         9.631(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<27> |        20.149(R)|      SLOW  |         9.787(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<28> |        20.149(R)|      SLOW  |         9.909(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<29> |        19.632(R)|      SLOW  |        10.017(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<30> |        19.849(R)|      SLOW  |         9.843(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<31> |        19.849(R)|      SLOW  |         9.903(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1EN       |        16.064(R)|      SLOW  |         9.383(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1OE       |        18.980(R)|      SLOW  |        11.092(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1WE       |        16.995(R)|      SLOW  |        10.067(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<0>  |        17.328(R)|      SLOW  |        10.106(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<1>  |        15.883(R)|      SLOW  |         9.233(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<2>  |        17.433(R)|      SLOW  |        10.186(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<3>  |        16.335(R)|      SLOW  |         9.535(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<4>  |        17.931(R)|      SLOW  |        10.594(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<5>  |        16.817(R)|      SLOW  |         9.735(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<6>  |        17.268(R)|      SLOW  |        10.130(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<7>  |        18.412(R)|      SLOW  |        10.841(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<8>  |        16.521(R)|      SLOW  |         9.602(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<9>  |        17.260(R)|      SLOW  |        10.083(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<10> |        16.848(R)|      SLOW  |         9.850(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<11> |        16.814(R)|      SLOW  |         9.811(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<12> |        17.147(R)|      SLOW  |         9.986(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<13> |        17.444(R)|      SLOW  |        10.164(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<14> |        17.583(R)|      SLOW  |        10.246(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<15> |        14.858(R)|      SLOW  |         8.628(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<16> |        15.271(R)|      SLOW  |         8.879(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<17> |        16.795(R)|      SLOW  |         9.789(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<18> |        16.891(R)|      SLOW  |         9.855(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<19> |        17.928(R)|      SLOW  |        10.472(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<0>  |        21.885(R)|      SLOW  |         9.875(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<1>  |        21.551(R)|      SLOW  |        10.024(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<2>  |        21.518(R)|      SLOW  |        10.205(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<3>  |        21.577(R)|      SLOW  |        10.205(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<4>  |        21.388(R)|      SLOW  |        10.122(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<5>  |        21.501(R)|      SLOW  |        10.010(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<6>  |        21.710(R)|      SLOW  |        10.055(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<7>  |        20.963(R)|      SLOW  |        10.014(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<8>  |        22.505(R)|      SLOW  |         9.424(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<9>  |        22.505(R)|      SLOW  |         9.424(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<10> |        20.637(R)|      SLOW  |         9.933(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<11> |        20.637(R)|      SLOW  |         9.866(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<12> |        22.507(R)|      SLOW  |         9.379(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<13> |        20.865(R)|      SLOW  |         9.805(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<14> |        22.208(R)|      SLOW  |         9.296(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<15> |        22.763(R)|      SLOW  |         9.494(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<16> |        22.406(R)|      SLOW  |         8.758(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<17> |        22.406(R)|      SLOW  |         8.673(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<18> |        21.686(R)|      SLOW  |         8.561(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<19> |        22.048(R)|      SLOW  |         8.736(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<20> |        22.041(R)|      SLOW  |         9.141(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<21> |        21.297(R)|      SLOW  |         9.007(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<22> |        22.756(R)|      SLOW  |         9.435(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<23> |        22.756(R)|      SLOW  |         9.435(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<24> |        21.084(R)|      SLOW  |        10.035(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<25> |        20.877(R)|      SLOW  |        10.225(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<26> |        20.414(R)|      SLOW  |         9.933(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<27> |        20.414(R)|      SLOW  |         9.933(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<28> |        20.135(R)|      SLOW  |         9.806(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<29> |        20.117(R)|      SLOW  |         9.862(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<30> |        20.117(R)|      SLOW  |         9.862(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<31> |        22.502(R)|      SLOW  |         9.151(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2EN       |        16.768(R)|      SLOW  |         9.782(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2OE       |        19.341(R)|      SLOW  |        11.386(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2WE       |        19.100(R)|      SLOW  |        11.210(R)|      FAST  |CLK_BUFG          |   0.000|
led<0>       |        25.919(R)|      SLOW  |        12.764(R)|      FAST  |CLK_BUFG          |   0.000|
led<1>       |        25.216(R)|      SLOW  |        13.191(R)|      FAST  |CLK_BUFG          |   0.000|
led<2>       |        25.739(R)|      SLOW  |        12.631(R)|      FAST  |CLK_BUFG          |   0.000|
led<3>       |        25.044(R)|      SLOW  |        12.738(R)|      FAST  |CLK_BUFG          |   0.000|
led<4>       |        25.702(R)|      SLOW  |        13.035(R)|      FAST  |CLK_BUFG          |   0.000|
led<5>       |        24.337(R)|      SLOW  |        13.006(R)|      FAST  |CLK_BUFG          |   0.000|
led<6>       |        26.326(R)|      SLOW  |        13.111(R)|      FAST  |CLK_BUFG          |   0.000|
led<7>       |        26.066(R)|      SLOW  |        13.233(R)|      FAST  |CLK_BUFG          |   0.000|
led<8>       |        23.544(R)|      SLOW  |        12.786(R)|      FAST  |CLK_BUFG          |   0.000|
led<9>       |        25.820(R)|      SLOW  |        13.009(R)|      FAST  |CLK_BUFG          |   0.000|
led<10>      |        28.038(R)|      SLOW  |        12.502(R)|      FAST  |CLK_BUFG          |   0.000|
led<11>      |        25.199(R)|      SLOW  |        13.261(R)|      FAST  |CLK_BUFG          |   0.000|
led<12>      |        24.561(R)|      SLOW  |        12.453(R)|      FAST  |CLK_BUFG          |   0.000|
led<13>      |        24.475(R)|      SLOW  |        12.957(R)|      FAST  |CLK_BUFG          |   0.000|
led<14>      |        24.858(R)|      SLOW  |        12.513(R)|      FAST  |CLK_BUFG          |   0.000|
led<15>      |        23.855(R)|      SLOW  |        12.884(R)|      FAST  |CLK_BUFG          |   0.000|
-------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock SW<27> to Pad
-------------+-----------------+------------+-----------------+------------+------------------+--------+
             |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination  |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
-------------+-----------------+------------+-----------------+------------+------------------+--------+
DYP1<0>      |        22.136(R)|      SLOW  |        12.777(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<1>      |        22.744(R)|      SLOW  |        12.939(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<2>      |        22.851(R)|      SLOW  |        12.987(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<3>      |        23.019(R)|      SLOW  |        13.134(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<4>      |        22.350(R)|      SLOW  |        12.922(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<5>      |        22.992(R)|      SLOW  |        13.073(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<6>      |        22.818(R)|      SLOW  |        12.962(R)|      FAST  |CLK_BUFG          |   0.000|
DYP2<2>      |        23.229(R)|      SLOW  |        13.929(R)|      FAST  |CLK_BUFG          |   0.000|
DYP2<3>      |        23.277(R)|      SLOW  |        13.982(R)|      FAST  |CLK_BUFG          |   0.000|
DYP2<4>      |        21.979(R)|      SLOW  |        13.217(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<1> |        20.453(R)|      SLOW  |        12.112(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<2> |        20.477(R)|      SLOW  |        12.131(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<3> |        20.678(R)|      SLOW  |        12.239(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<4> |        20.785(R)|      SLOW  |        12.312(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<5> |        20.846(R)|      SLOW  |        12.368(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<6> |        21.015(R)|      SLOW  |        12.481(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<7> |        20.868(R)|      SLOW  |        12.325(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<8> |        20.477(R)|      SLOW  |        12.105(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<9> |        20.569(R)|      SLOW  |        12.188(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<10>|        20.734(R)|      SLOW  |        12.299(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<11>|        21.101(R)|      SLOW  |        12.594(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<12>|        21.325(R)|      SLOW  |        12.663(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<13>|        21.079(R)|      SLOW  |        12.558(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<14>|        21.076(R)|      SLOW  |        12.519(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<15>|        21.361(R)|      SLOW  |        12.631(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<16>|        20.957(R)|      SLOW  |        12.419(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<17>|        20.838(R)|      SLOW  |        12.375(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<18>|        20.859(R)|      SLOW  |        12.377(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<19>|        20.398(R)|      SLOW  |        12.066(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<20>|        20.303(R)|      SLOW  |        11.976(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<21>|        18.727(R)|      SLOW  |        11.081(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<22>|        20.040(R)|      SLOW  |        11.823(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<0> |        20.278(R)|      SLOW  |        11.395(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<1> |        19.705(R)|      SLOW  |        11.240(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<2> |        18.182(R)|      SLOW  |        10.449(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<3> |        20.078(R)|      SLOW  |        11.648(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<4> |        21.692(R)|      SLOW  |        11.826(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<5> |        19.500(R)|      SLOW  |        11.239(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<6> |        19.142(R)|      SLOW  |        10.983(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<7> |        18.777(R)|      SLOW  |        11.023(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<8> |        18.402(R)|      SLOW  |        10.783(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<9> |        19.884(R)|      SLOW  |        11.605(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<10>|        20.471(R)|      SLOW  |        11.868(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<11>|        21.899(R)|      SLOW  |        12.779(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<12>|        19.534(R)|      SLOW  |        11.311(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<13>|        19.500(R)|      SLOW  |        11.415(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<14>|        19.432(R)|      SLOW  |        11.022(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<15>|        18.835(R)|      SLOW  |        10.802(R)|      FAST  |CLK_BUFG          |   0.000|
FlashOE      |        18.871(R)|      SLOW  |        11.129(R)|      FAST  |CLK_BUFG          |   0.000|
FlashWE      |        19.068(R)|      SLOW  |        11.365(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<0>  |        14.261(R)|      SLOW  |         8.275(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<1>  |        14.859(R)|      SLOW  |         8.627(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<2>  |        14.975(R)|      SLOW  |         8.699(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<3>  |        14.639(R)|      SLOW  |         8.496(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<4>  |        18.290(R)|      SLOW  |        10.815(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<5>  |        17.920(R)|      SLOW  |        10.497(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<6>  |        18.133(R)|      SLOW  |        10.669(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<7>  |        17.989(R)|      SLOW  |        10.584(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<8>  |        17.053(R)|      SLOW  |         9.973(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<9>  |        17.368(R)|      SLOW  |        10.250(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<10> |        17.430(R)|      SLOW  |        10.286(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<11> |        17.164(R)|      SLOW  |        10.089(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<12> |        19.197(R)|      SLOW  |        11.345(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<13> |        17.672(R)|      SLOW  |        10.474(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<14> |        19.874(R)|      SLOW  |        11.793(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<15> |        16.800(R)|      SLOW  |         9.927(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<16> |        18.172(R)|      SLOW  |        10.730(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<17> |        16.570(R)|      SLOW  |         9.762(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<18> |        18.604(R)|      SLOW  |        10.946(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<19> |        16.635(R)|      SLOW  |         9.770(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<0>  |        20.101(R)|      SLOW  |        10.184(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<1>  |        23.401(R)|      SLOW  |        10.020(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<2>  |        22.675(R)|      SLOW  |         9.790(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<3>  |        23.040(R)|      SLOW  |        10.038(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<4>  |        23.748(R)|      SLOW  |        10.287(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<5>  |        20.646(R)|      SLOW  |         9.348(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<6>  |        18.728(R)|      SLOW  |         9.958(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<7>  |        23.040(R)|      SLOW  |        10.545(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<8>  |        20.740(R)|      SLOW  |        10.615(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<9>  |        20.211(R)|      SLOW  |        10.534(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<10> |        20.449(R)|      SLOW  |        10.488(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<11> |        19.395(R)|      SLOW  |        10.089(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<12> |        19.395(R)|      SLOW  |        10.395(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<13> |        21.782(R)|      SLOW  |        10.858(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<14> |        21.782(R)|      SLOW  |        10.729(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<15> |        21.544(R)|      SLOW  |        10.761(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<16> |        19.101(R)|      SLOW  |        10.164(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<17> |        19.101(R)|      SLOW  |        10.187(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<18> |        19.310(R)|      SLOW  |         9.412(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<19> |        19.565(R)|      SLOW  |        10.453(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<20> |        22.078(R)|      SLOW  |         9.473(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<21> |        22.078(R)|      SLOW  |         9.386(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<22> |        23.401(R)|      SLOW  |         9.775(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<23> |        22.675(R)|      SLOW  |        10.620(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<24> |        21.454(R)|      SLOW  |        10.311(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<25> |        21.454(R)|      SLOW  |        10.325(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<26> |        20.449(R)|      SLOW  |         9.878(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<27> |        20.429(R)|      SLOW  |        10.034(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<28> |        20.429(R)|      SLOW  |        10.156(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<29> |        19.912(R)|      SLOW  |        10.264(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<30> |        20.129(R)|      SLOW  |        10.090(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<31> |        20.129(R)|      SLOW  |        10.150(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1EN       |        16.344(R)|      SLOW  |         9.630(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1OE       |        19.260(R)|      SLOW  |        11.339(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1WE       |        17.275(R)|      SLOW  |        10.314(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<0>  |        17.608(R)|      SLOW  |        10.353(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<1>  |        16.163(R)|      SLOW  |         9.480(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<2>  |        17.713(R)|      SLOW  |        10.433(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<3>  |        16.615(R)|      SLOW  |         9.782(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<4>  |        18.211(R)|      SLOW  |        10.841(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<5>  |        17.097(R)|      SLOW  |         9.982(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<6>  |        17.548(R)|      SLOW  |        10.377(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<7>  |        18.692(R)|      SLOW  |        11.088(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<8>  |        16.801(R)|      SLOW  |         9.849(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<9>  |        17.540(R)|      SLOW  |        10.330(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<10> |        17.128(R)|      SLOW  |        10.097(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<11> |        17.094(R)|      SLOW  |        10.058(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<12> |        17.427(R)|      SLOW  |        10.233(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<13> |        17.724(R)|      SLOW  |        10.411(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<14> |        17.863(R)|      SLOW  |        10.493(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<15> |        15.138(R)|      SLOW  |         8.875(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<16> |        15.551(R)|      SLOW  |         9.126(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<17> |        17.075(R)|      SLOW  |        10.036(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<18> |        17.171(R)|      SLOW  |        10.102(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<19> |        18.208(R)|      SLOW  |        10.719(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<0>  |        22.165(R)|      SLOW  |        10.122(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<1>  |        21.831(R)|      SLOW  |        10.271(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<2>  |        21.798(R)|      SLOW  |        10.452(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<3>  |        21.857(R)|      SLOW  |        10.452(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<4>  |        21.668(R)|      SLOW  |        10.369(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<5>  |        21.781(R)|      SLOW  |        10.257(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<6>  |        21.990(R)|      SLOW  |        10.302(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<7>  |        21.243(R)|      SLOW  |        10.261(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<8>  |        22.785(R)|      SLOW  |         9.671(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<9>  |        22.785(R)|      SLOW  |         9.671(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<10> |        20.917(R)|      SLOW  |        10.180(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<11> |        20.917(R)|      SLOW  |        10.113(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<12> |        22.787(R)|      SLOW  |         9.626(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<13> |        21.145(R)|      SLOW  |        10.052(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<14> |        22.488(R)|      SLOW  |         9.543(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<15> |        23.043(R)|      SLOW  |         9.741(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<16> |        22.686(R)|      SLOW  |         9.005(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<17> |        22.686(R)|      SLOW  |         8.920(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<18> |        21.966(R)|      SLOW  |         8.808(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<19> |        22.328(R)|      SLOW  |         8.983(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<20> |        22.321(R)|      SLOW  |         9.388(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<21> |        21.577(R)|      SLOW  |         9.254(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<22> |        23.036(R)|      SLOW  |         9.682(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<23> |        23.036(R)|      SLOW  |         9.682(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<24> |        21.364(R)|      SLOW  |        10.282(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<25> |        21.157(R)|      SLOW  |        10.472(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<26> |        20.694(R)|      SLOW  |        10.180(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<27> |        20.694(R)|      SLOW  |        10.180(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<28> |        20.415(R)|      SLOW  |        10.053(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<29> |        20.397(R)|      SLOW  |        10.109(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<30> |        20.397(R)|      SLOW  |        10.109(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<31> |        22.782(R)|      SLOW  |         9.398(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2EN       |        17.048(R)|      SLOW  |        10.029(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2OE       |        19.621(R)|      SLOW  |        11.633(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2WE       |        19.380(R)|      SLOW  |        11.457(R)|      FAST  |CLK_BUFG          |   0.000|
led<0>       |        26.199(R)|      SLOW  |        13.011(R)|      FAST  |CLK_BUFG          |   0.000|
led<1>       |        25.496(R)|      SLOW  |        13.438(R)|      FAST  |CLK_BUFG          |   0.000|
led<2>       |        26.019(R)|      SLOW  |        12.878(R)|      FAST  |CLK_BUFG          |   0.000|
led<3>       |        25.324(R)|      SLOW  |        12.985(R)|      FAST  |CLK_BUFG          |   0.000|
led<4>       |        25.982(R)|      SLOW  |        13.282(R)|      FAST  |CLK_BUFG          |   0.000|
led<5>       |        24.617(R)|      SLOW  |        13.253(R)|      FAST  |CLK_BUFG          |   0.000|
led<6>       |        26.606(R)|      SLOW  |        13.358(R)|      FAST  |CLK_BUFG          |   0.000|
led<7>       |        26.346(R)|      SLOW  |        13.480(R)|      FAST  |CLK_BUFG          |   0.000|
led<8>       |        23.824(R)|      SLOW  |        13.033(R)|      FAST  |CLK_BUFG          |   0.000|
led<9>       |        26.100(R)|      SLOW  |        13.256(R)|      FAST  |CLK_BUFG          |   0.000|
led<10>      |        28.318(R)|      SLOW  |        12.749(R)|      FAST  |CLK_BUFG          |   0.000|
led<11>      |        25.479(R)|      SLOW  |        13.508(R)|      FAST  |CLK_BUFG          |   0.000|
led<12>      |        24.841(R)|      SLOW  |        12.700(R)|      FAST  |CLK_BUFG          |   0.000|
led<13>      |        24.755(R)|      SLOW  |        13.204(R)|      FAST  |CLK_BUFG          |   0.000|
led<14>      |        25.138(R)|      SLOW  |        12.760(R)|      FAST  |CLK_BUFG          |   0.000|
led<15>      |        24.135(R)|      SLOW  |        13.131(R)|      FAST  |CLK_BUFG          |   0.000|
-------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock SW<28> to Pad
-------------+-----------------+------------+-----------------+------------+------------------+--------+
             |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination  |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
-------------+-----------------+------------+-----------------+------------+------------------+--------+
DYP1<0>      |        22.006(R)|      SLOW  |        12.599(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<1>      |        22.614(R)|      SLOW  |        12.761(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<2>      |        22.721(R)|      SLOW  |        12.809(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<3>      |        22.889(R)|      SLOW  |        12.956(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<4>      |        22.220(R)|      SLOW  |        12.744(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<5>      |        22.862(R)|      SLOW  |        12.895(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<6>      |        22.688(R)|      SLOW  |        12.784(R)|      FAST  |CLK_BUFG          |   0.000|
DYP2<2>      |        23.099(R)|      SLOW  |        13.751(R)|      FAST  |CLK_BUFG          |   0.000|
DYP2<3>      |        23.147(R)|      SLOW  |        13.804(R)|      FAST  |CLK_BUFG          |   0.000|
DYP2<4>      |        21.849(R)|      SLOW  |        13.039(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<1> |        20.323(R)|      SLOW  |        11.934(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<2> |        20.347(R)|      SLOW  |        11.953(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<3> |        20.548(R)|      SLOW  |        12.061(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<4> |        20.655(R)|      SLOW  |        12.134(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<5> |        20.716(R)|      SLOW  |        12.190(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<6> |        20.885(R)|      SLOW  |        12.303(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<7> |        20.738(R)|      SLOW  |        12.147(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<8> |        20.347(R)|      SLOW  |        11.927(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<9> |        20.439(R)|      SLOW  |        12.010(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<10>|        20.604(R)|      SLOW  |        12.121(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<11>|        20.971(R)|      SLOW  |        12.416(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<12>|        21.195(R)|      SLOW  |        12.485(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<13>|        20.949(R)|      SLOW  |        12.380(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<14>|        20.946(R)|      SLOW  |        12.341(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<15>|        21.231(R)|      SLOW  |        12.453(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<16>|        20.827(R)|      SLOW  |        12.241(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<17>|        20.708(R)|      SLOW  |        12.197(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<18>|        20.729(R)|      SLOW  |        12.199(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<19>|        20.268(R)|      SLOW  |        11.888(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<20>|        20.173(R)|      SLOW  |        11.798(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<21>|        18.597(R)|      SLOW  |        10.903(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<22>|        19.910(R)|      SLOW  |        11.645(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<0> |        20.148(R)|      SLOW  |        11.217(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<1> |        19.575(R)|      SLOW  |        11.062(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<2> |        18.052(R)|      SLOW  |        10.271(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<3> |        19.948(R)|      SLOW  |        11.470(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<4> |        21.562(R)|      SLOW  |        11.648(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<5> |        19.370(R)|      SLOW  |        11.061(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<6> |        19.012(R)|      SLOW  |        10.805(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<7> |        18.647(R)|      SLOW  |        10.845(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<8> |        18.272(R)|      SLOW  |        10.605(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<9> |        19.754(R)|      SLOW  |        11.427(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<10>|        20.341(R)|      SLOW  |        11.690(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<11>|        21.769(R)|      SLOW  |        12.601(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<12>|        19.404(R)|      SLOW  |        11.133(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<13>|        19.370(R)|      SLOW  |        11.237(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<14>|        19.302(R)|      SLOW  |        10.844(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<15>|        18.705(R)|      SLOW  |        10.624(R)|      FAST  |CLK_BUFG          |   0.000|
FlashOE      |        18.741(R)|      SLOW  |        10.951(R)|      FAST  |CLK_BUFG          |   0.000|
FlashWE      |        18.938(R)|      SLOW  |        11.187(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<0>  |        14.131(R)|      SLOW  |         8.097(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<1>  |        14.729(R)|      SLOW  |         8.449(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<2>  |        14.845(R)|      SLOW  |         8.521(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<3>  |        14.509(R)|      SLOW  |         8.318(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<4>  |        18.160(R)|      SLOW  |        10.637(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<5>  |        17.790(R)|      SLOW  |        10.319(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<6>  |        18.003(R)|      SLOW  |        10.491(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<7>  |        17.859(R)|      SLOW  |        10.406(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<8>  |        16.923(R)|      SLOW  |         9.795(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<9>  |        17.238(R)|      SLOW  |        10.072(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<10> |        17.300(R)|      SLOW  |        10.108(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<11> |        17.034(R)|      SLOW  |         9.911(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<12> |        19.067(R)|      SLOW  |        11.167(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<13> |        17.542(R)|      SLOW  |        10.296(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<14> |        19.744(R)|      SLOW  |        11.615(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<15> |        16.670(R)|      SLOW  |         9.749(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<16> |        18.042(R)|      SLOW  |        10.552(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<17> |        16.440(R)|      SLOW  |         9.584(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<18> |        18.474(R)|      SLOW  |        10.768(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<19> |        16.505(R)|      SLOW  |         9.592(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<0>  |        19.971(R)|      SLOW  |        10.006(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<1>  |        23.271(R)|      SLOW  |         9.842(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<2>  |        22.545(R)|      SLOW  |         9.612(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<3>  |        22.910(R)|      SLOW  |         9.860(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<4>  |        23.618(R)|      SLOW  |        10.109(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<5>  |        20.516(R)|      SLOW  |         9.170(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<6>  |        18.598(R)|      SLOW  |         9.780(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<7>  |        22.910(R)|      SLOW  |        10.367(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<8>  |        20.610(R)|      SLOW  |        10.437(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<9>  |        20.081(R)|      SLOW  |        10.356(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<10> |        20.319(R)|      SLOW  |        10.310(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<11> |        19.265(R)|      SLOW  |         9.911(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<12> |        19.265(R)|      SLOW  |        10.217(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<13> |        21.652(R)|      SLOW  |        10.680(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<14> |        21.652(R)|      SLOW  |        10.551(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<15> |        21.414(R)|      SLOW  |        10.583(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<16> |        18.971(R)|      SLOW  |         9.986(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<17> |        18.971(R)|      SLOW  |        10.009(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<18> |        19.180(R)|      SLOW  |         9.234(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<19> |        19.435(R)|      SLOW  |        10.275(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<20> |        21.948(R)|      SLOW  |         9.295(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<21> |        21.948(R)|      SLOW  |         9.208(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<22> |        23.271(R)|      SLOW  |         9.597(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<23> |        22.545(R)|      SLOW  |        10.442(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<24> |        21.324(R)|      SLOW  |        10.133(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<25> |        21.324(R)|      SLOW  |        10.147(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<26> |        20.319(R)|      SLOW  |         9.700(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<27> |        20.299(R)|      SLOW  |         9.856(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<28> |        20.299(R)|      SLOW  |         9.978(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<29> |        19.782(R)|      SLOW  |        10.086(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<30> |        19.999(R)|      SLOW  |         9.912(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<31> |        19.999(R)|      SLOW  |         9.972(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1EN       |        16.214(R)|      SLOW  |         9.452(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1OE       |        19.130(R)|      SLOW  |        11.161(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1WE       |        17.145(R)|      SLOW  |        10.136(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<0>  |        17.478(R)|      SLOW  |        10.175(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<1>  |        16.033(R)|      SLOW  |         9.302(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<2>  |        17.583(R)|      SLOW  |        10.255(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<3>  |        16.485(R)|      SLOW  |         9.604(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<4>  |        18.081(R)|      SLOW  |        10.663(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<5>  |        16.967(R)|      SLOW  |         9.804(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<6>  |        17.418(R)|      SLOW  |        10.199(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<7>  |        18.562(R)|      SLOW  |        10.910(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<8>  |        16.671(R)|      SLOW  |         9.671(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<9>  |        17.410(R)|      SLOW  |        10.152(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<10> |        16.998(R)|      SLOW  |         9.919(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<11> |        16.964(R)|      SLOW  |         9.880(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<12> |        17.297(R)|      SLOW  |        10.055(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<13> |        17.594(R)|      SLOW  |        10.233(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<14> |        17.733(R)|      SLOW  |        10.315(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<15> |        15.008(R)|      SLOW  |         8.697(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<16> |        15.421(R)|      SLOW  |         8.948(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<17> |        16.945(R)|      SLOW  |         9.858(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<18> |        17.041(R)|      SLOW  |         9.924(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<19> |        18.078(R)|      SLOW  |        10.541(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<0>  |        22.035(R)|      SLOW  |         9.944(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<1>  |        21.701(R)|      SLOW  |        10.093(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<2>  |        21.668(R)|      SLOW  |        10.274(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<3>  |        21.727(R)|      SLOW  |        10.274(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<4>  |        21.538(R)|      SLOW  |        10.191(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<5>  |        21.651(R)|      SLOW  |        10.079(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<6>  |        21.860(R)|      SLOW  |        10.124(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<7>  |        21.113(R)|      SLOW  |        10.083(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<8>  |        22.655(R)|      SLOW  |         9.493(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<9>  |        22.655(R)|      SLOW  |         9.493(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<10> |        20.787(R)|      SLOW  |        10.002(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<11> |        20.787(R)|      SLOW  |         9.935(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<12> |        22.657(R)|      SLOW  |         9.448(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<13> |        21.015(R)|      SLOW  |         9.874(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<14> |        22.358(R)|      SLOW  |         9.365(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<15> |        22.913(R)|      SLOW  |         9.563(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<16> |        22.556(R)|      SLOW  |         8.827(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<17> |        22.556(R)|      SLOW  |         8.742(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<18> |        21.836(R)|      SLOW  |         8.630(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<19> |        22.198(R)|      SLOW  |         8.805(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<20> |        22.191(R)|      SLOW  |         9.210(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<21> |        21.447(R)|      SLOW  |         9.076(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<22> |        22.906(R)|      SLOW  |         9.504(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<23> |        22.906(R)|      SLOW  |         9.504(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<24> |        21.234(R)|      SLOW  |        10.104(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<25> |        21.027(R)|      SLOW  |        10.294(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<26> |        20.564(R)|      SLOW  |        10.002(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<27> |        20.564(R)|      SLOW  |        10.002(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<28> |        20.285(R)|      SLOW  |         9.875(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<29> |        20.267(R)|      SLOW  |         9.931(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<30> |        20.267(R)|      SLOW  |         9.931(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<31> |        22.652(R)|      SLOW  |         9.220(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2EN       |        16.918(R)|      SLOW  |         9.851(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2OE       |        19.491(R)|      SLOW  |        11.455(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2WE       |        19.250(R)|      SLOW  |        11.279(R)|      FAST  |CLK_BUFG          |   0.000|
led<0>       |        26.069(R)|      SLOW  |        12.833(R)|      FAST  |CLK_BUFG          |   0.000|
led<1>       |        25.366(R)|      SLOW  |        13.260(R)|      FAST  |CLK_BUFG          |   0.000|
led<2>       |        25.889(R)|      SLOW  |        12.700(R)|      FAST  |CLK_BUFG          |   0.000|
led<3>       |        25.194(R)|      SLOW  |        12.807(R)|      FAST  |CLK_BUFG          |   0.000|
led<4>       |        25.852(R)|      SLOW  |        13.104(R)|      FAST  |CLK_BUFG          |   0.000|
led<5>       |        24.487(R)|      SLOW  |        13.075(R)|      FAST  |CLK_BUFG          |   0.000|
led<6>       |        26.476(R)|      SLOW  |        13.180(R)|      FAST  |CLK_BUFG          |   0.000|
led<7>       |        26.216(R)|      SLOW  |        13.302(R)|      FAST  |CLK_BUFG          |   0.000|
led<8>       |        23.694(R)|      SLOW  |        12.855(R)|      FAST  |CLK_BUFG          |   0.000|
led<9>       |        25.970(R)|      SLOW  |        13.078(R)|      FAST  |CLK_BUFG          |   0.000|
led<10>      |        28.188(R)|      SLOW  |        12.571(R)|      FAST  |CLK_BUFG          |   0.000|
led<11>      |        25.349(R)|      SLOW  |        13.330(R)|      FAST  |CLK_BUFG          |   0.000|
led<12>      |        24.711(R)|      SLOW  |        12.522(R)|      FAST  |CLK_BUFG          |   0.000|
led<13>      |        24.625(R)|      SLOW  |        13.026(R)|      FAST  |CLK_BUFG          |   0.000|
led<14>      |        25.008(R)|      SLOW  |        12.582(R)|      FAST  |CLK_BUFG          |   0.000|
led<15>      |        24.005(R)|      SLOW  |        12.953(R)|      FAST  |CLK_BUFG          |   0.000|
-------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock SW<29> to Pad
-------------+-----------------+------------+-----------------+------------+------------------+--------+
             |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination  |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
-------------+-----------------+------------+-----------------+------------+------------------+--------+
DYP1<0>      |        22.924(R)|      SLOW  |        13.166(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<1>      |        23.532(R)|      SLOW  |        13.328(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<2>      |        23.639(R)|      SLOW  |        13.376(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<3>      |        23.807(R)|      SLOW  |        13.523(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<4>      |        23.138(R)|      SLOW  |        13.311(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<5>      |        23.780(R)|      SLOW  |        13.462(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<6>      |        23.606(R)|      SLOW  |        13.351(R)|      FAST  |CLK_BUFG          |   0.000|
DYP2<2>      |        24.017(R)|      SLOW  |        14.318(R)|      FAST  |CLK_BUFG          |   0.000|
DYP2<3>      |        24.065(R)|      SLOW  |        14.371(R)|      FAST  |CLK_BUFG          |   0.000|
DYP2<4>      |        22.767(R)|      SLOW  |        13.606(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<1> |        21.241(R)|      SLOW  |        12.501(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<2> |        21.265(R)|      SLOW  |        12.520(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<3> |        21.466(R)|      SLOW  |        12.628(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<4> |        21.573(R)|      SLOW  |        12.701(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<5> |        21.634(R)|      SLOW  |        12.757(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<6> |        21.803(R)|      SLOW  |        12.870(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<7> |        21.656(R)|      SLOW  |        12.714(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<8> |        21.265(R)|      SLOW  |        12.494(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<9> |        21.357(R)|      SLOW  |        12.577(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<10>|        21.522(R)|      SLOW  |        12.688(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<11>|        21.889(R)|      SLOW  |        12.983(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<12>|        22.113(R)|      SLOW  |        13.052(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<13>|        21.867(R)|      SLOW  |        12.947(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<14>|        21.864(R)|      SLOW  |        12.908(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<15>|        22.149(R)|      SLOW  |        13.020(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<16>|        21.745(R)|      SLOW  |        12.808(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<17>|        21.626(R)|      SLOW  |        12.764(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<18>|        21.647(R)|      SLOW  |        12.766(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<19>|        21.186(R)|      SLOW  |        12.455(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<20>|        21.091(R)|      SLOW  |        12.365(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<21>|        19.515(R)|      SLOW  |        11.470(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<22>|        20.828(R)|      SLOW  |        12.212(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<0> |        21.066(R)|      SLOW  |        11.784(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<1> |        20.493(R)|      SLOW  |        11.629(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<2> |        18.970(R)|      SLOW  |        10.838(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<3> |        20.866(R)|      SLOW  |        12.037(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<4> |        22.480(R)|      SLOW  |        12.215(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<5> |        20.288(R)|      SLOW  |        11.628(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<6> |        19.930(R)|      SLOW  |        11.372(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<7> |        19.565(R)|      SLOW  |        11.412(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<8> |        19.190(R)|      SLOW  |        11.172(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<9> |        20.672(R)|      SLOW  |        11.994(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<10>|        21.259(R)|      SLOW  |        12.257(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<11>|        22.687(R)|      SLOW  |        13.168(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<12>|        20.322(R)|      SLOW  |        11.700(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<13>|        20.288(R)|      SLOW  |        11.804(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<14>|        20.220(R)|      SLOW  |        11.411(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<15>|        19.623(R)|      SLOW  |        11.191(R)|      FAST  |CLK_BUFG          |   0.000|
FlashOE      |        19.659(R)|      SLOW  |        11.518(R)|      FAST  |CLK_BUFG          |   0.000|
FlashWE      |        19.856(R)|      SLOW  |        11.754(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<0>  |        15.049(R)|      SLOW  |         8.664(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<1>  |        15.647(R)|      SLOW  |         9.016(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<2>  |        15.763(R)|      SLOW  |         9.088(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<3>  |        15.427(R)|      SLOW  |         8.885(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<4>  |        19.078(R)|      SLOW  |        11.204(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<5>  |        18.708(R)|      SLOW  |        10.886(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<6>  |        18.921(R)|      SLOW  |        11.058(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<7>  |        18.777(R)|      SLOW  |        10.973(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<8>  |        17.841(R)|      SLOW  |        10.362(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<9>  |        18.156(R)|      SLOW  |        10.639(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<10> |        18.218(R)|      SLOW  |        10.675(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<11> |        17.952(R)|      SLOW  |        10.478(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<12> |        19.985(R)|      SLOW  |        11.734(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<13> |        18.460(R)|      SLOW  |        10.863(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<14> |        20.662(R)|      SLOW  |        12.182(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<15> |        17.588(R)|      SLOW  |        10.316(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<16> |        18.960(R)|      SLOW  |        11.119(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<17> |        17.358(R)|      SLOW  |        10.151(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<18> |        19.392(R)|      SLOW  |        11.335(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<19> |        17.423(R)|      SLOW  |        10.159(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<0>  |        20.889(R)|      SLOW  |        10.573(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<1>  |        24.189(R)|      SLOW  |        10.409(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<2>  |        23.463(R)|      SLOW  |        10.179(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<3>  |        23.828(R)|      SLOW  |        10.427(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<4>  |        24.536(R)|      SLOW  |        10.676(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<5>  |        21.434(R)|      SLOW  |         9.737(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<6>  |        19.516(R)|      SLOW  |        10.347(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<7>  |        23.828(R)|      SLOW  |        10.934(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<8>  |        21.528(R)|      SLOW  |        11.004(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<9>  |        20.999(R)|      SLOW  |        10.923(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<10> |        21.237(R)|      SLOW  |        10.877(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<11> |        20.183(R)|      SLOW  |        10.478(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<12> |        20.183(R)|      SLOW  |        10.784(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<13> |        22.570(R)|      SLOW  |        11.247(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<14> |        22.570(R)|      SLOW  |        11.118(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<15> |        22.332(R)|      SLOW  |        11.150(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<16> |        19.889(R)|      SLOW  |        10.553(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<17> |        19.889(R)|      SLOW  |        10.576(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<18> |        20.098(R)|      SLOW  |         9.801(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<19> |        20.353(R)|      SLOW  |        10.842(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<20> |        22.866(R)|      SLOW  |         9.862(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<21> |        22.866(R)|      SLOW  |         9.775(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<22> |        24.189(R)|      SLOW  |        10.164(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<23> |        23.463(R)|      SLOW  |        11.009(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<24> |        22.242(R)|      SLOW  |        10.700(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<25> |        22.242(R)|      SLOW  |        10.714(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<26> |        21.237(R)|      SLOW  |        10.267(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<27> |        21.217(R)|      SLOW  |        10.423(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<28> |        21.217(R)|      SLOW  |        10.545(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<29> |        20.700(R)|      SLOW  |        10.653(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<30> |        20.917(R)|      SLOW  |        10.479(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<31> |        20.917(R)|      SLOW  |        10.539(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1EN       |        17.132(R)|      SLOW  |        10.019(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1OE       |        20.048(R)|      SLOW  |        11.728(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1WE       |        18.063(R)|      SLOW  |        10.703(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<0>  |        18.396(R)|      SLOW  |        10.742(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<1>  |        16.951(R)|      SLOW  |         9.869(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<2>  |        18.501(R)|      SLOW  |        10.822(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<3>  |        17.403(R)|      SLOW  |        10.171(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<4>  |        18.999(R)|      SLOW  |        11.230(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<5>  |        17.885(R)|      SLOW  |        10.371(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<6>  |        18.336(R)|      SLOW  |        10.766(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<7>  |        19.480(R)|      SLOW  |        11.477(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<8>  |        17.589(R)|      SLOW  |        10.238(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<9>  |        18.328(R)|      SLOW  |        10.719(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<10> |        17.916(R)|      SLOW  |        10.486(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<11> |        17.882(R)|      SLOW  |        10.447(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<12> |        18.215(R)|      SLOW  |        10.622(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<13> |        18.512(R)|      SLOW  |        10.800(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<14> |        18.651(R)|      SLOW  |        10.882(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<15> |        15.926(R)|      SLOW  |         9.264(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<16> |        16.339(R)|      SLOW  |         9.515(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<17> |        17.863(R)|      SLOW  |        10.425(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<18> |        17.959(R)|      SLOW  |        10.491(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<19> |        18.996(R)|      SLOW  |        11.108(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<0>  |        22.953(R)|      SLOW  |        10.511(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<1>  |        22.619(R)|      SLOW  |        10.660(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<2>  |        22.586(R)|      SLOW  |        10.841(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<3>  |        22.645(R)|      SLOW  |        10.841(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<4>  |        22.456(R)|      SLOW  |        10.758(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<5>  |        22.569(R)|      SLOW  |        10.646(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<6>  |        22.778(R)|      SLOW  |        10.691(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<7>  |        22.031(R)|      SLOW  |        10.650(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<8>  |        23.573(R)|      SLOW  |        10.060(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<9>  |        23.573(R)|      SLOW  |        10.060(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<10> |        21.705(R)|      SLOW  |        10.569(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<11> |        21.705(R)|      SLOW  |        10.502(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<12> |        23.575(R)|      SLOW  |        10.015(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<13> |        21.933(R)|      SLOW  |        10.441(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<14> |        23.276(R)|      SLOW  |         9.932(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<15> |        23.831(R)|      SLOW  |        10.130(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<16> |        23.474(R)|      SLOW  |         9.394(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<17> |        23.474(R)|      SLOW  |         9.309(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<18> |        22.754(R)|      SLOW  |         9.197(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<19> |        23.116(R)|      SLOW  |         9.372(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<20> |        23.109(R)|      SLOW  |         9.777(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<21> |        22.365(R)|      SLOW  |         9.643(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<22> |        23.824(R)|      SLOW  |        10.071(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<23> |        23.824(R)|      SLOW  |        10.071(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<24> |        22.152(R)|      SLOW  |        10.671(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<25> |        21.945(R)|      SLOW  |        10.861(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<26> |        21.482(R)|      SLOW  |        10.569(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<27> |        21.482(R)|      SLOW  |        10.569(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<28> |        21.203(R)|      SLOW  |        10.442(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<29> |        21.185(R)|      SLOW  |        10.498(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<30> |        21.185(R)|      SLOW  |        10.498(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<31> |        23.570(R)|      SLOW  |         9.787(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2EN       |        17.836(R)|      SLOW  |        10.418(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2OE       |        20.409(R)|      SLOW  |        12.022(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2WE       |        20.168(R)|      SLOW  |        11.846(R)|      FAST  |CLK_BUFG          |   0.000|
led<0>       |        26.987(R)|      SLOW  |        13.400(R)|      FAST  |CLK_BUFG          |   0.000|
led<1>       |        26.284(R)|      SLOW  |        13.827(R)|      FAST  |CLK_BUFG          |   0.000|
led<2>       |        26.807(R)|      SLOW  |        13.267(R)|      FAST  |CLK_BUFG          |   0.000|
led<3>       |        26.112(R)|      SLOW  |        13.374(R)|      FAST  |CLK_BUFG          |   0.000|
led<4>       |        26.770(R)|      SLOW  |        13.671(R)|      FAST  |CLK_BUFG          |   0.000|
led<5>       |        25.405(R)|      SLOW  |        13.642(R)|      FAST  |CLK_BUFG          |   0.000|
led<6>       |        27.394(R)|      SLOW  |        13.747(R)|      FAST  |CLK_BUFG          |   0.000|
led<7>       |        27.134(R)|      SLOW  |        13.869(R)|      FAST  |CLK_BUFG          |   0.000|
led<8>       |        24.612(R)|      SLOW  |        13.422(R)|      FAST  |CLK_BUFG          |   0.000|
led<9>       |        26.888(R)|      SLOW  |        13.645(R)|      FAST  |CLK_BUFG          |   0.000|
led<10>      |        29.106(R)|      SLOW  |        13.138(R)|      FAST  |CLK_BUFG          |   0.000|
led<11>      |        26.267(R)|      SLOW  |        13.897(R)|      FAST  |CLK_BUFG          |   0.000|
led<12>      |        25.629(R)|      SLOW  |        13.089(R)|      FAST  |CLK_BUFG          |   0.000|
led<13>      |        25.543(R)|      SLOW  |        13.593(R)|      FAST  |CLK_BUFG          |   0.000|
led<14>      |        25.926(R)|      SLOW  |        13.149(R)|      FAST  |CLK_BUFG          |   0.000|
led<15>      |        24.923(R)|      SLOW  |        13.520(R)|      FAST  |CLK_BUFG          |   0.000|
-------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock SW<30> to Pad
-------------+-----------------+------------+-----------------+------------+------------------+--------+
             |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination  |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
-------------+-----------------+------------+-----------------+------------+------------------+--------+
DYP1<0>      |        22.151(R)|      SLOW  |        12.732(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<1>      |        22.759(R)|      SLOW  |        12.894(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<2>      |        22.866(R)|      SLOW  |        12.942(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<3>      |        23.034(R)|      SLOW  |        13.089(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<4>      |        22.365(R)|      SLOW  |        12.877(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<5>      |        23.007(R)|      SLOW  |        13.028(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<6>      |        22.833(R)|      SLOW  |        12.917(R)|      FAST  |CLK_BUFG          |   0.000|
DYP2<2>      |        23.244(R)|      SLOW  |        13.884(R)|      FAST  |CLK_BUFG          |   0.000|
DYP2<3>      |        23.292(R)|      SLOW  |        13.937(R)|      FAST  |CLK_BUFG          |   0.000|
DYP2<4>      |        21.994(R)|      SLOW  |        13.172(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<1> |        20.468(R)|      SLOW  |        12.067(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<2> |        20.492(R)|      SLOW  |        12.086(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<3> |        20.693(R)|      SLOW  |        12.194(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<4> |        20.800(R)|      SLOW  |        12.267(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<5> |        20.861(R)|      SLOW  |        12.323(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<6> |        21.030(R)|      SLOW  |        12.436(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<7> |        20.883(R)|      SLOW  |        12.280(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<8> |        20.492(R)|      SLOW  |        12.060(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<9> |        20.584(R)|      SLOW  |        12.143(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<10>|        20.749(R)|      SLOW  |        12.254(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<11>|        21.116(R)|      SLOW  |        12.549(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<12>|        21.340(R)|      SLOW  |        12.618(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<13>|        21.094(R)|      SLOW  |        12.513(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<14>|        21.091(R)|      SLOW  |        12.474(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<15>|        21.376(R)|      SLOW  |        12.586(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<16>|        20.972(R)|      SLOW  |        12.374(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<17>|        20.853(R)|      SLOW  |        12.330(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<18>|        20.874(R)|      SLOW  |        12.332(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<19>|        20.413(R)|      SLOW  |        12.021(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<20>|        20.318(R)|      SLOW  |        11.931(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<21>|        18.742(R)|      SLOW  |        11.036(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<22>|        20.055(R)|      SLOW  |        11.778(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<0> |        20.293(R)|      SLOW  |        11.350(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<1> |        19.720(R)|      SLOW  |        11.195(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<2> |        18.197(R)|      SLOW  |        10.404(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<3> |        20.093(R)|      SLOW  |        11.603(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<4> |        21.707(R)|      SLOW  |        11.781(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<5> |        19.515(R)|      SLOW  |        11.194(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<6> |        19.157(R)|      SLOW  |        10.938(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<7> |        18.792(R)|      SLOW  |        10.978(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<8> |        18.417(R)|      SLOW  |        10.738(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<9> |        19.899(R)|      SLOW  |        11.560(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<10>|        20.486(R)|      SLOW  |        11.823(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<11>|        21.914(R)|      SLOW  |        12.734(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<12>|        19.549(R)|      SLOW  |        11.266(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<13>|        19.515(R)|      SLOW  |        11.370(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<14>|        19.447(R)|      SLOW  |        10.977(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<15>|        18.850(R)|      SLOW  |        10.757(R)|      FAST  |CLK_BUFG          |   0.000|
FlashOE      |        18.886(R)|      SLOW  |        11.084(R)|      FAST  |CLK_BUFG          |   0.000|
FlashWE      |        19.083(R)|      SLOW  |        11.320(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<0>  |        14.276(R)|      SLOW  |         8.230(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<1>  |        14.874(R)|      SLOW  |         8.582(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<2>  |        14.990(R)|      SLOW  |         8.654(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<3>  |        14.654(R)|      SLOW  |         8.451(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<4>  |        18.305(R)|      SLOW  |        10.770(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<5>  |        17.935(R)|      SLOW  |        10.452(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<6>  |        18.148(R)|      SLOW  |        10.624(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<7>  |        18.004(R)|      SLOW  |        10.539(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<8>  |        17.068(R)|      SLOW  |         9.928(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<9>  |        17.383(R)|      SLOW  |        10.205(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<10> |        17.445(R)|      SLOW  |        10.241(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<11> |        17.179(R)|      SLOW  |        10.044(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<12> |        19.212(R)|      SLOW  |        11.300(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<13> |        17.687(R)|      SLOW  |        10.429(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<14> |        19.889(R)|      SLOW  |        11.748(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<15> |        16.815(R)|      SLOW  |         9.882(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<16> |        18.187(R)|      SLOW  |        10.685(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<17> |        16.585(R)|      SLOW  |         9.717(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<18> |        18.619(R)|      SLOW  |        10.901(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<19> |        16.650(R)|      SLOW  |         9.725(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<0>  |        20.116(R)|      SLOW  |        10.139(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<1>  |        23.416(R)|      SLOW  |         9.975(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<2>  |        22.690(R)|      SLOW  |         9.745(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<3>  |        23.055(R)|      SLOW  |         9.993(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<4>  |        23.763(R)|      SLOW  |        10.242(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<5>  |        20.661(R)|      SLOW  |         9.303(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<6>  |        18.743(R)|      SLOW  |         9.913(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<7>  |        23.055(R)|      SLOW  |        10.500(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<8>  |        20.755(R)|      SLOW  |        10.570(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<9>  |        20.226(R)|      SLOW  |        10.489(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<10> |        20.464(R)|      SLOW  |        10.443(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<11> |        19.410(R)|      SLOW  |        10.044(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<12> |        19.410(R)|      SLOW  |        10.350(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<13> |        21.797(R)|      SLOW  |        10.813(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<14> |        21.797(R)|      SLOW  |        10.684(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<15> |        21.559(R)|      SLOW  |        10.716(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<16> |        19.116(R)|      SLOW  |        10.119(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<17> |        19.116(R)|      SLOW  |        10.142(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<18> |        19.325(R)|      SLOW  |         9.367(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<19> |        19.580(R)|      SLOW  |        10.408(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<20> |        22.093(R)|      SLOW  |         9.428(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<21> |        22.093(R)|      SLOW  |         9.341(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<22> |        23.416(R)|      SLOW  |         9.730(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<23> |        22.690(R)|      SLOW  |        10.575(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<24> |        21.469(R)|      SLOW  |        10.266(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<25> |        21.469(R)|      SLOW  |        10.280(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<26> |        20.464(R)|      SLOW  |         9.833(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<27> |        20.444(R)|      SLOW  |         9.989(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<28> |        20.444(R)|      SLOW  |        10.111(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<29> |        19.927(R)|      SLOW  |        10.219(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<30> |        20.144(R)|      SLOW  |        10.045(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<31> |        20.144(R)|      SLOW  |        10.105(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1EN       |        16.359(R)|      SLOW  |         9.585(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1OE       |        19.275(R)|      SLOW  |        11.294(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1WE       |        17.290(R)|      SLOW  |        10.269(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<0>  |        17.623(R)|      SLOW  |        10.308(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<1>  |        16.178(R)|      SLOW  |         9.435(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<2>  |        17.728(R)|      SLOW  |        10.388(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<3>  |        16.630(R)|      SLOW  |         9.737(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<4>  |        18.226(R)|      SLOW  |        10.796(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<5>  |        17.112(R)|      SLOW  |         9.937(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<6>  |        17.563(R)|      SLOW  |        10.332(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<7>  |        18.707(R)|      SLOW  |        11.043(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<8>  |        16.816(R)|      SLOW  |         9.804(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<9>  |        17.555(R)|      SLOW  |        10.285(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<10> |        17.143(R)|      SLOW  |        10.052(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<11> |        17.109(R)|      SLOW  |        10.013(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<12> |        17.442(R)|      SLOW  |        10.188(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<13> |        17.739(R)|      SLOW  |        10.366(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<14> |        17.878(R)|      SLOW  |        10.448(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<15> |        15.153(R)|      SLOW  |         8.830(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<16> |        15.566(R)|      SLOW  |         9.081(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<17> |        17.090(R)|      SLOW  |         9.991(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<18> |        17.186(R)|      SLOW  |        10.057(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<19> |        18.223(R)|      SLOW  |        10.674(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<0>  |        22.180(R)|      SLOW  |        10.077(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<1>  |        21.846(R)|      SLOW  |        10.226(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<2>  |        21.813(R)|      SLOW  |        10.407(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<3>  |        21.872(R)|      SLOW  |        10.407(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<4>  |        21.683(R)|      SLOW  |        10.324(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<5>  |        21.796(R)|      SLOW  |        10.212(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<6>  |        22.005(R)|      SLOW  |        10.257(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<7>  |        21.258(R)|      SLOW  |        10.216(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<8>  |        22.800(R)|      SLOW  |         9.626(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<9>  |        22.800(R)|      SLOW  |         9.626(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<10> |        20.932(R)|      SLOW  |        10.135(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<11> |        20.932(R)|      SLOW  |        10.068(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<12> |        22.802(R)|      SLOW  |         9.581(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<13> |        21.160(R)|      SLOW  |        10.007(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<14> |        22.503(R)|      SLOW  |         9.498(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<15> |        23.058(R)|      SLOW  |         9.696(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<16> |        22.701(R)|      SLOW  |         8.960(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<17> |        22.701(R)|      SLOW  |         8.875(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<18> |        21.981(R)|      SLOW  |         8.763(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<19> |        22.343(R)|      SLOW  |         8.938(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<20> |        22.336(R)|      SLOW  |         9.343(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<21> |        21.592(R)|      SLOW  |         9.209(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<22> |        23.051(R)|      SLOW  |         9.637(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<23> |        23.051(R)|      SLOW  |         9.637(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<24> |        21.379(R)|      SLOW  |        10.237(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<25> |        21.172(R)|      SLOW  |        10.427(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<26> |        20.709(R)|      SLOW  |        10.135(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<27> |        20.709(R)|      SLOW  |        10.135(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<28> |        20.430(R)|      SLOW  |        10.008(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<29> |        20.412(R)|      SLOW  |        10.064(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<30> |        20.412(R)|      SLOW  |        10.064(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<31> |        22.797(R)|      SLOW  |         9.353(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2EN       |        17.063(R)|      SLOW  |         9.984(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2OE       |        19.636(R)|      SLOW  |        11.588(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2WE       |        19.395(R)|      SLOW  |        11.412(R)|      FAST  |CLK_BUFG          |   0.000|
led<0>       |        26.214(R)|      SLOW  |        12.966(R)|      FAST  |CLK_BUFG          |   0.000|
led<1>       |        25.511(R)|      SLOW  |        13.393(R)|      FAST  |CLK_BUFG          |   0.000|
led<2>       |        26.034(R)|      SLOW  |        12.833(R)|      FAST  |CLK_BUFG          |   0.000|
led<3>       |        25.339(R)|      SLOW  |        12.940(R)|      FAST  |CLK_BUFG          |   0.000|
led<4>       |        25.997(R)|      SLOW  |        13.237(R)|      FAST  |CLK_BUFG          |   0.000|
led<5>       |        24.632(R)|      SLOW  |        13.208(R)|      FAST  |CLK_BUFG          |   0.000|
led<6>       |        26.621(R)|      SLOW  |        13.313(R)|      FAST  |CLK_BUFG          |   0.000|
led<7>       |        26.361(R)|      SLOW  |        13.435(R)|      FAST  |CLK_BUFG          |   0.000|
led<8>       |        23.839(R)|      SLOW  |        12.988(R)|      FAST  |CLK_BUFG          |   0.000|
led<9>       |        26.115(R)|      SLOW  |        13.211(R)|      FAST  |CLK_BUFG          |   0.000|
led<10>      |        28.333(R)|      SLOW  |        12.704(R)|      FAST  |CLK_BUFG          |   0.000|
led<11>      |        25.494(R)|      SLOW  |        13.463(R)|      FAST  |CLK_BUFG          |   0.000|
led<12>      |        24.856(R)|      SLOW  |        12.655(R)|      FAST  |CLK_BUFG          |   0.000|
led<13>      |        24.770(R)|      SLOW  |        13.159(R)|      FAST  |CLK_BUFG          |   0.000|
led<14>      |        25.153(R)|      SLOW  |        12.715(R)|      FAST  |CLK_BUFG          |   0.000|
led<15>      |        24.150(R)|      SLOW  |        13.086(R)|      FAST  |CLK_BUFG          |   0.000|
-------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock SW<31> to Pad
-------------+-----------------+------------+-----------------+------------+------------------+--------+
             |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination  |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
-------------+-----------------+------------+-----------------+------------+------------------+--------+
DYP1<0>      |        21.944(R)|      SLOW  |        12.596(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<1>      |        22.552(R)|      SLOW  |        12.758(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<2>      |        22.659(R)|      SLOW  |        12.806(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<3>      |        22.827(R)|      SLOW  |        12.953(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<4>      |        22.158(R)|      SLOW  |        12.741(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<5>      |        22.800(R)|      SLOW  |        12.892(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<6>      |        22.626(R)|      SLOW  |        12.781(R)|      FAST  |CLK_BUFG          |   0.000|
DYP2<2>      |        23.037(R)|      SLOW  |        13.748(R)|      FAST  |CLK_BUFG          |   0.000|
DYP2<3>      |        23.085(R)|      SLOW  |        13.801(R)|      FAST  |CLK_BUFG          |   0.000|
DYP2<4>      |        21.787(R)|      SLOW  |        13.036(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<1> |        20.261(R)|      SLOW  |        11.931(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<2> |        20.285(R)|      SLOW  |        11.950(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<3> |        20.486(R)|      SLOW  |        12.058(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<4> |        20.593(R)|      SLOW  |        12.131(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<5> |        20.654(R)|      SLOW  |        12.187(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<6> |        20.823(R)|      SLOW  |        12.300(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<7> |        20.676(R)|      SLOW  |        12.144(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<8> |        20.285(R)|      SLOW  |        11.924(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<9> |        20.377(R)|      SLOW  |        12.007(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<10>|        20.542(R)|      SLOW  |        12.118(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<11>|        20.909(R)|      SLOW  |        12.413(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<12>|        21.133(R)|      SLOW  |        12.482(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<13>|        20.887(R)|      SLOW  |        12.377(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<14>|        20.884(R)|      SLOW  |        12.338(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<15>|        21.169(R)|      SLOW  |        12.450(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<16>|        20.765(R)|      SLOW  |        12.238(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<17>|        20.646(R)|      SLOW  |        12.194(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<18>|        20.667(R)|      SLOW  |        12.196(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<19>|        20.206(R)|      SLOW  |        11.885(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<20>|        20.111(R)|      SLOW  |        11.795(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<21>|        18.535(R)|      SLOW  |        10.900(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<22>|        19.848(R)|      SLOW  |        11.642(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<0> |        20.086(R)|      SLOW  |        11.214(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<1> |        19.513(R)|      SLOW  |        11.059(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<2> |        17.990(R)|      SLOW  |        10.268(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<3> |        19.886(R)|      SLOW  |        11.467(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<4> |        21.500(R)|      SLOW  |        11.645(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<5> |        19.308(R)|      SLOW  |        11.058(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<6> |        18.950(R)|      SLOW  |        10.802(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<7> |        18.585(R)|      SLOW  |        10.842(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<8> |        18.210(R)|      SLOW  |        10.602(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<9> |        19.692(R)|      SLOW  |        11.424(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<10>|        20.279(R)|      SLOW  |        11.687(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<11>|        21.707(R)|      SLOW  |        12.598(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<12>|        19.342(R)|      SLOW  |        11.130(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<13>|        19.308(R)|      SLOW  |        11.234(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<14>|        19.240(R)|      SLOW  |        10.841(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<15>|        18.643(R)|      SLOW  |        10.621(R)|      FAST  |CLK_BUFG          |   0.000|
FlashOE      |        18.679(R)|      SLOW  |        10.948(R)|      FAST  |CLK_BUFG          |   0.000|
FlashWE      |        18.876(R)|      SLOW  |        11.184(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<0>  |        14.069(R)|      SLOW  |         8.094(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<1>  |        14.667(R)|      SLOW  |         8.446(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<2>  |        14.783(R)|      SLOW  |         8.518(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<3>  |        14.447(R)|      SLOW  |         8.315(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<4>  |        18.098(R)|      SLOW  |        10.634(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<5>  |        17.728(R)|      SLOW  |        10.316(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<6>  |        17.941(R)|      SLOW  |        10.488(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<7>  |        17.797(R)|      SLOW  |        10.403(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<8>  |        16.861(R)|      SLOW  |         9.792(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<9>  |        17.176(R)|      SLOW  |        10.069(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<10> |        17.238(R)|      SLOW  |        10.105(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<11> |        16.972(R)|      SLOW  |         9.908(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<12> |        19.005(R)|      SLOW  |        11.164(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<13> |        17.480(R)|      SLOW  |        10.293(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<14> |        19.682(R)|      SLOW  |        11.612(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<15> |        16.608(R)|      SLOW  |         9.746(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<16> |        17.980(R)|      SLOW  |        10.549(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<17> |        16.378(R)|      SLOW  |         9.581(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<18> |        18.412(R)|      SLOW  |        10.765(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<19> |        16.443(R)|      SLOW  |         9.589(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<0>  |        19.909(R)|      SLOW  |        10.003(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<1>  |        23.209(R)|      SLOW  |         9.839(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<2>  |        22.483(R)|      SLOW  |         9.609(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<3>  |        22.848(R)|      SLOW  |         9.857(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<4>  |        23.556(R)|      SLOW  |        10.106(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<5>  |        20.454(R)|      SLOW  |         9.167(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<6>  |        18.536(R)|      SLOW  |         9.777(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<7>  |        22.848(R)|      SLOW  |        10.364(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<8>  |        20.548(R)|      SLOW  |        10.434(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<9>  |        20.019(R)|      SLOW  |        10.353(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<10> |        20.257(R)|      SLOW  |        10.307(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<11> |        19.203(R)|      SLOW  |         9.908(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<12> |        19.203(R)|      SLOW  |        10.214(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<13> |        21.590(R)|      SLOW  |        10.677(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<14> |        21.590(R)|      SLOW  |        10.548(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<15> |        21.352(R)|      SLOW  |        10.580(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<16> |        18.909(R)|      SLOW  |         9.983(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<17> |        18.909(R)|      SLOW  |        10.006(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<18> |        19.118(R)|      SLOW  |         9.231(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<19> |        19.373(R)|      SLOW  |        10.272(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<20> |        21.886(R)|      SLOW  |         9.292(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<21> |        21.886(R)|      SLOW  |         9.205(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<22> |        23.209(R)|      SLOW  |         9.594(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<23> |        22.483(R)|      SLOW  |        10.439(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<24> |        21.262(R)|      SLOW  |        10.130(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<25> |        21.262(R)|      SLOW  |        10.144(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<26> |        20.257(R)|      SLOW  |         9.697(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<27> |        20.237(R)|      SLOW  |         9.853(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<28> |        20.237(R)|      SLOW  |         9.975(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<29> |        19.720(R)|      SLOW  |        10.083(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<30> |        19.937(R)|      SLOW  |         9.909(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<31> |        19.937(R)|      SLOW  |         9.969(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1EN       |        16.152(R)|      SLOW  |         9.449(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1OE       |        19.068(R)|      SLOW  |        11.158(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1WE       |        17.083(R)|      SLOW  |        10.133(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<0>  |        17.416(R)|      SLOW  |        10.172(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<1>  |        15.971(R)|      SLOW  |         9.299(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<2>  |        17.521(R)|      SLOW  |        10.252(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<3>  |        16.423(R)|      SLOW  |         9.601(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<4>  |        18.019(R)|      SLOW  |        10.660(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<5>  |        16.905(R)|      SLOW  |         9.801(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<6>  |        17.356(R)|      SLOW  |        10.196(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<7>  |        18.500(R)|      SLOW  |        10.907(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<8>  |        16.609(R)|      SLOW  |         9.668(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<9>  |        17.348(R)|      SLOW  |        10.149(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<10> |        16.936(R)|      SLOW  |         9.916(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<11> |        16.902(R)|      SLOW  |         9.877(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<12> |        17.235(R)|      SLOW  |        10.052(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<13> |        17.532(R)|      SLOW  |        10.230(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<14> |        17.671(R)|      SLOW  |        10.312(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<15> |        14.946(R)|      SLOW  |         8.694(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<16> |        15.359(R)|      SLOW  |         8.945(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<17> |        16.883(R)|      SLOW  |         9.855(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<18> |        16.979(R)|      SLOW  |         9.921(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<19> |        18.016(R)|      SLOW  |        10.538(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<0>  |        21.973(R)|      SLOW  |         9.941(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<1>  |        21.639(R)|      SLOW  |        10.090(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<2>  |        21.606(R)|      SLOW  |        10.271(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<3>  |        21.665(R)|      SLOW  |        10.271(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<4>  |        21.476(R)|      SLOW  |        10.188(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<5>  |        21.589(R)|      SLOW  |        10.076(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<6>  |        21.798(R)|      SLOW  |        10.121(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<7>  |        21.051(R)|      SLOW  |        10.080(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<8>  |        22.593(R)|      SLOW  |         9.490(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<9>  |        22.593(R)|      SLOW  |         9.490(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<10> |        20.725(R)|      SLOW  |         9.999(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<11> |        20.725(R)|      SLOW  |         9.932(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<12> |        22.595(R)|      SLOW  |         9.445(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<13> |        20.953(R)|      SLOW  |         9.871(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<14> |        22.296(R)|      SLOW  |         9.362(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<15> |        22.851(R)|      SLOW  |         9.560(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<16> |        22.494(R)|      SLOW  |         8.824(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<17> |        22.494(R)|      SLOW  |         8.739(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<18> |        21.774(R)|      SLOW  |         8.627(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<19> |        22.136(R)|      SLOW  |         8.802(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<20> |        22.129(R)|      SLOW  |         9.207(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<21> |        21.385(R)|      SLOW  |         9.073(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<22> |        22.844(R)|      SLOW  |         9.501(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<23> |        22.844(R)|      SLOW  |         9.501(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<24> |        21.172(R)|      SLOW  |        10.101(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<25> |        20.965(R)|      SLOW  |        10.291(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<26> |        20.502(R)|      SLOW  |         9.999(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<27> |        20.502(R)|      SLOW  |         9.999(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<28> |        20.223(R)|      SLOW  |         9.872(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<29> |        20.205(R)|      SLOW  |         9.928(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<30> |        20.205(R)|      SLOW  |         9.928(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<31> |        22.590(R)|      SLOW  |         9.217(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2EN       |        16.856(R)|      SLOW  |         9.848(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2OE       |        19.429(R)|      SLOW  |        11.452(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2WE       |        19.188(R)|      SLOW  |        11.276(R)|      FAST  |CLK_BUFG          |   0.000|
led<0>       |        26.007(R)|      SLOW  |        12.830(R)|      FAST  |CLK_BUFG          |   0.000|
led<1>       |        25.304(R)|      SLOW  |        13.257(R)|      FAST  |CLK_BUFG          |   0.000|
led<2>       |        25.827(R)|      SLOW  |        12.697(R)|      FAST  |CLK_BUFG          |   0.000|
led<3>       |        25.132(R)|      SLOW  |        12.804(R)|      FAST  |CLK_BUFG          |   0.000|
led<4>       |        25.790(R)|      SLOW  |        13.101(R)|      FAST  |CLK_BUFG          |   0.000|
led<5>       |        24.425(R)|      SLOW  |        13.072(R)|      FAST  |CLK_BUFG          |   0.000|
led<6>       |        26.414(R)|      SLOW  |        13.177(R)|      FAST  |CLK_BUFG          |   0.000|
led<7>       |        26.154(R)|      SLOW  |        13.299(R)|      FAST  |CLK_BUFG          |   0.000|
led<8>       |        23.632(R)|      SLOW  |        12.852(R)|      FAST  |CLK_BUFG          |   0.000|
led<9>       |        25.908(R)|      SLOW  |        13.075(R)|      FAST  |CLK_BUFG          |   0.000|
led<10>      |        28.126(R)|      SLOW  |        12.568(R)|      FAST  |CLK_BUFG          |   0.000|
led<11>      |        25.287(R)|      SLOW  |        13.327(R)|      FAST  |CLK_BUFG          |   0.000|
led<12>      |        24.649(R)|      SLOW  |        12.519(R)|      FAST  |CLK_BUFG          |   0.000|
led<13>      |        24.563(R)|      SLOW  |        13.023(R)|      FAST  |CLK_BUFG          |   0.000|
led<14>      |        24.946(R)|      SLOW  |        12.579(R)|      FAST  |CLK_BUFG          |   0.000|
led<15>      |        23.943(R)|      SLOW  |        12.950(R)|      FAST  |CLK_BUFG          |   0.000|
-------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock CLK11
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK11          |    4.848|         |         |         |
RST            |    9.903|   14.397|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock CLK50
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK50          |    6.052|         |         |         |
RST            |    7.613|   26.683|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock CLKh
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLKh           |   11.367|         |         |         |
RST            |    8.270|    8.270|         |         |
SW<15>         |   11.367|         |         |         |
SW<16>         |   11.367|         |         |         |
SW<17>         |   11.367|         |         |         |
SW<18>         |   11.367|         |         |         |
SW<19>         |   11.367|         |         |         |
SW<20>         |   11.367|         |         |         |
SW<21>         |   11.367|         |         |         |
SW<22>         |   11.367|         |         |         |
SW<23>         |   11.367|         |         |         |
SW<24>         |   11.367|         |         |         |
SW<25>         |   11.367|         |         |         |
SW<26>         |   11.367|         |         |         |
SW<27>         |   11.367|         |         |         |
SW<28>         |   11.367|         |         |         |
SW<29>         |   11.367|         |         |         |
SW<30>         |   11.367|         |         |         |
SW<31>         |   11.367|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock SW<15>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLKh           |   11.367|         |         |         |
RST            |    8.182|    8.182|         |         |
SW<15>         |   11.367|         |         |         |
SW<16>         |   11.367|         |         |         |
SW<17>         |   11.367|         |         |         |
SW<18>         |   11.367|         |         |         |
SW<19>         |   11.367|         |         |         |
SW<20>         |   11.367|         |         |         |
SW<21>         |   11.367|         |         |         |
SW<22>         |   11.367|         |         |         |
SW<23>         |   11.367|         |         |         |
SW<24>         |   11.367|         |         |         |
SW<25>         |   11.367|         |         |         |
SW<26>         |   11.367|         |         |         |
SW<27>         |   11.367|         |         |         |
SW<28>         |   11.367|         |         |         |
SW<29>         |   11.367|         |         |         |
SW<30>         |   11.367|         |         |         |
SW<31>         |   11.367|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock SW<16>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLKh           |   11.367|         |         |         |
RST            |    6.954|    6.954|         |         |
SW<15>         |   11.367|         |         |         |
SW<16>         |   11.367|         |         |         |
SW<17>         |   11.367|         |         |         |
SW<18>         |   11.367|         |         |         |
SW<19>         |   11.367|         |         |         |
SW<20>         |   11.367|         |         |         |
SW<21>         |   11.367|         |         |         |
SW<22>         |   11.367|         |         |         |
SW<23>         |   11.367|         |         |         |
SW<24>         |   11.367|         |         |         |
SW<25>         |   11.367|         |         |         |
SW<26>         |   11.367|         |         |         |
SW<27>         |   11.367|         |         |         |
SW<28>         |   11.367|         |         |         |
SW<29>         |   11.367|         |         |         |
SW<30>         |   11.367|         |         |         |
SW<31>         |   11.367|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock SW<17>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLKh           |   11.367|         |         |         |
RST            |    6.607|    6.607|         |         |
SW<15>         |   11.367|         |         |         |
SW<16>         |   11.367|         |         |         |
SW<17>         |   11.367|         |         |         |
SW<18>         |   11.367|         |         |         |
SW<19>         |   11.367|         |         |         |
SW<20>         |   11.367|         |         |         |
SW<21>         |   11.367|         |         |         |
SW<22>         |   11.367|         |         |         |
SW<23>         |   11.367|         |         |         |
SW<24>         |   11.367|         |         |         |
SW<25>         |   11.367|         |         |         |
SW<26>         |   11.367|         |         |         |
SW<27>         |   11.367|         |         |         |
SW<28>         |   11.367|         |         |         |
SW<29>         |   11.367|         |         |         |
SW<30>         |   11.367|         |         |         |
SW<31>         |   11.367|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock SW<18>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLKh           |   11.367|         |         |         |
RST            |    5.356|    5.356|         |         |
SW<15>         |   11.367|         |         |         |
SW<16>         |   11.367|         |         |         |
SW<17>         |   11.367|         |         |         |
SW<18>         |   11.367|         |         |         |
SW<19>         |   11.367|         |         |         |
SW<20>         |   11.367|         |         |         |
SW<21>         |   11.367|         |         |         |
SW<22>         |   11.367|         |         |         |
SW<23>         |   11.367|         |         |         |
SW<24>         |   11.367|         |         |         |
SW<25>         |   11.367|         |         |         |
SW<26>         |   11.367|         |         |         |
SW<27>         |   11.367|         |         |         |
SW<28>         |   11.367|         |         |         |
SW<29>         |   11.367|         |         |         |
SW<30>         |   11.367|         |         |         |
SW<31>         |   11.367|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock SW<19>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLKh           |   11.367|         |         |         |
RST            |    5.646|    5.646|         |         |
SW<15>         |   11.367|         |         |         |
SW<16>         |   11.367|         |         |         |
SW<17>         |   11.367|         |         |         |
SW<18>         |   11.367|         |         |         |
SW<19>         |   11.367|         |         |         |
SW<20>         |   11.367|         |         |         |
SW<21>         |   11.367|         |         |         |
SW<22>         |   11.367|         |         |         |
SW<23>         |   11.367|         |         |         |
SW<24>         |   11.367|         |         |         |
SW<25>         |   11.367|         |         |         |
SW<26>         |   11.367|         |         |         |
SW<27>         |   11.367|         |         |         |
SW<28>         |   11.367|         |         |         |
SW<29>         |   11.367|         |         |         |
SW<30>         |   11.367|         |         |         |
SW<31>         |   11.367|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock SW<20>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLKh           |   11.367|         |         |         |
RST            |    5.459|    5.459|         |         |
SW<15>         |   11.367|         |         |         |
SW<16>         |   11.367|         |         |         |
SW<17>         |   11.367|         |         |         |
SW<18>         |   11.367|         |         |         |
SW<19>         |   11.367|         |         |         |
SW<20>         |   11.367|         |         |         |
SW<21>         |   11.367|         |         |         |
SW<22>         |   11.367|         |         |         |
SW<23>         |   11.367|         |         |         |
SW<24>         |   11.367|         |         |         |
SW<25>         |   11.367|         |         |         |
SW<26>         |   11.367|         |         |         |
SW<27>         |   11.367|         |         |         |
SW<28>         |   11.367|         |         |         |
SW<29>         |   11.367|         |         |         |
SW<30>         |   11.367|         |         |         |
SW<31>         |   11.367|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock SW<21>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLKh           |   11.367|         |         |         |
RST            |    6.317|    6.317|         |         |
SW<15>         |   11.367|         |         |         |
SW<16>         |   11.367|         |         |         |
SW<17>         |   11.367|         |         |         |
SW<18>         |   11.367|         |         |         |
SW<19>         |   11.367|         |         |         |
SW<20>         |   11.367|         |         |         |
SW<21>         |   11.367|         |         |         |
SW<22>         |   11.367|         |         |         |
SW<23>         |   11.367|         |         |         |
SW<24>         |   11.367|         |         |         |
SW<25>         |   11.367|         |         |         |
SW<26>         |   11.367|         |         |         |
SW<27>         |   11.367|         |         |         |
SW<28>         |   11.367|         |         |         |
SW<29>         |   11.367|         |         |         |
SW<30>         |   11.367|         |         |         |
SW<31>         |   11.367|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock SW<22>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLKh           |   11.367|         |         |         |
RST            |    6.901|    6.901|         |         |
SW<15>         |   11.367|         |         |         |
SW<16>         |   11.367|         |         |         |
SW<17>         |   11.367|         |         |         |
SW<18>         |   11.367|         |         |         |
SW<19>         |   11.367|         |         |         |
SW<20>         |   11.367|         |         |         |
SW<21>         |   11.367|         |         |         |
SW<22>         |   11.367|         |         |         |
SW<23>         |   11.367|         |         |         |
SW<24>         |   11.367|         |         |         |
SW<25>         |   11.367|         |         |         |
SW<26>         |   11.367|         |         |         |
SW<27>         |   11.367|         |         |         |
SW<28>         |   11.367|         |         |         |
SW<29>         |   11.367|         |         |         |
SW<30>         |   11.367|         |         |         |
SW<31>         |   11.367|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock SW<23>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLKh           |   11.367|         |         |         |
RST            |    5.809|    5.809|         |         |
SW<15>         |   11.367|         |         |         |
SW<16>         |   11.367|         |         |         |
SW<17>         |   11.367|         |         |         |
SW<18>         |   11.367|         |         |         |
SW<19>         |   11.367|         |         |         |
SW<20>         |   11.367|         |         |         |
SW<21>         |   11.367|         |         |         |
SW<22>         |   11.367|         |         |         |
SW<23>         |   11.367|         |         |         |
SW<24>         |   11.367|         |         |         |
SW<25>         |   11.367|         |         |         |
SW<26>         |   11.367|         |         |         |
SW<27>         |   11.367|         |         |         |
SW<28>         |   11.367|         |         |         |
SW<29>         |   11.367|         |         |         |
SW<30>         |   11.367|         |         |         |
SW<31>         |   11.367|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock SW<24>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLKh           |   11.367|         |         |         |
RST            |    6.410|    6.410|         |         |
SW<15>         |   11.367|         |         |         |
SW<16>         |   11.367|         |         |         |
SW<17>         |   11.367|         |         |         |
SW<18>         |   11.367|         |         |         |
SW<19>         |   11.367|         |         |         |
SW<20>         |   11.367|         |         |         |
SW<21>         |   11.367|         |         |         |
SW<22>         |   11.367|         |         |         |
SW<23>         |   11.367|         |         |         |
SW<24>         |   11.367|         |         |         |
SW<25>         |   11.367|         |         |         |
SW<26>         |   11.367|         |         |         |
SW<27>         |   11.367|         |         |         |
SW<28>         |   11.367|         |         |         |
SW<29>         |   11.367|         |         |         |
SW<30>         |   11.367|         |         |         |
SW<31>         |   11.367|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock SW<25>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLKh           |   11.367|         |         |         |
RST            |    5.835|    5.835|         |         |
SW<15>         |   11.367|         |         |         |
SW<16>         |   11.367|         |         |         |
SW<17>         |   11.367|         |         |         |
SW<18>         |   11.367|         |         |         |
SW<19>         |   11.367|         |         |         |
SW<20>         |   11.367|         |         |         |
SW<21>         |   11.367|         |         |         |
SW<22>         |   11.367|         |         |         |
SW<23>         |   11.367|         |         |         |
SW<24>         |   11.367|         |         |         |
SW<25>         |   11.367|         |         |         |
SW<26>         |   11.367|         |         |         |
SW<27>         |   11.367|         |         |         |
SW<28>         |   11.367|         |         |         |
SW<29>         |   11.367|         |         |         |
SW<30>         |   11.367|         |         |         |
SW<31>         |   11.367|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock SW<26>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLKh           |   11.367|         |         |         |
RST            |    5.922|    5.922|         |         |
SW<15>         |   11.367|         |         |         |
SW<16>         |   11.367|         |         |         |
SW<17>         |   11.367|         |         |         |
SW<18>         |   11.367|         |         |         |
SW<19>         |   11.367|         |         |         |
SW<20>         |   11.367|         |         |         |
SW<21>         |   11.367|         |         |         |
SW<22>         |   11.367|         |         |         |
SW<23>         |   11.367|         |         |         |
SW<24>         |   11.367|         |         |         |
SW<25>         |   11.367|         |         |         |
SW<26>         |   11.367|         |         |         |
SW<27>         |   11.367|         |         |         |
SW<28>         |   11.367|         |         |         |
SW<29>         |   11.367|         |         |         |
SW<30>         |   11.367|         |         |         |
SW<31>         |   11.367|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock SW<27>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLKh           |   11.367|         |         |         |
RST            |    5.656|    5.656|         |         |
SW<15>         |   11.367|         |         |         |
SW<16>         |   11.367|         |         |         |
SW<17>         |   11.367|         |         |         |
SW<18>         |   11.367|         |         |         |
SW<19>         |   11.367|         |         |         |
SW<20>         |   11.367|         |         |         |
SW<21>         |   11.367|         |         |         |
SW<22>         |   11.367|         |         |         |
SW<23>         |   11.367|         |         |         |
SW<24>         |   11.367|         |         |         |
SW<25>         |   11.367|         |         |         |
SW<26>         |   11.367|         |         |         |
SW<27>         |   11.367|         |         |         |
SW<28>         |   11.367|         |         |         |
SW<29>         |   11.367|         |         |         |
SW<30>         |   11.367|         |         |         |
SW<31>         |   11.367|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock SW<28>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLKh           |   11.367|         |         |         |
RST            |    5.786|    5.786|         |         |
SW<15>         |   11.367|         |         |         |
SW<16>         |   11.367|         |         |         |
SW<17>         |   11.367|         |         |         |
SW<18>         |   11.367|         |         |         |
SW<19>         |   11.367|         |         |         |
SW<20>         |   11.367|         |         |         |
SW<21>         |   11.367|         |         |         |
SW<22>         |   11.367|         |         |         |
SW<23>         |   11.367|         |         |         |
SW<24>         |   11.367|         |         |         |
SW<25>         |   11.367|         |         |         |
SW<26>         |   11.367|         |         |         |
SW<27>         |   11.367|         |         |         |
SW<28>         |   11.367|         |         |         |
SW<29>         |   11.367|         |         |         |
SW<30>         |   11.367|         |         |         |
SW<31>         |   11.367|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock SW<29>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLKh           |   11.367|         |         |         |
RST            |    4.921|    4.921|         |         |
SW<15>         |   11.367|         |         |         |
SW<16>         |   11.367|         |         |         |
SW<17>         |   11.367|         |         |         |
SW<18>         |   11.367|         |         |         |
SW<19>         |   11.367|         |         |         |
SW<20>         |   11.367|         |         |         |
SW<21>         |   11.367|         |         |         |
SW<22>         |   11.367|         |         |         |
SW<23>         |   11.367|         |         |         |
SW<24>         |   11.367|         |         |         |
SW<25>         |   11.367|         |         |         |
SW<26>         |   11.367|         |         |         |
SW<27>         |   11.367|         |         |         |
SW<28>         |   11.367|         |         |         |
SW<29>         |   11.367|         |         |         |
SW<30>         |   11.367|         |         |         |
SW<31>         |   11.367|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock SW<30>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLKh           |   11.367|         |         |         |
RST            |    5.653|    5.653|         |         |
SW<15>         |   11.367|         |         |         |
SW<16>         |   11.367|         |         |         |
SW<17>         |   11.367|         |         |         |
SW<18>         |   11.367|         |         |         |
SW<19>         |   11.367|         |         |         |
SW<20>         |   11.367|         |         |         |
SW<21>         |   11.367|         |         |         |
SW<22>         |   11.367|         |         |         |
SW<23>         |   11.367|         |         |         |
SW<24>         |   11.367|         |         |         |
SW<25>         |   11.367|         |         |         |
SW<26>         |   11.367|         |         |         |
SW<27>         |   11.367|         |         |         |
SW<28>         |   11.367|         |         |         |
SW<29>         |   11.367|         |         |         |
SW<30>         |   11.367|         |         |         |
SW<31>         |   11.367|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock SW<31>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLKh           |   11.367|         |         |         |
RST            |    5.846|    5.846|         |         |
SW<15>         |   11.367|         |         |         |
SW<16>         |   11.367|         |         |         |
SW<17>         |   11.367|         |         |         |
SW<18>         |   11.367|         |         |         |
SW<19>         |   11.367|         |         |         |
SW<20>         |   11.367|         |         |         |
SW<21>         |   11.367|         |         |         |
SW<22>         |   11.367|         |         |         |
SW<23>         |   11.367|         |         |         |
SW<24>         |   11.367|         |         |         |
SW<25>         |   11.367|         |         |         |
SW<26>         |   11.367|         |         |         |
SW<27>         |   11.367|         |         |         |
SW<28>         |   11.367|         |         |         |
SW<29>         |   11.367|         |         |         |
SW<30>         |   11.367|         |         |         |
SW<31>         |   11.367|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock u_txd
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLKh           |         |         |    7.477|         |
RST            |         |         |   -0.164|   -0.164|
SW<15>         |         |         |    7.477|         |
SW<16>         |         |         |    7.477|         |
SW<17>         |         |         |    7.477|         |
SW<18>         |         |         |    7.477|         |
SW<19>         |         |         |    7.477|         |
SW<20>         |         |         |    7.477|         |
SW<21>         |         |         |    7.477|         |
SW<22>         |         |         |    7.477|         |
SW<23>         |         |         |    7.477|         |
SW<24>         |         |         |    7.477|         |
SW<25>         |         |         |    7.477|         |
SW<26>         |         |         |    7.477|         |
SW<27>         |         |         |    7.477|         |
SW<28>         |         |         |    7.477|         |
SW<29>         |         |         |    7.477|         |
SW<30>         |         |         |    7.477|         |
SW<31>         |         |         |    7.477|         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
RST            |enet_reset     |   15.539|
SW<0>          |led<0>         |   19.792|
SW<0>          |led<1>         |   19.835|
SW<0>          |led<2>         |   19.779|
SW<0>          |led<3>         |   19.861|
SW<0>          |led<4>         |   20.346|
SW<0>          |led<5>         |   19.114|
SW<0>          |led<6>         |   20.944|
SW<0>          |led<7>         |   20.936|
SW<0>          |led<8>         |   18.245|
SW<0>          |led<9>         |   20.345|
SW<0>          |led<10>        |   22.221|
SW<0>          |led<11>        |   20.088|
SW<0>          |led<12>        |   19.675|
SW<0>          |led<13>        |   19.531|
SW<0>          |led<14>        |   19.690|
SW<0>          |led<15>        |   19.215|
SW<1>          |led<0>         |   23.659|
SW<1>          |led<1>         |   24.612|
SW<1>          |led<2>         |   23.844|
SW<1>          |led<3>         |   25.386|
SW<1>          |led<4>         |   29.021|
SW<1>          |led<5>         |   23.640|
SW<1>          |led<6>         |   28.454|
SW<1>          |led<7>         |   27.949|
SW<1>          |led<8>         |   23.967|
SW<1>          |led<9>         |   25.516|
SW<1>          |led<10>        |   23.683|
SW<1>          |led<11>        |   24.853|
SW<1>          |led<12>        |   25.082|
SW<1>          |led<13>        |   26.366|
SW<1>          |led<14>        |   24.147|
SW<1>          |led<15>        |   24.066|
SW<2>          |led<0>         |   24.046|
SW<2>          |led<1>         |   24.922|
SW<2>          |led<2>         |   23.630|
SW<2>          |led<3>         |   23.042|
SW<2>          |led<4>         |   25.623|
SW<2>          |led<5>         |   23.502|
SW<2>          |led<6>         |   24.814|
SW<2>          |led<7>         |   23.975|
SW<2>          |led<8>         |   24.794|
SW<2>          |led<9>         |   25.195|
SW<2>          |led<10>        |   24.040|
SW<2>          |led<11>        |   24.712|
SW<2>          |led<12>        |   22.764|
SW<2>          |led<13>        |   25.235|
SW<2>          |led<14>        |   24.143|
SW<2>          |led<15>        |   22.472|
SW<3>          |led<0>         |   21.427|
SW<3>          |led<1>         |   21.893|
SW<3>          |led<2>         |   21.135|
SW<3>          |led<3>         |   21.316|
SW<3>          |led<4>         |   24.301|
SW<3>          |led<5>         |   22.830|
SW<3>          |led<6>         |   24.537|
SW<3>          |led<7>         |   24.099|
SW<3>          |led<8>         |   21.456|
SW<3>          |led<9>         |   23.292|
SW<3>          |led<10>        |   21.573|
SW<3>          |led<11>        |   22.971|
SW<3>          |led<12>        |   21.929|
SW<3>          |led<13>        |   22.699|
SW<3>          |led<14>        |   23.093|
SW<3>          |led<15>        |   21.407|
SW<4>          |led<0>         |   21.578|
SW<4>          |led<1>         |   22.163|
SW<4>          |led<2>         |   21.099|
SW<4>          |led<3>         |   21.696|
SW<4>          |led<4>         |   24.972|
SW<4>          |led<5>         |   23.362|
SW<4>          |led<6>         |   24.598|
SW<4>          |led<7>         |   24.485|
SW<4>          |led<8>         |   22.078|
SW<4>          |led<9>         |   23.767|
SW<4>          |led<10>        |   21.418|
SW<4>          |led<11>        |   23.230|
SW<4>          |led<12>        |   22.020|
SW<4>          |led<13>        |   22.911|
SW<4>          |led<14>        |   23.243|
SW<4>          |led<15>        |   21.714|
SW<5>          |led<0>         |   20.463|
SW<5>          |led<1>         |   20.348|
SW<5>          |led<2>         |   20.258|
SW<5>          |led<3>         |   20.982|
SW<5>          |led<4>         |   23.138|
SW<5>          |led<5>         |   21.900|
SW<5>          |led<6>         |   22.992|
SW<5>          |led<7>         |   22.519|
SW<5>          |led<8>         |   19.329|
SW<5>          |led<9>         |   20.951|
SW<5>          |led<10>        |   20.145|
SW<5>          |led<11>        |   20.673|
SW<5>          |led<12>        |   20.554|
SW<5>          |led<13>        |   21.418|
SW<5>          |led<14>        |   21.538|
SW<5>          |led<15>        |   20.050|
SW<6>          |led<0>         |   15.773|
SW<6>          |led<1>         |   17.018|
SW<6>          |led<2>         |   16.003|
SW<6>          |led<3>         |   16.228|
SW<6>          |led<4>         |   16.842|
SW<6>          |led<5>         |   17.315|
SW<6>          |led<6>         |   16.790|
SW<6>          |led<7>         |   17.971|
SW<6>          |led<8>         |   17.214|
SW<6>          |led<9>         |   17.903|
SW<6>          |led<10>        |   17.080|
SW<6>          |led<11>        |   17.518|
SW<6>          |led<12>        |   16.738|
SW<6>          |led<13>        |   16.941|
SW<6>          |led<14>        |   15.947|
SW<6>          |led<15>        |   17.179|
---------------+---------------+---------+


Analysis completed Thu Jul 30 22:16:18 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 357 MB



