0.6
2019.2
Nov  6 2019
21:57:16
C:/Users/lucas/Documents/fpga/lab2/Lab2_afterlab/Lab2/test/test.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
C:/Users/lucas/Documents/fpga/lab2/Lab2_afterlab/Lab2/test/test.srcs/sources_1/imports/fpga/fulladder_dataflow_tb.v,1580269799,verilog,,,,fulladder_dataflow_tb,,,,,,,,
C:/Users/lucas/Documents/fpga/lab2/Lab2_afterlab/Lab2/test/test.srcs/sources_1/imports/fpga/lab2/lab3_1_1/lab3_1_1.srcs/sources_1/new/fulladder_dataflow.v,1580348480,verilog,,C:/Users/lucas/Documents/fpga/lab2/Lab2_afterlab/Lab2/test/test.srcs/sources_1/imports/fpga/fulladder_dataflow_tb.v,,fulladder_dataflow,,,,,,,,
