// Seed: 4056786971
module module_0 ();
  localparam [1 : -1] id_1 = 1;
  reg id_2;
  always @(-1 or posedge -1) {1} <= 1;
  assign id_2 = id_1;
  always @(-1 * id_1[-1'd0] or posedge 1'b0) begin : LABEL_0
    id_2 <= id_1;
  end
endmodule
module module_1 (
    input  tri1  id_0,
    input  wand  id_1,
    input  uwire id_2,
    output tri1  id_3,
    output wor   id_4,
    input  wor   id_5,
    input  uwire id_6,
    input  tri0  id_7
);
  wire id_9;
  module_0 modCall_1 ();
endmodule
