rd_("CkChannel 9 enable clear register. Writing \xe2\x80\x980\xe2\x80\x99 has no \xe2\x80\xa6fCLKSELAcClock Source selectfCLOCKS0CjNo compare event has occurred for a particular VALx value.CiA compare event has occurred for a particular VALx value.BoCNFPTR (rw) register accessor: an alias for \xe2\x80\xa6B`Low byte of the Watchdog CounterCg0: 1st half word (16-bit) used in all PWM channels 0..3BoCONFIG (rw) register accessor: an alias for \xe2\x80\xa60000000000kUnspecifiednRegister blockAoContinuous transfer is disabledAnContinuous transfer is enabledl154 - CORDICA`Cosine function.CnData is captured on the leading edge of SCK and changed on \xe2\x80\xa6CnData is changed on the leading edge of SCK and captured on \xe2\x80\xa6AhSerial clock (SCK) phase00CiField <code>CPHA</code> reader - Serial clock (SCK) phase00CiField <code>CPHA</code> writer - Serial clock (SCK) phase00BfThe inactive state value of SCK is lowBgThe inactive state value of SCK is highAkSerial clock (SCK) polarity00ClField <code>CPOL</code> reader - Serial clock (SCK) polarity00ClField <code>CPOL</code> writer - Serial clock (SCK) polarity00BoPGC CPU Power Gating Controller Status Register0Cb3: Calculate a CRC-16-CCITT with bit reversed dataCi1: Calculate a CRC-32 (IEEE802.3 polynomial) with bit \xe2\x80\xa6BoCRCCNF (rw) register accessor: an alias for \xe2\x80\xa6AjCCM Clock Divider Register0BcCCM Serial Clock Divider Register 10BcCCM Serial Clock Divider Register 20BgCCM Serial Clock Multiplexer Register 10BgCCM Serial Clock Multiplexer Register 20BoCSNDUR (rw) register accessor: an alias for \xe2\x80\xa6BoCSNPOL (rw) register accessor: an alias for \xe2\x80\xa6DkField <code>CTIV</code> reader - Calibration timer interval in multiple \xe2\x80\xa6DkField <code>CTIV</code> writer - Calibration timer interval in multiple \xe2\x80\xa6CaCTRLR0 (rw) register accessor: Control register 0ChCTRLR1 (rw) register accessor: Master Control register 1C`Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt for CTS eventBoWrite \xe2\x80\x981\xe2\x80\x99 to enable interrupt for CTS event10CaWrite \xe2\x80\x981\xe2\x80\x99 to disable interrupt for CTTO eventC`Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt for CTTO eventDkField <code>CTTO</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt for \xe2\x80\xa6DjField <code>CTTO</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt for \xe2\x80\xa6DkField <code>CTTO</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt for \xe2\x80\xa6DjField <code>CTTO</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt for \xe2\x80\xa6mContext Error000AgContext Integrity Error000AjCapture X0 FIFO Word CountAjCapture X1 FIFO Word CountBdcapture/compare register x (x=1-4,6)BmLayerx ColorFrame Buffer Line Number RegisterBcInclusive at the beginning and end.AjLayerx CLUT Write RegisterBjFuture for the <code>concat</code> method.AdCORDIC co-processor.Abcontrol register 1Abcontrol register 20CjA cheaply copyable cursor into a <code>TokenBuffer</code>.A`crop window sizeAacrop window startBiRCC Domain 1 Clock Configuration RegisterBiRCC Domain 2 Clock Configuration RegisterBiRCC Domain 3 Clock Configuration RegisterA`Data Valid Delay00DcField <code>DATA</code> reader - Receive (read) data character. \xe2\x80\xa6DhField <code>DATA</code> reader - Transmit/Receive FIFO: Read Receive \xe2\x80\xa6DcField <code>DATA</code> writer - Receive (read) data character. \xe2\x80\xa6DhField <code>DATA</code> writer - Transmit/Receive FIFO: Read Receive \xe2\x80\xa6ChLeft Data size for suspended command sequence (in byte).DhField <code>DBG0</code> reader - Pause when processor 0 is in debug modeDhField <code>DBG0</code> writer - Pause when processor 0 is in debug modeDhField <code>DBG1</code> reader - Pause when processor 1 is in debug modeDhField <code>DBG1</code> writer - Pause when processor 1 is in debug modeBbFlexIO is disabled in debug modes.CkTransmitter is disabled in Debug mode, after completing \xe2\x80\xa6ClReceiver is disabled in Debug mode, after completing the \xe2\x80\xa6B`FlexIO is enabled in debug modesBeTransmitter is enabled in Debug mode.BbReceiver is enabled in Debug mode.AiARM invasive debug enableAkPWMX double pulse disabled.AjPWMX double pulse enabled.DjField <code>DC50</code> reader - Enables duty cycle correction for odd \xe2\x80\xa6000DjField <code>DC50</code> writer - Enables duty cycle correction for odd \xe2\x80\xa6000BoDCDCEN (rw) register accessor: an alias for \xe2\x80\xa6CeField <code>DCOL</code> reader - Data collision errorBoDCXCNT (rw) register accessor: an alias for \xe2\x80\xa6AlUTMI Debug Status Register 10lDMA disabledkDMA enabled101010i0: DeviceCoField <code>DIED</code> reader - Test clock stopped during testBoDIRCLR (rw) register accessor: an alias for \xe2\x80\xa6BoDIRSET (rw) register accessor: an alias for \xe2\x80\xa6CfDisable periodic interrupt in the functional interruptAbf_spi_ker_ck / 128Ajinput clock divided by 128Aoadc_ker_ck_input divided by 128BfCounter clock (PCLK1 div 4096) div 128Aesys_ck divided by 128Abf_spi_ker_ck / 256Ajinput clock divided by 256Aoadc_ker_ck_input divided by 256BlRTCCLK / 256 (128 Hz when RTCCLK = 32768 Hz)Aesys_ck divided by 256BkRTCCLK / 512 (64 Hz when RTCCLK = 32768 Hz)Aesys_ck divided by 512Ag4: Divide by 16 (1 MHz)Ai5: Divide by 32 (500 kHz)Ai6: Divide by 64 (250 kHz)fDMAMUXhDisabled0gEnabled0CaWrite \xe2\x80\x981\xe2\x80\x99 to disable interrupt for DONE eventC`Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt for DONE event10BjEnable or disable interrupt for DONE eventDkField <code>DONE</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt for \xe2\x80\xa6DjField <code>DONE</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt for \xe2\x80\xa610DiField <code>DONE</code> reader - Enable or disable interrupt for DONE \xe2\x80\xa6BnField <code>DONE</code> reader - Test completeDkField <code>DONE</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt for \xe2\x80\xa6DjField <code>DONE</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt for \xe2\x80\xa610DiField <code>DONE</code> writer - Enable or disable interrupt for DONE \xe2\x80\xa6DiField <code>DOTW</code> reader - Day of the week: 1-Monday\xe2\x80\xa60-Sunday \xe2\x80\xa6C`Field <code>DOTW</code> reader - Day of the week0DiField <code>DOTW</code> writer - Day of the week: 1-Monday\xe2\x80\xa60-Sunday \xe2\x80\xa6C`Field <code>DOTW</code> writer - Day of the weekCaWrite \xe2\x80\x981\xe2\x80\x99 to disable interrupt for DOWN eventC`Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt for DOWN eventBjEnable or disable interrupt for DOWN event21DkField <code>DOWN</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt for \xe2\x80\xa6DjField <code>DOWN</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt for \xe2\x80\xa6DiField <code>DOWN</code> reader - Enable or disable interrupt for DOWN \xe2\x80\xa621DkField <code>DOWN</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt for \xe2\x80\xa6DjField <code>DOWN</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt for \xe2\x80\xa6DiField <code>DOWN</code> writer - Enable or disable interrupt for DOWN \xe2\x80\xa621AdDoze mode enable bitAdGPT Doze Mode EnablekDoze EnableBoDPMDUR (rw) register accessor: an alias for \xe2\x80\xa6BhThe channel\xe2\x80\x99s ERQ bit is not affected.CmThe channel\xe2\x80\x99s ERQ bit is cleared when the major loop is \xe2\x80\xa6AfGPIO data register SET0fDR_SETfDTCNT0fDTCNT1BaDual, alternate trigger mode onlyAkDual, interleaved mode onlyBeDual, injected simultaneous mode onlyBdDual, regular simultaneous mode onlymDebug supportCachannel 12-bit left-aligned data holding registerCbchannel 12-bit right-aligned data holding registerBndual 8-bit right aligned data holding registerCgchannel differential or single-ended mode selection \xe2\x80\xa6AhChannel control registerAgChannel status registerAeDebug status registerAiInterrupt status registerfDMAMUXn<code>$</code>o<code>..</code>CgThe SDMMC_DTIMER register contains the data timeout \xe2\x80\xa6CaWhen in debug mode, the DMA continues to operate.CiWhen in debug mode, the DMA stalls the start of a new \xe2\x80\xa6CgDefines on which PDM_CLK edge Left (or mono) is sampledDkField <code>EDGE</code> reader - Defines on which PDM_CLK edge Left (or \xe2\x80\xa6DkField <code>EDGE</code> writer - Defines on which PDM_CLK edge Left (or \xe2\x80\xa6CgThe error signal for corresponding channel does not \xe2\x80\xa6CgThe assertion of the error signal for corresponding \xe2\x80\xa6101010101010101010CiDisabled. TCDn.word2 is defined as a 32-bit NBYTES field.CjEnabled. TCDn.word2 is redefined to include individual \xe2\x80\xa6CjEnable or disable device address matching using device \xe2\x80\xa6DeField <code>ENA0</code> reader - Enable or disable device address \xe2\x80\xa6DeField <code>ENA0</code> writer - Enable or disable device address \xe2\x80\xa62DeField <code>ENA1</code> reader - Enable or disable device address \xe2\x80\xa6DeField <code>ENA1</code> writer - Enable or disable device address \xe2\x80\xa64DeField <code>ENA2</code> reader - Enable or disable device address \xe2\x80\xa6DeField <code>ENA2</code> writer - Enable or disable device address \xe2\x80\xa66DeField <code>ENA3</code> reader - Enable or disable device address \xe2\x80\xa6DeField <code>ENA3</code> writer - Enable or disable device address \xe2\x80\xa68DeField <code>ENA4</code> reader - Enable or disable device address \xe2\x80\xa6DeField <code>ENA4</code> writer - Enable or disable device address \xe2\x80\xa6:DeField <code>ENA5</code> reader - Enable or disable device address \xe2\x80\xa6DeField <code>ENA5</code> writer - Enable or disable device address \xe2\x80\xa6<DeField <code>ENA6</code> reader - Enable or disable device address \xe2\x80\xa6DeField <code>ENA6</code> writer - Enable or disable device address \xe2\x80\xa6>DeField <code>ENA7</code> reader - Enable or disable device address \xe2\x80\xa6DeField <code>ENA7</code> writer - Enable or disable device address \xe2\x80\xa6AlEnable the PLL clock output.000AaEnable PLL output000jEnable bit1111AiPage table enable controlCdEnable Address Comparator - This bit enables the \xe2\x80\xa6AlEnable the charger detector.000CjEnables the tuning logic to calculate new RC tuning values000BoENABLE (rw) register accessor: an alias for \xe2\x80\xa6000000000000000Ca0: Allow write and erase instructions to region nBf0: Allow read instructions to region nBk1: Enable write access watch in this regionBj1: Enable read access watch in this region101010Bl1: Enable write access watch in this PREGIONBk1: Enable read access watch in this PREGION1066Bo1: Enable endpoint IN 0 (response to IN tokens)Bo1: Enable endpoint IN 1 (response to IN tokens)Bo1: Enable endpoint IN 2 (response to IN tokens)Bo1: Enable endpoint IN 3 (response to IN tokens)Bo1: Enable endpoint IN 4 (response to IN tokens)Bo1: Enable endpoint IN 5 (response to IN tokens)Bo1: Enable endpoint IN 6 (response to IN tokens)Bo1: Enable endpoint IN 7 (response to IN tokens)Ak1: Enable ISO IN endpoint 8Ca1: Enable endpoint OUT 0 (response to OUT tokens)Ca1: Enable endpoint OUT 1 (response to OUT tokens)Ca1: Enable endpoint OUT 2 (response to OUT tokens)Ca1: Enable endpoint OUT 3 (response to OUT tokens)Ca1: Enable endpoint OUT 4 (response to OUT tokens)Ca1: Enable endpoint OUT 5 (response to OUT tokens)Ca1: Enable endpoint OUT 6 (response to OUT tokens)Ca1: Enable endpoint OUT 7 (response to OUT tokens)Al1: Enable ISO OUT endpoint 8BoENABLE (rw) register accessor: an alias for \xe2\x80\xa6Af1: Enable DPM feature.h1: Wait.m1: Send WREN.10Aj1: Long frame mode enabled4A`3: enable output0Ao4011: <code>111110101011</code>B`1: Issue STOP after this commandBd1: Issue RESTART before this command2CiThe counter enable signal, CNT_EN, is used as trigger \xe2\x80\xa6CcThe counter enable signal, CNT_EN, is used as TRGO2CdEnable access to PR, RLR and WINR registers (0x5555)AkDMA Mux channel is disabledAjDMA Mux channel is enabledC`Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt for END eventBoWrite \xe2\x80\x981\xe2\x80\x99 to enable interrupt for END event1010101010ClThe ENVADJ field adjusts the trip point for the envelope \xe2\x80\xa6000Ca1 millisecond timer Interrupt Enable - Read/WriteBfEnable 24 MHz clock input from crystalhDisabledgEnabledBoEPINEN (rw) register accessor: an alias for \xe2\x80\xa6CjFixed priority arbitration is used for channel selection .CgRound robin arbitration is used for channel selection .CkThe DMA request signal for the corresponding channel is \xe2\x80\xa60000000000000000000BiAn error in this channel has not occurredBeAn error in this channel has occurred101010101010101010BoError Channel Number or Canceled Channel NumberAoNo external security violation.BhExternal security violation is detected.BbExternal tampering 1 not detected.AnExternal tampering 1 detected.B`External tamper 1 is active low.BaExternal tamper 1 is active high.CnExternal Tampering 1 Enable When set, external tampering 1 \xe2\x80\xa6DiField <code>EXIT</code> reader - Duration needed by external flash to \xe2\x80\xa6DiField <code>EXIT</code> writer - Duration needed by external flash to \xe2\x80\xa6Aievent generation register00ClCombines two different futures, streams, or sinks having \xe2\x80\xa6DkAn <code>if</code> expression with an optional <code>else</code> block: \xe2\x80\xa6ChExtension trait for simple short-hands for u32 Durations0ChExtension trait for simple short-hands for u64 Durations00000Ac<code>extern</code>Bkexternal interrupt configuration register 2BlField <code>FAIL</code> reader - Test failedBnSelected FIFO watermarks are OR\xe2\x80\x99ed together.BoSelected FIFO watermarks are AND\xe2\x80\x99ed together.DjField <code>FAST</code> reader - Test clock faster than expected, only \xe2\x80\xa6hDisabledgEnabledAfFault Control Register0CbFDEBUG (rw) register accessor: FIFO debug registerDjField <code>FEIC</code> reader - Framing error interrupt clear. Clears \xe2\x80\xa6DjField <code>FEIC</code> writer - Framing error interrupt clear. Clears \xe2\x80\xa645BdFE interrupts disabled; use polling.AgDisables the interrupt.076BlHardware interrupt requested when FE is set.AfEnables the interrupt.0DiField <code>FEIM</code> reader - Framing error interrupt mask. A read \xe2\x80\xa6DiField <code>FEIM</code> writer - Framing error interrupt mask. A read \xe2\x80\xa6BeNo effect on the SR[KBERE] indicator.CmSR[KBERR] is immediately set after a write with this data \xe2\x80\xa6AeFault Filter Register0DkField <code>FIFO</code> reader - Triggered when the sample FIFO reaches \xe2\x80\xa6000DkField <code>FIFO</code> writer - Triggered when the sample FIFO reaches \xe2\x80\xa60AbFilter Doze EnablemFilter EnableCmThe offset size for the peripheral address calculation is \xe2\x80\xa6B`No effect on the operating mode.CnForce entry into LDM after a write with this data bit set. \xe2\x80\xa6BiFLEVEL (r) register accessor: FIFO levelsmFlexIO EnablefFLEXIODiField <code>FLIP</code> reader - invert the phase-shifted output this \xe2\x80\xa6DiField <code>FLIP</code> writer - invert the phase-shifted output this \xe2\x80\xa6AdFlash Size in KByte.000CiA logic 0 on the fault input indicates a fault condition.CiA logic 1 on the fault input indicates a fault condition.BoFORMAT (rw) register accessor: an alias for \xe2\x80\xa6B`Field <code>FPGA</code> reader -DbField <code>FPGA</code> reader - Indicates the platform is an FPGADdField <code>FRAC</code> reader - Fractional component of the divisor00000B`Field <code>FRAC</code> reader -DfField <code>FRAC</code> reader - Fractional part of clock divisor. \xe2\x80\xa61DaField <code>FRAC</code> reader - Fractional part of clock divisorDdField <code>FRAC</code> writer - Fractional component of the divisor00000DfField <code>FRAC</code> writer - Fractional part of clock divisor. \xe2\x80\xa6B`Field <code>FRAC</code> writer -DaField <code>FRAC</code> writer - Fractional part of clock divisorDfField <code>FRCE</code> reader - Force a resus, for test purposes onlyDfField <code>FRCE</code> writer - Force a resus, for test purposes onlyAiDisables the DMA request.0AhEnables the DMA request.0AaPDM_CLK frequencyCbField <code>FREQ</code> reader - PDM_CLK frequencyCbField <code>FREQ</code> writer - PDM_CLK frequencyBhFrame Error / Transmit Special CharacterAgDisables the interrupt.0AfEnables the interrupt.0CfThe comparison between the output compare register \xe2\x80\xa6BfFrequency Count Maximum Limit Register0BfFrequency Count Minimum Limit Register0B`No effect on the operating mode.CmForce entry into SVM after a write with this data bit set \xe2\x80\xa6AlFull-cycle reloads disabled.AkFull-cycle reloads enabled.B`Field <code>FULL</code> reader -??>>9988BmDMA2D foreground CLUT memory address registerAoDMA2D foreground color registerBmData stored within an enum variant or struct.BjStream for the <code>filter</code> method.AhFMT0 data input registerAhFMT1 data input registerAhFMT2 data input registerAjA not-yet-completed future0C`Non-inverting internal gain 16, VREF- referencedlGain controlBmField <code>GAIN</code> reader - Gain controlBmField <code>GAIN</code> writer - Gain controlB`General Call address is disabledAoGeneral Call address is enabledhDisabledgEnabledBiGlobal interrupt request is not asserted.BeGlobal interrupt request is asserted.AfLPUART Global Register0fGPIOTEj6 - GPIOTEAeGPIO Tasks and EventsCmGeneral Purpose Register Hard Lock When set, prevents any \xe2\x80\xa6CmGeneral Purpose Register Soft Lock When set, prevents any \xe2\x80\xa6CjGeneral Purpose Timer Counter. This field is the count \xe2\x80\xa60AkGeneral Purpose Timer Reset0CjGeneral Purpose Timer Run GPTCNT bits are not effected \xe2\x80\xa60BjFault input glitch stretching is disabled.CmInput fault signals will be stretched to at least 2 IPBus \xe2\x80\xa6AlStatus read and pop registerCkHigh Assurance Counter Enable This bit controls the SSM \xe2\x80\xa6AlHalf-cycle reloads disabled.AkHalf-cycle reloads enabled.kUnspecifiedAe1: Endpoint is halted0nRegister blockA`Normal operationCkStall the start of any new channels. Executing channels \xe2\x80\xa6CgConfigure the watchdog to either be paused, or kept \xe2\x80\xa6DhField <code>HALT</code> reader - Configure the watchdog to either be \xe2\x80\xa6DhField <code>HALT</code> writer - Configure the watchdog to either be \xe2\x80\xa6CaField <code>HIGH</code> reader - High level limitCaField <code>HIGH</code> writer - High level limitAlVREF+ pin is high impedance.CeField <code>HITS</code> reader - Number of cache hitsCeField <code>HITS</code> writer - Number of cache hitsBfField <code>HOUR</code> reader - Hours00BfField <code>HOUR</code> writer - Hours0AhSNVS_HP Command Register0BgSNVS_HP High Assurance Counter Register0BkSNVS_HP Security Interrupt Control Register0BkSNVS_HP Security Violation Control Register0BjSNVS_HP Security Violation Status Register0AoSNVS_HP Time Alarm LSB Register0AoSNVS_HP Time Alarm MSB Register0BaNo time alarm interrupt occurred.B`A time alarm interrupt occurred.CnDetermines whether the register value of the corresponding \xe2\x80\xa60000AnHost request input is disabledAmHost request input is enabledCgA hardware service request for channel 0 is not presentCcA hardware service request for channel 0 is presentCgA hardware service request for channel 1 is not presentCcA hardware service request for channel 1 is presentCgA hardware service request for channel 2 is not presentCcA hardware service request for channel 2 is presentCgA hardware service request for channel 3 is not presentCcA hardware service request for channel 3 is presentCgA hardware service request for channel 4 is not presentCcA hardware service request for channel 4 is presentCgA hardware service request for channel 5 is not presentCcA hardware service request for channel 5 is presentCgA hardware service request for channel 6 is not presentCcA hardware service request for channel 6 is presentCgA hardware service request for channel 7 is not presentCcA hardware service request for channel 7 is presentCgA hardware service request for channel 8 is not presentCcA hardware service request for channel 8 is presentCgA hardware service request for channel 9 is not presentCcA hardware service request for channel 9 is presentClDisable divide by 2 of serial flash clock for half speed \xe2\x80\xa6CkEnable divide by 2 of serial flash clock for half speed \xe2\x80\xa6AeHardware flow control0CfField <code>HWFC</code> reader - Hardware flow control0CfField <code>HWFC</code> writer - Hardware flow control0AhHost Hardware Parameters0AbRead: Error statusClBit position that can be cleared if corresponding bit of \xe2\x80\xa60AeComparator hysteresisAlComparator hysteresis enableCfField <code>HYST</code> reader - Comparator hysteresisCmField <code>HYST</code> reader - Comparator hysteresis enableCfField <code>HYST</code> writer - Comparator hysteresisCmField <code>HYST</code> writer - Comparator hysteresis enableClAn extension of core::hash::Hasher for hashers which use \xe2\x80\xa6BeHost channel characteristics registerBcHost channel transfer size registerB`Field <code>i2c0</code> reader -00B`Field <code>i2c0</code> writer -0B`Field <code>i2c1</code> reader -00B`Field <code>i2c1</code> writer -0CmIC_CON (rw) register accessor: I2C Control Register. This \xe2\x80\xa6CiIC_SAR (rw) register accessor: I2C Slave Address RegisterCjIC_TAR (rw) register accessor: I2C Target Address RegisterCgFlash Read/Program Data Size (in Bytes) for IP command.AfNo idle line detected.AgIdle line was detected.iIdle LinejIRQ enable0000000000000000000000000000000AbInterrupt disabledAaInterrupt enabled101010fIGNACKkIgnore NACKCdHardware interrupts from IDLE disabled; use polling.CaHardware interrupt requested when IDLE flag is 1.CbWrite \xe2\x80\x981\xe2\x80\x99 to disable interrupt for IN[0] eventCaWrite \xe2\x80\x981\xe2\x80\x99 to enable interrupt for IN[0] eventCbWrite \xe2\x80\x981\xe2\x80\x99 to disable interrupt for IN[1] eventCaWrite \xe2\x80\x981\xe2\x80\x99 to enable interrupt for IN[1] eventCbWrite \xe2\x80\x981\xe2\x80\x99 to disable interrupt for IN[2] eventCaWrite \xe2\x80\x981\xe2\x80\x99 to enable interrupt for IN[2] eventCbWrite \xe2\x80\x981\xe2\x80\x99 to disable interrupt for IN[3] eventCaWrite \xe2\x80\x981\xe2\x80\x99 to enable interrupt for IN[3] eventCbWrite \xe2\x80\x981\xe2\x80\x99 to disable interrupt for IN[4] eventCaWrite \xe2\x80\x981\xe2\x80\x99 to enable interrupt for IN[4] eventCbWrite \xe2\x80\x981\xe2\x80\x99 to disable interrupt for IN[5] eventCaWrite \xe2\x80\x981\xe2\x80\x99 to enable interrupt for IN[5] eventCbWrite \xe2\x80\x981\xe2\x80\x99 to disable interrupt for IN[6] eventCaWrite \xe2\x80\x981\xe2\x80\x99 to enable interrupt for IN[6] eventCbWrite \xe2\x80\x981\xe2\x80\x99 to disable interrupt for IN[7] eventCaWrite \xe2\x80\x981\xe2\x80\x99 to enable interrupt for IN[7] eventAmIncremental burst of 16 beatsCjThe interrupt request for corresponding channel is clearedCiThe interrupt request for corresponding channel is activeCd0: VREF = internal 1.2 V reference (VDD &gt;= 1.7 V)Ck1: VREF = internal 1.8 V reference (VDD &gt;= VREF + 0.2 V)32Ck2: VREF = internal 2.4 V reference (VDD &gt;= VREF + 0.2 V)4343434343434343DjField <code>INTR</code> reader - Raw interrupt status for DMA Channels \xe2\x80\xa6DjField <code>INTR</code> writer - Raw interrupt status for DMA Channels \xe2\x80\xa6CfInvert the stepping of the calculated RC tuning value.000Cn1: drive output from inverse of peripheral signal selected \xe2\x80\xa6Cl1: drive output enable from inverse of peripheral signal \xe2\x80\xa6Ah1: invert the peri inputAg1: invert the interrupt3210fIOMUXCBeParallel mode Enabled for IP command.CkPWM23 is used to generate complementary PWM pair in the \xe2\x80\xa6CkPWM45 is used to generate complementary PWM pair in the \xe2\x80\xa6BiIP RX FIFO watermark available interrupt.BeIP TX FIFO watermark empty interrupt.ChField <code>IP_0</code> reader - Priority of interrupt 0ChField <code>IP_0</code> writer - Priority of interrupt 0ChField <code>IP_1</code> reader - Priority of interrupt 1ChField <code>IP_1</code> writer - Priority of interrupt 1ChField <code>IP_2</code> reader - Priority of interrupt 2ChField <code>IP_2</code> writer - Priority of interrupt 2ChField <code>IP_3</code> reader - Priority of interrupt 3ChField <code>IP_3</code> writer - Priority of interrupt 3ChField <code>IP_4</code> reader - Priority of interrupt 4ChField <code>IP_4</code> writer - Priority of interrupt 4ChField <code>IP_5</code> reader - Priority of interrupt 5ChField <code>IP_5</code> writer - Priority of interrupt 5ChField <code>IP_6</code> reader - Priority of interrupt 6ChField <code>IP_6</code> writer - Priority of interrupt 6ChField <code>IP_7</code> reader - Priority of interrupt 7ChField <code>IP_7</code> writer - Priority of interrupt 7ChField <code>IP_8</code> reader - Priority of interrupt 8ChField <code>IP_8</code> writer - Priority of interrupt 8ChField <code>IP_9</code> reader - Priority of interrupt 9ChField <code>IP_9</code> writer - Priority of interrupt 9CkIP Era 00h - Era 1 or 2 03h - Era 3 04h - Era 4 05h - Era 5lIR disabled.kIR enabled.BoIRKPTR (rw) register accessor: an alias for \xe2\x80\xa6CeSR[KBERR] = 1 does not generate an interrupt request.BmSR[KBERR] = 1 generates an interrupt request.BeSequence Index in LUT for IP command.ClAfter asserting isolation, the PGC waits a number of IPG \xe2\x80\xa6ClAfter asserting isolation, the PGC waits a number of 32k \xe2\x80\xa6kUnspecifiedDnISOOUT (r) register accessor: an alias for <code>Reg&lt;ISOOUT_SPEC&gt;</code>nRegister blocko16 micro-frameso32 micro-frameso64 micro-framesm4 iterations.m8 iterations.AmA free-standing function: \xe2\x80\xa6B`Field <code>jtag</code> reader -00B`Field <code>jtag</code> writer -0BnCRC-32 during key blob processing is disabled.BmCRC-32 during key blob processing is enabled.B`Key blob processing is disabled.BcKey blob processing is not enabled.AoKey blob processing is enabled.0BdKey blob KEK scrambling is disabled.BcKey blob KEK scrambling is enabled.CcNo interrupt request is generated when KPKD is set.CcAn interrupt request is generated when KPKD is set.iNo effectCiSet bits that clear the keypad depress synchronizer chainDcField <code>KILL</code> reader - Asynchronously kills the clock \xe2\x80\xa60000000DcField <code>KILL</code> writer - Asynchronously kills the clock \xe2\x80\xa60000000AgNo key presses detectedAhA key has been depressedAgNo key release detectedAkAll keys have been releasedCcNo interrupt request is generated when KPKR is set.CcAn interrupt request is generated when KPKR is set.9CeSet bits which sets keypad release synchronizer chainB`1: Use hard-coded RTL key K_PRTLAb<code>&lt;-</code>BaLIN Break Detect Interrupt EnableAoLIN Break Detect Interrupt FlagAeEvery PWM opportunityAiEvery 2 PWM opportunitiesAiEvery 3 PWM opportunitiesAiEvery 4 PWM opportunitiesAiEvery 5 PWM opportunitiesAiEvery 6 PWM opportunitiesAiEvery 7 PWM opportunitiesAiEvery 8 PWM opportunitiesAiEvery 9 PWM opportunitiesAjEvery 10 PWM opportunitiesAgDo not load new values.CbLoad prescaler, modulus, and PWM values of the \xe2\x80\xa6BoLEDPOL (rw) register accessor: an alias for \xe2\x80\xa6BoLEDPRE (rw) register accessor: an alias for \xe2\x80\xa6CjDTG bits in TIMx_BDTR register, OISx and OISxN bits in \xe2\x80\xa6CgLOCK Level 1 + CC Polarity bits (CCxP/CCxNP bits in \xe2\x80\xa6CjLOCK Level 2 + CC Control bits (OCxM and OCxPE bits in \xe2\x80\xa6CnEnable long frame mode. When enabled, a custom instruction \xe2\x80\xa6DjField <code>LFEN</code> reader - Enable long frame mode. When enabled, \xe2\x80\xa6DjField <code>LFEN</code> writer - Enable long frame mode. When enabled, \xe2\x80\xa6BoLIMITH (rw) register accessor: an alias for \xe2\x80\xa6BoLIMITL (rw) register accessor: an alias for \xe2\x80\xa6DhField <code>LIO2</code> reader - Level of the IO2 pin (if connected) \xe2\x80\xa6DhField <code>LIO2</code> writer - Level of the IO2 pin (if connected) \xe2\x80\xa6DhField <code>LIO3</code> reader - Level of the IO3 pin (if connected) \xe2\x80\xa6DhField <code>LIO3</code> writer - Level of the IO3 pin (if connected) \xe2\x80\xa6iList type000BjField <code>LIST</code> reader - List type000BjField <code>LIST</code> writer - List type000Be0: Least significant bit on air firstCmHow a sequence is read from RAM and spread to the compare \xe2\x80\xa6DhField <code>LOAD</code> reader - How a sequence is read from RAM and \xe2\x80\xa6BiField <code>LOAD</code> reader - Load RTCDhField <code>LOAD</code> writer - How a sequence is read from RAM and \xe2\x80\xa6B`Field <code>LOAD</code> writer -BiField <code>LOAD</code> writer - Load RTCAb1: Locked to fieldBnField <code>LOCK</code> reader - PLL is lockedfLPCOMPAdLow Power Comparatork28 - LPI2C10eLPI2Ck29 - LPI2C201BcSNVS_LP Master Key Control Register0CfLP section was not programmed in the non-secure state.CbLP section was programmed in the non-secure state.BfSNVS_LP Power Glitch Detector Register0k32 - LPSPI10eLPSPIk33 - LPSPI201BkSNVS_LP Security Violation Control Register0BaNo time alarm interrupt occurred.B`A time alarm interrupt occurred.BoSNVS_LP Tamper Detectors Configuration Register0k93 - LPTIM1l138 - LPTIM2l139 - LPTIM3l140 - LPTIM4l141 - LPTIM5BfSNVS_LP Zeroizable Master Key Register0CjLP Software Reset When set to 1, most registers in the \xe2\x80\xa6AmData is transferred MSB firstAmData is transferred LSB firstCeBoost mode used when 6.25 MHz &lt; clock \xe2\x89\xa4 12.5 MHzBgBoost mode used when clock \xe2\x89\xa4 6.25 MHzA`LUT Key Register0BlLock bit set by the TZ software for the ENETCgLock bit set by the TZ software for the ENET1 and ENET21ChAn integer literal: <code>1</code> or <code>1u16</code>.CeA UTF-8 string literal: <code>&quot;foo&quot;</code>.CiLow-power Universal synchronous asynchronous receiver \xe2\x80\xa6BaReceived data is not equal to MA1AmReceived data is equal to MA1BaReceived data is not equal to MA2AmReceived data is equal to MA2AdMain operation modesCeField <code>MAIN</code> reader - Main operation modesCeField <code>MAIN</code> writer - Main operation modeskMaster ModeCh0: Master mode. SCK and LRCK generated from internal \xe2\x80\xa6AdMaster configurationAcMatch Configuration00mMatch 0 Value0mMatch 1 Value0BoMAXCNT (rw) register accessor: an alias for \xe2\x80\xa60000000000000000BoMAXLEN (rw) register accessor: an alias for \xe2\x80\xa6AoMaster Configuration Register 00AoMaster Configuration Register 10AoMaster Configuration Register 20AoMaster Configuration Register 30CeMC Rollover Enable When set, an MC Rollover event \xe2\x80\xa6AiMaster Control 2 Register0ClMonotonic Counter Enabled and Valid When set, the MC can \xe2\x80\xa6BiClock for standard PIT timers is enabled.BjClock for standard PIT timers is disabled.Ao4005: <code>111110100101</code>fMediumAkMedium speed / medium poweroMedium priorityCgMicron mode, D0/D1 ordering in DTR 8-data-bit mode. \xe2\x80\xa6CgMaster Key Select Enable When not set, the one time \xe2\x80\xa6CmMaster Key Select Hard Lock When set, prevents any writes \xe2\x80\xa6CmMaster Key Select Soft Lock When set, prevents any writes \xe2\x80\xa6AnHelper for CPOL = 0, CPHA = 0.0A`8-bit conversionAnOperating in Normal mode (NRM)AnHelper for CPOL = 0, CPHA = 1.0Aa10-bit conversionAaUnused (reserved)AnHelper for CPOL = 1, CPHA = 0.0Aa12-bit conversionBjOperating in Security Violation Mode (SVM)AnHelper for CPOL = 1, CPHA = 1.0BjOperating in Logically Disabled Mode (LDM)mSet LFRC modeCnRadio data rate and modulation setting. The radio supports \xe2\x80\xa6BjEnables/disables auto collision resolutiondModeAhEnable differential modeBcSelect mode for sample rate controljTimer modeCjThe mode of operation to be used. The settings in this \xe2\x80\xa61C`Selects source for advancing the active sequenceiI2S mode.AiExtended addressing mode.BnField <code>MODE</code> reader - Set LFRC modeDcField <code>MODE</code> reader - Radio data rate and modulation \xe2\x80\xa6DdField <code>MODE</code> reader - Enables/disables auto collision \xe2\x80\xa6BeField <code>MODE</code> reader - ModeCiField <code>MODE</code> reader - Enable differential modeDdField <code>MODE</code> reader - Select mode for sample rate controlBkField <code>MODE</code> reader - Timer modeDjField <code>MODE</code> reader - The mode of operation to be used. The \xe2\x80\xa61DeField <code>MODE</code> reader - Selects source for advancing the \xe2\x80\xa6BjField <code>MODE</code> reader - I2S mode.CjField <code>MODE</code> reader - Extended addressing mode.BnField <code>MODE</code> writer - Set LFRC modeDcField <code>MODE</code> writer - Radio data rate and modulation \xe2\x80\xa6DdField <code>MODE</code> writer - Enables/disables auto collision \xe2\x80\xa6BeField <code>MODE</code> writer - ModeCiField <code>MODE</code> writer - Enable differential modeDdField <code>MODE</code> writer - Select mode for sample rate controlBkField <code>MODE</code> writer - Timer modeDjField <code>MODE</code> writer - The mode of operation to be used. The \xe2\x80\xa61DeField <code>MODE</code> writer - Selects source for advancing the \xe2\x80\xa6BjField <code>MODE</code> writer - I2S mode.CjField <code>MODE</code> writer - Extended addressing mode.AaMonitor PLL StateC`Master 0 Priviledge, Buffer, Read, Write ControlC`Master 1 Priviledge, Buffer, Read, Write ControlC`Master 2 Priviledge, Buffer, Read, Write ControlCaMaster 3 Priviledge, Buffer, Read, Write Control.CaMaster 5 Priviledge, Buffer, Read, Write Control.kMQS enable.CmLSB (bit0) is the first bit that is transmitted following \xe2\x80\xa6CkMSB (bit9, bit8, bit7 or bit6) is the first bit that is \xe2\x80\xa6AcBus Clock selected.0BfMaster Clock (MCLK) 1 option selected.0BfMaster Clock (MCLK) 2 option selected.0BfMaster Clock (MCLK) 3 option selected.0CjMSTICR (r) register accessor: Multi-master interrupt clearCjThis AHB RX Buffer is assigned according to AHB Master \xe2\x80\xa6000CiMux the corrected or uncorrected 1MHz clock to the output000A`\xce\xbc-Law algorithmAjAuxiliary control registerAkAddress 1/2/3 high registerAjAddress 1/2/3 low registerBnExtended operating mode configuration registerAgHash Table 0/1 registerAiInterrupt enable registerAiInterrupt status registerBaPacket filtering control registerAgVLAN inclusion registerAaVLAN tag registerAiWatchdog timeout registerBkFuture for the <code>map_err</code> method.BkStream for the <code>map_err</code> method.CgA struct or tuple struct field accessed in a struct \xe2\x80\xa6AiInterrupt status RegisterAgOperating mode RegisterA`337984: nRF52840ChGenerate NACK. This NACK generation only occurs when \xe2\x80\xa6DhField <code>NACK</code> reader - Generate NACK. This NACK generation \xe2\x80\xa6DhField <code>NACK</code> writer - Generate NACK. This NACK generation \xe2\x80\xa6AiMinor Byte Transfer CountCaWrite \xe2\x80\x981\xe2\x80\x99 to disable interrupt for NCTS eventC`Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt for NCTS event10BjEnable or disable interrupt for NCTS eventDkField <code>NCTS</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt for \xe2\x80\xa6DjField <code>NCTS</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt for \xe2\x80\xa610DiField <code>NCTS</code> reader - Enable or disable interrupt for NCTS \xe2\x80\xa6DkField <code>NCTS</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt for \xe2\x80\xa6DjField <code>NCTS</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt for \xe2\x80\xa610DiField <code>NCTS</code> writer - Enable or disable interrupt for NCTS \xe2\x80\xa6hDisabledgEnabledBdNF interrupts disabled; use polling.BlHardware interrupt requested when NF is set.DkField <code>NIRK</code> reader - Number of Identity root keys available \xe2\x80\xa6DkField <code>NIRK</code> writer - Number of Identity root keys available \xe2\x80\xa6CdNo Combinational Path From Fault Input To PWM Outputn0: Normal mode0C`0: Normal voltage mode. Voltage supplied on VDD.n1: Normal modeCb0: No zero-length data received, use value in SIZECj0: drive output from peripheral signal selected by funcselCm0: drive output enable from peripheral signal selected by \xe2\x80\xa6B`0: don\xe2\x80\x99t invert the peri inputAo0: don\xe2\x80\x99t invert the interrupt3210AfBit order not affected0BjThe TIMx_CH1 pin is connected to TI1 inputkNormal modekNormal Mode0CkNon-secure supervisor read access control for the first \xe2\x80\xa6ClNon-secure supervisor read access control for the second \xe2\x80\xa6ClNon-secure supervisor write access control for the first \xe2\x80\xa6CmNon-secure supervisor write access control for the second \xe2\x80\xa6CgNon-secure user read access control for the first slaveChNon-secure user read access control for the second slaveChNon-secure user write access control for the first slaveCiNon-secure user write access control for the second slaveCaThere is no internal Companion Controller and \xe2\x80\xa6CbThere are internal companion controller(s) and \xe2\x80\xa6CeFuture for the <code>Peekable::next_if</code> method.DjField <code>OEIC</code> reader - Overrun error interrupt clear. Clears \xe2\x80\xa6DjField <code>OEIC</code> writer - Overrun error interrupt clear. Clears \xe2\x80\xa6DiField <code>OEIM</code> reader - Overrun error interrupt mask. A read \xe2\x80\xa6DiField <code>OEIM</code> writer - Overrun error interrupt mask. A read \xe2\x80\xa6lField offset00000000BiOff-platform Peripheral Access Control 10BiOff-platform Peripheral Access Control 11BiOff-platform Peripheral Access Control 12BiOff-platform Peripheral Access Control 13BiOff-platform Peripheral Access Control 14BiOff-platform Peripheral Access Control 15BiOff-platform Peripheral Access Control 16BiOff-platform Peripheral Access Control 17BiOff-platform Peripheral Access Control 18BiOff-platform Peripheral Access Control 19BiOff-platform Peripheral Access Control 20BiOff-platform Peripheral Access Control 21BiOff-platform Peripheral Access Control 22BiOff-platform Peripheral Access Control 23BiOff-platform Peripheral Access Control 24BiOff-platform Peripheral Access Control 25BiOff-platform Peripheral Access Control 26BiOff-platform Peripheral Access Control 27BiOff-platform Peripheral Access Control 28BiOff-platform Peripheral Access Control 29BiOff-platform Peripheral Access Control 30BiOff-platform Peripheral Access Control 31BiOff-platform Peripheral Access Control 32BiOff-platform Peripheral Access Control 33C`Off-Platform Peripheral Access Control Registers0000000o1: Send opcode.BdOR interrupts disabled; use polling.BlHardware interrupt requested when OR is set.BjNormal SRTC clock oscillator not bypassed.CnNormal SRTC clock oscillator bypassed. Alternate clock can \xe2\x80\xa6AiOversampling ratio of 11.AiOversampling ratio of 12.AiOversampling ratio of 13.AiOversampling ratio of 14.AiOversampling ratio of 15.AiOversampling ratio of 16.AiOversampling ratio of 17.AiOversampling ratio of 18.AiOversampling ratio of 19.AiOversampling ratio of 20.AiOversampling ratio of 21.AiOversampling ratio of 22.AiOversampling ratio of 23.AiOversampling ratio of 24.AiOversampling ratio of 25.AiOversampling ratio of 26.AiOversampling ratio of 27.AiOversampling ratio of 28.AiOversampling ratio of 29.AiOversampling ratio of 30.AiOversampling ratio of 31.AiOversampling ratio of 32.k77 - OTG_HSAeEnable OUT endpoint 0CfField <code>OUT0</code> reader - Enable OUT endpoint 0CfField <code>OUT0</code> writer - Enable OUT endpoint 0AeEnable OUT endpoint 1CfField <code>OUT1</code> reader - Enable OUT endpoint 1DkField <code>OUT1</code> reader - This bit is the complement of the UART \xe2\x80\xa6CfField <code>OUT1</code> writer - Enable OUT endpoint 1DkField <code>OUT1</code> writer - This bit is the complement of the UART \xe2\x80\xa6AeEnable OUT endpoint 2CfField <code>OUT2</code> reader - Enable OUT endpoint 2DkField <code>OUT2</code> reader - This bit is the complement of the UART \xe2\x80\xa6CfField <code>OUT2</code> writer - Enable OUT endpoint 2DkField <code>OUT2</code> writer - This bit is the complement of the UART \xe2\x80\xa6AeEnable OUT endpoint 3CfField <code>OUT3</code> reader - Enable OUT endpoint 3CfField <code>OUT3</code> writer - Enable OUT endpoint 3AeEnable OUT endpoint 4CfField <code>OUT4</code> reader - Enable OUT endpoint 4CfField <code>OUT4</code> writer - Enable OUT endpoint 4AeEnable OUT endpoint 5CfField <code>OUT5</code> reader - Enable OUT endpoint 5CfField <code>OUT5</code> writer - Enable OUT endpoint 5AeEnable OUT endpoint 6CfField <code>OUT6</code> reader - Enable OUT endpoint 6CfField <code>OUT6</code> writer - Enable OUT endpoint 6AeEnable OUT endpoint 7CfField <code>OUT7</code> reader - Enable OUT endpoint 7CfField <code>OUT7</code> writer - Enable OUT endpoint 7mOutput ConfigBoOUTCLR (rw) register accessor: an alias for \xe2\x80\xa6BoOUTPTR (rw) register accessor: an alias for \xe2\x80\xa6fOUTPUTBaROWn pin configured as an output.BdCOLn pin is configured as an output.Ad1: Pin set as output0000000000000000000000000000000Aj1: Read: pin set as output000000000000000000000000000000000000000000000000000000000000000Ba1: Configure pin as an output pinBcCCx channel is configured as outputAkGeneral purpose output modeBoOUTSET (rw) register accessor: an alias for \xe2\x80\xa6A`1: Oversample 2xA`2: Oversample 4xA`3: Oversample 8xDgField <code>OVER</code> reader - 1 if the FIFO has been overflowed. \xe2\x80\xa6DgField <code>OVER</code> writer - 1 if the FIFO has been overflowed. \xe2\x80\xa6CfSlave clock delay line delay cell number selection \xe2\x80\xa6AeData Overwrite EnableBkFuture for the <code>ok_into</code> method.AgRuns a closure on drop.BaDMA2D output PFC control registerBcFLASH option clear control registerBkFuture for the <code>or_else</code> method.BkStream for the <code>or_else</code> method.AnGPIO port output type registerBiEnable or disable access port protection.DbField <code>PALL</code> reader - Enable or disable access port \xe2\x80\xa6DbField <code>PALL</code> writer - Enable or disable access port \xe2\x80\xa6Bb1: Parity is expected in RX framesAo1: Parity is added to TX framesiPart codeBjField <code>PART</code> reader - Part codeB`Field <code>PART</code> reader -BlField <code>PASS</code> reader - Test passedBdPeripheral Chip Select ConfigurationjPCS NumberAoPeripheral Chip Select PolarityA`PCS-to-SCK DelayDiField <code>PEIC</code> reader - Parity error interrupt clear. Clears \xe2\x80\xa6DiField <code>PEIC</code> writer - Parity error interrupt clear. Clears \xe2\x80\xa6BePF interrupts disabled; use polling).BlHardware interrupt requested when PF is set.DhField <code>PEIM</code> reader - Parity error interrupt mask. A read \xe2\x80\xa6DhField <code>PEIM</code> writer - Parity error interrupt mask. A read \xe2\x80\xa6A`Normal operationAdForced to full speedA`Enable PHY clockAaDisable PHY clockjUTMI/UMTI+hULPI DDRdULPIkSerial OnlyBkSoftware programmable - reset to UTMI/UTMI+BiSoftware programmable - reset to ULPI DDRBeSoftware programmable - reset to ULPIBgSoftware programmable - reset to SerialBm8 bit wide data bus Software non-programmableBn16 bit wide data bus Software non-programmableCbReset to 8 bit wide data bus Software programmableCcReset to 16 bit wide data bus Software programmableePin 00000AcSet as output pin 0AbSet as input pin 0CbStatus on whether PIN0 has met criteria set in \xe2\x80\xa6BfField <code>PIN0</code> reader - Pin 00000CdField <code>PIN0</code> reader - Set as output pin 0CcField <code>PIN0</code> reader - Set as input pin 0DcField <code>PIN0</code> reader - Status on whether PIN0 has met \xe2\x80\xa6BfField <code>PIN0</code> writer - Pin 0000CdField <code>PIN0</code> writer - Set as output pin 0CcField <code>PIN0</code> writer - Set as input pin 0DcField <code>PIN0</code> writer - Status on whether PIN0 has met \xe2\x80\xa6ePin 10000AcSet as output pin 1AbSet as input pin 1CbStatus on whether PIN1 has met criteria set in \xe2\x80\xa6BfField <code>PIN1</code> reader - Pin 10000CdField <code>PIN1</code> reader - Set as output pin 1CcField <code>PIN1</code> reader - Set as input pin 1DcField <code>PIN1</code> reader - Status on whether PIN1 has met \xe2\x80\xa6BfField <code>PIN1</code> writer - Pin 1000CdField <code>PIN1</code> writer - Set as output pin 1CcField <code>PIN1</code> writer - Set as input pin 1DcField <code>PIN1</code> writer - Status on whether PIN1 has met \xe2\x80\xa6ePin 20000AcSet as output pin 2AbSet as input pin 2CbStatus on whether PIN2 has met criteria set in \xe2\x80\xa6BfField <code>PIN2</code> reader - Pin 20000CdField <code>PIN2</code> reader - Set as output pin 2CcField <code>PIN2</code> reader - Set as input pin 2DcField <code>PIN2</code> reader - Status on whether PIN2 has met \xe2\x80\xa6BfField <code>PIN2</code> writer - Pin 2000CdField <code>PIN2</code> writer - Set as output pin 2CcField <code>PIN2</code> writer - Set as input pin 2DcField <code>PIN2</code> writer - Status on whether PIN2 has met \xe2\x80\xa6ePin 30000AcSet as output pin 3AbSet as input pin 3CbStatus on whether PIN3 has met criteria set in \xe2\x80\xa6BfField <code>PIN3</code> reader - Pin 30000CdField <code>PIN3</code> reader - Set as output pin 3CcField <code>PIN3</code> reader - Set as input pin 3DcField <code>PIN3</code> reader - Status on whether PIN3 has met \xe2\x80\xa6BfField <code>PIN3</code> writer - Pin 3000CdField <code>PIN3</code> writer - Set as output pin 3CcField <code>PIN3</code> writer - Set as input pin 3DcField <code>PIN3</code> writer - Status on whether PIN3 has met \xe2\x80\xa6ePin 40000AcSet as output pin 4AbSet as input pin 4CbStatus on whether PIN4 has met criteria set in \xe2\x80\xa6BfField <code>PIN4</code> reader - Pin 40000CdField <code>PIN4</code> reader - Set as output pin 4CcField <code>PIN4</code> reader - Set as input pin 4DcField <code>PIN4</code> reader - Status on whether PIN4 has met \xe2\x80\xa6BfField <code>PIN4</code> writer - Pin 4000CdField <code>PIN4</code> writer - Set as output pin 4CcField <code>PIN4</code> writer - Set as input pin 4DcField <code>PIN4</code> writer - Status on whether PIN4 has met \xe2\x80\xa6ePin 50000AcSet as output pin 5AbSet as input pin 5CbStatus on whether PIN5 has met criteria set in \xe2\x80\xa6BfField <code>PIN5</code> reader - Pin 50000CdField <code>PIN5</code> reader - Set as output pin 5CcField <code>PIN5</code> reader - Set as input pin 5DcField <code>PIN5</code> reader - Status on whether PIN5 has met \xe2\x80\xa6BfField <code>PIN5</code> writer - Pin 5000CdField <code>PIN5</code> writer - Set as output pin 5CcField <code>PIN5</code> writer - Set as input pin 5DcField <code>PIN5</code> writer - Status on whether PIN5 has met \xe2\x80\xa6ePin 60000AcSet as output pin 6AbSet as input pin 6CbStatus on whether PIN6 has met criteria set in \xe2\x80\xa6BfField <code>PIN6</code> reader - Pin 60000CdField <code>PIN6</code> reader - Set as output pin 6CcField <code>PIN6</code> reader - Set as input pin 6DcField <code>PIN6</code> reader - Status on whether PIN6 has met \xe2\x80\xa6BfField <code>PIN6</code> writer - Pin 6000CdField <code>PIN6</code> writer - Set as output pin 6CcField <code>PIN6</code> writer - Set as input pin 6DcField <code>PIN6</code> writer - Status on whether PIN6 has met \xe2\x80\xa6ePin 70000AcSet as output pin 7AbSet as input pin 7CbStatus on whether PIN7 has met criteria set in \xe2\x80\xa6BfField <code>PIN7</code> reader - Pin 70000CdField <code>PIN7</code> reader - Set as output pin 7CcField <code>PIN7</code> reader - Set as input pin 7DcField <code>PIN7</code> reader - Status on whether PIN7 has met \xe2\x80\xa6BfField <code>PIN7</code> writer - Pin 7000CdField <code>PIN7</code> writer - Set as output pin 7CcField <code>PIN7</code> writer - Set as input pin 7DcField <code>PIN7</code> writer - Status on whether PIN7 has met \xe2\x80\xa6ePin 80000AcSet as output pin 8AbSet as input pin 8CbStatus on whether PIN8 has met criteria set in \xe2\x80\xa6BfField <code>PIN8</code> reader - Pin 80000CdField <code>PIN8</code> reader - Set as output pin 8CcField <code>PIN8</code> reader - Set as input pin 8DcField <code>PIN8</code> reader - Status on whether PIN8 has met \xe2\x80\xa6BfField <code>PIN8</code> writer - Pin 8000CdField <code>PIN8</code> writer - Set as output pin 8CcField <code>PIN8</code> writer - Set as input pin 8DcField <code>PIN8</code> writer - Status on whether PIN8 has met \xe2\x80\xa6ePin 90000AcSet as output pin 9AbSet as input pin 9CbStatus on whether PIN9 has met criteria set in \xe2\x80\xa6BfField <code>PIN9</code> reader - Pin 90000CdField <code>PIN9</code> reader - Set as output pin 9CcField <code>PIN9</code> reader - Set as input pin 9DcField <code>PIN9</code> reader - Status on whether PIN9 has met \xe2\x80\xa6BfField <code>PIN9</code> writer - Pin 9000CdField <code>PIN9</code> writer - Set as output pin 9CcField <code>PIN9</code> writer - Set as input pin 9DcField <code>PIN9</code> writer - Status on whether PIN9 has met \xe2\x80\xa6AiShifter Pin ConfigurationAgTimer Pin ConfigurationAaPin Configuration0BaLPUART Pin Configuration Register0oPin Low TimeoutAdShifter Pin PolarityAbTimer Pin PolarityAbShifter Pin SelectA`Timer Pin SelectB`Field <code>pio0</code> reader -00B`Field <code>pio0</code> writer -0B`Field <code>pio1</code> reader -00B`Field <code>pio1</code> writer -0B`Line offsets expressed in pixelsAlPoker Maximum Limit Register0AdPoker Range Register0CkLength of preamble on air. Decision point: TASKS_START taskDhField <code>PLEN</code> reader - Length of preamble on air. Decision \xe2\x80\xa6DhField <code>PLEN</code> writer - Length of preamble on air. Decision \xe2\x80\xa6Capll1_p selected for micro-controller clock outputAmPLL1 selected as system clockBcpll1_q selected as peripheral clock0Capll1_q selected for micro-controller clock output111111Bcpll2_p selected as peripheral clock00Capll2_p selected for micro-controller clock output11CkPLL2_Q used as DSI byte lane clock source, used in case \xe2\x80\xa6Bcpll2_q selected as peripheral clock00000Bcpll2_r selected as peripheral clock00Bcpll3_p selected as peripheral clock0Bcpll3_q selected as peripheral clock00000Bcpll3_r selected as peripheral clock00000BoPin low timeout has not occurred or is disabledAlPin low timeout has occurredBoPOFCON (rw) register accessor: an alias for \xe2\x80\xa6ClPWM_A output not inverted. A high level on the PWM_A pin \xe2\x80\xa6CgPWM_A output inverted. A low level on the PWM_A pin \xe2\x80\xa6ClPWM_B output not inverted. A high level on the PWM_B pin \xe2\x80\xa6CgPWM_B output inverted. A low level on the PWM_B pin \xe2\x80\xa6ClPWM_X output not inverted. A high level on the PWM_X pin \xe2\x80\xa6CgPWM_X output inverted. A low level on the PWM_X pin \xe2\x80\xa6CaWrite \xe2\x80\x981\xe2\x80\x99 to disable interrupt for PORT eventC`Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt for PORT eventDeField <code>PORT</code> reader - Port number onto which nRESET is \xe2\x80\xa6BlField <code>PORT</code> reader - Port number0000000000000000000000000000000000000000000DkField <code>PORT</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt for \xe2\x80\xa6DjField <code>PORT</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt for \xe2\x80\xa6DeField <code>PORT</code> writer - Port number onto which nRESET is \xe2\x80\xa6BlField <code>PORT</code> writer - Port number0000000000000000000000000000000000000000000DkField <code>PORT</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt for \xe2\x80\xa6DjField <code>PORT</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt for \xe2\x80\xa6Ag256 prescaler disabled.Af256 prescaler enabled.AjPWM clock frequency = fclkAlPWM clock frequency = fclk/2AlPWM clock frequency = fclk/4AlPWM clock frequency = fclk/8AmPWM clock frequency = fclk/16AmPWM clock frequency = fclk/32AmPWM clock frequency = fclk/64AnPWM clock frequency = fclk/128AaAnalog pin select0DkField <code>PSEL</code> reader - GPIO number associated with SET[n], CLR\xe2\x80\xa6CbField <code>PSEL</code> reader - Analog pin select0DkField <code>PSEL</code> writer - GPIO number associated with SET[n], CLR\xe2\x80\xa6CbField <code>PSEL</code> writer - Analog pin select0jFull SpeediLow SpeedjHigh SpeediUndefinedBeProduct term 0, A input configuration000BeProduct term 0, B input configuration000BeProduct term 0, C input configuration000BeProduct term 0, D input configuration000BeProduct term 1, A input configuration000BeProduct term 1, B input configuration000BeProduct term 1, C input configuration000BeProduct term 1, D input configuration000BeProduct term 2, A input configuration000BeProduct term 2, B input configuration000BeProduct term 2, C input configuration000BeProduct term 2, D input configuration000BeProduct term 3, A input configuration000BeProduct term 3, B input configuration000BeProduct term 3, C input configuration000BeProduct term 3, D input configuration000Aa0: Public addressAa2: Pull-up to VDD0Aa3: Pull up on pinAbPull configurationCcField <code>PULL</code> reader - Pull configurationCcField <code>PULL</code> writer - Pull configurationAnOutput Trigger 0 Source SelectAnOutput Trigger 1 Source SelectnParallel Widthk34 - PWM1_00k35 - PWM1_10k36 - PWM1_20k37 - PWM1_30AaPWM_A Fault StateAaPWM_B Fault StateAaPWM_X Fault StateCnParser that can parse Rust tokens into a particular syntax \xe2\x80\xa6EbA literal in place of an expression: <code>1</code>, <code>&quot;foo&quot;</code>.AbPDM delay registerAaPend SV interrupt0o<code>+=</code>BmFuture for the <code>poll_fn</code> function.BmStream for the <code>poll_fn</code> function.BlA public visibility level: <code>pub</code>.ClQ Channel receive register full, can\xe2\x80\x99t be cleared with \xe2\x80\xa6Aa1: Random addressB`Frequency is between 1 and 2 MHzB`Frequency is between 2 and 4 MHzB`Frequency is between 4 and 8 MHzBaFrequency is between 8 and 16 MHzAb<code>-&gt;</code>AmEnable for REG_BYPASS_COUNTERBjTotal Read Data Counter: RDCNTR * 64 Bits.AgDMA request is disabled00AfDMA request is enabled00hDisabled00gEnabled00BkReceived data is stored in the receive FIFOClReceived data is stored in the receive FIFO as in normal \xe2\x80\xa6CmReceived data is discarded unless the the Data Match Flag \xe2\x80\xa6CiReceived data is discarded unless the Data Match Flag \xe2\x80\xa6AjReceive data buffer empty.AiReceive data buffer full.CnBoth PSSI_RDY and PSSI_DE features enabled - bidirectional \xe2\x80\xa6Bl1: Dual data line SPI. READ2O (opcode 0x3B).Bl3: Quad data line SPI. READ4O (opcode 0x6B).CaWrite \xe2\x80\x981\xe2\x80\x99 to disable interrupt for READ eventC`Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt for READ eventBjEnable or disable interrupt for READ eventCnConfigure read permissions for region n. Write \xe2\x80\x980\xe2\x80\x99 has \xe2\x80\xa6DkField <code>READ</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt for \xe2\x80\xa6DjField <code>READ</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt for \xe2\x80\xa6DiField <code>READ</code> reader - Enable or disable interrupt for READ \xe2\x80\xa6DjField <code>READ</code> reader - Configure read permissions for region \xe2\x80\xa6DkField <code>READ</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt for \xe2\x80\xa6DjField <code>READ</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt for \xe2\x80\xa6DiField <code>READ</code> writer - Enable or disable interrupt for READ \xe2\x80\xa6DjField <code>READ</code> writer - Configure read permissions for region \xe2\x80\xa6CnREASON (r) register accessor: Logs the reason for the last \xe2\x80\xa6AkVoltage Reference SelectionBoREFSEL (rw) register accessor: an alias for \xe2\x80\xa60kUnspecifiednRegister blockhDisabledBhSTS[REF] CPU interrupt requests disabledgEnabledBgSTS[REF] CPU interrupt requests enabledCnThis count value specifies time interval between auto read \xe2\x80\xa6Ck1850885685: Value to request a reload of the watchdog timerCnThe shadow registers are reloaded immediately. This bit is \xe2\x80\xa6CiThe shadow registers are reloaded during the vertical \xe2\x80\xa6fRESETS00BaNegative channel resistor controlDbField <code>RESN</code> reader - Negative channel resistor controlDbField <code>RESN</code> writer - Negative channel resistor controlBaPositive channel resistor controlDbField <code>RESP</code> reader - Positive channel resistor controlDbField <code>RESP</code> writer - Positive channel resistor controlAfRESULT EasyDMA channelDnRESULT (r) register accessor: an alias for <code>Reg&lt;RESULT_SPEC&gt;</code>0nRegister blockCkRESULT (r) register accessor: Result of most recent ADC \xe2\x80\xa6Ck1: D+ forced low, D- forced high (K state) for a timing \xe2\x80\xa6ClReceive FIFO Not Empty. This bit is set when the receive \xe2\x80\xa6CgField <code>RFNE</code> reader - Receive FIFO not emptyDhField <code>RFNE</code> reader - Receive FIFO Not Empty. This bit is \xe2\x80\xa6DeField <code>RFU5</code> reader - Reserved for future use. Shall be 0.DeField <code>RFU5</code> writer - Reserved for future use. Shall be 0.DeField <code>RFU7</code> reader - Reserved for future use. Shall be 0.DeField <code>RFU7</code> writer - Reserved for future use. Shall be 0.fRGB565AaColor mode RGB56501fRGB888AhCLUT color format RGB888AaColor mode RGB888102AhReceiver Idle DMA EnableClthe rising edge is the active edge used for counting. If \xe2\x80\xa6B`Field <code>rosc</code> reader -000B`Field <code>rosc</code> writer -00CkRegister access is fully enabled. The OTFAD programming \xe2\x80\xa6CiRegister access is restricted and only the CR, SR and \xe2\x80\xa610hDisabledgEnabledClProvided LOOPS is set, RSRC is cleared, selects internal \xe2\x80\xa6CmSingle-wire LPUART mode where the TXD pin is connected to \xe2\x80\xa6AkHP Real Time Counter EnableDeField <code>RTIC</code> reader - Receive timeout interrupt clear. \xe2\x80\xa6CoField <code>RTIC</code> reader - Clears the SSPRTINTR interruptDeField <code>RTIC</code> writer - Receive timeout interrupt clear. \xe2\x80\xa6CoField <code>RTIC</code> writer - Clears the SSPRTINTR interruptDkField <code>RTIM</code> reader - Receive timeout interrupt mask. A read \xe2\x80\xa6DfField <code>RTIM</code> reader - Receive timeout interrupt mask: 0 \xe2\x80\xa6DkField <code>RTIM</code> writer - Receive timeout interrupt mask. A read \xe2\x80\xa6DfField <code>RTIM</code> writer - Receive timeout interrupt mask: 0 \xe2\x80\xa6k57 - RTWDOG0dWDOGkRETRY COUNTgRX DataAdReceive Buffer EmptyAiReceive Buffer/FIFO EmptyAfReception (RX) enable.CgField <code>RXEN</code> reader - Reception (RX) enable.CgField <code>RXEN</code> writer - Reception (RX) enable.BoReceive FIFO is not enabled. Buffer is depth 1.ChReceive FIFO is enabled. Buffer is depth indicted by \xe2\x80\xa6DgField <code>RXFE</code> reader - Receive FIFO empty. The meaning of \xe2\x80\xa6DkField <code>RXFF</code> reader - Receive FIFO full. The meaning of this \xe2\x80\xa6AaReceive FIFO Size0CfRXFTLR (rw) register accessor: RX FIFO threshold levelDhField <code>RXIC</code> reader - Receive interrupt clear. Clears the \xe2\x80\xa6DhField <code>RXIC</code> writer - Receive interrupt clear. Clears the \xe2\x80\xa6AjReceiver Idle Empty EnableDkField <code>RXIM</code> reader - Receive interrupt mask. A read returns \xe2\x80\xa6DkField <code>RXIM</code> reader - Receive FIFO interrupt mask: 0 Receive \xe2\x80\xa6DkField <code>RXIM</code> writer - Receive interrupt mask. A read returns \xe2\x80\xa6DkField <code>RXIM</code> writer - Receive FIFO interrupt mask: 0 Receive \xe2\x80\xa6ClRXOICR (r) register accessor: RX FIFO overflow interrupt \xe2\x80\xa6AoReceiver request-to-send enableCaWrite \xe2\x80\x981\xe2\x80\x99 to disable interrupt for RXTO eventC`Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt for RXTO event10BjEnable or disable interrupt for RXTO eventDkField <code>RXTO</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt for \xe2\x80\xa6DjField <code>RXTO</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt for \xe2\x80\xa610DiField <code>RXTO</code> reader - Enable or disable interrupt for RXTO \xe2\x80\xa6DkField <code>RXTO</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt for \xe2\x80\xa6DjField <code>RXTO</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt for \xe2\x80\xa610DiField <code>RXTO</code> writer - Enable or disable interrupt for RXTO \xe2\x80\xa6CkNo receive buffer underflow has occurred since the last \xe2\x80\xa6ClAt least one receive buffer underflow has occurred since \xe2\x80\xa6CmRXUICR (r) register accessor: RX FIFO underflow interrupt \xe2\x80\xa6BfWatermark level is (RXWMRK+1)*64 Bits.BaUSB PHY Receiver Control Register00000DlRaw register type (<code>u8</code>, <code>u16</code>, <code>u32</code>, \xe2\x80\xa6)Akrepetition counter registerDlResult from a call to <code>read</code> and argument to <code>modify</code>.CnAn renamed identifier imported by a <code>use</code> item: \xe2\x80\xa6BlStream for the <code>repeat</code> function.CkAn array literal constructed from one repeated element: \xe2\x80\xa6ClThe SDMMC_RESP1/2/3/4R registers contain the status of a \xe2\x80\xa6AkThe result of a Syn parser.0CmA <code>return</code>, with an optional value to be returned.Ac<code>return</code>CaSet only the EEI bit specified in the SEEI field.AdSets all bits in EEIAmDisables match on SMBus AlertAlEnables match on SMBus AlertC`Set only the ERQ bit specified in the SERQ fieldAcSet all bits in ERQlSample PointDnSAMPLE (r) register accessor: an alias for <code>Reg&lt;SAMPLE_SPEC&gt;</code>kUnspecifiednRegister blockC`SMBus Alert Response is disabled or not detectedBlSMBus Alert Response is enabled and detectedCjSet only the TCDn_CSR[START] bit specified in the SSRT \xe2\x80\xa6AoSet all bits in TCDn_CSR[START]mOne stop bit.nTwo stop bits.A`Sparse Bit LimitAnSlave Configuration Register 10AnSlave Configuration Register 20kSCK DividerA`SCK-to-PCS DelayBhStatistical Check Miscellaneous Register0CcField <code>SCPH</code> reader - Serial clock phaseCcField <code>SCPH</code> writer - Serial clock phaseBnStatistical Check Run Length 6+ Limit Register0hDisabled0gEnabled0k49 - SDMMC1l124 - SDMMC2CjThe second clock transition is the first data capture edgeB`2: CC310 operates in secure modeAcDisables interrupt.0AbEnables interrupt.0CkInput (XBARA_INn) to be muxed to XBARA_OUT100 (refer to \xe2\x80\xa6CkInput (XBARA_INn) to be muxed to XBARA_OUT101 (refer to \xe2\x80\xa6CkInput (XBARA_INn) to be muxed to XBARA_OUT102 (refer to \xe2\x80\xa6CkInput (XBARA_INn) to be muxed to XBARA_OUT103 (refer to \xe2\x80\xa6CkInput (XBARA_INn) to be muxed to XBARA_OUT104 (refer to \xe2\x80\xa6CkInput (XBARA_INn) to be muxed to XBARA_OUT105 (refer to \xe2\x80\xa6CkInput (XBARA_INn) to be muxed to XBARA_OUT106 (refer to \xe2\x80\xa6CkInput (XBARA_INn) to be muxed to XBARA_OUT107 (refer to \xe2\x80\xa6CkInput (XBARA_INn) to be muxed to XBARA_OUT108 (refer to \xe2\x80\xa6CkInput (XBARA_INn) to be muxed to XBARA_OUT109 (refer to \xe2\x80\xa6CkInput (XBARA_INn) to be muxed to XBARA_OUT110 (refer to \xe2\x80\xa6CkInput (XBARA_INn) to be muxed to XBARA_OUT111 (refer to \xe2\x80\xa6CkInput (XBARA_INn) to be muxed to XBARA_OUT112 (refer to \xe2\x80\xa6CkInput (XBARA_INn) to be muxed to XBARA_OUT113 (refer to \xe2\x80\xa6CkInput (XBARA_INn) to be muxed to XBARA_OUT114 (refer to \xe2\x80\xa6CkInput (XBARA_INn) to be muxed to XBARA_OUT115 (refer to \xe2\x80\xa6CkInput (XBARA_INn) to be muxed to XBARA_OUT116 (refer to \xe2\x80\xa6CkInput (XBARA_INn) to be muxed to XBARA_OUT117 (refer to \xe2\x80\xa6CkInput (XBARA_INn) to be muxed to XBARA_OUT118 (refer to \xe2\x80\xa6CkInput (XBARA_INn) to be muxed to XBARA_OUT119 (refer to \xe2\x80\xa6CkInput (XBARA_INn) to be muxed to XBARA_OUT120 (refer to \xe2\x80\xa6CkInput (XBARA_INn) to be muxed to XBARA_OUT121 (refer to \xe2\x80\xa6CkInput (XBARA_INn) to be muxed to XBARA_OUT122 (refer to \xe2\x80\xa6CkInput (XBARA_INn) to be muxed to XBARA_OUT123 (refer to \xe2\x80\xa6CkInput (XBARA_INn) to be muxed to XBARA_OUT124 (refer to \xe2\x80\xa6CkInput (XBARA_INn) to be muxed to XBARA_OUT125 (refer to \xe2\x80\xa6CkInput (XBARA_INn) to be muxed to XBARA_OUT126 (refer to \xe2\x80\xa6CkInput (XBARA_INn) to be muxed to XBARA_OUT127 (refer to \xe2\x80\xa6CkInput (XBARA_INn) to be muxed to XBARA_OUT128 (refer to \xe2\x80\xa6CkInput (XBARA_INn) to be muxed to XBARA_OUT129 (refer to \xe2\x80\xa6CkInput (XBARA_INn) to be muxed to XBARA_OUT130 (refer to \xe2\x80\xa6CkInput (XBARA_INn) to be muxed to XBARA_OUT131 (refer to \xe2\x80\xa6BoSELRES (rw) register accessor: an alias for \xe2\x80\xa6Cl1: SWO trace signal routed to pin. Remaining pins can be \xe2\x80\xa6CeSet this bit to zero to enable a normal DCP operation000ClWriting a 1 to this bit will soft-reset the USBPHYx_PWD, \xe2\x80\xa6000BlReset is not the result of a software reset.BhReset is the result of a software reset.fSHA2560BoSHORTS (rw) register accessor: an alias for \xe2\x80\xa600000000000000000BmThe offset value is added with the raw resultCkThe offset value is subtracted from the raw converted valueoSingle transferCkAnalog watchdog 1 enabled on single channel selected in \xe2\x80\xa6Ac5: <code>101</code>DjField <code>SIZE</code> reader - Size of flash region n in bytes. Must \xe2\x80\xa6DjField <code>SIZE</code> reader - Number of bytes received last on this \xe2\x80\xa6DiField <code>SIZE</code> reader - Number of bytes received last in the \xe2\x80\xa6DkField <code>SIZE</code> reader - Indicates the region size. Region size \xe2\x80\xa6DjField <code>SIZE</code> writer - Size of flash region n in bytes. Must \xe2\x80\xa6DiField <code>SIZE</code> writer - Number of bytes received last in the \xe2\x80\xa6DkField <code>SIZE</code> writer - Indicates the region size. Region size \xe2\x80\xa6BeKey blob processing is not initiated.CbProperly-enabled key blob processing is initiated.DiField <code>SKEW</code> reader - If reads as 1, the calibration value \xe2\x80\xa6AlSetup Lockouts On (default);CmSetup Lockouts Off (DCD requires use of Setup Data Buffer \xe2\x80\xa6DjField <code>SLOW</code> reader - Test clock slower than expected, only \xe2\x80\xa6A`Control Register0AfInitial Count Register0BiSource address modulo feature is disablediDisabled.ClThis value defines a specific address range specified to \xe2\x80\xa6CkReceive mode. Captures the current Shifter content into \xe2\x80\xa61CmTransmit mode. Load SHIFTBUF contents into the Shifter on \xe2\x80\xa622CjMatch Store mode. Shifter data is compared to SHIFTBUF \xe2\x80\xa63CgMatch Continuous mode. Shifter data is continuously \xe2\x80\xa64CfState mode. SHIFTBUF contents are used for storing \xe2\x80\xa65CkLogic mode. SHIFTBUF contents are used for implementing \xe2\x80\xa666A`Value Register 00A`Value Register 10A`Value Register 20A`Value Register 30A`Value Register 40A`Value Register 50CkCluster SM_IRQ%s, containing IRQ*_INTE, IRQ*_INTF, IRQ*_\xe2\x80\xa6nRegister blockC`Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt for SOF eventBoWrite \xe2\x80\x981\xe2\x80\x99 to enable interrupt for SOF eventCmSOF_RD (r) register accessor: Read the last SOF (Start of \xe2\x80\xa6CnSOF_WR (w) register accessor: Set the SOF (Start of Frame) \xe2\x80\xa6B`DMA Channel Source (Slot Number)CmROMC Source Number - Binary encoding of the number of the \xe2\x80\xa6B`Field <code>spi0</code> reader -00B`Field <code>spi0</code> writer -0B`Field <code>spi1</code> reader -00B`Field <code>spi1</code> writer -0CaSubregion 10 in region n (write \xe2\x80\x981\xe2\x80\x99 to clear)0BiInclude or exclude subregion 10 in regionDkField <code>SR10</code> reader - Subregion 10 in region n (write \xe2\x80\x981\xe2\x80\x99\xe2\x80\xa60DgField <code>SR10</code> reader - Include or exclude subregion 10 in \xe2\x80\xa6DkField <code>SR10</code> writer - Subregion 10 in region n (write \xe2\x80\x981\xe2\x80\x99\xe2\x80\xa60DgField <code>SR10</code> writer - Include or exclude subregion 10 in \xe2\x80\xa6CaSubregion 11 in region n (write \xe2\x80\x981\xe2\x80\x99 to clear)0BiInclude or exclude subregion 11 in regionDkField <code>SR11</code> reader - Subregion 11 in region n (write \xe2\x80\x981\xe2\x80\x99\xe2\x80\xa60DgField <code>SR11</code> reader - Include or exclude subregion 11 in \xe2\x80\xa6DkField <code>SR11</code> writer - Subregion 11 in region n (write \xe2\x80\x981\xe2\x80\x99\xe2\x80\xa60DgField <code>SR11</code> writer - Include or exclude subregion 11 in \xe2\x80\xa6CaSubregion 12 in region n (write \xe2\x80\x981\xe2\x80\x99 to clear)0BiInclude or exclude subregion 12 in regionDkField <code>SR12</code> reader - Subregion 12 in region n (write \xe2\x80\x981\xe2\x80\x99\xe2\x80\xa60DgField <code>SR12</code> reader - Include or exclude subregion 12 in \xe2\x80\xa6DkField <code>SR12</code> writer - Subregion 12 in region n (write \xe2\x80\x981\xe2\x80\x99\xe2\x80\xa60DgField <code>SR12</code> writer - Include or exclude subregion 12 in \xe2\x80\xa6CaSubregion 13 in region n (write \xe2\x80\x981\xe2\x80\x99 to clear)0BiInclude or exclude subregion 13 in regionDkField <code>SR13</code> reader - Subregion 13 in region n (write \xe2\x80\x981\xe2\x80\x99\xe2\x80\xa60DgField <code>SR13</code> reader - Include or exclude subregion 13 in \xe2\x80\xa6DkField <code>SR13</code> writer - Subregion 13 in region n (write \xe2\x80\x981\xe2\x80\x99\xe2\x80\xa60DgField <code>SR13</code> writer - Include or exclude subregion 13 in \xe2\x80\xa6CaSubregion 14 in region n (write \xe2\x80\x981\xe2\x80\x99 to clear)0BiInclude or exclude subregion 14 in regionDkField <code>SR14</code> reader - Subregion 14 in region n (write \xe2\x80\x981\xe2\x80\x99\xe2\x80\xa60DgField <code>SR14</code> reader - Include or exclude subregion 14 in \xe2\x80\xa6DkField <code>SR14</code> writer - Subregion 14 in region n (write \xe2\x80\x981\xe2\x80\x99\xe2\x80\xa60DgField <code>SR14</code> writer - Include or exclude subregion 14 in \xe2\x80\xa6CaSubregion 15 in region n (write \xe2\x80\x981\xe2\x80\x99 to clear)0BiInclude or exclude subregion 15 in regionDkField <code>SR15</code> reader - Subregion 15 in region n (write \xe2\x80\x981\xe2\x80\x99\xe2\x80\xa60DgField <code>SR15</code> reader - Include or exclude subregion 15 in \xe2\x80\xa6DkField <code>SR15</code> writer - Subregion 15 in region n (write \xe2\x80\x981\xe2\x80\x99\xe2\x80\xa60DgField <code>SR15</code> writer - Include or exclude subregion 15 in \xe2\x80\xa6CaSubregion 16 in region n (write \xe2\x80\x981\xe2\x80\x99 to clear)0BiInclude or exclude subregion 16 in regionDkField <code>SR16</code> reader - Subregion 16 in region n (write \xe2\x80\x981\xe2\x80\x99\xe2\x80\xa60DgField <code>SR16</code> reader - Include or exclude subregion 16 in \xe2\x80\xa6DkField <code>SR16</code> writer - Subregion 16 in region n (write \xe2\x80\x981\xe2\x80\x99\xe2\x80\xa60DgField <code>SR16</code> writer - Include or exclude subregion 16 in \xe2\x80\xa6CaSubregion 17 in region n (write \xe2\x80\x981\xe2\x80\x99 to clear)0BiInclude or exclude subregion 17 in regionDkField <code>SR17</code> reader - Subregion 17 in region n (write \xe2\x80\x981\xe2\x80\x99\xe2\x80\xa60DgField <code>SR17</code> reader - Include or exclude subregion 17 in \xe2\x80\xa6DkField <code>SR17</code> writer - Subregion 17 in region n (write \xe2\x80\x981\xe2\x80\x99\xe2\x80\xa60DgField <code>SR17</code> writer - Include or exclude subregion 17 in \xe2\x80\xa6CaSubregion 18 in region n (write \xe2\x80\x981\xe2\x80\x99 to clear)0BiInclude or exclude subregion 18 in regionDkField <code>SR18</code> reader - Subregion 18 in region n (write \xe2\x80\x981\xe2\x80\x99\xe2\x80\xa60DgField <code>SR18</code> reader - Include or exclude subregion 18 in \xe2\x80\xa6DkField <code>SR18</code> writer - Subregion 18 in region n (write \xe2\x80\x981\xe2\x80\x99\xe2\x80\xa60DgField <code>SR18</code> writer - Include or exclude subregion 18 in \xe2\x80\xa6CaSubregion 19 in region n (write \xe2\x80\x981\xe2\x80\x99 to clear)0BiInclude or exclude subregion 19 in regionDkField <code>SR19</code> reader - Subregion 19 in region n (write \xe2\x80\x981\xe2\x80\x99\xe2\x80\xa60DgField <code>SR19</code> reader - Include or exclude subregion 19 in \xe2\x80\xa6DkField <code>SR19</code> writer - Subregion 19 in region n (write \xe2\x80\x981\xe2\x80\x99\xe2\x80\xa60DgField <code>SR19</code> writer - Include or exclude subregion 19 in \xe2\x80\xa6CaSubregion 20 in region n (write \xe2\x80\x981\xe2\x80\x99 to clear)0BiInclude or exclude subregion 20 in regionDkField <code>SR20</code> reader - Subregion 20 in region n (write \xe2\x80\x981\xe2\x80\x99\xe2\x80\xa60DgField <code>SR20</code> reader - Include or exclude subregion 20 in \xe2\x80\xa6DkField <code>SR20</code> writer - Subregion 20 in region n (write \xe2\x80\x981\xe2\x80\x99\xe2\x80\xa60DgField <code>SR20</code> writer - Include or exclude subregion 20 in \xe2\x80\xa6CaSubregion 21 in region n (write \xe2\x80\x981\xe2\x80\x99 to clear)0BiInclude or exclude subregion 21 in regionDkField <code>SR21</code> reader - Subregion 21 in region n (write \xe2\x80\x981\xe2\x80\x99\xe2\x80\xa60DgField <code>SR21</code> reader - Include or exclude subregion 21 in \xe2\x80\xa6DkField <code>SR21</code> writer - Subregion 21 in region n (write \xe2\x80\x981\xe2\x80\x99\xe2\x80\xa60DgField <code>SR21</code> writer - Include or exclude subregion 21 in \xe2\x80\xa6CaSubregion 22 in region n (write \xe2\x80\x981\xe2\x80\x99 to clear)0BiInclude or exclude subregion 22 in regionDkField <code>SR22</code> reader - Subregion 22 in region n (write \xe2\x80\x981\xe2\x80\x99\xe2\x80\xa60DgField <code>SR22</code> reader - Include or exclude subregion 22 in \xe2\x80\xa6DkField <code>SR22</code> writer - Subregion 22 in region n (write \xe2\x80\x981\xe2\x80\x99\xe2\x80\xa60DgField <code>SR22</code> writer - Include or exclude subregion 22 in \xe2\x80\xa6CaSubregion 23 in region n (write \xe2\x80\x981\xe2\x80\x99 to clear)0BiInclude or exclude subregion 23 in regionDkField <code>SR23</code> reader - Subregion 23 in region n (write \xe2\x80\x981\xe2\x80\x99\xe2\x80\xa60DgField <code>SR23</code> reader - Include or exclude subregion 23 in \xe2\x80\xa6DkField <code>SR23</code> writer - Subregion 23 in region n (write \xe2\x80\x981\xe2\x80\x99\xe2\x80\xa60DgField <code>SR23</code> writer - Include or exclude subregion 23 in \xe2\x80\xa6CaSubregion 24 in region n (write \xe2\x80\x981\xe2\x80\x99 to clear)0BiInclude or exclude subregion 24 in regionDkField <code>SR24</code> reader - Subregion 24 in region n (write \xe2\x80\x981\xe2\x80\x99\xe2\x80\xa60DgField <code>SR24</code> reader - Include or exclude subregion 24 in \xe2\x80\xa6DkField <code>SR24</code> writer - Subregion 24 in region n (write \xe2\x80\x981\xe2\x80\x99\xe2\x80\xa60DgField <code>SR24</code> writer - Include or exclude subregion 24 in \xe2\x80\xa6CaSubregion 25 in region n (write \xe2\x80\x981\xe2\x80\x99 to clear)0BiInclude or exclude subregion 25 in regionDkField <code>SR25</code> reader - Subregion 25 in region n (write \xe2\x80\x981\xe2\x80\x99\xe2\x80\xa60DgField <code>SR25</code> reader - Include or exclude subregion 25 in \xe2\x80\xa6DkField <code>SR25</code> writer - Subregion 25 in region n (write \xe2\x80\x981\xe2\x80\x99\xe2\x80\xa60DgField <code>SR25</code> writer - Include or exclude subregion 25 in \xe2\x80\xa6CaSubregion 26 in region n (write \xe2\x80\x981\xe2\x80\x99 to clear)0BiInclude or exclude subregion 26 in regionDkField <code>SR26</code> reader - Subregion 26 in region n (write \xe2\x80\x981\xe2\x80\x99\xe2\x80\xa60DgField <code>SR26</code> reader - Include or exclude subregion 26 in \xe2\x80\xa6DkField <code>SR26</code> writer - Subregion 26 in region n (write \xe2\x80\x981\xe2\x80\x99\xe2\x80\xa60DgField <code>SR26</code> writer - Include or exclude subregion 26 in \xe2\x80\xa6CaSubregion 27 in region n (write \xe2\x80\x981\xe2\x80\x99 to clear)0BiInclude or exclude subregion 27 in regionDkField <code>SR27</code> reader - Subregion 27 in region n (write \xe2\x80\x981\xe2\x80\x99\xe2\x80\xa60DgField <code>SR27</code> reader - Include or exclude subregion 27 in \xe2\x80\xa6DkField <code>SR27</code> writer - Subregion 27 in region n (write \xe2\x80\x981\xe2\x80\x99\xe2\x80\xa60DgField <code>SR27</code> writer - Include or exclude subregion 27 in \xe2\x80\xa6CaSubregion 28 in region n (write \xe2\x80\x981\xe2\x80\x99 to clear)0BiInclude or exclude subregion 28 in regionDkField <code>SR28</code> reader - Subregion 28 in region n (write \xe2\x80\x981\xe2\x80\x99\xe2\x80\xa60DgField <code>SR28</code> reader - Include or exclude subregion 28 in \xe2\x80\xa6DkField <code>SR28</code> writer - Subregion 28 in region n (write \xe2\x80\x981\xe2\x80\x99\xe2\x80\xa60DgField <code>SR28</code> writer - Include or exclude subregion 28 in \xe2\x80\xa6CaSubregion 29 in region n (write \xe2\x80\x981\xe2\x80\x99 to clear)0BiInclude or exclude subregion 29 in regionDkField <code>SR29</code> reader - Subregion 29 in region n (write \xe2\x80\x981\xe2\x80\x99\xe2\x80\xa60DgField <code>SR29</code> reader - Include or exclude subregion 29 in \xe2\x80\xa6DkField <code>SR29</code> writer - Subregion 29 in region n (write \xe2\x80\x981\xe2\x80\x99\xe2\x80\xa60DgField <code>SR29</code> writer - Include or exclude subregion 29 in \xe2\x80\xa6CaSubregion 30 in region n (write \xe2\x80\x981\xe2\x80\x99 to clear)0BiInclude or exclude subregion 30 in regionDkField <code>SR30</code> reader - Subregion 30 in region n (write \xe2\x80\x981\xe2\x80\x99\xe2\x80\xa60DgField <code>SR30</code> reader - Include or exclude subregion 30 in \xe2\x80\xa6DkField <code>SR30</code> writer - Subregion 30 in region n (write \xe2\x80\x981\xe2\x80\x99\xe2\x80\xa60DgField <code>SR30</code> writer - Include or exclude subregion 30 in \xe2\x80\xa6CaSubregion 31 in region n (write \xe2\x80\x981\xe2\x80\x99 to clear)0BiInclude or exclude subregion 31 in regionDkField <code>SR31</code> reader - Subregion 31 in region n (write \xe2\x80\x981\xe2\x80\x99\xe2\x80\xa60DgField <code>SR31</code> reader - Include or exclude subregion 31 in \xe2\x80\xa6DkField <code>SR31</code> writer - Subregion 31 in region n (write \xe2\x80\x981\xe2\x80\x99\xe2\x80\xa60DgField <code>SR31</code> writer - Include or exclude subregion 31 in \xe2\x80\xa6DjField <code>SREG</code> reader - Value of external flash device Status \xe2\x80\xa6AnReset from soft reset detectedCoField <code>SREQ</code> reader - Reset from soft reset detectedCoField <code>SREQ</code> writer - Reset from soft reset detectedBiSSIENR (rw) register accessor: SSI EnableCgSSM State Transition Transition state of the system \xe2\x80\xa6CmSSPCR0 (rw) register accessor: Control register 0, SSPCR0 \xe2\x80\xa6CmSSPCR1 (rw) register accessor: Control register 1, SSPCR1 \xe2\x80\xa6ClSSPICR (rw) register accessor: Interrupt clear register, \xe2\x80\xa6CiSSPMIS (r) register accessor: Masked interrupt status \xe2\x80\xa6CfSSPRIS (r) register accessor: Raw interrupt status \xe2\x80\xa6CiSecure supervisor read access control for the first slaveCjSecure supervisor read access control for the second slaveAaShifter Start bitCkField <code>SSTE</code> reader - Slave select toggle enableCkField <code>SSTE</code> writer - Slave select toggle enableCjSecure supervisor write access control for the first slaveCkSecure supervisor write access control for the second slaveoStatus Register0AgUSB PHY Status Register0BoSTATUS (rw) register accessor: an alias for \xe2\x80\xa6DnSTATUS (r) register accessor: an alias for <code>Reg&lt;STATUS_SPEC&gt;</code>00ChSTATUS (rw) register accessor: Crystal Oscillator StatusCdSTATUS (r) register accessor: Ring Oscillator StatusAnSPDIFTxCChannelCons_h Register0AnSPDIFTxCChannelCons_l Register0Ch0: Sample and store one pair (Left + Right) of 16bit \xe2\x80\xa6j0: Stereo.kStereo modeAdGPT Stop Mode enableBdWatchdog disabled in chip stop mode.BcWatchdog enabled in chip stop mode.iStop bitsCmThis bit controls whether a STOP is issued after the byte \xe2\x80\xa6BjField <code>STOP</code> reader - Stop bitsDhField <code>STOP</code> reader - This bit controls whether a STOP is \xe2\x80\xa6BjField <code>STOP</code> writer - Stop bitsDhField <code>STOP</code> writer - This bit controls whether a STOP is \xe2\x80\xa6DiField <code>STP2</code> reader - Two stop bits select. If this bit is \xe2\x80\xa6DiField <code>STP2</code> writer - Two stop bits select. If this bit is \xe2\x80\xa6BiActive edge not yet detected on XBAR_OUT0BaActive edge detected on XBAR_OUT0BiActive edge not yet detected on XBAR_OUT1BaActive edge detected on XBAR_OUT1BiActive edge not yet detected on XBAR_OUT2BaActive edge detected on XBAR_OUT2BiActive edge not yet detected on XBAR_OUT3BaActive edge detected on XBAR_OUT3CcSecure user read access control for the first slaveCdSecure user read access control for the second slaveCdSecure user write access control for the first slaveCeSecure user write access control for the second slaveCmSecurity Violation 0 Interrupt Enable Setting this bit to \xe2\x80\xa6CiSecurity Violation 0 Enable This bit enables Security \xe2\x80\xa6CmSecurity Violation 1 Interrupt Enable Setting this bit to \xe2\x80\xa6CiSecurity Violation 1 Enable This bit enables Security \xe2\x80\xa6CmSecurity Violation 2 Interrupt Enable Setting this bit to \xe2\x80\xa6CiSecurity Violation 2 Enable This bit enables Security \xe2\x80\xa6CmSecurity Violation 3 Interrupt Enable Setting this bit to \xe2\x80\xa6CiSecurity Violation 3 Enable This bit enables Security \xe2\x80\xa6CmSecurity Violation 4 Interrupt Enable Setting this bit to \xe2\x80\xa6CiSecurity Violation 4 Enable This bit enables Security \xe2\x80\xa6CmSecurity Violation 5 Interrupt Enable Setting this bit to \xe2\x80\xa6CiSecurity Violation 5 Enable This bit enables Security \xe2\x80\xa6AaSV call interrupt0CnAfter asserting power toggle on/off signal (switch_b), the \xe2\x80\xa6BlThere are two different silicon revisions: 1BcSoftware Controlled Output Register0BoSWIDTH (rw) register accessor: an alias for \xe2\x80\xa6l115 - SWPMI1CjSoftware Fatal Security Violation When set, the system \xe2\x80\xa6CmSoftware Fatal Security Violation This bit is a read-only \xe2\x80\xa6BaValue of OTP Bank5 Word0 (SW GP1)0CkStatus of shadow register and OTP write lock for sw_gp1 \xe2\x80\xa6BcSPDIF receiver found illegal symbol0AbAsynchronous mode.0AjSynchronous with receiver.AmSynchronous with transmitter.fSYSCFGBoRegister block for various chip control signalsBnFuture for the <code>select()</code> function.BnStream for the <code>select()</code> function.D`A <code>Sender</code> can send to the channel and can be cloned.AfShift control registerCnA \xe2\x80\x9clatest only\xe2\x80\x9d value store with unlimited writers and \xe2\x80\xa6hSPI bus.0BnA splicing iterator for <code>IndexMap</code>.BnA splicing iterator for <code>IndexSet</code>.ostatus register0o<code>*=</code>CiA static item: <code>static BIKE: Shed = Shed(42)</code>.EcA foreign static item in an <code>extern</code> block: <code>static ext: u8</code>.Ac<code>static</code>BkA stream of values produced asynchronously.0BeA fixed capacity <code>String</code>.CoA struct literal expression: <code>Point { x: 1, y: 1 }</code>.CoA struct definition: <code>struct Foo&lt;A&gt; { x: A }</code>.DfA struct or struct variant pattern: <code>Variant { x, y, .. }</code>.Ac<code>struct</code>AoSystem configuration controllerCkAcquisition time, the time the SAADC uses to sample the \xe2\x80\xa6DiField <code>TACQ</code> reader - Acquisition time, the time the SAADC \xe2\x80\xa6DiField <code>TACQ</code> writer - Acquisition time, the time the SAADC \xe2\x80\xa6hDisabledgEnabled1CbHardware interrupts from TC disabled; use polling.1BoHardware interrupt requested when TC flag is 1.AgDMA request is disabled00AfDMA request is enabled00555444AjTransmit data buffer full.AkTransmit data buffer empty.76DdField <code>TEMP</code> reader - Temperature in degC (0.25deg steps)CkStatus of shadow register and OTP write lock for tester \xe2\x80\xa6CmTest Fail, 1-Bit Run, Sampling 0s. If TF1BR0=1, the 1-Bit \xe2\x80\xa6CmTest Fail, 1-Bit Run, Sampling 1s. If TF1BR1=1, the 1-Bit \xe2\x80\xa6CmTest Fail, 2-Bit Run, Sampling 0s. If TF2BR0=1, the 2-Bit \xe2\x80\xa6CmTest Fail, 2-Bit Run, Sampling 1s. If TF2BR1=1, the 2-Bit \xe2\x80\xa6CmTest Fail, 3-Bit Run, Sampling 0s. If TF3BR0=1, the 3-Bit \xe2\x80\xa6CmTest Fail, 3-Bit Run, Sampling 1s. If TF3BR1=1, the 3-Bit \xe2\x80\xa6CmTest Fail, 4-Bit Run, Sampling 0s. If TF4BR0=1, the 4-Bit \xe2\x80\xa6CmTest Fail, 4-Bit Run, Sampling 1s. If TF4BR1=1, the 4-Bit \xe2\x80\xa6CmTest Fail, 5-Bit Run, Sampling 0s. If TF5BR0=1, the 5-Bit \xe2\x80\xa6CmTest Fail, 5-Bit Run, Sampling 1s. If TF5BR1=1, the 5-Bit \xe2\x80\xa6CfTransmit FIFO Not Full. Set when the transmit FIFO \xe2\x80\xa6CgField <code>TFNF</code> reader - Transmit FIFO not fullDiField <code>TFNF</code> reader - Transmit FIFO Not Full. Set when the \xe2\x80\xa6CnTHUMB Comparator Select - Indicates that this address will \xe2\x80\xa6CgField <code>THUP</code> reader - VUP = (THUP+1)/64*VREFCgField <code>THUP</code> writer - VUP = (THUP+1)/64*VREFAfFiltered Timer Input 1AfFiltered Timer Input 2CaWrite \xe2\x80\x981\xe2\x80\x99 to disable interrupt for TICK eventC`Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt for TICK eventCdWrite \xe2\x80\x981\xe2\x80\x99 to enable event routing for TICK eventBnEnable or disable event routing for TICK eventCeWrite \xe2\x80\x981\xe2\x80\x99 to disable event routing for TICK eventDkField <code>TICK</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt for \xe2\x80\xa6DjField <code>TICK</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt for \xe2\x80\xa6DjField <code>TICK</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to enable event routing \xe2\x80\xa6DhField <code>TICK</code> reader - Enable or disable event routing for \xe2\x80\xa6DkField <code>TICK</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to disable event routing \xe2\x80\xa6DkField <code>TICK</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt for \xe2\x80\xa6DjField <code>TICK</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt for \xe2\x80\xa6DjField <code>TICK</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to enable event routing \xe2\x80\xa6DhField <code>TICK</code> writer - Enable or disable event routing for \xe2\x80\xa6DkField <code>TICK</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to disable event routing \xe2\x80\xa6CiField <code>TIFS</code> reader - Interframe spacing in usCiField <code>TIFS</code> writer - Interframe spacing in usAnTimer Configuration N Register0AhTimer Compare N Register0AhTimer Control N Register0oTimer DecrementmTimer DisableCnTIMEHR (r) register accessor: Read from bits 63:32 of time \xe2\x80\xa6CmTIMEHW (w) register accessor: Write to bits 63:32 of time \xe2\x80\xa6CiTIMELR (r) register accessor: Read from bits 31:0 of timeClTIMELW (w) register accessor: Write to bits 31:0 of time \xe2\x80\xa6lTimer EnablefTIMER0j8 - TIMER0oTimer/Counter 0CjTIMER0 (rw) register accessor: Pacing (X/Y) Fractional \xe2\x80\xa6Aj59: Select Timer 0 as TREQ000fTIMER1j9 - TIMER1oTimer/Counter 1CjTIMER1 (rw) register accessor: Pacing (X/Y) Fractional \xe2\x80\xa6Aj60: Select Timer 1 as TREQ000fTIMER2k10 - TIMER2oTimer/Counter 2CjTIMER2 (rw) register accessor: Pacing (X/Y) Fractional \xe2\x80\xa6Be61: Select Timer 2 as TREQ (Optional)000fTIMER3k26 - TIMER3oTimer/Counter 3CjTIMER3 (rw) register accessor: Pacing (X/Y) Fractional \xe2\x80\xa6Be62: Select Timer 3 as TREQ (Optional)000fTIMER4k27 - TIMER4oTimer/Counter 4Cm1: Rate is controlled from local timer (use CC to control \xe2\x80\xa6DkField <code>TIME</code> reader - Indicates the number of ticks / 2 (see \xe2\x80\xa6AoTimer Interrupt Enable Register0AnOTP Controller Timing Register0lTimer OutputnTimer PolaritykTimer ResetlTimer SelectmTransfer modeBnField <code>TMOD</code> reader - Transfer modeBnField <code>TMOD</code> writer - Transfer modeCn3: Task mode: Toggle pin from OUT[n]. Event mode: Generate \xe2\x80\xa6BfOCyREF toggles when TIMx_CNT=TIMx_CCRyBjReset is not the result of a WDOG timeout.BfReset is the result of a WDOG timeout.AaTrigger frequencyA`Trigger PolaritynTrigger Select0nTrigger SourceCnTriggering is disabled. If triggering is disabled and ENBL \xe2\x80\xa6ClTriggering is enabled. If triggering is enabled and ENBL \xe2\x80\xa6oTimer Start BitAjTransmit CTS ConfigurationB`Transmitter clear-to-send enablegTX DataAjTransmit Buffer/FIFO EmptyAiTransmission (TX) enable.CjField <code>TXEN</code> reader - Transmission (TX) enable.CjField <code>TXEN</code> writer - Transmission (TX) enable.C`Transmit FIFO is not enabled. Buffer is depth 1.CjTransmit FIFO is enabled. Buffer is depth indicated by \xe2\x80\xa6DhField <code>TXFE</code> reader - Transmit FIFO empty. The meaning of \xe2\x80\xa6DgField <code>TXFF</code> reader - Transmit FIFO full. The meaning of \xe2\x80\xa6AbTransmit FIFO Size0CfTXFTLR (rw) register accessor: TX FIFO threshold levelDiField <code>TXIC</code> reader - Transmit interrupt clear. Clears the \xe2\x80\xa6DiField <code>TXIC</code> writer - Transmit interrupt clear. Clears the \xe2\x80\xa6DdField <code>TXIM</code> reader - Transmit interrupt mask. A read \xe2\x80\xa6DdField <code>TXIM</code> reader - Transmit FIFO interrupt mask: 0 \xe2\x80\xa6DdField <code>TXIM</code> writer - Transmit interrupt mask. A read \xe2\x80\xa6DdField <code>TXIM</code> writer - Transmit FIFO interrupt mask: 0 \xe2\x80\xa6mTransmit NACKCkNo transmit buffer overflow has occurred since the last \xe2\x80\xa6ClAt least one transmit buffer overflow has occurred since \xe2\x80\xa6ClTXOICR (r) register accessor: TX FIFO overflow interrupt \xe2\x80\xa6BbTransmitter request-to-send enableAkSPDIF Tx FIFO under/overrun0BfWatermark level is (TXWMRK+1)*64 Bits.BdUSB PHY Transmitter Control Register00000AbData transfer typeCcField <code>TYPE</code> reader - Data transfer typeAmTamper configuration registerA`1-channel timersA`2-channel timersAgAdvanced Control timersBkFuture for the <code>try_all</code> method.BkFuture for the <code>try_any</code> method.CjFDCAN Tx Buffer Cancellation Finished Interrupt Enable \xe2\x80\xa6CfFDCAN Tx Buffer Transmission Interrupt Enable RegisterAc<code>typeof</code>CgUARTCR (rw) register accessor: Control Register, UARTCRCdUARTDR (rw) register accessor: Data Register, UARTDRfUARTE0AcUART with EasyDMA 0fUARTE1k40 - UARTE1AcUART with EasyDMA 1CcUARTFR (r) register accessor: Flag Register, UARTFRCjField <code>UD10</code> reader - Unique identifier byte 10CjField <code>UD11</code> reader - Unique identifier byte 11CjField <code>UD12</code> reader - Unique identifier byte 12CjField <code>UD13</code> reader - Unique identifier byte 13CjField <code>UD14</code> reader - Unique identifier byte 14CjField <code>UD15</code> reader - Unique identifier byte 15jUnlock LUTDnUNUSED (r) register accessor: an alias for <code>Reg&lt;UNUSED_SPEC&gt;</code>mAllow updatesBnThe update event is selected as trigger outputBeThe update event is selected as TRGO2AfU/Q Channel sync found0ClU Channel receive register full, can\xe2\x80\x99t be cleared with \xe2\x80\xa6k37 - USART1k38 - USART2k39 - USART3k71 - USART6CkDevice Address. These bits correspond to the USB device \xe2\x80\xa6AdUSB Command Register0AoUSBPHY Register Reference IndexAcUSB Status Register0BlStream for the <code>unfold</code> function.BmAn unsafe block: <code>unsafe { ... }</code>.Ac<code>unsafe</code>ClReset due to wake up from System OFF mode by VBUS rising \xe2\x80\xa6DiField <code>VBUS</code> reader - Reset due to wake up from System OFF \xe2\x80\xa6DiField <code>VBUS</code> writer - Reset due to wake up from System OFF \xe2\x80\xa6Ae3: Set input at VDD/20Ae1: VDD/4 as referencei2: VendorClOutput voltage from of REG0 regulator stage. The maximum \xe2\x80\xa6DjField <code>VOUT</code> reader - Output voltage from of REG0 regulator \xe2\x80\xa6DjField <code>VOUT</code> writer - Output voltage from of REG0 regulator \xe2\x80\xa6CdOutput voltage select for on-chip voltage regulator.DjField <code>VSEL</code> reader - threshold select 0000 - 0.473V 0001 - \xe2\x80\xa6DfField <code>VSEL</code> reader - Output voltage select for on-chip \xe2\x80\xa6DjField <code>VSEL</code> writer - threshold select 0000 - 0.473V 0001 - \xe2\x80\xa6DfField <code>VSEL</code> writer - Output voltage select for on-chip \xe2\x80\xa6oA vacant entry.000DkThe entry corresponding to the key <code>K</code> does not exist in the \xe2\x80\xa60BkVacant slot (no equivalent key in the map).0DfAn iterator over the values of a <code>HashMap</code> in arbitrary \xe2\x80\xa6CgAn iterator over the values of a <code>IndexMap</code>.ChAn iterator over the values of an <code>IndexMap</code>.AdGPT Wait Mode enablekWAIT EnableBdWatchdog disabled in chip wait mode.BcWatchdog enabled in chip wait mode.AeWakeup output enabledBdConfigures RWU for idle-line wakeup.BhConfigures RWU with address-mark wakeup.hDisabledgEnabledBhContinue WDOG timer operation (Default).AkSuspend the watchdog timer.ClWICT[7:0] = Time duration between interrupt and time-out \xe2\x80\xa600Ce1: Frame is transmitted between FRAMEDELAYMIN and \xe2\x80\xa6AkLow byte of Watchdog WindowDiField <code>WLEN</code> reader - Word length. These bits indicate the \xe2\x80\xa6DiField <code>WLEN</code> writer - Word length. These bits indicate the \xe2\x80\xa6CmWrite mask option bit 1. This option bit could be used to \xe2\x80\xa6BkTotal Write Data Counter: WRCNTR * 64 Bits.ChSend WREN (write enable opcode 0x06) before instruction.0DiField <code>WREN</code> reader - Send WREN (write enable opcode 0x06) \xe2\x80\xa60DiField <code>WREN</code> writer - Send WREN (write enable opcode 0x06) \xe2\x80\xa60AcDisables interrupt.0AbEnables interrupt.0BdNo interrupt has occurred (Default).AfInterrupt has occurredl128 Seconds.Chreset only by system reset, not reset by wakeup from \xe2\x80\xa60CbWriter type argument to <code>write</code>, et al.B`Field <code>xosc</code> reader -000B`Field <code>xosc</code> writer -00A`Color mode YCbCrBeField <code>YEAR</code> reader - Year00BeField <code>YEAR</code> writer - Year0B`Zero-length data packet receivedDaField <code>ZERO</code> reader - Zero-length data packet receivedAh1: 8 bit timer bit width0Ae8 bit timer bit width0h0: 0 dBme0 dBmBl134217728: PDM_CLK = 32 MHz / 32 = 1.000 MHzBaPDM_CLK = 32 MHz / 32 = 1.000 MHzBl142606336: PDM_CLK = 32 MHz / 30 = 1.067 MHzBaPDM_CLK = 32 MHz / 30 = 1.067 MHzj1: 10 bitsg10 bitsBl159383552: PDM_CLK = 32 MHz / 26 = 1.231 MHzBaPDM_CLK = 32 MHz / 26 = 1.231 MHzCi167772160: PDM_CLK = 32 MHz / 25 = 1.280 MHz. Nominal \xe2\x80\xa6ChPDM_CLK = 32 MHz / 25 = 1.280 MHz. Nominal clock for \xe2\x80\xa6i0: 128 usf128 usj2: 12 bitsAb3: <code>11</code>00000000g12 bitso<code>11</code>00000000m10: 131072 usi131072 usBl176160768: PDM_CLK = 32 MHz / 24 = 1.333 MHzBaPDM_CLK = 32 MHz / 24 = 1.333 MHzj3: 14 bitsg14 bitsAb1: 16-bit preambleAi0: 16 bit timer bit width0j1: 16 bit.Af16-bit alternate bytesBm1: 16 MHz trace port clock (TRACECLK = 8 MHz)o16-bit preambleAf16 bit timer bit width0g16 bit.Bj16 MHz trace port clock (TRACECLK = 8 MHz)i0: 1 Mbps0Ad8: 1 sample / reportf1 Mbps0Aa1 sample / reportAi2: 24 bit timer bit width0j2: 24 bit.Ae0: 24-bit addressing.Af24-bit alternate bytesAf24 bit timer bit width0g24 bit.Ab24-bit addressing.i1: 256 usf256 usi1: 2 Mbps0f2 Mbps0Ai3: 32 bit timer bit width0Ae1: 32-bit addressing.Af32-bit alternate bytesBn0: 32 MHz trace port clock (TRACECLK = 16 MHz)Af32 bit timer bit width0Ab32-bit addressing.Bk32 MHz trace port clock (TRACECLK = 16 MHz)i2: 512 usf512 usAaStarts the timer.0AkStarts the monotonic timer.11111011111111CnAlternate-byte mode. This field defines the alternate-byte \xe2\x80\xa60CnAlternate-byte mode. This field defines the alternate byte \xe2\x80\xa6AcAuto baud rate modeCjAlternate bytes size. This bit defines alternate bytes \xe2\x80\xa6ClAlternate bytes size. This field defines alternate bytes \xe2\x80\xa61CgRegister accumulating the number of detected double \xe2\x80\xa6Ch0x544 - Register accumulating the number of detected \xe2\x80\xa6CkBits 0:3 - Register accumulating the number of detected \xe2\x80\xa6BkWrite access(es) occurred in this subregion0000000000000000000000000000000BjRead access(es) occurred in this subregion0000000000000000000000000000000DhGet access to the inner value in the <code>Arbiter</code>. This will \xe2\x80\xa6kAccess mode0CnVOS currently applied for VCORE voltage scaling selection. \xe2\x80\xa6AmADC3 Peripheral Clocks Enable0BeSAR ADC kernel clock source selectionAkAddress-hold phase duration0mAddress widthCcBits 2:5 - Address length (0b-60b in 4b increments)0AjAddress Matched flag clearAcMAC Address0[47:32]AiMAC Address 1/2/3 [47:32]BkAddress match interrupt enable (slave only)AdMAC Address 0 [31:0]AhMAC Address 1/2/3 [31:0]AlAddress setup phase duration0AdAdd or Subtract TimeCnAddress mode. This field defines the address phase mode of \xe2\x80\xa600C`ADP (Attach Detection Protocol) Control RegisteriADP ResetBnAddress size. This field defines address size.00BgAlternate function always control GPIOsClAnticipated frame synchronization detection. This bit is \xe2\x80\xa6oAHB master idleCaBits 12:14 - Select analog mux input. Updated \xe2\x80\xa60CmAsynchronous interrupt enable flag for end of measurement \xe2\x80\xa6ClAsynchronous interrupt enable flag on high threshold for \xe2\x80\xa6CkAsynchronous interrupt enable flag for low threshold on \xe2\x80\xa6CjArm alarm 0, and configure the time it will fire. Once \xe2\x80\xa6Cl0x10 - Arm alarm 0, and configure the time it will fire. \xe2\x80\xa6CjArm alarm 1, and configure the time it will fire. Once \xe2\x80\xa6Cl0x14 - Arm alarm 1, and configure the time it will fire. \xe2\x80\xa6CjArm alarm 2, and configure the time it will fire. Once \xe2\x80\xa6Cl0x18 - Arm alarm 2, and configure the time it will fire. \xe2\x80\xa6CjArm alarm 3, and configure the time it will fire. Once \xe2\x80\xa6Cl0x1c - Arm alarm 3, and configure the time it will fire. \xe2\x80\xa6CcNumber of bytes transferred in the last transactionCj0x08 - Number of bytes transferred in the last transactionCgBits 0:15 - Number of bytes transferred in the last \xe2\x80\xa6210210210CdNumber of bytes received in last granted transactionCk0x08 - Number of bytes received in last granted transactionClBits 0:15 - Number of bytes received in the last granted \xe2\x80\xa6CgNumber of bytes transmitted in last granted transactionCf0x08 - Number of bytes transmitted in last granted \xe2\x80\xa6CkBits 0:15 - Number of bytes transmitted in last granted \xe2\x80\xa6876876CgNumber of bytes transferred in the last RXD transactionCf0x08 - Number of bytes transferred in the last RXD \xe2\x80\xa6CkBits 0:15 - Number of bytes transferred in the last RXD \xe2\x80\xa6CgNumber of bytes transferred in the last TXD transactionCf0x08 - Number of bytes transferred in the last TXD \xe2\x80\xa6CkBits 0:15 - Number of bytes transferred in the last TXD \xe2\x80\xa6AkSize of last incoming frameBb0x04 - Size of last incoming frameAfSize of outgoing frameAm0x04 - Size of outgoing frameCiNumber of 16-bit samples written to output RAM buffer \xe2\x80\xa6Ci0x08 - Number of 16-bit samples written to output RAM \xe2\x80\xa6CnBits 0:14 - Number of 16-bit samples written to output RAM \xe2\x80\xa6CcNumber of bytes transferred in the last transactionCj0x08 - Number of bytes transferred in the last transactionCfBits 0:9 - Number of bytes transferred in the last \xe2\x80\xa6210CnDescription cluster[n]: Number of bytes transferred in the \xe2\x80\xa6Cn0x08 - Description cluster[n]: Number of bytes transferred \xe2\x80\xa6CfBits 0:6 - Number of bytes transferred in the last \xe2\x80\xa6210AgAnalog noise filter OFFEeMoves all key-value pairs from <code>other</code> into <code>self</code>, leaving \xe2\x80\xa6FbMoves all values from <code>other</code> into <code>self</code>, leaving <code>other</code> empty.CaFor use by <code>ToTokens</code> implementations.ChArbitration Lost ARBLST is set by hardware to inform \xe2\x80\xa6AkArbitration lost flag clearClAutoreload match clear flag Writing 1 to this bit clears \xe2\x80\xa6BbAutoreload match Interrupt Enable.oART block resetBoReturns a raw pointer to the vector\xe2\x80\x99s buffer.CbReturns the underlying memory address of register.CnReturns a mutable pointer to the underlying <code>bool</code>.CdReturns a mutable pointer to the underlying pointer.CdReturns a mutable pointer to the underlying integer.000000000003ChReturns a raw pointer to the underlying data in the cellCkReturns the remaining (sub)string of this iterator as a \xe2\x80\xa6CeExtracts a string slice containing the entire string.BkAuxiliary Timestamp Snapshot Trigger MissedBoAuxiliary Timestamp Snapshot Trigger IdentifierBcAttribute memory data bus Hi-Z timeAkAttribute memory setup timeAclow power auto waitCnBits 5:8 - Selects the auxiliary clock source, will glitch \xe2\x80\xa60000000CnBits 5:6 - Selects the auxiliary clock source, will glitch \xe2\x80\xa60CnBits 5:7 - Selects the auxiliary clock source, will glitch \xe2\x80\xa6000000000Bmanalog watchdog 1 monitored channel selectionBoanalog watchdog 1 enable on scope group regularAkanalog watchdog 1 interruptBmanalog watchdog 2 monitored channel selectionBhanalog watchdog 2 configuration registerAkanalog watchdog 2 interruptBmanalog watchdog 3 monitored channel selectionBhanalog watchdog 3 configuration registerAkanalog watchdog 3 interruptj1Mega baud0AaBabble error maskAkBackground color blue valueAmBDMA and DMAMUX2 Clock Enable0AdBus error flag clearCjBlock until the serial interface has sent all buffered \xe2\x80\xa6BmDMA2D background CLUT memory address registerAoDMA2D background color registerDoReturns the intersection of <code>self</code> and <code>rhs</code> as a new \xe2\x80\xa6CdReturns the set intersection, cloned into a new set.EgReturns the symmetric difference of <code>self</code> and <code>rhs</code> as a new \xe2\x80\xa6CkReturns the set symmetric-difference, cloned into a new \xe2\x80\xa6AgTIMx_BKIN2 input enableAiTIMx_BK2IN input polarityAkTIM_BRK_CMPx (x=1-2) enable0BcTIM_BRK_CMPx (x=1-2) input polarity0nBooster EnableAkEnable boot mode procedure.CiBorrows the data for the duration of the critical sectionCiBorrows the peripheral for the duration of a critical \xe2\x80\xa61CjBorrows the data for the duration of the critical section.CoTrait and lifetime bounds (<code>Clone+Send+&#39;static</code>)AoBranch predictor invalidate all000CkParse a set of curly braces and expose their content to \xe2\x80\xa6AgBit 3 - Break condition000ClGenerate Error-Bit on Bit Rising Error The BREGEN bit is \xe2\x80\xa6CiRx-Stop on Bit Rising Error The BRESTP bit is set and \xe2\x80\xa6mI2C Busy/DoneChA stably addressed token buffer supporting efficient \xe2\x80\xa6CnInverted value of SDMMC_D0 line (Busy), sampled at the end \xe2\x80\xa6BkBorrows a stream, rather than consuming it.0CfBit 16 - Enable or disable bypass of LFCLK crystal \xe2\x80\xa60AfBypass resistor ladder0AcBypass oversamplingClBit 8 - Passes the reference clock to the output instead \xe2\x80\xa60AlPower management unit bypassAiRCC Reset Status RegisterClClear CLUT access error interrupt flag. Programming this \xe2\x80\xa6CmWrite once bit. Clear the asynchronous IT flag for End Of \xe2\x80\xa6CkAsynchronous interrupt clear flag for high threshold on \xe2\x80\xa6CjAsynchronous interrupt clear flag for low threshold on \xe2\x80\xa6AbCalibration outputAeCalibration selectionBhUse a 16-second calibration cycle periodmCapture countAgContinuous clock enableCgClear Codec not ready flag. This bit is write only. \xe2\x80\xa6BiCache Size ID (only present on Cortex-M7)ClClear CLUT transfer complete interrupt flag. Programming \xe2\x80\xa6AdHDMI-CEC block resetBfHDMI-CEC kernel clock source selectionAiTransmit center frequencyB`Color Frame Buffer Start AddressBmLayerx ColorFrame Buffer Line Number RegisterClA macro for defining <code>#[cfg]</code> if-else statements.CdThe main macro provided by this crate. See crate \xe2\x80\xa6AcClear global IN NAKAdClear global OUT NAKCmCharger detection, result of the current mode (primary or \xe2\x80\xa6AcConnector ID statusCmBits 1:2 - Status on what rate packet is received with in \xe2\x80\xa6AdColor Key Blue valuenADC clock modeCkMode 0/Mode 3 This bit indicates the level taken by the \xe2\x80\xa6CkSDMMC_CK stopped in Voltage switch procedure. Interrupt \xe2\x80\xa6oEnable clippingCmClock divide factor This bit can only be written when the \xe2\x80\xa6BgClock divide ratio (for FMC_CLK signal)AgCLK/CLK Source for Port0fCLOCKSeBit 2000000CjBits 0:31 - Interrupt clear-enable bits. Write: 0 = No \xe2\x80\xa60AjColor Look-Up Table EnableAjLayerx CLUT Write RegisterCgCommand argument. These bits can only be written by \xe2\x80\xa6CjPointer to data structure holding AES key and NONCE vectorCi0x508 - Pointer to data structure holding AES key and \xe2\x80\xa6CmBits 0:31 - Pointer to the data structure holding the AES \xe2\x80\xa60nCounters Reset0AcColor Keying EnableCd1st half word (16-bit) used in all PWM channels 0..3CnConcatenate all items of a stream into a single extendable \xe2\x80\xa60CaConfiguration of parity and hardware flow controlCi0x56c - Configuration of parity and hardware flow control10AfConfiguration registerAn0x554 - Configuration register1010CfConfiguration register for the address match mechanismCh0x594 - Configuration register for the address match \xe2\x80\xa6CkDescription collection[n]: Configuration for OUT[n], SET[n]Ck0x510..0x530 - Description collection[n]: Configuration \xe2\x80\xa6CeDescription cluster[n]: Input configuration for CH[n]Cn0x08 - Description cluster[n]: Input configuration for CH[n\xe2\x80\xa67An0x504 - Configuration register8An0x50c - Configuration register91Aj0x504..0x52c - UnspecifiedAcCluster UnspecifiednConstant AlphaiCPI CountnCRAM page size0ClCommand path state machine (CPSM) Enable bit This bit is \xe2\x80\xa6iCPU resetBoCalculate a CRC-16-CCITT with bit reversed dataCfCalculate a CRC-32 (IEEE802.3 polynomial) with bit \xe2\x80\xa6AfBank 1 CRC control bitAaCRC configurationAi0x534 - CRC configurationAdCRC Interrupt enableAhBank 1 CRC-complete flagCfBit 26 - Indicates if LENGTH field contains CRC or not0oCRC block resetAkClock Recovery System resetAlCRYP peripheral clock enable0AeCSI clock calibration0AhCSI ready Interrupt FlagAdCSI clock ready flagClMinimum duration between edge of CSN and edge of SCK and \xe2\x80\xa6Ck0x04 - Minimum duration between edge of CSN and edge of \xe2\x80\xa6ClBits 0:7 - Minimum duration between edge of CSN and edge \xe2\x80\xa60AfPolarity of CSN outputAn0x568 - Polarity of CSN outputAnBit 0 - Polarity of CSN output0C`Cache Size Selection (only present on Cortex-M7)AeMaster transfer startAbControl register 0Ai0x00 - Control register 0AiMaster Control register 1B`0x04 - Master Control register 1ChNumber of data frames remaining in current TSIZE sessionCfBit 1 - nUARTCTS modem interrupt clear. Clears the \xe2\x80\xa60CmBit 1 - nUARTCTS modem interrupt mask. A read returns the \xe2\x80\xa60AaCorrupt Tx packetCiProvides low-level access to the token representation \xe2\x80\xa6A`crop window sizeAacrop window startkCycle CountCnBits 0:8 - Total number of clk_tick cycles before the next \xe2\x80\xa60BiRCC Domain 1 Clock Configuration RegisterAhD1 domain Core prescalerAhD1 domain APB3 prescalerBaD1 domain power switch reset flag0BiRCC Domain 2 Clock Configuration RegisterBaD2 domain power switch reset flag0BiRCC Domain 3 Clock Configuration RegisterAhD3 domain APB4 prescalerCmData transfer aborted by CMD12. Interrupt flag is cleared \xe2\x80\xa6CgDAC2 (containing one converter) peripheral clock enableAcData-phase duration0kData formatBcData latency for synchronous memoryAmData length to be transferredmDebounce doneCjBit 3 - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt for DBLRDY event0CkBit 3 - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt for DBLRDY event0AbDefault Color BlueBgD-cache clean and invalidate by set-way000BfEnable DC/DC converter for REG1 stage.Bn0x578 - Enable DC/DC converter for REG1 stage.BnBit 0 - Enable DC/DC converter for REG1 stage.0BnBit 0 - Enable DC/DC converter for REG0 stage.0CfBit 2 - nUARTDCD modem interrupt clear. Clears the \xe2\x80\xa60CmBit 2 - nUARTDCD modem interrupt mask. A read returns the \xe2\x80\xa60AeDCMI peripheral clock0AaDCX configurationAi0x570 - DCX configurationClBits 0:3 - This register specifies the number of command \xe2\x80\xa60AeMake it not run drop.AgBit 0 - Bias correction0iDevice IDCnBits 16:20 - Data frame size in 32b transfer mode Value of \xe2\x80\xa60AbDevice HNP enabledCkDHOLD flag clear bit Set by software to clear the DHOLD \xe2\x80\xa6Cachannel 12-bit left-aligned data holding registerCbchannel 12-bit right-aligned data holding registerBndual 8-bit right aligned data holding registerCgchannel differential or single-ended mode selection \xe2\x80\xa6Cechannel differential or single-ended mode for channelAbDIR clear registerAj0x51c - DIR clear registerCjData and command direction signals polarity selection. \xe2\x80\xa6A`DIR set registerAh0x518 - DIR set registerBjgroup regular sequencer discontinuous modeAdDivide by 16 (1 MHz)AfDivide by 32 (500 kHz)AfDivide by 64 (250 kHz)AoPLL1 DIVP divider output enableAoPLL1 DIVQ divider output enableAoPLL1 DIVR divider output enableAbDelay block bypassAhBit 22 - DM over voltageAaDMA1 Clock Enable0AaDMA2 Clock Enable0AhChannel control registerAgChannel status registerAeDebug status registerAiInterrupt status registerCcBits 0:7 - Receive data watermark level (DMARDLR+1)0CnBits 0:3 - Receive Data Level. This bit field controls the \xe2\x80\xa60B`Enable DMA read channel requestsAiEnable DMA wread channel.BiDMA request signal enabled for USB OTG HSBhBits 0:7 - Transmit data watermark level0CkBits 0:3 - Transmit Data Level. This bit field controls \xe2\x80\xa60Aichannel DMA underrun flagBaEnable DMA write channel requestsAiEnable DMA write channel.gDo PingAgDisable VLAN Type CheckCmDirection change to down clear flag Writing 1 to this bit \xe2\x80\xa6CjDirection change to down Interrupt Enable Note: If the \xe2\x80\xa6AhBit 21 - DP over voltageCkSet the duration required to enter/exit deep power-down \xe2\x80\xa6Ch0x614 - Set the duration required to enter/exit deep \xe2\x80\xa6AcDQS Source for Port0CfDisable PTO Delay Request/Response response generationoDSI block resetCgDSI clock source selection (not available on all chips)CfBit 3 - nUARTDSR modem interrupt clear. Clears the \xe2\x80\xa60CmBit 3 - nUARTDSR modem interrupt mask. A read returns the \xe2\x80\xa60AfData toggle error maskCiHold new data block transmission and reception in the \xe2\x80\xa6CgThe SDMMC_DTIMER register contains the data timeout \xe2\x80\xa6CnData transfer mode selection. This bit can only be written \xe2\x80\xa6BdData time segment after sample point0BfDigital temperature sensor block resetAdDrop Transmit StatusAhDevice VBUS pulsing timeCkEnable Carrier Sense Before Transmission in Full-Duplex \xe2\x80\xa6B`Extended Inter-Packet Gap EnableBbEnables a PWM <code>channel</code>AjEnables all the interruptsAdEnable the exception0kEnable UARTAc0x500 - Enable UARTBaBits 0:3 - Enable or disable UART021BbBits 0:3 - Enable or disable UARTE0jEnable SPIAb0x500 - Enable SPIB`Bits 0:3 - Enable or disable SPI0kEnable SPIMAc0x500 - Enable SPIMBaBits 0:3 - Enable or disable SPIM0A`Enable SPI slaveAh0x500 - Enable SPI slaveBfBits 0:3 - Enable or disable SPI slave0jEnable TWIAb0x500 - Enable TWIB`Bits 0:3 - Enable or disable TWI0kEnable TWIMAc0x500 - Enable TWIMBaBits 0:3 - Enable or disable TWIM0kEnable TWISAc0x500 - Enable TWISBaBits 0:3 - Enable or disable TWIS0AgEnable or disable SAADCAo0x500 - Enable or disable SAADCAoBit 0 - Enable or disable SAADC0jEnable AARAb0x500 - Enable AARB`Bits 0:1 - Enable or disable AAR0fEnablen0x500 - EnableB`Bits 0:1 - Enable or disable CCM0AmEnable the quadrature decoderBe0x500 - Enable the quadrature decoderC`Bit 0 - Enable or disable the quadrature decoder0kCOMP enableAc0x500 - COMP enableBaBits 0:1 - Enable or disable COMP0mEnable LPCOMPAe0x500 - Enable LPCOMPBcBits 0:1 - Enable or disable LPCOMP0AjPWM module enable registerBb0x500 - PWM module enable registerBdBit 0 - Enable or disable PWM module0AjPDM module enable registerBb0x500 - PDM module enable registerBdBit 0 - Enable or disable PDM module0BnAllow write and erase instructions to region nBcAllow read instructions to region nBhEnable write access watch in this regionBgEnable read access watch in this region101010BiEnable write access watch in this PREGIONBhEnable read access watch in this PREGION10AbEnable I2S module.Aj0x500 - Enable I2S module.AjBit 0 - Enable I2S module.0jEnable USBAb0x500 - Enable USBAbBit 0 - Enable USB0BlEnable endpoint IN 0 (response to IN tokens)BlEnable endpoint IN 1 (response to IN tokens)BlEnable endpoint IN 2 (response to IN tokens)BlEnable endpoint IN 3 (response to IN tokens)BlEnable endpoint IN 4 (response to IN tokens)BlEnable endpoint IN 5 (response to IN tokens)BlEnable endpoint IN 6 (response to IN tokens)BlEnable endpoint IN 7 (response to IN tokens)AhEnable ISO IN endpoint 8BnEnable endpoint OUT 0 (response to OUT tokens)BnEnable endpoint OUT 1 (response to OUT tokens)BnEnable endpoint OUT 2 (response to OUT tokens)BnEnable endpoint OUT 3 (response to OUT tokens)BnEnable endpoint OUT 4 (response to OUT tokens)BnEnable endpoint OUT 5 (response to OUT tokens)BnEnable endpoint OUT 6 (response to OUT tokens)BnEnable endpoint OUT 7 (response to OUT tokens)AiEnable ISO OUT endpoint 8CkEnable QSPI peripheral and acquire the pins selected in \xe2\x80\xa6Cg0x500 - Enable QSPI peripheral and acquire the pins \xe2\x80\xa6AnBit 0 - Enable or disable QSPI0AcEnable DPM feature.eWait.jSend WREN.10AgLong frame mode enabledAkEnable CRYPTOCELL subsystemBc0x500 - Enable CRYPTOCELL subsystemCbBit 0 - Enable or disable the CRYPTOCELL subsystem0AdEnable the exceptionCeBit 11 - Starts and stops the clock generator cleanly000000000000000AdBit 8 - Enable resus0menable output0CiBits 12:23 - On power-up this field is initialised to \xe2\x80\xa60Ai<code>111110101011</code>AmIssue STOP after this commandBaIssue RESTART before this commandClBit 0 - Controls whether the DW_apb_i2c is enabled. - 0: \xe2\x80\xa60CfBit 30 - When not enabled the watchdog timer is paused0BdBit 9 - start / stop tick generation0CgBit 3 - enable the phase-shifted output this can be \xe2\x80\xa60776ClBit 31 - Enable this endpoint. The device will not reply \xe2\x80\xa6000CmBit 0 - Enable SysTick counter: 0 = Counter disabled. 1 = \xe2\x80\xa60CdBit 0 - Enables the MPU. If the MPU is disabled, \xe2\x80\xa60AkBit 0 - Enables the region.0CkLPTIM enable The ENABLE bit is set and cleared by software.kDCMI enableCiPSSI enable The contents of the FIFO are flushed when \xe2\x80\xa6lEnable ProbelEnable SenseBbEnable best effort service latencyCjBit 0 - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt for ENDECB event0CkBit 0 - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt for ENDECB event0CmBit 24 - On air endianness of packet, this applies to the \xe2\x80\xa60eBit 00000000000eBit 200000000eBit 400000000eBit 600000000eBit 800000000fBit 1000000000fBit 1200000000fBit 1400000000fBit 1600000000fBit 1800000000CkBit 24 - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt for EPDATA event0CjBit 24 - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt for EPDATA \xe2\x80\xa60CeBit 24 - Enable or disable interrupt for EPDATA event0fEPDISD0AbEndpoint IN enableAj0x510 - Endpoint IN enableB`Endpoint mismatch interrupt maskAj0x700..0x70c - UnspecifiedCnBit 16 - Captured state of endpoint\xe2\x80\x99s EasyDMA registers. \xe2\x80\xa60Aj0x714..0x720 - UnspecifiedCnBit 17 - Captured state of endpoint\xe2\x80\x99s EasyDMA registers. \xe2\x80\xa60CmBit 17 - Acknowledged data transfer on this OUT endpoint. \xe2\x80\xa60Aj0x728..0x734 - UnspecifiedCnBit 18 - Captured state of endpoint\xe2\x80\x99s EasyDMA registers. \xe2\x80\xa60CmBit 18 - Acknowledged data transfer on this OUT endpoint. \xe2\x80\xa60Aj0x73c..0x748 - UnspecifiedCnBit 19 - Captured state of endpoint\xe2\x80\x99s EasyDMA registers. \xe2\x80\xa60CmBit 19 - Acknowledged data transfer on this OUT endpoint. \xe2\x80\xa60Aj0x750..0x75c - UnspecifiedCnBit 20 - Captured state of endpoint\xe2\x80\x99s EasyDMA registers. \xe2\x80\xa60CmBit 20 - Acknowledged data transfer on this OUT endpoint. \xe2\x80\xa60Aj0x764..0x770 - UnspecifiedCnBit 21 - Captured state of endpoint\xe2\x80\x99s EasyDMA registers. \xe2\x80\xa60CmBit 21 - Acknowledged data transfer on this OUT endpoint. \xe2\x80\xa60Aj0x778..0x784 - UnspecifiedCnBit 22 - Captured state of endpoint\xe2\x80\x99s EasyDMA registers. \xe2\x80\xa60CmBit 22 - Acknowledged data transfer on this OUT endpoint. \xe2\x80\xa60Aj0x78c..0x798 - UnspecifiedCnBit 23 - Captured state of endpoint\xe2\x80\x99s EasyDMA registers. \xe2\x80\xa60CmBit 23 - Acknowledged data transfer on this OUT endpoint. \xe2\x80\xa60CnBit 24 - Captured state of endpoint\xe2\x80\x99s EasyDMA registers. \xe2\x80\xa60AeEnable Inner VLAN TagBfSynchronization error interrupt enableAkEnable Receive S-VLAN MatchAbEarly suspend maskAhExpected SYNC clear flagAbExpected SYNC flagoETH block resetAgetr_in source selection0AlEnable VLAN Tag in Rx statusAmEvent trigger input selectionAhException Overhead CountClInserts all new key-values from the iterator to existing \xe2\x80\xa600BaExtends the vec from an iterator.ChExtend the map with all key-value pairs in the iterable.0Biexternal interrupt configuration registerAdExtended mode enable0Begroup regular external trigger sourceAcFlash access enable0AcFIFO debug registerAj0x08 - FIFO debug registerCnFIFO flush. This bit is set by software. It is always read \xe2\x80\xa6BmDMA2D foreground CLUT memory address registerAoDMA2D foreground color registerAnContent stored in the variant.A`FIFO mode enableCkFilters the values produced by this stream according to \xe2\x80\xa60CmThis will resort the element into the correct position in \xe2\x80\xa6kFIFO levelsAb0x0c - FIFO levelsCjFIFO level. This field gives the number of valid bytes \xe2\x80\xa6kFMAC enableoFMC block resetBaFMC kernel clock source selectionDjMacro that creates a fixed capacity <code>String</code>. Equivalent to \xe2\x80\xa6mFrame format.Ad0x20 - Frame format.AeBit 0 - Frame format.0BeFloating Point Default Status ControlCnFIFO request interrupt enable. This bit is set and cleared \xe2\x80\xa6AjFrame number (device mode)AbFrame overrun maskAiData fetch suspended maskCiFIFO threshold level. This field defines, in Indirect \xe2\x80\xa6ClBit 15 - Buffer 0 is full. For an IN transfer (TX to the \xe2\x80\xa60ClBit 31 - Buffer 1 is full. For an IN transfer (TX to the \xe2\x80\xa60hFutures.AdAsynchronous values.AdGlobal IN NAK statusClNumber of DMA requests to generate Defines the number of \xe2\x80\xa6AeGlobal OUT NAK statusAeGPIO Tasks and EventsBfGiant Packet Size Limit Control EnableAgGlobal PowerDn RegisterAfChannel interrupt maskAj0x420..0x464 - UnspecifiedAcCluster UnspecifiedAi32-bit hashing algorithmsAlHASH peripheral clock enable0ClReturns a reference to the map\xe2\x80\x99s <code>BuildHasher</code>.ClReturns a reference to the set\xe2\x80\x99s <code>BuildHasher</code>.CkReturn a reference to the map\xe2\x80\x99s <code>BuildHasher</code>.CkReturn a reference to the set\xe2\x80\x99s <code>BuildHasher</code>.BeHost channel characteristics registerCjHost channel DMA address register (address for current \xe2\x80\xa6AiHost CDP behavior enable.BcHost channel split control registerBcHost channel transfer size registerCkHigh interrupt threshold for temperature sensor 1 These \xe2\x80\xa6AiHost negotiation detectedAhHost negotiation successkHNP-capableA`HSE clock bypassAlHSEM peripheral clock enable0AdHSE clock ready flagAeHSI clock calibration0AaHSI clock dividerAdHSI clock ready flagBiHorizontal Synchronization display StatusAiUser HW Config 1 RegisterAiUser HW Config 2 RegisterAiUser HW Config 3 RegisterAiUser HW Config 4 RegisterAmI2C1 Peripheral Clocks Enable0AmI2C2 Peripheral Clocks Enable0AmI2C3 Peripheral Clocks Enable0AmI2C4 Peripheral Clocks Enable0AmI2C5 Peripheral Clocks Enable0AfI2S configuration modeAdI2S linear prescalerAbI2S mode selectionAfI2S standard selectionCkI2C Control Register. This register can be written only \xe2\x80\xa6Cm0x00 - I2C Control Register. This register can be written \xe2\x80\xa6AjI2C Slave Address RegisterBa0x08 - I2C Slave Address RegisterCnBits 0:9 - The IC_SAR holds the slave address when the I2C \xe2\x80\xa60AkI2C Target Address RegisterBb0x04 - I2C Target Address RegisterChBits 0:9 - This is the target address for any master \xe2\x80\xa60AdID input pin changedBiBits 0:31 - Peripheral dentification codeAeIDLE interrupt enableCmIDMA enable This bit can only be written by firmware when \xe2\x80\xa6CmIDMA transfer error. Interrupt flag is cleared by writing \xe2\x80\xa6AjIN endpoint interrupt bitsAkIN endpoints interrupt maskAeIN endpoint interruptAoBank 1 inconsistency error flagfINEPNEBoCOMP channel 1 inverting input selection field.0jBits 16:17000CaCOMP channel 1 non-inverting input selection bit.0Ac<code>(A, B)</code>BfInserts a key-value pair into the map.AhAdds a value to the set.DgSets the value of the entry, and returns an <code>OccupiedEntry</code>.CnSets the value of the entry, and returns the entry\xe2\x80\x99s old \xe2\x80\xa6DjSets the value of the entry with the <code>VacantEntry</code>\xe2\x80\x99s key, \xe2\x80\xa62DhSets the value of the entry with the <code>VacantEntryRef</code>\xe2\x80\x99s \xe2\x80\xa63DhSets the value of the entry with the <code>VacantEntry</code>\xe2\x80\x99s value.CmSets the value of the entry, replacing any existing value \xe2\x80\xa6CkInserts a new element into the table with the hash that \xe2\x80\xa6DhInserts an element at position <code>index</code> within the vector, \xe2\x80\xa6CmOverwrites the underlying map\xe2\x80\x99s value with this entry\xe2\x80\x99\xe2\x80\xa6CgInserts this entry into to underlying map, yields a \xe2\x80\xa6;:;10DeInserts a character into this <code>String</code> at a byte position.DkSets the value of the entry to <code>value</code>, and returns the entry\xe2\x80\xa6CjInserts the entry\xe2\x80\x99s key and the given value into the \xe2\x80\xa61BcInsert a key-value pair in the map.<CmInserts the given key and value into the map, and returns \xe2\x80\xa6AnInsert the value into the set.CbInserts an element at position <code>index</code>.BiBits 8:9 - Instruction length (0/4/8/16b)0CaVREF = internal 1.2 V reference (VDD &gt;= 1.7 V)ChVREF = internal 1.8 V reference (VDD &gt;= VREF + 0.2 V)ChVREF = internal 2.4 V reference (VDD &gt;= VREF + 0.2 V)Cndrive output from inverse of peripheral signal selected by \xe2\x80\xa6Cidrive output enable from inverse of peripheral signal \xe2\x80\xa6Aeinvert the peri inputAdinvert the interrupt3210oSource for Port0BnLocking the AF configuration of associated IOs11CkMacro for sending a formatted string through an ITM channelAmPointer to IRK data structureBe0x508 - Pointer to IRK data structureBmBits 0:31 - Pointer to the IRK data structure0n<code>0</code>Ab16-bit instructionCeChecks if the value of the field is <code>_1V8</code>BdSet voltage to 1.8V (DVDD &lt;= 1V8)0n<code>1</code>CeChecks if the value of the field is <code>_2V1</code>CeChecks if the value of the field is <code>_2V4</code>CeChecks if the value of the field is <code>_2V7</code>CeChecks if the value of the field is <code>_32X</code>CeChecks if the value of the field is <code>_3US</code>CeChecks if the value of the field is <code>_3V0</code>CeChecks if the value of the field is <code>_3V3</code>BdSet voltage to 3.3V (DVDD &gt;= 2V5)0CeChecks if the value of the field is <code>_48X</code>CeChecks if the value of the field is <code>_4KB</code>o<code>10</code>CeChecks if the value of the field is <code>_5US</code>CeChecks if the value of the field is <code>_64X</code>CeChecks if the value of the field is <code>_96X</code>AfSelect the ADC as TREQ000CdChecks if the value of the field is <code>ALL</code>0n<code>1</code>000CdChecks if the value of the field is <code>BIG</code>CdChecks if the value of the field is <code>CPU</code>ChFree-running counting at rate dictated by fractional \xe2\x80\xa6CdChecks if the value of the field is <code>EEN</code>BbConnect to matching I2C peripheralCdChecks if the value of the field is <code>I2S</code>CdChecks if the value of the field is <code>K16</code>CdChecks if the value of the field is <code>K32</code>CdChecks if the value of the field is <code>K64</code>AeIs the input pin low?CdChecks if the value of the field is <code>LOW</code>000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000A`drive output lowAddrive peri input lowAcdrive interrupt low210Ai<code>111110100100</code>CdChecks if the value of the field is <code>M16</code>CdChecks if the value of the field is <code>M32</code>BaIs MSP the current stack pointer?CdChecks if the value of the field is <code>NFC</code>CdChecks if the value of the field is <code>NOP</code>CdChecks if the value of the field is <code>OFF</code>00000000000000000000000000000000000CdChecks if the value of the field is <code>ONE</code>0CdChecks if the value of the field is <code>OUT</code>BaIs PSP the current stack pointer?BbConnect to matching PWM peripheralCdChecks if the value of the field is <code>REN</code>Ab<code>10011</code>000CdChecks if the value of the field is <code>RUN</code>0cSE0cSE1BmUse as a GPIO pin (connect to SIO peripheral)BbConnect to matching SPI peripheralCkStandard 1-bit SPI frame format; 1 bit per SCK, full-duplexCnCalculate a simple 32-bit checksum (addition with a 32 bit \xe2\x80\xa6CdChecks if the value of the field is <code>TWO</code>0CdChecks if the value of the field is <code>ULP</code>0AiConnect to USB peripheralCdChecks if the value of the field is <code>V17</code>CdChecks if the value of the field is <code>V18</code>CdChecks if the value of the field is <code>V19</code>CdChecks if the value of the field is <code>V20</code>CdChecks if the value of the field is <code>V21</code>CdChecks if the value of the field is <code>V22</code>CdChecks if the value of the field is <code>V23</code>CdChecks if the value of the field is <code>V24</code>CdChecks if the value of the field is <code>V25</code>CdChecks if the value of the field is <code>V26</code>CdChecks if the value of the field is <code>V27</code>0CdChecks if the value of the field is <code>V28</code>0CdChecks if the value of the field is <code>V29</code>CdChecks if the value of the field is <code>V30</code>CdChecks if the value of the field is <code>V31</code>CdChecks if the value of the field is <code>V32</code>CdChecks if the value of the field is <code>V33</code>CdChecks if the value of the field is <code>V34</code>CdChecks if the value of the field is <code>V35</code>CdChecks if the value of the field is <code>V36</code>CdChecks if the value of the field is <code>V37</code>CdChecks if the value of the field is <code>V38</code>CdChecks if the value of the field is <code>V39</code>CdChecks if the value of the field is <code>V40</code>CdChecks if the value of the field is <code>V41</code>CdChecks if the value of the field is <code>V42</code>CdChecks if the value of the field is <code>VDD</code>00CdChecks if the value of the field is <code>WEN</code>Aj0x7a0..0x7ac - UnspecifiedCkNumber of bytes received last on this ISO OUT data endpointCm0x20 - Number of bytes received last on this ISO OUT data \xe2\x80\xa6BaBit 8 - Enable ISO OUT endpoint 80AcCluster UnspecifiedfITTXFEAkIndependent Watchdog 1 modeAngroup injected conversion stopCbgroup injected end of unitary conversion interruptCdgroup injected end of sequence conversions interruptBhgroup injected external trigger polarityAmUse hard-coded RTL key K_PRTLAdL1 deep sleep enableAgL1 Shallow Sleep enableAjLayer 3 IP DA Match Enable0AgLayer 3 Protocol Enable0AjLayer 3 IP SA Match Enable0BeLayer 4 Destination Port Match Enable0AgLayer 4 Protocol Enable0B`Layer 4 Source Port Match Enable0CeBit 14 - Buffer 0 is the last buffer of the transfer.0CeBit 30 - Buffer 1 is the last buffer of the transfer.0CkBit 23 - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt for LASTRX event0CjBit 23 - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt for LASTRX \xe2\x80\xa60CeBit 23 - Enable or disable interrupt for LASTRX event0CkBit 24 - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt for LASTTX event0CjBit 24 - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt for LASTTX \xe2\x80\xa60CeBit 24 - Enable or disable interrupt for LASTTX event0CaThe layout of the allocation request that failed.ClLong Bit Period Error Interrupt Enable The LBPEIE bit is \xe2\x80\xa6CcADC LDO output voltage ready (not always available)AgLED output pin polarityAo0x504 - LED output pin polarityAoBit 0 - LED output pin polarity0CdTime period the LED is switched ON prior to samplingCg0x540 - Time period the LED is switched ON prior to \xe2\x80\xa6CkBits 0:8 - Period in us the LED is switched on prior to \xe2\x80\xa60BdBit 24 - Packet length configuration0CiBits 8:11 - Length of custom instruction in number of \xe2\x80\xa60CjLate frame synchronization detection. This bit is read \xe2\x80\xa6BoBit 17 - Stop (finalize) long frame transaction0CmDescription cluster[n]: Last result is equal or above CH[n\xe2\x80\xa6Cj0x00 - Description cluster[n]: Last result is equal or \xe2\x80\xa6eBit 00CmDescription cluster[n]: Last result is equal or below CH[n\xe2\x80\xa6Cj0x04 - Description cluster[n]: Last result is equal or \xe2\x80\xa622CjLow interrupt threshold for temperature sensor 1 These \xe2\x80\xa6BbLeast significant bit on air firstAkLog Min Pdelay_Req IntervalBgBit 3 - Reset from CPU lock-up detected0AdLow Power ComparatorCkBit 17 - Reset due to wake up from System OFF mode when \xe2\x80\xa60oLPI Tx AutomateAlLPM token acknowledge enablelLPM responseAiLPTIM1 stop in debug modeAiLPTIM2 stop in debug modeAiLPTIM3 stop in debug modeAiLPTIM4 stop in debug modeAiLPTIM5 stop in debug modeAeLSE oscillator bypassBaLSE oscillator driving capabilityAdLSE oscillator readyAaLeft shift factorAdLSI oscillator readyiLSU CountAmLCD-TFT controller enable bitAlLTDC peripheral clock enable0AjAuxiliary control registerAkAddress 1/2/3 high registerAjAddress 1/2/3 low registerBnExtended operating mode configuration registerAgHash Table 0/1 registerAiInterrupt enable registerAiInterrupt status registerBaPacket filtering control registerAgVLAN inclusion registerAaVLAN tag registerAiWatchdog timeout registerAiIP major revision number.ChMaps this future\xe2\x80\x99s success value to a different value.0CkWraps the current stream in a new stream which maps the \xe2\x80\xa60CcMask the most-significant bits starting at this bitClMaster mode. SCK and LRCK generated from internal master \xe2\x80\xa6jSPI MasterCdStatus register indicating which address had a matchCj0x4d4 - Status register indicating which address had a \xe2\x80\xa6CkBit 0 - Which of the addresses in {ADDRESS} matched the \xe2\x80\xa6Cm31: 0]: Status match Value to be compared with the masked \xe2\x80\xa6BiMaximum number of bytes in receive bufferC`0x04 - Maximum number of bytes in receive bufferCeBits 0:15 - Maximum number of bytes in receive buffer0BjMaximum number of bytes in transmit bufferCa0x04 - Maximum number of bytes in transmit bufferCfBits 0:15 - Maximum number of bytes in transmit buffer05433BbNumber of bytes in transmit bufferBi0x04 - Number of bytes in transmit buffer227655432276554322BeMaximum number of bytes in RXD bufferBl0x04 - Maximum number of bytes in RXD bufferCaBits 0:15 - Maximum number of bytes in RXD buffer0BeMaximum number of bytes in TXD bufferBl0x04 - Maximum number of bytes in TXD bufferCaBits 0:15 - Maximum number of bytes in TXD buffer0ClMaximum number of 16-bit samples to be written to output \xe2\x80\xa6Cl0x04 - Maximum number of 16-bit samples to be written to \xe2\x80\xa6CnBits 0:14 - Maximum number of 16-bit samples to be written \xe2\x80\xa60ChNumber of samples to allocate memory for in EasyDMA modeCn0x04 - Number of samples to allocate memory for in EasyDMA \xe2\x80\xa6AlSize of RXD and TXD buffers.Bc0x00 - Size of RXD and TXD buffers.CkBits 0:13 - Size of RXD and TXD buffers in number of 32 \xe2\x80\xa60BcMaximum number of bytes to transferBj0x04 - Maximum number of bytes to transferBnBits 0:9 - Maximum number of bytes to transfer02100CkDescription cluster[n]: Maximum number of bytes to transferCm0x04 - Description cluster[n]: Maximum number of bytes to \xe2\x80\xa6BnBits 0:6 - Maximum number of bytes to transfer02100CnBits 0:7 - Maximum length of packet payload. If the packet \xe2\x80\xa60ChSize of the RAM buffer allocated to TXD and RXD data \xe2\x80\xa6Ck0x514 - Size of the RAM buffer allocated to TXD and RXD \xe2\x80\xa6CnBits 0:8 - Size of the RAM buffer allocated to TXD and RXD \xe2\x80\xa60BcMemory burst transfer configurationCkMaster clock divider. These bits are set and cleared by \xe2\x80\xa6AlMDMA Peripheral Clock Enable0Ai<code>111110100101</code>BbCommon memory x data bus Hi-Z timeAjCommon memory x setup timeAeNumber of microphonesCfShorthand for creating a duration which represents \xe2\x80\xa6000CbShorthand for creating a rate which represents \xe2\x80\xa60111111111100111111AiIP minor revision number.BbBits 0:31 - Number of cache misses0AfStatus Mode for Bank 1AfStatus Mode for Bank 2AkMode Fault interrupt enableCmModifies the contents of the register by reading and then \xe2\x80\xa60BfPerforms a read-modify-write operationAlMulti-master interrupt clearBc0x44 - Multi-master interrupt clearCgBit 0 - Clear-on-read multi-master contention interruptAiInterrupt status RegisterAgOperating mode RegisterAjNot Acknowledge flag clearBiNot acknowledge received interrupt enablefNAKSTS0CmNumber of slots in an audio frame. These bits are set and \xe2\x80\xa6oNumber of bytesAbCS Source for Port0DbCreates an empty <code>HashTable</code> using the given allocator.AiCreate a new linked list.0kNormal mode00Cgdrive output from peripheral signal selected by funcselCjdrive output enable from peripheral signal selected by \xe2\x80\xa6Amdon\xe2\x80\x99t invert the peri inputAldon\xe2\x80\x99t invert the interrupt3210AiNon-periodic TxFIFO emptyBhNominal Time segment before sample pointBgNominal Time segment after sample pointCiReturn the interrupt number associated with this variant.DeReturns the instance number <code>N</code> for a peripheral instance.0000000000000000000000000000000000000000000000AcOwn Address 2 masksCfOdd frame (request iso/interrupt transaction to be \xe2\x80\xa6jBits 12:13000AkOUT endpoint interrupt bitsAlOUT endpoints interrupt maskAfOUT endpoint interruptlField offset00000000CfReturns a reference to the oldest value in the buffer.AlOne sample bit method enableAfHigh-speed mode enableCiBits 0:7 - Opcode that enters the 32-bit addressing mode.0lSend opcode.BhBits 0:7 - Opcode of Custom instruction.0CjDMA2D output PFC (pixel format converter) control registerBcFLASH option clear control registerBnOne-Step Timestamp Egress Asymmetry CorrectionBoOne-Step Timestamp Ingress Asymmetry CorrectionBnOUT token received when endpoint disabled maskAbOTG interrupt maskmOTG interruptAnGPIO port output type registerBbClear individual bits in GPIO portBj0x50c - Clear individual bits in GPIO portnOutput pointerAf0x510 - Output pointerAjBits 0:31 - Output pointer0AaPin set as output0000000000000000000000000000000AnConfigure pin as an output pinn<code>C</code>B`Set individual bits in GPIO portBh0x508 - Set individual bits in GPIO portmOversample 2xmOversample 4xmOversample 8xCkBit 23 - Indicates if any masked-off MSBs in ACCUM0 are \xe2\x80\xa60CkBit 24 - Indicates if any masked-off MSBs in ACCUM1 are \xe2\x80\xa60AhOverrun interrupt enableBnData buffer overrun/underrun interrupt enable.oOverrun DisableCjBit 1 - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt for OVRFLW event0CkBit 1 - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt for OVRFLW event0ChBit 1 - Enable or disable event routing for OVRFLW event0ClBit 1 - Write \xe2\x80\x981\xe2\x80\x99 to enable event routing for OVRFLW \xe2\x80\xa60CmBit 1 - Write \xe2\x80\x981\xe2\x80\x99 to disable event routing for OVRFLW \xe2\x80\xa60Bcgroup regular overrun configurationCnOverrun / underrun. This bit is read only. The overrun and \xe2\x80\xa6AdBit 1 - Parity error0AaBits 1:3 - Parity01100C`Bit 0 - Indicates if parity expected in RX frame0AoParity is expected in RX framesCaBit 0 - Indicates if parity is added to the frame0AlParity is added to TX framesCkParse a proc-macro2 token stream into the chosen syntax \xe2\x80\xa60DjMake a parser that is usable with <code>parse_macro_input!</code> in a \xe2\x80\xa6CjBits 4:15 - Number of processor within family: 0xC60 = \xe2\x80\xa6CnBits 4:11 - set to 0xaa any other value enables the output \xe2\x80\xa60CnBits 16:31 - Set to 0x9696 to apply the settings Any other \xe2\x80\xa6000iPB(6) Fm+AdPB(7) Fast Mode PlusAdPB(8) Fast Mode PlusiPB(9) Fm+BgPeripheral burst transfer configurationAdPixel clock polarityAbPDM delay registerAfPEC Error in receptionAlClears the Parity error flagAmParity error interrupt enableAmper_ck clock source selectionAjPeripheral flow controllerBfBank 1 programming sequence error flagCnBit 7 - Advance the phase of the counter by 1 count, while \xe2\x80\xa60CmBit 6 - Retard the phase of the counter by 1 count, while \xe2\x80\xa60CkBit 27 - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt for PHYEND event0CjBit 27 - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt for PHYEND \xe2\x80\xa60BmFull-speed internal serial transceiver enableB`Peripheral increment offset sizelPacket count00AePLL1 clock ready flagAjPLL1 input frequency rangeBeDIVMx and PLLs clock source selectionBcPower-fail comparator configurationBk0x510 - Power-fail comparator configurationCmRemoves and returns the last key-value pair from a map if \xe2\x80\xa6ChRemoves and returns the last value from a set if the \xe2\x80\xa6AoFlexible PPS Output Mode EnableCiBit 12 - Page size for commands PP, PP2O, PP4O and PP4IO.0BdPreamble Length for Transmit PacketsCbBits 30:31 - Priority of system handler 11, SVCall0CbBits 22:23 - Priority of system handler 14, PendSV0CcBits 30:31 - Priority of system handler 15, SysTick0CmProtocol configuration. These bits are set and cleared by \xe2\x80\xa6AkDM pull-up detection statusAjPeriodic TxFIFO empty masknPull-up to VDD0nPull up on pinjPower DownjPower down0CgPower saving configuration bit This bit can only be \xe2\x80\xa6jBurst readCmBit 5 - This bit is set to 1 when DW_apb_i2c is acting as \xe2\x80\xa6AeStart of Receive ListBaBank 1 read protection error flagAhBank 1 secure error flagCmReady (PSSI_RDY) polarity This bit indicates the level on \xe2\x80\xa6BiDual data line SPI. READ2O (opcode 0x3B).BiQuad data line SPI. READ4O (opcode 0x6B).CmBits 0:2 - Configure number of data lines and opcode used \xe2\x80\xa60CnLogs the reason for the last reset. Both bits are zero for \xe2\x80\xa6Cl0x08 - Logs the reason for the last reset. Both bits are \xe2\x80\xa6CgReturns a reference to the most recently written value.CeBits 0:5 - Divides the PLL input reference clock. \xe2\x80\xa60AjBit 12 - Reference control0BmReference source select for single-ended modeCe0x508 - Reference source select for single-ended modeAkBits 0:2 - Reference select0A`Reference selectAh0x508 - Reference selectAkBits 0:3 - Reference select0AcCluster UnspecifiedCiBits 0:3 - Indicates the MPU region referenced by the \xe2\x80\xa60ClBits 0:3 - On writes, specifies the number of the region \xe2\x80\xa60BoValue to request a reload of the watchdog timerClBits 0:23 - Value to load into the SysTick Current Value \xe2\x80\xa60AbNBYTES reload modeAdCounter reload valueCnRemoves a key from the map, returning the value at the key \xe2\x80\xa6CkRemoves a value from the set. Returns whether the value wasCkTakes the value out of the entry, and returns it. Keeps \xe2\x80\xa60CjTakes the value out of the entry, and returns it along \xe2\x80\xa6DiRemoves and returns the element at position <code>index</code> within \xe2\x80\xa6CdRemoves this entry from the map and yields its valueB`Same as <code>swap_remove</code>DhRemoves a value from the set. Returns <code>true</code> if the value \xe2\x80\xa67CbRemoves this entry from the map and yields its \xe2\x80\xa6EdRemoves a <code>char</code> from this <code>String</code> at a byte position and \xe2\x80\xa6CiRemove the key, value pair stored in the map for this \xe2\x80\xa6DkRemove the key-value pair equivalent to <code>key</code> and return its \xe2\x80\xa61DiRemove the value from the set, and return <code>true</code> if it was \xe2\x80\xa6ChCreate a stream which produces the same item repeatedly.fRESETSeBit 3000000DfResizes the Vec in-place so that len is equal to <code>new_len</code>.Be0x62c..0x638 - RESULT EasyDMA channelnCompare resultAf0x400 - Compare resultCkBit 0 - Result of last compare. Decision point SAMPLE task.210AnCluster RESULT EasyDMA channelBdResult of most recent ADC conversionBk0x04 - Result of most recent ADC conversioniBits 0:11CgBit 9 - Signals that a RESUME condition (K state or \xe2\x80\xa60ChD+ forced low, D- forced high (K state) for a timing \xe2\x80\xa6CkBit 12 - Device: Remote wakeup. Device can initiate its \xe2\x80\xa60ChBit 11 - Host: Device has initiated a remote resume. \xe2\x80\xa60CiRetains only the elements specified by the predicate. \xe2\x80\xa6CeRetains only the elements specified by the predicate.000000CnScan through each key-value pair in the map and keep those \xe2\x80\xa6CkScan through each value in the set and keep those where thekRevision IDAbReverse input dataCeBit 1 - Enable/disable read access watch in region[0]0BmBit 1 - Enable read access watch in region[0]0BnBit 1 - Disable read access watch in region[0]0CfBit 0 - Enable/disable write access watch in region[0]0BnBit 0 - Enable write access watch in region[0]0BoBit 0 - Disable write access watch in region[0]0CeBit 3 - Enable/disable read access watch in region[1]0BmBit 3 - Enable read access watch in region[1]0BnBit 3 - Disable read access watch in region[1]0CfBit 2 - Enable/disable write access watch in region[1]0BnBit 2 - Enable write access watch in region[1]0BoBit 2 - Disable write access watch in region[1]0CeBit 5 - Enable/disable read access watch in region[2]0BmBit 5 - Enable read access watch in region[2]0BnBit 5 - Disable read access watch in region[2]0CfBit 4 - Enable/disable write access watch in region[2]0BnBit 4 - Enable write access watch in region[2]0BoBit 4 - Disable write access watch in region[2]0CeBit 7 - Enable/disable read access watch in region[3]0BmBit 7 - Enable read access watch in region[3]0BnBit 7 - Disable read access watch in region[3]0CfBit 6 - Enable/disable write access watch in region[3]0BnBit 6 - Enable write access watch in region[3]0BoBit 6 - Disable write access watch in region[3]0CnBit 0 - nUARTRI modem masked interrupt status. Returns the \xe2\x80\xa6CkBit 0 - nUARTRI modem interrupt status. Returns the raw \xe2\x80\xa6AaReceive LPI EntryA`Receive LPI ExitAaReceive LPI StateBcRandom Number Generator block resetBaRNG kernel clock source selectionCgBit 0 - Gives the receive over run masked interrupt \xe2\x80\xa6ClBit 0 - Gives the raw interrupt state, prior to masking, \xe2\x80\xa6Df<code>Monotonic</code> implementation for RP2040\xe2\x80\x99s Timer peripheral.BfMAC MII Receive Protocol Engine StatusBbMTL Rx Queue Read Controller StateCmBits 16:20 - Round-robin sampling. 1 bit per channel. Set \xe2\x80\xa60CjReset after read enable This bit is set and cleared by \xe2\x80\xa6BaHSE division factor for RTC clockAjRTC clock source selectionCkKeep system D3 domain in Run mode regardless of the CPU \xe2\x80\xa6BkMTL Rx Queue Write Controller Active StatusAcI2C Read/Write DataBfRemote wakeup Packet Forwarding EnableAjRemote wakeup FIFO PointerCkRead wait stop This bit is written by firmware and auto \xe2\x80\xa6AgRemote wakeup signalingClRx-Missing Acknowledge In receive mode, RXACKE is set by \xe2\x80\xa6CkRx-Byte Received Interrupt Enable The RXBRIE bit is set \xe2\x80\xa6Ab8-bit receive dataClBit 0 - Receive DMA enable. If this bit is set to 1, DMA \xe2\x80\xa60ClBit 0 - Receive DMA Enable. If this bit is set to 1, DMA \xe2\x80\xa60BgReceive Data Register - half-word sizedAeReceive Data RegisterCjBit 2 - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt for RXDRDY event0CkBit 2 - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt for RXDRDY event01100CdBit 2 - Enable or disable interrupt for RXDRDY event0AlRXFIFO Full interrupt enableA`RxFIFO non-emptyBaRXFIFO threshold interrupt enableAgRX FIFO threshold levelAn0x1c - RX FIFO threshold levelBhBits 0:3 - State machine RX FIFO is fullAeRXNE interrupt enable0B`RX FIFO overflow interrupt clearBg0x3c - RX FIFO overflow interrupt clearCeBit 0 - Clear-on-read receive FIFO overflow interruptAdRxFIFO Packing LeVeLAlNumber of MTL Receive QueuesAnMTL Rx Queue Fill-Level StatuskSTerEO ModeBaRX FIFO underflow interrupt clearBh0x40 - RX FIFO underflow interrupt clearCfBit 0 - Clear-on-read receive FIFO underflow interruptBkBit 20 - Include or exclude S1 field in RAM0AmSAI1 Peripheral Clocks Enable0AmSAI2 Peripheral Clocks Enable0AmSAI3 Peripheral Clocks Enable0AmSAI4 Peripheral Clocks Enable0AcMotion sample valueAk0x50c - Motion sample valueAnBits 0:31 - Last motion sampleAj0x560..0x568 - UnspecifiedAcCluster UnspecifiedBbEnable saturation error interruptsCkD1 domain DStandby flag This bit is set by hardware and \xe2\x80\xa6CkD2 domain DStandby flag This bit is set by hardware and \xe2\x80\xa6BoSynchronization Block Detected Interrupt EnableCmShort Bit Period Error Interrupt Enable The SBPEIE bit is \xe2\x80\xa6AjVoltage scaler enable bit.0oData setup timenData hold timeCjSD I/O interrupt enable functions This bit can only be \xe2\x80\xa6CiSDIO interrupt received. Interrupt flag is cleared by \xe2\x80\xa6AmCC310 operates in secure modekSecure modeClWaits for either one of two differently-typed futures to \xe2\x80\xa6CfThis function will attempt to pull items from both \xe2\x80\xa6BdNFC-A SEL_RES auto-response settingsBl0x5a4 - NFC-A SEL_RES auto-response settingsCnSWO trace signal routed to pin. Remaining pins can be used \xe2\x80\xa6nAddress Enable0CnAlpha inverted. This bit inverts the alpha value. Once the \xe2\x80\xa600CnAlpha mode. These bits define which alpha channel value to \xe2\x80\xa6ClAlpha mode. These bits select the alpha channel value to \xe2\x80\xa6kAdd RequestnAccess RequestAdApplication WatchdogAhBreak x (x=1) generation0AjBreak x (x=1-2) generationnBack-Off LimitnBus_Off Status0AkPort x set bit y (y= 0..15)0kCycle CountAeCancellation FinishedBfCancellation Finished Interrupt EnablelCapture modeCiColor mode. These bits define the color format of the \xe2\x80\xa600AdCancellation RequestoCSR Clock RangeAlChannel A status informationCnCLUT size. These bits define the size of the CLUT used for \xe2\x80\xa60nCode selectionjCycle TimeBkCurrent target (only in double buffer mode)AoDMA Tx or Rx Arbitration SchemeAiDenominator ConfigurationnDeferral CheckCf31: 0]: Data length Number of data to be retrieved \xe2\x80\xa6kDuplex ModemDomain NumberA`Parity Error bit0jData valuemDisable RetryCjData size. These bits are set and cleared by software. \xe2\x80\xa6CnDead time. Dead time value in the AXI clock cycle inserted \xe2\x80\xa6AgDate tens in BCD format00AoDate units or day in BCD formatAhDate units in BCD format0kError Levelnchannel enableAaPeripheral enableBoStream enable / flag stream ready when read lowBlEnable. Enables the dead time functionality.CnEnable This bit enables the OCTOSPI. Note: The DMA request \xe2\x80\xa6fenableAjCOMP channel 1 enable bit.0CgTemperature sensor 1 enable bit This bit is set and \xe2\x80\xa6nChannel enablemError Passive0AgEarly Receive InterruptAhEarly Transmit InterruptnWarning Status0AbFixed Burst LengthjFIFO depthAhFraming error clear flagmFraming errornRx FIFO X FullnRx FIFO X SizekFIFO statusB`Bank 1 write forcing control bitBlDMA request generator channel enable/disableA`Guard time valuekGlobal TimeAfMAC Hash Table 32 BitsAgHour tens in BCD format00AhHour units in BCD format00A`Interrupt enablenJabber DisableAcJumbo Packet EnableBdgroup injected sequencer scan lengthmLoopback ModeC`Latency mode. This bit selects the Latency mode.CkLine offset used for the background image (expressed in \xe2\x80\xa6CnLine offset. Line offset used for the foreground expressed \xe2\x80\xa6CnLine offset. Line offset used for the output (expressed in \xe2\x80\xa6jLocal TimeCjLine watermark. These bits allow to configure the line \xe2\x80\xa6kWord length0CiMemory address. Address of the data used for the CLUT \xe2\x80\xa6CdMemory address. Address of the data used for the \xe2\x80\xa6CiMemory Address. Address of the data used for the CLUT \xe2\x80\xa61CkMemory Address. Address of the data used for the output \xe2\x80\xa6kMixed BursthMII BusyhMII DatalMaster StateAhMonth tens in BCD format0AiMonth units in BCD format0AhNumber of internal banksAmNumber of column address bitsAiNew data (buffers 0 - 31)AjNew data (buffers 32 - 63)AfNoise error clear flagA`Noise error flagCfNumber of lines. Number of lines of the area to be \xe2\x80\xa6AjNumber of row address bitsCmTrigger event overrun flag The flag is set when a trigger \xe2\x80\xa6nOperation ModeAlgeneral purpose option bits.BePort x configuration bits (y = 0..15)AfPhysical Layer AddressA`Parity Error bit0AgParity error clear flaglParity errorAaPeripheral enablelPixel FormatAiBank 1 program enable bitnPriority levelCnPixel per lines. Number of pixels per lines of the area to \xe2\x80\xa6AfChannel Priority levelAbPass All MulticastnAM/PM notation00nPriority ratioA`Promiscuous ModeAaPrescaler dividerA`Parity selectionmPreamble Type0jPause TimeAfBank 1 wait queue flagA`Register AddresskReceive AllAcRebuild INCRx BurstoReceiver enableoReceiver EnableAbRefresh error flagAaReceive InterruptAmWatchdog counter reload valueAeReceive Error PassiveAdRead/Write IndicatorAgControl of Transmit PinnSource AddressAaRAM start addressjSwap BytesBiSynchronous operating mode enable/disableoSerial ProtocolB`group regular sequencer rank 1-4B`group regular sequencer rank 5-9Bbgroup regular sequencer rank 10-14Bbgroup regular sequencer rank 15-16AmStart or Stop Receive CommandAaSub seconds valueA`Sub second value0BbStart or Stop Transmission CommandAiSecond tens in BCD format00AjSecond units in BCD format00AcSystem clock switchCkEngineering value of the T0 temperature for temperature \xe2\x80\xa6B`Transmission complete clear flagAeTransmission completeAoTransfer Complete (master mode)AfTransmission CompletedAbTransmitter enableAbTransmitter EnableAbTrigger generation000AbTransmit InterruptkTime MasteriTime MarkAeTransmission OccurredAaTrigger selection0nLoop Back modelUSART enableAaUpdate generation000000CkCounter direction change down to up In Encoder mode, UP \xe2\x80\xa6AkUnicast Pause Packet DetectBgVLAN Tag Identifier for Receive PacketsA`Watchdog DisableA`Write protectionmWatch TriggerAgYear tens in BCD formatAhYear units in BCD formatChBits 0:31 - Interrupt set-enable bits. Write: 0 = No \xe2\x80\xa60CgSFT Option Bit The SFTOPT bit is set and cleared by \xe2\x80\xa6AaSet global IN NAKAbSet global OUT NAKAfShift control registerAaShortcut registerAi0x200 - Shortcut register1010101010101010101010101010101010BbDMA request trigger input selectedCnA \xe2\x80\x9clatest only\xe2\x80\x9d value store with unlimited writers and \xe2\x80\xa6CeBit 15 - If SIGNED is set, the shifted and masked \xe2\x80\xa60000000A`<code>101</code>ClSlot enable. These bits are set and cleared by software. \xe2\x80\xa6CkSlot size This bits is set and cleared by software. The \xe2\x80\xa6AaPort sleep statusAlBit 10 - Slave output enable0Cn0x12c..0x144 - Cluster SM_IRQ%s, containing IRQ*_INTE, IRQ*\xe2\x80\xa6CnCluster Cluster SM_IRQ%s, containing IRQ*_INTE, IRQ*_INTF, \xe2\x80\xa6BcSMBus Device Default address enableAiSMBus Host address enableAdSend LPM transactionAdSynopsis ID RegisterAnSub-nanosecond Increment ValueChBit 9 - Host: Enable SOF generation (for full speed bus)0ClRead the last SOF (Start of Frame) frame number seen. In \xe2\x80\xa6Cj0x48 - Read the last SOF (Start of Frame) frame number \xe2\x80\xa6CiSet the SOF (Start of Frame) frame number in the host \xe2\x80\xa6Ck0x44 - Set the SOF (Start of Frame) frame number in the \xe2\x80\xa6AmSPI1 Peripheral Clocks Enable0AmSPI2 Peripheral Clocks Enable0AmSPI3 Peripheral Clocks Enable0AmSPI4 Peripheral Clocks Enable0AmSPI5 Peripheral Clocks Enable0AmSPI6 Peripheral Clocks Enable0CkCreates a splicing iterator that replaces the specified \xe2\x80\xa60kSRP-capableBnSession request/new session detected interruptAgSession request successCnSample shift By default, the OCTOSPI samples data 1/2 of a \xe2\x80\xa60AbBit 0 - SSI enable0jSSI EnableAa0x08 - SSI EnableBfControl register 0, SSPCR0 on page 3-4Bm0x00 - Control register 0, SSPCR0 on page 3-4BfControl register 1, SSPCR1 on page 3-5Bm0x04 - Control register 1, SSPCR1 on page 3-5BmInterrupt clear register, SSPICR on page 3-11Cd0x20 - Interrupt clear register, SSPICR on page 3-11CeMasked interrupt status register, SSPMIS on page 3-11Ck0x1c - Masked interrupt status register, SSPMIS on page \xe2\x80\xa6CbRaw interrupt status register, SSPRIS on page 3-10Ci0x18 - Raw interrupt status register, SSPRIS on page 3-10BiBit 31 - Oscillator is running and stable0BfSTALL response received interrupt maskCkDetermines whether the executor is able to spawn new tasks.00BhBit 0 - HFCLKSTART task triggered or notBhBit 0 - LFCLKSTART task triggered or notCcBit 16 - Active LFRC mode. This field is read only.0AlStatus from last transactionBd0x440 - Status from last transactionfStatusn0x400 - StatusnBit 0 - StatusAaResolution statusAi0x400 - Resolution statusCmBits 0:3 - The IRK that was used last time an address was \xe2\x80\xa6A`Status register.Ah0x604 - Status register.AiCrystal Oscillator StatusB`0x04 - Crystal Oscillator StatusAfRing Oscillator StatusAm0x18 - Ring Oscillator StatusCmSample and store one pair (Left + Right) of 16bit samples \xe2\x80\xa6gStereo.AiStop detection flag clearAoSTOP detection Interrupt enableAeAsynchronous streams.0DhReturns the <code>TokenStream</code> of tokens that are delimited in \xe2\x80\xa6BeA fixed capacity <code>String</code>.oString literal.mSample width.Ad0x18 - Sample width.AhBits 0:1 - Sample width.0AlGenerate software SYNC eventBbStop watch trigger input selectionAhchannel software triggerCmSynchronization enable. These bits are set and cleared by \xe2\x80\xa6AfSynchronization inputsBoRegister block for various chip control signalsfBit 180000AmTamper configuration registerAgTamper interrupt enableBlActivate timestamp on tamper detection eventClBits 8:31 - Bits [31:8] of the indicate the vector table \xe2\x80\xa60AfStart of Transmit ListAoTransfer Error Interrupt EnableAmTransfer Error interrupt flagAmExtended clock timeout enableBeMAC Transmit Packet Controller StatusBeBits 0:5 - VDOWN = (THDOWN+1)/64*VREF0CiBits 24:27 - DREQ/IRQ asserted when level &gt;= threshold0B`TI frame format error flag clearAlTIM1 peripheral clock enable0AkTIM peripheral clock enable00000000000AlTIM8 peripheral clock enable0CjRead from bits 63:32 of time always read timelr before \xe2\x80\xa6Cj0x08 - Read from bits 63:32 of time always read timelr \xe2\x80\xa6CjWrite to bits 63:32 of time always write timelw before \xe2\x80\xa6Cj0x00 - Write to bits 63:32 of time always write timelw \xe2\x80\xa6AkRead from bits 31:0 of timeBb0x0c - Read from bits 31:0 of timeCjWrite to bits 31:0 of time writes do not get copied to \xe2\x80\xa6Cn0x04 - Write to bits 31:0 of time writes do not get copied \xe2\x80\xa6oTimer/Counter 0CkPacing (X/Y) Fractional Timer The pacing timer produces \xe2\x80\xa6Cj0x420 - Pacing (X/Y) Fractional Timer The pacing timer \xe2\x80\xa6AfSelect Timer 0 as TREQ000oTimer/Counter 13Cj0x424 - Pacing (X/Y) Fractional Timer The pacing timer \xe2\x80\xa6AfSelect Timer 1 as TREQ000oTimer/Counter 26Cj0x428 - Pacing (X/Y) Fractional Timer The pacing timer \xe2\x80\xa6BaSelect Timer 2 as TREQ (Optional)000oTimer/Counter 39Cj0x42c - Pacing (X/Y) Fractional Timer The pacing timer \xe2\x80\xa6BaSelect Timer 3 as TREQ (Optional)000oTimer/Counter 4CnRate is controlled from local timer (use CC to control the \xe2\x80\xa6CkTimeout enable The TIMOUT bit controls the Timeout feature.BaTimers clocks prescaler selectionAbTransmit LPI EntryAaTransmit LPI ExitAbTransmit LPI StateBnConvert the Rate to an interger number of MHz.0BnConvert the Rate to an interger number of kHz.0eBit 00AbToggle pin output.BhToggle the value and return the old one.CmTask mode: Toggle pin from OUT[n]. Event mode: Generate IN\xe2\x80\xa6BoTotal Height (in units of horizontal scan line)BlTotal Width (in units of pixel clock period)BgMAC MII Transmit Protocol Engine StatusAkTrait this impl implements.AkEnable bufferable transfersBcMTL Tx Queue Read Controller StatusClConfigurable digital filter for trigger The TRGFLT value \xe2\x80\xa6AnExternal trigger output enableChTrigger enable and polarity The TRIGEN bits controls \xe2\x80\xa6AkTimestamp event active edgeAaTSERFC flag clearAdInitialize TimestampAjTimestamp Seconds OverflowBeOutput the internal reference voltageB`PPS Target Time Seconds RegisterA`Update TimestampBdMTL Tx Queue Write Controller StatusCmTx-Missing Acknowledge Error In transmission mode, TXACKE \xe2\x80\xa6BbBit 8 - TxAdd for device address 00BbBit 9 - TxAdd for device address 10BcBit 10 - TxAdd for device address 20BcBit 11 - TxAdd for device address 30BcBit 12 - TxAdd for device address 40BcBit 13 - TxAdd for device address 50BcBit 14 - TxAdd for device address 60BcBit 15 - TxAdd for device address 70CjFDCAN Tx Buffer Cancellation Finished Interrupt Enable \xe2\x80\xa6CnTx-Byte Request Interrupt Enable The TXBRIE bit is set and \xe2\x80\xa6CfFDCAN Tx Buffer Transmission Interrupt Enable RegisterAc8-bit transmit dataCmBit 1 - Transmit DMA enable. If this bit is set to 1, DMA \xe2\x80\xa60CmBit 1 - Transmit DMA Enable. If this bit is set to 1, DMA \xe2\x80\xa60BhTransmit Data Register - half-word sizedAfTransmit Data RegisterCjBit 7 - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt for TXDRDY event0CkBit 7 - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt for TXDRDY event01100CdBit 7 - Enable or disable interrupt for TXDRDY event0AfTransaction error maskAmTXFIFO empty interrupt enablefTXFNUMmTxFIFO numberBaTXFIFO threshold interrupt enableAgTX FIFO threshold levelAn0x18 - TX FIFO threshold levelBjBits 16:19 - State machine TX FIFO is fullB`TX FIFO overflow interrupt clearBg0x38 - TX FIFO overflow interrupt clearCfBit 0 - Clear-on-read transmit FIFO overflow interruptClBits 16:19 - TX FIFO overflow (i.e. write-on-full by the \xe2\x80\xa60AdTx Packet Count GoodAmNumber of MTL Transmit QueuesAmMTL Tx Queue Not Empty StatusAgTXTFIE interrupt enableAhControl Register, UARTCRAo0x30 - Control Register, UARTCRAeData Register, UARTDRAl0x00 - Data Register, UARTDRAcUART with EasyDMA 0AcUART with EasyDMA 1CmBit 0 - UART enable: 0 = UART is disabled. If the UART is \xe2\x80\xa60AeFlag Register, UARTFRAl0x18 - Flag Register, UARTFRCcBehavior of slave transmitter at underrun conditionCdDetection of underrun condition at slave transmitterhUIF copyA`ULPI Auto-resumeDgCreates a <code>Stream</code> from a seed and a closure returning a \xe2\x80\xa6BdRemoves the software lock on the DWT00AnEnables <code>interrupt</code>00BoClears <code>interrupt</code>\xe2\x80\x99s pending state00gUnused.n0x00 - Unused.DhConvert <code>proc_macro2::Span</code> to <code>proc_macro::Span</code>.CkBit 0 - Selects up mode or up-and-down mode for the counter0fUSBAEP0nUSB reset maskiUSB resetBlUSBOTG 1 and 2 kernel clock source selectionCjBit 0 - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt for VALRDY event0CkBit 0 - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt for VALRDY event0CkAn iterator visiting all values in arbitrary order. The \xe2\x80\xa6CeReturn an iterator over the values of the map, in \xe2\x80\xa6CcAn iterator visiting all values in arbitrary order.CdReturn an iterator over the values of the map slice.CkReturn an iterator over the values of the map, in their \xe2\x80\xa6kVBAT enableAjDevice VBUS discharge timeAbSet input at VDD/20AbVDD/4 as referenceAiInverting input selectionCmVOS Ready bit for VCORE voltage scaling output selection. \xe2\x80\xa6AmNon-inverting input selectionnVREFINT enableAlVREF peripheral clock enable0CfVoltage switch critical timing section completion. \xe2\x80\xa6BgVertical Synchronization display StatusoWait enable bit0ChWaveform shape polarity The WAVEPOL bit controls the \xe2\x80\xa6CjWrong clock configuration flag. This bit is read only. \xe2\x80\xa6CnWide bus mode enable bit This bit can only be written when \xe2\x80\xa6iBits 0:150CbFrame is transmitted between FRAMEDELAYMIN and \xe2\x80\xa6Chreset only by system reset, not reset by wakeup from \xe2\x80\xa6ClEnable Wakeup Pin WKUPn+1 Each bit is set and cleared by \xe2\x80\xa61BbBank 1 write protection error flagBaWrite protection for flash bank 1BaWrite protection for flash bank 2jBits 16:310AiWWDG1 reset scope controlAiWWDG2 reset scope controlAcX1 buffer full flagmTransfer size0CbTransfer size for non-isochronuous/interrupt pipesAhBase address of Y bufferAcY buffer empty flagAcSlope definition A0BgSlope of 1st piece wise linear functionCbArgument multiplied by 1/2, result multiplied by 2CbArgument multiplied by 1/4, result multiplied by 4CbArgument multiplied by 1/8, result multiplied by 8AcSlope definition A1BgSlope of 2nd piece wise linear functionAcSlope definition A2BgSlope of 3rd piece wise linear functionAcSlope definition A3BgSlope of 4th piece wise linear functionAcSlope definition A4BgSlope of 5th piece wise linear functionAcSlope definition A5BgSlope of 6th piece wise linear functionClWhen set, the controller initiates the transfer abort. - \xe2\x80\xa6DhField <code>ABORT</code> reader - When set, the controller initiates \xe2\x80\xa6DhField <code>ABORT</code> writer - When set, the controller initiates \xe2\x80\xa6CbWrite \xe2\x80\x981\xe2\x80\x99 to disable interrupt for ACCOF eventCaWrite \xe2\x80\x981\xe2\x80\x99 to enable interrupt for ACCOF eventDhField <code>ACCOF</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt \xe2\x80\xa6DkField <code>ACCOF</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt for \xe2\x80\xa6DhField <code>ACCOF</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt \xe2\x80\xa6DkField <code>ACCOF</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt for \xe2\x80\xa6BoACCREAD (r) register accessor: an alias for \xe2\x80\xa6ChConfigures \xe2\x80\x9cLess Than Threshold, Outside Range Not \xe2\x80\xa6CmConfigures \xe2\x80\x9cGreater Than Or Equal To Threshold, Outside \xe2\x80\xa6ChRange function disabled. Only the compare value 1 of \xe2\x80\xa6CiRange function enabled. Both compare values of ADC_CV \xe2\x80\xa6B`Asynchronous clock output enableAkConversion not in progress.AgConversion in progress.BgExternal channel selection from ADC_ETC0CfVREFSH = internal channel, for ADC self-test, hard \xe2\x80\xa60ClConversion Disabled. Hardware Triggers will not initiate \xe2\x80\xa60gADC_ETCCaEnable or disable reception on logical address 0.DdField <code>ADDR0</code> reader - Enable or disable reception on \xe2\x80\xa6DdField <code>ADDR0</code> writer - Enable or disable reception on \xe2\x80\xa6CaEnable or disable reception on logical address 1.DdField <code>ADDR1</code> reader - Enable or disable reception on \xe2\x80\xa6DdField <code>ADDR1</code> writer - Enable or disable reception on \xe2\x80\xa6CaEnable or disable reception on logical address 2.DdField <code>ADDR2</code> reader - Enable or disable reception on \xe2\x80\xa6DdField <code>ADDR2</code> writer - Enable or disable reception on \xe2\x80\xa6CaEnable or disable reception on logical address 3.DdField <code>ADDR3</code> reader - Enable or disable reception on \xe2\x80\xa6DdField <code>ADDR3</code> writer - Enable or disable reception on \xe2\x80\xa6CaEnable or disable reception on logical address 4.DdField <code>ADDR4</code> reader - Enable or disable reception on \xe2\x80\xa6DdField <code>ADDR4</code> writer - Enable or disable reception on \xe2\x80\xa6CaEnable or disable reception on logical address 5.DdField <code>ADDR5</code> reader - Enable or disable reception on \xe2\x80\xa6DdField <code>ADDR5</code> writer - Enable or disable reception on \xe2\x80\xa6CaEnable or disable reception on logical address 6.DdField <code>ADDR6</code> reader - Enable or disable reception on \xe2\x80\xa6DdField <code>ADDR6</code> writer - Enable or disable reception on \xe2\x80\xa6CaEnable or disable reception on logical address 7.DdField <code>ADDR7</code> reader - Enable or disable reception on \xe2\x80\xa6DdField <code>ADDR7</code> writer - Enable or disable reception on \xe2\x80\xa6AeAddress ConfigurationC`ADDRESS (rw) register accessor: an alias for \xe2\x80\xa600AkWUF active on address matchC`ADDRPTR (rw) register accessor: an alias for \xe2\x80\xa6AkNormal conversion selected.AoHigh speed conversion selected.BeADC hard block not in low power mode.BaADC hard block in low power mode.CmSample period (ADC clocks) = 2 if ADLSMP=0b Sample period \xe2\x80\xa6CmSample period (ADC clocks) = 4 if ADLSMP=0b Sample period \xe2\x80\xa6CmSample period (ADC clocks) = 6 if ADLSMP=0b Sample period \xe2\x80\xa6CmSample period (ADC clocks) = 8 if ADLSMP=0b Sample period \xe2\x80\xa6AiSoftware trigger selectedAiHardware trigger selectedCgAHB master interface Burst configuration These bits \xe2\x80\xa6AhAIPSTZ Control Registers0AfAlarm A output enabledAfAlarm B output enabledBm1: Alternate (left- or right-aligned) format.BcAlignment of sample within a frame.DeField <code>ALIGN</code> reader - Alignment of sample within a frame.DeField <code>ALIGN</code> writer - Alignment of sample within a frame.Ab1: Wake up allowedgEnabledhDisabledCmNACK received after sending the address (write \xe2\x80\x981\xe2\x80\x99 to \xe2\x80\xa60DeField <code>ANACK</code> reader - NACK received after sending the \xe2\x80\xa60DeField <code>ANACK</code> writer - NACK received after sending the \xe2\x80\xa60CmThis status bit indicates the state machine in ARB_CTL is \xe2\x80\xa6AaArctanh function.ChFlash A sample clock reference delay line delay cell \xe2\x80\xa6BaField <code>ARMED</code> reader -BaField <code>ARMED</code> writer -CkFlash A sample clock slave delay line delay cell number \xe2\x80\xa6AfLink Pointer Low (LPL)DiField <code>ATTRS</code> reader - The MPU Region Attribute field. Use \xe2\x80\xa6DiField <code>ATTRS</code> writer - The MPU Region Attribute field. Use \xe2\x80\xa6mAutomatic PCSAjNo asynchronous interrupt.CeAsynchronous wake up interrupt occurred in stop mode.ClFor certain devices (such as FPGA), it need some time to \xe2\x80\xa6CaField <code>A_INV</code> reader - Invert output ACaField <code>A_INV</code> writer - Invert output ACnThe device did not acknowledge its address. The device may \xe2\x80\xa60Amalternate function register 1AgRCC AHB1 Clock RegisterAgRCC AHB2 Clock RegisterAgRCC AHB3 Clock RegisterAgRCC AHB4 Clock RegisterCgA wrapper type that aligns its contents on a 4-Byte \xe2\x80\xa6AiAlarm sub second registerBlFuture for the <code>and_then</code> method.BlStream for the <code>and_then</code> method.AgRCC APB2 Clock RegisterAgRCC APB3 Clock RegisterAgRCC APB4 Clock RegisterCaAn FIFO waitqueue for use in shared bus usecases.Adauto-reload registernY-intercept B0Bmy-intercept of 1st piece wise linear functionnY-intercept B1Bmy-intercept of 2nd piece wise linear functionnY-intercept B2Bmy-intercept of 3rd piece wise linear functionnY-intercept B3Bmy-intercept of 4th piece wise linear functionnY-intercept B4Bmy-intercept of 5th piece wise linear functionnY-intercept B5Bmy-intercept of 6th piece wise linear functionDhField <code>BALEN</code> reader - Base address length in number of bytesDhField <code>BALEN</code> writer - Base address length in number of bytesC`Field <code>BASE0</code> reader - Base address 0C`Field <code>BASE0</code> writer - Base address 0C`Field <code>BASE1</code> reader - Base address 1C`Field <code>BASE1</code> writer - Base address 1DjField <code>BEMIS</code> reader - Break error masked interrupt status. \xe2\x80\xa6DkField <code>BERIS</code> reader - Break error interrupt status. Returns \xe2\x80\xa6C`BITMODE (rw) register accessor: an alias for \xe2\x80\xa60Aa12-bit resolutionAa14-bit resolutionDkField <code>BLEND</code> reader - Only present on INTERP0 on each core. \xe2\x80\xa6DkField <code>BLEND</code> writer - Only present on INTERP0 on each core. \xe2\x80\xa6Ao1: Tx Command execution blockedoBreak condition0CaField <code>BREAK</code> reader - Break condition0CaField <code>BREAK</code> writer - Break condition0ChFlash B sample clock reference delay line delay cell \xe2\x80\xa6CmBreak character is transmitted with length of 9 to 13 bit \xe2\x80\xa6CnBreak character is transmitted with length of 12 to 15 bit \xe2\x80\xa6CkFlash B sample clock slave delay line delay cell number \xe2\x80\xa6DkField <code>BSWAP</code> reader - Apply byte-swap transformation to DMA \xe2\x80\xa6000DkField <code>BSWAP</code> reader - Locally perform a byte reverse on the \xe2\x80\xa6DkField <code>BSWAP</code> writer - Apply byte-swap transformation to DMA \xe2\x80\xa6000DkField <code>BSWAP</code> writer - Locally perform a byte reverse on the \xe2\x80\xa6AaEnable burst modeCcField <code>BURST</code> reader - Enable burst modeCcField <code>BURST</code> writer - Enable burst modegBUSCTRLCdRegister block for busfabric control signals and \xe2\x80\xa6A`Bus Idle TimeoutCjField <code>BYTE0</code> reader - Byte 0 following opcode.BmField <code>BYTE0</code> reader - Data byte 0CjField <code>BYTE0</code> writer - Byte 0 following opcode.BmField <code>BYTE0</code> writer - Data byte 0CjField <code>BYTE1</code> reader - Byte 1 following byte 0.BmField <code>BYTE1</code> reader - Data byte 1CjField <code>BYTE1</code> writer - Byte 1 following byte 0.BmField <code>BYTE1</code> writer - Data byte 1BmField <code>BYTE2</code> reader - Data byte 2BmField <code>BYTE2</code> writer - Data byte 2BmField <code>BYTE3</code> reader - Data byte 3BmField <code>BYTE3</code> writer - Data byte 3BmField <code>BYTE4</code> reader - Data byte 4BmField <code>BYTE4</code> writer - Data byte 4BmField <code>BYTE5</code> reader - Data byte 5BmField <code>BYTE5</code> writer - Data byte 5BmField <code>BYTE6</code> reader - Data byte 6BmField <code>BYTE6</code> writer - Data byte 6BmField <code>BYTE7</code> reader - Data byte 7BmField <code>BYTE7</code> writer - Data byte 7DfField <code>BYTES</code> reader - Amount of bytes for the required \xe2\x80\xa6CaField <code>B_INV</code> reader - Invert output BCaField <code>B_INV</code> writer - Invert output BAoThe backend for the timer queue0Albreak and dead-time registerCiDMA2D background PFC (pixel format converter) control \xe2\x80\xa6Ad<code>[ ... ]</code>Ao<code>[</code>\xe2\x80\xa6<code>]</code>CeA byte string literal: <code>b&quot;foo&quot;</code>.BiInterrupt request disabled for STS[CFA0].BhInterrupt request enabled for STS[CFA0].BiInterrupt request disabled for STS[CFA1].BhInterrupt request enabled for STS[CFA1].BiInterrupt request disabled for STS[CFB0].BhInterrupt request enabled for STS[CFB0].BiInterrupt request disabled for STS[CFB1].BhInterrupt request enabled for STS[CFB1].C`CCACTRL (rw) register accessor: an alias for \xe2\x80\xa6l15 - CCM_AARCeDescription collection[n]: Capture/Compare register nBmDescription collection[n]: Compare register n1AfCounter compare valuesAnDCP channel 0 options register0B`DCP channel 0 semaphore register0AmDCP channel 0 status register0CjChannel 10 enable set register. Writing \xe2\x80\x980\xe2\x80\x99 has no \xe2\x80\xa6ClChannel 10 enable clear register. Writing \xe2\x80\x980\xe2\x80\x99 has no \xe2\x80\xa6CjChannel 11 enable set register. Writing \xe2\x80\x980\xe2\x80\x99 has no \xe2\x80\xa6ClChannel 11 enable clear register. Writing \xe2\x80\x980\xe2\x80\x99 has no \xe2\x80\xa6CjChannel 12 enable set register. Writing \xe2\x80\x980\xe2\x80\x99 has no \xe2\x80\xa6ClChannel 12 enable clear register. Writing \xe2\x80\x980\xe2\x80\x99 has no \xe2\x80\xa6CjChannel 13 enable set register. Writing \xe2\x80\x980\xe2\x80\x99 has no \xe2\x80\xa6ClChannel 13 enable clear register. Writing \xe2\x80\x980\xe2\x80\x99 has no \xe2\x80\xa6CjChannel 14 enable set register. Writing \xe2\x80\x980\xe2\x80\x99 has no \xe2\x80\xa6ClChannel 14 enable clear register. Writing \xe2\x80\x980\xe2\x80\x99 has no \xe2\x80\xa6CjChannel 15 enable set register. Writing \xe2\x80\x980\xe2\x80\x99 has no \xe2\x80\xa6ClChannel 15 enable clear register. Writing \xe2\x80\x980\xe2\x80\x99 has no \xe2\x80\xa6CjChannel 16 enable set register. Writing \xe2\x80\x980\xe2\x80\x99 has no \xe2\x80\xa6ClChannel 16 enable clear register. Writing \xe2\x80\x980\xe2\x80\x99 has no \xe2\x80\xa6CjChannel 17 enable set register. Writing \xe2\x80\x980\xe2\x80\x99 has no \xe2\x80\xa6ClChannel 17 enable clear register. Writing \xe2\x80\x980\xe2\x80\x99 has no \xe2\x80\xa6CjChannel 18 enable set register. Writing \xe2\x80\x980\xe2\x80\x99 has no \xe2\x80\xa6ClChannel 18 enable clear register. Writing \xe2\x80\x980\xe2\x80\x99 has no \xe2\x80\xa6CjChannel 19 enable set register. Writing \xe2\x80\x980\xe2\x80\x99 has no \xe2\x80\xa6ClChannel 19 enable clear register. Writing \xe2\x80\x980\xe2\x80\x99 has no \xe2\x80\xa6AnDCP channel 1 options register0B`DCP channel 1 semaphore register0AmDCP channel 1 status register0CjChannel 20 enable set register. Writing \xe2\x80\x980\xe2\x80\x99 has no \xe2\x80\xa6ClChannel 20 enable clear register. Writing \xe2\x80\x980\xe2\x80\x99 has no \xe2\x80\xa6CjChannel 21 enable set register. Writing \xe2\x80\x980\xe2\x80\x99 has no \xe2\x80\xa6ClChannel 21 enable clear register. Writing \xe2\x80\x980\xe2\x80\x99 has no \xe2\x80\xa6CjChannel 22 enable set register. Writing \xe2\x80\x980\xe2\x80\x99 has no \xe2\x80\xa6ClChannel 22 enable clear register. Writing \xe2\x80\x980\xe2\x80\x99 has no \xe2\x80\xa6CjChannel 23 enable set register. Writing \xe2\x80\x980\xe2\x80\x99 has no \xe2\x80\xa6ClChannel 23 enable clear register. Writing \xe2\x80\x980\xe2\x80\x99 has no \xe2\x80\xa6CjChannel 24 enable set register. Writing \xe2\x80\x980\xe2\x80\x99 has no \xe2\x80\xa6ClChannel 24 enable clear register. Writing \xe2\x80\x980\xe2\x80\x99 has no \xe2\x80\xa6CjChannel 25 enable set register. Writing \xe2\x80\x980\xe2\x80\x99 has no \xe2\x80\xa6ClChannel 25 enable clear register. Writing \xe2\x80\x980\xe2\x80\x99 has no \xe2\x80\xa6CjChannel 26 enable set register. Writing \xe2\x80\x980\xe2\x80\x99 has no \xe2\x80\xa6ClChannel 26 enable clear register. Writing \xe2\x80\x980\xe2\x80\x99 has no \xe2\x80\xa6CjChannel 27 enable set register. Writing \xe2\x80\x980\xe2\x80\x99 has no \xe2\x80\xa6ClChannel 27 enable clear register. Writing \xe2\x80\x980\xe2\x80\x99 has no \xe2\x80\xa6CjChannel 28 enable set register. Writing \xe2\x80\x980\xe2\x80\x99 has no \xe2\x80\xa6ClChannel 28 enable clear register. Writing \xe2\x80\x980\xe2\x80\x99 has no \xe2\x80\xa6CjChannel 29 enable set register. Writing \xe2\x80\x980\xe2\x80\x99 has no \xe2\x80\xa6ClChannel 29 enable clear register. Writing \xe2\x80\x980\xe2\x80\x99 has no \xe2\x80\xa6AnDCP channel 2 options register0B`DCP channel 2 semaphore register0AmDCP channel 2 status register0CjChannel 30 enable set register. Writing \xe2\x80\x980\xe2\x80\x99 has no \xe2\x80\xa6ClChannel 30 enable clear register. Writing \xe2\x80\x980\xe2\x80\x99 has no \xe2\x80\xa6CjChannel 31 enable set register. Writing \xe2\x80\x980\xe2\x80\x99 has no \xe2\x80\xa6ClChannel 31 enable clear register. Writing \xe2\x80\x980\xe2\x80\x99 has no \xe2\x80\xa6AnDCP channel 3 options register0B`DCP channel 3 semaphore register0AmDCP channel 3 status register0C`CHENCLR (rw) register accessor: an alias for \xe2\x80\xa6C`CHENSET (rw) register accessor: an alias for \xe2\x80\xa6CjCHIP_ID (r) register accessor: JEDEC JEP-106 compliant \xe2\x80\xa6CnTDM mode, transmit data pins are tri-stated when slots are \xe2\x80\xa6ClOutput mode, transmit data pins are never tri-stated and \xe2\x80\xa6DgField <code>CILEN</code> reader - Length of code indicator - long rangeDgField <code>CILEN</code> writer - Length of code indicator - long rangeAdCircular FIFO Enable0DkField <code>CLAMP</code> reader - Only present on INTERP1 on each core. \xe2\x80\xa6DkField <code>CLAMP</code> writer - Only present on INTERP1 on each core. \xe2\x80\xa6DfField <code>CLEAR</code> reader - For clearing the resus after the \xe2\x80\xa6DfField <code>CLEAR</code> writer - For clearing the resus after the \xe2\x80\xa6AfClock Control Register0CcThis bit must be set to zero for a normal operation000A`Gate UTMI Clocks000A`Gate Test Clocks000oClock Hold TimeAd8: <code>1000</code>000Ae12: <code>1100</code>gCLK_DIVAe10: <code>1010</code>000Aa0: <code>0</code>4Ad9: <code>1001</code>000Ae13: <code>1101</code>AcClock Source SelectAc6: <code>110</code>00043Ac7: <code>111</code>000Ae11: <code>1011</code>g1 cycleAeOne clock cycle delayh2 cyclesAfTwo clock cycles delayh3 cyclesCjEnables or disables WDOG support for 32-bit (otherwise \xe2\x80\xa6CeThe corresponding STS[CMPF] bit will not cause an \xe2\x80\xa6CkThe corresponding STS[CMPF] bit will cause an interrupt \xe2\x80\xa6BaHigh byte of the Watchdog CounterAg0: Connect input bufferBfCommand word for start of new transferBdCommand word for continuing transferAjDCP context buffer pointer0gCONTROLAa0: <code>0</code>0AnClock configuration is correctCeOn chip oscillator enable bit - this bit value is \xe2\x80\xa6Bn1: Deprecated enumerator - Select Counter modeBoCOUNTER (r) register accessor: an alias for \xe2\x80\xa61DeField <code>COUNT</code> reader - Count down timer: the remaining \xe2\x80\xa6BaField <code>COUNT</code> reader -BaField <code>COUNT</code> writer -Cj1: Last 16 bits in RX frame is CRC, CRC is checked and \xe2\x80\xa6Cj1: 16 bit CRC added to the frame based on all the data \xe2\x80\xa6C`CRCINIT (rw) register accessor: an alias for \xe2\x80\xa6CbWrite \xe2\x80\x981\xe2\x80\x99 to disable interrupt for CRCOK eventCaWrite \xe2\x80\x981\xe2\x80\x99 to enable interrupt for CRCOK eventDhField <code>CRCOK</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt \xe2\x80\xa6DkField <code>CRCOK</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt for \xe2\x80\xa6DhField <code>CRCOK</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt \xe2\x80\xa6DkField <code>CRCOK</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt for \xe2\x80\xa6C`CRCPOLY (rw) register accessor: an alias for \xe2\x80\xa6CbWrite \xe2\x80\x981\xe2\x80\x99 to disable interrupt for CROSS eventCaWrite \xe2\x80\x981\xe2\x80\x99 to enable interrupt for CROSS eventBkEnable or disable interrupt for CROSS event21DhField <code>CROSS</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt \xe2\x80\xa6DkField <code>CROSS</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt for \xe2\x80\xa6DkField <code>CROSS</code> reader - Enable or disable interrupt for CROSS \xe2\x80\xa621DhField <code>CROSS</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt \xe2\x80\xa6DkField <code>CROSS</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt for \xe2\x80\xa6DkField <code>CROSS</code> writer - Enable or disable interrupt for CROSS \xe2\x80\xa621AfADC Control and StatusCkControl and Status GENERAL CONSTRAINTS: Reference clock \xe2\x80\xa6BfA fixed capacity <code>CString</code>.CmCTR_ACC (rw) register accessor: Cache Access counter A 32 \xe2\x80\xa6CnCTR_HIT (rw) register accessor: Cache Hit counter A 32 bit \xe2\x80\xa6DjField <code>CTSEN</code> reader - CTS hardware flow control enable. If \xe2\x80\xa6DjField <code>CTSEN</code> writer - CTS hardware flow control enable. If \xe2\x80\xa6CaWrite \xe2\x80\x981\xe2\x80\x99 to disable interrupt for CTTO eventC`Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt for CTTO eventA`AES Counter Word0lAES Key Word0BiInterrupt request disabled for STS[CFX0].BhInterrupt request enabled for STS[CFX0].BiInterrupt request disabled for STS[CFX1].BhInterrupt request enabled for STS[CFX1].n1 RTCCLK cycleo2 RTCCLK cycleso4 RTCCLK cycleso8 RTCCLK cyclesAlcalibration factors registero<code>^=</code>Aocapture/compare enable register00Ajcapture/compare register 5DhAn MPSC channel for use in no-alloc systems. <code>N</code> sets the \xe2\x80\xa6C`A closure expression: <code>|a, b| a + b</code>.gcounterBkFuture for the <code>collect</code> method.A`Control registerAbcontrol register 10Abcontrol register 2AcPolynomial RegisterAnRCC CSI configuration registerC`RCC Domain 1 Kernel Clock Configuration RegisterC`RCC Domain 3 Kernel Clock Configuration RegisterAeDAC connected to VINPCmData Fix Enable - Controls the use of the first 8 address \xe2\x80\xa6Cn16: 256 us debounce time. Recommended for TSX-3225, FA-20H \xe2\x80\xa6AmEnable input debounce filtersCoField <code>DBFEN</code> reader - Enable input debounce filtersCoField <code>DBFEN</code> writer - Enable input debounce filtersAgDCP debug data register0AnGPT is disabled in debug mode.B`Master is disabled in debug modeBfLPSPI module is disabled in debug modeAmGPT is enabled in debug mode.AoMaster is enabled in debug modeBeLPSPI module is enabled in debug modeAjDouble switching disabled.AiDouble switching enabled.C`DCDCEN0 (rw) register accessor: an alias for \xe2\x80\xa6AiChannel Priority Register0000000000000000000l51 - DCP_VMI0C`DECODER (rw) register accessor: an alias for \xe2\x80\xa6gDECRYPTAi7: Default voltage: 1.8 VBk0: Channel map between 2400 MHZ .. 2500 MHzCm0: Default ramp-up time (tRXEN), compatible with firmware \xe2\x80\xa6Cj0: Default length. Effective length of LENGTH field in \xe2\x80\xa6Ci138412032: PDM_CLK = 32 MHz / 31 = 1.032 MHz. Nominal \xe2\x80\xa6Cb0: DETECT directly connected to PIN DETECT signalsDjField <code>DELAY</code> reader - in multiples of 256*xtal_period. The \xe2\x80\xa6DjField <code>DELAY</code> writer - in multiples of 256*xtal_period. The \xe2\x80\xa6AdChip Silicon Version0DgField <code>DIRTY</code> reader - Changes to 1 when any register is \xe2\x80\xa6AmDisable the charger detector.000Ca1: Block write and erase instructions to region nBf1: Block read instructions to region nBl0: Disable write access watch in this regionBk0: Disable read access watch in this region101010Bm0: Disable write access watch in this PREGIONBl0: Disable read access watch in this PREGION10Cc0: Disable endpoint IN 0 (no response to IN tokens)Cc0: Disable endpoint IN 1 (no response to IN tokens)Cc0: Disable endpoint IN 2 (no response to IN tokens)Cc0: Disable endpoint IN 3 (no response to IN tokens)Cc0: Disable endpoint IN 4 (no response to IN tokens)Cc0: Disable endpoint IN 5 (no response to IN tokens)Cc0: Disable endpoint IN 6 (no response to IN tokens)Cc0: Disable endpoint IN 7 (no response to IN tokens)Al0: Disable ISO IN endpoint 8Ce0: Disable endpoint OUT 0 (no response to OUT tokens)Ce0: Disable endpoint OUT 1 (no response to OUT tokens)Ce0: Disable endpoint OUT 2 (no response to OUT tokens)Ce0: Disable endpoint OUT 3 (no response to OUT tokens)Ce0: Disable endpoint OUT 4 (no response to OUT tokens)Ce0: Disable endpoint OUT 5 (no response to OUT tokens)Ce0: Disable endpoint OUT 6 (no response to OUT tokens)Ce0: Disable endpoint OUT 7 (no response to OUT tokens)Am0: Disable ISO OUT endpoint 8Ag0: Disable DPM feature.k0: No wait.Ad0: Do not send WREN.10Ak0: Long frame mode disabledAa2: disable output0Ao3358: <code>110100011110</code>Bh0: Don\xe2\x80\x99t Issue STOP after this commandBl0: Don\xe2\x80\x99t Issue RESTART before this commandBb0: ABORT operation not in progress3BhNo clock sent to DIVMx dividers and PLLshNo clockAhDisable the kernel clockBlRTCCLK / 1024 (32 Hz when RTCCLK = 32768 Hz)BlRTCCLK / 2048 (16 Hz when RTCCLK = 32768 Hz)BkRTCCLK / 4096 (8 Hz when RTCCLK = 32768 Hz)BkRTCCLK / 8192 (4 Hz when RTCCLK = 32768 Hz)Aj7: Divide by 128 (125 kHz)CnDIV_CSR (r) register accessor: Control and status register \xe2\x80\xa6DdField <code>DMACH</code> reader - DMA channel for Sniffer to observeDdField <code>DMACH</code> writer - DMA channel for Sniffer to observeAfDMA disabled (default)kDMA enabledCaDMARDLR (rw) register accessor: DMA RX data levelCaDMATDLR (rw) register accessor: DMA TX data levelDeField <code>DMA_R</code> reader - 0 - low priority, 1 - high priorityDeField <code>DMA_R</code> writer - 0 - low priority, 1 - high priorityDeField <code>DMA_W</code> reader - 0 - low priority, 1 - high priorityDeField <code>DMA_W</code> writer - 0 - low priority, 1 - high priorityCmNACK received after sending a data byte (write \xe2\x80\x981\xe2\x80\x99 to \xe2\x80\xa60BeNACK sent after receiving a data byteDhField <code>DNACK</code> reader - NACK received after sending a data \xe2\x80\xa60DgField <code>DNACK</code> reader - NACK sent after receiving a data byteDhField <code>DNACK</code> writer - NACK received after sending a data \xe2\x80\xa60DgField <code>DNACK</code> writer - NACK sent after receiving a data byteCaWrite \xe2\x80\x981\xe2\x80\x99 to disable interrupt for DONE eventC`Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt for DONE event10ClDORMANT (rw) register accessor: Crystal Oscillator pause \xe2\x80\xa6CiDORMANT (rw) register accessor: Ring Oscillator pause \xe2\x80\xa6CaWrite \xe2\x80\x981\xe2\x80\x99 to disable interrupt for DOWN eventC`Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt for DOWN event10AmFlexIO enabled in Doze modes.AnMaster is enabled in Doze modeBdLPSPI module is enabled in Doze modeAnFlexIO disabled in Doze modes.AoMaster is disabled in Doze modeBeLPSPI module is disabled in Doze modeClEnter/exit deep power-down mode (DPM) for external flash \xe2\x80\xa6DkField <code>DPMEN</code> reader - Enter/exit deep power-down mode (DPM) \xe2\x80\xa6DkField <code>DPMEN</code> writer - Enter/exit deep power-down mode (DPM) \xe2\x80\xa6AcSmart PMIC enabled.AbDumb PMIC enabled.AcDrive configurationoDrive strength.00000000CeField <code>DRIVE</code> reader - Drive configurationCaField <code>DRIVE</code> reader - Drive strength.00000000CeField <code>DRIVE</code> writer - Drive configurationCaField <code>DRIVE</code> writer - Drive strength.00000000CgDSI-PHY used as DSI byte lane clock source (usual case)DkField <code>DSMPD</code> reader - PLL DSM powerdown Nothing is achieved \xe2\x80\xa6DkField <code>DSMPD</code> writer - PLL DSM powerdown Nothing is achieved \xe2\x80\xa6C`DTOGGLE (rw) register accessor: an alias for \xe2\x80\xa6CkDual, combined interleaved mode + injected simultaneous \xe2\x80\xa6CkDual, combined regular simultaneous + alternate trigger \xe2\x80\xa6CbDual, combined regular simultaneous + injected \xe2\x80\xa6AmReturn type is not specified.Ad<code>default</code>CgDelay for at least the specified number of nanoseconds.BfDelay with up to nanosecond precision.10Bndual 12-bit left aligned data holding registerBodual 12-bit right-aligned data holding registerB`Device endpoint control registerBbDevice endpoint interrupt registerCaDevice IN endpoint common interrupt mask registerAmDMA/Interrupt enable register00BaChannel interrupt enable registerAhSystem bus mode register54CbDevice OUT endpoint common interrupt mask registerC`Device IN endpoint transmit FIFO status registerAaSNVS ECO RevisionBjShows the IP\xe2\x80\x99s ECO revision of the TRNG.DhField <code>EDCNT</code> reader - IEEE 802.15.4 energy detect loop countDhField <code>EDCNT</code> writer - IEEE 802.15.4 energy detect loop countCbWrite \xe2\x80\x981\xe2\x80\x99 to disable interrupt for EDEND eventCaWrite \xe2\x80\x981\xe2\x80\x99 to enable interrupt for EDEND eventDhField <code>EDEND</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt \xe2\x80\xa6DkField <code>EDEND</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt for \xe2\x80\xa6DhField <code>EDEND</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt \xe2\x80\xa6DkField <code>EDEND</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt for \xe2\x80\xa6hDisabledAeCapture falling edgesAdCapture rising edgesA`Capture any edge321032103210nEdge Compare AnEdge Compare BnEdge Compare XnEdge Counter AnEdge Counter BnEdge Counter XAbSTS0 never assertsBiSTS0 asserts on rising edges of XBAR_OUT0BjSTS0 asserts on falling edges of XBAR_OUT0CeSTS0 asserts on rising and falling edges of XBAR_OUT0AbSTS1 never assertsBiSTS1 asserts on rising edges of XBAR_OUT1BjSTS1 asserts on falling edges of XBAR_OUT1CeSTS1 asserts on rising and falling edges of XBAR_OUT1AbSTS2 never assertsBiSTS2 asserts on rising edges of XBAR_OUT2BjSTS2 asserts on falling edges of XBAR_OUT2CeSTS2 asserts on rising and falling edges of XBAR_OUT2AbSTS3 never assertsBiSTS3 asserts on rising edges of XBAR_OUT3BjSTS3 asserts on falling edges of XBAR_OUT3CeSTS3 asserts on rising and falling edges of XBAR_OUT3hDisabledAeCapture falling edgesAdCapture rising edgesA`Capture any edge3210DcField <code>EDLVL</code> reader - IEEE 802.15.4 energy detect levelDcField <code>EDLVL</code> writer - IEEE 802.15.4 energy detect levelCkEnable asynchronous DMA request in stop mode for channel 0.CkEnable asynchronous DMA request in stop mode for channel 1.CkEnable asynchronous DMA request in stop mode for channel 2.CkEnable asynchronous DMA request in stop mode for channel 3.CjEnable asynchronous DMA request in stop mode for channel 4CjEnable asynchronous DMA request in stop mode for channel 5CjEnable asynchronous DMA request in stop mode for channel 6CjEnable asynchronous DMA request in stop mode for channel 7CjEnable asynchronous DMA request in stop mode for channel 8CjEnable asynchronous DMA request in stop mode for channel 9Ai0: Energy above thresholdCgThe error signal for corresponding channel does not \xe2\x80\xa6CgThe assertion of the error signal for corresponding \xe2\x80\xa61010101010BjThe channel-to-channel linking is disabled0BiThe channel-to-channel linking is enabled0BaField <code>EMPTY</code> reader -BbForce input path of pad GPIO_AD_14BbForce input path of pad GPIO_AD_13BbForce input path of pad GPIO_AD_12BbForce input path of pad GPIO_AD_11BbForce input path of pad GPIO_AD_10BbForce input path of pad GPIO_AD_09BbForce input path of pad GPIO_AD_08BbForce input path of pad GPIO_AD_07BbForce input path of pad GPIO_AD_06BbForce input path of pad GPIO_AD_05BbForce input path of pad GPIO_AD_04BbForce input path of pad GPIO_AD_03BbForce input path of pad GPIO_AD_02BbForce input path of pad GPIO_AD_01BbForce input path of pad GPIO_AD_00BbForce input path of pad GPIO_SD_14BbForce input path of pad GPIO_SD_13BbForce input path of pad GPIO_SD_12BbForce input path of pad GPIO_SD_11BbForce input path of pad GPIO_SD_10BbForce input path of pad GPIO_SD_09BbForce input path of pad GPIO_SD_08BbForce input path of pad GPIO_SD_07BbForce input path of pad GPIO_SD_06BbForce input path of pad GPIO_SD_05BbForce input path of pad GPIO_SD_04BbForce input path of pad GPIO_SD_03BbForce input path of pad GPIO_SD_02BbForce input path of pad GPIO_SD_01BbForce input path of pad GPIO_SD_00AoForce input path of pad GPIO_13AoForce input path of pad GPIO_12AoForce input path of pad GPIO_11AoForce input path of pad GPIO_10AoForce input path of pad GPIO_09AoForce input path of pad GPIO_08AoForce input path of pad GPIO_07AoForce input path of pad GPIO_06AoForce input path of pad GPIO_05AoForce input path of pad GPIO_04AoForce input path of pad GPIO_03AoForce input path of pad GPIO_02AoForce input path of pad GPIO_01AoForce input path of pad GPIO_00BcForce input path of pad PMIC_ON_REQi0: EnableCf255: Enable CPU ITM and ETM functionality (default \xe2\x80\xa6Bk255: Enable CPU FPB unit (default behavior)A`1: Read: Enabled00000000000Ca1: Enable (use with rail-to-rail external source)Ci1: Enable use of external source instead of Xtal (SRC \xe2\x80\xa6222222222222i1: Enable00Ak1: Peripheral is powered on44444444444444444444444444444444444444444444Ab1: Enable shortcut000000000000000000222222222j1: Enabled0000000n4: Enable UART777777777777221o8: Enable UARTE888888888888888888888833255555555555m1: Enable SPI99n7: Enable SPIM::::::::::5Ac2: Enable SPI slave;;;;;;6m5: Enable TWI<<<<<<<<<<<<77n6: Enable TWIM==============888888:::::::n9: Enable TWIS>>>>>>>>>>>>9988;;;;;;>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>999;;;;;;;;;;;;;;;Bd0: Auto collision resolution enabled??????????????????o1: Enable SAADCA`1: Read: Enabled0000000000000000000000000000000000000000000>>>>>>>>>>>>>>>>>>>>>>Cm1: Burst mode is enabled. SAADC takes 2^OVERSAMPLE number \xe2\x80\xa611111111========111111111111??????1111111111111111=<1111i3: Enable222222i2: Enable333333?33Ah1: Enable RR[0] registerAh1: Enable RR[1] registerAh1: Enable RR[2] registerAh1: Enable RR[3] registerAh1: Enable RR[4] registerAh1: Enable RR[5] registerAh1: Enable RR[6] registerAh1: Enable RR[7] registeri1: Enable<<<<<<<<<<Ab1: Enable shortcut000000Ba1: Debounce input filters enabled;>>>>>>>>1111122222>>>>>>>>11111B`1: Comparator hysteresis enabled????????????????????????????????3333333333333333????????????2222222222223??????????????2222233333333??????333o1: Enable cacheAi1: Enable cache profilingAa1: Enable channel0000000000000000000000000000000Ah1: Read: channel enabled000000000000000000000000000000000000000000000000000000000000000A`1: Read: Enabled00000000000000000000000888888888888888888888888000000000000000000000000Bo1: Write access watch in this region is enabledBn1: Read access watch in this region is enabled101010C`1: Write access watch in this PREGION is enabledBo1: Read access watch in this PREGION is enabled10323232321010<444444Ae1: Reception enabled.Ah1: Transmission enabled.Cg1: Master clock generator running and MCK output on \xe2\x80\xa6???Al1: USB peripheral is enabled88888888888888888888888888888888888888888888888888?????i1: Enable000000000000000000000000Am1: Pull-up is connected to D+n1: Enable QSPI;;Al1: External flash is in DPM.3Cn1: K_PRTL has been locked until next power-on reset (POR). \xe2\x80\xa6Ao1: CRYPTOCELL subsystem enabledAi1: Master mode is enabledAi1: Master restart enabledBo1: slave issues STOP_DET intr only if addressedBn1: Controlled generation of TX_EMPTY interruptB`1: Hold bus when RX_FIFO is fullCh1: Enables programming of GENERAL_CALL or START_BYTE \xe2\x80\xa6Ao0: RX_UNDER interrupt is maskedAn0: RX_OVER interrupt is maskedAn0: RX_FULL interrupt is maskedAn0: TX_OVER interrupt is maskedAo0: TX_EMPTY interrupt is maskedAm0: RD_REQ interrupt is maskedAo0: TX_ABORT interrupt is maskedAn0: RX_DONE interrupt is maskedAo0: ACTIVITY interrupt is maskedAo0: STOP_DET interrupt is maskedB`0: START_DET interrupt is maskedAo0: GEN_CALL interrupt is maskedBb0: RESTART_DET interrupt is maskedAa1: I2C is enabledAn1: ABORT operation in progressCi1: Slave receiver generates NACK upon data reception onlyBc1: Receive FIFO DMA channel enabledBd1: Transmit FIFO DMA channel enabledBb1: Generate ACK for a General Calln1: I2C enabledAfDirect mode is enabledCmPrecharge RTC_TAMPx pins before sampling (enable internal \xe2\x80\xa6gENCRYPTkEnd AddressCbWrite \xe2\x80\x981\xe2\x80\x99 to disable interrupt for ENDRX eventCaWrite \xe2\x80\x981\xe2\x80\x99 to enable interrupt for ENDRX eventBkEnable or disable interrupt for ENDRX event2121210DhField <code>ENDRX</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt \xe2\x80\xa6DkField <code>ENDRX</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt for \xe2\x80\xa6DkField <code>ENDRX</code> reader - Enable or disable interrupt for ENDRX \xe2\x80\xa62121210DhField <code>ENDRX</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt \xe2\x80\xa6DkField <code>ENDRX</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt for \xe2\x80\xa6DkField <code>ENDRX</code> writer - Enable or disable interrupt for ENDRX \xe2\x80\xa62121210CbWrite \xe2\x80\x981\xe2\x80\x99 to disable interrupt for ENDTX eventCaWrite \xe2\x80\x981\xe2\x80\x99 to enable interrupt for ENDTX eventBkEnable or disable interrupt for ENDTX event21210DhField <code>ENDTX</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt \xe2\x80\xa6DkField <code>ENDTX</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt for \xe2\x80\xa6DkField <code>ENDTX</code> reader - Enable or disable interrupt for ENDTX \xe2\x80\xa621210DhField <code>ENDTX</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt \xe2\x80\xa6DkField <code>ENDTX</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt for \xe2\x80\xa6DkField <code>ENDTX</code> writer - Enable or disable interrupt for ENDTX \xe2\x80\xa621210CfGPT counter will retain its value when it is disabled.CdGPT counter value is reset to 0 when it is disabled.DjField <code>ENTER</code> reader - Duration needed by external flash to \xe2\x80\xa6DjField <code>ENTER</code> writer - Duration needed by external flash to \xe2\x80\xa6mEntropy DelayAhRead only: Entropy Valid0BhSame behavior as bit 0 of this register.0BnDescription cluster[n]: Enable channel group nCkThis register aliases the CSR_EN bits for all channels. \xe2\x80\xa6CnCaptured state of endpoint\xe2\x80\x99s EasyDMA registers. Write \xe2\x80\x98\xe2\x80\xa6DdField <code>EPIN0</code> reader - Captured state of endpoint\xe2\x80\x99s \xe2\x80\xa6DdField <code>EPIN0</code> writer - Captured state of endpoint\xe2\x80\x99s \xe2\x80\xa62CmAcknowledged data transfer on this IN endpoint. Write \xe2\x80\x981\xe2\x80\xa6DdField <code>EPIN1</code> reader - Captured state of endpoint\xe2\x80\x99s \xe2\x80\xa6DkField <code>EPIN1</code> reader - Acknowledged data transfer on this IN \xe2\x80\xa6DdField <code>EPIN1</code> writer - Captured state of endpoint\xe2\x80\x99s \xe2\x80\xa6DkField <code>EPIN1</code> writer - Acknowledged data transfer on this IN \xe2\x80\xa674DdField <code>EPIN2</code> reader - Captured state of endpoint\xe2\x80\x99s \xe2\x80\xa6DkField <code>EPIN2</code> reader - Acknowledged data transfer on this IN \xe2\x80\xa6DdField <code>EPIN2</code> writer - Captured state of endpoint\xe2\x80\x99s \xe2\x80\xa6DkField <code>EPIN2</code> writer - Acknowledged data transfer on this IN \xe2\x80\xa6;8DdField <code>EPIN3</code> reader - Captured state of endpoint\xe2\x80\x99s \xe2\x80\xa6DkField <code>EPIN3</code> reader - Acknowledged data transfer on this IN \xe2\x80\xa6DdField <code>EPIN3</code> writer - Captured state of endpoint\xe2\x80\x99s \xe2\x80\xa6DkField <code>EPIN3</code> writer - Acknowledged data transfer on this IN \xe2\x80\xa6?<DdField <code>EPIN4</code> reader - Captured state of endpoint\xe2\x80\x99s \xe2\x80\xa6DkField <code>EPIN4</code> reader - Acknowledged data transfer on this IN \xe2\x80\xa6DdField <code>EPIN4</code> writer - Captured state of endpoint\xe2\x80\x99s \xe2\x80\xa6DkField <code>EPIN4</code> writer - Acknowledged data transfer on this IN \xe2\x80\xa6CnCaptured state of endpoint\xe2\x80\x99s EasyDMA registers. Write \xe2\x80\x98\xe2\x80\xa6CmAcknowledged data transfer on this IN endpoint. Write \xe2\x80\x981\xe2\x80\xa6DdField <code>EPIN5</code> reader - Captured state of endpoint\xe2\x80\x99s \xe2\x80\xa6DkField <code>EPIN5</code> reader - Acknowledged data transfer on this IN \xe2\x80\xa6DdField <code>EPIN5</code> writer - Captured state of endpoint\xe2\x80\x99s \xe2\x80\xa6DkField <code>EPIN5</code> writer - Acknowledged data transfer on this IN \xe2\x80\xa654DdField <code>EPIN6</code> reader - Captured state of endpoint\xe2\x80\x99s \xe2\x80\xa6DkField <code>EPIN6</code> reader - Acknowledged data transfer on this IN \xe2\x80\xa6DdField <code>EPIN6</code> writer - Captured state of endpoint\xe2\x80\x99s \xe2\x80\xa6DkField <code>EPIN6</code> writer - Acknowledged data transfer on this IN \xe2\x80\xa698DdField <code>EPIN7</code> reader - Captured state of endpoint\xe2\x80\x99s \xe2\x80\xa6DkField <code>EPIN7</code> reader - Acknowledged data transfer on this IN \xe2\x80\xa6DdField <code>EPIN7</code> writer - Captured state of endpoint\xe2\x80\x99s \xe2\x80\xa6DkField <code>EPIN7</code> writer - Acknowledged data transfer on this IN \xe2\x80\xa6=DdField <code>EPIN8</code> reader - Captured state of endpoint\xe2\x80\x99s \xe2\x80\xa6DdField <code>EPIN8</code> writer - Captured state of endpoint\xe2\x80\x99s \xe2\x80\xa6C`EPOUTEN (rw) register accessor: an alias for \xe2\x80\xa6BoEPSTALL (w) register accessor: an alias for \xe2\x80\xa6CkThe DMA request signal for the corresponding channel is \xe2\x80\xa600000000000BiAn error in this channel has not occurredBeAn error in this channel has occurred1010101010CbWrite \xe2\x80\x981\xe2\x80\x99 to disable interrupt for ERROR eventCaWrite \xe2\x80\x981\xe2\x80\x99 to enable interrupt for ERROR event10BkEnable or disable interrupt for ERROR event2121021021021DhField <code>ERROR</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt \xe2\x80\xa6DkField <code>ERROR</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt for \xe2\x80\xa610DkField <code>ERROR</code> reader - Enable or disable interrupt for ERROR \xe2\x80\xa62121021021021DhField <code>ERROR</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt \xe2\x80\xa6DkField <code>ERROR</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt for \xe2\x80\xa610DkField <code>ERROR</code> writer - Enable or disable interrupt for ERROR \xe2\x80\xa62121021021021CbDescription collection[n]: Encryption root, word nAn0: LENGTH does not contain CRCj0: Exclude0000000000000000000000000000000CdExclusive monitor response select of illegal commandl23 - EXTI9_5Aievent generation register0BlFuture for the <code>err_into</code> method.BlStream for the <code>err_into</code> method.CiA <code>let</code> guard: <code>let Some(x) = opt</code>.EbA literal in place of an expression: <code>1</code>, <code>&quot;foo&quot;</code>.BeA try-expression: <code>expr?</code>.Cmthe falling edge is the active edge used for counting. If \xe2\x80\xa6kFast AccessCmManual fault clearing. PWM outputs disabled by this fault \xe2\x80\xa6CjAutomatic fault clearing. PWM outputs disabled by this \xe2\x80\xa6CkFC0_SRC (rw) register accessor: Clock sent to frequency \xe2\x80\xa6AkFIFO combine mode disabled.0CjFIFO combine mode enabled on FIFO reads (from transmit \xe2\x80\xa6CjFIFO combine mode enabled on FIFO writes (from receive \xe2\x80\xa6CgFIFO combine mode enabled on FIFO writes (by software).CfFIFO combine mode enabled on FIFO reads (by software).32CnOn FIFO error, the SAI will continue from the start of the \xe2\x80\xa60CkOn FIFO error, the SAI will continue from the same word \xe2\x80\xa60AhFault Control 2 Register0ClRead only: Frequency Count Valid. Indicates that a valid \xe2\x80\xa6AlFeature Specification Number0AlModule Identification NumberAmFeature Identification Number2DdField <code>FEMIS</code> reader - Framing error masked interrupt \xe2\x80\xa6DeField <code>FERIS</code> reader - Framing error interrupt status. \xe2\x80\xa6AkNo fault on the FAULTx pin.AhFault on the FAULTx pin.CkPWM outputs are not re-enabled at the start of a full cycleCgPWM outputs are re-enabled at the start of a full cycleCiPWM outputs are not re-enabled at the start of a half \xe2\x80\xa6CkPWM outputs are re-enabled at the start of a half cycle \xe2\x80\xa6CmFIFO_RD (r) register accessor: Read access to this core\xe2\x80\x99\xe2\x80\xa6CgFIFO_ST (rw) register accessor: Status register for \xe2\x80\xa6CnFIFO_WR (w) register accessor: Write access to this core\xe2\x80\x99\xe2\x80\xa6CkDigital filter enabled and filtering capability up to 1 \xe2\x80\xa6CkDigital filter enabled and filtering capability up to 2 \xe2\x80\xa6CkDigital filter enabled and filtering capability up to 3 \xe2\x80\xa6CkDigital filter enabled and filtering capability up to 4 \xe2\x80\xa6CkDigital filter enabled and filtering capability up to 5 \xe2\x80\xa6CkDigital filter enabled and filtering capability up to 6 \xe2\x80\xa6CkDigital filter enabled and filtering capability up to 7 \xe2\x80\xa6CkDigital filter enabled and filtering capability up to 8 \xe2\x80\xa6CkDigital filter enabled and filtering capability up to 9 \xe2\x80\xa6AaGlitch Filter SCL0AaGlitch Filter SDA0mFlash variantBoField <code>FLASH</code> reader - Flash variantl68 - FLEXIO10l27 - FLEXRAM0gFLEXRAMl26 - FLEXSPI0gFlexSPIAhFlash Control Register 10AhFlash Control Register 20AhFlash Control Register 40DfField <code>FLUSH</code> reader - Write 1 to flush the cache. This \xe2\x80\xa6DfField <code>FLUSH</code> writer - Write 1 to flush the cache. This \xe2\x80\xa6BaField <code>FORCE</code> reader -BbCDR formatted for 8-bit resolutionAhFIFO packing is disabled0Am8-bit FIFO packing is enabled0An16-bit FIFO packing is enabled0BaFractional Delay Circuit Power UpAd0x55 frame detectionAd0x7F frame detectionjFrame SizeBlInitialization from a FORCE_OUT is disabled.BkInitialization from a FORCE_OUT is enabled.ClFRCE_ON (rw) register accessor: Force block out of reset \xe2\x80\xa6oUSB Frame Index0kFrame IndexAoFrequency Counter Maximum LimitAmFrequency Count Minimum LimitCkNormal mode. PWM outputs disabled by this fault are not \xe2\x80\xa6CiSafe mode. PWM outputs disabled by this fault are not \xe2\x80\xa6hNo faultAgCause a simulated faultCiDMA2D foreground PFC (pixel format converter) control \xe2\x80\xa6BlStream for the <code>flat_map</code> method.BkFuture for the <code>flatten</code> method.BkStream for the <code>flatten</code> method.BlFuture for the <code>for_each</code> method.CaA for loop: <code>for pat in expr { ... }</code>.f4: 1/2f3: 1/3f2: 1/4f1: 1/5f0: 1/6ClLeft output gain adjustment, in 0.5 dB steps, around the \xe2\x80\xa6DiField <code>GAINL</code> reader - Left output gain adjustment, in 0.5 \xe2\x80\xa6DiField <code>GAINL</code> writer - Left output gain adjustment, in 0.5 \xe2\x80\xa6CmRight output gain adjustment, in 0.5 dB steps, around the \xe2\x80\xa6DjField <code>GAINR</code> reader - Right output gain adjustment, in 0.5 \xe2\x80\xa6DjField <code>GAINR</code> writer - Right output gain adjustment, in 0.5 \xe2\x80\xa6oGain selection:ChGPIO_IN (r) register accessor: Input value for GPIO pinsCbGPIO_OE (rw) register accessor: GPIO output enableBj41 - GPR (aka \xe2\x80\x9cGPC\xe2\x80\x9d) interrupt request0CjGeneral Purpose Timer Mode In one shot mode, the timer \xe2\x80\xa60Cl1: 1st half word (16-bit) used in channel 0..1; 2nd word \xe2\x80\xa6AjAHB configuration registerBcGeneral core configuration register0BhOTG general core configuration register.AcI2C access registerAgInterrupt mask registerAgCore interrupt registerAoCore LPM configuration registerAkControl and status registerAbInterrupt registernReset registerAjReceive FIFO size registerAjUSB configuration registerAeHAB JTAG Debug Enable000AgWrite access is allowedAkWrite access is not allowedBj128: Lower half for IN, upper half for OUTBmIndicates the privilege/user mode for the CSIBmIndicates the privilege/user mode for the DCPBnIndicates the privilege/user mode for the eDMABmIndicates the privilege/user mode for the PXPBmIndicates the privilege/user mode for the USBBfSNVS_HP Real Time Counter LSB Register0BfSNVS_HP Real Time Counter MSB Register0CnHP Time Alarm Enable When set, the time alarm interrupt is \xe2\x80\xa6BhHP Time Alarm, 32 least-significant bitsBgHP Time Alarm, most-significant 15 bitsAmSNVS_HP Version ID Register 10AmSNVS_HP Version ID Register 20CnDetermines whether the register value of the corresponding \xe2\x80\xa6iNo ActionCfSynchronize the HP Time Counter to the LP Time CounterjActive lowkActive highChA hardware service request for channel 10 is not presentCdA hardware service request for channel 10 is presentChA hardware service request for channel 11 is not presentCdA hardware service request for channel 11 is presentChA hardware service request for channel 12 is not presentCdA hardware service request for channel 12 is presentChA hardware service request for channel 13 is not presentCdA hardware service request for channel 13 is presentChA hardware service request for channel 14 is not presentCdA hardware service request for channel 14 is presentChA hardware service request for channel 15 is not presentCdA hardware service request for channel 15 is presentAnHost request input is pin HREQBcHost request input is input triggerBiDisables detection of HS-mode master codeBhEnables detection of HS-mode master codeAmRX Buffer Hardware Parameters0AmTX Buffer Hardware Parameters0CjA hash map implemented with quadratic probing and SIMD \xe2\x80\xa60EdA hash set implemented as a <code>HashMap</code> where the value is <code>()</code>.0BlPeriodic transmit FIFO/queue status registerAnRCC HSI configuration registerBc33: Select I2C0\xe2\x80\x99s RX FIFO as TREQ000Bc32: Select I2C0\xe2\x80\x99s TX FIFO as TREQ000l32 - I2C1_ERl31 - I2C1_EVBc35: Select I2C1\xe2\x80\x99s RX FIFO as TREQ000Bc34: Select I2C1\xe2\x80\x99s TX FIFO as TREQ000l34 - I2C2_ERl33 - I2C2_EVl73 - I2C3_ERl72 - I2C3_EVl96 - I2C4_ERl95 - I2C4_EVm158 - I2C5_ERm157 - I2C5_EVAjI2S Configuration RegisterCnic_en Status. This bit always reflects the value driven on \xe2\x80\xa6DcField <code>IC_EN</code> reader - ic_en Status. This bit always \xe2\x80\xa6AbIdle ConfigurationCf1: Always include S1 field in RAM independent of S1LENAf1: LENGTH includes CRCBi0: CRC calculation includes address fieldj1: Include0000000000000000000000000000000BnPWM_A and PWM_B form a complementary PWM pair.BmPWM_A and PWM_B outputs are independent PWMs.BoField <code>INPTR</code> reader - Input pointerBoField <code>INPTR</code> writer - Input pointerBbConnect or disconnect input bufferDdField <code>INPUT</code> reader - Connect or disconnect input bufferDdField <code>INPUT</code> writer - Connect or disconnect input buffercPinAbShifter N+1 OutputCjThe interrupt request for corresponding channel is clearedCiThe interrupt request for corresponding channel is active1010101010DgField <code>INTE0</code> reader - Set bit n to pass interrupts from \xe2\x80\xa6DgField <code>INTE0</code> writer - Set bit n to pass interrupts from \xe2\x80\xa6DgField <code>INTE1</code> reader - Set bit n to pass interrupts from \xe2\x80\xa6DgField <code>INTE1</code> writer - Set bit n to pass interrupts from \xe2\x80\xa6DiField <code>INTF0</code> reader - Write 1s to force the corresponding \xe2\x80\xa6DiField <code>INTF0</code> writer - Write 1s to force the corresponding \xe2\x80\xa6DiField <code>INTF1</code> reader - Write 1s to force the corresponding \xe2\x80\xa6DiField <code>INTF1</code> writer - Write 1s to force the corresponding \xe2\x80\xa6ChEnable an interrupt when major counter is half complete.DhField <code>INTS0</code> reader - Indicates active channel interrupt \xe2\x80\xa6DhField <code>INTS0</code> writer - Indicates active channel interrupt \xe2\x80\xa6DhField <code>INTS1</code> reader - Indicates active channel interrupt \xe2\x80\xa6DhField <code>INTS1</code> writer - Indicates active channel interrupt \xe2\x80\xa6BbLast measurement is not ready yet.000Ck0: A valid LCS is not yet retained in the CRYPTOCELL AO \xe2\x80\xa6nRead GPIO portgIO_QSPI0CgIP triggered Command Sequences Grant Timeout interrupt.AkIP RX FIFO Control Register0AkIP TX FIFO Control Register0CjField <code>IP_10</code> reader - Priority of interrupt 10CjField <code>IP_10</code> writer - Priority of interrupt 10CjField <code>IP_11</code> reader - Priority of interrupt 11CjField <code>IP_11</code> writer - Priority of interrupt 11CjField <code>IP_12</code> reader - Priority of interrupt 12CjField <code>IP_12</code> writer - Priority of interrupt 12CjField <code>IP_13</code> reader - Priority of interrupt 13CjField <code>IP_13</code> writer - Priority of interrupt 13CjField <code>IP_14</code> reader - Priority of interrupt 14CjField <code>IP_14</code> writer - Priority of interrupt 14CjField <code>IP_15</code> reader - Priority of interrupt 15CjField <code>IP_15</code> writer - Priority of interrupt 15CjField <code>IP_16</code> reader - Priority of interrupt 16CjField <code>IP_16</code> writer - Priority of interrupt 16CjField <code>IP_17</code> reader - Priority of interrupt 17CjField <code>IP_17</code> writer - Priority of interrupt 17CjField <code>IP_18</code> reader - Priority of interrupt 18CjField <code>IP_18</code> writer - Priority of interrupt 18CjField <code>IP_19</code> reader - Priority of interrupt 19CjField <code>IP_19</code> writer - Priority of interrupt 19CjField <code>IP_20</code> reader - Priority of interrupt 20CjField <code>IP_20</code> writer - Priority of interrupt 20CjField <code>IP_21</code> reader - Priority of interrupt 21CjField <code>IP_21</code> writer - Priority of interrupt 21CjField <code>IP_22</code> reader - Priority of interrupt 22CjField <code>IP_22</code> writer - Priority of interrupt 22CjField <code>IP_23</code> reader - Priority of interrupt 23CjField <code>IP_23</code> writer - Priority of interrupt 23CjField <code>IP_24</code> reader - Priority of interrupt 24CjField <code>IP_24</code> writer - Priority of interrupt 24CjField <code>IP_25</code> reader - Priority of interrupt 25CjField <code>IP_25</code> writer - Priority of interrupt 25CjField <code>IP_26</code> reader - Priority of interrupt 26CjField <code>IP_26</code> writer - Priority of interrupt 26CjField <code>IP_27</code> reader - Priority of interrupt 27CjField <code>IP_27</code> writer - Priority of interrupt 27CjField <code>IP_28</code> reader - Priority of interrupt 28CjField <code>IP_28</code> writer - Priority of interrupt 28CjField <code>IP_29</code> reader - Priority of interrupt 29CjField <code>IP_29</code> writer - Priority of interrupt 29CjField <code>IP_30</code> reader - Priority of interrupt 30CjField <code>IP_30</code> writer - Priority of interrupt 30CjField <code>IP_31</code> reader - Priority of interrupt 31CjField <code>IP_31</code> writer - Priority of interrupt 31C`Description collection[n]: Identity Root, word nBjSequence Number for IP command: ISEQNUM+1.AfEnable ISO IN endpointChField <code>ISOIN</code> reader - Enable ISO IN endpointChField <code>ISOIN</code> writer - Enable ISO IN endpointn12 iterations.n16 iterations.n20 iterations.n24 iterations.n28 iterations.n32 iterations.n36 iterations.n40 iterations.n44 iterations.n48 iterations.n52 iterations.n56 iterations.n60 iterations.AkClock signal low when idle.0BkFuture for the <code>inspect</code> method.BkStream for the <code>inspect</code> method.AnRepresents an instant in time.CbThe type for instant, defining an instant in time.000000000EaA module or module declaration: <code>mod m</code> or <code>mod m { ... }</code>.D`A use declaration: <code>use alloc::collections::HashMap</code>.DdA mutable iterator over the entries of a <code>HashMap</code> in \xe2\x80\xa6DfA mutable iterator over the entries of a <code>HashTable</code> in \xe2\x80\xa6CbIterator over the contents of a <code>Deque</code>CmA mutable iterator over the items of a <code>IndexMap</code>.DfAn iterator over the items of a <code>LinearMap</code> that allows \xe2\x80\xa6BfAn iterator over the items of a queue.D`A mutable iterator over the entries of an <code>IndexMap</code>.DiAn iterator over mutably borrowed values of type <code>&amp;mut T</code>.AkNo key blob error detected.BnOne or more key blob errors has been detected.lDCP key data0BiOTFAD key blob processing done interrupt.Ah1: Criteria has been met0000000000000000000000000000000ClLIN break detect is disabled, normal break character can \xe2\x80\xa6CgLIN break detect is enabled. LIN break character is \xe2\x80\xa6Bd1: Use the latched LDETECT behaviourAjEvery 11 PWM opportunitiesAjEvery 12 PWM opportunitiesAjEvery 13 PWM opportunitiesAjEvery 14 PWM opportunitiesAjEvery 15 PWM opportunitiesAjEvery 16 PWM opportunitiesClBuffered registers of this submodule are loaded and take \xe2\x80\xa60Cl0: Sample on leading edge of clock, shift serial data on \xe2\x80\xa600DfField <code>LEVEL</code> reader - The number of conversion results \xe2\x80\xa6DfField <code>LFLEN</code> reader - Length on air of LENGTH field in \xe2\x80\xa6DfField <code>LFLEN</code> writer - Length on air of LENGTH field in \xe2\x80\xa6ChThe lock bit corresponding to the first slave. It is \xe2\x80\xa6CiThe lock bit corresponding to the second slave. It is \xe2\x80\xa6CaNormal operation - RXD and TXD use separate pins.CkLoop mode or single-wire mode where transmitter outputs \xe2\x80\xa6BmSNVS_LP Secure Monotonic Counter LSB Register0BmSNVS_LP Secure Monotonic Counter MSB Register0CfLP Time Alarm Enable When set, the SNVS functional \xe2\x80\xa6l20 - LPUART10fLPUARTm142 - LPUART1l21 - LPUART202l22 - LPUART303l23 - LPUART404ChCCM interrupt request 2 generated due to lock of all \xe2\x80\xa6l89 - LTDC_ERBaPIT Upper Lifetime Timer Register0BaPIT Lower Lifetime Timer Register0CkNo lock-the adjacent (next lower) bit can be written by \xe2\x80\xa600ClLock-the adjacent (next lower) bit can\xe2\x80\x99t be written by \xe2\x80\xa600111CkLock-the adjacent (next lower) bit cannot be written by \xe2\x80\xa611222111BmLock bit set by the TZ software for the LCDIF00333222BmLock bit set by the TZ software for the TPSMP0BnLock bit set by the TZ software for the TPSMP.555444ChA sealed trait representing a valid type to use as a \xe2\x80\xa6CkA boolean literal: <code>true</code> or <code>false</code>.BjA byte literal: <code>b&#39;f&#39;</code>.DaA nul-terminated C-string literal: <code>c&quot;foo&quot;</code>.BnA character literal: <code>&#39;a&#39;</code>.GgA literal character (<code>&#39;a&#39;</code>), string (<code>&quot;hello&quot;</code>), number (<code>2.3</code>), \xe2\x80\xa6FeA literal string (<code>&quot;hello&quot;</code>), byte string (<code>b&quot;hello&quot;</code>), \xe2\x80\xa6AgMA1F interrupt disabledAfMA1F interrupt enabledAgMA2F interrupt disabledAfMA2F interrupt enabledAaNormal operation.ClEnables automatic address matching or data matching mode \xe2\x80\xa610BlShows the IP\xe2\x80\x99s Major revision of the TRNG.AdPWM_A output normal.AdPWM_A output masked.AdPWM_B output normal.AdPWM_B output masked.AdPWM_X output normal.AdPWM_X output masked.DiField <code>MATCH</code> reader - Which of the addresses in {ADDRESS} \xe2\x80\xa6AnMaster clock generator enable.D`Field <code>MCKEN</code> reader - Master clock generator enable.D`Field <code>MCKEN</code> writer - Master clock generator enable.C`MCKFREQ (rw) register accessor: an alias for \xe2\x80\xa6BdWrite access (increment) is allowed.BhWrite access (increment) is not allowed.BcWrite access (increment) is allowedBgWrite access (increment) is not allowedC`PGC Mega Power Gating Controller Status Register0BeThe current target memory is Memory 0BeThe current target memory is Memory 1DeField <code>MFGID</code> reader - Default Manufacturer ID: Nordic \xe2\x80\xa6BlShows the IP\xe2\x80\x99s Minor revision of the TRNG.AaModulus function.BoField <code>MONTH</code> reader - Month (1..12)00BoField <code>MONTH</code> writer - Month (1..12)0CmMPU_RNR (rw) register accessor: Use the MPU Region Number \xe2\x80\xa6AhMaster Receive FIFO SizeDhField <code>MSTIM</code> reader - Multi-master contention interrupt maskDhField <code>MSTIM</code> writer - Multi-master contention interrupt maskDkField <code>MSTIR</code> reader - Multi-master contention raw interrupt \xe2\x80\xa6DgField <code>MSTIS</code> reader - Multi-master contention interrupt \xe2\x80\xa6AiMaster Transmit FIFO SizeCiField <code>MWMOD</code> reader - Microwire transfer modeCiField <code>MWMOD</code> writer - Microwire transfer modeAgAddress 0 high registerAfAddress 0 low registerAmInner VLAN inclusion registerAkLPI control status registerAhLPI entry timer registerAmLog message interval registerAkLPI timers control registerAkPMT control status registerAlPTP Offload control registerAmSub-second increment registerB`System time nanoseconds registerAlSystem time seconds registerAiTimestamp addend registerAjTimestamp control RegisterAiTimestamp status registerAhVLAN Hash table registerC`Future for the <code>map_into</code> combinator.o<code>-=</code>CaWrite \xe2\x80\x981\xe2\x80\x99 to disable interrupt for NCTS eventC`Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt for NCTS event10C`NFCPINS (rw) register accessor: an alias for \xe2\x80\xa6AaDebug turned off.AhDebug enabled (default).CcNo key blob error was detected for context \xe2\x80\x9cn\xe2\x80\x9d.000BhThe dataword was received without noise.BaThe data was received with noise.gNominal00000000000DkField <code>NOREF</code> reader - If reads as 1, the Reference clock is \xe2\x80\xa6hNo Stallk0: No stall0Ch0: EasyDMA registers have not been captured for this \xe2\x80\xa600000000000000000BoNo event, i.e. no synchronization nor detectionBa0: Comparator hysteresis disabledgNo maskBgWithout data packing, CDR/CDR2 not usedBoIf set, the TRNG registers cannot be programmedkNo pull-up.Bi0: Endpoint does not respond in that caseBj0: SoF symbol is not expected in RX framesAg0: SoF symbol not addediNo actionBe0: VBUS voltage below valid thresholdDeField <code>NRFFW</code> reader - Reserved for Nordic firmware designDeField <code>NRFFW</code> writer - Reserved for Nordic firmware designDeField <code>NRFHW</code> reader - Reserved for Nordic hardware designDeField <code>NRFHW</code> writer - Reserved for Nordic hardware designBfNon-secure access policy indicator bit00BfNon-Secure Access Policy indicator bit1DgField <code>NUDGE</code> reader - An edge on this signal shifts the \xe2\x80\xa6000000DgField <code>NUDGE</code> writer - An edge on this signal shifts the \xe2\x80\xa6000000AjNumber of downstream portsCmDummy <code>DelayNs</code> implementation that panics on use.CjAn empty syntax tree node that consumes no tokens when \xe2\x80\xa6DdField <code>OEMIS</code> reader - Overrun error masked interrupt \xe2\x80\xa6DeField <code>OERIS</code> reader - Overrun error interrupt status. \xe2\x80\xa6BnInternal frame sync is generated continuously.0CjInternal frame sync is generated when the FIFO warning \xe2\x80\xa60C`0: Full buffer dedicated to either iso IN or OUTCmThe ON_TIME field is used to configure the period of time \xe2\x80\xa6fOPCODEgOPCODE1iBit order00BkField <code>ORDER</code> reader - Bit order00BkField <code>ORDER</code> writer - Bit order00AaOscillator DivideBfSelect the source for the 24MHz clock.000gOTPKEY0gOTPKEY1gOTPKEY2gOTPKEY3CbReflects whether a hardware-based key must be usedgOTP_KEYBfGlobal OUT NAK (triggers an interrupt)Aa4: Oversample 16xAa5: Oversample 32xAa6: Oversample 64xDhField <code>OVERF</code> reader - Set if either OVERF0 or OVERF1 is set.0A`1: Overrun errorCfSlave clock delay line delay cell number selection \xe2\x80\xa6gOctoSPIAoGPIO port output speed registerBjThe peripheral receive buffer was overrun.000BoPACKAGE (r) register accessor: an alias for \xe2\x80\xa6BaDCP work packet 0 status register0BaDCP work packet 1 status register0BaDCP work packet 2 status register0BaDCP work packet 3 status register0BaDCP work packet 4 status register0BaDCP work packet 5 status register0BaDCP work packet 6 status register0gPARITYECfThe master only sends the 1st 7 bits of the 10 bit \xe2\x80\xa6BaField <code>PAUSE</code> reader -BaField <code>PAUSE</code> writer -BoPDUSTAT (r) register accessor: an alias for \xe2\x80\xa6DkField <code>PEMIS</code> reader - Parity error masked interrupt status. \xe2\x80\xa6CjThe RECALPF status flag is automatically set to 1 when \xe2\x80\xa6DdField <code>PERIS</code> reader - Parity error interrupt status. \xe2\x80\xa6Ch480MHz Clock (PLL3) Phase Fractional Divider Control \xe2\x80\xa60Ch528MHz Clock (PLL2) Phase Fractional Divider Control \xe2\x80\xa60DiField <code>PHASE</code> reader - This delays the enable signal by up \xe2\x80\xa6000000DiField <code>PHASE</code> writer - This delays the enable signal by up \xe2\x80\xa6000000AdI2S Philips standardCkField <code>PID_0</code> reader - The data pid of buffer 0.CkField <code>PID_0</code> writer - The data pid of buffer 0.CkField <code>PID_1</code> reader - The data pid of buffer 1.CkField <code>PID_1</code> writer - The data pid of buffer 1.ePin 00AcSet as output pin 0AbSet as input pin 0fPin 100000AdSet as output pin 10AcSet as input pin 10CcStatus on whether PIN10 has met criteria set in \xe2\x80\xa6BhField <code>PIN10</code> reader - Pin 100000CfField <code>PIN10</code> reader - Set as output pin 10CeField <code>PIN10</code> reader - Set as input pin 10DeField <code>PIN10</code> reader - Status on whether PIN10 has met \xe2\x80\xa6BhField <code>PIN10</code> writer - Pin 10000CfField <code>PIN10</code> writer - Set as output pin 10CeField <code>PIN10</code> writer - Set as input pin 10DeField <code>PIN10</code> writer - Status on whether PIN10 has met \xe2\x80\xa6fPin 110000AdSet as output pin 11AcSet as input pin 11CcStatus on whether PIN11 has met criteria set in \xe2\x80\xa6BhField <code>PIN11</code> reader - Pin 110000CfField <code>PIN11</code> reader - Set as output pin 11CeField <code>PIN11</code> reader - Set as input pin 11DeField <code>PIN11</code> reader - Status on whether PIN11 has met \xe2\x80\xa6BhField <code>PIN11</code> writer - Pin 11000CfField <code>PIN11</code> writer - Set as output pin 11CeField <code>PIN11</code> writer - Set as input pin 11DeField <code>PIN11</code> writer - Status on whether PIN11 has met \xe2\x80\xa6fPin 120000AdSet as output pin 12AcSet as input pin 12CcStatus on whether PIN12 has met criteria set in \xe2\x80\xa6BhField <code>PIN12</code> reader - Pin 120000CfField <code>PIN12</code> reader - Set as output pin 12CeField <code>PIN12</code> reader - Set as input pin 12DeField <code>PIN12</code> reader - Status on whether PIN12 has met \xe2\x80\xa6BhField <code>PIN12</code> writer - Pin 12000CfField <code>PIN12</code> writer - Set as output pin 12CeField <code>PIN12</code> writer - Set as input pin 12DeField <code>PIN12</code> writer - Status on whether PIN12 has met \xe2\x80\xa6fPin 130000AdSet as output pin 13AcSet as input pin 13CcStatus on whether PIN13 has met criteria set in \xe2\x80\xa6BhField <code>PIN13</code> reader - Pin 130000CfField <code>PIN13</code> reader - Set as output pin 13CeField <code>PIN13</code> reader - Set as input pin 13DeField <code>PIN13</code> reader - Status on whether PIN13 has met \xe2\x80\xa6BhField <code>PIN13</code> writer - Pin 13000CfField <code>PIN13</code> writer - Set as output pin 13CeField <code>PIN13</code> writer - Set as input pin 13DeField <code>PIN13</code> writer - Status on whether PIN13 has met \xe2\x80\xa6fPin 140000AdSet as output pin 14AcSet as input pin 14CcStatus on whether PIN14 has met criteria set in \xe2\x80\xa6BhField <code>PIN14</code> reader - Pin 140000CfField <code>PIN14</code> reader - Set as output pin 14CeField <code>PIN14</code> reader - Set as input pin 14DeField <code>PIN14</code> reader - Status on whether PIN14 has met \xe2\x80\xa6BhField <code>PIN14</code> writer - Pin 14000CfField <code>PIN14</code> writer - Set as output pin 14CeField <code>PIN14</code> writer - Set as input pin 14DeField <code>PIN14</code> writer - Status on whether PIN14 has met \xe2\x80\xa6fPin 150000AdSet as output pin 15AcSet as input pin 15CcStatus on whether PIN15 has met criteria set in \xe2\x80\xa6BhField <code>PIN15</code> reader - Pin 150000CfField <code>PIN15</code> reader - Set as output pin 15CeField <code>PIN15</code> reader - Set as input pin 15DeField <code>PIN15</code> reader - Status on whether PIN15 has met \xe2\x80\xa6BhField <code>PIN15</code> writer - Pin 15000CfField <code>PIN15</code> writer - Set as output pin 15CeField <code>PIN15</code> writer - Set as input pin 15DeField <code>PIN15</code> writer - Status on whether PIN15 has met \xe2\x80\xa6fPin 160000AdSet as output pin 16AcSet as input pin 16CcStatus on whether PIN16 has met criteria set in \xe2\x80\xa6BhField <code>PIN16</code> reader - Pin 160000CfField <code>PIN16</code> reader - Set as output pin 16CeField <code>PIN16</code> reader - Set as input pin 16DeField <code>PIN16</code> reader - Status on whether PIN16 has met \xe2\x80\xa6BhField <code>PIN16</code> writer - Pin 16000CfField <code>PIN16</code> writer - Set as output pin 16CeField <code>PIN16</code> writer - Set as input pin 16DeField <code>PIN16</code> writer - Status on whether PIN16 has met \xe2\x80\xa6fPin 170000AdSet as output pin 17AcSet as input pin 17CcStatus on whether PIN17 has met criteria set in \xe2\x80\xa6BhField <code>PIN17</code> reader - Pin 170000CfField <code>PIN17</code> reader - Set as output pin 17CeField <code>PIN17</code> reader - Set as input pin 17DeField <code>PIN17</code> reader - Status on whether PIN17 has met \xe2\x80\xa6BhField <code>PIN17</code> writer - Pin 17000CfField <code>PIN17</code> writer - Set as output pin 17CeField <code>PIN17</code> writer - Set as input pin 17DeField <code>PIN17</code> writer - Status on whether PIN17 has met \xe2\x80\xa6fPin 180000AdSet as output pin 18AcSet as input pin 18CcStatus on whether PIN18 has met criteria set in \xe2\x80\xa6BhField <code>PIN18</code> reader - Pin 180000CfField <code>PIN18</code> reader - Set as output pin 18CeField <code>PIN18</code> reader - Set as input pin 18DeField <code>PIN18</code> reader - Status on whether PIN18 has met \xe2\x80\xa6BhField <code>PIN18</code> writer - Pin 18000CfField <code>PIN18</code> writer - Set as output pin 18CeField <code>PIN18</code> writer - Set as input pin 18DeField <code>PIN18</code> writer - Status on whether PIN18 has met \xe2\x80\xa6fPin 190000AdSet as output pin 19AcSet as input pin 19CcStatus on whether PIN19 has met criteria set in \xe2\x80\xa6BhField <code>PIN19</code> reader - Pin 190000CfField <code>PIN19</code> reader - Set as output pin 19CeField <code>PIN19</code> reader - Set as input pin 19DeField <code>PIN19</code> reader - Status on whether PIN19 has met \xe2\x80\xa6BhField <code>PIN19</code> writer - Pin 19000CfField <code>PIN19</code> writer - Set as output pin 19CeField <code>PIN19</code> writer - Set as input pin 19DeField <code>PIN19</code> writer - Status on whether PIN19 has met \xe2\x80\xa6ePin 10AcSet as output pin 1AbSet as input pin 1fPin 200000AdSet as output pin 20AcSet as input pin 20CcStatus on whether PIN20 has met criteria set in \xe2\x80\xa6BhField <code>PIN20</code> reader - Pin 200000CfField <code>PIN20</code> reader - Set as output pin 20CeField <code>PIN20</code> reader - Set as input pin 20DeField <code>PIN20</code> reader - Status on whether PIN20 has met \xe2\x80\xa6BhField <code>PIN20</code> writer - Pin 20000CfField <code>PIN20</code> writer - Set as output pin 20CeField <code>PIN20</code> writer - Set as input pin 20DeField <code>PIN20</code> writer - Status on whether PIN20 has met \xe2\x80\xa6fPin 210000AdSet as output pin 21AcSet as input pin 21CcStatus on whether PIN21 has met criteria set in \xe2\x80\xa6BhField <code>PIN21</code> reader - Pin 210000CfField <code>PIN21</code> reader - Set as output pin 21CeField <code>PIN21</code> reader - Set as input pin 21DeField <code>PIN21</code> reader - Status on whether PIN21 has met \xe2\x80\xa6BhField <code>PIN21</code> writer - Pin 21000CfField <code>PIN21</code> writer - Set as output pin 21CeField <code>PIN21</code> writer - Set as input pin 21DeField <code>PIN21</code> writer - Status on whether PIN21 has met \xe2\x80\xa6fPin 220000AdSet as output pin 22AcSet as input pin 22CcStatus on whether PIN22 has met criteria set in \xe2\x80\xa6BhField <code>PIN22</code> reader - Pin 220000CfField <code>PIN22</code> reader - Set as output pin 22CeField <code>PIN22</code> reader - Set as input pin 22DeField <code>PIN22</code> reader - Status on whether PIN22 has met \xe2\x80\xa6BhField <code>PIN22</code> writer - Pin 22000CfField <code>PIN22</code> writer - Set as output pin 22CeField <code>PIN22</code> writer - Set as input pin 22DeField <code>PIN22</code> writer - Status on whether PIN22 has met \xe2\x80\xa6fPin 230000AdSet as output pin 23AcSet as input pin 23CcStatus on whether PIN23 has met criteria set in \xe2\x80\xa6BhField <code>PIN23</code> reader - Pin 230000CfField <code>PIN23</code> reader - Set as output pin 23CeField <code>PIN23</code> reader - Set as input pin 23DeField <code>PIN23</code> reader - Status on whether PIN23 has met \xe2\x80\xa6BhField <code>PIN23</code> writer - Pin 23000CfField <code>PIN23</code> writer - Set as output pin 23CeField <code>PIN23</code> writer - Set as input pin 23DeField <code>PIN23</code> writer - Status on whether PIN23 has met \xe2\x80\xa6fPin 240000AdSet as output pin 24AcSet as input pin 24CcStatus on whether PIN24 has met criteria set in \xe2\x80\xa6BhField <code>PIN24</code> reader - Pin 240000CfField <code>PIN24</code> reader - Set as output pin 24CeField <code>PIN24</code> reader - Set as input pin 24DeField <code>PIN24</code> reader - Status on whether PIN24 has met \xe2\x80\xa6BhField <code>PIN24</code> writer - Pin 24000CfField <code>PIN24</code> writer - Set as output pin 24CeField <code>PIN24</code> writer - Set as input pin 24DeField <code>PIN24</code> writer - Status on whether PIN24 has met \xe2\x80\xa6fPin 250000AdSet as output pin 25AcSet as input pin 25CcStatus on whether PIN25 has met criteria set in \xe2\x80\xa6BhField <code>PIN25</code> reader - Pin 250000CfField <code>PIN25</code> reader - Set as output pin 25CeField <code>PIN25</code> reader - Set as input pin 25DeField <code>PIN25</code> reader - Status on whether PIN25 has met \xe2\x80\xa6BhField <code>PIN25</code> writer - Pin 25000CfField <code>PIN25</code> writer - Set as output pin 25CeField <code>PIN25</code> writer - Set as input pin 25DeField <code>PIN25</code> writer - Status on whether PIN25 has met \xe2\x80\xa6fPin 260000AdSet as output pin 26AcSet as input pin 26CcStatus on whether PIN26 has met criteria set in \xe2\x80\xa6BhField <code>PIN26</code> reader - Pin 260000CfField <code>PIN26</code> reader - Set as output pin 26CeField <code>PIN26</code> reader - Set as input pin 26DeField <code>PIN26</code> reader - Status on whether PIN26 has met \xe2\x80\xa6BhField <code>PIN26</code> writer - Pin 26000CfField <code>PIN26</code> writer - Set as output pin 26CeField <code>PIN26</code> writer - Set as input pin 26DeField <code>PIN26</code> writer - Status on whether PIN26 has met \xe2\x80\xa6fPin 270000AdSet as output pin 27AcSet as input pin 27CcStatus on whether PIN27 has met criteria set in \xe2\x80\xa6BhField <code>PIN27</code> reader - Pin 270000CfField <code>PIN27</code> reader - Set as output pin 27CeField <code>PIN27</code> reader - Set as input pin 27DeField <code>PIN27</code> reader - Status on whether PIN27 has met \xe2\x80\xa6BhField <code>PIN27</code> writer - Pin 27000CfField <code>PIN27</code> writer - Set as output pin 27CeField <code>PIN27</code> writer - Set as input pin 27DeField <code>PIN27</code> writer - Status on whether PIN27 has met \xe2\x80\xa6fPin 280000AdSet as output pin 28AcSet as input pin 28CcStatus on whether PIN28 has met criteria set in \xe2\x80\xa6BhField <code>PIN28</code> reader - Pin 280000CfField <code>PIN28</code> reader - Set as output pin 28CeField <code>PIN28</code> reader - Set as input pin 28DeField <code>PIN28</code> reader - Status on whether PIN28 has met \xe2\x80\xa6BhField <code>PIN28</code> writer - Pin 28000CfField <code>PIN28</code> writer - Set as output pin 28CeField <code>PIN28</code> writer - Set as input pin 28DeField <code>PIN28</code> writer - Status on whether PIN28 has met \xe2\x80\xa6fPin 290000AdSet as output pin 29AcSet as input pin 29CcStatus on whether PIN29 has met criteria set in \xe2\x80\xa6BhField <code>PIN29</code> reader - Pin 290000CfField <code>PIN29</code> reader - Set as output pin 29CeField <code>PIN29</code> reader - Set as input pin 29DeField <code>PIN29</code> reader - Status on whether PIN29 has met \xe2\x80\xa6BhField <code>PIN29</code> writer - Pin 29000CfField <code>PIN29</code> writer - Set as output pin 29CeField <code>PIN29</code> writer - Set as input pin 29DeField <code>PIN29</code> writer - Status on whether PIN29 has met \xe2\x80\xa6ePin 20AcSet as output pin 2AbSet as input pin 2fPin 300000AdSet as output pin 30AcSet as input pin 30CcStatus on whether PIN30 has met criteria set in \xe2\x80\xa6BhField <code>PIN30</code> reader - Pin 300000CfField <code>PIN30</code> reader - Set as output pin 30CeField <code>PIN30</code> reader - Set as input pin 30DeField <code>PIN30</code> reader - Status on whether PIN30 has met \xe2\x80\xa6BhField <code>PIN30</code> writer - Pin 30000CfField <code>PIN30</code> writer - Set as output pin 30CeField <code>PIN30</code> writer - Set as input pin 30DeField <code>PIN30</code> writer - Status on whether PIN30 has met \xe2\x80\xa6fPin 310000AdSet as output pin 31AcSet as input pin 31CcStatus on whether PIN31 has met criteria set in \xe2\x80\xa6BhField <code>PIN31</code> reader - Pin 310000CfField <code>PIN31</code> reader - Set as output pin 31CeField <code>PIN31</code> reader - Set as input pin 31DeField <code>PIN31</code> reader - Status on whether PIN31 has met \xe2\x80\xa6BhField <code>PIN31</code> writer - Pin 31000CfField <code>PIN31</code> writer - Set as output pin 31CeField <code>PIN31</code> writer - Set as input pin 31DeField <code>PIN31</code> writer - Status on whether PIN31 has met \xe2\x80\xa6ePin 30AcSet as output pin 3AbSet as input pin 3ePin 40AcSet as output pin 4AbSet as input pin 4ePin 50AcSet as output pin 5AbSet as input pin 5ePin 60AcSet as output pin 6AbSet as input pin 6ePin 70AcSet as output pin 7AbSet as input pin 7ePin 80AcSet as output pin 8AbSet as input pin 8ePin 90AcSet as output pin 9AbSet as input pin 9C`PIN_CNF (rw) register accessor: an alias for \xe2\x80\xa6BaHP Periodic Interrupt is disabledB`HP Periodic Interrupt is enabledCiPeriodic Interrupt Frequency Defines frequency of the \xe2\x80\xa6AdPoker Maximum Limit.kPoker RangeBbAnalog System PLL Control Register0gPLL_SYS0gPLL_USB0hDisabledgEnabledAiPort Status &amp; Control0CaWrite \xe2\x80\x981\xe2\x80\x99 to disable interrupt for PORT eventC`Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt for PORT eventCnPeripheral power control. The peripheral and its registers \xe2\x80\xa6DcField <code>POWER</code> reader - Peripheral power control. The \xe2\x80\xa6DcField <code>POWER</code> writer - Peripheral power control. The \xe2\x80\xa6C`PREFIX0 (rw) register accessor: an alias for \xe2\x80\xa6C`PREFIX1 (rw) register accessor: an alias for \xe2\x80\xa6kUnspecifiednRegister blockgPresent0000000Af1: Read: error present000000000Ah1: Read: overrun occured11BaField <code>proc0</code> reader -000DeField <code>PROC0</code> reader - 0 - low priority, 1 - high priorityBaField <code>proc0</code> writer -00DeField <code>PROC0</code> writer - 0 - low priority, 1 - high priorityBaField <code>proc1</code> reader -000DeField <code>PROC1</code> reader - 0 - low priority, 1 - high priorityBaField <code>proc1</code> writer -00DeField <code>PROC1</code> writer - 0 - low priority, 1 - high priorityC`PSELDCX (rw) register accessor: an alias for \xe2\x80\xa6CcAnalog negative input, enables differential channelDdField <code>PSELN</code> reader - Analog negative input, enables \xe2\x80\xa6DdField <code>PSELN</code> writer - Analog negative input, enables \xe2\x80\xa6AmAnalog positive input channelCoField <code>PSELP</code> reader - Analog positive input channelCoField <code>PSELP</code> writer - Analog positive input channelgPull-uphPull-up.k1 - PVD_AVDAkUSB PHY Power-Down Register00000Cdpower down the zero cross detection function for \xe2\x80\xa6AdPWM_A Output EnableskPWM_A InputAdPWM_B Output EnableskPWM_B InputAdPWM_X Output EnableskPWM_X InputCkOTG1 Power Polarity This bit should be set according to \xe2\x80\xa6DkA path like <code>core::mem::replace</code> possibly containing generic \xe2\x80\xa6CnThe dots in a tuple or slice pattern: <code>[0, 1, ..]</code>.CaA type ascription pattern: <code>foo: f64</code>.CaA pattern that matches any value: <code>_</code>.o<code>::</code>BgPower and clock gating control registerCfFuture for the <code>Peekable::peek_mut</code> method.CjStructure wrapping a mutable reference to the greatest \xe2\x80\xa6BoFuture for the <code>pending()</code> function.BoStream for the <code>pending()</code> function.n<code>%</code>AoRCC PLLs Configuration RegisterBhRCC PLL1 Dividers Configuration RegisterBcFLASH protection address for bank 10CaAll exceptions with configurable priority are \xe2\x80\xa6m1/4 full FIFOi2: RampUpn0: Ratio of 64n1: Ratio of 80ChSelects the ratio between PDM_CLK and output sample rateAaMCK / LRCK ratio.DkField <code>RATIO</code> reader - Selects the ratio between PDM_CLK and \xe2\x80\xa6CcField <code>RATIO</code> reader - MCK / LRCK ratio.DkField <code>RATIO</code> writer - Selects the ratio between PDM_CLK and \xe2\x80\xa6CcField <code>RATIO</code> writer - MCK / LRCK ratio.ChDescription cluster[n]: Read access to region n detectedCnDescription cluster[n]: Read access to peripheral region n \xe2\x80\xa6AeDMA request disabled.AdDMA request enabled.CmReceive DMA Enable. This bit enables/disables the receive \xe2\x80\xa6CdField <code>RDMAE</code> reader - Receive DMA enableDbField <code>RDMAE</code> reader - Receive DMA Enable. This bit \xe2\x80\xa6CdField <code>RDMAE</code> writer - Receive DMA enableDbField <code>RDMAE</code> writer - Receive DMA Enable. This bit \xe2\x80\xa6Bm2: Dual data line SPI. READ2IO (opcode 0xBB).Bm4: Quad data line SPI. READ4IO (opcode 0xEB).CbWrite \xe2\x80\x981\xe2\x80\x99 to disable interrupt for READY eventCaWrite \xe2\x80\x981\xe2\x80\x99 to enable interrupt for READY eventBkEnable or disable interrupt for READY event212121021AeNVMC is ready or busyCnUSB device is ready for normal operation. Write \xe2\x80\x981\xe2\x80\x99 to \xe2\x80\xa643mReady status.3DhField <code>READY</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt \xe2\x80\xa6DkField <code>READY</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt for \xe2\x80\xa6DkField <code>READY</code> reader - Enable or disable interrupt for READY \xe2\x80\xa6212121021CgField <code>READY</code> reader - NVMC is ready or busyDdField <code>READY</code> reader - USB device is ready for normal \xe2\x80\xa643BoField <code>READY</code> reader - Ready status.3DjField <code>READY</code> reader - 1 if the ADC is ready to start a new \xe2\x80\xa6DiField <code>READY</code> reader - Reads as 0 when a calculation is in \xe2\x80\xa6DhField <code>READY</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt \xe2\x80\xa6DkField <code>READY</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt for \xe2\x80\xa6DkField <code>READY</code> writer - Enable or disable interrupt for READY \xe2\x80\xa6212121021DdField <code>READY</code> writer - USB device is ready for normal \xe2\x80\xa6321CaWrite \xe2\x80\x981\xe2\x80\x99 to disable interrupt for READ eventC`Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt for READ eventj4: ReceiveC`REFRESH (rw) register accessor: an alias for \xe2\x80\xa6ClARM supply Not related to CCM. See Power Management Unit \xe2\x80\xa6000ClGPU supply Not related to CCM. See Power Management Unit \xe2\x80\xa6000ClSignals that the voltage is above the brownout level for \xe2\x80\xa60000000C`REGOUT0 (rw) register accessor: an alias for \xe2\x80\xa6AnNo red blue swap (RGB or ARGB)00AbRegular byte orderAfRegulator 1P1 Register0AfRegulator 2P5 Register0AfRegulator 3P0 Register0B`Replace with value in ALPHA[7:0]0DhField <code>RESET</code> reader - Reset the buffer selector to buffer 0.DhField <code>RESET</code> writer - Reset the buffer selector to buffer 0.ChOversampling is aborted and resumed from start after \xe2\x80\xa6DfField <code>RFU10</code> reader - Reserved for future use. Shall be 0.DfField <code>RFU10</code> writer - Reserved for future use. Shall be 0.DfField <code>RFU43</code> reader - Reserved for future use. Shall be 0.DfField <code>RFU43</code> writer - Reserved for future use. Shall be 0.DfField <code>RFU74</code> reader - Reserved for future use. Shall be 0.DfField <code>RFU74</code> writer - Reserved for future use. Shall be 0.DkField <code>RIMIC</code> reader - nUARTRI modem interrupt clear. Clears \xe2\x80\xa6DkField <code>RIMIC</code> writer - nUARTRI modem interrupt clear. Clears \xe2\x80\xa6DjField <code>RIMIM</code> reader - nUARTRI modem interrupt mask. A read \xe2\x80\xa6DjField <code>RIMIM</code> writer - nUARTRI modem interrupt mask. A read \xe2\x80\xa6DaField <code>RORIC</code> reader - Clears the SSPRORINTR interruptDaField <code>RORIC</code> writer - Clears the SSPRORINTR interruptDgField <code>RORIM</code> reader - Receive overrun interrupt mask: 0 \xe2\x80\xa6DgField <code>RORIM</code> writer - Receive overrun interrupt mask: 0 \xe2\x80\xa6DdField <code>ROSC1</code> reader - Sample count for ring oscillator 1DdField <code>ROSC2</code> reader - Sample count for ring oscillator 2DdField <code>ROSC3</code> reader - Sample count for ring oscillator 3DdField <code>ROSC4</code> reader - Sample count for ring oscillator 4AoRollover interrupt is disabled.AkRollover interrupt enabled.BkDescription collection[n]: Reload request nnReset Defaultsl25 - RTC_IRQDfField <code>RTMIS</code> reader - Receive timeout masked interrupt \xe2\x80\xa6DfField <code>RTMIS</code> reader - Gives the receive timeout masked \xe2\x80\xa6DgField <code>RTRIS</code> reader - Receive timeout interrupt status. \xe2\x80\xa6DjField <code>RTRIS</code> reader - Gives the raw interrupt state, prior \xe2\x80\xa6DjField <code>RTSEN</code> reader - RTS hardware flow control enable. If \xe2\x80\xa6DjField <code>RTSEN</code> writer - RTS hardware flow control enable. If \xe2\x80\xa6A`1: HFCLK runningA`1: LFCLK runningAf1: Watchdog is runningCmDuring receive standby state (RWU = 1), the IDLE bit does \xe2\x80\xa6CmDuring receive standby state (RWU = 1), the IDLE bit gets \xe2\x80\xa6CcDefault burst size for memory to RX buffer transferCjReading the Receive Data register will return received \xe2\x80\xa6ClReading the Receive Data register when the Address Valid \xe2\x80\xa6AbReceive FIFO Count0oReceive CounterDfField <code>RXCRC</code> reader - CRC field of previously received \xe2\x80\xa6C`RXDELAY (rw) register accessor: an alias for \xe2\x80\xa6BbIP RX FIFO reading by DMA enabled.BeRX Input Active Edge Interrupt EnableBbRXD Pin Active Edge Interrupt FlaghRX Empty0mRX FIFO EmptyDbField <code>RXFIM</code> reader - Receive FIFO full interrupt maskDbField <code>RXFIM</code> writer - Receive FIFO full interrupt maskDhField <code>RXFIR</code> reader - Receive FIFO full raw interrupt statusDdField <code>RXFIS</code> reader - Receive FIFO full interrupt statusDfField <code>RXFLR</code> reader - Receive FIFO Level. Contains the \xe2\x80\xa6AiReceive FIFO/Buffer FlushAjReceive data not inverted.AfReceive data inverted.Ci1: All-ones if RX FIFO level &lt; N, otherwise all-zeroesBoRXMATCH (r) register accessor: an alias for \xe2\x80\xa6DfField <code>RXMIS</code> reader - Receive masked interrupt status. \xe2\x80\xa6DcField <code>RXMIS</code> reader - Gives the receive FIFO masked \xe2\x80\xa6oNormal transferAfReceive data is maskedDfField <code>RXOIM</code> reader - Receive FIFO overflow interrupt maskDfField <code>RXOIM</code> writer - Receive FIFO overflow interrupt maskDiField <code>RXOIR</code> reader - Receive FIFO overflow raw interrupt \xe2\x80\xa6DhField <code>RXOIS</code> reader - Receive FIFO overflow interrupt statusAd0 = Normal operation000DkField <code>RXRIS</code> reader - Receive interrupt status. Returns the \xe2\x80\xa6DjField <code>RXRIS</code> reader - Gives the raw interrupt state, prior \xe2\x80\xa6lRX SCL StallCdField <code>RXTFL</code> reader - Receive FIFO levelCaWrite \xe2\x80\x981\xe2\x80\x99 to disable interrupt for RXTO eventC`Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt for RXTO event10CeRXUF flag does not generate an interrupt to the host.BmRXUF flag generates an interrupt to the host.DgField <code>RXUIM</code> reader - Receive FIFO underflow interrupt maskDgField <code>RXUIM</code> writer - Receive FIFO underflow interrupt maskDjField <code>RXUIR</code> reader - Receive FIFO underflow raw interrupt \xe2\x80\xa6DfField <code>RXUIS</code> reader - Receive FIFO underflow interrupt \xe2\x80\xa6AfReceive FIFO Watermark0AaReceive WatermarkCaField <code>RX_DD</code> reader - Differential RXBoField <code>RX_DM</code> reader - DPM pin stateBoField <code>RX_DP</code> reader - DPP pin stateAo2: RADIO is in the RXIDLE stateCe2: Receive only (not for FRF == 0, standard SPI mode)DiField <code>RX_PD</code> reader - RX power down override (if override \xe2\x80\xa6DiField <code>RX_PD</code> writer - RX power down override (if override \xe2\x80\xa6AmResult of last incoming frameCoField <code>RX_TL</code> reader - Receive FIFO Threshold Level.CoField <code>RX_TL</code> writer - Receive FIFO Threshold Level.EkAddress-of operation: <code>&amp;raw const place</code> or <code>&amp;raw mut place</code>.DiField <code>S0LEN</code> reader - Length on air of S0 field in number \xe2\x80\xa6DiField <code>S0LEN</code> writer - Length on air of S0 field in number \xe2\x80\xa6DiField <code>S1LEN</code> reader - Length on air of S1 field in number \xe2\x80\xa6DiField <code>S1LEN</code> writer - Length on air of S1 field in number \xe2\x80\xa6l58 - SAI3_RX0l59 - SAI3_TX0hDisabledgEnabledAaSystem Bus Config0CkOn-chip oscillator will not be powered down, after next \xe2\x80\xa6CgOn-chip oscillator will be powered down, after next \xe2\x80\xa6CcField <code>SCKDV</code> reader - SSI clock dividerCcField <code>SCKDV</code> writer - SSI clock dividerCgField <code>SCPOL</code> reader - Serial clock polarityCgField <code>SCPOL</code> writer - Serial clock polarityBfSoftware Controllable Signals Register00000AoSecurity Configuration Register0Bnselect 24 MHz Crystal clock for DCDC, when \xe2\x80\xa6BoSEMSTAT (r) register accessor: an alias for \xe2\x80\xa6AePin sensing mechanismCgField <code>SENSE</code> reader - Pin sensing mechanismCgField <code>SENSE</code> writer - Pin sensing mechanismC`SENSRES (rw) register accessor: an alias for \xe2\x80\xa6CmThis status bit indicates the state machine in SEQ_CTL is \xe2\x80\xa6CkCommand Sequence Execution will timeout and abort after \xe2\x80\xa6gSERVICEAgSession End for USB OTGAk2: Use provided session keyA`Setup Hold Delay0CdSETUP_0 (rw) register accessor: RTC setup register 0CdSETUP_1 (rw) register accessor: RTC setup register 1nShifter NumberDjField <code>SHIFT</code> reader - If 1: FIFO results are right-shifted \xe2\x80\xa6DjField <code>SHIFT</code> reader - phase shift the phase-shifted output \xe2\x80\xa6DdField <code>SHIFT</code> reader - Logical right-shift applied to \xe2\x80\xa6000DjField <code>SHIFT</code> writer - If 1: FIFO results are right-shifted \xe2\x80\xa6DjField <code>SHIFT</code> writer - phase shift the phase-shifted output \xe2\x80\xa6DdField <code>SHIFT</code> writer - Logical right-shift applied to \xe2\x80\xa6000DgField <code>SIREN</code> reader - SIR enable: 0 = IrDA SIR ENDEC is \xe2\x80\xa6DgField <code>SIREN</code> writer - SIR enable: 0 = IrDA SIR ENDEC is \xe2\x80\xa6DgField <code>SIRLP</code> reader - SIR low-power IrDA mode. This bit \xe2\x80\xa6DgField <code>SIRLP</code> writer - SIR low-power IrDA mode. This bit \xe2\x80\xa6Ad1: State is SLEEP_A.CgConfigure the watchdog to either be paused, or kept \xe2\x80\xa6DiField <code>SLEEP</code> reader - Configure the watchdog to either be \xe2\x80\xa6DiField <code>SLEEP</code> writer - Configure the watchdog to either be \xe2\x80\xa6AbControl 2 Register0AhCapture Value 0 Register0AhCapture Value 1 Register0AhCapture Value 2 Register0AhCapture Value 3 Register0AhCapture Value 4 Register0AhCapture Value 5 Register0AcDMA Enable Register0AiInterrupt Enable Register0AgOutput Control Register0AoOutput Trigger Control Register0CnSM_ADDR (r) register accessor: Current instruction address \xe2\x80\xa6CjSoftware reset, high active. When write 1 ,all logical \xe2\x80\xa6CnThese bits control at which speed the DW_apb_i2c operates; \xe2\x80\xa6DhField <code>SPEED</code> reader - Host: device speed. Disconnected = \xe2\x80\xa6DkField <code>SPEED</code> reader - These bits control at which speed the \xe2\x80\xa6DhField <code>SPEED</code> writer - Host: device speed. Disconnected = \xe2\x80\xa6DkField <code>SPEED</code> writer - These bits control at which speed the \xe2\x80\xa6Bc17: Select SPI0\xe2\x80\x99s RX FIFO as TREQ000Bc16: Select SPI0\xe2\x80\x99s TX FIFO as TREQ000Bc19: Select SPI1\xe2\x80\x99s RX FIFO as TREQ000Bc18: Select SPI1\xe2\x80\x99s TX FIFO as TREQ000CkDBLPWM is not split. PWMA and PWMB each have double pulses.BaDBLPWM is split to PWMA and PWMB.BaControls the split of ISO buffersDcField <code>SPLIT</code> reader - Controls the split of ISO buffersDcField <code>SPLIT</code> writer - Controls the split of ISO buffersBaField <code>SRAM0</code> reader -BaField <code>sram0</code> reader -000BaField <code>SRAM0</code> writer -BaField <code>sram0</code> writer -00BaField <code>SRAM1</code> reader -BaField <code>sram1</code> reader -000BaField <code>SRAM1</code> writer -BaField <code>sram1</code> writer -00BaField <code>SRAM2</code> reader -BaField <code>sram2</code> reader -000BaField <code>SRAM2</code> writer -BaField <code>sram2</code> writer -00BaField <code>SRAM3</code> reader -BaField <code>sram3</code> reader -000BaField <code>SRAM3</code> writer -BaField <code>sram3</code> writer -00BaField <code>SRAM4</code> reader -BaField <code>sram4</code> reader -000BaField <code>SRAM4</code> writer -BaField <code>sram4</code> writer -00BaField <code>SRAM5</code> reader -BaField <code>sram5</code> reader -000BaField <code>SRAM5</code> writer -BaField <code>sram5</code> writer -00mStart AddressBgSRTC has not reached its maximum value.BcSRTC has reached its maximum value.CmSecure Real Time Counter Hard Lock When set, prevents any \xe2\x80\xa6CmSecure Real Time Counter Soft Lock When set, prevents any \xe2\x80\xa6oStatus registere8-bitf16-bitf32-bitf64-bitBb32-byte burst (4 beats of 64 bits)ClSSPCPSR (rw) register accessor: Clock prescale register, \xe2\x80\xa6CiSSPIMSC (rw) register accessor: Interrupt mask set or \xe2\x80\xa6CfStop bit disabled for transmitter/receiver/match storeCbTransmitter outputs stop bit value 0 on store, \xe2\x80\xa6CbTransmitter outputs stop bit value 1 on store, \xe2\x80\xa6DhField <code>STALL</code> reader - Reply with a stall (valid for both \xe2\x80\xa6CnField <code>STALL</code> reader - Source: SIE_STATUS.STALL_REC000CiField <code>STALL</code> writer - Stall selected endpointDhField <code>STALL</code> writer - Reply with a stall (valid for both \xe2\x80\xa6CnField <code>STALL</code> writer - Source: SIE_STATUS.STALL_REC0AiAnalog regulators are ON.000Ck1: Acknowledged data transfer on this endpoint has occurred000000BoSTARTUP (r) register accessor: an alias for \xe2\x80\xa6CjSTARTUP (rw) register accessor: Controls the startup delayBfThe channel is not explicitly started.CnThe channel is explicitly started via a software initiated \xe2\x80\xa6CjField <code>START</code> reader - Start address for regionCiField <code>START</code> reader - Reserved for future useCjField <code>START</code> writer - Start address for regionkHFCLK statekLFCLK stateAcCurrent radio stateCnState D+ and D- lines will be forced into by the DPDMDRIVE \xe2\x80\xa6BmField <code>STATE</code> reader - HFCLK stateBmField <code>STATE</code> reader - LFCLK stateCeField <code>STATE</code> reader - Current radio stateDjField <code>STATE</code> reader - State D+ and D- lines will be forced \xe2\x80\xa6DjField <code>STATE</code> writer - State D+ and D- lines will be forced \xe2\x80\xa6m0.5 stop bitsm1.5 stop bitsBbTransmitter disabled in Stop mode.AoReceiver disabled in Stop mode.BaTransmitter enabled in Stop mode.AnReceiver enabled in Stop mode.AcKey subword pointerCnSecurity Violation 0 Security Violation Configuration This \xe2\x80\xa6CnSecurity Violation 1 Security Violation Configuration This \xe2\x80\xa6CnSecurity Violation 2 Security Violation Configuration This \xe2\x80\xa6CnSecurity Violation 3 Security Violation Configuration This \xe2\x80\xa6CnSecurity Violation 4 Security Violation Configuration This \xe2\x80\xa6CnSecurity Violation 5 Security Violation Configuration This \xe2\x80\xa6Ac26 - Software IRQ 0Ac27 - Software IRQ 1Ac28 - Software IRQ 2Ac29 - Software IRQ 3Ac30 - Software IRQ 4Ac31 - Software IRQ 5nSoftware ResetAjSoftware reset is disabledCnSoftware reset is enabled, all FlexIO registers except the \xe2\x80\xa6BaValue of OTP Bank5 Word1 (SW GP2)0BaValue of OTP Bank5 Word2 (SW GP2)0BaValue of OTP Bank5 Word3 (SW GP2)0BaValue of OTP Bank5 Word4 (SW GP2)0CkLP Software Security Violation When set, SNVS_LP treats \xe2\x80\xa6CjLP Software Security Violation This bit is a read-only \xe2\x80\xa6CeSoftware write 1 as the TRIGGER. This register is \xe2\x80\xa6000gSYSINFO0AoFLASH secure address for bank 10o<code>/=</code>Akslave mode control registerEfWhether a <code>Punct</code> is followed immediately by another <code>Punct</code> \xe2\x80\xa6DkA trait that can provide the <code>Span</code> of the complete contents \xe2\x80\xa6AbReceiver InterfaceCbTrait defining how data for a container is stored.Aisoftware trigger registerAeSystem Tick interrupt0nSegment end T0BkEnd point of 1st piece wise linear functionBgTemperature sensor T0 value register 1.nSegment end T1BkEnd point of 2nd piece wise linear functionnSegment end T2BkEnd point of 3rd piece wise linear functionnSegment end T3BkEnd point of 4th piece wise linear functionnSegment end T4BkEnd point of 5th piece wise linear functionBaField <code>tbman</code> reader -00BaField <code>tbman</code> writer -0AfTCD Control and Status0AeDMA request disabled.AdDMA request enabled.CfTransmit DMA Enable. This bit enables/disables the \xe2\x80\xa6CeField <code>TDMAE</code> reader - Transmit DMA enableDcField <code>TDMAE</code> reader - Transmit DMA Enable. This bit \xe2\x80\xa6CeField <code>TDMAE</code> writer - Transmit DMA enableDcField <code>TDMAE</code> writer - Transmit DMA Enable. This bit \xe2\x80\xa6AcTemperature MonitorDiField <code>TENMS</code> reader - An optional Reload value to be used \xe2\x80\xa6BfTest Fail, 6 Plus Bit Run, Sampling 0sBfTest Fail, 6 Plus Bit Run, Sampling 1sCeField <code>TFTFL</code> reader - Transmit FIFO levelBkThreshold configuration for hysteresis unitAaTI1 Edge DetectorCaWrite \xe2\x80\x981\xe2\x80\x99 to disable interrupt for TICK eventC`Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt for TICK eventCdWrite \xe2\x80\x981\xe2\x80\x99 to enable event routing for TICK eventCeWrite \xe2\x80\x981\xe2\x80\x99 to disable event routing for TICK eventl27 - TIM1_CCl25 - TIM1_UPl46 - TIM8_CCAeTimeout ConfigurationBaField <code>timer</code> reader -00BaField <code>TIMER</code> reader -BaField <code>timer</code> writer -0B`OTP Controller Timing Register 20oTimer Disabled.AnDual 8-bit counters baud mode.BbDual 8-bit counters PWM high mode.AkSingle 16-bit counter mode.AeTimer Status Register0Cl1 millisecond timer toggle - Read Only. This bit toggles \xe2\x80\xa6Ao4006: <code>111110100110</code>nTrigger NumberB`NIST800-90B RNG calibration datanRegister blockAaStop bit disabledBdStop bit is enabled on timer compareBdStop bit is enabled on timer disableCfStop bit is enabled on timer compare and timer disableBmRead only: Test point inside ring oscillator.DfField <code>TS_EN</code> reader - Power on temperature sensor. 1 - \xe2\x80\xa6DfField <code>TS_EN</code> writer - Power on temperature sensor. 1 - \xe2\x80\xa6CcDefault burst size for memory to TX buffer transferC`Transmit Data Flag will only assert during a \xe2\x80\xa6CmTransmit Data Flag will assert whenever the Transmit Data \xe2\x80\xa6AcTransmit FIFO Count0A`Transmit CounterBhTXD pin is an input in single-wire mode.BiTXD pin is an output in single-wire mode.BbIP TX FIFO filling by DMA enabled.DdField <code>TXEIM</code> reader - Transmit FIFO empty interrupt maskDdField <code>TXEIM</code> writer - Transmit FIFO empty interrupt maskDgField <code>TXEIR</code> reader - Transmit FIFO empty raw interrupt \xe2\x80\xa6DfField <code>TXEIS</code> reader - Transmit FIFO empty interrupt statusDgField <code>TXFLR</code> reader - Transmit FIFO Level. Contains the \xe2\x80\xa6AjTransmit FIFO/Buffer FlushAkTransmit data not inverted.AgTransmit data inverted.Ci0: All-ones if TX FIFO level &lt; N, otherwise all-zeroesDgField <code>TXMIS</code> reader - Transmit masked interrupt status. \xe2\x80\xa6DdField <code>TXMIS</code> reader - Gives the transmit FIFO masked \xe2\x80\xa6oNormal transferAbMask transmit dataCeTXOF flag does not generate an interrupt to the host.BmTXOF flag generates an interrupt to the host.DgField <code>TXOIM</code> reader - Transmit FIFO overflow interrupt maskDgField <code>TXOIM</code> writer - Transmit FIFO overflow interrupt maskDjField <code>TXOIR</code> reader - Transmit FIFO overflow raw interrupt \xe2\x80\xa6DfField <code>TXOIS</code> reader - Transmit FIFO overflow interrupt \xe2\x80\xa6C`TXPOWER (rw) register accessor: an alias for \xe2\x80\xa6Ad0 = Normal operation000AdSPDIF Tx FIFO resync0DhField <code>TXRIS</code> reader - Transmit interrupt status. Returns \xe2\x80\xa6DjField <code>TXRIS</code> reader - Gives the raw interrupt state, prior \xe2\x80\xa6AbScheduler OverheadA`Off and output 0AdFeed-through SPDIFINAcTx Normal operationAgTransmit FIFO Watermark0AbTransmit WatermarkDiField <code>TX_DM</code> reader - Output data. TX_DIFFMODE=1, Ignored \xe2\x80\xa6DiField <code>TX_DM</code> writer - Output data. TX_DIFFMODE=1, Ignored \xe2\x80\xa6DkField <code>TX_DP</code> reader - Output data. If TX_DIFFMODE=1, Drives \xe2\x80\xa6DkField <code>TX_DP</code> writer - Output data. If TX_DIFFMODE=1, Drives \xe2\x80\xa6B`10: RADIO is in the TXIDLE stateCf1: Transmit only (not for FRF == 0, standard SPI mode)DiField <code>TX_PD</code> reader - TX power down override (if override \xe2\x80\xa6DiField <code>TX_PD</code> writer - TX power down override (if override \xe2\x80\xa6D`Field <code>TX_TL</code> reader - Transmit FIFO Threshold Level.D`Field <code>TX_TL</code> writer - Transmit FIFO Threshold Level.CfVirtual timer for common part of TIM_BASIC and TIM_1CHAmGeneral purpose 16-bit timersAmGeneral purpose 32-bit timersDdFuture returned by <code>timeout</code> and <code>timeout_at</code>.oTiming registerBlFuture for the <code>try_fold</code> method.BnFuture for the <code>try_join</code> function.BlFuture for the <code>try_next</code> method.DaA raw pointer type: <code>*const T</code> or <code>*mut T</code>.BaField <code>uart0</code> reader -00BaField <code>uart0</code> writer -0BaField <code>uart1</code> reader -00BaField <code>uart1</code> writer -0CmUARTICR (rw) register accessor: Interrupt Clear Register, \xe2\x80\xa6CjUARTMIS (r) register accessor: Masked Interrupt Status \xe2\x80\xa6CgUARTRIS (r) register accessor: Raw Interrupt Status \xe2\x80\xa6CbUARTRSR (rw) register accessor: Receive Status \xe2\x80\xa6DiField <code>UNDER</code> reader - 1 if the FIFO has been underflowed. \xe2\x80\xa6DiField <code>UNDER</code> writer - 1 if the FIFO has been underflowed. \xe2\x80\xa6AkThis bit is unused. Ignore.C`UNUSED0 (rw) register accessor: an alias for \xe2\x80\xa60C`UNUSED1 (rw) register accessor: an alias for \xe2\x80\xa62C`UNUSED2 (rw) register accessor: an alias for \xe2\x80\xa6C`UNUSED3 (rw) register accessor: an alias for \xe2\x80\xa6BfThis bit is unused. Always reads zero.0C`UNUSED8 (rw) register accessor: an alias for \xe2\x80\xa6m156 - USART10BoUSBADDR (r) register accessor: an alias for \xe2\x80\xa6AfDevice Address AdvanceAiInterrupt Enable Register0oUSB Device Mode0l65 - USB_PHY0CkUSB_PWR (rw) register accessor: Overrides for the power \xe2\x80\xa6ClEither the device did not acknowledge its address or the \xe2\x80\xa60CmUnnamed fields of a tuple struct or tuple variant such as \xe2\x80\xa6BjAn unnamed field like <code>self.0</code>.Ad<code>unsized</code>CiA glob import in a <code>use</code> item: <code>*</code>.DhAn identifier imported by a <code>use</code> item: <code>HashMap</code>.DlA path prefix of imports in a <code>use</code> item: <code>core::...</code>.EgA suffix of an import tree in a <code>use</code> item: <code>Type as Renamed</code> \xe2\x80\xa6Ahno description availableAkDMA write requests disabledCjDMA write requests for the VALx and FRACVALx registers \xe2\x80\xa6DfField <code>VALID</code> reader - On writes, indicates whether the \xe2\x80\xa6DfField <code>VALID</code> writer - On writes, indicates whether the \xe2\x80\xa6AaData toggle valueCiField <code>VALUE</code> reader - Generated random numberCcField <code>VALUE</code> reader - Data toggle valueCcField <code>VALUE</code> writer - Data toggle valueBoVARIANT (r) register accessor: an alias for \xe2\x80\xa6DiField <code>VCOPD</code> reader - PLL VCO powerdown To save power set \xe2\x80\xa6DiField <code>VCOPD</code> writer - PLL VCO powerdown To save power set \xe2\x80\xa6AdDCP version register0AoOTP Controller Version Register0A`UTMI RTL Version0CmVoltage will not be changed to standby voltage after next \xe2\x80\xa6CjVoltage will be requested to change to standby voltage \xe2\x80\xa6A`An enum variant.BhA <code>Vec</code> with dynamic capacityAd<code>virtual</code>AiVoltage reference buffer.CiDescription cluster[n]: Write access to region n detectedCmDescription cluster[n]: Write access to peripheral region \xe2\x80\xa6BcContinue timer operation (Default).AkSuspend the watchdog timer.n1 bit transfern2 bit transfern4 bit transferBoWINDEXH (r) register accessor: an alias for \xe2\x80\xa6BoWINDEXL (r) register accessor: an alias for \xe2\x80\xa6AlHigh byte of Watchdog WindowAeOTG1 Software Wake-upCkWrite mask is disabled, DQS(RWDS) pin will be un-driven \xe2\x80\xa6CjWrite mask is enabled, DQS(RWDS) pin will be driven by \xe2\x80\xa610CbWrite \xe2\x80\x981\xe2\x80\x99 to disable interrupt for WRITE eventCaWrite \xe2\x80\x981\xe2\x80\x99 to enable interrupt for WRITE eventBkEnable or disable interrupt for WRITE eventCmConfigure write and erase permissions for region n. Write \xe2\x80\xa6DhField <code>WRITE</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt \xe2\x80\xa6DkField <code>WRITE</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt for \xe2\x80\xa6DkField <code>WRITE</code> reader - Enable or disable interrupt for WRITE \xe2\x80\xa6DkField <code>WRITE</code> reader - Configure write and erase permissions \xe2\x80\xa6DhField <code>WRITE</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt \xe2\x80\xa6DkField <code>WRITE</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt for \xe2\x80\xa6DkField <code>WRITE</code> writer - Enable or disable interrupt for WRITE \xe2\x80\xa6DkField <code>WRITE</code> writer - Configure write and erase permissions \xe2\x80\xa6BoWVALUEH (r) register accessor: an alias for \xe2\x80\xa6BoWVALUEL (r) register accessor: an alias for \xe2\x80\xa6ChReset only by system reset, not reset by wakeup from \xe2\x80\xa6k6 - XIP_IRQgXIP_SSIBfDW_apb_ssi has the following features:AoY buffer configuration registerCmZeroizable Master Key hardware Programming mode When set, \xe2\x80\xa6CkZeroizable Master Key Read Hard Lock When set, prevents \xe2\x80\xa6CkZeroizable Master Key Read Soft Lock When set, prevents \xe2\x80\xa6CnZeroizable Master Key Valid When set, the ZMK value can be \xe2\x80\xa6ClZeroizable Master Key Write Hard Lock When set, prevents \xe2\x80\xa6ClZeroizable Master Key Write Soft Lock When set, prevents \xe2\x80\xa6j3: 1024 usg1024 usAf0: 10 samples / reportAc10 samples / reportj4: 2048 usg2048 usj5: 4096 usg4096 usAf1: 40 samples / reportAc40 samples / reportAf2: 80 samples / reportAc80 samples / reportj6: 8192 usg8192 usCnSnapshot of the ACC register, updated by the READCLRACC or \xe2\x80\xa6Ch0x518 - Snapshot of the ACC register, updated by the \xe2\x80\xa6BiBits 0:31 - Snapshot of the ACC register.CfBit 30 - ACK received. Raised by both host and device.0CkBoot acknowledgment received (boot acknowledgment check \xe2\x80\xa6CkBoot acknowledgment timeout period This bit can only be \xe2\x80\xa6CaAcquire a critical section in the current thread.AmAcquire the critical section.AoADC1/2 Peripheral Clocks Enable0A`ADC3 block resetCmBit 18 - If 1, mask + shift is bypassed for LANE0 result. \xe2\x80\xa60CmBit 18 - If 1, mask + shift is bypassed for LANE1 result. \xe2\x80\xa601100AoAddress match code (Slave mode)CkBit 1 - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt for ADDRESS event0CjBit 1 - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt for ADDRESS \xe2\x80\xa60B`Address used in the TWI transferBh0x588 - Address used in the TWI transferBkBits 0:6 - Address used in the TWI transfer02100BnDescription collection[n]: TWI slave address nCg0x588..0x590 - Description collection[n]: TWI slave \xe2\x80\xa6AlBits 0:6 - TWI slave address0CjBits 0:6 - In device mode, the address that the device \xe2\x80\xa60AiBits 0:6 - Device address0CjAddress to be sent to the external device. In HyperBus \xe2\x80\xa6BaPointer to the resolvable addressBi0x510 - Pointer to the resolvable addressCgBits 0:31 - Pointer to the resolvable address (6-bytes)0oready interruptAngroup regular conversion startAgA-device timeout changeAgRCC AHB1 Clock RegisterAgRCC AHB2 Clock RegisterAgRCC AHB3 Clock RegisterAgRCC AHB4 Clock RegistereBit 0000000eBit 1000000eBit 2000000eBit 3000000A`Alert flag clearAbSMBUS alert enableBjAlternate (left- or right-aligned) format.oWake up allowedAiAlarm sub second registerAgRCC APB2 Clock RegisterAgRCC APB3 Clock RegisterAgRCC APB4 Clock RegisterChA Mutex-like FIFO with unlimited-waiter for embedded \xe2\x80\xa6AdWidth of input data.CnAutoreload register update OK clear flag Writing 1 to this \xe2\x80\xa6BoAutoreload register update OK Interrupt Enable.BcART Clock Enable During CSleep Mode0DeReturns the value of this punctuation character as <code>char</code>.EbGet a reference to the <code>Vec</code>, erasing the <code>N</code> const-generic.DnGet a reference to the <code>BinaryHeap</code>, erasing the <code>N</code> \xe2\x80\xa6EdGet a reference to the <code>Deque</code>, erasing the <code>N</code> const-generic.DnGet a reference to the <code>HistoryBuf</code>, erasing the <code>N</code> \xe2\x80\xa6DmGet a reference to the <code>LinearMap</code>, erasing the <code>N</code> \xe2\x80\xa6EeGet a reference to the <code>String</code>, erasing the <code>N</code> const-generic.EdGet a reference to the <code>Queue</code>, erasing the <code>N</code> const-generic.EdGet a reference to the <code>SortedLinkedList</code>, erasing the <code>N</code> \xe2\x80\xa61BaAutomatic PTP SYNC message EnableAjAttribute memory hold timeAjAttribute memory wait timeB`Automatic end mode (master mode)AcAuxiliary Timestamp0BjA-peripheral session valid override enableChanalog watchdog 1 monitoring a single channel or all \xe2\x80\xa6BfAnalog watchdog flag of the master ADCBeAnalog watchdog flag of the slave ADCAhAHB Master Write ChannelgB2BSTUPAkBase Priority Mask RegisterBoBit 1 - Shortcut between BB event and STOP task0AlBackground color green valueCjBit 10 - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt for BCMATCH \xe2\x80\xa60CkBit 10 - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt for BCMATCH \xe2\x80\xa60A`BDMA block resetCiDMA2D background PFC (pixel format converter) control \xe2\x80\xa6C`Sets the bit at the specified bit-position to 1.000000000000BnConfigure the number of bits used by the TIMERCf0x508 - Configure the number of bits used by the TIMERAjBits 0:1 - Timer bit width02100AlTIM_BRK2_CMPx (x=1-8) enableBdTIM_BRK2_CMPx (x=1-4) input polarityAlTx Command execution blockedAhForce allow CPU1 to bootAhForce allow CPU2 to bootB`Brownout level option status bitBiBOR reset level option configuration bitsnBOR reset flag0A`Burst enable bit0CiReturns a mutable reference to the underlying bus object.CdRegister block for busfabric control signals and \xe2\x80\xa6eBit 10000AmBus turnaround phase duration0BjB-peripheral session valid override enableAkBypass the shadow registersAdBit 0 - Cache enable0CkClear anticipated frame synchronization detection flag. \xe2\x80\xa6Alcalibration factors registernCapture enableClBit 2 - Cascade as defined by the b3 of SEL_RES response \xe2\x80\xa60BjControl Buffer DMA ENable for control flowCjBit 18 - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt for CCABUSY \xe2\x80\xa60CkBit 18 - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt for CCABUSY \xe2\x80\xa60BnIEEE 802.15.4 clear channel assessment controlCf0x66c - IEEE 802.15.4 clear channel assessment controlCjBit 17 - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt for CCAIDLE \xe2\x80\xa60CkBit 17 - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt for CCAIDLE \xe2\x80\xa60B`Bits 0:2 - CCA mode of operation0CdHDMI-CEC Peripheral Clocks Enable During CSleep Mode0AhFrame Buffer Line NumberCeIterator for array of: 0x00..0xa0 - Cluster CH%s, \xe2\x80\xa6CfIterator for array of: 0x00..0x300 - Cluster CH%s, \xe2\x80\xa6AiWait for an unseen value.ClAn async aware MPSC channel that can be used on no-alloc \xe2\x80\xa6AmChannel enable clear registerBe0x508 - Channel enable clear registerAkChannel enable set registerBc0x504 - Channel enable set registerBhJEDEC JEP-106 compliant chip identifier.Bo0x00 - JEDEC JEP-106 compliant chip identifier.AjConnector ID status changeAeColor Key Green valueCmCKSTOP flag clear bit Set by software to clear the CKSTOP \xe2\x80\xa6CmClear late frame synchronization detection flag. This bit \xe2\x80\xa6Aa<code>1000</code>000Aa<code>1100</code>Aa<code>1010</code>000n<code>0</code>3Aa<code>1001</code>000Aa<code>1101</code>A`<code>110</code>00032A`<code>111</code>000Aa<code>1011</code>AjBank 1 EOP1 flag clear bitCkBits 0:31 - Interrupt clear-pending bits. Write: 0 = No \xe2\x80\xa60lCLUT AddressClCommand response received (CRC check passed, or no CRC). \xe2\x80\xa6CjCommand sent (no response required). Interrupt flag is \xe2\x80\xa6CnThe CPSM treats the command as a Stop Transmission command \xe2\x80\xa6CmCompare register 1 update OK clear flag Writing 1 to this \xe2\x80\xa6BnCompare register 1 update OK interrupt enable.ClCodec not ready interrupt enable (AC97). This bit is set \xe2\x80\xa6oCounters Preset0CnTimer start in Continuous mode This bit is set by software \xe2\x80\xa6CmTransforms a stream into a collection, returning a future \xe2\x80\xa60CdAdd another error message to self such that when \xe2\x80\xa6CkCompare self to <code>key</code> and return their ordering.AiBits 0:23 - Compare value0AoCompares to another tick count.AcBit 31 - Connection000000000000000000000000000000000000000000000000000000000000000000000000000CaBit 0 - Control of the USB pull-up on the D+ line0111111111111AdConnect input bufferA`Control registern<code>0</code>0BeConvert between bases for a duration.0BaConvert between bases for a rate.0BkDeprecated enumerator - Select Counter modeAeCurrent COUNTER valueAm0x504 - Current COUNTER valueAiBits 0:23 - Counter value3CeClear overrun / underrun. This bit is write only. \xe2\x80\xa6CmBits 0:7 - Clock prescale divisor. Must be an even number \xe2\x80\xa60CnCommand path state machine active, i.e. not in Idle state. \xe2\x80\xa6nCPU reset flag0CgLast 16 bits in RX frame is CRC, CRC is checked and \xe2\x80\xa6Cl16 bit CRC added to the frame based on all the data read \xe2\x80\xa6AjCRC Autonomous mode enableAaCRC initial valueAi0x53c - CRC initial valueAmBits 0:23 - CRC initial value0BnCRC peripheral clock enable during CSleep mode0nCRC polynomialAf0x538 - CRC polynomialAjBits 0:23 - CRC polynomial0AcPolynomial RegisterAgCRC polynomial registerCaLength of CRC frame to be transacted and comparedChClock Recovery System peripheral clock enable during \xe2\x80\xa60AgCRYPography block resetCmNCS boundary. This field enables the transaction boundary \xe2\x80\xa6AnRCC CSI configuration registerAbCSI clock trimming0BeControl Buffer Ready Interrupt EnableBhClears the Transfer Error Interrupt FlagCiCache Access counter A 32 bit saturating counter that \xe2\x80\xa6Ck0x10 - Cache Access counter A 32 bit saturating counter \xe2\x80\xa6CfCache Hit counter A 32 bit saturating counter that \xe2\x80\xa6Cm0x0c - Cache Hit counter A 32 bit saturating counter that \xe2\x80\xa6CkBit 1 - nUARTCTS modem masked interrupt status. Returns \xe2\x80\xa6ClBit 1 - nUARTCTS modem interrupt status. Returns the raw \xe2\x80\xa6CmBits 0:23 - Reads return the current value of the SysTick \xe2\x80\xa60CkClear wrong clock configuration flag. This bit is write \xe2\x80\xa6C`RCC Domain 1 Kernel Clock Configuration RegisterAkD1 domain clocks ready flagA`D1 Standby resetAkD2 domain clocks ready flagAhD2 domain APB1 prescalerAhD2 domain APB2 prescalerC`RCC Domain 3 Kernel Clock Configuration RegisterCmDABORT flag clear bit Set by software to clear the DABORT \xe2\x80\xa6BbDAC1&amp;2 peripheral clock enable0BeDAC2 (containing one converter) resetCnData transfer ended correctly. (data counter, DATACOUNT is \xe2\x80\xa6AeBinary data inversionCkBit 0 - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt for DATARDY event0CjBit 0 - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt for DATARDY \xe2\x80\xa60AlBit 24 - Enable day matching0Cn256 us debounce time. Recommended for TSX-3225, FA-20H and \xe2\x80\xa6CiData block sent/received. (CRC check passed) and DPSM \xe2\x80\xa6AjDMA Debug Registers EnableAcDefault Color AlphaAkD-cache clean by MVA to PoC000AkD-cache clean by MVA to PoU000BfEnable DC/DC converter for REG0 stage.Bn0x580 - Enable DC/DC converter for REG0 stage.CkBit 2 - nUARTDCD modem masked interrupt status. Returns \xe2\x80\xa6ClBit 2 - nUARTDCD modem interrupt status. Returns the raw \xe2\x80\xa6AcDefault Color GreenB`D-cache invalidate by MVA to PoC000A`DCMI block resetAlConfiguration of the decoderBd0x510 - Configuration of the decoderAfdeep power down enableEjCreates an empty <code>HashMap&lt;K, V, S, A&gt;</code>, with the <code>Default</code> \xe2\x80\xa6EmCreates an empty <code>HashSet&lt;T, S&gt;</code> with the <code>Default</code> value for \xe2\x80\xa6BeReturn an empty <code>IndexMap</code>BeReturn an empty <code>IndexSet</code>AfDefault voltage: 1.8 VBhChannel map between 2400 MHZ .. 2500 MHzCjDefault ramp-up time (tRXEN), compatible with firmware \xe2\x80\xa6CgDefault length. Effective length of LENGTH field in \xe2\x80\xa6ChPDM_CLK = 32 MHz / 31 = 1.032 MHz. Nominal clock for \xe2\x80\xa6BoDETECT directly connected to PIN DETECT signalsDeCreates an <code>AtomicBool</code> initialized to <code>false</code>.BoCreates a null <code>AtomicPtr&lt;T&gt;</code>.DkReturns the item in the front of the queue, or <code>None</code> if the \xe2\x80\xa600B`Descriptor DMA-mode enable (qtd)ClBit 17 - Set every time the device receives a SOF (Start \xe2\x80\xa600000CkBit 6 - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt for DEVMISS event0CjBit 6 - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt for DEVMISS \xe2\x80\xa60ClDevice size. This field defines the size of the external \xe2\x80\xa6CmData hold interrupt enable Set and cleared by software to \xe2\x80\xa6Bndual 12-bit left aligned data holding registerBodual 12-bit right-aligned data holding registerBcDevice IN endpoint control registerBeDevice IN endpoint interrupt registerCaDevice IN endpoint common interrupt mask registerBnDevice IN endpoint transmit FIFO size registerlDigital I/O.AiAsynchronous digital I/O.BcDisables a PWM <code>channel</code>AgDisables all interruptsAeDisable the exception0BnBlock write and erase instructions to region nBcBlock read instructions to region nBiDisable write access watch in this regionBhDisable read access watch in this region101010BjDisable write access watch in this PREGIONBiDisable read access watch in this PREGION10C`Disable endpoint IN 0 (no response to IN tokens)C`Disable endpoint IN 1 (no response to IN tokens)C`Disable endpoint IN 2 (no response to IN tokens)C`Disable endpoint IN 3 (no response to IN tokens)C`Disable endpoint IN 4 (no response to IN tokens)C`Disable endpoint IN 5 (no response to IN tokens)C`Disable endpoint IN 6 (no response to IN tokens)C`Disable endpoint IN 7 (no response to IN tokens)AiDisable ISO IN endpoint 8CbDisable endpoint OUT 0 (no response to OUT tokens)CbDisable endpoint OUT 1 (no response to OUT tokens)CbDisable endpoint OUT 2 (no response to OUT tokens)CbDisable endpoint OUT 3 (no response to OUT tokens)CbDisable endpoint OUT 4 (no response to OUT tokens)CbDisable endpoint OUT 5 (no response to OUT tokens)CbDisable endpoint OUT 6 (no response to OUT tokens)CbDisable endpoint OUT 7 (no response to OUT tokens)AjDisable ISO OUT endpoint 8AdDisable DPM feature.hNo wait.AaDo not send WREN.10AhLong frame mode disabledAeDisable the exceptionndisable output0Ai<code>110100011110</code>BeDon\xe2\x80\x99t Issue STOP after this commandBiDon\xe2\x80\x99t Issue RESTART before this commandAoABORT operation not in progress3BbDisconnect detected interrupt maskAmDisconnect detected interruptCegroup regular sequencer discontinuous number of ranksAgDivide by 128 (125 kHz)BhControl and status register for divider.Bo0x78 - Control and status register for divider.hBits 4:50AgBit 20 - DM overcurrentA`DMA1 block resetAmDMA2D Peripheral Clock Enable0A`DMA2 block resetBaChannel interrupt enable registerAaDMA RX data levelAh0x54 - DMA RX data levelAhSystem bus mode registerAaDMA TX data levelAh0x50 - DMA TX data levelBdDevice OUT endpoint control registerBkDevice OUT/IN endpoint DMA address registerBfDevice OUT endpoint interrupt registerCbDevice OUT endpoint common interrupt mask registerCiCrystal Oscillator pause control This is used to save \xe2\x80\xa6Ck0x08 - Crystal Oscillator pause control This is used to \xe2\x80\xa6ClRing Oscillator pause control This is used to save power \xe2\x80\xa6Cm0x0c - Ring Oscillator pause control This is used to save \xe2\x80\xa6AgBit 19 - DP overcurrentCkData path state machine active, i.e. not in Idle state. \xe2\x80\xa6CcBits 8:15 - Number of regions supported by the MPU.CiBit 3 - If 1: assert DMA requests when FIFO contains data0AmA drop implementation runner.AgDelay_Req to SYNC RatioBnDSI Peripheral Clock Enable During CSleep Mode0CkBit 3 - nUARTDSR modem masked interrupt status. Returns \xe2\x80\xa6ClBit 3 - nUARTDSR modem interrupt status. Returns the raw \xe2\x80\xa6AeD1 DTCM1 block enableAeD1 DTCM2 block enableAnData toggle control and statusBf0x50c - Data toggle control and statusCaDigital temperature sensor Autonomous mode enableCjDigital temperature sensor block enable during CSleep Mode0C`Device IN endpoint transmit FIFO status registerAfEnergy above thresholdBbEnable Inner VLAN Tag in Rx StatusfEnableCgEnable CPU ITM and ETM functionality (default behavior)BfEnable CPU FPB unit (default behavior)BnEnable (use with rail-to-rail external source)")