[Event-to-counter mappings]
pmc1=l2_cache_accesses
pmc2=l2_cache_refills
pmc3=l2_cache_writebacks
pmc4=llc_accesses
[Event counts]
nsample    pid      event          pmc1          pmc2          pmc3          pmc4
      1  26068       tick       6029570       1956658       1913880       6029570 
      2  26068       tick       8561938       2850453       2826210       8561938 
      3  26068       tick       8235748       2739964       2718851       8235748 
      4  26068       tick       8900737       2962344       2938367       8900737 
      5  26068       tick       8609894       2861987       2844061       8609894 
      6  26068       tick       8588021       2856480       2837526       8588021 
      7  26068       tick       8564202       2848321       2825458       8564202 
      8  26068       tick       8579372       2853082       2830120       8579372 
      9  26068       tick       8597001       2858092       2842060       8597001 
     10  26068       tick       8569563       2851613       2829312       8569563 
     11  26068       tick       8576833       2853301       2832791       8576833 
     12  26068       tick       8559161       2849366       2825935       8559161 
     13  26068       tick       8550840       2844049       2821728       8550840 
     14  26068       tick       8597583       2858412       2839415       8597583 
     15  26068       tick       8574218       2852818       2828631       8574218 
     16  26068       tick       8597169       2859205       2839099       8597169 
     17  26068       tick       8562577       2850973       2825337       8562577 
     18  26068       tick       8583663       2854901       2830816       8583663 
     19  26068       tick       8595440       2859149       2842782       8595440 
     20  26068       tick       8577757       2854696       2833160       8577757 
     21  26068       exit       4653750       1546537       1536151       4653750 
