

================================================================
== Vivado HLS Report for 'C_drain_IO_L1_out372'
================================================================
* Date:           Thu Apr 15 10:12:41 2021

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        kernel3_u250
* Solution:       solution
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 3.33 ns | 2.103 ns |   0.90 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     3591|     3591| 11.969 us | 11.969 us |  3591|  3591|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |     1025|     1025|         3|          1|          1|  1024|    yes   |
        |- Loop 2  |     2562|     2562|         4|          1|          1|  2560|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|      296|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|        -|        -|     -|
|Memory               |        2|      -|        0|        0|     0|
|Multiplexer          |        -|      -|        -|      225|     -|
|Register             |        0|      -|      499|       64|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        2|      0|      499|      585|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |    ~0   |      0|    ~0   |    ~0   |     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |    ~0   |      0|    ~0   |    ~0   |     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    +-------------+-----------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |    Memory   |                  Module                 | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------+-----------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |local_C_V_U  |C_drain_IO_L1_out_boundary342_local_C_V  |        2|  0|   0|    0|   512|   64|     1|        32768|
    +-------------+-----------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total        |                                         |        2|  0|   0|    0|   512|   64|     1|        32768|
    +-------------+-----------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |add_ln1286_fu_252_p2              |     +    |      0|  0|  11|          11|           1|
    |add_ln1319_fu_364_p2              |     +    |      0|  0|  12|          12|           1|
    |add_ln1321_fu_470_p2              |     +    |      0|  0|  11|          11|           1|
    |add_ln321_fu_498_p2               |     +    |      0|  0|  11|          11|          11|
    |c4_V_fu_370_p2                    |     +    |      0|  0|   6|           4|           1|
    |c5_V_fu_436_p2                    |     +    |      0|  0|   6|           5|           1|
    |c6_V_23_fu_464_p2                 |     +    |      0|  0|   6|           6|           1|
    |c6_V_fu_258_p2                    |     +    |      0|  0|   7|           1|           7|
    |c7_V_fu_313_p2                    |     +    |      0|  0|   6|           1|           5|
    |and_ln879_fu_422_p2               |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter1  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state8_pp1_stage0_iter2  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state9_pp1_stage0_iter3  |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op82_read_state8     |    and   |      0|  0|   2|           1|           1|
    |icmp_ln1286_fu_246_p2             |   icmp   |      0|  0|  13|          11|          12|
    |icmp_ln1288_fu_264_p2             |   icmp   |      0|  0|  11|           5|           6|
    |icmp_ln1319_fu_358_p2             |   icmp   |      0|  0|  13|          12|          12|
    |icmp_ln1321_fu_376_p2             |   icmp   |      0|  0|  13|          11|          10|
    |icmp_ln1323_fu_416_p2             |   icmp   |      0|  0|  11|           6|           7|
    |icmp_ln87941_fu_396_p2            |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln879_fu_390_p2              |   icmp   |      0|  0|  11|           4|           5|
    |ap_block_pp1_stage0_01001         |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |or_ln544_fu_442_p2                |    or    |      0|  0|   2|           1|           1|
    |buf_data_split_1_V_124_fu_337_p3  |  select  |      0|  0|  32|           1|          32|
    |buf_data_split_1_V_125_fu_344_p3  |  select  |      0|  0|  32|           1|          32|
    |select_ln1319_fu_428_p3           |  select  |      0|  0|   4|           1|           4|
    |select_ln1321_fu_476_p3           |  select  |      0|  0|  11|           1|           1|
    |select_ln1371_25_fu_278_p3        |  select  |      0|  0|   7|           1|           7|
    |select_ln1371_fu_270_p3           |  select  |      0|  0|   5|           1|           1|
    |select_ln544_28_fu_456_p3         |  select  |      0|  0|   5|           1|           5|
    |select_ln544_fu_448_p3            |  select  |      0|  0|   6|           1|           1|
    |select_ln879_22_fu_402_p3         |  select  |      0|  0|   2|           1|           1|
    |select_ln879_fu_382_p3            |  select  |      0|  0|   5|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp1                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp1_iter1           |    xor   |      0|  0|   2|           2|           1|
    |xor_ln879_fu_410_p2               |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 296|         141|         188|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------+----+-----------+-----+-----------+
    |                 Name                | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                            |  33|          6|    1|          6|
    |ap_done                              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2              |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter1              |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter3              |   9|          2|    1|          2|
    |ap_phi_mux_p_0122_0_i_phi_fu_163_p4  |   9|          2|    7|         14|
    |ap_phi_mux_p_041_0_i_phi_fu_218_p4   |   9|          2|    5|         10|
    |ap_phi_reg_pp1_iter3_tmp_V_reg_236   |  15|          3|   64|        192|
    |fifo_C_drain_in_V_V_blk_n            |   9|          2|    1|          2|
    |fifo_C_drain_local_in_V_blk_n        |   9|          2|    1|          2|
    |fifo_C_drain_out_V_V_blk_n           |   9|          2|    1|          2|
    |indvar_flatten20_reg_181             |   9|          2|   12|         24|
    |indvar_flatten6_reg_203              |   9|          2|   11|         22|
    |indvar_flatten_reg_148               |   9|          2|   11|         22|
    |local_C_V_address0                   |  15|          3|    9|         27|
    |p_0122_0_i_reg_159                   |   9|          2|    7|         14|
    |p_041_0_i_reg_214                    |   9|          2|    5|         10|
    |p_04_0_i_reg_192                     |   9|          2|    4|          8|
    |p_068_0_i_reg_225                    |   9|          2|    6|         12|
    |p_071_0_i_reg_170                    |   9|          2|    5|         10|
    +-------------------------------------+----+-----------+-----+-----------+
    |Total                                | 225|         48|  155|        387|
    +-------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------+----+----+-----+-----------+
    |                  Name                  | FF | LUT| Bits| Const Bits|
    +----------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                               |   5|   0|    5|          0|
    |ap_done_reg                             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                 |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0                 |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1                 |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2                 |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter3                 |   1|   0|    1|          0|
    |ap_phi_reg_pp1_iter1_tmp_V_reg_236      |  64|   0|   64|          0|
    |ap_phi_reg_pp1_iter2_tmp_V_reg_236      |  64|   0|   64|          0|
    |ap_phi_reg_pp1_iter3_tmp_V_reg_236      |  64|   0|   64|          0|
    |buf_data_split_1_V_124_reg_540          |  32|   0|   32|          0|
    |buf_data_split_1_V_125_reg_545          |  32|   0|   32|          0|
    |icmp_ln1286_reg_509                     |   1|   0|    1|          0|
    |icmp_ln1286_reg_509_pp0_iter1_reg       |   1|   0|    1|          0|
    |icmp_ln1319_reg_550                     |   1|   0|    1|          0|
    |indvar_flatten20_reg_181                |  12|   0|   12|          0|
    |indvar_flatten6_reg_203                 |  11|   0|   11|          0|
    |indvar_flatten_reg_148                  |  11|   0|   11|          0|
    |local_C_V_addr_3_reg_529                |   9|   0|    9|          0|
    |local_C_V_addr_3_reg_529_pp0_iter1_reg  |   9|   0|    9|          0|
    |p_0122_0_i_reg_159                      |   7|   0|    7|          0|
    |p_041_0_i_reg_214                       |   5|   0|    5|          0|
    |p_04_0_i_reg_192                        |   4|   0|    4|          0|
    |p_068_0_i_reg_225                       |   6|   0|    6|          0|
    |p_071_0_i_reg_170                       |   5|   0|    5|          0|
    |select_ln1371_25_reg_518                |   7|   0|    7|          0|
    |select_ln544_28_reg_573                 |   5|   0|    5|          0|
    |select_ln544_reg_568                    |   6|   0|    6|          0|
    |select_ln879_22_reg_559                 |   1|   0|    1|          0|
    |trunc_ln1371_reg_523                    |   1|   0|    1|          0|
    |icmp_ln1319_reg_550                     |  64|  32|    1|          0|
    |select_ln879_22_reg_559                 |  64|  32|    1|          0|
    +----------------------------------------+----+----+-----+-----------+
    |Total                                   | 499|  64|  373|          0|
    +----------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------------+-----+-----+------------+-------------------------+--------------+
|            RTL Ports            | Dir | Bits|  Protocol  |      Source Object      |    C Type    |
+---------------------------------+-----+-----+------------+-------------------------+--------------+
|ap_clk                           |  in |    1| ap_ctrl_hs |   C_drain_IO_L1_out372  | return value |
|ap_rst                           |  in |    1| ap_ctrl_hs |   C_drain_IO_L1_out372  | return value |
|ap_start                         |  in |    1| ap_ctrl_hs |   C_drain_IO_L1_out372  | return value |
|ap_done                          | out |    1| ap_ctrl_hs |   C_drain_IO_L1_out372  | return value |
|ap_continue                      |  in |    1| ap_ctrl_hs |   C_drain_IO_L1_out372  | return value |
|ap_idle                          | out |    1| ap_ctrl_hs |   C_drain_IO_L1_out372  | return value |
|ap_ready                         | out |    1| ap_ctrl_hs |   C_drain_IO_L1_out372  | return value |
|fifo_C_drain_in_V_V_dout         |  in |   64|   ap_fifo  |   fifo_C_drain_in_V_V   |    pointer   |
|fifo_C_drain_in_V_V_empty_n      |  in |    1|   ap_fifo  |   fifo_C_drain_in_V_V   |    pointer   |
|fifo_C_drain_in_V_V_read         | out |    1|   ap_fifo  |   fifo_C_drain_in_V_V   |    pointer   |
|fifo_C_drain_out_V_V_din         | out |   64|   ap_fifo  |   fifo_C_drain_out_V_V  |    pointer   |
|fifo_C_drain_out_V_V_full_n      |  in |    1|   ap_fifo  |   fifo_C_drain_out_V_V  |    pointer   |
|fifo_C_drain_out_V_V_write       | out |    1|   ap_fifo  |   fifo_C_drain_out_V_V  |    pointer   |
|fifo_C_drain_local_in_V_dout     |  in |   32|   ap_fifo  | fifo_C_drain_local_in_V |    pointer   |
|fifo_C_drain_local_in_V_empty_n  |  in |    1|   ap_fifo  | fifo_C_drain_local_in_V |    pointer   |
|fifo_C_drain_local_in_V_read     | out |    1|   ap_fifo  | fifo_C_drain_local_in_V |    pointer   |
+---------------------------------+-----+-----+------------+-------------------------+--------------+

