Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (lin64) Build 3247384 Thu Jun 10 19:36:07 MDT 2021
| Date         : Wed Dec 22 16:10:14 2021
| Host         : ivanarhipych-HP-Notebook running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -file polynomial3_timing_summary_routed.rpt -pb polynomial3_timing_summary_routed.pb -rpx polynomial3_timing_summary_routed.rpx -warn_on_violation
| Design       : polynomial3
| Device       : 7a200t-fbg676
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
SYNTH-10   Warning   Wide multiplier                9           
TIMING-16  Warning   Large setup violation          115         
TIMING-18  Warning   Missing input or output delay  196         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (146)
6. checking no_output_delay (33)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (146)
--------------------------------
 There are 146 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (33)
--------------------------------
 There are 33 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.670     -239.929                    260                  814        0.067        0.000                      0                  814        0.116        0.000                       0                   463  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 2.000}        4.000           250.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                -1.670     -239.929                    260                  814        0.067        0.000                      0                  814        0.116        0.000                       0                   463  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :          260  Failing Endpoints,  Worst Slack       -1.670ns,  Total Violation     -239.929ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.067ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.116ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.670ns  (required time - arrival time)
  Source:                 multOp__4/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            mult_reg[2]/PCIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        4.208ns  (logic 4.206ns (99.952%)  route 0.002ns (0.048%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.674ns = ( 8.674 - 4.000 ) 
    Source Clock Delay      (SCD):    5.044ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.980     0.980 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.094    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=464, routed)         1.854     5.044    clk_IBUF_BUFG
    DSP48_X0Y46          DSP48E1                                      r  multOp__4/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y46          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[0])
                                                      4.206     9.250 r  multOp__4/PCOUT[0]
                         net (fo=1, routed)           0.002     9.252    multOp__4_n_153
    DSP48_X0Y47          DSP48E1                                      r  mult_reg[2]/PCIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    M2                                                0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.846     4.846 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004     6.850    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.941 r  clk_IBUF_BUFG_inst/O
                         net (fo=464, routed)         1.733     8.674    clk_IBUF_BUFG
    DSP48_X0Y47          DSP48E1                                      r  mult_reg[2]/CLK
                         clock pessimism              0.342     9.017    
                         clock uncertainty           -0.035     8.981    
    DSP48_X0Y47          DSP48E1 (Setup_dsp48e1_CLK_PCIN[0])
                                                     -1.400     7.581    mult_reg[2]
  -------------------------------------------------------------------
                         required time                          7.581    
                         arrival time                          -9.252    
  -------------------------------------------------------------------
                         slack                                 -1.670    

Slack (VIOLATED) :        -1.670ns  (required time - arrival time)
  Source:                 multOp__4/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            mult_reg[2]/PCIN[10]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        4.208ns  (logic 4.206ns (99.952%)  route 0.002ns (0.048%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.674ns = ( 8.674 - 4.000 ) 
    Source Clock Delay      (SCD):    5.044ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.980     0.980 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.094    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=464, routed)         1.854     5.044    clk_IBUF_BUFG
    DSP48_X0Y46          DSP48E1                                      r  multOp__4/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y46          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[10])
                                                      4.206     9.250 r  multOp__4/PCOUT[10]
                         net (fo=1, routed)           0.002     9.252    multOp__4_n_143
    DSP48_X0Y47          DSP48E1                                      r  mult_reg[2]/PCIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    M2                                                0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.846     4.846 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004     6.850    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.941 r  clk_IBUF_BUFG_inst/O
                         net (fo=464, routed)         1.733     8.674    clk_IBUF_BUFG
    DSP48_X0Y47          DSP48E1                                      r  mult_reg[2]/CLK
                         clock pessimism              0.342     9.017    
                         clock uncertainty           -0.035     8.981    
    DSP48_X0Y47          DSP48E1 (Setup_dsp48e1_CLK_PCIN[10])
                                                     -1.400     7.581    mult_reg[2]
  -------------------------------------------------------------------
                         required time                          7.581    
                         arrival time                          -9.252    
  -------------------------------------------------------------------
                         slack                                 -1.670    

Slack (VIOLATED) :        -1.670ns  (required time - arrival time)
  Source:                 multOp__4/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            mult_reg[2]/PCIN[11]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        4.208ns  (logic 4.206ns (99.952%)  route 0.002ns (0.048%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.674ns = ( 8.674 - 4.000 ) 
    Source Clock Delay      (SCD):    5.044ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.980     0.980 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.094    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=464, routed)         1.854     5.044    clk_IBUF_BUFG
    DSP48_X0Y46          DSP48E1                                      r  multOp__4/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y46          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[11])
                                                      4.206     9.250 r  multOp__4/PCOUT[11]
                         net (fo=1, routed)           0.002     9.252    multOp__4_n_142
    DSP48_X0Y47          DSP48E1                                      r  mult_reg[2]/PCIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    M2                                                0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.846     4.846 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004     6.850    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.941 r  clk_IBUF_BUFG_inst/O
                         net (fo=464, routed)         1.733     8.674    clk_IBUF_BUFG
    DSP48_X0Y47          DSP48E1                                      r  mult_reg[2]/CLK
                         clock pessimism              0.342     9.017    
                         clock uncertainty           -0.035     8.981    
    DSP48_X0Y47          DSP48E1 (Setup_dsp48e1_CLK_PCIN[11])
                                                     -1.400     7.581    mult_reg[2]
  -------------------------------------------------------------------
                         required time                          7.581    
                         arrival time                          -9.252    
  -------------------------------------------------------------------
                         slack                                 -1.670    

Slack (VIOLATED) :        -1.670ns  (required time - arrival time)
  Source:                 multOp__4/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            mult_reg[2]/PCIN[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        4.208ns  (logic 4.206ns (99.952%)  route 0.002ns (0.048%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.674ns = ( 8.674 - 4.000 ) 
    Source Clock Delay      (SCD):    5.044ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.980     0.980 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.094    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=464, routed)         1.854     5.044    clk_IBUF_BUFG
    DSP48_X0Y46          DSP48E1                                      r  multOp__4/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y46          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[12])
                                                      4.206     9.250 r  multOp__4/PCOUT[12]
                         net (fo=1, routed)           0.002     9.252    multOp__4_n_141
    DSP48_X0Y47          DSP48E1                                      r  mult_reg[2]/PCIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    M2                                                0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.846     4.846 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004     6.850    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.941 r  clk_IBUF_BUFG_inst/O
                         net (fo=464, routed)         1.733     8.674    clk_IBUF_BUFG
    DSP48_X0Y47          DSP48E1                                      r  mult_reg[2]/CLK
                         clock pessimism              0.342     9.017    
                         clock uncertainty           -0.035     8.981    
    DSP48_X0Y47          DSP48E1 (Setup_dsp48e1_CLK_PCIN[12])
                                                     -1.400     7.581    mult_reg[2]
  -------------------------------------------------------------------
                         required time                          7.581    
                         arrival time                          -9.252    
  -------------------------------------------------------------------
                         slack                                 -1.670    

Slack (VIOLATED) :        -1.670ns  (required time - arrival time)
  Source:                 multOp__4/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            mult_reg[2]/PCIN[13]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        4.208ns  (logic 4.206ns (99.952%)  route 0.002ns (0.048%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.674ns = ( 8.674 - 4.000 ) 
    Source Clock Delay      (SCD):    5.044ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.980     0.980 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.094    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=464, routed)         1.854     5.044    clk_IBUF_BUFG
    DSP48_X0Y46          DSP48E1                                      r  multOp__4/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y46          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[13])
                                                      4.206     9.250 r  multOp__4/PCOUT[13]
                         net (fo=1, routed)           0.002     9.252    multOp__4_n_140
    DSP48_X0Y47          DSP48E1                                      r  mult_reg[2]/PCIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    M2                                                0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.846     4.846 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004     6.850    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.941 r  clk_IBUF_BUFG_inst/O
                         net (fo=464, routed)         1.733     8.674    clk_IBUF_BUFG
    DSP48_X0Y47          DSP48E1                                      r  mult_reg[2]/CLK
                         clock pessimism              0.342     9.017    
                         clock uncertainty           -0.035     8.981    
    DSP48_X0Y47          DSP48E1 (Setup_dsp48e1_CLK_PCIN[13])
                                                     -1.400     7.581    mult_reg[2]
  -------------------------------------------------------------------
                         required time                          7.581    
                         arrival time                          -9.252    
  -------------------------------------------------------------------
                         slack                                 -1.670    

Slack (VIOLATED) :        -1.670ns  (required time - arrival time)
  Source:                 multOp__4/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            mult_reg[2]/PCIN[14]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        4.208ns  (logic 4.206ns (99.952%)  route 0.002ns (0.048%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.674ns = ( 8.674 - 4.000 ) 
    Source Clock Delay      (SCD):    5.044ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.980     0.980 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.094    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=464, routed)         1.854     5.044    clk_IBUF_BUFG
    DSP48_X0Y46          DSP48E1                                      r  multOp__4/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y46          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[14])
                                                      4.206     9.250 r  multOp__4/PCOUT[14]
                         net (fo=1, routed)           0.002     9.252    multOp__4_n_139
    DSP48_X0Y47          DSP48E1                                      r  mult_reg[2]/PCIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    M2                                                0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.846     4.846 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004     6.850    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.941 r  clk_IBUF_BUFG_inst/O
                         net (fo=464, routed)         1.733     8.674    clk_IBUF_BUFG
    DSP48_X0Y47          DSP48E1                                      r  mult_reg[2]/CLK
                         clock pessimism              0.342     9.017    
                         clock uncertainty           -0.035     8.981    
    DSP48_X0Y47          DSP48E1 (Setup_dsp48e1_CLK_PCIN[14])
                                                     -1.400     7.581    mult_reg[2]
  -------------------------------------------------------------------
                         required time                          7.581    
                         arrival time                          -9.252    
  -------------------------------------------------------------------
                         slack                                 -1.670    

Slack (VIOLATED) :        -1.670ns  (required time - arrival time)
  Source:                 multOp__4/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            mult_reg[2]/PCIN[15]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        4.208ns  (logic 4.206ns (99.952%)  route 0.002ns (0.048%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.674ns = ( 8.674 - 4.000 ) 
    Source Clock Delay      (SCD):    5.044ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.980     0.980 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.094    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=464, routed)         1.854     5.044    clk_IBUF_BUFG
    DSP48_X0Y46          DSP48E1                                      r  multOp__4/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y46          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[15])
                                                      4.206     9.250 r  multOp__4/PCOUT[15]
                         net (fo=1, routed)           0.002     9.252    multOp__4_n_138
    DSP48_X0Y47          DSP48E1                                      r  mult_reg[2]/PCIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    M2                                                0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.846     4.846 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004     6.850    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.941 r  clk_IBUF_BUFG_inst/O
                         net (fo=464, routed)         1.733     8.674    clk_IBUF_BUFG
    DSP48_X0Y47          DSP48E1                                      r  mult_reg[2]/CLK
                         clock pessimism              0.342     9.017    
                         clock uncertainty           -0.035     8.981    
    DSP48_X0Y47          DSP48E1 (Setup_dsp48e1_CLK_PCIN[15])
                                                     -1.400     7.581    mult_reg[2]
  -------------------------------------------------------------------
                         required time                          7.581    
                         arrival time                          -9.252    
  -------------------------------------------------------------------
                         slack                                 -1.670    

Slack (VIOLATED) :        -1.670ns  (required time - arrival time)
  Source:                 multOp__4/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            mult_reg[2]/PCIN[16]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        4.208ns  (logic 4.206ns (99.952%)  route 0.002ns (0.048%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.674ns = ( 8.674 - 4.000 ) 
    Source Clock Delay      (SCD):    5.044ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.980     0.980 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.094    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=464, routed)         1.854     5.044    clk_IBUF_BUFG
    DSP48_X0Y46          DSP48E1                                      r  multOp__4/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y46          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[16])
                                                      4.206     9.250 r  multOp__4/PCOUT[16]
                         net (fo=1, routed)           0.002     9.252    multOp__4_n_137
    DSP48_X0Y47          DSP48E1                                      r  mult_reg[2]/PCIN[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    M2                                                0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.846     4.846 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004     6.850    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.941 r  clk_IBUF_BUFG_inst/O
                         net (fo=464, routed)         1.733     8.674    clk_IBUF_BUFG
    DSP48_X0Y47          DSP48E1                                      r  mult_reg[2]/CLK
                         clock pessimism              0.342     9.017    
                         clock uncertainty           -0.035     8.981    
    DSP48_X0Y47          DSP48E1 (Setup_dsp48e1_CLK_PCIN[16])
                                                     -1.400     7.581    mult_reg[2]
  -------------------------------------------------------------------
                         required time                          7.581    
                         arrival time                          -9.252    
  -------------------------------------------------------------------
                         slack                                 -1.670    

Slack (VIOLATED) :        -1.670ns  (required time - arrival time)
  Source:                 multOp__4/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            mult_reg[2]/PCIN[17]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        4.208ns  (logic 4.206ns (99.952%)  route 0.002ns (0.048%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.674ns = ( 8.674 - 4.000 ) 
    Source Clock Delay      (SCD):    5.044ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.980     0.980 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.094    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=464, routed)         1.854     5.044    clk_IBUF_BUFG
    DSP48_X0Y46          DSP48E1                                      r  multOp__4/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y46          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[17])
                                                      4.206     9.250 r  multOp__4/PCOUT[17]
                         net (fo=1, routed)           0.002     9.252    multOp__4_n_136
    DSP48_X0Y47          DSP48E1                                      r  mult_reg[2]/PCIN[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    M2                                                0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.846     4.846 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004     6.850    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.941 r  clk_IBUF_BUFG_inst/O
                         net (fo=464, routed)         1.733     8.674    clk_IBUF_BUFG
    DSP48_X0Y47          DSP48E1                                      r  mult_reg[2]/CLK
                         clock pessimism              0.342     9.017    
                         clock uncertainty           -0.035     8.981    
    DSP48_X0Y47          DSP48E1 (Setup_dsp48e1_CLK_PCIN[17])
                                                     -1.400     7.581    mult_reg[2]
  -------------------------------------------------------------------
                         required time                          7.581    
                         arrival time                          -9.252    
  -------------------------------------------------------------------
                         slack                                 -1.670    

Slack (VIOLATED) :        -1.670ns  (required time - arrival time)
  Source:                 multOp__4/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            mult_reg[2]/PCIN[18]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        4.208ns  (logic 4.206ns (99.952%)  route 0.002ns (0.048%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.674ns = ( 8.674 - 4.000 ) 
    Source Clock Delay      (SCD):    5.044ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.980     0.980 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.094    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=464, routed)         1.854     5.044    clk_IBUF_BUFG
    DSP48_X0Y46          DSP48E1                                      r  multOp__4/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y46          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[18])
                                                      4.206     9.250 r  multOp__4/PCOUT[18]
                         net (fo=1, routed)           0.002     9.252    multOp__4_n_135
    DSP48_X0Y47          DSP48E1                                      r  mult_reg[2]/PCIN[18]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    M2                                                0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.846     4.846 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004     6.850    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.941 r  clk_IBUF_BUFG_inst/O
                         net (fo=464, routed)         1.733     8.674    clk_IBUF_BUFG
    DSP48_X0Y47          DSP48E1                                      r  mult_reg[2]/CLK
                         clock pessimism              0.342     9.017    
                         clock uncertainty           -0.035     8.981    
    DSP48_X0Y47          DSP48E1 (Setup_dsp48e1_CLK_PCIN[18])
                                                     -1.400     7.581    mult_reg[2]
  -------------------------------------------------------------------
                         required time                          7.581    
                         arrival time                          -9.252    
  -------------------------------------------------------------------
                         slack                                 -1.670    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 poly_reg[0][3][4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            poly_reg[4][3][4]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.532ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.885    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.911 r  clk_IBUF_BUFG_inst/O
                         net (fo=464, routed)         0.621     1.532    clk_IBUF_BUFG
    SLICE_X15Y117        FDRE                                         r  poly_reg[0][3][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y117        FDRE (Prop_fdre_C_Q)         0.141     1.673 r  poly_reg[0][3][4]/Q
                         net (fo=1, routed)           0.056     1.728    poly_reg[0][3][4]
    SLICE_X14Y117        SRL16E                                       r  poly_reg[4][3][4]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.398     0.398 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.132    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  clk_IBUF_BUFG_inst/O
                         net (fo=464, routed)         0.891     2.051    clk_IBUF_BUFG
    SLICE_X14Y117        SRL16E                                       r  poly_reg[4][3][4]_srl4/CLK
                         clock pessimism             -0.507     1.545    
    SLICE_X14Y117        SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     1.662    poly_reg[4][3][4]_srl4
  -------------------------------------------------------------------
                         required time                         -1.662    
                         arrival time                           1.728    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 poly_reg[0][3][7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            poly_reg[4][3][7]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.164ns (48.593%)  route 0.173ns (51.407%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.484ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.885    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.911 r  clk_IBUF_BUFG_inst/O
                         net (fo=464, routed)         0.618     1.529    clk_IBUF_BUFG
    SLICE_X16Y118        FDRE                                         r  poly_reg[0][3][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y118        FDRE (Prop_fdre_C_Q)         0.164     1.693 r  poly_reg[0][3][7]/Q
                         net (fo=1, routed)           0.173     1.866    poly_reg[0][3][7]
    SLICE_X14Y117        SRL16E                                       r  poly_reg[4][3][7]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.398     0.398 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.132    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  clk_IBUF_BUFG_inst/O
                         net (fo=464, routed)         0.891     2.051    clk_IBUF_BUFG
    SLICE_X14Y117        SRL16E                                       r  poly_reg[4][3][7]_srl4/CLK
                         clock pessimism             -0.484     1.568    
    SLICE_X14Y117        SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.751    poly_reg[4][3][7]_srl4
  -------------------------------------------------------------------
                         required time                         -1.751    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 poly_reg[1][2][0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            poly_reg[2][2][0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.079ns
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    0.522ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.885    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.911 r  clk_IBUF_BUFG_inst/O
                         net (fo=464, routed)         0.647     1.558    clk_IBUF_BUFG
    SLICE_X7Y131         FDRE                                         r  poly_reg[1][2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y131         FDRE (Prop_fdre_C_Q)         0.141     1.699 r  poly_reg[1][2][0]/Q
                         net (fo=1, routed)           0.056     1.754    poly_reg[1][2][0]
    SLICE_X7Y131         FDRE                                         r  poly_reg[2][2][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.398     0.398 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.132    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  clk_IBUF_BUFG_inst/O
                         net (fo=464, routed)         0.919     2.079    clk_IBUF_BUFG
    SLICE_X7Y131         FDRE                                         r  poly_reg[2][2][0]/C
                         clock pessimism             -0.522     1.558    
    SLICE_X7Y131         FDRE (Hold_fdre_C_D)         0.075     1.633    poly_reg[2][2][0]
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           1.754    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 poly_reg[0][3][31]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            poly_reg[4][3][31]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.164ns (51.550%)  route 0.154ns (48.450%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.528ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.885    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.911 r  clk_IBUF_BUFG_inst/O
                         net (fo=464, routed)         0.617     1.528    clk_IBUF_BUFG
    SLICE_X12Y122        FDRE                                         r  poly_reg[0][3][31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y122        FDRE (Prop_fdre_C_Q)         0.164     1.692 r  poly_reg[0][3][31]/Q
                         net (fo=1, routed)           0.154     1.846    poly_reg[0][3][31]
    SLICE_X14Y122        SRL16E                                       r  poly_reg[4][3][31]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.398     0.398 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.132    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  clk_IBUF_BUFG_inst/O
                         net (fo=464, routed)         0.886     2.046    clk_IBUF_BUFG
    SLICE_X14Y122        SRL16E                                       r  poly_reg[4][3][31]_srl4/CLK
                         clock pessimism             -0.506     1.541    
    SLICE_X14Y122        SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.724    poly_reg[4][3][31]_srl4
  -------------------------------------------------------------------
                         required time                         -1.724    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 poly_reg[0][3][5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            poly_reg[4][3][5]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.164ns (58.746%)  route 0.115ns (41.254%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.484ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.885    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.911 r  clk_IBUF_BUFG_inst/O
                         net (fo=464, routed)         0.618     1.529    clk_IBUF_BUFG
    SLICE_X16Y118        FDRE                                         r  poly_reg[0][3][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y118        FDRE (Prop_fdre_C_Q)         0.164     1.693 r  poly_reg[0][3][5]/Q
                         net (fo=1, routed)           0.115     1.808    poly_reg[0][3][5]
    SLICE_X14Y117        SRL16E                                       r  poly_reg[4][3][5]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.398     0.398 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.132    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  clk_IBUF_BUFG_inst/O
                         net (fo=464, routed)         0.891     2.051    clk_IBUF_BUFG
    SLICE_X14Y117        SRL16E                                       r  poly_reg[4][3][5]_srl4/CLK
                         clock pessimism             -0.484     1.568    
    SLICE_X14Y117        SRL16E (Hold_srl16e_CLK_D)
                                                      0.115     1.683    poly_reg[4][3][5]_srl4
  -------------------------------------------------------------------
                         required time                         -1.683    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 poly_reg[1][2][9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            poly_reg[2][2][9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.081ns
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.522ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.885    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.911 r  clk_IBUF_BUFG_inst/O
                         net (fo=464, routed)         0.649     1.560    clk_IBUF_BUFG
    SLICE_X5Y133         FDRE                                         r  poly_reg[1][2][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y133         FDRE (Prop_fdre_C_Q)         0.141     1.701 r  poly_reg[1][2][9]/Q
                         net (fo=1, routed)           0.056     1.756    poly_reg[1][2][9]
    SLICE_X5Y133         FDRE                                         r  poly_reg[2][2][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.398     0.398 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.132    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  clk_IBUF_BUFG_inst/O
                         net (fo=464, routed)         0.921     2.081    clk_IBUF_BUFG
    SLICE_X5Y133         FDRE                                         r  poly_reg[2][2][9]/C
                         clock pessimism             -0.522     1.560    
    SLICE_X5Y133         FDRE (Hold_fdre_C_D)         0.071     1.631    poly_reg[2][2][9]
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.756    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 poly_reg[0][3][1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            poly_reg[4][3][1]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.531ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.885    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.911 r  clk_IBUF_BUFG_inst/O
                         net (fo=464, routed)         0.620     1.531    clk_IBUF_BUFG
    SLICE_X15Y118        FDRE                                         r  poly_reg[0][3][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y118        FDRE (Prop_fdre_C_Q)         0.141     1.672 r  poly_reg[0][3][1]/Q
                         net (fo=1, routed)           0.110     1.782    poly_reg[0][3][1]
    SLICE_X14Y117        SRL16E                                       r  poly_reg[4][3][1]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.398     0.398 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.132    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  clk_IBUF_BUFG_inst/O
                         net (fo=464, routed)         0.891     2.051    clk_IBUF_BUFG
    SLICE_X14Y117        SRL16E                                       r  poly_reg[4][3][1]_srl4/CLK
                         clock pessimism             -0.506     1.546    
    SLICE_X14Y117        SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     1.655    poly_reg[4][3][1]_srl4
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           1.782    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 poly_reg[0][3][9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            poly_reg[4][3][9]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    1.531ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.885    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.911 r  clk_IBUF_BUFG_inst/O
                         net (fo=464, routed)         0.620     1.531    clk_IBUF_BUFG
    SLICE_X15Y118        FDRE                                         r  poly_reg[0][3][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y118        FDRE (Prop_fdre_C_Q)         0.141     1.672 r  poly_reg[0][3][9]/Q
                         net (fo=1, routed)           0.112     1.784    poly_reg[0][3][9]
    SLICE_X14Y118        SRL16E                                       r  poly_reg[4][3][9]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.398     0.398 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.132    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  clk_IBUF_BUFG_inst/O
                         net (fo=464, routed)         0.890     2.050    clk_IBUF_BUFG
    SLICE_X14Y118        SRL16E                                       r  poly_reg[4][3][9]_srl4/CLK
                         clock pessimism             -0.507     1.544    
    SLICE_X14Y118        SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     1.653    poly_reg[4][3][9]_srl4
  -------------------------------------------------------------------
                         required time                         -1.653    
                         arrival time                           1.784    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 poly_reg[0][3][0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            poly_reg[4][3][0]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.531ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.885    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.911 r  clk_IBUF_BUFG_inst/O
                         net (fo=464, routed)         0.620     1.531    clk_IBUF_BUFG
    SLICE_X15Y118        FDRE                                         r  poly_reg[0][3][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y118        FDRE (Prop_fdre_C_Q)         0.141     1.672 r  poly_reg[0][3][0]/Q
                         net (fo=1, routed)           0.110     1.782    poly_reg[0][3][0]
    SLICE_X14Y117        SRL16E                                       r  poly_reg[4][3][0]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.398     0.398 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.132    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  clk_IBUF_BUFG_inst/O
                         net (fo=464, routed)         0.891     2.051    clk_IBUF_BUFG
    SLICE_X14Y117        SRL16E                                       r  poly_reg[4][3][0]_srl4/CLK
                         clock pessimism             -0.506     1.546    
    SLICE_X14Y117        SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     1.648    poly_reg[4][3][0]_srl4
  -------------------------------------------------------------------
                         required time                         -1.648    
                         arrival time                           1.782    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 poly_reg[0][3][30]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            poly_reg[4][3][30]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.164ns (62.064%)  route 0.100ns (37.936%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.885    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.911 r  clk_IBUF_BUFG_inst/O
                         net (fo=464, routed)         0.615     1.526    clk_IBUF_BUFG
    SLICE_X12Y123        FDRE                                         r  poly_reg[0][3][30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y123        FDRE (Prop_fdre_C_Q)         0.164     1.690 r  poly_reg[0][3][30]/Q
                         net (fo=1, routed)           0.100     1.790    poly_reg[0][3][30]
    SLICE_X14Y122        SRL16E                                       r  poly_reg[4][3][30]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.398     0.398 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.132    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  clk_IBUF_BUFG_inst/O
                         net (fo=464, routed)         0.886     2.046    clk_IBUF_BUFG
    SLICE_X14Y122        SRL16E                                       r  poly_reg[4][3][30]_srl4/CLK
                         clock pessimism             -0.506     1.541    
    SLICE_X14Y122        SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     1.650    poly_reg[4][3][30]_srl4
  -------------------------------------------------------------------
                         required time                         -1.650    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.140    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.884         4.000       0.116      DSP48_X0Y53    multOp__1/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         4.000       0.116      DSP48_X0Y54    multOp__3/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.687         4.000       0.313      DSP48_X0Y52    mult_reg[1]/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.687         4.000       0.313      DSP48_X0Y47    mult_reg[2]/CLK
Min Period        n/a     BUFG/I       n/a            2.155         4.000       1.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     DSP48E1/CLK  n/a            2.154         4.000       1.846      DSP48_X0Y51    multOp__2/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         4.000       1.846      DSP48_X0Y46    multOp__4/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         4.000       1.846      DSP48_X0Y50    mult_reg[0]/CLK
Min Period        n/a     FDRE/C       n/a            1.000         4.000       3.000      SLICE_X8Y122   mask_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         4.000       3.000      SLICE_X8Y122   mask_reg[1]/C
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         2.000       1.020      SLICE_X14Y117  poly_reg[4][3][0]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         2.000       1.020      SLICE_X14Y117  poly_reg[4][3][0]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         2.000       1.020      SLICE_X14Y118  poly_reg[4][3][10]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         2.000       1.020      SLICE_X14Y118  poly_reg[4][3][10]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         2.000       1.020      SLICE_X14Y118  poly_reg[4][3][11]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         2.000       1.020      SLICE_X14Y118  poly_reg[4][3][11]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         2.000       1.020      SLICE_X14Y118  poly_reg[4][3][12]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         2.000       1.020      SLICE_X14Y118  poly_reg[4][3][12]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         2.000       1.020      SLICE_X14Y118  poly_reg[4][3][13]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         2.000       1.020      SLICE_X14Y118  poly_reg[4][3][13]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         2.000       1.020      SLICE_X14Y117  poly_reg[4][3][0]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         2.000       1.020      SLICE_X14Y117  poly_reg[4][3][0]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         2.000       1.020      SLICE_X14Y118  poly_reg[4][3][10]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         2.000       1.020      SLICE_X14Y118  poly_reg[4][3][10]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         2.000       1.020      SLICE_X14Y118  poly_reg[4][3][11]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         2.000       1.020      SLICE_X14Y118  poly_reg[4][3][11]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         2.000       1.020      SLICE_X14Y118  poly_reg[4][3][12]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         2.000       1.020      SLICE_X14Y118  poly_reg[4][3][12]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         2.000       1.020      SLICE_X14Y118  poly_reg[4][3][13]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         2.000       1.020      SLICE_X14Y118  poly_reg[4][3][13]_srl4/CLK



