INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ursus/SSh_UART_Project/SSh_UART_Project.srcs/sources_1/new/SS_DIVIDER.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SS_DIVIDER
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ursus/SSh_UART_Project/SSh_UART_Project.srcs/sources_1/new/SS_UART.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SS_UART
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ursus/SSh_UART_Project/SSh_UART_Project.srcs/sim_1/new/SS_UART_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SS_UART_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ursus/SSh_UART_Project/SSh_UART_Project.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
