<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › sparc › kernel › pci_impl.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>pci_impl.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/* pci_impl.h: Helper definitions for PCI controller support.</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (C) 1999, 2007 David S. Miller (davem@davemloft.net)</span>
<span class="cm"> */</span>

<span class="cp">#ifndef PCI_IMPL_H</span>
<span class="cp">#define PCI_IMPL_H</span>

<span class="cp">#include &lt;linux/types.h&gt;</span>
<span class="cp">#include &lt;linux/spinlock.h&gt;</span>
<span class="cp">#include &lt;linux/pci.h&gt;</span>
<span class="cp">#include &lt;linux/msi.h&gt;</span>
<span class="cp">#include &lt;linux/of_device.h&gt;</span>
<span class="cp">#include &lt;asm/io.h&gt;</span>
<span class="cp">#include &lt;asm/prom.h&gt;</span>
<span class="cp">#include &lt;asm/iommu.h&gt;</span>

<span class="cm">/* The abstraction used here is that there are PCI controllers,</span>
<span class="cm"> * each with one (Sabre) or two (PSYCHO/SCHIZO) PCI bus modules</span>
<span class="cm"> * underneath.  Each PCI bus module uses an IOMMU (shared by both</span>
<span class="cm"> * PBMs of a controller, or per-PBM), and if a streaming buffer</span>
<span class="cm"> * is present, each PCI bus module has it&#39;s own. (ie. the IOMMU</span>
<span class="cm"> * might be shared between PBMs, the STC is never shared)</span>
<span class="cm"> * Furthermore, each PCI bus module controls it&#39;s own autonomous</span>
<span class="cm"> * PCI bus.</span>
<span class="cm"> */</span>

<span class="cp">#define PCI_STC_FLUSHFLAG_INIT(STC) \</span>
<span class="cp">	(*((STC)-&gt;strbuf_flushflag) = 0UL)</span>
<span class="cp">#define PCI_STC_FLUSHFLAG_SET(STC) \</span>
<span class="cp">	(*((STC)-&gt;strbuf_flushflag) != 0UL)</span>

<span class="cp">#ifdef CONFIG_PCI_MSI</span>
<span class="k">struct</span> <span class="n">pci_pbm_info</span><span class="p">;</span>
<span class="k">struct</span> <span class="n">sparc64_msiq_ops</span> <span class="p">{</span>
	<span class="kt">int</span> <span class="p">(</span><span class="o">*</span><span class="n">get_head</span><span class="p">)(</span><span class="k">struct</span> <span class="n">pci_pbm_info</span> <span class="o">*</span><span class="n">pbm</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">msiqid</span><span class="p">,</span>
			<span class="kt">unsigned</span> <span class="kt">long</span> <span class="o">*</span><span class="n">head</span><span class="p">);</span>
	<span class="kt">int</span> <span class="p">(</span><span class="o">*</span><span class="n">dequeue_msi</span><span class="p">)(</span><span class="k">struct</span> <span class="n">pci_pbm_info</span> <span class="o">*</span><span class="n">pbm</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">msiqid</span><span class="p">,</span>
			   <span class="kt">unsigned</span> <span class="kt">long</span> <span class="o">*</span><span class="n">head</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="o">*</span><span class="n">msi</span><span class="p">);</span>
	<span class="kt">int</span> <span class="p">(</span><span class="o">*</span><span class="n">set_head</span><span class="p">)(</span><span class="k">struct</span> <span class="n">pci_pbm_info</span> <span class="o">*</span><span class="n">pbm</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">msiqid</span><span class="p">,</span>
			<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">head</span><span class="p">);</span>
	<span class="kt">int</span> <span class="p">(</span><span class="o">*</span><span class="n">msi_setup</span><span class="p">)(</span><span class="k">struct</span> <span class="n">pci_pbm_info</span> <span class="o">*</span><span class="n">pbm</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">msiqid</span><span class="p">,</span>
			 <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">msi</span><span class="p">,</span> <span class="kt">int</span> <span class="n">is_msi64</span><span class="p">);</span>
	<span class="kt">int</span> <span class="p">(</span><span class="o">*</span><span class="n">msi_teardown</span><span class="p">)(</span><span class="k">struct</span> <span class="n">pci_pbm_info</span> <span class="o">*</span><span class="n">pbm</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">msi</span><span class="p">);</span>
	<span class="kt">int</span> <span class="p">(</span><span class="o">*</span><span class="n">msiq_alloc</span><span class="p">)(</span><span class="k">struct</span> <span class="n">pci_pbm_info</span> <span class="o">*</span><span class="n">pbm</span><span class="p">);</span>
	<span class="kt">void</span> <span class="p">(</span><span class="o">*</span><span class="n">msiq_free</span><span class="p">)(</span><span class="k">struct</span> <span class="n">pci_pbm_info</span> <span class="o">*</span><span class="n">pbm</span><span class="p">);</span>
	<span class="kt">int</span> <span class="p">(</span><span class="o">*</span><span class="n">msiq_build_irq</span><span class="p">)(</span><span class="k">struct</span> <span class="n">pci_pbm_info</span> <span class="o">*</span><span class="n">pbm</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">msiqid</span><span class="p">,</span>
			      <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">devino</span><span class="p">);</span>
<span class="p">};</span>

<span class="k">extern</span> <span class="kt">void</span> <span class="n">sparc64_pbm_msi_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">pci_pbm_info</span> <span class="o">*</span><span class="n">pbm</span><span class="p">,</span>
				 <span class="k">const</span> <span class="k">struct</span> <span class="n">sparc64_msiq_ops</span> <span class="o">*</span><span class="n">ops</span><span class="p">);</span>

<span class="k">struct</span> <span class="n">sparc64_msiq_cookie</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">pci_pbm_info</span> <span class="o">*</span><span class="n">pbm</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">msiqid</span><span class="p">;</span>
<span class="p">};</span>
<span class="cp">#endif</span>

<span class="k">struct</span> <span class="n">pci_pbm_info</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">pci_pbm_info</span>		<span class="o">*</span><span class="n">next</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">pci_pbm_info</span>		<span class="o">*</span><span class="n">sibling</span><span class="p">;</span>
	<span class="kt">int</span>				<span class="n">index</span><span class="p">;</span>

	<span class="cm">/* Physical address base of controller registers. */</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>			<span class="n">controller_regs</span><span class="p">;</span>

	<span class="cm">/* Physical address base of PBM registers. */</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>			<span class="n">pbm_regs</span><span class="p">;</span>

	<span class="cm">/* Physical address of DMA sync register, if any.  */</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>			<span class="n">sync_reg</span><span class="p">;</span>

	<span class="cm">/* Opaque 32-bit system bus Port ID. */</span>
	<span class="n">u32</span>				<span class="n">portid</span><span class="p">;</span>

	<span class="cm">/* Opaque 32-bit handle used for hypervisor calls.  */</span>
	<span class="n">u32</span>				<span class="n">devhandle</span><span class="p">;</span>

	<span class="cm">/* Chipset version information. */</span>
	<span class="kt">int</span>				<span class="n">chip_type</span><span class="p">;</span>
<span class="cp">#define PBM_CHIP_TYPE_SABRE		1</span>
<span class="cp">#define PBM_CHIP_TYPE_PSYCHO		2</span>
<span class="cp">#define PBM_CHIP_TYPE_SCHIZO		3</span>
<span class="cp">#define PBM_CHIP_TYPE_SCHIZO_PLUS	4</span>
<span class="cp">#define PBM_CHIP_TYPE_TOMATILLO		5</span>
	<span class="kt">int</span>				<span class="n">chip_version</span><span class="p">;</span>
	<span class="kt">int</span>				<span class="n">chip_revision</span><span class="p">;</span>

	<span class="cm">/* Name used for top-level resources. */</span>
	<span class="kt">char</span>				<span class="o">*</span><span class="n">name</span><span class="p">;</span>

	<span class="cm">/* OBP specific information. */</span>
	<span class="k">struct</span> <span class="n">platform_device</span>		<span class="o">*</span><span class="n">op</span><span class="p">;</span>
	<span class="n">u64</span>				<span class="n">ino_bitmap</span><span class="p">;</span>

	<span class="cm">/* PBM I/O and Memory space resources. */</span>
	<span class="k">struct</span> <span class="n">resource</span>			<span class="n">io_space</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">resource</span>			<span class="n">mem_space</span><span class="p">;</span>

	<span class="cm">/* Base of PCI Config space, can be per-PBM or shared. */</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>			<span class="n">config_space</span><span class="p">;</span>

	<span class="cm">/* This will be 12 on PCI-E controllers, 8 elsewhere.  */</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>			<span class="n">config_space_reg_bits</span><span class="p">;</span>

	<span class="kt">unsigned</span> <span class="kt">long</span>			<span class="n">pci_afsr</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>			<span class="n">pci_afar</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>			<span class="n">pci_csr</span><span class="p">;</span>

	<span class="cm">/* State of 66MHz capabilities on this PBM. */</span>
	<span class="kt">int</span>				<span class="n">is_66mhz_capable</span><span class="p">;</span>
	<span class="kt">int</span>				<span class="n">all_devs_66mhz</span><span class="p">;</span>

<span class="cp">#ifdef CONFIG_PCI_MSI</span>
	<span class="cm">/* MSI info.  */</span>
	<span class="n">u32</span>				<span class="n">msiq_num</span><span class="p">;</span>
	<span class="n">u32</span>				<span class="n">msiq_ent_count</span><span class="p">;</span>
	<span class="n">u32</span>				<span class="n">msiq_first</span><span class="p">;</span>
	<span class="n">u32</span>				<span class="n">msiq_first_devino</span><span class="p">;</span>
	<span class="n">u32</span>				<span class="n">msiq_rotor</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">sparc64_msiq_cookie</span>	<span class="o">*</span><span class="n">msiq_irq_cookies</span><span class="p">;</span>
	<span class="n">u32</span>				<span class="n">msi_num</span><span class="p">;</span>
	<span class="n">u32</span>				<span class="n">msi_first</span><span class="p">;</span>
	<span class="n">u32</span>				<span class="n">msi_data_mask</span><span class="p">;</span>
	<span class="n">u32</span>				<span class="n">msix_data_width</span><span class="p">;</span>
	<span class="n">u64</span>				<span class="n">msi32_start</span><span class="p">;</span>
	<span class="n">u64</span>				<span class="n">msi64_start</span><span class="p">;</span>
	<span class="n">u32</span>				<span class="n">msi32_len</span><span class="p">;</span>
	<span class="n">u32</span>				<span class="n">msi64_len</span><span class="p">;</span>
	<span class="kt">void</span>				<span class="o">*</span><span class="n">msi_queues</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>			<span class="o">*</span><span class="n">msi_bitmap</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span>			<span class="o">*</span><span class="n">msi_irq_table</span><span class="p">;</span>
	<span class="kt">int</span> <span class="p">(</span><span class="o">*</span><span class="n">setup_msi_irq</span><span class="p">)(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="o">*</span><span class="n">irq_p</span><span class="p">,</span> <span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">pdev</span><span class="p">,</span>
			     <span class="k">struct</span> <span class="n">msi_desc</span> <span class="o">*</span><span class="n">entry</span><span class="p">);</span>
	<span class="kt">void</span> <span class="p">(</span><span class="o">*</span><span class="n">teardown_msi_irq</span><span class="p">)(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">irq</span><span class="p">,</span> <span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">pdev</span><span class="p">);</span>
	<span class="k">const</span> <span class="k">struct</span> <span class="n">sparc64_msiq_ops</span>	<span class="o">*</span><span class="n">msi_ops</span><span class="p">;</span>
<span class="cp">#endif </span><span class="cm">/* !(CONFIG_PCI_MSI) */</span><span class="cp"></span>

	<span class="cm">/* This PBM&#39;s streaming buffer. */</span>
	<span class="k">struct</span> <span class="n">strbuf</span>			<span class="n">stc</span><span class="p">;</span>

	<span class="cm">/* IOMMU state, potentially shared by both PBM segments. */</span>
	<span class="k">struct</span> <span class="n">iommu</span>			<span class="o">*</span><span class="n">iommu</span><span class="p">;</span>

	<span class="cm">/* Now things for the actual PCI bus probes. */</span>
	<span class="kt">unsigned</span> <span class="kt">int</span>			<span class="n">pci_first_busno</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span>			<span class="n">pci_last_busno</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">pci_bus</span>			<span class="o">*</span><span class="n">pci_bus</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">pci_ops</span>			<span class="o">*</span><span class="n">pci_ops</span><span class="p">;</span>

	<span class="kt">int</span>				<span class="n">numa_node</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">extern</span> <span class="k">struct</span> <span class="n">pci_pbm_info</span> <span class="o">*</span><span class="n">pci_pbm_root</span><span class="p">;</span>

<span class="k">extern</span> <span class="kt">int</span> <span class="n">pci_num_pbms</span><span class="p">;</span>

<span class="cm">/* PCI bus scanning and fixup support. */</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">pci_get_pbm_props</span><span class="p">(</span><span class="k">struct</span> <span class="n">pci_pbm_info</span> <span class="o">*</span><span class="n">pbm</span><span class="p">);</span>
<span class="k">extern</span> <span class="k">struct</span> <span class="n">pci_bus</span> <span class="o">*</span><span class="n">pci_scan_one_pbm</span><span class="p">(</span><span class="k">struct</span> <span class="n">pci_pbm_info</span> <span class="o">*</span><span class="n">pbm</span><span class="p">,</span>
					<span class="k">struct</span> <span class="n">device</span> <span class="o">*</span><span class="n">parent</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">pci_determine_mem_io_space</span><span class="p">(</span><span class="k">struct</span> <span class="n">pci_pbm_info</span> <span class="o">*</span><span class="n">pbm</span><span class="p">);</span>

<span class="cm">/* Error reporting support. */</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">pci_scan_for_target_abort</span><span class="p">(</span><span class="k">struct</span> <span class="n">pci_pbm_info</span> <span class="o">*</span><span class="p">,</span> <span class="k">struct</span> <span class="n">pci_bus</span> <span class="o">*</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">pci_scan_for_master_abort</span><span class="p">(</span><span class="k">struct</span> <span class="n">pci_pbm_info</span> <span class="o">*</span><span class="p">,</span> <span class="k">struct</span> <span class="n">pci_bus</span> <span class="o">*</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">pci_scan_for_parity_error</span><span class="p">(</span><span class="k">struct</span> <span class="n">pci_pbm_info</span> <span class="o">*</span><span class="p">,</span> <span class="k">struct</span> <span class="n">pci_bus</span> <span class="o">*</span><span class="p">);</span>

<span class="cm">/* Configuration space access. */</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">pci_config_read8</span><span class="p">(</span><span class="n">u8</span> <span class="o">*</span><span class="n">addr</span><span class="p">,</span> <span class="n">u8</span> <span class="o">*</span><span class="n">ret</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">pci_config_read16</span><span class="p">(</span><span class="n">u16</span> <span class="o">*</span><span class="n">addr</span><span class="p">,</span> <span class="n">u16</span> <span class="o">*</span><span class="n">ret</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">pci_config_read32</span><span class="p">(</span><span class="n">u32</span> <span class="o">*</span><span class="n">addr</span><span class="p">,</span> <span class="n">u32</span> <span class="o">*</span><span class="n">ret</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">pci_config_write8</span><span class="p">(</span><span class="n">u8</span> <span class="o">*</span><span class="n">addr</span><span class="p">,</span> <span class="n">u8</span> <span class="n">val</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">pci_config_write16</span><span class="p">(</span><span class="n">u16</span> <span class="o">*</span><span class="n">addr</span><span class="p">,</span> <span class="n">u16</span> <span class="n">val</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">pci_config_write32</span><span class="p">(</span><span class="n">u32</span> <span class="o">*</span><span class="n">addr</span><span class="p">,</span> <span class="n">u32</span> <span class="n">val</span><span class="p">);</span>

<span class="k">extern</span> <span class="k">struct</span> <span class="n">pci_ops</span> <span class="n">sun4u_pci_ops</span><span class="p">;</span>
<span class="k">extern</span> <span class="k">struct</span> <span class="n">pci_ops</span> <span class="n">sun4v_pci_ops</span><span class="p">;</span>

<span class="k">extern</span> <span class="k">volatile</span> <span class="kt">int</span> <span class="n">pci_poke_in_progress</span><span class="p">;</span>
<span class="k">extern</span> <span class="k">volatile</span> <span class="kt">int</span> <span class="n">pci_poke_cpu</span><span class="p">;</span>
<span class="k">extern</span> <span class="k">volatile</span> <span class="kt">int</span> <span class="n">pci_poke_faulted</span><span class="p">;</span>

<span class="cp">#endif </span><span class="cm">/* !(PCI_IMPL_H) */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
